{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1761012924255 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1761012924256 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 21 05:15:24 2025 " "Processing started: Tue Oct 21 05:15:24 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1761012924256 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761012924256 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off hamodah -c single-cycle-machine " "Command: quartus_map --read_settings_files=on --write_settings_files=off hamodah -c single-cycle-machine" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761012924256 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1761012924538 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1761012924538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "program_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file program_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 program_counter " "Found entity 1: program_counter" {  } { { "program_counter.v" "" { Text "C:/Users/User/Desktop/single_cycle/program_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761012930861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761012930861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file instruction_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_memory " "Found entity 1: instruction_memory" {  } { { "instruction_memory.v" "" { Text "C:/Users/User/Desktop/single_cycle/instruction_memory.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761012930862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761012930862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.v 1 1 " "Found 1 design units, including 1 entities, in source file register_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register_file " "Found entity 1: Register_file" {  } { { "Register_file.v" "" { Text "C:/Users/User/Desktop/single_cycle/Register_file.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761012930863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761012930863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_level.v 1 1 " "Found 1 design units, including 1 entities, in source file top_level.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_level " "Found entity 1: top_level" {  } { { "top_level.v" "" { Text "C:/Users/User/Desktop/single_cycle/top_level.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761012930865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761012930865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file control_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Control_Unit " "Found entity 1: Control_Unit" {  } { { "Control_Unit.v" "" { Text "C:/Users/User/Desktop/single_cycle/Control_Unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761012930866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761012930866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signextend.v 1 1 " "Found 1 design units, including 1 entities, in source file signextend.v" { { "Info" "ISGN_ENTITY_NAME" "1 SignExtend " "Found entity 1: SignExtend" {  } { { "SignExtend.v" "" { Text "C:/Users/User/Desktop/single_cycle/SignExtend.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761012930867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761012930867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator.v 1 1 " "Found 1 design units, including 1 entities, in source file comparator.v" { { "Info" "ISGN_ENTITY_NAME" "1 Comparator " "Found entity 1: Comparator" {  } { { "Comparator.v" "" { Text "C:/Users/User/Desktop/single_cycle/Comparator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761012930867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761012930867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2_to_1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_2_to_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux_2_to_1 " "Found entity 1: Mux_2_to_1" {  } { { "Mux_2_to_1.v" "" { Text "C:/Users/User/Desktop/single_cycle/Mux_2_to_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761012930868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761012930868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_3_to_1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_3_to_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux_3_to_1 " "Found entity 1: Mux_3_to_1" {  } { { "Mux_3_to_1.v" "" { Text "C:/Users/User/Desktop/single_cycle/Mux_3_to_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761012930869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761012930869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "C:/Users/User/Desktop/single_cycle/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761012930871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761012930871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.v 1 1 " "Found 1 design units, including 1 entities, in source file adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 Adder " "Found entity 1: Adder" {  } { { "Adder.v" "" { Text "C:/Users/User/Desktop/single_cycle/Adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761012930872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761012930872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_cpu " "Found entity 1: tb_cpu" {  } { { "tb_cpu.v" "" { Text "C:/Users/User/Desktop/single_cycle/tb_cpu.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761012930873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761012930873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.v 1 1 " "Found 1 design units, including 1 entities, in source file memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "memory.v" "" { Text "C:/Users/User/Desktop/single_cycle/memory.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761012930874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761012930874 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_level " "Elaborating entity \"top_level\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1761012930908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "program_counter program_counter:pc1 " "Elaborating entity \"program_counter\" for hierarchy \"program_counter:pc1\"" {  } { { "top_level.v" "pc1" { Text "C:/Users/User/Desktop/single_cycle/top_level.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761012930929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder Adder:addr2 " "Elaborating entity \"Adder\" for hierarchy \"Adder:addr2\"" {  } { { "top_level.v" "addr2" { Text "C:/Users/User/Desktop/single_cycle/top_level.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761012930930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_memory instruction_memory:IM " "Elaborating entity \"instruction_memory\" for hierarchy \"instruction_memory:IM\"" {  } { { "top_level.v" "IM" { Text "C:/Users/User/Desktop/single_cycle/top_level.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761012930936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram instruction_memory:IM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"instruction_memory:IM\|altsyncram:altsyncram_component\"" {  } { { "instruction_memory.v" "altsyncram_component" { Text "C:/Users/User/Desktop/single_cycle/instruction_memory.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761012930963 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "instruction_memory:IM\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"instruction_memory:IM\|altsyncram:altsyncram_component\"" {  } { { "instruction_memory.v" "" { Text "C:/Users/User/Desktop/single_cycle/instruction_memory.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761012930964 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "instruction_memory:IM\|altsyncram:altsyncram_component " "Instantiated megafunction \"instruction_memory:IM\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761012930964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761012930964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761012930964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file instruction_memory_init_file.mif " "Parameter \"init_file\" = \"instruction_memory_init_file.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761012930964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761012930964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761012930964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761012930964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761012930964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761012930964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761012930964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761012930964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761012930964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761012930964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761012930964 ""}  } { { "instruction_memory.v" "" { Text "C:/Users/User/Desktop/single_cycle/instruction_memory.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1761012930964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_21b1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_21b1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_21b1 " "Found entity 1: altsyncram_21b1" {  } { { "db/altsyncram_21b1.tdf" "" { Text "C:/Users/User/Desktop/single_cycle/db/altsyncram_21b1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761012930993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761012930993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_21b1 instruction_memory:IM\|altsyncram:altsyncram_component\|altsyncram_21b1:auto_generated " "Elaborating entity \"altsyncram_21b1\" for hierarchy \"instruction_memory:IM\|altsyncram:altsyncram_component\|altsyncram_21b1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761012930994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register_file Register_file:RF " "Elaborating entity \"Register_file\" for hierarchy \"Register_file:RF\"" {  } { { "top_level.v" "RF" { Text "C:/Users/User/Desktop/single_cycle/top_level.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761012930996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control_Unit Control_Unit:CU " "Elaborating entity \"Control_Unit\" for hierarchy \"Control_Unit:CU\"" {  } { { "top_level.v" "CU" { Text "C:/Users/User/Desktop/single_cycle/top_level.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761012931002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SignExtend SignExtend:SE " "Elaborating entity \"SignExtend\" for hierarchy \"SignExtend:SE\"" {  } { { "top_level.v" "SE" { Text "C:/Users/User/Desktop/single_cycle/top_level.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761012931003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Comparator Comparator:C1 " "Elaborating entity \"Comparator\" for hierarchy \"Comparator:C1\"" {  } { { "top_level.v" "C1" { Text "C:/Users/User/Desktop/single_cycle/top_level.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761012931005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_2_to_1 Mux_2_to_1:M1 " "Elaborating entity \"Mux_2_to_1\" for hierarchy \"Mux_2_to_1:M1\"" {  } { { "top_level.v" "M1" { Text "C:/Users/User/Desktop/single_cycle/top_level.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761012931006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:alu " "Elaborating entity \"ALU\" for hierarchy \"ALU:alu\"" {  } { { "top_level.v" "alu" { Text "C:/Users/User/Desktop/single_cycle/top_level.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761012931007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_3_to_1 Mux_3_to_1:M3 " "Elaborating entity \"Mux_3_to_1\" for hierarchy \"Mux_3_to_1:M3\"" {  } { { "top_level.v" "M3" { Text "C:/Users/User/Desktop/single_cycle/top_level.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761012931008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory memory:mem " "Elaborating entity \"memory\" for hierarchy \"memory:mem\"" {  } { { "top_level.v" "mem" { Text "C:/Users/User/Desktop/single_cycle/top_level.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761012931013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram memory:mem\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"memory:mem\|altsyncram:altsyncram_component\"" {  } { { "memory.v" "altsyncram_component" { Text "C:/Users/User/Desktop/single_cycle/memory.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761012931020 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "memory:mem\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"memory:mem\|altsyncram:altsyncram_component\"" {  } { { "memory.v" "" { Text "C:/Users/User/Desktop/single_cycle/memory.v" 89 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761012931020 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "memory:mem\|altsyncram:altsyncram_component " "Instantiated megafunction \"memory:mem\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761012931020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761012931020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file memory_init_file.mif " "Parameter \"init_file\" = \"memory_init_file.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761012931020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761012931020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761012931020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761012931020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761012931020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761012931020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761012931020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761012931020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761012931020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761012931020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761012931020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761012931020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761012931020 ""}  } { { "memory.v" "" { Text "C:/Users/User/Desktop/single_cycle/memory.v" 89 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1761012931020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qki1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qki1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qki1 " "Found entity 1: altsyncram_qki1" {  } { { "db/altsyncram_qki1.tdf" "" { Text "C:/Users/User/Desktop/single_cycle/db/altsyncram_qki1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761012931050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761012931050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qki1 memory:mem\|altsyncram:altsyncram_component\|altsyncram_qki1:auto_generated " "Elaborating entity \"altsyncram_qki1\" for hierarchy \"memory:mem\|altsyncram:altsyncram_component\|altsyncram_qki1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761012931050 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instruction_memory:IM\|altsyncram:altsyncram_component\|altsyncram_21b1:auto_generated\|q_a\[0\] " "Synthesized away node \"instruction_memory:IM\|altsyncram:altsyncram_component\|altsyncram_21b1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_21b1.tdf" "" { Text "C:/Users/User/Desktop/single_cycle/db/altsyncram_21b1.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "instruction_memory.v" "" { Text "C:/Users/User/Desktop/single_cycle/instruction_memory.v" 82 0 0 } } { "top_level.v" "" { Text "C:/Users/User/Desktop/single_cycle/top_level.v" 39 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761012931152 "|top_level|instruction_memory:IM|altsyncram:altsyncram_component|altsyncram_21b1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instruction_memory:IM\|altsyncram:altsyncram_component\|altsyncram_21b1:auto_generated\|q_a\[1\] " "Synthesized away node \"instruction_memory:IM\|altsyncram:altsyncram_component\|altsyncram_21b1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_21b1.tdf" "" { Text "C:/Users/User/Desktop/single_cycle/db/altsyncram_21b1.tdf" 57 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "instruction_memory.v" "" { Text "C:/Users/User/Desktop/single_cycle/instruction_memory.v" 82 0 0 } } { "top_level.v" "" { Text "C:/Users/User/Desktop/single_cycle/top_level.v" 39 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761012931152 "|top_level|instruction_memory:IM|altsyncram:altsyncram_component|altsyncram_21b1:auto_generated|ram_block1a1"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1761012931152 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1761012931152 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:mem\|altsyncram:altsyncram_component\|altsyncram_qki1:auto_generated\|q_a\[0\] " "Synthesized away node \"memory:mem\|altsyncram:altsyncram_component\|altsyncram_qki1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_qki1.tdf" "" { Text "C:/Users/User/Desktop/single_cycle/db/altsyncram_qki1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory.v" "" { Text "C:/Users/User/Desktop/single_cycle/memory.v" 89 0 0 } } { "top_level.v" "" { Text "C:/Users/User/Desktop/single_cycle/top_level.v" 99 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761012931161 "|top_level|memory:mem|altsyncram:altsyncram_component|altsyncram_qki1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:mem\|altsyncram:altsyncram_component\|altsyncram_qki1:auto_generated\|q_a\[1\] " "Synthesized away node \"memory:mem\|altsyncram:altsyncram_component\|altsyncram_qki1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_qki1.tdf" "" { Text "C:/Users/User/Desktop/single_cycle/db/altsyncram_qki1.tdf" 63 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory.v" "" { Text "C:/Users/User/Desktop/single_cycle/memory.v" 89 0 0 } } { "top_level.v" "" { Text "C:/Users/User/Desktop/single_cycle/top_level.v" 99 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761012931161 "|top_level|memory:mem|altsyncram:altsyncram_component|altsyncram_qki1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:mem\|altsyncram:altsyncram_component\|altsyncram_qki1:auto_generated\|q_a\[2\] " "Synthesized away node \"memory:mem\|altsyncram:altsyncram_component\|altsyncram_qki1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_qki1.tdf" "" { Text "C:/Users/User/Desktop/single_cycle/db/altsyncram_qki1.tdf" 88 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory.v" "" { Text "C:/Users/User/Desktop/single_cycle/memory.v" 89 0 0 } } { "top_level.v" "" { Text "C:/Users/User/Desktop/single_cycle/top_level.v" 99 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761012931161 "|top_level|memory:mem|altsyncram:altsyncram_component|altsyncram_qki1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:mem\|altsyncram:altsyncram_component\|altsyncram_qki1:auto_generated\|q_a\[3\] " "Synthesized away node \"memory:mem\|altsyncram:altsyncram_component\|altsyncram_qki1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_qki1.tdf" "" { Text "C:/Users/User/Desktop/single_cycle/db/altsyncram_qki1.tdf" 113 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory.v" "" { Text "C:/Users/User/Desktop/single_cycle/memory.v" 89 0 0 } } { "top_level.v" "" { Text "C:/Users/User/Desktop/single_cycle/top_level.v" 99 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761012931161 "|top_level|memory:mem|altsyncram:altsyncram_component|altsyncram_qki1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:mem\|altsyncram:altsyncram_component\|altsyncram_qki1:auto_generated\|q_a\[4\] " "Synthesized away node \"memory:mem\|altsyncram:altsyncram_component\|altsyncram_qki1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_qki1.tdf" "" { Text "C:/Users/User/Desktop/single_cycle/db/altsyncram_qki1.tdf" 138 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory.v" "" { Text "C:/Users/User/Desktop/single_cycle/memory.v" 89 0 0 } } { "top_level.v" "" { Text "C:/Users/User/Desktop/single_cycle/top_level.v" 99 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761012931161 "|top_level|memory:mem|altsyncram:altsyncram_component|altsyncram_qki1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:mem\|altsyncram:altsyncram_component\|altsyncram_qki1:auto_generated\|q_a\[5\] " "Synthesized away node \"memory:mem\|altsyncram:altsyncram_component\|altsyncram_qki1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_qki1.tdf" "" { Text "C:/Users/User/Desktop/single_cycle/db/altsyncram_qki1.tdf" 163 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory.v" "" { Text "C:/Users/User/Desktop/single_cycle/memory.v" 89 0 0 } } { "top_level.v" "" { Text "C:/Users/User/Desktop/single_cycle/top_level.v" 99 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761012931161 "|top_level|memory:mem|altsyncram:altsyncram_component|altsyncram_qki1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:mem\|altsyncram:altsyncram_component\|altsyncram_qki1:auto_generated\|q_a\[6\] " "Synthesized away node \"memory:mem\|altsyncram:altsyncram_component\|altsyncram_qki1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_qki1.tdf" "" { Text "C:/Users/User/Desktop/single_cycle/db/altsyncram_qki1.tdf" 188 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory.v" "" { Text "C:/Users/User/Desktop/single_cycle/memory.v" 89 0 0 } } { "top_level.v" "" { Text "C:/Users/User/Desktop/single_cycle/top_level.v" 99 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761012931161 "|top_level|memory:mem|altsyncram:altsyncram_component|altsyncram_qki1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:mem\|altsyncram:altsyncram_component\|altsyncram_qki1:auto_generated\|q_a\[7\] " "Synthesized away node \"memory:mem\|altsyncram:altsyncram_component\|altsyncram_qki1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_qki1.tdf" "" { Text "C:/Users/User/Desktop/single_cycle/db/altsyncram_qki1.tdf" 213 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory.v" "" { Text "C:/Users/User/Desktop/single_cycle/memory.v" 89 0 0 } } { "top_level.v" "" { Text "C:/Users/User/Desktop/single_cycle/top_level.v" 99 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761012931161 "|top_level|memory:mem|altsyncram:altsyncram_component|altsyncram_qki1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:mem\|altsyncram:altsyncram_component\|altsyncram_qki1:auto_generated\|q_a\[8\] " "Synthesized away node \"memory:mem\|altsyncram:altsyncram_component\|altsyncram_qki1:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_qki1.tdf" "" { Text "C:/Users/User/Desktop/single_cycle/db/altsyncram_qki1.tdf" 238 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory.v" "" { Text "C:/Users/User/Desktop/single_cycle/memory.v" 89 0 0 } } { "top_level.v" "" { Text "C:/Users/User/Desktop/single_cycle/top_level.v" 99 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761012931161 "|top_level|memory:mem|altsyncram:altsyncram_component|altsyncram_qki1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:mem\|altsyncram:altsyncram_component\|altsyncram_qki1:auto_generated\|q_a\[9\] " "Synthesized away node \"memory:mem\|altsyncram:altsyncram_component\|altsyncram_qki1:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_qki1.tdf" "" { Text "C:/Users/User/Desktop/single_cycle/db/altsyncram_qki1.tdf" 263 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory.v" "" { Text "C:/Users/User/Desktop/single_cycle/memory.v" 89 0 0 } } { "top_level.v" "" { Text "C:/Users/User/Desktop/single_cycle/top_level.v" 99 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761012931161 "|top_level|memory:mem|altsyncram:altsyncram_component|altsyncram_qki1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:mem\|altsyncram:altsyncram_component\|altsyncram_qki1:auto_generated\|q_a\[10\] " "Synthesized away node \"memory:mem\|altsyncram:altsyncram_component\|altsyncram_qki1:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_qki1.tdf" "" { Text "C:/Users/User/Desktop/single_cycle/db/altsyncram_qki1.tdf" 288 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory.v" "" { Text "C:/Users/User/Desktop/single_cycle/memory.v" 89 0 0 } } { "top_level.v" "" { Text "C:/Users/User/Desktop/single_cycle/top_level.v" 99 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761012931161 "|top_level|memory:mem|altsyncram:altsyncram_component|altsyncram_qki1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:mem\|altsyncram:altsyncram_component\|altsyncram_qki1:auto_generated\|q_a\[11\] " "Synthesized away node \"memory:mem\|altsyncram:altsyncram_component\|altsyncram_qki1:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_qki1.tdf" "" { Text "C:/Users/User/Desktop/single_cycle/db/altsyncram_qki1.tdf" 313 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory.v" "" { Text "C:/Users/User/Desktop/single_cycle/memory.v" 89 0 0 } } { "top_level.v" "" { Text "C:/Users/User/Desktop/single_cycle/top_level.v" 99 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761012931161 "|top_level|memory:mem|altsyncram:altsyncram_component|altsyncram_qki1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:mem\|altsyncram:altsyncram_component\|altsyncram_qki1:auto_generated\|q_a\[12\] " "Synthesized away node \"memory:mem\|altsyncram:altsyncram_component\|altsyncram_qki1:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_qki1.tdf" "" { Text "C:/Users/User/Desktop/single_cycle/db/altsyncram_qki1.tdf" 338 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory.v" "" { Text "C:/Users/User/Desktop/single_cycle/memory.v" 89 0 0 } } { "top_level.v" "" { Text "C:/Users/User/Desktop/single_cycle/top_level.v" 99 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761012931161 "|top_level|memory:mem|altsyncram:altsyncram_component|altsyncram_qki1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:mem\|altsyncram:altsyncram_component\|altsyncram_qki1:auto_generated\|q_a\[13\] " "Synthesized away node \"memory:mem\|altsyncram:altsyncram_component\|altsyncram_qki1:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_qki1.tdf" "" { Text "C:/Users/User/Desktop/single_cycle/db/altsyncram_qki1.tdf" 363 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory.v" "" { Text "C:/Users/User/Desktop/single_cycle/memory.v" 89 0 0 } } { "top_level.v" "" { Text "C:/Users/User/Desktop/single_cycle/top_level.v" 99 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761012931161 "|top_level|memory:mem|altsyncram:altsyncram_component|altsyncram_qki1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:mem\|altsyncram:altsyncram_component\|altsyncram_qki1:auto_generated\|q_a\[14\] " "Synthesized away node \"memory:mem\|altsyncram:altsyncram_component\|altsyncram_qki1:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_qki1.tdf" "" { Text "C:/Users/User/Desktop/single_cycle/db/altsyncram_qki1.tdf" 388 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory.v" "" { Text "C:/Users/User/Desktop/single_cycle/memory.v" 89 0 0 } } { "top_level.v" "" { Text "C:/Users/User/Desktop/single_cycle/top_level.v" 99 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761012931161 "|top_level|memory:mem|altsyncram:altsyncram_component|altsyncram_qki1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:mem\|altsyncram:altsyncram_component\|altsyncram_qki1:auto_generated\|q_a\[15\] " "Synthesized away node \"memory:mem\|altsyncram:altsyncram_component\|altsyncram_qki1:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_qki1.tdf" "" { Text "C:/Users/User/Desktop/single_cycle/db/altsyncram_qki1.tdf" 413 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory.v" "" { Text "C:/Users/User/Desktop/single_cycle/memory.v" 89 0 0 } } { "top_level.v" "" { Text "C:/Users/User/Desktop/single_cycle/top_level.v" 99 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761012931161 "|top_level|memory:mem|altsyncram:altsyncram_component|altsyncram_qki1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:mem\|altsyncram:altsyncram_component\|altsyncram_qki1:auto_generated\|q_a\[16\] " "Synthesized away node \"memory:mem\|altsyncram:altsyncram_component\|altsyncram_qki1:auto_generated\|q_a\[16\]\"" {  } { { "db/altsyncram_qki1.tdf" "" { Text "C:/Users/User/Desktop/single_cycle/db/altsyncram_qki1.tdf" 438 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory.v" "" { Text "C:/Users/User/Desktop/single_cycle/memory.v" 89 0 0 } } { "top_level.v" "" { Text "C:/Users/User/Desktop/single_cycle/top_level.v" 99 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761012931161 "|top_level|memory:mem|altsyncram:altsyncram_component|altsyncram_qki1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:mem\|altsyncram:altsyncram_component\|altsyncram_qki1:auto_generated\|q_a\[17\] " "Synthesized away node \"memory:mem\|altsyncram:altsyncram_component\|altsyncram_qki1:auto_generated\|q_a\[17\]\"" {  } { { "db/altsyncram_qki1.tdf" "" { Text "C:/Users/User/Desktop/single_cycle/db/altsyncram_qki1.tdf" 463 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory.v" "" { Text "C:/Users/User/Desktop/single_cycle/memory.v" 89 0 0 } } { "top_level.v" "" { Text "C:/Users/User/Desktop/single_cycle/top_level.v" 99 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761012931161 "|top_level|memory:mem|altsyncram:altsyncram_component|altsyncram_qki1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:mem\|altsyncram:altsyncram_component\|altsyncram_qki1:auto_generated\|q_a\[18\] " "Synthesized away node \"memory:mem\|altsyncram:altsyncram_component\|altsyncram_qki1:auto_generated\|q_a\[18\]\"" {  } { { "db/altsyncram_qki1.tdf" "" { Text "C:/Users/User/Desktop/single_cycle/db/altsyncram_qki1.tdf" 488 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory.v" "" { Text "C:/Users/User/Desktop/single_cycle/memory.v" 89 0 0 } } { "top_level.v" "" { Text "C:/Users/User/Desktop/single_cycle/top_level.v" 99 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761012931161 "|top_level|memory:mem|altsyncram:altsyncram_component|altsyncram_qki1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:mem\|altsyncram:altsyncram_component\|altsyncram_qki1:auto_generated\|q_a\[19\] " "Synthesized away node \"memory:mem\|altsyncram:altsyncram_component\|altsyncram_qki1:auto_generated\|q_a\[19\]\"" {  } { { "db/altsyncram_qki1.tdf" "" { Text "C:/Users/User/Desktop/single_cycle/db/altsyncram_qki1.tdf" 513 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory.v" "" { Text "C:/Users/User/Desktop/single_cycle/memory.v" 89 0 0 } } { "top_level.v" "" { Text "C:/Users/User/Desktop/single_cycle/top_level.v" 99 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761012931161 "|top_level|memory:mem|altsyncram:altsyncram_component|altsyncram_qki1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:mem\|altsyncram:altsyncram_component\|altsyncram_qki1:auto_generated\|q_a\[20\] " "Synthesized away node \"memory:mem\|altsyncram:altsyncram_component\|altsyncram_qki1:auto_generated\|q_a\[20\]\"" {  } { { "db/altsyncram_qki1.tdf" "" { Text "C:/Users/User/Desktop/single_cycle/db/altsyncram_qki1.tdf" 538 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory.v" "" { Text "C:/Users/User/Desktop/single_cycle/memory.v" 89 0 0 } } { "top_level.v" "" { Text "C:/Users/User/Desktop/single_cycle/top_level.v" 99 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761012931161 "|top_level|memory:mem|altsyncram:altsyncram_component|altsyncram_qki1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:mem\|altsyncram:altsyncram_component\|altsyncram_qki1:auto_generated\|q_a\[21\] " "Synthesized away node \"memory:mem\|altsyncram:altsyncram_component\|altsyncram_qki1:auto_generated\|q_a\[21\]\"" {  } { { "db/altsyncram_qki1.tdf" "" { Text "C:/Users/User/Desktop/single_cycle/db/altsyncram_qki1.tdf" 563 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory.v" "" { Text "C:/Users/User/Desktop/single_cycle/memory.v" 89 0 0 } } { "top_level.v" "" { Text "C:/Users/User/Desktop/single_cycle/top_level.v" 99 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761012931161 "|top_level|memory:mem|altsyncram:altsyncram_component|altsyncram_qki1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:mem\|altsyncram:altsyncram_component\|altsyncram_qki1:auto_generated\|q_a\[22\] " "Synthesized away node \"memory:mem\|altsyncram:altsyncram_component\|altsyncram_qki1:auto_generated\|q_a\[22\]\"" {  } { { "db/altsyncram_qki1.tdf" "" { Text "C:/Users/User/Desktop/single_cycle/db/altsyncram_qki1.tdf" 588 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory.v" "" { Text "C:/Users/User/Desktop/single_cycle/memory.v" 89 0 0 } } { "top_level.v" "" { Text "C:/Users/User/Desktop/single_cycle/top_level.v" 99 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761012931161 "|top_level|memory:mem|altsyncram:altsyncram_component|altsyncram_qki1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:mem\|altsyncram:altsyncram_component\|altsyncram_qki1:auto_generated\|q_a\[23\] " "Synthesized away node \"memory:mem\|altsyncram:altsyncram_component\|altsyncram_qki1:auto_generated\|q_a\[23\]\"" {  } { { "db/altsyncram_qki1.tdf" "" { Text "C:/Users/User/Desktop/single_cycle/db/altsyncram_qki1.tdf" 613 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory.v" "" { Text "C:/Users/User/Desktop/single_cycle/memory.v" 89 0 0 } } { "top_level.v" "" { Text "C:/Users/User/Desktop/single_cycle/top_level.v" 99 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761012931161 "|top_level|memory:mem|altsyncram:altsyncram_component|altsyncram_qki1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:mem\|altsyncram:altsyncram_component\|altsyncram_qki1:auto_generated\|q_a\[24\] " "Synthesized away node \"memory:mem\|altsyncram:altsyncram_component\|altsyncram_qki1:auto_generated\|q_a\[24\]\"" {  } { { "db/altsyncram_qki1.tdf" "" { Text "C:/Users/User/Desktop/single_cycle/db/altsyncram_qki1.tdf" 638 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory.v" "" { Text "C:/Users/User/Desktop/single_cycle/memory.v" 89 0 0 } } { "top_level.v" "" { Text "C:/Users/User/Desktop/single_cycle/top_level.v" 99 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761012931161 "|top_level|memory:mem|altsyncram:altsyncram_component|altsyncram_qki1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:mem\|altsyncram:altsyncram_component\|altsyncram_qki1:auto_generated\|q_a\[25\] " "Synthesized away node \"memory:mem\|altsyncram:altsyncram_component\|altsyncram_qki1:auto_generated\|q_a\[25\]\"" {  } { { "db/altsyncram_qki1.tdf" "" { Text "C:/Users/User/Desktop/single_cycle/db/altsyncram_qki1.tdf" 663 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory.v" "" { Text "C:/Users/User/Desktop/single_cycle/memory.v" 89 0 0 } } { "top_level.v" "" { Text "C:/Users/User/Desktop/single_cycle/top_level.v" 99 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761012931161 "|top_level|memory:mem|altsyncram:altsyncram_component|altsyncram_qki1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:mem\|altsyncram:altsyncram_component\|altsyncram_qki1:auto_generated\|q_a\[26\] " "Synthesized away node \"memory:mem\|altsyncram:altsyncram_component\|altsyncram_qki1:auto_generated\|q_a\[26\]\"" {  } { { "db/altsyncram_qki1.tdf" "" { Text "C:/Users/User/Desktop/single_cycle/db/altsyncram_qki1.tdf" 688 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory.v" "" { Text "C:/Users/User/Desktop/single_cycle/memory.v" 89 0 0 } } { "top_level.v" "" { Text "C:/Users/User/Desktop/single_cycle/top_level.v" 99 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761012931161 "|top_level|memory:mem|altsyncram:altsyncram_component|altsyncram_qki1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:mem\|altsyncram:altsyncram_component\|altsyncram_qki1:auto_generated\|q_a\[27\] " "Synthesized away node \"memory:mem\|altsyncram:altsyncram_component\|altsyncram_qki1:auto_generated\|q_a\[27\]\"" {  } { { "db/altsyncram_qki1.tdf" "" { Text "C:/Users/User/Desktop/single_cycle/db/altsyncram_qki1.tdf" 713 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory.v" "" { Text "C:/Users/User/Desktop/single_cycle/memory.v" 89 0 0 } } { "top_level.v" "" { Text "C:/Users/User/Desktop/single_cycle/top_level.v" 99 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761012931161 "|top_level|memory:mem|altsyncram:altsyncram_component|altsyncram_qki1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:mem\|altsyncram:altsyncram_component\|altsyncram_qki1:auto_generated\|q_a\[28\] " "Synthesized away node \"memory:mem\|altsyncram:altsyncram_component\|altsyncram_qki1:auto_generated\|q_a\[28\]\"" {  } { { "db/altsyncram_qki1.tdf" "" { Text "C:/Users/User/Desktop/single_cycle/db/altsyncram_qki1.tdf" 738 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory.v" "" { Text "C:/Users/User/Desktop/single_cycle/memory.v" 89 0 0 } } { "top_level.v" "" { Text "C:/Users/User/Desktop/single_cycle/top_level.v" 99 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761012931161 "|top_level|memory:mem|altsyncram:altsyncram_component|altsyncram_qki1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:mem\|altsyncram:altsyncram_component\|altsyncram_qki1:auto_generated\|q_a\[29\] " "Synthesized away node \"memory:mem\|altsyncram:altsyncram_component\|altsyncram_qki1:auto_generated\|q_a\[29\]\"" {  } { { "db/altsyncram_qki1.tdf" "" { Text "C:/Users/User/Desktop/single_cycle/db/altsyncram_qki1.tdf" 763 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory.v" "" { Text "C:/Users/User/Desktop/single_cycle/memory.v" 89 0 0 } } { "top_level.v" "" { Text "C:/Users/User/Desktop/single_cycle/top_level.v" 99 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761012931161 "|top_level|memory:mem|altsyncram:altsyncram_component|altsyncram_qki1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:mem\|altsyncram:altsyncram_component\|altsyncram_qki1:auto_generated\|q_a\[30\] " "Synthesized away node \"memory:mem\|altsyncram:altsyncram_component\|altsyncram_qki1:auto_generated\|q_a\[30\]\"" {  } { { "db/altsyncram_qki1.tdf" "" { Text "C:/Users/User/Desktop/single_cycle/db/altsyncram_qki1.tdf" 788 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory.v" "" { Text "C:/Users/User/Desktop/single_cycle/memory.v" 89 0 0 } } { "top_level.v" "" { Text "C:/Users/User/Desktop/single_cycle/top_level.v" 99 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761012931161 "|top_level|memory:mem|altsyncram:altsyncram_component|altsyncram_qki1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:mem\|altsyncram:altsyncram_component\|altsyncram_qki1:auto_generated\|q_a\[31\] " "Synthesized away node \"memory:mem\|altsyncram:altsyncram_component\|altsyncram_qki1:auto_generated\|q_a\[31\]\"" {  } { { "db/altsyncram_qki1.tdf" "" { Text "C:/Users/User/Desktop/single_cycle/db/altsyncram_qki1.tdf" 813 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory.v" "" { Text "C:/Users/User/Desktop/single_cycle/memory.v" 89 0 0 } } { "top_level.v" "" { Text "C:/Users/User/Desktop/single_cycle/top_level.v" 99 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761012931161 "|top_level|memory:mem|altsyncram:altsyncram_component|altsyncram_qki1:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instruction_memory:IM\|altsyncram:altsyncram_component\|altsyncram_21b1:auto_generated\|q_a\[2\] " "Synthesized away node \"instruction_memory:IM\|altsyncram:altsyncram_component\|altsyncram_21b1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_21b1.tdf" "" { Text "C:/Users/User/Desktop/single_cycle/db/altsyncram_21b1.tdf" 79 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "instruction_memory.v" "" { Text "C:/Users/User/Desktop/single_cycle/instruction_memory.v" 82 0 0 } } { "top_level.v" "" { Text "C:/Users/User/Desktop/single_cycle/top_level.v" 39 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761012931161 "|top_level|instruction_memory:IM|altsyncram:altsyncram_component|altsyncram_21b1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instruction_memory:IM\|altsyncram:altsyncram_component\|altsyncram_21b1:auto_generated\|q_a\[3\] " "Synthesized away node \"instruction_memory:IM\|altsyncram:altsyncram_component\|altsyncram_21b1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_21b1.tdf" "" { Text "C:/Users/User/Desktop/single_cycle/db/altsyncram_21b1.tdf" 101 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "instruction_memory.v" "" { Text "C:/Users/User/Desktop/single_cycle/instruction_memory.v" 82 0 0 } } { "top_level.v" "" { Text "C:/Users/User/Desktop/single_cycle/top_level.v" 39 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761012931161 "|top_level|instruction_memory:IM|altsyncram:altsyncram_component|altsyncram_21b1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instruction_memory:IM\|altsyncram:altsyncram_component\|altsyncram_21b1:auto_generated\|q_a\[4\] " "Synthesized away node \"instruction_memory:IM\|altsyncram:altsyncram_component\|altsyncram_21b1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_21b1.tdf" "" { Text "C:/Users/User/Desktop/single_cycle/db/altsyncram_21b1.tdf" 123 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "instruction_memory.v" "" { Text "C:/Users/User/Desktop/single_cycle/instruction_memory.v" 82 0 0 } } { "top_level.v" "" { Text "C:/Users/User/Desktop/single_cycle/top_level.v" 39 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761012931161 "|top_level|instruction_memory:IM|altsyncram:altsyncram_component|altsyncram_21b1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instruction_memory:IM\|altsyncram:altsyncram_component\|altsyncram_21b1:auto_generated\|q_a\[5\] " "Synthesized away node \"instruction_memory:IM\|altsyncram:altsyncram_component\|altsyncram_21b1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_21b1.tdf" "" { Text "C:/Users/User/Desktop/single_cycle/db/altsyncram_21b1.tdf" 145 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "instruction_memory.v" "" { Text "C:/Users/User/Desktop/single_cycle/instruction_memory.v" 82 0 0 } } { "top_level.v" "" { Text "C:/Users/User/Desktop/single_cycle/top_level.v" 39 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761012931161 "|top_level|instruction_memory:IM|altsyncram:altsyncram_component|altsyncram_21b1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instruction_memory:IM\|altsyncram:altsyncram_component\|altsyncram_21b1:auto_generated\|q_a\[6\] " "Synthesized away node \"instruction_memory:IM\|altsyncram:altsyncram_component\|altsyncram_21b1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_21b1.tdf" "" { Text "C:/Users/User/Desktop/single_cycle/db/altsyncram_21b1.tdf" 167 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "instruction_memory.v" "" { Text "C:/Users/User/Desktop/single_cycle/instruction_memory.v" 82 0 0 } } { "top_level.v" "" { Text "C:/Users/User/Desktop/single_cycle/top_level.v" 39 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761012931161 "|top_level|instruction_memory:IM|altsyncram:altsyncram_component|altsyncram_21b1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instruction_memory:IM\|altsyncram:altsyncram_component\|altsyncram_21b1:auto_generated\|q_a\[7\] " "Synthesized away node \"instruction_memory:IM\|altsyncram:altsyncram_component\|altsyncram_21b1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_21b1.tdf" "" { Text "C:/Users/User/Desktop/single_cycle/db/altsyncram_21b1.tdf" 189 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "instruction_memory.v" "" { Text "C:/Users/User/Desktop/single_cycle/instruction_memory.v" 82 0 0 } } { "top_level.v" "" { Text "C:/Users/User/Desktop/single_cycle/top_level.v" 39 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761012931161 "|top_level|instruction_memory:IM|altsyncram:altsyncram_component|altsyncram_21b1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instruction_memory:IM\|altsyncram:altsyncram_component\|altsyncram_21b1:auto_generated\|q_a\[8\] " "Synthesized away node \"instruction_memory:IM\|altsyncram:altsyncram_component\|altsyncram_21b1:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_21b1.tdf" "" { Text "C:/Users/User/Desktop/single_cycle/db/altsyncram_21b1.tdf" 211 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "instruction_memory.v" "" { Text "C:/Users/User/Desktop/single_cycle/instruction_memory.v" 82 0 0 } } { "top_level.v" "" { Text "C:/Users/User/Desktop/single_cycle/top_level.v" 39 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761012931161 "|top_level|instruction_memory:IM|altsyncram:altsyncram_component|altsyncram_21b1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instruction_memory:IM\|altsyncram:altsyncram_component\|altsyncram_21b1:auto_generated\|q_a\[9\] " "Synthesized away node \"instruction_memory:IM\|altsyncram:altsyncram_component\|altsyncram_21b1:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_21b1.tdf" "" { Text "C:/Users/User/Desktop/single_cycle/db/altsyncram_21b1.tdf" 233 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "instruction_memory.v" "" { Text "C:/Users/User/Desktop/single_cycle/instruction_memory.v" 82 0 0 } } { "top_level.v" "" { Text "C:/Users/User/Desktop/single_cycle/top_level.v" 39 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761012931161 "|top_level|instruction_memory:IM|altsyncram:altsyncram_component|altsyncram_21b1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instruction_memory:IM\|altsyncram:altsyncram_component\|altsyncram_21b1:auto_generated\|q_a\[10\] " "Synthesized away node \"instruction_memory:IM\|altsyncram:altsyncram_component\|altsyncram_21b1:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_21b1.tdf" "" { Text "C:/Users/User/Desktop/single_cycle/db/altsyncram_21b1.tdf" 255 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "instruction_memory.v" "" { Text "C:/Users/User/Desktop/single_cycle/instruction_memory.v" 82 0 0 } } { "top_level.v" "" { Text "C:/Users/User/Desktop/single_cycle/top_level.v" 39 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761012931161 "|top_level|instruction_memory:IM|altsyncram:altsyncram_component|altsyncram_21b1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instruction_memory:IM\|altsyncram:altsyncram_component\|altsyncram_21b1:auto_generated\|q_a\[11\] " "Synthesized away node \"instruction_memory:IM\|altsyncram:altsyncram_component\|altsyncram_21b1:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_21b1.tdf" "" { Text "C:/Users/User/Desktop/single_cycle/db/altsyncram_21b1.tdf" 277 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "instruction_memory.v" "" { Text "C:/Users/User/Desktop/single_cycle/instruction_memory.v" 82 0 0 } } { "top_level.v" "" { Text "C:/Users/User/Desktop/single_cycle/top_level.v" 39 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761012931161 "|top_level|instruction_memory:IM|altsyncram:altsyncram_component|altsyncram_21b1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instruction_memory:IM\|altsyncram:altsyncram_component\|altsyncram_21b1:auto_generated\|q_a\[12\] " "Synthesized away node \"instruction_memory:IM\|altsyncram:altsyncram_component\|altsyncram_21b1:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_21b1.tdf" "" { Text "C:/Users/User/Desktop/single_cycle/db/altsyncram_21b1.tdf" 299 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "instruction_memory.v" "" { Text "C:/Users/User/Desktop/single_cycle/instruction_memory.v" 82 0 0 } } { "top_level.v" "" { Text "C:/Users/User/Desktop/single_cycle/top_level.v" 39 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761012931161 "|top_level|instruction_memory:IM|altsyncram:altsyncram_component|altsyncram_21b1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instruction_memory:IM\|altsyncram:altsyncram_component\|altsyncram_21b1:auto_generated\|q_a\[13\] " "Synthesized away node \"instruction_memory:IM\|altsyncram:altsyncram_component\|altsyncram_21b1:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_21b1.tdf" "" { Text "C:/Users/User/Desktop/single_cycle/db/altsyncram_21b1.tdf" 321 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "instruction_memory.v" "" { Text "C:/Users/User/Desktop/single_cycle/instruction_memory.v" 82 0 0 } } { "top_level.v" "" { Text "C:/Users/User/Desktop/single_cycle/top_level.v" 39 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761012931161 "|top_level|instruction_memory:IM|altsyncram:altsyncram_component|altsyncram_21b1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instruction_memory:IM\|altsyncram:altsyncram_component\|altsyncram_21b1:auto_generated\|q_a\[14\] " "Synthesized away node \"instruction_memory:IM\|altsyncram:altsyncram_component\|altsyncram_21b1:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_21b1.tdf" "" { Text "C:/Users/User/Desktop/single_cycle/db/altsyncram_21b1.tdf" 343 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "instruction_memory.v" "" { Text "C:/Users/User/Desktop/single_cycle/instruction_memory.v" 82 0 0 } } { "top_level.v" "" { Text "C:/Users/User/Desktop/single_cycle/top_level.v" 39 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761012931161 "|top_level|instruction_memory:IM|altsyncram:altsyncram_component|altsyncram_21b1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instruction_memory:IM\|altsyncram:altsyncram_component\|altsyncram_21b1:auto_generated\|q_a\[15\] " "Synthesized away node \"instruction_memory:IM\|altsyncram:altsyncram_component\|altsyncram_21b1:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_21b1.tdf" "" { Text "C:/Users/User/Desktop/single_cycle/db/altsyncram_21b1.tdf" 365 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "instruction_memory.v" "" { Text "C:/Users/User/Desktop/single_cycle/instruction_memory.v" 82 0 0 } } { "top_level.v" "" { Text "C:/Users/User/Desktop/single_cycle/top_level.v" 39 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761012931161 "|top_level|instruction_memory:IM|altsyncram:altsyncram_component|altsyncram_21b1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instruction_memory:IM\|altsyncram:altsyncram_component\|altsyncram_21b1:auto_generated\|q_a\[16\] " "Synthesized away node \"instruction_memory:IM\|altsyncram:altsyncram_component\|altsyncram_21b1:auto_generated\|q_a\[16\]\"" {  } { { "db/altsyncram_21b1.tdf" "" { Text "C:/Users/User/Desktop/single_cycle/db/altsyncram_21b1.tdf" 387 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "instruction_memory.v" "" { Text "C:/Users/User/Desktop/single_cycle/instruction_memory.v" 82 0 0 } } { "top_level.v" "" { Text "C:/Users/User/Desktop/single_cycle/top_level.v" 39 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761012931161 "|top_level|instruction_memory:IM|altsyncram:altsyncram_component|altsyncram_21b1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instruction_memory:IM\|altsyncram:altsyncram_component\|altsyncram_21b1:auto_generated\|q_a\[17\] " "Synthesized away node \"instruction_memory:IM\|altsyncram:altsyncram_component\|altsyncram_21b1:auto_generated\|q_a\[17\]\"" {  } { { "db/altsyncram_21b1.tdf" "" { Text "C:/Users/User/Desktop/single_cycle/db/altsyncram_21b1.tdf" 409 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "instruction_memory.v" "" { Text "C:/Users/User/Desktop/single_cycle/instruction_memory.v" 82 0 0 } } { "top_level.v" "" { Text "C:/Users/User/Desktop/single_cycle/top_level.v" 39 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761012931161 "|top_level|instruction_memory:IM|altsyncram:altsyncram_component|altsyncram_21b1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instruction_memory:IM\|altsyncram:altsyncram_component\|altsyncram_21b1:auto_generated\|q_a\[18\] " "Synthesized away node \"instruction_memory:IM\|altsyncram:altsyncram_component\|altsyncram_21b1:auto_generated\|q_a\[18\]\"" {  } { { "db/altsyncram_21b1.tdf" "" { Text "C:/Users/User/Desktop/single_cycle/db/altsyncram_21b1.tdf" 431 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "instruction_memory.v" "" { Text "C:/Users/User/Desktop/single_cycle/instruction_memory.v" 82 0 0 } } { "top_level.v" "" { Text "C:/Users/User/Desktop/single_cycle/top_level.v" 39 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761012931161 "|top_level|instruction_memory:IM|altsyncram:altsyncram_component|altsyncram_21b1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instruction_memory:IM\|altsyncram:altsyncram_component\|altsyncram_21b1:auto_generated\|q_a\[19\] " "Synthesized away node \"instruction_memory:IM\|altsyncram:altsyncram_component\|altsyncram_21b1:auto_generated\|q_a\[19\]\"" {  } { { "db/altsyncram_21b1.tdf" "" { Text "C:/Users/User/Desktop/single_cycle/db/altsyncram_21b1.tdf" 453 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "instruction_memory.v" "" { Text "C:/Users/User/Desktop/single_cycle/instruction_memory.v" 82 0 0 } } { "top_level.v" "" { Text "C:/Users/User/Desktop/single_cycle/top_level.v" 39 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761012931161 "|top_level|instruction_memory:IM|altsyncram:altsyncram_component|altsyncram_21b1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instruction_memory:IM\|altsyncram:altsyncram_component\|altsyncram_21b1:auto_generated\|q_a\[20\] " "Synthesized away node \"instruction_memory:IM\|altsyncram:altsyncram_component\|altsyncram_21b1:auto_generated\|q_a\[20\]\"" {  } { { "db/altsyncram_21b1.tdf" "" { Text "C:/Users/User/Desktop/single_cycle/db/altsyncram_21b1.tdf" 475 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "instruction_memory.v" "" { Text "C:/Users/User/Desktop/single_cycle/instruction_memory.v" 82 0 0 } } { "top_level.v" "" { Text "C:/Users/User/Desktop/single_cycle/top_level.v" 39 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761012931161 "|top_level|instruction_memory:IM|altsyncram:altsyncram_component|altsyncram_21b1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instruction_memory:IM\|altsyncram:altsyncram_component\|altsyncram_21b1:auto_generated\|q_a\[21\] " "Synthesized away node \"instruction_memory:IM\|altsyncram:altsyncram_component\|altsyncram_21b1:auto_generated\|q_a\[21\]\"" {  } { { "db/altsyncram_21b1.tdf" "" { Text "C:/Users/User/Desktop/single_cycle/db/altsyncram_21b1.tdf" 497 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "instruction_memory.v" "" { Text "C:/Users/User/Desktop/single_cycle/instruction_memory.v" 82 0 0 } } { "top_level.v" "" { Text "C:/Users/User/Desktop/single_cycle/top_level.v" 39 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761012931161 "|top_level|instruction_memory:IM|altsyncram:altsyncram_component|altsyncram_21b1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instruction_memory:IM\|altsyncram:altsyncram_component\|altsyncram_21b1:auto_generated\|q_a\[22\] " "Synthesized away node \"instruction_memory:IM\|altsyncram:altsyncram_component\|altsyncram_21b1:auto_generated\|q_a\[22\]\"" {  } { { "db/altsyncram_21b1.tdf" "" { Text "C:/Users/User/Desktop/single_cycle/db/altsyncram_21b1.tdf" 519 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "instruction_memory.v" "" { Text "C:/Users/User/Desktop/single_cycle/instruction_memory.v" 82 0 0 } } { "top_level.v" "" { Text "C:/Users/User/Desktop/single_cycle/top_level.v" 39 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761012931161 "|top_level|instruction_memory:IM|altsyncram:altsyncram_component|altsyncram_21b1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instruction_memory:IM\|altsyncram:altsyncram_component\|altsyncram_21b1:auto_generated\|q_a\[23\] " "Synthesized away node \"instruction_memory:IM\|altsyncram:altsyncram_component\|altsyncram_21b1:auto_generated\|q_a\[23\]\"" {  } { { "db/altsyncram_21b1.tdf" "" { Text "C:/Users/User/Desktop/single_cycle/db/altsyncram_21b1.tdf" 541 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "instruction_memory.v" "" { Text "C:/Users/User/Desktop/single_cycle/instruction_memory.v" 82 0 0 } } { "top_level.v" "" { Text "C:/Users/User/Desktop/single_cycle/top_level.v" 39 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761012931161 "|top_level|instruction_memory:IM|altsyncram:altsyncram_component|altsyncram_21b1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instruction_memory:IM\|altsyncram:altsyncram_component\|altsyncram_21b1:auto_generated\|q_a\[24\] " "Synthesized away node \"instruction_memory:IM\|altsyncram:altsyncram_component\|altsyncram_21b1:auto_generated\|q_a\[24\]\"" {  } { { "db/altsyncram_21b1.tdf" "" { Text "C:/Users/User/Desktop/single_cycle/db/altsyncram_21b1.tdf" 563 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "instruction_memory.v" "" { Text "C:/Users/User/Desktop/single_cycle/instruction_memory.v" 82 0 0 } } { "top_level.v" "" { Text "C:/Users/User/Desktop/single_cycle/top_level.v" 39 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761012931161 "|top_level|instruction_memory:IM|altsyncram:altsyncram_component|altsyncram_21b1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instruction_memory:IM\|altsyncram:altsyncram_component\|altsyncram_21b1:auto_generated\|q_a\[25\] " "Synthesized away node \"instruction_memory:IM\|altsyncram:altsyncram_component\|altsyncram_21b1:auto_generated\|q_a\[25\]\"" {  } { { "db/altsyncram_21b1.tdf" "" { Text "C:/Users/User/Desktop/single_cycle/db/altsyncram_21b1.tdf" 585 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "instruction_memory.v" "" { Text "C:/Users/User/Desktop/single_cycle/instruction_memory.v" 82 0 0 } } { "top_level.v" "" { Text "C:/Users/User/Desktop/single_cycle/top_level.v" 39 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761012931161 "|top_level|instruction_memory:IM|altsyncram:altsyncram_component|altsyncram_21b1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instruction_memory:IM\|altsyncram:altsyncram_component\|altsyncram_21b1:auto_generated\|q_a\[26\] " "Synthesized away node \"instruction_memory:IM\|altsyncram:altsyncram_component\|altsyncram_21b1:auto_generated\|q_a\[26\]\"" {  } { { "db/altsyncram_21b1.tdf" "" { Text "C:/Users/User/Desktop/single_cycle/db/altsyncram_21b1.tdf" 607 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "instruction_memory.v" "" { Text "C:/Users/User/Desktop/single_cycle/instruction_memory.v" 82 0 0 } } { "top_level.v" "" { Text "C:/Users/User/Desktop/single_cycle/top_level.v" 39 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761012931161 "|top_level|instruction_memory:IM|altsyncram:altsyncram_component|altsyncram_21b1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instruction_memory:IM\|altsyncram:altsyncram_component\|altsyncram_21b1:auto_generated\|q_a\[27\] " "Synthesized away node \"instruction_memory:IM\|altsyncram:altsyncram_component\|altsyncram_21b1:auto_generated\|q_a\[27\]\"" {  } { { "db/altsyncram_21b1.tdf" "" { Text "C:/Users/User/Desktop/single_cycle/db/altsyncram_21b1.tdf" 629 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "instruction_memory.v" "" { Text "C:/Users/User/Desktop/single_cycle/instruction_memory.v" 82 0 0 } } { "top_level.v" "" { Text "C:/Users/User/Desktop/single_cycle/top_level.v" 39 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761012931161 "|top_level|instruction_memory:IM|altsyncram:altsyncram_component|altsyncram_21b1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instruction_memory:IM\|altsyncram:altsyncram_component\|altsyncram_21b1:auto_generated\|q_a\[28\] " "Synthesized away node \"instruction_memory:IM\|altsyncram:altsyncram_component\|altsyncram_21b1:auto_generated\|q_a\[28\]\"" {  } { { "db/altsyncram_21b1.tdf" "" { Text "C:/Users/User/Desktop/single_cycle/db/altsyncram_21b1.tdf" 651 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "instruction_memory.v" "" { Text "C:/Users/User/Desktop/single_cycle/instruction_memory.v" 82 0 0 } } { "top_level.v" "" { Text "C:/Users/User/Desktop/single_cycle/top_level.v" 39 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761012931161 "|top_level|instruction_memory:IM|altsyncram:altsyncram_component|altsyncram_21b1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instruction_memory:IM\|altsyncram:altsyncram_component\|altsyncram_21b1:auto_generated\|q_a\[29\] " "Synthesized away node \"instruction_memory:IM\|altsyncram:altsyncram_component\|altsyncram_21b1:auto_generated\|q_a\[29\]\"" {  } { { "db/altsyncram_21b1.tdf" "" { Text "C:/Users/User/Desktop/single_cycle/db/altsyncram_21b1.tdf" 673 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "instruction_memory.v" "" { Text "C:/Users/User/Desktop/single_cycle/instruction_memory.v" 82 0 0 } } { "top_level.v" "" { Text "C:/Users/User/Desktop/single_cycle/top_level.v" 39 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761012931161 "|top_level|instruction_memory:IM|altsyncram:altsyncram_component|altsyncram_21b1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instruction_memory:IM\|altsyncram:altsyncram_component\|altsyncram_21b1:auto_generated\|q_a\[30\] " "Synthesized away node \"instruction_memory:IM\|altsyncram:altsyncram_component\|altsyncram_21b1:auto_generated\|q_a\[30\]\"" {  } { { "db/altsyncram_21b1.tdf" "" { Text "C:/Users/User/Desktop/single_cycle/db/altsyncram_21b1.tdf" 695 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "instruction_memory.v" "" { Text "C:/Users/User/Desktop/single_cycle/instruction_memory.v" 82 0 0 } } { "top_level.v" "" { Text "C:/Users/User/Desktop/single_cycle/top_level.v" 39 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761012931161 "|top_level|instruction_memory:IM|altsyncram:altsyncram_component|altsyncram_21b1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instruction_memory:IM\|altsyncram:altsyncram_component\|altsyncram_21b1:auto_generated\|q_a\[31\] " "Synthesized away node \"instruction_memory:IM\|altsyncram:altsyncram_component\|altsyncram_21b1:auto_generated\|q_a\[31\]\"" {  } { { "db/altsyncram_21b1.tdf" "" { Text "C:/Users/User/Desktop/single_cycle/db/altsyncram_21b1.tdf" 717 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "instruction_memory.v" "" { Text "C:/Users/User/Desktop/single_cycle/instruction_memory.v" 82 0 0 } } { "top_level.v" "" { Text "C:/Users/User/Desktop/single_cycle/top_level.v" 39 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761012931161 "|top_level|instruction_memory:IM|altsyncram:altsyncram_component|altsyncram_21b1:auto_generated|ram_block1a31"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1761012931161 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1761012931161 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1761012931347 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1002 " "1002 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1761012931372 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1761012931523 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761012931523 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "top_level.v" "" { Text "C:/Users/User/Desktop/single_cycle/top_level.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1761012931556 "|top_level|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rst " "No output dependent on input pin \"rst\"" {  } { { "top_level.v" "" { Text "C:/Users/User/Desktop/single_cycle/top_level.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1761012931556 "|top_level|rst"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1761012931556 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2 " "Implemented 2 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1761012931556 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1761012931556 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1761012931556 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 73 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 73 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4760 " "Peak virtual memory: 4760 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1761012931592 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 21 05:15:31 2025 " "Processing ended: Tue Oct 21 05:15:31 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1761012931592 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1761012931592 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1761012931592 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1761012931592 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1761012932693 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1761012932694 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 21 05:15:32 2025 " "Processing started: Tue Oct 21 05:15:32 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1761012932694 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1761012932694 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off hamodah -c single-cycle-machine " "Command: quartus_fit --read_settings_files=off --write_settings_files=off hamodah -c single-cycle-machine" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1761012932694 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1761012932765 ""}
{ "Info" "0" "" "Project  = hamodah" {  } {  } 0 0 "Project  = hamodah" 0 0 "Fitter" 0 0 1761012932765 ""}
{ "Info" "0" "" "Revision = single-cycle-machine" {  } {  } 0 0 "Revision = single-cycle-machine" 0 0 "Fitter" 0 0 1761012932765 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1761012932862 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1761012932862 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "single-cycle-machine 10M50DCF672C7G " "Selected device 10M50DCF672C7G for design \"single-cycle-machine\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1761012932869 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1761012932902 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1761012932902 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1761012933029 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1761012933034 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DCF672I7G " "Device 10M50DCF672I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1761012933107 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DCF672C7G " "Device 10M40DCF672C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1761012933107 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DCF672I7G " "Device 10M40DCF672I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1761012933107 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1761012933107 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ C2 " "Pin ~ALTERA_TMS~ is reserved at location C2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/single_cycle/" { { 0 { 0 ""} 0 30 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1761012933109 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ D3 " "Pin ~ALTERA_TCK~ is reserved at location D3" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/single_cycle/" { { 0 { 0 ""} 0 32 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1761012933109 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ N7 " "Pin ~ALTERA_TDI~ is reserved at location N7" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/single_cycle/" { { 0 { 0 ""} 0 34 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1761012933109 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ N6 " "Pin ~ALTERA_TDO~ is reserved at location N6" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/single_cycle/" { { 0 { 0 ""} 0 36 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1761012933109 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ F10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location F10" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/single_cycle/" { { 0 { 0 ""} 0 38 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1761012933109 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ G9 " "Pin ~ALTERA_nCONFIG~ is reserved at location G9" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/single_cycle/" { { 0 { 0 ""} 0 40 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1761012933109 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ F9 " "Pin ~ALTERA_nSTATUS~ is reserved at location F9" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/single_cycle/" { { 0 { 0 ""} 0 42 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1761012933109 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/single_cycle/" { { 0 { 0 ""} 0 44 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1761012933109 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1761012933109 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1761012933109 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1761012933109 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1761012933109 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1761012933109 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1761012933109 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "2 2 " "No exact pin location assignment(s) for 2 pins of 2 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1761012933242 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "single-cycle-machine.sdc " "Synopsys Design Constraints File file not found: 'single-cycle-machine.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1761012933358 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1761012933358 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1761012933358 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1761012933358 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1761012933359 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1761012933359 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1761012933359 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1761012933360 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1761012933360 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1761012933360 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1761012933361 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1761012933361 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1761012933361 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1761012933361 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1761012933361 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1761012933361 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1761012933361 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1761012933361 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "2 unused 2.5V 2 0 0 " "Number of I/O pins in group: 2 (unused VREF, 2.5V VCCIO, 2 input, 0 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1761012933362 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1761012933362 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1761012933362 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1A does not use undetermined 0 16 " "I/O bank number 1A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1761012933363 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1B does not use undetermined 4 36 " "I/O bank number 1B does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  36 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1761012933363 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 68 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  68 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1761012933363 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 48 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1761012933363 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 72 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1761012933363 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 72 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1761012933363 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 72 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1761012933363 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 64 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  64 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1761012933363 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 4 44 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  44 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1761012933363 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1761012933363 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1761012933363 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1761012933367 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1761012933369 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1761012934114 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1761012934140 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1761012934154 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1761012934283 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1761012934283 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1761012934530 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X33_Y44 X44_Y54 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X33_Y44 to location X44_Y54" {  } { { "loc" "" { Generic "C:/Users/User/Desktop/single_cycle/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X33_Y44 to location X44_Y54"} { { 12 { 0 ""} 33 44 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1761012935187 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1761012935187 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1761012935252 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1761012935252 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1761012935252 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1761012935253 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.03 " "Total time spent on timing analysis during the Fitter is 0.03 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1761012935366 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1761012935371 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1761012935513 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1761012935513 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1761012935646 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1761012935871 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/User/Desktop/single_cycle/output_files/single-cycle-machine.fit.smsg " "Generated suppressed messages file C:/Users/User/Desktop/single_cycle/output_files/single-cycle-machine.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1761012936044 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5921 " "Peak virtual memory: 5921 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1761012936235 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 21 05:15:36 2025 " "Processing ended: Tue Oct 21 05:15:36 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1761012936235 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1761012936235 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1761012936235 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1761012936235 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1761012937156 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1761012937156 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 21 05:15:37 2025 " "Processing started: Tue Oct 21 05:15:37 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1761012937156 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1761012937156 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off hamodah -c single-cycle-machine " "Command: quartus_asm --read_settings_files=off --write_settings_files=off hamodah -c single-cycle-machine" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1761012937156 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1761012937378 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1761012938389 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1761012938461 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4709 " "Peak virtual memory: 4709 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1761012939117 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 21 05:15:39 2025 " "Processing ended: Tue Oct 21 05:15:39 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1761012939117 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1761012939117 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1761012939117 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1761012939117 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1761012939754 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1761012940160 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1761012940160 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 21 05:15:39 2025 " "Processing started: Tue Oct 21 05:15:39 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1761012940160 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1761012940160 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta hamodah -c single-cycle-machine " "Command: quartus_sta hamodah -c single-cycle-machine" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1761012940160 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1761012940232 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1761012940341 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1761012940341 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1761012940372 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1761012940372 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "single-cycle-machine.sdc " "Synopsys Design Constraints File file not found: 'single-cycle-machine.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1761012940530 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1761012940530 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1761012940530 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1761012940530 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1761012940530 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1761012940531 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1761012940531 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Timing Analyzer" 0 -1 1761012940536 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1761012940537 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1761012940538 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1761012940540 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1761012940542 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1761012940544 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1761012940545 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1761012940548 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1761012940550 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1761012940552 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1761012940564 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1761012940709 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1761012940724 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1761012940725 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1761012940725 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1761012940725 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1761012940726 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1761012940729 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1761012940731 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1761012940733 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1761012940735 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1761012940737 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1761012940739 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1761012940799 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1761012940799 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1761012940799 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1761012940799 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1761012940802 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1761012940804 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1761012940805 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1761012940807 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1761012940808 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1761012941271 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1761012941271 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4864 " "Peak virtual memory: 4864 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1761012941320 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 21 05:15:41 2025 " "Processing ended: Tue Oct 21 05:15:41 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1761012941320 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1761012941320 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1761012941320 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1761012941320 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1761012942239 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1761012942240 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 21 05:15:42 2025 " "Processing started: Tue Oct 21 05:15:42 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1761012942240 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1761012942240 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off hamodah -c single-cycle-machine " "Command: quartus_eda --read_settings_files=off --write_settings_files=off hamodah -c single-cycle-machine" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1761012942240 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1761012942545 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "single-cycle-machine.vo C:/Users/User/Desktop/single_cycle/simulation/modelsim/ simulation " "Generated file single-cycle-machine.vo in folder \"C:/Users/User/Desktop/single_cycle/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1761012942575 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4652 " "Peak virtual memory: 4652 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1761012942592 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 21 05:15:42 2025 " "Processing ended: Tue Oct 21 05:15:42 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1761012942592 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1761012942592 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1761012942592 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1761012942592 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 86 s " "Quartus Prime Full Compilation was successful. 0 errors, 86 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1761012943211 ""}
