<!DOCTYPE html>
<html lang="zh-CN">
<head>
  <meta charset="UTF-8">
<meta name="viewport" content="width=device-width, initial-scale=1, maximum-scale=2">
<meta name="theme-color" content="#222">
<meta name="generator" content="Hexo 4.2.0">
  <link rel="apple-touch-icon" sizes="180x180" href="/images/apple-touch-icon-next.png">
  <link rel="icon" type="image/png" sizes="32x32" href="/images/favicon-32x32-next.png">
  <link rel="icon" type="image/png" sizes="16x16" href="/images/favicon-16x16-next.png">
  <link rel="mask-icon" href="/images/logo.svg" color="#222">

<link rel="stylesheet" href="/css/main.css">


<link rel="stylesheet" href="/lib/font-awesome/css/all.min.css">

<script id="hexo-configurations">
    var NexT = window.NexT || {};
    var CONFIG = {"hostname":"fentuoli.github.io","root":"/","scheme":"Mist","version":"7.8.0","exturl":false,"sidebar":{"position":"left","display":"post","padding":18,"offset":12,"onmobile":false},"copycode":{"enable":true,"show_result":true,"style":"default"},"back2top":{"enable":true,"sidebar":false,"scrollpercent":false},"bookmark":{"enable":false,"color":"#222","save":"auto"},"fancybox":false,"mediumzoom":true,"lazyload":false,"pangu":false,"comments":{"style":"tabs","active":null,"storage":true,"lazyload":false,"nav":null},"algolia":{"hits":{"per_page":10},"labels":{"input_placeholder":"Search for Posts","hits_empty":"We didn't find any results for the search: ${query}","hits_stats":"${hits} results found in ${time} ms"}},"localsearch":{"enable":false,"trigger":"auto","top_n_per_article":1,"unescape":false,"preload":false},"motion":{"enable":true,"async":false,"transition":{"post_block":"fadeIn","post_header":"slideDownIn","post_body":"slideDownIn","coll_header":"slideLeftIn","sidebar":"slideUpIn"}}};
  </script>

  <meta name="description" content="说明：本实验为课程计算机组成原理要求实验，具体解释与完整代码参加我的github地址： https:&#x2F;&#x2F;github.com&#x2F;fentuoli&#x2F;multicycle-CPU  一、实验要求与内容 设计实现多周期MIPS-CPU，可执行如下指令：  add, sub, and, or, xor, nor, slt   addi,andi,ori,xori,slti   lw,sw  beq,bne,">
<meta property="og:type" content="article">
<meta property="og:title" content="多周期CPU">
<meta property="og:url" content="http://fentuoli.github.io/2020/05/05/%E5%A4%9A%E5%91%A8%E6%9C%9FCPU/index.html">
<meta property="og:site_name" content="BoRe">
<meta property="og:description" content="说明：本实验为课程计算机组成原理要求实验，具体解释与完整代码参加我的github地址： https:&#x2F;&#x2F;github.com&#x2F;fentuoli&#x2F;multicycle-CPU  一、实验要求与内容 设计实现多周期MIPS-CPU，可执行如下指令：  add, sub, and, or, xor, nor, slt   addi,andi,ori,xori,slti   lw,sw  beq,bne,">
<meta property="og:locale" content="zh_CN">
<meta property="og:image" content="http://fentuoli.github.io/2020/05/05/%E5%A4%9A%E5%91%A8%E6%9C%9FCPU/1.png">
<meta property="og:image" content="http://fentuoli.github.io/2020/05/05/%E5%A4%9A%E5%91%A8%E6%9C%9FCPU/2.png">
<meta property="og:image" content="http://fentuoli.github.io/2020/05/05/%E5%A4%9A%E5%91%A8%E6%9C%9FCPU/3.png">
<meta property="article:published_time" content="2020-05-05T10:42:05.000Z">
<meta property="article:modified_time" content="2021-03-15T10:02:00.032Z">
<meta property="article:author" content="般若">
<meta property="article:tag" content="multicycle_cpu">
<meta property="article:tag" content="Lessons">
<meta property="article:tag" content="verilog">
<meta name="twitter:card" content="summary">
<meta name="twitter:image" content="http://fentuoli.github.io/2020/05/05/%E5%A4%9A%E5%91%A8%E6%9C%9FCPU/1.png">

<link rel="canonical" href="http://fentuoli.github.io/2020/05/05/%E5%A4%9A%E5%91%A8%E6%9C%9FCPU/">


<script id="page-configurations">
  // https://hexo.io/docs/variables.html
  CONFIG.page = {
    sidebar: "",
    isHome : false,
    isPost : true,
    lang   : 'zh-CN'
  };
</script>

  <title>多周期CPU | BoRe</title>
  






  <noscript>
  <style>
  .use-motion .brand,
  .use-motion .menu-item,
  .sidebar-inner,
  .use-motion .post-block,
  .use-motion .pagination,
  .use-motion .comments,
  .use-motion .post-header,
  .use-motion .post-body,
  .use-motion .collection-header { opacity: initial; }

  .use-motion .site-title,
  .use-motion .site-subtitle {
    opacity: initial;
    top: initial;
  }

  .use-motion .logo-line-before i { left: initial; }
  .use-motion .logo-line-after i { right: initial; }
  </style>
</noscript>

</head>

<body itemscope itemtype="http://schema.org/WebPage">
  <div class="container use-motion">
    <div class="headband"></div>

    <header class="header" itemscope itemtype="http://schema.org/WPHeader">
      <div class="header-inner"><div class="site-brand-container">
  <div class="site-nav-toggle">
    <div class="toggle" aria-label="切换导航栏">
      <span class="toggle-line toggle-line-first"></span>
      <span class="toggle-line toggle-line-middle"></span>
      <span class="toggle-line toggle-line-last"></span>
    </div>
  </div>

  <div class="site-meta">

    <a href="/" class="brand" rel="start">
      <span class="logo-line-before"><i></i></span>
      <h1 class="site-title">BoRe</h1>
      <span class="logo-line-after"><i></i></span>
    </a>
  </div>

  <div class="site-nav-right">
    <div class="toggle popup-trigger">
    </div>
  </div>
</div>




<nav class="site-nav">
  <ul id="menu" class="main-menu menu">
        <li class="menu-item menu-item-home">

    <a href="/" rel="section"><i class="fa fa-home fa-fw"></i>首页</a>

  </li>
        <li class="menu-item menu-item-about">

    <a href="/about/" rel="section"><i class="fa fa-user fa-fw"></i>关于</a>

  </li>
        <li class="menu-item menu-item-tags">

    <a href="/tags/" rel="section"><i class="fa fa-tags fa-fw"></i>标签</a>

  </li>
        <li class="menu-item menu-item-categories">

    <a href="/categories/" rel="section"><i class="fa fa-th fa-fw"></i>分类</a>

  </li>
        <li class="menu-item menu-item-archives">

    <a href="/archives/" rel="section"><i class="fa fa-archive fa-fw"></i>归档</a>

  </li>
  </ul>
</nav>




</div>
    </header>

    
  <div class="back-to-top">
    <i class="fa fa-arrow-up"></i>
    <span>0%</span>
  </div>


    <main class="main">
      <div class="main-inner">
        <div class="content-wrap">
          

          <div class="content post posts-expand">
            

    
  
  
  <article itemscope itemtype="http://schema.org/Article" class="post-block" lang="zh-CN">
    <link itemprop="mainEntityOfPage" href="http://fentuoli.github.io/2020/05/05/%E5%A4%9A%E5%91%A8%E6%9C%9FCPU/">

    <span hidden itemprop="author" itemscope itemtype="http://schema.org/Person">
      <meta itemprop="image" content="/images/avatar.gif">
      <meta itemprop="name" content="般若">
      <meta itemprop="description" content="般若的blog">
    </span>

    <span hidden itemprop="publisher" itemscope itemtype="http://schema.org/Organization">
      <meta itemprop="name" content="BoRe">
    </span>
      <header class="post-header">
        <h1 class="post-title" itemprop="name headline">
          多周期CPU
        </h1>

        <div class="post-meta">
            <span class="post-meta-item">
              <span class="post-meta-item-icon">
                <i class="far fa-calendar"></i>
              </span>
              <span class="post-meta-item-text">发表于</span>

              <time title="创建时间：2020-05-05 18:42:05" itemprop="dateCreated datePublished" datetime="2020-05-05T18:42:05+08:00">2020-05-05</time>
            </span>
              <span class="post-meta-item">
                <span class="post-meta-item-icon">
                  <i class="far fa-calendar-check"></i>
                </span>
                <span class="post-meta-item-text">更新于</span>
                <time title="修改时间：2021-03-15 18:02:00" itemprop="dateModified" datetime="2021-03-15T18:02:00+08:00">2021-03-15</time>
              </span>
            <span class="post-meta-item">
              <span class="post-meta-item-icon">
                <i class="far fa-folder"></i>
              </span>
              <span class="post-meta-item-text">分类于</span>
                <span itemprop="about" itemscope itemtype="http://schema.org/Thing">
                  <a href="/categories/%E4%B8%93%E4%B8%9A%E8%AF%BE%E7%A8%8B/" itemprop="url" rel="index"><span itemprop="name">专业课程</span></a>
                </span>
                  ，
                <span itemprop="about" itemscope itemtype="http://schema.org/Thing">
                  <a href="/categories/%E4%B8%93%E4%B8%9A%E8%AF%BE%E7%A8%8B/verilog/" itemprop="url" rel="index"><span itemprop="name">verilog</span></a>
                </span>
            </span>

          

        </div>
      </header>

    
    
    
    <div class="post-body" itemprop="articleBody">

      
        <p>说明：本实验为课程计算机组成原理要求实验，具体解释与完整代码参加我的github地址： <a href="https://github.com/fentuoli/multicycle-CPU" target="_blank" rel="noopener">https://github.com/fentuoli/multicycle-CPU</a> </p>
<h2 id="一、实验要求与内容"><a href="#一、实验要求与内容" class="headerlink" title="一、实验要求与内容"></a>一、实验要求与内容</h2><ol>
<li><p>设计实现多周期MIPS-CPU，可执行如下指令：</p>
<ul>
<li><p><strong>add, sub, and, or,</strong> <strong>xor</strong>, <strong>nor,</strong> <strong>slt</strong> </p>
</li>
<li><p><strong>addi</strong>,<strong>andi</strong>,<strong>ori</strong>,<strong>xori</strong>,<strong>slti</strong> </p>
</li>
<li><p><strong>lw</strong>,<strong>sw</strong></p>
</li>
<li><p><strong>beq</strong>,<strong>bne</strong>,<strong>j</strong></p>
</li>
</ul>
<p>其中寄存器堆中R0内容恒定为0，存储器容量为256*32位</p>
</li>
</ol>
<a id="more"></a>

<ol>
<li><p><strong>DDU</strong>：<strong>Debug and Display Unit</strong>，调试和显示单元</p>
<ul>
<li>下载测试时，用于控制CPU运行方式和显示运行结果</li>
<li>数据通路中寄存器堆和存储器均需要增加1个读端口，供DDU读取并显示其中内容</li>
</ul>
</li>
<li><p>数据通路</p>
</li>
</ol>
<p><img src="/2020/05/05/%E5%A4%9A%E5%91%A8%E6%9C%9FCPU/1.png" alt="1"></p>
<ol start="3">
<li>DDU显示模块</li>
</ol>
<p><img src="/2020/05/05/%E5%A4%9A%E5%91%A8%E6%9C%9FCPU/2.png" alt="2"></p>
<h2 id="二、实验数据通路"><a href="#二、实验数据通路" class="headerlink" title="二、实验数据通路"></a>二、实验数据通路</h2><p><img src="/2020/05/05/%E5%A4%9A%E5%91%A8%E6%9C%9FCPU/3.png" alt="3"></p>
<p>注：</p>
<ul>
<li><p>I1代表I型指令，I3代表beq和bne型指令</p>
</li>
<li><p>对每个阶段的任务分析见下文对代码段的分析</p>
</li>
</ul>
<h2 id="三、代码逻辑分析"><a href="#三、代码逻辑分析" class="headerlink" title="三、代码逻辑分析"></a>三、代码逻辑分析</h2><h3 id="1-定义寄存器堆"><a href="#1-定义寄存器堆" class="headerlink" title="1.定义寄存器堆"></a>1.定义寄存器堆</h3><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> regfile(</span><br><span class="line"><span class="keyword">input</span> [<span class="number">4</span>:<span class="number">0</span>] ra0,</span><br><span class="line"><span class="keyword">input</span> [<span class="number">4</span>:<span class="number">0</span>] ra1,</span><br><span class="line"><span class="keyword">input</span> [<span class="number">4</span>:<span class="number">0</span>] wa,</span><br><span class="line"><span class="keyword">input</span> [<span class="number">31</span>:<span class="number">0</span>] wd,</span><br><span class="line"><span class="keyword">input</span> we,</span><br><span class="line"><span class="keyword">input</span> rst,</span><br><span class="line"><span class="keyword">input</span> clk,</span><br><span class="line"><span class="keyword">output</span> <span class="keyword">reg</span> [<span class="number">31</span>:<span class="number">0</span>] rd0,</span><br><span class="line"><span class="keyword">output</span> <span class="keyword">reg</span> [<span class="number">31</span>:<span class="number">0</span>] rd1</span><br><span class="line">    );</span><br><span class="line">    </span><br><span class="line"><span class="keyword">reg</span>     [<span class="number">22</span>:<span class="number">0</span>]  cnt; </span><br><span class="line"><span class="keyword">reg</span>     [<span class="number">31</span>:<span class="number">0</span>] register [<span class="number">0</span>:<span class="number">31</span>];<span class="comment">//32个寄存器</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">always</span> @(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">posedge</span> rst)</span><br><span class="line"><span class="keyword">begin</span></span><br><span class="line">     <span class="keyword">if</span>(rst)</span><br><span class="line">     <span class="keyword">begin</span></span><br><span class="line">         register[<span class="number">0</span>:<span class="number">31</span>]=<span class="number">0</span>; <span class="comment">//寄存器初始化</span></span><br><span class="line">     <span class="keyword">end</span></span><br><span class="line">     <span class="keyword">else</span></span><br><span class="line">     <span class="keyword">begin</span></span><br><span class="line">     <span class="keyword">if</span>(we) <span class="comment">//写寄存器</span></span><br><span class="line">          register[wa]&lt;=wd;</span><br><span class="line">     <span class="keyword">else</span></span><br><span class="line">          register[wa]&lt;=register[wa];</span><br><span class="line">     <span class="keyword">end</span></span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">always</span> @(*)</span><br><span class="line"><span class="keyword">begin</span></span><br><span class="line">    <span class="keyword">if</span>(rst)<span class="comment">//读寄存器</span></span><br><span class="line">     <span class="keyword">begin</span></span><br><span class="line">        rd0=<span class="number">0</span>;</span><br><span class="line">        rd1=<span class="number">0</span>;</span><br><span class="line">      <span class="keyword">end</span></span><br><span class="line">      <span class="keyword">else</span></span><br><span class="line">      <span class="keyword">begin</span></span><br><span class="line">         rd0=register[ra0];</span><br><span class="line">         rd1=register[ra1];</span><br><span class="line">      <span class="keyword">end</span></span><br><span class="line"><span class="keyword">end</span>         </span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>

<h3 id="2-定义控制信号"><a href="#2-定义控制信号" class="headerlink" title="2.定义控制信号"></a>2.定义控制信号</h3><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br><span class="line">58</span><br><span class="line">59</span><br><span class="line">60</span><br><span class="line">61</span><br><span class="line">62</span><br><span class="line">63</span><br><span class="line">64</span><br><span class="line">65</span><br><span class="line">66</span><br><span class="line">67</span><br><span class="line">68</span><br><span class="line">69</span><br><span class="line">70</span><br><span class="line">71</span><br><span class="line">72</span><br><span class="line">73</span><br><span class="line">74</span><br><span class="line">75</span><br><span class="line">76</span><br><span class="line">77</span><br><span class="line">78</span><br><span class="line">79</span><br><span class="line">80</span><br><span class="line">81</span><br><span class="line">82</span><br><span class="line">83</span><br><span class="line">84</span><br><span class="line">85</span><br><span class="line">86</span><br><span class="line">87</span><br><span class="line">88</span><br><span class="line">89</span><br><span class="line">90</span><br><span class="line">91</span><br><span class="line">92</span><br><span class="line">93</span><br><span class="line">94</span><br><span class="line">95</span><br><span class="line">96</span><br><span class="line">97</span><br><span class="line">98</span><br><span class="line">99</span><br><span class="line">100</span><br><span class="line">101</span><br><span class="line">102</span><br><span class="line">103</span><br><span class="line">104</span><br><span class="line">105</span><br><span class="line">106</span><br><span class="line">107</span><br><span class="line">108</span><br><span class="line">109</span><br><span class="line">110</span><br><span class="line">111</span><br><span class="line">112</span><br><span class="line">113</span><br><span class="line">114</span><br><span class="line">115</span><br><span class="line">116</span><br><span class="line">117</span><br><span class="line">118</span><br><span class="line">119</span><br><span class="line">120</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> control_code(</span><br><span class="line"><span class="keyword">input</span> [<span class="number">5</span>:<span class="number">0</span>] opcode,</span><br><span class="line"><span class="keyword">input</span> [<span class="number">5</span>:<span class="number">0</span>] funct,</span><br><span class="line"><span class="keyword">input</span> clk,</span><br><span class="line"><span class="keyword">output</span> <span class="keyword">reg</span> regdst,</span><br><span class="line"><span class="keyword">output</span> <span class="keyword">reg</span> memtoreg,</span><br><span class="line"><span class="keyword">output</span> <span class="keyword">reg</span> regwrite,</span><br><span class="line"><span class="keyword">output</span> <span class="keyword">reg</span> memread,</span><br><span class="line"><span class="keyword">output</span> <span class="keyword">reg</span> memwrite,</span><br><span class="line"><span class="keyword">output</span> <span class="keyword">reg</span> [<span class="number">1</span>:<span class="number">0</span>] ALUop,</span><br><span class="line"><span class="keyword">output</span> <span class="keyword">reg</span> pcwritecond,</span><br><span class="line"><span class="keyword">output</span> <span class="keyword">reg</span> [<span class="number">2</span>:<span class="number">0</span>] pcsource,</span><br><span class="line"><span class="keyword">output</span> <span class="keyword">reg</span> j,<span class="comment">//便于在取指结束后就判断是否为j型指令</span></span><br><span class="line"><span class="keyword">output</span> <span class="keyword">reg</span> addi,<span class="comment">//便于之后进行立即数扩展时判断是算术扩展还是逻辑扩展</span></span><br><span class="line"><span class="keyword">output</span> <span class="keyword">reg</span> [<span class="number">2</span>:<span class="number">0</span>] alusrcB</span><br><span class="line">    );</span><br><span class="line"><span class="keyword">always</span> @(opcode,funct)</span><br><span class="line"><span class="keyword">begin</span></span><br><span class="line">    <span class="keyword">case</span>(opcode)</span><br><span class="line">    <span class="number">6'b000000</span>:<span class="comment">//R型</span></span><br><span class="line">    <span class="keyword">begin</span></span><br><span class="line">       <span class="keyword">if</span>(funct==<span class="number">6'd0</span>)</span><br><span class="line">           regwrite=<span class="number">0</span>;<span class="comment">//对于32'h0的空指令，写寄存器信号为0</span></span><br><span class="line">       <span class="keyword">else</span></span><br><span class="line">           regwrite=<span class="number">1</span>;</span><br><span class="line">        regdst=<span class="number">1</span>;</span><br><span class="line">        memtoreg=<span class="number">0</span>;</span><br><span class="line">        memread=<span class="number">0</span>;</span><br><span class="line">        memwrite=<span class="number">0</span>;</span><br><span class="line">        ALUop=<span class="number">10</span>;</span><br><span class="line">        pcwritecond=<span class="number">0</span>;</span><br><span class="line">        pcsource=<span class="number">3'b000</span>;</span><br><span class="line">        j=<span class="number">0</span>;</span><br><span class="line">        addi=<span class="number">0</span>;</span><br><span class="line">        alusrcB=<span class="number">3'b000</span>;<span class="comment">//alusrcB的值按照上图的数据通路来定义</span></span><br><span class="line">     <span class="keyword">end</span></span><br><span class="line">     </span><br><span class="line"></span><br><span class="line">     <span class="number">6'b100011</span>:<span class="comment">//lw</span></span><br><span class="line">     <span class="keyword">begin</span></span><br><span class="line">         regdst=<span class="number">0</span>;</span><br><span class="line">         memtoreg=<span class="number">1</span>;</span><br><span class="line">         regwrite=<span class="number">1</span>;</span><br><span class="line">         memread=<span class="number">1</span>;</span><br><span class="line">         memwrite=<span class="number">0</span>;</span><br><span class="line">         ALUop=<span class="number">00</span>;</span><br><span class="line">         pcwritecond=<span class="number">0</span>;</span><br><span class="line">         pcsource=<span class="number">3'b000</span>;</span><br><span class="line">         j=<span class="number">0</span>;</span><br><span class="line">         addi=<span class="number">0</span>;</span><br><span class="line">         alusrcB=<span class="number">3'b010</span>;</span><br><span class="line">      <span class="keyword">end</span></span><br><span class="line">      </span><br><span class="line">      <span class="number">6'b101011</span>:<span class="comment">//sw</span></span><br><span class="line">      <span class="keyword">begin</span></span><br><span class="line">          regdst=<span class="number">0</span>;</span><br><span class="line">          memtoreg=<span class="number">0</span>;</span><br><span class="line">          regwrite=<span class="number">0</span>;</span><br><span class="line">          memread=<span class="number">0</span>;</span><br><span class="line">          memwrite=<span class="number">1</span>;</span><br><span class="line">          ALUop=<span class="number">00</span>;</span><br><span class="line">          pcwritecond=<span class="number">0</span>;</span><br><span class="line">          pcsource=<span class="number">3'b000</span>;</span><br><span class="line">          j=<span class="number">0</span>;</span><br><span class="line">          addi=<span class="number">0</span>;</span><br><span class="line">          alusrcB=<span class="number">3'b010</span>;</span><br><span class="line">       <span class="keyword">end</span></span><br><span class="line">       </span><br><span class="line">       <span class="number">6'b000100</span>,<span class="number">6'b000101</span>:<span class="comment">//beq,bne</span></span><br><span class="line">       <span class="keyword">begin</span></span><br><span class="line">           regdst=<span class="number">0</span>;</span><br><span class="line">           memtoreg=<span class="number">0</span>;</span><br><span class="line">           regwrite=<span class="number">0</span>;</span><br><span class="line">           memread=<span class="number">0</span>;</span><br><span class="line">           memwrite=<span class="number">0</span>;</span><br><span class="line">           ALUop=<span class="number">01</span>;</span><br><span class="line">           pcwritecond=<span class="number">1</span>;</span><br><span class="line">           pcsource=<span class="number">3'b001</span>;</span><br><span class="line">           j=<span class="number">0</span>;</span><br><span class="line">           addi=<span class="number">0</span>;</span><br><span class="line">           alusrcB=<span class="number">3'b000</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">       </span><br><span class="line">       <span class="number">6'b000010</span>:<span class="comment">//j</span></span><br><span class="line">       <span class="keyword">begin</span></span><br><span class="line">           regdst=<span class="number">0</span>;</span><br><span class="line">           memtoreg=<span class="number">0</span>;</span><br><span class="line">           regwrite=<span class="number">0</span>;</span><br><span class="line">           memread=<span class="number">0</span>;</span><br><span class="line">           memwrite=<span class="number">0</span>;</span><br><span class="line">           ALUop=<span class="number">01</span>;           </span><br><span class="line">           pcwritecond=<span class="number">0</span>;</span><br><span class="line">           pcsource=<span class="number">3'b010</span>;</span><br><span class="line">           j=<span class="number">1</span>;</span><br><span class="line">           addi=<span class="number">0</span>;</span><br><span class="line">           alusrcB=<span class="number">3'b011</span>;</span><br><span class="line">       <span class="keyword">end</span></span><br><span class="line">       </span><br><span class="line">       <span class="keyword">default</span>:<span class="comment">//I型</span></span><br><span class="line">       <span class="keyword">begin</span></span><br><span class="line">           regdst=<span class="number">0</span>;</span><br><span class="line">           memtoreg=<span class="number">0</span>;</span><br><span class="line">           regwrite=<span class="number">1</span>;</span><br><span class="line">           memread=<span class="number">0</span>;</span><br><span class="line">           memwrite=<span class="number">0</span>;</span><br><span class="line">           ALUop=<span class="number">11</span>;</span><br><span class="line">           pcwritecond=<span class="number">0</span>;</span><br><span class="line">           pcsource=<span class="number">3'b000</span>;</span><br><span class="line">           j=<span class="number">0</span>;</span><br><span class="line">           <span class="keyword">if</span>(opcode==<span class="number">6'b001000</span>)</span><br><span class="line">           addi=<span class="number">1</span>;</span><br><span class="line">           <span class="keyword">else</span></span><br><span class="line">           addi=<span class="number">0</span>;</span><br><span class="line">           alusrcB=<span class="number">3'b010</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">endcase</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>

<h3 id="3-ALU运算器"><a href="#3-ALU运算器" class="headerlink" title="3.ALU运算器"></a>3.ALU运算器</h3><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br><span class="line">58</span><br><span class="line">59</span><br><span class="line">60</span><br><span class="line">61</span><br><span class="line">62</span><br><span class="line">63</span><br><span class="line">64</span><br><span class="line">65</span><br><span class="line">66</span><br><span class="line">67</span><br><span class="line">68</span><br><span class="line">69</span><br><span class="line">70</span><br><span class="line">71</span><br><span class="line">72</span><br><span class="line">73</span><br><span class="line">74</span><br><span class="line">75</span><br><span class="line">76</span><br><span class="line">77</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> CTR(</span><br><span class="line"><span class="keyword">input</span> [<span class="number">1</span>:<span class="number">0</span>] ALUop,</span><br><span class="line"><span class="keyword">input</span> [<span class="number">5</span>:<span class="number">0</span>] funct,</span><br><span class="line"><span class="keyword">input</span> [<span class="number">5</span>:<span class="number">0</span>] opcode,</span><br><span class="line"><span class="keyword">output</span> <span class="keyword">reg</span> [<span class="number">3</span>:<span class="number">0</span>] ALUctr);</span><br><span class="line"><span class="keyword">always</span> @(ALUop <span class="keyword">or</span> funct)</span><br><span class="line"><span class="keyword">casex</span>( &#123; ALUop,funct &#125; )</span><br><span class="line">     <span class="number">8'b10100000</span>:ALUctr=<span class="number">4'b0000</span>;<span class="comment">//add</span></span><br><span class="line">     <span class="number">8'b10100010</span>:ALUctr=<span class="number">4'b0001</span>;<span class="comment">//sub</span></span><br><span class="line">     <span class="number">8'b10100100</span>:ALUctr=<span class="number">4'b0010</span>;<span class="comment">//and</span></span><br><span class="line">     <span class="number">8'b10100101</span>:ALUctr=<span class="number">4'b0011</span>;<span class="comment">//or</span></span><br><span class="line">     <span class="number">8'b10100110</span>:ALUctr=<span class="number">4'b0100</span>;<span class="comment">//xor</span></span><br><span class="line">     <span class="number">8'b10100111</span>:ALUctr=<span class="number">4'b0101</span>;<span class="comment">//nor</span></span><br><span class="line">     <span class="number">8'b10101010</span>:ALUctr=<span class="number">4'b0110</span>;<span class="comment">//slt,slti</span></span><br><span class="line">     <span class="number">8'b01xxxxxx</span>:ALUctr=<span class="number">4'b0001</span>;<span class="comment">//beq,bne(相减)</span></span><br><span class="line">     <span class="number">8'b00xxxxxx</span>:ALUctr=<span class="number">4'b0000</span>;<span class="comment">//lw,sw(相加)</span></span><br><span class="line">     <span class="number">8'b11xxxxxx</span>:<span class="comment">//I型指令</span></span><br><span class="line">     <span class="keyword">begin</span></span><br><span class="line">     <span class="keyword">casex</span>( &#123; ALUop,opcode &#125; )</span><br><span class="line">     <span class="number">8'b11001000</span>:ALUctr=<span class="number">4'b0000</span>;<span class="comment">//addi</span></span><br><span class="line">     <span class="number">8'b11001100</span>:ALUctr=<span class="number">4'b0010</span>;<span class="comment">//andi</span></span><br><span class="line">     <span class="number">8'b11001101</span>:ALUctr=<span class="number">4'b0011</span>;<span class="comment">//ori  </span></span><br><span class="line">     <span class="number">8'b11001110</span>:ALUctr=<span class="number">4'b0100</span>;<span class="comment">//xori</span></span><br><span class="line">     <span class="number">8'b11001010</span>:ALUctr=<span class="number">4'b0110</span>;<span class="comment">//slti  </span></span><br><span class="line">     <span class="keyword">endcase</span></span><br><span class="line">     <span class="keyword">end</span></span><br><span class="line"><span class="keyword">endcase</span></span><br><span class="line"><span class="keyword">endmodule</span> </span><br><span class="line"></span><br><span class="line"><span class="keyword">module</span> alu(</span><br><span class="line"><span class="keyword">input</span> [<span class="number">31</span>:<span class="number">0</span>] input1,</span><br><span class="line"><span class="keyword">input</span> [<span class="number">31</span>:<span class="number">0</span>] input2,</span><br><span class="line"><span class="keyword">input</span> [<span class="number">1</span>:<span class="number">0</span>] ALUop,</span><br><span class="line"><span class="keyword">input</span> [<span class="number">5</span>:<span class="number">0</span>] funct,</span><br><span class="line"><span class="keyword">input</span> [<span class="number">5</span>:<span class="number">0</span>] opcode,</span><br><span class="line"><span class="keyword">input</span> [<span class="number">3</span>:<span class="number">0</span>] aluctr,</span><br><span class="line"><span class="keyword">input</span> clk,</span><br><span class="line"><span class="keyword">input</span> rst,</span><br><span class="line"><span class="keyword">output</span> <span class="keyword">reg</span>[<span class="number">31</span>:<span class="number">0</span>] alures,</span><br><span class="line"><span class="keyword">output</span> <span class="keyword">reg</span> zero);</span><br><span class="line">CTR control(<span class="variable">.ALUop</span>(ALUop),<span class="variable">.funct</span>(funct),<span class="variable">.opcode</span>(opcode),<span class="variable">.ALUctr</span>(aluctr));</span><br><span class="line"><span class="keyword">always</span> @(*)</span><br><span class="line"><span class="keyword">begin</span></span><br><span class="line">    <span class="keyword">if</span>(rst)</span><br><span class="line">    alures=<span class="number">32'h0000</span>;</span><br><span class="line">    <span class="keyword">else</span></span><br><span class="line">    <span class="keyword">begin</span></span><br><span class="line">    <span class="keyword">case</span>(aluctr)</span><br><span class="line">       <span class="number">4'b0000</span>:<span class="comment">//add</span></span><br><span class="line">           alures=input1+input2;</span><br><span class="line">       <span class="number">4'b0001</span>:<span class="comment">//sub</span></span><br><span class="line">       <span class="keyword">begin</span></span><br><span class="line">           alures=input1-input2;</span><br><span class="line">           <span class="keyword">if</span>(alures==<span class="number">0</span>)</span><br><span class="line">               zero=<span class="number">1</span>;</span><br><span class="line">            <span class="keyword">else</span></span><br><span class="line">                zero=<span class="number">0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="number">4'b0010</span>:<span class="comment">//and</span></span><br><span class="line">             alures=input1 &amp; input2;</span><br><span class="line">        <span class="number">4'b0011</span>:<span class="comment">//or</span></span><br><span class="line">             alures=input1 | input2;</span><br><span class="line">        <span class="number">4'b0100</span>:<span class="comment">//xor</span></span><br><span class="line">             alures=input1 ^ input2;</span><br><span class="line">        <span class="number">4'b0101</span>:<span class="comment">//nor</span></span><br><span class="line">             alures=~(input1 | input2);    </span><br><span class="line">        <span class="number">4'b0110</span>:<span class="comment">//slt</span></span><br><span class="line">        <span class="keyword">begin</span></span><br><span class="line">             <span class="keyword">if</span>(input1 &lt; input2)</span><br><span class="line">                 alures=<span class="number">32'd1</span>;</span><br><span class="line">             <span class="keyword">else</span></span><br><span class="line">                 alures=<span class="number">32'd0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">     <span class="keyword">endcase</span></span><br><span class="line">   <span class="keyword">end</span></span><br><span class="line"> <span class="keyword">end</span>       </span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>

<h3 id="4-7段数码管控制逻辑"><a href="#4-7段数码管控制逻辑" class="headerlink" title="4. 7段数码管控制逻辑"></a>4. 7段数码管控制逻辑</h3><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br><span class="line">58</span><br><span class="line">59</span><br><span class="line">60</span><br><span class="line">61</span><br><span class="line">62</span><br><span class="line">63</span><br><span class="line">64</span><br><span class="line">65</span><br><span class="line">66</span><br><span class="line">67</span><br><span class="line">68</span><br><span class="line">69</span><br><span class="line">70</span><br><span class="line">71</span><br><span class="line">72</span><br><span class="line">73</span><br><span class="line">74</span><br><span class="line">75</span><br><span class="line">76</span><br><span class="line">77</span><br><span class="line">78</span><br><span class="line">79</span><br><span class="line">80</span><br><span class="line">81</span><br><span class="line">82</span><br><span class="line">83</span><br><span class="line">84</span><br><span class="line">85</span><br><span class="line">86</span><br><span class="line">87</span><br><span class="line">88</span><br><span class="line">89</span><br><span class="line">90</span><br><span class="line">91</span><br><span class="line">92</span><br><span class="line">93</span><br><span class="line">94</span><br><span class="line">95</span><br><span class="line">96</span><br><span class="line">97</span><br><span class="line">98</span><br><span class="line">99</span><br><span class="line">100</span><br><span class="line">101</span><br><span class="line">102</span><br><span class="line">103</span><br><span class="line">104</span><br><span class="line">105</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> segc(</span><br><span class="line"><span class="keyword">input</span>   clk,</span><br><span class="line"><span class="keyword">input</span>   rst,</span><br><span class="line"><span class="keyword">input</span>   [<span class="number">31</span>:<span class="number">0</span>] in,</span><br><span class="line"><span class="keyword">output</span>  [<span class="number">7</span>:<span class="number">0</span>]   an,</span><br><span class="line"><span class="keyword">output</span>  [<span class="number">6</span>:<span class="number">0</span>]   seg</span><br><span class="line">    );</span><br><span class="line"><span class="keyword">wire</span>    rst_n;</span><br><span class="line"><span class="keyword">wire</span>    cout;</span><br><span class="line"><span class="keyword">reg</span>     pulse_1hz;</span><br><span class="line"><span class="keyword">reg</span>     [<span class="number">7</span>:<span class="number">0</span>]   seg_sel;</span><br><span class="line"><span class="keyword">reg</span>     [<span class="number">3</span>:<span class="number">0</span>]   seg_din;    </span><br><span class="line"><span class="keyword">reg</span>     [<span class="number">22</span>:<span class="number">0</span>]  cnt;    </span><br><span class="line"></span><br><span class="line">seg_ctrl        seg_ctrl(</span><br><span class="line"><span class="variable">.x</span>              (seg_din),</span><br><span class="line"><span class="variable">.sel</span>            (seg_sel),</span><br><span class="line"><span class="variable">.an</span>             (an),</span><br><span class="line"><span class="variable">.seg</span>            (seg)</span><br><span class="line">    );  </span><br><span class="line"> <span class="keyword">always</span>@(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">posedge</span> rst)</span><br><span class="line"> <span class="keyword">begin</span></span><br><span class="line">    <span class="keyword">if</span>(rst)</span><br><span class="line">        cnt &lt;= <span class="number">23'h0</span>;</span><br><span class="line">    <span class="keyword">else</span> <span class="keyword">if</span>(cnt&lt;<span class="number">23'd5000000</span>)</span><br><span class="line">        cnt &lt;= cnt + <span class="number">1</span>;</span><br><span class="line">    <span class="keyword">else</span></span><br><span class="line">        cnt &lt;= <span class="number">23'h0</span>;</span><br><span class="line"> <span class="keyword">end</span></span><br><span class="line"><span class="keyword">always</span>@(<span class="keyword">posedge</span> clk )</span><br><span class="line"><span class="keyword">begin</span></span><br><span class="line">     <span class="keyword">case</span>(cnt[<span class="number">15</span>:<span class="number">13</span>])</span><br><span class="line">        <span class="number">3'b000</span>:</span><br><span class="line">        <span class="keyword">begin</span></span><br><span class="line">            seg_sel &lt;= <span class="number">8'b1111_1110</span>;</span><br><span class="line">            seg_din &lt;= in[<span class="number">3</span>:<span class="number">0</span>];</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="number">3'b001</span>:</span><br><span class="line">        <span class="keyword">begin</span></span><br><span class="line">            seg_sel &lt;= <span class="number">8'b1111_1101</span>;</span><br><span class="line">            seg_din &lt;= in[<span class="number">7</span>:<span class="number">4</span>];</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="number">3'b010</span>:</span><br><span class="line">        <span class="keyword">begin</span></span><br><span class="line">            seg_sel &lt;= <span class="number">8'b1111_1011</span>;</span><br><span class="line">            seg_din &lt;= in[<span class="number">11</span>:<span class="number">8</span>];</span><br><span class="line">        <span class="keyword">end</span>        </span><br><span class="line">        <span class="number">3'b011</span>:</span><br><span class="line">        <span class="keyword">begin</span></span><br><span class="line">            seg_sel &lt;= <span class="number">8'b1111_0111</span>;</span><br><span class="line">            seg_din &lt;= in[<span class="number">15</span>:<span class="number">12</span>];</span><br><span class="line">        <span class="keyword">end</span>        </span><br><span class="line">        <span class="number">3'b100</span>:</span><br><span class="line">        <span class="keyword">begin</span></span><br><span class="line">            seg_sel &lt;= <span class="number">8'b1110_1111</span>;</span><br><span class="line">            seg_din &lt;= in[<span class="number">19</span>:<span class="number">16</span>];</span><br><span class="line">        <span class="keyword">end</span>        </span><br><span class="line">        <span class="number">3'b101</span>:</span><br><span class="line">        <span class="keyword">begin</span></span><br><span class="line">            seg_sel &lt;= <span class="number">8'b1101_1111</span>;</span><br><span class="line">            seg_din &lt;= in[<span class="number">23</span>:<span class="number">20</span>];</span><br><span class="line">        <span class="keyword">end</span>        </span><br><span class="line">        <span class="number">3'b110</span>:</span><br><span class="line">        <span class="keyword">begin</span></span><br><span class="line">            seg_sel &lt;= <span class="number">8'b1011_1111</span>;</span><br><span class="line">            seg_din &lt;= in[<span class="number">27</span>:<span class="number">24</span>];</span><br><span class="line">        <span class="keyword">end</span>        </span><br><span class="line">        <span class="number">3'b111</span>:  </span><br><span class="line">        <span class="keyword">begin</span></span><br><span class="line">            seg_sel &lt;= <span class="number">8'b0111_1111</span>;</span><br><span class="line">            seg_din &lt;= in[<span class="number">31</span>:<span class="number">28</span>];</span><br><span class="line">        <span class="keyword">end</span>        </span><br><span class="line">        <span class="keyword">endcase</span>      </span><br><span class="line"><span class="keyword">end</span>   </span><br><span class="line"><span class="keyword">endmodule</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">module</span> seg_ctrl(</span><br><span class="line"><span class="keyword">input</span> [<span class="number">3</span>:<span class="number">0</span>] x,</span><br><span class="line"><span class="keyword">input</span>[<span class="number">7</span>:<span class="number">0</span>] sel,</span><br><span class="line"><span class="keyword">output</span> [<span class="number">7</span>:<span class="number">0</span>] an,</span><br><span class="line"><span class="keyword">output</span> <span class="keyword">reg</span> [<span class="number">6</span>:<span class="number">0</span>] seg</span><br><span class="line">);</span><br><span class="line"><span class="keyword">assign</span> an=sel;</span><br><span class="line"><span class="keyword">always</span> @(x)</span><br><span class="line"><span class="keyword">begin</span></span><br><span class="line"><span class="keyword">case</span>(x)<span class="comment">//从0到F7段数码管上每个引脚电平的控制</span></span><br><span class="line">    <span class="number">4'b0000</span>:seg=<span class="number">7'b1000000</span>;</span><br><span class="line">    <span class="number">4'b0001</span>:seg=<span class="number">7'b1111001</span>;</span><br><span class="line">    <span class="number">4'b0010</span>:seg=<span class="number">7'b0100100</span>;</span><br><span class="line">    <span class="number">4'b0011</span>:seg=<span class="number">7'b0110000</span>;</span><br><span class="line">    <span class="number">4'b0100</span>:seg=<span class="number">7'b0011001</span>;</span><br><span class="line">    <span class="number">4'b0101</span>:seg=<span class="number">7'b0010010</span>;</span><br><span class="line">    <span class="number">4'b0110</span>:seg=<span class="number">7'b0000010</span>;</span><br><span class="line">    <span class="number">4'b0111</span>:seg=<span class="number">7'b1111000</span>;</span><br><span class="line">    <span class="number">4'b1000</span>:seg=<span class="number">7'b0000000</span>;</span><br><span class="line">    <span class="number">4'b1001</span>:seg=<span class="number">7'b0010000</span>;</span><br><span class="line">    <span class="number">4'b1010</span>:seg=<span class="number">7'b0100000</span>;</span><br><span class="line">    <span class="number">4'b1011</span>:seg=<span class="number">7'b0000011</span>;</span><br><span class="line">    <span class="number">4'b1100</span>:seg=<span class="number">7'b1000110</span>;</span><br><span class="line">    <span class="number">4'b1101</span>:seg=<span class="number">7'b0100001</span>;</span><br><span class="line">    <span class="number">4'b1110</span>:seg=<span class="number">7'b0000110</span>;</span><br><span class="line">    <span class="number">4'b1111</span>:seg=<span class="number">7'b0001110</span>;</span><br><span class="line"><span class="keyword">endcase</span></span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>



<h3 id="5-顶层模块"><a href="#5-顶层模块" class="headerlink" title="5.顶层模块"></a>5.顶层模块</h3><h4 id="1-例化存储器"><a href="#1-例化存储器" class="headerlink" title="1.例化存储器"></a>1.例化存储器</h4><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br></pre></td><td class="code"><pre><span class="line">dist_mem_gen_0 memory( </span><br><span class="line"><span class="variable">.a</span>(writeaddr_mem), <span class="comment">// input wire [15 : 0] a 10 </span></span><br><span class="line"><span class="variable">.d</span>(B), <span class="comment">// input wire [11 : 0] d 11 </span></span><br><span class="line"><span class="variable">.dpra</span>(readaddr_mem), <span class="comment">// input wire [15 : 0] dpra 12 </span></span><br><span class="line"><span class="variable">.clk</span>(cpuclk), <span class="comment">// input wire clk 13 </span></span><br><span class="line"><span class="variable">.we</span>(memwrite1), <span class="comment">// input wire we 14 </span></span><br><span class="line"><span class="variable">.dpo</span>(readdata),</span><br><span class="line"><span class="variable">.spo</span>(readdata1) ); <span class="comment">// output wire [11 : 0] dpo</span></span><br></pre></td></tr></table></figure>

<p>   分析：使用Dual Port RAM,其中a为写地址，d为读出的数据，dpra为读地址，we为写使能。</p>
<h4 id="2-定义状态和操作数"><a href="#2-定义状态和操作数" class="headerlink" title="2.定义状态和操作数"></a>2.定义状态和操作数</h4><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">//定义状态 </span></span><br><span class="line"><span class="keyword">assign</span> IF=<span class="number">4'd1</span>,</span><br><span class="line">ID = <span class="number">4'd2</span>,</span><br><span class="line">EX_R = <span class="number">4'd3</span>,</span><br><span class="line">EX_I1 = <span class="number">4'd4</span>,</span><br><span class="line">EX_LW = <span class="number">4'd5</span>,</span><br><span class="line">EX_I3 = <span class="number">4'd6</span>,</span><br><span class="line">EX_J = <span class="number">4'd7</span>,</span><br><span class="line">MEM_R = <span class="number">4'd8</span>,</span><br><span class="line">MEM_I1 = <span class="number">4'd9</span>,</span><br><span class="line">MEM_LW = <span class="number">4'd10</span>,</span><br><span class="line">MEM_SW = <span class="number">4'd11</span>,</span><br><span class="line">MEM_I3 = <span class="number">4'd12</span>,</span><br><span class="line">WB_LW = <span class="number">4'd13</span>,</span><br><span class="line">EX_SW = <span class="number">4'd14</span>;</span><br><span class="line"><span class="comment">//定义操作数</span></span><br><span class="line"><span class="keyword">assign</span> opcode=IR[<span class="number">31</span>:<span class="number">26</span>],</span><br><span class="line">funct = IR[<span class="number">5</span>:<span class="number">0</span>],</span><br><span class="line">rs = IR[<span class="number">25</span>:<span class="number">21</span>],</span><br><span class="line">rt = IR[<span class="number">20</span>:<span class="number">16</span>],</span><br><span class="line">rd = IR[<span class="number">15</span>:<span class="number">11</span>],</span><br><span class="line">shamt = IR[<span class="number">10</span>:<span class="number">6</span>],</span><br><span class="line">imm = IR[<span class="number">15</span>:<span class="number">0</span>],</span><br><span class="line">jump = IR[<span class="number">25</span>:<span class="number">0</span>];</span><br></pre></td></tr></table></figure>

<h4 id="3-定义选择器信号"><a href="#3-定义选择器信号" class="headerlink" title="3.定义选择器信号"></a>3.定义选择器信号</h4><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">//多路选择器</span></span><br><span class="line"><span class="keyword">assign</span> IorD_mux = IorD?ALUout[<span class="number">9</span>:<span class="number">2</span>]:PC[<span class="number">9</span>:<span class="number">2</span>];</span><br><span class="line"><span class="keyword">assign</span> writereg_mux = regdst?rd:rt;<span class="comment">//写寄存器值</span></span><br><span class="line"><span class="keyword">assign</span> writedata_mux = memtoreg?MDR:ALUout;<span class="comment">//写存储器值</span></span><br><span class="line"><span class="keyword">assign</span> ALUsrcA_mux = A;</span><br><span class="line"><span class="keyword">assign</span> data=mem?readdata:A;</span><br><span class="line"><span class="comment">//ALUsrcB</span></span><br><span class="line"><span class="keyword">always</span> @(<span class="keyword">posedge</span> cpuclk)</span><br><span class="line"><span class="keyword">begin</span></span><br><span class="line">     <span class="keyword">if</span>(ALUsrcB==<span class="number">3'b000</span>)</span><br><span class="line">        ALUsrcB_mux=B;</span><br><span class="line">     <span class="keyword">else</span> <span class="keyword">if</span>(ALUsrcB==<span class="number">3'b001</span>)</span><br><span class="line">        ALUsrcB_mux=<span class="number">32'd4</span>;</span><br><span class="line">     <span class="keyword">else</span> <span class="keyword">if</span>(ALUsrcB==<span class="number">3'b010</span>)</span><br><span class="line">        ALUsrcB_mux=sign_extend;</span><br><span class="line">     <span class="keyword">else</span> <span class="keyword">if</span>(ALUsrcB==<span class="number">3'b011</span>)</span><br><span class="line">        ALUsrcB_mux=shift_left2;</span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"><span class="comment">//PCwritecond&amp;zero</span></span><br><span class="line"><span class="keyword">always</span> @(current_state,PC_change,PCwritecond,zero,opcode)</span><br><span class="line"><span class="keyword">begin</span></span><br><span class="line">    <span class="keyword">if</span>(current_state==EX_I3)</span><br><span class="line">    <span class="keyword">begin</span></span><br><span class="line">    <span class="keyword">if</span>(opcode==<span class="number">6'b000100</span>)</span><br><span class="line">       PC_change=PCwritecond &amp; zero ;</span><br><span class="line">    <span class="keyword">else</span> <span class="keyword">if</span>(opcode==<span class="number">6'b000101</span>)</span><br><span class="line">       PC_change=PCwritecond &amp; ~zero;</span><br><span class="line">    <span class="keyword">else</span></span><br><span class="line">       PC_change=<span class="number">0</span>;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">else</span></span><br><span class="line">       PC_change=<span class="number">0</span>;</span><br></pre></td></tr></table></figure>

<p>分析：</p>
<ul>
<li>在MEM_LW阶段时，IorD为1，此时访问存储器的地址为ALU计算出的地址。</li>
<li>当为beq和bne型指令时，PCwritecond为1</li>
<li>当PC_change为1时，PC更新为当前PC+im&lt;&lt;2的值，其余指令PC_change均为0</li>
</ul>
<h4 id="4-扩展位操作"><a href="#4-扩展位操作" class="headerlink" title="4.扩展位操作"></a>4.扩展位操作</h4><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">assign</span> sign_extend=(imm[<span class="number">15</span>]&amp;(addi|PCwritecond))?&#123; <span class="number">16'hffff</span>,imm &#125;:&#123; <span class="number">16'h0000</span>,imm &#125;;</span><br></pre></td></tr></table></figure>

<p>分析：当指令为addi、beq和bne类型且最高位为1时进行算术扩展，其余进行逻辑扩展</p>
<h4 id="5-由状态机控制每个周期运作"><a href="#5-由状态机控制每个周期运作" class="headerlink" title="5.由状态机控制每个周期运作"></a>5.由状态机控制每个周期运作</h4><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br><span class="line">58</span><br><span class="line">59</span><br><span class="line">60</span><br><span class="line">61</span><br><span class="line">62</span><br><span class="line">63</span><br><span class="line">64</span><br><span class="line">65</span><br><span class="line">66</span><br><span class="line">67</span><br><span class="line">68</span><br><span class="line">69</span><br><span class="line">70</span><br><span class="line">71</span><br><span class="line">72</span><br><span class="line">73</span><br><span class="line">74</span><br><span class="line">75</span><br><span class="line">76</span><br><span class="line">77</span><br><span class="line">78</span><br><span class="line">79</span><br><span class="line">80</span><br><span class="line">81</span><br><span class="line">82</span><br><span class="line">83</span><br><span class="line">84</span><br><span class="line">85</span><br><span class="line">86</span><br><span class="line">87</span><br><span class="line">88</span><br><span class="line">89</span><br><span class="line">90</span><br><span class="line">91</span><br><span class="line">92</span><br><span class="line">93</span><br><span class="line">94</span><br><span class="line">95</span><br><span class="line">96</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">always</span> @(<span class="keyword">posedge</span> cpuclk <span class="keyword">or</span> <span class="keyword">posedge</span> rst)</span><br><span class="line"><span class="keyword">begin</span></span><br><span class="line">     <span class="keyword">if</span>(rst)</span><br><span class="line">     <span class="keyword">begin</span></span><br><span class="line">        current_state=<span class="number">4'd1</span>;      </span><br><span class="line">         PC&lt;=<span class="number">32'h0000_0000</span>;</span><br><span class="line">         IorD&lt;=<span class="number">0</span>;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">     <span class="keyword">else</span></span><br><span class="line">     <span class="keyword">begin</span></span><br><span class="line">     <span class="keyword">case</span>(current_state)</span><br><span class="line">     IF:<span class="comment">//PC+4,IR更新，当前状态切换到ID</span></span><br><span class="line">     <span class="keyword">begin</span></span><br><span class="line">        IorD&lt;=<span class="number">0</span>;</span><br><span class="line">        PC&lt;=PC+<span class="number">4</span>;</span><br><span class="line">        IR&lt;=readdata;</span><br><span class="line">        memwrite1&lt;=<span class="number">0</span>;</span><br><span class="line">        current_state&lt;=ID;</span><br><span class="line">     <span class="keyword">end</span></span><br><span class="line">     ID:<span class="comment">//如果为空指令，则继续取下一条指令</span></span><br><span class="line">     <span class="keyword">begin</span>  </span><br><span class="line">       <span class="keyword">if</span>(IR==<span class="number">32'h0000</span>)</span><br><span class="line">            current_state&lt;=IF;<span class="comment">//状态机跳转到下一状态</span></span><br><span class="line">        <span class="keyword">else</span><span class="comment">//否则根据操作码不同，切换到不同状态</span></span><br><span class="line">        <span class="keyword">begin</span></span><br><span class="line">         <span class="keyword">if</span>(opcode==<span class="number">6'd0</span>)</span><br><span class="line">             current_state&lt;=EX_R;</span><br><span class="line">         <span class="keyword">else</span> <span class="keyword">if</span>(opcode==<span class="number">6'b100011</span>)</span><br><span class="line">             current_state&lt;=EX_LW;</span><br><span class="line">         <span class="keyword">else</span> <span class="keyword">if</span>(opcode==<span class="number">6'b101011</span>)</span><br><span class="line">             current_state&lt;=EX_SW;    </span><br><span class="line">         <span class="keyword">else</span> <span class="keyword">if</span>(opcode==<span class="number">6'b000100</span> || opcode==<span class="number">6'b000101</span>)</span><br><span class="line">             current_state&lt;=EX_I3;</span><br><span class="line">         <span class="keyword">else</span> <span class="keyword">if</span>(opcode==<span class="number">6'b000010</span>)</span><br><span class="line">             current_state&lt;=EX_J;</span><br><span class="line">         <span class="keyword">else</span></span><br><span class="line">             current_state&lt;=EX_I1;</span><br><span class="line">         <span class="keyword">end</span></span><br><span class="line">       <span class="keyword">end</span></span><br><span class="line">       EX_R:</span><br><span class="line">       <span class="keyword">begin</span></span><br><span class="line">           current_state&lt;=MEM_R;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        MEM_R:</span><br><span class="line">            current_state&lt;=IF;</span><br><span class="line">        EX_I1:</span><br><span class="line">        <span class="keyword">begin</span></span><br><span class="line">            current_state&lt;=MEM_I1;</span><br><span class="line">         <span class="keyword">end</span></span><br><span class="line">         MEM_I1:</span><br><span class="line">             current_state&lt;=IF;</span><br><span class="line">         EX_LW:</span><br><span class="line">         <span class="keyword">begin</span></span><br><span class="line">              current_state&lt;=MEM_LW;</span><br><span class="line">           <span class="keyword">end</span></span><br><span class="line">           EX_SW:</span><br><span class="line">           <span class="keyword">begin</span></span><br><span class="line">               current_state&lt;=MEM_SW;</span><br><span class="line">           <span class="keyword">end</span></span><br><span class="line">           MEM_LW:</span><br><span class="line">           <span class="keyword">begin</span> </span><br><span class="line">               IorD&lt;=<span class="number">1</span>;<span class="comment">//该信号置1，从存储器中取相应值</span></span><br><span class="line">               current_state&lt;=WB_LW;</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">            WB_LW:</span><br><span class="line">            <span class="keyword">begin</span></span><br><span class="line">                IorD&lt;=<span class="number">0</span>;<span class="comment">//该信号置0</span></span><br><span class="line">                current_state&lt;=IF;</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">            MEM_SW:</span><br><span class="line">            <span class="keyword">begin</span>                </span><br><span class="line">                 memwrite1&lt;=<span class="number">1</span>;<span class="comment">//写存储器信号置1</span></span><br><span class="line">                 current_state&lt;=IF;</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">            EX_I3:<span class="comment">//I3代表beq和bne类型指令</span></span><br><span class="line">            <span class="keyword">begin</span></span><br><span class="line">                <span class="keyword">if</span>(PC_change)</span><br><span class="line">                <span class="keyword">begin</span></span><br><span class="line">                    shift_left2=(PC+(sign_extend&lt;&lt;<span class="number">2</span>));<span class="comment">//PC更新</span></span><br><span class="line">                     PC&lt;=shift_left2;      </span><br><span class="line">                     IorD&lt;=<span class="number">0</span>;</span><br><span class="line">                     current_state&lt;=MEM_I3;</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">            MEM_I3:</span><br><span class="line">            <span class="keyword">begin</span></span><br><span class="line">                 current_state&lt;=IF;</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">            EX_J:</span><br><span class="line">            <span class="keyword">begin</span></span><br><span class="line">                PC&lt;=jump_shift;<span class="comment">//PC更新</span></span><br><span class="line">                IorD&lt;=<span class="number">0</span>;</span><br><span class="line"> 			    current_state&lt;=IF;</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">          <span class="keyword">endcase</span></span><br><span class="line">       <span class="keyword">end</span></span><br><span class="line">   <span class="keyword">end</span> </span><br></pre></td></tr></table></figure>

<h4 id="6-定义DDU模块"><a href="#6-定义DDU模块" class="headerlink" title="6.定义DDU模块"></a>6.定义DDU模块</h4><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">assign</span> cpuclk=cont?clk_50:step;<span class="comment">//控制单步和连续执行</span></span><br><span class="line"><span class="keyword">assign</span> readaddr_reg =(choose &amp; ~mem)?DDU_addr[<span class="number">4</span>:<span class="number">0</span>]:rs;</span><br><span class="line"><span class="keyword">assign</span> readaddr_mem=(choose &amp; mem)?DDU_addr:IorD_mux;</span><br><span class="line"><span class="keyword">assign</span> data=mem?readdata:A;</span><br><span class="line"><span class="keyword">always</span> @(<span class="keyword">posedge</span> clk_50 <span class="keyword">or</span> <span class="keyword">posedge</span> rst)</span><br><span class="line"><span class="keyword">begin</span></span><br><span class="line">     <span class="keyword">if</span>(rst)</span><br><span class="line">     <span class="keyword">begin</span></span><br><span class="line">        inc_ctr&lt;=<span class="number">1</span>;</span><br><span class="line">        dec_ctr&lt;=<span class="number">1</span>;</span><br><span class="line">        DDU_addr&lt;=<span class="number">8'd0</span>;</span><br><span class="line">     <span class="keyword">end</span></span><br><span class="line">     <span class="keyword">else</span></span><br><span class="line">     <span class="keyword">begin</span></span><br><span class="line">         <span class="keyword">if</span>(inc &amp; inc_ctr)</span><br><span class="line">         <span class="keyword">begin</span></span><br><span class="line">            DDU_addr&lt;=DDU_addr+<span class="number">1</span>;</span><br><span class="line">            inc_ctr&lt;=<span class="number">0</span>;</span><br><span class="line">         <span class="keyword">end</span></span><br><span class="line">         <span class="keyword">if</span>(~inc &amp; ~inc_ctr)</span><br><span class="line">             inc_ctr&lt;=<span class="number">1</span>;</span><br><span class="line">         <span class="keyword">if</span>(dec &amp; dec_ctr)</span><br><span class="line">         <span class="keyword">begin</span></span><br><span class="line">              DDU_addr&lt;=DDU_addr-<span class="number">1</span>;</span><br><span class="line">              dec_ctr&lt;=<span class="number">0</span>;</span><br><span class="line">         <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">if</span>(~dec &amp; ~dec_ctr)</span><br><span class="line">              dec_ctr&lt;=<span class="number">1</span>;</span><br><span class="line">     <span class="keyword">end</span></span><br><span class="line"><span class="keyword">end</span></span><br></pre></td></tr></table></figure>

<p>分析：</p>
<ul>
<li>choose用于控制是否将读入地址作为访存或访问寄存器的地址</li>
<li>DDU_addr为读入地址</li>
<li>data为7段数码管上要显示的值，当mem为1时显示存储器中值，mem为0时显示相应寄存器堆中值</li>
<li>其中inc_ctr和dec_ctr为reg类型值，用来控制使在每个周期时钟上升沿当inc为1时，DDU_addr只递增/递减一次。</li>
</ul>
<h2 id="四、仿真源码及顶层模块完整源码"><a href="#四、仿真源码及顶层模块完整源码" class="headerlink" title="四、仿真源码及顶层模块完整源码"></a>四、仿真源码及顶层模块完整源码</h2><ul>
<li><p>顶层模块完整源码</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br><span class="line">58</span><br><span class="line">59</span><br><span class="line">60</span><br><span class="line">61</span><br><span class="line">62</span><br><span class="line">63</span><br><span class="line">64</span><br><span class="line">65</span><br><span class="line">66</span><br><span class="line">67</span><br><span class="line">68</span><br><span class="line">69</span><br><span class="line">70</span><br><span class="line">71</span><br><span class="line">72</span><br><span class="line">73</span><br><span class="line">74</span><br><span class="line">75</span><br><span class="line">76</span><br><span class="line">77</span><br><span class="line">78</span><br><span class="line">79</span><br><span class="line">80</span><br><span class="line">81</span><br><span class="line">82</span><br><span class="line">83</span><br><span class="line">84</span><br><span class="line">85</span><br><span class="line">86</span><br><span class="line">87</span><br><span class="line">88</span><br><span class="line">89</span><br><span class="line">90</span><br><span class="line">91</span><br><span class="line">92</span><br><span class="line">93</span><br><span class="line">94</span><br><span class="line">95</span><br><span class="line">96</span><br><span class="line">97</span><br><span class="line">98</span><br><span class="line">99</span><br><span class="line">100</span><br><span class="line">101</span><br><span class="line">102</span><br><span class="line">103</span><br><span class="line">104</span><br><span class="line">105</span><br><span class="line">106</span><br><span class="line">107</span><br><span class="line">108</span><br><span class="line">109</span><br><span class="line">110</span><br><span class="line">111</span><br><span class="line">112</span><br><span class="line">113</span><br><span class="line">114</span><br><span class="line">115</span><br><span class="line">116</span><br><span class="line">117</span><br><span class="line">118</span><br><span class="line">119</span><br><span class="line">120</span><br><span class="line">121</span><br><span class="line">122</span><br><span class="line">123</span><br><span class="line">124</span><br><span class="line">125</span><br><span class="line">126</span><br><span class="line">127</span><br><span class="line">128</span><br><span class="line">129</span><br><span class="line">130</span><br><span class="line">131</span><br><span class="line">132</span><br><span class="line">133</span><br><span class="line">134</span><br><span class="line">135</span><br><span class="line">136</span><br><span class="line">137</span><br><span class="line">138</span><br><span class="line">139</span><br><span class="line">140</span><br><span class="line">141</span><br><span class="line">142</span><br><span class="line">143</span><br><span class="line">144</span><br><span class="line">145</span><br><span class="line">146</span><br><span class="line">147</span><br><span class="line">148</span><br><span class="line">149</span><br><span class="line">150</span><br><span class="line">151</span><br><span class="line">152</span><br><span class="line">153</span><br><span class="line">154</span><br><span class="line">155</span><br><span class="line">156</span><br><span class="line">157</span><br><span class="line">158</span><br><span class="line">159</span><br><span class="line">160</span><br><span class="line">161</span><br><span class="line">162</span><br><span class="line">163</span><br><span class="line">164</span><br><span class="line">165</span><br><span class="line">166</span><br><span class="line">167</span><br><span class="line">168</span><br><span class="line">169</span><br><span class="line">170</span><br><span class="line">171</span><br><span class="line">172</span><br><span class="line">173</span><br><span class="line">174</span><br><span class="line">175</span><br><span class="line">176</span><br><span class="line">177</span><br><span class="line">178</span><br><span class="line">179</span><br><span class="line">180</span><br><span class="line">181</span><br><span class="line">182</span><br><span class="line">183</span><br><span class="line">184</span><br><span class="line">185</span><br><span class="line">186</span><br><span class="line">187</span><br><span class="line">188</span><br><span class="line">189</span><br><span class="line">190</span><br><span class="line">191</span><br><span class="line">192</span><br><span class="line">193</span><br><span class="line">194</span><br><span class="line">195</span><br><span class="line">196</span><br><span class="line">197</span><br><span class="line">198</span><br><span class="line">199</span><br><span class="line">200</span><br><span class="line">201</span><br><span class="line">202</span><br><span class="line">203</span><br><span class="line">204</span><br><span class="line">205</span><br><span class="line">206</span><br><span class="line">207</span><br><span class="line">208</span><br><span class="line">209</span><br><span class="line">210</span><br><span class="line">211</span><br><span class="line">212</span><br><span class="line">213</span><br><span class="line">214</span><br><span class="line">215</span><br><span class="line">216</span><br><span class="line">217</span><br><span class="line">218</span><br><span class="line">219</span><br><span class="line">220</span><br><span class="line">221</span><br><span class="line">222</span><br><span class="line">223</span><br><span class="line">224</span><br><span class="line">225</span><br><span class="line">226</span><br><span class="line">227</span><br><span class="line">228</span><br><span class="line">229</span><br><span class="line">230</span><br><span class="line">231</span><br><span class="line">232</span><br><span class="line">233</span><br><span class="line">234</span><br><span class="line">235</span><br><span class="line">236</span><br><span class="line">237</span><br><span class="line">238</span><br><span class="line">239</span><br><span class="line">240</span><br><span class="line">241</span><br><span class="line">242</span><br><span class="line">243</span><br><span class="line">244</span><br><span class="line">245</span><br><span class="line">246</span><br><span class="line">247</span><br><span class="line">248</span><br><span class="line">249</span><br><span class="line">250</span><br><span class="line">251</span><br><span class="line">252</span><br><span class="line">253</span><br><span class="line">254</span><br><span class="line">255</span><br><span class="line">256</span><br><span class="line">257</span><br><span class="line">258</span><br><span class="line">259</span><br><span class="line">260</span><br><span class="line">261</span><br><span class="line">262</span><br><span class="line">263</span><br><span class="line">264</span><br><span class="line">265</span><br><span class="line">266</span><br><span class="line">267</span><br><span class="line">268</span><br><span class="line">269</span><br><span class="line">270</span><br><span class="line">271</span><br><span class="line">272</span><br><span class="line">273</span><br><span class="line">274</span><br><span class="line">275</span><br><span class="line">276</span><br><span class="line">277</span><br><span class="line">278</span><br><span class="line">279</span><br><span class="line">280</span><br><span class="line">281</span><br><span class="line">282</span><br><span class="line">283</span><br><span class="line">284</span><br><span class="line">285</span><br><span class="line">286</span><br><span class="line">287</span><br><span class="line">288</span><br><span class="line">289</span><br><span class="line">290</span><br><span class="line">291</span><br><span class="line">292</span><br><span class="line">293</span><br><span class="line">294</span><br><span class="line">295</span><br><span class="line">296</span><br><span class="line">297</span><br><span class="line">298</span><br><span class="line">299</span><br><span class="line">300</span><br><span class="line">301</span><br><span class="line">302</span><br><span class="line">303</span><br><span class="line">304</span><br><span class="line">305</span><br><span class="line">306</span><br><span class="line">307</span><br><span class="line">308</span><br><span class="line">309</span><br><span class="line">310</span><br><span class="line">311</span><br><span class="line">312</span><br><span class="line">313</span><br><span class="line">314</span><br><span class="line">315</span><br><span class="line">316</span><br><span class="line">317</span><br><span class="line">318</span><br><span class="line">319</span><br><span class="line">320</span><br><span class="line">321</span><br><span class="line">322</span><br><span class="line">323</span><br><span class="line">324</span><br><span class="line">325</span><br><span class="line">326</span><br><span class="line">327</span><br><span class="line">328</span><br><span class="line">329</span><br><span class="line">330</span><br><span class="line">331</span><br><span class="line">332</span><br><span class="line">333</span><br><span class="line">334</span><br><span class="line">335</span><br><span class="line">336</span><br><span class="line">337</span><br><span class="line">338</span><br><span class="line">339</span><br><span class="line">340</span><br><span class="line">341</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> CPU(</span><br><span class="line"><span class="keyword">input</span> cont,</span><br><span class="line"><span class="keyword">input</span> step,</span><br><span class="line"><span class="keyword">input</span> mem,</span><br><span class="line"><span class="keyword">input</span> inc,</span><br><span class="line"><span class="keyword">input</span> dec,</span><br><span class="line"><span class="keyword">input</span> clk,</span><br><span class="line"><span class="keyword">input</span> choose,</span><br><span class="line"><span class="keyword">input</span> rst,</span><br><span class="line"><span class="keyword">output</span> [<span class="number">7</span>:<span class="number">0</span>] an,</span><br><span class="line"><span class="keyword">output</span> [<span class="number">6</span>:<span class="number">0</span>] seg,</span><br><span class="line"><span class="keyword">output</span> [<span class="number">7</span>:<span class="number">0</span>] MEMORY</span><br><span class="line">    );</span><br><span class="line">    </span><br><span class="line"><span class="keyword">wire</span> [<span class="number">31</span>:<span class="number">0</span>] data;</span><br><span class="line"><span class="keyword">reg</span> [<span class="number">7</span>:<span class="number">0</span>] DDU_addr;</span><br><span class="line"><span class="keyword">reg</span> [<span class="number">7</span>:<span class="number">0</span>] DDU;</span><br><span class="line"><span class="keyword">reg</span> run;</span><br><span class="line"><span class="keyword">reg</span> step_ctr;   </span><br><span class="line"><span class="keyword">reg</span> inc_ctr;</span><br><span class="line"><span class="keyword">reg</span> dec_ctr; </span><br><span class="line"><span class="keyword">reg</span> [<span class="number">3</span>:<span class="number">0</span>] current_state;</span><br><span class="line"><span class="keyword">reg</span> [<span class="number">3</span>:<span class="number">0</span>] next_state;</span><br><span class="line"><span class="keyword">reg</span> [<span class="number">31</span>:<span class="number">0</span>] PC,IR;</span><br><span class="line"><span class="keyword">reg</span> PCwrite;</span><br><span class="line"><span class="keyword">reg</span> IorD;</span><br><span class="line"><span class="keyword">reg</span> IRwrite;</span><br><span class="line"><span class="keyword">reg</span> ALUsrcA;</span><br><span class="line"><span class="keyword">reg</span> [<span class="number">31</span>:<span class="number">0</span>] writedata_mem;</span><br><span class="line"><span class="keyword">reg</span> PC_change;</span><br><span class="line"><span class="keyword">reg</span> [<span class="number">31</span>:<span class="number">0</span>] PCsource_mux;</span><br><span class="line"><span class="keyword">reg</span> memwrite1;</span><br><span class="line"><span class="keyword">reg</span> [<span class="number">31</span>:<span class="number">0</span>] ALUsrcB_mux;</span><br><span class="line"><span class="keyword">reg</span> [<span class="number">31</span>:<span class="number">0</span>] shift_left2;</span><br><span class="line"><span class="keyword">wire</span> [<span class="number">5</span>:<span class="number">0</span>] opcode_DDU;</span><br><span class="line"><span class="keyword">wire</span> cpuclk;</span><br><span class="line"><span class="keyword">wire</span> [<span class="number">2</span>:<span class="number">0</span>] ALUsrcB;</span><br><span class="line"><span class="keyword">wire</span> [<span class="number">31</span>:<span class="number">0</span>] ALUout_shift;</span><br><span class="line"><span class="keyword">wire</span> [<span class="number">2</span>:<span class="number">0</span>] PCsource;</span><br><span class="line"><span class="keyword">wire</span> PCwritecond;</span><br><span class="line"><span class="keyword">wire</span> addi;</span><br><span class="line"><span class="keyword">wire</span> j;</span><br><span class="line"><span class="keyword">wire</span> memread;</span><br><span class="line"><span class="keyword">wire</span> memwrite;</span><br><span class="line"><span class="keyword">wire</span> memtoreg;</span><br><span class="line"><span class="keyword">wire</span> [<span class="number">1</span>:<span class="number">0</span>] ALUop;</span><br><span class="line"><span class="keyword">wire</span> regwrite;</span><br><span class="line"><span class="keyword">wire</span> regdst;</span><br><span class="line"><span class="keyword">wire</span> [<span class="number">31</span>:<span class="number">0</span>] A,B;</span><br><span class="line"><span class="keyword">wire</span> [<span class="number">31</span>:<span class="number">0</span>] readdata;</span><br><span class="line"><span class="keyword">wire</span> [<span class="number">31</span>:<span class="number">0</span>] readdata1;</span><br><span class="line"><span class="keyword">wire</span> [<span class="number">4</span>:<span class="number">0</span>] readaddr_reg;</span><br><span class="line"><span class="keyword">wire</span> [<span class="number">31</span>:<span class="number">0</span>] MDR;</span><br><span class="line"><span class="keyword">wire</span> zero;</span><br><span class="line"><span class="keyword">wire</span> set_1;</span><br><span class="line"><span class="keyword">wire</span> [<span class="number">3</span>:<span class="number">0</span>] aluctr;</span><br><span class="line"><span class="keyword">wire</span> [<span class="number">7</span>:<span class="number">0</span>] readaddr_mem,writeaddr_mem;</span><br><span class="line"><span class="keyword">wire</span> [<span class="number">31</span>:<span class="number">0</span>] sign_extend;</span><br><span class="line"><span class="keyword">wire</span> [<span class="number">5</span>:<span class="number">0</span>] opcode,funct;</span><br><span class="line"><span class="keyword">wire</span> [<span class="number">4</span>:<span class="number">0</span>] rs,rt,rd,shamt;</span><br><span class="line"><span class="keyword">wire</span> [<span class="number">15</span>:<span class="number">0</span>] imm;</span><br><span class="line"><span class="keyword">wire</span> [<span class="number">25</span>:<span class="number">0</span>] jump;</span><br><span class="line"><span class="keyword">wire</span> [<span class="number">31</span>:<span class="number">0</span>] jump_shift;</span><br><span class="line"><span class="keyword">wire</span> [<span class="number">31</span>:<span class="number">0</span>] ALUout;</span><br><span class="line"><span class="keyword">wire</span> [<span class="number">31</span>:<span class="number">0</span>] writedata_mux,ALUsrcA_mux;</span><br><span class="line"><span class="keyword">wire</span> [<span class="number">7</span>:<span class="number">0</span>] IorD_mux;</span><br><span class="line"><span class="keyword">wire</span> [<span class="number">4</span>:<span class="number">0</span>] writereg_mux;</span><br><span class="line"><span class="keyword">wire</span> locked;</span><br><span class="line"><span class="keyword">wire</span> clk_50;</span><br><span class="line"><span class="keyword">wire</span> [<span class="number">3</span>:<span class="number">0</span>] IF,ID,EX_R,EX_I1,EX_LW,EX_SW,EX_I3,EX_J,MEM_R,MEM_I1,WB_LW,MEM_SW,MEM_I3,MEM_LW;</span><br><span class="line"></span><br><span class="line"><span class="comment">//定义状态 </span></span><br><span class="line"><span class="keyword">assign</span> IF=<span class="number">4'd1</span>,</span><br><span class="line">ID = <span class="number">4'd2</span>,</span><br><span class="line">EX_R = <span class="number">4'd3</span>,</span><br><span class="line">EX_I1 = <span class="number">4'd4</span>,</span><br><span class="line">EX_LW = <span class="number">4'd5</span>,</span><br><span class="line">EX_I3 = <span class="number">4'd6</span>,</span><br><span class="line">EX_J = <span class="number">4'd7</span>,</span><br><span class="line">MEM_R = <span class="number">4'd8</span>,</span><br><span class="line">MEM_I1 = <span class="number">4'd9</span>,</span><br><span class="line">MEM_LW = <span class="number">4'd10</span>,</span><br><span class="line">MEM_SW = <span class="number">4'd11</span>,</span><br><span class="line">MEM_I3 = <span class="number">4'd12</span>,</span><br><span class="line">WB_LW = <span class="number">4'd13</span>,</span><br><span class="line">EX_SW = <span class="number">4'd14</span>;</span><br><span class="line"><span class="comment">//定义操作数</span></span><br><span class="line"><span class="keyword">assign</span> opcode=IR[<span class="number">31</span>:<span class="number">26</span>],</span><br><span class="line">funct = IR[<span class="number">5</span>:<span class="number">0</span>],</span><br><span class="line">rs = IR[<span class="number">25</span>:<span class="number">21</span>],</span><br><span class="line">rt = IR[<span class="number">20</span>:<span class="number">16</span>],</span><br><span class="line">rd = IR[<span class="number">15</span>:<span class="number">11</span>],</span><br><span class="line">shamt = IR[<span class="number">10</span>:<span class="number">6</span>],</span><br><span class="line">imm = IR[<span class="number">15</span>:<span class="number">0</span>],</span><br><span class="line">jump = IR[<span class="number">25</span>:<span class="number">0</span>];</span><br><span class="line"></span><br><span class="line">segc  segc(</span><br><span class="line"><span class="variable">.clk</span>  (clk_50),</span><br><span class="line"><span class="variable">.rst</span>  (rst),</span><br><span class="line"><span class="variable">.in</span>   (data),</span><br><span class="line"><span class="variable">.an</span>   (an),</span><br><span class="line"><span class="variable">.seg</span>  (seg)); </span><br><span class="line">    </span><br><span class="line"><span class="comment">//例化内存</span></span><br><span class="line">dist_mem_gen_0 memory( </span><br><span class="line"><span class="variable">.a</span>(writeaddr_mem), <span class="comment">// input wire [15 : 0] a 10 </span></span><br><span class="line"><span class="variable">.d</span>(B), <span class="comment">// input wire [11 : 0] d 11 </span></span><br><span class="line"><span class="variable">.dpra</span>(readaddr_mem), <span class="comment">// input wire [15 : 0] dpra 12 </span></span><br><span class="line"><span class="variable">.clk</span>(cpuclk), <span class="comment">// input wire clk 13 </span></span><br><span class="line"><span class="variable">.we</span>(memwrite1), <span class="comment">// input wire we 14 </span></span><br><span class="line"><span class="variable">.dpo</span>(readdata),</span><br><span class="line"><span class="variable">.spo</span>(readdata1) ); <span class="comment">// output wire [11 : 0] dpo</span></span><br><span class="line"></span><br><span class="line"><span class="comment">//例化时钟</span></span><br><span class="line">clk_wiz_0 clk_wiz_0( </span><br><span class="line"><span class="variable">.clk_in1</span>(clk), </span><br><span class="line"><span class="variable">.clk_out1</span>(clk_50), </span><br><span class="line"><span class="variable">.locked</span>(locked), </span><br><span class="line"><span class="variable">.reset</span>(rst)  </span><br><span class="line">); </span><br><span class="line"></span><br><span class="line"><span class="comment">//例化寄存器堆</span></span><br><span class="line">regfile REGFILE(</span><br><span class="line"><span class="variable">.ra0</span>(readaddr_reg),</span><br><span class="line"><span class="variable">.ra1</span>(rt),</span><br><span class="line"><span class="variable">.wa</span>(writereg_mux),</span><br><span class="line"><span class="variable">.wd</span>(writedata_mux),</span><br><span class="line"><span class="variable">.we</span>(regwrite),</span><br><span class="line"><span class="variable">.rst</span>(rst),</span><br><span class="line"><span class="variable">.clk</span>(cpuclk),</span><br><span class="line"><span class="variable">.rd0</span>(A),</span><br><span class="line"><span class="variable">.rd1</span>(B));</span><br><span class="line"></span><br><span class="line"><span class="comment">//例化控制信号</span></span><br><span class="line">control_code CONTROL(</span><br><span class="line"><span class="variable">.opcode</span>(opcode),</span><br><span class="line"><span class="variable">.funct</span>(funct),</span><br><span class="line"><span class="variable">.clk</span>(cpuclk),</span><br><span class="line"><span class="variable">.regdst</span>(regdst),</span><br><span class="line"><span class="variable">.memtoreg</span>(memtoreg),</span><br><span class="line"><span class="variable">.regwrite</span>(regwrite),</span><br><span class="line"><span class="variable">.memread</span>(memread),</span><br><span class="line"><span class="variable">.memwrite</span>(memwrite),</span><br><span class="line"><span class="variable">.ALUop</span>(ALUop),</span><br><span class="line"><span class="variable">.pcwritecond</span>(PCwritecond),</span><br><span class="line"><span class="variable">.pcsource</span>(PCsource),</span><br><span class="line"><span class="variable">.j</span>(j),</span><br><span class="line"><span class="variable">.addi</span>(addi),</span><br><span class="line"><span class="variable">.alusrcB</span>(ALUsrcB));</span><br><span class="line"></span><br><span class="line"><span class="comment">//例化ALU</span></span><br><span class="line">alu ALU(</span><br><span class="line"><span class="variable">.input1</span>(ALUsrcA_mux),</span><br><span class="line"><span class="variable">.input2</span>(ALUsrcB_mux),</span><br><span class="line"><span class="variable">.ALUop</span>(ALUop),</span><br><span class="line"><span class="variable">.funct</span>(funct),</span><br><span class="line"><span class="variable">.opcode</span>(opcode),</span><br><span class="line"><span class="variable">.aluctr</span>(aluctr),</span><br><span class="line"><span class="variable">.clk</span>(cpuclk),</span><br><span class="line"><span class="variable">.rst</span>(rst),</span><br><span class="line"><span class="variable">.alures</span>(ALUout),</span><br><span class="line"><span class="variable">.zero</span>(zero));</span><br><span class="line"></span><br><span class="line"><span class="keyword">assign</span> opcode_DDU=readdata1[<span class="number">31</span>:<span class="number">26</span>];</span><br><span class="line"><span class="keyword">assign</span> MEMORY=PC[<span class="number">9</span>:<span class="number">2</span>];</span><br><span class="line"><span class="keyword">assign</span> cpuclk=cont?clk_50:step;</span><br><span class="line"><span class="keyword">assign</span> readaddr_reg =(choose &amp; ~mem)?DDU_addr[<span class="number">4</span>:<span class="number">0</span>]:rs;</span><br><span class="line"><span class="keyword">assign</span> readaddr_mem=(choose &amp; mem)?DDU_addr:IorD_mux;</span><br><span class="line"><span class="comment">//assign writeaddr_mem = (choose &amp; mem)?DDU_addr:ALUout[9:2];</span></span><br><span class="line"><span class="keyword">assign</span> writeaddr_mem = ALUout[<span class="number">9</span>:<span class="number">2</span>];</span><br><span class="line"><span class="keyword">assign</span> MDR = IorD?readdata:MDR;</span><br><span class="line"><span class="comment">//扩展位操作</span></span><br><span class="line"><span class="keyword">assign</span> sign_extend=(imm[<span class="number">15</span>]&amp;(addi|PCwritecond)) ? &#123; <span class="number">16'hffff</span>,imm &#125;:&#123; <span class="number">16'h0000</span>,imm &#125;;</span><br><span class="line"><span class="comment">//移位操作</span></span><br><span class="line"><span class="comment">//assign shift_left2=(PC+(sign_extend&lt;&lt;2));</span></span><br><span class="line"><span class="keyword">assign</span> jump_shift= &#123; PC[<span class="number">31</span>:<span class="number">28</span>],jump,<span class="number">2'b00</span> &#125;;</span><br><span class="line"></span><br><span class="line"><span class="comment">//多路选择器</span></span><br><span class="line"><span class="keyword">assign</span> IorD_mux = IorD?ALUout[<span class="number">9</span>:<span class="number">2</span>]:PC[<span class="number">9</span>:<span class="number">2</span>];</span><br><span class="line"><span class="keyword">assign</span> writereg_mux = regdst?rd:rt;</span><br><span class="line"><span class="keyword">assign</span> writedata_mux = memtoreg?MDR:ALUout;</span><br><span class="line"><span class="keyword">assign</span> ALUsrcA_mux = A;</span><br><span class="line"><span class="keyword">assign</span> data=mem?readdata:A;</span><br><span class="line"><span class="comment">//assign data=readdata1;</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">always</span> @(<span class="keyword">posedge</span> clk_50 <span class="keyword">or</span> <span class="keyword">posedge</span> rst)</span><br><span class="line"><span class="keyword">begin</span></span><br><span class="line">     <span class="keyword">if</span>(rst)</span><br><span class="line">     <span class="keyword">begin</span></span><br><span class="line">        inc_ctr&lt;=<span class="number">1</span>;</span><br><span class="line">        dec_ctr&lt;=<span class="number">1</span>;</span><br><span class="line">        DDU_addr&lt;=<span class="number">8'd0</span>;</span><br><span class="line">     <span class="keyword">end</span></span><br><span class="line">     <span class="keyword">else</span></span><br><span class="line">     <span class="keyword">begin</span></span><br><span class="line">         <span class="keyword">if</span>(inc &amp; inc_ctr)</span><br><span class="line">         <span class="keyword">begin</span></span><br><span class="line">            DDU_addr&lt;=DDU_addr+<span class="number">1</span>;</span><br><span class="line">            inc_ctr&lt;=<span class="number">0</span>;</span><br><span class="line">         <span class="keyword">end</span></span><br><span class="line">         <span class="keyword">if</span>(~inc &amp; ~inc_ctr)</span><br><span class="line">             inc_ctr&lt;=<span class="number">1</span>;</span><br><span class="line">         <span class="keyword">if</span>(dec &amp; dec_ctr)</span><br><span class="line">         <span class="keyword">begin</span></span><br><span class="line">              DDU_addr&lt;=DDU_addr-<span class="number">1</span>;</span><br><span class="line">              dec_ctr&lt;=<span class="number">0</span>;</span><br><span class="line">         <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">if</span>(~dec &amp; ~dec_ctr)</span><br><span class="line">              dec_ctr&lt;=<span class="number">1</span>;</span><br><span class="line">     <span class="keyword">end</span></span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">always</span> @(<span class="keyword">posedge</span> cpuclk)</span><br><span class="line"><span class="keyword">begin</span></span><br><span class="line">     <span class="keyword">if</span>(ALUsrcB==<span class="number">3'b000</span>)</span><br><span class="line">        ALUsrcB_mux=B;</span><br><span class="line">     <span class="keyword">else</span> <span class="keyword">if</span>(ALUsrcB==<span class="number">3'b001</span>)</span><br><span class="line">        ALUsrcB_mux=<span class="number">32'd4</span>;</span><br><span class="line">     <span class="keyword">else</span> <span class="keyword">if</span>(ALUsrcB==<span class="number">3'b010</span>)</span><br><span class="line">        ALUsrcB_mux=sign_extend;</span><br><span class="line">     <span class="keyword">else</span> <span class="keyword">if</span>(ALUsrcB==<span class="number">3'b011</span>)</span><br><span class="line">        ALUsrcB_mux=shift_left2;</span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="comment">//PCwritecond&amp;zero</span></span><br><span class="line"><span class="keyword">always</span> @(current_state,PC_change,PCwritecond,zero,opcode)</span><br><span class="line"><span class="keyword">begin</span></span><br><span class="line">    <span class="keyword">if</span>(current_state==EX_I3)</span><br><span class="line">    <span class="keyword">begin</span></span><br><span class="line">    <span class="keyword">if</span>(opcode==<span class="number">6'b000100</span>)</span><br><span class="line">       PC_change=PCwritecond &amp; zero ;</span><br><span class="line">    <span class="keyword">else</span> <span class="keyword">if</span>(opcode==<span class="number">6'b000101</span>)</span><br><span class="line">       PC_change=PCwritecond &amp; ~zero;</span><br><span class="line">    <span class="keyword">else</span></span><br><span class="line">       PC_change=<span class="number">0</span>;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">else</span></span><br><span class="line">       PC_change=<span class="number">0</span>;</span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">always</span> @(<span class="keyword">posedge</span> cpuclk <span class="keyword">or</span> <span class="keyword">posedge</span> rst)</span><br><span class="line"><span class="keyword">begin</span></span><br><span class="line">     <span class="keyword">if</span>(rst)</span><br><span class="line">     <span class="keyword">begin</span></span><br><span class="line">        current_state=<span class="number">4'd1</span>;      </span><br><span class="line">         PC&lt;=<span class="number">32'h0000_0000</span>;</span><br><span class="line">         IorD&lt;=<span class="number">0</span>;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">     <span class="keyword">else</span></span><br><span class="line">     <span class="keyword">begin</span></span><br><span class="line">     <span class="keyword">case</span>(current_state)</span><br><span class="line">     IF:</span><br><span class="line">     <span class="keyword">begin</span></span><br><span class="line">        IorD&lt;=<span class="number">0</span>;</span><br><span class="line">        PC&lt;=PC+<span class="number">4</span>;</span><br><span class="line">        IR&lt;=readdata;</span><br><span class="line">        memwrite1&lt;=<span class="number">0</span>;</span><br><span class="line">        current_state&lt;=ID;</span><br><span class="line">     <span class="keyword">end</span></span><br><span class="line">     ID:</span><br><span class="line">     <span class="keyword">begin</span>  </span><br><span class="line">       <span class="keyword">if</span>(IR==<span class="number">32'h0000</span>)</span><br><span class="line">            current_state&lt;=IF;</span><br><span class="line">        <span class="keyword">else</span></span><br><span class="line">        <span class="keyword">begin</span></span><br><span class="line">         <span class="keyword">if</span>(opcode==<span class="number">6'd0</span>)</span><br><span class="line">             current_state&lt;=EX_R;</span><br><span class="line">         <span class="keyword">else</span> <span class="keyword">if</span>(opcode==<span class="number">6'b100011</span>)</span><br><span class="line">             current_state&lt;=EX_LW;</span><br><span class="line">         <span class="keyword">else</span> <span class="keyword">if</span>(opcode==<span class="number">6'b101011</span>)</span><br><span class="line">             current_state&lt;=EX_SW;    </span><br><span class="line">         <span class="keyword">else</span> <span class="keyword">if</span>(opcode==<span class="number">6'b000100</span> || opcode==<span class="number">6'b000101</span>)</span><br><span class="line">             current_state&lt;=EX_I3;</span><br><span class="line">         <span class="keyword">else</span> <span class="keyword">if</span>(opcode==<span class="number">6'b000010</span>)</span><br><span class="line">             current_state&lt;=EX_J;</span><br><span class="line">         <span class="keyword">else</span></span><br><span class="line">             current_state&lt;=EX_I1;</span><br><span class="line">         <span class="keyword">end</span></span><br><span class="line">       <span class="keyword">end</span></span><br><span class="line">       EX_R:</span><br><span class="line">       <span class="keyword">begin</span></span><br><span class="line">           current_state&lt;=MEM_R;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        MEM_R:</span><br><span class="line">            current_state&lt;=IF;</span><br><span class="line">        EX_I1:</span><br><span class="line">        <span class="keyword">begin</span></span><br><span class="line">            current_state&lt;=MEM_I1;</span><br><span class="line">         <span class="keyword">end</span></span><br><span class="line">         MEM_I1:</span><br><span class="line">             current_state&lt;=IF;</span><br><span class="line">         EX_LW:</span><br><span class="line">         <span class="keyword">begin</span></span><br><span class="line">              current_state&lt;=MEM_LW;</span><br><span class="line">           <span class="keyword">end</span></span><br><span class="line">           EX_SW:</span><br><span class="line">           <span class="keyword">begin</span></span><br><span class="line">               current_state&lt;=MEM_SW;</span><br><span class="line">           <span class="keyword">end</span></span><br><span class="line">           MEM_LW:</span><br><span class="line">           <span class="keyword">begin</span> </span><br><span class="line">               IorD&lt;=<span class="number">1</span>;</span><br><span class="line">               current_state&lt;=WB_LW;</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">            WB_LW:</span><br><span class="line">            <span class="keyword">begin</span></span><br><span class="line">                IorD&lt;=<span class="number">0</span>;</span><br><span class="line">                current_state&lt;=IF;</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">            MEM_SW:</span><br><span class="line">            <span class="keyword">begin</span>                </span><br><span class="line">                 memwrite1&lt;=<span class="number">1</span>;</span><br><span class="line">                 current_state&lt;=IF;</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">            EX_I3:</span><br><span class="line">            <span class="keyword">begin</span></span><br><span class="line">                <span class="keyword">if</span>(PC_change)</span><br><span class="line">                <span class="keyword">begin</span></span><br><span class="line">                     shift_left2=(PC+(sign_extend&lt;&lt;<span class="number">2</span>));</span><br><span class="line">                     PC&lt;=shift_left2;</span><br><span class="line">                <span class="keyword">end</span></span><br><span class="line">                IorD&lt;=<span class="number">0</span>;</span><br><span class="line">                current_state&lt;=MEM_I3;</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">            MEM_I3:</span><br><span class="line">            <span class="keyword">begin</span></span><br><span class="line">                 current_state&lt;=IF;</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">            EX_J:</span><br><span class="line">            <span class="keyword">begin</span></span><br><span class="line">                PC&lt;=jump_shift;</span><br><span class="line">                IorD&lt;=<span class="number">0</span>;</span><br><span class="line"></span><br><span class="line">    current_state&lt;=IF;</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">          <span class="keyword">endcase</span></span><br><span class="line">       <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">   <span class="keyword">end</span> </span><br><span class="line"><span class="keyword">endmodule</span></span><br><span class="line"> </span><br></pre></td></tr></table></figure>

<ul>
<li><p>仿真源码</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> CPU_t(</span><br><span class="line"></span><br><span class="line">    );</span><br><span class="line"></span><br><span class="line"><span class="keyword">reg</span> cont, step, mem, inc, dec, clk, choose, rst;</span><br><span class="line"><span class="keyword">wire</span> [<span class="number">7</span>:<span class="number">0</span>] an;</span><br><span class="line"><span class="keyword">wire</span> [<span class="number">6</span>:<span class="number">0</span>] seg;</span><br><span class="line"><span class="keyword">wire</span> [<span class="number">7</span>:<span class="number">0</span>] MEMORY;</span><br><span class="line"><span class="keyword">integer</span> i,j;</span><br><span class="line">CPU cpu(<span class="variable">.cont</span>(cont), <span class="variable">.step</span>(step), <span class="variable">.mem</span>(mem),<span class="variable">.inc</span>(inc),<span class="variable">.dec</span>(dec),<span class="variable">.clk_50</span>(clk),<span class="variable">.choose</span>(choose),<span class="variable">.rst</span>(rst),<span class="variable">.an</span>(an),<span class="variable">.seg</span>(seg),<span class="variable">.MEMORY</span>(MEMORY));</span><br><span class="line"><span class="keyword">initial</span></span><br><span class="line"><span class="keyword">begin</span></span><br><span class="line">clk=<span class="number">1</span>;</span><br><span class="line">step=<span class="number">1</span>;</span><br><span class="line"><span class="keyword">while</span>(<span class="number">1</span>)</span><br><span class="line"><span class="keyword">begin</span></span><br><span class="line">#<span class="number">5</span> clk=~clk;</span><br><span class="line">step=~step;</span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">initial</span></span><br><span class="line"><span class="keyword">begin</span></span><br><span class="line">rst=<span class="number">1</span>;</span><br><span class="line">#<span class="number">20</span> rst=<span class="number">0</span>;</span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">initial</span></span><br><span class="line"><span class="keyword">begin</span></span><br><span class="line">cont=<span class="number">0</span>;</span><br><span class="line">mem=<span class="number">0</span>;</span><br><span class="line">choose=<span class="number">0</span>;</span><br><span class="line">#<span class="number">1000</span> cont=<span class="number">1</span>;</span><br><span class="line">#<span class="number">1000</span> mem=<span class="number">1</span>;</span><br><span class="line">choose=<span class="number">1</span>;</span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">initial</span></span><br><span class="line"><span class="keyword">begin</span></span><br><span class="line">inc=<span class="number">0</span>;</span><br><span class="line">dec=<span class="number">0</span>;</span><br><span class="line">#<span class="number">3000</span></span><br><span class="line"><span class="keyword">for</span>(i=<span class="number">0</span>;<span class="number">1</span>;i=i+<span class="number">1</span>)</span><br><span class="line"><span class="keyword">begin</span></span><br><span class="line">#<span class="number">10</span> inc=~inc;</span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br><span class="line"> </span><br></pre></td></tr></table></figure></li>
</ul>
</li>
</ul>

    </div>

    
    
    

      <footer class="post-footer">
          <div class="post-tags">
              <a href="/tags/multicycle-cpu/" rel="tag"># multicycle_cpu</a>
              <a href="/tags/Lessons/" rel="tag"># Lessons</a>
              <a href="/tags/verilog/" rel="tag"># verilog</a>
          </div>

        


        
    <div class="post-nav">
      <div class="post-nav-item">
    <a href="/2020/05/05/malloclab/" rel="prev" title="malloclab">
      <i class="fa fa-chevron-left"></i> malloclab
    </a></div>
      <div class="post-nav-item">
    <a href="/2020/05/05/%E7%A6%BB%E6%95%A3%E4%BA%8B%E4%BB%B6%E6%A8%A1%E6%8B%9F/" rel="next" title="离散事件模拟">
      离散事件模拟 <i class="fa fa-chevron-right"></i>
    </a></div>
    </div>
      </footer>
    
  </article>
  
  
  



          </div>
          

<script>
  window.addEventListener('tabs:register', () => {
    let { activeClass } = CONFIG.comments;
    if (CONFIG.comments.storage) {
      activeClass = localStorage.getItem('comments_active') || activeClass;
    }
    if (activeClass) {
      let activeTab = document.querySelector(`a[href="#comment-${activeClass}"]`);
      if (activeTab) {
        activeTab.click();
      }
    }
  });
  if (CONFIG.comments.storage) {
    window.addEventListener('tabs:click', event => {
      if (!event.target.matches('.tabs-comment .tab-content .tab-pane')) return;
      let commentClass = event.target.classList[1];
      localStorage.setItem('comments_active', commentClass);
    });
  }
</script>

        </div>
          
  
  <div class="toggle sidebar-toggle">
    <span class="toggle-line toggle-line-first"></span>
    <span class="toggle-line toggle-line-middle"></span>
    <span class="toggle-line toggle-line-last"></span>
  </div>

  <aside class="sidebar">
    <div class="sidebar-inner">

      <ul class="sidebar-nav motion-element">
        <li class="sidebar-nav-toc">
          文章目录
        </li>
        <li class="sidebar-nav-overview">
          站点概览
        </li>
      </ul>

      <!--noindex-->
      <div class="post-toc-wrap sidebar-panel">
          <div class="post-toc motion-element"><ol class="nav"><li class="nav-item nav-level-2"><a class="nav-link" href="#一、实验要求与内容"><span class="nav-number">1.</span> <span class="nav-text">一、实验要求与内容</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#二、实验数据通路"><span class="nav-number">2.</span> <span class="nav-text">二、实验数据通路</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#三、代码逻辑分析"><span class="nav-number">3.</span> <span class="nav-text">三、代码逻辑分析</span></a><ol class="nav-child"><li class="nav-item nav-level-3"><a class="nav-link" href="#1-定义寄存器堆"><span class="nav-number">3.1.</span> <span class="nav-text">1.定义寄存器堆</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#2-定义控制信号"><span class="nav-number">3.2.</span> <span class="nav-text">2.定义控制信号</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#3-ALU运算器"><span class="nav-number">3.3.</span> <span class="nav-text">3.ALU运算器</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#4-7段数码管控制逻辑"><span class="nav-number">3.4.</span> <span class="nav-text">4. 7段数码管控制逻辑</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#5-顶层模块"><span class="nav-number">3.5.</span> <span class="nav-text">5.顶层模块</span></a><ol class="nav-child"><li class="nav-item nav-level-4"><a class="nav-link" href="#1-例化存储器"><span class="nav-number">3.5.1.</span> <span class="nav-text">1.例化存储器</span></a></li><li class="nav-item nav-level-4"><a class="nav-link" href="#2-定义状态和操作数"><span class="nav-number">3.5.2.</span> <span class="nav-text">2.定义状态和操作数</span></a></li><li class="nav-item nav-level-4"><a class="nav-link" href="#3-定义选择器信号"><span class="nav-number">3.5.3.</span> <span class="nav-text">3.定义选择器信号</span></a></li><li class="nav-item nav-level-4"><a class="nav-link" href="#4-扩展位操作"><span class="nav-number">3.5.4.</span> <span class="nav-text">4.扩展位操作</span></a></li><li class="nav-item nav-level-4"><a class="nav-link" href="#5-由状态机控制每个周期运作"><span class="nav-number">3.5.5.</span> <span class="nav-text">5.由状态机控制每个周期运作</span></a></li><li class="nav-item nav-level-4"><a class="nav-link" href="#6-定义DDU模块"><span class="nav-number">3.5.6.</span> <span class="nav-text">6.定义DDU模块</span></a></li></ol></li></ol></li><li class="nav-item nav-level-2"><a class="nav-link" href="#四、仿真源码及顶层模块完整源码"><span class="nav-number">4.</span> <span class="nav-text">四、仿真源码及顶层模块完整源码</span></a></li></ol></div>
      </div>
      <!--/noindex-->

      <div class="site-overview-wrap sidebar-panel">
        <div class="site-author motion-element" itemprop="author" itemscope itemtype="http://schema.org/Person">
  <p class="site-author-name" itemprop="name">般若</p>
  <div class="site-description" itemprop="description">般若的blog</div>
</div>
<div class="site-state-wrap motion-element">
  <nav class="site-state">
      <div class="site-state-item site-state-posts">
          <a href="/archives/">
        
          <span class="site-state-item-count">16</span>
          <span class="site-state-item-name">日志</span>
        </a>
      </div>
      <div class="site-state-item site-state-categories">
            <a href="/categories/">
          
        <span class="site-state-item-count">11</span>
        <span class="site-state-item-name">分类</span></a>
      </div>
      <div class="site-state-item site-state-tags">
            <a href="/tags/">
          
        <span class="site-state-item-count">21</span>
        <span class="site-state-item-name">标签</span></a>
      </div>
  </nav>
</div>



      </div>

    </div>
  </aside>
  <div id="sidebar-dimmer"></div>


      </div>
    </main>

    <footer class="footer">
      <div class="footer-inner">
        

        

<div class="copyright">
  
  &copy; 2020 – 
  <span itemprop="copyrightYear">2021</span>
  <span class="with-love">
    <i class="fa fa-heart"></i>
  </span>
  <span class="author" itemprop="copyrightHolder">BoRe</span>
</div>
  <div class="powered-by">由 <a href="https://hexo.io/" class="theme-link" rel="noopener" target="_blank">Hexo</a> & <a href="https://mist.theme-next.org/" class="theme-link" rel="noopener" target="_blank">NexT.Mist</a> 强力驱动
  </div>

        








      </div>
    </footer>
  </div>

  
  <script src="/lib/anime.min.js"></script>
  <script src="//cdn.jsdelivr.net/npm/medium-zoom@1/dist/medium-zoom.min.js"></script>
  <script src="/lib/velocity/velocity.min.js"></script>
  <script src="/lib/velocity/velocity.ui.min.js"></script>

<script src="/js/utils.js"></script>

<script src="/js/motion.js"></script>


<script src="/js/schemes/muse.js"></script>


<script src="/js/next-boot.js"></script>




  















  

  

  

</body>
</html>
