{
  "name": "ostd::<arch::iommu::dma_remapping::second_stage::PageTableEntry as mm::page_table::PageTableEntryTrait>::set_prop",
  "span": "ostd/src/arch/x86/iommu/dma_remapping/second_stage.rs:147:5: 147:47",
  "mir": "fn ostd::<arch::iommu::dma_remapping::second_stage::PageTableEntry as mm::page_table::PageTableEntryTrait>::set_prop(_1: &mut arch::iommu::dma_remapping::second_stage::PageTableEntry, _2: mm::page_prop::PageProperty) -> () {\n    let mut _0: ();\n    let mut _3: arch::iommu::dma_remapping::second_stage::PageTableFlags;\n    let mut _4: bool;\n    let mut _5: &mm::page_prop::PageFlags;\n    let  _6: ();\n    let mut _7: &mut arch::iommu::dma_remapping::second_stage::PageTableFlags;\n    let mut _8: bool;\n    let mut _9: &mm::page_prop::PageFlags;\n    let  _10: ();\n    let mut _11: &mut arch::iommu::dma_remapping::second_stage::PageTableFlags;\n    let mut _12: bool;\n    let mut _13: &mm::page_prop::CachePolicy;\n    let mut _14: &mm::page_prop::CachePolicy;\n    let  _15: ();\n    let mut _16: &mut arch::iommu::dma_remapping::second_stage::PageTableFlags;\n    let mut _17: u64;\n    let mut _18: u64;\n    let mut _19: u64;\n    let mut _20: u64;\n    let mut _21: &arch::iommu::dma_remapping::second_stage::PageTableFlags;\n    debug self => _1;\n    debug prop => _2;\n    debug flags => _3;\n    bb0: {\n        StorageLive(_3);\n        _3 = arch::iommu::dma_remapping::second_stage::PageTableFlags::empty() -> [return: bb1, unwind unreachable];\n    }\n    bb1: {\n        StorageLive(_4);\n        StorageLive(_5);\n        _5 = &(_2.0: mm::page_prop::PageFlags);\n        _4 = mm::page_prop::PageFlags::contains(move _5, mm::page_prop::PageFlags::W) -> [return: bb2, unwind unreachable];\n    }\n    bb2: {\n        switchInt(move _4) -> [0: bb5, otherwise: bb3];\n    }\n    bb3: {\n        StorageDead(_5);\n        StorageLive(_7);\n        _7 = &mut _3;\n        _6 = <arch::iommu::dma_remapping::second_stage::PageTableFlags as core::ops::BitOrAssign>::bitor_assign(move _7, arch::iommu::dma_remapping::second_stage::PageTableFlags::WRITABLE) -> [return: bb4, unwind unreachable];\n    }\n    bb4: {\n        StorageDead(_7);\n        goto -> bb6;\n    }\n    bb5: {\n        StorageDead(_5);\n        goto -> bb6;\n    }\n    bb6: {\n        StorageDead(_4);\n        StorageLive(_8);\n        StorageLive(_9);\n        _9 = &(_2.0: mm::page_prop::PageFlags);\n        _8 = mm::page_prop::PageFlags::contains(move _9, mm::page_prop::PageFlags::R) -> [return: bb7, unwind unreachable];\n    }\n    bb7: {\n        switchInt(move _8) -> [0: bb10, otherwise: bb8];\n    }\n    bb8: {\n        StorageDead(_9);\n        StorageLive(_11);\n        _11 = &mut _3;\n        _10 = <arch::iommu::dma_remapping::second_stage::PageTableFlags as core::ops::BitOrAssign>::bitor_assign(move _11, arch::iommu::dma_remapping::second_stage::PageTableFlags::READABLE) -> [return: bb9, unwind unreachable];\n    }\n    bb9: {\n        StorageDead(_11);\n        goto -> bb11;\n    }\n    bb10: {\n        StorageDead(_9);\n        goto -> bb11;\n    }\n    bb11: {\n        StorageDead(_8);\n        StorageLive(_12);\n        StorageLive(_13);\n        _13 = &(_2.1: mm::page_prop::CachePolicy);\n        StorageLive(_14);\n        _14 = <arch::iommu::dma_remapping::second_stage::PageTableEntry as mm::page_table::PageTableEntryTrait>::set_prop::promoted[0];\n        _12 = <mm::page_prop::CachePolicy as core::cmp::PartialEq>::ne(move _13, move _14) -> [return: bb12, unwind unreachable];\n    }\n    bb12: {\n        switchInt(move _12) -> [0: bb15, otherwise: bb13];\n    }\n    bb13: {\n        StorageDead(_14);\n        StorageDead(_13);\n        StorageLive(_16);\n        _16 = &mut _3;\n        _15 = <arch::iommu::dma_remapping::second_stage::PageTableFlags as core::ops::BitOrAssign>::bitor_assign(move _16, arch::iommu::dma_remapping::second_stage::PageTableFlags::SNOOP) -> [return: bb14, unwind unreachable];\n    }\n    bb14: {\n        StorageDead(_16);\n        goto -> bb16;\n    }\n    bb15: {\n        StorageDead(_14);\n        StorageDead(_13);\n        goto -> bb16;\n    }\n    bb16: {\n        StorageDead(_12);\n        StorageLive(_17);\n        StorageLive(_18);\n        _18 = ((*_1).0: u64);\n        StorageLive(_19);\n        _19 = Not(arch::iommu::dma_remapping::second_stage::PageTableEntry::PROP_MASK);\n        _17 = BitAnd(move _18, move _19);\n        StorageDead(_19);\n        StorageDead(_18);\n        StorageLive(_20);\n        StorageLive(_21);\n        _21 = &_3;\n        _20 = arch::iommu::dma_remapping::second_stage::PageTableFlags::bits(move _21) -> [return: bb17, unwind unreachable];\n    }\n    bb17: {\n        StorageDead(_21);\n        ((*_1).0: u64) = BitOr(move _17, move _20);\n        StorageDead(_20);\n        StorageDead(_17);\n        StorageDead(_3);\n        return;\n    }\n}\n"
}