$date
	Sun Oct 23 03:16:59 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#965219
b11000 !
1"
#965222
b11000 &
b11000 %
1$
#965223
0"
#965226
b1100 &
b1100 %
#965230
b110 &
b110 %
#965234
b11 &
b11 %
#965238
b1010 &
b1010 %
#965242
b101 &
b101 %
#965246
b10000 &
b10000 %
#965250
b1000 &
b1000 %
#965254
b100 &
b100 %
#965258
b10 &
b10 %
#965262
b1 &
1#
b1 %
#965266
b0 &
b0 %
0#
0$
#1965599
b1011 !
1"
#1965602
b1011 &
b1011 %
1$
#1965603
0"
#1965606
b100010 &
b100010 %
#1965610
b10001 &
b10001 %
#1965614
b110100 &
b110100 %
#1965618
b11010 &
b11010 %
#1965622
b1101 &
b1101 %
#1965626
b101000 &
b101000 %
#1965630
b10100 &
b10100 %
#1965634
b1010 &
b1010 %
#1965638
b101 &
b101 %
#1965642
b10000 &
b10000 %
#1965646
b1000 &
b1000 %
#1965650
b100 &
b100 %
#1965654
b10 &
b10 %
#1965658
b1 &
b1 %
1#
#1965662
b0 &
0#
b0 %
0$
#2975400
b11 !
1"
#2975402
b11 &
b11 %
1$
#2975403
0"
#2975406
b1010 &
b1010 %
#2975410
b101 &
b101 %
#2975414
b10000 &
b10000 %
#2975418
b1000 &
b1000 %
#2975422
b100 &
b100 %
#2975426
b10 &
b10 %
#2975430
b1 &
1#
b1 %
#2975434
b0 &
b0 %
0#
0$
#4500012
