<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Projeto_um_AC-PAULOALVES.2120722_RENATOPESSEGO.2121922.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="MotherBoard.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="MotherBoard.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="MotherBoard.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="MotherBoard.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MotherBoard.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="MotherBoard.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="MotherBoard.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="MotherBoard.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="MotherBoard_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="MotherBoard_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="MotherBoard_summary.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MotherBoard_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="MotherBoard_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Processador.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Processador.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Processador.xst"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="Reg_Flags.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test_MotherBoard_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="test_MotherBoard_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="test_MotherBoard_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test_MotherBoard_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1710511956" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1710511956">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1710511956" xil_pn:in_ck="2213395925565632738" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1710511956">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ALU.vhd"/>
      <outfile xil_pn:name="Banco_Reg.vhd"/>
      <outfile xil_pn:name="MUX_R.vhd"/>
      <outfile xil_pn:name="Mem_Dados.vhd"/>
      <outfile xil_pn:name="Memoria_Instr.vhd"/>
      <outfile xil_pn:name="MotherBoard.vhd"/>
      <outfile xil_pn:name="Mux_PC.vhd"/>
      <outfile xil_pn:name="PC.vhd"/>
      <outfile xil_pn:name="Peri_Entrada.vhd"/>
      <outfile xil_pn:name="Peri_Saida.vhd"/>
      <outfile xil_pn:name="Porta_NOR.vhd"/>
      <outfile xil_pn:name="Processador.vhd"/>
      <outfile xil_pn:name="ROM_Descod.vhd"/>
      <outfile xil_pn:name="Reg_Flags.vhd"/>
      <outfile xil_pn:name="banco_reg_test.vhd"/>
      <outfile xil_pn:name="test_ALU.vhd"/>
      <outfile xil_pn:name="test_CPU.vhd"/>
      <outfile xil_pn:name="test_MUXPC.vhd"/>
      <outfile xil_pn:name="test_MUXR.vhd"/>
      <outfile xil_pn:name="test_Memoria_Dados.vhd"/>
      <outfile xil_pn:name="test_Memoria_Instr.vhd"/>
      <outfile xil_pn:name="test_MotherBoard.vhd"/>
      <outfile xil_pn:name="test_PC.vhd"/>
      <outfile xil_pn:name="test_PeriSaida.vhd"/>
      <outfile xil_pn:name="test_ROM.vhd"/>
      <outfile xil_pn:name="testar_RegFlag.vhd"/>
      <outfile xil_pn:name="teste_PeriEntrada.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1710511956" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="5343893559291141893" xil_pn:start_ts="1710511956">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1710511956" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-6724480977171934841" xil_pn:start_ts="1710511956">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1710511956" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-5602540459607026902" xil_pn:start_ts="1710511956">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1710511956" xil_pn:in_ck="2213395925565632738" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1710511956">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ALU.vhd"/>
      <outfile xil_pn:name="Banco_Reg.vhd"/>
      <outfile xil_pn:name="MUX_R.vhd"/>
      <outfile xil_pn:name="Mem_Dados.vhd"/>
      <outfile xil_pn:name="Memoria_Instr.vhd"/>
      <outfile xil_pn:name="MotherBoard.vhd"/>
      <outfile xil_pn:name="Mux_PC.vhd"/>
      <outfile xil_pn:name="PC.vhd"/>
      <outfile xil_pn:name="Peri_Entrada.vhd"/>
      <outfile xil_pn:name="Peri_Saida.vhd"/>
      <outfile xil_pn:name="Porta_NOR.vhd"/>
      <outfile xil_pn:name="Processador.vhd"/>
      <outfile xil_pn:name="ROM_Descod.vhd"/>
      <outfile xil_pn:name="Reg_Flags.vhd"/>
      <outfile xil_pn:name="banco_reg_test.vhd"/>
      <outfile xil_pn:name="test_ALU.vhd"/>
      <outfile xil_pn:name="test_CPU.vhd"/>
      <outfile xil_pn:name="test_MUXPC.vhd"/>
      <outfile xil_pn:name="test_MUXR.vhd"/>
      <outfile xil_pn:name="test_Memoria_Dados.vhd"/>
      <outfile xil_pn:name="test_Memoria_Instr.vhd"/>
      <outfile xil_pn:name="test_MotherBoard.vhd"/>
      <outfile xil_pn:name="test_PC.vhd"/>
      <outfile xil_pn:name="test_PeriSaida.vhd"/>
      <outfile xil_pn:name="test_ROM.vhd"/>
      <outfile xil_pn:name="testar_RegFlag.vhd"/>
      <outfile xil_pn:name="teste_PeriEntrada.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1710517254" xil_pn:in_ck="2213395925565632738" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="757568709262081747" xil_pn:start_ts="1710517251">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="test_MotherBoard_beh.prj"/>
      <outfile xil_pn:name="test_MotherBoard_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1710517255" xil_pn:in_ck="-7204864585702472635" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-6176819352996607168" xil_pn:start_ts="1710517254">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="test_MotherBoard_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1710499598" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1710499598">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1710499598" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-5286112806900573251" xil_pn:start_ts="1710499598">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1710499598" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-5602540459607026902" xil_pn:start_ts="1710499598">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1710499598" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1710499598">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1710499598" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-5383637278727409733" xil_pn:start_ts="1710499598">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1710499598" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-3893270297158069842" xil_pn:start_ts="1710499598">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1710499598" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="8629739392764350580" xil_pn:start_ts="1710499598">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1710511725" xil_pn:in_ck="8320994523361494726" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="-854095391872639687" xil_pn:start_ts="1710511706">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name=".lso"/>
      <outfile xil_pn:name="MotherBoard.lso"/>
      <outfile xil_pn:name="MotherBoard.ngc"/>
      <outfile xil_pn:name="MotherBoard.ngr"/>
      <outfile xil_pn:name="MotherBoard.prj"/>
      <outfile xil_pn:name="MotherBoard.stx"/>
      <outfile xil_pn:name="MotherBoard.syr"/>
      <outfile xil_pn:name="MotherBoard.xst"/>
      <outfile xil_pn:name="MotherBoard_vhdl.prj"/>
      <outfile xil_pn:name="MotherBoard_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
  </transforms>

</generated_project>
