0.6
2018.3
Dec  7 2018
00:33:28
D:/Dokumenty/Pulpit/Studia/II_stopien/8sem/SDUP/Projekt/RLC/src/RLC.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
D:/Dokumenty/Pulpit/Studia/II_stopien/8sem/SDUP/Projekt/RLC/src/RLC.srcs/sim_1/new/RLC_coder_rtl_TB.sv,1622895311,systemVerilog,,,,RLC_coder_rtl_TB,,,,,,,,
D:/Dokumenty/Pulpit/Studia/II_stopien/8sem/SDUP/Projekt/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv,1622894700,systemVerilog,,D:/Dokumenty/Pulpit/Studia/II_stopien/8sem/SDUP/Projekt/RLC/src/RLC.srcs/sim_1/new/RLC_coder_rtl_TB.sv,,RLC_coder_rtl,,,,,,,,
