{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1508763914766 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1508763914767 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 23 16:05:14 2017 " "Processing started: Mon Oct 23 16:05:14 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1508763914767 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1508763914767 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off 111044014 -c 111044014 " "Command: quartus_map --read_settings_files=on --write_settings_files=off 111044014 -c 111044014" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1508763914767 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1508763915680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project01_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file project01_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 project01_Testbench " "Found entity 1: project01_Testbench" {  } { { "project01_Testbench.v" "" { Text "D:/2017-2018/Organizasyon/Projects/331_Computer_Organization/Hw1/VerilogPart/project01_Testbench.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508763915841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508763915841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project01.v 1 1 " "Found 1 design units, including 1 entities, in source file project01.v" { { "Info" "ISGN_ENTITY_NAME" "1 project01 " "Found entity 1: project01" {  } { { "project01.v" "" { Text "D:/2017-2018/Organizasyon/Projects/331_Computer_Organization/Hw1/VerilogPart/project01.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508763915876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508763915876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4to1_5.v 1 1 " "Found 1 design units, including 1 entities, in source file mux4to1_5.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux4to1_5 " "Found entity 1: Mux4to1_5" {  } { { "Mux4to1_5.v" "" { Text "D:/2017-2018/Organizasyon/Projects/331_Computer_Organization/Hw1/VerilogPart/Mux4to1_5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508763915883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508763915883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2to1_5.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2to1_5.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux2to1_5 " "Found entity 1: Mux2to1_5" {  } { { "Mux2to1_5.v" "" { Text "D:/2017-2018/Organizasyon/Projects/331_Computer_Organization/Hw1/VerilogPart/Mux2to1_5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508763915887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508763915887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2to1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux2to1 " "Found entity 1: Mux2to1" {  } { { "Mux2to1.v" "" { Text "D:/2017-2018/Organizasyon/Projects/331_Computer_Organization/Hw1/VerilogPart/Mux2to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508763915891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508763915891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "halfadder.v 1 1 " "Found 1 design units, including 1 entities, in source file halfadder.v" { { "Info" "ISGN_ENTITY_NAME" "1 HalfAdder " "Found entity 1: HalfAdder" {  } { { "HalfAdder.v" "" { Text "D:/2017-2018/Organizasyon/Projects/331_Computer_Organization/Hw1/VerilogPart/HalfAdder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508763915900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508763915900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder.v 1 1 " "Found 1 design units, including 1 entities, in source file fulladder.v" { { "Info" "ISGN_ENTITY_NAME" "1 FullAdder " "Found entity 1: FullAdder" {  } { { "FullAdder.v" "" { Text "D:/2017-2018/Organizasyon/Projects/331_Computer_Organization/Hw1/VerilogPart/FullAdder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508763915904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508763915904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fivebitxor.v 1 1 " "Found 1 design units, including 1 entities, in source file fivebitxor.v" { { "Info" "ISGN_ENTITY_NAME" "1 FivebitXor " "Found entity 1: FivebitXor" {  } { { "FivebitXor.v" "" { Text "D:/2017-2018/Organizasyon/Projects/331_Computer_Organization/Hw1/VerilogPart/FivebitXor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508763915908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508763915908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fivebitor.v 1 1 " "Found 1 design units, including 1 entities, in source file fivebitor.v" { { "Info" "ISGN_ENTITY_NAME" "1 Fivebitor " "Found entity 1: Fivebitor" {  } { { "FivebitOr.v" "" { Text "D:/2017-2018/Organizasyon/Projects/331_Computer_Organization/Hw1/VerilogPart/FivebitOr.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508763915915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508763915915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fivebitand.v 1 1 " "Found 1 design units, including 1 entities, in source file fivebitand.v" { { "Info" "ISGN_ENTITY_NAME" "1 FivebitAnd " "Found entity 1: FivebitAnd" {  } { { "FivebitAnd.v" "" { Text "D:/2017-2018/Organizasyon/Projects/331_Computer_Organization/Hw1/VerilogPart/FivebitAnd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508763915919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508763915919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fivebitadder.v 1 1 " "Found 1 design units, including 1 entities, in source file fivebitadder.v" { { "Info" "ISGN_ENTITY_NAME" "1 FiveBitAdder " "Found entity 1: FiveBitAdder" {  } { { "FiveBitAdder.v" "" { Text "D:/2017-2018/Organizasyon/Projects/331_Computer_Organization/Hw1/VerilogPart/FiveBitAdder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508763915924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508763915924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fivebitand_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file fivebitand_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 FivebitAnd_Testbench " "Found entity 1: FivebitAnd_Testbench" {  } { { "FivebitAnd_Testbench.v" "" { Text "D:/2017-2018/Organizasyon/Projects/331_Computer_Organization/Hw1/VerilogPart/FivebitAnd_Testbench.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508763915931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508763915931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fivebitor_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file fivebitor_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 Fivebitor_Testbench " "Found entity 1: Fivebitor_Testbench" {  } { { "Fivebitor_Testbench.v" "" { Text "D:/2017-2018/Organizasyon/Projects/331_Computer_Organization/Hw1/VerilogPart/Fivebitor_Testbench.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508763915936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508763915936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fivebitxor_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file fivebitxor_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 FivebitXor_Testbench " "Found entity 1: FivebitXor_Testbench" {  } { { "FivebitXor_Testbench.v" "" { Text "D:/2017-2018/Organizasyon/Projects/331_Computer_Organization/Hw1/VerilogPart/FivebitXor_Testbench.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508763915942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508763915942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "halfadder_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file halfadder_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 HalfAdder_Testbench " "Found entity 1: HalfAdder_Testbench" {  } { { "HalfAdder_Testbench.v" "" { Text "D:/2017-2018/Organizasyon/Projects/331_Computer_Organization/Hw1/VerilogPart/HalfAdder_Testbench.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508763915947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508763915947 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "project01 " "Elaborating entity \"project01\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1508763916017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FiveBitAdder FiveBitAdder:adder " "Elaborating entity \"FiveBitAdder\" for hierarchy \"FiveBitAdder:adder\"" {  } { { "project01.v" "adder" { Text "D:/2017-2018/Organizasyon/Projects/331_Computer_Organization/Hw1/VerilogPart/project01.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1508763916023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FullAdder FiveBitAdder:adder\|FullAdder:a1 " "Elaborating entity \"FullAdder\" for hierarchy \"FiveBitAdder:adder\|FullAdder:a1\"" {  } { { "FiveBitAdder.v" "a1" { Text "D:/2017-2018/Organizasyon/Projects/331_Computer_Organization/Hw1/VerilogPart/FiveBitAdder.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1508763916027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HalfAdder FiveBitAdder:adder\|FullAdder:a1\|HalfAdder:ha1 " "Elaborating entity \"HalfAdder\" for hierarchy \"FiveBitAdder:adder\|FullAdder:a1\|HalfAdder:ha1\"" {  } { { "FullAdder.v" "ha1" { Text "D:/2017-2018/Organizasyon/Projects/331_Computer_Organization/Hw1/VerilogPart/FullAdder.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1508763916030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FivebitXor FivebitXor:xorer " "Elaborating entity \"FivebitXor\" for hierarchy \"FivebitXor:xorer\"" {  } { { "project01.v" "xorer" { Text "D:/2017-2018/Organizasyon/Projects/331_Computer_Organization/Hw1/VerilogPart/project01.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1508763916050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FivebitAnd FivebitAnd:andorer " "Elaborating entity \"FivebitAnd\" for hierarchy \"FivebitAnd:andorer\"" {  } { { "project01.v" "andorer" { Text "D:/2017-2018/Organizasyon/Projects/331_Computer_Organization/Hw1/VerilogPart/project01.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1508763916055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Fivebitor Fivebitor:orar " "Elaborating entity \"Fivebitor\" for hierarchy \"Fivebitor:orar\"" {  } { { "project01.v" "orar" { Text "D:/2017-2018/Organizasyon/Projects/331_Computer_Organization/Hw1/VerilogPart/project01.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1508763916062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux4to1_5 Mux4to1_5:mf " "Elaborating entity \"Mux4to1_5\" for hierarchy \"Mux4to1_5:mf\"" {  } { { "project01.v" "mf" { Text "D:/2017-2018/Organizasyon/Projects/331_Computer_Organization/Hw1/VerilogPart/project01.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1508763916066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2to1_5 Mux4to1_5:mf\|Mux2to1_5:m1 " "Elaborating entity \"Mux2to1_5\" for hierarchy \"Mux4to1_5:mf\|Mux2to1_5:m1\"" {  } { { "Mux4to1_5.v" "m1" { Text "D:/2017-2018/Organizasyon/Projects/331_Computer_Organization/Hw1/VerilogPart/Mux4to1_5.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1508763916069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2to1 Mux4to1_5:mf\|Mux2to1_5:m1\|Mux2to1:m00 " "Elaborating entity \"Mux2to1\" for hierarchy \"Mux4to1_5:mf\|Mux2to1_5:m1\|Mux2to1:m00\"" {  } { { "Mux2to1_5.v" "m00" { Text "D:/2017-2018/Organizasyon/Projects/331_Computer_Organization/Hw1/VerilogPart/Mux2to1_5.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1508763916071 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1508763917105 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1508763917347 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1508763917974 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1508763917974 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "29 " "Implemented 29 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1508763918072 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1508763918072 ""} { "Info" "ICUT_CUT_TM_LCELLS" "12 " "Implemented 12 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1508763918072 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1508763918072 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "508 " "Peak virtual memory: 508 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1508763918137 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 23 16:05:18 2017 " "Processing ended: Mon Oct 23 16:05:18 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1508763918137 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1508763918137 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1508763918137 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1508763918137 ""}
