$date
	Thu Dec 14 21:16:35 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module plot_mux4to1_gate_lpi $end
$var wire 1 ! net1 $end
$var wire 1 " net2 $end
$var wire 1 # net3 $end
$var wire 1 $ net4 $end
$var wire 1 % out $end
$var wire 1 & s0bar $end
$var wire 1 ' s1bar $end
$var reg 1 ( i0 $end
$var reg 1 ) i1 $end
$var reg 1 * i2 $end
$var reg 1 + i3 $end
$var reg 1 , s0 $end
$var reg 1 - s1 $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0-
0,
1+
0*
1)
0(
1'
1&
0%
0$
0#
0"
0!
$end
#10
1%
1"
0'
1-
#20
0%
0"
1'
0&
0-
1,
#30
1%
1$
0'
1-
#40
