{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1762838326805 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1762838326805 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Ethernet EP4CE10F17C8 " "Selected device EP4CE10F17C8 for design \"Ethernet\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1762838326828 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1762838326869 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1762838326869 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll_test:pll2\|altpll:altpll_component\|pll_test_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"pll_test:pll2\|altpll:altpll_component\|pll_test_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll_test:pll2\|altpll:altpll_component\|pll_test_altpll:auto_generated\|wire_pll1_clk\[0\] 5 2 0 0 " "Implementing clock multiplication of 5, clock division of 2, and phase shift of 0 degrees (0 ps) for pll_test:pll2\|altpll:altpll_component\|pll_test_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_test_altpll.v" "" { Text "C:/Users/Administrator/Desktop/gjgplatform/EP4CE10_V1.1_Ethernet_1G (1)/EP4CE10_V1.1_Ethernet_1G/Project/db/pll_test_altpll.v" 50 -1 0 } } { "" "" { Generic "C:/Users/Administrator/Desktop/gjgplatform/EP4CE10_V1.1_Ethernet_1G (1)/EP4CE10_V1.1_Ethernet_1G/Project/" { { 0 { 0 ""} 0 784 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1762838326908 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll_test:pll2\|altpll:altpll_component\|pll_test_altpll:auto_generated\|wire_pll1_clk\[1\] 5 2 180 4000 " "Implementing clock multiplication of 5, clock division of 2, and phase shift of 180 degrees (4000 ps) for pll_test:pll2\|altpll:altpll_component\|pll_test_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/pll_test_altpll.v" "" { Text "C:/Users/Administrator/Desktop/gjgplatform/EP4CE10_V1.1_Ethernet_1G (1)/EP4CE10_V1.1_Ethernet_1G/Project/db/pll_test_altpll.v" 50 -1 0 } } { "" "" { Generic "C:/Users/Administrator/Desktop/gjgplatform/EP4CE10_V1.1_Ethernet_1G (1)/EP4CE10_V1.1_Ethernet_1G/Project/" { { 0 { 0 ""} 0 785 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1762838326908 ""}  } { { "db/pll_test_altpll.v" "" { Text "C:/Users/Administrator/Desktop/gjgplatform/EP4CE10_V1.1_Ethernet_1G (1)/EP4CE10_V1.1_Ethernet_1G/Project/db/pll_test_altpll.v" 50 -1 0 } } { "" "" { Generic "C:/Users/Administrator/Desktop/gjgplatform/EP4CE10_V1.1_Ethernet_1G (1)/EP4CE10_V1.1_Ethernet_1G/Project/" { { 0 { 0 ""} 0 784 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1762838326908 ""}
{ "Warning" "WCUT_CUT_YGR_PLL_SET_COMPENSATE_CLK" "pll_zsj:pll1\|altpll:altpll_component\|pll_zsj_altpll:auto_generated\|pll1 clock2 " "Compensate clock of PLL \"pll_zsj:pll1\|altpll:altpll_component\|pll_zsj_altpll:auto_generated\|pll1\" has been set to clock2" {  } { { "db/pll_zsj_altpll.v" "" { Text "C:/Users/Administrator/Desktop/gjgplatform/EP4CE10_V1.1_Ethernet_1G (1)/EP4CE10_V1.1_Ethernet_1G/Project/db/pll_zsj_altpll.v" 50 -1 0 } } { "" "" { Generic "C:/Users/Administrator/Desktop/gjgplatform/EP4CE10_V1.1_Ethernet_1G (1)/EP4CE10_V1.1_Ethernet_1G/Project/" { { 0 { 0 ""} 0 805 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15564 "Compensate clock of PLL \"%1!s!\" has been set to %2!s!" 0 0 "Fitter" 0 -1 1762838326909 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll_zsj:pll1\|altpll:altpll_component\|pll_zsj_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"pll_zsj:pll1\|altpll:altpll_component\|pll_zsj_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll_zsj:pll1\|altpll:altpll_component\|pll_zsj_altpll:auto_generated\|wire_pll1_clk\[2\] 1 1 0 0 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for pll_zsj:pll1\|altpll:altpll_component\|pll_zsj_altpll:auto_generated\|wire_pll1_clk\[2\] port" {  } { { "db/pll_zsj_altpll.v" "" { Text "C:/Users/Administrator/Desktop/gjgplatform/EP4CE10_V1.1_Ethernet_1G (1)/EP4CE10_V1.1_Ethernet_1G/Project/db/pll_zsj_altpll.v" 50 -1 0 } } { "" "" { Generic "C:/Users/Administrator/Desktop/gjgplatform/EP4CE10_V1.1_Ethernet_1G (1)/EP4CE10_V1.1_Ethernet_1G/Project/" { { 0 { 0 ""} 0 807 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1762838326909 ""}  } { { "db/pll_zsj_altpll.v" "" { Text "C:/Users/Administrator/Desktop/gjgplatform/EP4CE10_V1.1_Ethernet_1G (1)/EP4CE10_V1.1_Ethernet_1G/Project/db/pll_zsj_altpll.v" 50 -1 0 } } { "" "" { Generic "C:/Users/Administrator/Desktop/gjgplatform/EP4CE10_V1.1_Ethernet_1G (1)/EP4CE10_V1.1_Ethernet_1G/Project/" { { 0 { 0 ""} 0 805 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1762838326909 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1762838326986 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C8 " "Device EP4CE6F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1762838327118 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C8 " "Device EP4CE15F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1762838327118 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22F17C8 " "Device EP4CE22F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1762838327118 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1762838327118 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "d:/intelffpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelffpga/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/gjgplatform/EP4CE10_V1.1_Ethernet_1G (1)/EP4CE10_V1.1_Ethernet_1G/Project/" { { 0 { 0 ""} 0 5436 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1762838327137 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "d:/intelffpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelffpga/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/gjgplatform/EP4CE10_V1.1_Ethernet_1G (1)/EP4CE10_V1.1_Ethernet_1G/Project/" { { 0 { 0 ""} 0 5438 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1762838327137 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "d:/intelffpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelffpga/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/gjgplatform/EP4CE10_V1.1_Ethernet_1G (1)/EP4CE10_V1.1_Ethernet_1G/Project/" { { 0 { 0 ""} 0 5440 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1762838327137 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "d:/intelffpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelffpga/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/gjgplatform/EP4CE10_V1.1_Ethernet_1G (1)/EP4CE10_V1.1_Ethernet_1G/Project/" { { 0 { 0 ""} 0 5442 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1762838327137 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "d:/intelffpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelffpga/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/gjgplatform/EP4CE10_V1.1_Ethernet_1G (1)/EP4CE10_V1.1_Ethernet_1G/Project/" { { 0 { 0 ""} 0 5444 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1762838327137 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1762838327137 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1762838327143 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1762838327168 ""}
{ "Warning" "WFSAC_FSAC_PLL_MERGING_PARAMETERS_MISMATCH_WARNING" "pll_zsj:pll1\|altpll:altpll_component\|pll_zsj_altpll:auto_generated\|pll1 pll_test:pll2\|altpll:altpll_component\|pll_test_altpll:auto_generated\|pll1 " "The parameters of the PLL pll_zsj:pll1\|altpll:altpll_component\|pll_zsj_altpll:auto_generated\|pll1 and the PLL pll_test:pll2\|altpll:altpll_component\|pll_test_altpll:auto_generated\|pll1 do not have the same values - hence these PLLs cannot be merged" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "M pll_test:pll2\|altpll:altpll_component\|pll_test_altpll:auto_generated\|pll1 pll_zsj:pll1\|altpll:altpll_component\|pll_zsj_altpll:auto_generated\|pll1 " "The values of the parameter \"M\" do not match for the PLL atoms pll_test:pll2\|altpll:altpll_component\|pll_test_altpll:auto_generated\|pll1 and PLL pll_zsj:pll1\|altpll:altpll_component\|pll_zsj_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "M pll_test:pll2\|altpll:altpll_component\|pll_test_altpll:auto_generated\|pll1 10 " "The value of the parameter \"M\" for the PLL atom pll_test:pll2\|altpll:altpll_component\|pll_test_altpll:auto_generated\|pll1 is 10" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1762838327437 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "M pll_zsj:pll1\|altpll:altpll_component\|pll_zsj_altpll:auto_generated\|pll1 12 " "The value of the parameter \"M\" for the PLL atom pll_zsj:pll1\|altpll:altpll_component\|pll_zsj_altpll:auto_generated\|pll1 is 12" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1762838327437 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1762838327437 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "Min Lock Period pll_test:pll2\|altpll:altpll_component\|pll_test_altpll:auto_generated\|pll1 pll_zsj:pll1\|altpll:altpll_component\|pll_zsj_altpll:auto_generated\|pll1 " "The values of the parameter \"Min Lock Period\" do not match for the PLL atoms pll_test:pll2\|altpll:altpll_component\|pll_test_altpll:auto_generated\|pll1 and PLL pll_zsj:pll1\|altpll:altpll_component\|pll_zsj_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Min Lock Period pll_test:pll2\|altpll:altpll_component\|pll_test_altpll:auto_generated\|pll1 15380 " "The value of the parameter \"Min Lock Period\" for the PLL atom pll_test:pll2\|altpll:altpll_component\|pll_test_altpll:auto_generated\|pll1 is 15380" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1762838327437 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Min Lock Period pll_zsj:pll1\|altpll:altpll_component\|pll_zsj_altpll:auto_generated\|pll1 18456 " "The value of the parameter \"Min Lock Period\" for the PLL atom pll_zsj:pll1\|altpll:altpll_component\|pll_zsj_altpll:auto_generated\|pll1 is 18456" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1762838327437 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1762838327437 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "Max Lock Period pll_test:pll2\|altpll:altpll_component\|pll_test_altpll:auto_generated\|pll1 pll_zsj:pll1\|altpll:altpll_component\|pll_zsj_altpll:auto_generated\|pll1 " "The values of the parameter \"Max Lock Period\" do not match for the PLL atoms pll_test:pll2\|altpll:altpll_component\|pll_test_altpll:auto_generated\|pll1 and PLL pll_zsj:pll1\|altpll:altpll_component\|pll_zsj_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Max Lock Period pll_test:pll2\|altpll:altpll_component\|pll_test_altpll:auto_generated\|pll1 33330 " "The value of the parameter \"Max Lock Period\" for the PLL atom pll_test:pll2\|altpll:altpll_component\|pll_test_altpll:auto_generated\|pll1 is 33330" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1762838327437 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Max Lock Period pll_zsj:pll1\|altpll:altpll_component\|pll_zsj_altpll:auto_generated\|pll1 39996 " "The value of the parameter \"Max Lock Period\" for the PLL atom pll_zsj:pll1\|altpll:altpll_component\|pll_zsj_altpll:auto_generated\|pll1 is 39996" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1762838327437 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1762838327437 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "Compensate Clock pll_test:pll2\|altpll:altpll_component\|pll_test_altpll:auto_generated\|pll1 pll_zsj:pll1\|altpll:altpll_component\|pll_zsj_altpll:auto_generated\|pll1 " "The values of the parameter \"Compensate Clock\" do not match for the PLL atoms pll_test:pll2\|altpll:altpll_component\|pll_test_altpll:auto_generated\|pll1 and PLL pll_zsj:pll1\|altpll:altpll_component\|pll_zsj_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Compensate Clock pll_test:pll2\|altpll:altpll_component\|pll_test_altpll:auto_generated\|pll1 clock0 " "The value of the parameter \"Compensate Clock\" for the PLL atom pll_test:pll2\|altpll:altpll_component\|pll_test_altpll:auto_generated\|pll1 is clock0" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1762838327437 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Compensate Clock pll_zsj:pll1\|altpll:altpll_component\|pll_zsj_altpll:auto_generated\|pll1 clock2 " "The value of the parameter \"Compensate Clock\" for the PLL atom pll_zsj:pll1\|altpll:altpll_component\|pll_zsj_altpll:auto_generated\|pll1 is clock2" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1762838327437 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1762838327437 ""}  } { { "db/pll_zsj_altpll.v" "" { Text "C:/Users/Administrator/Desktop/gjgplatform/EP4CE10_V1.1_Ethernet_1G (1)/EP4CE10_V1.1_Ethernet_1G/Project/db/pll_zsj_altpll.v" 92 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/gjgplatform/EP4CE10_V1.1_Ethernet_1G (1)/EP4CE10_V1.1_Ethernet_1G/Project/" { { 0 { 0 ""} 0 805 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 784 14177 15141 0 0 "" 0 "" "" }  }  } } { "db/pll_test_altpll.v" "" { Text "C:/Users/Administrator/Desktop/gjgplatform/EP4CE10_V1.1_Ethernet_1G (1)/EP4CE10_V1.1_Ethernet_1G/Project/db/pll_test_altpll.v" 92 -1 0 } }  } 0 176127 "The parameters of the PLL %1!s! and the PLL %2!s! do not have the same values - hence these PLLs cannot be merged" 0 0 "Fitter" 0 -1 1762838327437 ""}
{ "Critical Warning" "WFSAC_FSAC_PLL_EXTCLK_FREQ_OUT_OF_RANGE_WARN" "e_gtxc pll_test:pll2\|altpll:altpll_component\|pll_test_altpll:auto_generated\|pll1 3.3-V LVCMOS 2mA 0 125 MHz 64 MHz " "Output pin \"e_gtxc\" (external output clock of PLL \"pll_test:pll2\|altpll:altpll_component\|pll_test_altpll:auto_generated\|pll1\") uses I/O standard 3.3-V LVCMOS, has current strength 2mA, output load 0pF, and output clock frequency of 125 MHz, but target device can support only maximum output clock frequency of 64 MHz for this combination of I/O standard, current strength and load" {  } { { "Src/Ethernet.v" "" { Text "C:/Users/Administrator/Desktop/gjgplatform/EP4CE10_V1.1_Ethernet_1G (1)/EP4CE10_V1.1_Ethernet_1G/Project/Src/Ethernet.v" 104 0 0 } } { "db/pll_test_altpll.v" "" { Text "C:/Users/Administrator/Desktop/gjgplatform/EP4CE10_V1.1_Ethernet_1G (1)/EP4CE10_V1.1_Ethernet_1G/Project/db/pll_test_altpll.v" 92 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/gjgplatform/EP4CE10_V1.1_Ethernet_1G (1)/EP4CE10_V1.1_Ethernet_1G/Project/" { { 0 { 0 ""} 0 784 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 90 14177 15141 0 0 "" 0 "" "" }  }  } } { "d:/intelffpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelffpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "e_gtxc" } } } } { "Src/Ethernet.v" "" { Text "C:/Users/Administrator/Desktop/gjgplatform/EP4CE10_V1.1_Ethernet_1G (1)/EP4CE10_V1.1_Ethernet_1G/Project/Src/Ethernet.v" 16 0 0 } } { "d:/intelffpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelffpga/quartus/bin64/pin_planner.ppl" { e_gtxc } } }  } 1 176584 "Output pin \"%1!s!\" (external output clock of PLL \"%2!s!\") uses I/O standard %3!s!, has current strength %4!s!, output load %5!d!pF, and output clock frequency of %6!s!, but target device can support only maximum output clock frequency of %7!s! for this combination of I/O standard, current strength and load" 0 0 "Fitter" 0 -1 1762838327447 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "GHVD5181 " "Entity GHVD5181" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\] " "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1762838327689 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1762838327689 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1762838327689 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1762838327689 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1762838327689 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1762838327689 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1762838327689 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1762838327689 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1762838327689 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical BITP7563_0\] " "set_disable_timing \[get_cells -hierarchical BITP7563_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1762838327689 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1762838327689 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "pzdyqx_impl " "Entity pzdyqx_impl" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\] " "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1762838327689 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1762838327689 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1762838327689 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1762838327689 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1762838327689 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1762838327689 ""}
{ "Info" "ISTA_SDC_FOUND" "Ethernet.out.sdc " "Reading SDC File: 'Ethernet.out.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1762838327706 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: pll2\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll2\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1762838327722 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: pll2\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll2\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1762838327722 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: pll1\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll1\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1762838327722 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1762838327722 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1762838327722 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1762838327722 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "e_rxc (Rise) e_rxc (Rise) setup and hold " "From e_rxc (Rise) to e_rxc (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1762838327722 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "fpga_gclk (Rise) e_rxc (Rise) setup and hold " "From fpga_gclk (Rise) to e_rxc (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1762838327722 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "e_rxc (Rise) fpga_gclk (Rise) setup and hold " "From e_rxc (Rise) to fpga_gclk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1762838327722 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "fpga_gclk (Rise) fpga_gclk (Rise) setup and hold " "From fpga_gclk (Rise) to fpga_gclk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1762838327722 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "fpga_gclk (Fall) fpga_gclk (Rise) setup and hold " "From fpga_gclk (Fall) to fpga_gclk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1762838327722 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "fpga_gclk (Rise) fpga_gclk (Fall) setup and hold " "From fpga_gclk (Rise) to fpga_gclk (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1762838327722 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "fpga_gclk (Fall) fpga_gclk (Fall) setup and hold " "From fpga_gclk (Fall) to fpga_gclk (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1762838327722 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1762838327722 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1762838327723 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 4 clocks " "Found 4 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1762838327723 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1762838327723 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1762838327723 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000        e_rxc " "   8.000        e_rxc" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1762838327723 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000        e_txc " "   8.000        e_txc" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1762838327723 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    fpga_gclk " "  20.000    fpga_gclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1762838327723 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1762838327723 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "fpga_gclk~input (placed in PIN E1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node fpga_gclk~input (placed in PIN E1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1762838327831 ""}  } { { "Src/Ethernet.v" "" { Text "C:/Users/Administrator/Desktop/gjgplatform/EP4CE10_V1.1_Ethernet_1G (1)/EP4CE10_V1.1_Ethernet_1G/Project/Src/Ethernet.v" 3 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/gjgplatform/EP4CE10_V1.1_Ethernet_1G (1)/EP4CE10_V1.1_Ethernet_1G/Project/" { { 0 { 0 ""} 0 5396 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1762838327831 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll_test:pll2\|altpll:altpll_component\|pll_test_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node pll_test:pll2\|altpll:altpll_component\|pll_test_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1762838327831 ""}  } { { "db/pll_test_altpll.v" "" { Text "C:/Users/Administrator/Desktop/gjgplatform/EP4CE10_V1.1_Ethernet_1G (1)/EP4CE10_V1.1_Ethernet_1G/Project/db/pll_test_altpll.v" 92 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/gjgplatform/EP4CE10_V1.1_Ethernet_1G (1)/EP4CE10_V1.1_Ethernet_1G/Project/" { { 0 { 0 ""} 0 784 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1762838327831 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll_test:pll2\|altpll:altpll_component\|pll_test_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_1) " "Automatically promoted node pll_test:pll2\|altpll:altpll_component\|pll_test_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1762838327831 ""}  } { { "db/pll_test_altpll.v" "" { Text "C:/Users/Administrator/Desktop/gjgplatform/EP4CE10_V1.1_Ethernet_1G (1)/EP4CE10_V1.1_Ethernet_1G/Project/db/pll_test_altpll.v" 92 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/gjgplatform/EP4CE10_V1.1_Ethernet_1G (1)/EP4CE10_V1.1_Ethernet_1G/Project/" { { 0 { 0 ""} 0 784 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1762838327831 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll_zsj:pll1\|altpll:altpll_component\|pll_zsj_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C0 of PLL_2) " "Automatically promoted node pll_zsj:pll1\|altpll:altpll_component\|pll_zsj_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C0 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G8 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1762838327831 ""}  } { { "db/pll_zsj_altpll.v" "" { Text "C:/Users/Administrator/Desktop/gjgplatform/EP4CE10_V1.1_Ethernet_1G (1)/EP4CE10_V1.1_Ethernet_1G/Project/db/pll_zsj_altpll.v" 92 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/gjgplatform/EP4CE10_V1.1_Ethernet_1G (1)/EP4CE10_V1.1_Ethernet_1G/Project/" { { 0 { 0 ""} 0 805 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1762838327831 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1762838327831 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/gjgplatform/EP4CE10_V1.1_Ethernet_1G (1)/EP4CE10_V1.1_Ethernet_1G/Project/" { { 0 { 0 ""} 0 2990 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1762838327831 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|JEQQ5299_7  " "Automatically promoted node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|JEQQ5299_7 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1762838327831 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|JEQQ5299_7~0 " "Destination node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|JEQQ5299_7~0" {  } { { "pzdyqx.vhd" "" { Text "d:/intelffpga/quartus/libraries/megafunctions/pzdyqx.vhd" 730 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/gjgplatform/EP4CE10_V1.1_Ethernet_1G (1)/EP4CE10_V1.1_Ethernet_1G/Project/" { { 0 { 0 ""} 0 3236 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1762838327831 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1762838327831 ""}  } { { "pzdyqx.vhd" "" { Text "d:/intelffpga/quartus/libraries/megafunctions/pzdyqx.vhd" 730 -1 0 } } { "d:/intelffpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelffpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|JEQQ5299_7" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/gjgplatform/EP4CE10_V1.1_Ethernet_1G (1)/EP4CE10_V1.1_Ethernet_1G/Project/" { { 0 { 0 ""} 0 3074 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1762838327831 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|BITP7563_0  " "Automatically promoted node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|BITP7563_0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1762838327831 ""}  } { { "pzdyqx.vhd" "" { Text "d:/intelffpga/quartus/libraries/megafunctions/pzdyqx.vhd" 829 0 0 } } { "d:/intelffpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelffpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|BITP7563_0" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/gjgplatform/EP4CE10_V1.1_Ethernet_1G (1)/EP4CE10_V1.1_Ethernet_1G/Project/" { { 0 { 0 ""} 0 3096 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1762838327831 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset_n~input (placed in PIN M2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node reset_n~input (placed in PIN M2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1762838327831 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "udp:u1\|iprecieve:iprecieve_inst\|rx_state\[0\] " "Destination node udp:u1\|iprecieve:iprecieve_inst\|rx_state\[0\]" {  } { { "Src/iprecieve.v" "" { Text "C:/Users/Administrator/Desktop/gjgplatform/EP4CE10_V1.1_Ethernet_1G (1)/EP4CE10_V1.1_Ethernet_1G/Project/Src/iprecieve.v" 42 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/gjgplatform/EP4CE10_V1.1_Ethernet_1G (1)/EP4CE10_V1.1_Ethernet_1G/Project/" { { 0 { 0 ""} 0 426 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1762838327831 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "udp:u1\|iprecieve:iprecieve_inst\|rx_state\[1\] " "Destination node udp:u1\|iprecieve:iprecieve_inst\|rx_state\[1\]" {  } { { "Src/iprecieve.v" "" { Text "C:/Users/Administrator/Desktop/gjgplatform/EP4CE10_V1.1_Ethernet_1G (1)/EP4CE10_V1.1_Ethernet_1G/Project/Src/iprecieve.v" 42 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/gjgplatform/EP4CE10_V1.1_Ethernet_1G (1)/EP4CE10_V1.1_Ethernet_1G/Project/" { { 0 { 0 ""} 0 427 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1762838327831 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "udp:u1\|iprecieve:iprecieve_inst\|rx_state\[2\] " "Destination node udp:u1\|iprecieve:iprecieve_inst\|rx_state\[2\]" {  } { { "Src/iprecieve.v" "" { Text "C:/Users/Administrator/Desktop/gjgplatform/EP4CE10_V1.1_Ethernet_1G (1)/EP4CE10_V1.1_Ethernet_1G/Project/Src/iprecieve.v" 42 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/gjgplatform/EP4CE10_V1.1_Ethernet_1G (1)/EP4CE10_V1.1_Ethernet_1G/Project/" { { 0 { 0 ""} 0 428 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1762838327831 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "udp:u1\|iprecieve:iprecieve_inst\|rx_state\[3\] " "Destination node udp:u1\|iprecieve:iprecieve_inst\|rx_state\[3\]" {  } { { "Src/iprecieve.v" "" { Text "C:/Users/Administrator/Desktop/gjgplatform/EP4CE10_V1.1_Ethernet_1G (1)/EP4CE10_V1.1_Ethernet_1G/Project/Src/iprecieve.v" 42 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/gjgplatform/EP4CE10_V1.1_Ethernet_1G (1)/EP4CE10_V1.1_Ethernet_1G/Project/" { { 0 { 0 ""} 0 429 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1762838327831 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sin2:u_sin2\|sin2_nco_ii_0:nco_ii_0\|asj_dxx_g:ux001\|lsfr_reg\[0\] " "Destination node sin2:u_sin2\|sin2_nco_ii_0:nco_ii_0\|asj_dxx_g:ux001\|lsfr_reg\[0\]" {  } { { "sin2/synthesis/submodules/asj_dxx_g.v" "" { Text "C:/Users/Administrator/Desktop/gjgplatform/EP4CE10_V1.1_Ethernet_1G (1)/EP4CE10_V1.1_Ethernet_1G/Project/sin2/synthesis/submodules/asj_dxx_g.v" 39 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/gjgplatform/EP4CE10_V1.1_Ethernet_1G (1)/EP4CE10_V1.1_Ethernet_1G/Project/" { { 0 { 0 ""} 0 742 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1762838327831 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sin2:u_sin2\|sin2_nco_ii_0:nco_ii_0\|asj_dxx_g:ux001\|dxxrv\[3\] " "Destination node sin2:u_sin2\|sin2_nco_ii_0:nco_ii_0\|asj_dxx_g:ux001\|dxxrv\[3\]" {  } { { "sin2/synthesis/submodules/asj_dxx_g.v" "" { Text "C:/Users/Administrator/Desktop/gjgplatform/EP4CE10_V1.1_Ethernet_1G (1)/EP4CE10_V1.1_Ethernet_1G/Project/sin2/synthesis/submodules/asj_dxx_g.v" 39 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/gjgplatform/EP4CE10_V1.1_Ethernet_1G (1)/EP4CE10_V1.1_Ethernet_1G/Project/" { { 0 { 0 ""} 0 741 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1762838327831 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sin2:u_sin2\|sin2_nco_ii_0:nco_ii_0\|asj_dxx_g:ux001\|dxxrv\[2\] " "Destination node sin2:u_sin2\|sin2_nco_ii_0:nco_ii_0\|asj_dxx_g:ux001\|dxxrv\[2\]" {  } { { "sin2/synthesis/submodules/asj_dxx_g.v" "" { Text "C:/Users/Administrator/Desktop/gjgplatform/EP4CE10_V1.1_Ethernet_1G (1)/EP4CE10_V1.1_Ethernet_1G/Project/sin2/synthesis/submodules/asj_dxx_g.v" 39 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/gjgplatform/EP4CE10_V1.1_Ethernet_1G (1)/EP4CE10_V1.1_Ethernet_1G/Project/" { { 0 { 0 ""} 0 740 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1762838327831 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sin2:u_sin2\|sin2_nco_ii_0:nco_ii_0\|asj_dxx:ux002\|phi_dither_out_w\[5\] " "Destination node sin2:u_sin2\|sin2_nco_ii_0:nco_ii_0\|asj_dxx:ux002\|phi_dither_out_w\[5\]" {  } { { "sin2/synthesis/submodules/asj_dxx.v" "" { Text "C:/Users/Administrator/Desktop/gjgplatform/EP4CE10_V1.1_Ethernet_1G (1)/EP4CE10_V1.1_Ethernet_1G/Project/sin2/synthesis/submodules/asj_dxx.v" 61 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/gjgplatform/EP4CE10_V1.1_Ethernet_1G (1)/EP4CE10_V1.1_Ethernet_1G/Project/" { { 0 { 0 ""} 0 730 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1762838327831 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sin2:u_sin2\|sin2_nco_ii_0:nco_ii_0\|asj_dxx:ux002\|phi_dither_out_w\[6\] " "Destination node sin2:u_sin2\|sin2_nco_ii_0:nco_ii_0\|asj_dxx:ux002\|phi_dither_out_w\[6\]" {  } { { "sin2/synthesis/submodules/asj_dxx.v" "" { Text "C:/Users/Administrator/Desktop/gjgplatform/EP4CE10_V1.1_Ethernet_1G (1)/EP4CE10_V1.1_Ethernet_1G/Project/sin2/synthesis/submodules/asj_dxx.v" 61 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/gjgplatform/EP4CE10_V1.1_Ethernet_1G (1)/EP4CE10_V1.1_Ethernet_1G/Project/" { { 0 { 0 ""} 0 731 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1762838327831 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sin2:u_sin2\|sin2_nco_ii_0:nco_ii_0\|asj_dxx:ux002\|phi_dither_out_w\[7\] " "Destination node sin2:u_sin2\|sin2_nco_ii_0:nco_ii_0\|asj_dxx:ux002\|phi_dither_out_w\[7\]" {  } { { "sin2/synthesis/submodules/asj_dxx.v" "" { Text "C:/Users/Administrator/Desktop/gjgplatform/EP4CE10_V1.1_Ethernet_1G (1)/EP4CE10_V1.1_Ethernet_1G/Project/sin2/synthesis/submodules/asj_dxx.v" 61 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/gjgplatform/EP4CE10_V1.1_Ethernet_1G (1)/EP4CE10_V1.1_Ethernet_1G/Project/" { { 0 { 0 ""} 0 732 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1762838327831 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1762838327831 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1762838327831 ""}  } { { "Src/Ethernet.v" "" { Text "C:/Users/Administrator/Desktop/gjgplatform/EP4CE10_V1.1_Ethernet_1G (1)/EP4CE10_V1.1_Ethernet_1G/Project/Src/Ethernet.v" 2 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/gjgplatform/EP4CE10_V1.1_Ethernet_1G (1)/EP4CE10_V1.1_Ethernet_1G/Project/" { { 0 { 0 ""} 0 5397 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1762838327831 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all  " "Automatically promoted node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1762838327832 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\]~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\]~0" {  } { { "sld_buffer_manager.vhd" "" { Text "d:/intelffpga/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 356 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/gjgplatform/EP4CE10_V1.1_Ethernet_1G (1)/EP4CE10_V1.1_Ethernet_1G/Project/" { { 0 { 0 ""} 0 4877 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1762838327832 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0" {  } { { "sld_buffer_manager.vhd" "" { Text "d:/intelffpga/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 638 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/gjgplatform/EP4CE10_V1.1_Ethernet_1G (1)/EP4CE10_V1.1_Ethernet_1G/Project/" { { 0 { 0 ""} 0 4901 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1762838327832 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "d:/intelffpga/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 638 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/gjgplatform/EP4CE10_V1.1_Ethernet_1G (1)/EP4CE10_V1.1_Ethernet_1G/Project/" { { 0 { 0 ""} 0 3929 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1762838327832 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1762838327832 ""}  } { { "sld_signaltap_impl.vhd" "" { Text "d:/intelffpga/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 882 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/gjgplatform/EP4CE10_V1.1_Ethernet_1G (1)/EP4CE10_V1.1_Ethernet_1G/Project/" { { 0 { 0 ""} 0 4396 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1762838327832 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1762838328086 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1762838328089 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1762838328089 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1762838328092 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1762838328096 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1762838328100 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1762838328100 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1762838328101 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1762838328177 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1762838328179 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1762838328179 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "pll_test:pll2\|altpll:altpll_component\|pll_test_altpll:auto_generated\|pll1 clk\[1\] e_gtxc~output " "PLL \"pll_test:pll2\|altpll:altpll_component\|pll_test_altpll:auto_generated\|pll1\" output port clk\[1\] feeds output pin \"e_gtxc~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll_test_altpll.v" "" { Text "C:/Users/Administrator/Desktop/gjgplatform/EP4CE10_V1.1_Ethernet_1G (1)/EP4CE10_V1.1_Ethernet_1G/Project/db/pll_test_altpll.v" 50 -1 0 } } { "altpll.tdf" "" { Text "d:/intelffpga/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "PLL_test/pll_test.v" "" { Text "C:/Users/Administrator/Desktop/gjgplatform/EP4CE10_V1.1_Ethernet_1G (1)/EP4CE10_V1.1_Ethernet_1G/Project/PLL_test/pll_test.v" 108 0 0 } } { "Src/Ethernet.v" "" { Text "C:/Users/Administrator/Desktop/gjgplatform/EP4CE10_V1.1_Ethernet_1G (1)/EP4CE10_V1.1_Ethernet_1G/Project/Src/Ethernet.v" 104 0 0 } } { "Src/Ethernet.v" "" { Text "C:/Users/Administrator/Desktop/gjgplatform/EP4CE10_V1.1_Ethernet_1G (1)/EP4CE10_V1.1_Ethernet_1G/Project/Src/Ethernet.v" 16 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1762838328208 ""}
{ "Warning" "WCUT_PLL_INCLK_NOT_FROM_DEDICATED_INPUT" "pll_zsj:pll1\|altpll:altpll_component\|pll_zsj_altpll:auto_generated\|pll1 0 " "PLL \"pll_zsj:pll1\|altpll:altpll_component\|pll_zsj_altpll:auto_generated\|pll1\" input clock inclk\[0\] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input" { { "Info" "ICUT_CUT_INPUT_PORT_SIGNAL_SOURCE" "INCLK\[0\] pll_zsj:pll1\|altpll:altpll_component\|pll_zsj_altpll:auto_generated\|pll1 driven by fpga_gclk~inputclkctrl which is OUTCLK output port of Clock control block type node fpga_gclk~inputclkctrl " "Input port INCLK\[0\] of node \"pll_zsj:pll1\|altpll:altpll_component\|pll_zsj_altpll:auto_generated\|pll1\" is driven by fpga_gclk~inputclkctrl which is OUTCLK output port of Clock control block type node fpga_gclk~inputclkctrl" {  } { { "db/pll_zsj_altpll.v" "" { Text "C:/Users/Administrator/Desktop/gjgplatform/EP4CE10_V1.1_Ethernet_1G (1)/EP4CE10_V1.1_Ethernet_1G/Project/db/pll_zsj_altpll.v" 50 -1 0 } } { "altpll.tdf" "" { Text "d:/intelffpga/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "pll/pll_zsj.v" "" { Text "C:/Users/Administrator/Desktop/gjgplatform/EP4CE10_V1.1_Ethernet_1G (1)/EP4CE10_V1.1_Ethernet_1G/Project/pll/pll_zsj.v" 112 0 0 } } { "Src/Ethernet.v" "" { Text "C:/Users/Administrator/Desktop/gjgplatform/EP4CE10_V1.1_Ethernet_1G (1)/EP4CE10_V1.1_Ethernet_1G/Project/Src/Ethernet.v" 94 0 0 } } { "Src/Ethernet.v" "" { Text "C:/Users/Administrator/Desktop/gjgplatform/EP4CE10_V1.1_Ethernet_1G (1)/EP4CE10_V1.1_Ethernet_1G/Project/Src/Ethernet.v" 3 0 0 } }  } 0 15024 "Input port %1!s! of node \"%2!s!\" is %3!s!" 0 0 "Design Software" 0 -1 1762838328211 ""}  } { { "db/pll_zsj_altpll.v" "" { Text "C:/Users/Administrator/Desktop/gjgplatform/EP4CE10_V1.1_Ethernet_1G (1)/EP4CE10_V1.1_Ethernet_1G/Project/db/pll_zsj_altpll.v" 50 -1 0 } } { "altpll.tdf" "" { Text "d:/intelffpga/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "pll/pll_zsj.v" "" { Text "C:/Users/Administrator/Desktop/gjgplatform/EP4CE10_V1.1_Ethernet_1G (1)/EP4CE10_V1.1_Ethernet_1G/Project/pll/pll_zsj.v" 112 0 0 } } { "Src/Ethernet.v" "" { Text "C:/Users/Administrator/Desktop/gjgplatform/EP4CE10_V1.1_Ethernet_1G (1)/EP4CE10_V1.1_Ethernet_1G/Project/Src/Ethernet.v" 94 0 0 } }  } 0 15055 "PLL \"%1!s!\" input clock inclk\[%2!d!\] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input" 0 0 "Fitter" 0 -1 1762838328211 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "pll_zsj:pll1\|altpll:altpll_component\|pll_zsj_altpll:auto_generated\|pll1 clk\[2\] da_clk~output " "PLL \"pll_zsj:pll1\|altpll:altpll_component\|pll_zsj_altpll:auto_generated\|pll1\" output port clk\[2\] feeds output pin \"da_clk~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll_zsj_altpll.v" "" { Text "C:/Users/Administrator/Desktop/gjgplatform/EP4CE10_V1.1_Ethernet_1G (1)/EP4CE10_V1.1_Ethernet_1G/Project/db/pll_zsj_altpll.v" 50 -1 0 } } { "altpll.tdf" "" { Text "d:/intelffpga/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "pll/pll_zsj.v" "" { Text "C:/Users/Administrator/Desktop/gjgplatform/EP4CE10_V1.1_Ethernet_1G (1)/EP4CE10_V1.1_Ethernet_1G/Project/pll/pll_zsj.v" 112 0 0 } } { "Src/Ethernet.v" "" { Text "C:/Users/Administrator/Desktop/gjgplatform/EP4CE10_V1.1_Ethernet_1G (1)/EP4CE10_V1.1_Ethernet_1G/Project/Src/Ethernet.v" 94 0 0 } } { "Src/Ethernet.v" "" { Text "C:/Users/Administrator/Desktop/gjgplatform/EP4CE10_V1.1_Ethernet_1G (1)/EP4CE10_V1.1_Ethernet_1G/Project/Src/Ethernet.v" 25 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1762838328212 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "pll_zsj:pll1\|altpll:altpll_component\|pll_zsj_altpll:auto_generated\|pll1 clk\[2\] ad_clk~output " "PLL \"pll_zsj:pll1\|altpll:altpll_component\|pll_zsj_altpll:auto_generated\|pll1\" output port clk\[2\] feeds output pin \"ad_clk~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll_zsj_altpll.v" "" { Text "C:/Users/Administrator/Desktop/gjgplatform/EP4CE10_V1.1_Ethernet_1G (1)/EP4CE10_V1.1_Ethernet_1G/Project/db/pll_zsj_altpll.v" 50 -1 0 } } { "altpll.tdf" "" { Text "d:/intelffpga/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "pll/pll_zsj.v" "" { Text "C:/Users/Administrator/Desktop/gjgplatform/EP4CE10_V1.1_Ethernet_1G (1)/EP4CE10_V1.1_Ethernet_1G/Project/pll/pll_zsj.v" 112 0 0 } } { "Src/Ethernet.v" "" { Text "C:/Users/Administrator/Desktop/gjgplatform/EP4CE10_V1.1_Ethernet_1G (1)/EP4CE10_V1.1_Ethernet_1G/Project/Src/Ethernet.v" 94 0 0 } } { "Src/Ethernet.v" "" { Text "C:/Users/Administrator/Desktop/gjgplatform/EP4CE10_V1.1_Ethernet_1G (1)/EP4CE10_V1.1_Ethernet_1G/Project/Src/Ethernet.v" 24 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1762838328212 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1762838328241 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1762838328253 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1762838328661 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1762838328874 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1762838328897 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1762838330771 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1762838330771 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1762838331069 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "3 " "Router estimated average interconnect usage is 3% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "7 X11_Y0 X22_Y11 " "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11" {  } { { "loc" "" { Generic "C:/Users/Administrator/Desktop/gjgplatform/EP4CE10_V1.1_Ethernet_1G (1)/EP4CE10_V1.1_Ethernet_1G/Project/" { { 1 { 0 "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11"} { { 12 { 0 ""} 11 0 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1762838331886 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1762838331886 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1762838332125 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1762838332125 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1762838332125 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1762838332126 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.84 " "Total time spent on timing analysis during the Fitter is 0.84 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1762838332230 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1762838332246 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1762838332426 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1762838332428 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1762838332652 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1762838333051 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "27 Cyclone IV E " "27 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "e_rxer 3.3-V LVCMOS E10 " "Pin e_rxer uses I/O standard 3.3-V LVCMOS at E10" {  } { { "d:/intelffpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelffpga/quartus/bin64/pin_planner.ppl" { e_rxer } } } { "d:/intelffpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelffpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "e_rxer" } } } } { "Src/Ethernet.v" "" { Text "C:/Users/Administrator/Desktop/gjgplatform/EP4CE10_V1.1_Ethernet_1G (1)/EP4CE10_V1.1_Ethernet_1G/Project/Src/Ethernet.v" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/gjgplatform/EP4CE10_V1.1_Ethernet_1G (1)/EP4CE10_V1.1_Ethernet_1G/Project/" { { 0 { 0 ""} 0 88 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1762838333275 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "e_txc 3.3-V LVCMOS A7 " "Pin e_txc uses I/O standard 3.3-V LVCMOS at A7" {  } { { "d:/intelffpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelffpga/quartus/bin64/pin_planner.ppl" { e_txc } } } { "d:/intelffpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelffpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "e_txc" } } } } { "Src/Ethernet.v" "" { Text "C:/Users/Administrator/Desktop/gjgplatform/EP4CE10_V1.1_Ethernet_1G (1)/EP4CE10_V1.1_Ethernet_1G/Project/Src/Ethernet.v" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/gjgplatform/EP4CE10_V1.1_Ethernet_1G (1)/EP4CE10_V1.1_Ethernet_1G/Project/" { { 0 { 0 ""} 0 89 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1762838333275 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "e_mdio 3.3-V LVCMOS B10 " "Pin e_mdio uses I/O standard 3.3-V LVCMOS at B10" {  } { { "d:/intelffpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelffpga/quartus/bin64/pin_planner.ppl" { e_mdio } } } { "d:/intelffpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelffpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "e_mdio" } } } } { "Src/Ethernet.v" "" { Text "C:/Users/Administrator/Desktop/gjgplatform/EP4CE10_V1.1_Ethernet_1G (1)/EP4CE10_V1.1_Ethernet_1G/Project/Src/Ethernet.v" 7 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/gjgplatform/EP4CE10_V1.1_Ethernet_1G (1)/EP4CE10_V1.1_Ethernet_1G/Project/" { { 0 { 0 ""} 0 85 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1762838333275 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fpga_gclk 3.3-V LVCMOS E1 " "Pin fpga_gclk uses I/O standard 3.3-V LVCMOS at E1" {  } { { "d:/intelffpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelffpga/quartus/bin64/pin_planner.ppl" { fpga_gclk } } } { "d:/intelffpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelffpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fpga_gclk" } } } } { "Src/Ethernet.v" "" { Text "C:/Users/Administrator/Desktop/gjgplatform/EP4CE10_V1.1_Ethernet_1G (1)/EP4CE10_V1.1_Ethernet_1G/Project/Src/Ethernet.v" 3 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/gjgplatform/EP4CE10_V1.1_Ethernet_1G (1)/EP4CE10_V1.1_Ethernet_1G/Project/" { { 0 { 0 ""} 0 82 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1762838333275 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "reset_n 3.3-V LVCMOS M2 " "Pin reset_n uses I/O standard 3.3-V LVCMOS at M2" {  } { { "d:/intelffpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelffpga/quartus/bin64/pin_planner.ppl" { reset_n } } } { "d:/intelffpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelffpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "reset_n" } } } } { "Src/Ethernet.v" "" { Text "C:/Users/Administrator/Desktop/gjgplatform/EP4CE10_V1.1_Ethernet_1G (1)/EP4CE10_V1.1_Ethernet_1G/Project/Src/Ethernet.v" 2 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/gjgplatform/EP4CE10_V1.1_Ethernet_1G (1)/EP4CE10_V1.1_Ethernet_1G/Project/" { { 0 { 0 ""} 0 81 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1762838333275 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "e_rxc 3.3-V LVCMOS F7 " "Pin e_rxc uses I/O standard 3.3-V LVCMOS at F7" {  } { { "d:/intelffpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelffpga/quartus/bin64/pin_planner.ppl" { e_rxc } } } { "d:/intelffpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelffpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "e_rxc" } } } } { "Src/Ethernet.v" "" { Text "C:/Users/Administrator/Desktop/gjgplatform/EP4CE10_V1.1_Ethernet_1G (1)/EP4CE10_V1.1_Ethernet_1G/Project/Src/Ethernet.v" 10 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/gjgplatform/EP4CE10_V1.1_Ethernet_1G (1)/EP4CE10_V1.1_Ethernet_1G/Project/" { { 0 { 0 ""} 0 86 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1762838333275 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "e_rxdv 3.3-V LVCMOS C6 " "Pin e_rxdv uses I/O standard 3.3-V LVCMOS at C6" {  } { { "d:/intelffpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelffpga/quartus/bin64/pin_planner.ppl" { e_rxdv } } } { "d:/intelffpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelffpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "e_rxdv" } } } } { "Src/Ethernet.v" "" { Text "C:/Users/Administrator/Desktop/gjgplatform/EP4CE10_V1.1_Ethernet_1G (1)/EP4CE10_V1.1_Ethernet_1G/Project/Src/Ethernet.v" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/gjgplatform/EP4CE10_V1.1_Ethernet_1G (1)/EP4CE10_V1.1_Ethernet_1G/Project/" { { 0 { 0 ""} 0 87 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1762838333275 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ad_in_unsigned\[4\] 3.3-V LVCMOS P3 " "Pin ad_in_unsigned\[4\] uses I/O standard 3.3-V LVCMOS at P3" {  } { { "d:/intelffpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelffpga/quartus/bin64/pin_planner.ppl" { ad_in_unsigned[4] } } } { "d:/intelffpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelffpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ad_in_unsigned\[4\]" } } } } { "Src/Ethernet.v" "" { Text "C:/Users/Administrator/Desktop/gjgplatform/EP4CE10_V1.1_Ethernet_1G (1)/EP4CE10_V1.1_Ethernet_1G/Project/Src/Ethernet.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/gjgplatform/EP4CE10_V1.1_Ethernet_1G (1)/EP4CE10_V1.1_Ethernet_1G/Project/" { { 0 { 0 ""} 0 72 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1762838333275 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ad_in_unsigned\[5\] 3.3-V LVCMOS K6 " "Pin ad_in_unsigned\[5\] uses I/O standard 3.3-V LVCMOS at K6" {  } { { "d:/intelffpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelffpga/quartus/bin64/pin_planner.ppl" { ad_in_unsigned[5] } } } { "d:/intelffpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelffpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ad_in_unsigned\[5\]" } } } } { "Src/Ethernet.v" "" { Text "C:/Users/Administrator/Desktop/gjgplatform/EP4CE10_V1.1_Ethernet_1G (1)/EP4CE10_V1.1_Ethernet_1G/Project/Src/Ethernet.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/gjgplatform/EP4CE10_V1.1_Ethernet_1G (1)/EP4CE10_V1.1_Ethernet_1G/Project/" { { 0 { 0 ""} 0 73 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1762838333275 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ad_in_unsigned\[6\] 3.3-V LVCMOS N3 " "Pin ad_in_unsigned\[6\] uses I/O standard 3.3-V LVCMOS at N3" {  } { { "d:/intelffpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelffpga/quartus/bin64/pin_planner.ppl" { ad_in_unsigned[6] } } } { "d:/intelffpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelffpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ad_in_unsigned\[6\]" } } } } { "Src/Ethernet.v" "" { Text "C:/Users/Administrator/Desktop/gjgplatform/EP4CE10_V1.1_Ethernet_1G (1)/EP4CE10_V1.1_Ethernet_1G/Project/Src/Ethernet.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/gjgplatform/EP4CE10_V1.1_Ethernet_1G (1)/EP4CE10_V1.1_Ethernet_1G/Project/" { { 0 { 0 ""} 0 74 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1762838333275 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ad_in_unsigned\[7\] 3.3-V LVCMOS K5 " "Pin ad_in_unsigned\[7\] uses I/O standard 3.3-V LVCMOS at K5" {  } { { "d:/intelffpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelffpga/quartus/bin64/pin_planner.ppl" { ad_in_unsigned[7] } } } { "d:/intelffpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelffpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ad_in_unsigned\[7\]" } } } } { "Src/Ethernet.v" "" { Text "C:/Users/Administrator/Desktop/gjgplatform/EP4CE10_V1.1_Ethernet_1G (1)/EP4CE10_V1.1_Ethernet_1G/Project/Src/Ethernet.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/gjgplatform/EP4CE10_V1.1_Ethernet_1G (1)/EP4CE10_V1.1_Ethernet_1G/Project/" { { 0 { 0 ""} 0 75 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1762838333275 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ad_in_unsigned\[8\] 3.3-V LVCMOS L4 " "Pin ad_in_unsigned\[8\] uses I/O standard 3.3-V LVCMOS at L4" {  } { { "d:/intelffpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelffpga/quartus/bin64/pin_planner.ppl" { ad_in_unsigned[8] } } } { "d:/intelffpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelffpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ad_in_unsigned\[8\]" } } } } { "Src/Ethernet.v" "" { Text "C:/Users/Administrator/Desktop/gjgplatform/EP4CE10_V1.1_Ethernet_1G (1)/EP4CE10_V1.1_Ethernet_1G/Project/Src/Ethernet.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/gjgplatform/EP4CE10_V1.1_Ethernet_1G (1)/EP4CE10_V1.1_Ethernet_1G/Project/" { { 0 { 0 ""} 0 76 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1762838333275 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ad_in_unsigned\[0\] 3.3-V LVCMOS P6 " "Pin ad_in_unsigned\[0\] uses I/O standard 3.3-V LVCMOS at P6" {  } { { "d:/intelffpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelffpga/quartus/bin64/pin_planner.ppl" { ad_in_unsigned[0] } } } { "d:/intelffpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelffpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ad_in_unsigned\[0\]" } } } } { "Src/Ethernet.v" "" { Text "C:/Users/Administrator/Desktop/gjgplatform/EP4CE10_V1.1_Ethernet_1G (1)/EP4CE10_V1.1_Ethernet_1G/Project/Src/Ethernet.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/gjgplatform/EP4CE10_V1.1_Ethernet_1G (1)/EP4CE10_V1.1_Ethernet_1G/Project/" { { 0 { 0 ""} 0 68 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1762838333275 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ad_in_unsigned\[9\] 3.3-V LVCMOS L3 " "Pin ad_in_unsigned\[9\] uses I/O standard 3.3-V LVCMOS at L3" {  } { { "d:/intelffpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelffpga/quartus/bin64/pin_planner.ppl" { ad_in_unsigned[9] } } } { "d:/intelffpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelffpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ad_in_unsigned\[9\]" } } } } { "Src/Ethernet.v" "" { Text "C:/Users/Administrator/Desktop/gjgplatform/EP4CE10_V1.1_Ethernet_1G (1)/EP4CE10_V1.1_Ethernet_1G/Project/Src/Ethernet.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/gjgplatform/EP4CE10_V1.1_Ethernet_1G (1)/EP4CE10_V1.1_Ethernet_1G/Project/" { { 0 { 0 ""} 0 77 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1762838333275 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ad_in_unsigned\[1\] 3.3-V LVCMOS M6 " "Pin ad_in_unsigned\[1\] uses I/O standard 3.3-V LVCMOS at M6" {  } { { "d:/intelffpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelffpga/quartus/bin64/pin_planner.ppl" { ad_in_unsigned[1] } } } { "d:/intelffpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelffpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ad_in_unsigned\[1\]" } } } } { "Src/Ethernet.v" "" { Text "C:/Users/Administrator/Desktop/gjgplatform/EP4CE10_V1.1_Ethernet_1G (1)/EP4CE10_V1.1_Ethernet_1G/Project/Src/Ethernet.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/gjgplatform/EP4CE10_V1.1_Ethernet_1G (1)/EP4CE10_V1.1_Ethernet_1G/Project/" { { 0 { 0 ""} 0 69 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1762838333275 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ad_in_unsigned\[10\] 3.3-V LVCMOS J6 " "Pin ad_in_unsigned\[10\] uses I/O standard 3.3-V LVCMOS at J6" {  } { { "d:/intelffpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelffpga/quartus/bin64/pin_planner.ppl" { ad_in_unsigned[10] } } } { "d:/intelffpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelffpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ad_in_unsigned\[10\]" } } } } { "Src/Ethernet.v" "" { Text "C:/Users/Administrator/Desktop/gjgplatform/EP4CE10_V1.1_Ethernet_1G (1)/EP4CE10_V1.1_Ethernet_1G/Project/Src/Ethernet.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/gjgplatform/EP4CE10_V1.1_Ethernet_1G (1)/EP4CE10_V1.1_Ethernet_1G/Project/" { { 0 { 0 ""} 0 78 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1762838333275 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ad_in_unsigned\[2\] 3.3-V LVCMOS N5 " "Pin ad_in_unsigned\[2\] uses I/O standard 3.3-V LVCMOS at N5" {  } { { "d:/intelffpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelffpga/quartus/bin64/pin_planner.ppl" { ad_in_unsigned[2] } } } { "d:/intelffpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelffpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ad_in_unsigned\[2\]" } } } } { "Src/Ethernet.v" "" { Text "C:/Users/Administrator/Desktop/gjgplatform/EP4CE10_V1.1_Ethernet_1G (1)/EP4CE10_V1.1_Ethernet_1G/Project/Src/Ethernet.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/gjgplatform/EP4CE10_V1.1_Ethernet_1G (1)/EP4CE10_V1.1_Ethernet_1G/Project/" { { 0 { 0 ""} 0 70 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1762838333275 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ad_in_unsigned\[11\] 3.3-V LVCMOS L2 " "Pin ad_in_unsigned\[11\] uses I/O standard 3.3-V LVCMOS at L2" {  } { { "d:/intelffpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelffpga/quartus/bin64/pin_planner.ppl" { ad_in_unsigned[11] } } } { "d:/intelffpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelffpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ad_in_unsigned\[11\]" } } } } { "Src/Ethernet.v" "" { Text "C:/Users/Administrator/Desktop/gjgplatform/EP4CE10_V1.1_Ethernet_1G (1)/EP4CE10_V1.1_Ethernet_1G/Project/Src/Ethernet.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/gjgplatform/EP4CE10_V1.1_Ethernet_1G (1)/EP4CE10_V1.1_Ethernet_1G/Project/" { { 0 { 0 ""} 0 79 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1762838333275 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ad_in_unsigned\[3\] 3.3-V LVCMOS L6 " "Pin ad_in_unsigned\[3\] uses I/O standard 3.3-V LVCMOS at L6" {  } { { "d:/intelffpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelffpga/quartus/bin64/pin_planner.ppl" { ad_in_unsigned[3] } } } { "d:/intelffpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelffpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ad_in_unsigned\[3\]" } } } } { "Src/Ethernet.v" "" { Text "C:/Users/Administrator/Desktop/gjgplatform/EP4CE10_V1.1_Ethernet_1G (1)/EP4CE10_V1.1_Ethernet_1G/Project/Src/Ethernet.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/gjgplatform/EP4CE10_V1.1_Ethernet_1G (1)/EP4CE10_V1.1_Ethernet_1G/Project/" { { 0 { 0 ""} 0 71 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1762838333275 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "e_rxd\[0\] 3.3-V LVCMOS D6 " "Pin e_rxd\[0\] uses I/O standard 3.3-V LVCMOS at D6" {  } { { "d:/intelffpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelffpga/quartus/bin64/pin_planner.ppl" { e_rxd[0] } } } { "d:/intelffpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelffpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "e_rxd\[0\]" } } } } { "Src/Ethernet.v" "" { Text "C:/Users/Administrator/Desktop/gjgplatform/EP4CE10_V1.1_Ethernet_1G (1)/EP4CE10_V1.1_Ethernet_1G/Project/Src/Ethernet.v" 13 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/gjgplatform/EP4CE10_V1.1_Ethernet_1G (1)/EP4CE10_V1.1_Ethernet_1G/Project/" { { 0 { 0 ""} 0 40 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1762838333275 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "e_rxd\[2\] 3.3-V LVCMOS D8 " "Pin e_rxd\[2\] uses I/O standard 3.3-V LVCMOS at D8" {  } { { "d:/intelffpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelffpga/quartus/bin64/pin_planner.ppl" { e_rxd[2] } } } { "d:/intelffpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelffpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "e_rxd\[2\]" } } } } { "Src/Ethernet.v" "" { Text "C:/Users/Administrator/Desktop/gjgplatform/EP4CE10_V1.1_Ethernet_1G (1)/EP4CE10_V1.1_Ethernet_1G/Project/Src/Ethernet.v" 13 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/gjgplatform/EP4CE10_V1.1_Ethernet_1G (1)/EP4CE10_V1.1_Ethernet_1G/Project/" { { 0 { 0 ""} 0 42 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1762838333275 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "e_rxd\[1\] 3.3-V LVCMOS E7 " "Pin e_rxd\[1\] uses I/O standard 3.3-V LVCMOS at E7" {  } { { "d:/intelffpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelffpga/quartus/bin64/pin_planner.ppl" { e_rxd[1] } } } { "d:/intelffpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelffpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "e_rxd\[1\]" } } } } { "Src/Ethernet.v" "" { Text "C:/Users/Administrator/Desktop/gjgplatform/EP4CE10_V1.1_Ethernet_1G (1)/EP4CE10_V1.1_Ethernet_1G/Project/Src/Ethernet.v" 13 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/gjgplatform/EP4CE10_V1.1_Ethernet_1G (1)/EP4CE10_V1.1_Ethernet_1G/Project/" { { 0 { 0 ""} 0 41 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1762838333275 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "e_rxd\[3\] 3.3-V LVCMOS E8 " "Pin e_rxd\[3\] uses I/O standard 3.3-V LVCMOS at E8" {  } { { "d:/intelffpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelffpga/quartus/bin64/pin_planner.ppl" { e_rxd[3] } } } { "d:/intelffpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelffpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "e_rxd\[3\]" } } } } { "Src/Ethernet.v" "" { Text "C:/Users/Administrator/Desktop/gjgplatform/EP4CE10_V1.1_Ethernet_1G (1)/EP4CE10_V1.1_Ethernet_1G/Project/Src/Ethernet.v" 13 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/gjgplatform/EP4CE10_V1.1_Ethernet_1G (1)/EP4CE10_V1.1_Ethernet_1G/Project/" { { 0 { 0 ""} 0 43 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1762838333275 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "e_rxd\[4\] 3.3-V LVCMOS F9 " "Pin e_rxd\[4\] uses I/O standard 3.3-V LVCMOS at F9" {  } { { "d:/intelffpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelffpga/quartus/bin64/pin_planner.ppl" { e_rxd[4] } } } { "d:/intelffpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelffpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "e_rxd\[4\]" } } } } { "Src/Ethernet.v" "" { Text "C:/Users/Administrator/Desktop/gjgplatform/EP4CE10_V1.1_Ethernet_1G (1)/EP4CE10_V1.1_Ethernet_1G/Project/Src/Ethernet.v" 13 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/gjgplatform/EP4CE10_V1.1_Ethernet_1G (1)/EP4CE10_V1.1_Ethernet_1G/Project/" { { 0 { 0 ""} 0 44 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1762838333275 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "e_rxd\[6\] 3.3-V LVCMOS C9 " "Pin e_rxd\[6\] uses I/O standard 3.3-V LVCMOS at C9" {  } { { "d:/intelffpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelffpga/quartus/bin64/pin_planner.ppl" { e_rxd[6] } } } { "d:/intelffpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelffpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "e_rxd\[6\]" } } } } { "Src/Ethernet.v" "" { Text "C:/Users/Administrator/Desktop/gjgplatform/EP4CE10_V1.1_Ethernet_1G (1)/EP4CE10_V1.1_Ethernet_1G/Project/Src/Ethernet.v" 13 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/gjgplatform/EP4CE10_V1.1_Ethernet_1G (1)/EP4CE10_V1.1_Ethernet_1G/Project/" { { 0 { 0 ""} 0 46 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1762838333275 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "e_rxd\[5\] 3.3-V LVCMOS E9 " "Pin e_rxd\[5\] uses I/O standard 3.3-V LVCMOS at E9" {  } { { "d:/intelffpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelffpga/quartus/bin64/pin_planner.ppl" { e_rxd[5] } } } { "d:/intelffpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelffpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "e_rxd\[5\]" } } } } { "Src/Ethernet.v" "" { Text "C:/Users/Administrator/Desktop/gjgplatform/EP4CE10_V1.1_Ethernet_1G (1)/EP4CE10_V1.1_Ethernet_1G/Project/Src/Ethernet.v" 13 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/gjgplatform/EP4CE10_V1.1_Ethernet_1G (1)/EP4CE10_V1.1_Ethernet_1G/Project/" { { 0 { 0 ""} 0 45 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1762838333275 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "e_rxd\[7\] 3.3-V LVCMOS D9 " "Pin e_rxd\[7\] uses I/O standard 3.3-V LVCMOS at D9" {  } { { "d:/intelffpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelffpga/quartus/bin64/pin_planner.ppl" { e_rxd[7] } } } { "d:/intelffpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelffpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "e_rxd\[7\]" } } } } { "Src/Ethernet.v" "" { Text "C:/Users/Administrator/Desktop/gjgplatform/EP4CE10_V1.1_Ethernet_1G (1)/EP4CE10_V1.1_Ethernet_1G/Project/Src/Ethernet.v" 13 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/gjgplatform/EP4CE10_V1.1_Ethernet_1G (1)/EP4CE10_V1.1_Ethernet_1G/Project/" { { 0 { 0 ""} 0 47 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1762838333275 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1762838333275 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "1 " "Following 1 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "e_mdio a permanently disabled " "Pin e_mdio has a permanently disabled output enable" {  } { { "d:/intelffpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelffpga/quartus/bin64/pin_planner.ppl" { e_mdio } } } { "d:/intelffpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelffpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "e_mdio" } } } } { "Src/Ethernet.v" "" { Text "C:/Users/Administrator/Desktop/gjgplatform/EP4CE10_V1.1_Ethernet_1G (1)/EP4CE10_V1.1_Ethernet_1G/Project/Src/Ethernet.v" 7 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/gjgplatform/EP4CE10_V1.1_Ethernet_1G (1)/EP4CE10_V1.1_Ethernet_1G/Project/" { { 0 { 0 ""} 0 85 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1762838333276 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1762838333276 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Administrator/Desktop/gjgplatform/EP4CE10_V1.1_Ethernet_1G (1)/EP4CE10_V1.1_Ethernet_1G/Project/Ethernet.fit.smsg " "Generated suppressed messages file C:/Users/Administrator/Desktop/gjgplatform/EP4CE10_V1.1_Ethernet_1G (1)/EP4CE10_V1.1_Ethernet_1G/Project/Ethernet.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1762838333410 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 25 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 25 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6353 " "Peak virtual memory: 6353 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1762838333964 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 11 13:18:53 2025 " "Processing ended: Tue Nov 11 13:18:53 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1762838333964 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1762838333964 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1762838333964 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1762838333964 ""}
