vendor_name = ModelSim
source_file = 1, C:/Users/xs90/Desktop/ECE550_PC4/PC4_SimpleProcessor_basecode/cpuone-base/skeleton.v
source_file = 1, C:/Users/xs90/Desktop/ECE550_PC4/PC4_SimpleProcessor_basecode/cpuone-base/regfile.v
source_file = 1, C:/Users/xs90/Desktop/ECE550_PC4/PC4_SimpleProcessor_basecode/cpuone-base/processor.v
source_file = 1, C:/Users/xs90/Desktop/ECE550_PC4/PC4_SimpleProcessor_basecode/cpuone-base/dmem.v
source_file = 1, C:/Users/xs90/Desktop/ECE550_PC4/PC4_SimpleProcessor_basecode/cpuone-base/control.v
source_file = 1, C:/Users/xs90/Desktop/ECE550_PC4/PC4_SimpleProcessor_basecode/cpuone-base/alu.v
source_file = 1, C:/Users/xs90/Desktop/ECE550_PC4/PC4_SimpleProcessor_basecode/cpuone-base/Processor_tb.v
source_file = 1, C:/Users/xs90/Desktop/ECE550_PC4/PC4_SimpleProcessor_basecode/cpuone-base/imem.qip
source_file = 1, C:/Users/xs90/Desktop/ECE550_PC4/PC4_SimpleProcessor_basecode/cpuone-base/imem.v
source_file = 1, C:/Users/xs90/Desktop/ECE550_PC4/PC4_SimpleProcessor_basecode/cpuone-base/dmem.qip
source_file = 1, C:/Users/xs90/Desktop/ECE550_PC4/PC4_SimpleProcessor_basecode/cpuone-base/dffe.v
source_file = 1, C:/Users/xs90/Desktop/ECE550_PC4/PC4_SimpleProcessor_basecode/cpuone-base/div4_clk.v
source_file = 1, c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/aglobal170.inc
source_file = 1, c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/Users/xs90/Desktop/ECE550_PC4/PC4_SimpleProcessor_basecode/cpuone-base/db/altsyncram_dua1.tdf
source_file = 1, C:/Users/xs90/Desktop/ECE550_PC4/PC4_SimpleProcessor_basecode/cpuone-base/mif_outputs/overflow.mif
source_file = 1, C:/Users/xs90/Desktop/ECE550_PC4/PC4_SimpleProcessor_basecode/cpuone-base/db/altsyncram_0jf1.tdf
design_name = skeleton
instance = comp, \imem_clock~output , imem_clock~output, skeleton, 1
instance = comp, \dmem_clock~output , dmem_clock~output, skeleton, 1
instance = comp, \processor_clock~output , processor_clock~output, skeleton, 1
instance = comp, \regfile_clock~output , regfile_clock~output, skeleton, 1
instance = comp, \clock~input , clock~input, skeleton, 1
instance = comp, \clock~inputclkctrl , clock~inputclkctrl, skeleton, 1
instance = comp, \my_div4_clk|counter[0]~1 , my_div4_clk|counter[0]~1, skeleton, 1
instance = comp, \reset~input , reset~input, skeleton, 1
instance = comp, \reset~inputclkctrl , reset~inputclkctrl, skeleton, 1
instance = comp, \my_div4_clk|counter[0] , my_div4_clk|counter[0], skeleton, 1
instance = comp, \my_div4_clk|counter[1]~0 , my_div4_clk|counter[1]~0, skeleton, 1
instance = comp, \my_div4_clk|counter[1] , my_div4_clk|counter[1], skeleton, 1
instance = comp, \my_div4_clk|div4_clk~0 , my_div4_clk|div4_clk~0, skeleton, 1
instance = comp, \my_div4_clk|div4_clk , my_div4_clk|div4_clk, skeleton, 1
design_name = hard_block
instance = comp, \~ALTERA_ASDO_DATA1~~ibuf , ~ALTERA_ASDO_DATA1~~ibuf, hard_block, 1
instance = comp, \~ALTERA_FLASH_nCE_nCSO~~ibuf , ~ALTERA_FLASH_nCE_nCSO~~ibuf, hard_block, 1
instance = comp, \~ALTERA_DATA0~~ibuf , ~ALTERA_DATA0~~ibuf, hard_block, 1
