[02:39:05] VERBOSE  Resolved PDK variant ihp-sg13g2.                                                                      cli.py:435
[02:39:05] INFO     Starting a new run of the 'Classic' flow with the tag 'RUN_2025-09-01_02-39-05'.                     flow.py:656
[02:39:05] INFO     Starting…                                                                                      sequential.py:339
────────────────────────────────────────────────────────── Verilator Lint ──────────────────────────────────────────────────────────
[02:39:05] VERBOSE  Running 'Verilator.Lint' at 'runs/RUN_2025-09-01_02-39-05/01-verilator-lint'…                       step.py:1140
[02:39:05] VERBOSE  Logging subprocess to 'runs/RUN_2025-09-01_02-39-05/01-verilator-lint/verilator-lint.log'…          step.py:1340
%Warning-WIDTHEXPAND: /home/cmaier/EDA/PUDDING/src/heichips25_pudding.sv:68:6: Input port connection 'EN' expects 4 bits on the pin 
connection, but pin connection's VARREF 'ena' generates 1 bits.                                                                     
: ... note: In instance 'heichips25_pudding'                                                                                        
68 |     .EN(ena),                                                                                                                  
|      ^~                                                                                                                           
... For warning description see https://verilator.org/warn/WIDTHEXPAND?v=5.038                                                      
... Use "/* verilator lint_off WIDTHEXPAND */" and lint_on around source to disable this message.                                   
%Warning-WIDTHEXPAND: /home/cmaier/EDA/PUDDING/src/heichips25_pudding.sv:69:10: Operator NOT expects 4 bits on the LHS, but LHS's   
VARREF 'ena' generates 1 bits.                                                                                                      
: ... note: In instance 'heichips25_pudding'                                                                                        
69 |     .ENB(~ena),                                                                                                                
|          ^                                                                                                                        
%Warning-WIDTHEXPAND: /home/cmaier/EDA/PUDDING/src/heichips25_pudding.sv:77:6: Input port connection 'EN' expects 4 bits on the pin 
connection, but pin connection's VARREF 'ena' generates 1 bits.                                                                     
: ... note: In instance 'heichips25_pudding'                                                                                        
77 |     .EN(ena),                                                                                                                  
|      ^~                                                                                                                           
%Warning-WIDTHEXPAND: /home/cmaier/EDA/PUDDING/src/heichips25_pudding.sv:78:10: Operator NOT expects 4 bits on the LHS, but LHS's   
VARREF 'ena' generates 1 bits.                                                                                                      
: ... note: In instance 'heichips25_pudding'                                                                                        
78 |     .ENB(~ena),                                                                                                                
|          ^                                                                                                                        
%Warning-UNUSEDSIGNAL: /home/cmaier/EDA/PUDDING/src/dac2u128out4in.v:6:19: Signal is not used: 'ON'                                 
: ... note: In instance 'heichips25_pudding.dacH'                                                                                   
6 |     input [127:0] ON,                                                                                                           
|                   ^~                                                                                                              
... For warning description see https://verilator.org/warn/UNUSEDSIGNAL?v=5.038                                                     
... Use "/* verilator lint_off UNUSEDSIGNAL */" and lint_on around source to disable this message.                                  
%Warning-UNUSEDSIGNAL: /home/cmaier/EDA/PUDDING/src/dac2u128out4in.v:7:19: Signal is not used: 'ONB'                                
: ... note: In instance 'heichips25_pudding.dacH'                                                                                   
7 |     input [127:0] ONB,                                                                                                          
|                   ^~~                                                                                                             
%Warning-UNUSEDSIGNAL: /home/cmaier/EDA/PUDDING/src/dac2u128out4in.v:8:17: Signal is not used: 'EN'                                 
: ... note: In instance 'heichips25_pudding.dacH'                                                                                   
8 |     input [3:0] EN,                                                                                                             
|                 ^~                                                                                                                
%Warning-UNUSEDSIGNAL: /home/cmaier/EDA/PUDDING/src/dac2u128out4in.v:9:17: Signal is not used: 'ENB'                                
: ... note: In instance 'heichips25_pudding.dacH'                                                                                   
9 |     input [3:0] ENB,                                                                                                            
|                 ^~~                                                                                                               
- V e r i l a t i o n   R e p o r t: Verilator 5.038 2025-07-08 rev v5.038                                                          
- Verilator: Built from 0.123 MB sources in 87 modules, into 0.016 MB in 5 C++ files needing 0.000 MB                               
- Verilator: Walltime 0.015 s (elab=0.002, cvt=0.005, bld=0.000); cpu 0.015 s on 1 threads; alloced 10.801 MB                       
──────────────────────────────────────────────────── Lint Timing Errors Checker ────────────────────────────────────────────────────
[02:39:05] VERBOSE  Running 'Checker.LintTimingConstructs' at                                                           step.py:1140
                    'runs/RUN_2025-09-01_02-39-05/02-checker-linttimingconstructs'…                                                 
[02:39:05] INFO     Check for Lint Timing Errors clear.                                                               checker.py:413
─────────────────────────────────────────────────────── Lint Errors Checker ────────────────────────────────────────────────────────
[02:39:05] VERBOSE  Running 'Checker.LintErrors' at 'runs/RUN_2025-09-01_02-39-05/03-checker-linterrors'…               step.py:1140
[02:39:05] INFO     Check for Lint errors clear.                                                                      checker.py:132
────────────────────────────────────────────────────── Lint Warnings Checker ───────────────────────────────────────────────────────
[02:39:05] VERBOSE  Running 'Checker.LintWarnings' at 'runs/RUN_2025-09-01_02-39-05/04-checker-lintwarnings'…           step.py:1140
[02:39:05] WARNING  8 Lint warnings found.                                                                            checker.py:123
─────────────────────────────────────────────────────── Generate JSON Header ───────────────────────────────────────────────────────
[02:39:05] VERBOSE  Running 'Yosys.JsonHeader' at 'runs/RUN_2025-09-01_02-39-05/05-yosys-jsonheader'…                   step.py:1140
[02:39:06] VERBOSE  Logging subprocess to 'runs/RUN_2025-09-01_02-39-05/05-yosys-jsonheader/yosys-jsonheader.log'…      step.py:1340
                                                                                                                                    
/----------------------------------------------------------------------------\                                                      
|  yosys -- Yosys Open SYnthesis Suite                                       |                                                      
|  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |                                                      
|  Distributed under an ISC-like license, type "license" to see terms        |                                                      
\----------------------------------------------------------------------------/                                                      
Yosys 0.54 (git sha1 db72ec3bde296a9512b2d1e6fabf81cfb07c2c1b, clang++ 19.1.7 -fPIC -O3)                                            
                                                                                                                                    
1. Executing Verilog-2005 frontend:                                                                                                 
/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-09-01_02-39-05/tmp/a4c5221699744011bb063b1d673012de.bb.v                           
Parsing SystemVerilog input from                                                                                                    
`/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-09-01_02-39-05/tmp/a4c5221699744011bb063b1d673012de.bb.v' to AST representation.  
Generating RTLIL representation for module `\sg13g2_a21o_1'.                                                                        
Generating RTLIL representation for module `\sg13g2_a21o_2'.                                                                        
Generating RTLIL representation for module `\sg13g2_a21oi_1'.                                                                       
Generating RTLIL representation for module `\sg13g2_a21oi_2'.                                                                       
Generating RTLIL representation for module `\sg13g2_a221oi_1'.                                                                      
Generating RTLIL representation for module `\sg13g2_a22oi_1'.                                                                       
Generating RTLIL representation for module `\sg13g2_and2_1'.                                                                        
Generating RTLIL representation for module `\sg13g2_and2_2'.                                                                        
Generating RTLIL representation for module `\sg13g2_and3_1'.                                                                        
Generating RTLIL representation for module `\sg13g2_and3_2'.                                                                        
Generating RTLIL representation for module `\sg13g2_and4_1'.                                                                        
Generating RTLIL representation for module `\sg13g2_and4_2'.                                                                        
Generating RTLIL representation for module `\sg13g2_antennanp'.                                                                     
Generating RTLIL representation for module `\sg13g2_buf_1'.                                                                         
Generating RTLIL representation for module `\sg13g2_buf_16'.                                                                        
Generating RTLIL representation for module `\sg13g2_buf_2'.                                                                         
Generating RTLIL representation for module `\sg13g2_buf_4'.                                                                         
Generating RTLIL representation for module `\sg13g2_buf_8'.                                                                         
Generating RTLIL representation for module `\sg13g2_decap_4'.                                                                       
Generating RTLIL representation for module `\sg13g2_decap_8'.                                                                       
Generating RTLIL representation for module `\sg13g2_dfrbp_1'.                                                                       
Generating RTLIL representation for module `\sg13g2_dfrbp_2'.                                                                       
Generating RTLIL representation for module `\sg13g2_dfrbpq_1'.                                                                      
Generating RTLIL representation for module `\sg13g2_dfrbpq_2'.                                                                      
Generating RTLIL representation for module `\sg13g2_dlhq_1'.                                                                        
Generating RTLIL representation for module `\sg13g2_dlhr_1'.                                                                        
Generating RTLIL representation for module `\sg13g2_dlhrq_1'.                                                                       
Generating RTLIL representation for module `\sg13g2_dllr_1'.                                                                        
Generating RTLIL representation for module `\sg13g2_dllrq_1'.                                                                       
Generating RTLIL representation for module `\sg13g2_dlygate4sd1_1'.                                                                 
Generating RTLIL representation for module `\sg13g2_dlygate4sd2_1'.                                                                 
Generating RTLIL representation for module `\sg13g2_dlygate4sd3_1'.                                                                 
Generating RTLIL representation for module `\sg13g2_ebufn_2'.                                                                       
Generating RTLIL representation for module `\sg13g2_ebufn_4'.                                                                       
Generating RTLIL representation for module `\sg13g2_ebufn_8'.                                                                       
Generating RTLIL representation for module `\sg13g2_einvn_2'.                                                                       
Generating RTLIL representation for module `\sg13g2_einvn_4'.                                                                       
Generating RTLIL representation for module `\sg13g2_einvn_8'.                                                                       
Generating RTLIL representation for module `\sg13g2_fill_1'.                                                                        
Generating RTLIL representation for module `\sg13g2_fill_2'.                                                                        
Generating RTLIL representation for module `\sg13g2_fill_4'.                                                                        
Generating RTLIL representation for module `\sg13g2_fill_8'.                                                                        
Generating RTLIL representation for module `\sg13g2_inv_1'.                                                                         
Generating RTLIL representation for module `\sg13g2_inv_16'.                                                                        
Generating RTLIL representation for module `\sg13g2_inv_2'.                                                                         
Generating RTLIL representation for module `\sg13g2_inv_4'.                                                                         
Generating RTLIL representation for module `\sg13g2_inv_8'.                                                                         
Generating RTLIL representation for module `\sg13g2_lgcp_1'.                                                                        
Generating RTLIL representation for module `\sg13g2_mux2_1'.                                                                        
Generating RTLIL representation for module `\sg13g2_mux2_2'.                                                                        
Generating RTLIL representation for module `\sg13g2_mux4_1'.                                                                        
Generating RTLIL representation for module `\sg13g2_nand2_1'.                                                                       
Generating RTLIL representation for module `\sg13g2_nand2_2'.                                                                       
Generating RTLIL representation for module `\sg13g2_nand2b_1'.                                                                      
Generating RTLIL representation for module `\sg13g2_nand2b_2'.                                                                      
Generating RTLIL representation for module `\sg13g2_nand3_1'.                                                                       
Generating RTLIL representation for module `\sg13g2_nand3b_1'.                                                                      
Generating RTLIL representation for module `\sg13g2_nand4_1'.                                                                       
Generating RTLIL representation for module `\sg13g2_nor2_1'.                                                                        
Generating RTLIL representation for module `\sg13g2_nor2_2'.                                                                        
Generating RTLIL representation for module `\sg13g2_nor2b_1'.                                                                       
Generating RTLIL representation for module `\sg13g2_nor2b_2'.                                                                       
Generating RTLIL representation for module `\sg13g2_nor3_1'.                                                                        
Generating RTLIL representation for module `\sg13g2_nor3_2'.                                                                        
Generating RTLIL representation for module `\sg13g2_nor4_1'.                                                                        
Generating RTLIL representation for module `\sg13g2_nor4_2'.                                                                        
Generating RTLIL representation for module `\sg13g2_o21ai_1'.                                                                       
Generating RTLIL representation for module `\sg13g2_or2_1'.                                                                         
Generating RTLIL representation for module `\sg13g2_or2_2'.                                                                         
Generating RTLIL representation for module `\sg13g2_or3_1'.                                                                         
Generating RTLIL representation for module `\sg13g2_or3_2'.                                                                         
Generating RTLIL representation for module `\sg13g2_or4_1'.                                                                         
Generating RTLIL representation for module `\sg13g2_or4_2'.                                                                         
Generating RTLIL representation for module `\sg13g2_sdfbbp_1'.                                                                      
Generating RTLIL representation for module `\sg13g2_sdfrbp_1'.                                                                      
Generating RTLIL representation for module `\sg13g2_sdfrbp_2'.                                                                      
Generating RTLIL representation for module `\sg13g2_sdfrbpq_1'.                                                                     
Generating RTLIL representation for module `\sg13g2_sdfrbpq_2'.                                                                     
Generating RTLIL representation for module `\sg13g2_sighold'.                                                                       
Generating RTLIL representation for module `\sg13g2_slgcp_1'.                                                                       
Generating RTLIL representation for module `\sg13g2_tiehi'.                                                                         
Generating RTLIL representation for module `\sg13g2_tielo'.                                                                         
Generating RTLIL representation for module `\sg13g2_xnor2_1'.                                                                       
Generating RTLIL representation for module `\sg13g2_xor2_1'.                                                                        
Successfully finished Verilog frontend.                                                                                             
wtaf                                                                                                                                
                                                                                                                                    
2. Executing Verilog-2005 frontend: /home/cmaier/EDA/PUDDING/src/heichips25_pudding.sv                                              
Parsing SystemVerilog input from `/home/cmaier/EDA/PUDDING/src/heichips25_pudding.sv' to AST representation.                        
Storing AST representation for module `$abstract\heichips25_pudding'.                                                               
Successfully finished Verilog frontend.                                                                                             
                                                                                                                                    
3. Executing Verilog-2005 frontend: /home/cmaier/EDA/PUDDING/src/dac2u128out4in.v                                                   
Parsing SystemVerilog input from `/home/cmaier/EDA/PUDDING/src/dac2u128out4in.v' to AST representation.                             
Storing AST representation for module `$abstract\dac2u128out4in'.                                                                   
Successfully finished Verilog frontend.                                                                                             
                                                                                                                                    
4. Executing HIERARCHY pass (managing design hierarchy).                                                                            
                                                                                                                                    
5. Executing AST frontend in derive mode using pre-parsed AST for module `\heichips25_pudding'.                                     
Generating RTLIL representation for module `\heichips25_pudding'.                                                                   
                                                                                                                                    
5.1. Analyzing design hierarchy..                                                                                                   
Top module:  \heichips25_pudding                                                                                                    
                                                                                                                                    
5.2. Analyzing design hierarchy..                                                                                                   
Top module:  \heichips25_pudding                                                                                                    
                                                                                                                                    
5.3. Analyzing design hierarchy..                                                                                                   
Top module:  \heichips25_pudding                                                                                                    
Removing unused module `$abstract\heichips25_pudding'.                                                                              
Removed 1 unused modules.                                                                                                           
Warning: Resizing cell port heichips25_pudding.dacH.ENB from 1 bits to 4 bits.                                                      
Warning: Resizing cell port heichips25_pudding.dacH.EN from 1 bits to 4 bits.                                                       
Warning: Resizing cell port heichips25_pudding.dacL.ENB from 1 bits to 4 bits.                                                      
Warning: Resizing cell port heichips25_pudding.dacL.EN from 1 bits to 4 bits.                                                       
Renaming module heichips25_pudding to heichips25_pudding.                                                                           
                                                                                                                                    
6. Executing PROC pass (convert processes to netlists).                                                                             
                                                                                                                                    
6.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).                                                         
Cleaned up 0 empty switches.                                                                                                        
                                                                                                                                    
6.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).                                                         
Marked 3 switch rules as full_case in process $proc$/home/cmaier/EDA/PUDDING/src/heichips25_pudding.sv:37$2 in module               
heichips25_pudding.                                                                                                                 
Removed a total of 0 dead cases.                                                                                                    
                                                                                                                                    
6.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).                                                         
Removed 0 redundant assignments.                                                                                                    
Promoted 0 assignments to connections.                                                                                              
                                                                                                                                    
6.4. Executing PROC_INIT pass (extract init attributes).                                                                            
                                                                                                                                    
6.5. Executing PROC_ARST pass (detect async resets in processes).                                                                   
                                                                                                                                    
6.6. Executing PROC_ROM pass (convert switches to ROMs).                                                                            
Converted 0 switches.                                                                                                               
<suppressed ~4 debug messages>                                                                                                      
                                                                                                                                    
6.7. Executing PROC_MUX pass (convert decision trees to multiplexers).                                                              
Creating decoders for process `\heichips25_pudding.$proc$/home/cmaier/EDA/PUDDING/src/heichips25_pudding.sv:37$2'.                  
1/2: $0\state[127:0]                                                                                                                
2/2: $0\daisychain[127:0]                                                                                                           
                                                                                                                                    
6.8. Executing PROC_DLATCH pass (convert process syncs to latches).                                                                 
                                                                                                                                    
6.9. Executing PROC_DFF pass (convert process syncs to FFs).                                                                        
Creating register for signal `\heichips25_pudding.\daisychain' using process                                                        
`\heichips25_pudding.$proc$/home/cmaier/EDA/PUDDING/src/heichips25_pudding.sv:37$2'.                                                
created $dff cell `$procdff$28' with positive edge clock.                                                                           
Creating register for signal `\heichips25_pudding.\state' using process                                                             
`\heichips25_pudding.$proc$/home/cmaier/EDA/PUDDING/src/heichips25_pudding.sv:37$2'.                                                
created $dff cell `$procdff$29' with positive edge clock.                                                                           
                                                                                                                                    
6.10. Executing PROC_MEMWR pass (convert process memory writes to cells).                                                           
                                                                                                                                    
6.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).                                                        
Found and cleaned up 4 empty switches in `\heichips25_pudding.$proc$/home/cmaier/EDA/PUDDING/src/heichips25_pudding.sv:37$2'.       
Removing empty process `heichips25_pudding.$proc$/home/cmaier/EDA/PUDDING/src/heichips25_pudding.sv:37$2'.                          
Cleaned up 4 empty switches.                                                                                                        
                                                                                                                                    
6.12. Executing OPT_EXPR pass (perform const folding).                                                                              
Optimizing module heichips25_pudding.                                                                                               
<suppressed ~2 debug messages>                                                                                                      
                                                                                                                                    
7. Executing FLATTEN pass (flatten design).                                                                                         
                                                                                                                                    
8. Executing OPT_CLEAN pass (remove unused cells and wires).                                                                        
Finding unused cells or wires in module \heichips25_pudding..                                                                       
Removed 2 unused cells and 16 unused wires.                                                                                         
<suppressed ~8 debug messages>                                                                                                      
──────────────────────────────────────────────────────────── Synthesis ─────────────────────────────────────────────────────────────
[02:39:06] VERBOSE  Running 'Yosys.Synthesis' at 'runs/RUN_2025-09-01_02-39-05/06-yosys-synthesis'…                     step.py:1140
[02:39:06] VERBOSE  Logging subprocess to 'runs/RUN_2025-09-01_02-39-05/06-yosys-synthesis/yosys-synthesis.log'…        step.py:1340
                                                                                                                                    
/----------------------------------------------------------------------------\                                                      
|  yosys -- Yosys Open SYnthesis Suite                                       |                                                      
|  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |                                                      
|  Distributed under an ISC-like license, type "license" to see terms        |                                                      
\----------------------------------------------------------------------------/                                                      
Yosys 0.54 (git sha1 db72ec3bde296a9512b2d1e6fabf81cfb07c2c1b, clang++ 19.1.7 -fPIC -O3)                                            
                                                                                                                                    
1. Executing Liberty frontend:                                                                                                      
/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/cb7daaa8901016cf7c5d272dfa322c41f024931f/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_s
tdcell_typ_1p20V_25C.lib                                                                                                            
Imported 84 cell types from liberty file.                                                                                           
[INFO] Using SDC file '/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-09-01_02-39-05/06-yosys-synthesis/synthesis.abc.sdc' for    
ABC…wtaf                                                                                                                            
                                                                                                                                    
2. Executing Verilog-2005 frontend: /home/cmaier/EDA/PUDDING/src/heichips25_pudding.sv                                              
Parsing SystemVerilog input from `/home/cmaier/EDA/PUDDING/src/heichips25_pudding.sv' to AST representation.                        
Storing AST representation for module `$abstract\heichips25_pudding'.                                                               
Successfully finished Verilog frontend.                                                                                             
                                                                                                                                    
3. Executing Verilog-2005 frontend: /home/cmaier/EDA/PUDDING/src/dac2u128out4in.v                                                   
Parsing SystemVerilog input from `/home/cmaier/EDA/PUDDING/src/dac2u128out4in.v' to AST representation.                             
Storing AST representation for module `$abstract\dac2u128out4in'.                                                                   
Successfully finished Verilog frontend.                                                                                             
                                                                                                                                    
4. Executing HIERARCHY pass (managing design hierarchy).                                                                            
                                                                                                                                    
5. Executing AST frontend in derive mode using pre-parsed AST for module `\heichips25_pudding'.                                     
Generating RTLIL representation for module `\heichips25_pudding'.                                                                   
                                                                                                                                    
5.1. Analyzing design hierarchy..                                                                                                   
Top module:  \heichips25_pudding                                                                                                    
                                                                                                                                    
5.2. Analyzing design hierarchy..                                                                                                   
Top module:  \heichips25_pudding                                                                                                    
                                                                                                                                    
5.3. Analyzing design hierarchy..                                                                                                   
Top module:  \heichips25_pudding                                                                                                    
Removing unused module `$abstract\heichips25_pudding'.                                                                              
Removed 1 unused modules.                                                                                                           
Warning: Resizing cell port heichips25_pudding.dacH.ENB from 1 bits to 4 bits.                                                      
Warning: Resizing cell port heichips25_pudding.dacH.EN from 1 bits to 4 bits.                                                       
Warning: Resizing cell port heichips25_pudding.dacL.ENB from 1 bits to 4 bits.                                                      
Warning: Resizing cell port heichips25_pudding.dacL.EN from 1 bits to 4 bits.                                                       
Renaming module heichips25_pudding to heichips25_pudding.                                                                           
                                                                                                                                    
6. Generating Graphviz representation of design.                                                                                    
Writing dot description to `/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-09-01_02-39-05/06-yosys-synthesis/hierarchy.dot'.      
Dumping module heichips25_pudding to page 1.                                                                                        
                                                                                                                                    
7. Executing ATTRMAP pass (move or copy attributes).                                                                                
                                                                                                                                    
8. Executing TRIBUF pass.                                                                                                           
                                                                                                                                    
9. Executing HIERARCHY pass (managing design hierarchy).                                                                            
                                                                                                                                    
9.1. Analyzing design hierarchy..                                                                                                   
Top module:  \heichips25_pudding                                                                                                    
                                                                                                                                    
9.2. Analyzing design hierarchy..                                                                                                   
Top module:  \heichips25_pudding                                                                                                    
Removed 0 unused modules.                                                                                                           
                                                                                                                                    
10. Executing PROC_CLEAN pass (remove empty switches from decision trees).                                                          
Cleaned up 0 empty switches.                                                                                                        
                                                                                                                                    
11. Executing PROC_RMDEAD pass (remove dead branches from decision trees).                                                          
Marked 3 switch rules as full_case in process $proc$/home/cmaier/EDA/PUDDING/src/heichips25_pudding.sv:37$2 in module               
heichips25_pudding.                                                                                                                 
Removed a total of 0 dead cases.                                                                                                    
                                                                                                                                    
12. Executing PROC_PRUNE pass (remove redundant assignments in processes).                                                          
Removed 0 redundant assignments.                                                                                                    
Promoted 0 assignments to connections.                                                                                              
                                                                                                                                    
13. Executing PROC_INIT pass (extract init attributes).                                                                             
                                                                                                                                    
14. Executing PROC_ARST pass (detect async resets in processes).                                                                    
                                                                                                                                    
15. Executing PROC_ROM pass (convert switches to ROMs).                                                                             
Converted 0 switches.                                                                                                               
<suppressed ~4 debug messages>                                                                                                      
                                                                                                                                    
16. Executing PROC_MUX pass (convert decision trees to multiplexers).                                                               
Creating decoders for process `\heichips25_pudding.$proc$/home/cmaier/EDA/PUDDING/src/heichips25_pudding.sv:37$2'.                  
1/2: $0\state[127:0]                                                                                                                
2/2: $0\daisychain[127:0]                                                                                                           
                                                                                                                                    
17. Executing PROC_DLATCH pass (convert process syncs to latches).                                                                  
                                                                                                                                    
18. Executing PROC_DFF pass (convert process syncs to FFs).                                                                         
Creating register for signal `\heichips25_pudding.\daisychain' using process                                                        
`\heichips25_pudding.$proc$/home/cmaier/EDA/PUDDING/src/heichips25_pudding.sv:37$2'.                                                
created $dff cell `$procdff$28' with positive edge clock.                                                                           
Creating register for signal `\heichips25_pudding.\state' using process                                                             
`\heichips25_pudding.$proc$/home/cmaier/EDA/PUDDING/src/heichips25_pudding.sv:37$2'.                                                
created $dff cell `$procdff$29' with positive edge clock.                                                                           
                                                                                                                                    
19. Executing PROC_MEMWR pass (convert process memory writes to cells).                                                             
                                                                                                                                    
20. Executing PROC_CLEAN pass (remove empty switches from decision trees).                                                          
Found and cleaned up 4 empty switches in `\heichips25_pudding.$proc$/home/cmaier/EDA/PUDDING/src/heichips25_pudding.sv:37$2'.       
Removing empty process `heichips25_pudding.$proc$/home/cmaier/EDA/PUDDING/src/heichips25_pudding.sv:37$2'.                          
Cleaned up 4 empty switches.                                                                                                        
                                                                                                                                    
21. Executing CHECK pass (checking for obvious problems).                                                                           
Checking module heichips25_pudding...                                                                                               
Found and reported 0 problems.                                                                                                      
                                                                                                                                    
22. Executing OPT_EXPR pass (perform const folding).                                                                                
Optimizing module heichips25_pudding.                                                                                               
<suppressed ~2 debug messages>                                                                                                      
                                                                                                                                    
23. Executing FLATTEN pass (flatten design).                                                                                        
                                                                                                                                    
24. Executing OPT_EXPR pass (perform const folding).                                                                                
Optimizing module heichips25_pudding.                                                                                               
                                                                                                                                    
25. Executing OPT_CLEAN pass (remove unused cells and wires).                                                                       
Finding unused cells or wires in module \heichips25_pudding..                                                                       
Removed 2 unused cells and 12 unused wires.                                                                                         
<suppressed ~4 debug messages>                                                                                                      
                                                                                                                                    
26. Executing OPT_EXPR pass (perform const folding).                                                                                
Optimizing module heichips25_pudding.                                                                                               
                                                                                                                                    
27. Executing OPT_MERGE pass (detect identical cells).                                                                              
Finding identical cells in module `\heichips25_pudding'.                                                                            
<suppressed ~3 debug messages>                                                                                                      
Removed a total of 1 cells.                                                                                                         
                                                                                                                                    
28. Executing OPT_MUXTREE pass (detect dead branches in mux trees).                                                                 
Running muxtree optimizer on module \heichips25_pudding..                                                                           
Creating internal representation of mux trees.                                                                                      
Evaluating internal representation of mux trees.                                                                                    
Analyzing evaluation results.                                                                                                       
Removed 0 multiplexer ports.                                                                                                        
<suppressed ~2 debug messages>                                                                                                      
                                                                                                                                    
29. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).                                                             
Optimizing cells in module \heichips25_pudding.                                                                                     
Performed a total of 0 changes.                                                                                                     
                                                                                                                                    
30. Executing OPT_MERGE pass (detect identical cells).                                                                              
Finding identical cells in module `\heichips25_pudding'.                                                                            
<suppressed ~3 debug messages>                                                                                                      
Removed a total of 1 cells.                                                                                                         
                                                                                                                                    
31. Executing OPT_DFF pass (perform DFF optimizations).                                                                             
                                                                                                                                    
32. Executing OPT_CLEAN pass (remove unused cells and wires).                                                                       
Finding unused cells or wires in module \heichips25_pudding..                                                                       
Removed 0 unused cells and 2 unused wires.                                                                                          
<suppressed ~1 debug messages>                                                                                                      
                                                                                                                                    
33. Executing OPT_EXPR pass (perform const folding).                                                                                
Optimizing module heichips25_pudding.                                                                                               
                                                                                                                                    
34. Rerunning OPT passes. (Maybe there is more to do…)                                                                              
                                                                                                                                    
35. Executing OPT_MUXTREE pass (detect dead branches in mux trees).                                                                 
Running muxtree optimizer on module \heichips25_pudding..                                                                           
Creating internal representation of mux trees.                                                                                      
Evaluating internal representation of mux trees.                                                                                    
Analyzing evaluation results.                                                                                                       
Removed 0 multiplexer ports.                                                                                                        
<suppressed ~3 debug messages>                                                                                                      
                                                                                                                                    
36. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).                                                             
Optimizing cells in module \heichips25_pudding.                                                                                     
Performed a total of 0 changes.                                                                                                     
                                                                                                                                    
37. Executing OPT_MERGE pass (detect identical cells).                                                                              
Finding identical cells in module `\heichips25_pudding'.                                                                            
Removed a total of 0 cells.                                                                                                         
                                                                                                                                    
38. Executing OPT_DFF pass (perform DFF optimizations).                                                                             
                                                                                                                                    
39. Executing OPT_CLEAN pass (remove unused cells and wires).                                                                       
Finding unused cells or wires in module \heichips25_pudding..                                                                       
                                                                                                                                    
40. Executing OPT_EXPR pass (perform const folding).                                                                                
Optimizing module heichips25_pudding.                                                                                               
                                                                                                                                    
41. Executing FSM pass (extract and optimize FSM).                                                                                  
                                                                                                                                    
41.1. Executing FSM_DETECT pass (finding FSMs in design).                                                                           
                                                                                                                                    
41.2. Executing FSM_EXTRACT pass (extracting FSM from design).                                                                      
                                                                                                                                    
41.3. Executing FSM_OPT pass (simple optimizations of FSMs).                                                                        
                                                                                                                                    
41.4. Executing OPT_CLEAN pass (remove unused cells and wires).                                                                     
Finding unused cells or wires in module \heichips25_pudding..                                                                       
                                                                                                                                    
41.5. Executing FSM_OPT pass (simple optimizations of FSMs).                                                                        
                                                                                                                                    
41.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).                                                                  
                                                                                                                                    
41.7. Executing FSM_INFO pass (dumping all available information on FSM cells).                                                     
                                                                                                                                    
41.8. Executing FSM_MAP pass (mapping FSMs to basic logic).                                                                         
                                                                                                                                    
42. Executing OPT_EXPR pass (perform const folding).                                                                                
Optimizing module heichips25_pudding.                                                                                               
                                                                                                                                    
43. Executing OPT_MERGE pass (detect identical cells).                                                                              
Finding identical cells in module `\heichips25_pudding'.                                                                            
Removed a total of 0 cells.                                                                                                         
                                                                                                                                    
44. Executing OPT_MUXTREE pass (detect dead branches in mux trees).                                                                 
Running muxtree optimizer on module \heichips25_pudding..                                                                           
Creating internal representation of mux trees.                                                                                      
Evaluating internal representation of mux trees.                                                                                    
Analyzing evaluation results.                                                                                                       
Removed 0 multiplexer ports.                                                                                                        
<suppressed ~3 debug messages>                                                                                                      
                                                                                                                                    
45. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).                                                             
Optimizing cells in module \heichips25_pudding.                                                                                     
Performed a total of 0 changes.                                                                                                     
                                                                                                                                    
46. Executing OPT_MERGE pass (detect identical cells).                                                                              
Finding identical cells in module `\heichips25_pudding'.                                                                            
Removed a total of 0 cells.                                                                                                         
                                                                                                                                    
47. Executing OPT_DFF pass (perform DFF optimizations).                                                                             
Adding SRST signal on $procdff$29 ($dff) from module heichips25_pudding (D = $procmux$12_Y, Q = \state, rval =                      
128'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
).                                                                                                                                  
Adding EN signal on $auto$ff.cc:266:slice$30 ($sdff) from module heichips25_pudding (D = $procmux$10_Y, Q = \state).                
Adding SRST signal on $procdff$28 ($dff) from module heichips25_pudding (D = $procmux$23_Y, Q = \daisychain, rval =                 
128'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
).                                                                                                                                  
Adding EN signal on $auto$ff.cc:266:slice$32 ($sdff) from module heichips25_pudding (D = $procmux$23_Y, Q = \daisychain).           
                                                                                                                                    
48. Executing OPT_CLEAN pass (remove unused cells and wires).                                                                       
Finding unused cells or wires in module \heichips25_pudding..                                                                       
Removed 3 unused cells and 3 unused wires.                                                                                          
<suppressed ~4 debug messages>                                                                                                      
                                                                                                                                    
49. Executing OPT_EXPR pass (perform const folding).                                                                                
Optimizing module heichips25_pudding.                                                                                               
<suppressed ~1 debug messages>                                                                                                      
                                                                                                                                    
50. Rerunning OPT passes. (Maybe there is more to do…)                                                                              
                                                                                                                                    
51. Executing OPT_MUXTREE pass (detect dead branches in mux trees).                                                                 
Running muxtree optimizer on module \heichips25_pudding..                                                                           
Creating internal representation of mux trees.                                                                                      
Evaluating internal representation of mux trees.                                                                                    
Analyzing evaluation results.                                                                                                       
Removed 0 multiplexer ports.                                                                                                        
<suppressed ~2 debug messages>                                                                                                      
                                                                                                                                    
52. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).                                                             
Optimizing cells in module \heichips25_pudding.                                                                                     
Performed a total of 0 changes.                                                                                                     
                                                                                                                                    
53. Executing OPT_MERGE pass (detect identical cells).                                                                              
Finding identical cells in module `\heichips25_pudding'.                                                                            
Removed a total of 0 cells.                                                                                                         
                                                                                                                                    
54. Executing OPT_DFF pass (perform DFF optimizations).                                                                             
                                                                                                                                    
55. Executing OPT_CLEAN pass (remove unused cells and wires).                                                                       
Finding unused cells or wires in module \heichips25_pudding..                                                                       
                                                                                                                                    
56. Executing OPT_EXPR pass (perform const folding).                                                                                
Optimizing module heichips25_pudding.                                                                                               
                                                                                                                                    
57. Executing WREDUCE pass (reducing word size of cells).                                                                           
                                                                                                                                    
58. Executing PEEPOPT pass (run peephole optimizers).                                                                               
                                                                                                                                    
59. Executing OPT_CLEAN pass (remove unused cells and wires).                                                                       
Finding unused cells or wires in module \heichips25_pudding..                                                                       
                                                                                                                                    
60. Executing ALUMACC pass (create $alu and $macc cells).                                                                           
Extracting $alu and $macc cells in module heichips25_pudding:                                                                       
created 0 $alu and 0 $macc cells.                                                                                                   
                                                                                                                                    
61. Executing SHARE pass (SAT-based resource sharing).                                                                              
                                                                                                                                    
62. Executing OPT_EXPR pass (perform const folding).                                                                                
Optimizing module heichips25_pudding.                                                                                               
                                                                                                                                    
63. Executing OPT_MERGE pass (detect identical cells).                                                                              
Finding identical cells in module `\heichips25_pudding'.                                                                            
Removed a total of 0 cells.                                                                                                         
                                                                                                                                    
64. Executing OPT_MUXTREE pass (detect dead branches in mux trees).                                                                 
Running muxtree optimizer on module \heichips25_pudding..                                                                           
Creating internal representation of mux trees.                                                                                      
Evaluating internal representation of mux trees.                                                                                    
Analyzing evaluation results.                                                                                                       
Removed 0 multiplexer ports.                                                                                                        
<suppressed ~2 debug messages>                                                                                                      
                                                                                                                                    
65. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).                                                             
Optimizing cells in module \heichips25_pudding.                                                                                     
Performed a total of 0 changes.                                                                                                     
                                                                                                                                    
66. Executing OPT_MERGE pass (detect identical cells).                                                                              
Finding identical cells in module `\heichips25_pudding'.                                                                            
Removed a total of 0 cells.                                                                                                         
                                                                                                                                    
67. Executing OPT_DFF pass (perform DFF optimizations).                                                                             
                                                                                                                                    
68. Executing OPT_CLEAN pass (remove unused cells and wires).                                                                       
Finding unused cells or wires in module \heichips25_pudding..                                                                       
                                                                                                                                    
69. Executing OPT_EXPR pass (perform const folding).                                                                                
Optimizing module heichips25_pudding.                                                                                               
                                                                                                                                    
70. Executing MEMORY pass.                                                                                                          
                                                                                                                                    
70.1. Executing OPT_MEM pass (optimize memories).                                                                                   
Performed a total of 0 transformations.                                                                                             
                                                                                                                                    
70.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).                                       
Performed a total of 0 transformations.                                                                                             
                                                                                                                                    
70.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).                                                
                                                                                                                                    
70.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).                                                                    
                                                                                                                                    
70.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).                                                                     
                                                                                                                                    
70.6. Executing OPT_CLEAN pass (remove unused cells and wires).                                                                     
Finding unused cells or wires in module \heichips25_pudding..                                                                       
                                                                                                                                    
70.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).                                                              
                                                                                                                                    
70.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).                                                    
Performed a total of 0 transformations.                                                                                             
                                                                                                                                    
70.9. Executing OPT_CLEAN pass (remove unused cells and wires).                                                                     
Finding unused cells or wires in module \heichips25_pudding..                                                                       
                                                                                                                                    
70.10. Executing MEMORY_COLLECT pass (generating $mem cells).                                                                       
                                                                                                                                    
71. Executing OPT_CLEAN pass (remove unused cells and wires).                                                                       
Finding unused cells or wires in module \heichips25_pudding..                                                                       
                                                                                                                                    
72. Executing OPT_EXPR pass (perform const folding).                                                                                
Optimizing module heichips25_pudding.                                                                                               
<suppressed ~1 debug messages>                                                                                                      
                                                                                                                                    
73. Executing OPT_MERGE pass (detect identical cells).                                                                              
Finding identical cells in module `\heichips25_pudding'.                                                                            
Removed a total of 0 cells.                                                                                                         
                                                                                                                                    
74. Executing OPT_DFF pass (perform DFF optimizations).                                                                             
                                                                                                                                    
75. Executing OPT_CLEAN pass (remove unused cells and wires).                                                                       
Finding unused cells or wires in module \heichips25_pudding..                                                                       
Removed 0 unused cells and 1 unused wires.                                                                                          
<suppressed ~1 debug messages>                                                                                                      
                                                                                                                                    
76. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).                                                        
                                                                                                                                    
77. Executing OPT_EXPR pass (perform const folding).                                                                                
Optimizing module heichips25_pudding.                                                                                               
                                                                                                                                    
78. Executing OPT_MERGE pass (detect identical cells).                                                                              
Finding identical cells in module `\heichips25_pudding'.                                                                            
Removed a total of 0 cells.                                                                                                         
                                                                                                                                    
79. Executing OPT_MUXTREE pass (detect dead branches in mux trees).                                                                 
Running muxtree optimizer on module \heichips25_pudding..                                                                           
Creating internal representation of mux trees.                                                                                      
Evaluating internal representation of mux trees.                                                                                    
Analyzing evaluation results.                                                                                                       
Removed 0 multiplexer ports.                                                                                                        
<suppressed ~2 debug messages>                                                                                                      
                                                                                                                                    
80. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).                                                             
Optimizing cells in module \heichips25_pudding.                                                                                     
Performed a total of 0 changes.                                                                                                     
                                                                                                                                    
81. Executing OPT_MERGE pass (detect identical cells).                                                                              
Finding identical cells in module `\heichips25_pudding'.                                                                            
Removed a total of 0 cells.                                                                                                         
                                                                                                                                    
82. Executing OPT_SHARE pass.                                                                                                       
                                                                                                                                    
83. Executing OPT_DFF pass (perform DFF optimizations).                                                                             
                                                                                                                                    
84. Executing OPT_CLEAN pass (remove unused cells and wires).                                                                       
Finding unused cells or wires in module \heichips25_pudding..                                                                       
                                                                                                                                    
85. Executing OPT_EXPR pass (perform const folding).                                                                                
Optimizing module heichips25_pudding.                                                                                               
                                                                                                                                    
86. Executing TECHMAP pass (map to technology primitives).                                                                          
                                                                                                                                    
86.1. Executing Verilog-2005 frontend: /nix/store/f2psm4dyix5p4r8c1wyz8m67psng0rjb-yosys-0.54/bin/../share/yosys/techmap.v          
Parsing Verilog input from `/nix/store/f2psm4dyix5p4r8c1wyz8m67psng0rjb-yosys-0.54/bin/../share/yosys/techmap.v' to AST             
representation.                                                                                                                     
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.                                                               
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.                                                             
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.                                                              
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.                                                            
Generating RTLIL representation for module `\_90_simplemap_various'.                                                                
Generating RTLIL representation for module `\_90_simplemap_registers'.                                                              
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.                                                      
Generating RTLIL representation for module `\_90_shift_shiftx'.                                                                     
Generating RTLIL representation for module `\_90_fa'.                                                                               
Generating RTLIL representation for module `\_90_lcu_brent_kung'.                                                                   
Generating RTLIL representation for module `\_90_alu'.                                                                              
Generating RTLIL representation for module `\_90_macc'.                                                                             
Generating RTLIL representation for module `\_90_alumacc'.                                                                          
Generating RTLIL representation for module `\$__div_mod_u'.                                                                         
Generating RTLIL representation for module `\$__div_mod_trunc'.                                                                     
Generating RTLIL representation for module `\_90_div'.                                                                              
Generating RTLIL representation for module `\_90_mod'.                                                                              
Generating RTLIL representation for module `\$__div_mod_floor'.                                                                     
Generating RTLIL representation for module `\_90_divfloor'.                                                                         
Generating RTLIL representation for module `\_90_modfloor'.                                                                         
Generating RTLIL representation for module `\_90_pow'.                                                                              
Generating RTLIL representation for module `\_90_pmux'.                                                                             
Generating RTLIL representation for module `\_90_demux'.                                                                            
Generating RTLIL representation for module `\_90_lut'.                                                                              
Successfully finished Verilog frontend.                                                                                             
                                                                                                                                    
86.2. Continuing TECHMAP pass.                                                                                                      
Using extmapper simplemap for cells of type $not.                                                                                   
Using extmapper simplemap for cells of type $mux.                                                                                   
Using extmapper simplemap for cells of type $reduce_bool.                                                                           
Using extmapper simplemap for cells of type $sdffe.                                                                                 
No more expansions possible.                                                                                                        
<suppressed ~83 debug messages>                                                                                                     
                                                                                                                                    
87. Executing OPT_EXPR pass (perform const folding).                                                                                
Optimizing module heichips25_pudding.                                                                                               
                                                                                                                                    
88. Executing OPT_MERGE pass (detect identical cells).                                                                              
Finding identical cells in module `\heichips25_pudding'.                                                                            
Removed a total of 0 cells.                                                                                                         
                                                                                                                                    
89. Executing OPT_DFF pass (perform DFF optimizations).                                                                             
                                                                                                                                    
90. Executing OPT_CLEAN pass (remove unused cells and wires).                                                                       
Finding unused cells or wires in module \heichips25_pudding..                                                                       
Removed 0 unused cells and 1 unused wires.                                                                                          
<suppressed ~1 debug messages>                                                                                                      
                                                                                                                                    
91. Executing OPT_EXPR pass (perform const folding).                                                                                
Optimizing module heichips25_pudding.                                                                                               
                                                                                                                                    
92. Executing OPT_MERGE pass (detect identical cells).                                                                              
Finding identical cells in module `\heichips25_pudding'.                                                                            
Removed a total of 0 cells.                                                                                                         
                                                                                                                                    
93. Executing OPT_DFF pass (perform DFF optimizations).                                                                             
                                                                                                                                    
94. Executing OPT_CLEAN pass (remove unused cells and wires).                                                                       
Finding unused cells or wires in module \heichips25_pudding..                                                                       
                                                                                                                                    
95. Executing ABC pass (technology mapping using ABC).                                                                              
                                                                                                                                    
95.1. Extracting gate netlist of module `\heichips25_pudding' to `<abc-temp-dir>/input.blif'..                                      
Extracted 514 gates and 775 wires to a netlist network with 261 inputs and 514 outputs.                                             
                                                                                                                                    
95.1.1. Executing ABC.                                                                                                              
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1                                               
ABC: ABC command line: "source <abc-temp-dir>/abc.script".                                                                          
ABC:                                                                                                                                
ABC: + read_blif <abc-temp-dir>/input.blif                                                                                          
ABC: + read_library <abc-temp-dir>/stdcells.genlib                                                                                  
ABC: + strash                                                                                                                       
ABC: + dretime                                                                                                                      
ABC: + map                                                                                                                          
ABC: + write_blif <abc-temp-dir>/output.blif                                                                                        
                                                                                                                                    
95.1.2. Re-integrating ABC results.                                                                                                 
ABC RESULTS:               MUX cells:      256                                                                                      
ABC RESULTS:               NOT cells:      258                                                                                      
ABC RESULTS:                OR cells:        1                                                                                      
ABC RESULTS:        internal signals:        0                                                                                      
ABC RESULTS:           input signals:      261                                                                                      
ABC RESULTS:          output signals:      514                                                                                      
Removing temp directory.                                                                                                            
                                                                                                                                    
96. Executing OPT pass (performing simple optimizations).                                                                           
                                                                                                                                    
96.1. Executing OPT_EXPR pass (perform const folding).                                                                              
Optimizing module heichips25_pudding.                                                                                               
<suppressed ~128 debug messages>                                                                                                    
                                                                                                                                    
96.2. Executing OPT_MERGE pass (detect identical cells).                                                                            
Finding identical cells in module `\heichips25_pudding'.                                                                            
Removed a total of 0 cells.                                                                                                         
                                                                                                                                    
96.3. Executing OPT_DFF pass (perform DFF optimizations).                                                                           
                                                                                                                                    
96.4. Executing OPT_CLEAN pass (remove unused cells and wires).                                                                     
Finding unused cells or wires in module \heichips25_pudding..                                                                       
Removed 1 unused cells and 268 unused wires.                                                                                        
<suppressed ~2 debug messages>                                                                                                      
                                                                                                                                    
96.5. Finished fast OPT passes.                                                                                                     
                                                                                                                                    
97. Executing HIERARCHY pass (managing design hierarchy).                                                                           
                                                                                                                                    
97.1. Analyzing design hierarchy..                                                                                                  
Top module:  \heichips25_pudding                                                                                                    
                                                                                                                                    
97.2. Analyzing design hierarchy..                                                                                                  
Top module:  \heichips25_pudding                                                                                                    
Removed 0 unused modules.                                                                                                           
                                                                                                                                    
98. Executing CHECK pass (checking for obvious problems).                                                                           
Checking module heichips25_pudding...                                                                                               
Found and reported 0 problems.                                                                                                      
                                                                                                                                    
99. Printing statistics.                                                                                                            
                                                                                                                                    
=== heichips25_pudding ===                                                                                                          
                                                                                                                                    
Number of wires:                530                                                                                                 
Number of wire bits:            819                                                                                                 
Number of public wires:          16                                                                                                 
Number of public wire bits:     305                                                                                                 
Number of ports:                 10                                                                                                 
Number of port bits:             45                                                                                                 
Number of memories:               0                                                                                                 
Number of memory bits:            0                                                                                                 
Number of processes:              0                                                                                                 
Number of cells:                772                                                                                                 
$_MUX_                        256                                                                                                   
$_NOT_                        257                                                                                                   
$_OR_                           1                                                                                                   
$_SDFFE_PN0P_                 256                                                                                                   
dac2u128out4in                  2                                                                                                   
                                                                                                                                    
100. Generating Graphviz representation of design.                                                                                  
Writing dot description to                                                                                                          
`/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-09-01_02-39-05/06-yosys-synthesis/primitive_techmap.dot'.                         
Dumping module heichips25_pudding to page 1.                                                                                        
                                                                                                                                    
101. Executing OPT pass (performing simple optimizations).                                                                          
                                                                                                                                    
101.1. Executing OPT_EXPR pass (perform const folding).                                                                             
Optimizing module heichips25_pudding.                                                                                               
                                                                                                                                    
101.2. Executing OPT_MERGE pass (detect identical cells).                                                                           
Finding identical cells in module `\heichips25_pudding'.                                                                            
Removed a total of 0 cells.                                                                                                         
                                                                                                                                    
101.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).                                                              
Running muxtree optimizer on module \heichips25_pudding..                                                                           
Creating internal representation of mux trees.                                                                                      
No muxes found in this module.                                                                                                      
Removed 0 multiplexer ports.                                                                                                        
                                                                                                                                    
101.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).                                                          
Optimizing cells in module \heichips25_pudding.                                                                                     
Performed a total of 0 changes.                                                                                                     
                                                                                                                                    
101.5. Executing OPT_MERGE pass (detect identical cells).                                                                           
Finding identical cells in module `\heichips25_pudding'.                                                                            
Removed a total of 0 cells.                                                                                                         
                                                                                                                                    
101.6. Executing OPT_DFF pass (perform DFF optimizations).                                                                          
                                                                                                                                    
101.7. Executing OPT_CLEAN pass (remove unused cells and wires).                                                                    
Finding unused cells or wires in module \heichips25_pudding..                                                                       
                                                                                                                                    
101.8. Executing OPT_EXPR pass (perform const folding).                                                                             
Optimizing module heichips25_pudding.                                                                                               
                                                                                                                                    
101.9. Finished OPT passes. (There is nothing left to do.)                                                                          
                                                                                                                                    
102. Executing OPT_CLEAN pass (remove unused cells and wires).                                                                      
Finding unused cells or wires in module \heichips25_pudding..                                                                       
Removed 0 unused cells and 4 unused wires.                                                                                          
<suppressed ~4 debug messages>                                                                                                      
{                                                                                                                                   
"creator": "Yosys 0.54 (git sha1 db72ec3bde296a9512b2d1e6fabf81cfb07c2c1b, clang++ 19.1.7 -fPIC -O3)",                              
"invocation": "stat -json -liberty                                                                                                  
/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-09-01_02-39-05/tmp/cf5cc1501c5c467095169e22d7a571f0.lib ",                         
"modules": {                                                                                                                        
"\\heichips25_pudding": {                                                                                                           
"num_wires":         526,                                                                                                           
"num_wire_bits":     815,                                                                                                           
"num_pub_wires":     12,                                                                                                            
"num_pub_wire_bits": 301,                                                                                                           
"num_ports":         10,                                                                                                            
"num_port_bits":     45,                                                                                                            
"num_memories":      0,                                                                                                             
"num_memory_bits":   0,                                                                                                             
"num_processes":     0,                                                                                                             
"num_cells":         772,                                                                                                           
"num_cells_by_type": {                                                                                                              
"$_MUX_": 256,                                                                                                                      
"$_NOT_": 257,                                                                                                                      
"$_OR_": 1,                                                                                                                         
"$_SDFFE_PN0P_": 256,                                                                                                               
"dac2u128out4in": 2                                                                                                                 
}                                                                                                                                   
}                                                                                                                                   
},                                                                                                                                  
"design": {                                                                                                                         
"num_wires":         526,                                                                                                           
"num_wire_bits":     815,                                                                                                           
"num_pub_wires":     12,                                                                                                            
"num_pub_wire_bits": 301,                                                                                                           
"num_ports":         10,                                                                                                            
"num_port_bits":     45,                                                                                                            
"num_memories":      0,                                                                                                             
"num_memory_bits":   0,                                                                                                             
"num_processes":     0,                                                                                                             
"num_cells":         772,                                                                                                           
"num_cells_by_type": {                                                                                                              
"$_MUX_": 256,                                                                                                                      
"$_NOT_": 257,                                                                                                                      
"$_OR_": 1,                                                                                                                         
"$_SDFFE_PN0P_": 256,                                                                                                               
"dac2u128out4in": 2                                                                                                                 
}                                                                                                                                   
}                                                                                                                                   
}                                                                                                                                   
                                                                                                                                    
103. Printing statistics.                                                                                                           
                                                                                                                                    
=== heichips25_pudding ===                                                                                                          
                                                                                                                                    
Number of wires:                526                                                                                                 
Number of wire bits:            815                                                                                                 
Number of public wires:          12                                                                                                 
Number of public wire bits:     301                                                                                                 
Number of ports:                 10                                                                                                 
Number of port bits:             45                                                                                                 
Number of memories:               0                                                                                                 
Number of memory bits:            0                                                                                                 
Number of processes:              0                                                                                                 
Number of cells:                772                                                                                                 
$_MUX_                        256                                                                                                   
$_NOT_                        257                                                                                                   
$_OR_                           1                                                                                                   
$_SDFFE_PN0P_                 256                                                                                                   
dac2u128out4in                  2                                                                                                   
                                                                                                                                    
Area for cell type $_NOT_ is unknown!                                                                                               
Area for cell type $_OR_ is unknown!                                                                                                
Area for cell type $_MUX_ is unknown!                                                                                               
Area for cell type $_SDFFE_PN0P_ is unknown!                                                                                        
Area for cell type \dac2u128out4in is unknown!                                                                                      
                                                                                                                                    
[INFO] Applying tri-state buffer mapping from                                                                                       
'/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/cb7daaa8901016cf7c5d272dfa322c41f024931f/ihp-sg13g2/libs.tech/librelane/sg13g2_stdcell/
tribuff_map.v'…                                                                                                                     
                                                                                                                                    
104. Executing TECHMAP pass (map to technology primitives).                                                                         
                                                                                                                                    
104.1. Executing Verilog-2005 frontend:                                                                                             
/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/cb7daaa8901016cf7c5d272dfa322c41f024931f/ihp-sg13g2/libs.tech/librelane/sg13g2_stdcell/t
ribuff_map.v                                                                                                                        
Parsing Verilog input from                                                                                                          
`/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/cb7daaa8901016cf7c5d272dfa322c41f024931f/ihp-sg13g2/libs.tech/librelane/sg13g2_stdcell/
tribuff_map.v' to AST representation.                                                                                               
Generating RTLIL representation for module `\$_TBUF_'.                                                                              
Successfully finished Verilog frontend.                                                                                             
                                                                                                                                    
104.2. Continuing TECHMAP pass.                                                                                                     
No more expansions possible.                                                                                                        
<suppressed ~3 debug messages>                                                                                                      
                                                                                                                                    
105. Executing SIMPLEMAP pass (map simple cells to gate primitives).                                                                
[INFO] Applying latch mapping from                                                                                                  
'/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/cb7daaa8901016cf7c5d272dfa322c41f024931f/ihp-sg13g2/libs.tech/librelane/sg13g2_stdcell/
latch_map.v'…                                                                                                                       
                                                                                                                                    
106. Executing TECHMAP pass (map to technology primitives).                                                                         
                                                                                                                                    
106.1. Executing Verilog-2005 frontend:                                                                                             
/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/cb7daaa8901016cf7c5d272dfa322c41f024931f/ihp-sg13g2/libs.tech/librelane/sg13g2_stdcell/l
atch_map.v                                                                                                                          
Parsing Verilog input from                                                                                                          
`/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/cb7daaa8901016cf7c5d272dfa322c41f024931f/ihp-sg13g2/libs.tech/librelane/sg13g2_stdcell/
latch_map.v' to AST representation.                                                                                                 
Generating RTLIL representation for module `\$_DLATCH_P_'.                                                                          
Generating RTLIL representation for module `\$_DLATCH_PN0_'.                                                                        
Generating RTLIL representation for module `\$_DLATCH_N_'.                                                                          
Generating RTLIL representation for module `\$_DLATCH_NN0_'.                                                                        
Successfully finished Verilog frontend.                                                                                             
                                                                                                                                    
106.2. Continuing TECHMAP pass.                                                                                                     
No more expansions possible.                                                                                                        
<suppressed ~6 debug messages>                                                                                                      
                                                                                                                                    
107. Executing SIMPLEMAP pass (map simple cells to gate primitives).                                                                
                                                                                                                                    
108. Executing DFFLIBMAP pass (mapping DFF cells to sequential cells from liberty file).                                            
cell sg13g2_dfrbpq_1 (noninv, pins=4, area=48.99) is a direct match for cell type $_DFF_PN0_.                                       
final dff cell mappings:                                                                                                            
unmapped dff cell: $_DFF_N_                                                                                                         
unmapped dff cell: $_DFF_P_                                                                                                         
unmapped dff cell: $_DFF_NN0_                                                                                                       
unmapped dff cell: $_DFF_NN1_                                                                                                       
unmapped dff cell: $_DFF_NP0_                                                                                                       
unmapped dff cell: $_DFF_NP1_                                                                                                       
\sg13g2_dfrbpq_1 _DFF_PN0_ (.CLK( C), .D( D), .Q( Q), .RESET_B( R));                                                                
unmapped dff cell: $_DFF_PN1_                                                                                                       
unmapped dff cell: $_DFF_PP0_                                                                                                       
unmapped dff cell: $_DFF_PP1_                                                                                                       
unmapped dff cell: $_DFFE_NN_                                                                                                       
unmapped dff cell: $_DFFE_NP_                                                                                                       
unmapped dff cell: $_DFFE_PN_                                                                                                       
unmapped dff cell: $_DFFE_PP_                                                                                                       
unmapped dff cell: $_DFFSR_NNN_                                                                                                     
unmapped dff cell: $_DFFSR_NNP_                                                                                                     
unmapped dff cell: $_DFFSR_NPN_                                                                                                     
unmapped dff cell: $_DFFSR_NPP_                                                                                                     
unmapped dff cell: $_DFFSR_PNN_                                                                                                     
unmapped dff cell: $_DFFSR_PNP_                                                                                                     
unmapped dff cell: $_DFFSR_PPN_                                                                                                     
unmapped dff cell: $_DFFSR_PPP_                                                                                                     
                                                                                                                                    
108.1. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).                                                   
<suppressed ~4 debug messages>                                                                                                      
Mapping DFF cells in module `\heichips25_pudding':                                                                                  
mapped 256 $_DFF_PN0_ cells to \sg13g2_dfrbpq_1 cells.                                                                              
{                                                                                                                                   
"creator": "Yosys 0.54 (git sha1 db72ec3bde296a9512b2d1e6fabf81cfb07c2c1b, clang++ 19.1.7 -fPIC -O3)",                              
"invocation": "stat -json -liberty                                                                                                  
/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-09-01_02-39-05/tmp/cf5cc1501c5c467095169e22d7a571f0.lib ",                         
"modules": {                                                                                                                        
"\\heichips25_pudding": {                                                                                                           
"num_wires":         1038,                                                                                                          
"num_wire_bits":     1327,                                                                                                          
"num_pub_wires":     12,                                                                                                            
"num_pub_wire_bits": 301,                                                                                                           
"num_ports":         10,                                                                                                            
"num_port_bits":     45,                                                                                                            
"num_memories":      0,                                                                                                             
"num_memory_bits":   0,                                                                                                             
"num_processes":     0,                                                                                                             
"num_cells":         1284,                                                                                                          
"area":              12541.132800,                                                                                                  
"num_cells_by_type": {                                                                                                              
"$_MUX_": 768,                                                                                                                      
"$_NOT_": 257,                                                                                                                      
"$_OR_": 1,                                                                                                                         
"dac2u128out4in": 2,                                                                                                                
"sg13g2_dfrbpq_1": 256                                                                                                              
}                                                                                                                                   
}                                                                                                                                   
},                                                                                                                                  
"design": {                                                                                                                         
"num_wires":         1038,                                                                                                          
"num_wire_bits":     1327,                                                                                                          
"num_pub_wires":     12,                                                                                                            
"num_pub_wire_bits": 301,                                                                                                           
"num_ports":         10,                                                                                                            
"num_port_bits":     45,                                                                                                            
"num_memories":      0,                                                                                                             
"num_memory_bits":   0,                                                                                                             
"num_processes":     0,                                                                                                             
"num_cells":         1284,                                                                                                          
"area":              12541.132800,                                                                                                  
"num_cells_by_type": {                                                                                                              
"$_MUX_": 768,                                                                                                                      
"$_NOT_": 257,                                                                                                                      
"$_OR_": 1,                                                                                                                         
"dac2u128out4in": 2,                                                                                                                
"sg13g2_dfrbpq_1": 256                                                                                                              
}                                                                                                                                   
}                                                                                                                                   
}                                                                                                                                   
                                                                                                                                    
109. Printing statistics.                                                                                                           
                                                                                                                                    
=== heichips25_pudding ===                                                                                                          
                                                                                                                                    
Number of wires:               1038                                                                                                 
Number of wire bits:           1327                                                                                                 
Number of public wires:          12                                                                                                 
Number of public wire bits:     301                                                                                                 
Number of ports:                 10                                                                                                 
Number of port bits:             45                                                                                                 
Number of memories:               0                                                                                                 
Number of memory bits:            0                                                                                                 
Number of processes:              0                                                                                                 
Number of cells:               1284                                                                                                 
$_MUX_                        768                                                                                                   
$_NOT_                        257                                                                                                   
$_OR_                           1                                                                                                   
dac2u128out4in                  2                                                                                                   
sg13g2_dfrbpq_1               256                                                                                                   
                                                                                                                                    
Area for cell type $_NOT_ is unknown!                                                                                               
Area for cell type $_OR_ is unknown!                                                                                                
Area for cell type $_MUX_ is unknown!                                                                                               
Area for cell type \dac2u128out4in is unknown!                                                                                      
                                                                                                                                    
Chip area for module '\heichips25_pudding': 12541.132800                                                                            
of which used for sequential elements: 12541.132800 (100.00%)                                                                       
                                                                                                                                    
[INFO] Using generated ABC script '/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-09-01_02-39-05/06-yosys-synthesis/AREA_0.abc'…  
                                                                                                                                    
110. Executing ABC pass (technology mapping using ABC).                                                                             
                                                                                                                                    
110.1. Extracting gate netlist of module `\heichips25_pudding' to `/tmp/yosys-abc-4ZtepV/input.blif'..                              
Extracted 1026 gates and 1289 wires to a netlist network with 262 inputs and 513 outputs.                                           
                                                                                                                                    
110.1.1. Executing ABC.                                                                                                             
Running ABC command: "/nix/store/f2psm4dyix5p4r8c1wyz8m67psng0rjb-yosys-0.54/bin/yosys-abc" -s -f /tmp/yosys-abc-4ZtepV/abc.script  
2>&1                                                                                                                                
ABC: ABC command line: "source /tmp/yosys-abc-4ZtepV/abc.script".                                                                   
ABC:                                                                                                                                
ABC: + read_blif /tmp/yosys-abc-4ZtepV/input.blif                                                                                   
ABC: + read_lib -w /home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-09-01_02-39-05/tmp/cf5cc1501c5c467095169e22d7a571f0.lib         
ABC: Parsing finished successfully.  Parsing time =     0.02 sec                                                                    
ABC: Scl_LibertyReadGenlib() skipped cell "sg13g2_antennanp" due to dont_use attribute.                                             
ABC: Scl_LibertyReadGenlib() skipped cell "sg13g2_decap_4" due to dont_use attribute.                                               
ABC: Scl_LibertyReadGenlib() skipped cell "sg13g2_decap_8" due to dont_use attribute.                                               
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sg13g2_dfrbp_1".                                                              
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sg13g2_dfrbpq_1".                                                             
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sg13g2_dfrbpq_2".                                                             
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sg13g2_dlhq_1".                                                               
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sg13g2_dlhr_1".                                                               
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sg13g2_dlhrq_1".                                                              
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sg13g2_dllr_1".                                                               
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sg13g2_dllrq_1".                                                              
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sg13g2_ebufn_2".                                                             
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sg13g2_ebufn_4".                                                             
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sg13g2_ebufn_8".                                                             
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sg13g2_einvn_2".                                                             
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sg13g2_einvn_4".                                                             
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sg13g2_einvn_8".                                                             
ABC: Scl_LibertyReadGenlib() skipped cell "sg13g2_fill_1" due to dont_use attribute.                                                
ABC: Scl_LibertyReadGenlib() skipped cell "sg13g2_fill_2" due to dont_use attribute.                                                
ABC: Scl_LibertyReadGenlib() skipped cell "sg13g2_fill_4" due to dont_use attribute.                                                
ABC: Scl_LibertyReadGenlib() skipped cell "sg13g2_fill_8" due to dont_use attribute.                                                
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sg13g2_sdfrbp_1".                                                             
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sg13g2_sdfrbp_2".                                                             
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sg13g2_sdfrbpq_1".                                                            
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sg13g2_sdfrbpq_2".                                                            
ABC: Library "sg13g2_stdcell_typ_1p20V_25C" from                                                                                    
"/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-09-01_02-39-05/tmp/cf5cc1501c5c467095169e22d7a571f0.lib" has 54 cells (18 skipped:
12 seq; 6 tri-state; 0 no func; 7 dont_use).  Time =     0.03 sec                                                                   
ABC: Memory =    2.63 MB. Time =     0.03 sec                                                                                       
ABC: + read_constr -v /home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-09-01_02-39-05/06-yosys-synthesis/synthesis.abc.sdc          
ABC: Setting driving cell to be "sg13g2_buf_4/X".                                                                                   
ABC: Setting output load to be 6.000000.                                                                                            
ABC: + source /home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-09-01_02-39-05/06-yosys-synthesis/AREA_0.abc                         
ABC: Error: The network is combinational.                                                                                           
ABC: Cannot find the default PI driving cell (sg13g2_buf_4/X) in the library.                                                       
ABC: WireLoad = "none"  Gates =   1028 ( 25.2 %)   Cap =  8.6 ff (  0.0 %)   Area =     9313.32 (100.0 %)   Delay =  5204.48 ps  (  
25.0 %)                                                                                                                             
ABC: Path  0 --       2 : 0  130 pi              A =   0.00  Df =   0.0   -0.0 ps  S =   0.0 ps  Cin =  0.0 ff  Cout = 428.3 ff     
Cmax =   0.0 ff  G =    0                                                                                                           
ABC: Path  1 --    1037 : 2  256 sg13g2_nor2_1   A =   7.26  Df =4444.9-2804.1 ps  S =6183.0 ps  Cin =  3.0 ff  Cout = 767.9 ff     
Cmax = 300.0 ff  G =25260                                                                                                           
ABC: Path  2 --    1039 : 5    1 sg13g2_a221oi_1 A =  14.52  Df =5204.5 -210.2 ps  S = 715.4 ps  Cin =  3.0 ff  Cout =   6.0 ff     
Cmax = 300.0 ff  G =  203                                                                                                           
ABC: Start-point = pi1 (\ui_in [2]).  End-point = po257 ($auto$rtlil.cc:3203:MuxGate$1404).                                         
ABC: netlist                       : i/o =  262/  513  lat =    0  nd =  1028  edge =   2693  area =9312.54  delay = 3.00  lev = 3  
ABC: + write_blif /tmp/yosys-abc-4ZtepV/output.blif                                                                                 
                                                                                                                                    
110.1.2. Re-integrating ABC results.                                                                                                
ABC RESULTS:     sg13g2_a21o_1 cells:      128                                                                                      
ABC RESULTS:    sg13g2_a21oi_1 cells:      256                                                                                      
ABC RESULTS:   sg13g2_a221oi_1 cells:      128                                                                                      
ABC RESULTS:      sg13g2_inv_1 cells:      259                                                                                      
ABC RESULTS:    sg13g2_nand2_1 cells:      128                                                                                      
ABC RESULTS:     sg13g2_nor2_1 cells:        1                                                                                      
ABC RESULTS:    sg13g2_o21ai_1 cells:      128                                                                                      
ABC RESULTS:        internal signals:      514                                                                                      
ABC RESULTS:           input signals:      262                                                                                      
ABC RESULTS:          output signals:      513                                                                                      
Removing temp directory.                                                                                                            
                                                                                                                                    
111. Executing SETUNDEF pass (replace undef values with defined constants).                                                         
                                                                                                                                    
112. Executing HILOMAP pass (mapping to constant drivers).                                                                          
                                                                                                                                    
113. Executing SPLITNETS pass (splitting up multi-bit signals).                                                                     
                                                                                                                                    
114. Executing OPT_CLEAN pass (remove unused cells and wires).                                                                      
Finding unused cells or wires in module \heichips25_pudding..                                                                       
Removed 0 unused cells and 1296 unused wires.                                                                                       
<suppressed ~1 debug messages>                                                                                                      
                                                                                                                                    
115. Executing INSBUF pass (insert buffer cells for connected wires).                                                               
Add heichips25_pudding/$auto$insbuf.cc:97:execute$4006: \state[120] -> \uio_out [0]                                                 
Add heichips25_pudding/$auto$insbuf.cc:97:execute$4007: \state[121] -> \uio_out [1]                                                 
Add heichips25_pudding/$auto$insbuf.cc:97:execute$4008: \state[122] -> \uio_out [2]                                                 
Add heichips25_pudding/$auto$insbuf.cc:97:execute$4009: \state[123] -> \uio_out [3]                                                 
Add heichips25_pudding/$auto$insbuf.cc:97:execute$4010: \state[124] -> \uio_out [4]                                                 
Add heichips25_pudding/$auto$insbuf.cc:97:execute$4011: \state[125] -> \uio_out [5]                                                 
Add heichips25_pudding/$auto$insbuf.cc:97:execute$4012: \state[126] -> \uio_out [6]                                                 
Add heichips25_pudding/$auto$insbuf.cc:97:execute$4013: \state[127] -> \uio_out [7]                                                 
Add heichips25_pudding/$auto$insbuf.cc:97:execute$4014: \daisychain[120] -> \uo_out [0]                                             
Add heichips25_pudding/$auto$insbuf.cc:97:execute$4015: \daisychain[121] -> \uo_out [1]                                             
Add heichips25_pudding/$auto$insbuf.cc:97:execute$4016: \daisychain[122] -> \uo_out [2]                                             
Add heichips25_pudding/$auto$insbuf.cc:97:execute$4017: \daisychain[123] -> \uo_out [3]                                             
Add heichips25_pudding/$auto$insbuf.cc:97:execute$4018: \daisychain[124] -> \uo_out [4]                                             
Add heichips25_pudding/$auto$insbuf.cc:97:execute$4019: \daisychain[125] -> \uo_out [5]                                             
Add heichips25_pudding/$auto$insbuf.cc:97:execute$4020: \daisychain[126] -> \uo_out [6]                                             
Add heichips25_pudding/$auto$insbuf.cc:97:execute$4021: \daisychain[127] -> \uo_out [7]                                             
                                                                                                                                    
116. Executing CHECK pass (checking for obvious problems).                                                                          
Checking module heichips25_pudding...                                                                                               
Found and reported 0 problems.                                                                                                      
{                                                                                                                                   
"creator": "Yosys 0.54 (git sha1 db72ec3bde296a9512b2d1e6fabf81cfb07c2c1b, clang++ 19.1.7 -fPIC -O3)",                              
"invocation": "stat -json -liberty                                                                                                  
/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-09-01_02-39-05/tmp/cf5cc1501c5c467095169e22d7a571f0.lib ",                         
"modules": {                                                                                                                        
"\\heichips25_pudding": {                                                                                                           
"num_wires":         1562,                                                                                                          
"num_wire_bits":     1597,                                                                                                          
"num_pub_wires":     266,                                                                                                           
"num_pub_wire_bits": 301,                                                                                                           
"num_ports":         10,                                                                                                            
"num_port_bits":     45,                                                                                                            
"num_memories":      0,                                                                                                             
"num_memory_bits":   0,                                                                                                             
"num_processes":     0,                                                                                                             
"num_cells":         1578,                                                                                                          
"area":              23973.667200,                                                                                                  
"num_cells_by_type": {                                                                                                              
"dac2u128out4in": 2,                                                                                                                
"sg13g2_a21o_1": 128,                                                                                                               
"sg13g2_a21oi_1": 256,                                                                                                              
"sg13g2_a221oi_1": 128,                                                                                                             
"sg13g2_buf_1": 16,                                                                                                                 
"sg13g2_dfrbpq_1": 256,                                                                                                             
"sg13g2_inv_1": 259,                                                                                                                
"sg13g2_nand2_1": 128,                                                                                                              
"sg13g2_nor2_1": 1,                                                                                                                 
"sg13g2_o21ai_1": 128,                                                                                                              
"sg13g2_tiehi": 264,                                                                                                                
"sg13g2_tielo": 12                                                                                                                  
}                                                                                                                                   
}                                                                                                                                   
},                                                                                                                                  
"design": {                                                                                                                         
"num_wires":         1562,                                                                                                          
"num_wire_bits":     1597,                                                                                                          
"num_pub_wires":     266,                                                                                                           
"num_pub_wire_bits": 301,                                                                                                           
"num_ports":         10,                                                                                                            
"num_port_bits":     45,                                                                                                            
"num_memories":      0,                                                                                                             
"num_memory_bits":   0,                                                                                                             
"num_processes":     0,                                                                                                             
"num_cells":         1578,                                                                                                          
"area":              23973.667200,                                                                                                  
"num_cells_by_type": {                                                                                                              
"dac2u128out4in": 2,                                                                                                                
"sg13g2_a21o_1": 128,                                                                                                               
"sg13g2_a21oi_1": 256,                                                                                                              
"sg13g2_a221oi_1": 128,                                                                                                             
"sg13g2_buf_1": 16,                                                                                                                 
"sg13g2_dfrbpq_1": 256,                                                                                                             
"sg13g2_inv_1": 259,                                                                                                                
"sg13g2_nand2_1": 128,                                                                                                              
"sg13g2_nor2_1": 1,                                                                                                                 
"sg13g2_o21ai_1": 128,                                                                                                              
"sg13g2_tiehi": 264,                                                                                                                
"sg13g2_tielo": 12                                                                                                                  
}                                                                                                                                   
}                                                                                                                                   
}                                                                                                                                   
                                                                                                                                    
117. Printing statistics.                                                                                                           
                                                                                                                                    
=== heichips25_pudding ===                                                                                                          
                                                                                                                                    
Number of wires:               1562                                                                                                 
Number of wire bits:           1597                                                                                                 
Number of public wires:         266                                                                                                 
Number of public wire bits:     301                                                                                                 
Number of ports:                 10                                                                                                 
Number of port bits:             45                                                                                                 
Number of memories:               0                                                                                                 
Number of memory bits:            0                                                                                                 
Number of processes:              0                                                                                                 
Number of cells:               1578                                                                                                 
dac2u128out4in                  2                                                                                                   
sg13g2_a21o_1                 128                                                                                                   
sg13g2_a21oi_1                256                                                                                                   
sg13g2_a221oi_1               128                                                                                                   
sg13g2_buf_1                   16                                                                                                   
sg13g2_dfrbpq_1               256                                                                                                   
sg13g2_inv_1                  259                                                                                                   
sg13g2_nand2_1                128                                                                                                   
sg13g2_nor2_1                   1                                                                                                   
sg13g2_o21ai_1                128                                                                                                   
sg13g2_tiehi                  264                                                                                                   
sg13g2_tielo                   12                                                                                                   
                                                                                                                                    
Area for cell type \dac2u128out4in is unknown!                                                                                      
                                                                                                                                    
Chip area for module '\heichips25_pudding': 23973.667200                                                                            
of which used for sequential elements: 12541.132800 (52.31%)                                                                        
                                                                                                                                    
118. Executing Verilog backend.                                                                                                     
Dumping module `\heichips25_pudding'.                                                                                               
                                                                                                                                    
119. Executing JSON backend.                                                                                                        
[02:39:08] VERBOSE  Parsing synthesis checks…                                                                           pyosys.py:56
────────────────────────────────────────────────────── Unmapped Cells Checker ──────────────────────────────────────────────────────
[02:39:08] VERBOSE  Running 'Checker.YosysUnmappedCells' at                                                             step.py:1140
                    'runs/RUN_2025-09-01_02-39-05/07-checker-yosysunmappedcells'…                                                   
[02:39:08] INFO     Check for Unmapped Yosys instances clear.                                                         checker.py:132
──────────────────────────────────────────────────────── Yosys Synth Checks ────────────────────────────────────────────────────────
[02:39:08] VERBOSE  Running 'Checker.YosysSynthChecks' at 'runs/RUN_2025-09-01_02-39-05/08-checker-yosyssynthchecks'…   step.py:1140
[02:39:08] INFO     Check for Yosys check errors clear.                                                               checker.py:132
───────────────────────────────────────────────── Netlist Assign Statement Checker ─────────────────────────────────────────────────
[02:39:08] VERBOSE  Running 'Checker.NetlistAssignStatements' at                                                        step.py:1140
                    'runs/RUN_2025-09-01_02-39-05/09-checker-netlistassignstatements'…                                              
───────────────────────────────────────────────────────── Check SDC Files ──────────────────────────────────────────────────────────
[02:39:08] VERBOSE  Running 'OpenROAD.CheckSDCFiles' at 'runs/RUN_2025-09-01_02-39-05/10-openroad-checksdcfiles'…       step.py:1140
────────────────────────────────────────────────────── Check Macro Instances ───────────────────────────────────────────────────────
[02:39:08] VERBOSE  Running 'OpenROAD.CheckMacroInstances' at                                                           step.py:1140
                    'runs/RUN_2025-09-01_02-39-05/11-openroad-checkmacroinstances'…                                                 
[02:39:08] WARNING  No libs found for macro dac2u128out4in at corner nom_typ_1p20V_25C. The module will be            toolbox.py:283
                    black-boxed.                                                                                                    
[02:39:08] WARNING  No libs found for macro dac2u128out4in at corner nom_typ_1p20V_25C. The module will be            toolbox.py:283
                    black-boxed.                                                                                                    
[02:39:08] VERBOSE  Logging subprocess to                                                                               step.py:1340
                    'runs/RUN_2025-09-01_02-39-05/11-openroad-checkmacroinstances/openroad-checkmacroinstances.log'…                
+ define_corners nom_typ_1p20V_25C                                                                                                  
Reading timing models for corner nom_typ_1p20V_25C…                                                                                 
Reading cell library for the 'nom_typ_1p20V_25C' corner at                                                                          
'/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/cb7daaa8901016cf7c5d272dfa322c41f024931f/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_
stdcell_typ_1p20V_25C.lib'…                                                                                                         
Reading top-level netlist at                                                                                                        
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-09-01_02-39-05/06-yosys-synthesis/heichips25_pudding.nl.v'…                       
Linking design 'heichips25_pudding' from netlist…                                                                                   
Warning: /home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-09-01_02-39-05/06-yosys-synthesis/heichips25_pudding.nl.v line 9781,      
module dac2u128out4in not found. Creating black box for dacH.                                                                       
Reading design constraints file at '/home/cmaier/EDA/PUDDING/librelane/constraints/pudding_min.sdc'…                                
[INFO] No information on clock propagation in input SDC file-- propagating all clocks.                                              
───────────────────────────────────────────────── Static Timing Analysis (Pre-PnR) ─────────────────────────────────────────────────
[02:39:09] VERBOSE  Running 'OpenROAD.STAPrePNR' at 'runs/RUN_2025-09-01_02-39-05/12-openroad-staprepnr'…               step.py:1140
[02:39:09] WARNING  No libs found for macro dac2u128out4in at corner nom_fast_1p32V_m40C. The module will be          toolbox.py:283
                    black-boxed.                                                                                                    
[02:39:09] INFO     Starting STA for the nom_fast_1p32V_m40C timing corner…                                          openroad.py:710
[02:39:09] WARNING  No libs found for macro dac2u128out4in at corner nom_slow_1p08V_125C. The module will be          toolbox.py:283
                    black-boxed.                                                                                                    
[02:39:09] INFO     Starting STA for the nom_slow_1p08V_125C timing corner…                                          openroad.py:710
[02:39:09] WARNING  No libs found for macro dac2u128out4in at corner nom_typ_1p20V_25C. The module will be            toolbox.py:283
                    black-boxed.                                                                                                    
[02:39:09] INFO     Starting STA for the nom_typ_1p20V_25C timing corner…                                            openroad.py:710
[02:39:09] VERBOSE  Logging subprocess to                                                                               step.py:1340
                    'runs/RUN_2025-09-01_02-39-05/12-openroad-staprepnr/nom_fast_1p32V_m40C/sta.log'…                               
[02:39:09] VERBOSE  Logging subprocess to                                                                               step.py:1340
                    'runs/RUN_2025-09-01_02-39-05/12-openroad-staprepnr/nom_slow_1p08V_125C/sta.log'…                               
[02:39:09] VERBOSE  Logging subprocess to                                                                               step.py:1340
                    'runs/RUN_2025-09-01_02-39-05/12-openroad-staprepnr/nom_typ_1p20V_25C/sta.log'…                                 
[02:39:10] INFO     Finished STA for the nom_fast_1p32V_m40C timing corner.                                          openroad.py:725
[02:39:10] INFO     Finished STA for the nom_slow_1p08V_125C timing corner.                                          openroad.py:725
[02:39:10] INFO     Finished STA for the nom_typ_1p20V_25C timing corner.                                            openroad.py:725
┏━━━━━━━━━━━━━━━━━━━━━━┳━━━━━━━━┳━━━━━━━━┳━━━━━━━━┳━━━━━━━━┳━━━━━━━━┳━━━━━━━━┳━━━━━━━━┳━━━━━━━━┳━━━━━━━━┳━━━━━━━━┳━━━━━━━━┳━━━━━━━━┓
┃                      ┃        ┃        ┃        ┃        ┃ of     ┃        ┃        ┃        ┃        ┃ of     ┃        ┃        ┃
┃                      ┃ Hold   ┃ Reg to ┃        ┃ Hold   ┃ which  ┃ Setup  ┃ Reg to ┃        ┃ Setup  ┃ which  ┃ Max    ┃ Max    ┃
┃                      ┃ Worst  ┃ Reg    ┃ Hold   ┃ Vio    ┃ reg to ┃ Worst  ┃ Reg    ┃ Setup  ┃ Vio    ┃ reg to ┃ Cap    ┃ Slew   ┃
┃ Corner/Group         ┃ Slack  ┃ Paths  ┃ TNS    ┃ Count  ┃ reg    ┃ Slack  ┃ Paths  ┃ TNS    ┃ Count  ┃ reg    ┃ Viola… ┃ Viola… ┃
┡━━━━━━━━━━━━━━━━━━━━━━╇━━━━━━━━╇━━━━━━━━╇━━━━━━━━╇━━━━━━━━╇━━━━━━━━╇━━━━━━━━╇━━━━━━━━╇━━━━━━━━╇━━━━━━━━╇━━━━━━━━╇━━━━━━━━╇━━━━━━━━┩
│ Overall              │ 0.1978 │ 0.1978 │ 0.0000 │ 0      │ 0      │ 8.8046 │ 8.8046 │ 0.0000 │ 0      │ 0      │ 3      │ 771    │
│ nom_fast_1p32V_m40C  │ 0.1978 │ 0.1978 │ 0.0000 │ 0      │ 0      │ 9.5521 │ 9.5521 │ 0.0000 │ 0      │ 0      │ 3      │ 257    │
│ nom_slow_1p08V_125C  │ 0.4673 │ 0.4673 │ 0.0000 │ 0      │ 0      │ 8.8046 │ 8.8046 │ 0.0000 │ 0      │ 0      │ 3      │ 771    │
│ nom_typ_1p20V_25C    │ 0.2933 │ 0.2933 │ 0.0000 │ 0      │ 0      │ 9.2776 │ 9.2776 │ 0.0000 │ 0      │ 0      │ 3      │ 771    │
└──────────────────────┴────────┴────────┴────────┴────────┴────────┴────────┴────────┴────────┴────────┴────────┴────────┴────────┘
───────────────────────────────────────────────────── Floorplan Initialization ─────────────────────────────────────────────────────
[02:39:10] VERBOSE  Running 'OpenROAD.Floorplan' at 'runs/RUN_2025-09-01_02-39-05/13-openroad-floorplan'…               step.py:1140
[02:39:10] WARNING  No libs found for macro dac2u128out4in at corner nom_typ_1p20V_25C. The module will be            toolbox.py:283
                    black-boxed.                                                                                                    
[02:39:10] VERBOSE  Logging subprocess to 'runs/RUN_2025-09-01_02-39-05/13-openroad-floorplan/openroad-floorplan.log'…  step.py:1340
Reading timing models for corner nom_typ_1p20V_25C…                                                                                 
Reading timing library for the 'nom_typ_1p20V_25C' corner at                                                                        
'/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/cb7daaa8901016cf7c5d272dfa322c41f024931f/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_
stdcell_typ_1p20V_25C.lib'…                                                                                                         
Reading technology LEF file at                                                                                                      
'/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/cb7daaa8901016cf7c5d272dfa322c41f024931f/ihp-sg13g2/libs.ref/sg13g2_stdcell/lef/sg13g2_
tech.lef'…                                                                                                                          
[INFO ODB-0227] LEF file:                                                                                                           
/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/cb7daaa8901016cf7c5d272dfa322c41f024931f/ihp-sg13g2/libs.ref/sg13g2_stdcell/lef/sg13g2_t
ech.lef, created 19 layers, 70 vias                                                                                                 
Reading cell LEF file at                                                                                                            
'/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/cb7daaa8901016cf7c5d272dfa322c41f024931f/ihp-sg13g2/libs.ref/sg13g2_stdcell/lef/sg13g2_
stdcell.lef'…                                                                                                                       
[INFO ODB-0227] LEF file:                                                                                                           
/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/cb7daaa8901016cf7c5d272dfa322c41f024931f/ihp-sg13g2/libs.ref/sg13g2_stdcell/lef/sg13g2_s
tdcell.lef, created 84 library cells                                                                                                
Reading macro LEF file at '/home/cmaier/EDA/PUDDING/gds/dac2u128out4in.lef'…                                                        
The NOWIREEXTENSIONATPIN statement will be ignored. See file /home/cmaier/EDA/PUDDING/gds/dac2u128out4in.lef at line 2.             
                                                                                                                                    
[INFO ODB-0227] LEF file: /home/cmaier/EDA/PUDDING/gds/dac2u128out4in.lef, created 1 library cells                                  
Reading top-level netlist at                                                                                                        
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-09-01_02-39-05/06-yosys-synthesis/heichips25_pudding.nl.v'…                       
Linking design 'heichips25_pudding' from netlist…                                                                                   
[02:39:10] WARNING  [ORD-2011] LEF master dac2u128out4in has no liberty cell.                                        openroad.py:287
Reading design constraints file at '/home/cmaier/EDA/PUDDING/librelane/constraints/pudding_min.sdc'…                                
[INFO] No information on clock propagation in input SDC file-- propagating all clocks.                                              
Using site height: 3.78 and site width: 0.48…                                                                                       
[INFO] Using absolute sizing for the floorplan.                                                                                     
+ initialize_floorplan -site CoreSite -die_area 0 0 500 200 -core_area 2.88 3.78 497.12 196.22                                      
[INFO IFP-0001] Added 50 rows of 1029 site CoreSite.                                                                                
[INFO IFP-0030] Inserted 0 tiecells using sg13g2_tielo/L_LO.                                                                        
[INFO IFP-0030] Inserted 0 tiecells using sg13g2_tiehi/L_HI.                                                                        
[INFO] Extracting DIE_AREA and CORE_AREA from the floorplan                                                                         
[INFO] Floorplanned on a die area of 0.0 0.0 500.0 200.0 (µm).                                                                      
[INFO] Floorplanned on a core area of 2.88 3.78 496.8 192.78 (µm).                                                                  
Writing metric design__die__bbox: 0.0 0.0 500.0 200.0                                                                               
Writing metric design__core__bbox: 2.88 3.78 496.8 192.78                                                                           
Setting global connections for newly added cells…                                                                                   
[INFO] Setting global connections...                                                                                                
dacL matched with dacL                                                                                                              
dacH matched with dacH                                                                                                              
Updating metrics…                                                                                                                   
Cell type report:                       Count       Area                                                                            
Macro                                     2    7148.46                                                                              
Buffer                                   16     116.12                                                                              
Inverter                                259    1409.79                                                                              
Sequential cell                         256   12541.13                                                                              
Multi-Input combinational cell         1045    9906.62                                                                              
Total                                  1578   31122.12                                                                              
Writing OpenROAD database to                                                                                                        
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-09-01_02-39-05/13-openroad-floorplan/heichips25_pudding.odb'…                     
Writing netlist to '/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-09-01_02-39-05/13-openroad-floorplan/heichips25_pudding.nl.v'… 
Writing powered netlist to                                                                                                          
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-09-01_02-39-05/13-openroad-floorplan/heichips25_pudding.pnl.v'…                   
Writing layout to '/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-09-01_02-39-05/13-openroad-floorplan/heichips25_pudding.def'…   
Writing timing constraints to                                                                                                       
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-09-01_02-39-05/13-openroad-floorplan/heichips25_pudding.sdc'…                     
────────────────────────────────────────────────────────── Dump RC Values ──────────────────────────────────────────────────────────
[02:39:11] VERBOSE  Running 'OpenROAD.DumpRCValues' at 'runs/RUN_2025-09-01_02-39-05/14-openroad-dumprcvalues'…         step.py:1140
[02:39:11] WARNING  No libs found for macro dac2u128out4in at corner nom_typ_1p20V_25C. The module will be            toolbox.py:283
                    black-boxed.                                                                                                    
[02:39:11] VERBOSE  Logging subprocess to                                                                               step.py:1340
                    'runs/RUN_2025-09-01_02-39-05/14-openroad-dumprcvalues/openroad-dumprcvalues.log'…                              
Reading timing models for corner nom_typ_1p20V_25C…                                                                                 
Reading timing library for the 'nom_typ_1p20V_25C' corner at                                                                        
'/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/cb7daaa8901016cf7c5d272dfa322c41f024931f/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_
stdcell_typ_1p20V_25C.lib'…                                                                                                         
Reading technology LEF file at                                                                                                      
'/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/cb7daaa8901016cf7c5d272dfa322c41f024931f/ihp-sg13g2/libs.ref/sg13g2_stdcell/lef/sg13g2_
tech.lef'…                                                                                                                          
[INFO ODB-0227] LEF file:                                                                                                           
/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/cb7daaa8901016cf7c5d272dfa322c41f024931f/ihp-sg13g2/libs.ref/sg13g2_stdcell/lef/sg13g2_t
ech.lef, created 19 layers, 70 vias                                                                                                 
Reading cell LEF file at                                                                                                            
'/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/cb7daaa8901016cf7c5d272dfa322c41f024931f/ihp-sg13g2/libs.ref/sg13g2_stdcell/lef/sg13g2_
stdcell.lef'…                                                                                                                       
[INFO ODB-0227] LEF file:                                                                                                           
/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/cb7daaa8901016cf7c5d272dfa322c41f024931f/ihp-sg13g2/libs.ref/sg13g2_stdcell/lef/sg13g2_s
tdcell.lef, created 84 library cells                                                                                                
Reading macro LEF file at '/home/cmaier/EDA/PUDDING/gds/dac2u128out4in.lef'…                                                        
The NOWIREEXTENSIONATPIN statement will be ignored. See file /home/cmaier/EDA/PUDDING/gds/dac2u128out4in.lef at line 2.             
                                                                                                                                    
[INFO ODB-0227] LEF file: /home/cmaier/EDA/PUDDING/gds/dac2u128out4in.lef, created 1 library cells                                  
[INFO ODB-0127] Reading DEF file:                                                                                                   
/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-09-01_02-39-05/13-openroad-floorplan/heichips25_pudding.def                        
[INFO ODB-0128] Design: heichips25_pudding                                                                                          
[INFO ODB-0130]     Created 45 pins.                                                                                                
[INFO ODB-0131]     Created 1578 components and 8747 component-terminals.                                                           
[INFO ODB-0132]     Created 2 special nets and 3152 connections.                                                                    
[INFO ODB-0133]     Created 1597 nets and 5585 connections.                                                                         
[INFO ODB-0134] Finished DEF file:                                                                                                  
/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-09-01_02-39-05/13-openroad-floorplan/heichips25_pudding.def                        
──────────────────────────────────── Check Antenna Properties of Macros Pins in Their LEF Views ────────────────────────────────────
[02:39:11] VERBOSE  Running 'Odb.CheckMacroAntennaProperties' at                                                        step.py:1140
                    'runs/RUN_2025-09-01_02-39-05/15-odb-checkmacroantennaproperties'…                                              
[02:39:11] VERBOSE  Logging subprocess to                                                                               step.py:1340
                    'runs/RUN_2025-09-01_02-39-05/15-odb-checkmacroantennaproperties/odb-checkmacroantennaproperties.lo             
                    g'…                                                                                                             
[02:39:12] WARNING  Cell 'dac2u128out4in' has (1) input pin(s) without antenna gate information. They might not be         odb.py:67
                    connected to a gate.                                                                                            
────────────────────────────────────────────────────── Set Power Connections ───────────────────────────────────────────────────────
[02:39:12] VERBOSE  Running 'Odb.SetPowerConnections' at 'runs/RUN_2025-09-01_02-39-05/16-odb-setpowerconnections'…     step.py:1140
[02:39:12] VERBOSE  Logging subprocess to                                                                               step.py:1340
                    'runs/RUN_2025-09-01_02-39-05/16-odb-setpowerconnections/odb-setpowerconnections.log'…                          
Connecting power net VPWR to dacH/VDD…                                                                                              
[INFO] dacH/VDD is already connected to VPWR in the layout.                                                                         
Connecting ground net VGND to dacH/VSS…                                                                                             
[INFO] dacH/VSS is already connected to VGND in the layout.                                                                         
Connecting power net VPWR to dacL/VDD…                                                                                              
[INFO] dacL/VDD is already connected to VPWR in the layout.                                                                         
Connecting ground net VGND to dacL/VSS…                                                                                             
[INFO] dacL/VSS is already connected to VGND in the layout.                                                                         
────────────────────────────────────────────────────── Manual Macro Placement ──────────────────────────────────────────────────────
[02:39:13] VERBOSE  Running 'Odb.ManualMacroPlacement' at 'runs/RUN_2025-09-01_02-39-05/17-odb-manualmacroplacement'…   step.py:1140
[02:39:13] VERBOSE  Logging subprocess to                                                                               step.py:1340
                    'runs/RUN_2025-09-01_02-39-05/17-odb-manualmacroplacement/odb-manualmacroplacement.log'…                        
Placing the following macros:                                                                                                       
{'dacL': ['dacL', 360000, 40000, 'N'], 'dacH': ['dacH', 360000, 130000, 'N']}                                                       
Design name: heichips25_pudding                                                                                                     
Placing dacH                                                                                                                        
Placing dacL                                                                                                                        
Successfully placed 2 instances.                                                                                                    
───────────────────────────────────────────────────────────── Cut Rows ─────────────────────────────────────────────────────────────
[02:39:14] VERBOSE  Running 'OpenROAD.CutRows' at 'runs/RUN_2025-09-01_02-39-05/18-openroad-cutrows'…                   step.py:1140
[02:39:14] WARNING  No libs found for macro dac2u128out4in at corner nom_typ_1p20V_25C. The module will be            toolbox.py:283
                    black-boxed.                                                                                                    
[02:39:14] VERBOSE  Logging subprocess to 'runs/RUN_2025-09-01_02-39-05/18-openroad-cutrows/openroad-cutrows.log'…      step.py:1340
Reading timing models for corner nom_typ_1p20V_25C…                                                                                 
Reading timing library for the 'nom_typ_1p20V_25C' corner at                                                                        
'/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/cb7daaa8901016cf7c5d272dfa322c41f024931f/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_
stdcell_typ_1p20V_25C.lib'…                                                                                                         
Reading OpenROAD database at                                                                                                        
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-09-01_02-39-05/17-odb-manualmacroplacement/heichips25_pudding.odb'…               
Reading design constraints file at '/home/cmaier/EDA/PUDDING/librelane/constraints/pudding_min.sdc'…                                
[INFO] No information on clock propagation in input SDC file-- propagating all clocks.                                              
+ cut_rows -halo_width_x 10 -halo_width_y 10                                                                                        
[INFO ODB-0303] The initial 50 rows (51450 sites) were cut with 2 shapes for a total of 50 rows (42882 sites).                      
Setting global connections for newly added cells…                                                                                   
[INFO] Setting global connections...                                                                                                
dacL matched with dacL                                                                                                              
dacH matched with dacH                                                                                                              
Updating metrics…                                                                                                                   
Cell type report:                       Count       Area                                                                            
Macro                                     2    7148.46                                                                              
Buffer                                   16     116.12                                                                              
Inverter                                259    1409.79                                                                              
Sequential cell                         256   12541.13                                                                              
Multi-Input combinational cell         1045    9906.62                                                                              
Total                                  1578   31122.12                                                                              
Writing OpenROAD database to                                                                                                        
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-09-01_02-39-05/18-openroad-cutrows/heichips25_pudding.odb'…                       
Writing layout to '/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-09-01_02-39-05/18-openroad-cutrows/heichips25_pudding.def'…     
─────────────────────────────────────────────────────── Tap/Decap Insertion ────────────────────────────────────────────────────────
[02:39:14] VERBOSE  Running 'OpenROAD.TapEndcapInsertion' at                                                            step.py:1140
                    'runs/RUN_2025-09-01_02-39-05/19-openroad-tapendcapinsertion'…                                                  
[02:39:14] WARNING  No libs found for macro dac2u128out4in at corner nom_typ_1p20V_25C. The module will be            toolbox.py:283
                    black-boxed.                                                                                                    
[02:39:14] VERBOSE  Logging subprocess to                                                                               step.py:1340
                    'runs/RUN_2025-09-01_02-39-05/19-openroad-tapendcapinsertion/openroad-tapendcapinsertion.log'…                  
Reading timing models for corner nom_typ_1p20V_25C…                                                                                 
Reading timing library for the 'nom_typ_1p20V_25C' corner at                                                                        
'/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/cb7daaa8901016cf7c5d272dfa322c41f024931f/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_
stdcell_typ_1p20V_25C.lib'…                                                                                                         
Reading OpenROAD database at                                                                                                        
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-09-01_02-39-05/18-openroad-cutrows/heichips25_pudding.odb'…                       
Reading design constraints file at '/home/cmaier/EDA/PUDDING/librelane/constraints/pudding_min.sdc'…                                
[INFO] No information on clock propagation in input SDC file-- propagating all clocks.                                              
+ tapcell -halo_width_x 10 -halo_width_y 10 -distance 0                                                                             
[INFO ODB-0303] The initial 50 rows (42882 sites) were cut with 2 shapes for a total of 50 rows (42882 sites).                      
Setting global connections for newly added cells…                                                                                   
[INFO] Setting global connections...                                                                                                
dacL matched with dacL                                                                                                              
dacH matched with dacH                                                                                                              
Updating metrics…                                                                                                                   
Cell type report:                       Count       Area                                                                            
Macro                                     2    7148.46                                                                              
Buffer                                   16     116.12                                                                              
Inverter                                259    1409.79                                                                              
Sequential cell                         256   12541.13                                                                              
Multi-Input combinational cell         1045    9906.62                                                                              
Total                                  1578   31122.12                                                                              
Writing OpenROAD database to                                                                                                        
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-09-01_02-39-05/19-openroad-tapendcapinsertion/heichips25_pudding.odb'…            
Writing netlist to                                                                                                                  
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-09-01_02-39-05/19-openroad-tapendcapinsertion/heichips25_pudding.nl.v'…           
Writing powered netlist to                                                                                                          
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-09-01_02-39-05/19-openroad-tapendcapinsertion/heichips25_pudding.pnl.v'…          
Writing layout to                                                                                                                   
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-09-01_02-39-05/19-openroad-tapendcapinsertion/heichips25_pudding.def'…            
Writing timing constraints to                                                                                                       
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-09-01_02-39-05/19-openroad-tapendcapinsertion/heichips25_pudding.sdc'…            
─────────────────────────────────────────────────────── Add PDN obstructions ───────────────────────────────────────────────────────
[02:39:15] VERBOSE  Running 'Odb.AddPDNObstructions' at 'runs/RUN_2025-09-01_02-39-05/20-odb-addpdnobstructions'…       step.py:1140
[02:39:15] INFO     'PDN_OBSTRUCTIONS' is not defined. Skipping 'Odb.AddPDNObstructions'…                                 odb.py:559
────────────────────────────────────────────── Power Distribution Network Generation ───────────────────────────────────────────────
[02:39:15] VERBOSE  Running 'OpenROAD.GeneratePDN' at 'runs/RUN_2025-09-01_02-39-05/21-openroad-generatepdn'…           step.py:1140
[02:39:15] INFO     'PDN_CFG' not explicitly set, setting it to                                                     openroad.py:1350
                    /nix/store/3x0iz65q90laa2wjrvxaqx13fnzp1abs-python3-3.12.10-env/lib/python3.12/site-packages/li                 
                    brelane/scripts/openroad/common/pdn_cfg.tcl…                                                                    
[02:39:15] WARNING  No libs found for macro dac2u128out4in at corner nom_typ_1p20V_25C. The module will be            toolbox.py:283
                    black-boxed.                                                                                                    
[02:39:15] VERBOSE  Logging subprocess to                                                                               step.py:1340
                    'runs/RUN_2025-09-01_02-39-05/21-openroad-generatepdn/openroad-generatepdn.log'…                                
Reading timing models for corner nom_typ_1p20V_25C…                                                                                 
Reading timing library for the 'nom_typ_1p20V_25C' corner at                                                                        
'/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/cb7daaa8901016cf7c5d272dfa322c41f024931f/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_
stdcell_typ_1p20V_25C.lib'…                                                                                                         
Reading OpenROAD database at                                                                                                        
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-09-01_02-39-05/19-openroad-tapendcapinsertion/heichips25_pudding.odb'…            
Reading design constraints file at '/home/cmaier/EDA/PUDDING/librelane/constraints/pudding_min.sdc'…                                
[INFO] No information on clock propagation in input SDC file-- propagating all clocks.                                              
[INFO] Setting global connections...                                                                                                
dacL matched with dacL                                                                                                              
dacH matched with dacH                                                                                                              
+ pdngen                                                                                                                            
[INFO PDN-0001] Inserting grid: stdcell_grid                                                                                        
[INFO PDN-0001] Inserting grid: macro - dacH                                                                                        
[INFO PDN-0001] Inserting grid: macro - dacL                                                                                        
Setting global connections for newly added cells…                                                                                   
[INFO] Setting global connections...                                                                                                
dacL matched with dacL                                                                                                              
dacH matched with dacH                                                                                                              
Updating metrics…                                                                                                                   
Cell type report:                       Count       Area                                                                            
Macro                                     2    7148.46                                                                              
Buffer                                   16     116.12                                                                              
Inverter                                259    1409.79                                                                              
Sequential cell                         256   12541.13                                                                              
Multi-Input combinational cell         1045    9906.62                                                                              
Total                                  1578   31122.12                                                                              
Writing OpenROAD database to                                                                                                        
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-09-01_02-39-05/21-openroad-generatepdn/heichips25_pudding.odb'…                   
Writing netlist to                                                                                                                  
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-09-01_02-39-05/21-openroad-generatepdn/heichips25_pudding.nl.v'…                  
Writing powered netlist to                                                                                                          
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-09-01_02-39-05/21-openroad-generatepdn/heichips25_pudding.pnl.v'…                 
Writing layout to '/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-09-01_02-39-05/21-openroad-generatepdn/heichips25_pudding.def'… 
Writing timing constraints to                                                                                                       
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-09-01_02-39-05/21-openroad-generatepdn/heichips25_pudding.sdc'…                   
[02:39:15] WARNING  [PSM-0038] Unconnected node on net VPWR at location (427.210um, 43.495um), layer: Metal3.        openroad.py:287
[02:39:15] WARNING  [PSM-0038] Unconnected node on net VPWR at location (427.210um, 46.725um), layer: Metal3.        openroad.py:287
[02:39:15] WARNING  [PSM-0038] Unconnected node on net VPWR at location (427.210um, 59.865um), layer: Metal3.        openroad.py:287
[02:39:15] WARNING  [PSM-0038] Unconnected node on net VPWR at location (427.210um, 63.095um), layer: Metal3.        openroad.py:287
[02:39:15] WARNING  [PSM-0038] Unconnected node on net VPWR at location (427.210um, 133.495um), layer: Metal3.       openroad.py:287
[02:39:15] WARNING  [PSM-0038] Unconnected node on net VPWR at location (427.210um, 136.725um), layer: Metal3.       openroad.py:287
[02:39:15] WARNING  [PSM-0038] Unconnected node on net VPWR at location (427.210um, 149.865um), layer: Metal3.       openroad.py:287
[02:39:15] WARNING  [PSM-0038] Unconnected node on net VPWR at location (427.210um, 153.095um), layer: Metal3.       openroad.py:287
[02:39:15] WARNING  [PSM-0039] Unconnected instance dacL/VDD at location (427.210um, 53.295um).                      openroad.py:287
[02:39:15] WARNING  [PSM-0039] Unconnected instance dacH/VDD at location (427.210um, 143.295um).                     openroad.py:287
[02:39:15] ERROR    [PSM-0069] Check connectivity failed on VPWR.                                                    openroad.py:285
[02:39:15] WARNING  Grid check for VPWR failed: PSM-0069                                                             openroad.py:287
[02:39:15] WARNING  [PSM-0038] Unconnected node on net VGND at location (427.210um, 41.065um), layer: Metal3.        openroad.py:287
[02:39:15] WARNING  [PSM-0038] Unconnected node on net VGND at location (427.210um, 65.525um), layer: Metal3.        openroad.py:287
[02:39:15] WARNING  [PSM-0038] Unconnected node on net VGND at location (427.210um, 131.065um), layer: Metal3.       openroad.py:287
[02:39:15] WARNING  [PSM-0038] Unconnected node on net VGND at location (427.210um, 155.525um), layer: Metal3.       openroad.py:287
[02:39:15] WARNING  [PSM-0039] Unconnected instance dacL/VSS at location (427.210um, 53.295um).                      openroad.py:287
[02:39:15] WARNING  [PSM-0039] Unconnected instance dacH/VSS at location (427.210um, 143.295um).                     openroad.py:287
[02:39:15] ERROR    [PSM-0069] Check connectivity failed on VGND.                                                    openroad.py:285
[02:39:15] WARNING  Grid check for VGND failed: PSM-0069                                                             openroad.py:287
[02:39:15] INFO     Skipping step 'Remove PDN obstructions'…                                                       sequential.py:370
[02:39:15] INFO     Skipping step 'Add Obstructions'…                                                              sequential.py:370
[02:39:15] INFO     Skipping step 'Global Placement Skip IO'…                                                      sequential.py:370
[02:39:15] INFO     Skipping step 'I/O Placement'…                                                                 sequential.py:370
[02:39:15] INFO     Skipping step 'Custom I/O Placement'…                                                          sequential.py:370
[02:39:15] INFO     Skipping step 'Apply DEF Template'…                                                            sequential.py:370
[02:39:15] INFO     Skipping step 'Global Placement'…                                                              sequential.py:370
[02:39:15] INFO     Skipping step 'Write Verilog Header'…                                                          sequential.py:370
[02:39:15] INFO     Skipping step 'Power Grid Violation Checker'…                                                  sequential.py:370
[02:39:15] INFO     Skipping step 'STA (Mid-PnR)'…                                                                 sequential.py:370
[02:39:15] INFO     Skipping step 'Repair Design (Post-Global Placement)'…                                         sequential.py:370
[02:39:15] INFO     Skipping step 'Manual Global Placement'…                                                       sequential.py:370
[02:39:15] INFO     Skipping step 'Detailed Placement'…                                                            sequential.py:370
[02:39:15] INFO     Skipping step 'Clock Tree Synthesis'…                                                          sequential.py:370
[02:39:16] INFO     Skipping step 'STA (Mid-PnR)'…                                                                 sequential.py:370
[02:39:16] INFO     Skipping step 'Resizer Timing Optimizations (Post-Clock Tree Synthesis)'…                      sequential.py:370
[02:39:16] INFO     Skipping step 'STA (Mid-PnR)'…                                                                 sequential.py:370
[02:39:16] INFO     Skipping step 'Global Routing'…                                                                sequential.py:370
[02:39:16] INFO     Skipping step 'Check Antennas'…                                                                sequential.py:370
[02:39:16] INFO     Gating variable for step 'OpenROAD.RepairDesignPostGRT' set to 'False'- the step will be       sequential.py:362
                    skipped.                                                                                                        
[02:39:16] INFO     Skipping step 'Repair Design (Post-Global Routing)'…                                           sequential.py:370
[02:39:16] INFO     Skipping step 'Diodes on Ports'…                                                               sequential.py:370
[02:39:16] INFO     Gating variable for step 'Odb.HeuristicDiodeInsertion' set to 'False'- the step will be        sequential.py:362
                    skipped.                                                                                                        
[02:39:16] INFO     Skipping step 'Heuristic Diode Insertion'…                                                     sequential.py:370
[02:39:16] INFO     Skipping step 'Antenna Repair'…                                                                sequential.py:370
[02:39:16] INFO     Gating variable for step 'OpenROAD.ResizerTimingPostGRT' set to 'False'- the step will be      sequential.py:362
                    skipped.                                                                                                        
[02:39:16] INFO     Skipping step 'Resizer Timing Optimizations (Post-Global Routing)'…                            sequential.py:370
[02:39:16] INFO     Skipping step 'STA (Mid-PnR)'…                                                                 sequential.py:370
[02:39:16] INFO     Skipping step 'Detailed Routing'…                                                              sequential.py:370
[02:39:16] INFO     Skipping step 'Remove Obstructions'…                                                           sequential.py:370
[02:39:16] INFO     Skipping step 'Check Antennas'…                                                                sequential.py:370
[02:39:16] INFO     Skipping step 'Routing DRC Checker'…                                                           sequential.py:370
[02:39:16] INFO     Skipping step 'Report Disconnected Pins'…                                                      sequential.py:370
[02:39:16] INFO     Skipping step 'Disconnected Pins Checker'…                                                     sequential.py:370
[02:39:16] INFO     Skipping step 'Report Wire Length'…                                                            sequential.py:370
[02:39:16] INFO     Skipping step 'Wire Length Threshold Checker'…                                                 sequential.py:370
[02:39:16] INFO     Skipping step 'Fill Insertion'…                                                                sequential.py:370
[02:39:16] INFO     Skipping step 'Generate Cell Frequency Tables'…                                                sequential.py:370
[02:39:16] INFO     Skipping step 'Parasitics (RC) Extraction'…                                                    sequential.py:370
[02:39:16] INFO     Skipping step 'STA (Post-PnR)'…                                                                sequential.py:370
[02:39:16] INFO     Skipping step 'IR Drop Report'…                                                                sequential.py:370
[02:39:16] INFO     Skipping step 'GDSII Stream Out (Magic)'…                                                      sequential.py:370
[02:39:16] INFO     Skipping step 'GDSII Stream Out (KLayout)'…                                                    sequential.py:370
[02:39:16] INFO     Skipping step 'Write LEF (Magic)'…                                                             sequential.py:370
[02:39:16] INFO     Skipping step 'Check Antenna Properties of Pins in The Generated Design LEF view'…             sequential.py:370
[02:39:16] INFO     Skipping step 'KLayout vs. Magic XOR'…                                                         sequential.py:370
[02:39:16] INFO     Skipping step 'XOR Difference Checker'…                                                        sequential.py:370
[02:39:16] INFO     Skipping step 'DRC'…                                                                           sequential.py:370
[02:39:16] INFO     Skipping step 'Design Rule Check (KLayout)'…                                                   sequential.py:370
[02:39:16] INFO     Skipping step 'Magic DRC Checker'…                                                             sequential.py:370
[02:39:16] INFO     Skipping step 'KLayout DRC Checker'…                                                           sequential.py:370
[02:39:16] INFO     Skipping step 'SPICE Extraction'…                                                              sequential.py:370
[02:39:16] INFO     Skipping step 'Illegal Overlap Checker'…                                                       sequential.py:370
[02:39:16] INFO     Skipping step 'Netgen LVS'…                                                                    sequential.py:370
[02:39:16] INFO     Skipping step 'LVS Error Checker'…                                                             sequential.py:370
[02:39:16] INFO     Gating variable for step 'Yosys.EQY' set to 'False'- the step will be skipped.                 sequential.py:362
[02:39:16] INFO     Skipping step 'Equivalence Check'…                                                             sequential.py:370
[02:39:16] INFO     Skipping step 'Setup Timing Violations Checker'…                                               sequential.py:370
[02:39:16] INFO     Skipping step 'Hold Timing Violations Checker'…                                                sequential.py:370
[02:39:16] INFO     Skipping step 'Max Slew Violations Checker'…                                                   sequential.py:370
[02:39:16] INFO     Skipping step 'Max Cap Violations Checker'…                                                    sequential.py:370
[02:39:16] INFO     Skipping step 'Report Manufacturability'…                                                      sequential.py:370
[02:39:16] INFO     Saving views to '/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-09-01_02-39-05/final'…            state.py:209
[02:39:16] INFO     Flow complete.                                                                                 sequential.py:411
Classic - Stage 79 - Report Manufacturability ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━ 79/79 0:00:10

[02:39:16] WARNING  The following warnings were generated by the flow:                                                   flow.py:701
[02:39:16] WARNING  [Checker.LintWarnings] 8 Lint warnings found.                                                        flow.py:703
[02:39:16] WARNING  No libs found for macro dac2u128out4in at corner nom_typ_1p20V_25C. The module will be black-boxed.  flow.py:703
                    (and 7 similar warnings)                                                                                        
[02:39:16] WARNING  No libs found for macro dac2u128out4in at corner nom_fast_1p32V_m40C. The module will be             flow.py:703
                    black-boxed.                                                                                                    
[02:39:16] WARNING  No libs found for macro dac2u128out4in at corner nom_slow_1p08V_125C. The module will be             flow.py:703
                    black-boxed.                                                                                                    
[02:39:16] WARNING  [OpenROAD.Floorplan] [ORD-2011] LEF master dac2u128out4in has no liberty cell.                       flow.py:703
[02:39:16] WARNING  [Odb.CheckMacroAntennaProperties] Cell 'dac2u128out4in' has (1) input pin(s) without antenna gate    flow.py:703
                    information. They might not be connected to a gate. (and 2 similar warnings)                                    
[02:39:16] WARNING  [OpenROAD.GeneratePDN] [PSM-0038] Unconnected node on net VPWR at location (427.210um, 43.495um),    flow.py:703
                    layer: Metal3. (and 11 similar warnings)                                                                        
[02:39:16] WARNING  [OpenROAD.GeneratePDN] [PSM-0039] Unconnected instance dacL/VDD at location (427.210um, 53.295um).   flow.py:703
                    (and 3 similar warnings)                                                                                        
