;redcode
;assert 1
	SPL 0, <314
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	JMP <-927, 196
	SUB -7, <-120
	SUB -7, <-120
	SUB @0, @2
	SUB @-707, -200
	SLT 240, <60
	SUB -2, -1
	SUB @20, @1
	JMZ 20, 71
	SUB @-127, 100
	SPL 0, <314
	JMZ 20, 71
	JMN 240, @60
	SUB @127, 106
	JMN 240, @60
	SUB @-707, 100
	SUB @-707, 100
	SUB @0, @2
	MOV 204, <10
	SLT 240, <60
	JMZ @-30, 9
	SUB @127, 106
	SUB @127, 106
	SUB @127, 106
	DAT #20, #1
	JMN 240, @60
	SPL <-127, 100
	JMN 240, @60
	MOV -7, <-20
	SLT #270, 1
	SPL @100, -101
	SLT 240, <60
	SUB @20, @1
	MOV #-207, <-120
	SUB @20, @1
	MOV #-207, <-120
	MOV 204, <11
	MOV 204, <11
	SLT #270, 1
	SUB @20, @1
	DAT #-207, #-120
	CMP -207, <-120
	CMP -207, <-120
	MOV -7, <-20
	CMP -207, <-120
	JMP <-927, 196
	SUB -7, <-120
