

================================================================
== Vitis HLS Report for 'multi_core_multi_ram_ip'
================================================================
* Date:           Sat Aug  6 16:14:04 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        multi_core_multi_ram_ip
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      162|      162|  1.620 us|  1.620 us|  163|  163|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_23_1  |      160|      160|        10|         10|         10|    16|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    122|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        0|    -|     862|   1550|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    146|    -|
|Register         |        -|    -|     249|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|    1111|   1818|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|       1|      3|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------+---------------+---------+----+-----+------+-----+
    |     Instance    |     Module    | BRAM_18K| DSP|  FF |  LUT | URAM|
    +-----------------+---------------+---------+----+-----+------+-----+
    |control_s_axi_U  |control_s_axi  |        0|   0|  144|   232|    0|
    |gmem_m_axi_U     |gmem_m_axi     |        0|   0|  718|  1318|    0|
    +-----------------+---------------+---------+----+-----+------+-----+
    |Total            |               |        0|   0|  862|  1550|    0|
    +-----------------+---------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |add_ln35_fu_257_p2                 |         +|   0|  0|  71|          64|          64|
    |add_ln886_fu_207_p2                |         +|   0|  0|  13|           5|           1|
    |ap_block_state10                   |       and|   0|  0|   2|           1|           1|
    |ap_block_state4_io                 |       and|   0|  0|   2|           1|           1|
    |ap_block_state9                    |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op57_writereq_state3  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op59_readreq_state3   |       and|   0|  0|   2|           1|           1|
    |icmp_ln1073_fu_201_p2              |      icmp|   0|  0|  10|           5|           6|
    |ap_block_state3_io                 |        or|   0|  0|   2|           1|           1|
    |select_ln1541_fu_175_p3            |    select|   0|  0|  16|           1|           4|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0| 122|          81|          81|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------+----+-----------+-----+-----------+
    |         Name        | LUT| Input Size| Bits| Total Bits|
    +---------------------+----+-----------+-----+-----------+
    |ap_NS_fsm            |  65|         13|    1|         13|
    |global_value_fu_120  |   9|          2|   32|         64|
    |gmem_blk_n_AR        |   9|          2|    1|          2|
    |gmem_blk_n_AW        |   9|          2|    1|          2|
    |gmem_blk_n_B         |   9|          2|    1|          2|
    |gmem_blk_n_R         |   9|          2|    1|          2|
    |gmem_blk_n_W         |   9|          2|    1|          2|
    |i_V_fu_112           |   9|          2|    5|         10|
    |local_ram_WEN_A      |   9|          2|    4|          8|
    |local_value_fu_116   |   9|          2|   32|         64|
    +---------------------+----+-----------+-----+-----------+
    |Total                | 146|         31|   79|        169|
    +---------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------+----+----+-----+-----------+
    |          Name          | FF | LUT| Bits| Const Bits|
    +------------------------+----+----+-----+-----------+
    |add_ln886_reg_338       |   5|   0|    5|          0|
    |ap_CS_fsm               |  12|   0|   12|          0|
    |data_ram_read_reg_324   |  64|   0|   64|          0|
    |global_value_1_reg_359  |  32|   0|   32|          0|
    |global_value_fu_120     |  32|   0|   32|          0|
    |gmem_addr_reg_352       |  64|   0|   64|          0|
    |i0_V_reg_343            |   1|   0|    1|          0|
    |i_V_fu_112              |   5|   0|    5|          0|
    |icmp_ln1073_reg_334     |   1|   0|    1|          0|
    |local_value_fu_116      |  32|   0|   32|          0|
    |select_ln1541_reg_329   |   1|   0|   16|         15|
    +------------------------+----+----+-----+-----------+
    |Total                   | 249|   0|  264|         15|
    +------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+-------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |      Source Object      |    C Type    |
+-----------------------+-----+-----+------------+-------------------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|                  control|        scalar|
|s_axi_control_AWREADY  |  out|    1|       s_axi|                  control|        scalar|
|s_axi_control_AWADDR   |   in|    6|       s_axi|                  control|        scalar|
|s_axi_control_WVALID   |   in|    1|       s_axi|                  control|        scalar|
|s_axi_control_WREADY   |  out|    1|       s_axi|                  control|        scalar|
|s_axi_control_WDATA    |   in|   32|       s_axi|                  control|        scalar|
|s_axi_control_WSTRB    |   in|    4|       s_axi|                  control|        scalar|
|s_axi_control_ARVALID  |   in|    1|       s_axi|                  control|        scalar|
|s_axi_control_ARREADY  |  out|    1|       s_axi|                  control|        scalar|
|s_axi_control_ARADDR   |   in|    6|       s_axi|                  control|        scalar|
|s_axi_control_RVALID   |  out|    1|       s_axi|                  control|        scalar|
|s_axi_control_RREADY   |   in|    1|       s_axi|                  control|        scalar|
|s_axi_control_RDATA    |  out|   32|       s_axi|                  control|        scalar|
|s_axi_control_RRESP    |  out|    2|       s_axi|                  control|        scalar|
|s_axi_control_BVALID   |  out|    1|       s_axi|                  control|        scalar|
|s_axi_control_BREADY   |   in|    1|       s_axi|                  control|        scalar|
|s_axi_control_BRESP    |  out|    2|       s_axi|                  control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_hs|  multi_core_multi_ram_ip|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|  multi_core_multi_ram_ip|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|  multi_core_multi_ram_ip|  return value|
|m_axi_gmem_AWVALID     |  out|    1|       m_axi|                     gmem|       pointer|
|m_axi_gmem_AWREADY     |   in|    1|       m_axi|                     gmem|       pointer|
|m_axi_gmem_AWADDR      |  out|   64|       m_axi|                     gmem|       pointer|
|m_axi_gmem_AWID        |  out|    1|       m_axi|                     gmem|       pointer|
|m_axi_gmem_AWLEN       |  out|    8|       m_axi|                     gmem|       pointer|
|m_axi_gmem_AWSIZE      |  out|    3|       m_axi|                     gmem|       pointer|
|m_axi_gmem_AWBURST     |  out|    2|       m_axi|                     gmem|       pointer|
|m_axi_gmem_AWLOCK      |  out|    2|       m_axi|                     gmem|       pointer|
|m_axi_gmem_AWCACHE     |  out|    4|       m_axi|                     gmem|       pointer|
|m_axi_gmem_AWPROT      |  out|    3|       m_axi|                     gmem|       pointer|
|m_axi_gmem_AWQOS       |  out|    4|       m_axi|                     gmem|       pointer|
|m_axi_gmem_AWREGION    |  out|    4|       m_axi|                     gmem|       pointer|
|m_axi_gmem_AWUSER      |  out|    1|       m_axi|                     gmem|       pointer|
|m_axi_gmem_WVALID      |  out|    1|       m_axi|                     gmem|       pointer|
|m_axi_gmem_WREADY      |   in|    1|       m_axi|                     gmem|       pointer|
|m_axi_gmem_WDATA       |  out|   32|       m_axi|                     gmem|       pointer|
|m_axi_gmem_WSTRB       |  out|    4|       m_axi|                     gmem|       pointer|
|m_axi_gmem_WLAST       |  out|    1|       m_axi|                     gmem|       pointer|
|m_axi_gmem_WID         |  out|    1|       m_axi|                     gmem|       pointer|
|m_axi_gmem_WUSER       |  out|    1|       m_axi|                     gmem|       pointer|
|m_axi_gmem_ARVALID     |  out|    1|       m_axi|                     gmem|       pointer|
|m_axi_gmem_ARREADY     |   in|    1|       m_axi|                     gmem|       pointer|
|m_axi_gmem_ARADDR      |  out|   64|       m_axi|                     gmem|       pointer|
|m_axi_gmem_ARID        |  out|    1|       m_axi|                     gmem|       pointer|
|m_axi_gmem_ARLEN       |  out|    8|       m_axi|                     gmem|       pointer|
|m_axi_gmem_ARSIZE      |  out|    3|       m_axi|                     gmem|       pointer|
|m_axi_gmem_ARBURST     |  out|    2|       m_axi|                     gmem|       pointer|
|m_axi_gmem_ARLOCK      |  out|    2|       m_axi|                     gmem|       pointer|
|m_axi_gmem_ARCACHE     |  out|    4|       m_axi|                     gmem|       pointer|
|m_axi_gmem_ARPROT      |  out|    3|       m_axi|                     gmem|       pointer|
|m_axi_gmem_ARQOS       |  out|    4|       m_axi|                     gmem|       pointer|
|m_axi_gmem_ARREGION    |  out|    4|       m_axi|                     gmem|       pointer|
|m_axi_gmem_ARUSER      |  out|    1|       m_axi|                     gmem|       pointer|
|m_axi_gmem_RVALID      |   in|    1|       m_axi|                     gmem|       pointer|
|m_axi_gmem_RREADY      |  out|    1|       m_axi|                     gmem|       pointer|
|m_axi_gmem_RDATA       |   in|   32|       m_axi|                     gmem|       pointer|
|m_axi_gmem_RLAST       |   in|    1|       m_axi|                     gmem|       pointer|
|m_axi_gmem_RID         |   in|    1|       m_axi|                     gmem|       pointer|
|m_axi_gmem_RUSER       |   in|    1|       m_axi|                     gmem|       pointer|
|m_axi_gmem_RRESP       |   in|    2|       m_axi|                     gmem|       pointer|
|m_axi_gmem_BVALID      |   in|    1|       m_axi|                     gmem|       pointer|
|m_axi_gmem_BREADY      |  out|    1|       m_axi|                     gmem|       pointer|
|m_axi_gmem_BRESP       |   in|    2|       m_axi|                     gmem|       pointer|
|m_axi_gmem_BID         |   in|    1|       m_axi|                     gmem|       pointer|
|m_axi_gmem_BUSER       |   in|    1|       m_axi|                     gmem|       pointer|
|local_ram_Addr_A       |  out|   32|        bram|                local_ram|         array|
|local_ram_EN_A         |  out|    1|        bram|                local_ram|         array|
|local_ram_WEN_A        |  out|    4|        bram|                local_ram|         array|
|local_ram_Din_A        |  out|   32|        bram|                local_ram|         array|
|local_ram_Dout_A       |   in|   32|        bram|                local_ram|         array|
|local_ram_Clk_A        |  out|    1|        bram|                local_ram|         array|
|local_ram_Rst_A        |  out|    1|        bram|                local_ram|         array|
+-----------------------+-----+-----+------------+-------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 10, depth = 10


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 1
  Pipeline-0 : II = 10, D = 10, States = { 2 3 4 5 6 7 8 9 10 11 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 12 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 2 
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.80>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%i_V = alloca i32 1"   --->   Operation 13 'alloca' 'i_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%local_value = alloca i32 1"   --->   Operation 14 'alloca' 'local_value' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%global_value = alloca i32 1"   --->   Operation 15 'alloca' 'global_value' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%spectopmodule_ln3 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_10" [multi_core_multi_ram_ip.cpp:3]   --->   Operation 16 'spectopmodule' 'spectopmodule_ln3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem"   --->   Operation 18 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %ip_num"   --->   Operation 19 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ip_num, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_5, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ip_num, void @empty_6, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %local_ram, void @empty_7, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %local_ram"   --->   Operation 23 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %data_ram, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_8, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_9, i32 4294967295, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %data_ram, void @empty_6, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_9, i32 4294967295, i32 0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (1.00ns)   --->   "%data_ram_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %data_ram" [multi_core_multi_ram_ip.cpp:4]   --->   Operation 27 'read' 'data_ram_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 28 [1/1] (1.00ns)   --->   "%ip_num_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %ip_num" [multi_core_multi_ram_ip.cpp:4]   --->   Operation 28 'read' 'ip_num_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%ip_V = trunc i32 %ip_num_read"   --->   Operation 29 'trunc' 'ip_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.80ns)   --->   "%select_ln1541 = select i1 %ip_V, i16 8, i16 32776"   --->   Operation 30 'select' 'select_ln1541' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (1.58ns)   --->   "%store_ln23 = store i32 19, i32 %global_value" [multi_core_multi_ram_ip.cpp:23]   --->   Operation 31 'store' 'store_ln23' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 32 [1/1] (1.58ns)   --->   "%store_ln23 = store i32 18, i32 %local_value" [multi_core_multi_ram_ip.cpp:23]   --->   Operation 32 'store' 'store_ln23' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 33 [1/1] (1.58ns)   --->   "%store_ln23 = store i5 0, i5 %i_V" [multi_core_multi_ram_ip.cpp:23]   --->   Operation 33 'store' 'store_ln23' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln23 = br void %for.body" [multi_core_multi_ram_ip.cpp:23]   --->   Operation 34 'br' 'br_ln23' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.61>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%i_V_1 = load i5 %i_V"   --->   Operation 35 'load' 'i_V_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (1.36ns)   --->   "%icmp_ln1073 = icmp_eq  i5 %i_V_1, i5 16"   --->   Operation 36 'icmp' 'icmp_ln1073' <Predicate = true> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 37 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (1.78ns)   --->   "%add_ln886 = add i5 %i_V_1, i5 1"   --->   Operation 38 'add' 'add_ln886' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln23 = br i1 %icmp_ln1073, void %for.body.split, void %for.end" [multi_core_multi_ram_ip.cpp:23]   --->   Operation 39 'br' 'br_ln23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%specpipeline_ln24 = specpipeline void @_ssdm_op_SpecPipeline, i32 10, i32 0, i32 0, i32 0, void @empty_0" [multi_core_multi_ram_ip.cpp:24]   --->   Operation 40 'specpipeline' 'specpipeline_ln24' <Predicate = (!icmp_ln1073)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%specloopname_ln15 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [multi_core_multi_ram_ip.cpp:15]   --->   Operation 41 'specloopname' 'specloopname_ln15' <Predicate = (!icmp_ln1073)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%i0_V = trunc i5 %i_V_1"   --->   Operation 42 'trunc' 'i0_V' <Predicate = (!icmp_ln1073)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%r_V = partselect i3 @_ssdm_op_PartSelect.i3.i5.i32.i32, i5 %i_V_1, i32 1, i32 3"   --->   Operation 43 'partselect' 'r_V' <Predicate = (!icmp_ln1073)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%tmp = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %select_ln1541, i32 4, i32 15"   --->   Operation 44 'partselect' 'tmp' <Predicate = (!icmp_ln1073)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln34 = zext i3 %r_V" [multi_core_multi_ram_ip.cpp:34]   --->   Operation 45 'zext' 'zext_ln34' <Predicate = (!icmp_ln1073)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i12.i1.i3.i2, i12 %tmp, i1 1, i3 %r_V, i2 0" [multi_core_multi_ram_ip.cpp:35]   --->   Operation 46 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln1073)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln35 = zext i18 %shl_ln" [multi_core_multi_ram_ip.cpp:35]   --->   Operation 47 'zext' 'zext_ln35' <Predicate = (!icmp_ln1073)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (3.52ns)   --->   "%add_ln35 = add i64 %zext_ln35, i64 %data_ram_read" [multi_core_multi_ram_ip.cpp:35]   --->   Operation 48 'add' 'add_ln35' <Predicate = (!icmp_ln1073)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%local_ram_addr = getelementptr i32 %local_ram, i64 0, i64 %zext_ln34" [multi_core_multi_ram_ip.cpp:34]   --->   Operation 49 'getelementptr' 'local_ram_addr' <Predicate = (!icmp_ln1073)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln35, i32 2, i32 63" [multi_core_multi_ram_ip.cpp:35]   --->   Operation 50 'partselect' 'trunc_ln' <Predicate = (!icmp_ln1073)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%sext_ln35 = sext i62 %trunc_ln" [multi_core_multi_ram_ip.cpp:35]   --->   Operation 51 'sext' 'sext_ln35' <Predicate = (!icmp_ln1073)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %sext_ln35" [multi_core_multi_ram_ip.cpp:35]   --->   Operation 52 'getelementptr' 'gmem_addr' <Predicate = (!icmp_ln1073)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln29 = br i1 %i0_V, void %if.then, void %if.else" [multi_core_multi_ram_ip.cpp:29]   --->   Operation 53 'br' 'br_ln29' <Predicate = (!icmp_ln1073)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%local_value_load = load i32 %local_value" [multi_core_multi_ram_ip.cpp:30]   --->   Operation 54 'load' 'local_value_load' <Predicate = (!icmp_ln1073 & !i0_V)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (3.25ns)   --->   "%store_ln30 = store i32 %local_value_load, i15 %local_ram_addr" [multi_core_multi_ram_ip.cpp:30]   --->   Operation 55 'store' 'store_ln30' <Predicate = (!icmp_ln1073 & !i0_V)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32768> <RAM>
ST_2 : Operation 56 [2/2] (3.25ns)   --->   "%local_value_1 = load i15 %local_ram_addr" [multi_core_multi_ram_ip.cpp:34]   --->   Operation 56 'load' 'local_value_1' <Predicate = (!icmp_ln1073 & i0_V)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32768> <RAM>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 57 [1/1] (7.30ns)   --->   "%gmem_addr_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i64 %gmem_addr, i32 1" [multi_core_multi_ram_ip.cpp:31]   --->   Operation 57 'writereq' 'gmem_addr_req' <Predicate = (!icmp_ln1073 & !i0_V)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 58 [1/2] (3.25ns)   --->   "%local_value_1 = load i15 %local_ram_addr" [multi_core_multi_ram_ip.cpp:34]   --->   Operation 58 'load' 'local_value_1' <Predicate = (!icmp_ln1073 & i0_V)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32768> <RAM>
ST_3 : Operation 59 [7/7] (7.30ns)   --->   "%global_value_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1" [multi_core_multi_ram_ip.cpp:35]   --->   Operation 59 'readreq' 'global_value_2_req' <Predicate = (!icmp_ln1073 & i0_V)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 60 [1/1] (1.58ns)   --->   "%store_ln34 = store i32 %local_value_1, i32 %local_value" [multi_core_multi_ram_ip.cpp:34]   --->   Operation 60 'store' 'store_ln34' <Predicate = (!icmp_ln1073 & i0_V)> <Delay = 1.58>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%global_value_load = load i32 %global_value" [multi_core_multi_ram_ip.cpp:31]   --->   Operation 61 'load' 'global_value_load' <Predicate = (!icmp_ln1073 & !i0_V)> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (7.30ns)   --->   "%write_ln31 = write void @_ssdm_op_Write.m_axi.i32P1A, i64 %gmem_addr, i32 %global_value_load, i4 15" [multi_core_multi_ram_ip.cpp:31]   --->   Operation 62 'write' 'write_ln31' <Predicate = (!icmp_ln1073 & !i0_V)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 63 [6/7] (7.30ns)   --->   "%global_value_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1" [multi_core_multi_ram_ip.cpp:35]   --->   Operation 63 'readreq' 'global_value_2_req' <Predicate = (!icmp_ln1073 & i0_V)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 64 [5/5] (7.30ns)   --->   "%gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i64 %gmem_addr" [multi_core_multi_ram_ip.cpp:31]   --->   Operation 64 'writeresp' 'gmem_addr_resp' <Predicate = (!icmp_ln1073 & !i0_V)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 65 [5/7] (7.30ns)   --->   "%global_value_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1" [multi_core_multi_ram_ip.cpp:35]   --->   Operation 65 'readreq' 'global_value_2_req' <Predicate = (!icmp_ln1073 & i0_V)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 66 [4/5] (7.30ns)   --->   "%gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i64 %gmem_addr" [multi_core_multi_ram_ip.cpp:31]   --->   Operation 66 'writeresp' 'gmem_addr_resp' <Predicate = (!icmp_ln1073 & !i0_V)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 67 [4/7] (7.30ns)   --->   "%global_value_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1" [multi_core_multi_ram_ip.cpp:35]   --->   Operation 67 'readreq' 'global_value_2_req' <Predicate = (!icmp_ln1073 & i0_V)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 68 [3/5] (7.30ns)   --->   "%gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i64 %gmem_addr" [multi_core_multi_ram_ip.cpp:31]   --->   Operation 68 'writeresp' 'gmem_addr_resp' <Predicate = (!icmp_ln1073 & !i0_V)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 69 [3/7] (7.30ns)   --->   "%global_value_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1" [multi_core_multi_ram_ip.cpp:35]   --->   Operation 69 'readreq' 'global_value_2_req' <Predicate = (!icmp_ln1073 & i0_V)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 70 [2/5] (7.30ns)   --->   "%gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i64 %gmem_addr" [multi_core_multi_ram_ip.cpp:31]   --->   Operation 70 'writeresp' 'gmem_addr_resp' <Predicate = (!icmp_ln1073 & !i0_V)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 71 [2/7] (7.30ns)   --->   "%global_value_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1" [multi_core_multi_ram_ip.cpp:35]   --->   Operation 71 'readreq' 'global_value_2_req' <Predicate = (!icmp_ln1073 & i0_V)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 72 [1/5] (7.30ns)   --->   "%gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i64 %gmem_addr" [multi_core_multi_ram_ip.cpp:31]   --->   Operation 72 'writeresp' 'gmem_addr_resp' <Predicate = (!icmp_ln1073 & !i0_V)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln32 = br void %for.inc" [multi_core_multi_ram_ip.cpp:32]   --->   Operation 73 'br' 'br_ln32' <Predicate = (!icmp_ln1073 & !i0_V)> <Delay = 0.00>
ST_9 : Operation 74 [1/7] (7.30ns)   --->   "%global_value_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1" [multi_core_multi_ram_ip.cpp:35]   --->   Operation 74 'readreq' 'global_value_2_req' <Predicate = (!icmp_ln1073 & i0_V)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 75 [1/1] (7.30ns)   --->   "%global_value_1 = read i32 @_ssdm_op_Read.m_axi.i32P1A, i64 %gmem_addr" [multi_core_multi_ram_ip.cpp:35]   --->   Operation 75 'read' 'global_value_1' <Predicate = (!icmp_ln1073 & i0_V)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 1.58>
ST_11 : Operation 76 [1/1] (1.58ns)   --->   "%store_ln35 = store i32 %global_value_1, i32 %global_value" [multi_core_multi_ram_ip.cpp:35]   --->   Operation 76 'store' 'store_ln35' <Predicate = (!icmp_ln1073 & i0_V)> <Delay = 1.58>
ST_11 : Operation 77 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 77 'br' 'br_ln0' <Predicate = (!icmp_ln1073 & i0_V)> <Delay = 0.00>
ST_11 : Operation 78 [1/1] (1.58ns)   --->   "%store_ln23 = store i5 %add_ln886, i5 %i_V" [multi_core_multi_ram_ip.cpp:23]   --->   Operation 78 'store' 'store_ln23' <Predicate = (!icmp_ln1073)> <Delay = 1.58>
ST_11 : Operation 79 [1/1] (0.00ns)   --->   "%br_ln23 = br void %for.body" [multi_core_multi_ram_ip.cpp:23]   --->   Operation 79 'br' 'br_ln23' <Predicate = (!icmp_ln1073)> <Delay = 0.00>

State 12 <SV = 2> <Delay = 0.00>
ST_12 : Operation 80 [1/1] (0.00ns)   --->   "%ret_ln38 = ret" [multi_core_multi_ram_ip.cpp:38]   --->   Operation 80 'ret' 'ret_ln38' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ ip_num]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ local_ram]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=bram:ce=0
Port [ data_ram]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i_V                (alloca           ) [ 0111111111110]
local_value        (alloca           ) [ 0111111111110]
global_value       (alloca           ) [ 0111111111110]
spectopmodule_ln3  (spectopmodule    ) [ 0000000000000]
specinterface_ln0  (specinterface    ) [ 0000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 0000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 0000000000000]
specinterface_ln0  (specinterface    ) [ 0000000000000]
specinterface_ln0  (specinterface    ) [ 0000000000000]
specinterface_ln0  (specinterface    ) [ 0000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 0000000000000]
specinterface_ln0  (specinterface    ) [ 0000000000000]
specinterface_ln0  (specinterface    ) [ 0000000000000]
specinterface_ln0  (specinterface    ) [ 0000000000000]
data_ram_read      (read             ) [ 0011111111110]
ip_num_read        (read             ) [ 0000000000000]
ip_V               (trunc            ) [ 0000000000000]
select_ln1541      (select           ) [ 0011111111110]
store_ln23         (store            ) [ 0000000000000]
store_ln23         (store            ) [ 0000000000000]
store_ln23         (store            ) [ 0000000000000]
br_ln23            (br               ) [ 0000000000000]
i_V_1              (load             ) [ 0000000000000]
icmp_ln1073        (icmp             ) [ 0011111111110]
empty              (speclooptripcount) [ 0000000000000]
add_ln886          (add              ) [ 0001111111110]
br_ln23            (br               ) [ 0000000000000]
specpipeline_ln24  (specpipeline     ) [ 0000000000000]
specloopname_ln15  (specloopname     ) [ 0000000000000]
i0_V               (trunc            ) [ 0011111111110]
r_V                (partselect       ) [ 0000000000000]
tmp                (partselect       ) [ 0000000000000]
zext_ln34          (zext             ) [ 0000000000000]
shl_ln             (bitconcatenate   ) [ 0000000000000]
zext_ln35          (zext             ) [ 0000000000000]
add_ln35           (add              ) [ 0000000000000]
local_ram_addr     (getelementptr    ) [ 0001000000000]
trunc_ln           (partselect       ) [ 0000000000000]
sext_ln35          (sext             ) [ 0000000000000]
gmem_addr          (getelementptr    ) [ 0001111111100]
br_ln29            (br               ) [ 0000000000000]
local_value_load   (load             ) [ 0000000000000]
store_ln30         (store            ) [ 0000000000000]
gmem_addr_req      (writereq         ) [ 0000000000000]
local_value_1      (load             ) [ 0000000000000]
store_ln34         (store            ) [ 0000000000000]
global_value_load  (load             ) [ 0000000000000]
write_ln31         (write            ) [ 0000000000000]
gmem_addr_resp     (writeresp        ) [ 0000000000000]
br_ln32            (br               ) [ 0000000000000]
global_value_2_req (readreq          ) [ 0000000000000]
global_value_1     (read             ) [ 0000000000010]
store_ln35         (store            ) [ 0000000000000]
br_ln0             (br               ) [ 0000000000000]
store_ln23         (store            ) [ 0000000000000]
br_ln23            (br               ) [ 0000000000000]
ret_ln38           (ret              ) [ 0000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="ip_num">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ip_num"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="local_ram">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="local_ram"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="data_ram">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_ram"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i64"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i5.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i12.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i18.i12.i1.i3.i2"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="112" class="1004" name="i_V_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_V/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="local_value_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="local_value/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="global_value_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="global_value/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="data_ram_read_read_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="64" slack="0"/>
<pin id="126" dir="0" index="1" bw="64" slack="0"/>
<pin id="127" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_ram_read/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="ip_num_read_read_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="32" slack="0"/>
<pin id="132" dir="0" index="1" bw="32" slack="0"/>
<pin id="133" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ip_num_read/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="grp_writeresp_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="0" index="1" bw="32" slack="1"/>
<pin id="139" dir="0" index="2" bw="1" slack="0"/>
<pin id="140" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="gmem_addr_req/3 global_value_2_req/3 gmem_addr_resp/5 "/>
</bind>
</comp>

<comp id="144" class="1004" name="write_ln31_write_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="0" slack="0"/>
<pin id="146" dir="0" index="1" bw="32" slack="2"/>
<pin id="147" dir="0" index="2" bw="32" slack="0"/>
<pin id="148" dir="0" index="3" bw="1" slack="0"/>
<pin id="149" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln31/4 "/>
</bind>
</comp>

<comp id="153" class="1004" name="global_value_1_read_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="32" slack="0"/>
<pin id="155" dir="0" index="1" bw="32" slack="8"/>
<pin id="156" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="global_value_1/10 "/>
</bind>
</comp>

<comp id="158" class="1004" name="local_ram_addr_gep_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="32" slack="0"/>
<pin id="160" dir="0" index="1" bw="1" slack="0"/>
<pin id="161" dir="0" index="2" bw="3" slack="0"/>
<pin id="162" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_ram_addr/2 "/>
</bind>
</comp>

<comp id="165" class="1004" name="grp_access_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="15" slack="0"/>
<pin id="167" dir="0" index="1" bw="32" slack="0"/>
<pin id="168" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="169" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln30/2 local_value_1/2 "/>
</bind>
</comp>

<comp id="171" class="1004" name="ip_V_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="32" slack="0"/>
<pin id="173" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="ip_V/1 "/>
</bind>
</comp>

<comp id="175" class="1004" name="select_ln1541_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="1" slack="0"/>
<pin id="177" dir="0" index="1" bw="16" slack="0"/>
<pin id="178" dir="0" index="2" bw="16" slack="0"/>
<pin id="179" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1541/1 "/>
</bind>
</comp>

<comp id="183" class="1004" name="store_ln23_store_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="6" slack="0"/>
<pin id="185" dir="0" index="1" bw="32" slack="0"/>
<pin id="186" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln23/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="store_ln23_store_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="6" slack="0"/>
<pin id="190" dir="0" index="1" bw="32" slack="0"/>
<pin id="191" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln23/1 "/>
</bind>
</comp>

<comp id="193" class="1004" name="store_ln23_store_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="1" slack="0"/>
<pin id="195" dir="0" index="1" bw="5" slack="0"/>
<pin id="196" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln23/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="i_V_1_load_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="5" slack="1"/>
<pin id="200" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_V_1/2 "/>
</bind>
</comp>

<comp id="201" class="1004" name="icmp_ln1073_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="5" slack="0"/>
<pin id="203" dir="0" index="1" bw="5" slack="0"/>
<pin id="204" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1073/2 "/>
</bind>
</comp>

<comp id="207" class="1004" name="add_ln886_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="5" slack="0"/>
<pin id="209" dir="0" index="1" bw="1" slack="0"/>
<pin id="210" dir="1" index="2" bw="5" slack="9"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln886/2 "/>
</bind>
</comp>

<comp id="213" class="1004" name="i0_V_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="5" slack="0"/>
<pin id="215" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="i0_V/2 "/>
</bind>
</comp>

<comp id="217" class="1004" name="r_V_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="3" slack="0"/>
<pin id="219" dir="0" index="1" bw="5" slack="0"/>
<pin id="220" dir="0" index="2" bw="1" slack="0"/>
<pin id="221" dir="0" index="3" bw="3" slack="0"/>
<pin id="222" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="r_V/2 "/>
</bind>
</comp>

<comp id="227" class="1004" name="tmp_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="12" slack="0"/>
<pin id="229" dir="0" index="1" bw="16" slack="1"/>
<pin id="230" dir="0" index="2" bw="4" slack="0"/>
<pin id="231" dir="0" index="3" bw="5" slack="0"/>
<pin id="232" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="236" class="1004" name="zext_ln34_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="3" slack="0"/>
<pin id="238" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln34/2 "/>
</bind>
</comp>

<comp id="241" class="1004" name="shl_ln_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="18" slack="0"/>
<pin id="243" dir="0" index="1" bw="12" slack="0"/>
<pin id="244" dir="0" index="2" bw="1" slack="0"/>
<pin id="245" dir="0" index="3" bw="3" slack="0"/>
<pin id="246" dir="0" index="4" bw="1" slack="0"/>
<pin id="247" dir="1" index="5" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/2 "/>
</bind>
</comp>

<comp id="253" class="1004" name="zext_ln35_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="18" slack="0"/>
<pin id="255" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35/2 "/>
</bind>
</comp>

<comp id="257" class="1004" name="add_ln35_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="18" slack="0"/>
<pin id="259" dir="0" index="1" bw="64" slack="1"/>
<pin id="260" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln35/2 "/>
</bind>
</comp>

<comp id="262" class="1004" name="trunc_ln_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="62" slack="0"/>
<pin id="264" dir="0" index="1" bw="64" slack="0"/>
<pin id="265" dir="0" index="2" bw="3" slack="0"/>
<pin id="266" dir="0" index="3" bw="7" slack="0"/>
<pin id="267" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/2 "/>
</bind>
</comp>

<comp id="272" class="1004" name="sext_ln35_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="62" slack="0"/>
<pin id="274" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln35/2 "/>
</bind>
</comp>

<comp id="276" class="1004" name="gmem_addr_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="64" slack="0"/>
<pin id="278" dir="0" index="1" bw="64" slack="0"/>
<pin id="279" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr/2 "/>
</bind>
</comp>

<comp id="282" class="1004" name="local_value_load_load_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="32" slack="1"/>
<pin id="284" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="local_value_load/2 "/>
</bind>
</comp>

<comp id="286" class="1004" name="store_ln34_store_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="32" slack="0"/>
<pin id="288" dir="0" index="1" bw="32" slack="2"/>
<pin id="289" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln34/3 "/>
</bind>
</comp>

<comp id="291" class="1004" name="global_value_load_load_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="32" slack="3"/>
<pin id="293" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="global_value_load/4 "/>
</bind>
</comp>

<comp id="295" class="1004" name="store_ln35_store_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="32" slack="1"/>
<pin id="297" dir="0" index="1" bw="32" slack="10"/>
<pin id="298" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln35/11 "/>
</bind>
</comp>

<comp id="299" class="1004" name="store_ln23_store_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="5" slack="9"/>
<pin id="301" dir="0" index="1" bw="5" slack="10"/>
<pin id="302" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln23/11 "/>
</bind>
</comp>

<comp id="303" class="1005" name="i_V_reg_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="5" slack="0"/>
<pin id="305" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i_V "/>
</bind>
</comp>

<comp id="310" class="1005" name="local_value_reg_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="32" slack="0"/>
<pin id="312" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="local_value "/>
</bind>
</comp>

<comp id="317" class="1005" name="global_value_reg_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="32" slack="0"/>
<pin id="319" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="global_value "/>
</bind>
</comp>

<comp id="324" class="1005" name="data_ram_read_reg_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="64" slack="1"/>
<pin id="326" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="data_ram_read "/>
</bind>
</comp>

<comp id="329" class="1005" name="select_ln1541_reg_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="16" slack="1"/>
<pin id="331" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="select_ln1541 "/>
</bind>
</comp>

<comp id="334" class="1005" name="icmp_ln1073_reg_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="1" slack="1"/>
<pin id="336" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln1073 "/>
</bind>
</comp>

<comp id="338" class="1005" name="add_ln886_reg_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="5" slack="9"/>
<pin id="340" dir="1" index="1" bw="5" slack="9"/>
</pin_list>
<bind>
<opset="add_ln886 "/>
</bind>
</comp>

<comp id="343" class="1005" name="i0_V_reg_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="1" slack="1"/>
<pin id="345" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="i0_V "/>
</bind>
</comp>

<comp id="347" class="1005" name="local_ram_addr_reg_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="15" slack="1"/>
<pin id="349" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="local_ram_addr "/>
</bind>
</comp>

<comp id="352" class="1005" name="gmem_addr_reg_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="32" slack="1"/>
<pin id="354" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr "/>
</bind>
</comp>

<comp id="359" class="1005" name="global_value_1_reg_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="32" slack="1"/>
<pin id="361" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="global_value_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="115"><net_src comp="8" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="119"><net_src comp="8" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="123"><net_src comp="8" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="128"><net_src comp="46" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="6" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="134"><net_src comp="48" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="2" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="141"><net_src comp="100" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="142"><net_src comp="8" pin="0"/><net_sink comp="136" pin=2"/></net>

<net id="143"><net_src comp="102" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="150"><net_src comp="104" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="151"><net_src comp="106" pin="0"/><net_sink comp="144" pin=3"/></net>

<net id="152"><net_src comp="108" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="157"><net_src comp="110" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="163"><net_src comp="4" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="164"><net_src comp="92" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="170"><net_src comp="158" pin="3"/><net_sink comp="165" pin=0"/></net>

<net id="174"><net_src comp="130" pin="2"/><net_sink comp="171" pin=0"/></net>

<net id="180"><net_src comp="171" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="181"><net_src comp="50" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="182"><net_src comp="52" pin="0"/><net_sink comp="175" pin=2"/></net>

<net id="187"><net_src comp="54" pin="0"/><net_sink comp="183" pin=0"/></net>

<net id="192"><net_src comp="56" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="197"><net_src comp="58" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="205"><net_src comp="198" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="206"><net_src comp="60" pin="0"/><net_sink comp="201" pin=1"/></net>

<net id="211"><net_src comp="198" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="212"><net_src comp="66" pin="0"/><net_sink comp="207" pin=1"/></net>

<net id="216"><net_src comp="198" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="223"><net_src comp="76" pin="0"/><net_sink comp="217" pin=0"/></net>

<net id="224"><net_src comp="198" pin="1"/><net_sink comp="217" pin=1"/></net>

<net id="225"><net_src comp="8" pin="0"/><net_sink comp="217" pin=2"/></net>

<net id="226"><net_src comp="78" pin="0"/><net_sink comp="217" pin=3"/></net>

<net id="233"><net_src comp="80" pin="0"/><net_sink comp="227" pin=0"/></net>

<net id="234"><net_src comp="82" pin="0"/><net_sink comp="227" pin=2"/></net>

<net id="235"><net_src comp="84" pin="0"/><net_sink comp="227" pin=3"/></net>

<net id="239"><net_src comp="217" pin="4"/><net_sink comp="236" pin=0"/></net>

<net id="240"><net_src comp="236" pin="1"/><net_sink comp="158" pin=2"/></net>

<net id="248"><net_src comp="86" pin="0"/><net_sink comp="241" pin=0"/></net>

<net id="249"><net_src comp="227" pin="4"/><net_sink comp="241" pin=1"/></net>

<net id="250"><net_src comp="88" pin="0"/><net_sink comp="241" pin=2"/></net>

<net id="251"><net_src comp="217" pin="4"/><net_sink comp="241" pin=3"/></net>

<net id="252"><net_src comp="90" pin="0"/><net_sink comp="241" pin=4"/></net>

<net id="256"><net_src comp="241" pin="5"/><net_sink comp="253" pin=0"/></net>

<net id="261"><net_src comp="253" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="268"><net_src comp="94" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="269"><net_src comp="257" pin="2"/><net_sink comp="262" pin=1"/></net>

<net id="270"><net_src comp="96" pin="0"/><net_sink comp="262" pin=2"/></net>

<net id="271"><net_src comp="98" pin="0"/><net_sink comp="262" pin=3"/></net>

<net id="275"><net_src comp="262" pin="4"/><net_sink comp="272" pin=0"/></net>

<net id="280"><net_src comp="0" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="281"><net_src comp="272" pin="1"/><net_sink comp="276" pin=1"/></net>

<net id="285"><net_src comp="282" pin="1"/><net_sink comp="165" pin=1"/></net>

<net id="290"><net_src comp="165" pin="3"/><net_sink comp="286" pin=0"/></net>

<net id="294"><net_src comp="291" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="306"><net_src comp="112" pin="1"/><net_sink comp="303" pin=0"/></net>

<net id="307"><net_src comp="303" pin="1"/><net_sink comp="193" pin=1"/></net>

<net id="308"><net_src comp="303" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="309"><net_src comp="303" pin="1"/><net_sink comp="299" pin=1"/></net>

<net id="313"><net_src comp="116" pin="1"/><net_sink comp="310" pin=0"/></net>

<net id="314"><net_src comp="310" pin="1"/><net_sink comp="188" pin=1"/></net>

<net id="315"><net_src comp="310" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="316"><net_src comp="310" pin="1"/><net_sink comp="286" pin=1"/></net>

<net id="320"><net_src comp="120" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="321"><net_src comp="317" pin="1"/><net_sink comp="183" pin=1"/></net>

<net id="322"><net_src comp="317" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="323"><net_src comp="317" pin="1"/><net_sink comp="295" pin=1"/></net>

<net id="327"><net_src comp="124" pin="2"/><net_sink comp="324" pin=0"/></net>

<net id="328"><net_src comp="324" pin="1"/><net_sink comp="257" pin=1"/></net>

<net id="332"><net_src comp="175" pin="3"/><net_sink comp="329" pin=0"/></net>

<net id="333"><net_src comp="329" pin="1"/><net_sink comp="227" pin=1"/></net>

<net id="337"><net_src comp="201" pin="2"/><net_sink comp="334" pin=0"/></net>

<net id="341"><net_src comp="207" pin="2"/><net_sink comp="338" pin=0"/></net>

<net id="342"><net_src comp="338" pin="1"/><net_sink comp="299" pin=0"/></net>

<net id="346"><net_src comp="213" pin="1"/><net_sink comp="343" pin=0"/></net>

<net id="350"><net_src comp="158" pin="3"/><net_sink comp="347" pin=0"/></net>

<net id="351"><net_src comp="347" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="355"><net_src comp="276" pin="2"/><net_sink comp="352" pin=0"/></net>

<net id="356"><net_src comp="352" pin="1"/><net_sink comp="136" pin=1"/></net>

<net id="357"><net_src comp="352" pin="1"/><net_sink comp="144" pin=1"/></net>

<net id="358"><net_src comp="352" pin="1"/><net_sink comp="153" pin=1"/></net>

<net id="362"><net_src comp="153" pin="2"/><net_sink comp="359" pin=0"/></net>

<net id="363"><net_src comp="359" pin="1"/><net_sink comp="295" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem | {3 4 5 6 7 8 9 }
	Port: local_ram | {2 }
 - Input state : 
	Port: multi_core_multi_ram_ip : gmem | {3 4 5 6 7 8 9 10 }
	Port: multi_core_multi_ram_ip : ip_num | {1 }
	Port: multi_core_multi_ram_ip : local_ram | {2 3 }
	Port: multi_core_multi_ram_ip : data_ram | {1 }
  - Chain level:
	State 1
		select_ln1541 : 1
		store_ln23 : 1
		store_ln23 : 1
		store_ln23 : 1
	State 2
		icmp_ln1073 : 1
		add_ln886 : 1
		br_ln23 : 2
		i0_V : 1
		r_V : 1
		zext_ln34 : 2
		shl_ln : 2
		zext_ln35 : 3
		add_ln35 : 4
		local_ram_addr : 3
		trunc_ln : 5
		sext_ln35 : 6
		gmem_addr : 7
		br_ln29 : 2
		store_ln30 : 4
		local_value_1 : 4
	State 3
		store_ln34 : 1
	State 4
		write_ln31 : 1
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|    add   |      add_ln886_fu_207      |    0    |    13   |
|          |       add_ln35_fu_257      |    0    |    71   |
|----------|----------------------------|---------|---------|
|  select  |    select_ln1541_fu_175    |    0    |    16   |
|----------|----------------------------|---------|---------|
|   icmp   |     icmp_ln1073_fu_201     |    0    |    9    |
|----------|----------------------------|---------|---------|
|          |  data_ram_read_read_fu_124 |    0    |    0    |
|   read   |   ip_num_read_read_fu_130  |    0    |    0    |
|          | global_value_1_read_fu_153 |    0    |    0    |
|----------|----------------------------|---------|---------|
| writeresp|    grp_writeresp_fu_136    |    0    |    0    |
|----------|----------------------------|---------|---------|
|   write  |   write_ln31_write_fu_144  |    0    |    0    |
|----------|----------------------------|---------|---------|
|   trunc  |         ip_V_fu_171        |    0    |    0    |
|          |         i0_V_fu_213        |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |         r_V_fu_217         |    0    |    0    |
|partselect|         tmp_fu_227         |    0    |    0    |
|          |       trunc_ln_fu_262      |    0    |    0    |
|----------|----------------------------|---------|---------|
|   zext   |      zext_ln34_fu_236      |    0    |    0    |
|          |      zext_ln35_fu_253      |    0    |    0    |
|----------|----------------------------|---------|---------|
|bitconcatenate|        shl_ln_fu_241       |    0    |    0    |
|----------|----------------------------|---------|---------|
|   sext   |      sext_ln35_fu_272      |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |   109   |
|----------|----------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|   add_ln886_reg_338  |    5   |
| data_ram_read_reg_324|   64   |
|global_value_1_reg_359|   32   |
| global_value_reg_317 |   32   |
|   gmem_addr_reg_352  |   32   |
|     i0_V_reg_343     |    1   |
|      i_V_reg_303     |    5   |
|  icmp_ln1073_reg_334 |    1   |
|local_ram_addr_reg_347|   15   |
|  local_value_reg_310 |   32   |
| select_ln1541_reg_329|   16   |
+----------------------+--------+
|         Total        |   235  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------|------|------|------|--------||---------||---------|
| grp_writeresp_fu_136 |  p0  |   3  |   1  |    3   |
|   grp_access_fu_165  |  p0  |   2  |  15  |   30   ||    9    |
|----------------------|------|------|------|--------||---------||---------|
|         Total        |      |      |      |   33   ||  3.2953 ||    9    |
|----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   109  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    -   |    9   |
|  Register |    -   |   235  |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   235  |   118  |
+-----------+--------+--------+--------+
