set ::env(PROJECT_NAME) divider
set ::env(DESIGN_TOP) div_su
set ::env(DESIGN_DIR) RTL_Benchmark/Verilog/OpenCores_designs/divider/rtl/verilog
set ::env(TOP_VERILOG) RTL_Benchmark/Verilog/OpenCores_designs/divider/rtl/verilog/div_su.v
set ::env(CLOCK_COUNT) 1
set ::env(DOMAIN) OpenCores_designs
