// Seed: 2923119632
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  inout wire id_7;
  output wire id_6;
  output wire id_5;
  assign module_1.id_13 = 0;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
endmodule
module module_1 (
    output uwire id_0,
    output tri1 id_1,
    input tri id_2,
    output supply1 id_3,
    output supply0 id_4,
    output uwire id_5,
    output tri id_6,
    output wor id_7,
    input supply1 id_8,
    output uwire id_9,
    output wor id_10,
    output supply1 id_11,
    input tri id_12,
    output wor id_13,
    output logic id_14,
    input tri id_15,
    output supply0 id_16
);
  assign id_14 = -1;
  wire id_18;
  module_0 modCall_1 (
      id_18,
      id_18,
      id_18,
      id_18,
      id_18,
      id_18,
      id_18,
      id_18
  );
  always_ff @(posedge -1 or negedge id_18) begin : LABEL_0
    id_14 = id_12;
  end
endmodule
