Daikon version 5.7.2, released November 7, 2018; http://plse.cs.washington.edu/daikon.
Reading splitter info files (read 1 spinfo file, 662 splitters)
Reading declaration files ...decl: 2 of 2 splitters successful
..jns: 2 of 2 splitters successful
..jnp: 2 of 2 splitters successful
..rol: 2 of 2 splitters successful
..insw: 2 of 2 splitters successful
..cmpw: 2 of 2 splitters successful
..fucom: 2 of 2 splitters successful
..movb: 2 of 2 splitters successful
..mfence: 2 of 2 splitters successful
..decb: 2 of 2 splitters successful
..popl: 2 of 2 splitters successful
..fnstcw: 2 of 2 splitters successful
..cmpb: 2 of 2 splitters successful
..lesw: 2 of 2 splitters successful
..popw: 2 of 2 splitters successful
..fildll: 2 of 2 splitters successful
..negl: 2 of 2 splitters successful
..negb: 2 of 2 splitters successful
..movw: 2 of 2 splitters successful
..decw: 2 of 2 splitters successful
..cmpl: 2 of 2 splitters successful
..sahf: 2 of 2 splitters successful
..movq: 2 of 2 splitters successful
..cmovsl: 2 of 2 splitters successful
..shldl: 2 of 2 splitters successful
..pause: 2 of 2 splitters successful
..movntil: 2 of 2 splitters successful
..cli: 2 of 2 splitters successful
..cld: 2 of 2 splitters successful
..pushfl: 2 of 2 splitters successful
..popfl: 2 of 2 splitters successful
..subq: 2 of 2 splitters successful
..fld1: 2 of 2 splitters successful
..fld: 2 of 2 splitters successful
..clc: 2 of 2 splitters successful
..popfw: 2 of 2 splitters successful
..imull: 2 of 2 splitters successful
..fistpl: 2 of 2 splitters successful
..cmpxchgl: 2 of 2 splitters successful
..jae: 2 of 2 splitters successful
..ja: 2 of 2 splitters successful
..scasb: 2 of 2 splitters successful
..loope: 2 of 2 splitters successful
..loop: 2 of 2 splitters successful
..leaw: 2 of 2 splitters successful
..testq: 2 of 2 splitters successful
..std: 2 of 2 splitters successful
..82: 2 of 2 splitters successful
..negq: 2 of 2 splitters successful
..adcb: 2 of 2 splitters successful
...byte: 2 of 2 splitters successful
..testw: 2 of 2 splitters successful
..pushfw: 2 of 2 splitters successful
..adcl: 2 of 2 splitters successful
..new0x20: 2 of 2 splitters successful
..fdivl: 2 of 2 splitters successful
..sfence: 2 of 2 splitters successful
..adcw: 2 of 2 splitters successful
..fdivs: 2 of 2 splitters successful
..testb: 2 of 2 splitters successful
..0x31: 2 of 2 splitters successful
..cmovnsl: 2 of 2 splitters successful
..das: 2 of 2 splitters successful
..5e: 2 of 2 splitters successful
..repe: 2 of 2 splitters successful
..nop: 2 of 2 splitters successful
..testl: 2 of 2 splitters successful
..repne: 2 of 2 splitters successful
..fxrstor: 2 of 2 splitters successful
..new0xa1: 2 of 2 splitters successful
..jmpw: 2 of 2 splitters successful
..shrdl: 2 of 2 splitters successful
..stc: 2 of 2 splitters successful
..popq: 2 of 2 splitters successful
..jmpq: 2 of 2 splitters successful
..roll: 2 of 2 splitters successful
..leave: 2 of 2 splitters successful
..jmp_far: 2 of 2 splitters successful
..mulw: 2 of 2 splitters successful
..jmpl: 2 of 2 splitters successful
..2a: 2 of 2 splitters successful
..2b: 2 of 2 splitters successful
..swapgs: 2 of 2 splitters successful
..0x9d: 2 of 2 splitters successful
..pushq: 2 of 2 splitters successful
..new0x39: 2 of 2 splitters successful
..cmovel: 2 of 2 splitters successful
..iretl: 2 of 2 splitters successful
..btq: 2 of 2 splitters successful
..jne: 2 of 2 splitters successful
..pushw: 2 of 2 splitters successful
..new0x31: 2 of 2 splitters successful
..ldsw: 2 of 2 splitters successful
..hlt: 2 of 2 splitters successful
..frstor: 2 of 2 splitters successful
..new0x9d: 2 of 2 splitters successful
..pushaw: 2 of 2 splitters successful
..jle: 2 of 2 splitters successful
..jl: 2 of 2 splitters successful
..movsbl: 2 of 2 splitters successful
..movsb: 2 of 2 splitters successful
..pushal: 2 of 2 splitters successful
..wrmsr: 2 of 2 splitters successful
..iretw: 2 of 2 splitters successful
..btl: 2 of 2 splitters successful
..80: 2 of 2 splitters successful
..81: 2 of 2 splitters successful
..pushl: 2 of 2 splitters successful
..orq: 2 of 2 splitters successful
..cmovnel: 2 of 2 splitters successful
..addw: 2 of 2 splitters successful
..00: 2 of 2 splitters successful
..fxch: 2 of 2 splitters successful
..setle: 2 of 2 splitters successful
..lidtw: 2 of 2 splitters successful
..ljmpl: 2 of 2 splitters successful
..outw: 2 of 2 splitters successful
..72: 2 of 2 splitters successful
..jge: 2 of 2 splitters successful
..jg: 2 of 2 splitters successful
..leal: 2 of 2 splitters successful
..sysretq: 2 of 2 splitters successful
..new0x49: 2 of 2 splitters successful
..outb: 2 of 2 splitters successful
..leaq: 2 of 2 splitters successful
..addb: 2 of 2 splitters successful
..fistpll: 2 of 2 splitters successful
..3c: 2 of 2 splitters successful
..3a: 2 of 2 splitters successful
..addl: 2 of 2 splitters successful
..outl: 2 of 2 splitters successful
..ljmpw: 2 of 2 splitters successful
..lidtl: 2 of 2 splitters successful
..3d: 2 of 2 splitters successful
..06: 2 of 2 splitters successful
..syscall: 2 of 2 splitters successful
..mull: 2 of 2 splitters successful
..mulb: 2 of 2 splitters successful
..orw: 2 of 2 splitters successful
..cmovbq: 2 of 2 splitters successful
..lgdtw: 2 of 2 splitters successful
..lgdtq: 2 of 2 splitters successful
..js: 2 of 2 splitters successful
..orl: 2 of 2 splitters successful
..invlpg: 2 of 2 splitters successful
..cmovbl: 2 of 2 splitters successful
..je: 2 of 2 splitters successful
..adcq: 2 of 2 splitters successful
..orb: 2 of 2 splitters successful
..jb: 2 of 2 splitters successful
..wait: 2 of 2 splitters successful
..0x39: 2 of 2 splitters successful
..lgdtl: 2 of 2 splitters successful
..movsl: 2 of 2 splitters successful
..rorl: 2 of 2 splitters successful
..btrl: 2 of 2 splitters successful
..movswl: 2 of 2 splitters successful
..movsw: 2 of 2 splitters successful
..a0: 2 of 2 splitters successful
..stosb: 2 of 2 splitters successful
..rorb: 2 of 2 splitters successful
..fmull: 2 of 2 splitters successful
..sarb: 2 of 2 splitters successful
..stosw: 2 of 2 splitters successful
..jmp_near: 2 of 2 splitters successful
..imulw: 2 of 2 splitters successful
..0x20: 2 of 2 splitters successful
..0xa1: 2 of 2 splitters successful
..movzwl: 2 of 2 splitters successful
..0x69: 2 of 2 splitters successful
..subw: 2 of 2 splitters successful
..cmovgl: 2 of 2 splitters successful
..shrb: 2 of 2 splitters successful
..clts: 2 of 2 splitters successful
..movzbw: 2 of 2 splitters successful
..cc: 2 of 2 splitters successful
..shrl: 2 of 2 splitters successful
..new0x76: 2 of 2 splitters successful
..nopw: 2 of 2 splitters successful
..shrw: 2 of 2 splitters successful
..cltd: 2 of 2 splitters successful
..lldtw: 2 of 2 splitters successful
..cmovaq: 2 of 2 splitters successful
..subb: 2 of 2 splitters successful
..setge: 2 of 2 splitters successful
..setg: 2 of 2 splitters successful
..shrq: 2 of 2 splitters successful
..idivl: 2 of 2 splitters successful
..subl: 2 of 2 splitters successful
..retl: 2 of 2 splitters successful
..movzbl: 2 of 2 splitters successful
..cmovaeq: 2 of 2 splitters successful
..calll_far: 2 of 2 splitters successful
..andl: 2 of 2 splitters successful
..movslq: 2 of 2 splitters successful
..mulq: 2 of 2 splitters successful
..new0x89: 2 of 2 splitters successful
..movl: 2 of 2 splitters successful
..sarl: 2 of 2 splitters successful
..new0xef: 2 of 2 splitters successful
..setne: 2 of 2 splitters successful
..andb: 2 of 2 splitters successful
..1a: 2 of 2 splitters successful
..f8: 2 of 2 splitters successful
..retq: 2 of 2 splitters successful
..retw: 2 of 2 splitters successful
..nopl: 2 of 2 splitters successful
..iretq: 2 of 2 splitters successful
..cmovlel: 2 of 2 splitters successful
..andw: 2 of 2 splitters successful
..setns: 2 of 2 splitters successful
..new0x08: 2 of 2 splitters successful
..fucompp: 2 of 2 splitters successful
..fucomp: 2 of 2 splitters successful
..popal: 2 of 2 splitters successful
..rsm: 2 of 2 splitters successful
..01: 2 of 2 splitters successful
..xchgw: 2 of 2 splitters successful
..fnstsw: 2 of 2 splitters successful
..shlq: 2 of 2 splitters successful
..cwtl: 2 of 2 splitters successful
..xaddl: 2 of 2 splitters successful
..shlw: 2 of 2 splitters successful
..flds: 2 of 2 splitters successful
..9a: 2 of 2 splitters successful
..sbbl: 2 of 2 splitters successful
..xchgb: 2 of 2 splitters successful
..shll: 2 of 2 splitters successful
..lretl: 2 of 2 splitters successful
..movabsq: 2 of 2 splitters successful
..rdtsc: 2 of 2 splitters successful
..shlb: 2 of 2 splitters successful
..0x89: 2 of 2 splitters successful
..xchgl: 2 of 2 splitters successful
..lcallw: 2 of 2 splitters successful
..new0x0e: 2 of 2 splitters successful
..calll_near: 2 of 2 splitters successful
..new0x99: 2 of 2 splitters successful
..lfence: 2 of 2 splitters successful
..lodsw: 2 of 2 splitters successful
..lretw: 2 of 2 splitters successful
..andq: 2 of 2 splitters successful
..sti: 2 of 2 splitters successful
..fsubp: 2 of 2 splitters successful
..cmovll: 2 of 2 splitters successful
..lmsww: 2 of 2 splitters successful
..7f: 2 of 2 splitters successful
..0x76: 2 of 2 splitters successful
..setae: 2 of 2 splitters successful
..seta: 2 of 2 splitters successful
..fldz: 2 of 2 splitters successful
..bsrl: 2 of 2 splitters successful
..int: 2 of 2 splitters successful
..lock: 2 of 2 splitters successful
..cmovgel: 2 of 2 splitters successful
..inw: 2 of 2 splitters successful
..3f: 2 of 2 splitters successful
..fsetpm: 2 of 2 splitters successful
..inl: 2 of 2 splitters successful
..cmovael: 2 of 2 splitters successful
..fldl: 2 of 2 splitters successful
..cmpq: 2 of 2 splitters successful
..fninit: 2 of 2 splitters successful
..lidtq: 2 of 2 splitters successful
..0x49: 2 of 2 splitters successful
..cpuid: 2 of 2 splitters successful
..45: 2 of 2 splitters successful
..c0: 2 of 2 splitters successful
..20: 2 of 2 splitters successful
..inb: 2 of 2 splitters successful
..incq: 2 of 2 splitters successful
..bsfl: 2 of 2 splitters successful
..0x08: 2 of 2 splitters successful
..setb: 2 of 2 splitters successful
..setbe: 2 of 2 splitters successful
..incw: 2 of 2 splitters successful
..lssl: 2 of 2 splitters successful
..fldcw: 2 of 2 splitters successful
..sbbb: 2 of 2 splitters successful
..40: 2 of 2 splitters successful
..rdmsr: 2 of 2 splitters successful
..incb: 2 of 2 splitters successful
..0xef: 2 of 2 splitters successful
..cmoval: 2 of 2 splitters successful
..notl: 2 of 2 splitters successful
..cmoveq: 2 of 2 splitters successful
..incl: 2 of 2 splitters successful
..wbinvd: 2 of 2 splitters successful
..bsfq: 2 of 2 splitters successful
..addq: 2 of 2 splitters successful
..xorq: 2 of 2 splitters successful
..insb: 2 of 2 splitters successful
..divl: 2 of 2 splitters successful
..xorw: 2 of 2 splitters successful
..outsw: 2 of 2 splitters successful
..stosl: 2 of 2 splitters successful
..cmovneq: 2 of 2 splitters successful
..insl: 2 of 2 splitters successful
..divb: 2 of 2 splitters successful
..prefetchnta: 2 of 2 splitters successful
..a1: 2 of 2 splitters successful
..fstp: 2 of 2 splitters successful
..xorb: 2 of 2 splitters successful
..new0x69: 2 of 2 splitters successful
..ff: 2 of 2 splitters successful
..0x0e: 2 of 2 splitters successful
..divw: 2 of 2 splitters successful
..notq: 2 of 2 splitters successful
..bsrq: 2 of 2 splitters successful
..outsl: 2 of 2 splitters successful
..xorl: 2 of 2 splitters successful
..divq: 2 of 2 splitters successful
..cmovbel: 2 of 2 splitters successful
..popaw: 2 of 2 splitters successful
..sete: 2 of 2 splitters successful
..callw: 2 of 2 splitters successful
..sgdtl: 2 of 2 splitters successful
..callq: 2 of 2 splitters successful
..jecxz: 2 of 2 splitters successful
..cltq: 2 of 2 splitters successful
..btsl: 2 of 2 splitters successful
..fxsave: 2 of 2 splitters successful
..jbe: 2 of 2 splitters successful
..lodsb: 2 of 2 splitters successful
..0x99: 2 of 2 splitters successful
..sets: 2 of 2 splitters successful
..4f: 2 of 2 splitters successful
..bswapl: 2 of 2 splitters successful
..4c: 2 of 2 splitters successful
..lcalll: 2 of 2 splitters successful
..ltrw: 2 of 2 splitters successful
(read 1 decls file)
Processing trace data; reading 1 dtrace file:

No return from procedure observed 1 time.  Unmatched entries are ignored!
Unterminated calls:
  ..0x08() : 1 invocation
End of report for procedures not returned from.  Unmatched entries are ignored!

Warning: No non-obvious non-suppressed exclusive invariants found in ..iretw():::ENTER
Warning: No non-obvious non-suppressed exclusive invariants found in ..jl():::ENTER
Warning: No non-obvious non-suppressed exclusive invariants found in ..jl():::ENTER
===========================================================================
..0x08():::ENTER
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SMM == HLT
SMM == EFL_8
SMM == EFL_13
SMM == CR0_1
SMM == CR0_2
SMM == CR0_3
SMM == CR0_5
SMM == CR0_7
SMM == CR0_18
SMM == CR0_20
SMM == CR4_6
SMM == CR4_8
SMM == CR4_9
SMM == CR4_11
SMM == CR4_12
ADDR == -1
EAX >= 0
EBX >= 0
ECX >= 0
EDX >= 0
EFL >= 2
CPL == 0
II one of { 0, 1 }
A20 == 1
SMM == 0
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
EFL_11 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR < EIP
II <= A20
II >= SMM
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= EFL_11
A20 >= CR0_0
SMM <= EFL_2
SMM <= EFL_4
SMM <= EFL_6
SMM <= EFL_9
SMM <= EFL_11
SMM <= CR0_0
ES != CS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != DS
CS != FS
CS != GS
CS > LDT
CS > TR
SS <= DS
SS >= FS
SS > LDT
SS > TR
DS >= FS
DS > LDT
DS > TR
FS > LDT
FS > TR
GS > LDT
GS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_6
===========================================================================
..0x08():::ENTER;condition="EFL_6==0"
===========================================================================
..0x08():::ENTER;condition="not(EFL_6==0)"
II <= EFL_2
II <= EFL_6
EFL_2 >= EFL_11
EFL_2 >= CR0_0
EFL_4 <= EFL_9
EFL_9 >= EFL_11
===========================================================================
..0x08():::ENTER;condition="D_EFL_6==0"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
A20 == EFL_1
A20 == EFL_2
A20 == EFL_6
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SMM == HLT
SMM == EFL_8
SMM == EFL_11
SMM == EFL_13
SMM == CR0_1
SMM == CR0_2
SMM == CR0_3
SMM == CR0_5
SMM == CR0_7
SMM == CR0_18
SMM == CR0_20
SMM == CR4_6
SMM == CR4_8
SMM == CR4_9
SMM == CR4_11
SMM == CR4_12
ADDR == -1
EAX >= 0
EBX >= 0
ECX >= 0
EDX >= 0
CPL == 0
II one of { 0, 1 }
A20 == 1
SMM == 0
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_4 one of { 0, 1 }
EFL_9 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR < EIP
II <= A20
II >= SMM
A20 >= EFL_4
A20 >= EFL_9
A20 >= CR0_0
SMM <= EFL_4
SMM <= EFL_9
SMM <= CR0_0
ES != CS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != DS
CS != FS
CS != GS
CS > LDT
CS > TR
SS <= DS
SS >= FS
SS > LDT
SS > TR
DS >= FS
DS > LDT
DS > TR
FS > LDT
FS > TR
GS > LDT
GS > TR
LDT < TR
GDT != IDT
EFL_4 <= EFL_9
===========================================================================
..0x08():::ENTER;condition="not(D_EFL_6==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SMM == HLT
SMM == EFL_8
SMM == EFL_13
SMM == CR0_1
SMM == CR0_2
SMM == CR0_3
SMM == CR0_5
SMM == CR0_7
SMM == CR0_18
SMM == CR0_20
SMM == CR4_6
SMM == CR4_8
SMM == CR4_9
SMM == CR4_11
SMM == CR4_12
ADDR == -1
EAX >= 0
EBX >= 0
ECX >= 0
EDX >= 0
EFL >= 2
CPL == 0
II one of { 0, 1 }
A20 == 1
SMM == 0
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
EFL_11 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR < EIP
II <= A20
II >= SMM
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= EFL_11
A20 >= CR0_0
SMM <= EFL_2
SMM <= EFL_4
SMM <= EFL_6
SMM <= EFL_9
SMM <= EFL_11
SMM <= CR0_0
ES != CS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != DS
CS != FS
CS != GS
CS > LDT
CS > TR
SS <= DS
SS >= FS
SS > LDT
SS > TR
DS >= FS
DS > LDT
DS > TR
FS > LDT
FS > TR
GS > LDT
GS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_6
===========================================================================
..0x08():::EXIT
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_8
A20 == D_EFL_13
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
SMM == HLT
SMM == EFL_8
SMM == EFL_13
SMM == CR0_1
SMM == CR0_2
SMM == CR0_3
SMM == CR0_5
SMM == CR0_7
SMM == CR0_18
SMM == CR0_20
SMM == CR4_6
SMM == CR4_8
SMM == CR4_9
SMM == CR4_11
SMM == CR4_12
SMM == orig(SMM)
SMM == orig(HLT)
SMM == orig(EFL_8)
SMM == orig(EFL_13)
SMM == orig(CR0_1)
SMM == orig(CR0_2)
SMM == orig(CR0_3)
SMM == orig(CR0_5)
SMM == orig(CR0_7)
SMM == orig(CR0_18)
SMM == orig(CR0_20)
SMM == orig(CR4_6)
SMM == orig(CR4_8)
SMM == orig(CR4_9)
SMM == orig(CR4_11)
SMM == orig(CR4_12)
LDT == orig(LDT)
TR == orig(TR)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CC0 == orig(CC0)
EFER == orig(EFER)
(D_EFL_6 == 0)  <==>  (A20 > D_EFL_6)
(D_EFL_6 == 0)  <==>  (D_EFL_6 < orig(EFL_2))
(D_EFL_6 == 0)  <==>  (D_EFL_6 < orig(EFL_6))
(D_EFL_6 == 0)  <==>  (EFL_6 < orig(EFL_6))
(D_EFL_6 == 0)  <==>  (SMM == D_EFL_6)
(D_EFL_6 == 0)  ==>  (A20 == D_EFL_11)
(D_EFL_6 == 0)  ==>  (A20 == orig(EFL_2))
(D_EFL_6 == 0)  ==>  (A20 == orig(EFL_6))
(D_EFL_6 == 0)  ==>  (A20 > EFL_11)
(D_EFL_6 == 0)  ==>  (A20 > EFL_6)
(D_EFL_6 == 0)  ==>  (A20 > orig(EFL_11))
(D_EFL_6 == 0)  ==>  (A20 >= D_EFL_2)
(D_EFL_6 == 0)  ==>  (ADDR < EIP)
(D_EFL_6 == 0)  ==>  (ADDR < orig(EIP))
(D_EFL_6 == 0)  ==>  (ADDR == -1)
(D_EFL_6 == 0)  ==>  (ADDR == orig(ADDR))
(D_EFL_6 == 0)  ==>  (CR0_0 <= D_EFL_2)
(D_EFL_6 == 0)  ==>  (CR0_0 <= D_EFL_4)
(D_EFL_6 == 0)  ==>  (CR0_0 <= orig(EFL_2))
(D_EFL_6 == 0)  ==>  (CR0_0 <= orig(EFL_6))
(D_EFL_6 == 0)  ==>  (CR0_0 >= D_EFL_6)
(D_EFL_6 == 0)  ==>  (CR0_0 >= orig(EFL_11))
(D_EFL_6 == 0)  ==>  (DS >= GS)
(D_EFL_6 == 0)  ==>  (DS >= orig(FS))
(D_EFL_6 == 0)  ==>  (DS >= orig(GS))
(D_EFL_6 == 0)  ==>  (DS >= orig(SS))
(D_EFL_6 == 0)  ==>  (D_EFL_11 == 1)
(D_EFL_6 == 0)  ==>  (D_EFL_11 > orig(EFL_11))
(D_EFL_6 == 0)  ==>  (D_EFL_11 >= orig(EFL_4))
(D_EFL_6 == 0)  ==>  (D_EFL_11 >= orig(EFL_9))
(D_EFL_6 == 0)  ==>  (D_EFL_2 <= D_CR0_0)
(D_EFL_6 == 0)  ==>  (D_EFL_2 <= D_EFL_11)
(D_EFL_6 == 0)  ==>  (D_EFL_2 <= orig(EFL_2))
(D_EFL_6 == 0)  ==>  (D_EFL_2 <= orig(EFL_6))
(D_EFL_6 == 0)  ==>  (D_EFL_2 >= D_EFL_6)
(D_EFL_6 == 0)  ==>  (D_EFL_2 >= orig(EFL_11))
(D_EFL_6 == 0)  ==>  (D_EFL_2 one of { 0, 1 })
(D_EFL_6 == 0)  ==>  (D_EFL_4 != orig(EFL_4))
(D_EFL_6 == 0)  ==>  (D_EFL_4 >= D_EFL_6)
(D_EFL_6 == 0)  ==>  (D_EFL_4 >= orig(EFL_11))
(D_EFL_6 == 0)  ==>  (D_EFL_6 < D_EFL_11)
(D_EFL_6 == 0)  ==>  (D_EFL_6 <= D_CR0_0)
(D_EFL_6 == 0)  ==>  (D_EFL_6 <= D_EFL_9)
(D_EFL_6 == 0)  ==>  (D_EFL_6 <= orig(CR0_0))
(D_EFL_6 == 0)  ==>  (D_EFL_6 <= orig(EFL_4))
(D_EFL_6 == 0)  ==>  (D_EFL_6 <= orig(EFL_9))
(D_EFL_6 == 0)  ==>  (D_EFL_6 <= orig(II))
(D_EFL_6 == 0)  ==>  (D_EFL_9 >= orig(EFL_4))
(D_EFL_6 == 0)  ==>  (EAX >= 0)
(D_EFL_6 == 0)  ==>  (EBX >= 0)
(D_EFL_6 == 0)  ==>  (ECX != orig(EDX))
(D_EFL_6 == 0)  ==>  (ECX >= 0)
(D_EFL_6 == 0)  ==>  (EDX >= 0)
(D_EFL_6 == 0)  ==>  (EFL != orig(EFL))
(D_EFL_6 == 0)  ==>  (EFL_11 < D_EFL_11)
(D_EFL_6 == 0)  ==>  (EFL_11 < orig(EFL_2))
(D_EFL_6 == 0)  ==>  (EFL_11 < orig(EFL_6))
(D_EFL_6 == 0)  ==>  (EFL_11 <= CR0_0)
(D_EFL_6 == 0)  ==>  (EFL_11 <= D_EFL_2)
(D_EFL_6 == 0)  ==>  (EFL_11 <= D_EFL_4)
(D_EFL_6 == 0)  ==>  (EFL_11 <= orig(CR0_0))
(D_EFL_6 == 0)  ==>  (EFL_11 <= orig(EFL_4))
(D_EFL_6 == 0)  ==>  (EFL_11 <= orig(EFL_9))
(D_EFL_6 == 0)  ==>  (EFL_11 <= orig(II))
(D_EFL_6 == 0)  ==>  (EFL_11 == 0)
(D_EFL_6 == 0)  ==>  (EFL_2 <= D_EFL_11)
(D_EFL_6 == 0)  ==>  (EFL_2 <= orig(EFL_2))
(D_EFL_6 == 0)  ==>  (EFL_2 <= orig(EFL_6))
(D_EFL_6 == 0)  ==>  (EFL_2 == D_EFL_2)
(D_EFL_6 == 0)  ==>  (EFL_2 >= CR0_0)
(D_EFL_6 == 0)  ==>  (EFL_2 >= D_EFL_6)
(D_EFL_6 == 0)  ==>  (EFL_2 >= EFL_11)
(D_EFL_6 == 0)  ==>  (EFL_2 >= orig(EFL_11))
(D_EFL_6 == 0)  ==>  (EFL_4 <= D_EFL_11)
(D_EFL_6 == 0)  ==>  (EFL_4 <= orig(EFL_2))
(D_EFL_6 == 0)  ==>  (EFL_4 <= orig(EFL_6))
(D_EFL_6 == 0)  ==>  (EFL_4 >= D_EFL_6)
(D_EFL_6 == 0)  ==>  (EFL_4 >= EFL_11)
(D_EFL_6 == 0)  ==>  (EFL_4 >= EFL_6)
(D_EFL_6 == 0)  ==>  (EFL_4 >= orig(EFL_11))
(D_EFL_6 == 0)  ==>  (EFL_6 < D_EFL_11)
(D_EFL_6 == 0)  ==>  (EFL_6 < orig(EFL_2))
(D_EFL_6 == 0)  ==>  (EFL_6 <= CR0_0)
(D_EFL_6 == 0)  ==>  (EFL_6 <= D_EFL_9)
(D_EFL_6 == 0)  ==>  (EFL_6 <= EFL_9)
(D_EFL_6 == 0)  ==>  (EFL_6 <= orig(CR0_0))
(D_EFL_6 == 0)  ==>  (EFL_6 <= orig(EFL_4))
(D_EFL_6 == 0)  ==>  (EFL_6 <= orig(EFL_9))
(D_EFL_6 == 0)  ==>  (EFL_6 <= orig(II))
(D_EFL_6 == 0)  ==>  (EFL_6 == 0)
(D_EFL_6 == 0)  ==>  (EFL_9 <= D_EFL_11)
(D_EFL_6 == 0)  ==>  (EFL_9 <= orig(EFL_2))
(D_EFL_6 == 0)  ==>  (EFL_9 <= orig(EFL_6))
(D_EFL_6 == 0)  ==>  (EFL_9 >= D_EFL_6)
(D_EFL_6 == 0)  ==>  (EFL_9 >= orig(EFL_11))
(D_EFL_6 == 0)  ==>  (EFL_9 >= orig(EFL_4))
(D_EFL_6 == 0)  ==>  (ES <= orig(ES))
(D_EFL_6 == 0)  ==>  (ES >= orig(FS))
(D_EFL_6 == 0)  ==>  (FS <= GS)
(D_EFL_6 == 0)  ==>  (FS <= orig(SS))
(D_EFL_6 == 0)  ==>  (FS == orig(FS))
(D_EFL_6 == 0)  ==>  (GDT >= orig(GDT))
(D_EFL_6 == 0)  ==>  (GS >= orig(FS))
(D_EFL_6 == 0)  ==>  (GS >= orig(GS))
(D_EFL_6 == 0)  ==>  (IDT >= orig(IDT))
(D_EFL_6 == 0)  ==>  (II <= D_EFL_11)
(D_EFL_6 == 0)  ==>  (II <= D_EFL_4)
(D_EFL_6 == 0)  ==>  (II <= D_EFL_9)
(D_EFL_6 == 0)  ==>  (II <= orig(EFL_2))
(D_EFL_6 == 0)  ==>  (II <= orig(EFL_6))
(D_EFL_6 == 0)  ==>  (II >= D_EFL_6)
(D_EFL_6 == 0)  ==>  (II >= EFL_11)
(D_EFL_6 == 0)  ==>  (II >= EFL_6)
(D_EFL_6 == 0)  ==>  (II >= orig(EFL_11))
(D_EFL_6 == 0)  ==>  (SMM < D_EFL_11)
(D_EFL_6 == 0)  ==>  (SMM < orig(EFL_2))
(D_EFL_6 == 0)  ==>  (SMM < orig(EFL_6))
(D_EFL_6 == 0)  ==>  (SMM == EFL_11)
(D_EFL_6 == 0)  ==>  (SMM == EFL_6)
(D_EFL_6 == 0)  ==>  (SMM == orig(EFL_11))
(D_EFL_6 == 0)  ==>  (SS >= orig(FS))
(D_EFL_6 == 0)  ==>  (orig(EFL_11) <= orig(CR0_0))
(D_EFL_6 == 0)  ==>  (orig(EFL_11) == 0)
(D_EFL_6 == 0)  ==>  (orig(EFL_2) == 1)
(D_EFL_6 == 0)  ==>  (orig(EFL_2) > orig(EFL_11))
(D_EFL_6 == 0)  ==>  (orig(EFL_2) >= orig(CR0_0))
(D_EFL_6 == 0)  ==>  (orig(EFL_2) >= orig(EFL_4))
(D_EFL_6 == 0)  ==>  (orig(EFL_2) >= orig(EFL_9))
(D_EFL_6 == 0)  ==>  (orig(EFL_4) <= orig(EFL_6))
(D_EFL_6 == 0)  ==>  (orig(EFL_4) <= orig(EFL_9))
(D_EFL_6 == 0)  ==>  (orig(EFL_4) >= orig(EFL_11))
(D_EFL_6 == 0)  ==>  (orig(EFL_6) == 1)
(D_EFL_6 == 0)  ==>  (orig(EFL_6) > orig(EFL_11))
(D_EFL_6 == 0)  ==>  (orig(EFL_6) >= orig(CR0_0))
(D_EFL_6 == 0)  ==>  (orig(EFL_6) >= orig(EFL_9))
(D_EFL_6 == 0)  ==>  (orig(EFL_9) >= orig(EFL_11))
(D_EFL_6 == 0)  ==>  (orig(II) <= orig(EFL_2))
(D_EFL_6 == 0)  ==>  (orig(II) <= orig(EFL_6))
(D_EFL_6 == 0)  ==>  (orig(II) >= orig(EFL_11))
(D_EFL_6 one of { 1, 2 })  <==>  (A20 <= D_EFL_6)
(D_EFL_6 one of { 1, 2 })  <==>  (D_EFL_6 >= orig(EFL_2))
(D_EFL_6 one of { 1, 2 })  <==>  (D_EFL_6 >= orig(EFL_6))
(D_EFL_6 one of { 1, 2 })  <==>  (EFL_6 >= orig(EFL_6))
(D_EFL_6 one of { 1, 2 })  <==>  (SMM < D_EFL_6)
(D_EFL_6 one of { 1, 2 })  ==>  (CR0_0 <= D_EFL_6)
(D_EFL_6 one of { 1, 2 })  ==>  (D_CR0_0 >= orig(EFL_6))
(D_EFL_6 one of { 1, 2 })  ==>  (D_EFL_11 one of { 0, 1, 2 })
(D_EFL_6 one of { 1, 2 })  ==>  (D_EFL_2 >= orig(EFL_6))
(D_EFL_6 one of { 1, 2 })  ==>  (D_EFL_2 one of { 0, 1, 2 })
(D_EFL_6 one of { 1, 2 })  ==>  (D_EFL_4 >= orig(EFL_6))
(D_EFL_6 one of { 1, 2 })  ==>  (D_EFL_6 >= orig(CR0_0))
(D_EFL_6 one of { 1, 2 })  ==>  (D_EFL_6 >= orig(EFL_4))
(D_EFL_6 one of { 1, 2 })  ==>  (D_EFL_6 >= orig(EFL_9))
(D_EFL_6 one of { 1, 2 })  ==>  (D_EFL_6 >= orig(II))
(D_EFL_6 one of { 1, 2 })  ==>  (EDX >= -1)
(D_EFL_6 one of { 1, 2 })  ==>  (EFL_11 one of { 0, 1 })
(D_EFL_6 one of { 1, 2 })  ==>  (EFL_2 <= D_EFL_6)
(D_EFL_6 one of { 1, 2 })  ==>  (EFL_2 >= orig(EFL_6))
(D_EFL_6 one of { 1, 2 })  ==>  (EFL_4 <= D_EFL_6)
(D_EFL_6 one of { 1, 2 })  ==>  (EFL_6 one of { 0, 1 })
(D_EFL_6 one of { 1, 2 })  ==>  (EFL_9 <= D_EFL_6)
(D_EFL_6 one of { 1, 2 })  ==>  (II <= D_EFL_6)
(D_EFL_6 one of { 1, 2 })  ==>  (orig(EFL) >= 2)
(D_EFL_6 one of { 1, 2 })  ==>  (orig(EFL_11) one of { 0, 1 })
(D_EFL_6 one of { 1, 2 })  ==>  (orig(EFL_2) one of { 0, 1 })
(D_EFL_6 one of { 1, 2 })  ==>  (orig(EFL_6) one of { 0, 1 })
(EFL_6 == 0)  <==>  (A20 > EFL_6)
(EFL_6 == 0)  <==>  (EFL_6 <= EFL_11)
(EFL_6 == 0)  <==>  (SMM == EFL_6)
(EFL_6 == 0)  ==>  (A20 >= D_EFL_6)
(EFL_6 == 0)  ==>  (DS >= orig(FS))
(EFL_6 == 0)  ==>  (DS >= orig(SS))
(EFL_6 == 0)  ==>  (D_CR0_0 one of { 0, 1, 2 })
(EFL_6 == 0)  ==>  (D_EFL_11 one of { 0, 1, 2 })
(EFL_6 == 0)  ==>  (D_EFL_2 one of { 0, 1, 2 })
(EFL_6 == 0)  ==>  (D_EFL_4 one of { 0, 1, 2 })
(EFL_6 == 0)  ==>  (D_EFL_6 != orig(EFL_6))
(EFL_6 == 0)  ==>  (D_EFL_6 one of { 0, 1 })
(EFL_6 == 0)  ==>  (EBX >= 0)
(EFL_6 == 0)  ==>  (EDX >= -1)
(EFL_6 == 0)  ==>  (EFL >= 2)
(EFL_6 == 0)  ==>  (EFL_11 one of { 0, 1 })
(EFL_6 == 0)  ==>  (EFL_2 one of { 0, 1 })
(EFL_6 == 0)  ==>  (EFL_4 >= EFL_6)
(EFL_6 == 0)  ==>  (EFL_6 <= CR0_0)
(EFL_6 == 0)  ==>  (EFL_6 <= D_EFL_11)
(EFL_6 == 0)  ==>  (EFL_6 <= D_EFL_9)
(EFL_6 == 0)  ==>  (EFL_6 <= EFL_9)
(EFL_6 == 0)  ==>  (EFL_6 <= orig(CR0_0))
(EFL_6 == 0)  ==>  (EFL_6 <= orig(EFL_11))
(EFL_6 == 0)  ==>  (EFL_6 <= orig(EFL_2))
(EFL_6 == 0)  ==>  (EFL_6 <= orig(EFL_4))
(EFL_6 == 0)  ==>  (EFL_6 <= orig(EFL_6))
(EFL_6 == 0)  ==>  (EFL_6 <= orig(EFL_9))
(EFL_6 == 0)  ==>  (EFL_6 <= orig(II))
(EFL_6 == 0)  ==>  (ES >= orig(FS))
(EFL_6 == 0)  ==>  (FS >= orig(FS))
(EFL_6 == 0)  ==>  (GS >= orig(FS))
(EFL_6 == 0)  ==>  (GS >= orig(GS))
(EFL_6 == 0)  ==>  (IDT >= orig(IDT))
(EFL_6 == 0)  ==>  (II >= EFL_6)
(EFL_6 == 0)  ==>  (SS >= orig(FS))
(EFL_6 == 1)  <==>  (A20 == EFL_6)
(EFL_6 == 1)  <==>  (EFL_6 > EFL_11)
(EFL_6 == 1)  <==>  (SMM < EFL_6)
(EFL_6 == 1)  ==>  (A20 <= D_EFL_2)
(EFL_6 == 1)  ==>  (A20 <= D_EFL_4)
(EFL_6 == 1)  ==>  (A20 <= D_EFL_6)
(EFL_6 == 1)  ==>  (A20 == D_CR0_0)
(EFL_6 == 1)  ==>  (A20 == EFL_2)
(EFL_6 == 1)  ==>  (A20 > EFL_11)
(EFL_6 == 1)  ==>  (A20 >= D_EFL_11)
(EFL_6 == 1)  ==>  (ADDR one of { -1, 36508, 1030124 })
(EFL_6 == 1)  ==>  (CR0 == orig(CR0))
(EFL_6 == 1)  ==>  (CR0_0 <= D_EFL_2)
(EFL_6 == 1)  ==>  (CR0_0 <= D_EFL_4)
(EFL_6 == 1)  ==>  (CR0_0 <= D_EFL_6)
(EFL_6 == 1)  ==>  (CR0_0 <= D_EFL_9)
(EFL_6 == 1)  ==>  (CR0_0 <= orig(EFL_2))
(EFL_6 == 1)  ==>  (CR0_0 == orig(CR0_0))
(EFL_6 == 1)  ==>  (D_CR0_0 == 1)
(EFL_6 == 1)  ==>  (D_CR0_0 >= orig(CR0_0))
(EFL_6 == 1)  ==>  (D_CR0_0 >= orig(EFL_2))
(EFL_6 == 1)  ==>  (D_CR0_0 >= orig(EFL_6))
(EFL_6 == 1)  ==>  (D_CR0_0 >= orig(II))
(EFL_6 == 1)  ==>  (D_EFL_11 != orig(EFL_11))
(EFL_6 == 1)  ==>  (D_EFL_11 <= D_CR0_0)
(EFL_6 == 1)  ==>  (D_EFL_11 >= orig(EFL_4))
(EFL_6 == 1)  ==>  (D_EFL_11 one of { 0, 1 })
(EFL_6 == 1)  ==>  (D_EFL_2 <= D_EFL_6)
(EFL_6 == 1)  ==>  (D_EFL_2 >= D_CR0_0)
(EFL_6 == 1)  ==>  (D_EFL_2 >= D_EFL_11)
(EFL_6 == 1)  ==>  (D_EFL_2 >= orig(CR0_0))
(EFL_6 == 1)  ==>  (D_EFL_2 >= orig(EFL_11))
(EFL_6 == 1)  ==>  (D_EFL_2 >= orig(EFL_2))
(EFL_6 == 1)  ==>  (D_EFL_2 >= orig(EFL_4))
(EFL_6 == 1)  ==>  (D_EFL_2 >= orig(EFL_6))
(EFL_6 == 1)  ==>  (D_EFL_2 >= orig(EFL_9))
(EFL_6 == 1)  ==>  (D_EFL_2 >= orig(II))
(EFL_6 == 1)  ==>  (D_EFL_2 one of { 1, 2 })
(EFL_6 == 1)  ==>  (D_EFL_4 <= D_EFL_6)
(EFL_6 == 1)  ==>  (D_EFL_4 > orig(EFL_11))
(EFL_6 == 1)  ==>  (D_EFL_4 >= D_CR0_0)
(EFL_6 == 1)  ==>  (D_EFL_4 >= D_EFL_11)
(EFL_6 == 1)  ==>  (D_EFL_4 >= orig(EFL_2))
(EFL_6 == 1)  ==>  (D_EFL_4 >= orig(EFL_4))
(EFL_6 == 1)  ==>  (D_EFL_4 >= orig(EFL_6))
(EFL_6 == 1)  ==>  (D_EFL_4 >= orig(EFL_9))
(EFL_6 == 1)  ==>  (D_EFL_4 one of { 1, 2 })
(EFL_6 == 1)  ==>  (D_EFL_6 > orig(EFL_11))
(EFL_6 == 1)  ==>  (D_EFL_6 > orig(EFL_4))
(EFL_6 == 1)  ==>  (D_EFL_6 >= D_CR0_0)
(EFL_6 == 1)  ==>  (D_EFL_6 >= D_EFL_11)
(EFL_6 == 1)  ==>  (D_EFL_6 >= orig(CR0_0))
(EFL_6 == 1)  ==>  (D_EFL_6 >= orig(EFL_2))
(EFL_6 == 1)  ==>  (D_EFL_6 >= orig(EFL_6))
(EFL_6 == 1)  ==>  (D_EFL_6 >= orig(EFL_9))
(EFL_6 == 1)  ==>  (D_EFL_6 >= orig(II))
(EFL_6 == 1)  ==>  (D_EFL_6 one of { 1, 2 })
(EFL_6 == 1)  ==>  (D_EFL_9 >= orig(EFL_4))
(EFL_6 == 1)  ==>  (EAX >= 0)
(EFL_6 == 1)  ==>  (ECX != orig(EDX))
(EFL_6 == 1)  ==>  (ECX >= 0)
(EFL_6 == 1)  ==>  (EDX >= 0)
(EFL_6 == 1)  ==>  (EFL_11 < D_CR0_0)
(EFL_6 == 1)  ==>  (EFL_11 < D_EFL_2)
(EFL_6 == 1)  ==>  (EFL_11 < D_EFL_4)
(EFL_6 == 1)  ==>  (EFL_11 < D_EFL_6)
(EFL_6 == 1)  ==>  (EFL_11 <= CR0_0)
(EFL_6 == 1)  ==>  (EFL_11 <= orig(CR0_0))
(EFL_6 == 1)  ==>  (EFL_11 <= orig(EFL_11))
(EFL_6 == 1)  ==>  (EFL_11 <= orig(EFL_2))
(EFL_6 == 1)  ==>  (EFL_11 <= orig(EFL_4))
(EFL_6 == 1)  ==>  (EFL_11 <= orig(EFL_6))
(EFL_6 == 1)  ==>  (EFL_11 <= orig(EFL_9))
(EFL_6 == 1)  ==>  (EFL_11 <= orig(II))
(EFL_6 == 1)  ==>  (EFL_11 == 0)
(EFL_6 == 1)  ==>  (EFL_2 <= D_EFL_4)
(EFL_6 == 1)  ==>  (EFL_2 <= D_EFL_6)
(EFL_6 == 1)  ==>  (EFL_2 == 1)
(EFL_6 == 1)  ==>  (EFL_2 > EFL_11)
(EFL_6 == 1)  ==>  (EFL_2 >= CR0_0)
(EFL_6 == 1)  ==>  (EFL_2 >= D_EFL_11)
(EFL_6 == 1)  ==>  (EFL_2 >= EFL_4)
(EFL_6 == 1)  ==>  (EFL_2 >= EFL_9)
(EFL_6 == 1)  ==>  (EFL_2 >= orig(CR0_0))
(EFL_6 == 1)  ==>  (EFL_2 >= orig(EFL_11))
(EFL_6 == 1)  ==>  (EFL_2 >= orig(EFL_2))
(EFL_6 == 1)  ==>  (EFL_2 >= orig(EFL_4))
(EFL_6 == 1)  ==>  (EFL_2 >= orig(EFL_6))
(EFL_6 == 1)  ==>  (EFL_2 >= orig(EFL_9))
(EFL_6 == 1)  ==>  (EFL_2 >= orig(II))
(EFL_6 == 1)  ==>  (EFL_4 < D_EFL_6)
(EFL_6 == 1)  ==>  (EFL_4 <= D_EFL_2)
(EFL_6 == 1)  ==>  (EFL_4 <= D_EFL_9)
(EFL_6 == 1)  ==>  (EFL_4 <= EFL_6)
(EFL_6 == 1)  ==>  (EFL_4 <= EFL_9)
(EFL_6 == 1)  ==>  (EFL_4 <= orig(EFL_9))
(EFL_6 == 1)  ==>  (EFL_4 >= EFL_11)
(EFL_6 == 1)  ==>  (EFL_4 >= orig(EFL_11))
(EFL_6 == 1)  ==>  (EFL_4 >= orig(EFL_4))
(EFL_6 == 1)  ==>  (EFL_6 >= CR0_0)
(EFL_6 == 1)  ==>  (EFL_6 >= D_EFL_11)
(EFL_6 == 1)  ==>  (EFL_6 >= EFL_9)
(EFL_6 == 1)  ==>  (EFL_6 >= orig(CR0_0))
(EFL_6 == 1)  ==>  (EFL_6 >= orig(EFL_11))
(EFL_6 == 1)  ==>  (EFL_6 >= orig(EFL_2))
(EFL_6 == 1)  ==>  (EFL_6 >= orig(EFL_4))
(EFL_6 == 1)  ==>  (EFL_6 >= orig(EFL_6))
(EFL_6 == 1)  ==>  (EFL_6 >= orig(EFL_9))
(EFL_6 == 1)  ==>  (EFL_6 >= orig(II))
(EFL_6 == 1)  ==>  (EFL_9 <= D_EFL_2)
(EFL_6 == 1)  ==>  (EFL_9 <= D_EFL_4)
(EFL_6 == 1)  ==>  (EFL_9 <= D_EFL_6)
(EFL_6 == 1)  ==>  (EFL_9 >= orig(EFL_11))
(EFL_6 == 1)  ==>  (EFL_9 >= orig(EFL_4))
(EFL_6 == 1)  ==>  (GDT <= orig(GDT))
(EFL_6 == 1)  ==>  (IDT <= orig(IDT))
(EFL_6 == 1)  ==>  (II <= D_EFL_11)
(EFL_6 == 1)  ==>  (II <= D_EFL_2)
(EFL_6 == 1)  ==>  (II <= D_EFL_4)
(EFL_6 == 1)  ==>  (II <= D_EFL_6)
(EFL_6 == 1)  ==>  (II <= EFL_2)
(EFL_6 == 1)  ==>  (II <= EFL_6)
(EFL_6 == 1)  ==>  (II >= EFL_11)
(EFL_6 == 1)  ==>  (SMM < D_CR0_0)
(EFL_6 == 1)  ==>  (SMM < D_EFL_2)
(EFL_6 == 1)  ==>  (SMM < D_EFL_4)
(EFL_6 == 1)  ==>  (SMM < D_EFL_6)
(EFL_6 == 1)  ==>  (SMM < EFL_2)
(EFL_6 == 1)  ==>  (SMM == EFL_11)
(EFL_6 == 1)  ==>  (orig(EFL_2) >= orig(CR0_0))
(EFL_6 == 1)  ==>  (orig(EFL_2) >= orig(EFL_11))
(EFL_6 == 1)  ==>  (orig(EFL_4) <= orig(EFL_9))
(EFL_6 == 1)  ==>  (orig(EFL_9) >= orig(EFL_11))
(EFL_6 == 1)  ==>  (orig(II) <= orig(EFL_2))
(EFL_6 == 1)  ==>  (orig(II) <= orig(EFL_6))
ADDR != 0
ADDR >= -1
EDX >= -1
EFL >= 2
CPL == 0
II one of { 0, 1 }
A20 == 1
SMM == 0
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
EFL_11 one of { 0, 1 }
CR0_0 one of { 0, 1 }
D_EFL_2 one of { 0, 1, 2 }
D_EFL_4 one of { 0, 1, 2 }
D_EFL_6 one of { 0, 1, 2 }
D_EFL_9 one of { 0, 1, 2 }
D_EFL_11 one of { 0, 1, 2 }
D_CR0_0 one of { 0, 1, 2 }
ADDR != EIP
ADDR >= orig(ADDR)
ADDR != orig(EIP)
EIP > orig(ADDR)
II <= A20
II >= SMM
II <= D_CR0_0
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= EFL_11
A20 >= CR0_0
A20 >= orig(II)
A20 >= orig(EFL_2)
A20 >= orig(EFL_4)
A20 >= orig(EFL_6)
A20 >= orig(EFL_9)
A20 >= orig(EFL_11)
A20 >= orig(CR0_0)
SMM <= EFL_2
SMM <= EFL_4
SMM <= EFL_6
SMM <= EFL_9
SMM <= EFL_11
SMM <= CR0_0
SMM <= D_EFL_2
SMM <= D_EFL_4
SMM <= D_EFL_6
SMM <= D_EFL_9
SMM <= D_EFL_11
SMM <= D_CR0_0
SMM <= orig(II)
SMM <= orig(EFL_2)
SMM <= orig(EFL_4)
SMM <= orig(EFL_6)
SMM <= orig(EFL_9)
SMM <= orig(EFL_11)
SMM <= orig(CR0_0)
ES != CS
ES >= FS
ES > LDT
ES > TR
ES != orig(CS)
CS != SS
CS != DS
CS != FS
CS != GS
CS > LDT
CS > TR
CS != orig(ES)
CS != orig(SS)
CS != orig(DS)
CS != orig(FS)
CS != orig(GS)
SS <= DS
SS >= FS
SS > LDT
SS > TR
SS != orig(CS)
DS >= FS
DS > LDT
DS > TR
DS != orig(CS)
FS > LDT
FS > TR
FS <= orig(ES)
FS != orig(CS)
FS <= orig(DS)
GS > LDT
GS > TR
GS != orig(CS)
LDT < TR
LDT < orig(ES)
LDT < orig(CS)
LDT < orig(SS)
LDT < orig(DS)
LDT < orig(FS)
LDT < orig(GS)
TR < orig(ES)
TR < orig(CS)
TR < orig(SS)
TR < orig(DS)
TR < orig(FS)
TR < orig(GS)
GDT != IDT
GDT != orig(IDT)
IDT != orig(GDT)
EFL_2 >= EFL_6
EFL_2 <= D_EFL_2
EFL_2 <= D_CR0_0
EFL_4 <= D_EFL_4
EFL_4 <= D_CR0_0
EFL_6 <= D_EFL_2
EFL_6 <= D_EFL_4
EFL_6 <= D_EFL_6
EFL_6 <= D_CR0_0
EFL_9 >= EFL_11
EFL_9 <= D_EFL_9
EFL_9 <= D_CR0_0
EFL_11 <= D_EFL_6
EFL_11 <= D_EFL_9
EFL_11 <= D_EFL_11
EFL_11 <= D_CR0_0
CR0_0 <= D_EFL_11
CR0_0 <= D_CR0_0
D_EFL_4 >= orig(II)
D_EFL_4 >= orig(CR0_0)
D_EFL_6 >= orig(EFL_11)
D_EFL_9 >= orig(II)
D_EFL_9 >= orig(EFL_11)
D_EFL_9 >= orig(CR0_0)
D_EFL_11 >= orig(II)
D_EFL_11 >= orig(EFL_6)
D_EFL_11 >= orig(CR0_0)
D_CR0_0 >= orig(EFL_4)
D_CR0_0 >= orig(EFL_9)
D_CR0_0 >= orig(EFL_11)
===========================================================================
..0x08():::EXIT;condition="EFL_6==0"
SMM == EFL_6
EBX >= 0
D_EFL_6 one of { 0, 1 }
A20 >= D_EFL_6
ES >= orig(FS)
SS >= orig(FS)
DS >= orig(SS)
DS >= orig(FS)
FS >= orig(FS)
GS >= orig(FS)
GS >= orig(GS)
IDT >= orig(IDT)
D_EFL_6 != orig(EFL_6)
===========================================================================
..0x08():::EXIT;condition="not(EFL_6==0)"
A20 == EFL_2
A20 == EFL_6
A20 == D_CR0_0
SMM == EFL_11
CR0 == orig(CR0)
CR0_0 == orig(CR0_0)
ADDR one of { -1, 36508, 1030124 }
EAX >= 0
ECX >= 0
EDX >= 0
D_EFL_2 one of { 1, 2 }
D_EFL_4 one of { 1, 2 }
D_EFL_6 one of { 1, 2 }
D_EFL_11 one of { 0, 1 }
ECX != orig(EDX)
II <= D_EFL_2
II <= D_EFL_4
II <= D_EFL_6
II <= D_EFL_11
A20 <= D_EFL_2
A20 <= D_EFL_4
A20 <= D_EFL_6
A20 >= D_EFL_11
SMM < D_EFL_2
SMM < D_EFL_4
SMM < D_EFL_6
GDT <= orig(GDT)
IDT <= orig(IDT)
EFL_4 <= EFL_9
EFL_4 <= D_EFL_2
EFL_4 < D_EFL_6
EFL_4 <= D_EFL_9
EFL_4 >= orig(EFL_4)
EFL_4 <= orig(EFL_9)
EFL_4 >= orig(EFL_11)
EFL_9 <= D_EFL_2
EFL_9 <= D_EFL_4
EFL_9 <= D_EFL_6
EFL_9 >= orig(EFL_4)
EFL_9 >= orig(EFL_11)
CR0_0 <= D_EFL_2
CR0_0 <= D_EFL_4
CR0_0 <= D_EFL_6
CR0_0 <= D_EFL_9
CR0_0 <= orig(EFL_2)
D_EFL_2 <= D_EFL_6
D_EFL_2 >= D_EFL_11
D_EFL_2 >= orig(II)
D_EFL_2 >= orig(EFL_2)
D_EFL_2 >= orig(EFL_4)
D_EFL_2 >= orig(EFL_6)
D_EFL_2 >= orig(EFL_9)
D_EFL_2 >= orig(EFL_11)
D_EFL_4 <= D_EFL_6
D_EFL_4 >= D_EFL_11
D_EFL_4 >= orig(EFL_2)
D_EFL_4 >= orig(EFL_4)
D_EFL_4 >= orig(EFL_6)
D_EFL_4 >= orig(EFL_9)
D_EFL_4 > orig(EFL_11)
D_EFL_6 >= D_EFL_11
D_EFL_6 >= orig(II)
D_EFL_6 >= orig(EFL_2)
D_EFL_6 > orig(EFL_4)
D_EFL_6 >= orig(EFL_6)
D_EFL_6 >= orig(EFL_9)
D_EFL_6 > orig(EFL_11)
D_EFL_9 >= orig(EFL_4)
D_EFL_11 >= orig(EFL_4)
D_EFL_11 != orig(EFL_11)
===========================================================================
..0x08():::EXIT;condition="D_EFL_6==0"
ADDR == orig(ADDR)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_8
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(EFL_2)
A20 == orig(EFL_6)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
SMM == HLT
SMM == EFL_6
SMM == EFL_8
SMM == EFL_11
SMM == EFL_13
SMM == CR0_1
SMM == CR0_2
SMM == CR0_3
SMM == CR0_5
SMM == CR0_7
SMM == CR0_18
SMM == CR0_20
SMM == CR4_6
SMM == CR4_8
SMM == CR4_9
SMM == CR4_11
SMM == CR4_12
SMM == D_EFL_6
SMM == orig(SMM)
SMM == orig(HLT)
SMM == orig(EFL_8)
SMM == orig(EFL_11)
SMM == orig(EFL_13)
SMM == orig(CR0_1)
SMM == orig(CR0_2)
SMM == orig(CR0_3)
SMM == orig(CR0_5)
SMM == orig(CR0_7)
SMM == orig(CR0_18)
SMM == orig(CR0_20)
SMM == orig(CR4_6)
SMM == orig(CR4_8)
SMM == orig(CR4_9)
SMM == orig(CR4_11)
SMM == orig(CR4_12)
FS == orig(FS)
LDT == orig(LDT)
TR == orig(TR)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == D_EFL_2
ADDR == -1
EAX >= 0
EBX >= 0
ECX >= 0
EDX >= 0
EFL >= 2
CPL == 0
II one of { 0, 1 }
A20 == 1
SMM == 0
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_9 one of { 0, 1 }
CR0_0 one of { 0, 1 }
D_EFL_4 one of { 0, 1, 2 }
D_EFL_9 one of { 0, 1, 2 }
D_CR0_0 one of { 0, 1, 2 }
ADDR < EIP
ADDR < orig(EIP)
ECX != orig(EDX)
EFL != orig(EFL)
II <= A20
II >= SMM
II <= D_EFL_4
II <= D_EFL_9
II <= D_CR0_0
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_9
A20 >= CR0_0
A20 >= orig(II)
A20 >= orig(EFL_4)
A20 >= orig(EFL_9)
A20 >= orig(CR0_0)
SMM <= EFL_2
SMM <= EFL_4
SMM <= EFL_9
SMM <= CR0_0
SMM <= D_EFL_4
SMM <= D_EFL_9
SMM <= D_CR0_0
SMM <= orig(II)
SMM <= orig(EFL_4)
SMM <= orig(EFL_9)
SMM <= orig(CR0_0)
ES != CS
ES >= FS
ES > LDT
ES > TR
ES <= orig(ES)
ES != orig(CS)
CS != SS
CS != DS
CS != FS
CS != GS
CS > LDT
CS > TR
CS != orig(ES)
CS != orig(SS)
CS != orig(DS)
CS != orig(GS)
SS <= DS
SS >= FS
SS > LDT
SS > TR
SS != orig(CS)
DS >= FS
DS >= GS
DS > LDT
DS > TR
DS != orig(CS)
DS >= orig(SS)
DS >= orig(GS)
FS <= GS
FS > LDT
FS > TR
FS <= orig(ES)
FS != orig(CS)
FS <= orig(SS)
FS <= orig(DS)
GS > LDT
GS > TR
GS != orig(CS)
GS >= orig(GS)
LDT < TR
LDT < orig(ES)
LDT < orig(CS)
LDT < orig(SS)
LDT < orig(DS)
LDT < orig(GS)
TR < orig(ES)
TR < orig(CS)
TR < orig(SS)
TR < orig(DS)
TR < orig(GS)
GDT != IDT
GDT >= orig(GDT)
GDT != orig(IDT)
IDT != orig(GDT)
IDT >= orig(IDT)
EFL_2 >= CR0_0
EFL_2 <= D_CR0_0
EFL_4 <= D_EFL_4
EFL_4 <= D_CR0_0
EFL_9 <= D_EFL_9
EFL_9 <= D_CR0_0
EFL_9 >= orig(EFL_4)
CR0_0 <= D_EFL_4
CR0_0 <= D_CR0_0
D_EFL_4 >= orig(II)
D_EFL_4 != orig(EFL_4)
D_EFL_4 >= orig(CR0_0)
D_EFL_9 >= orig(II)
D_EFL_9 >= orig(EFL_4)
D_EFL_9 >= orig(CR0_0)
D_CR0_0 >= orig(EFL_4)
D_CR0_0 >= orig(EFL_9)
===========================================================================
..0x08():::EXIT;condition="not(D_EFL_6==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_8
A20 == D_EFL_13
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
SMM == HLT
SMM == EFL_8
SMM == EFL_13
SMM == CR0_1
SMM == CR0_2
SMM == CR0_3
SMM == CR0_5
SMM == CR0_7
SMM == CR0_18
SMM == CR0_20
SMM == CR4_6
SMM == CR4_8
SMM == CR4_9
SMM == CR4_11
SMM == CR4_12
SMM == orig(SMM)
SMM == orig(HLT)
SMM == orig(EFL_8)
SMM == orig(EFL_13)
SMM == orig(CR0_1)
SMM == orig(CR0_2)
SMM == orig(CR0_3)
SMM == orig(CR0_5)
SMM == orig(CR0_7)
SMM == orig(CR0_18)
SMM == orig(CR0_20)
SMM == orig(CR4_6)
SMM == orig(CR4_8)
SMM == orig(CR4_9)
SMM == orig(CR4_11)
SMM == orig(CR4_12)
LDT == orig(LDT)
TR == orig(TR)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CC0 == orig(CC0)
EFER == orig(EFER)
ADDR != 0
ADDR >= -1
EDX >= -1
EFL >= 2
CPL == 0
II one of { 0, 1 }
A20 == 1
SMM == 0
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
EFL_11 one of { 0, 1 }
CR0_0 one of { 0, 1 }
D_EFL_2 one of { 0, 1, 2 }
D_EFL_4 one of { 0, 1, 2 }
D_EFL_6 one of { 1, 2 }
D_EFL_9 one of { 0, 1, 2 }
D_EFL_11 one of { 0, 1, 2 }
D_CR0_0 one of { 0, 1, 2 }
ADDR != EIP
ADDR >= orig(ADDR)
ADDR != orig(EIP)
EIP > orig(ADDR)
II <= A20
II >= SMM
II <= D_EFL_6
II <= D_CR0_0
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= EFL_11
A20 >= CR0_0
A20 <= D_EFL_6
A20 >= orig(II)
A20 >= orig(EFL_2)
A20 >= orig(EFL_4)
A20 >= orig(EFL_6)
A20 >= orig(EFL_9)
A20 >= orig(EFL_11)
A20 >= orig(CR0_0)
SMM <= EFL_2
SMM <= EFL_4
SMM <= EFL_6
SMM <= EFL_9
SMM <= EFL_11
SMM <= CR0_0
SMM <= D_EFL_2
SMM <= D_EFL_4
SMM < D_EFL_6
SMM <= D_EFL_9
SMM <= D_EFL_11
SMM <= D_CR0_0
SMM <= orig(II)
SMM <= orig(EFL_2)
SMM <= orig(EFL_4)
SMM <= orig(EFL_6)
SMM <= orig(EFL_9)
SMM <= orig(EFL_11)
SMM <= orig(CR0_0)
ES != CS
ES >= FS
ES > LDT
ES > TR
ES != orig(CS)
CS != SS
CS != DS
CS != FS
CS != GS
CS > LDT
CS > TR
CS != orig(ES)
CS != orig(SS)
CS != orig(DS)
CS != orig(FS)
CS != orig(GS)
SS <= DS
SS >= FS
SS > LDT
SS > TR
SS != orig(CS)
DS >= FS
DS > LDT
DS > TR
DS != orig(CS)
FS > LDT
FS > TR
FS <= orig(ES)
FS != orig(CS)
FS <= orig(DS)
GS > LDT
GS > TR
GS != orig(CS)
LDT < TR
LDT < orig(ES)
LDT < orig(CS)
LDT < orig(SS)
LDT < orig(DS)
LDT < orig(FS)
LDT < orig(GS)
TR < orig(ES)
TR < orig(CS)
TR < orig(SS)
TR < orig(DS)
TR < orig(FS)
TR < orig(GS)
GDT != IDT
GDT != orig(IDT)
IDT != orig(GDT)
EFL_2 >= EFL_6
EFL_2 <= D_EFL_2
EFL_2 <= D_EFL_6
EFL_2 <= D_CR0_0
EFL_2 >= orig(EFL_6)
EFL_4 <= D_EFL_4
EFL_4 <= D_EFL_6
EFL_4 <= D_CR0_0
EFL_6 <= D_EFL_2
EFL_6 <= D_EFL_4
EFL_6 <= D_EFL_6
EFL_6 <= D_CR0_0
EFL_6 >= orig(EFL_6)
EFL_9 >= EFL_11
EFL_9 <= D_EFL_6
EFL_9 <= D_EFL_9
EFL_9 <= D_CR0_0
EFL_11 <= D_EFL_6
EFL_11 <= D_EFL_9
EFL_11 <= D_EFL_11
EFL_11 <= D_CR0_0
CR0_0 <= D_EFL_6
CR0_0 <= D_EFL_11
CR0_0 <= D_CR0_0
D_EFL_2 >= orig(EFL_6)
D_EFL_4 >= orig(II)
D_EFL_4 >= orig(EFL_6)
D_EFL_4 >= orig(CR0_0)
D_EFL_6 >= orig(II)
D_EFL_6 >= orig(EFL_2)
D_EFL_6 >= orig(EFL_4)
D_EFL_6 >= orig(EFL_6)
D_EFL_6 >= orig(EFL_9)
D_EFL_6 >= orig(EFL_11)
D_EFL_6 >= orig(CR0_0)
D_EFL_9 >= orig(II)
D_EFL_9 >= orig(EFL_11)
D_EFL_9 >= orig(CR0_0)
D_EFL_11 >= orig(II)
D_EFL_11 >= orig(EFL_6)
D_EFL_11 >= orig(CR0_0)
D_CR0_0 >= orig(EFL_4)
D_CR0_0 >= orig(EFL_6)
D_CR0_0 >= orig(EFL_9)
D_CR0_0 >= orig(EFL_11)
===========================================================================
..0x76():::ENTER
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SMM == HLT
SMM == EFL_8
SMM == EFL_11
SMM == EFL_13
SMM == CR0_1
SMM == CR0_2
SMM == CR0_3
SMM == CR0_5
SMM == CR0_7
SMM == CR0_18
SMM == CR0_20
SMM == CR4_6
SMM == CR4_8
SMM == CR4_9
SMM == CR4_11
SMM == CR4_12
FS == GS
ADDR == -1
EAX >= 0
ECX >= 0
EDX >= 0
EFL >= 2
CPL == 0
II one of { 0, 1 }
A20 == 1
SMM == 0
FS one of { "0000000000000000ffff00009300", "001000000000ffffffff00cf9300", "0020000000000000ffff00009300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027" }
IDT == "00000000000003ff"
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR < EIP
EAX != EBX
EAX != ECX
II <= A20
II >= SMM
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= CR0_0
SMM <= EFL_2
SMM <= EFL_4
SMM <= EFL_6
SMM <= EFL_9
SMM <= CR0_0
ES != CS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != DS
CS != FS
CS > LDT
CS > TR
SS <= DS
SS >= FS
SS > LDT
SS > TR
DS >= FS
DS > LDT
DS > TR
FS > LDT
FS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_4
EFL_2 >= EFL_6
EFL_2 >= EFL_9
EFL_2 >= CR0_0
EFL_6 >= EFL_9
===========================================================================
..0x76():::ENTER;condition="EFL_6==0"
===========================================================================
..0x76():::ENTER;condition="not(EFL_6==0)"
SMM == CR0_0
FS one of { "0000000000000000ffff00009300", "0020000000000000ffff00009300" }
CR0 == 16
ECX != EDX
II <= EFL_2
II <= EFL_6
===========================================================================
..0x76():::ENTER;condition="D_EFL_6==0"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_4
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_0
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == EFL_2
A20 == EFL_6
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
FS == GS
ADDR == -1
EAX >= 0
ECX >= 0
EDX one of { 0, 8, 128 }
EFL one of { 70, 582 }
CPL == 0
II == 0
A20 == 1
SS one of { "0000000000000000ffff00009300", "dc00000dc0000000ffff00009300", "eb34000eb3400000ffff00009300" }
FS == "0000000000000000ffff00009300"
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027" }
IDT == "00000000000003ff"
CR0 == 16
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCD >= 0
CC0 == 0
EFER == 0
EFL_9 one of { 0, 1 }
ADDR < EIP
EAX != EBX
EAX != ECX
EBX != EDX
II <= EFL_9
A20 >= EFL_9
ES != CS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != DS
CS > FS
CS > LDT
CS > TR
SS <= DS
SS >= FS
SS > LDT
SS > TR
DS >= FS
DS > LDT
DS > TR
FS > LDT
FS > TR
LDT < TR
GDT != IDT
===========================================================================
..0x76():::ENTER;condition="not(D_EFL_6==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SMM == HLT
SMM == EFL_8
SMM == EFL_11
SMM == EFL_13
SMM == CR0_1
SMM == CR0_2
SMM == CR0_3
SMM == CR0_5
SMM == CR0_7
SMM == CR0_18
SMM == CR0_20
SMM == CR4_6
SMM == CR4_8
SMM == CR4_9
SMM == CR4_11
SMM == CR4_12
FS == GS
ADDR == -1
EAX >= 0
EDX >= 0
EFL >= 2
CPL == 0
II one of { 0, 1 }
A20 == 1
SMM == 0
FS one of { "0000000000000000ffff00009300", "001000000000ffffffff00cf9300", "0020000000000000ffff00009300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027" }
IDT == "00000000000003ff"
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR < EIP
EAX != EBX
EAX != ECX
II <= A20
II >= SMM
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= CR0_0
SMM <= EFL_2
SMM <= EFL_4
SMM <= EFL_6
SMM <= EFL_9
SMM <= CR0_0
ES != CS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != DS
CS != FS
CS > LDT
CS > TR
SS <= DS
SS >= FS
SS > LDT
SS > TR
DS >= FS
DS > LDT
DS > TR
FS > LDT
FS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_4
EFL_2 >= EFL_6
EFL_2 >= EFL_9
EFL_2 >= CR0_0
EFL_6 >= EFL_9
===========================================================================
..0x76():::EXIT
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_8
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
SMM == HLT
SMM == EFL_8
SMM == EFL_11
SMM == EFL_13
SMM == CR0_1
SMM == CR0_2
SMM == CR0_3
SMM == CR0_5
SMM == CR0_7
SMM == CR0_18
SMM == CR0_20
SMM == CR4_6
SMM == CR4_8
SMM == CR4_9
SMM == CR4_11
SMM == CR4_12
SMM == orig(SMM)
SMM == orig(HLT)
SMM == orig(EFL_8)
SMM == orig(EFL_11)
SMM == orig(EFL_13)
SMM == orig(CR0_1)
SMM == orig(CR0_2)
SMM == orig(CR0_3)
SMM == orig(CR0_5)
SMM == orig(CR0_7)
SMM == orig(CR0_18)
SMM == orig(CR0_20)
SMM == orig(CR4_6)
SMM == orig(CR4_8)
SMM == orig(CR4_9)
SMM == orig(CR4_11)
SMM == orig(CR4_12)
FS == GS
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CC0 == orig(CC0)
EFER == orig(EFER)
(D_EFL_6 == 0)  <==>  (A20 > D_EFL_6)
(D_EFL_6 == 0)  <==>  (D_EFL_4 > D_EFL_6)
(D_EFL_6 == 0)  <==>  (D_EFL_6 < D_CR0_0)
(D_EFL_6 == 0)  <==>  (D_EFL_6 < orig(EFL_2))
(D_EFL_6 == 0)  <==>  (D_EFL_6 < orig(EFL_6))
(D_EFL_6 == 0)  <==>  (EFL_6 < orig(EFL_6))
(D_EFL_6 == 0)  <==>  (SMM == D_EFL_6)
(D_EFL_6 == 0)  ==>  (A20 <= D_CR0_0)
(D_EFL_6 == 0)  ==>  (A20 <= D_EFL_4)
(D_EFL_6 == 0)  ==>  (A20 == orig(EFL_2))
(D_EFL_6 == 0)  ==>  (A20 == orig(EFL_6))
(D_EFL_6 == 0)  ==>  (A20 > EFL_6)
(D_EFL_6 == 0)  ==>  (A20 > EFL_9)
(D_EFL_6 == 0)  ==>  (A20 > orig(CR0_0))
(D_EFL_6 == 0)  ==>  (A20 > orig(EFL_4))
(D_EFL_6 == 0)  ==>  (A20 > orig(II))
(D_EFL_6 == 0)  ==>  (A20 >= D_EFL_2)
(D_EFL_6 == 0)  ==>  (A20 >= D_EFL_9)
(D_EFL_6 == 0)  ==>  (ADDR < EIP)
(D_EFL_6 == 0)  ==>  (ADDR < orig(EIP))
(D_EFL_6 == 0)  ==>  (ADDR == -1)
(D_EFL_6 == 0)  ==>  (ADDR == orig(ADDR))
(D_EFL_6 == 0)  ==>  (CCD != orig(CCD))
(D_EFL_6 == 0)  ==>  (CR0 >= orig(CR0))
(D_EFL_6 == 0)  ==>  (CR0_0 < D_CR0_0)
(D_EFL_6 == 0)  ==>  (CR0_0 <= orig(EFL_6))
(D_EFL_6 == 0)  ==>  (CR0_0 <= orig(EFL_9))
(D_EFL_6 == 0)  ==>  (CR0_0 >= D_EFL_6)
(D_EFL_6 == 0)  ==>  (CR0_0 >= orig(CR0_0))
(D_EFL_6 == 0)  ==>  (CR0_0 >= orig(EFL_4))
(D_EFL_6 == 0)  ==>  (CR0_0 >= orig(II))
(D_EFL_6 == 0)  ==>  (CS > FS)
(D_EFL_6 == 0)  ==>  (CS > SS)
(D_EFL_6 == 0)  ==>  (CS > orig(ES))
(D_EFL_6 == 0)  ==>  (CS > orig(FS))
(D_EFL_6 == 0)  ==>  (CS >= orig(CS))
(D_EFL_6 == 0)  ==>  (DS >= orig(FS))
(D_EFL_6 == 0)  ==>  (DS >= orig(SS))
(D_EFL_6 == 0)  ==>  (DS one of { "0000000000000000ffff00009300", "dc00000dc0000000ffff00009300", "eb34000eb3400000ffff00009300" })
(D_EFL_6 == 0)  ==>  (D_CR0_0 > orig(CR0_0))
(D_EFL_6 == 0)  ==>  (D_CR0_0 > orig(EFL_4))
(D_EFL_6 == 0)  ==>  (D_CR0_0 > orig(II))
(D_EFL_6 == 0)  ==>  (D_CR0_0 >= orig(EFL_2))
(D_EFL_6 == 0)  ==>  (D_CR0_0 one of { 1, 2 })
(D_EFL_6 == 0)  ==>  (D_EFL_2 <= D_CR0_0)
(D_EFL_6 == 0)  ==>  (D_EFL_2 <= D_EFL_4)
(D_EFL_6 == 0)  ==>  (D_EFL_2 <= orig(EFL_2))
(D_EFL_6 == 0)  ==>  (D_EFL_2 <= orig(EFL_6))
(D_EFL_6 == 0)  ==>  (D_EFL_2 >= D_EFL_6)
(D_EFL_6 == 0)  ==>  (D_EFL_2 >= orig(CR0_0))
(D_EFL_6 == 0)  ==>  (D_EFL_2 >= orig(II))
(D_EFL_6 == 0)  ==>  (D_EFL_2 one of { 0, 1 })
(D_EFL_6 == 0)  ==>  (D_EFL_4 > orig(CR0_0))
(D_EFL_6 == 0)  ==>  (D_EFL_4 > orig(EFL_4))
(D_EFL_6 == 0)  ==>  (D_EFL_4 > orig(II))
(D_EFL_6 == 0)  ==>  (D_EFL_4 >= D_EFL_9)
(D_EFL_6 == 0)  ==>  (D_EFL_4 >= orig(EFL_2))
(D_EFL_6 == 0)  ==>  (D_EFL_4 one of { 1, 2 })
(D_EFL_6 == 0)  ==>  (D_EFL_6 <= D_EFL_9)
(D_EFL_6 == 0)  ==>  (D_EFL_6 <= orig(EFL_9))
(D_EFL_6 == 0)  ==>  (D_EFL_9 != orig(EFL_9))
(D_EFL_6 == 0)  ==>  (D_EFL_9 <= D_CR0_0)
(D_EFL_6 == 0)  ==>  (D_EFL_9 <= orig(EFL_2))
(D_EFL_6 == 0)  ==>  (D_EFL_9 <= orig(EFL_6))
(D_EFL_6 == 0)  ==>  (D_EFL_9 one of { 0, 1 })
(D_EFL_6 == 0)  ==>  (EAX != EDX)
(D_EFL_6 == 0)  ==>  (EAX != orig(EAX))
(D_EFL_6 == 0)  ==>  (EAX != orig(EDX))
(D_EFL_6 == 0)  ==>  (EBX != ECX)
(D_EFL_6 == 0)  ==>  (EBX != orig(ECX))
(D_EFL_6 == 0)  ==>  (EBX != orig(EDX))
(D_EFL_6 == 0)  ==>  (ECX != orig(EBX))
(D_EFL_6 == 0)  ==>  (ECX > orig(EDX))
(D_EFL_6 == 0)  ==>  (EDX != orig(ECX))
(D_EFL_6 == 0)  ==>  (EFL < orig(EFL))
(D_EFL_6 == 0)  ==>  (EFL one of { 2, 6, 22 })
(D_EFL_6 == 0)  ==>  (EFL_2 <= D_EFL_4)
(D_EFL_6 == 0)  ==>  (EFL_2 <= orig(EFL_2))
(D_EFL_6 == 0)  ==>  (EFL_2 <= orig(EFL_6))
(D_EFL_6 == 0)  ==>  (EFL_2 == D_EFL_2)
(D_EFL_6 == 0)  ==>  (EFL_2 >= D_EFL_6)
(D_EFL_6 == 0)  ==>  (EFL_2 >= orig(CR0_0))
(D_EFL_6 == 0)  ==>  (EFL_2 >= orig(II))
(D_EFL_6 == 0)  ==>  (EFL_4 < D_EFL_4)
(D_EFL_6 == 0)  ==>  (EFL_4 <= orig(EFL_6))
(D_EFL_6 == 0)  ==>  (EFL_4 >= D_EFL_6)
(D_EFL_6 == 0)  ==>  (EFL_4 >= EFL_6)
(D_EFL_6 == 0)  ==>  (EFL_4 >= EFL_9)
(D_EFL_6 == 0)  ==>  (EFL_4 >= orig(CR0_0))
(D_EFL_6 == 0)  ==>  (EFL_4 >= orig(EFL_4))
(D_EFL_6 == 0)  ==>  (EFL_4 >= orig(II))
(D_EFL_6 == 0)  ==>  (EFL_6 < D_CR0_0)
(D_EFL_6 == 0)  ==>  (EFL_6 < D_EFL_4)
(D_EFL_6 == 0)  ==>  (EFL_6 < orig(EFL_2))
(D_EFL_6 == 0)  ==>  (EFL_6 <= CR0_0)
(D_EFL_6 == 0)  ==>  (EFL_6 <= D_EFL_9)
(D_EFL_6 == 0)  ==>  (EFL_6 <= orig(EFL_9))
(D_EFL_6 == 0)  ==>  (EFL_6 == 0)
(D_EFL_6 == 0)  ==>  (EFL_9 < D_CR0_0)
(D_EFL_6 == 0)  ==>  (EFL_9 < D_EFL_4)
(D_EFL_6 == 0)  ==>  (EFL_9 < orig(EFL_2))
(D_EFL_6 == 0)  ==>  (EFL_9 < orig(EFL_6))
(D_EFL_6 == 0)  ==>  (EFL_9 <= CR0_0)
(D_EFL_6 == 0)  ==>  (EFL_9 <= orig(EFL_9))
(D_EFL_6 == 0)  ==>  (EFL_9 == 0)
(D_EFL_6 == 0)  ==>  (EIP != orig(EIP))
(D_EFL_6 == 0)  ==>  (ES != orig(DS))
(D_EFL_6 == 0)  ==>  (ES < CS)
(D_EFL_6 == 0)  ==>  (ES >= orig(FS))
(D_EFL_6 == 0)  ==>  (FS < orig(CS))
(D_EFL_6 == 0)  ==>  (FS <= orig(SS))
(D_EFL_6 == 0)  ==>  (FS == "0000000000000000ffff00009300")
(D_EFL_6 == 0)  ==>  (FS == orig(FS))
(D_EFL_6 == 0)  ==>  (II != orig(EFL_9))
(D_EFL_6 == 0)  ==>  (II <= orig(EFL_2))
(D_EFL_6 == 0)  ==>  (II <= orig(EFL_6))
(D_EFL_6 == 0)  ==>  (II == D_EFL_9)
(D_EFL_6 == 0)  ==>  (II >= D_EFL_6)
(D_EFL_6 == 0)  ==>  (II >= EFL_4)
(D_EFL_6 == 0)  ==>  (II >= EFL_6)
(D_EFL_6 == 0)  ==>  (II >= EFL_9)
(D_EFL_6 == 0)  ==>  (II >= orig(CR0_0))
(D_EFL_6 == 0)  ==>  (II >= orig(EFL_4))
(D_EFL_6 == 0)  ==>  (II >= orig(II))
(D_EFL_6 == 0)  ==>  (SMM < D_CR0_0)
(D_EFL_6 == 0)  ==>  (SMM < D_EFL_4)
(D_EFL_6 == 0)  ==>  (SMM < orig(EFL_2))
(D_EFL_6 == 0)  ==>  (SMM < orig(EFL_6))
(D_EFL_6 == 0)  ==>  (SMM == EFL_6)
(D_EFL_6 == 0)  ==>  (SMM == EFL_9)
(D_EFL_6 == 0)  ==>  (SMM == orig(CR0_0))
(D_EFL_6 == 0)  ==>  (SMM == orig(EFL_4))
(D_EFL_6 == 0)  ==>  (SMM == orig(II))
(D_EFL_6 == 0)  ==>  (SS < orig(CS))
(D_EFL_6 == 0)  ==>  (SS >= orig(FS))
(D_EFL_6 == 0)  ==>  (SS one of { "0000000000000000ffff00009300", "dc00000dc0000000ffff00009300" })
(D_EFL_6 == 0)  ==>  (orig(CR0) == 16)
(D_EFL_6 == 0)  ==>  (orig(CR0_0) == 0)
(D_EFL_6 == 0)  ==>  (orig(CS) > orig(FS))
(D_EFL_6 == 0)  ==>  (orig(EBX) != orig(EDX))
(D_EFL_6 == 0)  ==>  (orig(EDX) one of { 0, 8, 128 })
(D_EFL_6 == 0)  ==>  (orig(EFL) one of { 70, 582 })
(D_EFL_6 == 0)  ==>  (orig(EFL_2) == 1)
(D_EFL_6 == 0)  ==>  (orig(EFL_2) > orig(CR0_0))
(D_EFL_6 == 0)  ==>  (orig(EFL_2) > orig(EFL_4))
(D_EFL_6 == 0)  ==>  (orig(EFL_4) < orig(EFL_6))
(D_EFL_6 == 0)  ==>  (orig(EFL_4) <= orig(EFL_9))
(D_EFL_6 == 0)  ==>  (orig(EFL_4) == 0)
(D_EFL_6 == 0)  ==>  (orig(EFL_6) == 1)
(D_EFL_6 == 0)  ==>  (orig(EFL_6) > orig(CR0_0))
(D_EFL_6 == 0)  ==>  (orig(EFL_9) >= orig(CR0_0))
(D_EFL_6 == 0)  ==>  (orig(FS) == "0000000000000000ffff00009300")
(D_EFL_6 == 0)  ==>  (orig(II) < orig(EFL_2))
(D_EFL_6 == 0)  ==>  (orig(II) < orig(EFL_6))
(D_EFL_6 == 0)  ==>  (orig(II) <= orig(EFL_9))
(D_EFL_6 == 0)  ==>  (orig(II) == 0)
(D_EFL_6 == 0)  ==>  (orig(SS) one of { "0000000000000000ffff00009300", "dc00000dc0000000ffff00009300", "eb34000eb3400000ffff00009300" })
(D_EFL_6 one of { 1, 2 })  <==>  (A20 <= D_EFL_6)
(D_EFL_6 one of { 1, 2 })  <==>  (D_EFL_4 <= D_EFL_6)
(D_EFL_6 one of { 1, 2 })  <==>  (D_EFL_6 >= D_CR0_0)
(D_EFL_6 one of { 1, 2 })  <==>  (D_EFL_6 >= orig(EFL_2))
(D_EFL_6 one of { 1, 2 })  <==>  (D_EFL_6 >= orig(EFL_6))
(D_EFL_6 one of { 1, 2 })  <==>  (EFL_6 >= orig(EFL_6))
(D_EFL_6 one of { 1, 2 })  <==>  (SMM < D_EFL_6)
(D_EFL_6 one of { 1, 2 })  ==>  (A20 >= D_CR0_0)
(D_EFL_6 one of { 1, 2 })  ==>  (A20 >= D_EFL_4)
(D_EFL_6 one of { 1, 2 })  ==>  (CR0 <= orig(CR0))
(D_EFL_6 one of { 1, 2 })  ==>  (CR0_0 <= D_EFL_6)
(D_EFL_6 one of { 1, 2 })  ==>  (CR0_0 <= D_EFL_9)
(D_EFL_6 one of { 1, 2 })  ==>  (CR0_0 <= orig(CR0_0))
(D_EFL_6 one of { 1, 2 })  ==>  (D_CR0_0 one of { 0, 1 })
(D_EFL_6 one of { 1, 2 })  ==>  (D_EFL_2 >= orig(EFL_6))
(D_EFL_6 one of { 1, 2 })  ==>  (D_EFL_2 one of { 0, 1, 2 })
(D_EFL_6 one of { 1, 2 })  ==>  (D_EFL_4 one of { 0, 1 })
(D_EFL_6 one of { 1, 2 })  ==>  (D_EFL_6 >= orig(EFL_9))
(D_EFL_6 one of { 1, 2 })  ==>  (D_EFL_9 one of { 0, 1, 2 })
(D_EFL_6 one of { 1, 2 })  ==>  (EFL_2 <= D_EFL_6)
(D_EFL_6 one of { 1, 2 })  ==>  (EFL_2 >= orig(EFL_6))
(D_EFL_6 one of { 1, 2 })  ==>  (EFL_4 <= D_EFL_6)
(D_EFL_6 one of { 1, 2 })  ==>  (EFL_4 <= orig(EFL_4))
(D_EFL_6 one of { 1, 2 })  ==>  (EFL_6 >= orig(EFL_9))
(D_EFL_6 one of { 1, 2 })  ==>  (EFL_6 one of { 0, 1 })
(D_EFL_6 one of { 1, 2 })  ==>  (EFL_9 one of { 0, 1 })
(D_EFL_6 one of { 1, 2 })  ==>  (FS one of { "0000000000000000ffff00009300", "001000000000ffffffff00cf9300", "0020000000000000ffff00009300" })
(D_EFL_6 one of { 1, 2 })  ==>  (II <= D_EFL_6)
(D_EFL_6 one of { 1, 2 })  ==>  (orig(CR0) one of { 16, 17 })
(D_EFL_6 one of { 1, 2 })  ==>  (orig(CR0_0) one of { 0, 1 })
(D_EFL_6 one of { 1, 2 })  ==>  (orig(EFL) >= 2)
(D_EFL_6 one of { 1, 2 })  ==>  (orig(EFL_2) one of { 0, 1 })
(D_EFL_6 one of { 1, 2 })  ==>  (orig(EFL_4) one of { 0, 1 })
(D_EFL_6 one of { 1, 2 })  ==>  (orig(EFL_6) one of { 0, 1 })
(D_EFL_6 one of { 1, 2 })  ==>  (orig(FS) one of { "0000000000000000ffff00009300", "001000000000ffffffff00cf9300", "0020000000000000ffff00009300" })
(D_EFL_6 one of { 1, 2 })  ==>  (orig(II) one of { 0, 1 })
(EFL one of { 2, 6, 22 })  <==>  (A20 > EFL_6)
(EFL one of { 2, 6, 22 })  <==>  (EFL_4 >= EFL_6)
(EFL one of { 2, 6, 22 })  <==>  (EFL_6 < D_EFL_4)
(EFL one of { 2, 6, 22 })  <==>  (EFL_6 <= CR0_0)
(EFL one of { 2, 6, 22 })  <==>  (EFL_6 <= orig(CR0_0))
(EFL one of { 2, 6, 22 })  <==>  (EFL_6 == 0)
(EFL one of { 2, 6, 22 })  <==>  (SMM == EFL_6)
(EFL one of { 2, 6, 22 })  ==>  (A20 <= D_EFL_4)
(EFL one of { 2, 6, 22 })  ==>  (A20 > EFL_9)
(EFL one of { 2, 6, 22 })  ==>  (A20 >= D_EFL_6)
(EFL one of { 2, 6, 22 })  ==>  (A20 >= D_EFL_9)
(EFL one of { 2, 6, 22 })  ==>  (CR0 one of { 16, 17 })
(EFL one of { 2, 6, 22 })  ==>  (CR0_0 one of { 0, 1 })
(EFL one of { 2, 6, 22 })  ==>  (CS >= orig(CS))
(EFL one of { 2, 6, 22 })  ==>  (DS >= orig(FS))
(EFL one of { 2, 6, 22 })  ==>  (DS >= orig(SS))
(EFL one of { 2, 6, 22 })  ==>  (D_CR0_0 one of { 0, 1, 2 })
(EFL one of { 2, 6, 22 })  ==>  (D_EFL_2 one of { 0, 1, 2 })
(EFL one of { 2, 6, 22 })  ==>  (D_EFL_4 >= D_EFL_6)
(EFL one of { 2, 6, 22 })  ==>  (D_EFL_4 >= D_EFL_9)
(EFL one of { 2, 6, 22 })  ==>  (D_EFL_4 >= orig(EFL_2))
(EFL one of { 2, 6, 22 })  ==>  (D_EFL_4 >= orig(EFL_4))
(EFL one of { 2, 6, 22 })  ==>  (D_EFL_4 one of { 1, 2 })
(EFL one of { 2, 6, 22 })  ==>  (D_EFL_6 != orig(EFL_6))
(EFL one of { 2, 6, 22 })  ==>  (D_EFL_6 <= D_EFL_9)
(EFL one of { 2, 6, 22 })  ==>  (D_EFL_6 one of { 0, 1 })
(EFL one of { 2, 6, 22 })  ==>  (D_EFL_9 != orig(EFL_9))
(EFL one of { 2, 6, 22 })  ==>  (D_EFL_9 one of { 0, 1 })
(EFL one of { 2, 6, 22 })  ==>  (EAX != EDX)
(EFL one of { 2, 6, 22 })  ==>  (EAX != orig(EDX))
(EFL one of { 2, 6, 22 })  ==>  (EBX != ECX)
(EFL one of { 2, 6, 22 })  ==>  (EBX != orig(ECX))
(EFL one of { 2, 6, 22 })  ==>  (ECX != orig(EBX))
(EFL one of { 2, 6, 22 })  ==>  (EFL_2 <= D_EFL_4)
(EFL one of { 2, 6, 22 })  ==>  (EFL_2 one of { 0, 1 })
(EFL one of { 2, 6, 22 })  ==>  (EFL_4 >= EFL_9)
(EFL one of { 2, 6, 22 })  ==>  (EFL_4 >= orig(EFL_4))
(EFL one of { 2, 6, 22 })  ==>  (EFL_4 one of { 0, 1 })
(EFL one of { 2, 6, 22 })  ==>  (EFL_6 <= D_EFL_9)
(EFL one of { 2, 6, 22 })  ==>  (EFL_6 <= orig(EFL_2))
(EFL one of { 2, 6, 22 })  ==>  (EFL_6 <= orig(EFL_4))
(EFL one of { 2, 6, 22 })  ==>  (EFL_6 <= orig(EFL_6))
(EFL one of { 2, 6, 22 })  ==>  (EFL_6 <= orig(EFL_9))
(EFL one of { 2, 6, 22 })  ==>  (EFL_6 <= orig(II))
(EFL one of { 2, 6, 22 })  ==>  (EFL_9 < D_EFL_4)
(EFL one of { 2, 6, 22 })  ==>  (EFL_9 <= CR0_0)
(EFL one of { 2, 6, 22 })  ==>  (EFL_9 <= orig(CR0_0))
(EFL one of { 2, 6, 22 })  ==>  (EFL_9 <= orig(EFL_2))
(EFL one of { 2, 6, 22 })  ==>  (EFL_9 <= orig(EFL_4))
(EFL one of { 2, 6, 22 })  ==>  (EFL_9 <= orig(EFL_6))
(EFL one of { 2, 6, 22 })  ==>  (EFL_9 <= orig(EFL_9))
(EFL one of { 2, 6, 22 })  ==>  (EFL_9 <= orig(II))
(EFL one of { 2, 6, 22 })  ==>  (EFL_9 == 0)
(EFL one of { 2, 6, 22 })  ==>  (ES >= orig(FS))
(EFL one of { 2, 6, 22 })  ==>  (FS >= orig(FS))
(EFL one of { 2, 6, 22 })  ==>  (FS one of { "0000000000000000ffff00009300", "001000000000ffffffff00cf9300", "0020000000000000ffff00009300" })
(EFL one of { 2, 6, 22 })  ==>  (II <= D_EFL_9)
(EFL one of { 2, 6, 22 })  ==>  (II >= EFL_6)
(EFL one of { 2, 6, 22 })  ==>  (II >= EFL_9)
(EFL one of { 2, 6, 22 })  ==>  (SMM < D_EFL_4)
(EFL one of { 2, 6, 22 })  ==>  (SMM == EFL_9)
(EFL one of { 2, 6, 22 })  ==>  (SS >= orig(FS))
(EFL one of { 2, 6, 22 })  ==>  (orig(CR0) one of { 16, 17 })
(EFL one of { 2, 6, 22 })  ==>  (orig(CR0_0) one of { 0, 1 })
(EFL one of { 2, 6, 22 })  ==>  (orig(FS) one of { "0000000000000000ffff00009300", "001000000000ffffffff00cf9300", "0020000000000000ffff00009300" })
(EFL one of { 70, 582 })  <==>  (A20 == EFL_6)
(EFL one of { 70, 582 })  <==>  (EFL_4 < EFL_6)
(EFL one of { 70, 582 })  <==>  (EFL_6 == 1)
(EFL one of { 70, 582 })  <==>  (EFL_6 > CR0_0)
(EFL one of { 70, 582 })  <==>  (EFL_6 > orig(CR0_0))
(EFL one of { 70, 582 })  <==>  (EFL_6 >= D_EFL_4)
(EFL one of { 70, 582 })  <==>  (SMM < EFL_6)
(EFL one of { 70, 582 })  ==>  (A20 <= D_EFL_2)
(EFL one of { 70, 582 })  ==>  (A20 <= D_EFL_6)
(EFL one of { 70, 582 })  ==>  (A20 == D_CR0_0)
(EFL one of { 70, 582 })  ==>  (A20 == EFL_2)
(EFL one of { 70, 582 })  ==>  (A20 > CR0_0)
(EFL one of { 70, 582 })  ==>  (A20 > EFL_4)
(EFL one of { 70, 582 })  ==>  (A20 > orig(CR0_0))
(EFL one of { 70, 582 })  ==>  (A20 >= D_EFL_4)
(EFL one of { 70, 582 })  ==>  (ADDR one of { -1, 1026263 })
(EFL one of { 70, 582 })  ==>  (CR0 == 16)
(EFL one of { 70, 582 })  ==>  (CR0 == orig(CR0))
(EFL one of { 70, 582 })  ==>  (CR0_0 < D_CR0_0)
(EFL one of { 70, 582 })  ==>  (CR0_0 < D_EFL_2)
(EFL one of { 70, 582 })  ==>  (CR0_0 < D_EFL_6)
(EFL one of { 70, 582 })  ==>  (CR0_0 <= D_EFL_9)
(EFL one of { 70, 582 })  ==>  (CR0_0 <= orig(EFL_4))
(EFL one of { 70, 582 })  ==>  (CR0_0 <= orig(EFL_6))
(EFL one of { 70, 582 })  ==>  (CR0_0 <= orig(EFL_9))
(EFL one of { 70, 582 })  ==>  (CR0_0 <= orig(II))
(EFL one of { 70, 582 })  ==>  (CR0_0 == 0)
(EFL one of { 70, 582 })  ==>  (CS > FS)
(EFL one of { 70, 582 })  ==>  (D_CR0_0 == 1)
(EFL one of { 70, 582 })  ==>  (D_CR0_0 > orig(CR0_0))
(EFL one of { 70, 582 })  ==>  (D_CR0_0 >= orig(EFL_2))
(EFL one of { 70, 582 })  ==>  (D_CR0_0 >= orig(II))
(EFL one of { 70, 582 })  ==>  (D_EFL_2 <= D_EFL_6)
(EFL one of { 70, 582 })  ==>  (D_EFL_2 > orig(CR0_0))
(EFL one of { 70, 582 })  ==>  (D_EFL_2 >= D_CR0_0)
(EFL one of { 70, 582 })  ==>  (D_EFL_2 >= D_EFL_4)
(EFL one of { 70, 582 })  ==>  (D_EFL_2 >= orig(EFL_2))
(EFL one of { 70, 582 })  ==>  (D_EFL_2 >= orig(EFL_6))
(EFL one of { 70, 582 })  ==>  (D_EFL_2 >= orig(II))
(EFL one of { 70, 582 })  ==>  (D_EFL_2 one of { 1, 2 })
(EFL one of { 70, 582 })  ==>  (D_EFL_4 != orig(EFL_4))
(EFL one of { 70, 582 })  ==>  (D_EFL_4 <= D_CR0_0)
(EFL one of { 70, 582 })  ==>  (D_EFL_4 <= D_EFL_6)
(EFL one of { 70, 582 })  ==>  (D_EFL_4 one of { 0, 1 })
(EFL one of { 70, 582 })  ==>  (D_EFL_6 > orig(CR0_0))
(EFL one of { 70, 582 })  ==>  (D_EFL_6 > orig(EFL_4))
(EFL one of { 70, 582 })  ==>  (D_EFL_6 >= D_CR0_0)
(EFL one of { 70, 582 })  ==>  (D_EFL_6 >= orig(EFL_2))
(EFL one of { 70, 582 })  ==>  (D_EFL_6 >= orig(EFL_6))
(EFL one of { 70, 582 })  ==>  (D_EFL_6 >= orig(EFL_9))
(EFL one of { 70, 582 })  ==>  (D_EFL_6 one of { 1, 2 })
(EFL one of { 70, 582 })  ==>  (D_EFL_9 one of { 0, 1, 2 })
(EFL one of { 70, 582 })  ==>  (EAX >= 0)
(EFL one of { 70, 582 })  ==>  (EBX != EDX)
(EFL one of { 70, 582 })  ==>  (ECX != orig(EDX))
(EFL one of { 70, 582 })  ==>  (EDX != orig(EBX))
(EFL one of { 70, 582 })  ==>  (EDX != orig(ECX))
(EFL one of { 70, 582 })  ==>  (EDX <= orig(EDX))
(EFL one of { 70, 582 })  ==>  (EFL_2 <= D_EFL_6)
(EFL one of { 70, 582 })  ==>  (EFL_2 == 1)
(EFL one of { 70, 582 })  ==>  (EFL_2 > CR0_0)
(EFL one of { 70, 582 })  ==>  (EFL_2 > EFL_4)
(EFL one of { 70, 582 })  ==>  (EFL_2 > orig(CR0_0))
(EFL one of { 70, 582 })  ==>  (EFL_2 >= D_EFL_4)
(EFL one of { 70, 582 })  ==>  (EFL_2 >= orig(EFL_2))
(EFL one of { 70, 582 })  ==>  (EFL_2 >= orig(EFL_6))
(EFL one of { 70, 582 })  ==>  (EFL_2 >= orig(II))
(EFL one of { 70, 582 })  ==>  (EFL_4 < D_CR0_0)
(EFL one of { 70, 582 })  ==>  (EFL_4 < D_EFL_2)
(EFL one of { 70, 582 })  ==>  (EFL_4 < D_EFL_6)
(EFL one of { 70, 582 })  ==>  (EFL_4 <= EFL_9)
(EFL one of { 70, 582 })  ==>  (EFL_4 <= orig(EFL_4))
(EFL one of { 70, 582 })  ==>  (EFL_4 <= orig(EFL_6))
(EFL one of { 70, 582 })  ==>  (EFL_4 <= orig(EFL_9))
(EFL one of { 70, 582 })  ==>  (EFL_4 <= orig(II))
(EFL one of { 70, 582 })  ==>  (EFL_4 == 0)
(EFL one of { 70, 582 })  ==>  (EFL_6 >= orig(EFL_2))
(EFL one of { 70, 582 })  ==>  (EFL_6 >= orig(EFL_4))
(EFL one of { 70, 582 })  ==>  (EFL_6 >= orig(EFL_6))
(EFL one of { 70, 582 })  ==>  (EFL_6 >= orig(EFL_9))
(EFL one of { 70, 582 })  ==>  (EFL_6 >= orig(II))
(EFL one of { 70, 582 })  ==>  (EFL_9 >= CR0_0)
(EFL one of { 70, 582 })  ==>  (EFL_9 >= orig(CR0_0))
(EFL one of { 70, 582 })  ==>  (EFL_9 >= orig(EFL_4))
(EFL one of { 70, 582 })  ==>  (EFL_9 one of { 0, 1 })
(EFL one of { 70, 582 })  ==>  (ES < orig(CS))
(EFL one of { 70, 582 })  ==>  (FS < orig(CS))
(EFL one of { 70, 582 })  ==>  (FS <= orig(FS))
(EFL one of { 70, 582 })  ==>  (FS <= orig(SS))
(EFL one of { 70, 582 })  ==>  (FS == "0000000000000000ffff00009300")
(EFL one of { 70, 582 })  ==>  (II <= D_EFL_2)
(EFL one of { 70, 582 })  ==>  (II <= D_EFL_6)
(EFL one of { 70, 582 })  ==>  (II <= EFL_2)
(EFL one of { 70, 582 })  ==>  (II <= EFL_6)
(EFL one of { 70, 582 })  ==>  (II >= CR0_0)
(EFL one of { 70, 582 })  ==>  (II >= EFL_4)
(EFL one of { 70, 582 })  ==>  (II >= orig(CR0_0))
(EFL one of { 70, 582 })  ==>  (SMM < D_CR0_0)
(EFL one of { 70, 582 })  ==>  (SMM < D_EFL_2)
(EFL one of { 70, 582 })  ==>  (SMM < D_EFL_6)
(EFL one of { 70, 582 })  ==>  (SMM < EFL_2)
(EFL one of { 70, 582 })  ==>  (SMM == CR0_0)
(EFL one of { 70, 582 })  ==>  (SMM == EFL_4)
(EFL one of { 70, 582 })  ==>  (SMM == orig(CR0_0))
(EFL one of { 70, 582 })  ==>  (SS one of { "0000000000000000ffff00009300", "dc00000dc0000000ffff00009300", "eb34000eb3400000ffff00009300" })
(EFL one of { 70, 582 })  ==>  (orig(CR0) == 16)
(EFL one of { 70, 582 })  ==>  (orig(CR0_0) == 0)
(EFL one of { 70, 582 })  ==>  (orig(ECX) != orig(EDX))
(EFL one of { 70, 582 })  ==>  (orig(EFL_4) >= orig(CR0_0))
(EFL one of { 70, 582 })  ==>  (orig(EFL_6) >= orig(CR0_0))
(EFL one of { 70, 582 })  ==>  (orig(EFL_9) >= orig(CR0_0))
(EFL one of { 70, 582 })  ==>  (orig(FS) one of { "0000000000000000ffff00009300", "0020000000000000ffff00009300" })
(EFL one of { 70, 582 })  ==>  (orig(II) <= orig(EFL_2))
(EFL one of { 70, 582 })  ==>  (orig(II) <= orig(EFL_6))
(EFL one of { 70, 582 })  ==>  (orig(II) >= orig(CR0_0))
ADDR >= -1
ECX >= 0
EDX >= 0
EFL >= 2
CPL == 0
II one of { 0, 1 }
A20 == 1
SMM == 0
FS one of { "0000000000000000ffff00009300", "001000000000ffffffff00cf9300", "0020000000000000ffff00009300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027" }
IDT == "00000000000003ff"
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
CR0_0 one of { 0, 1 }
D_EFL_2 one of { 0, 1, 2 }
D_EFL_4 one of { 0, 1, 2 }
D_EFL_6 one of { 0, 1, 2 }
D_EFL_9 one of { 0, 1, 2 }
D_CR0_0 one of { 0, 1, 2 }
ADDR != EIP
ADDR >= orig(ADDR)
ADDR != orig(EIP)
EAX != EBX
EAX != ECX
EAX != orig(EBX)
EAX != orig(ECX)
EBX != orig(EAX)
ECX != orig(EAX)
EIP > orig(ADDR)
II <= A20
II >= SMM
II <= D_EFL_4
II <= D_CR0_0
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= CR0_0
A20 >= orig(II)
A20 >= orig(EFL_2)
A20 >= orig(EFL_4)
A20 >= orig(EFL_6)
A20 >= orig(EFL_9)
A20 >= orig(CR0_0)
SMM <= EFL_2
SMM <= EFL_4
SMM <= EFL_6
SMM <= EFL_9
SMM <= CR0_0
SMM <= D_EFL_2
SMM <= D_EFL_4
SMM <= D_EFL_6
SMM <= D_EFL_9
SMM <= D_CR0_0
SMM <= orig(II)
SMM <= orig(EFL_2)
SMM <= orig(EFL_4)
SMM <= orig(EFL_6)
SMM <= orig(EFL_9)
SMM <= orig(CR0_0)
ES != CS
ES >= FS
ES > LDT
ES > TR
ES != orig(CS)
CS != SS
CS != DS
CS != FS
CS > LDT
CS > TR
CS != orig(ES)
CS != orig(SS)
CS != orig(DS)
CS != orig(FS)
SS <= DS
SS >= FS
SS > LDT
SS > TR
SS != orig(CS)
DS >= FS
DS > LDT
DS > TR
DS != orig(CS)
FS > LDT
FS > TR
FS <= orig(ES)
FS != orig(CS)
FS <= orig(DS)
LDT < TR
LDT < orig(ES)
LDT < orig(CS)
LDT < orig(SS)
LDT < orig(DS)
LDT < orig(FS)
TR < orig(ES)
TR < orig(CS)
TR < orig(SS)
TR < orig(DS)
TR < orig(FS)
GDT != IDT
EFL_2 >= EFL_4
EFL_2 >= EFL_6
EFL_2 >= EFL_9
EFL_2 >= CR0_0
EFL_2 <= D_EFL_2
EFL_2 <= D_CR0_0
EFL_2 >= orig(EFL_4)
EFL_2 >= orig(EFL_9)
EFL_4 <= D_EFL_2
EFL_4 <= D_EFL_4
EFL_4 <= D_EFL_9
EFL_4 <= D_CR0_0
EFL_4 <= orig(EFL_2)
EFL_6 >= EFL_9
EFL_6 <= D_EFL_2
EFL_6 <= D_EFL_6
EFL_6 <= D_CR0_0
EFL_9 <= D_EFL_2
EFL_9 <= D_EFL_6
EFL_9 <= D_EFL_9
EFL_9 <= D_CR0_0
CR0_0 <= D_EFL_2
CR0_0 <= D_EFL_4
CR0_0 <= D_CR0_0
CR0_0 <= orig(EFL_2)
D_EFL_2 >= orig(EFL_4)
D_EFL_2 >= orig(EFL_9)
D_EFL_4 >= orig(II)
D_EFL_4 >= orig(EFL_6)
D_EFL_4 >= orig(EFL_9)
D_EFL_4 >= orig(CR0_0)
D_EFL_6 >= orig(II)
D_EFL_6 >= orig(EFL_4)
D_EFL_6 >= orig(CR0_0)
D_EFL_9 >= orig(II)
D_EFL_9 >= orig(EFL_4)
D_EFL_9 >= orig(CR0_0)
D_CR0_0 >= orig(EFL_4)
D_CR0_0 >= orig(EFL_6)
D_CR0_0 >= orig(EFL_9)
===========================================================================
..0x76():::EXIT;condition="EFL_6==0"
SMM == EFL_6
SMM == EFL_9
EFL one of { 2, 6, 22 }
D_EFL_4 one of { 1, 2 }
D_EFL_6 one of { 0, 1 }
D_EFL_9 one of { 0, 1 }
EAX != EDX
EAX != orig(EDX)
EBX != ECX
EBX != orig(ECX)
ECX != orig(EBX)
II <= D_EFL_9
A20 <= D_EFL_4
A20 >= D_EFL_6
A20 >= D_EFL_9
SMM < D_EFL_4
ES >= orig(FS)
CS >= orig(CS)
SS >= orig(FS)
DS >= orig(SS)
DS >= orig(FS)
FS >= orig(FS)
EFL_2 <= D_EFL_4
EFL_4 >= orig(EFL_4)
D_EFL_4 >= D_EFL_6
D_EFL_4 >= D_EFL_9
D_EFL_4 >= orig(EFL_2)
D_EFL_4 >= orig(EFL_4)
D_EFL_6 <= D_EFL_9
D_EFL_6 != orig(EFL_6)
D_EFL_9 != orig(EFL_9)
===========================================================================
..0x76():::EXIT;condition="not(EFL_6==0)"
A20 == EFL_2
A20 == EFL_6
A20 == D_CR0_0
SMM == EFL_4
SMM == CR0_0
SMM == orig(CR0_0)
CR0 == orig(CR0)
ADDR one of { -1, 1026263 }
EAX >= 0
EFL one of { 70, 582 }
SS one of { "0000000000000000ffff00009300", "dc00000dc0000000ffff00009300", "eb34000eb3400000ffff00009300" }
FS == "0000000000000000ffff00009300"
CR0 == 16
D_EFL_2 one of { 1, 2 }
D_EFL_4 one of { 0, 1 }
D_EFL_6 one of { 1, 2 }
EBX != EDX
ECX != orig(EDX)
EDX != orig(EBX)
EDX != orig(ECX)
EDX <= orig(EDX)
II <= D_EFL_2
II <= D_EFL_6
A20 <= D_EFL_2
A20 >= D_EFL_4
A20 <= D_EFL_6
SMM < D_EFL_2
SMM < D_EFL_6
ES < orig(CS)
CS > FS
FS < orig(CS)
FS <= orig(SS)
FS <= orig(FS)
EFL_9 >= orig(EFL_4)
D_EFL_2 >= D_EFL_4
D_EFL_2 <= D_EFL_6
D_EFL_2 >= orig(II)
D_EFL_2 >= orig(EFL_2)
D_EFL_2 >= orig(EFL_6)
D_EFL_4 <= D_EFL_6
D_EFL_4 != orig(EFL_4)
D_EFL_6 >= orig(EFL_2)
D_EFL_6 > orig(EFL_4)
D_EFL_6 >= orig(EFL_6)
D_EFL_6 >= orig(EFL_9)
===========================================================================
..0x76():::EXIT;condition="D_EFL_6==0"
ADDR == orig(ADDR)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == D_EFL_9
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_8
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(EFL_2)
A20 == orig(EFL_6)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
SMM == HLT
SMM == EFL_6
SMM == EFL_8
SMM == EFL_9
SMM == EFL_11
SMM == EFL_13
SMM == CR0_1
SMM == CR0_2
SMM == CR0_3
SMM == CR0_5
SMM == CR0_7
SMM == CR0_18
SMM == CR0_20
SMM == CR4_6
SMM == CR4_8
SMM == CR4_9
SMM == CR4_11
SMM == CR4_12
SMM == D_EFL_6
SMM == orig(II)
SMM == orig(SMM)
SMM == orig(HLT)
SMM == orig(EFL_4)
SMM == orig(EFL_8)
SMM == orig(EFL_11)
SMM == orig(EFL_13)
SMM == orig(CR0_0)
SMM == orig(CR0_1)
SMM == orig(CR0_2)
SMM == orig(CR0_3)
SMM == orig(CR0_5)
SMM == orig(CR0_7)
SMM == orig(CR0_18)
SMM == orig(CR0_20)
SMM == orig(CR4_6)
SMM == orig(CR4_8)
SMM == orig(CR4_9)
SMM == orig(CR4_11)
SMM == orig(CR4_12)
FS == GS
FS == orig(FS)
FS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == D_EFL_2
ADDR == -1
EDX >= 0
EFL one of { 2, 6, 22 }
CPL == 0
II one of { 0, 1 }
A20 == 1
SMM == 0
SS one of { "0000000000000000ffff00009300", "dc00000dc0000000ffff00009300" }
DS one of { "0000000000000000ffff00009300", "dc00000dc0000000ffff00009300", "eb34000eb3400000ffff00009300" }
FS == "0000000000000000ffff00009300"
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027" }
IDT == "00000000000003ff"
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
CR0_0 one of { 0, 1 }
D_EFL_4 one of { 1, 2 }
D_CR0_0 one of { 1, 2 }
ADDR < EIP
ADDR < orig(EIP)
EAX != EBX
EAX != ECX
EAX != EDX
EAX != orig(EAX)
EAX != orig(EBX)
EAX != orig(ECX)
EAX != orig(EDX)
EBX != ECX
EBX != orig(EAX)
EBX != orig(ECX)
EBX != orig(EDX)
ECX != orig(EAX)
ECX != orig(EBX)
ECX > orig(EDX)
EDX != orig(ECX)
EIP != orig(EIP)
EFL < orig(EFL)
II <= A20
II >= SMM
II >= EFL_4
II <= D_EFL_4
II <= D_CR0_0
II != orig(EFL_9)
A20 >= EFL_2
A20 >= EFL_4
A20 >= CR0_0
A20 <= D_EFL_4
A20 <= D_CR0_0
A20 >= orig(EFL_9)
SMM <= EFL_2
SMM <= EFL_4
SMM <= CR0_0
SMM < D_EFL_4
SMM < D_CR0_0
SMM <= orig(EFL_9)
ES < CS
ES >= FS
ES > LDT
ES > TR
ES != orig(CS)
ES != orig(DS)
CS > SS
CS != DS
CS > FS
CS > LDT
CS > TR
CS > orig(ES)
CS >= orig(CS)
CS != orig(SS)
CS != orig(DS)
SS <= DS
SS >= FS
SS > LDT
SS > TR
SS < orig(CS)
DS >= FS
DS > LDT
DS > TR
DS != orig(CS)
DS >= orig(SS)
FS > LDT
FS > TR
FS <= orig(ES)
FS < orig(CS)
FS <= orig(SS)
FS <= orig(DS)
LDT < TR
LDT < orig(ES)
LDT < orig(CS)
LDT < orig(SS)
LDT < orig(DS)
TR < orig(ES)
TR < orig(CS)
TR < orig(SS)
TR < orig(DS)
GDT != IDT
CR0 >= orig(CR0)
CCD != orig(CCD)
EFL_2 >= EFL_4
EFL_2 >= CR0_0
EFL_2 <= D_EFL_4
EFL_2 <= D_CR0_0
EFL_2 >= orig(EFL_9)
EFL_4 < D_EFL_4
EFL_4 <= D_CR0_0
CR0_0 <= D_EFL_4
CR0_0 < D_CR0_0
CR0_0 <= orig(EFL_9)
D_EFL_4 >= orig(EFL_9)
D_CR0_0 >= orig(EFL_9)
===========================================================================
..0x76():::EXIT;condition="not(D_EFL_6==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_8
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
SMM == HLT
SMM == EFL_8
SMM == EFL_11
SMM == EFL_13
SMM == CR0_1
SMM == CR0_2
SMM == CR0_3
SMM == CR0_5
SMM == CR0_7
SMM == CR0_18
SMM == CR0_20
SMM == CR4_6
SMM == CR4_8
SMM == CR4_9
SMM == CR4_11
SMM == CR4_12
SMM == orig(SMM)
SMM == orig(HLT)
SMM == orig(EFL_8)
SMM == orig(EFL_11)
SMM == orig(EFL_13)
SMM == orig(CR0_1)
SMM == orig(CR0_2)
SMM == orig(CR0_3)
SMM == orig(CR0_5)
SMM == orig(CR0_7)
SMM == orig(CR0_18)
SMM == orig(CR0_20)
SMM == orig(CR4_6)
SMM == orig(CR4_8)
SMM == orig(CR4_9)
SMM == orig(CR4_11)
SMM == orig(CR4_12)
FS == GS
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CC0 == orig(CC0)
EFER == orig(EFER)
ADDR >= -1
ECX >= 0
EDX >= 0
EFL >= 2
CPL == 0
II one of { 0, 1 }
A20 == 1
SMM == 0
FS one of { "0000000000000000ffff00009300", "001000000000ffffffff00cf9300", "0020000000000000ffff00009300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027" }
IDT == "00000000000003ff"
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
CR0_0 one of { 0, 1 }
D_EFL_2 one of { 0, 1, 2 }
D_EFL_4 one of { 0, 1 }
D_EFL_6 one of { 1, 2 }
D_EFL_9 one of { 0, 1, 2 }
D_CR0_0 one of { 0, 1 }
ADDR != EIP
ADDR >= orig(ADDR)
ADDR != orig(EIP)
EAX != EBX
EAX != ECX
EAX != orig(EBX)
EAX != orig(ECX)
EBX != orig(EAX)
ECX != orig(EAX)
EIP > orig(ADDR)
II <= A20
II >= SMM
II <= D_EFL_4
II <= D_EFL_6
II <= D_CR0_0
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= CR0_0
A20 >= D_EFL_4
A20 <= D_EFL_6
A20 >= D_CR0_0
A20 >= orig(II)
A20 >= orig(EFL_2)
A20 >= orig(EFL_4)
A20 >= orig(EFL_6)
A20 >= orig(EFL_9)
A20 >= orig(CR0_0)
SMM <= EFL_2
SMM <= EFL_4
SMM <= EFL_6
SMM <= EFL_9
SMM <= CR0_0
SMM <= D_EFL_2
SMM <= D_EFL_4
SMM < D_EFL_6
SMM <= D_EFL_9
SMM <= D_CR0_0
SMM <= orig(II)
SMM <= orig(EFL_2)
SMM <= orig(EFL_4)
SMM <= orig(EFL_6)
SMM <= orig(EFL_9)
SMM <= orig(CR0_0)
ES != CS
ES >= FS
ES > LDT
ES > TR
ES != orig(CS)
CS != SS
CS != DS
CS != FS
CS > LDT
CS > TR
CS != orig(ES)
CS != orig(SS)
CS != orig(DS)
CS != orig(FS)
SS <= DS
SS >= FS
SS > LDT
SS > TR
SS != orig(CS)
DS >= FS
DS > LDT
DS > TR
DS != orig(CS)
FS > LDT
FS > TR
FS <= orig(ES)
FS != orig(CS)
FS <= orig(DS)
LDT < TR
LDT < orig(ES)
LDT < orig(CS)
LDT < orig(SS)
LDT < orig(DS)
LDT < orig(FS)
TR < orig(ES)
TR < orig(CS)
TR < orig(SS)
TR < orig(DS)
TR < orig(FS)
GDT != IDT
CR0 <= orig(CR0)
EFL_2 >= EFL_4
EFL_2 >= EFL_6
EFL_2 >= EFL_9
EFL_2 >= CR0_0
EFL_2 <= D_EFL_2
EFL_2 <= D_EFL_6
EFL_2 <= D_CR0_0
EFL_2 >= orig(EFL_4)
EFL_2 >= orig(EFL_6)
EFL_2 >= orig(EFL_9)
EFL_4 <= D_EFL_2
EFL_4 <= D_EFL_4
EFL_4 <= D_EFL_6
EFL_4 <= D_EFL_9
EFL_4 <= D_CR0_0
EFL_4 <= orig(EFL_2)
EFL_4 <= orig(EFL_4)
EFL_6 >= EFL_9
EFL_6 <= D_EFL_2
EFL_6 <= D_EFL_6
EFL_6 <= D_CR0_0
EFL_6 >= orig(EFL_6)
EFL_6 >= orig(EFL_9)
EFL_9 <= D_EFL_2
EFL_9 <= D_EFL_6
EFL_9 <= D_EFL_9
EFL_9 <= D_CR0_0
CR0_0 <= D_EFL_2
CR0_0 <= D_EFL_4
CR0_0 <= D_EFL_6
CR0_0 <= D_EFL_9
CR0_0 <= D_CR0_0
CR0_0 <= orig(EFL_2)
CR0_0 <= orig(CR0_0)
D_EFL_2 >= orig(EFL_4)
D_EFL_2 >= orig(EFL_6)
D_EFL_2 >= orig(EFL_9)
D_EFL_4 <= D_EFL_6
D_EFL_4 >= orig(II)
D_EFL_4 >= orig(EFL_6)
D_EFL_4 >= orig(EFL_9)
D_EFL_4 >= orig(CR0_0)
D_EFL_6 >= D_CR0_0
D_EFL_6 >= orig(II)
D_EFL_6 >= orig(EFL_2)
D_EFL_6 >= orig(EFL_4)
D_EFL_6 >= orig(EFL_6)
D_EFL_6 >= orig(EFL_9)
D_EFL_6 >= orig(CR0_0)
D_EFL_9 >= orig(II)
D_EFL_9 >= orig(EFL_4)
D_EFL_9 >= orig(CR0_0)
D_CR0_0 >= orig(EFL_4)
D_CR0_0 >= orig(EFL_6)
D_CR0_0 >= orig(EFL_9)
===========================================================================
...byte():::ENTER
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_2
II == EFL_6
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_0
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == EFL_4
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SS == DS
SS == FS
SS == GS
ADDR == 688134
EAX == 0
EBX == 27920
ECX == 4294967295L
EDX == 56320
EIP == 30797
EFL == 18
CPL == 0
II == 0
A20 == 1
ES == "dc00000dc000ffffffff008f9300"
CS == "f000000f0000ffffffff008f9b00"
SS == "000000000000ffffffff008f9300"
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "0000000000000000"
IDT == "00000000000003ff"
CR0 == 16
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS == 8
CCD == 27844
CC0 == 0
EFER == 0
===========================================================================
...byte():::ENTER;condition="EFL_6==0"
===========================================================================
...byte():::ENTER;condition="not(D_EFL_6==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_2
II == EFL_6
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_0
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == EFL_4
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SS == DS
SS == FS
SS == GS
ADDR == 688134
EAX == 0
EBX == 27920
ECX == 4294967295L
EDX == 56320
EIP == 30797
EFL == 18
CPL == 0
II == 0
A20 == 1
ES == "dc00000dc000ffffffff008f9300"
CS == "f000000f0000ffffffff008f9b00"
SS == "000000000000ffffffff008f9300"
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "0000000000000000"
IDT == "00000000000003ff"
CR0 == 16
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS == 8
CCD == 27844
CC0 == 0
EFER == 0
===========================================================================
...byte():::EXIT
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == HLT
II == EFL_4
II == EFL_6
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == D_EFL_4
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_2)
II == orig(EFL_6)
II == orig(EFL_8)
II == orig(EFL_9)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_0)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == SMM
A20 == EFL_1
A20 == EFL_2
A20 == CR0_0
A20 == D_EFL_1
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(EFL_4)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == SS
ES == DS
ES == FS
LDT == orig(LDT)
TR == orig(TR)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CC0 == orig(CC0)
EFER == orig(EFER)
D_EFL_2 == D_CR0_0
ADDR == 990803
EAX == 40960
EBX == 1013876
ECX == 16
EDX == 1036431
EIP == 1036175
EFL == 6
CPL == 0
II == 0
A20 == 1
ES == "001000000000ffffffff00cf9300"
CS == "000800000000ffffffff00cf9b00"
GS == "000000000000ffffffff00809300"
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "000f5e8000000037"
IDT == "000f5ebe00000000"
CR0 == 17
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS == 0
CCD == 17
CC0 == 0
EFER == 0
D_EFL_2 == 2
===========================================================================
...byte():::EXIT;condition="EFL_6==0"
===========================================================================
...byte():::EXIT;condition="not(D_EFL_6==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == HLT
II == EFL_4
II == EFL_6
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == D_EFL_4
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_2)
II == orig(EFL_6)
II == orig(EFL_8)
II == orig(EFL_9)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_0)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == SMM
A20 == EFL_1
A20 == EFL_2
A20 == CR0_0
A20 == D_EFL_1
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(EFL_4)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == SS
ES == DS
ES == FS
LDT == orig(LDT)
TR == orig(TR)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CC0 == orig(CC0)
EFER == orig(EFER)
D_EFL_2 == D_CR0_0
ADDR == 990803
EAX == 40960
EBX == 1013876
ECX == 16
EDX == 1036431
EIP == 1036175
EFL == 6
CPL == 0
II == 0
A20 == 1
ES == "001000000000ffffffff00cf9300"
CS == "000800000000ffffffff00cf9b00"
GS == "000000000000ffffffff00809300"
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "000f5e8000000037"
IDT == "000f5ebe00000000"
CR0 == 17
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS == 0
CCD == 17
CC0 == 0
EFER == 0
D_EFL_2 == 2
===========================================================================
..adcl():::ENTER
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
ES == SS
ES == DS
FS == GS
(CCD == 0)  <==>  (A20 == EFL_6)
(CCD == 0)  <==>  (EFL_4 < EFL_6)
(CCD == 0)  <==>  (EFL_6 == 1)
(CCD == 0)  <==>  (EFL_6 >= CR0_0)
(CCD == 0)  <==>  (II < EFL_6)
(CCD == 0)  ==>  (A20 == EFL_2)
(CCD == 0)  ==>  (A20 > EFL_4)
(CCD == 0)  ==>  (ADDR > EIP)
(CCD == 0)  ==>  (CR0 one of { 16, 17 })
(CCD == 0)  ==>  (CR0_0 one of { 0, 1 })
(CCD == 0)  ==>  (EAX >= EDX)
(CCD == 0)  ==>  (ECX one of { -1, 0, 324 })
(CCD == 0)  ==>  (EDX one of { -1, 0, 4 })
(CCD == 0)  ==>  (EFL == 70)
(CCD == 0)  ==>  (EFL_2 == 1)
(CCD == 0)  ==>  (EFL_2 > EFL_4)
(CCD == 0)  ==>  (EFL_2 >= CR0_0)
(CCD == 0)  ==>  (EFL_4 == 0)
(CCD == 0)  ==>  (ES one of { "001000000000ffffffff00c09300", "001000000000ffffffff00cf9300", "dc00000dc0000000ffff00009300" })
(CCD == 0)  ==>  (FS one of { "0000000000000000ffff00009300", "001000000000ffffffff00c09300", "001000000000ffffffff00cf9300" })
(CCD == 0)  ==>  (GDT one of { "0000000000000000", "0000910800000027", "000f5e8000000037" })
(CCD == 0)  ==>  (II < EFL_2)
(CCD == 0)  ==>  (II == EFL_4)
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
ES one of { "001000000000ffffffff00c09300", "001000000000ffffffff00cf9300", "dc00000dc0000000ffff00009300" }
FS one of { "0000000000000000ffff00009300", "001000000000ffffffff00c09300", "001000000000ffffffff00cf9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= CR0_0
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= CR0_0
ES != CS
ES >= FS
ES > LDT
ES > TR
CS != FS
CS > LDT
CS > TR
FS > LDT
FS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_6
EFL_4 <= CR0_0
===========================================================================
..adcl():::ENTER;condition="EFL_6==0"
II == EFL_6
A20 == CR0_0
ES == FS
ES == GS
ES one of { "001000000000ffffffff00c09300", "001000000000ffffffff00cf9300" }
CS one of { "000800000000ffffffff00c09b00", "000800000000ffffffff00cf9a00", "000800000000ffffffff00cf9b00" }
GDT one of { "0000910800000027", "000f5e8000000037" }
CR0 == 17
ES > CS
===========================================================================
..adcl():::ENTER;condition="not(EFL_6==0)"
II == EFL_4
A20 == EFL_2
A20 == EFL_6
ECX one of { -1, 0, 324 }
EDX one of { -1, 0, 4 }
EFL == 70
CCD == 0
ADDR > EIP
EAX >= EDX
===========================================================================
..adcl():::ENTER;condition="not(D_EFL_6==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
ES == SS
ES == DS
FS == GS
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
ES one of { "001000000000ffffffff00c09300", "001000000000ffffffff00cf9300", "dc00000dc0000000ffff00009300" }
FS one of { "0000000000000000ffff00009300", "001000000000ffffffff00c09300", "001000000000ffffffff00cf9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= CR0_0
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= CR0_0
ES != CS
ES >= FS
ES > LDT
ES > TR
CS != FS
CS > LDT
CS > TR
FS > LDT
FS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_6
EFL_4 <= CR0_0
===========================================================================
..adcl():::EXIT
ECX == orig(ECX)
EDX == orig(EDX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_8)
II == orig(EFL_9)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == SS
ES == DS
ES == orig(ES)
ES == orig(SS)
ES == orig(DS)
CS == orig(CS)
FS == GS
FS == orig(FS)
FS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == orig(EFL_2)
EFL_4 == orig(EFL_4)
EFL_6 == orig(EFL_6)
CR0_0 == orig(CR0_0)
(CCD == 0)  <==>  (A20 == EFL_6)
(CCD == 0)  <==>  (EFL_4 < EFL_6)
(CCD == 0)  <==>  (EFL_6 == 1)
(CCD == 0)  <==>  (EFL_6 >= CR0_0)
(CCD == 0)  <==>  (II < EFL_6)
(CCD == 0)  ==>  (A20 == EFL_2)
(CCD == 0)  ==>  (A20 > EFL_4)
(CCD == 0)  ==>  (ADDR > EIP)
(CCD == 0)  ==>  (CR0 one of { 16, 17 })
(CCD == 0)  ==>  (CR0_0 one of { 0, 1 })
(CCD == 0)  ==>  (EAX one of { -1, 64840 })
(CCD == 0)  ==>  (ECX one of { -1, 0, 324 })
(CCD == 0)  ==>  (EDX % EAX == 0)
(CCD == 0)  ==>  (EDX <= orig(EAX))
(CCD == 0)  ==>  (EDX one of { -1, 0, 4 })
(CCD == 0)  ==>  (EFL == 70)
(CCD == 0)  ==>  (EFL_2 == 1)
(CCD == 0)  ==>  (EFL_2 > EFL_4)
(CCD == 0)  ==>  (EFL_2 >= CR0_0)
(CCD == 0)  ==>  (EFL_4 == 0)
(CCD == 0)  ==>  (EIP < orig(ADDR))
(CCD == 0)  ==>  (ES one of { "001000000000ffffffff00c09300", "001000000000ffffffff00cf9300", "dc00000dc0000000ffff00009300" })
(CCD == 0)  ==>  (FS one of { "0000000000000000ffff00009300", "001000000000ffffffff00c09300", "001000000000ffffffff00cf9300" })
(CCD == 0)  ==>  (GDT one of { "0000000000000000", "0000910800000027", "000f5e8000000037" })
(CCD == 0)  ==>  (II < EFL_2)
(CCD == 0)  ==>  (II == EFL_4)
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
ES one of { "001000000000ffffffff00c09300", "001000000000ffffffff00cf9300", "dc00000dc0000000ffff00009300" }
FS one of { "0000000000000000ffff00009300", "001000000000ffffffff00c09300", "001000000000ffffffff00cf9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
ADDR > orig(ADDR)
EAX <= orig(EAX)
orig(EAX) % EAX == 0
EBX <= orig(EBX)
EIP != orig(ADDR)
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= CR0_0
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= CR0_0
ES != CS
ES >= FS
ES > LDT
ES > TR
CS != FS
CS > LDT
CS > TR
FS > LDT
FS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_6
EFL_4 <= CR0_0
===========================================================================
..adcl():::EXIT;condition="EFL_6==0"
EAX == orig(EAX)
II == EFL_6
II == orig(EFL_6)
A20 == CR0_0
A20 == orig(CR0_0)
ES == FS
ES == GS
ES == orig(FS)
ES == orig(GS)
ES one of { "001000000000ffffffff00c09300", "001000000000ffffffff00cf9300" }
CS one of { "000800000000ffffffff00c09b00", "000800000000ffffffff00cf9a00", "000800000000ffffffff00cf9b00" }
GDT one of { "0000910800000027", "000f5e8000000037" }
CR0 == 17
orig(EBX) % EBX == 0
ES > CS
===========================================================================
..adcl():::EXIT;condition="not(EFL_6==0)"
II == EFL_4
II == orig(EFL_4)
A20 == EFL_2
A20 == EFL_6
A20 == orig(EFL_2)
A20 == orig(EFL_6)
EAX one of { -1, 64840 }
ECX one of { -1, 0, 324 }
EDX one of { -1, 0, 4 }
EFL == 70
CCD == 0
ADDR > EIP
EDX % EAX == 0
EDX <= orig(EAX)
EIP < orig(ADDR)
===========================================================================
..adcl():::EXIT;condition="not(D_EFL_6==0)"
ECX == orig(ECX)
EDX == orig(EDX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_8)
II == orig(EFL_9)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == SS
ES == DS
ES == orig(ES)
ES == orig(SS)
ES == orig(DS)
CS == orig(CS)
FS == GS
FS == orig(FS)
FS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == orig(EFL_2)
EFL_4 == orig(EFL_4)
EFL_6 == orig(EFL_6)
CR0_0 == orig(CR0_0)
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
ES one of { "001000000000ffffffff00c09300", "001000000000ffffffff00cf9300", "dc00000dc0000000ffff00009300" }
FS one of { "0000000000000000ffff00009300", "001000000000ffffffff00c09300", "001000000000ffffffff00cf9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
ADDR > orig(ADDR)
EAX <= orig(EAX)
orig(EAX) % EAX == 0
EBX <= orig(EBX)
EIP != orig(ADDR)
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= CR0_0
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= CR0_0
ES != CS
ES >= FS
ES > LDT
ES > TR
CS != FS
CS > LDT
CS > TR
FS > LDT
FS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_6
EFL_4 <= CR0_0
===========================================================================
..addb():::ENTER
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SS == FS
DS == GS
EFL_2 == EFL_6
(CCD == 0)  <==>  (A20 == EFL_2)
(CCD == 0)  <==>  (EFL_2 == 1)
(CCD == 0)  ==>  (ADDR one of { 825705, 825755, 970296 })
(CCD == 0)  ==>  (CCS one of { 10, 1296912420, 1349406756 })
(CCD == 0)  ==>  (CR0 one of { 16, 17 })
(CCD == 0)  ==>  (CR0_0 one of { 0, 1 })
(CCD == 0)  ==>  (CS one of { "000800000000ffffffff00cf9b00", "c980000c9800ffffffff008f9b00" })
(CCD == 0)  ==>  (DS one of { "001000000000ffffffff00cf9300", "c980000c9800ffffffff008f9300" })
(CCD == 0)  ==>  (EAX one of { -1, 0, 16 })
(CCD == 0)  ==>  (EBX one of { 0, 62883, 62935 })
(CCD == 0)  ==>  (ECX one of { -1, 0 })
(CCD == 0)  ==>  (EDX one of { 0, 16, 65535 })
(CCD == 0)  ==>  (EFL one of { 70, 582 })
(CCD == 0)  ==>  (EFL_4 == 0)
(CCD == 0)  ==>  (EIP one of { 349, 399, 970287 })
(CCD == 0)  ==>  (ES one of { "001000000000ffffffff00cf9300", "f5a3000f5a30ffffffff008f9300", "f5d7000f5d70ffffffff008f9300" })
(CCD == 0)  ==>  (GDT one of { "0000000000000000", "000f5e8000000037" })
(CCD == 0)  ==>  (IDT one of { "00000000000003ff", "000f5ebe00000000" })
(CCD == 0)  ==>  (II == EFL_4)
(CCD == 0)  ==>  (SS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" })
CPL == 0
II == 0
A20 == 1
SS one of { "000000000000ffffffff00809300", "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_9 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR > EIP
EAX < EBX
EBX != ECX
EBX != EDX
II <= EFL_2
II <= EFL_4
II <= EFL_9
II <= CR0_0
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_9
A20 >= CR0_0
ES != CS
ES >= SS
ES >= DS
ES > LDT
ES > TR
CS != SS
CS != DS
CS > LDT
CS > TR
SS <= DS
SS > LDT
SS > TR
DS > LDT
DS > TR
LDT < TR
GDT < IDT
EFL_2 >= CR0_0
===========================================================================
..addb():::ENTER;condition="EFL_6==0"
II == EFL_2
II == EFL_6
II == CR0_0
EAX >= 0
ECX one of { 0, 40960, 4294967295L }
CS one of { "c980000c9800ffffffff00809b00", "c980000c9800ffffffff008f9b00", "f000000f0000ffffffff008f9b00" }
SS one of { "000000000000ffffffff00809300", "000000000000ffffffff008f9300" }
DS one of { "000000000000ffffffff008f9300", "c980000c9800ffffffff00809300", "c980000c9800ffffffff008f9300" }
GDT == "0000000000000000"
IDT == "00000000000003ff"
CR0 == 16
ES > SS
ES > DS
CS > SS
CS > DS
===========================================================================
..addb():::ENTER;condition="not(EFL_6==0)"
II == EFL_4
A20 == EFL_2
A20 == EFL_6
ADDR one of { 825705, 825755, 970296 }
EAX one of { -1, 0, 16 }
EBX one of { 0, 62883, 62935 }
ECX one of { -1, 0 }
EDX one of { 0, 16, 65535 }
EIP one of { 349, 399, 970287 }
EFL one of { 70, 582 }
ES one of { "001000000000ffffffff00cf9300", "f5a3000f5a30ffffffff008f9300", "f5d7000f5d70ffffffff008f9300" }
CS one of { "000800000000ffffffff00cf9b00", "c980000c9800ffffffff008f9b00" }
SS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" }
DS one of { "001000000000ffffffff00cf9300", "c980000c9800ffffffff008f9300" }
CCS one of { 10, 1296912420, 1349406756 }
CCD == 0
===========================================================================
..addb():::ENTER;condition="not(D_EFL_6==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SS == FS
DS == GS
EFL_2 == EFL_6
CPL == 0
II == 0
A20 == 1
SS one of { "000000000000ffffffff00809300", "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_9 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR > EIP
EAX < EBX
EBX != ECX
EBX != EDX
II <= EFL_2
II <= EFL_4
II <= EFL_9
II <= CR0_0
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_9
A20 >= CR0_0
ES != CS
ES >= SS
ES >= DS
ES > LDT
ES > TR
CS != SS
CS != DS
CS > LDT
CS > TR
SS <= DS
SS > LDT
SS > TR
DS > LDT
DS > TR
LDT < TR
GDT < IDT
EFL_2 >= CR0_0
===========================================================================
..addb():::EXIT
EAX == orig(EAX)
EBX == orig(EBX)
ECX == orig(ECX)
EDX == orig(EDX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_8)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == orig(ES)
CS == orig(CS)
SS == FS
SS == orig(SS)
SS == orig(FS)
DS == GS
DS == orig(DS)
DS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == EFL_6
EFL_2 == orig(EFL_2)
EFL_2 == orig(EFL_6)
EFL_4 == orig(EFL_4)
EFL_9 == orig(EFL_9)
CR0_0 == orig(CR0_0)
(CCD == 0)  <==>  (A20 == EFL_2)
(CCD == 0)  <==>  (EFL_2 == 1)
(CCD == 0)  ==>  (ADDR one of { 825707, 825757, 970299 })
(CCD == 0)  ==>  (CCS one of { 10, 1296912420, 1349406756 })
(CCD == 0)  ==>  (CR0 one of { 16, 17 })
(CCD == 0)  ==>  (CR0_0 one of { 0, 1 })
(CCD == 0)  ==>  (CS one of { "000800000000ffffffff00cf9b00", "c980000c9800ffffffff008f9b00" })
(CCD == 0)  ==>  (DS one of { "001000000000ffffffff00cf9300", "c980000c9800ffffffff008f9300" })
(CCD == 0)  ==>  (EAX one of { -1, 0, 16 })
(CCD == 0)  ==>  (EBX one of { 0, 62883, 62935 })
(CCD == 0)  ==>  (ECX one of { -1, 0 })
(CCD == 0)  ==>  (EDX one of { 0, 16, 65535 })
(CCD == 0)  ==>  (EFL one of { 70, 582 })
(CCD == 0)  ==>  (EFL_4 == 0)
(CCD == 0)  ==>  (EIP one of { 349, 399, 970287 })
(CCD == 0)  ==>  (ES one of { "001000000000ffffffff00cf9300", "f5a3000f5a30ffffffff008f9300", "f5d7000f5d70ffffffff008f9300" })
(CCD == 0)  ==>  (GDT one of { "0000000000000000", "000f5e8000000037" })
(CCD == 0)  ==>  (IDT one of { "00000000000003ff", "000f5ebe00000000" })
(CCD == 0)  ==>  (II == EFL_4)
(CCD == 0)  ==>  (SS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" })
(CCD == 0)  ==>  (orig(ADDR) one of { 825705, 825755, 970296 })
CPL == 0
II == 0
A20 == 1
SS one of { "000000000000ffffffff00809300", "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_9 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR > EIP
ADDR > orig(ADDR)
EAX < EBX
EBX != ECX
EBX != EDX
EIP < orig(ADDR)
II <= EFL_2
II <= EFL_4
II <= EFL_9
II <= CR0_0
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_9
A20 >= CR0_0
ES != CS
ES >= SS
ES >= DS
ES > LDT
ES > TR
CS != SS
CS != DS
CS > LDT
CS > TR
SS <= DS
SS > LDT
SS > TR
DS > LDT
DS > TR
LDT < TR
GDT < IDT
EFL_2 >= CR0_0
===========================================================================
..addb():::EXIT;condition="EFL_6==0"
II == EFL_2
II == EFL_6
II == CR0_0
II == orig(EFL_2)
II == orig(EFL_6)
II == orig(CR0_0)
EAX >= 0
ECX one of { 0, 40960, 4294967295L }
CS one of { "c980000c9800ffffffff00809b00", "c980000c9800ffffffff008f9b00", "f000000f0000ffffffff008f9b00" }
SS one of { "000000000000ffffffff00809300", "000000000000ffffffff008f9300" }
DS one of { "000000000000ffffffff008f9300", "c980000c9800ffffffff00809300", "c980000c9800ffffffff008f9300" }
GDT == "0000000000000000"
IDT == "00000000000003ff"
CR0 == 16
ADDR - orig(ADDR) - 2 == 0
ES > SS
ES > DS
CS > SS
CS > DS
===========================================================================
..addb():::EXIT;condition="not(EFL_6==0)"
II == EFL_4
II == orig(EFL_4)
A20 == EFL_2
A20 == EFL_6
A20 == orig(EFL_2)
A20 == orig(EFL_6)
ADDR one of { 825707, 825757, 970299 }
EAX one of { -1, 0, 16 }
EBX one of { 0, 62883, 62935 }
ECX one of { -1, 0 }
EDX one of { 0, 16, 65535 }
EIP one of { 349, 399, 970287 }
EFL one of { 70, 582 }
ES one of { "001000000000ffffffff00cf9300", "f5a3000f5a30ffffffff008f9300", "f5d7000f5d70ffffffff008f9300" }
CS one of { "000800000000ffffffff00cf9b00", "c980000c9800ffffffff008f9b00" }
SS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" }
DS one of { "001000000000ffffffff00cf9300", "c980000c9800ffffffff008f9300" }
CCS one of { 10, 1296912420, 1349406756 }
CCD == 0
===========================================================================
..addb():::EXIT;condition="not(D_EFL_6==0)"
EAX == orig(EAX)
EBX == orig(EBX)
ECX == orig(ECX)
EDX == orig(EDX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_8)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == orig(ES)
CS == orig(CS)
SS == FS
SS == orig(SS)
SS == orig(FS)
DS == GS
DS == orig(DS)
DS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == EFL_6
EFL_2 == orig(EFL_2)
EFL_2 == orig(EFL_6)
EFL_4 == orig(EFL_4)
EFL_9 == orig(EFL_9)
CR0_0 == orig(CR0_0)
CPL == 0
II == 0
A20 == 1
SS one of { "000000000000ffffffff00809300", "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_9 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR > EIP
ADDR > orig(ADDR)
EAX < EBX
EBX != ECX
EBX != EDX
EIP < orig(ADDR)
II <= EFL_2
II <= EFL_4
II <= EFL_9
II <= CR0_0
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_9
A20 >= CR0_0
ES != CS
ES >= SS
ES >= DS
ES > LDT
ES > TR
CS != SS
CS != DS
CS > LDT
CS > TR
SS <= DS
SS > LDT
SS > TR
DS > LDT
DS > TR
LDT < TR
GDT < IDT
EFL_2 >= CR0_0
===========================================================================
..addl():::ENTER
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
(EFL_6 == 0)  <==>  (A20 > EFL_6)
(EFL_6 == 0)  <==>  (EFL_4 >= EFL_6)
(EFL_6 == 0)  <==>  (EFL_6 <= EFL_9)
(EFL_6 == 0)  <==>  (II == EFL_6)
(EFL_6 == 0)  ==>  (EFL >= 2)
(EFL_6 == 0)  ==>  (EFL_2 one of { 0, 1 })
(EFL_6 == 0)  ==>  (EFL_4 one of { 0, 1 })
(EFL_6 == 0)  ==>  (EFL_6 <= CR0_0)
(EFL_6 == 0)  ==>  (EFL_9 one of { 0, 1 })
(EFL_6 == 1)  <==>  (A20 == EFL_6)
(EFL_6 == 1)  <==>  (EFL_4 < EFL_6)
(EFL_6 == 1)  <==>  (EFL_6 > EFL_9)
(EFL_6 == 1)  <==>  (II < EFL_6)
(EFL_6 == 1)  ==>  (A20 == EFL_2)
(EFL_6 == 1)  ==>  (A20 > EFL_4)
(EFL_6 == 1)  ==>  (A20 > EFL_9)
(EFL_6 == 1)  ==>  (ADDR != EIP)
(EFL_6 == 1)  ==>  (EFL == 70)
(EFL_6 == 1)  ==>  (EFL_2 == 1)
(EFL_6 == 1)  ==>  (EFL_2 > EFL_4)
(EFL_6 == 1)  ==>  (EFL_2 > EFL_9)
(EFL_6 == 1)  ==>  (EFL_2 >= CR0_0)
(EFL_6 == 1)  ==>  (EFL_4 <= CR0_0)
(EFL_6 == 1)  ==>  (EFL_4 == 0)
(EFL_6 == 1)  ==>  (EFL_6 >= CR0_0)
(EFL_6 == 1)  ==>  (EFL_9 <= CR0_0)
(EFL_6 == 1)  ==>  (EFL_9 == 0)
(EFL_6 == 1)  ==>  (ES >= GS)
(EFL_6 == 1)  ==>  (FS == GS)
(EFL_6 == 1)  ==>  (II < EFL_2)
(EFL_6 == 1)  ==>  (II == EFL_4)
(EFL_6 == 1)  ==>  (II == EFL_9)
(EFL_6 == 1)  ==>  (SS == DS)
(EFL_6 == 1)  ==>  (SS >= GS)
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
CR0_0 one of { 0, 1 }
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= EFL_9
II <= CR0_0
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= CR0_0
ES != CS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != DS
CS != FS
CS != GS
CS > LDT
CS > TR
SS <= DS
SS >= FS
SS > LDT
SS > TR
DS >= FS
DS >= GS
DS > LDT
DS > TR
FS > LDT
FS > TR
GS > LDT
GS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_6
===========================================================================
..addl():::ENTER;condition="EFL_6==0"
II == EFL_6
===========================================================================
..addl():::ENTER;condition="not(EFL_6==0)"
II == EFL_4
II == EFL_9
A20 == EFL_2
A20 == EFL_6
SS == DS
FS == GS
EFL == 70
ADDR != EIP
===========================================================================
..addl():::ENTER;condition="not(D_EFL_6==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
CR0_0 one of { 0, 1 }
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= EFL_9
II <= CR0_0
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= CR0_0
ES != CS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != DS
CS != FS
CS != GS
CS > LDT
CS > TR
SS <= DS
SS >= FS
SS > LDT
SS > TR
DS >= FS
DS >= GS
DS > LDT
DS > TR
FS > LDT
FS > TR
GS > LDT
GS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_6
===========================================================================
..addl():::EXIT
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_8)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == orig(ES)
CS == orig(CS)
SS == orig(SS)
DS == orig(DS)
FS == orig(FS)
GS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == orig(EFL_2)
EFL_4 == orig(EFL_4)
EFL_6 == orig(EFL_6)
EFL_9 == orig(EFL_9)
CR0_0 == orig(CR0_0)
(EFL_6 == 0)  <==>  (A20 > EFL_6)
(EFL_6 == 0)  <==>  (EFL_4 >= EFL_6)
(EFL_6 == 0)  <==>  (EFL_6 <= EFL_9)
(EFL_6 == 0)  <==>  (II == EFL_6)
(EFL_6 == 0)  ==>  (EFL >= 2)
(EFL_6 == 0)  ==>  (EFL_2 one of { 0, 1 })
(EFL_6 == 0)  ==>  (EFL_4 one of { 0, 1 })
(EFL_6 == 0)  ==>  (EFL_6 <= CR0_0)
(EFL_6 == 0)  ==>  (EFL_9 one of { 0, 1 })
(EFL_6 == 1)  <==>  (A20 == EFL_6)
(EFL_6 == 1)  <==>  (EFL_4 < EFL_6)
(EFL_6 == 1)  <==>  (EFL_6 > EFL_9)
(EFL_6 == 1)  <==>  (II < EFL_6)
(EFL_6 == 1)  ==>  (A20 == EFL_2)
(EFL_6 == 1)  ==>  (A20 > EFL_4)
(EFL_6 == 1)  ==>  (A20 > EFL_9)
(EFL_6 == 1)  ==>  (EFL == 70)
(EFL_6 == 1)  ==>  (EFL_2 == 1)
(EFL_6 == 1)  ==>  (EFL_2 > EFL_4)
(EFL_6 == 1)  ==>  (EFL_2 > EFL_9)
(EFL_6 == 1)  ==>  (EFL_2 >= CR0_0)
(EFL_6 == 1)  ==>  (EFL_4 <= CR0_0)
(EFL_6 == 1)  ==>  (EFL_4 == 0)
(EFL_6 == 1)  ==>  (EFL_6 >= CR0_0)
(EFL_6 == 1)  ==>  (EFL_9 <= CR0_0)
(EFL_6 == 1)  ==>  (EFL_9 == 0)
(EFL_6 == 1)  ==>  (EIP != orig(ADDR))
(EFL_6 == 1)  ==>  (ES >= GS)
(EFL_6 == 1)  ==>  (FS == GS)
(EFL_6 == 1)  ==>  (II < EFL_2)
(EFL_6 == 1)  ==>  (II == EFL_4)
(EFL_6 == 1)  ==>  (II == EFL_9)
(EFL_6 == 1)  ==>  (SS == DS)
(EFL_6 == 1)  ==>  (SS >= GS)
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
ADDR > orig(ADDR)
EAX <= orig(EAX)
EBX <= orig(EBX)
ECX <= orig(ECX)
EDX <= orig(EDX)
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= EFL_9
II <= CR0_0
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= CR0_0
ES != CS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != DS
CS != FS
CS != GS
CS > LDT
CS > TR
SS <= DS
SS >= FS
SS > LDT
SS > TR
DS >= FS
DS >= GS
DS > LDT
DS > TR
FS > LDT
FS > TR
GS > LDT
GS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_6
===========================================================================
..addl():::EXIT;condition="EFL_6==0"
II == EFL_6
II == orig(EFL_6)
===========================================================================
..addl():::EXIT;condition="not(EFL_6==0)"
II == EFL_4
II == EFL_9
II == orig(EFL_4)
II == orig(EFL_9)
A20 == EFL_2
A20 == EFL_6
A20 == orig(EFL_2)
A20 == orig(EFL_6)
SS == DS
SS == orig(DS)
FS == GS
FS == orig(GS)
EFL == 70
EIP != orig(ADDR)
===========================================================================
..addl():::EXIT;condition="not(D_EFL_6==0)"
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_8)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == orig(ES)
CS == orig(CS)
SS == orig(SS)
DS == orig(DS)
FS == orig(FS)
GS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == orig(EFL_2)
EFL_4 == orig(EFL_4)
EFL_6 == orig(EFL_6)
EFL_9 == orig(EFL_9)
CR0_0 == orig(CR0_0)
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
ADDR > orig(ADDR)
EAX <= orig(EAX)
EBX <= orig(EBX)
ECX <= orig(ECX)
EDX <= orig(EDX)
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= EFL_9
II <= CR0_0
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= CR0_0
ES != CS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != DS
CS != FS
CS != GS
CS > LDT
CS > TR
SS <= DS
SS >= FS
SS > LDT
SS > TR
DS >= FS
DS >= GS
DS > LDT
DS > TR
FS > LDT
FS > TR
GS > LDT
GS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_6
===========================================================================
..addw():::ENTER
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_4
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_0
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SS == FS
DS == GS
(EDX one of { 0, 13 })  <==>  (CCD one of { 0, 819, 26284 })
(EDX one of { 0, 13 })  <==>  (CCS one of { 0, 4, 133 })
(EDX one of { 0, 13 })  <==>  (EFL one of { 135, 514, 518 })
(EDX one of { 0, 13 })  <==>  (EFL_6 == 0)
(EDX one of { 0, 13 })  <==>  (II == EFL_6)
(EDX one of { 0, 13 })  ==>  (CS one of { "c000000c0000ffffffff008f9b00", "c980000c9800ffffffff008f9b00", "f000000f0000ffffffff00809b00" })
(EDX one of { 0, 13 })  ==>  (DS one of { "000000000000ffffffff008f9300", "c980000c9800ffffffff00809300", "c980000c9800ffffffff008f9300" })
(EDX one of { 0, 13 })  ==>  (EAX one of { 0, 3661, 26284 })
(EDX one of { 0, 13 })  ==>  (EBX one of { -1, 7, 414060544 })
(EDX one of { 0, 13 })  ==>  (ECX one of { -1, 4352 })
(EDX one of { 0, 13 })  ==>  (EFL_2 one of { 0, 1 })
(EDX one of { 0, 13 })  ==>  (EFL_9 one of { 0, 1 })
(EDX one of { 0, 13 })  ==>  (EIP one of { 1274, 14796, 53563 })
(EDX one of { 0, 13 })  ==>  (ES one of { "c000000c0000ffffffff008f9300", "f5a3000f5a30ffffffff00809300", "f5a3000f5a30ffffffff008f9300" })
(EDX one of { 0, 13 })  ==>  (SS one of { "000000000000ffffffff00809300", "000000000000ffffffff008f9300" })
(EDX one of { 128, 2041 })  <==>  (A20 == EFL_6)
(EDX one of { 128, 2041 })  <==>  (CCD one of { 2041, 64920 })
(EDX one of { 128, 2041 })  <==>  (CCS == 68)
(EDX one of { 128, 2041 })  <==>  (EFL == 582)
(EDX one of { 128, 2041 })  <==>  (EFL_6 == 1)
(EDX one of { 128, 2041 })  ==>  (A20 == EFL_2)
(EDX one of { 128, 2041 })  ==>  (A20 == EFL_9)
(EDX one of { 128, 2041 })  ==>  (ADDR one of { 32952, 826093 })
(EDX one of { 128, 2041 })  ==>  (CS one of { "0000000000000000ffff00009b00", "f000000f0000ffffffff00809b00" })
(EDX one of { 128, 2041 })  ==>  (DS one of { "0000000000000000ffff00009300", "c980000c9800ffffffff00809300" })
(EDX one of { 128, 2041 })  ==>  (EAX one of { 0, 5296 })
(EDX one of { 128, 2041 })  ==>  (EBX one of { 128, 414060544 })
(EDX one of { 128, 2041 })  ==>  (ECX one of { 4352, 6578533 })
(EDX one of { 128, 2041 })  ==>  (EFL_2 == 1)
(EDX one of { 128, 2041 })  ==>  (EFL_9 == 1)
(EDX one of { 128, 2041 })  ==>  (EIP one of { 32854, 53563 })
(EDX one of { 128, 2041 })  ==>  (ES one of { "0800000080000000ffff00009300", "f5a3000f5a30ffffffff00809300" })
(EDX one of { 128, 2041 })  ==>  (SS one of { "0000000000000000ffff00009300", "000000000000ffffffff00809300" })
ECX one of { -1, 4352, 6578533 }
EDX >= 0
CPL == 0
II == 0
A20 == 1
SS one of { "0000000000000000ffff00009300", "000000000000ffffffff00809300", "000000000000ffffffff008f9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "0000000000000000"
IDT == "00000000000003ff"
CR0 == 16
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
===========================================================================
..addw():::ENTER;condition="EFL_6==0"
II == EFL_6
EAX one of { 0, 3661, 26284 }
EBX one of { -1, 7, 414060544 }
ECX one of { -1, 4352 }
EDX one of { 0, 13 }
EIP one of { 1274, 14796, 53563 }
EFL one of { 135, 514, 518 }
ES one of { "c000000c0000ffffffff008f9300", "f5a3000f5a30ffffffff00809300", "f5a3000f5a30ffffffff008f9300" }
CS one of { "c000000c0000ffffffff008f9b00", "c980000c9800ffffffff008f9b00", "f000000f0000ffffffff00809b00" }
SS one of { "000000000000ffffffff00809300", "000000000000ffffffff008f9300" }
DS one of { "000000000000ffffffff008f9300", "c980000c9800ffffffff00809300", "c980000c9800ffffffff008f9300" }
CCS one of { 0, 4, 133 }
CCD one of { 0, 819, 26284 }
===========================================================================
..addw():::ENTER;condition="not(EFL_6==0)"
A20 == EFL_2
A20 == EFL_6
A20 == EFL_9
ADDR one of { 32952, 826093 }
EAX one of { 0, 5296 }
EBX one of { 128, 414060544 }
ECX one of { 4352, 6578533 }
EDX one of { 128, 2041 }
EIP one of { 32854, 53563 }
EFL == 582
ES one of { "0800000080000000ffff00009300", "f5a3000f5a30ffffffff00809300" }
CS one of { "0000000000000000ffff00009b00", "f000000f0000ffffffff00809b00" }
SS one of { "0000000000000000ffff00009300", "000000000000ffffffff00809300" }
DS one of { "0000000000000000ffff00009300", "c980000c9800ffffffff00809300" }
CCS == 68
CCD one of { 2041, 64920 }
===========================================================================
..addw():::ENTER;condition="not(D_EFL_6==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_4
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_0
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SS == FS
DS == GS
ECX one of { -1, 4352, 6578533 }
EDX >= 0
CPL == 0
II == 0
A20 == 1
SS one of { "0000000000000000ffff00009300", "000000000000ffffffff00809300", "000000000000ffffffff008f9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "0000000000000000"
IDT == "00000000000003ff"
CR0 == 16
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
===========================================================================
..addw():::EXIT
EAX == orig(EAX)
EBX == orig(EBX)
ECX == orig(ECX)
EDX == orig(EDX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_4
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_0
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_4)
II == orig(EFL_8)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_0)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == orig(ES)
CS == orig(CS)
SS == FS
SS == orig(SS)
SS == orig(FS)
DS == GS
DS == orig(DS)
DS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == orig(EFL_2)
EFL_6 == orig(EFL_6)
EFL_9 == orig(EFL_9)
(EDX one of { 0, 13 })  <==>  (CCD one of { 0, 819, 26284 })
(EDX one of { 0, 13 })  <==>  (CCS one of { 0, 4, 133 })
(EDX one of { 0, 13 })  <==>  (EFL one of { 135, 514, 518 })
(EDX one of { 0, 13 })  <==>  (EFL_6 == 0)
(EDX one of { 0, 13 })  <==>  (II == EFL_6)
(EDX one of { 0, 13 })  ==>  (CS one of { "c000000c0000ffffffff008f9b00", "c980000c9800ffffffff008f9b00", "f000000f0000ffffffff00809b00" })
(EDX one of { 0, 13 })  ==>  (DS one of { "000000000000ffffffff008f9300", "c980000c9800ffffffff00809300", "c980000c9800ffffffff008f9300" })
(EDX one of { 0, 13 })  ==>  (EAX one of { 0, 3661, 26284 })
(EDX one of { 0, 13 })  ==>  (EBX one of { -1, 7, 414060544 })
(EDX one of { 0, 13 })  ==>  (ECX one of { -1, 4352 })
(EDX one of { 0, 13 })  ==>  (EFL_2 one of { 0, 1 })
(EDX one of { 0, 13 })  ==>  (EFL_9 one of { 0, 1 })
(EDX one of { 0, 13 })  ==>  (EIP one of { 1274, 14796, 53563 })
(EDX one of { 0, 13 })  ==>  (ES one of { "c000000c0000ffffffff008f9300", "f5a3000f5a30ffffffff00809300", "f5a3000f5a30ffffffff008f9300" })
(EDX one of { 0, 13 })  ==>  (SS one of { "000000000000ffffffff00809300", "000000000000ffffffff008f9300" })
(EDX one of { 128, 2041 })  <==>  (A20 == EFL_6)
(EDX one of { 128, 2041 })  <==>  (CCD one of { 2041, 64920 })
(EDX one of { 128, 2041 })  <==>  (CCS == 68)
(EDX one of { 128, 2041 })  <==>  (EFL == 582)
(EDX one of { 128, 2041 })  <==>  (EFL_6 == 1)
(EDX one of { 128, 2041 })  ==>  (A20 == EFL_2)
(EDX one of { 128, 2041 })  ==>  (A20 == EFL_9)
(EDX one of { 128, 2041 })  ==>  (ADDR one of { 32955, 826096 })
(EDX one of { 128, 2041 })  ==>  (CS one of { "0000000000000000ffff00009b00", "f000000f0000ffffffff00809b00" })
(EDX one of { 128, 2041 })  ==>  (DS one of { "0000000000000000ffff00009300", "c980000c9800ffffffff00809300" })
(EDX one of { 128, 2041 })  ==>  (EAX one of { 0, 5296 })
(EDX one of { 128, 2041 })  ==>  (EBX one of { 128, 414060544 })
(EDX one of { 128, 2041 })  ==>  (ECX one of { 4352, 6578533 })
(EDX one of { 128, 2041 })  ==>  (EFL_2 == 1)
(EDX one of { 128, 2041 })  ==>  (EFL_9 == 1)
(EDX one of { 128, 2041 })  ==>  (EIP one of { 32854, 53563 })
(EDX one of { 128, 2041 })  ==>  (ES one of { "0800000080000000ffff00009300", "f5a3000f5a30ffffffff00809300" })
(EDX one of { 128, 2041 })  ==>  (SS one of { "0000000000000000ffff00009300", "000000000000ffffffff00809300" })
(EDX one of { 128, 2041 })  ==>  (orig(ADDR) one of { 32952, 826093 })
ECX one of { -1, 4352, 6578533 }
EDX >= 0
CPL == 0
II == 0
A20 == 1
SS one of { "0000000000000000ffff00009300", "000000000000ffffffff00809300", "000000000000ffffffff008f9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "0000000000000000"
IDT == "00000000000003ff"
CR0 == 16
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
===========================================================================
..addw():::EXIT;condition="EFL_6==0"
II == EFL_6
II == orig(EFL_6)
EAX one of { 0, 3661, 26284 }
EBX one of { -1, 7, 414060544 }
ECX one of { -1, 4352 }
EDX one of { 0, 13 }
EIP one of { 1274, 14796, 53563 }
EFL one of { 135, 514, 518 }
ES one of { "c000000c0000ffffffff008f9300", "f5a3000f5a30ffffffff00809300", "f5a3000f5a30ffffffff008f9300" }
CS one of { "c000000c0000ffffffff008f9b00", "c980000c9800ffffffff008f9b00", "f000000f0000ffffffff00809b00" }
SS one of { "000000000000ffffffff00809300", "000000000000ffffffff008f9300" }
DS one of { "000000000000ffffffff008f9300", "c980000c9800ffffffff00809300", "c980000c9800ffffffff008f9300" }
CCS one of { 0, 4, 133 }
CCD one of { 0, 819, 26284 }
===========================================================================
..addw():::EXIT;condition="not(EFL_6==0)"
A20 == EFL_2
A20 == EFL_6
A20 == EFL_9
A20 == orig(EFL_2)
A20 == orig(EFL_6)
A20 == orig(EFL_9)
ADDR one of { 32955, 826096 }
EAX one of { 0, 5296 }
EBX one of { 128, 414060544 }
ECX one of { 4352, 6578533 }
EDX one of { 128, 2041 }
EIP one of { 32854, 53563 }
EFL == 582
ES one of { "0800000080000000ffff00009300", "f5a3000f5a30ffffffff00809300" }
CS one of { "0000000000000000ffff00009b00", "f000000f0000ffffffff00809b00" }
SS one of { "0000000000000000ffff00009300", "000000000000ffffffff00809300" }
DS one of { "0000000000000000ffff00009300", "c980000c9800ffffffff00809300" }
CCS == 68
CCD one of { 2041, 64920 }
===========================================================================
..addw():::EXIT;condition="not(D_EFL_6==0)"
EAX == orig(EAX)
EBX == orig(EBX)
ECX == orig(ECX)
EDX == orig(EDX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_4
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_0
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_4)
II == orig(EFL_8)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_0)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == orig(ES)
CS == orig(CS)
SS == FS
SS == orig(SS)
SS == orig(FS)
DS == GS
DS == orig(DS)
DS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == orig(EFL_2)
EFL_6 == orig(EFL_6)
EFL_9 == orig(EFL_9)
ECX one of { -1, 4352, 6578533 }
EDX >= 0
CPL == 0
II == 0
A20 == 1
SS one of { "0000000000000000ffff00009300", "000000000000ffffffff00809300", "000000000000ffffffff008f9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "0000000000000000"
IDT == "00000000000003ff"
CR0 == 16
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
===========================================================================
..andb():::ENTER
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
(EFL_6 == 0)  <==>  (II == EFL_6)
(EFL_6 == 0)  ==>  (CS one of { "000800000000ffffffff00cf9a00", "000800000000ffffffff00cf9b00", "c980000c9800ffffffff008f9b00" })
(EFL_6 == 0)  ==>  (DS one of { "001000000000ffffffff00cf9300", "c980000c9800ffffffff008f9300" })
(EFL_6 == 0)  ==>  (ECX >= 0)
(EFL_6 == 0)  ==>  (EDX one of { -1, 65535, 397057 })
(EFL_6 == 0)  ==>  (EFL_2 one of { 0, 1 })
(EFL_6 == 0)  ==>  (EFL_4 one of { 0, 1 })
(EFL_6 == 0)  ==>  (EFL_9 one of { 0, 1 })
(EFL_6 == 0)  ==>  (ES one of { "001000000000ffffffff00cf9300", "f000000f0000ffffffff008f9300" })
(EFL_6 == 0)  ==>  (FS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" })
(EFL_6 == 0)  ==>  (GS one of { "001000000000ffffffff00cf9300", "ffff000ffff0ffffffff008f9300" })
(EFL_6 == 0)  ==>  (SS == FS)
(EFL_6 == 0)  ==>  (SS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" })
(EFL_6 == 1)  <==>  (A20 == EFL_6)
(EFL_6 == 1)  ==>  (A20 == EFL_2)
(EFL_6 == 1)  ==>  (CCD one of { 0, 256 })
(EFL_6 == 1)  ==>  (CCS one of { 0, 16 })
(EFL_6 == 1)  ==>  (CS one of { "000800000000ffffffff00cf9b00", "c000000c00000000ffff00009e00", "f000000f00000000ffff00009b00" })
(EFL_6 == 1)  ==>  (DS one of { "001000000000ffffffff00cf9300", "dc00000dc0000000ffff00009300", "eb34000eb3400000ffff00009300" })
(EFL_6 == 1)  ==>  (EAX one of { -1, 133866432 })
(EFL_6 == 1)  ==>  (EBX one of { -1, 0 })
(EFL_6 == 1)  ==>  (ECX one of { -1, 0, 1543 })
(EFL_6 == 1)  ==>  (EDX one of { -1, 0, 133955188 })
(EFL_6 == 1)  ==>  (EFL == 70)
(EFL_6 == 1)  ==>  (EFL_2 == 1)
(EFL_6 == 1)  ==>  (EFL_4 == 0)
(EFL_6 == 1)  ==>  (EFL_9 == 0)
(EFL_6 == 1)  ==>  (ES one of { "0000000000000000ffff00009300", "001000000000ffffffff00cf9300", "dc00000dc0000000ffff00009300" })
(EFL_6 == 1)  ==>  (FS == GS)
(EFL_6 == 1)  ==>  (FS one of { "0000000000000000ffff00009300", "001000000000ffffffff00cf9300" })
(EFL_6 == 1)  ==>  (GS one of { "0000000000000000ffff00009300", "001000000000ffffffff00cf9300" })
(EFL_6 == 1)  ==>  (II == EFL_4)
(EFL_6 == 1)  ==>  (II == EFL_9)
(EFL_6 == 1)  ==>  (SS == DS)
(EFL_6 == 1)  ==>  (SS one of { "001000000000ffffffff00cf9300", "dc00000dc0000000ffff00009300", "eb34000eb3400000ffff00009300" })
EAX >= -1
EBX >= -1
EDX >= -1
CPL == 0
II == 0
A20 == 1
FS one of { "0000000000000000ffff00009300", "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" }
GS one of { "0000000000000000ffff00009300", "001000000000ffffffff00cf9300", "ffff000ffff0ffffffff008f9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR > EIP
ECX % EAX == 0
EAX <= EDX
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= EFL_9
II <= CR0_0
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= CR0_0
ES != CS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != DS
CS != FS
CS != GS
CS > LDT
CS > TR
SS <= DS
SS >= FS
SS > LDT
SS > TR
DS >= FS
DS > LDT
DS > TR
FS <= GS
FS > LDT
FS > TR
GS > LDT
GS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_6
EFL_4 <= EFL_9
===========================================================================
..andb():::ENTER;condition="EFL_6==0"
II == EFL_6
SS == FS
ECX >= 0
EDX one of { -1, 65535, 397057 }
ES one of { "001000000000ffffffff00cf9300", "f000000f0000ffffffff008f9300" }
CS one of { "000800000000ffffffff00cf9a00", "000800000000ffffffff00cf9b00", "c980000c9800ffffffff008f9b00" }
SS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" }
DS one of { "001000000000ffffffff00cf9300", "c980000c9800ffffffff008f9300" }
GS one of { "001000000000ffffffff00cf9300", "ffff000ffff0ffffffff008f9300" }
===========================================================================
..andb():::ENTER;condition="not(EFL_6==0)"
II == EFL_4
II == EFL_9
A20 == EFL_2
A20 == EFL_6
SS == DS
FS == GS
EAX one of { -1, 133866432 }
EBX one of { -1, 0 }
ECX one of { -1, 0, 1543 }
EDX one of { -1, 0, 133955188 }
EFL == 70
ES one of { "0000000000000000ffff00009300", "001000000000ffffffff00cf9300", "dc00000dc0000000ffff00009300" }
CS one of { "000800000000ffffffff00cf9b00", "c000000c00000000ffff00009e00", "f000000f00000000ffff00009b00" }
SS one of { "001000000000ffffffff00cf9300", "dc00000dc0000000ffff00009300", "eb34000eb3400000ffff00009300" }
FS one of { "0000000000000000ffff00009300", "001000000000ffffffff00cf9300" }
CCS one of { 0, 16 }
CCD one of { 0, 256 }
===========================================================================
..andb():::ENTER;condition="not(D_EFL_6==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
EAX >= -1
EBX >= -1
EDX >= -1
CPL == 0
II == 0
A20 == 1
FS one of { "0000000000000000ffff00009300", "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" }
GS one of { "0000000000000000ffff00009300", "001000000000ffffffff00cf9300", "ffff000ffff0ffffffff008f9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR > EIP
ECX % EAX == 0
EAX <= EDX
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= EFL_9
II <= CR0_0
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= CR0_0
ES != CS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != DS
CS != FS
CS != GS
CS > LDT
CS > TR
SS <= DS
SS >= FS
SS > LDT
SS > TR
DS >= FS
DS > LDT
DS > TR
FS <= GS
FS > LDT
FS > TR
GS > LDT
GS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_6
EFL_4 <= EFL_9
===========================================================================
..andb():::EXIT
EAX == orig(EAX)
EBX == orig(EBX)
ECX == orig(ECX)
EDX == orig(EDX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_8)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == orig(ES)
CS == orig(CS)
SS == orig(SS)
DS == orig(DS)
FS == orig(FS)
GS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == orig(EFL_2)
EFL_4 == orig(EFL_4)
EFL_6 == orig(EFL_6)
EFL_9 == orig(EFL_9)
CR0_0 == orig(CR0_0)
(EFL_6 == 0)  <==>  (II == EFL_6)
(EFL_6 == 0)  ==>  (CS one of { "000800000000ffffffff00cf9a00", "000800000000ffffffff00cf9b00", "c980000c9800ffffffff008f9b00" })
(EFL_6 == 0)  ==>  (DS one of { "001000000000ffffffff00cf9300", "c980000c9800ffffffff008f9300" })
(EFL_6 == 0)  ==>  (ECX >= 0)
(EFL_6 == 0)  ==>  (EDX one of { -1, 65535, 397057 })
(EFL_6 == 0)  ==>  (EFL_2 one of { 0, 1 })
(EFL_6 == 0)  ==>  (EFL_4 one of { 0, 1 })
(EFL_6 == 0)  ==>  (EFL_9 one of { 0, 1 })
(EFL_6 == 0)  ==>  (ES one of { "001000000000ffffffff00cf9300", "f000000f0000ffffffff008f9300" })
(EFL_6 == 0)  ==>  (FS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" })
(EFL_6 == 0)  ==>  (GS one of { "001000000000ffffffff00cf9300", "ffff000ffff0ffffffff008f9300" })
(EFL_6 == 0)  ==>  (SS == FS)
(EFL_6 == 0)  ==>  (SS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" })
(EFL_6 == 1)  <==>  (A20 == EFL_6)
(EFL_6 == 1)  ==>  (A20 == EFL_2)
(EFL_6 == 1)  ==>  (CCD one of { 0, 256 })
(EFL_6 == 1)  ==>  (CCS one of { 0, 16 })
(EFL_6 == 1)  ==>  (CS one of { "000800000000ffffffff00cf9b00", "c000000c00000000ffff00009e00", "f000000f00000000ffff00009b00" })
(EFL_6 == 1)  ==>  (DS one of { "001000000000ffffffff00cf9300", "dc00000dc0000000ffff00009300", "eb34000eb3400000ffff00009300" })
(EFL_6 == 1)  ==>  (EAX one of { -1, 133866432 })
(EFL_6 == 1)  ==>  (EBX one of { -1, 0 })
(EFL_6 == 1)  ==>  (ECX one of { -1, 0, 1543 })
(EFL_6 == 1)  ==>  (EDX one of { -1, 0, 133955188 })
(EFL_6 == 1)  ==>  (EFL == 70)
(EFL_6 == 1)  ==>  (EFL_2 == 1)
(EFL_6 == 1)  ==>  (EFL_4 == 0)
(EFL_6 == 1)  ==>  (EFL_9 == 0)
(EFL_6 == 1)  ==>  (ES one of { "0000000000000000ffff00009300", "001000000000ffffffff00cf9300", "dc00000dc0000000ffff00009300" })
(EFL_6 == 1)  ==>  (FS == GS)
(EFL_6 == 1)  ==>  (FS one of { "0000000000000000ffff00009300", "001000000000ffffffff00cf9300" })
(EFL_6 == 1)  ==>  (GS one of { "0000000000000000ffff00009300", "001000000000ffffffff00cf9300" })
(EFL_6 == 1)  ==>  (II == EFL_4)
(EFL_6 == 1)  ==>  (II == EFL_9)
(EFL_6 == 1)  ==>  (SS == DS)
(EFL_6 == 1)  ==>  (SS one of { "001000000000ffffffff00cf9300", "dc00000dc0000000ffff00009300", "eb34000eb3400000ffff00009300" })
EAX >= -1
EBX >= -1
EDX >= -1
CPL == 0
II == 0
A20 == 1
FS one of { "0000000000000000ffff00009300", "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" }
GS one of { "0000000000000000ffff00009300", "001000000000ffffffff00cf9300", "ffff000ffff0ffffffff008f9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR > EIP
ADDR > orig(ADDR)
ECX % EAX == 0
EAX <= EDX
EIP < orig(ADDR)
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= EFL_9
II <= CR0_0
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= CR0_0
ES != CS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != DS
CS != FS
CS != GS
CS > LDT
CS > TR
SS <= DS
SS >= FS
SS > LDT
SS > TR
DS >= FS
DS > LDT
DS > TR
FS <= GS
FS > LDT
FS > TR
GS > LDT
GS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_6
EFL_4 <= EFL_9
===========================================================================
..andb():::EXIT;condition="EFL_6==0"
II == EFL_6
II == orig(EFL_6)
SS == FS
SS == orig(FS)
ECX >= 0
EDX one of { -1, 65535, 397057 }
ES one of { "001000000000ffffffff00cf9300", "f000000f0000ffffffff008f9300" }
CS one of { "000800000000ffffffff00cf9a00", "000800000000ffffffff00cf9b00", "c980000c9800ffffffff008f9b00" }
SS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" }
DS one of { "001000000000ffffffff00cf9300", "c980000c9800ffffffff008f9300" }
GS one of { "001000000000ffffffff00cf9300", "ffff000ffff0ffffffff008f9300" }
===========================================================================
..andb():::EXIT;condition="not(EFL_6==0)"
II == EFL_4
II == EFL_9
II == orig(EFL_4)
II == orig(EFL_9)
A20 == EFL_2
A20 == EFL_6
A20 == orig(EFL_2)
A20 == orig(EFL_6)
SS == DS
SS == orig(DS)
FS == GS
FS == orig(GS)
EAX one of { -1, 133866432 }
EBX one of { -1, 0 }
ECX one of { -1, 0, 1543 }
EDX one of { -1, 0, 133955188 }
EFL == 70
ES one of { "0000000000000000ffff00009300", "001000000000ffffffff00cf9300", "dc00000dc0000000ffff00009300" }
CS one of { "000800000000ffffffff00cf9b00", "c000000c00000000ffff00009e00", "f000000f00000000ffff00009b00" }
SS one of { "001000000000ffffffff00cf9300", "dc00000dc0000000ffff00009300", "eb34000eb3400000ffff00009300" }
FS one of { "0000000000000000ffff00009300", "001000000000ffffffff00cf9300" }
CCS one of { 0, 16 }
CCD one of { 0, 256 }
===========================================================================
..andb():::EXIT;condition="not(D_EFL_6==0)"
EAX == orig(EAX)
EBX == orig(EBX)
ECX == orig(ECX)
EDX == orig(EDX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_8)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == orig(ES)
CS == orig(CS)
SS == orig(SS)
DS == orig(DS)
FS == orig(FS)
GS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == orig(EFL_2)
EFL_4 == orig(EFL_4)
EFL_6 == orig(EFL_6)
EFL_9 == orig(EFL_9)
CR0_0 == orig(CR0_0)
EAX >= -1
EBX >= -1
EDX >= -1
CPL == 0
II == 0
A20 == 1
FS one of { "0000000000000000ffff00009300", "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" }
GS one of { "0000000000000000ffff00009300", "001000000000ffffffff00cf9300", "ffff000ffff0ffffffff008f9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR > EIP
ADDR > orig(ADDR)
ECX % EAX == 0
EAX <= EDX
EIP < orig(ADDR)
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= EFL_9
II <= CR0_0
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= CR0_0
ES != CS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != DS
CS != FS
CS != GS
CS > LDT
CS > TR
SS <= DS
SS >= FS
SS > LDT
SS > TR
DS >= FS
DS > LDT
DS > TR
FS <= GS
FS > LDT
FS > TR
GS > LDT
GS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_6
EFL_4 <= EFL_9
===========================================================================
..andl():::ENTER
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
HLT == EFL_8
HLT == EFL_11
HLT == EFL_13
HLT == CR0_1
HLT == CR0_2
HLT == CR0_3
HLT == CR0_5
HLT == CR0_7
HLT == CR0_18
HLT == CR0_20
HLT == CR4_6
HLT == CR4_8
HLT == CR4_9
HLT == CR4_11
HLT == CR4_12
(EFL_6 == 0)  <==>  (A20 > EFL_6)
(EFL_6 == 0)  <==>  (EFL_4 >= EFL_6)
(EFL_6 == 0)  <==>  (EFL_6 <= EFL_9)
(EFL_6 == 0)  <==>  (HLT == EFL_6)
(EFL_6 == 0)  <==>  (II >= EFL_6)
(EFL_6 == 0)  ==>  (CCD >= 1)
(EFL_6 == 0)  ==>  (CR0 one of { 16, 17 })
(EFL_6 == 0)  ==>  (EFL >= 2)
(EFL_6 == 0)  ==>  (EFL_2 one of { 0, 1 })
(EFL_6 == 0)  ==>  (EFL_4 one of { 0, 1 })
(EFL_6 == 0)  ==>  (EFL_6 <= CR0_0)
(EFL_6 == 0)  ==>  (EFL_9 one of { 0, 1 })
(EFL_6 == 0)  ==>  (FS <= GS)
(EFL_6 == 0)  ==>  (GDT != IDT)
(EFL_6 == 0)  ==>  (GDT one of { "0000000000000000", "0000910800000027", "000f5e8000000037" })
(EFL_6 == 0)  ==>  (IDT one of { "00000000000003ff", "000f5ebe00000000" })
(EFL_6 == 0)  ==>  (II one of { 0, 1 })
(EFL_6 == 0)  ==>  (SMM >= EFL_6)
(EFL_6 == 1)  <==>  (A20 == EFL_6)
(EFL_6 == 1)  <==>  (EFL_4 < EFL_6)
(EFL_6 == 1)  <==>  (EFL_6 > EFL_9)
(EFL_6 == 1)  <==>  (HLT < EFL_6)
(EFL_6 == 1)  <==>  (II < EFL_6)
(EFL_6 == 1)  ==>  (A20 == EFL_2)
(EFL_6 == 1)  ==>  (A20 > EFL_4)
(EFL_6 == 1)  ==>  (A20 > EFL_9)
(EFL_6 == 1)  ==>  (CR0 one of { 16, 17, 1610612752 })
(EFL_6 == 1)  ==>  (EFL one of { 70, 71 })
(EFL_6 == 1)  ==>  (EFL_2 == 1)
(EFL_6 == 1)  ==>  (EFL_2 > EFL_4)
(EFL_6 == 1)  ==>  (EFL_2 > EFL_9)
(EFL_6 == 1)  ==>  (EFL_2 >= CR0_0)
(EFL_6 == 1)  ==>  (EFL_4 <= CR0_0)
(EFL_6 == 1)  ==>  (EFL_4 == 0)
(EFL_6 == 1)  ==>  (EFL_6 >= CR0_0)
(EFL_6 == 1)  ==>  (EFL_9 <= CR0_0)
(EFL_6 == 1)  ==>  (EFL_9 == 0)
(EFL_6 == 1)  ==>  (ES >= GS)
(EFL_6 == 1)  ==>  (FS >= GS)
(EFL_6 == 1)  ==>  (HLT < EFL_2)
(EFL_6 == 1)  ==>  (IDT one of { "00000000000003ff", "000000000000ffff", "000f5ebe00000000" })
(EFL_6 == 1)  ==>  (II < A20)
(EFL_6 == 1)  ==>  (II < EFL_2)
(EFL_6 == 1)  ==>  (II <= SMM)
(EFL_6 == 1)  ==>  (II == 0)
(EFL_6 == 1)  ==>  (II == EFL_4)
(EFL_6 == 1)  ==>  (II == EFL_9)
(EFL_6 == 1)  ==>  (II == HLT)
(EFL_6 == 1)  ==>  (SMM <= CR0_0)
(EFL_6 == 1)  ==>  (SMM <= EFL_2)
(EFL_6 == 1)  ==>  (SMM <= EFL_6)
(EFL_6 == 1)  ==>  (SMM >= EFL_4)
(EFL_6 == 1)  ==>  (SMM >= EFL_9)
(EFL_6 == 1)  ==>  (SS == DS)
(EFL_6 == 1)  ==>  (SS >= GS)
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II one of { 0, 1 }
A20 == 1
SMM one of { 0, 1 }
HLT == 0
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
IDT one of { "00000000000003ff", "000000000000ffff", "000f5ebe00000000" }
CR0 one of { 16, 17, 1610612752 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
II <= A20
II >= HLT
II <= EFL_4
II <= CR0_0
A20 >= SMM
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= CR0_0
SMM >= HLT
HLT <= EFL_2
HLT <= EFL_4
HLT <= EFL_6
HLT <= EFL_9
HLT <= CR0_0
ES != CS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != DS
CS != FS
CS != GS
CS > LDT
CS > TR
SS <= DS
SS >= FS
SS > LDT
SS > TR
DS >= FS
DS >= GS
DS > LDT
DS > TR
FS > LDT
FS > TR
GS > LDT
GS > TR
LDT < TR
EFL_2 >= EFL_6
===========================================================================
..andl():::ENTER;condition="EFL_6==0"
HLT == EFL_6
GDT one of { "0000000000000000", "0000910800000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CCD >= 1
FS <= GS
GDT != IDT
===========================================================================
..andl():::ENTER;condition="not(EFL_6==0)"
II == HLT
II == EFL_4
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_2
A20 == EFL_6
SS == DS
EFL one of { 70, 71 }
II == 0
II <= SMM
SMM <= CR0_0
ES >= GS
SS >= GS
FS >= GS
===========================================================================
..andl():::ENTER;condition="not(D_EFL_6==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
HLT == EFL_8
HLT == EFL_11
HLT == EFL_13
HLT == CR0_1
HLT == CR0_2
HLT == CR0_3
HLT == CR0_5
HLT == CR0_7
HLT == CR0_18
HLT == CR0_20
HLT == CR4_6
HLT == CR4_8
HLT == CR4_9
HLT == CR4_11
HLT == CR4_12
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II one of { 0, 1 }
A20 == 1
SMM one of { 0, 1 }
HLT == 0
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
IDT one of { "00000000000003ff", "000000000000ffff", "000f5ebe00000000" }
CR0 one of { 16, 17, 1610612752 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
II <= A20
II >= HLT
II <= EFL_4
II <= CR0_0
A20 >= SMM
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= CR0_0
SMM >= HLT
HLT <= EFL_2
HLT <= EFL_4
HLT <= EFL_6
HLT <= EFL_9
HLT <= CR0_0
ES != CS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != DS
CS != FS
CS != GS
CS > LDT
CS > TR
SS <= DS
SS >= FS
SS > LDT
SS > TR
DS >= FS
DS >= GS
DS > LDT
DS > TR
FS > LDT
FS > TR
GS > LDT
GS > TR
LDT < TR
EFL_2 >= EFL_6
===========================================================================
..andl():::EXIT
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == orig(II)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
SMM == orig(SMM)
HLT == EFL_8
HLT == EFL_11
HLT == EFL_13
HLT == CR0_1
HLT == CR0_2
HLT == CR0_3
HLT == CR0_5
HLT == CR0_7
HLT == CR0_18
HLT == CR0_20
HLT == CR4_6
HLT == CR4_8
HLT == CR4_9
HLT == CR4_11
HLT == CR4_12
HLT == orig(HLT)
HLT == orig(EFL_8)
HLT == orig(EFL_11)
HLT == orig(EFL_13)
HLT == orig(CR0_1)
HLT == orig(CR0_2)
HLT == orig(CR0_3)
HLT == orig(CR0_5)
HLT == orig(CR0_7)
HLT == orig(CR0_18)
HLT == orig(CR0_20)
HLT == orig(CR4_6)
HLT == orig(CR4_8)
HLT == orig(CR4_9)
HLT == orig(CR4_11)
HLT == orig(CR4_12)
ES == orig(ES)
CS == orig(CS)
SS == orig(SS)
DS == orig(DS)
FS == orig(FS)
GS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == orig(EFL_2)
EFL_4 == orig(EFL_4)
EFL_6 == orig(EFL_6)
EFL_9 == orig(EFL_9)
CR0_0 == orig(CR0_0)
(EFL_6 == 0)  <==>  (A20 > EFL_6)
(EFL_6 == 0)  <==>  (EFL_4 >= EFL_6)
(EFL_6 == 0)  <==>  (EFL_6 <= EFL_9)
(EFL_6 == 0)  <==>  (HLT == EFL_6)
(EFL_6 == 0)  <==>  (II >= EFL_6)
(EFL_6 == 0)  ==>  (CCD >= 1)
(EFL_6 == 0)  ==>  (CR0 one of { 16, 17 })
(EFL_6 == 0)  ==>  (EFL >= 2)
(EFL_6 == 0)  ==>  (EFL_2 one of { 0, 1 })
(EFL_6 == 0)  ==>  (EFL_4 one of { 0, 1 })
(EFL_6 == 0)  ==>  (EFL_6 <= CR0_0)
(EFL_6 == 0)  ==>  (EFL_9 one of { 0, 1 })
(EFL_6 == 0)  ==>  (FS <= GS)
(EFL_6 == 0)  ==>  (GDT != IDT)
(EFL_6 == 0)  ==>  (GDT one of { "0000000000000000", "0000910800000027", "000f5e8000000037" })
(EFL_6 == 0)  ==>  (IDT one of { "00000000000003ff", "000f5ebe00000000" })
(EFL_6 == 0)  ==>  (II one of { 0, 1 })
(EFL_6 == 0)  ==>  (SMM >= EFL_6)
(EFL_6 == 1)  <==>  (A20 == EFL_6)
(EFL_6 == 1)  <==>  (EFL_4 < EFL_6)
(EFL_6 == 1)  <==>  (EFL_6 > EFL_9)
(EFL_6 == 1)  <==>  (HLT < EFL_6)
(EFL_6 == 1)  <==>  (II < EFL_6)
(EFL_6 == 1)  ==>  (A20 == EFL_2)
(EFL_6 == 1)  ==>  (A20 > EFL_4)
(EFL_6 == 1)  ==>  (A20 > EFL_9)
(EFL_6 == 1)  ==>  (CR0 one of { 16, 17, 1610612752 })
(EFL_6 == 1)  ==>  (EFL one of { 70, 71 })
(EFL_6 == 1)  ==>  (EFL_2 == 1)
(EFL_6 == 1)  ==>  (EFL_2 > EFL_4)
(EFL_6 == 1)  ==>  (EFL_2 > EFL_9)
(EFL_6 == 1)  ==>  (EFL_2 >= CR0_0)
(EFL_6 == 1)  ==>  (EFL_4 <= CR0_0)
(EFL_6 == 1)  ==>  (EFL_4 == 0)
(EFL_6 == 1)  ==>  (EFL_6 >= CR0_0)
(EFL_6 == 1)  ==>  (EFL_9 <= CR0_0)
(EFL_6 == 1)  ==>  (EFL_9 == 0)
(EFL_6 == 1)  ==>  (ES >= GS)
(EFL_6 == 1)  ==>  (FS >= GS)
(EFL_6 == 1)  ==>  (HLT < EFL_2)
(EFL_6 == 1)  ==>  (IDT one of { "00000000000003ff", "000000000000ffff", "000f5ebe00000000" })
(EFL_6 == 1)  ==>  (II < A20)
(EFL_6 == 1)  ==>  (II < EFL_2)
(EFL_6 == 1)  ==>  (II <= SMM)
(EFL_6 == 1)  ==>  (II == 0)
(EFL_6 == 1)  ==>  (II == EFL_4)
(EFL_6 == 1)  ==>  (II == EFL_9)
(EFL_6 == 1)  ==>  (II == HLT)
(EFL_6 == 1)  ==>  (SMM <= CR0_0)
(EFL_6 == 1)  ==>  (SMM <= EFL_2)
(EFL_6 == 1)  ==>  (SMM <= EFL_6)
(EFL_6 == 1)  ==>  (SMM >= EFL_4)
(EFL_6 == 1)  ==>  (SMM >= EFL_9)
(EFL_6 == 1)  ==>  (SS == DS)
(EFL_6 == 1)  ==>  (SS >= GS)
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II one of { 0, 1 }
A20 == 1
SMM one of { 0, 1 }
HLT == 0
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
IDT one of { "00000000000003ff", "000000000000ffff", "000f5ebe00000000" }
CR0 one of { 16, 17, 1610612752 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
ADDR > orig(ADDR)
EAX <= orig(EAX)
EBX <= orig(EBX)
ECX <= orig(ECX)
EDX <= orig(EDX)
EIP != orig(ADDR)
II <= A20
II >= HLT
II <= EFL_4
II <= CR0_0
A20 >= SMM
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= CR0_0
SMM >= HLT
HLT <= EFL_2
HLT <= EFL_4
HLT <= EFL_6
HLT <= EFL_9
HLT <= CR0_0
ES != CS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != DS
CS != FS
CS != GS
CS > LDT
CS > TR
SS <= DS
SS >= FS
SS > LDT
SS > TR
DS >= FS
DS >= GS
DS > LDT
DS > TR
FS > LDT
FS > TR
GS > LDT
GS > TR
LDT < TR
EFL_2 >= EFL_6
===========================================================================
..andl():::EXIT;condition="EFL_6==0"
HLT == EFL_6
HLT == orig(EFL_6)
GDT one of { "0000000000000000", "0000910800000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CCD >= 1
FS <= GS
GDT != IDT
===========================================================================
..andl():::EXIT;condition="not(EFL_6==0)"
II == HLT
II == EFL_4
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(HLT)
II == orig(EFL_4)
II == orig(EFL_8)
II == orig(EFL_9)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_2
A20 == EFL_6
A20 == orig(EFL_2)
A20 == orig(EFL_6)
SS == DS
SS == orig(DS)
EFL one of { 70, 71 }
II == 0
II <= SMM
SMM <= CR0_0
ES >= GS
SS >= GS
FS >= GS
===========================================================================
..andl():::EXIT;condition="not(D_EFL_6==0)"
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == orig(II)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
SMM == orig(SMM)
HLT == EFL_8
HLT == EFL_11
HLT == EFL_13
HLT == CR0_1
HLT == CR0_2
HLT == CR0_3
HLT == CR0_5
HLT == CR0_7
HLT == CR0_18
HLT == CR0_20
HLT == CR4_6
HLT == CR4_8
HLT == CR4_9
HLT == CR4_11
HLT == CR4_12
HLT == orig(HLT)
HLT == orig(EFL_8)
HLT == orig(EFL_11)
HLT == orig(EFL_13)
HLT == orig(CR0_1)
HLT == orig(CR0_2)
HLT == orig(CR0_3)
HLT == orig(CR0_5)
HLT == orig(CR0_7)
HLT == orig(CR0_18)
HLT == orig(CR0_20)
HLT == orig(CR4_6)
HLT == orig(CR4_8)
HLT == orig(CR4_9)
HLT == orig(CR4_11)
HLT == orig(CR4_12)
ES == orig(ES)
CS == orig(CS)
SS == orig(SS)
DS == orig(DS)
FS == orig(FS)
GS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == orig(EFL_2)
EFL_4 == orig(EFL_4)
EFL_6 == orig(EFL_6)
EFL_9 == orig(EFL_9)
CR0_0 == orig(CR0_0)
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II one of { 0, 1 }
A20 == 1
SMM one of { 0, 1 }
HLT == 0
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
IDT one of { "00000000000003ff", "000000000000ffff", "000f5ebe00000000" }
CR0 one of { 16, 17, 1610612752 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
ADDR > orig(ADDR)
EAX <= orig(EAX)
EBX <= orig(EBX)
ECX <= orig(ECX)
EDX <= orig(EDX)
EIP != orig(ADDR)
II <= A20
II >= HLT
II <= EFL_4
II <= CR0_0
A20 >= SMM
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= CR0_0
SMM >= HLT
HLT <= EFL_2
HLT <= EFL_4
HLT <= EFL_6
HLT <= EFL_9
HLT <= CR0_0
ES != CS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != DS
CS != FS
CS != GS
CS > LDT
CS > TR
SS <= DS
SS >= FS
SS > LDT
SS > TR
DS >= FS
DS >= GS
DS > LDT
DS > TR
FS > LDT
FS > TR
GS > LDT
GS > TR
LDT < TR
EFL_2 >= EFL_6
===========================================================================
..andw():::ENTER
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
(EFL_6 == 0)  <==>  (A20 > EFL_6)
(EFL_6 == 0)  <==>  (EFL_4 >= EFL_6)
(EFL_6 == 0)  <==>  (II == EFL_6)
(EFL_6 == 0)  ==>  (DS >= GS)
(EFL_6 == 0)  ==>  (ECX >= -1)
(EFL_6 == 0)  ==>  (EFL_2 one of { 0, 1 })
(EFL_6 == 0)  ==>  (EFL_4 one of { 0, 1 })
(EFL_6 == 0)  ==>  (EFL_6 <= CR0_0)
(EFL_6 == 0)  ==>  (EFL_6 <= EFL_9)
(EFL_6 == 0)  ==>  (ES >= GS)
(EFL_6 == 1)  <==>  (A20 == EFL_6)
(EFL_6 == 1)  <==>  (EFL_4 < EFL_6)
(EFL_6 == 1)  <==>  (II < EFL_6)
(EFL_6 == 1)  ==>  (A20 == EFL_2)
(EFL_6 == 1)  ==>  (A20 > EFL_4)
(EFL_6 == 1)  ==>  (EAX != EBX)
(EFL_6 == 1)  ==>  (EAX != ECX)
(EFL_6 == 1)  ==>  (EBX != ECX)
(EFL_6 == 1)  ==>  (EBX != EDX)
(EFL_6 == 1)  ==>  (EFL one of { 70, 71, 582 })
(EFL_6 == 1)  ==>  (EFL_2 == 1)
(EFL_6 == 1)  ==>  (EFL_2 > EFL_4)
(EFL_6 == 1)  ==>  (EFL_2 >= EFL_9)
(EFL_6 == 1)  ==>  (EFL_4 <= CR0_0)
(EFL_6 == 1)  ==>  (EFL_4 <= EFL_9)
(EFL_6 == 1)  ==>  (EFL_4 == 0)
(EFL_6 == 1)  ==>  (EFL_6 >= CR0_0)
(EFL_6 == 1)  ==>  (EFL_6 >= EFL_9)
(EFL_6 == 1)  ==>  (FS one of { "0000000000000000ffff00009300", "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" })
(EFL_6 == 1)  ==>  (II < EFL_2)
(EFL_6 == 1)  ==>  (II == EFL_4)
(EFL_6 == 1)  ==>  (SS == DS)
EAX >= -1
EBX >= -1
ECX >= -1
CPL == 0
II == 0
A20 == 1
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR > EIP
ECX != EDX
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= EFL_9
II <= CR0_0
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= CR0_0
ES != CS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != DS
CS != FS
CS != GS
CS > LDT
CS > TR
SS <= DS
SS >= FS
SS > LDT
SS > TR
DS >= FS
DS > LDT
DS > TR
FS <= GS
FS > LDT
FS > TR
GS > LDT
GS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_6
EFL_2 >= CR0_0
===========================================================================
..andw():::ENTER;condition="EFL_6==0"
II == EFL_6
ES >= GS
DS >= GS
===========================================================================
..andw():::ENTER;condition="not(EFL_6==0)"
II == EFL_4
A20 == EFL_2
A20 == EFL_6
SS == DS
EFL one of { 70, 71, 582 }
FS one of { "0000000000000000ffff00009300", "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" }
EAX != EBX
EAX != ECX
EBX != ECX
EBX != EDX
===========================================================================
..andw():::ENTER;condition="not(D_EFL_6==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
EAX >= -1
EBX >= -1
ECX >= -1
CPL == 0
II == 0
A20 == 1
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR > EIP
ECX != EDX
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= EFL_9
II <= CR0_0
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= CR0_0
ES != CS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != DS
CS != FS
CS != GS
CS > LDT
CS > TR
SS <= DS
SS >= FS
SS > LDT
SS > TR
DS >= FS
DS > LDT
DS > TR
FS <= GS
FS > LDT
FS > TR
GS > LDT
GS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_6
EFL_2 >= CR0_0
===========================================================================
..andw():::EXIT
ECX == orig(ECX)
EDX == orig(EDX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_8)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == orig(ES)
CS == orig(CS)
SS == orig(SS)
DS == orig(DS)
FS == orig(FS)
GS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == orig(EFL_2)
EFL_4 == orig(EFL_4)
EFL_6 == orig(EFL_6)
EFL_9 == orig(EFL_9)
CR0_0 == orig(CR0_0)
(EFL_6 == 0)  <==>  (A20 > EFL_6)
(EFL_6 == 0)  <==>  (EFL_4 >= EFL_6)
(EFL_6 == 0)  <==>  (II == EFL_6)
(EFL_6 == 0)  ==>  (DS >= GS)
(EFL_6 == 0)  ==>  (EAX == orig(EAX))
(EFL_6 == 0)  ==>  (EBX == orig(EBX))
(EFL_6 == 0)  ==>  (ECX >= -1)
(EFL_6 == 0)  ==>  (EFL_2 one of { 0, 1 })
(EFL_6 == 0)  ==>  (EFL_4 one of { 0, 1 })
(EFL_6 == 0)  ==>  (EFL_6 <= CR0_0)
(EFL_6 == 0)  ==>  (EFL_6 <= EFL_9)
(EFL_6 == 0)  ==>  (ES >= GS)
(EFL_6 == 1)  <==>  (A20 == EFL_6)
(EFL_6 == 1)  <==>  (EFL_4 < EFL_6)
(EFL_6 == 1)  <==>  (II < EFL_6)
(EFL_6 == 1)  ==>  (A20 == EFL_2)
(EFL_6 == 1)  ==>  (A20 > EFL_4)
(EFL_6 == 1)  ==>  (EAX != ECX)
(EFL_6 == 1)  ==>  (EAX != orig(EBX))
(EFL_6 == 1)  ==>  (EBX != ECX)
(EFL_6 == 1)  ==>  (EBX != EDX)
(EFL_6 == 1)  ==>  (EBX != orig(EAX))
(EFL_6 == 1)  ==>  (ECX != orig(EAX))
(EFL_6 == 1)  ==>  (ECX != orig(EBX))
(EFL_6 == 1)  ==>  (EDX != orig(EBX))
(EFL_6 == 1)  ==>  (EFL one of { 70, 71, 582 })
(EFL_6 == 1)  ==>  (EFL_2 == 1)
(EFL_6 == 1)  ==>  (EFL_2 > EFL_4)
(EFL_6 == 1)  ==>  (EFL_2 >= EFL_9)
(EFL_6 == 1)  ==>  (EFL_4 <= CR0_0)
(EFL_6 == 1)  ==>  (EFL_4 <= EFL_9)
(EFL_6 == 1)  ==>  (EFL_4 == 0)
(EFL_6 == 1)  ==>  (EFL_6 >= CR0_0)
(EFL_6 == 1)  ==>  (EFL_6 >= EFL_9)
(EFL_6 == 1)  ==>  (FS one of { "0000000000000000ffff00009300", "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" })
(EFL_6 == 1)  ==>  (II < EFL_2)
(EFL_6 == 1)  ==>  (II == EFL_4)
(EFL_6 == 1)  ==>  (SS == DS)
(EFL_6 == 1)  ==>  (orig(EAX) != orig(EBX))
EAX >= -1
EBX >= -1
ECX >= -1
CPL == 0
II == 0
A20 == 1
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR > EIP
ADDR > orig(ADDR)
EAX <= orig(EAX)
orig(EAX) % EAX == 0
EBX <= orig(EBX)
orig(EBX) % EBX == 0
ECX != EDX
EIP < orig(ADDR)
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= EFL_9
II <= CR0_0
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= CR0_0
ES != CS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != DS
CS != FS
CS != GS
CS > LDT
CS > TR
SS <= DS
SS >= FS
SS > LDT
SS > TR
DS >= FS
DS > LDT
DS > TR
FS <= GS
FS > LDT
FS > TR
GS > LDT
GS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_6
EFL_2 >= CR0_0
===========================================================================
..andw():::EXIT;condition="EFL_6==0"
EAX == orig(EAX)
EBX == orig(EBX)
II == EFL_6
II == orig(EFL_6)
ES >= GS
DS >= GS
===========================================================================
..andw():::EXIT;condition="not(EFL_6==0)"
II == EFL_4
II == orig(EFL_4)
A20 == EFL_2
A20 == EFL_6
A20 == orig(EFL_2)
A20 == orig(EFL_6)
SS == DS
SS == orig(DS)
EFL one of { 70, 71, 582 }
FS one of { "0000000000000000ffff00009300", "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" }
EAX != ECX
EAX != orig(EBX)
EBX != ECX
EBX != EDX
EBX != orig(EAX)
ECX != orig(EAX)
ECX != orig(EBX)
EDX != orig(EBX)
===========================================================================
..andw():::EXIT;condition="not(D_EFL_6==0)"
ECX == orig(ECX)
EDX == orig(EDX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_8)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == orig(ES)
CS == orig(CS)
SS == orig(SS)
DS == orig(DS)
FS == orig(FS)
GS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == orig(EFL_2)
EFL_4 == orig(EFL_4)
EFL_6 == orig(EFL_6)
EFL_9 == orig(EFL_9)
CR0_0 == orig(CR0_0)
EAX >= -1
EBX >= -1
ECX >= -1
CPL == 0
II == 0
A20 == 1
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR > EIP
ADDR > orig(ADDR)
EAX <= orig(EAX)
orig(EAX) % EAX == 0
EBX <= orig(EBX)
orig(EBX) % EBX == 0
ECX != EDX
EIP < orig(ADDR)
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= EFL_9
II <= CR0_0
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= CR0_0
ES != CS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != DS
CS != FS
CS != GS
CS > LDT
CS > TR
SS <= DS
SS >= FS
SS > LDT
SS > TR
DS >= FS
DS > LDT
DS > TR
FS <= GS
FS > LDT
FS > TR
GS > LDT
GS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_6
EFL_2 >= CR0_0
===========================================================================
..bsfl():::ENTER
EAX == EBX
EAX == EDX
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_4
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == EFL_2
A20 == EFL_6
A20 == CR0_0
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
ES == SS
ES == DS
ES == FS
ES == GS
ADDR one of { 75503, 88860 }
EAX == -1
ECX one of { -1, 128 }
EIP one of { 81298, 89214 }
EFL == 70
CPL == 0
II == 0
A20 == 1
ES == "001000000000ffffffff00cf9300"
CS == "000800000000ffffffff00cf9a00"
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "0000910800000027"
IDT == "00000000000003ff"
CR0 == 17
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS one of { 2880, 16777215 }
CCD == 0
CC0 == 0
EFER == 0
===========================================================================
..bsfl():::ENTER;condition="not(EFL_6==0)"
===========================================================================
..bsfl():::ENTER;condition="not(D_EFL_6==0)"
EAX == EBX
EAX == EDX
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_4
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == EFL_2
A20 == EFL_6
A20 == CR0_0
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
ES == SS
ES == DS
ES == FS
ES == GS
ADDR one of { 75503, 88860 }
EAX == -1
ECX one of { -1, 128 }
EIP one of { 81298, 89214 }
EFL == 70
CPL == 0
II == 0
A20 == 1
ES == "001000000000ffffffff00cf9300"
CS == "000800000000ffffffff00cf9a00"
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "0000910800000027"
IDT == "00000000000003ff"
CR0 == 17
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS one of { 2880, 16777215 }
CCD == 0
CC0 == 0
EFER == 0
===========================================================================
..bsfl():::EXIT
EAX == EBX
EAX == EDX
EAX == orig(EAX)
EAX == orig(EBX)
EAX == orig(EDX)
ECX == orig(ECX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_4
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_4)
II == orig(EFL_8)
II == orig(EFL_9)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == EFL_2
A20 == EFL_6
A20 == CR0_0
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(EFL_2)
A20 == orig(EFL_6)
A20 == orig(CR0_0)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == SS
ES == DS
ES == FS
ES == GS
ES == orig(ES)
ES == orig(SS)
ES == orig(DS)
ES == orig(FS)
ES == orig(GS)
CS == orig(CS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
ADDR one of { 75506, 88863 }
EAX == -1
ECX one of { -1, 128 }
EIP one of { 81298, 89214 }
EFL == 70
CPL == 0
II == 0
A20 == 1
ES == "001000000000ffffffff00cf9300"
CS == "000800000000ffffffff00cf9a00"
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "0000910800000027"
IDT == "00000000000003ff"
CR0 == 17
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS one of { 2880, 16777215 }
CCD == 0
CC0 == 0
EFER == 0
===========================================================================
..bsfl():::EXIT;condition="not(EFL_6==0)"
===========================================================================
..bsfl():::EXIT;condition="not(D_EFL_6==0)"
EAX == EBX
EAX == EDX
EAX == orig(EAX)
EAX == orig(EBX)
EAX == orig(EDX)
ECX == orig(ECX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_4
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_4)
II == orig(EFL_8)
II == orig(EFL_9)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == EFL_2
A20 == EFL_6
A20 == CR0_0
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(EFL_2)
A20 == orig(EFL_6)
A20 == orig(CR0_0)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == SS
ES == DS
ES == FS
ES == GS
ES == orig(ES)
ES == orig(SS)
ES == orig(DS)
ES == orig(FS)
ES == orig(GS)
CS == orig(CS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
ADDR one of { 75506, 88863 }
EAX == -1
ECX one of { -1, 128 }
EIP one of { 81298, 89214 }
EFL == 70
CPL == 0
II == 0
A20 == 1
ES == "001000000000ffffffff00cf9300"
CS == "000800000000ffffffff00cf9a00"
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "0000910800000027"
IDT == "00000000000003ff"
CR0 == 17
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS one of { 2880, 16777215 }
CCD == 0
CC0 == 0
EFER == 0
===========================================================================
..bswapl():::ENTER
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_4
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == EFL_2
A20 == CR0_0
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
ES == SS
ES == DS
ES == FS
ES == GS
(ADDR one of { 966889, 966893 })  <==>  (EBX == 85)
(ADDR one of { 966889, 966893 })  <==>  (ECX == -1)
(ADDR one of { 966889, 966893 })  <==>  (ECX == EDX)
(ADDR one of { 966889, 966893 })  <==>  (EDX == -1)
(ADDR one of { 966889, 966893 })  <==>  (EFL == 6)
(ADDR one of { 966889, 966893 })  <==>  (EFL_6 == 0)
(ADDR one of { 966889, 966893 })  <==>  (EIP == 973889)
(ADDR one of { 966889, 966893 })  <==>  (II == EFL_6)
(ADDR one of { 966889, 966893 })  ==>  (EAX one of { -1, 28376 })
(ADDR one of { 969058, 969061 })  <==>  (A20 == EFL_6)
(ADDR one of { 969058, 969061 })  <==>  (EBX == 8)
(ADDR one of { 969058, 969061 })  <==>  (ECX == 0)
(ADDR one of { 969058, 969061 })  <==>  (EDX == 3631087616L)
(ADDR one of { 969058, 969061 })  <==>  (EFL == 70)
(ADDR one of { 969058, 969061 })  <==>  (EFL_6 == 1)
(ADDR one of { 969058, 969061 })  <==>  (EIP one of { 973905, 973941 })
(ADDR one of { 969058, 969061 })  ==>  (EAX == -1)
EAX one of { -1, 28376 }
EBX one of { 8, 85 }
ECX one of { -1, 0 }
EDX one of { -1, 3631087616L }
EIP one of { 973889, 973905, 973941 }
EFL one of { 6, 70 }
CPL == 0
II == 0
A20 == 1
ES == "001000000000ffffffff00cf9300"
CS == "000800000000ffffffff00cf9b00"
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "000f5e8000000037"
IDT == "000f5ebe00000000"
CR0 == 17
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS == 0
CCD == 851978
CC0 == 0
EFER == 0
EFL_6 one of { 0, 1 }
===========================================================================
..bswapl():::ENTER;condition="EFL_6==0"
ECX == EDX
II == EFL_6
ADDR one of { 966889, 966893 }
EBX == 85
ECX == -1
EIP == 973889
EFL == 6
===========================================================================
..bswapl():::ENTER;condition="not(EFL_6==0)"
A20 == EFL_6
ADDR one of { 969058, 969061 }
EAX == -1
EBX == 8
ECX == 0
EDX == 3631087616L
EIP one of { 973905, 973941 }
EFL == 70
===========================================================================
..bswapl():::ENTER;condition="not(D_EFL_6==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_4
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == EFL_2
A20 == CR0_0
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
ES == SS
ES == DS
ES == FS
ES == GS
EAX one of { -1, 28376 }
EBX one of { 8, 85 }
ECX one of { -1, 0 }
EDX one of { -1, 3631087616L }
EIP one of { 973889, 973905, 973941 }
EFL one of { 6, 70 }
CPL == 0
II == 0
A20 == 1
ES == "001000000000ffffffff00cf9300"
CS == "000800000000ffffffff00cf9b00"
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "000f5e8000000037"
IDT == "000f5ebe00000000"
CR0 == 17
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS == 0
CCD == 851978
CC0 == 0
EFER == 0
EFL_6 one of { 0, 1 }
===========================================================================
..bswapl():::EXIT
EBX == orig(EBX)
ECX == orig(ECX)
EDX == orig(EDX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_4
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_4)
II == orig(EFL_8)
II == orig(EFL_9)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == EFL_2
A20 == CR0_0
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(EFL_2)
A20 == orig(CR0_0)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == SS
ES == DS
ES == FS
ES == GS
ES == orig(ES)
ES == orig(SS)
ES == orig(DS)
ES == orig(FS)
ES == orig(GS)
CS == orig(CS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_6 == orig(EFL_6)
(ADDR one of { 966891, 966895 })  <==>  (EAX == ECX)
(ADDR one of { 966891, 966895 })  <==>  (EAX == EDX)
(ADDR one of { 966891, 966895 })  <==>  (EBX == 85)
(ADDR one of { 966891, 966895 })  <==>  (ECX == -1)
(ADDR one of { 966891, 966895 })  <==>  (EDX == -1)
(ADDR one of { 966891, 966895 })  <==>  (EFL == 6)
(ADDR one of { 966891, 966895 })  <==>  (EFL_6 == 0)
(ADDR one of { 966891, 966895 })  <==>  (EIP == 973889)
(ADDR one of { 966891, 966895 })  <==>  (II == EFL_6)
(ADDR one of { 966891, 966895 })  <==>  (orig(ADDR) one of { 966889, 966893 })
(ADDR one of { 966891, 966895 })  ==>  (orig(EAX) one of { -1, 28376 })
(ADDR one of { 969060, 969063 })  <==>  (A20 == EFL_6)
(ADDR one of { 969060, 969063 })  <==>  (EBX == 8)
(ADDR one of { 969060, 969063 })  <==>  (ECX == 0)
(ADDR one of { 969060, 969063 })  <==>  (EDX == 3631087616L)
(ADDR one of { 969060, 969063 })  <==>  (EFL == 70)
(ADDR one of { 969060, 969063 })  <==>  (EFL_6 == 1)
(ADDR one of { 969060, 969063 })  <==>  (EIP one of { 973905, 973941 })
(ADDR one of { 969060, 969063 })  <==>  (orig(ADDR) one of { 969058, 969061 })
(ADDR one of { 969060, 969063 })  ==>  (EAX == orig(EAX))
(ADDR one of { 969060, 969063 })  ==>  (orig(EAX) == -1)
EAX == -1
EBX one of { 8, 85 }
ECX one of { -1, 0 }
EDX one of { -1, 3631087616L }
EIP one of { 973889, 973905, 973941 }
EFL one of { 6, 70 }
CPL == 0
II == 0
A20 == 1
ES == "001000000000ffffffff00cf9300"
CS == "000800000000ffffffff00cf9b00"
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "000f5e8000000037"
IDT == "000f5ebe00000000"
CR0 == 17
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS == 0
CCD == 851978
CC0 == 0
EFER == 0
EFL_6 one of { 0, 1 }
ADDR - orig(ADDR) - 2 == 0
===========================================================================
..bswapl():::EXIT;condition="EFL_6==0"
EAX == ECX
EAX == EDX
EAX == orig(ECX)
EAX == orig(EDX)
II == EFL_6
II == orig(EFL_6)
ADDR one of { 966891, 966895 }
EBX == 85
EIP == 973889
EFL == 6
===========================================================================
..bswapl():::EXIT;condition="not(EFL_6==0)"
EAX == orig(EAX)
A20 == EFL_6
A20 == orig(EFL_6)
ADDR one of { 969060, 969063 }
EBX == 8
ECX == 0
EDX == 3631087616L
EIP one of { 973905, 973941 }
EFL == 70
===========================================================================
..bswapl():::EXIT;condition="not(D_EFL_6==0)"
EBX == orig(EBX)
ECX == orig(ECX)
EDX == orig(EDX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_4
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_4)
II == orig(EFL_8)
II == orig(EFL_9)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == EFL_2
A20 == CR0_0
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(EFL_2)
A20 == orig(CR0_0)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == SS
ES == DS
ES == FS
ES == GS
ES == orig(ES)
ES == orig(SS)
ES == orig(DS)
ES == orig(FS)
ES == orig(GS)
CS == orig(CS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_6 == orig(EFL_6)
EAX == -1
EBX one of { 8, 85 }
ECX one of { -1, 0 }
EDX one of { -1, 3631087616L }
EIP one of { 973889, 973905, 973941 }
EFL one of { 6, 70 }
CPL == 0
II == 0
A20 == 1
ES == "001000000000ffffffff00cf9300"
CS == "000800000000ffffffff00cf9b00"
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "000f5e8000000037"
IDT == "000f5ebe00000000"
CR0 == 17
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS == 0
CCD == 851978
CC0 == 0
EFER == 0
EFL_6 one of { 0, 1 }
ADDR - orig(ADDR) - 2 == 0
===========================================================================
..btl():::ENTER
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == CR0_0
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
ES == SS
ES == DS
ES == FS
ES == GS
(ADDR == 133918382)  <==>  (A20 == EFL_6)
(ADDR == 133918382)  <==>  (CCD == 1)
(ADDR == 133918382)  <==>  (CCS == 16)
(ADDR == 133918382)  <==>  (EBX == 133834104)
(ADDR == 133918382)  <==>  (ECX == 1)
(ADDR == 133918382)  <==>  (EDX == 0)
(ADDR == 133918382)  <==>  (EFL == 70)
(ADDR == 133918382)  <==>  (EFL_4 == 0)
(ADDR == 133918382)  <==>  (EFL_6 == 1)
(ADDR == 133918382)  <==>  (EIP == 133918363)
(ADDR == 133918382)  <==>  (II == EFL_4)
(ADDR == 133918382)  ==>  (A20 == EFL_2)
(ADDR == 133918382)  ==>  (EFL_2 == 1)
(ADDR one of { 133871607, 133918258 })  <==>  (A20 == EFL_4)
(ADDR one of { 133871607, 133918258 })  <==>  (CCD one of { 133867188, 4294901762L })
(ADDR one of { 133871607, 133918258 })  <==>  (CCS one of { 144, 65535, 4294967292L })
(ADDR one of { 133871607, 133918258 })  <==>  (EAX == ECX)
(ADDR one of { 133871607, 133918258 })  <==>  (EBX one of { 1005120, 133834088 })
(ADDR one of { 133871607, 133918258 })  <==>  (ECX == -1)
(ADDR one of { 133871607, 133918258 })  <==>  (EDX one of { -1, 3324 })
(ADDR one of { 133871607, 133918258 })  <==>  (EFL one of { 23, 146, 147 })
(ADDR one of { 133871607, 133918258 })  <==>  (EFL_4 == 1)
(ADDR one of { 133871607, 133918258 })  <==>  (EFL_6 == 0)
(ADDR one of { 133871607, 133918258 })  <==>  (EIP one of { 133871612, 133918128, 133928681 })
(ADDR one of { 133871607, 133918258 })  <==>  (II == EFL_6)
(ADDR one of { 133871607, 133918258 })  ==>  (EFL_2 one of { 0, 1 })
ADDR one of { 133871607, 133918258, 133918382 }
EAX == -1
EBX one of { 1005120, 133834088, 133834104 }
ECX one of { -1, 1 }
EDX one of { -1, 0, 3324 }
CPL == 0
II == 0
A20 == 1
ES == "001000000000ffffffff00cf9300"
CS == "000800000000ffffffff00cf9b00"
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "000f5e8000000037"
IDT == "000f5ebe00000000"
CR0 == 17
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCD one of { 1, 133867188, 4294901762L }
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
===========================================================================
..btl():::ENTER;condition="EFL_6==0"
EAX == ECX
II == EFL_6
A20 == EFL_4
ADDR one of { 133871607, 133918258 }
EBX one of { 1005120, 133834088 }
EDX one of { -1, 3324 }
EIP one of { 133871612, 133918128, 133928681 }
EFL one of { 23, 146, 147 }
CCS one of { 144, 65535, 4294967292L }
CCD one of { 133867188, 4294901762L }
===========================================================================
..btl():::ENTER;condition="not(EFL_6==0)"
II == EFL_4
A20 == EFL_2
A20 == EFL_6
ADDR == 133918382
EBX == 133834104
ECX == 1
EDX == 0
EIP == 133918363
EFL == 70
CCS == 16
CCD == 1
===========================================================================
..btl():::ENTER;condition="not(D_EFL_6==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == CR0_0
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
ES == SS
ES == DS
ES == FS
ES == GS
ADDR one of { 133871607, 133918258, 133918382 }
EAX == -1
EBX one of { 1005120, 133834088, 133834104 }
ECX one of { -1, 1 }
EDX one of { -1, 0, 3324 }
CPL == 0
II == 0
A20 == 1
ES == "001000000000ffffffff00cf9300"
CS == "000800000000ffffffff00cf9b00"
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "000f5e8000000037"
IDT == "000f5ebe00000000"
CR0 == 17
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCD one of { 1, 133867188, 4294901762L }
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
===========================================================================
..btl():::EXIT
EAX == orig(EAX)
EBX == orig(EBX)
ECX == orig(ECX)
EDX == orig(EDX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_8)
II == orig(EFL_9)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == CR0_0
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(CR0_0)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == SS
ES == DS
ES == FS
ES == GS
ES == orig(ES)
ES == orig(SS)
ES == orig(DS)
ES == orig(FS)
ES == orig(GS)
CS == orig(CS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == orig(EFL_2)
EFL_4 == orig(EFL_4)
EFL_6 == orig(EFL_6)
(ADDR == 133918385)  <==>  (A20 == EFL_6)
(ADDR == 133918385)  <==>  (CCD == 1)
(ADDR == 133918385)  <==>  (CCS == 16)
(ADDR == 133918385)  <==>  (EBX == 133834104)
(ADDR == 133918385)  <==>  (ECX == 1)
(ADDR == 133918385)  <==>  (EDX == 0)
(ADDR == 133918385)  <==>  (EFL == 70)
(ADDR == 133918385)  <==>  (EFL_4 == 0)
(ADDR == 133918385)  <==>  (EFL_6 == 1)
(ADDR == 133918385)  <==>  (EIP == 133918363)
(ADDR == 133918385)  <==>  (II == EFL_4)
(ADDR == 133918385)  <==>  (orig(ADDR) == 133918382)
(ADDR == 133918385)  ==>  (A20 == EFL_2)
(ADDR == 133918385)  ==>  (EFL_2 == 1)
(ADDR one of { 133871610, 133918261 })  <==>  (A20 == EFL_4)
(ADDR one of { 133871610, 133918261 })  <==>  (CCD one of { 133867188, 4294901762L })
(ADDR one of { 133871610, 133918261 })  <==>  (CCS one of { 144, 65535, 4294967292L })
(ADDR one of { 133871610, 133918261 })  <==>  (EAX == ECX)
(ADDR one of { 133871610, 133918261 })  <==>  (EBX one of { 1005120, 133834088 })
(ADDR one of { 133871610, 133918261 })  <==>  (ECX == -1)
(ADDR one of { 133871610, 133918261 })  <==>  (EDX one of { -1, 3324 })
(ADDR one of { 133871610, 133918261 })  <==>  (EFL one of { 23, 146, 147 })
(ADDR one of { 133871610, 133918261 })  <==>  (EFL_4 == 1)
(ADDR one of { 133871610, 133918261 })  <==>  (EFL_6 == 0)
(ADDR one of { 133871610, 133918261 })  <==>  (EIP one of { 133871612, 133918128, 133928681 })
(ADDR one of { 133871610, 133918261 })  <==>  (II == EFL_6)
(ADDR one of { 133871610, 133918261 })  <==>  (orig(ADDR) one of { 133871607, 133918258 })
(ADDR one of { 133871610, 133918261 })  ==>  (EFL_2 one of { 0, 1 })
ADDR one of { 133871610, 133918261, 133918385 }
EAX == -1
EBX one of { 1005120, 133834088, 133834104 }
ECX one of { -1, 1 }
EDX one of { -1, 0, 3324 }
CPL == 0
II == 0
A20 == 1
ES == "001000000000ffffffff00cf9300"
CS == "000800000000ffffffff00cf9b00"
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "000f5e8000000037"
IDT == "000f5ebe00000000"
CR0 == 17
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCD one of { 1, 133867188, 4294901762L }
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
===========================================================================
..btl():::EXIT;condition="EFL_6==0"
EAX == ECX
EAX == orig(ECX)
II == EFL_6
II == orig(EFL_6)
A20 == EFL_4
A20 == orig(EFL_4)
ADDR one of { 133871610, 133918261 }
EBX one of { 1005120, 133834088 }
EDX one of { -1, 3324 }
EIP one of { 133871612, 133918128, 133928681 }
EFL one of { 23, 146, 147 }
CCS one of { 144, 65535, 4294967292L }
CCD one of { 133867188, 4294901762L }
===========================================================================
..btl():::EXIT;condition="not(EFL_6==0)"
II == EFL_4
II == orig(EFL_4)
A20 == EFL_2
A20 == EFL_6
A20 == orig(EFL_2)
A20 == orig(EFL_6)
ADDR == 133918385
EBX == 133834104
ECX == 1
EDX == 0
EIP == 133918363
EFL == 70
CCS == 16
CCD == 1
===========================================================================
..btl():::EXIT;condition="not(D_EFL_6==0)"
EAX == orig(EAX)
EBX == orig(EBX)
ECX == orig(ECX)
EDX == orig(EDX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_8)
II == orig(EFL_9)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == CR0_0
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(CR0_0)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == SS
ES == DS
ES == FS
ES == GS
ES == orig(ES)
ES == orig(SS)
ES == orig(DS)
ES == orig(FS)
ES == orig(GS)
CS == orig(CS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == orig(EFL_2)
EFL_4 == orig(EFL_4)
EFL_6 == orig(EFL_6)
ADDR one of { 133871610, 133918261, 133918385 }
EAX == -1
EBX one of { 1005120, 133834088, 133834104 }
ECX one of { -1, 1 }
EDX one of { -1, 0, 3324 }
CPL == 0
II == 0
A20 == 1
ES == "001000000000ffffffff00cf9300"
CS == "000800000000ffffffff00cf9b00"
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "000f5e8000000037"
IDT == "000f5ebe00000000"
CR0 == 17
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCD one of { 1, 133867188, 4294901762L }
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
===========================================================================
..calll_far():::ENTER
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
HLT == EFL_8
HLT == EFL_13
HLT == CR0_1
HLT == CR0_2
HLT == CR0_3
HLT == CR0_5
HLT == CR0_7
HLT == CR0_18
HLT == CR0_20
HLT == CR4_6
HLT == CR4_8
HLT == CR4_9
HLT == CR4_11
HLT == CR4_12
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II one of { 0, 1 }
A20 == 1
SMM one of { 0, 1 }
HLT == 0
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
EFL_11 one of { 0, 1 }
CR0_0 one of { 0, 1 }
D_SMM one of { 0, 1 }
ADDR != EIP
II <= A20
II >= HLT
II <= D_SMM
A20 >= SMM
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= EFL_11
A20 >= CR0_0
A20 >= D_SMM
SMM >= HLT
SMM <= CR0_0
SMM <= D_SMM
HLT <= EFL_2
HLT <= EFL_4
HLT <= EFL_6
HLT <= EFL_9
HLT <= EFL_11
HLT <= CR0_0
HLT <= D_SMM
ES != CS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != DS
CS != FS
CS != GS
CS > LDT
CS > TR
SS <= DS
SS >= FS
SS > LDT
SS > TR
DS >= FS
DS > LDT
DS > TR
FS > LDT
FS > TR
GS > LDT
GS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_6
EFL_2 <= D_SMM
EFL_4 <= D_SMM
EFL_6 <= D_SMM
EFL_9 <= D_SMM
EFL_11 <= CR0_0
EFL_11 <= D_SMM
===========================================================================
..calll_far():::ENTER;condition="EFL_6==0"
SMM <= EFL_2
ES >= GS
SS >= GS
DS >= GS
===========================================================================
..calll_far():::ENTER;condition="not(EFL_6==0)"
II == HLT
II == EFL_8
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == D_SMM
II == 0
II <= SMM
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= EFL_9
II <= EFL_11
II <= CR0_0
EFL_2 >= EFL_9
EFL_4 >= EFL_11
EFL_6 >= EFL_9
===========================================================================
..calll_far():::ENTER;condition="D_EFL_6==0"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
A20 == EFL_1
A20 == EFL_2
A20 == EFL_6
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
HLT == EFL_4
HLT == EFL_8
HLT == EFL_11
HLT == EFL_13
HLT == CR0_1
HLT == CR0_2
HLT == CR0_3
HLT == CR0_5
HLT == CR0_7
HLT == CR0_18
HLT == CR0_20
HLT == CR4_6
HLT == CR4_8
HLT == CR4_9
HLT == CR4_11
HLT == CR4_12
SS == DS
FS == GS
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
CPL == 0
II one of { 0, 1 }
A20 == 1
SMM one of { 0, 1 }
HLT == 0
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_9 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
II <= A20
II >= HLT
A20 >= SMM
A20 >= EFL_9
A20 >= CR0_0
SMM >= HLT
SMM <= CR0_0
HLT <= EFL_9
HLT <= CR0_0
ES != CS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != FS
CS > LDT
CS > TR
SS >= FS
SS > LDT
SS > TR
FS > LDT
FS > TR
LDT < TR
GDT != IDT
===========================================================================
..calll_far():::ENTER;condition="not(D_EFL_6==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
HLT == EFL_8
HLT == EFL_13
HLT == CR0_1
HLT == CR0_2
HLT == CR0_3
HLT == CR0_5
HLT == CR0_7
HLT == CR0_18
HLT == CR0_20
HLT == CR4_6
HLT == CR4_8
HLT == CR4_9
HLT == CR4_11
HLT == CR4_12
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II one of { 0, 1 }
A20 == 1
SMM one of { 0, 1 }
HLT == 0
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
EFL_11 one of { 0, 1 }
CR0_0 one of { 0, 1 }
D_SMM one of { 0, 1 }
ADDR != EIP
II <= A20
II >= HLT
II <= D_SMM
A20 >= SMM
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= EFL_11
A20 >= CR0_0
A20 >= D_SMM
SMM >= HLT
SMM <= CR0_0
SMM <= D_SMM
HLT <= EFL_2
HLT <= EFL_4
HLT <= EFL_6
HLT <= EFL_9
HLT <= EFL_11
HLT <= CR0_0
HLT <= D_SMM
ES != CS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != DS
CS != FS
CS != GS
CS > LDT
CS > TR
SS <= DS
SS >= FS
SS > LDT
SS > TR
DS >= FS
DS > LDT
DS > TR
FS > LDT
FS > TR
GS > LDT
GS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_6
EFL_2 <= D_SMM
EFL_4 <= D_SMM
EFL_6 <= D_SMM
EFL_9 <= D_SMM
EFL_11 <= CR0_0
EFL_11 <= D_SMM
===========================================================================
..calll_far():::EXIT
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_8
A20 == D_EFL_13
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
HLT == EFL_8
HLT == EFL_13
HLT == CR0_1
HLT == CR0_2
HLT == CR0_3
HLT == CR0_5
HLT == CR0_7
HLT == CR0_18
HLT == CR0_20
HLT == CR4_6
HLT == CR4_8
HLT == CR4_9
HLT == CR4_11
HLT == CR4_12
HLT == orig(HLT)
HLT == orig(EFL_8)
HLT == orig(EFL_13)
HLT == orig(CR0_1)
HLT == orig(CR0_2)
HLT == orig(CR0_3)
HLT == orig(CR0_5)
HLT == orig(CR0_7)
HLT == orig(CR0_18)
HLT == orig(CR0_20)
HLT == orig(CR4_6)
HLT == orig(CR4_8)
HLT == orig(CR4_9)
HLT == orig(CR4_11)
HLT == orig(CR4_12)
LDT == orig(LDT)
TR == orig(TR)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CC0 == orig(CC0)
EFER == orig(EFER)
(D_EFL_6 == 0)  <==>  (A20 > D_EFL_6)
(D_EFL_6 == 0)  <==>  (D_EFL_6 < orig(D_SMM))
(D_EFL_6 == 0)  <==>  (D_EFL_6 < orig(EFL_2))
(D_EFL_6 == 0)  <==>  (D_EFL_6 < orig(EFL_6))
(D_EFL_6 == 0)  <==>  (EFL_6 < orig(EFL_6))
(D_EFL_6 == 0)  ==>  (A20 <= D_EFL_4)
(D_EFL_6 == 0)  ==>  (A20 == D_EFL_11)
(D_EFL_6 == 0)  ==>  (A20 == orig(D_SMM))
(D_EFL_6 == 0)  ==>  (A20 == orig(EFL_2))
(D_EFL_6 == 0)  ==>  (A20 == orig(EFL_6))
(D_EFL_6 == 0)  ==>  (A20 > EFL_11)
(D_EFL_6 == 0)  ==>  (A20 > EFL_6)
(D_EFL_6 == 0)  ==>  (A20 > EFL_9)
(D_EFL_6 == 0)  ==>  (A20 > SMM)
(D_EFL_6 == 0)  ==>  (A20 > orig(EFL_11))
(D_EFL_6 == 0)  ==>  (A20 > orig(EFL_4))
(D_EFL_6 == 0)  ==>  (A20 >= D_EFL_2)
(D_EFL_6 == 0)  ==>  (A20 >= D_EFL_9)
(D_EFL_6 == 0)  ==>  (CR0_0 <= D_EFL_11)
(D_EFL_6 == 0)  ==>  (CR0_0 <= D_EFL_4)
(D_EFL_6 == 0)  ==>  (CR0_0 <= orig(D_SMM))
(D_EFL_6 == 0)  ==>  (CR0_0 <= orig(EFL_2))
(D_EFL_6 == 0)  ==>  (CR0_0 <= orig(EFL_6))
(D_EFL_6 == 0)  ==>  (CR0_0 >= D_EFL_6)
(D_EFL_6 == 0)  ==>  (CR0_0 >= orig(EFL_4))
(D_EFL_6 == 0)  ==>  (CR0_0 >= orig(EFL_9))
(D_EFL_6 == 0)  ==>  (CR0_0 >= orig(SMM))
(D_EFL_6 == 0)  ==>  (DS >= GS)
(D_EFL_6 == 0)  ==>  (D_CR0_0 >= orig(EFL_4))
(D_EFL_6 == 0)  ==>  (D_CR0_0 >= orig(SMM))
(D_EFL_6 == 0)  ==>  (D_EFL_11 == 1)
(D_EFL_6 == 0)  ==>  (D_EFL_11 > orig(EFL_11))
(D_EFL_6 == 0)  ==>  (D_EFL_11 > orig(EFL_4))
(D_EFL_6 == 0)  ==>  (D_EFL_11 >= D_SMM)
(D_EFL_6 == 0)  ==>  (D_EFL_11 >= orig(CR0_0))
(D_EFL_6 == 0)  ==>  (D_EFL_2 <= D_EFL_11)
(D_EFL_6 == 0)  ==>  (D_EFL_2 <= D_EFL_4)
(D_EFL_6 == 0)  ==>  (D_EFL_2 <= D_SMM)
(D_EFL_6 == 0)  ==>  (D_EFL_2 <= orig(D_SMM))
(D_EFL_6 == 0)  ==>  (D_EFL_2 <= orig(EFL_2))
(D_EFL_6 == 0)  ==>  (D_EFL_2 <= orig(EFL_6))
(D_EFL_6 == 0)  ==>  (D_EFL_2 >= D_EFL_6)
(D_EFL_6 == 0)  ==>  (D_EFL_2 >= orig(EFL_4))
(D_EFL_6 == 0)  ==>  (D_EFL_2 one of { 0, 1 })
(D_EFL_6 == 0)  ==>  (D_EFL_4 > D_EFL_6)
(D_EFL_6 == 0)  ==>  (D_EFL_4 > orig(EFL_11))
(D_EFL_6 == 0)  ==>  (D_EFL_4 > orig(EFL_4))
(D_EFL_6 == 0)  ==>  (D_EFL_4 >= D_EFL_11)
(D_EFL_6 == 0)  ==>  (D_EFL_4 >= D_EFL_9)
(D_EFL_6 == 0)  ==>  (D_EFL_4 >= D_SMM)
(D_EFL_6 == 0)  ==>  (D_EFL_4 >= orig(CR0_0))
(D_EFL_6 == 0)  ==>  (D_EFL_4 >= orig(D_SMM))
(D_EFL_6 == 0)  ==>  (D_EFL_4 >= orig(EFL_2))
(D_EFL_6 == 0)  ==>  (D_EFL_4 >= orig(EFL_6))
(D_EFL_6 == 0)  ==>  (D_EFL_4 >= orig(EFL_9))
(D_EFL_6 == 0)  ==>  (D_EFL_4 one of { 1, 2 })
(D_EFL_6 == 0)  ==>  (D_EFL_6 < D_EFL_11)
(D_EFL_6 == 0)  ==>  (D_EFL_6 <= D_CR0_0)
(D_EFL_6 == 0)  ==>  (D_EFL_6 <= D_EFL_9)
(D_EFL_6 == 0)  ==>  (D_EFL_6 <= D_SMM)
(D_EFL_6 == 0)  ==>  (D_EFL_6 <= orig(CR0_0))
(D_EFL_6 == 0)  ==>  (D_EFL_6 <= orig(EFL_9))
(D_EFL_6 == 0)  ==>  (D_EFL_6 <= orig(II))
(D_EFL_6 == 0)  ==>  (D_EFL_6 <= orig(SMM))
(D_EFL_6 == 0)  ==>  (D_EFL_9 <= D_EFL_11)
(D_EFL_6 == 0)  ==>  (D_EFL_9 <= orig(D_SMM))
(D_EFL_6 == 0)  ==>  (D_EFL_9 <= orig(EFL_2))
(D_EFL_6 == 0)  ==>  (D_EFL_9 <= orig(EFL_6))
(D_EFL_6 == 0)  ==>  (D_EFL_9 >= orig(EFL_4))
(D_EFL_6 == 0)  ==>  (D_EFL_9 one of { 0, 1 })
(D_EFL_6 == 0)  ==>  (D_SMM != orig(SMM))
(D_EFL_6 == 0)  ==>  (D_SMM <= orig(D_SMM))
(D_EFL_6 == 0)  ==>  (D_SMM <= orig(EFL_2))
(D_EFL_6 == 0)  ==>  (D_SMM <= orig(EFL_6))
(D_EFL_6 == 0)  ==>  (D_SMM one of { 0, 1 })
(D_EFL_6 == 0)  ==>  (EFL != orig(EFL))
(D_EFL_6 == 0)  ==>  (EFL_11 < D_EFL_11)
(D_EFL_6 == 0)  ==>  (EFL_11 < D_EFL_4)
(D_EFL_6 == 0)  ==>  (EFL_11 < orig(D_SMM))
(D_EFL_6 == 0)  ==>  (EFL_11 < orig(EFL_2))
(D_EFL_6 == 0)  ==>  (EFL_11 < orig(EFL_6))
(D_EFL_6 == 0)  ==>  (EFL_11 <= D_EFL_2)
(D_EFL_6 == 0)  ==>  (EFL_11 <= orig(EFL_9))
(D_EFL_6 == 0)  ==>  (EFL_11 <= orig(II))
(D_EFL_6 == 0)  ==>  (EFL_11 <= orig(SMM))
(D_EFL_6 == 0)  ==>  (EFL_11 == 0)
(D_EFL_6 == 0)  ==>  (EFL_2 <= D_EFL_11)
(D_EFL_6 == 0)  ==>  (EFL_2 <= D_EFL_4)
(D_EFL_6 == 0)  ==>  (EFL_2 <= orig(EFL_2))
(D_EFL_6 == 0)  ==>  (EFL_2 <= orig(EFL_6))
(D_EFL_6 == 0)  ==>  (EFL_2 == D_EFL_2)
(D_EFL_6 == 0)  ==>  (EFL_2 >= D_EFL_6)
(D_EFL_6 == 0)  ==>  (EFL_2 >= EFL_11)
(D_EFL_6 == 0)  ==>  (EFL_2 >= orig(EFL_11))
(D_EFL_6 == 0)  ==>  (EFL_2 >= orig(EFL_4))
(D_EFL_6 == 0)  ==>  (EFL_2 >= orig(II))
(D_EFL_6 == 0)  ==>  (EFL_4 < D_EFL_4)
(D_EFL_6 == 0)  ==>  (EFL_4 <= orig(EFL_2))
(D_EFL_6 == 0)  ==>  (EFL_4 <= orig(EFL_6))
(D_EFL_6 == 0)  ==>  (EFL_4 >= D_EFL_6)
(D_EFL_6 == 0)  ==>  (EFL_4 >= EFL_11)
(D_EFL_6 == 0)  ==>  (EFL_4 >= EFL_6)
(D_EFL_6 == 0)  ==>  (EFL_4 >= EFL_9)
(D_EFL_6 == 0)  ==>  (EFL_4 >= orig(EFL_11))
(D_EFL_6 == 0)  ==>  (EFL_4 >= orig(EFL_4))
(D_EFL_6 == 0)  ==>  (EFL_6 < D_EFL_11)
(D_EFL_6 == 0)  ==>  (EFL_6 < D_EFL_4)
(D_EFL_6 == 0)  ==>  (EFL_6 < orig(D_SMM))
(D_EFL_6 == 0)  ==>  (EFL_6 < orig(EFL_2))
(D_EFL_6 == 0)  ==>  (EFL_6 <= CR0_0)
(D_EFL_6 == 0)  ==>  (EFL_6 <= D_CR0_0)
(D_EFL_6 == 0)  ==>  (EFL_6 <= D_EFL_9)
(D_EFL_6 == 0)  ==>  (EFL_6 <= orig(CR0_0))
(D_EFL_6 == 0)  ==>  (EFL_6 <= orig(EFL_9))
(D_EFL_6 == 0)  ==>  (EFL_6 <= orig(II))
(D_EFL_6 == 0)  ==>  (EFL_6 <= orig(SMM))
(D_EFL_6 == 0)  ==>  (EFL_6 == 0)
(D_EFL_6 == 0)  ==>  (EFL_9 < D_EFL_11)
(D_EFL_6 == 0)  ==>  (EFL_9 < D_EFL_4)
(D_EFL_6 == 0)  ==>  (EFL_9 < orig(D_SMM))
(D_EFL_6 == 0)  ==>  (EFL_9 < orig(EFL_2))
(D_EFL_6 == 0)  ==>  (EFL_9 < orig(EFL_6))
(D_EFL_6 == 0)  ==>  (EFL_9 <= CR0_0)
(D_EFL_6 == 0)  ==>  (EFL_9 <= D_CR0_0)
(D_EFL_6 == 0)  ==>  (EFL_9 <= orig(CR0_0))
(D_EFL_6 == 0)  ==>  (EFL_9 <= orig(EFL_9))
(D_EFL_6 == 0)  ==>  (EFL_9 <= orig(II))
(D_EFL_6 == 0)  ==>  (EFL_9 <= orig(SMM))
(D_EFL_6 == 0)  ==>  (EFL_9 == 0)
(D_EFL_6 == 0)  ==>  (EIP != orig(EIP))
(D_EFL_6 == 0)  ==>  (ES >= GS)
(D_EFL_6 == 0)  ==>  (FS == GS)
(D_EFL_6 == 0)  ==>  (GDT == orig(GDT))
(D_EFL_6 == 0)  ==>  (HLT < D_EFL_11)
(D_EFL_6 == 0)  ==>  (HLT < D_EFL_4)
(D_EFL_6 == 0)  ==>  (HLT < orig(D_SMM))
(D_EFL_6 == 0)  ==>  (HLT < orig(EFL_2))
(D_EFL_6 == 0)  ==>  (HLT < orig(EFL_6))
(D_EFL_6 == 0)  ==>  (II < A20)
(D_EFL_6 == 0)  ==>  (II < D_EFL_11)
(D_EFL_6 == 0)  ==>  (II < D_EFL_4)
(D_EFL_6 == 0)  ==>  (II < orig(D_SMM))
(D_EFL_6 == 0)  ==>  (II < orig(EFL_2))
(D_EFL_6 == 0)  ==>  (II < orig(EFL_6))
(D_EFL_6 == 0)  ==>  (II <= CR0_0)
(D_EFL_6 == 0)  ==>  (II <= D_CR0_0)
(D_EFL_6 == 0)  ==>  (II <= EFL_4)
(D_EFL_6 == 0)  ==>  (II <= orig(CR0_0))
(D_EFL_6 == 0)  ==>  (II <= orig(EFL_9))
(D_EFL_6 == 0)  ==>  (II <= orig(II))
(D_EFL_6 == 0)  ==>  (II <= orig(SMM))
(D_EFL_6 == 0)  ==>  (II == 0)
(D_EFL_6 == 0)  ==>  (II == D_EFL_6)
(D_EFL_6 == 0)  ==>  (II == EFL_11)
(D_EFL_6 == 0)  ==>  (II == EFL_6)
(D_EFL_6 == 0)  ==>  (II == EFL_9)
(D_EFL_6 == 0)  ==>  (II == HLT)
(D_EFL_6 == 0)  ==>  (II == SMM)
(D_EFL_6 == 0)  ==>  (II == orig(EFL_11))
(D_EFL_6 == 0)  ==>  (II == orig(EFL_4))
(D_EFL_6 == 0)  ==>  (SMM < D_EFL_11)
(D_EFL_6 == 0)  ==>  (SMM < D_EFL_4)
(D_EFL_6 == 0)  ==>  (SMM < orig(D_SMM))
(D_EFL_6 == 0)  ==>  (SMM < orig(EFL_2))
(D_EFL_6 == 0)  ==>  (SMM < orig(EFL_6))
(D_EFL_6 == 0)  ==>  (SMM <= EFL_4)
(D_EFL_6 == 0)  ==>  (SMM <= orig(EFL_9))
(D_EFL_6 == 0)  ==>  (SMM <= orig(II))
(D_EFL_6 == 0)  ==>  (SMM == 0)
(D_EFL_6 == 0)  ==>  (SS >= GS)
(D_EFL_6 == 0)  ==>  (orig(CR0_0) <= orig(D_SMM))
(D_EFL_6 == 0)  ==>  (orig(DS) >= orig(GS))
(D_EFL_6 == 0)  ==>  (orig(D_SMM) == 1)
(D_EFL_6 == 0)  ==>  (orig(EFL_11) < orig(D_SMM))
(D_EFL_6 == 0)  ==>  (orig(EFL_11) == 0)
(D_EFL_6 == 0)  ==>  (orig(EFL_2) == 1)
(D_EFL_6 == 0)  ==>  (orig(EFL_2) > orig(EFL_11))
(D_EFL_6 == 0)  ==>  (orig(EFL_2) > orig(EFL_4))
(D_EFL_6 == 0)  ==>  (orig(EFL_2) >= orig(CR0_0))
(D_EFL_6 == 0)  ==>  (orig(EFL_2) >= orig(EFL_9))
(D_EFL_6 == 0)  ==>  (orig(EFL_4) < orig(D_SMM))
(D_EFL_6 == 0)  ==>  (orig(EFL_4) < orig(EFL_6))
(D_EFL_6 == 0)  ==>  (orig(EFL_4) <= orig(CR0_0))
(D_EFL_6 == 0)  ==>  (orig(EFL_4) <= orig(EFL_9))
(D_EFL_6 == 0)  ==>  (orig(EFL_4) == 0)
(D_EFL_6 == 0)  ==>  (orig(EFL_6) == 1)
(D_EFL_6 == 0)  ==>  (orig(EFL_6) > orig(EFL_11))
(D_EFL_6 == 0)  ==>  (orig(EFL_6) >= orig(CR0_0))
(D_EFL_6 == 0)  ==>  (orig(EFL_6) >= orig(EFL_9))
(D_EFL_6 == 0)  ==>  (orig(EFL_9) >= orig(EFL_11))
(D_EFL_6 == 0)  ==>  (orig(ES) >= orig(GS))
(D_EFL_6 == 0)  ==>  (orig(FS) == orig(GS))
(D_EFL_6 == 0)  ==>  (orig(II) <= orig(EFL_2))
(D_EFL_6 == 0)  ==>  (orig(II) <= orig(EFL_6))
(D_EFL_6 == 0)  ==>  (orig(II) >= orig(EFL_11))
(D_EFL_6 == 0)  ==>  (orig(II) >= orig(EFL_4))
(D_EFL_6 == 0)  ==>  (orig(SMM) <= orig(EFL_2))
(D_EFL_6 == 0)  ==>  (orig(SMM) <= orig(EFL_6))
(D_EFL_6 == 0)  ==>  (orig(SMM) >= orig(EFL_11))
(D_EFL_6 == 0)  ==>  (orig(SMM) >= orig(EFL_4))
(D_EFL_6 == 0)  ==>  (orig(SS) == orig(DS))
(D_EFL_6 == 0)  ==>  (orig(SS) >= orig(GS))
(D_EFL_6 one of { 1, 2 })  <==>  (A20 <= D_EFL_6)
(D_EFL_6 one of { 1, 2 })  <==>  (D_EFL_6 >= orig(D_SMM))
(D_EFL_6 one of { 1, 2 })  <==>  (D_EFL_6 >= orig(EFL_2))
(D_EFL_6 one of { 1, 2 })  <==>  (D_EFL_6 >= orig(EFL_6))
(D_EFL_6 one of { 1, 2 })  <==>  (EFL_6 >= orig(EFL_6))
(D_EFL_6 one of { 1, 2 })  <==>  (HLT < D_EFL_6)
(D_EFL_6 one of { 1, 2 })  ==>  (A20 == D_SMM)
(D_EFL_6 one of { 1, 2 })  ==>  (CR0_0 <= D_EFL_6)
(D_EFL_6 one of { 1, 2 })  ==>  (CR0_0 <= D_SMM)
(D_EFL_6 one of { 1, 2 })  ==>  (D_EFL_11 one of { 0, 1, 2 })
(D_EFL_6 one of { 1, 2 })  ==>  (D_EFL_2 >= orig(EFL_6))
(D_EFL_6 one of { 1, 2 })  ==>  (D_EFL_2 >= orig(SMM))
(D_EFL_6 one of { 1, 2 })  ==>  (D_EFL_2 one of { 0, 1, 2 })
(D_EFL_6 one of { 1, 2 })  ==>  (D_EFL_4 one of { 0, 1, 2 })
(D_EFL_6 one of { 1, 2 })  ==>  (D_EFL_6 >= D_SMM)
(D_EFL_6 one of { 1, 2 })  ==>  (D_EFL_6 >= orig(CR0_0))
(D_EFL_6 one of { 1, 2 })  ==>  (D_EFL_6 >= orig(EFL_9))
(D_EFL_6 one of { 1, 2 })  ==>  (D_EFL_6 >= orig(II))
(D_EFL_6 one of { 1, 2 })  ==>  (D_EFL_6 >= orig(SMM))
(D_EFL_6 one of { 1, 2 })  ==>  (D_EFL_9 one of { 0, 1, 2 })
(D_EFL_6 one of { 1, 2 })  ==>  (D_SMM == 1)
(D_EFL_6 one of { 1, 2 })  ==>  (D_SMM >= orig(CR0_0))
(D_EFL_6 one of { 1, 2 })  ==>  (D_SMM >= orig(D_SMM))
(D_EFL_6 one of { 1, 2 })  ==>  (D_SMM >= orig(EFL_2))
(D_EFL_6 one of { 1, 2 })  ==>  (D_SMM >= orig(EFL_6))
(D_EFL_6 one of { 1, 2 })  ==>  (D_SMM >= orig(SMM))
(D_EFL_6 one of { 1, 2 })  ==>  (EFL_11 one of { 0, 1 })
(D_EFL_6 one of { 1, 2 })  ==>  (EFL_2 <= D_EFL_6)
(D_EFL_6 one of { 1, 2 })  ==>  (EFL_2 >= orig(EFL_6))
(D_EFL_6 one of { 1, 2 })  ==>  (EFL_2 >= orig(SMM))
(D_EFL_6 one of { 1, 2 })  ==>  (EFL_4 <= D_EFL_6)
(D_EFL_6 one of { 1, 2 })  ==>  (EFL_6 one of { 0, 1 })
(D_EFL_6 one of { 1, 2 })  ==>  (EFL_9 one of { 0, 1 })
(D_EFL_6 one of { 1, 2 })  ==>  (HLT < D_SMM)
(D_EFL_6 one of { 1, 2 })  ==>  (II one of { 0, 1 })
(D_EFL_6 one of { 1, 2 })  ==>  (SMM one of { 0, 1 })
(D_EFL_6 one of { 1, 2 })  ==>  (orig(D_SMM) one of { 0, 1 })
(D_EFL_6 one of { 1, 2 })  ==>  (orig(EFL) >= 2)
(D_EFL_6 one of { 1, 2 })  ==>  (orig(EFL_11) one of { 0, 1 })
(D_EFL_6 one of { 1, 2 })  ==>  (orig(EFL_2) one of { 0, 1 })
(D_EFL_6 one of { 1, 2 })  ==>  (orig(EFL_4) one of { 0, 1 })
(D_EFL_6 one of { 1, 2 })  ==>  (orig(EFL_6) one of { 0, 1 })
(EFL_6 == 0)  <==>  (A20 > EFL_6)
(EFL_6 == 0)  <==>  (EFL_6 < D_EFL_11)
(EFL_6 == 0)  <==>  (EFL_6 <= EFL_11)
(EFL_6 == 0)  <==>  (EFL_6 <= orig(II))
(EFL_6 == 0)  ==>  (A20 <= D_EFL_11)
(EFL_6 == 0)  ==>  (A20 > EFL_9)
(EFL_6 == 0)  ==>  (A20 >= D_EFL_6)
(EFL_6 == 0)  ==>  (A20 >= D_EFL_9)
(EFL_6 == 0)  ==>  (CR0_0 <= D_EFL_11)
(EFL_6 == 0)  ==>  (CR0_0 >= orig(EFL_9))
(EFL_6 == 0)  ==>  (CR0_0 >= orig(SMM))
(EFL_6 == 0)  ==>  (DS >= GS)
(EFL_6 == 0)  ==>  (D_CR0_0 >= orig(SMM))
(EFL_6 == 0)  ==>  (D_CR0_0 one of { 0, 1, 2 })
(EFL_6 == 0)  ==>  (D_EFL_11 >= D_SMM)
(EFL_6 == 0)  ==>  (D_EFL_11 >= orig(CR0_0))
(EFL_6 == 0)  ==>  (D_EFL_11 >= orig(D_SMM))
(EFL_6 == 0)  ==>  (D_EFL_11 >= orig(EFL_11))
(EFL_6 == 0)  ==>  (D_EFL_11 >= orig(EFL_4))
(EFL_6 == 0)  ==>  (D_EFL_11 one of { 1, 2 })
(EFL_6 == 0)  ==>  (D_EFL_2 % D_EFL_11 == 0)
(EFL_6 == 0)  ==>  (D_EFL_2 one of { 0, 1, 2 })
(EFL_6 == 0)  ==>  (D_EFL_4 >= orig(EFL_11))
(EFL_6 == 0)  ==>  (D_EFL_4 >= orig(EFL_6))
(EFL_6 == 0)  ==>  (D_EFL_6 != orig(EFL_6))
(EFL_6 == 0)  ==>  (D_EFL_6 <= D_EFL_11)
(EFL_6 == 0)  ==>  (D_EFL_6 <= D_SMM)
(EFL_6 == 0)  ==>  (D_EFL_6 one of { 0, 1 })
(EFL_6 == 0)  ==>  (D_EFL_9 <= D_EFL_11)
(EFL_6 == 0)  ==>  (D_EFL_9 one of { 0, 1 })
(EFL_6 == 0)  ==>  (D_SMM one of { 0, 1 })
(EFL_6 == 0)  ==>  (EFL >= 2)
(EFL_6 == 0)  ==>  (EFL_11 >= orig(EFL_11))
(EFL_6 == 0)  ==>  (EFL_11 one of { 0, 1 })
(EFL_6 == 0)  ==>  (EFL_2 <= D_EFL_11)
(EFL_6 == 0)  ==>  (EFL_2 one of { 0, 1 })
(EFL_6 == 0)  ==>  (EFL_4 >= EFL_6)
(EFL_6 == 0)  ==>  (EFL_4 >= EFL_9)
(EFL_6 == 0)  ==>  (EFL_6 <= CR0_0)
(EFL_6 == 0)  ==>  (EFL_6 <= D_CR0_0)
(EFL_6 == 0)  ==>  (EFL_6 <= D_EFL_4)
(EFL_6 == 0)  ==>  (EFL_6 <= D_EFL_9)
(EFL_6 == 0)  ==>  (EFL_6 <= orig(CR0_0))
(EFL_6 == 0)  ==>  (EFL_6 <= orig(EFL_11))
(EFL_6 == 0)  ==>  (EFL_6 <= orig(EFL_2))
(EFL_6 == 0)  ==>  (EFL_6 <= orig(EFL_4))
(EFL_6 == 0)  ==>  (EFL_6 <= orig(EFL_6))
(EFL_6 == 0)  ==>  (EFL_6 <= orig(EFL_9))
(EFL_6 == 0)  ==>  (EFL_6 <= orig(SMM))
(EFL_6 == 0)  ==>  (EFL_9 < D_EFL_11)
(EFL_6 == 0)  ==>  (EFL_9 <= CR0_0)
(EFL_6 == 0)  ==>  (EFL_9 <= D_CR0_0)
(EFL_6 == 0)  ==>  (EFL_9 <= D_EFL_4)
(EFL_6 == 0)  ==>  (EFL_9 <= EFL_11)
(EFL_6 == 0)  ==>  (EFL_9 <= orig(CR0_0))
(EFL_6 == 0)  ==>  (EFL_9 <= orig(EFL_11))
(EFL_6 == 0)  ==>  (EFL_9 <= orig(EFL_2))
(EFL_6 == 0)  ==>  (EFL_9 <= orig(EFL_4))
(EFL_6 == 0)  ==>  (EFL_9 <= orig(EFL_6))
(EFL_6 == 0)  ==>  (EFL_9 <= orig(EFL_9))
(EFL_6 == 0)  ==>  (EFL_9 <= orig(II))
(EFL_6 == 0)  ==>  (EFL_9 <= orig(SMM))
(EFL_6 == 0)  ==>  (EFL_9 == 0)
(EFL_6 == 0)  ==>  (ES >= GS)
(EFL_6 == 0)  ==>  (HLT < D_EFL_11)
(EFL_6 == 0)  ==>  (II < A20)
(EFL_6 == 0)  ==>  (II < D_EFL_11)
(EFL_6 == 0)  ==>  (II <= CR0_0)
(EFL_6 == 0)  ==>  (II <= D_CR0_0)
(EFL_6 == 0)  ==>  (II <= D_EFL_4)
(EFL_6 == 0)  ==>  (II <= EFL_11)
(EFL_6 == 0)  ==>  (II <= EFL_4)
(EFL_6 == 0)  ==>  (II <= SMM)
(EFL_6 == 0)  ==>  (II <= orig(CR0_0))
(EFL_6 == 0)  ==>  (II <= orig(EFL_11))
(EFL_6 == 0)  ==>  (II <= orig(EFL_2))
(EFL_6 == 0)  ==>  (II <= orig(EFL_4))
(EFL_6 == 0)  ==>  (II <= orig(EFL_6))
(EFL_6 == 0)  ==>  (II <= orig(EFL_9))
(EFL_6 == 0)  ==>  (II <= orig(II))
(EFL_6 == 0)  ==>  (II <= orig(SMM))
(EFL_6 == 0)  ==>  (II == 0)
(EFL_6 == 0)  ==>  (II == EFL_6)
(EFL_6 == 0)  ==>  (II == EFL_9)
(EFL_6 == 0)  ==>  (II == HLT)
(EFL_6 == 0)  ==>  (SMM >= EFL_6)
(EFL_6 == 0)  ==>  (SMM >= EFL_9)
(EFL_6 == 0)  ==>  (SS >= GS)
(EFL_6 == 0)  ==>  (orig(DS) >= orig(GS))
(EFL_6 == 0)  ==>  (orig(D_SMM) one of { 0, 1 })
(EFL_6 == 0)  ==>  (orig(ES) >= orig(GS))
(EFL_6 == 0)  ==>  (orig(II) one of { 0, 1 })
(EFL_6 == 0)  ==>  (orig(SMM) <= orig(EFL_2))
(EFL_6 == 0)  ==>  (orig(SS) >= orig(GS))
(EFL_6 == 1)  <==>  (A20 == EFL_6)
(EFL_6 == 1)  <==>  (EFL_6 > EFL_11)
(EFL_6 == 1)  <==>  (EFL_6 > orig(II))
(EFL_6 == 1)  <==>  (EFL_6 >= D_EFL_11)
(EFL_6 == 1)  <==>  (HLT < EFL_6)
(EFL_6 == 1)  ==>  (A20 <= D_EFL_2)
(EFL_6 == 1)  ==>  (A20 <= D_EFL_6)
(EFL_6 == 1)  ==>  (A20 == D_SMM)
(EFL_6 == 1)  ==>  (A20 == EFL_2)
(EFL_6 == 1)  ==>  (A20 == orig(D_SMM))
(EFL_6 == 1)  ==>  (A20 > EFL_11)
(EFL_6 == 1)  ==>  (A20 > orig(II))
(EFL_6 == 1)  ==>  (A20 >= D_CR0_0)
(EFL_6 == 1)  ==>  (A20 >= D_EFL_11)
(EFL_6 == 1)  ==>  (CR0 <= orig(CR0))
(EFL_6 == 1)  ==>  (CR0_0 <= D_EFL_2)
(EFL_6 == 1)  ==>  (CR0_0 <= D_EFL_6)
(EFL_6 == 1)  ==>  (CR0_0 <= D_EFL_9)
(EFL_6 == 1)  ==>  (CR0_0 <= D_SMM)
(EFL_6 == 1)  ==>  (CR0_0 <= orig(CR0_0))
(EFL_6 == 1)  ==>  (CR0_0 <= orig(D_SMM))
(EFL_6 == 1)  ==>  (CR0_0 >= orig(II))
(EFL_6 == 1)  ==>  (D_CR0_0 <= D_SMM)
(EFL_6 == 1)  ==>  (D_CR0_0 <= orig(D_SMM))
(EFL_6 == 1)  ==>  (D_CR0_0 one of { 0, 1 })
(EFL_6 == 1)  ==>  (D_EFL_11 != orig(EFL_11))
(EFL_6 == 1)  ==>  (D_EFL_11 <= D_SMM)
(EFL_6 == 1)  ==>  (D_EFL_11 <= orig(D_SMM))
(EFL_6 == 1)  ==>  (D_EFL_11 one of { 0, 1 })
(EFL_6 == 1)  ==>  (D_EFL_2 <= D_EFL_6)
(EFL_6 == 1)  ==>  (D_EFL_2 > orig(EFL_11))
(EFL_6 == 1)  ==>  (D_EFL_2 > orig(II))
(EFL_6 == 1)  ==>  (D_EFL_2 >= D_CR0_0)
(EFL_6 == 1)  ==>  (D_EFL_2 >= D_EFL_11)
(EFL_6 == 1)  ==>  (D_EFL_2 >= D_SMM)
(EFL_6 == 1)  ==>  (D_EFL_2 >= orig(CR0_0))
(EFL_6 == 1)  ==>  (D_EFL_2 >= orig(D_SMM))
(EFL_6 == 1)  ==>  (D_EFL_2 >= orig(EFL_2))
(EFL_6 == 1)  ==>  (D_EFL_2 >= orig(EFL_4))
(EFL_6 == 1)  ==>  (D_EFL_2 >= orig(EFL_6))
(EFL_6 == 1)  ==>  (D_EFL_2 >= orig(SMM))
(EFL_6 == 1)  ==>  (D_EFL_2 one of { 1, 2 })
(EFL_6 == 1)  ==>  (D_EFL_4 >= orig(EFL_9))
(EFL_6 == 1)  ==>  (D_EFL_6 > orig(EFL_11))
(EFL_6 == 1)  ==>  (D_EFL_6 > orig(II))
(EFL_6 == 1)  ==>  (D_EFL_6 >= D_CR0_0)
(EFL_6 == 1)  ==>  (D_EFL_6 >= D_EFL_11)
(EFL_6 == 1)  ==>  (D_EFL_6 >= D_SMM)
(EFL_6 == 1)  ==>  (D_EFL_6 >= orig(CR0_0))
(EFL_6 == 1)  ==>  (D_EFL_6 >= orig(D_SMM))
(EFL_6 == 1)  ==>  (D_EFL_6 >= orig(EFL_2))
(EFL_6 == 1)  ==>  (D_EFL_6 >= orig(EFL_6))
(EFL_6 == 1)  ==>  (D_EFL_6 >= orig(EFL_9))
(EFL_6 == 1)  ==>  (D_EFL_6 >= orig(SMM))
(EFL_6 == 1)  ==>  (D_EFL_6 one of { 1, 2 })
(EFL_6 == 1)  ==>  (D_EFL_9 >= orig(EFL_4))
(EFL_6 == 1)  ==>  (D_EFL_9 one of { 0, 1, 2 })
(EFL_6 == 1)  ==>  (D_SMM == 1)
(EFL_6 == 1)  ==>  (D_SMM > orig(II))
(EFL_6 == 1)  ==>  (D_SMM >= orig(CR0_0))
(EFL_6 == 1)  ==>  (D_SMM >= orig(EFL_2))
(EFL_6 == 1)  ==>  (D_SMM >= orig(EFL_6))
(EFL_6 == 1)  ==>  (D_SMM >= orig(SMM))
(EFL_6 == 1)  ==>  (EFL_11 < D_EFL_2)
(EFL_6 == 1)  ==>  (EFL_11 < D_EFL_6)
(EFL_6 == 1)  ==>  (EFL_11 < D_SMM)
(EFL_6 == 1)  ==>  (EFL_11 < orig(D_SMM))
(EFL_6 == 1)  ==>  (EFL_11 <= D_EFL_4)
(EFL_6 == 1)  ==>  (EFL_11 <= orig(EFL_11))
(EFL_6 == 1)  ==>  (EFL_11 <= orig(EFL_2))
(EFL_6 == 1)  ==>  (EFL_11 <= orig(EFL_4))
(EFL_6 == 1)  ==>  (EFL_11 <= orig(EFL_6))
(EFL_6 == 1)  ==>  (EFL_11 <= orig(EFL_9))
(EFL_6 == 1)  ==>  (EFL_11 <= orig(SMM))
(EFL_6 == 1)  ==>  (EFL_11 == 0)
(EFL_6 == 1)  ==>  (EFL_2 <= D_EFL_6)
(EFL_6 == 1)  ==>  (EFL_2 == 1)
(EFL_6 == 1)  ==>  (EFL_2 > EFL_11)
(EFL_6 == 1)  ==>  (EFL_2 > orig(II))
(EFL_6 == 1)  ==>  (EFL_2 >= CR0_0)
(EFL_6 == 1)  ==>  (EFL_2 >= D_CR0_0)
(EFL_6 == 1)  ==>  (EFL_2 >= D_EFL_11)
(EFL_6 == 1)  ==>  (EFL_2 >= EFL_4)
(EFL_6 == 1)  ==>  (EFL_2 >= orig(CR0_0))
(EFL_6 == 1)  ==>  (EFL_2 >= orig(EFL_11))
(EFL_6 == 1)  ==>  (EFL_2 >= orig(EFL_2))
(EFL_6 == 1)  ==>  (EFL_2 >= orig(EFL_4))
(EFL_6 == 1)  ==>  (EFL_2 >= orig(EFL_6))
(EFL_6 == 1)  ==>  (EFL_2 >= orig(SMM))
(EFL_6 == 1)  ==>  (EFL_4 <= CR0_0)
(EFL_6 == 1)  ==>  (EFL_4 <= D_EFL_2)
(EFL_6 == 1)  ==>  (EFL_4 <= D_EFL_6)
(EFL_6 == 1)  ==>  (EFL_4 <= EFL_6)
(EFL_6 == 1)  ==>  (EFL_4 <= orig(CR0_0))
(EFL_6 == 1)  ==>  (EFL_4 <= orig(EFL_2))
(EFL_6 == 1)  ==>  (EFL_4 <= orig(EFL_6))
(EFL_6 == 1)  ==>  (EFL_4 >= EFL_11)
(EFL_6 == 1)  ==>  (EFL_4 >= orig(II))
(EFL_6 == 1)  ==>  (EFL_6 >= CR0_0)
(EFL_6 == 1)  ==>  (EFL_6 >= D_CR0_0)
(EFL_6 == 1)  ==>  (EFL_6 >= orig(CR0_0))
(EFL_6 == 1)  ==>  (EFL_6 >= orig(EFL_11))
(EFL_6 == 1)  ==>  (EFL_6 >= orig(EFL_2))
(EFL_6 == 1)  ==>  (EFL_6 >= orig(EFL_4))
(EFL_6 == 1)  ==>  (EFL_6 >= orig(EFL_6))
(EFL_6 == 1)  ==>  (EFL_6 >= orig(EFL_9))
(EFL_6 == 1)  ==>  (EFL_6 >= orig(SMM))
(EFL_6 == 1)  ==>  (EFL_9 >= EFL_11)
(EFL_6 == 1)  ==>  (EFL_9 >= orig(II))
(EFL_6 == 1)  ==>  (EFL_9 one of { 0, 1 })
(EFL_6 == 1)  ==>  (FS <= GS)
(EFL_6 == 1)  ==>  (FS <= orig(DS))
(EFL_6 == 1)  ==>  (FS <= orig(ES))
(EFL_6 == 1)  ==>  (FS <= orig(FS))
(EFL_6 == 1)  ==>  (FS <= orig(SS))
(EFL_6 == 1)  ==>  (HLT < D_EFL_2)
(EFL_6 == 1)  ==>  (HLT < D_EFL_6)
(EFL_6 == 1)  ==>  (HLT < D_SMM)
(EFL_6 == 1)  ==>  (HLT < EFL_2)
(EFL_6 == 1)  ==>  (HLT < orig(D_SMM))
(EFL_6 == 1)  ==>  (HLT == EFL_11)
(EFL_6 == 1)  ==>  (HLT == orig(II))
(EFL_6 == 1)  ==>  (II >= EFL_11)
(EFL_6 == 1)  ==>  (II >= orig(II))
(EFL_6 == 1)  ==>  (II one of { 0, 1 })
(EFL_6 == 1)  ==>  (SMM <= EFL_6)
(EFL_6 == 1)  ==>  (SMM <= orig(EFL_6))
(EFL_6 == 1)  ==>  (SMM >= EFL_11)
(EFL_6 == 1)  ==>  (SMM >= orig(II))
(EFL_6 == 1)  ==>  (SS <= orig(DS))
(EFL_6 == 1)  ==>  (SS <= orig(SS))
(EFL_6 == 1)  ==>  (orig(CR0_0) <= orig(D_SMM))
(EFL_6 == 1)  ==>  (orig(D_SMM) == 1)
(EFL_6 == 1)  ==>  (orig(EFL_2) >= orig(EFL_9))
(EFL_6 == 1)  ==>  (orig(EFL_4) >= orig(EFL_11))
(EFL_6 == 1)  ==>  (orig(EFL_6) >= orig(EFL_9))
(EFL_6 == 1)  ==>  (orig(II) < orig(D_SMM))
(EFL_6 == 1)  ==>  (orig(II) <= orig(CR0_0))
(EFL_6 == 1)  ==>  (orig(II) <= orig(EFL_11))
(EFL_6 == 1)  ==>  (orig(II) <= orig(EFL_2))
(EFL_6 == 1)  ==>  (orig(II) <= orig(EFL_4))
(EFL_6 == 1)  ==>  (orig(II) <= orig(EFL_6))
(EFL_6 == 1)  ==>  (orig(II) <= orig(EFL_9))
(EFL_6 == 1)  ==>  (orig(II) <= orig(SMM))
(EFL_6 == 1)  ==>  (orig(II) == 0)
ADDR != 0
ADDR >= -1
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II one of { 0, 1 }
A20 == 1
SMM one of { 0, 1 }
HLT == 0
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
EFL_11 one of { 0, 1 }
CR0_0 one of { 0, 1 }
D_EFL_2 one of { 0, 1, 2 }
D_EFL_4 one of { 0, 1, 2 }
D_EFL_6 one of { 0, 1, 2 }
D_EFL_9 one of { 0, 1, 2 }
D_EFL_11 one of { 0, 1, 2 }
D_CR0_0 one of { 0, 1, 2 }
D_SMM one of { 0, 1 }
ADDR != EIP
ADDR != orig(ADDR)
ADDR != orig(EIP)
II <= A20
II >= HLT
II <= EFL_2
II <= EFL_6
II <= D_EFL_2
II <= D_EFL_6
II <= D_EFL_9
II <= D_EFL_11
II <= D_SMM
II <= orig(D_SMM)
A20 >= SMM
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= EFL_11
A20 >= CR0_0
A20 >= D_SMM
A20 >= orig(II)
A20 >= orig(SMM)
A20 >= orig(EFL_2)
A20 >= orig(EFL_4)
A20 >= orig(EFL_6)
A20 >= orig(EFL_9)
A20 >= orig(EFL_11)
A20 >= orig(CR0_0)
A20 >= orig(D_SMM)
SMM >= HLT
SMM <= EFL_2
SMM <= CR0_0
SMM <= D_EFL_2
SMM <= D_EFL_4
SMM <= D_EFL_6
SMM <= D_EFL_9
SMM <= D_EFL_11
SMM <= D_CR0_0
SMM <= D_SMM
SMM <= orig(SMM)
SMM <= orig(EFL_2)
SMM <= orig(CR0_0)
SMM <= orig(D_SMM)
HLT <= EFL_2
HLT <= EFL_4
HLT <= EFL_6
HLT <= EFL_9
HLT <= EFL_11
HLT <= CR0_0
HLT <= D_EFL_2
HLT <= D_EFL_4
HLT <= D_EFL_6
HLT <= D_EFL_9
HLT <= D_EFL_11
HLT <= D_CR0_0
HLT <= D_SMM
HLT <= orig(II)
HLT <= orig(SMM)
HLT <= orig(EFL_2)
HLT <= orig(EFL_4)
HLT <= orig(EFL_6)
HLT <= orig(EFL_9)
HLT <= orig(EFL_11)
HLT <= orig(CR0_0)
HLT <= orig(D_SMM)
ES != CS
ES >= FS
ES > LDT
ES > TR
ES != orig(CS)
CS != SS
CS != DS
CS != FS
CS != GS
CS > LDT
CS > TR
CS != orig(ES)
CS != orig(SS)
CS != orig(DS)
CS != orig(FS)
CS != orig(GS)
SS <= DS
SS >= FS
SS > LDT
SS > TR
SS != orig(CS)
DS >= FS
DS > LDT
DS > TR
DS != orig(CS)
FS > LDT
FS > TR
FS != orig(CS)
GS > LDT
GS > TR
GS != orig(CS)
LDT < TR
LDT < orig(ES)
LDT < orig(CS)
LDT < orig(SS)
LDT < orig(DS)
LDT < orig(FS)
LDT < orig(GS)
TR < orig(ES)
TR < orig(CS)
TR < orig(SS)
TR < orig(DS)
TR < orig(FS)
TR < orig(GS)
GDT != IDT
GDT <= orig(GDT)
GDT != orig(IDT)
IDT != orig(GDT)
IDT <= orig(IDT)
EFL_2 >= EFL_6
EFL_2 >= EFL_9
EFL_2 <= D_EFL_2
EFL_2 <= D_SMM
EFL_2 >= orig(EFL_9)
EFL_2 <= orig(D_SMM)
EFL_4 <= D_EFL_4
EFL_4 <= D_EFL_9
EFL_4 <= D_EFL_11
EFL_4 <= D_CR0_0
EFL_4 <= D_SMM
EFL_4 <= orig(D_SMM)
EFL_6 >= EFL_9
EFL_6 <= D_EFL_2
EFL_6 <= D_EFL_6
EFL_6 <= D_SMM
EFL_6 <= orig(D_SMM)
EFL_9 <= D_EFL_2
EFL_9 <= D_EFL_6
EFL_9 <= D_EFL_9
EFL_9 <= D_EFL_11
EFL_9 <= D_SMM
EFL_9 <= orig(D_SMM)
EFL_11 <= CR0_0
EFL_11 <= D_EFL_6
EFL_11 <= D_EFL_9
EFL_11 <= D_EFL_11
EFL_11 <= D_CR0_0
EFL_11 <= D_SMM
EFL_11 <= orig(CR0_0)
EFL_11 <= orig(D_SMM)
CR0_0 <= D_CR0_0
CR0_0 >= orig(EFL_11)
D_EFL_2 >= orig(II)
D_EFL_2 >= orig(EFL_9)
D_EFL_2 >= orig(EFL_11)
D_EFL_4 >= orig(II)
D_EFL_4 >= orig(SMM)
D_EFL_6 >= orig(EFL_4)
D_EFL_6 >= orig(EFL_11)
D_EFL_9 >= orig(II)
D_EFL_9 >= orig(SMM)
D_EFL_9 != orig(EFL_9)
D_EFL_9 >= orig(EFL_11)
D_EFL_9 >= orig(CR0_0)
D_EFL_11 >= orig(II)
D_EFL_11 >= orig(SMM)
D_EFL_11 >= orig(EFL_2)
D_EFL_11 >= orig(EFL_6)
D_EFL_11 >= orig(EFL_9)
D_CR0_0 >= orig(II)
D_CR0_0 >= orig(EFL_9)
D_CR0_0 >= orig(EFL_11)
D_SMM >= orig(II)
D_SMM >= orig(EFL_4)
D_SMM >= orig(EFL_9)
D_SMM >= orig(EFL_11)
===========================================================================
..calll_far():::EXIT;condition="EFL_6==0"
II == HLT
II == EFL_6
II == EFL_8
II == EFL_9
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(HLT)
II == orig(EFL_8)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
II == 0
D_EFL_6 one of { 0, 1 }
D_EFL_9 one of { 0, 1 }
D_EFL_11 one of { 1, 2 }
II <= SMM
II <= EFL_4
II <= EFL_11
II <= CR0_0
II <= D_EFL_4
II < D_EFL_11
II <= D_CR0_0
II <= orig(II)
II <= orig(SMM)
II <= orig(EFL_2)
II <= orig(EFL_4)
II <= orig(EFL_6)
II <= orig(EFL_9)
II <= orig(EFL_11)
II <= orig(CR0_0)
A20 >= D_EFL_6
A20 >= D_EFL_9
A20 <= D_EFL_11
ES >= GS
SS >= GS
DS >= GS
EFL_2 <= D_EFL_11
EFL_11 >= orig(EFL_11)
CR0_0 <= D_EFL_11
CR0_0 >= orig(SMM)
CR0_0 >= orig(EFL_9)
D_EFL_2 % D_EFL_11 == 0
D_EFL_4 >= orig(EFL_6)
D_EFL_4 >= orig(EFL_11)
D_EFL_6 <= D_EFL_11
D_EFL_6 <= D_SMM
D_EFL_6 != orig(EFL_6)
D_EFL_9 <= D_EFL_11
D_EFL_11 >= D_SMM
D_EFL_11 >= orig(EFL_4)
D_EFL_11 >= orig(EFL_11)
D_EFL_11 >= orig(CR0_0)
D_EFL_11 >= orig(D_SMM)
D_CR0_0 >= orig(SMM)
===========================================================================
..calll_far():::EXIT;condition="not(EFL_6==0)"
A20 == EFL_2
A20 == EFL_6
A20 == D_SMM
A20 == orig(D_SMM)
HLT == EFL_11
HLT == orig(II)
D_EFL_2 one of { 1, 2 }
D_EFL_6 one of { 1, 2 }
D_EFL_11 one of { 0, 1 }
D_CR0_0 one of { 0, 1 }
A20 <= D_EFL_2
A20 <= D_EFL_6
A20 >= D_EFL_11
A20 >= D_CR0_0
SMM <= orig(EFL_6)
HLT < D_EFL_2
HLT < D_EFL_6
SS <= orig(SS)
SS <= orig(DS)
FS <= GS
FS <= orig(ES)
FS <= orig(SS)
FS <= orig(DS)
FS <= orig(FS)
CR0 <= orig(CR0)
EFL_4 <= CR0_0
EFL_4 <= D_EFL_2
EFL_4 <= D_EFL_6
EFL_4 <= orig(EFL_2)
EFL_4 <= orig(EFL_6)
EFL_4 <= orig(CR0_0)
CR0_0 <= D_EFL_2
CR0_0 <= D_EFL_6
CR0_0 <= D_EFL_9
CR0_0 <= orig(CR0_0)
D_EFL_2 <= D_EFL_6
D_EFL_2 >= D_EFL_11
D_EFL_2 >= D_CR0_0
D_EFL_2 >= orig(SMM)
D_EFL_2 >= orig(EFL_2)
D_EFL_2 >= orig(EFL_4)
D_EFL_2 >= orig(EFL_6)
D_EFL_2 > orig(EFL_11)
D_EFL_2 >= orig(CR0_0)
D_EFL_4 >= orig(EFL_9)
D_EFL_6 >= D_EFL_11
D_EFL_6 >= D_CR0_0
D_EFL_6 >= orig(SMM)
D_EFL_6 >= orig(EFL_2)
D_EFL_6 >= orig(EFL_6)
D_EFL_6 >= orig(EFL_9)
D_EFL_6 > orig(EFL_11)
D_EFL_6 >= orig(CR0_0)
D_EFL_9 >= orig(EFL_4)
D_EFL_11 != orig(EFL_11)
===========================================================================
..calll_far():::EXIT;condition="D_EFL_6==0"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_6
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == D_EFL_6
II == orig(HLT)
II == orig(EFL_4)
II == orig(EFL_8)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_8
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(EFL_2)
A20 == orig(EFL_6)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
FS == GS
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == D_EFL_2
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
CR0_0 one of { 0, 1 }
D_EFL_4 one of { 1, 2 }
D_EFL_9 one of { 0, 1 }
D_CR0_0 one of { 0, 1, 2 }
D_SMM one of { 0, 1 }
ADDR != EIP
ADDR != orig(ADDR)
ADDR != orig(EIP)
EIP != orig(EIP)
EFL != orig(EFL)
II <= EFL_2
II <= EFL_4
II <= CR0_0
II < D_EFL_4
II <= D_EFL_9
II <= D_CR0_0
II <= D_SMM
II <= orig(II)
II <= orig(SMM)
II <= orig(EFL_9)
II <= orig(CR0_0)
A20 >= EFL_2
A20 >= EFL_4
A20 >= CR0_0
A20 <= D_EFL_4
A20 >= D_EFL_9
A20 >= D_SMM
A20 >= orig(II)
A20 >= orig(SMM)
A20 >= orig(EFL_9)
A20 >= orig(CR0_0)
ES != CS
ES >= FS
ES > LDT
ES > TR
ES != orig(CS)
CS != SS
CS != DS
CS != FS
CS > LDT
CS > TR
CS != orig(ES)
CS != orig(SS)
CS != orig(FS)
SS <= DS
SS >= FS
SS > LDT
SS > TR
SS != orig(CS)
DS >= FS
DS > LDT
DS > TR
DS != orig(CS)
FS > LDT
FS > TR
FS != orig(CS)
LDT < TR
LDT < orig(ES)
LDT < orig(CS)
LDT < orig(SS)
LDT < orig(FS)
TR < orig(ES)
TR < orig(CS)
TR < orig(SS)
TR < orig(FS)
GDT != IDT
GDT != orig(IDT)
IDT <= orig(IDT)
EFL_2 <= D_EFL_4
EFL_2 <= D_SMM
EFL_2 >= orig(II)
EFL_2 >= orig(EFL_9)
EFL_4 < D_EFL_4
EFL_4 <= D_EFL_9
EFL_4 <= D_CR0_0
EFL_4 <= D_SMM
CR0_0 <= D_EFL_4
CR0_0 <= D_CR0_0
CR0_0 >= orig(SMM)
CR0_0 >= orig(EFL_9)
D_EFL_4 >= D_EFL_9
D_EFL_4 >= D_SMM
D_EFL_4 >= orig(II)
D_EFL_4 >= orig(SMM)
D_EFL_4 >= orig(EFL_9)
D_EFL_4 >= orig(CR0_0)
D_EFL_9 >= orig(II)
D_EFL_9 >= orig(SMM)
D_EFL_9 != orig(EFL_9)
D_EFL_9 >= orig(CR0_0)
D_CR0_0 >= orig(II)
D_CR0_0 >= orig(SMM)
D_CR0_0 >= orig(EFL_9)
D_SMM >= orig(II)
D_SMM != orig(SMM)
D_SMM >= orig(EFL_9)
===========================================================================
..calll_far():::EXIT;condition="not(D_EFL_6==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_8
A20 == D_EFL_13
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
HLT == EFL_8
HLT == EFL_13
HLT == CR0_1
HLT == CR0_2
HLT == CR0_3
HLT == CR0_5
HLT == CR0_7
HLT == CR0_18
HLT == CR0_20
HLT == CR4_6
HLT == CR4_8
HLT == CR4_9
HLT == CR4_11
HLT == CR4_12
HLT == orig(HLT)
HLT == orig(EFL_8)
HLT == orig(EFL_13)
HLT == orig(CR0_1)
HLT == orig(CR0_2)
HLT == orig(CR0_3)
HLT == orig(CR0_5)
HLT == orig(CR0_7)
HLT == orig(CR0_18)
HLT == orig(CR0_20)
HLT == orig(CR4_6)
HLT == orig(CR4_8)
HLT == orig(CR4_9)
HLT == orig(CR4_11)
HLT == orig(CR4_12)
LDT == orig(LDT)
TR == orig(TR)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CC0 == orig(CC0)
EFER == orig(EFER)
ADDR != 0
ADDR >= -1
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II one of { 0, 1 }
A20 == 1
SMM one of { 0, 1 }
HLT == 0
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
EFL_11 one of { 0, 1 }
CR0_0 one of { 0, 1 }
D_EFL_2 one of { 0, 1, 2 }
D_EFL_4 one of { 0, 1, 2 }
D_EFL_6 one of { 1, 2 }
D_EFL_9 one of { 0, 1, 2 }
D_EFL_11 one of { 0, 1, 2 }
D_CR0_0 one of { 0, 1, 2 }
ADDR != EIP
ADDR != orig(ADDR)
ADDR != orig(EIP)
II <= A20
II >= HLT
II <= EFL_2
II <= EFL_6
II <= D_EFL_2
II <= D_EFL_6
II <= D_EFL_9
II <= D_EFL_11
II <= orig(D_SMM)
A20 >= SMM
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= EFL_11
A20 >= CR0_0
A20 <= D_EFL_6
A20 >= orig(II)
A20 >= orig(SMM)
A20 >= orig(EFL_2)
A20 >= orig(EFL_4)
A20 >= orig(EFL_6)
A20 >= orig(EFL_9)
A20 >= orig(EFL_11)
A20 >= orig(CR0_0)
A20 >= orig(D_SMM)
SMM >= HLT
SMM <= EFL_2
SMM <= CR0_0
SMM <= D_EFL_2
SMM <= D_EFL_4
SMM <= D_EFL_6
SMM <= D_EFL_9
SMM <= D_EFL_11
SMM <= D_CR0_0
SMM <= orig(SMM)
SMM <= orig(EFL_2)
SMM <= orig(CR0_0)
SMM <= orig(D_SMM)
HLT <= EFL_2
HLT <= EFL_4
HLT <= EFL_6
HLT <= EFL_9
HLT <= EFL_11
HLT <= CR0_0
HLT <= D_EFL_2
HLT <= D_EFL_4
HLT < D_EFL_6
HLT <= D_EFL_9
HLT <= D_EFL_11
HLT <= D_CR0_0
HLT <= orig(II)
HLT <= orig(SMM)
HLT <= orig(EFL_2)
HLT <= orig(EFL_4)
HLT <= orig(EFL_6)
HLT <= orig(EFL_9)
HLT <= orig(EFL_11)
HLT <= orig(CR0_0)
HLT <= orig(D_SMM)
ES != CS
ES >= FS
ES > LDT
ES > TR
ES != orig(CS)
CS != SS
CS != DS
CS != FS
CS != GS
CS > LDT
CS > TR
CS != orig(ES)
CS != orig(SS)
CS != orig(DS)
CS != orig(FS)
CS != orig(GS)
SS <= DS
SS >= FS
SS > LDT
SS > TR
SS != orig(CS)
DS >= FS
DS > LDT
DS > TR
DS != orig(CS)
FS > LDT
FS > TR
FS != orig(CS)
GS > LDT
GS > TR
GS != orig(CS)
LDT < TR
LDT < orig(ES)
LDT < orig(CS)
LDT < orig(SS)
LDT < orig(DS)
LDT < orig(FS)
LDT < orig(GS)
TR < orig(ES)
TR < orig(CS)
TR < orig(SS)
TR < orig(DS)
TR < orig(FS)
TR < orig(GS)
GDT != IDT
GDT <= orig(GDT)
GDT != orig(IDT)
IDT != orig(GDT)
IDT <= orig(IDT)
EFL_2 >= EFL_6
EFL_2 >= EFL_9
EFL_2 <= D_EFL_2
EFL_2 <= D_EFL_6
EFL_2 >= orig(SMM)
EFL_2 >= orig(EFL_6)
EFL_2 >= orig(EFL_9)
EFL_2 <= orig(D_SMM)
EFL_4 <= D_EFL_4
EFL_4 <= D_EFL_6
EFL_4 <= D_EFL_9
EFL_4 <= D_EFL_11
EFL_4 <= D_CR0_0
EFL_4 <= orig(D_SMM)
EFL_6 >= EFL_9
EFL_6 <= D_EFL_2
EFL_6 <= D_EFL_6
EFL_6 >= orig(EFL_6)
EFL_6 <= orig(D_SMM)
EFL_9 <= D_EFL_2
EFL_9 <= D_EFL_6
EFL_9 <= D_EFL_9
EFL_9 <= D_EFL_11
EFL_9 <= orig(D_SMM)
EFL_11 <= CR0_0
EFL_11 <= D_EFL_6
EFL_11 <= D_EFL_9
EFL_11 <= D_EFL_11
EFL_11 <= D_CR0_0
EFL_11 <= orig(CR0_0)
EFL_11 <= orig(D_SMM)
CR0_0 <= D_EFL_6
CR0_0 <= D_CR0_0
CR0_0 >= orig(EFL_11)
D_EFL_2 >= orig(II)
D_EFL_2 >= orig(SMM)
D_EFL_2 >= orig(EFL_6)
D_EFL_2 >= orig(EFL_9)
D_EFL_2 >= orig(EFL_11)
D_EFL_4 >= orig(II)
D_EFL_4 >= orig(SMM)
D_EFL_6 >= orig(II)
D_EFL_6 >= orig(SMM)
D_EFL_6 >= orig(EFL_2)
D_EFL_6 >= orig(EFL_4)
D_EFL_6 >= orig(EFL_6)
D_EFL_6 >= orig(EFL_9)
D_EFL_6 >= orig(EFL_11)
D_EFL_6 >= orig(CR0_0)
D_EFL_6 >= orig(D_SMM)
D_EFL_9 >= orig(II)
D_EFL_9 >= orig(SMM)
D_EFL_9 != orig(EFL_9)
D_EFL_9 >= orig(EFL_11)
D_EFL_9 >= orig(CR0_0)
D_EFL_11 >= orig(II)
D_EFL_11 >= orig(SMM)
D_EFL_11 >= orig(EFL_2)
D_EFL_11 >= orig(EFL_6)
D_EFL_11 >= orig(EFL_9)
D_CR0_0 >= orig(II)
D_CR0_0 >= orig(EFL_9)
D_CR0_0 >= orig(EFL_11)
===========================================================================
..callw():::ENTER
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SMM == HLT
SMM == EFL_8
SMM == EFL_13
SMM == CR0_0
SMM == CR0_1
SMM == CR0_2
SMM == CR0_3
SMM == CR0_5
SMM == CR0_7
SMM == CR0_18
SMM == CR0_20
SMM == CR4_6
SMM == CR4_8
SMM == CR4_9
SMM == CR4_11
SMM == CR4_12
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II one of { 0, 1 }
A20 == 1
SMM == 0
FS one of { "0000000000000000ffff00009300", "000000000000ffffffff00809300", "000000000000ffffffff008f9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027" }
IDT == "00000000000003ff"
CR0 == 16
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
EFL_11 one of { 0, 1 }
ADDR > EIP
II <= A20
II >= SMM
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= EFL_11
SMM <= EFL_2
SMM <= EFL_4
SMM <= EFL_6
SMM <= EFL_9
SMM <= EFL_11
ES != CS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != DS
CS > FS
CS != GS
CS > LDT
CS > TR
SS <= DS
SS >= FS
SS > LDT
SS > TR
DS >= FS
DS > LDT
DS > TR
FS <= GS
FS > LDT
FS > TR
GS > LDT
GS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_6
EFL_9 >= EFL_11
===========================================================================
..callw():::ENTER;condition="EFL_6==0"
===========================================================================
..callw():::ENTER;condition="not(EFL_6==0)"
II == SMM
II == HLT
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_0
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == 0
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= EFL_9
ES >= GS
CS > GS
DS >= GS
===========================================================================
..callw():::ENTER;condition="D_EFL_6==0"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_4
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_0
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == EFL_2
A20 == EFL_6
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
EAX >= -1
EDX >= -1
EFL one of { 70, 582 }
CPL == 0
II == 0
A20 == 1
FS one of { "0000000000000000ffff00009300", "000000000000ffffffff00809300", "000000000000ffffffff008f9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "0000000000000000"
IDT == "00000000000003ff"
CR0 == 16
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_9 one of { 0, 1 }
ADDR > EIP
II <= EFL_9
A20 >= EFL_9
ES != CS
ES != SS
ES > FS
ES > LDT
ES > TR
CS != SS
CS != DS
CS > FS
CS != GS
CS > LDT
CS > TR
SS <= DS
SS >= FS
SS > LDT
SS > TR
DS >= FS
DS > LDT
DS > TR
FS <= GS
FS > LDT
FS > TR
GS > LDT
GS > TR
LDT < TR
GDT < IDT
===========================================================================
..callw():::ENTER;condition="not(D_EFL_6==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SMM == HLT
SMM == EFL_8
SMM == EFL_13
SMM == CR0_0
SMM == CR0_1
SMM == CR0_2
SMM == CR0_3
SMM == CR0_5
SMM == CR0_7
SMM == CR0_18
SMM == CR0_20
SMM == CR4_6
SMM == CR4_8
SMM == CR4_9
SMM == CR4_11
SMM == CR4_12
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II one of { 0, 1 }
A20 == 1
SMM == 0
FS one of { "0000000000000000ffff00009300", "000000000000ffffffff00809300", "000000000000ffffffff008f9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027" }
IDT == "00000000000003ff"
CR0 == 16
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
EFL_11 one of { 0, 1 }
ADDR > EIP
II <= A20
II >= SMM
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= EFL_11
SMM <= EFL_2
SMM <= EFL_4
SMM <= EFL_6
SMM <= EFL_9
SMM <= EFL_11
ES != CS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != DS
CS > FS
CS != GS
CS > LDT
CS > TR
SS <= DS
SS >= FS
SS > LDT
SS > TR
DS >= FS
DS > LDT
DS > TR
FS <= GS
FS > LDT
FS > TR
GS > LDT
GS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_6
EFL_9 >= EFL_11
===========================================================================
..callw():::EXIT
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_0
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_8)
II == orig(EFL_13)
II == orig(CR0_0)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_8
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
SS == orig(SS)
FS == orig(FS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CC0 == orig(CC0)
EFER == orig(EFER)
(D_EFL_6 == 0)  <==>  (A20 > D_EFL_6)
(D_EFL_6 == 0)  <==>  (D_EFL_6 < D_EFL_11)
(D_EFL_6 == 0)  <==>  (D_EFL_6 < D_EFL_9)
(D_EFL_6 == 0)  <==>  (D_EFL_6 < orig(EFL_2))
(D_EFL_6 == 0)  <==>  (D_EFL_6 < orig(EFL_6))
(D_EFL_6 == 0)  <==>  (EFL_6 < orig(EFL_6))
(D_EFL_6 == 0)  <==>  (II == D_EFL_6)
(D_EFL_6 == 0)  ==>  (A20 <= D_EFL_4)
(D_EFL_6 == 0)  ==>  (A20 == D_EFL_11)
(D_EFL_6 == 0)  ==>  (A20 == D_EFL_9)
(D_EFL_6 == 0)  ==>  (A20 == orig(EFL_2))
(D_EFL_6 == 0)  ==>  (A20 == orig(EFL_6))
(D_EFL_6 == 0)  ==>  (A20 > EFL_6)
(D_EFL_6 == 0)  ==>  (A20 > orig(EFL_11))
(D_EFL_6 == 0)  ==>  (A20 > orig(EFL_4))
(D_EFL_6 == 0)  ==>  (A20 > orig(II))
(D_EFL_6 == 0)  ==>  (A20 >= D_EFL_2)
(D_EFL_6 == 0)  ==>  (D_EFL_11 == 1)
(D_EFL_6 == 0)  ==>  (D_EFL_11 > orig(EFL_11))
(D_EFL_6 == 0)  ==>  (D_EFL_11 > orig(EFL_4))
(D_EFL_6 == 0)  ==>  (D_EFL_11 > orig(II))
(D_EFL_6 == 0)  ==>  (D_EFL_11 >= orig(EFL_9))
(D_EFL_6 == 0)  ==>  (D_EFL_2 <= D_EFL_11)
(D_EFL_6 == 0)  ==>  (D_EFL_2 <= D_EFL_4)
(D_EFL_6 == 0)  ==>  (D_EFL_2 <= D_EFL_9)
(D_EFL_6 == 0)  ==>  (D_EFL_2 <= orig(EFL_2))
(D_EFL_6 == 0)  ==>  (D_EFL_2 <= orig(EFL_6))
(D_EFL_6 == 0)  ==>  (D_EFL_2 >= D_EFL_6)
(D_EFL_6 == 0)  ==>  (D_EFL_2 >= orig(EFL_4))
(D_EFL_6 == 0)  ==>  (D_EFL_2 one of { 0, 1 })
(D_EFL_6 == 0)  ==>  (D_EFL_4 > D_EFL_6)
(D_EFL_6 == 0)  ==>  (D_EFL_4 > orig(EFL_11))
(D_EFL_6 == 0)  ==>  (D_EFL_4 > orig(EFL_4))
(D_EFL_6 == 0)  ==>  (D_EFL_4 > orig(II))
(D_EFL_6 == 0)  ==>  (D_EFL_4 >= D_EFL_11)
(D_EFL_6 == 0)  ==>  (D_EFL_4 >= D_EFL_9)
(D_EFL_6 == 0)  ==>  (D_EFL_4 >= orig(EFL_2))
(D_EFL_6 == 0)  ==>  (D_EFL_4 >= orig(EFL_9))
(D_EFL_6 == 0)  ==>  (D_EFL_4 one of { 1, 2 })
(D_EFL_6 == 0)  ==>  (D_EFL_6 <= orig(EFL_9))
(D_EFL_6 == 0)  ==>  (D_EFL_9 == 1)
(D_EFL_6 == 0)  ==>  (D_EFL_9 > orig(EFL_11))
(D_EFL_6 == 0)  ==>  (D_EFL_9 > orig(EFL_4))
(D_EFL_6 == 0)  ==>  (D_EFL_9 > orig(II))
(D_EFL_6 == 0)  ==>  (D_EFL_9 >= orig(EFL_9))
(D_EFL_6 == 0)  ==>  (EAX != EBX)
(D_EFL_6 == 0)  ==>  (EAX != EDX)
(D_EFL_6 == 0)  ==>  (EAX != orig(EBX))
(D_EFL_6 == 0)  ==>  (EBX != ECX)
(D_EFL_6 == 0)  ==>  (ECX != orig(EBX))
(D_EFL_6 == 0)  ==>  (EFL != orig(EFL))
(D_EFL_6 == 0)  ==>  (EFL_2 <= D_EFL_4)
(D_EFL_6 == 0)  ==>  (EFL_2 <= orig(EFL_2))
(D_EFL_6 == 0)  ==>  (EFL_2 <= orig(EFL_6))
(D_EFL_6 == 0)  ==>  (EFL_2 == D_EFL_2)
(D_EFL_6 == 0)  ==>  (EFL_2 >= D_EFL_6)
(D_EFL_6 == 0)  ==>  (EFL_2 >= orig(EFL_11))
(D_EFL_6 == 0)  ==>  (EFL_2 >= orig(EFL_4))
(D_EFL_6 == 0)  ==>  (EFL_2 >= orig(II))
(D_EFL_6 == 0)  ==>  (EFL_4 < D_EFL_4)
(D_EFL_6 == 0)  ==>  (EFL_4 <= D_EFL_11)
(D_EFL_6 == 0)  ==>  (EFL_4 <= orig(EFL_2))
(D_EFL_6 == 0)  ==>  (EFL_4 <= orig(EFL_6))
(D_EFL_6 == 0)  ==>  (EFL_4 >= D_EFL_6)
(D_EFL_6 == 0)  ==>  (EFL_4 >= EFL_6)
(D_EFL_6 == 0)  ==>  (EFL_4 >= orig(EFL_4))
(D_EFL_6 == 0)  ==>  (EFL_4 >= orig(II))
(D_EFL_6 == 0)  ==>  (EFL_6 < D_EFL_11)
(D_EFL_6 == 0)  ==>  (EFL_6 < D_EFL_4)
(D_EFL_6 == 0)  ==>  (EFL_6 < D_EFL_9)
(D_EFL_6 == 0)  ==>  (EFL_6 < orig(EFL_2))
(D_EFL_6 == 0)  ==>  (EFL_6 <= EFL_9)
(D_EFL_6 == 0)  ==>  (EFL_6 <= orig(EFL_9))
(D_EFL_6 == 0)  ==>  (EFL_6 == 0)
(D_EFL_6 == 0)  ==>  (EFL_9 <= D_EFL_11)
(D_EFL_6 == 0)  ==>  (EFL_9 <= D_EFL_4)
(D_EFL_6 == 0)  ==>  (EFL_9 <= orig(EFL_2))
(D_EFL_6 == 0)  ==>  (EFL_9 <= orig(EFL_6))
(D_EFL_6 == 0)  ==>  (EFL_9 == orig(EFL_9))
(D_EFL_6 == 0)  ==>  (EFL_9 >= D_EFL_6)
(D_EFL_6 == 0)  ==>  (EFL_9 >= orig(EFL_4))
(D_EFL_6 == 0)  ==>  (EFL_9 >= orig(II))
(D_EFL_6 == 0)  ==>  (EIP != orig(EIP))
(D_EFL_6 == 0)  ==>  (ES != SS)
(D_EFL_6 == 0)  ==>  (ES == orig(ES))
(D_EFL_6 == 0)  ==>  (ES > FS)
(D_EFL_6 == 0)  ==>  (FS < orig(ES))
(D_EFL_6 == 0)  ==>  (GDT < IDT)
(D_EFL_6 == 0)  ==>  (GDT == "0000000000000000")
(D_EFL_6 == 0)  ==>  (II < D_EFL_11)
(D_EFL_6 == 0)  ==>  (II < D_EFL_4)
(D_EFL_6 == 0)  ==>  (II < D_EFL_9)
(D_EFL_6 == 0)  ==>  (II < orig(EFL_2))
(D_EFL_6 == 0)  ==>  (II < orig(EFL_6))
(D_EFL_6 == 0)  ==>  (II == EFL_6)
(D_EFL_6 == 0)  ==>  (II == orig(EFL_11))
(D_EFL_6 == 0)  ==>  (II == orig(EFL_4))
(D_EFL_6 == 0)  ==>  (II == orig(II))
(D_EFL_6 == 0)  ==>  (SS != orig(ES))
(D_EFL_6 == 0)  ==>  (orig(EFL) one of { 70, 582 })
(D_EFL_6 == 0)  ==>  (orig(EFL_11) == 0)
(D_EFL_6 == 0)  ==>  (orig(EFL_2) == 1)
(D_EFL_6 == 0)  ==>  (orig(EFL_2) > orig(EFL_11))
(D_EFL_6 == 0)  ==>  (orig(EFL_2) > orig(EFL_4))
(D_EFL_6 == 0)  ==>  (orig(EFL_2) >= orig(EFL_9))
(D_EFL_6 == 0)  ==>  (orig(EFL_4) < orig(EFL_6))
(D_EFL_6 == 0)  ==>  (orig(EFL_4) <= orig(EFL_9))
(D_EFL_6 == 0)  ==>  (orig(EFL_4) == 0)
(D_EFL_6 == 0)  ==>  (orig(EFL_6) == 1)
(D_EFL_6 == 0)  ==>  (orig(EFL_6) > orig(EFL_11))
(D_EFL_6 == 0)  ==>  (orig(EFL_6) >= orig(EFL_9))
(D_EFL_6 == 0)  ==>  (orig(II) < orig(EFL_2))
(D_EFL_6 == 0)  ==>  (orig(II) < orig(EFL_6))
(D_EFL_6 == 0)  ==>  (orig(II) <= orig(EFL_9))
(D_EFL_6 == 0)  ==>  (orig(II) == 0)
(D_EFL_6 one of { 1, 2 })  <==>  (A20 <= D_EFL_6)
(D_EFL_6 one of { 1, 2 })  <==>  (D_EFL_6 >= D_EFL_11)
(D_EFL_6 one of { 1, 2 })  <==>  (D_EFL_6 >= D_EFL_9)
(D_EFL_6 one of { 1, 2 })  <==>  (D_EFL_6 >= orig(EFL_2))
(D_EFL_6 one of { 1, 2 })  <==>  (D_EFL_6 >= orig(EFL_6))
(D_EFL_6 one of { 1, 2 })  <==>  (EFL_6 >= orig(EFL_6))
(D_EFL_6 one of { 1, 2 })  <==>  (II < D_EFL_6)
(D_EFL_6 one of { 1, 2 })  ==>  (CS == orig(CS))
(D_EFL_6 one of { 1, 2 })  ==>  (D_EFL_11 one of { 0, 1 })
(D_EFL_6 one of { 1, 2 })  ==>  (D_EFL_2 >= orig(EFL_6))
(D_EFL_6 one of { 1, 2 })  ==>  (D_EFL_2 one of { 0, 1, 2 })
(D_EFL_6 one of { 1, 2 })  ==>  (D_EFL_4 one of { 0, 1, 2 })
(D_EFL_6 one of { 1, 2 })  ==>  (D_EFL_6 >= orig(EFL_9))
(D_EFL_6 one of { 1, 2 })  ==>  (D_EFL_9 one of { 0, 1 })
(D_EFL_6 one of { 1, 2 })  ==>  (EFL_2 <= D_EFL_6)
(D_EFL_6 one of { 1, 2 })  ==>  (EFL_2 >= orig(EFL_6))
(D_EFL_6 one of { 1, 2 })  ==>  (EFL_4 <= D_EFL_6)
(D_EFL_6 one of { 1, 2 })  ==>  (EFL_6 one of { 0, 1 })
(D_EFL_6 one of { 1, 2 })  ==>  (EFL_9 <= D_EFL_6)
(D_EFL_6 one of { 1, 2 })  ==>  (GDT one of { "0000000000000000", "0000910800000027" })
(D_EFL_6 one of { 1, 2 })  ==>  (GS == orig(GS))
(D_EFL_6 one of { 1, 2 })  ==>  (orig(EFL) >= 2)
(D_EFL_6 one of { 1, 2 })  ==>  (orig(EFL_11) one of { 0, 1 })
(D_EFL_6 one of { 1, 2 })  ==>  (orig(EFL_2) one of { 0, 1 })
(D_EFL_6 one of { 1, 2 })  ==>  (orig(EFL_4) one of { 0, 1 })
(D_EFL_6 one of { 1, 2 })  ==>  (orig(EFL_6) one of { 0, 1 })
(D_EFL_6 one of { 1, 2 })  ==>  (orig(II) one of { 0, 1 })
(EFL_6 == 0)  <==>  (A20 > EFL_6)
(EFL_6 == 0)  <==>  (EFL_4 >= EFL_6)
(EFL_6 == 0)  <==>  (EFL_6 <= orig(EFL_11))
(EFL_6 == 0)  <==>  (EFL_6 <= orig(II))
(EFL_6 == 0)  <==>  (II == EFL_6)
(EFL_6 == 0)  ==>  (A20 >= D_EFL_6)
(EFL_6 == 0)  ==>  (D_EFL_11 one of { 0, 1 })
(EFL_6 == 0)  ==>  (D_EFL_2 one of { 0, 1, 2 })
(EFL_6 == 0)  ==>  (D_EFL_4 one of { 0, 1, 2 })
(EFL_6 == 0)  ==>  (D_EFL_6 != orig(EFL_6))
(EFL_6 == 0)  ==>  (D_EFL_6 one of { 0, 1 })
(EFL_6 == 0)  ==>  (D_EFL_9 one of { 0, 1 })
(EFL_6 == 0)  ==>  (EFL >= 2)
(EFL_6 == 0)  ==>  (EFL_2 one of { 0, 1 })
(EFL_6 == 0)  ==>  (EFL_4 one of { 0, 1 })
(EFL_6 == 0)  ==>  (EFL_6 <= D_EFL_4)
(EFL_6 == 0)  ==>  (EFL_6 <= EFL_9)
(EFL_6 == 0)  ==>  (EFL_6 <= orig(EFL_2))
(EFL_6 == 0)  ==>  (EFL_6 <= orig(EFL_4))
(EFL_6 == 0)  ==>  (EFL_6 <= orig(EFL_6))
(EFL_6 == 0)  ==>  (EFL_6 <= orig(EFL_9))
(EFL_6 == 0)  ==>  (ES != SS)
(EFL_6 == 0)  ==>  (orig(EFL_11) one of { 0, 1 })
(EFL_6 == 0)  ==>  (orig(II) one of { 0, 1 })
(EFL_6 == 1)  <==>  (A20 == EFL_6)
(EFL_6 == 1)  <==>  (EFL_4 < EFL_6)
(EFL_6 == 1)  <==>  (EFL_6 > orig(EFL_11))
(EFL_6 == 1)  <==>  (EFL_6 > orig(II))
(EFL_6 == 1)  <==>  (II < EFL_6)
(EFL_6 == 1)  ==>  (A20 <= D_EFL_2)
(EFL_6 == 1)  ==>  (A20 <= D_EFL_6)
(EFL_6 == 1)  ==>  (A20 == D_EFL_11)
(EFL_6 == 1)  ==>  (A20 == D_EFL_9)
(EFL_6 == 1)  ==>  (A20 == EFL_2)
(EFL_6 == 1)  ==>  (A20 > EFL_4)
(EFL_6 == 1)  ==>  (A20 > orig(EFL_11))
(EFL_6 == 1)  ==>  (A20 > orig(II))
(EFL_6 == 1)  ==>  (A20 >= D_EFL_4)
(EFL_6 == 1)  ==>  (ADDR > EIP)
(EFL_6 == 1)  ==>  (CS == orig(CS))
(EFL_6 == 1)  ==>  (CS > GS)
(EFL_6 == 1)  ==>  (CS > orig(GS))
(EFL_6 == 1)  ==>  (DS >= GS)
(EFL_6 == 1)  ==>  (DS >= orig(GS))
(EFL_6 == 1)  ==>  (D_EFL_11 == 1)
(EFL_6 == 1)  ==>  (D_EFL_11 > orig(EFL_11))
(EFL_6 == 1)  ==>  (D_EFL_11 > orig(II))
(EFL_6 == 1)  ==>  (D_EFL_11 >= orig(EFL_9))
(EFL_6 == 1)  ==>  (D_EFL_2 <= D_EFL_6)
(EFL_6 == 1)  ==>  (D_EFL_2 > orig(EFL_11))
(EFL_6 == 1)  ==>  (D_EFL_2 > orig(II))
(EFL_6 == 1)  ==>  (D_EFL_2 >= D_EFL_11)
(EFL_6 == 1)  ==>  (D_EFL_2 >= D_EFL_4)
(EFL_6 == 1)  ==>  (D_EFL_2 >= D_EFL_9)
(EFL_6 == 1)  ==>  (D_EFL_2 >= orig(EFL_2))
(EFL_6 == 1)  ==>  (D_EFL_2 >= orig(EFL_4))
(EFL_6 == 1)  ==>  (D_EFL_2 >= orig(EFL_6))
(EFL_6 == 1)  ==>  (D_EFL_2 >= orig(EFL_9))
(EFL_6 == 1)  ==>  (D_EFL_2 one of { 1, 2 })
(EFL_6 == 1)  ==>  (D_EFL_4 != orig(EFL_4))
(EFL_6 == 1)  ==>  (D_EFL_4 <= D_EFL_11)
(EFL_6 == 1)  ==>  (D_EFL_4 <= D_EFL_6)
(EFL_6 == 1)  ==>  (D_EFL_4 <= D_EFL_9)
(EFL_6 == 1)  ==>  (D_EFL_4 one of { 0, 1 })
(EFL_6 == 1)  ==>  (D_EFL_6 > orig(EFL_11))
(EFL_6 == 1)  ==>  (D_EFL_6 > orig(EFL_4))
(EFL_6 == 1)  ==>  (D_EFL_6 > orig(II))
(EFL_6 == 1)  ==>  (D_EFL_6 >= D_EFL_11)
(EFL_6 == 1)  ==>  (D_EFL_6 >= D_EFL_9)
(EFL_6 == 1)  ==>  (D_EFL_6 >= orig(EFL_2))
(EFL_6 == 1)  ==>  (D_EFL_6 >= orig(EFL_6))
(EFL_6 == 1)  ==>  (D_EFL_6 >= orig(EFL_9))
(EFL_6 == 1)  ==>  (D_EFL_6 one of { 1, 2 })
(EFL_6 == 1)  ==>  (D_EFL_9 == 1)
(EFL_6 == 1)  ==>  (D_EFL_9 > orig(EFL_11))
(EFL_6 == 1)  ==>  (D_EFL_9 > orig(II))
(EFL_6 == 1)  ==>  (D_EFL_9 >= orig(EFL_9))
(EFL_6 == 1)  ==>  (EFL one of { 70, 582 })
(EFL_6 == 1)  ==>  (EFL_2 <= D_EFL_6)
(EFL_6 == 1)  ==>  (EFL_2 == 1)
(EFL_6 == 1)  ==>  (EFL_2 > EFL_4)
(EFL_6 == 1)  ==>  (EFL_2 > orig(EFL_11))
(EFL_6 == 1)  ==>  (EFL_2 > orig(II))
(EFL_6 == 1)  ==>  (EFL_2 >= D_EFL_4)
(EFL_6 == 1)  ==>  (EFL_2 >= EFL_9)
(EFL_6 == 1)  ==>  (EFL_2 >= orig(EFL_2))
(EFL_6 == 1)  ==>  (EFL_2 >= orig(EFL_4))
(EFL_6 == 1)  ==>  (EFL_2 >= orig(EFL_6))
(EFL_6 == 1)  ==>  (EFL_2 >= orig(EFL_9))
(EFL_6 == 1)  ==>  (EFL_4 < D_EFL_11)
(EFL_6 == 1)  ==>  (EFL_4 < D_EFL_2)
(EFL_6 == 1)  ==>  (EFL_4 < D_EFL_6)
(EFL_6 == 1)  ==>  (EFL_4 < D_EFL_9)
(EFL_6 == 1)  ==>  (EFL_4 <= EFL_9)
(EFL_6 == 1)  ==>  (EFL_4 <= orig(EFL_2))
(EFL_6 == 1)  ==>  (EFL_4 <= orig(EFL_4))
(EFL_6 == 1)  ==>  (EFL_4 <= orig(EFL_6))
(EFL_6 == 1)  ==>  (EFL_4 <= orig(EFL_9))
(EFL_6 == 1)  ==>  (EFL_4 == 0)
(EFL_6 == 1)  ==>  (EFL_6 >= D_EFL_4)
(EFL_6 == 1)  ==>  (EFL_6 >= EFL_9)
(EFL_6 == 1)  ==>  (EFL_6 >= orig(EFL_2))
(EFL_6 == 1)  ==>  (EFL_6 >= orig(EFL_4))
(EFL_6 == 1)  ==>  (EFL_6 >= orig(EFL_6))
(EFL_6 == 1)  ==>  (EFL_6 >= orig(EFL_9))
(EFL_6 == 1)  ==>  (EFL_9 <= D_EFL_11)
(EFL_6 == 1)  ==>  (EFL_9 <= D_EFL_2)
(EFL_6 == 1)  ==>  (EFL_9 <= D_EFL_6)
(EFL_6 == 1)  ==>  (EFL_9 == orig(EFL_9))
(EFL_6 == 1)  ==>  (EFL_9 >= orig(II))
(EFL_6 == 1)  ==>  (EIP != orig(EIP))
(EFL_6 == 1)  ==>  (EIP < orig(ADDR))
(EFL_6 == 1)  ==>  (ES == orig(ES))
(EFL_6 == 1)  ==>  (ES >= GS)
(EFL_6 == 1)  ==>  (ES >= orig(GS))
(EFL_6 == 1)  ==>  (GS < orig(CS))
(EFL_6 == 1)  ==>  (GS <= orig(DS))
(EFL_6 == 1)  ==>  (GS <= orig(ES))
(EFL_6 == 1)  ==>  (GS == orig(GS))
(EFL_6 == 1)  ==>  (II < D_EFL_11)
(EFL_6 == 1)  ==>  (II < D_EFL_2)
(EFL_6 == 1)  ==>  (II < D_EFL_6)
(EFL_6 == 1)  ==>  (II < D_EFL_9)
(EFL_6 == 1)  ==>  (II < EFL_2)
(EFL_6 == 1)  ==>  (II == EFL_4)
(EFL_6 == 1)  ==>  (II == orig(EFL_11))
(EFL_6 == 1)  ==>  (II == orig(II))
(EFL_6 == 1)  ==>  (orig(CS) > orig(GS))
(EFL_6 == 1)  ==>  (orig(DS) >= orig(GS))
(EFL_6 == 1)  ==>  (orig(EFL_11) == 0)
(EFL_6 == 1)  ==>  (orig(EFL_2) >= orig(EFL_11))
(EFL_6 == 1)  ==>  (orig(EFL_4) >= orig(EFL_11))
(EFL_6 == 1)  ==>  (orig(EFL_6) >= orig(EFL_11))
(EFL_6 == 1)  ==>  (orig(ES) >= orig(GS))
(EFL_6 == 1)  ==>  (orig(II) <= orig(EFL_2))
(EFL_6 == 1)  ==>  (orig(II) <= orig(EFL_4))
(EFL_6 == 1)  ==>  (orig(II) <= orig(EFL_6))
(EFL_6 == 1)  ==>  (orig(II) <= orig(EFL_9))
(EFL_6 == 1)  ==>  (orig(II) == 0)
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
FS one of { "0000000000000000ffff00009300", "000000000000ffffffff00809300", "000000000000ffffffff008f9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027" }
IDT == "00000000000003ff"
CR0 == 16
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
D_EFL_2 one of { 0, 1, 2 }
D_EFL_4 one of { 0, 1, 2 }
D_EFL_6 one of { 0, 1, 2 }
D_EFL_9 one of { 0, 1 }
D_EFL_11 one of { 0, 1 }
ADDR != EIP
ADDR != orig(ADDR)
ADDR > orig(EIP)
EIP != orig(ADDR)
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= EFL_9
II <= D_EFL_2
II <= D_EFL_4
II <= D_EFL_6
II <= D_EFL_9
II <= D_EFL_11
II <= orig(II)
II <= orig(EFL_2)
II <= orig(EFL_4)
II <= orig(EFL_6)
II <= orig(EFL_9)
II <= orig(EFL_11)
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= D_EFL_9
A20 >= D_EFL_11
A20 >= orig(II)
A20 >= orig(EFL_2)
A20 >= orig(EFL_4)
A20 >= orig(EFL_6)
A20 >= orig(EFL_9)
A20 >= orig(EFL_11)
ES != CS
ES >= FS
ES > LDT
ES > TR
ES != orig(CS)
CS != SS
CS != DS
CS > FS
CS != GS
CS > LDT
CS > TR
CS != orig(ES)
CS <= orig(CS)
CS != orig(DS)
CS != orig(GS)
SS <= DS
SS >= FS
SS > LDT
SS > TR
SS != orig(CS)
SS <= orig(DS)
DS >= FS
DS > LDT
DS > TR
DS != orig(CS)
DS <= orig(DS)
FS <= GS
FS > LDT
FS > TR
FS <= orig(ES)
FS < orig(CS)
FS <= orig(DS)
FS <= orig(GS)
GS > LDT
GS > TR
GS != orig(CS)
GS >= orig(GS)
LDT < TR
LDT < orig(ES)
LDT < orig(CS)
LDT < orig(DS)
LDT < orig(GS)
TR < orig(ES)
TR < orig(CS)
TR < orig(DS)
TR < orig(GS)
GDT != IDT
EFL_2 >= EFL_6
EFL_2 <= D_EFL_2
EFL_2 <= D_EFL_9
EFL_2 <= D_EFL_11
EFL_4 <= D_EFL_4
EFL_4 <= D_EFL_9
EFL_4 >= orig(EFL_11)
EFL_6 <= D_EFL_2
EFL_6 <= D_EFL_6
EFL_6 <= D_EFL_9
EFL_6 <= D_EFL_11
EFL_9 <= D_EFL_9
EFL_9 <= orig(EFL_9)
EFL_9 >= orig(EFL_11)
D_EFL_2 >= orig(II)
D_EFL_2 >= orig(EFL_11)
D_EFL_4 >= orig(II)
D_EFL_4 >= orig(EFL_6)
D_EFL_4 >= orig(EFL_11)
D_EFL_6 >= orig(II)
D_EFL_6 >= orig(EFL_4)
D_EFL_6 >= orig(EFL_11)
D_EFL_9 >= orig(II)
D_EFL_9 >= orig(EFL_2)
D_EFL_9 >= orig(EFL_4)
D_EFL_9 >= orig(EFL_6)
D_EFL_9 >= orig(EFL_11)
D_EFL_11 >= orig(II)
D_EFL_11 >= orig(EFL_2)
D_EFL_11 >= orig(EFL_4)
D_EFL_11 >= orig(EFL_6)
D_EFL_11 != orig(EFL_11)
===========================================================================
..callw():::EXIT;condition="EFL_6==0"
II == EFL_6
D_EFL_6 one of { 0, 1 }
A20 >= D_EFL_6
ES != SS
D_EFL_6 != orig(EFL_6)
===========================================================================
..callw():::EXIT;condition="not(EFL_6==0)"
II == EFL_4
II == orig(II)
II == orig(EFL_11)
A20 == EFL_2
A20 == EFL_6
A20 == D_EFL_9
A20 == D_EFL_11
ES == orig(ES)
CS == orig(CS)
GS == orig(GS)
EFL_9 == orig(EFL_9)
EFL one of { 70, 582 }
D_EFL_2 one of { 1, 2 }
D_EFL_4 one of { 0, 1 }
D_EFL_6 one of { 1, 2 }
ADDR > EIP
EIP < orig(ADDR)
EIP != orig(EIP)
II < D_EFL_2
II < D_EFL_6
A20 <= D_EFL_2
A20 >= D_EFL_4
A20 <= D_EFL_6
ES >= GS
CS > GS
DS >= GS
GS <= orig(DS)
EFL_9 <= D_EFL_2
EFL_9 <= D_EFL_6
D_EFL_2 >= D_EFL_4
D_EFL_2 <= D_EFL_6
D_EFL_2 >= orig(EFL_2)
D_EFL_2 >= orig(EFL_4)
D_EFL_2 >= orig(EFL_6)
D_EFL_4 <= D_EFL_6
D_EFL_4 != orig(EFL_4)
D_EFL_6 >= orig(EFL_2)
D_EFL_6 > orig(EFL_4)
D_EFL_6 >= orig(EFL_6)
===========================================================================
..callw():::EXIT;condition="D_EFL_6==0"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_6
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_0
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == D_EFL_6
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_4)
II == orig(EFL_8)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_0)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(EFL_2)
A20 == orig(EFL_6)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == orig(ES)
SS == orig(SS)
FS == orig(FS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == D_EFL_2
EFL_9 == orig(EFL_9)
EAX >= -1
CPL == 0
II == 0
A20 == 1
FS one of { "0000000000000000ffff00009300", "000000000000ffffffff00809300", "000000000000ffffffff008f9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "0000000000000000"
IDT == "00000000000003ff"
CR0 == 16
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_9 one of { 0, 1 }
D_EFL_4 one of { 1, 2 }
ADDR != EIP
ADDR != orig(ADDR)
ADDR > orig(EIP)
EAX != EBX
EAX != EDX
EAX != orig(EBX)
EBX != ECX
ECX != orig(EBX)
EIP != orig(ADDR)
EIP != orig(EIP)
EFL != orig(EFL)
II <= EFL_2
II <= EFL_4
II <= EFL_9
II < D_EFL_4
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_9
A20 <= D_EFL_4
ES != CS
ES != SS
ES > FS
ES > LDT
ES > TR
ES != orig(CS)
CS != SS
CS != DS
CS > FS
CS != GS
CS > LDT
CS > TR
CS <= orig(CS)
CS != orig(DS)
CS != orig(GS)
SS <= DS
SS >= FS
SS > LDT
SS > TR
SS != orig(CS)
SS <= orig(DS)
DS >= FS
DS > LDT
DS > TR
DS != orig(CS)
DS <= orig(DS)
FS <= GS
FS > LDT
FS > TR
FS < orig(CS)
FS <= orig(DS)
FS <= orig(GS)
GS > LDT
GS > TR
GS != orig(CS)
GS >= orig(GS)
LDT < TR
LDT < orig(CS)
LDT < orig(DS)
LDT < orig(GS)
TR < orig(CS)
TR < orig(DS)
TR < orig(GS)
GDT < IDT
EFL_2 <= D_EFL_4
EFL_4 < D_EFL_4
EFL_9 <= D_EFL_4
===========================================================================
..callw():::EXIT;condition="not(D_EFL_6==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_0
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_8)
II == orig(EFL_13)
II == orig(CR0_0)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_8
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
CS == orig(CS)
SS == orig(SS)
FS == orig(FS)
GS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CC0 == orig(CC0)
EFER == orig(EFER)
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
FS one of { "0000000000000000ffff00009300", "000000000000ffffffff00809300", "000000000000ffffffff008f9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027" }
IDT == "00000000000003ff"
CR0 == 16
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
D_EFL_2 one of { 0, 1, 2 }
D_EFL_4 one of { 0, 1, 2 }
D_EFL_6 one of { 1, 2 }
D_EFL_9 one of { 0, 1 }
D_EFL_11 one of { 0, 1 }
ADDR != EIP
ADDR != orig(ADDR)
ADDR > orig(EIP)
EIP != orig(ADDR)
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= EFL_9
II <= D_EFL_2
II <= D_EFL_4
II < D_EFL_6
II <= D_EFL_9
II <= D_EFL_11
II <= orig(II)
II <= orig(EFL_2)
II <= orig(EFL_4)
II <= orig(EFL_6)
II <= orig(EFL_9)
II <= orig(EFL_11)
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 <= D_EFL_6
A20 >= D_EFL_9
A20 >= D_EFL_11
A20 >= orig(II)
A20 >= orig(EFL_2)
A20 >= orig(EFL_4)
A20 >= orig(EFL_6)
A20 >= orig(EFL_9)
A20 >= orig(EFL_11)
ES != CS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != DS
CS > FS
CS != GS
CS > LDT
CS > TR
CS != orig(ES)
CS != orig(DS)
SS <= DS
SS >= FS
SS > LDT
SS > TR
SS <= orig(DS)
DS >= FS
DS > LDT
DS > TR
DS <= orig(DS)
FS <= GS
FS > LDT
FS > TR
FS <= orig(ES)
FS <= orig(DS)
GS > LDT
GS > TR
LDT < TR
LDT < orig(ES)
LDT < orig(DS)
TR < orig(ES)
TR < orig(DS)
GDT != IDT
EFL_2 >= EFL_6
EFL_2 <= D_EFL_2
EFL_2 <= D_EFL_6
EFL_2 <= D_EFL_9
EFL_2 <= D_EFL_11
EFL_2 >= orig(EFL_6)
EFL_4 <= D_EFL_4
EFL_4 <= D_EFL_6
EFL_4 <= D_EFL_9
EFL_4 >= orig(EFL_11)
EFL_6 <= D_EFL_2
EFL_6 <= D_EFL_6
EFL_6 <= D_EFL_9
EFL_6 <= D_EFL_11
EFL_6 >= orig(EFL_6)
EFL_9 <= D_EFL_6
EFL_9 <= D_EFL_9
EFL_9 <= orig(EFL_9)
EFL_9 >= orig(EFL_11)
D_EFL_2 >= orig(II)
D_EFL_2 >= orig(EFL_6)
D_EFL_2 >= orig(EFL_11)
D_EFL_4 >= orig(II)
D_EFL_4 >= orig(EFL_6)
D_EFL_4 >= orig(EFL_11)
D_EFL_6 >= D_EFL_9
D_EFL_6 >= D_EFL_11
D_EFL_6 >= orig(II)
D_EFL_6 >= orig(EFL_2)
D_EFL_6 >= orig(EFL_4)
D_EFL_6 >= orig(EFL_6)
D_EFL_6 >= orig(EFL_9)
D_EFL_6 >= orig(EFL_11)
D_EFL_9 >= orig(II)
D_EFL_9 >= orig(EFL_2)
D_EFL_9 >= orig(EFL_4)
D_EFL_9 >= orig(EFL_6)
D_EFL_9 >= orig(EFL_11)
D_EFL_11 >= orig(II)
D_EFL_11 >= orig(EFL_2)
D_EFL_11 >= orig(EFL_4)
D_EFL_11 >= orig(EFL_6)
D_EFL_11 != orig(EFL_11)
===========================================================================
..cld():::ENTER
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SS == FS
(EFL_6 == 0)  <==>  (A20 > EFL_6)
(EFL_6 == 0)  <==>  (EFL_4 >= EFL_6)
(EFL_6 == 0)  <==>  (EFL_6 <= CR0_0)
(EFL_6 == 0)  <==>  (II == EFL_6)
(EFL_6 == 0)  ==>  (CR0 one of { 16, 17 })
(EFL_6 == 0)  ==>  (CR0_0 one of { 0, 1 })
(EFL_6 == 0)  ==>  (ECX one of { -1, 0, 4026585312L })
(EFL_6 == 0)  ==>  (EFL_2 one of { 0, 1 })
(EFL_6 == 0)  ==>  (EFL_4 one of { 0, 1 })
(EFL_6 == 0)  ==>  (EFL_6 <= EFL_9)
(EFL_6 == 0)  ==>  (GDT != IDT)
(EFL_6 == 0)  ==>  (GDT one of { "0000000000000000", "0000910800000027" })
(EFL_6 == 0)  ==>  (IDT == "00000000000003ff")
(EFL_6 == 0)  ==>  (SS one of { "000000000000ffffffff00809300", "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" })
(EFL_6 == 1)  <==>  (A20 == EFL_6)
(EFL_6 == 1)  <==>  (EFL_4 < EFL_6)
(EFL_6 == 1)  <==>  (EFL_6 > CR0_0)
(EFL_6 == 1)  <==>  (II < EFL_6)
(EFL_6 == 1)  ==>  (A20 == EFL_2)
(EFL_6 == 1)  ==>  (A20 > CR0_0)
(EFL_6 == 1)  ==>  (A20 > EFL_4)
(EFL_6 == 1)  ==>  (ADDR > EIP)
(EFL_6 == 1)  ==>  (CR0 one of { 16, 1610612752 })
(EFL_6 == 1)  ==>  (CR0_0 == 0)
(EFL_6 == 1)  ==>  (CS > DS)
(EFL_6 == 1)  ==>  (CS > GS)
(EFL_6 == 1)  ==>  (CS > SS)
(EFL_6 == 1)  ==>  (DS >= GS)
(EFL_6 == 1)  ==>  (EBX >= 0)
(EFL_6 == 1)  ==>  (ECX one of { 0, 33537, 6578533 })
(EFL_6 == 1)  ==>  (EDX one of { 0, 128, 53472 })
(EFL_6 == 1)  ==>  (EFL one of { 70, 582 })
(EFL_6 == 1)  ==>  (EFL_2 == 1)
(EFL_6 == 1)  ==>  (EFL_2 > CR0_0)
(EFL_6 == 1)  ==>  (EFL_2 > EFL_4)
(EFL_6 == 1)  ==>  (EFL_2 >= EFL_9)
(EFL_6 == 1)  ==>  (EFL_4 <= EFL_9)
(EFL_6 == 1)  ==>  (EFL_4 == 0)
(EFL_6 == 1)  ==>  (EFL_6 >= EFL_9)
(EFL_6 == 1)  ==>  (EFL_9 >= CR0_0)
(EFL_6 == 1)  ==>  (ES >= GS)
(EFL_6 == 1)  ==>  (GDT <= IDT)
(EFL_6 == 1)  ==>  (GDT one of { "0000000000000000", "000000000000ffff" })
(EFL_6 == 1)  ==>  (GS one of { "0000000000000000ffff00009300", "000000000000ffffffff008f9300", "c980000c9800ffffffff00809300" })
(EFL_6 == 1)  ==>  (IDT one of { "00000000000003ff", "000000000000ffff" })
(EFL_6 == 1)  ==>  (II < EFL_2)
(EFL_6 == 1)  ==>  (II == CR0_0)
(EFL_6 == 1)  ==>  (II == EFL_4)
(EFL_6 == 1)  ==>  (SS one of { "0000000000000000ffff00009300", "000000000000ffffffff00809300", "000000000000ffffffff008f9300" })
EAX >= 0
EDX >= 0
CPL == 0
II == 0
A20 == 1
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "000000000000ffff", "0000910800000027" }
IDT one of { "00000000000003ff", "000000000000ffff" }
CR0 one of { 16, 17, 1610612752 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= EFL_9
II <= CR0_0
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= CR0_0
ES != CS
ES >= SS
ES > LDT
ES > TR
CS != SS
CS != DS
CS != GS
CS > LDT
CS > TR
SS <= DS
SS <= GS
SS > LDT
SS > TR
DS > LDT
DS > TR
GS > LDT
GS > TR
LDT < TR
EFL_2 >= EFL_6
===========================================================================
..cld():::ENTER;condition="EFL_6==0"
II == EFL_6
ECX one of { -1, 0, 4026585312L }
SS one of { "000000000000ffffffff00809300", "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" }
GDT one of { "0000000000000000", "0000910800000027" }
IDT == "00000000000003ff"
CR0 one of { 16, 17 }
GDT != IDT
===========================================================================
..cld():::ENTER;condition="not(EFL_6==0)"
II == EFL_4
II == CR0_0
A20 == EFL_2
A20 == EFL_6
EBX >= 0
ECX one of { 0, 33537, 6578533 }
EDX one of { 0, 128, 53472 }
EFL one of { 70, 582 }
SS one of { "0000000000000000ffff00009300", "000000000000ffffffff00809300", "000000000000ffffffff008f9300" }
GS one of { "0000000000000000ffff00009300", "000000000000ffffffff008f9300", "c980000c9800ffffffff00809300" }
GDT one of { "0000000000000000", "000000000000ffff" }
CR0 one of { 16, 1610612752 }
ADDR > EIP
ES >= GS
CS > SS
CS > DS
CS > GS
DS >= GS
GDT <= IDT
===========================================================================
..cld():::ENTER;condition="not(D_EFL_6==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SS == FS
EAX >= 0
EDX >= 0
CPL == 0
II == 0
A20 == 1
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "000000000000ffff", "0000910800000027" }
IDT one of { "00000000000003ff", "000000000000ffff" }
CR0 one of { 16, 17, 1610612752 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= EFL_9
II <= CR0_0
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= CR0_0
ES != CS
ES >= SS
ES > LDT
ES > TR
CS != SS
CS != DS
CS != GS
CS > LDT
CS > TR
SS <= DS
SS <= GS
SS > LDT
SS > TR
DS > LDT
DS > TR
GS > LDT
GS > TR
LDT < TR
EFL_2 >= EFL_6
===========================================================================
..cld():::EXIT
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_8)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == orig(ES)
CS == orig(CS)
SS == FS
SS == orig(SS)
SS == orig(FS)
DS == orig(DS)
GS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == orig(EFL_2)
EFL_4 == orig(EFL_4)
EFL_6 == orig(EFL_6)
EFL_9 == orig(EFL_9)
CR0_0 == orig(CR0_0)
(EFL_6 == 0)  <==>  (A20 > EFL_6)
(EFL_6 == 0)  <==>  (EFL_4 >= EFL_6)
(EFL_6 == 0)  <==>  (EFL_6 <= CR0_0)
(EFL_6 == 0)  <==>  (II == EFL_6)
(EFL_6 == 0)  ==>  (CR0 one of { 16, 17 })
(EFL_6 == 0)  ==>  (CR0_0 one of { 0, 1 })
(EFL_6 == 0)  ==>  (ECX == orig(ECX))
(EFL_6 == 0)  ==>  (ECX one of { -1, 0, 4026585312L })
(EFL_6 == 0)  ==>  (EFL_2 one of { 0, 1 })
(EFL_6 == 0)  ==>  (EFL_4 one of { 0, 1 })
(EFL_6 == 0)  ==>  (EFL_6 <= EFL_9)
(EFL_6 == 0)  ==>  (GDT != IDT)
(EFL_6 == 0)  ==>  (GDT one of { "0000000000000000", "0000910800000027" })
(EFL_6 == 0)  ==>  (IDT == "00000000000003ff")
(EFL_6 == 0)  ==>  (SS one of { "000000000000ffffffff00809300", "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" })
(EFL_6 == 0)  ==>  (orig(ECX) one of { -1, 0, 4026585312L })
(EFL_6 == 1)  <==>  (A20 == EFL_6)
(EFL_6 == 1)  <==>  (EFL_4 < EFL_6)
(EFL_6 == 1)  <==>  (EFL_6 > CR0_0)
(EFL_6 == 1)  <==>  (II < EFL_6)
(EFL_6 == 1)  ==>  (A20 == EFL_2)
(EFL_6 == 1)  ==>  (A20 > CR0_0)
(EFL_6 == 1)  ==>  (A20 > EFL_4)
(EFL_6 == 1)  ==>  (ADDR > EIP)
(EFL_6 == 1)  ==>  (CR0 one of { 16, 1610612752 })
(EFL_6 == 1)  ==>  (CR0_0 == 0)
(EFL_6 == 1)  ==>  (CS > DS)
(EFL_6 == 1)  ==>  (CS > GS)
(EFL_6 == 1)  ==>  (CS > SS)
(EFL_6 == 1)  ==>  (DS >= GS)
(EFL_6 == 1)  ==>  (EAX != orig(ECX))
(EFL_6 == 1)  ==>  (EAX <= EBX)
(EFL_6 == 1)  ==>  (EAX <= orig(EBX))
(EFL_6 == 1)  ==>  (EAX one of { -1, 0, 384 })
(EFL_6 == 1)  ==>  (EBX == orig(EBX))
(EFL_6 == 1)  ==>  (EBX >= 0)
(EFL_6 == 1)  ==>  (ECX != orig(EAX))
(EFL_6 == 1)  ==>  (EDX == orig(EDX))
(EFL_6 == 1)  ==>  (EDX one of { 0, 128, 53472 })
(EFL_6 == 1)  ==>  (EFL one of { 70, 582 })
(EFL_6 == 1)  ==>  (EFL_2 == 1)
(EFL_6 == 1)  ==>  (EFL_2 > CR0_0)
(EFL_6 == 1)  ==>  (EFL_2 > EFL_4)
(EFL_6 == 1)  ==>  (EFL_2 >= EFL_9)
(EFL_6 == 1)  ==>  (EFL_4 <= EFL_9)
(EFL_6 == 1)  ==>  (EFL_4 == 0)
(EFL_6 == 1)  ==>  (EFL_6 >= EFL_9)
(EFL_6 == 1)  ==>  (EFL_9 >= CR0_0)
(EFL_6 == 1)  ==>  (EIP < orig(ADDR))
(EFL_6 == 1)  ==>  (ES >= GS)
(EFL_6 == 1)  ==>  (GDT <= IDT)
(EFL_6 == 1)  ==>  (GDT one of { "0000000000000000", "000000000000ffff" })
(EFL_6 == 1)  ==>  (GS one of { "0000000000000000ffff00009300", "000000000000ffffffff008f9300", "c980000c9800ffffffff00809300" })
(EFL_6 == 1)  ==>  (IDT one of { "00000000000003ff", "000000000000ffff" })
(EFL_6 == 1)  ==>  (II < EFL_2)
(EFL_6 == 1)  ==>  (II == CR0_0)
(EFL_6 == 1)  ==>  (II == EFL_4)
(EFL_6 == 1)  ==>  (SS one of { "0000000000000000ffff00009300", "000000000000ffffffff00809300", "000000000000ffffffff008f9300" })
(EFL_6 == 1)  ==>  (orig(EBX) >= 0)
(EFL_6 == 1)  ==>  (orig(ECX) one of { 0, 33537, 6578533 })
(EFL_6 == 1)  ==>  (orig(EDX) one of { 0, 128, 53472 })
EAX >= -1
ECX >= -1
CPL == 0
II == 0
A20 == 1
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "000000000000ffff", "0000910800000027" }
IDT one of { "00000000000003ff", "000000000000ffff" }
CR0 one of { 16, 17, 1610612752 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
ADDR - orig(ADDR) - 1 == 0
EAX <= orig(EAX)
EBX <= orig(EBX)
ECX <= orig(ECX)
EDX <= orig(EDX)
EIP != orig(ADDR)
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= EFL_9
II <= CR0_0
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= CR0_0
ES != CS
ES >= SS
ES > LDT
ES > TR
CS != SS
CS != DS
CS != GS
CS > LDT
CS > TR
SS <= DS
SS <= GS
SS > LDT
SS > TR
DS > LDT
DS > TR
GS > LDT
GS > TR
LDT < TR
EFL_2 >= EFL_6
===========================================================================
..cld():::EXIT;condition="EFL_6==0"
ECX == orig(ECX)
II == EFL_6
II == orig(EFL_6)
ECX one of { -1, 0, 4026585312L }
SS one of { "000000000000ffffffff00809300", "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" }
GDT one of { "0000000000000000", "0000910800000027" }
IDT == "00000000000003ff"
CR0 one of { 16, 17 }
GDT != IDT
===========================================================================
..cld():::EXIT;condition="not(EFL_6==0)"
EBX == orig(EBX)
EDX == orig(EDX)
II == EFL_4
II == CR0_0
II == orig(EFL_4)
II == orig(CR0_0)
A20 == EFL_2
A20 == EFL_6
A20 == orig(EFL_2)
A20 == orig(EFL_6)
EAX one of { -1, 0, 384 }
EBX >= 0
EDX one of { 0, 128, 53472 }
EFL one of { 70, 582 }
SS one of { "0000000000000000ffff00009300", "000000000000ffffffff00809300", "000000000000ffffffff008f9300" }
GS one of { "0000000000000000ffff00009300", "000000000000ffffffff008f9300", "c980000c9800ffffffff00809300" }
GDT one of { "0000000000000000", "000000000000ffff" }
CR0 one of { 16, 1610612752 }
ADDR > EIP
EAX <= EBX
EAX != orig(ECX)
ECX != orig(EAX)
EIP < orig(ADDR)
ES >= GS
CS > SS
CS > DS
CS > GS
DS >= GS
GDT <= IDT
===========================================================================
..cld():::EXIT;condition="not(D_EFL_6==0)"
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_8)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == orig(ES)
CS == orig(CS)
SS == FS
SS == orig(SS)
SS == orig(FS)
DS == orig(DS)
GS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == orig(EFL_2)
EFL_4 == orig(EFL_4)
EFL_6 == orig(EFL_6)
EFL_9 == orig(EFL_9)
CR0_0 == orig(CR0_0)
EAX >= -1
ECX >= -1
CPL == 0
II == 0
A20 == 1
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "000000000000ffff", "0000910800000027" }
IDT one of { "00000000000003ff", "000000000000ffff" }
CR0 one of { 16, 17, 1610612752 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
ADDR - orig(ADDR) - 1 == 0
EAX <= orig(EAX)
EBX <= orig(EBX)
ECX <= orig(ECX)
EDX <= orig(EDX)
EIP != orig(ADDR)
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= EFL_9
II <= CR0_0
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= CR0_0
ES != CS
ES >= SS
ES > LDT
ES > TR
CS != SS
CS != DS
CS != GS
CS > LDT
CS > TR
SS <= DS
SS <= GS
SS > LDT
SS > TR
DS > LDT
DS > TR
GS > LDT
GS > TR
LDT < TR
EFL_2 >= EFL_6
===========================================================================
..cli():::ENTER
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_0
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SS == FS
EFL_2 == EFL_6
(EFL one of { 18, 19, 514 })  <==>  (EFL_2 == 0)
(EFL one of { 18, 19, 514 })  <==>  (II == EFL_2)
(EFL one of { 18, 19, 514 })  ==>  (CCD one of { 0, 14, 803 })
(EFL one of { 18, 19, 514 })  ==>  (CCS one of { 0, 16, 17 })
(EFL one of { 18, 19, 514 })  ==>  (CR0 == 16)
(EFL one of { 18, 19, 514 })  ==>  (EBX one of { 0, 32, 65535 })
(EFL one of { 18, 19, 514 })  ==>  (ECX one of { 0, 4026585312L })
(EFL one of { 18, 19, 514 })  ==>  (EFL_4 one of { 0, 1 })
(EFL one of { 18, 19, 514 })  ==>  (GDT == "0000000000000000")
(EFL one of { 18, 19, 514 })  ==>  (IDT == "00000000000003ff")
(EFL one of { 70, 582 })  <==>  (A20 == EFL_2)
(EFL one of { 70, 582 })  <==>  (EFL_2 == 1)
(EFL one of { 70, 582 })  <==>  (EFL_2 > EFL_4)
(EFL one of { 70, 582 })  <==>  (II < EFL_2)
(EFL one of { 70, 582 })  ==>  (A20 > EFL_4)
(EFL one of { 70, 582 })  ==>  (CR0 one of { 16, 1610612752 })
(EFL one of { 70, 582 })  ==>  (CS > GS)
(EFL one of { 70, 582 })  ==>  (DS >= GS)
(EFL one of { 70, 582 })  ==>  (ECX one of { 0, 33537, 6578533 })
(EFL one of { 70, 582 })  ==>  (EDX one of { 0, 128, 53472 })
(EFL one of { 70, 582 })  ==>  (EFL_2 >= EFL_9)
(EFL one of { 70, 582 })  ==>  (EFL_4 <= EFL_9)
(EFL one of { 70, 582 })  ==>  (EFL_4 == 0)
(EFL one of { 70, 582 })  ==>  (ES >= GS)
(EFL one of { 70, 582 })  ==>  (GDT one of { "0000000000000000", "000000000000ffff" })
(EFL one of { 70, 582 })  ==>  (GS one of { "0000000000000000ffff00009300", "000000000000ffffffff008f9300", "c980000c9800ffffffff00809300" })
(EFL one of { 70, 582 })  ==>  (IDT one of { "00000000000003ff", "000000000000ffff" })
(EFL one of { 70, 582 })  ==>  (II == EFL_4)
EAX >= 0
EBX >= 0
ECX >= 0
EDX >= 0
CPL == 0
II == 0
A20 == 1
SS one of { "0000000000000000ffff00009300", "000000000000ffffffff00809300", "000000000000ffffffff008f9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "000000000000ffff" }
IDT one of { "00000000000003ff", "000000000000ffff" }
CR0 one of { 16, 1610612752 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_9 one of { 0, 1 }
ADDR > EIP
II <= EFL_2
II <= EFL_4
II <= EFL_9
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_9
ES != CS
ES >= SS
ES > LDT
ES > TR
CS > SS
CS > DS
CS != GS
CS > LDT
CS > TR
SS <= DS
SS <= GS
SS > LDT
SS > TR
DS > LDT
DS > TR
GS > LDT
GS > TR
LDT < TR
GDT <= IDT
===========================================================================
..cli():::ENTER;condition="EFL_6==0"
II == EFL_2
II == EFL_6
EBX one of { 0, 32, 65535 }
ECX one of { 0, 4026585312L }
EFL one of { 18, 19, 514 }
GDT == "0000000000000000"
IDT == "00000000000003ff"
CR0 == 16
CCS one of { 0, 16, 17 }
CCD one of { 0, 14, 803 }
===========================================================================
..cli():::ENTER;condition="not(EFL_6==0)"
II == EFL_4
A20 == EFL_2
A20 == EFL_6
ECX one of { 0, 33537, 6578533 }
EDX one of { 0, 128, 53472 }
EFL one of { 70, 582 }
GS one of { "0000000000000000ffff00009300", "000000000000ffffffff008f9300", "c980000c9800ffffffff00809300" }
ES >= GS
CS > GS
DS >= GS
===========================================================================
..cli():::ENTER;condition="not(D_EFL_6==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_0
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SS == FS
EFL_2 == EFL_6
EAX >= 0
EBX >= 0
ECX >= 0
EDX >= 0
CPL == 0
II == 0
A20 == 1
SS one of { "0000000000000000ffff00009300", "000000000000ffffffff00809300", "000000000000ffffffff008f9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "000000000000ffff" }
IDT one of { "00000000000003ff", "000000000000ffff" }
CR0 one of { 16, 1610612752 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_9 one of { 0, 1 }
ADDR > EIP
II <= EFL_2
II <= EFL_4
II <= EFL_9
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_9
ES != CS
ES >= SS
ES > LDT
ES > TR
CS > SS
CS > DS
CS != GS
CS > LDT
CS > TR
SS <= DS
SS <= GS
SS > LDT
SS > TR
DS > LDT
DS > TR
GS > LDT
GS > TR
LDT < TR
GDT <= IDT
===========================================================================
..cli():::EXIT
EAX == orig(EAX)
EBX == orig(EBX)
ECX == orig(ECX)
EDX == orig(EDX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_0
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_8)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_0)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == orig(ES)
CS == orig(CS)
SS == FS
SS == orig(SS)
SS == orig(FS)
DS == orig(DS)
GS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == EFL_6
EFL_2 == orig(EFL_2)
EFL_2 == orig(EFL_6)
EFL_4 == orig(EFL_4)
EFL_9 == orig(EFL_9)
(EFL one of { 18, 19, 514 })  <==>  (EFL_2 == 0)
(EFL one of { 18, 19, 514 })  <==>  (II == EFL_2)
(EFL one of { 18, 19, 514 })  ==>  (CCD one of { 0, 14, 803 })
(EFL one of { 18, 19, 514 })  ==>  (CCS one of { 0, 16, 17 })
(EFL one of { 18, 19, 514 })  ==>  (CR0 == 16)
(EFL one of { 18, 19, 514 })  ==>  (EBX one of { 0, 32, 65535 })
(EFL one of { 18, 19, 514 })  ==>  (ECX one of { 0, 4026585312L })
(EFL one of { 18, 19, 514 })  ==>  (EFL_4 one of { 0, 1 })
(EFL one of { 18, 19, 514 })  ==>  (GDT == "0000000000000000")
(EFL one of { 18, 19, 514 })  ==>  (IDT == "00000000000003ff")
(EFL one of { 70, 582 })  <==>  (A20 == EFL_2)
(EFL one of { 70, 582 })  <==>  (EFL_2 == 1)
(EFL one of { 70, 582 })  <==>  (EFL_2 > EFL_4)
(EFL one of { 70, 582 })  <==>  (II < EFL_2)
(EFL one of { 70, 582 })  ==>  (A20 > EFL_4)
(EFL one of { 70, 582 })  ==>  (CR0 one of { 16, 1610612752 })
(EFL one of { 70, 582 })  ==>  (CS > GS)
(EFL one of { 70, 582 })  ==>  (DS >= GS)
(EFL one of { 70, 582 })  ==>  (ECX one of { 0, 33537, 6578533 })
(EFL one of { 70, 582 })  ==>  (EDX one of { 0, 128, 53472 })
(EFL one of { 70, 582 })  ==>  (EFL_2 >= EFL_9)
(EFL one of { 70, 582 })  ==>  (EFL_4 <= EFL_9)
(EFL one of { 70, 582 })  ==>  (EFL_4 == 0)
(EFL one of { 70, 582 })  ==>  (ES >= GS)
(EFL one of { 70, 582 })  ==>  (GDT one of { "0000000000000000", "000000000000ffff" })
(EFL one of { 70, 582 })  ==>  (GS one of { "0000000000000000ffff00009300", "000000000000ffffffff008f9300", "c980000c9800ffffffff00809300" })
(EFL one of { 70, 582 })  ==>  (IDT one of { "00000000000003ff", "000000000000ffff" })
(EFL one of { 70, 582 })  ==>  (II == EFL_4)
EAX >= 0
EBX >= 0
ECX >= 0
EDX >= 0
CPL == 0
II == 0
A20 == 1
SS one of { "0000000000000000ffff00009300", "000000000000ffffffff00809300", "000000000000ffffffff008f9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "000000000000ffff" }
IDT one of { "00000000000003ff", "000000000000ffff" }
CR0 one of { 16, 1610612752 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_9 one of { 0, 1 }
ADDR > EIP
ADDR - orig(ADDR) - 1 == 0
EIP < orig(ADDR)
II <= EFL_2
II <= EFL_4
II <= EFL_9
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_9
ES != CS
ES >= SS
ES > LDT
ES > TR
CS > SS
CS > DS
CS != GS
CS > LDT
CS > TR
SS <= DS
SS <= GS
SS > LDT
SS > TR
DS > LDT
DS > TR
GS > LDT
GS > TR
LDT < TR
GDT <= IDT
===========================================================================
..cli():::EXIT;condition="EFL_6==0"
II == EFL_2
II == EFL_6
II == orig(EFL_2)
II == orig(EFL_6)
EBX one of { 0, 32, 65535 }
ECX one of { 0, 4026585312L }
EFL one of { 18, 19, 514 }
GDT == "0000000000000000"
IDT == "00000000000003ff"
CR0 == 16
CCS one of { 0, 16, 17 }
CCD one of { 0, 14, 803 }
===========================================================================
..cli():::EXIT;condition="not(EFL_6==0)"
II == EFL_4
II == orig(EFL_4)
A20 == EFL_2
A20 == EFL_6
A20 == orig(EFL_2)
A20 == orig(EFL_6)
ECX one of { 0, 33537, 6578533 }
EDX one of { 0, 128, 53472 }
EFL one of { 70, 582 }
GS one of { "0000000000000000ffff00009300", "000000000000ffffffff008f9300", "c980000c9800ffffffff00809300" }
ES >= GS
CS > GS
DS >= GS
===========================================================================
..cli():::EXIT;condition="not(D_EFL_6==0)"
EAX == orig(EAX)
EBX == orig(EBX)
ECX == orig(ECX)
EDX == orig(EDX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_0
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_8)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_0)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == orig(ES)
CS == orig(CS)
SS == FS
SS == orig(SS)
SS == orig(FS)
DS == orig(DS)
GS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == EFL_6
EFL_2 == orig(EFL_2)
EFL_2 == orig(EFL_6)
EFL_4 == orig(EFL_4)
EFL_9 == orig(EFL_9)
EAX >= 0
EBX >= 0
ECX >= 0
EDX >= 0
CPL == 0
II == 0
A20 == 1
SS one of { "0000000000000000ffff00009300", "000000000000ffffffff00809300", "000000000000ffffffff008f9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "000000000000ffff" }
IDT one of { "00000000000003ff", "000000000000ffff" }
CR0 one of { 16, 1610612752 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_9 one of { 0, 1 }
ADDR > EIP
ADDR - orig(ADDR) - 1 == 0
EIP < orig(ADDR)
II <= EFL_2
II <= EFL_4
II <= EFL_9
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_9
ES != CS
ES >= SS
ES > LDT
ES > TR
CS > SS
CS > DS
CS != GS
CS > LDT
CS > TR
SS <= DS
SS <= GS
SS > LDT
SS > TR
DS > LDT
DS > TR
GS > LDT
GS > TR
LDT < TR
GDT <= IDT
===========================================================================
..cltd():::ENTER
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SS == DS
FS == GS
EFL_6 == CR0_0
(ADDR one of { 975982, 133945019 })  <==>  (A20 == EFL_6)
(ADDR one of { 975982, 133945019 })  <==>  (CCD == 0)
(ADDR one of { 975982, 133945019 })  <==>  (CR0 == 17)
(ADDR one of { 975982, 133945019 })  <==>  (CS == "000800000000ffffffff00cf9b00")
(ADDR one of { 975982, 133945019 })  <==>  (EFL == 70)
(ADDR one of { 975982, 133945019 })  <==>  (EFL_6 == 1)
(ADDR one of { 975982, 133945019 })  <==>  (EIP one of { 133883363, 133944976 })
(ADDR one of { 975982, 133945019 })  <==>  (ES == "001000000000ffffffff00cf9300")
(ADDR one of { 975982, 133945019 })  <==>  (ES == FS)
(ADDR one of { 975982, 133945019 })  <==>  (ES == SS)
(ADDR one of { 975982, 133945019 })  <==>  (FS == "001000000000ffffffff00cf9300")
(ADDR one of { 975982, 133945019 })  <==>  (GDT == "000f5e8000000037")
(ADDR one of { 975982, 133945019 })  <==>  (IDT == "000f5ebe00000000")
(ADDR one of { 975982, 133945019 })  <==>  (SS == "001000000000ffffffff00cf9300")
(ADDR one of { 975982, 133945019 })  ==>  (A20 == EFL_2)
(ADDR one of { 975982, 133945019 })  ==>  (CCS == 0)
(ADDR one of { 975982, 133945019 })  ==>  (EAX == -1)
(ADDR one of { 975982, 133945019 })  ==>  (EAX == EBX)
(ADDR one of { 975982, 133945019 })  ==>  (EAX == ECX)
(ADDR one of { 975982, 133945019 })  ==>  (EBX == -1)
(ADDR one of { 975982, 133945019 })  ==>  (ECX == -1)
(ADDR one of { 975982, 133945019 })  ==>  (EDX one of { -1, 0 })
(ADDR one of { 975982, 133945019 })  ==>  (EFL_2 == 1)
(ADDR one of { 975982, 133945019 })  ==>  (EFL_4 == 0)
(ADDR one of { 975982, 133945019 })  ==>  (II == EFL_4)
(EIP one of { 4227, 14486, 14813 })  <==>  (CCD one of { 2, 26066, 4294967272L })
(EIP one of { 4227, 14486, 14813 })  <==>  (CR0 == 16)
(EIP one of { 4227, 14486, 14813 })  <==>  (CS == "c000000c0000ffffffff008f9b00")
(EIP one of { 4227, 14486, 14813 })  <==>  (EFL one of { 2, 23, 135 })
(EIP one of { 4227, 14486, 14813 })  <==>  (EFL_6 == 0)
(EIP one of { 4227, 14486, 14813 })  <==>  (ES one of { "004000000400ffffffff008f9300", "c000000c0000ffffffff008f9300" })
(EIP one of { 4227, 14486, 14813 })  <==>  (FS == "000000000000ffffffff008f9300")
(EIP one of { 4227, 14486, 14813 })  <==>  (GDT == "0000000000000000")
(EIP one of { 4227, 14486, 14813 })  <==>  (IDT == "00000000000003ff")
(EIP one of { 4227, 14486, 14813 })  <==>  (II == EFL_6)
(EIP one of { 4227, 14486, 14813 })  <==>  (SS one of { "000000000000ffffffff008f9300", "eb34000eb340ffffffff008f9300" })
(EIP one of { 4227, 14486, 14813 })  ==>  (CCS one of { 0, 32, 4294967294L })
(EIP one of { 4227, 14486, 14813 })  ==>  (EAX one of { -1, 1 })
(EIP one of { 4227, 14486, 14813 })  ==>  (EBX one of { -1, 0, 8 })
(EIP one of { 4227, 14486, 14813 })  ==>  (ECX one of { -1, 1, 4 })
(EIP one of { 4227, 14486, 14813 })  ==>  (EDX one of { 0, 4 })
(EIP one of { 4227, 14486, 14813 })  ==>  (EFL_2 one of { 0, 1 })
(EIP one of { 4227, 14486, 14813 })  ==>  (EFL_4 one of { 0, 1 })
EAX one of { -1, 1 }
EBX one of { -1, 0, 8 }
ECX one of { -1, 1, 4 }
EDX one of { -1, 0, 4 }
CPL == 0
II == 0
A20 == 1
ES one of { "001000000000ffffffff00cf9300", "004000000400ffffffff008f9300", "c000000c0000ffffffff008f9300" }
CS one of { "000800000000ffffffff00cf9b00", "c000000c0000ffffffff008f9b00" }
SS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300", "eb34000eb340ffffffff008f9300" }
FS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS one of { 0, 32, 4294967294L }
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EBX % EAX == 0
ECX % EAX == 0
EDX % EAX == 0
EDX % ECX == 0
===========================================================================
..cltd():::ENTER;condition="EFL_6==0"
II == EFL_6
II == CR0_0
EDX one of { 0, 4 }
EIP one of { 4227, 14486, 14813 }
EFL one of { 2, 23, 135 }
ES one of { "004000000400ffffffff008f9300", "c000000c0000ffffffff008f9300" }
CS == "c000000c0000ffffffff008f9b00"
SS one of { "000000000000ffffffff008f9300", "eb34000eb340ffffffff008f9300" }
FS == "000000000000ffffffff008f9300"
GDT == "0000000000000000"
IDT == "00000000000003ff"
CR0 == 16
CCD one of { 2, 26066, 4294967272L }
===========================================================================
..cltd():::ENTER;condition="not(EFL_6==0)"
EAX == EBX
EAX == ECX
II == EFL_4
A20 == EFL_2
A20 == EFL_6
A20 == CR0_0
ES == SS
ES == DS
ES == FS
ES == GS
ADDR one of { 975982, 133945019 }
EAX == -1
EDX one of { -1, 0 }
EIP one of { 133883363, 133944976 }
EFL == 70
ES == "001000000000ffffffff00cf9300"
CS == "000800000000ffffffff00cf9b00"
GDT == "000f5e8000000037"
IDT == "000f5ebe00000000"
CR0 == 17
CCS == 0
CCD == 0
===========================================================================
..cltd():::ENTER;condition="not(D_EFL_6==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SS == DS
FS == GS
EFL_6 == CR0_0
EAX one of { -1, 1 }
EBX one of { -1, 0, 8 }
ECX one of { -1, 1, 4 }
EDX one of { -1, 0, 4 }
CPL == 0
II == 0
A20 == 1
ES one of { "001000000000ffffffff00cf9300", "004000000400ffffffff008f9300", "c000000c0000ffffffff008f9300" }
CS one of { "000800000000ffffffff00cf9b00", "c000000c0000ffffffff008f9b00" }
SS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300", "eb34000eb340ffffffff008f9300" }
FS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS one of { 0, 32, 4294967294L }
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EBX % EAX == 0
ECX % EAX == 0
EDX % EAX == 0
EDX % ECX == 0
===========================================================================
..cltd():::EXIT
EAX == orig(EAX)
EBX == orig(EBX)
ECX == orig(ECX)
EDX == orig(EDX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_8)
II == orig(EFL_9)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == orig(ES)
CS == orig(CS)
SS == DS
SS == orig(SS)
SS == orig(DS)
FS == GS
FS == orig(FS)
FS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == orig(EFL_2)
EFL_4 == orig(EFL_4)
EFL_6 == CR0_0
EFL_6 == orig(EFL_6)
EFL_6 == orig(CR0_0)
(ADDR one of { 975983, 133945020 })  <==>  (A20 == EFL_6)
(ADDR one of { 975983, 133945020 })  <==>  (CCD == 0)
(ADDR one of { 975983, 133945020 })  <==>  (CR0 == 17)
(ADDR one of { 975983, 133945020 })  <==>  (CS == "000800000000ffffffff00cf9b00")
(ADDR one of { 975983, 133945020 })  <==>  (EFL == 70)
(ADDR one of { 975983, 133945020 })  <==>  (EFL_6 == 1)
(ADDR one of { 975983, 133945020 })  <==>  (EIP one of { 133883363, 133944976 })
(ADDR one of { 975983, 133945020 })  <==>  (ES == "001000000000ffffffff00cf9300")
(ADDR one of { 975983, 133945020 })  <==>  (ES == FS)
(ADDR one of { 975983, 133945020 })  <==>  (ES == SS)
(ADDR one of { 975983, 133945020 })  <==>  (FS == "001000000000ffffffff00cf9300")
(ADDR one of { 975983, 133945020 })  <==>  (GDT == "000f5e8000000037")
(ADDR one of { 975983, 133945020 })  <==>  (IDT == "000f5ebe00000000")
(ADDR one of { 975983, 133945020 })  <==>  (SS == "001000000000ffffffff00cf9300")
(ADDR one of { 975983, 133945020 })  <==>  (orig(ADDR) one of { 975982, 133945019 })
(ADDR one of { 975983, 133945020 })  ==>  (A20 == EFL_2)
(ADDR one of { 975983, 133945020 })  ==>  (CCS == 0)
(ADDR one of { 975983, 133945020 })  ==>  (EAX == -1)
(ADDR one of { 975983, 133945020 })  ==>  (EAX == EBX)
(ADDR one of { 975983, 133945020 })  ==>  (EAX == ECX)
(ADDR one of { 975983, 133945020 })  ==>  (EBX == -1)
(ADDR one of { 975983, 133945020 })  ==>  (ECX == -1)
(ADDR one of { 975983, 133945020 })  ==>  (EDX one of { -1, 0 })
(ADDR one of { 975983, 133945020 })  ==>  (EFL_2 == 1)
(ADDR one of { 975983, 133945020 })  ==>  (EFL_4 == 0)
(ADDR one of { 975983, 133945020 })  ==>  (II == EFL_4)
(EIP one of { 4227, 14486, 14813 })  <==>  (CCD one of { 2, 26066, 4294967272L })
(EIP one of { 4227, 14486, 14813 })  <==>  (CR0 == 16)
(EIP one of { 4227, 14486, 14813 })  <==>  (CS == "c000000c0000ffffffff008f9b00")
(EIP one of { 4227, 14486, 14813 })  <==>  (EFL one of { 2, 23, 135 })
(EIP one of { 4227, 14486, 14813 })  <==>  (EFL_6 == 0)
(EIP one of { 4227, 14486, 14813 })  <==>  (ES one of { "004000000400ffffffff008f9300", "c000000c0000ffffffff008f9300" })
(EIP one of { 4227, 14486, 14813 })  <==>  (FS == "000000000000ffffffff008f9300")
(EIP one of { 4227, 14486, 14813 })  <==>  (GDT == "0000000000000000")
(EIP one of { 4227, 14486, 14813 })  <==>  (IDT == "00000000000003ff")
(EIP one of { 4227, 14486, 14813 })  <==>  (II == EFL_6)
(EIP one of { 4227, 14486, 14813 })  <==>  (SS one of { "000000000000ffffffff008f9300", "eb34000eb340ffffffff008f9300" })
(EIP one of { 4227, 14486, 14813 })  ==>  (ADDR - orig(ADDR) - 2 == 0)
(EIP one of { 4227, 14486, 14813 })  ==>  (CCS one of { 0, 32, 4294967294L })
(EIP one of { 4227, 14486, 14813 })  ==>  (EAX one of { -1, 1 })
(EIP one of { 4227, 14486, 14813 })  ==>  (EBX one of { -1, 0, 8 })
(EIP one of { 4227, 14486, 14813 })  ==>  (ECX one of { -1, 1, 4 })
(EIP one of { 4227, 14486, 14813 })  ==>  (EDX one of { 0, 4 })
(EIP one of { 4227, 14486, 14813 })  ==>  (EFL_2 one of { 0, 1 })
(EIP one of { 4227, 14486, 14813 })  ==>  (EFL_4 one of { 0, 1 })
EAX one of { -1, 1 }
EBX one of { -1, 0, 8 }
ECX one of { -1, 1, 4 }
EDX one of { -1, 0, 4 }
CPL == 0
II == 0
A20 == 1
ES one of { "001000000000ffffffff00cf9300", "004000000400ffffffff008f9300", "c000000c0000ffffffff008f9300" }
CS one of { "000800000000ffffffff00cf9b00", "c000000c0000ffffffff008f9b00" }
SS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300", "eb34000eb340ffffffff008f9300" }
FS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS one of { 0, 32, 4294967294L }
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EBX % EAX == 0
ECX % EAX == 0
EDX % EAX == 0
EDX % ECX == 0
===========================================================================
..cltd():::EXIT;condition="EFL_6==0"
II == EFL_6
II == CR0_0
II == orig(EFL_6)
II == orig(CR0_0)
EDX one of { 0, 4 }
EIP one of { 4227, 14486, 14813 }
EFL one of { 2, 23, 135 }
ES one of { "004000000400ffffffff008f9300", "c000000c0000ffffffff008f9300" }
CS == "c000000c0000ffffffff008f9b00"
SS one of { "000000000000ffffffff008f9300", "eb34000eb340ffffffff008f9300" }
FS == "000000000000ffffffff008f9300"
GDT == "0000000000000000"
IDT == "00000000000003ff"
CR0 == 16
CCD one of { 2, 26066, 4294967272L }
ADDR - orig(ADDR) - 2 == 0
===========================================================================
..cltd():::EXIT;condition="not(EFL_6==0)"
EAX == EBX
EAX == ECX
EAX == orig(EBX)
EAX == orig(ECX)
II == EFL_4
II == orig(EFL_4)
A20 == EFL_2
A20 == EFL_6
A20 == CR0_0
A20 == orig(EFL_2)
A20 == orig(EFL_6)
A20 == orig(CR0_0)
ES == SS
ES == DS
ES == FS
ES == GS
ES == orig(SS)
ES == orig(DS)
ES == orig(FS)
ES == orig(GS)
ADDR one of { 975983, 133945020 }
EAX == -1
EDX one of { -1, 0 }
EIP one of { 133883363, 133944976 }
EFL == 70
ES == "001000000000ffffffff00cf9300"
CS == "000800000000ffffffff00cf9b00"
GDT == "000f5e8000000037"
IDT == "000f5ebe00000000"
CR0 == 17
CCS == 0
CCD == 0
===========================================================================
..cltd():::EXIT;condition="not(D_EFL_6==0)"
EAX == orig(EAX)
EBX == orig(EBX)
ECX == orig(ECX)
EDX == orig(EDX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_8)
II == orig(EFL_9)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == orig(ES)
CS == orig(CS)
SS == DS
SS == orig(SS)
SS == orig(DS)
FS == GS
FS == orig(FS)
FS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == orig(EFL_2)
EFL_4 == orig(EFL_4)
EFL_6 == CR0_0
EFL_6 == orig(EFL_6)
EFL_6 == orig(CR0_0)
EAX one of { -1, 1 }
EBX one of { -1, 0, 8 }
ECX one of { -1, 1, 4 }
EDX one of { -1, 0, 4 }
CPL == 0
II == 0
A20 == 1
ES one of { "001000000000ffffffff00cf9300", "004000000400ffffffff008f9300", "c000000c0000ffffffff008f9300" }
CS one of { "000800000000ffffffff00cf9b00", "c000000c0000ffffffff008f9b00" }
SS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300", "eb34000eb340ffffffff008f9300" }
FS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS one of { 0, 32, 4294967294L }
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EBX % EAX == 0
ECX % EAX == 0
EDX % EAX == 0
EDX % ECX == 0
===========================================================================
..cmpb():::ENTER
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
HLT == EFL_8
HLT == EFL_13
HLT == CR0_1
HLT == CR0_2
HLT == CR0_3
HLT == CR0_5
HLT == CR0_7
HLT == CR0_18
HLT == CR0_20
HLT == CR4_6
HLT == CR4_8
HLT == CR4_9
HLT == CR4_11
HLT == CR4_12
(EFL_6 == 0)  <==>  (A20 > EFL_6)
(EFL_6 == 0)  <==>  (EFL_4 >= EFL_6)
(EFL_6 == 0)  <==>  (EFL_6 <= EFL_11)
(EFL_6 == 0)  ==>  (CCD >= 1)
(EFL_6 == 0)  ==>  (EFL >= 2)
(EFL_6 == 0)  ==>  (EFL_11 one of { 0, 1 })
(EFL_6 == 0)  ==>  (EFL_2 one of { 0, 1 })
(EFL_6 == 0)  ==>  (EFL_4 one of { 0, 1 })
(EFL_6 == 0)  ==>  (EFL_6 <= CR0_0)
(EFL_6 == 0)  ==>  (EFL_6 <= EFL_9)
(EFL_6 == 0)  ==>  (II < A20)
(EFL_6 == 0)  ==>  (II <= CR0_0)
(EFL_6 == 0)  ==>  (II <= EFL_11)
(EFL_6 == 0)  ==>  (II <= EFL_4)
(EFL_6 == 0)  ==>  (II <= SMM)
(EFL_6 == 0)  ==>  (II == 0)
(EFL_6 == 0)  ==>  (II == EFL_6)
(EFL_6 == 0)  ==>  (II == HLT)
(EFL_6 == 0)  ==>  (SMM >= EFL_6)
(EFL_6 == 1)  <==>  (A20 == EFL_6)
(EFL_6 == 1)  <==>  (EFL_4 < EFL_6)
(EFL_6 == 1)  <==>  (EFL_6 > EFL_11)
(EFL_6 == 1)  <==>  (HLT < EFL_6)
(EFL_6 == 1)  ==>  (A20 == EFL_2)
(EFL_6 == 1)  ==>  (A20 > EFL_11)
(EFL_6 == 1)  ==>  (A20 > EFL_4)
(EFL_6 == 1)  ==>  (EFL one of { 70, 71, 582 })
(EFL_6 == 1)  ==>  (EFL_11 == 0)
(EFL_6 == 1)  ==>  (EFL_2 == 1)
(EFL_6 == 1)  ==>  (EFL_2 > EFL_11)
(EFL_6 == 1)  ==>  (EFL_2 > EFL_4)
(EFL_6 == 1)  ==>  (EFL_2 >= CR0_0)
(EFL_6 == 1)  ==>  (EFL_2 >= EFL_9)
(EFL_6 == 1)  ==>  (EFL_4 <= CR0_0)
(EFL_6 == 1)  ==>  (EFL_4 <= EFL_9)
(EFL_6 == 1)  ==>  (EFL_4 == 0)
(EFL_6 == 1)  ==>  (EFL_6 >= CR0_0)
(EFL_6 == 1)  ==>  (EFL_6 >= EFL_9)
(EFL_6 == 1)  ==>  (EFL_9 >= EFL_11)
(EFL_6 == 1)  ==>  (FS <= GS)
(EFL_6 == 1)  ==>  (HLT < EFL_2)
(EFL_6 == 1)  ==>  (HLT == EFL_11)
(EFL_6 == 1)  ==>  (HLT == EFL_4)
(EFL_6 == 1)  ==>  (II >= EFL_11)
(EFL_6 == 1)  ==>  (II >= EFL_4)
(EFL_6 == 1)  ==>  (II one of { 0, 1 })
(EFL_6 == 1)  ==>  (SMM <= EFL_6)
(EFL_6 == 1)  ==>  (SMM >= EFL_11)
(EFL_6 == 1)  ==>  (SMM >= EFL_4)
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II one of { 0, 1 }
A20 == 1
SMM one of { 0, 1 }
HLT == 0
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
EFL_11 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
II <= A20
II >= HLT
II <= EFL_2
II <= EFL_6
II <= EFL_9
A20 >= SMM
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= EFL_11
A20 >= CR0_0
SMM >= HLT
SMM <= EFL_2
SMM <= CR0_0
HLT <= EFL_2
HLT <= EFL_4
HLT <= EFL_6
HLT <= EFL_9
HLT <= EFL_11
HLT <= CR0_0
ES != CS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != DS
CS != FS
CS != GS
CS > LDT
CS > TR
SS <= DS
SS >= FS
SS > LDT
SS > TR
DS >= FS
DS > LDT
DS > TR
FS > LDT
FS > TR
GS > LDT
GS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_6
EFL_11 <= CR0_0
===========================================================================
..cmpb():::ENTER;condition="EFL_6==0"
II == HLT
II == EFL_6
II == EFL_8
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == 0
CCD >= 1
II <= SMM
II <= EFL_4
II <= EFL_11
II <= CR0_0
===========================================================================
..cmpb():::ENTER;condition="not(EFL_6==0)"
A20 == EFL_2
A20 == EFL_6
HLT == EFL_4
HLT == EFL_11
EFL one of { 70, 71, 582 }
FS <= GS
===========================================================================
..cmpb():::ENTER;condition="not(D_EFL_6==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
HLT == EFL_8
HLT == EFL_13
HLT == CR0_1
HLT == CR0_2
HLT == CR0_3
HLT == CR0_5
HLT == CR0_7
HLT == CR0_18
HLT == CR0_20
HLT == CR4_6
HLT == CR4_8
HLT == CR4_9
HLT == CR4_11
HLT == CR4_12
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II one of { 0, 1 }
A20 == 1
SMM one of { 0, 1 }
HLT == 0
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
EFL_11 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
II <= A20
II >= HLT
II <= EFL_2
II <= EFL_6
II <= EFL_9
A20 >= SMM
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= EFL_11
A20 >= CR0_0
SMM >= HLT
SMM <= EFL_2
SMM <= CR0_0
HLT <= EFL_2
HLT <= EFL_4
HLT <= EFL_6
HLT <= EFL_9
HLT <= EFL_11
HLT <= CR0_0
ES != CS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != DS
CS != FS
CS != GS
CS > LDT
CS > TR
SS <= DS
SS >= FS
SS > LDT
SS > TR
DS >= FS
DS > LDT
DS > TR
FS > LDT
FS > TR
GS > LDT
GS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_6
EFL_11 <= CR0_0
===========================================================================
..cmpb():::EXIT
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == orig(II)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
SMM == orig(SMM)
HLT == EFL_8
HLT == EFL_13
HLT == CR0_1
HLT == CR0_2
HLT == CR0_3
HLT == CR0_5
HLT == CR0_7
HLT == CR0_18
HLT == CR0_20
HLT == CR4_6
HLT == CR4_8
HLT == CR4_9
HLT == CR4_11
HLT == CR4_12
HLT == orig(HLT)
HLT == orig(EFL_8)
HLT == orig(EFL_13)
HLT == orig(CR0_1)
HLT == orig(CR0_2)
HLT == orig(CR0_3)
HLT == orig(CR0_5)
HLT == orig(CR0_7)
HLT == orig(CR0_18)
HLT == orig(CR0_20)
HLT == orig(CR4_6)
HLT == orig(CR4_8)
HLT == orig(CR4_9)
HLT == orig(CR4_11)
HLT == orig(CR4_12)
ES == orig(ES)
CS == orig(CS)
SS == orig(SS)
DS == orig(DS)
FS == orig(FS)
GS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == orig(EFL_2)
EFL_4 == orig(EFL_4)
EFL_6 == orig(EFL_6)
EFL_9 == orig(EFL_9)
EFL_11 == orig(EFL_11)
CR0_0 == orig(CR0_0)
(EFL_6 == 0)  <==>  (A20 > EFL_6)
(EFL_6 == 0)  <==>  (EFL_4 >= EFL_6)
(EFL_6 == 0)  <==>  (EFL_6 <= EFL_11)
(EFL_6 == 0)  ==>  (CCD >= 1)
(EFL_6 == 0)  ==>  (ECX == orig(ECX))
(EFL_6 == 0)  ==>  (EFL >= 2)
(EFL_6 == 0)  ==>  (EFL_11 one of { 0, 1 })
(EFL_6 == 0)  ==>  (EFL_2 one of { 0, 1 })
(EFL_6 == 0)  ==>  (EFL_4 one of { 0, 1 })
(EFL_6 == 0)  ==>  (EFL_6 <= CR0_0)
(EFL_6 == 0)  ==>  (EFL_6 <= EFL_9)
(EFL_6 == 0)  ==>  (II < A20)
(EFL_6 == 0)  ==>  (II <= CR0_0)
(EFL_6 == 0)  ==>  (II <= EFL_11)
(EFL_6 == 0)  ==>  (II <= EFL_4)
(EFL_6 == 0)  ==>  (II <= SMM)
(EFL_6 == 0)  ==>  (II == 0)
(EFL_6 == 0)  ==>  (II == EFL_6)
(EFL_6 == 0)  ==>  (II == HLT)
(EFL_6 == 0)  ==>  (SMM >= EFL_6)
(EFL_6 == 1)  <==>  (A20 == EFL_6)
(EFL_6 == 1)  <==>  (EFL_4 < EFL_6)
(EFL_6 == 1)  <==>  (EFL_6 > EFL_11)
(EFL_6 == 1)  <==>  (HLT < EFL_6)
(EFL_6 == 1)  ==>  (A20 == EFL_2)
(EFL_6 == 1)  ==>  (A20 > EFL_11)
(EFL_6 == 1)  ==>  (A20 > EFL_4)
(EFL_6 == 1)  ==>  (EAX == orig(EAX))
(EFL_6 == 1)  ==>  (EBX == orig(EBX))
(EFL_6 == 1)  ==>  (EDX == orig(EDX))
(EFL_6 == 1)  ==>  (EFL one of { 70, 71, 582 })
(EFL_6 == 1)  ==>  (EFL_11 == 0)
(EFL_6 == 1)  ==>  (EFL_2 == 1)
(EFL_6 == 1)  ==>  (EFL_2 > EFL_11)
(EFL_6 == 1)  ==>  (EFL_2 > EFL_4)
(EFL_6 == 1)  ==>  (EFL_2 >= CR0_0)
(EFL_6 == 1)  ==>  (EFL_2 >= EFL_9)
(EFL_6 == 1)  ==>  (EFL_4 <= CR0_0)
(EFL_6 == 1)  ==>  (EFL_4 <= EFL_9)
(EFL_6 == 1)  ==>  (EFL_4 == 0)
(EFL_6 == 1)  ==>  (EFL_6 >= CR0_0)
(EFL_6 == 1)  ==>  (EFL_6 >= EFL_9)
(EFL_6 == 1)  ==>  (EFL_9 >= EFL_11)
(EFL_6 == 1)  ==>  (FS <= GS)
(EFL_6 == 1)  ==>  (HLT < EFL_2)
(EFL_6 == 1)  ==>  (HLT == EFL_11)
(EFL_6 == 1)  ==>  (HLT == EFL_4)
(EFL_6 == 1)  ==>  (II >= EFL_11)
(EFL_6 == 1)  ==>  (II >= EFL_4)
(EFL_6 == 1)  ==>  (II one of { 0, 1 })
(EFL_6 == 1)  ==>  (SMM <= EFL_6)
(EFL_6 == 1)  ==>  (SMM >= EFL_11)
(EFL_6 == 1)  ==>  (SMM >= EFL_4)
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II one of { 0, 1 }
A20 == 1
SMM one of { 0, 1 }
HLT == 0
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
EFL_11 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
ADDR > orig(ADDR)
EAX <= orig(EAX)
EBX <= orig(EBX)
ECX <= orig(ECX)
EDX <= orig(EDX)
EIP != orig(ADDR)
II <= A20
II >= HLT
II <= EFL_2
II <= EFL_6
II <= EFL_9
A20 >= SMM
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= EFL_11
A20 >= CR0_0
SMM >= HLT
SMM <= EFL_2
SMM <= CR0_0
HLT <= EFL_2
HLT <= EFL_4
HLT <= EFL_6
HLT <= EFL_9
HLT <= EFL_11
HLT <= CR0_0
ES != CS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != DS
CS != FS
CS != GS
CS > LDT
CS > TR
SS <= DS
SS >= FS
SS > LDT
SS > TR
DS >= FS
DS > LDT
DS > TR
FS > LDT
FS > TR
GS > LDT
GS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_6
EFL_11 <= CR0_0
===========================================================================
..cmpb():::EXIT;condition="EFL_6==0"
ECX == orig(ECX)
II == HLT
II == EFL_6
II == EFL_8
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(HLT)
II == orig(EFL_6)
II == orig(EFL_8)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
II == 0
CCD >= 1
II <= SMM
II <= EFL_4
II <= EFL_11
II <= CR0_0
===========================================================================
..cmpb():::EXIT;condition="not(EFL_6==0)"
EAX == orig(EAX)
EBX == orig(EBX)
EDX == orig(EDX)
A20 == EFL_2
A20 == EFL_6
A20 == orig(EFL_2)
A20 == orig(EFL_6)
HLT == EFL_4
HLT == EFL_11
HLT == orig(EFL_4)
HLT == orig(EFL_11)
EFL one of { 70, 71, 582 }
FS <= GS
===========================================================================
..cmpb():::EXIT;condition="not(D_EFL_6==0)"
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == orig(II)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
SMM == orig(SMM)
HLT == EFL_8
HLT == EFL_13
HLT == CR0_1
HLT == CR0_2
HLT == CR0_3
HLT == CR0_5
HLT == CR0_7
HLT == CR0_18
HLT == CR0_20
HLT == CR4_6
HLT == CR4_8
HLT == CR4_9
HLT == CR4_11
HLT == CR4_12
HLT == orig(HLT)
HLT == orig(EFL_8)
HLT == orig(EFL_13)
HLT == orig(CR0_1)
HLT == orig(CR0_2)
HLT == orig(CR0_3)
HLT == orig(CR0_5)
HLT == orig(CR0_7)
HLT == orig(CR0_18)
HLT == orig(CR0_20)
HLT == orig(CR4_6)
HLT == orig(CR4_8)
HLT == orig(CR4_9)
HLT == orig(CR4_11)
HLT == orig(CR4_12)
ES == orig(ES)
CS == orig(CS)
SS == orig(SS)
DS == orig(DS)
FS == orig(FS)
GS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == orig(EFL_2)
EFL_4 == orig(EFL_4)
EFL_6 == orig(EFL_6)
EFL_9 == orig(EFL_9)
EFL_11 == orig(EFL_11)
CR0_0 == orig(CR0_0)
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II one of { 0, 1 }
A20 == 1
SMM one of { 0, 1 }
HLT == 0
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
EFL_11 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
ADDR > orig(ADDR)
EAX <= orig(EAX)
EBX <= orig(EBX)
ECX <= orig(ECX)
EDX <= orig(EDX)
EIP != orig(ADDR)
II <= A20
II >= HLT
II <= EFL_2
II <= EFL_6
II <= EFL_9
A20 >= SMM
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= EFL_11
A20 >= CR0_0
SMM >= HLT
SMM <= EFL_2
SMM <= CR0_0
HLT <= EFL_2
HLT <= EFL_4
HLT <= EFL_6
HLT <= EFL_9
HLT <= EFL_11
HLT <= CR0_0
ES != CS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != DS
CS != FS
CS != GS
CS > LDT
CS > TR
SS <= DS
SS >= FS
SS > LDT
SS > TR
DS >= FS
DS > LDT
DS > TR
FS > LDT
FS > TR
GS > LDT
GS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_6
EFL_11 <= CR0_0
===========================================================================
..cmpl():::ENTER
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == HLT
II == EFL_8
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
(EFL_6 == 0)  <==>  (A20 > EFL_6)
(EFL_6 == 0)  <==>  (EFL_4 >= EFL_6)
(EFL_6 == 0)  <==>  (EFL_6 <= EFL_11)
(EFL_6 == 0)  <==>  (II == EFL_6)
(EFL_6 == 0)  ==>  (CR0 one of { 16, 17, 1610612752 })
(EFL_6 == 0)  ==>  (D_SMM one of { 0, 1 })
(EFL_6 == 0)  ==>  (EFL >= 2)
(EFL_6 == 0)  ==>  (EFL_11 one of { 0, 1 })
(EFL_6 == 0)  ==>  (EFL_2 one of { 0, 1 })
(EFL_6 == 0)  ==>  (EFL_4 >= EFL_9)
(EFL_6 == 0)  ==>  (EFL_4 one of { 0, 1 })
(EFL_6 == 0)  ==>  (EFL_6 <= CR0_0)
(EFL_6 == 0)  ==>  (EFL_6 <= EFL_9)
(EFL_6 == 0)  ==>  (IDT one of { "00000000000003ff", "000000000000ffff", "000f5ebe00000000" })
(EFL_6 == 0)  ==>  (SMM >= EFL_6)
(EFL_6 == 1)  <==>  (A20 == EFL_6)
(EFL_6 == 1)  <==>  (EFL_4 < EFL_6)
(EFL_6 == 1)  <==>  (EFL_6 > EFL_11)
(EFL_6 == 1)  <==>  (II < EFL_6)
(EFL_6 == 1)  ==>  (A20 == D_SMM)
(EFL_6 == 1)  ==>  (A20 == EFL_2)
(EFL_6 == 1)  ==>  (A20 > EFL_11)
(EFL_6 == 1)  ==>  (A20 > EFL_4)
(EFL_6 == 1)  ==>  (CR0 one of { 16, 17 })
(EFL_6 == 1)  ==>  (CR0_0 <= D_SMM)
(EFL_6 == 1)  ==>  (DS >= GS)
(EFL_6 == 1)  ==>  (D_SMM == 1)
(EFL_6 == 1)  ==>  (EFL one of { 70, 71, 582 })
(EFL_6 == 1)  ==>  (EFL_11 < D_SMM)
(EFL_6 == 1)  ==>  (EFL_11 == 0)
(EFL_6 == 1)  ==>  (EFL_2 == 1)
(EFL_6 == 1)  ==>  (EFL_2 > EFL_11)
(EFL_6 == 1)  ==>  (EFL_2 > EFL_4)
(EFL_6 == 1)  ==>  (EFL_2 >= CR0_0)
(EFL_6 == 1)  ==>  (EFL_2 >= EFL_9)
(EFL_6 == 1)  ==>  (EFL_4 < D_SMM)
(EFL_6 == 1)  ==>  (EFL_4 <= CR0_0)
(EFL_6 == 1)  ==>  (EFL_4 <= EFL_9)
(EFL_6 == 1)  ==>  (EFL_4 == 0)
(EFL_6 == 1)  ==>  (EFL_6 >= CR0_0)
(EFL_6 == 1)  ==>  (EFL_6 >= EFL_9)
(EFL_6 == 1)  ==>  (EFL_9 >= EFL_11)
(EFL_6 == 1)  ==>  (ES >= GS)
(EFL_6 == 1)  ==>  (FS <= GS)
(EFL_6 == 1)  ==>  (GDT != IDT)
(EFL_6 == 1)  ==>  (GDT one of { "0000000000000000", "0000910800000027", "000f5e8000000037" })
(EFL_6 == 1)  ==>  (IDT one of { "00000000000003ff", "000f5ebe00000000" })
(EFL_6 == 1)  ==>  (II < D_SMM)
(EFL_6 == 1)  ==>  (II < EFL_2)
(EFL_6 == 1)  ==>  (II == EFL_11)
(EFL_6 == 1)  ==>  (II == EFL_4)
(EFL_6 == 1)  ==>  (SMM <= EFL_6)
(EFL_6 == 1)  ==>  (SMM >= EFL_11)
(EFL_6 == 1)  ==>  (SMM >= EFL_4)
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
SMM one of { 0, 1 }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
IDT one of { "00000000000003ff", "000000000000ffff", "000f5ebe00000000" }
CR0 one of { 16, 17, 1610612752 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
EFL_11 one of { 0, 1 }
CR0_0 one of { 0, 1 }
D_SMM one of { 0, 1 }
ADDR != EIP
II <= SMM
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= EFL_9
II <= EFL_11
II <= CR0_0
II <= D_SMM
A20 >= SMM
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= EFL_11
A20 >= CR0_0
A20 >= D_SMM
SMM <= EFL_2
SMM <= CR0_0
SMM <= D_SMM
ES != CS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != DS
CS != FS
CS != GS
CS > LDT
CS > TR
SS <= DS
SS >= FS
SS > LDT
SS > TR
DS >= FS
DS > LDT
DS > TR
FS > LDT
FS > TR
GS > LDT
GS > TR
LDT < TR
EFL_2 >= EFL_6
EFL_2 <= D_SMM
EFL_4 <= D_SMM
EFL_6 <= D_SMM
EFL_9 <= D_SMM
EFL_11 <= CR0_0
EFL_11 <= D_SMM
===========================================================================
..cmpl():::ENTER;condition="EFL_6==0"
II == EFL_6
EFL_4 >= EFL_9
===========================================================================
..cmpl():::ENTER;condition="not(EFL_6==0)"
II == EFL_4
II == EFL_11
A20 == EFL_2
A20 == EFL_6
A20 == D_SMM
EFL one of { 70, 71, 582 }
GDT one of { "0000000000000000", "0000910800000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
ES >= GS
DS >= GS
FS <= GS
GDT != IDT
===========================================================================
..cmpl():::ENTER;condition="not(D_EFL_6==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == HLT
II == EFL_8
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
SMM one of { 0, 1 }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
IDT one of { "00000000000003ff", "000000000000ffff", "000f5ebe00000000" }
CR0 one of { 16, 17, 1610612752 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
EFL_11 one of { 0, 1 }
CR0_0 one of { 0, 1 }
D_SMM one of { 0, 1 }
ADDR != EIP
II <= SMM
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= EFL_9
II <= EFL_11
II <= CR0_0
II <= D_SMM
A20 >= SMM
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= EFL_11
A20 >= CR0_0
A20 >= D_SMM
SMM <= EFL_2
SMM <= CR0_0
SMM <= D_SMM
ES != CS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != DS
CS != FS
CS != GS
CS > LDT
CS > TR
SS <= DS
SS >= FS
SS > LDT
SS > TR
DS >= FS
DS > LDT
DS > TR
FS > LDT
FS > TR
GS > LDT
GS > TR
LDT < TR
EFL_2 >= EFL_6
EFL_2 <= D_SMM
EFL_4 <= D_SMM
EFL_6 <= D_SMM
EFL_9 <= D_SMM
EFL_11 <= CR0_0
EFL_11 <= D_SMM
===========================================================================
..cmpl():::EXIT
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == HLT
II == EFL_8
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(HLT)
II == orig(EFL_8)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
SMM == orig(SMM)
ES == orig(ES)
CS == orig(CS)
SS == orig(SS)
DS == orig(DS)
FS == orig(FS)
GS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == orig(EFL_2)
EFL_4 == orig(EFL_4)
EFL_6 == orig(EFL_6)
EFL_9 == orig(EFL_9)
EFL_11 == orig(EFL_11)
CR0_0 == orig(CR0_0)
D_SMM == orig(D_SMM)
(EFL_6 == 0)  <==>  (A20 > EFL_6)
(EFL_6 == 0)  <==>  (EFL_4 >= EFL_6)
(EFL_6 == 0)  <==>  (EFL_6 <= EFL_11)
(EFL_6 == 0)  <==>  (II == EFL_6)
(EFL_6 == 0)  ==>  (CR0 one of { 16, 17, 1610612752 })
(EFL_6 == 0)  ==>  (D_SMM one of { 0, 1 })
(EFL_6 == 0)  ==>  (EDX == orig(EDX))
(EFL_6 == 0)  ==>  (EFL >= 2)
(EFL_6 == 0)  ==>  (EFL_11 one of { 0, 1 })
(EFL_6 == 0)  ==>  (EFL_2 one of { 0, 1 })
(EFL_6 == 0)  ==>  (EFL_4 >= EFL_9)
(EFL_6 == 0)  ==>  (EFL_4 one of { 0, 1 })
(EFL_6 == 0)  ==>  (EFL_6 <= CR0_0)
(EFL_6 == 0)  ==>  (EFL_6 <= EFL_9)
(EFL_6 == 0)  ==>  (IDT one of { "00000000000003ff", "000000000000ffff", "000f5ebe00000000" })
(EFL_6 == 0)  ==>  (SMM >= EFL_6)
(EFL_6 == 1)  <==>  (A20 == EFL_6)
(EFL_6 == 1)  <==>  (EFL_4 < EFL_6)
(EFL_6 == 1)  <==>  (EFL_6 > EFL_11)
(EFL_6 == 1)  <==>  (II < EFL_6)
(EFL_6 == 1)  ==>  (A20 == D_SMM)
(EFL_6 == 1)  ==>  (A20 == EFL_2)
(EFL_6 == 1)  ==>  (A20 > EFL_11)
(EFL_6 == 1)  ==>  (A20 > EFL_4)
(EFL_6 == 1)  ==>  (CR0 one of { 16, 17 })
(EFL_6 == 1)  ==>  (CR0_0 <= D_SMM)
(EFL_6 == 1)  ==>  (DS >= GS)
(EFL_6 == 1)  ==>  (D_SMM == 1)
(EFL_6 == 1)  ==>  (ECX == orig(ECX))
(EFL_6 == 1)  ==>  (EFL one of { 70, 71, 582 })
(EFL_6 == 1)  ==>  (EFL_11 < D_SMM)
(EFL_6 == 1)  ==>  (EFL_11 == 0)
(EFL_6 == 1)  ==>  (EFL_2 == 1)
(EFL_6 == 1)  ==>  (EFL_2 > EFL_11)
(EFL_6 == 1)  ==>  (EFL_2 > EFL_4)
(EFL_6 == 1)  ==>  (EFL_2 >= CR0_0)
(EFL_6 == 1)  ==>  (EFL_2 >= EFL_9)
(EFL_6 == 1)  ==>  (EFL_4 < D_SMM)
(EFL_6 == 1)  ==>  (EFL_4 <= CR0_0)
(EFL_6 == 1)  ==>  (EFL_4 <= EFL_9)
(EFL_6 == 1)  ==>  (EFL_4 == 0)
(EFL_6 == 1)  ==>  (EFL_6 >= CR0_0)
(EFL_6 == 1)  ==>  (EFL_6 >= EFL_9)
(EFL_6 == 1)  ==>  (EFL_9 >= EFL_11)
(EFL_6 == 1)  ==>  (ES >= GS)
(EFL_6 == 1)  ==>  (FS <= GS)
(EFL_6 == 1)  ==>  (GDT != IDT)
(EFL_6 == 1)  ==>  (GDT one of { "0000000000000000", "0000910800000027", "000f5e8000000037" })
(EFL_6 == 1)  ==>  (IDT one of { "00000000000003ff", "000f5ebe00000000" })
(EFL_6 == 1)  ==>  (II < D_SMM)
(EFL_6 == 1)  ==>  (II < EFL_2)
(EFL_6 == 1)  ==>  (II == EFL_11)
(EFL_6 == 1)  ==>  (II == EFL_4)
(EFL_6 == 1)  ==>  (SMM <= EFL_6)
(EFL_6 == 1)  ==>  (SMM >= EFL_11)
(EFL_6 == 1)  ==>  (SMM >= EFL_4)
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
SMM one of { 0, 1 }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
IDT one of { "00000000000003ff", "000000000000ffff", "000f5ebe00000000" }
CR0 one of { 16, 17, 1610612752 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
EFL_11 one of { 0, 1 }
CR0_0 one of { 0, 1 }
D_SMM one of { 0, 1 }
ADDR != EIP
ADDR > orig(ADDR)
EAX <= orig(EAX)
EBX <= orig(EBX)
ECX <= orig(ECX)
EDX <= orig(EDX)
EIP != orig(ADDR)
II <= SMM
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= EFL_9
II <= EFL_11
II <= CR0_0
II <= D_SMM
A20 >= SMM
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= EFL_11
A20 >= CR0_0
A20 >= D_SMM
SMM <= EFL_2
SMM <= CR0_0
SMM <= D_SMM
ES != CS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != DS
CS != FS
CS != GS
CS > LDT
CS > TR
SS <= DS
SS >= FS
SS > LDT
SS > TR
DS >= FS
DS > LDT
DS > TR
FS > LDT
FS > TR
GS > LDT
GS > TR
LDT < TR
EFL_2 >= EFL_6
EFL_2 <= D_SMM
EFL_4 <= D_SMM
EFL_6 <= D_SMM
EFL_9 <= D_SMM
EFL_11 <= CR0_0
EFL_11 <= D_SMM
===========================================================================
..cmpl():::EXIT;condition="EFL_6==0"
EDX == orig(EDX)
II == EFL_6
II == orig(EFL_6)
EFL_4 >= EFL_9
===========================================================================
..cmpl():::EXIT;condition="not(EFL_6==0)"
ECX == orig(ECX)
II == EFL_4
II == EFL_11
II == orig(EFL_4)
II == orig(EFL_11)
A20 == EFL_2
A20 == EFL_6
A20 == D_SMM
A20 == orig(EFL_2)
A20 == orig(EFL_6)
A20 == orig(D_SMM)
EFL one of { 70, 71, 582 }
GDT one of { "0000000000000000", "0000910800000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
ES >= GS
DS >= GS
FS <= GS
GDT != IDT
===========================================================================
..cmpl():::EXIT;condition="not(D_EFL_6==0)"
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == HLT
II == EFL_8
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(HLT)
II == orig(EFL_8)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
SMM == orig(SMM)
ES == orig(ES)
CS == orig(CS)
SS == orig(SS)
DS == orig(DS)
FS == orig(FS)
GS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == orig(EFL_2)
EFL_4 == orig(EFL_4)
EFL_6 == orig(EFL_6)
EFL_9 == orig(EFL_9)
EFL_11 == orig(EFL_11)
CR0_0 == orig(CR0_0)
D_SMM == orig(D_SMM)
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
SMM one of { 0, 1 }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
IDT one of { "00000000000003ff", "000000000000ffff", "000f5ebe00000000" }
CR0 one of { 16, 17, 1610612752 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
EFL_11 one of { 0, 1 }
CR0_0 one of { 0, 1 }
D_SMM one of { 0, 1 }
ADDR != EIP
ADDR > orig(ADDR)
EAX <= orig(EAX)
EBX <= orig(EBX)
ECX <= orig(ECX)
EDX <= orig(EDX)
EIP != orig(ADDR)
II <= SMM
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= EFL_9
II <= EFL_11
II <= CR0_0
II <= D_SMM
A20 >= SMM
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= EFL_11
A20 >= CR0_0
A20 >= D_SMM
SMM <= EFL_2
SMM <= CR0_0
SMM <= D_SMM
ES != CS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != DS
CS != FS
CS != GS
CS > LDT
CS > TR
SS <= DS
SS >= FS
SS > LDT
SS > TR
DS >= FS
DS > LDT
DS > TR
FS > LDT
FS > TR
GS > LDT
GS > TR
LDT < TR
EFL_2 >= EFL_6
EFL_2 <= D_SMM
EFL_4 <= D_SMM
EFL_6 <= D_SMM
EFL_9 <= D_SMM
EFL_11 <= CR0_0
EFL_11 <= D_SMM
===========================================================================
..cmpw():::ENTER
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
(EFL_6 == 0)  <==>  (A20 > EFL_6)
(EFL_6 == 0)  <==>  (EFL_4 >= EFL_6)
(EFL_6 == 0)  <==>  (II == EFL_6)
(EFL_6 == 0)  ==>  (EFL >= 2)
(EFL_6 == 0)  ==>  (EFL_2 one of { 0, 1 })
(EFL_6 == 0)  ==>  (EFL_4 one of { 0, 1 })
(EFL_6 == 0)  ==>  (EFL_6 <= CR0_0)
(EFL_6 == 0)  ==>  (EFL_6 <= EFL_9)
(EFL_6 == 0)  ==>  (ES >= GS)
(EFL_6 == 1)  <==>  (A20 == EFL_6)
(EFL_6 == 1)  <==>  (EFL_4 < EFL_6)
(EFL_6 == 1)  <==>  (II < EFL_6)
(EFL_6 == 1)  ==>  (A20 == EFL_2)
(EFL_6 == 1)  ==>  (A20 > EFL_4)
(EFL_6 == 1)  ==>  (EFL one of { 70, 582 })
(EFL_6 == 1)  ==>  (EFL_2 == 1)
(EFL_6 == 1)  ==>  (EFL_2 > EFL_4)
(EFL_6 == 1)  ==>  (EFL_2 >= CR0_0)
(EFL_6 == 1)  ==>  (EFL_2 >= EFL_9)
(EFL_6 == 1)  ==>  (EFL_4 <= CR0_0)
(EFL_6 == 1)  ==>  (EFL_4 <= EFL_9)
(EFL_6 == 1)  ==>  (EFL_4 == 0)
(EFL_6 == 1)  ==>  (EFL_6 >= CR0_0)
(EFL_6 == 1)  ==>  (EFL_6 >= EFL_9)
(EFL_6 == 1)  ==>  (II < EFL_2)
(EFL_6 == 1)  ==>  (II == EFL_4)
(EFL_6 == 1)  ==>  (SS == DS)
(EFL_6 == 1)  ==>  (SS >= GS)
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= EFL_9
II <= CR0_0
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= CR0_0
ES != CS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != DS
CS != FS
CS != GS
CS > LDT
CS > TR
SS <= DS
SS >= FS
SS > LDT
SS > TR
DS >= FS
DS >= GS
DS > LDT
DS > TR
FS <= GS
FS > LDT
FS > TR
GS > LDT
GS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_6
===========================================================================
..cmpw():::ENTER;condition="EFL_6==0"
II == EFL_6
ES >= GS
===========================================================================
..cmpw():::ENTER;condition="not(EFL_6==0)"
II == EFL_4
A20 == EFL_2
A20 == EFL_6
SS == DS
EFL one of { 70, 582 }
SS >= GS
===========================================================================
..cmpw():::ENTER;condition="not(D_EFL_6==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= EFL_9
II <= CR0_0
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= CR0_0
ES != CS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != DS
CS != FS
CS != GS
CS > LDT
CS > TR
SS <= DS
SS >= FS
SS > LDT
SS > TR
DS >= FS
DS >= GS
DS > LDT
DS > TR
FS <= GS
FS > LDT
FS > TR
GS > LDT
GS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_6
===========================================================================
..cmpw():::EXIT
EAX == orig(EAX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_8)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == orig(ES)
CS == orig(CS)
SS == orig(SS)
DS == orig(DS)
FS == orig(FS)
GS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == orig(EFL_2)
EFL_4 == orig(EFL_4)
EFL_6 == orig(EFL_6)
EFL_9 == orig(EFL_9)
CR0_0 == orig(CR0_0)
(EFL_6 == 0)  <==>  (A20 > EFL_6)
(EFL_6 == 0)  <==>  (EFL_4 >= EFL_6)
(EFL_6 == 0)  <==>  (II == EFL_6)
(EFL_6 == 0)  ==>  (EFL >= 2)
(EFL_6 == 0)  ==>  (EFL_2 one of { 0, 1 })
(EFL_6 == 0)  ==>  (EFL_4 one of { 0, 1 })
(EFL_6 == 0)  ==>  (EFL_6 <= CR0_0)
(EFL_6 == 0)  ==>  (EFL_6 <= EFL_9)
(EFL_6 == 0)  ==>  (ES >= GS)
(EFL_6 == 1)  <==>  (A20 == EFL_6)
(EFL_6 == 1)  <==>  (EFL_4 < EFL_6)
(EFL_6 == 1)  <==>  (II < EFL_6)
(EFL_6 == 1)  ==>  (A20 == EFL_2)
(EFL_6 == 1)  ==>  (A20 > EFL_4)
(EFL_6 == 1)  ==>  (EBX == orig(EBX))
(EFL_6 == 1)  ==>  (ECX == orig(ECX))
(EFL_6 == 1)  ==>  (EDX == orig(EDX))
(EFL_6 == 1)  ==>  (EFL one of { 70, 582 })
(EFL_6 == 1)  ==>  (EFL_2 == 1)
(EFL_6 == 1)  ==>  (EFL_2 > EFL_4)
(EFL_6 == 1)  ==>  (EFL_2 >= CR0_0)
(EFL_6 == 1)  ==>  (EFL_2 >= EFL_9)
(EFL_6 == 1)  ==>  (EFL_4 <= CR0_0)
(EFL_6 == 1)  ==>  (EFL_4 <= EFL_9)
(EFL_6 == 1)  ==>  (EFL_4 == 0)
(EFL_6 == 1)  ==>  (EFL_6 >= CR0_0)
(EFL_6 == 1)  ==>  (EFL_6 >= EFL_9)
(EFL_6 == 1)  ==>  (II < EFL_2)
(EFL_6 == 1)  ==>  (II == EFL_4)
(EFL_6 == 1)  ==>  (SS == DS)
(EFL_6 == 1)  ==>  (SS >= GS)
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
ADDR > orig(ADDR)
EBX <= orig(EBX)
ECX <= orig(ECX)
EDX <= orig(EDX)
EIP != orig(ADDR)
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= EFL_9
II <= CR0_0
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= CR0_0
ES != CS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != DS
CS != FS
CS != GS
CS > LDT
CS > TR
SS <= DS
SS >= FS
SS > LDT
SS > TR
DS >= FS
DS >= GS
DS > LDT
DS > TR
FS <= GS
FS > LDT
FS > TR
GS > LDT
GS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_6
===========================================================================
..cmpw():::EXIT;condition="EFL_6==0"
II == EFL_6
II == orig(EFL_6)
ES >= GS
===========================================================================
..cmpw():::EXIT;condition="not(EFL_6==0)"
EBX == orig(EBX)
ECX == orig(ECX)
EDX == orig(EDX)
II == EFL_4
II == orig(EFL_4)
A20 == EFL_2
A20 == EFL_6
A20 == orig(EFL_2)
A20 == orig(EFL_6)
SS == DS
SS == orig(DS)
EFL one of { 70, 582 }
SS >= GS
===========================================================================
..cmpw():::EXIT;condition="not(D_EFL_6==0)"
EAX == orig(EAX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_8)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == orig(ES)
CS == orig(CS)
SS == orig(SS)
DS == orig(DS)
FS == orig(FS)
GS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == orig(EFL_2)
EFL_4 == orig(EFL_4)
EFL_6 == orig(EFL_6)
EFL_9 == orig(EFL_9)
CR0_0 == orig(CR0_0)
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
ADDR > orig(ADDR)
EBX <= orig(EBX)
ECX <= orig(ECX)
EDX <= orig(EDX)
EIP != orig(ADDR)
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= EFL_9
II <= CR0_0
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= CR0_0
ES != CS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != DS
CS != FS
CS != GS
CS > LDT
CS > TR
SS <= DS
SS >= FS
SS > LDT
SS > TR
DS >= FS
DS >= GS
DS > LDT
DS > TR
FS <= GS
FS > LDT
FS > TR
GS > LDT
GS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_6
===========================================================================
..cpuid():::ENTER
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_6
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == CR0_0
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
ES == SS
ES == DS
ES == FS
ES == GS
ADDR == 967020
EAX == 1073741824
EBX one of { 1073741824, 2147516550L }
ECX one of { 6, 18 }
EDX one of { 2097158, 2097170 }
EIP == 966979
EFL one of { 6, 18 }
CPL == 0
II == 0
A20 == 1
ES == "001000000000ffffffff00cf9300"
CS == "000800000000ffffffff00cf9b00"
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "000f5e8000000037"
IDT == "000f5ebe00000000"
CR0 == 17
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS one of { 4, 16 }
CCD one of { 2097158, 2097170 }
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
===========================================================================
..cpuid():::ENTER;condition="EFL_6==0"
===========================================================================
..cpuid():::ENTER;condition="not(D_EFL_6==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_6
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == CR0_0
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
ES == SS
ES == DS
ES == FS
ES == GS
ADDR == 967020
EAX == 1073741824
EBX one of { 1073741824, 2147516550L }
ECX one of { 6, 18 }
EDX one of { 2097158, 2097170 }
EIP == 966979
EFL one of { 6, 18 }
CPL == 0
II == 0
A20 == 1
ES == "001000000000ffffffff00cf9300"
CS == "000800000000ffffffff00cf9b00"
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "000f5e8000000037"
IDT == "000f5ebe00000000"
CR0 == 17
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS one of { 4, 16 }
CCD one of { 2097158, 2097170 }
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
===========================================================================
..cpuid():::EXIT
EBX == orig(EBX)
ECX == orig(ECX)
EDX == orig(EDX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_6
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_6)
II == orig(EFL_8)
II == orig(EFL_9)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == CR0_0
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(CR0_0)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == SS
ES == DS
ES == FS
ES == GS
ES == orig(ES)
ES == orig(SS)
ES == orig(DS)
ES == orig(FS)
ES == orig(GS)
CS == orig(CS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == orig(EFL_2)
EFL_4 == orig(EFL_4)
ADDR == 967022
EAX == -1
EBX one of { 1073741824, 2147516550L }
ECX one of { 6, 18 }
EDX one of { 2097158, 2097170 }
EIP == 966979
EFL one of { 6, 18 }
CPL == 0
II == 0
A20 == 1
ES == "001000000000ffffffff00cf9300"
CS == "000800000000ffffffff00cf9b00"
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "000f5e8000000037"
IDT == "000f5ebe00000000"
CR0 == 17
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS one of { 4, 16 }
CCD one of { 2097158, 2097170 }
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
===========================================================================
..cpuid():::EXIT;condition="EFL_6==0"
===========================================================================
..cpuid():::EXIT;condition="not(D_EFL_6==0)"
EBX == orig(EBX)
ECX == orig(ECX)
EDX == orig(EDX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_6
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_6)
II == orig(EFL_8)
II == orig(EFL_9)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == CR0_0
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(CR0_0)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == SS
ES == DS
ES == FS
ES == GS
ES == orig(ES)
ES == orig(SS)
ES == orig(DS)
ES == orig(FS)
ES == orig(GS)
CS == orig(CS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == orig(EFL_2)
EFL_4 == orig(EFL_4)
ADDR == 967022
EAX == -1
EBX one of { 1073741824, 2147516550L }
ECX one of { 6, 18 }
EDX one of { 2097158, 2097170 }
EIP == 966979
EFL one of { 6, 18 }
CPL == 0
II == 0
A20 == 1
ES == "001000000000ffffffff00cf9300"
CS == "000800000000ffffffff00cf9b00"
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "000f5e8000000037"
IDT == "000f5ebe00000000"
CR0 == 17
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS one of { 4, 16 }
CCD one of { 2097158, 2097170 }
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
===========================================================================
..das():::ENTER
EBX == EDX
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_2
II == EFL_6
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_0
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == EFL_4
A20 == EFL_9
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SS == FS
ADDR == 826677
EAX one of { 6144, 6192 }
EBX == 65535
ECX == 0
EIP one of { 1317, 1337 }
EFL == 530
CPL == 0
II == 0
A20 == 1
ES == "f000000f0000ffffffff008f9300"
CS == "c980000c9800ffffffff008f9b00"
SS == "000000000000ffffffff008f9300"
DS == "c980000c9800ffffffff008f9300"
GS == "ffff000ffff0ffffffff008f9300"
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "0000000000000000"
IDT == "00000000000003ff"
CR0 == 16
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS == 16
CCD one of { 791, 792 }
CC0 == 0
EFER == 0
===========================================================================
..das():::ENTER;condition="EFL_6==0"
===========================================================================
..das():::ENTER;condition="not(D_EFL_6==0)"
EBX == EDX
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_2
II == EFL_6
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_0
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == EFL_4
A20 == EFL_9
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SS == FS
ADDR == 826677
EAX one of { 6144, 6192 }
EBX == 65535
ECX == 0
EIP one of { 1317, 1337 }
EFL == 530
CPL == 0
II == 0
A20 == 1
ES == "f000000f0000ffffffff008f9300"
CS == "c980000c9800ffffffff008f9b00"
SS == "000000000000ffffffff008f9300"
DS == "c980000c9800ffffffff008f9300"
GS == "ffff000ffff0ffffffff008f9300"
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "0000000000000000"
IDT == "00000000000003ff"
CR0 == 16
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS == 16
CCD one of { 791, 792 }
CC0 == 0
EFER == 0
===========================================================================
..das():::EXIT
EAX == orig(EAX)
EBX == EDX
EBX == orig(EBX)
EBX == orig(EDX)
ECX == orig(ECX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_2
II == EFL_6
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_0
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_2)
II == orig(EFL_6)
II == orig(EFL_8)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_0)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == EFL_4
A20 == EFL_9
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(EFL_4)
A20 == orig(EFL_9)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == orig(ES)
CS == orig(CS)
SS == FS
SS == orig(SS)
SS == orig(FS)
DS == orig(DS)
GS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
ADDR == 826678
EAX one of { 6144, 6192 }
EBX == 65535
ECX == 0
EIP one of { 1317, 1337 }
EFL == 530
CPL == 0
II == 0
A20 == 1
ES == "f000000f0000ffffffff008f9300"
CS == "c980000c9800ffffffff008f9b00"
SS == "000000000000ffffffff008f9300"
DS == "c980000c9800ffffffff008f9300"
GS == "ffff000ffff0ffffffff008f9300"
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "0000000000000000"
IDT == "00000000000003ff"
CR0 == 16
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS == 16
CCD one of { 791, 792 }
CC0 == 0
EFER == 0
===========================================================================
..das():::EXIT;condition="EFL_6==0"
===========================================================================
..das():::EXIT;condition="not(D_EFL_6==0)"
EAX == orig(EAX)
EBX == EDX
EBX == orig(EBX)
EBX == orig(EDX)
ECX == orig(ECX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_2
II == EFL_6
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_0
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_2)
II == orig(EFL_6)
II == orig(EFL_8)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_0)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == EFL_4
A20 == EFL_9
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(EFL_4)
A20 == orig(EFL_9)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == orig(ES)
CS == orig(CS)
SS == FS
SS == orig(SS)
SS == orig(FS)
DS == orig(DS)
GS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
ADDR == 826678
EAX one of { 6144, 6192 }
EBX == 65535
ECX == 0
EIP one of { 1317, 1337 }
EFL == 530
CPL == 0
II == 0
A20 == 1
ES == "f000000f0000ffffffff008f9300"
CS == "c980000c9800ffffffff008f9b00"
SS == "000000000000ffffffff008f9300"
DS == "c980000c9800ffffffff008f9300"
GS == "ffff000ffff0ffffffff008f9300"
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "0000000000000000"
IDT == "00000000000003ff"
CR0 == 16
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS == 16
CCD one of { 791, 792 }
CC0 == 0
EFER == 0
===========================================================================
..decb():::ENTER
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SS == DS
(ECX == -1)  <==>  (A20 == EFL_6)
(ECX == -1)  <==>  (CCD == 0)
(ECX == -1)  <==>  (EAX == ECX)
(ECX == -1)  <==>  (EDX == -1)
(ECX == -1)  <==>  (EFL_6 == 1)
(ECX == -1)  ==>  (A20 == EFL_2)
(ECX == -1)  ==>  (ADDR == 1028350)
(ECX == -1)  ==>  (CCS == 2)
(ECX == -1)  ==>  (CR0 == 16)
(ECX == -1)  ==>  (CR0_0 == 0)
(ECX == -1)  ==>  (CS == "f000000f00000000ffff00009b00")
(ECX == -1)  ==>  (EAX == -1)
(ECX == -1)  ==>  (EAX == EBX)
(ECX == -1)  ==>  (EAX == EDX)
(ECX == -1)  ==>  (EBX == -1)
(ECX == -1)  ==>  (EFL == 70)
(ECX == -1)  ==>  (EFL_2 == 1)
(ECX == -1)  ==>  (EFL_4 == 0)
(ECX == -1)  ==>  (EIP == 46387)
(ECX == -1)  ==>  (ES == "0040000004000000ffff00009300")
(ECX == -1)  ==>  (FS == "0000000000000000ffff00009300")
(ECX == -1)  ==>  (FS == GS)
(ECX == -1)  ==>  (GDT == "0000000000000000")
(ECX == -1)  ==>  (GS == "0000000000000000ffff00009300")
(ECX == -1)  ==>  (IDT == "00000000000003ff")
(ECX == -1)  ==>  (II == CR0_0)
(ECX == -1)  ==>  (II == EFL_4)
(ECX == -1)  ==>  (SS == "dc00000dc0000000ffff00009300")
EAX >= -1
EBX >= -1
CPL == 0
II == 0
A20 == 1
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= CR0_0
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= CR0_0
ES != CS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != FS
CS != GS
CS > LDT
CS > TR
SS >= FS
SS > LDT
SS > TR
FS <= GS
FS > LDT
FS > TR
GS > LDT
GS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_6
===========================================================================
..decb():::ENTER;condition="EFL_6==0"
II == EFL_6
EDX >= 0
EAX != ECX
EBX != ECX
EBX != EDX
ECX != EDX
===========================================================================
..decb():::ENTER;condition="not(EFL_6==0)"
EAX == EBX
EAX == ECX
EAX == EDX
II == EFL_4
II == CR0_0
A20 == EFL_2
A20 == EFL_6
FS == GS
ADDR == 1028350
EAX == -1
EIP == 46387
EFL == 70
ES == "0040000004000000ffff00009300"
CS == "f000000f00000000ffff00009b00"
SS == "dc00000dc0000000ffff00009300"
FS == "0000000000000000ffff00009300"
GDT == "0000000000000000"
IDT == "00000000000003ff"
CR0 == 16
CCS == 2
CCD == 0
===========================================================================
..decb():::ENTER;condition="not(D_EFL_6==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SS == DS
EAX >= -1
EBX >= -1
CPL == 0
II == 0
A20 == 1
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= CR0_0
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= CR0_0
ES != CS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != FS
CS != GS
CS > LDT
CS > TR
SS >= FS
SS > LDT
SS > TR
FS <= GS
FS > LDT
FS > TR
GS > LDT
GS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_6
===========================================================================
..decb():::EXIT
EAX == orig(EAX)
EBX == orig(EBX)
ECX == orig(ECX)
EDX == orig(EDX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_8)
II == orig(EFL_9)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == orig(ES)
CS == orig(CS)
SS == DS
SS == orig(SS)
SS == orig(DS)
FS == orig(FS)
GS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == orig(EFL_2)
EFL_4 == orig(EFL_4)
EFL_6 == orig(EFL_6)
CR0_0 == orig(CR0_0)
(ECX == -1)  <==>  (A20 == EFL_6)
(ECX == -1)  <==>  (CCD == 0)
(ECX == -1)  <==>  (EAX == ECX)
(ECX == -1)  <==>  (EDX == -1)
(ECX == -1)  <==>  (EFL_6 == 1)
(ECX == -1)  ==>  (A20 == EFL_2)
(ECX == -1)  ==>  (ADDR == 1028352)
(ECX == -1)  ==>  (CCS == 2)
(ECX == -1)  ==>  (CR0 == 16)
(ECX == -1)  ==>  (CR0_0 == 0)
(ECX == -1)  ==>  (CS == "f000000f00000000ffff00009b00")
(ECX == -1)  ==>  (EAX == -1)
(ECX == -1)  ==>  (EAX == EBX)
(ECX == -1)  ==>  (EAX == EDX)
(ECX == -1)  ==>  (EBX == -1)
(ECX == -1)  ==>  (EFL == 70)
(ECX == -1)  ==>  (EFL_2 == 1)
(ECX == -1)  ==>  (EFL_4 == 0)
(ECX == -1)  ==>  (EIP == 46387)
(ECX == -1)  ==>  (ES == "0040000004000000ffff00009300")
(ECX == -1)  ==>  (FS == "0000000000000000ffff00009300")
(ECX == -1)  ==>  (FS == GS)
(ECX == -1)  ==>  (GDT == "0000000000000000")
(ECX == -1)  ==>  (GS == "0000000000000000ffff00009300")
(ECX == -1)  ==>  (IDT == "00000000000003ff")
(ECX == -1)  ==>  (II == CR0_0)
(ECX == -1)  ==>  (II == EFL_4)
(ECX == -1)  ==>  (SS == "dc00000dc0000000ffff00009300")
(ECX == -1)  ==>  (orig(ADDR) == 1028350)
EAX >= -1
EBX >= -1
CPL == 0
II == 0
A20 == 1
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
ADDR - orig(ADDR) - 2 == 0
EIP != orig(ADDR)
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= CR0_0
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= CR0_0
ES != CS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != FS
CS != GS
CS > LDT
CS > TR
SS >= FS
SS > LDT
SS > TR
FS <= GS
FS > LDT
FS > TR
GS > LDT
GS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_6
===========================================================================
..decb():::EXIT;condition="EFL_6==0"
II == EFL_6
II == orig(EFL_6)
EDX >= 0
EAX != ECX
EBX != ECX
EBX != EDX
ECX != EDX
===========================================================================
..decb():::EXIT;condition="not(EFL_6==0)"
EAX == EBX
EAX == ECX
EAX == EDX
EAX == orig(EBX)
EAX == orig(ECX)
EAX == orig(EDX)
II == EFL_4
II == CR0_0
II == orig(EFL_4)
II == orig(CR0_0)
A20 == EFL_2
A20 == EFL_6
A20 == orig(EFL_2)
A20 == orig(EFL_6)
FS == GS
FS == orig(GS)
ADDR == 1028352
EAX == -1
EIP == 46387
EFL == 70
ES == "0040000004000000ffff00009300"
CS == "f000000f00000000ffff00009b00"
SS == "dc00000dc0000000ffff00009300"
FS == "0000000000000000ffff00009300"
GDT == "0000000000000000"
IDT == "00000000000003ff"
CR0 == 16
CCS == 2
CCD == 0
===========================================================================
..decb():::EXIT;condition="not(D_EFL_6==0)"
EAX == orig(EAX)
EBX == orig(EBX)
ECX == orig(ECX)
EDX == orig(EDX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_8)
II == orig(EFL_9)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == orig(ES)
CS == orig(CS)
SS == DS
SS == orig(SS)
SS == orig(DS)
FS == orig(FS)
GS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == orig(EFL_2)
EFL_4 == orig(EFL_4)
EFL_6 == orig(EFL_6)
CR0_0 == orig(CR0_0)
EAX >= -1
EBX >= -1
CPL == 0
II == 0
A20 == 1
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
ADDR - orig(ADDR) - 2 == 0
EIP != orig(ADDR)
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= CR0_0
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= CR0_0
ES != CS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != FS
CS != GS
CS > LDT
CS > TR
SS >= FS
SS > LDT
SS > TR
FS <= GS
FS > LDT
FS > TR
GS > LDT
GS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_6
===========================================================================
..decl():::ENTER
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= EFL_9
II <= CR0_0
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= CR0_0
ES != CS
ES >= FS
ES >= GS
ES > LDT
ES > TR
CS != SS
CS != DS
CS != FS
CS != GS
CS > LDT
CS > TR
SS <= DS
SS >= FS
SS > LDT
SS > TR
DS >= FS
DS >= GS
DS > LDT
DS > TR
FS <= GS
FS > LDT
FS > TR
GS > LDT
GS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_6
===========================================================================
..decl():::EXIT
EBX == orig(EBX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_8)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == orig(ES)
CS == orig(CS)
SS == orig(SS)
DS == orig(DS)
FS == orig(FS)
GS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == orig(EFL_2)
EFL_4 == orig(EFL_4)
EFL_6 == orig(EFL_6)
EFL_9 == orig(EFL_9)
CR0_0 == orig(CR0_0)
(EFL_6 == 0)  <==>  (A20 > EFL_6)
(EFL_6 == 0)  <==>  (EFL_4 >= EFL_6)
(EFL_6 == 0)  <==>  (EFL_6 <= EFL_9)
(EFL_6 == 0)  <==>  (II == EFL_6)
(EFL_6 == 0)  ==>  (EAX == orig(EAX))
(EFL_6 == 0)  ==>  (EDX == orig(EDX))
(EFL_6 == 0)  ==>  (EFL >= 2)
(EFL_6 == 0)  ==>  (EFL_2 one of { 0, 1 })
(EFL_6 == 0)  ==>  (EFL_4 one of { 0, 1 })
(EFL_6 == 0)  ==>  (EFL_6 <= CR0_0)
(EFL_6 == 0)  ==>  (EFL_9 one of { 0, 1 })
(EFL_6 == 1)  <==>  (A20 == EFL_6)
(EFL_6 == 1)  <==>  (EFL_4 < EFL_6)
(EFL_6 == 1)  <==>  (EFL_6 > EFL_9)
(EFL_6 == 1)  <==>  (II < EFL_6)
(EFL_6 == 1)  ==>  (A20 == EFL_2)
(EFL_6 == 1)  ==>  (A20 > EFL_4)
(EFL_6 == 1)  ==>  (A20 > EFL_9)
(EFL_6 == 1)  ==>  (CCD one of { 0, 27904 })
(EFL_6 == 1)  ==>  (EAX one of { -1, 48, 49152 })
(EFL_6 == 1)  ==>  (ECX % EAX == 0)
(EFL_6 == 1)  ==>  (ECX == orig(ECX))
(EFL_6 == 1)  ==>  (EFL == 70)
(EFL_6 == 1)  ==>  (EFL_2 == 1)
(EFL_6 == 1)  ==>  (EFL_2 > EFL_4)
(EFL_6 == 1)  ==>  (EFL_2 > EFL_9)
(EFL_6 == 1)  ==>  (EFL_2 >= CR0_0)
(EFL_6 == 1)  ==>  (EFL_4 <= CR0_0)
(EFL_6 == 1)  ==>  (EFL_4 == 0)
(EFL_6 == 1)  ==>  (EFL_6 >= CR0_0)
(EFL_6 == 1)  ==>  (EFL_9 <= CR0_0)
(EFL_6 == 1)  ==>  (EFL_9 == 0)
(EFL_6 == 1)  ==>  (FS == GS)
(EFL_6 == 1)  ==>  (FS one of { "0000000000000000ffff00009300", "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" })
(EFL_6 == 1)  ==>  (GS one of { "0000000000000000ffff00009300", "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" })
(EFL_6 == 1)  ==>  (II < EFL_2)
(EFL_6 == 1)  ==>  (II == EFL_4)
(EFL_6 == 1)  ==>  (II == EFL_9)
(EFL_6 == 1)  ==>  (SS == DS)
(EFL_6 == 1)  ==>  (SS >= GS)
(EFL_6 == 1)  ==>  (orig(EAX) % EAX == 0)
(EFL_6 == 1)  ==>  (orig(ECX) % EAX == 0)
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
ADDR > orig(ADDR)
EAX <= orig(EAX)
ECX <= orig(ECX)
EDX <= orig(EDX)
EIP != orig(ADDR)
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= EFL_9
II <= CR0_0
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= CR0_0
ES != CS
ES >= FS
ES >= GS
ES > LDT
ES > TR
CS != SS
CS != DS
CS != FS
CS != GS
CS > LDT
CS > TR
SS <= DS
SS >= FS
SS > LDT
SS > TR
DS >= FS
DS >= GS
DS > LDT
DS > TR
FS <= GS
FS > LDT
FS > TR
GS > LDT
GS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_6
===========================================================================
..decl():::EXIT;condition="EFL_6==0"
EAX == orig(EAX)
EDX == orig(EDX)
II == EFL_6
II == orig(EFL_6)
===========================================================================
..decl():::EXIT;condition="not(EFL_6==0)"
ECX == orig(ECX)
II == EFL_4
II == EFL_9
II == orig(EFL_4)
II == orig(EFL_9)
A20 == EFL_2
A20 == EFL_6
A20 == orig(EFL_2)
A20 == orig(EFL_6)
SS == DS
SS == orig(DS)
FS == GS
FS == orig(GS)
EAX one of { -1, 48, 49152 }
EFL == 70
FS one of { "0000000000000000ffff00009300", "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" }
CCD one of { 0, 27904 }
ECX % EAX == 0
orig(EAX) % EAX == 0
===========================================================================
..decl():::EXIT;condition="not(D_EFL_6==0)"
EBX == orig(EBX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_8)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == orig(ES)
CS == orig(CS)
SS == orig(SS)
DS == orig(DS)
FS == orig(FS)
GS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == orig(EFL_2)
EFL_4 == orig(EFL_4)
EFL_6 == orig(EFL_6)
EFL_9 == orig(EFL_9)
CR0_0 == orig(CR0_0)
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
CR0_0 one of { 0, 1 }
orig(EAX) >= -1
orig(ECX) >= -1
orig(EDX) >= -1
ADDR != EIP
ADDR > orig(ADDR)
EAX <= orig(EAX)
ECX <= orig(ECX)
EDX <= orig(EDX)
EIP != orig(ADDR)
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= EFL_9
II <= CR0_0
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= CR0_0
ES != CS
ES >= FS
ES >= GS
ES > LDT
ES > TR
CS != SS
CS != DS
CS != FS
CS != GS
CS > LDT
CS > TR
SS <= DS
SS >= FS
SS > LDT
SS > TR
DS >= FS
DS >= GS
DS > LDT
DS > TR
FS <= GS
FS > LDT
FS > TR
GS > LDT
GS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_6
===========================================================================
..decw():::ENTER
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == EFL_2
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
ES == DS
ES == GS
SS == FS
EFL_4 == CR0_0
EFL_6 == EFL_9
(ADDR == 133946783)  <==>  (A20 == EFL_4)
(ADDR == 133946783)  <==>  (CCD == 4294967295L)
(ADDR == 133946783)  <==>  (CCS == 2)
(ADDR == 133946783)  <==>  (CR0 == 17)
(ADDR == 133946783)  <==>  (CS == "000800000000ffffffff00c09b00")
(ADDR == 133946783)  <==>  (EAX == 133955256)
(ADDR == 133946783)  <==>  (EBX == 27920)
(ADDR == 133946783)  <==>  (ECX == 1003204)
(ADDR == 133946783)  <==>  (EDX == 1)
(ADDR == 133946783)  <==>  (EFL == 151)
(ADDR == 133946783)  <==>  (EFL_4 == 1)
(ADDR == 133946783)  <==>  (EFL_6 == 0)
(ADDR == 133946783)  <==>  (EIP == 133946777)
(ADDR == 133946783)  <==>  (ES == "001000000000ffffffff00c09300")
(ADDR == 133946783)  <==>  (ES == SS)
(ADDR == 133946783)  <==>  (GDT == "000f5e8000000037")
(ADDR == 133946783)  <==>  (IDT == "000f5ebe00000000")
(ADDR == 133946783)  <==>  (II == EFL_6)
(ADDR == 133946783)  <==>  (SS == "001000000000ffffffff00c09300")
(ADDR == 826474)  <==>  (A20 == EFL_6)
(ADDR == 826474)  <==>  (CCD == 582)
(ADDR == 826474)  <==>  (CCS == 68)
(ADDR == 826474)  <==>  (CR0 == 16)
(ADDR == 826474)  <==>  (CS == "c980000c9800ffffffff00809b00")
(ADDR == 826474)  <==>  (EAX == 384)
(ADDR == 826474)  <==>  (EBX == 65282)
(ADDR == 826474)  <==>  (ECX == 0)
(ADDR == 826474)  <==>  (ECX == EDX)
(ADDR == 826474)  <==>  (EDX == 0)
(ADDR == 826474)  <==>  (EFL == 582)
(ADDR == 826474)  <==>  (EFL_4 == 0)
(ADDR == 826474)  <==>  (EFL_6 == 1)
(ADDR == 826474)  <==>  (EIP == 1119)
(ADDR == 826474)  <==>  (ES == "c980000c9800ffffffff00809300")
(ADDR == 826474)  <==>  (GDT == "0000000000000000")
(ADDR == 826474)  <==>  (IDT == "00000000000003ff")
(ADDR == 826474)  <==>  (II == EFL_4)
(ADDR == 826474)  <==>  (SS == "000000000000ffffffff00809300")
ADDR one of { 826474, 133946783 }
EAX one of { 384, 133955256 }
EBX one of { 27920, 65282 }
ECX one of { 0, 1003204 }
EDX one of { 0, 1 }
EIP one of { 1119, 133946777 }
EFL one of { 151, 582 }
CPL == 0
II == 0
A20 == 1
ES one of { "001000000000ffffffff00c09300", "c980000c9800ffffffff00809300" }
CS one of { "000800000000ffffffff00c09b00", "c980000c9800ffffffff00809b00" }
SS one of { "000000000000ffffffff00809300", "001000000000ffffffff00c09300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS one of { 2, 68 }
CCD one of { 582, 4294967295L }
CC0 == 0
EFER == 0
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
===========================================================================
..decw():::ENTER;condition="EFL_6==0"
II == EFL_6
II == EFL_9
A20 == EFL_4
A20 == CR0_0
ES == SS
ES == FS
ADDR == 133946783
EAX == 133955256
EBX == 27920
ECX == 1003204
EDX == 1
EIP == 133946777
EFL == 151
ES == "001000000000ffffffff00c09300"
CS == "000800000000ffffffff00c09b00"
GDT == "000f5e8000000037"
IDT == "000f5ebe00000000"
CR0 == 17
CCS == 2
CCD == 4294967295L
===========================================================================
..decw():::ENTER;condition="not(EFL_6==0)"
ECX == EDX
II == EFL_4
II == CR0_0
A20 == EFL_6
A20 == EFL_9
ADDR == 826474
EAX == 384
EBX == 65282
ECX == 0
EIP == 1119
EFL == 582
ES == "c980000c9800ffffffff00809300"
CS == "c980000c9800ffffffff00809b00"
SS == "000000000000ffffffff00809300"
GDT == "0000000000000000"
IDT == "00000000000003ff"
CR0 == 16
CCS == 68
CCD == 582
===========================================================================
..decw():::ENTER;condition="not(D_EFL_6==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == EFL_2
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
ES == DS
ES == GS
SS == FS
EFL_4 == CR0_0
EFL_6 == EFL_9
ADDR one of { 826474, 133946783 }
EAX one of { 384, 133955256 }
EBX one of { 27920, 65282 }
ECX one of { 0, 1003204 }
EDX one of { 0, 1 }
EIP one of { 1119, 133946777 }
EFL one of { 151, 582 }
CPL == 0
II == 0
A20 == 1
ES one of { "001000000000ffffffff00c09300", "c980000c9800ffffffff00809300" }
CS one of { "000800000000ffffffff00c09b00", "c980000c9800ffffffff00809b00" }
SS one of { "000000000000ffffffff00809300", "001000000000ffffffff00c09300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS one of { 2, 68 }
CCD one of { 582, 4294967295L }
CC0 == 0
EFER == 0
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
===========================================================================
..decw():::EXIT
EAX == orig(EAX)
EBX == orig(EBX)
ECX == orig(ECX)
EDX == orig(EDX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_8)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == EFL_2
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(EFL_2)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == DS
ES == GS
ES == orig(ES)
ES == orig(DS)
ES == orig(GS)
CS == orig(CS)
SS == FS
SS == orig(SS)
SS == orig(FS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_4 == CR0_0
EFL_4 == orig(EFL_4)
EFL_4 == orig(CR0_0)
EFL_6 == EFL_9
EFL_6 == orig(EFL_6)
EFL_6 == orig(EFL_9)
(ADDR == 133946785)  <==>  (A20 == EFL_4)
(ADDR == 133946785)  <==>  (CCD == 4294967295L)
(ADDR == 133946785)  <==>  (CCS == 2)
(ADDR == 133946785)  <==>  (CR0 == 17)
(ADDR == 133946785)  <==>  (CS == "000800000000ffffffff00c09b00")
(ADDR == 133946785)  <==>  (EAX == 133955256)
(ADDR == 133946785)  <==>  (EBX == 27920)
(ADDR == 133946785)  <==>  (ECX == 1003204)
(ADDR == 133946785)  <==>  (EDX == 1)
(ADDR == 133946785)  <==>  (EFL == 151)
(ADDR == 133946785)  <==>  (EFL_4 == 1)
(ADDR == 133946785)  <==>  (EFL_6 == 0)
(ADDR == 133946785)  <==>  (EIP == 133946777)
(ADDR == 133946785)  <==>  (ES == "001000000000ffffffff00c09300")
(ADDR == 133946785)  <==>  (ES == SS)
(ADDR == 133946785)  <==>  (GDT == "000f5e8000000037")
(ADDR == 133946785)  <==>  (IDT == "000f5ebe00000000")
(ADDR == 133946785)  <==>  (II == EFL_6)
(ADDR == 133946785)  <==>  (SS == "001000000000ffffffff00c09300")
(ADDR == 133946785)  <==>  (orig(ADDR) == 133946783)
(ADDR == 826475)  <==>  (A20 == EFL_6)
(ADDR == 826475)  <==>  (CCD == 582)
(ADDR == 826475)  <==>  (CCS == 68)
(ADDR == 826475)  <==>  (CR0 == 16)
(ADDR == 826475)  <==>  (CS == "c980000c9800ffffffff00809b00")
(ADDR == 826475)  <==>  (EAX == 384)
(ADDR == 826475)  <==>  (EBX == 65282)
(ADDR == 826475)  <==>  (ECX == 0)
(ADDR == 826475)  <==>  (ECX == EDX)
(ADDR == 826475)  <==>  (EDX == 0)
(ADDR == 826475)  <==>  (EFL == 582)
(ADDR == 826475)  <==>  (EFL_4 == 0)
(ADDR == 826475)  <==>  (EFL_6 == 1)
(ADDR == 826475)  <==>  (EIP == 1119)
(ADDR == 826475)  <==>  (ES == "c980000c9800ffffffff00809300")
(ADDR == 826475)  <==>  (GDT == "0000000000000000")
(ADDR == 826475)  <==>  (IDT == "00000000000003ff")
(ADDR == 826475)  <==>  (II == EFL_4)
(ADDR == 826475)  <==>  (SS == "000000000000ffffffff00809300")
(ADDR == 826475)  <==>  (orig(ADDR) == 826474)
ADDR one of { 826475, 133946785 }
EAX one of { 384, 133955256 }
EBX one of { 27920, 65282 }
ECX one of { 0, 1003204 }
EDX one of { 0, 1 }
EIP one of { 1119, 133946777 }
EFL one of { 151, 582 }
CPL == 0
II == 0
A20 == 1
ES one of { "001000000000ffffffff00c09300", "c980000c9800ffffffff00809300" }
CS one of { "000800000000ffffffff00c09b00", "c980000c9800ffffffff00809b00" }
SS one of { "000000000000ffffffff00809300", "001000000000ffffffff00c09300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS one of { 2, 68 }
CCD one of { 582, 4294967295L }
CC0 == 0
EFER == 0
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
===========================================================================
..decw():::EXIT;condition="EFL_6==0"
II == EFL_6
II == EFL_9
II == orig(EFL_6)
II == orig(EFL_9)
A20 == EFL_4
A20 == CR0_0
A20 == orig(EFL_4)
A20 == orig(CR0_0)
ES == SS
ES == FS
ES == orig(SS)
ES == orig(FS)
ADDR == 133946785
EAX == 133955256
EBX == 27920
ECX == 1003204
EDX == 1
EIP == 133946777
EFL == 151
ES == "001000000000ffffffff00c09300"
CS == "000800000000ffffffff00c09b00"
GDT == "000f5e8000000037"
IDT == "000f5ebe00000000"
CR0 == 17
CCS == 2
CCD == 4294967295L
===========================================================================
..decw():::EXIT;condition="not(EFL_6==0)"
ECX == EDX
ECX == orig(EDX)
II == EFL_4
II == CR0_0
II == orig(EFL_4)
II == orig(CR0_0)
A20 == EFL_6
A20 == EFL_9
A20 == orig(EFL_6)
A20 == orig(EFL_9)
ADDR == 826475
EAX == 384
EBX == 65282
ECX == 0
EIP == 1119
EFL == 582
ES == "c980000c9800ffffffff00809300"
CS == "c980000c9800ffffffff00809b00"
SS == "000000000000ffffffff00809300"
GDT == "0000000000000000"
IDT == "00000000000003ff"
CR0 == 16
CCS == 68
CCD == 582
===========================================================================
..decw():::EXIT;condition="not(D_EFL_6==0)"
EAX == orig(EAX)
EBX == orig(EBX)
ECX == orig(ECX)
EDX == orig(EDX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_8)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == EFL_2
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(EFL_2)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == DS
ES == GS
ES == orig(ES)
ES == orig(DS)
ES == orig(GS)
CS == orig(CS)
SS == FS
SS == orig(SS)
SS == orig(FS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_4 == CR0_0
EFL_4 == orig(EFL_4)
EFL_4 == orig(CR0_0)
EFL_6 == EFL_9
EFL_6 == orig(EFL_6)
EFL_6 == orig(EFL_9)
ADDR one of { 826475, 133946785 }
EAX one of { 384, 133955256 }
EBX one of { 27920, 65282 }
ECX one of { 0, 1003204 }
EDX one of { 0, 1 }
EIP one of { 1119, 133946777 }
EFL one of { 151, 582 }
CPL == 0
II == 0
A20 == 1
ES one of { "001000000000ffffffff00c09300", "c980000c9800ffffffff00809300" }
CS one of { "000800000000ffffffff00c09b00", "c980000c9800ffffffff00809b00" }
SS one of { "000000000000ffffffff00809300", "001000000000ffffffff00c09300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS one of { 2, 68 }
CCD one of { 582, 4294967295L }
CC0 == 0
EFER == 0
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
===========================================================================
..divl():::ENTER
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SS == DS
FS == GS
(CCD == 0)  <==>  (A20 == EFL_6)
(CCD == 0)  <==>  (EFL_6 == 1)
(CCD == 0)  ==>  (A20 == EFL_2)
(CCD == 0)  ==>  (ADDR one of { 65713, 797630, 972650 })
(CCD == 0)  ==>  (CCS one of { 4, 9, 12 })
(CCD == 0)  ==>  (CS one of { "000800000000ffffffff00cf9a00", "000800000000ffffffff00cf9b00", "c000000c0000ffffffff008f9b00" })
(CCD == 0)  ==>  (EAX one of { -1, 0 })
(CCD == 0)  ==>  (EBX one of { -1, 96 })
(CCD == 0)  ==>  (ECX one of { -1, 0, 144 })
(CCD == 0)  ==>  (EFL == 70)
(CCD == 0)  ==>  (EFL_2 == 1)
(CCD == 0)  ==>  (EFL_4 == 0)
(CCD == 0)  ==>  (EIP one of { 11164, 65723, 977228 })
(CCD == 0)  ==>  (ES one of { "001000000000ffffffff00cf9300", "c000000c0000ffffffff008f9300" })
(CCD == 0)  ==>  (FS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" })
(CCD == 0)  ==>  (II == EFL_4)
(CCD == 0)  ==>  (SS == FS)
(CCD == 0)  ==>  (SS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" })
EAX one of { -1, 0, 1 }
EBX >= -1
ECX >= -1
EDX == -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
ES one of { "001000000000ffffffff00cf9300", "c000000c0000ffffffff008f9300", "dc00000dc0000000ffff00009300" }
SS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300", "dc00000dc0000000ffff00009300" }
FS one of { "0000000000000000ffff00009300", "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
EAX <= ECX
EAX >= EDX
EBX >= EDX
ECX >= EDX
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= CR0_0
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= CR0_0
ES != CS
ES >= SS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != FS
CS > LDT
CS > TR
SS >= FS
SS > LDT
SS > TR
FS > LDT
FS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_4
EFL_2 >= EFL_6
===========================================================================
..divl():::ENTER;condition="EFL_6==0"
II == EFL_6
EAX one of { -1, 1 }
EAX != 0
EBX % EAX == 0
ECX % EAX == 0
===========================================================================
..divl():::ENTER;condition="not(EFL_6==0)"
II == EFL_4
A20 == EFL_2
A20 == EFL_6
SS == FS
SS == GS
ADDR one of { 65713, 797630, 972650 }
EAX one of { -1, 0 }
EBX one of { -1, 96 }
ECX one of { -1, 0, 144 }
EIP one of { 11164, 65723, 977228 }
EFL == 70
ES one of { "001000000000ffffffff00cf9300", "c000000c0000ffffffff008f9300" }
CS one of { "000800000000ffffffff00cf9a00", "000800000000ffffffff00cf9b00", "c000000c0000ffffffff008f9b00" }
SS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" }
CCS one of { 4, 9, 12 }
CCD == 0
===========================================================================
..divl():::ENTER;condition="not(D_EFL_6==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SS == DS
FS == GS
EAX one of { -1, 0, 1 }
EBX >= -1
ECX >= -1
EDX == -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
ES one of { "001000000000ffffffff00cf9300", "c000000c0000ffffffff008f9300", "dc00000dc0000000ffff00009300" }
SS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300", "dc00000dc0000000ffff00009300" }
FS one of { "0000000000000000ffff00009300", "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
EAX <= ECX
EAX >= EDX
EBX >= EDX
ECX >= EDX
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= CR0_0
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= CR0_0
ES != CS
ES >= SS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != FS
CS > LDT
CS > TR
SS >= FS
SS > LDT
SS > TR
FS > LDT
FS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_4
EFL_2 >= EFL_6
===========================================================================
..divl():::EXIT
EAX == orig(EAX)
EBX == orig(EBX)
EDX == orig(EDX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_8)
II == orig(EFL_9)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == orig(ES)
CS == orig(CS)
SS == DS
SS == orig(SS)
SS == orig(DS)
FS == GS
FS == orig(FS)
FS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == orig(EFL_2)
EFL_4 == orig(EFL_4)
EFL_6 == orig(EFL_6)
CR0_0 == orig(CR0_0)
(CCD == 0)  <==>  (A20 == EFL_6)
(CCD == 0)  <==>  (EFL_6 == 1)
(CCD == 0)  ==>  (A20 == EFL_2)
(CCD == 0)  ==>  (ADDR one of { 65715, 797633, 972652 })
(CCD == 0)  ==>  (CCS one of { 4, 9, 12 })
(CCD == 0)  ==>  (CS one of { "000800000000ffffffff00cf9a00", "000800000000ffffffff00cf9b00", "c000000c0000ffffffff008f9b00" })
(CCD == 0)  ==>  (EAX == ECX)
(CCD == 0)  ==>  (EAX one of { -1, 0 })
(CCD == 0)  ==>  (EBX one of { -1, 96 })
(CCD == 0)  ==>  (ECX one of { -1, 0 })
(CCD == 0)  ==>  (EFL == 70)
(CCD == 0)  ==>  (EFL_2 == 1)
(CCD == 0)  ==>  (EFL_4 == 0)
(CCD == 0)  ==>  (EIP one of { 11164, 65723, 977228 })
(CCD == 0)  ==>  (ES one of { "001000000000ffffffff00cf9300", "c000000c0000ffffffff008f9300" })
(CCD == 0)  ==>  (FS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" })
(CCD == 0)  ==>  (II == EFL_4)
(CCD == 0)  ==>  (SS == FS)
(CCD == 0)  ==>  (SS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" })
(CCD == 0)  ==>  (orig(ADDR) one of { 65713, 797630, 972650 })
(CCD == 0)  ==>  (orig(ECX) one of { -1, 0, 144 })
EAX one of { -1, 0, 1 }
EBX >= -1
ECX >= -1
EDX == -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
ES one of { "001000000000ffffffff00cf9300", "c000000c0000ffffffff008f9300", "dc00000dc0000000ffff00009300" }
SS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300", "dc00000dc0000000ffff00009300" }
FS one of { "0000000000000000ffff00009300", "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
ADDR > orig(ADDR)
EAX <= ECX
EAX >= EDX
EAX <= orig(ECX)
EBX >= EDX
ECX >= EDX
ECX <= orig(ECX)
EDX <= orig(ECX)
EIP != orig(ADDR)
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= CR0_0
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= CR0_0
ES != CS
ES >= SS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != FS
CS > LDT
CS > TR
SS >= FS
SS > LDT
SS > TR
FS > LDT
FS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_4
EFL_2 >= EFL_6
===========================================================================
..divl():::EXIT;condition="EFL_6==0"
II == EFL_6
II == orig(EFL_6)
EAX one of { -1, 1 }
EAX != 0
EBX % EAX == 0
ECX % EAX == 0
orig(ECX) % EAX == 0
===========================================================================
..divl():::EXIT;condition="not(EFL_6==0)"
EAX == ECX
II == EFL_4
II == orig(EFL_4)
A20 == EFL_2
A20 == EFL_6
A20 == orig(EFL_2)
A20 == orig(EFL_6)
SS == FS
SS == GS
SS == orig(FS)
SS == orig(GS)
ADDR one of { 65715, 797633, 972652 }
EAX one of { -1, 0 }
EBX one of { -1, 96 }
EIP one of { 11164, 65723, 977228 }
EFL == 70
ES one of { "001000000000ffffffff00cf9300", "c000000c0000ffffffff008f9300" }
CS one of { "000800000000ffffffff00cf9a00", "000800000000ffffffff00cf9b00", "c000000c0000ffffffff008f9b00" }
SS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" }
CCS one of { 4, 9, 12 }
CCD == 0
===========================================================================
..divl():::EXIT;condition="not(D_EFL_6==0)"
EAX == orig(EAX)
EBX == orig(EBX)
EDX == orig(EDX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_8)
II == orig(EFL_9)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == orig(ES)
CS == orig(CS)
SS == DS
SS == orig(SS)
SS == orig(DS)
FS == GS
FS == orig(FS)
FS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == orig(EFL_2)
EFL_4 == orig(EFL_4)
EFL_6 == orig(EFL_6)
CR0_0 == orig(CR0_0)
EAX one of { -1, 0, 1 }
EBX >= -1
ECX >= -1
EDX == -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
ES one of { "001000000000ffffffff00cf9300", "c000000c0000ffffffff008f9300", "dc00000dc0000000ffff00009300" }
SS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300", "dc00000dc0000000ffff00009300" }
FS one of { "0000000000000000ffff00009300", "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
ADDR > orig(ADDR)
EAX <= ECX
EAX >= EDX
EAX <= orig(ECX)
EBX >= EDX
ECX >= EDX
ECX <= orig(ECX)
EDX <= orig(ECX)
EIP != orig(ADDR)
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= CR0_0
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= CR0_0
ES != CS
ES >= SS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != FS
CS > LDT
CS > TR
SS >= FS
SS > LDT
SS > TR
FS > LDT
FS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_4
EFL_2 >= EFL_6
===========================================================================
..divw():::ENTER
EBX == ECX
EBX == EDX
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_4
II == EFL_6
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_0
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == EFL_2
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SS == DS
SS == FS
SS == GS
ADDR == 798538
EAX == 26022
EBX == -1
EIP == 12067
EFL == 135
CPL == 0
II == 0
A20 == 1
ES == "004000000400ffffffff008f9300"
CS == "c000000c0000ffffffff008f9b00"
SS == "000000000000ffffffff008f9300"
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "0000000000000000"
IDT == "00000000000003ff"
CR0 == 16
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS == 26550
CCD == 4294966768L
CC0 == 0
EFER == 0
===========================================================================
..divw():::ENTER;condition="EFL_6==0"
===========================================================================
..divw():::ENTER;condition="not(D_EFL_6==0)"
EBX == ECX
EBX == EDX
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_4
II == EFL_6
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_0
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == EFL_2
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SS == DS
SS == FS
SS == GS
ADDR == 798538
EAX == 26022
EBX == -1
EIP == 12067
EFL == 135
CPL == 0
II == 0
A20 == 1
ES == "004000000400ffffffff008f9300"
CS == "c000000c0000ffffffff008f9b00"
SS == "000000000000ffffffff008f9300"
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "0000000000000000"
IDT == "00000000000003ff"
CR0 == 16
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS == 26550
CCD == 4294966768L
CC0 == 0
EFER == 0
===========================================================================
..divw():::EXIT
EAX == orig(EAX)
EBX == ECX
EBX == EDX
EBX == orig(EBX)
EBX == orig(ECX)
EBX == orig(EDX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_4
II == EFL_6
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_0
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_4)
II == orig(EFL_6)
II == orig(EFL_8)
II == orig(EFL_9)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_0)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == EFL_2
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(EFL_2)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == orig(ES)
CS == orig(CS)
SS == DS
SS == FS
SS == GS
SS == orig(SS)
SS == orig(DS)
SS == orig(FS)
SS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
ADDR == 798540
EAX == 26022
EBX == -1
EIP == 12067
EFL == 135
CPL == 0
II == 0
A20 == 1
ES == "004000000400ffffffff008f9300"
CS == "c000000c0000ffffffff008f9b00"
SS == "000000000000ffffffff008f9300"
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "0000000000000000"
IDT == "00000000000003ff"
CR0 == 16
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS == 26550
CCD == 4294966768L
CC0 == 0
EFER == 0
===========================================================================
..divw():::EXIT;condition="EFL_6==0"
===========================================================================
..divw():::EXIT;condition="not(D_EFL_6==0)"
EAX == orig(EAX)
EBX == ECX
EBX == EDX
EBX == orig(EBX)
EBX == orig(ECX)
EBX == orig(EDX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_4
II == EFL_6
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_0
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_4)
II == orig(EFL_6)
II == orig(EFL_8)
II == orig(EFL_9)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_0)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == EFL_2
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(EFL_2)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == orig(ES)
CS == orig(CS)
SS == DS
SS == FS
SS == GS
SS == orig(SS)
SS == orig(DS)
SS == orig(FS)
SS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
ADDR == 798540
EAX == 26022
EBX == -1
EIP == 12067
EFL == 135
CPL == 0
II == 0
A20 == 1
ES == "004000000400ffffffff008f9300"
CS == "c000000c0000ffffffff008f9b00"
SS == "000000000000ffffffff008f9300"
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "0000000000000000"
IDT == "00000000000003ff"
CR0 == 16
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS == 26550
CCD == 4294966768L
CC0 == 0
EFER == 0
===========================================================================
..idivl():::ENTER
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SS == DS
FS == GS
EFL_6 == CR0_0
(ADDR == 975983)  <==>  (A20 == EFL_6)
(ADDR == 975983)  <==>  (CCD == 0)
(ADDR == 975983)  <==>  (CR0 == 17)
(ADDR == 975983)  <==>  (CS == "000800000000ffffffff00cf9b00")
(ADDR == 975983)  <==>  (EAX == EDX)
(ADDR == 975983)  <==>  (EDX == -1)
(ADDR == 975983)  <==>  (EFL == 70)
(ADDR == 975983)  <==>  (EFL_6 == 1)
(ADDR == 975983)  <==>  (EIP == 133883363)
(ADDR == 975983)  <==>  (ES == "001000000000ffffffff00cf9300")
(ADDR == 975983)  <==>  (ES == FS)
(ADDR == 975983)  <==>  (ES == SS)
(ADDR == 975983)  <==>  (FS == "001000000000ffffffff00cf9300")
(ADDR == 975983)  <==>  (GDT == "000f5e8000000037")
(ADDR == 975983)  <==>  (IDT == "000f5ebe00000000")
(ADDR == 975983)  <==>  (SS == "001000000000ffffffff00cf9300")
(ADDR == 975983)  ==>  (A20 == EFL_2)
(ADDR == 975983)  ==>  (CCS == 0)
(ADDR == 975983)  ==>  (EAX == -1)
(ADDR == 975983)  ==>  (EAX == EBX)
(ADDR == 975983)  ==>  (EAX == ECX)
(ADDR == 975983)  ==>  (EBX == -1)
(ADDR == 975983)  ==>  (ECX == -1)
(ADDR == 975983)  ==>  (EFL_2 == 1)
(ADDR == 975983)  ==>  (EFL_4 == 0)
(ADDR == 975983)  ==>  (II == EFL_4)
(EDX one of { 0, 4 })  <==>  (CCD one of { 2, 26066, 4294967272L })
(EDX one of { 0, 4 })  <==>  (CR0 == 16)
(EDX one of { 0, 4 })  <==>  (CS == "c000000c0000ffffffff008f9b00")
(EDX one of { 0, 4 })  <==>  (EFL one of { 2, 23, 135 })
(EDX one of { 0, 4 })  <==>  (EFL_6 == 0)
(EDX one of { 0, 4 })  <==>  (EIP one of { 4227, 14486, 14813 })
(EDX one of { 0, 4 })  <==>  (ES one of { "004000000400ffffffff008f9300", "c000000c0000ffffffff008f9300" })
(EDX one of { 0, 4 })  <==>  (FS == "000000000000ffffffff008f9300")
(EDX one of { 0, 4 })  <==>  (GDT == "0000000000000000")
(EDX one of { 0, 4 })  <==>  (IDT == "00000000000003ff")
(EDX one of { 0, 4 })  <==>  (II == EFL_6)
(EDX one of { 0, 4 })  <==>  (SS one of { "000000000000ffffffff008f9300", "eb34000eb340ffffffff008f9300" })
(EDX one of { 0, 4 })  ==>  (CCS one of { 0, 32, 4294967294L })
(EDX one of { 0, 4 })  ==>  (EAX one of { -1, 1 })
(EDX one of { 0, 4 })  ==>  (EBX one of { -1, 0, 8 })
(EDX one of { 0, 4 })  ==>  (ECX one of { -1, 1, 4 })
(EDX one of { 0, 4 })  ==>  (EFL_2 one of { 0, 1 })
(EDX one of { 0, 4 })  ==>  (EFL_4 one of { 0, 1 })
EAX one of { -1, 1 }
EBX one of { -1, 0, 8 }
ECX one of { -1, 1, 4 }
EDX one of { -1, 0, 4 }
CPL == 0
II == 0
A20 == 1
ES one of { "001000000000ffffffff00cf9300", "004000000400ffffffff008f9300", "c000000c0000ffffffff008f9300" }
CS one of { "000800000000ffffffff00cf9b00", "c000000c0000ffffffff008f9b00" }
SS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300", "eb34000eb340ffffffff008f9300" }
FS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS one of { 0, 32, 4294967294L }
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EBX % EAX == 0
ECX % EAX == 0
EDX % EAX == 0
EDX % ECX == 0
===========================================================================
..idivl():::ENTER;condition="EFL_6==0"
II == EFL_6
II == CR0_0
EDX one of { 0, 4 }
EIP one of { 4227, 14486, 14813 }
EFL one of { 2, 23, 135 }
ES one of { "004000000400ffffffff008f9300", "c000000c0000ffffffff008f9300" }
CS == "c000000c0000ffffffff008f9b00"
SS one of { "000000000000ffffffff008f9300", "eb34000eb340ffffffff008f9300" }
FS == "000000000000ffffffff008f9300"
GDT == "0000000000000000"
IDT == "00000000000003ff"
CR0 == 16
CCD one of { 2, 26066, 4294967272L }
===========================================================================
..idivl():::ENTER;condition="not(EFL_6==0)"
EAX == EBX
EAX == ECX
EAX == EDX
II == EFL_4
A20 == EFL_2
A20 == EFL_6
A20 == CR0_0
ES == SS
ES == DS
ES == FS
ES == GS
ADDR == 975983
EAX == -1
EIP == 133883363
EFL == 70
ES == "001000000000ffffffff00cf9300"
CS == "000800000000ffffffff00cf9b00"
GDT == "000f5e8000000037"
IDT == "000f5ebe00000000"
CR0 == 17
CCS == 0
CCD == 0
===========================================================================
..idivl():::ENTER;condition="not(D_EFL_6==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SS == DS
FS == GS
EFL_6 == CR0_0
EAX one of { -1, 1 }
EBX one of { -1, 0, 8 }
ECX one of { -1, 1, 4 }
EDX one of { -1, 0, 4 }
CPL == 0
II == 0
A20 == 1
ES one of { "001000000000ffffffff00cf9300", "004000000400ffffffff008f9300", "c000000c0000ffffffff008f9300" }
CS one of { "000800000000ffffffff00cf9b00", "c000000c0000ffffffff008f9b00" }
SS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300", "eb34000eb340ffffffff008f9300" }
FS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS one of { 0, 32, 4294967294L }
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EBX % EAX == 0
ECX % EAX == 0
EDX % EAX == 0
EDX % ECX == 0
===========================================================================
..idivl():::EXIT
ECX == orig(ECX)
EDX == orig(EDX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_8)
II == orig(EFL_9)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == orig(ES)
CS == orig(CS)
SS == DS
SS == orig(SS)
SS == orig(DS)
FS == GS
FS == orig(FS)
FS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == orig(EFL_2)
EFL_4 == orig(EFL_4)
EFL_6 == CR0_0
EFL_6 == orig(EFL_6)
EFL_6 == orig(CR0_0)
(ADDR == 975985)  <==>  (A20 == EFL_6)
(ADDR == 975985)  <==>  (CCD == 0)
(ADDR == 975985)  <==>  (CR0 == 17)
(ADDR == 975985)  <==>  (CS == "000800000000ffffffff00cf9b00")
(ADDR == 975985)  <==>  (EAX == EDX)
(ADDR == 975985)  <==>  (EDX == -1)
(ADDR == 975985)  <==>  (EFL == 70)
(ADDR == 975985)  <==>  (EFL_6 == 1)
(ADDR == 975985)  <==>  (EIP == 133883363)
(ADDR == 975985)  <==>  (ES == "001000000000ffffffff00cf9300")
(ADDR == 975985)  <==>  (ES == FS)
(ADDR == 975985)  <==>  (ES == SS)
(ADDR == 975985)  <==>  (FS == "001000000000ffffffff00cf9300")
(ADDR == 975985)  <==>  (GDT == "000f5e8000000037")
(ADDR == 975985)  <==>  (IDT == "000f5ebe00000000")
(ADDR == 975985)  <==>  (SS == "001000000000ffffffff00cf9300")
(ADDR == 975985)  <==>  (orig(ADDR) == 975983)
(ADDR == 975985)  ==>  (A20 == EFL_2)
(ADDR == 975985)  ==>  (CCS == 0)
(ADDR == 975985)  ==>  (EAX == EBX)
(ADDR == 975985)  ==>  (EAX == ECX)
(ADDR == 975985)  ==>  (EAX == orig(EAX))
(ADDR == 975985)  ==>  (EAX == orig(EBX))
(ADDR == 975985)  ==>  (EBX == -1)
(ADDR == 975985)  ==>  (ECX == -1)
(ADDR == 975985)  ==>  (EFL_2 == 1)
(ADDR == 975985)  ==>  (EFL_4 == 0)
(ADDR == 975985)  ==>  (II == EFL_4)
(ADDR == 975985)  ==>  (orig(EAX) == -1)
(ADDR == 975985)  ==>  (orig(EBX) == -1)
(EDX one of { 0, 4 })  <==>  (CCD one of { 2, 26066, 4294967272L })
(EDX one of { 0, 4 })  <==>  (CR0 == 16)
(EDX one of { 0, 4 })  <==>  (CS == "c000000c0000ffffffff008f9b00")
(EDX one of { 0, 4 })  <==>  (EFL one of { 2, 23, 135 })
(EDX one of { 0, 4 })  <==>  (EFL_6 == 0)
(EDX one of { 0, 4 })  <==>  (EIP one of { 4227, 14486, 14813 })
(EDX one of { 0, 4 })  <==>  (ES one of { "004000000400ffffffff008f9300", "c000000c0000ffffffff008f9300" })
(EDX one of { 0, 4 })  <==>  (FS == "000000000000ffffffff008f9300")
(EDX one of { 0, 4 })  <==>  (GDT == "0000000000000000")
(EDX one of { 0, 4 })  <==>  (IDT == "00000000000003ff")
(EDX one of { 0, 4 })  <==>  (II == EFL_6)
(EDX one of { 0, 4 })  <==>  (SS one of { "000000000000ffffffff008f9300", "eb34000eb340ffffffff008f9300" })
(EDX one of { 0, 4 })  ==>  (ADDR - orig(ADDR) - 3 == 0)
(EDX one of { 0, 4 })  ==>  (CCS one of { 0, 32, 4294967294L })
(EDX one of { 0, 4 })  ==>  (EBX one of { -1, 0 })
(EDX one of { 0, 4 })  ==>  (ECX one of { -1, 1, 4 })
(EDX one of { 0, 4 })  ==>  (EFL_2 one of { 0, 1 })
(EDX one of { 0, 4 })  ==>  (EFL_4 one of { 0, 1 })
(EDX one of { 0, 4 })  ==>  (orig(EAX) one of { -1, 1 })
(EDX one of { 0, 4 })  ==>  (orig(EBX) one of { -1, 0, 8 })
EAX == -1
EBX one of { -1, 0 }
ECX one of { -1, 1, 4 }
EDX one of { -1, 0, 4 }
CPL == 0
II == 0
A20 == 1
ES one of { "001000000000ffffffff00cf9300", "004000000400ffffffff008f9300", "c000000c0000ffffffff008f9300" }
CS one of { "000800000000ffffffff00cf9b00", "c000000c0000ffffffff008f9b00" }
SS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300", "eb34000eb340ffffffff008f9300" }
FS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS one of { 0, 32, 4294967294L }
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EDX % ECX == 0
ECX % orig(EAX) == 0
EDX % orig(EAX) == 0
1.42826919233E12 * ADDR + 10683 * EIP - 1.428269202916E12 * orig(ADDR) - 4.276482595551E12 == 0
===========================================================================
..idivl():::EXIT;condition="EFL_6==0"
II == EFL_6
II == CR0_0
II == orig(EFL_6)
II == orig(CR0_0)
EDX one of { 0, 4 }
EIP one of { 4227, 14486, 14813 }
EFL one of { 2, 23, 135 }
ES one of { "004000000400ffffffff008f9300", "c000000c0000ffffffff008f9300" }
CS == "c000000c0000ffffffff008f9b00"
SS one of { "000000000000ffffffff008f9300", "eb34000eb340ffffffff008f9300" }
FS == "000000000000ffffffff008f9300"
GDT == "0000000000000000"
IDT == "00000000000003ff"
CR0 == 16
CCD one of { 2, 26066, 4294967272L }
ADDR - orig(ADDR) - 3 == 0
===========================================================================
..idivl():::EXIT;condition="not(EFL_6==0)"
EAX == EBX
EAX == ECX
EAX == EDX
EAX == orig(EAX)
EAX == orig(EBX)
EAX == orig(ECX)
EAX == orig(EDX)
II == EFL_4
II == orig(EFL_4)
A20 == EFL_2
A20 == EFL_6
A20 == CR0_0
A20 == orig(EFL_2)
A20 == orig(EFL_6)
A20 == orig(CR0_0)
ES == SS
ES == DS
ES == FS
ES == GS
ES == orig(SS)
ES == orig(DS)
ES == orig(FS)
ES == orig(GS)
ADDR == 975985
EIP == 133883363
EFL == 70
ES == "001000000000ffffffff00cf9300"
CS == "000800000000ffffffff00cf9b00"
GDT == "000f5e8000000037"
IDT == "000f5ebe00000000"
CR0 == 17
CCS == 0
CCD == 0
===========================================================================
..idivl():::EXIT;condition="not(D_EFL_6==0)"
ECX == orig(ECX)
EDX == orig(EDX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_8)
II == orig(EFL_9)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == orig(ES)
CS == orig(CS)
SS == DS
SS == orig(SS)
SS == orig(DS)
FS == GS
FS == orig(FS)
FS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == orig(EFL_2)
EFL_4 == orig(EFL_4)
EFL_6 == CR0_0
EFL_6 == orig(EFL_6)
EFL_6 == orig(CR0_0)
EAX == -1
EBX one of { -1, 0 }
ECX one of { -1, 1, 4 }
EDX one of { -1, 0, 4 }
CPL == 0
II == 0
A20 == 1
ES one of { "001000000000ffffffff00cf9300", "004000000400ffffffff008f9300", "c000000c0000ffffffff008f9300" }
CS one of { "000800000000ffffffff00cf9b00", "c000000c0000ffffffff008f9b00" }
SS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300", "eb34000eb340ffffffff008f9300" }
FS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS one of { 0, 32, 4294967294L }
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EDX % ECX == 0
ECX % orig(EAX) == 0
EDX % orig(EAX) == 0
1.42826919233E12 * ADDR + 10683 * EIP - 1.428269202916E12 * orig(ADDR) - 4.276482595551E12 == 0
===========================================================================
..imull():::ENTER
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SS == DS
FS == GS
(EFL_6 == 0)  <==>  (A20 > EFL_6)
(EFL_6 == 0)  <==>  (EFL_4 >= EFL_6)
(EFL_6 == 0)  <==>  (II == EFL_6)
(EFL_6 == 0)  ==>  (EFL >= 2)
(EFL_6 == 0)  ==>  (EFL_2 one of { 0, 1 })
(EFL_6 == 0)  ==>  (EFL_4 one of { 0, 1 })
(EFL_6 == 0)  ==>  (EFL_6 <= CR0_0)
(EFL_6 == 0)  ==>  (FS one of { "0000000000000000ffff00009300", "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" })
(EFL_6 == 1)  <==>  (A20 == EFL_6)
(EFL_6 == 1)  <==>  (EFL_4 < EFL_6)
(EFL_6 == 1)  <==>  (II < EFL_6)
(EFL_6 == 1)  ==>  (A20 == EFL_2)
(EFL_6 == 1)  ==>  (A20 > EFL_4)
(EFL_6 == 1)  ==>  (CCD one of { 0, 8 })
(EFL_6 == 1)  ==>  (CS < SS)
(EFL_6 == 1)  ==>  (EFL == 70)
(EFL_6 == 1)  ==>  (EFL_2 == 1)
(EFL_6 == 1)  ==>  (EFL_2 > EFL_4)
(EFL_6 == 1)  ==>  (EFL_2 >= CR0_0)
(EFL_6 == 1)  ==>  (EFL_4 <= CR0_0)
(EFL_6 == 1)  ==>  (EFL_4 == 0)
(EFL_6 == 1)  ==>  (EFL_6 >= CR0_0)
(EFL_6 == 1)  ==>  (ES <= SS)
(EFL_6 == 1)  ==>  (II < EFL_2)
(EFL_6 == 1)  ==>  (II == EFL_4)
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= CR0_0
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= CR0_0
ES != CS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != FS
CS > LDT
CS > TR
SS >= FS
SS > LDT
SS > TR
FS > LDT
FS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_6
===========================================================================
..imull():::ENTER;condition="EFL_6==0"
II == EFL_6
FS one of { "0000000000000000ffff00009300", "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" }
===========================================================================
..imull():::ENTER;condition="not(EFL_6==0)"
II == EFL_4
A20 == EFL_2
A20 == EFL_6
EFL == 70
CCD one of { 0, 8 }
ES <= SS
CS < SS
===========================================================================
..imull():::ENTER;condition="not(D_EFL_6==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SS == DS
FS == GS
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= CR0_0
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= CR0_0
ES != CS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != FS
CS > LDT
CS > TR
SS >= FS
SS > LDT
SS > TR
FS > LDT
FS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_6
===========================================================================
..imull():::EXIT
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_8)
II == orig(EFL_9)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == orig(ES)
CS == orig(CS)
SS == DS
SS == orig(SS)
SS == orig(DS)
FS == GS
FS == orig(FS)
FS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == orig(EFL_2)
EFL_4 == orig(EFL_4)
EFL_6 == orig(EFL_6)
CR0_0 == orig(CR0_0)
(EFL_6 == 0)  <==>  (A20 > EFL_6)
(EFL_6 == 0)  <==>  (EFL_4 >= EFL_6)
(EFL_6 == 0)  <==>  (II == EFL_6)
(EFL_6 == 0)  ==>  (EFL >= 2)
(EFL_6 == 0)  ==>  (EFL_2 one of { 0, 1 })
(EFL_6 == 0)  ==>  (EFL_4 one of { 0, 1 })
(EFL_6 == 0)  ==>  (EFL_6 <= CR0_0)
(EFL_6 == 0)  ==>  (FS one of { "0000000000000000ffff00009300", "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" })
(EFL_6 == 0)  ==>  (orig(EBX) % EBX == 0)
(EFL_6 == 1)  <==>  (A20 == EFL_6)
(EFL_6 == 1)  <==>  (EFL_4 < EFL_6)
(EFL_6 == 1)  <==>  (II < EFL_6)
(EFL_6 == 1)  ==>  (A20 == EFL_2)
(EFL_6 == 1)  ==>  (A20 > EFL_4)
(EFL_6 == 1)  ==>  (CCD one of { 0, 8 })
(EFL_6 == 1)  ==>  (CS < SS)
(EFL_6 == 1)  ==>  (EAX one of { -1, 0, 767 })
(EFL_6 == 1)  ==>  (EBX == orig(EBX))
(EFL_6 == 1)  ==>  (ECX == orig(ECX))
(EFL_6 == 1)  ==>  (EDX == orig(EDX))
(EFL_6 == 1)  ==>  (EFL == 70)
(EFL_6 == 1)  ==>  (EFL_2 == 1)
(EFL_6 == 1)  ==>  (EFL_2 > EFL_4)
(EFL_6 == 1)  ==>  (EFL_2 >= CR0_0)
(EFL_6 == 1)  ==>  (EFL_4 <= CR0_0)
(EFL_6 == 1)  ==>  (EFL_4 == 0)
(EFL_6 == 1)  ==>  (EFL_6 >= CR0_0)
(EFL_6 == 1)  ==>  (ES <= SS)
(EFL_6 == 1)  ==>  (II < EFL_2)
(EFL_6 == 1)  ==>  (II == EFL_4)
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
ADDR > orig(ADDR)
EAX <= orig(EAX)
EBX <= orig(EBX)
ECX <= orig(ECX)
EDX <= orig(EDX)
EIP != orig(ADDR)
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= CR0_0
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= CR0_0
ES != CS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != FS
CS > LDT
CS > TR
SS >= FS
SS > LDT
SS > TR
FS > LDT
FS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_6
===========================================================================
..imull():::EXIT;condition="EFL_6==0"
II == EFL_6
II == orig(EFL_6)
FS one of { "0000000000000000ffff00009300", "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" }
orig(EBX) % EBX == 0
===========================================================================
..imull():::EXIT;condition="not(EFL_6==0)"
EBX == orig(EBX)
ECX == orig(ECX)
EDX == orig(EDX)
II == EFL_4
II == orig(EFL_4)
A20 == EFL_2
A20 == EFL_6
A20 == orig(EFL_2)
A20 == orig(EFL_6)
EAX one of { -1, 0, 767 }
EFL == 70
CCD one of { 0, 8 }
ES <= SS
CS < SS
===========================================================================
..imull():::EXIT;condition="not(D_EFL_6==0)"
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_8)
II == orig(EFL_9)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == orig(ES)
CS == orig(CS)
SS == DS
SS == orig(SS)
SS == orig(DS)
FS == GS
FS == orig(FS)
FS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == orig(EFL_2)
EFL_4 == orig(EFL_4)
EFL_6 == orig(EFL_6)
CR0_0 == orig(CR0_0)
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
ADDR > orig(ADDR)
EAX <= orig(EAX)
EBX <= orig(EBX)
ECX <= orig(ECX)
EDX <= orig(EDX)
EIP != orig(ADDR)
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= CR0_0
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= CR0_0
ES != CS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != FS
CS > LDT
CS > TR
SS >= FS
SS > LDT
SS > TR
FS > LDT
FS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_6
===========================================================================
..imulw():::ENTER
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_4
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_0
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == EFL_2
A20 == EFL_6
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SS == DS
SS == FS
SS == GS
ADDR == 786516
EAX == 25
EBX == 26196
ECX == -1
EDX == 49152
EIP == 14934
EFL == 70
CPL == 0
II == 0
A20 == 1
ES == "c000000c0000ffffffff008f9300"
CS == "c000000c0000ffffffff008f9b00"
SS == "000000000000ffffffff008f9300"
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "0000000000000000"
IDT == "00000000000003ff"
CR0 == 16
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS == 4294967294L
CCD == 0
CC0 == 0
EFER == 0
===========================================================================
..imulw():::ENTER;condition="not(EFL_6==0)"
===========================================================================
..imulw():::ENTER;condition="not(D_EFL_6==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_4
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_0
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == EFL_2
A20 == EFL_6
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SS == DS
SS == FS
SS == GS
ADDR == 786516
EAX == 25
EBX == 26196
ECX == -1
EDX == 49152
EIP == 14934
EFL == 70
CPL == 0
II == 0
A20 == 1
ES == "c000000c0000ffffffff008f9300"
CS == "c000000c0000ffffffff008f9b00"
SS == "000000000000ffffffff008f9300"
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "0000000000000000"
IDT == "00000000000003ff"
CR0 == 16
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS == 4294967294L
CCD == 0
CC0 == 0
EFER == 0
===========================================================================
..imulw():::EXIT
EAX == orig(EAX)
EBX == ECX
EBX == orig(ECX)
EDX == orig(EDX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_4
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_0
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_4)
II == orig(EFL_8)
II == orig(EFL_9)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_0)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == EFL_2
A20 == EFL_6
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(EFL_2)
A20 == orig(EFL_6)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == orig(ES)
CS == orig(CS)
SS == DS
SS == FS
SS == GS
SS == orig(SS)
SS == orig(DS)
SS == orig(FS)
SS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
ADDR == 786519
EAX == 25
EBX == -1
EDX == 49152
EIP == 14934
EFL == 70
CPL == 0
II == 0
A20 == 1
ES == "c000000c0000ffffffff008f9300"
CS == "c000000c0000ffffffff008f9b00"
SS == "000000000000ffffffff008f9300"
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "0000000000000000"
IDT == "00000000000003ff"
CR0 == 16
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS == 4294967294L
CCD == 0
CC0 == 0
EFER == 0
===========================================================================
..imulw():::EXIT;condition="not(EFL_6==0)"
===========================================================================
..imulw():::EXIT;condition="not(D_EFL_6==0)"
EAX == orig(EAX)
EBX == ECX
EBX == orig(ECX)
EDX == orig(EDX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_4
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_0
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_4)
II == orig(EFL_8)
II == orig(EFL_9)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_0)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == EFL_2
A20 == EFL_6
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(EFL_2)
A20 == orig(EFL_6)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == orig(ES)
CS == orig(CS)
SS == DS
SS == FS
SS == GS
SS == orig(SS)
SS == orig(DS)
SS == orig(FS)
SS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
ADDR == 786519
EAX == 25
EBX == -1
EDX == 49152
EIP == 14934
EFL == 70
CPL == 0
II == 0
A20 == 1
ES == "c000000c0000ffffffff008f9300"
CS == "c000000c0000ffffffff008f9b00"
SS == "000000000000ffffffff008f9300"
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "0000000000000000"
IDT == "00000000000003ff"
CR0 == 16
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS == 4294967294L
CCD == 0
CC0 == 0
EFER == 0
===========================================================================
..inb():::ENTER
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == HLT
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SS == DS
FS == GS
(EFL_6 == 0)  <==>  (A20 > EFL_6)
(EFL_6 == 0)  <==>  (EFL_4 >= EFL_6)
(EFL_6 == 0)  <==>  (II == EFL_6)
(EFL_6 == 0)  ==>  (CCD >= 1)
(EFL_6 == 0)  ==>  (CR0 one of { 16, 17 })
(EFL_6 == 0)  ==>  (EFL >= 2)
(EFL_6 == 0)  ==>  (EFL_2 one of { 0, 1 })
(EFL_6 == 0)  ==>  (EFL_4 one of { 0, 1 })
(EFL_6 == 0)  ==>  (EFL_6 <= CR0_0)
(EFL_6 == 0)  ==>  (GDT < IDT)
(EFL_6 == 0)  ==>  (GDT one of { "0000000000000000", "000f5e8000000037" })
(EFL_6 == 0)  ==>  (IDT one of { "00000000000003ff", "000f5ebe00000000" })
(EFL_6 == 0)  ==>  (SMM >= EFL_6)
(EFL_6 == 1)  <==>  (A20 == EFL_6)
(EFL_6 == 1)  <==>  (EFL_4 < EFL_6)
(EFL_6 == 1)  <==>  (II < EFL_6)
(EFL_6 == 1)  ==>  (A20 == EFL_2)
(EFL_6 == 1)  ==>  (A20 > EFL_4)
(EFL_6 == 1)  ==>  (CR0 one of { 16, 17, 1610612752 })
(EFL_6 == 1)  ==>  (EFL == 70)
(EFL_6 == 1)  ==>  (EFL_2 == 1)
(EFL_6 == 1)  ==>  (EFL_2 > EFL_4)
(EFL_6 == 1)  ==>  (EFL_2 >= CR0_0)
(EFL_6 == 1)  ==>  (EFL_4 <= CR0_0)
(EFL_6 == 1)  ==>  (EFL_4 == 0)
(EFL_6 == 1)  ==>  (EFL_6 >= CR0_0)
(EFL_6 == 1)  ==>  (FS one of { "0000000000000000ffff00009300", "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" })
(EFL_6 == 1)  ==>  (GDT one of { "0000000000000000", "000000000000ffff", "000f5e8000000037" })
(EFL_6 == 1)  ==>  (IDT one of { "00000000000003ff", "000000000000ffff", "000f5ebe00000000" })
(EFL_6 == 1)  ==>  (II < EFL_2)
(EFL_6 == 1)  ==>  (II == EFL_4)
(EFL_6 == 1)  ==>  (SMM <= EFL_6)
(EFL_6 == 1)  ==>  (SMM >= EFL_4)
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
SMM one of { 0, 1 }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "000000000000ffff", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000000000000ffff", "000f5ebe00000000" }
CR0 one of { 16, 17, 1610612752 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
II <= SMM
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= CR0_0
A20 >= SMM
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= CR0_0
SMM <= EFL_2
SMM <= CR0_0
ES != CS
ES >= SS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != FS
CS > LDT
CS > TR
SS >= FS
SS > LDT
SS > TR
FS > LDT
FS > TR
LDT < TR
GDT <= IDT
EFL_2 >= EFL_6
===========================================================================
..inb():::ENTER;condition="EFL_6==0"
II == EFL_6
GDT one of { "0000000000000000", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CCD >= 1
GDT < IDT
===========================================================================
..inb():::ENTER;condition="not(EFL_6==0)"
II == EFL_4
A20 == EFL_2
A20 == EFL_6
EFL == 70
FS one of { "0000000000000000ffff00009300", "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" }
===========================================================================
..inb():::ENTER;condition="not(D_EFL_6==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == HLT
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SS == DS
FS == GS
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
SMM one of { 0, 1 }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "000000000000ffff", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000000000000ffff", "000f5ebe00000000" }
CR0 one of { 16, 17, 1610612752 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
II <= SMM
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= CR0_0
A20 >= SMM
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= CR0_0
SMM <= EFL_2
SMM <= CR0_0
ES != CS
ES >= SS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != FS
CS > LDT
CS > TR
SS >= FS
SS > LDT
SS > TR
FS > LDT
FS > TR
LDT < TR
GDT <= IDT
EFL_2 >= EFL_6
===========================================================================
..inb():::EXIT
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == HLT
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(HLT)
II == orig(EFL_8)
II == orig(EFL_9)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
SMM == orig(SMM)
ES == orig(ES)
CS == orig(CS)
SS == DS
SS == orig(SS)
SS == orig(DS)
FS == GS
FS == orig(FS)
FS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == orig(EFL_2)
EFL_4 == orig(EFL_4)
EFL_6 == orig(EFL_6)
CR0_0 == orig(CR0_0)
(EFL_6 == 0)  <==>  (A20 > EFL_6)
(EFL_6 == 0)  <==>  (EFL_4 >= EFL_6)
(EFL_6 == 0)  <==>  (II == EFL_6)
(EFL_6 == 0)  ==>  (CCD >= 1)
(EFL_6 == 0)  ==>  (CR0 one of { 16, 17 })
(EFL_6 == 0)  ==>  (EFL >= 2)
(EFL_6 == 0)  ==>  (EFL_2 one of { 0, 1 })
(EFL_6 == 0)  ==>  (EFL_4 one of { 0, 1 })
(EFL_6 == 0)  ==>  (EFL_6 <= CR0_0)
(EFL_6 == 0)  ==>  (GDT < IDT)
(EFL_6 == 0)  ==>  (GDT one of { "0000000000000000", "000f5e8000000037" })
(EFL_6 == 0)  ==>  (IDT one of { "00000000000003ff", "000f5ebe00000000" })
(EFL_6 == 0)  ==>  (SMM >= EFL_6)
(EFL_6 == 0)  ==>  (orig(EBX) % EBX == 0)
(EFL_6 == 1)  <==>  (A20 == EFL_6)
(EFL_6 == 1)  <==>  (EFL_4 < EFL_6)
(EFL_6 == 1)  <==>  (II < EFL_6)
(EFL_6 == 1)  ==>  (A20 == EFL_2)
(EFL_6 == 1)  ==>  (A20 > EFL_4)
(EFL_6 == 1)  ==>  (CR0 one of { 16, 17, 1610612752 })
(EFL_6 == 1)  ==>  (EFL == 70)
(EFL_6 == 1)  ==>  (EFL_2 == 1)
(EFL_6 == 1)  ==>  (EFL_2 > EFL_4)
(EFL_6 == 1)  ==>  (EFL_2 >= CR0_0)
(EFL_6 == 1)  ==>  (EFL_4 <= CR0_0)
(EFL_6 == 1)  ==>  (EFL_4 == 0)
(EFL_6 == 1)  ==>  (EFL_6 >= CR0_0)
(EFL_6 == 1)  ==>  (FS one of { "0000000000000000ffff00009300", "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" })
(EFL_6 == 1)  ==>  (GDT one of { "0000000000000000", "000000000000ffff", "000f5e8000000037" })
(EFL_6 == 1)  ==>  (IDT one of { "00000000000003ff", "000000000000ffff", "000f5ebe00000000" })
(EFL_6 == 1)  ==>  (II < EFL_2)
(EFL_6 == 1)  ==>  (II == EFL_4)
(EFL_6 == 1)  ==>  (SMM <= EFL_6)
(EFL_6 == 1)  ==>  (SMM >= EFL_4)
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
SMM one of { 0, 1 }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "000000000000ffff", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000000000000ffff", "000f5ebe00000000" }
CR0 one of { 16, 17, 1610612752 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
ADDR > orig(ADDR)
EAX <= orig(EAX)
EBX <= orig(EBX)
ECX <= orig(ECX)
EDX <= orig(EDX)
EIP != orig(ADDR)
II <= SMM
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= CR0_0
A20 >= SMM
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= CR0_0
SMM <= EFL_2
SMM <= CR0_0
ES != CS
ES >= SS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != FS
CS > LDT
CS > TR
SS >= FS
SS > LDT
SS > TR
FS > LDT
FS > TR
LDT < TR
GDT <= IDT
EFL_2 >= EFL_6
===========================================================================
..inb():::EXIT;condition="EFL_6==0"
II == EFL_6
II == orig(EFL_6)
GDT one of { "0000000000000000", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CCD >= 1
orig(EBX) % EBX == 0
GDT < IDT
===========================================================================
..inb():::EXIT;condition="not(EFL_6==0)"
II == EFL_4
II == orig(EFL_4)
A20 == EFL_2
A20 == EFL_6
A20 == orig(EFL_2)
A20 == orig(EFL_6)
EFL == 70
FS one of { "0000000000000000ffff00009300", "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" }
===========================================================================
..inb():::EXIT;condition="not(D_EFL_6==0)"
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == HLT
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(HLT)
II == orig(EFL_8)
II == orig(EFL_9)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
SMM == orig(SMM)
ES == orig(ES)
CS == orig(CS)
SS == DS
SS == orig(SS)
SS == orig(DS)
FS == GS
FS == orig(FS)
FS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == orig(EFL_2)
EFL_4 == orig(EFL_4)
EFL_6 == orig(EFL_6)
CR0_0 == orig(CR0_0)
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
SMM one of { 0, 1 }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "000000000000ffff", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000000000000ffff", "000f5ebe00000000" }
CR0 one of { 16, 17, 1610612752 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
ADDR > orig(ADDR)
EAX <= orig(EAX)
EBX <= orig(EBX)
ECX <= orig(ECX)
EDX <= orig(EDX)
EIP != orig(ADDR)
II <= SMM
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= CR0_0
A20 >= SMM
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= CR0_0
SMM <= EFL_2
SMM <= CR0_0
ES != CS
ES >= SS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != FS
CS > LDT
CS > TR
SS >= FS
SS > LDT
SS > TR
FS > LDT
FS > TR
LDT < TR
GDT <= IDT
EFL_2 >= EFL_6
===========================================================================
..incb():::ENTER
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_4
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == EFL_2
A20 == EFL_6
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
FS == GS
EAX >= -1
EFL == 70
CPL == 0
II == 0
A20 == 1
ES one of { "001000000000ffffffff00cf9300", "0040000004000000ffff00009300", "004000000400ffffffff008f9300" }
CS one of { "000800000000ffffffff00cf9b00", "c000000c00000000ffff00009e00", "c000000c0000ffffffff008f9b00" }
DS one of { "001000000000ffffffff00cf9300", "eb34000eb3400000ffff00009300", "eb34000eb340ffffffff008f9300" }
FS one of { "0000000000000000ffff00009300", "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCD one of { 0, 158, 448 }
CC0 == 0
EFER == 0
CR0_0 one of { 0, 1 }
===========================================================================
..incb():::ENTER;condition="not(EFL_6==0)"
===========================================================================
..incb():::ENTER;condition="not(D_EFL_6==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_4
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == EFL_2
A20 == EFL_6
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
FS == GS
EAX >= -1
EFL == 70
CPL == 0
II == 0
A20 == 1
ES one of { "001000000000ffffffff00cf9300", "0040000004000000ffff00009300", "004000000400ffffffff008f9300" }
CS one of { "000800000000ffffffff00cf9b00", "c000000c00000000ffff00009e00", "c000000c0000ffffffff008f9b00" }
DS one of { "001000000000ffffffff00cf9300", "eb34000eb3400000ffff00009300", "eb34000eb340ffffffff008f9300" }
FS one of { "0000000000000000ffff00009300", "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCD one of { 0, 158, 448 }
CC0 == 0
EFER == 0
CR0_0 one of { 0, 1 }
===========================================================================
..incb():::EXIT
EAX == orig(EAX)
EBX == orig(EBX)
ECX == orig(ECX)
EDX == orig(EDX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_4
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_4)
II == orig(EFL_8)
II == orig(EFL_9)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == EFL_2
A20 == EFL_6
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(EFL_2)
A20 == orig(EFL_6)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == orig(ES)
CS == orig(CS)
SS == orig(SS)
DS == orig(DS)
FS == GS
FS == orig(FS)
FS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
CR0_0 == orig(CR0_0)
EAX >= -1
EFL == 70
CPL == 0
II == 0
A20 == 1
ES one of { "001000000000ffffffff00cf9300", "0040000004000000ffff00009300", "004000000400ffffffff008f9300" }
CS one of { "000800000000ffffffff00cf9b00", "c000000c00000000ffff00009e00", "c000000c0000ffffffff008f9b00" }
DS one of { "001000000000ffffffff00cf9300", "eb34000eb3400000ffff00009300", "eb34000eb340ffffffff008f9300" }
FS one of { "0000000000000000ffff00009300", "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCD one of { 0, 158, 448 }
CC0 == 0
EFER == 0
CR0_0 one of { 0, 1 }
===========================================================================
..incb():::EXIT;condition="not(EFL_6==0)"
===========================================================================
..incb():::EXIT;condition="not(D_EFL_6==0)"
EAX == orig(EAX)
EBX == orig(EBX)
ECX == orig(ECX)
EDX == orig(EDX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_4
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_4)
II == orig(EFL_8)
II == orig(EFL_9)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == EFL_2
A20 == EFL_6
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(EFL_2)
A20 == orig(EFL_6)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == orig(ES)
CS == orig(CS)
SS == orig(SS)
DS == orig(DS)
FS == GS
FS == orig(FS)
FS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
CR0_0 == orig(CR0_0)
EAX >= -1
EFL == 70
CPL == 0
II == 0
A20 == 1
ES one of { "001000000000ffffffff00cf9300", "0040000004000000ffff00009300", "004000000400ffffffff008f9300" }
CS one of { "000800000000ffffffff00cf9b00", "c000000c00000000ffff00009e00", "c000000c0000ffffffff008f9b00" }
DS one of { "001000000000ffffffff00cf9300", "eb34000eb3400000ffff00009300", "eb34000eb340ffffffff008f9300" }
FS one of { "0000000000000000ffff00009300", "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCD one of { 0, 158, 448 }
CC0 == 0
EFER == 0
CR0_0 one of { 0, 1 }
===========================================================================
..incl():::ENTER
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
(EFL_6 == 0)  <==>  (A20 > EFL_6)
(EFL_6 == 0)  <==>  (EFL_4 >= EFL_6)
(EFL_6 == 0)  <==>  (EFL_6 <= EFL_9)
(EFL_6 == 0)  <==>  (II == EFL_6)
(EFL_6 == 0)  ==>  (EFL >= 2)
(EFL_6 == 0)  ==>  (EFL_2 one of { 0, 1 })
(EFL_6 == 0)  ==>  (EFL_4 one of { 0, 1 })
(EFL_6 == 0)  ==>  (EFL_6 <= CR0_0)
(EFL_6 == 0)  ==>  (EFL_9 one of { 0, 1 })
(EFL_6 == 1)  <==>  (A20 == EFL_6)
(EFL_6 == 1)  <==>  (EFL_4 < EFL_6)
(EFL_6 == 1)  <==>  (EFL_6 > EFL_9)
(EFL_6 == 1)  <==>  (II < EFL_6)
(EFL_6 == 1)  ==>  (A20 == EFL_2)
(EFL_6 == 1)  ==>  (A20 > EFL_4)
(EFL_6 == 1)  ==>  (A20 > EFL_9)
(EFL_6 == 1)  ==>  (EFL == 70)
(EFL_6 == 1)  ==>  (EFL_2 == 1)
(EFL_6 == 1)  ==>  (EFL_2 > EFL_4)
(EFL_6 == 1)  ==>  (EFL_2 > EFL_9)
(EFL_6 == 1)  ==>  (EFL_2 >= CR0_0)
(EFL_6 == 1)  ==>  (EFL_4 <= CR0_0)
(EFL_6 == 1)  ==>  (EFL_4 == 0)
(EFL_6 == 1)  ==>  (EFL_6 >= CR0_0)
(EFL_6 == 1)  ==>  (EFL_9 <= CR0_0)
(EFL_6 == 1)  ==>  (EFL_9 == 0)
(EFL_6 == 1)  ==>  (FS == GS)
(EFL_6 == 1)  ==>  (II < EFL_2)
(EFL_6 == 1)  ==>  (II == EFL_4)
(EFL_6 == 1)  ==>  (II == EFL_9)
(EFL_6 == 1)  ==>  (SS == DS)
(EFL_6 == 1)  ==>  (SS >= GS)
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= EFL_9
II <= CR0_0
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= CR0_0
ES != CS
ES >= FS
ES >= GS
ES > LDT
ES > TR
CS != SS
CS != DS
CS != FS
CS != GS
CS > LDT
CS > TR
SS <= DS
SS >= FS
SS > LDT
SS > TR
DS >= FS
DS >= GS
DS > LDT
DS > TR
FS <= GS
FS > LDT
FS > TR
GS > LDT
GS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_6
===========================================================================
..incl():::ENTER;condition="EFL_6==0"
II == EFL_6
===========================================================================
..incl():::ENTER;condition="not(EFL_6==0)"
II == EFL_4
II == EFL_9
A20 == EFL_2
A20 == EFL_6
SS == DS
FS == GS
EFL == 70
===========================================================================
..incl():::ENTER;condition="not(D_EFL_6==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= EFL_9
II <= CR0_0
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= CR0_0
ES != CS
ES >= FS
ES >= GS
ES > LDT
ES > TR
CS != SS
CS != DS
CS != FS
CS != GS
CS > LDT
CS > TR
SS <= DS
SS >= FS
SS > LDT
SS > TR
DS >= FS
DS >= GS
DS > LDT
DS > TR
FS <= GS
FS > LDT
FS > TR
GS > LDT
GS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_6
===========================================================================
..incl():::EXIT
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_8)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == orig(ES)
CS == orig(CS)
SS == orig(SS)
DS == orig(DS)
FS == orig(FS)
GS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == orig(EFL_2)
EFL_4 == orig(EFL_4)
EFL_6 == orig(EFL_6)
EFL_9 == orig(EFL_9)
CR0_0 == orig(CR0_0)
(EFL_6 == 0)  <==>  (A20 > EFL_6)
(EFL_6 == 0)  <==>  (EFL_4 >= EFL_6)
(EFL_6 == 0)  <==>  (EFL_6 <= EFL_9)
(EFL_6 == 0)  <==>  (II == EFL_6)
(EFL_6 == 0)  ==>  (EFL >= 2)
(EFL_6 == 0)  ==>  (EFL_2 one of { 0, 1 })
(EFL_6 == 0)  ==>  (EFL_4 one of { 0, 1 })
(EFL_6 == 0)  ==>  (EFL_6 <= CR0_0)
(EFL_6 == 0)  ==>  (EFL_9 one of { 0, 1 })
(EFL_6 == 1)  <==>  (A20 == EFL_6)
(EFL_6 == 1)  <==>  (EFL_4 < EFL_6)
(EFL_6 == 1)  <==>  (EFL_6 > EFL_9)
(EFL_6 == 1)  <==>  (II < EFL_6)
(EFL_6 == 1)  ==>  (A20 == EFL_2)
(EFL_6 == 1)  ==>  (A20 > EFL_4)
(EFL_6 == 1)  ==>  (A20 > EFL_9)
(EFL_6 == 1)  ==>  (EFL == 70)
(EFL_6 == 1)  ==>  (EFL_2 == 1)
(EFL_6 == 1)  ==>  (EFL_2 > EFL_4)
(EFL_6 == 1)  ==>  (EFL_2 > EFL_9)
(EFL_6 == 1)  ==>  (EFL_2 >= CR0_0)
(EFL_6 == 1)  ==>  (EFL_4 <= CR0_0)
(EFL_6 == 1)  ==>  (EFL_4 == 0)
(EFL_6 == 1)  ==>  (EFL_6 >= CR0_0)
(EFL_6 == 1)  ==>  (EFL_9 <= CR0_0)
(EFL_6 == 1)  ==>  (EFL_9 == 0)
(EFL_6 == 1)  ==>  (FS == GS)
(EFL_6 == 1)  ==>  (II < EFL_2)
(EFL_6 == 1)  ==>  (II == EFL_4)
(EFL_6 == 1)  ==>  (II == EFL_9)
(EFL_6 == 1)  ==>  (SS == DS)
(EFL_6 == 1)  ==>  (SS >= GS)
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
ADDR > orig(ADDR)
EAX <= orig(EAX)
EBX <= orig(EBX)
ECX <= orig(ECX)
EDX <= orig(EDX)
EIP != orig(ADDR)
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= EFL_9
II <= CR0_0
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= CR0_0
ES != CS
ES >= FS
ES >= GS
ES > LDT
ES > TR
CS != SS
CS != DS
CS != FS
CS != GS
CS > LDT
CS > TR
SS <= DS
SS >= FS
SS > LDT
SS > TR
DS >= FS
DS >= GS
DS > LDT
DS > TR
FS <= GS
FS > LDT
FS > TR
GS > LDT
GS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_6
===========================================================================
..incl():::EXIT;condition="EFL_6==0"
II == EFL_6
II == orig(EFL_6)
===========================================================================
..incl():::EXIT;condition="not(EFL_6==0)"
II == EFL_4
II == EFL_9
II == orig(EFL_4)
II == orig(EFL_9)
A20 == EFL_2
A20 == EFL_6
A20 == orig(EFL_2)
A20 == orig(EFL_6)
SS == DS
SS == orig(DS)
FS == GS
FS == orig(GS)
EFL == 70
===========================================================================
..incl():::EXIT;condition="not(D_EFL_6==0)"
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_8)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == orig(ES)
CS == orig(CS)
SS == orig(SS)
DS == orig(DS)
FS == orig(FS)
GS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == orig(EFL_2)
EFL_4 == orig(EFL_4)
EFL_6 == orig(EFL_6)
EFL_9 == orig(EFL_9)
CR0_0 == orig(CR0_0)
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
ADDR > orig(ADDR)
EAX <= orig(EAX)
EBX <= orig(EBX)
ECX <= orig(ECX)
EDX <= orig(EDX)
EIP != orig(ADDR)
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= EFL_9
II <= CR0_0
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= CR0_0
ES != CS
ES >= FS
ES >= GS
ES > LDT
ES > TR
CS != SS
CS != DS
CS != FS
CS != GS
CS > LDT
CS > TR
SS <= DS
SS >= FS
SS > LDT
SS > TR
DS >= FS
DS >= GS
DS > LDT
DS > TR
FS <= GS
FS > LDT
FS > TR
GS > LDT
GS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_6
===========================================================================
..incw():::ENTER
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SS == FS
(EFL_6 == 0)  <==>  (II == EFL_6)
(EFL_6 == 0)  ==>  (CR0 one of { 16, 17 })
(EFL_6 == 0)  ==>  (CR0_0 one of { 0, 1 })
(EFL_6 == 0)  ==>  (CS one of { "000800000000ffffffff00cf9b00", "c000000c00000000ffff00009b00", "c980000c9800ffffffff008f9b00" })
(EFL_6 == 0)  ==>  (DS one of { "001000000000ffffffff00cf9300", "c980000c9800ffffffff008f9300", "eb34000eb3400000ffff00009300" })
(EFL_6 == 0)  ==>  (ECX one of { 0, 980, 133866768 })
(EFL_6 == 0)  ==>  (EFL_2 one of { 0, 1 })
(EFL_6 == 0)  ==>  (EFL_4 one of { 0, 1 })
(EFL_6 == 0)  ==>  (EFL_9 one of { 0, 1 })
(EFL_6 == 0)  ==>  (GDT one of { "0000000000000000", "000f5e8000000037" })
(EFL_6 == 0)  ==>  (IDT one of { "00000000000003ff", "000f5ebe00000000" })
(EFL_6 == 0)  ==>  (SS one of { "0000000000000000ffff00009300", "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" })
(EFL_6 == 1)  <==>  (A20 == EFL_6)
(EFL_6 == 1)  ==>  (A20 == EFL_2)
(EFL_6 == 1)  ==>  (A20 == EFL_9)
(EFL_6 == 1)  ==>  (ADDR one of { 35688, 825724 })
(EFL_6 == 1)  ==>  (CCD one of { 0, 16 })
(EFL_6 == 1)  ==>  (CCS one of { 16, 68 })
(EFL_6 == 1)  ==>  (CR0 == 16)
(EFL_6 == 1)  ==>  (CR0_0 == 0)
(EFL_6 == 1)  ==>  (CS one of { "0000000000000000ffff00009e00", "c980000c9800ffffffff008f9b00" })
(EFL_6 == 1)  ==>  (DS == GS)
(EFL_6 == 1)  ==>  (DS one of { "0000000000000000ffff00009300", "c980000c9800ffffffff008f9300" })
(EFL_6 == 1)  ==>  (EAX == 0)
(EFL_6 == 1)  ==>  (EAX == ECX)
(EFL_6 == 1)  ==>  (EBX one of { 1, 62935 })
(EFL_6 == 1)  ==>  (ECX == 0)
(EFL_6 == 1)  ==>  (EDX one of { 0, 1 })
(EFL_6 == 1)  ==>  (EFL == 582)
(EFL_6 == 1)  ==>  (EFL_2 == 1)
(EFL_6 == 1)  ==>  (EFL_4 == 0)
(EFL_6 == 1)  ==>  (EFL_9 == 1)
(EFL_6 == 1)  ==>  (EIP one of { 375, 35681 })
(EFL_6 == 1)  ==>  (ES one of { "0000000000000000ffff00009300", "f5d7000f5d70ffffffff008f9300" })
(EFL_6 == 1)  ==>  (GDT one of { "0000000000000000", "0000910800000027" })
(EFL_6 == 1)  ==>  (GS one of { "0000000000000000ffff00009300", "c980000c9800ffffffff008f9300" })
(EFL_6 == 1)  ==>  (IDT == "00000000000003ff")
(EFL_6 == 1)  ==>  (II == CR0_0)
(EFL_6 == 1)  ==>  (II == EFL_4)
(EFL_6 == 1)  ==>  (SS one of { "0000000000000000ffff00009300", "000000000000ffffffff008f9300" })
EAX >= 0
ECX one of { 0, 980, 133866768 }
CPL == 0
II == 0
A20 == 1
SS one of { "0000000000000000ffff00009300", "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR > EIP
EAX != EBX
EBX != ECX
ECX % EBX == 0
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= EFL_9
II <= CR0_0
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= CR0_0
ES != CS
ES >= SS
ES > LDT
ES > TR
CS != SS
CS != DS
CS != GS
CS > LDT
CS > TR
SS <= DS
SS <= GS
SS > LDT
SS > TR
DS > LDT
DS > TR
GS > LDT
GS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_6
EFL_2 >= CR0_0
EFL_4 >= CR0_0
EFL_6 <= EFL_9
===========================================================================
..incw():::ENTER;condition="EFL_6==0"
II == EFL_6
CS one of { "000800000000ffffffff00cf9b00", "c000000c00000000ffff00009b00", "c980000c9800ffffffff008f9b00" }
DS one of { "001000000000ffffffff00cf9300", "c980000c9800ffffffff008f9300", "eb34000eb3400000ffff00009300" }
GDT one of { "0000000000000000", "000f5e8000000037" }
===========================================================================
..incw():::ENTER;condition="not(EFL_6==0)"
EAX == ECX
II == EFL_4
II == CR0_0
A20 == EFL_2
A20 == EFL_6
A20 == EFL_9
DS == GS
ADDR one of { 35688, 825724 }
EAX == 0
EBX one of { 1, 62935 }
EDX one of { 0, 1 }
EIP one of { 375, 35681 }
EFL == 582
ES one of { "0000000000000000ffff00009300", "f5d7000f5d70ffffffff008f9300" }
CS one of { "0000000000000000ffff00009e00", "c980000c9800ffffffff008f9b00" }
SS one of { "0000000000000000ffff00009300", "000000000000ffffffff008f9300" }
DS one of { "0000000000000000ffff00009300", "c980000c9800ffffffff008f9300" }
GDT one of { "0000000000000000", "0000910800000027" }
IDT == "00000000000003ff"
CR0 == 16
CCS one of { 16, 68 }
CCD one of { 0, 16 }
===========================================================================
..incw():::ENTER;condition="not(D_EFL_6==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SS == FS
EAX >= 0
ECX one of { 0, 980, 133866768 }
CPL == 0
II == 0
A20 == 1
SS one of { "0000000000000000ffff00009300", "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR > EIP
EAX != EBX
EBX != ECX
ECX % EBX == 0
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= EFL_9
II <= CR0_0
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= CR0_0
ES != CS
ES >= SS
ES > LDT
ES > TR
CS != SS
CS != DS
CS != GS
CS > LDT
CS > TR
SS <= DS
SS <= GS
SS > LDT
SS > TR
DS > LDT
DS > TR
GS > LDT
GS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_6
EFL_2 >= CR0_0
EFL_4 >= CR0_0
EFL_6 <= EFL_9
===========================================================================
..incw():::EXIT
EBX == orig(EBX)
ECX == orig(ECX)
EDX == orig(EDX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_8)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == orig(ES)
CS == orig(CS)
SS == FS
SS == orig(SS)
SS == orig(FS)
DS == orig(DS)
GS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == orig(EFL_2)
EFL_4 == orig(EFL_4)
EFL_6 == orig(EFL_6)
EFL_9 == orig(EFL_9)
CR0_0 == orig(CR0_0)
(EFL_6 == 0)  <==>  (II == EFL_6)
(EFL_6 == 0)  ==>  (CR0 one of { 16, 17 })
(EFL_6 == 0)  ==>  (CR0_0 one of { 0, 1 })
(EFL_6 == 0)  ==>  (CS one of { "000800000000ffffffff00cf9b00", "c000000c00000000ffff00009b00", "c980000c9800ffffffff008f9b00" })
(EFL_6 == 0)  ==>  (DS one of { "001000000000ffffffff00cf9300", "c980000c9800ffffffff008f9300", "eb34000eb3400000ffff00009300" })
(EFL_6 == 0)  ==>  (ECX one of { 0, 980, 133866768 })
(EFL_6 == 0)  ==>  (EFL_2 one of { 0, 1 })
(EFL_6 == 0)  ==>  (EFL_4 one of { 0, 1 })
(EFL_6 == 0)  ==>  (EFL_9 one of { 0, 1 })
(EFL_6 == 0)  ==>  (GDT one of { "0000000000000000", "000f5e8000000037" })
(EFL_6 == 0)  ==>  (IDT one of { "00000000000003ff", "000f5ebe00000000" })
(EFL_6 == 0)  ==>  (SS one of { "0000000000000000ffff00009300", "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" })
(EFL_6 == 1)  <==>  (A20 == EFL_6)
(EFL_6 == 1)  ==>  (A20 == EFL_2)
(EFL_6 == 1)  ==>  (A20 == EFL_9)
(EFL_6 == 1)  ==>  (ADDR one of { 35689, 825725 })
(EFL_6 == 1)  ==>  (CCD one of { 0, 16 })
(EFL_6 == 1)  ==>  (CCS one of { 16, 68 })
(EFL_6 == 1)  ==>  (CR0 == 16)
(EFL_6 == 1)  ==>  (CR0_0 == 0)
(EFL_6 == 1)  ==>  (CS one of { "0000000000000000ffff00009e00", "c980000c9800ffffffff008f9b00" })
(EFL_6 == 1)  ==>  (DS == GS)
(EFL_6 == 1)  ==>  (DS one of { "0000000000000000ffff00009300", "c980000c9800ffffffff008f9300" })
(EFL_6 == 1)  ==>  (EAX == 0)
(EFL_6 == 1)  ==>  (EAX == ECX)
(EFL_6 == 1)  ==>  (EAX == orig(EAX))
(EFL_6 == 1)  ==>  (EBX one of { 1, 62935 })
(EFL_6 == 1)  ==>  (ECX == 0)
(EFL_6 == 1)  ==>  (EDX one of { 0, 1 })
(EFL_6 == 1)  ==>  (EFL == 582)
(EFL_6 == 1)  ==>  (EFL_2 == 1)
(EFL_6 == 1)  ==>  (EFL_4 == 0)
(EFL_6 == 1)  ==>  (EFL_9 == 1)
(EFL_6 == 1)  ==>  (EIP one of { 375, 35681 })
(EFL_6 == 1)  ==>  (ES one of { "0000000000000000ffff00009300", "f5d7000f5d70ffffffff008f9300" })
(EFL_6 == 1)  ==>  (GDT one of { "0000000000000000", "0000910800000027" })
(EFL_6 == 1)  ==>  (GS one of { "0000000000000000ffff00009300", "c980000c9800ffffffff008f9300" })
(EFL_6 == 1)  ==>  (IDT == "00000000000003ff")
(EFL_6 == 1)  ==>  (II == CR0_0)
(EFL_6 == 1)  ==>  (II == EFL_4)
(EFL_6 == 1)  ==>  (SS one of { "0000000000000000ffff00009300", "000000000000ffffffff008f9300" })
(EFL_6 == 1)  ==>  (orig(ADDR) one of { 35688, 825724 })
(EFL_6 == 1)  ==>  (orig(EAX) == 0)
ECX one of { 0, 980, 133866768 }
CPL == 0
II == 0
A20 == 1
SS one of { "0000000000000000ffff00009300", "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR > EIP
ADDR > orig(ADDR)
EAX != EBX
EAX <= orig(EAX)
EBX != ECX
ECX % EBX == 0
EBX != orig(EAX)
EIP < orig(ADDR)
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= EFL_9
II <= CR0_0
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= CR0_0
ES != CS
ES >= SS
ES > LDT
ES > TR
CS != SS
CS != DS
CS != GS
CS > LDT
CS > TR
SS <= DS
SS <= GS
SS > LDT
SS > TR
DS > LDT
DS > TR
GS > LDT
GS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_6
EFL_2 >= CR0_0
EFL_4 >= CR0_0
EFL_6 <= EFL_9
===========================================================================
..incw():::EXIT;condition="EFL_6==0"
II == EFL_6
II == orig(EFL_6)
CS one of { "000800000000ffffffff00cf9b00", "c000000c00000000ffff00009b00", "c980000c9800ffffffff008f9b00" }
DS one of { "001000000000ffffffff00cf9300", "c980000c9800ffffffff008f9300", "eb34000eb3400000ffff00009300" }
GDT one of { "0000000000000000", "000f5e8000000037" }
===========================================================================
..incw():::EXIT;condition="not(EFL_6==0)"
EAX == ECX
EAX == orig(EAX)
EAX == orig(ECX)
II == EFL_4
II == CR0_0
II == orig(EFL_4)
II == orig(CR0_0)
A20 == EFL_2
A20 == EFL_6
A20 == EFL_9
A20 == orig(EFL_2)
A20 == orig(EFL_6)
A20 == orig(EFL_9)
DS == GS
DS == orig(GS)
ADDR one of { 35689, 825725 }
EAX == 0
EBX one of { 1, 62935 }
EDX one of { 0, 1 }
EIP one of { 375, 35681 }
EFL == 582
ES one of { "0000000000000000ffff00009300", "f5d7000f5d70ffffffff008f9300" }
CS one of { "0000000000000000ffff00009e00", "c980000c9800ffffffff008f9b00" }
SS one of { "0000000000000000ffff00009300", "000000000000ffffffff008f9300" }
DS one of { "0000000000000000ffff00009300", "c980000c9800ffffffff008f9300" }
GDT one of { "0000000000000000", "0000910800000027" }
IDT == "00000000000003ff"
CR0 == 16
CCS one of { 16, 68 }
CCD one of { 0, 16 }
===========================================================================
..incw():::EXIT;condition="not(D_EFL_6==0)"
EBX == orig(EBX)
ECX == orig(ECX)
EDX == orig(EDX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_8)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == orig(ES)
CS == orig(CS)
SS == FS
SS == orig(SS)
SS == orig(FS)
DS == orig(DS)
GS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == orig(EFL_2)
EFL_4 == orig(EFL_4)
EFL_6 == orig(EFL_6)
EFL_9 == orig(EFL_9)
CR0_0 == orig(CR0_0)
ECX one of { 0, 980, 133866768 }
CPL == 0
II == 0
A20 == 1
SS one of { "0000000000000000ffff00009300", "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR > EIP
ADDR > orig(ADDR)
EAX != EBX
EAX <= orig(EAX)
EBX != ECX
ECX % EBX == 0
EBX != orig(EAX)
EIP < orig(ADDR)
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= EFL_9
II <= CR0_0
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= CR0_0
ES != CS
ES >= SS
ES > LDT
ES > TR
CS != SS
CS != DS
CS != GS
CS > LDT
CS > TR
SS <= DS
SS <= GS
SS > LDT
SS > TR
DS > LDT
DS > TR
GS > LDT
GS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_6
EFL_2 >= CR0_0
EFL_4 >= CR0_0
EFL_6 <= EFL_9
===========================================================================
..inl():::ENTER
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_4
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SS == DS
FS == GS
EFL_2 == EFL_6
(EFL == 2)  <==>  (EFL_2 == 0)
(EFL == 2)  <==>  (II == EFL_2)
(EFL == 2)  ==>  (CR0 one of { 16, 17 })
(EFL == 2)  ==>  (CR0_0 one of { 0, 1 })
(EFL == 2)  ==>  (CS one of { "000800000000ffffffff00cf9b00", "c000000c0000ffffffff008f9b00", "f000000f00000000ffff00009b00" })
(EFL == 2)  ==>  (EDX one of { -1, 1544, 722440 })
(EFL == 2)  ==>  (ES one of { "001000000000ffffffff00cf9300", "c000000c0000ffffffff008f9300", "dc00000dc0000000ffff00009300" })
(EFL == 2)  ==>  (FS one of { "0000000000000000ffff00009300", "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" })
(EFL == 2)  ==>  (GDT one of { "0000000000000000", "000f5e8000000037" })
(EFL == 2)  ==>  (IDT one of { "00000000000003ff", "000f5ebe00000000" })
(EFL == 2)  ==>  (SS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300", "dc00000dc0000000ffff00009300" })
(EFL == 70)  <==>  (A20 == EFL_2)
(EFL == 70)  <==>  (CCD == 0)
(EFL == 70)  <==>  (EFL_2 == 1)
(EFL == 70)  ==>  (A20 == CR0_0)
(EFL == 70)  ==>  (ADDR one of { 966713, 133916332, 4294885433L })
(EFL == 70)  ==>  (CR0 == 17)
(EFL == 70)  ==>  (CR0_0 == 1)
(EFL == 70)  ==>  (CS == "000800000000ffffffff00cf9b00")
(EFL == 70)  ==>  (EAX == EDX)
(EFL == 70)  ==>  (EBX one of { 0, 4291946877L })
(EFL == 70)  ==>  (ECX one of { -1, 4294967263L })
(EFL == 70)  ==>  (EDX == -1)
(EFL == 70)  ==>  (ES == "001000000000ffffffff00cf9300")
(EFL == 70)  ==>  (ES == FS)
(EFL == 70)  ==>  (ES == SS)
(EFL == 70)  ==>  (FS == "001000000000ffffffff00cf9300")
(EFL == 70)  ==>  (GDT == "000f5e8000000037")
(EFL == 70)  ==>  (IDT == "000f5ebe00000000")
(EFL == 70)  ==>  (SS == "001000000000ffffffff00cf9300")
EAX == -1
EBX >= 0
ECX >= -1
EDX one of { -1, 1544, 722440 }
EFL one of { 2, 70 }
CPL == 0
II == 0
A20 == 1
ES one of { "001000000000ffffffff00cf9300", "c000000c0000ffffffff008f9300", "dc00000dc0000000ffff00009300" }
CS one of { "000800000000ffffffff00cf9b00", "c000000c0000ffffffff008f9b00", "f000000f00000000ffff00009b00" }
SS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300", "dc00000dc0000000ffff00009300" }
FS one of { "0000000000000000ffff00009300", "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
EAX < EBX
EAX <= ECX
EAX <= EDX
EBX != ECX
EBX > EDX
II <= EFL_2
II <= CR0_0
A20 >= EFL_2
A20 >= CR0_0
ES != CS
ES >= SS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != FS
CS > LDT
CS > TR
SS >= FS
SS > LDT
SS > TR
FS > LDT
FS > TR
LDT < TR
GDT < IDT
EFL_2 <= CR0_0
===========================================================================
..inl():::ENTER;condition="EFL_6==0"
II == EFL_2
II == EFL_6
EFL == 2
===========================================================================
..inl():::ENTER;condition="not(EFL_6==0)"
EAX == EDX
A20 == EFL_2
A20 == EFL_6
A20 == CR0_0
ES == SS
ES == DS
ES == FS
ES == GS
ADDR one of { 966713, 133916332, 4294885433L }
EBX one of { 0, 4291946877L }
ECX one of { -1, 4294967263L }
EFL == 70
ES == "001000000000ffffffff00cf9300"
CS == "000800000000ffffffff00cf9b00"
GDT == "000f5e8000000037"
IDT == "000f5ebe00000000"
CR0 == 17
CCD == 0
===========================================================================
..inl():::ENTER;condition="not(D_EFL_6==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_4
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SS == DS
FS == GS
EFL_2 == EFL_6
EAX == -1
EBX >= 0
ECX >= -1
EDX one of { -1, 1544, 722440 }
EFL one of { 2, 70 }
CPL == 0
II == 0
A20 == 1
ES one of { "001000000000ffffffff00cf9300", "c000000c0000ffffffff008f9300", "dc00000dc0000000ffff00009300" }
CS one of { "000800000000ffffffff00cf9b00", "c000000c0000ffffffff008f9b00", "f000000f00000000ffff00009b00" }
SS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300", "dc00000dc0000000ffff00009300" }
FS one of { "0000000000000000ffff00009300", "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
EAX < EBX
EAX <= ECX
EAX <= EDX
EBX != ECX
EBX > EDX
II <= EFL_2
II <= CR0_0
A20 >= EFL_2
A20 >= CR0_0
ES != CS
ES >= SS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != FS
CS > LDT
CS > TR
SS >= FS
SS > LDT
SS > TR
FS > LDT
FS > TR
LDT < TR
GDT < IDT
EFL_2 <= CR0_0
===========================================================================
..inl():::EXIT
EAX == orig(EAX)
EBX == orig(EBX)
ECX == orig(ECX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_4
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_4)
II == orig(EFL_8)
II == orig(EFL_9)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == orig(ES)
CS == orig(CS)
SS == DS
SS == orig(SS)
SS == orig(DS)
FS == GS
FS == orig(FS)
FS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == EFL_6
EFL_2 == orig(EFL_2)
EFL_2 == orig(EFL_6)
CR0_0 == orig(CR0_0)
(EFL == 2)  <==>  (EFL_2 == 0)
(EFL == 2)  <==>  (II == EFL_2)
(EFL == 2)  ==>  (CR0 one of { 16, 17 })
(EFL == 2)  ==>  (CR0_0 one of { 0, 1 })
(EFL == 2)  ==>  (CS one of { "000800000000ffffffff00cf9b00", "c000000c0000ffffffff008f9b00", "f000000f00000000ffff00009b00" })
(EFL == 2)  ==>  (EDX one of { -1, 722440 })
(EFL == 2)  ==>  (ES one of { "001000000000ffffffff00cf9300", "c000000c0000ffffffff008f9300", "dc00000dc0000000ffff00009300" })
(EFL == 2)  ==>  (FS one of { "0000000000000000ffff00009300", "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" })
(EFL == 2)  ==>  (GDT one of { "0000000000000000", "000f5e8000000037" })
(EFL == 2)  ==>  (IDT one of { "00000000000003ff", "000f5ebe00000000" })
(EFL == 2)  ==>  (SS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300", "dc00000dc0000000ffff00009300" })
(EFL == 2)  ==>  (orig(EDX) one of { -1, 1544, 722440 })
(EFL == 70)  <==>  (A20 == EFL_2)
(EFL == 70)  <==>  (CCD == 0)
(EFL == 70)  <==>  (EFL_2 == 1)
(EFL == 70)  ==>  (A20 == CR0_0)
(EFL == 70)  ==>  (ADDR one of { 966714, 133916333, 4294885434L })
(EFL == 70)  ==>  (CR0 == 17)
(EFL == 70)  ==>  (CR0_0 == 1)
(EFL == 70)  ==>  (CS == "000800000000ffffffff00cf9b00")
(EFL == 70)  ==>  (EAX == EDX)
(EFL == 70)  ==>  (EAX == orig(EDX))
(EFL == 70)  ==>  (EBX one of { 0, 4291946877L })
(EFL == 70)  ==>  (ECX one of { -1, 4294967263L })
(EFL == 70)  ==>  (EDX == -1)
(EFL == 70)  ==>  (ES == "001000000000ffffffff00cf9300")
(EFL == 70)  ==>  (ES == FS)
(EFL == 70)  ==>  (ES == SS)
(EFL == 70)  ==>  (FS == "001000000000ffffffff00cf9300")
(EFL == 70)  ==>  (GDT == "000f5e8000000037")
(EFL == 70)  ==>  (IDT == "000f5ebe00000000")
(EFL == 70)  ==>  (SS == "001000000000ffffffff00cf9300")
(EFL == 70)  ==>  (orig(ADDR) one of { 966713, 133916332, 4294885433L })
(EFL == 70)  ==>  (orig(EDX) == -1)
EAX == -1
EBX >= 0
ECX >= -1
EDX one of { -1, 722440 }
EFL one of { 2, 70 }
CPL == 0
II == 0
A20 == 1
ES one of { "001000000000ffffffff00cf9300", "c000000c0000ffffffff008f9300", "dc00000dc0000000ffff00009300" }
CS one of { "000800000000ffffffff00cf9b00", "c000000c0000ffffffff008f9b00", "f000000f00000000ffff00009b00" }
SS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300", "dc00000dc0000000ffff00009300" }
FS one of { "0000000000000000ffff00009300", "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
ADDR > orig(ADDR)
EAX < EBX
EAX <= ECX
EAX <= EDX
EAX <= orig(EDX)
EBX != ECX
EBX > EDX
EBX > orig(EDX)
EDX <= orig(EDX)
orig(EDX) % EDX == 0
EIP != orig(ADDR)
II <= EFL_2
II <= CR0_0
A20 >= EFL_2
A20 >= CR0_0
ES != CS
ES >= SS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != FS
CS > LDT
CS > TR
SS >= FS
SS > LDT
SS > TR
FS > LDT
FS > TR
LDT < TR
GDT < IDT
EFL_2 <= CR0_0
===========================================================================
..inl():::EXIT;condition="EFL_6==0"
II == EFL_2
II == EFL_6
II == orig(EFL_2)
II == orig(EFL_6)
EFL == 2
===========================================================================
..inl():::EXIT;condition="not(EFL_6==0)"
EAX == EDX
EAX == orig(EDX)
A20 == EFL_2
A20 == EFL_6
A20 == CR0_0
A20 == orig(EFL_2)
A20 == orig(EFL_6)
A20 == orig(CR0_0)
ES == SS
ES == DS
ES == FS
ES == GS
ES == orig(SS)
ES == orig(DS)
ES == orig(FS)
ES == orig(GS)
ADDR one of { 966714, 133916333, 4294885434L }
EBX one of { 0, 4291946877L }
ECX one of { -1, 4294967263L }
EFL == 70
ES == "001000000000ffffffff00cf9300"
CS == "000800000000ffffffff00cf9b00"
GDT == "000f5e8000000037"
IDT == "000f5ebe00000000"
CR0 == 17
CCD == 0
===========================================================================
..inl():::EXIT;condition="not(D_EFL_6==0)"
EAX == orig(EAX)
EBX == orig(EBX)
ECX == orig(ECX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_4
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_4)
II == orig(EFL_8)
II == orig(EFL_9)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == orig(ES)
CS == orig(CS)
SS == DS
SS == orig(SS)
SS == orig(DS)
FS == GS
FS == orig(FS)
FS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == EFL_6
EFL_2 == orig(EFL_2)
EFL_2 == orig(EFL_6)
CR0_0 == orig(CR0_0)
EAX == -1
EBX >= 0
ECX >= -1
EDX one of { -1, 722440 }
EFL one of { 2, 70 }
CPL == 0
II == 0
A20 == 1
ES one of { "001000000000ffffffff00cf9300", "c000000c0000ffffffff008f9300", "dc00000dc0000000ffff00009300" }
CS one of { "000800000000ffffffff00cf9b00", "c000000c0000ffffffff008f9b00", "f000000f00000000ffff00009b00" }
SS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300", "dc00000dc0000000ffff00009300" }
FS one of { "0000000000000000ffff00009300", "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
ADDR > orig(ADDR)
EAX < EBX
EAX <= ECX
EAX <= EDX
EAX <= orig(EDX)
EBX != ECX
EBX > EDX
EBX > orig(EDX)
EDX <= orig(EDX)
orig(EDX) % EDX == 0
EIP != orig(ADDR)
II <= EFL_2
II <= CR0_0
A20 >= EFL_2
A20 >= CR0_0
ES != CS
ES >= SS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != FS
CS > LDT
CS > TR
SS >= FS
SS > LDT
SS > TR
FS > LDT
FS > TR
LDT < TR
GDT < IDT
EFL_2 <= CR0_0
===========================================================================
..insb():::ENTER
ECX == EDX
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_4
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == CR0_0
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
ES == SS
ES == DS
ES == FS
ES == GS
EFL_2 == EFL_6
ADDR == 974051
EAX one of { -1, 28356 }
EBX == 85
ECX one of { -1, 4 }
EIP one of { 974022, 974041 }
EFL one of { 2, 70 }
CPL == 0
II == 0
A20 == 1
ES == "001000000000ffffffff00cf9300"
CS == "000800000000ffffffff00cf9b00"
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "000f5e8000000037"
IDT == "000f5ebe00000000"
CR0 == 17
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS == 0
CCD one of { 0, 4 }
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
===========================================================================
..insb():::ENTER;condition="not(EFL_6==0)"
===========================================================================
..insb():::ENTER;condition="not(D_EFL_6==0)"
ECX == EDX
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_4
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == CR0_0
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
ES == SS
ES == DS
ES == FS
ES == GS
EFL_2 == EFL_6
ADDR == 974051
EAX one of { -1, 28356 }
EBX == 85
ECX one of { -1, 4 }
EIP one of { 974022, 974041 }
EFL one of { 2, 70 }
CPL == 0
II == 0
A20 == 1
ES == "001000000000ffffffff00cf9300"
CS == "000800000000ffffffff00cf9b00"
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "000f5e8000000037"
IDT == "000f5ebe00000000"
CR0 == 17
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS == 0
CCD one of { 0, 4 }
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
===========================================================================
..insb():::EXIT
EBX == orig(EBX)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_4
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_4)
II == orig(EFL_8)
II == orig(EFL_9)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == EFL_2
A20 == EFL_6
A20 == CR0_0
A20 == D_EFL_1
A20 == D_EFL_4
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(CR0_0)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == SS
ES == DS
ES == FS
ES == GS
ES == orig(ES)
ES == orig(SS)
ES == orig(DS)
ES == orig(FS)
ES == orig(GS)
CS == orig(CS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CC0 == orig(CC0)
EFER == orig(EFER)
D_EFL_2 == D_EFL_6
ADDR one of { 974051, 974053 }
EAX == 28356
EBX == 85
ECX one of { 2, 4 }
EDX one of { 4, 1297 }
EIP one of { 974041, 974051 }
EFL == 70
CPL == 0
II == 0
A20 == 1
ES == "001000000000ffffffff00cf9300"
CS == "000800000000ffffffff00cf9b00"
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "000f5e8000000037"
IDT == "000f5ebe00000000"
CR0 == 17
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS == 0
CCD == 0
CC0 == 0
EFER == 0
D_EFL_2 one of { 1, 2 }
===========================================================================
..insb():::EXIT;condition="not(EFL_6==0)"
===========================================================================
..insb():::EXIT;condition="not(D_EFL_6==0)"
EBX == orig(EBX)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_4
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_4)
II == orig(EFL_8)
II == orig(EFL_9)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == EFL_2
A20 == EFL_6
A20 == CR0_0
A20 == D_EFL_1
A20 == D_EFL_4
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(CR0_0)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == SS
ES == DS
ES == FS
ES == GS
ES == orig(ES)
ES == orig(SS)
ES == orig(DS)
ES == orig(FS)
ES == orig(GS)
CS == orig(CS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CC0 == orig(CC0)
EFER == orig(EFER)
D_EFL_2 == D_EFL_6
ADDR one of { 974051, 974053 }
EAX == 28356
EBX == 85
ECX one of { 2, 4 }
EDX one of { 4, 1297 }
EIP one of { 974041, 974051 }
EFL == 70
CPL == 0
II == 0
A20 == 1
ES == "001000000000ffffffff00cf9300"
CS == "000800000000ffffffff00cf9b00"
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "000f5e8000000037"
IDT == "000f5ebe00000000"
CR0 == 17
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS == 0
CCD == 0
CC0 == 0
EFER == 0
D_EFL_2 one of { 1, 2 }
===========================================================================
..insl():::ENTER
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_4
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == EFL_2
A20 == EFL_6
A20 == CR0_0
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
ES == SS
ES == DS
ES == FS
ES == GS
(EAX == -1)  <==>  (EAX == EBX)
(EAX == -1)  <==>  (EAX == ECX)
(EAX == -1)  <==>  (EAX == EDX)
(EAX == -1)  <==>  (EBX == -1)
(EAX == -1)  <==>  (ECX == -1)
(EAX == -1)  <==>  (EDX == -1)
(EAX == -1)  <==>  (EIP == 133883363)
(EAX == 133856572)  <==>  (EBX == 133825526)
(EAX == 133856572)  <==>  (ECX == 0)
(EAX == 133856572)  <==>  (EDX == 512)
(EAX == 133856572)  <==>  (EIP == 975939)
ADDR == 976016
EAX one of { -1, 133856572 }
EBX one of { -1, 133825526 }
ECX one of { -1, 0 }
EDX one of { -1, 512 }
EIP one of { 975939, 133883363 }
EFL == 70
CPL == 0
II == 0
A20 == 1
ES == "001000000000ffffffff00cf9300"
CS == "000800000000ffffffff00cf9b00"
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "000f5e8000000037"
IDT == "000f5ebe00000000"
CR0 == 17
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS == 0
CCD == 0
CC0 == 0
EFER == 0
===========================================================================
..insl():::ENTER;condition="EFL_6==0"
EAX == 133856572
EBX == 133825526
ECX == 0
EDX == 512
EIP == 975939
===========================================================================
..insl():::ENTER;condition="not(EFL_6==0)"
EAX == EBX
EAX == ECX
EAX == EDX
EAX == -1
EIP == 133883363
===========================================================================
..insl():::ENTER;condition="D_EFL_6==0"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_4
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == EFL_2
A20 == EFL_6
A20 == CR0_0
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
ES == SS
ES == DS
ES == FS
ES == GS
ADDR == 976016
EAX == 133856572
EBX == 133825526
ECX == 0
EDX == 512
EIP == 975939
EFL == 70
CPL == 0
II == 0
A20 == 1
ES == "001000000000ffffffff00cf9300"
CS == "000800000000ffffffff00cf9b00"
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "000f5e8000000037"
IDT == "000f5ebe00000000"
CR0 == 17
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS == 0
CCD == 0
CC0 == 0
EFER == 0
===========================================================================
..insl():::ENTER;condition="not(D_EFL_6==0)"
EAX == EBX
EAX == ECX
EAX == EDX
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_4
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == EFL_2
A20 == EFL_6
A20 == CR0_0
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
ES == SS
ES == DS
ES == FS
ES == GS
ADDR == 976016
EAX == -1
EIP == 133883363
EFL == 70
CPL == 0
II == 0
A20 == 1
ES == "001000000000ffffffff00cf9300"
CS == "000800000000ffffffff00cf9b00"
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "000f5e8000000037"
IDT == "000f5ebe00000000"
CR0 == 17
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS == 0
CCD == 0
CC0 == 0
EFER == 0
===========================================================================
..insl():::EXIT
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_4
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_4)
II == orig(EFL_8)
II == orig(EFL_9)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == EFL_2
A20 == CR0_0
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(EFL_2)
A20 == orig(EFL_6)
A20 == orig(CR0_0)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == SS
ES == DS
ES == FS
ES == GS
ES == orig(ES)
ES == orig(SS)
ES == orig(DS)
ES == orig(FS)
ES == orig(GS)
CS == orig(CS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_6 == D_EFL_6
(ADDR == 976016)  <==>  (A20 == EFL_6)
(ADDR == 976016)  <==>  (ADDR == orig(ADDR))
(ADDR == 976016)  <==>  (CCD == 0)
(ADDR == 976016)  <==>  (CCD == orig(CCD))
(ADDR == 976016)  <==>  (CCS == 0)
(ADDR == 976016)  <==>  (CCS == orig(CCS))
(ADDR == 976016)  <==>  (EAX == 133856572)
(ADDR == 976016)  <==>  (EBX == 133825526)
(ADDR == 976016)  <==>  (ECX == 0)
(ADDR == 976016)  <==>  (EDX == 512)
(ADDR == 976016)  <==>  (EFL == 70)
(ADDR == 976016)  <==>  (EFL == orig(EFL))
(ADDR == 976016)  <==>  (EFL_6 == 1)
(ADDR == 976016)  <==>  (EIP == 975939)
(ADDR == 976016)  <==>  (orig(EAX) == -1)
(ADDR == 976016)  <==>  (orig(EAX) == orig(EBX))
(ADDR == 976016)  <==>  (orig(EAX) == orig(ECX))
(ADDR == 976016)  <==>  (orig(EAX) == orig(EDX))
(ADDR == 976016)  <==>  (orig(EBX) == -1)
(ADDR == 976016)  <==>  (orig(ECX) == -1)
(ADDR == 976016)  <==>  (orig(EDX) == -1)
(ADDR == 976016)  <==>  (orig(EIP) == 133883363)
(ADDR == 976019)  <==>  (CCD == 133856524)
(ADDR == 976019)  <==>  (CCS == 16)
(ADDR == 976019)  <==>  (EAX == 496)
(ADDR == 976019)  <==>  (EBX == 133856572)
(ADDR == 976019)  <==>  (EBX == orig(EAX))
(ADDR == 976019)  <==>  (ECX == 254)
(ADDR == 976019)  <==>  (EDX == 66454000)
(ADDR == 976019)  <==>  (EFL == 6)
(ADDR == 976019)  <==>  (EFL_6 == 0)
(ADDR == 976019)  <==>  (EIP == 976016)
(ADDR == 976019)  <==>  (EIP == orig(ADDR))
(ADDR == 976019)  <==>  (II == EFL_6)
(ADDR == 976019)  <==>  (orig(EAX) == 133856572)
(ADDR == 976019)  <==>  (orig(EBX) == 133825526)
(ADDR == 976019)  <==>  (orig(ECX) == 0)
(ADDR == 976019)  <==>  (orig(EDX) == 512)
(ADDR == 976019)  <==>  (orig(EIP) == 975939)
ADDR one of { 976016, 976019 }
EAX one of { 496, 133856572 }
EBX one of { 133825526, 133856572 }
ECX one of { 0, 254 }
EDX one of { 512, 66454000 }
EIP one of { 975939, 976016 }
EFL one of { 6, 70 }
CPL == 0
II == 0
A20 == 1
ES == "001000000000ffffffff00cf9300"
CS == "000800000000ffffffff00cf9b00"
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "000f5e8000000037"
IDT == "000f5ebe00000000"
CR0 == 17
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS one of { 0, 16 }
CCD one of { 0, 133856524 }
CC0 == 0
EFER == 0
EFL_6 one of { 0, 1 }
===========================================================================
..insl():::EXIT;condition="EFL_6==0"
EBX == orig(EAX)
EIP == orig(ADDR)
II == EFL_6
II == D_EFL_6
ADDR == 976019
EAX == 496
EBX == 133856572
ECX == 254
EDX == 66454000
EIP == 976016
EFL == 6
CCS == 16
CCD == 133856524
===========================================================================
..insl():::EXIT;condition="not(EFL_6==0)"
ADDR == orig(ADDR)
EFL == orig(EFL)
A20 == EFL_6
A20 == D_EFL_6
CCS == orig(CCS)
CCD == orig(CCD)
ADDR == 976016
EAX == 133856572
EBX == 133825526
ECX == 0
EDX == 512
EIP == 975939
EFL == 70
CCS == 0
CCD == 0
===========================================================================
..insl():::EXIT;condition="D_EFL_6==0"
EBX == orig(EAX)
EIP == orig(ADDR)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_4
II == EFL_6
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == D_EFL_6
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_4)
II == orig(EFL_8)
II == orig(EFL_9)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == EFL_2
A20 == CR0_0
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(EFL_2)
A20 == orig(EFL_6)
A20 == orig(CR0_0)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == SS
ES == DS
ES == FS
ES == GS
ES == orig(ES)
ES == orig(SS)
ES == orig(DS)
ES == orig(FS)
ES == orig(GS)
CS == orig(CS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CC0 == orig(CC0)
EFER == orig(EFER)
ADDR == 976019
EAX == 496
EBX == 133856572
ECX == 254
EDX == 66454000
EIP == 976016
EFL == 6
CPL == 0
II == 0
A20 == 1
ES == "001000000000ffffffff00cf9300"
CS == "000800000000ffffffff00cf9b00"
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "000f5e8000000037"
IDT == "000f5ebe00000000"
CR0 == 17
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS == 16
CCD == 133856524
CC0 == 0
EFER == 0
===========================================================================
..insl():::EXIT;condition="not(D_EFL_6==0)"
ADDR == orig(ADDR)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_4
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_4)
II == orig(EFL_8)
II == orig(EFL_9)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == EFL_2
A20 == EFL_6
A20 == CR0_0
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(EFL_2)
A20 == orig(EFL_6)
A20 == orig(CR0_0)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == SS
ES == DS
ES == FS
ES == GS
ES == orig(ES)
ES == orig(SS)
ES == orig(DS)
ES == orig(FS)
ES == orig(GS)
CS == orig(CS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
ADDR == 976016
EAX == 133856572
EBX == 133825526
ECX == 0
EDX == 512
EIP == 975939
EFL == 70
CPL == 0
II == 0
A20 == 1
ES == "001000000000ffffffff00cf9300"
CS == "000800000000ffffffff00cf9b00"
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "000f5e8000000037"
IDT == "000f5ebe00000000"
CR0 == 17
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS == 0
CCD == 0
CC0 == 0
EFER == 0
===========================================================================
..int():::ENTER
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SMM == HLT
SMM == EFL_8
SMM == EFL_11
SMM == EFL_13
SMM == CR0_0
SMM == CR0_1
SMM == CR0_2
SMM == CR0_3
SMM == CR0_5
SMM == CR0_7
SMM == CR0_18
SMM == CR0_20
SMM == CR4_6
SMM == CR4_8
SMM == CR4_9
SMM == CR4_11
SMM == CR4_12
SS == FS
EAX >= -1
EBX >= -1
EFL >= 2
CPL == 0
II one of { 0, 1 }
A20 == 1
SMM == 0
SS one of { "0000000000000000ffff00009300", "000000000000ffffffff00809300", "000000000000ffffffff008f9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027", "000f5e8000000037" }
IDT == "00000000000003ff"
CR0 == 16
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
ADDR != EIP
II <= A20
II >= SMM
II <= EFL_2
II <= EFL_6
II <= EFL_9
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
SMM <= EFL_2
SMM <= EFL_4
SMM <= EFL_6
SMM <= EFL_9
ES != CS
ES >= SS
ES > LDT
ES > TR
CS > SS
CS != DS
CS != GS
CS > LDT
CS > TR
SS <= DS
SS <= GS
SS > LDT
SS > TR
DS > LDT
DS > TR
GS > LDT
GS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_6
EFL_4 <= EFL_9
===========================================================================
..int():::ENTER;condition="EFL_6==0"
===========================================================================
..int():::ENTER;condition="not(EFL_6==0)"
II == SMM
II == HLT
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_0
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_9
DS == GS
EFL_2 == EFL_6
EBX one of { -1, 1, 7 }
EFL one of { 514, 530, 582 }
II == 0
ES one of { "0000000000000000ffff00009300", "0800000080000000ffff00009300", "c980000c9800ffffffff00809300" }
CS one of { "0000000000000000ffff00009b00", "0000000000000000ffff00009e00", "c980000c9800ffffffff00809b00" }
SS one of { "0000000000000000ffff00009300", "000000000000ffffffff00809300" }
DS one of { "0000000000000000ffff00009300", "c980000c9800ffffffff00809300" }
GDT one of { "0000000000000000", "0000910800000027" }
===========================================================================
..int():::ENTER;condition="D_EFL_6==0"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
A20 == EFL_1
A20 == EFL_2
A20 == EFL_6
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SMM == HLT
SMM == EFL_4
SMM == EFL_8
SMM == EFL_11
SMM == EFL_13
SMM == CR0_0
SMM == CR0_1
SMM == CR0_2
SMM == CR0_3
SMM == CR0_5
SMM == CR0_7
SMM == CR0_18
SMM == CR0_20
SMM == CR4_6
SMM == CR4_8
SMM == CR4_9
SMM == CR4_11
SMM == CR4_12
SS == FS
EDX >= 0
EFL one of { 70, 582 }
CPL == 0
II one of { 0, 1 }
A20 == 1
SMM == 0
SS one of { "0000000000000000ffff00009300", "000000000000ffffffff00809300", "000000000000ffffffff008f9300" }
GS one of { "0000000000000000ffff00009300", "000000000000ffffffff008f9300", "c980000c9800ffffffff00809300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027" }
IDT == "00000000000003ff"
CR0 == 16
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_9 one of { 0, 1 }
ADDR != EIP
II <= A20
II >= SMM
II <= EFL_9
A20 >= EFL_9
SMM <= EFL_9
ES != CS
ES >= SS
ES >= GS
ES > LDT
ES > TR
CS > SS
CS != DS
CS > GS
CS > LDT
CS > TR
SS <= DS
SS <= GS
SS > LDT
SS > TR
DS >= GS
DS > LDT
DS > TR
GS > LDT
GS > TR
LDT < TR
GDT != IDT
===========================================================================
..int():::ENTER;condition="not(D_EFL_6==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_0
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SS == FS
EBX >= -1
ECX >= 0
EFL >= 2
CPL == 0
II == 0
A20 == 1
SS one of { "0000000000000000ffff00009300", "000000000000ffffffff00809300", "000000000000ffffffff008f9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027", "000f5e8000000037" }
IDT == "00000000000003ff"
CR0 == 16
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
ADDR != EIP
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= EFL_9
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
ES != CS
ES >= SS
ES > LDT
ES > TR
CS > SS
CS != DS
CS != GS
CS > LDT
CS > TR
SS <= DS
SS <= GS
SS > LDT
SS > TR
DS > LDT
DS > TR
GS > LDT
GS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_6
EFL_4 <= EFL_9
EFL_6 <= EFL_9
===========================================================================
..int():::EXIT
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_8
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
SMM == HLT
SMM == EFL_8
SMM == EFL_11
SMM == EFL_13
SMM == CR0_0
SMM == CR0_1
SMM == CR0_2
SMM == CR0_3
SMM == CR0_5
SMM == CR0_7
SMM == CR0_18
SMM == CR0_20
SMM == CR4_6
SMM == CR4_8
SMM == CR4_9
SMM == CR4_11
SMM == CR4_12
SMM == orig(SMM)
SMM == orig(HLT)
SMM == orig(EFL_8)
SMM == orig(EFL_11)
SMM == orig(EFL_13)
SMM == orig(CR0_0)
SMM == orig(CR0_1)
SMM == orig(CR0_2)
SMM == orig(CR0_3)
SMM == orig(CR0_5)
SMM == orig(CR0_7)
SMM == orig(CR0_18)
SMM == orig(CR0_20)
SMM == orig(CR4_6)
SMM == orig(CR4_8)
SMM == orig(CR4_9)
SMM == orig(CR4_11)
SMM == orig(CR4_12)
FS == orig(SS)
FS == orig(FS)
GS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CC0 == orig(CC0)
EFER == orig(EFER)
(D_EFL_6 == 0)  <==>  (A20 > D_EFL_6)
(D_EFL_6 == 0)  <==>  (D_EFL_6 < orig(EFL_2))
(D_EFL_6 == 0)  <==>  (D_EFL_6 < orig(EFL_6))
(D_EFL_6 == 0)  <==>  (D_EFL_6 <= orig(II))
(D_EFL_6 == 0)  <==>  (EFL_6 < orig(EFL_6))
(D_EFL_6 == 0)  <==>  (II == D_EFL_6)
(D_EFL_6 == 0)  ==>  (A20 <= D_EFL_4)
(D_EFL_6 == 0)  ==>  (A20 == orig(EFL_2))
(D_EFL_6 == 0)  ==>  (A20 == orig(EFL_6))
(D_EFL_6 == 0)  ==>  (A20 > EFL_6)
(D_EFL_6 == 0)  ==>  (A20 > orig(EFL_4))
(D_EFL_6 == 0)  ==>  (A20 >= D_EFL_2)
(D_EFL_6 == 0)  ==>  (DS >= GS)
(D_EFL_6 == 0)  ==>  (D_EFL_2 <= D_EFL_4)
(D_EFL_6 == 0)  ==>  (D_EFL_2 <= orig(EFL_2))
(D_EFL_6 == 0)  ==>  (D_EFL_2 <= orig(EFL_6))
(D_EFL_6 == 0)  ==>  (D_EFL_2 <= orig(EFL_9))
(D_EFL_6 == 0)  ==>  (D_EFL_2 >= D_EFL_6)
(D_EFL_6 == 0)  ==>  (D_EFL_2 one of { 0, 1 })
(D_EFL_6 == 0)  ==>  (D_EFL_4 > D_EFL_6)
(D_EFL_6 == 0)  ==>  (D_EFL_4 > orig(EFL_4))
(D_EFL_6 == 0)  ==>  (D_EFL_4 >= orig(EFL_9))
(D_EFL_6 == 0)  ==>  (D_EFL_4 one of { 1, 2 })
(D_EFL_6 == 0)  ==>  (D_EFL_6 <= D_EFL_9)
(D_EFL_6 == 0)  ==>  (D_EFL_6 <= orig(EFL_9))
(D_EFL_6 == 0)  ==>  (D_EFL_9 >= orig(EFL_4))
(D_EFL_6 == 0)  ==>  (EAX != orig(EDX))
(D_EFL_6 == 0)  ==>  (EBX >= -1)
(D_EFL_6 == 0)  ==>  (ECX != orig(EDX))
(D_EFL_6 == 0)  ==>  (EDX != orig(EBX))
(D_EFL_6 == 0)  ==>  (EDX != orig(ECX))
(D_EFL_6 == 0)  ==>  (EFL != orig(EFL))
(D_EFL_6 == 0)  ==>  (EFL_2 <= D_EFL_4)
(D_EFL_6 == 0)  ==>  (EFL_2 <= orig(EFL_2))
(D_EFL_6 == 0)  ==>  (EFL_2 <= orig(EFL_6))
(D_EFL_6 == 0)  ==>  (EFL_2 <= orig(EFL_9))
(D_EFL_6 == 0)  ==>  (EFL_2 == D_EFL_2)
(D_EFL_6 == 0)  ==>  (EFL_2 >= D_EFL_6)
(D_EFL_6 == 0)  ==>  (EFL_2 >= EFL_4)
(D_EFL_6 == 0)  ==>  (EFL_2 >= orig(EFL_4))
(D_EFL_6 == 0)  ==>  (EFL_4 < D_EFL_4)
(D_EFL_6 == 0)  ==>  (EFL_4 <= D_EFL_2)
(D_EFL_6 == 0)  ==>  (EFL_4 <= orig(EFL_2))
(D_EFL_6 == 0)  ==>  (EFL_4 <= orig(EFL_6))
(D_EFL_6 == 0)  ==>  (EFL_4 >= D_EFL_6)
(D_EFL_6 == 0)  ==>  (EFL_4 >= EFL_6)
(D_EFL_6 == 0)  ==>  (EFL_4 >= orig(EFL_4))
(D_EFL_6 == 0)  ==>  (EFL_6 < D_EFL_4)
(D_EFL_6 == 0)  ==>  (EFL_6 < orig(EFL_2))
(D_EFL_6 == 0)  ==>  (EFL_6 <= D_EFL_9)
(D_EFL_6 == 0)  ==>  (EFL_6 <= EFL_9)
(D_EFL_6 == 0)  ==>  (EFL_6 <= orig(II))
(D_EFL_6 == 0)  ==>  (EFL_6 == 0)
(D_EFL_6 == 0)  ==>  (EFL_9 <= orig(EFL_2))
(D_EFL_6 == 0)  ==>  (EFL_9 <= orig(EFL_6))
(D_EFL_6 == 0)  ==>  (EFL_9 >= D_EFL_6)
(D_EFL_6 == 0)  ==>  (EFL_9 >= orig(EFL_4))
(D_EFL_6 == 0)  ==>  (ES < CS)
(D_EFL_6 == 0)  ==>  (ES <= DS)
(D_EFL_6 == 0)  ==>  (GDT == orig(GDT))
(D_EFL_6 == 0)  ==>  (GS < orig(CS))
(D_EFL_6 == 0)  ==>  (GS <= orig(DS))
(D_EFL_6 == 0)  ==>  (GS <= orig(ES))
(D_EFL_6 == 0)  ==>  (GS one of { "0000000000000000ffff00009300", "000000000000ffffffff008f9300", "c980000c9800ffffffff00809300" })
(D_EFL_6 == 0)  ==>  (II < A20)
(D_EFL_6 == 0)  ==>  (II < D_EFL_4)
(D_EFL_6 == 0)  ==>  (II < orig(EFL_2))
(D_EFL_6 == 0)  ==>  (II < orig(EFL_6))
(D_EFL_6 == 0)  ==>  (II <= EFL_4)
(D_EFL_6 == 0)  ==>  (II <= orig(II))
(D_EFL_6 == 0)  ==>  (II == 0)
(D_EFL_6 == 0)  ==>  (II == EFL_6)
(D_EFL_6 == 0)  ==>  (II == SMM)
(D_EFL_6 == 0)  ==>  (II == orig(EFL_4))
(D_EFL_6 == 0)  ==>  (SMM < D_EFL_4)
(D_EFL_6 == 0)  ==>  (SMM < orig(EFL_2))
(D_EFL_6 == 0)  ==>  (SMM < orig(EFL_6))
(D_EFL_6 == 0)  ==>  (orig(EDX) >= 0)
(D_EFL_6 == 0)  ==>  (orig(EFL) one of { 70, 582 })
(D_EFL_6 == 0)  ==>  (orig(EFL_2) == 1)
(D_EFL_6 == 0)  ==>  (orig(EFL_2) > orig(EFL_4))
(D_EFL_6 == 0)  ==>  (orig(EFL_2) >= orig(EFL_9))
(D_EFL_6 == 0)  ==>  (orig(EFL_4) < orig(EFL_6))
(D_EFL_6 == 0)  ==>  (orig(EFL_4) == 0)
(D_EFL_6 == 0)  ==>  (orig(EFL_6) == 1)
(D_EFL_6 == 0)  ==>  (orig(EFL_6) >= orig(EFL_9))
(D_EFL_6 == 0)  ==>  (orig(GDT) one of { "0000000000000000", "0000910800000027" })
(D_EFL_6 == 0)  ==>  (orig(II) >= orig(EFL_4))
(D_EFL_6 == 0)  ==>  (orig(II) one of { 0, 1 })
(D_EFL_6 one of { 1, 2 })  <==>  (A20 <= D_EFL_6)
(D_EFL_6 one of { 1, 2 })  <==>  (D_EFL_6 > orig(II))
(D_EFL_6 one of { 1, 2 })  <==>  (D_EFL_6 >= orig(EFL_2))
(D_EFL_6 one of { 1, 2 })  <==>  (D_EFL_6 >= orig(EFL_6))
(D_EFL_6 one of { 1, 2 })  <==>  (EFL_6 >= orig(EFL_6))
(D_EFL_6 one of { 1, 2 })  <==>  (II < D_EFL_6)
(D_EFL_6 one of { 1, 2 })  <==>  (SMM < D_EFL_6)
(D_EFL_6 one of { 1, 2 })  ==>  (A20 > orig(II))
(D_EFL_6 one of { 1, 2 })  ==>  (D_EFL_2 % D_EFL_6 == 0)
(D_EFL_6 one of { 1, 2 })  ==>  (D_EFL_2 >= orig(EFL_6))
(D_EFL_6 one of { 1, 2 })  ==>  (D_EFL_2 >= orig(II))
(D_EFL_6 one of { 1, 2 })  ==>  (D_EFL_2 one of { 0, 1, 2 })
(D_EFL_6 one of { 1, 2 })  ==>  (D_EFL_4 one of { 0, 1, 2 })
(D_EFL_6 one of { 1, 2 })  ==>  (D_EFL_6 >= orig(EFL_9))
(D_EFL_6 one of { 1, 2 })  ==>  (D_EFL_9 >= orig(EFL_6))
(D_EFL_6 one of { 1, 2 })  ==>  (D_EFL_9 >= orig(II))
(D_EFL_6 one of { 1, 2 })  ==>  (EAX >= 0)
(D_EFL_6 one of { 1, 2 })  ==>  (EBX != orig(EAX))
(D_EFL_6 one of { 1, 2 })  ==>  (EBX != orig(EDX))
(D_EFL_6 one of { 1, 2 })  ==>  (EBX >= 0)
(D_EFL_6 one of { 1, 2 })  ==>  (EFL_2 <= D_EFL_6)
(D_EFL_6 one of { 1, 2 })  ==>  (EFL_2 >= orig(EFL_6))
(D_EFL_6 one of { 1, 2 })  ==>  (EFL_2 >= orig(II))
(D_EFL_6 one of { 1, 2 })  ==>  (EFL_4 <= D_EFL_6)
(D_EFL_6 one of { 1, 2 })  ==>  (EFL_4 >= orig(II))
(D_EFL_6 one of { 1, 2 })  ==>  (EFL_6 >= orig(II))
(D_EFL_6 one of { 1, 2 })  ==>  (EFL_6 one of { 0, 1 })
(D_EFL_6 one of { 1, 2 })  ==>  (EFL_9 <= D_EFL_6)
(D_EFL_6 one of { 1, 2 })  ==>  (EFL_9 >= orig(EFL_6))
(D_EFL_6 one of { 1, 2 })  ==>  (EFL_9 >= orig(II))
(D_EFL_6 one of { 1, 2 })  ==>  (EIP != orig(ADDR))
(D_EFL_6 one of { 1, 2 })  ==>  (II >= orig(II))
(D_EFL_6 one of { 1, 2 })  ==>  (II one of { 0, 1 })
(D_EFL_6 one of { 1, 2 })  ==>  (SMM == orig(II))
(D_EFL_6 one of { 1, 2 })  ==>  (SS <= orig(DS))
(D_EFL_6 one of { 1, 2 })  ==>  (orig(ECX) >= 0)
(D_EFL_6 one of { 1, 2 })  ==>  (orig(EFL) >= 2)
(D_EFL_6 one of { 1, 2 })  ==>  (orig(EFL_2) one of { 0, 1 })
(D_EFL_6 one of { 1, 2 })  ==>  (orig(EFL_4) one of { 0, 1 })
(D_EFL_6 one of { 1, 2 })  ==>  (orig(EFL_6) <= orig(EFL_9))
(D_EFL_6 one of { 1, 2 })  ==>  (orig(EFL_6) one of { 0, 1 })
(D_EFL_6 one of { 1, 2 })  ==>  (orig(GDT) one of { "0000000000000000", "0000910800000027", "000f5e8000000037" })
(D_EFL_6 one of { 1, 2 })  ==>  (orig(II) <= orig(EFL_4))
(D_EFL_6 one of { 1, 2 })  ==>  (orig(II) == 0)
(EFL_6 == 0)  <==>  (A20 > EFL_6)
(EFL_6 == 0)  <==>  (EFL_4 >= EFL_6)
(EFL_6 == 0)  <==>  (EFL_6 < D_EFL_4)
(EFL_6 == 0)  <==>  (EFL_6 <= orig(II))
(EFL_6 == 0)  ==>  (A20 <= D_EFL_4)
(EFL_6 == 0)  ==>  (A20 >= D_EFL_6)
(EFL_6 == 0)  ==>  (D_EFL_2 one of { 0, 1, 2 })
(EFL_6 == 0)  ==>  (D_EFL_4 >= D_EFL_6)
(EFL_6 == 0)  ==>  (D_EFL_4 >= orig(EFL_4))
(EFL_6 == 0)  ==>  (D_EFL_4 >= orig(EFL_9))
(EFL_6 == 0)  ==>  (D_EFL_4 one of { 1, 2 })
(EFL_6 == 0)  ==>  (D_EFL_6 != orig(EFL_6))
(EFL_6 == 0)  ==>  (D_EFL_6 one of { 0, 1 })
(EFL_6 == 0)  ==>  (D_EFL_9 >= orig(EFL_4))
(EFL_6 == 0)  ==>  (D_EFL_9 one of { 0, 1, 2 })
(EFL_6 == 0)  ==>  (EAX != orig(EDX))
(EFL_6 == 0)  ==>  (EBX >= -1)
(EFL_6 == 0)  ==>  (EFL >= 2)
(EFL_6 == 0)  ==>  (EFL_2 <= D_EFL_4)
(EFL_6 == 0)  ==>  (EFL_2 one of { 0, 1 })
(EFL_6 == 0)  ==>  (EFL_4 >= orig(EFL_4))
(EFL_6 == 0)  ==>  (EFL_4 one of { 0, 1 })
(EFL_6 == 0)  ==>  (EFL_6 <= D_EFL_9)
(EFL_6 == 0)  ==>  (EFL_6 <= EFL_9)
(EFL_6 == 0)  ==>  (EFL_6 <= orig(EFL_2))
(EFL_6 == 0)  ==>  (EFL_6 <= orig(EFL_4))
(EFL_6 == 0)  ==>  (EFL_6 <= orig(EFL_6))
(EFL_6 == 0)  ==>  (EFL_9 >= orig(EFL_4))
(EFL_6 == 0)  ==>  (FS one of { "0000000000000000ffff00009300", "000000000000ffffffff00809300", "000000000000ffffffff008f9300" })
(EFL_6 == 0)  ==>  (II < A20)
(EFL_6 == 0)  ==>  (II < D_EFL_4)
(EFL_6 == 0)  ==>  (II <= EFL_4)
(EFL_6 == 0)  ==>  (II <= orig(EFL_2))
(EFL_6 == 0)  ==>  (II <= orig(EFL_4))
(EFL_6 == 0)  ==>  (II <= orig(EFL_6))
(EFL_6 == 0)  ==>  (II <= orig(II))
(EFL_6 == 0)  ==>  (II == 0)
(EFL_6 == 0)  ==>  (II == EFL_6)
(EFL_6 == 0)  ==>  (II == SMM)
(EFL_6 == 0)  ==>  (SMM < D_EFL_4)
(EFL_6 == 0)  ==>  (orig(EFL) >= 2)
(EFL_6 == 0)  ==>  (orig(EFL_9) one of { 0, 1 })
(EFL_6 == 0)  ==>  (orig(GDT) one of { "0000000000000000", "0000910800000027", "000f5e8000000037" })
(EFL_6 == 0)  ==>  (orig(II) one of { 0, 1 })
(EFL_6 == 1)  <==>  (A20 == EFL_6)
(EFL_6 == 1)  ==>  (A20 == EFL_2)
(EFL_6 == 1)  ==>  (A20 == orig(EFL_9))
(EFL_6 == 1)  ==>  (CCD % orig(CCD) == 0)
(EFL_6 == 1)  ==>  (CCD one of { 0, 51456, 64916 })
(EFL_6 == 1)  ==>  (DS one of { "0000000000000000ffff00009300", "c980000c9800ffffffff00809300", "eb34000eb3400000ffff00009300" })
(EFL_6 == 1)  ==>  (D_EFL_2 == D_EFL_6)
(EFL_6 == 1)  ==>  (D_EFL_2 one of { 1, 2 })
(EFL_6 == 1)  ==>  (D_EFL_4 one of { 0, 1 })
(EFL_6 == 1)  ==>  (D_EFL_6 one of { 1, 2 })
(EFL_6 == 1)  ==>  (D_EFL_9 one of { 0, 1 })
(EFL_6 == 1)  ==>  (EBX % orig(EBX) == 0)
(EFL_6 == 1)  ==>  (EFL one of { 70, 582 })
(EFL_6 == 1)  ==>  (EFL_2 == 1)
(EFL_6 == 1)  ==>  (EFL_4 == 0)
(EFL_6 == 1)  ==>  (EFL_9 == D_EFL_4)
(EFL_6 == 1)  ==>  (EFL_9 == D_EFL_9)
(EFL_6 == 1)  ==>  (FS one of { "0000000000000000ffff00009300", "000000000000ffffffff00809300" })
(EFL_6 == 1)  ==>  (GDT == orig(GDT))
(EFL_6 == 1)  ==>  (GS == orig(DS))
(EFL_6 == 1)  ==>  (GS one of { "0000000000000000ffff00009300", "c980000c9800ffffffff00809300" })
(EFL_6 == 1)  ==>  (II one of { 0, 1 })
(EFL_6 == 1)  ==>  (SMM == EFL_4)
(EFL_6 == 1)  ==>  (SMM == orig(II))
(EFL_6 == 1)  ==>  (SS == FS)
(EFL_6 == 1)  ==>  (SS one of { "0000000000000000ffff00009300", "000000000000ffffffff00809300" })
(EFL_6 == 1)  ==>  (orig(CCS) % CCS == 0)
(EFL_6 == 1)  ==>  (orig(CS) one of { "0000000000000000ffff00009b00", "0000000000000000ffff00009e00", "c980000c9800ffffffff00809b00" })
(EFL_6 == 1)  ==>  (orig(DS) one of { "0000000000000000ffff00009300", "c980000c9800ffffffff00809300" })
(EFL_6 == 1)  ==>  (orig(EBX) one of { -1, 1, 7 })
(EFL_6 == 1)  ==>  (orig(EFL) one of { 514, 530, 582 })
(EFL_6 == 1)  ==>  (orig(EFL_2) == orig(EFL_6))
(EFL_6 == 1)  ==>  (orig(EFL_9) == 1)
(EFL_6 == 1)  ==>  (orig(ES) one of { "0000000000000000ffff00009300", "0800000080000000ffff00009300", "c980000c9800ffffffff00809300" })
(EFL_6 == 1)  ==>  (orig(GDT) one of { "0000000000000000", "0000910800000027" })
(EFL_6 == 1)  ==>  (orig(II) == 0)
ADDR >= -1
EBX >= -1
ECX >= 0
EDX >= 0
EFL >= 2
CPL == 0
II one of { 0, 1 }
A20 == 1
SMM == 0
FS one of { "0000000000000000ffff00009300", "000000000000ffffffff00809300", "000000000000ffffffff008f9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027" }
IDT == "00000000000003ff"
CR0 == 16
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
D_EFL_2 one of { 0, 1, 2 }
D_EFL_4 one of { 0, 1, 2 }
D_EFL_6 one of { 0, 1, 2 }
D_EFL_9 one of { 0, 1, 2 }
ADDR != EIP
ADDR != orig(ADDR)
ADDR != orig(EIP)
II <= A20
II >= SMM
II <= EFL_2
II <= EFL_6
II <= EFL_9
II <= D_EFL_2
II <= D_EFL_4
II <= D_EFL_6
II <= D_EFL_9
II <= orig(EFL_9)
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= orig(II)
A20 >= orig(EFL_2)
A20 >= orig(EFL_4)
A20 >= orig(EFL_6)
A20 >= orig(EFL_9)
SMM <= EFL_2
SMM <= EFL_4
SMM <= EFL_6
SMM <= EFL_9
SMM <= D_EFL_2
SMM <= D_EFL_4
SMM <= D_EFL_6
SMM <= D_EFL_9
SMM <= orig(II)
SMM <= orig(EFL_2)
SMM <= orig(EFL_4)
SMM <= orig(EFL_6)
SMM <= orig(EFL_9)
ES != CS
ES >= FS
ES > LDT
ES > TR
ES != orig(CS)
CS != SS
CS != DS
CS > FS
CS != GS
CS > LDT
CS > TR
CS != orig(ES)
CS != orig(DS)
SS <= DS
SS >= FS
SS > LDT
SS > TR
SS != orig(CS)
DS >= FS
DS > LDT
DS > TR
DS != orig(CS)
DS >= orig(DS)
FS <= GS
FS > LDT
FS > TR
FS <= orig(ES)
FS < orig(CS)
FS <= orig(DS)
GS > LDT
GS > TR
GS != orig(CS)
LDT < TR
LDT < orig(ES)
LDT < orig(CS)
LDT < orig(DS)
TR < orig(ES)
TR < orig(CS)
TR < orig(DS)
GDT != IDT
GDT <= orig(GDT)
IDT != orig(GDT)
EFL_2 >= EFL_6
EFL_2 <= D_EFL_2
EFL_4 <= EFL_9
EFL_4 <= D_EFL_4
EFL_4 <= D_EFL_9
EFL_4 <= orig(EFL_9)
EFL_6 <= D_EFL_2
EFL_6 <= D_EFL_6
EFL_6 <= orig(EFL_9)
EFL_9 <= D_EFL_4
EFL_9 <= D_EFL_9
D_EFL_2 >= orig(EFL_4)
D_EFL_4 >= orig(II)
D_EFL_4 >= orig(EFL_2)
D_EFL_4 >= orig(EFL_6)
D_EFL_6 >= orig(EFL_4)
===========================================================================
..int():::EXIT;condition="EFL_6==0"
II == SMM
II == HLT
II == EFL_6
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_0
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_8)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_0)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
II == 0
D_EFL_4 one of { 1, 2 }
D_EFL_6 one of { 0, 1 }
EAX != orig(EDX)
II <= EFL_4
II < D_EFL_4
II <= orig(II)
II <= orig(EFL_2)
II <= orig(EFL_4)
II <= orig(EFL_6)
A20 <= D_EFL_4
A20 >= D_EFL_6
EFL_2 <= D_EFL_4
EFL_4 >= orig(EFL_4)
EFL_9 >= orig(EFL_4)
D_EFL_4 >= D_EFL_6
D_EFL_4 >= orig(EFL_4)
D_EFL_4 >= orig(EFL_9)
D_EFL_6 != orig(EFL_6)
D_EFL_9 >= orig(EFL_4)
===========================================================================
..int():::EXIT;condition="not(EFL_6==0)"
A20 == EFL_2
A20 == EFL_6
A20 == orig(EFL_9)
SMM == EFL_4
SMM == orig(II)
SS == FS
SS == orig(SS)
SS == orig(FS)
GS == orig(DS)
GDT == orig(GDT)
EFL_9 == D_EFL_4
EFL_9 == D_EFL_9
D_EFL_2 == D_EFL_6
EFL one of { 70, 582 }
SS one of { "0000000000000000ffff00009300", "000000000000ffffffff00809300" }
DS one of { "0000000000000000ffff00009300", "c980000c9800ffffffff00809300", "eb34000eb3400000ffff00009300" }
GS one of { "0000000000000000ffff00009300", "c980000c9800ffffffff00809300" }
CCD one of { 0, 51456, 64916 }
D_EFL_2 one of { 1, 2 }
EBX % orig(EBX) == 0
orig(CCS) % CCS == 0
CCD % orig(CCD) == 0
===========================================================================
..int():::EXIT;condition="D_EFL_6==0"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_6
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_0
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == D_EFL_6
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_4)
II == orig(EFL_8)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_0)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_8
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(EFL_2)
A20 == orig(EFL_6)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
FS == orig(SS)
FS == orig(FS)
GS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == D_EFL_2
EBX >= -1
ECX >= 0
EDX >= 0
EFL >= 2
CPL == 0
II == 0
A20 == 1
FS one of { "0000000000000000ffff00009300", "000000000000ffffffff00809300", "000000000000ffffffff008f9300" }
GS one of { "0000000000000000ffff00009300", "000000000000ffffffff008f9300", "c980000c9800ffffffff00809300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027" }
IDT == "00000000000003ff"
CR0 == 16
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_9 one of { 0, 1 }
D_EFL_4 one of { 1, 2 }
D_EFL_9 one of { 0, 1, 2 }
ADDR != EIP
ADDR != orig(ADDR)
ADDR != orig(EIP)
EAX != orig(EDX)
ECX != orig(EDX)
EDX != orig(EBX)
EDX != orig(ECX)
EFL != orig(EFL)
II <= EFL_2
II <= EFL_4
II <= EFL_9
II < D_EFL_4
II <= D_EFL_9
II <= orig(II)
II <= orig(EFL_9)
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_9
A20 <= D_EFL_4
A20 >= orig(II)
A20 >= orig(EFL_9)
ES < CS
ES <= DS
ES >= FS
ES > LDT
ES > TR
ES != orig(CS)
CS != SS
CS != DS
CS > FS
CS != GS
CS > LDT
CS > TR
CS != orig(ES)
CS != orig(DS)
SS <= DS
SS >= FS
SS > LDT
SS > TR
SS != orig(CS)
DS >= FS
DS >= GS
DS > LDT
DS > TR
DS != orig(CS)
DS >= orig(DS)
FS <= GS
FS > LDT
FS > TR
FS <= orig(ES)
FS < orig(CS)
FS <= orig(DS)
GS > LDT
GS > TR
GS <= orig(ES)
GS < orig(CS)
GS <= orig(DS)
LDT < TR
LDT < orig(ES)
LDT < orig(CS)
LDT < orig(DS)
TR < orig(ES)
TR < orig(CS)
TR < orig(DS)
GDT != IDT
EFL_2 >= EFL_4
EFL_2 <= D_EFL_4
EFL_2 <= orig(EFL_9)
EFL_4 <= EFL_9
EFL_4 < D_EFL_4
EFL_4 <= D_EFL_9
EFL_4 <= orig(EFL_9)
EFL_9 <= D_EFL_4
EFL_9 <= D_EFL_9
D_EFL_4 >= orig(II)
D_EFL_4 >= orig(EFL_9)
===========================================================================
..int():::EXIT;condition="not(D_EFL_6==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_8
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
SMM == HLT
SMM == EFL_8
SMM == EFL_11
SMM == EFL_13
SMM == CR0_0
SMM == CR0_1
SMM == CR0_2
SMM == CR0_3
SMM == CR0_5
SMM == CR0_7
SMM == CR0_18
SMM == CR0_20
SMM == CR4_6
SMM == CR4_8
SMM == CR4_9
SMM == CR4_11
SMM == CR4_12
SMM == orig(II)
SMM == orig(SMM)
SMM == orig(HLT)
SMM == orig(EFL_8)
SMM == orig(EFL_11)
SMM == orig(EFL_13)
SMM == orig(CR0_0)
SMM == orig(CR0_1)
SMM == orig(CR0_2)
SMM == orig(CR0_3)
SMM == orig(CR0_5)
SMM == orig(CR0_7)
SMM == orig(CR0_18)
SMM == orig(CR0_20)
SMM == orig(CR4_6)
SMM == orig(CR4_8)
SMM == orig(CR4_9)
SMM == orig(CR4_11)
SMM == orig(CR4_12)
FS == orig(SS)
FS == orig(FS)
GS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CC0 == orig(CC0)
EFER == orig(EFER)
ADDR >= -1
EAX >= 0
EBX >= 0
ECX >= 0
EDX >= 0
EFL >= 2
CPL == 0
II one of { 0, 1 }
A20 == 1
SMM == 0
FS one of { "0000000000000000ffff00009300", "000000000000ffffffff00809300", "000000000000ffffffff008f9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027" }
IDT == "00000000000003ff"
CR0 == 16
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
D_EFL_2 one of { 0, 1, 2 }
D_EFL_4 one of { 0, 1, 2 }
D_EFL_6 one of { 1, 2 }
D_EFL_9 one of { 0, 1, 2 }
ADDR != EIP
ADDR != orig(ADDR)
ADDR != orig(EIP)
EBX != orig(EAX)
EBX != orig(EDX)
EIP != orig(ADDR)
II <= A20
II >= SMM
II <= EFL_2
II <= EFL_6
II <= EFL_9
II <= D_EFL_2
II <= D_EFL_4
II < D_EFL_6
II <= D_EFL_9
II <= orig(EFL_9)
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 <= D_EFL_6
A20 >= orig(EFL_2)
A20 >= orig(EFL_4)
A20 >= orig(EFL_6)
A20 >= orig(EFL_9)
SMM <= EFL_2
SMM <= EFL_4
SMM <= EFL_6
SMM <= EFL_9
SMM <= D_EFL_2
SMM <= D_EFL_4
SMM < D_EFL_6
SMM <= D_EFL_9
SMM <= orig(EFL_2)
SMM <= orig(EFL_4)
SMM <= orig(EFL_6)
SMM <= orig(EFL_9)
ES != CS
ES >= FS
ES > LDT
ES > TR
ES != orig(CS)
CS != SS
CS != DS
CS > FS
CS != GS
CS > LDT
CS > TR
CS != orig(ES)
CS != orig(DS)
SS <= DS
SS >= FS
SS > LDT
SS > TR
SS != orig(CS)
SS <= orig(DS)
DS >= FS
DS > LDT
DS > TR
DS != orig(CS)
DS >= orig(DS)
FS <= GS
FS > LDT
FS > TR
FS <= orig(ES)
FS < orig(CS)
FS <= orig(DS)
GS > LDT
GS > TR
GS != orig(CS)
LDT < TR
LDT < orig(ES)
LDT < orig(CS)
LDT < orig(DS)
TR < orig(ES)
TR < orig(CS)
TR < orig(DS)
GDT != IDT
GDT <= orig(GDT)
IDT != orig(GDT)
EFL_2 >= EFL_6
EFL_2 <= D_EFL_2
EFL_2 <= D_EFL_6
EFL_2 >= orig(EFL_6)
EFL_4 <= EFL_9
EFL_4 <= D_EFL_4
EFL_4 <= D_EFL_6
EFL_4 <= D_EFL_9
EFL_4 <= orig(EFL_9)
EFL_6 <= D_EFL_2
EFL_6 <= D_EFL_6
EFL_6 >= orig(EFL_6)
EFL_6 <= orig(EFL_9)
EFL_9 <= D_EFL_4
EFL_9 <= D_EFL_6
EFL_9 <= D_EFL_9
EFL_9 >= orig(EFL_6)
D_EFL_2 % D_EFL_6 == 0
D_EFL_2 >= orig(EFL_4)
D_EFL_2 >= orig(EFL_6)
D_EFL_4 >= orig(EFL_2)
D_EFL_4 >= orig(EFL_6)
D_EFL_6 >= orig(EFL_2)
D_EFL_6 >= orig(EFL_4)
D_EFL_6 >= orig(EFL_6)
D_EFL_6 >= orig(EFL_9)
D_EFL_9 >= orig(EFL_6)
===========================================================================
..inw():::ENTER
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_4
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SS == DS
SS == FS
SS == GS
(EFL == 70)  <==>  (A20 == EFL_6)
(EFL == 70)  <==>  (EFL_6 == 1)
(EFL == 70)  ==>  (A20 == EFL_2)
(EFL == 70)  ==>  (CCD one of { 0, 2147483648L })
(EFL == 70)  ==>  (EAX == ECX)
(EFL == 70)  ==>  (EBX one of { -1, 0, 27976 })
(EFL == 70)  ==>  (ECX == -1)
(EFL == 70)  ==>  (EDX one of { -1, 0 })
(EFL == 70)  ==>  (EFL_2 == 1)
(EFL one of { 2, 6, 131 })  <==>  (A20 > EFL_6)
(EFL one of { 2, 6, 131 })  <==>  (EFL_6 == 0)
(EFL one of { 2, 6, 131 })  <==>  (II == EFL_6)
(EFL one of { 2, 6, 131 })  ==>  (CCD >= 1)
(EFL one of { 2, 6, 131 })  ==>  (CCS one of { 0, 32, 129 })
(EFL one of { 2, 6, 131 })  ==>  (EAX == EDX)
(EFL one of { 2, 6, 131 })  ==>  (EBX one of { -1, 1073807360 })
(EFL one of { 2, 6, 131 })  ==>  (ECX >= EDX)
(EFL one of { 2, 6, 131 })  ==>  (ECX one of { -1, 0, 27875 })
(EFL one of { 2, 6, 131 })  ==>  (EDX == -1)
(EFL one of { 2, 6, 131 })  ==>  (EFL_2 one of { 0, 1 })
(EFL one of { 2, 6, 131 })  ==>  (EFL_6 <= CR0_0)
EAX == -1
EBX >= -1
ECX one of { -1, 0, 27875 }
EDX one of { -1, 0 }
EFL >= 2
CPL == 0
II == 0
A20 == 1
ES one of { "001000000000ffffffff00cf9300", "c000000c0000ffffffff008f9300", "f000000f0000ffffffff008f9300" }
CS one of { "000800000000ffffffff00cf9b00", "c000000c0000ffffffff008f9b00" }
SS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_6 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
EAX <= EBX
EAX <= ECX
EAX <= EDX
EBX >= EDX
II <= EFL_2
II <= EFL_6
II <= CR0_0
A20 >= EFL_2
A20 >= EFL_6
A20 >= CR0_0
ES != CS
ES >= SS
ES > LDT
ES > TR
CS != SS
CS > LDT
CS > TR
SS > LDT
SS > TR
LDT < TR
GDT < IDT
EFL_2 >= EFL_6
===========================================================================
..inw():::ENTER;condition="EFL_6==0"
EAX == EDX
II == EFL_6
EBX one of { -1, 1073807360 }
EFL one of { 2, 6, 131 }
CCS one of { 0, 32, 129 }
CCD >= 1
===========================================================================
..inw():::ENTER;condition="not(EFL_6==0)"
EAX == ECX
A20 == EFL_2
A20 == EFL_6
EBX one of { -1, 0, 27976 }
EFL == 70
CCD one of { 0, 2147483648L }
===========================================================================
..inw():::ENTER;condition="not(D_EFL_6==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_4
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SS == DS
SS == FS
SS == GS
EAX == -1
EBX >= -1
ECX one of { -1, 0, 27875 }
EDX one of { -1, 0 }
EFL >= 2
CPL == 0
II == 0
A20 == 1
ES one of { "001000000000ffffffff00cf9300", "c000000c0000ffffffff008f9300", "f000000f0000ffffffff008f9300" }
CS one of { "000800000000ffffffff00cf9b00", "c000000c0000ffffffff008f9b00" }
SS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_6 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
EAX <= EBX
EAX <= ECX
EAX <= EDX
EBX >= EDX
II <= EFL_2
II <= EFL_6
II <= CR0_0
A20 >= EFL_2
A20 >= EFL_6
A20 >= CR0_0
ES != CS
ES >= SS
ES > LDT
ES > TR
CS != SS
CS > LDT
CS > TR
SS > LDT
SS > TR
LDT < TR
GDT < IDT
EFL_2 >= EFL_6
===========================================================================
..inw():::EXIT
EAX == orig(EAX)
EDX == orig(EDX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_4
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_4)
II == orig(EFL_8)
II == orig(EFL_9)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == orig(ES)
CS == orig(CS)
SS == DS
SS == FS
SS == GS
SS == orig(SS)
SS == orig(DS)
SS == orig(FS)
SS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == orig(EFL_2)
EFL_6 == orig(EFL_6)
CR0_0 == orig(CR0_0)
(EFL == 70)  <==>  (A20 == EFL_6)
(EFL == 70)  <==>  (EFL_6 == 1)
(EFL == 70)  ==>  (A20 == EFL_2)
(EFL == 70)  ==>  (CCD one of { 0, 2147483648L })
(EFL == 70)  ==>  (EAX == ECX)
(EFL == 70)  ==>  (EAX == orig(ECX))
(EFL == 70)  ==>  (EBX one of { -1, 27976 })
(EFL == 70)  ==>  (ECX == -1)
(EFL == 70)  ==>  (EDX one of { -1, 0 })
(EFL == 70)  ==>  (EFL_2 == 1)
(EFL == 70)  ==>  (orig(EBX) one of { -1, 0, 27976 })
(EFL == 70)  ==>  (orig(ECX) == -1)
(EFL one of { 2, 6, 131 })  <==>  (A20 > EFL_6)
(EFL one of { 2, 6, 131 })  <==>  (EFL_6 == 0)
(EFL one of { 2, 6, 131 })  <==>  (II == EFL_6)
(EFL one of { 2, 6, 131 })  ==>  (CCD >= 1)
(EFL one of { 2, 6, 131 })  ==>  (CCS one of { 0, 32, 129 })
(EFL one of { 2, 6, 131 })  ==>  (EAX == EDX)
(EFL one of { 2, 6, 131 })  ==>  (EBX one of { -1, 1073807360 })
(EFL one of { 2, 6, 131 })  ==>  (ECX >= EDX)
(EFL one of { 2, 6, 131 })  ==>  (ECX one of { -1, 0, 27875 })
(EFL one of { 2, 6, 131 })  ==>  (EDX <= orig(ECX))
(EFL one of { 2, 6, 131 })  ==>  (EDX == -1)
(EFL one of { 2, 6, 131 })  ==>  (EFL_2 one of { 0, 1 })
(EFL one of { 2, 6, 131 })  ==>  (EFL_6 <= CR0_0)
(EFL one of { 2, 6, 131 })  ==>  (orig(EBX) one of { -1, 1073807360 })
(EFL one of { 2, 6, 131 })  ==>  (orig(ECX) one of { -1, 0, 27875 })
EAX == -1
EBX one of { -1, 27976, 1073807360 }
ECX one of { -1, 0, 27875 }
EDX one of { -1, 0 }
EFL >= 2
CPL == 0
II == 0
A20 == 1
ES one of { "001000000000ffffffff00cf9300", "c000000c0000ffffffff008f9300", "f000000f0000ffffffff008f9300" }
CS one of { "000800000000ffffffff00cf9b00", "c000000c0000ffffffff008f9b00" }
SS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_6 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
ADDR > orig(ADDR)
EAX <= EBX
EAX <= ECX
EAX <= EDX
EAX <= orig(EBX)
EAX <= orig(ECX)
EBX >= EDX
EBX <= orig(EBX)
orig(EBX) % EBX == 0
ECX <= orig(ECX)
EDX <= orig(EBX)
EIP != orig(ADDR)
II <= EFL_2
II <= EFL_6
II <= CR0_0
A20 >= EFL_2
A20 >= EFL_6
A20 >= CR0_0
ES != CS
ES >= SS
ES > LDT
ES > TR
CS != SS
CS > LDT
CS > TR
SS > LDT
SS > TR
LDT < TR
GDT < IDT
EFL_2 >= EFL_6
===========================================================================
..inw():::EXIT;condition="EFL_6==0"
EAX == EDX
EAX == orig(EDX)
II == EFL_6
II == orig(EFL_6)
EBX one of { -1, 1073807360 }
EFL one of { 2, 6, 131 }
CCS one of { 0, 32, 129 }
CCD >= 1
===========================================================================
..inw():::EXIT;condition="not(EFL_6==0)"
EAX == ECX
EAX == orig(ECX)
A20 == EFL_2
A20 == EFL_6
A20 == orig(EFL_2)
A20 == orig(EFL_6)
EBX one of { -1, 27976 }
EFL == 70
CCD one of { 0, 2147483648L }
===========================================================================
..inw():::EXIT;condition="not(D_EFL_6==0)"
EAX == orig(EAX)
EDX == orig(EDX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_4
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_4)
II == orig(EFL_8)
II == orig(EFL_9)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == orig(ES)
CS == orig(CS)
SS == DS
SS == FS
SS == GS
SS == orig(SS)
SS == orig(DS)
SS == orig(FS)
SS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == orig(EFL_2)
EFL_6 == orig(EFL_6)
CR0_0 == orig(CR0_0)
EAX == -1
EBX one of { -1, 27976, 1073807360 }
ECX one of { -1, 0, 27875 }
EDX one of { -1, 0 }
EFL >= 2
CPL == 0
II == 0
A20 == 1
ES one of { "001000000000ffffffff00cf9300", "c000000c0000ffffffff008f9300", "f000000f0000ffffffff008f9300" }
CS one of { "000800000000ffffffff00cf9b00", "c000000c0000ffffffff008f9b00" }
SS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_6 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
ADDR > orig(ADDR)
EAX <= EBX
EAX <= ECX
EAX <= EDX
EAX <= orig(EBX)
EAX <= orig(ECX)
EBX >= EDX
EBX <= orig(EBX)
orig(EBX) % EBX == 0
ECX <= orig(ECX)
EDX <= orig(EBX)
EIP != orig(ADDR)
II <= EFL_2
II <= EFL_6
II <= CR0_0
A20 >= EFL_2
A20 >= EFL_6
A20 >= CR0_0
ES != CS
ES >= SS
ES > LDT
ES > TR
CS != SS
CS > LDT
CS > TR
SS > LDT
SS > TR
LDT < TR
GDT < IDT
EFL_2 >= EFL_6
===========================================================================
..iretw():::ENTER
EAX == EBX
EAX == ECX
EAX == EDX
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SMM == HLT
SMM == EFL_4
SMM == EFL_8
SMM == EFL_11
SMM == EFL_13
SMM == CR0_0
SMM == CR0_1
SMM == CR0_2
SMM == CR0_3
SMM == CR0_5
SMM == CR0_7
SMM == CR0_18
SMM == CR0_20
SMM == CR4_6
SMM == CR4_8
SMM == CR4_9
SMM == CR4_11
SMM == CR4_12
SS == FS
(CCS one of { 56320, 1610612736 })  ==>  (A20 == EFL_2)
(CCS one of { 56320, 1610612736 })  ==>  (A20 == EFL_6)
(CCS one of { 56320, 1610612736 })  ==>  (ADDR one of { 808242, 1036322 })
(CCS one of { 56320, 1610612736 })  ==>  (CCD one of { 0, 3221254016L })
(CCS one of { 56320, 1610612736 })  ==>  (CS one of { "c000000c0000ffffffff008f9b00", "f000000f0000ffffffff008f9b00" })
(CCS one of { 56320, 1610612736 })  ==>  (DS == "000000000000ffffffff008f9300")
(CCS one of { 56320, 1610612736 })  ==>  (EAX == -1)
(CCS one of { 56320, 1610612736 })  ==>  (EFL == 70)
(CCS one of { 56320, 1610612736 })  ==>  (EFL_2 == 1)
(CCS one of { 56320, 1610612736 })  ==>  (EFL_6 == 1)
(CCS one of { 56320, 1610612736 })  ==>  (EFL_9 == 0)
(CCS one of { 56320, 1610612736 })  ==>  (EIP one of { 13765, 31864 })
(CCS one of { 56320, 1610612736 })  ==>  (ES one of { "000000000000ffffffff008f9300", "dc00000dc000ffffffff008f9300" })
(CCS one of { 56320, 1610612736 })  ==>  (GS == "000000000000ffffffff008f9300")
(CCS one of { 56320, 1610612736 })  ==>  (II == 0)
(CCS one of { 56320, 1610612736 })  ==>  (II == EFL_9)
(CCS one of { 56320, 1610612736 })  ==>  (II == SMM)
(CCS one of { 56320, 1610612736 })  ==>  (SS == "000000000000ffffffff008f9300")
(CCS one of { 56320, 1610612736 })  ==>  (SS == DS)
(CCS one of { 56320, 1610612736 })  ==>  (SS == GS)
(GS == "ffff000ffff0ffffffff008f9300")  ==>  (A20 == EFL_2)
(GS == "ffff000ffff0ffffffff008f9300")  ==>  (A20 == EFL_6)
(GS == "ffff000ffff0ffffffff008f9300")  ==>  (ADDR == 1036896)
(GS == "ffff000ffff0ffffffff008f9300")  ==>  (CCD == 26880)
(GS == "ffff000ffff0ffffffff008f9300")  ==>  (CCS == 1)
(GS == "ffff000ffff0ffffffff008f9300")  ==>  (CS == "f000000f0000ffffffff008f9b00")
(GS == "ffff000ffff0ffffffff008f9300")  ==>  (DS == "000000000000ffffffff008f9300")
(GS == "ffff000ffff0ffffffff008f9300")  ==>  (EAX == -1)
(GS == "ffff000ffff0ffffffff008f9300")  ==>  (EFL == 71)
(GS == "ffff000ffff0ffffffff008f9300")  ==>  (EFL_2 == 1)
(GS == "ffff000ffff0ffffffff008f9300")  ==>  (EFL_6 == 1)
(GS == "ffff000ffff0ffffffff008f9300")  ==>  (EFL_9 == 0)
(GS == "ffff000ffff0ffffffff008f9300")  ==>  (EIP == 58036)
(GS == "ffff000ffff0ffffffff008f9300")  ==>  (ES == "f000000f0000ffffffff008f9300")
(GS == "ffff000ffff0ffffffff008f9300")  ==>  (II == 0)
(GS == "ffff000ffff0ffffffff008f9300")  ==>  (II == EFL_9)
(GS == "ffff000ffff0ffffffff008f9300")  ==>  (II == SMM)
(GS == "ffff000ffff0ffffffff008f9300")  ==>  (SS == "000000000000ffffffff008f9300")
(GS == "ffff000ffff0ffffffff008f9300")  ==>  (SS == DS)
(GS one of { "000000000000ffffffff008f9300", "c980000c9800ffffffff00809300" })  ==>  (CS one of { "c000000c0000ffffffff008f9b00", "f000000f0000ffffffff00809b00", "f000000f0000ffffffff008f9b00" })
(GS one of { "000000000000ffffffff008f9300", "c980000c9800ffffffff00809300" })  ==>  (EAX one of { -1, 0 })
(GS one of { "000000000000ffffffff008f9300", "c980000c9800ffffffff00809300" })  ==>  (EFL_2 one of { 0, 1 })
(GS one of { "000000000000ffffffff008f9300", "c980000c9800ffffffff00809300" })  ==>  (EFL_6 one of { 0, 1 })
(GS one of { "000000000000ffffffff008f9300", "c980000c9800ffffffff00809300" })  ==>  (EFL_9 one of { 0, 1 })
(GS one of { "000000000000ffffffff008f9300", "c980000c9800ffffffff00809300" })  ==>  (II one of { 0, 1 })
(GS one of { "000000000000ffffffff008f9300", "c980000c9800ffffffff00809300" })  ==>  (SS one of { "000000000000ffffffff00809300", "000000000000ffffffff008f9300" })
EAX one of { -1, 0 }
CPL == 0
II one of { 0, 1 }
A20 == 1
SMM == 0
CS one of { "c000000c0000ffffffff008f9b00", "f000000f0000ffffffff00809b00", "f000000f0000ffffffff008f9b00" }
SS one of { "000000000000ffffffff00809300", "000000000000ffffffff008f9300" }
GS one of { "000000000000ffffffff008f9300", "c980000c9800ffffffff00809300", "ffff000ffff0ffffffff008f9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "0000000000000000"
IDT == "00000000000003ff"
CR0 == 16
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
ADDR > EIP
II <= A20
II >= SMM
A20 >= EFL_2
A20 >= EFL_6
A20 >= EFL_9
SMM <= EFL_2
SMM <= EFL_6
SMM <= EFL_9
ES < CS
ES >= SS
ES > LDT
ES > TR
CS > SS
CS != DS
CS != GS
CS > LDT
CS > TR
SS <= DS
SS <= GS
SS > LDT
SS > TR
DS > LDT
DS > TR
GS > LDT
GS > TR
LDT < TR
GDT < IDT
EFL_2 >= EFL_6
===========================================================================
..iretw():::ENTER;condition="EFL_6==0"
===========================================================================
..iretw():::ENTER;condition="not(EFL_6==0)"
II == SMM
II == HLT
II == EFL_4
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_0
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_2
A20 == EFL_6
SS == DS
SS == GS
ADDR one of { 808242, 1036322 }
EAX == -1
EIP one of { 13765, 31864 }
EFL == 70
II == 0
ES one of { "000000000000ffffffff008f9300", "dc00000dc000ffffffff008f9300" }
CS one of { "c000000c0000ffffffff008f9b00", "f000000f0000ffffffff008f9b00" }
SS == "000000000000ffffffff008f9300"
CCS one of { 56320, 1610612736 }
CCD one of { 0, 3221254016L }
===========================================================================
..iretw():::ENTER;condition="D_EFL_6==0"
EAX == EBX
EAX == ECX
EAX == EDX
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_4
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_0
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == EFL_2
A20 == EFL_6
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SS == DS
SS == FS
ADDR == 1036896
EAX == -1
EIP == 58036
EFL == 71
CPL == 0
II == 0
A20 == 1
ES == "f000000f0000ffffffff008f9300"
CS == "f000000f0000ffffffff008f9b00"
SS == "000000000000ffffffff008f9300"
GS == "ffff000ffff0ffffffff008f9300"
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "0000000000000000"
IDT == "00000000000003ff"
CR0 == 16
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS == 1
CCD == 26880
CC0 == 0
EFER == 0
===========================================================================
..iretw():::ENTER;condition="not(D_EFL_6==0)"
EAX == EBX
EAX == ECX
EAX == EDX
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SMM == HLT
SMM == EFL_4
SMM == EFL_8
SMM == EFL_11
SMM == EFL_13
SMM == CR0_0
SMM == CR0_1
SMM == CR0_2
SMM == CR0_3
SMM == CR0_5
SMM == CR0_7
SMM == CR0_18
SMM == CR0_20
SMM == CR4_6
SMM == CR4_8
SMM == CR4_9
SMM == CR4_11
SMM == CR4_12
SS == FS
EAX one of { -1, 0 }
CPL == 0
II one of { 0, 1 }
A20 == 1
SMM == 0
CS one of { "c000000c0000ffffffff008f9b00", "f000000f0000ffffffff00809b00", "f000000f0000ffffffff008f9b00" }
SS one of { "000000000000ffffffff00809300", "000000000000ffffffff008f9300" }
GS one of { "000000000000ffffffff008f9300", "c980000c9800ffffffff00809300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "0000000000000000"
IDT == "00000000000003ff"
CR0 == 16
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
===========================================================================
..iretw():::EXIT
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_4
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_4)
II == orig(EFL_8)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_0)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_4
A20 == D_EFL_8
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
SS == FS
GS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CC0 == orig(CC0)
EFER == orig(EFER)
(ADDR == 825576)  <==>  (D_EFL_6 == 0)
(ADDR == 825576)  <==>  (GS == "ffff000ffff0ffffffff008f9300")
(ADDR == 825576)  <==>  (II == D_EFL_6)
(ADDR == 825576)  ==>  (A20 == D_CR0_0)
(ADDR == 825576)  ==>  (A20 == D_EFL_2)
(ADDR == 825576)  ==>  (A20 == D_EFL_9)
(ADDR == 825576)  ==>  (A20 == EFL_2)
(ADDR == 825576)  ==>  (A20 == orig(EFL_2))
(ADDR == 825576)  ==>  (A20 == orig(EFL_6))
(ADDR == 825576)  ==>  (CCD == 530)
(ADDR == 825576)  ==>  (CCS == 1)
(ADDR == 825576)  ==>  (CCS == orig(CCS))
(ADDR == 825576)  ==>  (CR0 == 16)
(ADDR == 825576)  ==>  (CR0 == orig(CR0))
(ADDR == 825576)  ==>  (CR0_0 == 0)
(ADDR == 825576)  ==>  (CS == "f000000f0000ffffffff008f9b00")
(ADDR == 825576)  ==>  (CS == orig(CS))
(ADDR == 825576)  ==>  (DS == "000000000000ffffffff008f9300")
(ADDR == 825576)  ==>  (D_CR0_0 == 1)
(ADDR == 825576)  ==>  (D_EFL_2 == 1)
(ADDR == 825576)  ==>  (D_EFL_9 == 1)
(ADDR == 825576)  ==>  (EAX == 27118)
(ADDR == 825576)  ==>  (EAX == EBX)
(ADDR == 825576)  ==>  (EBX == 27118)
(ADDR == 825576)  ==>  (ECX == 0)
(ADDR == 825576)  ==>  (EDX == 65535)
(ADDR == 825576)  ==>  (EFL == 6)
(ADDR == 825576)  ==>  (EFL_2 == 1)
(ADDR == 825576)  ==>  (EFL_6 == 0)
(ADDR == 825576)  ==>  (EIP == 53837)
(ADDR == 825576)  ==>  (ES == "f000000f0000ffffffff008f9300")
(ADDR == 825576)  ==>  (ES == orig(ES))
(ADDR == 825576)  ==>  (GDT == "0000000000000000")
(ADDR == 825576)  ==>  (GDT == orig(GDT))
(ADDR == 825576)  ==>  (IDT == "00000000000003ff")
(ADDR == 825576)  ==>  (IDT == orig(IDT))
(ADDR == 825576)  ==>  (II == CR0_0)
(ADDR == 825576)  ==>  (II == EFL_6)
(ADDR == 825576)  ==>  (II == orig(EFL_9))
(ADDR == 825576)  ==>  (II == orig(II))
(ADDR == 825576)  ==>  (SS == "000000000000ffffffff008f9300")
(ADDR == 825576)  ==>  (SS == DS)
(ADDR == 825576)  ==>  (SS == orig(DS))
(ADDR == 825576)  ==>  (SS == orig(SS))
(ADDR == 825576)  ==>  (orig(ADDR) == 1036896)
(ADDR == 825576)  ==>  (orig(CCD) == 26880)
(ADDR == 825576)  ==>  (orig(CCS) == 1)
(ADDR == 825576)  ==>  (orig(CS) == "f000000f0000ffffffff008f9b00")
(ADDR == 825576)  ==>  (orig(DS) == "000000000000ffffffff008f9300")
(ADDR == 825576)  ==>  (orig(EAX) == -1)
(ADDR == 825576)  ==>  (orig(EFL) == 71)
(ADDR == 825576)  ==>  (orig(EFL_2) == 1)
(ADDR == 825576)  ==>  (orig(EFL_6) == 1)
(ADDR == 825576)  ==>  (orig(EFL_9) == 0)
(ADDR == 825576)  ==>  (orig(EIP) == 58036)
(ADDR == 825576)  ==>  (orig(ES) == "f000000f0000ffffffff008f9300")
(ADDR == 825576)  ==>  (orig(II) == 0)
(ADDR == 825576)  ==>  (orig(SS) == "000000000000ffffffff008f9300")
(EBX one of { 0, 27118, 65282 })  <==>  (ECX one of { 0, 16, 33741 })
(EBX one of { 0, 27118, 65282 })  <==>  (EFL one of { 2, 6 })
(EBX one of { 0, 27118, 65282 })  <==>  (EFL_6 == 0)
(EBX one of { 0, 27118, 65282 })  <==>  (II == EFL_6)
(EBX one of { 0, 27118, 65282 })  ==>  (CR0 one of { 16, 17 })
(EBX one of { 0, 27118, 65282 })  ==>  (CR0_0 one of { 0, 1 })
(EBX one of { 0, 27118, 65282 })  ==>  (CS one of { "000800000000ffffffff00cf9b00", "f000000f0000ffffffff00809b00", "f000000f0000ffffffff008f9b00" })
(EBX one of { 0, 27118, 65282 })  ==>  (DS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300", "dc00000dc000ffffffff00809300" })
(EBX one of { 0, 27118, 65282 })  ==>  (D_CR0_0 one of { 1, 2 })
(EBX one of { 0, 27118, 65282 })  ==>  (D_EFL_2 one of { 1, 2 })
(EBX one of { 0, 27118, 65282 })  ==>  (D_EFL_6 one of { 0, 1 })
(EBX one of { 0, 27118, 65282 })  ==>  (D_EFL_9 one of { 0, 1 })
(EBX one of { 0, 27118, 65282 })  ==>  (EFL_2 one of { 0, 1 })
(EBX one of { 0, 27118, 65282 })  ==>  (GDT one of { "0000000000000000", "000f5e8000000037" })
(EBX one of { 0, 27118, 65282 })  ==>  (GS one of { "000000000000ffffffff008f9300", "c980000c9800ffffffff00809300", "ffff000ffff0ffffffff008f9300" })
(EBX one of { 0, 27118, 65282 })  ==>  (IDT one of { "00000000000003ff", "000f5ebe00000000" })
(EBX one of { 0, 27118, 65282 })  ==>  (SS one of { "000000000000ffffffff00809300", "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" })
(EBX one of { 0, 27118, 65282 })  ==>  (orig(CS) one of { "c000000c0000ffffffff008f9b00", "f000000f0000ffffffff00809b00", "f000000f0000ffffffff008f9b00" })
(EBX one of { 0, 27118, 65282 })  ==>  (orig(EAX) one of { -1, 0 })
(EBX one of { 0, 27118, 65282 })  ==>  (orig(EFL_2) one of { 0, 1 })
(EBX one of { 0, 27118, 65282 })  ==>  (orig(EFL_6) one of { 0, 1 })
(EBX one of { 0, 27118, 65282 })  ==>  (orig(EFL_9) one of { 0, 1 })
(EBX one of { 0, 27118, 65282 })  ==>  (orig(II) one of { 0, 1 })
(EBX one of { 0, 27118, 65282 })  ==>  (orig(SS) one of { "000000000000ffffffff00809300", "000000000000ffffffff008f9300" })
(EBX one of { 28014, 64886 })  <==>  (A20 == EFL_6)
(EBX one of { 28014, 64886 })  <==>  (CCS one of { 56320, 1610612736 })
(EBX one of { 28014, 64886 })  <==>  (ECX one of { 31819, 3221225472L })
(EBX one of { 28014, 64886 })  <==>  (EFL == 70)
(EBX one of { 28014, 64886 })  <==>  (EFL_6 == 1)
(EBX one of { 28014, 64886 })  <==>  (EIP one of { 21791, 53217 })
(EBX one of { 28014, 64886 })  <==>  (orig(CCS) one of { 56320, 1610612736 })
(EBX one of { 28014, 64886 })  ==>  (A20 == D_CR0_0)
(EBX one of { 28014, 64886 })  ==>  (A20 == D_EFL_2)
(EBX one of { 28014, 64886 })  ==>  (A20 == D_EFL_6)
(EBX one of { 28014, 64886 })  ==>  (A20 == D_EFL_9)
(EBX one of { 28014, 64886 })  ==>  (A20 == EFL_2)
(EBX one of { 28014, 64886 })  ==>  (A20 == orig(EFL_2))
(EBX one of { 28014, 64886 })  ==>  (A20 == orig(EFL_6))
(EBX one of { 28014, 64886 })  ==>  (ADDR one of { 1036406, 1042818 })
(EBX one of { 28014, 64886 })  ==>  (CCD == orig(CCD))
(EBX one of { 28014, 64886 })  ==>  (CCD one of { 0, 3221254016L })
(EBX one of { 28014, 64886 })  ==>  (CCS == orig(CCS))
(EBX one of { 28014, 64886 })  ==>  (CR0 == 16)
(EBX one of { 28014, 64886 })  ==>  (CR0 == orig(CR0))
(EBX one of { 28014, 64886 })  ==>  (CR0_0 == 0)
(EBX one of { 28014, 64886 })  ==>  (CS == orig(CS))
(EBX one of { 28014, 64886 })  ==>  (CS one of { "c000000c0000ffffffff008f9b00", "f000000f0000ffffffff008f9b00" })
(EBX one of { 28014, 64886 })  ==>  (DS == "000000000000ffffffff008f9300")
(EBX one of { 28014, 64886 })  ==>  (D_CR0_0 == 1)
(EBX one of { 28014, 64886 })  ==>  (D_EFL_2 == 1)
(EBX one of { 28014, 64886 })  ==>  (D_EFL_6 == 1)
(EBX one of { 28014, 64886 })  ==>  (D_EFL_9 == 1)
(EBX one of { 28014, 64886 })  ==>  (EAX one of { 0, 64886 })
(EBX one of { 28014, 64886 })  ==>  (EDX one of { 56320, 3221254016L })
(EBX one of { 28014, 64886 })  ==>  (EFL == orig(EFL))
(EBX one of { 28014, 64886 })  ==>  (EFL_2 == 1)
(EBX one of { 28014, 64886 })  ==>  (ES == orig(ES))
(EBX one of { 28014, 64886 })  ==>  (ES one of { "000000000000ffffffff008f9300", "dc00000dc000ffffffff008f9300" })
(EBX one of { 28014, 64886 })  ==>  (GDT == "0000000000000000")
(EBX one of { 28014, 64886 })  ==>  (GDT == orig(GDT))
(EBX one of { 28014, 64886 })  ==>  (GS == "000000000000ffffffff008f9300")
(EBX one of { 28014, 64886 })  ==>  (IDT == "00000000000003ff")
(EBX one of { 28014, 64886 })  ==>  (IDT == orig(IDT))
(EBX one of { 28014, 64886 })  ==>  (II == CR0_0)
(EBX one of { 28014, 64886 })  ==>  (II == orig(EFL_9))
(EBX one of { 28014, 64886 })  ==>  (II == orig(II))
(EBX one of { 28014, 64886 })  ==>  (SS == "000000000000ffffffff008f9300")
(EBX one of { 28014, 64886 })  ==>  (SS == DS)
(EBX one of { 28014, 64886 })  ==>  (SS == GS)
(EBX one of { 28014, 64886 })  ==>  (SS == orig(DS))
(EBX one of { 28014, 64886 })  ==>  (SS == orig(SS))
(EBX one of { 28014, 64886 })  ==>  (orig(ADDR) one of { 808242, 1036322 })
(EBX one of { 28014, 64886 })  ==>  (orig(CCD) one of { 0, 3221254016L })
(EBX one of { 28014, 64886 })  ==>  (orig(CS) one of { "c000000c0000ffffffff008f9b00", "f000000f0000ffffffff008f9b00" })
(EBX one of { 28014, 64886 })  ==>  (orig(DS) == "000000000000ffffffff008f9300")
(EBX one of { 28014, 64886 })  ==>  (orig(EAX) == -1)
(EBX one of { 28014, 64886 })  ==>  (orig(EFL) == 70)
(EBX one of { 28014, 64886 })  ==>  (orig(EFL_2) == 1)
(EBX one of { 28014, 64886 })  ==>  (orig(EFL_6) == 1)
(EBX one of { 28014, 64886 })  ==>  (orig(EFL_9) == 0)
(EBX one of { 28014, 64886 })  ==>  (orig(EIP) one of { 13765, 31864 })
(EBX one of { 28014, 64886 })  ==>  (orig(ES) one of { "000000000000ffffffff008f9300", "dc00000dc000ffffffff008f9300" })
(EBX one of { 28014, 64886 })  ==>  (orig(II) == 0)
(EBX one of { 28014, 64886 })  ==>  (orig(SS) == "000000000000ffffffff008f9300")
(GS one of { "000000000000ffffffff008f9300", "c980000c9800ffffffff00809300" })  <==>  (A20 == D_EFL_6)
(GS one of { "000000000000ffffffff008f9300", "c980000c9800ffffffff00809300" })  <==>  (D_EFL_6 == 1)
(GS one of { "000000000000ffffffff008f9300", "c980000c9800ffffffff00809300" })  <==>  (EFL_6 == orig(EFL_6))
(GS one of { "000000000000ffffffff008f9300", "c980000c9800ffffffff00809300" })  ==>  (CR0 one of { 16, 17 })
(GS one of { "000000000000ffffffff008f9300", "c980000c9800ffffffff00809300" })  ==>  (CR0_0 one of { 0, 1 })
(GS one of { "000000000000ffffffff008f9300", "c980000c9800ffffffff00809300" })  ==>  (DS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300", "dc00000dc000ffffffff00809300" })
(GS one of { "000000000000ffffffff008f9300", "c980000c9800ffffffff00809300" })  ==>  (D_CR0_0 one of { 1, 2 })
(GS one of { "000000000000ffffffff008f9300", "c980000c9800ffffffff00809300" })  ==>  (D_EFL_2 one of { 1, 2 })
(GS one of { "000000000000ffffffff008f9300", "c980000c9800ffffffff00809300" })  ==>  (D_EFL_9 one of { 0, 1 })
(GS one of { "000000000000ffffffff008f9300", "c980000c9800ffffffff00809300" })  ==>  (EFL one of { 2, 6, 70 })
(GS one of { "000000000000ffffffff008f9300", "c980000c9800ffffffff00809300" })  ==>  (EFL_2 one of { 0, 1 })
(GS one of { "000000000000ffffffff008f9300", "c980000c9800ffffffff00809300" })  ==>  (EFL_6 one of { 0, 1 })
(GS one of { "000000000000ffffffff008f9300", "c980000c9800ffffffff00809300" })  ==>  (GDT one of { "0000000000000000", "000f5e8000000037" })
(GS one of { "000000000000ffffffff008f9300", "c980000c9800ffffffff00809300" })  ==>  (IDT one of { "00000000000003ff", "000f5ebe00000000" })
(GS one of { "000000000000ffffffff008f9300", "c980000c9800ffffffff00809300" })  ==>  (SS one of { "000000000000ffffffff00809300", "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" })
(GS one of { "000000000000ffffffff008f9300", "c980000c9800ffffffff00809300" })  ==>  (orig(CS) one of { "c000000c0000ffffffff008f9b00", "f000000f0000ffffffff00809b00", "f000000f0000ffffffff008f9b00" })
(GS one of { "000000000000ffffffff008f9300", "c980000c9800ffffffff00809300" })  ==>  (orig(EAX) one of { -1, 0 })
(GS one of { "000000000000ffffffff008f9300", "c980000c9800ffffffff00809300" })  ==>  (orig(EFL_2) one of { 0, 1 })
(GS one of { "000000000000ffffffff008f9300", "c980000c9800ffffffff00809300" })  ==>  (orig(EFL_6) one of { 0, 1 })
(GS one of { "000000000000ffffffff008f9300", "c980000c9800ffffffff00809300" })  ==>  (orig(EFL_9) one of { 0, 1 })
(GS one of { "000000000000ffffffff008f9300", "c980000c9800ffffffff00809300" })  ==>  (orig(II) one of { 0, 1 })
(GS one of { "000000000000ffffffff008f9300", "c980000c9800ffffffff00809300" })  ==>  (orig(SS) one of { "000000000000ffffffff00809300", "000000000000ffffffff008f9300" })
EAX >= 0
EBX >= 0
EFL one of { 2, 6, 70 }
CPL == 0
II == 0
A20 == 1
SS one of { "000000000000ffffffff00809300", "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" }
DS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300", "dc00000dc000ffffffff00809300" }
GS one of { "000000000000ffffffff008f9300", "c980000c9800ffffffff00809300", "ffff000ffff0ffffffff008f9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_6 one of { 0, 1 }
CR0_0 one of { 0, 1 }
D_EFL_2 one of { 1, 2 }
D_EFL_6 one of { 0, 1 }
D_EFL_9 one of { 0, 1 }
D_CR0_0 one of { 1, 2 }
ADDR != EIP
ADDR != orig(ADDR)
ADDR > orig(EIP)
EAX >= orig(EAX)
EBX >= orig(EAX)
ECX >= orig(EAX)
EDX >= orig(EAX)
EIP != orig(ADDR)
EIP != orig(EIP)
II <= EFL_2
II <= EFL_6
II <= CR0_0
II < D_EFL_2
II <= D_EFL_6
II <= D_EFL_9
II < D_CR0_0
II <= orig(II)
II <= orig(EFL_2)
II <= orig(EFL_6)
II <= orig(EFL_9)
A20 >= EFL_2
A20 >= EFL_6
A20 >= CR0_0
A20 <= D_EFL_2
A20 >= D_EFL_6
A20 >= D_EFL_9
A20 <= D_CR0_0
A20 >= orig(II)
A20 >= orig(EFL_2)
A20 >= orig(EFL_6)
A20 >= orig(EFL_9)
ES != CS
ES >= SS
ES > LDT
ES > TR
ES < orig(CS)
ES >= orig(SS)
CS != SS
CS != DS
CS != GS
CS > LDT
CS > TR
CS != orig(ES)
CS <= orig(CS)
CS > orig(SS)
CS != orig(DS)
SS <= DS
SS > LDT
SS > TR
SS < orig(CS)
SS >= orig(SS)
SS <= orig(DS)
DS > LDT
DS > TR
DS < orig(CS)
DS >= orig(SS)
DS <= orig(DS)
GS > LDT
GS > TR
GS != orig(CS)
GS >= orig(SS)
LDT < TR
LDT < orig(ES)
LDT < orig(CS)
LDT < orig(SS)
LDT < orig(DS)
TR < orig(ES)
TR < orig(CS)
TR < orig(SS)
TR < orig(DS)
GDT < IDT
GDT >= orig(GDT)
GDT != orig(IDT)
IDT > orig(GDT)
IDT >= orig(IDT)
CR0 >= orig(CR0)
EFL_2 >= EFL_6
EFL_2 >= CR0_0
EFL_2 <= D_EFL_2
EFL_2 <= D_EFL_9
EFL_2 <= D_CR0_0
EFL_2 >= orig(EFL_2)
EFL_2 >= orig(EFL_6)
EFL_6 <= D_EFL_2
EFL_6 <= D_EFL_6
EFL_6 <= D_EFL_9
EFL_6 <= D_CR0_0
EFL_6 <= orig(EFL_2)
EFL_6 <= orig(EFL_6)
CR0_0 <= D_EFL_2
CR0_0 <= D_EFL_6
CR0_0 <= D_EFL_9
CR0_0 < D_CR0_0
CR0_0 <= orig(II)
D_EFL_2 >= D_EFL_6
D_EFL_2 >= D_EFL_9
D_EFL_2 <= D_CR0_0
D_EFL_2 >= orig(II)
D_EFL_2 >= orig(EFL_2)
D_EFL_2 >= orig(EFL_6)
D_EFL_2 >= orig(EFL_9)
D_EFL_6 <= D_CR0_0
D_EFL_6 >= orig(II)
D_EFL_6 >= orig(EFL_9)
D_EFL_9 <= D_CR0_0
D_EFL_9 >= orig(II)
D_EFL_9 >= orig(EFL_2)
D_EFL_9 >= orig(EFL_6)
D_EFL_9 != orig(EFL_9)
D_CR0_0 >= orig(II)
D_CR0_0 >= orig(EFL_2)
D_CR0_0 >= orig(EFL_6)
D_CR0_0 >= orig(EFL_9)
===========================================================================
..iretw():::EXIT;condition="EFL_6==0"
II == EFL_6
EBX one of { 0, 27118, 65282 }
ECX one of { 0, 16, 33741 }
EFL one of { 2, 6 }
CS one of { "000800000000ffffffff00cf9b00", "f000000f0000ffffffff00809b00", "f000000f0000ffffffff008f9b00" }
===========================================================================
..iretw():::EXIT;condition="not(EFL_6==0)"
EFL == orig(EFL)
II == CR0_0
II == orig(II)
II == orig(EFL_9)
A20 == EFL_2
A20 == EFL_6
A20 == D_EFL_2
A20 == D_EFL_6
A20 == D_EFL_9
A20 == D_CR0_0
A20 == orig(EFL_2)
A20 == orig(EFL_6)
ES == orig(ES)
CS == orig(CS)
SS == DS
SS == GS
SS == orig(SS)
SS == orig(DS)
SS == orig(FS)
SS == orig(GS)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CCS == orig(CCS)
CCD == orig(CCD)
ADDR one of { 1036406, 1042818 }
EAX one of { 0, 64886 }
EBX one of { 28014, 64886 }
ECX one of { 31819, 3221225472L }
EDX one of { 56320, 3221254016L }
EIP one of { 21791, 53217 }
EFL == 70
ES one of { "000000000000ffffffff008f9300", "dc00000dc000ffffffff008f9300" }
CS one of { "c000000c0000ffffffff008f9b00", "f000000f0000ffffffff008f9b00" }
SS == "000000000000ffffffff008f9300"
GDT == "0000000000000000"
IDT == "00000000000003ff"
CR0 == 16
CCS one of { 56320, 1610612736 }
CCD one of { 0, 3221254016L }
===========================================================================
..iretw():::EXIT;condition="D_EFL_6==0"
EAX == EBX
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_4
II == EFL_6
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_0
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == D_EFL_6
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_4)
II == orig(EFL_8)
II == orig(EFL_9)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_0)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == EFL_2
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(EFL_2)
A20 == orig(EFL_6)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == orig(ES)
CS == orig(CS)
SS == DS
SS == FS
SS == orig(SS)
SS == orig(DS)
SS == orig(FS)
GS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CC0 == orig(CC0)
EFER == orig(EFER)
ADDR == 825576
EAX == 27118
ECX == 0
EDX == 65535
EIP == 53837
EFL == 6
CPL == 0
II == 0
A20 == 1
ES == "f000000f0000ffffffff008f9300"
CS == "f000000f0000ffffffff008f9b00"
SS == "000000000000ffffffff008f9300"
GS == "ffff000ffff0ffffffff008f9300"
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "0000000000000000"
IDT == "00000000000003ff"
CR0 == 16
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS == 1
CCD == 530
CC0 == 0
EFER == 0
===========================================================================
..iretw():::EXIT;condition="not(D_EFL_6==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_4
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_4)
II == orig(EFL_8)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_0)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
SS == FS
GS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_6 == orig(EFL_6)
EAX >= 0
EBX >= 0
EFL one of { 2, 6, 70 }
CPL == 0
II == 0
A20 == 1
SS one of { "000000000000ffffffff00809300", "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" }
DS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300", "dc00000dc000ffffffff00809300" }
GS one of { "000000000000ffffffff008f9300", "c980000c9800ffffffff00809300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_6 one of { 0, 1 }
CR0_0 one of { 0, 1 }
D_EFL_2 one of { 1, 2 }
D_EFL_9 one of { 0, 1 }
D_CR0_0 one of { 1, 2 }
===========================================================================
..ja():::ENTER
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_8
II == EFL_9
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SS == DS
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_11 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= EFL_11
II <= CR0_0
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_11
A20 >= CR0_0
ES != CS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != FS
CS != GS
CS > LDT
CS > TR
SS >= FS
SS > LDT
SS > TR
FS <= GS
FS > LDT
FS > TR
GS > LDT
GS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_6
EFL_4 >= EFL_11
===========================================================================
..ja():::ENTER;condition="EFL_6==0"
===========================================================================
..ja():::ENTER;condition="not(EFL_6==0)"
II == EFL_11
FS == GS
FS one of { "0000000000000000ffff00009300", "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" }
===========================================================================
..ja():::ENTER;condition="D_EFL_6==0"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_4
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == EFL_2
A20 == EFL_6
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SS == DS
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL == 70
CPL == 0
II == 0
A20 == 1
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
CR0_0 one of { 0, 1 }
ADDR != EIP
II <= CR0_0
A20 >= CR0_0
ES != CS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != FS
CS != GS
CS > LDT
CS > TR
SS >= FS
SS > LDT
SS > TR
FS <= GS
FS > LDT
FS > TR
GS > LDT
GS > TR
LDT < TR
GDT != IDT
===========================================================================
..ja():::ENTER;condition="not(D_EFL_6==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_8
II == EFL_9
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SS == DS
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_11 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= EFL_11
II <= CR0_0
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_11
A20 >= CR0_0
ES != CS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != FS
CS != GS
CS > LDT
CS > TR
SS >= FS
SS > LDT
SS > TR
FS <= GS
FS > LDT
FS > TR
GS > LDT
GS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_6
EFL_4 >= EFL_11
===========================================================================
..ja():::EXIT
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_8
II == EFL_9
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_8)
II == orig(EFL_9)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_13
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CC0 == orig(CC0)
EFER == orig(EFER)
(D_EFL_6 == 0)  <==>  (A20 > D_EFL_6)
(D_EFL_6 == 0)  <==>  (D_EFL_6 < D_CR0_0)
(D_EFL_6 == 0)  <==>  (D_EFL_6 < orig(EFL_2))
(D_EFL_6 == 0)  <==>  (D_EFL_6 < orig(EFL_6))
(D_EFL_6 == 0)  <==>  (EFL_6 < orig(EFL_6))
(D_EFL_6 == 0)  <==>  (II == D_EFL_6)
(D_EFL_6 == 0)  ==>  (A20 <= D_EFL_4)
(D_EFL_6 == 0)  ==>  (A20 == D_CR0_0)
(D_EFL_6 == 0)  ==>  (A20 == D_EFL_11)
(D_EFL_6 == 0)  ==>  (A20 == orig(EFL_2))
(D_EFL_6 == 0)  ==>  (A20 == orig(EFL_6))
(D_EFL_6 == 0)  ==>  (A20 > EFL_11)
(D_EFL_6 == 0)  ==>  (A20 > EFL_6)
(D_EFL_6 == 0)  ==>  (A20 > orig(EFL_11))
(D_EFL_6 == 0)  ==>  (A20 > orig(EFL_4))
(D_EFL_6 == 0)  ==>  (A20 >= D_EFL_2)
(D_EFL_6 == 0)  ==>  (CCD != orig(CCD))
(D_EFL_6 == 0)  ==>  (CR0 == orig(CR0))
(D_EFL_6 == 0)  ==>  (CR0_0 <= D_EFL_4)
(D_EFL_6 == 0)  ==>  (CR0_0 <= orig(EFL_2))
(D_EFL_6 == 0)  ==>  (CR0_0 <= orig(EFL_6))
(D_EFL_6 == 0)  ==>  (CR0_0 == orig(CR0_0))
(D_EFL_6 == 0)  ==>  (CR0_0 >= D_EFL_6)
(D_EFL_6 == 0)  ==>  (CR0_0 >= orig(EFL_11))
(D_EFL_6 == 0)  ==>  (CR0_0 >= orig(EFL_4))
(D_EFL_6 == 0)  ==>  (CS == orig(CS))
(D_EFL_6 == 0)  ==>  (D_CR0_0 == 1)
(D_EFL_6 == 0)  ==>  (D_CR0_0 > orig(EFL_11))
(D_EFL_6 == 0)  ==>  (D_CR0_0 > orig(EFL_4))
(D_EFL_6 == 0)  ==>  (D_CR0_0 >= orig(CR0_0))
(D_EFL_6 == 0)  ==>  (D_EFL_11 == 1)
(D_EFL_6 == 0)  ==>  (D_EFL_11 > orig(EFL_11))
(D_EFL_6 == 0)  ==>  (D_EFL_11 > orig(EFL_4))
(D_EFL_6 == 0)  ==>  (D_EFL_2 <= D_CR0_0)
(D_EFL_6 == 0)  ==>  (D_EFL_2 <= D_EFL_11)
(D_EFL_6 == 0)  ==>  (D_EFL_2 <= D_EFL_4)
(D_EFL_6 == 0)  ==>  (D_EFL_2 <= orig(EFL_2))
(D_EFL_6 == 0)  ==>  (D_EFL_2 <= orig(EFL_6))
(D_EFL_6 == 0)  ==>  (D_EFL_2 >= D_EFL_6)
(D_EFL_6 == 0)  ==>  (D_EFL_2 >= orig(EFL_4))
(D_EFL_6 == 0)  ==>  (D_EFL_2 one of { 0, 1 })
(D_EFL_6 == 0)  ==>  (D_EFL_4 > D_EFL_6)
(D_EFL_6 == 0)  ==>  (D_EFL_4 > orig(EFL_11))
(D_EFL_6 == 0)  ==>  (D_EFL_4 > orig(EFL_4))
(D_EFL_6 == 0)  ==>  (D_EFL_4 >= D_CR0_0)
(D_EFL_6 == 0)  ==>  (D_EFL_4 >= D_EFL_11)
(D_EFL_6 == 0)  ==>  (D_EFL_4 >= orig(CR0_0))
(D_EFL_6 == 0)  ==>  (D_EFL_4 >= orig(EFL_2))
(D_EFL_6 == 0)  ==>  (D_EFL_4 one of { 1, 2 })
(D_EFL_6 == 0)  ==>  (D_EFL_6 < D_EFL_11)
(D_EFL_6 == 0)  ==>  (D_EFL_6 <= orig(CR0_0))
(D_EFL_6 == 0)  ==>  (EDX != orig(EBX))
(D_EFL_6 == 0)  ==>  (EFL != orig(EFL))
(D_EFL_6 == 0)  ==>  (EFL_11 < D_CR0_0)
(D_EFL_6 == 0)  ==>  (EFL_11 < D_EFL_11)
(D_EFL_6 == 0)  ==>  (EFL_11 < D_EFL_4)
(D_EFL_6 == 0)  ==>  (EFL_11 < orig(EFL_2))
(D_EFL_6 == 0)  ==>  (EFL_11 < orig(EFL_6))
(D_EFL_6 == 0)  ==>  (EFL_11 <= D_EFL_2)
(D_EFL_6 == 0)  ==>  (EFL_11 == 0)
(D_EFL_6 == 0)  ==>  (EFL_2 <= D_CR0_0)
(D_EFL_6 == 0)  ==>  (EFL_2 <= D_EFL_11)
(D_EFL_6 == 0)  ==>  (EFL_2 <= D_EFL_4)
(D_EFL_6 == 0)  ==>  (EFL_2 <= orig(EFL_2))
(D_EFL_6 == 0)  ==>  (EFL_2 <= orig(EFL_6))
(D_EFL_6 == 0)  ==>  (EFL_2 == D_EFL_2)
(D_EFL_6 == 0)  ==>  (EFL_2 >= D_EFL_6)
(D_EFL_6 == 0)  ==>  (EFL_2 >= EFL_11)
(D_EFL_6 == 0)  ==>  (EFL_2 >= orig(EFL_4))
(D_EFL_6 == 0)  ==>  (EFL_4 < D_EFL_4)
(D_EFL_6 == 0)  ==>  (EFL_4 <= orig(EFL_2))
(D_EFL_6 == 0)  ==>  (EFL_4 <= orig(EFL_6))
(D_EFL_6 == 0)  ==>  (EFL_4 >= D_EFL_6)
(D_EFL_6 == 0)  ==>  (EFL_4 >= EFL_11)
(D_EFL_6 == 0)  ==>  (EFL_4 >= EFL_6)
(D_EFL_6 == 0)  ==>  (EFL_4 >= orig(EFL_11))
(D_EFL_6 == 0)  ==>  (EFL_4 >= orig(EFL_4))
(D_EFL_6 == 0)  ==>  (EFL_6 < D_CR0_0)
(D_EFL_6 == 0)  ==>  (EFL_6 < D_EFL_11)
(D_EFL_6 == 0)  ==>  (EFL_6 < D_EFL_4)
(D_EFL_6 == 0)  ==>  (EFL_6 < orig(EFL_2))
(D_EFL_6 == 0)  ==>  (EFL_6 <= CR0_0)
(D_EFL_6 == 0)  ==>  (EFL_6 <= orig(CR0_0))
(D_EFL_6 == 0)  ==>  (EFL_6 == 0)
(D_EFL_6 == 0)  ==>  (EIP != orig(ADDR))
(D_EFL_6 == 0)  ==>  (EIP != orig(EIP))
(D_EFL_6 == 0)  ==>  (ES >= orig(ES))
(D_EFL_6 == 0)  ==>  (FS == orig(FS))
(D_EFL_6 == 0)  ==>  (GS == orig(GS))
(D_EFL_6 == 0)  ==>  (GS >= orig(FS))
(D_EFL_6 == 0)  ==>  (II < D_CR0_0)
(D_EFL_6 == 0)  ==>  (II < D_EFL_11)
(D_EFL_6 == 0)  ==>  (II < D_EFL_4)
(D_EFL_6 == 0)  ==>  (II < orig(EFL_2))
(D_EFL_6 == 0)  ==>  (II < orig(EFL_6))
(D_EFL_6 == 0)  ==>  (II == EFL_11)
(D_EFL_6 == 0)  ==>  (II == EFL_6)
(D_EFL_6 == 0)  ==>  (II == orig(EFL_11))
(D_EFL_6 == 0)  ==>  (II == orig(EFL_4))
(D_EFL_6 == 0)  ==>  (SS == DS)
(D_EFL_6 == 0)  ==>  (SS == orig(SS))
(D_EFL_6 == 0)  ==>  (SS >= orig(FS))
(D_EFL_6 == 0)  ==>  (orig(EFL) == 70)
(D_EFL_6 == 0)  ==>  (orig(EFL_11) <= orig(CR0_0))
(D_EFL_6 == 0)  ==>  (orig(EFL_11) == 0)
(D_EFL_6 == 0)  ==>  (orig(EFL_2) == 1)
(D_EFL_6 == 0)  ==>  (orig(EFL_2) > orig(EFL_11))
(D_EFL_6 == 0)  ==>  (orig(EFL_2) > orig(EFL_4))
(D_EFL_6 == 0)  ==>  (orig(EFL_2) >= orig(CR0_0))
(D_EFL_6 == 0)  ==>  (orig(EFL_4) < orig(EFL_6))
(D_EFL_6 == 0)  ==>  (orig(EFL_4) <= orig(CR0_0))
(D_EFL_6 == 0)  ==>  (orig(EFL_4) == 0)
(D_EFL_6 == 0)  ==>  (orig(EFL_6) == 1)
(D_EFL_6 == 0)  ==>  (orig(EFL_6) > orig(EFL_11))
(D_EFL_6 == 0)  ==>  (orig(EFL_6) >= orig(CR0_0))
(D_EFL_6 one of { 1, 2 })  <==>  (A20 <= D_EFL_6)
(D_EFL_6 one of { 1, 2 })  <==>  (D_EFL_6 >= D_CR0_0)
(D_EFL_6 one of { 1, 2 })  <==>  (D_EFL_6 >= orig(EFL_2))
(D_EFL_6 one of { 1, 2 })  <==>  (D_EFL_6 >= orig(EFL_6))
(D_EFL_6 one of { 1, 2 })  <==>  (EFL_6 >= orig(EFL_6))
(D_EFL_6 one of { 1, 2 })  <==>  (II < D_EFL_6)
(D_EFL_6 one of { 1, 2 })  ==>  (CR0_0 <= D_EFL_6)
(D_EFL_6 one of { 1, 2 })  ==>  (D_CR0_0 one of { 0, 1 })
(D_EFL_6 one of { 1, 2 })  ==>  (D_EFL_11 one of { 0, 1, 2 })
(D_EFL_6 one of { 1, 2 })  ==>  (D_EFL_2 >= orig(EFL_6))
(D_EFL_6 one of { 1, 2 })  ==>  (D_EFL_2 one of { 0, 1, 2 })
(D_EFL_6 one of { 1, 2 })  ==>  (D_EFL_4 one of { 0, 1, 2 })
(D_EFL_6 one of { 1, 2 })  ==>  (D_EFL_6 >= orig(CR0_0))
(D_EFL_6 one of { 1, 2 })  ==>  (EFL_11 one of { 0, 1 })
(D_EFL_6 one of { 1, 2 })  ==>  (EFL_2 <= D_EFL_6)
(D_EFL_6 one of { 1, 2 })  ==>  (EFL_2 >= orig(EFL_6))
(D_EFL_6 one of { 1, 2 })  ==>  (EFL_4 <= D_EFL_6)
(D_EFL_6 one of { 1, 2 })  ==>  (EFL_6 one of { 0, 1 })
(D_EFL_6 one of { 1, 2 })  ==>  (orig(EFL) >= 2)
(D_EFL_6 one of { 1, 2 })  ==>  (orig(EFL_11) one of { 0, 1 })
(D_EFL_6 one of { 1, 2 })  ==>  (orig(EFL_2) one of { 0, 1 })
(D_EFL_6 one of { 1, 2 })  ==>  (orig(EFL_4) one of { 0, 1 })
(D_EFL_6 one of { 1, 2 })  ==>  (orig(EFL_6) one of { 0, 1 })
(EFL_6 == 0)  <==>  (A20 > EFL_6)
(EFL_6 == 0)  <==>  (EFL_4 >= EFL_6)
(EFL_6 == 0)  <==>  (EFL_6 < D_CR0_0)
(EFL_6 == 0)  <==>  (EFL_6 <= EFL_11)
(EFL_6 == 0)  <==>  (EFL_6 <= orig(EFL_11))
(EFL_6 == 0)  <==>  (II == EFL_6)
(EFL_6 == 0)  ==>  (A20 == D_CR0_0)
(EFL_6 == 0)  ==>  (A20 >= D_EFL_6)
(EFL_6 == 0)  ==>  (CCD >= 1)
(EFL_6 == 0)  ==>  (CR0 == orig(CR0))
(EFL_6 == 0)  ==>  (CR0_0 == orig(CR0_0))
(EFL_6 == 0)  ==>  (CS == orig(CS))
(EFL_6 == 0)  ==>  (D_CR0_0 == 1)
(EFL_6 == 0)  ==>  (D_CR0_0 >= orig(CR0_0))
(EFL_6 == 0)  ==>  (D_CR0_0 >= orig(EFL_2))
(EFL_6 == 0)  ==>  (D_EFL_11 one of { 0, 1, 2 })
(EFL_6 == 0)  ==>  (D_EFL_2 one of { 0, 1, 2 })
(EFL_6 == 0)  ==>  (D_EFL_4 one of { 0, 1, 2 })
(EFL_6 == 0)  ==>  (D_EFL_6 != orig(EFL_6))
(EFL_6 == 0)  ==>  (D_EFL_6 <= D_CR0_0)
(EFL_6 == 0)  ==>  (D_EFL_6 one of { 0, 1 })
(EFL_6 == 0)  ==>  (EFL >= 2)
(EFL_6 == 0)  ==>  (EFL_11 one of { 0, 1 })
(EFL_6 == 0)  ==>  (EFL_2 <= D_CR0_0)
(EFL_6 == 0)  ==>  (EFL_2 one of { 0, 1 })
(EFL_6 == 0)  ==>  (EFL_4 one of { 0, 1 })
(EFL_6 == 0)  ==>  (EFL_6 <= CR0_0)
(EFL_6 == 0)  ==>  (EFL_6 <= D_EFL_4)
(EFL_6 == 0)  ==>  (EFL_6 <= orig(CR0_0))
(EFL_6 == 0)  ==>  (EFL_6 <= orig(EFL_2))
(EFL_6 == 0)  ==>  (EFL_6 <= orig(EFL_4))
(EFL_6 == 0)  ==>  (EFL_6 <= orig(EFL_6))
(EFL_6 == 0)  ==>  (FS == orig(FS))
(EFL_6 == 0)  ==>  (GS == orig(GS))
(EFL_6 == 0)  ==>  (GS >= orig(FS))
(EFL_6 == 0)  ==>  (II < D_CR0_0)
(EFL_6 == 0)  ==>  (SS == DS)
(EFL_6 == 0)  ==>  (SS == orig(SS))
(EFL_6 == 0)  ==>  (SS >= orig(FS))
(EFL_6 == 0)  ==>  (orig(EFL_11) one of { 0, 1 })
(EFL_6 == 1)  <==>  (A20 == EFL_6)
(EFL_6 == 1)  <==>  (EFL_4 < EFL_6)
(EFL_6 == 1)  <==>  (EFL_6 > EFL_11)
(EFL_6 == 1)  <==>  (EFL_6 > orig(EFL_11))
(EFL_6 == 1)  <==>  (EFL_6 >= D_CR0_0)
(EFL_6 == 1)  <==>  (II < EFL_6)
(EFL_6 == 1)  ==>  (A20 <= D_EFL_2)
(EFL_6 == 1)  ==>  (A20 <= D_EFL_6)
(EFL_6 == 1)  ==>  (A20 == D_EFL_11)
(EFL_6 == 1)  ==>  (A20 == EFL_2)
(EFL_6 == 1)  ==>  (A20 > EFL_11)
(EFL_6 == 1)  ==>  (A20 > EFL_4)
(EFL_6 == 1)  ==>  (A20 > orig(EFL_11))
(EFL_6 == 1)  ==>  (A20 >= D_EFL_4)
(EFL_6 == 1)  ==>  (CCD one of { 0, 22215 })
(EFL_6 == 1)  ==>  (CR0_0 <= D_EFL_2)
(EFL_6 == 1)  ==>  (CR0_0 <= D_EFL_6)
(EFL_6 == 1)  ==>  (CR0_0 >= orig(EFL_11))
(EFL_6 == 1)  ==>  (DS >= GS)
(EFL_6 == 1)  ==>  (DS >= orig(GS))
(EFL_6 == 1)  ==>  (D_CR0_0 one of { 0, 1 })
(EFL_6 == 1)  ==>  (D_EFL_11 == 1)
(EFL_6 == 1)  ==>  (D_EFL_11 > orig(EFL_11))
(EFL_6 == 1)  ==>  (D_EFL_11 >= D_CR0_0)
(EFL_6 == 1)  ==>  (D_EFL_11 >= orig(EFL_4))
(EFL_6 == 1)  ==>  (D_EFL_2 <= D_EFL_6)
(EFL_6 == 1)  ==>  (D_EFL_2 > orig(EFL_11))
(EFL_6 == 1)  ==>  (D_EFL_2 >= D_CR0_0)
(EFL_6 == 1)  ==>  (D_EFL_2 >= D_EFL_11)
(EFL_6 == 1)  ==>  (D_EFL_2 >= D_EFL_4)
(EFL_6 == 1)  ==>  (D_EFL_2 >= orig(CR0_0))
(EFL_6 == 1)  ==>  (D_EFL_2 >= orig(EFL_2))
(EFL_6 == 1)  ==>  (D_EFL_2 >= orig(EFL_4))
(EFL_6 == 1)  ==>  (D_EFL_2 >= orig(EFL_6))
(EFL_6 == 1)  ==>  (D_EFL_2 one of { 1, 2 })
(EFL_6 == 1)  ==>  (D_EFL_4 != orig(EFL_4))
(EFL_6 == 1)  ==>  (D_EFL_4 <= D_EFL_11)
(EFL_6 == 1)  ==>  (D_EFL_4 <= D_EFL_6)
(EFL_6 == 1)  ==>  (D_EFL_4 >= orig(EFL_11))
(EFL_6 == 1)  ==>  (D_EFL_4 one of { 0, 1 })
(EFL_6 == 1)  ==>  (D_EFL_6 > orig(EFL_11))
(EFL_6 == 1)  ==>  (D_EFL_6 > orig(EFL_4))
(EFL_6 == 1)  ==>  (D_EFL_6 >= D_CR0_0)
(EFL_6 == 1)  ==>  (D_EFL_6 >= D_EFL_11)
(EFL_6 == 1)  ==>  (D_EFL_6 >= orig(CR0_0))
(EFL_6 == 1)  ==>  (D_EFL_6 >= orig(EFL_2))
(EFL_6 == 1)  ==>  (D_EFL_6 >= orig(EFL_6))
(EFL_6 == 1)  ==>  (D_EFL_6 one of { 1, 2 })
(EFL_6 == 1)  ==>  (EFL == 70)
(EFL_6 == 1)  ==>  (EFL_11 < D_EFL_11)
(EFL_6 == 1)  ==>  (EFL_11 < D_EFL_2)
(EFL_6 == 1)  ==>  (EFL_11 < D_EFL_6)
(EFL_6 == 1)  ==>  (EFL_11 <= orig(EFL_4))
(EFL_6 == 1)  ==>  (EFL_11 <= orig(EFL_6))
(EFL_6 == 1)  ==>  (EFL_11 == 0)
(EFL_6 == 1)  ==>  (EFL_2 <= D_EFL_6)
(EFL_6 == 1)  ==>  (EFL_2 == 1)
(EFL_6 == 1)  ==>  (EFL_2 > EFL_11)
(EFL_6 == 1)  ==>  (EFL_2 > EFL_4)
(EFL_6 == 1)  ==>  (EFL_2 > orig(EFL_11))
(EFL_6 == 1)  ==>  (EFL_2 >= CR0_0)
(EFL_6 == 1)  ==>  (EFL_2 >= D_CR0_0)
(EFL_6 == 1)  ==>  (EFL_2 >= D_EFL_4)
(EFL_6 == 1)  ==>  (EFL_2 >= orig(CR0_0))
(EFL_6 == 1)  ==>  (EFL_2 >= orig(EFL_2))
(EFL_6 == 1)  ==>  (EFL_2 >= orig(EFL_4))
(EFL_6 == 1)  ==>  (EFL_2 >= orig(EFL_6))
(EFL_6 == 1)  ==>  (EFL_4 < D_EFL_11)
(EFL_6 == 1)  ==>  (EFL_4 < D_EFL_2)
(EFL_6 == 1)  ==>  (EFL_4 < D_EFL_6)
(EFL_6 == 1)  ==>  (EFL_4 <= CR0_0)
(EFL_6 == 1)  ==>  (EFL_4 <= orig(CR0_0))
(EFL_6 == 1)  ==>  (EFL_4 <= orig(EFL_2))
(EFL_6 == 1)  ==>  (EFL_4 <= orig(EFL_4))
(EFL_6 == 1)  ==>  (EFL_4 <= orig(EFL_6))
(EFL_6 == 1)  ==>  (EFL_4 == 0)
(EFL_6 == 1)  ==>  (EFL_6 >= CR0_0)
(EFL_6 == 1)  ==>  (EFL_6 >= D_EFL_4)
(EFL_6 == 1)  ==>  (EFL_6 >= orig(CR0_0))
(EFL_6 == 1)  ==>  (EFL_6 >= orig(EFL_2))
(EFL_6 == 1)  ==>  (EFL_6 >= orig(EFL_4))
(EFL_6 == 1)  ==>  (EFL_6 >= orig(EFL_6))
(EFL_6 == 1)  ==>  (EIP != orig(EIP))
(EFL_6 == 1)  ==>  (EIP <= orig(ADDR))
(EFL_6 == 1)  ==>  (ES >= GS)
(EFL_6 == 1)  ==>  (ES >= orig(ES))
(EFL_6 == 1)  ==>  (ES >= orig(GS))
(EFL_6 == 1)  ==>  (FS == GS)
(EFL_6 == 1)  ==>  (FS one of { "0000000000000000ffff00009300", "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" })
(EFL_6 == 1)  ==>  (GS <= orig(ES))
(EFL_6 == 1)  ==>  (GS <= orig(FS))
(EFL_6 == 1)  ==>  (GS <= orig(SS))
(EFL_6 == 1)  ==>  (GS one of { "0000000000000000ffff00009300", "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" })
(EFL_6 == 1)  ==>  (II < D_EFL_11)
(EFL_6 == 1)  ==>  (II < D_EFL_2)
(EFL_6 == 1)  ==>  (II < D_EFL_6)
(EFL_6 == 1)  ==>  (II < EFL_2)
(EFL_6 == 1)  ==>  (II == EFL_11)
(EFL_6 == 1)  ==>  (II == EFL_4)
(EFL_6 == 1)  ==>  (II == orig(EFL_11))
(EFL_6 == 1)  ==>  (SS >= GS)
(EFL_6 == 1)  ==>  (orig(EFL_11) <= orig(CR0_0))
(EFL_6 == 1)  ==>  (orig(EFL_11) == 0)
(EFL_6 == 1)  ==>  (orig(EFL_2) >= orig(EFL_11))
(EFL_6 == 1)  ==>  (orig(EFL_6) >= orig(EFL_11))
(EFL_6 == 1)  ==>  (orig(ES) >= orig(GS))
(EFL_6 == 1)  ==>  (orig(FS) == orig(GS))
(EFL_6 == 1)  ==>  (orig(FS) one of { "0000000000000000ffff00009300", "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" })
(EFL_6 == 1)  ==>  (orig(GS) one of { "0000000000000000ffff00009300", "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" })
(EFL_6 == 1)  ==>  (orig(SS) >= orig(GS))
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_11 one of { 0, 1 }
CR0_0 one of { 0, 1 }
D_EFL_2 one of { 0, 1, 2 }
D_EFL_4 one of { 0, 1, 2 }
D_EFL_6 one of { 0, 1, 2 }
D_EFL_11 one of { 0, 1, 2 }
D_CR0_0 one of { 0, 1 }
ADDR != EIP
ADDR != orig(ADDR)
ADDR != orig(EIP)
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= EFL_11
II <= CR0_0
II <= D_EFL_2
II <= D_EFL_4
II <= D_EFL_6
II <= D_EFL_11
II <= D_CR0_0
II <= orig(EFL_2)
II <= orig(EFL_4)
II <= orig(EFL_6)
II <= orig(EFL_11)
II <= orig(CR0_0)
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_11
A20 >= CR0_0
A20 >= D_CR0_0
A20 >= orig(EFL_2)
A20 >= orig(EFL_4)
A20 >= orig(EFL_6)
A20 >= orig(EFL_11)
A20 >= orig(CR0_0)
ES != CS
ES >= FS
ES > LDT
ES > TR
ES != orig(CS)
ES >= orig(FS)
CS != SS
CS != DS
CS != FS
CS != GS
CS > LDT
CS > TR
CS != orig(ES)
CS >= orig(CS)
CS != orig(SS)
CS != orig(FS)
CS != orig(GS)
SS <= DS
SS >= FS
SS > LDT
SS > TR
SS != orig(CS)
SS <= orig(SS)
DS >= FS
DS > LDT
DS > TR
DS != orig(CS)
DS >= orig(SS)
DS >= orig(FS)
FS <= GS
FS > LDT
FS > TR
FS <= orig(ES)
FS != orig(CS)
FS <= orig(SS)
FS <= orig(FS)
FS <= orig(GS)
GS > LDT
GS > TR
GS != orig(CS)
GS <= orig(GS)
LDT < TR
LDT < orig(ES)
LDT < orig(CS)
LDT < orig(SS)
LDT < orig(FS)
LDT < orig(GS)
TR < orig(ES)
TR < orig(CS)
TR < orig(SS)
TR < orig(FS)
TR < orig(GS)
GDT != IDT
CR0 <= orig(CR0)
EFL_2 >= EFL_6
EFL_2 <= D_EFL_2
EFL_2 >= orig(EFL_11)
EFL_4 <= D_EFL_4
EFL_4 <= D_EFL_11
EFL_4 <= D_CR0_0
EFL_6 <= D_EFL_2
EFL_6 <= D_EFL_6
EFL_6 <= D_EFL_11
EFL_11 <= CR0_0
EFL_11 <= D_EFL_4
EFL_11 <= D_EFL_6
EFL_11 <= D_EFL_11
EFL_11 <= D_CR0_0
EFL_11 <= orig(EFL_2)
EFL_11 <= orig(CR0_0)
CR0_0 <= D_EFL_11
CR0_0 <= D_CR0_0
CR0_0 <= orig(CR0_0)
D_EFL_2 >= orig(EFL_11)
D_EFL_4 >= orig(EFL_6)
D_EFL_6 >= orig(EFL_4)
D_EFL_6 >= orig(EFL_11)
D_EFL_11 >= orig(EFL_2)
D_EFL_11 >= orig(EFL_6)
D_EFL_11 != orig(EFL_11)
D_EFL_11 >= orig(CR0_0)
D_CR0_0 >= orig(EFL_4)
D_CR0_0 >= orig(EFL_6)
D_CR0_0 >= orig(EFL_11)
===========================================================================
..ja():::EXIT;condition="EFL_6==0"
II == EFL_6
A20 == D_CR0_0
CS == orig(CS)
SS == DS
SS == orig(SS)
SS == orig(DS)
FS == orig(FS)
GS == orig(GS)
CR0 == orig(CR0)
CR0_0 == orig(CR0_0)
CCD >= 1
D_EFL_6 one of { 0, 1 }
A20 >= D_EFL_6
D_EFL_6 != orig(EFL_6)
===========================================================================
..ja():::EXIT;condition="not(EFL_6==0)"
II == EFL_4
II == EFL_11
II == orig(EFL_11)
A20 == EFL_2
A20 == EFL_6
A20 == D_EFL_11
FS == GS
EFL == 70
FS one of { "0000000000000000ffff00009300", "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" }
CCD one of { 0, 22215 }
D_EFL_2 one of { 1, 2 }
D_EFL_4 one of { 0, 1 }
D_EFL_6 one of { 1, 2 }
EIP <= orig(ADDR)
EIP != orig(EIP)
II < D_EFL_2
II < D_EFL_6
A20 <= D_EFL_2
A20 >= D_EFL_4
A20 <= D_EFL_6
ES >= orig(ES)
CR0_0 <= D_EFL_2
CR0_0 <= D_EFL_6
D_EFL_2 >= D_EFL_4
D_EFL_2 <= D_EFL_6
D_EFL_2 >= D_CR0_0
D_EFL_2 >= orig(EFL_2)
D_EFL_2 >= orig(EFL_4)
D_EFL_2 >= orig(EFL_6)
D_EFL_2 >= orig(CR0_0)
D_EFL_4 <= D_EFL_6
D_EFL_4 != orig(EFL_4)
D_EFL_6 >= D_CR0_0
D_EFL_6 >= orig(EFL_2)
D_EFL_6 > orig(EFL_4)
D_EFL_6 >= orig(EFL_6)
D_EFL_6 >= orig(CR0_0)
===========================================================================
..ja():::EXIT;condition="D_EFL_6==0"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_6
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == D_EFL_6
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_4)
II == orig(EFL_8)
II == orig(EFL_9)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(EFL_2)
A20 == orig(EFL_6)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
CS == orig(CS)
SS == DS
SS == orig(SS)
SS == orig(DS)
FS == orig(FS)
GS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == D_EFL_2
CR0_0 == orig(CR0_0)
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
CR0_0 one of { 0, 1 }
D_EFL_4 one of { 1, 2 }
ADDR != EIP
ADDR != orig(ADDR)
ADDR != orig(EIP)
EDX != orig(EBX)
EIP != orig(ADDR)
EIP != orig(EIP)
EFL != orig(EFL)
II <= EFL_2
II <= EFL_4
II <= CR0_0
II < D_EFL_4
A20 >= EFL_2
A20 >= EFL_4
A20 >= CR0_0
A20 <= D_EFL_4
ES != CS
ES >= FS
ES > LDT
ES > TR
ES >= orig(ES)
CS != SS
CS != FS
CS != GS
CS > LDT
CS > TR
CS != orig(ES)
SS >= FS
SS > LDT
SS > TR
FS <= GS
FS > LDT
FS > TR
FS <= orig(ES)
GS > LDT
GS > TR
LDT < TR
LDT < orig(ES)
TR < orig(ES)
GDT != IDT
CCD != orig(CCD)
EFL_2 <= D_EFL_4
EFL_4 < D_EFL_4
CR0_0 <= D_EFL_4
===========================================================================
..ja():::EXIT;condition="not(D_EFL_6==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_8
II == EFL_9
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_8)
II == orig(EFL_9)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_13
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CC0 == orig(CC0)
EFER == orig(EFER)
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_11 one of { 0, 1 }
CR0_0 one of { 0, 1 }
D_EFL_2 one of { 0, 1, 2 }
D_EFL_4 one of { 0, 1, 2 }
D_EFL_6 one of { 1, 2 }
D_EFL_11 one of { 0, 1, 2 }
D_CR0_0 one of { 0, 1 }
ADDR != EIP
ADDR != orig(ADDR)
ADDR != orig(EIP)
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= EFL_11
II <= CR0_0
II <= D_EFL_2
II <= D_EFL_4
II < D_EFL_6
II <= D_EFL_11
II <= D_CR0_0
II <= orig(EFL_2)
II <= orig(EFL_4)
II <= orig(EFL_6)
II <= orig(EFL_11)
II <= orig(CR0_0)
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_11
A20 >= CR0_0
A20 <= D_EFL_6
A20 >= D_CR0_0
A20 >= orig(EFL_2)
A20 >= orig(EFL_4)
A20 >= orig(EFL_6)
A20 >= orig(EFL_11)
A20 >= orig(CR0_0)
ES != CS
ES >= FS
ES > LDT
ES > TR
ES != orig(CS)
ES >= orig(FS)
CS != SS
CS != DS
CS != FS
CS != GS
CS > LDT
CS > TR
CS != orig(ES)
CS >= orig(CS)
CS != orig(SS)
CS != orig(FS)
CS != orig(GS)
SS <= DS
SS >= FS
SS > LDT
SS > TR
SS != orig(CS)
SS <= orig(SS)
DS >= FS
DS > LDT
DS > TR
DS != orig(CS)
DS >= orig(SS)
DS >= orig(FS)
FS <= GS
FS > LDT
FS > TR
FS <= orig(ES)
FS != orig(CS)
FS <= orig(SS)
FS <= orig(FS)
FS <= orig(GS)
GS > LDT
GS > TR
GS != orig(CS)
GS <= orig(GS)
LDT < TR
LDT < orig(ES)
LDT < orig(CS)
LDT < orig(SS)
LDT < orig(FS)
LDT < orig(GS)
TR < orig(ES)
TR < orig(CS)
TR < orig(SS)
TR < orig(FS)
TR < orig(GS)
GDT != IDT
CR0 <= orig(CR0)
EFL_2 >= EFL_6
EFL_2 <= D_EFL_2
EFL_2 <= D_EFL_6
EFL_2 >= orig(EFL_6)
EFL_2 >= orig(EFL_11)
EFL_4 <= D_EFL_4
EFL_4 <= D_EFL_6
EFL_4 <= D_EFL_11
EFL_4 <= D_CR0_0
EFL_6 <= D_EFL_2
EFL_6 <= D_EFL_6
EFL_6 <= D_EFL_11
EFL_6 >= orig(EFL_6)
EFL_11 <= CR0_0
EFL_11 <= D_EFL_4
EFL_11 <= D_EFL_6
EFL_11 <= D_EFL_11
EFL_11 <= D_CR0_0
EFL_11 <= orig(EFL_2)
EFL_11 <= orig(CR0_0)
CR0_0 <= D_EFL_6
CR0_0 <= D_EFL_11
CR0_0 <= D_CR0_0
CR0_0 <= orig(CR0_0)
D_EFL_2 >= orig(EFL_6)
D_EFL_2 >= orig(EFL_11)
D_EFL_4 >= orig(EFL_6)
D_EFL_6 >= D_CR0_0
D_EFL_6 >= orig(EFL_2)
D_EFL_6 >= orig(EFL_4)
D_EFL_6 >= orig(EFL_6)
D_EFL_6 >= orig(EFL_11)
D_EFL_6 >= orig(CR0_0)
D_EFL_11 >= orig(EFL_2)
D_EFL_11 >= orig(EFL_6)
D_EFL_11 != orig(EFL_11)
D_EFL_11 >= orig(CR0_0)
D_CR0_0 >= orig(EFL_4)
D_CR0_0 >= orig(EFL_6)
D_CR0_0 >= orig(EFL_11)
===========================================================================
..jae():::ENTER
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
FS == GS
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= CR0_0
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= CR0_0
ES != CS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != DS
CS != FS
CS > LDT
CS > TR
SS <= DS
SS >= FS
SS > LDT
SS > TR
DS >= FS
DS > LDT
DS > TR
FS > LDT
FS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_6
EFL_4 <= CR0_0
===========================================================================
..jae():::ENTER;condition="EFL_6==0"
EFL_6 <= CR0_0
===========================================================================
..jae():::ENTER;condition="not(EFL_6==0)"
SS == DS
FS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00c09300", "001000000000ffffffff00cf9300" }
ADDR > EIP
EAX <= EBX
EFL_2 >= EFL_4
===========================================================================
..jae():::ENTER;condition="D_EFL_6==0"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_4
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == EFL_2
A20 == EFL_6
A20 == CR0_0
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
ES == SS
ES == DS
ES == FS
ES == GS
ADDR one of { 68659, 957228, 133936720 }
EAX one of { 1, 28412, 132989296 }
EBX one of { -1, 4161978000L }
ECX one of { 0, 162741, 459776 }
EDX one of { -1, 28540, 425684 }
EIP one of { 68652, 957209, 133936774 }
EFL == 70
CPL == 0
II == 0
A20 == 1
ES == "001000000000ffffffff00cf9300"
CS one of { "000800000000ffffffff00cf9a00", "000800000000ffffffff00cf9b00" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000910800000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 == 17
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS one of { 0, 1, 879312 }
CCD == 0
CC0 == 0
EFER == 0
===========================================================================
..jae():::ENTER;condition="not(D_EFL_6==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
FS == GS
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= CR0_0
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= CR0_0
ES != CS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != DS
CS != FS
CS > LDT
CS > TR
SS <= DS
SS >= FS
SS > LDT
SS > TR
DS >= FS
DS > LDT
DS > TR
FS > LDT
FS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_6
EFL_4 <= CR0_0
===========================================================================
..jae():::EXIT
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_8)
II == orig(EFL_9)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_8
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
SS == DS
SS == orig(SS)
FS == GS
FS == orig(FS)
FS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CC0 == orig(CC0)
EFER == orig(EFER)
CR0_0 == orig(CR0_0)
(D_EFL_6 == 0)  <==>  (II == D_EFL_6)
(D_EFL_6 == 0)  ==>  (A20 == CR0_0)
(D_EFL_6 == 0)  ==>  (A20 == D_EFL_9)
(D_EFL_6 == 0)  ==>  (A20 == orig(EFL_2))
(D_EFL_6 == 0)  ==>  (A20 == orig(EFL_6))
(D_EFL_6 == 0)  ==>  (ADDR one of { 68661, 957230, 133936777 })
(D_EFL_6 == 0)  ==>  (CCD one of { 1, 65081, 4294967286L })
(D_EFL_6 == 0)  ==>  (CCS one of { 0, 11, 881552 })
(D_EFL_6 == 0)  ==>  (CR0 == 17)
(D_EFL_6 == 0)  ==>  (CR0_0 == 1)
(D_EFL_6 == 0)  ==>  (CS == orig(CS))
(D_EFL_6 == 0)  ==>  (CS one of { "000800000000ffffffff00cf9a00", "000800000000ffffffff00cf9b00" })
(D_EFL_6 == 0)  ==>  (D_EFL_2 one of { 0, 1 })
(D_EFL_6 == 0)  ==>  (D_EFL_4 one of { 1, 2 })
(D_EFL_6 == 0)  ==>  (D_EFL_9 == 1)
(D_EFL_6 == 0)  ==>  (EAX one of { -1, 1, 28412 })
(D_EFL_6 == 0)  ==>  (EBX one of { 1, 425480, 4161978000L })
(D_EFL_6 == 0)  ==>  (ECX one of { -1, 0, 162741 })
(D_EFL_6 == 0)  ==>  (EDX one of { -1, 425684 })
(D_EFL_6 == 0)  ==>  (EFL one of { 2, 6, 151 })
(D_EFL_6 == 0)  ==>  (EFL_2 == D_EFL_2)
(D_EFL_6 == 0)  ==>  (EFL_6 == 0)
(D_EFL_6 == 0)  ==>  (EFL_9 == 0)
(D_EFL_6 == 0)  ==>  (EIP one of { 68656, 957222, 133936722 })
(D_EFL_6 == 0)  ==>  (ES == "001000000000ffffffff00cf9300")
(D_EFL_6 == 0)  ==>  (ES == FS)
(D_EFL_6 == 0)  ==>  (ES == SS)
(D_EFL_6 == 0)  ==>  (ES == orig(DS))
(D_EFL_6 == 0)  ==>  (ES == orig(ES))
(D_EFL_6 == 0)  ==>  (FS == "001000000000ffffffff00cf9300")
(D_EFL_6 == 0)  ==>  (GDT one of { "0000910800000027", "000f5e8000000037" })
(D_EFL_6 == 0)  ==>  (II == EFL_6)
(D_EFL_6 == 0)  ==>  (II == EFL_9)
(D_EFL_6 == 0)  ==>  (II == orig(EFL_4))
(D_EFL_6 == 0)  ==>  (SS == "001000000000ffffffff00cf9300")
(D_EFL_6 == 0)  ==>  (orig(ADDR) one of { 68659, 957228, 133936720 })
(D_EFL_6 == 0)  ==>  (orig(CCD) == 0)
(D_EFL_6 == 0)  ==>  (orig(CCS) one of { 0, 1, 879312 })
(D_EFL_6 == 0)  ==>  (orig(CS) one of { "000800000000ffffffff00cf9a00", "000800000000ffffffff00cf9b00" })
(D_EFL_6 == 0)  ==>  (orig(DS) == "001000000000ffffffff00cf9300")
(D_EFL_6 == 0)  ==>  (orig(EAX) one of { 1, 28412, 132989296 })
(D_EFL_6 == 0)  ==>  (orig(EBX) one of { -1, 4161978000L })
(D_EFL_6 == 0)  ==>  (orig(ECX) one of { 0, 162741, 459776 })
(D_EFL_6 == 0)  ==>  (orig(EDX) one of { -1, 28540, 425684 })
(D_EFL_6 == 0)  ==>  (orig(EFL) == 70)
(D_EFL_6 == 0)  ==>  (orig(EFL_2) == 1)
(D_EFL_6 == 0)  ==>  (orig(EFL_4) == 0)
(D_EFL_6 == 0)  ==>  (orig(EFL_6) == 1)
(D_EFL_6 == 0)  ==>  (orig(EIP) one of { 68652, 957209, 133936774 })
(D_EFL_6 == 0)  ==>  (orig(ES) == "001000000000ffffffff00cf9300")
(D_EFL_6 one of { 1, 2 })  <==>  (A20 <= D_EFL_6)
(D_EFL_6 one of { 1, 2 })  <==>  (CR0_0 <= D_EFL_6)
(D_EFL_6 one of { 1, 2 })  <==>  (D_EFL_6 >= orig(EFL_2))
(D_EFL_6 one of { 1, 2 })  <==>  (D_EFL_6 >= orig(EFL_6))
(D_EFL_6 one of { 1, 2 })  <==>  (EFL_6 >= orig(EFL_6))
(D_EFL_6 one of { 1, 2 })  <==>  (II < D_EFL_6)
(D_EFL_6 one of { 1, 2 })  ==>  (CR0 one of { 16, 17 })
(D_EFL_6 one of { 1, 2 })  ==>  (CR0_0 one of { 0, 1 })
(D_EFL_6 one of { 1, 2 })  ==>  (D_EFL_2 >= orig(EFL_6))
(D_EFL_6 one of { 1, 2 })  ==>  (D_EFL_2 one of { 0, 1, 2 })
(D_EFL_6 one of { 1, 2 })  ==>  (D_EFL_4 one of { 0, 1, 2 })
(D_EFL_6 one of { 1, 2 })  ==>  (D_EFL_9 one of { 1, 2 })
(D_EFL_6 one of { 1, 2 })  ==>  (EBX >= -1)
(D_EFL_6 one of { 1, 2 })  ==>  (EFL_2 <= D_EFL_6)
(D_EFL_6 one of { 1, 2 })  ==>  (EFL_2 >= orig(EFL_6))
(D_EFL_6 one of { 1, 2 })  ==>  (EFL_4 <= D_EFL_6)
(D_EFL_6 one of { 1, 2 })  ==>  (EFL_6 one of { 0, 1 })
(D_EFL_6 one of { 1, 2 })  ==>  (EFL_9 one of { 0, 1 })
(D_EFL_6 one of { 1, 2 })  ==>  (GDT one of { "0000000000000000", "0000910800000027", "000f5e8000000037" })
(D_EFL_6 one of { 1, 2 })  ==>  (orig(EAX) >= -1)
(D_EFL_6 one of { 1, 2 })  ==>  (orig(ECX) >= -1)
(D_EFL_6 one of { 1, 2 })  ==>  (orig(EFL) >= 2)
(D_EFL_6 one of { 1, 2 })  ==>  (orig(EFL_2) one of { 0, 1 })
(D_EFL_6 one of { 1, 2 })  ==>  (orig(EFL_4) one of { 0, 1 })
(D_EFL_6 one of { 1, 2 })  ==>  (orig(EFL_6) one of { 0, 1 })
(EFL_6 == 0)  <==>  (A20 > EFL_6)
(EFL_6 == 0)  <==>  (EFL_4 >= EFL_6)
(EFL_6 == 0)  <==>  (EFL_6 < D_EFL_9)
(EFL_6 == 0)  <==>  (EFL_6 <= EFL_9)
(EFL_6 == 0)  <==>  (II == EFL_6)
(EFL_6 == 0)  ==>  (A20 >= D_EFL_6)
(EFL_6 == 0)  ==>  (ADDR > orig(ADDR))
(EFL_6 == 0)  ==>  (CR0_0 >= orig(EFL_6))
(EFL_6 == 0)  ==>  (D_EFL_2 one of { 0, 1, 2 })
(EFL_6 == 0)  ==>  (D_EFL_4 one of { 0, 1, 2 })
(EFL_6 == 0)  ==>  (D_EFL_6 != orig(EFL_6))
(EFL_6 == 0)  ==>  (D_EFL_6 <= D_EFL_9)
(EFL_6 == 0)  ==>  (D_EFL_6 one of { 0, 1 })
(EFL_6 == 0)  ==>  (D_EFL_9 one of { 1, 2 })
(EFL_6 == 0)  ==>  (EBX >= -1)
(EFL_6 == 0)  ==>  (EFL >= 2)
(EFL_6 == 0)  ==>  (EFL_2 one of { 0, 1 })
(EFL_6 == 0)  ==>  (EFL_4 one of { 0, 1 })
(EFL_6 == 0)  ==>  (EFL_6 <= CR0_0)
(EFL_6 == 0)  ==>  (EFL_6 <= D_EFL_4)
(EFL_6 == 0)  ==>  (EFL_6 <= orig(EFL_2))
(EFL_6 == 0)  ==>  (EFL_6 <= orig(EFL_4))
(EFL_6 == 0)  ==>  (EFL_6 <= orig(EFL_6))
(EFL_6 == 0)  ==>  (EFL_9 one of { 0, 1 })
(EFL_6 == 0)  ==>  (orig(EFL) >= 2)
(EFL_6 == 1)  <==>  (A20 == EFL_6)
(EFL_6 == 1)  <==>  (EFL_4 < EFL_6)
(EFL_6 == 1)  <==>  (EFL_6 > EFL_9)
(EFL_6 == 1)  <==>  (II < EFL_6)
(EFL_6 == 1)  ==>  (A20 <= D_EFL_2)
(EFL_6 == 1)  ==>  (A20 <= D_EFL_6)
(EFL_6 == 1)  ==>  (A20 == D_EFL_9)
(EFL_6 == 1)  ==>  (A20 == EFL_2)
(EFL_6 == 1)  ==>  (A20 > EFL_4)
(EFL_6 == 1)  ==>  (A20 > EFL_9)
(EFL_6 == 1)  ==>  (A20 >= D_EFL_4)
(EFL_6 == 1)  ==>  (ADDR > EIP)
(EFL_6 == 1)  ==>  (ADDR > orig(EIP))
(EFL_6 == 1)  ==>  (CCD <= orig(CCD))
(EFL_6 == 1)  ==>  (CCD one of { 0, 448 })
(EFL_6 == 1)  ==>  (CCS >= orig(CCS))
(EFL_6 == 1)  ==>  (CR0_0 <= D_EFL_2)
(EFL_6 == 1)  ==>  (CR0_0 <= D_EFL_6)
(EFL_6 == 1)  ==>  (CS == orig(CS))
(EFL_6 == 1)  ==>  (D_EFL_2 <= D_EFL_6)
(EFL_6 == 1)  ==>  (D_EFL_2 >= D_EFL_4)
(EFL_6 == 1)  ==>  (D_EFL_2 >= D_EFL_9)
(EFL_6 == 1)  ==>  (D_EFL_2 >= orig(EFL_2))
(EFL_6 == 1)  ==>  (D_EFL_2 >= orig(EFL_6))
(EFL_6 == 1)  ==>  (D_EFL_2 one of { 1, 2 })
(EFL_6 == 1)  ==>  (D_EFL_4 != orig(EFL_4))
(EFL_6 == 1)  ==>  (D_EFL_4 <= D_EFL_6)
(EFL_6 == 1)  ==>  (D_EFL_4 <= D_EFL_9)
(EFL_6 == 1)  ==>  (D_EFL_4 one of { 0, 1 })
(EFL_6 == 1)  ==>  (D_EFL_6 > orig(EFL_4))
(EFL_6 == 1)  ==>  (D_EFL_6 >= D_EFL_9)
(EFL_6 == 1)  ==>  (D_EFL_6 >= orig(EFL_2))
(EFL_6 == 1)  ==>  (D_EFL_6 >= orig(EFL_6))
(EFL_6 == 1)  ==>  (D_EFL_6 one of { 1, 2 })
(EFL_6 == 1)  ==>  (D_EFL_9 == 1)
(EFL_6 == 1)  ==>  (EBX != orig(ECX))
(EFL_6 == 1)  ==>  (EBX > orig(EAX))
(EFL_6 == 1)  ==>  (EFL == 70)
(EFL_6 == 1)  ==>  (EFL_2 <= D_EFL_6)
(EFL_6 == 1)  ==>  (EFL_2 == 1)
(EFL_6 == 1)  ==>  (EFL_2 > EFL_4)
(EFL_6 == 1)  ==>  (EFL_2 > EFL_9)
(EFL_6 == 1)  ==>  (EFL_2 >= CR0_0)
(EFL_6 == 1)  ==>  (EFL_2 >= D_EFL_4)
(EFL_6 == 1)  ==>  (EFL_2 >= orig(EFL_2))
(EFL_6 == 1)  ==>  (EFL_2 >= orig(EFL_4))
(EFL_6 == 1)  ==>  (EFL_2 >= orig(EFL_6))
(EFL_6 == 1)  ==>  (EFL_4 < D_EFL_2)
(EFL_6 == 1)  ==>  (EFL_4 < D_EFL_6)
(EFL_6 == 1)  ==>  (EFL_4 < D_EFL_9)
(EFL_6 == 1)  ==>  (EFL_4 <= CR0_0)
(EFL_6 == 1)  ==>  (EFL_4 <= orig(EFL_2))
(EFL_6 == 1)  ==>  (EFL_4 <= orig(EFL_4))
(EFL_6 == 1)  ==>  (EFL_4 <= orig(EFL_6))
(EFL_6 == 1)  ==>  (EFL_4 == 0)
(EFL_6 == 1)  ==>  (EFL_6 >= CR0_0)
(EFL_6 == 1)  ==>  (EFL_6 >= D_EFL_4)
(EFL_6 == 1)  ==>  (EFL_6 >= orig(EFL_2))
(EFL_6 == 1)  ==>  (EFL_6 >= orig(EFL_4))
(EFL_6 == 1)  ==>  (EFL_6 >= orig(EFL_6))
(EFL_6 == 1)  ==>  (EFL_9 < D_EFL_2)
(EFL_6 == 1)  ==>  (EFL_9 < D_EFL_6)
(EFL_6 == 1)  ==>  (EFL_9 <= CR0_0)
(EFL_6 == 1)  ==>  (EFL_9 <= orig(EFL_2))
(EFL_6 == 1)  ==>  (EFL_9 <= orig(EFL_4))
(EFL_6 == 1)  ==>  (EFL_9 <= orig(EFL_6))
(EFL_6 == 1)  ==>  (EFL_9 == 0)
(EFL_6 == 1)  ==>  (EIP != orig(EIP))
(EFL_6 == 1)  ==>  (EIP < orig(ADDR))
(EFL_6 == 1)  ==>  (ES == orig(ES))
(EFL_6 == 1)  ==>  (FS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00c09300", "001000000000ffffffff00cf9300" })
(EFL_6 == 1)  ==>  (II < D_EFL_2)
(EFL_6 == 1)  ==>  (II < D_EFL_6)
(EFL_6 == 1)  ==>  (II < EFL_2)
(EFL_6 == 1)  ==>  (II == EFL_4)
(EFL_6 == 1)  ==>  (II == EFL_9)
(EFL_6 == 1)  ==>  (SS == orig(DS))
(EFL_6 == 1)  ==>  (orig(ADDR) > orig(EIP))
(EFL_6 == 1)  ==>  (orig(EAX) <= orig(EBX))
(EFL_6 == 1)  ==>  (orig(EFL_2) >= orig(EFL_4))
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
CR0_0 one of { 0, 1 }
D_EFL_2 one of { 0, 1, 2 }
D_EFL_4 one of { 0, 1, 2 }
D_EFL_6 one of { 0, 1, 2 }
D_EFL_9 one of { 1, 2 }
ADDR != EIP
ADDR != orig(ADDR)
ADDR != orig(EIP)
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= EFL_9
II <= CR0_0
II <= D_EFL_2
II <= D_EFL_4
II <= D_EFL_6
II < D_EFL_9
II <= orig(EFL_2)
II <= orig(EFL_4)
II <= orig(EFL_6)
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= CR0_0
A20 <= D_EFL_9
A20 >= orig(EFL_2)
A20 >= orig(EFL_4)
A20 >= orig(EFL_6)
ES != CS
ES >= FS
ES > LDT
ES > TR
ES >= orig(ES)
ES != orig(CS)
CS != SS
CS != FS
CS > LDT
CS > TR
CS != orig(ES)
CS <= orig(CS)
CS != orig(DS)
SS >= FS
SS > LDT
SS > TR
SS != orig(CS)
SS <= orig(DS)
FS > LDT
FS > TR
FS <= orig(ES)
FS != orig(CS)
FS <= orig(DS)
LDT < TR
LDT < orig(ES)
LDT < orig(CS)
LDT < orig(DS)
TR < orig(ES)
TR < orig(CS)
TR < orig(DS)
GDT != IDT
EFL_2 >= EFL_6
EFL_2 <= D_EFL_2
EFL_2 <= D_EFL_9
EFL_4 <= D_EFL_2
EFL_4 <= D_EFL_4
EFL_4 <= D_EFL_9
EFL_6 <= D_EFL_2
EFL_6 <= D_EFL_6
EFL_6 <= D_EFL_9
EFL_9 <= D_EFL_2
EFL_9 <= D_EFL_4
EFL_9 <= D_EFL_6
EFL_9 < D_EFL_9
CR0_0 <= D_EFL_9
CR0_0 >= orig(EFL_4)
D_EFL_2 >= orig(EFL_4)
D_EFL_4 >= orig(EFL_6)
D_EFL_6 >= orig(EFL_4)
D_EFL_9 >= orig(EFL_2)
D_EFL_9 >= orig(EFL_4)
D_EFL_9 >= orig(EFL_6)
===========================================================================
..jae():::EXIT;condition="EFL_6==0"
II == EFL_6
D_EFL_6 one of { 0, 1 }
ADDR > orig(ADDR)
A20 >= D_EFL_6
CR0_0 >= orig(EFL_6)
D_EFL_6 <= D_EFL_9
D_EFL_6 != orig(EFL_6)
===========================================================================
..jae():::EXIT;condition="not(EFL_6==0)"
II == EFL_4
II == EFL_9
A20 == EFL_2
A20 == EFL_6
A20 == D_EFL_9
ES == orig(ES)
CS == orig(CS)
SS == orig(DS)
EFL == 70
FS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00c09300", "001000000000ffffffff00cf9300" }
CCD one of { 0, 448 }
D_EFL_2 one of { 1, 2 }
D_EFL_4 one of { 0, 1 }
D_EFL_6 one of { 1, 2 }
ADDR > EIP
ADDR > orig(EIP)
EBX > orig(EAX)
EBX != orig(ECX)
EIP < orig(ADDR)
EIP != orig(EIP)
II < D_EFL_2
II < D_EFL_6
A20 <= D_EFL_2
A20 >= D_EFL_4
A20 <= D_EFL_6
CCS >= orig(CCS)
CCD <= orig(CCD)
CR0_0 <= D_EFL_2
CR0_0 <= D_EFL_6
D_EFL_2 >= D_EFL_4
D_EFL_2 <= D_EFL_6
D_EFL_2 >= orig(EFL_2)
D_EFL_2 >= orig(EFL_6)
D_EFL_4 <= D_EFL_6
D_EFL_4 != orig(EFL_4)
D_EFL_6 >= orig(EFL_2)
D_EFL_6 > orig(EFL_4)
D_EFL_6 >= orig(EFL_6)
===========================================================================
..jae():::EXIT;condition="D_EFL_6==0"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_6
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == D_EFL_6
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_4)
II == orig(EFL_8)
II == orig(EFL_9)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == CR0_0
A20 == D_EFL_1
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(EFL_2)
A20 == orig(EFL_6)
A20 == orig(CR0_0)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == SS
ES == DS
ES == FS
ES == GS
ES == orig(ES)
ES == orig(SS)
ES == orig(DS)
ES == orig(FS)
ES == orig(GS)
CS == orig(CS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == D_EFL_2
ADDR one of { 68661, 957230, 133936777 }
EAX one of { -1, 1, 28412 }
EBX one of { 1, 425480, 4161978000L }
ECX one of { -1, 0, 162741 }
EDX one of { -1, 425684 }
EIP one of { 68656, 957222, 133936722 }
EFL one of { 2, 6, 151 }
CPL == 0
II == 0
A20 == 1
ES == "001000000000ffffffff00cf9300"
CS one of { "000800000000ffffffff00cf9a00", "000800000000ffffffff00cf9b00" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000910800000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 == 17
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS one of { 0, 11, 881552 }
CCD one of { 1, 65081, 4294967286L }
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
D_EFL_4 one of { 1, 2 }
===========================================================================
..jae():::EXIT;condition="not(D_EFL_6==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_8)
II == orig(EFL_9)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_8
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
SS == DS
SS == orig(SS)
FS == GS
FS == orig(FS)
FS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CC0 == orig(CC0)
EFER == orig(EFER)
CR0_0 == orig(CR0_0)
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
CR0_0 one of { 0, 1 }
D_EFL_2 one of { 0, 1, 2 }
D_EFL_4 one of { 0, 1, 2 }
D_EFL_6 one of { 1, 2 }
D_EFL_9 one of { 1, 2 }
ADDR != EIP
ADDR != orig(ADDR)
ADDR != orig(EIP)
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= EFL_9
II <= CR0_0
II <= D_EFL_2
II <= D_EFL_4
II < D_EFL_6
II < D_EFL_9
II <= orig(EFL_2)
II <= orig(EFL_4)
II <= orig(EFL_6)
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= CR0_0
A20 <= D_EFL_6
A20 <= D_EFL_9
A20 >= orig(EFL_2)
A20 >= orig(EFL_4)
A20 >= orig(EFL_6)
ES != CS
ES >= FS
ES > LDT
ES > TR
ES >= orig(ES)
ES != orig(CS)
CS != SS
CS != FS
CS > LDT
CS > TR
CS != orig(ES)
CS <= orig(CS)
CS != orig(DS)
SS >= FS
SS > LDT
SS > TR
SS != orig(CS)
SS <= orig(DS)
FS > LDT
FS > TR
FS <= orig(ES)
FS != orig(CS)
FS <= orig(DS)
LDT < TR
LDT < orig(ES)
LDT < orig(CS)
LDT < orig(DS)
TR < orig(ES)
TR < orig(CS)
TR < orig(DS)
GDT != IDT
EFL_2 >= EFL_6
EFL_2 <= D_EFL_2
EFL_2 <= D_EFL_6
EFL_2 <= D_EFL_9
EFL_2 >= orig(EFL_6)
EFL_4 <= D_EFL_2
EFL_4 <= D_EFL_4
EFL_4 <= D_EFL_6
EFL_4 <= D_EFL_9
EFL_6 <= D_EFL_2
EFL_6 <= D_EFL_6
EFL_6 <= D_EFL_9
EFL_6 >= orig(EFL_6)
EFL_9 <= D_EFL_2
EFL_9 <= D_EFL_4
EFL_9 <= D_EFL_6
EFL_9 < D_EFL_9
CR0_0 <= D_EFL_6
CR0_0 <= D_EFL_9
CR0_0 >= orig(EFL_4)
D_EFL_2 >= orig(EFL_4)
D_EFL_2 >= orig(EFL_6)
D_EFL_4 >= orig(EFL_6)
D_EFL_6 >= orig(EFL_2)
D_EFL_6 >= orig(EFL_4)
D_EFL_6 >= orig(EFL_6)
D_EFL_9 >= orig(EFL_2)
D_EFL_9 >= orig(EFL_4)
D_EFL_9 >= orig(EFL_6)
===========================================================================
..jb():::ENTER
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= EFL_9
II <= CR0_0
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= CR0_0
ES != CS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != DS
CS != FS
CS != GS
CS > LDT
CS > TR
SS <= DS
SS >= FS
SS > LDT
SS > TR
DS >= FS
DS > LDT
DS > TR
FS <= GS
FS > LDT
FS > TR
GS > LDT
GS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_6
EFL_4 >= EFL_9
===========================================================================
..jb():::ENTER;condition="EFL_6==0"
===========================================================================
..jb():::ENTER;condition="not(EFL_6==0)"
II == EFL_9
FS == GS
SS one of { "0000000000000000ffff00009300", "001000000000ffffffff00cf9300", "dc00000dc0000000ffff00009300" }
DS one of { "001000000000ffffffff00cf9300", "dc00000dc0000000ffff00009300" }
FS one of { "0000000000000000ffff00009300", "001000000000ffffffff00cf9300" }
EFL_2 >= EFL_4
EFL_4 <= CR0_0
===========================================================================
..jb():::ENTER;condition="D_EFL_6==0"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_4
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == EFL_2
A20 == EFL_6
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SS == DS
SS == FS
SS == GS
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL == 70
CPL == 0
II == 0
A20 == 1
ES one of { "001000000000ffffffff00c09300", "001000000000ffffffff00cf9300", "c000000c0000ffffffff008f9300" }
SS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00c09300", "001000000000ffffffff00cf9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCD == 0
CC0 == 0
EFER == 0
CR0_0 one of { 0, 1 }
ADDR != EIP
II <= CR0_0
A20 >= CR0_0
ES != CS
ES >= SS
ES > LDT
ES > TR
CS != SS
CS > LDT
CS > TR
SS > LDT
SS > TR
LDT < TR
GDT != IDT
===========================================================================
..jb():::ENTER;condition="not(D_EFL_6==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= EFL_9
II <= CR0_0
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= CR0_0
ES != CS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != DS
CS != FS
CS != GS
CS > LDT
CS > TR
SS <= DS
SS >= FS
SS > LDT
SS > TR
DS >= FS
DS > LDT
DS > TR
FS <= GS
FS > LDT
FS > TR
GS > LDT
GS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_6
EFL_4 >= EFL_9
===========================================================================
..jb():::EXIT
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_8)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_8
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
SS == orig(SS)
FS == orig(FS)
GS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CC0 == orig(CC0)
EFER == orig(EFER)
CR0_0 == orig(CR0_0)
(D_EFL_6 == 0)  <==>  (A20 > D_EFL_6)
(D_EFL_6 == 0)  <==>  (D_EFL_6 < orig(EFL_2))
(D_EFL_6 == 0)  <==>  (D_EFL_6 < orig(EFL_6))
(D_EFL_6 == 0)  <==>  (EFL_6 < orig(EFL_6))
(D_EFL_6 == 0)  <==>  (II == D_EFL_6)
(D_EFL_6 == 0)  ==>  (A20 <= D_EFL_4)
(D_EFL_6 == 0)  ==>  (A20 == D_EFL_9)
(D_EFL_6 == 0)  ==>  (A20 == orig(EFL_2))
(D_EFL_6 == 0)  ==>  (A20 == orig(EFL_6))
(D_EFL_6 == 0)  ==>  (A20 > EFL_6)
(D_EFL_6 == 0)  ==>  (A20 > EFL_9)
(D_EFL_6 == 0)  ==>  (A20 > orig(EFL_4))
(D_EFL_6 == 0)  ==>  (A20 > orig(EFL_9))
(D_EFL_6 == 0)  ==>  (A20 >= D_EFL_2)
(D_EFL_6 == 0)  ==>  (ADDR > orig(ADDR))
(D_EFL_6 == 0)  ==>  (CCD > orig(CCD))
(D_EFL_6 == 0)  ==>  (CCS != orig(CCS))
(D_EFL_6 == 0)  ==>  (CR0_0 <= D_EFL_4)
(D_EFL_6 == 0)  ==>  (CR0_0 <= orig(EFL_2))
(D_EFL_6 == 0)  ==>  (CR0_0 <= orig(EFL_6))
(D_EFL_6 == 0)  ==>  (CR0_0 >= D_EFL_6)
(D_EFL_6 == 0)  ==>  (CR0_0 >= orig(EFL_4))
(D_EFL_6 == 0)  ==>  (CR0_0 >= orig(EFL_9))
(D_EFL_6 == 0)  ==>  (CS == orig(CS))
(D_EFL_6 == 0)  ==>  (DS <= orig(ES))
(D_EFL_6 == 0)  ==>  (DS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00c09300", "001000000000ffffffff00cf9300" })
(D_EFL_6 == 0)  ==>  (D_EFL_2 <= D_EFL_4)
(D_EFL_6 == 0)  ==>  (D_EFL_2 <= D_EFL_9)
(D_EFL_6 == 0)  ==>  (D_EFL_2 <= orig(EFL_2))
(D_EFL_6 == 0)  ==>  (D_EFL_2 <= orig(EFL_6))
(D_EFL_6 == 0)  ==>  (D_EFL_2 >= D_EFL_6)
(D_EFL_6 == 0)  ==>  (D_EFL_2 >= orig(EFL_4))
(D_EFL_6 == 0)  ==>  (D_EFL_2 one of { 0, 1 })
(D_EFL_6 == 0)  ==>  (D_EFL_4 > D_EFL_6)
(D_EFL_6 == 0)  ==>  (D_EFL_4 > orig(EFL_4))
(D_EFL_6 == 0)  ==>  (D_EFL_4 > orig(EFL_9))
(D_EFL_6 == 0)  ==>  (D_EFL_4 >= D_EFL_9)
(D_EFL_6 == 0)  ==>  (D_EFL_4 >= orig(EFL_2))
(D_EFL_6 == 0)  ==>  (D_EFL_4 one of { 1, 2 })
(D_EFL_6 == 0)  ==>  (D_EFL_6 < D_EFL_9)
(D_EFL_6 == 0)  ==>  (D_EFL_9 == 1)
(D_EFL_6 == 0)  ==>  (D_EFL_9 > orig(EFL_4))
(D_EFL_6 == 0)  ==>  (D_EFL_9 > orig(EFL_9))
(D_EFL_6 == 0)  ==>  (EAX != orig(EDX))
(D_EFL_6 == 0)  ==>  (EBX >= orig(EBX))
(D_EFL_6 == 0)  ==>  (EFL != orig(EFL))
(D_EFL_6 == 0)  ==>  (EFL_2 <= D_EFL_4)
(D_EFL_6 == 0)  ==>  (EFL_2 <= orig(EFL_2))
(D_EFL_6 == 0)  ==>  (EFL_2 <= orig(EFL_6))
(D_EFL_6 == 0)  ==>  (EFL_2 == D_EFL_2)
(D_EFL_6 == 0)  ==>  (EFL_2 >= D_EFL_6)
(D_EFL_6 == 0)  ==>  (EFL_2 >= EFL_9)
(D_EFL_6 == 0)  ==>  (EFL_2 >= orig(EFL_4))
(D_EFL_6 == 0)  ==>  (EFL_2 >= orig(EFL_9))
(D_EFL_6 == 0)  ==>  (EFL_4 < D_EFL_4)
(D_EFL_6 == 0)  ==>  (EFL_4 <= CR0_0)
(D_EFL_6 == 0)  ==>  (EFL_4 <= orig(EFL_2))
(D_EFL_6 == 0)  ==>  (EFL_4 <= orig(EFL_6))
(D_EFL_6 == 0)  ==>  (EFL_4 >= D_EFL_6)
(D_EFL_6 == 0)  ==>  (EFL_4 >= EFL_6)
(D_EFL_6 == 0)  ==>  (EFL_4 >= EFL_9)
(D_EFL_6 == 0)  ==>  (EFL_4 >= orig(EFL_4))
(D_EFL_6 == 0)  ==>  (EFL_6 < D_EFL_4)
(D_EFL_6 == 0)  ==>  (EFL_6 < D_EFL_9)
(D_EFL_6 == 0)  ==>  (EFL_6 < orig(EFL_2))
(D_EFL_6 == 0)  ==>  (EFL_6 <= CR0_0)
(D_EFL_6 == 0)  ==>  (EFL_6 == 0)
(D_EFL_6 == 0)  ==>  (EFL_9 < D_EFL_4)
(D_EFL_6 == 0)  ==>  (EFL_9 < D_EFL_9)
(D_EFL_6 == 0)  ==>  (EFL_9 < orig(EFL_2))
(D_EFL_6 == 0)  ==>  (EFL_9 < orig(EFL_6))
(D_EFL_6 == 0)  ==>  (EFL_9 <= CR0_0)
(D_EFL_6 == 0)  ==>  (EFL_9 <= D_EFL_2)
(D_EFL_6 == 0)  ==>  (EFL_9 == 0)
(D_EFL_6 == 0)  ==>  (EIP != orig(ADDR))
(D_EFL_6 == 0)  ==>  (EIP != orig(EIP))
(D_EFL_6 == 0)  ==>  (ES == orig(ES))
(D_EFL_6 == 0)  ==>  (ES >= DS)
(D_EFL_6 == 0)  ==>  (ES >= GS)
(D_EFL_6 == 0)  ==>  (ES >= SS)
(D_EFL_6 == 0)  ==>  (ES >= orig(DS))
(D_EFL_6 == 0)  ==>  (ES one of { "001000000000ffffffff00c09300", "001000000000ffffffff00cf9300", "c000000c0000ffffffff008f9300" })
(D_EFL_6 == 0)  ==>  (FS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00c09300", "001000000000ffffffff00cf9300" })
(D_EFL_6 == 0)  ==>  (GS <= orig(ES))
(D_EFL_6 == 0)  ==>  (GS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00c09300", "001000000000ffffffff00cf9300" })
(D_EFL_6 == 0)  ==>  (II < D_EFL_4)
(D_EFL_6 == 0)  ==>  (II < orig(EFL_2))
(D_EFL_6 == 0)  ==>  (II < orig(EFL_6))
(D_EFL_6 == 0)  ==>  (II == EFL_6)
(D_EFL_6 == 0)  ==>  (II == EFL_9)
(D_EFL_6 == 0)  ==>  (II == orig(EFL_4))
(D_EFL_6 == 0)  ==>  (II == orig(EFL_9))
(D_EFL_6 == 0)  ==>  (SS <= orig(ES))
(D_EFL_6 == 0)  ==>  (SS == DS)
(D_EFL_6 == 0)  ==>  (SS == FS)
(D_EFL_6 == 0)  ==>  (SS == GS)
(D_EFL_6 == 0)  ==>  (SS == orig(DS))
(D_EFL_6 == 0)  ==>  (SS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00c09300", "001000000000ffffffff00cf9300" })
(D_EFL_6 == 0)  ==>  (orig(CCD) == 0)
(D_EFL_6 == 0)  ==>  (orig(DS) one of { "000000000000ffffffff008f9300", "001000000000ffffffff00c09300", "001000000000ffffffff00cf9300" })
(D_EFL_6 == 0)  ==>  (orig(EFL) == 70)
(D_EFL_6 == 0)  ==>  (orig(EFL_2) == 1)
(D_EFL_6 == 0)  ==>  (orig(EFL_2) > orig(EFL_4))
(D_EFL_6 == 0)  ==>  (orig(EFL_2) > orig(EFL_9))
(D_EFL_6 == 0)  ==>  (orig(EFL_4) < orig(EFL_6))
(D_EFL_6 == 0)  ==>  (orig(EFL_4) == 0)
(D_EFL_6 == 0)  ==>  (orig(EFL_6) == 1)
(D_EFL_6 == 0)  ==>  (orig(EFL_6) > orig(EFL_9))
(D_EFL_6 == 0)  ==>  (orig(EFL_9) == 0)
(D_EFL_6 == 0)  ==>  (orig(ES) >= orig(DS))
(D_EFL_6 == 0)  ==>  (orig(ES) one of { "001000000000ffffffff00c09300", "001000000000ffffffff00cf9300", "c000000c0000ffffffff008f9300" })
(D_EFL_6 one of { 1, 2 })  <==>  (A20 <= D_EFL_6)
(D_EFL_6 one of { 1, 2 })  <==>  (D_EFL_6 >= orig(EFL_2))
(D_EFL_6 one of { 1, 2 })  <==>  (D_EFL_6 >= orig(EFL_6))
(D_EFL_6 one of { 1, 2 })  <==>  (EFL_6 >= orig(EFL_6))
(D_EFL_6 one of { 1, 2 })  <==>  (II < D_EFL_6)
(D_EFL_6 one of { 1, 2 })  ==>  (ADDR > EIP)
(D_EFL_6 one of { 1, 2 })  ==>  (CR0_0 <= D_EFL_6)
(D_EFL_6 one of { 1, 2 })  ==>  (D_EFL_2 >= orig(EFL_6))
(D_EFL_6 one of { 1, 2 })  ==>  (D_EFL_2 one of { 0, 1, 2 })
(D_EFL_6 one of { 1, 2 })  ==>  (D_EFL_4 one of { 0, 1, 2 })
(D_EFL_6 one of { 1, 2 })  ==>  (D_EFL_9 one of { 1, 2 })
(D_EFL_6 one of { 1, 2 })  ==>  (EFL_2 <= D_EFL_6)
(D_EFL_6 one of { 1, 2 })  ==>  (EFL_2 >= orig(EFL_6))
(D_EFL_6 one of { 1, 2 })  ==>  (EFL_4 <= D_EFL_6)
(D_EFL_6 one of { 1, 2 })  ==>  (EFL_6 one of { 0, 1 })
(D_EFL_6 one of { 1, 2 })  ==>  (EFL_9 one of { 0, 1 })
(D_EFL_6 one of { 1, 2 })  ==>  (orig(EFL) >= 2)
(D_EFL_6 one of { 1, 2 })  ==>  (orig(EFL_2) one of { 0, 1 })
(D_EFL_6 one of { 1, 2 })  ==>  (orig(EFL_4) one of { 0, 1 })
(D_EFL_6 one of { 1, 2 })  ==>  (orig(EFL_6) one of { 0, 1 })
(D_EFL_6 one of { 1, 2 })  ==>  (orig(EFL_9) one of { 0, 1 })
(EFL_6 == 0)  <==>  (A20 > EFL_6)
(EFL_6 == 0)  <==>  (EFL_4 >= EFL_6)
(EFL_6 == 0)  <==>  (EFL_6 <= orig(EFL_9))
(EFL_6 == 0)  <==>  (II == EFL_6)
(EFL_6 == 0)  ==>  (A20 >= D_EFL_6)
(EFL_6 == 0)  ==>  (CCD >= 1)
(EFL_6 == 0)  ==>  (D_EFL_2 one of { 0, 1, 2 })
(EFL_6 == 0)  ==>  (D_EFL_4 one of { 0, 1, 2 })
(EFL_6 == 0)  ==>  (D_EFL_6 != orig(EFL_6))
(EFL_6 == 0)  ==>  (D_EFL_6 <= D_EFL_9)
(EFL_6 == 0)  ==>  (D_EFL_6 one of { 0, 1 })
(EFL_6 == 0)  ==>  (EFL >= 2)
(EFL_6 == 0)  ==>  (EFL_2 one of { 0, 1 })
(EFL_6 == 0)  ==>  (EFL_4 one of { 0, 1 })
(EFL_6 == 0)  ==>  (EFL_6 < D_EFL_9)
(EFL_6 == 0)  ==>  (EFL_6 <= CR0_0)
(EFL_6 == 0)  ==>  (EFL_6 <= D_EFL_4)
(EFL_6 == 0)  ==>  (EFL_6 <= EFL_9)
(EFL_6 == 0)  ==>  (EFL_6 <= orig(EFL_2))
(EFL_6 == 0)  ==>  (EFL_6 <= orig(EFL_4))
(EFL_6 == 0)  ==>  (EFL_6 <= orig(EFL_6))
(EFL_6 == 0)  ==>  (ES <= orig(ES))
(EFL_6 == 0)  ==>  (orig(EFL_9) one of { 0, 1 })
(EFL_6 == 1)  <==>  (A20 == EFL_6)
(EFL_6 == 1)  <==>  (EFL_4 < EFL_6)
(EFL_6 == 1)  <==>  (EFL_6 > orig(EFL_9))
(EFL_6 == 1)  <==>  (II < EFL_6)
(EFL_6 == 1)  ==>  (A20 <= D_EFL_2)
(EFL_6 == 1)  ==>  (A20 <= D_EFL_6)
(EFL_6 == 1)  ==>  (A20 == EFL_2)
(EFL_6 == 1)  ==>  (A20 > EFL_4)
(EFL_6 == 1)  ==>  (A20 > orig(EFL_9))
(EFL_6 == 1)  ==>  (A20 >= D_EFL_4)
(EFL_6 == 1)  ==>  (ADDR > EIP)
(EFL_6 == 1)  ==>  (ADDR > orig(ADDR))
(EFL_6 == 1)  ==>  (CCD <= orig(CCD))
(EFL_6 == 1)  ==>  (CR0_0 <= D_EFL_2)
(EFL_6 == 1)  ==>  (CR0_0 <= D_EFL_6)
(EFL_6 == 1)  ==>  (CR0_0 >= orig(EFL_4))
(EFL_6 == 1)  ==>  (CR0_0 >= orig(EFL_9))
(EFL_6 == 1)  ==>  (DS <= orig(DS))
(EFL_6 == 1)  ==>  (DS >= GS)
(EFL_6 == 1)  ==>  (DS one of { "0000000000000000ffff00009300", "001000000000ffffffff00cf9300", "dc00000dc0000000ffff00009300" })
(EFL_6 == 1)  ==>  (D_EFL_2 <= D_EFL_6)
(EFL_6 == 1)  ==>  (D_EFL_2 > orig(EFL_9))
(EFL_6 == 1)  ==>  (D_EFL_2 >= D_EFL_4)
(EFL_6 == 1)  ==>  (D_EFL_2 >= D_EFL_9)
(EFL_6 == 1)  ==>  (D_EFL_2 >= orig(EFL_2))
(EFL_6 == 1)  ==>  (D_EFL_2 >= orig(EFL_4))
(EFL_6 == 1)  ==>  (D_EFL_2 >= orig(EFL_6))
(EFL_6 == 1)  ==>  (D_EFL_2 one of { 1, 2 })
(EFL_6 == 1)  ==>  (D_EFL_4 != orig(EFL_4))
(EFL_6 == 1)  ==>  (D_EFL_4 <= D_EFL_6)
(EFL_6 == 1)  ==>  (D_EFL_4 <= D_EFL_9)
(EFL_6 == 1)  ==>  (D_EFL_4 one of { 0, 1 })
(EFL_6 == 1)  ==>  (D_EFL_6 > orig(EFL_4))
(EFL_6 == 1)  ==>  (D_EFL_6 > orig(EFL_9))
(EFL_6 == 1)  ==>  (D_EFL_6 >= D_EFL_9)
(EFL_6 == 1)  ==>  (D_EFL_6 >= orig(EFL_2))
(EFL_6 == 1)  ==>  (D_EFL_6 >= orig(EFL_6))
(EFL_6 == 1)  ==>  (D_EFL_6 one of { 1, 2 })
(EFL_6 == 1)  ==>  (D_EFL_9 > orig(EFL_9))
(EFL_6 == 1)  ==>  (EAX != EBX)
(EFL_6 == 1)  ==>  (EFL one of { 70, 582, 583 })
(EFL_6 == 1)  ==>  (EFL_2 <= D_EFL_6)
(EFL_6 == 1)  ==>  (EFL_2 == 1)
(EFL_6 == 1)  ==>  (EFL_2 > EFL_4)
(EFL_6 == 1)  ==>  (EFL_2 > orig(EFL_9))
(EFL_6 == 1)  ==>  (EFL_2 >= CR0_0)
(EFL_6 == 1)  ==>  (EFL_2 >= D_EFL_4)
(EFL_6 == 1)  ==>  (EFL_2 >= EFL_9)
(EFL_6 == 1)  ==>  (EFL_2 >= orig(EFL_2))
(EFL_6 == 1)  ==>  (EFL_2 >= orig(EFL_4))
(EFL_6 == 1)  ==>  (EFL_2 >= orig(EFL_6))
(EFL_6 == 1)  ==>  (EFL_4 < D_EFL_2)
(EFL_6 == 1)  ==>  (EFL_4 < D_EFL_6)
(EFL_6 == 1)  ==>  (EFL_4 < D_EFL_9)
(EFL_6 == 1)  ==>  (EFL_4 <= CR0_0)
(EFL_6 == 1)  ==>  (EFL_4 <= EFL_9)
(EFL_6 == 1)  ==>  (EFL_4 <= orig(EFL_2))
(EFL_6 == 1)  ==>  (EFL_4 <= orig(EFL_4))
(EFL_6 == 1)  ==>  (EFL_4 <= orig(EFL_6))
(EFL_6 == 1)  ==>  (EFL_4 == 0)
(EFL_6 == 1)  ==>  (EFL_6 >= CR0_0)
(EFL_6 == 1)  ==>  (EFL_6 >= D_EFL_4)
(EFL_6 == 1)  ==>  (EFL_6 >= EFL_9)
(EFL_6 == 1)  ==>  (EFL_6 >= orig(EFL_2))
(EFL_6 == 1)  ==>  (EFL_6 >= orig(EFL_4))
(EFL_6 == 1)  ==>  (EFL_6 >= orig(EFL_6))
(EFL_6 == 1)  ==>  (EFL_9 < D_EFL_2)
(EFL_6 == 1)  ==>  (EFL_9 < D_EFL_6)
(EFL_6 == 1)  ==>  (EFL_9 < D_EFL_9)
(EFL_6 == 1)  ==>  (EIP != orig(EIP))
(EFL_6 == 1)  ==>  (EIP <= orig(ADDR))
(EFL_6 == 1)  ==>  (ES >= GS)
(EFL_6 == 1)  ==>  (FS == GS)
(EFL_6 == 1)  ==>  (FS one of { "0000000000000000ffff00009300", "001000000000ffffffff00cf9300" })
(EFL_6 == 1)  ==>  (GS <= orig(DS))
(EFL_6 == 1)  ==>  (GS <= orig(ES))
(EFL_6 == 1)  ==>  (GS one of { "0000000000000000ffff00009300", "001000000000ffffffff00cf9300" })
(EFL_6 == 1)  ==>  (II < D_EFL_2)
(EFL_6 == 1)  ==>  (II < D_EFL_6)
(EFL_6 == 1)  ==>  (II < EFL_2)
(EFL_6 == 1)  ==>  (II == EFL_4)
(EFL_6 == 1)  ==>  (II == orig(EFL_9))
(EFL_6 == 1)  ==>  (SS == DS)
(EFL_6 == 1)  ==>  (SS >= GS)
(EFL_6 == 1)  ==>  (SS one of { "0000000000000000ffff00009300", "001000000000ffffffff00cf9300", "dc00000dc0000000ffff00009300" })
(EFL_6 == 1)  ==>  (orig(DS) one of { "001000000000ffffffff00cf9300", "dc00000dc0000000ffff00009300" })
(EFL_6 == 1)  ==>  (orig(EFL_2) >= orig(EFL_4))
(EFL_6 == 1)  ==>  (orig(EFL_2) >= orig(EFL_9))
(EFL_6 == 1)  ==>  (orig(EFL_6) >= orig(EFL_9))
(EFL_6 == 1)  ==>  (orig(EFL_9) == 0)
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
CR0_0 one of { 0, 1 }
D_EFL_2 one of { 0, 1, 2 }
D_EFL_4 one of { 0, 1, 2 }
D_EFL_6 one of { 0, 1, 2 }
D_EFL_9 one of { 1, 2 }
ADDR != EIP
ADDR != orig(ADDR)
ADDR != orig(EIP)
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= EFL_9
II <= CR0_0
II <= D_EFL_2
II <= D_EFL_4
II <= D_EFL_6
II < D_EFL_9
II <= orig(EFL_2)
II <= orig(EFL_4)
II <= orig(EFL_6)
II <= orig(EFL_9)
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= CR0_0
A20 <= D_EFL_9
A20 >= orig(EFL_2)
A20 >= orig(EFL_4)
A20 >= orig(EFL_6)
A20 >= orig(EFL_9)
ES != CS
ES >= FS
ES > LDT
ES > TR
ES != orig(CS)
CS != SS
CS != DS
CS != FS
CS != GS
CS > LDT
CS > TR
CS != orig(ES)
CS <= orig(CS)
CS != orig(DS)
SS <= DS
SS >= FS
SS > LDT
SS > TR
SS != orig(CS)
SS <= orig(DS)
DS >= FS
DS > LDT
DS > TR
DS != orig(CS)
FS <= GS
FS > LDT
FS > TR
FS <= orig(ES)
FS != orig(CS)
FS <= orig(DS)
GS > LDT
GS > TR
GS != orig(CS)
LDT < TR
LDT < orig(ES)
LDT < orig(CS)
LDT < orig(DS)
TR < orig(ES)
TR < orig(CS)
TR < orig(DS)
GDT != IDT
EFL_2 >= EFL_6
EFL_2 <= D_EFL_2
EFL_2 <= D_EFL_9
EFL_4 <= D_EFL_4
EFL_4 <= D_EFL_9
EFL_4 >= orig(EFL_9)
EFL_6 <= D_EFL_2
EFL_6 <= D_EFL_6
EFL_6 <= D_EFL_9
EFL_9 <= D_EFL_4
EFL_9 <= D_EFL_6
EFL_9 <= D_EFL_9
EFL_9 >= orig(EFL_9)
CR0_0 <= D_EFL_9
D_EFL_2 % D_EFL_9 == 0
D_EFL_2 >= orig(EFL_9)
D_EFL_4 >= orig(EFL_6)
D_EFL_4 >= orig(EFL_9)
D_EFL_6 >= orig(EFL_4)
D_EFL_6 >= orig(EFL_9)
D_EFL_9 >= orig(EFL_2)
D_EFL_9 >= orig(EFL_4)
D_EFL_9 >= orig(EFL_6)
D_EFL_9 >= orig(EFL_9)
===========================================================================
..jb():::EXIT;condition="EFL_6==0"
II == EFL_6
CCD >= 1
D_EFL_6 one of { 0, 1 }
A20 >= D_EFL_6
ES <= orig(ES)
D_EFL_6 <= D_EFL_9
D_EFL_6 != orig(EFL_6)
===========================================================================
..jb():::EXIT;condition="not(EFL_6==0)"
II == EFL_4
II == orig(EFL_9)
A20 == EFL_2
A20 == EFL_6
SS == DS
FS == GS
FS == orig(GS)
EFL one of { 70, 582, 583 }
SS one of { "0000000000000000ffff00009300", "001000000000ffffffff00cf9300", "dc00000dc0000000ffff00009300" }
FS one of { "0000000000000000ffff00009300", "001000000000ffffffff00cf9300" }
D_EFL_2 one of { 1, 2 }
D_EFL_4 one of { 0, 1 }
D_EFL_6 one of { 1, 2 }
ADDR > EIP
ADDR > orig(ADDR)
EAX != EBX
EIP <= orig(ADDR)
EIP != orig(EIP)
II < D_EFL_2
II < D_EFL_6
A20 <= D_EFL_2
A20 >= D_EFL_4
A20 <= D_EFL_6
CCD <= orig(CCD)
EFL_9 < D_EFL_2
EFL_9 < D_EFL_6
EFL_9 < D_EFL_9
CR0_0 <= D_EFL_2
CR0_0 <= D_EFL_6
CR0_0 >= orig(EFL_4)
D_EFL_2 >= D_EFL_4
D_EFL_2 <= D_EFL_6
D_EFL_2 >= D_EFL_9
D_EFL_2 >= orig(EFL_2)
D_EFL_2 >= orig(EFL_4)
D_EFL_2 >= orig(EFL_6)
D_EFL_4 <= D_EFL_6
D_EFL_4 <= D_EFL_9
D_EFL_4 != orig(EFL_4)
D_EFL_6 >= D_EFL_9
D_EFL_6 >= orig(EFL_2)
D_EFL_6 > orig(EFL_4)
D_EFL_6 >= orig(EFL_6)
===========================================================================
..jb():::EXIT;condition="D_EFL_6==0"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_6
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == D_EFL_6
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_4)
II == orig(EFL_8)
II == orig(EFL_9)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(EFL_2)
A20 == orig(EFL_6)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == orig(ES)
CS == orig(CS)
SS == DS
SS == FS
SS == GS
SS == orig(SS)
SS == orig(DS)
SS == orig(FS)
SS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == D_EFL_2
CR0_0 == orig(CR0_0)
EAX >= -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
ES one of { "001000000000ffffffff00c09300", "001000000000ffffffff00cf9300", "c000000c0000ffffffff008f9300" }
SS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00c09300", "001000000000ffffffff00cf9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
CR0_0 one of { 0, 1 }
D_EFL_4 one of { 1, 2 }
ADDR != EIP
ADDR > orig(ADDR)
ADDR != orig(EIP)
EAX != orig(EDX)
EBX >= orig(EBX)
EIP != orig(ADDR)
EIP != orig(EIP)
EFL != orig(EFL)
II <= EFL_2
II <= EFL_4
II <= CR0_0
II < D_EFL_4
A20 >= EFL_2
A20 >= EFL_4
A20 >= CR0_0
A20 <= D_EFL_4
ES != CS
ES >= SS
ES > LDT
ES > TR
CS != SS
CS > LDT
CS > TR
SS > LDT
SS > TR
LDT < TR
GDT != IDT
CCS != orig(CCS)
CCD > orig(CCD)
EFL_2 <= D_EFL_4
EFL_4 <= CR0_0
EFL_4 < D_EFL_4
CR0_0 <= D_EFL_4
===========================================================================
..jb():::EXIT;condition="not(D_EFL_6==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_8)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_8
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
SS == orig(SS)
FS == orig(FS)
GS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CC0 == orig(CC0)
EFER == orig(EFER)
CR0_0 == orig(CR0_0)
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
CR0_0 one of { 0, 1 }
D_EFL_2 one of { 0, 1, 2 }
D_EFL_4 one of { 0, 1, 2 }
D_EFL_6 one of { 1, 2 }
D_EFL_9 one of { 1, 2 }
ADDR > EIP
ADDR != orig(ADDR)
ADDR != orig(EIP)
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= EFL_9
II <= CR0_0
II <= D_EFL_2
II <= D_EFL_4
II < D_EFL_6
II < D_EFL_9
II <= orig(EFL_2)
II <= orig(EFL_4)
II <= orig(EFL_6)
II <= orig(EFL_9)
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= CR0_0
A20 <= D_EFL_6
A20 <= D_EFL_9
A20 >= orig(EFL_2)
A20 >= orig(EFL_4)
A20 >= orig(EFL_6)
A20 >= orig(EFL_9)
ES != CS
ES >= FS
ES > LDT
ES > TR
ES != orig(CS)
CS != SS
CS != DS
CS != FS
CS != GS
CS > LDT
CS > TR
CS != orig(ES)
CS <= orig(CS)
CS != orig(DS)
SS <= DS
SS >= FS
SS > LDT
SS > TR
SS != orig(CS)
SS <= orig(DS)
DS >= FS
DS > LDT
DS > TR
DS != orig(CS)
FS <= GS
FS > LDT
FS > TR
FS <= orig(ES)
FS != orig(CS)
FS <= orig(DS)
GS > LDT
GS > TR
GS != orig(CS)
LDT < TR
LDT < orig(ES)
LDT < orig(CS)
LDT < orig(DS)
TR < orig(ES)
TR < orig(CS)
TR < orig(DS)
GDT != IDT
EFL_2 >= EFL_6
EFL_2 <= D_EFL_2
EFL_2 <= D_EFL_6
EFL_2 <= D_EFL_9
EFL_2 >= orig(EFL_6)
EFL_4 <= D_EFL_4
EFL_4 <= D_EFL_6
EFL_4 <= D_EFL_9
EFL_4 >= orig(EFL_9)
EFL_6 <= D_EFL_2
EFL_6 <= D_EFL_6
EFL_6 <= D_EFL_9
EFL_6 >= orig(EFL_6)
EFL_9 <= D_EFL_4
EFL_9 <= D_EFL_6
EFL_9 <= D_EFL_9
EFL_9 >= orig(EFL_9)
CR0_0 <= D_EFL_6
CR0_0 <= D_EFL_9
D_EFL_2 % D_EFL_9 == 0
D_EFL_2 >= orig(EFL_6)
D_EFL_2 >= orig(EFL_9)
D_EFL_4 >= orig(EFL_6)
D_EFL_4 >= orig(EFL_9)
D_EFL_6 >= orig(EFL_2)
D_EFL_6 >= orig(EFL_4)
D_EFL_6 >= orig(EFL_6)
D_EFL_6 >= orig(EFL_9)
D_EFL_9 >= orig(EFL_2)
D_EFL_9 >= orig(EFL_4)
D_EFL_9 >= orig(EFL_6)
D_EFL_9 >= orig(EFL_9)
===========================================================================
..jbe():::ENTER
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SS == DS
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= CR0_0
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= CR0_0
ES != CS
ES >= FS
ES >= GS
ES > LDT
ES > TR
CS != SS
CS != FS
CS != GS
CS > LDT
CS > TR
SS >= FS
SS >= GS
SS > LDT
SS > TR
FS >= GS
FS > LDT
FS > TR
GS > LDT
GS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_6
===========================================================================
..jbe():::ENTER;condition="EFL_6==0"
FS == GS
===========================================================================
..jbe():::ENTER;condition="not(EFL_6==0)"
FS one of { "0000000000000000ffff00009300", "001000000000ffffffff00c09300", "001000000000ffffffff00cf9300" }
ES <= SS
===========================================================================
..jbe():::ENTER;condition="D_EFL_6==0"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_4
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == EFL_2
A20 == EFL_6
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SS == DS
FS == GS
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL == 70
CPL == 0
II == 0
A20 == 1
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCD >= 0
CC0 == 0
EFER == 0
CR0_0 one of { 0, 1 }
ADDR != EIP
II <= CR0_0
A20 >= CR0_0
ES != CS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != FS
CS > LDT
CS > TR
SS >= FS
SS > LDT
SS > TR
FS > LDT
FS > TR
LDT < TR
GDT != IDT
===========================================================================
..jbe():::ENTER;condition="not(D_EFL_6==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SS == DS
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= CR0_0
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= CR0_0
ES != CS
ES >= FS
ES >= GS
ES > LDT
ES > TR
CS != SS
CS != FS
CS != GS
CS > LDT
CS > TR
SS >= FS
SS >= GS
SS > LDT
SS > TR
FS >= GS
FS > LDT
FS > TR
GS > LDT
GS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_6
===========================================================================
..jbe():::EXIT
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_8)
II == orig(EFL_9)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
CS == orig(CS)
SS == DS
SS == orig(SS)
SS == orig(DS)
FS == GS
FS == orig(FS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CC0 == orig(CC0)
EFER == orig(EFER)
CR0_0 == orig(CR0_0)
(D_EFL_6 == 0)  <==>  (A20 > D_EFL_6)
(D_EFL_6 == 0)  <==>  (D_EFL_6 < orig(EFL_2))
(D_EFL_6 == 0)  <==>  (D_EFL_6 < orig(EFL_6))
(D_EFL_6 == 0)  <==>  (EFL_6 < orig(EFL_6))
(D_EFL_6 == 0)  <==>  (II == D_EFL_6)
(D_EFL_6 == 0)  ==>  (A20 <= D_EFL_4)
(D_EFL_6 == 0)  ==>  (A20 == orig(EFL_2))
(D_EFL_6 == 0)  ==>  (A20 == orig(EFL_6))
(D_EFL_6 == 0)  ==>  (A20 > EFL_6)
(D_EFL_6 == 0)  ==>  (A20 > orig(EFL_4))
(D_EFL_6 == 0)  ==>  (A20 >= D_EFL_2)
(D_EFL_6 == 0)  ==>  (ADDR > EIP)
(D_EFL_6 == 0)  ==>  (ADDR > orig(ADDR))
(D_EFL_6 == 0)  ==>  (CCD != orig(CCD))
(D_EFL_6 == 0)  ==>  (CR0_0 <= D_EFL_4)
(D_EFL_6 == 0)  ==>  (CR0_0 <= orig(EFL_2))
(D_EFL_6 == 0)  ==>  (CR0_0 <= orig(EFL_6))
(D_EFL_6 == 0)  ==>  (CR0_0 >= D_EFL_6)
(D_EFL_6 == 0)  ==>  (CR0_0 >= orig(EFL_4))
(D_EFL_6 == 0)  ==>  (D_EFL_2 <= D_EFL_4)
(D_EFL_6 == 0)  ==>  (D_EFL_2 <= orig(EFL_2))
(D_EFL_6 == 0)  ==>  (D_EFL_2 <= orig(EFL_6))
(D_EFL_6 == 0)  ==>  (D_EFL_2 >= D_EFL_6)
(D_EFL_6 == 0)  ==>  (D_EFL_2 >= orig(EFL_4))
(D_EFL_6 == 0)  ==>  (D_EFL_2 one of { 0, 1 })
(D_EFL_6 == 0)  ==>  (D_EFL_4 > D_EFL_6)
(D_EFL_6 == 0)  ==>  (D_EFL_4 > orig(EFL_4))
(D_EFL_6 == 0)  ==>  (D_EFL_4 >= orig(EFL_2))
(D_EFL_6 == 0)  ==>  (D_EFL_4 one of { 1, 2 })
(D_EFL_6 == 0)  ==>  (EAX != EDX)
(D_EFL_6 == 0)  ==>  (EBX != EDX)
(D_EFL_6 == 0)  ==>  (EBX != orig(EDX))
(D_EFL_6 == 0)  ==>  (EBX >= orig(EBX))
(D_EFL_6 == 0)  ==>  (ECX != EDX)
(D_EFL_6 == 0)  ==>  (ECX != orig(EDX))
(D_EFL_6 == 0)  ==>  (ECX >= orig(ECX))
(D_EFL_6 == 0)  ==>  (EDX != orig(EBX))
(D_EFL_6 == 0)  ==>  (EFL != orig(EFL))
(D_EFL_6 == 0)  ==>  (EFL_2 <= D_EFL_4)
(D_EFL_6 == 0)  ==>  (EFL_2 <= orig(EFL_2))
(D_EFL_6 == 0)  ==>  (EFL_2 <= orig(EFL_6))
(D_EFL_6 == 0)  ==>  (EFL_2 == D_EFL_2)
(D_EFL_6 == 0)  ==>  (EFL_2 >= D_EFL_6)
(D_EFL_6 == 0)  ==>  (EFL_2 >= orig(EFL_4))
(D_EFL_6 == 0)  ==>  (EFL_4 < D_EFL_4)
(D_EFL_6 == 0)  ==>  (EFL_4 <= orig(EFL_2))
(D_EFL_6 == 0)  ==>  (EFL_4 <= orig(EFL_6))
(D_EFL_6 == 0)  ==>  (EFL_4 >= D_EFL_6)
(D_EFL_6 == 0)  ==>  (EFL_4 >= EFL_6)
(D_EFL_6 == 0)  ==>  (EFL_4 >= orig(EFL_4))
(D_EFL_6 == 0)  ==>  (EFL_6 < D_EFL_4)
(D_EFL_6 == 0)  ==>  (EFL_6 < orig(EFL_2))
(D_EFL_6 == 0)  ==>  (EFL_6 <= CR0_0)
(D_EFL_6 == 0)  ==>  (EFL_6 == 0)
(D_EFL_6 == 0)  ==>  (EIP < orig(ADDR))
(D_EFL_6 == 0)  ==>  (ES <= SS)
(D_EFL_6 == 0)  ==>  (FS == orig(GS))
(D_EFL_6 == 0)  ==>  (II < D_EFL_4)
(D_EFL_6 == 0)  ==>  (II < orig(EFL_2))
(D_EFL_6 == 0)  ==>  (II < orig(EFL_6))
(D_EFL_6 == 0)  ==>  (II == EFL_6)
(D_EFL_6 == 0)  ==>  (II == orig(EFL_4))
(D_EFL_6 == 0)  ==>  (orig(EFL) == 70)
(D_EFL_6 == 0)  ==>  (orig(EFL_2) == 1)
(D_EFL_6 == 0)  ==>  (orig(EFL_2) > orig(EFL_4))
(D_EFL_6 == 0)  ==>  (orig(EFL_4) < orig(EFL_6))
(D_EFL_6 == 0)  ==>  (orig(EFL_4) == 0)
(D_EFL_6 == 0)  ==>  (orig(EFL_6) == 1)
(D_EFL_6 one of { 1, 2 })  <==>  (A20 <= D_EFL_6)
(D_EFL_6 one of { 1, 2 })  <==>  (D_EFL_6 >= orig(EFL_2))
(D_EFL_6 one of { 1, 2 })  <==>  (D_EFL_6 >= orig(EFL_6))
(D_EFL_6 one of { 1, 2 })  <==>  (EFL_6 >= orig(EFL_6))
(D_EFL_6 one of { 1, 2 })  <==>  (II < D_EFL_6)
(D_EFL_6 one of { 1, 2 })  ==>  (CR0_0 <= D_EFL_6)
(D_EFL_6 one of { 1, 2 })  ==>  (D_EFL_2 >= orig(EFL_6))
(D_EFL_6 one of { 1, 2 })  ==>  (D_EFL_2 one of { 0, 1, 2 })
(D_EFL_6 one of { 1, 2 })  ==>  (D_EFL_4 one of { 0, 1, 2 })
(D_EFL_6 one of { 1, 2 })  ==>  (EFL_2 <= D_EFL_6)
(D_EFL_6 one of { 1, 2 })  ==>  (EFL_2 >= orig(EFL_6))
(D_EFL_6 one of { 1, 2 })  ==>  (EFL_4 <= CR0_0)
(D_EFL_6 one of { 1, 2 })  ==>  (EFL_4 <= D_EFL_6)
(D_EFL_6 one of { 1, 2 })  ==>  (EFL_6 one of { 0, 1 })
(D_EFL_6 one of { 1, 2 })  ==>  (ES >= orig(ES))
(D_EFL_6 one of { 1, 2 })  ==>  (orig(EFL) >= 2)
(D_EFL_6 one of { 1, 2 })  ==>  (orig(EFL_2) one of { 0, 1 })
(D_EFL_6 one of { 1, 2 })  ==>  (orig(EFL_4) one of { 0, 1 })
(D_EFL_6 one of { 1, 2 })  ==>  (orig(EFL_6) one of { 0, 1 })
(EFL_6 == 0)  <==>  (A20 > EFL_6)
(EFL_6 == 0)  <==>  (EFL_4 >= EFL_6)
(EFL_6 == 0)  <==>  (II == EFL_6)
(EFL_6 == 0)  ==>  (A20 >= D_EFL_6)
(EFL_6 == 0)  ==>  (ADDR > EIP)
(EFL_6 == 0)  ==>  (ADDR > orig(ADDR))
(EFL_6 == 0)  ==>  (CCD >= 1)
(EFL_6 == 0)  ==>  (D_EFL_2 one of { 0, 1, 2 })
(EFL_6 == 0)  ==>  (D_EFL_4 one of { 0, 1, 2 })
(EFL_6 == 0)  ==>  (D_EFL_6 != orig(EFL_6))
(EFL_6 == 0)  ==>  (D_EFL_6 one of { 0, 1 })
(EFL_6 == 0)  ==>  (EFL >= 2)
(EFL_6 == 0)  ==>  (EFL_2 one of { 0, 1 })
(EFL_6 == 0)  ==>  (EFL_4 one of { 0, 1 })
(EFL_6 == 0)  ==>  (EFL_6 <= CR0_0)
(EFL_6 == 0)  ==>  (EFL_6 <= D_EFL_4)
(EFL_6 == 0)  ==>  (EFL_6 <= orig(EFL_2))
(EFL_6 == 0)  ==>  (EFL_6 <= orig(EFL_4))
(EFL_6 == 0)  ==>  (EFL_6 <= orig(EFL_6))
(EFL_6 == 0)  ==>  (EIP < orig(ADDR))
(EFL_6 == 0)  ==>  (FS == orig(GS))
(EFL_6 == 1)  <==>  (A20 == EFL_6)
(EFL_6 == 1)  <==>  (EFL_4 < EFL_6)
(EFL_6 == 1)  <==>  (II < EFL_6)
(EFL_6 == 1)  ==>  (A20 <= D_EFL_2)
(EFL_6 == 1)  ==>  (A20 <= D_EFL_6)
(EFL_6 == 1)  ==>  (A20 == EFL_2)
(EFL_6 == 1)  ==>  (A20 > EFL_4)
(EFL_6 == 1)  ==>  (A20 >= D_EFL_4)
(EFL_6 == 1)  ==>  (CR0_0 <= D_EFL_2)
(EFL_6 == 1)  ==>  (CR0_0 <= D_EFL_4)
(EFL_6 == 1)  ==>  (CR0_0 <= D_EFL_6)
(EFL_6 == 1)  ==>  (D_EFL_2 <= D_EFL_6)
(EFL_6 == 1)  ==>  (D_EFL_2 > orig(EFL_4))
(EFL_6 == 1)  ==>  (D_EFL_2 >= D_EFL_4)
(EFL_6 == 1)  ==>  (D_EFL_2 >= orig(EFL_2))
(EFL_6 == 1)  ==>  (D_EFL_2 >= orig(EFL_6))
(EFL_6 == 1)  ==>  (D_EFL_2 one of { 1, 2 })
(EFL_6 == 1)  ==>  (D_EFL_4 != orig(EFL_4))
(EFL_6 == 1)  ==>  (D_EFL_4 <= D_EFL_6)
(EFL_6 == 1)  ==>  (D_EFL_4 >= orig(EFL_2))
(EFL_6 == 1)  ==>  (D_EFL_4 one of { 0, 1 })
(EFL_6 == 1)  ==>  (D_EFL_6 > orig(EFL_4))
(EFL_6 == 1)  ==>  (D_EFL_6 >= orig(EFL_2))
(EFL_6 == 1)  ==>  (D_EFL_6 >= orig(EFL_6))
(EFL_6 == 1)  ==>  (D_EFL_6 one of { 1, 2 })
(EFL_6 == 1)  ==>  (EFL == 70)
(EFL_6 == 1)  ==>  (EFL_2 <= D_EFL_6)
(EFL_6 == 1)  ==>  (EFL_2 == 1)
(EFL_6 == 1)  ==>  (EFL_2 > EFL_4)
(EFL_6 == 1)  ==>  (EFL_2 >= CR0_0)
(EFL_6 == 1)  ==>  (EFL_2 >= D_EFL_4)
(EFL_6 == 1)  ==>  (EFL_2 >= orig(EFL_2))
(EFL_6 == 1)  ==>  (EFL_2 >= orig(EFL_4))
(EFL_6 == 1)  ==>  (EFL_2 >= orig(EFL_6))
(EFL_6 == 1)  ==>  (EFL_4 < D_EFL_2)
(EFL_6 == 1)  ==>  (EFL_4 < D_EFL_6)
(EFL_6 == 1)  ==>  (EFL_4 <= CR0_0)
(EFL_6 == 1)  ==>  (EFL_4 <= orig(EFL_2))
(EFL_6 == 1)  ==>  (EFL_4 <= orig(EFL_4))
(EFL_6 == 1)  ==>  (EFL_4 <= orig(EFL_6))
(EFL_6 == 1)  ==>  (EFL_4 == 0)
(EFL_6 == 1)  ==>  (EFL_6 >= CR0_0)
(EFL_6 == 1)  ==>  (EFL_6 >= D_EFL_4)
(EFL_6 == 1)  ==>  (EFL_6 >= orig(EFL_2))
(EFL_6 == 1)  ==>  (EFL_6 >= orig(EFL_4))
(EFL_6 == 1)  ==>  (EFL_6 >= orig(EFL_6))
(EFL_6 == 1)  ==>  (ES >= orig(ES))
(EFL_6 == 1)  ==>  (FS one of { "0000000000000000ffff00009300", "001000000000ffffffff00c09300", "001000000000ffffffff00cf9300" })
(EFL_6 == 1)  ==>  (II < D_EFL_2)
(EFL_6 == 1)  ==>  (II < D_EFL_6)
(EFL_6 == 1)  ==>  (II < EFL_2)
(EFL_6 == 1)  ==>  (II == EFL_4)
(EFL_6 == 1)  ==>  (SS >= orig(ES))
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
CR0_0 one of { 0, 1 }
D_EFL_2 one of { 0, 1, 2 }
D_EFL_4 one of { 0, 1, 2 }
D_EFL_6 one of { 0, 1, 2 }
ADDR != EIP
ADDR != orig(ADDR)
ADDR != orig(EIP)
EIP <= orig(ADDR)
EIP != orig(EIP)
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= CR0_0
II <= D_EFL_2
II <= D_EFL_4
II <= D_EFL_6
II <= orig(EFL_2)
II <= orig(EFL_4)
II <= orig(EFL_6)
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= CR0_0
A20 >= orig(EFL_2)
A20 >= orig(EFL_4)
A20 >= orig(EFL_6)
ES != CS
ES >= FS
ES > LDT
ES > TR
ES >= orig(GS)
CS != SS
CS != FS
CS > LDT
CS > TR
CS != orig(ES)
CS != orig(GS)
SS >= FS
SS > LDT
SS > TR
SS >= orig(GS)
FS > LDT
FS > TR
FS <= orig(ES)
FS >= orig(GS)
LDT < TR
LDT < orig(ES)
LDT < orig(GS)
TR < orig(ES)
TR < orig(GS)
GDT != IDT
EFL_2 >= EFL_6
EFL_2 <= D_EFL_2
EFL_4 <= D_EFL_4
EFL_6 <= D_EFL_2
EFL_6 <= D_EFL_6
D_EFL_4 >= orig(EFL_6)
D_EFL_6 >= orig(EFL_4)
===========================================================================
..jbe():::EXIT;condition="EFL_6==0"
II == EFL_6
FS == orig(GS)
CCD >= 1
D_EFL_6 one of { 0, 1 }
ADDR > EIP
ADDR > orig(ADDR)
EIP < orig(ADDR)
A20 >= D_EFL_6
D_EFL_6 != orig(EFL_6)
===========================================================================
..jbe():::EXIT;condition="not(EFL_6==0)"
II == EFL_4
A20 == EFL_2
A20 == EFL_6
EFL == 70
FS one of { "0000000000000000ffff00009300", "001000000000ffffffff00c09300", "001000000000ffffffff00cf9300" }
D_EFL_2 one of { 1, 2 }
D_EFL_4 one of { 0, 1 }
D_EFL_6 one of { 1, 2 }
II < D_EFL_2
II < D_EFL_6
A20 <= D_EFL_2
A20 >= D_EFL_4
A20 <= D_EFL_6
ES >= orig(ES)
SS >= orig(ES)
CR0_0 <= D_EFL_2
CR0_0 <= D_EFL_4
CR0_0 <= D_EFL_6
D_EFL_2 >= D_EFL_4
D_EFL_2 <= D_EFL_6
D_EFL_2 >= orig(EFL_2)
D_EFL_2 > orig(EFL_4)
D_EFL_2 >= orig(EFL_6)
D_EFL_4 <= D_EFL_6
D_EFL_4 >= orig(EFL_2)
D_EFL_4 != orig(EFL_4)
D_EFL_6 >= orig(EFL_2)
D_EFL_6 > orig(EFL_4)
D_EFL_6 >= orig(EFL_6)
===========================================================================
..jbe():::EXIT;condition="D_EFL_6==0"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_6
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == D_EFL_6
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_4)
II == orig(EFL_8)
II == orig(EFL_9)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(EFL_2)
A20 == orig(EFL_6)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
CS == orig(CS)
SS == DS
SS == orig(SS)
SS == orig(DS)
FS == GS
FS == orig(FS)
FS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == D_EFL_2
CR0_0 == orig(CR0_0)
EAX >= -1
EDX >= -1
CPL == 0
II == 0
A20 == 1
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
CR0_0 one of { 0, 1 }
D_EFL_4 one of { 1, 2 }
ADDR > EIP
ADDR > orig(ADDR)
ADDR != orig(EIP)
EAX != EDX
EBX != EDX
EBX >= orig(EBX)
EBX != orig(EDX)
ECX != EDX
ECX >= orig(ECX)
ECX != orig(EDX)
EDX != orig(EBX)
EIP < orig(ADDR)
EIP != orig(EIP)
EFL != orig(EFL)
II <= EFL_2
II <= EFL_4
II <= CR0_0
II < D_EFL_4
A20 >= EFL_2
A20 >= EFL_4
A20 >= CR0_0
A20 <= D_EFL_4
ES != CS
ES <= SS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != FS
CS > LDT
CS > TR
CS != orig(ES)
SS >= FS
SS > LDT
SS > TR
FS > LDT
FS > TR
FS <= orig(ES)
LDT < TR
LDT < orig(ES)
TR < orig(ES)
GDT != IDT
CCD != orig(CCD)
EFL_2 <= D_EFL_4
EFL_4 < D_EFL_4
CR0_0 <= D_EFL_4
===========================================================================
..jbe():::EXIT;condition="not(D_EFL_6==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_8)
II == orig(EFL_9)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
CS == orig(CS)
SS == DS
SS == orig(SS)
SS == orig(DS)
FS == GS
FS == orig(FS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CC0 == orig(CC0)
EFER == orig(EFER)
CR0_0 == orig(CR0_0)
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
CR0_0 one of { 0, 1 }
D_EFL_2 one of { 0, 1, 2 }
D_EFL_4 one of { 0, 1, 2 }
D_EFL_6 one of { 1, 2 }
ADDR != EIP
ADDR != orig(ADDR)
ADDR != orig(EIP)
EIP <= orig(ADDR)
EIP != orig(EIP)
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= CR0_0
II <= D_EFL_2
II <= D_EFL_4
II < D_EFL_6
II <= orig(EFL_2)
II <= orig(EFL_4)
II <= orig(EFL_6)
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= CR0_0
A20 <= D_EFL_6
A20 >= orig(EFL_2)
A20 >= orig(EFL_4)
A20 >= orig(EFL_6)
ES != CS
ES >= FS
ES > LDT
ES > TR
ES >= orig(ES)
ES >= orig(GS)
CS != SS
CS != FS
CS > LDT
CS > TR
CS != orig(ES)
CS != orig(GS)
SS >= FS
SS > LDT
SS > TR
SS >= orig(GS)
FS > LDT
FS > TR
FS <= orig(ES)
FS >= orig(GS)
LDT < TR
LDT < orig(ES)
LDT < orig(GS)
TR < orig(ES)
TR < orig(GS)
GDT != IDT
EFL_2 >= EFL_6
EFL_2 <= D_EFL_2
EFL_2 <= D_EFL_6
EFL_2 >= orig(EFL_6)
EFL_4 <= CR0_0
EFL_4 <= D_EFL_4
EFL_4 <= D_EFL_6
EFL_6 <= D_EFL_2
EFL_6 <= D_EFL_6
EFL_6 >= orig(EFL_6)
CR0_0 <= D_EFL_6
D_EFL_2 >= orig(EFL_6)
D_EFL_4 >= orig(EFL_6)
D_EFL_6 >= orig(EFL_2)
D_EFL_6 >= orig(EFL_4)
D_EFL_6 >= orig(EFL_6)
===========================================================================
..je():::ENTER
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
HLT == EFL_8
HLT == EFL_13
HLT == CR0_1
HLT == CR0_2
HLT == CR0_3
HLT == CR0_5
HLT == CR0_7
HLT == CR0_18
HLT == CR0_20
HLT == CR4_6
HLT == CR4_8
HLT == CR4_9
HLT == CR4_11
HLT == CR4_12
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II one of { 0, 1 }
A20 == 1
SMM one of { 0, 1 }
HLT == 0
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
EFL_11 one of { 0, 1 }
CR0_0 one of { 0, 1 }
D_SMM one of { 0, 1 }
ADDR != EIP
II <= A20
II >= HLT
II <= EFL_2
II <= EFL_6
II <= EFL_9
II <= D_SMM
A20 >= SMM
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= EFL_11
A20 >= CR0_0
A20 >= D_SMM
SMM >= HLT
SMM <= EFL_2
SMM <= EFL_6
SMM <= CR0_0
SMM <= D_SMM
HLT <= EFL_2
HLT <= EFL_4
HLT <= EFL_6
HLT <= EFL_9
HLT <= EFL_11
HLT <= CR0_0
HLT <= D_SMM
ES != CS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != DS
CS != FS
CS != GS
CS > LDT
CS > TR
SS <= DS
SS >= FS
SS > LDT
SS > TR
DS >= FS
DS > LDT
DS > TR
FS > LDT
FS > TR
GS > LDT
GS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_6
EFL_2 <= D_SMM
EFL_4 <= D_SMM
EFL_6 <= D_SMM
EFL_9 <= D_SMM
EFL_11 <= CR0_0
EFL_11 <= D_SMM
===========================================================================
..je():::ENTER;condition="EFL_6==0"
II == SMM
II == HLT
II == EFL_8
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == D_SMM
II == 0
II <= EFL_4
II <= EFL_11
II <= CR0_0
===========================================================================
..je():::ENTER;condition="not(EFL_6==0)"
HLT == EFL_11
FS <= GS
===========================================================================
..je():::ENTER;condition="D_EFL_6==0"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_4
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == EFL_2
A20 == EFL_6
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL one of { 70, 71, 582 }
CPL == 0
II == 0
A20 == 1
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_9 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
II <= EFL_9
II <= CR0_0
A20 >= EFL_9
A20 >= CR0_0
ES != CS
ES >= FS
ES >= GS
ES > LDT
ES > TR
CS != SS
CS != DS
CS != FS
CS != GS
CS > LDT
CS > TR
SS <= DS
SS >= FS
SS > LDT
SS > TR
DS >= FS
DS >= GS
DS > LDT
DS > TR
FS <= GS
FS > LDT
FS > TR
GS > LDT
GS > TR
LDT < TR
GDT != IDT
===========================================================================
..je():::ENTER;condition="not(D_EFL_6==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
HLT == EFL_8
HLT == EFL_13
HLT == CR0_1
HLT == CR0_2
HLT == CR0_3
HLT == CR0_5
HLT == CR0_7
HLT == CR0_18
HLT == CR0_20
HLT == CR4_6
HLT == CR4_8
HLT == CR4_9
HLT == CR4_11
HLT == CR4_12
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II one of { 0, 1 }
A20 == 1
SMM one of { 0, 1 }
HLT == 0
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
EFL_11 one of { 0, 1 }
CR0_0 one of { 0, 1 }
D_SMM one of { 0, 1 }
ADDR != EIP
II <= A20
II >= HLT
II <= EFL_2
II <= EFL_6
II <= EFL_9
II <= D_SMM
A20 >= SMM
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= EFL_11
A20 >= CR0_0
A20 >= D_SMM
SMM >= HLT
SMM <= EFL_2
SMM <= EFL_6
SMM <= CR0_0
SMM <= D_SMM
HLT <= EFL_2
HLT <= EFL_4
HLT <= EFL_6
HLT <= EFL_9
HLT <= EFL_11
HLT <= CR0_0
HLT <= D_SMM
ES != CS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != DS
CS != FS
CS != GS
CS > LDT
CS > TR
SS <= DS
SS >= FS
SS > LDT
SS > TR
DS >= FS
DS > LDT
DS > TR
FS > LDT
FS > TR
GS > LDT
GS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_6
EFL_2 <= D_SMM
EFL_4 <= D_SMM
EFL_6 <= D_SMM
EFL_9 <= D_SMM
EFL_11 <= CR0_0
EFL_11 <= D_SMM
===========================================================================
..je():::EXIT
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_8
A20 == D_EFL_13
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
SMM == orig(SMM)
HLT == EFL_8
HLT == EFL_13
HLT == CR0_1
HLT == CR0_2
HLT == CR0_3
HLT == CR0_5
HLT == CR0_7
HLT == CR0_18
HLT == CR0_20
HLT == CR4_6
HLT == CR4_8
HLT == CR4_9
HLT == CR4_11
HLT == CR4_12
HLT == orig(HLT)
HLT == orig(EFL_8)
HLT == orig(EFL_13)
HLT == orig(CR0_1)
HLT == orig(CR0_2)
HLT == orig(CR0_3)
HLT == orig(CR0_5)
HLT == orig(CR0_7)
HLT == orig(CR0_18)
HLT == orig(CR0_20)
HLT == orig(CR4_6)
HLT == orig(CR4_8)
HLT == orig(CR4_9)
HLT == orig(CR4_11)
HLT == orig(CR4_12)
LDT == orig(LDT)
TR == orig(TR)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CC0 == orig(CC0)
EFER == orig(EFER)
(D_EFL_6 == 0)  <==>  (A20 > D_EFL_6)
(D_EFL_6 == 0)  <==>  (D_EFL_6 < orig(D_SMM))
(D_EFL_6 == 0)  <==>  (D_EFL_6 < orig(EFL_2))
(D_EFL_6 == 0)  <==>  (D_EFL_6 < orig(EFL_6))
(D_EFL_6 == 0)  <==>  (EFL_6 < orig(EFL_6))
(D_EFL_6 == 0)  ==>  (A20 <= D_EFL_4)
(D_EFL_6 == 0)  ==>  (A20 == D_EFL_11)
(D_EFL_6 == 0)  ==>  (A20 == D_EFL_9)
(D_EFL_6 == 0)  ==>  (A20 == orig(D_SMM))
(D_EFL_6 == 0)  ==>  (A20 == orig(EFL_2))
(D_EFL_6 == 0)  ==>  (A20 == orig(EFL_6))
(D_EFL_6 == 0)  ==>  (A20 > EFL_11)
(D_EFL_6 == 0)  ==>  (A20 > EFL_6)
(D_EFL_6 == 0)  ==>  (A20 > SMM)
(D_EFL_6 == 0)  ==>  (A20 > orig(EFL_11))
(D_EFL_6 == 0)  ==>  (A20 > orig(EFL_4))
(D_EFL_6 == 0)  ==>  (A20 > orig(II))
(D_EFL_6 == 0)  ==>  (A20 >= D_EFL_2)
(D_EFL_6 == 0)  ==>  (CCD >= 1)
(D_EFL_6 == 0)  ==>  (CR0_0 <= D_EFL_11)
(D_EFL_6 == 0)  ==>  (CR0_0 <= D_EFL_4)
(D_EFL_6 == 0)  ==>  (CR0_0 <= orig(D_SMM))
(D_EFL_6 == 0)  ==>  (CR0_0 <= orig(EFL_2))
(D_EFL_6 == 0)  ==>  (CR0_0 <= orig(EFL_6))
(D_EFL_6 == 0)  ==>  (CR0_0 >= D_EFL_6)
(D_EFL_6 == 0)  ==>  (CR0_0 >= orig(EFL_4))
(D_EFL_6 == 0)  ==>  (CR0_0 >= orig(II))
(D_EFL_6 == 0)  ==>  (CS >= orig(CS))
(D_EFL_6 == 0)  ==>  (DS >= GS)
(D_EFL_6 == 0)  ==>  (D_CR0_0 <= orig(D_SMM))
(D_EFL_6 == 0)  ==>  (D_CR0_0 <= orig(EFL_2))
(D_EFL_6 == 0)  ==>  (D_CR0_0 <= orig(EFL_6))
(D_EFL_6 == 0)  ==>  (D_EFL_11 == 1)
(D_EFL_6 == 0)  ==>  (D_EFL_11 > orig(EFL_11))
(D_EFL_6 == 0)  ==>  (D_EFL_11 > orig(EFL_4))
(D_EFL_6 == 0)  ==>  (D_EFL_11 > orig(II))
(D_EFL_6 == 0)  ==>  (D_EFL_11 >= D_CR0_0)
(D_EFL_6 == 0)  ==>  (D_EFL_11 >= orig(CR0_0))
(D_EFL_6 == 0)  ==>  (D_EFL_2 <= D_CR0_0)
(D_EFL_6 == 0)  ==>  (D_EFL_2 <= D_EFL_11)
(D_EFL_6 == 0)  ==>  (D_EFL_2 <= D_EFL_4)
(D_EFL_6 == 0)  ==>  (D_EFL_2 <= D_EFL_9)
(D_EFL_6 == 0)  ==>  (D_EFL_2 <= orig(D_SMM))
(D_EFL_6 == 0)  ==>  (D_EFL_2 <= orig(EFL_2))
(D_EFL_6 == 0)  ==>  (D_EFL_2 <= orig(EFL_6))
(D_EFL_6 == 0)  ==>  (D_EFL_2 >= D_EFL_6)
(D_EFL_6 == 0)  ==>  (D_EFL_2 >= orig(EFL_4))
(D_EFL_6 == 0)  ==>  (D_EFL_2 one of { 0, 1 })
(D_EFL_6 == 0)  ==>  (D_EFL_4 > D_EFL_6)
(D_EFL_6 == 0)  ==>  (D_EFL_4 > orig(EFL_11))
(D_EFL_6 == 0)  ==>  (D_EFL_4 > orig(EFL_4))
(D_EFL_6 == 0)  ==>  (D_EFL_4 > orig(II))
(D_EFL_6 == 0)  ==>  (D_EFL_4 >= D_CR0_0)
(D_EFL_6 == 0)  ==>  (D_EFL_4 >= D_EFL_11)
(D_EFL_6 == 0)  ==>  (D_EFL_4 >= D_EFL_9)
(D_EFL_6 == 0)  ==>  (D_EFL_4 >= orig(CR0_0))
(D_EFL_6 == 0)  ==>  (D_EFL_4 >= orig(D_SMM))
(D_EFL_6 == 0)  ==>  (D_EFL_4 >= orig(EFL_2))
(D_EFL_6 == 0)  ==>  (D_EFL_4 >= orig(EFL_9))
(D_EFL_6 == 0)  ==>  (D_EFL_4 one of { 1, 2 })
(D_EFL_6 == 0)  ==>  (D_EFL_6 < D_EFL_11)
(D_EFL_6 == 0)  ==>  (D_EFL_6 < D_EFL_9)
(D_EFL_6 == 0)  ==>  (D_EFL_6 <= D_CR0_0)
(D_EFL_6 == 0)  ==>  (D_EFL_6 <= orig(CR0_0))
(D_EFL_6 == 0)  ==>  (D_EFL_6 <= orig(EFL_9))
(D_EFL_6 == 0)  ==>  (D_EFL_9 == 1)
(D_EFL_6 == 0)  ==>  (D_EFL_9 > orig(EFL_11))
(D_EFL_6 == 0)  ==>  (D_EFL_9 > orig(EFL_4))
(D_EFL_6 == 0)  ==>  (D_EFL_9 > orig(II))
(D_EFL_6 == 0)  ==>  (D_EFL_9 >= D_CR0_0)
(D_EFL_6 == 0)  ==>  (D_EFL_9 >= orig(EFL_9))
(D_EFL_6 == 0)  ==>  (EFL != orig(EFL))
(D_EFL_6 == 0)  ==>  (EFL_11 < D_EFL_11)
(D_EFL_6 == 0)  ==>  (EFL_11 < D_EFL_4)
(D_EFL_6 == 0)  ==>  (EFL_11 < D_EFL_9)
(D_EFL_6 == 0)  ==>  (EFL_11 < orig(D_SMM))
(D_EFL_6 == 0)  ==>  (EFL_11 < orig(EFL_2))
(D_EFL_6 == 0)  ==>  (EFL_11 < orig(EFL_6))
(D_EFL_6 == 0)  ==>  (EFL_11 <= CR0_0)
(D_EFL_6 == 0)  ==>  (EFL_11 <= orig(CR0_0))
(D_EFL_6 == 0)  ==>  (EFL_11 <= orig(EFL_9))
(D_EFL_6 == 0)  ==>  (EFL_11 == 0)
(D_EFL_6 == 0)  ==>  (EFL_2 <= D_CR0_0)
(D_EFL_6 == 0)  ==>  (EFL_2 <= D_EFL_11)
(D_EFL_6 == 0)  ==>  (EFL_2 <= D_EFL_4)
(D_EFL_6 == 0)  ==>  (EFL_2 <= D_EFL_9)
(D_EFL_6 == 0)  ==>  (EFL_2 <= orig(D_SMM))
(D_EFL_6 == 0)  ==>  (EFL_2 <= orig(EFL_2))
(D_EFL_6 == 0)  ==>  (EFL_2 <= orig(EFL_6))
(D_EFL_6 == 0)  ==>  (EFL_2 == D_EFL_2)
(D_EFL_6 == 0)  ==>  (EFL_2 >= D_EFL_6)
(D_EFL_6 == 0)  ==>  (EFL_2 >= EFL_11)
(D_EFL_6 == 0)  ==>  (EFL_2 >= orig(EFL_11))
(D_EFL_6 == 0)  ==>  (EFL_2 >= orig(EFL_4))
(D_EFL_6 == 0)  ==>  (EFL_4 < D_EFL_4)
(D_EFL_6 == 0)  ==>  (EFL_4 <= D_EFL_11)
(D_EFL_6 == 0)  ==>  (EFL_4 <= D_EFL_9)
(D_EFL_6 == 0)  ==>  (EFL_4 <= orig(EFL_2))
(D_EFL_6 == 0)  ==>  (EFL_4 <= orig(EFL_6))
(D_EFL_6 == 0)  ==>  (EFL_4 >= D_EFL_6)
(D_EFL_6 == 0)  ==>  (EFL_4 >= EFL_11)
(D_EFL_6 == 0)  ==>  (EFL_4 >= EFL_6)
(D_EFL_6 == 0)  ==>  (EFL_4 >= orig(EFL_11))
(D_EFL_6 == 0)  ==>  (EFL_4 >= orig(EFL_4))
(D_EFL_6 == 0)  ==>  (EFL_4 >= orig(II))
(D_EFL_6 == 0)  ==>  (EFL_6 < D_EFL_11)
(D_EFL_6 == 0)  ==>  (EFL_6 < D_EFL_4)
(D_EFL_6 == 0)  ==>  (EFL_6 < D_EFL_9)
(D_EFL_6 == 0)  ==>  (EFL_6 < orig(D_SMM))
(D_EFL_6 == 0)  ==>  (EFL_6 < orig(EFL_2))
(D_EFL_6 == 0)  ==>  (EFL_6 <= CR0_0)
(D_EFL_6 == 0)  ==>  (EFL_6 <= D_CR0_0)
(D_EFL_6 == 0)  ==>  (EFL_6 <= EFL_9)
(D_EFL_6 == 0)  ==>  (EFL_6 <= orig(CR0_0))
(D_EFL_6 == 0)  ==>  (EFL_6 <= orig(EFL_9))
(D_EFL_6 == 0)  ==>  (EFL_6 == 0)
(D_EFL_6 == 0)  ==>  (EFL_9 <= D_CR0_0)
(D_EFL_6 == 0)  ==>  (EFL_9 <= D_EFL_4)
(D_EFL_6 == 0)  ==>  (EFL_9 <= orig(EFL_2))
(D_EFL_6 == 0)  ==>  (EFL_9 <= orig(EFL_6))
(D_EFL_6 == 0)  ==>  (EFL_9 == orig(EFL_9))
(D_EFL_6 == 0)  ==>  (EFL_9 >= D_EFL_6)
(D_EFL_6 == 0)  ==>  (EFL_9 >= EFL_11)
(D_EFL_6 == 0)  ==>  (EFL_9 >= orig(EFL_11))
(D_EFL_6 == 0)  ==>  (EFL_9 >= orig(EFL_4))
(D_EFL_6 == 0)  ==>  (EIP != orig(ADDR))
(D_EFL_6 == 0)  ==>  (EIP != orig(EIP))
(D_EFL_6 == 0)  ==>  (ES >= GS)
(D_EFL_6 == 0)  ==>  (FS <= GS)
(D_EFL_6 == 0)  ==>  (FS <= orig(GS))
(D_EFL_6 == 0)  ==>  (GDT == orig(GDT))
(D_EFL_6 == 0)  ==>  (GS <= orig(DS))
(D_EFL_6 == 0)  ==>  (GS <= orig(ES))
(D_EFL_6 == 0)  ==>  (GS <= orig(GS))
(D_EFL_6 == 0)  ==>  (HLT < D_EFL_11)
(D_EFL_6 == 0)  ==>  (HLT < D_EFL_4)
(D_EFL_6 == 0)  ==>  (HLT < D_EFL_9)
(D_EFL_6 == 0)  ==>  (HLT < orig(D_SMM))
(D_EFL_6 == 0)  ==>  (HLT < orig(EFL_2))
(D_EFL_6 == 0)  ==>  (HLT < orig(EFL_6))
(D_EFL_6 == 0)  ==>  (II < A20)
(D_EFL_6 == 0)  ==>  (II < D_EFL_11)
(D_EFL_6 == 0)  ==>  (II < D_EFL_4)
(D_EFL_6 == 0)  ==>  (II < D_EFL_9)
(D_EFL_6 == 0)  ==>  (II < orig(D_SMM))
(D_EFL_6 == 0)  ==>  (II < orig(EFL_2))
(D_EFL_6 == 0)  ==>  (II < orig(EFL_6))
(D_EFL_6 == 0)  ==>  (II <= CR0_0)
(D_EFL_6 == 0)  ==>  (II <= D_CR0_0)
(D_EFL_6 == 0)  ==>  (II <= EFL_4)
(D_EFL_6 == 0)  ==>  (II <= orig(EFL_9))
(D_EFL_6 == 0)  ==>  (II == 0)
(D_EFL_6 == 0)  ==>  (II == D_EFL_6)
(D_EFL_6 == 0)  ==>  (II == EFL_11)
(D_EFL_6 == 0)  ==>  (II == EFL_6)
(D_EFL_6 == 0)  ==>  (II == HLT)
(D_EFL_6 == 0)  ==>  (II == SMM)
(D_EFL_6 == 0)  ==>  (II == orig(EFL_11))
(D_EFL_6 == 0)  ==>  (II == orig(EFL_4))
(D_EFL_6 == 0)  ==>  (II == orig(II))
(D_EFL_6 == 0)  ==>  (SMM < D_EFL_11)
(D_EFL_6 == 0)  ==>  (SMM < D_EFL_4)
(D_EFL_6 == 0)  ==>  (SMM < D_EFL_9)
(D_EFL_6 == 0)  ==>  (SMM < orig(D_SMM))
(D_EFL_6 == 0)  ==>  (SMM < orig(EFL_2))
(D_EFL_6 == 0)  ==>  (SMM < orig(EFL_6))
(D_EFL_6 == 0)  ==>  (SMM <= EFL_4)
(D_EFL_6 == 0)  ==>  (SMM <= EFL_9)
(D_EFL_6 == 0)  ==>  (SMM <= orig(EFL_9))
(D_EFL_6 == 0)  ==>  (SMM == 0)
(D_EFL_6 == 0)  ==>  (orig(CR0_0) <= orig(D_SMM))
(D_EFL_6 == 0)  ==>  (orig(DS) >= orig(GS))
(D_EFL_6 == 0)  ==>  (orig(D_SMM) == 1)
(D_EFL_6 == 0)  ==>  (orig(EFL) one of { 70, 71, 582 })
(D_EFL_6 == 0)  ==>  (orig(EFL_11) < orig(D_SMM))
(D_EFL_6 == 0)  ==>  (orig(EFL_11) == 0)
(D_EFL_6 == 0)  ==>  (orig(EFL_2) == 1)
(D_EFL_6 == 0)  ==>  (orig(EFL_2) > orig(EFL_11))
(D_EFL_6 == 0)  ==>  (orig(EFL_2) > orig(EFL_4))
(D_EFL_6 == 0)  ==>  (orig(EFL_2) >= orig(CR0_0))
(D_EFL_6 == 0)  ==>  (orig(EFL_2) >= orig(EFL_9))
(D_EFL_6 == 0)  ==>  (orig(EFL_4) < orig(D_SMM))
(D_EFL_6 == 0)  ==>  (orig(EFL_4) < orig(EFL_6))
(D_EFL_6 == 0)  ==>  (orig(EFL_4) <= orig(CR0_0))
(D_EFL_6 == 0)  ==>  (orig(EFL_4) <= orig(EFL_9))
(D_EFL_6 == 0)  ==>  (orig(EFL_4) == 0)
(D_EFL_6 == 0)  ==>  (orig(EFL_6) == 1)
(D_EFL_6 == 0)  ==>  (orig(EFL_6) > orig(EFL_11))
(D_EFL_6 == 0)  ==>  (orig(EFL_6) >= orig(CR0_0))
(D_EFL_6 == 0)  ==>  (orig(EFL_6) >= orig(EFL_9))
(D_EFL_6 == 0)  ==>  (orig(EFL_9) >= orig(EFL_11))
(D_EFL_6 == 0)  ==>  (orig(ES) >= orig(GS))
(D_EFL_6 == 0)  ==>  (orig(FS) <= orig(GS))
(D_EFL_6 == 0)  ==>  (orig(II) < orig(D_SMM))
(D_EFL_6 == 0)  ==>  (orig(II) < orig(EFL_2))
(D_EFL_6 == 0)  ==>  (orig(II) < orig(EFL_6))
(D_EFL_6 == 0)  ==>  (orig(II) <= orig(CR0_0))
(D_EFL_6 == 0)  ==>  (orig(II) == 0)
(D_EFL_6 one of { 1, 2 })  <==>  (A20 <= D_EFL_6)
(D_EFL_6 one of { 1, 2 })  <==>  (D_EFL_6 >= orig(D_SMM))
(D_EFL_6 one of { 1, 2 })  <==>  (D_EFL_6 >= orig(EFL_2))
(D_EFL_6 one of { 1, 2 })  <==>  (D_EFL_6 >= orig(EFL_6))
(D_EFL_6 one of { 1, 2 })  <==>  (EFL_6 >= orig(EFL_6))
(D_EFL_6 one of { 1, 2 })  <==>  (HLT < D_EFL_6)
(D_EFL_6 one of { 1, 2 })  ==>  (CR0_0 <= D_EFL_6)
(D_EFL_6 one of { 1, 2 })  ==>  (D_EFL_11 one of { 0, 1, 2 })
(D_EFL_6 one of { 1, 2 })  ==>  (D_EFL_2 >= orig(EFL_6))
(D_EFL_6 one of { 1, 2 })  ==>  (D_EFL_2 one of { 0, 1, 2 })
(D_EFL_6 one of { 1, 2 })  ==>  (D_EFL_4 one of { 0, 1, 2 })
(D_EFL_6 one of { 1, 2 })  ==>  (D_EFL_6 >= D_CR0_0)
(D_EFL_6 one of { 1, 2 })  ==>  (D_EFL_6 >= orig(CR0_0))
(D_EFL_6 one of { 1, 2 })  ==>  (D_EFL_6 >= orig(EFL_9))
(D_EFL_6 one of { 1, 2 })  ==>  (D_EFL_9 one of { 0, 1, 2 })
(D_EFL_6 one of { 1, 2 })  ==>  (EFL_11 one of { 0, 1 })
(D_EFL_6 one of { 1, 2 })  ==>  (EFL_2 <= D_EFL_6)
(D_EFL_6 one of { 1, 2 })  ==>  (EFL_2 >= orig(EFL_6))
(D_EFL_6 one of { 1, 2 })  ==>  (EFL_4 <= D_EFL_6)
(D_EFL_6 one of { 1, 2 })  ==>  (EFL_6 one of { 0, 1 })
(D_EFL_6 one of { 1, 2 })  ==>  (EFL_9 <= D_EFL_6)
(D_EFL_6 one of { 1, 2 })  ==>  (ES >= orig(FS))
(D_EFL_6 one of { 1, 2 })  ==>  (II != D_CR0_0)
(D_EFL_6 one of { 1, 2 })  ==>  (II one of { 0, 1 })
(D_EFL_6 one of { 1, 2 })  ==>  (SMM one of { 0, 1 })
(D_EFL_6 one of { 1, 2 })  ==>  (orig(D_SMM) one of { 0, 1 })
(D_EFL_6 one of { 1, 2 })  ==>  (orig(EFL) >= 2)
(D_EFL_6 one of { 1, 2 })  ==>  (orig(EFL_11) one of { 0, 1 })
(D_EFL_6 one of { 1, 2 })  ==>  (orig(EFL_2) one of { 0, 1 })
(D_EFL_6 one of { 1, 2 })  ==>  (orig(EFL_4) one of { 0, 1 })
(D_EFL_6 one of { 1, 2 })  ==>  (orig(EFL_6) one of { 0, 1 })
(D_EFL_6 one of { 1, 2 })  ==>  (orig(II) one of { 0, 1 })
(EFL_6 == 0)  <==>  (A20 > EFL_6)
(EFL_6 == 0)  <==>  (EFL_4 >= EFL_6)
(EFL_6 == 0)  <==>  (EFL_6 < orig(D_SMM))
(EFL_6 == 0)  <==>  (EFL_6 <= EFL_11)
(EFL_6 == 0)  <==>  (EFL_6 <= orig(EFL_11))
(EFL_6 == 0)  ==>  (A20 == orig(D_SMM))
(EFL_6 == 0)  ==>  (A20 > SMM)
(EFL_6 == 0)  ==>  (A20 > orig(II))
(EFL_6 == 0)  ==>  (A20 >= D_EFL_6)
(EFL_6 == 0)  ==>  (A20 >= D_EFL_9)
(EFL_6 == 0)  ==>  (CR0_0 <= orig(D_SMM))
(EFL_6 == 0)  ==>  (CR0_0 >= orig(II))
(EFL_6 == 0)  ==>  (D_CR0_0 <= orig(D_SMM))
(EFL_6 == 0)  ==>  (D_EFL_11 one of { 0, 1, 2 })
(EFL_6 == 0)  ==>  (D_EFL_2 one of { 0, 1, 2 })
(EFL_6 == 0)  ==>  (D_EFL_4 one of { 0, 1, 2 })
(EFL_6 == 0)  ==>  (D_EFL_6 != orig(EFL_6))
(EFL_6 == 0)  ==>  (D_EFL_6 <= D_CR0_0)
(EFL_6 == 0)  ==>  (D_EFL_6 <= orig(D_SMM))
(EFL_6 == 0)  ==>  (D_EFL_6 one of { 0, 1 })
(EFL_6 == 0)  ==>  (D_EFL_9 <= orig(D_SMM))
(EFL_6 == 0)  ==>  (D_EFL_9 >= orig(EFL_2))
(EFL_6 == 0)  ==>  (D_EFL_9 >= orig(EFL_6))
(EFL_6 == 0)  ==>  (D_EFL_9 one of { 0, 1 })
(EFL_6 == 0)  ==>  (EFL >= 2)
(EFL_6 == 0)  ==>  (EFL_11 >= orig(II))
(EFL_6 == 0)  ==>  (EFL_11 one of { 0, 1 })
(EFL_6 == 0)  ==>  (EFL_2 <= D_CR0_0)
(EFL_6 == 0)  ==>  (EFL_2 <= D_EFL_9)
(EFL_6 == 0)  ==>  (EFL_2 <= orig(D_SMM))
(EFL_6 == 0)  ==>  (EFL_2 one of { 0, 1 })
(EFL_6 == 0)  ==>  (EFL_4 >= orig(II))
(EFL_6 == 0)  ==>  (EFL_4 one of { 0, 1 })
(EFL_6 == 0)  ==>  (EFL_6 <= CR0_0)
(EFL_6 == 0)  ==>  (EFL_6 <= D_CR0_0)
(EFL_6 == 0)  ==>  (EFL_6 <= D_EFL_4)
(EFL_6 == 0)  ==>  (EFL_6 <= D_EFL_9)
(EFL_6 == 0)  ==>  (EFL_6 <= EFL_9)
(EFL_6 == 0)  ==>  (EFL_6 <= orig(CR0_0))
(EFL_6 == 0)  ==>  (EFL_6 <= orig(EFL_2))
(EFL_6 == 0)  ==>  (EFL_6 <= orig(EFL_4))
(EFL_6 == 0)  ==>  (EFL_6 <= orig(EFL_6))
(EFL_6 == 0)  ==>  (EFL_6 <= orig(EFL_9))
(EFL_6 == 0)  ==>  (EFL_9 <= D_CR0_0)
(EFL_6 == 0)  ==>  (EFL_9 <= orig(EFL_9))
(EFL_6 == 0)  ==>  (EIP != orig(ADDR))
(EFL_6 == 0)  ==>  (GDT == orig(GDT))
(EFL_6 == 0)  ==>  (HLT < orig(D_SMM))
(EFL_6 == 0)  ==>  (II < A20)
(EFL_6 == 0)  ==>  (II < orig(D_SMM))
(EFL_6 == 0)  ==>  (II <= CR0_0)
(EFL_6 == 0)  ==>  (II <= D_CR0_0)
(EFL_6 == 0)  ==>  (II <= EFL_11)
(EFL_6 == 0)  ==>  (II <= EFL_4)
(EFL_6 == 0)  ==>  (II <= orig(EFL_11))
(EFL_6 == 0)  ==>  (II <= orig(EFL_4))
(EFL_6 == 0)  ==>  (II <= orig(EFL_9))
(EFL_6 == 0)  ==>  (II == 0)
(EFL_6 == 0)  ==>  (II == EFL_6)
(EFL_6 == 0)  ==>  (II == HLT)
(EFL_6 == 0)  ==>  (II == SMM)
(EFL_6 == 0)  ==>  (II == orig(II))
(EFL_6 == 0)  ==>  (SMM < orig(D_SMM))
(EFL_6 == 0)  ==>  (SMM <= EFL_11)
(EFL_6 == 0)  ==>  (SMM <= EFL_4)
(EFL_6 == 0)  ==>  (SMM <= EFL_9)
(EFL_6 == 0)  ==>  (SMM <= orig(EFL_11))
(EFL_6 == 0)  ==>  (SMM <= orig(EFL_4))
(EFL_6 == 0)  ==>  (SMM <= orig(EFL_9))
(EFL_6 == 0)  ==>  (SMM == 0)
(EFL_6 == 0)  ==>  (orig(CR0_0) <= orig(D_SMM))
(EFL_6 == 0)  ==>  (orig(D_SMM) == 1)
(EFL_6 == 0)  ==>  (orig(EFL_11) one of { 0, 1 })
(EFL_6 == 0)  ==>  (orig(II) < orig(D_SMM))
(EFL_6 == 0)  ==>  (orig(II) <= orig(CR0_0))
(EFL_6 == 0)  ==>  (orig(II) <= orig(EFL_11))
(EFL_6 == 0)  ==>  (orig(II) <= orig(EFL_4))
(EFL_6 == 0)  ==>  (orig(II) == 0)
(EFL_6 == 1)  <==>  (A20 == EFL_6)
(EFL_6 == 1)  <==>  (EFL_4 < EFL_6)
(EFL_6 == 1)  <==>  (EFL_6 > EFL_11)
(EFL_6 == 1)  <==>  (EFL_6 > orig(EFL_11))
(EFL_6 == 1)  <==>  (EFL_6 >= orig(D_SMM))
(EFL_6 == 1)  <==>  (HLT < EFL_6)
(EFL_6 == 1)  ==>  (A20 <= D_EFL_2)
(EFL_6 == 1)  ==>  (A20 <= D_EFL_6)
(EFL_6 == 1)  ==>  (A20 == D_EFL_11)
(EFL_6 == 1)  ==>  (A20 == EFL_2)
(EFL_6 == 1)  ==>  (A20 > EFL_11)
(EFL_6 == 1)  ==>  (A20 > EFL_4)
(EFL_6 == 1)  ==>  (A20 > orig(EFL_11))
(EFL_6 == 1)  ==>  (A20 >= D_EFL_4)
(EFL_6 == 1)  ==>  (CR0_0 <= D_EFL_11)
(EFL_6 == 1)  ==>  (CR0_0 <= D_EFL_2)
(EFL_6 == 1)  ==>  (CR0_0 <= D_EFL_6)
(EFL_6 == 1)  ==>  (D_EFL_11 == 1)
(EFL_6 == 1)  ==>  (D_EFL_11 > orig(EFL_11))
(EFL_6 == 1)  ==>  (D_EFL_11 >= D_CR0_0)
(EFL_6 == 1)  ==>  (D_EFL_11 >= orig(CR0_0))
(EFL_6 == 1)  ==>  (D_EFL_11 >= orig(D_SMM))
(EFL_6 == 1)  ==>  (D_EFL_11 >= orig(EFL_2))
(EFL_6 == 1)  ==>  (D_EFL_2 <= D_EFL_6)
(EFL_6 == 1)  ==>  (D_EFL_2 > orig(EFL_11))
(EFL_6 == 1)  ==>  (D_EFL_2 >= D_CR0_0)
(EFL_6 == 1)  ==>  (D_EFL_2 >= D_EFL_11)
(EFL_6 == 1)  ==>  (D_EFL_2 >= D_EFL_4)
(EFL_6 == 1)  ==>  (D_EFL_2 >= orig(CR0_0))
(EFL_6 == 1)  ==>  (D_EFL_2 >= orig(D_SMM))
(EFL_6 == 1)  ==>  (D_EFL_2 >= orig(EFL_2))
(EFL_6 == 1)  ==>  (D_EFL_2 >= orig(EFL_4))
(EFL_6 == 1)  ==>  (D_EFL_2 >= orig(EFL_6))
(EFL_6 == 1)  ==>  (D_EFL_2 >= orig(EFL_9))
(EFL_6 == 1)  ==>  (D_EFL_2 one of { 1, 2 })
(EFL_6 == 1)  ==>  (D_EFL_4 != orig(EFL_4))
(EFL_6 == 1)  ==>  (D_EFL_4 <= D_EFL_11)
(EFL_6 == 1)  ==>  (D_EFL_4 <= D_EFL_6)
(EFL_6 == 1)  ==>  (D_EFL_4 >= orig(EFL_9))
(EFL_6 == 1)  ==>  (D_EFL_4 one of { 0, 1 })
(EFL_6 == 1)  ==>  (D_EFL_6 > orig(EFL_11))
(EFL_6 == 1)  ==>  (D_EFL_6 > orig(EFL_4))
(EFL_6 == 1)  ==>  (D_EFL_6 >= D_CR0_0)
(EFL_6 == 1)  ==>  (D_EFL_6 >= D_EFL_11)
(EFL_6 == 1)  ==>  (D_EFL_6 >= orig(CR0_0))
(EFL_6 == 1)  ==>  (D_EFL_6 >= orig(D_SMM))
(EFL_6 == 1)  ==>  (D_EFL_6 >= orig(EFL_2))
(EFL_6 == 1)  ==>  (D_EFL_6 >= orig(EFL_6))
(EFL_6 == 1)  ==>  (D_EFL_6 >= orig(EFL_9))
(EFL_6 == 1)  ==>  (D_EFL_6 one of { 1, 2 })
(EFL_6 == 1)  ==>  (D_EFL_9 >= orig(EFL_4))
(EFL_6 == 1)  ==>  (D_EFL_9 one of { 0, 1, 2 })
(EFL_6 == 1)  ==>  (EFL one of { 70, 582 })
(EFL_6 == 1)  ==>  (EFL_11 < D_EFL_11)
(EFL_6 == 1)  ==>  (EFL_11 < D_EFL_2)
(EFL_6 == 1)  ==>  (EFL_11 < D_EFL_6)
(EFL_6 == 1)  ==>  (EFL_11 <= CR0_0)
(EFL_6 == 1)  ==>  (EFL_11 <= D_EFL_4)
(EFL_6 == 1)  ==>  (EFL_11 <= orig(CR0_0))
(EFL_6 == 1)  ==>  (EFL_11 <= orig(EFL_2))
(EFL_6 == 1)  ==>  (EFL_11 <= orig(EFL_4))
(EFL_6 == 1)  ==>  (EFL_11 <= orig(EFL_6))
(EFL_6 == 1)  ==>  (EFL_11 <= orig(EFL_9))
(EFL_6 == 1)  ==>  (EFL_11 <= orig(II))
(EFL_6 == 1)  ==>  (EFL_11 == 0)
(EFL_6 == 1)  ==>  (EFL_2 <= D_EFL_6)
(EFL_6 == 1)  ==>  (EFL_2 == 1)
(EFL_6 == 1)  ==>  (EFL_2 > EFL_11)
(EFL_6 == 1)  ==>  (EFL_2 > EFL_4)
(EFL_6 == 1)  ==>  (EFL_2 > orig(EFL_11))
(EFL_6 == 1)  ==>  (EFL_2 >= CR0_0)
(EFL_6 == 1)  ==>  (EFL_2 >= D_CR0_0)
(EFL_6 == 1)  ==>  (EFL_2 >= D_EFL_4)
(EFL_6 == 1)  ==>  (EFL_2 >= EFL_9)
(EFL_6 == 1)  ==>  (EFL_2 >= orig(CR0_0))
(EFL_6 == 1)  ==>  (EFL_2 >= orig(D_SMM))
(EFL_6 == 1)  ==>  (EFL_2 >= orig(EFL_2))
(EFL_6 == 1)  ==>  (EFL_2 >= orig(EFL_4))
(EFL_6 == 1)  ==>  (EFL_2 >= orig(EFL_6))
(EFL_6 == 1)  ==>  (EFL_2 >= orig(EFL_9))
(EFL_6 == 1)  ==>  (EFL_4 < D_EFL_11)
(EFL_6 == 1)  ==>  (EFL_4 < D_EFL_2)
(EFL_6 == 1)  ==>  (EFL_4 < D_EFL_6)
(EFL_6 == 1)  ==>  (EFL_4 <= CR0_0)
(EFL_6 == 1)  ==>  (EFL_4 <= D_EFL_9)
(EFL_6 == 1)  ==>  (EFL_4 <= EFL_9)
(EFL_6 == 1)  ==>  (EFL_4 <= orig(CR0_0))
(EFL_6 == 1)  ==>  (EFL_4 <= orig(EFL_2))
(EFL_6 == 1)  ==>  (EFL_4 <= orig(EFL_4))
(EFL_6 == 1)  ==>  (EFL_4 <= orig(EFL_6))
(EFL_6 == 1)  ==>  (EFL_4 <= orig(EFL_9))
(EFL_6 == 1)  ==>  (EFL_4 <= orig(II))
(EFL_6 == 1)  ==>  (EFL_4 == 0)
(EFL_6 == 1)  ==>  (EFL_6 >= CR0_0)
(EFL_6 == 1)  ==>  (EFL_6 >= D_CR0_0)
(EFL_6 == 1)  ==>  (EFL_6 >= D_EFL_4)
(EFL_6 == 1)  ==>  (EFL_6 >= EFL_9)
(EFL_6 == 1)  ==>  (EFL_6 >= orig(CR0_0))
(EFL_6 == 1)  ==>  (EFL_6 >= orig(EFL_2))
(EFL_6 == 1)  ==>  (EFL_6 >= orig(EFL_4))
(EFL_6 == 1)  ==>  (EFL_6 >= orig(EFL_6))
(EFL_6 == 1)  ==>  (EFL_6 >= orig(EFL_9))
(EFL_6 == 1)  ==>  (EFL_9 <= D_EFL_2)
(EFL_6 == 1)  ==>  (EFL_9 <= D_EFL_4)
(EFL_6 == 1)  ==>  (EFL_9 <= D_EFL_6)
(EFL_6 == 1)  ==>  (EFL_9 >= EFL_11)
(EFL_6 == 1)  ==>  (EFL_9 >= orig(EFL_11))
(EFL_6 == 1)  ==>  (EIP != orig(EIP))
(EFL_6 == 1)  ==>  (ES >= orig(FS))
(EFL_6 == 1)  ==>  (FS <= GS)
(EFL_6 == 1)  ==>  (FS <= orig(GS))
(EFL_6 == 1)  ==>  (GS <= orig(GS))
(EFL_6 == 1)  ==>  (HLT < D_EFL_11)
(EFL_6 == 1)  ==>  (HLT < D_EFL_2)
(EFL_6 == 1)  ==>  (HLT < D_EFL_6)
(EFL_6 == 1)  ==>  (HLT < EFL_2)
(EFL_6 == 1)  ==>  (HLT == EFL_11)
(EFL_6 == 1)  ==>  (HLT == EFL_4)
(EFL_6 == 1)  ==>  (HLT == orig(EFL_11))
(EFL_6 == 1)  ==>  (II != D_CR0_0)
(EFL_6 == 1)  ==>  (II >= EFL_11)
(EFL_6 == 1)  ==>  (II >= EFL_4)
(EFL_6 == 1)  ==>  (II >= orig(EFL_11))
(EFL_6 == 1)  ==>  (II one of { 0, 1 })
(EFL_6 == 1)  ==>  (SMM >= EFL_11)
(EFL_6 == 1)  ==>  (SMM >= EFL_4)
(EFL_6 == 1)  ==>  (SMM >= orig(EFL_11))
(EFL_6 == 1)  ==>  (SMM one of { 0, 1 })
(EFL_6 == 1)  ==>  (orig(D_SMM) one of { 0, 1 })
(EFL_6 == 1)  ==>  (orig(EFL_11) == 0)
(EFL_6 == 1)  ==>  (orig(EFL_2) >= orig(EFL_11))
(EFL_6 == 1)  ==>  (orig(EFL_4) >= orig(EFL_11))
(EFL_6 == 1)  ==>  (orig(EFL_6) >= orig(EFL_11))
(EFL_6 == 1)  ==>  (orig(EFL_9) >= orig(EFL_11))
(EFL_6 == 1)  ==>  (orig(FS) <= orig(GS))
(EFL_6 == 1)  ==>  (orig(II) >= orig(EFL_11))
(EFL_6 == 1)  ==>  (orig(II) one of { 0, 1 })
ADDR != 0
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II one of { 0, 1 }
A20 == 1
SMM one of { 0, 1 }
HLT == 0
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
EFL_11 one of { 0, 1 }
CR0_0 one of { 0, 1 }
D_EFL_2 one of { 0, 1, 2 }
D_EFL_4 one of { 0, 1, 2 }
D_EFL_6 one of { 0, 1, 2 }
D_EFL_9 one of { 0, 1, 2 }
D_EFL_11 one of { 0, 1, 2 }
D_CR0_0 one of { 0, 1 }
ADDR != EIP
ADDR != orig(ADDR)
ADDR != orig(EIP)
II <= A20
II >= HLT
II <= EFL_2
II <= EFL_6
II <= EFL_9
II <= D_EFL_2
II <= D_EFL_4
II <= D_EFL_6
II <= D_EFL_9
II <= D_EFL_11
II <= orig(EFL_2)
II <= orig(EFL_6)
II <= orig(CR0_0)
II <= orig(D_SMM)
A20 >= SMM
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= EFL_11
A20 >= CR0_0
A20 >= D_CR0_0
A20 >= orig(II)
A20 >= orig(EFL_2)
A20 >= orig(EFL_4)
A20 >= orig(EFL_6)
A20 >= orig(EFL_9)
A20 >= orig(EFL_11)
A20 >= orig(CR0_0)
A20 >= orig(D_SMM)
SMM >= HLT
SMM <= EFL_2
SMM <= EFL_6
SMM <= CR0_0
SMM <= D_EFL_2
SMM <= D_EFL_4
SMM <= D_EFL_6
SMM <= D_EFL_9
SMM <= D_EFL_11
SMM <= D_CR0_0
SMM <= orig(EFL_2)
SMM <= orig(EFL_6)
SMM <= orig(CR0_0)
SMM <= orig(D_SMM)
HLT <= EFL_2
HLT <= EFL_4
HLT <= EFL_6
HLT <= EFL_9
HLT <= EFL_11
HLT <= CR0_0
HLT <= D_EFL_2
HLT <= D_EFL_4
HLT <= D_EFL_6
HLT <= D_EFL_9
HLT <= D_EFL_11
HLT <= D_CR0_0
HLT <= orig(II)
HLT <= orig(EFL_2)
HLT <= orig(EFL_4)
HLT <= orig(EFL_6)
HLT <= orig(EFL_9)
HLT <= orig(EFL_11)
HLT <= orig(CR0_0)
HLT <= orig(D_SMM)
ES != CS
ES >= FS
ES > LDT
ES > TR
ES != orig(CS)
CS != SS
CS != DS
CS != FS
CS != GS
CS > LDT
CS > TR
CS != orig(ES)
CS != orig(SS)
CS != orig(DS)
CS != orig(FS)
CS != orig(GS)
SS <= DS
SS >= FS
SS > LDT
SS > TR
SS != orig(CS)
SS <= orig(SS)
SS <= orig(DS)
DS >= FS
DS > LDT
DS > TR
DS != orig(CS)
FS > LDT
FS > TR
FS <= orig(ES)
FS != orig(CS)
FS <= orig(SS)
FS <= orig(DS)
FS <= orig(FS)
GS > LDT
GS > TR
GS != orig(CS)
LDT < TR
LDT < orig(ES)
LDT < orig(CS)
LDT < orig(SS)
LDT < orig(DS)
LDT < orig(FS)
LDT < orig(GS)
TR < orig(ES)
TR < orig(CS)
TR < orig(SS)
TR < orig(DS)
TR < orig(FS)
TR < orig(GS)
GDT != IDT
GDT <= orig(GDT)
GDT != orig(IDT)
IDT != orig(GDT)
IDT <= orig(IDT)
CR0 <= orig(CR0)
EFL_2 >= EFL_6
EFL_2 <= D_EFL_2
EFL_2 >= orig(II)
EFL_4 <= D_EFL_4
EFL_4 <= D_CR0_0
EFL_4 <= orig(D_SMM)
EFL_6 <= D_EFL_2
EFL_6 <= D_EFL_6
EFL_6 <= D_EFL_11
EFL_6 >= orig(II)
EFL_9 <= D_EFL_9
EFL_9 <= D_EFL_11
EFL_9 >= orig(II)
EFL_9 <= orig(D_SMM)
EFL_11 <= D_EFL_2
EFL_11 <= D_EFL_6
EFL_11 <= D_EFL_9
EFL_11 <= D_EFL_11
EFL_11 <= D_CR0_0
EFL_11 <= orig(D_SMM)
CR0_0 <= D_EFL_9
CR0_0 <= D_CR0_0
CR0_0 >= orig(EFL_11)
CR0_0 <= orig(CR0_0)
D_EFL_2 >= orig(II)
D_EFL_2 >= orig(EFL_11)
D_EFL_4 >= orig(II)
D_EFL_4 >= orig(EFL_6)
D_EFL_4 >= orig(EFL_11)
D_EFL_6 >= orig(II)
D_EFL_6 >= orig(EFL_4)
D_EFL_6 >= orig(EFL_11)
D_EFL_9 >= orig(II)
D_EFL_9 >= orig(EFL_11)
D_EFL_9 >= orig(CR0_0)
D_EFL_11 >= orig(II)
D_EFL_11 >= orig(EFL_4)
D_EFL_11 >= orig(EFL_6)
D_EFL_11 >= orig(EFL_9)
D_CR0_0 >= orig(II)
D_CR0_0 >= orig(EFL_4)
D_CR0_0 >= orig(EFL_9)
D_CR0_0 >= orig(EFL_11)
===========================================================================
..je():::EXIT;condition="EFL_6==0"
II == SMM
II == HLT
II == EFL_6
II == EFL_8
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_8)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == orig(D_SMM)
GDT == orig(GDT)
II == 0
D_EFL_6 one of { 0, 1 }
D_EFL_9 one of { 0, 1 }
EIP != orig(ADDR)
II <= EFL_4
II <= EFL_11
II <= CR0_0
II <= D_CR0_0
II <= orig(EFL_4)
II <= orig(EFL_9)
II <= orig(EFL_11)
A20 >= D_EFL_6
A20 >= D_EFL_9
EFL_2 <= D_EFL_9
EFL_2 <= D_CR0_0
EFL_9 <= D_CR0_0
EFL_9 <= orig(EFL_9)
D_EFL_6 <= D_CR0_0
D_EFL_6 != orig(EFL_6)
D_EFL_9 >= orig(EFL_2)
D_EFL_9 >= orig(EFL_6)
===========================================================================
..je():::EXIT;condition="not(EFL_6==0)"
A20 == EFL_2
A20 == EFL_6
A20 == D_EFL_11
HLT == EFL_4
HLT == EFL_11
HLT == orig(EFL_11)
EFL one of { 70, 582 }
D_EFL_2 one of { 1, 2 }
D_EFL_4 one of { 0, 1 }
D_EFL_6 one of { 1, 2 }
EIP != orig(EIP)
II != D_CR0_0
A20 <= D_EFL_2
A20 >= D_EFL_4
A20 <= D_EFL_6
HLT < D_EFL_2
HLT < D_EFL_6
ES >= orig(FS)
FS <= GS
FS <= orig(GS)
GS <= orig(GS)
EFL_9 <= D_EFL_2
EFL_9 <= D_EFL_4
EFL_9 <= D_EFL_6
CR0_0 <= D_EFL_2
CR0_0 <= D_EFL_6
D_EFL_2 >= D_EFL_4
D_EFL_2 <= D_EFL_6
D_EFL_2 >= D_CR0_0
D_EFL_2 >= orig(EFL_2)
D_EFL_2 >= orig(EFL_4)
D_EFL_2 >= orig(EFL_6)
D_EFL_2 >= orig(EFL_9)
D_EFL_2 >= orig(CR0_0)
D_EFL_2 >= orig(D_SMM)
D_EFL_4 <= D_EFL_6
D_EFL_4 != orig(EFL_4)
D_EFL_4 >= orig(EFL_9)
D_EFL_6 >= D_CR0_0
D_EFL_6 >= orig(EFL_2)
D_EFL_6 > orig(EFL_4)
D_EFL_6 >= orig(EFL_6)
D_EFL_6 >= orig(EFL_9)
D_EFL_6 >= orig(CR0_0)
D_EFL_6 >= orig(D_SMM)
D_EFL_9 >= orig(EFL_4)
===========================================================================
..je():::EXIT;condition="D_EFL_6==0"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_6
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == D_EFL_6
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_4)
II == orig(EFL_8)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(EFL_2)
A20 == orig(EFL_6)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == D_EFL_2
EFL_9 == orig(EFL_9)
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 1
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_9 one of { 0, 1 }
CR0_0 one of { 0, 1 }
D_EFL_4 one of { 1, 2 }
D_CR0_0 one of { 0, 1 }
ADDR != EIP
ADDR != orig(ADDR)
ADDR != orig(EIP)
EIP != orig(ADDR)
EIP != orig(EIP)
EFL != orig(EFL)
II <= EFL_2
II <= EFL_4
II <= EFL_9
II <= CR0_0
II < D_EFL_4
II <= D_CR0_0
II <= orig(CR0_0)
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_9
A20 >= CR0_0
A20 <= D_EFL_4
A20 >= D_CR0_0
A20 >= orig(CR0_0)
ES != CS
ES >= FS
ES >= GS
ES > LDT
ES > TR
ES != orig(CS)
CS != SS
CS != DS
CS != FS
CS != GS
CS > LDT
CS > TR
CS != orig(ES)
CS >= orig(CS)
CS != orig(SS)
CS != orig(DS)
CS != orig(FS)
CS != orig(GS)
SS <= DS
SS >= FS
SS > LDT
SS > TR
SS != orig(CS)
SS <= orig(SS)
SS <= orig(DS)
DS >= FS
DS >= GS
DS > LDT
DS > TR
DS != orig(CS)
FS <= GS
FS > LDT
FS > TR
FS <= orig(ES)
FS != orig(CS)
FS <= orig(SS)
FS <= orig(DS)
FS <= orig(FS)
FS <= orig(GS)
GS > LDT
GS > TR
GS <= orig(ES)
GS != orig(CS)
GS <= orig(DS)
GS <= orig(GS)
LDT < TR
LDT < orig(ES)
LDT < orig(CS)
LDT < orig(SS)
LDT < orig(DS)
LDT < orig(FS)
LDT < orig(GS)
TR < orig(ES)
TR < orig(CS)
TR < orig(SS)
TR < orig(DS)
TR < orig(FS)
TR < orig(GS)
GDT != IDT
GDT != orig(IDT)
IDT <= orig(IDT)
CR0 <= orig(CR0)
EFL_2 <= D_EFL_4
EFL_2 <= D_CR0_0
EFL_4 < D_EFL_4
EFL_4 <= D_CR0_0
EFL_9 <= D_EFL_4
EFL_9 <= D_CR0_0
CR0_0 <= D_EFL_4
CR0_0 <= D_CR0_0
CR0_0 <= orig(CR0_0)
D_EFL_4 >= D_CR0_0
D_EFL_4 >= orig(CR0_0)
===========================================================================
..je():::EXIT;condition="not(D_EFL_6==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_8
A20 == D_EFL_13
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
SMM == orig(SMM)
HLT == EFL_8
HLT == EFL_13
HLT == CR0_1
HLT == CR0_2
HLT == CR0_3
HLT == CR0_5
HLT == CR0_7
HLT == CR0_18
HLT == CR0_20
HLT == CR4_6
HLT == CR4_8
HLT == CR4_9
HLT == CR4_11
HLT == CR4_12
HLT == orig(HLT)
HLT == orig(EFL_8)
HLT == orig(EFL_13)
HLT == orig(CR0_1)
HLT == orig(CR0_2)
HLT == orig(CR0_3)
HLT == orig(CR0_5)
HLT == orig(CR0_7)
HLT == orig(CR0_18)
HLT == orig(CR0_20)
HLT == orig(CR4_6)
HLT == orig(CR4_8)
HLT == orig(CR4_9)
HLT == orig(CR4_11)
HLT == orig(CR4_12)
LDT == orig(LDT)
TR == orig(TR)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CC0 == orig(CC0)
EFER == orig(EFER)
ADDR != 0
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II one of { 0, 1 }
A20 == 1
SMM one of { 0, 1 }
HLT == 0
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
EFL_11 one of { 0, 1 }
CR0_0 one of { 0, 1 }
D_EFL_2 one of { 0, 1, 2 }
D_EFL_4 one of { 0, 1, 2 }
D_EFL_6 one of { 1, 2 }
D_EFL_9 one of { 0, 1, 2 }
D_EFL_11 one of { 0, 1, 2 }
D_CR0_0 one of { 0, 1 }
ADDR != EIP
ADDR != orig(ADDR)
ADDR != orig(EIP)
II <= A20
II >= HLT
II <= EFL_2
II <= EFL_6
II <= EFL_9
II <= D_EFL_2
II <= D_EFL_4
II <= D_EFL_6
II <= D_EFL_9
II <= D_EFL_11
II != D_CR0_0
II <= orig(EFL_2)
II <= orig(EFL_6)
II <= orig(CR0_0)
II <= orig(D_SMM)
A20 >= SMM
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= EFL_11
A20 >= CR0_0
A20 <= D_EFL_6
A20 >= D_CR0_0
A20 >= orig(II)
A20 >= orig(EFL_2)
A20 >= orig(EFL_4)
A20 >= orig(EFL_6)
A20 >= orig(EFL_9)
A20 >= orig(EFL_11)
A20 >= orig(CR0_0)
A20 >= orig(D_SMM)
SMM >= HLT
SMM <= EFL_2
SMM <= EFL_6
SMM <= CR0_0
SMM <= D_EFL_2
SMM <= D_EFL_4
SMM <= D_EFL_6
SMM <= D_EFL_9
SMM <= D_EFL_11
SMM <= D_CR0_0
SMM <= orig(EFL_2)
SMM <= orig(EFL_6)
SMM <= orig(CR0_0)
SMM <= orig(D_SMM)
HLT <= EFL_2
HLT <= EFL_4
HLT <= EFL_6
HLT <= EFL_9
HLT <= EFL_11
HLT <= CR0_0
HLT <= D_EFL_2
HLT <= D_EFL_4
HLT < D_EFL_6
HLT <= D_EFL_9
HLT <= D_EFL_11
HLT <= D_CR0_0
HLT <= orig(II)
HLT <= orig(EFL_2)
HLT <= orig(EFL_4)
HLT <= orig(EFL_6)
HLT <= orig(EFL_9)
HLT <= orig(EFL_11)
HLT <= orig(CR0_0)
HLT <= orig(D_SMM)
ES != CS
ES >= FS
ES > LDT
ES > TR
ES != orig(CS)
ES >= orig(FS)
CS != SS
CS != DS
CS != FS
CS != GS
CS > LDT
CS > TR
CS != orig(ES)
CS != orig(SS)
CS != orig(DS)
CS != orig(FS)
CS != orig(GS)
SS <= DS
SS >= FS
SS > LDT
SS > TR
SS != orig(CS)
SS <= orig(SS)
SS <= orig(DS)
DS >= FS
DS > LDT
DS > TR
DS != orig(CS)
FS > LDT
FS > TR
FS <= orig(ES)
FS != orig(CS)
FS <= orig(SS)
FS <= orig(DS)
FS <= orig(FS)
GS > LDT
GS > TR
GS != orig(CS)
LDT < TR
LDT < orig(ES)
LDT < orig(CS)
LDT < orig(SS)
LDT < orig(DS)
LDT < orig(FS)
LDT < orig(GS)
TR < orig(ES)
TR < orig(CS)
TR < orig(SS)
TR < orig(DS)
TR < orig(FS)
TR < orig(GS)
GDT != IDT
GDT <= orig(GDT)
GDT != orig(IDT)
IDT != orig(GDT)
IDT <= orig(IDT)
CR0 <= orig(CR0)
EFL_2 >= EFL_6
EFL_2 <= D_EFL_2
EFL_2 <= D_EFL_6
EFL_2 >= orig(II)
EFL_2 >= orig(EFL_6)
EFL_4 <= D_EFL_4
EFL_4 <= D_EFL_6
EFL_4 <= D_CR0_0
EFL_4 <= orig(D_SMM)
EFL_6 <= D_EFL_2
EFL_6 <= D_EFL_6
EFL_6 <= D_EFL_11
EFL_6 >= orig(II)
EFL_6 >= orig(EFL_6)
EFL_9 <= D_EFL_6
EFL_9 <= D_EFL_9
EFL_9 <= D_EFL_11
EFL_9 >= orig(II)
EFL_9 <= orig(D_SMM)
EFL_11 <= D_EFL_2
EFL_11 <= D_EFL_6
EFL_11 <= D_EFL_9
EFL_11 <= D_EFL_11
EFL_11 <= D_CR0_0
EFL_11 <= orig(D_SMM)
CR0_0 <= D_EFL_6
CR0_0 <= D_EFL_9
CR0_0 <= D_CR0_0
CR0_0 >= orig(EFL_11)
CR0_0 <= orig(CR0_0)
D_EFL_2 >= orig(II)
D_EFL_2 >= orig(EFL_6)
D_EFL_2 >= orig(EFL_11)
D_EFL_4 >= orig(II)
D_EFL_4 >= orig(EFL_6)
D_EFL_4 >= orig(EFL_11)
D_EFL_6 >= D_CR0_0
D_EFL_6 >= orig(II)
D_EFL_6 >= orig(EFL_2)
D_EFL_6 >= orig(EFL_4)
D_EFL_6 >= orig(EFL_6)
D_EFL_6 >= orig(EFL_9)
D_EFL_6 >= orig(EFL_11)
D_EFL_6 >= orig(CR0_0)
D_EFL_6 >= orig(D_SMM)
D_EFL_9 >= orig(II)
D_EFL_9 >= orig(EFL_11)
D_EFL_9 >= orig(CR0_0)
D_EFL_11 >= orig(II)
D_EFL_11 >= orig(EFL_4)
D_EFL_11 >= orig(EFL_6)
D_EFL_11 >= orig(EFL_9)
D_CR0_0 >= orig(II)
D_CR0_0 >= orig(EFL_4)
D_CR0_0 >= orig(EFL_9)
D_CR0_0 >= orig(EFL_11)
===========================================================================
..jg():::ENTER
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SS == DS
SS == FS
SS == GS
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
SS one of { "0000000000000000ffff00009300", "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= EFL_9
II <= CR0_0
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= CR0_0
ES != CS
ES >= SS
ES > LDT
ES > TR
CS != SS
CS > LDT
CS > TR
SS > LDT
SS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_6
===========================================================================
..jg():::ENTER;condition="EFL_6==0"
===========================================================================
..jg():::ENTER;condition="not(EFL_6==0)"
CCD one of { 0, 1, 27938 }
EAX != ECX
EBX != ECX
ECX != EDX
EFL_2 >= EFL_4
EFL_2 >= EFL_9
EFL_6 >= EFL_9
===========================================================================
..jg():::ENTER;condition="D_EFL_6==0"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_4
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == EFL_2
A20 == EFL_6
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SS == DS
SS == FS
SS == GS
EFL == 70
CPL == 0
II == 0
A20 == 1
ES one of { "001000000000ffffffff00cf9300", "c000000c0000ffffffff008f9300", "f000000f0000ffffffff008f9300" }
CS one of { "000800000000ffffffff00cf9a00", "000800000000ffffffff00cf9b00", "c000000c0000ffffffff008f9b00" }
SS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS one of { 0, 9, 68 }
CCD == 0
CC0 == 0
EFER == 0
CR0_0 one of { 0, 1 }
===========================================================================
..jg():::ENTER;condition="not(D_EFL_6==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SS == DS
SS == FS
SS == GS
EAX >= -1
EBX >= -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
SS one of { "0000000000000000ffff00009300", "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
EAX != ECX
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= EFL_9
II <= CR0_0
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= CR0_0
ES != CS
ES >= SS
ES > LDT
ES > TR
CS != SS
CS > LDT
CS > TR
SS > LDT
SS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_6
===========================================================================
..jg():::EXIT
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_8)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == orig(ES)
CS == orig(CS)
SS == DS
SS == FS
SS == GS
SS == orig(SS)
SS == orig(DS)
SS == orig(FS)
SS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_9 == orig(EFL_9)
CR0_0 == orig(CR0_0)
(CCD == 0)  <==>  (A20 == EFL_6)
(CCD == 0)  <==>  (EFL_4 < EFL_6)
(CCD == 0)  <==>  (EFL_6 == 1)
(CCD == 0)  <==>  (II < EFL_6)
(CCD == 0)  ==>  (A20 <= D_EFL_2)
(CCD == 0)  ==>  (A20 <= D_EFL_6)
(CCD == 0)  ==>  (A20 == EFL_2)
(CCD == 0)  ==>  (A20 > EFL_4)
(CCD == 0)  ==>  (A20 >= D_EFL_4)
(CCD == 0)  ==>  (ADDR > EIP)
(CCD == 0)  ==>  (ADDR > orig(ADDR))
(CCD == 0)  ==>  (CCD <= orig(CCD))
(CCD == 0)  ==>  (CR0_0 <= D_EFL_2)
(CCD == 0)  ==>  (CR0_0 <= D_EFL_4)
(CCD == 0)  ==>  (CR0_0 <= D_EFL_6)
(CCD == 0)  ==>  (D_EFL_2 <= D_EFL_6)
(CCD == 0)  ==>  (D_EFL_2 >= D_EFL_4)
(CCD == 0)  ==>  (D_EFL_2 >= orig(EFL_2))
(CCD == 0)  ==>  (D_EFL_2 >= orig(EFL_6))
(CCD == 0)  ==>  (D_EFL_2 one of { 1, 2 })
(CCD == 0)  ==>  (D_EFL_4 != orig(EFL_4))
(CCD == 0)  ==>  (D_EFL_4 <= D_EFL_6)
(CCD == 0)  ==>  (D_EFL_4 one of { 0, 1 })
(CCD == 0)  ==>  (D_EFL_6 > orig(EFL_4))
(CCD == 0)  ==>  (D_EFL_6 >= orig(EFL_2))
(CCD == 0)  ==>  (D_EFL_6 >= orig(EFL_6))
(CCD == 0)  ==>  (D_EFL_6 one of { 1, 2 })
(CCD == 0)  ==>  (EAX != ECX)
(CCD == 0)  ==>  (EAX != orig(ECX))
(CCD == 0)  ==>  (EBX != ECX)
(CCD == 0)  ==>  (EBX != orig(EAX))
(CCD == 0)  ==>  (EBX != orig(ECX))
(CCD == 0)  ==>  (ECX != EDX)
(CCD == 0)  ==>  (ECX != orig(EAX))
(CCD == 0)  ==>  (ECX != orig(EBX))
(CCD == 0)  ==>  (ECX != orig(EDX))
(CCD == 0)  ==>  (EDX != orig(EBX))
(CCD == 0)  ==>  (EDX != orig(ECX))
(CCD == 0)  ==>  (EFL >= orig(EFL))
(CCD == 0)  ==>  (EFL one of { 70, 582 })
(CCD == 0)  ==>  (EFL_2 <= D_EFL_6)
(CCD == 0)  ==>  (EFL_2 == 1)
(CCD == 0)  ==>  (EFL_2 > EFL_4)
(CCD == 0)  ==>  (EFL_2 >= CR0_0)
(CCD == 0)  ==>  (EFL_2 >= D_EFL_4)
(CCD == 0)  ==>  (EFL_2 >= EFL_9)
(CCD == 0)  ==>  (EFL_2 >= orig(EFL_2))
(CCD == 0)  ==>  (EFL_2 >= orig(EFL_6))
(CCD == 0)  ==>  (EFL_4 < D_EFL_2)
(CCD == 0)  ==>  (EFL_4 < D_EFL_6)
(CCD == 0)  ==>  (EFL_4 <= CR0_0)
(CCD == 0)  ==>  (EFL_4 <= EFL_9)
(CCD == 0)  ==>  (EFL_4 <= orig(EFL_2))
(CCD == 0)  ==>  (EFL_4 <= orig(EFL_4))
(CCD == 0)  ==>  (EFL_4 <= orig(EFL_6))
(CCD == 0)  ==>  (EFL_4 == 0)
(CCD == 0)  ==>  (EFL_6 >= CR0_0)
(CCD == 0)  ==>  (EFL_6 >= D_EFL_4)
(CCD == 0)  ==>  (EFL_6 >= EFL_9)
(CCD == 0)  ==>  (EFL_6 >= orig(EFL_2))
(CCD == 0)  ==>  (EFL_6 >= orig(EFL_4))
(CCD == 0)  ==>  (EFL_6 >= orig(EFL_6))
(CCD == 0)  ==>  (EFL_9 <= orig(EFL_2))
(CCD == 0)  ==>  (EFL_9 <= orig(EFL_6))
(CCD == 0)  ==>  (EIP != orig(EIP))
(CCD == 0)  ==>  (EIP < orig(ADDR))
(CCD == 0)  ==>  (II < D_EFL_2)
(CCD == 0)  ==>  (II < D_EFL_6)
(CCD == 0)  ==>  (II < EFL_2)
(CCD == 0)  ==>  (II == EFL_4)
(CCD == 0)  ==>  (orig(CCD) one of { 0, 1, 27938 })
(CCD == 0)  ==>  (orig(EAX) != orig(ECX))
(CCD == 0)  ==>  (orig(EBX) != orig(ECX))
(CCD == 0)  ==>  (orig(ECX) != orig(EDX))
(CCD == 0)  ==>  (orig(EFL_2) >= orig(EFL_4))
(D_EFL_6 == 0)  <==>  (II == D_EFL_6)
(D_EFL_6 == 0)  ==>  (A20 == EFL_4)
(D_EFL_6 == 0)  ==>  (A20 == orig(EFL_2))
(D_EFL_6 == 0)  ==>  (A20 == orig(EFL_6))
(D_EFL_6 == 0)  ==>  (CS one of { "000800000000ffffffff00cf9a00", "000800000000ffffffff00cf9b00", "c000000c0000ffffffff008f9b00" })
(D_EFL_6 == 0)  ==>  (D_EFL_2 one of { 0, 1 })
(D_EFL_6 == 0)  ==>  (D_EFL_4 == 2)
(D_EFL_6 == 0)  ==>  (ECX == orig(ECX))
(D_EFL_6 == 0)  ==>  (EFL one of { 18, 147, 151 })
(D_EFL_6 == 0)  ==>  (EFL_2 == D_EFL_2)
(D_EFL_6 == 0)  ==>  (EFL_4 == 1)
(D_EFL_6 == 0)  ==>  (EFL_6 == 0)
(D_EFL_6 == 0)  ==>  (EFL_9 == 0)
(D_EFL_6 == 0)  ==>  (ES one of { "001000000000ffffffff00cf9300", "c000000c0000ffffffff008f9300", "f000000f0000ffffffff008f9300" })
(D_EFL_6 == 0)  ==>  (II == EFL_6)
(D_EFL_6 == 0)  ==>  (II == EFL_9)
(D_EFL_6 == 0)  ==>  (II == orig(EFL_4))
(D_EFL_6 == 0)  ==>  (SS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" })
(D_EFL_6 == 0)  ==>  (orig(CCD) == 0)
(D_EFL_6 == 0)  ==>  (orig(CCS) one of { 0, 9, 68 })
(D_EFL_6 == 0)  ==>  (orig(EFL) == 70)
(D_EFL_6 == 0)  ==>  (orig(EFL_2) == 1)
(D_EFL_6 == 0)  ==>  (orig(EFL_4) == 0)
(D_EFL_6 == 0)  ==>  (orig(EFL_6) == 1)
(D_EFL_6 one of { 1, 2 })  <==>  (A20 <= D_EFL_6)
(D_EFL_6 one of { 1, 2 })  <==>  (D_EFL_6 >= orig(EFL_2))
(D_EFL_6 one of { 1, 2 })  <==>  (D_EFL_6 >= orig(EFL_6))
(D_EFL_6 one of { 1, 2 })  <==>  (EFL_4 <= D_EFL_6)
(D_EFL_6 one of { 1, 2 })  <==>  (EFL_6 >= orig(EFL_6))
(D_EFL_6 one of { 1, 2 })  <==>  (II < D_EFL_6)
(D_EFL_6 one of { 1, 2 })  ==>  (CR0_0 <= D_EFL_6)
(D_EFL_6 one of { 1, 2 })  ==>  (D_EFL_2 >= orig(EFL_6))
(D_EFL_6 one of { 1, 2 })  ==>  (D_EFL_2 one of { 0, 1, 2 })
(D_EFL_6 one of { 1, 2 })  ==>  (D_EFL_4 one of { 0, 1, 2 })
(D_EFL_6 one of { 1, 2 })  ==>  (EAX != ECX)
(D_EFL_6 one of { 1, 2 })  ==>  (EAX != orig(ECX))
(D_EFL_6 one of { 1, 2 })  ==>  (EAX >= -1)
(D_EFL_6 one of { 1, 2 })  ==>  (EBX >= -1)
(D_EFL_6 one of { 1, 2 })  ==>  (ECX != orig(EAX))
(D_EFL_6 one of { 1, 2 })  ==>  (ECX >= 0)
(D_EFL_6 one of { 1, 2 })  ==>  (EFL >= 2)
(D_EFL_6 one of { 1, 2 })  ==>  (EFL_2 <= D_EFL_6)
(D_EFL_6 one of { 1, 2 })  ==>  (EFL_2 >= orig(EFL_6))
(D_EFL_6 one of { 1, 2 })  ==>  (EFL_4 one of { 0, 1 })
(D_EFL_6 one of { 1, 2 })  ==>  (EFL_6 one of { 0, 1 })
(D_EFL_6 one of { 1, 2 })  ==>  (EFL_9 one of { 0, 1 })
(D_EFL_6 one of { 1, 2 })  ==>  (EIP != orig(EIP))
(D_EFL_6 one of { 1, 2 })  ==>  (EIP <= orig(ADDR))
(D_EFL_6 one of { 1, 2 })  ==>  (SS one of { "0000000000000000ffff00009300", "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" })
(D_EFL_6 one of { 1, 2 })  ==>  (orig(EAX) != orig(ECX))
(D_EFL_6 one of { 1, 2 })  ==>  (orig(EFL) >= 2)
(D_EFL_6 one of { 1, 2 })  ==>  (orig(EFL_2) one of { 0, 1 })
(D_EFL_6 one of { 1, 2 })  ==>  (orig(EFL_4) one of { 0, 1 })
(D_EFL_6 one of { 1, 2 })  ==>  (orig(EFL_6) one of { 0, 1 })
EAX >= -1
EBX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
SS one of { "0000000000000000ffff00009300", "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
CR0_0 one of { 0, 1 }
D_EFL_2 one of { 0, 1, 2 }
D_EFL_4 one of { 0, 1, 2 }
D_EFL_6 one of { 0, 1, 2 }
ADDR != EIP
ADDR != orig(ADDR)
ADDR != orig(EIP)
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= EFL_9
II <= CR0_0
II <= D_EFL_2
II <= D_EFL_4
II <= D_EFL_6
II <= orig(EFL_2)
II <= orig(EFL_4)
II <= orig(EFL_6)
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= CR0_0
A20 >= orig(EFL_2)
A20 >= orig(EFL_4)
A20 >= orig(EFL_6)
ES != CS
ES >= SS
ES > LDT
ES > TR
CS != SS
CS > LDT
CS > TR
SS > LDT
SS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_6
EFL_2 <= D_EFL_2
EFL_2 >= orig(EFL_4)
EFL_4 <= D_EFL_4
EFL_6 <= D_EFL_2
EFL_6 <= D_EFL_6
EFL_9 <= D_EFL_2
EFL_9 <= D_EFL_4
EFL_9 <= D_EFL_6
D_EFL_2 >= orig(EFL_4)
D_EFL_4 >= orig(EFL_6)
D_EFL_6 >= orig(EFL_4)
===========================================================================
..jg():::EXIT;condition="EFL_6==0"
II == EFL_6
CCD >= 1
D_EFL_6 one of { 0, 1 }
EAX != orig(EBX)
A20 >= D_EFL_6
EFL_4 >= orig(EFL_6)
D_EFL_6 != orig(EFL_6)
===========================================================================
..jg():::EXIT;condition="not(EFL_6==0)"
II == EFL_4
A20 == EFL_2
A20 == EFL_6
EFL one of { 70, 582 }
CCD == 0
D_EFL_2 one of { 1, 2 }
D_EFL_4 one of { 0, 1 }
D_EFL_6 one of { 1, 2 }
ADDR > EIP
ADDR > orig(ADDR)
EAX != ECX
EAX != orig(ECX)
EBX != ECX
EBX != orig(EAX)
EBX != orig(ECX)
ECX != EDX
ECX != orig(EAX)
ECX != orig(EBX)
ECX != orig(EDX)
EDX != orig(EBX)
EDX != orig(ECX)
EIP < orig(ADDR)
EIP != orig(EIP)
EFL >= orig(EFL)
II < D_EFL_2
II < D_EFL_6
A20 <= D_EFL_2
A20 >= D_EFL_4
A20 <= D_EFL_6
CCD <= orig(CCD)
EFL_9 <= orig(EFL_2)
EFL_9 <= orig(EFL_6)
CR0_0 <= D_EFL_2
CR0_0 <= D_EFL_4
CR0_0 <= D_EFL_6
D_EFL_2 >= D_EFL_4
D_EFL_2 <= D_EFL_6
D_EFL_2 >= orig(EFL_2)
D_EFL_2 >= orig(EFL_6)
D_EFL_4 <= D_EFL_6
D_EFL_4 != orig(EFL_4)
D_EFL_6 >= orig(EFL_2)
D_EFL_6 > orig(EFL_4)
D_EFL_6 >= orig(EFL_6)
===========================================================================
..jg():::EXIT;condition="D_EFL_6==0"
ECX == orig(ECX)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_6
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == D_EFL_6
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_4)
II == orig(EFL_8)
II == orig(EFL_9)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == EFL_4
A20 == D_EFL_1
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(EFL_2)
A20 == orig(EFL_6)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == orig(ES)
CS == orig(CS)
SS == DS
SS == FS
SS == GS
SS == orig(SS)
SS == orig(DS)
SS == orig(FS)
SS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == D_EFL_2
CR0_0 == orig(CR0_0)
EFL one of { 18, 147, 151 }
CPL == 0
II == 0
A20 == 1
ES one of { "001000000000ffffffff00cf9300", "c000000c0000ffffffff008f9300", "f000000f0000ffffffff008f9300" }
CS one of { "000800000000ffffffff00cf9a00", "000800000000ffffffff00cf9b00", "c000000c0000ffffffff008f9b00" }
SS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
CR0_0 one of { 0, 1 }
D_EFL_4 == 2
===========================================================================
..jg():::EXIT;condition="not(D_EFL_6==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_8)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == orig(ES)
CS == orig(CS)
SS == DS
SS == FS
SS == GS
SS == orig(SS)
SS == orig(DS)
SS == orig(FS)
SS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_9 == orig(EFL_9)
CR0_0 == orig(CR0_0)
EAX >= -1
EBX >= -1
ECX >= 0
EFL >= 2
CPL == 0
II == 0
A20 == 1
SS one of { "0000000000000000ffff00009300", "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
CR0_0 one of { 0, 1 }
D_EFL_2 one of { 0, 1, 2 }
D_EFL_4 one of { 0, 1, 2 }
D_EFL_6 one of { 1, 2 }
ADDR != EIP
ADDR != orig(ADDR)
ADDR != orig(EIP)
EAX != ECX
EAX != orig(ECX)
ECX != orig(EAX)
EIP <= orig(ADDR)
EIP != orig(EIP)
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= EFL_9
II <= CR0_0
II <= D_EFL_2
II <= D_EFL_4
II < D_EFL_6
II <= orig(EFL_2)
II <= orig(EFL_4)
II <= orig(EFL_6)
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= CR0_0
A20 <= D_EFL_6
A20 >= orig(EFL_2)
A20 >= orig(EFL_4)
A20 >= orig(EFL_6)
ES != CS
ES >= SS
ES > LDT
ES > TR
CS != SS
CS > LDT
CS > TR
SS > LDT
SS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_6
EFL_2 <= D_EFL_2
EFL_2 <= D_EFL_6
EFL_2 >= orig(EFL_4)
EFL_2 >= orig(EFL_6)
EFL_4 <= D_EFL_4
EFL_4 <= D_EFL_6
EFL_6 <= D_EFL_2
EFL_6 <= D_EFL_6
EFL_6 >= orig(EFL_6)
EFL_9 <= D_EFL_2
EFL_9 <= D_EFL_4
EFL_9 <= D_EFL_6
CR0_0 <= D_EFL_6
D_EFL_2 >= orig(EFL_4)
D_EFL_2 >= orig(EFL_6)
D_EFL_4 >= orig(EFL_6)
D_EFL_6 >= orig(EFL_2)
D_EFL_6 >= orig(EFL_4)
D_EFL_6 >= orig(EFL_6)
===========================================================================
..jge():::ENTER
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SS == DS
FS == GS
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
ES one of { "001000000000ffffffff00cf9300", "595a000595a00000ffff00009300" }
CS one of { "000800000000ffffffff00cf9a00", "000800000000ffffffff00cf9b00", "f000000f00000000ffff00009e00" }
SS one of { "001000000000ffffffff00cf9300", "dc00000dc0000000ffff00009300" }
FS one of { "0000000000000000ffff00009300", "001000000000ffffffff00cf9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000910800000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= CR0_0
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= CR0_0
ES != CS
ES <= SS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != FS
CS > LDT
CS > TR
SS >= FS
SS > LDT
SS > TR
FS > LDT
FS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_6
EFL_4 <= CR0_0
===========================================================================
..jge():::ENTER;condition="EFL_6==0"
A20 == CR0_0
ES == SS
ES == DS
ES == FS
ES == GS
ECX >= 0
ES == "001000000000ffffffff00cf9300"
CS one of { "000800000000ffffffff00cf9a00", "000800000000ffffffff00cf9b00" }
CR0 == 17
EAX != ECX
ECX != EDX
ES > CS
===========================================================================
..jge():::ENTER;condition="not(EFL_6==0)"
EBX one of { -1, 0 }
EAX >= EBX
===========================================================================
..jge():::ENTER;condition="D_EFL_6==0"
EAX == EBX
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_4
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == EFL_2
A20 == EFL_6
A20 == CR0_0
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
ES == SS
ES == DS
ES == FS
ES == GS
ADDR one of { 67283, 133936390, 133936516 }
EAX == -1
ECX == 0
EDX one of { -1, 1304, 996959 }
EIP one of { 67254, 133936353, 133936479 }
EFL == 70
CPL == 0
II == 0
A20 == 1
ES == "001000000000ffffffff00cf9300"
CS one of { "000800000000ffffffff00cf9a00", "000800000000ffffffff00cf9b00" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000910800000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 == 17
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS one of { 0, 1, 6 }
CCD == 0
CC0 == 0
EFER == 0
===========================================================================
..jge():::ENTER;condition="not(D_EFL_6==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SS == DS
FS == GS
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
ES one of { "001000000000ffffffff00cf9300", "595a000595a00000ffff00009300" }
CS one of { "000800000000ffffffff00cf9a00", "000800000000ffffffff00cf9b00", "f000000f00000000ffff00009e00" }
SS one of { "001000000000ffffffff00cf9300", "dc00000dc0000000ffff00009300" }
FS one of { "0000000000000000ffff00009300", "001000000000ffffffff00cf9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000910800000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= CR0_0
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= CR0_0
ES != CS
ES <= SS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != FS
CS > LDT
CS > TR
SS >= FS
SS > LDT
SS > TR
FS > LDT
FS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_6
EFL_4 <= CR0_0
===========================================================================
..jge():::EXIT
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_8)
II == orig(EFL_9)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == orig(ES)
CS == orig(CS)
SS == DS
SS == orig(SS)
SS == orig(DS)
FS == GS
FS == orig(FS)
FS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CC0 == orig(CC0)
EFER == orig(EFER)
CR0_0 == orig(CR0_0)
(D_EFL_6 == 0)  <==>  (II == D_EFL_6)
(D_EFL_6 == 0)  ==>  (A20 == CR0_0)
(D_EFL_6 == 0)  ==>  (A20 == D_EFL_4)
(D_EFL_6 == 0)  ==>  (A20 == orig(EFL_2))
(D_EFL_6 == 0)  ==>  (A20 == orig(EFL_6))
(D_EFL_6 == 0)  ==>  (ADDR one of { 67285, 133936479, 133936682 })
(D_EFL_6 == 0)  ==>  (CCD one of { 1, 28268 })
(D_EFL_6 == 0)  ==>  (CCS one of { 6, 16 })
(D_EFL_6 == 0)  ==>  (CR0 == 17)
(D_EFL_6 == 0)  ==>  (CR0_0 == 1)
(D_EFL_6 == 0)  ==>  (CS one of { "000800000000ffffffff00cf9a00", "000800000000ffffffff00cf9b00" })
(D_EFL_6 == 0)  ==>  (D_EFL_2 one of { 0, 1 })
(D_EFL_6 == 0)  ==>  (D_EFL_4 == 1)
(D_EFL_6 == 0)  ==>  (EAX one of { -1, 0 })
(D_EFL_6 == 0)  ==>  (EBX one of { 0, 6, 8 })
(D_EFL_6 == 0)  ==>  (ECX one of { -1, 1 })
(D_EFL_6 == 0)  ==>  (EDX one of { 0, 1304 })
(D_EFL_6 == 0)  ==>  (EFL one of { 2, 6 })
(D_EFL_6 == 0)  ==>  (EFL_2 == D_EFL_2)
(D_EFL_6 == 0)  ==>  (EFL_4 == 0)
(D_EFL_6 == 0)  ==>  (EFL_6 == 0)
(D_EFL_6 == 0)  ==>  (EIP one of { 67267, 133936372, 133936498 })
(D_EFL_6 == 0)  ==>  (ES == "001000000000ffffffff00cf9300")
(D_EFL_6 == 0)  ==>  (ES == FS)
(D_EFL_6 == 0)  ==>  (ES == SS)
(D_EFL_6 == 0)  ==>  (FS == "001000000000ffffffff00cf9300")
(D_EFL_6 == 0)  ==>  (II == EFL_4)
(D_EFL_6 == 0)  ==>  (II == EFL_6)
(D_EFL_6 == 0)  ==>  (II == orig(EFL_4))
(D_EFL_6 == 0)  ==>  (SS == "001000000000ffffffff00cf9300")
(D_EFL_6 == 0)  ==>  (orig(ADDR) one of { 67283, 133936390, 133936516 })
(D_EFL_6 == 0)  ==>  (orig(CCD) == 0)
(D_EFL_6 == 0)  ==>  (orig(CCS) one of { 0, 1, 6 })
(D_EFL_6 == 0)  ==>  (orig(EAX) == -1)
(D_EFL_6 == 0)  ==>  (orig(EAX) == orig(EBX))
(D_EFL_6 == 0)  ==>  (orig(EBX) == -1)
(D_EFL_6 == 0)  ==>  (orig(ECX) == 0)
(D_EFL_6 == 0)  ==>  (orig(EDX) one of { -1, 1304, 996959 })
(D_EFL_6 == 0)  ==>  (orig(EFL) == 70)
(D_EFL_6 == 0)  ==>  (orig(EFL_2) == 1)
(D_EFL_6 == 0)  ==>  (orig(EFL_4) == 0)
(D_EFL_6 == 0)  ==>  (orig(EFL_6) == 1)
(D_EFL_6 == 0)  ==>  (orig(EIP) one of { 67254, 133936353, 133936479 })
(D_EFL_6 one of { 1, 2 })  <==>  (A20 <= D_EFL_6)
(D_EFL_6 one of { 1, 2 })  <==>  (CR0_0 <= D_EFL_6)
(D_EFL_6 one of { 1, 2 })  <==>  (D_EFL_6 >= orig(EFL_2))
(D_EFL_6 one of { 1, 2 })  <==>  (D_EFL_6 >= orig(EFL_6))
(D_EFL_6 one of { 1, 2 })  <==>  (EFL_6 >= orig(EFL_6))
(D_EFL_6 one of { 1, 2 })  <==>  (II < D_EFL_6)
(D_EFL_6 one of { 1, 2 })  ==>  (CR0 one of { 16, 17 })
(D_EFL_6 one of { 1, 2 })  ==>  (CR0_0 one of { 0, 1 })
(D_EFL_6 one of { 1, 2 })  ==>  (CS one of { "000800000000ffffffff00cf9a00", "000800000000ffffffff00cf9b00", "f000000f00000000ffff00009e00" })
(D_EFL_6 one of { 1, 2 })  ==>  (D_EFL_2 >= orig(EFL_6))
(D_EFL_6 one of { 1, 2 })  ==>  (D_EFL_2 one of { 0, 1, 2 })
(D_EFL_6 one of { 1, 2 })  ==>  (D_EFL_4 one of { 0, 1, 2 })
(D_EFL_6 one of { 1, 2 })  ==>  (EBX >= -1)
(D_EFL_6 one of { 1, 2 })  ==>  (EFL_2 <= D_EFL_6)
(D_EFL_6 one of { 1, 2 })  ==>  (EFL_2 >= orig(EFL_6))
(D_EFL_6 one of { 1, 2 })  ==>  (EFL_4 one of { 0, 1 })
(D_EFL_6 one of { 1, 2 })  ==>  (EFL_6 one of { 0, 1 })
(D_EFL_6 one of { 1, 2 })  ==>  (ES one of { "001000000000ffffffff00cf9300", "595a000595a00000ffff00009300" })
(D_EFL_6 one of { 1, 2 })  ==>  (FS one of { "0000000000000000ffff00009300", "001000000000ffffffff00cf9300" })
(D_EFL_6 one of { 1, 2 })  ==>  (SS one of { "001000000000ffffffff00cf9300", "dc00000dc0000000ffff00009300" })
(D_EFL_6 one of { 1, 2 })  ==>  (orig(ECX) >= -1)
(D_EFL_6 one of { 1, 2 })  ==>  (orig(EFL) >= 2)
(D_EFL_6 one of { 1, 2 })  ==>  (orig(EFL_2) one of { 0, 1 })
(D_EFL_6 one of { 1, 2 })  ==>  (orig(EFL_4) one of { 0, 1 })
(D_EFL_6 one of { 1, 2 })  ==>  (orig(EFL_6) one of { 0, 1 })
(EFL_6 == 0)  <==>  (A20 > EFL_6)
(EFL_6 == 0)  <==>  (EFL_4 >= EFL_6)
(EFL_6 == 0)  <==>  (EFL_6 < CR0_0)
(EFL_6 == 0)  <==>  (EFL_6 < D_EFL_4)
(EFL_6 == 0)  <==>  (II == EFL_6)
(EFL_6 == 0)  ==>  (A20 <= D_EFL_4)
(EFL_6 == 0)  ==>  (A20 == CR0_0)
(EFL_6 == 0)  ==>  (A20 >= D_EFL_6)
(EFL_6 == 0)  ==>  (CR0 == 17)
(EFL_6 == 0)  ==>  (CR0_0 <= D_EFL_4)
(EFL_6 == 0)  ==>  (CR0_0 == 1)
(EFL_6 == 0)  ==>  (CR0_0 >= D_EFL_6)
(EFL_6 == 0)  ==>  (CR0_0 >= orig(EFL_2))
(EFL_6 == 0)  ==>  (CR0_0 >= orig(EFL_6))
(EFL_6 == 0)  ==>  (CS < FS)
(EFL_6 == 0)  ==>  (CS < SS)
(EFL_6 == 0)  ==>  (CS one of { "000800000000ffffffff00cf9a00", "000800000000ffffffff00cf9b00" })
(EFL_6 == 0)  ==>  (D_EFL_2 one of { 0, 1, 2 })
(EFL_6 == 0)  ==>  (D_EFL_4 >= D_EFL_6)
(EFL_6 == 0)  ==>  (D_EFL_4 >= orig(EFL_4))
(EFL_6 == 0)  ==>  (D_EFL_4 one of { 1, 2 })
(EFL_6 == 0)  ==>  (D_EFL_6 != orig(EFL_6))
(EFL_6 == 0)  ==>  (D_EFL_6 one of { 0, 1 })
(EFL_6 == 0)  ==>  (ECX != orig(EDX))
(EFL_6 == 0)  ==>  (EFL_2 <= CR0_0)
(EFL_6 == 0)  ==>  (EFL_2 <= D_EFL_4)
(EFL_6 == 0)  ==>  (EFL_2 one of { 0, 1 })
(EFL_6 == 0)  ==>  (EFL_4 >= orig(EFL_4))
(EFL_6 == 0)  ==>  (EFL_4 one of { 0, 1 })
(EFL_6 == 0)  ==>  (EFL_6 <= orig(EFL_2))
(EFL_6 == 0)  ==>  (EFL_6 <= orig(EFL_4))
(EFL_6 == 0)  ==>  (EFL_6 <= orig(EFL_6))
(EFL_6 == 0)  ==>  (ES == "001000000000ffffffff00cf9300")
(EFL_6 == 0)  ==>  (ES == FS)
(EFL_6 == 0)  ==>  (ES == SS)
(EFL_6 == 0)  ==>  (ES > CS)
(EFL_6 == 0)  ==>  (FS == "001000000000ffffffff00cf9300")
(EFL_6 == 0)  ==>  (II < CR0_0)
(EFL_6 == 0)  ==>  (II < D_EFL_4)
(EFL_6 == 0)  ==>  (SS == "001000000000ffffffff00cf9300")
(EFL_6 == 0)  ==>  (orig(EAX) != orig(ECX))
(EFL_6 == 0)  ==>  (orig(ECX) != orig(EDX))
(EFL_6 == 0)  ==>  (orig(ECX) >= 0)
(EFL_6 == 1)  <==>  (A20 == EFL_6)
(EFL_6 == 1)  <==>  (EFL_4 < EFL_6)
(EFL_6 == 1)  <==>  (EFL_6 >= CR0_0)
(EFL_6 == 1)  <==>  (EFL_6 >= D_EFL_4)
(EFL_6 == 1)  <==>  (II < EFL_6)
(EFL_6 == 1)  ==>  (A20 <= D_EFL_2)
(EFL_6 == 1)  ==>  (A20 <= D_EFL_6)
(EFL_6 == 1)  ==>  (A20 == EFL_2)
(EFL_6 == 1)  ==>  (A20 > EFL_4)
(EFL_6 == 1)  ==>  (A20 >= D_EFL_4)
(EFL_6 == 1)  ==>  (ADDR > EIP)
(EFL_6 == 1)  ==>  (ADDR > orig(ADDR))
(EFL_6 == 1)  ==>  (CCD <= orig(CCD))
(EFL_6 == 1)  ==>  (CCD one of { 0, 425780 })
(EFL_6 == 1)  ==>  (CR0 one of { 16, 17 })
(EFL_6 == 1)  ==>  (CR0_0 <= D_EFL_2)
(EFL_6 == 1)  ==>  (CR0_0 <= D_EFL_6)
(EFL_6 == 1)  ==>  (CR0_0 one of { 0, 1 })
(EFL_6 == 1)  ==>  (CS one of { "000800000000ffffffff00cf9a00", "000800000000ffffffff00cf9b00", "f000000f00000000ffff00009e00" })
(EFL_6 == 1)  ==>  (D_EFL_2 <= D_EFL_6)
(EFL_6 == 1)  ==>  (D_EFL_2 > orig(EFL_4))
(EFL_6 == 1)  ==>  (D_EFL_2 >= D_EFL_4)
(EFL_6 == 1)  ==>  (D_EFL_2 >= orig(EFL_2))
(EFL_6 == 1)  ==>  (D_EFL_2 >= orig(EFL_6))
(EFL_6 == 1)  ==>  (D_EFL_2 one of { 1, 2 })
(EFL_6 == 1)  ==>  (D_EFL_4 != orig(EFL_4))
(EFL_6 == 1)  ==>  (D_EFL_4 <= D_EFL_6)
(EFL_6 == 1)  ==>  (D_EFL_4 one of { 0, 1 })
(EFL_6 == 1)  ==>  (D_EFL_6 > orig(EFL_4))
(EFL_6 == 1)  ==>  (D_EFL_6 >= orig(EFL_2))
(EFL_6 == 1)  ==>  (D_EFL_6 >= orig(EFL_6))
(EFL_6 == 1)  ==>  (D_EFL_6 one of { 1, 2 })
(EFL_6 == 1)  ==>  (EBX >= orig(EBX))
(EFL_6 == 1)  ==>  (ECX >= orig(EBX))
(EFL_6 == 1)  ==>  (EDX >= orig(EBX))
(EFL_6 == 1)  ==>  (EDX >= orig(EDX))
(EFL_6 == 1)  ==>  (EFL == 70)
(EFL_6 == 1)  ==>  (EFL_2 <= D_EFL_6)
(EFL_6 == 1)  ==>  (EFL_2 == 1)
(EFL_6 == 1)  ==>  (EFL_2 > EFL_4)
(EFL_6 == 1)  ==>  (EFL_2 >= CR0_0)
(EFL_6 == 1)  ==>  (EFL_2 >= D_EFL_4)
(EFL_6 == 1)  ==>  (EFL_2 >= orig(EFL_2))
(EFL_6 == 1)  ==>  (EFL_2 >= orig(EFL_4))
(EFL_6 == 1)  ==>  (EFL_2 >= orig(EFL_6))
(EFL_6 == 1)  ==>  (EFL_4 < D_EFL_2)
(EFL_6 == 1)  ==>  (EFL_4 < D_EFL_6)
(EFL_6 == 1)  ==>  (EFL_4 <= orig(EFL_2))
(EFL_6 == 1)  ==>  (EFL_4 <= orig(EFL_4))
(EFL_6 == 1)  ==>  (EFL_4 <= orig(EFL_6))
(EFL_6 == 1)  ==>  (EFL_4 == 0)
(EFL_6 == 1)  ==>  (EFL_6 >= orig(EFL_2))
(EFL_6 == 1)  ==>  (EFL_6 >= orig(EFL_4))
(EFL_6 == 1)  ==>  (EFL_6 >= orig(EFL_6))
(EFL_6 == 1)  ==>  (ES one of { "001000000000ffffffff00cf9300", "595a000595a00000ffff00009300" })
(EFL_6 == 1)  ==>  (FS one of { "0000000000000000ffff00009300", "001000000000ffffffff00cf9300" })
(EFL_6 == 1)  ==>  (II < D_EFL_2)
(EFL_6 == 1)  ==>  (II < D_EFL_6)
(EFL_6 == 1)  ==>  (II < EFL_2)
(EFL_6 == 1)  ==>  (II == EFL_4)
(EFL_6 == 1)  ==>  (SS one of { "001000000000ffffffff00cf9300", "dc00000dc0000000ffff00009300" })
(EFL_6 == 1)  ==>  (orig(EAX) >= orig(EBX))
(EFL_6 == 1)  ==>  (orig(EBX) one of { -1, 0 })
(EFL_6 == 1)  ==>  (orig(ECX) >= -1)
EAX >= -1
EBX >= -1
ECX >= -1
CPL == 0
II == 0
A20 == 1
ES one of { "001000000000ffffffff00cf9300", "595a000595a00000ffff00009300" }
CS one of { "000800000000ffffffff00cf9a00", "000800000000ffffffff00cf9b00", "f000000f00000000ffff00009e00" }
SS one of { "001000000000ffffffff00cf9300", "dc00000dc0000000ffff00009300" }
FS one of { "0000000000000000ffff00009300", "001000000000ffffffff00cf9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000910800000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
CR0_0 one of { 0, 1 }
D_EFL_2 one of { 0, 1, 2 }
D_EFL_4 one of { 0, 1, 2 }
D_EFL_6 one of { 0, 1, 2 }
ADDR != EIP
ADDR != orig(ADDR)
ADDR != orig(EIP)
EIP != orig(ADDR)
EIP != orig(EIP)
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= CR0_0
II <= D_EFL_2
II <= D_EFL_4
II <= D_EFL_6
II <= orig(EFL_2)
II <= orig(EFL_4)
II <= orig(EFL_6)
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= CR0_0
A20 >= orig(EFL_2)
A20 >= orig(EFL_4)
A20 >= orig(EFL_6)
ES != CS
ES <= SS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != FS
CS > LDT
CS > TR
SS >= FS
SS > LDT
SS > TR
FS > LDT
FS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_6
EFL_2 <= D_EFL_2
EFL_4 <= CR0_0
EFL_4 <= D_EFL_4
EFL_4 <= D_EFL_6
EFL_6 <= D_EFL_2
EFL_6 <= D_EFL_6
CR0_0 >= orig(EFL_4)
D_EFL_4 >= orig(EFL_2)
D_EFL_4 >= orig(EFL_6)
D_EFL_6 >= orig(EFL_4)
===========================================================================
..jge():::EXIT;condition="EFL_6==0"
II == EFL_6
A20 == CR0_0
A20 == orig(CR0_0)
ES == SS
ES == DS
ES == FS
ES == GS
ES == orig(SS)
ES == orig(DS)
ES == orig(FS)
ES == orig(GS)
ES == "001000000000ffffffff00cf9300"
CS one of { "000800000000ffffffff00cf9a00", "000800000000ffffffff00cf9b00" }
CR0 == 17
D_EFL_4 one of { 1, 2 }
D_EFL_6 one of { 0, 1 }
ECX != orig(EDX)
II < D_EFL_4
A20 <= D_EFL_4
A20 >= D_EFL_6
ES > CS
EFL_2 <= D_EFL_4
EFL_4 >= orig(EFL_4)
D_EFL_4 >= D_EFL_6
D_EFL_4 >= orig(EFL_4)
D_EFL_6 != orig(EFL_6)
===========================================================================
..jge():::EXIT;condition="not(EFL_6==0)"
II == EFL_4
A20 == EFL_2
A20 == EFL_6
EFL == 70
CCD one of { 0, 425780 }
D_EFL_2 one of { 1, 2 }
D_EFL_4 one of { 0, 1 }
D_EFL_6 one of { 1, 2 }
ADDR > EIP
ADDR > orig(ADDR)
EBX >= orig(EBX)
ECX >= orig(EBX)
EDX >= orig(EBX)
EDX >= orig(EDX)
II < D_EFL_2
II < D_EFL_6
A20 <= D_EFL_2
A20 >= D_EFL_4
A20 <= D_EFL_6
CCD <= orig(CCD)
CR0_0 <= D_EFL_2
CR0_0 <= D_EFL_6
D_EFL_2 >= D_EFL_4
D_EFL_2 <= D_EFL_6
D_EFL_2 >= orig(EFL_2)
D_EFL_2 > orig(EFL_4)
D_EFL_2 >= orig(EFL_6)
D_EFL_4 <= D_EFL_6
D_EFL_4 != orig(EFL_4)
D_EFL_6 >= orig(EFL_2)
D_EFL_6 > orig(EFL_4)
D_EFL_6 >= orig(EFL_6)
===========================================================================
..jge():::EXIT;condition="D_EFL_6==0"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_4
II == EFL_6
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == D_EFL_6
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_4)
II == orig(EFL_8)
II == orig(EFL_9)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == CR0_0
A20 == D_EFL_1
A20 == D_EFL_4
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(EFL_2)
A20 == orig(EFL_6)
A20 == orig(CR0_0)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == SS
ES == DS
ES == FS
ES == GS
ES == orig(ES)
ES == orig(SS)
ES == orig(DS)
ES == orig(FS)
ES == orig(GS)
CS == orig(CS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == D_EFL_2
ADDR one of { 67285, 133936479, 133936682 }
EAX one of { -1, 0 }
EBX one of { 0, 6, 8 }
ECX one of { -1, 1 }
EDX one of { 0, 1304 }
EIP one of { 67267, 133936372, 133936498 }
EFL one of { 2, 6 }
CPL == 0
II == 0
A20 == 1
ES == "001000000000ffffffff00cf9300"
CS one of { "000800000000ffffffff00cf9a00", "000800000000ffffffff00cf9b00" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000910800000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 == 17
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS one of { 6, 16 }
CCD one of { 1, 28268 }
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
===========================================================================
..jge():::EXIT;condition="not(D_EFL_6==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_8)
II == orig(EFL_9)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == orig(ES)
CS == orig(CS)
SS == DS
SS == orig(SS)
SS == orig(DS)
FS == GS
FS == orig(FS)
FS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CC0 == orig(CC0)
EFER == orig(EFER)
CR0_0 == orig(CR0_0)
EAX >= -1
EBX >= -1
CPL == 0
II == 0
A20 == 1
ES one of { "001000000000ffffffff00cf9300", "595a000595a00000ffff00009300" }
CS one of { "000800000000ffffffff00cf9a00", "000800000000ffffffff00cf9b00", "f000000f00000000ffff00009e00" }
SS one of { "001000000000ffffffff00cf9300", "dc00000dc0000000ffff00009300" }
FS one of { "0000000000000000ffff00009300", "001000000000ffffffff00cf9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000910800000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
CR0_0 one of { 0, 1 }
D_EFL_2 one of { 0, 1, 2 }
D_EFL_4 one of { 0, 1, 2 }
D_EFL_6 one of { 1, 2 }
ADDR != EIP
ADDR != orig(ADDR)
ADDR != orig(EIP)
EIP != orig(ADDR)
EIP != orig(EIP)
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= CR0_0
II <= D_EFL_2
II <= D_EFL_4
II < D_EFL_6
II <= orig(EFL_2)
II <= orig(EFL_4)
II <= orig(EFL_6)
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= CR0_0
A20 <= D_EFL_6
A20 >= orig(EFL_2)
A20 >= orig(EFL_4)
A20 >= orig(EFL_6)
ES != CS
ES <= SS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != FS
CS > LDT
CS > TR
SS >= FS
SS > LDT
SS > TR
FS > LDT
FS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_6
EFL_2 <= D_EFL_2
EFL_2 <= D_EFL_6
EFL_2 >= orig(EFL_6)
EFL_4 <= CR0_0
EFL_4 <= D_EFL_4
EFL_4 <= D_EFL_6
EFL_6 <= D_EFL_2
EFL_6 <= D_EFL_6
EFL_6 >= orig(EFL_6)
CR0_0 <= D_EFL_6
CR0_0 >= orig(EFL_4)
D_EFL_2 >= orig(EFL_6)
D_EFL_4 >= orig(EFL_2)
D_EFL_4 >= orig(EFL_6)
D_EFL_6 >= orig(EFL_2)
D_EFL_6 >= orig(EFL_4)
D_EFL_6 >= orig(EFL_6)
===========================================================================
..jl():::ENTER
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SS == FS
SS == GS
(EDX == -1)  <==>  (EBX == ECX)
(EDX == -1)  <==>  (EBX == EDX)
(EDX == -1)  ==>  (A20 == CR0_0)
(EDX == -1)  ==>  (A20 == EFL_2)
(EDX == -1)  ==>  (A20 == EFL_6)
(EDX == -1)  ==>  (ADDR == 67528)
(EDX == -1)  ==>  (CCD == 425608)
(EDX == -1)  ==>  (CCS == 4)
(EDX == -1)  ==>  (CR0 == 17)
(EDX == -1)  ==>  (CR0_0 == 1)
(EDX == -1)  ==>  (CS == "000800000000ffffffff00cf9a00")
(EDX == -1)  ==>  (DS == "001000000000ffffffff00cf9300")
(EDX == -1)  ==>  (EAX == 1)
(EDX == -1)  ==>  (EBX == -1)
(EDX == -1)  ==>  (ECX == -1)
(EDX == -1)  ==>  (EFL == 70)
(EDX == -1)  ==>  (EFL_2 == 1)
(EDX == -1)  ==>  (EFL_4 == 0)
(EDX == -1)  ==>  (EFL_6 == 1)
(EDX == -1)  ==>  (EFL_9 == 0)
(EDX == -1)  ==>  (EIP == 67212)
(EDX == -1)  ==>  (ES == "001000000000ffffffff00cf9300")
(EDX == -1)  ==>  (ES == DS)
(EDX == -1)  ==>  (ES == SS)
(EDX == -1)  ==>  (GDT == "0000910800000027")
(EDX == -1)  ==>  (IDT == "00000000000003ff")
(EDX == -1)  ==>  (II == EFL_4)
(EDX == -1)  ==>  (II == EFL_9)
(EDX == -1)  ==>  (SS == "001000000000ffffffff00cf9300")
EBX >= -1
CPL == 0
II == 0
A20 == 1
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
EAX != ECX
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= EFL_9
II <= CR0_0
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= CR0_0
ES != CS
ES >= SS
ES > LDT
ES > TR
CS != SS
CS != DS
CS > LDT
CS > TR
SS <= DS
SS > LDT
SS > TR
DS > LDT
DS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_6
EFL_2 >= EFL_9
EFL_4 <= CR0_0
EFL_6 >= EFL_9
===========================================================================
..jl():::ENTER;condition="EFL_6==0"
II == EFL_4
II == EFL_9
EBX one of { -1, 7, 4244635648L }
===========================================================================
..jl():::ENTER;condition="not(EFL_6==0)"
SS == DS
EFL_6 == EFL_9
EBX one of { -1, 0, 1 }
ES one of { "001000000000ffffffff00cf9300", "595a000595a00000ffff00009300" }
CS one of { "0000000000000000ffff00009e00", "000800000000ffffffff00cf9a00", "000800000000ffffffff00cf9b00" }
SS one of { "0000000000000000ffff00009300", "001000000000ffffffff00cf9300" }
GDT one of { "0000910800000027", "000f5e8000000037" }
===========================================================================
..jl():::ENTER;condition="D_EFL_6==0"
EBX == ECX
EBX == EDX
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_4
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == EFL_2
A20 == EFL_6
A20 == CR0_0
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
ES == SS
ES == DS
ES == FS
ES == GS
ADDR == 67528
EAX == 1
EBX == -1
EIP == 67212
EFL == 70
CPL == 0
II == 0
A20 == 1
ES == "001000000000ffffffff00cf9300"
CS == "000800000000ffffffff00cf9a00"
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "0000910800000027"
IDT == "00000000000003ff"
CR0 == 17
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS == 4
CCD == 425608
CC0 == 0
EFER == 0
===========================================================================
..jl():::ENTER;condition="not(D_EFL_6==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SS == FS
SS == GS
EFL_6 == EFL_9
EBX >= -1
CPL == 0
II == 0
A20 == 1
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
EAX != ECX
EBX != ECX
EBX != EDX
ECX != EDX
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= CR0_0
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= CR0_0
ES != CS
ES >= SS
ES > LDT
ES > TR
CS != SS
CS != DS
CS > LDT
CS > TR
SS <= DS
SS > LDT
SS > TR
DS > LDT
DS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_6
EFL_4 <= CR0_0
===========================================================================
..jl():::EXIT
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_8)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_8
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
SS == DS
SS == FS
SS == GS
SS == orig(SS)
SS == orig(FS)
SS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CC0 == orig(CC0)
EFER == orig(EFER)
CR0_0 == orig(CR0_0)
(D_EFL_6 == 0)  <==>  (ECX == orig(EBX))
(D_EFL_6 == 0)  <==>  (ECX == orig(EDX))
(D_EFL_6 == 0)  <==>  (II == D_EFL_6)
(D_EFL_6 == 0)  <==>  (orig(EDX) == -1)
(D_EFL_6 == 0)  ==>  (A20 == CR0_0)
(D_EFL_6 == 0)  ==>  (A20 == D_EFL_4)
(D_EFL_6 == 0)  ==>  (A20 == D_EFL_9)
(D_EFL_6 == 0)  ==>  (A20 == orig(EFL_2))
(D_EFL_6 == 0)  ==>  (A20 == orig(EFL_6))
(D_EFL_6 == 0)  ==>  (ADDR == 67607)
(D_EFL_6 == 0)  ==>  (CCD == 1)
(D_EFL_6 == 0)  ==>  (CCS == 4)
(D_EFL_6 == 0)  ==>  (CCS == orig(CCS))
(D_EFL_6 == 0)  ==>  (CR0 == 17)
(D_EFL_6 == 0)  ==>  (CR0_0 == 1)
(D_EFL_6 == 0)  ==>  (CS == "000800000000ffffffff00cf9a00")
(D_EFL_6 == 0)  ==>  (CS == orig(CS))
(D_EFL_6 == 0)  ==>  (D_EFL_2 == 0)
(D_EFL_6 == 0)  ==>  (D_EFL_4 == 1)
(D_EFL_6 == 0)  ==>  (D_EFL_9 == 1)
(D_EFL_6 == 0)  ==>  (EAX == 1)
(D_EFL_6 == 0)  ==>  (EAX == orig(EAX))
(D_EFL_6 == 0)  ==>  (EBX == 152154)
(D_EFL_6 == 0)  ==>  (ECX == -1)
(D_EFL_6 == 0)  ==>  (ECX == orig(ECX))
(D_EFL_6 == 0)  ==>  (EDX == 0)
(D_EFL_6 == 0)  ==>  (EFL == 2)
(D_EFL_6 == 0)  ==>  (EFL_2 == 0)
(D_EFL_6 == 0)  ==>  (EFL_4 == 0)
(D_EFL_6 == 0)  ==>  (EFL_6 == 0)
(D_EFL_6 == 0)  ==>  (EFL_9 == 0)
(D_EFL_6 == 0)  ==>  (EIP == 67517)
(D_EFL_6 == 0)  ==>  (ES == "001000000000ffffffff00cf9300")
(D_EFL_6 == 0)  ==>  (ES == SS)
(D_EFL_6 == 0)  ==>  (ES == orig(DS))
(D_EFL_6 == 0)  ==>  (ES == orig(ES))
(D_EFL_6 == 0)  ==>  (GDT == "0000910800000027")
(D_EFL_6 == 0)  ==>  (IDT == "00000000000003ff")
(D_EFL_6 == 0)  ==>  (II == D_EFL_2)
(D_EFL_6 == 0)  ==>  (II == EFL_2)
(D_EFL_6 == 0)  ==>  (II == EFL_4)
(D_EFL_6 == 0)  ==>  (II == EFL_6)
(D_EFL_6 == 0)  ==>  (II == EFL_9)
(D_EFL_6 == 0)  ==>  (II == orig(EFL_4))
(D_EFL_6 == 0)  ==>  (II == orig(EFL_9))
(D_EFL_6 == 0)  ==>  (SS == "001000000000ffffffff00cf9300")
(D_EFL_6 == 0)  ==>  (orig(ADDR) == 67528)
(D_EFL_6 == 0)  ==>  (orig(CCD) == 425608)
(D_EFL_6 == 0)  ==>  (orig(CCS) == 4)
(D_EFL_6 == 0)  ==>  (orig(CS) == "000800000000ffffffff00cf9a00")
(D_EFL_6 == 0)  ==>  (orig(DS) == "001000000000ffffffff00cf9300")
(D_EFL_6 == 0)  ==>  (orig(EAX) == 1)
(D_EFL_6 == 0)  ==>  (orig(EBX) == -1)
(D_EFL_6 == 0)  ==>  (orig(ECX) == -1)
(D_EFL_6 == 0)  ==>  (orig(EFL) == 70)
(D_EFL_6 == 0)  ==>  (orig(EFL_2) == 1)
(D_EFL_6 == 0)  ==>  (orig(EFL_4) == 0)
(D_EFL_6 == 0)  ==>  (orig(EFL_6) == 1)
(D_EFL_6 == 0)  ==>  (orig(EFL_9) == 0)
(D_EFL_6 == 0)  ==>  (orig(EIP) == 67212)
(D_EFL_6 == 0)  ==>  (orig(ES) == "001000000000ffffffff00cf9300")
(D_EFL_6 one of { 1, 2 })  <==>  (A20 <= D_EFL_6)
(D_EFL_6 one of { 1, 2 })  <==>  (CR0_0 <= D_EFL_2)
(D_EFL_6 one of { 1, 2 })  <==>  (CR0_0 <= D_EFL_6)
(D_EFL_6 one of { 1, 2 })  <==>  (D_EFL_2 >= orig(EFL_6))
(D_EFL_6 one of { 1, 2 })  <==>  (D_EFL_6 > orig(EFL_4))
(D_EFL_6 one of { 1, 2 })  <==>  (D_EFL_6 >= orig(EFL_2))
(D_EFL_6 one of { 1, 2 })  <==>  (D_EFL_6 >= orig(EFL_6))
(D_EFL_6 one of { 1, 2 })  <==>  (ECX != orig(EBX))
(D_EFL_6 one of { 1, 2 })  <==>  (ECX != orig(EDX))
(D_EFL_6 one of { 1, 2 })  <==>  (EFL_2 >= orig(EFL_6))
(D_EFL_6 one of { 1, 2 })  <==>  (EFL_6 >= orig(EFL_6))
(D_EFL_6 one of { 1, 2 })  <==>  (EFL_9 >= orig(EFL_6))
(D_EFL_6 one of { 1, 2 })  <==>  (II < D_EFL_6)
(D_EFL_6 one of { 1, 2 })  <==>  (orig(EBX) != orig(ECX))
(D_EFL_6 one of { 1, 2 })  <==>  (orig(EBX) != orig(EDX))
(D_EFL_6 one of { 1, 2 })  <==>  (orig(ECX) != orig(EDX))
(D_EFL_6 one of { 1, 2 })  <==>  (orig(EFL_6) == orig(EFL_9))
(D_EFL_6 one of { 1, 2 })  ==>  (CR0 one of { 16, 17 })
(D_EFL_6 one of { 1, 2 })  ==>  (CR0_0 one of { 0, 1 })
(D_EFL_6 one of { 1, 2 })  ==>  (D_EFL_2 one of { 0, 1, 2 })
(D_EFL_6 one of { 1, 2 })  ==>  (D_EFL_4 one of { 0, 1, 2 })
(D_EFL_6 one of { 1, 2 })  ==>  (D_EFL_9 one of { 1, 2 })
(D_EFL_6 one of { 1, 2 })  ==>  (EAX >= -1)
(D_EFL_6 one of { 1, 2 })  ==>  (EFL_2 one of { 0, 1 })
(D_EFL_6 one of { 1, 2 })  ==>  (EFL_4 one of { 0, 1 })
(D_EFL_6 one of { 1, 2 })  ==>  (EFL_6 one of { 0, 1 })
(D_EFL_6 one of { 1, 2 })  ==>  (EFL_9 one of { 0, 1 })
(D_EFL_6 one of { 1, 2 })  ==>  (GDT one of { "0000000000000000", "0000910800000027", "000f5e8000000037" })
(D_EFL_6 one of { 1, 2 })  ==>  (IDT one of { "00000000000003ff", "000f5ebe00000000" })
(D_EFL_6 one of { 1, 2 })  ==>  (orig(EFL_2) one of { 0, 1 })
(D_EFL_6 one of { 1, 2 })  ==>  (orig(EFL_4) one of { 0, 1 })
(D_EFL_6 one of { 1, 2 })  ==>  (orig(EFL_6) one of { 0, 1 })
(D_EFL_6 one of { 1, 2 })  ==>  (orig(EFL_9) one of { 0, 1 })
(EFL one of { 2, 151, 530 })  <==>  (EFL_6 == 0)
(EFL one of { 2, 151, 530 })  <==>  (II == EFL_6)
(EFL one of { 2, 151, 530 })  ==>  (D_EFL_2 one of { 0, 1 })
(EFL one of { 2, 151, 530 })  ==>  (D_EFL_4 one of { 1, 2 })
(EFL one of { 2, 151, 530 })  ==>  (D_EFL_6 one of { 0, 1 })
(EFL one of { 2, 151, 530 })  ==>  (D_EFL_9 one of { 1, 2 })
(EFL one of { 2, 151, 530 })  ==>  (EBX % orig(EBX) == 0)
(EFL one of { 2, 151, 530 })  ==>  (EFL_2 one of { 0, 1 })
(EFL one of { 2, 151, 530 })  ==>  (EFL_4 one of { 0, 1 })
(EFL one of { 2, 151, 530 })  ==>  (GDT one of { "0000000000000000", "0000910800000027", "000f5e8000000037" })
(EFL one of { 2, 151, 530 })  ==>  (II == orig(EFL_4))
(EFL one of { 2, 151, 530 })  ==>  (II == orig(EFL_9))
(EFL one of { 2, 151, 530 })  ==>  (orig(EBX) one of { -1, 7, 4244635648L })
(EFL one of { 2, 151, 530 })  ==>  (orig(EFL_4) == 0)
(EFL one of { 2, 151, 530 })  ==>  (orig(EFL_9) == 0)
(EFL one of { 70, 582 })  <==>  (A20 == EFL_6)
(EFL one of { 70, 582 })  <==>  (EFL_6 == 1)
(EFL one of { 70, 582 })  ==>  (A20 == D_EFL_9)
(EFL one of { 70, 582 })  ==>  (A20 == EFL_2)
(EFL one of { 70, 582 })  ==>  (CCD one of { 0, 17 })
(EFL one of { 70, 582 })  ==>  (CS == orig(CS))
(EFL one of { 70, 582 })  ==>  (CS one of { "0000000000000000ffff00009e00", "000800000000ffffffff00cf9a00", "000800000000ffffffff00cf9b00" })
(EFL one of { 70, 582 })  ==>  (D_EFL_2 one of { 1, 2 })
(EFL one of { 70, 582 })  ==>  (D_EFL_4 == orig(EFL_2))
(EFL one of { 70, 582 })  ==>  (D_EFL_4 one of { 0, 1 })
(EFL one of { 70, 582 })  ==>  (D_EFL_6 one of { 1, 2 })
(EFL one of { 70, 582 })  ==>  (D_EFL_9 == 1)
(EFL one of { 70, 582 })  ==>  (EBX one of { 0, 1, 133865920 })
(EFL one of { 70, 582 })  ==>  (EFL_2 == 1)
(EFL one of { 70, 582 })  ==>  (EFL_4 == 0)
(EFL one of { 70, 582 })  ==>  (EFL_9 == orig(EFL_6))
(EFL one of { 70, 582 })  ==>  (EFL_9 == orig(EFL_9))
(EFL one of { 70, 582 })  ==>  (ES == orig(ES))
(EFL one of { 70, 582 })  ==>  (ES one of { "001000000000ffffffff00cf9300", "595a000595a00000ffff00009300" })
(EFL one of { 70, 582 })  ==>  (GDT one of { "0000910800000027", "000f5e8000000037" })
(EFL one of { 70, 582 })  ==>  (II == EFL_4)
(EFL one of { 70, 582 })  ==>  (SS == orig(DS))
(EFL one of { 70, 582 })  ==>  (SS one of { "0000000000000000ffff00009300", "001000000000ffffffff00cf9300" })
(EFL one of { 70, 582 })  ==>  (orig(CS) one of { "0000000000000000ffff00009e00", "000800000000ffffffff00cf9a00", "000800000000ffffffff00cf9b00" })
(EFL one of { 70, 582 })  ==>  (orig(DS) one of { "0000000000000000ffff00009300", "001000000000ffffffff00cf9300" })
(EFL one of { 70, 582 })  ==>  (orig(EBX) one of { -1, 0, 1 })
(EFL one of { 70, 582 })  ==>  (orig(EFL_4) one of { 0, 1 })
(EFL one of { 70, 582 })  ==>  (orig(EFL_9) one of { 0, 1 })
(EFL one of { 70, 582 })  ==>  (orig(ES) one of { "001000000000ffffffff00cf9300", "595a000595a00000ffff00009300" })
EAX >= -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
CR0_0 one of { 0, 1 }
D_EFL_2 one of { 0, 1, 2 }
D_EFL_4 one of { 0, 1, 2 }
D_EFL_6 one of { 0, 1, 2 }
D_EFL_9 one of { 1, 2 }
ADDR != EIP
ADDR != orig(ADDR)
ADDR != orig(EIP)
EAX != ECX
EAX != orig(ECX)
EBX != ECX
EBX != EDX
EBX >= orig(EBX)
EBX != orig(EDX)
ECX != EDX
ECX != orig(EAX)
EDX != orig(EBX)
EDX != orig(ECX)
EIP < orig(ADDR)
EIP != orig(EIP)
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= EFL_9
II <= CR0_0
II <= D_EFL_2
II <= D_EFL_4
II <= D_EFL_6
II < D_EFL_9
II <= orig(EFL_2)
II <= orig(EFL_4)
II <= orig(EFL_6)
II <= orig(EFL_9)
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= CR0_0
A20 <= D_EFL_9
A20 >= orig(EFL_2)
A20 >= orig(EFL_4)
A20 >= orig(EFL_6)
A20 >= orig(EFL_9)
ES != CS
ES >= SS
ES > LDT
ES > TR
ES <= orig(ES)
ES != orig(CS)
CS != SS
CS > LDT
CS > TR
CS != orig(ES)
CS <= orig(CS)
CS != orig(DS)
SS > LDT
SS > TR
SS <= orig(ES)
SS != orig(CS)
SS <= orig(DS)
LDT < TR
LDT < orig(ES)
LDT < orig(CS)
LDT < orig(DS)
TR < orig(ES)
TR < orig(CS)
TR < orig(DS)
GDT != IDT
EFL_2 >= EFL_6
EFL_2 <= D_EFL_2
EFL_2 <= D_EFL_6
EFL_2 <= D_EFL_9
EFL_2 >= orig(EFL_4)
EFL_2 >= orig(EFL_9)
EFL_4 <= D_EFL_4
EFL_4 <= D_EFL_6
EFL_4 <= D_EFL_9
EFL_4 <= orig(EFL_2)
EFL_6 <= D_EFL_2
EFL_6 <= D_EFL_6
EFL_6 <= D_EFL_9
EFL_6 >= orig(EFL_4)
EFL_6 >= orig(EFL_9)
EFL_9 <= D_EFL_4
EFL_9 <= D_EFL_6
EFL_9 <= D_EFL_9
EFL_9 <= orig(EFL_2)
EFL_9 >= orig(EFL_9)
CR0_0 <= D_EFL_9
CR0_0 >= orig(EFL_4)
D_EFL_2 <= D_EFL_6
D_EFL_2 % D_EFL_9 == 0
D_EFL_2 >= orig(EFL_4)
D_EFL_2 >= orig(EFL_9)
D_EFL_4 % D_EFL_9 == 0
D_EFL_4 >= orig(EFL_2)
D_EFL_4 != orig(EFL_4)
D_EFL_4 >= orig(EFL_6)
D_EFL_4 >= orig(EFL_9)
D_EFL_6 >= orig(EFL_4)
D_EFL_6 >= orig(EFL_9)
D_EFL_9 >= orig(EFL_2)
D_EFL_9 >= orig(EFL_4)
D_EFL_9 >= orig(EFL_6)
D_EFL_9 >= orig(EFL_9)
===========================================================================
..jl():::EXIT;condition="EFL_6==0"
II == EFL_6
II == orig(EFL_4)
II == orig(EFL_9)
EFL one of { 2, 151, 530 }
D_EFL_2 one of { 0, 1 }
D_EFL_4 one of { 1, 2 }
D_EFL_6 one of { 0, 1 }
EBX % orig(EBX) == 0
===========================================================================
..jl():::EXIT;condition="not(EFL_6==0)"
II == EFL_4
A20 == EFL_2
A20 == EFL_6
A20 == D_EFL_9
ES == orig(ES)
CS == orig(CS)
SS == orig(DS)
EFL_9 == orig(EFL_6)
EFL_9 == orig(EFL_9)
D_EFL_4 == orig(EFL_2)
EBX one of { 0, 1, 133865920 }
EFL one of { 70, 582 }
ES one of { "001000000000ffffffff00cf9300", "595a000595a00000ffff00009300" }
CS one of { "0000000000000000ffff00009e00", "000800000000ffffffff00cf9a00", "000800000000ffffffff00cf9b00" }
SS one of { "0000000000000000ffff00009300", "001000000000ffffffff00cf9300" }
GDT one of { "0000910800000027", "000f5e8000000037" }
CCD one of { 0, 17 }
D_EFL_2 one of { 1, 2 }
D_EFL_4 one of { 0, 1 }
D_EFL_6 one of { 1, 2 }
===========================================================================
..jl():::EXIT;condition="D_EFL_6==0"
EAX == orig(EAX)
ECX == orig(EBX)
ECX == orig(ECX)
ECX == orig(EDX)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_2
II == EFL_4
II == EFL_6
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == D_EFL_2
II == D_EFL_6
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_4)
II == orig(EFL_8)
II == orig(EFL_9)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == CR0_0
A20 == D_EFL_1
A20 == D_EFL_4
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(EFL_2)
A20 == orig(EFL_6)
A20 == orig(CR0_0)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == SS
ES == DS
ES == FS
ES == GS
ES == orig(ES)
ES == orig(SS)
ES == orig(DS)
ES == orig(FS)
ES == orig(GS)
CS == orig(CS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CC0 == orig(CC0)
EFER == orig(EFER)
ADDR == 67607
EAX == 1
EBX == 152154
ECX == -1
EDX == 0
EIP == 67517
EFL == 2
CPL == 0
II == 0
A20 == 1
ES == "001000000000ffffffff00cf9300"
CS == "000800000000ffffffff00cf9a00"
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "0000910800000027"
IDT == "00000000000003ff"
CR0 == 17
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS == 4
CCD == 1
CC0 == 0
EFER == 0
===========================================================================
..jl():::EXIT;condition="not(D_EFL_6==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_8)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_8
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
SS == DS
SS == FS
SS == GS
SS == orig(SS)
SS == orig(FS)
SS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CC0 == orig(CC0)
EFER == orig(EFER)
CR0_0 == orig(CR0_0)
EAX >= -1
CPL == 0
II == 0
A20 == 1
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
CR0_0 one of { 0, 1 }
D_EFL_2 one of { 0, 1, 2 }
D_EFL_4 one of { 0, 1, 2 }
D_EFL_6 one of { 1, 2 }
D_EFL_9 one of { 1, 2 }
ADDR != EIP
ADDR != orig(ADDR)
ADDR != orig(EIP)
EAX != ECX
EAX != orig(ECX)
EBX != ECX
EBX != EDX
EBX >= orig(EBX)
EBX != orig(EDX)
ECX != EDX
ECX != orig(EAX)
ECX != orig(EBX)
ECX != orig(EDX)
EDX != orig(EBX)
EDX != orig(ECX)
EIP < orig(ADDR)
EIP != orig(EIP)
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= EFL_9
II <= CR0_0
II <= D_EFL_2
II <= D_EFL_4
II < D_EFL_6
II < D_EFL_9
II <= orig(EFL_2)
II <= orig(EFL_4)
II <= orig(EFL_6)
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= CR0_0
A20 <= D_EFL_6
A20 <= D_EFL_9
A20 >= orig(EFL_2)
A20 >= orig(EFL_4)
A20 >= orig(EFL_6)
ES != CS
ES >= SS
ES > LDT
ES > TR
ES <= orig(ES)
ES != orig(CS)
CS != SS
CS > LDT
CS > TR
CS != orig(ES)
CS <= orig(CS)
CS != orig(DS)
SS > LDT
SS > TR
SS <= orig(ES)
SS != orig(CS)
SS <= orig(DS)
LDT < TR
LDT < orig(ES)
LDT < orig(CS)
LDT < orig(DS)
TR < orig(ES)
TR < orig(CS)
TR < orig(DS)
GDT != IDT
EFL_2 >= EFL_6
EFL_2 <= D_EFL_2
EFL_2 <= D_EFL_6
EFL_2 <= D_EFL_9
EFL_2 >= orig(EFL_4)
EFL_2 >= orig(EFL_6)
EFL_4 <= D_EFL_4
EFL_4 <= D_EFL_6
EFL_4 <= D_EFL_9
EFL_4 <= orig(EFL_2)
EFL_6 <= D_EFL_2
EFL_6 <= D_EFL_6
EFL_6 <= D_EFL_9
EFL_6 >= orig(EFL_4)
EFL_6 >= orig(EFL_6)
EFL_9 <= D_EFL_4
EFL_9 <= D_EFL_6
EFL_9 <= D_EFL_9
EFL_9 <= orig(EFL_2)
EFL_9 >= orig(EFL_6)
CR0_0 <= D_EFL_2
CR0_0 <= D_EFL_6
CR0_0 <= D_EFL_9
CR0_0 >= orig(EFL_4)
D_EFL_2 <= D_EFL_6
D_EFL_2 % D_EFL_9 == 0
D_EFL_2 >= orig(EFL_4)
D_EFL_2 >= orig(EFL_6)
D_EFL_4 % D_EFL_9 == 0
D_EFL_4 >= orig(EFL_2)
D_EFL_4 != orig(EFL_4)
D_EFL_4 >= orig(EFL_6)
D_EFL_6 >= orig(EFL_2)
D_EFL_6 > orig(EFL_4)
D_EFL_6 >= orig(EFL_6)
D_EFL_9 >= orig(EFL_2)
D_EFL_9 >= orig(EFL_4)
D_EFL_9 >= orig(EFL_6)
===========================================================================
..jle():::ENTER
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SS == DS
FS == GS
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= CR0_0
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= CR0_0
ES != CS
ES >= SS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != FS
CS > LDT
CS > TR
SS >= FS
SS > LDT
SS > TR
FS > LDT
FS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_6
EFL_6 <= CR0_0
===========================================================================
..jle():::ENTER;condition="EFL_6==0"
ES > CS
===========================================================================
..jle():::ENTER;condition="not(EFL_6==0)"
SS == FS
SS == GS
ES one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300", "f000000f0000ffffffff008f9300" }
CS one of { "000800000000ffffffff00cf9a00", "000800000000ffffffff00cf9b00", "c000000c0000ffffffff008f9b00" }
SS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" }
EAX != EDX
EFL_2 <= CR0_0
===========================================================================
..jle():::ENTER;condition="D_EFL_6==0"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_4
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == EFL_2
A20 == EFL_6
A20 == CR0_0
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
ES == SS
ES == DS
ES == FS
ES == GS
EAX one of { -1, 1 }
EBX >= -1
EDX >= -1
EFL == 70
CPL == 0
II == 0
A20 == 1
ES == "001000000000ffffffff00cf9300"
CS == "000800000000ffffffff00cf9a00"
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "0000910800000027"
IDT == "00000000000003ff"
CR0 == 17
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCD == 0
CC0 == 0
EFER == 0
EBX % EAX == 0
ECX % EAX == 0
EDX % EAX == 0
===========================================================================
..jle():::ENTER;condition="not(D_EFL_6==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SS == DS
FS == GS
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= CR0_0
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= CR0_0
ES != CS
ES >= SS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != FS
CS > LDT
CS > TR
SS >= FS
SS > LDT
SS > TR
FS > LDT
FS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_6
EFL_6 <= CR0_0
===========================================================================
..jle():::EXIT
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_8)
II == orig(EFL_9)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == orig(ES)
CS == orig(CS)
SS == DS
SS == orig(SS)
SS == orig(DS)
FS == GS
FS == orig(FS)
FS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CC0 == orig(CC0)
EFER == orig(EFER)
CR0_0 == orig(CR0_0)
(D_EFL_6 == 0)  <==>  (II == D_EFL_6)
(D_EFL_6 == 0)  ==>  (A20 == CR0_0)
(D_EFL_6 == 0)  ==>  (A20 == orig(EFL_2))
(D_EFL_6 == 0)  ==>  (A20 == orig(EFL_6))
(D_EFL_6 == 0)  ==>  (CR0 == 17)
(D_EFL_6 == 0)  ==>  (CR0_0 == 1)
(D_EFL_6 == 0)  ==>  (CS == "000800000000ffffffff00cf9a00")
(D_EFL_6 == 0)  ==>  (D_EFL_2 one of { 0, 1 })
(D_EFL_6 == 0)  ==>  (D_EFL_4 one of { 1, 2 })
(D_EFL_6 == 0)  ==>  (EAX % orig(EAX) == 0)
(D_EFL_6 == 0)  ==>  (EBX % orig(EAX) == 0)
(D_EFL_6 == 0)  ==>  (EBX % orig(EBX) == 0)
(D_EFL_6 == 0)  ==>  (ECX % orig(EAX) == 0)
(D_EFL_6 == 0)  ==>  (EDX % orig(EAX) == 0)
(D_EFL_6 == 0)  ==>  (EFL one of { 2, 6, 19 })
(D_EFL_6 == 0)  ==>  (EFL_2 == D_EFL_2)
(D_EFL_6 == 0)  ==>  (EFL_6 == 0)
(D_EFL_6 == 0)  ==>  (ES == "001000000000ffffffff00cf9300")
(D_EFL_6 == 0)  ==>  (ES == FS)
(D_EFL_6 == 0)  ==>  (ES == SS)
(D_EFL_6 == 0)  ==>  (FS == "001000000000ffffffff00cf9300")
(D_EFL_6 == 0)  ==>  (GDT == "0000910800000027")
(D_EFL_6 == 0)  ==>  (IDT == "00000000000003ff")
(D_EFL_6 == 0)  ==>  (II == EFL_6)
(D_EFL_6 == 0)  ==>  (II == orig(EFL_4))
(D_EFL_6 == 0)  ==>  (SS == "001000000000ffffffff00cf9300")
(D_EFL_6 == 0)  ==>  (orig(CCD) == 0)
(D_EFL_6 == 0)  ==>  (orig(EAX) one of { -1, 1 })
(D_EFL_6 == 0)  ==>  (orig(EBX) % orig(EAX) == 0)
(D_EFL_6 == 0)  ==>  (orig(ECX) % orig(EAX) == 0)
(D_EFL_6 == 0)  ==>  (orig(EDX) % orig(EAX) == 0)
(D_EFL_6 == 0)  ==>  (orig(EFL) == 70)
(D_EFL_6 == 0)  ==>  (orig(EFL_2) == 1)
(D_EFL_6 == 0)  ==>  (orig(EFL_4) == 0)
(D_EFL_6 == 0)  ==>  (orig(EFL_6) == 1)
(D_EFL_6 one of { 1, 2 })  <==>  (A20 <= D_EFL_6)
(D_EFL_6 one of { 1, 2 })  <==>  (CR0_0 <= D_EFL_6)
(D_EFL_6 one of { 1, 2 })  <==>  (D_EFL_6 >= orig(EFL_2))
(D_EFL_6 one of { 1, 2 })  <==>  (D_EFL_6 >= orig(EFL_6))
(D_EFL_6 one of { 1, 2 })  <==>  (EFL_6 >= orig(EFL_6))
(D_EFL_6 one of { 1, 2 })  <==>  (II < D_EFL_6)
(D_EFL_6 one of { 1, 2 })  ==>  (CR0 one of { 16, 17 })
(D_EFL_6 one of { 1, 2 })  ==>  (CR0_0 one of { 0, 1 })
(D_EFL_6 one of { 1, 2 })  ==>  (D_EFL_2 >= orig(EFL_6))
(D_EFL_6 one of { 1, 2 })  ==>  (D_EFL_2 one of { 0, 1, 2 })
(D_EFL_6 one of { 1, 2 })  ==>  (D_EFL_4 one of { 0, 1, 2 })
(D_EFL_6 one of { 1, 2 })  ==>  (EFL_2 <= D_EFL_6)
(D_EFL_6 one of { 1, 2 })  ==>  (EFL_2 >= orig(EFL_6))
(D_EFL_6 one of { 1, 2 })  ==>  (EFL_4 <= D_EFL_6)
(D_EFL_6 one of { 1, 2 })  ==>  (EFL_6 one of { 0, 1 })
(D_EFL_6 one of { 1, 2 })  ==>  (GDT one of { "0000000000000000", "0000910800000027", "000f5e8000000037" })
(D_EFL_6 one of { 1, 2 })  ==>  (IDT one of { "00000000000003ff", "000f5ebe00000000" })
(D_EFL_6 one of { 1, 2 })  ==>  (orig(EFL) >= 2)
(D_EFL_6 one of { 1, 2 })  ==>  (orig(EFL_2) one of { 0, 1 })
(D_EFL_6 one of { 1, 2 })  ==>  (orig(EFL_4) one of { 0, 1 })
(D_EFL_6 one of { 1, 2 })  ==>  (orig(EFL_6) one of { 0, 1 })
(EFL_6 == 0)  <==>  (A20 > EFL_6)
(EFL_6 == 0)  <==>  (EFL_4 >= EFL_6)
(EFL_6 == 0)  <==>  (II == EFL_6)
(EFL_6 == 0)  ==>  (A20 >= D_EFL_6)
(EFL_6 == 0)  ==>  (CCD >= 1)
(EFL_6 == 0)  ==>  (D_EFL_2 one of { 0, 1, 2 })
(EFL_6 == 0)  ==>  (D_EFL_4 one of { 0, 1, 2 })
(EFL_6 == 0)  ==>  (D_EFL_6 != orig(EFL_6))
(EFL_6 == 0)  ==>  (D_EFL_6 one of { 0, 1 })
(EFL_6 == 0)  ==>  (EDX != orig(ECX))
(EFL_6 == 0)  ==>  (EFL >= 2)
(EFL_6 == 0)  ==>  (EFL_2 one of { 0, 1 })
(EFL_6 == 0)  ==>  (EFL_4 one of { 0, 1 })
(EFL_6 == 0)  ==>  (EFL_6 <= CR0_0)
(EFL_6 == 0)  ==>  (EFL_6 <= D_EFL_4)
(EFL_6 == 0)  ==>  (EFL_6 <= orig(EFL_2))
(EFL_6 == 0)  ==>  (EFL_6 <= orig(EFL_4))
(EFL_6 == 0)  ==>  (EFL_6 <= orig(EFL_6))
(EFL_6 == 0)  ==>  (ES > CS)
(EFL_6 == 1)  <==>  (A20 == EFL_6)
(EFL_6 == 1)  <==>  (EFL_4 < EFL_6)
(EFL_6 == 1)  <==>  (II < EFL_6)
(EFL_6 == 1)  ==>  (A20 <= D_EFL_2)
(EFL_6 == 1)  ==>  (A20 <= D_EFL_6)
(EFL_6 == 1)  ==>  (A20 == EFL_2)
(EFL_6 == 1)  ==>  (A20 > EFL_4)
(EFL_6 == 1)  ==>  (A20 >= D_EFL_4)
(EFL_6 == 1)  ==>  (CCD one of { 0, 17, 27904 })
(EFL_6 == 1)  ==>  (CCS <= orig(CCS))
(EFL_6 == 1)  ==>  (CR0_0 <= D_EFL_2)
(EFL_6 == 1)  ==>  (CR0_0 <= D_EFL_6)
(EFL_6 == 1)  ==>  (CR0_0 >= orig(EFL_2))
(EFL_6 == 1)  ==>  (CS one of { "000800000000ffffffff00cf9a00", "000800000000ffffffff00cf9b00", "c000000c0000ffffffff008f9b00" })
(EFL_6 == 1)  ==>  (D_EFL_2 <= D_EFL_6)
(EFL_6 == 1)  ==>  (D_EFL_2 >= D_EFL_4)
(EFL_6 == 1)  ==>  (D_EFL_2 >= orig(EFL_2))
(EFL_6 == 1)  ==>  (D_EFL_2 >= orig(EFL_4))
(EFL_6 == 1)  ==>  (D_EFL_2 >= orig(EFL_6))
(EFL_6 == 1)  ==>  (D_EFL_2 one of { 1, 2 })
(EFL_6 == 1)  ==>  (D_EFL_4 != orig(EFL_4))
(EFL_6 == 1)  ==>  (D_EFL_4 <= D_EFL_6)
(EFL_6 == 1)  ==>  (D_EFL_4 one of { 0, 1 })
(EFL_6 == 1)  ==>  (D_EFL_6 > orig(EFL_4))
(EFL_6 == 1)  ==>  (D_EFL_6 >= orig(EFL_2))
(EFL_6 == 1)  ==>  (D_EFL_6 >= orig(EFL_6))
(EFL_6 == 1)  ==>  (D_EFL_6 one of { 1, 2 })
(EFL_6 == 1)  ==>  (EAX != EDX)
(EFL_6 == 1)  ==>  (EAX != orig(EDX))
(EFL_6 == 1)  ==>  (ECX != orig(EBX))
(EFL_6 == 1)  ==>  (EFL one of { 70, 71 })
(EFL_6 == 1)  ==>  (EFL_2 <= D_EFL_6)
(EFL_6 == 1)  ==>  (EFL_2 == 1)
(EFL_6 == 1)  ==>  (EFL_2 > EFL_4)
(EFL_6 == 1)  ==>  (EFL_2 >= CR0_0)
(EFL_6 == 1)  ==>  (EFL_2 >= D_EFL_4)
(EFL_6 == 1)  ==>  (EFL_2 >= orig(EFL_2))
(EFL_6 == 1)  ==>  (EFL_2 >= orig(EFL_4))
(EFL_6 == 1)  ==>  (EFL_2 >= orig(EFL_6))
(EFL_6 == 1)  ==>  (EFL_4 < D_EFL_2)
(EFL_6 == 1)  ==>  (EFL_4 < D_EFL_6)
(EFL_6 == 1)  ==>  (EFL_4 <= orig(EFL_2))
(EFL_6 == 1)  ==>  (EFL_4 <= orig(EFL_4))
(EFL_6 == 1)  ==>  (EFL_4 <= orig(EFL_6))
(EFL_6 == 1)  ==>  (EFL_4 == 0)
(EFL_6 == 1)  ==>  (EFL_6 >= CR0_0)
(EFL_6 == 1)  ==>  (EFL_6 >= D_EFL_4)
(EFL_6 == 1)  ==>  (EFL_6 >= orig(EFL_2))
(EFL_6 == 1)  ==>  (EFL_6 >= orig(EFL_4))
(EFL_6 == 1)  ==>  (EFL_6 >= orig(EFL_6))
(EFL_6 == 1)  ==>  (EIP != orig(EIP))
(EFL_6 == 1)  ==>  (EIP < orig(ADDR))
(EFL_6 == 1)  ==>  (ES one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300", "f000000f0000ffffffff008f9300" })
(EFL_6 == 1)  ==>  (FS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" })
(EFL_6 == 1)  ==>  (II < D_EFL_2)
(EFL_6 == 1)  ==>  (II < D_EFL_6)
(EFL_6 == 1)  ==>  (II < EFL_2)
(EFL_6 == 1)  ==>  (II == EFL_4)
(EFL_6 == 1)  ==>  (SS == FS)
(EFL_6 == 1)  ==>  (SS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" })
(EFL_6 == 1)  ==>  (orig(EAX) != orig(EDX))
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
CR0_0 one of { 0, 1 }
D_EFL_2 one of { 0, 1, 2 }
D_EFL_4 one of { 0, 1, 2 }
D_EFL_6 one of { 0, 1, 2 }
ADDR != EIP
ADDR != orig(ADDR)
ADDR != orig(EIP)
EIP != orig(ADDR)
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= CR0_0
II <= D_EFL_2
II <= D_EFL_4
II <= D_EFL_6
II <= orig(EFL_2)
II <= orig(EFL_4)
II <= orig(EFL_6)
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= CR0_0
A20 >= orig(EFL_2)
A20 >= orig(EFL_4)
A20 >= orig(EFL_6)
ES != CS
ES >= SS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != FS
CS > LDT
CS > TR
SS >= FS
SS > LDT
SS > TR
FS > LDT
FS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_6
EFL_2 <= D_EFL_2
EFL_4 <= CR0_0
EFL_4 <= D_EFL_4
EFL_6 <= D_EFL_2
EFL_6 <= D_EFL_6
CR0_0 >= orig(EFL_6)
D_EFL_4 >= orig(EFL_6)
D_EFL_6 >= orig(EFL_4)
===========================================================================
..jle():::EXIT;condition="EFL_6==0"
II == EFL_6
CCD >= 1
D_EFL_6 one of { 0, 1 }
EDX != orig(ECX)
A20 >= D_EFL_6
ES > CS
D_EFL_6 != orig(EFL_6)
===========================================================================
..jle():::EXIT;condition="not(EFL_6==0)"
II == EFL_4
A20 == EFL_2
A20 == EFL_6
SS == FS
SS == GS
SS == orig(FS)
SS == orig(GS)
EFL one of { 70, 71 }
ES one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300", "f000000f0000ffffffff008f9300" }
CS one of { "000800000000ffffffff00cf9a00", "000800000000ffffffff00cf9b00", "c000000c0000ffffffff008f9b00" }
SS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" }
CCD one of { 0, 17, 27904 }
D_EFL_2 one of { 1, 2 }
D_EFL_4 one of { 0, 1 }
D_EFL_6 one of { 1, 2 }
EAX != EDX
EAX != orig(EDX)
ECX != orig(EBX)
EIP < orig(ADDR)
EIP != orig(EIP)
II < D_EFL_2
II < D_EFL_6
A20 <= D_EFL_2
A20 >= D_EFL_4
A20 <= D_EFL_6
CCS <= orig(CCS)
CR0_0 <= D_EFL_2
CR0_0 <= D_EFL_6
CR0_0 >= orig(EFL_2)
D_EFL_2 >= D_EFL_4
D_EFL_2 <= D_EFL_6
D_EFL_2 >= orig(EFL_2)
D_EFL_2 >= orig(EFL_4)
D_EFL_2 >= orig(EFL_6)
D_EFL_4 <= D_EFL_6
D_EFL_4 != orig(EFL_4)
D_EFL_6 >= orig(EFL_2)
D_EFL_6 > orig(EFL_4)
D_EFL_6 >= orig(EFL_6)
===========================================================================
..jle():::EXIT;condition="D_EFL_6==0"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_6
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == D_EFL_6
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_4)
II == orig(EFL_8)
II == orig(EFL_9)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == CR0_0
A20 == D_EFL_1
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(EFL_2)
A20 == orig(EFL_6)
A20 == orig(CR0_0)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == SS
ES == DS
ES == FS
ES == GS
ES == orig(ES)
ES == orig(SS)
ES == orig(DS)
ES == orig(FS)
ES == orig(GS)
CS == orig(CS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == D_EFL_2
EAX >= -1
EFL one of { 2, 6, 19 }
CPL == 0
II == 0
A20 == 1
ES == "001000000000ffffffff00cf9300"
CS == "000800000000ffffffff00cf9a00"
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "0000910800000027"
IDT == "00000000000003ff"
CR0 == 17
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
D_EFL_4 one of { 1, 2 }
EAX % orig(EAX) == 0
EBX % orig(EAX) == 0
EBX % orig(EBX) == 0
ECX % orig(EAX) == 0
EDX % orig(EAX) == 0
===========================================================================
..jle():::EXIT;condition="not(D_EFL_6==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_8)
II == orig(EFL_9)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == orig(ES)
CS == orig(CS)
SS == DS
SS == orig(SS)
SS == orig(DS)
FS == GS
FS == orig(FS)
FS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CC0 == orig(CC0)
EFER == orig(EFER)
CR0_0 == orig(CR0_0)
EAX >= -1
EBX >= -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
CR0_0 one of { 0, 1 }
D_EFL_2 one of { 0, 1, 2 }
D_EFL_4 one of { 0, 1, 2 }
D_EFL_6 one of { 1, 2 }
ADDR != EIP
ADDR != orig(ADDR)
ADDR != orig(EIP)
EIP != orig(ADDR)
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= CR0_0
II <= D_EFL_2
II <= D_EFL_4
II < D_EFL_6
II <= orig(EFL_2)
II <= orig(EFL_4)
II <= orig(EFL_6)
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= CR0_0
A20 <= D_EFL_6
A20 >= orig(EFL_2)
A20 >= orig(EFL_4)
A20 >= orig(EFL_6)
ES != CS
ES >= SS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != FS
CS > LDT
CS > TR
SS >= FS
SS > LDT
SS > TR
FS > LDT
FS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_6
EFL_2 <= D_EFL_2
EFL_2 <= D_EFL_6
EFL_2 >= orig(EFL_6)
EFL_4 <= CR0_0
EFL_4 <= D_EFL_4
EFL_4 <= D_EFL_6
EFL_6 <= D_EFL_2
EFL_6 <= D_EFL_6
EFL_6 >= orig(EFL_6)
CR0_0 <= D_EFL_6
CR0_0 >= orig(EFL_6)
D_EFL_2 >= orig(EFL_6)
D_EFL_4 >= orig(EFL_6)
D_EFL_6 >= orig(EFL_2)
D_EFL_6 >= orig(EFL_4)
D_EFL_6 >= orig(EFL_6)
===========================================================================
..jmp_far():::ENTER
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
HLT == EFL_8
HLT == EFL_13
HLT == CR0_1
HLT == CR0_2
HLT == CR0_3
HLT == CR0_5
HLT == CR0_7
HLT == CR0_18
HLT == CR0_20
HLT == CR4_6
HLT == CR4_8
HLT == CR4_9
HLT == CR4_11
HLT == CR4_12
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II one of { 0, 1 }
A20 == 1
SMM one of { 0, 1 }
HLT == 0
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
IDT one of { "00000000000003ff", "000000000000ffff", "000f5ebe00000000" }
CR0 one of { 16, 17, 1610612752 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
EFL_11 one of { 0, 1 }
CR0_0 one of { 0, 1 }
D_SMM one of { 0, 1, 2 }
ADDR != EIP
II <= A20
II >= HLT
II <= EFL_2
II <= EFL_6
II <= D_SMM
A20 >= SMM
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= EFL_11
A20 >= CR0_0
SMM >= HLT
SMM <= D_SMM
HLT <= EFL_2
HLT <= EFL_4
HLT <= EFL_6
HLT <= EFL_9
HLT <= EFL_11
HLT <= CR0_0
HLT <= D_SMM
ES != CS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != DS
CS != FS
CS != GS
CS > LDT
CS > TR
SS <= DS
SS >= FS
SS > LDT
SS > TR
DS >= FS
DS > LDT
DS > TR
FS > LDT
FS > TR
GS > LDT
GS > TR
LDT < TR
EFL_2 >= EFL_6
EFL_2 <= D_SMM
EFL_4 <= D_SMM
EFL_6 <= D_SMM
EFL_9 <= D_SMM
EFL_11 <= D_SMM
===========================================================================
..jmp_far():::ENTER;condition="EFL_6==0"
II == HLT
II == EFL_8
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == 0
GDT one of { "0000000000000000", "0000910800000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
D_SMM one of { 1, 2 }
II <= SMM
II <= EFL_4
II <= EFL_9
II <= EFL_11
II <= CR0_0
II < D_SMM
A20 <= D_SMM
SMM < D_SMM
GDT != IDT
CR0_0 <= D_SMM
===========================================================================
..jmp_far():::ENTER;condition="not(EFL_6==0)"
D_SMM one of { 0, 1 }
A20 >= D_SMM
SMM <= CR0_0
EFL_2 >= EFL_11
EFL_11 <= CR0_0
===========================================================================
..jmp_far():::ENTER;condition="D_EFL_6==0"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_4
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == EFL_2
A20 == EFL_6
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SS == DS
FS == GS
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL one of { 70, 582 }
CPL == 0
II == 0
A20 == 1
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_9 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
II <= EFL_9
II <= CR0_0
A20 >= EFL_9
A20 >= CR0_0
ES != CS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != FS
CS > LDT
CS > TR
SS >= FS
SS > LDT
SS > TR
FS > LDT
FS > TR
LDT < TR
GDT != IDT
===========================================================================
..jmp_far():::ENTER;condition="not(D_EFL_6==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
HLT == EFL_8
HLT == EFL_13
HLT == CR0_1
HLT == CR0_2
HLT == CR0_3
HLT == CR0_5
HLT == CR0_7
HLT == CR0_18
HLT == CR0_20
HLT == CR4_6
HLT == CR4_8
HLT == CR4_9
HLT == CR4_11
HLT == CR4_12
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II one of { 0, 1 }
A20 == 1
SMM one of { 0, 1 }
HLT == 0
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
IDT one of { "00000000000003ff", "000000000000ffff", "000f5ebe00000000" }
CR0 one of { 16, 17, 1610612752 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
EFL_11 one of { 0, 1 }
CR0_0 one of { 0, 1 }
D_SMM one of { 0, 1, 2 }
ADDR != EIP
II <= A20
II >= HLT
II <= EFL_2
II <= EFL_6
II <= D_SMM
A20 >= SMM
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= EFL_11
A20 >= CR0_0
SMM >= HLT
SMM <= D_SMM
HLT <= EFL_2
HLT <= EFL_4
HLT <= EFL_6
HLT <= EFL_9
HLT <= EFL_11
HLT <= CR0_0
HLT <= D_SMM
ES != CS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != DS
CS != FS
CS != GS
CS > LDT
CS > TR
SS <= DS
SS >= FS
SS > LDT
SS > TR
DS >= FS
DS > LDT
DS > TR
FS > LDT
FS > TR
GS > LDT
GS > TR
LDT < TR
EFL_2 >= EFL_6
EFL_2 <= D_SMM
EFL_4 <= D_SMM
EFL_6 <= D_SMM
EFL_9 <= D_SMM
EFL_11 <= D_SMM
===========================================================================
..jmp_far():::EXIT
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_8
A20 == D_EFL_13
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
SMM == orig(SMM)
HLT == EFL_8
HLT == EFL_13
HLT == CR0_1
HLT == CR0_2
HLT == CR0_3
HLT == CR0_5
HLT == CR0_7
HLT == CR0_18
HLT == CR0_20
HLT == CR4_6
HLT == CR4_8
HLT == CR4_9
HLT == CR4_11
HLT == CR4_12
HLT == orig(HLT)
HLT == orig(EFL_8)
HLT == orig(EFL_13)
HLT == orig(CR0_1)
HLT == orig(CR0_2)
HLT == orig(CR0_3)
HLT == orig(CR0_5)
HLT == orig(CR0_7)
HLT == orig(CR0_18)
HLT == orig(CR0_20)
HLT == orig(CR4_6)
HLT == orig(CR4_8)
HLT == orig(CR4_9)
HLT == orig(CR4_11)
HLT == orig(CR4_12)
LDT == orig(LDT)
TR == orig(TR)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CC0 == orig(CC0)
EFER == orig(EFER)
(D_EFL_6 == 0)  <==>  (A20 > D_EFL_6)
(D_EFL_6 == 0)  <==>  (D_EFL_6 < orig(EFL_2))
(D_EFL_6 == 0)  <==>  (D_EFL_6 < orig(EFL_6))
(D_EFL_6 == 0)  <==>  (EFL_6 < orig(EFL_6))
(D_EFL_6 == 0)  ==>  (A20 <= D_EFL_11)
(D_EFL_6 == 0)  ==>  (A20 <= D_EFL_4)
(D_EFL_6 == 0)  ==>  (A20 == D_EFL_9)
(D_EFL_6 == 0)  ==>  (A20 == orig(D_SMM))
(D_EFL_6 == 0)  ==>  (A20 == orig(EFL_2))
(D_EFL_6 == 0)  ==>  (A20 == orig(EFL_6))
(D_EFL_6 == 0)  ==>  (A20 > EFL_6)
(D_EFL_6 == 0)  ==>  (A20 > SMM)
(D_EFL_6 == 0)  ==>  (A20 > orig(EFL_11))
(D_EFL_6 == 0)  ==>  (A20 > orig(EFL_4))
(D_EFL_6 == 0)  ==>  (A20 > orig(II))
(D_EFL_6 == 0)  ==>  (A20 >= D_EFL_2)
(D_EFL_6 == 0)  ==>  (CR0 one of { 16, 17 })
(D_EFL_6 == 0)  ==>  (CR0_0 <= D_EFL_11)
(D_EFL_6 == 0)  ==>  (CR0_0 <= D_EFL_4)
(D_EFL_6 == 0)  ==>  (CR0_0 <= orig(D_SMM))
(D_EFL_6 == 0)  ==>  (CR0_0 <= orig(EFL_2))
(D_EFL_6 == 0)  ==>  (CR0_0 <= orig(EFL_6))
(D_EFL_6 == 0)  ==>  (CR0_0 >= D_EFL_6)
(D_EFL_6 == 0)  ==>  (CR0_0 >= orig(EFL_11))
(D_EFL_6 == 0)  ==>  (CR0_0 >= orig(EFL_4))
(D_EFL_6 == 0)  ==>  (CR0_0 >= orig(II))
(D_EFL_6 == 0)  ==>  (DS >= GS)
(D_EFL_6 == 0)  ==>  (D_CR0_0 >= orig(EFL_4))
(D_EFL_6 == 0)  ==>  (D_EFL_11 > orig(EFL_11))
(D_EFL_6 == 0)  ==>  (D_EFL_11 > orig(EFL_4))
(D_EFL_6 == 0)  ==>  (D_EFL_11 > orig(II))
(D_EFL_6 == 0)  ==>  (D_EFL_11 >= orig(CR0_0))
(D_EFL_6 == 0)  ==>  (D_EFL_11 >= orig(D_SMM))
(D_EFL_6 == 0)  ==>  (D_EFL_11 >= orig(EFL_2))
(D_EFL_6 == 0)  ==>  (D_EFL_11 one of { 1, 2 })
(D_EFL_6 == 0)  ==>  (D_EFL_2 <= D_EFL_11)
(D_EFL_6 == 0)  ==>  (D_EFL_2 <= D_EFL_4)
(D_EFL_6 == 0)  ==>  (D_EFL_2 <= D_EFL_9)
(D_EFL_6 == 0)  ==>  (D_EFL_2 <= orig(D_SMM))
(D_EFL_6 == 0)  ==>  (D_EFL_2 <= orig(EFL_2))
(D_EFL_6 == 0)  ==>  (D_EFL_2 <= orig(EFL_6))
(D_EFL_6 == 0)  ==>  (D_EFL_2 >= D_EFL_6)
(D_EFL_6 == 0)  ==>  (D_EFL_2 >= orig(EFL_11))
(D_EFL_6 == 0)  ==>  (D_EFL_2 >= orig(EFL_4))
(D_EFL_6 == 0)  ==>  (D_EFL_2 >= orig(EFL_9))
(D_EFL_6 == 0)  ==>  (D_EFL_2 one of { 0, 1 })
(D_EFL_6 == 0)  ==>  (D_EFL_4 > D_EFL_6)
(D_EFL_6 == 0)  ==>  (D_EFL_4 > orig(EFL_11))
(D_EFL_6 == 0)  ==>  (D_EFL_4 > orig(EFL_4))
(D_EFL_6 == 0)  ==>  (D_EFL_4 > orig(II))
(D_EFL_6 == 0)  ==>  (D_EFL_4 >= D_EFL_9)
(D_EFL_6 == 0)  ==>  (D_EFL_4 >= orig(CR0_0))
(D_EFL_6 == 0)  ==>  (D_EFL_4 >= orig(D_SMM))
(D_EFL_6 == 0)  ==>  (D_EFL_4 >= orig(EFL_2))
(D_EFL_6 == 0)  ==>  (D_EFL_4 >= orig(EFL_9))
(D_EFL_6 == 0)  ==>  (D_EFL_4 one of { 1, 2 })
(D_EFL_6 == 0)  ==>  (D_EFL_6 < D_EFL_11)
(D_EFL_6 == 0)  ==>  (D_EFL_6 < D_EFL_9)
(D_EFL_6 == 0)  ==>  (D_EFL_6 < orig(D_SMM))
(D_EFL_6 == 0)  ==>  (D_EFL_6 <= D_CR0_0)
(D_EFL_6 == 0)  ==>  (D_EFL_6 <= orig(CR0_0))
(D_EFL_6 == 0)  ==>  (D_EFL_6 <= orig(EFL_9))
(D_EFL_6 == 0)  ==>  (D_EFL_9 <= D_EFL_11)
(D_EFL_6 == 0)  ==>  (D_EFL_9 == 1)
(D_EFL_6 == 0)  ==>  (D_EFL_9 > orig(EFL_11))
(D_EFL_6 == 0)  ==>  (D_EFL_9 > orig(EFL_4))
(D_EFL_6 == 0)  ==>  (D_EFL_9 > orig(II))
(D_EFL_6 == 0)  ==>  (D_EFL_9 >= orig(EFL_9))
(D_EFL_6 == 0)  ==>  (EFL != orig(EFL))
(D_EFL_6 == 0)  ==>  (EFL_11 < D_EFL_11)
(D_EFL_6 == 0)  ==>  (EFL_11 <= D_EFL_4)
(D_EFL_6 == 0)  ==>  (EFL_11 <= orig(EFL_2))
(D_EFL_6 == 0)  ==>  (EFL_11 <= orig(EFL_6))
(D_EFL_6 == 0)  ==>  (EFL_11 >= D_EFL_6)
(D_EFL_6 == 0)  ==>  (EFL_11 >= orig(EFL_11))
(D_EFL_6 == 0)  ==>  (EFL_11 >= orig(EFL_4))
(D_EFL_6 == 0)  ==>  (EFL_11 >= orig(II))
(D_EFL_6 == 0)  ==>  (EFL_2 <= D_EFL_11)
(D_EFL_6 == 0)  ==>  (EFL_2 <= D_EFL_4)
(D_EFL_6 == 0)  ==>  (EFL_2 <= D_EFL_9)
(D_EFL_6 == 0)  ==>  (EFL_2 <= orig(D_SMM))
(D_EFL_6 == 0)  ==>  (EFL_2 <= orig(EFL_2))
(D_EFL_6 == 0)  ==>  (EFL_2 <= orig(EFL_6))
(D_EFL_6 == 0)  ==>  (EFL_2 == D_EFL_2)
(D_EFL_6 == 0)  ==>  (EFL_2 >= D_EFL_6)
(D_EFL_6 == 0)  ==>  (EFL_2 >= EFL_11)
(D_EFL_6 == 0)  ==>  (EFL_2 >= EFL_9)
(D_EFL_6 == 0)  ==>  (EFL_2 >= orig(EFL_11))
(D_EFL_6 == 0)  ==>  (EFL_2 >= orig(EFL_4))
(D_EFL_6 == 0)  ==>  (EFL_2 >= orig(EFL_9))
(D_EFL_6 == 0)  ==>  (EFL_4 < D_EFL_4)
(D_EFL_6 == 0)  ==>  (EFL_4 <= D_EFL_11)
(D_EFL_6 == 0)  ==>  (EFL_4 <= orig(EFL_2))
(D_EFL_6 == 0)  ==>  (EFL_4 <= orig(EFL_6))
(D_EFL_6 == 0)  ==>  (EFL_4 >= D_EFL_6)
(D_EFL_6 == 0)  ==>  (EFL_4 >= EFL_6)
(D_EFL_6 == 0)  ==>  (EFL_4 >= orig(EFL_11))
(D_EFL_6 == 0)  ==>  (EFL_4 >= orig(EFL_4))
(D_EFL_6 == 0)  ==>  (EFL_4 >= orig(II))
(D_EFL_6 == 0)  ==>  (EFL_6 < D_EFL_11)
(D_EFL_6 == 0)  ==>  (EFL_6 < D_EFL_4)
(D_EFL_6 == 0)  ==>  (EFL_6 < D_EFL_9)
(D_EFL_6 == 0)  ==>  (EFL_6 < orig(D_SMM))
(D_EFL_6 == 0)  ==>  (EFL_6 < orig(EFL_2))
(D_EFL_6 == 0)  ==>  (EFL_6 <= CR0_0)
(D_EFL_6 == 0)  ==>  (EFL_6 <= D_CR0_0)
(D_EFL_6 == 0)  ==>  (EFL_6 <= EFL_11)
(D_EFL_6 == 0)  ==>  (EFL_6 <= EFL_9)
(D_EFL_6 == 0)  ==>  (EFL_6 <= orig(CR0_0))
(D_EFL_6 == 0)  ==>  (EFL_6 <= orig(EFL_9))
(D_EFL_6 == 0)  ==>  (EFL_6 == 0)
(D_EFL_6 == 0)  ==>  (EFL_9 <= D_CR0_0)
(D_EFL_6 == 0)  ==>  (EFL_9 <= D_EFL_2)
(D_EFL_6 == 0)  ==>  (EFL_9 <= D_EFL_4)
(D_EFL_6 == 0)  ==>  (EFL_9 <= orig(EFL_2))
(D_EFL_6 == 0)  ==>  (EFL_9 <= orig(EFL_6))
(D_EFL_6 == 0)  ==>  (EFL_9 == orig(EFL_9))
(D_EFL_6 == 0)  ==>  (EFL_9 >= D_EFL_6)
(D_EFL_6 == 0)  ==>  (EFL_9 >= orig(EFL_11))
(D_EFL_6 == 0)  ==>  (EFL_9 >= orig(EFL_4))
(D_EFL_6 == 0)  ==>  (EFL_9 >= orig(II))
(D_EFL_6 == 0)  ==>  (ES >= GS)
(D_EFL_6 == 0)  ==>  (FS >= GS)
(D_EFL_6 == 0)  ==>  (GDT != IDT)
(D_EFL_6 == 0)  ==>  (GDT != orig(IDT))
(D_EFL_6 == 0)  ==>  (GDT >= orig(GDT))
(D_EFL_6 == 0)  ==>  (GDT one of { "0000000000000000", "0000910800000027", "000f5e8000000037" })
(D_EFL_6 == 0)  ==>  (GS <= orig(DS))
(D_EFL_6 == 0)  ==>  (GS <= orig(ES))
(D_EFL_6 == 0)  ==>  (GS <= orig(SS))
(D_EFL_6 == 0)  ==>  (HLT < D_EFL_11)
(D_EFL_6 == 0)  ==>  (HLT < D_EFL_4)
(D_EFL_6 == 0)  ==>  (HLT < D_EFL_9)
(D_EFL_6 == 0)  ==>  (HLT < orig(D_SMM))
(D_EFL_6 == 0)  ==>  (HLT < orig(EFL_2))
(D_EFL_6 == 0)  ==>  (HLT < orig(EFL_6))
(D_EFL_6 == 0)  ==>  (IDT != orig(GDT))
(D_EFL_6 == 0)  ==>  (IDT one of { "00000000000003ff", "000f5ebe00000000" })
(D_EFL_6 == 0)  ==>  (II < A20)
(D_EFL_6 == 0)  ==>  (II < D_EFL_11)
(D_EFL_6 == 0)  ==>  (II < D_EFL_4)
(D_EFL_6 == 0)  ==>  (II < D_EFL_9)
(D_EFL_6 == 0)  ==>  (II < orig(D_SMM))
(D_EFL_6 == 0)  ==>  (II < orig(EFL_2))
(D_EFL_6 == 0)  ==>  (II < orig(EFL_6))
(D_EFL_6 == 0)  ==>  (II <= CR0_0)
(D_EFL_6 == 0)  ==>  (II <= D_CR0_0)
(D_EFL_6 == 0)  ==>  (II <= EFL_11)
(D_EFL_6 == 0)  ==>  (II <= EFL_4)
(D_EFL_6 == 0)  ==>  (II <= EFL_9)
(D_EFL_6 == 0)  ==>  (II <= orig(CR0_0))
(D_EFL_6 == 0)  ==>  (II <= orig(EFL_9))
(D_EFL_6 == 0)  ==>  (II == 0)
(D_EFL_6 == 0)  ==>  (II == D_EFL_6)
(D_EFL_6 == 0)  ==>  (II == EFL_6)
(D_EFL_6 == 0)  ==>  (II == HLT)
(D_EFL_6 == 0)  ==>  (II == SMM)
(D_EFL_6 == 0)  ==>  (II == orig(EFL_11))
(D_EFL_6 == 0)  ==>  (II == orig(EFL_4))
(D_EFL_6 == 0)  ==>  (II == orig(II))
(D_EFL_6 == 0)  ==>  (SMM < D_EFL_11)
(D_EFL_6 == 0)  ==>  (SMM < D_EFL_4)
(D_EFL_6 == 0)  ==>  (SMM < D_EFL_9)
(D_EFL_6 == 0)  ==>  (SMM < orig(D_SMM))
(D_EFL_6 == 0)  ==>  (SMM < orig(EFL_2))
(D_EFL_6 == 0)  ==>  (SMM < orig(EFL_6))
(D_EFL_6 == 0)  ==>  (SMM <= CR0_0)
(D_EFL_6 == 0)  ==>  (SMM <= EFL_11)
(D_EFL_6 == 0)  ==>  (SMM <= EFL_2)
(D_EFL_6 == 0)  ==>  (SMM <= EFL_4)
(D_EFL_6 == 0)  ==>  (SMM <= EFL_9)
(D_EFL_6 == 0)  ==>  (SMM <= orig(CR0_0))
(D_EFL_6 == 0)  ==>  (SMM <= orig(EFL_9))
(D_EFL_6 == 0)  ==>  (SMM == 0)
(D_EFL_6 == 0)  ==>  (SS >= GS)
(D_EFL_6 == 0)  ==>  (orig(CR0) one of { 16, 17 })
(D_EFL_6 == 0)  ==>  (orig(CR0_0) <= orig(D_SMM))
(D_EFL_6 == 0)  ==>  (orig(DS) >= orig(GS))
(D_EFL_6 == 0)  ==>  (orig(D_SMM) == 1)
(D_EFL_6 == 0)  ==>  (orig(EFL) one of { 70, 582 })
(D_EFL_6 == 0)  ==>  (orig(EFL_11) < orig(D_SMM))
(D_EFL_6 == 0)  ==>  (orig(EFL_11) <= orig(CR0_0))
(D_EFL_6 == 0)  ==>  (orig(EFL_11) == 0)
(D_EFL_6 == 0)  ==>  (orig(EFL_2) == 1)
(D_EFL_6 == 0)  ==>  (orig(EFL_2) > orig(EFL_11))
(D_EFL_6 == 0)  ==>  (orig(EFL_2) > orig(EFL_4))
(D_EFL_6 == 0)  ==>  (orig(EFL_2) >= orig(CR0_0))
(D_EFL_6 == 0)  ==>  (orig(EFL_2) >= orig(EFL_9))
(D_EFL_6 == 0)  ==>  (orig(EFL_4) < orig(D_SMM))
(D_EFL_6 == 0)  ==>  (orig(EFL_4) < orig(EFL_6))
(D_EFL_6 == 0)  ==>  (orig(EFL_4) <= orig(CR0_0))
(D_EFL_6 == 0)  ==>  (orig(EFL_4) <= orig(EFL_9))
(D_EFL_6 == 0)  ==>  (orig(EFL_4) == 0)
(D_EFL_6 == 0)  ==>  (orig(EFL_6) == 1)
(D_EFL_6 == 0)  ==>  (orig(EFL_6) > orig(EFL_11))
(D_EFL_6 == 0)  ==>  (orig(EFL_6) >= orig(CR0_0))
(D_EFL_6 == 0)  ==>  (orig(EFL_6) >= orig(EFL_9))
(D_EFL_6 == 0)  ==>  (orig(EFL_9) >= orig(EFL_11))
(D_EFL_6 == 0)  ==>  (orig(ES) >= orig(GS))
(D_EFL_6 == 0)  ==>  (orig(FS) == orig(GS))
(D_EFL_6 == 0)  ==>  (orig(GDT) != orig(IDT))
(D_EFL_6 == 0)  ==>  (orig(GDT) one of { "0000000000000000", "0000910800000027", "000f5e8000000037" })
(D_EFL_6 == 0)  ==>  (orig(IDT) one of { "00000000000003ff", "000f5ebe00000000" })
(D_EFL_6 == 0)  ==>  (orig(II) < orig(D_SMM))
(D_EFL_6 == 0)  ==>  (orig(II) < orig(EFL_2))
(D_EFL_6 == 0)  ==>  (orig(II) < orig(EFL_6))
(D_EFL_6 == 0)  ==>  (orig(II) <= orig(CR0_0))
(D_EFL_6 == 0)  ==>  (orig(II) <= orig(EFL_9))
(D_EFL_6 == 0)  ==>  (orig(II) == 0)
(D_EFL_6 == 0)  ==>  (orig(SS) == orig(DS))
(D_EFL_6 == 0)  ==>  (orig(SS) >= orig(GS))
(D_EFL_6 one of { 1, 2 })  <==>  (A20 <= D_EFL_6)
(D_EFL_6 one of { 1, 2 })  <==>  (D_EFL_6 >= orig(EFL_2))
(D_EFL_6 one of { 1, 2 })  <==>  (D_EFL_6 >= orig(EFL_6))
(D_EFL_6 one of { 1, 2 })  <==>  (EFL_6 >= orig(EFL_6))
(D_EFL_6 one of { 1, 2 })  <==>  (HLT < D_EFL_6)
(D_EFL_6 one of { 1, 2 })  ==>  (ADDR >= -1)
(D_EFL_6 one of { 1, 2 })  ==>  (CR0 one of { 16, 17, 1610612752 })
(D_EFL_6 one of { 1, 2 })  ==>  (CR0_0 <= D_EFL_6)
(D_EFL_6 one of { 1, 2 })  ==>  (D_CR0_0 >= orig(EFL_6))
(D_EFL_6 one of { 1, 2 })  ==>  (D_EFL_11 one of { 0, 1, 2 })
(D_EFL_6 one of { 1, 2 })  ==>  (D_EFL_2 >= orig(EFL_6))
(D_EFL_6 one of { 1, 2 })  ==>  (D_EFL_2 one of { 0, 1, 2 })
(D_EFL_6 one of { 1, 2 })  ==>  (D_EFL_4 one of { 0, 1, 2 })
(D_EFL_6 one of { 1, 2 })  ==>  (D_EFL_6 >= orig(CR0_0))
(D_EFL_6 one of { 1, 2 })  ==>  (D_EFL_6 >= orig(EFL_9))
(D_EFL_6 one of { 1, 2 })  ==>  (D_EFL_9 one of { 0, 1, 2 })
(D_EFL_6 one of { 1, 2 })  ==>  (EFL_11 <= CR0_0)
(D_EFL_6 one of { 1, 2 })  ==>  (EFL_11 <= D_EFL_6)
(D_EFL_6 one of { 1, 2 })  ==>  (EFL_11 <= orig(CR0_0))
(D_EFL_6 one of { 1, 2 })  ==>  (EFL_2 <= D_EFL_6)
(D_EFL_6 one of { 1, 2 })  ==>  (EFL_2 >= orig(EFL_6))
(D_EFL_6 one of { 1, 2 })  ==>  (EFL_4 <= D_EFL_6)
(D_EFL_6 one of { 1, 2 })  ==>  (EFL_6 one of { 0, 1 })
(D_EFL_6 one of { 1, 2 })  ==>  (EFL_9 <= D_EFL_6)
(D_EFL_6 one of { 1, 2 })  ==>  (ES >= orig(FS))
(D_EFL_6 one of { 1, 2 })  ==>  (GDT <= orig(GDT))
(D_EFL_6 one of { 1, 2 })  ==>  (IDT <= orig(IDT))
(D_EFL_6 one of { 1, 2 })  ==>  (IDT one of { "00000000000003ff", "000000000000ffff", "000f5ebe00000000" })
(D_EFL_6 one of { 1, 2 })  ==>  (II one of { 0, 1 })
(D_EFL_6 one of { 1, 2 })  ==>  (SMM one of { 0, 1 })
(D_EFL_6 one of { 1, 2 })  ==>  (orig(CR0) one of { 16, 17, 1610612752 })
(D_EFL_6 one of { 1, 2 })  ==>  (orig(D_SMM) one of { 0, 1, 2 })
(D_EFL_6 one of { 1, 2 })  ==>  (orig(EFL) >= 2)
(D_EFL_6 one of { 1, 2 })  ==>  (orig(EFL_11) one of { 0, 1 })
(D_EFL_6 one of { 1, 2 })  ==>  (orig(EFL_2) one of { 0, 1 })
(D_EFL_6 one of { 1, 2 })  ==>  (orig(EFL_4) one of { 0, 1 })
(D_EFL_6 one of { 1, 2 })  ==>  (orig(EFL_6) one of { 0, 1 })
(D_EFL_6 one of { 1, 2 })  ==>  (orig(IDT) one of { "00000000000003ff", "000000000000ffff", "000f5ebe00000000" })
(D_EFL_6 one of { 1, 2 })  ==>  (orig(II) one of { 0, 1 })
(EFL_6 == 0)  <==>  (A20 > EFL_6)
(EFL_6 == 0)  <==>  (EFL_4 >= EFL_6)
(EFL_6 == 0)  <==>  (EFL_6 < orig(D_SMM))
(EFL_6 == 0)  <==>  (EFL_6 <= EFL_11)
(EFL_6 == 0)  ==>  (A20 <= orig(D_SMM))
(EFL_6 == 0)  ==>  (A20 > orig(II))
(EFL_6 == 0)  ==>  (A20 >= D_EFL_6)
(EFL_6 == 0)  ==>  (CR0 one of { 16, 17 })
(EFL_6 == 0)  ==>  (CR0_0 <= orig(D_SMM))
(EFL_6 == 0)  ==>  (CR0_0 >= orig(II))
(EFL_6 == 0)  ==>  (D_CR0_0 >= orig(EFL_4))
(EFL_6 == 0)  ==>  (D_CR0_0 one of { 0, 1, 2 })
(EFL_6 == 0)  ==>  (D_EFL_11 one of { 0, 1, 2 })
(EFL_6 == 0)  ==>  (D_EFL_2 one of { 0, 1, 2 })
(EFL_6 == 0)  ==>  (D_EFL_4 one of { 0, 1, 2 })
(EFL_6 == 0)  ==>  (D_EFL_6 != orig(EFL_6))
(EFL_6 == 0)  ==>  (D_EFL_6 <= orig(D_SMM))
(EFL_6 == 0)  ==>  (D_EFL_6 one of { 0, 1 })
(EFL_6 == 0)  ==>  (D_EFL_9 >= orig(EFL_6))
(EFL_6 == 0)  ==>  (D_EFL_9 >= orig(II))
(EFL_6 == 0)  ==>  (EFL >= 2)
(EFL_6 == 0)  ==>  (EFL_11 >= orig(II))
(EFL_6 == 0)  ==>  (EFL_11 one of { 0, 1 })
(EFL_6 == 0)  ==>  (EFL_2 <= D_EFL_9)
(EFL_6 == 0)  ==>  (EFL_2 <= orig(D_SMM))
(EFL_6 == 0)  ==>  (EFL_2 one of { 0, 1 })
(EFL_6 == 0)  ==>  (EFL_4 >= orig(II))
(EFL_6 == 0)  ==>  (EFL_4 one of { 0, 1 })
(EFL_6 == 0)  ==>  (EFL_6 <= CR0_0)
(EFL_6 == 0)  ==>  (EFL_6 <= D_CR0_0)
(EFL_6 == 0)  ==>  (EFL_6 <= D_EFL_11)
(EFL_6 == 0)  ==>  (EFL_6 <= D_EFL_4)
(EFL_6 == 0)  ==>  (EFL_6 <= D_EFL_9)
(EFL_6 == 0)  ==>  (EFL_6 <= EFL_9)
(EFL_6 == 0)  ==>  (EFL_6 <= orig(CR0_0))
(EFL_6 == 0)  ==>  (EFL_6 <= orig(EFL_11))
(EFL_6 == 0)  ==>  (EFL_6 <= orig(EFL_2))
(EFL_6 == 0)  ==>  (EFL_6 <= orig(EFL_4))
(EFL_6 == 0)  ==>  (EFL_6 <= orig(EFL_6))
(EFL_6 == 0)  ==>  (EFL_6 <= orig(EFL_9))
(EFL_6 == 0)  ==>  (EFL_9 >= orig(II))
(EFL_6 == 0)  ==>  (GDT != IDT)
(EFL_6 == 0)  ==>  (GDT != orig(IDT))
(EFL_6 == 0)  ==>  (GDT one of { "0000000000000000", "0000910800000027", "000f5e8000000037" })
(EFL_6 == 0)  ==>  (HLT < orig(D_SMM))
(EFL_6 == 0)  ==>  (IDT != orig(GDT))
(EFL_6 == 0)  ==>  (IDT one of { "00000000000003ff", "000f5ebe00000000" })
(EFL_6 == 0)  ==>  (II < A20)
(EFL_6 == 0)  ==>  (II < orig(D_SMM))
(EFL_6 == 0)  ==>  (II <= CR0_0)
(EFL_6 == 0)  ==>  (II <= D_CR0_0)
(EFL_6 == 0)  ==>  (II <= D_EFL_4)
(EFL_6 == 0)  ==>  (II <= EFL_11)
(EFL_6 == 0)  ==>  (II <= EFL_4)
(EFL_6 == 0)  ==>  (II <= EFL_9)
(EFL_6 == 0)  ==>  (II <= SMM)
(EFL_6 == 0)  ==>  (II <= orig(CR0_0))
(EFL_6 == 0)  ==>  (II <= orig(EFL_11))
(EFL_6 == 0)  ==>  (II <= orig(EFL_2))
(EFL_6 == 0)  ==>  (II <= orig(EFL_4))
(EFL_6 == 0)  ==>  (II <= orig(EFL_6))
(EFL_6 == 0)  ==>  (II <= orig(EFL_9))
(EFL_6 == 0)  ==>  (II == 0)
(EFL_6 == 0)  ==>  (II == EFL_6)
(EFL_6 == 0)  ==>  (II == HLT)
(EFL_6 == 0)  ==>  (II == orig(II))
(EFL_6 == 0)  ==>  (SMM < orig(D_SMM))
(EFL_6 == 0)  ==>  (SMM >= EFL_6)
(EFL_6 == 0)  ==>  (SMM >= orig(II))
(EFL_6 == 0)  ==>  (orig(CR0) one of { 16, 17 })
(EFL_6 == 0)  ==>  (orig(CR0_0) <= orig(D_SMM))
(EFL_6 == 0)  ==>  (orig(D_SMM) one of { 1, 2 })
(EFL_6 == 0)  ==>  (orig(GDT) != orig(IDT))
(EFL_6 == 0)  ==>  (orig(GDT) one of { "0000000000000000", "0000910800000027", "000f5e8000000037" })
(EFL_6 == 0)  ==>  (orig(IDT) one of { "00000000000003ff", "000f5ebe00000000" })
(EFL_6 == 0)  ==>  (orig(II) < orig(D_SMM))
(EFL_6 == 0)  ==>  (orig(II) <= orig(CR0_0))
(EFL_6 == 0)  ==>  (orig(II) <= orig(EFL_11))
(EFL_6 == 0)  ==>  (orig(II) <= orig(EFL_4))
(EFL_6 == 0)  ==>  (orig(II) <= orig(EFL_9))
(EFL_6 == 0)  ==>  (orig(II) == 0)
(EFL_6 == 1)  <==>  (A20 == EFL_6)
(EFL_6 == 1)  <==>  (EFL_4 < EFL_6)
(EFL_6 == 1)  <==>  (EFL_6 > EFL_11)
(EFL_6 == 1)  <==>  (EFL_6 >= orig(D_SMM))
(EFL_6 == 1)  <==>  (HLT < EFL_6)
(EFL_6 == 1)  ==>  (A20 <= D_EFL_2)
(EFL_6 == 1)  ==>  (A20 <= D_EFL_6)
(EFL_6 == 1)  ==>  (A20 == EFL_2)
(EFL_6 == 1)  ==>  (A20 > EFL_11)
(EFL_6 == 1)  ==>  (A20 > EFL_4)
(EFL_6 == 1)  ==>  (A20 >= D_CR0_0)
(EFL_6 == 1)  ==>  (A20 >= D_EFL_11)
(EFL_6 == 1)  ==>  (A20 >= D_EFL_4)
(EFL_6 == 1)  ==>  (A20 >= orig(D_SMM))
(EFL_6 == 1)  ==>  (ADDR >= -1)
(EFL_6 == 1)  ==>  (CR0 <= orig(CR0))
(EFL_6 == 1)  ==>  (CR0 one of { 16, 17, 1610612752 })
(EFL_6 == 1)  ==>  (CR0_0 <= D_EFL_2)
(EFL_6 == 1)  ==>  (CR0_0 <= D_EFL_6)
(EFL_6 == 1)  ==>  (CR0_0 <= orig(CR0_0))
(EFL_6 == 1)  ==>  (CR0_0 >= orig(EFL_11))
(EFL_6 == 1)  ==>  (D_CR0_0 >= orig(EFL_6))
(EFL_6 == 1)  ==>  (D_CR0_0 one of { 0, 1 })
(EFL_6 == 1)  ==>  (D_EFL_11 != orig(EFL_11))
(EFL_6 == 1)  ==>  (D_EFL_11 one of { 0, 1 })
(EFL_6 == 1)  ==>  (D_EFL_2 <= D_EFL_6)
(EFL_6 == 1)  ==>  (D_EFL_2 >= D_CR0_0)
(EFL_6 == 1)  ==>  (D_EFL_2 >= D_EFL_11)
(EFL_6 == 1)  ==>  (D_EFL_2 >= D_EFL_4)
(EFL_6 == 1)  ==>  (D_EFL_2 >= orig(CR0_0))
(EFL_6 == 1)  ==>  (D_EFL_2 >= orig(D_SMM))
(EFL_6 == 1)  ==>  (D_EFL_2 >= orig(EFL_11))
(EFL_6 == 1)  ==>  (D_EFL_2 >= orig(EFL_2))
(EFL_6 == 1)  ==>  (D_EFL_2 >= orig(EFL_4))
(EFL_6 == 1)  ==>  (D_EFL_2 >= orig(EFL_6))
(EFL_6 == 1)  ==>  (D_EFL_2 >= orig(EFL_9))
(EFL_6 == 1)  ==>  (D_EFL_2 one of { 1, 2 })
(EFL_6 == 1)  ==>  (D_EFL_4 != orig(EFL_4))
(EFL_6 == 1)  ==>  (D_EFL_4 <= D_EFL_6)
(EFL_6 == 1)  ==>  (D_EFL_4 >= orig(EFL_11))
(EFL_6 == 1)  ==>  (D_EFL_4 one of { 0, 1 })
(EFL_6 == 1)  ==>  (D_EFL_6 > orig(EFL_11))
(EFL_6 == 1)  ==>  (D_EFL_6 > orig(EFL_4))
(EFL_6 == 1)  ==>  (D_EFL_6 >= D_CR0_0)
(EFL_6 == 1)  ==>  (D_EFL_6 >= D_EFL_11)
(EFL_6 == 1)  ==>  (D_EFL_6 >= orig(CR0_0))
(EFL_6 == 1)  ==>  (D_EFL_6 >= orig(D_SMM))
(EFL_6 == 1)  ==>  (D_EFL_6 >= orig(EFL_2))
(EFL_6 == 1)  ==>  (D_EFL_6 >= orig(EFL_6))
(EFL_6 == 1)  ==>  (D_EFL_6 >= orig(EFL_9))
(EFL_6 == 1)  ==>  (D_EFL_6 one of { 1, 2 })
(EFL_6 == 1)  ==>  (D_EFL_9 >= orig(EFL_4))
(EFL_6 == 1)  ==>  (EFL one of { 70, 71, 582 })
(EFL_6 == 1)  ==>  (EFL_11 < D_EFL_2)
(EFL_6 == 1)  ==>  (EFL_11 < D_EFL_6)
(EFL_6 == 1)  ==>  (EFL_11 <= CR0_0)
(EFL_6 == 1)  ==>  (EFL_11 <= D_EFL_4)
(EFL_6 == 1)  ==>  (EFL_11 <= orig(CR0_0))
(EFL_6 == 1)  ==>  (EFL_11 <= orig(EFL_11))
(EFL_6 == 1)  ==>  (EFL_11 <= orig(EFL_2))
(EFL_6 == 1)  ==>  (EFL_11 <= orig(EFL_4))
(EFL_6 == 1)  ==>  (EFL_11 <= orig(EFL_6))
(EFL_6 == 1)  ==>  (EFL_11 <= orig(EFL_9))
(EFL_6 == 1)  ==>  (EFL_11 <= orig(II))
(EFL_6 == 1)  ==>  (EFL_11 == 0)
(EFL_6 == 1)  ==>  (EFL_2 <= D_EFL_6)
(EFL_6 == 1)  ==>  (EFL_2 == 1)
(EFL_6 == 1)  ==>  (EFL_2 > EFL_11)
(EFL_6 == 1)  ==>  (EFL_2 > EFL_4)
(EFL_6 == 1)  ==>  (EFL_2 >= CR0_0)
(EFL_6 == 1)  ==>  (EFL_2 >= D_CR0_0)
(EFL_6 == 1)  ==>  (EFL_2 >= D_EFL_11)
(EFL_6 == 1)  ==>  (EFL_2 >= D_EFL_4)
(EFL_6 == 1)  ==>  (EFL_2 >= EFL_9)
(EFL_6 == 1)  ==>  (EFL_2 >= orig(CR0_0))
(EFL_6 == 1)  ==>  (EFL_2 >= orig(D_SMM))
(EFL_6 == 1)  ==>  (EFL_2 >= orig(EFL_11))
(EFL_6 == 1)  ==>  (EFL_2 >= orig(EFL_2))
(EFL_6 == 1)  ==>  (EFL_2 >= orig(EFL_4))
(EFL_6 == 1)  ==>  (EFL_2 >= orig(EFL_6))
(EFL_6 == 1)  ==>  (EFL_2 >= orig(EFL_9))
(EFL_6 == 1)  ==>  (EFL_4 < D_EFL_2)
(EFL_6 == 1)  ==>  (EFL_4 < D_EFL_6)
(EFL_6 == 1)  ==>  (EFL_4 <= CR0_0)
(EFL_6 == 1)  ==>  (EFL_4 <= D_EFL_11)
(EFL_6 == 1)  ==>  (EFL_4 <= EFL_9)
(EFL_6 == 1)  ==>  (EFL_4 <= orig(CR0_0))
(EFL_6 == 1)  ==>  (EFL_4 <= orig(EFL_11))
(EFL_6 == 1)  ==>  (EFL_4 <= orig(EFL_2))
(EFL_6 == 1)  ==>  (EFL_4 <= orig(EFL_4))
(EFL_6 == 1)  ==>  (EFL_4 <= orig(EFL_6))
(EFL_6 == 1)  ==>  (EFL_4 <= orig(EFL_9))
(EFL_6 == 1)  ==>  (EFL_4 <= orig(II))
(EFL_6 == 1)  ==>  (EFL_4 == 0)
(EFL_6 == 1)  ==>  (EFL_6 >= CR0_0)
(EFL_6 == 1)  ==>  (EFL_6 >= D_CR0_0)
(EFL_6 == 1)  ==>  (EFL_6 >= D_EFL_11)
(EFL_6 == 1)  ==>  (EFL_6 >= D_EFL_4)
(EFL_6 == 1)  ==>  (EFL_6 >= EFL_9)
(EFL_6 == 1)  ==>  (EFL_6 >= orig(CR0_0))
(EFL_6 == 1)  ==>  (EFL_6 >= orig(EFL_11))
(EFL_6 == 1)  ==>  (EFL_6 >= orig(EFL_2))
(EFL_6 == 1)  ==>  (EFL_6 >= orig(EFL_4))
(EFL_6 == 1)  ==>  (EFL_6 >= orig(EFL_6))
(EFL_6 == 1)  ==>  (EFL_6 >= orig(EFL_9))
(EFL_6 == 1)  ==>  (EFL_9 <= D_EFL_2)
(EFL_6 == 1)  ==>  (EFL_9 <= D_EFL_6)
(EFL_6 == 1)  ==>  (EFL_9 >= EFL_11)
(EFL_6 == 1)  ==>  (ES >= orig(FS))
(EFL_6 == 1)  ==>  (FS <= GS)
(EFL_6 == 1)  ==>  (FS <= orig(FS))
(EFL_6 == 1)  ==>  (GDT <= orig(GDT))
(EFL_6 == 1)  ==>  (HLT < D_EFL_2)
(EFL_6 == 1)  ==>  (HLT < D_EFL_6)
(EFL_6 == 1)  ==>  (HLT < EFL_2)
(EFL_6 == 1)  ==>  (HLT == EFL_11)
(EFL_6 == 1)  ==>  (HLT == EFL_4)
(EFL_6 == 1)  ==>  (IDT <= orig(IDT))
(EFL_6 == 1)  ==>  (IDT one of { "00000000000003ff", "000000000000ffff", "000f5ebe00000000" })
(EFL_6 == 1)  ==>  (II >= EFL_11)
(EFL_6 == 1)  ==>  (II >= EFL_4)
(EFL_6 == 1)  ==>  (II one of { 0, 1 })
(EFL_6 == 1)  ==>  (SMM <= CR0_0)
(EFL_6 == 1)  ==>  (SMM <= EFL_2)
(EFL_6 == 1)  ==>  (SMM <= EFL_6)
(EFL_6 == 1)  ==>  (SMM <= orig(CR0_0))
(EFL_6 == 1)  ==>  (SMM >= EFL_11)
(EFL_6 == 1)  ==>  (SMM >= EFL_4)
(EFL_6 == 1)  ==>  (SS <= orig(DS))
(EFL_6 == 1)  ==>  (SS <= orig(SS))
(EFL_6 == 1)  ==>  (orig(CR0) one of { 16, 17, 1610612752 })
(EFL_6 == 1)  ==>  (orig(D_SMM) one of { 0, 1 })
(EFL_6 == 1)  ==>  (orig(EFL_11) <= orig(CR0_0))
(EFL_6 == 1)  ==>  (orig(EFL_2) >= orig(EFL_11))
(EFL_6 == 1)  ==>  (orig(IDT) one of { "00000000000003ff", "000000000000ffff", "000f5ebe00000000" })
(EFL_6 == 1)  ==>  (orig(II) one of { 0, 1 })
ADDR != 0
ADDR >= -1
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II one of { 0, 1 }
A20 == 1
SMM one of { 0, 1 }
HLT == 0
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
IDT one of { "00000000000003ff", "000000000000ffff", "000f5ebe00000000" }
CR0 one of { 16, 17, 1610612752 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
EFL_11 one of { 0, 1 }
CR0_0 one of { 0, 1 }
D_EFL_2 one of { 0, 1, 2 }
D_EFL_4 one of { 0, 1, 2 }
D_EFL_6 one of { 0, 1, 2 }
D_EFL_9 one of { 0, 1, 2 }
D_EFL_11 one of { 0, 1, 2 }
D_CR0_0 one of { 0, 1, 2 }
ADDR != EIP
ADDR != orig(ADDR)
ADDR != orig(EIP)
II <= A20
II >= HLT
II <= EFL_2
II <= EFL_6
II <= D_EFL_2
II <= D_EFL_6
II <= D_EFL_9
II <= D_EFL_11
II <= orig(D_SMM)
A20 >= SMM
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= EFL_11
A20 >= CR0_0
A20 >= orig(II)
A20 >= orig(EFL_2)
A20 >= orig(EFL_4)
A20 >= orig(EFL_6)
A20 >= orig(EFL_9)
A20 >= orig(EFL_11)
A20 >= orig(CR0_0)
SMM >= HLT
SMM <= D_EFL_2
SMM <= D_EFL_4
SMM <= D_EFL_6
SMM <= D_EFL_9
SMM <= D_EFL_11
SMM <= D_CR0_0
SMM <= orig(D_SMM)
HLT <= EFL_2
HLT <= EFL_4
HLT <= EFL_6
HLT <= EFL_9
HLT <= EFL_11
HLT <= CR0_0
HLT <= D_EFL_2
HLT <= D_EFL_4
HLT <= D_EFL_6
HLT <= D_EFL_9
HLT <= D_EFL_11
HLT <= D_CR0_0
HLT <= orig(II)
HLT <= orig(EFL_2)
HLT <= orig(EFL_4)
HLT <= orig(EFL_6)
HLT <= orig(EFL_9)
HLT <= orig(EFL_11)
HLT <= orig(CR0_0)
HLT <= orig(D_SMM)
ES != CS
ES >= FS
ES > LDT
ES > TR
ES != orig(CS)
CS != SS
CS != DS
CS != FS
CS != GS
CS > LDT
CS > TR
CS != orig(ES)
CS != orig(SS)
CS != orig(DS)
CS != orig(FS)
CS != orig(GS)
SS <= DS
SS >= FS
SS > LDT
SS > TR
SS != orig(CS)
DS >= FS
DS > LDT
DS > TR
DS != orig(CS)
FS > LDT
FS > TR
FS <= orig(ES)
FS != orig(CS)
FS <= orig(SS)
FS <= orig(DS)
GS > LDT
GS > TR
GS != orig(CS)
LDT < TR
LDT < orig(ES)
LDT < orig(CS)
LDT < orig(SS)
LDT < orig(DS)
LDT < orig(FS)
LDT < orig(GS)
TR < orig(ES)
TR < orig(CS)
TR < orig(SS)
TR < orig(DS)
TR < orig(FS)
TR < orig(GS)
EFL_2 >= EFL_6
EFL_2 <= D_EFL_2
EFL_2 >= orig(II)
EFL_4 <= D_EFL_4
EFL_4 <= D_EFL_9
EFL_4 <= D_CR0_0
EFL_4 <= orig(D_SMM)
EFL_6 <= D_EFL_2
EFL_6 <= D_EFL_6
EFL_6 >= orig(II)
EFL_9 <= D_EFL_9
EFL_9 <= D_EFL_11
EFL_9 <= orig(D_SMM)
EFL_11 <= D_EFL_2
EFL_11 <= D_EFL_9
EFL_11 <= D_EFL_11
EFL_11 <= D_CR0_0
EFL_11 <= orig(D_SMM)
CR0_0 <= D_EFL_9
CR0_0 <= D_CR0_0
D_EFL_2 >= orig(II)
D_EFL_4 >= orig(II)
D_EFL_4 >= orig(EFL_6)
D_EFL_6 >= orig(II)
D_EFL_6 >= orig(EFL_4)
D_EFL_6 >= orig(EFL_11)
D_EFL_9 >= orig(EFL_11)
D_EFL_9 >= orig(CR0_0)
D_EFL_11 >= orig(II)
D_EFL_11 >= orig(EFL_4)
D_EFL_11 >= orig(EFL_6)
D_EFL_11 >= orig(EFL_9)
D_CR0_0 >= orig(II)
D_CR0_0 >= orig(EFL_9)
D_CR0_0 >= orig(EFL_11)
===========================================================================
..jmp_far():::EXIT;condition="EFL_6==0"
II == HLT
II == EFL_6
II == EFL_8
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(HLT)
II == orig(EFL_8)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
II == 0
GDT one of { "0000000000000000", "0000910800000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
D_EFL_6 one of { 0, 1 }
II <= SMM
II <= EFL_4
II <= EFL_9
II <= EFL_11
II <= CR0_0
II <= D_EFL_4
II <= D_CR0_0
II <= orig(EFL_2)
II <= orig(EFL_4)
II <= orig(EFL_6)
II <= orig(EFL_9)
II <= orig(EFL_11)
II <= orig(CR0_0)
II < orig(D_SMM)
A20 >= D_EFL_6
A20 <= orig(D_SMM)
SMM < orig(D_SMM)
GDT != IDT
GDT != orig(IDT)
IDT != orig(GDT)
EFL_2 <= D_EFL_9
EFL_2 <= orig(D_SMM)
CR0_0 <= orig(D_SMM)
D_EFL_6 != orig(EFL_6)
D_EFL_6 <= orig(D_SMM)
D_EFL_9 >= orig(EFL_6)
D_CR0_0 >= orig(EFL_4)
===========================================================================
..jmp_far():::EXIT;condition="not(EFL_6==0)"
A20 == EFL_2
A20 == EFL_6
HLT == EFL_4
HLT == EFL_11
EFL one of { 70, 71, 582 }
D_EFL_2 one of { 1, 2 }
D_EFL_4 one of { 0, 1 }
D_EFL_6 one of { 1, 2 }
D_EFL_11 one of { 0, 1 }
D_CR0_0 one of { 0, 1 }
A20 <= D_EFL_2
A20 >= D_EFL_4
A20 <= D_EFL_6
A20 >= D_EFL_11
A20 >= D_CR0_0
A20 >= orig(D_SMM)
SMM <= CR0_0
SMM <= orig(CR0_0)
HLT < D_EFL_2
HLT < D_EFL_6
ES >= orig(FS)
SS <= orig(SS)
SS <= orig(DS)
FS <= GS
FS <= orig(FS)
GDT <= orig(GDT)
IDT <= orig(IDT)
CR0 <= orig(CR0)
EFL_9 <= D_EFL_2
EFL_9 <= D_EFL_6
CR0_0 <= D_EFL_2
CR0_0 <= D_EFL_6
CR0_0 >= orig(EFL_11)
CR0_0 <= orig(CR0_0)
D_EFL_2 >= D_EFL_4
D_EFL_2 <= D_EFL_6
D_EFL_2 >= D_EFL_11
D_EFL_2 >= D_CR0_0
D_EFL_2 >= orig(EFL_2)
D_EFL_2 >= orig(EFL_4)
D_EFL_2 >= orig(EFL_6)
D_EFL_2 >= orig(EFL_9)
D_EFL_2 >= orig(EFL_11)
D_EFL_2 >= orig(CR0_0)
D_EFL_2 >= orig(D_SMM)
D_EFL_4 <= D_EFL_6
D_EFL_4 != orig(EFL_4)
D_EFL_4 >= orig(EFL_11)
D_EFL_6 >= D_EFL_11
D_EFL_6 >= D_CR0_0
D_EFL_6 >= orig(EFL_2)
D_EFL_6 > orig(EFL_4)
D_EFL_6 >= orig(EFL_6)
D_EFL_6 >= orig(EFL_9)
D_EFL_6 > orig(EFL_11)
D_EFL_6 >= orig(CR0_0)
D_EFL_6 >= orig(D_SMM)
D_EFL_9 >= orig(EFL_4)
D_EFL_11 != orig(EFL_11)
D_CR0_0 >= orig(EFL_6)
===========================================================================
..jmp_far():::EXIT;condition="D_EFL_6==0"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_6
II == EFL_8
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == D_EFL_6
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_4)
II == orig(EFL_8)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_13
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(EFL_2)
A20 == orig(EFL_6)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
LDT == orig(LDT)
TR == orig(TR)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == D_EFL_2
EFL_9 == orig(EFL_9)
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_9 one of { 0, 1 }
EFL_11 one of { 0, 1 }
CR0_0 one of { 0, 1 }
D_EFL_4 one of { 1, 2 }
D_EFL_11 one of { 1, 2 }
D_CR0_0 one of { 0, 1, 2 }
ADDR != EIP
ADDR != orig(ADDR)
ADDR != orig(EIP)
EFL != orig(EFL)
II <= EFL_2
II <= EFL_4
II <= EFL_9
II <= EFL_11
II <= CR0_0
II < D_EFL_4
II < D_EFL_11
II <= D_CR0_0
II <= orig(CR0_0)
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_9
A20 >= EFL_11
A20 >= CR0_0
A20 <= D_EFL_4
A20 <= D_EFL_11
A20 >= orig(CR0_0)
ES != CS
ES >= FS
ES >= GS
ES > LDT
ES > TR
ES != orig(CS)
CS != SS
CS != DS
CS != FS
CS != GS
CS > LDT
CS > TR
CS != orig(ES)
CS != orig(SS)
CS != orig(FS)
SS <= DS
SS >= FS
SS >= GS
SS > LDT
SS > TR
SS != orig(CS)
DS >= FS
DS >= GS
DS > LDT
DS > TR
DS != orig(CS)
FS >= GS
FS > LDT
FS > TR
FS <= orig(ES)
FS != orig(CS)
FS <= orig(SS)
GS > LDT
GS > TR
GS <= orig(ES)
GS != orig(CS)
GS <= orig(SS)
LDT < TR
LDT < orig(ES)
LDT < orig(CS)
LDT < orig(SS)
LDT < orig(FS)
TR < orig(ES)
TR < orig(CS)
TR < orig(SS)
TR < orig(FS)
GDT != IDT
GDT >= orig(GDT)
GDT != orig(IDT)
IDT != orig(GDT)
EFL_2 >= EFL_9
EFL_2 >= EFL_11
EFL_2 <= D_EFL_4
EFL_2 <= D_EFL_11
EFL_4 < D_EFL_4
EFL_4 <= D_EFL_11
EFL_4 <= D_CR0_0
EFL_9 <= D_EFL_4
EFL_9 <= D_EFL_11
EFL_9 <= D_CR0_0
EFL_11 <= D_EFL_4
EFL_11 < D_EFL_11
EFL_11 <= D_CR0_0
CR0_0 <= D_EFL_4
CR0_0 <= D_EFL_11
CR0_0 <= D_CR0_0
D_EFL_4 >= orig(CR0_0)
D_EFL_11 >= orig(CR0_0)
===========================================================================
..jmp_far():::EXIT;condition="not(D_EFL_6==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_8
A20 == D_EFL_13
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
SMM == orig(SMM)
HLT == EFL_8
HLT == EFL_13
HLT == CR0_1
HLT == CR0_2
HLT == CR0_3
HLT == CR0_5
HLT == CR0_7
HLT == CR0_18
HLT == CR0_20
HLT == CR4_6
HLT == CR4_8
HLT == CR4_9
HLT == CR4_11
HLT == CR4_12
HLT == orig(HLT)
HLT == orig(EFL_8)
HLT == orig(EFL_13)
HLT == orig(CR0_1)
HLT == orig(CR0_2)
HLT == orig(CR0_3)
HLT == orig(CR0_5)
HLT == orig(CR0_7)
HLT == orig(CR0_18)
HLT == orig(CR0_20)
HLT == orig(CR4_6)
HLT == orig(CR4_8)
HLT == orig(CR4_9)
HLT == orig(CR4_11)
HLT == orig(CR4_12)
LDT == orig(LDT)
TR == orig(TR)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CC0 == orig(CC0)
EFER == orig(EFER)
ADDR != 0
ADDR >= -1
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II one of { 0, 1 }
A20 == 1
SMM one of { 0, 1 }
HLT == 0
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
IDT one of { "00000000000003ff", "000000000000ffff", "000f5ebe00000000" }
CR0 one of { 16, 17, 1610612752 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
EFL_11 one of { 0, 1 }
CR0_0 one of { 0, 1 }
D_EFL_2 one of { 0, 1, 2 }
D_EFL_4 one of { 0, 1, 2 }
D_EFL_6 one of { 1, 2 }
D_EFL_9 one of { 0, 1, 2 }
D_EFL_11 one of { 0, 1, 2 }
D_CR0_0 one of { 0, 1, 2 }
ADDR != EIP
ADDR != orig(ADDR)
ADDR != orig(EIP)
II <= A20
II >= HLT
II <= EFL_2
II <= EFL_6
II <= D_EFL_2
II <= D_EFL_6
II <= D_EFL_9
II <= D_EFL_11
II <= orig(D_SMM)
A20 >= SMM
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= EFL_11
A20 >= CR0_0
A20 <= D_EFL_6
A20 >= orig(II)
A20 >= orig(EFL_2)
A20 >= orig(EFL_4)
A20 >= orig(EFL_6)
A20 >= orig(EFL_9)
A20 >= orig(EFL_11)
A20 >= orig(CR0_0)
SMM >= HLT
SMM <= D_EFL_2
SMM <= D_EFL_4
SMM <= D_EFL_6
SMM <= D_EFL_9
SMM <= D_EFL_11
SMM <= D_CR0_0
SMM <= orig(D_SMM)
HLT <= EFL_2
HLT <= EFL_4
HLT <= EFL_6
HLT <= EFL_9
HLT <= EFL_11
HLT <= CR0_0
HLT <= D_EFL_2
HLT <= D_EFL_4
HLT < D_EFL_6
HLT <= D_EFL_9
HLT <= D_EFL_11
HLT <= D_CR0_0
HLT <= orig(II)
HLT <= orig(EFL_2)
HLT <= orig(EFL_4)
HLT <= orig(EFL_6)
HLT <= orig(EFL_9)
HLT <= orig(EFL_11)
HLT <= orig(CR0_0)
HLT <= orig(D_SMM)
ES != CS
ES >= FS
ES > LDT
ES > TR
ES != orig(CS)
ES >= orig(FS)
CS != SS
CS != DS
CS != FS
CS != GS
CS > LDT
CS > TR
CS != orig(ES)
CS != orig(SS)
CS != orig(DS)
CS != orig(FS)
CS != orig(GS)
SS <= DS
SS >= FS
SS > LDT
SS > TR
SS != orig(CS)
DS >= FS
DS > LDT
DS > TR
DS != orig(CS)
FS > LDT
FS > TR
FS <= orig(ES)
FS != orig(CS)
FS <= orig(SS)
FS <= orig(DS)
GS > LDT
GS > TR
GS != orig(CS)
LDT < TR
LDT < orig(ES)
LDT < orig(CS)
LDT < orig(SS)
LDT < orig(DS)
LDT < orig(FS)
LDT < orig(GS)
TR < orig(ES)
TR < orig(CS)
TR < orig(SS)
TR < orig(DS)
TR < orig(FS)
TR < orig(GS)
GDT <= orig(GDT)
IDT <= orig(IDT)
EFL_2 >= EFL_6
EFL_2 <= D_EFL_2
EFL_2 <= D_EFL_6
EFL_2 >= orig(II)
EFL_2 >= orig(EFL_6)
EFL_4 <= D_EFL_4
EFL_4 <= D_EFL_6
EFL_4 <= D_EFL_9
EFL_4 <= D_CR0_0
EFL_4 <= orig(D_SMM)
EFL_6 <= D_EFL_2
EFL_6 <= D_EFL_6
EFL_6 >= orig(II)
EFL_6 >= orig(EFL_6)
EFL_9 <= D_EFL_6
EFL_9 <= D_EFL_9
EFL_9 <= D_EFL_11
EFL_9 <= orig(D_SMM)
EFL_11 <= CR0_0
EFL_11 <= D_EFL_2
EFL_11 <= D_EFL_6
EFL_11 <= D_EFL_9
EFL_11 <= D_EFL_11
EFL_11 <= D_CR0_0
EFL_11 <= orig(CR0_0)
EFL_11 <= orig(D_SMM)
CR0_0 <= D_EFL_6
CR0_0 <= D_EFL_9
CR0_0 <= D_CR0_0
D_EFL_2 >= orig(II)
D_EFL_2 >= orig(EFL_6)
D_EFL_4 >= orig(II)
D_EFL_4 >= orig(EFL_6)
D_EFL_6 >= orig(II)
D_EFL_6 >= orig(EFL_2)
D_EFL_6 >= orig(EFL_4)
D_EFL_6 >= orig(EFL_6)
D_EFL_6 >= orig(EFL_9)
D_EFL_6 >= orig(EFL_11)
D_EFL_6 >= orig(CR0_0)
D_EFL_9 >= orig(EFL_11)
D_EFL_9 >= orig(CR0_0)
D_EFL_11 >= orig(II)
D_EFL_11 >= orig(EFL_4)
D_EFL_11 >= orig(EFL_6)
D_EFL_11 >= orig(EFL_9)
D_CR0_0 >= orig(II)
D_CR0_0 >= orig(EFL_6)
D_CR0_0 >= orig(EFL_9)
D_CR0_0 >= orig(EFL_11)
===========================================================================
..jmpl():::ENTER
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
HLT == EFL_8
HLT == EFL_9
HLT == EFL_11
HLT == EFL_13
HLT == CR0_1
HLT == CR0_2
HLT == CR0_3
HLT == CR0_5
HLT == CR0_7
HLT == CR0_18
HLT == CR0_20
HLT == CR4_6
HLT == CR4_8
HLT == CR4_9
HLT == CR4_11
HLT == CR4_12
ES == SS
ES == DS
FS == GS
EAX >= -1
ECX one of { -1, 16, 151823 }
EDX >= -1
CPL == 0
II one of { 0, 1 }
A20 == 1
SMM one of { 0, 1 }
HLT == 0
ES one of { "001000000000ffffffff00c09300", "001000000000ffffffff00cf9300", "003000000000ffffffff008f9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000910800000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
II <= A20
II >= SMM
II >= HLT
II <= EFL_2
II <= CR0_0
A20 >= SMM
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= CR0_0
SMM >= HLT
SMM <= EFL_2
SMM <= CR0_0
HLT <= EFL_2
HLT <= EFL_4
HLT <= EFL_6
HLT <= CR0_0
ES != CS
ES >= FS
ES > LDT
ES > TR
CS != FS
CS > LDT
CS > TR
FS > LDT
FS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_6
EFL_2 <= CR0_0
EFL_4 <= CR0_0
EFL_6 <= CR0_0
===========================================================================
..jmpl():::ENTER;condition="EFL_6==0"
A20 == CR0_0
ECX one of { -1, 151823 }
EDX one of { -1, 10, 37 }
ES == "001000000000ffffffff00cf9300"
CS one of { "000800000000ffffffff00cf9a00", "000800000000ffffffff00cf9b00" }
CR0 == 17
EBX >= ECX
ES > CS
===========================================================================
..jmpl():::ENTER;condition="not(EFL_6==0)"
II == SMM
II == HLT
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
ES == FS
ES == GS
EFL_2 == CR0_0
EAX one of { -1, 0, 1003204 }
EBX one of { 0, 366144, 1003204 }
ECX one of { -1, 16 }
EDX one of { -1, 72208, 134217728 }
II == 0
===========================================================================
..jmpl():::ENTER;condition="D_EFL_6==0"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_4
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == EFL_2
A20 == EFL_6
A20 == CR0_0
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
ES == SS
ES == DS
ES == FS
ES == GS
ADDR one of { 35136, 66889 }
EAX == -1
EBX one of { -1, 425704 }
ECX one of { -1, 151823 }
EDX one of { -1, 37 }
EIP one of { 66869, 123557 }
EFL == 70
CPL == 0
II == 0
A20 == 1
ES == "001000000000ffffffff00cf9300"
CS == "000800000000ffffffff00cf9a00"
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "0000910800000027"
IDT == "00000000000003ff"
CR0 == 17
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS one of { 1, 37 }
CCD == 0
CC0 == 0
EFER == 0
===========================================================================
..jmpl():::ENTER;condition="not(D_EFL_6==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
HLT == EFL_8
HLT == EFL_9
HLT == EFL_11
HLT == EFL_13
HLT == CR0_1
HLT == CR0_2
HLT == CR0_3
HLT == CR0_5
HLT == CR0_7
HLT == CR0_18
HLT == CR0_20
HLT == CR4_6
HLT == CR4_8
HLT == CR4_9
HLT == CR4_11
HLT == CR4_12
ES == SS
ES == DS
FS == GS
EAX >= -1
ECX one of { -1, 16 }
EDX >= -1
CPL == 0
II one of { 0, 1 }
A20 == 1
SMM one of { 0, 1 }
HLT == 0
ES one of { "001000000000ffffffff00c09300", "001000000000ffffffff00cf9300", "003000000000ffffffff008f9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000910800000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR > EIP
EAX % ECX == 0
EBX % ECX == 0
EBX != EDX
II <= A20
II >= SMM
II >= HLT
II <= EFL_2
II <= CR0_0
A20 >= SMM
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= CR0_0
SMM >= HLT
SMM <= EFL_2
SMM <= CR0_0
HLT <= EFL_2
HLT <= EFL_4
HLT <= EFL_6
HLT <= CR0_0
ES != CS
ES >= FS
ES > LDT
ES > TR
CS != FS
CS > LDT
CS > TR
FS > LDT
FS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_6
EFL_2 <= CR0_0
EFL_4 <= CR0_0
EFL_6 <= CR0_0
===========================================================================
..jmpl():::EXIT
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
SMM == orig(SMM)
HLT == EFL_8
HLT == EFL_9
HLT == EFL_11
HLT == EFL_13
HLT == CR0_1
HLT == CR0_2
HLT == CR0_3
HLT == CR0_5
HLT == CR0_7
HLT == CR0_18
HLT == CR0_20
HLT == CR4_6
HLT == CR4_8
HLT == CR4_9
HLT == CR4_11
HLT == CR4_12
HLT == orig(HLT)
HLT == orig(EFL_8)
HLT == orig(EFL_9)
HLT == orig(EFL_11)
HLT == orig(EFL_13)
HLT == orig(CR0_1)
HLT == orig(CR0_2)
HLT == orig(CR0_3)
HLT == orig(CR0_5)
HLT == orig(CR0_7)
HLT == orig(CR0_18)
HLT == orig(CR0_20)
HLT == orig(CR4_6)
HLT == orig(CR4_8)
HLT == orig(CR4_9)
HLT == orig(CR4_11)
HLT == orig(CR4_12)
ES == SS
ES == DS
ES == FS
CS == orig(CS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CC0 == orig(CC0)
EFER == orig(EFER)
CR0_0 == orig(CR0_0)
(CCD one of { 425780, 4294967291L })  <==>  (D_EFL_6 == 0)
(CCD one of { 425780, 4294967291L })  <==>  (II == D_EFL_6)
(CCD one of { 425780, 4294967291L })  ==>  (A20 == CR0_0)
(CCD one of { 425780, 4294967291L })  ==>  (A20 == orig(EFL_2))
(CCD one of { 425780, 4294967291L })  ==>  (A20 == orig(EFL_6))
(CCD one of { 425780, 4294967291L })  ==>  (ADDR one of { 66896, 123578 })
(CCD one of { 425780, 4294967291L })  ==>  (CCS one of { 32, 76 })
(CCD one of { 425780, 4294967291L })  ==>  (CR0 == 17)
(CCD one of { 425780, 4294967291L })  ==>  (CR0_0 == 1)
(CCD one of { 425780, 4294967291L })  ==>  (CS == "000800000000ffffffff00cf9a00")
(CCD one of { 425780, 4294967291L })  ==>  (D_EFL_2 == 0)
(CCD one of { 425780, 4294967291L })  ==>  (D_EFL_4 one of { 1, 2 })
(CCD one of { 425780, 4294967291L })  ==>  (EAX one of { -1, 0 })
(CCD one of { 425780, 4294967291L })  ==>  (EBX one of { -1, 129 })
(CCD one of { 425780, 4294967291L })  ==>  (ECX one of { 0, 151823 })
(CCD one of { 425780, 4294967291L })  ==>  (EDX one of { 0, 115 })
(CCD one of { 425780, 4294967291L })  ==>  (EFL one of { 18, 131 })
(CCD one of { 425780, 4294967291L })  ==>  (EFL_2 == 0)
(CCD one of { 425780, 4294967291L })  ==>  (EFL_4 one of { 0, 1 })
(CCD one of { 425780, 4294967291L })  ==>  (EFL_6 == 0)
(CCD one of { 425780, 4294967291L })  ==>  (EIP one of { 35112, 66886 })
(CCD one of { 425780, 4294967291L })  ==>  (ES == "001000000000ffffffff00cf9300")
(CCD one of { 425780, 4294967291L })  ==>  (ES == GS)
(CCD one of { 425780, 4294967291L })  ==>  (ES == orig(ES))
(CCD one of { 425780, 4294967291L })  ==>  (ES == orig(FS))
(CCD one of { 425780, 4294967291L })  ==>  (GDT == "0000910800000027")
(CCD one of { 425780, 4294967291L })  ==>  (GS == "001000000000ffffffff00cf9300")
(CCD one of { 425780, 4294967291L })  ==>  (IDT == "00000000000003ff")
(CCD one of { 425780, 4294967291L })  ==>  (IDT == orig(IDT))
(CCD one of { 425780, 4294967291L })  ==>  (II == 0)
(CCD one of { 425780, 4294967291L })  ==>  (II == D_EFL_2)
(CCD one of { 425780, 4294967291L })  ==>  (II == EFL_2)
(CCD one of { 425780, 4294967291L })  ==>  (II == EFL_6)
(CCD one of { 425780, 4294967291L })  ==>  (II == HLT)
(CCD one of { 425780, 4294967291L })  ==>  (II == SMM)
(CCD one of { 425780, 4294967291L })  ==>  (II == orig(EFL_4))
(CCD one of { 425780, 4294967291L })  ==>  (II == orig(II))
(CCD one of { 425780, 4294967291L })  ==>  (SMM == 0)
(CCD one of { 425780, 4294967291L })  ==>  (orig(ADDR) one of { 35136, 66889 })
(CCD one of { 425780, 4294967291L })  ==>  (orig(CCD) == 0)
(CCD one of { 425780, 4294967291L })  ==>  (orig(CCS) one of { 1, 37 })
(CCD one of { 425780, 4294967291L })  ==>  (orig(EAX) == -1)
(CCD one of { 425780, 4294967291L })  ==>  (orig(EBX) one of { -1, 425704 })
(CCD one of { 425780, 4294967291L })  ==>  (orig(ECX) one of { -1, 151823 })
(CCD one of { 425780, 4294967291L })  ==>  (orig(EDX) one of { -1, 37 })
(CCD one of { 425780, 4294967291L })  ==>  (orig(EFL) == 70)
(CCD one of { 425780, 4294967291L })  ==>  (orig(EFL_2) == 1)
(CCD one of { 425780, 4294967291L })  ==>  (orig(EFL_4) == 0)
(CCD one of { 425780, 4294967291L })  ==>  (orig(EFL_6) == 1)
(CCD one of { 425780, 4294967291L })  ==>  (orig(EIP) one of { 66869, 123557 })
(CCD one of { 425780, 4294967291L })  ==>  (orig(ES) == "001000000000ffffffff00cf9300")
(CCD one of { 425780, 4294967291L })  ==>  (orig(FS) == "001000000000ffffffff00cf9300")
(CCD one of { 425780, 4294967291L })  ==>  (orig(IDT) == "00000000000003ff")
(CCD one of { 425780, 4294967291L })  ==>  (orig(II) == 0)
(D_EFL_6 one of { 1, 2 })  <==>  (A20 <= D_EFL_6)
(D_EFL_6 one of { 1, 2 })  <==>  (CR0_0 <= D_EFL_6)
(D_EFL_6 one of { 1, 2 })  <==>  (D_EFL_2 >= orig(EFL_6))
(D_EFL_6 one of { 1, 2 })  <==>  (D_EFL_4 <= D_EFL_6)
(D_EFL_6 one of { 1, 2 })  <==>  (D_EFL_6 >= orig(EFL_2))
(D_EFL_6 one of { 1, 2 })  <==>  (D_EFL_6 >= orig(EFL_6))
(D_EFL_6 one of { 1, 2 })  <==>  (EFL_2 >= orig(EFL_6))
(D_EFL_6 one of { 1, 2 })  <==>  (EFL_4 < D_EFL_6)
(D_EFL_6 one of { 1, 2 })  <==>  (EFL_6 >= orig(EFL_6))
(D_EFL_6 one of { 1, 2 })  <==>  (HLT < D_EFL_6)
(D_EFL_6 one of { 1, 2 })  <==>  (II < D_EFL_6)
(D_EFL_6 one of { 1, 2 })  ==>  (A20 > EFL_4)
(D_EFL_6 one of { 1, 2 })  ==>  (A20 >= D_EFL_4)
(D_EFL_6 one of { 1, 2 })  ==>  (CCS <= orig(CCS))
(D_EFL_6 one of { 1, 2 })  ==>  (CR0 one of { 16, 17 })
(D_EFL_6 one of { 1, 2 })  ==>  (CR0_0 one of { 0, 1 })
(D_EFL_6 one of { 1, 2 })  ==>  (D_EFL_2 one of { 0, 1, 2 })
(D_EFL_6 one of { 1, 2 })  ==>  (D_EFL_4 one of { 0, 1 })
(D_EFL_6 one of { 1, 2 })  ==>  (EAX != ECX)
(D_EFL_6 one of { 1, 2 })  ==>  (EAX != EDX)
(D_EFL_6 one of { 1, 2 })  ==>  (EAX % orig(ECX) == 0)
(D_EFL_6 one of { 1, 2 })  ==>  (EAX >= 0)
(D_EFL_6 one of { 1, 2 })  ==>  (EBX % orig(ECX) == 0)
(D_EFL_6 one of { 1, 2 })  ==>  (ECX != EDX)
(D_EFL_6 one of { 1, 2 })  ==>  (ECX >= -1)
(D_EFL_6 one of { 1, 2 })  ==>  (EDX >= orig(ECX))
(D_EFL_6 one of { 1, 2 })  ==>  (EFL >= 2)
(D_EFL_6 one of { 1, 2 })  ==>  (EFL_2 >= EFL_4)
(D_EFL_6 one of { 1, 2 })  ==>  (EFL_2 one of { 0, 1 })
(D_EFL_6 one of { 1, 2 })  ==>  (EFL_4 <= D_EFL_2)
(D_EFL_6 one of { 1, 2 })  ==>  (EFL_4 <= EFL_6)
(D_EFL_6 one of { 1, 2 })  ==>  (EFL_4 <= orig(EFL_4))
(D_EFL_6 one of { 1, 2 })  ==>  (EFL_4 <= orig(II))
(D_EFL_6 one of { 1, 2 })  ==>  (EFL_4 == 0)
(D_EFL_6 one of { 1, 2 })  ==>  (EFL_6 one of { 0, 1 })
(D_EFL_6 one of { 1, 2 })  ==>  (EIP > orig(EIP))
(D_EFL_6 one of { 1, 2 })  ==>  (ES one of { "000000000000ffffffff008f9300", "001000000000ffffffff00c09300", "001000000000ffffffff00cf9300" })
(D_EFL_6 one of { 1, 2 })  ==>  (GDT one of { "0000910800000027", "000f5e8000000037" })
(D_EFL_6 one of { 1, 2 })  ==>  (HLT == EFL_4)
(D_EFL_6 one of { 1, 2 })  ==>  (IDT one of { "00000000000003ff", "000f5ebe00000000" })
(D_EFL_6 one of { 1, 2 })  ==>  (II >= EFL_4)
(D_EFL_6 one of { 1, 2 })  ==>  (II one of { 0, 1 })
(D_EFL_6 one of { 1, 2 })  ==>  (SMM >= EFL_4)
(D_EFL_6 one of { 1, 2 })  ==>  (SMM one of { 0, 1 })
(D_EFL_6 one of { 1, 2 })  ==>  (orig(ADDR) > orig(EIP))
(D_EFL_6 one of { 1, 2 })  ==>  (orig(EAX) % orig(ECX) == 0)
(D_EFL_6 one of { 1, 2 })  ==>  (orig(EBX) != orig(EDX))
(D_EFL_6 one of { 1, 2 })  ==>  (orig(EBX) % orig(ECX) == 0)
(D_EFL_6 one of { 1, 2 })  ==>  (orig(ECX) one of { -1, 16 })
(D_EFL_6 one of { 1, 2 })  ==>  (orig(EFL_2) one of { 0, 1 })
(D_EFL_6 one of { 1, 2 })  ==>  (orig(EFL_4) one of { 0, 1 })
(D_EFL_6 one of { 1, 2 })  ==>  (orig(EFL_6) one of { 0, 1 })
(D_EFL_6 one of { 1, 2 })  ==>  (orig(ES) one of { "001000000000ffffffff00c09300", "001000000000ffffffff00cf9300", "003000000000ffffffff008f9300" })
(D_EFL_6 one of { 1, 2 })  ==>  (orig(IDT) one of { "00000000000003ff", "000f5ebe00000000" })
(D_EFL_6 one of { 1, 2 })  ==>  (orig(II) one of { 0, 1 })
(EFL_6 == 0)  <==>  (A20 > EFL_6)
(EFL_6 == 0)  <==>  (EFL_2 == orig(II))
(EFL_6 == 0)  <==>  (EFL_4 >= EFL_6)
(EFL_6 == 0)  <==>  (EFL_6 < CR0_0)
(EFL_6 == 0)  <==>  (EFL_6 <= orig(II))
(EFL_6 == 0)  <==>  (SMM >= EFL_6)
(EFL_6 == 0)  ==>  (A20 == CR0_0)
(EFL_6 == 0)  ==>  (A20 >= D_EFL_2)
(EFL_6 == 0)  ==>  (A20 >= D_EFL_6)
(EFL_6 == 0)  ==>  (CR0 == 17)
(EFL_6 == 0)  ==>  (CR0_0 == 1)
(EFL_6 == 0)  ==>  (CR0_0 >= D_EFL_2)
(EFL_6 == 0)  ==>  (CR0_0 >= D_EFL_6)
(EFL_6 == 0)  ==>  (CS < orig(ES))
(EFL_6 == 0)  ==>  (CS one of { "000800000000ffffffff00cf9a00", "000800000000ffffffff00cf9b00" })
(EFL_6 == 0)  ==>  (D_EFL_2 one of { 0, 1 })
(EFL_6 == 0)  ==>  (D_EFL_4 one of { 0, 1, 2 })
(EFL_6 == 0)  ==>  (D_EFL_6 != orig(EFL_6))
(EFL_6 == 0)  ==>  (D_EFL_6 one of { 0, 1 })
(EFL_6 == 0)  ==>  (ECX % orig(ECX) == 0)
(EFL_6 == 0)  ==>  (ECX >= orig(ECX))
(EFL_6 == 0)  ==>  (ECX >= orig(EDX))
(EFL_6 == 0)  ==>  (EDX != orig(EDX))
(EFL_6 == 0)  ==>  (EFL >= 2)
(EFL_6 == 0)  ==>  (EFL_2 <= CR0_0)
(EFL_6 == 0)  ==>  (EFL_2 <= D_EFL_4)
(EFL_6 == 0)  ==>  (EFL_2 <= orig(EFL_2))
(EFL_6 == 0)  ==>  (EFL_2 one of { 0, 1 })
(EFL_6 == 0)  ==>  (EFL_4 one of { 0, 1 })
(EFL_6 == 0)  ==>  (EFL_6 <= D_EFL_4)
(EFL_6 == 0)  ==>  (EFL_6 <= orig(EFL_2))
(EFL_6 == 0)  ==>  (EFL_6 <= orig(EFL_4))
(EFL_6 == 0)  ==>  (EFL_6 <= orig(EFL_6))
(EFL_6 == 0)  ==>  (EIP < orig(ADDR))
(EFL_6 == 0)  ==>  (ES == "001000000000ffffffff00cf9300")
(EFL_6 == 0)  ==>  (ES == orig(ES))
(EFL_6 == 0)  ==>  (ES > CS)
(EFL_6 == 0)  ==>  (ES >= orig(FS))
(EFL_6 == 0)  ==>  (GS == orig(FS))
(EFL_6 == 0)  ==>  (HLT < CR0_0)
(EFL_6 == 0)  ==>  (IDT == orig(IDT))
(EFL_6 == 0)  ==>  (II < A20)
(EFL_6 == 0)  ==>  (II < CR0_0)
(EFL_6 == 0)  ==>  (II <= EFL_4)
(EFL_6 == 0)  ==>  (II <= SMM)
(EFL_6 == 0)  ==>  (II <= orig(EFL_2))
(EFL_6 == 0)  ==>  (II <= orig(EFL_4))
(EFL_6 == 0)  ==>  (II <= orig(EFL_6))
(EFL_6 == 0)  ==>  (II <= orig(II))
(EFL_6 == 0)  ==>  (II == 0)
(EFL_6 == 0)  ==>  (II == EFL_6)
(EFL_6 == 0)  ==>  (II == HLT)
(EFL_6 == 0)  ==>  (SMM one of { 0, 1 })
(EFL_6 == 0)  ==>  (orig(EBX) >= orig(ECX))
(EFL_6 == 0)  ==>  (orig(ECX) one of { -1, 151823 })
(EFL_6 == 0)  ==>  (orig(EDX) one of { -1, 10, 37 })
(EFL_6 == 0)  ==>  (orig(ES) == "001000000000ffffffff00cf9300")
(EFL_6 == 0)  ==>  (orig(II) one of { 0, 1 })
(EFL_6 == 1)  <==>  (A20 == EFL_6)
(EFL_6 == 1)  ==>  (A20 == EFL_2)
(EFL_6 == 1)  ==>  (CCD one of { 0, 16, 27904 })
(EFL_6 == 1)  ==>  (CCS one of { 1, 6, 8 })
(EFL_6 == 1)  ==>  (CR0 one of { 16, 17 })
(EFL_6 == 1)  ==>  (CR0_0 == orig(EFL_2))
(EFL_6 == 1)  ==>  (CR0_0 one of { 0, 1 })
(EFL_6 == 1)  ==>  (D_EFL_2 one of { 1, 2 })
(EFL_6 == 1)  ==>  (D_EFL_4 one of { 0, 1 })
(EFL_6 == 1)  ==>  (D_EFL_6 one of { 1, 2 })
(EFL_6 == 1)  ==>  (EBX == orig(EBX))
(EFL_6 == 1)  ==>  (EBX one of { 0, 366144, 1003204 })
(EFL_6 == 1)  ==>  (ECX one of { -1, 6, 207212 })
(EFL_6 == 1)  ==>  (EFL one of { 70, 71 })
(EFL_6 == 1)  ==>  (EFL_2 == 1)
(EFL_6 == 1)  ==>  (EFL_4 == 0)
(EFL_6 == 1)  ==>  (ES == GS)
(EFL_6 == 1)  ==>  (ES one of { "000000000000ffffffff008f9300", "001000000000ffffffff00c09300", "001000000000ffffffff00cf9300" })
(EFL_6 == 1)  ==>  (GS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00c09300", "001000000000ffffffff00cf9300" })
(EFL_6 == 1)  ==>  (II one of { 0, 1 })
(EFL_6 == 1)  ==>  (SMM == 0)
(EFL_6 == 1)  ==>  (SMM == EFL_4)
(EFL_6 == 1)  ==>  (SMM == HLT)
(EFL_6 == 1)  ==>  (SMM == orig(II))
(EFL_6 == 1)  ==>  (orig(EAX) one of { -1, 0, 1003204 })
(EFL_6 == 1)  ==>  (orig(EBX) one of { 0, 366144, 1003204 })
(EFL_6 == 1)  ==>  (orig(ECX) one of { -1, 16 })
(EFL_6 == 1)  ==>  (orig(EDX) one of { -1, 72208, 134217728 })
(EFL_6 == 1)  ==>  (orig(ES) == orig(FS))
(EFL_6 == 1)  ==>  (orig(ES) one of { "001000000000ffffffff00c09300", "001000000000ffffffff00cf9300", "003000000000ffffffff008f9300" })
(EFL_6 == 1)  ==>  (orig(FS) one of { "001000000000ffffffff00c09300", "001000000000ffffffff00cf9300", "003000000000ffffffff008f9300" })
(EFL_6 == 1)  ==>  (orig(II) == 0)
ECX >= -1
EFL >= 2
CPL == 0
II one of { 0, 1 }
A20 == 1
SMM one of { 0, 1 }
HLT == 0
ES one of { "000000000000ffffffff008f9300", "001000000000ffffffff00c09300", "001000000000ffffffff00cf9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000910800000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
CR0_0 one of { 0, 1 }
D_EFL_2 one of { 0, 1, 2 }
D_EFL_4 one of { 0, 1, 2 }
D_EFL_6 one of { 0, 1, 2 }
ADDR != EIP
ADDR != orig(ADDR)
ADDR != orig(EIP)
EAX != orig(ECX)
EBX != ECX
ECX != orig(EBX)
EIP <= orig(ADDR)
EIP != orig(EIP)
II <= A20
II >= HLT
II <= EFL_2
II <= EFL_6
II != CR0_0
II <= D_EFL_2
II <= D_EFL_4
II <= D_EFL_6
A20 >= SMM
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= CR0_0
A20 >= orig(II)
A20 >= orig(EFL_2)
A20 >= orig(EFL_4)
A20 >= orig(EFL_6)
SMM >= HLT
SMM <= EFL_2
SMM <= CR0_0
SMM <= D_EFL_2
SMM <= D_EFL_4
SMM <= D_EFL_6
SMM <= orig(II)
SMM <= orig(EFL_2)
HLT <= EFL_2
HLT <= EFL_4
HLT <= EFL_6
HLT <= CR0_0
HLT <= D_EFL_2
HLT <= D_EFL_4
HLT <= D_EFL_6
HLT <= orig(II)
HLT <= orig(EFL_2)
HLT <= orig(EFL_4)
HLT <= orig(EFL_6)
ES != CS
ES >= GS
ES > LDT
ES > TR
ES <= orig(ES)
CS != GS
CS > LDT
CS > TR
CS != orig(ES)
CS != orig(FS)
GS > LDT
GS > TR
GS <= orig(ES)
GS <= orig(FS)
LDT < TR
LDT < orig(ES)
LDT < orig(FS)
TR < orig(ES)
TR < orig(FS)
GDT != IDT
GDT != orig(IDT)
IDT <= orig(IDT)
EFL_2 >= EFL_6
EFL_2 <= D_EFL_2
EFL_2 <= D_EFL_6
EFL_2 >= orig(II)
EFL_4 <= CR0_0
EFL_4 <= D_EFL_4
EFL_4 <= orig(EFL_2)
EFL_4 <= orig(EFL_6)
EFL_6 <= D_EFL_2
EFL_6 <= D_EFL_6
CR0_0 >= orig(II)
CR0_0 >= orig(EFL_2)
CR0_0 >= orig(EFL_4)
CR0_0 >= orig(EFL_6)
D_EFL_2 <= D_EFL_6
D_EFL_2 >= orig(II)
D_EFL_4 >= orig(II)
D_EFL_4 != orig(EFL_4)
D_EFL_4 >= orig(EFL_6)
D_EFL_6 >= orig(II)
D_EFL_6 >= orig(EFL_4)
===========================================================================
..jmpl():::EXIT;condition="EFL_6==0"
II == HLT
II == EFL_6
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(HLT)
II == orig(EFL_8)
II == orig(EFL_9)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == CR0_0
A20 == orig(CR0_0)
ES == orig(ES)
ES == orig(SS)
ES == orig(DS)
GS == orig(FS)
GS == orig(GS)
IDT == orig(IDT)
EFL_2 == orig(II)
II == 0
ES == "001000000000ffffffff00cf9300"
CS one of { "000800000000ffffffff00cf9a00", "000800000000ffffffff00cf9b00" }
CR0 == 17
D_EFL_2 one of { 0, 1 }
D_EFL_6 one of { 0, 1 }
ECX % orig(ECX) == 0
ECX >= orig(ECX)
ECX >= orig(EDX)
EDX != orig(EDX)
EIP < orig(ADDR)
II <= SMM
II <= EFL_4
II <= orig(EFL_2)
II <= orig(EFL_4)
II <= orig(EFL_6)
A20 >= D_EFL_2
A20 >= D_EFL_6
ES > CS
EFL_2 <= D_EFL_4
EFL_2 <= orig(EFL_2)
D_EFL_6 != orig(EFL_6)
===========================================================================
..jmpl():::EXIT;condition="not(EFL_6==0)"
EBX == orig(EBX)
A20 == EFL_2
A20 == EFL_6
SMM == HLT
SMM == EFL_4
SMM == EFL_8
SMM == EFL_9
SMM == EFL_11
SMM == EFL_13
SMM == CR0_1
SMM == CR0_2
SMM == CR0_3
SMM == CR0_5
SMM == CR0_7
SMM == CR0_18
SMM == CR0_20
SMM == CR4_6
SMM == CR4_8
SMM == CR4_9
SMM == CR4_11
SMM == CR4_12
SMM == orig(II)
SMM == orig(HLT)
SMM == orig(EFL_8)
SMM == orig(EFL_9)
SMM == orig(EFL_11)
SMM == orig(EFL_13)
SMM == orig(CR0_1)
SMM == orig(CR0_2)
SMM == orig(CR0_3)
SMM == orig(CR0_5)
SMM == orig(CR0_7)
SMM == orig(CR0_18)
SMM == orig(CR0_20)
SMM == orig(CR4_6)
SMM == orig(CR4_8)
SMM == orig(CR4_9)
SMM == orig(CR4_11)
SMM == orig(CR4_12)
ES == GS
CR0_0 == orig(EFL_2)
EBX one of { 0, 366144, 1003204 }
ECX one of { -1, 6, 207212 }
EFL one of { 70, 71 }
SMM == 0
CCS one of { 1, 6, 8 }
CCD one of { 0, 16, 27904 }
D_EFL_2 one of { 1, 2 }
D_EFL_4 one of { 0, 1 }
D_EFL_6 one of { 1, 2 }
===========================================================================
..jmpl():::EXIT;condition="D_EFL_6==0"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_2
II == EFL_6
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == D_EFL_2
II == D_EFL_6
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_4)
II == orig(EFL_8)
II == orig(EFL_9)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == CR0_0
A20 == D_EFL_1
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(EFL_2)
A20 == orig(EFL_6)
A20 == orig(CR0_0)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == SS
ES == DS
ES == FS
ES == GS
ES == orig(ES)
ES == orig(SS)
ES == orig(DS)
ES == orig(FS)
ES == orig(GS)
CS == orig(CS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CC0 == orig(CC0)
EFER == orig(EFER)
ADDR one of { 66896, 123578 }
EAX one of { -1, 0 }
EBX one of { -1, 129 }
ECX one of { 0, 151823 }
EDX one of { 0, 115 }
EIP one of { 35112, 66886 }
EFL one of { 18, 131 }
CPL == 0
II == 0
A20 == 1
ES == "001000000000ffffffff00cf9300"
CS == "000800000000ffffffff00cf9a00"
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "0000910800000027"
IDT == "00000000000003ff"
CR0 == 17
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS one of { 32, 76 }
CCD one of { 425780, 4294967291L }
CC0 == 0
EFER == 0
EFL_4 one of { 0, 1 }
D_EFL_4 one of { 1, 2 }
===========================================================================
..jmpl():::EXIT;condition="not(D_EFL_6==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
SMM == orig(SMM)
HLT == EFL_4
HLT == EFL_8
HLT == EFL_9
HLT == EFL_11
HLT == EFL_13
HLT == CR0_1
HLT == CR0_2
HLT == CR0_3
HLT == CR0_5
HLT == CR0_7
HLT == CR0_18
HLT == CR0_20
HLT == CR4_6
HLT == CR4_8
HLT == CR4_9
HLT == CR4_11
HLT == CR4_12
HLT == orig(HLT)
HLT == orig(EFL_8)
HLT == orig(EFL_9)
HLT == orig(EFL_11)
HLT == orig(EFL_13)
HLT == orig(CR0_1)
HLT == orig(CR0_2)
HLT == orig(CR0_3)
HLT == orig(CR0_5)
HLT == orig(CR0_7)
HLT == orig(CR0_18)
HLT == orig(CR0_20)
HLT == orig(CR4_6)
HLT == orig(CR4_8)
HLT == orig(CR4_9)
HLT == orig(CR4_11)
HLT == orig(CR4_12)
ES == SS
ES == DS
ES == FS
CS == orig(CS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CC0 == orig(CC0)
EFER == orig(EFER)
CR0_0 == orig(CR0_0)
EAX >= 0
ECX >= -1
EFL >= 2
CPL == 0
II one of { 0, 1 }
A20 == 1
SMM one of { 0, 1 }
HLT == 0
ES one of { "000000000000ffffffff008f9300", "001000000000ffffffff00c09300", "001000000000ffffffff00cf9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000910800000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_6 one of { 0, 1 }
CR0_0 one of { 0, 1 }
D_EFL_2 one of { 0, 1, 2 }
D_EFL_4 one of { 0, 1 }
D_EFL_6 one of { 1, 2 }
ADDR != EIP
ADDR != orig(ADDR)
ADDR != orig(EIP)
EAX != ECX
EAX != EDX
EAX != orig(ECX)
EAX % orig(ECX) == 0
EBX != ECX
EBX % orig(ECX) == 0
ECX != EDX
ECX != orig(EBX)
EDX >= orig(ECX)
EIP <= orig(ADDR)
EIP > orig(EIP)
II <= A20
II >= HLT
II <= EFL_2
II <= EFL_6
II != CR0_0
II <= D_EFL_2
II <= D_EFL_4
II < D_EFL_6
A20 >= SMM
A20 >= EFL_2
A20 >= EFL_6
A20 >= CR0_0
A20 >= D_EFL_4
A20 <= D_EFL_6
A20 >= orig(II)
A20 >= orig(EFL_2)
A20 >= orig(EFL_4)
A20 >= orig(EFL_6)
SMM >= HLT
SMM <= EFL_2
SMM <= CR0_0
SMM <= D_EFL_2
SMM <= D_EFL_4
SMM <= D_EFL_6
SMM <= orig(II)
SMM <= orig(EFL_2)
HLT <= EFL_2
HLT <= EFL_6
HLT <= CR0_0
HLT <= D_EFL_2
HLT <= D_EFL_4
HLT < D_EFL_6
HLT <= orig(II)
HLT <= orig(EFL_2)
HLT <= orig(EFL_4)
HLT <= orig(EFL_6)
ES != CS
ES >= GS
ES > LDT
ES > TR
ES <= orig(ES)
CS != GS
CS > LDT
CS > TR
CS != orig(ES)
CS != orig(FS)
GS > LDT
GS > TR
GS <= orig(ES)
GS <= orig(FS)
LDT < TR
LDT < orig(ES)
LDT < orig(FS)
TR < orig(ES)
TR < orig(FS)
GDT != IDT
GDT != orig(IDT)
IDT <= orig(IDT)
CCS <= orig(CCS)
EFL_2 >= EFL_6
EFL_2 <= D_EFL_2
EFL_2 <= D_EFL_6
EFL_2 >= orig(II)
EFL_2 >= orig(EFL_6)
EFL_6 <= D_EFL_2
EFL_6 <= D_EFL_6
EFL_6 >= orig(EFL_6)
CR0_0 <= D_EFL_6
CR0_0 >= orig(II)
CR0_0 >= orig(EFL_2)
CR0_0 >= orig(EFL_4)
CR0_0 >= orig(EFL_6)
D_EFL_2 <= D_EFL_6
D_EFL_2 >= orig(II)
D_EFL_2 >= orig(EFL_6)
D_EFL_4 <= D_EFL_6
D_EFL_4 >= orig(II)
D_EFL_4 != orig(EFL_4)
D_EFL_4 >= orig(EFL_6)
D_EFL_6 >= orig(II)
D_EFL_6 >= orig(EFL_2)
D_EFL_6 >= orig(EFL_4)
D_EFL_6 >= orig(EFL_6)
===========================================================================
..jmpw():::ENTER
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_4
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_0
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == EFL_2
A20 == EFL_6
A20 == EFL_9
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SS == FS
SS == GS
ADDR == 32093
EAX == 0
EBX == 28672
ECX == 6553854
EDX == 128
EIP == 32089
EFL == 582
CPL == 0
II == 0
A20 == 1
ES == "0800000080000000ffff00009300"
CS == "0000000000000000ffff00009b00"
SS == "0000000000000000ffff00009300"
DS == "7000000700000000ffff00009300"
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "0000000000000000"
IDT == "00000000000003ff"
CR0 == 16
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS == 68
CCD == 64920
CC0 == 0
EFER == 0
===========================================================================
..jmpw():::ENTER;condition="not(EFL_6==0)"
===========================================================================
..jmpw():::ENTER;condition="not(D_EFL_6==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_4
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_0
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == EFL_2
A20 == EFL_6
A20 == EFL_9
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SS == FS
SS == GS
ADDR == 32093
EAX == 0
EBX == 28672
ECX == 6553854
EDX == 128
EIP == 32089
EFL == 582
CPL == 0
II == 0
A20 == 1
ES == "0800000080000000ffff00009300"
CS == "0000000000000000ffff00009b00"
SS == "0000000000000000ffff00009300"
DS == "7000000700000000ffff00009300"
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "0000000000000000"
IDT == "00000000000003ff"
CR0 == 16
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS == 68
CCD == 64920
CC0 == 0
EFER == 0
===========================================================================
..jmpw():::EXIT
EAX == orig(EAX)
EBX == orig(EBX)
EDX == orig(EDX)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_4
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_0
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_4)
II == orig(EFL_8)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_0)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == EFL_2
A20 == EFL_6
A20 == EFL_9
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(EFL_2)
A20 == orig(EFL_6)
A20 == orig(EFL_9)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == orig(ES)
CS == orig(CS)
SS == FS
SS == GS
SS == orig(SS)
SS == orig(FS)
SS == orig(GS)
DS == orig(DS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
ADDR == 32768
EAX == 0
EBX == 28672
ECX == 6553600
EDX == 128
EIP == 32091
EFL == 582
CPL == 0
II == 0
A20 == 1
ES == "0800000080000000ffff00009300"
CS == "0000000000000000ffff00009b00"
SS == "0000000000000000ffff00009300"
DS == "7000000700000000ffff00009300"
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "0000000000000000"
IDT == "00000000000003ff"
CR0 == 16
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS == 68
CCD == 64920
CC0 == 0
EFER == 0
===========================================================================
..jmpw():::EXIT;condition="not(EFL_6==0)"
===========================================================================
..jmpw():::EXIT;condition="not(D_EFL_6==0)"
EAX == orig(EAX)
EBX == orig(EBX)
EDX == orig(EDX)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_4
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_0
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_4)
II == orig(EFL_8)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_0)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == EFL_2
A20 == EFL_6
A20 == EFL_9
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(EFL_2)
A20 == orig(EFL_6)
A20 == orig(EFL_9)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == orig(ES)
CS == orig(CS)
SS == FS
SS == GS
SS == orig(SS)
SS == orig(FS)
SS == orig(GS)
DS == orig(DS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
ADDR == 32768
EAX == 0
EBX == 28672
ECX == 6553600
EDX == 128
EIP == 32091
EFL == 582
CPL == 0
II == 0
A20 == 1
ES == "0800000080000000ffff00009300"
CS == "0000000000000000ffff00009b00"
SS == "0000000000000000ffff00009300"
DS == "7000000700000000ffff00009300"
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "0000000000000000"
IDT == "00000000000003ff"
CR0 == 16
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS == 68
CCD == 64920
CC0 == 0
EFER == 0
===========================================================================
..jne():::ENTER
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == HLT
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
SMM one of { 0, 1 }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
IDT one of { "00000000000003ff", "000000000000ffff", "000f5ebe00000000" }
CR0 one of { 16, 17, 1610612752 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
II <= SMM
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= EFL_9
II <= CR0_0
A20 >= SMM
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= CR0_0
SMM <= EFL_2
SMM <= CR0_0
ES != CS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != DS
CS != FS
CS != GS
CS > LDT
CS > TR
SS <= DS
SS >= FS
SS > LDT
SS > TR
DS >= FS
DS > LDT
DS > TR
FS > LDT
FS > TR
GS > LDT
GS > TR
LDT < TR
EFL_2 >= EFL_6
===========================================================================
..jne():::ENTER;condition="EFL_6==0"
===========================================================================
..jne():::ENTER;condition="not(EFL_6==0)"
GDT one of { "0000000000000000", "0000910800000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
FS <= GS
GDT != IDT
===========================================================================
..jne():::ENTER;condition="D_EFL_6==0"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == HLT
II == EFL_4
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == EFL_2
A20 == EFL_6
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL one of { 70, 71, 582 }
CPL == 0
II == 0
A20 == 1
SMM one of { 0, 1 }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_9 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
II <= SMM
II <= EFL_9
II <= CR0_0
A20 >= SMM
A20 >= EFL_9
A20 >= CR0_0
SMM <= CR0_0
ES != CS
ES >= FS
ES >= GS
ES > LDT
ES > TR
CS != SS
CS != DS
CS != FS
CS != GS
CS > LDT
CS > TR
SS <= DS
SS >= FS
SS > LDT
SS > TR
DS >= FS
DS >= GS
DS > LDT
DS > TR
FS <= GS
FS > LDT
FS > TR
GS > LDT
GS > TR
LDT < TR
GDT != IDT
===========================================================================
..jne():::ENTER;condition="not(D_EFL_6==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == HLT
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
SMM one of { 0, 1 }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
IDT one of { "00000000000003ff", "000000000000ffff", "000f5ebe00000000" }
CR0 one of { 16, 17, 1610612752 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
II <= SMM
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= EFL_9
II <= CR0_0
A20 >= SMM
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= CR0_0
SMM <= EFL_2
SMM <= CR0_0
ES != CS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != DS
CS != FS
CS != GS
CS > LDT
CS > TR
SS <= DS
SS >= FS
SS > LDT
SS > TR
DS >= FS
DS > LDT
DS > TR
FS > LDT
FS > TR
GS > LDT
GS > TR
LDT < TR
EFL_2 >= EFL_6
===========================================================================
..jne():::EXIT
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == HLT
II == EFL_8
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(HLT)
II == orig(EFL_8)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_8
A20 == D_EFL_13
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CC0 == orig(CC0)
EFER == orig(EFER)
(D_EFL_6 == 0)  <==>  (A20 > D_EFL_6)
(D_EFL_6 == 0)  <==>  (D_EFL_6 < orig(EFL_2))
(D_EFL_6 == 0)  <==>  (D_EFL_6 < orig(EFL_6))
(D_EFL_6 == 0)  <==>  (EFL_6 < orig(EFL_6))
(D_EFL_6 == 0)  <==>  (II == D_EFL_6)
(D_EFL_6 == 0)  ==>  (A20 <= D_EFL_4)
(D_EFL_6 == 0)  ==>  (A20 == D_EFL_11)
(D_EFL_6 == 0)  ==>  (A20 == D_EFL_9)
(D_EFL_6 == 0)  ==>  (A20 == orig(EFL_2))
(D_EFL_6 == 0)  ==>  (A20 == orig(EFL_6))
(D_EFL_6 == 0)  ==>  (A20 > EFL_11)
(D_EFL_6 == 0)  ==>  (A20 > EFL_6)
(D_EFL_6 == 0)  ==>  (A20 > orig(EFL_4))
(D_EFL_6 == 0)  ==>  (A20 >= D_EFL_2)
(D_EFL_6 == 0)  ==>  (CR0 one of { 16, 17 })
(D_EFL_6 == 0)  ==>  (CR0_0 <= D_EFL_4)
(D_EFL_6 == 0)  ==>  (CR0_0 <= orig(EFL_2))
(D_EFL_6 == 0)  ==>  (CR0_0 <= orig(EFL_6))
(D_EFL_6 == 0)  ==>  (CR0_0 >= D_EFL_6)
(D_EFL_6 == 0)  ==>  (CR0_0 >= orig(EFL_4))
(D_EFL_6 == 0)  ==>  (DS >= GS)
(D_EFL_6 == 0)  ==>  (D_CR0_0 <= orig(EFL_2))
(D_EFL_6 == 0)  ==>  (D_CR0_0 <= orig(EFL_6))
(D_EFL_6 == 0)  ==>  (D_EFL_11 == 1)
(D_EFL_6 == 0)  ==>  (D_EFL_11 > orig(EFL_4))
(D_EFL_6 == 0)  ==>  (D_EFL_2 <= D_CR0_0)
(D_EFL_6 == 0)  ==>  (D_EFL_2 <= D_EFL_11)
(D_EFL_6 == 0)  ==>  (D_EFL_2 <= D_EFL_4)
(D_EFL_6 == 0)  ==>  (D_EFL_2 <= D_EFL_9)
(D_EFL_6 == 0)  ==>  (D_EFL_2 <= D_SMM)
(D_EFL_6 == 0)  ==>  (D_EFL_2 <= orig(EFL_2))
(D_EFL_6 == 0)  ==>  (D_EFL_2 <= orig(EFL_6))
(D_EFL_6 == 0)  ==>  (D_EFL_2 >= D_EFL_6)
(D_EFL_6 == 0)  ==>  (D_EFL_2 >= orig(EFL_4))
(D_EFL_6 == 0)  ==>  (D_EFL_2 >= orig(EFL_9))
(D_EFL_6 == 0)  ==>  (D_EFL_2 one of { 0, 1 })
(D_EFL_6 == 0)  ==>  (D_EFL_4 > D_EFL_6)
(D_EFL_6 == 0)  ==>  (D_EFL_4 > orig(EFL_4))
(D_EFL_6 == 0)  ==>  (D_EFL_4 > orig(EFL_9))
(D_EFL_6 == 0)  ==>  (D_EFL_4 >= D_CR0_0)
(D_EFL_6 == 0)  ==>  (D_EFL_4 >= D_EFL_11)
(D_EFL_6 == 0)  ==>  (D_EFL_4 >= D_EFL_9)
(D_EFL_6 == 0)  ==>  (D_EFL_4 >= D_SMM)
(D_EFL_6 == 0)  ==>  (D_EFL_4 >= orig(CR0_0))
(D_EFL_6 == 0)  ==>  (D_EFL_4 >= orig(EFL_2))
(D_EFL_6 == 0)  ==>  (D_EFL_4 >= orig(EFL_6))
(D_EFL_6 == 0)  ==>  (D_EFL_4 one of { 1, 2 })
(D_EFL_6 == 0)  ==>  (D_EFL_6 < D_EFL_11)
(D_EFL_6 == 0)  ==>  (D_EFL_6 < D_EFL_9)
(D_EFL_6 == 0)  ==>  (D_EFL_6 <= D_CR0_0)
(D_EFL_6 == 0)  ==>  (D_EFL_6 <= D_SMM)
(D_EFL_6 == 0)  ==>  (D_EFL_6 <= orig(CR0_0))
(D_EFL_6 == 0)  ==>  (D_EFL_6 <= orig(EFL_9))
(D_EFL_6 == 0)  ==>  (D_EFL_6 <= orig(SMM))
(D_EFL_6 == 0)  ==>  (D_EFL_9 == 1)
(D_EFL_6 == 0)  ==>  (D_EFL_9 > orig(EFL_4))
(D_EFL_6 == 0)  ==>  (D_SMM <= orig(EFL_2))
(D_EFL_6 == 0)  ==>  (D_SMM <= orig(EFL_6))
(D_EFL_6 == 0)  ==>  (D_SMM one of { 0, 1 })
(D_EFL_6 == 0)  ==>  (EFL != orig(EFL))
(D_EFL_6 == 0)  ==>  (EFL_11 < D_EFL_4)
(D_EFL_6 == 0)  ==>  (EFL_11 < D_EFL_9)
(D_EFL_6 == 0)  ==>  (EFL_11 < orig(EFL_2))
(D_EFL_6 == 0)  ==>  (EFL_11 < orig(EFL_6))
(D_EFL_6 == 0)  ==>  (EFL_11 <= orig(EFL_9))
(D_EFL_6 == 0)  ==>  (EFL_11 <= orig(SMM))
(D_EFL_6 == 0)  ==>  (EFL_11 == 0)
(D_EFL_6 == 0)  ==>  (EFL_2 <= D_CR0_0)
(D_EFL_6 == 0)  ==>  (EFL_2 <= D_EFL_4)
(D_EFL_6 == 0)  ==>  (EFL_2 <= orig(EFL_2))
(D_EFL_6 == 0)  ==>  (EFL_2 <= orig(EFL_6))
(D_EFL_6 == 0)  ==>  (EFL_2 == D_EFL_2)
(D_EFL_6 == 0)  ==>  (EFL_2 >= D_EFL_6)
(D_EFL_6 == 0)  ==>  (EFL_2 >= EFL_11)
(D_EFL_6 == 0)  ==>  (EFL_2 >= EFL_9)
(D_EFL_6 == 0)  ==>  (EFL_2 >= orig(EFL_4))
(D_EFL_6 == 0)  ==>  (EFL_2 >= orig(EFL_9))
(D_EFL_6 == 0)  ==>  (EFL_4 < D_EFL_4)
(D_EFL_6 == 0)  ==>  (EFL_4 <= orig(EFL_2))
(D_EFL_6 == 0)  ==>  (EFL_4 <= orig(EFL_6))
(D_EFL_6 == 0)  ==>  (EFL_4 >= D_EFL_6)
(D_EFL_6 == 0)  ==>  (EFL_4 >= EFL_6)
(D_EFL_6 == 0)  ==>  (EFL_4 >= EFL_9)
(D_EFL_6 == 0)  ==>  (EFL_4 >= orig(EFL_4))
(D_EFL_6 == 0)  ==>  (EFL_4 >= orig(EFL_9))
(D_EFL_6 == 0)  ==>  (EFL_6 < D_EFL_11)
(D_EFL_6 == 0)  ==>  (EFL_6 < D_EFL_4)
(D_EFL_6 == 0)  ==>  (EFL_6 < D_EFL_9)
(D_EFL_6 == 0)  ==>  (EFL_6 < orig(EFL_2))
(D_EFL_6 == 0)  ==>  (EFL_6 <= CR0_0)
(D_EFL_6 == 0)  ==>  (EFL_6 <= D_CR0_0)
(D_EFL_6 == 0)  ==>  (EFL_6 <= EFL_9)
(D_EFL_6 == 0)  ==>  (EFL_6 <= orig(CR0_0))
(D_EFL_6 == 0)  ==>  (EFL_6 <= orig(EFL_9))
(D_EFL_6 == 0)  ==>  (EFL_6 <= orig(SMM))
(D_EFL_6 == 0)  ==>  (EFL_6 == 0)
(D_EFL_6 == 0)  ==>  (EFL_9 < D_EFL_4)
(D_EFL_6 == 0)  ==>  (EFL_9 <= D_CR0_0)
(D_EFL_6 == 0)  ==>  (EFL_9 <= D_EFL_2)
(D_EFL_6 == 0)  ==>  (EFL_9 <= orig(EFL_2))
(D_EFL_6 == 0)  ==>  (EFL_9 <= orig(EFL_6))
(D_EFL_6 == 0)  ==>  (EFL_9 == orig(EFL_9))
(D_EFL_6 == 0)  ==>  (EFL_9 >= D_EFL_6)
(D_EFL_6 == 0)  ==>  (EFL_9 >= EFL_11)
(D_EFL_6 == 0)  ==>  (EFL_9 >= orig(EFL_4))
(D_EFL_6 == 0)  ==>  (ES >= GS)
(D_EFL_6 == 0)  ==>  (FS <= orig(GS))
(D_EFL_6 == 0)  ==>  (GDT != IDT)
(D_EFL_6 == 0)  ==>  (GDT one of { "0000000000000000", "0000910800000027", "000f5e8000000037" })
(D_EFL_6 == 0)  ==>  (GS <= orig(DS))
(D_EFL_6 == 0)  ==>  (GS <= orig(ES))
(D_EFL_6 == 0)  ==>  (GS <= orig(GS))
(D_EFL_6 == 0)  ==>  (IDT one of { "00000000000003ff", "000f5ebe00000000" })
(D_EFL_6 == 0)  ==>  (II < D_EFL_4)
(D_EFL_6 == 0)  ==>  (II < orig(EFL_2))
(D_EFL_6 == 0)  ==>  (II < orig(EFL_6))
(D_EFL_6 == 0)  ==>  (II == EFL_11)
(D_EFL_6 == 0)  ==>  (II == EFL_6)
(D_EFL_6 == 0)  ==>  (II == orig(EFL_4))
(D_EFL_6 == 0)  ==>  (SMM <= orig(EFL_6))
(D_EFL_6 == 0)  ==>  (SMM >= D_EFL_6)
(D_EFL_6 == 0)  ==>  (SMM >= EFL_11)
(D_EFL_6 == 0)  ==>  (SMM >= EFL_6)
(D_EFL_6 == 0)  ==>  (SMM >= orig(EFL_4))
(D_EFL_6 == 0)  ==>  (orig(CR0) one of { 16, 17 })
(D_EFL_6 == 0)  ==>  (orig(DS) >= orig(GS))
(D_EFL_6 == 0)  ==>  (orig(EFL) one of { 70, 71, 582 })
(D_EFL_6 == 0)  ==>  (orig(EFL_2) == 1)
(D_EFL_6 == 0)  ==>  (orig(EFL_2) > orig(EFL_4))
(D_EFL_6 == 0)  ==>  (orig(EFL_2) >= orig(CR0_0))
(D_EFL_6 == 0)  ==>  (orig(EFL_2) >= orig(EFL_9))
(D_EFL_6 == 0)  ==>  (orig(EFL_4) < orig(EFL_6))
(D_EFL_6 == 0)  ==>  (orig(EFL_4) <= orig(CR0_0))
(D_EFL_6 == 0)  ==>  (orig(EFL_4) <= orig(EFL_9))
(D_EFL_6 == 0)  ==>  (orig(EFL_4) == 0)
(D_EFL_6 == 0)  ==>  (orig(EFL_6) == 1)
(D_EFL_6 == 0)  ==>  (orig(EFL_6) >= orig(CR0_0))
(D_EFL_6 == 0)  ==>  (orig(EFL_6) >= orig(EFL_9))
(D_EFL_6 == 0)  ==>  (orig(ES) >= orig(GS))
(D_EFL_6 == 0)  ==>  (orig(FS) <= orig(GS))
(D_EFL_6 == 0)  ==>  (orig(SMM) <= orig(EFL_6))
(D_EFL_6 == 0)  ==>  (orig(SMM) >= orig(EFL_4))
(D_EFL_6 one of { 1, 2 })  <==>  (A20 <= D_EFL_6)
(D_EFL_6 one of { 1, 2 })  <==>  (D_EFL_6 >= orig(EFL_2))
(D_EFL_6 one of { 1, 2 })  <==>  (D_EFL_6 >= orig(EFL_6))
(D_EFL_6 one of { 1, 2 })  <==>  (EFL_6 >= orig(EFL_6))
(D_EFL_6 one of { 1, 2 })  <==>  (II < D_EFL_6)
(D_EFL_6 one of { 1, 2 })  ==>  (A20 == D_SMM)
(D_EFL_6 one of { 1, 2 })  ==>  (CR0 one of { 16, 17, 1610612752 })
(D_EFL_6 one of { 1, 2 })  ==>  (CR0_0 <= D_EFL_6)
(D_EFL_6 one of { 1, 2 })  ==>  (CR0_0 <= D_SMM)
(D_EFL_6 one of { 1, 2 })  ==>  (CS <= orig(CS))
(D_EFL_6 one of { 1, 2 })  ==>  (DS <= orig(DS))
(D_EFL_6 one of { 1, 2 })  ==>  (D_CR0_0 <= D_SMM)
(D_EFL_6 one of { 1, 2 })  ==>  (D_CR0_0 >= orig(EFL_6))
(D_EFL_6 one of { 1, 2 })  ==>  (D_EFL_11 one of { 1, 2 })
(D_EFL_6 one of { 1, 2 })  ==>  (D_EFL_2 >= orig(EFL_6))
(D_EFL_6 one of { 1, 2 })  ==>  (D_EFL_2 >= orig(SMM))
(D_EFL_6 one of { 1, 2 })  ==>  (D_EFL_2 one of { 0, 1, 2 })
(D_EFL_6 one of { 1, 2 })  ==>  (D_EFL_4 one of { 0, 1, 2 })
(D_EFL_6 one of { 1, 2 })  ==>  (D_EFL_6 >= D_CR0_0)
(D_EFL_6 one of { 1, 2 })  ==>  (D_EFL_6 >= D_SMM)
(D_EFL_6 one of { 1, 2 })  ==>  (D_EFL_6 >= orig(CR0_0))
(D_EFL_6 one of { 1, 2 })  ==>  (D_EFL_6 >= orig(EFL_9))
(D_EFL_6 one of { 1, 2 })  ==>  (D_EFL_6 >= orig(SMM))
(D_EFL_6 one of { 1, 2 })  ==>  (D_EFL_9 one of { 1, 2 })
(D_EFL_6 one of { 1, 2 })  ==>  (D_SMM == 1)
(D_EFL_6 one of { 1, 2 })  ==>  (D_SMM >= orig(CR0_0))
(D_EFL_6 one of { 1, 2 })  ==>  (D_SMM >= orig(EFL_2))
(D_EFL_6 one of { 1, 2 })  ==>  (D_SMM >= orig(EFL_6))
(D_EFL_6 one of { 1, 2 })  ==>  (D_SMM >= orig(SMM))
(D_EFL_6 one of { 1, 2 })  ==>  (EFL_11 one of { 0, 1 })
(D_EFL_6 one of { 1, 2 })  ==>  (EFL_2 <= D_EFL_6)
(D_EFL_6 one of { 1, 2 })  ==>  (EFL_2 >= orig(EFL_6))
(D_EFL_6 one of { 1, 2 })  ==>  (EFL_2 >= orig(SMM))
(D_EFL_6 one of { 1, 2 })  ==>  (EFL_4 <= D_EFL_6)
(D_EFL_6 one of { 1, 2 })  ==>  (EFL_6 one of { 0, 1 })
(D_EFL_6 one of { 1, 2 })  ==>  (EFL_9 <= D_EFL_6)
(D_EFL_6 one of { 1, 2 })  ==>  (IDT one of { "00000000000003ff", "000000000000ffff", "000f5ebe00000000" })
(D_EFL_6 one of { 1, 2 })  ==>  (II < D_SMM)
(D_EFL_6 one of { 1, 2 })  ==>  (SMM <= D_EFL_2)
(D_EFL_6 one of { 1, 2 })  ==>  (SMM <= D_EFL_6)
(D_EFL_6 one of { 1, 2 })  ==>  (SMM <= EFL_2)
(D_EFL_6 one of { 1, 2 })  ==>  (SMM == orig(SMM))
(D_EFL_6 one of { 1, 2 })  ==>  (orig(CR0) one of { 16, 17, 1610612752 })
(D_EFL_6 one of { 1, 2 })  ==>  (orig(EFL) >= 2)
(D_EFL_6 one of { 1, 2 })  ==>  (orig(EFL_2) one of { 0, 1 })
(D_EFL_6 one of { 1, 2 })  ==>  (orig(EFL_4) one of { 0, 1 })
(D_EFL_6 one of { 1, 2 })  ==>  (orig(EFL_6) one of { 0, 1 })
(EFL_6 == 0)  <==>  (A20 > EFL_6)
(EFL_6 == 0)  <==>  (EFL_6 < D_EFL_11)
(EFL_6 == 0)  <==>  (EFL_6 <= EFL_11)
(EFL_6 == 0)  <==>  (II == EFL_6)
(EFL_6 == 0)  ==>  (A20 >= D_EFL_6)
(EFL_6 == 0)  ==>  (CR0 one of { 16, 17, 1610612752 })
(EFL_6 == 0)  ==>  (D_EFL_11 one of { 1, 2 })
(EFL_6 == 0)  ==>  (D_EFL_2 % D_EFL_9 == 0)
(EFL_6 == 0)  ==>  (D_EFL_2 one of { 0, 1, 2 })
(EFL_6 == 0)  ==>  (D_EFL_4 >= orig(EFL_6))
(EFL_6 == 0)  ==>  (D_EFL_4 >= orig(EFL_9))
(EFL_6 == 0)  ==>  (D_EFL_6 != orig(EFL_6))
(EFL_6 == 0)  ==>  (D_EFL_6 <= D_CR0_0)
(EFL_6 == 0)  ==>  (D_EFL_6 <= D_EFL_11)
(EFL_6 == 0)  ==>  (D_EFL_6 <= D_EFL_9)
(EFL_6 == 0)  ==>  (D_EFL_6 <= D_SMM)
(EFL_6 == 0)  ==>  (D_EFL_6 one of { 0, 1 })
(EFL_6 == 0)  ==>  (D_SMM one of { 0, 1 })
(EFL_6 == 0)  ==>  (EFL >= 2)
(EFL_6 == 0)  ==>  (EFL_11 one of { 0, 1 })
(EFL_6 == 0)  ==>  (EFL_2 <= D_CR0_0)
(EFL_6 == 0)  ==>  (EFL_2 one of { 0, 1 })
(EFL_6 == 0)  ==>  (EFL_4 >= EFL_6)
(EFL_6 == 0)  ==>  (EFL_6 < D_EFL_9)
(EFL_6 == 0)  ==>  (EFL_6 <= CR0_0)
(EFL_6 == 0)  ==>  (EFL_6 <= D_CR0_0)
(EFL_6 == 0)  ==>  (EFL_6 <= D_EFL_4)
(EFL_6 == 0)  ==>  (EFL_6 <= EFL_9)
(EFL_6 == 0)  ==>  (EFL_6 <= orig(CR0_0))
(EFL_6 == 0)  ==>  (EFL_6 <= orig(EFL_2))
(EFL_6 == 0)  ==>  (EFL_6 <= orig(EFL_4))
(EFL_6 == 0)  ==>  (EFL_6 <= orig(EFL_6))
(EFL_6 == 0)  ==>  (EFL_6 <= orig(EFL_9))
(EFL_6 == 0)  ==>  (EFL_6 <= orig(SMM))
(EFL_6 == 0)  ==>  (EFL_9 <= D_CR0_0)
(EFL_6 == 0)  ==>  (EFL_9 <= D_EFL_4)
(EFL_6 == 0)  ==>  (IDT one of { "00000000000003ff", "000000000000ffff", "000f5ebe00000000" })
(EFL_6 == 0)  ==>  (SMM >= EFL_6)
(EFL_6 == 0)  ==>  (orig(CR0) one of { 16, 17, 1610612752 })
(EFL_6 == 1)  <==>  (A20 == EFL_6)
(EFL_6 == 1)  <==>  (EFL_6 > EFL_11)
(EFL_6 == 1)  <==>  (II < EFL_6)
(EFL_6 == 1)  ==>  (A20 <= D_EFL_2)
(EFL_6 == 1)  ==>  (A20 <= D_EFL_6)
(EFL_6 == 1)  ==>  (A20 == D_EFL_11)
(EFL_6 == 1)  ==>  (A20 == D_SMM)
(EFL_6 == 1)  ==>  (A20 == EFL_2)
(EFL_6 == 1)  ==>  (A20 > EFL_11)
(EFL_6 == 1)  ==>  (CR0 one of { 16, 17 })
(EFL_6 == 1)  ==>  (CR0_0 <= D_EFL_2)
(EFL_6 == 1)  ==>  (CR0_0 <= D_EFL_6)
(EFL_6 == 1)  ==>  (CR0_0 <= D_SMM)
(EFL_6 == 1)  ==>  (CS <= orig(CS))
(EFL_6 == 1)  ==>  (DS <= orig(DS))
(EFL_6 == 1)  ==>  (D_CR0_0 <= D_SMM)
(EFL_6 == 1)  ==>  (D_CR0_0 >= orig(EFL_6))
(EFL_6 == 1)  ==>  (D_EFL_11 == 1)
(EFL_6 == 1)  ==>  (D_EFL_2 <= D_EFL_6)
(EFL_6 == 1)  ==>  (D_EFL_2 >= D_CR0_0)
(EFL_6 == 1)  ==>  (D_EFL_2 >= D_EFL_11)
(EFL_6 == 1)  ==>  (D_EFL_2 >= D_EFL_4)
(EFL_6 == 1)  ==>  (D_EFL_2 >= D_SMM)
(EFL_6 == 1)  ==>  (D_EFL_2 >= orig(CR0_0))
(EFL_6 == 1)  ==>  (D_EFL_2 >= orig(EFL_2))
(EFL_6 == 1)  ==>  (D_EFL_2 >= orig(EFL_4))
(EFL_6 == 1)  ==>  (D_EFL_2 >= orig(EFL_6))
(EFL_6 == 1)  ==>  (D_EFL_2 >= orig(EFL_9))
(EFL_6 == 1)  ==>  (D_EFL_2 >= orig(SMM))
(EFL_6 == 1)  ==>  (D_EFL_2 one of { 1, 2 })
(EFL_6 == 1)  ==>  (D_EFL_4 != orig(EFL_4))
(EFL_6 == 1)  ==>  (D_EFL_4 <= D_EFL_6)
(EFL_6 == 1)  ==>  (D_EFL_6 >= D_CR0_0)
(EFL_6 == 1)  ==>  (D_EFL_6 >= D_EFL_11)
(EFL_6 == 1)  ==>  (D_EFL_6 >= D_EFL_9)
(EFL_6 == 1)  ==>  (D_EFL_6 >= D_SMM)
(EFL_6 == 1)  ==>  (D_EFL_6 >= orig(CR0_0))
(EFL_6 == 1)  ==>  (D_EFL_6 >= orig(EFL_2))
(EFL_6 == 1)  ==>  (D_EFL_6 >= orig(EFL_6))
(EFL_6 == 1)  ==>  (D_EFL_6 >= orig(EFL_9))
(EFL_6 == 1)  ==>  (D_EFL_6 >= orig(SMM))
(EFL_6 == 1)  ==>  (D_EFL_6 one of { 1, 2 })
(EFL_6 == 1)  ==>  (D_EFL_9 >= D_EFL_11)
(EFL_6 == 1)  ==>  (D_SMM == 1)
(EFL_6 == 1)  ==>  (D_SMM >= orig(CR0_0))
(EFL_6 == 1)  ==>  (D_SMM >= orig(EFL_2))
(EFL_6 == 1)  ==>  (D_SMM >= orig(EFL_6))
(EFL_6 == 1)  ==>  (D_SMM >= orig(SMM))
(EFL_6 == 1)  ==>  (EFL_11 < D_EFL_2)
(EFL_6 == 1)  ==>  (EFL_11 < D_EFL_6)
(EFL_6 == 1)  ==>  (EFL_11 < D_EFL_9)
(EFL_6 == 1)  ==>  (EFL_11 < D_SMM)
(EFL_6 == 1)  ==>  (EFL_11 <= orig(EFL_2))
(EFL_6 == 1)  ==>  (EFL_11 <= orig(EFL_6))
(EFL_6 == 1)  ==>  (EFL_11 <= orig(EFL_9))
(EFL_6 == 1)  ==>  (EFL_11 <= orig(SMM))
(EFL_6 == 1)  ==>  (EFL_11 == 0)
(EFL_6 == 1)  ==>  (EFL_2 <= D_EFL_6)
(EFL_6 == 1)  ==>  (EFL_2 == 1)
(EFL_6 == 1)  ==>  (EFL_2 > EFL_11)
(EFL_6 == 1)  ==>  (EFL_2 >= CR0_0)
(EFL_6 == 1)  ==>  (EFL_2 >= D_CR0_0)
(EFL_6 == 1)  ==>  (EFL_2 >= EFL_4)
(EFL_6 == 1)  ==>  (EFL_2 >= EFL_9)
(EFL_6 == 1)  ==>  (EFL_2 >= orig(CR0_0))
(EFL_6 == 1)  ==>  (EFL_2 >= orig(EFL_2))
(EFL_6 == 1)  ==>  (EFL_2 >= orig(EFL_4))
(EFL_6 == 1)  ==>  (EFL_2 >= orig(EFL_6))
(EFL_6 == 1)  ==>  (EFL_2 >= orig(EFL_9))
(EFL_6 == 1)  ==>  (EFL_2 >= orig(SMM))
(EFL_6 == 1)  ==>  (EFL_4 < D_EFL_2)
(EFL_6 == 1)  ==>  (EFL_4 < D_EFL_6)
(EFL_6 == 1)  ==>  (EFL_4 <= CR0_0)
(EFL_6 == 1)  ==>  (EFL_4 <= EFL_6)
(EFL_6 == 1)  ==>  (EFL_4 <= orig(CR0_0))
(EFL_6 == 1)  ==>  (EFL_6 >= CR0_0)
(EFL_6 == 1)  ==>  (EFL_6 >= D_CR0_0)
(EFL_6 == 1)  ==>  (EFL_6 >= EFL_9)
(EFL_6 == 1)  ==>  (EFL_6 >= orig(CR0_0))
(EFL_6 == 1)  ==>  (EFL_6 >= orig(EFL_2))
(EFL_6 == 1)  ==>  (EFL_6 >= orig(EFL_4))
(EFL_6 == 1)  ==>  (EFL_6 >= orig(EFL_6))
(EFL_6 == 1)  ==>  (EFL_6 >= orig(EFL_9))
(EFL_6 == 1)  ==>  (EFL_6 >= orig(SMM))
(EFL_6 == 1)  ==>  (EFL_9 <= D_EFL_2)
(EFL_6 == 1)  ==>  (EFL_9 <= D_EFL_6)
(EFL_6 == 1)  ==>  (EFL_9 >= EFL_11)
(EFL_6 == 1)  ==>  (ES <= orig(ES))
(EFL_6 == 1)  ==>  (FS <= orig(GS))
(EFL_6 == 1)  ==>  (GDT != IDT)
(EFL_6 == 1)  ==>  (GDT one of { "0000000000000000", "0000910800000027", "000f5e8000000037" })
(EFL_6 == 1)  ==>  (GS <= orig(GS))
(EFL_6 == 1)  ==>  (IDT one of { "00000000000003ff", "000f5ebe00000000" })
(EFL_6 == 1)  ==>  (II < D_EFL_2)
(EFL_6 == 1)  ==>  (II < D_EFL_6)
(EFL_6 == 1)  ==>  (II < D_SMM)
(EFL_6 == 1)  ==>  (II < EFL_2)
(EFL_6 == 1)  ==>  (II == EFL_11)
(EFL_6 == 1)  ==>  (SMM <= D_EFL_2)
(EFL_6 == 1)  ==>  (SMM <= D_EFL_6)
(EFL_6 == 1)  ==>  (SMM <= EFL_2)
(EFL_6 == 1)  ==>  (SMM <= EFL_6)
(EFL_6 == 1)  ==>  (SMM == orig(SMM))
(EFL_6 == 1)  ==>  (SMM >= EFL_11)
(EFL_6 == 1)  ==>  (orig(CR0) one of { 16, 17 })
(EFL_6 == 1)  ==>  (orig(FS) <= orig(GS))
ADDR != 0
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
SMM one of { 0, 1 }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
IDT one of { "00000000000003ff", "000000000000ffff", "000f5ebe00000000" }
CR0 one of { 16, 17, 1610612752 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
EFL_11 one of { 0, 1 }
CR0_0 one of { 0, 1 }
D_EFL_2 one of { 0, 1, 2 }
D_EFL_4 one of { 0, 1, 2 }
D_EFL_6 one of { 0, 1, 2 }
D_EFL_9 one of { 1, 2 }
D_EFL_11 one of { 1, 2 }
D_CR0_0 one of { 0, 1 }
D_SMM one of { 0, 1 }
ADDR != EIP
ADDR != orig(ADDR)
ADDR != orig(EIP)
EIP != orig(ADDR)
II <= SMM
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= EFL_9
II <= EFL_11
II <= CR0_0
II <= D_EFL_2
II <= D_EFL_4
II <= D_EFL_6
II < D_EFL_9
II < D_EFL_11
II <= D_CR0_0
II <= D_SMM
II <= orig(SMM)
II <= orig(EFL_2)
II <= orig(EFL_4)
II <= orig(EFL_6)
II <= orig(EFL_9)
II <= orig(CR0_0)
A20 >= SMM
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= EFL_11
A20 >= CR0_0
A20 <= D_EFL_9
A20 <= D_EFL_11
A20 >= D_CR0_0
A20 >= D_SMM
A20 >= orig(SMM)
A20 >= orig(EFL_2)
A20 >= orig(EFL_4)
A20 >= orig(EFL_6)
A20 >= orig(EFL_9)
A20 >= orig(CR0_0)
SMM <= CR0_0
SMM <= D_EFL_4
SMM <= D_EFL_9
SMM <= D_EFL_11
SMM <= D_CR0_0
SMM <= D_SMM
SMM <= orig(SMM)
SMM <= orig(EFL_2)
SMM <= orig(CR0_0)
ES != CS
ES >= FS
ES > LDT
ES > TR
ES != orig(CS)
CS != SS
CS != DS
CS != FS
CS != GS
CS > LDT
CS > TR
CS != orig(ES)
CS != orig(SS)
CS != orig(DS)
CS != orig(FS)
CS != orig(GS)
SS <= DS
SS >= FS
SS > LDT
SS > TR
SS != orig(CS)
SS <= orig(SS)
SS <= orig(DS)
DS >= FS
DS > LDT
DS > TR
DS != orig(CS)
FS <= GS
FS > LDT
FS > TR
FS <= orig(ES)
FS != orig(CS)
FS <= orig(SS)
FS <= orig(DS)
FS <= orig(FS)
GS > LDT
GS > TR
GS != orig(CS)
LDT < TR
LDT < orig(ES)
LDT < orig(CS)
LDT < orig(SS)
LDT < orig(DS)
LDT < orig(FS)
LDT < orig(GS)
TR < orig(ES)
TR < orig(CS)
TR < orig(SS)
TR < orig(DS)
TR < orig(FS)
TR < orig(GS)
CR0 <= orig(CR0)
EFL_2 >= EFL_6
EFL_2 <= D_EFL_2
EFL_2 <= D_EFL_9
EFL_2 <= D_EFL_11
EFL_2 <= D_SMM
EFL_4 >= EFL_11
EFL_4 <= D_EFL_4
EFL_4 <= D_EFL_9
EFL_4 <= D_EFL_11
EFL_4 <= D_CR0_0
EFL_4 <= D_SMM
EFL_6 <= D_EFL_2
EFL_6 <= D_EFL_6
EFL_6 <= D_EFL_9
EFL_6 <= D_EFL_11
EFL_6 <= D_SMM
EFL_9 <= D_EFL_9
EFL_9 <= D_EFL_11
EFL_9 <= D_SMM
EFL_9 >= orig(EFL_9)
EFL_11 <= CR0_0
EFL_11 <= D_EFL_2
EFL_11 <= D_EFL_4
EFL_11 <= D_EFL_6
EFL_11 <= D_EFL_9
EFL_11 < D_EFL_11
EFL_11 <= D_CR0_0
EFL_11 <= D_SMM
EFL_11 <= orig(EFL_4)
EFL_11 <= orig(CR0_0)
CR0_0 <= D_EFL_9
CR0_0 <= D_EFL_11
CR0_0 <= D_CR0_0
CR0_0 >= orig(SMM)
CR0_0 <= orig(CR0_0)
D_EFL_4 >= orig(SMM)
D_EFL_6 >= orig(EFL_4)
D_EFL_9 >= D_CR0_0
D_EFL_9 >= D_SMM
D_EFL_9 >= orig(SMM)
D_EFL_9 >= orig(EFL_2)
D_EFL_9 >= orig(EFL_4)
D_EFL_9 >= orig(EFL_6)
D_EFL_9 >= orig(EFL_9)
D_EFL_9 >= orig(CR0_0)
D_EFL_11 >= D_CR0_0
D_EFL_11 >= D_SMM
D_EFL_11 >= orig(SMM)
D_EFL_11 >= orig(EFL_2)
D_EFL_11 >= orig(EFL_4)
D_EFL_11 >= orig(EFL_6)
D_EFL_11 >= orig(EFL_9)
D_EFL_11 >= orig(CR0_0)
D_CR0_0 >= orig(SMM)
D_CR0_0 >= orig(EFL_4)
D_CR0_0 >= orig(EFL_9)
D_SMM >= orig(EFL_4)
D_SMM >= orig(EFL_9)
===========================================================================
..jne():::EXIT;condition="EFL_6==0"
II == EFL_6
D_EFL_6 one of { 0, 1 }
A20 >= D_EFL_6
EFL_2 <= D_CR0_0
EFL_9 <= D_EFL_4
EFL_9 <= D_CR0_0
D_EFL_2 % D_EFL_9 == 0
D_EFL_4 >= orig(EFL_6)
D_EFL_4 >= orig(EFL_9)
D_EFL_6 <= D_EFL_9
D_EFL_6 <= D_EFL_11
D_EFL_6 <= D_CR0_0
D_EFL_6 <= D_SMM
D_EFL_6 != orig(EFL_6)
===========================================================================
..jne():::EXIT;condition="not(EFL_6==0)"
II == EFL_11
A20 == EFL_2
A20 == EFL_6
A20 == D_EFL_11
A20 == D_SMM
SMM == orig(SMM)
GDT one of { "0000000000000000", "0000910800000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
D_EFL_2 one of { 1, 2 }
D_EFL_6 one of { 1, 2 }
II < D_EFL_2
II < D_EFL_6
A20 <= D_EFL_2
A20 <= D_EFL_6
SMM <= D_EFL_2
SMM <= D_EFL_6
ES <= orig(ES)
CS <= orig(CS)
DS <= orig(DS)
FS <= orig(GS)
GS <= orig(GS)
GDT != IDT
EFL_4 <= CR0_0
EFL_4 < D_EFL_2
EFL_4 < D_EFL_6
EFL_4 <= orig(CR0_0)
EFL_9 <= D_EFL_2
EFL_9 <= D_EFL_6
CR0_0 <= D_EFL_2
CR0_0 <= D_EFL_6
D_EFL_2 >= D_EFL_4
D_EFL_2 <= D_EFL_6
D_EFL_2 >= D_CR0_0
D_EFL_2 >= orig(EFL_2)
D_EFL_2 >= orig(EFL_4)
D_EFL_2 >= orig(EFL_6)
D_EFL_2 >= orig(EFL_9)
D_EFL_2 >= orig(CR0_0)
D_EFL_4 <= D_EFL_6
D_EFL_4 != orig(EFL_4)
D_EFL_6 >= D_EFL_9
D_EFL_6 >= D_CR0_0
D_EFL_6 >= orig(EFL_2)
D_EFL_6 >= orig(EFL_6)
D_EFL_6 >= orig(EFL_9)
D_EFL_6 >= orig(CR0_0)
D_CR0_0 >= orig(EFL_6)
===========================================================================
..jne():::EXIT;condition="D_EFL_6==0"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == HLT
II == EFL_6
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == D_EFL_6
II == orig(II)
II == orig(HLT)
II == orig(EFL_4)
II == orig(EFL_8)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(EFL_2)
A20 == orig(EFL_6)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == D_EFL_2
EFL_9 == orig(EFL_9)
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
SMM one of { 0, 1 }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_9 one of { 0, 1 }
CR0_0 one of { 0, 1 }
D_EFL_4 one of { 1, 2 }
D_CR0_0 one of { 0, 1 }
D_SMM one of { 0, 1 }
ADDR != EIP
ADDR != orig(ADDR)
ADDR != orig(EIP)
EIP != orig(ADDR)
EFL != orig(EFL)
II <= SMM
II <= EFL_2
II <= EFL_4
II <= EFL_9
II <= CR0_0
II < D_EFL_4
II <= D_CR0_0
II <= D_SMM
II <= orig(SMM)
II <= orig(CR0_0)
A20 >= SMM
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_9
A20 >= CR0_0
A20 <= D_EFL_4
A20 >= D_CR0_0
A20 >= D_SMM
A20 >= orig(SMM)
A20 >= orig(CR0_0)
SMM <= CR0_0
SMM <= D_EFL_4
SMM <= D_CR0_0
SMM <= D_SMM
SMM <= orig(SMM)
SMM <= orig(CR0_0)
ES != CS
ES >= FS
ES >= GS
ES > LDT
ES > TR
ES != orig(CS)
CS != SS
CS != DS
CS != FS
CS != GS
CS > LDT
CS > TR
CS != orig(ES)
CS != orig(SS)
CS != orig(DS)
CS != orig(FS)
CS != orig(GS)
SS <= DS
SS >= FS
SS > LDT
SS > TR
SS != orig(CS)
SS <= orig(SS)
SS <= orig(DS)
DS >= FS
DS >= GS
DS > LDT
DS > TR
DS != orig(CS)
FS <= GS
FS > LDT
FS > TR
FS <= orig(ES)
FS != orig(CS)
FS <= orig(SS)
FS <= orig(DS)
FS <= orig(FS)
FS <= orig(GS)
GS > LDT
GS > TR
GS <= orig(ES)
GS != orig(CS)
GS <= orig(DS)
GS <= orig(GS)
LDT < TR
LDT < orig(ES)
LDT < orig(CS)
LDT < orig(SS)
LDT < orig(DS)
LDT < orig(FS)
LDT < orig(GS)
TR < orig(ES)
TR < orig(CS)
TR < orig(SS)
TR < orig(DS)
TR < orig(FS)
TR < orig(GS)
GDT != IDT
CR0 <= orig(CR0)
EFL_2 >= EFL_9
EFL_2 <= D_EFL_4
EFL_2 <= D_CR0_0
EFL_2 <= D_SMM
EFL_4 >= EFL_9
EFL_4 < D_EFL_4
EFL_4 <= D_CR0_0
EFL_4 <= D_SMM
EFL_9 < D_EFL_4
EFL_9 <= D_CR0_0
EFL_9 <= D_SMM
CR0_0 <= D_EFL_4
CR0_0 <= D_CR0_0
CR0_0 >= orig(SMM)
CR0_0 <= orig(CR0_0)
D_EFL_4 >= D_CR0_0
D_EFL_4 >= D_SMM
D_EFL_4 >= orig(SMM)
D_EFL_4 >= orig(CR0_0)
D_CR0_0 >= orig(SMM)
===========================================================================
..jne():::EXIT;condition="not(D_EFL_6==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == HLT
II == EFL_8
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(HLT)
II == orig(EFL_8)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_8
A20 == D_EFL_13
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
SMM == orig(SMM)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CC0 == orig(CC0)
EFER == orig(EFER)
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
SMM one of { 0, 1 }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
IDT one of { "00000000000003ff", "000000000000ffff", "000f5ebe00000000" }
CR0 one of { 16, 17, 1610612752 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
EFL_11 one of { 0, 1 }
CR0_0 one of { 0, 1 }
D_EFL_2 one of { 0, 1, 2 }
D_EFL_4 one of { 0, 1, 2 }
D_EFL_6 one of { 1, 2 }
D_EFL_9 one of { 1, 2 }
D_EFL_11 one of { 1, 2 }
D_CR0_0 one of { 0, 1 }
ADDR != EIP
ADDR != orig(ADDR)
ADDR != orig(EIP)
EIP != orig(ADDR)
II <= SMM
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= EFL_9
II <= EFL_11
II <= CR0_0
II <= D_EFL_2
II <= D_EFL_4
II < D_EFL_6
II < D_EFL_9
II < D_EFL_11
II <= D_CR0_0
II <= orig(EFL_2)
II <= orig(EFL_4)
II <= orig(EFL_6)
II <= orig(EFL_9)
II <= orig(CR0_0)
A20 >= SMM
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= EFL_11
A20 >= CR0_0
A20 <= D_EFL_6
A20 <= D_EFL_9
A20 <= D_EFL_11
A20 >= D_CR0_0
A20 >= orig(EFL_2)
A20 >= orig(EFL_4)
A20 >= orig(EFL_6)
A20 >= orig(EFL_9)
A20 >= orig(CR0_0)
SMM <= EFL_2
SMM <= CR0_0
SMM <= D_EFL_2
SMM <= D_EFL_4
SMM <= D_EFL_6
SMM <= D_EFL_9
SMM <= D_EFL_11
SMM <= D_CR0_0
SMM <= orig(EFL_2)
SMM <= orig(CR0_0)
ES != CS
ES >= FS
ES > LDT
ES > TR
ES != orig(CS)
CS != SS
CS != DS
CS != FS
CS != GS
CS > LDT
CS > TR
CS != orig(ES)
CS <= orig(CS)
CS != orig(SS)
CS != orig(DS)
CS != orig(FS)
CS != orig(GS)
SS <= DS
SS >= FS
SS > LDT
SS > TR
SS != orig(CS)
SS <= orig(SS)
SS <= orig(DS)
DS >= FS
DS > LDT
DS > TR
DS != orig(CS)
DS <= orig(DS)
FS <= GS
FS > LDT
FS > TR
FS <= orig(ES)
FS != orig(CS)
FS <= orig(SS)
FS <= orig(DS)
FS <= orig(FS)
GS > LDT
GS > TR
GS != orig(CS)
LDT < TR
LDT < orig(ES)
LDT < orig(CS)
LDT < orig(SS)
LDT < orig(DS)
LDT < orig(FS)
LDT < orig(GS)
TR < orig(ES)
TR < orig(CS)
TR < orig(SS)
TR < orig(DS)
TR < orig(FS)
TR < orig(GS)
CR0 <= orig(CR0)
EFL_2 >= EFL_6
EFL_2 <= D_EFL_2
EFL_2 <= D_EFL_6
EFL_2 <= D_EFL_9
EFL_2 <= D_EFL_11
EFL_2 >= orig(EFL_6)
EFL_4 >= EFL_11
EFL_4 <= D_EFL_4
EFL_4 <= D_EFL_6
EFL_4 <= D_EFL_9
EFL_4 <= D_EFL_11
EFL_4 <= D_CR0_0
EFL_6 <= D_EFL_2
EFL_6 <= D_EFL_6
EFL_6 <= D_EFL_9
EFL_6 <= D_EFL_11
EFL_6 >= orig(EFL_6)
EFL_9 <= D_EFL_6
EFL_9 <= D_EFL_9
EFL_9 <= D_EFL_11
EFL_9 >= orig(EFL_9)
EFL_11 <= CR0_0
EFL_11 <= D_EFL_2
EFL_11 <= D_EFL_4
EFL_11 <= D_EFL_6
EFL_11 <= D_EFL_9
EFL_11 < D_EFL_11
EFL_11 <= D_CR0_0
EFL_11 <= orig(EFL_4)
EFL_11 <= orig(CR0_0)
CR0_0 <= D_EFL_6
CR0_0 <= D_EFL_9
CR0_0 <= D_EFL_11
CR0_0 <= D_CR0_0
CR0_0 <= orig(CR0_0)
D_EFL_2 >= orig(EFL_6)
D_EFL_6 >= D_CR0_0
D_EFL_6 >= orig(EFL_2)
D_EFL_6 >= orig(EFL_4)
D_EFL_6 >= orig(EFL_6)
D_EFL_6 >= orig(EFL_9)
D_EFL_6 >= orig(CR0_0)
D_EFL_9 >= D_CR0_0
D_EFL_9 >= orig(EFL_2)
D_EFL_9 >= orig(EFL_4)
D_EFL_9 >= orig(EFL_6)
D_EFL_9 >= orig(EFL_9)
D_EFL_9 >= orig(CR0_0)
D_EFL_11 >= D_CR0_0
D_EFL_11 >= orig(EFL_2)
D_EFL_11 >= orig(EFL_4)
D_EFL_11 >= orig(EFL_6)
D_EFL_11 >= orig(EFL_9)
D_EFL_11 >= orig(CR0_0)
D_CR0_0 >= orig(EFL_4)
D_CR0_0 >= orig(EFL_6)
D_CR0_0 >= orig(EFL_9)
===========================================================================
..jns():::ENTER
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SS == DS
FS == GS
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
SS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300", "dc00000dc0000000ffff00009300" }
FS one of { "0000000000000000ffff00009300", "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= CR0_0
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= CR0_0
ES != CS
ES >= SS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != FS
CS > LDT
CS > TR
SS >= FS
SS > LDT
SS > TR
FS > LDT
FS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_4
EFL_2 >= EFL_6
===========================================================================
..jns():::ENTER;condition="EFL_6==0"
II == EFL_4
SS == FS
SS == GS
ES one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300", "c000000c0000ffffffff008f9300" }
CS one of { "000800000000ffffffff00cf9a00", "000800000000ffffffff00cf9b00", "c000000c0000ffffffff008f9b00" }
SS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" }
===========================================================================
..jns():::ENTER;condition="not(EFL_6==0)"
ES == SS
ES == DS
EAX one of { -1, 0, 4294967041L }
EFL one of { 2, 70, 151 }
ES one of { "001000000000ffffffff00cf9300", "dc00000dc0000000ffff00009300" }
FS one of { "0000000000000000ffff00009300", "001000000000ffffffff00cf9300" }
EBX != ECX
EFL_6 <= CR0_0
===========================================================================
..jns():::ENTER;condition="D_EFL_6==0"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_4
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == EFL_2
A20 == EFL_6
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SS == DS
SS == FS
SS == GS
EAX one of { -1, 0, 22372 }
ECX one of { -1, 0, 134086656 }
EFL == 70
CPL == 0
II == 0
A20 == 1
ES one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300", "c000000c0000ffffffff008f9300" }
CS one of { "000800000000ffffffff00cf9a00", "000800000000ffffffff00cf9b00", "c000000c0000ffffffff008f9b00" }
SS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCD one of { 0, 27904 }
CC0 == 0
EFER == 0
CR0_0 one of { 0, 1 }
===========================================================================
..jns():::ENTER;condition="not(D_EFL_6==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
ES == SS
ES == DS
FS == GS
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
ES one of { "001000000000ffffffff00cf9300", "dc00000dc0000000ffff00009300" }
FS one of { "0000000000000000ffff00009300", "001000000000ffffffff00cf9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= CR0_0
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= CR0_0
ES != CS
ES >= FS
ES > LDT
ES > TR
CS != FS
CS > LDT
CS > TR
FS > LDT
FS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_4
EFL_2 >= EFL_6
EFL_6 <= CR0_0
===========================================================================
..jns():::EXIT
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_8)
II == orig(EFL_9)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == orig(ES)
CS == orig(CS)
SS == DS
SS == orig(SS)
SS == orig(DS)
FS == GS
FS == orig(FS)
FS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CC0 == orig(CC0)
EFER == orig(EFER)
CR0_0 == orig(CR0_0)
(CCD == 0)  <==>  (A20 == EFL_6)
(CCD == 0)  <==>  (EFL_4 < EFL_6)
(CCD == 0)  <==>  (EFL_6 == 1)
(CCD == 0)  <==>  (EFL_6 >= D_EFL_4)
(CCD == 0)  <==>  (II < EFL_6)
(CCD == 0)  ==>  (A20 <= D_EFL_2)
(CCD == 0)  ==>  (A20 <= D_EFL_6)
(CCD == 0)  ==>  (A20 == EFL_2)
(CCD == 0)  ==>  (A20 > EFL_4)
(CCD == 0)  ==>  (A20 >= D_EFL_4)
(CCD == 0)  ==>  (CCD <= orig(CCD))
(CCD == 0)  ==>  (CCS <= orig(CCS))
(CCD == 0)  ==>  (CR0_0 <= D_EFL_2)
(CCD == 0)  ==>  (CR0_0 <= D_EFL_6)
(CCD == 0)  ==>  (CR0_0 >= orig(EFL_6))
(CCD == 0)  ==>  (D_EFL_2 <= D_EFL_6)
(CCD == 0)  ==>  (D_EFL_2 >= D_EFL_4)
(CCD == 0)  ==>  (D_EFL_2 >= orig(EFL_2))
(CCD == 0)  ==>  (D_EFL_2 >= orig(EFL_6))
(CCD == 0)  ==>  (D_EFL_2 one of { 1, 2 })
(CCD == 0)  ==>  (D_EFL_4 <= D_EFL_6)
(CCD == 0)  ==>  (D_EFL_4 one of { 0, 1 })
(CCD == 0)  ==>  (D_EFL_6 > orig(EFL_4))
(CCD == 0)  ==>  (D_EFL_6 >= orig(EFL_2))
(CCD == 0)  ==>  (D_EFL_6 >= orig(EFL_6))
(CCD == 0)  ==>  (D_EFL_6 one of { 1, 2 })
(CCD == 0)  ==>  (EAX != ECX)
(CCD == 0)  ==>  (EAX != orig(ECX))
(CCD == 0)  ==>  (EAX >= orig(EAX))
(CCD == 0)  ==>  (EBX != EDX)
(CCD == 0)  ==>  (EBX != orig(EAX))
(CCD == 0)  ==>  (EBX != orig(ECX))
(CCD == 0)  ==>  (EBX != orig(EDX))
(CCD == 0)  ==>  (EBX >= orig(EBX))
(CCD == 0)  ==>  (ECX <= orig(ECX))
(CCD == 0)  ==>  (EDX != orig(EBX))
(CCD == 0)  ==>  (EDX % orig(EDX) == 0)
(CCD == 0)  ==>  (EFL == 70)
(CCD == 0)  ==>  (EFL_2 <= D_EFL_6)
(CCD == 0)  ==>  (EFL_2 == 1)
(CCD == 0)  ==>  (EFL_2 > EFL_4)
(CCD == 0)  ==>  (EFL_2 >= CR0_0)
(CCD == 0)  ==>  (EFL_2 >= D_EFL_4)
(CCD == 0)  ==>  (EFL_2 >= orig(EFL_2))
(CCD == 0)  ==>  (EFL_2 >= orig(EFL_6))
(CCD == 0)  ==>  (EFL_4 < D_EFL_2)
(CCD == 0)  ==>  (EFL_4 < D_EFL_6)
(CCD == 0)  ==>  (EFL_4 <= CR0_0)
(CCD == 0)  ==>  (EFL_4 <= orig(EFL_4))
(CCD == 0)  ==>  (EFL_4 == 0)
(CCD == 0)  ==>  (EFL_6 >= CR0_0)
(CCD == 0)  ==>  (EFL_6 >= orig(EFL_2))
(CCD == 0)  ==>  (EFL_6 >= orig(EFL_6))
(CCD == 0)  ==>  (ES == SS)
(CCD == 0)  ==>  (ES one of { "001000000000ffffffff00cf9300", "dc00000dc0000000ffff00009300" })
(CCD == 0)  ==>  (FS one of { "0000000000000000ffff00009300", "001000000000ffffffff00cf9300" })
(CCD == 0)  ==>  (II < D_EFL_2)
(CCD == 0)  ==>  (II < D_EFL_6)
(CCD == 0)  ==>  (II < EFL_2)
(CCD == 0)  ==>  (II == EFL_4)
(CCD == 0)  ==>  (SS one of { "001000000000ffffffff00cf9300", "dc00000dc0000000ffff00009300" })
(CCD == 0)  ==>  (orig(EAX) one of { -1, 0, 4294967041L })
(CCD == 0)  ==>  (orig(EBX) != orig(ECX))
(CCD == 0)  ==>  (orig(EFL) one of { 2, 70, 151 })
(CCD == 0)  ==>  (orig(EFL_4) one of { 0, 1 })
(D_EFL_6 == 0)  <==>  (II == D_EFL_6)
(D_EFL_6 == 0)  ==>  (A20 == orig(EFL_2))
(D_EFL_6 == 0)  ==>  (A20 == orig(EFL_6))
(D_EFL_6 == 0)  ==>  (CS one of { "000800000000ffffffff00cf9a00", "000800000000ffffffff00cf9b00", "c000000c0000ffffffff008f9b00" })
(D_EFL_6 == 0)  ==>  (D_EFL_2 one of { 0, 1 })
(D_EFL_6 == 0)  ==>  (D_EFL_4 one of { 1, 2 })
(D_EFL_6 == 0)  ==>  (ECX == EDX)
(D_EFL_6 == 0)  ==>  (ECX one of { -1, 0, 366132 })
(D_EFL_6 == 0)  ==>  (EDX one of { -1, 0, 366132 })
(D_EFL_6 == 0)  ==>  (EFL one of { 2, 18, 151 })
(D_EFL_6 == 0)  ==>  (EFL_2 == D_EFL_2)
(D_EFL_6 == 0)  ==>  (EFL_4 one of { 0, 1 })
(D_EFL_6 == 0)  ==>  (EFL_6 == 0)
(D_EFL_6 == 0)  ==>  (ES one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300", "c000000c0000ffffffff008f9300" })
(D_EFL_6 == 0)  ==>  (FS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" })
(D_EFL_6 == 0)  ==>  (II == EFL_6)
(D_EFL_6 == 0)  ==>  (II == orig(EFL_4))
(D_EFL_6 == 0)  ==>  (SS == FS)
(D_EFL_6 == 0)  ==>  (SS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" })
(D_EFL_6 == 0)  ==>  (orig(CCD) one of { 0, 27904 })
(D_EFL_6 == 0)  ==>  (orig(EAX) one of { -1, 0, 22372 })
(D_EFL_6 == 0)  ==>  (orig(ECX) one of { -1, 0, 134086656 })
(D_EFL_6 == 0)  ==>  (orig(EFL) == 70)
(D_EFL_6 == 0)  ==>  (orig(EFL_2) == 1)
(D_EFL_6 == 0)  ==>  (orig(EFL_4) == 0)
(D_EFL_6 == 0)  ==>  (orig(EFL_6) == 1)
(D_EFL_6 one of { 1, 2 })  <==>  (A20 <= D_EFL_6)
(D_EFL_6 one of { 1, 2 })  <==>  (D_EFL_4 <= D_EFL_6)
(D_EFL_6 one of { 1, 2 })  <==>  (D_EFL_6 > orig(EFL_4))
(D_EFL_6 one of { 1, 2 })  <==>  (D_EFL_6 >= orig(EFL_2))
(D_EFL_6 one of { 1, 2 })  <==>  (D_EFL_6 >= orig(EFL_6))
(D_EFL_6 one of { 1, 2 })  <==>  (EFL_4 < D_EFL_6)
(D_EFL_6 one of { 1, 2 })  <==>  (EFL_6 >= orig(EFL_6))
(D_EFL_6 one of { 1, 2 })  <==>  (II < D_EFL_6)
(D_EFL_6 one of { 1, 2 })  ==>  (A20 > EFL_4)
(D_EFL_6 one of { 1, 2 })  ==>  (A20 >= D_EFL_4)
(D_EFL_6 one of { 1, 2 })  ==>  (CCS <= orig(CCS))
(D_EFL_6 one of { 1, 2 })  ==>  (CR0_0 <= D_EFL_6)
(D_EFL_6 one of { 1, 2 })  ==>  (CR0_0 >= orig(EFL_6))
(D_EFL_6 one of { 1, 2 })  ==>  (D_EFL_2 >= orig(EFL_6))
(D_EFL_6 one of { 1, 2 })  ==>  (D_EFL_2 one of { 0, 1, 2 })
(D_EFL_6 one of { 1, 2 })  ==>  (D_EFL_4 one of { 0, 1 })
(D_EFL_6 one of { 1, 2 })  ==>  (EBX >= -1)
(D_EFL_6 one of { 1, 2 })  ==>  (EFL_2 <= D_EFL_6)
(D_EFL_6 one of { 1, 2 })  ==>  (EFL_2 >= EFL_4)
(D_EFL_6 one of { 1, 2 })  ==>  (EFL_2 >= orig(EFL_6))
(D_EFL_6 one of { 1, 2 })  ==>  (EFL_4 <= CR0_0)
(D_EFL_6 one of { 1, 2 })  ==>  (EFL_4 <= D_EFL_2)
(D_EFL_6 one of { 1, 2 })  ==>  (EFL_4 <= EFL_6)
(D_EFL_6 one of { 1, 2 })  ==>  (EFL_4 <= orig(EFL_4))
(D_EFL_6 one of { 1, 2 })  ==>  (EFL_4 == 0)
(D_EFL_6 one of { 1, 2 })  ==>  (EFL_6 one of { 0, 1 })
(D_EFL_6 one of { 1, 2 })  ==>  (ES == SS)
(D_EFL_6 one of { 1, 2 })  ==>  (ES one of { "001000000000ffffffff00cf9300", "dc00000dc0000000ffff00009300" })
(D_EFL_6 one of { 1, 2 })  ==>  (FS one of { "0000000000000000ffff00009300", "001000000000ffffffff00cf9300" })
(D_EFL_6 one of { 1, 2 })  ==>  (II == EFL_4)
(D_EFL_6 one of { 1, 2 })  ==>  (SS one of { "001000000000ffffffff00cf9300", "dc00000dc0000000ffff00009300" })
(D_EFL_6 one of { 1, 2 })  ==>  (orig(EFL) >= 2)
(D_EFL_6 one of { 1, 2 })  ==>  (orig(EFL_2) one of { 0, 1 })
(D_EFL_6 one of { 1, 2 })  ==>  (orig(EFL_4) one of { 0, 1 })
(D_EFL_6 one of { 1, 2 })  ==>  (orig(EFL_6) one of { 0, 1 })
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
SS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300", "dc00000dc0000000ffff00009300" }
FS one of { "0000000000000000ffff00009300", "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
CR0_0 one of { 0, 1 }
D_EFL_2 one of { 0, 1, 2 }
D_EFL_4 one of { 0, 1, 2 }
D_EFL_6 one of { 0, 1, 2 }
ADDR > EIP
ADDR != orig(ADDR)
ADDR != orig(EIP)
EAX != EBX
EBX != ECX
ECX != orig(EBX)
EIP < orig(ADDR)
EIP != orig(EIP)
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= CR0_0
II <= D_EFL_2
II <= D_EFL_4
II <= D_EFL_6
II <= orig(EFL_2)
II <= orig(EFL_4)
II <= orig(EFL_6)
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= CR0_0
A20 >= orig(EFL_2)
A20 >= orig(EFL_4)
A20 >= orig(EFL_6)
ES != CS
ES >= SS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != FS
CS > LDT
CS > TR
SS >= FS
SS > LDT
SS > TR
FS > LDT
FS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_6
EFL_2 <= D_EFL_2
EFL_2 >= orig(EFL_4)
EFL_4 <= D_EFL_4
EFL_4 <= orig(EFL_2)
EFL_4 <= orig(EFL_6)
EFL_6 <= D_EFL_2
EFL_6 <= D_EFL_6
EFL_6 >= orig(EFL_4)
CR0_0 <= D_EFL_4
D_EFL_2 >= orig(EFL_4)
D_EFL_4 != orig(EFL_4)
D_EFL_4 >= orig(EFL_6)
D_EFL_6 >= orig(EFL_4)
===========================================================================
..jns():::EXIT;condition="EFL_6==0"
II == EFL_6
II == orig(EFL_4)
SS == FS
SS == GS
SS == orig(FS)
SS == orig(GS)
ES one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300", "c000000c0000ffffffff008f9300" }
CS one of { "000800000000ffffffff00cf9a00", "000800000000ffffffff00cf9b00", "c000000c0000ffffffff008f9b00" }
SS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" }
D_EFL_4 one of { 1, 2 }
D_EFL_6 one of { 0, 1 }
ADDR > orig(ADDR)
II < D_EFL_4
A20 <= D_EFL_4
A20 >= D_EFL_6
EFL_2 <= D_EFL_4
EFL_4 < D_EFL_4
CR0_0 >= D_EFL_6
D_EFL_4 >= D_EFL_6
D_EFL_4 >= orig(EFL_2)
D_EFL_6 != orig(EFL_6)
===========================================================================
..jns():::EXIT;condition="not(EFL_6==0)"
II == EFL_4
A20 == EFL_2
A20 == EFL_6
ES == SS
ES == DS
ES == orig(SS)
ES == orig(DS)
EFL == 70
ES one of { "001000000000ffffffff00cf9300", "dc00000dc0000000ffff00009300" }
FS one of { "0000000000000000ffff00009300", "001000000000ffffffff00cf9300" }
CCD == 0
D_EFL_2 one of { 1, 2 }
D_EFL_4 one of { 0, 1 }
D_EFL_6 one of { 1, 2 }
EAX != ECX
EAX >= orig(EAX)
EAX != orig(ECX)
EBX != EDX
EBX != orig(EAX)
EBX >= orig(EBX)
EBX != orig(ECX)
EBX != orig(EDX)
ECX <= orig(ECX)
EDX != orig(EBX)
EDX % orig(EDX) == 0
II < D_EFL_2
II < D_EFL_6
A20 <= D_EFL_2
A20 >= D_EFL_4
A20 <= D_EFL_6
CCS <= orig(CCS)
CCD <= orig(CCD)
CR0_0 <= D_EFL_2
CR0_0 <= D_EFL_6
CR0_0 >= orig(EFL_6)
D_EFL_2 >= D_EFL_4
D_EFL_2 <= D_EFL_6
D_EFL_2 >= orig(EFL_2)
D_EFL_2 >= orig(EFL_6)
D_EFL_4 <= D_EFL_6
D_EFL_6 >= orig(EFL_2)
D_EFL_6 > orig(EFL_4)
D_EFL_6 >= orig(EFL_6)
===========================================================================
..jns():::EXIT;condition="D_EFL_6==0"
ECX == EDX
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_6
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == D_EFL_6
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_4)
II == orig(EFL_8)
II == orig(EFL_9)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(EFL_2)
A20 == orig(EFL_6)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == orig(ES)
CS == orig(CS)
SS == DS
SS == FS
SS == GS
SS == orig(SS)
SS == orig(DS)
SS == orig(FS)
SS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == D_EFL_2
CR0_0 == orig(CR0_0)
ECX one of { -1, 0, 366132 }
EFL one of { 2, 18, 151 }
CPL == 0
II == 0
A20 == 1
ES one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300", "c000000c0000ffffffff008f9300" }
CS one of { "000800000000ffffffff00cf9a00", "000800000000ffffffff00cf9b00", "c000000c0000ffffffff008f9b00" }
SS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
CR0_0 one of { 0, 1 }
D_EFL_4 one of { 1, 2 }
===========================================================================
..jns():::EXIT;condition="not(D_EFL_6==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_4
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_8)
II == orig(EFL_9)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == SS
ES == DS
ES == orig(ES)
ES == orig(SS)
ES == orig(DS)
CS == orig(CS)
FS == GS
FS == orig(FS)
FS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CC0 == orig(CC0)
EFER == orig(EFER)
CR0_0 == orig(CR0_0)
EAX >= -1
EBX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
ES one of { "001000000000ffffffff00cf9300", "dc00000dc0000000ffff00009300" }
FS one of { "0000000000000000ffff00009300", "001000000000ffffffff00cf9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_6 one of { 0, 1 }
CR0_0 one of { 0, 1 }
D_EFL_2 one of { 0, 1, 2 }
D_EFL_4 one of { 0, 1 }
D_EFL_6 one of { 1, 2 }
ADDR > EIP
ADDR != orig(ADDR)
ADDR != orig(EIP)
EAX != EBX
EBX != ECX
ECX != orig(EBX)
EIP < orig(ADDR)
EIP != orig(EIP)
II <= EFL_2
II <= EFL_6
II <= CR0_0
II <= D_EFL_2
II <= D_EFL_4
II < D_EFL_6
II <= orig(EFL_2)
II <= orig(EFL_4)
II <= orig(EFL_6)
A20 >= EFL_2
A20 >= EFL_6
A20 >= CR0_0
A20 >= D_EFL_4
A20 <= D_EFL_6
A20 >= orig(EFL_2)
A20 >= orig(EFL_4)
A20 >= orig(EFL_6)
ES != CS
ES >= FS
ES > LDT
ES > TR
CS != FS
CS > LDT
CS > TR
FS > LDT
FS > TR
LDT < TR
GDT != IDT
CCS <= orig(CCS)
EFL_2 >= EFL_6
EFL_2 <= D_EFL_2
EFL_2 <= D_EFL_6
EFL_2 >= orig(EFL_4)
EFL_2 >= orig(EFL_6)
EFL_6 <= D_EFL_2
EFL_6 <= D_EFL_6
EFL_6 >= orig(EFL_4)
EFL_6 >= orig(EFL_6)
CR0_0 <= D_EFL_4
CR0_0 <= D_EFL_6
CR0_0 >= orig(EFL_6)
D_EFL_2 >= orig(EFL_4)
D_EFL_2 >= orig(EFL_6)
D_EFL_4 <= D_EFL_6
D_EFL_4 != orig(EFL_4)
D_EFL_4 >= orig(EFL_6)
D_EFL_6 >= orig(EFL_2)
D_EFL_6 > orig(EFL_4)
D_EFL_6 >= orig(EFL_6)
===========================================================================
..js():::ENTER
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= EFL_9
II <= CR0_0
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= CR0_0
ES != CS
ES >= FS
ES >= GS
ES > LDT
ES > TR
CS != SS
CS != DS
CS != FS
CS != GS
CS > LDT
CS > TR
SS <= DS
SS >= FS
SS > LDT
SS > TR
DS >= FS
DS >= GS
DS > LDT
DS > TR
FS <= GS
FS > LDT
FS > TR
GS > LDT
GS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_6
EFL_2 >= EFL_9
EFL_6 >= EFL_9
===========================================================================
..js():::ENTER;condition="EFL_6==0"
II == EFL_9
SS == DS
FS == GS
SS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300", "dc00000dc0000000ffff00009300" }
FS one of { "0000000000000000ffff00009300", "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" }
===========================================================================
..js():::ENTER;condition="not(EFL_6==0)"
II == EFL_4
===========================================================================
..js():::ENTER;condition="D_EFL_6==0"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_4
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == EFL_2
A20 == EFL_6
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
ES == SS
ES == DS
FS == GS
EAX one of { -1, 0 }
EFL == 70
CPL == 0
II == 0
A20 == 1
ES one of { "001000000000ffffffff00cf9300", "dc00000dc0000000ffff00009300" }
CS one of { "000800000000ffffffff00cf9b00", "f000000f00000000ffff00009b00" }
FS one of { "0000000000000000ffff00009300", "001000000000ffffffff00cf9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCD one of { 0, 8050432 }
CC0 == 0
EFER == 0
CR0_0 one of { 0, 1 }
===========================================================================
..js():::ENTER;condition="not(D_EFL_6==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= EFL_9
II <= CR0_0
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= CR0_0
ES != CS
ES >= FS
ES >= GS
ES > LDT
ES > TR
CS != SS
CS != DS
CS != FS
CS != GS
CS > LDT
CS > TR
SS <= DS
SS >= FS
SS > LDT
SS > TR
DS >= FS
DS >= GS
DS > LDT
DS > TR
FS <= GS
FS > LDT
FS > TR
GS > LDT
GS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_6
EFL_2 >= EFL_9
EFL_6 >= EFL_9
===========================================================================
..js():::EXIT
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_8)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
CS == orig(CS)
SS == orig(SS)
DS == orig(DS)
FS == orig(FS)
GS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_9 == orig(EFL_9)
CR0_0 == orig(CR0_0)
(D_EFL_6 == 0)  <==>  (II == D_EFL_6)
(D_EFL_6 == 0)  ==>  (491520 * EBX + 2.3058783374717425E18 * orig(EAX) - 1073758271 * orig(ECX) + 2.3058783374678103E18 == 0)
(D_EFL_6 == 0)  ==>  (6264577 * EAX - 1.3453076675401416E16 * orig(EAX) - 57 * orig(EBX) - 1.3453076669136896E16 == 0)
(D_EFL_6 == 0)  ==>  (A20 == orig(EFL_2))
(D_EFL_6 == 0)  ==>  (A20 == orig(EFL_6))
(D_EFL_6 == 0)  ==>  (CCS one of { 12, 32, 1540 })
(D_EFL_6 == 0)  ==>  (CS one of { "000800000000ffffffff00cf9b00", "f000000f00000000ffff00009b00" })
(D_EFL_6 == 0)  ==>  (DS one of { "001000000000ffffffff00cf9300", "dc00000dc0000000ffff00009300" })
(D_EFL_6 == 0)  ==>  (D_EFL_2 one of { 0, 1 })
(D_EFL_6 == 0)  ==>  (D_EFL_4 one of { 1, 2 })
(D_EFL_6 == 0)  ==>  (EDX one of { 0, 3326, 40448 })
(D_EFL_6 == 0)  ==>  (EFL_2 == D_EFL_2)
(D_EFL_6 == 0)  ==>  (EFL_6 == 0)
(D_EFL_6 == 0)  ==>  (EFL_9 == 0)
(D_EFL_6 == 0)  ==>  (ES == DS)
(D_EFL_6 == 0)  ==>  (ES == SS)
(D_EFL_6 == 0)  ==>  (ES == orig(ES))
(D_EFL_6 == 0)  ==>  (ES one of { "001000000000ffffffff00cf9300", "dc00000dc0000000ffff00009300" })
(D_EFL_6 == 0)  ==>  (FS == GS)
(D_EFL_6 == 0)  ==>  (FS one of { "0000000000000000ffff00009300", "001000000000ffffffff00cf9300" })
(D_EFL_6 == 0)  ==>  (GDT == orig(GDT))
(D_EFL_6 == 0)  ==>  (GDT one of { "0000000000000000", "000f5e8000000037" })
(D_EFL_6 == 0)  ==>  (GS one of { "0000000000000000ffff00009300", "001000000000ffffffff00cf9300" })
(D_EFL_6 == 0)  ==>  (II == EFL_6)
(D_EFL_6 == 0)  ==>  (II == EFL_9)
(D_EFL_6 == 0)  ==>  (II == orig(EFL_4))
(D_EFL_6 == 0)  ==>  (SS one of { "001000000000ffffffff00cf9300", "dc00000dc0000000ffff00009300" })
(D_EFL_6 == 0)  ==>  (orig(CCD) one of { 0, 8050432 })
(D_EFL_6 == 0)  ==>  (orig(EAX) one of { -1, 0 })
(D_EFL_6 == 0)  ==>  (orig(EFL) == 70)
(D_EFL_6 == 0)  ==>  (orig(EFL_2) == 1)
(D_EFL_6 == 0)  ==>  (orig(EFL_4) == 0)
(D_EFL_6 == 0)  ==>  (orig(EFL_6) == 1)
(D_EFL_6 == 0)  ==>  (orig(ES) one of { "001000000000ffffffff00cf9300", "dc00000dc0000000ffff00009300" })
(D_EFL_6 == 0)  ==>  (orig(GDT) one of { "0000000000000000", "000f5e8000000037" })
(D_EFL_6 one of { 1, 2 })  <==>  (A20 <= D_EFL_6)
(D_EFL_6 one of { 1, 2 })  <==>  (D_EFL_6 >= orig(EFL_2))
(D_EFL_6 one of { 1, 2 })  <==>  (D_EFL_6 >= orig(EFL_6))
(D_EFL_6 one of { 1, 2 })  <==>  (EFL_6 >= orig(EFL_6))
(D_EFL_6 one of { 1, 2 })  <==>  (II < D_EFL_6)
(D_EFL_6 one of { 1, 2 })  ==>  (CR0_0 <= D_EFL_6)
(D_EFL_6 one of { 1, 2 })  ==>  (D_EFL_2 >= orig(EFL_6))
(D_EFL_6 one of { 1, 2 })  ==>  (D_EFL_2 one of { 0, 1, 2 })
(D_EFL_6 one of { 1, 2 })  ==>  (D_EFL_4 one of { 0, 1, 2 })
(D_EFL_6 one of { 1, 2 })  ==>  (ECX >= -1)
(D_EFL_6 one of { 1, 2 })  ==>  (EDX >= -1)
(D_EFL_6 one of { 1, 2 })  ==>  (EFL_2 <= D_EFL_6)
(D_EFL_6 one of { 1, 2 })  ==>  (EFL_2 >= orig(EFL_6))
(D_EFL_6 one of { 1, 2 })  ==>  (EFL_4 <= D_EFL_6)
(D_EFL_6 one of { 1, 2 })  ==>  (EFL_6 one of { 0, 1 })
(D_EFL_6 one of { 1, 2 })  ==>  (EFL_9 one of { 0, 1 })
(D_EFL_6 one of { 1, 2 })  ==>  (GDT one of { "0000000000000000", "0000910800000027", "000f5e8000000037" })
(D_EFL_6 one of { 1, 2 })  ==>  (orig(EDX) >= -1)
(D_EFL_6 one of { 1, 2 })  ==>  (orig(EFL) >= 2)
(D_EFL_6 one of { 1, 2 })  ==>  (orig(EFL_2) one of { 0, 1 })
(D_EFL_6 one of { 1, 2 })  ==>  (orig(EFL_4) one of { 0, 1 })
(D_EFL_6 one of { 1, 2 })  ==>  (orig(EFL_6) one of { 0, 1 })
(D_EFL_6 one of { 1, 2 })  ==>  (orig(GDT) one of { "0000000000000000", "0000910800000027", "000f5e8000000037" })
(EFL_6 == 0)  <==>  (A20 > EFL_6)
(EFL_6 == 0)  <==>  (EFL_4 >= EFL_6)
(EFL_6 == 0)  <==>  (EFL_6 <= orig(EFL_4))
(EFL_6 == 0)  <==>  (II == EFL_6)
(EFL_6 == 0)  ==>  (A20 > EFL_9)
(EFL_6 == 0)  ==>  (A20 >= D_EFL_6)
(EFL_6 == 0)  ==>  (CCD >= 2)
(EFL_6 == 0)  ==>  (DS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300", "dc00000dc0000000ffff00009300" })
(EFL_6 == 0)  ==>  (D_EFL_2 one of { 0, 1, 2 })
(EFL_6 == 0)  ==>  (D_EFL_4 one of { 0, 1, 2 })
(EFL_6 == 0)  ==>  (D_EFL_6 != orig(EFL_6))
(EFL_6 == 0)  ==>  (D_EFL_6 one of { 0, 1 })
(EFL_6 == 0)  ==>  (EBX != ECX)
(EFL_6 == 0)  ==>  (EBX != orig(EAX))
(EFL_6 == 0)  ==>  (ECX != EDX)
(EFL_6 == 0)  ==>  (EFL >= 2)
(EFL_6 == 0)  ==>  (EFL_2 one of { 0, 1 })
(EFL_6 == 0)  ==>  (EFL_4 >= EFL_9)
(EFL_6 == 0)  ==>  (EFL_4 one of { 0, 1 })
(EFL_6 == 0)  ==>  (EFL_6 <= CR0_0)
(EFL_6 == 0)  ==>  (EFL_6 <= orig(EFL_2))
(EFL_6 == 0)  ==>  (EFL_6 <= orig(EFL_6))
(EFL_6 == 0)  ==>  (EFL_9 <= CR0_0)
(EFL_6 == 0)  ==>  (EFL_9 <= orig(EFL_4))
(EFL_6 == 0)  ==>  (EFL_9 == 0)
(EFL_6 == 0)  ==>  (ES >= DS)
(EFL_6 == 0)  ==>  (ES >= SS)
(EFL_6 == 0)  ==>  (FS == GS)
(EFL_6 == 0)  ==>  (FS one of { "0000000000000000ffff00009300", "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" })
(EFL_6 == 0)  ==>  (GDT == orig(GDT))
(EFL_6 == 0)  ==>  (GS one of { "0000000000000000ffff00009300", "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" })
(EFL_6 == 0)  ==>  (II == EFL_9)
(EFL_6 == 0)  ==>  (SS == DS)
(EFL_6 == 0)  ==>  (SS >= GS)
(EFL_6 == 0)  ==>  (SS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300", "dc00000dc0000000ffff00009300" })
(EFL_6 == 0)  ==>  (orig(EFL_4) one of { 0, 1 })
(EFL_6 == 1)  <==>  (A20 == EFL_6)
(EFL_6 == 1)  <==>  (EFL_4 < EFL_6)
(EFL_6 == 1)  <==>  (EFL_6 > orig(EFL_4))
(EFL_6 == 1)  <==>  (II < EFL_6)
(EFL_6 == 1)  ==>  (A20 <= D_EFL_2)
(EFL_6 == 1)  ==>  (A20 <= D_EFL_6)
(EFL_6 == 1)  ==>  (A20 == D_EFL_4)
(EFL_6 == 1)  ==>  (A20 == EFL_2)
(EFL_6 == 1)  ==>  (A20 > EFL_4)
(EFL_6 == 1)  ==>  (A20 > orig(EFL_4))
(EFL_6 == 1)  ==>  (CCD <= orig(CCD))
(EFL_6 == 1)  ==>  (CR0_0 <= D_EFL_2)
(EFL_6 == 1)  ==>  (CR0_0 <= D_EFL_4)
(EFL_6 == 1)  ==>  (CR0_0 <= D_EFL_6)
(EFL_6 == 1)  ==>  (CR0_0 >= orig(EFL_4))
(EFL_6 == 1)  ==>  (D_EFL_2 <= D_EFL_6)
(EFL_6 == 1)  ==>  (D_EFL_2 > orig(EFL_4))
(EFL_6 == 1)  ==>  (D_EFL_2 >= D_EFL_4)
(EFL_6 == 1)  ==>  (D_EFL_2 >= orig(EFL_2))
(EFL_6 == 1)  ==>  (D_EFL_2 >= orig(EFL_6))
(EFL_6 == 1)  ==>  (D_EFL_2 one of { 1, 2 })
(EFL_6 == 1)  ==>  (D_EFL_4 <= D_EFL_6)
(EFL_6 == 1)  ==>  (D_EFL_4 == 1)
(EFL_6 == 1)  ==>  (D_EFL_4 > orig(EFL_4))
(EFL_6 == 1)  ==>  (D_EFL_4 >= orig(EFL_2))
(EFL_6 == 1)  ==>  (D_EFL_6 > orig(EFL_4))
(EFL_6 == 1)  ==>  (D_EFL_6 >= orig(EFL_2))
(EFL_6 == 1)  ==>  (D_EFL_6 >= orig(EFL_6))
(EFL_6 == 1)  ==>  (D_EFL_6 one of { 1, 2 })
(EFL_6 == 1)  ==>  (EAX % orig(EAX) == 0)
(EFL_6 == 1)  ==>  (EFL >= orig(EFL))
(EFL_6 == 1)  ==>  (EFL one of { 70, 582 })
(EFL_6 == 1)  ==>  (EFL_2 <= D_EFL_6)
(EFL_6 == 1)  ==>  (EFL_2 == 1)
(EFL_6 == 1)  ==>  (EFL_2 > EFL_4)
(EFL_6 == 1)  ==>  (EFL_2 > orig(EFL_4))
(EFL_6 == 1)  ==>  (EFL_2 >= CR0_0)
(EFL_6 == 1)  ==>  (EFL_2 >= orig(EFL_2))
(EFL_6 == 1)  ==>  (EFL_2 >= orig(EFL_6))
(EFL_6 == 1)  ==>  (EFL_4 < D_EFL_2)
(EFL_6 == 1)  ==>  (EFL_4 < D_EFL_4)
(EFL_6 == 1)  ==>  (EFL_4 < D_EFL_6)
(EFL_6 == 1)  ==>  (EFL_4 <= EFL_9)
(EFL_6 == 1)  ==>  (EFL_4 <= orig(EFL_2))
(EFL_6 == 1)  ==>  (EFL_4 <= orig(EFL_6))
(EFL_6 == 1)  ==>  (EFL_4 == 0)
(EFL_6 == 1)  ==>  (EFL_6 >= CR0_0)
(EFL_6 == 1)  ==>  (EFL_6 >= orig(EFL_2))
(EFL_6 == 1)  ==>  (EFL_6 >= orig(EFL_6))
(EFL_6 == 1)  ==>  (EFL_9 >= orig(EFL_4))
(EFL_6 == 1)  ==>  (EFL_9 one of { 0, 1 })
(EFL_6 == 1)  ==>  (EIP < orig(ADDR))
(EFL_6 == 1)  ==>  (ES == orig(ES))
(EFL_6 == 1)  ==>  (II < D_EFL_2)
(EFL_6 == 1)  ==>  (II < D_EFL_4)
(EFL_6 == 1)  ==>  (II < D_EFL_6)
(EFL_6 == 1)  ==>  (II < EFL_2)
(EFL_6 == 1)  ==>  (II == EFL_4)
(EFL_6 == 1)  ==>  (II == orig(EFL_4))
(EFL_6 == 1)  ==>  (orig(EFL_2) >= orig(EFL_4))
(EFL_6 == 1)  ==>  (orig(EFL_4) <= orig(EFL_6))
(EFL_6 == 1)  ==>  (orig(EFL_4) == 0)
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
CR0_0 one of { 0, 1 }
D_EFL_2 one of { 0, 1, 2 }
D_EFL_4 one of { 0, 1, 2 }
D_EFL_6 one of { 0, 1, 2 }
ADDR > EIP
ADDR > orig(ADDR)
ADDR != orig(EIP)
EIP != orig(ADDR)
EIP != orig(EIP)
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= EFL_9
II <= CR0_0
II <= D_EFL_2
II <= D_EFL_4
II <= D_EFL_6
II <= orig(EFL_2)
II <= orig(EFL_4)
II <= orig(EFL_6)
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= CR0_0
A20 >= orig(EFL_2)
A20 >= orig(EFL_4)
A20 >= orig(EFL_6)
ES != CS
ES >= FS
ES >= GS
ES > LDT
ES > TR
CS != SS
CS != DS
CS != FS
CS != GS
CS > LDT
CS > TR
CS != orig(ES)
SS <= DS
SS >= FS
SS > LDT
SS > TR
DS >= FS
DS >= GS
DS > LDT
DS > TR
FS <= GS
FS > LDT
FS > TR
FS <= orig(ES)
GS > LDT
GS > TR
GS <= orig(ES)
LDT < TR
LDT < orig(ES)
TR < orig(ES)
GDT != IDT
GDT <= orig(GDT)
IDT != orig(GDT)
EFL_2 >= EFL_6
EFL_2 >= EFL_9
EFL_2 <= D_EFL_2
EFL_2 <= D_EFL_4
EFL_4 <= CR0_0
EFL_4 <= D_EFL_4
EFL_6 >= EFL_9
EFL_6 <= D_EFL_2
EFL_6 <= D_EFL_4
EFL_6 <= D_EFL_6
EFL_9 <= D_EFL_2
EFL_9 <= D_EFL_4
EFL_9 <= D_EFL_6
EFL_9 <= orig(EFL_2)
EFL_9 <= orig(EFL_6)
D_EFL_4 >= orig(EFL_6)
D_EFL_6 >= orig(EFL_4)
===========================================================================
..js():::EXIT;condition="EFL_6==0"
II == EFL_6
II == EFL_9
II == orig(EFL_9)
SS == DS
SS == orig(DS)
FS == GS
FS == orig(GS)
GDT == orig(GDT)
SS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300", "dc00000dc0000000ffff00009300" }
FS one of { "0000000000000000ffff00009300", "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" }
CCD >= 2
D_EFL_6 one of { 0, 1 }
EBX != ECX
EBX != orig(EAX)
ECX != EDX
A20 >= D_EFL_6
ES >= SS
D_EFL_6 != orig(EFL_6)
===========================================================================
..js():::EXIT;condition="not(EFL_6==0)"
II == EFL_4
II == orig(EFL_4)
A20 == EFL_2
A20 == EFL_6
A20 == D_EFL_4
ES == orig(ES)
EFL one of { 70, 582 }
D_EFL_2 one of { 1, 2 }
D_EFL_6 one of { 1, 2 }
EAX % orig(EAX) == 0
EIP < orig(ADDR)
EFL >= orig(EFL)
II < D_EFL_2
II < D_EFL_6
A20 <= D_EFL_2
A20 <= D_EFL_6
CCD <= orig(CCD)
CR0_0 <= D_EFL_2
CR0_0 <= D_EFL_6
D_EFL_2 <= D_EFL_6
D_EFL_2 >= orig(EFL_2)
D_EFL_2 >= orig(EFL_6)
D_EFL_6 >= orig(EFL_2)
D_EFL_6 >= orig(EFL_6)
===========================================================================
..js():::EXIT;condition="D_EFL_6==0"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_6
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == D_EFL_6
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_4)
II == orig(EFL_8)
II == orig(EFL_9)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(EFL_2)
A20 == orig(EFL_6)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == SS
ES == DS
ES == orig(ES)
ES == orig(SS)
ES == orig(DS)
CS == orig(CS)
FS == GS
FS == orig(FS)
FS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == D_EFL_2
CR0_0 == orig(CR0_0)
EAX >= -1
EDX one of { 0, 3326, 40448 }
CPL == 0
II == 0
A20 == 1
ES one of { "001000000000ffffffff00cf9300", "dc00000dc0000000ffff00009300" }
CS one of { "000800000000ffffffff00cf9b00", "f000000f00000000ffff00009b00" }
FS one of { "0000000000000000ffff00009300", "001000000000ffffffff00cf9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS one of { 12, 32, 1540 }
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
CR0_0 one of { 0, 1 }
D_EFL_4 one of { 1, 2 }
6264577 * EAX - 1.3453076675401416E16 * orig(EAX) - 57 * orig(EBX) - 1.3453076669136896E16 == 0
491520 * EBX + 2.3058783374717425E18 * orig(EAX) - 1073758271 * orig(ECX) + 2.3058783374678103E18 == 0
===========================================================================
..js():::EXIT;condition="not(D_EFL_6==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_8)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
CS == orig(CS)
SS == orig(SS)
DS == orig(DS)
FS == orig(FS)
GS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_9 == orig(EFL_9)
CR0_0 == orig(CR0_0)
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
CR0_0 one of { 0, 1 }
D_EFL_2 one of { 0, 1, 2 }
D_EFL_4 one of { 0, 1, 2 }
D_EFL_6 one of { 1, 2 }
ADDR > EIP
ADDR > orig(ADDR)
ADDR != orig(EIP)
EIP != orig(ADDR)
EIP != orig(EIP)
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= EFL_9
II <= CR0_0
II <= D_EFL_2
II <= D_EFL_4
II < D_EFL_6
II <= orig(EFL_2)
II <= orig(EFL_4)
II <= orig(EFL_6)
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= CR0_0
A20 <= D_EFL_6
A20 >= orig(EFL_2)
A20 >= orig(EFL_4)
A20 >= orig(EFL_6)
ES != CS
ES >= FS
ES >= GS
ES > LDT
ES > TR
CS != SS
CS != DS
CS != FS
CS != GS
CS > LDT
CS > TR
CS != orig(ES)
SS <= DS
SS >= FS
SS > LDT
SS > TR
DS >= FS
DS >= GS
DS > LDT
DS > TR
FS <= GS
FS > LDT
FS > TR
FS <= orig(ES)
GS > LDT
GS > TR
GS <= orig(ES)
LDT < TR
LDT < orig(ES)
TR < orig(ES)
GDT != IDT
GDT <= orig(GDT)
IDT != orig(GDT)
EFL_2 >= EFL_6
EFL_2 >= EFL_9
EFL_2 <= D_EFL_2
EFL_2 <= D_EFL_4
EFL_2 <= D_EFL_6
EFL_2 >= orig(EFL_6)
EFL_4 <= CR0_0
EFL_4 <= D_EFL_4
EFL_4 <= D_EFL_6
EFL_6 >= EFL_9
EFL_6 <= D_EFL_2
EFL_6 <= D_EFL_4
EFL_6 <= D_EFL_6
EFL_6 >= orig(EFL_6)
EFL_9 <= D_EFL_2
EFL_9 <= D_EFL_4
EFL_9 <= D_EFL_6
EFL_9 <= orig(EFL_2)
EFL_9 <= orig(EFL_6)
CR0_0 <= D_EFL_6
D_EFL_2 >= orig(EFL_6)
D_EFL_4 >= orig(EFL_6)
D_EFL_6 >= orig(EFL_2)
D_EFL_6 >= orig(EFL_4)
D_EFL_6 >= orig(EFL_6)
===========================================================================
..lcallw():::ENTER
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_4
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_0
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SS == FS
DS == GS
EFL_2 == EFL_6
(ADDR == 801804)  <==>  (CCD == 22460)
(ADDR == 801804)  <==>  (CCS == 129)
(ADDR == 801804)  <==>  (CS == "c000000c0000ffffffff008f9b00")
(ADDR == 801804)  <==>  (DS == "000000000000ffffffff008f9300")
(ADDR == 801804)  <==>  (EAX == 22460)
(ADDR == 801804)  <==>  (EDX == 1026)
(ADDR == 801804)  <==>  (EFL == 131)
(ADDR == 801804)  <==>  (EFL_9 == 0)
(ADDR == 801804)  <==>  (EIP == 11795)
(ADDR == 801804)  <==>  (ES == "f000000f0000ffffffff008f9300")
(ADDR == 801804)  <==>  (II == EFL_9)
(ADDR == 801804)  <==>  (SS == DS)
(ADDR == 801804)  ==>  (EBX == ECX)
(ADDR == 801804)  ==>  (ECX == -1)
(ADDR == 801804)  ==>  (EFL_2 == 0)
(ADDR == 801804)  ==>  (II == EFL_2)
(ADDR == 801804)  ==>  (SS == "000000000000ffffffff008f9300")
(ADDR == 826052)  <==>  (A20 == EFL_2)
(ADDR == 826052)  <==>  (CCD == 0)
(ADDR == 826052)  <==>  (CS == "c980000c9800ffffffff008f9b00")
(ADDR == 826052)  <==>  (DS == "c980000c9800ffffffff008f9300")
(ADDR == 826052)  <==>  (EAX == -1)
(ADDR == 826052)  <==>  (EAX == EBX)
(ADDR == 826052)  <==>  (ECX == 0)
(ADDR == 826052)  <==>  (ECX == EDX)
(ADDR == 826052)  <==>  (EFL == 582)
(ADDR == 826052)  <==>  (EFL_2 == 1)
(ADDR == 826052)  <==>  (EIP == 425)
(ADDR == 826052)  <==>  (ES == "f5a3000f5a30ffffffff008f9300")
(ADDR == 826052)  ==>  (A20 == EFL_9)
(ADDR == 826052)  ==>  (CCS == 0)
(ADDR == 826052)  ==>  (EDX == 0)
(ADDR == 826052)  ==>  (EFL_9 == 1)
(ADDR == 826052)  ==>  (SS == "000000000000ffffffff008f9300")
(ADDR one of { 801804, 826088 })  <==>  (CCD one of { 1, 22460 })
(ADDR one of { 801804, 826088 })  <==>  (CS one of { "c000000c0000ffffffff008f9b00", "c980000c9800ffffffff00809b00" })
(ADDR one of { 801804, 826088 })  <==>  (DS one of { "000000000000ffffffff008f9300", "c980000c9800ffffffff00809300" })
(ADDR one of { 801804, 826088 })  <==>  (EAX one of { 0, 22460 })
(ADDR one of { 801804, 826088 })  <==>  (EBX == ECX)
(ADDR one of { 801804, 826088 })  <==>  (ECX == -1)
(ADDR one of { 801804, 826088 })  <==>  (EFL one of { 131, 514 })
(ADDR one of { 801804, 826088 })  <==>  (EFL_2 == 0)
(ADDR one of { 801804, 826088 })  <==>  (EIP one of { 724, 11795 })
(ADDR one of { 801804, 826088 })  <==>  (ES one of { "f000000f0000ffffffff008f9300", "f5a3000f5a30ffffffff00809300" })
(ADDR one of { 801804, 826088 })  <==>  (II == EFL_2)
(ADDR one of { 801804, 826088 })  ==>  (CCS one of { 0, 129 })
(ADDR one of { 801804, 826088 })  ==>  (EDX one of { 0, 1026 })
(ADDR one of { 801804, 826088 })  ==>  (EFL_9 one of { 0, 1 })
(ADDR one of { 801804, 826088 })  ==>  (SS one of { "000000000000ffffffff00809300", "000000000000ffffffff008f9300" })
(ADDR one of { 826052, 826088 })  <==>  (A20 == EFL_9)
(ADDR one of { 826052, 826088 })  <==>  (CCD one of { 0, 1 })
(ADDR one of { 826052, 826088 })  <==>  (CCS == 0)
(ADDR one of { 826052, 826088 })  <==>  (CS one of { "c980000c9800ffffffff00809b00", "c980000c9800ffffffff008f9b00" })
(ADDR one of { 826052, 826088 })  <==>  (DS one of { "c980000c9800ffffffff00809300", "c980000c9800ffffffff008f9300" })
(ADDR one of { 826052, 826088 })  <==>  (EAX one of { -1, 0 })
(ADDR one of { 826052, 826088 })  <==>  (EDX == 0)
(ADDR one of { 826052, 826088 })  <==>  (EFL one of { 514, 582 })
(ADDR one of { 826052, 826088 })  <==>  (EFL_9 == 1)
(ADDR one of { 826052, 826088 })  <==>  (EIP one of { 425, 724 })
(ADDR one of { 826052, 826088 })  <==>  (ES one of { "f5a3000f5a30ffffffff00809300", "f5a3000f5a30ffffffff008f9300" })
(ADDR one of { 826052, 826088 })  ==>  (ECX one of { -1, 0 })
(ADDR one of { 826052, 826088 })  ==>  (EFL_2 one of { 0, 1 })
(ADDR one of { 826052, 826088 })  ==>  (SS one of { "000000000000ffffffff00809300", "000000000000ffffffff008f9300" })
ADDR one of { 801804, 826052, 826088 }
EAX one of { -1, 0, 22460 }
EBX == -1
ECX one of { -1, 0 }
EDX one of { 0, 1026 }
EIP one of { 425, 724, 11795 }
EFL one of { 131, 514, 582 }
CPL == 0
II == 0
A20 == 1
ES one of { "f000000f0000ffffffff008f9300", "f5a3000f5a30ffffffff00809300", "f5a3000f5a30ffffffff008f9300" }
CS one of { "c000000c0000ffffffff008f9b00", "c980000c9800ffffffff00809b00", "c980000c9800ffffffff008f9b00" }
SS one of { "000000000000ffffffff00809300", "000000000000ffffffff008f9300" }
DS one of { "000000000000ffffffff008f9300", "c980000c9800ffffffff00809300", "c980000c9800ffffffff008f9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "0000000000000000"
IDT == "00000000000003ff"
CR0 == 16
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS one of { 0, 129 }
CCD one of { 0, 1, 22460 }
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_9 one of { 0, 1 }
===========================================================================
..lcallw():::ENTER;condition="EFL_6==0"
A20 == EFL_9
ADDR one of { 826052, 826088 }
EAX one of { -1, 0 }
EDX == 0
EIP one of { 425, 724 }
EFL one of { 514, 582 }
ES one of { "f5a3000f5a30ffffffff00809300", "f5a3000f5a30ffffffff008f9300" }
CS one of { "c980000c9800ffffffff00809b00", "c980000c9800ffffffff008f9b00" }
DS one of { "c980000c9800ffffffff00809300", "c980000c9800ffffffff008f9300" }
CCS == 0
CCD one of { 0, 1 }
===========================================================================
..lcallw():::ENTER;condition="not(EFL_6==0)"
EBX == ECX
II == EFL_2
II == EFL_6
II == EFL_9
SS == DS
SS == GS
ADDR == 801804
EAX == 22460
EDX == 1026
EIP == 11795
EFL == 131
ES == "f000000f0000ffffffff008f9300"
CS == "c000000c0000ffffffff008f9b00"
SS == "000000000000ffffffff008f9300"
CCS == 129
CCD == 22460
===========================================================================
..lcallw():::ENTER;condition="D_EFL_6==0"
EAX == EBX
ECX == EDX
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_4
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_0
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == EFL_2
A20 == EFL_6
A20 == EFL_9
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SS == FS
DS == GS
ADDR == 826052
EAX == -1
ECX == 0
EIP == 425
EFL == 582
CPL == 0
II == 0
A20 == 1
ES == "f5a3000f5a30ffffffff008f9300"
CS == "c980000c9800ffffffff008f9b00"
SS == "000000000000ffffffff008f9300"
DS == "c980000c9800ffffffff008f9300"
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "0000000000000000"
IDT == "00000000000003ff"
CR0 == 16
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS == 0
CCD == 0
CC0 == 0
EFER == 0
===========================================================================
..lcallw():::ENTER;condition="not(D_EFL_6==0)"
EBX == ECX
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_2
II == EFL_4
II == EFL_6
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_0
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SS == FS
DS == GS
ADDR one of { 801804, 826088 }
EAX one of { 0, 22460 }
EBX == -1
EDX one of { 0, 1026 }
EIP one of { 724, 11795 }
EFL one of { 131, 514 }
CPL == 0
II == 0
A20 == 1
ES one of { "f000000f0000ffffffff008f9300", "f5a3000f5a30ffffffff00809300" }
CS one of { "c000000c0000ffffffff008f9b00", "c980000c9800ffffffff00809b00" }
SS one of { "000000000000ffffffff00809300", "000000000000ffffffff008f9300" }
DS one of { "000000000000ffffffff008f9300", "c980000c9800ffffffff00809300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "0000000000000000"
IDT == "00000000000003ff"
CR0 == 16
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS one of { 0, 129 }
CCD one of { 1, 22460 }
CC0 == 0
EFER == 0
EFL_9 one of { 0, 1 }
===========================================================================
..lcallw():::EXIT
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_4
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_4)
II == orig(EFL_8)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_0)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_4
A20 == D_EFL_8
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
SS == DS
SS == FS
SS == GS
LDT == orig(LDT)
TR == orig(TR)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == EFL_6
EFL_2 == D_EFL_9
EFL_2 == D_SMM
CR0_0 == orig(EFL_9)
D_EFL_2 == D_EFL_6
(ADDR == 1036512)  <==>  (A20 == D_CR0_0)
(ADDR == 1036512)  <==>  (A20 == EFL_2)
(ADDR == 1036512)  <==>  (CCD == 22272)
(ADDR == 1036512)  <==>  (CCS == 129)
(ADDR == 1036512)  <==>  (CR0 == 16)
(ADDR == 1036512)  <==>  (CR0 == orig(CR0))
(ADDR == 1036512)  <==>  (CR0_0 == 0)
(ADDR == 1036512)  <==>  (CS == "c000000c0000ffffffff008f9b00")
(ADDR == 1036512)  <==>  (CS == orig(CS))
(ADDR == 1036512)  <==>  (D_CR0_0 == 1)
(ADDR == 1036512)  <==>  (D_EFL_2 == 2)
(ADDR == 1036512)  <==>  (EAX == 805334284)
(ADDR == 1036512)  <==>  (EBX == 4026585312L)
(ADDR == 1036512)  <==>  (ECX == 0)
(ADDR == 1036512)  <==>  (EDX == 53472)
(ADDR == 1036512)  <==>  (EFL == 70)
(ADDR == 1036512)  <==>  (EFL_2 == 1)
(ADDR == 1036512)  <==>  (EIP == 15343)
(ADDR == 1036512)  <==>  (ES == "f000000f0000ffffffff008f9300")
(ADDR == 1036512)  <==>  (ES == orig(ES))
(ADDR == 1036512)  <==>  (GDT == "0000000000000000")
(ADDR == 1036512)  <==>  (GDT == orig(GDT))
(ADDR == 1036512)  <==>  (IDT == "00000000000003ff")
(ADDR == 1036512)  <==>  (IDT == orig(IDT))
(ADDR == 1036512)  <==>  (II == CR0_0)
(ADDR == 1036512)  <==>  (SS == "000000000000ffffffff008f9300")
(ADDR == 1036512)  <==>  (SS == orig(DS))
(ADDR == 1036512)  <==>  (SS == orig(SS))
(ADDR == 1036512)  <==>  (orig(ADDR) == 801804)
(ADDR == 1036512)  <==>  (orig(CCD) == 22460)
(ADDR == 1036512)  <==>  (orig(CS) == "c000000c0000ffffffff008f9b00")
(ADDR == 1036512)  <==>  (orig(DS) == "000000000000ffffffff008f9300")
(ADDR == 1036512)  <==>  (orig(EAX) == 22460)
(ADDR == 1036512)  <==>  (orig(EDX) == 1026)
(ADDR == 1036512)  <==>  (orig(EFL) == 131)
(ADDR == 1036512)  <==>  (orig(EIP) == 11795)
(ADDR == 1036512)  <==>  (orig(ES) == "f000000f0000ffffffff008f9300")
(ADDR == 1036512)  ==>  (II == orig(EFL_2))
(ADDR == 1036512)  ==>  (orig(EBX) == orig(ECX))
(ADDR == 1036512)  ==>  (orig(ECX) == -1)
(ADDR == 1036512)  ==>  (orig(EFL_2) == 0)
(ADDR == 1036512)  ==>  (orig(SS) == "000000000000ffffffff008f9300")
(ADDR == 133946939)  <==>  (A20 == orig(EFL_2))
(ADDR == 133946939)  <==>  (CCD == orig(CCD))
(ADDR == 133946939)  <==>  (D_EFL_2 == 0)
(ADDR == 133946939)  <==>  (EBX == -1)
(ADDR == 133946939)  <==>  (EBX == ECX)
(ADDR == 133946939)  <==>  (EBX == orig(EAX))
(ADDR == 133946939)  <==>  (EBX == orig(EBX))
(ADDR == 133946939)  <==>  (ECX == -1)
(ADDR == 133946939)  <==>  (II == D_EFL_2)
(ADDR == 133946939)  <==>  (orig(ADDR) == 826052)
(ADDR == 133946939)  <==>  (orig(CCD) == 0)
(ADDR == 133946939)  <==>  (orig(CS) == "c980000c9800ffffffff008f9b00")
(ADDR == 133946939)  <==>  (orig(DS) == "c980000c9800ffffffff008f9300")
(ADDR == 133946939)  <==>  (orig(EAX) == -1)
(ADDR == 133946939)  <==>  (orig(ECX) == 0)
(ADDR == 133946939)  <==>  (orig(ECX) == orig(EDX))
(ADDR == 133946939)  <==>  (orig(EFL) == 582)
(ADDR == 133946939)  <==>  (orig(EFL_2) == 1)
(ADDR == 133946939)  <==>  (orig(EIP) == 425)
(ADDR == 133946939)  <==>  (orig(ES) == "f5a3000f5a30ffffffff008f9300")
(ADDR == 133946939)  ==>  (A20 == CR0_0)
(ADDR == 133946939)  ==>  (CCD == 0)
(ADDR == 133946939)  ==>  (CCS == 0)
(ADDR == 133946939)  ==>  (CR0 == 17)
(ADDR == 133946939)  ==>  (CR0_0 == 1)
(ADDR == 133946939)  ==>  (CS == "000800000000ffffffff00c09b00")
(ADDR == 133946939)  ==>  (D_CR0_0 == 2)
(ADDR == 133946939)  ==>  (EAX == 181)
(ADDR == 133946939)  ==>  (EDX == 56320)
(ADDR == 133946939)  ==>  (EFL == 2)
(ADDR == 133946939)  ==>  (EFL_2 == 0)
(ADDR == 133946939)  ==>  (EIP == 1013876)
(ADDR == 133946939)  ==>  (ES == "001000000000ffffffff00c09300")
(ADDR == 133946939)  ==>  (ES == SS)
(ADDR == 133946939)  ==>  (GDT == "000f5e8000000037")
(ADDR == 133946939)  ==>  (IDT == "000f5ebe00000000")
(ADDR == 133946939)  ==>  (II == EFL_2)
(ADDR == 133946939)  ==>  (SS == "001000000000ffffffff00c09300")
(ADDR == 133946939)  ==>  (orig(EDX) == 0)
(ADDR == 133946939)  ==>  (orig(SS) == "000000000000ffffffff008f9300")
(ADDR one of { 1036512, 133946632 })  <==>  (D_EFL_2 one of { 1, 2 })
(ADDR one of { 1036512, 133946632 })  <==>  (EBX one of { 1013876, 4026585312L })
(ADDR one of { 1036512, 133946632 })  <==>  (ECX one of { 0, 4660 })
(ADDR one of { 1036512, 133946632 })  <==>  (II == orig(EFL_2))
(ADDR one of { 1036512, 133946632 })  <==>  (orig(ADDR) one of { 801804, 826088 })
(ADDR one of { 1036512, 133946632 })  <==>  (orig(CCD) one of { 1, 22460 })
(ADDR one of { 1036512, 133946632 })  <==>  (orig(CS) one of { "c000000c0000ffffffff008f9b00", "c980000c9800ffffffff00809b00" })
(ADDR one of { 1036512, 133946632 })  <==>  (orig(DS) one of { "000000000000ffffffff008f9300", "c980000c9800ffffffff00809300" })
(ADDR one of { 1036512, 133946632 })  <==>  (orig(EAX) one of { 0, 22460 })
(ADDR one of { 1036512, 133946632 })  <==>  (orig(EBX) == orig(ECX))
(ADDR one of { 1036512, 133946632 })  <==>  (orig(ECX) == -1)
(ADDR one of { 1036512, 133946632 })  <==>  (orig(EFL) one of { 131, 514 })
(ADDR one of { 1036512, 133946632 })  <==>  (orig(EFL_2) == 0)
(ADDR one of { 1036512, 133946632 })  <==>  (orig(EIP) one of { 724, 11795 })
(ADDR one of { 1036512, 133946632 })  <==>  (orig(ES) one of { "f000000f0000ffffffff008f9300", "f5a3000f5a30ffffffff00809300" })
(ADDR one of { 1036512, 133946632 })  ==>  (CCD one of { 0, 22272 })
(ADDR one of { 1036512, 133946632 })  ==>  (CCS one of { 0, 129 })
(ADDR one of { 1036512, 133946632 })  ==>  (CR0 one of { 16, 17 })
(ADDR one of { 1036512, 133946632 })  ==>  (CR0_0 one of { 0, 1 })
(ADDR one of { 1036512, 133946632 })  ==>  (CS one of { "000800000000ffffffff00c09b00", "c000000c0000ffffffff008f9b00" })
(ADDR one of { 1036512, 133946632 })  ==>  (D_CR0_0 one of { 1, 2 })
(ADDR one of { 1036512, 133946632 })  ==>  (EAX one of { 181, 805334284 })
(ADDR one of { 1036512, 133946632 })  ==>  (EDX one of { 53472, 56320 })
(ADDR one of { 1036512, 133946632 })  ==>  (EFL one of { 2, 70 })
(ADDR one of { 1036512, 133946632 })  ==>  (EFL_2 one of { 0, 1 })
(ADDR one of { 1036512, 133946632 })  ==>  (EIP one of { 15343, 1013876 })
(ADDR one of { 1036512, 133946632 })  ==>  (ES one of { "001000000000ffffffff00c09300", "f000000f0000ffffffff008f9300" })
(ADDR one of { 1036512, 133946632 })  ==>  (GDT one of { "0000000000000000", "000f5e8000000037" })
(ADDR one of { 1036512, 133946632 })  ==>  (IDT one of { "00000000000003ff", "000f5ebe00000000" })
(ADDR one of { 1036512, 133946632 })  ==>  (SS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00c09300" })
(ADDR one of { 1036512, 133946632 })  ==>  (orig(EDX) one of { 0, 1026 })
(ADDR one of { 1036512, 133946632 })  ==>  (orig(SS) one of { "000000000000ffffffff00809300", "000000000000ffffffff008f9300" })
(ADDR one of { 133946632, 133946939 })  <==>  (A20 == CR0_0)
(ADDR one of { 133946632, 133946939 })  <==>  (CCD == 0)
(ADDR one of { 133946632, 133946939 })  <==>  (CCS == 0)
(ADDR one of { 133946632, 133946939 })  <==>  (CR0 == 17)
(ADDR one of { 133946632, 133946939 })  <==>  (CR0_0 == 1)
(ADDR one of { 133946632, 133946939 })  <==>  (CS == "000800000000ffffffff00c09b00")
(ADDR one of { 133946632, 133946939 })  <==>  (D_CR0_0 == 2)
(ADDR one of { 133946632, 133946939 })  <==>  (D_EFL_2 one of { 0, 1 })
(ADDR one of { 133946632, 133946939 })  <==>  (EAX == 181)
(ADDR one of { 133946632, 133946939 })  <==>  (EBX one of { -1, 1013876 })
(ADDR one of { 133946632, 133946939 })  <==>  (ECX one of { -1, 4660 })
(ADDR one of { 133946632, 133946939 })  <==>  (EDX == 56320)
(ADDR one of { 133946632, 133946939 })  <==>  (EFL == 2)
(ADDR one of { 133946632, 133946939 })  <==>  (EFL_2 == 0)
(ADDR one of { 133946632, 133946939 })  <==>  (EIP == 1013876)
(ADDR one of { 133946632, 133946939 })  <==>  (ES == "001000000000ffffffff00c09300")
(ADDR one of { 133946632, 133946939 })  <==>  (ES == SS)
(ADDR one of { 133946632, 133946939 })  <==>  (GDT == "000f5e8000000037")
(ADDR one of { 133946632, 133946939 })  <==>  (IDT == "000f5ebe00000000")
(ADDR one of { 133946632, 133946939 })  <==>  (II == EFL_2)
(ADDR one of { 133946632, 133946939 })  <==>  (SS == "001000000000ffffffff00c09300")
(ADDR one of { 133946632, 133946939 })  <==>  (orig(ADDR) one of { 826052, 826088 })
(ADDR one of { 133946632, 133946939 })  <==>  (orig(CCD) one of { 0, 1 })
(ADDR one of { 133946632, 133946939 })  <==>  (orig(CS) one of { "c980000c9800ffffffff00809b00", "c980000c9800ffffffff008f9b00" })
(ADDR one of { 133946632, 133946939 })  <==>  (orig(DS) one of { "c980000c9800ffffffff00809300", "c980000c9800ffffffff008f9300" })
(ADDR one of { 133946632, 133946939 })  <==>  (orig(EAX) one of { -1, 0 })
(ADDR one of { 133946632, 133946939 })  <==>  (orig(EDX) == 0)
(ADDR one of { 133946632, 133946939 })  <==>  (orig(EFL) one of { 514, 582 })
(ADDR one of { 133946632, 133946939 })  <==>  (orig(EIP) one of { 425, 724 })
(ADDR one of { 133946632, 133946939 })  <==>  (orig(ES) one of { "f5a3000f5a30ffffffff00809300", "f5a3000f5a30ffffffff008f9300" })
(ADDR one of { 133946632, 133946939 })  ==>  (orig(ECX) one of { -1, 0 })
(ADDR one of { 133946632, 133946939 })  ==>  (orig(EFL_2) one of { 0, 1 })
(ADDR one of { 133946632, 133946939 })  ==>  (orig(SS) one of { "000000000000ffffffff00809300", "000000000000ffffffff008f9300" })
ADDR one of { 1036512, 133946632, 133946939 }
EAX one of { 181, 805334284 }
EBX one of { -1, 1013876, 4026585312L }
ECX one of { -1, 0, 4660 }
EDX one of { 53472, 56320 }
EIP one of { 15343, 1013876 }
EFL one of { 2, 70 }
CPL == 0
II == 0
A20 == 1
ES one of { "001000000000ffffffff00c09300", "f000000f0000ffffffff008f9300" }
CS one of { "000800000000ffffffff00c09b00", "c000000c0000ffffffff008f9b00" }
SS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00c09300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS one of { 0, 129 }
CCD one of { 0, 22272 }
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
CR0_0 one of { 0, 1 }
D_EFL_2 one of { 0, 1, 2 }
D_CR0_0 one of { 1, 2 }
===========================================================================
..lcallw():::EXIT;condition="EFL_6==0"
II == EFL_2
II == EFL_6
II == D_EFL_9
II == D_SMM
A20 == CR0_0
A20 == orig(EFL_9)
ES == SS
ES == DS
ES == FS
ES == GS
ADDR one of { 133946632, 133946939 }
EAX == 181
EBX one of { -1, 1013876 }
ECX one of { -1, 4660 }
EDX == 56320
EIP == 1013876
EFL == 2
ES == "001000000000ffffffff00c09300"
CS == "000800000000ffffffff00c09b00"
GDT == "000f5e8000000037"
IDT == "000f5ebe00000000"
CR0 == 17
CCS == 0
CCD == 0
D_EFL_2 one of { 0, 1 }
D_CR0_0 == 2
===========================================================================
..lcallw():::EXIT;condition="not(EFL_6==0)"
II == CR0_0
II == orig(EFL_2)
II == orig(EFL_6)
II == orig(EFL_9)
A20 == EFL_2
A20 == EFL_6
A20 == D_EFL_9
A20 == D_CR0_0
A20 == D_SMM
ES == orig(ES)
CS == orig(CS)
SS == orig(SS)
SS == orig(DS)
SS == orig(FS)
SS == orig(GS)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
ADDR == 1036512
EAX == 805334284
EBX == 4026585312L
ECX == 0
EDX == 53472
EIP == 15343
EFL == 70
ES == "f000000f0000ffffffff008f9300"
CS == "c000000c0000ffffffff008f9b00"
SS == "000000000000ffffffff008f9300"
GDT == "0000000000000000"
IDT == "00000000000003ff"
CR0 == 16
CCS == 129
CCD == 22272
D_EFL_2 == 2
===========================================================================
..lcallw():::EXIT;condition="D_EFL_6==0"
EBX == ECX
EBX == orig(EAX)
EBX == orig(EBX)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_2
II == EFL_4
II == EFL_6
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == D_EFL_2
II == D_EFL_6
II == D_EFL_9
II == D_SMM
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_4)
II == orig(EFL_8)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_0)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == CR0_0
A20 == D_EFL_1
A20 == D_EFL_4
A20 == D_EFL_8
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(EFL_2)
A20 == orig(EFL_6)
A20 == orig(EFL_9)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == SS
ES == DS
ES == FS
ES == GS
LDT == orig(LDT)
TR == orig(TR)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
ADDR == 133946939
EAX == 181
EBX == -1
EDX == 56320
EIP == 1013876
EFL == 2
CPL == 0
II == 0
A20 == 1
ES == "001000000000ffffffff00c09300"
CS == "000800000000ffffffff00c09b00"
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "000f5e8000000037"
IDT == "000f5ebe00000000"
CR0 == 17
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS == 0
CCD == 0
CC0 == 0
EFER == 0
D_CR0_0 == 2
===========================================================================
..lcallw():::EXIT;condition="not(D_EFL_6==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_4
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_2)
II == orig(EFL_4)
II == orig(EFL_6)
II == orig(EFL_8)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_0)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_4
A20 == D_EFL_8
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
SS == DS
SS == FS
SS == GS
LDT == orig(LDT)
TR == orig(TR)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == EFL_6
EFL_2 == D_EFL_9
EFL_2 == D_SMM
CR0_0 == orig(EFL_9)
D_EFL_2 == D_EFL_6
ADDR one of { 1036512, 133946632 }
EAX one of { 181, 805334284 }
EBX one of { 1013876, 4026585312L }
ECX one of { 0, 4660 }
EDX one of { 53472, 56320 }
EIP one of { 15343, 1013876 }
EFL one of { 2, 70 }
CPL == 0
II == 0
A20 == 1
ES one of { "001000000000ffffffff00c09300", "f000000f0000ffffffff008f9300" }
CS one of { "000800000000ffffffff00c09b00", "c000000c0000ffffffff008f9b00" }
SS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00c09300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS one of { 0, 129 }
CCD one of { 0, 22272 }
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
CR0_0 one of { 0, 1 }
D_EFL_2 one of { 1, 2 }
D_CR0_0 one of { 1, 2 }
===========================================================================
..leal():::ENTER
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == HLT
II == EFL_8
II == EFL_9
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
(EFL_6 == 0)  <==>  (A20 > EFL_6)
(EFL_6 == 0)  <==>  (EFL_4 >= EFL_6)
(EFL_6 == 0)  <==>  (EFL_6 <= EFL_11)
(EFL_6 == 0)  <==>  (II == EFL_6)
(EFL_6 == 0)  ==>  (CCD >= 1)
(EFL_6 == 0)  ==>  (EFL >= 2)
(EFL_6 == 0)  ==>  (EFL_11 one of { 0, 1 })
(EFL_6 == 0)  ==>  (EFL_2 one of { 0, 1 })
(EFL_6 == 0)  ==>  (EFL_4 one of { 0, 1 })
(EFL_6 == 0)  ==>  (EFL_6 <= CR0_0)
(EFL_6 == 0)  ==>  (FS one of { "0000000000000000ffff00009300", "001000000000ffffffff00c09300", "001000000000ffffffff00cf9300" })
(EFL_6 == 0)  ==>  (SMM >= EFL_6)
(EFL_6 == 0)  ==>  (SS one of { "001000000000ffffffff00c09300", "001000000000ffffffff00cf9300", "dc00000dc0000000ffff00009300" })
(EFL_6 == 1)  <==>  (A20 == EFL_6)
(EFL_6 == 1)  <==>  (EFL_4 < EFL_6)
(EFL_6 == 1)  <==>  (EFL_6 > EFL_11)
(EFL_6 == 1)  <==>  (II < EFL_6)
(EFL_6 == 1)  ==>  (A20 == EFL_2)
(EFL_6 == 1)  ==>  (A20 > EFL_11)
(EFL_6 == 1)  ==>  (A20 > EFL_4)
(EFL_6 == 1)  ==>  (EFL == 70)
(EFL_6 == 1)  ==>  (EFL_11 == 0)
(EFL_6 == 1)  ==>  (EFL_2 == 1)
(EFL_6 == 1)  ==>  (EFL_2 > EFL_11)
(EFL_6 == 1)  ==>  (EFL_2 > EFL_4)
(EFL_6 == 1)  ==>  (EFL_2 >= CR0_0)
(EFL_6 == 1)  ==>  (EFL_4 <= CR0_0)
(EFL_6 == 1)  ==>  (EFL_4 == 0)
(EFL_6 == 1)  ==>  (EFL_6 >= CR0_0)
(EFL_6 == 1)  ==>  (FS == GS)
(EFL_6 == 1)  ==>  (II < EFL_2)
(EFL_6 == 1)  ==>  (II == EFL_11)
(EFL_6 == 1)  ==>  (II == EFL_4)
(EFL_6 == 1)  ==>  (SMM <= EFL_2)
(EFL_6 == 1)  ==>  (SMM <= EFL_6)
(EFL_6 == 1)  ==>  (SMM >= EFL_11)
(EFL_6 == 1)  ==>  (SMM >= EFL_4)
(EFL_6 == 1)  ==>  (SS == DS)
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
SMM one of { 0, 1 }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_11 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
II <= SMM
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= EFL_11
II <= CR0_0
A20 >= SMM
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_11
A20 >= CR0_0
SMM <= CR0_0
ES != CS
ES >= FS
ES >= GS
ES > LDT
ES > TR
CS != SS
CS != DS
CS != FS
CS != GS
CS > LDT
CS > TR
SS <= DS
SS >= FS
SS >= GS
SS > LDT
SS > TR
DS >= FS
DS >= GS
DS > LDT
DS > TR
FS >= GS
FS > LDT
FS > TR
GS > LDT
GS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_6
EFL_4 >= EFL_11
EFL_11 <= CR0_0
===========================================================================
..leal():::ENTER;condition="EFL_6==0"
II == EFL_6
SS one of { "001000000000ffffffff00c09300", "001000000000ffffffff00cf9300", "dc00000dc0000000ffff00009300" }
FS one of { "0000000000000000ffff00009300", "001000000000ffffffff00c09300", "001000000000ffffffff00cf9300" }
CCD >= 1
===========================================================================
..leal():::ENTER;condition="not(EFL_6==0)"
II == EFL_4
II == EFL_11
A20 == EFL_2
A20 == EFL_6
SS == DS
FS == GS
EFL == 70
===========================================================================
..leal():::ENTER;condition="not(D_EFL_6==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == HLT
II == EFL_8
II == EFL_9
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
SMM one of { 0, 1 }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_11 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
II <= SMM
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= EFL_11
II <= CR0_0
A20 >= SMM
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_11
A20 >= CR0_0
SMM <= CR0_0
ES != CS
ES >= FS
ES >= GS
ES > LDT
ES > TR
CS != SS
CS != DS
CS != FS
CS != GS
CS > LDT
CS > TR
SS <= DS
SS >= FS
SS >= GS
SS > LDT
SS > TR
DS >= FS
DS >= GS
DS > LDT
DS > TR
FS >= GS
FS > LDT
FS > TR
GS > LDT
GS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_6
EFL_4 >= EFL_11
EFL_11 <= CR0_0
===========================================================================
..leal():::EXIT
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == HLT
II == EFL_8
II == EFL_9
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(HLT)
II == orig(EFL_8)
II == orig(EFL_9)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
SMM == orig(SMM)
ES == orig(ES)
CS == orig(CS)
SS == orig(SS)
DS == orig(DS)
FS == orig(FS)
GS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == orig(EFL_2)
EFL_4 == orig(EFL_4)
EFL_6 == orig(EFL_6)
EFL_11 == orig(EFL_11)
CR0_0 == orig(CR0_0)
(EFL_6 == 0)  <==>  (A20 > EFL_6)
(EFL_6 == 0)  <==>  (EFL_4 >= EFL_6)
(EFL_6 == 0)  <==>  (EFL_6 <= EFL_11)
(EFL_6 == 0)  <==>  (II == EFL_6)
(EFL_6 == 0)  ==>  (CCD >= 1)
(EFL_6 == 0)  ==>  (EFL >= 2)
(EFL_6 == 0)  ==>  (EFL_11 one of { 0, 1 })
(EFL_6 == 0)  ==>  (EFL_2 one of { 0, 1 })
(EFL_6 == 0)  ==>  (EFL_4 one of { 0, 1 })
(EFL_6 == 0)  ==>  (EFL_6 <= CR0_0)
(EFL_6 == 0)  ==>  (FS one of { "0000000000000000ffff00009300", "001000000000ffffffff00c09300", "001000000000ffffffff00cf9300" })
(EFL_6 == 0)  ==>  (SMM >= EFL_6)
(EFL_6 == 0)  ==>  (SS one of { "001000000000ffffffff00c09300", "001000000000ffffffff00cf9300", "dc00000dc0000000ffff00009300" })
(EFL_6 == 1)  <==>  (A20 == EFL_6)
(EFL_6 == 1)  <==>  (EFL_4 < EFL_6)
(EFL_6 == 1)  <==>  (EFL_6 > EFL_11)
(EFL_6 == 1)  <==>  (II < EFL_6)
(EFL_6 == 1)  ==>  (A20 == EFL_2)
(EFL_6 == 1)  ==>  (A20 > EFL_11)
(EFL_6 == 1)  ==>  (A20 > EFL_4)
(EFL_6 == 1)  ==>  (EFL == 70)
(EFL_6 == 1)  ==>  (EFL_11 == 0)
(EFL_6 == 1)  ==>  (EFL_2 == 1)
(EFL_6 == 1)  ==>  (EFL_2 > EFL_11)
(EFL_6 == 1)  ==>  (EFL_2 > EFL_4)
(EFL_6 == 1)  ==>  (EFL_2 >= CR0_0)
(EFL_6 == 1)  ==>  (EFL_4 <= CR0_0)
(EFL_6 == 1)  ==>  (EFL_4 == 0)
(EFL_6 == 1)  ==>  (EFL_6 >= CR0_0)
(EFL_6 == 1)  ==>  (FS == GS)
(EFL_6 == 1)  ==>  (II < EFL_2)
(EFL_6 == 1)  ==>  (II == EFL_11)
(EFL_6 == 1)  ==>  (II == EFL_4)
(EFL_6 == 1)  ==>  (SMM <= EFL_2)
(EFL_6 == 1)  ==>  (SMM <= EFL_6)
(EFL_6 == 1)  ==>  (SMM >= EFL_11)
(EFL_6 == 1)  ==>  (SMM >= EFL_4)
(EFL_6 == 1)  ==>  (SS == DS)
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
SMM one of { 0, 1 }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_11 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
ADDR > orig(ADDR)
EAX <= orig(EAX)
EBX <= orig(EBX)
ECX <= orig(ECX)
EDX <= orig(EDX)
EIP != orig(ADDR)
II <= SMM
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= EFL_11
II <= CR0_0
A20 >= SMM
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_11
A20 >= CR0_0
SMM <= CR0_0
ES != CS
ES >= FS
ES >= GS
ES > LDT
ES > TR
CS != SS
CS != DS
CS != FS
CS != GS
CS > LDT
CS > TR
SS <= DS
SS >= FS
SS >= GS
SS > LDT
SS > TR
DS >= FS
DS >= GS
DS > LDT
DS > TR
FS >= GS
FS > LDT
FS > TR
GS > LDT
GS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_6
EFL_4 >= EFL_11
EFL_11 <= CR0_0
===========================================================================
..leal():::EXIT;condition="EFL_6==0"
II == EFL_6
II == orig(EFL_6)
SS one of { "001000000000ffffffff00c09300", "001000000000ffffffff00cf9300", "dc00000dc0000000ffff00009300" }
FS one of { "0000000000000000ffff00009300", "001000000000ffffffff00c09300", "001000000000ffffffff00cf9300" }
CCD >= 1
===========================================================================
..leal():::EXIT;condition="not(EFL_6==0)"
II == EFL_4
II == EFL_11
II == orig(EFL_4)
II == orig(EFL_11)
A20 == EFL_2
A20 == EFL_6
A20 == orig(EFL_2)
A20 == orig(EFL_6)
SS == DS
SS == orig(DS)
FS == GS
FS == orig(GS)
EFL == 70
===========================================================================
..leal():::EXIT;condition="not(D_EFL_6==0)"
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == HLT
II == EFL_8
II == EFL_9
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(HLT)
II == orig(EFL_8)
II == orig(EFL_9)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
SMM == orig(SMM)
ES == orig(ES)
CS == orig(CS)
SS == orig(SS)
DS == orig(DS)
FS == orig(FS)
GS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == orig(EFL_2)
EFL_4 == orig(EFL_4)
EFL_6 == orig(EFL_6)
EFL_11 == orig(EFL_11)
CR0_0 == orig(CR0_0)
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
SMM one of { 0, 1 }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_11 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
ADDR > orig(ADDR)
EAX <= orig(EAX)
EBX <= orig(EBX)
ECX <= orig(ECX)
EDX <= orig(EDX)
EIP != orig(ADDR)
II <= SMM
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= EFL_11
II <= CR0_0
A20 >= SMM
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_11
A20 >= CR0_0
SMM <= CR0_0
ES != CS
ES >= FS
ES >= GS
ES > LDT
ES > TR
CS != SS
CS != DS
CS != FS
CS != GS
CS > LDT
CS > TR
SS <= DS
SS >= FS
SS >= GS
SS > LDT
SS > TR
DS >= FS
DS >= GS
DS > LDT
DS > TR
FS >= GS
FS > LDT
FS > TR
GS > LDT
GS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_6
EFL_4 >= EFL_11
EFL_11 <= CR0_0
===========================================================================
..leave():::ENTER
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == CR0_0
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
ES == SS
ES == DS
ES == FS
ES == GS
(EFL_6 == 0)  <==>  (A20 > EFL_6)
(EFL_6 == 0)  <==>  (EFL_4 >= EFL_6)
(EFL_6 == 0)  <==>  (II == EFL_6)
(EFL_6 == 0)  ==>  (EAX != EDX)
(EFL_6 == 0)  ==>  (EFL_2 one of { 0, 1 })
(EFL_6 == 0)  ==>  (EFL_4 one of { 0, 1 })
(EFL_6 == 1)  <==>  (A20 == EFL_6)
(EFL_6 == 1)  ==>  (A20 == EFL_2)
(EFL_6 == 1)  ==>  (CCD one of { 0, 17 })
(EFL_6 == 1)  ==>  (CCS one of { 10, 68, 16777215 })
(EFL_6 == 1)  ==>  (EAX one of { -1, 0, 159584 })
(EFL_6 == 1)  ==>  (EBX one of { 10, 425716, 492032 })
(EFL_6 == 1)  ==>  (ECX one of { 0, 35961, 151859 })
(EFL_6 == 1)  ==>  (EDX one of { 0, 13 })
(EFL_6 == 1)  ==>  (EFL == 70)
(EFL_6 == 1)  ==>  (EFL_2 == 1)
(EFL_6 == 1)  ==>  (EFL_4 == 0)
(EFL_6 == 1)  ==>  (II == EFL_4)
EAX >= -1
EDX >= 0
CPL == 0
II == 0
A20 == 1
ES == "001000000000ffffffff00cf9300"
CS == "000800000000ffffffff00cf9a00"
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "0000910800000027"
IDT == "00000000000003ff"
CR0 == 17
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
ADDR != EIP
EAX != EBX
EBX != ECX
EBX != EDX
II <= EFL_2
II <= EFL_4
II <= EFL_6
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
ES > CS
ES > LDT
ES > TR
CS > LDT
CS > TR
LDT < TR
GDT > IDT
EFL_2 >= EFL_6
===========================================================================
..leave():::ENTER;condition="EFL_6==0"
II == EFL_6
EAX != EDX
===========================================================================
..leave():::ENTER;condition="not(EFL_6==0)"
II == EFL_4
A20 == EFL_2
A20 == EFL_6
EAX one of { -1, 0, 159584 }
EBX one of { 10, 425716, 492032 }
ECX one of { 0, 35961, 151859 }
EDX one of { 0, 13 }
EFL == 70
CCS one of { 10, 68, 16777215 }
CCD one of { 0, 17 }
===========================================================================
..leave():::ENTER;condition="not(D_EFL_6==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == CR0_0
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
ES == SS
ES == DS
ES == FS
ES == GS
EAX >= -1
EDX >= 0
CPL == 0
II == 0
A20 == 1
ES == "001000000000ffffffff00cf9300"
CS == "000800000000ffffffff00cf9a00"
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "0000910800000027"
IDT == "00000000000003ff"
CR0 == 17
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
ADDR != EIP
EAX != EBX
EBX != ECX
EBX != EDX
II <= EFL_2
II <= EFL_4
II <= EFL_6
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
ES > CS
ES > LDT
ES > TR
CS > LDT
CS > TR
LDT < TR
GDT > IDT
EFL_2 >= EFL_6
===========================================================================
..leave():::EXIT
EAX == orig(EAX)
EBX == orig(EBX)
ECX == orig(ECX)
EDX == orig(EDX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_8)
II == orig(EFL_9)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == CR0_0
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(CR0_0)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == SS
ES == DS
ES == FS
ES == GS
ES == orig(ES)
ES == orig(SS)
ES == orig(DS)
ES == orig(FS)
ES == orig(GS)
CS == orig(CS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == orig(EFL_2)
EFL_4 == orig(EFL_4)
EFL_6 == orig(EFL_6)
(EFL_6 == 0)  <==>  (A20 > EFL_6)
(EFL_6 == 0)  <==>  (EFL_4 >= EFL_6)
(EFL_6 == 0)  <==>  (II == EFL_6)
(EFL_6 == 0)  ==>  (EAX != EDX)
(EFL_6 == 0)  ==>  (EFL_2 one of { 0, 1 })
(EFL_6 == 0)  ==>  (EFL_4 one of { 0, 1 })
(EFL_6 == 1)  <==>  (A20 == EFL_6)
(EFL_6 == 1)  ==>  (A20 == EFL_2)
(EFL_6 == 1)  ==>  (CCD one of { 0, 17 })
(EFL_6 == 1)  ==>  (CCS one of { 10, 68, 16777215 })
(EFL_6 == 1)  ==>  (EAX one of { -1, 0, 159584 })
(EFL_6 == 1)  ==>  (EBX one of { 10, 425716, 492032 })
(EFL_6 == 1)  ==>  (ECX one of { 0, 35961, 151859 })
(EFL_6 == 1)  ==>  (EDX one of { 0, 13 })
(EFL_6 == 1)  ==>  (EFL == 70)
(EFL_6 == 1)  ==>  (EFL_2 == 1)
(EFL_6 == 1)  ==>  (EFL_4 == 0)
(EFL_6 == 1)  ==>  (II == EFL_4)
EAX >= -1
EDX >= 0
CPL == 0
II == 0
A20 == 1
ES == "001000000000ffffffff00cf9300"
CS == "000800000000ffffffff00cf9a00"
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "0000910800000027"
IDT == "00000000000003ff"
CR0 == 17
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
ADDR != EIP
ADDR - orig(ADDR) - 1 == 0
EAX != EBX
EBX != ECX
EBX != EDX
EIP != orig(ADDR)
II <= EFL_2
II <= EFL_4
II <= EFL_6
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
ES > CS
ES > LDT
ES > TR
CS > LDT
CS > TR
LDT < TR
GDT > IDT
EFL_2 >= EFL_6
===========================================================================
..leave():::EXIT;condition="EFL_6==0"
II == EFL_6
II == orig(EFL_6)
EAX != EDX
===========================================================================
..leave():::EXIT;condition="not(EFL_6==0)"
II == EFL_4
II == orig(EFL_4)
A20 == EFL_2
A20 == EFL_6
A20 == orig(EFL_2)
A20 == orig(EFL_6)
EAX one of { -1, 0, 159584 }
EBX one of { 10, 425716, 492032 }
ECX one of { 0, 35961, 151859 }
EDX one of { 0, 13 }
EFL == 70
CCS one of { 10, 68, 16777215 }
CCD one of { 0, 17 }
===========================================================================
..leave():::EXIT;condition="not(D_EFL_6==0)"
EAX == orig(EAX)
EBX == orig(EBX)
ECX == orig(ECX)
EDX == orig(EDX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_8)
II == orig(EFL_9)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == CR0_0
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(CR0_0)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == SS
ES == DS
ES == FS
ES == GS
ES == orig(ES)
ES == orig(SS)
ES == orig(DS)
ES == orig(FS)
ES == orig(GS)
CS == orig(CS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == orig(EFL_2)
EFL_4 == orig(EFL_4)
EFL_6 == orig(EFL_6)
EAX >= -1
EDX >= 0
CPL == 0
II == 0
A20 == 1
ES == "001000000000ffffffff00cf9300"
CS == "000800000000ffffffff00cf9a00"
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "0000910800000027"
IDT == "00000000000003ff"
CR0 == 17
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
ADDR != EIP
ADDR - orig(ADDR) - 1 == 0
EAX != EBX
EBX != ECX
EBX != EDX
EIP != orig(ADDR)
II <= EFL_2
II <= EFL_4
II <= EFL_6
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
ES > CS
ES > LDT
ES > TR
CS > LDT
CS > TR
LDT < TR
GDT > IDT
EFL_2 >= EFL_6
===========================================================================
..leaw():::ENTER
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_0
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
FS == GS
(EFL_6 == 0)  <==>  (A20 > EFL_6)
(EFL_6 == 0)  <==>  (EFL_4 >= EFL_6)
(EFL_6 == 0)  <==>  (II == EFL_6)
(EFL_6 == 0)  ==>  (EAX >= -1)
(EFL_6 == 0)  ==>  (EBX != ECX)
(EFL_6 == 0)  ==>  (EFL >= 2)
(EFL_6 == 0)  ==>  (EFL_2 one of { 0, 1 })
(EFL_6 == 0)  ==>  (EFL_4 one of { 0, 1 })
(EFL_6 == 0)  ==>  (FS one of { "0000000000000000ffff00009300", "000000000000ffffffff00809300", "000000000000ffffffff008f9300" })
(EFL_6 == 1)  <==>  (A20 == EFL_6)
(EFL_6 == 1)  ==>  (A20 == EFL_2)
(EFL_6 == 1)  ==>  (ADDR one of { 794953, 795049, 805230 })
(EFL_6 == 1)  ==>  (CCD one of { 0, 158, 256 })
(EFL_6 == 1)  ==>  (CCS one of { 0, 2, 68 })
(EFL_6 == 1)  ==>  (CS one of { "c000000c00000000ffff00009e00", "c000000c0000ffffffff008f9b00" })
(EFL_6 == 1)  ==>  (DS one of { "eb34000eb3400000ffff00009300", "eb34000eb340ffffffff008f9300" })
(EFL_6 == 1)  ==>  (EAX one of { 0, 158, 258 })
(EFL_6 == 1)  ==>  (ECX one of { 0, 160, 36523 })
(EFL_6 == 1)  ==>  (EFL == 70)
(EFL_6 == 1)  ==>  (EFL_2 == 1)
(EFL_6 == 1)  ==>  (EFL_4 == 0)
(EFL_6 == 1)  ==>  (EIP one of { 4145, 8474, 18623 })
(EFL_6 == 1)  ==>  (ES one of { "0000000000000000ffff00009300", "0040000004000000ffff00009300", "004000000400ffffffff008f9300" })
(EFL_6 == 1)  ==>  (FS one of { "0000000000000000ffff00009300", "000000000000ffffffff008f9300" })
(EFL_6 == 1)  ==>  (II == EFL_4)
(EFL_6 == 1)  ==>  (SS == DS)
(EFL_6 == 1)  ==>  (SS one of { "eb34000eb3400000ffff00009300", "eb34000eb340ffffffff008f9300" })
EAX >= -1
EBX >= -1
ECX >= 0
EFL >= 2
CPL == 0
II == 0
A20 == 1
FS one of { "0000000000000000ffff00009300", "000000000000ffffffff00809300", "000000000000ffffffff008f9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027" }
IDT == "00000000000003ff"
CR0 == 16
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
ADDR > EIP
EAX != ECX
EAX != EDX
EBX != EDX
II <= EFL_2
II <= EFL_4
II <= EFL_6
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
ES < CS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != DS
CS > FS
CS > LDT
CS > TR
SS <= DS
SS >= FS
SS > LDT
SS > TR
DS >= FS
DS > LDT
DS > TR
FS > LDT
FS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_4
EFL_2 >= EFL_6
===========================================================================
..leaw():::ENTER;condition="EFL_6==0"
II == EFL_6
EBX != ECX
===========================================================================
..leaw():::ENTER;condition="not(EFL_6==0)"
II == EFL_4
A20 == EFL_2
A20 == EFL_6
SS == DS
ADDR one of { 794953, 795049, 805230 }
EAX one of { 0, 158, 258 }
ECX one of { 0, 160, 36523 }
EIP one of { 4145, 8474, 18623 }
EFL == 70
ES one of { "0000000000000000ffff00009300", "0040000004000000ffff00009300", "004000000400ffffffff008f9300" }
CS one of { "c000000c00000000ffff00009e00", "c000000c0000ffffffff008f9b00" }
SS one of { "eb34000eb3400000ffff00009300", "eb34000eb340ffffffff008f9300" }
FS one of { "0000000000000000ffff00009300", "000000000000ffffffff008f9300" }
CCS one of { 0, 2, 68 }
CCD one of { 0, 158, 256 }
===========================================================================
..leaw():::ENTER;condition="not(D_EFL_6==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_0
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
FS == GS
EAX >= -1
EBX >= -1
ECX >= 0
EFL >= 2
CPL == 0
II == 0
A20 == 1
FS one of { "0000000000000000ffff00009300", "000000000000ffffffff00809300", "000000000000ffffffff008f9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027" }
IDT == "00000000000003ff"
CR0 == 16
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
ADDR > EIP
EAX != ECX
EAX != EDX
EBX != EDX
II <= EFL_2
II <= EFL_4
II <= EFL_6
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
ES < CS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != DS
CS > FS
CS > LDT
CS > TR
SS <= DS
SS >= FS
SS > LDT
SS > TR
DS >= FS
DS > LDT
DS > TR
FS > LDT
FS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_4
EFL_2 >= EFL_6
===========================================================================
..leaw():::EXIT
EAX == orig(EAX)
ECX == orig(ECX)
EDX == orig(EDX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_0
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_8)
II == orig(EFL_9)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_0)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == orig(ES)
CS == orig(CS)
SS == orig(SS)
DS == orig(DS)
FS == GS
FS == orig(FS)
FS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == orig(EFL_2)
EFL_4 == orig(EFL_4)
EFL_6 == orig(EFL_6)
(EFL_6 == 0)  <==>  (A20 > EFL_6)
(EFL_6 == 0)  <==>  (EFL_4 >= EFL_6)
(EFL_6 == 0)  <==>  (II == EFL_6)
(EFL_6 == 0)  ==>  (EAX >= -1)
(EFL_6 == 0)  ==>  (EBX one of { -1, 65535 })
(EFL_6 == 0)  ==>  (ECX != orig(EBX))
(EFL_6 == 0)  ==>  (EFL >= 2)
(EFL_6 == 0)  ==>  (EFL_2 one of { 0, 1 })
(EFL_6 == 0)  ==>  (EFL_4 one of { 0, 1 })
(EFL_6 == 0)  ==>  (FS one of { "0000000000000000ffff00009300", "000000000000ffffffff00809300", "000000000000ffffffff008f9300" })
(EFL_6 == 1)  <==>  (A20 == EFL_6)
(EFL_6 == 1)  ==>  (A20 == EFL_2)
(EFL_6 == 1)  ==>  (ADDR one of { 794956, 795052, 805233 })
(EFL_6 == 1)  ==>  (CCD one of { 0, 158, 256 })
(EFL_6 == 1)  ==>  (CCS one of { 0, 2, 68 })
(EFL_6 == 1)  ==>  (CS one of { "c000000c00000000ffff00009e00", "c000000c0000ffffffff008f9b00" })
(EFL_6 == 1)  ==>  (DS one of { "eb34000eb3400000ffff00009300", "eb34000eb340ffffffff008f9300" })
(EFL_6 == 1)  ==>  (EAX one of { 0, 158, 258 })
(EFL_6 == 1)  ==>  (EBX == -1)
(EFL_6 == 1)  ==>  (ECX one of { 0, 160, 36523 })
(EFL_6 == 1)  ==>  (EFL == 70)
(EFL_6 == 1)  ==>  (EFL_2 == 1)
(EFL_6 == 1)  ==>  (EFL_4 == 0)
(EFL_6 == 1)  ==>  (EIP one of { 4145, 8474, 18623 })
(EFL_6 == 1)  ==>  (ES one of { "0000000000000000ffff00009300", "0040000004000000ffff00009300", "004000000400ffffffff008f9300" })
(EFL_6 == 1)  ==>  (FS one of { "0000000000000000ffff00009300", "000000000000ffffffff008f9300" })
(EFL_6 == 1)  ==>  (II == EFL_4)
(EFL_6 == 1)  ==>  (SS == DS)
(EFL_6 == 1)  ==>  (SS one of { "eb34000eb3400000ffff00009300", "eb34000eb340ffffffff008f9300" })
(EFL_6 == 1)  ==>  (orig(ADDR) one of { 794953, 795049, 805230 })
EAX >= -1
EBX one of { -1, 65535 }
ECX >= 0
EFL >= 2
CPL == 0
II == 0
A20 == 1
FS one of { "0000000000000000ffff00009300", "000000000000ffffffff00809300", "000000000000ffffffff008f9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027" }
IDT == "00000000000003ff"
CR0 == 16
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
ADDR > EIP
ADDR > orig(ADDR)
EAX != ECX
EAX != EDX
EBX != ECX
ECX % EBX == 0
EBX <= orig(EBX)
orig(EBX) % EBX == 0
EDX != orig(EBX)
EIP < orig(ADDR)
II <= EFL_2
II <= EFL_4
II <= EFL_6
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
ES < CS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != DS
CS > FS
CS > LDT
CS > TR
SS <= DS
SS >= FS
SS > LDT
SS > TR
DS >= FS
DS > LDT
DS > TR
FS > LDT
FS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_4
EFL_2 >= EFL_6
===========================================================================
..leaw():::EXIT;condition="EFL_6==0"
II == EFL_6
II == orig(EFL_6)
ECX != orig(EBX)
===========================================================================
..leaw():::EXIT;condition="not(EFL_6==0)"
II == EFL_4
II == orig(EFL_4)
A20 == EFL_2
A20 == EFL_6
A20 == orig(EFL_2)
A20 == orig(EFL_6)
SS == DS
SS == orig(DS)
ADDR one of { 794956, 795052, 805233 }
EAX one of { 0, 158, 258 }
EBX == -1
ECX one of { 0, 160, 36523 }
EIP one of { 4145, 8474, 18623 }
EFL == 70
ES one of { "0000000000000000ffff00009300", "0040000004000000ffff00009300", "004000000400ffffffff008f9300" }
CS one of { "c000000c00000000ffff00009e00", "c000000c0000ffffffff008f9b00" }
SS one of { "eb34000eb3400000ffff00009300", "eb34000eb340ffffffff008f9300" }
FS one of { "0000000000000000ffff00009300", "000000000000ffffffff008f9300" }
CCS one of { 0, 2, 68 }
CCD one of { 0, 158, 256 }
===========================================================================
..leaw():::EXIT;condition="not(D_EFL_6==0)"
EAX == orig(EAX)
ECX == orig(ECX)
EDX == orig(EDX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_0
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_8)
II == orig(EFL_9)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_0)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == orig(ES)
CS == orig(CS)
SS == orig(SS)
DS == orig(DS)
FS == GS
FS == orig(FS)
FS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == orig(EFL_2)
EFL_4 == orig(EFL_4)
EFL_6 == orig(EFL_6)
EAX >= -1
EBX one of { -1, 65535 }
ECX >= 0
EFL >= 2
CPL == 0
II == 0
A20 == 1
FS one of { "0000000000000000ffff00009300", "000000000000ffffffff00809300", "000000000000ffffffff008f9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027" }
IDT == "00000000000003ff"
CR0 == 16
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
ADDR > EIP
ADDR > orig(ADDR)
EAX != ECX
EAX != EDX
EBX != ECX
ECX % EBX == 0
EBX <= orig(EBX)
orig(EBX) % EBX == 0
EDX != orig(EBX)
EIP < orig(ADDR)
II <= EFL_2
II <= EFL_4
II <= EFL_6
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
ES < CS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != DS
CS > FS
CS > LDT
CS > TR
SS <= DS
SS >= FS
SS > LDT
SS > TR
DS >= FS
DS > LDT
DS > TR
FS > LDT
FS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_4
EFL_2 >= EFL_6
===========================================================================
..lgdtl():::ENTER
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SS == DS
SS == FS
SS == GS
EFL_6 == EFL_9
(ADDR one of { 34678, 34686 })  <==>  (A20 == EFL_6)
(ADDR one of { 34678, 34686 })  <==>  (CCD == 64928)
(ADDR one of { 34678, 34686 })  <==>  (CCS == 68)
(ADDR one of { 34678, 34686 })  <==>  (CS == "0000000000000000ffff00009b00")
(ADDR one of { 34678, 34686 })  <==>  (ECX == 6578533)
(ADDR one of { 34678, 34686 })  <==>  (EFL == 582)
(ADDR one of { 34678, 34686 })  <==>  (EFL_4 == 0)
(ADDR one of { 34678, 34686 })  <==>  (EFL_6 == 1)
(ADDR one of { 34678, 34686 })  <==>  (EIP == 33428)
(ADDR one of { 34678, 34686 })  <==>  (ES == "0000000000000000ffff00009300")
(ADDR one of { 34678, 34686 })  <==>  (GDT == "0000000000000000")
(ADDR one of { 34678, 34686 })  <==>  (II == EFL_4)
(ADDR one of { 34678, 34686 })  <==>  (SS == "0000000000000000ffff00009300")
(ADDR one of { 34678, 34686 })  ==>  (A20 == EFL_2)
(ADDR one of { 34678, 34686 })  ==>  (CR0 == 16)
(ADDR one of { 34678, 34686 })  ==>  (CR0_0 == 0)
(ADDR one of { 34678, 34686 })  ==>  (EAX == 0)
(ADDR one of { 34678, 34686 })  ==>  (EBX == 1)
(ADDR one of { 34678, 34686 })  ==>  (EDX == 128)
(ADDR one of { 34678, 34686 })  ==>  (EFL_2 == 1)
(ADDR one of { 34678, 34686 })  ==>  (ES == SS)
(ADDR one of { 34678, 34686 })  ==>  (II == CR0_0)
(ADDR one of { 34747, 1011147 })  <==>  (A20 == EFL_4)
(ADDR one of { 34747, 1011147 })  <==>  (CCD one of { 33535, 425876 })
(ADDR one of { 34747, 1011147 })  <==>  (CCS one of { 2, 76 })
(ADDR one of { 34747, 1011147 })  <==>  (CS one of { "000800000000ffffffff00cf9a00", "f000000f0000ffffffff008f9b00" })
(ADDR one of { 34747, 1011147 })  <==>  (ECX one of { 0, 33537 })
(ADDR one of { 34747, 1011147 })  <==>  (EFL one of { 18, 151 })
(ADDR one of { 34747, 1011147 })  <==>  (EFL_4 == 1)
(ADDR one of { 34747, 1011147 })  <==>  (EFL_6 == 0)
(ADDR one of { 34747, 1011147 })  <==>  (EIP one of { 28054, 35310 })
(ADDR one of { 34747, 1011147 })  <==>  (ES one of { "001000000000ffffffff00cf9300", "dc00000dc000ffffffff008f9300" })
(ADDR one of { 34747, 1011147 })  <==>  (GDT one of { "0000910800000027", "000f5e8000000037" })
(ADDR one of { 34747, 1011147 })  <==>  (II == EFL_6)
(ADDR one of { 34747, 1011147 })  <==>  (SS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" })
(ADDR one of { 34747, 1011147 })  ==>  (CR0 one of { 16, 17 })
(ADDR one of { 34747, 1011147 })  ==>  (CR0_0 one of { 0, 1 })
(ADDR one of { 34747, 1011147 })  ==>  (EAX one of { -1, 0 })
(ADDR one of { 34747, 1011147 })  ==>  (EBX one of { 1, 56320 })
(ADDR one of { 34747, 1011147 })  ==>  (EDX one of { 0, 128 })
(ADDR one of { 34747, 1011147 })  ==>  (EFL_2 one of { 0, 1 })
EAX one of { -1, 0 }
EBX one of { 1, 56320 }
ECX one of { 0, 33537, 6578533 }
EDX one of { 0, 128 }
EIP one of { 28054, 33428, 35310 }
EFL one of { 18, 151, 582 }
CPL == 0
II == 0
A20 == 1
ES one of { "0000000000000000ffff00009300", "001000000000ffffffff00cf9300", "dc00000dc000ffffffff008f9300" }
CS one of { "0000000000000000ffff00009b00", "000800000000ffffffff00cf9a00", "f000000f0000ffffffff008f9b00" }
SS one of { "0000000000000000ffff00009300", "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027", "000f5e8000000037" }
IDT == "00000000000003ff"
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS one of { 2, 68, 76 }
CCD one of { 33535, 64928, 425876 }
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
CR0_0 one of { 0, 1 }
===========================================================================
..lgdtl():::ENTER;condition="EFL_6==0"
II == EFL_6
II == EFL_9
A20 == EFL_4
ADDR one of { 34747, 1011147 }
ECX one of { 0, 33537 }
EIP one of { 28054, 35310 }
EFL one of { 18, 151 }
ES one of { "001000000000ffffffff00cf9300", "dc00000dc000ffffffff008f9300" }
CS one of { "000800000000ffffffff00cf9a00", "f000000f0000ffffffff008f9b00" }
SS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" }
GDT one of { "0000910800000027", "000f5e8000000037" }
CCS one of { 2, 76 }
CCD one of { 33535, 425876 }
===========================================================================
..lgdtl():::ENTER;condition="not(EFL_6==0)"
II == EFL_4
II == CR0_0
A20 == EFL_2
A20 == EFL_6
A20 == EFL_9
ES == SS
ES == DS
ES == FS
ES == GS
ADDR one of { 34678, 34686 }
EAX == 0
EBX == 1
ECX == 6578533
EDX == 128
EIP == 33428
EFL == 582
ES == "0000000000000000ffff00009300"
CS == "0000000000000000ffff00009b00"
GDT == "0000000000000000"
CR0 == 16
CCS == 68
CCD == 64928
===========================================================================
..lgdtl():::ENTER;condition="not(D_EFL_6==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SS == DS
SS == FS
SS == GS
EFL_6 == EFL_9
EAX one of { -1, 0 }
EBX one of { 1, 56320 }
ECX one of { 0, 33537, 6578533 }
EDX one of { 0, 128 }
EIP one of { 28054, 33428, 35310 }
EFL one of { 18, 151, 582 }
CPL == 0
II == 0
A20 == 1
ES one of { "0000000000000000ffff00009300", "001000000000ffffffff00cf9300", "dc00000dc000ffffffff008f9300" }
CS one of { "0000000000000000ffff00009b00", "000800000000ffffffff00cf9a00", "f000000f0000ffffffff008f9b00" }
SS one of { "0000000000000000ffff00009300", "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027", "000f5e8000000037" }
IDT == "00000000000003ff"
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS one of { 2, 68, 76 }
CCD one of { 33535, 64928, 425876 }
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
CR0_0 one of { 0, 1 }
===========================================================================
..lgdtl():::EXIT
EBX == orig(EBX)
ECX == orig(ECX)
EDX == orig(EDX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_8)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == orig(ES)
CS == orig(CS)
SS == DS
SS == FS
SS == GS
SS == orig(SS)
SS == orig(DS)
SS == orig(FS)
SS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == orig(EFL_2)
EFL_4 == orig(EFL_4)
EFL_6 == EFL_9
EFL_6 == orig(EFL_6)
EFL_6 == orig(EFL_9)
CR0_0 == orig(CR0_0)
(ADDR one of { 34686, 34687 })  <==>  (A20 == EFL_6)
(ADDR one of { 34686, 34687 })  <==>  (CCD == 64928)
(ADDR one of { 34686, 34687 })  <==>  (CCS == 68)
(ADDR one of { 34686, 34687 })  <==>  (CS == "0000000000000000ffff00009b00")
(ADDR one of { 34686, 34687 })  <==>  (ECX == 6578533)
(ADDR one of { 34686, 34687 })  <==>  (EFL == 582)
(ADDR one of { 34686, 34687 })  <==>  (EFL_4 == 0)
(ADDR one of { 34686, 34687 })  <==>  (EFL_6 == 1)
(ADDR one of { 34686, 34687 })  <==>  (EIP == 33428)
(ADDR one of { 34686, 34687 })  <==>  (ES == "0000000000000000ffff00009300")
(ADDR one of { 34686, 34687 })  <==>  (GDT == "0000000000000000")
(ADDR one of { 34686, 34687 })  <==>  (II == EFL_4)
(ADDR one of { 34686, 34687 })  <==>  (SS == "0000000000000000ffff00009300")
(ADDR one of { 34686, 34687 })  <==>  (orig(ADDR) one of { 34678, 34686 })
(ADDR one of { 34686, 34687 })  ==>  (A20 == EFL_2)
(ADDR one of { 34686, 34687 })  ==>  (CR0 == 16)
(ADDR one of { 34686, 34687 })  ==>  (CR0_0 == 0)
(ADDR one of { 34686, 34687 })  ==>  (EAX one of { -1, 0 })
(ADDR one of { 34686, 34687 })  ==>  (EBX == 1)
(ADDR one of { 34686, 34687 })  ==>  (EDX == 128)
(ADDR one of { 34686, 34687 })  ==>  (EFL_2 == 1)
(ADDR one of { 34686, 34687 })  ==>  (ES == SS)
(ADDR one of { 34686, 34687 })  ==>  (II == CR0_0)
(ADDR one of { 34686, 34687 })  ==>  (orig(EAX) == 0)
(ADDR one of { 34754, 1011154 })  <==>  (A20 == EFL_4)
(ADDR one of { 34754, 1011154 })  <==>  (CCD one of { 33535, 425876 })
(ADDR one of { 34754, 1011154 })  <==>  (CCS one of { 2, 76 })
(ADDR one of { 34754, 1011154 })  <==>  (CS one of { "000800000000ffffffff00cf9a00", "f000000f0000ffffffff008f9b00" })
(ADDR one of { 34754, 1011154 })  <==>  (ECX one of { 0, 33537 })
(ADDR one of { 34754, 1011154 })  <==>  (EFL one of { 18, 151 })
(ADDR one of { 34754, 1011154 })  <==>  (EFL_4 == 1)
(ADDR one of { 34754, 1011154 })  <==>  (EFL_6 == 0)
(ADDR one of { 34754, 1011154 })  <==>  (EIP one of { 28054, 35310 })
(ADDR one of { 34754, 1011154 })  <==>  (ES one of { "001000000000ffffffff00cf9300", "dc00000dc000ffffffff008f9300" })
(ADDR one of { 34754, 1011154 })  <==>  (GDT one of { "0000910800000027", "000f5e8000000037" })
(ADDR one of { 34754, 1011154 })  <==>  (II == EFL_6)
(ADDR one of { 34754, 1011154 })  <==>  (SS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" })
(ADDR one of { 34754, 1011154 })  <==>  (orig(ADDR) one of { 34747, 1011147 })
(ADDR one of { 34754, 1011154 })  ==>  (CR0 one of { 16, 17 })
(ADDR one of { 34754, 1011154 })  ==>  (CR0_0 one of { 0, 1 })
(ADDR one of { 34754, 1011154 })  ==>  (EAX == -1)
(ADDR one of { 34754, 1011154 })  ==>  (EBX one of { 1, 56320 })
(ADDR one of { 34754, 1011154 })  ==>  (EDX one of { 0, 128 })
(ADDR one of { 34754, 1011154 })  ==>  (EFL_2 one of { 0, 1 })
(ADDR one of { 34754, 1011154 })  ==>  (orig(EAX) one of { -1, 0 })
EAX one of { -1, 0 }
EBX one of { 1, 56320 }
ECX one of { 0, 33537, 6578533 }
EDX one of { 0, 128 }
EIP one of { 28054, 33428, 35310 }
EFL one of { 18, 151, 582 }
CPL == 0
II == 0
A20 == 1
ES one of { "0000000000000000ffff00009300", "001000000000ffffffff00cf9300", "dc00000dc000ffffffff008f9300" }
CS one of { "0000000000000000ffff00009b00", "000800000000ffffffff00cf9a00", "f000000f0000ffffffff008f9b00" }
SS one of { "0000000000000000ffff00009300", "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027", "000f5e8000000037" }
IDT == "00000000000003ff"
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS one of { 2, 68, 76 }
CCD one of { 33535, 64928, 425876 }
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
CR0_0 one of { 0, 1 }
===========================================================================
..lgdtl():::EXIT;condition="EFL_6==0"
II == EFL_6
II == EFL_9
II == orig(EFL_6)
II == orig(EFL_9)
A20 == EFL_4
A20 == orig(EFL_4)
ADDR one of { 34754, 1011154 }
EAX == -1
ECX one of { 0, 33537 }
EIP one of { 28054, 35310 }
EFL one of { 18, 151 }
ES one of { "001000000000ffffffff00cf9300", "dc00000dc000ffffffff008f9300" }
CS one of { "000800000000ffffffff00cf9a00", "f000000f0000ffffffff008f9b00" }
SS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" }
GDT one of { "0000910800000027", "000f5e8000000037" }
CCS one of { 2, 76 }
CCD one of { 33535, 425876 }
===========================================================================
..lgdtl():::EXIT;condition="not(EFL_6==0)"
II == EFL_4
II == CR0_0
II == orig(EFL_4)
II == orig(CR0_0)
A20 == EFL_2
A20 == EFL_6
A20 == EFL_9
A20 == orig(EFL_2)
A20 == orig(EFL_6)
A20 == orig(EFL_9)
ES == SS
ES == DS
ES == FS
ES == GS
ES == orig(SS)
ES == orig(DS)
ES == orig(FS)
ES == orig(GS)
ADDR one of { 34686, 34687 }
EBX == 1
ECX == 6578533
EDX == 128
EIP == 33428
EFL == 582
ES == "0000000000000000ffff00009300"
CS == "0000000000000000ffff00009b00"
GDT == "0000000000000000"
CR0 == 16
CCS == 68
CCD == 64928
===========================================================================
..lgdtl():::EXIT;condition="not(D_EFL_6==0)"
EBX == orig(EBX)
ECX == orig(ECX)
EDX == orig(EDX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_8)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == orig(ES)
CS == orig(CS)
SS == DS
SS == FS
SS == GS
SS == orig(SS)
SS == orig(DS)
SS == orig(FS)
SS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == orig(EFL_2)
EFL_4 == orig(EFL_4)
EFL_6 == EFL_9
EFL_6 == orig(EFL_6)
EFL_6 == orig(EFL_9)
CR0_0 == orig(CR0_0)
EAX one of { -1, 0 }
EBX one of { 1, 56320 }
ECX one of { 0, 33537, 6578533 }
EDX one of { 0, 128 }
EIP one of { 28054, 33428, 35310 }
EFL one of { 18, 151, 582 }
CPL == 0
II == 0
A20 == 1
ES one of { "0000000000000000ffff00009300", "001000000000ffffffff00cf9300", "dc00000dc000ffffffff008f9300" }
CS one of { "0000000000000000ffff00009b00", "000800000000ffffffff00cf9a00", "f000000f0000ffffffff008f9b00" }
SS one of { "0000000000000000ffff00009300", "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027", "000f5e8000000037" }
IDT == "00000000000003ff"
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS one of { 2, 68, 76 }
CCD one of { 33535, 64928, 425876 }
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
CR0_0 one of { 0, 1 }
===========================================================================
..lgdtw():::ENTER
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == HLT
II == EFL_4
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_0
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SS == DS
SS == FS
SS == GS
EFL_2 == EFL_6
(EAX == -1)  <==>  (A20 == EFL_2)
(EAX == -1)  <==>  (CCD == 0)
(EAX == -1)  <==>  (EAX == ECX)
(EAX == -1)  <==>  (EBX == EDX)
(EAX == -1)  <==>  (ECX == -1)
(EAX == -1)  <==>  (EDX == 0)
(EAX == -1)  <==>  (EFL == 70)
(EAX == -1)  <==>  (EFL_2 == 1)
(EAX == -1)  <==>  (EIP one of { 54393, 57456 })
(EAX == -1)  <==>  (ES one of { "0000000000000000ffff00009300", "000000000000ffffffff008f9300" })
(EAX == -1)  ==>  (CCS == 0)
(EAX == -1)  ==>  (CR0 one of { 16, 1610612752 })
(EAX == -1)  ==>  (CS one of { "f000000f00000000ffff00009b00", "f000000f0000ffffffff008f9b00" })
(EAX == -1)  ==>  (EBX == 0)
(EAX == -1)  ==>  (ES == SS)
(EAX == -1)  ==>  (GDT one of { "0000000000000000", "000000000000ffff" })
(EAX == -1)  ==>  (IDT one of { "00000000000003ff", "000000000000ffff" })
(EAX == -1)  ==>  (II == SMM)
(EAX == -1)  ==>  (SMM == 0)
(EAX == -1)  ==>  (SS one of { "0000000000000000ffff00009300", "000000000000ffffffff008f9300" })
(EAX one of { 0, 12288 })  <==>  (CCD one of { 1, 27992 })
(EAX one of { 0, 12288 })  <==>  (ECX one of { 33791, 33554432 })
(EAX one of { 0, 12288 })  <==>  (EDX one of { 56320, 33556008 })
(EAX one of { 0, 12288 })  <==>  (EFL == 2)
(EAX one of { 0, 12288 })  <==>  (EFL_2 == 0)
(EAX one of { 0, 12288 })  <==>  (EIP one of { 24336, 53382 })
(EAX one of { 0, 12288 })  <==>  (ES one of { "000000000000ffffffff00809300", "dc00000dc000ffffffff008f9300" })
(EAX one of { 0, 12288 })  <==>  (II == EFL_2)
(EAX one of { 0, 12288 })  ==>  (CCS one of { 0, 8 })
(EAX one of { 0, 12288 })  ==>  (CR0 == 16)
(EAX one of { 0, 12288 })  ==>  (CS one of { "f000000f0000ffffffff00809300", "f000000f0000ffffffff008f9b00" })
(EAX one of { 0, 12288 })  ==>  (EBX one of { 0, 11 })
(EAX one of { 0, 12288 })  ==>  (GDT one of { "0000000000000000", "000f5e8000000037" })
(EAX one of { 0, 12288 })  ==>  (IDT one of { "00000000000003ff", "000f5ebe00000000" })
(EAX one of { 0, 12288 })  ==>  (SMM one of { 0, 1 })
(EAX one of { 0, 12288 })  ==>  (SS one of { "000000000000ffffffff00809300", "000000000000ffffffff008f9300" })
ADDR == 1036131
EAX one of { -1, 0, 12288 }
EBX one of { 0, 11 }
ECX one of { -1, 33791, 33554432 }
EDX one of { 0, 56320, 33556008 }
EFL one of { 2, 70 }
CPL == 0
II == 0
A20 == 1
SMM one of { 0, 1 }
CS one of { "f000000f00000000ffff00009b00", "f000000f0000ffffffff00809300", "f000000f0000ffffffff008f9b00" }
SS one of { "0000000000000000ffff00009300", "000000000000ffffffff00809300", "000000000000ffffffff008f9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "000000000000ffff", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000000000000ffff", "000f5ebe00000000" }
CR0 one of { 16, 1610612752 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS one of { 0, 8 }
CCD one of { 0, 1, 27992 }
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
===========================================================================
..lgdtw():::ENTER;condition="EFL_6==0"
II == EFL_2
II == EFL_6
EAX one of { 0, 12288 }
ECX one of { 33791, 33554432 }
EDX one of { 56320, 33556008 }
EIP one of { 24336, 53382 }
EFL == 2
ES one of { "000000000000ffffffff00809300", "dc00000dc000ffffffff008f9300" }
CS one of { "f000000f0000ffffffff00809300", "f000000f0000ffffffff008f9b00" }
SS one of { "000000000000ffffffff00809300", "000000000000ffffffff008f9300" }
GDT one of { "0000000000000000", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 == 16
CCD one of { 1, 27992 }
===========================================================================
..lgdtw():::ENTER;condition="not(EFL_6==0)"
EAX == ECX
EBX == EDX
II == SMM
A20 == EFL_2
A20 == EFL_6
ES == SS
ES == DS
ES == FS
ES == GS
EAX == -1
EBX == 0
EIP one of { 54393, 57456 }
EFL == 70
ES one of { "0000000000000000ffff00009300", "000000000000ffffffff008f9300" }
CS one of { "f000000f00000000ffff00009b00", "f000000f0000ffffffff008f9b00" }
GDT one of { "0000000000000000", "000000000000ffff" }
IDT one of { "00000000000003ff", "000000000000ffff" }
CCS == 0
CCD == 0
===========================================================================
..lgdtw():::ENTER;condition="not(D_EFL_6==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == HLT
II == EFL_4
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_0
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SS == DS
SS == FS
SS == GS
EFL_2 == EFL_6
ADDR == 1036131
EAX one of { -1, 0, 12288 }
EBX one of { 0, 11 }
ECX one of { -1, 33791, 33554432 }
EDX one of { 0, 56320, 33556008 }
EFL one of { 2, 70 }
CPL == 0
II == 0
A20 == 1
SMM one of { 0, 1 }
CS one of { "f000000f00000000ffff00009b00", "f000000f0000ffffffff00809300", "f000000f0000ffffffff008f9b00" }
SS one of { "0000000000000000ffff00009300", "000000000000ffffffff00809300", "000000000000ffffffff008f9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "000000000000ffff", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000000000000ffff", "000f5ebe00000000" }
CR0 one of { 16, 1610612752 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS one of { 0, 8 }
CCD one of { 0, 1, 27992 }
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
===========================================================================
..lgdtw():::EXIT
EAX == orig(EAX)
EBX == orig(EBX)
EDX == orig(EDX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == HLT
II == EFL_4
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_0
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(HLT)
II == orig(EFL_4)
II == orig(EFL_8)
II == orig(EFL_9)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_0)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
SMM == orig(SMM)
ES == orig(ES)
CS == orig(CS)
SS == DS
SS == FS
SS == GS
SS == orig(SS)
SS == orig(DS)
SS == orig(FS)
SS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == EFL_6
EFL_2 == orig(EFL_2)
EFL_2 == orig(EFL_6)
(EAX == -1)  <==>  (A20 == EFL_2)
(EAX == -1)  <==>  (CCD == 0)
(EAX == -1)  <==>  (EAX == ECX)
(EAX == -1)  <==>  (EAX == orig(ECX))
(EAX == -1)  <==>  (EBX == EDX)
(EAX == -1)  <==>  (EDX == 0)
(EAX == -1)  <==>  (EFL == 70)
(EAX == -1)  <==>  (EFL_2 == 1)
(EAX == -1)  <==>  (EIP one of { 54393, 57456 })
(EAX == -1)  <==>  (ES one of { "0000000000000000ffff00009300", "000000000000ffffffff008f9300" })
(EAX == -1)  <==>  (orig(ECX) == -1)
(EAX == -1)  ==>  (CCS == 0)
(EAX == -1)  ==>  (CR0 one of { 16, 1610612752 })
(EAX == -1)  ==>  (CS one of { "f000000f00000000ffff00009b00", "f000000f0000ffffffff008f9b00" })
(EAX == -1)  ==>  (EBX == 0)
(EAX == -1)  ==>  (ES == SS)
(EAX == -1)  ==>  (GDT one of { "0000000000000000", "000000000000ffff" })
(EAX == -1)  ==>  (IDT one of { "00000000000003ff", "000000000000ffff" })
(EAX == -1)  ==>  (II == SMM)
(EAX == -1)  ==>  (SMM == 0)
(EAX == -1)  ==>  (SS one of { "0000000000000000ffff00009300", "000000000000ffffffff008f9300" })
(EAX one of { 0, 12288 })  <==>  (CCD one of { 1, 27992 })
(EAX one of { 0, 12288 })  <==>  (EDX one of { 56320, 33556008 })
(EAX one of { 0, 12288 })  <==>  (EFL == 2)
(EAX one of { 0, 12288 })  <==>  (EFL_2 == 0)
(EAX one of { 0, 12288 })  <==>  (EIP one of { 24336, 53382 })
(EAX one of { 0, 12288 })  <==>  (ES one of { "000000000000ffffffff00809300", "dc00000dc000ffffffff008f9300" })
(EAX one of { 0, 12288 })  <==>  (II == EFL_2)
(EAX one of { 0, 12288 })  <==>  (orig(ECX) one of { 33791, 33554432 })
(EAX one of { 0, 12288 })  ==>  (CCS one of { 0, 8 })
(EAX one of { 0, 12288 })  ==>  (CR0 == 16)
(EAX one of { 0, 12288 })  ==>  (CS one of { "f000000f0000ffffffff00809300", "f000000f0000ffffffff008f9b00" })
(EAX one of { 0, 12288 })  ==>  (EBX one of { 0, 11 })
(EAX one of { 0, 12288 })  ==>  (GDT one of { "0000000000000000", "000f5e8000000037" })
(EAX one of { 0, 12288 })  ==>  (IDT one of { "00000000000003ff", "000f5ebe00000000" })
(EAX one of { 0, 12288 })  ==>  (SMM one of { 0, 1 })
(EAX one of { 0, 12288 })  ==>  (SS one of { "000000000000ffffffff00809300", "000000000000ffffffff008f9300" })
ADDR == 1036137
EAX one of { -1, 0, 12288 }
EBX one of { 0, 11 }
ECX == -1
EDX one of { 0, 56320, 33556008 }
EFL one of { 2, 70 }
CPL == 0
II == 0
A20 == 1
SMM one of { 0, 1 }
CS one of { "f000000f00000000ffff00009b00", "f000000f0000ffffffff00809300", "f000000f0000ffffffff008f9b00" }
SS one of { "0000000000000000ffff00009300", "000000000000ffffffff00809300", "000000000000ffffffff008f9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "000000000000ffff", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000000000000ffff", "000f5ebe00000000" }
CR0 one of { 16, 1610612752 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS one of { 0, 8 }
CCD one of { 0, 1, 27992 }
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
===========================================================================
..lgdtw():::EXIT;condition="EFL_6==0"
II == EFL_2
II == EFL_6
II == orig(EFL_2)
II == orig(EFL_6)
EAX one of { 0, 12288 }
EDX one of { 56320, 33556008 }
EIP one of { 24336, 53382 }
EFL == 2
ES one of { "000000000000ffffffff00809300", "dc00000dc000ffffffff008f9300" }
CS one of { "f000000f0000ffffffff00809300", "f000000f0000ffffffff008f9b00" }
SS one of { "000000000000ffffffff00809300", "000000000000ffffffff008f9300" }
GDT one of { "0000000000000000", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 == 16
CCD one of { 1, 27992 }
===========================================================================
..lgdtw():::EXIT;condition="not(EFL_6==0)"
EAX == ECX
EAX == orig(ECX)
EBX == EDX
EBX == orig(EDX)
II == SMM
II == orig(SMM)
A20 == EFL_2
A20 == EFL_6
A20 == orig(EFL_2)
A20 == orig(EFL_6)
ES == SS
ES == DS
ES == FS
ES == GS
ES == orig(SS)
ES == orig(DS)
ES == orig(FS)
ES == orig(GS)
EAX == -1
EBX == 0
EIP one of { 54393, 57456 }
EFL == 70
ES one of { "0000000000000000ffff00009300", "000000000000ffffffff008f9300" }
CS one of { "f000000f00000000ffff00009b00", "f000000f0000ffffffff008f9b00" }
GDT one of { "0000000000000000", "000000000000ffff" }
IDT one of { "00000000000003ff", "000000000000ffff" }
CCS == 0
CCD == 0
===========================================================================
..lgdtw():::EXIT;condition="not(D_EFL_6==0)"
EAX == orig(EAX)
EBX == orig(EBX)
EDX == orig(EDX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == HLT
II == EFL_4
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_0
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(HLT)
II == orig(EFL_4)
II == orig(EFL_8)
II == orig(EFL_9)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_0)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
SMM == orig(SMM)
ES == orig(ES)
CS == orig(CS)
SS == DS
SS == FS
SS == GS
SS == orig(SS)
SS == orig(DS)
SS == orig(FS)
SS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == EFL_6
EFL_2 == orig(EFL_2)
EFL_2 == orig(EFL_6)
ADDR == 1036137
EAX one of { -1, 0, 12288 }
EBX one of { 0, 11 }
ECX == -1
EDX one of { 0, 56320, 33556008 }
EFL one of { 2, 70 }
CPL == 0
II == 0
A20 == 1
SMM one of { 0, 1 }
CS one of { "f000000f00000000ffff00009b00", "f000000f0000ffffffff00809300", "f000000f0000ffffffff008f9b00" }
SS one of { "0000000000000000ffff00009300", "000000000000ffffffff00809300", "000000000000ffffffff008f9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "000000000000ffff", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000000000000ffff", "000f5ebe00000000" }
CR0 one of { 16, 1610612752 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS one of { 0, 8 }
CCD one of { 0, 1, 27992 }
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
===========================================================================
..lidtw():::ENTER
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == HLT
II == EFL_4
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_0
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SS == DS
SS == FS
SS == GS
EFL_2 == EFL_6
(EAX == -1)  <==>  (A20 == EFL_2)
(EAX == -1)  <==>  (CCD == 0)
(EAX == -1)  <==>  (EAX == ECX)
(EAX == -1)  <==>  (EBX == EDX)
(EAX == -1)  <==>  (ECX == -1)
(EAX == -1)  <==>  (EDX == 0)
(EAX == -1)  <==>  (EFL == 70)
(EAX == -1)  <==>  (EFL_2 == 1)
(EAX == -1)  <==>  (EIP one of { 54393, 57456 })
(EAX == -1)  <==>  (ES one of { "0000000000000000ffff00009300", "000000000000ffffffff008f9300" })
(EAX == -1)  ==>  (ADDR == 1036125)
(EAX == -1)  ==>  (CCS == 0)
(EAX == -1)  ==>  (CR0 one of { 16, 1610612752 })
(EAX == -1)  ==>  (CS one of { "f000000f00000000ffff00009b00", "f000000f0000ffffffff008f9b00" })
(EAX == -1)  ==>  (EBX == 0)
(EAX == -1)  ==>  (ES == SS)
(EAX == -1)  ==>  (GDT one of { "0000000000000000", "000000000000ffff" })
(EAX == -1)  ==>  (IDT one of { "00000000000003ff", "000000000000ffff" })
(EAX == -1)  ==>  (II == SMM)
(EAX == -1)  ==>  (SMM == 0)
(EAX == -1)  ==>  (SS one of { "0000000000000000ffff00009300", "000000000000ffffffff008f9300" })
(EAX one of { 0, 12288 })  <==>  (CCD one of { 1, 16, 27992 })
(EAX one of { 0, 12288 })  <==>  (ECX one of { 16, 33791, 33554432 })
(EAX one of { 0, 12288 })  <==>  (EDX one of { 24310, 56320, 33556008 })
(EAX one of { 0, 12288 })  <==>  (EFL == 2)
(EAX one of { 0, 12288 })  <==>  (EFL_2 == 0)
(EAX one of { 0, 12288 })  <==>  (EIP one of { 24336, 53191, 53382 })
(EAX one of { 0, 12288 })  <==>  (ES one of { "000000000000ffffffff00809300", "003000000000ffffffff008f9300", "dc00000dc000ffffffff008f9300" })
(EAX one of { 0, 12288 })  <==>  (II == EFL_2)
(EAX one of { 0, 12288 })  ==>  (ADDR one of { 1036125, 1036236 })
(EAX one of { 0, 12288 })  ==>  (CCS one of { 0, 1, 8 })
(EAX one of { 0, 12288 })  ==>  (CR0 == 16)
(EAX one of { 0, 12288 })  ==>  (CS one of { "0028000f0000ffffffff008f9b00", "f000000f0000ffffffff00809300", "f000000f0000ffffffff008f9b00" })
(EAX one of { 0, 12288 })  ==>  (EBX one of { 0, 11 })
(EAX one of { 0, 12288 })  ==>  (GDT one of { "0000000000000000", "000f5e8000000037" })
(EAX one of { 0, 12288 })  ==>  (IDT one of { "00000000000003ff", "000f5ebe00000000" })
(EAX one of { 0, 12288 })  ==>  (SMM one of { 0, 1 })
(EAX one of { 0, 12288 })  ==>  (SS one of { "000000000000ffffffff00809300", "000000000000ffffffff008f9300", "003000000000ffffffff008f9300" })
ADDR one of { 1036125, 1036236 }
EAX one of { -1, 0, 12288 }
EBX one of { 0, 11 }
ECX >= -1
EDX >= 0
EFL one of { 2, 70 }
CPL == 0
II == 0
A20 == 1
SMM one of { 0, 1 }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "000000000000ffff", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000000000000ffff", "000f5ebe00000000" }
CR0 one of { 16, 1610612752 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS one of { 0, 1, 8 }
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
===========================================================================
..lidtw():::ENTER;condition="EFL_6==0"
II == EFL_2
II == EFL_6
EAX one of { 0, 12288 }
ECX one of { 16, 33791, 33554432 }
EDX one of { 24310, 56320, 33556008 }
EIP one of { 24336, 53191, 53382 }
EFL == 2
ES one of { "000000000000ffffffff00809300", "003000000000ffffffff008f9300", "dc00000dc000ffffffff008f9300" }
CS one of { "0028000f0000ffffffff008f9b00", "f000000f0000ffffffff00809300", "f000000f0000ffffffff008f9b00" }
SS one of { "000000000000ffffffff00809300", "000000000000ffffffff008f9300", "003000000000ffffffff008f9300" }
GDT one of { "0000000000000000", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 == 16
CCD one of { 1, 16, 27992 }
===========================================================================
..lidtw():::ENTER;condition="not(EFL_6==0)"
EAX == ECX
EBX == EDX
II == SMM
A20 == EFL_2
A20 == EFL_6
ES == SS
ES == DS
ES == FS
ES == GS
ADDR == 1036125
EAX == -1
EBX == 0
EIP one of { 54393, 57456 }
EFL == 70
ES one of { "0000000000000000ffff00009300", "000000000000ffffffff008f9300" }
CS one of { "f000000f00000000ffff00009b00", "f000000f0000ffffffff008f9b00" }
GDT one of { "0000000000000000", "000000000000ffff" }
IDT one of { "00000000000003ff", "000000000000ffff" }
CCS == 0
CCD == 0
===========================================================================
..lidtw():::ENTER;condition="not(D_EFL_6==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == HLT
II == EFL_4
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_0
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SS == DS
SS == FS
SS == GS
EFL_2 == EFL_6
ADDR one of { 1036125, 1036236 }
EAX one of { -1, 0, 12288 }
EBX one of { 0, 11 }
EFL one of { 2, 70 }
CPL == 0
II == 0
A20 == 1
SMM one of { 0, 1 }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "000000000000ffff", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000000000000ffff", "000f5ebe00000000" }
CR0 one of { 16, 1610612752 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS one of { 0, 1, 8 }
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
===========================================================================
..lidtw():::EXIT
EAX == orig(EAX)
EBX == orig(EBX)
ECX == orig(ECX)
EDX == orig(EDX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == HLT
II == EFL_4
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_0
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(HLT)
II == orig(EFL_4)
II == orig(EFL_8)
II == orig(EFL_9)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_0)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
SMM == orig(SMM)
ES == orig(ES)
CS == orig(CS)
SS == DS
SS == FS
SS == GS
SS == orig(SS)
SS == orig(DS)
SS == orig(FS)
SS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == EFL_6
EFL_2 == orig(EFL_2)
EFL_2 == orig(EFL_6)
(EAX == -1)  <==>  (A20 == EFL_2)
(EAX == -1)  <==>  (CCD == 0)
(EAX == -1)  <==>  (EAX == ECX)
(EAX == -1)  <==>  (EBX == EDX)
(EAX == -1)  <==>  (ECX == -1)
(EAX == -1)  <==>  (EDX == 0)
(EAX == -1)  <==>  (EFL == 70)
(EAX == -1)  <==>  (EFL_2 == 1)
(EAX == -1)  <==>  (EIP one of { 54393, 57456 })
(EAX == -1)  <==>  (ES one of { "0000000000000000ffff00009300", "000000000000ffffffff008f9300" })
(EAX == -1)  ==>  (ADDR == 1036131)
(EAX == -1)  ==>  (CCS == 0)
(EAX == -1)  ==>  (CR0 one of { 16, 1610612752 })
(EAX == -1)  ==>  (CS one of { "f000000f00000000ffff00009b00", "f000000f0000ffffffff008f9b00" })
(EAX == -1)  ==>  (EBX == 0)
(EAX == -1)  ==>  (ES == SS)
(EAX == -1)  ==>  (GDT one of { "0000000000000000", "000000000000ffff" })
(EAX == -1)  ==>  (IDT one of { "00000000000003ff", "000000000000ffff" })
(EAX == -1)  ==>  (II == SMM)
(EAX == -1)  ==>  (SMM == 0)
(EAX == -1)  ==>  (SS one of { "0000000000000000ffff00009300", "000000000000ffffffff008f9300" })
(EAX == -1)  ==>  (orig(ADDR) == 1036125)
(EAX one of { 0, 12288 })  <==>  (CCD one of { 1, 16, 27992 })
(EAX one of { 0, 12288 })  <==>  (ECX one of { 16, 33791, 33554432 })
(EAX one of { 0, 12288 })  <==>  (EDX one of { 24310, 56320, 33556008 })
(EAX one of { 0, 12288 })  <==>  (EFL == 2)
(EAX one of { 0, 12288 })  <==>  (EFL_2 == 0)
(EAX one of { 0, 12288 })  <==>  (EIP one of { 24336, 53191, 53382 })
(EAX one of { 0, 12288 })  <==>  (ES one of { "000000000000ffffffff00809300", "003000000000ffffffff008f9300", "dc00000dc000ffffffff008f9300" })
(EAX one of { 0, 12288 })  <==>  (II == EFL_2)
(EAX one of { 0, 12288 })  ==>  (ADDR one of { 1036131, 1036242 })
(EAX one of { 0, 12288 })  ==>  (CCS one of { 0, 1, 8 })
(EAX one of { 0, 12288 })  ==>  (CR0 == 16)
(EAX one of { 0, 12288 })  ==>  (CS one of { "0028000f0000ffffffff008f9b00", "f000000f0000ffffffff00809300", "f000000f0000ffffffff008f9b00" })
(EAX one of { 0, 12288 })  ==>  (EBX one of { 0, 11 })
(EAX one of { 0, 12288 })  ==>  (GDT one of { "0000000000000000", "000f5e8000000037" })
(EAX one of { 0, 12288 })  ==>  (IDT one of { "00000000000003ff", "000f5ebe00000000" })
(EAX one of { 0, 12288 })  ==>  (SMM one of { 0, 1 })
(EAX one of { 0, 12288 })  ==>  (SS one of { "000000000000ffffffff00809300", "000000000000ffffffff008f9300", "003000000000ffffffff008f9300" })
(EAX one of { 0, 12288 })  ==>  (orig(ADDR) one of { 1036125, 1036236 })
ADDR one of { 1036131, 1036242 }
EAX one of { -1, 0, 12288 }
EBX one of { 0, 11 }
ECX >= -1
EDX >= 0
EFL one of { 2, 70 }
CPL == 0
II == 0
A20 == 1
SMM one of { 0, 1 }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "000000000000ffff", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000000000000ffff", "000f5ebe00000000" }
CR0 one of { 16, 1610612752 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS one of { 0, 1, 8 }
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
===========================================================================
..lidtw():::EXIT;condition="EFL_6==0"
II == EFL_2
II == EFL_6
II == orig(EFL_2)
II == orig(EFL_6)
EAX one of { 0, 12288 }
ECX one of { 16, 33791, 33554432 }
EDX one of { 24310, 56320, 33556008 }
EIP one of { 24336, 53191, 53382 }
EFL == 2
ES one of { "000000000000ffffffff00809300", "003000000000ffffffff008f9300", "dc00000dc000ffffffff008f9300" }
CS one of { "0028000f0000ffffffff008f9b00", "f000000f0000ffffffff00809300", "f000000f0000ffffffff008f9b00" }
SS one of { "000000000000ffffffff00809300", "000000000000ffffffff008f9300", "003000000000ffffffff008f9300" }
GDT one of { "0000000000000000", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 == 16
CCD one of { 1, 16, 27992 }
===========================================================================
..lidtw():::EXIT;condition="not(EFL_6==0)"
EAX == ECX
EAX == orig(ECX)
EBX == EDX
EBX == orig(EDX)
II == SMM
II == orig(SMM)
A20 == EFL_2
A20 == EFL_6
A20 == orig(EFL_2)
A20 == orig(EFL_6)
ES == SS
ES == DS
ES == FS
ES == GS
ES == orig(SS)
ES == orig(DS)
ES == orig(FS)
ES == orig(GS)
ADDR == 1036131
EAX == -1
EBX == 0
EIP one of { 54393, 57456 }
EFL == 70
ES one of { "0000000000000000ffff00009300", "000000000000ffffffff008f9300" }
CS one of { "f000000f00000000ffff00009b00", "f000000f0000ffffffff008f9b00" }
GDT one of { "0000000000000000", "000000000000ffff" }
IDT one of { "00000000000003ff", "000000000000ffff" }
CCS == 0
CCD == 0
===========================================================================
..lidtw():::EXIT;condition="not(D_EFL_6==0)"
EAX == orig(EAX)
EBX == orig(EBX)
ECX == orig(ECX)
EDX == orig(EDX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == HLT
II == EFL_4
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_0
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(HLT)
II == orig(EFL_4)
II == orig(EFL_8)
II == orig(EFL_9)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_0)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
SMM == orig(SMM)
ES == orig(ES)
CS == orig(CS)
SS == DS
SS == FS
SS == GS
SS == orig(SS)
SS == orig(DS)
SS == orig(FS)
SS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == EFL_6
EFL_2 == orig(EFL_2)
EFL_2 == orig(EFL_6)
ADDR one of { 1036131, 1036242 }
EAX one of { -1, 0, 12288 }
EBX one of { 0, 11 }
EFL one of { 2, 70 }
CPL == 0
II == 0
A20 == 1
SMM one of { 0, 1 }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "000000000000ffff", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000000000000ffff", "000f5ebe00000000" }
CR0 one of { 16, 1610612752 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS one of { 0, 1, 8 }
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
===========================================================================
..ljmpl():::ENTER
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == HLT
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SS == FS
SS == GS
EFL_2 == EFL_6
EFL_4 == CR0_0
(EIP one of { 34677, 53061 })  <==>  (A20 == EFL_2)
(EIP one of { 34677, 53061 })  <==>  (CCD one of { 0, 64928 })
(EIP one of { 34677, 53061 })  <==>  (DS == "0000000000000000ffff00009300")
(EIP one of { 34677, 53061 })  <==>  (EFL one of { 70, 582 })
(EIP one of { 34677, 53061 })  <==>  (EFL_2 == 1)
(EIP one of { 34677, 53061 })  <==>  (ES == "0000000000000000ffff00009300")
(EIP one of { 34677, 53061 })  ==>  (ADDR one of { 34697, 1036154 })
(EIP one of { 34677, 53061 })  ==>  (CCS one of { 0, 68 })
(EIP one of { 34677, 53061 })  ==>  (CR0 one of { 16, 1610612752 })
(EIP one of { 34677, 53061 })  ==>  (CS one of { "0000000000000000ffff00009b00", "f000000f00000000ffff00009b00" })
(EIP one of { 34677, 53061 })  ==>  (EAX == 0)
(EIP one of { 34677, 53061 })  ==>  (EBX one of { 0, 1 })
(EIP one of { 34677, 53061 })  ==>  (ECX one of { 0, 6578533 })
(EIP one of { 34677, 53061 })  ==>  (EDX one of { 128, 989277 })
(EIP one of { 34677, 53061 })  ==>  (EFL_4 == 0)
(EIP one of { 34677, 53061 })  ==>  (EFL_9 one of { 0, 1 })
(EIP one of { 34677, 53061 })  ==>  (ES == DS)
(EIP one of { 34677, 53061 })  ==>  (ES == SS)
(EIP one of { 34677, 53061 })  ==>  (GDT one of { "0000000000000000", "000000000000ffff" })
(EIP one of { 34677, 53061 })  ==>  (IDT one of { "00000000000003ff", "000000000000ffff" })
(EIP one of { 34677, 53061 })  ==>  (II == EFL_4)
(EIP one of { 34677, 53061 })  ==>  (II == SMM)
(EIP one of { 34677, 53061 })  ==>  (SMM == 0)
(EIP one of { 34677, 53061 })  ==>  (SS == "0000000000000000ffff00009300")
(EIP one of { 34786, 34799, 53085 })  <==>  (CCD one of { 1, 27992, 425876 })
(EIP one of { 34786, 34799, 53085 })  <==>  (DS one of { "000000000000ffffffff00809300", "000000000000ffffffff008f9300", "0020000000000000ffff00009300" })
(EIP one of { 34786, 34799, 53085 })  <==>  (EFL one of { 2, 18 })
(EIP one of { 34786, 34799, 53085 })  <==>  (EFL_2 == 0)
(EIP one of { 34786, 34799, 53085 })  <==>  (ES one of { "000000000000ffffffff00809300", "0020000000000000ffff00009300", "dc00000dc000ffffffff008f9300" })
(EIP one of { 34786, 34799, 53085 })  <==>  (II == EFL_2)
(EIP one of { 34786, 34799, 53085 })  ==>  (ADDR one of { 34792, 34809, 1036154 })
(EIP one of { 34786, 34799, 53085 })  ==>  (CCS one of { 0, 8, 76 })
(EIP one of { 34786, 34799, 53085 })  ==>  (CR0 one of { 16, 17 })
(EIP one of { 34786, 34799, 53085 })  ==>  (EAX one of { 0, 32, 12288 })
(EIP one of { 34786, 34799, 53085 })  ==>  (EBX one of { 0, 11 })
(EIP one of { 34786, 34799, 53085 })  ==>  (ECX one of { 0, 33791, 33554432 })
(EIP one of { 34786, 34799, 53085 })  ==>  (EDX one of { 128, 973765, 1036431 })
(EIP one of { 34786, 34799, 53085 })  ==>  (EFL_4 one of { 0, 1 })
(EIP one of { 34786, 34799, 53085 })  ==>  (EFL_9 == 0)
(EIP one of { 34786, 34799, 53085 })  ==>  (GDT one of { "0000000000000000", "0000910800000027", "000f5e8000000037" })
(EIP one of { 34786, 34799, 53085 })  ==>  (IDT one of { "00000000000003ff", "000f5ebe00000000" })
(EIP one of { 34786, 34799, 53085 })  ==>  (II == EFL_9)
(EIP one of { 34786, 34799, 53085 })  ==>  (SMM one of { 0, 1 })
EAX one of { 0, 32, 12288 }
EBX one of { 0, 1, 11 }
ECX >= 0
CPL == 0
II == 0
A20 == 1
SMM one of { 0, 1 }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
IDT one of { "00000000000003ff", "000000000000ffff", "000f5ebe00000000" }
CR0 one of { 16, 17, 1610612752 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_9 one of { 0, 1 }
===========================================================================
..ljmpl():::ENTER;condition="EFL_6==0"
===========================================================================
..ljmpl():::ENTER;condition="D_EFL_6==0"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_4
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_0
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == EFL_2
A20 == EFL_6
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
ES == SS
ES == DS
ES == FS
ES == GS
ADDR one of { 34697, 1036154 }
EAX == 0
EBX one of { 0, 1 }
ECX one of { 0, 6578533 }
EDX one of { 128, 989277 }
EIP one of { 34677, 53061 }
EFL one of { 70, 582 }
CPL == 0
II == 0
A20 == 1
ES == "0000000000000000ffff00009300"
CS one of { "0000000000000000ffff00009b00", "f000000f00000000ffff00009b00" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "000000000000ffff" }
IDT one of { "00000000000003ff", "000000000000ffff" }
CR0 one of { 16, 1610612752 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS one of { 0, 68 }
CCD one of { 0, 64928 }
CC0 == 0
EFER == 0
EFL_9 one of { 0, 1 }
===========================================================================
..ljmpl():::ENTER;condition="not(D_EFL_6==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == HLT
II == EFL_2
II == EFL_6
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SS == FS
SS == GS
EFL_4 == CR0_0
ADDR one of { 34792, 34809, 1036154 }
EAX one of { 0, 32, 12288 }
EBX one of { 0, 11 }
ECX one of { 0, 33791, 33554432 }
EDX one of { 128, 973765, 1036431 }
EIP one of { 34786, 34799, 53085 }
EFL one of { 2, 18 }
CPL == 0
II == 0
A20 == 1
SMM one of { 0, 1 }
ES one of { "000000000000ffffffff00809300", "0020000000000000ffff00009300", "dc00000dc000ffffffff008f9300" }
DS one of { "000000000000ffffffff00809300", "000000000000ffffffff008f9300", "0020000000000000ffff00009300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS one of { 0, 8, 76 }
CCD one of { 1, 27992, 425876 }
CC0 == 0
EFER == 0
EFL_4 one of { 0, 1 }
===========================================================================
..ljmpl():::EXIT
EBX == orig(EBX)
EDX == orig(EDX)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == EFL_4
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_8
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
SMM == orig(SMM)
HLT == EFL_6
HLT == EFL_8
HLT == EFL_9
HLT == EFL_11
HLT == EFL_13
HLT == CR0_1
HLT == CR0_2
HLT == CR0_3
HLT == CR0_5
HLT == CR0_7
HLT == CR0_18
HLT == CR0_20
HLT == CR4_6
HLT == CR4_8
HLT == CR4_9
HLT == CR4_11
HLT == CR4_12
HLT == orig(II)
HLT == orig(HLT)
HLT == orig(EFL_8)
HLT == orig(EFL_11)
HLT == orig(EFL_13)
HLT == orig(CR0_1)
HLT == orig(CR0_2)
HLT == orig(CR0_3)
HLT == orig(CR0_5)
HLT == orig(CR0_7)
HLT == orig(CR0_18)
HLT == orig(CR0_20)
HLT == orig(CR4_6)
HLT == orig(CR4_8)
HLT == orig(CR4_9)
HLT == orig(CR4_11)
HLT == orig(CR4_12)
ES == orig(ES)
CS == orig(CS)
SS == DS
SS == FS
SS == GS
SS == orig(DS)
LDT == orig(LDT)
TR == orig(TR)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CC0 == orig(CC0)
EFER == orig(EFER)
CR0_0 == D_EFL_4
(ES == "0000000000000000ffff00009300")  <==>  (A20 == orig(EFL_2))
(ES == "0000000000000000ffff00009300")  <==>  (D_EFL_6 == 0)
(ES == "0000000000000000ffff00009300")  <==>  (SS == "0000000000000000ffff00009300")
(ES == "0000000000000000ffff00009300")  <==>  (orig(CCD) one of { 0, 64928 })
(ES == "0000000000000000ffff00009300")  <==>  (orig(EFL) one of { 70, 582 })
(ES == "0000000000000000ffff00009300")  <==>  (orig(EFL_2) == 1)
(ES == "0000000000000000ffff00009300")  <==>  (orig(EIP) one of { 34677, 53061 })
(ES == "0000000000000000ffff00009300")  ==>  (A20 == CR0_0)
(ES == "0000000000000000ffff00009300")  ==>  (A20 == D_EFL_2)
(ES == "0000000000000000ffff00009300")  ==>  (A20 == EFL_2)
(ES == "0000000000000000ffff00009300")  ==>  (ADDR one of { 34705, 1036162 })
(ES == "0000000000000000ffff00009300")  ==>  (CCD == 17)
(ES == "0000000000000000ffff00009300")  ==>  (CCS one of { 0, 68 })
(ES == "0000000000000000ffff00009300")  ==>  (CR0 == 17)
(ES == "0000000000000000ffff00009300")  ==>  (CR0_0 == 1)
(ES == "0000000000000000ffff00009300")  ==>  (CS one of { "0000000000000000ffff00009b00", "f000000f00000000ffff00009b00" })
(ES == "0000000000000000ffff00009300")  ==>  (D_CR0_0 == 2)
(ES == "0000000000000000ffff00009300")  ==>  (D_EFL_2 == 1)
(ES == "0000000000000000ffff00009300")  ==>  (D_EFL_9 one of { 0, 1 })
(ES == "0000000000000000ffff00009300")  ==>  (EAX one of { 0, 17 })
(ES == "0000000000000000ffff00009300")  ==>  (EBX one of { 0, 1 })
(ES == "0000000000000000ffff00009300")  ==>  (ECX one of { -1, 6578533 })
(ES == "0000000000000000ffff00009300")  ==>  (EDX one of { 128, 989277 })
(ES == "0000000000000000ffff00009300")  ==>  (EFL == 6)
(ES == "0000000000000000ffff00009300")  ==>  (EFL_2 == 1)
(ES == "0000000000000000ffff00009300")  ==>  (EIP one of { 34697, 53114 })
(ES == "0000000000000000ffff00009300")  ==>  (ES == SS)
(ES == "0000000000000000ffff00009300")  ==>  (ES == orig(SS))
(ES == "0000000000000000ffff00009300")  ==>  (II == 0)
(ES == "0000000000000000ffff00009300")  ==>  (II == D_EFL_6)
(ES == "0000000000000000ffff00009300")  ==>  (II == HLT)
(ES == "0000000000000000ffff00009300")  ==>  (II == SMM)
(ES == "0000000000000000ffff00009300")  ==>  (II == orig(EFL_4))
(ES == "0000000000000000ffff00009300")  ==>  (SMM == 0)
(ES == "0000000000000000ffff00009300")  ==>  (orig(ADDR) one of { 34697, 1036154 })
(ES == "0000000000000000ffff00009300")  ==>  (orig(CR0) one of { 16, 1610612752 })
(ES == "0000000000000000ffff00009300")  ==>  (orig(EAX) == 0)
(ES == "0000000000000000ffff00009300")  ==>  (orig(ECX) one of { 0, 6578533 })
(ES == "0000000000000000ffff00009300")  ==>  (orig(EFL_4) == 0)
(ES == "0000000000000000ffff00009300")  ==>  (orig(EFL_9) one of { 0, 1 })
(ES == "0000000000000000ffff00009300")  ==>  (orig(GDT) one of { "0000000000000000", "000000000000ffff" })
(ES == "0000000000000000ffff00009300")  ==>  (orig(IDT) one of { "00000000000003ff", "000000000000ffff" })
(ES == "0000000000000000ffff00009300")  ==>  (orig(SS) == "0000000000000000ffff00009300")
(ES one of { "000000000000ffffffff00809300", "0020000000000000ffff00009300", "dc00000dc000ffffffff008f9300" })  <==>  (A20 == D_EFL_6)
(ES one of { "000000000000ffffffff00809300", "0020000000000000ffff00009300", "dc00000dc000ffffffff008f9300" })  <==>  (D_EFL_6 == 1)
(ES one of { "000000000000ffffffff00809300", "0020000000000000ffff00009300", "dc00000dc000ffffffff008f9300" })  <==>  (HLT == orig(EFL_2))
(ES one of { "000000000000ffffffff00809300", "0020000000000000ffff00009300", "dc00000dc000ffffffff008f9300" })  <==>  (SS one of { "000000000000ffffffff00809300", "000000000000ffffffff008f9300", "0020000000000000ffff00009300" })
(ES one of { "000000000000ffffffff00809300", "0020000000000000ffff00009300", "dc00000dc000ffffffff008f9300" })  <==>  (orig(CCD) one of { 1, 27992, 425876 })
(ES one of { "000000000000ffffffff00809300", "0020000000000000ffff00009300", "dc00000dc000ffffffff008f9300" })  <==>  (orig(EFL) one of { 2, 18 })
(ES one of { "000000000000ffffffff00809300", "0020000000000000ffff00009300", "dc00000dc000ffffffff008f9300" })  <==>  (orig(EFL_2) == 0)
(ES one of { "000000000000ffffffff00809300", "0020000000000000ffff00009300", "dc00000dc000ffffffff008f9300" })  <==>  (orig(EIP) one of { 34786, 34799, 53085 })
(ES one of { "000000000000ffffffff00809300", "0020000000000000ffff00009300", "dc00000dc000ffffffff008f9300" })  ==>  (A20 == D_EFL_9)
(ES one of { "000000000000ffffffff00809300", "0020000000000000ffff00009300", "dc00000dc000ffffffff008f9300" })  ==>  (ADDR one of { 34799, 34817, 1036162 })
(ES one of { "000000000000ffffffff00809300", "0020000000000000ffff00009300", "dc00000dc000ffffffff008f9300" })  ==>  (CCD one of { 16, 17, 425876 })
(ES one of { "000000000000ffffffff00809300", "0020000000000000ffff00009300", "dc00000dc000ffffffff008f9300" })  ==>  (CCS one of { 0, 8, 76 })
(ES one of { "000000000000ffffffff00809300", "0020000000000000ffff00009300", "dc00000dc000ffffffff008f9300" })  ==>  (CR0 one of { 16, 17 })
(ES one of { "000000000000ffffffff00809300", "0020000000000000ffff00009300", "dc00000dc000ffffffff008f9300" })  ==>  (CR0_0 one of { 0, 1 })
(ES one of { "000000000000ffffffff00809300", "0020000000000000ffff00009300", "dc00000dc000ffffffff008f9300" })  ==>  (D_CR0_0 one of { 0, 1, 2 })
(ES one of { "000000000000ffffffff00809300", "0020000000000000ffff00009300", "dc00000dc000ffffffff008f9300" })  ==>  (D_EFL_2 one of { 1, 2 })
(ES one of { "000000000000ffffffff00809300", "0020000000000000ffff00009300", "dc00000dc000ffffffff008f9300" })  ==>  (D_EFL_9 == 1)
(ES one of { "000000000000ffffffff00809300", "0020000000000000ffff00009300", "dc00000dc000ffffffff008f9300" })  ==>  (EAX one of { -1, 0, 12288 })
(ES one of { "000000000000ffffffff00809300", "0020000000000000ffff00009300", "dc00000dc000ffffffff008f9300" })  ==>  (EBX one of { 0, 11 })
(ES one of { "000000000000ffffffff00809300", "0020000000000000ffff00009300", "dc00000dc000ffffffff008f9300" })  ==>  (ECX one of { -1, 0 })
(ES one of { "000000000000ffffffff00809300", "0020000000000000ffff00009300", "dc00000dc000ffffffff008f9300" })  ==>  (EDX one of { 128, 973765, 1036431 })
(ES one of { "000000000000ffffffff00809300", "0020000000000000ffff00009300", "dc00000dc000ffffffff008f9300" })  ==>  (EFL one of { 2, 6, 18 })
(ES one of { "000000000000ffffffff00809300", "0020000000000000ffff00009300", "dc00000dc000ffffffff008f9300" })  ==>  (EFL_2 one of { 0, 1 })
(ES one of { "000000000000ffffffff00809300", "0020000000000000ffff00009300", "dc00000dc000ffffffff008f9300" })  ==>  (EIP one of { 34792, 34809, 53114 })
(ES one of { "000000000000ffffffff00809300", "0020000000000000ffff00009300", "dc00000dc000ffffffff008f9300" })  ==>  (HLT == orig(EFL_9))
(ES one of { "000000000000ffffffff00809300", "0020000000000000ffff00009300", "dc00000dc000ffffffff008f9300" })  ==>  (II one of { 0, 1 })
(ES one of { "000000000000ffffffff00809300", "0020000000000000ffff00009300", "dc00000dc000ffffffff008f9300" })  ==>  (SMM one of { 0, 1 })
(ES one of { "000000000000ffffffff00809300", "0020000000000000ffff00009300", "dc00000dc000ffffffff008f9300" })  ==>  (orig(ADDR) one of { 34792, 34809, 1036154 })
(ES one of { "000000000000ffffffff00809300", "0020000000000000ffff00009300", "dc00000dc000ffffffff008f9300" })  ==>  (orig(CR0) one of { 16, 17 })
(ES one of { "000000000000ffffffff00809300", "0020000000000000ffff00009300", "dc00000dc000ffffffff008f9300" })  ==>  (orig(EAX) one of { 0, 32, 12288 })
(ES one of { "000000000000ffffffff00809300", "0020000000000000ffff00009300", "dc00000dc000ffffffff008f9300" })  ==>  (orig(ECX) one of { 0, 33791, 33554432 })
(ES one of { "000000000000ffffffff00809300", "0020000000000000ffff00009300", "dc00000dc000ffffffff008f9300" })  ==>  (orig(EFL_4) one of { 0, 1 })
(ES one of { "000000000000ffffffff00809300", "0020000000000000ffff00009300", "dc00000dc000ffffffff008f9300" })  ==>  (orig(EFL_9) == 0)
(ES one of { "000000000000ffffffff00809300", "0020000000000000ffff00009300", "dc00000dc000ffffffff008f9300" })  ==>  (orig(GDT) one of { "0000000000000000", "0000910800000027", "000f5e8000000037" })
(ES one of { "000000000000ffffffff00809300", "0020000000000000ffff00009300", "dc00000dc000ffffffff008f9300" })  ==>  (orig(IDT) one of { "00000000000003ff", "000f5ebe00000000" })
EBX one of { 0, 1, 11 }
ECX one of { -1, 0, 6578533 }
EFL one of { 2, 6, 18 }
CPL == 0
II one of { 0, 1 }
A20 == 1
SMM one of { 0, 1 }
HLT == 0
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000910800000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCD one of { 16, 17, 425876 }
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
CR0_0 one of { 0, 1 }
D_EFL_2 one of { 1, 2 }
D_EFL_6 one of { 0, 1 }
D_EFL_9 one of { 0, 1 }
D_CR0_0 one of { 0, 1, 2 }
D_CR0_0 % D_EFL_2 == 0
===========================================================================
..ljmpl():::EXIT;condition="EFL_6==0"
===========================================================================
..ljmpl():::EXIT;condition="D_EFL_6==0"
EBX == orig(EBX)
EDX == orig(EDX)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_4
II == EFL_6
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == D_EFL_6
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_4)
II == orig(EFL_8)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_0)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == EFL_2
A20 == CR0_0
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_8
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(EFL_2)
A20 == orig(EFL_6)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == SS
ES == DS
ES == FS
ES == GS
ES == orig(ES)
ES == orig(SS)
ES == orig(DS)
ES == orig(FS)
ES == orig(GS)
CS == orig(CS)
LDT == orig(LDT)
TR == orig(TR)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CC0 == orig(CC0)
EFER == orig(EFER)
ADDR one of { 34705, 1036162 }
EAX one of { 0, 17 }
EBX one of { 0, 1 }
ECX one of { -1, 6578533 }
EDX one of { 128, 989277 }
EIP one of { 34697, 53114 }
EFL == 6
CPL == 0
II == 0
A20 == 1
ES == "0000000000000000ffff00009300"
CS one of { "0000000000000000ffff00009b00", "f000000f00000000ffff00009b00" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000910800000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 == 17
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS one of { 0, 68 }
CCD == 17
CC0 == 0
EFER == 0
D_EFL_9 one of { 0, 1 }
D_CR0_0 == 2
===========================================================================
..ljmpl():::EXIT;condition="not(D_EFL_6==0)"
EBX == orig(EBX)
EDX == orig(EDX)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == EFL_4
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
SMM == orig(SMM)
HLT == EFL_6
HLT == EFL_8
HLT == EFL_9
HLT == EFL_11
HLT == EFL_13
HLT == CR0_1
HLT == CR0_2
HLT == CR0_3
HLT == CR0_5
HLT == CR0_7
HLT == CR0_18
HLT == CR0_20
HLT == CR4_6
HLT == CR4_8
HLT == CR4_9
HLT == CR4_11
HLT == CR4_12
HLT == orig(II)
HLT == orig(HLT)
HLT == orig(EFL_2)
HLT == orig(EFL_6)
HLT == orig(EFL_8)
HLT == orig(EFL_9)
HLT == orig(EFL_11)
HLT == orig(EFL_13)
HLT == orig(CR0_1)
HLT == orig(CR0_2)
HLT == orig(CR0_3)
HLT == orig(CR0_5)
HLT == orig(CR0_7)
HLT == orig(CR0_18)
HLT == orig(CR0_20)
HLT == orig(CR4_6)
HLT == orig(CR4_8)
HLT == orig(CR4_9)
HLT == orig(CR4_11)
HLT == orig(CR4_12)
ES == orig(ES)
CS == orig(CS)
SS == DS
SS == FS
SS == GS
SS == orig(DS)
LDT == orig(LDT)
TR == orig(TR)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CC0 == orig(CC0)
EFER == orig(EFER)
CR0_0 == D_EFL_4
ADDR one of { 34799, 34817, 1036162 }
EAX one of { -1, 0, 12288 }
EBX one of { 0, 11 }
ECX one of { -1, 0 }
EDX one of { 128, 973765, 1036431 }
EIP one of { 34792, 34809, 53114 }
EFL one of { 2, 6, 18 }
CPL == 0
II one of { 0, 1 }
A20 == 1
SMM one of { 0, 1 }
HLT == 0
ES one of { "000000000000ffffffff00809300", "0020000000000000ffff00009300", "dc00000dc000ffffffff008f9300" }
SS one of { "000000000000ffffffff00809300", "000000000000ffffffff008f9300", "0020000000000000ffff00009300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000910800000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS one of { 0, 8, 76 }
CCD one of { 16, 17, 425876 }
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
CR0_0 one of { 0, 1 }
D_EFL_2 one of { 1, 2 }
D_CR0_0 one of { 0, 1, 2 }
===========================================================================
..ljmpw():::ENTER
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
A20 == EFL_1
A20 == D_CPL
A20 == D_SMM
SMM == HLT
SMM == EFL_4
SMM == EFL_8
SMM == EFL_11
SMM == EFL_13
SMM == CR0_1
SMM == CR0_2
SMM == CR0_3
SMM == CR0_5
SMM == CR0_7
SMM == CR0_18
SMM == CR0_20
SMM == CR4_6
SMM == CR4_8
SMM == CR4_9
SMM == CR4_11
SMM == CR4_12
SS == DS
FS == GS
D_EFL_1 == D_EFL_2
D_EFL_1 == D_EFL_4
D_EFL_1 == D_EFL_6
D_EFL_1 == D_EFL_8
D_EFL_1 == D_EFL_9
D_EFL_1 == D_EFL_11
D_EFL_1 == D_EFL_13
D_EFL_1 == D_CR0_0
D_EFL_1 == D_CR0_1
D_EFL_1 == D_CR0_2
D_EFL_1 == D_CR0_3
D_EFL_1 == D_CR0_5
D_EFL_1 == D_CR0_7
D_EFL_1 == D_CR0_18
D_EFL_1 == D_CR0_20
D_EFL_1 == D_CR4_6
D_EFL_1 == D_CR4_8
D_EFL_1 == D_CR4_9
D_EFL_1 == D_CR4_11
D_EFL_1 == D_CR4_12
EAX >= 0
EBX one of { 0, 1, 11 }
CPL == 0
II one of { 0, 1 }
A20 one of { 0, 1 }
SMM == 0
LDT one of { "0", "0000000000000000ffff00008200" }
TR one of { "0", "0000000000000000ffff00008b00" }
GDT one of { "0", "0000000000000000", "000f5e8000000037" }
IDT one of { "0", "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 0, 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 one of { 0, 4294905840L }
DR7 one of { 0, 1024 }
CCS >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
CR0_0 one of { 0, 1 }
D_EFL_1 == 1
ADDR != EIP
EAX >= EBX
EBX <= EDX
II <= A20
II >= SMM
II <= CR0_0
II <= D_EFL_1
A20 >= SMM
A20 >= EFL_2
A20 >= EFL_6
A20 >= EFL_9
A20 >= CR0_0
A20 <= D_EFL_1
SMM <= EFL_2
SMM <= EFL_6
SMM <= EFL_9
SMM <= CR0_0
ES >= SS
ES >= FS
ES >= LDT
ES >= TR
CS >= LDT
CS >= TR
SS >= FS
SS >= LDT
SS >= TR
FS >= LDT
FS >= TR
LDT <= TR
GDT <= IDT
EFL_2 >= EFL_6
EFL_2 <= D_EFL_1
EFL_6 <= D_EFL_1
EFL_9 <= D_EFL_1
CR0_0 <= D_EFL_1
===========================================================================
..ljmpw():::ENTER;condition="EFL_6==0"
ES == SS
ES == DS
EBX one of { 0, 11 }
CCS one of { 0, 1, 28947 }
===========================================================================
..ljmpw():::ENTER;condition="not(EFL_6==0)"
II == CR0_0
A20 == EFL_2
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
ADDR one of { 33000, 33280, 1036215 }
EAX one of { 0, 3584, 3594 }
EBX one of { 0, 1 }
ECX one of { -1, 6578533 }
EDX one of { 128, 24310 }
EIP one of { 32999, 33071, 1036211 }
EFL one of { 71, 518, 582 }
A20 == 1
ES one of { "003000000000ffffffff008f9300", "1800000180000000ffff00009300" }
CS one of { "0000000000000000ffff00009b00", "000800000000ffffffff00c09b00" }
SS one of { "0000000000000000ffff00009300", "003000000000ffffffff008f9300" }
FS one of { "0000000000000000ffff00009300", "001000000000ffffffff00c09300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
DR6 == 4294905840L
DR7 == 1024
CCS one of { 0, 1, 4 }
CCD one of { 3584, 27904, 15403264 }
===========================================================================
..ljmpw():::ENTER;condition="D_EFL_6==0"
EAX == EBX
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_4
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == EFL_2
A20 == EFL_6
A20 == CR0_0
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
ES == SS
ES == DS
ES == FS
ES == GS
ADDR == 1036231
EAX == 0
ECX == 48
EDX == 24310
EIP == 53181
EFL == 71
CPL == 0
II == 0
A20 == 1
ES == "003000000000ffffffff008f9300"
CS == "0028000f0000ffffffff008f9b00"
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "000f5e8000000037"
IDT == "000f5ebe00000000"
CR0 == 17
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS == 1
CCD == 27904
CC0 == 0
EFER == 0
===========================================================================
..ljmpw():::ENTER;condition="not(D_EFL_6==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
A20 == EFL_1
A20 == D_CPL
A20 == D_SMM
SMM == HLT
SMM == EFL_4
SMM == EFL_8
SMM == EFL_11
SMM == EFL_13
SMM == CR0_1
SMM == CR0_2
SMM == CR0_3
SMM == CR0_5
SMM == CR0_7
SMM == CR0_18
SMM == CR0_20
SMM == CR4_6
SMM == CR4_8
SMM == CR4_9
SMM == CR4_11
SMM == CR4_12
SS == DS
FS == GS
D_EFL_1 == D_EFL_2
D_EFL_1 == D_EFL_4
D_EFL_1 == D_EFL_6
D_EFL_1 == D_EFL_8
D_EFL_1 == D_EFL_9
D_EFL_1 == D_EFL_11
D_EFL_1 == D_EFL_13
D_EFL_1 == D_CR0_0
D_EFL_1 == D_CR0_1
D_EFL_1 == D_CR0_2
D_EFL_1 == D_CR0_3
D_EFL_1 == D_CR0_5
D_EFL_1 == D_CR0_7
D_EFL_1 == D_CR0_18
D_EFL_1 == D_CR0_20
D_EFL_1 == D_CR4_6
D_EFL_1 == D_CR4_8
D_EFL_1 == D_CR4_9
D_EFL_1 == D_CR4_11
D_EFL_1 == D_CR4_12
EBX one of { 0, 1, 11 }
CPL == 0
II one of { 0, 1 }
A20 one of { 0, 1 }
SMM == 0
LDT one of { "0", "0000000000000000ffff00008200" }
TR one of { "0", "0000000000000000ffff00008b00" }
GDT one of { "0", "0000000000000000", "000f5e8000000037" }
IDT one of { "0", "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 0, 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 one of { 0, 4294905840L }
DR7 one of { 0, 1024 }
CCS >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
CR0_0 one of { 0, 1 }
D_EFL_1 == 1
ADDR != EIP
EAX >= EBX
EBX <= EDX
II <= A20
II >= SMM
II <= CR0_0
II <= D_EFL_1
A20 >= SMM
A20 >= EFL_2
A20 >= EFL_6
A20 >= EFL_9
A20 >= CR0_0
A20 <= D_EFL_1
SMM <= EFL_2
SMM <= EFL_6
SMM <= EFL_9
SMM <= CR0_0
ES >= SS
ES >= FS
ES >= LDT
ES >= TR
CS >= LDT
CS >= TR
SS >= FS
SS >= LDT
SS >= TR
FS >= LDT
FS >= TR
LDT <= TR
GDT <= IDT
EFL_2 >= EFL_6
EFL_2 <= D_EFL_1
EFL_6 <= D_EFL_1
EFL_9 <= D_EFL_1
CR0_0 <= D_EFL_1
===========================================================================
..ljmpw():::EXIT
EBX == orig(EBX)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == HLT
II == EFL_4
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_4)
II == orig(EFL_8)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_4
A20 == D_EFL_8
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
SS == DS
SS == FS
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
CC0 == orig(CC0)
EFER == orig(EFER)
(ECX one of { -1, 6578533 })  <==>  (A20 == EFL_6)
(ECX one of { -1, 6578533 })  <==>  (EFL one of { 71, 582 })
(ECX one of { -1, 6578533 })  <==>  (EFL_6 == 1)
(ECX one of { -1, 6578533 })  ==>  (A20 == D_CR0_0)
(ECX one of { -1, 6578533 })  ==>  (A20 == D_EFL_1)
(ECX one of { -1, 6578533 })  ==>  (A20 == D_EFL_2)
(ECX one of { -1, 6578533 })  ==>  (A20 == D_EFL_9)
(ECX one of { -1, 6578533 })  ==>  (A20 == D_SMM)
(ECX one of { -1, 6578533 })  ==>  (A20 == EFL_2)
(ECX one of { -1, 6578533 })  ==>  (A20 == orig(A20))
(ECX one of { -1, 6578533 })  ==>  (A20 == orig(EFL_2))
(ECX one of { -1, 6578533 })  ==>  (ADDR one of { 33280, 33392, 1036221 })
(ECX one of { -1, 6578533 })  ==>  (CCD one of { 3584, 27904 })
(ECX one of { -1, 6578533 })  ==>  (CR0 == orig(CR0))
(ECX one of { -1, 6578533 })  ==>  (CR0 one of { 16, 17 })
(ECX one of { -1, 6578533 })  ==>  (CR0_0 == orig(CR0_0))
(ECX one of { -1, 6578533 })  ==>  (CR0_0 == orig(II))
(ECX one of { -1, 6578533 })  ==>  (CR0_0 one of { 0, 1 })
(ECX one of { -1, 6578533 })  ==>  (CS == orig(CS))
(ECX one of { -1, 6578533 })  ==>  (CS one of { "0000000000000000ffff00009b00", "000800000000ffffffff00c09b00" })
(ECX one of { -1, 6578533 })  ==>  (DR6 == orig(DR6))
(ECX one of { -1, 6578533 })  ==>  (DR7 == orig(DR7))
(ECX one of { -1, 6578533 })  ==>  (D_CR0_0 == 1)
(ECX one of { -1, 6578533 })  ==>  (D_EFL_1 == 1)
(ECX one of { -1, 6578533 })  ==>  (D_EFL_2 == 1)
(ECX one of { -1, 6578533 })  ==>  (D_EFL_6 one of { 1, 2 })
(ECX one of { -1, 6578533 })  ==>  (D_EFL_9 == 1)
(ECX one of { -1, 6578533 })  ==>  (D_SMM == 1)
(ECX one of { -1, 6578533 })  ==>  (EAX one of { 0, 3584 })
(ECX one of { -1, 6578533 })  ==>  (EBX one of { 0, 1 })
(ECX one of { -1, 6578533 })  ==>  (ECX == orig(ECX))
(ECX one of { -1, 6578533 })  ==>  (EDX == orig(EDX))
(ECX one of { -1, 6578533 })  ==>  (EDX one of { 128, 24310 })
(ECX one of { -1, 6578533 })  ==>  (EFL_2 == 1)
(ECX one of { -1, 6578533 })  ==>  (EFL_9 == orig(EFL_9))
(ECX one of { -1, 6578533 })  ==>  (EFL_9 one of { 0, 1 })
(ECX one of { -1, 6578533 })  ==>  (EIP one of { 32999, 33280, 1036213 })
(ECX one of { -1, 6578533 })  ==>  (ES == orig(ES))
(ECX one of { -1, 6578533 })  ==>  (ES one of { "003000000000ffffffff008f9300", "1800000180000000ffff00009300" })
(ECX one of { -1, 6578533 })  ==>  (GDT == orig(GDT))
(ECX one of { -1, 6578533 })  ==>  (GDT one of { "0000000000000000", "000f5e8000000037" })
(ECX one of { -1, 6578533 })  ==>  (GS == orig(FS))
(ECX one of { -1, 6578533 })  ==>  (GS one of { "0000000000000000ffff00009300", "001000000000ffffffff00c09300" })
(ECX one of { -1, 6578533 })  ==>  (IDT == orig(IDT))
(ECX one of { -1, 6578533 })  ==>  (IDT one of { "00000000000003ff", "000f5ebe00000000" })
(ECX one of { -1, 6578533 })  ==>  (II == SMM)
(ECX one of { -1, 6578533 })  ==>  (LDT == orig(LDT))
(ECX one of { -1, 6578533 })  ==>  (SMM == 0)
(ECX one of { -1, 6578533 })  ==>  (SS == orig(SS))
(ECX one of { -1, 6578533 })  ==>  (SS one of { "0000000000000000ffff00009300", "003000000000ffffffff008f9300" })
(ECX one of { -1, 6578533 })  ==>  (TR == orig(TR))
(ECX one of { -1, 6578533 })  ==>  (orig(A20) == 1)
(ECX one of { -1, 6578533 })  ==>  (orig(ADDR) one of { 33000, 33280, 1036215 })
(ECX one of { -1, 6578533 })  ==>  (orig(CCD) one of { 3584, 27904, 15403264 })
(ECX one of { -1, 6578533 })  ==>  (orig(CCS) one of { 0, 1, 4 })
(ECX one of { -1, 6578533 })  ==>  (orig(CR0) one of { 16, 17 })
(ECX one of { -1, 6578533 })  ==>  (orig(CS) one of { "0000000000000000ffff00009b00", "000800000000ffffffff00c09b00" })
(ECX one of { -1, 6578533 })  ==>  (orig(DR6) == 4294905840L)
(ECX one of { -1, 6578533 })  ==>  (orig(DR7) == 1024)
(ECX one of { -1, 6578533 })  ==>  (orig(EAX) one of { 0, 3584, 3594 })
(ECX one of { -1, 6578533 })  ==>  (orig(ECX) one of { -1, 6578533 })
(ECX one of { -1, 6578533 })  ==>  (orig(EDX) one of { 128, 24310 })
(ECX one of { -1, 6578533 })  ==>  (orig(EFL) one of { 71, 518, 582 })
(ECX one of { -1, 6578533 })  ==>  (orig(EFL_2) == 1)
(ECX one of { -1, 6578533 })  ==>  (orig(EIP) one of { 32999, 33071, 1036211 })
(ECX one of { -1, 6578533 })  ==>  (orig(ES) one of { "003000000000ffffffff008f9300", "1800000180000000ffff00009300" })
(ECX one of { -1, 6578533 })  ==>  (orig(FS) one of { "0000000000000000ffff00009300", "001000000000ffffffff00c09300" })
(ECX one of { -1, 6578533 })  ==>  (orig(GDT) one of { "0000000000000000", "000f5e8000000037" })
(ECX one of { -1, 6578533 })  ==>  (orig(IDT) one of { "00000000000003ff", "000f5ebe00000000" })
(ECX one of { -1, 6578533 })  ==>  (orig(LDT) == "0000000000000000ffff00008200")
(ECX one of { -1, 6578533 })  ==>  (orig(SS) one of { "0000000000000000ffff00009300", "003000000000ffffffff008f9300" })
(ECX one of { -1, 6578533 })  ==>  (orig(TR) == "0000000000000000ffff00008b00")
(ECX one of { 0, 16, 33554432 })  <==>  (EFL one of { 2, 6 })
(ECX one of { 0, 16, 33554432 })  <==>  (EFL_6 == 0)
(ECX one of { 0, 16, 33554432 })  <==>  (ES == GS)
(ECX one of { 0, 16, 33554432 })  <==>  (II == EFL_6)
(ECX one of { 0, 16, 33554432 })  ==>  (CR0 one of { 16, 1610612752 })
(ECX one of { 0, 16, 33554432 })  ==>  (CR0_0 == 0)
(ECX one of { 0, 16, 33554432 })  ==>  (D_CR0_0 one of { 0, 1 })
(ECX one of { 0, 16, 33554432 })  ==>  (D_EFL_1 one of { 1, 2 })
(ECX one of { 0, 16, 33554432 })  ==>  (D_EFL_2 one of { 0, 1, 2 })
(ECX one of { 0, 16, 33554432 })  ==>  (D_EFL_6 one of { 0, 1 })
(ECX one of { 0, 16, 33554432 })  ==>  (D_EFL_9 one of { 0, 1 })
(ECX one of { 0, 16, 33554432 })  ==>  (D_SMM one of { 1, 2 })
(ECX one of { 0, 16, 33554432 })  ==>  (EBX % EDX == 0)
(ECX one of { 0, 16, 33554432 })  ==>  (EBX one of { 0, 11 })
(ECX one of { 0, 16, 33554432 })  ==>  (EFL_2 == orig(II))
(ECX one of { 0, 16, 33554432 })  ==>  (EFL_2 one of { 0, 1 })
(ECX one of { 0, 16, 33554432 })  ==>  (EFL_9 == 0)
(ECX one of { 0, 16, 33554432 })  ==>  (ES == SS)
(ECX one of { 0, 16, 33554432 })  ==>  (ES one of { "0000000000000000ffff00009300", "000000000000ffffffff00809300", "003000000000ffffffff008f9300" })
(ECX one of { 0, 16, 33554432 })  ==>  (GDT one of { "0000000000000000", "000000000000ffff", "000f5e8000000037" })
(ECX one of { 0, 16, 33554432 })  ==>  (GS one of { "0000000000000000ffff00009300", "000000000000ffffffff00809300", "003000000000ffffffff008f9300" })
(ECX one of { 0, 16, 33554432 })  ==>  (IDT one of { "00000000000003ff", "000000000000ffff", "000f5ebe00000000" })
(ECX one of { 0, 16, 33554432 })  ==>  (II == CR0_0)
(ECX one of { 0, 16, 33554432 })  ==>  (II == EFL_9)
(ECX one of { 0, 16, 33554432 })  ==>  (SMM one of { 0, 1 })
(ECX one of { 0, 16, 33554432 })  ==>  (SS one of { "0000000000000000ffff00009300", "000000000000ffffffff00809300", "003000000000ffffffff008f9300" })
(ECX one of { 0, 16, 33554432 })  ==>  (orig(A20) one of { 0, 1 })
(ECX one of { 0, 16, 33554432 })  ==>  (orig(CCS) one of { 0, 1, 28947 })
(ECX one of { 0, 16, 33554432 })  ==>  (orig(CR0) one of { 0, 16, 17 })
(ECX one of { 0, 16, 33554432 })  ==>  (orig(DR6) one of { 0, 4294905840L })
(ECX one of { 0, 16, 33554432 })  ==>  (orig(DR7) one of { 0, 1024 })
(ECX one of { 0, 16, 33554432 })  ==>  (orig(EFL_2) one of { 0, 1 })
(ECX one of { 0, 16, 33554432 })  ==>  (orig(ES) == orig(SS))
(ECX one of { 0, 16, 33554432 })  ==>  (orig(GDT) one of { "0", "0000000000000000", "000f5e8000000037" })
(ECX one of { 0, 16, 33554432 })  ==>  (orig(IDT) one of { "0", "00000000000003ff", "000f5ebe00000000" })
(ECX one of { 0, 16, 33554432 })  ==>  (orig(LDT) one of { "0", "0000000000000000ffff00008200" })
(ECX one of { 0, 16, 33554432 })  ==>  (orig(TR) one of { "0", "0000000000000000ffff00008b00" })
(GS == "003000000000ffffffff008f9300")  <==>  (D_EFL_6 == 0)
(GS == "003000000000ffffffff008f9300")  <==>  (II == D_EFL_6)
(GS == "003000000000ffffffff008f9300")  ==>  (A20 == D_EFL_1)
(GS == "003000000000ffffffff008f9300")  ==>  (A20 == D_EFL_9)
(GS == "003000000000ffffffff008f9300")  ==>  (A20 == D_SMM)
(GS == "003000000000ffffffff008f9300")  ==>  (A20 == orig(A20))
(GS == "003000000000ffffffff008f9300")  ==>  (A20 == orig(CR0_0))
(GS == "003000000000ffffffff008f9300")  ==>  (A20 == orig(EFL_2))
(GS == "003000000000ffffffff008f9300")  ==>  (A20 == orig(EFL_6))
(GS == "003000000000ffffffff008f9300")  ==>  (ADDR == 1036236)
(GS == "003000000000ffffffff008f9300")  ==>  (CCD == 16)
(GS == "003000000000ffffffff008f9300")  ==>  (CCS == 1)
(GS == "003000000000ffffffff008f9300")  ==>  (CCS == orig(CCS))
(GS == "003000000000ffffffff008f9300")  ==>  (CR0 == 16)
(GS == "003000000000ffffffff008f9300")  ==>  (CR0_0 == 0)
(GS == "003000000000ffffffff008f9300")  ==>  (CS == "0028000f0000ffffffff008f9b00")
(GS == "003000000000ffffffff008f9300")  ==>  (CS == orig(CS))
(GS == "003000000000ffffffff008f9300")  ==>  (DR6 == orig(DR6))
(GS == "003000000000ffffffff008f9300")  ==>  (DR7 == orig(DR7))
(GS == "003000000000ffffffff008f9300")  ==>  (D_CR0_0 == 0)
(GS == "003000000000ffffffff008f9300")  ==>  (D_EFL_1 == 1)
(GS == "003000000000ffffffff008f9300")  ==>  (D_EFL_2 == 0)
(GS == "003000000000ffffffff008f9300")  ==>  (D_EFL_9 == 1)
(GS == "003000000000ffffffff008f9300")  ==>  (D_SMM == 1)
(GS == "003000000000ffffffff008f9300")  ==>  (EAX == 0)
(GS == "003000000000ffffffff008f9300")  ==>  (EAX == EBX)
(GS == "003000000000ffffffff008f9300")  ==>  (EAX == orig(EAX))
(GS == "003000000000ffffffff008f9300")  ==>  (EBX == 0)
(GS == "003000000000ffffffff008f9300")  ==>  (ECX == 16)
(GS == "003000000000ffffffff008f9300")  ==>  (EDX == 24310)
(GS == "003000000000ffffffff008f9300")  ==>  (EDX == orig(EDX))
(GS == "003000000000ffffffff008f9300")  ==>  (EFL == 2)
(GS == "003000000000ffffffff008f9300")  ==>  (EFL_2 == 0)
(GS == "003000000000ffffffff008f9300")  ==>  (EFL_6 == 0)
(GS == "003000000000ffffffff008f9300")  ==>  (EFL_9 == 0)
(GS == "003000000000ffffffff008f9300")  ==>  (EIP == 53191)
(GS == "003000000000ffffffff008f9300")  ==>  (ES == "003000000000ffffffff008f9300")
(GS == "003000000000ffffffff008f9300")  ==>  (ES == GS)
(GS == "003000000000ffffffff008f9300")  ==>  (ES == SS)
(GS == "003000000000ffffffff008f9300")  ==>  (ES == orig(ES))
(GS == "003000000000ffffffff008f9300")  ==>  (ES == orig(FS))
(GS == "003000000000ffffffff008f9300")  ==>  (ES == orig(SS))
(GS == "003000000000ffffffff008f9300")  ==>  (GDT == "000f5e8000000037")
(GS == "003000000000ffffffff008f9300")  ==>  (GDT == orig(GDT))
(GS == "003000000000ffffffff008f9300")  ==>  (IDT == "000f5ebe00000000")
(GS == "003000000000ffffffff008f9300")  ==>  (IDT == orig(IDT))
(GS == "003000000000ffffffff008f9300")  ==>  (II == CR0_0)
(GS == "003000000000ffffffff008f9300")  ==>  (II == D_CR0_0)
(GS == "003000000000ffffffff008f9300")  ==>  (II == D_EFL_2)
(GS == "003000000000ffffffff008f9300")  ==>  (II == EFL_2)
(GS == "003000000000ffffffff008f9300")  ==>  (II == EFL_6)
(GS == "003000000000ffffffff008f9300")  ==>  (II == EFL_9)
(GS == "003000000000ffffffff008f9300")  ==>  (II == SMM)
(GS == "003000000000ffffffff008f9300")  ==>  (II == orig(EFL_9))
(GS == "003000000000ffffffff008f9300")  ==>  (II == orig(II))
(GS == "003000000000ffffffff008f9300")  ==>  (LDT == orig(LDT))
(GS == "003000000000ffffffff008f9300")  ==>  (SMM == 0)
(GS == "003000000000ffffffff008f9300")  ==>  (SS == "003000000000ffffffff008f9300")
(GS == "003000000000ffffffff008f9300")  ==>  (TR == orig(TR))
(GS == "003000000000ffffffff008f9300")  ==>  (orig(A20) == 1)
(GS == "003000000000ffffffff008f9300")  ==>  (orig(ADDR) == 1036231)
(GS == "003000000000ffffffff008f9300")  ==>  (orig(CCD) == 27904)
(GS == "003000000000ffffffff008f9300")  ==>  (orig(CCS) == 1)
(GS == "003000000000ffffffff008f9300")  ==>  (orig(CR0) == 17)
(GS == "003000000000ffffffff008f9300")  ==>  (orig(CR0_0) == 1)
(GS == "003000000000ffffffff008f9300")  ==>  (orig(CS) == "0028000f0000ffffffff008f9b00")
(GS == "003000000000ffffffff008f9300")  ==>  (orig(DR6) == 4294905840L)
(GS == "003000000000ffffffff008f9300")  ==>  (orig(DR7) == 1024)
(GS == "003000000000ffffffff008f9300")  ==>  (orig(EAX) == 0)
(GS == "003000000000ffffffff008f9300")  ==>  (orig(ECX) == 48)
(GS == "003000000000ffffffff008f9300")  ==>  (orig(EDX) == 24310)
(GS == "003000000000ffffffff008f9300")  ==>  (orig(EFL) == 71)
(GS == "003000000000ffffffff008f9300")  ==>  (orig(EFL_2) == 1)
(GS == "003000000000ffffffff008f9300")  ==>  (orig(EFL_6) == 1)
(GS == "003000000000ffffffff008f9300")  ==>  (orig(EFL_9) == 0)
(GS == "003000000000ffffffff008f9300")  ==>  (orig(EIP) == 53181)
(GS == "003000000000ffffffff008f9300")  ==>  (orig(ES) == "003000000000ffffffff008f9300")
(GS == "003000000000ffffffff008f9300")  ==>  (orig(FS) == "003000000000ffffffff008f9300")
(GS == "003000000000ffffffff008f9300")  ==>  (orig(GDT) == "000f5e8000000037")
(GS == "003000000000ffffffff008f9300")  ==>  (orig(IDT) == "000f5ebe00000000")
(GS == "003000000000ffffffff008f9300")  ==>  (orig(II) == 0)
(GS == "003000000000ffffffff008f9300")  ==>  (orig(LDT) == "0000000000000000ffff00008200")
(GS == "003000000000ffffffff008f9300")  ==>  (orig(SS) == "003000000000ffffffff008f9300")
(GS == "003000000000ffffffff008f9300")  ==>  (orig(TR) == "0000000000000000ffff00008b00")
(GS one of { "0000000000000000ffff00009300", "000000000000ffffffff00809300", "001000000000ffffffff00c09300" })  <==>  (A20 <= D_EFL_6)
(GS one of { "0000000000000000ffff00009300", "000000000000ffffffff00809300", "001000000000ffffffff00c09300" })  <==>  (D_CR0_0 >= orig(EFL_6))
(GS one of { "0000000000000000ffff00009300", "000000000000ffffffff00809300", "001000000000ffffffff00c09300" })  <==>  (D_EFL_2 >= orig(EFL_6))
(GS one of { "0000000000000000ffff00009300", "000000000000ffffffff00809300", "001000000000ffffffff00c09300" })  <==>  (D_EFL_6 >= D_EFL_9)
(GS one of { "0000000000000000ffff00009300", "000000000000ffffffff00809300", "001000000000ffffffff00c09300" })  <==>  (D_EFL_6 >= orig(A20))
(GS one of { "0000000000000000ffff00009300", "000000000000ffffffff00809300", "001000000000ffffffff00c09300" })  <==>  (D_EFL_6 >= orig(CR0_0))
(GS one of { "0000000000000000ffff00009300", "000000000000ffffffff00809300", "001000000000ffffffff00c09300" })  <==>  (D_EFL_6 >= orig(EFL_2))
(GS one of { "0000000000000000ffff00009300", "000000000000ffffffff00809300", "001000000000ffffffff00c09300" })  <==>  (D_EFL_6 >= orig(EFL_6))
(GS one of { "0000000000000000ffff00009300", "000000000000ffffffff00809300", "001000000000ffffffff00c09300" })  <==>  (D_EFL_6 one of { 1, 2 })
(GS one of { "0000000000000000ffff00009300", "000000000000ffffffff00809300", "001000000000ffffffff00c09300" })  <==>  (ECX >= orig(ECX))
(GS one of { "0000000000000000ffff00009300", "000000000000ffffffff00809300", "001000000000ffffffff00c09300" })  <==>  (EFL_2 >= orig(EFL_6))
(GS one of { "0000000000000000ffff00009300", "000000000000ffffffff00809300", "001000000000ffffffff00c09300" })  <==>  (EFL_6 >= orig(EFL_6))
(GS one of { "0000000000000000ffff00009300", "000000000000ffffffff00809300", "001000000000ffffffff00c09300" })  <==>  (II < D_EFL_6)
(GS one of { "0000000000000000ffff00009300", "000000000000ffffffff00809300", "001000000000ffffffff00c09300" })  <==>  (SMM != D_EFL_2)
(GS one of { "0000000000000000ffff00009300", "000000000000ffffffff00809300", "001000000000ffffffff00c09300" })  ==>  (CCS one of { 0, 1 })
(GS one of { "0000000000000000ffff00009300", "000000000000ffffffff00809300", "001000000000ffffffff00c09300" })  ==>  (CR0 one of { 16, 17, 1610612752 })
(GS one of { "0000000000000000ffff00009300", "000000000000ffffffff00809300", "001000000000ffffffff00c09300" })  ==>  (CR0_0 one of { 0, 1 })
(GS one of { "0000000000000000ffff00009300", "000000000000ffffffff00809300", "001000000000ffffffff00c09300" })  ==>  (D_CR0_0 one of { 0, 1 })
(GS one of { "0000000000000000ffff00009300", "000000000000ffffffff00809300", "001000000000ffffffff00c09300" })  ==>  (D_EFL_1 one of { 1, 2 })
(GS one of { "0000000000000000ffff00009300", "000000000000ffffffff00809300", "001000000000ffffffff00c09300" })  ==>  (D_EFL_2 one of { 0, 1, 2 })
(GS one of { "0000000000000000ffff00009300", "000000000000ffffffff00809300", "001000000000ffffffff00c09300" })  ==>  (D_EFL_9 one of { 0, 1 })
(GS one of { "0000000000000000ffff00009300", "000000000000ffffffff00809300", "001000000000ffffffff00c09300" })  ==>  (D_SMM one of { 1, 2 })
(GS one of { "0000000000000000ffff00009300", "000000000000ffffffff00809300", "001000000000ffffffff00c09300" })  ==>  (EBX one of { 0, 1, 11 })
(GS one of { "0000000000000000ffff00009300", "000000000000ffffffff00809300", "001000000000ffffffff00c09300" })  ==>  (EFL_2 one of { 0, 1 })
(GS one of { "0000000000000000ffff00009300", "000000000000ffffffff00809300", "001000000000ffffffff00c09300" })  ==>  (EFL_6 one of { 0, 1 })
(GS one of { "0000000000000000ffff00009300", "000000000000ffffffff00809300", "001000000000ffffffff00c09300" })  ==>  (EFL_9 one of { 0, 1 })
(GS one of { "0000000000000000ffff00009300", "000000000000ffffffff00809300", "001000000000ffffffff00c09300" })  ==>  (GDT one of { "0000000000000000", "000000000000ffff", "000f5e8000000037" })
(GS one of { "0000000000000000ffff00009300", "000000000000ffffffff00809300", "001000000000ffffffff00c09300" })  ==>  (IDT one of { "00000000000003ff", "000000000000ffff", "000f5ebe00000000" })
(GS one of { "0000000000000000ffff00009300", "000000000000ffffffff00809300", "001000000000ffffffff00c09300" })  ==>  (SMM one of { 0, 1 })
(GS one of { "0000000000000000ffff00009300", "000000000000ffffffff00809300", "001000000000ffffffff00c09300" })  ==>  (SS one of { "0000000000000000ffff00009300", "000000000000ffffffff00809300", "003000000000ffffffff008f9300" })
(GS one of { "0000000000000000ffff00009300", "000000000000ffffffff00809300", "001000000000ffffffff00c09300" })  ==>  (orig(A20) one of { 0, 1 })
(GS one of { "0000000000000000ffff00009300", "000000000000ffffffff00809300", "001000000000ffffffff00c09300" })  ==>  (orig(CR0) one of { 0, 16, 17 })
(GS one of { "0000000000000000ffff00009300", "000000000000ffffffff00809300", "001000000000ffffffff00c09300" })  ==>  (orig(CR0_0) one of { 0, 1 })
(GS one of { "0000000000000000ffff00009300", "000000000000ffffffff00809300", "001000000000ffffffff00c09300" })  ==>  (orig(DR6) one of { 0, 4294905840L })
(GS one of { "0000000000000000ffff00009300", "000000000000ffffffff00809300", "001000000000ffffffff00c09300" })  ==>  (orig(DR7) one of { 0, 1024 })
(GS one of { "0000000000000000ffff00009300", "000000000000ffffffff00809300", "001000000000ffffffff00c09300" })  ==>  (orig(EFL_2) one of { 0, 1 })
(GS one of { "0000000000000000ffff00009300", "000000000000ffffffff00809300", "001000000000ffffffff00c09300" })  ==>  (orig(EFL_6) one of { 0, 1 })
(GS one of { "0000000000000000ffff00009300", "000000000000ffffffff00809300", "001000000000ffffffff00c09300" })  ==>  (orig(EFL_9) one of { 0, 1 })
(GS one of { "0000000000000000ffff00009300", "000000000000ffffffff00809300", "001000000000ffffffff00c09300" })  ==>  (orig(GDT) one of { "0", "0000000000000000", "000f5e8000000037" })
(GS one of { "0000000000000000ffff00009300", "000000000000ffffffff00809300", "001000000000ffffffff00c09300" })  ==>  (orig(IDT) one of { "0", "00000000000003ff", "000f5ebe00000000" })
(GS one of { "0000000000000000ffff00009300", "000000000000ffffffff00809300", "001000000000ffffffff00c09300" })  ==>  (orig(II) one of { 0, 1 })
(GS one of { "0000000000000000ffff00009300", "000000000000ffffffff00809300", "001000000000ffffffff00c09300" })  ==>  (orig(LDT) one of { "0", "0000000000000000ffff00008200" })
(GS one of { "0000000000000000ffff00009300", "000000000000ffffffff00809300", "001000000000ffffffff00c09300" })  ==>  (orig(TR) one of { "0", "0000000000000000ffff00008b00" })
EAX >= 0
EBX one of { 0, 1, 11 }
EFL >= 2
CPL == 0
II == 0
A20 == 1
SMM one of { 0, 1 }
SS one of { "0000000000000000ffff00009300", "000000000000ffffffff00809300", "003000000000ffffffff008f9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "000000000000ffff", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000000000000ffff", "000f5ebe00000000" }
CR0 one of { 16, 17, 1610612752 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS one of { 0, 1 }
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
CR0_0 one of { 0, 1 }
D_EFL_1 one of { 1, 2 }
D_EFL_2 one of { 0, 1, 2 }
D_EFL_6 one of { 0, 1, 2 }
D_EFL_9 one of { 0, 1 }
D_CR0_0 one of { 0, 1 }
D_SMM one of { 1, 2 }
ADDR != EIP
ADDR != orig(ADDR)
ADDR != orig(EIP)
EAX != EDX
EAX <= orig(EAX)
EBX != EDX
EBX <= orig(EAX)
EBX <= orig(EDX)
ECX != EDX
EDX != orig(EAX)
EDX != orig(ECX)
orig(EDX) % EDX == 0
EIP <= orig(ADDR)
EIP != orig(EIP)
II <= SMM
II <= EFL_2
II <= EFL_6
II <= EFL_9
II <= CR0_0
II < D_EFL_1
II <= D_EFL_2
II <= D_EFL_6
II <= D_EFL_9
II <= D_CR0_0
II < D_SMM
II <= orig(II)
II <= orig(A20)
II <= orig(EFL_2)
II <= orig(EFL_6)
II <= orig(EFL_9)
II <= orig(CR0_0)
A20 >= SMM
A20 >= EFL_2
A20 >= EFL_6
A20 >= EFL_9
A20 >= CR0_0
A20 <= D_EFL_1
A20 >= D_EFL_9
A20 >= D_CR0_0
A20 <= D_SMM
A20 >= orig(II)
A20 >= orig(A20)
A20 >= orig(EFL_2)
A20 >= orig(EFL_6)
A20 >= orig(EFL_9)
A20 >= orig(CR0_0)
SMM <= D_EFL_1
SMM <= D_EFL_6
SMM <= D_EFL_9
SMM < D_SMM
SMM <= orig(A20)
SMM <= orig(EFL_2)
SMM <= orig(CR0_0)
ES != CS
ES >= SS
ES >= GS
ES > LDT
ES > TR
ES != orig(CS)
ES > orig(LDT)
ES > orig(TR)
CS != SS
CS != GS
CS > LDT
CS > TR
CS != orig(ES)
CS >= orig(CS)
CS != orig(SS)
CS != orig(FS)
CS > orig(LDT)
CS > orig(TR)
SS >= GS
SS > LDT
SS > TR
SS != orig(CS)
SS > orig(LDT)
SS > orig(TR)
GS > LDT
GS > TR
GS != orig(CS)
GS > orig(LDT)
GS > orig(TR)
LDT < TR
LDT != orig(ES)
LDT != orig(CS)
LDT != orig(SS)
LDT != orig(FS)
LDT >= orig(LDT)
LDT != orig(TR)
TR != orig(ES)
TR != orig(CS)
TR != orig(SS)
TR != orig(FS)
TR > orig(LDT)
TR >= orig(TR)
GDT >= orig(GDT)
GDT != orig(IDT)
IDT != orig(GDT)
DR6 >= orig(DR6)
DR7 >= orig(DR7)
CCS <= orig(CCS)
EFL_2 >= EFL_6
EFL_2 >= EFL_9
EFL_2 >= CR0_0
EFL_2 <= D_EFL_1
EFL_2 <= D_EFL_2
EFL_2 <= D_EFL_6
EFL_2 <= D_EFL_9
EFL_2 <= D_SMM
EFL_2 >= orig(II)
EFL_2 <= orig(A20)
EFL_6 >= EFL_9
EFL_6 >= CR0_0
EFL_6 <= D_EFL_1
EFL_6 <= D_EFL_2
EFL_6 <= D_EFL_6
EFL_6 <= D_EFL_9
EFL_6 <= D_CR0_0
EFL_6 <= D_SMM
EFL_6 <= orig(A20)
EFL_6 <= orig(EFL_2)
EFL_9 <= D_EFL_1
EFL_9 <= D_EFL_2
EFL_9 <= D_EFL_6
EFL_9 <= D_EFL_9
EFL_9 <= D_CR0_0
EFL_9 <= D_SMM
EFL_9 <= orig(A20)
EFL_9 <= orig(EFL_2)
EFL_9 <= orig(EFL_9)
CR0_0 <= D_EFL_1
CR0_0 <= D_EFL_2
CR0_0 <= D_EFL_6
CR0_0 <= D_EFL_9
CR0_0 <= D_CR0_0
CR0_0 <= D_SMM
CR0_0 <= orig(II)
CR0_0 <= orig(A20)
CR0_0 <= orig(EFL_2)
CR0_0 <= orig(EFL_6)
CR0_0 <= orig(CR0_0)
D_EFL_1 >= D_EFL_9
D_EFL_1 >= D_CR0_0
D_EFL_1 >= orig(II)
D_EFL_1 >= orig(A20)
D_EFL_1 >= orig(EFL_2)
D_EFL_1 >= orig(EFL_6)
D_EFL_1 >= orig(EFL_9)
D_EFL_1 >= orig(CR0_0)
D_EFL_2 >= D_CR0_0
D_EFL_2 % D_SMM == 0
D_EFL_2 >= orig(II)
D_EFL_2 >= orig(EFL_9)
D_EFL_6 >= D_CR0_0
D_EFL_6 >= orig(II)
D_EFL_6 >= orig(EFL_9)
D_EFL_9 <= D_SMM
D_EFL_9 >= orig(II)
D_EFL_9 >= orig(EFL_2)
D_EFL_9 >= orig(EFL_6)
D_EFL_9 >= orig(CR0_0)
D_CR0_0 <= D_SMM
D_CR0_0 >= orig(EFL_9)
D_SMM >= orig(II)
D_SMM >= orig(A20)
D_SMM >= orig(EFL_2)
D_SMM >= orig(EFL_6)
D_SMM >= orig(EFL_9)
D_SMM >= orig(CR0_0)
===========================================================================
..ljmpw():::EXIT;condition="EFL_6==0"
II == EFL_6
II == EFL_9
II == CR0_0
ES == SS
ES == DS
ES == FS
ES == GS
EFL_2 == orig(II)
EBX one of { 0, 11 }
ECX one of { 0, 16, 33554432 }
EFL one of { 2, 6 }
ES one of { "0000000000000000ffff00009300", "000000000000ffffffff00809300", "003000000000ffffffff008f9300" }
CR0 one of { 16, 1610612752 }
D_EFL_6 one of { 0, 1 }
EBX % EDX == 0
===========================================================================
..ljmpw():::EXIT;condition="not(EFL_6==0)"
ECX == orig(ECX)
EDX == orig(EDX)
II == SMM
A20 == EFL_2
A20 == EFL_6
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_9
A20 == D_CR0_0
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(EFL_2)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == orig(ES)
CS == orig(CS)
SS == orig(SS)
SS == orig(DS)
GS == orig(FS)
GS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
DR6 == orig(DR6)
DR7 == orig(DR7)
EFL_9 == orig(EFL_9)
CR0_0 == orig(II)
CR0_0 == orig(CR0_0)
ADDR one of { 33280, 33392, 1036221 }
EAX one of { 0, 3584 }
EBX one of { 0, 1 }
ECX one of { -1, 6578533 }
EDX one of { 128, 24310 }
EIP one of { 32999, 33280, 1036213 }
EFL one of { 71, 582 }
ES one of { "003000000000ffffffff008f9300", "1800000180000000ffff00009300" }
CS one of { "0000000000000000ffff00009b00", "000800000000ffffffff00c09b00" }
SS one of { "0000000000000000ffff00009300", "003000000000ffffffff008f9300" }
GS one of { "0000000000000000ffff00009300", "001000000000ffffffff00c09300" }
GDT one of { "0000000000000000", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CCD one of { 3584, 27904 }
D_EFL_6 one of { 1, 2 }
===========================================================================
..ljmpw():::EXIT;condition="D_EFL_6==0"
EAX == EBX
EAX == orig(EAX)
EAX == orig(EBX)
EDX == orig(EDX)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_2
II == EFL_4
II == EFL_6
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_0
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == D_EFL_2
II == D_EFL_6
II == D_CR0_0
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_4)
II == orig(EFL_8)
II == orig(EFL_9)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_4
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(EFL_2)
A20 == orig(EFL_6)
A20 == orig(CR0_0)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == SS
ES == DS
ES == FS
ES == GS
ES == orig(ES)
ES == orig(SS)
ES == orig(DS)
ES == orig(FS)
ES == orig(GS)
CS == orig(CS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CC0 == orig(CC0)
EFER == orig(EFER)
ADDR == 1036236
EAX == 0
ECX == 16
EDX == 24310
EIP == 53191
EFL == 2
CPL == 0
II == 0
A20 == 1
ES == "003000000000ffffffff008f9300"
CS == "0028000f0000ffffffff008f9b00"
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "000f5e8000000037"
IDT == "000f5ebe00000000"
CR0 == 16
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS == 1
CCD == 16
CC0 == 0
EFER == 0
===========================================================================
..ljmpw():::EXIT;condition="not(D_EFL_6==0)"
EBX == orig(EBX)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == HLT
II == EFL_4
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_4)
II == orig(EFL_8)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_4
A20 == D_EFL_8
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
SS == DS
SS == FS
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
CC0 == orig(CC0)
EFER == orig(EFER)
EBX one of { 0, 1, 11 }
EFL >= 2
CPL == 0
II == 0
A20 == 1
SMM one of { 0, 1 }
SS one of { "0000000000000000ffff00009300", "000000000000ffffffff00809300", "003000000000ffffffff008f9300" }
GS one of { "0000000000000000ffff00009300", "000000000000ffffffff00809300", "001000000000ffffffff00c09300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "000000000000ffff", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000000000000ffff", "000f5ebe00000000" }
CR0 one of { 16, 17, 1610612752 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS one of { 0, 1 }
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
CR0_0 one of { 0, 1 }
D_EFL_1 one of { 1, 2 }
D_EFL_2 one of { 0, 1, 2 }
D_EFL_6 one of { 1, 2 }
D_EFL_9 one of { 0, 1 }
D_CR0_0 one of { 0, 1 }
D_SMM one of { 1, 2 }
ADDR != EIP
ADDR != orig(ADDR)
ADDR != orig(EIP)
EAX != EDX
EAX <= orig(EAX)
EBX != EDX
EBX <= orig(EAX)
EBX <= orig(EDX)
ECX != EDX
ECX >= orig(ECX)
EDX != orig(EAX)
EDX != orig(ECX)
orig(EDX) % EDX == 0
EIP <= orig(ADDR)
EIP != orig(EIP)
II <= SMM
II <= EFL_2
II <= EFL_6
II <= EFL_9
II <= CR0_0
II < D_EFL_1
II <= D_EFL_2
II < D_EFL_6
II <= D_EFL_9
II <= D_CR0_0
II < D_SMM
II <= orig(II)
II <= orig(A20)
II <= orig(EFL_2)
II <= orig(EFL_6)
II <= orig(EFL_9)
II <= orig(CR0_0)
A20 >= SMM
A20 >= EFL_2
A20 >= EFL_6
A20 >= EFL_9
A20 >= CR0_0
A20 <= D_EFL_1
A20 <= D_EFL_6
A20 >= D_EFL_9
A20 >= D_CR0_0
A20 <= D_SMM
A20 >= orig(II)
A20 >= orig(A20)
A20 >= orig(EFL_2)
A20 >= orig(EFL_6)
A20 >= orig(EFL_9)
A20 >= orig(CR0_0)
SMM <= D_EFL_1
SMM != D_EFL_2
SMM <= D_EFL_6
SMM <= D_EFL_9
SMM < D_SMM
SMM <= orig(A20)
SMM <= orig(EFL_2)
SMM <= orig(CR0_0)
ES != CS
ES >= SS
ES >= GS
ES > LDT
ES > TR
ES != orig(CS)
ES > orig(LDT)
ES > orig(TR)
CS != SS
CS != GS
CS > LDT
CS > TR
CS != orig(ES)
CS >= orig(CS)
CS != orig(SS)
CS != orig(FS)
CS > orig(LDT)
CS > orig(TR)
SS >= GS
SS > LDT
SS > TR
SS != orig(CS)
SS > orig(LDT)
SS > orig(TR)
GS > LDT
GS > TR
GS != orig(CS)
GS > orig(LDT)
GS > orig(TR)
LDT < TR
LDT != orig(ES)
LDT != orig(CS)
LDT != orig(SS)
LDT != orig(FS)
LDT >= orig(LDT)
LDT != orig(TR)
TR != orig(ES)
TR != orig(CS)
TR != orig(SS)
TR != orig(FS)
TR > orig(LDT)
TR >= orig(TR)
GDT >= orig(GDT)
GDT != orig(IDT)
IDT != orig(GDT)
DR6 >= orig(DR6)
DR7 >= orig(DR7)
CCS <= orig(CCS)
EFL_2 >= EFL_6
EFL_2 >= EFL_9
EFL_2 >= CR0_0
EFL_2 <= D_EFL_1
EFL_2 <= D_EFL_2
EFL_2 <= D_EFL_6
EFL_2 <= D_EFL_9
EFL_2 <= D_SMM
EFL_2 >= orig(II)
EFL_2 <= orig(A20)
EFL_2 >= orig(EFL_6)
EFL_6 >= EFL_9
EFL_6 >= CR0_0
EFL_6 <= D_EFL_1
EFL_6 <= D_EFL_2
EFL_6 <= D_EFL_6
EFL_6 <= D_EFL_9
EFL_6 <= D_CR0_0
EFL_6 <= D_SMM
EFL_6 <= orig(A20)
EFL_6 <= orig(EFL_2)
EFL_6 >= orig(EFL_6)
EFL_9 <= D_EFL_1
EFL_9 <= D_EFL_2
EFL_9 <= D_EFL_6
EFL_9 <= D_EFL_9
EFL_9 <= D_CR0_0
EFL_9 <= D_SMM
EFL_9 <= orig(A20)
EFL_9 <= orig(EFL_2)
EFL_9 <= orig(EFL_9)
CR0_0 <= D_EFL_1
CR0_0 <= D_EFL_2
CR0_0 <= D_EFL_6
CR0_0 <= D_EFL_9
CR0_0 <= D_CR0_0
CR0_0 <= D_SMM
CR0_0 <= orig(II)
CR0_0 <= orig(A20)
CR0_0 <= orig(EFL_2)
CR0_0 <= orig(EFL_6)
CR0_0 <= orig(CR0_0)
D_EFL_1 >= D_EFL_9
D_EFL_1 >= D_CR0_0
D_EFL_1 >= orig(II)
D_EFL_1 >= orig(A20)
D_EFL_1 >= orig(EFL_2)
D_EFL_1 >= orig(EFL_6)
D_EFL_1 >= orig(EFL_9)
D_EFL_1 >= orig(CR0_0)
D_EFL_2 >= D_CR0_0
D_EFL_2 % D_SMM == 0
D_EFL_2 >= orig(II)
D_EFL_2 >= orig(EFL_6)
D_EFL_2 >= orig(EFL_9)
D_EFL_6 >= D_EFL_9
D_EFL_6 >= D_CR0_0
D_EFL_6 >= orig(II)
D_EFL_6 >= orig(A20)
D_EFL_6 >= orig(EFL_2)
D_EFL_6 >= orig(EFL_6)
D_EFL_6 >= orig(EFL_9)
D_EFL_6 >= orig(CR0_0)
D_EFL_9 <= D_SMM
D_EFL_9 >= orig(II)
D_EFL_9 >= orig(EFL_2)
D_EFL_9 >= orig(EFL_6)
D_EFL_9 >= orig(CR0_0)
D_CR0_0 <= D_SMM
D_CR0_0 >= orig(EFL_6)
D_CR0_0 >= orig(EFL_9)
D_SMM >= orig(II)
D_SMM >= orig(A20)
D_SMM >= orig(EFL_2)
D_SMM >= orig(EFL_6)
D_SMM >= orig(EFL_9)
D_SMM >= orig(CR0_0)
===========================================================================
..lodsb():::ENTER
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_0
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == EFL_9
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SS == FS
EFL_2 == EFL_6
(CCS one of { 0, 1, 16 })  <==>  (EFL_2 == 0)
(CCS one of { 0, 1, 16 })  <==>  (II == EFL_2)
(CCS one of { 0, 1, 16 })  ==>  (CS one of { "c980000c9800ffffffff00809b00", "c980000c9800ffffffff008f9b00" })
(CCS one of { 0, 1, 16 })  ==>  (DS == GS)
(CCS one of { 0, 1, 16 })  ==>  (DS one of { "000000000000ffffffff008f9300", "c980000c9800ffffffff00809300", "c980000c9800ffffffff008f9300" })
(CCS one of { 0, 1, 16 })  ==>  (ECX one of { 0, 40960 })
(CCS one of { 0, 1, 16 })  ==>  (EDX one of { 0, 2031, 65535 })
(CCS one of { 0, 1, 16 })  ==>  (EFL_4 one of { 0, 1 })
(CCS one of { 0, 1, 16 })  ==>  (ES one of { "e000000e0000ffffffff008f9300", "f000000f0000ffffffff008f9300", "f5a3000f5a30ffffffff00809300" })
(CCS one of { 0, 1, 16 })  ==>  (GS one of { "000000000000ffffffff008f9300", "c980000c9800ffffffff00809300", "c980000c9800ffffffff008f9300" })
(CCS one of { 0, 1, 16 })  ==>  (SS one of { "000000000000ffffffff00809300", "000000000000ffffffff008f9300" })
(EFL_2 == 1)  <==>  (A20 == EFL_2)
(EFL_2 == 1)  ==>  (CCD one of { 0, 15401472, 15401984 })
(EFL_2 == 1)  ==>  (CS one of { "0000000000000000ffff00009b00", "c980000c9800ffffffff00809b00", "c980000c9800ffffffff008f9b00" })
(EFL_2 == 1)  ==>  (DS one of { "0000000000000000ffff00009300", "c980000c9800ffffffff00809300", "c980000c9800ffffffff008f9300" })
(EFL_2 == 1)  ==>  (ECX == 0)
(EFL_2 == 1)  ==>  (EDX one of { 0, 128, 65535 })
(EFL_2 == 1)  ==>  (EFL == 582)
(EFL_2 == 1)  ==>  (EFL_4 == 0)
(EFL_2 == 1)  ==>  (II == EFL_4)
(EFL_2 == 1)  ==>  (SS one of { "0000000000000000ffff00009300", "000000000000ffffffff00809300", "000000000000ffffffff008f9300" })
ECX one of { 0, 40960 }
EDX >= 0
CPL == 0
II == 0
A20 == 1
CS one of { "0000000000000000ffff00009b00", "c980000c9800ffffffff00809b00", "c980000c9800ffffffff008f9b00" }
SS one of { "0000000000000000ffff00009300", "000000000000ffffffff00809300", "000000000000ffffffff008f9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "0000000000000000"
IDT == "00000000000003ff"
CR0 == 16
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
ADDR > EIP
EAX != EBX
EBX >= ECX
II <= EFL_2
II <= EFL_4
A20 >= EFL_2
A20 >= EFL_4
ES != CS
ES >= SS
ES >= DS
ES >= GS
ES > LDT
ES > TR
CS > SS
CS > DS
CS > GS
CS > LDT
CS > TR
SS <= DS
SS <= GS
SS > LDT
SS > TR
DS >= GS
DS > LDT
DS > TR
GS > LDT
GS > TR
LDT < TR
GDT < IDT
===========================================================================
..lodsb():::ENTER;condition="EFL_6==0"
II == EFL_2
II == EFL_6
DS == GS
EDX one of { 0, 2031, 65535 }
ES one of { "e000000e0000ffffffff008f9300", "f000000f0000ffffffff008f9300", "f5a3000f5a30ffffffff00809300" }
CS one of { "c980000c9800ffffffff00809b00", "c980000c9800ffffffff008f9b00" }
SS one of { "000000000000ffffffff00809300", "000000000000ffffffff008f9300" }
DS one of { "000000000000ffffffff008f9300", "c980000c9800ffffffff00809300", "c980000c9800ffffffff008f9300" }
CCS one of { 0, 1, 16 }
===========================================================================
..lodsb():::ENTER;condition="not(EFL_6==0)"
II == EFL_4
A20 == EFL_2
A20 == EFL_6
ECX == 0
EDX one of { 0, 128, 65535 }
EFL == 582
DS one of { "0000000000000000ffff00009300", "c980000c9800ffffffff00809300", "c980000c9800ffffffff008f9300" }
CCD one of { 0, 15401472, 15401984 }
===========================================================================
..lodsb():::ENTER;condition="not(D_EFL_6==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_0
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == EFL_9
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SS == FS
EFL_2 == EFL_6
ECX one of { 0, 40960 }
EDX >= 0
CPL == 0
II == 0
A20 == 1
CS one of { "0000000000000000ffff00009b00", "c980000c9800ffffffff00809b00", "c980000c9800ffffffff008f9b00" }
SS one of { "0000000000000000ffff00009300", "000000000000ffffffff00809300", "000000000000ffffffff008f9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "0000000000000000"
IDT == "00000000000003ff"
CR0 == 16
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
ADDR > EIP
EAX != EBX
EBX >= ECX
II <= EFL_2
II <= EFL_4
A20 >= EFL_2
A20 >= EFL_4
ES != CS
ES >= SS
ES >= DS
ES >= GS
ES > LDT
ES > TR
CS > SS
CS > DS
CS > GS
CS > LDT
CS > TR
SS <= DS
SS <= GS
SS > LDT
SS > TR
DS >= GS
DS > LDT
DS > TR
GS > LDT
GS > TR
LDT < TR
GDT < IDT
===========================================================================
..lodsb():::EXIT
EAX == orig(EAX)
EBX == orig(EBX)
ECX == orig(ECX)
EDX == orig(EDX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_0
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_8)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_0)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == EFL_9
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(EFL_9)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == orig(ES)
CS == orig(CS)
SS == FS
SS == orig(SS)
SS == orig(FS)
DS == orig(DS)
GS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == EFL_6
EFL_2 == orig(EFL_2)
EFL_2 == orig(EFL_6)
EFL_4 == orig(EFL_4)
(CCS one of { 0, 1, 16 })  <==>  (EFL_2 == 0)
(CCS one of { 0, 1, 16 })  <==>  (II == EFL_2)
(CCS one of { 0, 1, 16 })  ==>  (CS one of { "c980000c9800ffffffff00809b00", "c980000c9800ffffffff008f9b00" })
(CCS one of { 0, 1, 16 })  ==>  (DS == GS)
(CCS one of { 0, 1, 16 })  ==>  (DS one of { "000000000000ffffffff008f9300", "c980000c9800ffffffff00809300", "c980000c9800ffffffff008f9300" })
(CCS one of { 0, 1, 16 })  ==>  (ECX one of { 0, 40960 })
(CCS one of { 0, 1, 16 })  ==>  (EDX one of { 0, 2031, 65535 })
(CCS one of { 0, 1, 16 })  ==>  (EFL_4 one of { 0, 1 })
(CCS one of { 0, 1, 16 })  ==>  (ES one of { "e000000e0000ffffffff008f9300", "f000000f0000ffffffff008f9300", "f5a3000f5a30ffffffff00809300" })
(CCS one of { 0, 1, 16 })  ==>  (GS one of { "000000000000ffffffff008f9300", "c980000c9800ffffffff00809300", "c980000c9800ffffffff008f9300" })
(CCS one of { 0, 1, 16 })  ==>  (SS one of { "000000000000ffffffff00809300", "000000000000ffffffff008f9300" })
(EFL_2 == 1)  <==>  (A20 == EFL_2)
(EFL_2 == 1)  ==>  (CCD one of { 0, 15401472, 15401984 })
(EFL_2 == 1)  ==>  (CS one of { "0000000000000000ffff00009b00", "c980000c9800ffffffff00809b00", "c980000c9800ffffffff008f9b00" })
(EFL_2 == 1)  ==>  (DS one of { "0000000000000000ffff00009300", "c980000c9800ffffffff00809300", "c980000c9800ffffffff008f9300" })
(EFL_2 == 1)  ==>  (ECX == 0)
(EFL_2 == 1)  ==>  (EDX one of { 0, 128, 65535 })
(EFL_2 == 1)  ==>  (EFL == 582)
(EFL_2 == 1)  ==>  (EFL_4 == 0)
(EFL_2 == 1)  ==>  (II == EFL_4)
(EFL_2 == 1)  ==>  (SS one of { "0000000000000000ffff00009300", "000000000000ffffffff00809300", "000000000000ffffffff008f9300" })
ECX one of { 0, 40960 }
EDX >= 0
CPL == 0
II == 0
A20 == 1
CS one of { "0000000000000000ffff00009b00", "c980000c9800ffffffff00809b00", "c980000c9800ffffffff008f9b00" }
SS one of { "0000000000000000ffff00009300", "000000000000ffffffff00809300", "000000000000ffffffff008f9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "0000000000000000"
IDT == "00000000000003ff"
CR0 == 16
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
ADDR > EIP
ADDR > orig(ADDR)
EAX != EBX
EBX >= ECX
EIP < orig(ADDR)
II <= EFL_2
II <= EFL_4
A20 >= EFL_2
A20 >= EFL_4
ES != CS
ES >= SS
ES >= DS
ES >= GS
ES > LDT
ES > TR
CS > SS
CS > DS
CS > GS
CS > LDT
CS > TR
SS <= DS
SS <= GS
SS > LDT
SS > TR
DS >= GS
DS > LDT
DS > TR
GS > LDT
GS > TR
LDT < TR
GDT < IDT
===========================================================================
..lodsb():::EXIT;condition="EFL_6==0"
II == EFL_2
II == EFL_6
II == orig(EFL_2)
II == orig(EFL_6)
DS == GS
DS == orig(GS)
EDX one of { 0, 2031, 65535 }
ES one of { "e000000e0000ffffffff008f9300", "f000000f0000ffffffff008f9300", "f5a3000f5a30ffffffff00809300" }
CS one of { "c980000c9800ffffffff00809b00", "c980000c9800ffffffff008f9b00" }
SS one of { "000000000000ffffffff00809300", "000000000000ffffffff008f9300" }
DS one of { "000000000000ffffffff008f9300", "c980000c9800ffffffff00809300", "c980000c9800ffffffff008f9300" }
CCS one of { 0, 1, 16 }
===========================================================================
..lodsb():::EXIT;condition="not(EFL_6==0)"
II == EFL_4
II == orig(EFL_4)
A20 == EFL_2
A20 == EFL_6
A20 == orig(EFL_2)
A20 == orig(EFL_6)
ECX == 0
EDX one of { 0, 128, 65535 }
EFL == 582
DS one of { "0000000000000000ffff00009300", "c980000c9800ffffffff00809300", "c980000c9800ffffffff008f9300" }
CCD one of { 0, 15401472, 15401984 }
===========================================================================
..lodsb():::EXIT;condition="not(D_EFL_6==0)"
EAX == orig(EAX)
EBX == orig(EBX)
ECX == orig(ECX)
EDX == orig(EDX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_0
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_8)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_0)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == EFL_9
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(EFL_9)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == orig(ES)
CS == orig(CS)
SS == FS
SS == orig(SS)
SS == orig(FS)
DS == orig(DS)
GS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == EFL_6
EFL_2 == orig(EFL_2)
EFL_2 == orig(EFL_6)
EFL_4 == orig(EFL_4)
ECX one of { 0, 40960 }
EDX >= 0
CPL == 0
II == 0
A20 == 1
CS one of { "0000000000000000ffff00009b00", "c980000c9800ffffffff00809b00", "c980000c9800ffffffff008f9b00" }
SS one of { "0000000000000000ffff00009300", "000000000000ffffffff00809300", "000000000000ffffffff008f9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "0000000000000000"
IDT == "00000000000003ff"
CR0 == 16
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
ADDR > EIP
ADDR > orig(ADDR)
EAX != EBX
EBX >= ECX
EIP < orig(ADDR)
II <= EFL_2
II <= EFL_4
A20 >= EFL_2
A20 >= EFL_4
ES != CS
ES >= SS
ES >= DS
ES >= GS
ES > LDT
ES > TR
CS > SS
CS > DS
CS > GS
CS > LDT
CS > TR
SS <= DS
SS <= GS
SS > LDT
SS > TR
DS >= GS
DS > LDT
DS > TR
GS > LDT
GS > TR
LDT < TR
GDT < IDT
===========================================================================
..loop():::ENTER
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_0
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == EFL_9
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SS == FS
DS == GS
EFL_2 == EFL_6
(ADDR one of { 825707, 825757 })  <==>  (CCD one of { 0, 57345, 61441 })
(ADDR one of { 825707, 825757 })  <==>  (CS == "c980000c9800ffffffff008f9b00")
(ADDR one of { 825707, 825757 })  <==>  (DS == "c980000c9800ffffffff008f9300")
(ADDR one of { 825707, 825757 })  <==>  (EAX one of { 0, 16 })
(ADDR one of { 825707, 825757 })  <==>  (ECX == 0)
(ADDR one of { 825707, 825757 })  <==>  (EFL one of { 582, 642, 643 })
(ADDR one of { 825707, 825757 })  <==>  (SS == "000000000000ffffffff008f9300")
(ADDR one of { 825707, 825757 })  ==>  (EDX one of { 0, 65535 })
(ADDR one of { 825707, 825757 })  ==>  (EFL_2 one of { 0, 1 })
(ADDR one of { 825707, 825757 })  ==>  (EFL_4 == 0)
(ADDR one of { 825707, 825757 })  ==>  (II == EFL_4)
(ADDR one of { 825917, 826729 })  <==>  (CCD one of { 837, 1025, 133108912 })
(ADDR one of { 825917, 826729 })  <==>  (CS == "c980000c9800ffffffff00809b00")
(ADDR one of { 825917, 826729 })  <==>  (DS == "c980000c9800ffffffff00809300")
(ADDR one of { 825917, 826729 })  <==>  (EAX one of { 7, 51488, 133107248 })
(ADDR one of { 825917, 826729 })  <==>  (EBX one of { 65282, 414056455, 414064650 })
(ADDR one of { 825917, 826729 })  <==>  (ECX one of { 79, 40960 })
(ADDR one of { 825917, 826729 })  <==>  (EFL one of { 514, 530 })
(ADDR one of { 825917, 826729 })  <==>  (EIP one of { 537, 1274, 1284 })
(ADDR one of { 825917, 826729 })  <==>  (SS == "000000000000ffffffff00809300")
(ADDR one of { 825917, 826729 })  ==>  (CCS one of { 0, 16 })
(ADDR one of { 825917, 826729 })  ==>  (EDX one of { 0, 2031 })
(ADDR one of { 825917, 826729 })  ==>  (EFL_2 == 0)
(ADDR one of { 825917, 826729 })  ==>  (EFL_4 one of { 0, 1 })
(ADDR one of { 825917, 826729 })  ==>  (ES one of { "c980000c9800ffffffff00809300", "f5a3000f5a30ffffffff00809300" })
(ADDR one of { 825917, 826729 })  ==>  (II == EFL_2)
ECX one of { 0, 79, 40960 }
EDX one of { 0, 2031, 65535 }
CPL == 0
II == 0
A20 == 1
CS one of { "c980000c9800ffffffff00809b00", "c980000c9800ffffffff008f9b00" }
SS one of { "000000000000ffffffff00809300", "000000000000ffffffff008f9300" }
DS one of { "c980000c9800ffffffff00809300", "c980000c9800ffffffff008f9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "0000000000000000"
IDT == "00000000000003ff"
CR0 == 16
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
ADDR > EIP
EAX < EBX
EBX > ECX
EBX != EDX
II <= EFL_2
II <= EFL_4
A20 >= EFL_2
A20 >= EFL_4
ES != CS
ES > SS
ES >= DS
ES > LDT
ES > TR
CS > SS
CS > DS
CS > LDT
CS > TR
SS < DS
SS > LDT
SS > TR
DS > LDT
DS > TR
LDT < TR
GDT < IDT
===========================================================================
..loop():::ENTER;condition="EFL_6==0"
II == EFL_2
II == EFL_6
ADDR one of { 825917, 826729 }
EAX one of { 7, 51488, 133107248 }
EBX one of { 65282, 414056455, 414064650 }
ECX one of { 79, 40960 }
EDX one of { 0, 2031 }
EIP one of { 537, 1274, 1284 }
EFL one of { 514, 530 }
ES one of { "c980000c9800ffffffff00809300", "f5a3000f5a30ffffffff00809300" }
CS == "c980000c9800ffffffff00809b00"
SS == "000000000000ffffffff00809300"
DS == "c980000c9800ffffffff00809300"
CCS one of { 0, 16 }
CCD one of { 837, 1025, 133108912 }
===========================================================================
..loop():::ENTER;condition="not(EFL_6==0)"
II == EFL_4
ADDR one of { 825707, 825757 }
EAX one of { 0, 16 }
ECX == 0
EDX one of { 0, 65535 }
EFL one of { 582, 642, 643 }
CS == "c980000c9800ffffffff008f9b00"
SS == "000000000000ffffffff008f9300"
DS == "c980000c9800ffffffff008f9300"
CCD one of { 0, 57345, 61441 }
===========================================================================
..loop():::ENTER;condition="not(D_EFL_6==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_0
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == EFL_9
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SS == FS
DS == GS
EFL_2 == EFL_6
ECX one of { 0, 79, 40960 }
EDX one of { 0, 2031, 65535 }
CPL == 0
II == 0
A20 == 1
CS one of { "c980000c9800ffffffff00809b00", "c980000c9800ffffffff008f9b00" }
SS one of { "000000000000ffffffff00809300", "000000000000ffffffff008f9300" }
DS one of { "c980000c9800ffffffff00809300", "c980000c9800ffffffff008f9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "0000000000000000"
IDT == "00000000000003ff"
CR0 == 16
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
ADDR > EIP
EAX < EBX
EBX > ECX
EBX != EDX
II <= EFL_2
II <= EFL_4
A20 >= EFL_2
A20 >= EFL_4
ES != CS
ES > SS
ES >= DS
ES > LDT
ES > TR
CS > SS
CS > DS
CS > LDT
CS > TR
SS < DS
SS > LDT
SS > TR
DS > LDT
DS > TR
LDT < TR
GDT < IDT
===========================================================================
..loop():::EXIT
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_0
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_8)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_0)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == EFL_9
A20 == D_EFL_1
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(EFL_9)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
CS == orig(CS)
SS == FS
SS == orig(SS)
SS == orig(FS)
DS == GS
DS == orig(DS)
DS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == EFL_6
D_EFL_2 == D_EFL_6
(EAX one of { 0, 15, 16 })  <==>  (A20 == EFL_2)
(EAX one of { 0, 15, 16 })  <==>  (CCD one of { 0, 256 })
(EAX one of { 0, 15, 16 })  <==>  (CS == "c980000c9800ffffffff008f9b00")
(EAX one of { 0, 15, 16 })  <==>  (DS == "c980000c9800ffffffff008f9300")
(EAX one of { 0, 15, 16 })  <==>  (EBX one of { 62883, 62935 })
(EAX one of { 0, 15, 16 })  <==>  (ECX one of { 0, 1 })
(EAX one of { 0, 15, 16 })  <==>  (EFL one of { 582, 599 })
(EAX one of { 0, 15, 16 })  <==>  (EFL_2 == 1)
(EAX one of { 0, 15, 16 })  <==>  (ES one of { "f5a3000f5a30ffffffff008f9300", "f5d7000f5d70ffffffff008f9300" })
(EAX one of { 0, 15, 16 })  <==>  (SS == "000000000000ffffffff008f9300")
(EAX one of { 0, 15, 16 })  <==>  (orig(ADDR) one of { 825707, 825757 })
(EAX one of { 0, 15, 16 })  <==>  (orig(CCD) one of { 0, 57345, 61441 })
(EAX one of { 0, 15, 16 })  <==>  (orig(EAX) one of { 0, 16 })
(EAX one of { 0, 15, 16 })  <==>  (orig(ECX) == 0)
(EAX one of { 0, 15, 16 })  <==>  (orig(EFL) one of { 582, 642, 643 })
(EAX one of { 0, 15, 16 })  ==>  (D_EFL_2 one of { 1, 2 })
(EAX one of { 0, 15, 16 })  ==>  (D_EFL_4 one of { 1, 2 })
(EAX one of { 0, 15, 16 })  ==>  (EDX one of { 0, 65535 })
(EAX one of { 0, 15, 16 })  ==>  (II == orig(EFL_4))
(EAX one of { 0, 15, 16 })  ==>  (orig(EDX) one of { 0, 65535 })
(EAX one of { 0, 15, 16 })  ==>  (orig(EFL_2) one of { 0, 1 })
(EAX one of { 0, 15, 16 })  ==>  (orig(EFL_4) == 0)
(EAX one of { 7, 134, 51469 })  <==>  (CCD one of { 194, 1025, 133108912 })
(EAX one of { 7, 134, 51469 })  <==>  (CS == "c980000c9800ffffffff00809b00")
(EAX one of { 7, 134, 51469 })  <==>  (DS == "c980000c9800ffffffff00809300")
(EAX one of { 7, 134, 51469 })  <==>  (EBX one of { 194, 65282, 414064650 })
(EAX one of { 7, 134, 51469 })  <==>  (ECX one of { 79, 3551, 40960 })
(EAX one of { 7, 134, 51469 })  <==>  (EFL one of { 514, 530, 658 })
(EAX one of { 7, 134, 51469 })  <==>  (EFL_2 == 0)
(EAX one of { 7, 134, 51469 })  <==>  (EIP one of { 537, 570, 1385 })
(EAX one of { 7, 134, 51469 })  <==>  (ES one of { "c980000c9800ffffffff00809300", "f5a3000f5a30ffffffff00809300" })
(EAX one of { 7, 134, 51469 })  <==>  (II == EFL_2)
(EAX one of { 7, 134, 51469 })  <==>  (SS == "000000000000ffffffff00809300")
(EAX one of { 7, 134, 51469 })  <==>  (orig(ADDR) one of { 825917, 826729 })
(EAX one of { 7, 134, 51469 })  <==>  (orig(CCD) one of { 837, 1025, 133108912 })
(EAX one of { 7, 134, 51469 })  <==>  (orig(EAX) one of { 7, 51488, 133107248 })
(EAX one of { 7, 134, 51469 })  <==>  (orig(EBX) one of { 65282, 414056455, 414064650 })
(EAX one of { 7, 134, 51469 })  <==>  (orig(ECX) one of { 79, 40960 })
(EAX one of { 7, 134, 51469 })  <==>  (orig(EFL) one of { 514, 530 })
(EAX one of { 7, 134, 51469 })  <==>  (orig(EIP) one of { 537, 1274, 1284 })
(EAX one of { 7, 134, 51469 })  ==>  (A20 == D_EFL_2)
(EAX one of { 7, 134, 51469 })  ==>  (ADDR one of { -1, 825914, 826726 })
(EAX one of { 7, 134, 51469 })  ==>  (CCS one of { 0, 16, 134 })
(EAX one of { 7, 134, 51469 })  ==>  (D_EFL_2 == 1)
(EAX one of { 7, 134, 51469 })  ==>  (D_EFL_4 one of { 0, 1, 2 })
(EAX one of { 7, 134, 51469 })  ==>  (EDX one of { 0, 2031 })
(EAX one of { 7, 134, 51469 })  ==>  (ES == orig(ES))
(EAX one of { 7, 134, 51469 })  ==>  (II == orig(EFL_2))
(EAX one of { 7, 134, 51469 })  ==>  (orig(CCS) one of { 0, 16 })
(EAX one of { 7, 134, 51469 })  ==>  (orig(EDX) one of { 0, 2031 })
(EAX one of { 7, 134, 51469 })  ==>  (orig(EFL_2) == 0)
(EAX one of { 7, 134, 51469 })  ==>  (orig(EFL_4) one of { 0, 1 })
(EAX one of { 7, 134, 51469 })  ==>  (orig(ES) one of { "c980000c9800ffffffff00809300", "f5a3000f5a30ffffffff00809300" })
EDX one of { 0, 2031, 65535 }
CPL == 0
II == 0
A20 == 1
CS one of { "c980000c9800ffffffff00809b00", "c980000c9800ffffffff008f9b00" }
SS one of { "000000000000ffffffff00809300", "000000000000ffffffff008f9300" }
DS one of { "c980000c9800ffffffff00809300", "c980000c9800ffffffff008f9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "0000000000000000"
IDT == "00000000000003ff"
CR0 == 16
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
D_EFL_2 one of { 1, 2 }
D_EFL_4 one of { 0, 1, 2 }
ADDR != EIP
ADDR != orig(ADDR)
ADDR != orig(EIP)
EAX < EBX
EAX < orig(EBX)
EBX != ECX
EBX != EDX
EBX > orig(EAX)
EBX != orig(ECX)
EBX != orig(EDX)
ECX < orig(EBX)
EDX != orig(EBX)
EDX <= orig(EDX)
EIP < orig(ADDR)
EIP != orig(EIP)
II <= EFL_2
II <= EFL_4
II < D_EFL_2
II <= D_EFL_4
II <= orig(EFL_2)
II <= orig(EFL_4)
A20 >= EFL_2
A20 >= EFL_4
A20 <= D_EFL_2
A20 >= orig(EFL_2)
A20 >= orig(EFL_4)
ES != CS
ES > SS
ES >= DS
ES > LDT
ES > TR
ES >= orig(ES)
CS > SS
CS > DS
CS > LDT
CS > TR
CS != orig(ES)
SS < DS
SS > LDT
SS > TR
SS < orig(ES)
DS > LDT
DS > TR
DS <= orig(ES)
LDT < TR
LDT < orig(ES)
TR < orig(ES)
GDT < IDT
EFL_2 <= D_EFL_2
EFL_2 <= D_EFL_4
EFL_2 >= orig(EFL_2)
EFL_4 <= D_EFL_2
EFL_4 <= D_EFL_4
D_EFL_2 >= orig(EFL_2)
D_EFL_2 >= orig(EFL_4)
D_EFL_4 >= orig(EFL_2)
8302 * ADDR + 844084318 * EIP - 855655427 * orig(ADDR) + 7.06219235248601E14 == 0
95046 * EIP - 99299 * orig(ADDR) + 3178 * orig(EIP) + 8.1957643709E10 == 0
===========================================================================
..loop():::EXIT;condition="EFL_6==0"
II == EFL_2
II == EFL_6
II == orig(EFL_2)
II == orig(EFL_6)
A20 == D_EFL_2
A20 == D_EFL_6
ES == orig(ES)
ADDR one of { -1, 825914, 826726 }
EAX one of { 7, 134, 51469 }
EBX one of { 194, 65282, 414064650 }
ECX one of { 79, 3551, 40960 }
EDX one of { 0, 2031 }
EIP one of { 537, 570, 1385 }
EFL one of { 514, 530, 658 }
ES one of { "c980000c9800ffffffff00809300", "f5a3000f5a30ffffffff00809300" }
CS == "c980000c9800ffffffff00809b00"
SS == "000000000000ffffffff00809300"
DS == "c980000c9800ffffffff00809300"
CCS one of { 0, 16, 134 }
CCD one of { 194, 1025, 133108912 }
===========================================================================
..loop():::EXIT;condition="not(EFL_6==0)"
II == orig(EFL_4)
A20 == EFL_2
A20 == EFL_6
EAX one of { 0, 15, 16 }
EBX one of { 62883, 62935 }
ECX one of { 0, 1 }
EDX one of { 0, 65535 }
EFL one of { 582, 599 }
ES one of { "f5a3000f5a30ffffffff008f9300", "f5d7000f5d70ffffffff008f9300" }
CS == "c980000c9800ffffffff008f9b00"
SS == "000000000000ffffffff008f9300"
DS == "c980000c9800ffffffff008f9300"
CCD one of { 0, 256 }
D_EFL_4 one of { 1, 2 }
===========================================================================
..loop():::EXIT;condition="not(D_EFL_6==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_0
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_8)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_0)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == EFL_9
A20 == D_EFL_1
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(EFL_9)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
CS == orig(CS)
SS == FS
SS == orig(SS)
SS == orig(FS)
DS == GS
DS == orig(DS)
DS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == EFL_6
D_EFL_2 == D_EFL_6
EDX one of { 0, 2031, 65535 }
CPL == 0
II == 0
A20 == 1
CS one of { "c980000c9800ffffffff00809b00", "c980000c9800ffffffff008f9b00" }
SS one of { "000000000000ffffffff00809300", "000000000000ffffffff008f9300" }
DS one of { "c980000c9800ffffffff00809300", "c980000c9800ffffffff008f9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "0000000000000000"
IDT == "00000000000003ff"
CR0 == 16
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
D_EFL_2 one of { 1, 2 }
D_EFL_4 one of { 0, 1, 2 }
ADDR != EIP
ADDR != orig(ADDR)
ADDR != orig(EIP)
EAX < EBX
EAX < orig(EBX)
EBX != ECX
EBX != EDX
EBX > orig(EAX)
EBX != orig(ECX)
EBX != orig(EDX)
ECX < orig(EBX)
EDX != orig(EBX)
EDX <= orig(EDX)
EIP < orig(ADDR)
EIP != orig(EIP)
II <= EFL_2
II <= EFL_4
II < D_EFL_2
II <= D_EFL_4
II <= orig(EFL_2)
II <= orig(EFL_4)
A20 >= EFL_2
A20 >= EFL_4
A20 <= D_EFL_2
A20 >= orig(EFL_2)
A20 >= orig(EFL_4)
ES != CS
ES > SS
ES >= DS
ES > LDT
ES > TR
ES >= orig(ES)
CS > SS
CS > DS
CS > LDT
CS > TR
CS != orig(ES)
SS < DS
SS > LDT
SS > TR
SS < orig(ES)
DS > LDT
DS > TR
DS <= orig(ES)
LDT < TR
LDT < orig(ES)
TR < orig(ES)
GDT < IDT
EFL_2 <= D_EFL_2
EFL_2 <= D_EFL_4
EFL_2 >= orig(EFL_2)
EFL_4 <= D_EFL_2
EFL_4 <= D_EFL_4
D_EFL_2 >= orig(EFL_2)
D_EFL_2 >= orig(EFL_4)
D_EFL_4 >= orig(EFL_2)
729 * EIP - 751 * orig(ADDR) + 22 * orig(EIP) + 619844166 == 0
===========================================================================
..lretw():::ENTER
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_0
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SS == FS
EFL_2 == EFL_6
(ADDR one of { 1036409, 1036605, 1042820 })  <==>  (EFL one of { 2, 18 })
(ADDR one of { 1036409, 1036605, 1042820 })  <==>  (EFL_2 == 0)
(ADDR one of { 1036409, 1036605, 1042820 })  <==>  (EIP one of { 53531, 54113, 65363 })
(ADDR one of { 1036409, 1036605, 1042820 })  <==>  (II == EFL_2)
(ADDR one of { 1036409, 1036605, 1042820 })  ==>  (CCD one of { 0, 27848, 64944 })
(ADDR one of { 1036409, 1036605, 1042820 })  ==>  (CCS one of { 0, 12, 40 })
(ADDR one of { 1036409, 1036605, 1042820 })  ==>  (CS one of { "f000000f00000000ffff00009b00", "f000000f0000ffffffff00809b00", "f000000f0000ffffffff008f9b00" })
(ADDR one of { 1036409, 1036605, 1042820 })  ==>  (DS one of { "000000000000ffffffff00809300", "000000000000ffffffff008f9300", "dc00000dc0000000ffff00009300" })
(ADDR one of { 1036409, 1036605, 1042820 })  ==>  (EAX one of { 0, 64944, 963392 })
(ADDR one of { 1036409, 1036605, 1042820 })  ==>  (EBX one of { 0, 32 })
(ADDR one of { 1036409, 1036605, 1042820 })  ==>  (ECX one of { 0, 47898, 963392 })
(ADDR one of { 1036409, 1036605, 1042820 })  ==>  (EDX one of { 0, 56320, 963392 })
(ADDR one of { 1036409, 1036605, 1042820 })  ==>  (EFL_4 one of { 0, 1 })
(ADDR one of { 1036409, 1036605, 1042820 })  ==>  (EFL_9 == 0)
(ADDR one of { 1036409, 1036605, 1042820 })  ==>  (ES one of { "000000000000ffffffff008f9300", "0040000004000000ffff00009300", "dc00000dc000ffffffff00809300" })
(ADDR one of { 1036409, 1036605, 1042820 })  ==>  (GS one of { "0000000000000000ffff00009300", "000000000000ffffffff00809300", "000000000000ffffffff008f9300" })
(ADDR one of { 1036409, 1036605, 1042820 })  ==>  (II == EFL_9)
(ADDR one of { 1036409, 1036605, 1042820 })  ==>  (SS == GS)
(ADDR one of { 1036409, 1036605, 1042820 })  ==>  (SS one of { "0000000000000000ffff00009300", "000000000000ffffffff00809300", "000000000000ffffffff008f9300" })
(EFL one of { 70, 582 })  <==>  (A20 == EFL_2)
(EFL one of { 70, 582 })  <==>  (EFL_2 == 1)
(EFL one of { 70, 582 })  ==>  (DS == GS)
(EFL one of { 70, 582 })  ==>  (DS one of { "000000000000ffffffff00809300", "000000000000ffffffff008f9300", "c980000c9800ffffffff00809300" })
(EFL one of { 70, 582 })  ==>  (EAX one of { -1, 0, 3597 })
(EFL one of { 70, 582 })  ==>  (EFL_4 == 0)
(EFL one of { 70, 582 })  ==>  (EFL_9 one of { 0, 1 })
(EFL one of { 70, 582 })  ==>  (GS one of { "000000000000ffffffff00809300", "000000000000ffffffff008f9300", "c980000c9800ffffffff00809300" })
(EFL one of { 70, 582 })  ==>  (II == EFL_4)
(EFL one of { 70, 582 })  ==>  (SS one of { "000000000000ffffffff00809300", "000000000000ffffffff008f9300" })
CPL == 0
II == 0
A20 == 1
SS one of { "0000000000000000ffff00009300", "000000000000ffffffff00809300", "000000000000ffffffff008f9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "0000000000000000"
IDT == "00000000000003ff"
CR0 == 16
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_9 one of { 0, 1 }
ADDR > EIP
ECX <= EDX
II <= EFL_2
II <= EFL_4
II <= EFL_9
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_9
ES < CS
ES >= SS
ES >= GS
ES > LDT
ES > TR
CS > SS
CS > DS
CS > GS
CS > LDT
CS > TR
SS <= DS
SS <= GS
SS > LDT
SS > TR
DS >= GS
DS > LDT
DS > TR
GS > LDT
GS > TR
LDT < TR
GDT < IDT
EFL_2 >= EFL_9
===========================================================================
..lretw():::ENTER;condition="EFL_6==0"
===========================================================================
..lretw():::ENTER;condition="D_EFL_6==0"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_4
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_0
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == EFL_2
A20 == EFL_6
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SS == FS
DS == GS
EAX one of { -1, 0, 3597 }
EFL one of { 70, 582 }
CPL == 0
II == 0
A20 == 1
SS one of { "000000000000ffffffff00809300", "000000000000ffffffff008f9300" }
DS one of { "000000000000ffffffff00809300", "000000000000ffffffff008f9300", "c980000c9800ffffffff00809300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "0000000000000000"
IDT == "00000000000003ff"
CR0 == 16
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CC0 == 0
EFER == 0
EFL_9 one of { 0, 1 }
===========================================================================
..lretw():::ENTER;condition="not(D_EFL_6==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_2
II == EFL_6
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_0
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SS == FS
SS == GS
ADDR one of { 1036409, 1036605, 1042820 }
EAX one of { 0, 64944, 963392 }
EBX one of { 0, 32 }
ECX one of { 0, 47898, 963392 }
EDX one of { 0, 56320, 963392 }
EIP one of { 53531, 54113, 65363 }
EFL one of { 2, 18 }
CPL == 0
II == 0
A20 == 1
ES one of { "000000000000ffffffff008f9300", "0040000004000000ffff00009300", "dc00000dc000ffffffff00809300" }
CS one of { "f000000f00000000ffff00009b00", "f000000f0000ffffffff00809b00", "f000000f0000ffffffff008f9b00" }
SS one of { "0000000000000000ffff00009300", "000000000000ffffffff00809300", "000000000000ffffffff008f9300" }
DS one of { "000000000000ffffffff00809300", "000000000000ffffffff008f9300", "dc00000dc0000000ffff00009300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "0000000000000000"
IDT == "00000000000003ff"
CR0 == 16
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS one of { 0, 12, 40 }
CCD one of { 0, 27848, 64944 }
CC0 == 0
EFER == 0
EFL_4 one of { 0, 1 }
===========================================================================
..lretw():::EXIT
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_6
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_8)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_0)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_4
A20 == D_EFL_8
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
SS == DS
SS == FS
LDT == orig(LDT)
TR == orig(TR)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == CR0_0
EFL_4 == orig(EFL_4)
(D_EFL_6 == 0)  <==>  (A20 == orig(EFL_2))
(D_EFL_6 == 0)  <==>  (II == D_EFL_6)
(D_EFL_6 == 0)  <==>  (orig(EFL) one of { 70, 582 })
(D_EFL_6 == 0)  <==>  (orig(EFL_2) == 1)
(D_EFL_6 == 0)  ==>  (A20 == D_EFL_2)
(D_EFL_6 == 0)  ==>  (A20 == EFL_2)
(D_EFL_6 == 0)  ==>  (CCD == 17)
(D_EFL_6 == 0)  ==>  (CCS == 8)
(D_EFL_6 == 0)  ==>  (CR0 == 17)
(D_EFL_6 == 0)  ==>  (CS == "000800000000ffffffff00cf9b00")
(D_EFL_6 == 0)  ==>  (D_CR0_0 == 2)
(D_EFL_6 == 0)  ==>  (D_EFL_2 == 1)
(D_EFL_6 == 0)  ==>  (D_EFL_9 one of { 0, 1 })
(D_EFL_6 == 0)  ==>  (EAX one of { 0, 28102, 28226 })
(D_EFL_6 == 0)  ==>  (EBX == 0)
(D_EFL_6 == 0)  ==>  (ECX one of { -1, 16 })
(D_EFL_6 == 0)  ==>  (EDX == 973765)
(D_EFL_6 == 0)  ==>  (EFL == 6)
(D_EFL_6 == 0)  ==>  (EFL_2 == 1)
(D_EFL_6 == 0)  ==>  (EFL_4 == 0)
(D_EFL_6 == 0)  ==>  (EFL_9 == 0)
(D_EFL_6 == 0)  ==>  (EIP == 1036175)
(D_EFL_6 == 0)  ==>  (ES == "001000000000ffffffff00cf9300")
(D_EFL_6 == 0)  ==>  (ES == SS)
(D_EFL_6 == 0)  ==>  (GDT == "000f5e8000000037")
(D_EFL_6 == 0)  ==>  (GS one of { "000000000000ffffffff00809300", "000000000000ffffffff008f9300" })
(D_EFL_6 == 0)  ==>  (IDT == "000f5ebe00000000")
(D_EFL_6 == 0)  ==>  (II == EFL_4)
(D_EFL_6 == 0)  ==>  (II == EFL_9)
(D_EFL_6 == 0)  ==>  (SS == "001000000000ffffffff00cf9300")
(D_EFL_6 == 0)  ==>  (orig(DS) == orig(GS))
(D_EFL_6 == 0)  ==>  (orig(DS) one of { "000000000000ffffffff00809300", "000000000000ffffffff008f9300", "c980000c9800ffffffff00809300" })
(D_EFL_6 == 0)  ==>  (orig(EAX) one of { -1, 0, 3597 })
(D_EFL_6 == 0)  ==>  (orig(EFL_9) one of { 0, 1 })
(D_EFL_6 == 0)  ==>  (orig(GS) one of { "000000000000ffffffff00809300", "000000000000ffffffff008f9300", "c980000c9800ffffffff00809300" })
(D_EFL_6 == 0)  ==>  (orig(SS) one of { "000000000000ffffffff00809300", "000000000000ffffffff008f9300" })
(D_EFL_6 == 1)  <==>  (A20 == D_EFL_6)
(D_EFL_6 == 1)  <==>  (D_EFL_2 == D_CR0_0)
(D_EFL_6 == 1)  <==>  (EBX == orig(EBX))
(D_EFL_6 == 1)  <==>  (II == orig(EFL_2))
(D_EFL_6 == 1)  <==>  (orig(ADDR) one of { 1036409, 1036605, 1042820 })
(D_EFL_6 == 1)  <==>  (orig(EFL) one of { 2, 18 })
(D_EFL_6 == 1)  <==>  (orig(EFL_2) == 0)
(D_EFL_6 == 1)  <==>  (orig(EIP) one of { 53531, 54113, 65363 })
(D_EFL_6 == 1)  ==>  (ADDR one of { 801809, 983426, 1036323 })
(D_EFL_6 == 1)  ==>  (CCD one of { 0, 14, 17 })
(D_EFL_6 == 1)  ==>  (CCS one of { 0, 8, 16 })
(D_EFL_6 == 1)  ==>  (CR0 one of { 16, 17 })
(D_EFL_6 == 1)  ==>  (CS one of { "000800000000ffffffff00cf9b00", "f000000f0000ffffffff00809b00", "f000000f0000ffffffff008f9b00" })
(D_EFL_6 == 1)  ==>  (D_CR0_0 one of { 1, 2 })
(D_EFL_6 == 1)  ==>  (D_EFL_2 one of { 1, 2 })
(D_EFL_6 == 1)  ==>  (D_EFL_9 one of { 1, 2 })
(D_EFL_6 == 1)  ==>  (EAX one of { 0, 28558, 805352256 })
(D_EFL_6 == 1)  ==>  (EBX one of { 0, 32 })
(D_EFL_6 == 1)  ==>  (ECX one of { 0, 16, 4026585312L })
(D_EFL_6 == 1)  ==>  (EDX one of { 0, 14, 973765 })
(D_EFL_6 == 1)  ==>  (EFL one of { 6, 18, 514 })
(D_EFL_6 == 1)  ==>  (EFL_2 one of { 0, 1 })
(D_EFL_6 == 1)  ==>  (EFL_4 one of { 0, 1 })
(D_EFL_6 == 1)  ==>  (EFL_9 one of { 0, 1 })
(D_EFL_6 == 1)  ==>  (EIP one of { 53563, 59780, 1036175 })
(D_EFL_6 == 1)  ==>  (ES one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300", "f000000f0000ffffffff00809300" })
(D_EFL_6 == 1)  ==>  (GDT one of { "0000000000000000", "000f5e8000000037" })
(D_EFL_6 == 1)  ==>  (GS == orig(GS))
(D_EFL_6 == 1)  ==>  (GS == orig(SS))
(D_EFL_6 == 1)  ==>  (GS one of { "0000000000000000ffff00009300", "000000000000ffffffff00809300", "000000000000ffffffff008f9300" })
(D_EFL_6 == 1)  ==>  (IDT one of { "00000000000003ff", "000f5ebe00000000" })
(D_EFL_6 == 1)  ==>  (II == orig(EFL_9))
(D_EFL_6 == 1)  ==>  (SS one of { "000000000000ffffffff00809300", "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" })
(D_EFL_6 == 1)  ==>  (orig(CCD) one of { 0, 27848, 64944 })
(D_EFL_6 == 1)  ==>  (orig(CCS) one of { 0, 12, 40 })
(D_EFL_6 == 1)  ==>  (orig(CS) one of { "f000000f00000000ffff00009b00", "f000000f0000ffffffff00809b00", "f000000f0000ffffffff008f9b00" })
(D_EFL_6 == 1)  ==>  (orig(DS) one of { "000000000000ffffffff00809300", "000000000000ffffffff008f9300", "dc00000dc0000000ffff00009300" })
(D_EFL_6 == 1)  ==>  (orig(EAX) one of { 0, 64944, 963392 })
(D_EFL_6 == 1)  ==>  (orig(EBX) one of { 0, 32 })
(D_EFL_6 == 1)  ==>  (orig(ECX) one of { 0, 47898, 963392 })
(D_EFL_6 == 1)  ==>  (orig(EDX) one of { 0, 56320, 963392 })
(D_EFL_6 == 1)  ==>  (orig(EFL_9) == 0)
(D_EFL_6 == 1)  ==>  (orig(ES) one of { "000000000000ffffffff008f9300", "0040000004000000ffff00009300", "dc00000dc000ffffffff00809300" })
(D_EFL_6 == 1)  ==>  (orig(GS) one of { "0000000000000000ffff00009300", "000000000000ffffffff00809300", "000000000000ffffffff008f9300" })
(D_EFL_6 == 1)  ==>  (orig(SS) one of { "0000000000000000ffff00009300", "000000000000ffffffff00809300", "000000000000ffffffff008f9300" })
EAX >= 0
EBX one of { 0, 32 }
EDX one of { 0, 14, 973765 }
EIP one of { 53563, 59780, 1036175 }
EFL one of { 6, 18, 514 }
CPL == 0
II == 0
A20 == 1
ES one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300", "f000000f0000ffffffff00809300" }
CS one of { "000800000000ffffffff00cf9b00", "f000000f0000ffffffff00809b00", "f000000f0000ffffffff008f9b00" }
SS one of { "000000000000ffffffff00809300", "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" }
GS one of { "0000000000000000ffff00009300", "000000000000ffffffff00809300", "000000000000ffffffff008f9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS one of { 0, 8, 16 }
CCD one of { 0, 14, 17 }
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_9 one of { 0, 1 }
D_EFL_2 one of { 1, 2 }
D_EFL_6 one of { 0, 1 }
D_EFL_9 one of { 0, 1, 2 }
D_CR0_0 one of { 1, 2 }
ADDR != EIP
ADDR != orig(ADDR)
ADDR > orig(EIP)
EAX >= EBX
EIP != orig(ADDR)
EIP != orig(EIP)
II <= EFL_2
II <= EFL_4
II <= EFL_9
II < D_EFL_2
II <= D_EFL_6
II <= D_EFL_9
II < D_CR0_0
II <= orig(EFL_2)
II <= orig(EFL_9)
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_9
A20 <= D_EFL_2
A20 >= D_EFL_6
A20 <= D_CR0_0
A20 >= orig(EFL_2)
A20 >= orig(EFL_9)
ES != CS
ES >= SS
ES >= GS
ES > LDT
ES > TR
ES < orig(CS)
ES >= orig(SS)
CS != SS
CS > GS
CS > LDT
CS > TR
CS != orig(ES)
CS <= orig(CS)
CS > orig(SS)
CS != orig(DS)
CS != orig(GS)
SS >= GS
SS > LDT
SS > TR
SS < orig(CS)
SS >= orig(SS)
GS > LDT
GS > TR
GS <= orig(ES)
GS < orig(CS)
GS >= orig(SS)
GS <= orig(DS)
GS <= orig(GS)
LDT < TR
LDT < orig(ES)
LDT < orig(CS)
LDT < orig(SS)
LDT < orig(DS)
LDT < orig(GS)
TR < orig(ES)
TR < orig(CS)
TR < orig(SS)
TR < orig(DS)
TR < orig(GS)
GDT < IDT
GDT >= orig(GDT)
GDT != orig(IDT)
IDT > orig(GDT)
IDT >= orig(IDT)
CR0 >= orig(CR0)
EFL_2 <= D_EFL_2
EFL_2 < D_CR0_0
EFL_2 >= orig(EFL_2)
EFL_2 >= orig(EFL_9)
EFL_4 <= D_EFL_2
EFL_4 <= D_EFL_6
EFL_4 <= D_EFL_9
EFL_4 <= D_CR0_0
EFL_9 <= D_EFL_2
EFL_9 <= D_EFL_6
EFL_9 <= D_EFL_9
EFL_9 <= D_CR0_0
D_EFL_2 >= D_EFL_6
D_EFL_2 <= D_CR0_0
D_EFL_2 >= orig(EFL_2)
D_EFL_2 >= orig(EFL_9)
D_EFL_6 <= D_EFL_9
D_EFL_6 <= D_CR0_0
D_EFL_6 != orig(EFL_2)
D_EFL_9 != orig(EFL_9)
D_CR0_0 > orig(EFL_2)
D_CR0_0 > orig(EFL_9)
===========================================================================
..lretw():::EXIT;condition="EFL_6==0"
===========================================================================
..lretw():::EXIT;condition="D_EFL_6==0"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_4
II == EFL_6
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == D_EFL_6
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_4)
II == orig(EFL_8)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_0)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == EFL_2
A20 == CR0_0
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_8
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(EFL_2)
A20 == orig(EFL_6)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == SS
ES == DS
ES == FS
LDT == orig(LDT)
TR == orig(TR)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CC0 == orig(CC0)
EFER == orig(EFER)
EAX one of { 0, 28102, 28226 }
EBX == 0
ECX one of { -1, 16 }
EDX == 973765
EIP == 1036175
EFL == 6
CPL == 0
II == 0
A20 == 1
ES == "001000000000ffffffff00cf9300"
CS == "000800000000ffffffff00cf9b00"
GS one of { "000000000000ffffffff00809300", "000000000000ffffffff008f9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "000f5e8000000037"
IDT == "000f5ebe00000000"
CR0 == 17
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS == 8
CCD == 17
CC0 == 0
EFER == 0
D_EFL_9 one of { 0, 1 }
D_CR0_0 == 2
===========================================================================
..lretw():::EXIT;condition="not(D_EFL_6==0)"
EBX == orig(EBX)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_6
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_2)
II == orig(EFL_6)
II == orig(EFL_8)
II == orig(EFL_9)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_0)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
SS == DS
SS == FS
GS == orig(SS)
GS == orig(FS)
GS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == CR0_0
EFL_4 == orig(EFL_4)
D_EFL_2 == D_CR0_0
ADDR one of { 801809, 983426, 1036323 }
EAX one of { 0, 28558, 805352256 }
EBX one of { 0, 32 }
ECX one of { 0, 16, 4026585312L }
EDX one of { 0, 14, 973765 }
EIP one of { 53563, 59780, 1036175 }
EFL one of { 6, 18, 514 }
CPL == 0
II == 0
A20 == 1
ES one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300", "f000000f0000ffffffff00809300" }
CS one of { "000800000000ffffffff00cf9b00", "f000000f0000ffffffff00809b00", "f000000f0000ffffffff008f9b00" }
SS one of { "000000000000ffffffff00809300", "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" }
GS one of { "0000000000000000ffff00009300", "000000000000ffffffff00809300", "000000000000ffffffff008f9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS one of { 0, 8, 16 }
CCD one of { 0, 14, 17 }
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_9 one of { 0, 1 }
D_EFL_2 one of { 1, 2 }
D_EFL_9 one of { 1, 2 }
===========================================================================
..movb():::ENTER
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == HLT
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
(EFL_6 == 0)  <==>  (A20 > EFL_6)
(EFL_6 == 0)  <==>  (EFL_4 >= EFL_6)
(EFL_6 == 0)  <==>  (II == EFL_6)
(EFL_6 == 0)  ==>  (A20 > SMM)
(EFL_6 == 0)  ==>  (EFL >= 2)
(EFL_6 == 0)  ==>  (EFL_2 one of { 0, 1 })
(EFL_6 == 0)  ==>  (EFL_4 one of { 0, 1 })
(EFL_6 == 0)  ==>  (EFL_6 <= CR0_0)
(EFL_6 == 0)  ==>  (EFL_6 <= EFL_9)
(EFL_6 == 0)  ==>  (II == SMM)
(EFL_6 == 0)  ==>  (SMM <= EFL_4)
(EFL_6 == 0)  ==>  (SMM <= EFL_9)
(EFL_6 == 0)  ==>  (SMM == 0)
(EFL_6 == 1)  <==>  (A20 == EFL_6)
(EFL_6 == 1)  <==>  (EFL_4 < EFL_6)
(EFL_6 == 1)  <==>  (II < EFL_6)
(EFL_6 == 1)  ==>  (A20 == EFL_2)
(EFL_6 == 1)  ==>  (A20 > EFL_4)
(EFL_6 == 1)  ==>  (EFL one of { 70, 71, 582 })
(EFL_6 == 1)  ==>  (EFL_2 == 1)
(EFL_6 == 1)  ==>  (EFL_2 > EFL_4)
(EFL_6 == 1)  ==>  (EFL_2 >= CR0_0)
(EFL_6 == 1)  ==>  (EFL_2 >= EFL_9)
(EFL_6 == 1)  ==>  (EFL_4 <= CR0_0)
(EFL_6 == 1)  ==>  (EFL_4 <= EFL_9)
(EFL_6 == 1)  ==>  (EFL_4 == 0)
(EFL_6 == 1)  ==>  (EFL_6 >= CR0_0)
(EFL_6 == 1)  ==>  (EFL_6 >= EFL_9)
(EFL_6 == 1)  ==>  (II < EFL_2)
(EFL_6 == 1)  ==>  (II == EFL_4)
(EFL_6 == 1)  ==>  (SMM >= EFL_4)
(EFL_6 == 1)  ==>  (SMM one of { 0, 1 })
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
SMM one of { 0, 1 }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
II <= SMM
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= EFL_9
II <= CR0_0
A20 >= SMM
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= CR0_0
SMM <= EFL_2
SMM <= EFL_6
SMM <= CR0_0
ES != CS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != DS
CS != FS
CS != GS
CS > LDT
CS > TR
SS <= DS
SS >= FS
SS > LDT
SS > TR
DS >= FS
DS > LDT
DS > TR
FS <= GS
FS > LDT
FS > TR
GS > LDT
GS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_6
===========================================================================
..movb():::ENTER;condition="EFL_6==0"
II == SMM
II == EFL_6
===========================================================================
..movb():::ENTER;condition="not(EFL_6==0)"
II == EFL_4
A20 == EFL_2
A20 == EFL_6
EFL one of { 70, 71, 582 }
===========================================================================
..movb():::ENTER;condition="not(D_EFL_6==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == HLT
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
SMM one of { 0, 1 }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
II <= SMM
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= EFL_9
II <= CR0_0
A20 >= SMM
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= CR0_0
SMM <= EFL_2
SMM <= EFL_6
SMM <= CR0_0
ES != CS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != DS
CS != FS
CS != GS
CS > LDT
CS > TR
SS <= DS
SS >= FS
SS > LDT
SS > TR
DS >= FS
DS > LDT
DS > TR
FS <= GS
FS > LDT
FS > TR
GS > LDT
GS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_6
===========================================================================
..movb():::EXIT
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
SMM == orig(SMM)
HLT == EFL_8
HLT == EFL_11
HLT == EFL_13
HLT == CR0_1
HLT == CR0_2
HLT == CR0_3
HLT == CR0_5
HLT == CR0_7
HLT == CR0_18
HLT == CR0_20
HLT == CR4_6
HLT == CR4_8
HLT == CR4_9
HLT == CR4_11
HLT == CR4_12
HLT == orig(II)
HLT == orig(HLT)
HLT == orig(EFL_8)
HLT == orig(EFL_11)
HLT == orig(EFL_13)
HLT == orig(CR0_1)
HLT == orig(CR0_2)
HLT == orig(CR0_3)
HLT == orig(CR0_5)
HLT == orig(CR0_7)
HLT == orig(CR0_18)
HLT == orig(CR0_20)
HLT == orig(CR4_6)
HLT == orig(CR4_8)
HLT == orig(CR4_9)
HLT == orig(CR4_11)
HLT == orig(CR4_12)
ES == orig(ES)
CS == orig(CS)
SS == orig(SS)
DS == orig(DS)
FS == orig(FS)
GS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == orig(EFL_2)
EFL_4 == orig(EFL_4)
EFL_6 == orig(EFL_6)
CR0_0 == orig(CR0_0)
(EFL_6 == 0)  <==>  (A20 > EFL_6)
(EFL_6 == 0)  <==>  (EFL_4 >= EFL_6)
(EFL_6 == 0)  ==>  (A20 == D_EFL_9)
(EFL_6 == 0)  ==>  (A20 > SMM)
(EFL_6 == 0)  ==>  (D_EFL_9 == 1)
(EFL_6 == 0)  ==>  (EFL == orig(EFL))
(EFL_6 == 0)  ==>  (EFL >= 2)
(EFL_6 == 0)  ==>  (EFL_2 one of { 0, 1 })
(EFL_6 == 0)  ==>  (EFL_4 one of { 0, 1 })
(EFL_6 == 0)  ==>  (EFL_6 < D_EFL_9)
(EFL_6 == 0)  ==>  (EFL_6 <= CR0_0)
(EFL_6 == 0)  ==>  (EFL_6 <= EFL_9)
(EFL_6 == 0)  ==>  (EFL_6 <= orig(EFL_9))
(EFL_6 == 0)  ==>  (EFL_9 == orig(EFL_9))
(EFL_6 == 0)  ==>  (EIP != orig(ADDR))
(EFL_6 == 0)  ==>  (EIP == orig(EIP))
(EFL_6 == 0)  ==>  (II < A20)
(EFL_6 == 0)  ==>  (II <= CR0_0)
(EFL_6 == 0)  ==>  (II <= EFL_4)
(EFL_6 == 0)  ==>  (II <= orig(EFL_9))
(EFL_6 == 0)  ==>  (II == 0)
(EFL_6 == 0)  ==>  (II == EFL_6)
(EFL_6 == 0)  ==>  (II == HLT)
(EFL_6 == 0)  ==>  (II == SMM)
(EFL_6 == 0)  ==>  (SMM < D_EFL_9)
(EFL_6 == 0)  ==>  (SMM <= EFL_4)
(EFL_6 == 0)  ==>  (SMM <= EFL_9)
(EFL_6 == 0)  ==>  (SMM <= orig(EFL_9))
(EFL_6 == 0)  ==>  (SMM == 0)
(EFL_6 == 0)  ==>  (orig(EFL) >= 2)
(EFL_6 == 1)  <==>  (A20 == EFL_6)
(EFL_6 == 1)  <==>  (EFL_4 < EFL_6)
(EFL_6 == 1)  <==>  (HLT < EFL_6)
(EFL_6 == 1)  ==>  (A20 == EFL_2)
(EFL_6 == 1)  ==>  (A20 > EFL_4)
(EFL_6 == 1)  ==>  (D_EFL_9 one of { 1, 2 })
(EFL_6 == 1)  ==>  (EFL one of { 70, 71, 582 })
(EFL_6 == 1)  ==>  (EFL_2 == 1)
(EFL_6 == 1)  ==>  (EFL_2 > EFL_4)
(EFL_6 == 1)  ==>  (EFL_2 >= CR0_0)
(EFL_6 == 1)  ==>  (EFL_2 >= EFL_9)
(EFL_6 == 1)  ==>  (EFL_2 >= orig(EFL_9))
(EFL_6 == 1)  ==>  (EFL_4 < D_EFL_9)
(EFL_6 == 1)  ==>  (EFL_4 <= CR0_0)
(EFL_6 == 1)  ==>  (EFL_4 <= EFL_9)
(EFL_6 == 1)  ==>  (EFL_4 <= orig(EFL_9))
(EFL_6 == 1)  ==>  (EFL_4 == 0)
(EFL_6 == 1)  ==>  (EFL_6 >= CR0_0)
(EFL_6 == 1)  ==>  (EFL_6 >= EFL_9)
(EFL_6 == 1)  ==>  (EFL_6 >= orig(EFL_9))
(EFL_6 == 1)  ==>  (HLT < EFL_2)
(EFL_6 == 1)  ==>  (HLT == EFL_4)
(EFL_6 == 1)  ==>  (II >= EFL_4)
(EFL_6 == 1)  ==>  (II one of { 0, 1 })
(EFL_6 == 1)  ==>  (SMM >= EFL_4)
(EFL_6 == 1)  ==>  (SMM one of { 0, 1 })
(EFL_6 == 1)  ==>  (orig(EFL) one of { 70, 71, 582 })
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II one of { 0, 1 }
A20 == 1
SMM one of { 0, 1 }
HLT == 0
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
CR0_0 one of { 0, 1 }
D_EFL_9 one of { 1, 2 }
ADDR != EIP
ADDR > orig(ADDR)
ADDR != orig(EIP)
EAX <= orig(EAX)
EBX <= orig(EBX)
ECX <= orig(ECX)
EDX <= orig(EDX)
EIP >= orig(EIP)
EFL >= orig(EFL)
II <= A20
II >= HLT
II <= EFL_2
II <= EFL_6
II <= EFL_9
II < D_EFL_9
A20 >= SMM
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= CR0_0
A20 <= D_EFL_9
A20 >= orig(EFL_9)
SMM >= HLT
SMM <= EFL_2
SMM <= EFL_6
SMM <= CR0_0
SMM <= D_EFL_9
HLT <= EFL_2
HLT <= EFL_4
HLT <= EFL_6
HLT <= EFL_9
HLT <= CR0_0
HLT < D_EFL_9
HLT <= orig(EFL_9)
ES != CS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != DS
CS != FS
CS != GS
CS > LDT
CS > TR
SS <= DS
SS >= FS
SS > LDT
SS > TR
DS >= FS
DS > LDT
DS > TR
FS <= GS
FS > LDT
FS > TR
GS > LDT
GS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_6
EFL_2 <= D_EFL_9
EFL_4 <= D_EFL_9
EFL_6 <= D_EFL_9
EFL_9 <= D_EFL_9
EFL_9 >= orig(EFL_9)
CR0_0 <= D_EFL_9
D_EFL_9 >= orig(EFL_9)
===========================================================================
..movb():::EXIT;condition="EFL_6==0"
EIP == orig(EIP)
EFL == orig(EFL)
II == SMM
II == HLT
II == EFL_6
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_6)
II == orig(EFL_8)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == D_EFL_9
EFL_9 == orig(EFL_9)
II == 0
EIP != orig(ADDR)
II <= EFL_4
II <= CR0_0
===========================================================================
..movb():::EXIT;condition="not(EFL_6==0)"
A20 == EFL_2
A20 == EFL_6
A20 == orig(EFL_2)
A20 == orig(EFL_6)
HLT == EFL_4
HLT == orig(EFL_4)
EFL one of { 70, 71, 582 }
===========================================================================
..movb():::EXIT;condition="not(D_EFL_6==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
SMM == orig(SMM)
HLT == EFL_8
HLT == EFL_11
HLT == EFL_13
HLT == CR0_1
HLT == CR0_2
HLT == CR0_3
HLT == CR0_5
HLT == CR0_7
HLT == CR0_18
HLT == CR0_20
HLT == CR4_6
HLT == CR4_8
HLT == CR4_9
HLT == CR4_11
HLT == CR4_12
HLT == orig(II)
HLT == orig(HLT)
HLT == orig(EFL_8)
HLT == orig(EFL_11)
HLT == orig(EFL_13)
HLT == orig(CR0_1)
HLT == orig(CR0_2)
HLT == orig(CR0_3)
HLT == orig(CR0_5)
HLT == orig(CR0_7)
HLT == orig(CR0_18)
HLT == orig(CR0_20)
HLT == orig(CR4_6)
HLT == orig(CR4_8)
HLT == orig(CR4_9)
HLT == orig(CR4_11)
HLT == orig(CR4_12)
ES == orig(ES)
CS == orig(CS)
SS == orig(SS)
DS == orig(DS)
FS == orig(FS)
GS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == orig(EFL_2)
EFL_4 == orig(EFL_4)
EFL_6 == orig(EFL_6)
CR0_0 == orig(CR0_0)
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II one of { 0, 1 }
A20 == 1
SMM one of { 0, 1 }
HLT == 0
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
CR0_0 one of { 0, 1 }
D_EFL_9 one of { 1, 2 }
ADDR != EIP
ADDR > orig(ADDR)
ADDR != orig(EIP)
EAX <= orig(EAX)
EBX <= orig(EBX)
ECX <= orig(ECX)
EDX <= orig(EDX)
EIP >= orig(EIP)
EFL >= orig(EFL)
II <= A20
II >= HLT
II <= EFL_2
II <= EFL_6
II <= EFL_9
II < D_EFL_9
A20 >= SMM
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= CR0_0
A20 <= D_EFL_9
A20 >= orig(EFL_9)
SMM >= HLT
SMM <= EFL_2
SMM <= EFL_6
SMM <= CR0_0
SMM <= D_EFL_9
HLT <= EFL_2
HLT <= EFL_4
HLT <= EFL_6
HLT <= EFL_9
HLT <= CR0_0
HLT < D_EFL_9
HLT <= orig(EFL_9)
ES != CS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != DS
CS != FS
CS != GS
CS > LDT
CS > TR
SS <= DS
SS >= FS
SS > LDT
SS > TR
DS >= FS
DS > LDT
DS > TR
FS <= GS
FS > LDT
FS > TR
GS > LDT
GS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_6
EFL_2 <= D_EFL_9
EFL_4 <= D_EFL_9
EFL_6 <= D_EFL_9
EFL_9 <= D_EFL_9
EFL_9 >= orig(EFL_9)
CR0_0 <= D_EFL_9
D_EFL_9 >= orig(EFL_9)
===========================================================================
..movl_cr():::ENTER
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == EFL_4
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
HLT == EFL_8
HLT == EFL_11
HLT == EFL_13
HLT == CR0_1
HLT == CR0_2
HLT == CR0_3
HLT == CR0_5
HLT == CR0_7
HLT == CR0_18
HLT == CR0_20
HLT == CR4_6
HLT == CR4_8
HLT == CR4_9
HLT == CR4_11
HLT == CR4_12
SS == DS
SS == FS
EFL_2 == EFL_6
(CS one of { "0000000000000000ffff00009b00", "000800000000ffffffff00c09b00", "f000000f00000000ffff00009b00" })  <==>  (GS one of { "0000000000000000ffff00009300", "001000000000ffffffff00c09300" })
(CS one of { "0000000000000000ffff00009b00", "000800000000ffffffff00c09b00", "f000000f00000000ffff00009b00" })  <==>  (SS one of { "0000000000000000ffff00009300", "003000000000ffffffff008f9300" })
(CS one of { "0000000000000000ffff00009b00", "000800000000ffffffff00c09b00", "f000000f00000000ffff00009b00" })  ==>  (A20 == EFL_2)
(CS one of { "0000000000000000ffff00009b00", "000800000000ffffffff00c09b00", "f000000f00000000ffff00009b00" })  ==>  (ADDR one of { 34694, 1036151, 1036228 })
(CS one of { "0000000000000000ffff00009b00", "000800000000ffffffff00c09b00", "f000000f00000000ffff00009b00" })  ==>  (CCD one of { 0, 27904, 64928 })
(CS one of { "0000000000000000ffff00009b00", "000800000000ffffffff00c09b00", "f000000f00000000ffff00009b00" })  ==>  (CCS one of { 0, 1, 68 })
(CS one of { "0000000000000000ffff00009b00", "000800000000ffffffff00c09b00", "f000000f00000000ffff00009b00" })  ==>  (CR0 one of { 16, 17, 1610612752 })
(CS one of { "0000000000000000ffff00009b00", "000800000000ffffffff00c09b00", "f000000f00000000ffff00009b00" })  ==>  (EAX one of { -1, 0 })
(CS one of { "0000000000000000ffff00009b00", "000800000000ffffffff00c09b00", "f000000f00000000ffff00009b00" })  ==>  (EBX one of { 0, 1 })
(CS one of { "0000000000000000ffff00009b00", "000800000000ffffffff00c09b00", "f000000f00000000ffff00009b00" })  ==>  (ECX one of { -1, 6578533 })
(CS one of { "0000000000000000ffff00009b00", "000800000000ffffffff00c09b00", "f000000f00000000ffff00009b00" })  ==>  (EDX one of { 0, 128, 24310 })
(CS one of { "0000000000000000ffff00009b00", "000800000000ffffffff00c09b00", "f000000f00000000ffff00009b00" })  ==>  (EFL one of { 70, 71, 582 })
(CS one of { "0000000000000000ffff00009b00", "000800000000ffffffff00c09b00", "f000000f00000000ffff00009b00" })  ==>  (EFL_2 == 1)
(CS one of { "0000000000000000ffff00009b00", "000800000000ffffffff00c09b00", "f000000f00000000ffff00009b00" })  ==>  (EFL_9 one of { 0, 1 })
(CS one of { "0000000000000000ffff00009b00", "000800000000ffffffff00c09b00", "f000000f00000000ffff00009b00" })  ==>  (EIP one of { 33428, 57456, 1036213 })
(CS one of { "0000000000000000ffff00009b00", "000800000000ffffffff00c09b00", "f000000f00000000ffff00009b00" })  ==>  (ES == SS)
(CS one of { "0000000000000000ffff00009b00", "000800000000ffffffff00c09b00", "f000000f00000000ffff00009b00" })  ==>  (ES one of { "0000000000000000ffff00009300", "003000000000ffffffff008f9300" })
(CS one of { "0000000000000000ffff00009b00", "000800000000ffffffff00c09b00", "f000000f00000000ffff00009b00" })  ==>  (GDT one of { "0000000000000000", "000000000000ffff", "000f5e8000000037" })
(CS one of { "0000000000000000ffff00009b00", "000800000000ffffffff00c09b00", "f000000f00000000ffff00009b00" })  ==>  (IDT one of { "00000000000003ff", "000000000000ffff", "000f5ebe00000000" })
(CS one of { "0000000000000000ffff00009b00", "000800000000ffffffff00c09b00", "f000000f00000000ffff00009b00" })  ==>  (II == 0)
(CS one of { "0000000000000000ffff00009b00", "000800000000ffffffff00c09b00", "f000000f00000000ffff00009b00" })  ==>  (II == HLT)
(CS one of { "0000000000000000ffff00009b00", "000800000000ffffffff00c09b00", "f000000f00000000ffff00009b00" })  ==>  (II == SMM)
(CS one of { "0000000000000000ffff00009b00", "000800000000ffffffff00c09b00", "f000000f00000000ffff00009b00" })  ==>  (SMM == 0)
(CS one of { "000800000000ffffffff00cf9a00", "f000000f0000ffffffff00809300", "f000000f0000ffffffff008f9b00" })  <==>  (GS one of { "000000000000ffffffff00809300", "000000000000ffffffff008f9300", "0020000000000000ffff00009300" })
(CS one of { "000800000000ffffffff00cf9a00", "f000000f0000ffffffff00809300", "f000000f0000ffffffff008f9b00" })  <==>  (SS one of { "000000000000ffffffff00809300", "000000000000ffffffff008f9300", "0020000000000000ffff00009300" })
(CS one of { "000800000000ffffffff00cf9a00", "f000000f0000ffffffff00809300", "f000000f0000ffffffff008f9b00" })  ==>  (ADDR one of { 34806, 1036151 })
(CS one of { "000800000000ffffffff00cf9a00", "f000000f0000ffffffff00809300", "f000000f0000ffffffff008f9b00" })  ==>  (CCS one of { 0, 8, 76 })
(CS one of { "000800000000ffffffff00cf9a00", "f000000f0000ffffffff00809300", "f000000f0000ffffffff008f9b00" })  ==>  (CR0 one of { 16, 17 })
(CS one of { "000800000000ffffffff00cf9a00", "f000000f0000ffffffff00809300", "f000000f0000ffffffff008f9b00" })  ==>  (EAX one of { -1, 0, 12288 })
(CS one of { "000800000000ffffffff00cf9a00", "f000000f0000ffffffff00809300", "f000000f0000ffffffff008f9b00" })  ==>  (EBX one of { 0, 11 })
(CS one of { "000800000000ffffffff00cf9a00", "f000000f0000ffffffff00809300", "f000000f0000ffffffff008f9b00" })  ==>  (ECX one of { -1, 0 })
(CS one of { "000800000000ffffffff00cf9a00", "f000000f0000ffffffff00809300", "f000000f0000ffffffff008f9b00" })  ==>  (EFL one of { 2, 18, 70 })
(CS one of { "000800000000ffffffff00cf9a00", "f000000f0000ffffffff00809300", "f000000f0000ffffffff008f9b00" })  ==>  (EFL_2 one of { 0, 1 })
(CS one of { "000800000000ffffffff00cf9a00", "f000000f0000ffffffff00809300", "f000000f0000ffffffff008f9b00" })  ==>  (EFL_9 == 0)
(CS one of { "000800000000ffffffff00cf9a00", "f000000f0000ffffffff00809300", "f000000f0000ffffffff008f9b00" })  ==>  (GDT one of { "0000000000000000", "0000910800000027", "000f5e8000000037" })
(CS one of { "000800000000ffffffff00cf9a00", "f000000f0000ffffffff00809300", "f000000f0000ffffffff008f9b00" })  ==>  (HLT == EFL_9)
(CS one of { "000800000000ffffffff00cf9a00", "f000000f0000ffffffff00809300", "f000000f0000ffffffff008f9b00" })  ==>  (IDT one of { "00000000000003ff", "000f5ebe00000000" })
(CS one of { "000800000000ffffffff00cf9a00", "f000000f0000ffffffff00809300", "f000000f0000ffffffff008f9b00" })  ==>  (II == CR0_0)
(CS one of { "000800000000ffffffff00cf9a00", "f000000f0000ffffffff00809300", "f000000f0000ffffffff008f9b00" })  ==>  (II one of { 0, 1 })
(CS one of { "000800000000ffffffff00cf9a00", "f000000f0000ffffffff00809300", "f000000f0000ffffffff008f9b00" })  ==>  (SMM one of { 0, 1 })
(CS one of { "000800000000ffffffff00cf9a00", "f000000f0000ffffffff00809300", "f000000f0000ffffffff008f9b00" })  ==>  (SS == GS)
EAX one of { -1, 0, 12288 }
EBX one of { 0, 1, 11 }
ECX one of { -1, 0, 6578533 }
CPL == 0
II one of { 0, 1 }
A20 == 1
SMM one of { 0, 1 }
HLT == 0
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
IDT one of { "00000000000003ff", "000000000000ffff", "000f5ebe00000000" }
CR0 one of { 16, 17, 1610612752 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_9 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR > EIP
EAX < EDX
EBX <= EDX
ECX != EDX
II <= A20
II >= HLT
II <= CR0_0
A20 >= SMM
A20 >= EFL_2
A20 >= EFL_9
A20 >= CR0_0
SMM >= HLT
HLT <= EFL_2
HLT <= EFL_9
HLT <= CR0_0
ES != CS
ES >= SS
ES >= GS
ES > LDT
ES > TR
CS != SS
CS != GS
CS > LDT
CS > TR
SS >= GS
SS > LDT
SS > TR
GS > LDT
GS > TR
LDT < TR
EFL_2 >= EFL_9
===========================================================================
..movl_cr():::ENTER;condition="EFL_6==0"
II == CR0_0
HLT == EFL_9
SS == GS
ADDR one of { 34806, 1036151 }
EBX one of { 0, 11 }
ECX one of { -1, 0 }
EFL one of { 2, 18, 70 }
CS one of { "000800000000ffffffff00cf9a00", "f000000f0000ffffffff00809300", "f000000f0000ffffffff008f9b00" }
SS one of { "000000000000ffffffff00809300", "000000000000ffffffff008f9300", "0020000000000000ffff00009300" }
GDT one of { "0000000000000000", "0000910800000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CCS one of { 0, 8, 76 }
===========================================================================
..movl_cr():::ENTER;condition="not(EFL_6==0)"
II == SMM
II == HLT
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_2
A20 == EFL_6
ES == SS
ES == DS
ES == FS
ADDR one of { 34694, 1036151, 1036228 }
EAX one of { -1, 0 }
EBX one of { 0, 1 }
ECX one of { -1, 6578533 }
EDX one of { 0, 128, 24310 }
EIP one of { 33428, 57456, 1036213 }
EFL one of { 70, 71, 582 }
II == 0
ES one of { "0000000000000000ffff00009300", "003000000000ffffffff008f9300" }
CS one of { "0000000000000000ffff00009b00", "000800000000ffffffff00c09b00", "f000000f00000000ffff00009b00" }
GS one of { "0000000000000000ffff00009300", "001000000000ffffffff00c09300" }
GDT one of { "0000000000000000", "000000000000ffff", "000f5e8000000037" }
CCS one of { 0, 1, 68 }
CCD one of { 0, 27904, 64928 }
===========================================================================
..movl_cr():::ENTER;condition="D_EFL_6==0"
EAX == ECX
EBX == EDX
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_4
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_0
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == EFL_2
A20 == EFL_6
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
ES == SS
ES == DS
ES == FS
ES == GS
ADDR == 1036151
EAX == -1
EBX == 0
EIP == 54393
EFL == 70
CPL == 0
II == 0
A20 == 1
ES == "000000000000ffffffff008f9300"
CS == "f000000f0000ffffffff008f9b00"
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "0000000000000000"
IDT == "00000000000003ff"
CR0 == 16
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS == 0
CCD == 0
CC0 == 0
EFER == 0
===========================================================================
..movl_cr():::ENTER;condition="not(D_EFL_6==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == EFL_4
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
HLT == EFL_8
HLT == EFL_11
HLT == EFL_13
HLT == CR0_1
HLT == CR0_2
HLT == CR0_3
HLT == CR0_5
HLT == CR0_7
HLT == CR0_18
HLT == CR0_20
HLT == CR4_6
HLT == CR4_8
HLT == CR4_9
HLT == CR4_11
HLT == CR4_12
SS == DS
SS == FS
EFL_2 == EFL_6
EAX one of { -1, 0, 12288 }
EBX one of { 0, 1, 11 }
ECX one of { -1, 0, 6578533 }
CPL == 0
II one of { 0, 1 }
A20 == 1
SMM one of { 0, 1 }
HLT == 0
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
IDT one of { "00000000000003ff", "000000000000ffff", "000f5ebe00000000" }
CR0 one of { 16, 17, 1610612752 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_9 one of { 0, 1 }
CR0_0 one of { 0, 1 }
===========================================================================
..movl_cr():::EXIT
EBX == orig(EBX)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == HLT
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(HLT)
II == orig(EFL_8)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
SMM == orig(SMM)
ES == orig(ES)
SS == DS
SS == FS
SS == GS
SS == orig(SS)
SS == orig(DS)
SS == orig(FS)
LDT == orig(LDT)
TR == orig(TR)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == orig(EFL_2)
EFL_2 == orig(EFL_6)
EFL_4 == orig(II)
EFL_4 == orig(EFL_4)
EFL_9 == orig(EFL_9)
(ECX == -1)  <==>  (D_CR0_0 == 2)
(ECX == -1)  <==>  (D_EFL_6 == 0)
(ECX == -1)  <==>  (ECX == orig(EAX))
(ECX == -1)  <==>  (II == D_EFL_6)
(ECX == -1)  ==>  (A20 == CR0_0)
(ECX == -1)  ==>  (A20 == EFL_2)
(ECX == -1)  ==>  (ADDR == 1036162)
(ECX == -1)  ==>  (CCD == 17)
(ECX == -1)  ==>  (CCS == 0)
(ECX == -1)  ==>  (CR0 == 17)
(ECX == -1)  ==>  (CR0_0 == 1)
(ECX == -1)  ==>  (CS == "f000000f0000ffffffff008f9b00")
(ECX == -1)  ==>  (CS == orig(CS))
(ECX == -1)  ==>  (EAX == 0)
(ECX == -1)  ==>  (EAX == EBX)
(ECX == -1)  ==>  (EAX == orig(EDX))
(ECX == -1)  ==>  (EBX == 0)
(ECX == -1)  ==>  (ECX == orig(ECX))
(ECX == -1)  ==>  (EDX == 989559)
(ECX == -1)  ==>  (EFL == 6)
(ECX == -1)  ==>  (EFL_2 == 1)
(ECX == -1)  ==>  (EFL_4 == 0)
(ECX == -1)  ==>  (EFL_6 == 0)
(ECX == -1)  ==>  (EFL_9 == 0)
(ECX == -1)  ==>  (EIP == 53114)
(ECX == -1)  ==>  (ES == "000000000000ffffffff008f9300")
(ECX == -1)  ==>  (ES == SS)
(ECX == -1)  ==>  (ES == orig(GS))
(ECX == -1)  ==>  (GDT == "000f5e8000000037")
(ECX == -1)  ==>  (IDT == "000f5ebe00000000")
(ECX == -1)  ==>  (II == EFL_4)
(ECX == -1)  ==>  (II == EFL_6)
(ECX == -1)  ==>  (II == EFL_9)
(ECX == -1)  ==>  (II == SMM)
(ECX == -1)  ==>  (II == orig(CR0_0))
(ECX == -1)  ==>  (SMM == 0)
(ECX == -1)  ==>  (SS == "000000000000ffffffff008f9300")
(ECX == -1)  ==>  (orig(ADDR) == 1036151)
(ECX == -1)  ==>  (orig(CCD) == 0)
(ECX == -1)  ==>  (orig(CR0) == 16)
(ECX == -1)  ==>  (orig(CR0_0) == 0)
(ECX == -1)  ==>  (orig(CS) == "f000000f0000ffffffff008f9b00")
(ECX == -1)  ==>  (orig(EAX) == -1)
(ECX == -1)  ==>  (orig(ECX) == -1)
(ECX == -1)  ==>  (orig(EDX) == 0)
(ECX == -1)  ==>  (orig(EFL) == 70)
(ECX == -1)  ==>  (orig(EIP) == 54393)
(ECX == -1)  ==>  (orig(GDT) == "0000000000000000")
(ECX == -1)  ==>  (orig(GS) == "000000000000ffffffff008f9300")
(ECX == -1)  ==>  (orig(IDT) == "00000000000003ff")
(EIP one of { 34677, 53061, 53181 })  <==>  (A20 == EFL_6)
(EIP one of { 34677, 53061, 53181 })  <==>  (CS one of { "0000000000000000ffff00009b00", "0028000f0000ffffffff008f9b00", "f000000f00000000ffff00009b00" })
(EIP one of { 34677, 53061, 53181 })  <==>  (EFL one of { 70, 71, 582 })
(EIP one of { 34677, 53061, 53181 })  <==>  (EFL_6 == 1)
(EIP one of { 34677, 53061, 53181 })  <==>  (SS one of { "0000000000000000ffff00009300", "003000000000ffffffff008f9300" })
(EIP one of { 34677, 53061, 53181 })  <==>  (orig(CS) one of { "0000000000000000ffff00009b00", "000800000000ffffffff00c09b00", "f000000f00000000ffff00009b00" })
(EIP one of { 34677, 53061, 53181 })  <==>  (orig(GS) one of { "0000000000000000ffff00009300", "001000000000ffffffff00c09300" })
(EIP one of { 34677, 53061, 53181 })  ==>  (A20 == D_CR0_0)
(EIP one of { 34677, 53061, 53181 })  ==>  (A20 == D_EFL_6)
(EIP one of { 34677, 53061, 53181 })  ==>  (A20 == EFL_2)
(EIP one of { 34677, 53061, 53181 })  ==>  (ADDR one of { 34697, 1036154, 1036231 })
(EIP one of { 34677, 53061, 53181 })  ==>  (CCD == orig(CCD))
(EIP one of { 34677, 53061, 53181 })  ==>  (CCD one of { 0, 27904, 64928 })
(EIP one of { 34677, 53061, 53181 })  ==>  (CCS one of { 0, 1, 68 })
(EIP one of { 34677, 53061, 53181 })  ==>  (CR0 == orig(CR0))
(EIP one of { 34677, 53061, 53181 })  ==>  (CR0 one of { 16, 17, 1610612752 })
(EIP one of { 34677, 53061, 53181 })  ==>  (CR0_0 == orig(CR0_0))
(EIP one of { 34677, 53061, 53181 })  ==>  (D_CR0_0 == 1)
(EIP one of { 34677, 53061, 53181 })  ==>  (D_EFL_6 == 1)
(EIP one of { 34677, 53061, 53181 })  ==>  (EAX == 0)
(EIP one of { 34677, 53061, 53181 })  ==>  (EBX one of { 0, 1 })
(EIP one of { 34677, 53061, 53181 })  ==>  (ECX one of { 0, 48, 6578533 })
(EIP one of { 34677, 53061, 53181 })  ==>  (EDX one of { 128, 24310, 989277 })
(EIP one of { 34677, 53061, 53181 })  ==>  (EFL == orig(EFL))
(EIP one of { 34677, 53061, 53181 })  ==>  (EFL_2 == 1)
(EIP one of { 34677, 53061, 53181 })  ==>  (EFL_4 == 0)
(EIP one of { 34677, 53061, 53181 })  ==>  (EFL_9 one of { 0, 1 })
(EIP one of { 34677, 53061, 53181 })  ==>  (ES == SS)
(EIP one of { 34677, 53061, 53181 })  ==>  (ES one of { "0000000000000000ffff00009300", "003000000000ffffffff008f9300" })
(EIP one of { 34677, 53061, 53181 })  ==>  (GDT == orig(GDT))
(EIP one of { 34677, 53061, 53181 })  ==>  (GDT one of { "0000000000000000", "000000000000ffff", "000f5e8000000037" })
(EIP one of { 34677, 53061, 53181 })  ==>  (IDT == orig(IDT))
(EIP one of { 34677, 53061, 53181 })  ==>  (IDT one of { "00000000000003ff", "000000000000ffff", "000f5ebe00000000" })
(EIP one of { 34677, 53061, 53181 })  ==>  (II == EFL_4)
(EIP one of { 34677, 53061, 53181 })  ==>  (II == SMM)
(EIP one of { 34677, 53061, 53181 })  ==>  (SMM == 0)
(EIP one of { 34677, 53061, 53181 })  ==>  (orig(ADDR) one of { 34694, 1036151, 1036228 })
(EIP one of { 34677, 53061, 53181 })  ==>  (orig(CCD) one of { 0, 27904, 64928 })
(EIP one of { 34677, 53061, 53181 })  ==>  (orig(CR0) one of { 16, 17, 1610612752 })
(EIP one of { 34677, 53061, 53181 })  ==>  (orig(EAX) one of { -1, 0 })
(EIP one of { 34677, 53061, 53181 })  ==>  (orig(ECX) one of { -1, 6578533 })
(EIP one of { 34677, 53061, 53181 })  ==>  (orig(EDX) one of { 0, 128, 24310 })
(EIP one of { 34677, 53061, 53181 })  ==>  (orig(EFL) one of { 70, 71, 582 })
(EIP one of { 34677, 53061, 53181 })  ==>  (orig(EIP) one of { 33428, 57456, 1036213 })
(EIP one of { 34677, 53061, 53181 })  ==>  (orig(GDT) one of { "0000000000000000", "000000000000ffff", "000f5e8000000037" })
(EIP one of { 34677, 53061, 53181 })  ==>  (orig(IDT) one of { "00000000000003ff", "000000000000ffff", "000f5ebe00000000" })
(EIP one of { 34799, 53085, 53114 })  <==>  (CS one of { "0018000000000000ffff00009e00", "f000000f0000ffffffff00809300", "f000000f0000ffffffff008f9b00" })
(EIP one of { 34799, 53085, 53114 })  <==>  (EFL one of { 2, 6, 18 })
(EIP one of { 34799, 53085, 53114 })  <==>  (EFL_6 == 0)
(EIP one of { 34799, 53085, 53114 })  <==>  (II == EFL_6)
(EIP one of { 34799, 53085, 53114 })  <==>  (SS one of { "000000000000ffffffff00809300", "000000000000ffffffff008f9300", "0020000000000000ffff00009300" })
(EIP one of { 34799, 53085, 53114 })  <==>  (orig(CS) one of { "000800000000ffffffff00cf9a00", "f000000f0000ffffffff00809300", "f000000f0000ffffffff008f9b00" })
(EIP one of { 34799, 53085, 53114 })  <==>  (orig(GS) one of { "000000000000ffffffff00809300", "000000000000ffffffff008f9300", "0020000000000000ffff00009300" })
(EIP one of { 34799, 53085, 53114 })  ==>  (ADDR one of { 34809, 1036154, 1036162 })
(EIP one of { 34799, 53085, 53114 })  ==>  (CCS one of { 0, 8, 76 })
(EIP one of { 34799, 53085, 53114 })  ==>  (CR0 one of { 16, 17 })
(EIP one of { 34799, 53085, 53114 })  ==>  (D_CR0_0 one of { 1, 2 })
(EIP one of { 34799, 53085, 53114 })  ==>  (D_EFL_6 one of { 0, 1 })
(EIP one of { 34799, 53085, 53114 })  ==>  (EAX one of { 0, 32, 12288 })
(EIP one of { 34799, 53085, 53114 })  ==>  (EBX one of { 0, 11 })
(EIP one of { 34799, 53085, 53114 })  ==>  (EFL_2 one of { 0, 1 })
(EIP one of { 34799, 53085, 53114 })  ==>  (EFL_4 == orig(CR0_0))
(EIP one of { 34799, 53085, 53114 })  ==>  (EFL_4 one of { 0, 1 })
(EIP one of { 34799, 53085, 53114 })  ==>  (EFL_9 == 0)
(EIP one of { 34799, 53085, 53114 })  ==>  (GDT one of { "0000000000000000", "0000910800000027", "000f5e8000000037" })
(EIP one of { 34799, 53085, 53114 })  ==>  (IDT one of { "00000000000003ff", "000f5ebe00000000" })
(EIP one of { 34799, 53085, 53114 })  ==>  (II == EFL_9)
(EIP one of { 34799, 53085, 53114 })  ==>  (SMM one of { 0, 1 })
(EIP one of { 34799, 53085, 53114 })  ==>  (SS == orig(GS))
(EIP one of { 34799, 53085, 53114 })  ==>  (orig(ADDR) one of { 34806, 1036151 })
(EIP one of { 34799, 53085, 53114 })  ==>  (orig(CR0) one of { 16, 17 })
(EIP one of { 34799, 53085, 53114 })  ==>  (orig(EAX) one of { -1, 0, 12288 })
(EIP one of { 34799, 53085, 53114 })  ==>  (orig(ECX) one of { -1, 0 })
(EIP one of { 34799, 53085, 53114 })  ==>  (orig(EFL) one of { 2, 18, 70 })
(EIP one of { 34799, 53085, 53114 })  ==>  (orig(GDT) one of { "0000000000000000", "0000910800000027", "000f5e8000000037" })
(EIP one of { 34799, 53085, 53114 })  ==>  (orig(IDT) one of { "00000000000003ff", "000f5ebe00000000" })
EAX one of { 0, 32, 12288 }
EBX one of { 0, 1, 11 }
CPL == 0
II == 0
A20 == 1
SMM one of { 0, 1 }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
IDT one of { "00000000000003ff", "000000000000ffff", "000f5ebe00000000" }
CR0 one of { 16, 17, 1610612752 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
CR0_0 one of { 0, 1 }
D_EFL_6 one of { 0, 1 }
D_CR0_0 one of { 1, 2 }
ADDR > EIP
ADDR > orig(ADDR)
ADDR > orig(EIP)
EAX < EDX
EAX >= orig(EAX)
EAX != orig(ECX)
EAX <= orig(EDX)
EBX < EDX
EBX <= orig(EDX)
ECX != EDX
ECX >= orig(EAX)
ECX >= orig(ECX)
EDX > orig(EAX)
EDX != orig(ECX)
EIP < orig(ADDR)
EIP != orig(EIP)
EFL <= orig(EFL)
II <= SMM
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= EFL_9
II <= CR0_0
II <= D_EFL_6
II < D_CR0_0
II <= orig(CR0_0)
A20 >= SMM
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= CR0_0
A20 >= D_EFL_6
A20 <= D_CR0_0
A20 >= orig(CR0_0)
SMM <= D_EFL_6
SMM <= D_CR0_0
ES != CS
ES >= SS
ES > LDT
ES > TR
ES != orig(CS)
ES >= orig(GS)
CS != SS
CS > LDT
CS > TR
CS >= orig(CS)
CS != orig(GS)
SS > LDT
SS > TR
SS != orig(CS)
SS >= orig(GS)
LDT < TR
LDT < orig(CS)
LDT < orig(GS)
TR < orig(CS)
TR < orig(GS)
GDT >= orig(GDT)
IDT >= orig(IDT)
CR0 >= orig(CR0)
CCD >= orig(CCD)
EFL_2 >= EFL_6
EFL_2 >= EFL_9
EFL_2 <= D_CR0_0
EFL_4 <= CR0_0
EFL_4 <= D_EFL_6
EFL_4 <= D_CR0_0
EFL_4 <= orig(CR0_0)
EFL_6 >= EFL_9
EFL_6 <= D_EFL_6
EFL_6 <= D_CR0_0
EFL_9 <= D_EFL_6
EFL_9 <= D_CR0_0
CR0_0 <= D_CR0_0
CR0_0 >= orig(CR0_0)
D_EFL_6 <= D_CR0_0
D_EFL_6 >= orig(CR0_0)
D_CR0_0 >= orig(CR0_0)
===========================================================================
..movl_cr():::EXIT;condition="EFL_6==0"
II == EFL_6
II == EFL_9
II == orig(EFL_9)
SS == orig(GS)
EFL_4 == orig(CR0_0)
ADDR one of { 34809, 1036154, 1036162 }
EBX one of { 0, 11 }
EIP one of { 34799, 53085, 53114 }
EFL one of { 2, 6, 18 }
CS one of { "0018000000000000ffff00009e00", "f000000f0000ffffffff00809300", "f000000f0000ffffffff008f9b00" }
SS one of { "000000000000ffffffff00809300", "000000000000ffffffff008f9300", "0020000000000000ffff00009300" }
GDT one of { "0000000000000000", "0000910800000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CCS one of { 0, 8, 76 }
===========================================================================
..movl_cr():::EXIT;condition="not(EFL_6==0)"
EFL == orig(EFL)
II == SMM
II == EFL_4
II == orig(II)
II == orig(SMM)
II == orig(EFL_4)
A20 == EFL_2
A20 == EFL_6
A20 == D_EFL_6
A20 == D_CR0_0
A20 == orig(EFL_2)
A20 == orig(EFL_6)
ES == SS
ES == DS
ES == FS
ES == GS
ES == orig(SS)
ES == orig(DS)
ES == orig(FS)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CCD == orig(CCD)
CR0_0 == orig(CR0_0)
ADDR one of { 34697, 1036154, 1036231 }
EAX == 0
EBX one of { 0, 1 }
ECX one of { 0, 48, 6578533 }
EDX one of { 128, 24310, 989277 }
EIP one of { 34677, 53061, 53181 }
EFL one of { 70, 71, 582 }
ES one of { "0000000000000000ffff00009300", "003000000000ffffffff008f9300" }
CS one of { "0000000000000000ffff00009b00", "0028000f0000ffffffff008f9b00", "f000000f00000000ffff00009b00" }
GDT one of { "0000000000000000", "000000000000ffff", "000f5e8000000037" }
CCS one of { 0, 1, 68 }
CCD one of { 0, 27904, 64928 }
===========================================================================
..movl_cr():::EXIT;condition="D_EFL_6==0"
EAX == EBX
EAX == orig(EBX)
EAX == orig(EDX)
ECX == orig(EAX)
ECX == orig(ECX)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_4
II == EFL_6
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == D_EFL_6
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_4)
II == orig(EFL_8)
II == orig(EFL_9)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_0)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == EFL_2
A20 == CR0_0
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(EFL_2)
A20 == orig(EFL_6)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == SS
ES == DS
ES == FS
ES == GS
ES == orig(ES)
ES == orig(SS)
ES == orig(DS)
ES == orig(FS)
ES == orig(GS)
CS == orig(CS)
LDT == orig(LDT)
TR == orig(TR)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CC0 == orig(CC0)
EFER == orig(EFER)
ADDR == 1036162
EAX == 0
ECX == -1
EDX == 989559
EIP == 53114
EFL == 6
CPL == 0
II == 0
A20 == 1
ES == "000000000000ffffffff008f9300"
CS == "f000000f0000ffffffff008f9b00"
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "000f5e8000000037"
IDT == "000f5ebe00000000"
CR0 == 17
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS == 0
CCD == 17
CC0 == 0
EFER == 0
D_CR0_0 == 2
===========================================================================
..movl_cr():::EXIT;condition="not(D_EFL_6==0)"
EBX == orig(EBX)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == HLT
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(HLT)
II == orig(EFL_8)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
SMM == orig(SMM)
ES == orig(ES)
SS == DS
SS == FS
SS == GS
SS == orig(SS)
SS == orig(DS)
SS == orig(FS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == EFL_6
EFL_2 == orig(EFL_2)
EFL_2 == orig(EFL_6)
EFL_4 == orig(II)
EFL_4 == orig(EFL_4)
EFL_9 == orig(EFL_9)
CR0_0 == orig(CR0_0)
EAX one of { 0, 32, 12288 }
EBX one of { 0, 1, 11 }
CPL == 0
II == 0
A20 == 1
SMM one of { 0, 1 }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
IDT one of { "00000000000003ff", "000000000000ffff", "000f5ebe00000000" }
CR0 one of { 16, 17, 1610612752 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_9 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR - orig(ADDR) - 3 == 0
===========================================================================
..movl_nocr():::ENTER
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
HLT == EFL_8
HLT == EFL_13
HLT == CR0_1
HLT == CR0_2
HLT == CR0_3
HLT == CR0_5
HLT == CR0_7
HLT == CR0_18
HLT == CR0_20
HLT == CR4_6
HLT == CR4_8
HLT == CR4_9
HLT == CR4_11
HLT == CR4_12
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II one of { 0, 1 }
A20 == 1
SMM one of { 0, 1 }
HLT == 0
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
IDT one of { "00000000000003ff", "000000000000ffff", "000f5ebe00000000" }
CR0 one of { 16, 17, 1610612752 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
EFL_11 one of { 0, 1 }
CR0_0 one of { 0, 1 }
D_SMM one of { 0, 1, 2 }
ADDR != EIP
II <= A20
II >= HLT
II <= D_SMM
A20 >= SMM
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= EFL_11
A20 >= CR0_0
SMM >= HLT
SMM <= D_SMM
HLT <= EFL_2
HLT <= EFL_4
HLT <= EFL_6
HLT <= EFL_9
HLT <= EFL_11
HLT <= CR0_0
HLT <= D_SMM
ES != CS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != DS
CS != FS
CS != GS
CS > LDT
CS > TR
SS <= DS
SS >= FS
SS > LDT
SS > TR
DS >= FS
DS > LDT
DS > TR
FS > LDT
FS > TR
GS > LDT
GS > TR
LDT < TR
EFL_2 >= EFL_6
EFL_2 <= D_SMM
EFL_4 <= D_SMM
EFL_6 <= D_SMM
EFL_9 <= D_SMM
EFL_11 <= CR0_0
EFL_11 <= D_SMM
===========================================================================
..movl_nocr():::ENTER;condition="EFL_6==0"
GDT one of { "0000000000000000", "0000910800000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
GDT != IDT
===========================================================================
..movl_nocr():::ENTER;condition="not(EFL_6==0)"
A20 == D_SMM
HLT == EFL_11
EFL_2 == EFL_6
II <= EFL_2
SMM <= EFL_2
SMM <= CR0_0
EFL_2 >= EFL_4
EFL_2 >= EFL_9
EFL_2 >= CR0_0
EFL_4 <= CR0_0
===========================================================================
..movl_nocr():::ENTER;condition="D_EFL_6==0"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_4
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_0
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == EFL_2
A20 == EFL_6
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SS == FS
DS == GS
ADDR one of { 1037135, 1037285 }
EAX == -1
EBX one of { 0, 65282 }
ECX one of { 0, 33537 }
EDX == 0
EIP one of { 54017, 54158 }
EFL == 70
CPL == 0
II == 0
A20 == 1
ES one of { "c980000c9800ffffffff00809300", "dc00000dc000ffffffff008f9300" }
CS one of { "f000000f0000ffffffff00809b00", "f000000f0000ffffffff008f9b00" }
SS one of { "000000000000ffffffff00809300", "000000000000ffffffff008f9300" }
DS one of { "000000000000ffffffff008f9300", "c980000c9800ffffffff00809300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "0000000000000000"
IDT == "00000000000003ff"
CR0 == 16
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS one of { 4, 56320 }
CCD one of { 0, 51456 }
CC0 == 0
EFER == 0
===========================================================================
..movl_nocr():::ENTER;condition="not(D_EFL_6==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
HLT == EFL_8
HLT == EFL_13
HLT == CR0_1
HLT == CR0_2
HLT == CR0_3
HLT == CR0_5
HLT == CR0_7
HLT == CR0_18
HLT == CR0_20
HLT == CR4_6
HLT == CR4_8
HLT == CR4_9
HLT == CR4_11
HLT == CR4_12
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II one of { 0, 1 }
A20 == 1
SMM one of { 0, 1 }
HLT == 0
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
IDT one of { "00000000000003ff", "000000000000ffff", "000f5ebe00000000" }
CR0 one of { 16, 17, 1610612752 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
EFL_11 one of { 0, 1 }
CR0_0 one of { 0, 1 }
D_SMM one of { 0, 1, 2 }
ADDR != EIP
II <= A20
II >= HLT
II <= D_SMM
A20 >= SMM
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= EFL_11
A20 >= CR0_0
SMM >= HLT
SMM <= D_SMM
HLT <= EFL_2
HLT <= EFL_4
HLT <= EFL_6
HLT <= EFL_9
HLT <= EFL_11
HLT <= CR0_0
HLT <= D_SMM
ES != CS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != DS
CS != FS
CS != GS
CS > LDT
CS > TR
SS <= DS
SS >= FS
SS > LDT
SS > TR
DS >= FS
DS > LDT
DS > TR
FS > LDT
FS > TR
GS > LDT
GS > TR
LDT < TR
EFL_2 >= EFL_6
EFL_2 <= D_SMM
EFL_4 <= D_SMM
EFL_6 <= D_SMM
EFL_9 <= D_SMM
EFL_11 <= CR0_0
EFL_11 <= D_SMM
===========================================================================
..movl_nocr():::EXIT
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_4
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
SMM == orig(SMM)
HLT == EFL_8
HLT == EFL_13
HLT == CR0_1
HLT == CR0_2
HLT == CR0_3
HLT == CR0_5
HLT == CR0_7
HLT == CR0_18
HLT == CR0_20
HLT == CR4_6
HLT == CR4_8
HLT == CR4_9
HLT == CR4_11
HLT == CR4_12
HLT == orig(HLT)
HLT == orig(EFL_8)
HLT == orig(EFL_13)
HLT == orig(CR0_1)
HLT == orig(CR0_2)
HLT == orig(CR0_3)
HLT == orig(CR0_5)
HLT == orig(CR0_7)
HLT == orig(CR0_18)
HLT == orig(CR0_20)
HLT == orig(CR4_6)
HLT == orig(CR4_8)
HLT == orig(CR4_9)
HLT == orig(CR4_11)
HLT == orig(CR4_12)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_4 == orig(EFL_4)
EFL_9 == orig(EFL_9)
EFL_11 == orig(EFL_11)
CR0_0 == orig(CR0_0)
D_EFL_2 == D_EFL_6
D_SMM == orig(D_SMM)
(D_EFL_2 == 0)  ==>  (ADDR one of { 1037138, 1037288 })
(D_EFL_2 == 0)  ==>  (CCD one of { 64936, 64944 })
(D_EFL_2 == 0)  ==>  (CCS one of { 40, 48 })
(D_EFL_2 == 0)  ==>  (CR0 == 16)
(D_EFL_2 == 0)  ==>  (CR0_0 == 0)
(D_EFL_2 == 0)  ==>  (CS == orig(CS))
(D_EFL_2 == 0)  ==>  (CS one of { "f000000f0000ffffffff00809b00", "f000000f0000ffffffff008f9b00" })
(D_EFL_2 == 0)  ==>  (DS one of { "dc00000dc000ffffffff00809300", "dc00000dc000ffffffff008f9300" })
(D_EFL_2 == 0)  ==>  (D_SMM == 1)
(D_EFL_2 == 0)  ==>  (EAX one of { 64936, 64944 })
(D_EFL_2 == 0)  ==>  (EBX == orig(EBX))
(D_EFL_2 == 0)  ==>  (EBX one of { 0, 65282 })
(D_EFL_2 == 0)  ==>  (ECX == -1)
(D_EFL_2 == 0)  ==>  (ECX == orig(EAX))
(D_EFL_2 == 0)  ==>  (EDX == 56320)
(D_EFL_2 == 0)  ==>  (EFL == 2)
(D_EFL_2 == 0)  ==>  (EFL_11 == 0)
(D_EFL_2 == 0)  ==>  (EFL_2 == 0)
(D_EFL_2 == 0)  ==>  (EFL_4 == 0)
(D_EFL_2 == 0)  ==>  (EFL_6 == 0)
(D_EFL_2 == 0)  ==>  (EFL_9 == 0)
(D_EFL_2 == 0)  ==>  (EIP one of { 54095, 54245 })
(D_EFL_2 == 0)  ==>  (ES == orig(ES))
(D_EFL_2 == 0)  ==>  (ES one of { "c980000c9800ffffffff00809300", "dc00000dc000ffffffff008f9300" })
(D_EFL_2 == 0)  ==>  (FS == orig(FS))
(D_EFL_2 == 0)  ==>  (FS == orig(SS))
(D_EFL_2 == 0)  ==>  (FS one of { "000000000000ffffffff00809300", "000000000000ffffffff008f9300" })
(D_EFL_2 == 0)  ==>  (GDT == "0000000000000000")
(D_EFL_2 == 0)  ==>  (GS == orig(DS))
(D_EFL_2 == 0)  ==>  (GS == orig(GS))
(D_EFL_2 == 0)  ==>  (GS one of { "000000000000ffffffff008f9300", "c980000c9800ffffffff00809300" })
(D_EFL_2 == 0)  ==>  (IDT == "00000000000003ff")
(D_EFL_2 == 0)  ==>  (II == 1)
(D_EFL_2 == 0)  ==>  (II == A20)
(D_EFL_2 == 0)  ==>  (II == D_SMM)
(D_EFL_2 == 0)  ==>  (II == orig(EFL_2))
(D_EFL_2 == 0)  ==>  (II == orig(EFL_6))
(D_EFL_2 == 0)  ==>  (SMM == 0)
(D_EFL_2 == 0)  ==>  (SMM == CR0_0)
(D_EFL_2 == 0)  ==>  (SMM == D_EFL_2)
(D_EFL_2 == 0)  ==>  (SMM == EFL_11)
(D_EFL_2 == 0)  ==>  (SMM == EFL_2)
(D_EFL_2 == 0)  ==>  (SMM == EFL_4)
(D_EFL_2 == 0)  ==>  (SMM == EFL_6)
(D_EFL_2 == 0)  ==>  (SMM == EFL_9)
(D_EFL_2 == 0)  ==>  (SMM == HLT)
(D_EFL_2 == 0)  ==>  (SMM == orig(II))
(D_EFL_2 == 0)  ==>  (SS == DS)
(D_EFL_2 == 0)  ==>  (SS one of { "dc00000dc000ffffffff00809300", "dc00000dc000ffffffff008f9300" })
(D_EFL_2 == 0)  ==>  (orig(ADDR) one of { 1037135, 1037285 })
(D_EFL_2 == 0)  ==>  (orig(CCD) one of { 0, 51456 })
(D_EFL_2 == 0)  ==>  (orig(CCS) one of { 4, 56320 })
(D_EFL_2 == 0)  ==>  (orig(CS) one of { "f000000f0000ffffffff00809b00", "f000000f0000ffffffff008f9b00" })
(D_EFL_2 == 0)  ==>  (orig(DS) one of { "000000000000ffffffff008f9300", "c980000c9800ffffffff00809300" })
(D_EFL_2 == 0)  ==>  (orig(EAX) == -1)
(D_EFL_2 == 0)  ==>  (orig(EBX) one of { 0, 65282 })
(D_EFL_2 == 0)  ==>  (orig(ECX) one of { 0, 33537 })
(D_EFL_2 == 0)  ==>  (orig(EDX) == 0)
(D_EFL_2 == 0)  ==>  (orig(EFL) == 70)
(D_EFL_2 == 0)  ==>  (orig(EFL_2) == 1)
(D_EFL_2 == 0)  ==>  (orig(EFL_6) == 1)
(D_EFL_2 == 0)  ==>  (orig(EIP) one of { 54017, 54158 })
(D_EFL_2 == 0)  ==>  (orig(ES) one of { "c980000c9800ffffffff00809300", "dc00000dc000ffffffff008f9300" })
(D_EFL_2 == 0)  ==>  (orig(FS) one of { "000000000000ffffffff00809300", "000000000000ffffffff008f9300" })
(D_EFL_2 == 0)  ==>  (orig(GS) one of { "000000000000ffffffff008f9300", "c980000c9800ffffffff00809300" })
(D_EFL_2 == 0)  ==>  (orig(II) == 0)
(D_EFL_2 == 0)  ==>  (orig(SS) one of { "000000000000ffffffff00809300", "000000000000ffffffff008f9300" })
(D_EFL_2 one of { 1, 2 })  <==>  (A20 <= D_EFL_2)
(D_EFL_2 one of { 1, 2 })  <==>  (CCD == orig(CCD))
(D_EFL_2 one of { 1, 2 })  <==>  (CCS == orig(CCS))
(D_EFL_2 one of { 1, 2 })  <==>  (D_EFL_2 >= orig(EFL_2))
(D_EFL_2 one of { 1, 2 })  <==>  (D_EFL_2 >= orig(EFL_6))
(D_EFL_2 one of { 1, 2 })  <==>  (EFL >= orig(EFL))
(D_EFL_2 one of { 1, 2 })  <==>  (EFL_2 >= orig(EFL_2))
(D_EFL_2 one of { 1, 2 })  <==>  (EFL_2 >= orig(EFL_6))
(D_EFL_2 one of { 1, 2 })  <==>  (EFL_6 >= orig(EFL_6))
(D_EFL_2 one of { 1, 2 })  <==>  (HLT < D_EFL_2)
(D_EFL_2 one of { 1, 2 })  <==>  (II <= D_EFL_2)
(D_EFL_2 one of { 1, 2 })  ==>  (CR0 one of { 16, 17, 1610612752 })
(D_EFL_2 one of { 1, 2 })  ==>  (CR0_0 one of { 0, 1 })
(D_EFL_2 one of { 1, 2 })  ==>  (D_SMM one of { 0, 1, 2 })
(D_EFL_2 one of { 1, 2 })  ==>  (EAX >= -1)
(D_EFL_2 one of { 1, 2 })  ==>  (EBX >= -1)
(D_EFL_2 one of { 1, 2 })  ==>  (EDX >= -1)
(D_EFL_2 one of { 1, 2 })  ==>  (EFL % orig(EFL) == 0)
(D_EFL_2 one of { 1, 2 })  ==>  (EFL_11 one of { 0, 1 })
(D_EFL_2 one of { 1, 2 })  ==>  (EFL_2 one of { 0, 1 })
(D_EFL_2 one of { 1, 2 })  ==>  (EFL_4 one of { 0, 1 })
(D_EFL_2 one of { 1, 2 })  ==>  (EFL_6 one of { 0, 1 })
(D_EFL_2 one of { 1, 2 })  ==>  (EFL_9 one of { 0, 1 })
(D_EFL_2 one of { 1, 2 })  ==>  (IDT one of { "00000000000003ff", "000000000000ffff", "000f5ebe00000000" })
(D_EFL_2 one of { 1, 2 })  ==>  (II one of { 0, 1 })
(D_EFL_2 one of { 1, 2 })  ==>  (SMM one of { 0, 1 })
(D_EFL_2 one of { 1, 2 })  ==>  (orig(EBX) >= -1)
(D_EFL_2 one of { 1, 2 })  ==>  (orig(ECX) >= -1)
(D_EFL_2 one of { 1, 2 })  ==>  (orig(EDX) >= -1)
(D_EFL_2 one of { 1, 2 })  ==>  (orig(EFL) >= 2)
(D_EFL_2 one of { 1, 2 })  ==>  (orig(EFL_2) one of { 0, 1 })
(D_EFL_2 one of { 1, 2 })  ==>  (orig(EFL_6) one of { 0, 1 })
(D_EFL_2 one of { 1, 2 })  ==>  (orig(II) one of { 0, 1 })
(EFL_6 == 0)  <==>  (A20 > EFL_6)
(EFL_6 == 0)  <==>  (EFL_6 <= EFL_11)
(EFL_6 == 0)  <==>  (HLT == EFL_6)
(EFL_6 == 0)  ==>  (A20 >= D_EFL_2)
(EFL_6 == 0)  ==>  (CR0 one of { 16, 17 })
(EFL_6 == 0)  ==>  (D_EFL_2 != orig(EFL_6))
(EFL_6 == 0)  ==>  (D_EFL_2 one of { 0, 1 })
(EFL_6 == 0)  ==>  (D_SMM one of { 0, 1, 2 })
(EFL_6 == 0)  ==>  (EFL <= orig(EFL))
(EFL_6 == 0)  ==>  (EFL >= 2)
(EFL_6 == 0)  ==>  (EFL_11 one of { 0, 1 })
(EFL_6 == 0)  ==>  (EFL_2 <= orig(EFL_2))
(EFL_6 == 0)  ==>  (EFL_2 one of { 0, 1 })
(EFL_6 == 0)  ==>  (EFL_4 >= EFL_6)
(EFL_6 == 0)  ==>  (EFL_6 <= CR0_0)
(EFL_6 == 0)  ==>  (EFL_6 <= EFL_9)
(EFL_6 == 0)  ==>  (EFL_6 <= orig(EFL_2))
(EFL_6 == 0)  ==>  (EFL_6 <= orig(EFL_6))
(EFL_6 == 0)  ==>  (EFL_6 <= orig(II))
(EFL_6 == 0)  ==>  (GDT != IDT)
(EFL_6 == 0)  ==>  (GDT one of { "0000000000000000", "0000910800000027", "000f5e8000000037" })
(EFL_6 == 0)  ==>  (IDT one of { "00000000000003ff", "000f5ebe00000000" })
(EFL_6 == 0)  ==>  (II >= EFL_6)
(EFL_6 == 0)  ==>  (II >= orig(EFL_6))
(EFL_6 == 0)  ==>  (SMM >= EFL_6)
(EFL_6 == 0)  ==>  (orig(EFL) % EFL == 0)
(EFL_6 == 1)  <==>  (A20 == EFL_6)
(EFL_6 == 1)  <==>  (EFL_6 > EFL_11)
(EFL_6 == 1)  <==>  (HLT < EFL_6)
(EFL_6 == 1)  ==>  (A20 <= D_EFL_2)
(EFL_6 == 1)  ==>  (A20 == D_SMM)
(EFL_6 == 1)  ==>  (A20 == EFL_2)
(EFL_6 == 1)  ==>  (A20 > EFL_11)
(EFL_6 == 1)  ==>  (ADDR > orig(ADDR))
(EFL_6 == 1)  ==>  (CCD == orig(CCD))
(EFL_6 == 1)  ==>  (CCS == orig(CCS))
(EFL_6 == 1)  ==>  (CR0 one of { 16, 17, 1610612752 })
(EFL_6 == 1)  ==>  (CR0_0 <= D_SMM)
(EFL_6 == 1)  ==>  (CR0_0 <= orig(EFL_2))
(EFL_6 == 1)  ==>  (CR0_0 <= orig(EFL_6))
(EFL_6 == 1)  ==>  (CS == orig(CS))
(EFL_6 == 1)  ==>  (D_EFL_2 >= D_SMM)
(EFL_6 == 1)  ==>  (D_EFL_2 >= orig(EFL_2))
(EFL_6 == 1)  ==>  (D_EFL_2 >= orig(EFL_6))
(EFL_6 == 1)  ==>  (D_EFL_2 one of { 1, 2 })
(EFL_6 == 1)  ==>  (D_SMM == 1)
(EFL_6 == 1)  ==>  (EAX <= orig(EAX))
(EFL_6 == 1)  ==>  (ECX <= orig(ECX))
(EFL_6 == 1)  ==>  (EFL % orig(EFL) == 0)
(EFL_6 == 1)  ==>  (EFL >= orig(EFL))
(EFL_6 == 1)  ==>  (EFL_11 < D_EFL_2)
(EFL_6 == 1)  ==>  (EFL_11 < D_SMM)
(EFL_6 == 1)  ==>  (EFL_11 <= orig(EFL_2))
(EFL_6 == 1)  ==>  (EFL_11 <= orig(EFL_6))
(EFL_6 == 1)  ==>  (EFL_11 <= orig(II))
(EFL_6 == 1)  ==>  (EFL_11 == 0)
(EFL_6 == 1)  ==>  (EFL_2 == 1)
(EFL_6 == 1)  ==>  (EFL_2 > EFL_11)
(EFL_6 == 1)  ==>  (EFL_2 >= CR0_0)
(EFL_6 == 1)  ==>  (EFL_2 >= EFL_4)
(EFL_6 == 1)  ==>  (EFL_2 >= EFL_9)
(EFL_6 == 1)  ==>  (EFL_2 >= orig(EFL_2))
(EFL_6 == 1)  ==>  (EFL_2 >= orig(EFL_6))
(EFL_6 == 1)  ==>  (EFL_2 >= orig(II))
(EFL_6 == 1)  ==>  (EFL_4 <= CR0_0)
(EFL_6 == 1)  ==>  (EFL_4 <= EFL_6)
(EFL_6 == 1)  ==>  (EFL_4 <= orig(EFL_2))
(EFL_6 == 1)  ==>  (EFL_4 <= orig(EFL_6))
(EFL_6 == 1)  ==>  (EFL_4 >= EFL_11)
(EFL_6 == 1)  ==>  (EFL_6 >= CR0_0)
(EFL_6 == 1)  ==>  (EFL_6 >= EFL_9)
(EFL_6 == 1)  ==>  (EFL_6 >= orig(EFL_2))
(EFL_6 == 1)  ==>  (EFL_6 >= orig(EFL_6))
(EFL_6 == 1)  ==>  (EFL_6 >= orig(II))
(EFL_6 == 1)  ==>  (EFL_9 <= orig(EFL_2))
(EFL_6 == 1)  ==>  (EFL_9 <= orig(EFL_6))
(EFL_6 == 1)  ==>  (EFL_9 >= EFL_11)
(EFL_6 == 1)  ==>  (EIP >= orig(EIP))
(EFL_6 == 1)  ==>  (ES >= orig(ES))
(EFL_6 == 1)  ==>  (FS <= orig(DS))
(EFL_6 == 1)  ==>  (FS <= orig(ES))
(EFL_6 == 1)  ==>  (FS <= orig(SS))
(EFL_6 == 1)  ==>  (FS == orig(FS))
(EFL_6 == 1)  ==>  (GS == orig(GS))
(EFL_6 == 1)  ==>  (HLT < D_EFL_2)
(EFL_6 == 1)  ==>  (HLT < D_SMM)
(EFL_6 == 1)  ==>  (HLT < EFL_2)
(EFL_6 == 1)  ==>  (HLT == EFL_11)
(EFL_6 == 1)  ==>  (IDT one of { "00000000000003ff", "000000000000ffff", "000f5ebe00000000" })
(EFL_6 == 1)  ==>  (II <= D_EFL_2)
(EFL_6 == 1)  ==>  (II <= EFL_2)
(EFL_6 == 1)  ==>  (II <= EFL_6)
(EFL_6 == 1)  ==>  (II >= EFL_11)
(EFL_6 == 1)  ==>  (SMM <= CR0_0)
(EFL_6 == 1)  ==>  (SMM <= EFL_2)
(EFL_6 == 1)  ==>  (SMM <= EFL_6)
(EFL_6 == 1)  ==>  (SMM <= orig(EFL_2))
(EFL_6 == 1)  ==>  (SMM <= orig(EFL_6))
(EFL_6 == 1)  ==>  (SMM >= EFL_11)
(EFL_6 == 1)  ==>  (SS <= orig(DS))
(EFL_6 == 1)  ==>  (SS >= orig(SS))
(EFL_6 == 1)  ==>  (orig(EFL_2) == orig(EFL_6))
(EFL_6 == 1)  ==>  (orig(II) <= orig(EFL_2))
(EFL_6 == 1)  ==>  (orig(II) <= orig(EFL_6))
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II one of { 0, 1 }
A20 == 1
SMM one of { 0, 1 }
HLT == 0
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
IDT one of { "00000000000003ff", "000000000000ffff", "000f5ebe00000000" }
CR0 one of { 16, 17, 1610612752 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
EFL_11 one of { 0, 1 }
CR0_0 one of { 0, 1 }
D_EFL_2 one of { 0, 1, 2 }
D_SMM one of { 0, 1, 2 }
ADDR != EIP
ADDR != orig(ADDR)
ADDR != orig(EIP)
EBX <= orig(EBX)
II <= A20
II >= HLT
II <= D_SMM
II >= orig(II)
A20 >= SMM
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= EFL_11
A20 >= CR0_0
A20 >= orig(II)
A20 >= orig(EFL_2)
A20 >= orig(EFL_6)
SMM >= HLT
SMM <= D_EFL_2
SMM <= D_SMM
HLT <= EFL_2
HLT <= EFL_4
HLT <= EFL_6
HLT <= EFL_9
HLT <= EFL_11
HLT <= CR0_0
HLT <= D_EFL_2
HLT <= D_SMM
HLT <= orig(II)
HLT <= orig(EFL_2)
HLT <= orig(EFL_6)
ES != CS
ES >= FS
ES > LDT
ES > TR
ES != orig(CS)
ES >= orig(FS)
CS != SS
CS != DS
CS != FS
CS != GS
CS > LDT
CS > TR
CS != orig(ES)
CS != orig(SS)
CS != orig(DS)
CS != orig(FS)
CS != orig(GS)
SS <= DS
SS >= FS
SS > LDT
SS > TR
SS != orig(CS)
SS >= orig(FS)
DS >= FS
DS > LDT
DS > TR
DS != orig(CS)
DS >= orig(SS)
DS >= orig(DS)
DS >= orig(FS)
FS > LDT
FS > TR
FS != orig(CS)
FS >= orig(FS)
GS > LDT
GS > TR
GS != orig(CS)
GS >= orig(GS)
LDT < TR
LDT < orig(ES)
LDT < orig(CS)
LDT < orig(SS)
LDT < orig(DS)
LDT < orig(FS)
LDT < orig(GS)
TR < orig(ES)
TR < orig(CS)
TR < orig(SS)
TR < orig(DS)
TR < orig(FS)
TR < orig(GS)
CCD >= orig(CCD)
EFL_2 >= EFL_6
EFL_2 <= D_EFL_2
EFL_2 <= D_SMM
EFL_4 <= D_EFL_2
EFL_4 <= D_SMM
EFL_6 <= D_EFL_2
EFL_6 <= D_SMM
EFL_9 <= D_EFL_2
EFL_9 <= D_SMM
EFL_11 <= CR0_0
EFL_11 <= D_EFL_2
EFL_11 <= D_SMM
CR0_0 <= D_EFL_2
D_EFL_2 >= orig(II)
D_SMM >= orig(II)
D_SMM >= orig(EFL_2)
D_SMM >= orig(EFL_6)
===========================================================================
..movl_nocr():::EXIT;condition="EFL_6==0"
HLT == EFL_6
GDT one of { "0000000000000000", "0000910800000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
D_EFL_2 one of { 0, 1 }
EFL <= orig(EFL)
orig(EFL) % EFL == 0
II >= orig(EFL_6)
A20 >= D_EFL_2
GDT != IDT
EFL_2 <= orig(EFL_2)
D_EFL_2 != orig(EFL_6)
===========================================================================
..movl_nocr():::EXIT;condition="not(EFL_6==0)"
A20 == EFL_2
A20 == EFL_6
A20 == D_SMM
A20 == orig(D_SMM)
HLT == EFL_11
HLT == orig(EFL_11)
CS == orig(CS)
FS == orig(FS)
GS == orig(GS)
CCS == orig(CCS)
CCD == orig(CCD)
D_EFL_2 one of { 1, 2 }
ADDR > orig(ADDR)
EAX <= orig(EAX)
ECX <= orig(ECX)
EIP >= orig(EIP)
EFL % orig(EFL) == 0
EFL >= orig(EFL)
II <= D_EFL_2
A20 <= D_EFL_2
SMM <= CR0_0
SMM <= orig(EFL_2)
HLT < D_EFL_2
ES >= orig(ES)
SS >= orig(SS)
SS <= orig(DS)
FS <= orig(ES)
FS <= orig(SS)
FS <= orig(DS)
EFL_4 <= CR0_0
EFL_4 <= orig(EFL_2)
EFL_9 <= orig(EFL_2)
CR0_0 <= orig(EFL_2)
D_EFL_2 >= orig(EFL_2)
===========================================================================
..movl_nocr():::EXIT;condition="D_EFL_6==0"
EBX == orig(EBX)
ECX == orig(EAX)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == A20
II == EFL_1
II == D_EFL_1
II == D_EFL_4
II == D_EFL_8
II == D_EFL_9
II == D_EFL_11
II == D_EFL_13
II == D_CR0_0
II == D_CR0_1
II == D_CR0_2
II == D_CR0_3
II == D_CR0_5
II == D_CR0_7
II == D_CR0_18
II == D_CR0_20
II == D_CR4_6
II == D_CR4_8
II == D_CR4_9
II == D_CR4_11
II == D_CR4_12
II == D_CPL
II == D_SMM
II == orig(A20)
II == orig(EFL_1)
II == orig(EFL_2)
II == orig(EFL_6)
II == orig(D_EFL_1)
II == orig(D_EFL_2)
II == orig(D_EFL_4)
II == orig(D_EFL_6)
II == orig(D_EFL_8)
II == orig(D_EFL_9)
II == orig(D_EFL_11)
II == orig(D_EFL_13)
II == orig(D_CR0_0)
II == orig(D_CR0_1)
II == orig(D_CR0_2)
II == orig(D_CR0_3)
II == orig(D_CR0_5)
II == orig(D_CR0_7)
II == orig(D_CR0_18)
II == orig(D_CR0_20)
II == orig(D_CR4_6)
II == orig(D_CR4_8)
II == orig(D_CR4_9)
II == orig(D_CR4_11)
II == orig(D_CR4_12)
II == orig(D_CPL)
II == orig(D_SMM)
SMM == HLT
SMM == EFL_2
SMM == EFL_4
SMM == EFL_6
SMM == EFL_8
SMM == EFL_9
SMM == EFL_11
SMM == EFL_13
SMM == CR0_0
SMM == CR0_1
SMM == CR0_2
SMM == CR0_3
SMM == CR0_5
SMM == CR0_7
SMM == CR0_18
SMM == CR0_20
SMM == CR4_6
SMM == CR4_8
SMM == CR4_9
SMM == CR4_11
SMM == CR4_12
SMM == D_EFL_2
SMM == D_EFL_6
SMM == orig(II)
SMM == orig(SMM)
SMM == orig(HLT)
SMM == orig(EFL_4)
SMM == orig(EFL_8)
SMM == orig(EFL_9)
SMM == orig(EFL_11)
SMM == orig(EFL_13)
SMM == orig(CR0_0)
SMM == orig(CR0_1)
SMM == orig(CR0_2)
SMM == orig(CR0_3)
SMM == orig(CR0_5)
SMM == orig(CR0_7)
SMM == orig(CR0_18)
SMM == orig(CR0_20)
SMM == orig(CR4_6)
SMM == orig(CR4_8)
SMM == orig(CR4_9)
SMM == orig(CR4_11)
SMM == orig(CR4_12)
ES == orig(ES)
CS == orig(CS)
SS == DS
FS == orig(SS)
FS == orig(FS)
GS == orig(DS)
GS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CC0 == orig(CC0)
EFER == orig(EFER)
ADDR one of { 1037138, 1037288 }
EAX one of { 64936, 64944 }
EBX one of { 0, 65282 }
ECX == -1
EDX == 56320
EIP one of { 54095, 54245 }
EFL == 2
CPL == 0
II == 1
SMM == 0
ES one of { "c980000c9800ffffffff00809300", "dc00000dc000ffffffff008f9300" }
CS one of { "f000000f0000ffffffff00809b00", "f000000f0000ffffffff008f9b00" }
SS one of { "dc00000dc000ffffffff00809300", "dc00000dc000ffffffff008f9300" }
FS one of { "000000000000ffffffff00809300", "000000000000ffffffff008f9300" }
GS one of { "000000000000ffffffff008f9300", "c980000c9800ffffffff00809300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "0000000000000000"
IDT == "00000000000003ff"
CR0 == 16
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS one of { 40, 48 }
CCD one of { 64936, 64944 }
CC0 == 0
EFER == 0
===========================================================================
..movl_nocr():::EXIT;condition="not(D_EFL_6==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_4
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
SMM == orig(SMM)
HLT == EFL_8
HLT == EFL_13
HLT == CR0_1
HLT == CR0_2
HLT == CR0_3
HLT == CR0_5
HLT == CR0_7
HLT == CR0_18
HLT == CR0_20
HLT == CR4_6
HLT == CR4_8
HLT == CR4_9
HLT == CR4_11
HLT == CR4_12
HLT == orig(HLT)
HLT == orig(EFL_8)
HLT == orig(EFL_13)
HLT == orig(CR0_1)
HLT == orig(CR0_2)
HLT == orig(CR0_3)
HLT == orig(CR0_5)
HLT == orig(CR0_7)
HLT == orig(CR0_18)
HLT == orig(CR0_20)
HLT == orig(CR4_6)
HLT == orig(CR4_8)
HLT == orig(CR4_9)
HLT == orig(CR4_11)
HLT == orig(CR4_12)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_4 == orig(EFL_4)
EFL_9 == orig(EFL_9)
EFL_11 == orig(EFL_11)
CR0_0 == orig(CR0_0)
D_EFL_2 == D_EFL_6
D_SMM == orig(D_SMM)
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II one of { 0, 1 }
A20 == 1
SMM one of { 0, 1 }
HLT == 0
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
IDT one of { "00000000000003ff", "000000000000ffff", "000f5ebe00000000" }
CR0 one of { 16, 17, 1610612752 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
EFL_11 one of { 0, 1 }
CR0_0 one of { 0, 1 }
D_EFL_2 one of { 1, 2 }
D_SMM one of { 0, 1, 2 }
ADDR != EIP
ADDR != orig(ADDR)
ADDR != orig(EIP)
EBX <= orig(EBX)
EFL % orig(EFL) == 0
EFL >= orig(EFL)
II <= A20
II >= HLT
II <= D_EFL_2
II <= D_SMM
II >= orig(II)
A20 >= SMM
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= EFL_11
A20 >= CR0_0
A20 <= D_EFL_2
A20 >= orig(II)
A20 >= orig(EFL_2)
A20 >= orig(EFL_6)
SMM >= HLT
SMM <= D_EFL_2
SMM <= D_SMM
HLT <= EFL_2
HLT <= EFL_4
HLT <= EFL_6
HLT <= EFL_9
HLT <= EFL_11
HLT <= CR0_0
HLT < D_EFL_2
HLT <= D_SMM
HLT <= orig(II)
HLT <= orig(EFL_2)
HLT <= orig(EFL_6)
ES != CS
ES >= FS
ES > LDT
ES > TR
ES != orig(CS)
ES >= orig(FS)
CS != SS
CS != DS
CS != FS
CS != GS
CS > LDT
CS > TR
CS != orig(ES)
CS != orig(SS)
CS != orig(DS)
CS != orig(FS)
CS != orig(GS)
SS <= DS
SS >= FS
SS > LDT
SS > TR
SS != orig(CS)
SS >= orig(FS)
DS >= FS
DS > LDT
DS > TR
DS != orig(CS)
DS >= orig(SS)
DS >= orig(DS)
DS >= orig(FS)
FS > LDT
FS > TR
FS != orig(CS)
FS >= orig(FS)
GS > LDT
GS > TR
GS != orig(CS)
GS >= orig(GS)
LDT < TR
LDT < orig(ES)
LDT < orig(CS)
LDT < orig(SS)
LDT < orig(DS)
LDT < orig(FS)
LDT < orig(GS)
TR < orig(ES)
TR < orig(CS)
TR < orig(SS)
TR < orig(DS)
TR < orig(FS)
TR < orig(GS)
EFL_2 >= EFL_6
EFL_2 <= D_EFL_2
EFL_2 <= D_SMM
EFL_2 >= orig(EFL_2)
EFL_2 >= orig(EFL_6)
EFL_4 <= D_EFL_2
EFL_4 <= D_SMM
EFL_6 <= D_EFL_2
EFL_6 <= D_SMM
EFL_6 >= orig(EFL_6)
EFL_9 <= D_EFL_2
EFL_9 <= D_SMM
EFL_11 <= CR0_0
EFL_11 <= D_EFL_2
EFL_11 <= D_SMM
CR0_0 <= D_EFL_2
D_EFL_2 >= orig(II)
D_EFL_2 >= orig(EFL_2)
D_EFL_2 >= orig(EFL_6)
D_SMM >= orig(II)
D_SMM >= orig(EFL_2)
D_SMM >= orig(EFL_6)
===========================================================================
..movsb():::ENTER
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= EFL_9
II <= CR0_0
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= CR0_0
ES != CS
ES >= FS
ES >= GS
ES > LDT
ES > TR
CS != SS
CS != DS
CS != FS
CS != GS
CS > LDT
CS > TR
SS <= DS
SS >= FS
SS > LDT
SS > TR
DS >= FS
DS >= GS
DS > LDT
DS > TR
FS <= GS
FS > LDT
FS > TR
GS > LDT
GS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_6
===========================================================================
..movsb():::ENTER;condition="EFL_6==0"
II == EFL_9
FS == GS
SS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300", "dc00000dc0000000ffff00009300" }
FS one of { "0000000000000000ffff00009300", "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" }
EBX != EDX
===========================================================================
..movsb():::ENTER;condition="not(EFL_6==0)"
ADDR > EIP
===========================================================================
..movsb():::ENTER;condition="D_EFL_6==0"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_4
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == EFL_2
A20 == EFL_6
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SS == DS
FS == GS
ECX >= -1
EFL == 70
CPL == 0
II == 0
A20 == 1
SS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300", "dc00000dc0000000ffff00009300" }
FS one of { "0000000000000000ffff00009300", "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD one of { 0, 1792 }
CC0 == 0
EFER == 0
CR0_0 one of { 0, 1 }
ADDR > EIP
EAX != EDX
EBX != EDX
II <= CR0_0
A20 >= CR0_0
ES != CS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != FS
CS > LDT
CS > TR
SS >= FS
SS > LDT
SS > TR
FS > LDT
FS > TR
LDT < TR
GDT != IDT
===========================================================================
..movsb():::ENTER;condition="not(D_EFL_6==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= EFL_9
II <= CR0_0
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= CR0_0
ES != CS
ES >= FS
ES >= GS
ES > LDT
ES > TR
CS != SS
CS != DS
CS != FS
CS != GS
CS > LDT
CS > TR
SS <= DS
SS >= FS
SS > LDT
SS > TR
DS >= FS
DS >= GS
DS > LDT
DS > TR
FS <= GS
FS > LDT
FS > TR
GS > LDT
GS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_6
===========================================================================
..movsb():::EXIT
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_8)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
CS == orig(CS)
SS == orig(SS)
FS == orig(FS)
GS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_9 == orig(EFL_9)
CR0_0 == orig(CR0_0)
(D_EFL_6 == 0)  <==>  (A20 > D_EFL_6)
(D_EFL_6 == 0)  <==>  (D_EFL_6 < orig(EFL_2))
(D_EFL_6 == 0)  <==>  (D_EFL_6 < orig(EFL_6))
(D_EFL_6 == 0)  <==>  (EFL_6 < orig(EFL_6))
(D_EFL_6 == 0)  <==>  (II == D_EFL_6)
(D_EFL_6 == 0)  ==>  (A20 == D_EFL_4)
(D_EFL_6 == 0)  ==>  (A20 == orig(EFL_2))
(D_EFL_6 == 0)  ==>  (A20 == orig(EFL_6))
(D_EFL_6 == 0)  ==>  (A20 > EFL_4)
(D_EFL_6 == 0)  ==>  (A20 > EFL_6)
(D_EFL_6 == 0)  ==>  (A20 > EFL_9)
(D_EFL_6 == 0)  ==>  (A20 > orig(EFL_4))
(D_EFL_6 == 0)  ==>  (A20 >= D_EFL_2)
(D_EFL_6 == 0)  ==>  (ADDR > orig(EIP))
(D_EFL_6 == 0)  ==>  (CCD > orig(CCD))
(D_EFL_6 == 0)  ==>  (CCS >= orig(CCS))
(D_EFL_6 == 0)  ==>  (CR0_0 <= D_EFL_4)
(D_EFL_6 == 0)  ==>  (CR0_0 <= orig(EFL_2))
(D_EFL_6 == 0)  ==>  (CR0_0 <= orig(EFL_6))
(D_EFL_6 == 0)  ==>  (CR0_0 >= D_EFL_6)
(D_EFL_6 == 0)  ==>  (CR0_0 >= orig(EFL_4))
(D_EFL_6 == 0)  ==>  (D_EFL_2 <= D_EFL_4)
(D_EFL_6 == 0)  ==>  (D_EFL_2 <= orig(EFL_2))
(D_EFL_6 == 0)  ==>  (D_EFL_2 <= orig(EFL_6))
(D_EFL_6 == 0)  ==>  (D_EFL_2 >= D_EFL_6)
(D_EFL_6 == 0)  ==>  (D_EFL_2 >= orig(EFL_4))
(D_EFL_6 == 0)  ==>  (D_EFL_2 one of { 0, 1 })
(D_EFL_6 == 0)  ==>  (D_EFL_4 == 1)
(D_EFL_6 == 0)  ==>  (D_EFL_4 > D_EFL_6)
(D_EFL_6 == 0)  ==>  (D_EFL_4 > orig(EFL_4))
(D_EFL_6 == 0)  ==>  (EAX != EDX)
(D_EFL_6 == 0)  ==>  (EAX != orig(ECX))
(D_EFL_6 == 0)  ==>  (EAX != orig(EDX))
(D_EFL_6 == 0)  ==>  (EBX != ECX)
(D_EFL_6 == 0)  ==>  (EBX != EDX)
(D_EFL_6 == 0)  ==>  (EBX != orig(ECX))
(D_EFL_6 == 0)  ==>  (EBX != orig(EDX))
(D_EFL_6 == 0)  ==>  (EBX >= orig(EBX))
(D_EFL_6 == 0)  ==>  (ECX != orig(EBX))
(D_EFL_6 == 0)  ==>  (ECX != orig(ECX))
(D_EFL_6 == 0)  ==>  (EDX != orig(EAX))
(D_EFL_6 == 0)  ==>  (EDX != orig(EBX))
(D_EFL_6 == 0)  ==>  (EFL != orig(EFL))
(D_EFL_6 == 0)  ==>  (EFL one of { 2, 6, 135 })
(D_EFL_6 == 0)  ==>  (EFL_2 <= D_EFL_4)
(D_EFL_6 == 0)  ==>  (EFL_2 <= orig(EFL_2))
(D_EFL_6 == 0)  ==>  (EFL_2 <= orig(EFL_6))
(D_EFL_6 == 0)  ==>  (EFL_2 == D_EFL_2)
(D_EFL_6 == 0)  ==>  (EFL_2 >= D_EFL_6)
(D_EFL_6 == 0)  ==>  (EFL_2 >= EFL_4)
(D_EFL_6 == 0)  ==>  (EFL_2 >= orig(EFL_4))
(D_EFL_6 == 0)  ==>  (EFL_4 < D_EFL_4)
(D_EFL_6 == 0)  ==>  (EFL_4 < orig(EFL_2))
(D_EFL_6 == 0)  ==>  (EFL_4 < orig(EFL_6))
(D_EFL_6 == 0)  ==>  (EFL_4 == 0)
(D_EFL_6 == 0)  ==>  (EFL_6 < D_EFL_4)
(D_EFL_6 == 0)  ==>  (EFL_6 < orig(EFL_2))
(D_EFL_6 == 0)  ==>  (EFL_6 <= CR0_0)
(D_EFL_6 == 0)  ==>  (EFL_6 == 0)
(D_EFL_6 == 0)  ==>  (EFL_9 < D_EFL_4)
(D_EFL_6 == 0)  ==>  (EFL_9 < orig(EFL_2))
(D_EFL_6 == 0)  ==>  (EFL_9 < orig(EFL_6))
(D_EFL_6 == 0)  ==>  (EFL_9 <= CR0_0)
(D_EFL_6 == 0)  ==>  (EFL_9 == 0)
(D_EFL_6 == 0)  ==>  (EIP > orig(EIP))
(D_EFL_6 == 0)  ==>  (ES == orig(ES))
(D_EFL_6 == 0)  ==>  (FS == GS)
(D_EFL_6 == 0)  ==>  (FS one of { "0000000000000000ffff00009300", "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" })
(D_EFL_6 == 0)  ==>  (GS one of { "0000000000000000ffff00009300", "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" })
(D_EFL_6 == 0)  ==>  (II < D_EFL_4)
(D_EFL_6 == 0)  ==>  (II < orig(EFL_2))
(D_EFL_6 == 0)  ==>  (II < orig(EFL_6))
(D_EFL_6 == 0)  ==>  (II == EFL_4)
(D_EFL_6 == 0)  ==>  (II == EFL_6)
(D_EFL_6 == 0)  ==>  (II == EFL_9)
(D_EFL_6 == 0)  ==>  (II == orig(EFL_4))
(D_EFL_6 == 0)  ==>  (SS == orig(DS))
(D_EFL_6 == 0)  ==>  (SS >= GS)
(D_EFL_6 == 0)  ==>  (SS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300", "dc00000dc0000000ffff00009300" })
(D_EFL_6 == 0)  ==>  (orig(ADDR) > orig(EIP))
(D_EFL_6 == 0)  ==>  (orig(CCD) one of { 0, 1792 })
(D_EFL_6 == 0)  ==>  (orig(DS) one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300", "dc00000dc0000000ffff00009300" })
(D_EFL_6 == 0)  ==>  (orig(EAX) != orig(EDX))
(D_EFL_6 == 0)  ==>  (orig(EBX) != orig(EDX))
(D_EFL_6 == 0)  ==>  (orig(EFL) == 70)
(D_EFL_6 == 0)  ==>  (orig(EFL_2) == 1)
(D_EFL_6 == 0)  ==>  (orig(EFL_2) > orig(EFL_4))
(D_EFL_6 == 0)  ==>  (orig(EFL_4) < orig(EFL_6))
(D_EFL_6 == 0)  ==>  (orig(EFL_4) == 0)
(D_EFL_6 == 0)  ==>  (orig(EFL_6) == 1)
(D_EFL_6 one of { 1, 2 })  <==>  (A20 <= D_EFL_6)
(D_EFL_6 one of { 1, 2 })  <==>  (D_EFL_6 >= orig(EFL_2))
(D_EFL_6 one of { 1, 2 })  <==>  (D_EFL_6 >= orig(EFL_6))
(D_EFL_6 one of { 1, 2 })  <==>  (EFL_6 >= orig(EFL_6))
(D_EFL_6 one of { 1, 2 })  <==>  (II < D_EFL_6)
(D_EFL_6 one of { 1, 2 })  ==>  (CR0_0 <= D_EFL_6)
(D_EFL_6 one of { 1, 2 })  ==>  (D_EFL_2 >= orig(EFL_6))
(D_EFL_6 one of { 1, 2 })  ==>  (D_EFL_2 one of { 0, 1, 2 })
(D_EFL_6 one of { 1, 2 })  ==>  (D_EFL_4 one of { 0, 1, 2 })
(D_EFL_6 one of { 1, 2 })  ==>  (EBX >= -1)
(D_EFL_6 one of { 1, 2 })  ==>  (ECX != orig(EDX))
(D_EFL_6 one of { 1, 2 })  ==>  (EFL_2 <= D_EFL_6)
(D_EFL_6 one of { 1, 2 })  ==>  (EFL_2 >= orig(EFL_6))
(D_EFL_6 one of { 1, 2 })  ==>  (EFL_4 one of { 0, 1 })
(D_EFL_6 one of { 1, 2 })  ==>  (EFL_6 one of { 0, 1 })
(D_EFL_6 one of { 1, 2 })  ==>  (EFL_9 one of { 0, 1 })
(D_EFL_6 one of { 1, 2 })  ==>  (orig(EDX) >= -1)
(D_EFL_6 one of { 1, 2 })  ==>  (orig(EFL) >= 2)
(D_EFL_6 one of { 1, 2 })  ==>  (orig(EFL_2) one of { 0, 1 })
(D_EFL_6 one of { 1, 2 })  ==>  (orig(EFL_4) one of { 0, 1 })
(D_EFL_6 one of { 1, 2 })  ==>  (orig(EFL_6) one of { 0, 1 })
(EFL_6 == 0)  <==>  (A20 > EFL_6)
(EFL_6 == 0)  <==>  (EFL_4 >= EFL_6)
(EFL_6 == 0)  <==>  (II == EFL_6)
(EFL_6 == 0)  ==>  (A20 > EFL_9)
(EFL_6 == 0)  ==>  (A20 >= D_EFL_6)
(EFL_6 == 0)  ==>  (D_EFL_2 one of { 0, 1, 2 })
(EFL_6 == 0)  ==>  (D_EFL_4 one of { 0, 1, 2 })
(EFL_6 == 0)  ==>  (D_EFL_6 != orig(EFL_6))
(EFL_6 == 0)  ==>  (D_EFL_6 one of { 0, 1 })
(EFL_6 == 0)  ==>  (EBX != ECX)
(EFL_6 == 0)  ==>  (EBX != orig(ECX))
(EFL_6 == 0)  ==>  (ECX != orig(EBX))
(EFL_6 == 0)  ==>  (ECX >= 0)
(EFL_6 == 0)  ==>  (EFL >= 2)
(EFL_6 == 0)  ==>  (EFL_2 one of { 0, 1 })
(EFL_6 == 0)  ==>  (EFL_4 >= EFL_9)
(EFL_6 == 0)  ==>  (EFL_4 one of { 0, 1 })
(EFL_6 == 0)  ==>  (EFL_6 <= CR0_0)
(EFL_6 == 0)  ==>  (EFL_6 <= D_EFL_4)
(EFL_6 == 0)  ==>  (EFL_6 <= orig(EFL_2))
(EFL_6 == 0)  ==>  (EFL_6 <= orig(EFL_4))
(EFL_6 == 0)  ==>  (EFL_6 <= orig(EFL_6))
(EFL_6 == 0)  ==>  (EFL_9 <= CR0_0)
(EFL_6 == 0)  ==>  (EFL_9 <= D_EFL_4)
(EFL_6 == 0)  ==>  (EFL_9 <= orig(EFL_2))
(EFL_6 == 0)  ==>  (EFL_9 <= orig(EFL_4))
(EFL_6 == 0)  ==>  (EFL_9 <= orig(EFL_6))
(EFL_6 == 0)  ==>  (EFL_9 == 0)
(EFL_6 == 0)  ==>  (EIP != orig(EIP))
(EFL_6 == 0)  ==>  (ES <= orig(ES))
(EFL_6 == 0)  ==>  (FS == GS)
(EFL_6 == 0)  ==>  (FS one of { "0000000000000000ffff00009300", "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" })
(EFL_6 == 0)  ==>  (GS one of { "0000000000000000ffff00009300", "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" })
(EFL_6 == 0)  ==>  (II == EFL_9)
(EFL_6 == 0)  ==>  (SS >= GS)
(EFL_6 == 0)  ==>  (SS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300", "dc00000dc0000000ffff00009300" })
(EFL_6 == 0)  ==>  (orig(EBX) != orig(EDX))
(EFL_6 == 1)  <==>  (A20 == EFL_6)
(EFL_6 == 1)  <==>  (EFL_4 < EFL_6)
(EFL_6 == 1)  <==>  (II < EFL_6)
(EFL_6 == 1)  ==>  (A20 <= D_EFL_2)
(EFL_6 == 1)  ==>  (A20 <= D_EFL_6)
(EFL_6 == 1)  ==>  (A20 == EFL_2)
(EFL_6 == 1)  ==>  (A20 > EFL_4)
(EFL_6 == 1)  ==>  (A20 >= D_EFL_4)
(EFL_6 == 1)  ==>  (ADDR > orig(EIP))
(EFL_6 == 1)  ==>  (CCD <= orig(CCD))
(EFL_6 == 1)  ==>  (CR0_0 <= D_EFL_2)
(EFL_6 == 1)  ==>  (CR0_0 <= D_EFL_6)
(EFL_6 == 1)  ==>  (D_EFL_2 <= D_EFL_6)
(EFL_6 == 1)  ==>  (D_EFL_2 >= D_EFL_4)
(EFL_6 == 1)  ==>  (D_EFL_2 >= orig(EFL_2))
(EFL_6 == 1)  ==>  (D_EFL_2 >= orig(EFL_4))
(EFL_6 == 1)  ==>  (D_EFL_2 >= orig(EFL_6))
(EFL_6 == 1)  ==>  (D_EFL_2 one of { 1, 2 })
(EFL_6 == 1)  ==>  (D_EFL_4 != orig(EFL_4))
(EFL_6 == 1)  ==>  (D_EFL_4 <= D_EFL_6)
(EFL_6 == 1)  ==>  (D_EFL_4 one of { 0, 1 })
(EFL_6 == 1)  ==>  (D_EFL_6 > orig(EFL_4))
(EFL_6 == 1)  ==>  (D_EFL_6 >= orig(EFL_2))
(EFL_6 == 1)  ==>  (D_EFL_6 >= orig(EFL_6))
(EFL_6 == 1)  ==>  (D_EFL_6 one of { 1, 2 })
(EFL_6 == 1)  ==>  (EAX != ECX)
(EFL_6 == 1)  ==>  (EAX != EDX)
(EFL_6 == 1)  ==>  (EAX != orig(ECX))
(EFL_6 == 1)  ==>  (EAX != orig(EDX))
(EFL_6 == 1)  ==>  (EBX != EDX)
(EFL_6 == 1)  ==>  (EBX != orig(EDX))
(EFL_6 == 1)  ==>  (ECX != orig(EAX))
(EFL_6 == 1)  ==>  (ECX != orig(EDX))
(EFL_6 == 1)  ==>  (EDX != orig(EAX))
(EFL_6 == 1)  ==>  (EDX != orig(ECX))
(EFL_6 == 1)  ==>  (EDX >= 0)
(EFL_6 == 1)  ==>  (EFL one of { 70, 582 })
(EFL_6 == 1)  ==>  (EFL_2 <= D_EFL_6)
(EFL_6 == 1)  ==>  (EFL_2 == 1)
(EFL_6 == 1)  ==>  (EFL_2 > EFL_4)
(EFL_6 == 1)  ==>  (EFL_2 >= CR0_0)
(EFL_6 == 1)  ==>  (EFL_2 >= D_EFL_4)
(EFL_6 == 1)  ==>  (EFL_2 >= orig(EFL_2))
(EFL_6 == 1)  ==>  (EFL_2 >= orig(EFL_4))
(EFL_6 == 1)  ==>  (EFL_2 >= orig(EFL_6))
(EFL_6 == 1)  ==>  (EFL_4 < D_EFL_2)
(EFL_6 == 1)  ==>  (EFL_4 < D_EFL_6)
(EFL_6 == 1)  ==>  (EFL_4 <= EFL_9)
(EFL_6 == 1)  ==>  (EFL_4 <= orig(EFL_2))
(EFL_6 == 1)  ==>  (EFL_4 <= orig(EFL_4))
(EFL_6 == 1)  ==>  (EFL_4 <= orig(EFL_6))
(EFL_6 == 1)  ==>  (EFL_4 == 0)
(EFL_6 == 1)  ==>  (EFL_6 >= CR0_0)
(EFL_6 == 1)  ==>  (EFL_6 >= D_EFL_4)
(EFL_6 == 1)  ==>  (EFL_6 >= orig(EFL_2))
(EFL_6 == 1)  ==>  (EFL_6 >= orig(EFL_4))
(EFL_6 == 1)  ==>  (EFL_6 >= orig(EFL_6))
(EFL_6 == 1)  ==>  (EFL_9 one of { 0, 1 })
(EFL_6 == 1)  ==>  (ES >= orig(ES))
(EFL_6 == 1)  ==>  (II < D_EFL_2)
(EFL_6 == 1)  ==>  (II < D_EFL_6)
(EFL_6 == 1)  ==>  (II < EFL_2)
(EFL_6 == 1)  ==>  (II == EFL_4)
(EFL_6 == 1)  ==>  (orig(ADDR) > orig(EIP))
EBX >= -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
CR0_0 one of { 0, 1 }
D_EFL_2 one of { 0, 1, 2 }
D_EFL_4 one of { 0, 1, 2 }
D_EFL_6 one of { 0, 1, 2 }
ADDR > EIP
ADDR >= orig(ADDR)
ADDR != orig(EIP)
EIP <= orig(ADDR)
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= EFL_9
II <= CR0_0
II <= D_EFL_2
II <= D_EFL_4
II <= D_EFL_6
II <= orig(EFL_2)
II <= orig(EFL_4)
II <= orig(EFL_6)
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= CR0_0
A20 >= orig(EFL_2)
A20 >= orig(EFL_4)
A20 >= orig(EFL_6)
ES != CS
ES >= FS
ES >= GS
ES > LDT
ES > TR
CS != SS
CS != DS
CS != FS
CS != GS
CS > LDT
CS > TR
CS != orig(ES)
CS != orig(DS)
SS <= DS
SS >= FS
SS > LDT
SS > TR
SS <= orig(DS)
DS >= FS
DS >= GS
DS > LDT
DS > TR
DS >= orig(DS)
FS <= GS
FS > LDT
FS > TR
FS <= orig(ES)
FS <= orig(DS)
GS > LDT
GS > TR
GS <= orig(ES)
GS <= orig(DS)
LDT < TR
LDT < orig(ES)
LDT < orig(DS)
TR < orig(ES)
TR < orig(DS)
GDT != IDT
EFL_2 >= EFL_6
EFL_2 >= EFL_9
EFL_2 <= D_EFL_2
EFL_4 <= CR0_0
EFL_4 <= D_EFL_2
EFL_4 <= D_EFL_4
EFL_4 <= D_EFL_6
EFL_6 >= EFL_9
EFL_6 <= D_EFL_2
EFL_6 <= D_EFL_6
EFL_9 <= D_EFL_2
EFL_9 <= D_EFL_6
D_EFL_4 >= orig(EFL_6)
D_EFL_6 >= orig(EFL_4)
===========================================================================
..movsb():::EXIT;condition="EFL_6==0"
II == EFL_6
II == EFL_9
II == orig(EFL_9)
FS == GS
FS == orig(GS)
ECX >= 0
SS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300", "dc00000dc0000000ffff00009300" }
FS one of { "0000000000000000ffff00009300", "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" }
D_EFL_6 one of { 0, 1 }
EBX != ECX
EBX != orig(ECX)
ECX != orig(EBX)
EIP != orig(EIP)
A20 >= D_EFL_6
ES <= orig(ES)
D_EFL_6 != orig(EFL_6)
===========================================================================
..movsb():::EXIT;condition="not(EFL_6==0)"
II == EFL_4
A20 == EFL_2
A20 == EFL_6
EDX >= 0
EFL one of { 70, 582 }
D_EFL_2 one of { 1, 2 }
D_EFL_4 one of { 0, 1 }
D_EFL_6 one of { 1, 2 }
ADDR > orig(EIP)
EAX != ECX
EAX != EDX
EAX != orig(ECX)
EAX != orig(EDX)
EBX != EDX
EBX != orig(EDX)
ECX != orig(EAX)
ECX != orig(EDX)
EDX != orig(EAX)
EDX != orig(ECX)
II < D_EFL_2
II < D_EFL_6
A20 <= D_EFL_2
A20 >= D_EFL_4
A20 <= D_EFL_6
ES >= orig(ES)
CCD <= orig(CCD)
CR0_0 <= D_EFL_2
CR0_0 <= D_EFL_6
D_EFL_2 >= D_EFL_4
D_EFL_2 <= D_EFL_6
D_EFL_2 >= orig(EFL_2)
D_EFL_2 >= orig(EFL_4)
D_EFL_2 >= orig(EFL_6)
D_EFL_4 <= D_EFL_6
D_EFL_4 != orig(EFL_4)
D_EFL_6 >= orig(EFL_2)
D_EFL_6 > orig(EFL_4)
D_EFL_6 >= orig(EFL_6)
===========================================================================
..movsb():::EXIT;condition="D_EFL_6==0"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_4
II == EFL_6
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == D_EFL_6
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_4)
II == orig(EFL_8)
II == orig(EFL_9)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_4
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(EFL_2)
A20 == orig(EFL_6)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == orig(ES)
CS == orig(CS)
SS == orig(SS)
SS == orig(DS)
FS == GS
FS == orig(FS)
FS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == D_EFL_2
CR0_0 == orig(CR0_0)
EFL one of { 2, 6, 135 }
CPL == 0
II == 0
A20 == 1
SS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300", "dc00000dc0000000ffff00009300" }
FS one of { "0000000000000000ffff00009300", "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR > EIP
ADDR >= orig(ADDR)
ADDR > orig(EIP)
EAX != EDX
EAX != orig(ECX)
EAX != orig(EDX)
EBX != ECX
EBX != EDX
EBX >= orig(EBX)
EBX != orig(ECX)
EBX != orig(EDX)
ECX != orig(EBX)
ECX != orig(ECX)
EDX != orig(EAX)
EDX != orig(EBX)
EIP <= orig(ADDR)
EIP > orig(EIP)
EFL != orig(EFL)
II <= EFL_2
II <= CR0_0
A20 >= EFL_2
A20 >= CR0_0
ES != CS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != DS
CS != FS
CS > LDT
CS > TR
SS <= DS
SS >= FS
SS > LDT
SS > TR
DS >= FS
DS > LDT
DS > TR
FS > LDT
FS > TR
LDT < TR
GDT != IDT
CCS >= orig(CCS)
CCD > orig(CCD)
===========================================================================
..movsb():::EXIT;condition="not(D_EFL_6==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_8)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
CS == orig(CS)
SS == orig(SS)
FS == orig(FS)
GS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_9 == orig(EFL_9)
CR0_0 == orig(CR0_0)
EBX >= -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
CR0_0 one of { 0, 1 }
D_EFL_2 one of { 0, 1, 2 }
D_EFL_4 one of { 0, 1, 2 }
D_EFL_6 one of { 1, 2 }
ADDR > EIP
ADDR >= orig(ADDR)
ADDR != orig(EIP)
ECX != orig(EDX)
EIP <= orig(ADDR)
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= EFL_9
II <= CR0_0
II <= D_EFL_2
II <= D_EFL_4
II < D_EFL_6
II <= orig(EFL_2)
II <= orig(EFL_4)
II <= orig(EFL_6)
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= CR0_0
A20 <= D_EFL_6
A20 >= orig(EFL_2)
A20 >= orig(EFL_4)
A20 >= orig(EFL_6)
ES != CS
ES >= FS
ES >= GS
ES > LDT
ES > TR
CS != SS
CS != DS
CS != FS
CS != GS
CS > LDT
CS > TR
CS != orig(ES)
CS != orig(DS)
SS <= DS
SS >= FS
SS > LDT
SS > TR
SS <= orig(DS)
DS >= FS
DS >= GS
DS > LDT
DS > TR
DS >= orig(DS)
FS <= GS
FS > LDT
FS > TR
FS <= orig(ES)
FS <= orig(DS)
GS > LDT
GS > TR
GS <= orig(ES)
GS <= orig(DS)
LDT < TR
LDT < orig(ES)
LDT < orig(DS)
TR < orig(ES)
TR < orig(DS)
GDT != IDT
EFL_2 >= EFL_6
EFL_2 >= EFL_9
EFL_2 <= D_EFL_2
EFL_2 <= D_EFL_6
EFL_2 >= orig(EFL_6)
EFL_4 <= CR0_0
EFL_4 <= D_EFL_2
EFL_4 <= D_EFL_4
EFL_4 <= D_EFL_6
EFL_6 >= EFL_9
EFL_6 <= D_EFL_2
EFL_6 <= D_EFL_6
EFL_6 >= orig(EFL_6)
EFL_9 <= D_EFL_2
EFL_9 <= D_EFL_6
CR0_0 <= D_EFL_6
D_EFL_2 >= orig(EFL_6)
D_EFL_4 >= orig(EFL_6)
D_EFL_6 >= orig(EFL_2)
D_EFL_6 >= orig(EFL_4)
D_EFL_6 >= orig(EFL_6)
===========================================================================
..movsbl():::ENTER
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SS == DS
SS == FS
SS == GS
(CCD == 0)  <==>  (A20 == EFL_6)
(CCD == 0)  <==>  (EFL_6 == 1)
(CCD == 0)  ==>  (A20 == CR0_0)
(CCD == 0)  ==>  (A20 == EFL_2)
(CCD == 0)  ==>  (CR0 == 17)
(CCD == 0)  ==>  (CR0_0 == 1)
(CCD == 0)  ==>  (CS == "000800000000ffffffff00cf9b00")
(CCD == 0)  ==>  (EAX one of { -1, 0, 1003204 })
(CCD == 0)  ==>  (EBX one of { -1, 0, 1003204 })
(CCD == 0)  ==>  (EDX one of { -1, 0, 1297 })
(CCD == 0)  ==>  (EFL == 70)
(CCD == 0)  ==>  (EFL_2 == 1)
(CCD == 0)  ==>  (EFL_4 == 0)
(CCD == 0)  ==>  (ES == "001000000000ffffffff00cf9300")
(CCD == 0)  ==>  (ES == SS)
(CCD == 0)  ==>  (GDT == "000f5e8000000037")
(CCD == 0)  ==>  (IDT == "000f5ebe00000000")
(CCD == 0)  ==>  (II == EFL_4)
(CCD == 0)  ==>  (SS == "001000000000ffffffff00cf9300")
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
ES one of { "001000000000ffffffff00cf9300", "f000000f0000ffffffff008f9300" }
CS one of { "000800000000ffffffff00cf9a00", "000800000000ffffffff00cf9b00", "c000000c0000ffffffff008f9b00" }
SS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= CR0_0
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= CR0_0
ES > CS
ES >= SS
ES > LDT
ES > TR
CS != SS
CS > LDT
CS > TR
SS > LDT
SS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_4
EFL_2 >= EFL_6
EFL_6 <= CR0_0
===========================================================================
..movsbl():::ENTER;condition="EFL_6==0"
II == EFL_6
EAX <= EBX
===========================================================================
..movsbl():::ENTER;condition="not(EFL_6==0)"
II == EFL_4
A20 == EFL_2
A20 == EFL_6
A20 == CR0_0
ES == SS
ES == DS
ES == FS
ES == GS
EAX one of { -1, 0, 1003204 }
EBX one of { -1, 0, 1003204 }
EDX one of { -1, 0, 1297 }
EFL == 70
ES == "001000000000ffffffff00cf9300"
CS == "000800000000ffffffff00cf9b00"
GDT == "000f5e8000000037"
IDT == "000f5ebe00000000"
CR0 == 17
CCD == 0
===========================================================================
..movsbl():::ENTER;condition="not(D_EFL_6==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SS == DS
SS == FS
SS == GS
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
ES one of { "001000000000ffffffff00cf9300", "f000000f0000ffffffff008f9300" }
CS one of { "000800000000ffffffff00cf9a00", "000800000000ffffffff00cf9b00", "c000000c0000ffffffff008f9b00" }
SS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= CR0_0
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= CR0_0
ES > CS
ES >= SS
ES > LDT
ES > TR
CS != SS
CS > LDT
CS > TR
SS > LDT
SS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_4
EFL_2 >= EFL_6
EFL_6 <= CR0_0
===========================================================================
..movsbl():::EXIT
ECX == orig(ECX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_8)
II == orig(EFL_9)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == orig(ES)
CS == orig(CS)
SS == DS
SS == FS
SS == GS
SS == orig(SS)
SS == orig(DS)
SS == orig(FS)
SS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == orig(EFL_2)
EFL_4 == orig(EFL_4)
EFL_6 == orig(EFL_6)
CR0_0 == orig(CR0_0)
(CCD == 0)  <==>  (A20 == EFL_6)
(CCD == 0)  <==>  (EFL_6 == 1)
(CCD == 0)  ==>  (A20 == CR0_0)
(CCD == 0)  ==>  (A20 == EFL_2)
(CCD == 0)  ==>  (CR0 == 17)
(CCD == 0)  ==>  (CR0_0 == 1)
(CCD == 0)  ==>  (CS == "000800000000ffffffff00cf9b00")
(CCD == 0)  ==>  (EAX == orig(EAX))
(CCD == 0)  ==>  (EAX one of { -1, 0, 1003204 })
(CCD == 0)  ==>  (EBX == orig(EBX))
(CCD == 0)  ==>  (EBX one of { -1, 0, 1003204 })
(CCD == 0)  ==>  (EDX one of { -1, 1297 })
(CCD == 0)  ==>  (EFL == 70)
(CCD == 0)  ==>  (EFL_2 == 1)
(CCD == 0)  ==>  (EFL_4 == 0)
(CCD == 0)  ==>  (ES == "001000000000ffffffff00cf9300")
(CCD == 0)  ==>  (ES == SS)
(CCD == 0)  ==>  (GDT == "000f5e8000000037")
(CCD == 0)  ==>  (IDT == "000f5ebe00000000")
(CCD == 0)  ==>  (II == EFL_4)
(CCD == 0)  ==>  (SS == "001000000000ffffffff00cf9300")
(CCD == 0)  ==>  (orig(EAX) one of { -1, 0, 1003204 })
(CCD == 0)  ==>  (orig(EBX) one of { -1, 0, 1003204 })
(CCD == 0)  ==>  (orig(EDX) one of { -1, 0, 1297 })
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
ES one of { "001000000000ffffffff00cf9300", "f000000f0000ffffffff008f9300" }
CS one of { "000800000000ffffffff00cf9a00", "000800000000ffffffff00cf9b00", "c000000c0000ffffffff008f9b00" }
SS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
ADDR > orig(ADDR)
EAX <= orig(EAX)
EBX <= orig(EBX)
EDX <= orig(EDX)
orig(EDX) % EDX == 0
EIP != orig(ADDR)
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= CR0_0
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= CR0_0
ES > CS
ES >= SS
ES > LDT
ES > TR
CS != SS
CS > LDT
CS > TR
SS > LDT
SS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_4
EFL_2 >= EFL_6
EFL_6 <= CR0_0
===========================================================================
..movsbl():::EXIT;condition="EFL_6==0"
II == EFL_6
II == orig(EFL_6)
EAX <= EBX
orig(EAX) % EAX == 0
EAX <= orig(EBX)
orig(EBX) % EBX == 0
===========================================================================
..movsbl():::EXIT;condition="not(EFL_6==0)"
EAX == orig(EAX)
EBX == orig(EBX)
II == EFL_4
II == orig(EFL_4)
A20 == EFL_2
A20 == EFL_6
A20 == CR0_0
A20 == orig(EFL_2)
A20 == orig(EFL_6)
A20 == orig(CR0_0)
ES == SS
ES == DS
ES == FS
ES == GS
ES == orig(SS)
ES == orig(DS)
ES == orig(FS)
ES == orig(GS)
EAX one of { -1, 0, 1003204 }
EBX one of { -1, 0, 1003204 }
EDX one of { -1, 1297 }
EFL == 70
ES == "001000000000ffffffff00cf9300"
CS == "000800000000ffffffff00cf9b00"
GDT == "000f5e8000000037"
IDT == "000f5ebe00000000"
CR0 == 17
CCD == 0
===========================================================================
..movsbl():::EXIT;condition="not(D_EFL_6==0)"
ECX == orig(ECX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_8)
II == orig(EFL_9)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == orig(ES)
CS == orig(CS)
SS == DS
SS == FS
SS == GS
SS == orig(SS)
SS == orig(DS)
SS == orig(FS)
SS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == orig(EFL_2)
EFL_4 == orig(EFL_4)
EFL_6 == orig(EFL_6)
CR0_0 == orig(CR0_0)
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
ES one of { "001000000000ffffffff00cf9300", "f000000f0000ffffffff008f9300" }
CS one of { "000800000000ffffffff00cf9a00", "000800000000ffffffff00cf9b00", "c000000c0000ffffffff008f9b00" }
SS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
ADDR > orig(ADDR)
EAX <= orig(EAX)
EBX <= orig(EBX)
EDX <= orig(EDX)
orig(EDX) % EDX == 0
EIP != orig(ADDR)
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= CR0_0
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= CR0_0
ES > CS
ES >= SS
ES > LDT
ES > TR
CS != SS
CS > LDT
CS > TR
SS > LDT
SS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_4
EFL_2 >= EFL_6
EFL_6 <= CR0_0
===========================================================================
..movsl():::ENTER
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == HLT
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
SS == FS
EAX >= -1
EBX >= -1
ECX >= -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
SMM one of { 0, 1 }
ES one of { "001000000000ffffffff00c09300", "001000000000ffffffff00cf9300", "f5a3000f5a30ffffffff00809300" }
CS one of { "000800000000ffffffff00c09b00", "000800000000ffffffff00cf9b00", "c980000c9800ffffffff00809b00" }
SS one of { "000000000000ffffffff00809300", "001000000000ffffffff00c09300", "001000000000ffffffff00cf9300" }
DS one of { "001000000000ffffffff00c09300", "001000000000ffffffff00cf9300", "c980000c9800ffffffff00809300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
CR0_0 one of { 0, 1 }
D_SMM one of { 0, 1 }
ADDR != EIP
EAX != EDX
EBX != EDX
II <= SMM
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= EFL_9
II <= CR0_0
II <= D_SMM
A20 >= SMM
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= CR0_0
A20 >= D_SMM
SMM <= CR0_0
SMM <= D_SMM
ES > CS
ES >= SS
ES >= DS
ES >= GS
ES > LDT
ES > TR
CS != SS
CS != DS
CS != GS
CS > LDT
CS > TR
SS <= DS
SS > LDT
SS > TR
DS >= GS
DS > LDT
DS > TR
GS > LDT
GS > TR
LDT < TR
GDT < IDT
EFL_2 >= EFL_6
EFL_2 <= CR0_0
EFL_2 <= D_SMM
EFL_4 <= CR0_0
EFL_4 <= D_SMM
EFL_6 <= CR0_0
EFL_6 <= D_SMM
EFL_9 != CR0_0
EFL_9 <= D_SMM
===========================================================================
..movsl():::ENTER;condition="EFL_6==0"
II == SMM
II == EFL_6
A20 == D_SMM
ES one of { "001000000000ffffffff00cf9300", "f5a3000f5a30ffffffff00809300" }
CS one of { "000800000000ffffffff00cf9b00", "c980000c9800ffffffff00809b00" }
SS one of { "000000000000ffffffff00809300", "001000000000ffffffff00cf9300" }
DS one of { "001000000000ffffffff00cf9300", "c980000c9800ffffffff00809300" }
GS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300", "c980000c9800ffffffff00809300" }
ECX != EDX
===========================================================================
..movsl():::ENTER;condition="not(EFL_6==0)"
II == EFL_4
II == EFL_9
A20 == CR0_0
ES == SS
ES == DS
ES == FS
ES == GS
EFL one of { 2, 6, 70 }
ES one of { "001000000000ffffffff00c09300", "001000000000ffffffff00cf9300" }
CS one of { "000800000000ffffffff00c09b00", "000800000000ffffffff00cf9b00" }
GDT == "000f5e8000000037"
IDT == "000f5ebe00000000"
CR0 == 17
ADDR > EIP
===========================================================================
..movsl():::ENTER;condition="not(D_EFL_6==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == HLT
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
SS == FS
EAX >= -1
EBX >= -1
ECX >= -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
SMM one of { 0, 1 }
ES one of { "001000000000ffffffff00c09300", "001000000000ffffffff00cf9300", "f5a3000f5a30ffffffff00809300" }
CS one of { "000800000000ffffffff00c09b00", "000800000000ffffffff00cf9b00", "c980000c9800ffffffff00809b00" }
SS one of { "000000000000ffffffff00809300", "001000000000ffffffff00c09300", "001000000000ffffffff00cf9300" }
DS one of { "001000000000ffffffff00c09300", "001000000000ffffffff00cf9300", "c980000c9800ffffffff00809300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
CR0_0 one of { 0, 1 }
D_SMM one of { 0, 1 }
ADDR != EIP
EAX != EDX
EBX != EDX
II <= SMM
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= EFL_9
II <= CR0_0
II <= D_SMM
A20 >= SMM
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= CR0_0
A20 >= D_SMM
SMM <= CR0_0
SMM <= D_SMM
ES > CS
ES >= SS
ES >= DS
ES >= GS
ES > LDT
ES > TR
CS != SS
CS != DS
CS != GS
CS > LDT
CS > TR
SS <= DS
SS > LDT
SS > TR
DS >= GS
DS > LDT
DS > TR
GS > LDT
GS > TR
LDT < TR
GDT < IDT
EFL_2 >= EFL_6
EFL_2 <= CR0_0
EFL_2 <= D_SMM
EFL_4 <= CR0_0
EFL_4 <= D_SMM
EFL_6 <= CR0_0
EFL_6 <= D_SMM
EFL_9 != CR0_0
EFL_9 <= D_SMM
===========================================================================
..movsl():::EXIT
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == HLT
II == EFL_4
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(HLT)
II == orig(EFL_8)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
SMM == orig(SMM)
CS == orig(CS)
SS == FS
SS == orig(SS)
SS == orig(FS)
DS == orig(DS)
GS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_9 == orig(EFL_9)
CR0_0 == orig(CR0_0)
(EFL == 70)  <==>  (A20 == EFL_6)
(EFL == 70)  <==>  (CCD == 0)
(EFL == 70)  <==>  (EFL_6 == 1)
(EFL == 70)  <==>  (EFL_6 > EFL_9)
(EFL == 70)  <==>  (EFL_6 > orig(EFL_4))
(EFL == 70)  <==>  (EFL_6 >= orig(D_SMM))
(EFL == 70)  <==>  (II < EFL_6)
(EFL == 70)  ==>  (A20 == CR0_0)
(EFL == 70)  ==>  (A20 == D_EFL_4)
(EFL == 70)  ==>  (A20 == EFL_2)
(EFL == 70)  ==>  (A20 > EFL_9)
(EFL == 70)  ==>  (A20 > orig(EFL_4))
(EFL == 70)  ==>  (ADDR > orig(EIP))
(EFL == 70)  ==>  (CCD <= orig(CCD))
(EFL == 70)  ==>  (CR0 == 17)
(EFL == 70)  ==>  (CR0_0 == 1)
(EFL == 70)  ==>  (CR0_0 > orig(EFL_4))
(EFL == 70)  ==>  (CR0_0 >= orig(D_SMM))
(EFL == 70)  ==>  (CS < DS)
(EFL == 70)  ==>  (CS < GS)
(EFL == 70)  ==>  (CS < SS)
(EFL == 70)  ==>  (CS one of { "000800000000ffffffff00c09b00", "000800000000ffffffff00cf9b00" })
(EFL == 70)  ==>  (DS one of { "001000000000ffffffff00c09300", "001000000000ffffffff00cf9300" })
(EFL == 70)  ==>  (D_EFL_2 <= D_EFL_6)
(EFL == 70)  ==>  (D_EFL_4 == 1)
(EFL == 70)  ==>  (D_EFL_4 > orig(EFL_4))
(EFL == 70)  ==>  (D_EFL_4 >= orig(D_SMM))
(EFL == 70)  ==>  (D_EFL_6 > orig(EFL_4))
(EFL == 70)  ==>  (D_EFL_6 one of { 1, 2 })
(EFL == 70)  ==>  (EBX != ECX)
(EFL == 70)  ==>  (EBX != EDX)
(EFL == 70)  ==>  (EBX != orig(EAX))
(EFL == 70)  ==>  (EBX != orig(ECX))
(EFL == 70)  ==>  (EDX >= orig(ECX))
(EFL == 70)  ==>  (EFL >= orig(EFL))
(EFL == 70)  ==>  (EFL_2 == 1)
(EFL == 70)  ==>  (EFL_2 > EFL_9)
(EFL == 70)  ==>  (EFL_2 > orig(EFL_4))
(EFL == 70)  ==>  (EFL_2 >= orig(D_SMM))
(EFL == 70)  ==>  (EFL_6 >= orig(EFL_2))
(EFL == 70)  ==>  (EFL_9 < CR0_0)
(EFL == 70)  ==>  (EFL_9 < D_EFL_2)
(EFL == 70)  ==>  (EFL_9 < D_EFL_4)
(EFL == 70)  ==>  (EFL_9 < D_EFL_6)
(EFL == 70)  ==>  (EFL_9 <= orig(EFL_2))
(EFL == 70)  ==>  (EFL_9 <= orig(EFL_6))
(EFL == 70)  ==>  (EFL_9 == 0)
(EFL == 70)  ==>  (EIP > orig(EIP))
(EFL == 70)  ==>  (ES == DS)
(EFL == 70)  ==>  (ES == GS)
(EFL == 70)  ==>  (ES == SS)
(EFL == 70)  ==>  (ES == orig(ES))
(EFL == 70)  ==>  (ES > CS)
(EFL == 70)  ==>  (ES one of { "001000000000ffffffff00c09300", "001000000000ffffffff00cf9300" })
(EFL == 70)  ==>  (GDT == "000f5e8000000037")
(EFL == 70)  ==>  (GS one of { "001000000000ffffffff00c09300", "001000000000ffffffff00cf9300" })
(EFL == 70)  ==>  (IDT == "000f5ebe00000000")
(EFL == 70)  ==>  (II < CR0_0)
(EFL == 70)  ==>  (II < D_EFL_4)
(EFL == 70)  ==>  (II < EFL_2)
(EFL == 70)  ==>  (II == EFL_9)
(EFL == 70)  ==>  (II == orig(EFL_4))
(EFL == 70)  ==>  (SMM >= EFL_9)
(EFL == 70)  ==>  (SMM >= orig(EFL_4))
(EFL == 70)  ==>  (SMM one of { 0, 1 })
(EFL == 70)  ==>  (SS one of { "001000000000ffffffff00c09300", "001000000000ffffffff00cf9300" })
(EFL == 70)  ==>  (orig(ADDR) > orig(EIP))
(EFL == 70)  ==>  (orig(D_SMM) one of { 0, 1 })
(EFL == 70)  ==>  (orig(EFL) one of { 2, 6, 70 })
(EFL == 70)  ==>  (orig(EFL_2) >= orig(EFL_4))
(EFL == 70)  ==>  (orig(EFL_4) <= orig(EFL_6))
(EFL == 70)  ==>  (orig(EFL_4) == 0)
(EFL == 70)  ==>  (orig(EFL_6) one of { 0, 1 })
(EFL == 70)  ==>  (orig(ES) one of { "001000000000ffffffff00c09300", "001000000000ffffffff00cf9300" })
(EFL one of { 2, 6, 514 })  <==>  (A20 > EFL_6)
(EFL one of { 2, 6, 514 })  <==>  (EFL_6 < orig(D_SMM))
(EFL one of { 2, 6, 514 })  <==>  (EFL_6 <= EFL_9)
(EFL one of { 2, 6, 514 })  <==>  (EFL_6 <= orig(EFL_4))
(EFL one of { 2, 6, 514 })  <==>  (EFL_6 == 0)
(EFL one of { 2, 6, 514 })  <==>  (II == EFL_6)
(EFL one of { 2, 6, 514 })  ==>  (A20 == D_EFL_6)
(EFL one of { 2, 6, 514 })  ==>  (A20 == orig(D_SMM))
(EFL one of { 2, 6, 514 })  ==>  (A20 > SMM)
(EFL one of { 2, 6, 514 })  ==>  (A20 > orig(EFL_6))
(EFL one of { 2, 6, 514 })  ==>  (CCS >= orig(CCS))
(EFL one of { 2, 6, 514 })  ==>  (CR0 one of { 16, 17 })
(EFL one of { 2, 6, 514 })  ==>  (CR0_0 <= orig(D_SMM))
(EFL one of { 2, 6, 514 })  ==>  (CR0_0 one of { 0, 1 })
(EFL one of { 2, 6, 514 })  ==>  (CS one of { "000800000000ffffffff00cf9b00", "c980000c9800ffffffff00809b00" })
(EFL one of { 2, 6, 514 })  ==>  (DS one of { "001000000000ffffffff00cf9300", "c980000c9800ffffffff00809300" })
(EFL one of { 2, 6, 514 })  ==>  (D_EFL_2 > orig(EFL_6))
(EFL one of { 2, 6, 514 })  ==>  (D_EFL_2 >= D_EFL_6)
(EFL one of { 2, 6, 514 })  ==>  (D_EFL_4 <= orig(D_SMM))
(EFL one of { 2, 6, 514 })  ==>  (D_EFL_4 one of { 0, 1 })
(EFL one of { 2, 6, 514 })  ==>  (D_EFL_6 == 1)
(EFL one of { 2, 6, 514 })  ==>  (D_EFL_6 > orig(EFL_6))
(EFL one of { 2, 6, 514 })  ==>  (EAX != EBX)
(EFL one of { 2, 6, 514 })  ==>  (EAX != orig(EDX))
(EFL one of { 2, 6, 514 })  ==>  (ECX != EDX)
(EFL one of { 2, 6, 514 })  ==>  (ECX != orig(ECX))
(EFL one of { 2, 6, 514 })  ==>  (EDX != orig(ECX))
(EFL one of { 2, 6, 514 })  ==>  (EDX <= orig(EDX))
(EFL one of { 2, 6, 514 })  ==>  (EFL <= orig(EFL))
(EFL one of { 2, 6, 514 })  ==>  (EFL_2 <= orig(D_SMM))
(EFL one of { 2, 6, 514 })  ==>  (EFL_2 one of { 0, 1 })
(EFL one of { 2, 6, 514 })  ==>  (EFL_6 < D_EFL_2)
(EFL one of { 2, 6, 514 })  ==>  (EFL_6 < D_EFL_6)
(EFL one of { 2, 6, 514 })  ==>  (EFL_6 <= orig(EFL_2))
(EFL one of { 2, 6, 514 })  ==>  (EFL_9 >= orig(EFL_6))
(EFL one of { 2, 6, 514 })  ==>  (EFL_9 one of { 0, 1 })
(EFL one of { 2, 6, 514 })  ==>  (ES one of { "000000000000ffffffff00809300", "001000000000ffffffff00cf9300", "f5a3000f5a30ffffffff00809300" })
(EFL one of { 2, 6, 514 })  ==>  (GDT one of { "0000000000000000", "000f5e8000000037" })
(EFL one of { 2, 6, 514 })  ==>  (GS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300", "c980000c9800ffffffff00809300" })
(EFL one of { 2, 6, 514 })  ==>  (IDT one of { "00000000000003ff", "000f5ebe00000000" })
(EFL one of { 2, 6, 514 })  ==>  (II < orig(D_SMM))
(EFL one of { 2, 6, 514 })  ==>  (II == SMM)
(EFL one of { 2, 6, 514 })  ==>  (II == orig(EFL_6))
(EFL one of { 2, 6, 514 })  ==>  (SMM < D_EFL_2)
(EFL one of { 2, 6, 514 })  ==>  (SMM < D_EFL_6)
(EFL one of { 2, 6, 514 })  ==>  (SMM < orig(D_SMM))
(EFL one of { 2, 6, 514 })  ==>  (SMM <= EFL_9)
(EFL one of { 2, 6, 514 })  ==>  (SMM <= orig(EFL_2))
(EFL one of { 2, 6, 514 })  ==>  (SMM <= orig(EFL_4))
(EFL one of { 2, 6, 514 })  ==>  (SMM == 0)
(EFL one of { 2, 6, 514 })  ==>  (SS one of { "000000000000ffffffff00809300", "001000000000ffffffff00cf9300" })
(EFL one of { 2, 6, 514 })  ==>  (orig(D_SMM) == 1)
(EFL one of { 2, 6, 514 })  ==>  (orig(ECX) != orig(EDX))
(EFL one of { 2, 6, 514 })  ==>  (orig(EDX) % EDX == 0)
(EFL one of { 2, 6, 514 })  ==>  (orig(EFL) % EFL == 0)
(EFL one of { 2, 6, 514 })  ==>  (orig(EFL_4) >= orig(EFL_6))
(EFL one of { 2, 6, 514 })  ==>  (orig(EFL_4) one of { 0, 1 })
(EFL one of { 2, 6, 514 })  ==>  (orig(EFL_6) < orig(D_SMM))
(EFL one of { 2, 6, 514 })  ==>  (orig(EFL_6) == 0)
(EFL one of { 2, 6, 514 })  ==>  (orig(ES) one of { "001000000000ffffffff00cf9300", "f5a3000f5a30ffffffff00809300" })
EAX >= -1
EBX >= -1
ECX >= 0
EFL >= 2
CPL == 0
II == 0
A20 == 1
SMM one of { 0, 1 }
CS one of { "000800000000ffffffff00c09b00", "000800000000ffffffff00cf9b00", "c980000c9800ffffffff00809b00" }
SS one of { "000000000000ffffffff00809300", "001000000000ffffffff00c09300", "001000000000ffffffff00cf9300" }
DS one of { "001000000000ffffffff00c09300", "001000000000ffffffff00cf9300", "c980000c9800ffffffff00809300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
CR0_0 one of { 0, 1 }
D_EFL_2 one of { 1, 2 }
D_EFL_4 one of { 0, 1 }
D_EFL_6 one of { 1, 2 }
ADDR > EIP
ADDR >= orig(ADDR)
ADDR != orig(EIP)
EAX != ECX
EAX != EDX
EAX != orig(EBX)
EAX != orig(ECX)
EBX != orig(EDX)
ECX != orig(EAX)
ECX != orig(EBX)
ECX != orig(EDX)
EDX != orig(EAX)
EDX != orig(EBX)
EIP <= orig(ADDR)
II <= SMM
II <= EFL_2
II <= EFL_6
II <= EFL_9
II <= CR0_0
II < D_EFL_2
II <= D_EFL_4
II < D_EFL_6
II <= orig(EFL_2)
II <= orig(EFL_4)
II <= orig(EFL_6)
II <= orig(D_SMM)
A20 >= SMM
A20 >= EFL_2
A20 >= EFL_6
A20 >= EFL_9
A20 >= CR0_0
A20 <= D_EFL_2
A20 >= D_EFL_4
A20 <= D_EFL_6
A20 >= orig(EFL_2)
A20 >= orig(EFL_4)
A20 >= orig(EFL_6)
A20 >= orig(D_SMM)
SMM <= EFL_2
SMM <= EFL_6
SMM <= CR0_0
SMM <= D_EFL_2
SMM <= D_EFL_4
SMM <= D_EFL_6
SMM <= orig(D_SMM)
ES != CS
ES >= SS
ES > LDT
ES > TR
ES <= orig(ES)
CS != SS
CS != DS
CS != GS
CS > LDT
CS > TR
CS < orig(ES)
SS <= DS
SS > LDT
SS > TR
SS <= orig(ES)
DS >= GS
DS > LDT
DS > TR
DS <= orig(ES)
GS > LDT
GS > TR
GS <= orig(ES)
LDT < TR
LDT < orig(ES)
TR < orig(ES)
GDT < IDT
EFL_2 >= EFL_6
EFL_2 <= CR0_0
EFL_2 <= D_EFL_2
EFL_2 <= D_EFL_6
EFL_2 >= orig(EFL_2)
EFL_2 >= orig(EFL_4)
EFL_2 >= orig(EFL_6)
EFL_6 <= CR0_0
EFL_6 <= D_EFL_2
EFL_6 <= D_EFL_4
EFL_6 <= D_EFL_6
EFL_6 >= orig(EFL_6)
EFL_9 != CR0_0
EFL_9 <= D_EFL_2
EFL_9 <= D_EFL_4
EFL_9 <= D_EFL_6
EFL_9 <= orig(D_SMM)
CR0_0 <= D_EFL_2
CR0_0 <= D_EFL_6
CR0_0 >= orig(EFL_2)
CR0_0 >= orig(EFL_4)
CR0_0 >= orig(EFL_6)
D_EFL_2 >= D_EFL_4
D_EFL_2 >= orig(EFL_2)
D_EFL_2 > orig(EFL_4)
D_EFL_2 >= orig(EFL_6)
D_EFL_2 >= orig(D_SMM)
D_EFL_4 <= D_EFL_6
D_EFL_4 >= orig(EFL_2)
D_EFL_4 != orig(EFL_4)
D_EFL_4 >= orig(EFL_6)
D_EFL_6 >= orig(EFL_2)
D_EFL_6 >= orig(EFL_4)
D_EFL_6 >= orig(EFL_6)
D_EFL_6 >= orig(D_SMM)
===========================================================================
..movsl():::EXIT;condition="EFL_6==0"
II == SMM
II == EFL_6
II == orig(SMM)
II == orig(EFL_6)
A20 == D_EFL_6
A20 == orig(D_SMM)
EFL one of { 2, 6, 514 }
ES one of { "000000000000ffffffff00809300", "001000000000ffffffff00cf9300", "f5a3000f5a30ffffffff00809300" }
CS one of { "000800000000ffffffff00cf9b00", "c980000c9800ffffffff00809b00" }
SS one of { "000000000000ffffffff00809300", "001000000000ffffffff00cf9300" }
DS one of { "001000000000ffffffff00cf9300", "c980000c9800ffffffff00809300" }
GS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300", "c980000c9800ffffffff00809300" }
EAX != EBX
EAX != orig(EDX)
ECX != EDX
ECX != orig(ECX)
EDX != orig(ECX)
EDX <= orig(EDX)
orig(EDX) % EDX == 0
EFL <= orig(EFL)
orig(EFL) % EFL == 0
CCS >= orig(CCS)
===========================================================================
..movsl():::EXIT;condition="not(EFL_6==0)"
II == EFL_9
II == orig(EFL_4)
II == orig(EFL_9)
A20 == EFL_2
A20 == EFL_6
A20 == CR0_0
A20 == D_EFL_4
A20 == orig(CR0_0)
ES == SS
ES == DS
ES == FS
ES == GS
ES == orig(ES)
ES == orig(SS)
ES == orig(DS)
ES == orig(FS)
ES == orig(GS)
EFL == 70
ES one of { "001000000000ffffffff00c09300", "001000000000ffffffff00cf9300" }
CS one of { "000800000000ffffffff00c09b00", "000800000000ffffffff00cf9b00" }
GDT == "000f5e8000000037"
IDT == "000f5ebe00000000"
CR0 == 17
CCD == 0
ADDR > orig(EIP)
EBX != ECX
EBX != EDX
EBX != orig(EAX)
EBX != orig(ECX)
EDX >= orig(ECX)
EIP > orig(EIP)
EFL >= orig(EFL)
ES > CS
CCD <= orig(CCD)
D_EFL_2 <= D_EFL_6
===========================================================================
..movsl():::EXIT;condition="not(D_EFL_6==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == HLT
II == EFL_4
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(HLT)
II == orig(EFL_8)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
SMM == orig(SMM)
CS == orig(CS)
SS == FS
SS == orig(SS)
SS == orig(FS)
DS == orig(DS)
GS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_9 == orig(EFL_9)
CR0_0 == orig(CR0_0)
EAX >= -1
EBX >= -1
ECX >= 0
EFL >= 2
CPL == 0
II == 0
A20 == 1
SMM one of { 0, 1 }
CS one of { "000800000000ffffffff00c09b00", "000800000000ffffffff00cf9b00", "c980000c9800ffffffff00809b00" }
SS one of { "000000000000ffffffff00809300", "001000000000ffffffff00c09300", "001000000000ffffffff00cf9300" }
DS one of { "001000000000ffffffff00c09300", "001000000000ffffffff00cf9300", "c980000c9800ffffffff00809300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
CR0_0 one of { 0, 1 }
D_EFL_2 one of { 1, 2 }
D_EFL_4 one of { 0, 1 }
D_EFL_6 one of { 1, 2 }
ADDR > EIP
ADDR >= orig(ADDR)
ADDR != orig(EIP)
EAX != ECX
EAX != EDX
EAX != orig(EBX)
EAX != orig(ECX)
EBX != orig(EDX)
ECX != orig(EAX)
ECX != orig(EBX)
ECX != orig(EDX)
EDX != orig(EAX)
EDX != orig(EBX)
EIP <= orig(ADDR)
II <= SMM
II <= EFL_2
II <= EFL_6
II <= EFL_9
II <= CR0_0
II < D_EFL_2
II <= D_EFL_4
II < D_EFL_6
II <= orig(EFL_2)
II <= orig(EFL_4)
II <= orig(EFL_6)
II <= orig(D_SMM)
A20 >= SMM
A20 >= EFL_2
A20 >= EFL_6
A20 >= EFL_9
A20 >= CR0_0
A20 <= D_EFL_2
A20 >= D_EFL_4
A20 <= D_EFL_6
A20 >= orig(EFL_2)
A20 >= orig(EFL_4)
A20 >= orig(EFL_6)
A20 >= orig(D_SMM)
SMM <= EFL_2
SMM <= EFL_6
SMM <= CR0_0
SMM <= D_EFL_2
SMM <= D_EFL_4
SMM <= D_EFL_6
SMM <= orig(D_SMM)
ES != CS
ES >= SS
ES > LDT
ES > TR
ES <= orig(ES)
CS != SS
CS != DS
CS != GS
CS > LDT
CS > TR
CS < orig(ES)
SS <= DS
SS > LDT
SS > TR
SS <= orig(ES)
DS >= GS
DS > LDT
DS > TR
DS <= orig(ES)
GS > LDT
GS > TR
GS <= orig(ES)
LDT < TR
LDT < orig(ES)
TR < orig(ES)
GDT < IDT
EFL_2 >= EFL_6
EFL_2 <= CR0_0
EFL_2 <= D_EFL_2
EFL_2 <= D_EFL_6
EFL_2 >= orig(EFL_2)
EFL_2 >= orig(EFL_4)
EFL_2 >= orig(EFL_6)
EFL_6 <= CR0_0
EFL_6 <= D_EFL_2
EFL_6 <= D_EFL_4
EFL_6 <= D_EFL_6
EFL_6 >= orig(EFL_6)
EFL_9 != CR0_0
EFL_9 <= D_EFL_2
EFL_9 <= D_EFL_4
EFL_9 <= D_EFL_6
EFL_9 <= orig(D_SMM)
CR0_0 <= D_EFL_2
CR0_0 <= D_EFL_6
CR0_0 >= orig(EFL_2)
CR0_0 >= orig(EFL_4)
CR0_0 >= orig(EFL_6)
D_EFL_2 >= D_EFL_4
D_EFL_2 >= orig(EFL_2)
D_EFL_2 > orig(EFL_4)
D_EFL_2 >= orig(EFL_6)
D_EFL_2 >= orig(D_SMM)
D_EFL_4 <= D_EFL_6
D_EFL_4 >= orig(EFL_2)
D_EFL_4 != orig(EFL_4)
D_EFL_4 >= orig(EFL_6)
D_EFL_6 >= orig(EFL_2)
D_EFL_6 >= orig(EFL_4)
D_EFL_6 >= orig(EFL_6)
D_EFL_6 >= orig(D_SMM)
===========================================================================
..movsw():::ENTER
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_4
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_0
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == EFL_2
A20 == EFL_6
A20 == EFL_9
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
ES == SS
ES == DS
ES == FS
ES == GS
ADDR == 32089
EAX == 0
EBX one of { 127, 28672 }
ECX == 6578533
EDX == 128
EIP one of { 31943, 32073 }
EFL == 582
CPL == 0
II == 0
A20 == 1
ES == "0000000000000000ffff00009300"
CS == "0000000000000000ffff00009b00"
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "0000000000000000"
IDT == "00000000000003ff"
CR0 == 16
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS == 68
CCD == 64920
CC0 == 0
EFER == 0
===========================================================================
..movsw():::ENTER;condition="not(EFL_6==0)"
===========================================================================
..movsw():::ENTER;condition="not(D_EFL_6==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_4
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_0
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == EFL_2
A20 == EFL_6
A20 == EFL_9
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
ES == SS
ES == DS
ES == FS
ES == GS
ADDR == 32089
EAX == 0
EBX one of { 127, 28672 }
ECX == 6578533
EDX == 128
EIP one of { 31943, 32073 }
EFL == 582
CPL == 0
II == 0
A20 == 1
ES == "0000000000000000ffff00009300"
CS == "0000000000000000ffff00009b00"
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "0000000000000000"
IDT == "00000000000003ff"
CR0 == 16
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS == 68
CCD == 64920
CC0 == 0
EFER == 0
===========================================================================
..movsw():::EXIT
EAX == orig(EAX)
EDX == orig(EDX)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_4
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_0
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_4)
II == orig(EFL_8)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_0)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == EFL_2
A20 == EFL_6
A20 == EFL_9
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(EFL_2)
A20 == orig(EFL_6)
A20 == orig(EFL_9)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
CS == orig(CS)
SS == FS
SS == GS
SS == orig(ES)
SS == orig(SS)
SS == orig(DS)
SS == orig(FS)
SS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
ADDR one of { 32089, 32091 }
EAX == 0
EBX == 28672
ECX one of { 6553854, 6578533 }
EDX == 128
EIP one of { 32073, 32089 }
EFL == 582
CPL == 0
II == 0
A20 == 1
ES one of { "0000000000000000ffff00009300", "0800000080000000ffff00009300" }
CS == "0000000000000000ffff00009b00"
SS == "0000000000000000ffff00009300"
DS one of { "0000000000000000ffff00009300", "7000000700000000ffff00009300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "0000000000000000"
IDT == "00000000000003ff"
CR0 == 16
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS == 68
CCD == 64920
CC0 == 0
EFER == 0
===========================================================================
..movsw():::EXIT;condition="not(EFL_6==0)"
===========================================================================
..movsw():::EXIT;condition="not(D_EFL_6==0)"
EAX == orig(EAX)
EDX == orig(EDX)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_4
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_0
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_4)
II == orig(EFL_8)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_0)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == EFL_2
A20 == EFL_6
A20 == EFL_9
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(EFL_2)
A20 == orig(EFL_6)
A20 == orig(EFL_9)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
CS == orig(CS)
SS == FS
SS == GS
SS == orig(ES)
SS == orig(SS)
SS == orig(DS)
SS == orig(FS)
SS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
ADDR one of { 32089, 32091 }
EAX == 0
EBX == 28672
ECX one of { 6553854, 6578533 }
EDX == 128
EIP one of { 32073, 32089 }
EFL == 582
CPL == 0
II == 0
A20 == 1
ES one of { "0000000000000000ffff00009300", "0800000080000000ffff00009300" }
CS == "0000000000000000ffff00009b00"
SS == "0000000000000000ffff00009300"
DS one of { "0000000000000000ffff00009300", "7000000700000000ffff00009300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "0000000000000000"
IDT == "00000000000003ff"
CR0 == 16
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS == 68
CCD == 64920
CC0 == 0
EFER == 0
===========================================================================
..movw():::ENTER
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
SMM == HLT
SMM == EFL_8
SMM == EFL_13
SMM == CR0_1
SMM == CR0_2
SMM == CR0_3
SMM == CR0_5
SMM == CR0_7
SMM == CR0_18
SMM == CR0_20
SMM == CR4_6
SMM == CR4_8
SMM == CR4_9
SMM == CR4_11
SMM == CR4_12
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II one of { 0, 1 }
A20 == 1
SMM == 0
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
IDT one of { "00000000000003ff", "000000000000ffff", "000f5ebe00000000" }
CR0 one of { 16, 17, 1610612752 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
EFL_11 one of { 0, 1 }
CR0_0 one of { 0, 1 }
D_SMM one of { 0, 1 }
ADDR != EIP
II <= A20
II >= SMM
II <= D_SMM
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= EFL_11
A20 >= CR0_0
A20 >= D_SMM
SMM <= EFL_2
SMM <= EFL_4
SMM <= EFL_6
SMM <= EFL_9
SMM <= EFL_11
SMM <= CR0_0
SMM <= D_SMM
ES != CS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != DS
CS != FS
CS != GS
CS > LDT
CS > TR
SS <= DS
SS >= FS
SS > LDT
SS > TR
DS >= FS
DS > LDT
DS > TR
FS <= GS
FS > LDT
FS > TR
GS > LDT
GS > TR
LDT < TR
EFL_2 >= EFL_6
EFL_2 <= D_SMM
EFL_4 <= D_SMM
EFL_6 <= D_SMM
EFL_9 >= EFL_11
EFL_9 <= D_SMM
EFL_11 <= D_SMM
===========================================================================
..movw():::ENTER;condition="EFL_6==0"
SMM == EFL_6
GDT one of { "0000000000000000", "0000910800000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
GDT != IDT
===========================================================================
..movw():::ENTER;condition="not(EFL_6==0)"
A20 == D_SMM
SMM == EFL_4
SMM == EFL_11
EFL_2 == EFL_6
EFL one of { 2, 70, 582 }
II <= EFL_2
EFL_2 >= EFL_9
EFL_2 >= CR0_0
===========================================================================
..movw():::ENTER;condition="not(D_EFL_6==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
SMM == HLT
SMM == EFL_8
SMM == EFL_13
SMM == CR0_1
SMM == CR0_2
SMM == CR0_3
SMM == CR0_5
SMM == CR0_7
SMM == CR0_18
SMM == CR0_20
SMM == CR4_6
SMM == CR4_8
SMM == CR4_9
SMM == CR4_11
SMM == CR4_12
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II one of { 0, 1 }
A20 == 1
SMM == 0
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
IDT one of { "00000000000003ff", "000000000000ffff", "000f5ebe00000000" }
CR0 one of { 16, 17, 1610612752 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
EFL_11 one of { 0, 1 }
CR0_0 one of { 0, 1 }
D_SMM one of { 0, 1 }
ADDR != EIP
II <= A20
II >= SMM
II <= D_SMM
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= EFL_11
A20 >= CR0_0
A20 >= D_SMM
SMM <= EFL_2
SMM <= EFL_4
SMM <= EFL_6
SMM <= EFL_9
SMM <= EFL_11
SMM <= CR0_0
SMM <= D_SMM
ES != CS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != DS
CS != FS
CS != GS
CS > LDT
CS > TR
SS <= DS
SS >= FS
SS > LDT
SS > TR
DS >= FS
DS > LDT
DS > TR
FS <= GS
FS > LDT
FS > TR
GS > LDT
GS > TR
LDT < TR
EFL_2 >= EFL_6
EFL_2 <= D_SMM
EFL_4 <= D_SMM
EFL_6 <= D_SMM
EFL_9 >= EFL_11
EFL_9 <= D_SMM
EFL_11 <= D_SMM
===========================================================================
..movw():::EXIT
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_8
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
SMM == HLT
SMM == EFL_8
SMM == EFL_13
SMM == CR0_1
SMM == CR0_2
SMM == CR0_3
SMM == CR0_5
SMM == CR0_7
SMM == CR0_18
SMM == CR0_20
SMM == CR4_6
SMM == CR4_8
SMM == CR4_9
SMM == CR4_11
SMM == CR4_12
SMM == orig(SMM)
SMM == orig(HLT)
SMM == orig(EFL_8)
SMM == orig(EFL_13)
SMM == orig(CR0_1)
SMM == orig(CR0_2)
SMM == orig(CR0_3)
SMM == orig(CR0_5)
SMM == orig(CR0_7)
SMM == orig(CR0_18)
SMM == orig(CR0_20)
SMM == orig(CR4_6)
SMM == orig(CR4_8)
SMM == orig(CR4_9)
SMM == orig(CR4_11)
SMM == orig(CR4_12)
ES == orig(ES)
FS == orig(FS)
GS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_11 == orig(EFL_11)
CR0_0 == orig(CR0_0)
D_SMM == orig(D_SMM)
(EFL_6 == 0)  <==>  (A20 > EFL_6)
(EFL_6 == 0)  <==>  (EFL_4 >= EFL_6)
(EFL_6 == 0)  <==>  (EFL_6 < D_EFL_9)
(EFL_6 == 0)  <==>  (EFL_6 <= EFL_11)
(EFL_6 == 0)  <==>  (EFL_6 <= orig(EFL_4))
(EFL_6 == 0)  <==>  (SMM == EFL_6)
(EFL_6 == 0)  ==>  (A20 == D_EFL_6)
(EFL_6 == 0)  ==>  (A20 == D_EFL_9)
(EFL_6 == 0)  ==>  (A20 > orig(EFL_6))
(EFL_6 == 0)  ==>  (CR0 one of { 16, 17 })
(EFL_6 == 0)  ==>  (CR0_0 >= orig(EFL_6))
(EFL_6 == 0)  ==>  (D_EFL_2 one of { 0, 1, 2 })
(EFL_6 == 0)  ==>  (D_EFL_4 <= D_EFL_9)
(EFL_6 == 0)  ==>  (D_EFL_4 one of { 0, 1 })
(EFL_6 == 0)  ==>  (D_EFL_6 == 1)
(EFL_6 == 0)  ==>  (D_EFL_6 > orig(EFL_6))
(EFL_6 == 0)  ==>  (D_EFL_9 == 1)
(EFL_6 == 0)  ==>  (D_EFL_9 > orig(EFL_6))
(EFL_6 == 0)  ==>  (D_EFL_9 >= D_SMM)
(EFL_6 == 0)  ==>  (D_EFL_9 >= orig(EFL_2))
(EFL_6 == 0)  ==>  (D_EFL_9 >= orig(EFL_9))
(EFL_6 == 0)  ==>  (D_SMM one of { 0, 1 })
(EFL_6 == 0)  ==>  (EFL >= 2)
(EFL_6 == 0)  ==>  (EFL_11 >= orig(EFL_6))
(EFL_6 == 0)  ==>  (EFL_11 one of { 0, 1 })
(EFL_6 == 0)  ==>  (EFL_2 <= D_EFL_9)
(EFL_6 == 0)  ==>  (EFL_2 one of { 0, 1 })
(EFL_6 == 0)  ==>  (EFL_4 >= orig(EFL_6))
(EFL_6 == 0)  ==>  (EFL_4 one of { 0, 1 })
(EFL_6 == 0)  ==>  (EFL_6 < D_EFL_6)
(EFL_6 == 0)  ==>  (EFL_6 <= CR0_0)
(EFL_6 == 0)  ==>  (EFL_6 <= EFL_9)
(EFL_6 == 0)  ==>  (EFL_6 <= orig(EFL_2))
(EFL_6 == 0)  ==>  (EFL_6 <= orig(EFL_9))
(EFL_6 == 0)  ==>  (EFL_6 <= orig(II))
(EFL_6 == 0)  ==>  (EFL_9 == orig(EFL_9))
(EFL_6 == 0)  ==>  (EFL_9 >= orig(EFL_6))
(EFL_6 == 0)  ==>  (EIP != orig(ADDR))
(EFL_6 == 0)  ==>  (GDT != IDT)
(EFL_6 == 0)  ==>  (GDT one of { "0000000000000000", "0000910800000027", "000f5e8000000037" })
(EFL_6 == 0)  ==>  (IDT one of { "00000000000003ff", "000f5ebe00000000" })
(EFL_6 == 0)  ==>  (II <= D_EFL_9)
(EFL_6 == 0)  ==>  (II >= EFL_6)
(EFL_6 == 0)  ==>  (II >= orig(EFL_6))
(EFL_6 == 0)  ==>  (II >= orig(II))
(EFL_6 == 0)  ==>  (SMM < D_EFL_9)
(EFL_6 == 0)  ==>  (SMM == orig(EFL_6))
(EFL_6 == 0)  ==>  (orig(EFL_4) >= orig(EFL_6))
(EFL_6 == 0)  ==>  (orig(EFL_4) one of { 0, 1 })
(EFL_6 == 0)  ==>  (orig(EFL_6) <= orig(EFL_9))
(EFL_6 == 0)  ==>  (orig(EFL_6) == 0)
(EFL_6 == 0)  ==>  (orig(II) >= orig(EFL_6))
(EFL_6 == 1)  <==>  (A20 == EFL_6)
(EFL_6 == 1)  <==>  (EFL_4 < EFL_6)
(EFL_6 == 1)  <==>  (EFL_6 > EFL_11)
(EFL_6 == 1)  <==>  (EFL_6 > orig(EFL_4))
(EFL_6 == 1)  <==>  (EFL_6 >= D_EFL_9)
(EFL_6 == 1)  <==>  (SMM < EFL_6)
(EFL_6 == 1)  ==>  (A20 <= D_EFL_2)
(EFL_6 == 1)  ==>  (A20 == D_EFL_4)
(EFL_6 == 1)  ==>  (A20 == D_SMM)
(EFL_6 == 1)  ==>  (A20 == EFL_2)
(EFL_6 == 1)  ==>  (A20 > EFL_11)
(EFL_6 == 1)  ==>  (A20 > EFL_4)
(EFL_6 == 1)  ==>  (A20 > orig(EFL_4))
(EFL_6 == 1)  ==>  (CCD == orig(CCD))
(EFL_6 == 1)  ==>  (CCS == orig(CCS))
(EFL_6 == 1)  ==>  (CR0 one of { 16, 17, 1610612752 })
(EFL_6 == 1)  ==>  (CR0_0 <= D_SMM)
(EFL_6 == 1)  ==>  (CR0_0 <= orig(EFL_2))
(EFL_6 == 1)  ==>  (CR0_0 <= orig(EFL_6))
(EFL_6 == 1)  ==>  (CR0_0 >= orig(EFL_4))
(EFL_6 == 1)  ==>  (CS == orig(CS))
(EFL_6 == 1)  ==>  (DS == orig(DS))
(EFL_6 == 1)  ==>  (D_EFL_2 == D_EFL_6)
(EFL_6 == 1)  ==>  (D_EFL_2 > orig(EFL_4))
(EFL_6 == 1)  ==>  (D_EFL_2 >= D_EFL_9)
(EFL_6 == 1)  ==>  (D_EFL_2 >= D_SMM)
(EFL_6 == 1)  ==>  (D_EFL_2 >= orig(EFL_2))
(EFL_6 == 1)  ==>  (D_EFL_2 one of { 1, 2 })
(EFL_6 == 1)  ==>  (D_EFL_4 == 1)
(EFL_6 == 1)  ==>  (D_EFL_4 > orig(EFL_4))
(EFL_6 == 1)  ==>  (D_EFL_4 >= D_EFL_9)
(EFL_6 == 1)  ==>  (D_EFL_4 >= orig(EFL_2))
(EFL_6 == 1)  ==>  (D_EFL_6 > orig(EFL_4))
(EFL_6 == 1)  ==>  (D_EFL_6 one of { 1, 2 })
(EFL_6 == 1)  ==>  (D_EFL_9 <= D_SMM)
(EFL_6 == 1)  ==>  (D_EFL_9 one of { 0, 1 })
(EFL_6 == 1)  ==>  (D_SMM == 1)
(EFL_6 == 1)  ==>  (D_SMM > orig(EFL_4))
(EFL_6 == 1)  ==>  (EAX <= orig(EAX))
(EFL_6 == 1)  ==>  (EFL one of { 70, 582 })
(EFL_6 == 1)  ==>  (EFL_11 < D_EFL_2)
(EFL_6 == 1)  ==>  (EFL_11 < D_EFL_4)
(EFL_6 == 1)  ==>  (EFL_11 < D_EFL_6)
(EFL_6 == 1)  ==>  (EFL_11 < D_SMM)
(EFL_6 == 1)  ==>  (EFL_11 <= CR0_0)
(EFL_6 == 1)  ==>  (EFL_11 <= orig(EFL_2))
(EFL_6 == 1)  ==>  (EFL_11 <= orig(EFL_6))
(EFL_6 == 1)  ==>  (EFL_11 <= orig(II))
(EFL_6 == 1)  ==>  (EFL_11 == 0)
(EFL_6 == 1)  ==>  (EFL_2 == 1)
(EFL_6 == 1)  ==>  (EFL_2 > EFL_11)
(EFL_6 == 1)  ==>  (EFL_2 > EFL_4)
(EFL_6 == 1)  ==>  (EFL_2 > orig(EFL_4))
(EFL_6 == 1)  ==>  (EFL_2 >= CR0_0)
(EFL_6 == 1)  ==>  (EFL_2 >= D_EFL_9)
(EFL_6 == 1)  ==>  (EFL_2 >= EFL_9)
(EFL_6 == 1)  ==>  (EFL_2 >= orig(EFL_2))
(EFL_6 == 1)  ==>  (EFL_2 >= orig(EFL_9))
(EFL_6 == 1)  ==>  (EFL_2 >= orig(II))
(EFL_6 == 1)  ==>  (EFL_4 < D_EFL_2)
(EFL_6 == 1)  ==>  (EFL_4 < D_EFL_4)
(EFL_6 == 1)  ==>  (EFL_4 < D_EFL_6)
(EFL_6 == 1)  ==>  (EFL_4 < D_SMM)
(EFL_6 == 1)  ==>  (EFL_4 <= CR0_0)
(EFL_6 == 1)  ==>  (EFL_4 <= EFL_9)
(EFL_6 == 1)  ==>  (EFL_4 <= orig(EFL_2))
(EFL_6 == 1)  ==>  (EFL_4 <= orig(EFL_6))
(EFL_6 == 1)  ==>  (EFL_4 <= orig(EFL_9))
(EFL_6 == 1)  ==>  (EFL_4 <= orig(II))
(EFL_6 == 1)  ==>  (EFL_4 == 0)
(EFL_6 == 1)  ==>  (EFL_6 >= CR0_0)
(EFL_6 == 1)  ==>  (EFL_6 >= EFL_9)
(EFL_6 == 1)  ==>  (EFL_6 >= orig(EFL_2))
(EFL_6 == 1)  ==>  (EFL_6 >= orig(EFL_9))
(EFL_6 == 1)  ==>  (EFL_6 >= orig(II))
(EFL_6 == 1)  ==>  (EFL_9 <= orig(EFL_2))
(EFL_6 == 1)  ==>  (EFL_9 <= orig(EFL_6))
(EFL_6 == 1)  ==>  (EFL_9 >= orig(EFL_4))
(EFL_6 == 1)  ==>  (IDT one of { "00000000000003ff", "000000000000ffff", "000f5ebe00000000" })
(EFL_6 == 1)  ==>  (II <= EFL_2)
(EFL_6 == 1)  ==>  (II <= EFL_6)
(EFL_6 == 1)  ==>  (II >= EFL_11)
(EFL_6 == 1)  ==>  (II >= EFL_4)
(EFL_6 == 1)  ==>  (II >= orig(EFL_4))
(EFL_6 == 1)  ==>  (SMM < D_EFL_2)
(EFL_6 == 1)  ==>  (SMM < D_EFL_4)
(EFL_6 == 1)  ==>  (SMM < D_SMM)
(EFL_6 == 1)  ==>  (SMM < EFL_2)
(EFL_6 == 1)  ==>  (SMM == EFL_11)
(EFL_6 == 1)  ==>  (SMM == EFL_4)
(EFL_6 == 1)  ==>  (SMM == orig(EFL_4))
(EFL_6 == 1)  ==>  (SS == orig(SS))
(EFL_6 == 1)  ==>  (orig(EFL) one of { 2, 70, 582 })
(EFL_6 == 1)  ==>  (orig(EFL_2) == orig(EFL_6))
(EFL_6 == 1)  ==>  (orig(EFL_2) >= orig(EFL_4))
(EFL_6 == 1)  ==>  (orig(EFL_2) >= orig(EFL_9))
(EFL_6 == 1)  ==>  (orig(EFL_4) <= orig(EFL_6))
(EFL_6 == 1)  ==>  (orig(EFL_4) <= orig(EFL_9))
(EFL_6 == 1)  ==>  (orig(EFL_4) == 0)
(EFL_6 == 1)  ==>  (orig(EFL_6) >= orig(EFL_9))
(EFL_6 == 1)  ==>  (orig(EFL_6) one of { 0, 1 })
(EFL_6 == 1)  ==>  (orig(II) <= orig(EFL_2))
(EFL_6 == 1)  ==>  (orig(II) <= orig(EFL_6))
(EFL_6 == 1)  ==>  (orig(II) >= orig(EFL_4))
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II one of { 0, 1 }
A20 == 1
SMM == 0
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
IDT one of { "00000000000003ff", "000000000000ffff", "000f5ebe00000000" }
CR0 one of { 16, 17, 1610612752 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
EFL_11 one of { 0, 1 }
CR0_0 one of { 0, 1 }
D_EFL_2 one of { 0, 1, 2 }
D_EFL_4 one of { 0, 1 }
D_EFL_6 one of { 1, 2 }
D_EFL_9 one of { 0, 1 }
D_SMM one of { 0, 1 }
ADDR != EIP
ADDR > orig(ADDR)
ADDR != orig(EIP)
II <= A20
II >= SMM
II <= D_EFL_2
II <= D_EFL_4
II <= D_EFL_6
II <= D_SMM
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= EFL_11
A20 >= CR0_0
A20 >= D_EFL_4
A20 <= D_EFL_6
A20 >= D_EFL_9
A20 >= D_SMM
A20 >= orig(II)
A20 >= orig(EFL_2)
A20 >= orig(EFL_4)
A20 >= orig(EFL_6)
A20 >= orig(EFL_9)
SMM <= EFL_2
SMM <= EFL_4
SMM <= EFL_6
SMM <= EFL_9
SMM <= EFL_11
SMM <= CR0_0
SMM <= D_EFL_2
SMM <= D_EFL_4
SMM < D_EFL_6
SMM <= D_EFL_9
SMM <= D_SMM
SMM <= orig(II)
SMM <= orig(EFL_2)
SMM <= orig(EFL_4)
SMM <= orig(EFL_6)
SMM <= orig(EFL_9)
ES != CS
ES >= FS
ES > LDT
ES > TR
ES != orig(CS)
CS != SS
CS != DS
CS != FS
CS != GS
CS > LDT
CS > TR
CS != orig(SS)
CS != orig(DS)
SS <= DS
SS >= FS
SS > LDT
SS > TR
SS != orig(CS)
SS <= orig(SS)
SS <= orig(DS)
DS >= FS
DS > LDT
DS > TR
DS != orig(CS)
DS >= orig(SS)
DS >= orig(DS)
FS <= GS
FS > LDT
FS > TR
FS != orig(CS)
FS <= orig(SS)
FS <= orig(DS)
GS > LDT
GS > TR
GS != orig(CS)
LDT < TR
LDT < orig(CS)
LDT < orig(SS)
LDT < orig(DS)
TR < orig(CS)
TR < orig(SS)
TR < orig(DS)
CCS >= orig(CCS)
EFL_2 >= EFL_6
EFL_2 <= D_EFL_2
EFL_2 <= D_EFL_4
EFL_2 <= D_EFL_6
EFL_2 <= D_SMM
EFL_2 >= orig(EFL_6)
EFL_4 <= D_EFL_2
EFL_4 <= D_EFL_4
EFL_4 <= D_EFL_6
EFL_4 <= D_EFL_9
EFL_4 <= D_SMM
EFL_4 <= orig(EFL_4)
EFL_6 <= D_EFL_2
EFL_6 <= D_EFL_4
EFL_6 <= D_EFL_6
EFL_6 <= D_SMM
EFL_6 >= orig(EFL_6)
EFL_9 >= EFL_11
EFL_9 <= D_EFL_2
EFL_9 <= D_EFL_4
EFL_9 <= D_EFL_6
EFL_9 <= D_EFL_9
EFL_9 <= D_SMM
EFL_9 <= orig(EFL_9)
EFL_11 <= D_EFL_2
EFL_11 <= D_EFL_4
EFL_11 <= D_EFL_6
EFL_11 <= D_EFL_9
EFL_11 <= D_SMM
EFL_11 <= orig(EFL_9)
CR0_0 <= D_EFL_2
CR0_0 <= D_EFL_4
CR0_0 <= D_EFL_6
CR0_0 <= D_EFL_9
D_EFL_2 >= D_EFL_4
D_EFL_2 % D_EFL_6 == 0
D_EFL_2 >= orig(II)
D_EFL_2 >= orig(EFL_6)
D_EFL_2 >= orig(EFL_9)
D_EFL_4 <= D_EFL_6
D_EFL_4 >= orig(II)
D_EFL_4 >= orig(EFL_6)
D_EFL_4 >= orig(EFL_9)
D_EFL_6 >= D_EFL_9
D_EFL_6 >= D_SMM
D_EFL_6 >= orig(II)
D_EFL_6 >= orig(EFL_2)
D_EFL_6 >= orig(EFL_4)
D_EFL_6 >= orig(EFL_6)
D_EFL_6 >= orig(EFL_9)
D_EFL_9 >= orig(II)
D_EFL_9 >= orig(EFL_4)
D_SMM >= orig(II)
D_SMM >= orig(EFL_2)
D_SMM >= orig(EFL_4)
D_SMM >= orig(EFL_6)
D_SMM >= orig(EFL_9)
===========================================================================
..movw():::EXIT;condition="EFL_6==0"
A20 == D_EFL_6
A20 == D_EFL_9
SMM == EFL_6
SMM == orig(EFL_6)
EFL_9 == orig(EFL_9)
GDT one of { "0000000000000000", "0000910800000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
EIP != orig(ADDR)
II >= orig(II)
GDT != IDT
===========================================================================
..movw():::EXIT;condition="not(EFL_6==0)"
A20 == EFL_2
A20 == EFL_6
A20 == D_EFL_4
A20 == D_SMM
A20 == orig(D_SMM)
SMM == EFL_4
SMM == EFL_11
SMM == orig(EFL_4)
SMM == orig(EFL_11)
CS == orig(CS)
SS == orig(SS)
DS == orig(DS)
CCS == orig(CCS)
CCD == orig(CCD)
D_EFL_2 == D_EFL_6
EFL one of { 70, 582 }
D_EFL_2 one of { 1, 2 }
EAX <= orig(EAX)
A20 <= D_EFL_2
SMM < D_EFL_2
EFL_9 <= orig(EFL_2)
CR0_0 <= orig(EFL_2)
D_EFL_2 >= D_EFL_9
D_EFL_2 >= orig(EFL_2)
===========================================================================
..movw():::EXIT;condition="not(D_EFL_6==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_8
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
SMM == HLT
SMM == EFL_8
SMM == EFL_13
SMM == CR0_1
SMM == CR0_2
SMM == CR0_3
SMM == CR0_5
SMM == CR0_7
SMM == CR0_18
SMM == CR0_20
SMM == CR4_6
SMM == CR4_8
SMM == CR4_9
SMM == CR4_11
SMM == CR4_12
SMM == orig(SMM)
SMM == orig(HLT)
SMM == orig(EFL_8)
SMM == orig(EFL_13)
SMM == orig(CR0_1)
SMM == orig(CR0_2)
SMM == orig(CR0_3)
SMM == orig(CR0_5)
SMM == orig(CR0_7)
SMM == orig(CR0_18)
SMM == orig(CR0_20)
SMM == orig(CR4_6)
SMM == orig(CR4_8)
SMM == orig(CR4_9)
SMM == orig(CR4_11)
SMM == orig(CR4_12)
ES == orig(ES)
FS == orig(FS)
GS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_11 == orig(EFL_11)
CR0_0 == orig(CR0_0)
D_SMM == orig(D_SMM)
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II one of { 0, 1 }
A20 == 1
SMM == 0
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
IDT one of { "00000000000003ff", "000000000000ffff", "000f5ebe00000000" }
CR0 one of { 16, 17, 1610612752 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
EFL_11 one of { 0, 1 }
CR0_0 one of { 0, 1 }
D_EFL_2 one of { 0, 1, 2 }
D_EFL_4 one of { 0, 1 }
D_EFL_6 one of { 1, 2 }
D_EFL_9 one of { 0, 1 }
D_SMM one of { 0, 1 }
ADDR != EIP
ADDR > orig(ADDR)
ADDR != orig(EIP)
II <= A20
II >= SMM
II <= D_EFL_2
II <= D_EFL_4
II <= D_EFL_6
II <= D_SMM
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= EFL_11
A20 >= CR0_0
A20 >= D_EFL_4
A20 <= D_EFL_6
A20 >= D_EFL_9
A20 >= D_SMM
A20 >= orig(II)
A20 >= orig(EFL_2)
A20 >= orig(EFL_4)
A20 >= orig(EFL_6)
A20 >= orig(EFL_9)
SMM <= EFL_2
SMM <= EFL_4
SMM <= EFL_6
SMM <= EFL_9
SMM <= EFL_11
SMM <= CR0_0
SMM <= D_EFL_2
SMM <= D_EFL_4
SMM < D_EFL_6
SMM <= D_EFL_9
SMM <= D_SMM
SMM <= orig(II)
SMM <= orig(EFL_2)
SMM <= orig(EFL_4)
SMM <= orig(EFL_6)
SMM <= orig(EFL_9)
ES != CS
ES >= FS
ES > LDT
ES > TR
ES != orig(CS)
CS != SS
CS != DS
CS != FS
CS != GS
CS > LDT
CS > TR
CS != orig(SS)
CS != orig(DS)
SS <= DS
SS >= FS
SS > LDT
SS > TR
SS != orig(CS)
SS <= orig(SS)
SS <= orig(DS)
DS >= FS
DS > LDT
DS > TR
DS != orig(CS)
DS >= orig(SS)
DS >= orig(DS)
FS <= GS
FS > LDT
FS > TR
FS != orig(CS)
FS <= orig(SS)
FS <= orig(DS)
GS > LDT
GS > TR
GS != orig(CS)
LDT < TR
LDT < orig(CS)
LDT < orig(SS)
LDT < orig(DS)
TR < orig(CS)
TR < orig(SS)
TR < orig(DS)
CCS >= orig(CCS)
EFL_2 >= EFL_6
EFL_2 <= D_EFL_2
EFL_2 <= D_EFL_4
EFL_2 <= D_EFL_6
EFL_2 <= D_SMM
EFL_2 >= orig(EFL_6)
EFL_4 <= D_EFL_2
EFL_4 <= D_EFL_4
EFL_4 <= D_EFL_6
EFL_4 <= D_EFL_9
EFL_4 <= D_SMM
EFL_4 <= orig(EFL_4)
EFL_6 <= D_EFL_2
EFL_6 <= D_EFL_4
EFL_6 <= D_EFL_6
EFL_6 <= D_SMM
EFL_6 >= orig(EFL_6)
EFL_9 >= EFL_11
EFL_9 <= D_EFL_2
EFL_9 <= D_EFL_4
EFL_9 <= D_EFL_6
EFL_9 <= D_EFL_9
EFL_9 <= D_SMM
EFL_9 <= orig(EFL_9)
EFL_11 <= D_EFL_2
EFL_11 <= D_EFL_4
EFL_11 <= D_EFL_6
EFL_11 <= D_EFL_9
EFL_11 <= D_SMM
EFL_11 <= orig(EFL_9)
CR0_0 <= D_EFL_2
CR0_0 <= D_EFL_4
CR0_0 <= D_EFL_6
CR0_0 <= D_EFL_9
D_EFL_2 >= D_EFL_4
D_EFL_2 % D_EFL_6 == 0
D_EFL_2 >= orig(II)
D_EFL_2 >= orig(EFL_6)
D_EFL_2 >= orig(EFL_9)
D_EFL_4 <= D_EFL_6
D_EFL_4 >= orig(II)
D_EFL_4 >= orig(EFL_6)
D_EFL_4 >= orig(EFL_9)
D_EFL_6 >= D_EFL_9
D_EFL_6 >= D_SMM
D_EFL_6 >= orig(II)
D_EFL_6 >= orig(EFL_2)
D_EFL_6 >= orig(EFL_4)
D_EFL_6 >= orig(EFL_6)
D_EFL_6 >= orig(EFL_9)
D_EFL_9 >= orig(II)
D_EFL_9 >= orig(EFL_4)
D_SMM >= orig(II)
D_SMM >= orig(EFL_2)
D_SMM >= orig(EFL_4)
D_SMM >= orig(EFL_6)
D_SMM >= orig(EFL_9)
===========================================================================
..movzbl():::ENTER
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == HLT
II == EFL_8
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
(EFL_6 == 0)  <==>  (A20 > EFL_6)
(EFL_6 == 0)  <==>  (EFL_4 >= EFL_6)
(EFL_6 == 0)  <==>  (EFL_6 <= EFL_11)
(EFL_6 == 0)  <==>  (II == EFL_6)
(EFL_6 == 0)  ==>  (A20 > SMM)
(EFL_6 == 0)  ==>  (CCD >= 1)
(EFL_6 == 0)  ==>  (EFL >= 2)
(EFL_6 == 0)  ==>  (EFL_11 one of { 0, 1 })
(EFL_6 == 0)  ==>  (EFL_2 one of { 0, 1 })
(EFL_6 == 0)  ==>  (EFL_4 one of { 0, 1 })
(EFL_6 == 0)  ==>  (EFL_6 <= CR0_0)
(EFL_6 == 0)  ==>  (EFL_6 <= EFL_9)
(EFL_6 == 0)  ==>  (II == SMM)
(EFL_6 == 0)  ==>  (SMM <= EFL_11)
(EFL_6 == 0)  ==>  (SMM <= EFL_4)
(EFL_6 == 0)  ==>  (SMM <= EFL_9)
(EFL_6 == 0)  ==>  (SMM == 0)
(EFL_6 == 1)  <==>  (A20 == EFL_6)
(EFL_6 == 1)  <==>  (EFL_4 < EFL_6)
(EFL_6 == 1)  <==>  (EFL_6 > EFL_11)
(EFL_6 == 1)  <==>  (II < EFL_6)
(EFL_6 == 1)  ==>  (A20 == EFL_2)
(EFL_6 == 1)  ==>  (A20 > EFL_11)
(EFL_6 == 1)  ==>  (A20 > EFL_4)
(EFL_6 == 1)  ==>  (EFL one of { 70, 582 })
(EFL_6 == 1)  ==>  (EFL_11 == 0)
(EFL_6 == 1)  ==>  (EFL_2 == 1)
(EFL_6 == 1)  ==>  (EFL_2 > EFL_11)
(EFL_6 == 1)  ==>  (EFL_2 > EFL_4)
(EFL_6 == 1)  ==>  (EFL_2 >= CR0_0)
(EFL_6 == 1)  ==>  (EFL_2 >= EFL_9)
(EFL_6 == 1)  ==>  (EFL_4 <= CR0_0)
(EFL_6 == 1)  ==>  (EFL_4 <= EFL_9)
(EFL_6 == 1)  ==>  (EFL_4 == 0)
(EFL_6 == 1)  ==>  (EFL_6 >= CR0_0)
(EFL_6 == 1)  ==>  (EFL_6 >= EFL_9)
(EFL_6 == 1)  ==>  (EFL_9 >= EFL_11)
(EFL_6 == 1)  ==>  (FS == GS)
(EFL_6 == 1)  ==>  (II < EFL_2)
(EFL_6 == 1)  ==>  (II == EFL_11)
(EFL_6 == 1)  ==>  (II == EFL_4)
(EFL_6 == 1)  ==>  (SMM >= EFL_11)
(EFL_6 == 1)  ==>  (SMM >= EFL_4)
(EFL_6 == 1)  ==>  (SMM one of { 0, 1 })
(EFL_6 == 1)  ==>  (SS == DS)
(EFL_6 == 1)  ==>  (SS >= GS)
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
SMM one of { 0, 1 }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
EFL_11 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
II <= SMM
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= EFL_9
II <= EFL_11
II <= CR0_0
A20 >= SMM
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= EFL_11
A20 >= CR0_0
SMM <= EFL_2
SMM <= EFL_6
SMM <= CR0_0
ES != CS
ES >= FS
ES >= GS
ES > LDT
ES > TR
CS != SS
CS != DS
CS != FS
CS != GS
CS > LDT
CS > TR
SS <= DS
SS >= FS
SS > LDT
SS > TR
DS >= FS
DS >= GS
DS > LDT
DS > TR
FS <= GS
FS > LDT
FS > TR
GS > LDT
GS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_6
EFL_11 <= CR0_0
===========================================================================
..movzbl():::ENTER;condition="EFL_6==0"
II == SMM
II == EFL_6
CCD >= 1
===========================================================================
..movzbl():::ENTER;condition="not(EFL_6==0)"
II == EFL_4
II == EFL_11
A20 == EFL_2
A20 == EFL_6
SS == DS
FS == GS
EFL one of { 70, 582 }
===========================================================================
..movzbl():::ENTER;condition="not(D_EFL_6==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == HLT
II == EFL_8
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
SMM one of { 0, 1 }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
EFL_11 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
II <= SMM
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= EFL_9
II <= EFL_11
II <= CR0_0
A20 >= SMM
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= EFL_11
A20 >= CR0_0
SMM <= EFL_2
SMM <= EFL_6
SMM <= CR0_0
ES != CS
ES >= FS
ES >= GS
ES > LDT
ES > TR
CS != SS
CS != DS
CS != FS
CS != GS
CS > LDT
CS > TR
SS <= DS
SS >= FS
SS > LDT
SS > TR
DS >= FS
DS >= GS
DS > LDT
DS > TR
FS <= GS
FS > LDT
FS > TR
GS > LDT
GS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_6
EFL_11 <= CR0_0
===========================================================================
..movzbl():::EXIT
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == HLT
II == EFL_8
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(HLT)
II == orig(EFL_8)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
SMM == orig(SMM)
ES == orig(ES)
CS == orig(CS)
SS == orig(SS)
DS == orig(DS)
FS == orig(FS)
GS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == orig(EFL_2)
EFL_4 == orig(EFL_4)
EFL_6 == orig(EFL_6)
EFL_9 == orig(EFL_9)
EFL_11 == orig(EFL_11)
CR0_0 == orig(CR0_0)
(EFL_6 == 0)  <==>  (A20 > EFL_6)
(EFL_6 == 0)  <==>  (EFL_4 >= EFL_6)
(EFL_6 == 0)  <==>  (EFL_6 <= EFL_11)
(EFL_6 == 0)  <==>  (II == EFL_6)
(EFL_6 == 0)  ==>  (A20 > SMM)
(EFL_6 == 0)  ==>  (CCD >= 1)
(EFL_6 == 0)  ==>  (EFL >= 2)
(EFL_6 == 0)  ==>  (EFL_11 one of { 0, 1 })
(EFL_6 == 0)  ==>  (EFL_2 one of { 0, 1 })
(EFL_6 == 0)  ==>  (EFL_4 one of { 0, 1 })
(EFL_6 == 0)  ==>  (EFL_6 <= CR0_0)
(EFL_6 == 0)  ==>  (EFL_6 <= EFL_9)
(EFL_6 == 0)  ==>  (II == SMM)
(EFL_6 == 0)  ==>  (SMM <= EFL_11)
(EFL_6 == 0)  ==>  (SMM <= EFL_4)
(EFL_6 == 0)  ==>  (SMM <= EFL_9)
(EFL_6 == 0)  ==>  (SMM == 0)
(EFL_6 == 1)  <==>  (A20 == EFL_6)
(EFL_6 == 1)  <==>  (EFL_4 < EFL_6)
(EFL_6 == 1)  <==>  (EFL_6 > EFL_11)
(EFL_6 == 1)  <==>  (II < EFL_6)
(EFL_6 == 1)  ==>  (A20 == EFL_2)
(EFL_6 == 1)  ==>  (A20 > EFL_11)
(EFL_6 == 1)  ==>  (A20 > EFL_4)
(EFL_6 == 1)  ==>  (EFL one of { 70, 582 })
(EFL_6 == 1)  ==>  (EFL_11 == 0)
(EFL_6 == 1)  ==>  (EFL_2 == 1)
(EFL_6 == 1)  ==>  (EFL_2 > EFL_11)
(EFL_6 == 1)  ==>  (EFL_2 > EFL_4)
(EFL_6 == 1)  ==>  (EFL_2 >= CR0_0)
(EFL_6 == 1)  ==>  (EFL_2 >= EFL_9)
(EFL_6 == 1)  ==>  (EFL_4 <= CR0_0)
(EFL_6 == 1)  ==>  (EFL_4 <= EFL_9)
(EFL_6 == 1)  ==>  (EFL_4 == 0)
(EFL_6 == 1)  ==>  (EFL_6 >= CR0_0)
(EFL_6 == 1)  ==>  (EFL_6 >= EFL_9)
(EFL_6 == 1)  ==>  (EFL_9 >= EFL_11)
(EFL_6 == 1)  ==>  (FS == GS)
(EFL_6 == 1)  ==>  (II < EFL_2)
(EFL_6 == 1)  ==>  (II == EFL_11)
(EFL_6 == 1)  ==>  (II == EFL_4)
(EFL_6 == 1)  ==>  (SMM >= EFL_11)
(EFL_6 == 1)  ==>  (SMM >= EFL_4)
(EFL_6 == 1)  ==>  (SMM one of { 0, 1 })
(EFL_6 == 1)  ==>  (SS == DS)
(EFL_6 == 1)  ==>  (SS >= GS)
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
SMM one of { 0, 1 }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
EFL_11 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
ADDR > orig(ADDR)
EAX <= orig(EAX)
EBX <= orig(EBX)
ECX <= orig(ECX)
EDX <= orig(EDX)
EIP != orig(ADDR)
II <= SMM
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= EFL_9
II <= EFL_11
II <= CR0_0
A20 >= SMM
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= EFL_11
A20 >= CR0_0
SMM <= EFL_2
SMM <= EFL_6
SMM <= CR0_0
ES != CS
ES >= FS
ES >= GS
ES > LDT
ES > TR
CS != SS
CS != DS
CS != FS
CS != GS
CS > LDT
CS > TR
SS <= DS
SS >= FS
SS > LDT
SS > TR
DS >= FS
DS >= GS
DS > LDT
DS > TR
FS <= GS
FS > LDT
FS > TR
GS > LDT
GS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_6
EFL_11 <= CR0_0
===========================================================================
..movzbl():::EXIT;condition="EFL_6==0"
II == SMM
II == EFL_6
II == orig(SMM)
II == orig(EFL_6)
CCD >= 1
===========================================================================
..movzbl():::EXIT;condition="not(EFL_6==0)"
II == EFL_4
II == EFL_11
II == orig(EFL_4)
II == orig(EFL_11)
A20 == EFL_2
A20 == EFL_6
A20 == orig(EFL_2)
A20 == orig(EFL_6)
SS == DS
SS == orig(DS)
FS == GS
FS == orig(GS)
EFL one of { 70, 582 }
===========================================================================
..movzbl():::EXIT;condition="not(D_EFL_6==0)"
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == HLT
II == EFL_8
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(HLT)
II == orig(EFL_8)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
SMM == orig(SMM)
ES == orig(ES)
CS == orig(CS)
SS == orig(SS)
DS == orig(DS)
FS == orig(FS)
GS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == orig(EFL_2)
EFL_4 == orig(EFL_4)
EFL_6 == orig(EFL_6)
EFL_9 == orig(EFL_9)
EFL_11 == orig(EFL_11)
CR0_0 == orig(CR0_0)
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
SMM one of { 0, 1 }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
EFL_11 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
ADDR > orig(ADDR)
EAX <= orig(EAX)
EBX <= orig(EBX)
ECX <= orig(ECX)
EDX <= orig(EDX)
EIP != orig(ADDR)
II <= SMM
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= EFL_9
II <= EFL_11
II <= CR0_0
A20 >= SMM
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= EFL_11
A20 >= CR0_0
SMM <= EFL_2
SMM <= EFL_6
SMM <= CR0_0
ES != CS
ES >= FS
ES >= GS
ES > LDT
ES > TR
CS != SS
CS != DS
CS != FS
CS != GS
CS > LDT
CS > TR
SS <= DS
SS >= FS
SS > LDT
SS > TR
DS >= FS
DS >= GS
DS > LDT
DS > TR
FS <= GS
FS > LDT
FS > TR
GS > LDT
GS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_6
EFL_11 <= CR0_0
===========================================================================
..movzbw():::ENTER
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_2
II == EFL_6
II == EFL_8
II == EFL_13
II == CR0_0
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == EFL_9
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SS == FS
DS == GS
ECX one of { 0, 1, 40960 }
EDX one of { 0, 2031, 65535 }
CPL == 0
II == 0
A20 == 1
ES one of { "e000000e0000ffffffff008f9300", "f000000f0000ffffffff008f9300", "f5a3000f5a30ffffffff00809300" }
CS one of { "c980000c9800ffffffff00809b00", "c980000c9800ffffffff008f9b00" }
SS one of { "000000000000ffffffff00809300", "000000000000ffffffff008f9300" }
DS one of { "c980000c9800ffffffff00809300", "c980000c9800ffffffff008f9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "0000000000000000"
IDT == "00000000000003ff"
CR0 == 16
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CC0 == 0
EFER == 0
EFL_4 one of { 0, 1 }
EFL_11 one of { 0, 1 }
===========================================================================
..movzbw():::ENTER;condition="EFL_6==0"
===========================================================================
..movzbw():::ENTER;condition="not(D_EFL_6==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_2
II == EFL_6
II == EFL_8
II == EFL_13
II == CR0_0
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == EFL_9
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SS == FS
DS == GS
ECX one of { 0, 1, 40960 }
EDX one of { 0, 2031, 65535 }
CPL == 0
II == 0
A20 == 1
ES one of { "e000000e0000ffffffff008f9300", "f000000f0000ffffffff008f9300", "f5a3000f5a30ffffffff00809300" }
CS one of { "c980000c9800ffffffff00809b00", "c980000c9800ffffffff008f9b00" }
SS one of { "000000000000ffffffff00809300", "000000000000ffffffff008f9300" }
DS one of { "c980000c9800ffffffff00809300", "c980000c9800ffffffff008f9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "0000000000000000"
IDT == "00000000000003ff"
CR0 == 16
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CC0 == 0
EFER == 0
EFL_4 one of { 0, 1 }
EFL_11 one of { 0, 1 }
===========================================================================
..movzbw():::EXIT
EAX == orig(EAX)
EBX == orig(EBX)
ECX == orig(ECX)
EDX == orig(EDX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_2
II == EFL_6
II == EFL_8
II == EFL_13
II == CR0_0
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_2)
II == orig(EFL_6)
II == orig(EFL_8)
II == orig(EFL_13)
II == orig(CR0_0)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == EFL_9
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(EFL_9)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == orig(ES)
CS == orig(CS)
SS == FS
SS == orig(SS)
SS == orig(FS)
DS == GS
DS == orig(DS)
DS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_4 == orig(EFL_4)
EFL_11 == orig(EFL_11)
ECX one of { 0, 1, 40960 }
EDX one of { 0, 2031, 65535 }
CPL == 0
II == 0
A20 == 1
ES one of { "e000000e0000ffffffff008f9300", "f000000f0000ffffffff008f9300", "f5a3000f5a30ffffffff00809300" }
CS one of { "c980000c9800ffffffff00809b00", "c980000c9800ffffffff008f9b00" }
SS one of { "000000000000ffffffff00809300", "000000000000ffffffff008f9300" }
DS one of { "c980000c9800ffffffff00809300", "c980000c9800ffffffff008f9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "0000000000000000"
IDT == "00000000000003ff"
CR0 == 16
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CC0 == 0
EFER == 0
EFL_4 one of { 0, 1 }
EFL_11 one of { 0, 1 }
===========================================================================
..movzbw():::EXIT;condition="EFL_6==0"
===========================================================================
..movzbw():::EXIT;condition="not(D_EFL_6==0)"
EAX == orig(EAX)
EBX == orig(EBX)
ECX == orig(ECX)
EDX == orig(EDX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_2
II == EFL_6
II == EFL_8
II == EFL_13
II == CR0_0
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_2)
II == orig(EFL_6)
II == orig(EFL_8)
II == orig(EFL_13)
II == orig(CR0_0)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == EFL_9
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(EFL_9)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == orig(ES)
CS == orig(CS)
SS == FS
SS == orig(SS)
SS == orig(FS)
DS == GS
DS == orig(DS)
DS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_4 == orig(EFL_4)
EFL_11 == orig(EFL_11)
ECX one of { 0, 1, 40960 }
EDX one of { 0, 2031, 65535 }
CPL == 0
II == 0
A20 == 1
ES one of { "e000000e0000ffffffff008f9300", "f000000f0000ffffffff008f9300", "f5a3000f5a30ffffffff00809300" }
CS one of { "c980000c9800ffffffff00809b00", "c980000c9800ffffffff008f9b00" }
SS one of { "000000000000ffffffff00809300", "000000000000ffffffff008f9300" }
DS one of { "c980000c9800ffffffff00809300", "c980000c9800ffffffff008f9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "0000000000000000"
IDT == "00000000000003ff"
CR0 == 16
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CC0 == 0
EFER == 0
EFL_4 one of { 0, 1 }
EFL_11 one of { 0, 1 }
===========================================================================
..movzwl():::ENTER
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == HLT
II == EFL_8
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
(EFL_6 == 0)  <==>  (A20 > EFL_6)
(EFL_6 == 0)  <==>  (EFL_4 >= EFL_6)
(EFL_6 == 0)  <==>  (EFL_6 <= EFL_11)
(EFL_6 == 0)  <==>  (EFL_6 <= EFL_9)
(EFL_6 == 0)  <==>  (II == EFL_6)
(EFL_6 == 0)  <==>  (SMM >= EFL_6)
(EFL_6 == 0)  ==>  (D_SMM one of { 0, 1 })
(EFL_6 == 0)  ==>  (EFL >= 2)
(EFL_6 == 0)  ==>  (EFL_11 one of { 0, 1 })
(EFL_6 == 0)  ==>  (EFL_2 one of { 0, 1 })
(EFL_6 == 0)  ==>  (EFL_4 one of { 0, 1 })
(EFL_6 == 0)  ==>  (EFL_6 <= CR0_0)
(EFL_6 == 0)  ==>  (EFL_9 one of { 0, 1 })
(EFL_6 == 0)  ==>  (SMM one of { 0, 1 })
(EFL_6 == 1)  <==>  (A20 == EFL_6)
(EFL_6 == 1)  <==>  (EFL_4 < EFL_6)
(EFL_6 == 1)  <==>  (EFL_6 > EFL_11)
(EFL_6 == 1)  <==>  (EFL_6 > EFL_9)
(EFL_6 == 1)  <==>  (II < EFL_6)
(EFL_6 == 1)  <==>  (SMM < EFL_6)
(EFL_6 == 1)  ==>  (A20 == D_SMM)
(EFL_6 == 1)  ==>  (A20 == EFL_2)
(EFL_6 == 1)  ==>  (A20 > EFL_11)
(EFL_6 == 1)  ==>  (A20 > EFL_4)
(EFL_6 == 1)  ==>  (A20 > EFL_9)
(EFL_6 == 1)  ==>  (A20 > SMM)
(EFL_6 == 1)  ==>  (CR0_0 <= D_SMM)
(EFL_6 == 1)  ==>  (DS >= GS)
(EFL_6 == 1)  ==>  (D_SMM == 1)
(EFL_6 == 1)  ==>  (EFL == 70)
(EFL_6 == 1)  ==>  (EFL_11 < D_SMM)
(EFL_6 == 1)  ==>  (EFL_11 == 0)
(EFL_6 == 1)  ==>  (EFL_2 == 1)
(EFL_6 == 1)  ==>  (EFL_2 > EFL_11)
(EFL_6 == 1)  ==>  (EFL_2 > EFL_4)
(EFL_6 == 1)  ==>  (EFL_2 > EFL_9)
(EFL_6 == 1)  ==>  (EFL_2 >= CR0_0)
(EFL_6 == 1)  ==>  (EFL_4 < D_SMM)
(EFL_6 == 1)  ==>  (EFL_4 <= CR0_0)
(EFL_6 == 1)  ==>  (EFL_4 == 0)
(EFL_6 == 1)  ==>  (EFL_6 >= CR0_0)
(EFL_6 == 1)  ==>  (EFL_9 < D_SMM)
(EFL_6 == 1)  ==>  (EFL_9 <= CR0_0)
(EFL_6 == 1)  ==>  (EFL_9 == 0)
(EFL_6 == 1)  ==>  (ES >= GS)
(EFL_6 == 1)  ==>  (FS == GS)
(EFL_6 == 1)  ==>  (II < D_SMM)
(EFL_6 == 1)  ==>  (II < EFL_2)
(EFL_6 == 1)  ==>  (II == EFL_11)
(EFL_6 == 1)  ==>  (II == EFL_4)
(EFL_6 == 1)  ==>  (II == EFL_9)
(EFL_6 == 1)  ==>  (II == SMM)
(EFL_6 == 1)  ==>  (SMM < D_SMM)
(EFL_6 == 1)  ==>  (SMM < EFL_2)
(EFL_6 == 1)  ==>  (SMM == 0)
(EFL_6 == 1)  ==>  (SS >= GS)
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
SMM one of { 0, 1 }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
EFL_11 one of { 0, 1 }
CR0_0 one of { 0, 1 }
D_SMM one of { 0, 1 }
ADDR != EIP
II <= SMM
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= EFL_9
II <= EFL_11
II <= CR0_0
II <= D_SMM
A20 >= SMM
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= EFL_11
A20 >= CR0_0
A20 >= D_SMM
SMM <= EFL_2
SMM <= CR0_0
SMM <= D_SMM
ES != CS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != DS
CS != FS
CS != GS
CS > LDT
CS > TR
SS <= DS
SS >= FS
SS > LDT
SS > TR
DS >= FS
DS > LDT
DS > TR
FS > LDT
FS > TR
GS > LDT
GS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_6
EFL_2 <= D_SMM
EFL_4 >= EFL_11
EFL_4 <= D_SMM
EFL_6 <= D_SMM
EFL_9 <= D_SMM
EFL_11 <= CR0_0
EFL_11 <= D_SMM
===========================================================================
..movzwl():::ENTER;condition="EFL_6==0"
II == EFL_6
===========================================================================
..movzwl():::ENTER;condition="not(EFL_6==0)"
II == SMM
II == EFL_4
II == EFL_9
II == EFL_11
A20 == EFL_2
A20 == EFL_6
A20 == D_SMM
FS == GS
EFL == 70
===========================================================================
..movzwl():::ENTER;condition="not(D_EFL_6==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == HLT
II == EFL_8
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
SMM one of { 0, 1 }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
EFL_11 one of { 0, 1 }
CR0_0 one of { 0, 1 }
D_SMM one of { 0, 1 }
ADDR != EIP
II <= SMM
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= EFL_9
II <= EFL_11
II <= CR0_0
II <= D_SMM
A20 >= SMM
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= EFL_11
A20 >= CR0_0
A20 >= D_SMM
SMM <= EFL_2
SMM <= CR0_0
SMM <= D_SMM
ES != CS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != DS
CS != FS
CS != GS
CS > LDT
CS > TR
SS <= DS
SS >= FS
SS > LDT
SS > TR
DS >= FS
DS > LDT
DS > TR
FS > LDT
FS > TR
GS > LDT
GS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_6
EFL_2 <= D_SMM
EFL_4 >= EFL_11
EFL_4 <= D_SMM
EFL_6 <= D_SMM
EFL_9 <= D_SMM
EFL_11 <= CR0_0
EFL_11 <= D_SMM
===========================================================================
..movzwl():::EXIT
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == HLT
II == EFL_8
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(HLT)
II == orig(EFL_8)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
SMM == orig(SMM)
ES == orig(ES)
CS == orig(CS)
SS == orig(SS)
DS == orig(DS)
FS == orig(FS)
GS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == orig(EFL_2)
EFL_4 == orig(EFL_4)
EFL_6 == orig(EFL_6)
EFL_9 == orig(EFL_9)
EFL_11 == orig(EFL_11)
CR0_0 == orig(CR0_0)
D_SMM == orig(D_SMM)
(EFL_6 == 0)  <==>  (A20 > EFL_6)
(EFL_6 == 0)  <==>  (EFL_4 >= EFL_6)
(EFL_6 == 0)  <==>  (EFL_6 <= EFL_11)
(EFL_6 == 0)  <==>  (EFL_6 <= EFL_9)
(EFL_6 == 0)  <==>  (II == EFL_6)
(EFL_6 == 0)  <==>  (SMM >= EFL_6)
(EFL_6 == 0)  ==>  (D_SMM one of { 0, 1 })
(EFL_6 == 0)  ==>  (EFL >= 2)
(EFL_6 == 0)  ==>  (EFL_11 one of { 0, 1 })
(EFL_6 == 0)  ==>  (EFL_2 one of { 0, 1 })
(EFL_6 == 0)  ==>  (EFL_4 one of { 0, 1 })
(EFL_6 == 0)  ==>  (EFL_6 <= CR0_0)
(EFL_6 == 0)  ==>  (EFL_9 one of { 0, 1 })
(EFL_6 == 0)  ==>  (SMM one of { 0, 1 })
(EFL_6 == 1)  <==>  (A20 == EFL_6)
(EFL_6 == 1)  <==>  (EFL_4 < EFL_6)
(EFL_6 == 1)  <==>  (EFL_6 > EFL_11)
(EFL_6 == 1)  <==>  (EFL_6 > EFL_9)
(EFL_6 == 1)  <==>  (II < EFL_6)
(EFL_6 == 1)  <==>  (SMM < EFL_6)
(EFL_6 == 1)  ==>  (A20 == D_SMM)
(EFL_6 == 1)  ==>  (A20 == EFL_2)
(EFL_6 == 1)  ==>  (A20 > EFL_11)
(EFL_6 == 1)  ==>  (A20 > EFL_4)
(EFL_6 == 1)  ==>  (A20 > EFL_9)
(EFL_6 == 1)  ==>  (A20 > SMM)
(EFL_6 == 1)  ==>  (CR0_0 <= D_SMM)
(EFL_6 == 1)  ==>  (DS >= GS)
(EFL_6 == 1)  ==>  (D_SMM == 1)
(EFL_6 == 1)  ==>  (EFL == 70)
(EFL_6 == 1)  ==>  (EFL_11 < D_SMM)
(EFL_6 == 1)  ==>  (EFL_11 == 0)
(EFL_6 == 1)  ==>  (EFL_2 == 1)
(EFL_6 == 1)  ==>  (EFL_2 > EFL_11)
(EFL_6 == 1)  ==>  (EFL_2 > EFL_4)
(EFL_6 == 1)  ==>  (EFL_2 > EFL_9)
(EFL_6 == 1)  ==>  (EFL_2 >= CR0_0)
(EFL_6 == 1)  ==>  (EFL_4 < D_SMM)
(EFL_6 == 1)  ==>  (EFL_4 <= CR0_0)
(EFL_6 == 1)  ==>  (EFL_4 == 0)
(EFL_6 == 1)  ==>  (EFL_6 >= CR0_0)
(EFL_6 == 1)  ==>  (EFL_9 < D_SMM)
(EFL_6 == 1)  ==>  (EFL_9 <= CR0_0)
(EFL_6 == 1)  ==>  (EFL_9 == 0)
(EFL_6 == 1)  ==>  (ES >= GS)
(EFL_6 == 1)  ==>  (FS == GS)
(EFL_6 == 1)  ==>  (II < D_SMM)
(EFL_6 == 1)  ==>  (II < EFL_2)
(EFL_6 == 1)  ==>  (II == EFL_11)
(EFL_6 == 1)  ==>  (II == EFL_4)
(EFL_6 == 1)  ==>  (II == EFL_9)
(EFL_6 == 1)  ==>  (II == SMM)
(EFL_6 == 1)  ==>  (SMM < D_SMM)
(EFL_6 == 1)  ==>  (SMM < EFL_2)
(EFL_6 == 1)  ==>  (SMM == 0)
(EFL_6 == 1)  ==>  (SS >= GS)
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
SMM one of { 0, 1 }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
EFL_11 one of { 0, 1 }
CR0_0 one of { 0, 1 }
D_SMM one of { 0, 1 }
ADDR != EIP
ADDR > orig(ADDR)
EAX <= orig(EAX)
EBX <= orig(EBX)
ECX <= orig(ECX)
EDX <= orig(EDX)
EIP != orig(ADDR)
II <= SMM
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= EFL_9
II <= EFL_11
II <= CR0_0
II <= D_SMM
A20 >= SMM
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= EFL_11
A20 >= CR0_0
A20 >= D_SMM
SMM <= EFL_2
SMM <= CR0_0
SMM <= D_SMM
ES != CS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != DS
CS != FS
CS != GS
CS > LDT
CS > TR
SS <= DS
SS >= FS
SS > LDT
SS > TR
DS >= FS
DS > LDT
DS > TR
FS > LDT
FS > TR
GS > LDT
GS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_6
EFL_2 <= D_SMM
EFL_4 >= EFL_11
EFL_4 <= D_SMM
EFL_6 <= D_SMM
EFL_9 <= D_SMM
EFL_11 <= CR0_0
EFL_11 <= D_SMM
===========================================================================
..movzwl():::EXIT;condition="EFL_6==0"
II == EFL_6
II == orig(EFL_6)
===========================================================================
..movzwl():::EXIT;condition="not(EFL_6==0)"
II == SMM
II == EFL_4
II == EFL_9
II == EFL_11
II == orig(SMM)
II == orig(EFL_4)
II == orig(EFL_9)
II == orig(EFL_11)
A20 == EFL_2
A20 == EFL_6
A20 == D_SMM
A20 == orig(EFL_2)
A20 == orig(EFL_6)
A20 == orig(D_SMM)
FS == GS
FS == orig(GS)
EFL == 70
===========================================================================
..movzwl():::EXIT;condition="not(D_EFL_6==0)"
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == HLT
II == EFL_8
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(HLT)
II == orig(EFL_8)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
SMM == orig(SMM)
ES == orig(ES)
CS == orig(CS)
SS == orig(SS)
DS == orig(DS)
FS == orig(FS)
GS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == orig(EFL_2)
EFL_4 == orig(EFL_4)
EFL_6 == orig(EFL_6)
EFL_9 == orig(EFL_9)
EFL_11 == orig(EFL_11)
CR0_0 == orig(CR0_0)
D_SMM == orig(D_SMM)
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
SMM one of { 0, 1 }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
EFL_11 one of { 0, 1 }
CR0_0 one of { 0, 1 }
D_SMM one of { 0, 1 }
ADDR != EIP
ADDR > orig(ADDR)
EAX <= orig(EAX)
EBX <= orig(EBX)
ECX <= orig(ECX)
EDX <= orig(EDX)
EIP != orig(ADDR)
II <= SMM
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= EFL_9
II <= EFL_11
II <= CR0_0
II <= D_SMM
A20 >= SMM
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= EFL_11
A20 >= CR0_0
A20 >= D_SMM
SMM <= EFL_2
SMM <= CR0_0
SMM <= D_SMM
ES != CS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != DS
CS != FS
CS != GS
CS > LDT
CS > TR
SS <= DS
SS >= FS
SS > LDT
SS > TR
DS >= FS
DS > LDT
DS > TR
FS > LDT
FS > TR
GS > LDT
GS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_6
EFL_2 <= D_SMM
EFL_4 >= EFL_11
EFL_4 <= D_SMM
EFL_6 <= D_SMM
EFL_9 <= D_SMM
EFL_11 <= CR0_0
EFL_11 <= D_SMM
===========================================================================
..mull():::ENTER
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_2
II == EFL_6
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SS == DS
FS == GS
ADDR one of { 1012894, 1012910, 133939241 }
EAX == -1
EBX one of { -1, 32523 }
ECX one of { -1, 3691050432L }
EDX one of { -1, 1005120 }
EIP one of { 29638, 133939054 }
EFL one of { 2, 18 }
CPL == 0
II == 0
A20 == 1
ES one of { "001000000000ffffffff00cf9300", "6000000600000000ffff00009300" }
CS one of { "000800000000ffffffff00cf9b00", "f000000f00000000ffff00009e00" }
SS one of { "001000000000ffffffff00cf9300", "dc00000dc0000000ffff00009300" }
FS one of { "0000000000000000ffff00009300", "001000000000ffffffff00cf9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000910800000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS one of { 25, 64 }
CCD one of { 1480, 1610612777 }
CC0 == 0
EFER == 0
EFL_4 one of { 0, 1 }
CR0_0 one of { 0, 1 }
===========================================================================
..mull():::ENTER;condition="EFL_6==0"
===========================================================================
..mull():::ENTER;condition="not(D_EFL_6==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_2
II == EFL_6
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SS == DS
FS == GS
ADDR one of { 1012894, 1012910, 133939241 }
EAX == -1
EBX one of { -1, 32523 }
ECX one of { -1, 3691050432L }
EDX one of { -1, 1005120 }
EIP one of { 29638, 133939054 }
EFL one of { 2, 18 }
CPL == 0
II == 0
A20 == 1
ES one of { "001000000000ffffffff00cf9300", "6000000600000000ffff00009300" }
CS one of { "000800000000ffffffff00cf9b00", "f000000f00000000ffff00009e00" }
SS one of { "001000000000ffffffff00cf9300", "dc00000dc0000000ffff00009300" }
FS one of { "0000000000000000ffff00009300", "001000000000ffffffff00cf9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000910800000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS one of { 25, 64 }
CCD one of { 1480, 1610612777 }
CC0 == 0
EFER == 0
EFL_4 one of { 0, 1 }
CR0_0 one of { 0, 1 }
===========================================================================
..mull():::EXIT
EAX == EDX
EAX == orig(EAX)
EBX == orig(EBX)
ECX == orig(ECX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_2
II == EFL_6
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_2)
II == orig(EFL_6)
II == orig(EFL_8)
II == orig(EFL_9)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == orig(ES)
CS == orig(CS)
SS == DS
SS == orig(SS)
SS == orig(DS)
FS == GS
FS == orig(FS)
FS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_4 == orig(EFL_4)
CR0_0 == orig(CR0_0)
ADDR one of { 1012897, 1012913, 133939243 }
EAX == -1
EBX one of { -1, 32523 }
ECX one of { -1, 3691050432L }
EIP one of { 29638, 133939054 }
EFL one of { 2, 18 }
CPL == 0
II == 0
A20 == 1
ES one of { "001000000000ffffffff00cf9300", "6000000600000000ffff00009300" }
CS one of { "000800000000ffffffff00cf9b00", "f000000f00000000ffff00009e00" }
SS one of { "001000000000ffffffff00cf9300", "dc00000dc0000000ffff00009300" }
FS one of { "0000000000000000ffff00009300", "001000000000ffffffff00cf9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000910800000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS one of { 25, 64 }
CCD one of { 1480, 1610612777 }
CC0 == 0
EFER == 0
EFL_4 one of { 0, 1 }
CR0_0 one of { 0, 1 }
===========================================================================
..mull():::EXIT;condition="EFL_6==0"
===========================================================================
..mull():::EXIT;condition="not(D_EFL_6==0)"
EAX == EDX
EAX == orig(EAX)
EBX == orig(EBX)
ECX == orig(ECX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_2
II == EFL_6
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_2)
II == orig(EFL_6)
II == orig(EFL_8)
II == orig(EFL_9)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == orig(ES)
CS == orig(CS)
SS == DS
SS == orig(SS)
SS == orig(DS)
FS == GS
FS == orig(FS)
FS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_4 == orig(EFL_4)
CR0_0 == orig(CR0_0)
ADDR one of { 1012897, 1012913, 133939243 }
EAX == -1
EBX one of { -1, 32523 }
ECX one of { -1, 3691050432L }
EIP one of { 29638, 133939054 }
EFL one of { 2, 18 }
CPL == 0
II == 0
A20 == 1
ES one of { "001000000000ffffffff00cf9300", "6000000600000000ffff00009300" }
CS one of { "000800000000ffffffff00cf9b00", "f000000f00000000ffff00009e00" }
SS one of { "001000000000ffffffff00cf9300", "dc00000dc0000000ffff00009300" }
FS one of { "0000000000000000ffff00009300", "001000000000ffffffff00cf9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000910800000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS one of { 25, 64 }
CCD one of { 1480, 1610612777 }
CC0 == 0
EFER == 0
EFL_4 one of { 0, 1 }
CR0_0 one of { 0, 1 }
===========================================================================
..negl():::ENTER
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SS == DS
FS == GS
(CCD == 0)  <==>  (A20 == EFL_6)
(CCD == 0)  <==>  (EFL_6 == 1)
(CCD == 0)  ==>  (A20 == EFL_2)
(CCD == 0)  ==>  (ADDR one of { 882333, 1026333, 133871629 })
(CCD == 0)  ==>  (CCS one of { 4, 44 })
(CCD == 0)  ==>  (CS one of { "000800000000ffffffff00cf9b00", "f000000f00000000ffff00009b00" })
(CCD == 0)  ==>  (EAX one of { -1, 80 })
(CCD == 0)  ==>  (EBX one of { -1, 49216 })
(CCD == 0)  ==>  (ECX == -1)
(CCD == 0)  ==>  (EDX one of { 4, 965944, 133955256 })
(CCD == 0)  ==>  (EFL == 70)
(CCD == 0)  ==>  (EFL_2 == 1)
(CCD == 0)  ==>  (EFL_4 == 0)
(CCD == 0)  ==>  (EIP one of { 43280, 890303, 133879599 })
(CCD == 0)  ==>  (ES == SS)
(CCD == 0)  ==>  (ES one of { "001000000000ffffffff00cf9300", "dc00000dc0000000ffff00009300" })
(CCD == 0)  ==>  (FS one of { "0000000000000000ffff00009300", "001000000000ffffffff00cf9300" })
(CCD == 0)  ==>  (GDT one of { "0000000000000000", "000f5e8000000037" })
(CCD == 0)  ==>  (II == EFL_4)
(CCD == 0)  ==>  (SS one of { "001000000000ffffffff00cf9300", "dc00000dc0000000ffff00009300" })
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
CPL == 0
II == 0
A20 == 1
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= CR0_0
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= CR0_0
ES != CS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != FS
CS > LDT
CS > TR
SS >= FS
SS > LDT
SS > TR
FS > LDT
FS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_6
===========================================================================
..negl():::ENTER;condition="EFL_6==0"
II == EFL_6
ADDR > EIP
===========================================================================
..negl():::ENTER;condition="not(EFL_6==0)"
II == EFL_4
A20 == EFL_2
A20 == EFL_6
ES == SS
ES == DS
ADDR one of { 882333, 1026333, 133871629 }
EAX one of { -1, 80 }
EBX one of { -1, 49216 }
ECX == -1
EDX one of { 4, 965944, 133955256 }
EIP one of { 43280, 890303, 133879599 }
EFL == 70
ES one of { "001000000000ffffffff00cf9300", "dc00000dc0000000ffff00009300" }
CS one of { "000800000000ffffffff00cf9b00", "f000000f00000000ffff00009b00" }
FS one of { "0000000000000000ffff00009300", "001000000000ffffffff00cf9300" }
GDT one of { "0000000000000000", "000f5e8000000037" }
CCS one of { 4, 44 }
CCD == 0
===========================================================================
..negl():::ENTER;condition="not(D_EFL_6==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SS == DS
FS == GS
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
CPL == 0
II == 0
A20 == 1
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= CR0_0
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= CR0_0
ES != CS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != FS
CS > LDT
CS > TR
SS >= FS
SS > LDT
SS > TR
FS > LDT
FS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_6
===========================================================================
..negl():::EXIT
ECX == orig(ECX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_8)
II == orig(EFL_9)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == orig(ES)
CS == orig(CS)
SS == DS
SS == orig(SS)
SS == orig(DS)
FS == GS
FS == orig(FS)
FS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == orig(EFL_2)
EFL_4 == orig(EFL_4)
EFL_6 == orig(EFL_6)
CR0_0 == orig(CR0_0)
(CCD == 0)  <==>  (A20 == EFL_6)
(CCD == 0)  <==>  (EFL_6 == 1)
(CCD == 0)  ==>  (A20 == EFL_2)
(CCD == 0)  ==>  (ADDR one of { 882335, 1026336, 133871631 })
(CCD == 0)  ==>  (CCS one of { 4, 44 })
(CCD == 0)  ==>  (CS one of { "000800000000ffffffff00cf9b00", "f000000f00000000ffff00009b00" })
(CCD == 0)  ==>  (EAX == -1)
(CCD == 0)  ==>  (EAX == ECX)
(CCD == 0)  ==>  (EBX == orig(EBX))
(CCD == 0)  ==>  (EBX one of { -1, 49216 })
(CCD == 0)  ==>  (ECX == -1)
(CCD == 0)  ==>  (EDX == orig(EDX))
(CCD == 0)  ==>  (EDX one of { 4, 965944, 133955256 })
(CCD == 0)  ==>  (EFL == 70)
(CCD == 0)  ==>  (EFL_2 == 1)
(CCD == 0)  ==>  (EFL_4 == 0)
(CCD == 0)  ==>  (EIP one of { 43280, 890303, 133879599 })
(CCD == 0)  ==>  (ES == SS)
(CCD == 0)  ==>  (ES one of { "001000000000ffffffff00cf9300", "dc00000dc0000000ffff00009300" })
(CCD == 0)  ==>  (FS one of { "0000000000000000ffff00009300", "001000000000ffffffff00cf9300" })
(CCD == 0)  ==>  (GDT one of { "0000000000000000", "000f5e8000000037" })
(CCD == 0)  ==>  (II == EFL_4)
(CCD == 0)  ==>  (SS one of { "001000000000ffffffff00cf9300", "dc00000dc0000000ffff00009300" })
(CCD == 0)  ==>  (orig(ADDR) one of { 882333, 1026333, 133871629 })
(CCD == 0)  ==>  (orig(EAX) one of { -1, 80 })
(CCD == 0)  ==>  (orig(EBX) one of { -1, 49216 })
(CCD == 0)  ==>  (orig(EDX) one of { 4, 965944, 133955256 })
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
CPL == 0
II == 0
A20 == 1
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
ADDR > orig(ADDR)
EAX <= orig(EAX)
orig(EAX) % EAX == 0
EBX <= orig(EBX)
orig(EBX) % EBX == 0
EDX <= orig(EDX)
EIP != orig(ADDR)
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= CR0_0
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= CR0_0
ES != CS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != FS
CS > LDT
CS > TR
SS >= FS
SS > LDT
SS > TR
FS > LDT
FS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_6
===========================================================================
..negl():::EXIT;condition="EFL_6==0"
EAX == orig(EAX)
II == EFL_6
II == orig(EFL_6)
ADDR > EIP
EIP < orig(ADDR)
===========================================================================
..negl():::EXIT;condition="not(EFL_6==0)"
EAX == ECX
EAX == orig(ECX)
EBX == orig(EBX)
EDX == orig(EDX)
II == EFL_4
II == orig(EFL_4)
A20 == EFL_2
A20 == EFL_6
A20 == orig(EFL_2)
A20 == orig(EFL_6)
ES == SS
ES == DS
ES == orig(SS)
ES == orig(DS)
ADDR one of { 882335, 1026336, 133871631 }
EAX == -1
EBX one of { -1, 49216 }
EDX one of { 4, 965944, 133955256 }
EIP one of { 43280, 890303, 133879599 }
EFL == 70
ES one of { "001000000000ffffffff00cf9300", "dc00000dc0000000ffff00009300" }
CS one of { "000800000000ffffffff00cf9b00", "f000000f00000000ffff00009b00" }
FS one of { "0000000000000000ffff00009300", "001000000000ffffffff00cf9300" }
GDT one of { "0000000000000000", "000f5e8000000037" }
CCS one of { 4, 44 }
CCD == 0
===========================================================================
..negl():::EXIT;condition="not(D_EFL_6==0)"
ECX == orig(ECX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_8)
II == orig(EFL_9)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == orig(ES)
CS == orig(CS)
SS == DS
SS == orig(SS)
SS == orig(DS)
FS == GS
FS == orig(FS)
FS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == orig(EFL_2)
EFL_4 == orig(EFL_4)
EFL_6 == orig(EFL_6)
CR0_0 == orig(CR0_0)
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
CPL == 0
II == 0
A20 == 1
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
ADDR > orig(ADDR)
EAX <= orig(EAX)
orig(EAX) % EAX == 0
EBX <= orig(EBX)
orig(EBX) % EBX == 0
EDX <= orig(EDX)
EIP != orig(ADDR)
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= CR0_0
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= CR0_0
ES != CS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != FS
CS > LDT
CS > TR
SS >= FS
SS > LDT
SS > TR
FS > LDT
FS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_6
===========================================================================
..new0x08():::ENTER
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SMM == HLT
SMM == EFL_8
SMM == EFL_13
SMM == CR0_0
SMM == CR0_1
SMM == CR0_2
SMM == CR0_3
SMM == CR0_5
SMM == CR0_7
SMM == CR0_18
SMM == CR0_20
SMM == CR4_6
SMM == CR4_8
SMM == CR4_9
SMM == CR4_11
SMM == CR4_12
SS == FS
ADDR == -1
EAX >= 0
EBX >= 0
ECX >= 0
EDX >= 0
EFL >= 2
CPL == 0
II one of { 0, 1 }
A20 == 1
SMM == 0
SS one of { "0000000000000000ffff00009300", "000000000000ffffffff00809300", "000000000000ffffffff008f9300" }
GS one of { "0000000000000000ffff00009300", "000000000000ffffffff008f9300", "c980000c9800ffffffff00809300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027", "000f5e8000000037" }
IDT == "00000000000003ff"
CR0 == 16
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
EFL_11 one of { 0, 1 }
ADDR < EIP
EAX != ECX
II <= A20
II >= SMM
II <= EFL_2
II <= EFL_6
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= EFL_11
SMM <= EFL_2
SMM <= EFL_4
SMM <= EFL_6
SMM <= EFL_9
SMM <= EFL_11
ES != CS
ES >= SS
ES > LDT
ES > TR
CS > SS
CS != DS
CS > GS
CS > LDT
CS > TR
SS <= DS
SS <= GS
SS > LDT
SS > TR
DS > LDT
DS > TR
GS > LDT
GS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_6
EFL_2 >= EFL_11
EFL_4 <= EFL_9
EFL_4 >= EFL_11
EFL_9 >= EFL_11
===========================================================================
..new0x08():::ENTER;condition="EFL_6==0"
II == SMM
II == HLT
II == EFL_8
II == EFL_13
II == CR0_0
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == 0
EAX != EBX
EBX != EDX
II <= EFL_4
II <= EFL_9
II <= EFL_11
ES >= GS
DS >= GS
===========================================================================
..new0x08():::ENTER;condition="not(EFL_6==0)"
SMM == EFL_4
SMM == EFL_11
GDT one of { "0000000000000000", "0000910800000027" }
EBX != ECX
ECX != EDX
ES < CS
EFL_2 >= EFL_9
EFL_6 >= EFL_9
===========================================================================
..new0x08():::ENTER;condition="D_EFL_6==0"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_4
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_0
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == EFL_2
A20 == EFL_6
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SS == FS
SS == GS
ADDR == -1
EAX == 464
EBX == 7
ECX == 160
EDX == 80
EIP == 21924
EFL == 70
CPL == 0
II == 0
A20 == 1
ES == "0040000004000000ffff00009300"
CS == "c000000c00000000ffff00009e00"
SS == "0000000000000000ffff00009300"
DS == "eb34000eb3400000ffff00009300"
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "0000910800000027"
IDT == "00000000000003ff"
CR0 == 16
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS one of { 1, 68 }
CCD == 0
CC0 == 0
EFER == 0
===========================================================================
..new0x08():::ENTER;condition="not(D_EFL_6==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SMM == HLT
SMM == EFL_8
SMM == EFL_13
SMM == CR0_0
SMM == CR0_1
SMM == CR0_2
SMM == CR0_3
SMM == CR0_5
SMM == CR0_7
SMM == CR0_18
SMM == CR0_20
SMM == CR4_6
SMM == CR4_8
SMM == CR4_9
SMM == CR4_11
SMM == CR4_12
SS == FS
ADDR == -1
EAX >= 0
EBX >= 0
ECX >= 0
EDX >= 0
EFL >= 2
CPL == 0
II one of { 0, 1 }
A20 == 1
SMM == 0
SS one of { "0000000000000000ffff00009300", "000000000000ffffffff00809300", "000000000000ffffffff008f9300" }
GS one of { "0000000000000000ffff00009300", "000000000000ffffffff008f9300", "c980000c9800ffffffff00809300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027", "000f5e8000000037" }
IDT == "00000000000003ff"
CR0 == 16
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
EFL_11 one of { 0, 1 }
ADDR < EIP
EAX != ECX
II <= A20
II >= SMM
II <= EFL_2
II <= EFL_6
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= EFL_11
SMM <= EFL_2
SMM <= EFL_4
SMM <= EFL_6
SMM <= EFL_9
SMM <= EFL_11
ES != CS
ES >= SS
ES > LDT
ES > TR
CS > SS
CS != DS
CS > GS
CS > LDT
CS > TR
SS <= DS
SS <= GS
SS > LDT
SS > TR
DS > LDT
DS > TR
GS > LDT
GS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_6
EFL_2 >= EFL_11
EFL_4 <= EFL_9
EFL_4 >= EFL_11
EFL_9 >= EFL_11
===========================================================================
..new0x08():::EXIT
ADDR == orig(ADDR)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_8
II == EFL_9
II == EFL_13
II == CR0_0
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_8)
II == orig(EFL_13)
II == orig(CR0_0)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_8
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
SS == FS
SS == orig(SS)
SS == orig(FS)
GS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_11 == orig(EFL_11)
(D_EFL_6 == 0)  <==>  (II == D_EFL_6)
(D_EFL_6 == 0)  ==>  (A20 == D_EFL_9)
(D_EFL_6 == 0)  ==>  (A20 == EFL_4)
(D_EFL_6 == 0)  ==>  (A20 == orig(EFL_2))
(D_EFL_6 == 0)  ==>  (A20 == orig(EFL_6))
(D_EFL_6 == 0)  ==>  (CCD == 0)
(D_EFL_6 == 0)  ==>  (CCD == orig(CCD))
(D_EFL_6 == 0)  ==>  (CCS one of { 145, 149 })
(D_EFL_6 == 0)  ==>  (CS == "f000000f00000000ffff00009e00")
(D_EFL_6 == 0)  ==>  (DS == "0000000000000000ffff00009300")
(D_EFL_6 == 0)  ==>  (D_EFL_2 one of { 0, 1 })
(D_EFL_6 == 0)  ==>  (D_EFL_4 == 2)
(D_EFL_6 == 0)  ==>  (D_EFL_9 == 1)
(D_EFL_6 == 0)  ==>  (EBX == 7)
(D_EFL_6 == 0)  ==>  (EBX == orig(EBX))
(D_EFL_6 == 0)  ==>  (ECX == 1)
(D_EFL_6 == 0)  ==>  (EFL one of { 147, 151 })
(D_EFL_6 == 0)  ==>  (EFL_11 == 0)
(D_EFL_6 == 0)  ==>  (EFL_2 == D_EFL_2)
(D_EFL_6 == 0)  ==>  (EFL_4 == 1)
(D_EFL_6 == 0)  ==>  (EFL_6 == 0)
(D_EFL_6 == 0)  ==>  (ES == "0000000000000000ffff00009300")
(D_EFL_6 == 0)  ==>  (ES == DS)
(D_EFL_6 == 0)  ==>  (ES == GS)
(D_EFL_6 == 0)  ==>  (ES == SS)
(D_EFL_6 == 0)  ==>  (GDT == "0000910800000027")
(D_EFL_6 == 0)  ==>  (GDT == orig(GDT))
(D_EFL_6 == 0)  ==>  (GS == "0000000000000000ffff00009300")
(D_EFL_6 == 0)  ==>  (II == EFL_11)
(D_EFL_6 == 0)  ==>  (II == EFL_6)
(D_EFL_6 == 0)  ==>  (II == orig(EFL_4))
(D_EFL_6 == 0)  ==>  (II == orig(EFL_9))
(D_EFL_6 == 0)  ==>  (II == orig(II))
(D_EFL_6 == 0)  ==>  (SS == "0000000000000000ffff00009300")
(D_EFL_6 == 0)  ==>  (orig(CCD) == 0)
(D_EFL_6 == 0)  ==>  (orig(CCS) one of { 1, 68 })
(D_EFL_6 == 0)  ==>  (orig(CS) == "c000000c00000000ffff00009e00")
(D_EFL_6 == 0)  ==>  (orig(DS) == "eb34000eb3400000ffff00009300")
(D_EFL_6 == 0)  ==>  (orig(EAX) == 464)
(D_EFL_6 == 0)  ==>  (orig(EBX) == 7)
(D_EFL_6 == 0)  ==>  (orig(ECX) == 160)
(D_EFL_6 == 0)  ==>  (orig(EDX) == 80)
(D_EFL_6 == 0)  ==>  (orig(EFL) == 70)
(D_EFL_6 == 0)  ==>  (orig(EFL_2) == 1)
(D_EFL_6 == 0)  ==>  (orig(EFL_4) == 0)
(D_EFL_6 == 0)  ==>  (orig(EFL_6) == 1)
(D_EFL_6 == 0)  ==>  (orig(EFL_9) == 0)
(D_EFL_6 == 0)  ==>  (orig(EIP) == 21924)
(D_EFL_6 == 0)  ==>  (orig(ES) == "0040000004000000ffff00009300")
(D_EFL_6 == 0)  ==>  (orig(GDT) == "0000910800000027")
(D_EFL_6 == 0)  ==>  (orig(II) == 0)
(D_EFL_6 one of { 1, 2 })  <==>  (A20 <= D_EFL_6)
(D_EFL_6 one of { 1, 2 })  <==>  (D_EFL_6 >= D_EFL_9)
(D_EFL_6 one of { 1, 2 })  <==>  (D_EFL_6 >= orig(EFL_2))
(D_EFL_6 one of { 1, 2 })  <==>  (D_EFL_6 >= orig(EFL_6))
(D_EFL_6 one of { 1, 2 })  <==>  (EFL_4 <= D_EFL_6)
(D_EFL_6 one of { 1, 2 })  <==>  (EFL_6 >= orig(EFL_6))
(D_EFL_6 one of { 1, 2 })  <==>  (II < D_EFL_6)
(D_EFL_6 one of { 1, 2 })  ==>  (D_EFL_2 >= orig(EFL_6))
(D_EFL_6 one of { 1, 2 })  ==>  (D_EFL_2 one of { 0, 1, 2 })
(D_EFL_6 one of { 1, 2 })  ==>  (D_EFL_4 one of { 1, 2 })
(D_EFL_6 one of { 1, 2 })  ==>  (D_EFL_9 one of { 0, 1 })
(D_EFL_6 one of { 1, 2 })  ==>  (EFL >= 2)
(D_EFL_6 one of { 1, 2 })  ==>  (EFL_11 one of { 0, 1 })
(D_EFL_6 one of { 1, 2 })  ==>  (EFL_2 <= D_EFL_6)
(D_EFL_6 one of { 1, 2 })  ==>  (EFL_2 >= orig(EFL_6))
(D_EFL_6 one of { 1, 2 })  ==>  (EFL_4 <= D_EFL_2)
(D_EFL_6 one of { 1, 2 })  ==>  (EFL_4 one of { 0, 1 })
(D_EFL_6 one of { 1, 2 })  ==>  (EFL_6 one of { 0, 1 })
(D_EFL_6 one of { 1, 2 })  ==>  (GDT one of { "0000000000000000", "0000910800000027" })
(D_EFL_6 one of { 1, 2 })  ==>  (GS one of { "0000000000000000ffff00009300", "000000000000ffffffff008f9300", "c980000c9800ffffffff00809300" })
(D_EFL_6 one of { 1, 2 })  ==>  (SS one of { "0000000000000000ffff00009300", "000000000000ffffffff00809300", "000000000000ffffffff008f9300" })
(D_EFL_6 one of { 1, 2 })  ==>  (orig(EFL) >= 2)
(D_EFL_6 one of { 1, 2 })  ==>  (orig(EFL_2) one of { 0, 1 })
(D_EFL_6 one of { 1, 2 })  ==>  (orig(EFL_4) one of { 0, 1 })
(D_EFL_6 one of { 1, 2 })  ==>  (orig(EFL_6) one of { 0, 1 })
(D_EFL_6 one of { 1, 2 })  ==>  (orig(EFL_9) one of { 0, 1 })
(D_EFL_6 one of { 1, 2 })  ==>  (orig(GDT) one of { "0000000000000000", "0000910800000027", "000f5e8000000037" })
(D_EFL_6 one of { 1, 2 })  ==>  (orig(II) one of { 0, 1 })
(EFL_6 == 0)  <==>  (A20 > EFL_6)
(EFL_6 == 0)  <==>  (EFL_4 >= EFL_6)
(EFL_6 == 0)  <==>  (EFL_6 < D_EFL_4)
(EFL_6 == 0)  <==>  (EFL_6 <= EFL_11)
(EFL_6 == 0)  <==>  (EFL_6 <= orig(EFL_4))
(EFL_6 == 0)  <==>  (II == EFL_6)
(EFL_6 == 0)  ==>  (A20 > orig(II))
(EFL_6 == 0)  ==>  (A20 >= D_EFL_6)
(EFL_6 == 0)  ==>  (DS >= GS)
(EFL_6 == 0)  ==>  (D_EFL_2 one of { 0, 1, 2 })
(EFL_6 == 0)  ==>  (D_EFL_4 > orig(EFL_6))
(EFL_6 == 0)  ==>  (D_EFL_4 > orig(II))
(EFL_6 == 0)  ==>  (D_EFL_4 >= D_EFL_6)
(EFL_6 == 0)  ==>  (D_EFL_4 one of { 1, 2 })
(EFL_6 == 0)  ==>  (D_EFL_6 != orig(EFL_6))
(EFL_6 == 0)  ==>  (D_EFL_6 one of { 0, 1 })
(EFL_6 == 0)  ==>  (D_EFL_9 >= orig(EFL_6))
(EFL_6 == 0)  ==>  (D_EFL_9 >= orig(II))
(EFL_6 == 0)  ==>  (EAX != EBX)
(EFL_6 == 0)  ==>  (EBX != orig(EAX))
(EFL_6 == 0)  ==>  (EBX != orig(EDX))
(EFL_6 == 0)  ==>  (EFL >= 2)
(EFL_6 == 0)  ==>  (EFL_11 >= orig(II))
(EFL_6 == 0)  ==>  (EFL_11 one of { 0, 1 })
(EFL_6 == 0)  ==>  (EFL_2 one of { 0, 1 })
(EFL_6 == 0)  ==>  (EFL_4 >= orig(EFL_6))
(EFL_6 == 0)  ==>  (EFL_4 >= orig(II))
(EFL_6 == 0)  ==>  (EFL_4 one of { 0, 1 })
(EFL_6 == 0)  ==>  (EFL_6 <= D_EFL_9)
(EFL_6 == 0)  ==>  (EFL_6 <= orig(EFL_2))
(EFL_6 == 0)  ==>  (EFL_6 <= orig(EFL_6))
(EFL_6 == 0)  ==>  (EFL_6 <= orig(EFL_9))
(EFL_6 == 0)  ==>  (ES >= GS)
(EFL_6 == 0)  ==>  (GS <= orig(DS))
(EFL_6 == 0)  ==>  (GS <= orig(ES))
(EFL_6 == 0)  ==>  (II == orig(II))
(EFL_6 == 0)  ==>  (orig(EAX) != orig(EBX))
(EFL_6 == 0)  ==>  (orig(EBX) != orig(EDX))
(EFL_6 == 0)  ==>  (orig(EBX) % EBX == 0)
(EFL_6 == 0)  ==>  (orig(EFL_4) one of { 0, 1 })
(EFL_6 == 0)  ==>  (orig(GDT) one of { "0000000000000000", "0000910800000027", "000f5e8000000037" })
(EFL_6 == 0)  ==>  (orig(II) <= orig(EFL_4))
(EFL_6 == 0)  ==>  (orig(II) <= orig(EFL_9))
(EFL_6 == 0)  ==>  (orig(II) == 0)
(EFL_6 == 1)  <==>  (A20 == EFL_6)
(EFL_6 == 1)  <==>  (EFL_4 < EFL_6)
(EFL_6 == 1)  <==>  (EFL_6 > EFL_11)
(EFL_6 == 1)  <==>  (EFL_6 > orig(EFL_4))
(EFL_6 == 1)  <==>  (II < EFL_6)
(EFL_6 == 1)  ==>  (A20 <= D_EFL_2)
(EFL_6 == 1)  ==>  (A20 <= D_EFL_6)
(EFL_6 == 1)  ==>  (A20 == D_EFL_4)
(EFL_6 == 1)  ==>  (A20 == EFL_2)
(EFL_6 == 1)  ==>  (A20 > EFL_11)
(EFL_6 == 1)  ==>  (A20 > EFL_4)
(EFL_6 == 1)  ==>  (A20 > orig(EFL_4))
(EFL_6 == 1)  ==>  (CCD == orig(CCD))
(EFL_6 == 1)  ==>  (CS > orig(ES))
(EFL_6 == 1)  ==>  (CS one of { "f000000f00000000ffff00009e00", "f000000f0000ffffffff00809b00", "f000000f0000ffffffff008f9b00" })
(EFL_6 == 1)  ==>  (DS < orig(CS))
(EFL_6 == 1)  ==>  (DS <= GS)
(EFL_6 == 1)  ==>  (DS <= orig(ES))
(EFL_6 == 1)  ==>  (DS one of { "0000000000000000ffff00009300", "000000000000ffffffff00809300", "000000000000ffffffff008f9300" })
(EFL_6 == 1)  ==>  (D_EFL_2 <= D_EFL_6)
(EFL_6 == 1)  ==>  (D_EFL_2 > orig(EFL_4))
(EFL_6 == 1)  ==>  (D_EFL_2 >= D_EFL_4)
(EFL_6 == 1)  ==>  (D_EFL_2 >= D_EFL_9)
(EFL_6 == 1)  ==>  (D_EFL_2 >= orig(EFL_2))
(EFL_6 == 1)  ==>  (D_EFL_2 >= orig(EFL_6))
(EFL_6 == 1)  ==>  (D_EFL_2 one of { 1, 2 })
(EFL_6 == 1)  ==>  (D_EFL_4 <= D_EFL_6)
(EFL_6 == 1)  ==>  (D_EFL_4 == 1)
(EFL_6 == 1)  ==>  (D_EFL_4 > orig(EFL_4))
(EFL_6 == 1)  ==>  (D_EFL_6 > orig(EFL_4))
(EFL_6 == 1)  ==>  (D_EFL_6 >= D_EFL_9)
(EFL_6 == 1)  ==>  (D_EFL_6 >= orig(EFL_2))
(EFL_6 == 1)  ==>  (D_EFL_6 >= orig(EFL_6))
(EFL_6 == 1)  ==>  (D_EFL_6 one of { 1, 2 })
(EFL_6 == 1)  ==>  (D_EFL_9 >= orig(EFL_4))
(EFL_6 == 1)  ==>  (EAX != ECX)
(EFL_6 == 1)  ==>  (EBX == orig(EBX))
(EFL_6 == 1)  ==>  (ECX != EDX)
(EFL_6 == 1)  ==>  (ECX != orig(EBX))
(EFL_6 == 1)  ==>  (EFL == 70)
(EFL_6 == 1)  ==>  (EFL_11 < D_EFL_2)
(EFL_6 == 1)  ==>  (EFL_11 < D_EFL_4)
(EFL_6 == 1)  ==>  (EFL_11 < D_EFL_6)
(EFL_6 == 1)  ==>  (EFL_11 <= D_EFL_9)
(EFL_6 == 1)  ==>  (EFL_11 <= orig(EFL_6))
(EFL_6 == 1)  ==>  (EFL_11 <= orig(II))
(EFL_6 == 1)  ==>  (EFL_11 == 0)
(EFL_6 == 1)  ==>  (EFL_2 <= D_EFL_6)
(EFL_6 == 1)  ==>  (EFL_2 == 1)
(EFL_6 == 1)  ==>  (EFL_2 > EFL_11)
(EFL_6 == 1)  ==>  (EFL_2 > EFL_4)
(EFL_6 == 1)  ==>  (EFL_2 > orig(EFL_4))
(EFL_6 == 1)  ==>  (EFL_2 >= D_EFL_9)
(EFL_6 == 1)  ==>  (EFL_2 >= orig(EFL_2))
(EFL_6 == 1)  ==>  (EFL_2 >= orig(EFL_6))
(EFL_6 == 1)  ==>  (EFL_2 >= orig(EFL_9))
(EFL_6 == 1)  ==>  (EFL_4 < D_EFL_2)
(EFL_6 == 1)  ==>  (EFL_4 < D_EFL_4)
(EFL_6 == 1)  ==>  (EFL_4 < D_EFL_6)
(EFL_6 == 1)  ==>  (EFL_4 <= D_EFL_9)
(EFL_6 == 1)  ==>  (EFL_4 <= orig(EFL_2))
(EFL_6 == 1)  ==>  (EFL_4 <= orig(EFL_6))
(EFL_6 == 1)  ==>  (EFL_4 <= orig(EFL_9))
(EFL_6 == 1)  ==>  (EFL_4 <= orig(II))
(EFL_6 == 1)  ==>  (EFL_4 == 0)
(EFL_6 == 1)  ==>  (EFL_6 >= D_EFL_9)
(EFL_6 == 1)  ==>  (EFL_6 >= orig(EFL_2))
(EFL_6 == 1)  ==>  (EFL_6 >= orig(EFL_6))
(EFL_6 == 1)  ==>  (EFL_6 >= orig(EFL_9))
(EFL_6 == 1)  ==>  (ES < CS)
(EFL_6 == 1)  ==>  (ES < orig(CS))
(EFL_6 == 1)  ==>  (ES <= orig(ES))
(EFL_6 == 1)  ==>  (GDT == orig(GDT))
(EFL_6 == 1)  ==>  (II < D_EFL_2)
(EFL_6 == 1)  ==>  (II < D_EFL_6)
(EFL_6 == 1)  ==>  (II < EFL_2)
(EFL_6 == 1)  ==>  (II == EFL_11)
(EFL_6 == 1)  ==>  (II == EFL_4)
(EFL_6 == 1)  ==>  (II == orig(EFL_4))
(EFL_6 == 1)  ==>  (SS == DS)
(EFL_6 == 1)  ==>  (orig(EBX) != orig(ECX))
(EFL_6 == 1)  ==>  (orig(ECX) != orig(EDX))
(EFL_6 == 1)  ==>  (orig(EFL_2) >= orig(EFL_4))
(EFL_6 == 1)  ==>  (orig(EFL_2) >= orig(EFL_9))
(EFL_6 == 1)  ==>  (orig(EFL_4) <= orig(EFL_6))
(EFL_6 == 1)  ==>  (orig(EFL_4) == 0)
(EFL_6 == 1)  ==>  (orig(EFL_6) >= orig(EFL_9))
(EFL_6 == 1)  ==>  (orig(ES) < orig(CS))
(EFL_6 == 1)  ==>  (orig(GDT) one of { "0000000000000000", "0000910800000027" })
(EFL_6 == 1)  ==>  (orig(II) >= orig(EFL_4))
(EFL_6 == 1)  ==>  (orig(II) one of { 0, 1 })
ADDR == -1
EAX >= 0
EBX >= 0
ECX >= 0
EDX >= 0
EIP == 65189
EFL >= 2
CPL == 0
II == 0
A20 == 1
SS one of { "0000000000000000ffff00009300", "000000000000ffffffff00809300", "000000000000ffffffff008f9300" }
GS one of { "0000000000000000ffff00009300", "000000000000ffffffff008f9300", "c980000c9800ffffffff00809300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027" }
IDT == "00000000000003ff"
CR0 == 16
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_11 one of { 0, 1 }
D_EFL_2 one of { 0, 1, 2 }
D_EFL_4 one of { 1, 2 }
D_EFL_6 one of { 0, 1, 2 }
D_EFL_9 one of { 0, 1 }
ADDR < orig(EIP)
EBX != ECX
EBX >= orig(EBX)
EBX != orig(ECX)
ECX != orig(EAX)
ECX != orig(EDX)
EIP > orig(EIP)
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= EFL_11
II <= D_EFL_2
II < D_EFL_4
II <= D_EFL_6
II <= D_EFL_9
II <= orig(II)
II <= orig(EFL_2)
II <= orig(EFL_4)
II <= orig(EFL_6)
II <= orig(EFL_9)
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_11
A20 <= D_EFL_4
A20 >= D_EFL_9
A20 >= orig(II)
A20 >= orig(EFL_2)
A20 >= orig(EFL_4)
A20 >= orig(EFL_6)
A20 >= orig(EFL_9)
ES != CS
ES >= SS
ES >= DS
ES > LDT
ES > TR
ES != orig(CS)
CS > SS
CS > DS
CS > GS
CS > LDT
CS > TR
CS != orig(ES)
CS >= orig(CS)
CS > orig(DS)
SS <= DS
SS <= GS
SS > LDT
SS > TR
SS <= orig(ES)
SS < orig(CS)
SS <= orig(DS)
DS > LDT
DS > TR
DS != orig(CS)
DS <= orig(DS)
GS > LDT
GS > TR
GS < orig(CS)
LDT < TR
LDT < orig(ES)
LDT < orig(CS)
LDT < orig(DS)
TR < orig(ES)
TR < orig(CS)
TR < orig(DS)
GDT != IDT
GDT <= orig(GDT)
IDT != orig(GDT)
CCD <= orig(CCD)
EFL_2 >= EFL_6
EFL_2 >= EFL_11
EFL_2 <= D_EFL_2
EFL_2 <= D_EFL_4
EFL_2 >= orig(II)
EFL_4 >= EFL_11
EFL_4 <= D_EFL_4
EFL_4 >= orig(EFL_4)
EFL_6 <= D_EFL_2
EFL_6 <= D_EFL_4
EFL_6 <= D_EFL_6
EFL_6 >= orig(II)
EFL_11 <= D_EFL_2
EFL_11 <= D_EFL_4
EFL_11 <= D_EFL_6
EFL_11 <= orig(EFL_2)
EFL_11 <= orig(EFL_4)
EFL_11 <= orig(EFL_9)
D_EFL_2 >= orig(II)
D_EFL_2 >= orig(EFL_4)
D_EFL_2 >= orig(EFL_9)
D_EFL_4 >= D_EFL_9
D_EFL_4 >= orig(II)
D_EFL_4 >= orig(EFL_2)
D_EFL_4 >= orig(EFL_4)
D_EFL_4 >= orig(EFL_6)
D_EFL_4 >= orig(EFL_9)
D_EFL_6 >= orig(II)
D_EFL_6 >= orig(EFL_4)
D_EFL_6 >= orig(EFL_9)
D_EFL_9 != orig(EFL_9)
===========================================================================
..new0x08():::EXIT;condition="EFL_6==0"
II == EFL_6
II == orig(II)
D_EFL_6 one of { 0, 1 }
EAX != EBX
EBX != orig(EAX)
orig(EBX) % EBX == 0
EBX != orig(EDX)
A20 >= D_EFL_6
ES >= GS
DS >= GS
GS <= orig(ES)
GS <= orig(DS)
EFL_4 >= orig(EFL_6)
D_EFL_4 >= D_EFL_6
D_EFL_4 > orig(EFL_6)
D_EFL_6 != orig(EFL_6)
D_EFL_9 >= orig(EFL_6)
===========================================================================
..new0x08():::EXIT;condition="not(EFL_6==0)"
EBX == orig(EBX)
II == EFL_4
II == EFL_11
II == orig(EFL_4)
II == orig(EFL_11)
A20 == EFL_2
A20 == EFL_6
A20 == D_EFL_4
SS == DS
GDT == orig(GDT)
CCD == orig(CCD)
EFL == 70
CS one of { "f000000f00000000ffff00009e00", "f000000f0000ffffffff00809b00", "f000000f0000ffffffff008f9b00" }
D_EFL_2 one of { 1, 2 }
D_EFL_6 one of { 1, 2 }
EAX != ECX
ECX != EDX
II < D_EFL_2
II < D_EFL_6
A20 <= D_EFL_2
A20 <= D_EFL_6
ES < CS
ES <= orig(ES)
ES < orig(CS)
CS > orig(ES)
D_EFL_2 <= D_EFL_6
D_EFL_2 >= D_EFL_9
D_EFL_2 >= orig(EFL_2)
D_EFL_2 >= orig(EFL_6)
D_EFL_6 >= D_EFL_9
D_EFL_6 >= orig(EFL_2)
D_EFL_6 >= orig(EFL_6)
===========================================================================
..new0x08():::EXIT;condition="D_EFL_6==0"
ADDR == orig(ADDR)
EBX == orig(EBX)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_6
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_0
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == D_EFL_6
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_4)
II == orig(EFL_8)
II == orig(EFL_9)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_0)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == EFL_4
A20 == D_EFL_1
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(EFL_2)
A20 == orig(EFL_6)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == SS
ES == DS
ES == FS
ES == GS
ES == orig(SS)
ES == orig(FS)
ES == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == D_EFL_2
ADDR == -1
EBX == 7
ECX == 1
EIP == 65189
EFL one of { 147, 151 }
CPL == 0
II == 0
A20 == 1
ES == "0000000000000000ffff00009300"
CS == "f000000f00000000ffff00009e00"
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "0000910800000027"
IDT == "00000000000003ff"
CR0 == 16
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS one of { 145, 149 }
CCD == 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
D_EFL_4 == 2
===========================================================================
..new0x08():::EXIT;condition="not(D_EFL_6==0)"
ADDR == orig(ADDR)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_8
II == EFL_9
II == EFL_13
II == CR0_0
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_8)
II == orig(EFL_13)
II == orig(CR0_0)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_8
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
SS == FS
SS == orig(SS)
SS == orig(FS)
GS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_11 == orig(EFL_11)
ADDR == -1
EAX >= 0
EBX >= 0
ECX >= 0
EDX >= 0
EIP == 65189
EFL >= 2
CPL == 0
II == 0
A20 == 1
SS one of { "0000000000000000ffff00009300", "000000000000ffffffff00809300", "000000000000ffffffff008f9300" }
GS one of { "0000000000000000ffff00009300", "000000000000ffffffff008f9300", "c980000c9800ffffffff00809300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027" }
IDT == "00000000000003ff"
CR0 == 16
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_11 one of { 0, 1 }
D_EFL_2 one of { 0, 1, 2 }
D_EFL_4 one of { 1, 2 }
D_EFL_6 one of { 1, 2 }
D_EFL_9 one of { 0, 1 }
ADDR < orig(EIP)
EBX != ECX
EBX >= orig(EBX)
EBX != orig(ECX)
ECX != orig(EAX)
ECX != orig(EDX)
EIP > orig(EIP)
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= EFL_11
II <= D_EFL_2
II < D_EFL_4
II < D_EFL_6
II <= D_EFL_9
II <= orig(II)
II <= orig(EFL_2)
II <= orig(EFL_4)
II <= orig(EFL_6)
II <= orig(EFL_9)
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_11
A20 <= D_EFL_4
A20 <= D_EFL_6
A20 >= D_EFL_9
A20 >= orig(II)
A20 >= orig(EFL_2)
A20 >= orig(EFL_4)
A20 >= orig(EFL_6)
A20 >= orig(EFL_9)
ES != CS
ES >= SS
ES >= DS
ES > LDT
ES > TR
ES != orig(CS)
CS > SS
CS > DS
CS > GS
CS > LDT
CS > TR
CS != orig(ES)
CS >= orig(CS)
CS > orig(DS)
SS <= DS
SS <= GS
SS > LDT
SS > TR
SS <= orig(ES)
SS < orig(CS)
SS <= orig(DS)
DS > LDT
DS > TR
DS != orig(CS)
DS <= orig(DS)
GS > LDT
GS > TR
GS < orig(CS)
LDT < TR
LDT < orig(ES)
LDT < orig(CS)
LDT < orig(DS)
TR < orig(ES)
TR < orig(CS)
TR < orig(DS)
GDT != IDT
GDT <= orig(GDT)
IDT != orig(GDT)
CCD <= orig(CCD)
EFL_2 >= EFL_6
EFL_2 >= EFL_11
EFL_2 <= D_EFL_2
EFL_2 <= D_EFL_4
EFL_2 <= D_EFL_6
EFL_2 >= orig(II)
EFL_2 >= orig(EFL_6)
EFL_4 >= EFL_11
EFL_4 <= D_EFL_2
EFL_4 <= D_EFL_4
EFL_4 <= D_EFL_6
EFL_4 >= orig(EFL_4)
EFL_6 <= D_EFL_2
EFL_6 <= D_EFL_4
EFL_6 <= D_EFL_6
EFL_6 >= orig(II)
EFL_6 >= orig(EFL_6)
EFL_11 <= D_EFL_2
EFL_11 <= D_EFL_4
EFL_11 <= D_EFL_6
EFL_11 <= orig(EFL_2)
EFL_11 <= orig(EFL_4)
EFL_11 <= orig(EFL_9)
D_EFL_2 >= orig(II)
D_EFL_2 >= orig(EFL_4)
D_EFL_2 >= orig(EFL_6)
D_EFL_2 >= orig(EFL_9)
D_EFL_4 >= D_EFL_9
D_EFL_4 >= orig(II)
D_EFL_4 >= orig(EFL_2)
D_EFL_4 >= orig(EFL_4)
D_EFL_4 >= orig(EFL_6)
D_EFL_4 >= orig(EFL_9)
D_EFL_6 >= D_EFL_9
D_EFL_6 >= orig(II)
D_EFL_6 >= orig(EFL_2)
D_EFL_6 >= orig(EFL_4)
D_EFL_6 >= orig(EFL_6)
D_EFL_6 >= orig(EFL_9)
D_EFL_9 != orig(EFL_9)
===========================================================================
..new0x76():::ENTER
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == EFL_2
II == EFL_6
II == EFL_9
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SMM == HLT
SMM == EFL_4
SMM == EFL_8
SMM == EFL_11
SMM == EFL_13
SMM == CR0_0
SMM == CR0_1
SMM == CR0_2
SMM == CR0_3
SMM == CR0_5
SMM == CR0_7
SMM == CR0_18
SMM == CR0_20
SMM == CR4_6
SMM == CR4_8
SMM == CR4_9
SMM == CR4_11
SMM == CR4_12
SS == FS
SS == GS
ADDR == -1
EAX one of { 0, 64936 }
EBX one of { 255, 56320, 213504 }
ECX one of { 64, 33741 }
EDX one of { 0, 48384 }
EIP one of { 33768, 54263 }
EFL one of { 2, 582 }
CPL == 0
II one of { 0, 1 }
A20 == 1
SMM == 0
ES one of { "0040000004000000ffff00009300", "dc00000dc0000000ffff00009300" }
CS one of { "f000000f00000000ffff00009b00", "f000000f00000000ffff00009e00" }
SS == "0000000000000000ffff00009300"
DS one of { "0000000000000000ffff00009300", "dc00000dc0000000ffff00009300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027" }
IDT == "00000000000003ff"
CR0 == 16
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS one of { 20, 56320 }
CCD one of { 0, 64920 }
CC0 == 0
EFER == 0
ADDR < EIP
EAX != EBX
EAX != ECX
EAX >= EDX
EBX > ECX
EBX != EDX
ECX != EDX
II <= A20
II >= SMM
ES < CS
ES > SS
ES != DS
ES > LDT
ES > TR
CS > SS
CS > DS
CS > LDT
CS > TR
SS <= DS
SS > LDT
SS > TR
DS > LDT
DS > TR
LDT < TR
GDT != IDT
===========================================================================
..new0x76():::ENTER;condition="not(EFL_6==0)"
===========================================================================
..new0x76():::ENTER;condition="not(D_EFL_6==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == EFL_2
II == EFL_6
II == EFL_9
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SMM == HLT
SMM == EFL_4
SMM == EFL_8
SMM == EFL_11
SMM == EFL_13
SMM == CR0_0
SMM == CR0_1
SMM == CR0_2
SMM == CR0_3
SMM == CR0_5
SMM == CR0_7
SMM == CR0_18
SMM == CR0_20
SMM == CR4_6
SMM == CR4_8
SMM == CR4_9
SMM == CR4_11
SMM == CR4_12
SS == FS
SS == GS
ADDR == -1
EAX one of { 0, 64936 }
EBX one of { 255, 56320, 213504 }
ECX one of { 64, 33741 }
EDX one of { 0, 48384 }
EIP one of { 33768, 54263 }
EFL one of { 2, 582 }
CPL == 0
II one of { 0, 1 }
A20 == 1
SMM == 0
ES one of { "0040000004000000ffff00009300", "dc00000dc0000000ffff00009300" }
CS one of { "f000000f00000000ffff00009b00", "f000000f00000000ffff00009e00" }
SS == "0000000000000000ffff00009300"
DS one of { "0000000000000000ffff00009300", "dc00000dc0000000ffff00009300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027" }
IDT == "00000000000003ff"
CR0 == 16
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS one of { 20, 56320 }
CCD one of { 0, 64920 }
CC0 == 0
EFER == 0
ADDR < EIP
EAX != EBX
EAX != ECX
EAX >= EDX
EBX > ECX
EBX != EDX
ECX != EDX
II <= A20
II >= SMM
ES < CS
ES > SS
ES != DS
ES > LDT
ES > TR
CS > SS
CS > DS
CS > LDT
CS > TR
SS <= DS
SS > LDT
SS > TR
DS > LDT
DS > TR
LDT < TR
GDT != IDT
===========================================================================
..new0x76():::EXIT
ADDR == orig(ADDR)
EBX == orig(EBX)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_4
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_0
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_4)
II == orig(EFL_8)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_0)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == EFL_2
A20 == EFL_6
A20 == D_EFL_1
A20 == D_EFL_4
A20 == D_EFL_8
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
CS == orig(CS)
SS == FS
SS == GS
SS == orig(SS)
SS == orig(FS)
SS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
D_EFL_2 == D_EFL_6
ADDR == -1
EAX == 0
EBX one of { 255, 56320, 213504 }
ECX one of { 24576, 33741, 6578533 }
EDX one of { 0, 128 }
EIP == 54329
EFL == 70
CPL == 0
II == 0
A20 == 1
ES one of { "0000000000000000ffff00009300", "0820000082000000ffff00009300", "dc00000dc0000000ffff00009300" }
CS one of { "f000000f00000000ffff00009b00", "f000000f00000000ffff00009e00" }
SS == "0000000000000000ffff00009300"
DS one of { "0000000000000000ffff00009300", "6000000600000000ffff00009300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027" }
IDT == "00000000000003ff"
CR0 == 16
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS one of { 68, 56320 }
CCD one of { 0, 64920 }
CC0 == 0
EFER == 0
D_EFL_2 one of { 1, 2 }
D_EFL_9 one of { 0, 1 }
ADDR < orig(EIP)
EAX < EBX
EAX < ECX
EAX <= EDX
EAX <= orig(EAX)
EAX < orig(ECX)
EAX <= orig(EDX)
EBX != ECX
EBX > EDX
EBX != orig(EAX)
EBX > orig(ECX)
EBX != orig(EDX)
ECX > EDX
ECX != orig(EAX)
ECX >= orig(ECX)
ECX != orig(EDX)
EDX <= orig(EAX)
EDX != orig(ECX)
EDX <= orig(EDX)
EIP > orig(EIP)
EFL != orig(EFL)
II < D_EFL_2
II <= D_EFL_9
II <= orig(II)
A20 <= D_EFL_2
A20 >= D_EFL_9
A20 >= orig(II)
ES < CS
ES >= SS
ES != DS
ES > LDT
ES > TR
ES != orig(DS)
CS > SS
CS > DS
CS > LDT
CS > TR
CS > orig(ES)
CS > orig(DS)
SS <= DS
SS > LDT
SS > TR
SS < orig(ES)
SS <= orig(DS)
DS > LDT
DS > TR
DS != orig(ES)
DS <= orig(DS)
LDT < TR
LDT < orig(ES)
LDT < orig(DS)
TR < orig(ES)
TR < orig(DS)
GDT != IDT
CCS >= orig(CCS)
D_EFL_2 > D_EFL_9
D_EFL_2 >= orig(II)
D_EFL_9 != orig(II)
===========================================================================
..new0x76():::EXIT;condition="not(EFL_6==0)"
===========================================================================
..new0x76():::EXIT;condition="not(D_EFL_6==0)"
ADDR == orig(ADDR)
EBX == orig(EBX)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_4
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_0
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_4)
II == orig(EFL_8)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_0)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == EFL_2
A20 == EFL_6
A20 == D_EFL_1
A20 == D_EFL_4
A20 == D_EFL_8
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
CS == orig(CS)
SS == FS
SS == GS
SS == orig(SS)
SS == orig(FS)
SS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
D_EFL_2 == D_EFL_6
ADDR == -1
EAX == 0
EBX one of { 255, 56320, 213504 }
ECX one of { 24576, 33741, 6578533 }
EDX one of { 0, 128 }
EIP == 54329
EFL == 70
CPL == 0
II == 0
A20 == 1
ES one of { "0000000000000000ffff00009300", "0820000082000000ffff00009300", "dc00000dc0000000ffff00009300" }
CS one of { "f000000f00000000ffff00009b00", "f000000f00000000ffff00009e00" }
SS == "0000000000000000ffff00009300"
DS one of { "0000000000000000ffff00009300", "6000000600000000ffff00009300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027" }
IDT == "00000000000003ff"
CR0 == 16
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS one of { 68, 56320 }
CCD one of { 0, 64920 }
CC0 == 0
EFER == 0
D_EFL_2 one of { 1, 2 }
D_EFL_9 one of { 0, 1 }
ADDR < orig(EIP)
EAX < EBX
EAX < ECX
EAX <= EDX
EAX <= orig(EAX)
EAX < orig(ECX)
EAX <= orig(EDX)
EBX != ECX
EBX > EDX
EBX != orig(EAX)
EBX > orig(ECX)
EBX != orig(EDX)
ECX > EDX
ECX != orig(EAX)
ECX >= orig(ECX)
ECX != orig(EDX)
EDX <= orig(EAX)
EDX != orig(ECX)
EDX <= orig(EDX)
EIP > orig(EIP)
EFL != orig(EFL)
II < D_EFL_2
II <= D_EFL_9
II <= orig(II)
A20 <= D_EFL_2
A20 >= D_EFL_9
A20 >= orig(II)
ES < CS
ES >= SS
ES != DS
ES > LDT
ES > TR
ES != orig(DS)
CS > SS
CS > DS
CS > LDT
CS > TR
CS > orig(ES)
CS > orig(DS)
SS <= DS
SS > LDT
SS > TR
SS < orig(ES)
SS <= orig(DS)
DS > LDT
DS > TR
DS != orig(ES)
DS <= orig(DS)
LDT < TR
LDT < orig(ES)
LDT < orig(DS)
TR < orig(ES)
TR < orig(DS)
GDT != IDT
CCS >= orig(CCS)
D_EFL_2 > D_EFL_9
D_EFL_2 >= orig(II)
D_EFL_9 != orig(II)
===========================================================================
..nop():::ENTER
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == EFL_9
A20 == EFL_1
A20 == EFL_2
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SMM == HLT
SMM == EFL_8
SMM == EFL_11
SMM == EFL_13
SMM == CR0_1
SMM == CR0_2
SMM == CR0_3
SMM == CR0_5
SMM == CR0_7
SMM == CR0_18
SMM == CR0_20
SMM == CR4_6
SMM == CR4_8
SMM == CR4_9
SMM == CR4_11
SMM == CR4_12
SS == DS
SS == FS
SS == GS
(EFL one of { 134, 151 })  <==>  (CCD one of { 255, 4294967292L })
(EFL one of { 134, 151 })  <==>  (CCS one of { 2, 4 })
(EFL one of { 134, 151 })  <==>  (EFL_6 == 0)
(EFL one of { 134, 151 })  ==>  (ADDR one of { 86419, 1013873 })
(EFL one of { 134, 151 })  ==>  (EAX == -1)
(EFL one of { 134, 151 })  ==>  (EBX one of { -1, 492032 })
(EFL one of { 134, 151 })  ==>  (ECX one of { -1, 0 })
(EFL one of { 134, 151 })  ==>  (EDX one of { 0, 56320 })
(EFL one of { 134, 151 })  ==>  (EFL_4 == CR0_0)
(EFL one of { 134, 151 })  ==>  (EFL_4 one of { 0, 1 })
(EFL one of { 134, 151 })  ==>  (EIP one of { 26669, 86411 })
(EFL one of { 134, 151 })  ==>  (II == 0)
(EFL one of { 134, 151 })  ==>  (II == EFL_6)
(EFL one of { 134, 151 })  ==>  (II == SMM)
(EFL one of { 70, 582 })  <==>  (A20 == EFL_6)
(EFL one of { 70, 582 })  <==>  (CCD == 0)
(EFL one of { 70, 582 })  <==>  (CCS one of { 0, 10, 56320 })
(EFL one of { 70, 582 })  <==>  (EFL_6 == 1)
(EFL one of { 70, 582 })  ==>  (EAX one of { -1, 0 })
(EFL one of { 70, 582 })  ==>  (EBX >= 0)
(EFL one of { 70, 582 })  ==>  (ECX one of { 0, 33537, 151783 })
(EFL one of { 70, 582 })  ==>  (EDX one of { 0, 366144 })
(EFL one of { 70, 582 })  ==>  (EFL_4 == 0)
(EFL one of { 70, 582 })  ==>  (II one of { 0, 1 })
(EFL one of { 70, 582 })  ==>  (SMM == EFL_4)
EAX one of { -1, 0 }
EDX one of { 0, 56320, 366144 }
CPL == 0
II one of { 0, 1 }
A20 == 1
SMM == 0
ES one of { "001000000000ffffffff00cf9300", "dc00000dc000ffffffff008f9300" }
CS one of { "000800000000ffffffff00cf9a00", "f000000f0000ffffffff008f9b00" }
SS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027" }
IDT == "00000000000003ff"
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD one of { 0, 255, 4294967292L }
CC0 == 0
EFER == 0
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR > EIP
EAX <= EBX
EAX <= ECX
EAX <= EDX
II <= A20
II >= SMM
II <= EFL_6
A20 >= EFL_4
A20 >= EFL_6
A20 >= CR0_0
SMM <= EFL_4
SMM <= EFL_6
SMM <= CR0_0
ES != CS
ES >= SS
ES > LDT
ES > TR
CS != SS
CS > LDT
CS > TR
SS > LDT
SS > TR
LDT < TR
GDT != IDT
EFL_4 <= CR0_0
===========================================================================
..nop():::ENTER;condition="EFL_6==0"
II == SMM
II == HLT
II == EFL_6
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
EFL_4 == CR0_0
ADDR one of { 86419, 1013873 }
EAX == -1
EBX one of { -1, 492032 }
ECX one of { -1, 0 }
EDX one of { 0, 56320 }
EIP one of { 26669, 86411 }
EFL one of { 134, 151 }
II == 0
CCS one of { 2, 4 }
CCD one of { 255, 4294967292L }
===========================================================================
..nop():::ENTER;condition="not(EFL_6==0)"
A20 == EFL_6
SMM == EFL_4
EBX >= 0
ECX one of { 0, 33537, 151783 }
EDX one of { 0, 366144 }
EFL one of { 70, 582 }
CCS one of { 0, 10, 56320 }
CCD == 0
===========================================================================
..nop():::ENTER;condition="not(D_EFL_6==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == EFL_9
A20 == EFL_1
A20 == EFL_2
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SMM == HLT
SMM == EFL_8
SMM == EFL_11
SMM == EFL_13
SMM == CR0_1
SMM == CR0_2
SMM == CR0_3
SMM == CR0_5
SMM == CR0_7
SMM == CR0_18
SMM == CR0_20
SMM == CR4_6
SMM == CR4_8
SMM == CR4_9
SMM == CR4_11
SMM == CR4_12
SS == DS
SS == FS
SS == GS
EAX one of { -1, 0 }
EDX one of { 0, 56320, 366144 }
CPL == 0
II one of { 0, 1 }
A20 == 1
SMM == 0
ES one of { "001000000000ffffffff00cf9300", "dc00000dc000ffffffff008f9300" }
CS one of { "000800000000ffffffff00cf9a00", "f000000f0000ffffffff008f9b00" }
SS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027" }
IDT == "00000000000003ff"
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD one of { 0, 255, 4294967292L }
CC0 == 0
EFER == 0
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR > EIP
EAX <= EBX
EAX <= ECX
EAX <= EDX
II <= A20
II >= SMM
II <= EFL_6
A20 >= EFL_4
A20 >= EFL_6
A20 >= CR0_0
SMM <= EFL_4
SMM <= EFL_6
SMM <= CR0_0
ES != CS
ES >= SS
ES > LDT
ES > TR
CS != SS
CS > LDT
CS > TR
SS > LDT
SS > TR
LDT < TR
GDT != IDT
EFL_4 <= CR0_0
===========================================================================
..nop():::EXIT
EDX == orig(EDX)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(EFL_2)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
SMM == HLT
SMM == EFL_8
SMM == EFL_11
SMM == EFL_13
SMM == CR0_1
SMM == CR0_2
SMM == CR0_3
SMM == CR0_5
SMM == CR0_7
SMM == CR0_18
SMM == CR0_20
SMM == CR4_6
SMM == CR4_8
SMM == CR4_9
SMM == CR4_11
SMM == CR4_12
SMM == orig(SMM)
SMM == orig(HLT)
SMM == orig(EFL_8)
SMM == orig(EFL_11)
SMM == orig(EFL_13)
SMM == orig(CR0_1)
SMM == orig(CR0_2)
SMM == orig(CR0_3)
SMM == orig(CR0_5)
SMM == orig(CR0_7)
SMM == orig(CR0_18)
SMM == orig(CR0_20)
SMM == orig(CR4_6)
SMM == orig(CR4_8)
SMM == orig(CR4_9)
SMM == orig(CR4_11)
SMM == orig(CR4_12)
ES == orig(ES)
CS == orig(CS)
SS == DS
SS == FS
SS == GS
SS == orig(SS)
SS == orig(DS)
SS == orig(FS)
SS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == D_EFL_2
EFL_6 == orig(EFL_6)
CR0_0 == orig(CR0_0)
(EFL one of { 18, 151 })  <==>  (A20 == EFL_4)
(EFL one of { 18, 151 })  <==>  (CCD one of { 27844, 4294967292L })
(EFL one of { 18, 151 })  <==>  (CCS one of { 4, 8 })
(EFL one of { 18, 151 })  <==>  (EFL_2 == orig(EFL_4))
(EFL one of { 18, 151 })  <==>  (EFL_4 == 1)
(EFL one of { 18, 151 })  <==>  (EFL_6 == 0)
(EFL one of { 18, 151 })  <==>  (orig(CCD) one of { 255, 4294967292L })
(EFL one of { 18, 151 })  <==>  (orig(CCS) one of { 2, 4 })
(EFL one of { 18, 151 })  <==>  (orig(EFL) one of { 134, 151 })
(EFL one of { 18, 151 })  ==>  (A20 == D_EFL_9)
(EFL one of { 18, 151 })  ==>  (ADDR one of { 86420, 688128 })
(EFL one of { 18, 151 })  ==>  (D_EFL_4 one of { 1, 2 })
(EFL one of { 18, 151 })  ==>  (D_EFL_9 == 1)
(EFL one of { 18, 151 })  ==>  (EBX one of { 27920, 492032 })
(EFL one of { 18, 151 })  ==>  (ECX one of { 0, 4294967295L })
(EFL one of { 18, 151 })  ==>  (EDX one of { 0, 56320 })
(EFL one of { 18, 151 })  ==>  (EFL_2 == CR0_0)
(EFL one of { 18, 151 })  ==>  (EFL_2 one of { 0, 1 })
(EFL one of { 18, 151 })  ==>  (EFL_9 == 0)
(EFL one of { 18, 151 })  ==>  (EIP one of { 30797, 86411 })
(EFL one of { 18, 151 })  ==>  (II == 0)
(EFL one of { 18, 151 })  ==>  (II == EFL_6)
(EFL one of { 18, 151 })  ==>  (II == EFL_9)
(EFL one of { 18, 151 })  ==>  (II == SMM)
(EFL one of { 18, 151 })  ==>  (II == orig(II))
(EFL one of { 18, 151 })  ==>  (orig(ADDR) one of { 86419, 1013873 })
(EFL one of { 18, 151 })  ==>  (orig(EAX) == -1)
(EFL one of { 18, 151 })  ==>  (orig(EBX) one of { -1, 492032 })
(EFL one of { 18, 151 })  ==>  (orig(ECX) one of { -1, 0 })
(EFL one of { 18, 151 })  ==>  (orig(EFL_4) one of { 0, 1 })
(EFL one of { 18, 151 })  ==>  (orig(EIP) one of { 26669, 86411 })
(EFL one of { 18, 151 })  ==>  (orig(II) == 0)
(EFL one of { 70, 582 })  <==>  (A20 == EFL_6)
(EFL one of { 70, 582 })  <==>  (CCD == 0)
(EFL one of { 70, 582 })  <==>  (CCS one of { 0, 10, 56320 })
(EFL one of { 70, 582 })  <==>  (EFL_4 == 0)
(EFL one of { 70, 582 })  <==>  (EFL_6 == 1)
(EFL one of { 70, 582 })  <==>  (SMM == EFL_4)
(EFL one of { 70, 582 })  <==>  (orig(CCD) == 0)
(EFL one of { 70, 582 })  <==>  (orig(CCS) one of { 0, 10, 56320 })
(EFL one of { 70, 582 })  <==>  (orig(EFL) one of { 70, 582 })
(EFL one of { 70, 582 })  ==>  (A20 == D_EFL_4)
(EFL one of { 70, 582 })  ==>  (A20 == EFL_2)
(EFL one of { 70, 582 })  ==>  (CCD == orig(CCD))
(EFL one of { 70, 582 })  ==>  (CCS == orig(CCS))
(EFL one of { 70, 582 })  ==>  (D_EFL_4 == 1)
(EFL one of { 70, 582 })  ==>  (D_EFL_9 one of { 1, 2 })
(EFL one of { 70, 582 })  ==>  (EAX == orig(EAX))
(EFL one of { 70, 582 })  ==>  (EBX == orig(EBX))
(EFL one of { 70, 582 })  ==>  (ECX == orig(ECX))
(EFL one of { 70, 582 })  ==>  (ECX one of { 0, 33537, 151783 })
(EFL one of { 70, 582 })  ==>  (EDX one of { 0, 366144 })
(EFL one of { 70, 582 })  ==>  (EFL_2 == 1)
(EFL one of { 70, 582 })  ==>  (EFL_9 one of { 0, 1 })
(EFL one of { 70, 582 })  ==>  (II one of { 0, 1 })
(EFL one of { 70, 582 })  ==>  (SMM == orig(EFL_4))
(EFL one of { 70, 582 })  ==>  (orig(EAX) one of { -1, 0 })
(EFL one of { 70, 582 })  ==>  (orig(EBX) >= 0)
(EFL one of { 70, 582 })  ==>  (orig(ECX) one of { 0, 33537, 151783 })
(EFL one of { 70, 582 })  ==>  (orig(EFL_4) == 0)
(EFL one of { 70, 582 })  ==>  (orig(II) one of { 0, 1 })
EAX one of { -1, 0 }
EBX >= 0
ECX >= 0
EDX one of { 0, 56320, 366144 }
CPL == 0
II one of { 0, 1 }
A20 == 1
SMM == 0
ES one of { "001000000000ffffffff00cf9300", "dc00000dc000ffffffff008f9300" }
CS one of { "000800000000ffffffff00cf9a00", "f000000f0000ffffffff008f9b00" }
SS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027" }
IDT == "00000000000003ff"
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD one of { 0, 27844, 4294967292L }
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
CR0_0 one of { 0, 1 }
D_EFL_4 one of { 1, 2 }
D_EFL_9 one of { 1, 2 }
ADDR > EIP
ADDR != orig(ADDR)
ADDR > orig(EIP)
EAX <= EBX
EAX <= ECX
EAX <= EDX
EAX >= orig(EAX)
EBX >= orig(EAX)
EBX >= orig(EBX)
ECX >= orig(EAX)
ECX >= orig(ECX)
EDX >= orig(EAX)
EIP < orig(ADDR)
EIP >= orig(EIP)
II <= A20
II >= SMM
II <= EFL_2
II <= EFL_6
II <= EFL_9
II <= D_EFL_4
II < D_EFL_9
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= CR0_0
A20 <= D_EFL_4
A20 <= D_EFL_9
A20 >= orig(II)
A20 >= orig(EFL_4)
SMM <= EFL_2
SMM <= EFL_4
SMM <= EFL_6
SMM <= EFL_9
SMM <= CR0_0
SMM < D_EFL_4
SMM < D_EFL_9
SMM <= orig(II)
SMM <= orig(EFL_4)
ES != CS
ES >= SS
ES > LDT
ES > TR
CS != SS
CS > LDT
CS > TR
SS > LDT
SS > TR
LDT < TR
GDT != IDT
CCS >= orig(CCS)
CCD >= orig(CCD)
EFL_2 >= EFL_6
EFL_2 >= EFL_9
EFL_2 >= CR0_0
EFL_2 <= D_EFL_4
EFL_2 <= D_EFL_9
EFL_2 >= orig(II)
EFL_2 >= orig(EFL_4)
EFL_4 != EFL_6
EFL_4 <= D_EFL_4
EFL_4 <= D_EFL_9
EFL_4 >= orig(EFL_4)
EFL_6 >= EFL_9
EFL_6 <= D_EFL_4
EFL_6 <= D_EFL_9
EFL_6 >= orig(II)
EFL_9 <= D_EFL_4
EFL_9 <= D_EFL_9
EFL_9 >= orig(II)
CR0_0 <= D_EFL_4
CR0_0 <= D_EFL_9
CR0_0 >= orig(EFL_4)
D_EFL_4 >= orig(II)
D_EFL_4 >= orig(EFL_4)
D_EFL_9 >= orig(II)
D_EFL_9 >= orig(EFL_4)
===========================================================================
..nop():::EXIT;condition="EFL_6==0"
II == SMM
II == HLT
II == EFL_6
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_6)
II == orig(EFL_8)
II == orig(EFL_9)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_4
A20 == D_EFL_9
EFL_2 == CR0_0
EFL_2 == orig(EFL_4)
EFL_2 == orig(CR0_0)
ADDR one of { 86420, 688128 }
EBX one of { 27920, 492032 }
ECX one of { 0, 4294967295L }
EDX one of { 0, 56320 }
EIP one of { 30797, 86411 }
EFL one of { 18, 151 }
II == 0
CCS one of { 4, 8 }
CCD one of { 27844, 4294967292L }
===========================================================================
..nop():::EXIT;condition="not(EFL_6==0)"
EAX == orig(EAX)
EBX == orig(EBX)
ECX == orig(ECX)
A20 == EFL_2
A20 == EFL_6
A20 == D_EFL_2
A20 == D_EFL_4
A20 == orig(EFL_6)
SMM == EFL_4
SMM == orig(EFL_4)
CCS == orig(CCS)
CCD == orig(CCD)
ECX one of { 0, 33537, 151783 }
EDX one of { 0, 366144 }
EFL one of { 70, 582 }
CCS one of { 0, 10, 56320 }
CCD == 0
===========================================================================
..nop():::EXIT;condition="not(D_EFL_6==0)"
EDX == orig(EDX)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(EFL_2)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
SMM == HLT
SMM == EFL_8
SMM == EFL_11
SMM == EFL_13
SMM == CR0_1
SMM == CR0_2
SMM == CR0_3
SMM == CR0_5
SMM == CR0_7
SMM == CR0_18
SMM == CR0_20
SMM == CR4_6
SMM == CR4_8
SMM == CR4_9
SMM == CR4_11
SMM == CR4_12
SMM == orig(SMM)
SMM == orig(HLT)
SMM == orig(EFL_8)
SMM == orig(EFL_11)
SMM == orig(EFL_13)
SMM == orig(CR0_1)
SMM == orig(CR0_2)
SMM == orig(CR0_3)
SMM == orig(CR0_5)
SMM == orig(CR0_7)
SMM == orig(CR0_18)
SMM == orig(CR0_20)
SMM == orig(CR4_6)
SMM == orig(CR4_8)
SMM == orig(CR4_9)
SMM == orig(CR4_11)
SMM == orig(CR4_12)
ES == orig(ES)
CS == orig(CS)
SS == DS
SS == FS
SS == GS
SS == orig(SS)
SS == orig(DS)
SS == orig(FS)
SS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == D_EFL_2
EFL_6 == orig(EFL_6)
CR0_0 == orig(CR0_0)
EAX one of { -1, 0 }
EBX >= 0
ECX >= 0
EDX one of { 0, 56320, 366144 }
CPL == 0
II one of { 0, 1 }
A20 == 1
SMM == 0
ES one of { "001000000000ffffffff00cf9300", "dc00000dc000ffffffff008f9300" }
CS one of { "000800000000ffffffff00cf9a00", "f000000f0000ffffffff008f9b00" }
SS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027" }
IDT == "00000000000003ff"
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD one of { 0, 27844, 4294967292L }
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
CR0_0 one of { 0, 1 }
D_EFL_4 one of { 1, 2 }
D_EFL_9 one of { 1, 2 }
ADDR > EIP
ADDR != orig(ADDR)
ADDR > orig(EIP)
EAX <= EBX
EAX <= ECX
EAX <= EDX
EAX >= orig(EAX)
EBX >= orig(EAX)
EBX >= orig(EBX)
ECX >= orig(EAX)
ECX >= orig(ECX)
EDX >= orig(EAX)
EIP < orig(ADDR)
EIP >= orig(EIP)
II <= A20
II >= SMM
II <= EFL_2
II <= EFL_6
II <= EFL_9
II <= D_EFL_4
II < D_EFL_9
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= CR0_0
A20 <= D_EFL_4
A20 <= D_EFL_9
A20 >= orig(II)
A20 >= orig(EFL_4)
SMM <= EFL_2
SMM <= EFL_4
SMM <= EFL_6
SMM <= EFL_9
SMM <= CR0_0
SMM < D_EFL_4
SMM < D_EFL_9
SMM <= orig(II)
SMM <= orig(EFL_4)
ES != CS
ES >= SS
ES > LDT
ES > TR
CS != SS
CS > LDT
CS > TR
SS > LDT
SS > TR
LDT < TR
GDT != IDT
CCS >= orig(CCS)
CCD >= orig(CCD)
EFL_2 >= EFL_6
EFL_2 >= EFL_9
EFL_2 >= CR0_0
EFL_2 <= D_EFL_4
EFL_2 <= D_EFL_9
EFL_2 >= orig(II)
EFL_2 >= orig(EFL_4)
EFL_4 != EFL_6
EFL_4 <= D_EFL_4
EFL_4 <= D_EFL_9
EFL_4 >= orig(EFL_4)
EFL_6 >= EFL_9
EFL_6 <= D_EFL_4
EFL_6 <= D_EFL_9
EFL_6 >= orig(II)
EFL_9 <= D_EFL_4
EFL_9 <= D_EFL_9
EFL_9 >= orig(II)
CR0_0 <= D_EFL_4
CR0_0 <= D_EFL_9
CR0_0 >= orig(EFL_4)
D_EFL_4 >= orig(II)
D_EFL_4 >= orig(EFL_4)
D_EFL_9 >= orig(II)
D_EFL_9 >= orig(EFL_4)
===========================================================================
..notl():::ENTER
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_4
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == EFL_2
A20 == CR0_0
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
ES == SS
ES == DS
ES == FS
ES == GS
(ADDR one of { 133876422, 133876434 })  <==>  (A20 == EFL_6)
(ADDR one of { 133876422, 133876434 })  <==>  (CCD == 0)
(ADDR one of { 133876422, 133876434 })  <==>  (CCS == 115)
(ADDR one of { 133876422, 133876434 })  <==>  (EAX == ECX)
(ADDR one of { 133876422, 133876434 })  <==>  (EAX == EDX)
(ADDR one of { 133876422, 133876434 })  <==>  (EBX == 4291946877L)
(ADDR one of { 133876422, 133876434 })  <==>  (ECX == -1)
(ADDR one of { 133876422, 133876434 })  <==>  (EDX == -1)
(ADDR one of { 133876422, 133876434 })  <==>  (EFL == 70)
(ADDR one of { 133876422, 133876434 })  <==>  (EFL_6 == 1)
(ADDR one of { 133876422, 133876434 })  <==>  (EIP == 133938711)
(ADDR one of { 133876422, 133876434 })  ==>  (EAX == -1)
(ADDR one of { 976076, 986188 })  <==>  (CCD one of { 80, 983409 })
(ADDR one of { 976076, 986188 })  <==>  (CCS == 0)
(ADDR one of { 976076, 986188 })  <==>  (EBX one of { -1, 133856572 })
(ADDR one of { 976076, 986188 })  <==>  (ECX == 0)
(ADDR one of { 976076, 986188 })  <==>  (EDX one of { 0, 983409 })
(ADDR one of { 976076, 986188 })  <==>  (EFL == 6)
(ADDR one of { 976076, 986188 })  <==>  (EFL_6 == 0)
(ADDR one of { 976076, 986188 })  <==>  (EIP one of { 976047, 985357 })
(ADDR one of { 976076, 986188 })  <==>  (II == EFL_6)
(ADDR one of { 976076, 986188 })  ==>  (EAX one of { -1, 32 })
EAX one of { -1, 32 }
EBX one of { -1, 133856572, 4291946877L }
ECX one of { -1, 0 }
EDX one of { -1, 0, 983409 }
EIP one of { 976047, 985357, 133938711 }
EFL one of { 6, 70 }
CPL == 0
II == 0
A20 == 1
ES == "001000000000ffffffff00cf9300"
CS == "000800000000ffffffff00cf9b00"
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "000f5e8000000037"
IDT == "000f5ebe00000000"
CR0 == 17
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS one of { 0, 115 }
CCD one of { 0, 80, 983409 }
CC0 == 0
EFER == 0
EFL_6 one of { 0, 1 }
===========================================================================
..notl():::ENTER;condition="EFL_6==0"
II == EFL_6
ADDR one of { 976076, 986188 }
EBX one of { -1, 133856572 }
ECX == 0
EDX one of { 0, 983409 }
EIP one of { 976047, 985357 }
EFL == 6
CCS == 0
CCD one of { 80, 983409 }
===========================================================================
..notl():::ENTER;condition="not(EFL_6==0)"
EAX == ECX
EAX == EDX
A20 == EFL_6
ADDR one of { 133876422, 133876434 }
EAX == -1
EBX == 4291946877L
EIP == 133938711
EFL == 70
CCS == 115
CCD == 0
===========================================================================
..notl():::ENTER;condition="not(D_EFL_6==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_4
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == EFL_2
A20 == CR0_0
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
ES == SS
ES == DS
ES == FS
ES == GS
EAX one of { -1, 32 }
EBX one of { -1, 133856572, 4291946877L }
ECX one of { -1, 0 }
EDX one of { -1, 0, 983409 }
EIP one of { 976047, 985357, 133938711 }
EFL one of { 6, 70 }
CPL == 0
II == 0
A20 == 1
ES == "001000000000ffffffff00cf9300"
CS == "000800000000ffffffff00cf9b00"
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "000f5e8000000037"
IDT == "000f5ebe00000000"
CR0 == 17
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS one of { 0, 115 }
CCD one of { 0, 80, 983409 }
CC0 == 0
EFER == 0
EFL_6 one of { 0, 1 }
===========================================================================
..notl():::EXIT
EAX == orig(EAX)
EBX == orig(EBX)
ECX == orig(ECX)
EDX == orig(EDX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_4
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_4)
II == orig(EFL_8)
II == orig(EFL_9)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == EFL_2
A20 == CR0_0
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(EFL_2)
A20 == orig(CR0_0)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == SS
ES == DS
ES == FS
ES == GS
ES == orig(ES)
ES == orig(SS)
ES == orig(DS)
ES == orig(FS)
ES == orig(GS)
CS == orig(CS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_6 == orig(EFL_6)
(ADDR one of { 133876424, 133876436 })  <==>  (A20 == EFL_6)
(ADDR one of { 133876424, 133876436 })  <==>  (CCD == 0)
(ADDR one of { 133876424, 133876436 })  <==>  (CCS == 115)
(ADDR one of { 133876424, 133876436 })  <==>  (EAX == ECX)
(ADDR one of { 133876424, 133876436 })  <==>  (EAX == EDX)
(ADDR one of { 133876424, 133876436 })  <==>  (EBX == 4291946877L)
(ADDR one of { 133876424, 133876436 })  <==>  (ECX == -1)
(ADDR one of { 133876424, 133876436 })  <==>  (EDX == -1)
(ADDR one of { 133876424, 133876436 })  <==>  (EFL == 70)
(ADDR one of { 133876424, 133876436 })  <==>  (EFL_6 == 1)
(ADDR one of { 133876424, 133876436 })  <==>  (EIP == 133938711)
(ADDR one of { 133876424, 133876436 })  <==>  (orig(ADDR) one of { 133876422, 133876434 })
(ADDR one of { 133876424, 133876436 })  ==>  (EAX == -1)
(ADDR one of { 976078, 986190 })  <==>  (CCD one of { 80, 983409 })
(ADDR one of { 976078, 986190 })  <==>  (CCS == 0)
(ADDR one of { 976078, 986190 })  <==>  (EBX one of { -1, 133856572 })
(ADDR one of { 976078, 986190 })  <==>  (ECX == 0)
(ADDR one of { 976078, 986190 })  <==>  (EDX one of { 0, 983409 })
(ADDR one of { 976078, 986190 })  <==>  (EFL == 6)
(ADDR one of { 976078, 986190 })  <==>  (EFL_6 == 0)
(ADDR one of { 976078, 986190 })  <==>  (EIP one of { 976047, 985357 })
(ADDR one of { 976078, 986190 })  <==>  (II == EFL_6)
(ADDR one of { 976078, 986190 })  <==>  (orig(ADDR) one of { 976076, 986188 })
(ADDR one of { 976078, 986190 })  ==>  (EAX one of { -1, 32 })
EAX one of { -1, 32 }
EBX one of { -1, 133856572, 4291946877L }
ECX one of { -1, 0 }
EDX one of { -1, 0, 983409 }
EIP one of { 976047, 985357, 133938711 }
EFL one of { 6, 70 }
CPL == 0
II == 0
A20 == 1
ES == "001000000000ffffffff00cf9300"
CS == "000800000000ffffffff00cf9b00"
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "000f5e8000000037"
IDT == "000f5ebe00000000"
CR0 == 17
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS one of { 0, 115 }
CCD one of { 0, 80, 983409 }
CC0 == 0
EFER == 0
EFL_6 one of { 0, 1 }
ADDR - orig(ADDR) - 2 == 0
===========================================================================
..notl():::EXIT;condition="EFL_6==0"
II == EFL_6
II == orig(EFL_6)
ADDR one of { 976078, 986190 }
EBX one of { -1, 133856572 }
ECX == 0
EDX one of { 0, 983409 }
EIP one of { 976047, 985357 }
EFL == 6
CCS == 0
CCD one of { 80, 983409 }
===========================================================================
..notl():::EXIT;condition="not(EFL_6==0)"
EAX == ECX
EAX == EDX
EAX == orig(ECX)
EAX == orig(EDX)
A20 == EFL_6
A20 == orig(EFL_6)
ADDR one of { 133876424, 133876436 }
EAX == -1
EBX == 4291946877L
EIP == 133938711
EFL == 70
CCS == 115
CCD == 0
===========================================================================
..notl():::EXIT;condition="not(D_EFL_6==0)"
EAX == orig(EAX)
EBX == orig(EBX)
ECX == orig(ECX)
EDX == orig(EDX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_4
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_4)
II == orig(EFL_8)
II == orig(EFL_9)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == EFL_2
A20 == CR0_0
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(EFL_2)
A20 == orig(CR0_0)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == SS
ES == DS
ES == FS
ES == GS
ES == orig(ES)
ES == orig(SS)
ES == orig(DS)
ES == orig(FS)
ES == orig(GS)
CS == orig(CS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_6 == orig(EFL_6)
EAX one of { -1, 32 }
EBX one of { -1, 133856572, 4291946877L }
ECX one of { -1, 0 }
EDX one of { -1, 0, 983409 }
EIP one of { 976047, 985357, 133938711 }
EFL one of { 6, 70 }
CPL == 0
II == 0
A20 == 1
ES == "001000000000ffffffff00cf9300"
CS == "000800000000ffffffff00cf9b00"
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "000f5e8000000037"
IDT == "000f5ebe00000000"
CR0 == 17
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS one of { 0, 115 }
CCD one of { 0, 80, 983409 }
CC0 == 0
EFER == 0
EFL_6 one of { 0, 1 }
ADDR - orig(ADDR) - 2 == 0
===========================================================================
..orb():::ENTER
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_4
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
ES == SS
ES == DS
FS == GS
(EFL == 70)  <==>  (A20 == EFL_6)
(EFL == 70)  <==>  (CCD == 0)
(EFL == 70)  <==>  (EFL_6 == 1)
(EFL == 70)  ==>  (A20 == EFL_2)
(EFL == 70)  ==>  (CR0 one of { 16, 17, 1610612752 })
(EFL == 70)  ==>  (EAX one of { -1, 0 })
(EFL == 70)  ==>  (ECX one of { -1, 0, 64 })
(EFL == 70)  ==>  (EDX one of { -1, 0, 4 })
(EFL == 70)  ==>  (EFL_2 == 1)
(EFL == 70)  ==>  (GDT one of { "0000000000000000", "000000000000ffff", "000f5e8000000037" })
(EFL == 70)  ==>  (IDT one of { "00000000000003ff", "000000000000ffff", "000f5ebe00000000" })
(EFL one of { 2, 6 })  <==>  (CCD one of { 4, 1635, 133867184 })
(EFL one of { 2, 6 })  <==>  (EFL_6 == 0)
(EFL one of { 2, 6 })  <==>  (II == EFL_6)
(EFL one of { 2, 6 })  ==>  (CCS one of { 0, 4, 68 })
(EFL one of { 2, 6 })  ==>  (CR0 one of { 16, 17 })
(EFL one of { 2, 6 })  ==>  (CS one of { "000800000000ffffffff00c09b00", "000800000000ffffffff00cf9b00", "f000000f00000000ffff00009b00" })
(EFL one of { 2, 6 })  ==>  (EAX one of { -1, 4 })
(EFL one of { 2, 6 })  ==>  (EBX one of { -1, 1 })
(EFL one of { 2, 6 })  ==>  (ECX one of { -1, 33741, 2147491841L })
(EFL one of { 2, 6 })  ==>  (EDX one of { -1, 49218, 126614525 })
(EFL one of { 2, 6 })  ==>  (EFL_2 one of { 0, 1 })
(EFL one of { 2, 6 })  ==>  (EIP one of { 43225, 981563, 133916702 })
(EFL one of { 2, 6 })  ==>  (ES one of { "001000000000ffffffff00c09300", "001000000000ffffffff00cf9300", "dc00000dc0000000ffff00009300" })
(EFL one of { 2, 6 })  ==>  (FS one of { "0000000000000000ffff00009300", "001000000000ffffffff00c09300", "001000000000ffffffff00cf9300" })
(EFL one of { 2, 6 })  ==>  (GDT one of { "0000000000000000", "000f5e8000000037" })
(EFL one of { 2, 6 })  ==>  (IDT one of { "00000000000003ff", "000f5ebe00000000" })
EAX one of { -1, 0, 4 }
EBX >= -1
ECX >= -1
EDX >= -1
EFL one of { 2, 6, 70 }
CPL == 0
II == 0
A20 == 1
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "000000000000ffff", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000000000000ffff", "000f5ebe00000000" }
CR0 one of { 16, 17, 1610612752 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_6 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
EAX <= ECX
EAX <= EDX
II <= EFL_2
II <= EFL_6
II <= CR0_0
A20 >= EFL_2
A20 >= EFL_6
A20 >= CR0_0
ES != CS
ES >= FS
ES > LDT
ES > TR
CS != FS
CS > LDT
CS > TR
FS > LDT
FS > TR
LDT < TR
GDT <= IDT
EFL_2 >= EFL_6
===========================================================================
..orb():::ENTER;condition="EFL_6==0"
II == EFL_6
EAX one of { -1, 4 }
EBX one of { -1, 1 }
ECX one of { -1, 33741, 2147491841L }
EDX one of { -1, 49218, 126614525 }
EIP one of { 43225, 981563, 133916702 }
EFL one of { 2, 6 }
ES one of { "001000000000ffffffff00c09300", "001000000000ffffffff00cf9300", "dc00000dc0000000ffff00009300" }
CS one of { "000800000000ffffffff00c09b00", "000800000000ffffffff00cf9b00", "f000000f00000000ffff00009b00" }
FS one of { "0000000000000000ffff00009300", "001000000000ffffffff00c09300", "001000000000ffffffff00cf9300" }
GDT one of { "0000000000000000", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CCS one of { 0, 4, 68 }
CCD one of { 4, 1635, 133867184 }
===========================================================================
..orb():::ENTER;condition="not(EFL_6==0)"
A20 == EFL_2
A20 == EFL_6
EAX one of { -1, 0 }
ECX one of { -1, 0, 64 }
EDX one of { -1, 0, 4 }
EFL == 70
CCD == 0
===========================================================================
..orb():::ENTER;condition="not(D_EFL_6==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_4
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
ES == SS
ES == DS
FS == GS
EAX one of { -1, 0, 4 }
EBX >= -1
ECX >= -1
EDX >= -1
EFL one of { 2, 6, 70 }
CPL == 0
II == 0
A20 == 1
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "000000000000ffff", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000000000000ffff", "000f5ebe00000000" }
CR0 one of { 16, 17, 1610612752 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_6 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
EAX <= ECX
EAX <= EDX
II <= EFL_2
II <= EFL_6
II <= CR0_0
A20 >= EFL_2
A20 >= EFL_6
A20 >= CR0_0
ES != CS
ES >= FS
ES > LDT
ES > TR
CS != FS
CS > LDT
CS > TR
FS > LDT
FS > TR
LDT < TR
GDT <= IDT
EFL_2 >= EFL_6
===========================================================================
..orb():::EXIT
ECX == orig(ECX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_4
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_4)
II == orig(EFL_8)
II == orig(EFL_9)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == SS
ES == DS
ES == orig(ES)
ES == orig(SS)
ES == orig(DS)
CS == orig(CS)
FS == GS
FS == orig(FS)
FS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == orig(EFL_2)
EFL_6 == orig(EFL_6)
CR0_0 == orig(CR0_0)
(EFL == 70)  <==>  (A20 == EFL_6)
(EFL == 70)  <==>  (CCD == 0)
(EFL == 70)  <==>  (EFL_6 == 1)
(EFL == 70)  ==>  (A20 == EFL_2)
(EFL == 70)  ==>  (CR0 one of { 16, 17, 1610612752 })
(EFL == 70)  ==>  (EBX one of { -1, 0, 8 })
(EFL == 70)  ==>  (ECX one of { -1, 0, 64 })
(EFL == 70)  ==>  (EDX one of { -1, 0 })
(EFL == 70)  ==>  (EFL_2 == 1)
(EFL == 70)  ==>  (GDT one of { "0000000000000000", "000000000000ffff", "000f5e8000000037" })
(EFL == 70)  ==>  (IDT one of { "00000000000003ff", "000000000000ffff", "000f5ebe00000000" })
(EFL == 70)  ==>  (orig(EAX) one of { -1, 0 })
(EFL == 70)  ==>  (orig(EDX) one of { -1, 0, 4 })
(EFL one of { 2, 6 })  <==>  (CCD one of { 4, 1635, 133867184 })
(EFL one of { 2, 6 })  <==>  (EFL_6 == 0)
(EFL one of { 2, 6 })  <==>  (II == EFL_6)
(EFL one of { 2, 6 })  ==>  (CCS one of { 0, 4, 68 })
(EFL one of { 2, 6 })  ==>  (CR0 one of { 16, 17 })
(EFL one of { 2, 6 })  ==>  (CS one of { "000800000000ffffffff00c09b00", "000800000000ffffffff00cf9b00", "f000000f00000000ffff00009b00" })
(EFL one of { 2, 6 })  ==>  (EBX == orig(EBX))
(EFL one of { 2, 6 })  ==>  (EBX one of { -1, 1 })
(EFL one of { 2, 6 })  ==>  (ECX one of { -1, 33741, 2147491841L })
(EFL one of { 2, 6 })  ==>  (EDX one of { -1, 126614525 })
(EFL one of { 2, 6 })  ==>  (EFL_2 one of { 0, 1 })
(EFL one of { 2, 6 })  ==>  (EIP one of { 43225, 981563, 133916702 })
(EFL one of { 2, 6 })  ==>  (ES one of { "001000000000ffffffff00c09300", "001000000000ffffffff00cf9300", "dc00000dc0000000ffff00009300" })
(EFL one of { 2, 6 })  ==>  (FS one of { "0000000000000000ffff00009300", "001000000000ffffffff00c09300", "001000000000ffffffff00cf9300" })
(EFL one of { 2, 6 })  ==>  (GDT one of { "0000000000000000", "000f5e8000000037" })
(EFL one of { 2, 6 })  ==>  (IDT one of { "00000000000003ff", "000f5ebe00000000" })
(EFL one of { 2, 6 })  ==>  (orig(EAX) one of { -1, 4 })
(EFL one of { 2, 6 })  ==>  (orig(EBX) one of { -1, 1 })
(EFL one of { 2, 6 })  ==>  (orig(EDX) one of { -1, 49218, 126614525 })
EAX == -1
EBX >= -1
ECX >= -1
EDX one of { -1, 0, 126614525 }
EFL one of { 2, 6, 70 }
CPL == 0
II == 0
A20 == 1
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "000000000000ffff", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000000000000ffff", "000f5ebe00000000" }
CR0 one of { 16, 17, 1610612752 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_6 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
ADDR > orig(ADDR)
EAX <= EBX
EAX <= ECX
EAX <= EDX
EAX <= orig(EAX)
EAX <= orig(EBX)
EAX <= orig(EDX)
EBX <= orig(EBX)
ECX >= orig(EAX)
EDX <= orig(EDX)
EIP != orig(ADDR)
II <= EFL_2
II <= EFL_6
II <= CR0_0
A20 >= EFL_2
A20 >= EFL_6
A20 >= CR0_0
ES != CS
ES >= FS
ES > LDT
ES > TR
CS != FS
CS > LDT
CS > TR
FS > LDT
FS > TR
LDT < TR
GDT <= IDT
EFL_2 >= EFL_6
===========================================================================
..orb():::EXIT;condition="EFL_6==0"
EBX == orig(EBX)
II == EFL_6
II == orig(EFL_6)
EBX one of { -1, 1 }
ECX one of { -1, 33741, 2147491841L }
EDX one of { -1, 126614525 }
EIP one of { 43225, 981563, 133916702 }
EFL one of { 2, 6 }
ES one of { "001000000000ffffffff00c09300", "001000000000ffffffff00cf9300", "dc00000dc0000000ffff00009300" }
CS one of { "000800000000ffffffff00c09b00", "000800000000ffffffff00cf9b00", "f000000f00000000ffff00009b00" }
FS one of { "0000000000000000ffff00009300", "001000000000ffffffff00c09300", "001000000000ffffffff00cf9300" }
GDT one of { "0000000000000000", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CCS one of { 0, 4, 68 }
CCD one of { 4, 1635, 133867184 }
===========================================================================
..orb():::EXIT;condition="not(EFL_6==0)"
A20 == EFL_2
A20 == EFL_6
A20 == orig(EFL_2)
A20 == orig(EFL_6)
EBX one of { -1, 0, 8 }
ECX one of { -1, 0, 64 }
EDX one of { -1, 0 }
EFL == 70
CCD == 0
===========================================================================
..orb():::EXIT;condition="not(D_EFL_6==0)"
ECX == orig(ECX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_4
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_4)
II == orig(EFL_8)
II == orig(EFL_9)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == SS
ES == DS
ES == orig(ES)
ES == orig(SS)
ES == orig(DS)
CS == orig(CS)
FS == GS
FS == orig(FS)
FS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == orig(EFL_2)
EFL_6 == orig(EFL_6)
CR0_0 == orig(CR0_0)
EAX == -1
EBX >= -1
ECX >= -1
EDX one of { -1, 0, 126614525 }
EFL one of { 2, 6, 70 }
CPL == 0
II == 0
A20 == 1
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "000000000000ffff", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000000000000ffff", "000f5ebe00000000" }
CR0 one of { 16, 17, 1610612752 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_6 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
ADDR > orig(ADDR)
EAX <= EBX
EAX <= ECX
EAX <= EDX
EAX <= orig(EAX)
EAX <= orig(EBX)
EAX <= orig(EDX)
EBX <= orig(EBX)
ECX >= orig(EAX)
EDX <= orig(EDX)
EIP != orig(ADDR)
II <= EFL_2
II <= EFL_6
II <= CR0_0
A20 >= EFL_2
A20 >= EFL_6
A20 >= CR0_0
ES != CS
ES >= FS
ES > LDT
ES > TR
CS != FS
CS > LDT
CS > TR
FS > LDT
FS > TR
LDT < TR
GDT <= IDT
EFL_2 >= EFL_6
===========================================================================
..orl():::ENTER
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == HLT
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
(EFL_6 == 0)  <==>  (A20 > EFL_6)
(EFL_6 == 0)  <==>  (EFL_4 >= EFL_6)
(EFL_6 == 0)  <==>  (II == EFL_6)
(EFL_6 == 0)  <==>  (SMM >= EFL_6)
(EFL_6 == 0)  ==>  (CCD >= 1)
(EFL_6 == 0)  ==>  (CR0 one of { 16, 17 })
(EFL_6 == 0)  ==>  (EFL >= 2)
(EFL_6 == 0)  ==>  (EFL_2 one of { 0, 1 })
(EFL_6 == 0)  ==>  (EFL_4 one of { 0, 1 })
(EFL_6 == 0)  ==>  (EFL_6 <= CR0_0)
(EFL_6 == 0)  ==>  (EFL_6 <= EFL_9)
(EFL_6 == 0)  ==>  (GDT != IDT)
(EFL_6 == 0)  ==>  (GDT one of { "0000000000000000", "0000910800000027", "000f5e8000000037" })
(EFL_6 == 0)  ==>  (IDT one of { "00000000000003ff", "000f5ebe00000000" })
(EFL_6 == 0)  ==>  (SMM one of { 0, 1 })
(EFL_6 == 1)  <==>  (A20 == EFL_6)
(EFL_6 == 1)  <==>  (EFL_4 < EFL_6)
(EFL_6 == 1)  <==>  (II < EFL_6)
(EFL_6 == 1)  <==>  (SMM < EFL_6)
(EFL_6 == 1)  ==>  (A20 == EFL_2)
(EFL_6 == 1)  ==>  (A20 > EFL_4)
(EFL_6 == 1)  ==>  (A20 > SMM)
(EFL_6 == 1)  ==>  (CR0 one of { 16, 17, 1610612752 })
(EFL_6 == 1)  ==>  (EFL one of { 70, 582 })
(EFL_6 == 1)  ==>  (EFL_2 == 1)
(EFL_6 == 1)  ==>  (EFL_2 > EFL_4)
(EFL_6 == 1)  ==>  (EFL_2 >= CR0_0)
(EFL_6 == 1)  ==>  (EFL_2 >= EFL_9)
(EFL_6 == 1)  ==>  (EFL_4 <= CR0_0)
(EFL_6 == 1)  ==>  (EFL_4 <= EFL_9)
(EFL_6 == 1)  ==>  (EFL_4 == 0)
(EFL_6 == 1)  ==>  (EFL_6 >= CR0_0)
(EFL_6 == 1)  ==>  (EFL_6 >= EFL_9)
(EFL_6 == 1)  ==>  (ES >= GS)
(EFL_6 == 1)  ==>  (FS == GS)
(EFL_6 == 1)  ==>  (IDT one of { "00000000000003ff", "000000000000ffff", "000f5ebe00000000" })
(EFL_6 == 1)  ==>  (II < EFL_2)
(EFL_6 == 1)  ==>  (II == EFL_4)
(EFL_6 == 1)  ==>  (II == SMM)
(EFL_6 == 1)  ==>  (SMM < EFL_2)
(EFL_6 == 1)  ==>  (SMM <= CR0_0)
(EFL_6 == 1)  ==>  (SMM <= EFL_9)
(EFL_6 == 1)  ==>  (SMM == 0)
(EFL_6 == 1)  ==>  (SS == DS)
(EFL_6 == 1)  ==>  (SS >= GS)
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
SMM one of { 0, 1 }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
IDT one of { "00000000000003ff", "000000000000ffff", "000f5ebe00000000" }
CR0 one of { 16, 17, 1610612752 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
II <= SMM
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= EFL_9
II <= CR0_0
A20 >= SMM
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= CR0_0
ES != CS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != DS
CS != FS
CS != GS
CS > LDT
CS > TR
SS <= DS
SS >= FS
SS > LDT
SS > TR
DS >= FS
DS >= GS
DS > LDT
DS > TR
FS <= GS
FS > LDT
FS > TR
GS > LDT
GS > TR
LDT < TR
EFL_2 >= EFL_6
===========================================================================
..orl():::ENTER;condition="EFL_6==0"
II == EFL_6
GDT one of { "0000000000000000", "0000910800000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CCD >= 1
GDT != IDT
===========================================================================
..orl():::ENTER;condition="not(EFL_6==0)"
II == SMM
II == EFL_4
A20 == EFL_2
A20 == EFL_6
SS == DS
FS == GS
EFL one of { 70, 582 }
===========================================================================
..orl():::ENTER;condition="not(D_EFL_6==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == HLT
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
SMM one of { 0, 1 }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
IDT one of { "00000000000003ff", "000000000000ffff", "000f5ebe00000000" }
CR0 one of { 16, 17, 1610612752 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
II <= SMM
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= EFL_9
II <= CR0_0
A20 >= SMM
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= CR0_0
ES != CS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != DS
CS != FS
CS != GS
CS > LDT
CS > TR
SS <= DS
SS >= FS
SS > LDT
SS > TR
DS >= FS
DS >= GS
DS > LDT
DS > TR
FS <= GS
FS > LDT
FS > TR
GS > LDT
GS > TR
LDT < TR
EFL_2 >= EFL_6
===========================================================================
..orl():::EXIT
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == HLT
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(HLT)
II == orig(EFL_8)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
SMM == orig(SMM)
ES == orig(ES)
CS == orig(CS)
SS == orig(SS)
DS == orig(DS)
FS == orig(FS)
GS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == orig(EFL_2)
EFL_4 == orig(EFL_4)
EFL_6 == orig(EFL_6)
EFL_9 == orig(EFL_9)
CR0_0 == orig(CR0_0)
(EFL_6 == 0)  <==>  (A20 > EFL_6)
(EFL_6 == 0)  <==>  (EFL_4 >= EFL_6)
(EFL_6 == 0)  <==>  (II == EFL_6)
(EFL_6 == 0)  <==>  (SMM >= EFL_6)
(EFL_6 == 0)  ==>  (CCD >= 1)
(EFL_6 == 0)  ==>  (CR0 one of { 16, 17 })
(EFL_6 == 0)  ==>  (EFL >= 2)
(EFL_6 == 0)  ==>  (EFL_2 one of { 0, 1 })
(EFL_6 == 0)  ==>  (EFL_4 one of { 0, 1 })
(EFL_6 == 0)  ==>  (EFL_6 <= CR0_0)
(EFL_6 == 0)  ==>  (EFL_6 <= EFL_9)
(EFL_6 == 0)  ==>  (GDT != IDT)
(EFL_6 == 0)  ==>  (GDT one of { "0000000000000000", "0000910800000027", "000f5e8000000037" })
(EFL_6 == 0)  ==>  (IDT one of { "00000000000003ff", "000f5ebe00000000" })
(EFL_6 == 0)  ==>  (SMM one of { 0, 1 })
(EFL_6 == 1)  <==>  (A20 == EFL_6)
(EFL_6 == 1)  <==>  (EFL_4 < EFL_6)
(EFL_6 == 1)  <==>  (II < EFL_6)
(EFL_6 == 1)  <==>  (SMM < EFL_6)
(EFL_6 == 1)  ==>  (A20 == EFL_2)
(EFL_6 == 1)  ==>  (A20 > EFL_4)
(EFL_6 == 1)  ==>  (A20 > SMM)
(EFL_6 == 1)  ==>  (CR0 one of { 16, 17, 1610612752 })
(EFL_6 == 1)  ==>  (EFL one of { 70, 582 })
(EFL_6 == 1)  ==>  (EFL_2 == 1)
(EFL_6 == 1)  ==>  (EFL_2 > EFL_4)
(EFL_6 == 1)  ==>  (EFL_2 >= CR0_0)
(EFL_6 == 1)  ==>  (EFL_2 >= EFL_9)
(EFL_6 == 1)  ==>  (EFL_4 <= CR0_0)
(EFL_6 == 1)  ==>  (EFL_4 <= EFL_9)
(EFL_6 == 1)  ==>  (EFL_4 == 0)
(EFL_6 == 1)  ==>  (EFL_6 >= CR0_0)
(EFL_6 == 1)  ==>  (EFL_6 >= EFL_9)
(EFL_6 == 1)  ==>  (ES >= GS)
(EFL_6 == 1)  ==>  (FS == GS)
(EFL_6 == 1)  ==>  (IDT one of { "00000000000003ff", "000000000000ffff", "000f5ebe00000000" })
(EFL_6 == 1)  ==>  (II < EFL_2)
(EFL_6 == 1)  ==>  (II == EFL_4)
(EFL_6 == 1)  ==>  (II == SMM)
(EFL_6 == 1)  ==>  (SMM < EFL_2)
(EFL_6 == 1)  ==>  (SMM <= CR0_0)
(EFL_6 == 1)  ==>  (SMM <= EFL_9)
(EFL_6 == 1)  ==>  (SMM == 0)
(EFL_6 == 1)  ==>  (SS == DS)
(EFL_6 == 1)  ==>  (SS >= GS)
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
SMM one of { 0, 1 }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
IDT one of { "00000000000003ff", "000000000000ffff", "000f5ebe00000000" }
CR0 one of { 16, 17, 1610612752 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
ADDR > orig(ADDR)
EAX <= orig(EAX)
EBX <= orig(EBX)
ECX <= orig(ECX)
EDX <= orig(EDX)
EIP != orig(ADDR)
II <= SMM
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= EFL_9
II <= CR0_0
A20 >= SMM
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= CR0_0
ES != CS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != DS
CS != FS
CS != GS
CS > LDT
CS > TR
SS <= DS
SS >= FS
SS > LDT
SS > TR
DS >= FS
DS >= GS
DS > LDT
DS > TR
FS <= GS
FS > LDT
FS > TR
GS > LDT
GS > TR
LDT < TR
EFL_2 >= EFL_6
===========================================================================
..orl():::EXIT;condition="EFL_6==0"
II == EFL_6
II == orig(EFL_6)
GDT one of { "0000000000000000", "0000910800000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CCD >= 1
GDT != IDT
===========================================================================
..orl():::EXIT;condition="not(EFL_6==0)"
II == SMM
II == EFL_4
II == orig(SMM)
II == orig(EFL_4)
A20 == EFL_2
A20 == EFL_6
A20 == orig(EFL_2)
A20 == orig(EFL_6)
SS == DS
SS == orig(DS)
FS == GS
FS == orig(GS)
EFL one of { 70, 582 }
===========================================================================
..orl():::EXIT;condition="not(D_EFL_6==0)"
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == HLT
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(HLT)
II == orig(EFL_8)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
SMM == orig(SMM)
ES == orig(ES)
CS == orig(CS)
SS == orig(SS)
DS == orig(DS)
FS == orig(FS)
GS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == orig(EFL_2)
EFL_4 == orig(EFL_4)
EFL_6 == orig(EFL_6)
EFL_9 == orig(EFL_9)
CR0_0 == orig(CR0_0)
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
SMM one of { 0, 1 }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
IDT one of { "00000000000003ff", "000000000000ffff", "000f5ebe00000000" }
CR0 one of { 16, 17, 1610612752 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
ADDR > orig(ADDR)
EAX <= orig(EAX)
EBX <= orig(EBX)
ECX <= orig(ECX)
EDX <= orig(EDX)
EIP != orig(ADDR)
II <= SMM
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= EFL_9
II <= CR0_0
A20 >= SMM
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= CR0_0
ES != CS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != DS
CS != FS
CS != GS
CS > LDT
CS > TR
SS <= DS
SS >= FS
SS > LDT
SS > TR
DS >= FS
DS >= GS
DS > LDT
DS > TR
FS <= GS
FS > LDT
FS > TR
GS > LDT
GS > TR
LDT < TR
EFL_2 >= EFL_6
===========================================================================
..orw():::ENTER
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_4
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SS == DS
EFL_2 == EFL_6
(ECX one of { 61692, 4294967295L })  <==>  (CCD one of { 1, 64936 })
(ECX one of { 61692, 4294967295L })  <==>  (EDX one of { 3324, 56320 })
(ECX one of { 61692, 4294967295L })  <==>  (EFL == 2)
(ECX one of { 61692, 4294967295L })  <==>  (EFL_2 == 0)
(ECX one of { 61692, 4294967295L })  <==>  (II == EFL_2)
(ECX one of { 61692, 4294967295L })  ==>  (ADDR one of { 1046535, 133918274 })
(ECX one of { 61692, 4294967295L })  ==>  (CCS one of { 0, 48 })
(ECX one of { 61692, 4294967295L })  ==>  (CS one of { "000800000000ffffffff00cf9b00", "f000000f00000000ffff00009e00" })
(ECX one of { 61692, 4294967295L })  ==>  (EAX one of { -1, 64936 })
(ECX one of { 61692, 4294967295L })  ==>  (EBX one of { -1, 133834088 })
(ECX one of { 61692, 4294967295L })  ==>  (EIP one of { 54248, 133918225 })
(ECX one of { 61692, 4294967295L })  ==>  (ES == FS)
(ECX one of { 61692, 4294967295L })  ==>  (ES == GS)
(ECX one of { 61692, 4294967295L })  ==>  (ES one of { "0000000000000000ffff00009300", "001000000000ffffffff00cf9300" })
(ECX one of { 61692, 4294967295L })  ==>  (FS one of { "0000000000000000ffff00009300", "001000000000ffffffff00cf9300" })
(ECX one of { 61692, 4294967295L })  ==>  (GDT one of { "0000910800000027", "000f5e8000000037" })
(ECX one of { 61692, 4294967295L })  ==>  (GS one of { "0000000000000000ffff00009300", "001000000000ffffffff00cf9300" })
(ECX one of { 61692, 4294967295L })  ==>  (SS one of { "001000000000ffffffff00cf9300", "dc00000dc0000000ffff00009300" })
(EDX one of { 0, 16, 30 })  <==>  (A20 == EFL_2)
(EDX one of { 0, 16, 30 })  <==>  (CCD == 0)
(EDX one of { 0, 16, 30 })  <==>  (EFL == 70)
(EDX one of { 0, 16, 30 })  <==>  (EFL_2 == 1)
(EDX one of { 0, 16, 30 })  ==>  (CS one of { "000800000000ffffffff00cf9b00", "f000000f00000000ffff00009e00", "f000000f0000ffffffff00809b00" })
(EDX one of { 0, 16, 30 })  ==>  (EAX one of { -1, 1, 30 })
(EDX one of { 0, 16, 30 })  ==>  (ES one of { "001000000000ffffffff00cf9300", "004000000400ffffffff00809300", "dc00000dc0000000ffff00009300" })
(EDX one of { 0, 16, 30 })  ==>  (FS one of { "0000000000000000ffff00009300", "000000000000ffffffff00809300", "001000000000ffffffff00cf9300" })
(EDX one of { 0, 16, 30 })  ==>  (GDT one of { "0000000000000000", "0000910800000027", "000f5e8000000037" })
(EDX one of { 0, 16, 30 })  ==>  (GS one of { "0000000000000000ffff00009300", "001000000000ffffffff00cf9300", "c980000c9800ffffffff00809300" })
(EDX one of { 0, 16, 30 })  ==>  (SS one of { "001000000000ffffffff00cf9300", "dc00000dc0000000ffff00009300", "dc00000dc000ffffffff00809300" })
EAX >= -1
EFL one of { 2, 70 }
CPL == 0
II == 0
A20 == 1
CS one of { "000800000000ffffffff00cf9b00", "f000000f00000000ffff00009e00", "f000000f0000ffffffff00809b00" }
SS one of { "001000000000ffffffff00cf9300", "dc00000dc0000000ffff00009300", "dc00000dc000ffffffff00809300" }
FS one of { "0000000000000000ffff00009300", "000000000000ffffffff00809300", "001000000000ffffffff00cf9300" }
GS one of { "0000000000000000ffff00009300", "001000000000ffffffff00cf9300", "c980000c9800ffffffff00809300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCD one of { 0, 1, 64936 }
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
CR0_0 one of { 0, 1 }
===========================================================================
..orw():::ENTER;condition="EFL_6==0"
II == EFL_2
II == EFL_6
ES == FS
ES == GS
ADDR one of { 1046535, 133918274 }
EAX one of { -1, 64936 }
EBX one of { -1, 133834088 }
ECX one of { 61692, 4294967295L }
EDX one of { 3324, 56320 }
EIP one of { 54248, 133918225 }
EFL == 2
ES one of { "0000000000000000ffff00009300", "001000000000ffffffff00cf9300" }
CS one of { "000800000000ffffffff00cf9b00", "f000000f00000000ffff00009e00" }
SS one of { "001000000000ffffffff00cf9300", "dc00000dc0000000ffff00009300" }
GDT one of { "0000910800000027", "000f5e8000000037" }
CCS one of { 0, 48 }
CCD one of { 1, 64936 }
===========================================================================
..orw():::ENTER;condition="not(EFL_6==0)"
A20 == EFL_2
A20 == EFL_6
EAX one of { -1, 1, 30 }
EDX one of { 0, 16, 30 }
EFL == 70
ES one of { "001000000000ffffffff00cf9300", "004000000400ffffffff00809300", "dc00000dc0000000ffff00009300" }
CCD == 0
===========================================================================
..orw():::ENTER;condition="not(D_EFL_6==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_4
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SS == DS
EFL_2 == EFL_6
EAX >= -1
EFL one of { 2, 70 }
CPL == 0
II == 0
A20 == 1
CS one of { "000800000000ffffffff00cf9b00", "f000000f00000000ffff00009e00", "f000000f0000ffffffff00809b00" }
SS one of { "001000000000ffffffff00cf9300", "dc00000dc0000000ffff00009300", "dc00000dc000ffffffff00809300" }
FS one of { "0000000000000000ffff00009300", "000000000000ffffffff00809300", "001000000000ffffffff00cf9300" }
GS one of { "0000000000000000ffff00009300", "001000000000ffffffff00cf9300", "c980000c9800ffffffff00809300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCD one of { 0, 1, 64936 }
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
CR0_0 one of { 0, 1 }
===========================================================================
..orw():::EXIT
EBX == orig(EBX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_4
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_4)
II == orig(EFL_8)
II == orig(EFL_9)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == orig(ES)
CS == orig(CS)
SS == DS
SS == orig(SS)
SS == orig(DS)
FS == orig(FS)
GS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == EFL_6
EFL_2 == orig(EFL_2)
EFL_2 == orig(EFL_6)
CR0_0 == orig(CR0_0)
(EDX one of { -1, 0, 30 })  <==>  (A20 == EFL_2)
(EDX one of { -1, 0, 30 })  <==>  (CCD == 0)
(EDX one of { -1, 0, 30 })  <==>  (EFL == 70)
(EDX one of { -1, 0, 30 })  <==>  (EFL_2 == 1)
(EDX one of { -1, 0, 30 })  <==>  (orig(EDX) one of { 0, 16, 30 })
(EDX one of { -1, 0, 30 })  ==>  (CS one of { "000800000000ffffffff00cf9b00", "f000000f00000000ffff00009e00", "f000000f0000ffffffff00809b00" })
(EDX one of { -1, 0, 30 })  ==>  (EAX one of { -1, 30 })
(EDX one of { -1, 0, 30 })  ==>  (ECX == orig(ECX))
(EDX one of { -1, 0, 30 })  ==>  (ES one of { "001000000000ffffffff00cf9300", "004000000400ffffffff00809300", "dc00000dc0000000ffff00009300" })
(EDX one of { -1, 0, 30 })  ==>  (FS one of { "0000000000000000ffff00009300", "000000000000ffffffff00809300", "001000000000ffffffff00cf9300" })
(EDX one of { -1, 0, 30 })  ==>  (GDT one of { "0000000000000000", "0000910800000027", "000f5e8000000037" })
(EDX one of { -1, 0, 30 })  ==>  (GS one of { "0000000000000000ffff00009300", "001000000000ffffffff00cf9300", "c980000c9800ffffffff00809300" })
(EDX one of { -1, 0, 30 })  ==>  (SS one of { "001000000000ffffffff00cf9300", "dc00000dc0000000ffff00009300", "dc00000dc000ffffffff00809300" })
(EDX one of { -1, 0, 30 })  ==>  (orig(EAX) one of { -1, 1, 30 })
(EDX one of { 3324, 56320 })  <==>  (CCD one of { 1, 64936 })
(EDX one of { 3324, 56320 })  <==>  (EFL == 2)
(EDX one of { 3324, 56320 })  <==>  (EFL_2 == 0)
(EDX one of { 3324, 56320 })  <==>  (II == EFL_2)
(EDX one of { 3324, 56320 })  <==>  (orig(ECX) one of { 61692, 4294967295L })
(EDX one of { 3324, 56320 })  <==>  (orig(EDX) one of { 3324, 56320 })
(EDX one of { 3324, 56320 })  ==>  (ADDR one of { 1046540, 133918279 })
(EDX one of { 3324, 56320 })  ==>  (CCS one of { 0, 48 })
(EDX one of { 3324, 56320 })  ==>  (CS one of { "000800000000ffffffff00cf9b00", "f000000f00000000ffff00009e00" })
(EDX one of { 3324, 56320 })  ==>  (EAX == orig(EAX))
(EDX one of { 3324, 56320 })  ==>  (EAX one of { -1, 64936 })
(EDX one of { 3324, 56320 })  ==>  (EBX one of { -1, 133834088 })
(EDX one of { 3324, 56320 })  ==>  (ECX one of { -1, 61692 })
(EDX one of { 3324, 56320 })  ==>  (EDX == orig(EDX))
(EDX one of { 3324, 56320 })  ==>  (EIP one of { 54248, 133918225 })
(EDX one of { 3324, 56320 })  ==>  (ES == FS)
(EDX one of { 3324, 56320 })  ==>  (ES == GS)
(EDX one of { 3324, 56320 })  ==>  (ES one of { "0000000000000000ffff00009300", "001000000000ffffffff00cf9300" })
(EDX one of { 3324, 56320 })  ==>  (FS one of { "0000000000000000ffff00009300", "001000000000ffffffff00cf9300" })
(EDX one of { 3324, 56320 })  ==>  (GDT one of { "0000910800000027", "000f5e8000000037" })
(EDX one of { 3324, 56320 })  ==>  (GS one of { "0000000000000000ffff00009300", "001000000000ffffffff00cf9300" })
(EDX one of { 3324, 56320 })  ==>  (SS one of { "001000000000ffffffff00cf9300", "dc00000dc0000000ffff00009300" })
(EDX one of { 3324, 56320 })  ==>  (orig(ADDR) one of { 1046535, 133918274 })
(EDX one of { 3324, 56320 })  ==>  (orig(EAX) one of { -1, 64936 })
EAX one of { -1, 30, 64936 }
EFL one of { 2, 70 }
CPL == 0
II == 0
A20 == 1
CS one of { "000800000000ffffffff00cf9b00", "f000000f00000000ffff00009e00", "f000000f0000ffffffff00809b00" }
SS one of { "001000000000ffffffff00cf9300", "dc00000dc0000000ffff00009300", "dc00000dc000ffffffff00809300" }
FS one of { "0000000000000000ffff00009300", "000000000000ffffffff00809300", "001000000000ffffffff00cf9300" }
GS one of { "0000000000000000ffff00009300", "001000000000ffffffff00cf9300", "c980000c9800ffffffff00809300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCD one of { 0, 1, 64936 }
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
CR0_0 one of { 0, 1 }
EAX % orig(EAX) == 0
orig(EAX) % EAX == 0
orig(ECX) % ECX == 0
===========================================================================
..orw():::EXIT;condition="EFL_6==0"
EAX == orig(EAX)
EDX == orig(EDX)
II == EFL_2
II == EFL_6
II == orig(EFL_2)
II == orig(EFL_6)
ES == FS
ES == GS
ES == orig(FS)
ES == orig(GS)
ADDR one of { 1046540, 133918279 }
EAX one of { -1, 64936 }
EBX one of { -1, 133834088 }
ECX one of { -1, 61692 }
EDX one of { 3324, 56320 }
EIP one of { 54248, 133918225 }
EFL == 2
ES one of { "0000000000000000ffff00009300", "001000000000ffffffff00cf9300" }
CS one of { "000800000000ffffffff00cf9b00", "f000000f00000000ffff00009e00" }
SS one of { "001000000000ffffffff00cf9300", "dc00000dc0000000ffff00009300" }
GDT one of { "0000910800000027", "000f5e8000000037" }
CCS one of { 0, 48 }
CCD one of { 1, 64936 }
===========================================================================
..orw():::EXIT;condition="not(EFL_6==0)"
ECX == orig(ECX)
A20 == EFL_2
A20 == EFL_6
A20 == orig(EFL_2)
A20 == orig(EFL_6)
EAX one of { -1, 30 }
EDX one of { -1, 0, 30 }
EFL == 70
ES one of { "001000000000ffffffff00cf9300", "004000000400ffffffff00809300", "dc00000dc0000000ffff00009300" }
CCD == 0
===========================================================================
..orw():::EXIT;condition="not(D_EFL_6==0)"
EBX == orig(EBX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_4
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_4)
II == orig(EFL_8)
II == orig(EFL_9)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == orig(ES)
CS == orig(CS)
SS == DS
SS == orig(SS)
SS == orig(DS)
FS == orig(FS)
GS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == EFL_6
EFL_2 == orig(EFL_2)
EFL_2 == orig(EFL_6)
CR0_0 == orig(CR0_0)
EAX one of { -1, 30, 64936 }
EFL one of { 2, 70 }
CPL == 0
II == 0
A20 == 1
CS one of { "000800000000ffffffff00cf9b00", "f000000f00000000ffff00009e00", "f000000f0000ffffffff00809b00" }
SS one of { "001000000000ffffffff00cf9300", "dc00000dc0000000ffff00009300", "dc00000dc000ffffffff00809300" }
FS one of { "0000000000000000ffff00009300", "000000000000ffffffff00809300", "001000000000ffffffff00cf9300" }
GS one of { "0000000000000000ffff00009300", "001000000000ffffffff00cf9300", "c980000c9800ffffffff00809300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCD one of { 0, 1, 64936 }
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
CR0_0 one of { 0, 1 }
EAX % orig(EAX) == 0
orig(EAX) % EAX == 0
orig(ECX) % ECX == 0
===========================================================================
..outb():::ENTER
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == HLT
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SS == DS
FS == GS
(EFL_6 == 0)  <==>  (A20 > EFL_6)
(EFL_6 == 0)  <==>  (EFL_4 >= EFL_6)
(EFL_6 == 0)  <==>  (II == EFL_6)
(EFL_6 == 0)  ==>  (A20 > SMM)
(EFL_6 == 0)  ==>  (CR0 one of { 16, 17 })
(EFL_6 == 0)  ==>  (EFL >= 2)
(EFL_6 == 0)  ==>  (EFL_2 one of { 0, 1 })
(EFL_6 == 0)  ==>  (EFL_4 one of { 0, 1 })
(EFL_6 == 0)  ==>  (EFL_6 <= CR0_0)
(EFL_6 == 0)  ==>  (GDT < IDT)
(EFL_6 == 0)  ==>  (GDT one of { "0000000000000000", "000f5e8000000037" })
(EFL_6 == 0)  ==>  (IDT one of { "00000000000003ff", "000f5ebe00000000" })
(EFL_6 == 0)  ==>  (II == SMM)
(EFL_6 == 0)  ==>  (SMM <= EFL_4)
(EFL_6 == 0)  ==>  (SMM == 0)
(EFL_6 == 1)  <==>  (A20 == EFL_6)
(EFL_6 == 1)  <==>  (EFL_4 < EFL_6)
(EFL_6 == 1)  <==>  (II < EFL_6)
(EFL_6 == 1)  ==>  (A20 == EFL_2)
(EFL_6 == 1)  ==>  (A20 > EFL_4)
(EFL_6 == 1)  ==>  (CR0 one of { 16, 17, 1610612752 })
(EFL_6 == 1)  ==>  (EFL == 70)
(EFL_6 == 1)  ==>  (EFL_2 == 1)
(EFL_6 == 1)  ==>  (EFL_2 > EFL_4)
(EFL_6 == 1)  ==>  (EFL_2 >= CR0_0)
(EFL_6 == 1)  ==>  (EFL_4 <= CR0_0)
(EFL_6 == 1)  ==>  (EFL_4 == 0)
(EFL_6 == 1)  ==>  (EFL_6 >= CR0_0)
(EFL_6 == 1)  ==>  (ES >= SS)
(EFL_6 == 1)  ==>  (GDT one of { "0000000000000000", "000000000000ffff", "000f5e8000000037" })
(EFL_6 == 1)  ==>  (IDT one of { "00000000000003ff", "000000000000ffff", "000f5ebe00000000" })
(EFL_6 == 1)  ==>  (II < EFL_2)
(EFL_6 == 1)  ==>  (II == EFL_4)
(EFL_6 == 1)  ==>  (SMM >= EFL_4)
(EFL_6 == 1)  ==>  (SMM one of { 0, 1 })
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
SMM one of { 0, 1 }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "000000000000ffff", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000000000000ffff", "000f5ebe00000000" }
CR0 one of { 16, 17, 1610612752 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
II <= SMM
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= CR0_0
A20 >= SMM
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= CR0_0
SMM <= EFL_2
SMM <= EFL_6
SMM <= CR0_0
ES != CS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != FS
CS > LDT
CS > TR
SS >= FS
SS > LDT
SS > TR
FS > LDT
FS > TR
LDT < TR
GDT <= IDT
EFL_2 >= EFL_6
===========================================================================
..outb():::ENTER;condition="EFL_6==0"
II == SMM
II == EFL_6
GDT one of { "0000000000000000", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
GDT < IDT
===========================================================================
..outb():::ENTER;condition="not(EFL_6==0)"
II == EFL_4
A20 == EFL_2
A20 == EFL_6
EFL == 70
ES >= SS
===========================================================================
..outb():::ENTER;condition="not(D_EFL_6==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == HLT
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SS == DS
FS == GS
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
SMM one of { 0, 1 }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "000000000000ffff", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000000000000ffff", "000f5ebe00000000" }
CR0 one of { 16, 17, 1610612752 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
II <= SMM
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= CR0_0
A20 >= SMM
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= CR0_0
SMM <= EFL_2
SMM <= EFL_6
SMM <= CR0_0
ES != CS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != FS
CS > LDT
CS > TR
SS >= FS
SS > LDT
SS > TR
FS > LDT
FS > TR
LDT < TR
GDT <= IDT
EFL_2 >= EFL_6
===========================================================================
..outb():::EXIT
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == HLT
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(HLT)
II == orig(EFL_8)
II == orig(EFL_9)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
SMM == orig(SMM)
ES == orig(ES)
CS == orig(CS)
SS == DS
SS == orig(SS)
SS == orig(DS)
FS == GS
FS == orig(FS)
FS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == orig(EFL_2)
EFL_4 == orig(EFL_4)
EFL_6 == orig(EFL_6)
CR0_0 == orig(CR0_0)
(EFL_6 == 0)  <==>  (A20 > EFL_6)
(EFL_6 == 0)  <==>  (EFL_4 >= EFL_6)
(EFL_6 == 0)  <==>  (II == EFL_6)
(EFL_6 == 0)  ==>  (A20 > SMM)
(EFL_6 == 0)  ==>  (CR0 one of { 16, 17 })
(EFL_6 == 0)  ==>  (EDX == orig(EDX))
(EFL_6 == 0)  ==>  (EFL >= 2)
(EFL_6 == 0)  ==>  (EFL_2 one of { 0, 1 })
(EFL_6 == 0)  ==>  (EFL_4 one of { 0, 1 })
(EFL_6 == 0)  ==>  (EFL_6 <= CR0_0)
(EFL_6 == 0)  ==>  (GDT < IDT)
(EFL_6 == 0)  ==>  (GDT one of { "0000000000000000", "000f5e8000000037" })
(EFL_6 == 0)  ==>  (IDT one of { "00000000000003ff", "000f5ebe00000000" })
(EFL_6 == 0)  ==>  (II == SMM)
(EFL_6 == 0)  ==>  (SMM <= EFL_4)
(EFL_6 == 0)  ==>  (SMM == 0)
(EFL_6 == 0)  ==>  (orig(EAX) % EAX == 0)
(EFL_6 == 1)  <==>  (A20 == EFL_6)
(EFL_6 == 1)  <==>  (EFL_4 < EFL_6)
(EFL_6 == 1)  <==>  (II < EFL_6)
(EFL_6 == 1)  ==>  (A20 == EFL_2)
(EFL_6 == 1)  ==>  (A20 > EFL_4)
(EFL_6 == 1)  ==>  (CR0 one of { 16, 17, 1610612752 })
(EFL_6 == 1)  ==>  (EFL == 70)
(EFL_6 == 1)  ==>  (EFL_2 == 1)
(EFL_6 == 1)  ==>  (EFL_2 > EFL_4)
(EFL_6 == 1)  ==>  (EFL_2 >= CR0_0)
(EFL_6 == 1)  ==>  (EFL_4 <= CR0_0)
(EFL_6 == 1)  ==>  (EFL_4 == 0)
(EFL_6 == 1)  ==>  (EFL_6 >= CR0_0)
(EFL_6 == 1)  ==>  (ES >= SS)
(EFL_6 == 1)  ==>  (GDT one of { "0000000000000000", "000000000000ffff", "000f5e8000000037" })
(EFL_6 == 1)  ==>  (IDT one of { "00000000000003ff", "000000000000ffff", "000f5ebe00000000" })
(EFL_6 == 1)  ==>  (II < EFL_2)
(EFL_6 == 1)  ==>  (II == EFL_4)
(EFL_6 == 1)  ==>  (SMM >= EFL_4)
(EFL_6 == 1)  ==>  (SMM one of { 0, 1 })
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
SMM one of { 0, 1 }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "000000000000ffff", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000000000000ffff", "000f5ebe00000000" }
CR0 one of { 16, 17, 1610612752 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
ADDR > orig(ADDR)
EAX <= orig(EAX)
EBX <= orig(EBX)
ECX <= orig(ECX)
EDX <= orig(EDX)
EIP != orig(ADDR)
II <= SMM
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= CR0_0
A20 >= SMM
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= CR0_0
SMM <= EFL_2
SMM <= EFL_6
SMM <= CR0_0
ES != CS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != FS
CS > LDT
CS > TR
SS >= FS
SS > LDT
SS > TR
FS > LDT
FS > TR
LDT < TR
GDT <= IDT
EFL_2 >= EFL_6
===========================================================================
..outb():::EXIT;condition="EFL_6==0"
EDX == orig(EDX)
II == SMM
II == EFL_6
II == orig(SMM)
II == orig(EFL_6)
GDT one of { "0000000000000000", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
orig(EAX) % EAX == 0
GDT < IDT
===========================================================================
..outb():::EXIT;condition="not(EFL_6==0)"
II == EFL_4
II == orig(EFL_4)
A20 == EFL_2
A20 == EFL_6
A20 == orig(EFL_2)
A20 == orig(EFL_6)
EFL == 70
ES >= SS
===========================================================================
..outb():::EXIT;condition="not(D_EFL_6==0)"
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == HLT
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(HLT)
II == orig(EFL_8)
II == orig(EFL_9)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
SMM == orig(SMM)
ES == orig(ES)
CS == orig(CS)
SS == DS
SS == orig(SS)
SS == orig(DS)
FS == GS
FS == orig(FS)
FS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == orig(EFL_2)
EFL_4 == orig(EFL_4)
EFL_6 == orig(EFL_6)
CR0_0 == orig(CR0_0)
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
SMM one of { 0, 1 }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "000000000000ffff", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000000000000ffff", "000f5ebe00000000" }
CR0 one of { 16, 17, 1610612752 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
ADDR > orig(ADDR)
EAX <= orig(EAX)
EBX <= orig(EBX)
ECX <= orig(ECX)
EDX <= orig(EDX)
EIP != orig(ADDR)
II <= SMM
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= CR0_0
A20 >= SMM
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= CR0_0
SMM <= EFL_2
SMM <= EFL_6
SMM <= CR0_0
ES != CS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != FS
CS > LDT
CS > TR
SS >= FS
SS > LDT
SS > TR
FS > LDT
FS > TR
LDT < TR
GDT <= IDT
EFL_2 >= EFL_6
===========================================================================
..outl():::ENTER
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SS == DS
FS == GS
(EFL == 70)  <==>  (A20 == EFL_6)
(EFL == 70)  <==>  (EFL_4 < EFL_6)
(EFL == 70)  <==>  (EFL_6 == 1)
(EFL == 70)  <==>  (II < EFL_6)
(EFL == 70)  ==>  (A20 == EFL_2)
(EFL == 70)  ==>  (A20 > EFL_4)
(EFL == 70)  ==>  (CCD one of { 0, 851978 })
(EFL == 70)  ==>  (CS one of { "000800000000ffffffff00cf9b00", "c000000c0000ffffffff008f9b00", "f000000f00000000ffff00009b00" })
(EFL == 70)  ==>  (EBX >= EDX)
(EFL == 70)  ==>  (EDX one of { -1, 0 })
(EFL == 70)  ==>  (EFL_2 == 1)
(EFL == 70)  ==>  (EFL_2 > EFL_4)
(EFL == 70)  ==>  (EFL_2 >= CR0_0)
(EFL == 70)  ==>  (EFL_4 == 0)
(EFL == 70)  ==>  (EFL_6 >= CR0_0)
(EFL == 70)  ==>  (FS one of { "0000000000000000ffff00009300", "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" })
(EFL == 70)  ==>  (II < EFL_2)
(EFL == 70)  ==>  (II == EFL_4)
(EFL == 70)  ==>  (SS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300", "dc00000dc0000000ffff00009300" })
(EFL one of { 2, 6, 151 })  <==>  (A20 > EFL_6)
(EFL one of { 2, 6, 151 })  <==>  (EFL_4 >= EFL_6)
(EFL one of { 2, 6, 151 })  <==>  (EFL_6 == 0)
(EFL one of { 2, 6, 151 })  <==>  (II == EFL_6)
(EFL one of { 2, 6, 151 })  ==>  (CCD >= 1)
(EFL one of { 2, 6, 151 })  ==>  (CS one of { "000800000000ffffffff00cf9b00", "c000000c0000ffffffff008f9b00" })
(EFL one of { 2, 6, 151 })  ==>  (ECX one of { -1, 0, 28672 })
(EFL one of { 2, 6, 151 })  ==>  (EDX one of { -1, 463, 3324 })
(EFL one of { 2, 6, 151 })  ==>  (EFL_2 one of { 0, 1 })
(EFL one of { 2, 6, 151 })  ==>  (EFL_4 one of { 0, 1 })
(EFL one of { 2, 6, 151 })  ==>  (EFL_6 <= CR0_0)
(EFL one of { 2, 6, 151 })  ==>  (ES one of { "001000000000ffffffff00cf9300", "c000000c0000ffffffff008f9300", "f000000f0000ffffffff008f9300" })
(EFL one of { 2, 6, 151 })  ==>  (FS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" })
(EFL one of { 2, 6, 151 })  ==>  (SS == FS)
(EFL one of { 2, 6, 151 })  ==>  (SS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" })
EAX == -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
CS one of { "000800000000ffffffff00cf9b00", "c000000c0000ffffffff008f9b00", "f000000f00000000ffff00009b00" }
SS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300", "dc00000dc0000000ffff00009300" }
FS one of { "0000000000000000ffff00009300", "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
EAX <= EBX
EAX <= ECX
EAX <= EDX
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= CR0_0
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= CR0_0
ES != CS
ES >= SS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != FS
CS > LDT
CS > TR
SS >= FS
SS > LDT
SS > TR
FS > LDT
FS > TR
LDT < TR
GDT < IDT
EFL_2 >= EFL_4
EFL_2 >= EFL_6
EFL_4 <= CR0_0
===========================================================================
..outl():::ENTER;condition="EFL_6==0"
II == EFL_6
SS == FS
SS == GS
ECX one of { -1, 0, 28672 }
EDX one of { -1, 463, 3324 }
EFL one of { 2, 6, 151 }
ES one of { "001000000000ffffffff00cf9300", "c000000c0000ffffffff008f9300", "f000000f0000ffffffff008f9300" }
CS one of { "000800000000ffffffff00cf9b00", "c000000c0000ffffffff008f9b00" }
SS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" }
CCD >= 1
===========================================================================
..outl():::ENTER;condition="not(EFL_6==0)"
II == EFL_4
A20 == EFL_2
A20 == EFL_6
EDX one of { -1, 0 }
EFL == 70
CCD one of { 0, 851978 }
EBX >= EDX
===========================================================================
..outl():::ENTER;condition="not(D_EFL_6==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SS == DS
FS == GS
EAX == -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
CS one of { "000800000000ffffffff00cf9b00", "c000000c0000ffffffff008f9b00", "f000000f00000000ffff00009b00" }
SS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300", "dc00000dc0000000ffff00009300" }
FS one of { "0000000000000000ffff00009300", "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
EAX <= EBX
EAX <= ECX
EAX <= EDX
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= CR0_0
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= CR0_0
ES != CS
ES >= SS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != FS
CS > LDT
CS > TR
SS >= FS
SS > LDT
SS > TR
FS > LDT
FS > TR
LDT < TR
GDT < IDT
EFL_2 >= EFL_4
EFL_2 >= EFL_6
EFL_4 <= CR0_0
===========================================================================
..outl():::EXIT
EAX == orig(EAX)
EBX == orig(EBX)
ECX == orig(ECX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_8)
II == orig(EFL_9)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == orig(ES)
CS == orig(CS)
SS == DS
SS == orig(SS)
SS == orig(DS)
FS == GS
FS == orig(FS)
FS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == orig(EFL_2)
EFL_4 == orig(EFL_4)
EFL_6 == orig(EFL_6)
CR0_0 == orig(CR0_0)
(EFL == 70)  <==>  (A20 == EFL_6)
(EFL == 70)  <==>  (EFL_4 < EFL_6)
(EFL == 70)  <==>  (EFL_6 == 1)
(EFL == 70)  <==>  (II < EFL_6)
(EFL == 70)  ==>  (A20 == EFL_2)
(EFL == 70)  ==>  (A20 > EFL_4)
(EFL == 70)  ==>  (CCD one of { 0, 851978 })
(EFL == 70)  ==>  (CS one of { "000800000000ffffffff00cf9b00", "c000000c0000ffffffff008f9b00", "f000000f00000000ffff00009b00" })
(EFL == 70)  ==>  (EBX >= orig(EDX))
(EFL == 70)  ==>  (EDX == orig(EDX))
(EFL == 70)  ==>  (EDX one of { -1, 0 })
(EFL == 70)  ==>  (EFL_2 == 1)
(EFL == 70)  ==>  (EFL_2 > EFL_4)
(EFL == 70)  ==>  (EFL_2 >= CR0_0)
(EFL == 70)  ==>  (EFL_4 == 0)
(EFL == 70)  ==>  (EFL_6 >= CR0_0)
(EFL == 70)  ==>  (FS one of { "0000000000000000ffff00009300", "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" })
(EFL == 70)  ==>  (II < EFL_2)
(EFL == 70)  ==>  (II == EFL_4)
(EFL == 70)  ==>  (SS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300", "dc00000dc0000000ffff00009300" })
(EFL == 70)  ==>  (orig(EDX) one of { -1, 0 })
(EFL one of { 2, 6, 151 })  <==>  (A20 > EFL_6)
(EFL one of { 2, 6, 151 })  <==>  (EFL_4 >= EFL_6)
(EFL one of { 2, 6, 151 })  <==>  (EFL_6 == 0)
(EFL one of { 2, 6, 151 })  <==>  (II == EFL_6)
(EFL one of { 2, 6, 151 })  ==>  (CCD >= 1)
(EFL one of { 2, 6, 151 })  ==>  (CS one of { "000800000000ffffffff00cf9b00", "c000000c0000ffffffff008f9b00" })
(EFL one of { 2, 6, 151 })  ==>  (ECX % EDX == 0)
(EFL one of { 2, 6, 151 })  ==>  (ECX one of { -1, 0, 28672 })
(EFL one of { 2, 6, 151 })  ==>  (EDX one of { -1, 3324 })
(EFL one of { 2, 6, 151 })  ==>  (EFL_2 one of { 0, 1 })
(EFL one of { 2, 6, 151 })  ==>  (EFL_4 one of { 0, 1 })
(EFL one of { 2, 6, 151 })  ==>  (EFL_6 <= CR0_0)
(EFL one of { 2, 6, 151 })  ==>  (ES one of { "001000000000ffffffff00cf9300", "c000000c0000ffffffff008f9300", "f000000f0000ffffffff008f9300" })
(EFL one of { 2, 6, 151 })  ==>  (FS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" })
(EFL one of { 2, 6, 151 })  ==>  (SS == FS)
(EFL one of { 2, 6, 151 })  ==>  (SS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" })
(EFL one of { 2, 6, 151 })  ==>  (orig(EDX) % EDX == 0)
(EFL one of { 2, 6, 151 })  ==>  (orig(EDX) one of { -1, 463, 3324 })
EAX == -1
EBX >= -1
ECX >= -1
EDX one of { -1, 0, 3324 }
EFL >= 2
CPL == 0
II == 0
A20 == 1
CS one of { "000800000000ffffffff00cf9b00", "c000000c0000ffffffff008f9b00", "f000000f00000000ffff00009b00" }
SS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300", "dc00000dc0000000ffff00009300" }
FS one of { "0000000000000000ffff00009300", "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
ADDR > orig(ADDR)
EAX <= EBX
EAX <= ECX
EAX <= EDX
EAX <= orig(EDX)
EBX >= EDX
EDX <= orig(EDX)
EIP != orig(ADDR)
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= CR0_0
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= CR0_0
ES != CS
ES >= SS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != FS
CS > LDT
CS > TR
SS >= FS
SS > LDT
SS > TR
FS > LDT
FS > TR
LDT < TR
GDT < IDT
EFL_2 >= EFL_4
EFL_2 >= EFL_6
EFL_4 <= CR0_0
===========================================================================
..outl():::EXIT;condition="EFL_6==0"
II == EFL_6
II == orig(EFL_6)
SS == FS
SS == GS
SS == orig(FS)
SS == orig(GS)
ECX one of { -1, 0, 28672 }
EDX one of { -1, 3324 }
EFL one of { 2, 6, 151 }
ES one of { "001000000000ffffffff00cf9300", "c000000c0000ffffffff008f9300", "f000000f0000ffffffff008f9300" }
CS one of { "000800000000ffffffff00cf9b00", "c000000c0000ffffffff008f9b00" }
SS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" }
CCD >= 1
ECX % EDX == 0
orig(EDX) % EDX == 0
===========================================================================
..outl():::EXIT;condition="not(EFL_6==0)"
EDX == orig(EDX)
II == EFL_4
II == orig(EFL_4)
A20 == EFL_2
A20 == EFL_6
A20 == orig(EFL_2)
A20 == orig(EFL_6)
EDX one of { -1, 0 }
EFL == 70
CCD one of { 0, 851978 }
===========================================================================
..outl():::EXIT;condition="not(D_EFL_6==0)"
EAX == orig(EAX)
EBX == orig(EBX)
ECX == orig(ECX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_8)
II == orig(EFL_9)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == orig(ES)
CS == orig(CS)
SS == DS
SS == orig(SS)
SS == orig(DS)
FS == GS
FS == orig(FS)
FS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == orig(EFL_2)
EFL_4 == orig(EFL_4)
EFL_6 == orig(EFL_6)
CR0_0 == orig(CR0_0)
EAX == -1
EBX >= -1
ECX >= -1
EDX one of { -1, 0, 3324 }
EFL >= 2
CPL == 0
II == 0
A20 == 1
CS one of { "000800000000ffffffff00cf9b00", "c000000c0000ffffffff008f9b00", "f000000f00000000ffff00009b00" }
SS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300", "dc00000dc0000000ffff00009300" }
FS one of { "0000000000000000ffff00009300", "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
ADDR > orig(ADDR)
EAX <= EBX
EAX <= ECX
EAX <= EDX
EAX <= orig(EDX)
EBX >= EDX
EDX <= orig(EDX)
EIP != orig(ADDR)
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= CR0_0
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= CR0_0
ES != CS
ES >= SS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != FS
CS > LDT
CS > TR
SS >= FS
SS > LDT
SS > TR
FS > LDT
FS > TR
LDT < TR
GDT < IDT
EFL_2 >= EFL_4
EFL_2 >= EFL_6
EFL_4 <= CR0_0
===========================================================================
..outsl():::ENTER
EAX == EBX
ECX == EDX
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_4
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == EFL_2
A20 == EFL_6
A20 == CR0_0
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
ES == SS
ES == DS
ES == FS
ES == GS
ADDR == 985294
EAX == 0
ECX one of { -1, 0 }
EIP one of { 985275, 985281 }
EFL == 70
CPL == 0
II == 0
A20 == 1
ES == "001000000000ffffffff00cf9300"
CS == "000800000000ffffffff00cf9b00"
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "000f5e8000000037"
IDT == "000f5ebe00000000"
CR0 == 17
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS == 0
CCD == 0
CC0 == 0
EFER == 0
===========================================================================
..outsl():::ENTER;condition="not(EFL_6==0)"
===========================================================================
..outsl():::ENTER;condition="not(D_EFL_6==0)"
EAX == EBX
ECX == EDX
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_4
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == EFL_2
A20 == EFL_6
A20 == CR0_0
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
ES == SS
ES == DS
ES == FS
ES == GS
ADDR == 985294
EAX == 0
ECX one of { -1, 0 }
EIP one of { 985275, 985281 }
EFL == 70
CPL == 0
II == 0
A20 == 1
ES == "001000000000ffffffff00cf9300"
CS == "000800000000ffffffff00cf9b00"
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "000f5e8000000037"
IDT == "000f5ebe00000000"
CR0 == 17
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS == 0
CCD == 0
CC0 == 0
EFER == 0
===========================================================================
..outsl():::EXIT
EAX == EBX
EAX == orig(EAX)
EAX == orig(EBX)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_4
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_4)
II == orig(EFL_8)
II == orig(EFL_9)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == EFL_2
A20 == EFL_6
A20 == CR0_0
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(EFL_2)
A20 == orig(EFL_6)
A20 == orig(CR0_0)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == SS
ES == DS
ES == FS
ES == GS
ES == orig(ES)
ES == orig(SS)
ES == orig(DS)
ES == orig(FS)
ES == orig(GS)
CS == orig(CS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
ADDR one of { 985294, 985298 }
EAX == 0
ECX one of { 0, 4 }
EDX one of { -1, 0 }
EIP one of { 985281, 985294 }
EFL == 70
CPL == 0
II == 0
A20 == 1
ES == "001000000000ffffffff00cf9300"
CS == "000800000000ffffffff00cf9b00"
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "000f5e8000000037"
IDT == "000f5ebe00000000"
CR0 == 17
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS == 0
CCD == 0
CC0 == 0
EFER == 0
===========================================================================
..outsl():::EXIT;condition="not(EFL_6==0)"
===========================================================================
..outsl():::EXIT;condition="not(D_EFL_6==0)"
EAX == EBX
EAX == orig(EAX)
EAX == orig(EBX)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_4
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_4)
II == orig(EFL_8)
II == orig(EFL_9)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == EFL_2
A20 == EFL_6
A20 == CR0_0
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(EFL_2)
A20 == orig(EFL_6)
A20 == orig(CR0_0)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == SS
ES == DS
ES == FS
ES == GS
ES == orig(ES)
ES == orig(SS)
ES == orig(DS)
ES == orig(FS)
ES == orig(GS)
CS == orig(CS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
ADDR one of { 985294, 985298 }
EAX == 0
ECX one of { 0, 4 }
EDX one of { -1, 0 }
EIP one of { 985281, 985294 }
EFL == 70
CPL == 0
II == 0
A20 == 1
ES == "001000000000ffffffff00cf9300"
CS == "000800000000ffffffff00cf9b00"
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "000f5e8000000037"
IDT == "000f5ebe00000000"
CR0 == 17
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS == 0
CCD == 0
CC0 == 0
EFER == 0
===========================================================================
..outw():::ENTER
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SS == DS
FS == GS
(EFL_6 == 0)  <==>  (A20 > EFL_6)
(EFL_6 == 0)  <==>  (EFL_4 >= EFL_6)
(EFL_6 == 0)  <==>  (II == EFL_6)
(EFL_6 == 0)  ==>  (A20 > EFL_9)
(EFL_6 == 0)  ==>  (ADDR > EIP)
(EFL_6 == 0)  ==>  (CS one of { "000800000000ffffffff00cf9b00", "c000000c00000000ffff00009e00", "c000000c0000ffffffff008f9b00" })
(EFL_6 == 0)  ==>  (EAX == -1)
(EFL_6 == 0)  ==>  (EBX >= EDX)
(EFL_6 == 0)  ==>  (EDX one of { -1, 948 })
(EFL_6 == 0)  ==>  (EFL >= 2)
(EFL_6 == 0)  ==>  (EFL_2 one of { 0, 1 })
(EFL_6 == 0)  ==>  (EFL_4 >= EFL_9)
(EFL_6 == 0)  ==>  (EFL_4 one of { 0, 1 })
(EFL_6 == 0)  ==>  (EFL_6 <= CR0_0)
(EFL_6 == 0)  ==>  (EFL_9 <= CR0_0)
(EFL_6 == 0)  ==>  (EFL_9 == 0)
(EFL_6 == 0)  ==>  (FS one of { "0000000000000000ffff00009300", "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" })
(EFL_6 == 0)  ==>  (GDT one of { "0000000000000000", "0000910800000027", "000f5e8000000037" })
(EFL_6 == 0)  ==>  (II == EFL_9)
(EFL_6 == 1)  <==>  (A20 == EFL_6)
(EFL_6 == 1)  <==>  (EFL_4 < EFL_6)
(EFL_6 == 1)  <==>  (II < EFL_6)
(EFL_6 == 1)  ==>  (A20 == EFL_2)
(EFL_6 == 1)  ==>  (A20 > EFL_4)
(EFL_6 == 1)  ==>  (CS one of { "000800000000ffffffff00cf9b00", "c000000c0000ffffffff008f9b00", "ca80000ca800ffffffff008f9b00" })
(EFL_6 == 1)  ==>  (EAX one of { -1, 0 })
(EFL_6 == 1)  ==>  (EFL one of { 70, 582 })
(EFL_6 == 1)  ==>  (EFL_2 == 1)
(EFL_6 == 1)  ==>  (EFL_2 > EFL_4)
(EFL_6 == 1)  ==>  (EFL_4 <= CR0_0)
(EFL_6 == 1)  ==>  (EFL_4 <= EFL_9)
(EFL_6 == 1)  ==>  (EFL_4 == 0)
(EFL_6 == 1)  ==>  (EFL_6 >= CR0_0)
(EFL_6 == 1)  ==>  (EFL_9 one of { 0, 1 })
(EFL_6 == 1)  ==>  (ES >= SS)
(EFL_6 == 1)  ==>  (FS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" })
(EFL_6 == 1)  ==>  (GDT < IDT)
(EFL_6 == 1)  ==>  (GDT one of { "0000000000000000", "000f5e8000000037" })
(EFL_6 == 1)  ==>  (II < EFL_2)
(EFL_6 == 1)  ==>  (II == EFL_4)
(EFL_6 == 1)  ==>  (SS == FS)
(EFL_6 == 1)  ==>  (SS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" })
EAX one of { -1, 0 }
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
FS one of { "0000000000000000ffff00009300", "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
EAX <= EBX
EAX <= ECX
EAX <= EDX
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= EFL_9
II <= CR0_0
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= CR0_0
ES != CS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != FS
CS > LDT
CS > TR
SS >= FS
SS > LDT
SS > TR
FS > LDT
FS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_6
EFL_2 >= EFL_9
EFL_2 >= CR0_0
EFL_6 >= EFL_9
===========================================================================
..outw():::ENTER;condition="EFL_6==0"
II == EFL_6
II == EFL_9
EAX == -1
EDX one of { -1, 948 }
CS one of { "000800000000ffffffff00cf9b00", "c000000c00000000ffff00009e00", "c000000c0000ffffffff008f9b00" }
ADDR > EIP
EBX >= EDX
===========================================================================
..outw():::ENTER;condition="not(EFL_6==0)"
II == EFL_4
A20 == EFL_2
A20 == EFL_6
SS == FS
SS == GS
EFL one of { 70, 582 }
CS one of { "000800000000ffffffff00cf9b00", "c000000c0000ffffffff008f9b00", "ca80000ca800ffffffff008f9b00" }
SS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" }
GDT one of { "0000000000000000", "000f5e8000000037" }
ES >= SS
GDT < IDT
===========================================================================
..outw():::ENTER;condition="not(D_EFL_6==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SS == DS
FS == GS
EAX one of { -1, 0 }
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
FS one of { "0000000000000000ffff00009300", "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
EAX <= EBX
EAX <= ECX
EAX <= EDX
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= EFL_9
II <= CR0_0
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= CR0_0
ES != CS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != FS
CS > LDT
CS > TR
SS >= FS
SS > LDT
SS > TR
FS > LDT
FS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_6
EFL_2 >= EFL_9
EFL_2 >= CR0_0
EFL_6 >= EFL_9
===========================================================================
..outw():::EXIT
EAX == orig(EAX)
EDX == orig(EDX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_8)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == orig(ES)
CS == orig(CS)
SS == DS
SS == orig(SS)
SS == orig(DS)
FS == GS
FS == orig(FS)
FS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == orig(EFL_2)
EFL_4 == orig(EFL_4)
EFL_6 == orig(EFL_6)
EFL_9 == orig(EFL_9)
CR0_0 == orig(CR0_0)
(EFL_6 == 0)  <==>  (A20 > EFL_6)
(EFL_6 == 0)  <==>  (EFL_4 >= EFL_6)
(EFL_6 == 0)  <==>  (II == EFL_6)
(EFL_6 == 0)  ==>  (A20 > EFL_9)
(EFL_6 == 0)  ==>  (ADDR > EIP)
(EFL_6 == 0)  ==>  (CS one of { "000800000000ffffffff00cf9b00", "c000000c00000000ffff00009e00", "c000000c0000ffffffff008f9b00" })
(EFL_6 == 0)  ==>  (EAX == -1)
(EFL_6 == 0)  ==>  (EBX >= EDX)
(EFL_6 == 0)  ==>  (EDX <= orig(EBX))
(EFL_6 == 0)  ==>  (EDX one of { -1, 948 })
(EFL_6 == 0)  ==>  (EFL >= 2)
(EFL_6 == 0)  ==>  (EFL_2 one of { 0, 1 })
(EFL_6 == 0)  ==>  (EFL_4 >= EFL_9)
(EFL_6 == 0)  ==>  (EFL_4 one of { 0, 1 })
(EFL_6 == 0)  ==>  (EFL_6 <= CR0_0)
(EFL_6 == 0)  ==>  (EFL_9 <= CR0_0)
(EFL_6 == 0)  ==>  (EFL_9 == 0)
(EFL_6 == 0)  ==>  (EIP < orig(ADDR))
(EFL_6 == 0)  ==>  (FS one of { "0000000000000000ffff00009300", "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" })
(EFL_6 == 0)  ==>  (GDT one of { "0000000000000000", "0000910800000027", "000f5e8000000037" })
(EFL_6 == 0)  ==>  (II == EFL_9)
(EFL_6 == 1)  <==>  (A20 == EFL_6)
(EFL_6 == 1)  <==>  (EFL_4 < EFL_6)
(EFL_6 == 1)  <==>  (II < EFL_6)
(EFL_6 == 1)  ==>  (A20 == EFL_2)
(EFL_6 == 1)  ==>  (A20 > EFL_4)
(EFL_6 == 1)  ==>  (CS one of { "000800000000ffffffff00cf9b00", "c000000c0000ffffffff008f9b00", "ca80000ca800ffffffff008f9b00" })
(EFL_6 == 1)  ==>  (EAX one of { -1, 0 })
(EFL_6 == 1)  ==>  (EFL one of { 70, 582 })
(EFL_6 == 1)  ==>  (EFL_2 == 1)
(EFL_6 == 1)  ==>  (EFL_2 > EFL_4)
(EFL_6 == 1)  ==>  (EFL_4 <= CR0_0)
(EFL_6 == 1)  ==>  (EFL_4 <= EFL_9)
(EFL_6 == 1)  ==>  (EFL_4 == 0)
(EFL_6 == 1)  ==>  (EFL_6 >= CR0_0)
(EFL_6 == 1)  ==>  (EFL_9 one of { 0, 1 })
(EFL_6 == 1)  ==>  (ES >= SS)
(EFL_6 == 1)  ==>  (FS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" })
(EFL_6 == 1)  ==>  (GDT < IDT)
(EFL_6 == 1)  ==>  (GDT one of { "0000000000000000", "000f5e8000000037" })
(EFL_6 == 1)  ==>  (II < EFL_2)
(EFL_6 == 1)  ==>  (II == EFL_4)
(EFL_6 == 1)  ==>  (SS == FS)
(EFL_6 == 1)  ==>  (SS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" })
(EFL_6 == 1)  ==>  (orig(EBX) % EBX == 0)
EAX one of { -1, 0 }
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
FS one of { "0000000000000000ffff00009300", "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
ADDR > orig(ADDR)
EAX <= EBX
EAX <= ECX
EAX <= EDX
EAX <= orig(EBX)
EAX <= orig(ECX)
EBX <= orig(EBX)
ECX <= orig(ECX)
EIP != orig(ADDR)
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= EFL_9
II <= CR0_0
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= CR0_0
ES != CS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != FS
CS > LDT
CS > TR
SS >= FS
SS > LDT
SS > TR
FS > LDT
FS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_6
EFL_2 >= EFL_9
EFL_2 >= CR0_0
EFL_6 >= EFL_9
===========================================================================
..outw():::EXIT;condition="EFL_6==0"
II == EFL_6
II == EFL_9
II == orig(EFL_6)
II == orig(EFL_9)
EAX == -1
EDX one of { -1, 948 }
CS one of { "000800000000ffffffff00cf9b00", "c000000c00000000ffff00009e00", "c000000c0000ffffffff008f9b00" }
ADDR > EIP
EBX >= EDX
EDX <= orig(EBX)
EIP < orig(ADDR)
===========================================================================
..outw():::EXIT;condition="not(EFL_6==0)"
II == EFL_4
II == orig(EFL_4)
A20 == EFL_2
A20 == EFL_6
A20 == orig(EFL_2)
A20 == orig(EFL_6)
SS == FS
SS == GS
SS == orig(FS)
SS == orig(GS)
EFL one of { 70, 582 }
CS one of { "000800000000ffffffff00cf9b00", "c000000c0000ffffffff008f9b00", "ca80000ca800ffffffff008f9b00" }
SS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" }
GDT one of { "0000000000000000", "000f5e8000000037" }
orig(EBX) % EBX == 0
ES >= SS
GDT < IDT
===========================================================================
..outw():::EXIT;condition="not(D_EFL_6==0)"
EAX == orig(EAX)
EDX == orig(EDX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_8)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == orig(ES)
CS == orig(CS)
SS == DS
SS == orig(SS)
SS == orig(DS)
FS == GS
FS == orig(FS)
FS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == orig(EFL_2)
EFL_4 == orig(EFL_4)
EFL_6 == orig(EFL_6)
EFL_9 == orig(EFL_9)
CR0_0 == orig(CR0_0)
EAX one of { -1, 0 }
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
FS one of { "0000000000000000ffff00009300", "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
ADDR > orig(ADDR)
EAX <= EBX
EAX <= ECX
EAX <= EDX
EAX <= orig(EBX)
EAX <= orig(ECX)
EBX <= orig(EBX)
ECX <= orig(ECX)
EIP != orig(ADDR)
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= EFL_9
II <= CR0_0
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= CR0_0
ES != CS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != FS
CS > LDT
CS > TR
SS >= FS
SS > LDT
SS > TR
FS > LDT
FS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_6
EFL_2 >= EFL_9
EFL_2 >= CR0_0
EFL_6 >= EFL_9
===========================================================================
..pause():::ENTER
EAX == EBX
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_4
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == CR0_0
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
ES == SS
ES == DS
ES == FS
ES == GS
EFL_2 == EFL_6
(ADDR == 1013899)  <==>  (A20 == EFL_2)
(ADDR == 1013899)  <==>  (CCD == 0)
(ADDR == 1013899)  <==>  (CCS == 4294967295L)
(ADDR == 1013899)  <==>  (CS == "000800000000ffffffff00c09b00")
(ADDR == 1013899)  <==>  (EAX == -1)
(ADDR == 1013899)  <==>  (EAX == ECX)
(ADDR == 1013899)  <==>  (ECX == -1)
(ADDR == 1013899)  <==>  (EDX == 963392)
(ADDR == 1013899)  <==>  (EFL == 70)
(ADDR == 1013899)  <==>  (EFL_2 == 1)
(ADDR == 1013899)  <==>  (EIP == 133946992)
(ADDR == 1013899)  <==>  (ES == "001000000000ffffffff00c09300")
(ADDR == 972692)  <==>  (CCD == 49216)
(ADDR == 972692)  <==>  (CCS == 1007208)
(ADDR == 972692)  <==>  (CS == "000800000000ffffffff00cf9b00")
(ADDR == 972692)  <==>  (EAX == 133867104)
(ADDR == 972692)  <==>  (ECX == 15)
(ADDR == 972692)  <==>  (EDX == 1)
(ADDR == 972692)  <==>  (EFL == 2)
(ADDR == 972692)  <==>  (EFL_2 == 0)
(ADDR == 972692)  <==>  (EIP == 133889029)
(ADDR == 972692)  <==>  (ES == "001000000000ffffffff00cf9300")
(ADDR == 972692)  <==>  (II == EFL_2)
ADDR one of { 972692, 1013899 }
EAX one of { -1, 133867104 }
ECX one of { -1, 15 }
EDX one of { 1, 963392 }
EIP one of { 133889029, 133946992 }
EFL one of { 2, 70 }
CPL == 0
II == 0
A20 == 1
ES one of { "001000000000ffffffff00c09300", "001000000000ffffffff00cf9300" }
CS one of { "000800000000ffffffff00c09b00", "000800000000ffffffff00cf9b00" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "000f5e8000000037"
IDT == "000f5ebe00000000"
CR0 == 17
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS one of { 1007208, 4294967295L }
CCD one of { 0, 49216 }
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
===========================================================================
..pause():::ENTER;condition="EFL_6==0"
EAX == ECX
A20 == EFL_2
A20 == EFL_6
ADDR == 1013899
EAX == -1
EDX == 963392
EIP == 133946992
EFL == 70
ES == "001000000000ffffffff00c09300"
CS == "000800000000ffffffff00c09b00"
CCS == 4294967295L
CCD == 0
===========================================================================
..pause():::ENTER;condition="not(EFL_6==0)"
II == EFL_2
II == EFL_6
ADDR == 972692
EAX == 133867104
ECX == 15
EDX == 1
EIP == 133889029
EFL == 2
ES == "001000000000ffffffff00cf9300"
CS == "000800000000ffffffff00cf9b00"
CCS == 1007208
CCD == 49216
===========================================================================
..pause():::ENTER;condition="D_EFL_6==0"
EAX == EBX
EAX == ECX
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_4
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == EFL_2
A20 == EFL_6
A20 == CR0_0
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
ES == SS
ES == DS
ES == FS
ES == GS
ADDR == 1013899
EAX == -1
EDX == 963392
EIP == 133946992
EFL == 70
CPL == 0
II == 0
A20 == 1
ES == "001000000000ffffffff00c09300"
CS == "000800000000ffffffff00c09b00"
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "000f5e8000000037"
IDT == "000f5ebe00000000"
CR0 == 17
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS == 4294967295L
CCD == 0
CC0 == 0
EFER == 0
===========================================================================
..pause():::ENTER;condition="not(D_EFL_6==0)"
EAX == EBX
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_2
II == EFL_4
II == EFL_6
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == CR0_0
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
ES == SS
ES == DS
ES == FS
ES == GS
ADDR == 972692
EAX == 133867104
ECX == 15
EDX == 1
EIP == 133889029
EFL == 2
CPL == 0
II == 0
A20 == 1
ES == "001000000000ffffffff00cf9300"
CS == "000800000000ffffffff00cf9b00"
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "000f5e8000000037"
IDT == "000f5ebe00000000"
CR0 == 17
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS == 1007208
CCD == 49216
CC0 == 0
EFER == 0
===========================================================================
..pause():::EXIT
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == HLT
II == EFL_4
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_4)
II == orig(EFL_8)
II == orig(EFL_9)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == EFL_2
A20 == CR0_0
A20 == D_EFL_1
A20 == D_EFL_4
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(CR0_0)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
SMM == orig(EFL_2)
SMM == orig(EFL_6)
ES == SS
ES == DS
ES == FS
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CC0 == orig(CC0)
EFER == orig(EFER)
(ADDR == 972694)  <==>  (A20 == EFL_6)
(ADDR == 972694)  <==>  (CCD == 0)
(ADDR == 972694)  <==>  (CCS == 128)
(ADDR == 972694)  <==>  (CS == orig(CS))
(ADDR == 972694)  <==>  (D_EFL_2 == 2)
(ADDR == 972694)  <==>  (D_EFL_2 == D_EFL_6)
(ADDR == 972694)  <==>  (D_EFL_6 == 2)
(ADDR == 972694)  <==>  (EAX == 0)
(ADDR == 972694)  <==>  (EAX == EDX)
(ADDR == 972694)  <==>  (EBX == 4479114)
(ADDR == 972694)  <==>  (ECX == 4479096)
(ADDR == 972694)  <==>  (EDX == 0)
(ADDR == 972694)  <==>  (EFL == 70)
(ADDR == 972694)  <==>  (EFL_6 == 1)
(ADDR == 972694)  <==>  (EIP == 972692)
(ADDR == 972694)  <==>  (EIP == orig(ADDR))
(ADDR == 972694)  <==>  (ES == GS)
(ADDR == 972694)  <==>  (ES == orig(ES))
(ADDR == 972694)  <==>  (GS == "001000000000ffffffff00cf9300")
(ADDR == 972694)  <==>  (II == SMM)
(ADDR == 972694)  <==>  (SMM == 0)
(ADDR == 972694)  <==>  (orig(ADDR) == 972692)
(ADDR == 972694)  <==>  (orig(CCD) == 49216)
(ADDR == 972694)  <==>  (orig(CCS) == 1007208)
(ADDR == 972694)  <==>  (orig(CS) == "000800000000ffffffff00cf9b00")
(ADDR == 972694)  <==>  (orig(EAX) == 133867104)
(ADDR == 972694)  <==>  (orig(ECX) == 15)
(ADDR == 972694)  <==>  (orig(EDX) == 1)
(ADDR == 972694)  <==>  (orig(EFL) == 2)
(ADDR == 972694)  <==>  (orig(EIP) == 133889029)
(ADDR == 972694)  <==>  (orig(ES) == "001000000000ffffffff00cf9300")
(ADDR == 991124)  <==>  (A20 == D_EFL_2)
(ADDR == 991124)  <==>  (A20 == SMM)
(ADDR == 991124)  <==>  (CCD == 17)
(ADDR == 991124)  <==>  (CCS == 0)
(ADDR == 991124)  <==>  (D_EFL_2 == 1)
(ADDR == 991124)  <==>  (D_EFL_6 == 0)
(ADDR == 991124)  <==>  (EAX == -1)
(ADDR == 991124)  <==>  (EAX == orig(EAX))
(ADDR == 991124)  <==>  (EAX == orig(ECX))
(ADDR == 991124)  <==>  (EBX == 30862)
(ADDR == 991124)  <==>  (ECX == 16)
(ADDR == 991124)  <==>  (EDX == 1036431)
(ADDR == 991124)  <==>  (EFL == 6)
(ADDR == 991124)  <==>  (EFL_6 == 0)
(ADDR == 991124)  <==>  (EIP == 1036175)
(ADDR == 991124)  <==>  (GS == "000000000000ffffffff00809300")
(ADDR == 991124)  <==>  (II == D_EFL_6)
(ADDR == 991124)  <==>  (II == EFL_6)
(ADDR == 991124)  <==>  (SMM == 1)
(ADDR == 991124)  <==>  (orig(ADDR) == 1013899)
(ADDR == 991124)  <==>  (orig(CCD) == 0)
(ADDR == 991124)  <==>  (orig(CCS) == 4294967295L)
(ADDR == 991124)  <==>  (orig(CS) == "000800000000ffffffff00c09b00")
(ADDR == 991124)  <==>  (orig(EAX) == -1)
(ADDR == 991124)  <==>  (orig(ECX) == -1)
(ADDR == 991124)  <==>  (orig(EDX) == 963392)
(ADDR == 991124)  <==>  (orig(EFL) == 70)
(ADDR == 991124)  <==>  (orig(EIP) == 133946992)
(ADDR == 991124)  <==>  (orig(ES) == "001000000000ffffffff00c09300")
ADDR one of { 972694, 991124 }
EAX one of { -1, 0 }
EBX one of { 30862, 4479114 }
ECX one of { 16, 4479096 }
EDX one of { 0, 1036431 }
EIP one of { 972692, 1036175 }
EFL one of { 6, 70 }
CPL == 0
II == 0
A20 == 1
SMM one of { 0, 1 }
ES == "001000000000ffffffff00cf9300"
CS == "000800000000ffffffff00cf9b00"
GS one of { "000000000000ffffffff00809300", "001000000000ffffffff00cf9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "000f5e8000000037"
IDT == "000f5ebe00000000"
CR0 == 17
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS one of { 0, 128 }
CCD one of { 0, 17 }
CC0 == 0
EFER == 0
EFL_6 one of { 0, 1 }
D_EFL_2 one of { 1, 2 }
D_EFL_6 one of { 0, 2 }
===========================================================================
..pause():::EXIT;condition="EFL_6==0"
EAX == orig(EAX)
EAX == orig(EBX)
EAX == orig(ECX)
II == EFL_6
II == D_EFL_6
A20 == SMM
A20 == D_EFL_2
A20 == orig(EFL_2)
A20 == orig(EFL_6)
ADDR == 991124
EAX == -1
EBX == 30862
ECX == 16
EDX == 1036431
EIP == 1036175
EFL == 6
GS == "000000000000ffffffff00809300"
CCS == 0
CCD == 17
===========================================================================
..pause():::EXIT;condition="not(EFL_6==0)"
EAX == EDX
EIP == orig(ADDR)
II == SMM
II == orig(EFL_2)
II == orig(EFL_6)
A20 == EFL_6
ES == GS
ES == orig(ES)
ES == orig(SS)
ES == orig(DS)
ES == orig(FS)
ES == orig(GS)
CS == orig(CS)
D_EFL_2 == D_EFL_6
ADDR == 972694
EAX == 0
EBX == 4479114
ECX == 4479096
EIP == 972692
EFL == 70
CCS == 128
CCD == 0
D_EFL_2 == 2
===========================================================================
..pause():::EXIT;condition="D_EFL_6==0"
EAX == orig(EAX)
EAX == orig(EBX)
EAX == orig(ECX)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == HLT
II == EFL_4
II == EFL_6
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == D_EFL_6
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_4)
II == orig(EFL_8)
II == orig(EFL_9)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == SMM
A20 == EFL_1
A20 == EFL_2
A20 == CR0_0
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(EFL_2)
A20 == orig(EFL_6)
A20 == orig(CR0_0)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == SS
ES == DS
ES == FS
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CC0 == orig(CC0)
EFER == orig(EFER)
ADDR == 991124
EAX == -1
EBX == 30862
ECX == 16
EDX == 1036431
EIP == 1036175
EFL == 6
CPL == 0
II == 0
A20 == 1
ES == "001000000000ffffffff00cf9300"
CS == "000800000000ffffffff00cf9b00"
GS == "000000000000ffffffff00809300"
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "000f5e8000000037"
IDT == "000f5ebe00000000"
CR0 == 17
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS == 0
CCD == 17
CC0 == 0
EFER == 0
===========================================================================
..pause():::EXIT;condition="not(D_EFL_6==0)"
EAX == EDX
EIP == orig(ADDR)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_4
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_2)
II == orig(EFL_4)
II == orig(EFL_6)
II == orig(EFL_8)
II == orig(EFL_9)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == EFL_2
A20 == EFL_6
A20 == CR0_0
A20 == D_EFL_1
A20 == D_EFL_4
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(CR0_0)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == SS
ES == DS
ES == FS
ES == GS
ES == orig(ES)
ES == orig(SS)
ES == orig(DS)
ES == orig(FS)
ES == orig(GS)
CS == orig(CS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CC0 == orig(CC0)
EFER == orig(EFER)
D_EFL_2 == D_EFL_6
ADDR == 972694
EAX == 0
EBX == 4479114
ECX == 4479096
EIP == 972692
EFL == 70
CPL == 0
II == 0
A20 == 1
ES == "001000000000ffffffff00cf9300"
CS == "000800000000ffffffff00cf9b00"
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "000f5e8000000037"
IDT == "000f5ebe00000000"
CR0 == 17
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS == 128
CCD == 0
CC0 == 0
EFER == 0
D_EFL_2 == 2
===========================================================================
..popal():::ENTER
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_6
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SS == FS
DS == GS
EFL_2 == CR0_0
EFL_4 == EFL_9
ADDR one of { 36048, 825900 }
EAX one of { 36048, 133107248 }
EBX one of { 7, 414056455 }
ECX one of { 35961, 40960 }
EDX one of { 13, 2031 }
EIP one of { 1274, 34722 }
EFL one of { 6, 530 }
CPL == 0
II == 0
A20 == 1
ES one of { "001000000000ffffffff00cf9300", "f5a3000f5a30ffffffff00809300" }
CS one of { "000800000000ffffffff00cf9a00", "c980000c9800ffffffff00809b00" }
SS one of { "000000000000ffffffff00809300", "001000000000ffffffff00cf9300" }
DS one of { "001000000000ffffffff00cf9300", "c980000c9800ffffffff00809300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027" }
IDT == "00000000000003ff"
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS one of { 16, 68 }
CCD one of { 17, 837 }
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
===========================================================================
..popal():::ENTER;condition="EFL_6==0"
===========================================================================
..popal():::ENTER;condition="not(D_EFL_6==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_6
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SS == FS
DS == GS
EFL_2 == CR0_0
EFL_4 == EFL_9
ADDR one of { 36048, 825900 }
EAX one of { 36048, 133107248 }
EBX one of { 7, 414056455 }
ECX one of { 35961, 40960 }
EDX one of { 13, 2031 }
EIP one of { 1274, 34722 }
EFL one of { 6, 530 }
CPL == 0
II == 0
A20 == 1
ES one of { "001000000000ffffffff00cf9300", "f5a3000f5a30ffffffff00809300" }
CS one of { "000800000000ffffffff00cf9a00", "c980000c9800ffffffff00809b00" }
SS one of { "000000000000ffffffff00809300", "001000000000ffffffff00cf9300" }
DS one of { "001000000000ffffffff00cf9300", "c980000c9800ffffffff00809300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027" }
IDT == "00000000000003ff"
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS one of { 16, 68 }
CCD one of { 17, 837 }
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
===========================================================================
..popal():::EXIT
EAX == orig(EAX)
EBX == orig(EBX)
ECX == orig(ECX)
EDX == orig(EDX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_6
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_6)
II == orig(EFL_8)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == orig(ES)
CS == orig(CS)
SS == FS
SS == orig(SS)
SS == orig(FS)
DS == GS
DS == orig(DS)
DS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == CR0_0
EFL_2 == orig(EFL_2)
EFL_2 == orig(CR0_0)
EFL_4 == EFL_9
EFL_4 == orig(EFL_4)
EFL_4 == orig(EFL_9)
ADDR one of { 36049, 825902 }
EAX one of { 36048, 133107248 }
EBX one of { 7, 414056455 }
ECX one of { 35961, 40960 }
EDX one of { 13, 2031 }
EIP one of { 1274, 34722 }
EFL one of { 6, 530 }
CPL == 0
II == 0
A20 == 1
ES one of { "001000000000ffffffff00cf9300", "f5a3000f5a30ffffffff00809300" }
CS one of { "000800000000ffffffff00cf9a00", "c980000c9800ffffffff00809b00" }
SS one of { "000000000000ffffffff00809300", "001000000000ffffffff00cf9300" }
DS one of { "001000000000ffffffff00cf9300", "c980000c9800ffffffff00809300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027" }
IDT == "00000000000003ff"
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS one of { 16, 68 }
CCD one of { 17, 837 }
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
===========================================================================
..popal():::EXIT;condition="EFL_6==0"
===========================================================================
..popal():::EXIT;condition="not(D_EFL_6==0)"
EAX == orig(EAX)
EBX == orig(EBX)
ECX == orig(ECX)
EDX == orig(EDX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_6
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_6)
II == orig(EFL_8)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == orig(ES)
CS == orig(CS)
SS == FS
SS == orig(SS)
SS == orig(FS)
DS == GS
DS == orig(DS)
DS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == CR0_0
EFL_2 == orig(EFL_2)
EFL_2 == orig(CR0_0)
EFL_4 == EFL_9
EFL_4 == orig(EFL_4)
EFL_4 == orig(EFL_9)
ADDR one of { 36049, 825902 }
EAX one of { 36048, 133107248 }
EBX one of { 7, 414056455 }
ECX one of { 35961, 40960 }
EDX one of { 13, 2031 }
EIP one of { 1274, 34722 }
EFL one of { 6, 530 }
CPL == 0
II == 0
A20 == 1
ES one of { "001000000000ffffffff00cf9300", "f5a3000f5a30ffffffff00809300" }
CS one of { "000800000000ffffffff00cf9a00", "c980000c9800ffffffff00809b00" }
SS one of { "000000000000ffffffff00809300", "001000000000ffffffff00cf9300" }
DS one of { "001000000000ffffffff00cf9300", "c980000c9800ffffffff00809300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027" }
IDT == "00000000000003ff"
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS one of { 16, 68 }
CCD one of { 17, 837 }
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
===========================================================================
..popaw():::ENTER
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_4
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_0
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == EFL_2
A20 == EFL_9
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SS == FS
(ADDR == 32978)  <==>  (CCD == 2068)
(ADDR == 32978)  <==>  (CCS == 4)
(ADDR == 32978)  <==>  (DS == "0000000000000000ffff00009300")
(ADDR == 32978)  <==>  (EAX == 3630)
(ADDR == 32978)  <==>  (EBX == 1)
(ADDR == 32978)  <==>  (ECX == 6553600)
(ADDR == 32978)  <==>  (EFL == 518)
(ADDR == 32978)  <==>  (EFL_6 == 0)
(ADDR == 32978)  <==>  (EIP == 33071)
(ADDR == 32978)  <==>  (ES == "0820000082000000ffff00009300")
(ADDR == 32978)  <==>  (II == EFL_6)
(ADDR == 32978)  <==>  (SS == DS)
(ADDR == 32978)  ==>  (CS == "0000000000000000ffff00009b00")
(ADDR == 32978)  ==>  (EDX == 128)
(ADDR == 32978)  ==>  (GS == "0000000000000000ffff00009300")
(ADDR == 32978)  ==>  (SS == "0000000000000000ffff00009300")
(ADDR == 32978)  ==>  (SS == GS)
(ADDR one of { 32092, 826037 })  <==>  (A20 == EFL_6)
(ADDR one of { 32092, 826037 })  <==>  (CCD one of { 64920, 15402752 })
(ADDR one of { 32092, 826037 })  <==>  (CCS == 68)
(ADDR one of { 32092, 826037 })  <==>  (DS one of { "7000000700000000ffff00009300", "c980000c9800ffffffff00809300" })
(ADDR one of { 32092, 826037 })  <==>  (EAX one of { 0, 3597 })
(ADDR one of { 32092, 826037 })  <==>  (EBX one of { 7, 28672 })
(ADDR one of { 32092, 826037 })  <==>  (ECX one of { 0, 6553854 })
(ADDR one of { 32092, 826037 })  <==>  (EFL == 582)
(ADDR one of { 32092, 826037 })  <==>  (EFL_6 == 1)
(ADDR one of { 32092, 826037 })  <==>  (EIP one of { 1274, 32089 })
(ADDR one of { 32092, 826037 })  <==>  (ES one of { "0800000080000000ffff00009300", "c980000c9800ffffffff00809300" })
(ADDR one of { 32092, 826037 })  ==>  (CS one of { "0000000000000000ffff00009b00", "c980000c9800ffffffff00809b00" })
(ADDR one of { 32092, 826037 })  ==>  (EDX one of { 0, 128 })
(ADDR one of { 32092, 826037 })  ==>  (GS one of { "0000000000000000ffff00009300", "c980000c9800ffffffff00809300" })
(ADDR one of { 32092, 826037 })  ==>  (SS one of { "0000000000000000ffff00009300", "000000000000ffffffff00809300" })
ADDR one of { 32092, 32978, 826037 }
EAX one of { 0, 3597, 3630 }
EBX one of { 1, 7, 28672 }
ECX one of { 0, 6553600, 6553854 }
EDX one of { 0, 128 }
EIP one of { 1274, 32089, 33071 }
EFL one of { 518, 582 }
CPL == 0
II == 0
A20 == 1
ES one of { "0800000080000000ffff00009300", "0820000082000000ffff00009300", "c980000c9800ffffffff00809300" }
CS one of { "0000000000000000ffff00009b00", "c980000c9800ffffffff00809b00" }
SS one of { "0000000000000000ffff00009300", "000000000000ffffffff00809300" }
DS one of { "0000000000000000ffff00009300", "7000000700000000ffff00009300", "c980000c9800ffffffff00809300" }
GS one of { "0000000000000000ffff00009300", "c980000c9800ffffffff00809300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "0000000000000000"
IDT == "00000000000003ff"
CR0 == 16
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS one of { 4, 68 }
CCD one of { 2068, 64920, 15402752 }
CC0 == 0
EFER == 0
EFL_6 one of { 0, 1 }
===========================================================================
..popaw():::ENTER;condition="EFL_6==0"
II == EFL_6
SS == DS
SS == GS
ADDR == 32978
EAX == 3630
EBX == 1
ECX == 6553600
EDX == 128
EIP == 33071
EFL == 518
ES == "0820000082000000ffff00009300"
CS == "0000000000000000ffff00009b00"
SS == "0000000000000000ffff00009300"
CCS == 4
CCD == 2068
===========================================================================
..popaw():::ENTER;condition="not(EFL_6==0)"
A20 == EFL_6
ADDR one of { 32092, 826037 }
EAX one of { 0, 3597 }
EBX one of { 7, 28672 }
ECX one of { 0, 6553854 }
EIP one of { 1274, 32089 }
EFL == 582
ES one of { "0800000080000000ffff00009300", "c980000c9800ffffffff00809300" }
DS one of { "7000000700000000ffff00009300", "c980000c9800ffffffff00809300" }
CCS == 68
CCD one of { 64920, 15402752 }
===========================================================================
..popaw():::ENTER;condition="not(D_EFL_6==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_4
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_0
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == EFL_2
A20 == EFL_9
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SS == FS
ADDR one of { 32092, 32978, 826037 }
EAX one of { 0, 3597, 3630 }
EBX one of { 1, 7, 28672 }
ECX one of { 0, 6553600, 6553854 }
EDX one of { 0, 128 }
EIP one of { 1274, 32089, 33071 }
EFL one of { 518, 582 }
CPL == 0
II == 0
A20 == 1
ES one of { "0800000080000000ffff00009300", "0820000082000000ffff00009300", "c980000c9800ffffffff00809300" }
CS one of { "0000000000000000ffff00009b00", "c980000c9800ffffffff00809b00" }
SS one of { "0000000000000000ffff00009300", "000000000000ffffffff00809300" }
DS one of { "0000000000000000ffff00009300", "7000000700000000ffff00009300", "c980000c9800ffffffff00809300" }
GS one of { "0000000000000000ffff00009300", "c980000c9800ffffffff00809300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "0000000000000000"
IDT == "00000000000003ff"
CR0 == 16
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS one of { 4, 68 }
CCD one of { 2068, 64920, 15402752 }
CC0 == 0
EFER == 0
EFL_6 one of { 0, 1 }
===========================================================================
..popaw():::EXIT
EAX == orig(EAX)
EBX == orig(EBX)
ECX == orig(ECX)
EDX == orig(EDX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_4
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_0
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_4)
II == orig(EFL_8)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_0)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == EFL_2
A20 == EFL_9
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(EFL_2)
A20 == orig(EFL_9)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == orig(ES)
CS == orig(CS)
SS == FS
SS == orig(SS)
SS == orig(FS)
DS == orig(DS)
GS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_6 == orig(EFL_6)
(ADDR == 32979)  <==>  (CCD == 2068)
(ADDR == 32979)  <==>  (CCS == 4)
(ADDR == 32979)  <==>  (DS == "0000000000000000ffff00009300")
(ADDR == 32979)  <==>  (EAX == 3630)
(ADDR == 32979)  <==>  (EBX == 1)
(ADDR == 32979)  <==>  (ECX == 6553600)
(ADDR == 32979)  <==>  (EFL == 518)
(ADDR == 32979)  <==>  (EFL_6 == 0)
(ADDR == 32979)  <==>  (EIP == 33071)
(ADDR == 32979)  <==>  (ES == "0820000082000000ffff00009300")
(ADDR == 32979)  <==>  (II == EFL_6)
(ADDR == 32979)  <==>  (SS == DS)
(ADDR == 32979)  <==>  (orig(ADDR) == 32978)
(ADDR == 32979)  ==>  (CS == "0000000000000000ffff00009b00")
(ADDR == 32979)  ==>  (EDX == 128)
(ADDR == 32979)  ==>  (GS == "0000000000000000ffff00009300")
(ADDR == 32979)  ==>  (SS == "0000000000000000ffff00009300")
(ADDR == 32979)  ==>  (SS == GS)
(ADDR one of { 32093, 826038 })  <==>  (A20 == EFL_6)
(ADDR one of { 32093, 826038 })  <==>  (CCD one of { 64920, 15402752 })
(ADDR one of { 32093, 826038 })  <==>  (CCS == 68)
(ADDR one of { 32093, 826038 })  <==>  (DS one of { "7000000700000000ffff00009300", "c980000c9800ffffffff00809300" })
(ADDR one of { 32093, 826038 })  <==>  (EAX one of { 0, 3597 })
(ADDR one of { 32093, 826038 })  <==>  (EBX one of { 7, 28672 })
(ADDR one of { 32093, 826038 })  <==>  (ECX one of { 0, 6553854 })
(ADDR one of { 32093, 826038 })  <==>  (EFL == 582)
(ADDR one of { 32093, 826038 })  <==>  (EFL_6 == 1)
(ADDR one of { 32093, 826038 })  <==>  (EIP one of { 1274, 32089 })
(ADDR one of { 32093, 826038 })  <==>  (ES one of { "0800000080000000ffff00009300", "c980000c9800ffffffff00809300" })
(ADDR one of { 32093, 826038 })  <==>  (orig(ADDR) one of { 32092, 826037 })
(ADDR one of { 32093, 826038 })  ==>  (CS one of { "0000000000000000ffff00009b00", "c980000c9800ffffffff00809b00" })
(ADDR one of { 32093, 826038 })  ==>  (EDX one of { 0, 128 })
(ADDR one of { 32093, 826038 })  ==>  (GS one of { "0000000000000000ffff00009300", "c980000c9800ffffffff00809300" })
(ADDR one of { 32093, 826038 })  ==>  (SS one of { "0000000000000000ffff00009300", "000000000000ffffffff00809300" })
ADDR one of { 32093, 32979, 826038 }
EAX one of { 0, 3597, 3630 }
EBX one of { 1, 7, 28672 }
ECX one of { 0, 6553600, 6553854 }
EDX one of { 0, 128 }
EIP one of { 1274, 32089, 33071 }
EFL one of { 518, 582 }
CPL == 0
II == 0
A20 == 1
ES one of { "0800000080000000ffff00009300", "0820000082000000ffff00009300", "c980000c9800ffffffff00809300" }
CS one of { "0000000000000000ffff00009b00", "c980000c9800ffffffff00809b00" }
SS one of { "0000000000000000ffff00009300", "000000000000ffffffff00809300" }
DS one of { "0000000000000000ffff00009300", "7000000700000000ffff00009300", "c980000c9800ffffffff00809300" }
GS one of { "0000000000000000ffff00009300", "c980000c9800ffffffff00809300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "0000000000000000"
IDT == "00000000000003ff"
CR0 == 16
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS one of { 4, 68 }
CCD one of { 2068, 64920, 15402752 }
CC0 == 0
EFER == 0
EFL_6 one of { 0, 1 }
===========================================================================
..popaw():::EXIT;condition="EFL_6==0"
II == EFL_6
II == orig(EFL_6)
SS == DS
SS == GS
SS == orig(DS)
SS == orig(GS)
ADDR == 32979
EAX == 3630
EBX == 1
ECX == 6553600
EDX == 128
EIP == 33071
EFL == 518
ES == "0820000082000000ffff00009300"
CS == "0000000000000000ffff00009b00"
SS == "0000000000000000ffff00009300"
CCS == 4
CCD == 2068
===========================================================================
..popaw():::EXIT;condition="not(EFL_6==0)"
A20 == EFL_6
A20 == orig(EFL_6)
ADDR one of { 32093, 826038 }
EAX one of { 0, 3597 }
EBX one of { 7, 28672 }
ECX one of { 0, 6553854 }
EIP one of { 1274, 32089 }
EFL == 582
ES one of { "0800000080000000ffff00009300", "c980000c9800ffffffff00809300" }
DS one of { "7000000700000000ffff00009300", "c980000c9800ffffffff00809300" }
CCS == 68
CCD one of { 64920, 15402752 }
===========================================================================
..popaw():::EXIT;condition="not(D_EFL_6==0)"
EAX == orig(EAX)
EBX == orig(EBX)
ECX == orig(ECX)
EDX == orig(EDX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_4
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_0
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_4)
II == orig(EFL_8)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_0)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == EFL_2
A20 == EFL_9
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(EFL_2)
A20 == orig(EFL_9)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == orig(ES)
CS == orig(CS)
SS == FS
SS == orig(SS)
SS == orig(FS)
DS == orig(DS)
GS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_6 == orig(EFL_6)
ADDR one of { 32093, 32979, 826038 }
EAX one of { 0, 3597, 3630 }
EBX one of { 1, 7, 28672 }
ECX one of { 0, 6553600, 6553854 }
EDX one of { 0, 128 }
EIP one of { 1274, 32089, 33071 }
EFL one of { 518, 582 }
CPL == 0
II == 0
A20 == 1
ES one of { "0800000080000000ffff00009300", "0820000082000000ffff00009300", "c980000c9800ffffffff00809300" }
CS one of { "0000000000000000ffff00009b00", "c980000c9800ffffffff00809b00" }
SS one of { "0000000000000000ffff00009300", "000000000000ffffffff00809300" }
DS one of { "0000000000000000ffff00009300", "7000000700000000ffff00009300", "c980000c9800ffffffff00809300" }
GS one of { "0000000000000000ffff00009300", "c980000c9800ffffffff00809300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "0000000000000000"
IDT == "00000000000003ff"
CR0 == 16
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS one of { 4, 68 }
CCD one of { 2068, 64920, 15402752 }
CC0 == 0
EFER == 0
EFL_6 one of { 0, 1 }
===========================================================================
..popfl():::ENTER
ECX == EDX
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_6
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SS == DS
SS == FS
SS == GS
ADDR one of { 966974, 966978, 1036601 }
EBX one of { -1, 1073741824, 2147516550L }
ECX == -1
EFL one of { 6, 18 }
CPL == 0
II == 0
A20 == 1
ES one of { "001000000000ffffffff00cf9300", "dc00000dc000ffffffff00809300" }
CS one of { "000800000000ffffffff00cf9b00", "f000000f0000ffffffff00809b00" }
SS one of { "000000000000ffffffff00809300", "001000000000ffffffff00cf9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS one of { 8, 12 }
CCD one of { 27848, 28528, 28620 }
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
CR0_0 one of { 0, 1 }
===========================================================================
..popfl():::ENTER;condition="EFL_6==0"
===========================================================================
..popfl():::ENTER;condition="not(D_EFL_6==0)"
ECX == EDX
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_6
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SS == DS
SS == FS
SS == GS
ADDR one of { 966974, 966978, 1036601 }
EBX one of { -1, 1073741824, 2147516550L }
ECX == -1
EFL one of { 6, 18 }
CPL == 0
II == 0
A20 == 1
ES one of { "001000000000ffffffff00cf9300", "dc00000dc000ffffffff00809300" }
CS one of { "000800000000ffffffff00cf9b00", "f000000f0000ffffffff00809b00" }
SS one of { "000000000000ffffffff00809300", "001000000000ffffffff00cf9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS one of { 8, 12 }
CCD one of { 27848, 28528, 28620 }
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
CR0_0 one of { 0, 1 }
===========================================================================
..popfl():::EXIT
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_6
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_6)
II == orig(EFL_8)
II == orig(EFL_9)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == orig(ES)
CS == orig(CS)
SS == DS
SS == FS
SS == GS
SS == orig(SS)
SS == orig(DS)
SS == orig(FS)
SS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == orig(EFL_2)
EFL_4 == orig(EFL_4)
CR0_0 == orig(CR0_0)
ADDR one of { 966975, 966979, 1036603 }
EAX one of { 963392, 1073741824 }
EBX one of { 32, 1073741824, 2147516550L }
EIP one of { 53531, 966951, 966975 }
CPL == 0
II == 0
A20 == 1
ES one of { "001000000000ffffffff00cf9300", "dc00000dc000ffffffff00809300" }
CS one of { "000800000000ffffffff00cf9b00", "f000000f0000ffffffff00809b00" }
SS one of { "000000000000ffffffff00809300", "001000000000ffffffff00cf9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
CR0_0 one of { 0, 1 }
EBX % orig(EBX) == 0
===========================================================================
..popfl():::EXIT;condition="EFL_6==0"
===========================================================================
..popfl():::EXIT;condition="not(D_EFL_6==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_6
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_6)
II == orig(EFL_8)
II == orig(EFL_9)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == orig(ES)
CS == orig(CS)
SS == DS
SS == FS
SS == GS
SS == orig(SS)
SS == orig(DS)
SS == orig(FS)
SS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == orig(EFL_2)
EFL_4 == orig(EFL_4)
CR0_0 == orig(CR0_0)
ADDR one of { 966975, 966979, 1036603 }
EAX one of { 963392, 1073741824 }
EBX one of { 32, 1073741824, 2147516550L }
EIP one of { 53531, 966951, 966975 }
CPL == 0
II == 0
A20 == 1
ES one of { "001000000000ffffffff00cf9300", "dc00000dc000ffffffff00809300" }
CS one of { "000800000000ffffffff00cf9b00", "f000000f0000ffffffff00809b00" }
SS one of { "000000000000ffffffff00809300", "001000000000ffffffff00cf9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
CR0_0 one of { 0, 1 }
EBX % orig(EBX) == 0
===========================================================================
..popfw():::ENTER
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_0
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
FS one of { "0000000000000000ffff00009300", "000000000000ffffffff00809300", "000000000000ffffffff008f9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027" }
IDT == "00000000000003ff"
CR0 == 16
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
ADDR > EIP
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= EFL_9
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
ES != CS
ES != SS
ES > FS
ES >= GS
ES > LDT
ES > TR
CS != SS
CS != DS
CS > FS
CS > GS
CS > LDT
CS > TR
SS <= DS
SS >= FS
SS > LDT
SS > TR
DS >= FS
DS >= GS
DS > LDT
DS > TR
FS <= GS
FS > LDT
FS > TR
GS > LDT
GS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_6
EFL_2 >= EFL_9
EFL_6 >= EFL_9
===========================================================================
..popfw():::ENTER;condition="EFL_6==0"
II == EFL_9
SS == DS
FS == GS
CS one of { "c000000c00000000ffff00009e00", "c000000c0000ffffffff008f9b00", "f000000f0000ffffffff00809b00" }
SS one of { "000000000000ffffffff00809300", "000000000000ffffffff008f9300", "eb34000eb3400000ffff00009300" }
===========================================================================
..popfw():::ENTER;condition="not(EFL_6==0)"
ECX one of { -1, 0 }
CS one of { "c000000c00000000ffff00009e00", "c000000c0000ffffffff008f9b00", "c980000c9800ffffffff00809b00" }
GS one of { "0000000000000000ffff00009300", "000000000000ffffffff008f9300", "c980000c9800ffffffff00809300" }
===========================================================================
..popfw():::ENTER;condition="D_EFL_6==0"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_4
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_0
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == EFL_2
A20 == EFL_6
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SS == DS
FS == GS
EAX == -1
EBX one of { -1, 16, 464 }
ECX one of { -1, 0, 7 }
EDX one of { -1, 64 }
EFL == 70
CPL == 0
II == 0
A20 == 1
ES one of { "0040000004000000ffff00009300", "c000000c0000ffffffff008f9300", "f000000f0000ffffffff008f9300" }
CS one of { "c000000c00000000ffff00009e00", "c000000c0000ffffffff008f9b00" }
SS one of { "000000000000ffffffff008f9300", "eb34000eb3400000ffff00009300" }
FS one of { "0000000000000000ffff00009300", "000000000000ffffffff008f9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027" }
IDT == "00000000000003ff"
CR0 == 16
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS one of { 2, 7, 45248 }
CCD == 0
CC0 == 0
EFER == 0
===========================================================================
..popfw():::ENTER;condition="not(D_EFL_6==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_0
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
FS one of { "0000000000000000ffff00009300", "000000000000ffffffff00809300", "000000000000ffffffff008f9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027" }
IDT == "00000000000003ff"
CR0 == 16
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
ADDR > EIP
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= EFL_9
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
ES != CS
ES != SS
ES > FS
ES >= GS
ES > LDT
ES > TR
CS != SS
CS != DS
CS > FS
CS > GS
CS > LDT
CS > TR
SS <= DS
SS >= FS
SS > LDT
SS > TR
DS >= FS
DS >= GS
DS > LDT
DS > TR
FS <= GS
FS > LDT
FS > TR
GS > LDT
GS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_6
EFL_2 >= EFL_9
EFL_6 >= EFL_9
===========================================================================
..popfw():::EXIT
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_0
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_8)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_0)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == orig(ES)
SS == orig(SS)
DS == orig(DS)
FS == orig(FS)
GS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_9 == orig(EFL_9)
(D_EFL_6 == 0)  <==>  (II == D_EFL_6)
(D_EFL_6 == 0)  ==>  (A20 == orig(EFL_2))
(D_EFL_6 == 0)  ==>  (A20 == orig(EFL_6))
(D_EFL_6 == 0)  ==>  (ADDR - orig(ADDR) - 1 == 0)
(D_EFL_6 == 0)  ==>  (CS == orig(CS))
(D_EFL_6 == 0)  ==>  (CS one of { "c000000c00000000ffff00009e00", "c000000c0000ffffffff008f9b00" })
(D_EFL_6 == 0)  ==>  (DS one of { "000000000000ffffffff008f9300", "eb34000eb3400000ffff00009300" })
(D_EFL_6 == 0)  ==>  (D_EFL_2 one of { 0, 1 })
(D_EFL_6 == 0)  ==>  (D_EFL_4 one of { 1, 2 })
(D_EFL_6 == 0)  ==>  (EAX one of { -1, 0, 1 })
(D_EFL_6 == 0)  ==>  (ECX one of { 0, 7, 463 })
(D_EFL_6 == 0)  ==>  (EFL one of { 2, 151 })
(D_EFL_6 == 0)  ==>  (EFL_2 == D_EFL_2)
(D_EFL_6 == 0)  ==>  (EFL_2 == EFL_4)
(D_EFL_6 == 0)  ==>  (EFL_6 == 0)
(D_EFL_6 == 0)  ==>  (EFL_9 == 0)
(D_EFL_6 == 0)  ==>  (ES one of { "0040000004000000ffff00009300", "c000000c0000ffffffff008f9300", "f000000f0000ffffffff008f9300" })
(D_EFL_6 == 0)  ==>  (FS == GS)
(D_EFL_6 == 0)  ==>  (FS one of { "0000000000000000ffff00009300", "000000000000ffffffff008f9300" })
(D_EFL_6 == 0)  ==>  (GS one of { "0000000000000000ffff00009300", "000000000000ffffffff008f9300" })
(D_EFL_6 == 0)  ==>  (II == EFL_6)
(D_EFL_6 == 0)  ==>  (II == EFL_9)
(D_EFL_6 == 0)  ==>  (II == orig(EFL_4))
(D_EFL_6 == 0)  ==>  (SS == DS)
(D_EFL_6 == 0)  ==>  (SS one of { "000000000000ffffffff008f9300", "eb34000eb3400000ffff00009300" })
(D_EFL_6 == 0)  ==>  (orig(CCD) == 0)
(D_EFL_6 == 0)  ==>  (orig(CCS) one of { 2, 7, 45248 })
(D_EFL_6 == 0)  ==>  (orig(CS) one of { "c000000c00000000ffff00009e00", "c000000c0000ffffffff008f9b00" })
(D_EFL_6 == 0)  ==>  (orig(EAX) == -1)
(D_EFL_6 == 0)  ==>  (orig(EBX) one of { -1, 16, 464 })
(D_EFL_6 == 0)  ==>  (orig(ECX) one of { -1, 0, 7 })
(D_EFL_6 == 0)  ==>  (orig(EDX) one of { -1, 64 })
(D_EFL_6 == 0)  ==>  (orig(EFL) == 70)
(D_EFL_6 == 0)  ==>  (orig(EFL_2) == 1)
(D_EFL_6 == 0)  ==>  (orig(EFL_4) == 0)
(D_EFL_6 == 0)  ==>  (orig(EFL_6) == 1)
(D_EFL_6 one of { 1, 2 })  <==>  (A20 <= D_EFL_6)
(D_EFL_6 one of { 1, 2 })  <==>  (D_EFL_6 >= orig(EFL_2))
(D_EFL_6 one of { 1, 2 })  <==>  (D_EFL_6 >= orig(EFL_6))
(D_EFL_6 one of { 1, 2 })  <==>  (EFL_6 >= orig(EFL_6))
(D_EFL_6 one of { 1, 2 })  <==>  (II < D_EFL_6)
(D_EFL_6 one of { 1, 2 })  ==>  (D_EFL_2 <= D_EFL_6)
(D_EFL_6 one of { 1, 2 })  ==>  (D_EFL_2 >= orig(EFL_6))
(D_EFL_6 one of { 1, 2 })  ==>  (D_EFL_2 one of { 0, 1, 2 })
(D_EFL_6 one of { 1, 2 })  ==>  (D_EFL_4 one of { 0, 1, 2 })
(D_EFL_6 one of { 1, 2 })  ==>  (EBX >= -1)
(D_EFL_6 one of { 1, 2 })  ==>  (ECX >= -1)
(D_EFL_6 one of { 1, 2 })  ==>  (EFL_2 <= D_EFL_6)
(D_EFL_6 one of { 1, 2 })  ==>  (EFL_2 >= orig(EFL_6))
(D_EFL_6 one of { 1, 2 })  ==>  (EFL_4 <= D_EFL_6)
(D_EFL_6 one of { 1, 2 })  ==>  (EFL_6 one of { 0, 1 })
(D_EFL_6 one of { 1, 2 })  ==>  (EFL_9 one of { 0, 1 })
(D_EFL_6 one of { 1, 2 })  ==>  (FS one of { "0000000000000000ffff00009300", "000000000000ffffffff00809300", "000000000000ffffffff008f9300" })
(D_EFL_6 one of { 1, 2 })  ==>  (orig(EFL) >= 2)
(D_EFL_6 one of { 1, 2 })  ==>  (orig(EFL_2) one of { 0, 1 })
(D_EFL_6 one of { 1, 2 })  ==>  (orig(EFL_4) one of { 0, 1 })
(D_EFL_6 one of { 1, 2 })  ==>  (orig(EFL_6) one of { 0, 1 })
(EFL_6 == 0)  <==>  (A20 > EFL_6)
(EFL_6 == 0)  <==>  (EFL_4 >= EFL_6)
(EFL_6 == 0)  <==>  (II == EFL_6)
(EFL_6 == 0)  ==>  (A20 > EFL_9)
(EFL_6 == 0)  ==>  (A20 >= D_EFL_2)
(EFL_6 == 0)  ==>  (A20 >= D_EFL_6)
(EFL_6 == 0)  ==>  (CS one of { "c000000c00000000ffff00009e00", "c000000c0000ffffffff00809b00", "c000000c0000ffffffff008f9b00" })
(EFL_6 == 0)  ==>  (DS one of { "000000000000ffffffff00809300", "000000000000ffffffff008f9300", "eb34000eb3400000ffff00009300" })
(EFL_6 == 0)  ==>  (D_EFL_2 <= D_EFL_4)
(EFL_6 == 0)  ==>  (D_EFL_2 one of { 0, 1 })
(EFL_6 == 0)  ==>  (D_EFL_4 one of { 0, 1, 2 })
(EFL_6 == 0)  ==>  (D_EFL_6 != orig(EFL_6))
(EFL_6 == 0)  ==>  (D_EFL_6 one of { 0, 1 })
(EFL_6 == 0)  ==>  (EBX != ECX)
(EFL_6 == 0)  ==>  (EBX != EDX)
(EFL_6 == 0)  ==>  (EBX != orig(ECX))
(EFL_6 == 0)  ==>  (EBX != orig(EDX))
(EFL_6 == 0)  ==>  (EBX >= orig(EAX))
(EFL_6 == 0)  ==>  (EFL >= 2)
(EFL_6 == 0)  ==>  (EFL_2 <= D_EFL_4)
(EFL_6 == 0)  ==>  (EFL_2 <= orig(EFL_2))
(EFL_6 == 0)  ==>  (EFL_2 one of { 0, 1 })
(EFL_6 == 0)  ==>  (EFL_4 >= EFL_9)
(EFL_6 == 0)  ==>  (EFL_4 one of { 0, 1 })
(EFL_6 == 0)  ==>  (EFL_6 <= D_EFL_4)
(EFL_6 == 0)  ==>  (EFL_6 <= orig(EFL_2))
(EFL_6 == 0)  ==>  (EFL_6 <= orig(EFL_4))
(EFL_6 == 0)  ==>  (EFL_6 <= orig(EFL_6))
(EFL_6 == 0)  ==>  (EFL_9 <= orig(EFL_4))
(EFL_6 == 0)  ==>  (EFL_9 == 0)
(EFL_6 == 0)  ==>  (ES != DS)
(EFL_6 == 0)  ==>  (ES > GS)
(EFL_6 == 0)  ==>  (FS == GS)
(EFL_6 == 0)  ==>  (GS one of { "0000000000000000ffff00009300", "000000000000ffffffff00809300", "000000000000ffffffff008f9300" })
(EFL_6 == 0)  ==>  (II == EFL_9)
(EFL_6 == 0)  ==>  (SS == DS)
(EFL_6 == 0)  ==>  (SS >= GS)
(EFL_6 == 0)  ==>  (SS one of { "000000000000ffffffff00809300", "000000000000ffffffff008f9300", "eb34000eb3400000ffff00009300" })
(EFL_6 == 0)  ==>  (orig(CS) one of { "c000000c00000000ffff00009e00", "c000000c0000ffffffff008f9b00", "f000000f0000ffffffff00809b00" })
(EFL_6 == 0)  ==>  (orig(EFL) >= 2)
(EFL_6 == 1)  <==>  (A20 == EFL_6)
(EFL_6 == 1)  <==>  (EFL_4 < EFL_6)
(EFL_6 == 1)  <==>  (II < EFL_6)
(EFL_6 == 1)  ==>  (A20 <= D_EFL_2)
(EFL_6 == 1)  ==>  (A20 <= D_EFL_6)
(EFL_6 == 1)  ==>  (A20 == EFL_2)
(EFL_6 == 1)  ==>  (A20 > EFL_4)
(EFL_6 == 1)  ==>  (A20 >= D_EFL_4)
(EFL_6 == 1)  ==>  (ADDR - orig(ADDR) - 1 == 0)
(EFL_6 == 1)  ==>  (CCD <= orig(CCD))
(EFL_6 == 1)  ==>  (CS == orig(CS))
(EFL_6 == 1)  ==>  (CS one of { "c000000c00000000ffff00009e00", "c000000c0000ffffffff008f9b00", "c980000c9800ffffffff00809b00" })
(EFL_6 == 1)  ==>  (D_EFL_2 <= D_EFL_6)
(EFL_6 == 1)  ==>  (D_EFL_2 >= D_EFL_4)
(EFL_6 == 1)  ==>  (D_EFL_2 >= orig(EFL_2))
(EFL_6 == 1)  ==>  (D_EFL_2 >= orig(EFL_4))
(EFL_6 == 1)  ==>  (D_EFL_2 >= orig(EFL_6))
(EFL_6 == 1)  ==>  (D_EFL_2 one of { 1, 2 })
(EFL_6 == 1)  ==>  (D_EFL_4 != orig(EFL_4))
(EFL_6 == 1)  ==>  (D_EFL_4 <= D_EFL_6)
(EFL_6 == 1)  ==>  (D_EFL_4 one of { 0, 1 })
(EFL_6 == 1)  ==>  (D_EFL_6 > orig(EFL_4))
(EFL_6 == 1)  ==>  (D_EFL_6 >= orig(EFL_2))
(EFL_6 == 1)  ==>  (D_EFL_6 >= orig(EFL_6))
(EFL_6 == 1)  ==>  (D_EFL_6 one of { 1, 2 })
(EFL_6 == 1)  ==>  (EBX >= -1)
(EFL_6 == 1)  ==>  (EDX >= orig(ECX))
(EFL_6 == 1)  ==>  (EFL one of { 70, 582 })
(EFL_6 == 1)  ==>  (EFL_2 <= D_EFL_6)
(EFL_6 == 1)  ==>  (EFL_2 == 1)
(EFL_6 == 1)  ==>  (EFL_2 > EFL_4)
(EFL_6 == 1)  ==>  (EFL_2 >= D_EFL_4)
(EFL_6 == 1)  ==>  (EFL_2 >= orig(EFL_2))
(EFL_6 == 1)  ==>  (EFL_2 >= orig(EFL_4))
(EFL_6 == 1)  ==>  (EFL_2 >= orig(EFL_6))
(EFL_6 == 1)  ==>  (EFL_4 < D_EFL_2)
(EFL_6 == 1)  ==>  (EFL_4 < D_EFL_6)
(EFL_6 == 1)  ==>  (EFL_4 <= EFL_9)
(EFL_6 == 1)  ==>  (EFL_4 <= orig(EFL_2))
(EFL_6 == 1)  ==>  (EFL_4 <= orig(EFL_4))
(EFL_6 == 1)  ==>  (EFL_4 <= orig(EFL_6))
(EFL_6 == 1)  ==>  (EFL_4 == 0)
(EFL_6 == 1)  ==>  (EFL_6 >= D_EFL_4)
(EFL_6 == 1)  ==>  (EFL_6 >= orig(EFL_2))
(EFL_6 == 1)  ==>  (EFL_6 >= orig(EFL_4))
(EFL_6 == 1)  ==>  (EFL_6 >= orig(EFL_6))
(EFL_6 == 1)  ==>  (EFL_9 one of { 0, 1 })
(EFL_6 == 1)  ==>  (GS one of { "0000000000000000ffff00009300", "000000000000ffffffff008f9300", "c980000c9800ffffffff00809300" })
(EFL_6 == 1)  ==>  (II < D_EFL_2)
(EFL_6 == 1)  ==>  (II < D_EFL_6)
(EFL_6 == 1)  ==>  (II < EFL_2)
(EFL_6 == 1)  ==>  (II == EFL_4)
(EFL_6 == 1)  ==>  (orig(CS) one of { "c000000c00000000ffff00009e00", "c000000c0000ffffffff008f9b00", "c980000c9800ffffffff00809b00" })
(EFL_6 == 1)  ==>  (orig(ECX) one of { -1, 0 })
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
FS one of { "0000000000000000ffff00009300", "000000000000ffffffff00809300", "000000000000ffffffff008f9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027" }
IDT == "00000000000003ff"
CR0 == 16
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
D_EFL_2 one of { 0, 1, 2 }
D_EFL_4 one of { 0, 1, 2 }
D_EFL_6 one of { 0, 1, 2 }
ADDR > EIP
ADDR != orig(ADDR)
ADDR > orig(EIP)
EBX >= orig(EBX)
EIP < orig(ADDR)
EIP != orig(EIP)
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= EFL_9
II <= D_EFL_2
II <= D_EFL_4
II <= D_EFL_6
II <= orig(EFL_2)
II <= orig(EFL_4)
II <= orig(EFL_6)
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= orig(EFL_2)
A20 >= orig(EFL_4)
A20 >= orig(EFL_6)
ES != CS
ES != SS
ES > FS
ES >= GS
ES > LDT
ES > TR
ES != orig(CS)
CS != SS
CS != DS
CS > FS
CS > GS
CS > LDT
CS > TR
CS <= orig(CS)
SS <= DS
SS >= FS
SS > LDT
SS > TR
SS != orig(CS)
DS >= FS
DS >= GS
DS > LDT
DS > TR
DS != orig(CS)
FS <= GS
FS > LDT
FS > TR
FS < orig(CS)
GS > LDT
GS > TR
GS < orig(CS)
LDT < TR
LDT < orig(CS)
TR < orig(CS)
GDT != IDT
EFL_2 >= EFL_6
EFL_2 >= EFL_9
EFL_2 <= D_EFL_2
EFL_4 <= D_EFL_2
EFL_4 <= D_EFL_4
EFL_6 >= EFL_9
EFL_6 <= D_EFL_2
EFL_6 <= D_EFL_6
EFL_9 <= D_EFL_2
EFL_9 <= D_EFL_4
EFL_9 <= D_EFL_6
EFL_9 <= orig(EFL_2)
EFL_9 <= orig(EFL_6)
D_EFL_4 >= orig(EFL_6)
D_EFL_6 >= orig(EFL_4)
===========================================================================
..popfw():::EXIT;condition="EFL_6==0"
II == EFL_6
II == EFL_9
II == orig(EFL_9)
SS == DS
SS == orig(DS)
FS == GS
FS == orig(GS)
CS one of { "c000000c00000000ffff00009e00", "c000000c0000ffffffff00809b00", "c000000c0000ffffffff008f9b00" }
SS one of { "000000000000ffffffff00809300", "000000000000ffffffff008f9300", "eb34000eb3400000ffff00009300" }
D_EFL_2 one of { 0, 1 }
D_EFL_6 one of { 0, 1 }
EBX != ECX
EBX != EDX
EBX >= orig(EAX)
EBX != orig(ECX)
EBX != orig(EDX)
A20 >= D_EFL_2
A20 >= D_EFL_6
EFL_2 <= D_EFL_4
EFL_2 <= orig(EFL_2)
D_EFL_2 <= D_EFL_4
D_EFL_6 != orig(EFL_6)
===========================================================================
..popfw():::EXIT;condition="not(EFL_6==0)"
II == EFL_4
A20 == EFL_2
A20 == EFL_6
CS == orig(CS)
EFL one of { 70, 582 }
CS one of { "c000000c00000000ffff00009e00", "c000000c0000ffffffff008f9b00", "c980000c9800ffffffff00809b00" }
GS one of { "0000000000000000ffff00009300", "000000000000ffffffff008f9300", "c980000c9800ffffffff00809300" }
D_EFL_2 one of { 1, 2 }
D_EFL_4 one of { 0, 1 }
D_EFL_6 one of { 1, 2 }
ADDR - orig(ADDR) - 1 == 0
EDX >= orig(ECX)
II < D_EFL_2
II < D_EFL_6
A20 <= D_EFL_2
A20 >= D_EFL_4
A20 <= D_EFL_6
CCD <= orig(CCD)
D_EFL_2 >= D_EFL_4
D_EFL_2 <= D_EFL_6
D_EFL_2 >= orig(EFL_2)
D_EFL_2 >= orig(EFL_4)
D_EFL_2 >= orig(EFL_6)
D_EFL_4 <= D_EFL_6
D_EFL_4 != orig(EFL_4)
D_EFL_6 >= orig(EFL_2)
D_EFL_6 > orig(EFL_4)
D_EFL_6 >= orig(EFL_6)
===========================================================================
..popfw():::EXIT;condition="D_EFL_6==0"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_6
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_0
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == D_EFL_6
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_4)
II == orig(EFL_8)
II == orig(EFL_9)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_0)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(EFL_2)
A20 == orig(EFL_6)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == orig(ES)
CS == orig(CS)
SS == DS
SS == orig(SS)
SS == orig(DS)
FS == GS
FS == orig(FS)
FS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == EFL_4
EFL_2 == D_EFL_2
EAX one of { -1, 0, 1 }
ECX one of { 0, 7, 463 }
EFL one of { 2, 151 }
CPL == 0
II == 0
A20 == 1
ES one of { "0040000004000000ffff00009300", "c000000c0000ffffffff008f9300", "f000000f0000ffffffff008f9300" }
CS one of { "c000000c00000000ffff00009e00", "c000000c0000ffffffff008f9b00" }
SS one of { "000000000000ffffffff008f9300", "eb34000eb3400000ffff00009300" }
FS one of { "0000000000000000ffff00009300", "000000000000ffffffff008f9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027" }
IDT == "00000000000003ff"
CR0 == 16
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
D_EFL_4 one of { 1, 2 }
ADDR - orig(ADDR) - 1 == 0
===========================================================================
..popfw():::EXIT;condition="not(D_EFL_6==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_0
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_8)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_0)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == orig(ES)
SS == orig(SS)
DS == orig(DS)
FS == orig(FS)
GS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_9 == orig(EFL_9)
EAX >= -1
EBX >= -1
ECX >= -1
CPL == 0
II == 0
A20 == 1
FS one of { "0000000000000000ffff00009300", "000000000000ffffffff00809300", "000000000000ffffffff008f9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027" }
IDT == "00000000000003ff"
CR0 == 16
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
D_EFL_2 one of { 0, 1, 2 }
D_EFL_4 one of { 0, 1, 2 }
D_EFL_6 one of { 1, 2 }
ADDR > EIP
ADDR != orig(ADDR)
ADDR > orig(EIP)
EBX >= orig(EBX)
EIP < orig(ADDR)
EIP != orig(EIP)
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= EFL_9
II <= D_EFL_2
II <= D_EFL_4
II < D_EFL_6
II <= orig(EFL_2)
II <= orig(EFL_4)
II <= orig(EFL_6)
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 <= D_EFL_6
A20 >= orig(EFL_2)
A20 >= orig(EFL_4)
A20 >= orig(EFL_6)
ES != CS
ES != SS
ES > FS
ES >= GS
ES > LDT
ES > TR
ES != orig(CS)
CS != SS
CS != DS
CS > FS
CS > GS
CS > LDT
CS > TR
CS <= orig(CS)
SS <= DS
SS >= FS
SS > LDT
SS > TR
SS != orig(CS)
DS >= FS
DS >= GS
DS > LDT
DS > TR
DS != orig(CS)
FS <= GS
FS > LDT
FS > TR
FS < orig(CS)
GS > LDT
GS > TR
GS < orig(CS)
LDT < TR
LDT < orig(CS)
TR < orig(CS)
GDT != IDT
EFL_2 >= EFL_6
EFL_2 >= EFL_9
EFL_2 <= D_EFL_2
EFL_2 <= D_EFL_6
EFL_2 >= orig(EFL_6)
EFL_4 <= D_EFL_2
EFL_4 <= D_EFL_4
EFL_4 <= D_EFL_6
EFL_6 >= EFL_9
EFL_6 <= D_EFL_2
EFL_6 <= D_EFL_6
EFL_6 >= orig(EFL_6)
EFL_9 <= D_EFL_2
EFL_9 <= D_EFL_4
EFL_9 <= D_EFL_6
EFL_9 <= orig(EFL_2)
EFL_9 <= orig(EFL_6)
D_EFL_2 <= D_EFL_6
D_EFL_2 >= orig(EFL_6)
D_EFL_4 >= orig(EFL_6)
D_EFL_6 >= orig(EFL_2)
D_EFL_6 >= orig(EFL_4)
D_EFL_6 >= orig(EFL_6)
===========================================================================
..popl():::ENTER
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
HLT == EFL_8
HLT == EFL_13
HLT == CR0_1
HLT == CR0_2
HLT == CR0_3
HLT == CR0_5
HLT == CR0_7
HLT == CR0_18
HLT == CR0_20
HLT == CR4_6
HLT == CR4_8
HLT == CR4_9
HLT == CR4_11
HLT == CR4_12
(EFL_6 == 0)  <==>  (A20 > EFL_6)
(EFL_6 == 0)  <==>  (EFL_4 >= EFL_6)
(EFL_6 == 0)  <==>  (EFL_6 <= EFL_11)
(EFL_6 == 0)  <==>  (II >= EFL_6)
(EFL_6 == 0)  ==>  (A20 > SMM)
(EFL_6 == 0)  ==>  (EFL >= 2)
(EFL_6 == 0)  ==>  (EFL_11 one of { 0, 1 })
(EFL_6 == 0)  ==>  (EFL_2 one of { 0, 1 })
(EFL_6 == 0)  ==>  (EFL_4 one of { 0, 1 })
(EFL_6 == 0)  ==>  (EFL_6 <= CR0_0)
(EFL_6 == 0)  ==>  (EFL_6 <= EFL_9)
(EFL_6 == 0)  ==>  (II >= SMM)
(EFL_6 == 0)  ==>  (II one of { 0, 1 })
(EFL_6 == 0)  ==>  (SMM <= EFL_11)
(EFL_6 == 0)  ==>  (SMM <= EFL_4)
(EFL_6 == 0)  ==>  (SMM <= EFL_9)
(EFL_6 == 0)  ==>  (SMM == 0)
(EFL_6 == 0)  ==>  (SMM == EFL_6)
(EFL_6 == 0)  ==>  (SMM == HLT)
(EFL_6 == 1)  <==>  (A20 == EFL_6)
(EFL_6 == 1)  <==>  (EFL_4 < EFL_6)
(EFL_6 == 1)  <==>  (EFL_6 > EFL_11)
(EFL_6 == 1)  <==>  (HLT < EFL_6)
(EFL_6 == 1)  <==>  (II < EFL_6)
(EFL_6 == 1)  ==>  (A20 == EFL_2)
(EFL_6 == 1)  ==>  (A20 > EFL_11)
(EFL_6 == 1)  ==>  (A20 > EFL_4)
(EFL_6 == 1)  ==>  (EFL one of { 70, 71, 582 })
(EFL_6 == 1)  ==>  (EFL_11 == 0)
(EFL_6 == 1)  ==>  (EFL_2 == 1)
(EFL_6 == 1)  ==>  (EFL_2 > EFL_11)
(EFL_6 == 1)  ==>  (EFL_2 > EFL_4)
(EFL_6 == 1)  ==>  (EFL_2 >= CR0_0)
(EFL_6 == 1)  ==>  (EFL_2 >= EFL_9)
(EFL_6 == 1)  ==>  (EFL_4 <= CR0_0)
(EFL_6 == 1)  ==>  (EFL_4 <= EFL_9)
(EFL_6 == 1)  ==>  (EFL_4 == 0)
(EFL_6 == 1)  ==>  (EFL_6 >= CR0_0)
(EFL_6 == 1)  ==>  (EFL_6 >= EFL_9)
(EFL_6 == 1)  ==>  (EFL_9 >= EFL_11)
(EFL_6 == 1)  ==>  (FS <= GS)
(EFL_6 == 1)  ==>  (HLT < EFL_2)
(EFL_6 == 1)  ==>  (II < A20)
(EFL_6 == 1)  ==>  (II < EFL_2)
(EFL_6 == 1)  ==>  (II <= CR0_0)
(EFL_6 == 1)  ==>  (II <= EFL_9)
(EFL_6 == 1)  ==>  (II <= SMM)
(EFL_6 == 1)  ==>  (II == 0)
(EFL_6 == 1)  ==>  (II == EFL_11)
(EFL_6 == 1)  ==>  (II == EFL_4)
(EFL_6 == 1)  ==>  (II == HLT)
(EFL_6 == 1)  ==>  (SMM >= EFL_11)
(EFL_6 == 1)  ==>  (SMM >= EFL_4)
(EFL_6 == 1)  ==>  (SMM one of { 0, 1 })
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II one of { 0, 1 }
A20 == 1
SMM one of { 0, 1 }
HLT == 0
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
EFL_11 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
II <= A20
II >= HLT
A20 >= SMM
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= EFL_11
A20 >= CR0_0
SMM >= HLT
SMM <= EFL_2
SMM <= EFL_6
SMM <= CR0_0
HLT <= EFL_2
HLT <= EFL_4
HLT <= EFL_6
HLT <= EFL_9
HLT <= EFL_11
HLT <= CR0_0
ES != CS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != DS
CS != FS
CS != GS
CS > LDT
CS > TR
SS <= DS
SS >= FS
SS > LDT
SS > TR
DS >= FS
DS > LDT
DS > TR
FS > LDT
FS > TR
GS > LDT
GS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_6
EFL_11 <= CR0_0
===========================================================================
..popl():::ENTER;condition="EFL_6==0"
SMM == HLT
SMM == EFL_6
SMM == EFL_8
SMM == EFL_13
SMM == CR0_1
SMM == CR0_2
SMM == CR0_3
SMM == CR0_5
SMM == CR0_7
SMM == CR0_18
SMM == CR0_20
SMM == CR4_6
SMM == CR4_8
SMM == CR4_9
SMM == CR4_11
SMM == CR4_12
SMM == 0
II >= SMM
SMM <= EFL_4
SMM <= EFL_9
SMM <= EFL_11
===========================================================================
..popl():::ENTER;condition="not(EFL_6==0)"
II == HLT
II == EFL_4
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_2
A20 == EFL_6
EFL one of { 70, 71, 582 }
II == 0
II <= SMM
II <= EFL_9
II <= CR0_0
FS <= GS
===========================================================================
..popl():::ENTER;condition="not(D_EFL_6==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
HLT == EFL_8
HLT == EFL_13
HLT == CR0_1
HLT == CR0_2
HLT == CR0_3
HLT == CR0_5
HLT == CR0_7
HLT == CR0_18
HLT == CR0_20
HLT == CR4_6
HLT == CR4_8
HLT == CR4_9
HLT == CR4_11
HLT == CR4_12
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II one of { 0, 1 }
A20 == 1
SMM one of { 0, 1 }
HLT == 0
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
EFL_11 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
II <= A20
II >= HLT
A20 >= SMM
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= EFL_11
A20 >= CR0_0
SMM >= HLT
SMM <= EFL_2
SMM <= EFL_6
SMM <= CR0_0
HLT <= EFL_2
HLT <= EFL_4
HLT <= EFL_6
HLT <= EFL_9
HLT <= EFL_11
HLT <= CR0_0
ES != CS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != DS
CS != FS
CS != GS
CS > LDT
CS > TR
SS <= DS
SS >= FS
SS > LDT
SS > TR
DS >= FS
DS > LDT
DS > TR
FS > LDT
FS > TR
GS > LDT
GS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_6
EFL_11 <= CR0_0
===========================================================================
..popl():::EXIT
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == orig(II)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
SMM == orig(SMM)
HLT == EFL_8
HLT == EFL_13
HLT == CR0_1
HLT == CR0_2
HLT == CR0_3
HLT == CR0_5
HLT == CR0_7
HLT == CR0_18
HLT == CR0_20
HLT == CR4_6
HLT == CR4_8
HLT == CR4_9
HLT == CR4_11
HLT == CR4_12
HLT == orig(HLT)
HLT == orig(EFL_8)
HLT == orig(EFL_13)
HLT == orig(CR0_1)
HLT == orig(CR0_2)
HLT == orig(CR0_3)
HLT == orig(CR0_5)
HLT == orig(CR0_7)
HLT == orig(CR0_18)
HLT == orig(CR0_20)
HLT == orig(CR4_6)
HLT == orig(CR4_8)
HLT == orig(CR4_9)
HLT == orig(CR4_11)
HLT == orig(CR4_12)
ES == orig(ES)
CS == orig(CS)
SS == orig(SS)
DS == orig(DS)
FS == orig(FS)
GS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == orig(EFL_2)
EFL_4 == orig(EFL_4)
EFL_6 == orig(EFL_6)
EFL_9 == orig(EFL_9)
EFL_11 == orig(EFL_11)
CR0_0 == orig(CR0_0)
(EFL_6 == 0)  <==>  (A20 > EFL_6)
(EFL_6 == 0)  <==>  (EFL_4 >= EFL_6)
(EFL_6 == 0)  <==>  (EFL_6 <= EFL_11)
(EFL_6 == 0)  <==>  (II >= EFL_6)
(EFL_6 == 0)  ==>  (A20 > SMM)
(EFL_6 == 0)  ==>  (EFL >= 2)
(EFL_6 == 0)  ==>  (EFL_11 one of { 0, 1 })
(EFL_6 == 0)  ==>  (EFL_2 one of { 0, 1 })
(EFL_6 == 0)  ==>  (EFL_4 one of { 0, 1 })
(EFL_6 == 0)  ==>  (EFL_6 <= CR0_0)
(EFL_6 == 0)  ==>  (EFL_6 <= EFL_9)
(EFL_6 == 0)  ==>  (II >= SMM)
(EFL_6 == 0)  ==>  (II one of { 0, 1 })
(EFL_6 == 0)  ==>  (SMM <= EFL_11)
(EFL_6 == 0)  ==>  (SMM <= EFL_4)
(EFL_6 == 0)  ==>  (SMM <= EFL_9)
(EFL_6 == 0)  ==>  (SMM == 0)
(EFL_6 == 0)  ==>  (SMM == EFL_6)
(EFL_6 == 0)  ==>  (SMM == HLT)
(EFL_6 == 1)  <==>  (A20 == EFL_6)
(EFL_6 == 1)  <==>  (EFL_4 < EFL_6)
(EFL_6 == 1)  <==>  (EFL_6 > EFL_11)
(EFL_6 == 1)  <==>  (HLT < EFL_6)
(EFL_6 == 1)  <==>  (II < EFL_6)
(EFL_6 == 1)  ==>  (A20 == EFL_2)
(EFL_6 == 1)  ==>  (A20 > EFL_11)
(EFL_6 == 1)  ==>  (A20 > EFL_4)
(EFL_6 == 1)  ==>  (EFL one of { 70, 71, 582 })
(EFL_6 == 1)  ==>  (EFL_11 == 0)
(EFL_6 == 1)  ==>  (EFL_2 == 1)
(EFL_6 == 1)  ==>  (EFL_2 > EFL_11)
(EFL_6 == 1)  ==>  (EFL_2 > EFL_4)
(EFL_6 == 1)  ==>  (EFL_2 >= CR0_0)
(EFL_6 == 1)  ==>  (EFL_2 >= EFL_9)
(EFL_6 == 1)  ==>  (EFL_4 <= CR0_0)
(EFL_6 == 1)  ==>  (EFL_4 <= EFL_9)
(EFL_6 == 1)  ==>  (EFL_4 == 0)
(EFL_6 == 1)  ==>  (EFL_6 >= CR0_0)
(EFL_6 == 1)  ==>  (EFL_6 >= EFL_9)
(EFL_6 == 1)  ==>  (EFL_9 >= EFL_11)
(EFL_6 == 1)  ==>  (FS <= GS)
(EFL_6 == 1)  ==>  (HLT < EFL_2)
(EFL_6 == 1)  ==>  (II < A20)
(EFL_6 == 1)  ==>  (II < EFL_2)
(EFL_6 == 1)  ==>  (II <= CR0_0)
(EFL_6 == 1)  ==>  (II <= EFL_9)
(EFL_6 == 1)  ==>  (II <= SMM)
(EFL_6 == 1)  ==>  (II == 0)
(EFL_6 == 1)  ==>  (II == EFL_11)
(EFL_6 == 1)  ==>  (II == EFL_4)
(EFL_6 == 1)  ==>  (II == HLT)
(EFL_6 == 1)  ==>  (SMM >= EFL_11)
(EFL_6 == 1)  ==>  (SMM >= EFL_4)
(EFL_6 == 1)  ==>  (SMM one of { 0, 1 })
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II one of { 0, 1 }
A20 == 1
SMM one of { 0, 1 }
HLT == 0
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
EFL_11 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
ADDR > orig(ADDR)
EAX <= orig(EAX)
EBX <= orig(EBX)
ECX <= orig(ECX)
EDX <= orig(EDX)
EIP != orig(ADDR)
II <= A20
II >= HLT
A20 >= SMM
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= EFL_11
A20 >= CR0_0
SMM >= HLT
SMM <= EFL_2
SMM <= EFL_6
SMM <= CR0_0
HLT <= EFL_2
HLT <= EFL_4
HLT <= EFL_6
HLT <= EFL_9
HLT <= EFL_11
HLT <= CR0_0
ES != CS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != DS
CS != FS
CS != GS
CS > LDT
CS > TR
SS <= DS
SS >= FS
SS > LDT
SS > TR
DS >= FS
DS > LDT
DS > TR
FS > LDT
FS > TR
GS > LDT
GS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_6
EFL_11 <= CR0_0
===========================================================================
..popl():::EXIT;condition="EFL_6==0"
SMM == HLT
SMM == EFL_6
SMM == EFL_8
SMM == EFL_13
SMM == CR0_1
SMM == CR0_2
SMM == CR0_3
SMM == CR0_5
SMM == CR0_7
SMM == CR0_18
SMM == CR0_20
SMM == CR4_6
SMM == CR4_8
SMM == CR4_9
SMM == CR4_11
SMM == CR4_12
SMM == orig(HLT)
SMM == orig(EFL_6)
SMM == orig(EFL_8)
SMM == orig(EFL_13)
SMM == orig(CR0_1)
SMM == orig(CR0_2)
SMM == orig(CR0_3)
SMM == orig(CR0_5)
SMM == orig(CR0_7)
SMM == orig(CR0_18)
SMM == orig(CR0_20)
SMM == orig(CR4_6)
SMM == orig(CR4_8)
SMM == orig(CR4_9)
SMM == orig(CR4_11)
SMM == orig(CR4_12)
SMM == 0
II >= SMM
SMM <= EFL_4
SMM <= EFL_9
SMM <= EFL_11
===========================================================================
..popl():::EXIT;condition="not(EFL_6==0)"
II == HLT
II == EFL_4
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(HLT)
II == orig(EFL_4)
II == orig(EFL_8)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_2
A20 == EFL_6
A20 == orig(EFL_2)
A20 == orig(EFL_6)
EFL one of { 70, 71, 582 }
II == 0
II <= SMM
II <= EFL_9
II <= CR0_0
FS <= GS
===========================================================================
..popl():::EXIT;condition="not(D_EFL_6==0)"
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == orig(II)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
SMM == orig(SMM)
HLT == EFL_8
HLT == EFL_13
HLT == CR0_1
HLT == CR0_2
HLT == CR0_3
HLT == CR0_5
HLT == CR0_7
HLT == CR0_18
HLT == CR0_20
HLT == CR4_6
HLT == CR4_8
HLT == CR4_9
HLT == CR4_11
HLT == CR4_12
HLT == orig(HLT)
HLT == orig(EFL_8)
HLT == orig(EFL_13)
HLT == orig(CR0_1)
HLT == orig(CR0_2)
HLT == orig(CR0_3)
HLT == orig(CR0_5)
HLT == orig(CR0_7)
HLT == orig(CR0_18)
HLT == orig(CR0_20)
HLT == orig(CR4_6)
HLT == orig(CR4_8)
HLT == orig(CR4_9)
HLT == orig(CR4_11)
HLT == orig(CR4_12)
ES == orig(ES)
CS == orig(CS)
SS == orig(SS)
DS == orig(DS)
FS == orig(FS)
GS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == orig(EFL_2)
EFL_4 == orig(EFL_4)
EFL_6 == orig(EFL_6)
EFL_9 == orig(EFL_9)
EFL_11 == orig(EFL_11)
CR0_0 == orig(CR0_0)
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II one of { 0, 1 }
A20 == 1
SMM one of { 0, 1 }
HLT == 0
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
EFL_11 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
ADDR > orig(ADDR)
EAX <= orig(EAX)
EBX <= orig(EBX)
ECX <= orig(ECX)
EDX <= orig(EDX)
EIP != orig(ADDR)
II <= A20
II >= HLT
A20 >= SMM
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= EFL_11
A20 >= CR0_0
SMM >= HLT
SMM <= EFL_2
SMM <= EFL_6
SMM <= CR0_0
HLT <= EFL_2
HLT <= EFL_4
HLT <= EFL_6
HLT <= EFL_9
HLT <= EFL_11
HLT <= CR0_0
ES != CS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != DS
CS != FS
CS != GS
CS > LDT
CS > TR
SS <= DS
SS >= FS
SS > LDT
SS > TR
DS >= FS
DS > LDT
DS > TR
FS > LDT
FS > TR
GS > LDT
GS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_6
EFL_11 <= CR0_0
===========================================================================
..popw():::ENTER
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SMM == HLT
SMM == EFL_8
SMM == EFL_11
SMM == EFL_13
SMM == CR0_0
SMM == CR0_1
SMM == CR0_2
SMM == CR0_3
SMM == CR0_5
SMM == CR0_7
SMM == CR0_18
SMM == CR0_20
SMM == CR4_6
SMM == CR4_8
SMM == CR4_9
SMM == CR4_11
SMM == CR4_12
SS == FS
(EFL_6 == 0)  <==>  (A20 > EFL_6)
(EFL_6 == 0)  <==>  (EFL_4 >= EFL_6)
(EFL_6 == 0)  <==>  (II >= EFL_6)
(EFL_6 == 0)  <==>  (SMM == EFL_6)
(EFL_6 == 0)  ==>  (EFL >= 2)
(EFL_6 == 0)  ==>  (EFL_2 one of { 0, 1 })
(EFL_6 == 0)  ==>  (EFL_4 one of { 0, 1 })
(EFL_6 == 0)  ==>  (EFL_6 <= EFL_9)
(EFL_6 == 0)  ==>  (GDT one of { "0000000000000000", "0000910800000027" })
(EFL_6 == 0)  ==>  (II one of { 0, 1 })
(EFL_6 == 1)  <==>  (A20 == EFL_6)
(EFL_6 == 1)  <==>  (EFL_4 < EFL_6)
(EFL_6 == 1)  <==>  (II < EFL_6)
(EFL_6 == 1)  <==>  (SMM < EFL_6)
(EFL_6 == 1)  ==>  (A20 == EFL_2)
(EFL_6 == 1)  ==>  (A20 > EFL_4)
(EFL_6 == 1)  ==>  (EFL one of { 70, 71, 582 })
(EFL_6 == 1)  ==>  (EFL_2 == 1)
(EFL_6 == 1)  ==>  (EFL_2 > EFL_4)
(EFL_6 == 1)  ==>  (EFL_2 >= EFL_9)
(EFL_6 == 1)  ==>  (EFL_4 <= EFL_9)
(EFL_6 == 1)  ==>  (EFL_4 == 0)
(EFL_6 == 1)  ==>  (EFL_6 >= EFL_9)
(EFL_6 == 1)  ==>  (GDT < IDT)
(EFL_6 == 1)  ==>  (GDT == "0000000000000000")
(EFL_6 == 1)  ==>  (II < A20)
(EFL_6 == 1)  ==>  (II < EFL_2)
(EFL_6 == 1)  ==>  (II <= EFL_9)
(EFL_6 == 1)  ==>  (II == 0)
(EFL_6 == 1)  ==>  (II == EFL_4)
(EFL_6 == 1)  ==>  (II == SMM)
(EFL_6 == 1)  ==>  (SMM < EFL_2)
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II one of { 0, 1 }
A20 == 1
SMM == 0
SS one of { "0000000000000000ffff00009300", "000000000000ffffffff00809300", "000000000000ffffffff008f9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027" }
IDT == "00000000000003ff"
CR0 == 16
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
ADDR != EIP
II <= A20
II >= SMM
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
SMM <= EFL_2
SMM <= EFL_4
SMM <= EFL_6
SMM <= EFL_9
ES != CS
ES >= SS
ES > LDT
ES > TR
CS > SS
CS != DS
CS != GS
CS > LDT
CS > TR
SS <= DS
SS <= GS
SS > LDT
SS > TR
DS > LDT
DS > TR
GS > LDT
GS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_6
===========================================================================
..popw():::ENTER;condition="EFL_6==0"
SMM == EFL_6
===========================================================================
..popw():::ENTER;condition="not(EFL_6==0)"
II == SMM
II == HLT
II == EFL_4
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_0
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_2
A20 == EFL_6
EFL one of { 70, 71, 582 }
II == 0
GDT == "0000000000000000"
II <= EFL_9
GDT < IDT
===========================================================================
..popw():::ENTER;condition="not(D_EFL_6==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SMM == HLT
SMM == EFL_8
SMM == EFL_11
SMM == EFL_13
SMM == CR0_0
SMM == CR0_1
SMM == CR0_2
SMM == CR0_3
SMM == CR0_5
SMM == CR0_7
SMM == CR0_18
SMM == CR0_20
SMM == CR4_6
SMM == CR4_8
SMM == CR4_9
SMM == CR4_11
SMM == CR4_12
SS == FS
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II one of { 0, 1 }
A20 == 1
SMM == 0
SS one of { "0000000000000000ffff00009300", "000000000000ffffffff00809300", "000000000000ffffffff008f9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027" }
IDT == "00000000000003ff"
CR0 == 16
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
ADDR != EIP
II <= A20
II >= SMM
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
SMM <= EFL_2
SMM <= EFL_4
SMM <= EFL_6
SMM <= EFL_9
ES != CS
ES >= SS
ES > LDT
ES > TR
CS > SS
CS != DS
CS != GS
CS > LDT
CS > TR
SS <= DS
SS <= GS
SS > LDT
SS > TR
DS > LDT
DS > TR
GS > LDT
GS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_6
===========================================================================
..popw():::EXIT
EBX == orig(EBX)
ECX == orig(ECX)
EDX == orig(EDX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == orig(II)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
SMM == HLT
SMM == EFL_8
SMM == EFL_11
SMM == EFL_13
SMM == CR0_0
SMM == CR0_1
SMM == CR0_2
SMM == CR0_3
SMM == CR0_5
SMM == CR0_7
SMM == CR0_18
SMM == CR0_20
SMM == CR4_6
SMM == CR4_8
SMM == CR4_9
SMM == CR4_11
SMM == CR4_12
SMM == orig(SMM)
SMM == orig(HLT)
SMM == orig(EFL_8)
SMM == orig(EFL_11)
SMM == orig(EFL_13)
SMM == orig(CR0_0)
SMM == orig(CR0_1)
SMM == orig(CR0_2)
SMM == orig(CR0_3)
SMM == orig(CR0_5)
SMM == orig(CR0_7)
SMM == orig(CR0_18)
SMM == orig(CR0_20)
SMM == orig(CR4_6)
SMM == orig(CR4_8)
SMM == orig(CR4_9)
SMM == orig(CR4_11)
SMM == orig(CR4_12)
ES == orig(ES)
CS == orig(CS)
SS == FS
SS == orig(SS)
SS == orig(FS)
DS == orig(DS)
GS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == orig(EFL_2)
EFL_4 == orig(EFL_4)
EFL_6 == orig(EFL_6)
EFL_9 == orig(EFL_9)
(EFL_6 == 0)  <==>  (A20 > EFL_6)
(EFL_6 == 0)  <==>  (EFL_4 >= EFL_6)
(EFL_6 == 0)  <==>  (II >= EFL_6)
(EFL_6 == 0)  <==>  (SMM == EFL_6)
(EFL_6 == 0)  ==>  (EFL >= 2)
(EFL_6 == 0)  ==>  (EFL_2 one of { 0, 1 })
(EFL_6 == 0)  ==>  (EFL_4 one of { 0, 1 })
(EFL_6 == 0)  ==>  (EFL_6 <= EFL_9)
(EFL_6 == 0)  ==>  (GDT one of { "0000000000000000", "0000910800000027" })
(EFL_6 == 0)  ==>  (II one of { 0, 1 })
(EFL_6 == 1)  <==>  (A20 == EFL_6)
(EFL_6 == 1)  <==>  (EFL_4 < EFL_6)
(EFL_6 == 1)  <==>  (II < EFL_6)
(EFL_6 == 1)  <==>  (SMM < EFL_6)
(EFL_6 == 1)  ==>  (A20 == EFL_2)
(EFL_6 == 1)  ==>  (A20 > EFL_4)
(EFL_6 == 1)  ==>  (EAX == orig(EAX))
(EFL_6 == 1)  ==>  (EFL one of { 70, 71, 582 })
(EFL_6 == 1)  ==>  (EFL_2 == 1)
(EFL_6 == 1)  ==>  (EFL_2 > EFL_4)
(EFL_6 == 1)  ==>  (EFL_2 >= EFL_9)
(EFL_6 == 1)  ==>  (EFL_4 <= EFL_9)
(EFL_6 == 1)  ==>  (EFL_4 == 0)
(EFL_6 == 1)  ==>  (EFL_6 >= EFL_9)
(EFL_6 == 1)  ==>  (GDT < IDT)
(EFL_6 == 1)  ==>  (GDT == "0000000000000000")
(EFL_6 == 1)  ==>  (II < A20)
(EFL_6 == 1)  ==>  (II < EFL_2)
(EFL_6 == 1)  ==>  (II <= EFL_9)
(EFL_6 == 1)  ==>  (II == 0)
(EFL_6 == 1)  ==>  (II == EFL_4)
(EFL_6 == 1)  ==>  (II == SMM)
(EFL_6 == 1)  ==>  (SMM < EFL_2)
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II one of { 0, 1 }
A20 == 1
SMM == 0
SS one of { "0000000000000000ffff00009300", "000000000000ffffffff00809300", "000000000000ffffffff008f9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027" }
IDT == "00000000000003ff"
CR0 == 16
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
ADDR != EIP
ADDR > orig(ADDR)
EAX <= orig(EAX)
EIP != orig(ADDR)
II <= A20
II >= SMM
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
SMM <= EFL_2
SMM <= EFL_4
SMM <= EFL_6
SMM <= EFL_9
ES != CS
ES >= SS
ES > LDT
ES > TR
CS > SS
CS != DS
CS != GS
CS > LDT
CS > TR
SS <= DS
SS <= GS
SS > LDT
SS > TR
DS > LDT
DS > TR
GS > LDT
GS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_6
===========================================================================
..popw():::EXIT;condition="EFL_6==0"
SMM == EFL_6
SMM == orig(EFL_6)
===========================================================================
..popw():::EXIT;condition="not(EFL_6==0)"
EAX == orig(EAX)
II == SMM
II == HLT
II == EFL_4
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_0
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_4)
II == orig(EFL_8)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_0)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_2
A20 == EFL_6
A20 == orig(EFL_2)
A20 == orig(EFL_6)
EFL one of { 70, 71, 582 }
II == 0
GDT == "0000000000000000"
II <= EFL_9
GDT < IDT
===========================================================================
..popw():::EXIT;condition="not(D_EFL_6==0)"
EBX == orig(EBX)
ECX == orig(ECX)
EDX == orig(EDX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == orig(II)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
SMM == HLT
SMM == EFL_8
SMM == EFL_11
SMM == EFL_13
SMM == CR0_0
SMM == CR0_1
SMM == CR0_2
SMM == CR0_3
SMM == CR0_5
SMM == CR0_7
SMM == CR0_18
SMM == CR0_20
SMM == CR4_6
SMM == CR4_8
SMM == CR4_9
SMM == CR4_11
SMM == CR4_12
SMM == orig(SMM)
SMM == orig(HLT)
SMM == orig(EFL_8)
SMM == orig(EFL_11)
SMM == orig(EFL_13)
SMM == orig(CR0_0)
SMM == orig(CR0_1)
SMM == orig(CR0_2)
SMM == orig(CR0_3)
SMM == orig(CR0_5)
SMM == orig(CR0_7)
SMM == orig(CR0_18)
SMM == orig(CR0_20)
SMM == orig(CR4_6)
SMM == orig(CR4_8)
SMM == orig(CR4_9)
SMM == orig(CR4_11)
SMM == orig(CR4_12)
ES == orig(ES)
CS == orig(CS)
SS == FS
SS == orig(SS)
SS == orig(FS)
DS == orig(DS)
GS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == orig(EFL_2)
EFL_4 == orig(EFL_4)
EFL_6 == orig(EFL_6)
EFL_9 == orig(EFL_9)
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II one of { 0, 1 }
A20 == 1
SMM == 0
SS one of { "0000000000000000ffff00009300", "000000000000ffffffff00809300", "000000000000ffffffff008f9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027" }
IDT == "00000000000003ff"
CR0 == 16
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
ADDR != EIP
ADDR > orig(ADDR)
EAX <= orig(EAX)
EIP != orig(ADDR)
II <= A20
II >= SMM
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
SMM <= EFL_2
SMM <= EFL_4
SMM <= EFL_6
SMM <= EFL_9
ES != CS
ES >= SS
ES > LDT
ES > TR
CS > SS
CS != DS
CS != GS
CS > LDT
CS > TR
SS <= DS
SS <= GS
SS > LDT
SS > TR
DS > LDT
DS > TR
GS > LDT
GS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_6
===========================================================================
..pushal():::ENTER
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_2
II == EFL_4
II == EFL_6
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SS == FS
DS == GS
ADDR one of { 35965, 825769 }
EAX one of { 10, 3661 }
EBX one of { 7, 13 }
ECX one of { 0, 151800 }
EDX one of { -1, 0 }
EIP one of { 1274, 66666 }
EFL one of { 2, 514 }
CPL == 0
II == 0
A20 == 1
ES one of { "001000000000ffffffff00cf9300", "f5a3000f5a30ffffffff008f9300" }
CS one of { "000800000000ffffffff00cf9a00", "c980000c9800ffffffff008f9b00" }
SS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" }
DS one of { "001000000000ffffffff00cf9300", "c980000c9800ffffffff008f9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027" }
IDT == "00000000000003ff"
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS one of { 0, 9 }
CCD one of { 4, 819 }
CC0 == 0
EFER == 0
EFL_9 one of { 0, 1 }
CR0_0 one of { 0, 1 }
===========================================================================
..pushal():::ENTER;condition="EFL_6==0"
===========================================================================
..pushal():::ENTER;condition="not(D_EFL_6==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_2
II == EFL_4
II == EFL_6
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SS == FS
DS == GS
ADDR one of { 35965, 825769 }
EAX one of { 10, 3661 }
EBX one of { 7, 13 }
ECX one of { 0, 151800 }
EDX one of { -1, 0 }
EIP one of { 1274, 66666 }
EFL one of { 2, 514 }
CPL == 0
II == 0
A20 == 1
ES one of { "001000000000ffffffff00cf9300", "f5a3000f5a30ffffffff008f9300" }
CS one of { "000800000000ffffffff00cf9a00", "c980000c9800ffffffff008f9b00" }
SS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" }
DS one of { "001000000000ffffffff00cf9300", "c980000c9800ffffffff008f9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027" }
IDT == "00000000000003ff"
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS one of { 0, 9 }
CCD one of { 4, 819 }
CC0 == 0
EFER == 0
EFL_9 one of { 0, 1 }
CR0_0 one of { 0, 1 }
===========================================================================
..pushal():::EXIT
EAX == orig(EAX)
EDX == orig(EDX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_2
II == EFL_4
II == EFL_6
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_2)
II == orig(EFL_4)
II == orig(EFL_6)
II == orig(EFL_8)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == orig(ES)
CS == orig(CS)
SS == FS
SS == orig(SS)
SS == orig(FS)
DS == GS
DS == orig(DS)
DS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_9 == orig(EFL_9)
CR0_0 == orig(CR0_0)
ADDR one of { 35966, 825771 }
EAX one of { 10, 3661 }
EBX one of { -1, 7 }
ECX one of { -1, 151800 }
EDX one of { -1, 0 }
EIP one of { 1274, 66666 }
EFL one of { 2, 514 }
CPL == 0
II == 0
A20 == 1
ES one of { "001000000000ffffffff00cf9300", "f5a3000f5a30ffffffff008f9300" }
CS one of { "000800000000ffffffff00cf9a00", "c980000c9800ffffffff008f9b00" }
SS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" }
DS one of { "001000000000ffffffff00cf9300", "c980000c9800ffffffff008f9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027" }
IDT == "00000000000003ff"
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS one of { 0, 9 }
CCD one of { 4, 819 }
CC0 == 0
EFER == 0
EFL_9 one of { 0, 1 }
CR0_0 one of { 0, 1 }
===========================================================================
..pushal():::EXIT;condition="EFL_6==0"
===========================================================================
..pushal():::EXIT;condition="not(D_EFL_6==0)"
EAX == orig(EAX)
EDX == orig(EDX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_2
II == EFL_4
II == EFL_6
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_2)
II == orig(EFL_4)
II == orig(EFL_6)
II == orig(EFL_8)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == orig(ES)
CS == orig(CS)
SS == FS
SS == orig(SS)
SS == orig(FS)
DS == GS
DS == orig(DS)
DS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_9 == orig(EFL_9)
CR0_0 == orig(CR0_0)
ADDR one of { 35966, 825771 }
EAX one of { 10, 3661 }
EBX one of { -1, 7 }
ECX one of { -1, 151800 }
EDX one of { -1, 0 }
EIP one of { 1274, 66666 }
EFL one of { 2, 514 }
CPL == 0
II == 0
A20 == 1
ES one of { "001000000000ffffffff00cf9300", "f5a3000f5a30ffffffff008f9300" }
CS one of { "000800000000ffffffff00cf9a00", "c980000c9800ffffffff008f9b00" }
SS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" }
DS one of { "001000000000ffffffff00cf9300", "c980000c9800ffffffff008f9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027" }
IDT == "00000000000003ff"
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS one of { 0, 9 }
CCD one of { 4, 819 }
CC0 == 0
EFER == 0
EFL_9 one of { 0, 1 }
CR0_0 one of { 0, 1 }
===========================================================================
..pushaw():::ENTER
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_4
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_0
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == EFL_9
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SS == DS
SS == FS
SS == GS
EFL_2 == EFL_6
(ADDR == 825512)  <==>  (CCD == 0)
(ADDR == 825512)  <==>  (CCS == 0)
(ADDR == 825512)  <==>  (CS == "c980000c9800ffffffff008f9b00")
(ADDR == 825512)  <==>  (EAX == 24)
(ADDR == 825512)  <==>  (EBX == 65535)
(ADDR == 825512)  <==>  (ECX == 0)
(ADDR == 825512)  <==>  (EDX == 65535)
(ADDR == 825512)  <==>  (EFL == 514)
(ADDR == 825512)  <==>  (EFL_2 == 0)
(ADDR == 825512)  <==>  (EIP == 3)
(ADDR == 825512)  <==>  (ES == "f000000f0000ffffffff008f9300")
(ADDR == 825512)  <==>  (II == EFL_2)
(ADDR == 825512)  <==>  (SS == "000000000000ffffffff008f9300")
(ADDR == 825512)  ==>  (EBX == EDX)
(ADDR one of { 32077, 32955 })  <==>  (A20 == EFL_2)
(ADDR one of { 32077, 32955 })  <==>  (CCD == 64920)
(ADDR one of { 32077, 32955 })  <==>  (CCS == 68)
(ADDR one of { 32077, 32955 })  <==>  (CS == "0000000000000000ffff00009b00")
(ADDR one of { 32077, 32955 })  <==>  (EAX == 0)
(ADDR one of { 32077, 32955 })  <==>  (EBX one of { 127, 128 })
(ADDR one of { 32077, 32955 })  <==>  (ECX == 6578533)
(ADDR one of { 32077, 32955 })  <==>  (EDX == 128)
(ADDR one of { 32077, 32955 })  <==>  (EFL == 582)
(ADDR one of { 32077, 32955 })  <==>  (EFL_2 == 1)
(ADDR one of { 32077, 32955 })  <==>  (EIP one of { 31943, 32854 })
(ADDR one of { 32077, 32955 })  <==>  (ES one of { "0000000000000000ffff00009300", "0800000080000000ffff00009300" })
(ADDR one of { 32077, 32955 })  <==>  (SS == "0000000000000000ffff00009300")
ADDR one of { 32077, 32955, 825512 }
EAX one of { 0, 24 }
EBX one of { 127, 128, 65535 }
ECX one of { 0, 6578533 }
EDX one of { 128, 65535 }
EIP one of { 3, 31943, 32854 }
EFL one of { 514, 582 }
CPL == 0
II == 0
A20 == 1
ES one of { "0000000000000000ffff00009300", "0800000080000000ffff00009300", "f000000f0000ffffffff008f9300" }
CS one of { "0000000000000000ffff00009b00", "c980000c9800ffffffff008f9b00" }
SS one of { "0000000000000000ffff00009300", "000000000000ffffffff008f9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "0000000000000000"
IDT == "00000000000003ff"
CR0 == 16
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS one of { 0, 68 }
CCD one of { 0, 64920 }
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
===========================================================================
..pushaw():::ENTER;condition="EFL_6==0"
EBX == EDX
II == EFL_2
II == EFL_6
ADDR == 825512
EAX == 24
EBX == 65535
ECX == 0
EIP == 3
EFL == 514
ES == "f000000f0000ffffffff008f9300"
CS == "c980000c9800ffffffff008f9b00"
SS == "000000000000ffffffff008f9300"
CCS == 0
CCD == 0
===========================================================================
..pushaw():::ENTER;condition="not(EFL_6==0)"
A20 == EFL_2
A20 == EFL_6
ADDR one of { 32077, 32955 }
EAX == 0
EBX one of { 127, 128 }
ECX == 6578533
EDX == 128
EIP one of { 31943, 32854 }
EFL == 582
ES one of { "0000000000000000ffff00009300", "0800000080000000ffff00009300" }
CS == "0000000000000000ffff00009b00"
SS == "0000000000000000ffff00009300"
CCS == 68
CCD == 64920
===========================================================================
..pushaw():::ENTER;condition="not(D_EFL_6==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_4
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_0
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == EFL_9
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SS == DS
SS == FS
SS == GS
EFL_2 == EFL_6
ADDR one of { 32077, 32955, 825512 }
EAX one of { 0, 24 }
EBX one of { 127, 128, 65535 }
ECX one of { 0, 6578533 }
EDX one of { 128, 65535 }
EIP one of { 3, 31943, 32854 }
EFL one of { 514, 582 }
CPL == 0
II == 0
A20 == 1
ES one of { "0000000000000000ffff00009300", "0800000080000000ffff00009300", "f000000f0000ffffffff008f9300" }
CS one of { "0000000000000000ffff00009b00", "c980000c9800ffffffff008f9b00" }
SS one of { "0000000000000000ffff00009300", "000000000000ffffffff008f9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "0000000000000000"
IDT == "00000000000003ff"
CR0 == 16
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS one of { 0, 68 }
CCD one of { 0, 64920 }
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
===========================================================================
..pushaw():::EXIT
EAX == orig(EAX)
EBX == orig(EBX)
ECX == orig(ECX)
EDX == orig(EDX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_4
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_0
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_4)
II == orig(EFL_8)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_0)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == EFL_9
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(EFL_9)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == orig(ES)
CS == orig(CS)
SS == DS
SS == FS
SS == GS
SS == orig(SS)
SS == orig(DS)
SS == orig(FS)
SS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == EFL_6
EFL_2 == orig(EFL_2)
EFL_2 == orig(EFL_6)
(ADDR == 825513)  <==>  (CCD == 0)
(ADDR == 825513)  <==>  (CCS == 0)
(ADDR == 825513)  <==>  (CS == "c980000c9800ffffffff008f9b00")
(ADDR == 825513)  <==>  (EAX == 24)
(ADDR == 825513)  <==>  (EBX == 65535)
(ADDR == 825513)  <==>  (ECX == 0)
(ADDR == 825513)  <==>  (EDX == 65535)
(ADDR == 825513)  <==>  (EFL == 514)
(ADDR == 825513)  <==>  (EFL_2 == 0)
(ADDR == 825513)  <==>  (EIP == 3)
(ADDR == 825513)  <==>  (ES == "f000000f0000ffffffff008f9300")
(ADDR == 825513)  <==>  (II == EFL_2)
(ADDR == 825513)  <==>  (SS == "000000000000ffffffff008f9300")
(ADDR == 825513)  <==>  (orig(ADDR) == 825512)
(ADDR == 825513)  ==>  (EBX == EDX)
(ADDR one of { 32078, 32956 })  <==>  (A20 == EFL_2)
(ADDR one of { 32078, 32956 })  <==>  (CCD == 64920)
(ADDR one of { 32078, 32956 })  <==>  (CCS == 68)
(ADDR one of { 32078, 32956 })  <==>  (CS == "0000000000000000ffff00009b00")
(ADDR one of { 32078, 32956 })  <==>  (EAX == 0)
(ADDR one of { 32078, 32956 })  <==>  (EBX one of { 127, 128 })
(ADDR one of { 32078, 32956 })  <==>  (ECX == 6578533)
(ADDR one of { 32078, 32956 })  <==>  (EDX == 128)
(ADDR one of { 32078, 32956 })  <==>  (EFL == 582)
(ADDR one of { 32078, 32956 })  <==>  (EFL_2 == 1)
(ADDR one of { 32078, 32956 })  <==>  (EIP one of { 31943, 32854 })
(ADDR one of { 32078, 32956 })  <==>  (ES one of { "0000000000000000ffff00009300", "0800000080000000ffff00009300" })
(ADDR one of { 32078, 32956 })  <==>  (SS == "0000000000000000ffff00009300")
(ADDR one of { 32078, 32956 })  <==>  (orig(ADDR) one of { 32077, 32955 })
ADDR one of { 32078, 32956, 825513 }
EAX one of { 0, 24 }
EBX one of { 127, 128, 65535 }
ECX one of { 0, 6578533 }
EDX one of { 128, 65535 }
EIP one of { 3, 31943, 32854 }
EFL one of { 514, 582 }
CPL == 0
II == 0
A20 == 1
ES one of { "0000000000000000ffff00009300", "0800000080000000ffff00009300", "f000000f0000ffffffff008f9300" }
CS one of { "0000000000000000ffff00009b00", "c980000c9800ffffffff008f9b00" }
SS one of { "0000000000000000ffff00009300", "000000000000ffffffff008f9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "0000000000000000"
IDT == "00000000000003ff"
CR0 == 16
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS one of { 0, 68 }
CCD one of { 0, 64920 }
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
===========================================================================
..pushaw():::EXIT;condition="EFL_6==0"
EBX == EDX
EBX == orig(EDX)
II == EFL_2
II == EFL_6
II == orig(EFL_2)
II == orig(EFL_6)
ADDR == 825513
EAX == 24
EBX == 65535
ECX == 0
EIP == 3
EFL == 514
ES == "f000000f0000ffffffff008f9300"
CS == "c980000c9800ffffffff008f9b00"
SS == "000000000000ffffffff008f9300"
CCS == 0
CCD == 0
===========================================================================
..pushaw():::EXIT;condition="not(EFL_6==0)"
A20 == EFL_2
A20 == EFL_6
A20 == orig(EFL_2)
A20 == orig(EFL_6)
ADDR one of { 32078, 32956 }
EAX == 0
EBX one of { 127, 128 }
ECX == 6578533
EDX == 128
EIP one of { 31943, 32854 }
EFL == 582
ES one of { "0000000000000000ffff00009300", "0800000080000000ffff00009300" }
CS == "0000000000000000ffff00009b00"
SS == "0000000000000000ffff00009300"
CCS == 68
CCD == 64920
===========================================================================
..pushaw():::EXIT;condition="not(D_EFL_6==0)"
EAX == orig(EAX)
EBX == orig(EBX)
ECX == orig(ECX)
EDX == orig(EDX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_4
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_0
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_4)
II == orig(EFL_8)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_0)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == EFL_9
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(EFL_9)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == orig(ES)
CS == orig(CS)
SS == DS
SS == FS
SS == GS
SS == orig(SS)
SS == orig(DS)
SS == orig(FS)
SS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == EFL_6
EFL_2 == orig(EFL_2)
EFL_2 == orig(EFL_6)
ADDR one of { 32078, 32956, 825513 }
EAX one of { 0, 24 }
EBX one of { 127, 128, 65535 }
ECX one of { 0, 6578533 }
EDX one of { 128, 65535 }
EIP one of { 3, 31943, 32854 }
EFL one of { 514, 582 }
CPL == 0
II == 0
A20 == 1
ES one of { "0000000000000000ffff00009300", "0800000080000000ffff00009300", "f000000f0000ffffffff008f9300" }
CS one of { "0000000000000000ffff00009b00", "c980000c9800ffffffff008f9b00" }
SS one of { "0000000000000000ffff00009300", "000000000000ffffffff008f9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "0000000000000000"
IDT == "00000000000003ff"
CR0 == 16
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS one of { 0, 68 }
CCD one of { 0, 64920 }
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
===========================================================================
..pushfl():::ENTER
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SS == DS
SS == FS
SS == GS
(ADDR == 1036518)  <==>  (A20 == EFL_6)
(ADDR == 1036518)  <==>  (CCD == 22272)
(ADDR == 1036518)  <==>  (CCS == 129)
(ADDR == 1036518)  <==>  (CR0 == 16)
(ADDR == 1036518)  <==>  (CR0_0 == 0)
(ADDR == 1036518)  <==>  (CS == "c000000c0000ffffffff008f9b00")
(ADDR == 1036518)  <==>  (EAX == 805334284)
(ADDR == 1036518)  <==>  (EBX == 4026585312L)
(ADDR == 1036518)  <==>  (ECX == 0)
(ADDR == 1036518)  <==>  (EDX == 53472)
(ADDR == 1036518)  <==>  (EFL == 70)
(ADDR == 1036518)  <==>  (EFL_6 == 1)
(ADDR == 1036518)  <==>  (EIP == 15343)
(ADDR == 1036518)  <==>  (ES == "f000000f0000ffffffff008f9300")
(ADDR == 1036518)  <==>  (GDT == "0000000000000000")
(ADDR == 1036518)  <==>  (IDT == "00000000000003ff")
(ADDR == 1036518)  <==>  (II == CR0_0)
(ADDR == 1036518)  <==>  (SS == "000000000000ffffffff008f9300")
(ADDR == 1036518)  ==>  (A20 == EFL_2)
(ADDR == 1036518)  ==>  (EFL_2 == 1)
(ADDR == 1036518)  ==>  (EFL_4 == 0)
(ADDR == 1036518)  ==>  (II == EFL_4)
(ADDR one of { 966963, 966975 })  <==>  (A20 == CR0_0)
(ADDR one of { 966963, 966975 })  <==>  (CCD one of { 28528, 28620 })
(ADDR one of { 966963, 966975 })  <==>  (CCS one of { 8, 12 })
(ADDR one of { 966963, 966975 })  <==>  (CR0 == 17)
(ADDR one of { 966963, 966975 })  <==>  (CR0_0 == 1)
(ADDR one of { 966963, 966975 })  <==>  (CS == "000800000000ffffffff00cf9b00")
(ADDR one of { 966963, 966975 })  <==>  (EAX one of { 991412, 1001949, 1073741824 })
(ADDR one of { 966963, 966975 })  <==>  (EBX one of { -1, 1073741824, 2147516550L })
(ADDR one of { 966963, 966975 })  <==>  (ECX one of { -1, 28576, 28640 })
(ADDR one of { 966963, 966975 })  <==>  (EDX one of { -1, 28572, 28636 })
(ADDR one of { 966963, 966975 })  <==>  (EFL one of { 6, 18 })
(ADDR one of { 966963, 966975 })  <==>  (EFL_6 == 0)
(ADDR one of { 966963, 966975 })  <==>  (EIP one of { 956355, 966951, 989286 })
(ADDR one of { 966963, 966975 })  <==>  (ES == "001000000000ffffffff00cf9300")
(ADDR one of { 966963, 966975 })  <==>  (ES == SS)
(ADDR one of { 966963, 966975 })  <==>  (GDT == "000f5e8000000037")
(ADDR one of { 966963, 966975 })  <==>  (IDT == "000f5ebe00000000")
(ADDR one of { 966963, 966975 })  <==>  (II == EFL_6)
(ADDR one of { 966963, 966975 })  <==>  (SS == "001000000000ffffffff00cf9300")
(ADDR one of { 966963, 966975 })  ==>  (EFL_2 one of { 0, 1 })
(ADDR one of { 966963, 966975 })  ==>  (EFL_4 one of { 0, 1 })
ADDR one of { 966963, 966975, 1036518 }
EFL one of { 6, 18, 70 }
CPL == 0
II == 0
A20 == 1
ES one of { "001000000000ffffffff00cf9300", "f000000f0000ffffffff008f9300" }
CS one of { "000800000000ffffffff00cf9b00", "c000000c0000ffffffff008f9b00" }
SS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS one of { 8, 12, 129 }
CCD one of { 22272, 28528, 28620 }
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
CR0_0 one of { 0, 1 }
===========================================================================
..pushfl():::ENTER;condition="EFL_6==0"
II == EFL_6
A20 == CR0_0
ES == SS
ES == DS
ES == FS
ES == GS
ADDR one of { 966963, 966975 }
EAX one of { 991412, 1001949, 1073741824 }
EBX one of { -1, 1073741824, 2147516550L }
ECX one of { -1, 28576, 28640 }
EDX one of { -1, 28572, 28636 }
EIP one of { 956355, 966951, 989286 }
EFL one of { 6, 18 }
ES == "001000000000ffffffff00cf9300"
CS == "000800000000ffffffff00cf9b00"
GDT == "000f5e8000000037"
IDT == "000f5ebe00000000"
CR0 == 17
CCS one of { 8, 12 }
CCD one of { 28528, 28620 }
===========================================================================
..pushfl():::ENTER;condition="not(EFL_6==0)"
II == EFL_4
II == CR0_0
A20 == EFL_2
A20 == EFL_6
ADDR == 1036518
EAX == 805334284
EBX == 4026585312L
ECX == 0
EDX == 53472
EIP == 15343
EFL == 70
ES == "f000000f0000ffffffff008f9300"
CS == "c000000c0000ffffffff008f9b00"
SS == "000000000000ffffffff008f9300"
GDT == "0000000000000000"
IDT == "00000000000003ff"
CR0 == 16
CCS == 129
CCD == 22272
===========================================================================
..pushfl():::ENTER;condition="not(D_EFL_6==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SS == DS
SS == FS
SS == GS
ADDR one of { 966963, 966975, 1036518 }
EFL one of { 6, 18, 70 }
CPL == 0
II == 0
A20 == 1
ES one of { "001000000000ffffffff00cf9300", "f000000f0000ffffffff008f9300" }
CS one of { "000800000000ffffffff00cf9b00", "c000000c0000ffffffff008f9b00" }
SS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS one of { 8, 12, 129 }
CCD one of { 22272, 28528, 28620 }
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
CR0_0 one of { 0, 1 }
===========================================================================
..pushfl():::EXIT
EAX == orig(EAX)
EBX == orig(EBX)
ECX == orig(ECX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_8)
II == orig(EFL_9)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == orig(ES)
CS == orig(CS)
SS == DS
SS == FS
SS == GS
SS == orig(SS)
SS == orig(DS)
SS == orig(FS)
SS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == orig(EFL_2)
EFL_4 == orig(EFL_4)
EFL_6 == orig(EFL_6)
CR0_0 == orig(CR0_0)
(ADDR == 1036520)  <==>  (A20 == EFL_6)
(ADDR == 1036520)  <==>  (CCD == 22272)
(ADDR == 1036520)  <==>  (CCS == 129)
(ADDR == 1036520)  <==>  (CR0 == 16)
(ADDR == 1036520)  <==>  (CR0_0 == 0)
(ADDR == 1036520)  <==>  (CS == "c000000c0000ffffffff008f9b00")
(ADDR == 1036520)  <==>  (EAX == 805334284)
(ADDR == 1036520)  <==>  (EBX == 4026585312L)
(ADDR == 1036520)  <==>  (ECX == 0)
(ADDR == 1036520)  <==>  (EDX == 53472)
(ADDR == 1036520)  <==>  (EFL == 70)
(ADDR == 1036520)  <==>  (EFL_6 == 1)
(ADDR == 1036520)  <==>  (EIP == 15343)
(ADDR == 1036520)  <==>  (ES == "f000000f0000ffffffff008f9300")
(ADDR == 1036520)  <==>  (GDT == "0000000000000000")
(ADDR == 1036520)  <==>  (IDT == "00000000000003ff")
(ADDR == 1036520)  <==>  (II == CR0_0)
(ADDR == 1036520)  <==>  (SS == "000000000000ffffffff008f9300")
(ADDR == 1036520)  <==>  (orig(ADDR) == 1036518)
(ADDR == 1036520)  <==>  (orig(EDX) == 53472)
(ADDR == 1036520)  ==>  (A20 == EFL_2)
(ADDR == 1036520)  ==>  (EDX == orig(EDX))
(ADDR == 1036520)  ==>  (EFL_2 == 1)
(ADDR == 1036520)  ==>  (EFL_4 == 0)
(ADDR == 1036520)  ==>  (II == EFL_4)
(ADDR one of { 966964, 966976 })  <==>  (A20 == CR0_0)
(ADDR one of { 966964, 966976 })  <==>  (CCD one of { 28528, 28620 })
(ADDR one of { 966964, 966976 })  <==>  (CCS one of { 8, 12 })
(ADDR one of { 966964, 966976 })  <==>  (CR0 == 17)
(ADDR one of { 966964, 966976 })  <==>  (CR0_0 == 1)
(ADDR one of { 966964, 966976 })  <==>  (CS == "000800000000ffffffff00cf9b00")
(ADDR one of { 966964, 966976 })  <==>  (EAX one of { 991412, 1001949, 1073741824 })
(ADDR one of { 966964, 966976 })  <==>  (EBX one of { -1, 1073741824, 2147516550L })
(ADDR one of { 966964, 966976 })  <==>  (ECX one of { -1, 28576, 28640 })
(ADDR one of { 966964, 966976 })  <==>  (EDX == -1)
(ADDR one of { 966964, 966976 })  <==>  (EFL one of { 6, 18 })
(ADDR one of { 966964, 966976 })  <==>  (EFL_6 == 0)
(ADDR one of { 966964, 966976 })  <==>  (EIP one of { 956355, 966951, 989286 })
(ADDR one of { 966964, 966976 })  <==>  (ES == "001000000000ffffffff00cf9300")
(ADDR one of { 966964, 966976 })  <==>  (ES == SS)
(ADDR one of { 966964, 966976 })  <==>  (GDT == "000f5e8000000037")
(ADDR one of { 966964, 966976 })  <==>  (IDT == "000f5ebe00000000")
(ADDR one of { 966964, 966976 })  <==>  (II == EFL_6)
(ADDR one of { 966964, 966976 })  <==>  (SS == "001000000000ffffffff00cf9300")
(ADDR one of { 966964, 966976 })  <==>  (orig(ADDR) one of { 966963, 966975 })
(ADDR one of { 966964, 966976 })  <==>  (orig(EDX) one of { -1, 28572, 28636 })
(ADDR one of { 966964, 966976 })  ==>  (EFL_2 one of { 0, 1 })
(ADDR one of { 966964, 966976 })  ==>  (EFL_4 one of { 0, 1 })
ADDR one of { 966964, 966976, 1036520 }
EDX one of { -1, 53472 }
EFL one of { 6, 18, 70 }
CPL == 0
II == 0
A20 == 1
ES one of { "001000000000ffffffff00cf9300", "f000000f0000ffffffff008f9300" }
CS one of { "000800000000ffffffff00cf9b00", "c000000c0000ffffffff008f9b00" }
SS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS one of { 8, 12, 129 }
CCD one of { 22272, 28528, 28620 }
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ECX % EDX == 0
orig(EDX) % EDX == 0
===========================================================================
..pushfl():::EXIT;condition="EFL_6==0"
II == EFL_6
II == orig(EFL_6)
A20 == CR0_0
A20 == orig(CR0_0)
ES == SS
ES == DS
ES == FS
ES == GS
ES == orig(SS)
ES == orig(DS)
ES == orig(FS)
ES == orig(GS)
ADDR one of { 966964, 966976 }
EAX one of { 991412, 1001949, 1073741824 }
EBX one of { -1, 1073741824, 2147516550L }
ECX one of { -1, 28576, 28640 }
EDX == -1
EIP one of { 956355, 966951, 989286 }
EFL one of { 6, 18 }
ES == "001000000000ffffffff00cf9300"
CS == "000800000000ffffffff00cf9b00"
GDT == "000f5e8000000037"
IDT == "000f5ebe00000000"
CR0 == 17
CCS one of { 8, 12 }
CCD one of { 28528, 28620 }
===========================================================================
..pushfl():::EXIT;condition="not(EFL_6==0)"
EDX == orig(EDX)
II == EFL_4
II == CR0_0
II == orig(EFL_4)
II == orig(CR0_0)
A20 == EFL_2
A20 == EFL_6
A20 == orig(EFL_2)
A20 == orig(EFL_6)
ADDR == 1036520
EAX == 805334284
EBX == 4026585312L
ECX == 0
EDX == 53472
EIP == 15343
EFL == 70
ES == "f000000f0000ffffffff008f9300"
CS == "c000000c0000ffffffff008f9b00"
SS == "000000000000ffffffff008f9300"
GDT == "0000000000000000"
IDT == "00000000000003ff"
CR0 == 16
CCS == 129
CCD == 22272
===========================================================================
..pushfl():::EXIT;condition="not(D_EFL_6==0)"
EAX == orig(EAX)
EBX == orig(EBX)
ECX == orig(ECX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_8)
II == orig(EFL_9)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == orig(ES)
CS == orig(CS)
SS == DS
SS == FS
SS == GS
SS == orig(SS)
SS == orig(DS)
SS == orig(FS)
SS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == orig(EFL_2)
EFL_4 == orig(EFL_4)
EFL_6 == orig(EFL_6)
CR0_0 == orig(CR0_0)
ADDR one of { 966964, 966976, 1036520 }
EDX one of { -1, 53472 }
EFL one of { 6, 18, 70 }
CPL == 0
II == 0
A20 == 1
ES one of { "001000000000ffffffff00cf9300", "f000000f0000ffffffff008f9300" }
CS one of { "000800000000ffffffff00cf9b00", "c000000c0000ffffffff008f9b00" }
SS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS one of { 8, 12, 129 }
CCD one of { 22272, 28528, 28620 }
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ECX % EDX == 0
orig(EDX) % EDX == 0
===========================================================================
..pushfw():::ENTER
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_0
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
(EFL_6 == 0)  <==>  (A20 > EFL_6)
(EFL_6 == 0)  <==>  (EFL_4 >= EFL_6)
(EFL_6 == 0)  <==>  (EFL_6 <= EFL_9)
(EFL_6 == 0)  <==>  (II == EFL_6)
(EFL_6 == 0)  ==>  (EFL >= 2)
(EFL_6 == 0)  ==>  (EFL_2 one of { 0, 1 })
(EFL_6 == 0)  ==>  (EFL_4 one of { 0, 1 })
(EFL_6 == 0)  ==>  (EFL_9 one of { 0, 1 })
(EFL_6 == 0)  ==>  (FS one of { "0000000000000000ffff00009300", "000000000000ffffffff00809300", "000000000000ffffffff008f9300" })
(EFL_6 == 1)  <==>  (A20 == EFL_6)
(EFL_6 == 1)  <==>  (EFL_4 < EFL_6)
(EFL_6 == 1)  <==>  (EFL_6 > EFL_9)
(EFL_6 == 1)  <==>  (II < EFL_6)
(EFL_6 == 1)  ==>  (A20 == EFL_2)
(EFL_6 == 1)  ==>  (A20 > EFL_4)
(EFL_6 == 1)  ==>  (A20 > EFL_9)
(EFL_6 == 1)  ==>  (CCD one of { 0, 21760 })
(EFL_6 == 1)  ==>  (CS one of { "c000000c00000000ffff00009e00", "c000000c0000ffffffff008f9b00" })
(EFL_6 == 1)  ==>  (DS one of { "000000000000ffffffff008f9300", "eb34000eb3400000ffff00009300", "eb34000eb340ffffffff008f9300" })
(EFL_6 == 1)  ==>  (EBX one of { -1, 16, 464 })
(EFL_6 == 1)  ==>  (ECX one of { -1, 0, 7 })
(EFL_6 == 1)  ==>  (EFL == 70)
(EFL_6 == 1)  ==>  (EFL_2 == 1)
(EFL_6 == 1)  ==>  (EFL_2 > EFL_4)
(EFL_6 == 1)  ==>  (EFL_2 > EFL_9)
(EFL_6 == 1)  ==>  (EFL_4 == 0)
(EFL_6 == 1)  ==>  (EFL_9 == 0)
(EFL_6 == 1)  ==>  (ES != DS)
(EFL_6 == 1)  ==>  (ES != SS)
(EFL_6 == 1)  ==>  (ES > FS)
(EFL_6 == 1)  ==>  (ES > GS)
(EFL_6 == 1)  ==>  (FS == GS)
(EFL_6 == 1)  ==>  (FS one of { "0000000000000000ffff00009300", "000000000000ffffffff008f9300" })
(EFL_6 == 1)  ==>  (GS one of { "0000000000000000ffff00009300", "000000000000ffffffff008f9300" })
(EFL_6 == 1)  ==>  (II < EFL_2)
(EFL_6 == 1)  ==>  (II == EFL_4)
(EFL_6 == 1)  ==>  (II == EFL_9)
(EFL_6 == 1)  ==>  (SS == DS)
(EFL_6 == 1)  ==>  (SS >= GS)
(EFL_6 == 1)  ==>  (SS one of { "000000000000ffffffff008f9300", "eb34000eb3400000ffff00009300", "eb34000eb340ffffffff008f9300" })
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
FS one of { "0000000000000000ffff00009300", "000000000000ffffffff00809300", "000000000000ffffffff008f9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027" }
IDT == "00000000000003ff"
CR0 == 16
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
ADDR > EIP
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= EFL_9
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
ES != CS
ES >= FS
ES >= GS
ES > LDT
ES > TR
CS != SS
CS != DS
CS > FS
CS > GS
CS > LDT
CS > TR
SS <= DS
SS >= FS
SS > LDT
SS > TR
DS >= FS
DS >= GS
DS > LDT
DS > TR
FS <= GS
FS > LDT
FS > TR
GS > LDT
GS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_6
===========================================================================
..pushfw():::ENTER;condition="EFL_6==0"
II == EFL_6
===========================================================================
..pushfw():::ENTER;condition="not(EFL_6==0)"
II == EFL_4
II == EFL_9
A20 == EFL_2
A20 == EFL_6
SS == DS
FS == GS
EBX one of { -1, 16, 464 }
ECX one of { -1, 0, 7 }
EFL == 70
CS one of { "c000000c00000000ffff00009e00", "c000000c0000ffffffff008f9b00" }
SS one of { "000000000000ffffffff008f9300", "eb34000eb3400000ffff00009300", "eb34000eb340ffffffff008f9300" }
FS one of { "0000000000000000ffff00009300", "000000000000ffffffff008f9300" }
CCD one of { 0, 21760 }
ES != SS
ES > FS
===========================================================================
..pushfw():::ENTER;condition="not(D_EFL_6==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_0
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
FS one of { "0000000000000000ffff00009300", "000000000000ffffffff00809300", "000000000000ffffffff008f9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027" }
IDT == "00000000000003ff"
CR0 == 16
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
ADDR > EIP
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= EFL_9
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
ES != CS
ES >= FS
ES >= GS
ES > LDT
ES > TR
CS != SS
CS != DS
CS > FS
CS > GS
CS > LDT
CS > TR
SS <= DS
SS >= FS
SS > LDT
SS > TR
DS >= FS
DS >= GS
DS > LDT
DS > TR
FS <= GS
FS > LDT
FS > TR
GS > LDT
GS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_6
===========================================================================
..pushfw():::EXIT
EAX == orig(EAX)
EBX == orig(EBX)
ECX == orig(ECX)
EDX == orig(EDX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_0
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_8)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_0)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == orig(ES)
CS == orig(CS)
SS == orig(SS)
DS == orig(DS)
FS == orig(FS)
GS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == orig(EFL_2)
EFL_4 == orig(EFL_4)
EFL_6 == orig(EFL_6)
EFL_9 == orig(EFL_9)
(EFL_6 == 0)  <==>  (A20 > EFL_6)
(EFL_6 == 0)  <==>  (EFL_4 >= EFL_6)
(EFL_6 == 0)  <==>  (EFL_6 <= EFL_9)
(EFL_6 == 0)  <==>  (II == EFL_6)
(EFL_6 == 0)  ==>  (EFL >= 2)
(EFL_6 == 0)  ==>  (EFL_2 one of { 0, 1 })
(EFL_6 == 0)  ==>  (EFL_4 one of { 0, 1 })
(EFL_6 == 0)  ==>  (EFL_9 one of { 0, 1 })
(EFL_6 == 0)  ==>  (FS one of { "0000000000000000ffff00009300", "000000000000ffffffff00809300", "000000000000ffffffff008f9300" })
(EFL_6 == 1)  <==>  (A20 == EFL_6)
(EFL_6 == 1)  <==>  (EFL_4 < EFL_6)
(EFL_6 == 1)  <==>  (EFL_6 > EFL_9)
(EFL_6 == 1)  <==>  (II < EFL_6)
(EFL_6 == 1)  ==>  (A20 == EFL_2)
(EFL_6 == 1)  ==>  (A20 > EFL_4)
(EFL_6 == 1)  ==>  (A20 > EFL_9)
(EFL_6 == 1)  ==>  (CCD one of { 0, 21760 })
(EFL_6 == 1)  ==>  (CS one of { "c000000c00000000ffff00009e00", "c000000c0000ffffffff008f9b00" })
(EFL_6 == 1)  ==>  (DS one of { "000000000000ffffffff008f9300", "eb34000eb3400000ffff00009300", "eb34000eb340ffffffff008f9300" })
(EFL_6 == 1)  ==>  (EBX one of { -1, 16, 464 })
(EFL_6 == 1)  ==>  (ECX one of { -1, 0, 7 })
(EFL_6 == 1)  ==>  (EFL == 70)
(EFL_6 == 1)  ==>  (EFL_2 == 1)
(EFL_6 == 1)  ==>  (EFL_2 > EFL_4)
(EFL_6 == 1)  ==>  (EFL_2 > EFL_9)
(EFL_6 == 1)  ==>  (EFL_4 == 0)
(EFL_6 == 1)  ==>  (EFL_9 == 0)
(EFL_6 == 1)  ==>  (ES != DS)
(EFL_6 == 1)  ==>  (ES != SS)
(EFL_6 == 1)  ==>  (ES > FS)
(EFL_6 == 1)  ==>  (ES > GS)
(EFL_6 == 1)  ==>  (FS == GS)
(EFL_6 == 1)  ==>  (FS one of { "0000000000000000ffff00009300", "000000000000ffffffff008f9300" })
(EFL_6 == 1)  ==>  (GS one of { "0000000000000000ffff00009300", "000000000000ffffffff008f9300" })
(EFL_6 == 1)  ==>  (II < EFL_2)
(EFL_6 == 1)  ==>  (II == EFL_4)
(EFL_6 == 1)  ==>  (II == EFL_9)
(EFL_6 == 1)  ==>  (SS == DS)
(EFL_6 == 1)  ==>  (SS >= GS)
(EFL_6 == 1)  ==>  (SS one of { "000000000000ffffffff008f9300", "eb34000eb3400000ffff00009300", "eb34000eb340ffffffff008f9300" })
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
FS one of { "0000000000000000ffff00009300", "000000000000ffffffff00809300", "000000000000ffffffff008f9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027" }
IDT == "00000000000003ff"
CR0 == 16
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
ADDR > EIP
ADDR - orig(ADDR) - 1 == 0
EIP < orig(ADDR)
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= EFL_9
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
ES != CS
ES >= FS
ES >= GS
ES > LDT
ES > TR
CS != SS
CS != DS
CS > FS
CS > GS
CS > LDT
CS > TR
SS <= DS
SS >= FS
SS > LDT
SS > TR
DS >= FS
DS >= GS
DS > LDT
DS > TR
FS <= GS
FS > LDT
FS > TR
GS > LDT
GS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_6
===========================================================================
..pushfw():::EXIT;condition="EFL_6==0"
II == EFL_6
II == orig(EFL_6)
===========================================================================
..pushfw():::EXIT;condition="not(EFL_6==0)"
II == EFL_4
II == EFL_9
II == orig(EFL_4)
II == orig(EFL_9)
A20 == EFL_2
A20 == EFL_6
A20 == orig(EFL_2)
A20 == orig(EFL_6)
SS == DS
SS == orig(DS)
FS == GS
FS == orig(GS)
EBX one of { -1, 16, 464 }
ECX one of { -1, 0, 7 }
EFL == 70
CS one of { "c000000c00000000ffff00009e00", "c000000c0000ffffffff008f9b00" }
SS one of { "000000000000ffffffff008f9300", "eb34000eb3400000ffff00009300", "eb34000eb340ffffffff008f9300" }
FS one of { "0000000000000000ffff00009300", "000000000000ffffffff008f9300" }
CCD one of { 0, 21760 }
ES != SS
ES > FS
===========================================================================
..pushfw():::EXIT;condition="not(D_EFL_6==0)"
EAX == orig(EAX)
EBX == orig(EBX)
ECX == orig(ECX)
EDX == orig(EDX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_0
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_8)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_0)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == orig(ES)
CS == orig(CS)
SS == orig(SS)
DS == orig(DS)
FS == orig(FS)
GS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == orig(EFL_2)
EFL_4 == orig(EFL_4)
EFL_6 == orig(EFL_6)
EFL_9 == orig(EFL_9)
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
FS one of { "0000000000000000ffff00009300", "000000000000ffffffff00809300", "000000000000ffffffff008f9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027" }
IDT == "00000000000003ff"
CR0 == 16
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
ADDR > EIP
ADDR - orig(ADDR) - 1 == 0
EIP < orig(ADDR)
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= EFL_9
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
ES != CS
ES >= FS
ES >= GS
ES > LDT
ES > TR
CS != SS
CS != DS
CS > FS
CS > GS
CS > LDT
CS > TR
SS <= DS
SS >= FS
SS > LDT
SS > TR
DS >= FS
DS >= GS
DS > LDT
DS > TR
FS <= GS
FS > LDT
FS > TR
GS > LDT
GS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_6
===========================================================================
..pushl():::ENTER
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
HLT == EFL_8
HLT == EFL_13
HLT == CR0_1
HLT == CR0_2
HLT == CR0_3
HLT == CR0_5
HLT == CR0_7
HLT == CR0_18
HLT == CR0_20
HLT == CR4_6
HLT == CR4_8
HLT == CR4_9
HLT == CR4_11
HLT == CR4_12
(EFL_6 == 0)  <==>  (A20 > EFL_6)
(EFL_6 == 0)  <==>  (EFL_6 <= EFL_11)
(EFL_6 == 0)  <==>  (HLT == EFL_6)
(EFL_6 == 0)  ==>  (D_SMM one of { 0, 1 })
(EFL_6 == 0)  ==>  (EFL >= 2)
(EFL_6 == 0)  ==>  (EFL_11 one of { 0, 1 })
(EFL_6 == 0)  ==>  (EFL_2 one of { 0, 1 })
(EFL_6 == 0)  ==>  (EFL_4 >= EFL_6)
(EFL_6 == 0)  ==>  (EFL_6 <= CR0_0)
(EFL_6 == 0)  ==>  (EFL_6 <= EFL_9)
(EFL_6 == 0)  ==>  (II >= EFL_6)
(EFL_6 == 0)  ==>  (SMM >= EFL_6)
(EFL_6 == 1)  <==>  (A20 == EFL_6)
(EFL_6 == 1)  <==>  (EFL_6 > EFL_11)
(EFL_6 == 1)  <==>  (HLT < EFL_6)
(EFL_6 == 1)  ==>  (A20 == D_SMM)
(EFL_6 == 1)  ==>  (A20 == EFL_2)
(EFL_6 == 1)  ==>  (A20 > EFL_11)
(EFL_6 == 1)  ==>  (CR0_0 <= D_SMM)
(EFL_6 == 1)  ==>  (D_SMM == 1)
(EFL_6 == 1)  ==>  (EFL one of { 70, 86, 582 })
(EFL_6 == 1)  ==>  (EFL_11 < D_SMM)
(EFL_6 == 1)  ==>  (EFL_11 == 0)
(EFL_6 == 1)  ==>  (EFL_2 == 1)
(EFL_6 == 1)  ==>  (EFL_2 > EFL_11)
(EFL_6 == 1)  ==>  (EFL_2 >= CR0_0)
(EFL_6 == 1)  ==>  (EFL_2 >= EFL_4)
(EFL_6 == 1)  ==>  (EFL_2 >= EFL_9)
(EFL_6 == 1)  ==>  (EFL_4 <= CR0_0)
(EFL_6 == 1)  ==>  (EFL_4 <= EFL_6)
(EFL_6 == 1)  ==>  (EFL_4 >= EFL_11)
(EFL_6 == 1)  ==>  (EFL_6 >= CR0_0)
(EFL_6 == 1)  ==>  (EFL_6 >= EFL_9)
(EFL_6 == 1)  ==>  (EFL_9 >= EFL_11)
(EFL_6 == 1)  ==>  (FS <= GS)
(EFL_6 == 1)  ==>  (HLT < D_SMM)
(EFL_6 == 1)  ==>  (HLT < EFL_2)
(EFL_6 == 1)  ==>  (HLT == EFL_11)
(EFL_6 == 1)  ==>  (II <= EFL_2)
(EFL_6 == 1)  ==>  (II <= EFL_6)
(EFL_6 == 1)  ==>  (II <= EFL_9)
(EFL_6 == 1)  ==>  (II >= EFL_11)
(EFL_6 == 1)  ==>  (SMM <= EFL_6)
(EFL_6 == 1)  ==>  (SMM >= EFL_11)
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II one of { 0, 1 }
A20 == 1
SMM one of { 0, 1 }
HLT == 0
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
EFL_11 one of { 0, 1 }
CR0_0 one of { 0, 1 }
D_SMM one of { 0, 1 }
ADDR != EIP
II <= A20
II >= HLT
II <= D_SMM
A20 >= SMM
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= EFL_11
A20 >= CR0_0
A20 >= D_SMM
SMM >= HLT
SMM <= EFL_2
SMM <= CR0_0
SMM <= D_SMM
HLT <= EFL_2
HLT <= EFL_4
HLT <= EFL_6
HLT <= EFL_9
HLT <= EFL_11
HLT <= CR0_0
HLT <= D_SMM
ES != CS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != DS
CS != FS
CS != GS
CS > LDT
CS > TR
SS <= DS
SS >= FS
SS > LDT
SS > TR
DS >= FS
DS > LDT
DS > TR
FS > LDT
FS > TR
GS > LDT
GS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_6
EFL_2 <= D_SMM
EFL_4 <= D_SMM
EFL_6 <= D_SMM
EFL_9 <= D_SMM
EFL_11 <= CR0_0
EFL_11 <= D_SMM
===========================================================================
..pushl():::ENTER;condition="EFL_6==0"
HLT == EFL_6
===========================================================================
..pushl():::ENTER;condition="not(EFL_6==0)"
A20 == EFL_2
A20 == EFL_6
A20 == D_SMM
HLT == EFL_11
EFL one of { 70, 86, 582 }
II <= EFL_9
FS <= GS
EFL_4 <= CR0_0
===========================================================================
..pushl():::ENTER;condition="not(D_EFL_6==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
HLT == EFL_8
HLT == EFL_13
HLT == CR0_1
HLT == CR0_2
HLT == CR0_3
HLT == CR0_5
HLT == CR0_7
HLT == CR0_18
HLT == CR0_20
HLT == CR4_6
HLT == CR4_8
HLT == CR4_9
HLT == CR4_11
HLT == CR4_12
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II one of { 0, 1 }
A20 == 1
SMM one of { 0, 1 }
HLT == 0
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
EFL_11 one of { 0, 1 }
CR0_0 one of { 0, 1 }
D_SMM one of { 0, 1 }
ADDR != EIP
II <= A20
II >= HLT
II <= D_SMM
A20 >= SMM
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= EFL_11
A20 >= CR0_0
A20 >= D_SMM
SMM >= HLT
SMM <= EFL_2
SMM <= CR0_0
SMM <= D_SMM
HLT <= EFL_2
HLT <= EFL_4
HLT <= EFL_6
HLT <= EFL_9
HLT <= EFL_11
HLT <= CR0_0
HLT <= D_SMM
ES != CS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != DS
CS != FS
CS != GS
CS > LDT
CS > TR
SS <= DS
SS >= FS
SS > LDT
SS > TR
DS >= FS
DS > LDT
DS > TR
FS > LDT
FS > TR
GS > LDT
GS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_6
EFL_2 <= D_SMM
EFL_4 <= D_SMM
EFL_6 <= D_SMM
EFL_9 <= D_SMM
EFL_11 <= CR0_0
EFL_11 <= D_SMM
===========================================================================
..pushl():::EXIT
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == orig(II)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
SMM == orig(SMM)
HLT == EFL_8
HLT == EFL_13
HLT == CR0_1
HLT == CR0_2
HLT == CR0_3
HLT == CR0_5
HLT == CR0_7
HLT == CR0_18
HLT == CR0_20
HLT == CR4_6
HLT == CR4_8
HLT == CR4_9
HLT == CR4_11
HLT == CR4_12
HLT == orig(HLT)
HLT == orig(EFL_8)
HLT == orig(EFL_13)
HLT == orig(CR0_1)
HLT == orig(CR0_2)
HLT == orig(CR0_3)
HLT == orig(CR0_5)
HLT == orig(CR0_7)
HLT == orig(CR0_18)
HLT == orig(CR0_20)
HLT == orig(CR4_6)
HLT == orig(CR4_8)
HLT == orig(CR4_9)
HLT == orig(CR4_11)
HLT == orig(CR4_12)
ES == orig(ES)
CS == orig(CS)
SS == orig(SS)
DS == orig(DS)
FS == orig(FS)
GS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == orig(EFL_2)
EFL_4 == orig(EFL_4)
EFL_6 == orig(EFL_6)
EFL_9 == orig(EFL_9)
EFL_11 == orig(EFL_11)
CR0_0 == orig(CR0_0)
D_SMM == orig(D_SMM)
(EFL_6 == 0)  <==>  (A20 > EFL_6)
(EFL_6 == 0)  <==>  (EFL_6 <= EFL_11)
(EFL_6 == 0)  <==>  (HLT == EFL_6)
(EFL_6 == 0)  ==>  (D_SMM one of { 0, 1 })
(EFL_6 == 0)  ==>  (EFL >= 2)
(EFL_6 == 0)  ==>  (EFL_11 one of { 0, 1 })
(EFL_6 == 0)  ==>  (EFL_2 one of { 0, 1 })
(EFL_6 == 0)  ==>  (EFL_4 >= EFL_6)
(EFL_6 == 0)  ==>  (EFL_6 <= CR0_0)
(EFL_6 == 0)  ==>  (EFL_6 <= EFL_9)
(EFL_6 == 0)  ==>  (II >= EFL_6)
(EFL_6 == 0)  ==>  (SMM >= EFL_6)
(EFL_6 == 1)  <==>  (A20 == EFL_6)
(EFL_6 == 1)  <==>  (EFL_6 > EFL_11)
(EFL_6 == 1)  <==>  (HLT < EFL_6)
(EFL_6 == 1)  ==>  (A20 == D_SMM)
(EFL_6 == 1)  ==>  (A20 == EFL_2)
(EFL_6 == 1)  ==>  (A20 > EFL_11)
(EFL_6 == 1)  ==>  (CR0_0 <= D_SMM)
(EFL_6 == 1)  ==>  (D_SMM == 1)
(EFL_6 == 1)  ==>  (EFL one of { 70, 86, 582 })
(EFL_6 == 1)  ==>  (EFL_11 < D_SMM)
(EFL_6 == 1)  ==>  (EFL_11 == 0)
(EFL_6 == 1)  ==>  (EFL_2 == 1)
(EFL_6 == 1)  ==>  (EFL_2 > EFL_11)
(EFL_6 == 1)  ==>  (EFL_2 >= CR0_0)
(EFL_6 == 1)  ==>  (EFL_2 >= EFL_4)
(EFL_6 == 1)  ==>  (EFL_2 >= EFL_9)
(EFL_6 == 1)  ==>  (EFL_4 <= CR0_0)
(EFL_6 == 1)  ==>  (EFL_4 <= EFL_6)
(EFL_6 == 1)  ==>  (EFL_4 >= EFL_11)
(EFL_6 == 1)  ==>  (EFL_6 >= CR0_0)
(EFL_6 == 1)  ==>  (EFL_6 >= EFL_9)
(EFL_6 == 1)  ==>  (EFL_9 >= EFL_11)
(EFL_6 == 1)  ==>  (FS <= GS)
(EFL_6 == 1)  ==>  (HLT < D_SMM)
(EFL_6 == 1)  ==>  (HLT < EFL_2)
(EFL_6 == 1)  ==>  (HLT == EFL_11)
(EFL_6 == 1)  ==>  (II <= EFL_2)
(EFL_6 == 1)  ==>  (II <= EFL_6)
(EFL_6 == 1)  ==>  (II <= EFL_9)
(EFL_6 == 1)  ==>  (II >= EFL_11)
(EFL_6 == 1)  ==>  (SMM <= EFL_6)
(EFL_6 == 1)  ==>  (SMM >= EFL_11)
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II one of { 0, 1 }
A20 == 1
SMM one of { 0, 1 }
HLT == 0
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
EFL_11 one of { 0, 1 }
CR0_0 one of { 0, 1 }
D_SMM one of { 0, 1 }
ADDR != EIP
ADDR > orig(ADDR)
EAX <= orig(EAX)
EBX <= orig(EBX)
ECX <= orig(ECX)
EDX <= orig(EDX)
EIP != orig(ADDR)
II <= A20
II >= HLT
II <= D_SMM
A20 >= SMM
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= EFL_11
A20 >= CR0_0
A20 >= D_SMM
SMM >= HLT
SMM <= EFL_2
SMM <= CR0_0
SMM <= D_SMM
HLT <= EFL_2
HLT <= EFL_4
HLT <= EFL_6
HLT <= EFL_9
HLT <= EFL_11
HLT <= CR0_0
HLT <= D_SMM
ES != CS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != DS
CS != FS
CS != GS
CS > LDT
CS > TR
SS <= DS
SS >= FS
SS > LDT
SS > TR
DS >= FS
DS > LDT
DS > TR
FS > LDT
FS > TR
GS > LDT
GS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_6
EFL_2 <= D_SMM
EFL_4 <= D_SMM
EFL_6 <= D_SMM
EFL_9 <= D_SMM
EFL_11 <= CR0_0
EFL_11 <= D_SMM
===========================================================================
..pushl():::EXIT;condition="EFL_6==0"
HLT == EFL_6
HLT == orig(EFL_6)
===========================================================================
..pushl():::EXIT;condition="not(EFL_6==0)"
A20 == EFL_2
A20 == EFL_6
A20 == D_SMM
A20 == orig(EFL_2)
A20 == orig(EFL_6)
A20 == orig(D_SMM)
HLT == EFL_11
HLT == orig(EFL_11)
EFL one of { 70, 86, 582 }
II <= EFL_9
FS <= GS
EFL_4 <= CR0_0
===========================================================================
..pushl():::EXIT;condition="not(D_EFL_6==0)"
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == orig(II)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
SMM == orig(SMM)
HLT == EFL_8
HLT == EFL_13
HLT == CR0_1
HLT == CR0_2
HLT == CR0_3
HLT == CR0_5
HLT == CR0_7
HLT == CR0_18
HLT == CR0_20
HLT == CR4_6
HLT == CR4_8
HLT == CR4_9
HLT == CR4_11
HLT == CR4_12
HLT == orig(HLT)
HLT == orig(EFL_8)
HLT == orig(EFL_13)
HLT == orig(CR0_1)
HLT == orig(CR0_2)
HLT == orig(CR0_3)
HLT == orig(CR0_5)
HLT == orig(CR0_7)
HLT == orig(CR0_18)
HLT == orig(CR0_20)
HLT == orig(CR4_6)
HLT == orig(CR4_8)
HLT == orig(CR4_9)
HLT == orig(CR4_11)
HLT == orig(CR4_12)
ES == orig(ES)
CS == orig(CS)
SS == orig(SS)
DS == orig(DS)
FS == orig(FS)
GS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == orig(EFL_2)
EFL_4 == orig(EFL_4)
EFL_6 == orig(EFL_6)
EFL_9 == orig(EFL_9)
EFL_11 == orig(EFL_11)
CR0_0 == orig(CR0_0)
D_SMM == orig(D_SMM)
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II one of { 0, 1 }
A20 == 1
SMM one of { 0, 1 }
HLT == 0
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
EFL_11 one of { 0, 1 }
CR0_0 one of { 0, 1 }
D_SMM one of { 0, 1 }
ADDR != EIP
ADDR > orig(ADDR)
EAX <= orig(EAX)
EBX <= orig(EBX)
ECX <= orig(ECX)
EDX <= orig(EDX)
EIP != orig(ADDR)
II <= A20
II >= HLT
II <= D_SMM
A20 >= SMM
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= EFL_11
A20 >= CR0_0
A20 >= D_SMM
SMM >= HLT
SMM <= EFL_2
SMM <= CR0_0
SMM <= D_SMM
HLT <= EFL_2
HLT <= EFL_4
HLT <= EFL_6
HLT <= EFL_9
HLT <= EFL_11
HLT <= CR0_0
HLT <= D_SMM
ES != CS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != DS
CS != FS
CS != GS
CS > LDT
CS > TR
SS <= DS
SS >= FS
SS > LDT
SS > TR
DS >= FS
DS > LDT
DS > TR
FS > LDT
FS > TR
GS > LDT
GS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_6
EFL_2 <= D_SMM
EFL_4 <= D_SMM
EFL_6 <= D_SMM
EFL_9 <= D_SMM
EFL_11 <= CR0_0
EFL_11 <= D_SMM
===========================================================================
..pushw():::ENTER
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SMM == HLT
SMM == EFL_8
SMM == EFL_11
SMM == EFL_13
SMM == CR0_0
SMM == CR0_1
SMM == CR0_2
SMM == CR0_3
SMM == CR0_5
SMM == CR0_7
SMM == CR0_18
SMM == CR0_20
SMM == CR4_6
SMM == CR4_8
SMM == CR4_9
SMM == CR4_11
SMM == CR4_12
(EFL_6 == 0)  <==>  (A20 > EFL_6)
(EFL_6 == 0)  <==>  (EFL_4 >= EFL_6)
(EFL_6 == 0)  <==>  (II >= EFL_6)
(EFL_6 == 0)  <==>  (SMM == EFL_6)
(EFL_6 == 0)  ==>  (EFL >= 2)
(EFL_6 == 0)  ==>  (EFL_2 one of { 0, 1 })
(EFL_6 == 0)  ==>  (EFL_4 one of { 0, 1 })
(EFL_6 == 0)  ==>  (EFL_6 <= EFL_9)
(EFL_6 == 0)  ==>  (II one of { 0, 1 })
(EFL_6 == 1)  <==>  (A20 == EFL_6)
(EFL_6 == 1)  <==>  (EFL_4 < EFL_6)
(EFL_6 == 1)  <==>  (II < EFL_6)
(EFL_6 == 1)  <==>  (SMM < EFL_6)
(EFL_6 == 1)  ==>  (A20 == EFL_2)
(EFL_6 == 1)  ==>  (A20 > EFL_4)
(EFL_6 == 1)  ==>  (ADDR > EIP)
(EFL_6 == 1)  ==>  (CS > GS)
(EFL_6 == 1)  ==>  (DS >= GS)
(EFL_6 == 1)  ==>  (EFL one of { 70, 582 })
(EFL_6 == 1)  ==>  (EFL_2 == 1)
(EFL_6 == 1)  ==>  (EFL_2 > EFL_4)
(EFL_6 == 1)  ==>  (EFL_2 >= EFL_9)
(EFL_6 == 1)  ==>  (EFL_4 <= EFL_9)
(EFL_6 == 1)  ==>  (EFL_4 == 0)
(EFL_6 == 1)  ==>  (EFL_6 >= EFL_9)
(EFL_6 == 1)  ==>  (ES >= GS)
(EFL_6 == 1)  ==>  (II < A20)
(EFL_6 == 1)  ==>  (II < EFL_2)
(EFL_6 == 1)  ==>  (II <= EFL_9)
(EFL_6 == 1)  ==>  (II == 0)
(EFL_6 == 1)  ==>  (II == EFL_4)
(EFL_6 == 1)  ==>  (II == SMM)
(EFL_6 == 1)  ==>  (SMM < EFL_2)
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II one of { 0, 1 }
A20 == 1
SMM == 0
FS one of { "0000000000000000ffff00009300", "000000000000ffffffff00809300", "000000000000ffffffff008f9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027" }
IDT == "00000000000003ff"
CR0 == 16
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
ADDR != EIP
II <= A20
II >= SMM
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
SMM <= EFL_2
SMM <= EFL_4
SMM <= EFL_6
SMM <= EFL_9
ES != CS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != DS
CS > FS
CS != GS
CS > LDT
CS > TR
SS <= DS
SS >= FS
SS > LDT
SS > TR
DS >= FS
DS > LDT
DS > TR
FS <= GS
FS > LDT
FS > TR
GS > LDT
GS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_6
===========================================================================
..pushw():::ENTER;condition="EFL_6==0"
SMM == EFL_6
===========================================================================
..pushw():::ENTER;condition="not(EFL_6==0)"
II == SMM
II == HLT
II == EFL_4
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_0
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_2
A20 == EFL_6
EFL one of { 70, 582 }
II == 0
ADDR > EIP
II <= EFL_9
ES >= GS
CS > GS
DS >= GS
===========================================================================
..pushw():::ENTER;condition="not(D_EFL_6==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SMM == HLT
SMM == EFL_8
SMM == EFL_11
SMM == EFL_13
SMM == CR0_0
SMM == CR0_1
SMM == CR0_2
SMM == CR0_3
SMM == CR0_5
SMM == CR0_7
SMM == CR0_18
SMM == CR0_20
SMM == CR4_6
SMM == CR4_8
SMM == CR4_9
SMM == CR4_11
SMM == CR4_12
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II one of { 0, 1 }
A20 == 1
SMM == 0
FS one of { "0000000000000000ffff00009300", "000000000000ffffffff00809300", "000000000000ffffffff008f9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027" }
IDT == "00000000000003ff"
CR0 == 16
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
ADDR != EIP
II <= A20
II >= SMM
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
SMM <= EFL_2
SMM <= EFL_4
SMM <= EFL_6
SMM <= EFL_9
ES != CS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != DS
CS > FS
CS != GS
CS > LDT
CS > TR
SS <= DS
SS >= FS
SS > LDT
SS > TR
DS >= FS
DS > LDT
DS > TR
FS <= GS
FS > LDT
FS > TR
GS > LDT
GS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_6
===========================================================================
..pushw():::EXIT
ECX == orig(ECX)
EDX == orig(EDX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == orig(II)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
SMM == HLT
SMM == EFL_8
SMM == EFL_11
SMM == EFL_13
SMM == CR0_0
SMM == CR0_1
SMM == CR0_2
SMM == CR0_3
SMM == CR0_5
SMM == CR0_7
SMM == CR0_18
SMM == CR0_20
SMM == CR4_6
SMM == CR4_8
SMM == CR4_9
SMM == CR4_11
SMM == CR4_12
SMM == orig(SMM)
SMM == orig(HLT)
SMM == orig(EFL_8)
SMM == orig(EFL_11)
SMM == orig(EFL_13)
SMM == orig(CR0_0)
SMM == orig(CR0_1)
SMM == orig(CR0_2)
SMM == orig(CR0_3)
SMM == orig(CR0_5)
SMM == orig(CR0_7)
SMM == orig(CR0_18)
SMM == orig(CR0_20)
SMM == orig(CR4_6)
SMM == orig(CR4_8)
SMM == orig(CR4_9)
SMM == orig(CR4_11)
SMM == orig(CR4_12)
ES == orig(ES)
CS == orig(CS)
SS == orig(SS)
DS == orig(DS)
FS == orig(FS)
GS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == orig(EFL_2)
EFL_4 == orig(EFL_4)
EFL_6 == orig(EFL_6)
EFL_9 == orig(EFL_9)
(EFL_6 == 0)  <==>  (A20 > EFL_6)
(EFL_6 == 0)  <==>  (EFL_4 >= EFL_6)
(EFL_6 == 0)  <==>  (II >= EFL_6)
(EFL_6 == 0)  <==>  (SMM == EFL_6)
(EFL_6 == 0)  ==>  (EFL >= 2)
(EFL_6 == 0)  ==>  (EFL_2 one of { 0, 1 })
(EFL_6 == 0)  ==>  (EFL_4 one of { 0, 1 })
(EFL_6 == 0)  ==>  (EFL_6 <= EFL_9)
(EFL_6 == 0)  ==>  (II one of { 0, 1 })
(EFL_6 == 1)  <==>  (A20 == EFL_6)
(EFL_6 == 1)  <==>  (EFL_4 < EFL_6)
(EFL_6 == 1)  <==>  (II < EFL_6)
(EFL_6 == 1)  <==>  (SMM < EFL_6)
(EFL_6 == 1)  ==>  (A20 == EFL_2)
(EFL_6 == 1)  ==>  (A20 > EFL_4)
(EFL_6 == 1)  ==>  (ADDR > EIP)
(EFL_6 == 1)  ==>  (CS > GS)
(EFL_6 == 1)  ==>  (DS >= GS)
(EFL_6 == 1)  ==>  (EBX == orig(EBX))
(EFL_6 == 1)  ==>  (EFL one of { 70, 582 })
(EFL_6 == 1)  ==>  (EFL_2 == 1)
(EFL_6 == 1)  ==>  (EFL_2 > EFL_4)
(EFL_6 == 1)  ==>  (EFL_2 >= EFL_9)
(EFL_6 == 1)  ==>  (EFL_4 <= EFL_9)
(EFL_6 == 1)  ==>  (EFL_4 == 0)
(EFL_6 == 1)  ==>  (EFL_6 >= EFL_9)
(EFL_6 == 1)  ==>  (EIP < orig(ADDR))
(EFL_6 == 1)  ==>  (ES >= GS)
(EFL_6 == 1)  ==>  (II < A20)
(EFL_6 == 1)  ==>  (II < EFL_2)
(EFL_6 == 1)  ==>  (II <= EFL_9)
(EFL_6 == 1)  ==>  (II == 0)
(EFL_6 == 1)  ==>  (II == EFL_4)
(EFL_6 == 1)  ==>  (II == SMM)
(EFL_6 == 1)  ==>  (SMM < EFL_2)
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II one of { 0, 1 }
A20 == 1
SMM == 0
FS one of { "0000000000000000ffff00009300", "000000000000ffffffff00809300", "000000000000ffffffff008f9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027" }
IDT == "00000000000003ff"
CR0 == 16
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
ADDR != EIP
ADDR > orig(ADDR)
EAX <= orig(EAX)
EBX <= orig(EBX)
EIP != orig(ADDR)
II <= A20
II >= SMM
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
SMM <= EFL_2
SMM <= EFL_4
SMM <= EFL_6
SMM <= EFL_9
ES != CS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != DS
CS > FS
CS != GS
CS > LDT
CS > TR
SS <= DS
SS >= FS
SS > LDT
SS > TR
DS >= FS
DS > LDT
DS > TR
FS <= GS
FS > LDT
FS > TR
GS > LDT
GS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_6
===========================================================================
..pushw():::EXIT;condition="EFL_6==0"
SMM == EFL_6
SMM == orig(EFL_6)
===========================================================================
..pushw():::EXIT;condition="not(EFL_6==0)"
EBX == orig(EBX)
II == SMM
II == HLT
II == EFL_4
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_0
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_4)
II == orig(EFL_8)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_0)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_2
A20 == EFL_6
A20 == orig(EFL_2)
A20 == orig(EFL_6)
EFL one of { 70, 582 }
II == 0
ADDR > EIP
EIP < orig(ADDR)
II <= EFL_9
ES >= GS
CS > GS
DS >= GS
===========================================================================
..pushw():::EXIT;condition="not(D_EFL_6==0)"
ECX == orig(ECX)
EDX == orig(EDX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == orig(II)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
SMM == HLT
SMM == EFL_8
SMM == EFL_11
SMM == EFL_13
SMM == CR0_0
SMM == CR0_1
SMM == CR0_2
SMM == CR0_3
SMM == CR0_5
SMM == CR0_7
SMM == CR0_18
SMM == CR0_20
SMM == CR4_6
SMM == CR4_8
SMM == CR4_9
SMM == CR4_11
SMM == CR4_12
SMM == orig(SMM)
SMM == orig(HLT)
SMM == orig(EFL_8)
SMM == orig(EFL_11)
SMM == orig(EFL_13)
SMM == orig(CR0_0)
SMM == orig(CR0_1)
SMM == orig(CR0_2)
SMM == orig(CR0_3)
SMM == orig(CR0_5)
SMM == orig(CR0_7)
SMM == orig(CR0_18)
SMM == orig(CR0_20)
SMM == orig(CR4_6)
SMM == orig(CR4_8)
SMM == orig(CR4_9)
SMM == orig(CR4_11)
SMM == orig(CR4_12)
ES == orig(ES)
CS == orig(CS)
SS == orig(SS)
DS == orig(DS)
FS == orig(FS)
GS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == orig(EFL_2)
EFL_4 == orig(EFL_4)
EFL_6 == orig(EFL_6)
EFL_9 == orig(EFL_9)
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II one of { 0, 1 }
A20 == 1
SMM == 0
FS one of { "0000000000000000ffff00009300", "000000000000ffffffff00809300", "000000000000ffffffff008f9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027" }
IDT == "00000000000003ff"
CR0 == 16
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
ADDR != EIP
ADDR > orig(ADDR)
EAX <= orig(EAX)
EBX <= orig(EBX)
EIP != orig(ADDR)
II <= A20
II >= SMM
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
SMM <= EFL_2
SMM <= EFL_4
SMM <= EFL_6
SMM <= EFL_9
ES != CS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != DS
CS > FS
CS != GS
CS > LDT
CS > TR
SS <= DS
SS >= FS
SS > LDT
SS > TR
DS >= FS
DS > LDT
DS > TR
FS <= GS
FS > LDT
FS > TR
GS > LDT
GS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_6
===========================================================================
..rdmsr():::ENTER
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_4
II == EFL_6
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == EFL_2
A20 == CR0_0
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
ES == SS
ES == DS
ES == FS
ES == GS
ADDR == 133916980
EAX == 28216
EBX == 133867024
ECX == -1
EDX == 126614525
EIP == 133916955
EFL == 6
CPL == 0
II == 0
A20 == 1
ES == "001000000000ffffffff00c09300"
CS == "000800000000ffffffff00c09b00"
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "000f5e8000000037"
IDT == "000f5ebe00000000"
CR0 == 17
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS == 0
CCD == 2097152
CC0 == 0
EFER == 0
===========================================================================
..rdmsr():::ENTER;condition="EFL_6==0"
===========================================================================
..rdmsr():::ENTER;condition="not(D_EFL_6==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_4
II == EFL_6
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == EFL_2
A20 == CR0_0
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
ES == SS
ES == DS
ES == FS
ES == GS
ADDR == 133916980
EAX == 28216
EBX == 133867024
ECX == -1
EDX == 126614525
EIP == 133916955
EFL == 6
CPL == 0
II == 0
A20 == 1
ES == "001000000000ffffffff00c09300"
CS == "000800000000ffffffff00c09b00"
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "000f5e8000000037"
IDT == "000f5ebe00000000"
CR0 == 17
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS == 0
CCD == 2097152
CC0 == 0
EFER == 0
===========================================================================
..rdmsr():::EXIT
EAX == orig(EAX)
EBX == orig(EBX)
ECX == orig(ECX)
EDX == orig(EDX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_4
II == EFL_6
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_4)
II == orig(EFL_6)
II == orig(EFL_8)
II == orig(EFL_9)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == EFL_2
A20 == CR0_0
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(EFL_2)
A20 == orig(CR0_0)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == SS
ES == DS
ES == FS
ES == GS
ES == orig(ES)
ES == orig(SS)
ES == orig(DS)
ES == orig(FS)
ES == orig(GS)
CS == orig(CS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
ADDR == 133916982
EAX == 28216
EBX == 133867024
ECX == -1
EDX == 126614525
EIP == 133916955
EFL == 6
CPL == 0
II == 0
A20 == 1
ES == "001000000000ffffffff00c09300"
CS == "000800000000ffffffff00c09b00"
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "000f5e8000000037"
IDT == "000f5ebe00000000"
CR0 == 17
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS == 0
CCD == 2097152
CC0 == 0
EFER == 0
===========================================================================
..rdmsr():::EXIT;condition="EFL_6==0"
===========================================================================
..rdmsr():::EXIT;condition="not(D_EFL_6==0)"
EAX == orig(EAX)
EBX == orig(EBX)
ECX == orig(ECX)
EDX == orig(EDX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_4
II == EFL_6
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_4)
II == orig(EFL_6)
II == orig(EFL_8)
II == orig(EFL_9)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == EFL_2
A20 == CR0_0
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(EFL_2)
A20 == orig(CR0_0)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == SS
ES == DS
ES == FS
ES == GS
ES == orig(ES)
ES == orig(SS)
ES == orig(DS)
ES == orig(FS)
ES == orig(GS)
CS == orig(CS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
ADDR == 133916982
EAX == 28216
EBX == 133867024
ECX == -1
EDX == 126614525
EIP == 133916955
EFL == 6
CPL == 0
II == 0
A20 == 1
ES == "001000000000ffffffff00c09300"
CS == "000800000000ffffffff00c09b00"
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "000f5e8000000037"
IDT == "000f5ebe00000000"
CR0 == 17
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS == 0
CCD == 2097152
CC0 == 0
EFER == 0
===========================================================================
..retl():::ENTER
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
HLT == EFL_8
HLT == EFL_13
HLT == CR0_1
HLT == CR0_2
HLT == CR0_3
HLT == CR0_5
HLT == CR0_7
HLT == CR0_18
HLT == CR0_20
HLT == CR4_6
HLT == CR4_8
HLT == CR4_9
HLT == CR4_11
HLT == CR4_12
SS == DS
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II one of { 0, 1 }
A20 == 1
SMM one of { 0, 1 }
HLT == 0
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
EFL_11 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
II <= A20
II >= HLT
A20 >= SMM
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= EFL_11
A20 >= CR0_0
SMM >= HLT
SMM <= EFL_2
SMM <= EFL_6
SMM <= CR0_0
HLT <= EFL_2
HLT <= EFL_4
HLT <= EFL_6
HLT <= EFL_9
HLT <= EFL_11
HLT <= CR0_0
ES != CS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != FS
CS != GS
CS > LDT
CS > TR
SS >= FS
SS > LDT
SS > TR
FS > LDT
FS > TR
GS > LDT
GS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_6
EFL_11 <= CR0_0
===========================================================================
..retl():::ENTER;condition="EFL_6==0"
SS >= GS
===========================================================================
..retl():::ENTER;condition="not(EFL_6==0)"
HLT == EFL_11
II <= EFL_2
II <= EFL_6
EFL_2 >= EFL_9
EFL_4 <= CR0_0
EFL_6 >= EFL_9
===========================================================================
..retl():::ENTER;condition="D_EFL_6==0"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == HLT
II == EFL_4
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == EFL_2
A20 == EFL_6
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SS == DS
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL == 70
CPL == 0
II == 0
A20 == 1
SMM one of { 0, 1 }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
CR0_0 one of { 0, 1 }
ADDR != EIP
II <= SMM
II <= CR0_0
A20 >= SMM
A20 >= CR0_0
SMM <= CR0_0
ES != CS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != FS
CS != GS
CS > LDT
CS > TR
SS >= FS
SS >= GS
SS > LDT
SS > TR
FS <= GS
FS > LDT
FS > TR
GS > LDT
GS > TR
LDT < TR
GDT != IDT
===========================================================================
..retl():::ENTER;condition="not(D_EFL_6==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
HLT == EFL_8
HLT == EFL_13
HLT == CR0_1
HLT == CR0_2
HLT == CR0_3
HLT == CR0_5
HLT == CR0_7
HLT == CR0_18
HLT == CR0_20
HLT == CR4_6
HLT == CR4_8
HLT == CR4_9
HLT == CR4_11
HLT == CR4_12
SS == DS
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II one of { 0, 1 }
A20 == 1
SMM one of { 0, 1 }
HLT == 0
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
EFL_11 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
II <= A20
II >= HLT
A20 >= SMM
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= EFL_11
A20 >= CR0_0
SMM >= HLT
SMM <= EFL_2
SMM <= EFL_6
SMM <= CR0_0
HLT <= EFL_2
HLT <= EFL_4
HLT <= EFL_6
HLT <= EFL_9
HLT <= EFL_11
HLT <= CR0_0
ES != CS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != FS
CS != GS
CS > LDT
CS > TR
SS >= FS
SS > LDT
SS > TR
FS > LDT
FS > TR
GS > LDT
GS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_6
EFL_11 <= CR0_0
===========================================================================
..retl():::EXIT
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_8
A20 == D_EFL_13
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
SMM == orig(SMM)
HLT == EFL_8
HLT == EFL_13
HLT == CR0_1
HLT == CR0_2
HLT == CR0_3
HLT == CR0_5
HLT == CR0_7
HLT == CR0_18
HLT == CR0_20
HLT == CR4_6
HLT == CR4_8
HLT == CR4_9
HLT == CR4_11
HLT == CR4_12
HLT == orig(HLT)
HLT == orig(EFL_8)
HLT == orig(EFL_13)
HLT == orig(CR0_1)
HLT == orig(CR0_2)
HLT == orig(CR0_3)
HLT == orig(CR0_5)
HLT == orig(CR0_7)
HLT == orig(CR0_18)
HLT == orig(CR0_20)
HLT == orig(CR4_6)
HLT == orig(CR4_8)
HLT == orig(CR4_9)
HLT == orig(CR4_11)
HLT == orig(CR4_12)
LDT == orig(LDT)
TR == orig(TR)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CC0 == orig(CC0)
EFER == orig(EFER)
(D_EFL_6 == 0)  <==>  (A20 > D_EFL_6)
(D_EFL_6 == 0)  <==>  (D_EFL_6 < D_EFL_11)
(D_EFL_6 == 0)  <==>  (D_EFL_6 < orig(EFL_2))
(D_EFL_6 == 0)  <==>  (D_EFL_6 < orig(EFL_6))
(D_EFL_6 == 0)  <==>  (EFL_6 < orig(EFL_6))
(D_EFL_6 == 0)  ==>  (A20 <= D_EFL_4)
(D_EFL_6 == 0)  ==>  (A20 == D_CR0_0)
(D_EFL_6 == 0)  ==>  (A20 == D_EFL_11)
(D_EFL_6 == 0)  ==>  (A20 == D_EFL_9)
(D_EFL_6 == 0)  ==>  (A20 == orig(EFL_2))
(D_EFL_6 == 0)  ==>  (A20 == orig(EFL_6))
(D_EFL_6 == 0)  ==>  (A20 > EFL_11)
(D_EFL_6 == 0)  ==>  (A20 > EFL_6)
(D_EFL_6 == 0)  ==>  (A20 > EFL_9)
(D_EFL_6 == 0)  ==>  (A20 > orig(EFL_11))
(D_EFL_6 == 0)  ==>  (A20 > orig(EFL_4))
(D_EFL_6 == 0)  ==>  (A20 > orig(EFL_9))
(D_EFL_6 == 0)  ==>  (A20 > orig(II))
(D_EFL_6 == 0)  ==>  (A20 >= D_EFL_2)
(D_EFL_6 == 0)  ==>  (CCD != orig(CCD))
(D_EFL_6 == 0)  ==>  (CCD >= 1)
(D_EFL_6 == 0)  ==>  (CR0 == orig(CR0))
(D_EFL_6 == 0)  ==>  (CR0_0 <= D_EFL_11)
(D_EFL_6 == 0)  ==>  (CR0_0 <= D_EFL_4)
(D_EFL_6 == 0)  ==>  (CR0_0 <= orig(EFL_2))
(D_EFL_6 == 0)  ==>  (CR0_0 <= orig(EFL_6))
(D_EFL_6 == 0)  ==>  (CR0_0 == orig(CR0_0))
(D_EFL_6 == 0)  ==>  (CR0_0 >= D_EFL_6)
(D_EFL_6 == 0)  ==>  (CR0_0 >= orig(EFL_4))
(D_EFL_6 == 0)  ==>  (CR0_0 >= orig(EFL_9))
(D_EFL_6 == 0)  ==>  (CR0_0 >= orig(II))
(D_EFL_6 == 0)  ==>  (CS == orig(CS))
(D_EFL_6 == 0)  ==>  (DS == orig(SS))
(D_EFL_6 == 0)  ==>  (DS >= GS)
(D_EFL_6 == 0)  ==>  (DS >= orig(FS))
(D_EFL_6 == 0)  ==>  (DS >= orig(GS))
(D_EFL_6 == 0)  ==>  (D_CR0_0 == 1)
(D_EFL_6 == 0)  ==>  (D_CR0_0 > orig(EFL_11))
(D_EFL_6 == 0)  ==>  (D_CR0_0 > orig(EFL_4))
(D_EFL_6 == 0)  ==>  (D_CR0_0 > orig(EFL_9))
(D_EFL_6 == 0)  ==>  (D_CR0_0 > orig(II))
(D_EFL_6 == 0)  ==>  (D_CR0_0 >= orig(CR0_0))
(D_EFL_6 == 0)  ==>  (D_EFL_11 == 1)
(D_EFL_6 == 0)  ==>  (D_EFL_11 > orig(EFL_11))
(D_EFL_6 == 0)  ==>  (D_EFL_11 > orig(EFL_4))
(D_EFL_6 == 0)  ==>  (D_EFL_11 > orig(EFL_9))
(D_EFL_6 == 0)  ==>  (D_EFL_11 > orig(II))
(D_EFL_6 == 0)  ==>  (D_EFL_11 >= orig(CR0_0))
(D_EFL_6 == 0)  ==>  (D_EFL_2 <= D_CR0_0)
(D_EFL_6 == 0)  ==>  (D_EFL_2 <= D_EFL_11)
(D_EFL_6 == 0)  ==>  (D_EFL_2 <= D_EFL_4)
(D_EFL_6 == 0)  ==>  (D_EFL_2 <= D_EFL_9)
(D_EFL_6 == 0)  ==>  (D_EFL_2 <= orig(EFL_2))
(D_EFL_6 == 0)  ==>  (D_EFL_2 <= orig(EFL_6))
(D_EFL_6 == 0)  ==>  (D_EFL_2 >= D_EFL_6)
(D_EFL_6 == 0)  ==>  (D_EFL_2 >= orig(EFL_4))
(D_EFL_6 == 0)  ==>  (D_EFL_2 one of { 0, 1 })
(D_EFL_6 == 0)  ==>  (D_EFL_4 > D_EFL_6)
(D_EFL_6 == 0)  ==>  (D_EFL_4 > orig(EFL_11))
(D_EFL_6 == 0)  ==>  (D_EFL_4 > orig(EFL_4))
(D_EFL_6 == 0)  ==>  (D_EFL_4 > orig(EFL_9))
(D_EFL_6 == 0)  ==>  (D_EFL_4 > orig(II))
(D_EFL_6 == 0)  ==>  (D_EFL_4 >= D_CR0_0)
(D_EFL_6 == 0)  ==>  (D_EFL_4 >= D_EFL_11)
(D_EFL_6 == 0)  ==>  (D_EFL_4 >= D_EFL_9)
(D_EFL_6 == 0)  ==>  (D_EFL_4 >= orig(CR0_0))
(D_EFL_6 == 0)  ==>  (D_EFL_4 >= orig(EFL_2))
(D_EFL_6 == 0)  ==>  (D_EFL_4 one of { 1, 2 })
(D_EFL_6 == 0)  ==>  (D_EFL_6 < D_CR0_0)
(D_EFL_6 == 0)  ==>  (D_EFL_6 < D_EFL_9)
(D_EFL_6 == 0)  ==>  (D_EFL_6 <= orig(CR0_0))
(D_EFL_6 == 0)  ==>  (D_EFL_9 == 1)
(D_EFL_6 == 0)  ==>  (D_EFL_9 > orig(EFL_11))
(D_EFL_6 == 0)  ==>  (D_EFL_9 > orig(EFL_4))
(D_EFL_6 == 0)  ==>  (D_EFL_9 > orig(EFL_9))
(D_EFL_6 == 0)  ==>  (D_EFL_9 > orig(II))
(D_EFL_6 == 0)  ==>  (EBX != ECX)
(D_EFL_6 == 0)  ==>  (EFL != orig(EFL))
(D_EFL_6 == 0)  ==>  (EFL_11 < D_CR0_0)
(D_EFL_6 == 0)  ==>  (EFL_11 < D_EFL_11)
(D_EFL_6 == 0)  ==>  (EFL_11 < D_EFL_4)
(D_EFL_6 == 0)  ==>  (EFL_11 < D_EFL_9)
(D_EFL_6 == 0)  ==>  (EFL_11 < orig(EFL_2))
(D_EFL_6 == 0)  ==>  (EFL_11 < orig(EFL_6))
(D_EFL_6 == 0)  ==>  (EFL_11 == 0)
(D_EFL_6 == 0)  ==>  (EFL_2 <= D_CR0_0)
(D_EFL_6 == 0)  ==>  (EFL_2 <= D_EFL_11)
(D_EFL_6 == 0)  ==>  (EFL_2 <= D_EFL_4)
(D_EFL_6 == 0)  ==>  (EFL_2 <= orig(EFL_2))
(D_EFL_6 == 0)  ==>  (EFL_2 <= orig(EFL_6))
(D_EFL_6 == 0)  ==>  (EFL_2 == D_EFL_2)
(D_EFL_6 == 0)  ==>  (EFL_2 >= D_EFL_6)
(D_EFL_6 == 0)  ==>  (EFL_2 >= EFL_9)
(D_EFL_6 == 0)  ==>  (EFL_2 >= orig(EFL_4))
(D_EFL_6 == 0)  ==>  (EFL_2 >= orig(EFL_9))
(D_EFL_6 == 0)  ==>  (EFL_2 >= orig(II))
(D_EFL_6 == 0)  ==>  (EFL_4 < D_EFL_4)
(D_EFL_6 == 0)  ==>  (EFL_4 <= D_EFL_11)
(D_EFL_6 == 0)  ==>  (EFL_4 <= orig(EFL_2))
(D_EFL_6 == 0)  ==>  (EFL_4 <= orig(EFL_6))
(D_EFL_6 == 0)  ==>  (EFL_4 >= D_EFL_6)
(D_EFL_6 == 0)  ==>  (EFL_4 >= EFL_11)
(D_EFL_6 == 0)  ==>  (EFL_4 >= EFL_6)
(D_EFL_6 == 0)  ==>  (EFL_4 >= EFL_9)
(D_EFL_6 == 0)  ==>  (EFL_4 >= orig(EFL_11))
(D_EFL_6 == 0)  ==>  (EFL_4 >= orig(EFL_4))
(D_EFL_6 == 0)  ==>  (EFL_4 >= orig(EFL_9))
(D_EFL_6 == 0)  ==>  (EFL_4 >= orig(II))
(D_EFL_6 == 0)  ==>  (EFL_6 < D_CR0_0)
(D_EFL_6 == 0)  ==>  (EFL_6 < D_EFL_11)
(D_EFL_6 == 0)  ==>  (EFL_6 < D_EFL_4)
(D_EFL_6 == 0)  ==>  (EFL_6 < D_EFL_9)
(D_EFL_6 == 0)  ==>  (EFL_6 < orig(EFL_2))
(D_EFL_6 == 0)  ==>  (EFL_6 <= CR0_0)
(D_EFL_6 == 0)  ==>  (EFL_6 <= orig(CR0_0))
(D_EFL_6 == 0)  ==>  (EFL_6 == 0)
(D_EFL_6 == 0)  ==>  (EFL_9 < D_CR0_0)
(D_EFL_6 == 0)  ==>  (EFL_9 < D_EFL_11)
(D_EFL_6 == 0)  ==>  (EFL_9 < D_EFL_4)
(D_EFL_6 == 0)  ==>  (EFL_9 < D_EFL_9)
(D_EFL_6 == 0)  ==>  (EFL_9 < orig(EFL_2))
(D_EFL_6 == 0)  ==>  (EFL_9 < orig(EFL_6))
(D_EFL_6 == 0)  ==>  (EFL_9 <= CR0_0)
(D_EFL_6 == 0)  ==>  (EFL_9 <= orig(CR0_0))
(D_EFL_6 == 0)  ==>  (EFL_9 == 0)
(D_EFL_6 == 0)  ==>  (EIP <= orig(ADDR))
(D_EFL_6 == 0)  ==>  (ES <= orig(ES))
(D_EFL_6 == 0)  ==>  (FS <= orig(ES))
(D_EFL_6 == 0)  ==>  (FS <= orig(GS))
(D_EFL_6 == 0)  ==>  (FS == orig(FS))
(D_EFL_6 == 0)  ==>  (GDT == orig(GDT))
(D_EFL_6 == 0)  ==>  (GS <= orig(SS))
(D_EFL_6 == 0)  ==>  (GS == orig(GS))
(D_EFL_6 == 0)  ==>  (GS >= orig(FS))
(D_EFL_6 == 0)  ==>  (HLT < D_CR0_0)
(D_EFL_6 == 0)  ==>  (HLT < D_EFL_11)
(D_EFL_6 == 0)  ==>  (HLT < D_EFL_4)
(D_EFL_6 == 0)  ==>  (HLT < D_EFL_9)
(D_EFL_6 == 0)  ==>  (HLT < orig(EFL_2))
(D_EFL_6 == 0)  ==>  (HLT < orig(EFL_6))
(D_EFL_6 == 0)  ==>  (IDT == orig(IDT))
(D_EFL_6 == 0)  ==>  (II < A20)
(D_EFL_6 == 0)  ==>  (II < D_CR0_0)
(D_EFL_6 == 0)  ==>  (II < D_EFL_11)
(D_EFL_6 == 0)  ==>  (II < D_EFL_4)
(D_EFL_6 == 0)  ==>  (II < D_EFL_9)
(D_EFL_6 == 0)  ==>  (II < orig(EFL_2))
(D_EFL_6 == 0)  ==>  (II < orig(EFL_6))
(D_EFL_6 == 0)  ==>  (II <= CR0_0)
(D_EFL_6 == 0)  ==>  (II <= EFL_4)
(D_EFL_6 == 0)  ==>  (II <= SMM)
(D_EFL_6 == 0)  ==>  (II <= orig(CR0_0))
(D_EFL_6 == 0)  ==>  (II == 0)
(D_EFL_6 == 0)  ==>  (II == D_EFL_6)
(D_EFL_6 == 0)  ==>  (II == EFL_11)
(D_EFL_6 == 0)  ==>  (II == EFL_6)
(D_EFL_6 == 0)  ==>  (II == EFL_9)
(D_EFL_6 == 0)  ==>  (II == HLT)
(D_EFL_6 == 0)  ==>  (II == orig(EFL_11))
(D_EFL_6 == 0)  ==>  (II == orig(EFL_4))
(D_EFL_6 == 0)  ==>  (II == orig(EFL_9))
(D_EFL_6 == 0)  ==>  (II == orig(II))
(D_EFL_6 == 0)  ==>  (SMM >= D_EFL_6)
(D_EFL_6 == 0)  ==>  (SMM >= EFL_11)
(D_EFL_6 == 0)  ==>  (SMM >= EFL_6)
(D_EFL_6 == 0)  ==>  (SMM >= EFL_9)
(D_EFL_6 == 0)  ==>  (SMM >= orig(EFL_11))
(D_EFL_6 == 0)  ==>  (SMM >= orig(EFL_4))
(D_EFL_6 == 0)  ==>  (SMM >= orig(EFL_9))
(D_EFL_6 == 0)  ==>  (SMM >= orig(II))
(D_EFL_6 == 0)  ==>  (SS >= GS)
(D_EFL_6 == 0)  ==>  (SS >= orig(FS))
(D_EFL_6 == 0)  ==>  (SS >= orig(GS))
(D_EFL_6 == 0)  ==>  (orig(EFL) == 70)
(D_EFL_6 == 0)  ==>  (orig(EFL_11) == 0)
(D_EFL_6 == 0)  ==>  (orig(EFL_2) == 1)
(D_EFL_6 == 0)  ==>  (orig(EFL_2) > orig(EFL_11))
(D_EFL_6 == 0)  ==>  (orig(EFL_2) > orig(EFL_4))
(D_EFL_6 == 0)  ==>  (orig(EFL_2) > orig(EFL_9))
(D_EFL_6 == 0)  ==>  (orig(EFL_2) >= orig(CR0_0))
(D_EFL_6 == 0)  ==>  (orig(EFL_4) < orig(EFL_6))
(D_EFL_6 == 0)  ==>  (orig(EFL_4) <= orig(CR0_0))
(D_EFL_6 == 0)  ==>  (orig(EFL_4) == 0)
(D_EFL_6 == 0)  ==>  (orig(EFL_6) == 1)
(D_EFL_6 == 0)  ==>  (orig(EFL_6) > orig(EFL_11))
(D_EFL_6 == 0)  ==>  (orig(EFL_6) > orig(EFL_9))
(D_EFL_6 == 0)  ==>  (orig(EFL_6) >= orig(CR0_0))
(D_EFL_6 == 0)  ==>  (orig(EFL_9) <= orig(CR0_0))
(D_EFL_6 == 0)  ==>  (orig(EFL_9) == 0)
(D_EFL_6 == 0)  ==>  (orig(FS) <= orig(GS))
(D_EFL_6 == 0)  ==>  (orig(II) < orig(EFL_2))
(D_EFL_6 == 0)  ==>  (orig(II) < orig(EFL_6))
(D_EFL_6 == 0)  ==>  (orig(II) <= orig(CR0_0))
(D_EFL_6 == 0)  ==>  (orig(II) == 0)
(D_EFL_6 == 0)  ==>  (orig(SS) >= orig(GS))
(D_EFL_6 one of { 1, 2 })  <==>  (A20 <= D_EFL_6)
(D_EFL_6 one of { 1, 2 })  <==>  (D_EFL_6 >= D_EFL_11)
(D_EFL_6 one of { 1, 2 })  <==>  (D_EFL_6 >= orig(EFL_2))
(D_EFL_6 one of { 1, 2 })  <==>  (D_EFL_6 >= orig(EFL_6))
(D_EFL_6 one of { 1, 2 })  <==>  (EFL_6 >= orig(EFL_6))
(D_EFL_6 one of { 1, 2 })  <==>  (HLT < D_EFL_6)
(D_EFL_6 one of { 1, 2 })  ==>  (CR0_0 <= D_EFL_6)
(D_EFL_6 one of { 1, 2 })  ==>  (D_CR0_0 one of { 0, 1, 2 })
(D_EFL_6 one of { 1, 2 })  ==>  (D_EFL_11 one of { 0, 1 })
(D_EFL_6 one of { 1, 2 })  ==>  (D_EFL_2 >= orig(EFL_6))
(D_EFL_6 one of { 1, 2 })  ==>  (D_EFL_2 one of { 0, 1, 2 })
(D_EFL_6 one of { 1, 2 })  ==>  (D_EFL_4 one of { 0, 1, 2 })
(D_EFL_6 one of { 1, 2 })  ==>  (D_EFL_6 >= orig(CR0_0))
(D_EFL_6 one of { 1, 2 })  ==>  (D_EFL_9 one of { 0, 1, 2 })
(D_EFL_6 one of { 1, 2 })  ==>  (EFL_11 one of { 0, 1 })
(D_EFL_6 one of { 1, 2 })  ==>  (EFL_2 <= D_EFL_6)
(D_EFL_6 one of { 1, 2 })  ==>  (EFL_2 >= orig(EFL_6))
(D_EFL_6 one of { 1, 2 })  ==>  (EFL_4 <= D_EFL_6)
(D_EFL_6 one of { 1, 2 })  ==>  (EFL_6 one of { 0, 1 })
(D_EFL_6 one of { 1, 2 })  ==>  (EFL_9 one of { 0, 1 })
(D_EFL_6 one of { 1, 2 })  ==>  (II one of { 0, 1 })
(D_EFL_6 one of { 1, 2 })  ==>  (SMM <= D_EFL_2)
(D_EFL_6 one of { 1, 2 })  ==>  (SMM <= D_EFL_6)
(D_EFL_6 one of { 1, 2 })  ==>  (SMM <= EFL_2)
(D_EFL_6 one of { 1, 2 })  ==>  (SMM <= EFL_6)
(D_EFL_6 one of { 1, 2 })  ==>  (orig(EFL) >= 2)
(D_EFL_6 one of { 1, 2 })  ==>  (orig(EFL_11) one of { 0, 1 })
(D_EFL_6 one of { 1, 2 })  ==>  (orig(EFL_2) one of { 0, 1 })
(D_EFL_6 one of { 1, 2 })  ==>  (orig(EFL_4) one of { 0, 1 })
(D_EFL_6 one of { 1, 2 })  ==>  (orig(EFL_6) one of { 0, 1 })
(D_EFL_6 one of { 1, 2 })  ==>  (orig(EFL_9) one of { 0, 1 })
(D_EFL_6 one of { 1, 2 })  ==>  (orig(II) one of { 0, 1 })
(EFL_6 == 0)  <==>  (A20 > EFL_6)
(EFL_6 == 0)  <==>  (EFL_4 >= EFL_6)
(EFL_6 == 0)  <==>  (EFL_6 <= EFL_11)
(EFL_6 == 0)  <==>  (EFL_6 <= orig(EFL_11))
(EFL_6 == 0)  ==>  (A20 >= D_EFL_6)
(EFL_6 == 0)  ==>  (A20 >= D_EFL_9)
(EFL_6 == 0)  ==>  (DS >= GS)
(EFL_6 == 0)  ==>  (DS >= orig(FS))
(EFL_6 == 0)  ==>  (DS >= orig(GS))
(EFL_6 == 0)  ==>  (D_CR0_0 >= orig(EFL_6))
(EFL_6 == 0)  ==>  (D_CR0_0 one of { 0, 1, 2 })
(EFL_6 == 0)  ==>  (D_EFL_11 one of { 0, 1 })
(EFL_6 == 0)  ==>  (D_EFL_2 one of { 0, 1, 2 })
(EFL_6 == 0)  ==>  (D_EFL_4 one of { 0, 1, 2 })
(EFL_6 == 0)  ==>  (D_EFL_6 != orig(EFL_6))
(EFL_6 == 0)  ==>  (D_EFL_6 one of { 0, 1 })
(EFL_6 == 0)  ==>  (D_EFL_9 one of { 0, 1 })
(EFL_6 == 0)  ==>  (EFL >= 2)
(EFL_6 == 0)  ==>  (EFL_11 one of { 0, 1 })
(EFL_6 == 0)  ==>  (EFL_2 <= D_CR0_0)
(EFL_6 == 0)  ==>  (EFL_2 one of { 0, 1 })
(EFL_6 == 0)  ==>  (EFL_4 one of { 0, 1 })
(EFL_6 == 0)  ==>  (EFL_6 <= CR0_0)
(EFL_6 == 0)  ==>  (EFL_6 <= D_CR0_0)
(EFL_6 == 0)  ==>  (EFL_6 <= D_EFL_4)
(EFL_6 == 0)  ==>  (EFL_6 <= EFL_9)
(EFL_6 == 0)  ==>  (EFL_6 <= orig(CR0_0))
(EFL_6 == 0)  ==>  (EFL_6 <= orig(EFL_2))
(EFL_6 == 0)  ==>  (EFL_6 <= orig(EFL_4))
(EFL_6 == 0)  ==>  (EFL_6 <= orig(EFL_6))
(EFL_6 == 0)  ==>  (EFL_6 <= orig(EFL_9))
(EFL_6 == 0)  ==>  (EFL_6 <= orig(II))
(EFL_6 == 0)  ==>  (EFL_9 <= D_CR0_0)
(EFL_6 == 0)  ==>  (EFL_9 <= orig(EFL_9))
(EFL_6 == 0)  ==>  (EIP <= orig(ADDR))
(EFL_6 == 0)  ==>  (GS <= orig(SS))
(EFL_6 == 0)  ==>  (GS >= orig(GS))
(EFL_6 == 0)  ==>  (II < A20)
(EFL_6 == 0)  ==>  (II <= CR0_0)
(EFL_6 == 0)  ==>  (II <= D_CR0_0)
(EFL_6 == 0)  ==>  (II <= EFL_11)
(EFL_6 == 0)  ==>  (II <= EFL_4)
(EFL_6 == 0)  ==>  (II <= SMM)
(EFL_6 == 0)  ==>  (II <= orig(CR0_0))
(EFL_6 == 0)  ==>  (II <= orig(EFL_11))
(EFL_6 == 0)  ==>  (II <= orig(EFL_2))
(EFL_6 == 0)  ==>  (II <= orig(EFL_4))
(EFL_6 == 0)  ==>  (II <= orig(EFL_6))
(EFL_6 == 0)  ==>  (II <= orig(EFL_9))
(EFL_6 == 0)  ==>  (II <= orig(II))
(EFL_6 == 0)  ==>  (II == 0)
(EFL_6 == 0)  ==>  (II == EFL_6)
(EFL_6 == 0)  ==>  (II == HLT)
(EFL_6 == 0)  ==>  (SMM >= EFL_6)
(EFL_6 == 0)  ==>  (SS >= GS)
(EFL_6 == 0)  ==>  (SS >= orig(GS))
(EFL_6 == 0)  ==>  (orig(EFL_11) one of { 0, 1 })
(EFL_6 == 0)  ==>  (orig(SS) >= orig(GS))
(EFL_6 == 1)  <==>  (A20 == EFL_6)
(EFL_6 == 1)  <==>  (EFL_4 < EFL_6)
(EFL_6 == 1)  <==>  (EFL_6 > EFL_11)
(EFL_6 == 1)  <==>  (EFL_6 > orig(EFL_11))
(EFL_6 == 1)  <==>  (HLT < EFL_6)
(EFL_6 == 1)  ==>  (A20 <= D_EFL_2)
(EFL_6 == 1)  ==>  (A20 <= D_EFL_6)
(EFL_6 == 1)  ==>  (A20 <= D_EFL_9)
(EFL_6 == 1)  ==>  (A20 == D_EFL_11)
(EFL_6 == 1)  ==>  (A20 == EFL_2)
(EFL_6 == 1)  ==>  (A20 > EFL_11)
(EFL_6 == 1)  ==>  (A20 > EFL_4)
(EFL_6 == 1)  ==>  (A20 > orig(EFL_11))
(EFL_6 == 1)  ==>  (A20 >= D_CR0_0)
(EFL_6 == 1)  ==>  (A20 >= D_EFL_4)
(EFL_6 == 1)  ==>  (CR0 <= orig(CR0))
(EFL_6 == 1)  ==>  (CR0_0 <= D_EFL_11)
(EFL_6 == 1)  ==>  (CR0_0 <= D_EFL_2)
(EFL_6 == 1)  ==>  (CR0_0 <= D_EFL_6)
(EFL_6 == 1)  ==>  (CR0_0 <= orig(CR0_0))
(EFL_6 == 1)  ==>  (CR0_0 >= orig(EFL_4))
(EFL_6 == 1)  ==>  (DS <= orig(SS))
(EFL_6 == 1)  ==>  (D_CR0_0 one of { 0, 1 })
(EFL_6 == 1)  ==>  (D_EFL_11 == 1)
(EFL_6 == 1)  ==>  (D_EFL_11 > orig(EFL_11))
(EFL_6 == 1)  ==>  (D_EFL_11 >= D_CR0_0)
(EFL_6 == 1)  ==>  (D_EFL_11 >= orig(CR0_0))
(EFL_6 == 1)  ==>  (D_EFL_2 <= D_EFL_6)
(EFL_6 == 1)  ==>  (D_EFL_2 > orig(EFL_11))
(EFL_6 == 1)  ==>  (D_EFL_2 >= D_CR0_0)
(EFL_6 == 1)  ==>  (D_EFL_2 >= D_EFL_11)
(EFL_6 == 1)  ==>  (D_EFL_2 >= D_EFL_4)
(EFL_6 == 1)  ==>  (D_EFL_2 >= orig(CR0_0))
(EFL_6 == 1)  ==>  (D_EFL_2 >= orig(EFL_2))
(EFL_6 == 1)  ==>  (D_EFL_2 >= orig(EFL_4))
(EFL_6 == 1)  ==>  (D_EFL_2 >= orig(EFL_6))
(EFL_6 == 1)  ==>  (D_EFL_2 one of { 1, 2 })
(EFL_6 == 1)  ==>  (D_EFL_4 != orig(EFL_4))
(EFL_6 == 1)  ==>  (D_EFL_4 <= D_EFL_11)
(EFL_6 == 1)  ==>  (D_EFL_4 <= D_EFL_6)
(EFL_6 == 1)  ==>  (D_EFL_4 <= D_EFL_9)
(EFL_6 == 1)  ==>  (D_EFL_4 one of { 0, 1 })
(EFL_6 == 1)  ==>  (D_EFL_6 > orig(EFL_11))
(EFL_6 == 1)  ==>  (D_EFL_6 > orig(EFL_4))
(EFL_6 == 1)  ==>  (D_EFL_6 >= D_CR0_0)
(EFL_6 == 1)  ==>  (D_EFL_6 >= D_EFL_11)
(EFL_6 == 1)  ==>  (D_EFL_6 >= orig(CR0_0))
(EFL_6 == 1)  ==>  (D_EFL_6 >= orig(EFL_2))
(EFL_6 == 1)  ==>  (D_EFL_6 >= orig(EFL_6))
(EFL_6 == 1)  ==>  (D_EFL_6 one of { 1, 2 })
(EFL_6 == 1)  ==>  (D_EFL_9 > orig(EFL_11))
(EFL_6 == 1)  ==>  (D_EFL_9 > orig(II))
(EFL_6 == 1)  ==>  (D_EFL_9 >= D_CR0_0)
(EFL_6 == 1)  ==>  (D_EFL_9 >= D_EFL_11)
(EFL_6 == 1)  ==>  (D_EFL_9 >= orig(EFL_9))
(EFL_6 == 1)  ==>  (D_EFL_9 one of { 1, 2 })
(EFL_6 == 1)  ==>  (EFL_11 < D_EFL_11)
(EFL_6 == 1)  ==>  (EFL_11 < D_EFL_2)
(EFL_6 == 1)  ==>  (EFL_11 < D_EFL_6)
(EFL_6 == 1)  ==>  (EFL_11 < D_EFL_9)
(EFL_6 == 1)  ==>  (EFL_11 <= orig(EFL_4))
(EFL_6 == 1)  ==>  (EFL_11 <= orig(EFL_6))
(EFL_6 == 1)  ==>  (EFL_11 <= orig(EFL_9))
(EFL_6 == 1)  ==>  (EFL_11 <= orig(II))
(EFL_6 == 1)  ==>  (EFL_11 == 0)
(EFL_6 == 1)  ==>  (EFL_2 <= D_EFL_6)
(EFL_6 == 1)  ==>  (EFL_2 == 1)
(EFL_6 == 1)  ==>  (EFL_2 > EFL_11)
(EFL_6 == 1)  ==>  (EFL_2 > EFL_4)
(EFL_6 == 1)  ==>  (EFL_2 > orig(EFL_11))
(EFL_6 == 1)  ==>  (EFL_2 >= CR0_0)
(EFL_6 == 1)  ==>  (EFL_2 >= D_CR0_0)
(EFL_6 == 1)  ==>  (EFL_2 >= D_EFL_4)
(EFL_6 == 1)  ==>  (EFL_2 >= EFL_9)
(EFL_6 == 1)  ==>  (EFL_2 >= orig(CR0_0))
(EFL_6 == 1)  ==>  (EFL_2 >= orig(EFL_2))
(EFL_6 == 1)  ==>  (EFL_2 >= orig(EFL_4))
(EFL_6 == 1)  ==>  (EFL_2 >= orig(EFL_6))
(EFL_6 == 1)  ==>  (EFL_2 >= orig(EFL_9))
(EFL_6 == 1)  ==>  (EFL_2 >= orig(II))
(EFL_6 == 1)  ==>  (EFL_4 < D_EFL_11)
(EFL_6 == 1)  ==>  (EFL_4 < D_EFL_2)
(EFL_6 == 1)  ==>  (EFL_4 < D_EFL_6)
(EFL_6 == 1)  ==>  (EFL_4 < D_EFL_9)
(EFL_6 == 1)  ==>  (EFL_4 <= CR0_0)
(EFL_6 == 1)  ==>  (EFL_4 <= EFL_9)
(EFL_6 == 1)  ==>  (EFL_4 <= orig(CR0_0))
(EFL_6 == 1)  ==>  (EFL_4 <= orig(EFL_2))
(EFL_6 == 1)  ==>  (EFL_4 <= orig(EFL_4))
(EFL_6 == 1)  ==>  (EFL_4 <= orig(EFL_6))
(EFL_6 == 1)  ==>  (EFL_4 <= orig(EFL_9))
(EFL_6 == 1)  ==>  (EFL_4 <= orig(II))
(EFL_6 == 1)  ==>  (EFL_4 == 0)
(EFL_6 == 1)  ==>  (EFL_6 >= CR0_0)
(EFL_6 == 1)  ==>  (EFL_6 >= D_CR0_0)
(EFL_6 == 1)  ==>  (EFL_6 >= D_EFL_4)
(EFL_6 == 1)  ==>  (EFL_6 >= EFL_9)
(EFL_6 == 1)  ==>  (EFL_6 >= orig(CR0_0))
(EFL_6 == 1)  ==>  (EFL_6 >= orig(EFL_2))
(EFL_6 == 1)  ==>  (EFL_6 >= orig(EFL_4))
(EFL_6 == 1)  ==>  (EFL_6 >= orig(EFL_6))
(EFL_6 == 1)  ==>  (EFL_6 >= orig(EFL_9))
(EFL_6 == 1)  ==>  (EFL_6 >= orig(II))
(EFL_6 == 1)  ==>  (EFL_9 >= EFL_11)
(EFL_6 == 1)  ==>  (EFL_9 >= orig(EFL_11))
(EFL_6 == 1)  ==>  (EFL_9 >= orig(EFL_9))
(EFL_6 == 1)  ==>  (EFL_9 >= orig(II))
(EFL_6 == 1)  ==>  (FS <= orig(ES))
(EFL_6 == 1)  ==>  (FS <= orig(FS))
(EFL_6 == 1)  ==>  (HLT < D_EFL_11)
(EFL_6 == 1)  ==>  (HLT < D_EFL_2)
(EFL_6 == 1)  ==>  (HLT < D_EFL_6)
(EFL_6 == 1)  ==>  (HLT < D_EFL_9)
(EFL_6 == 1)  ==>  (HLT < EFL_2)
(EFL_6 == 1)  ==>  (HLT == EFL_11)
(EFL_6 == 1)  ==>  (HLT == EFL_4)
(EFL_6 == 1)  ==>  (HLT == orig(EFL_11))
(EFL_6 == 1)  ==>  (II < D_EFL_9)
(EFL_6 == 1)  ==>  (II >= EFL_11)
(EFL_6 == 1)  ==>  (II >= EFL_4)
(EFL_6 == 1)  ==>  (II >= orig(EFL_11))
(EFL_6 == 1)  ==>  (II one of { 0, 1 })
(EFL_6 == 1)  ==>  (SMM <= D_EFL_2)
(EFL_6 == 1)  ==>  (SMM <= D_EFL_6)
(EFL_6 == 1)  ==>  (SMM <= EFL_2)
(EFL_6 == 1)  ==>  (SMM <= EFL_6)
(EFL_6 == 1)  ==>  (SMM >= EFL_11)
(EFL_6 == 1)  ==>  (SMM >= EFL_4)
(EFL_6 == 1)  ==>  (SMM >= orig(EFL_11))
(EFL_6 == 1)  ==>  (SS == DS)
(EFL_6 == 1)  ==>  (orig(EFL_11) == 0)
(EFL_6 == 1)  ==>  (orig(EFL_2) >= orig(EFL_11))
(EFL_6 == 1)  ==>  (orig(EFL_2) >= orig(EFL_9))
(EFL_6 == 1)  ==>  (orig(EFL_4) <= orig(CR0_0))
(EFL_6 == 1)  ==>  (orig(EFL_4) >= orig(EFL_11))
(EFL_6 == 1)  ==>  (orig(EFL_6) >= orig(EFL_11))
(EFL_6 == 1)  ==>  (orig(EFL_6) >= orig(EFL_9))
(EFL_6 == 1)  ==>  (orig(EFL_9) >= orig(EFL_11))
(EFL_6 == 1)  ==>  (orig(II) <= orig(EFL_2))
(EFL_6 == 1)  ==>  (orig(II) <= orig(EFL_6))
(EFL_6 == 1)  ==>  (orig(II) >= orig(EFL_11))
ADDR != 0
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II one of { 0, 1 }
A20 == 1
SMM one of { 0, 1 }
HLT == 0
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
EFL_11 one of { 0, 1 }
CR0_0 one of { 0, 1 }
D_EFL_2 one of { 0, 1, 2 }
D_EFL_4 one of { 0, 1, 2 }
D_EFL_6 one of { 0, 1, 2 }
D_EFL_9 one of { 0, 1, 2 }
D_EFL_11 one of { 0, 1 }
D_CR0_0 one of { 0, 1, 2 }
ADDR != EIP
ADDR != orig(ADDR)
ADDR != orig(EIP)
EIP != orig(EIP)
II <= A20
II >= HLT
II <= EFL_2
II <= EFL_6
II <= EFL_9
II <= D_EFL_2
II <= D_EFL_4
II <= D_EFL_6
II <= D_EFL_9
II <= D_EFL_11
A20 >= SMM
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= EFL_11
A20 >= CR0_0
A20 >= D_EFL_11
A20 >= orig(II)
A20 >= orig(EFL_2)
A20 >= orig(EFL_4)
A20 >= orig(EFL_6)
A20 >= orig(EFL_9)
A20 >= orig(EFL_11)
A20 >= orig(CR0_0)
SMM >= HLT
SMM <= CR0_0
SMM <= D_EFL_4
SMM <= D_EFL_9
SMM <= D_EFL_11
SMM <= D_CR0_0
SMM <= orig(EFL_2)
SMM <= orig(EFL_6)
SMM <= orig(CR0_0)
HLT <= EFL_2
HLT <= EFL_4
HLT <= EFL_6
HLT <= EFL_9
HLT <= EFL_11
HLT <= CR0_0
HLT <= D_EFL_2
HLT <= D_EFL_4
HLT <= D_EFL_6
HLT <= D_EFL_9
HLT <= D_EFL_11
HLT <= D_CR0_0
HLT <= orig(II)
HLT <= orig(EFL_2)
HLT <= orig(EFL_4)
HLT <= orig(EFL_6)
HLT <= orig(EFL_9)
HLT <= orig(EFL_11)
HLT <= orig(CR0_0)
ES != CS
ES >= FS
ES > LDT
ES > TR
ES != orig(CS)
ES >= orig(FS)
CS != SS
CS != DS
CS != FS
CS != GS
CS > LDT
CS > TR
CS != orig(ES)
CS != orig(SS)
CS != orig(FS)
CS != orig(GS)
SS <= DS
SS >= FS
SS > LDT
SS > TR
SS != orig(CS)
SS <= orig(SS)
DS >= FS
DS > LDT
DS > TR
DS != orig(CS)
FS <= GS
FS > LDT
FS > TR
FS != orig(CS)
FS <= orig(SS)
GS > LDT
GS > TR
GS != orig(CS)
LDT < TR
LDT < orig(ES)
LDT < orig(CS)
LDT < orig(SS)
LDT < orig(FS)
LDT < orig(GS)
TR < orig(ES)
TR < orig(CS)
TR < orig(SS)
TR < orig(FS)
TR < orig(GS)
GDT != IDT
GDT <= orig(GDT)
GDT != orig(IDT)
IDT != orig(GDT)
IDT <= orig(IDT)
EFL_2 >= EFL_6
EFL_2 >= EFL_11
EFL_2 <= D_EFL_2
EFL_2 <= D_EFL_9
EFL_2 >= orig(EFL_11)
EFL_4 <= D_EFL_4
EFL_4 <= D_EFL_9
EFL_4 <= D_CR0_0
EFL_6 <= D_EFL_2
EFL_6 <= D_EFL_6
EFL_6 <= D_EFL_9
EFL_6 <= D_EFL_11
EFL_9 <= D_EFL_2
EFL_9 <= D_EFL_4
EFL_9 <= D_EFL_6
EFL_9 <= D_EFL_9
EFL_9 <= D_EFL_11
EFL_11 <= CR0_0
EFL_11 <= D_EFL_2
EFL_11 <= D_EFL_4
EFL_11 <= D_EFL_6
EFL_11 <= D_EFL_9
EFL_11 <= D_EFL_11
EFL_11 <= D_CR0_0
EFL_11 <= orig(EFL_2)
EFL_11 <= orig(EFL_11)
EFL_11 <= orig(CR0_0)
CR0_0 <= D_EFL_9
CR0_0 <= D_CR0_0
CR0_0 >= orig(EFL_11)
D_EFL_2 >= orig(II)
D_EFL_2 >= orig(EFL_9)
D_EFL_2 >= orig(EFL_11)
D_EFL_4 >= orig(II)
D_EFL_4 >= orig(EFL_6)
D_EFL_4 >= orig(EFL_9)
D_EFL_4 >= orig(EFL_11)
D_EFL_6 >= orig(II)
D_EFL_6 >= orig(EFL_4)
D_EFL_6 >= orig(EFL_9)
D_EFL_6 >= orig(EFL_11)
D_EFL_9 >= orig(II)
D_EFL_9 >= orig(EFL_2)
D_EFL_9 >= orig(EFL_4)
D_EFL_9 >= orig(EFL_6)
D_EFL_9 >= orig(EFL_11)
D_EFL_9 >= orig(CR0_0)
D_EFL_11 >= orig(II)
D_EFL_11 >= orig(EFL_2)
D_EFL_11 >= orig(EFL_4)
D_EFL_11 >= orig(EFL_6)
D_EFL_11 >= orig(EFL_9)
D_CR0_0 >= orig(II)
D_CR0_0 >= orig(EFL_4)
D_CR0_0 >= orig(EFL_9)
D_CR0_0 >= orig(EFL_11)
===========================================================================
..retl():::EXIT;condition="EFL_6==0"
II == HLT
II == EFL_6
II == EFL_8
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(HLT)
II == orig(EFL_8)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
II == 0
D_EFL_6 one of { 0, 1 }
D_EFL_9 one of { 0, 1 }
EIP <= orig(ADDR)
II <= SMM
II <= EFL_4
II <= EFL_11
II <= CR0_0
II <= D_CR0_0
II <= orig(II)
II <= orig(EFL_2)
II <= orig(EFL_4)
II <= orig(EFL_6)
II <= orig(EFL_9)
II <= orig(EFL_11)
II <= orig(CR0_0)
A20 >= D_EFL_6
A20 >= D_EFL_9
SS >= GS
SS >= orig(GS)
DS >= GS
DS >= orig(FS)
DS >= orig(GS)
GS <= orig(SS)
GS >= orig(GS)
EFL_2 <= D_CR0_0
EFL_9 <= D_CR0_0
EFL_9 <= orig(EFL_9)
D_EFL_6 != orig(EFL_6)
D_CR0_0 >= orig(EFL_6)
===========================================================================
..retl():::EXIT;condition="not(EFL_6==0)"
A20 == EFL_2
A20 == EFL_6
A20 == D_EFL_11
HLT == EFL_4
HLT == EFL_11
HLT == orig(EFL_11)
SS == DS
D_EFL_2 one of { 1, 2 }
D_EFL_4 one of { 0, 1 }
D_EFL_6 one of { 1, 2 }
D_EFL_9 one of { 1, 2 }
D_CR0_0 one of { 0, 1 }
II < D_EFL_9
A20 <= D_EFL_2
A20 >= D_EFL_4
A20 <= D_EFL_6
A20 <= D_EFL_9
A20 >= D_CR0_0
SMM <= D_EFL_2
SMM <= D_EFL_6
HLT < D_EFL_2
HLT < D_EFL_6
HLT < D_EFL_9
FS <= orig(ES)
FS <= orig(FS)
CR0 <= orig(CR0)
EFL_9 >= orig(II)
EFL_9 >= orig(EFL_9)
CR0_0 <= D_EFL_2
CR0_0 <= D_EFL_6
CR0_0 >= orig(EFL_4)
CR0_0 <= orig(CR0_0)
D_EFL_2 >= D_EFL_4
D_EFL_2 <= D_EFL_6
D_EFL_2 >= D_CR0_0
D_EFL_2 >= orig(EFL_2)
D_EFL_2 >= orig(EFL_4)
D_EFL_2 >= orig(EFL_6)
D_EFL_2 >= orig(CR0_0)
D_EFL_4 <= D_EFL_6
D_EFL_4 <= D_EFL_9
D_EFL_4 != orig(EFL_4)
D_EFL_6 >= D_CR0_0
D_EFL_6 >= orig(EFL_2)
D_EFL_6 > orig(EFL_4)
D_EFL_6 >= orig(EFL_6)
D_EFL_6 >= orig(CR0_0)
D_EFL_9 >= D_CR0_0
D_EFL_9 > orig(II)
D_EFL_9 >= orig(EFL_9)
===========================================================================
..retl():::EXIT;condition="D_EFL_6==0"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == HLT
II == EFL_6
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == D_EFL_6
II == orig(II)
II == orig(HLT)
II == orig(EFL_4)
II == orig(EFL_8)
II == orig(EFL_9)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(EFL_2)
A20 == orig(EFL_6)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
SMM == orig(SMM)
CS == orig(CS)
DS == orig(SS)
DS == orig(DS)
FS == orig(FS)
GS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == D_EFL_2
CR0_0 == orig(CR0_0)
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
SMM one of { 0, 1 }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 1
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
CR0_0 one of { 0, 1 }
D_EFL_4 one of { 1, 2 }
ADDR != EIP
ADDR != orig(ADDR)
ADDR != orig(EIP)
EBX != ECX
EIP <= orig(ADDR)
EIP != orig(EIP)
EFL != orig(EFL)
II <= SMM
II <= EFL_2
II <= EFL_4
II <= CR0_0
II < D_EFL_4
A20 >= SMM
A20 >= EFL_2
A20 >= EFL_4
A20 >= CR0_0
A20 <= D_EFL_4
SMM <= CR0_0
SMM <= D_EFL_4
ES != CS
ES >= FS
ES > LDT
ES > TR
ES <= orig(ES)
CS != SS
CS != DS
CS != FS
CS != GS
CS > LDT
CS > TR
CS != orig(ES)
SS <= DS
SS >= FS
SS >= GS
SS > LDT
SS > TR
DS >= FS
DS >= GS
DS > LDT
DS > TR
FS <= GS
FS > LDT
FS > TR
FS <= orig(ES)
GS > LDT
GS > TR
LDT < TR
LDT < orig(ES)
TR < orig(ES)
GDT != IDT
CCD != orig(CCD)
EFL_2 <= D_EFL_4
EFL_4 < D_EFL_4
CR0_0 <= D_EFL_4
===========================================================================
..retl():::EXIT;condition="not(D_EFL_6==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_8
A20 == D_EFL_13
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
SMM == orig(SMM)
HLT == EFL_8
HLT == EFL_13
HLT == CR0_1
HLT == CR0_2
HLT == CR0_3
HLT == CR0_5
HLT == CR0_7
HLT == CR0_18
HLT == CR0_20
HLT == CR4_6
HLT == CR4_8
HLT == CR4_9
HLT == CR4_11
HLT == CR4_12
HLT == orig(HLT)
HLT == orig(EFL_8)
HLT == orig(EFL_13)
HLT == orig(CR0_1)
HLT == orig(CR0_2)
HLT == orig(CR0_3)
HLT == orig(CR0_5)
HLT == orig(CR0_7)
HLT == orig(CR0_18)
HLT == orig(CR0_20)
HLT == orig(CR4_6)
HLT == orig(CR4_8)
HLT == orig(CR4_9)
HLT == orig(CR4_11)
HLT == orig(CR4_12)
LDT == orig(LDT)
TR == orig(TR)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CC0 == orig(CC0)
EFER == orig(EFER)
ADDR != 0
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II one of { 0, 1 }
A20 == 1
SMM one of { 0, 1 }
HLT == 0
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
EFL_11 one of { 0, 1 }
CR0_0 one of { 0, 1 }
D_EFL_2 one of { 0, 1, 2 }
D_EFL_4 one of { 0, 1, 2 }
D_EFL_6 one of { 1, 2 }
D_EFL_9 one of { 0, 1, 2 }
D_EFL_11 one of { 0, 1 }
D_CR0_0 one of { 0, 1, 2 }
ADDR != EIP
ADDR != orig(ADDR)
ADDR != orig(EIP)
EIP != orig(EIP)
II <= A20
II >= HLT
II <= EFL_2
II <= EFL_6
II <= EFL_9
II <= D_EFL_2
II <= D_EFL_4
II <= D_EFL_6
II <= D_EFL_9
II <= D_EFL_11
A20 >= SMM
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= EFL_11
A20 >= CR0_0
A20 <= D_EFL_6
A20 >= D_EFL_11
A20 >= orig(II)
A20 >= orig(EFL_2)
A20 >= orig(EFL_4)
A20 >= orig(EFL_6)
A20 >= orig(EFL_9)
A20 >= orig(EFL_11)
A20 >= orig(CR0_0)
SMM >= HLT
SMM <= EFL_2
SMM <= EFL_6
SMM <= CR0_0
SMM <= D_EFL_2
SMM <= D_EFL_4
SMM <= D_EFL_6
SMM <= D_EFL_9
SMM <= D_EFL_11
SMM <= D_CR0_0
SMM <= orig(EFL_2)
SMM <= orig(EFL_6)
SMM <= orig(CR0_0)
HLT <= EFL_2
HLT <= EFL_4
HLT <= EFL_6
HLT <= EFL_9
HLT <= EFL_11
HLT <= CR0_0
HLT <= D_EFL_2
HLT <= D_EFL_4
HLT < D_EFL_6
HLT <= D_EFL_9
HLT <= D_EFL_11
HLT <= D_CR0_0
HLT <= orig(II)
HLT <= orig(EFL_2)
HLT <= orig(EFL_4)
HLT <= orig(EFL_6)
HLT <= orig(EFL_9)
HLT <= orig(EFL_11)
HLT <= orig(CR0_0)
ES != CS
ES >= FS
ES > LDT
ES > TR
ES != orig(CS)
ES >= orig(FS)
CS != SS
CS != DS
CS != FS
CS != GS
CS > LDT
CS > TR
CS != orig(ES)
CS != orig(SS)
CS != orig(FS)
CS != orig(GS)
SS <= DS
SS >= FS
SS > LDT
SS > TR
SS != orig(CS)
SS <= orig(SS)
DS >= FS
DS > LDT
DS > TR
DS != orig(CS)
FS <= GS
FS > LDT
FS > TR
FS != orig(CS)
FS <= orig(SS)
GS > LDT
GS > TR
GS != orig(CS)
LDT < TR
LDT < orig(ES)
LDT < orig(CS)
LDT < orig(SS)
LDT < orig(FS)
LDT < orig(GS)
TR < orig(ES)
TR < orig(CS)
TR < orig(SS)
TR < orig(FS)
TR < orig(GS)
GDT != IDT
GDT <= orig(GDT)
GDT != orig(IDT)
IDT != orig(GDT)
IDT <= orig(IDT)
EFL_2 >= EFL_6
EFL_2 >= EFL_11
EFL_2 <= D_EFL_2
EFL_2 <= D_EFL_6
EFL_2 <= D_EFL_9
EFL_2 >= orig(EFL_6)
EFL_2 >= orig(EFL_11)
EFL_4 <= D_EFL_4
EFL_4 <= D_EFL_6
EFL_4 <= D_EFL_9
EFL_4 <= D_CR0_0
EFL_6 <= D_EFL_2
EFL_6 <= D_EFL_6
EFL_6 <= D_EFL_9
EFL_6 <= D_EFL_11
EFL_6 >= orig(EFL_6)
EFL_9 <= D_EFL_2
EFL_9 <= D_EFL_4
EFL_9 <= D_EFL_6
EFL_9 <= D_EFL_9
EFL_9 <= D_EFL_11
EFL_11 <= CR0_0
EFL_11 <= D_EFL_2
EFL_11 <= D_EFL_4
EFL_11 <= D_EFL_6
EFL_11 <= D_EFL_9
EFL_11 <= D_EFL_11
EFL_11 <= D_CR0_0
EFL_11 <= orig(EFL_2)
EFL_11 <= orig(EFL_11)
EFL_11 <= orig(CR0_0)
CR0_0 <= D_EFL_6
CR0_0 <= D_EFL_9
CR0_0 <= D_CR0_0
CR0_0 >= orig(EFL_11)
D_EFL_2 >= orig(II)
D_EFL_2 >= orig(EFL_6)
D_EFL_2 >= orig(EFL_9)
D_EFL_2 >= orig(EFL_11)
D_EFL_4 >= orig(II)
D_EFL_4 >= orig(EFL_6)
D_EFL_4 >= orig(EFL_9)
D_EFL_4 >= orig(EFL_11)
D_EFL_6 >= D_EFL_11
D_EFL_6 >= orig(II)
D_EFL_6 >= orig(EFL_2)
D_EFL_6 >= orig(EFL_4)
D_EFL_6 >= orig(EFL_6)
D_EFL_6 >= orig(EFL_9)
D_EFL_6 >= orig(EFL_11)
D_EFL_6 >= orig(CR0_0)
D_EFL_9 >= orig(II)
D_EFL_9 >= orig(EFL_2)
D_EFL_9 >= orig(EFL_4)
D_EFL_9 >= orig(EFL_6)
D_EFL_9 >= orig(EFL_11)
D_EFL_9 >= orig(CR0_0)
D_EFL_11 >= orig(II)
D_EFL_11 >= orig(EFL_2)
D_EFL_11 >= orig(EFL_4)
D_EFL_11 >= orig(EFL_6)
D_EFL_11 >= orig(EFL_9)
D_CR0_0 >= orig(II)
D_CR0_0 >= orig(EFL_4)
D_CR0_0 >= orig(EFL_9)
D_CR0_0 >= orig(EFL_11)
===========================================================================
..retw():::ENTER
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_0
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
FS one of { "0000000000000000ffff00009300", "000000000000ffffffff00809300", "000000000000ffffffff008f9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027" }
IDT == "00000000000003ff"
CR0 == 16
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
ADDR > EIP
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= EFL_9
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
ES != CS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != DS
CS > FS
CS != GS
CS > LDT
CS > TR
SS <= DS
SS >= FS
SS > LDT
SS > TR
DS >= FS
DS > LDT
DS > TR
FS <= GS
FS > LDT
FS > TR
GS > LDT
GS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_6
===========================================================================
..retw():::ENTER;condition="EFL_6==0"
ES != SS
ES > FS
===========================================================================
..retw():::ENTER;condition="not(EFL_6==0)"
DS >= GS
EFL_4 <= EFL_9
===========================================================================
..retw():::ENTER;condition="D_EFL_6==0"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_4
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_0
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == EFL_2
A20 == EFL_6
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
EAX one of { -1, 0, 384 }
EBX one of { -1, 65282 }
EFL one of { 70, 582 }
CPL == 0
II == 0
A20 == 1
CS one of { "c000000c0000ffffffff008f9b00", "c980000c9800ffffffff00809b00" }
SS one of { "000000000000ffffffff00809300", "000000000000ffffffff008f9300", "eb34000eb340ffffffff008f9300" }
DS one of { "000000000000ffffffff008f9300", "c980000c9800ffffffff00809300", "eb34000eb340ffffffff008f9300" }
FS one of { "000000000000ffffffff00809300", "000000000000ffffffff008f9300" }
GS one of { "000000000000ffffffff008f9300", "c980000c9800ffffffff00809300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "0000000000000000"
IDT == "00000000000003ff"
CR0 == 16
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS one of { 0, 68, 256 }
CCD one of { 0, 582 }
CC0 == 0
EFER == 0
EFL_9 one of { 0, 1 }
===========================================================================
..retw():::ENTER;condition="not(D_EFL_6==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_0
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
FS one of { "0000000000000000ffff00009300", "000000000000ffffffff00809300", "000000000000ffffffff008f9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027" }
IDT == "00000000000003ff"
CR0 == 16
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
ADDR > EIP
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= EFL_9
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
ES != CS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != DS
CS > FS
CS != GS
CS > LDT
CS > TR
SS <= DS
SS >= FS
SS > LDT
SS > TR
DS >= FS
DS > LDT
DS > TR
FS <= GS
FS > LDT
FS > TR
GS > LDT
GS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_6
===========================================================================
..retw():::EXIT
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_0
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_8)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_0)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_8
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
FS == orig(FS)
GS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CC0 == orig(CC0)
EFER == orig(EFER)
(D_EFL_6 == 0)  <==>  (II == D_EFL_6)
(D_EFL_6 == 0)  ==>  (A20 == D_EFL_9)
(D_EFL_6 == 0)  ==>  (A20 == orig(EFL_2))
(D_EFL_6 == 0)  ==>  (A20 == orig(EFL_6))
(D_EFL_6 == 0)  ==>  (CS == orig(CS))
(D_EFL_6 == 0)  ==>  (CS one of { "c000000c0000ffffffff008f9b00", "c980000c9800ffffffff00809b00" })
(D_EFL_6 == 0)  ==>  (DS == orig(DS))
(D_EFL_6 == 0)  ==>  (DS one of { "000000000000ffffffff008f9300", "c980000c9800ffffffff00809300", "eb34000eb340ffffffff008f9300" })
(D_EFL_6 == 0)  ==>  (D_EFL_2 one of { 0, 1 })
(D_EFL_6 == 0)  ==>  (D_EFL_4 one of { 1, 2 })
(D_EFL_6 == 0)  ==>  (D_EFL_9 == 1)
(D_EFL_6 == 0)  ==>  (EFL one of { 2, 135, 662 })
(D_EFL_6 == 0)  ==>  (EFL_2 == D_EFL_2)
(D_EFL_6 == 0)  ==>  (EFL_4 == EFL_9)
(D_EFL_6 == 0)  ==>  (EFL_4 == orig(EFL_9))
(D_EFL_6 == 0)  ==>  (EFL_6 == 0)
(D_EFL_6 == 0)  ==>  (ES == orig(ES))
(D_EFL_6 == 0)  ==>  (FS one of { "000000000000ffffffff00809300", "000000000000ffffffff008f9300" })
(D_EFL_6 == 0)  ==>  (GDT == "0000000000000000")
(D_EFL_6 == 0)  ==>  (GS one of { "000000000000ffffffff008f9300", "c980000c9800ffffffff00809300" })
(D_EFL_6 == 0)  ==>  (II == EFL_6)
(D_EFL_6 == 0)  ==>  (II == orig(EFL_4))
(D_EFL_6 == 0)  ==>  (SS == orig(SS))
(D_EFL_6 == 0)  ==>  (SS one of { "000000000000ffffffff00809300", "000000000000ffffffff008f9300", "eb34000eb340ffffffff008f9300" })
(D_EFL_6 == 0)  ==>  (orig(CCD) one of { 0, 582 })
(D_EFL_6 == 0)  ==>  (orig(CCS) one of { 0, 68, 256 })
(D_EFL_6 == 0)  ==>  (orig(CS) one of { "c000000c0000ffffffff008f9b00", "c980000c9800ffffffff00809b00" })
(D_EFL_6 == 0)  ==>  (orig(DS) one of { "000000000000ffffffff008f9300", "c980000c9800ffffffff00809300", "eb34000eb340ffffffff008f9300" })
(D_EFL_6 == 0)  ==>  (orig(EAX) one of { -1, 0, 384 })
(D_EFL_6 == 0)  ==>  (orig(EBX) one of { -1, 65282 })
(D_EFL_6 == 0)  ==>  (orig(EFL) one of { 70, 582 })
(D_EFL_6 == 0)  ==>  (orig(EFL_2) == 1)
(D_EFL_6 == 0)  ==>  (orig(EFL_4) == 0)
(D_EFL_6 == 0)  ==>  (orig(EFL_6) == 1)
(D_EFL_6 == 0)  ==>  (orig(SS) one of { "000000000000ffffffff00809300", "000000000000ffffffff008f9300", "eb34000eb340ffffffff008f9300" })
(D_EFL_6 one of { 1, 2 })  <==>  (A20 <= D_EFL_6)
(D_EFL_6 one of { 1, 2 })  <==>  (D_EFL_6 >= D_EFL_9)
(D_EFL_6 one of { 1, 2 })  <==>  (D_EFL_6 >= orig(EFL_2))
(D_EFL_6 one of { 1, 2 })  <==>  (D_EFL_6 >= orig(EFL_6))
(D_EFL_6 one of { 1, 2 })  <==>  (EFL_6 >= orig(EFL_6))
(D_EFL_6 one of { 1, 2 })  <==>  (II < D_EFL_6)
(D_EFL_6 one of { 1, 2 })  ==>  (D_EFL_2 >= orig(EFL_6))
(D_EFL_6 one of { 1, 2 })  ==>  (D_EFL_2 one of { 0, 1, 2 })
(D_EFL_6 one of { 1, 2 })  ==>  (D_EFL_4 one of { 0, 1, 2 })
(D_EFL_6 one of { 1, 2 })  ==>  (D_EFL_6 >= orig(EFL_9))
(D_EFL_6 one of { 1, 2 })  ==>  (D_EFL_9 one of { 1, 2 })
(D_EFL_6 one of { 1, 2 })  ==>  (EFL_2 <= D_EFL_6)
(D_EFL_6 one of { 1, 2 })  ==>  (EFL_2 >= orig(EFL_6))
(D_EFL_6 one of { 1, 2 })  ==>  (EFL_4 <= D_EFL_6)
(D_EFL_6 one of { 1, 2 })  ==>  (EFL_6 one of { 0, 1 })
(D_EFL_6 one of { 1, 2 })  ==>  (EFL_9 <= D_EFL_6)
(D_EFL_6 one of { 1, 2 })  ==>  (FS one of { "0000000000000000ffff00009300", "000000000000ffffffff00809300", "000000000000ffffffff008f9300" })
(D_EFL_6 one of { 1, 2 })  ==>  (GDT one of { "0000000000000000", "0000910800000027" })
(D_EFL_6 one of { 1, 2 })  ==>  (orig(EFL) >= 2)
(D_EFL_6 one of { 1, 2 })  ==>  (orig(EFL_2) one of { 0, 1 })
(D_EFL_6 one of { 1, 2 })  ==>  (orig(EFL_4) one of { 0, 1 })
(D_EFL_6 one of { 1, 2 })  ==>  (orig(EFL_6) one of { 0, 1 })
(EFL_6 == 0)  <==>  (A20 > EFL_6)
(EFL_6 == 0)  <==>  (EFL_4 >= EFL_6)
(EFL_6 == 0)  <==>  (II == EFL_6)
(EFL_6 == 0)  ==>  (A20 == D_EFL_9)
(EFL_6 == 0)  ==>  (A20 >= D_EFL_6)
(EFL_6 == 0)  ==>  (ADDR > EIP)
(EFL_6 == 0)  ==>  (ADDR > orig(EIP))
(EFL_6 == 0)  ==>  (CCD >= 1)
(EFL_6 == 0)  ==>  (CS == orig(CS))
(EFL_6 == 0)  ==>  (DS == orig(DS))
(EFL_6 == 0)  ==>  (D_EFL_2 one of { 0, 1, 2 })
(EFL_6 == 0)  ==>  (D_EFL_4 one of { 0, 1, 2 })
(EFL_6 == 0)  ==>  (D_EFL_6 != orig(EFL_6))
(EFL_6 == 0)  ==>  (D_EFL_6 <= D_EFL_9)
(EFL_6 == 0)  ==>  (D_EFL_6 one of { 0, 1 })
(EFL_6 == 0)  ==>  (D_EFL_9 == 1)
(EFL_6 == 0)  ==>  (EAX != EDX)
(EFL_6 == 0)  ==>  (EAX != orig(ECX))
(EFL_6 == 0)  ==>  (EBX != ECX)
(EFL_6 == 0)  ==>  (EDX != orig(EBX))
(EFL_6 == 0)  ==>  (EDX >= 0)
(EFL_6 == 0)  ==>  (EFL >= 2)
(EFL_6 == 0)  ==>  (EFL_2 one of { 0, 1 })
(EFL_6 == 0)  ==>  (EFL_4 one of { 0, 1 })
(EFL_6 == 0)  ==>  (EFL_6 < D_EFL_9)
(EFL_6 == 0)  ==>  (EFL_6 <= D_EFL_4)
(EFL_6 == 0)  ==>  (EFL_6 <= EFL_9)
(EFL_6 == 0)  ==>  (EFL_6 <= orig(EFL_2))
(EFL_6 == 0)  ==>  (EFL_6 <= orig(EFL_4))
(EFL_6 == 0)  ==>  (EFL_6 <= orig(EFL_6))
(EFL_6 == 0)  ==>  (EFL_6 <= orig(EFL_9))
(EFL_6 == 0)  ==>  (EFL_9 == orig(EFL_9))
(EFL_6 == 0)  ==>  (EIP < orig(ADDR))
(EFL_6 == 0)  ==>  (EIP > orig(EIP))
(EFL_6 == 0)  ==>  (ES != SS)
(EFL_6 == 0)  ==>  (ES != orig(SS))
(EFL_6 == 0)  ==>  (ES == orig(ES))
(EFL_6 == 0)  ==>  (ES > FS)
(EFL_6 == 0)  ==>  (FS < orig(ES))
(EFL_6 == 0)  ==>  (SS != orig(ES))
(EFL_6 == 0)  ==>  (orig(ES) != orig(SS))
(EFL_6 == 1)  <==>  (A20 == EFL_6)
(EFL_6 == 1)  <==>  (EFL_4 < EFL_6)
(EFL_6 == 1)  <==>  (II < EFL_6)
(EFL_6 == 1)  ==>  (A20 <= D_EFL_2)
(EFL_6 == 1)  ==>  (A20 <= D_EFL_6)
(EFL_6 == 1)  ==>  (A20 == EFL_2)
(EFL_6 == 1)  ==>  (A20 > EFL_4)
(EFL_6 == 1)  ==>  (A20 >= D_EFL_4)
(EFL_6 == 1)  ==>  (CS > GS)
(EFL_6 == 1)  ==>  (DS >= GS)
(EFL_6 == 1)  ==>  (D_EFL_2 <= D_EFL_6)
(EFL_6 == 1)  ==>  (D_EFL_2 > orig(EFL_4))
(EFL_6 == 1)  ==>  (D_EFL_2 > orig(EFL_9))
(EFL_6 == 1)  ==>  (D_EFL_2 >= D_EFL_4)
(EFL_6 == 1)  ==>  (D_EFL_2 >= orig(EFL_2))
(EFL_6 == 1)  ==>  (D_EFL_2 >= orig(EFL_6))
(EFL_6 == 1)  ==>  (D_EFL_2 one of { 1, 2 })
(EFL_6 == 1)  ==>  (D_EFL_4 != orig(EFL_4))
(EFL_6 == 1)  ==>  (D_EFL_4 <= D_EFL_6)
(EFL_6 == 1)  ==>  (D_EFL_4 <= D_EFL_9)
(EFL_6 == 1)  ==>  (D_EFL_4 >= orig(EFL_2))
(EFL_6 == 1)  ==>  (D_EFL_4 one of { 0, 1 })
(EFL_6 == 1)  ==>  (D_EFL_6 > orig(EFL_4))
(EFL_6 == 1)  ==>  (D_EFL_6 > orig(EFL_9))
(EFL_6 == 1)  ==>  (D_EFL_6 >= D_EFL_9)
(EFL_6 == 1)  ==>  (D_EFL_6 >= orig(EFL_2))
(EFL_6 == 1)  ==>  (D_EFL_6 >= orig(EFL_6))
(EFL_6 == 1)  ==>  (D_EFL_6 one of { 1, 2 })
(EFL_6 == 1)  ==>  (D_EFL_9 one of { 1, 2 })
(EFL_6 == 1)  ==>  (EBX != orig(EAX))
(EFL_6 == 1)  ==>  (ECX != orig(EAX))
(EFL_6 == 1)  ==>  (ECX >= 0)
(EFL_6 == 1)  ==>  (EFL one of { 70, 582 })
(EFL_6 == 1)  ==>  (EFL_2 <= D_EFL_6)
(EFL_6 == 1)  ==>  (EFL_2 == 1)
(EFL_6 == 1)  ==>  (EFL_2 > EFL_4)
(EFL_6 == 1)  ==>  (EFL_2 >= D_EFL_4)
(EFL_6 == 1)  ==>  (EFL_2 >= EFL_9)
(EFL_6 == 1)  ==>  (EFL_2 >= orig(EFL_2))
(EFL_6 == 1)  ==>  (EFL_2 >= orig(EFL_4))
(EFL_6 == 1)  ==>  (EFL_2 >= orig(EFL_6))
(EFL_6 == 1)  ==>  (EFL_2 >= orig(EFL_9))
(EFL_6 == 1)  ==>  (EFL_4 < D_EFL_2)
(EFL_6 == 1)  ==>  (EFL_4 < D_EFL_6)
(EFL_6 == 1)  ==>  (EFL_4 < D_EFL_9)
(EFL_6 == 1)  ==>  (EFL_4 <= EFL_9)
(EFL_6 == 1)  ==>  (EFL_4 <= orig(EFL_2))
(EFL_6 == 1)  ==>  (EFL_4 <= orig(EFL_4))
(EFL_6 == 1)  ==>  (EFL_4 <= orig(EFL_6))
(EFL_6 == 1)  ==>  (EFL_4 <= orig(EFL_9))
(EFL_6 == 1)  ==>  (EFL_4 == 0)
(EFL_6 == 1)  ==>  (EFL_6 >= D_EFL_4)
(EFL_6 == 1)  ==>  (EFL_6 >= EFL_9)
(EFL_6 == 1)  ==>  (EFL_6 >= orig(EFL_2))
(EFL_6 == 1)  ==>  (EFL_6 >= orig(EFL_4))
(EFL_6 == 1)  ==>  (EFL_6 >= orig(EFL_6))
(EFL_6 == 1)  ==>  (EFL_6 >= orig(EFL_9))
(EFL_6 == 1)  ==>  (EFL_9 < D_EFL_6)
(EFL_6 == 1)  ==>  (EFL_9 >= orig(EFL_4))
(EFL_6 == 1)  ==>  (ES >= GS)
(EFL_6 == 1)  ==>  (GS <= orig(DS))
(EFL_6 == 1)  ==>  (II < D_EFL_2)
(EFL_6 == 1)  ==>  (II < D_EFL_6)
(EFL_6 == 1)  ==>  (II < EFL_2)
(EFL_6 == 1)  ==>  (II == EFL_4)
(EFL_6 == 1)  ==>  (orig(EFL_4) <= orig(EFL_9))
EAX >= -1
EBX >= -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
FS one of { "0000000000000000ffff00009300", "000000000000ffffffff00809300", "000000000000ffffffff008f9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027" }
IDT == "00000000000003ff"
CR0 == 16
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
D_EFL_2 one of { 0, 1, 2 }
D_EFL_4 one of { 0, 1, 2 }
D_EFL_6 one of { 0, 1, 2 }
D_EFL_9 one of { 1, 2 }
ADDR != EIP
ADDR != orig(ADDR)
ADDR != orig(EIP)
ECX != orig(EBX)
EIP <= orig(ADDR)
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= EFL_9
II <= D_EFL_2
II <= D_EFL_4
II <= D_EFL_6
II < D_EFL_9
II <= orig(EFL_2)
II <= orig(EFL_4)
II <= orig(EFL_6)
II <= orig(EFL_9)
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 <= D_EFL_9
A20 >= orig(EFL_2)
A20 >= orig(EFL_4)
A20 >= orig(EFL_6)
A20 >= orig(EFL_9)
ES != CS
ES >= FS
ES > LDT
ES > TR
ES >= orig(ES)
ES != orig(CS)
CS != SS
CS != DS
CS > FS
CS != GS
CS > LDT
CS > TR
CS != orig(ES)
CS >= orig(CS)
CS != orig(SS)
CS != orig(DS)
SS <= DS
SS >= FS
SS > LDT
SS > TR
SS != orig(CS)
SS <= orig(SS)
SS <= orig(DS)
DS >= FS
DS > LDT
DS > TR
DS != orig(CS)
DS >= orig(SS)
DS <= orig(DS)
FS <= GS
FS > LDT
FS > TR
FS <= orig(ES)
FS < orig(CS)
FS <= orig(SS)
FS <= orig(DS)
GS > LDT
GS > TR
GS != orig(CS)
LDT < TR
LDT < orig(ES)
LDT < orig(CS)
LDT < orig(SS)
LDT < orig(DS)
TR < orig(ES)
TR < orig(CS)
TR < orig(SS)
TR < orig(DS)
GDT != IDT
EFL_2 >= EFL_6
EFL_2 <= D_EFL_2
EFL_2 <= D_EFL_9
EFL_4 <= D_EFL_2
EFL_4 <= D_EFL_4
EFL_4 <= D_EFL_9
EFL_6 <= D_EFL_2
EFL_6 <= D_EFL_6
EFL_6 <= D_EFL_9
EFL_9 <= D_EFL_2
EFL_9 <= D_EFL_9
EFL_9 >= orig(EFL_9)
D_EFL_2 >= orig(EFL_4)
D_EFL_2 >= orig(EFL_9)
D_EFL_4 >= orig(EFL_6)
D_EFL_6 % D_EFL_9 == 0
D_EFL_6 >= orig(EFL_4)
D_EFL_9 >= orig(EFL_2)
D_EFL_9 >= orig(EFL_4)
D_EFL_9 >= orig(EFL_6)
D_EFL_9 >= orig(EFL_9)
===========================================================================
..retw():::EXIT;condition="EFL_6==0"
II == EFL_6
A20 == D_EFL_9
ES == orig(ES)
CS == orig(CS)
DS == orig(DS)
EFL_9 == orig(EFL_9)
EDX >= 0
CCD >= 1
D_EFL_6 one of { 0, 1 }
ADDR > EIP
ADDR > orig(EIP)
EAX != EDX
EAX != orig(ECX)
EBX != ECX
EDX != orig(EBX)
EIP < orig(ADDR)
EIP > orig(EIP)
A20 >= D_EFL_6
ES != SS
ES > FS
ES != orig(SS)
D_EFL_6 != orig(EFL_6)
===========================================================================
..retw():::EXIT;condition="not(EFL_6==0)"
II == EFL_4
A20 == EFL_2
A20 == EFL_6
ECX >= 0
EFL one of { 70, 582 }
D_EFL_2 one of { 1, 2 }
D_EFL_4 one of { 0, 1 }
D_EFL_6 one of { 1, 2 }
EBX != orig(EAX)
ECX != orig(EAX)
II < D_EFL_2
II < D_EFL_6
A20 <= D_EFL_2
A20 >= D_EFL_4
A20 <= D_EFL_6
ES >= GS
CS > GS
DS >= GS
GS <= orig(DS)
EFL_9 < D_EFL_6
EFL_9 >= orig(EFL_4)
D_EFL_2 >= D_EFL_4
D_EFL_2 <= D_EFL_6
D_EFL_2 >= orig(EFL_2)
D_EFL_2 > orig(EFL_4)
D_EFL_2 >= orig(EFL_6)
D_EFL_2 > orig(EFL_9)
D_EFL_4 <= D_EFL_6
D_EFL_4 <= D_EFL_9
D_EFL_4 >= orig(EFL_2)
D_EFL_4 != orig(EFL_4)
D_EFL_6 >= D_EFL_9
D_EFL_6 >= orig(EFL_2)
D_EFL_6 > orig(EFL_4)
D_EFL_6 >= orig(EFL_6)
D_EFL_6 > orig(EFL_9)
===========================================================================
..retw():::EXIT;condition="D_EFL_6==0"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_6
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_0
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == D_EFL_6
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_4)
II == orig(EFL_8)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_0)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(EFL_2)
A20 == orig(EFL_6)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == orig(ES)
CS == orig(CS)
SS == orig(SS)
DS == orig(DS)
FS == orig(FS)
GS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == D_EFL_2
EFL_4 == EFL_9
EFL_4 == orig(EFL_9)
EFL one of { 2, 135, 662 }
CPL == 0
II == 0
A20 == 1
CS one of { "c000000c0000ffffffff008f9b00", "c980000c9800ffffffff00809b00" }
SS one of { "000000000000ffffffff00809300", "000000000000ffffffff008f9300", "eb34000eb340ffffffff008f9300" }
DS one of { "000000000000ffffffff008f9300", "c980000c9800ffffffff00809300", "eb34000eb340ffffffff008f9300" }
FS one of { "000000000000ffffffff00809300", "000000000000ffffffff008f9300" }
GS one of { "000000000000ffffffff008f9300", "c980000c9800ffffffff00809300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "0000000000000000"
IDT == "00000000000003ff"
CR0 == 16
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
D_EFL_4 one of { 1, 2 }
===========================================================================
..retw():::EXIT;condition="not(D_EFL_6==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_0
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_8)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_0)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_8
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
FS == orig(FS)
GS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CC0 == orig(CC0)
EFER == orig(EFER)
EAX >= -1
EBX >= -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
FS one of { "0000000000000000ffff00009300", "000000000000ffffffff00809300", "000000000000ffffffff008f9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027" }
IDT == "00000000000003ff"
CR0 == 16
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
D_EFL_2 one of { 0, 1, 2 }
D_EFL_4 one of { 0, 1, 2 }
D_EFL_6 one of { 1, 2 }
D_EFL_9 one of { 1, 2 }
ADDR != EIP
ADDR != orig(ADDR)
ADDR != orig(EIP)
ECX != orig(EBX)
EIP <= orig(ADDR)
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= EFL_9
II <= D_EFL_2
II <= D_EFL_4
II < D_EFL_6
II < D_EFL_9
II <= orig(EFL_2)
II <= orig(EFL_4)
II <= orig(EFL_6)
II <= orig(EFL_9)
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 <= D_EFL_6
A20 <= D_EFL_9
A20 >= orig(EFL_2)
A20 >= orig(EFL_4)
A20 >= orig(EFL_6)
A20 >= orig(EFL_9)
ES != CS
ES >= FS
ES > LDT
ES > TR
ES >= orig(ES)
ES != orig(CS)
CS != SS
CS != DS
CS > FS
CS != GS
CS > LDT
CS > TR
CS != orig(ES)
CS >= orig(CS)
CS != orig(SS)
CS != orig(DS)
SS <= DS
SS >= FS
SS > LDT
SS > TR
SS != orig(CS)
SS <= orig(SS)
SS <= orig(DS)
DS >= FS
DS > LDT
DS > TR
DS != orig(CS)
DS >= orig(SS)
DS <= orig(DS)
FS <= GS
FS > LDT
FS > TR
FS <= orig(ES)
FS < orig(CS)
FS <= orig(SS)
FS <= orig(DS)
GS > LDT
GS > TR
GS != orig(CS)
LDT < TR
LDT < orig(ES)
LDT < orig(CS)
LDT < orig(SS)
LDT < orig(DS)
TR < orig(ES)
TR < orig(CS)
TR < orig(SS)
TR < orig(DS)
GDT != IDT
EFL_2 >= EFL_6
EFL_2 <= D_EFL_2
EFL_2 <= D_EFL_6
EFL_2 <= D_EFL_9
EFL_2 >= orig(EFL_6)
EFL_4 <= D_EFL_2
EFL_4 <= D_EFL_4
EFL_4 <= D_EFL_6
EFL_4 <= D_EFL_9
EFL_6 <= D_EFL_2
EFL_6 <= D_EFL_6
EFL_6 <= D_EFL_9
EFL_6 >= orig(EFL_6)
EFL_9 <= D_EFL_2
EFL_9 <= D_EFL_6
EFL_9 <= D_EFL_9
EFL_9 >= orig(EFL_9)
D_EFL_2 >= orig(EFL_4)
D_EFL_2 >= orig(EFL_6)
D_EFL_2 >= orig(EFL_9)
D_EFL_4 >= orig(EFL_6)
D_EFL_6 >= D_EFL_9
D_EFL_6 >= orig(EFL_2)
D_EFL_6 >= orig(EFL_4)
D_EFL_6 >= orig(EFL_6)
D_EFL_6 >= orig(EFL_9)
D_EFL_9 >= orig(EFL_2)
D_EFL_9 >= orig(EFL_4)
D_EFL_9 >= orig(EFL_6)
D_EFL_9 >= orig(EFL_9)
===========================================================================
..roll():::ENTER
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_2
II == EFL_6
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == EFL_4
A20 == CR0_0
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
ES == SS
ES == DS
ES == FS
ES == GS
ADDR == 104762
EAX == -1
EBX == 492032
ECX == 0
EDX == 425688
EIP == 104750
EFL == 18
CPL == 0
II == 0
A20 == 1
ES == "001000000000ffffffff00cf9300"
CS == "000800000000ffffffff00cf9a00"
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "0000910800000027"
IDT == "00000000000003ff"
CR0 == 17
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS == 44
CCD == 425392
CC0 == 0
EFER == 0
===========================================================================
..roll():::ENTER;condition="EFL_6==0"
===========================================================================
..roll():::ENTER;condition="not(D_EFL_6==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_2
II == EFL_6
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == EFL_4
A20 == CR0_0
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
ES == SS
ES == DS
ES == FS
ES == GS
ADDR == 104762
EAX == -1
EBX == 492032
ECX == 0
EDX == 425688
EIP == 104750
EFL == 18
CPL == 0
II == 0
A20 == 1
ES == "001000000000ffffffff00cf9300"
CS == "000800000000ffffffff00cf9a00"
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "0000910800000027"
IDT == "00000000000003ff"
CR0 == 17
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS == 44
CCD == 425392
CC0 == 0
EFER == 0
===========================================================================
..roll():::EXIT
EAX == orig(EAX)
EBX == orig(EBX)
ECX == orig(ECX)
EDX == orig(EDX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_2
II == EFL_6
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_2)
II == orig(EFL_6)
II == orig(EFL_8)
II == orig(EFL_9)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == EFL_4
A20 == CR0_0
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(EFL_4)
A20 == orig(CR0_0)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == SS
ES == DS
ES == FS
ES == GS
ES == orig(ES)
ES == orig(SS)
ES == orig(DS)
ES == orig(FS)
ES == orig(GS)
CS == orig(CS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
ADDR == 104765
EAX == -1
EBX == 492032
ECX == 0
EDX == 425688
EIP == 104750
EFL == 18
CPL == 0
II == 0
A20 == 1
ES == "001000000000ffffffff00cf9300"
CS == "000800000000ffffffff00cf9a00"
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "0000910800000027"
IDT == "00000000000003ff"
CR0 == 17
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS == 44
CCD == 425392
CC0 == 0
EFER == 0
===========================================================================
..roll():::EXIT;condition="EFL_6==0"
===========================================================================
..roll():::EXIT;condition="not(D_EFL_6==0)"
EAX == orig(EAX)
EBX == orig(EBX)
ECX == orig(ECX)
EDX == orig(EDX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_2
II == EFL_6
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_2)
II == orig(EFL_6)
II == orig(EFL_8)
II == orig(EFL_9)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == EFL_4
A20 == CR0_0
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(EFL_4)
A20 == orig(CR0_0)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == SS
ES == DS
ES == FS
ES == GS
ES == orig(ES)
ES == orig(SS)
ES == orig(DS)
ES == orig(FS)
ES == orig(GS)
CS == orig(CS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
ADDR == 104765
EAX == -1
EBX == 492032
ECX == 0
EDX == 425688
EIP == 104750
EFL == 18
CPL == 0
II == 0
A20 == 1
ES == "001000000000ffffffff00cf9300"
CS == "000800000000ffffffff00cf9a00"
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "0000910800000027"
IDT == "00000000000003ff"
CR0 == 17
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS == 44
CCD == 425392
CC0 == 0
EFER == 0
===========================================================================
..rorb():::ENTER
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_2
II == EFL_6
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_0
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == EFL_4
A20 == EFL_9
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SS == FS
ADDR one of { 826661, 826667 }
EAX one of { 24, 3641, 6192 }
EBX one of { 7, 65535 }
ECX == 0
EDX == 65535
EIP one of { 1274, 1337, 1339 }
EFL == 530
CPL == 0
II == 0
A20 == 1
ES == "f000000f0000ffffffff008f9300"
CS == "c980000c9800ffffffff008f9b00"
SS == "000000000000ffffffff008f9300"
DS == "c980000c9800ffffffff008f9300"
GS == "ffff000ffff0ffffffff008f9300"
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "0000000000000000"
IDT == "00000000000003ff"
CR0 == 16
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS == 16
CCD one of { 791, 792, 801 }
CC0 == 0
EFER == 0
===========================================================================
..rorb():::ENTER;condition="EFL_6==0"
===========================================================================
..rorb():::ENTER;condition="not(D_EFL_6==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_2
II == EFL_6
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_0
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == EFL_4
A20 == EFL_9
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SS == FS
ADDR one of { 826661, 826667 }
EAX one of { 24, 3641, 6192 }
EBX one of { 7, 65535 }
ECX == 0
EDX == 65535
EIP one of { 1274, 1337, 1339 }
EFL == 530
CPL == 0
II == 0
A20 == 1
ES == "f000000f0000ffffffff008f9300"
CS == "c980000c9800ffffffff008f9b00"
SS == "000000000000ffffffff008f9300"
DS == "c980000c9800ffffffff008f9300"
GS == "ffff000ffff0ffffffff008f9300"
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "0000000000000000"
IDT == "00000000000003ff"
CR0 == 16
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS == 16
CCD one of { 791, 792, 801 }
CC0 == 0
EFER == 0
===========================================================================
..rorb():::EXIT
EAX == orig(EAX)
EBX == orig(EBX)
ECX == orig(ECX)
EDX == orig(EDX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_2
II == EFL_6
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_0
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_2)
II == orig(EFL_6)
II == orig(EFL_8)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_0)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == EFL_4
A20 == EFL_9
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(EFL_4)
A20 == orig(EFL_9)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == orig(ES)
CS == orig(CS)
SS == FS
SS == orig(SS)
SS == orig(FS)
DS == orig(DS)
GS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
ADDR one of { 826664, 826670 }
EAX one of { 24, 3641, 6192 }
EBX one of { 7, 65535 }
ECX == 0
EDX == 65535
EIP one of { 1274, 1337, 1339 }
EFL == 530
CPL == 0
II == 0
A20 == 1
ES == "f000000f0000ffffffff008f9300"
CS == "c980000c9800ffffffff008f9b00"
SS == "000000000000ffffffff008f9300"
DS == "c980000c9800ffffffff008f9300"
GS == "ffff000ffff0ffffffff008f9300"
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "0000000000000000"
IDT == "00000000000003ff"
CR0 == 16
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS == 16
CCD one of { 791, 792, 801 }
CC0 == 0
EFER == 0
===========================================================================
..rorb():::EXIT;condition="EFL_6==0"
===========================================================================
..rorb():::EXIT;condition="not(D_EFL_6==0)"
EAX == orig(EAX)
EBX == orig(EBX)
ECX == orig(ECX)
EDX == orig(EDX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_2
II == EFL_6
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_0
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_2)
II == orig(EFL_6)
II == orig(EFL_8)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_0)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == EFL_4
A20 == EFL_9
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(EFL_4)
A20 == orig(EFL_9)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == orig(ES)
CS == orig(CS)
SS == FS
SS == orig(SS)
SS == orig(FS)
DS == orig(DS)
GS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
ADDR one of { 826664, 826670 }
EAX one of { 24, 3641, 6192 }
EBX one of { 7, 65535 }
ECX == 0
EDX == 65535
EIP one of { 1274, 1337, 1339 }
EFL == 530
CPL == 0
II == 0
A20 == 1
ES == "f000000f0000ffffffff008f9300"
CS == "c980000c9800ffffffff008f9b00"
SS == "000000000000ffffffff008f9300"
DS == "c980000c9800ffffffff008f9300"
GS == "ffff000ffff0ffffffff008f9300"
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "0000000000000000"
IDT == "00000000000003ff"
CR0 == 16
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS == 16
CCD one of { 791, 792, 801 }
CC0 == 0
EFER == 0
===========================================================================
..rorl():::ENTER
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_6
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_0
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == EFL_9
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SS == FS
DS == GS
ADDR one of { 826643, 826650 }
EAX == -1
EBX one of { 414056455, 414060544 }
ECX == 4352
EDX == 2041
EIP one of { 766, 1274 }
EFL one of { 518, 530 }
CPL == 0
II == 0
A20 == 1
ES == "f5a3000f5a30ffffffff00809300"
CS == "c980000c9800ffffffff00809b00"
SS == "000000000000ffffffff00809300"
DS == "c980000c9800ffffffff00809300"
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "0000000000000000"
IDT == "00000000000003ff"
CR0 == 16
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS one of { 4, 16 }
CCD one of { 820, 824 }
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
===========================================================================
..rorl():::ENTER;condition="EFL_6==0"
===========================================================================
..rorl():::ENTER;condition="not(D_EFL_6==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_6
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_0
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == EFL_9
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SS == FS
DS == GS
ADDR one of { 826643, 826650 }
EAX == -1
EBX one of { 414056455, 414060544 }
ECX == 4352
EDX == 2041
EIP one of { 766, 1274 }
EFL one of { 518, 530 }
CPL == 0
II == 0
A20 == 1
ES == "f5a3000f5a30ffffffff00809300"
CS == "c980000c9800ffffffff00809b00"
SS == "000000000000ffffffff00809300"
DS == "c980000c9800ffffffff00809300"
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "0000000000000000"
IDT == "00000000000003ff"
CR0 == 16
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS one of { 4, 16 }
CCD one of { 820, 824 }
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
===========================================================================
..rorl():::EXIT
EAX == orig(EAX)
EBX == orig(EBX)
ECX == orig(ECX)
EDX == orig(EDX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_6
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_0
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_6)
II == orig(EFL_8)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_0)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == EFL_9
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(EFL_9)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == orig(ES)
CS == orig(CS)
SS == FS
SS == orig(SS)
SS == orig(FS)
DS == GS
DS == orig(DS)
DS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == orig(EFL_2)
EFL_4 == orig(EFL_4)
ADDR one of { 826647, 826654 }
EAX == -1
EBX one of { 414056455, 414060544 }
ECX == 4352
EDX == 2041
EIP one of { 766, 1274 }
EFL one of { 518, 530 }
CPL == 0
II == 0
A20 == 1
ES == "f5a3000f5a30ffffffff00809300"
CS == "c980000c9800ffffffff00809b00"
SS == "000000000000ffffffff00809300"
DS == "c980000c9800ffffffff00809300"
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "0000000000000000"
IDT == "00000000000003ff"
CR0 == 16
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS one of { 4, 16 }
CCD one of { 820, 824 }
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
===========================================================================
..rorl():::EXIT;condition="EFL_6==0"
===========================================================================
..rorl():::EXIT;condition="not(D_EFL_6==0)"
EAX == orig(EAX)
EBX == orig(EBX)
ECX == orig(ECX)
EDX == orig(EDX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_6
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_0
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_6)
II == orig(EFL_8)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_0)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == EFL_9
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(EFL_9)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == orig(ES)
CS == orig(CS)
SS == FS
SS == orig(SS)
SS == orig(FS)
DS == GS
DS == orig(DS)
DS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == orig(EFL_2)
EFL_4 == orig(EFL_4)
ADDR one of { 826647, 826654 }
EAX == -1
EBX one of { 414056455, 414060544 }
ECX == 4352
EDX == 2041
EIP one of { 766, 1274 }
EFL one of { 518, 530 }
CPL == 0
II == 0
A20 == 1
ES == "f5a3000f5a30ffffffff00809300"
CS == "c980000c9800ffffffff00809b00"
SS == "000000000000ffffffff00809300"
DS == "c980000c9800ffffffff00809300"
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "0000000000000000"
IDT == "00000000000003ff"
CR0 == 16
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS one of { 4, 16 }
CCD one of { 820, 824 }
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
===========================================================================
..rsm():::ENTER
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == HLT
II == EFL_4
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == SMM
A20 == EFL_1
A20 == EFL_2
A20 == EFL_6
A20 == CR0_0
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
ES == SS
ES == DS
ES == FS
ES == GS
ADDR == 1036441
EAX == 261632
EBX == 655360
ECX == 0
EDX == 131172
EIP == 991198
EFL == 70
CPL == 0
II == 0
A20 == 1
ES == "001000000000ffffffff00cf9300"
CS == "000800000000ffffffff00cf9b00"
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "000f5e8000000037"
IDT == "000f5ebe00000000"
CR0 == 17
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS == 131172
CCD == 0
CC0 == 0
EFER == 0
===========================================================================
..rsm():::ENTER;condition="not(EFL_6==0)"
===========================================================================
..rsm():::ENTER;condition="not(D_EFL_6==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == HLT
II == EFL_4
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == SMM
A20 == EFL_1
A20 == EFL_2
A20 == EFL_6
A20 == CR0_0
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
ES == SS
ES == DS
ES == FS
ES == GS
ADDR == 1036441
EAX == 261632
EBX == 655360
ECX == 0
EDX == 131172
EIP == 991198
EFL == 70
CPL == 0
II == 0
A20 == 1
ES == "001000000000ffffffff00cf9300"
CS == "000800000000ffffffff00cf9b00"
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "000f5e8000000037"
IDT == "000f5ebe00000000"
CR0 == 17
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS == 131172
CCD == 0
CC0 == 0
EFER == 0
===========================================================================
..rsm():::EXIT
EAX == orig(EAX)
ECX == orig(ECX)
EDX == orig(EDX)
EIP == orig(ADDR)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == HLT
II == EFL_4
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(HLT)
II == orig(EFL_4)
II == orig(EFL_8)
II == orig(EFL_9)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == SMM
A20 == EFL_1
A20 == EFL_2
A20 == EFL_6
A20 == CR0_0
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(SMM)
A20 == orig(EFL_1)
A20 == orig(EFL_2)
A20 == orig(EFL_6)
A20 == orig(CR0_0)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == SS
ES == DS
ES == FS
ES == GS
ES == orig(ES)
ES == orig(SS)
ES == orig(DS)
ES == orig(FS)
ES == orig(GS)
CS == orig(CS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
ADDR == 968895
EAX == 261632
EBX == 11
ECX == 0
EDX == 131172
EIP == 1036441
EFL == 70
CPL == 0
II == 0
A20 == 1
ES == "001000000000ffffffff00cf9300"
CS == "000800000000ffffffff00cf9b00"
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "000f5e8000000037"
IDT == "000f5ebe00000000"
CR0 == 17
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS == 131172
CCD == 0
CC0 == 0
EFER == 0
===========================================================================
..rsm():::EXIT;condition="not(EFL_6==0)"
===========================================================================
..rsm():::EXIT;condition="not(D_EFL_6==0)"
EAX == orig(EAX)
ECX == orig(ECX)
EDX == orig(EDX)
EIP == orig(ADDR)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == HLT
II == EFL_4
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(HLT)
II == orig(EFL_4)
II == orig(EFL_8)
II == orig(EFL_9)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == SMM
A20 == EFL_1
A20 == EFL_2
A20 == EFL_6
A20 == CR0_0
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(SMM)
A20 == orig(EFL_1)
A20 == orig(EFL_2)
A20 == orig(EFL_6)
A20 == orig(CR0_0)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == SS
ES == DS
ES == FS
ES == GS
ES == orig(ES)
ES == orig(SS)
ES == orig(DS)
ES == orig(FS)
ES == orig(GS)
CS == orig(CS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
ADDR == 968895
EAX == 261632
EBX == 11
ECX == 0
EDX == 131172
EIP == 1036441
EFL == 70
CPL == 0
II == 0
A20 == 1
ES == "001000000000ffffffff00cf9300"
CS == "000800000000ffffffff00cf9b00"
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "000f5e8000000037"
IDT == "000f5ebe00000000"
CR0 == 17
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS == 131172
CCD == 0
CC0 == 0
EFER == 0
===========================================================================
..sarl():::ENTER
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SS == DS
FS == GS
(CCD == 0)  <==>  (A20 == EFL_6)
(CCD == 0)  <==>  (EFL_4 < EFL_6)
(CCD == 0)  <==>  (EFL_6 == 1)
(CCD == 0)  <==>  (II < EFL_6)
(CCD == 0)  ==>  (A20 == EFL_2)
(CCD == 0)  ==>  (A20 > EFL_4)
(CCD == 0)  ==>  (CS < SS)
(CCD == 0)  ==>  (CS one of { "000800000000ffffffff00cf9b00", "c000000c00000000ffff00009e00" })
(CCD == 0)  ==>  (EAX <= EBX)
(CCD == 0)  ==>  (EAX <= EDX)
(CCD == 0)  ==>  (EAX one of { -1, 0 })
(CCD == 0)  ==>  (EBX != ECX)
(CCD == 0)  ==>  (EDX >= 0)
(CCD == 0)  ==>  (EFL == 70)
(CCD == 0)  ==>  (EFL_2 == 1)
(CCD == 0)  ==>  (EFL_2 > EFL_4)
(CCD == 0)  ==>  (EFL_2 >= CR0_0)
(CCD == 0)  ==>  (EFL_4 <= CR0_0)
(CCD == 0)  ==>  (EFL_4 == 0)
(CCD == 0)  ==>  (EFL_6 >= CR0_0)
(CCD == 0)  ==>  (ES <= SS)
(CCD == 0)  ==>  (ES one of { "001000000000ffffffff00cf9300", "0040000004000000ffff00009300" })
(CCD == 0)  ==>  (FS one of { "0000000000000000ffff00009300", "001000000000ffffffff00cf9300" })
(CCD == 0)  ==>  (GDT one of { "0000910800000027", "000f5e8000000037" })
(CCD == 0)  ==>  (II < EFL_2)
(CCD == 0)  ==>  (II == EFL_4)
(CCD == 0)  ==>  (SS one of { "001000000000ffffffff00cf9300", "eb34000eb3400000ffff00009300" })
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
ES one of { "001000000000ffffffff00cf9300", "0040000004000000ffff00009300", "c000000c0000ffffffff008f9300" }
SS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300", "eb34000eb3400000ffff00009300" }
FS one of { "0000000000000000ffff00009300", "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= CR0_0
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= CR0_0
ES != CS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != FS
CS > LDT
CS > TR
SS >= FS
SS > LDT
SS > TR
FS > LDT
FS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_6
===========================================================================
..sarl():::ENTER;condition="EFL_6==0"
II == EFL_6
EBX one of { -1, 16, 492032 }
ECX one of { -1, 0, 259 }
===========================================================================
..sarl():::ENTER;condition="not(EFL_6==0)"
II == EFL_4
A20 == EFL_2
A20 == EFL_6
EAX one of { -1, 0 }
EDX >= 0
EFL == 70
ES one of { "001000000000ffffffff00cf9300", "0040000004000000ffff00009300" }
CS one of { "000800000000ffffffff00cf9b00", "c000000c00000000ffff00009e00" }
SS one of { "001000000000ffffffff00cf9300", "eb34000eb3400000ffff00009300" }
FS one of { "0000000000000000ffff00009300", "001000000000ffffffff00cf9300" }
GDT one of { "0000910800000027", "000f5e8000000037" }
CCD == 0
EAX <= EBX
EAX <= EDX
EBX != ECX
ES <= SS
CS < SS
===========================================================================
..sarl():::ENTER;condition="not(D_EFL_6==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SS == DS
FS == GS
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
ES one of { "001000000000ffffffff00cf9300", "0040000004000000ffff00009300", "c000000c0000ffffffff008f9300" }
SS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300", "eb34000eb3400000ffff00009300" }
FS one of { "0000000000000000ffff00009300", "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= CR0_0
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= CR0_0
ES != CS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != FS
CS > LDT
CS > TR
SS >= FS
SS > LDT
SS > TR
FS > LDT
FS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_6
===========================================================================
..sarl():::EXIT
EAX == orig(EAX)
EBX == orig(EBX)
ECX == orig(ECX)
EDX == orig(EDX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_8)
II == orig(EFL_9)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == orig(ES)
CS == orig(CS)
SS == DS
SS == orig(SS)
SS == orig(DS)
FS == GS
FS == orig(FS)
FS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == orig(EFL_2)
EFL_4 == orig(EFL_4)
EFL_6 == orig(EFL_6)
CR0_0 == orig(CR0_0)
(CCD == 0)  <==>  (A20 == EFL_6)
(CCD == 0)  <==>  (EFL_4 < EFL_6)
(CCD == 0)  <==>  (EFL_6 == 1)
(CCD == 0)  <==>  (II < EFL_6)
(CCD == 0)  ==>  (A20 == EFL_2)
(CCD == 0)  ==>  (A20 > EFL_4)
(CCD == 0)  ==>  (CS < SS)
(CCD == 0)  ==>  (CS one of { "000800000000ffffffff00cf9b00", "c000000c00000000ffff00009e00" })
(CCD == 0)  ==>  (EAX <= EBX)
(CCD == 0)  ==>  (EAX <= EDX)
(CCD == 0)  ==>  (EAX one of { -1, 0 })
(CCD == 0)  ==>  (EBX != ECX)
(CCD == 0)  ==>  (EDX >= 0)
(CCD == 0)  ==>  (EFL == 70)
(CCD == 0)  ==>  (EFL_2 == 1)
(CCD == 0)  ==>  (EFL_2 > EFL_4)
(CCD == 0)  ==>  (EFL_2 >= CR0_0)
(CCD == 0)  ==>  (EFL_4 <= CR0_0)
(CCD == 0)  ==>  (EFL_4 == 0)
(CCD == 0)  ==>  (EFL_6 >= CR0_0)
(CCD == 0)  ==>  (ES <= SS)
(CCD == 0)  ==>  (ES one of { "001000000000ffffffff00cf9300", "0040000004000000ffff00009300" })
(CCD == 0)  ==>  (FS one of { "0000000000000000ffff00009300", "001000000000ffffffff00cf9300" })
(CCD == 0)  ==>  (GDT one of { "0000910800000027", "000f5e8000000037" })
(CCD == 0)  ==>  (II < EFL_2)
(CCD == 0)  ==>  (II == EFL_4)
(CCD == 0)  ==>  (SS one of { "001000000000ffffffff00cf9300", "eb34000eb3400000ffff00009300" })
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
ES one of { "001000000000ffffffff00cf9300", "0040000004000000ffff00009300", "c000000c0000ffffffff008f9300" }
SS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300", "eb34000eb3400000ffff00009300" }
FS one of { "0000000000000000ffff00009300", "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
ADDR > orig(ADDR)
EIP != orig(ADDR)
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= CR0_0
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= CR0_0
ES != CS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != FS
CS > LDT
CS > TR
SS >= FS
SS > LDT
SS > TR
FS > LDT
FS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_6
===========================================================================
..sarl():::EXIT;condition="EFL_6==0"
II == EFL_6
II == orig(EFL_6)
EBX one of { -1, 16, 492032 }
ECX one of { -1, 0, 259 }
===========================================================================
..sarl():::EXIT;condition="not(EFL_6==0)"
II == EFL_4
II == orig(EFL_4)
A20 == EFL_2
A20 == EFL_6
A20 == orig(EFL_2)
A20 == orig(EFL_6)
EAX one of { -1, 0 }
EDX >= 0
EFL == 70
ES one of { "001000000000ffffffff00cf9300", "0040000004000000ffff00009300" }
CS one of { "000800000000ffffffff00cf9b00", "c000000c00000000ffff00009e00" }
SS one of { "001000000000ffffffff00cf9300", "eb34000eb3400000ffff00009300" }
FS one of { "0000000000000000ffff00009300", "001000000000ffffffff00cf9300" }
GDT one of { "0000910800000027", "000f5e8000000037" }
CCD == 0
EAX <= EBX
EAX <= EDX
EBX != ECX
ES <= SS
CS < SS
===========================================================================
..sarl():::EXIT;condition="not(D_EFL_6==0)"
EAX == orig(EAX)
EBX == orig(EBX)
ECX == orig(ECX)
EDX == orig(EDX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_8)
II == orig(EFL_9)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == orig(ES)
CS == orig(CS)
SS == DS
SS == orig(SS)
SS == orig(DS)
FS == GS
FS == orig(FS)
FS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == orig(EFL_2)
EFL_4 == orig(EFL_4)
EFL_6 == orig(EFL_6)
CR0_0 == orig(CR0_0)
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
ES one of { "001000000000ffffffff00cf9300", "0040000004000000ffff00009300", "c000000c0000ffffffff008f9300" }
SS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300", "eb34000eb3400000ffff00009300" }
FS one of { "0000000000000000ffff00009300", "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
ADDR > orig(ADDR)
EIP != orig(ADDR)
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= CR0_0
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= CR0_0
ES != CS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != FS
CS > LDT
CS > TR
SS >= FS
SS > LDT
SS > TR
FS > LDT
FS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_6
===========================================================================
..sbbb():::ENTER
EBX == EDX
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_2
II == EFL_6
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_0
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == EFL_4
A20 == EFL_9
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SS == FS
ADDR == 826675
EAX one of { 6144, 6192 }
EBX == 65535
ECX == 0
EIP one of { 1317, 1337 }
EFL == 530
CPL == 0
II == 0
A20 == 1
ES == "f000000f0000ffffffff008f9300"
CS == "c980000c9800ffffffff008f9b00"
SS == "000000000000ffffffff008f9300"
DS == "c980000c9800ffffffff008f9300"
GS == "ffff000ffff0ffffffff008f9300"
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "0000000000000000"
IDT == "00000000000003ff"
CR0 == 16
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS == 16
CCD one of { 791, 792 }
CC0 == 0
EFER == 0
===========================================================================
..sbbb():::ENTER;condition="EFL_6==0"
===========================================================================
..sbbb():::ENTER;condition="not(D_EFL_6==0)"
EBX == EDX
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_2
II == EFL_6
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_0
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == EFL_4
A20 == EFL_9
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SS == FS
ADDR == 826675
EAX one of { 6144, 6192 }
EBX == 65535
ECX == 0
EIP one of { 1317, 1337 }
EFL == 530
CPL == 0
II == 0
A20 == 1
ES == "f000000f0000ffffffff008f9300"
CS == "c980000c9800ffffffff008f9b00"
SS == "000000000000ffffffff008f9300"
DS == "c980000c9800ffffffff008f9300"
GS == "ffff000ffff0ffffffff008f9300"
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "0000000000000000"
IDT == "00000000000003ff"
CR0 == 16
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS == 16
CCD one of { 791, 792 }
CC0 == 0
EFER == 0
===========================================================================
..sbbb():::EXIT
EAX == orig(EAX)
EBX == EDX
EBX == orig(EBX)
EBX == orig(EDX)
ECX == orig(ECX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_2
II == EFL_6
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_0
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_2)
II == orig(EFL_6)
II == orig(EFL_8)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_0)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == EFL_4
A20 == EFL_9
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(EFL_4)
A20 == orig(EFL_9)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == orig(ES)
CS == orig(CS)
SS == FS
SS == orig(SS)
SS == orig(FS)
DS == orig(DS)
GS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
ADDR == 826677
EAX one of { 6144, 6192 }
EBX == 65535
ECX == 0
EIP one of { 1317, 1337 }
EFL == 530
CPL == 0
II == 0
A20 == 1
ES == "f000000f0000ffffffff008f9300"
CS == "c980000c9800ffffffff008f9b00"
SS == "000000000000ffffffff008f9300"
DS == "c980000c9800ffffffff008f9300"
GS == "ffff000ffff0ffffffff008f9300"
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "0000000000000000"
IDT == "00000000000003ff"
CR0 == 16
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS == 16
CCD one of { 791, 792 }
CC0 == 0
EFER == 0
===========================================================================
..sbbb():::EXIT;condition="EFL_6==0"
===========================================================================
..sbbb():::EXIT;condition="not(D_EFL_6==0)"
EAX == orig(EAX)
EBX == EDX
EBX == orig(EBX)
EBX == orig(EDX)
ECX == orig(ECX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_2
II == EFL_6
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_0
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_2)
II == orig(EFL_6)
II == orig(EFL_8)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_0)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == EFL_4
A20 == EFL_9
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(EFL_4)
A20 == orig(EFL_9)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == orig(ES)
CS == orig(CS)
SS == FS
SS == orig(SS)
SS == orig(FS)
DS == orig(DS)
GS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
ADDR == 826677
EAX one of { 6144, 6192 }
EBX == 65535
ECX == 0
EIP one of { 1317, 1337 }
EFL == 530
CPL == 0
II == 0
A20 == 1
ES == "f000000f0000ffffffff008f9300"
CS == "c980000c9800ffffffff008f9b00"
SS == "000000000000ffffffff008f9300"
DS == "c980000c9800ffffffff008f9300"
GS == "ffff000ffff0ffffffff008f9300"
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "0000000000000000"
IDT == "00000000000003ff"
CR0 == 16
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS == 16
CCD one of { 791, 792 }
CC0 == 0
EFER == 0
===========================================================================
..sbbl():::ENTER
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SS == DS
FS == GS
(EFL_6 == 0)  <==>  (A20 > EFL_6)
(EFL_6 == 0)  <==>  (EFL_4 >= EFL_6)
(EFL_6 == 0)  <==>  (II == EFL_6)
(EFL_6 == 0)  ==>  (CCD >= 1)
(EFL_6 == 0)  ==>  (EFL >= 2)
(EFL_6 == 0)  ==>  (EFL_2 <= CR0_0)
(EFL_6 == 0)  ==>  (EFL_2 one of { 0, 1 })
(EFL_6 == 0)  ==>  (EFL_4 one of { 0, 1 })
(EFL_6 == 0)  ==>  (EFL_6 <= CR0_0)
(EFL_6 == 0)  ==>  (ES one of { "001000000000ffffffff00cf9300", "004000000400ffffffff008f9300", "6000000600000000ffff00009300" })
(EFL_6 == 0)  ==>  (FS one of { "0000000000000000ffff00009300", "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" })
(EFL_6 == 0)  ==>  (SS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300", "dc00000dc0000000ffff00009300" })
(EFL_6 == 1)  <==>  (A20 == EFL_6)
(EFL_6 == 1)  <==>  (EFL_4 < EFL_6)
(EFL_6 == 1)  <==>  (II < EFL_6)
(EFL_6 == 1)  ==>  (A20 == EFL_2)
(EFL_6 == 1)  ==>  (A20 > EFL_4)
(EFL_6 == 1)  ==>  (CCD one of { 0, 1005056 })
(EFL_6 == 1)  ==>  (CS one of { "000800000000ffffffff00cf9b00", "f000000f00000000ffff00009b00", "f000000f00000000ffff00009e00" })
(EFL_6 == 1)  ==>  (EAX one of { -1, 1610613232 })
(EFL_6 == 1)  ==>  (ECX one of { -1, 0, 1 })
(EFL_6 == 1)  ==>  (EFL == 70)
(EFL_6 == 1)  ==>  (EFL_2 == 1)
(EFL_6 == 1)  ==>  (EFL_2 > EFL_4)
(EFL_6 == 1)  ==>  (EFL_2 >= CR0_0)
(EFL_6 == 1)  ==>  (EFL_4 == 0)
(EFL_6 == 1)  ==>  (EFL_6 >= CR0_0)
(EFL_6 == 1)  ==>  (ES >= SS)
(EFL_6 == 1)  ==>  (ES one of { "001000000000ffffffff00cf9300", "dc00000dc0000000ffff00009300", "f564000f56400000ffff00009300" })
(EFL_6 == 1)  ==>  (FS one of { "0000000000000000ffff00009300", "001000000000ffffffff00cf9300" })
(EFL_6 == 1)  ==>  (II < EFL_2)
(EFL_6 == 1)  ==>  (II == EFL_4)
(EFL_6 == 1)  ==>  (SS one of { "001000000000ffffffff00cf9300", "dc00000dc0000000ffff00009300" })
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
SS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300", "dc00000dc0000000ffff00009300" }
FS one of { "0000000000000000ffff00009300", "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= CR0_0
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= CR0_0
ES != CS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != FS
CS > LDT
CS > TR
SS >= FS
SS > LDT
SS > TR
FS > LDT
FS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_6
EFL_4 <= CR0_0
===========================================================================
..sbbl():::ENTER;condition="EFL_6==0"
II == EFL_6
ES one of { "001000000000ffffffff00cf9300", "004000000400ffffffff008f9300", "6000000600000000ffff00009300" }
CCD >= 1
EFL_2 <= CR0_0
===========================================================================
..sbbl():::ENTER;condition="not(EFL_6==0)"
II == EFL_4
A20 == EFL_2
A20 == EFL_6
EAX one of { -1, 1610613232 }
ECX one of { -1, 0, 1 }
EFL == 70
ES one of { "001000000000ffffffff00cf9300", "dc00000dc0000000ffff00009300", "f564000f56400000ffff00009300" }
CS one of { "000800000000ffffffff00cf9b00", "f000000f00000000ffff00009b00", "f000000f00000000ffff00009e00" }
SS one of { "001000000000ffffffff00cf9300", "dc00000dc0000000ffff00009300" }
FS one of { "0000000000000000ffff00009300", "001000000000ffffffff00cf9300" }
CCD one of { 0, 1005056 }
ES >= SS
===========================================================================
..sbbl():::ENTER;condition="not(D_EFL_6==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SS == DS
FS == GS
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
SS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300", "dc00000dc0000000ffff00009300" }
FS one of { "0000000000000000ffff00009300", "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= CR0_0
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= CR0_0
ES != CS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != FS
CS > LDT
CS > TR
SS >= FS
SS > LDT
SS > TR
FS > LDT
FS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_6
EFL_4 <= CR0_0
===========================================================================
..sbbl():::EXIT
EAX == orig(EAX)
ECX == orig(ECX)
EDX == orig(EDX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_8)
II == orig(EFL_9)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == orig(ES)
CS == orig(CS)
SS == DS
SS == orig(SS)
SS == orig(DS)
FS == GS
FS == orig(FS)
FS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == orig(EFL_2)
EFL_4 == orig(EFL_4)
EFL_6 == orig(EFL_6)
CR0_0 == orig(CR0_0)
(EFL_6 == 0)  <==>  (A20 > EFL_6)
(EFL_6 == 0)  <==>  (EFL_4 >= EFL_6)
(EFL_6 == 0)  <==>  (II == EFL_6)
(EFL_6 == 0)  ==>  (CCD >= 1)
(EFL_6 == 0)  ==>  (EFL >= 2)
(EFL_6 == 0)  ==>  (EFL_2 <= CR0_0)
(EFL_6 == 0)  ==>  (EFL_2 one of { 0, 1 })
(EFL_6 == 0)  ==>  (EFL_4 one of { 0, 1 })
(EFL_6 == 0)  ==>  (EFL_6 <= CR0_0)
(EFL_6 == 0)  ==>  (ES one of { "001000000000ffffffff00cf9300", "004000000400ffffffff008f9300", "6000000600000000ffff00009300" })
(EFL_6 == 0)  ==>  (FS one of { "0000000000000000ffff00009300", "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" })
(EFL_6 == 0)  ==>  (SS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300", "dc00000dc0000000ffff00009300" })
(EFL_6 == 0)  ==>  (orig(EBX) % EBX == 0)
(EFL_6 == 1)  <==>  (A20 == EFL_6)
(EFL_6 == 1)  <==>  (EFL_4 < EFL_6)
(EFL_6 == 1)  <==>  (II < EFL_6)
(EFL_6 == 1)  ==>  (A20 == EFL_2)
(EFL_6 == 1)  ==>  (A20 > EFL_4)
(EFL_6 == 1)  ==>  (CCD one of { 0, 1005056 })
(EFL_6 == 1)  ==>  (CS one of { "000800000000ffffffff00cf9b00", "f000000f00000000ffff00009b00", "f000000f00000000ffff00009e00" })
(EFL_6 == 1)  ==>  (EAX one of { -1, 1610613232 })
(EFL_6 == 1)  ==>  (EBX == orig(EBX))
(EFL_6 == 1)  ==>  (ECX one of { -1, 0, 1 })
(EFL_6 == 1)  ==>  (EFL == 70)
(EFL_6 == 1)  ==>  (EFL_2 == 1)
(EFL_6 == 1)  ==>  (EFL_2 > EFL_4)
(EFL_6 == 1)  ==>  (EFL_2 >= CR0_0)
(EFL_6 == 1)  ==>  (EFL_4 == 0)
(EFL_6 == 1)  ==>  (EFL_6 >= CR0_0)
(EFL_6 == 1)  ==>  (ES >= SS)
(EFL_6 == 1)  ==>  (ES one of { "001000000000ffffffff00cf9300", "dc00000dc0000000ffff00009300", "f564000f56400000ffff00009300" })
(EFL_6 == 1)  ==>  (FS one of { "0000000000000000ffff00009300", "001000000000ffffffff00cf9300" })
(EFL_6 == 1)  ==>  (II < EFL_2)
(EFL_6 == 1)  ==>  (II == EFL_4)
(EFL_6 == 1)  ==>  (SS one of { "001000000000ffffffff00cf9300", "dc00000dc0000000ffff00009300" })
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
SS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300", "dc00000dc0000000ffff00009300" }
FS one of { "0000000000000000ffff00009300", "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
ADDR > orig(ADDR)
EBX <= orig(EBX)
EIP != orig(ADDR)
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= CR0_0
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= CR0_0
ES != CS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != FS
CS > LDT
CS > TR
SS >= FS
SS > LDT
SS > TR
FS > LDT
FS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_6
EFL_4 <= CR0_0
===========================================================================
..sbbl():::EXIT;condition="EFL_6==0"
II == EFL_6
II == orig(EFL_6)
ES one of { "001000000000ffffffff00cf9300", "004000000400ffffffff008f9300", "6000000600000000ffff00009300" }
CCD >= 1
orig(EBX) % EBX == 0
EFL_2 <= CR0_0
===========================================================================
..sbbl():::EXIT;condition="not(EFL_6==0)"
EBX == orig(EBX)
II == EFL_4
II == orig(EFL_4)
A20 == EFL_2
A20 == EFL_6
A20 == orig(EFL_2)
A20 == orig(EFL_6)
EAX one of { -1, 1610613232 }
ECX one of { -1, 0, 1 }
EFL == 70
ES one of { "001000000000ffffffff00cf9300", "dc00000dc0000000ffff00009300", "f564000f56400000ffff00009300" }
CS one of { "000800000000ffffffff00cf9b00", "f000000f00000000ffff00009b00", "f000000f00000000ffff00009e00" }
SS one of { "001000000000ffffffff00cf9300", "dc00000dc0000000ffff00009300" }
FS one of { "0000000000000000ffff00009300", "001000000000ffffffff00cf9300" }
CCD one of { 0, 1005056 }
ES >= SS
===========================================================================
..sbbl():::EXIT;condition="not(D_EFL_6==0)"
EAX == orig(EAX)
ECX == orig(ECX)
EDX == orig(EDX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_8)
II == orig(EFL_9)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == orig(ES)
CS == orig(CS)
SS == DS
SS == orig(SS)
SS == orig(DS)
FS == GS
FS == orig(FS)
FS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == orig(EFL_2)
EFL_4 == orig(EFL_4)
EFL_6 == orig(EFL_6)
CR0_0 == orig(CR0_0)
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
SS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300", "dc00000dc0000000ffff00009300" }
FS one of { "0000000000000000ffff00009300", "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
ADDR > orig(ADDR)
EBX <= orig(EBX)
EIP != orig(ADDR)
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= CR0_0
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= CR0_0
ES != CS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != FS
CS > LDT
CS > TR
SS >= FS
SS > LDT
SS > TR
FS > LDT
FS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_6
EFL_4 <= CR0_0
===========================================================================
..seta():::ENTER
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_4
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == EFL_2
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
ES == SS
ES == DS
FS == GS
(ADDR == 1009765)  <==>  (A20 == EFL_6)
(ADDR == 1009765)  <==>  (CCD == 0)
(ADDR == 1009765)  <==>  (CCS == 0)
(ADDR == 1009765)  <==>  (CR0 == 16)
(ADDR == 1009765)  <==>  (CR0_0 == 0)
(ADDR == 1009765)  <==>  (CS == "f000000f0000ffffffff008f9b00")
(ADDR == 1009765)  <==>  (EBX == 56320)
(ADDR == 1009765)  <==>  (EBX == EDX)
(ADDR == 1009765)  <==>  (ECX == 0)
(ADDR == 1009765)  <==>  (EDX == 56320)
(ADDR == 1009765)  <==>  (EFL == 70)
(ADDR == 1009765)  <==>  (EFL_6 == 1)
(ADDR == 1009765)  <==>  (EIP == 31819)
(ADDR == 1009765)  <==>  (ES == "dc00000dc000ffffffff008f9300")
(ADDR == 1009765)  <==>  (FS == "000000000000ffffffff008f9300")
(ADDR == 1009765)  <==>  (GDT == "0000000000000000")
(ADDR == 1009765)  <==>  (IDT == "00000000000003ff")
(ADDR == 1009765)  <==>  (II == CR0_0)
(ADDR one of { 133873334, 133877294 })  <==>  (A20 == CR0_0)
(ADDR one of { 133873334, 133877294 })  <==>  (CCD one of { 2097152000, 4294966976L })
(ADDR one of { 133873334, 133877294 })  <==>  (CCS one of { 133866768, 2147483648L })
(ADDR one of { 133873334, 133877294 })  <==>  (CR0 == 17)
(ADDR one of { 133873334, 133877294 })  <==>  (CR0_0 == 1)
(ADDR one of { 133873334, 133877294 })  <==>  (CS == "000800000000ffffffff00cf9b00")
(ADDR one of { 133873334, 133877294 })  <==>  (EAX == ECX)
(ADDR one of { 133873334, 133877294 })  <==>  (EBX one of { -1, 4294967295L })
(ADDR one of { 133873334, 133877294 })  <==>  (ECX == -1)
(ADDR one of { 133873334, 133877294 })  <==>  (EDX == 0)
(ADDR one of { 133873334, 133877294 })  <==>  (EFL one of { 6, 135 })
(ADDR one of { 133873334, 133877294 })  <==>  (EFL_6 == 0)
(ADDR one of { 133873334, 133877294 })  <==>  (EIP one of { 133873319, 133877276 })
(ADDR one of { 133873334, 133877294 })  <==>  (ES == "001000000000ffffffff00cf9300")
(ADDR one of { 133873334, 133877294 })  <==>  (ES == FS)
(ADDR one of { 133873334, 133877294 })  <==>  (FS == "001000000000ffffffff00cf9300")
(ADDR one of { 133873334, 133877294 })  <==>  (GDT == "000f5e8000000037")
(ADDR one of { 133873334, 133877294 })  <==>  (IDT == "000f5ebe00000000")
(ADDR one of { 133873334, 133877294 })  <==>  (II == EFL_6)
ADDR one of { 1009765, 133873334, 133877294 }
EAX == -1
EBX one of { -1, 56320, 4294967295L }
ECX one of { -1, 0 }
EDX one of { 0, 56320 }
EIP one of { 31819, 133873319, 133877276 }
EFL one of { 6, 70, 135 }
CPL == 0
II == 0
A20 == 1
ES one of { "001000000000ffffffff00cf9300", "dc00000dc000ffffffff008f9300" }
CS one of { "000800000000ffffffff00cf9b00", "f000000f0000ffffffff008f9b00" }
FS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS one of { 0, 133866768, 2147483648L }
CCD one of { 0, 2097152000, 4294966976L }
CC0 == 0
EFER == 0
EFL_6 one of { 0, 1 }
CR0_0 one of { 0, 1 }
===========================================================================
..seta():::ENTER;condition="EFL_6==0"
EAX == ECX
II == EFL_6
A20 == CR0_0
ES == FS
ES == GS
ADDR one of { 133873334, 133877294 }
EBX one of { -1, 4294967295L }
EDX == 0
EIP one of { 133873319, 133877276 }
EFL one of { 6, 135 }
ES == "001000000000ffffffff00cf9300"
CS == "000800000000ffffffff00cf9b00"
GDT == "000f5e8000000037"
IDT == "000f5ebe00000000"
CR0 == 17
CCS one of { 133866768, 2147483648L }
CCD one of { 2097152000, 4294966976L }
===========================================================================
..seta():::ENTER;condition="not(EFL_6==0)"
EBX == EDX
II == CR0_0
A20 == EFL_6
ADDR == 1009765
EBX == 56320
ECX == 0
EIP == 31819
EFL == 70
ES == "dc00000dc000ffffffff008f9300"
CS == "f000000f0000ffffffff008f9b00"
FS == "000000000000ffffffff008f9300"
GDT == "0000000000000000"
IDT == "00000000000003ff"
CR0 == 16
CCS == 0
CCD == 0
===========================================================================
..seta():::ENTER;condition="not(D_EFL_6==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_4
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == EFL_2
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
ES == SS
ES == DS
FS == GS
ADDR one of { 1009765, 133873334, 133877294 }
EAX == -1
EBX one of { -1, 56320, 4294967295L }
ECX one of { -1, 0 }
EDX one of { 0, 56320 }
EIP one of { 31819, 133873319, 133877276 }
EFL one of { 6, 70, 135 }
CPL == 0
II == 0
A20 == 1
ES one of { "001000000000ffffffff00cf9300", "dc00000dc000ffffffff008f9300" }
CS one of { "000800000000ffffffff00cf9b00", "f000000f0000ffffffff008f9b00" }
FS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS one of { 0, 133866768, 2147483648L }
CCD one of { 0, 2097152000, 4294966976L }
CC0 == 0
EFER == 0
EFL_6 one of { 0, 1 }
CR0_0 one of { 0, 1 }
===========================================================================
..seta():::EXIT
EAX == orig(EAX)
EBX == orig(EBX)
ECX == orig(ECX)
EDX == orig(EDX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_4
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_4)
II == orig(EFL_8)
II == orig(EFL_9)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == EFL_2
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(EFL_2)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == SS
ES == DS
ES == orig(ES)
ES == orig(SS)
ES == orig(DS)
CS == orig(CS)
FS == GS
FS == orig(FS)
FS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_6 == orig(EFL_6)
CR0_0 == orig(CR0_0)
(ADDR == 1009768)  <==>  (A20 == EFL_6)
(ADDR == 1009768)  <==>  (CCD == 0)
(ADDR == 1009768)  <==>  (CCS == 0)
(ADDR == 1009768)  <==>  (CR0 == 16)
(ADDR == 1009768)  <==>  (CR0_0 == 0)
(ADDR == 1009768)  <==>  (CS == "f000000f0000ffffffff008f9b00")
(ADDR == 1009768)  <==>  (EBX == 56320)
(ADDR == 1009768)  <==>  (EBX == EDX)
(ADDR == 1009768)  <==>  (ECX == 0)
(ADDR == 1009768)  <==>  (EDX == 56320)
(ADDR == 1009768)  <==>  (EFL == 70)
(ADDR == 1009768)  <==>  (EFL_6 == 1)
(ADDR == 1009768)  <==>  (EIP == 31819)
(ADDR == 1009768)  <==>  (ES == "dc00000dc000ffffffff008f9300")
(ADDR == 1009768)  <==>  (FS == "000000000000ffffffff008f9300")
(ADDR == 1009768)  <==>  (GDT == "0000000000000000")
(ADDR == 1009768)  <==>  (IDT == "00000000000003ff")
(ADDR == 1009768)  <==>  (II == CR0_0)
(ADDR == 1009768)  <==>  (orig(ADDR) == 1009765)
(ADDR one of { 133873337, 133877297 })  <==>  (A20 == CR0_0)
(ADDR one of { 133873337, 133877297 })  <==>  (CCD one of { 2097152000, 4294966976L })
(ADDR one of { 133873337, 133877297 })  <==>  (CCS one of { 133866768, 2147483648L })
(ADDR one of { 133873337, 133877297 })  <==>  (CR0 == 17)
(ADDR one of { 133873337, 133877297 })  <==>  (CR0_0 == 1)
(ADDR one of { 133873337, 133877297 })  <==>  (CS == "000800000000ffffffff00cf9b00")
(ADDR one of { 133873337, 133877297 })  <==>  (EAX == ECX)
(ADDR one of { 133873337, 133877297 })  <==>  (EBX one of { -1, 4294967295L })
(ADDR one of { 133873337, 133877297 })  <==>  (ECX == -1)
(ADDR one of { 133873337, 133877297 })  <==>  (EDX == 0)
(ADDR one of { 133873337, 133877297 })  <==>  (EFL one of { 6, 135 })
(ADDR one of { 133873337, 133877297 })  <==>  (EFL_6 == 0)
(ADDR one of { 133873337, 133877297 })  <==>  (EIP one of { 133873319, 133877276 })
(ADDR one of { 133873337, 133877297 })  <==>  (ES == "001000000000ffffffff00cf9300")
(ADDR one of { 133873337, 133877297 })  <==>  (ES == FS)
(ADDR one of { 133873337, 133877297 })  <==>  (FS == "001000000000ffffffff00cf9300")
(ADDR one of { 133873337, 133877297 })  <==>  (GDT == "000f5e8000000037")
(ADDR one of { 133873337, 133877297 })  <==>  (IDT == "000f5ebe00000000")
(ADDR one of { 133873337, 133877297 })  <==>  (II == EFL_6)
(ADDR one of { 133873337, 133877297 })  <==>  (orig(ADDR) one of { 133873334, 133877294 })
ADDR one of { 1009768, 133873337, 133877297 }
EAX == -1
EBX one of { -1, 56320, 4294967295L }
ECX one of { -1, 0 }
EDX one of { 0, 56320 }
EIP one of { 31819, 133873319, 133877276 }
EFL one of { 6, 70, 135 }
CPL == 0
II == 0
A20 == 1
ES one of { "001000000000ffffffff00cf9300", "dc00000dc000ffffffff008f9300" }
CS one of { "000800000000ffffffff00cf9b00", "f000000f0000ffffffff008f9b00" }
FS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS one of { 0, 133866768, 2147483648L }
CCD one of { 0, 2097152000, 4294966976L }
CC0 == 0
EFER == 0
EFL_6 one of { 0, 1 }
CR0_0 one of { 0, 1 }
===========================================================================
..seta():::EXIT;condition="EFL_6==0"
EAX == ECX
EAX == orig(ECX)
II == EFL_6
II == orig(EFL_6)
A20 == CR0_0
A20 == orig(CR0_0)
ES == FS
ES == GS
ES == orig(FS)
ES == orig(GS)
ADDR one of { 133873337, 133877297 }
EBX one of { -1, 4294967295L }
EDX == 0
EIP one of { 133873319, 133877276 }
EFL one of { 6, 135 }
ES == "001000000000ffffffff00cf9300"
CS == "000800000000ffffffff00cf9b00"
GDT == "000f5e8000000037"
IDT == "000f5ebe00000000"
CR0 == 17
CCS one of { 133866768, 2147483648L }
CCD one of { 2097152000, 4294966976L }
===========================================================================
..seta():::EXIT;condition="not(EFL_6==0)"
EBX == EDX
EBX == orig(EDX)
II == CR0_0
II == orig(CR0_0)
A20 == EFL_6
A20 == orig(EFL_6)
ADDR == 1009768
EBX == 56320
ECX == 0
EIP == 31819
EFL == 70
ES == "dc00000dc000ffffffff008f9300"
CS == "f000000f0000ffffffff008f9b00"
FS == "000000000000ffffffff008f9300"
GDT == "0000000000000000"
IDT == "00000000000003ff"
CR0 == 16
CCS == 0
CCD == 0
===========================================================================
..seta():::EXIT;condition="not(D_EFL_6==0)"
EAX == orig(EAX)
EBX == orig(EBX)
ECX == orig(ECX)
EDX == orig(EDX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_4
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_4)
II == orig(EFL_8)
II == orig(EFL_9)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == EFL_2
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(EFL_2)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == SS
ES == DS
ES == orig(ES)
ES == orig(SS)
ES == orig(DS)
CS == orig(CS)
FS == GS
FS == orig(FS)
FS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_6 == orig(EFL_6)
CR0_0 == orig(CR0_0)
ADDR one of { 1009768, 133873337, 133877297 }
EAX == -1
EBX one of { -1, 56320, 4294967295L }
ECX one of { -1, 0 }
EDX one of { 0, 56320 }
EIP one of { 31819, 133873319, 133877276 }
EFL one of { 6, 70, 135 }
CPL == 0
II == 0
A20 == 1
ES one of { "001000000000ffffffff00cf9300", "dc00000dc000ffffffff008f9300" }
CS one of { "000800000000ffffffff00cf9b00", "f000000f0000ffffffff008f9b00" }
FS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS one of { 0, 133866768, 2147483648L }
CCD one of { 0, 2097152000, 4294966976L }
CC0 == 0
EFER == 0
EFL_6 one of { 0, 1 }
CR0_0 one of { 0, 1 }
===========================================================================
..sete():::ENTER
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SS == DS
FS == GS
(EFL_6 == 0)  <==>  (A20 > EFL_6)
(EFL_6 == 0)  <==>  (EFL_4 >= EFL_6)
(EFL_6 == 0)  <==>  (II == EFL_6)
(EFL_6 == 0)  ==>  (EAX != EDX)
(EFL_6 == 0)  ==>  (EAX one of { -1, 3691050432L })
(EFL_6 == 0)  ==>  (EBX != ECX)
(EFL_6 == 0)  ==>  (EDX % EAX == 0)
(EFL_6 == 0)  ==>  (EDX >= 0)
(EFL_6 == 0)  ==>  (EFL >= 2)
(EFL_6 == 0)  ==>  (EFL_2 one of { 0, 1 })
(EFL_6 == 0)  ==>  (EFL_4 one of { 0, 1 })
(EFL_6 == 0)  ==>  (EFL_6 <= CR0_0)
(EFL_6 == 0)  ==>  (ES one of { "001000000000ffffffff00cf9300", "6000000600000000ffff00009300", "c000000c0000ffffffff008f9300" })
(EFL_6 == 0)  ==>  (FS one of { "0000000000000000ffff00009300", "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" })
(EFL_6 == 0)  ==>  (SS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300", "dc00000dc0000000ffff00009300" })
(EFL_6 == 1)  <==>  (A20 == EFL_6)
(EFL_6 == 1)  ==>  (A20 == EFL_2)
(EFL_6 == 1)  ==>  (CCD one of { 0, 27904 })
(EFL_6 == 1)  ==>  (CS one of { "000800000000ffffffff00cf9a00", "000800000000ffffffff00cf9b00", "c000000c0000ffffffff008f9b00" })
(EFL_6 == 1)  ==>  (EAX one of { -1, 0 })
(EFL_6 == 1)  ==>  (ECX one of { -1, 0, 2147483648L })
(EFL_6 == 1)  ==>  (EDX one of { -1, 0 })
(EFL_6 == 1)  ==>  (EFL == 70)
(EFL_6 == 1)  ==>  (EFL_2 == 1)
(EFL_6 == 1)  ==>  (EFL_4 == 0)
(EFL_6 == 1)  ==>  (ES one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300", "c000000c0000ffffffff008f9300" })
(EFL_6 == 1)  ==>  (FS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" })
(EFL_6 == 1)  ==>  (II == EFL_4)
(EFL_6 == 1)  ==>  (SS == FS)
(EFL_6 == 1)  ==>  (SS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" })
EAX one of { -1, 0, 3691050432L }
EBX >= -1
ECX >= -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
SS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300", "dc00000dc0000000ffff00009300" }
FS one of { "0000000000000000ffff00009300", "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= CR0_0
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= CR0_0
ES != CS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != FS
CS > LDT
CS > TR
SS >= FS
SS > LDT
SS > TR
FS > LDT
FS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_6
EFL_4 <= CR0_0
===========================================================================
..sete():::ENTER;condition="EFL_6==0"
II == EFL_6
EAX one of { -1, 3691050432L }
EDX >= 0
ES one of { "001000000000ffffffff00cf9300", "6000000600000000ffff00009300", "c000000c0000ffffffff008f9300" }
EAX != EDX
EDX % EAX == 0
EBX != ECX
===========================================================================
..sete():::ENTER;condition="not(EFL_6==0)"
II == EFL_4
A20 == EFL_2
A20 == EFL_6
SS == FS
SS == GS
EAX one of { -1, 0 }
ECX one of { -1, 0, 2147483648L }
EDX one of { -1, 0 }
EFL == 70
ES one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300", "c000000c0000ffffffff008f9300" }
CS one of { "000800000000ffffffff00cf9a00", "000800000000ffffffff00cf9b00", "c000000c0000ffffffff008f9b00" }
SS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" }
CCD one of { 0, 27904 }
===========================================================================
..sete():::ENTER;condition="not(D_EFL_6==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SS == DS
FS == GS
EAX one of { -1, 0, 3691050432L }
EBX >= -1
ECX >= -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
SS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300", "dc00000dc0000000ffff00009300" }
FS one of { "0000000000000000ffff00009300", "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= CR0_0
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= CR0_0
ES != CS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != FS
CS > LDT
CS > TR
SS >= FS
SS > LDT
SS > TR
FS > LDT
FS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_6
EFL_4 <= CR0_0
===========================================================================
..sete():::EXIT
EAX == orig(EAX)
EBX == orig(EBX)
ECX == orig(ECX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_8)
II == orig(EFL_9)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == orig(ES)
CS == orig(CS)
SS == DS
SS == orig(SS)
SS == orig(DS)
FS == GS
FS == orig(FS)
FS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == orig(EFL_2)
EFL_4 == orig(EFL_4)
EFL_6 == orig(EFL_6)
CR0_0 == orig(CR0_0)
(EFL_6 == 0)  <==>  (A20 > EFL_6)
(EFL_6 == 0)  <==>  (EAX != EDX)
(EFL_6 == 0)  <==>  (EFL_4 >= EFL_6)
(EFL_6 == 0)  <==>  (II == EFL_6)
(EFL_6 == 0)  ==>  (EAX != orig(EDX))
(EFL_6 == 0)  ==>  (EAX one of { -1, 3691050432L })
(EFL_6 == 0)  ==>  (EBX != ECX)
(EFL_6 == 0)  ==>  (EDX % EAX == 0)
(EFL_6 == 0)  ==>  (EDX == orig(EDX))
(EFL_6 == 0)  ==>  (EDX >= 0)
(EFL_6 == 0)  ==>  (EFL >= 2)
(EFL_6 == 0)  ==>  (EFL_2 one of { 0, 1 })
(EFL_6 == 0)  ==>  (EFL_4 one of { 0, 1 })
(EFL_6 == 0)  ==>  (EFL_6 <= CR0_0)
(EFL_6 == 0)  ==>  (ES one of { "001000000000ffffffff00cf9300", "6000000600000000ffff00009300", "c000000c0000ffffffff008f9300" })
(EFL_6 == 0)  ==>  (FS one of { "0000000000000000ffff00009300", "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" })
(EFL_6 == 0)  ==>  (SS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300", "dc00000dc0000000ffff00009300" })
(EFL_6 == 0)  ==>  (orig(EDX) % EAX == 0)
(EFL_6 == 0)  ==>  (orig(EDX) >= 0)
(EFL_6 == 1)  <==>  (A20 == EFL_6)
(EFL_6 == 1)  <==>  (EAX == EDX)
(EFL_6 == 1)  ==>  (A20 == EFL_2)
(EFL_6 == 1)  ==>  (CCD one of { 0, 27904 })
(EFL_6 == 1)  ==>  (CS one of { "000800000000ffffffff00cf9a00", "000800000000ffffffff00cf9b00", "c000000c0000ffffffff008f9b00" })
(EFL_6 == 1)  ==>  (EAX one of { -1, 0 })
(EFL_6 == 1)  ==>  (ECX one of { -1, 0, 2147483648L })
(EFL_6 == 1)  ==>  (EDX one of { -1, 0 })
(EFL_6 == 1)  ==>  (EFL == 70)
(EFL_6 == 1)  ==>  (EFL_2 == 1)
(EFL_6 == 1)  ==>  (EFL_4 == 0)
(EFL_6 == 1)  ==>  (ES one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300", "c000000c0000ffffffff008f9300" })
(EFL_6 == 1)  ==>  (FS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" })
(EFL_6 == 1)  ==>  (II == EFL_4)
(EFL_6 == 1)  ==>  (SS == FS)
(EFL_6 == 1)  ==>  (SS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" })
(EFL_6 == 1)  ==>  (orig(EDX) one of { -1, 0 })
EAX one of { -1, 0, 3691050432L }
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
SS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300", "dc00000dc0000000ffff00009300" }
FS one of { "0000000000000000ffff00009300", "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
ADDR - orig(ADDR) - 3 == 0
EDX <= orig(EDX)
EIP != orig(ADDR)
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= CR0_0
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= CR0_0
ES != CS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != FS
CS > LDT
CS > TR
SS >= FS
SS > LDT
SS > TR
FS > LDT
FS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_6
EFL_4 <= CR0_0
===========================================================================
..sete():::EXIT;condition="EFL_6==0"
EDX == orig(EDX)
II == EFL_6
II == orig(EFL_6)
EAX one of { -1, 3691050432L }
EDX >= 0
ES one of { "001000000000ffffffff00cf9300", "6000000600000000ffff00009300", "c000000c0000ffffffff008f9300" }
EAX != EDX
EDX % EAX == 0
EBX != ECX
===========================================================================
..sete():::EXIT;condition="not(EFL_6==0)"
EAX == EDX
II == EFL_4
II == orig(EFL_4)
A20 == EFL_2
A20 == EFL_6
A20 == orig(EFL_2)
A20 == orig(EFL_6)
SS == FS
SS == GS
SS == orig(FS)
SS == orig(GS)
EAX one of { -1, 0 }
ECX one of { -1, 0, 2147483648L }
EFL == 70
ES one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300", "c000000c0000ffffffff008f9300" }
CS one of { "000800000000ffffffff00cf9a00", "000800000000ffffffff00cf9b00", "c000000c0000ffffffff008f9b00" }
SS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" }
CCD one of { 0, 27904 }
===========================================================================
..sete():::EXIT;condition="not(D_EFL_6==0)"
EAX == orig(EAX)
EBX == orig(EBX)
ECX == orig(ECX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_8)
II == orig(EFL_9)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == orig(ES)
CS == orig(CS)
SS == DS
SS == orig(SS)
SS == orig(DS)
FS == GS
FS == orig(FS)
FS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == orig(EFL_2)
EFL_4 == orig(EFL_4)
EFL_6 == orig(EFL_6)
CR0_0 == orig(CR0_0)
EAX one of { -1, 0, 3691050432L }
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
SS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300", "dc00000dc0000000ffff00009300" }
FS one of { "0000000000000000ffff00009300", "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
ADDR - orig(ADDR) - 3 == 0
EDX <= orig(EDX)
EIP != orig(ADDR)
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= CR0_0
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= CR0_0
ES != CS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != FS
CS > LDT
CS > TR
SS >= FS
SS > LDT
SS > TR
FS > LDT
FS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_6
EFL_4 <= CR0_0
===========================================================================
..setg():::ENTER
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_4
II == EFL_6
II == EFL_8
II == EFL_9
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
ES == SS
ES == DS
FS == GS
ADDR one of { 972670, 1012490, 133878753 }
EAX == -1
EBX one of { -1, 829440 }
ECX one of { 8, 805499, 1000000 }
EDX one of { 999, 431999, 133867311 }
EIP one of { 29136, 972453, 133878739 }
EFL one of { 2, 6, 2179 }
CPL == 0
II == 0
A20 == 1
ES one of { "001000000000ffffffff00cf9300", "dc00000dc0000000ffff00009300" }
CS one of { "000800000000ffffffff00cf9b00", "f000000f00000000ffff00009b00" }
FS one of { "0000000000000000ffff00009300", "001000000000ffffffff00cf9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS one of { 2, 16, 128 }
CCD one of { 829440, 6196761, 4294967168L }
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_11 one of { 0, 1 }
CR0_0 one of { 0, 1 }
===========================================================================
..setg():::ENTER;condition="EFL_6==0"
===========================================================================
..setg():::ENTER;condition="not(D_EFL_6==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_4
II == EFL_6
II == EFL_8
II == EFL_9
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
ES == SS
ES == DS
FS == GS
ADDR one of { 972670, 1012490, 133878753 }
EAX == -1
EBX one of { -1, 829440 }
ECX one of { 8, 805499, 1000000 }
EDX one of { 999, 431999, 133867311 }
EIP one of { 29136, 972453, 133878739 }
EFL one of { 2, 6, 2179 }
CPL == 0
II == 0
A20 == 1
ES one of { "001000000000ffffffff00cf9300", "dc00000dc0000000ffff00009300" }
CS one of { "000800000000ffffffff00cf9b00", "f000000f00000000ffff00009b00" }
FS one of { "0000000000000000ffff00009300", "001000000000ffffffff00cf9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS one of { 2, 16, 128 }
CCD one of { 829440, 6196761, 4294967168L }
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_11 one of { 0, 1 }
CR0_0 one of { 0, 1 }
===========================================================================
..setg():::EXIT
EAX == orig(EAX)
EBX == orig(EBX)
ECX == orig(ECX)
EDX == orig(EDX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_4
II == EFL_6
II == EFL_8
II == EFL_9
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_4)
II == orig(EFL_6)
II == orig(EFL_8)
II == orig(EFL_9)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == SS
ES == DS
ES == orig(ES)
ES == orig(SS)
ES == orig(DS)
CS == orig(CS)
FS == GS
FS == orig(FS)
FS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == orig(EFL_2)
EFL_11 == orig(EFL_11)
CR0_0 == orig(CR0_0)
ADDR one of { 972673, 1012493, 133878756 }
EAX == -1
EBX one of { -1, 829440 }
ECX one of { 8, 805499, 1000000 }
EDX one of { 999, 431999, 133867311 }
EIP one of { 29136, 972453, 133878739 }
EFL one of { 2, 6, 2179 }
CPL == 0
II == 0
A20 == 1
ES one of { "001000000000ffffffff00cf9300", "dc00000dc0000000ffff00009300" }
CS one of { "000800000000ffffffff00cf9b00", "f000000f00000000ffff00009b00" }
FS one of { "0000000000000000ffff00009300", "001000000000ffffffff00cf9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS one of { 2, 16, 128 }
CCD one of { 829440, 6196761, 4294967168L }
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_11 one of { 0, 1 }
CR0_0 one of { 0, 1 }
===========================================================================
..setg():::EXIT;condition="EFL_6==0"
===========================================================================
..setg():::EXIT;condition="not(D_EFL_6==0)"
EAX == orig(EAX)
EBX == orig(EBX)
ECX == orig(ECX)
EDX == orig(EDX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_4
II == EFL_6
II == EFL_8
II == EFL_9
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_4)
II == orig(EFL_6)
II == orig(EFL_8)
II == orig(EFL_9)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == SS
ES == DS
ES == orig(ES)
ES == orig(SS)
ES == orig(DS)
CS == orig(CS)
FS == GS
FS == orig(FS)
FS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == orig(EFL_2)
EFL_11 == orig(EFL_11)
CR0_0 == orig(CR0_0)
ADDR one of { 972673, 1012493, 133878756 }
EAX == -1
EBX one of { -1, 829440 }
ECX one of { 8, 805499, 1000000 }
EDX one of { 999, 431999, 133867311 }
EIP one of { 29136, 972453, 133878739 }
EFL one of { 2, 6, 2179 }
CPL == 0
II == 0
A20 == 1
ES one of { "001000000000ffffffff00cf9300", "dc00000dc0000000ffff00009300" }
CS one of { "000800000000ffffffff00cf9b00", "f000000f00000000ffff00009b00" }
FS one of { "0000000000000000ffff00009300", "001000000000ffffffff00cf9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS one of { 2, 16, 128 }
CCD one of { 829440, 6196761, 4294967168L }
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_11 one of { 0, 1 }
CR0_0 one of { 0, 1 }
===========================================================================
..setge():::ENTER
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_4
II == EFL_6
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == EFL_2
A20 == CR0_0
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
ES == SS
ES == DS
ES == FS
ES == GS
ADDR == 966508
EAX one of { 28591, 28655 }
EBX one of { 1073741824, 2147516550L }
ECX == 1129596739
EDX one of { 1002014, 1002237 }
EIP == 966497
EFL == 6
CPL == 0
II == 0
A20 == 1
ES == "001000000000ffffffff00cf9300"
CS == "000800000000ffffffff00cf9b00"
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "000f5e8000000037"
IDT == "000f5ebe00000000"
CR0 == 17
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS one of { 4, 16 }
CCD == 2097152
CC0 == 0
EFER == 0
===========================================================================
..setge():::ENTER;condition="EFL_6==0"
===========================================================================
..setge():::ENTER;condition="not(D_EFL_6==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_4
II == EFL_6
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == EFL_2
A20 == CR0_0
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
ES == SS
ES == DS
ES == FS
ES == GS
ADDR == 966508
EAX one of { 28591, 28655 }
EBX one of { 1073741824, 2147516550L }
ECX == 1129596739
EDX one of { 1002014, 1002237 }
EIP == 966497
EFL == 6
CPL == 0
II == 0
A20 == 1
ES == "001000000000ffffffff00cf9300"
CS == "000800000000ffffffff00cf9b00"
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "000f5e8000000037"
IDT == "000f5ebe00000000"
CR0 == 17
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS one of { 4, 16 }
CCD == 2097152
CC0 == 0
EFER == 0
===========================================================================
..setge():::EXIT
EBX == orig(EBX)
ECX == orig(ECX)
EDX == orig(EDX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_4
II == EFL_6
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_4)
II == orig(EFL_6)
II == orig(EFL_8)
II == orig(EFL_9)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == EFL_2
A20 == CR0_0
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(EFL_2)
A20 == orig(CR0_0)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == SS
ES == DS
ES == FS
ES == GS
ES == orig(ES)
ES == orig(SS)
ES == orig(DS)
ES == orig(FS)
ES == orig(GS)
CS == orig(CS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
ADDR == 966511
EAX == -1
EBX one of { 1073741824, 2147516550L }
ECX == 1129596739
EDX one of { 1002014, 1002237 }
EIP == 966497
EFL == 6
CPL == 0
II == 0
A20 == 1
ES == "001000000000ffffffff00cf9300"
CS == "000800000000ffffffff00cf9b00"
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "000f5e8000000037"
IDT == "000f5ebe00000000"
CR0 == 17
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS one of { 4, 16 }
CCD == 2097152
CC0 == 0
EFER == 0
===========================================================================
..setge():::EXIT;condition="EFL_6==0"
===========================================================================
..setge():::EXIT;condition="not(D_EFL_6==0)"
EBX == orig(EBX)
ECX == orig(ECX)
EDX == orig(EDX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_4
II == EFL_6
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_4)
II == orig(EFL_6)
II == orig(EFL_8)
II == orig(EFL_9)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == EFL_2
A20 == CR0_0
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(EFL_2)
A20 == orig(CR0_0)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == SS
ES == DS
ES == FS
ES == GS
ES == orig(ES)
ES == orig(SS)
ES == orig(DS)
ES == orig(FS)
ES == orig(GS)
CS == orig(CS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
ADDR == 966511
EAX == -1
EBX one of { 1073741824, 2147516550L }
ECX == 1129596739
EDX one of { 1002014, 1002237 }
EIP == 966497
EFL == 6
CPL == 0
II == 0
A20 == 1
ES == "001000000000ffffffff00cf9300"
CS == "000800000000ffffffff00cf9b00"
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "000f5e8000000037"
IDT == "000f5ebe00000000"
CR0 == 17
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS one of { 4, 16 }
CCD == 2097152
CC0 == 0
EFER == 0
===========================================================================
..setne():::ENTER
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == HLT
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == EFL_2
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SS == DS
FS == GS
(EFL == 70)  <==>  (A20 == EFL_6)
(EFL == 70)  <==>  (CCD one of { 0, 17 })
(EFL == 70)  <==>  (EFL_4 == 0)
(EFL == 70)  <==>  (EFL_6 == 1)
(EFL == 70)  <==>  (II == EFL_4)
(EFL == 70)  ==>  (CR0 one of { 16, 17 })
(EFL == 70)  ==>  (CR0_0 one of { 0, 1 })
(EFL == 70)  ==>  (EAX one of { -1, 80 })
(EFL == 70)  ==>  (EBX >= -1)
(EFL == 70)  ==>  (ES one of { "001000000000ffffffff00cf9300", "dc00000dc0000000ffff00009300", "dc00000dc000ffffffff008f9300" })
(EFL == 70)  ==>  (FS one of { "0000000000000000ffff00009300", "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" })
(EFL == 70)  ==>  (GDT one of { "0000000000000000", "0000910800000027", "000f5e8000000037" })
(EFL == 70)  ==>  (IDT one of { "00000000000003ff", "000f5ebe00000000" })
(EFL == 70)  ==>  (SMM one of { 0, 1 })
(EFL == 70)  ==>  (SS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300", "dc00000dc0000000ffff00009300" })
(EIP == 133892257)  <==>  (A20 == EFL_4)
(EIP == 133892257)  <==>  (CCD == 133861300)
(EIP == 133892257)  <==>  (EFL == 22)
(EIP == 133892257)  <==>  (EFL_4 == 1)
(EIP == 133892257)  <==>  (EFL_6 == 0)
(EIP == 133892257)  <==>  (II == EFL_6)
(EIP == 133892257)  ==>  (A20 == CR0_0)
(EIP == 133892257)  ==>  (ADDR == 133892266)
(EIP == 133892257)  ==>  (CCS == 12)
(EIP == 133892257)  ==>  (CR0 == 17)
(EIP == 133892257)  ==>  (CR0_0 == 1)
(EIP == 133892257)  ==>  (CS == "000800000000ffffffff00cf9b00")
(EIP == 133892257)  ==>  (EAX == -1)
(EIP == 133892257)  ==>  (EBX == 255)
(EIP == 133892257)  ==>  (ECX == 29)
(EIP == 133892257)  ==>  (EDX == 0)
(EIP == 133892257)  ==>  (ES == "001000000000ffffffff00cf9300")
(EIP == 133892257)  ==>  (ES == FS)
(EIP == 133892257)  ==>  (ES == SS)
(EIP == 133892257)  ==>  (FS == "001000000000ffffffff00cf9300")
(EIP == 133892257)  ==>  (GDT == "000f5e8000000037")
(EIP == 133892257)  ==>  (IDT == "000f5ebe00000000")
(EIP == 133892257)  ==>  (II == SMM)
(EIP == 133892257)  ==>  (SMM == 0)
(EIP == 133892257)  ==>  (SS == "001000000000ffffffff00cf9300")
EAX one of { -1, 80 }
EBX >= -1
EFL one of { 22, 70 }
CPL == 0
II == 0
A20 == 1
SMM one of { 0, 1 }
ES one of { "001000000000ffffffff00cf9300", "dc00000dc0000000ffff00009300", "dc00000dc000ffffffff008f9300" }
SS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300", "dc00000dc0000000ffff00009300" }
FS one of { "0000000000000000ffff00009300", "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCD one of { 0, 17, 133861300 }
CC0 == 0
EFER == 0
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
EAX <= EBX
EAX != ECX
EBX != ECX
II <= SMM
II <= EFL_4
II <= EFL_6
II <= CR0_0
A20 >= SMM
A20 >= EFL_4
A20 >= EFL_6
A20 >= CR0_0
SMM <= EFL_6
SMM <= CR0_0
ES != CS
ES >= SS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != FS
CS > LDT
CS > TR
SS >= FS
SS > LDT
SS > TR
FS > LDT
FS > TR
LDT < TR
GDT != IDT
EFL_4 != EFL_6
EFL_4 <= CR0_0
===========================================================================
..setne():::ENTER;condition="EFL_6==0"
II == SMM
II == EFL_6
A20 == EFL_4
A20 == CR0_0
ES == SS
ES == DS
ES == FS
ES == GS
ADDR == 133892266
EAX == -1
EBX == 255
ECX == 29
EDX == 0
EIP == 133892257
EFL == 22
ES == "001000000000ffffffff00cf9300"
CS == "000800000000ffffffff00cf9b00"
GDT == "000f5e8000000037"
IDT == "000f5ebe00000000"
CR0 == 17
CCS == 12
CCD == 133861300
===========================================================================
..setne():::ENTER;condition="not(EFL_6==0)"
II == EFL_4
A20 == EFL_6
EFL == 70
CCD one of { 0, 17 }
===========================================================================
..setne():::ENTER;condition="not(D_EFL_6==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == HLT
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == EFL_2
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SS == DS
FS == GS
EAX one of { -1, 80 }
EBX >= -1
EFL one of { 22, 70 }
CPL == 0
II == 0
A20 == 1
SMM one of { 0, 1 }
ES one of { "001000000000ffffffff00cf9300", "dc00000dc0000000ffff00009300", "dc00000dc000ffffffff008f9300" }
SS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300", "dc00000dc0000000ffff00009300" }
FS one of { "0000000000000000ffff00009300", "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCD one of { 0, 17, 133861300 }
CC0 == 0
EFER == 0
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
EAX <= EBX
EAX != ECX
EBX != ECX
II <= SMM
II <= EFL_4
II <= EFL_6
II <= CR0_0
A20 >= SMM
A20 >= EFL_4
A20 >= EFL_6
A20 >= CR0_0
SMM <= EFL_6
SMM <= CR0_0
ES != CS
ES >= SS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != FS
CS > LDT
CS > TR
SS >= FS
SS > LDT
SS > TR
FS > LDT
FS > TR
LDT < TR
GDT != IDT
EFL_4 != EFL_6
EFL_4 <= CR0_0
===========================================================================
..setne():::EXIT
EAX == orig(EAX)
EBX == orig(EBX)
ECX == orig(ECX)
EDX == orig(EDX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == HLT
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(HLT)
II == orig(EFL_8)
II == orig(EFL_9)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == EFL_2
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(EFL_2)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
SMM == orig(SMM)
ES == orig(ES)
CS == orig(CS)
SS == DS
SS == orig(SS)
SS == orig(DS)
FS == GS
FS == orig(FS)
FS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_4 == orig(EFL_4)
EFL_6 == orig(EFL_6)
CR0_0 == orig(CR0_0)
(EFL == 70)  <==>  (A20 == EFL_6)
(EFL == 70)  <==>  (CCD one of { 0, 17 })
(EFL == 70)  <==>  (EFL_4 == 0)
(EFL == 70)  <==>  (EFL_6 == 1)
(EFL == 70)  <==>  (II == EFL_4)
(EFL == 70)  ==>  (CR0 one of { 16, 17 })
(EFL == 70)  ==>  (CR0_0 one of { 0, 1 })
(EFL == 70)  ==>  (EAX one of { -1, 80 })
(EFL == 70)  ==>  (EBX >= -1)
(EFL == 70)  ==>  (ES one of { "001000000000ffffffff00cf9300", "dc00000dc0000000ffff00009300", "dc00000dc000ffffffff008f9300" })
(EFL == 70)  ==>  (FS one of { "0000000000000000ffff00009300", "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" })
(EFL == 70)  ==>  (GDT one of { "0000000000000000", "0000910800000027", "000f5e8000000037" })
(EFL == 70)  ==>  (IDT one of { "00000000000003ff", "000f5ebe00000000" })
(EFL == 70)  ==>  (SMM one of { 0, 1 })
(EFL == 70)  ==>  (SS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300", "dc00000dc0000000ffff00009300" })
(EIP == 133892257)  <==>  (A20 == EFL_4)
(EIP == 133892257)  <==>  (CCD == 133861300)
(EIP == 133892257)  <==>  (EFL == 22)
(EIP == 133892257)  <==>  (EFL_4 == 1)
(EIP == 133892257)  <==>  (EFL_6 == 0)
(EIP == 133892257)  <==>  (II == EFL_6)
(EIP == 133892257)  ==>  (A20 == CR0_0)
(EIP == 133892257)  ==>  (ADDR == 133892269)
(EIP == 133892257)  ==>  (CCS == 12)
(EIP == 133892257)  ==>  (CR0 == 17)
(EIP == 133892257)  ==>  (CR0_0 == 1)
(EIP == 133892257)  ==>  (CS == "000800000000ffffffff00cf9b00")
(EIP == 133892257)  ==>  (EAX == -1)
(EIP == 133892257)  ==>  (EBX == 255)
(EIP == 133892257)  ==>  (ECX == 29)
(EIP == 133892257)  ==>  (EDX == 0)
(EIP == 133892257)  ==>  (ES == "001000000000ffffffff00cf9300")
(EIP == 133892257)  ==>  (ES == FS)
(EIP == 133892257)  ==>  (ES == SS)
(EIP == 133892257)  ==>  (FS == "001000000000ffffffff00cf9300")
(EIP == 133892257)  ==>  (GDT == "000f5e8000000037")
(EIP == 133892257)  ==>  (IDT == "000f5ebe00000000")
(EIP == 133892257)  ==>  (II == SMM)
(EIP == 133892257)  ==>  (SMM == 0)
(EIP == 133892257)  ==>  (SS == "001000000000ffffffff00cf9300")
(EIP == 133892257)  ==>  (orig(ADDR) == 133892266)
EAX one of { -1, 80 }
EBX >= -1
EFL one of { 22, 70 }
CPL == 0
II == 0
A20 == 1
SMM one of { 0, 1 }
ES one of { "001000000000ffffffff00cf9300", "dc00000dc0000000ffff00009300", "dc00000dc000ffffffff008f9300" }
SS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300", "dc00000dc0000000ffff00009300" }
FS one of { "0000000000000000ffff00009300", "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCD one of { 0, 17, 133861300 }
CC0 == 0
EFER == 0
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
ADDR > orig(ADDR)
EAX <= EBX
EAX != ECX
EBX != ECX
EIP != orig(ADDR)
II <= SMM
II <= EFL_4
II <= EFL_6
II <= CR0_0
A20 >= SMM
A20 >= EFL_4
A20 >= EFL_6
A20 >= CR0_0
SMM <= EFL_6
SMM <= CR0_0
ES != CS
ES >= SS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != FS
CS > LDT
CS > TR
SS >= FS
SS > LDT
SS > TR
FS > LDT
FS > TR
LDT < TR
GDT != IDT
EFL_4 != EFL_6
EFL_4 <= CR0_0
===========================================================================
..setne():::EXIT;condition="EFL_6==0"
II == SMM
II == EFL_6
II == orig(SMM)
II == orig(EFL_6)
A20 == EFL_4
A20 == CR0_0
A20 == orig(EFL_4)
A20 == orig(CR0_0)
ES == SS
ES == DS
ES == FS
ES == GS
ES == orig(SS)
ES == orig(DS)
ES == orig(FS)
ES == orig(GS)
ADDR == 133892269
EAX == -1
EBX == 255
ECX == 29
EDX == 0
EIP == 133892257
EFL == 22
ES == "001000000000ffffffff00cf9300"
CS == "000800000000ffffffff00cf9b00"
GDT == "000f5e8000000037"
IDT == "000f5ebe00000000"
CR0 == 17
CCS == 12
CCD == 133861300
===========================================================================
..setne():::EXIT;condition="not(EFL_6==0)"
II == EFL_4
II == orig(EFL_4)
A20 == EFL_6
A20 == orig(EFL_6)
EFL == 70
CCD one of { 0, 17 }
===========================================================================
..setne():::EXIT;condition="not(D_EFL_6==0)"
EAX == orig(EAX)
EBX == orig(EBX)
ECX == orig(ECX)
EDX == orig(EDX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == HLT
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(HLT)
II == orig(EFL_8)
II == orig(EFL_9)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == EFL_2
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(EFL_2)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
SMM == orig(SMM)
ES == orig(ES)
CS == orig(CS)
SS == DS
SS == orig(SS)
SS == orig(DS)
FS == GS
FS == orig(FS)
FS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_4 == orig(EFL_4)
EFL_6 == orig(EFL_6)
CR0_0 == orig(CR0_0)
EAX one of { -1, 80 }
EBX >= -1
EFL one of { 22, 70 }
CPL == 0
II == 0
A20 == 1
SMM one of { 0, 1 }
ES one of { "001000000000ffffffff00cf9300", "dc00000dc0000000ffff00009300", "dc00000dc000ffffffff008f9300" }
SS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300", "dc00000dc0000000ffff00009300" }
FS one of { "0000000000000000ffff00009300", "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCD one of { 0, 17, 133861300 }
CC0 == 0
EFER == 0
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
ADDR > orig(ADDR)
EAX <= EBX
EAX != ECX
EBX != ECX
EIP != orig(ADDR)
II <= SMM
II <= EFL_4
II <= EFL_6
II <= CR0_0
A20 >= SMM
A20 >= EFL_4
A20 >= EFL_6
A20 >= CR0_0
SMM <= EFL_6
SMM <= CR0_0
ES != CS
ES >= SS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != FS
CS > LDT
CS > TR
SS >= FS
SS > LDT
SS > TR
FS > LDT
FS > TR
LDT < TR
GDT != IDT
EFL_4 != EFL_6
EFL_4 <= CR0_0
===========================================================================
..sgdtl():::ENTER
EAX == EBX
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_6
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_0
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == EFL_2
A20 == EFL_4
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SS == DS
SS == FS
SS == GS
ADDR == 1009626
EAX == -1
ECX == 33537
EDX == 0
EIP == 26539
EFL == 151
CPL == 0
II == 0
A20 == 1
ES == "dc00000dc000ffffffff008f9300"
CS == "f000000f0000ffffffff008f9b00"
SS == "000000000000ffffffff008f9300"
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "0000000000000000"
IDT == "00000000000003ff"
CR0 == 16
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS == 2
CCD == 4294967295L
CC0 == 0
EFER == 0
===========================================================================
..sgdtl():::ENTER;condition="EFL_6==0"
===========================================================================
..sgdtl():::ENTER;condition="not(D_EFL_6==0)"
EAX == EBX
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_6
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_0
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == EFL_2
A20 == EFL_4
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SS == DS
SS == FS
SS == GS
ADDR == 1009626
EAX == -1
ECX == 33537
EDX == 0
EIP == 26539
EFL == 151
CPL == 0
II == 0
A20 == 1
ES == "dc00000dc000ffffffff008f9300"
CS == "f000000f0000ffffffff008f9b00"
SS == "000000000000ffffffff008f9300"
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "0000000000000000"
IDT == "00000000000003ff"
CR0 == 16
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS == 2
CCD == 4294967295L
CC0 == 0
EFER == 0
===========================================================================
..sgdtl():::EXIT
EAX == EBX
EAX == orig(EAX)
EAX == orig(EBX)
ECX == orig(ECX)
EDX == orig(EDX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_6
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_0
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_6)
II == orig(EFL_8)
II == orig(EFL_9)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_0)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == EFL_2
A20 == EFL_4
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(EFL_2)
A20 == orig(EFL_4)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == orig(ES)
CS == orig(CS)
SS == DS
SS == FS
SS == GS
SS == orig(SS)
SS == orig(DS)
SS == orig(FS)
SS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
ADDR == 1009633
EAX == -1
ECX == 33537
EDX == 0
EIP == 26539
EFL == 151
CPL == 0
II == 0
A20 == 1
ES == "dc00000dc000ffffffff008f9300"
CS == "f000000f0000ffffffff008f9b00"
SS == "000000000000ffffffff008f9300"
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "0000000000000000"
IDT == "00000000000003ff"
CR0 == 16
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS == 2
CCD == 4294967295L
CC0 == 0
EFER == 0
===========================================================================
..sgdtl():::EXIT;condition="EFL_6==0"
===========================================================================
..sgdtl():::EXIT;condition="not(D_EFL_6==0)"
EAX == EBX
EAX == orig(EAX)
EAX == orig(EBX)
ECX == orig(ECX)
EDX == orig(EDX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_6
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_0
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_6)
II == orig(EFL_8)
II == orig(EFL_9)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_0)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == EFL_2
A20 == EFL_4
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(EFL_2)
A20 == orig(EFL_4)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == orig(ES)
CS == orig(CS)
SS == DS
SS == FS
SS == GS
SS == orig(SS)
SS == orig(DS)
SS == orig(FS)
SS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
ADDR == 1009633
EAX == -1
ECX == 33537
EDX == 0
EIP == 26539
EFL == 151
CPL == 0
II == 0
A20 == 1
ES == "dc00000dc000ffffffff008f9300"
CS == "f000000f0000ffffffff008f9b00"
SS == "000000000000ffffffff008f9300"
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "0000000000000000"
IDT == "00000000000003ff"
CR0 == 16
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS == 2
CCD == 4294967295L
CC0 == 0
EFER == 0
===========================================================================
..shldl():::ENTER
EAX == EDX
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_4
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == CR0_0
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
ES == SS
ES == DS
ES == FS
ES == GS
EFL_2 == EFL_6
(ADDR == 968855)  <==>  (CCD == 2)
(ADDR == 968855)  <==>  (CCS == 28947)
(ADDR == 968855)  <==>  (CS == "000800000000ffffffff00cf9b00")
(ADDR == 968855)  <==>  (EFL == 2)
(ADDR == 968855)  <==>  (EFL_2 == 0)
(ADDR == 968855)  <==>  (EIP == 968826)
(ADDR == 968855)  <==>  (ES == "001000000000ffffffff00cf9300")
(ADDR == 968855)  <==>  (II == EFL_2)
(ADDR == 968949)  <==>  (A20 == EFL_2)
(ADDR == 968949)  <==>  (CCD == 0)
(ADDR == 968949)  <==>  (CCS == 0)
(ADDR == 968949)  <==>  (CS == "000800000000ffffffff00c09b00")
(ADDR == 968949)  <==>  (EFL == 70)
(ADDR == 968949)  <==>  (EFL_2 == 1)
(ADDR == 968949)  <==>  (EIP == 968920)
(ADDR == 968949)  <==>  (ES == "001000000000ffffffff00c09300")
ADDR one of { 968855, 968949 }
EAX == -1
EBX == 11
ECX == 126
EIP one of { 968826, 968920 }
EFL one of { 2, 70 }
CPL == 0
II == 0
A20 == 1
ES one of { "001000000000ffffffff00c09300", "001000000000ffffffff00cf9300" }
CS one of { "000800000000ffffffff00c09b00", "000800000000ffffffff00cf9b00" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "000f5e8000000037"
IDT == "000f5ebe00000000"
CR0 == 17
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS one of { 0, 28947 }
CCD one of { 0, 2 }
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
===========================================================================
..shldl():::ENTER;condition="EFL_6==0"
II == EFL_2
II == EFL_6
ADDR == 968855
EIP == 968826
EFL == 2
ES == "001000000000ffffffff00cf9300"
CS == "000800000000ffffffff00cf9b00"
CCS == 28947
CCD == 2
===========================================================================
..shldl():::ENTER;condition="not(EFL_6==0)"
A20 == EFL_2
A20 == EFL_6
ADDR == 968949
EIP == 968920
EFL == 70
ES == "001000000000ffffffff00c09300"
CS == "000800000000ffffffff00c09b00"
CCS == 0
CCD == 0
===========================================================================
..shldl():::ENTER;condition="not(D_EFL_6==0)"
EAX == EDX
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_4
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == CR0_0
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
ES == SS
ES == DS
ES == FS
ES == GS
EFL_2 == EFL_6
ADDR one of { 968855, 968949 }
EAX == -1
EBX == 11
ECX == 126
EIP one of { 968826, 968920 }
EFL one of { 2, 70 }
CPL == 0
II == 0
A20 == 1
ES one of { "001000000000ffffffff00c09300", "001000000000ffffffff00cf9300" }
CS one of { "000800000000ffffffff00c09b00", "000800000000ffffffff00cf9b00" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "000f5e8000000037"
IDT == "000f5ebe00000000"
CR0 == 17
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS one of { 0, 28947 }
CCD one of { 0, 2 }
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
===========================================================================
..shldl():::EXIT
EAX == EDX
EAX == orig(EAX)
EAX == orig(EDX)
EBX == orig(EBX)
ECX == orig(ECX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_4
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_4)
II == orig(EFL_8)
II == orig(EFL_9)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == CR0_0
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(CR0_0)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == SS
ES == DS
ES == FS
ES == GS
ES == orig(ES)
ES == orig(SS)
ES == orig(DS)
ES == orig(FS)
ES == orig(GS)
CS == orig(CS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == EFL_6
EFL_2 == orig(EFL_2)
EFL_2 == orig(EFL_6)
(ADDR == 968859)  <==>  (CCD == 2)
(ADDR == 968859)  <==>  (CCS == 28947)
(ADDR == 968859)  <==>  (CS == "000800000000ffffffff00cf9b00")
(ADDR == 968859)  <==>  (EFL == 2)
(ADDR == 968859)  <==>  (EFL_2 == 0)
(ADDR == 968859)  <==>  (EIP == 968826)
(ADDR == 968859)  <==>  (ES == "001000000000ffffffff00cf9300")
(ADDR == 968859)  <==>  (II == EFL_2)
(ADDR == 968859)  <==>  (orig(ADDR) == 968855)
(ADDR == 968953)  <==>  (A20 == EFL_2)
(ADDR == 968953)  <==>  (CCD == 0)
(ADDR == 968953)  <==>  (CCS == 0)
(ADDR == 968953)  <==>  (CS == "000800000000ffffffff00c09b00")
(ADDR == 968953)  <==>  (EFL == 70)
(ADDR == 968953)  <==>  (EFL_2 == 1)
(ADDR == 968953)  <==>  (EIP == 968920)
(ADDR == 968953)  <==>  (ES == "001000000000ffffffff00c09300")
(ADDR == 968953)  <==>  (orig(ADDR) == 968949)
ADDR one of { 968859, 968953 }
EAX == -1
EBX == 11
ECX == 126
EIP one of { 968826, 968920 }
EFL one of { 2, 70 }
CPL == 0
II == 0
A20 == 1
ES one of { "001000000000ffffffff00c09300", "001000000000ffffffff00cf9300" }
CS one of { "000800000000ffffffff00c09b00", "000800000000ffffffff00cf9b00" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "000f5e8000000037"
IDT == "000f5ebe00000000"
CR0 == 17
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS one of { 0, 28947 }
CCD one of { 0, 2 }
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
===========================================================================
..shldl():::EXIT;condition="EFL_6==0"
II == EFL_2
II == EFL_6
II == orig(EFL_2)
II == orig(EFL_6)
ADDR == 968859
EIP == 968826
EFL == 2
ES == "001000000000ffffffff00cf9300"
CS == "000800000000ffffffff00cf9b00"
CCS == 28947
CCD == 2
===========================================================================
..shldl():::EXIT;condition="not(EFL_6==0)"
A20 == EFL_2
A20 == EFL_6
A20 == orig(EFL_2)
A20 == orig(EFL_6)
ADDR == 968953
EIP == 968920
EFL == 70
ES == "001000000000ffffffff00c09300"
CS == "000800000000ffffffff00c09b00"
CCS == 0
CCD == 0
===========================================================================
..shldl():::EXIT;condition="not(D_EFL_6==0)"
EAX == EDX
EAX == orig(EAX)
EAX == orig(EDX)
EBX == orig(EBX)
ECX == orig(ECX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_4
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_4)
II == orig(EFL_8)
II == orig(EFL_9)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == CR0_0
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(CR0_0)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == SS
ES == DS
ES == FS
ES == GS
ES == orig(ES)
ES == orig(SS)
ES == orig(DS)
ES == orig(FS)
ES == orig(GS)
CS == orig(CS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == EFL_6
EFL_2 == orig(EFL_2)
EFL_2 == orig(EFL_6)
ADDR one of { 968859, 968953 }
EAX == -1
EBX == 11
ECX == 126
EIP one of { 968826, 968920 }
EFL one of { 2, 70 }
CPL == 0
II == 0
A20 == 1
ES one of { "001000000000ffffffff00c09300", "001000000000ffffffff00cf9300" }
CS one of { "000800000000ffffffff00c09b00", "000800000000ffffffff00cf9b00" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "000f5e8000000037"
IDT == "000f5ebe00000000"
CR0 == 17
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS one of { 0, 28947 }
CCD one of { 0, 2 }
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
===========================================================================
..shll():::ENTER
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
HLT == EFL_8
HLT == EFL_11
HLT == EFL_13
HLT == CR0_1
HLT == CR0_2
HLT == CR0_3
HLT == CR0_5
HLT == CR0_7
HLT == CR0_18
HLT == CR0_20
HLT == CR4_6
HLT == CR4_8
HLT == CR4_9
HLT == CR4_11
HLT == CR4_12
(EFL_6 == 0)  <==>  (A20 > EFL_6)
(EFL_6 == 0)  <==>  (EFL_4 >= EFL_6)
(EFL_6 == 0)  <==>  (EFL_6 <= EFL_9)
(EFL_6 == 0)  <==>  (SMM >= EFL_6)
(EFL_6 == 0)  ==>  (EFL >= 2)
(EFL_6 == 0)  ==>  (EFL_2 one of { 0, 1 })
(EFL_6 == 0)  ==>  (EFL_4 one of { 0, 1 })
(EFL_6 == 0)  ==>  (EFL_6 <= CR0_0)
(EFL_6 == 0)  ==>  (EFL_9 one of { 0, 1 })
(EFL_6 == 0)  ==>  (II < A20)
(EFL_6 == 0)  ==>  (II <= CR0_0)
(EFL_6 == 0)  ==>  (II <= EFL_4)
(EFL_6 == 0)  ==>  (II <= EFL_9)
(EFL_6 == 0)  ==>  (II <= SMM)
(EFL_6 == 0)  ==>  (II == 0)
(EFL_6 == 0)  ==>  (II == EFL_6)
(EFL_6 == 0)  ==>  (II == HLT)
(EFL_6 == 0)  ==>  (SMM one of { 0, 1 })
(EFL_6 == 1)  <==>  (A20 == EFL_6)
(EFL_6 == 1)  <==>  (EFL_4 < EFL_6)
(EFL_6 == 1)  <==>  (EFL_6 > EFL_9)
(EFL_6 == 1)  <==>  (HLT < EFL_6)
(EFL_6 == 1)  <==>  (SMM < EFL_6)
(EFL_6 == 1)  ==>  (A20 == EFL_2)
(EFL_6 == 1)  ==>  (A20 > EFL_4)
(EFL_6 == 1)  ==>  (A20 > EFL_9)
(EFL_6 == 1)  ==>  (A20 > SMM)
(EFL_6 == 1)  ==>  (EFL == 70)
(EFL_6 == 1)  ==>  (EFL_2 == 1)
(EFL_6 == 1)  ==>  (EFL_2 > EFL_4)
(EFL_6 == 1)  ==>  (EFL_2 > EFL_9)
(EFL_6 == 1)  ==>  (EFL_2 >= CR0_0)
(EFL_6 == 1)  ==>  (EFL_4 <= CR0_0)
(EFL_6 == 1)  ==>  (EFL_4 == 0)
(EFL_6 == 1)  ==>  (EFL_6 >= CR0_0)
(EFL_6 == 1)  ==>  (EFL_9 <= CR0_0)
(EFL_6 == 1)  ==>  (EFL_9 == 0)
(EFL_6 == 1)  ==>  (FS == GS)
(EFL_6 == 1)  ==>  (HLT < EFL_2)
(EFL_6 == 1)  ==>  (II >= EFL_4)
(EFL_6 == 1)  ==>  (II >= EFL_9)
(EFL_6 == 1)  ==>  (II >= SMM)
(EFL_6 == 1)  ==>  (II one of { 0, 1 })
(EFL_6 == 1)  ==>  (SMM < EFL_2)
(EFL_6 == 1)  ==>  (SMM == 0)
(EFL_6 == 1)  ==>  (SMM == EFL_4)
(EFL_6 == 1)  ==>  (SMM == EFL_9)
(EFL_6 == 1)  ==>  (SMM == HLT)
(EFL_6 == 1)  ==>  (SS == DS)
(EFL_6 == 1)  ==>  (SS >= GS)
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II one of { 0, 1 }
A20 == 1
SMM one of { 0, 1 }
HLT == 0
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
II <= A20
II >= HLT
II <= EFL_2
II <= EFL_6
A20 >= SMM
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= CR0_0
SMM >= HLT
SMM <= EFL_2
SMM <= CR0_0
HLT <= EFL_2
HLT <= EFL_4
HLT <= EFL_6
HLT <= EFL_9
HLT <= CR0_0
ES != CS
ES >= FS
ES >= GS
ES > LDT
ES > TR
CS != SS
CS != DS
CS != FS
CS != GS
CS > LDT
CS > TR
SS <= DS
SS >= FS
SS > LDT
SS > TR
DS >= FS
DS >= GS
DS > LDT
DS > TR
FS <= GS
FS > LDT
FS > TR
GS > LDT
GS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_6
===========================================================================
..shll():::ENTER;condition="EFL_6==0"
II == HLT
II == EFL_6
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == 0
II <= SMM
II <= EFL_4
II <= EFL_9
II <= CR0_0
===========================================================================
..shll():::ENTER;condition="not(EFL_6==0)"
A20 == EFL_2
A20 == EFL_6
SMM == HLT
SMM == EFL_4
SMM == EFL_8
SMM == EFL_9
SMM == EFL_11
SMM == EFL_13
SMM == CR0_1
SMM == CR0_2
SMM == CR0_3
SMM == CR0_5
SMM == CR0_7
SMM == CR0_18
SMM == CR0_20
SMM == CR4_6
SMM == CR4_8
SMM == CR4_9
SMM == CR4_11
SMM == CR4_12
SS == DS
FS == GS
EFL == 70
SMM == 0
II >= SMM
===========================================================================
..shll():::ENTER;condition="not(D_EFL_6==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
HLT == EFL_8
HLT == EFL_11
HLT == EFL_13
HLT == CR0_1
HLT == CR0_2
HLT == CR0_3
HLT == CR0_5
HLT == CR0_7
HLT == CR0_18
HLT == CR0_20
HLT == CR4_6
HLT == CR4_8
HLT == CR4_9
HLT == CR4_11
HLT == CR4_12
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II one of { 0, 1 }
A20 == 1
SMM one of { 0, 1 }
HLT == 0
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
II <= A20
II >= HLT
II <= EFL_2
II <= EFL_6
A20 >= SMM
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= CR0_0
SMM >= HLT
SMM <= EFL_2
SMM <= CR0_0
HLT <= EFL_2
HLT <= EFL_4
HLT <= EFL_6
HLT <= EFL_9
HLT <= CR0_0
ES != CS
ES >= FS
ES >= GS
ES > LDT
ES > TR
CS != SS
CS != DS
CS != FS
CS != GS
CS > LDT
CS > TR
SS <= DS
SS >= FS
SS > LDT
SS > TR
DS >= FS
DS >= GS
DS > LDT
DS > TR
FS <= GS
FS > LDT
FS > TR
GS > LDT
GS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_6
===========================================================================
..shll():::EXIT
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == orig(II)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
SMM == orig(SMM)
HLT == EFL_8
HLT == EFL_11
HLT == EFL_13
HLT == CR0_1
HLT == CR0_2
HLT == CR0_3
HLT == CR0_5
HLT == CR0_7
HLT == CR0_18
HLT == CR0_20
HLT == CR4_6
HLT == CR4_8
HLT == CR4_9
HLT == CR4_11
HLT == CR4_12
HLT == orig(HLT)
HLT == orig(EFL_8)
HLT == orig(EFL_11)
HLT == orig(EFL_13)
HLT == orig(CR0_1)
HLT == orig(CR0_2)
HLT == orig(CR0_3)
HLT == orig(CR0_5)
HLT == orig(CR0_7)
HLT == orig(CR0_18)
HLT == orig(CR0_20)
HLT == orig(CR4_6)
HLT == orig(CR4_8)
HLT == orig(CR4_9)
HLT == orig(CR4_11)
HLT == orig(CR4_12)
ES == orig(ES)
CS == orig(CS)
SS == orig(SS)
DS == orig(DS)
FS == orig(FS)
GS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == orig(EFL_2)
EFL_4 == orig(EFL_4)
EFL_6 == orig(EFL_6)
EFL_9 == orig(EFL_9)
CR0_0 == orig(CR0_0)
(EFL_6 == 0)  <==>  (A20 > EFL_6)
(EFL_6 == 0)  <==>  (EFL_4 >= EFL_6)
(EFL_6 == 0)  <==>  (EFL_6 <= EFL_9)
(EFL_6 == 0)  <==>  (SMM >= EFL_6)
(EFL_6 == 0)  ==>  (EFL >= 2)
(EFL_6 == 0)  ==>  (EFL_2 one of { 0, 1 })
(EFL_6 == 0)  ==>  (EFL_4 one of { 0, 1 })
(EFL_6 == 0)  ==>  (EFL_6 <= CR0_0)
(EFL_6 == 0)  ==>  (EFL_9 one of { 0, 1 })
(EFL_6 == 0)  ==>  (II < A20)
(EFL_6 == 0)  ==>  (II <= CR0_0)
(EFL_6 == 0)  ==>  (II <= EFL_4)
(EFL_6 == 0)  ==>  (II <= EFL_9)
(EFL_6 == 0)  ==>  (II <= SMM)
(EFL_6 == 0)  ==>  (II == 0)
(EFL_6 == 0)  ==>  (II == EFL_6)
(EFL_6 == 0)  ==>  (II == HLT)
(EFL_6 == 0)  ==>  (SMM one of { 0, 1 })
(EFL_6 == 1)  <==>  (A20 == EFL_6)
(EFL_6 == 1)  <==>  (EFL_4 < EFL_6)
(EFL_6 == 1)  <==>  (EFL_6 > EFL_9)
(EFL_6 == 1)  <==>  (HLT < EFL_6)
(EFL_6 == 1)  <==>  (SMM < EFL_6)
(EFL_6 == 1)  ==>  (A20 == EFL_2)
(EFL_6 == 1)  ==>  (A20 > EFL_4)
(EFL_6 == 1)  ==>  (A20 > EFL_9)
(EFL_6 == 1)  ==>  (A20 > SMM)
(EFL_6 == 1)  ==>  (EBX == orig(EBX))
(EFL_6 == 1)  ==>  (ECX == orig(ECX))
(EFL_6 == 1)  ==>  (EFL == 70)
(EFL_6 == 1)  ==>  (EFL_2 == 1)
(EFL_6 == 1)  ==>  (EFL_2 > EFL_4)
(EFL_6 == 1)  ==>  (EFL_2 > EFL_9)
(EFL_6 == 1)  ==>  (EFL_2 >= CR0_0)
(EFL_6 == 1)  ==>  (EFL_4 <= CR0_0)
(EFL_6 == 1)  ==>  (EFL_4 == 0)
(EFL_6 == 1)  ==>  (EFL_6 >= CR0_0)
(EFL_6 == 1)  ==>  (EFL_9 <= CR0_0)
(EFL_6 == 1)  ==>  (EFL_9 == 0)
(EFL_6 == 1)  ==>  (FS == GS)
(EFL_6 == 1)  ==>  (HLT < EFL_2)
(EFL_6 == 1)  ==>  (II >= EFL_4)
(EFL_6 == 1)  ==>  (II >= EFL_9)
(EFL_6 == 1)  ==>  (II >= SMM)
(EFL_6 == 1)  ==>  (II one of { 0, 1 })
(EFL_6 == 1)  ==>  (SMM < EFL_2)
(EFL_6 == 1)  ==>  (SMM == 0)
(EFL_6 == 1)  ==>  (SMM == EFL_4)
(EFL_6 == 1)  ==>  (SMM == EFL_9)
(EFL_6 == 1)  ==>  (SMM == HLT)
(EFL_6 == 1)  ==>  (SS == DS)
(EFL_6 == 1)  ==>  (SS >= GS)
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II one of { 0, 1 }
A20 == 1
SMM one of { 0, 1 }
HLT == 0
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
ADDR > orig(ADDR)
EAX <= orig(EAX)
EBX <= orig(EBX)
ECX <= orig(ECX)
EDX <= orig(EDX)
EIP != orig(ADDR)
II <= A20
II >= HLT
II <= EFL_2
II <= EFL_6
A20 >= SMM
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= CR0_0
SMM >= HLT
SMM <= EFL_2
SMM <= CR0_0
HLT <= EFL_2
HLT <= EFL_4
HLT <= EFL_6
HLT <= EFL_9
HLT <= CR0_0
ES != CS
ES >= FS
ES >= GS
ES > LDT
ES > TR
CS != SS
CS != DS
CS != FS
CS != GS
CS > LDT
CS > TR
SS <= DS
SS >= FS
SS > LDT
SS > TR
DS >= FS
DS >= GS
DS > LDT
DS > TR
FS <= GS
FS > LDT
FS > TR
GS > LDT
GS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_6
===========================================================================
..shll():::EXIT;condition="EFL_6==0"
II == HLT
II == EFL_6
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(HLT)
II == orig(EFL_6)
II == orig(EFL_8)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
II == 0
II <= SMM
II <= EFL_4
II <= EFL_9
II <= CR0_0
===========================================================================
..shll():::EXIT;condition="not(EFL_6==0)"
EBX == orig(EBX)
ECX == orig(ECX)
A20 == EFL_2
A20 == EFL_6
A20 == orig(EFL_2)
A20 == orig(EFL_6)
SMM == HLT
SMM == EFL_4
SMM == EFL_8
SMM == EFL_9
SMM == EFL_11
SMM == EFL_13
SMM == CR0_1
SMM == CR0_2
SMM == CR0_3
SMM == CR0_5
SMM == CR0_7
SMM == CR0_18
SMM == CR0_20
SMM == CR4_6
SMM == CR4_8
SMM == CR4_9
SMM == CR4_11
SMM == CR4_12
SMM == orig(HLT)
SMM == orig(EFL_4)
SMM == orig(EFL_8)
SMM == orig(EFL_9)
SMM == orig(EFL_11)
SMM == orig(EFL_13)
SMM == orig(CR0_1)
SMM == orig(CR0_2)
SMM == orig(CR0_3)
SMM == orig(CR0_5)
SMM == orig(CR0_7)
SMM == orig(CR0_18)
SMM == orig(CR0_20)
SMM == orig(CR4_6)
SMM == orig(CR4_8)
SMM == orig(CR4_9)
SMM == orig(CR4_11)
SMM == orig(CR4_12)
SS == DS
SS == orig(DS)
FS == GS
FS == orig(GS)
EFL == 70
SMM == 0
II >= SMM
===========================================================================
..shll():::EXIT;condition="not(D_EFL_6==0)"
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == orig(II)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
SMM == orig(SMM)
HLT == EFL_8
HLT == EFL_11
HLT == EFL_13
HLT == CR0_1
HLT == CR0_2
HLT == CR0_3
HLT == CR0_5
HLT == CR0_7
HLT == CR0_18
HLT == CR0_20
HLT == CR4_6
HLT == CR4_8
HLT == CR4_9
HLT == CR4_11
HLT == CR4_12
HLT == orig(HLT)
HLT == orig(EFL_8)
HLT == orig(EFL_11)
HLT == orig(EFL_13)
HLT == orig(CR0_1)
HLT == orig(CR0_2)
HLT == orig(CR0_3)
HLT == orig(CR0_5)
HLT == orig(CR0_7)
HLT == orig(CR0_18)
HLT == orig(CR0_20)
HLT == orig(CR4_6)
HLT == orig(CR4_8)
HLT == orig(CR4_9)
HLT == orig(CR4_11)
HLT == orig(CR4_12)
ES == orig(ES)
CS == orig(CS)
SS == orig(SS)
DS == orig(DS)
FS == orig(FS)
GS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == orig(EFL_2)
EFL_4 == orig(EFL_4)
EFL_6 == orig(EFL_6)
EFL_9 == orig(EFL_9)
CR0_0 == orig(CR0_0)
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II one of { 0, 1 }
A20 == 1
SMM one of { 0, 1 }
HLT == 0
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
ADDR > orig(ADDR)
EAX <= orig(EAX)
EBX <= orig(EBX)
ECX <= orig(ECX)
EDX <= orig(EDX)
EIP != orig(ADDR)
II <= A20
II >= HLT
II <= EFL_2
II <= EFL_6
A20 >= SMM
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= CR0_0
SMM >= HLT
SMM <= EFL_2
SMM <= CR0_0
HLT <= EFL_2
HLT <= EFL_4
HLT <= EFL_6
HLT <= EFL_9
HLT <= CR0_0
ES != CS
ES >= FS
ES >= GS
ES > LDT
ES > TR
CS != SS
CS != DS
CS != FS
CS != GS
CS > LDT
CS > TR
SS <= DS
SS >= FS
SS > LDT
SS > TR
DS >= FS
DS >= GS
DS > LDT
DS > TR
FS <= GS
FS > LDT
FS > TR
GS > LDT
GS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_6
===========================================================================
..shlw():::ENTER
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_0
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == EFL_9
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SS == FS
DS == GS
EFL_2 == EFL_6
(ADDR one of { 32949, 32957 })  <==>  (A20 == EFL_2)
(ADDR one of { 32949, 32957 })  <==>  (CCD == 64920)
(ADDR one of { 32949, 32957 })  <==>  (CCS == 68)
(ADDR one of { 32949, 32957 })  <==>  (CS == "0000000000000000ffff00009b00")
(ADDR one of { 32949, 32957 })  <==>  (DS == "0000000000000000ffff00009300")
(ADDR one of { 32949, 32957 })  <==>  (EAX == 0)
(ADDR one of { 32949, 32957 })  <==>  (EBX == 128)
(ADDR one of { 32949, 32957 })  <==>  (EBX == EDX)
(ADDR one of { 32949, 32957 })  <==>  (ECX == 6578533)
(ADDR one of { 32949, 32957 })  <==>  (EDX == 128)
(ADDR one of { 32949, 32957 })  <==>  (EFL == 582)
(ADDR one of { 32949, 32957 })  <==>  (EFL_2 == 1)
(ADDR one of { 32949, 32957 })  <==>  (EFL_4 == 0)
(ADDR one of { 32949, 32957 })  <==>  (EIP == 32854)
(ADDR one of { 32949, 32957 })  <==>  (ES == "0800000080000000ffff00009300")
(ADDR one of { 32949, 32957 })  <==>  (II == EFL_4)
(ADDR one of { 32949, 32957 })  <==>  (SS == "0000000000000000ffff00009300")
(ADDR one of { 32949, 32957 })  <==>  (SS == DS)
(ADDR one of { 825911, 825959 })  <==>  (A20 == EFL_4)
(ADDR one of { 825911, 825959 })  <==>  (CCD one of { 837, 842 })
(ADDR one of { 825911, 825959 })  <==>  (CCS == 16)
(ADDR one of { 825911, 825959 })  <==>  (CS == "c980000c9800ffffffff00809b00")
(ADDR one of { 825911, 825959 })  <==>  (DS == "c980000c9800ffffffff00809300")
(ADDR one of { 825911, 825959 })  <==>  (EAX one of { 51584, 133107248 })
(ADDR one of { 825911, 825959 })  <==>  (EBX one of { 1, 414056455 })
(ADDR one of { 825911, 825959 })  <==>  (ECX one of { 7, 40960 })
(ADDR one of { 825911, 825959 })  <==>  (EDX one of { 0, 2031 })
(ADDR one of { 825911, 825959 })  <==>  (EFL == 530)
(ADDR one of { 825911, 825959 })  <==>  (EFL_2 == 0)
(ADDR one of { 825911, 825959 })  <==>  (EFL_4 == 1)
(ADDR one of { 825911, 825959 })  <==>  (EIP one of { 596, 1274 })
(ADDR one of { 825911, 825959 })  <==>  (ES one of { "c980000c9800ffffffff00809300", "f5a3000f5a30ffffffff00809300" })
(ADDR one of { 825911, 825959 })  <==>  (II == EFL_2)
(ADDR one of { 825911, 825959 })  <==>  (SS == "000000000000ffffffff00809300")
EAX one of { 0, 51584, 133107248 }
EBX one of { 1, 128, 414056455 }
ECX one of { 7, 40960, 6578533 }
EDX one of { 0, 128, 2031 }
EIP one of { 596, 1274, 32854 }
EFL one of { 530, 582 }
CPL == 0
II == 0
A20 == 1
ES one of { "0800000080000000ffff00009300", "c980000c9800ffffffff00809300", "f5a3000f5a30ffffffff00809300" }
CS one of { "0000000000000000ffff00009b00", "c980000c9800ffffffff00809b00" }
SS one of { "0000000000000000ffff00009300", "000000000000ffffffff00809300" }
DS one of { "0000000000000000ffff00009300", "c980000c9800ffffffff00809300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "0000000000000000"
IDT == "00000000000003ff"
CR0 == 16
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS one of { 16, 68 }
CCD one of { 837, 842, 64920 }
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
===========================================================================
..shlw():::ENTER;condition="EFL_6==0"
II == EFL_2
II == EFL_6
A20 == EFL_4
ADDR one of { 825911, 825959 }
EAX one of { 51584, 133107248 }
EBX one of { 1, 414056455 }
ECX one of { 7, 40960 }
EDX one of { 0, 2031 }
EIP one of { 596, 1274 }
EFL == 530
ES one of { "c980000c9800ffffffff00809300", "f5a3000f5a30ffffffff00809300" }
CS == "c980000c9800ffffffff00809b00"
SS == "000000000000ffffffff00809300"
DS == "c980000c9800ffffffff00809300"
CCS == 16
CCD one of { 837, 842 }
===========================================================================
..shlw():::ENTER;condition="not(EFL_6==0)"
EBX == EDX
II == EFL_4
A20 == EFL_2
A20 == EFL_6
SS == DS
SS == GS
ADDR one of { 32949, 32957 }
EAX == 0
EBX == 128
ECX == 6578533
EIP == 32854
EFL == 582
ES == "0800000080000000ffff00009300"
CS == "0000000000000000ffff00009b00"
SS == "0000000000000000ffff00009300"
CCS == 68
CCD == 64920
===========================================================================
..shlw():::ENTER;condition="not(D_EFL_6==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_0
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == EFL_9
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SS == FS
DS == GS
EFL_2 == EFL_6
EAX one of { 0, 51584, 133107248 }
EBX one of { 1, 128, 414056455 }
ECX one of { 7, 40960, 6578533 }
EDX one of { 0, 128, 2031 }
EIP one of { 596, 1274, 32854 }
EFL one of { 530, 582 }
CPL == 0
II == 0
A20 == 1
ES one of { "0800000080000000ffff00009300", "c980000c9800ffffffff00809300", "f5a3000f5a30ffffffff00809300" }
CS one of { "0000000000000000ffff00009b00", "c980000c9800ffffffff00809b00" }
SS one of { "0000000000000000ffff00009300", "000000000000ffffffff00809300" }
DS one of { "0000000000000000ffff00009300", "c980000c9800ffffffff00809300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "0000000000000000"
IDT == "00000000000003ff"
CR0 == 16
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS one of { 16, 68 }
CCD one of { 837, 842, 64920 }
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
===========================================================================
..shlw():::EXIT
EAX == orig(EAX)
EBX == orig(EBX)
ECX == orig(ECX)
EDX == orig(EDX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_0
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_8)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_0)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == EFL_9
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(EFL_9)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == orig(ES)
CS == orig(CS)
SS == FS
SS == orig(SS)
SS == orig(FS)
DS == GS
DS == orig(DS)
DS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == EFL_6
EFL_2 == orig(EFL_2)
EFL_2 == orig(EFL_6)
EFL_4 == orig(EFL_4)
(ADDR one of { 32952, 32960 })  <==>  (A20 == EFL_2)
(ADDR one of { 32952, 32960 })  <==>  (CCD == 64920)
(ADDR one of { 32952, 32960 })  <==>  (CCS == 68)
(ADDR one of { 32952, 32960 })  <==>  (CS == "0000000000000000ffff00009b00")
(ADDR one of { 32952, 32960 })  <==>  (DS == "0000000000000000ffff00009300")
(ADDR one of { 32952, 32960 })  <==>  (EAX == 0)
(ADDR one of { 32952, 32960 })  <==>  (EBX == 128)
(ADDR one of { 32952, 32960 })  <==>  (EBX == EDX)
(ADDR one of { 32952, 32960 })  <==>  (ECX == 6578533)
(ADDR one of { 32952, 32960 })  <==>  (EDX == 128)
(ADDR one of { 32952, 32960 })  <==>  (EFL == 582)
(ADDR one of { 32952, 32960 })  <==>  (EFL_2 == 1)
(ADDR one of { 32952, 32960 })  <==>  (EFL_4 == 0)
(ADDR one of { 32952, 32960 })  <==>  (EIP == 32854)
(ADDR one of { 32952, 32960 })  <==>  (ES == "0800000080000000ffff00009300")
(ADDR one of { 32952, 32960 })  <==>  (II == EFL_4)
(ADDR one of { 32952, 32960 })  <==>  (SS == "0000000000000000ffff00009300")
(ADDR one of { 32952, 32960 })  <==>  (SS == DS)
(ADDR one of { 32952, 32960 })  <==>  (orig(ADDR) one of { 32949, 32957 })
(ADDR one of { 825914, 825962 })  <==>  (A20 == EFL_4)
(ADDR one of { 825914, 825962 })  <==>  (CCD one of { 837, 842 })
(ADDR one of { 825914, 825962 })  <==>  (CCS == 16)
(ADDR one of { 825914, 825962 })  <==>  (CS == "c980000c9800ffffffff00809b00")
(ADDR one of { 825914, 825962 })  <==>  (DS == "c980000c9800ffffffff00809300")
(ADDR one of { 825914, 825962 })  <==>  (EAX one of { 51584, 133107248 })
(ADDR one of { 825914, 825962 })  <==>  (EBX one of { 1, 414056455 })
(ADDR one of { 825914, 825962 })  <==>  (ECX one of { 7, 40960 })
(ADDR one of { 825914, 825962 })  <==>  (EDX one of { 0, 2031 })
(ADDR one of { 825914, 825962 })  <==>  (EFL == 530)
(ADDR one of { 825914, 825962 })  <==>  (EFL_2 == 0)
(ADDR one of { 825914, 825962 })  <==>  (EFL_4 == 1)
(ADDR one of { 825914, 825962 })  <==>  (EIP one of { 596, 1274 })
(ADDR one of { 825914, 825962 })  <==>  (ES one of { "c980000c9800ffffffff00809300", "f5a3000f5a30ffffffff00809300" })
(ADDR one of { 825914, 825962 })  <==>  (II == EFL_2)
(ADDR one of { 825914, 825962 })  <==>  (SS == "000000000000ffffffff00809300")
(ADDR one of { 825914, 825962 })  <==>  (orig(ADDR) one of { 825911, 825959 })
EAX one of { 0, 51584, 133107248 }
EBX one of { 1, 128, 414056455 }
ECX one of { 7, 40960, 6578533 }
EDX one of { 0, 128, 2031 }
EIP one of { 596, 1274, 32854 }
EFL one of { 530, 582 }
CPL == 0
II == 0
A20 == 1
ES one of { "0800000080000000ffff00009300", "c980000c9800ffffffff00809300", "f5a3000f5a30ffffffff00809300" }
CS one of { "0000000000000000ffff00009b00", "c980000c9800ffffffff00809b00" }
SS one of { "0000000000000000ffff00009300", "000000000000ffffffff00809300" }
DS one of { "0000000000000000ffff00009300", "c980000c9800ffffffff00809300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "0000000000000000"
IDT == "00000000000003ff"
CR0 == 16
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS one of { 16, 68 }
CCD one of { 837, 842, 64920 }
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
ADDR - orig(ADDR) - 3 == 0
===========================================================================
..shlw():::EXIT;condition="EFL_6==0"
II == EFL_2
II == EFL_6
II == orig(EFL_2)
II == orig(EFL_6)
A20 == EFL_4
A20 == orig(EFL_4)
ADDR one of { 825914, 825962 }
EAX one of { 51584, 133107248 }
EBX one of { 1, 414056455 }
ECX one of { 7, 40960 }
EDX one of { 0, 2031 }
EIP one of { 596, 1274 }
EFL == 530
ES one of { "c980000c9800ffffffff00809300", "f5a3000f5a30ffffffff00809300" }
CS == "c980000c9800ffffffff00809b00"
SS == "000000000000ffffffff00809300"
DS == "c980000c9800ffffffff00809300"
CCS == 16
CCD one of { 837, 842 }
===========================================================================
..shlw():::EXIT;condition="not(EFL_6==0)"
EBX == EDX
EBX == orig(EDX)
II == EFL_4
II == orig(EFL_4)
A20 == EFL_2
A20 == EFL_6
A20 == orig(EFL_2)
A20 == orig(EFL_6)
SS == DS
SS == GS
SS == orig(DS)
SS == orig(GS)
ADDR one of { 32952, 32960 }
EAX == 0
EBX == 128
ECX == 6578533
EIP == 32854
EFL == 582
ES == "0800000080000000ffff00009300"
CS == "0000000000000000ffff00009b00"
SS == "0000000000000000ffff00009300"
CCS == 68
CCD == 64920
===========================================================================
..shlw():::EXIT;condition="not(D_EFL_6==0)"
EAX == orig(EAX)
EBX == orig(EBX)
ECX == orig(ECX)
EDX == orig(EDX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_0
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_8)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_0)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == EFL_9
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(EFL_9)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == orig(ES)
CS == orig(CS)
SS == FS
SS == orig(SS)
SS == orig(FS)
DS == GS
DS == orig(DS)
DS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == EFL_6
EFL_2 == orig(EFL_2)
EFL_2 == orig(EFL_6)
EFL_4 == orig(EFL_4)
EAX one of { 0, 51584, 133107248 }
EBX one of { 1, 128, 414056455 }
ECX one of { 7, 40960, 6578533 }
EDX one of { 0, 128, 2031 }
EIP one of { 596, 1274, 32854 }
EFL one of { 530, 582 }
CPL == 0
II == 0
A20 == 1
ES one of { "0800000080000000ffff00009300", "c980000c9800ffffffff00809300", "f5a3000f5a30ffffffff00809300" }
CS one of { "0000000000000000ffff00009b00", "c980000c9800ffffffff00809b00" }
SS one of { "0000000000000000ffff00009300", "000000000000ffffffff00809300" }
DS one of { "0000000000000000ffff00009300", "c980000c9800ffffffff00809300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "0000000000000000"
IDT == "00000000000003ff"
CR0 == 16
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS one of { 16, 68 }
CCD one of { 837, 842, 64920 }
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
ADDR - orig(ADDR) - 3 == 0
===========================================================================
..shrb():::ENTER
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == HLT
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SS == FS
(CCD == 0)  <==>  (A20 == EFL_6)
(CCD == 0)  <==>  (EFL_6 == 1)
(CCD == 0)  ==>  (A20 == EFL_2)
(CCD == 0)  ==>  (ADDR one of { 966153, 1009535, 133873676 })
(CCD == 0)  ==>  (CCS one of { 0, 2, 4660 })
(CCD == 0)  ==>  (CS one of { "000800000000ffffffff00cf9b00", "f000000f0000ffffffff008f9b00" })
(CCD == 0)  ==>  (DS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" })
(CCD == 0)  ==>  (EAX == EBX)
(CCD == 0)  ==>  (EAX one of { -1, 133834044 })
(CCD == 0)  ==>  (EBX one of { -1, 133834044 })
(CCD == 0)  ==>  (ECX one of { 0, 33537 })
(CCD == 0)  ==>  (EDX one of { 0, 688040 })
(CCD == 0)  ==>  (EFL == 70)
(CCD == 0)  ==>  (EFL_2 == 1)
(CCD == 0)  ==>  (EFL_4 == 0)
(CCD == 0)  ==>  (EFL_9 == 0)
(CCD == 0)  ==>  (EIP one of { 26553, 991083, 133917866 })
(CCD == 0)  ==>  (ES one of { "001000000000ffffffff00cf9300", "dc00000dc000ffffffff008f9300" })
(CCD == 0)  ==>  (GDT one of { "0000000000000000", "000f5e8000000037" })
(CCD == 0)  ==>  (GS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" })
(CCD == 0)  ==>  (II == EFL_4)
(CCD == 0)  ==>  (II == EFL_9)
(CCD == 0)  ==>  (SMM one of { 0, 1 })
(CCD == 0)  ==>  (SS == DS)
(CCD == 0)  ==>  (SS == GS)
EAX >= -1
EBX >= -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
SMM one of { 0, 1 }
ES one of { "001000000000ffffffff00cf9300", "dc00000dc000ffffffff008f9300", "f000000f0000ffffffff008f9300" }
SS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" }
DS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300", "c980000c9800ffffffff008f9300" }
GS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300", "ffff000ffff0ffffffff008f9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
ECX % EAX == 0
II <= SMM
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= EFL_9
II <= CR0_0
A20 >= SMM
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= CR0_0
SMM <= EFL_2
SMM <= EFL_6
SMM <= CR0_0
ES != CS
ES >= SS
ES >= DS
ES > LDT
ES > TR
CS != SS
CS != DS
CS != GS
CS > LDT
CS > TR
SS <= DS
SS <= GS
SS > LDT
SS > TR
DS <= GS
DS > LDT
DS > TR
GS > LDT
GS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_6
EFL_2 >= EFL_9
EFL_4 <= CR0_0
===========================================================================
..shrb():::ENTER;condition="EFL_6==0"
II == SMM
II == EFL_6
EAX one of { -1, 3642, 1006884 }
ES one of { "001000000000ffffffff00cf9300", "f000000f0000ffffffff008f9300" }
CS one of { "000800000000ffffffff00cf9a00", "000800000000ffffffff00cf9b00", "c980000c9800ffffffff008f9b00" }
DS one of { "001000000000ffffffff00cf9300", "c980000c9800ffffffff008f9300" }
GS one of { "001000000000ffffffff00cf9300", "ffff000ffff0ffffffff008f9300" }
===========================================================================
..shrb():::ENTER;condition="not(EFL_6==0)"
EAX == EBX
II == EFL_4
II == EFL_9
A20 == EFL_2
A20 == EFL_6
SS == DS
SS == GS
ADDR one of { 966153, 1009535, 133873676 }
EAX one of { -1, 133834044 }
ECX one of { 0, 33537 }
EDX one of { 0, 688040 }
EIP one of { 26553, 991083, 133917866 }
EFL == 70
ES one of { "001000000000ffffffff00cf9300", "dc00000dc000ffffffff008f9300" }
CS one of { "000800000000ffffffff00cf9b00", "f000000f0000ffffffff008f9b00" }
GDT one of { "0000000000000000", "000f5e8000000037" }
CCS one of { 0, 2, 4660 }
CCD == 0
===========================================================================
..shrb():::ENTER;condition="not(D_EFL_6==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == HLT
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SS == FS
EAX >= -1
EBX >= -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
SMM one of { 0, 1 }
ES one of { "001000000000ffffffff00cf9300", "dc00000dc000ffffffff008f9300", "f000000f0000ffffffff008f9300" }
SS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" }
DS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300", "c980000c9800ffffffff008f9300" }
GS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300", "ffff000ffff0ffffffff008f9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
ECX % EAX == 0
II <= SMM
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= EFL_9
II <= CR0_0
A20 >= SMM
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= CR0_0
SMM <= EFL_2
SMM <= EFL_6
SMM <= CR0_0
ES != CS
ES >= SS
ES >= DS
ES > LDT
ES > TR
CS != SS
CS != DS
CS != GS
CS > LDT
CS > TR
SS <= DS
SS <= GS
SS > LDT
SS > TR
DS <= GS
DS > LDT
DS > TR
GS > LDT
GS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_6
EFL_2 >= EFL_9
EFL_4 <= CR0_0
===========================================================================
..shrb():::EXIT
EAX == orig(EAX)
EBX == orig(EBX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == HLT
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(HLT)
II == orig(EFL_8)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
SMM == orig(SMM)
ES == orig(ES)
CS == orig(CS)
SS == FS
SS == orig(SS)
SS == orig(FS)
DS == orig(DS)
GS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == orig(EFL_2)
EFL_4 == orig(EFL_4)
EFL_6 == orig(EFL_6)
EFL_9 == orig(EFL_9)
CR0_0 == orig(CR0_0)
(CCD == 0)  <==>  (A20 == EFL_6)
(CCD == 0)  <==>  (EFL_6 == 1)
(CCD == 0)  ==>  (A20 == EFL_2)
(CCD == 0)  ==>  (ADDR one of { 966155, 1009537, 133873679 })
(CCD == 0)  ==>  (CCS one of { 0, 2, 4660 })
(CCD == 0)  ==>  (CS one of { "000800000000ffffffff00cf9b00", "f000000f0000ffffffff008f9b00" })
(CCD == 0)  ==>  (DS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" })
(CCD == 0)  ==>  (EAX == EBX)
(CCD == 0)  ==>  (EAX one of { -1, 133834044 })
(CCD == 0)  ==>  (EBX one of { -1, 133834044 })
(CCD == 0)  ==>  (ECX == orig(ECX))
(CCD == 0)  ==>  (ECX one of { 0, 33537 })
(CCD == 0)  ==>  (EDX == -1)
(CCD == 0)  ==>  (EFL == 70)
(CCD == 0)  ==>  (EFL_2 == 1)
(CCD == 0)  ==>  (EFL_4 == 0)
(CCD == 0)  ==>  (EFL_9 == 0)
(CCD == 0)  ==>  (EIP one of { 26553, 991083, 133917866 })
(CCD == 0)  ==>  (ES one of { "001000000000ffffffff00cf9300", "dc00000dc000ffffffff008f9300" })
(CCD == 0)  ==>  (GDT one of { "0000000000000000", "000f5e8000000037" })
(CCD == 0)  ==>  (GS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" })
(CCD == 0)  ==>  (II == EFL_4)
(CCD == 0)  ==>  (II == EFL_9)
(CCD == 0)  ==>  (SMM one of { 0, 1 })
(CCD == 0)  ==>  (SS == DS)
(CCD == 0)  ==>  (SS == GS)
(CCD == 0)  ==>  (orig(ADDR) one of { 966153, 1009535, 133873676 })
(CCD == 0)  ==>  (orig(ECX) one of { 0, 33537 })
(CCD == 0)  ==>  (orig(EDX) one of { 0, 688040 })
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
SMM one of { 0, 1 }
ES one of { "001000000000ffffffff00cf9300", "dc00000dc000ffffffff008f9300", "f000000f0000ffffffff008f9300" }
SS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" }
DS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300", "c980000c9800ffffffff008f9300" }
GS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300", "ffff000ffff0ffffffff008f9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
ADDR > orig(ADDR)
ECX % EAX == 0
orig(ECX) % EAX == 0
ECX <= orig(ECX)
EDX <= orig(EDX)
orig(EDX) % EDX == 0
EIP != orig(ADDR)
II <= SMM
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= EFL_9
II <= CR0_0
A20 >= SMM
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= CR0_0
SMM <= EFL_2
SMM <= EFL_6
SMM <= CR0_0
ES != CS
ES >= SS
ES >= DS
ES > LDT
ES > TR
CS != SS
CS != DS
CS != GS
CS > LDT
CS > TR
SS <= DS
SS <= GS
SS > LDT
SS > TR
DS <= GS
DS > LDT
DS > TR
GS > LDT
GS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_6
EFL_2 >= EFL_9
EFL_4 <= CR0_0
===========================================================================
..shrb():::EXIT;condition="EFL_6==0"
II == SMM
II == EFL_6
II == orig(SMM)
II == orig(EFL_6)
EAX one of { -1, 3642, 1006884 }
ECX one of { -1, 0, 63 }
ES one of { "001000000000ffffffff00cf9300", "f000000f0000ffffffff008f9300" }
CS one of { "000800000000ffffffff00cf9a00", "000800000000ffffffff00cf9b00", "c980000c9800ffffffff008f9b00" }
DS one of { "001000000000ffffffff00cf9300", "c980000c9800ffffffff008f9300" }
GS one of { "001000000000ffffffff00cf9300", "ffff000ffff0ffffffff008f9300" }
ADDR - orig(ADDR) - 3 == 0
===========================================================================
..shrb():::EXIT;condition="not(EFL_6==0)"
EAX == EBX
EAX == orig(EBX)
ECX == orig(ECX)
II == EFL_4
II == EFL_9
II == orig(EFL_4)
II == orig(EFL_9)
A20 == EFL_2
A20 == EFL_6
A20 == orig(EFL_2)
A20 == orig(EFL_6)
SS == DS
SS == GS
SS == orig(DS)
SS == orig(GS)
ADDR one of { 966155, 1009537, 133873679 }
EAX one of { -1, 133834044 }
ECX one of { 0, 33537 }
EDX == -1
EIP one of { 26553, 991083, 133917866 }
EFL == 70
ES one of { "001000000000ffffffff00cf9300", "dc00000dc000ffffffff008f9300" }
CS one of { "000800000000ffffffff00cf9b00", "f000000f0000ffffffff008f9b00" }
GDT one of { "0000000000000000", "000f5e8000000037" }
CCS one of { 0, 2, 4660 }
CCD == 0
===========================================================================
..shrb():::EXIT;condition="not(D_EFL_6==0)"
EAX == orig(EAX)
EBX == orig(EBX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == HLT
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(HLT)
II == orig(EFL_8)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
SMM == orig(SMM)
ES == orig(ES)
CS == orig(CS)
SS == FS
SS == orig(SS)
SS == orig(FS)
DS == orig(DS)
GS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == orig(EFL_2)
EFL_4 == orig(EFL_4)
EFL_6 == orig(EFL_6)
EFL_9 == orig(EFL_9)
CR0_0 == orig(CR0_0)
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
SMM one of { 0, 1 }
ES one of { "001000000000ffffffff00cf9300", "dc00000dc000ffffffff008f9300", "f000000f0000ffffffff008f9300" }
SS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" }
DS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300", "c980000c9800ffffffff008f9300" }
GS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300", "ffff000ffff0ffffffff008f9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
ADDR > orig(ADDR)
ECX % EAX == 0
orig(ECX) % EAX == 0
ECX <= orig(ECX)
EDX <= orig(EDX)
orig(EDX) % EDX == 0
EIP != orig(ADDR)
II <= SMM
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= EFL_9
II <= CR0_0
A20 >= SMM
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= CR0_0
SMM <= EFL_2
SMM <= EFL_6
SMM <= CR0_0
ES != CS
ES >= SS
ES >= DS
ES > LDT
ES > TR
CS != SS
CS != DS
CS != GS
CS > LDT
CS > TR
SS <= DS
SS <= GS
SS > LDT
SS > TR
DS <= GS
DS > LDT
DS > TR
GS > LDT
GS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_6
EFL_2 >= EFL_9
EFL_4 <= CR0_0
===========================================================================
..shrdl():::ENTER
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_2
II == EFL_6
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
ES == SS
ES == DS
FS == GS
EAX one of { -1, 63, 366012 }
EBX == -1
ECX one of { -1, 0 }
EDX one of { -1, 0, 366012 }
EFL one of { 2, 147 }
CPL == 0
II == 0
A20 == 1
ES one of { "001000000000ffffffff00cf9300", "dc00000dc0000000ffff00009300" }
CS one of { "000800000000ffffffff00cf9a00", "000800000000ffffffff00cf9b00", "f000000f00000000ffff00009b00" }
FS one of { "0000000000000000ffff00009300", "001000000000ffffffff00cf9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CC0 == 0
EFER == 0
EFL_4 one of { 0, 1 }
CR0_0 one of { 0, 1 }
EDX % EAX == 0
===========================================================================
..shrdl():::ENTER;condition="EFL_6==0"
===========================================================================
..shrdl():::ENTER;condition="not(D_EFL_6==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_2
II == EFL_6
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
ES == SS
ES == DS
FS == GS
EAX one of { -1, 63, 366012 }
EBX == -1
ECX one of { -1, 0 }
EDX one of { -1, 0, 366012 }
EFL one of { 2, 147 }
CPL == 0
II == 0
A20 == 1
ES one of { "001000000000ffffffff00cf9300", "dc00000dc0000000ffff00009300" }
CS one of { "000800000000ffffffff00cf9a00", "000800000000ffffffff00cf9b00", "f000000f00000000ffff00009b00" }
FS one of { "0000000000000000ffff00009300", "001000000000ffffffff00cf9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CC0 == 0
EFER == 0
EFL_4 one of { 0, 1 }
CR0_0 one of { 0, 1 }
EDX % EAX == 0
===========================================================================
..shrdl():::EXIT
EBX == orig(EBX)
ECX == orig(ECX)
EDX == orig(EDX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_2
II == EFL_6
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_2)
II == orig(EFL_6)
II == orig(EFL_8)
II == orig(EFL_9)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == SS
ES == DS
ES == orig(ES)
ES == orig(SS)
ES == orig(DS)
CS == orig(CS)
FS == GS
FS == orig(FS)
FS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_4 == orig(EFL_4)
CR0_0 == orig(CR0_0)
EAX one of { -1, 63 }
EBX == -1
ECX one of { -1, 0 }
EDX one of { -1, 0, 366012 }
EFL one of { 2, 147 }
CPL == 0
II == 0
A20 == 1
ES one of { "001000000000ffffffff00cf9300", "dc00000dc0000000ffff00009300" }
CS one of { "000800000000ffffffff00cf9a00", "000800000000ffffffff00cf9b00", "f000000f00000000ffff00009b00" }
FS one of { "0000000000000000ffff00009300", "001000000000ffffffff00cf9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CC0 == 0
EFER == 0
EFL_4 one of { 0, 1 }
CR0_0 one of { 0, 1 }
EDX % EAX == 0
orig(EAX) % EAX == 0
EDX % orig(EAX) == 0
===========================================================================
..shrdl():::EXIT;condition="EFL_6==0"
===========================================================================
..shrdl():::EXIT;condition="not(D_EFL_6==0)"
EBX == orig(EBX)
ECX == orig(ECX)
EDX == orig(EDX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_2
II == EFL_6
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_2)
II == orig(EFL_6)
II == orig(EFL_8)
II == orig(EFL_9)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == SS
ES == DS
ES == orig(ES)
ES == orig(SS)
ES == orig(DS)
CS == orig(CS)
FS == GS
FS == orig(FS)
FS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_4 == orig(EFL_4)
CR0_0 == orig(CR0_0)
EAX one of { -1, 63 }
EBX == -1
ECX one of { -1, 0 }
EDX one of { -1, 0, 366012 }
EFL one of { 2, 147 }
CPL == 0
II == 0
A20 == 1
ES one of { "001000000000ffffffff00cf9300", "dc00000dc0000000ffff00009300" }
CS one of { "000800000000ffffffff00cf9a00", "000800000000ffffffff00cf9b00", "f000000f00000000ffff00009b00" }
FS one of { "0000000000000000ffff00009300", "001000000000ffffffff00cf9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CC0 == 0
EFER == 0
EFL_4 one of { 0, 1 }
CR0_0 one of { 0, 1 }
EDX % EAX == 0
orig(EAX) % EAX == 0
EDX % orig(EAX) == 0
===========================================================================
..shrl():::ENTER
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SS == DS
(EFL_6 == 0)  <==>  (A20 > EFL_6)
(EFL_6 == 0)  <==>  (EFL_4 >= EFL_6)
(EFL_6 == 0)  <==>  (II == EFL_6)
(EFL_6 == 0)  ==>  (CCD >= 1)
(EFL_6 == 0)  ==>  (EFL >= 2)
(EFL_6 == 0)  ==>  (EFL_2 one of { 0, 1 })
(EFL_6 == 0)  ==>  (EFL_4 one of { 0, 1 })
(EFL_6 == 0)  ==>  (EFL_6 <= CR0_0)
(EFL_6 == 1)  <==>  (A20 == EFL_6)
(EFL_6 == 1)  <==>  (EFL_4 < EFL_6)
(EFL_6 == 1)  <==>  (II < EFL_6)
(EFL_6 == 1)  ==>  (A20 == EFL_2)
(EFL_6 == 1)  ==>  (A20 > EFL_4)
(EFL_6 == 1)  ==>  (CCD one of { 0, 27900, 16776960 })
(EFL_6 == 1)  ==>  (EFL == 70)
(EFL_6 == 1)  ==>  (EFL_2 == 1)
(EFL_6 == 1)  ==>  (EFL_2 > EFL_4)
(EFL_6 == 1)  ==>  (EFL_2 >= CR0_0)
(EFL_6 == 1)  ==>  (EFL_4 <= CR0_0)
(EFL_6 == 1)  ==>  (EFL_4 == 0)
(EFL_6 == 1)  ==>  (EFL_6 >= CR0_0)
(EFL_6 == 1)  ==>  (FS == GS)
(EFL_6 == 1)  ==>  (FS one of { "0000000000000000ffff00009300", "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" })
(EFL_6 == 1)  ==>  (GS one of { "0000000000000000ffff00009300", "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" })
(EFL_6 == 1)  ==>  (II < EFL_2)
(EFL_6 == 1)  ==>  (II == EFL_4)
(EFL_6 == 1)  ==>  (SS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300", "dc00000dc0000000ffff00009300" })
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= CR0_0
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= CR0_0
ES != CS
ES >= FS
ES >= GS
ES > LDT
ES > TR
CS != SS
CS != FS
CS != GS
CS > LDT
CS > TR
SS >= FS
SS >= GS
SS > LDT
SS > TR
FS >= GS
FS > LDT
FS > TR
GS > LDT
GS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_6
===========================================================================
..shrl():::ENTER;condition="EFL_6==0"
II == EFL_6
CCD >= 1
===========================================================================
..shrl():::ENTER;condition="not(EFL_6==0)"
II == EFL_4
A20 == EFL_2
A20 == EFL_6
FS == GS
EFL == 70
SS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300", "dc00000dc0000000ffff00009300" }
FS one of { "0000000000000000ffff00009300", "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" }
CCD one of { 0, 27900, 16776960 }
===========================================================================
..shrl():::ENTER;condition="not(D_EFL_6==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SS == DS
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= CR0_0
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= CR0_0
ES != CS
ES >= FS
ES >= GS
ES > LDT
ES > TR
CS != SS
CS != FS
CS != GS
CS > LDT
CS > TR
SS >= FS
SS >= GS
SS > LDT
SS > TR
FS >= GS
FS > LDT
FS > TR
GS > LDT
GS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_6
===========================================================================
..shrl():::EXIT
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_8)
II == orig(EFL_9)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == orig(ES)
CS == orig(CS)
SS == DS
SS == orig(SS)
SS == orig(DS)
FS == orig(FS)
GS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == orig(EFL_2)
EFL_4 == orig(EFL_4)
EFL_6 == orig(EFL_6)
CR0_0 == orig(CR0_0)
(EFL_6 == 0)  <==>  (A20 > EFL_6)
(EFL_6 == 0)  <==>  (EFL_4 >= EFL_6)
(EFL_6 == 0)  <==>  (II == EFL_6)
(EFL_6 == 0)  ==>  (CCD >= 1)
(EFL_6 == 0)  ==>  (EFL >= 2)
(EFL_6 == 0)  ==>  (EFL_2 one of { 0, 1 })
(EFL_6 == 0)  ==>  (EFL_4 one of { 0, 1 })
(EFL_6 == 0)  ==>  (EFL_6 <= CR0_0)
(EFL_6 == 0)  ==>  (orig(EAX) % EAX == 0)
(EFL_6 == 1)  <==>  (A20 == EFL_6)
(EFL_6 == 1)  <==>  (EFL_4 < EFL_6)
(EFL_6 == 1)  <==>  (II < EFL_6)
(EFL_6 == 1)  ==>  (A20 == EFL_2)
(EFL_6 == 1)  ==>  (A20 > EFL_4)
(EFL_6 == 1)  ==>  (CCD one of { 0, 27900, 16776960 })
(EFL_6 == 1)  ==>  (EAX == orig(EAX))
(EFL_6 == 1)  ==>  (EBX == orig(EBX))
(EFL_6 == 1)  ==>  (ECX == orig(ECX))
(EFL_6 == 1)  ==>  (EDX == orig(EDX))
(EFL_6 == 1)  ==>  (EFL == 70)
(EFL_6 == 1)  ==>  (EFL_2 == 1)
(EFL_6 == 1)  ==>  (EFL_2 > EFL_4)
(EFL_6 == 1)  ==>  (EFL_2 >= CR0_0)
(EFL_6 == 1)  ==>  (EFL_4 <= CR0_0)
(EFL_6 == 1)  ==>  (EFL_4 == 0)
(EFL_6 == 1)  ==>  (EFL_6 >= CR0_0)
(EFL_6 == 1)  ==>  (FS == GS)
(EFL_6 == 1)  ==>  (FS one of { "0000000000000000ffff00009300", "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" })
(EFL_6 == 1)  ==>  (GS one of { "0000000000000000ffff00009300", "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" })
(EFL_6 == 1)  ==>  (II < EFL_2)
(EFL_6 == 1)  ==>  (II == EFL_4)
(EFL_6 == 1)  ==>  (SS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300", "dc00000dc0000000ffff00009300" })
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
ADDR > orig(ADDR)
EAX <= orig(EAX)
EBX <= orig(EBX)
ECX <= orig(ECX)
EDX <= orig(EDX)
EIP != orig(ADDR)
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= CR0_0
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= CR0_0
ES != CS
ES >= FS
ES >= GS
ES > LDT
ES > TR
CS != SS
CS != FS
CS != GS
CS > LDT
CS > TR
SS >= FS
SS >= GS
SS > LDT
SS > TR
FS >= GS
FS > LDT
FS > TR
GS > LDT
GS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_6
===========================================================================
..shrl():::EXIT;condition="EFL_6==0"
II == EFL_6
II == orig(EFL_6)
CCD >= 1
orig(EAX) % EAX == 0
===========================================================================
..shrl():::EXIT;condition="not(EFL_6==0)"
EAX == orig(EAX)
EBX == orig(EBX)
ECX == orig(ECX)
EDX == orig(EDX)
II == EFL_4
II == orig(EFL_4)
A20 == EFL_2
A20 == EFL_6
A20 == orig(EFL_2)
A20 == orig(EFL_6)
FS == GS
FS == orig(GS)
EFL == 70
SS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300", "dc00000dc0000000ffff00009300" }
FS one of { "0000000000000000ffff00009300", "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" }
CCD one of { 0, 27900, 16776960 }
===========================================================================
..shrl():::EXIT;condition="not(D_EFL_6==0)"
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_8)
II == orig(EFL_9)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == orig(ES)
CS == orig(CS)
SS == DS
SS == orig(SS)
SS == orig(DS)
FS == orig(FS)
GS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == orig(EFL_2)
EFL_4 == orig(EFL_4)
EFL_6 == orig(EFL_6)
CR0_0 == orig(CR0_0)
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
ADDR > orig(ADDR)
EAX <= orig(EAX)
EBX <= orig(EBX)
ECX <= orig(ECX)
EDX <= orig(EDX)
EIP != orig(ADDR)
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= CR0_0
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= CR0_0
ES != CS
ES >= FS
ES >= GS
ES > LDT
ES > TR
CS != SS
CS != FS
CS != GS
CS > LDT
CS > TR
SS >= FS
SS >= GS
SS > LDT
SS > TR
FS >= GS
FS > LDT
FS > TR
GS > LDT
GS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_6
===========================================================================
..shrw():::ENTER
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
(CCD == 0)  <==>  (A20 == EFL_6)
(CCD == 0)  <==>  (EFL_6 == 1)
(CCD == 0)  ==>  (A20 == EFL_2)
(CCD == 0)  ==>  (CCS one of { 0, 2, 115 })
(CCD == 0)  ==>  (CS one of { "000800000000ffffffff00cf9b00", "f000000f00000000ffff00009e00" })
(CCD == 0)  ==>  (DS one of { "001000000000ffffffff00cf9300", "dc00000dc0000000ffff00009300" })
(CCD == 0)  ==>  (EAX == -1)
(CCD == 0)  ==>  (EBX one of { -1, 133834072, 4291946877L })
(CCD == 0)  ==>  (ECX one of { -1, 0 })
(CCD == 0)  ==>  (EDX one of { -1, 0, 63 })
(CCD == 0)  ==>  (EFL == 70)
(CCD == 0)  ==>  (EFL_2 == 1)
(CCD == 0)  ==>  (EFL_4 == 0)
(CCD == 0)  ==>  (EFL_9 == 0)
(CCD == 0)  ==>  (ES one of { "001000000000ffffffff00cf9300", "0040000004000000ffff00009300" })
(CCD == 0)  ==>  (FS == GS)
(CCD == 0)  ==>  (FS one of { "0000000000000000ffff00009300", "001000000000ffffffff00cf9300" })
(CCD == 0)  ==>  (GDT one of { "0000910800000027", "000f5e8000000037" })
(CCD == 0)  ==>  (GS one of { "0000000000000000ffff00009300", "001000000000ffffffff00cf9300" })
(CCD == 0)  ==>  (II == EFL_4)
(CCD == 0)  ==>  (II == EFL_9)
(CCD == 0)  ==>  (SS == DS)
(CCD == 0)  ==>  (SS one of { "001000000000ffffffff00cf9300", "dc00000dc0000000ffff00009300" })
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= EFL_9
II <= CR0_0
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= CR0_0
ES != CS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != DS
CS != FS
CS != GS
CS > LDT
CS > TR
SS <= DS
SS >= FS
SS > LDT
SS > TR
DS >= FS
DS >= GS
DS > LDT
DS > TR
FS <= GS
FS > LDT
FS > TR
GS > LDT
GS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_6
===========================================================================
..shrw():::ENTER;condition="EFL_6==0"
II == EFL_6
EFL_2 <= EFL_4
EFL_2 <= CR0_0
===========================================================================
..shrw():::ENTER;condition="not(EFL_6==0)"
II == EFL_4
II == EFL_9
A20 == EFL_2
A20 == EFL_6
SS == DS
FS == GS
EAX == -1
EBX one of { -1, 133834072, 4291946877L }
ECX one of { -1, 0 }
EDX one of { -1, 0, 63 }
EFL == 70
ES one of { "001000000000ffffffff00cf9300", "0040000004000000ffff00009300" }
CS one of { "000800000000ffffffff00cf9b00", "f000000f00000000ffff00009e00" }
SS one of { "001000000000ffffffff00cf9300", "dc00000dc0000000ffff00009300" }
FS one of { "0000000000000000ffff00009300", "001000000000ffffffff00cf9300" }
GDT one of { "0000910800000027", "000f5e8000000037" }
CCS one of { 0, 2, 115 }
CCD == 0
===========================================================================
..shrw():::ENTER;condition="not(D_EFL_6==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= EFL_9
II <= CR0_0
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= CR0_0
ES != CS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != DS
CS != FS
CS != GS
CS > LDT
CS > TR
SS <= DS
SS >= FS
SS > LDT
SS > TR
DS >= FS
DS >= GS
DS > LDT
DS > TR
FS <= GS
FS > LDT
FS > TR
GS > LDT
GS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_6
===========================================================================
..shrw():::EXIT
EBX == orig(EBX)
ECX == orig(ECX)
EDX == orig(EDX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_8)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == orig(ES)
CS == orig(CS)
SS == orig(SS)
DS == orig(DS)
FS == orig(FS)
GS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == orig(EFL_2)
EFL_4 == orig(EFL_4)
EFL_6 == orig(EFL_6)
EFL_9 == orig(EFL_9)
CR0_0 == orig(CR0_0)
(CCD == 0)  <==>  (A20 == EFL_6)
(CCD == 0)  <==>  (EFL_6 == 1)
(CCD == 0)  ==>  (A20 == EFL_2)
(CCD == 0)  ==>  (CCS one of { 0, 2, 115 })
(CCD == 0)  ==>  (CS one of { "000800000000ffffffff00cf9b00", "f000000f00000000ffff00009e00" })
(CCD == 0)  ==>  (DS one of { "001000000000ffffffff00cf9300", "dc00000dc0000000ffff00009300" })
(CCD == 0)  ==>  (EAX == -1)
(CCD == 0)  ==>  (EAX == orig(EAX))
(CCD == 0)  ==>  (EBX one of { -1, 133834072, 4291946877L })
(CCD == 0)  ==>  (ECX one of { -1, 0 })
(CCD == 0)  ==>  (EDX one of { -1, 0, 63 })
(CCD == 0)  ==>  (EFL == 70)
(CCD == 0)  ==>  (EFL_2 == 1)
(CCD == 0)  ==>  (EFL_4 == 0)
(CCD == 0)  ==>  (EFL_9 == 0)
(CCD == 0)  ==>  (ES one of { "001000000000ffffffff00cf9300", "0040000004000000ffff00009300" })
(CCD == 0)  ==>  (FS == GS)
(CCD == 0)  ==>  (FS one of { "0000000000000000ffff00009300", "001000000000ffffffff00cf9300" })
(CCD == 0)  ==>  (GDT one of { "0000910800000027", "000f5e8000000037" })
(CCD == 0)  ==>  (GS one of { "0000000000000000ffff00009300", "001000000000ffffffff00cf9300" })
(CCD == 0)  ==>  (II == EFL_4)
(CCD == 0)  ==>  (II == EFL_9)
(CCD == 0)  ==>  (SS == DS)
(CCD == 0)  ==>  (SS one of { "001000000000ffffffff00cf9300", "dc00000dc0000000ffff00009300" })
(CCD == 0)  ==>  (orig(EAX) == -1)
EAX one of { -1, 0, 48 }
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
ADDR > orig(ADDR)
EAX <= orig(EAX)
EIP != orig(ADDR)
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= EFL_9
II <= CR0_0
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= CR0_0
ES != CS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != DS
CS != FS
CS != GS
CS > LDT
CS > TR
SS <= DS
SS >= FS
SS > LDT
SS > TR
DS >= FS
DS >= GS
DS > LDT
DS > TR
FS <= GS
FS > LDT
FS > TR
GS > LDT
GS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_6
===========================================================================
..shrw():::EXIT;condition="EFL_6==0"
II == EFL_6
II == orig(EFL_6)
EFL_2 <= EFL_4
EFL_2 <= CR0_0
===========================================================================
..shrw():::EXIT;condition="not(EFL_6==0)"
EAX == orig(EAX)
II == EFL_4
II == EFL_9
II == orig(EFL_4)
II == orig(EFL_9)
A20 == EFL_2
A20 == EFL_6
A20 == orig(EFL_2)
A20 == orig(EFL_6)
SS == DS
SS == orig(DS)
FS == GS
FS == orig(GS)
EAX == -1
EBX one of { -1, 133834072, 4291946877L }
ECX one of { -1, 0 }
EDX one of { -1, 0, 63 }
EFL == 70
ES one of { "001000000000ffffffff00cf9300", "0040000004000000ffff00009300" }
CS one of { "000800000000ffffffff00cf9b00", "f000000f00000000ffff00009e00" }
SS one of { "001000000000ffffffff00cf9300", "dc00000dc0000000ffff00009300" }
FS one of { "0000000000000000ffff00009300", "001000000000ffffffff00cf9300" }
GDT one of { "0000910800000027", "000f5e8000000037" }
CCS one of { 0, 2, 115 }
CCD == 0
===========================================================================
..shrw():::EXIT;condition="not(D_EFL_6==0)"
EBX == orig(EBX)
ECX == orig(ECX)
EDX == orig(EDX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_8)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == orig(ES)
CS == orig(CS)
SS == orig(SS)
DS == orig(DS)
FS == orig(FS)
GS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == orig(EFL_2)
EFL_4 == orig(EFL_4)
EFL_6 == orig(EFL_6)
EFL_9 == orig(EFL_9)
CR0_0 == orig(CR0_0)
EAX one of { -1, 0, 48 }
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
ADDR > orig(ADDR)
EAX <= orig(EAX)
EIP != orig(ADDR)
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= EFL_9
II <= CR0_0
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= CR0_0
ES != CS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != DS
CS != FS
CS != GS
CS > LDT
CS > TR
SS <= DS
SS >= FS
SS > LDT
SS > TR
DS >= FS
DS >= GS
DS > LDT
DS > TR
FS <= GS
FS > LDT
FS > TR
GS > LDT
GS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_6
===========================================================================
..stc():::ENTER
EBX == EDX
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_0
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == EFL_9
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SS == FS
EFL_2 == EFL_6
(ADDR == 35689)  <==>  (A20 == EFL_2)
(ADDR == 35689)  <==>  (CCD == 16)
(ADDR == 35689)  <==>  (CCS == 68)
(ADDR == 35689)  <==>  (CS == "0000000000000000ffff00009e00")
(ADDR == 35689)  <==>  (DS == "0000000000000000ffff00009300")
(ADDR == 35689)  <==>  (EAX == 0)
(ADDR == 35689)  <==>  (EAX == ECX)
(ADDR == 35689)  <==>  (EBX == 1)
(ADDR == 35689)  <==>  (EFL == 582)
(ADDR == 35689)  <==>  (EFL_2 == 1)
(ADDR == 35689)  <==>  (EFL_4 == 0)
(ADDR == 35689)  <==>  (EIP == 35681)
(ADDR == 35689)  <==>  (ES == "0000000000000000ffff00009300")
(ADDR == 35689)  <==>  (ES == DS)
(ADDR == 35689)  <==>  (ES == GS)
(ADDR == 35689)  <==>  (ES == SS)
(ADDR == 35689)  <==>  (GDT == "0000910800000027")
(ADDR == 35689)  <==>  (GS == "0000000000000000ffff00009300")
(ADDR == 35689)  <==>  (II == EFL_4)
(ADDR == 35689)  <==>  (SS == "0000000000000000ffff00009300")
(ADDR == 825570)  <==>  (A20 == EFL_4)
(ADDR == 825570)  <==>  (CCD == 803)
(ADDR == 825570)  <==>  (CCS == 16)
(ADDR == 825570)  <==>  (CS == "c980000c9800ffffffff008f9b00")
(ADDR == 825570)  <==>  (DS == "c980000c9800ffffffff008f9300")
(ADDR == 825570)  <==>  (EAX == 3632)
(ADDR == 825570)  <==>  (EBX == -1)
(ADDR == 825570)  <==>  (EFL == 530)
(ADDR == 825570)  <==>  (EFL_2 == 0)
(ADDR == 825570)  <==>  (EFL_4 == 1)
(ADDR == 825570)  <==>  (EIP == 1274)
(ADDR == 825570)  <==>  (ES == "f000000f0000ffffffff008f9300")
(ADDR == 825570)  <==>  (GDT == "0000000000000000")
(ADDR == 825570)  <==>  (GS == "ffff000ffff0ffffffff008f9300")
(ADDR == 825570)  <==>  (II == EFL_2)
(ADDR == 825570)  <==>  (SS == "000000000000ffffffff008f9300")
ADDR one of { 35689, 825570 }
EAX one of { 0, 3632 }
EBX one of { -1, 1 }
ECX == 0
EIP one of { 1274, 35681 }
EFL one of { 530, 582 }
CPL == 0
II == 0
A20 == 1
ES one of { "0000000000000000ffff00009300", "f000000f0000ffffffff008f9300" }
CS one of { "0000000000000000ffff00009e00", "c980000c9800ffffffff008f9b00" }
SS one of { "0000000000000000ffff00009300", "000000000000ffffffff008f9300" }
DS one of { "0000000000000000ffff00009300", "c980000c9800ffffffff008f9300" }
GS one of { "0000000000000000ffff00009300", "ffff000ffff0ffffffff008f9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027" }
IDT == "00000000000003ff"
CR0 == 16
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS one of { 16, 68 }
CCD one of { 16, 803 }
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
===========================================================================
..stc():::ENTER;condition="EFL_6==0"
II == EFL_2
II == EFL_6
A20 == EFL_4
ADDR == 825570
EAX == 3632
EBX == -1
EIP == 1274
EFL == 530
ES == "f000000f0000ffffffff008f9300"
CS == "c980000c9800ffffffff008f9b00"
SS == "000000000000ffffffff008f9300"
DS == "c980000c9800ffffffff008f9300"
GS == "ffff000ffff0ffffffff008f9300"
GDT == "0000000000000000"
CCS == 16
CCD == 803
===========================================================================
..stc():::ENTER;condition="not(EFL_6==0)"
EAX == ECX
II == EFL_4
A20 == EFL_2
A20 == EFL_6
ES == SS
ES == DS
ES == FS
ES == GS
ADDR == 35689
EAX == 0
EBX == 1
EIP == 35681
EFL == 582
ES == "0000000000000000ffff00009300"
CS == "0000000000000000ffff00009e00"
GDT == "0000910800000027"
CCS == 68
CCD == 16
===========================================================================
..stc():::ENTER;condition="not(D_EFL_6==0)"
EBX == EDX
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_0
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == EFL_9
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SS == FS
EFL_2 == EFL_6
ADDR one of { 35689, 825570 }
EAX one of { 0, 3632 }
EBX one of { -1, 1 }
ECX == 0
EIP one of { 1274, 35681 }
EFL one of { 530, 582 }
CPL == 0
II == 0
A20 == 1
ES one of { "0000000000000000ffff00009300", "f000000f0000ffffffff008f9300" }
CS one of { "0000000000000000ffff00009e00", "c980000c9800ffffffff008f9b00" }
SS one of { "0000000000000000ffff00009300", "000000000000ffffffff008f9300" }
DS one of { "0000000000000000ffff00009300", "c980000c9800ffffffff008f9300" }
GS one of { "0000000000000000ffff00009300", "ffff000ffff0ffffffff008f9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027" }
IDT == "00000000000003ff"
CR0 == 16
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS one of { 16, 68 }
CCD one of { 16, 803 }
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
===========================================================================
..stc():::EXIT
EAX == orig(EAX)
EBX == EDX
EBX == orig(EBX)
EBX == orig(EDX)
ECX == orig(ECX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_0
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_8)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_0)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == EFL_9
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(EFL_9)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == orig(ES)
CS == orig(CS)
SS == FS
SS == orig(SS)
SS == orig(FS)
DS == orig(DS)
GS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == EFL_6
EFL_2 == orig(EFL_2)
EFL_2 == orig(EFL_6)
EFL_4 == orig(EFL_4)
(ADDR == 35690)  <==>  (A20 == EFL_2)
(ADDR == 35690)  <==>  (CCD == 16)
(ADDR == 35690)  <==>  (CCS == 68)
(ADDR == 35690)  <==>  (CS == "0000000000000000ffff00009e00")
(ADDR == 35690)  <==>  (DS == "0000000000000000ffff00009300")
(ADDR == 35690)  <==>  (EAX == 0)
(ADDR == 35690)  <==>  (EAX == ECX)
(ADDR == 35690)  <==>  (EBX == 1)
(ADDR == 35690)  <==>  (EFL == 582)
(ADDR == 35690)  <==>  (EFL_2 == 1)
(ADDR == 35690)  <==>  (EFL_4 == 0)
(ADDR == 35690)  <==>  (EIP == 35681)
(ADDR == 35690)  <==>  (ES == "0000000000000000ffff00009300")
(ADDR == 35690)  <==>  (ES == DS)
(ADDR == 35690)  <==>  (ES == GS)
(ADDR == 35690)  <==>  (ES == SS)
(ADDR == 35690)  <==>  (GDT == "0000910800000027")
(ADDR == 35690)  <==>  (GS == "0000000000000000ffff00009300")
(ADDR == 35690)  <==>  (II == EFL_4)
(ADDR == 35690)  <==>  (SS == "0000000000000000ffff00009300")
(ADDR == 35690)  <==>  (orig(ADDR) == 35689)
(ADDR == 825571)  <==>  (A20 == EFL_4)
(ADDR == 825571)  <==>  (CCD == 803)
(ADDR == 825571)  <==>  (CCS == 16)
(ADDR == 825571)  <==>  (CS == "c980000c9800ffffffff008f9b00")
(ADDR == 825571)  <==>  (DS == "c980000c9800ffffffff008f9300")
(ADDR == 825571)  <==>  (EAX == 3632)
(ADDR == 825571)  <==>  (EBX == -1)
(ADDR == 825571)  <==>  (EFL == 530)
(ADDR == 825571)  <==>  (EFL_2 == 0)
(ADDR == 825571)  <==>  (EFL_4 == 1)
(ADDR == 825571)  <==>  (EIP == 1274)
(ADDR == 825571)  <==>  (ES == "f000000f0000ffffffff008f9300")
(ADDR == 825571)  <==>  (GDT == "0000000000000000")
(ADDR == 825571)  <==>  (GS == "ffff000ffff0ffffffff008f9300")
(ADDR == 825571)  <==>  (II == EFL_2)
(ADDR == 825571)  <==>  (SS == "000000000000ffffffff008f9300")
(ADDR == 825571)  <==>  (orig(ADDR) == 825570)
ADDR one of { 35690, 825571 }
EAX one of { 0, 3632 }
EBX one of { -1, 1 }
ECX == 0
EIP one of { 1274, 35681 }
EFL one of { 530, 582 }
CPL == 0
II == 0
A20 == 1
ES one of { "0000000000000000ffff00009300", "f000000f0000ffffffff008f9300" }
CS one of { "0000000000000000ffff00009e00", "c980000c9800ffffffff008f9b00" }
SS one of { "0000000000000000ffff00009300", "000000000000ffffffff008f9300" }
DS one of { "0000000000000000ffff00009300", "c980000c9800ffffffff008f9300" }
GS one of { "0000000000000000ffff00009300", "ffff000ffff0ffffffff008f9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027" }
IDT == "00000000000003ff"
CR0 == 16
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS one of { 16, 68 }
CCD one of { 16, 803 }
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
===========================================================================
..stc():::EXIT;condition="EFL_6==0"
II == EFL_2
II == EFL_6
II == orig(EFL_2)
II == orig(EFL_6)
A20 == EFL_4
A20 == orig(EFL_4)
ADDR == 825571
EAX == 3632
EBX == -1
EIP == 1274
EFL == 530
ES == "f000000f0000ffffffff008f9300"
CS == "c980000c9800ffffffff008f9b00"
SS == "000000000000ffffffff008f9300"
DS == "c980000c9800ffffffff008f9300"
GS == "ffff000ffff0ffffffff008f9300"
GDT == "0000000000000000"
CCS == 16
CCD == 803
===========================================================================
..stc():::EXIT;condition="not(EFL_6==0)"
EAX == ECX
EAX == orig(ECX)
II == EFL_4
II == orig(EFL_4)
A20 == EFL_2
A20 == EFL_6
A20 == orig(EFL_2)
A20 == orig(EFL_6)
ES == SS
ES == DS
ES == FS
ES == GS
ES == orig(SS)
ES == orig(DS)
ES == orig(FS)
ES == orig(GS)
ADDR == 35690
EAX == 0
EBX == 1
EIP == 35681
EFL == 582
ES == "0000000000000000ffff00009300"
CS == "0000000000000000ffff00009e00"
GDT == "0000910800000027"
CCS == 68
CCD == 16
===========================================================================
..stc():::EXIT;condition="not(D_EFL_6==0)"
EAX == orig(EAX)
EBX == EDX
EBX == orig(EBX)
EBX == orig(EDX)
ECX == orig(ECX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_0
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_8)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_0)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == EFL_9
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(EFL_9)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == orig(ES)
CS == orig(CS)
SS == FS
SS == orig(SS)
SS == orig(FS)
DS == orig(DS)
GS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == EFL_6
EFL_2 == orig(EFL_2)
EFL_2 == orig(EFL_6)
EFL_4 == orig(EFL_4)
ADDR one of { 35690, 825571 }
EAX one of { 0, 3632 }
EBX one of { -1, 1 }
ECX == 0
EIP one of { 1274, 35681 }
EFL one of { 530, 582 }
CPL == 0
II == 0
A20 == 1
ES one of { "0000000000000000ffff00009300", "f000000f0000ffffffff008f9300" }
CS one of { "0000000000000000ffff00009e00", "c980000c9800ffffffff008f9b00" }
SS one of { "0000000000000000ffff00009300", "000000000000ffffffff008f9300" }
DS one of { "0000000000000000ffff00009300", "c980000c9800ffffffff008f9300" }
GS one of { "0000000000000000ffff00009300", "ffff000ffff0ffffffff008f9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027" }
IDT == "00000000000003ff"
CR0 == 16
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS one of { 16, 68 }
CCD one of { 16, 803 }
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
===========================================================================
..std():::ENTER
EAX == EBX
EAX == ECX
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_4
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == EFL_2
A20 == EFL_6
A20 == CR0_0
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
ES == SS
ES == DS
ES == FS
ES == GS
ADDR == 68712
EAX == -1
EDX == 366144
EIP == 68619
EFL == 70
CPL == 0
II == 0
A20 == 1
ES == "001000000000ffffffff00cf9300"
CS == "000800000000ffffffff00cf9a00"
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "0000910800000027"
IDT == "00000000000003ff"
CR0 == 17
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS == 0
CCD == 0
CC0 == 0
EFER == 0
===========================================================================
..std():::ENTER;condition="not(EFL_6==0)"
===========================================================================
..std():::ENTER;condition="not(D_EFL_6==0)"
EAX == EBX
EAX == ECX
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_4
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == EFL_2
A20 == EFL_6
A20 == CR0_0
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
ES == SS
ES == DS
ES == FS
ES == GS
ADDR == 68712
EAX == -1
EDX == 366144
EIP == 68619
EFL == 70
CPL == 0
II == 0
A20 == 1
ES == "001000000000ffffffff00cf9300"
CS == "000800000000ffffffff00cf9a00"
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "0000910800000027"
IDT == "00000000000003ff"
CR0 == 17
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS == 0
CCD == 0
CC0 == 0
EFER == 0
===========================================================================
..std():::EXIT
EAX == EBX
EAX == ECX
EAX == orig(EAX)
EAX == orig(EBX)
EAX == orig(ECX)
EDX == orig(EDX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_4
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_4)
II == orig(EFL_8)
II == orig(EFL_9)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == EFL_2
A20 == EFL_6
A20 == CR0_0
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(EFL_2)
A20 == orig(EFL_6)
A20 == orig(CR0_0)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == SS
ES == DS
ES == FS
ES == GS
ES == orig(ES)
ES == orig(SS)
ES == orig(DS)
ES == orig(FS)
ES == orig(GS)
CS == orig(CS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
ADDR == 68713
EAX == -1
EDX == 366144
EIP == 68619
EFL == 70
CPL == 0
II == 0
A20 == 1
ES == "001000000000ffffffff00cf9300"
CS == "000800000000ffffffff00cf9a00"
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "0000910800000027"
IDT == "00000000000003ff"
CR0 == 17
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS == 0
CCD == 0
CC0 == 0
EFER == 0
===========================================================================
..std():::EXIT;condition="not(EFL_6==0)"
===========================================================================
..std():::EXIT;condition="not(D_EFL_6==0)"
EAX == EBX
EAX == ECX
EAX == orig(EAX)
EAX == orig(EBX)
EAX == orig(ECX)
EDX == orig(EDX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_4
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_4)
II == orig(EFL_8)
II == orig(EFL_9)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == EFL_2
A20 == EFL_6
A20 == CR0_0
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(EFL_2)
A20 == orig(EFL_6)
A20 == orig(CR0_0)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == SS
ES == DS
ES == FS
ES == GS
ES == orig(ES)
ES == orig(SS)
ES == orig(DS)
ES == orig(FS)
ES == orig(GS)
CS == orig(CS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
ADDR == 68713
EAX == -1
EDX == 366144
EIP == 68619
EFL == 70
CPL == 0
II == 0
A20 == 1
ES == "001000000000ffffffff00cf9300"
CS == "000800000000ffffffff00cf9a00"
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "0000910800000027"
IDT == "00000000000003ff"
CR0 == 17
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS == 0
CCD == 0
CC0 == 0
EFER == 0
===========================================================================
..sti():::ENTER
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == EFL_6
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SMM == HLT
SMM == EFL_4
SMM == EFL_8
SMM == EFL_9
SMM == EFL_11
SMM == EFL_13
SMM == CR0_0
SMM == CR0_1
SMM == CR0_2
SMM == CR0_3
SMM == CR0_5
SMM == CR0_7
SMM == CR0_18
SMM == CR0_20
SMM == CR4_6
SMM == CR4_8
SMM == CR4_9
SMM == CR4_11
SMM == CR4_12
SS == DS
SS == FS
SS == GS
EAX one of { 0, 16 }
EBX one of { 0, 1 }
ECX one of { 0, 33537, 6578533 }
EDX one of { 0, 128 }
EFL one of { 2, 70, 135 }
CPL == 0
II one of { 0, 1 }
A20 == 1
SMM == 0
CS one of { "0000000000000000ffff00009b00", "0000000000000000ffff00009e00", "f000000f0000ffffffff008f9b00" }
SS one of { "0000000000000000ffff00009300", "000000000000ffffffff008f9300", "0020000000000000ffff00009300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027" }
IDT == "00000000000003ff"
CR0 == 16
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS one of { 0, 76, 56320 }
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
===========================================================================
..sti():::ENTER;condition="not(EFL_6==0)"
===========================================================================
..sti():::ENTER;condition="not(D_EFL_6==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == EFL_6
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SMM == HLT
SMM == EFL_4
SMM == EFL_8
SMM == EFL_9
SMM == EFL_11
SMM == EFL_13
SMM == CR0_0
SMM == CR0_1
SMM == CR0_2
SMM == CR0_3
SMM == CR0_5
SMM == CR0_7
SMM == CR0_18
SMM == CR0_20
SMM == CR4_6
SMM == CR4_8
SMM == CR4_9
SMM == CR4_11
SMM == CR4_12
SS == DS
SS == FS
SS == GS
EAX one of { 0, 16 }
EBX one of { 0, 1 }
ECX one of { 0, 33537, 6578533 }
EDX one of { 0, 128 }
EFL one of { 2, 70, 135 }
CPL == 0
II one of { 0, 1 }
A20 == 1
SMM == 0
CS one of { "0000000000000000ffff00009b00", "0000000000000000ffff00009e00", "f000000f0000ffffffff008f9b00" }
SS one of { "0000000000000000ffff00009300", "000000000000ffffffff008f9300", "0020000000000000ffff00009300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027" }
IDT == "00000000000003ff"
CR0 == 16
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS one of { 0, 76, 56320 }
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
===========================================================================
..sti():::EXIT
EBX == orig(EBX)
ECX == orig(ECX)
EDX == orig(EDX)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
A20 == EFL_1
A20 == EFL_2
A20 == EFL_6
A20 == D_EFL_1
A20 == D_EFL_4
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
SMM == HLT
SMM == EFL_4
SMM == EFL_8
SMM == EFL_9
SMM == EFL_11
SMM == EFL_13
SMM == CR0_0
SMM == CR0_1
SMM == CR0_2
SMM == CR0_3
SMM == CR0_5
SMM == CR0_7
SMM == CR0_18
SMM == CR0_20
SMM == CR4_6
SMM == CR4_8
SMM == CR4_9
SMM == CR4_11
SMM == CR4_12
SMM == orig(SMM)
SMM == orig(HLT)
SMM == orig(EFL_4)
SMM == orig(EFL_8)
SMM == orig(EFL_9)
SMM == orig(EFL_11)
SMM == orig(EFL_13)
SMM == orig(CR0_0)
SMM == orig(CR0_1)
SMM == orig(CR0_2)
SMM == orig(CR0_3)
SMM == orig(CR0_5)
SMM == orig(CR0_7)
SMM == orig(CR0_18)
SMM == orig(CR0_20)
SMM == orig(CR4_6)
SMM == orig(CR4_8)
SMM == orig(CR4_9)
SMM == orig(CR4_11)
SMM == orig(CR4_12)
CS == orig(CS)
SS == DS
SS == FS
SS == GS
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CC0 == orig(CC0)
EFER == orig(EFER)
EAX == 0
EBX one of { 0, 1 }
ECX one of { 0, 33537, 6578533 }
EDX one of { 0, 128 }
EFL == 70
CPL == 0
II one of { 0, 1 }
A20 == 1
SMM == 0
ES one of { "0000000000000000ffff00009300", "dc00000dc000ffffffff008f9300" }
CS one of { "0000000000000000ffff00009b00", "0000000000000000ffff00009e00", "f000000f0000ffffffff008f9b00" }
SS one of { "0000000000000000ffff00009300", "000000000000ffffffff008f9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027" }
IDT == "00000000000003ff"
CR0 == 16
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS one of { 0, 76, 56320 }
CCD one of { 0, 16, 3584 }
CC0 == 0
EFER == 0
D_EFL_2 one of { 1, 2 }
D_EFL_6 one of { 1, 2 }
ADDR - orig(ADDR) - 1 == 0
===========================================================================
..sti():::EXIT;condition="not(EFL_6==0)"
===========================================================================
..sti():::EXIT;condition="not(D_EFL_6==0)"
EBX == orig(EBX)
ECX == orig(ECX)
EDX == orig(EDX)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
A20 == EFL_1
A20 == EFL_2
A20 == EFL_6
A20 == D_EFL_1
A20 == D_EFL_4
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
SMM == HLT
SMM == EFL_4
SMM == EFL_8
SMM == EFL_9
SMM == EFL_11
SMM == EFL_13
SMM == CR0_0
SMM == CR0_1
SMM == CR0_2
SMM == CR0_3
SMM == CR0_5
SMM == CR0_7
SMM == CR0_18
SMM == CR0_20
SMM == CR4_6
SMM == CR4_8
SMM == CR4_9
SMM == CR4_11
SMM == CR4_12
SMM == orig(SMM)
SMM == orig(HLT)
SMM == orig(EFL_4)
SMM == orig(EFL_8)
SMM == orig(EFL_9)
SMM == orig(EFL_11)
SMM == orig(EFL_13)
SMM == orig(CR0_0)
SMM == orig(CR0_1)
SMM == orig(CR0_2)
SMM == orig(CR0_3)
SMM == orig(CR0_5)
SMM == orig(CR0_7)
SMM == orig(CR0_18)
SMM == orig(CR0_20)
SMM == orig(CR4_6)
SMM == orig(CR4_8)
SMM == orig(CR4_9)
SMM == orig(CR4_11)
SMM == orig(CR4_12)
CS == orig(CS)
SS == DS
SS == FS
SS == GS
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CC0 == orig(CC0)
EFER == orig(EFER)
EAX == 0
EBX one of { 0, 1 }
ECX one of { 0, 33537, 6578533 }
EDX one of { 0, 128 }
EFL == 70
CPL == 0
II one of { 0, 1 }
A20 == 1
SMM == 0
ES one of { "0000000000000000ffff00009300", "dc00000dc000ffffffff008f9300" }
CS one of { "0000000000000000ffff00009b00", "0000000000000000ffff00009e00", "f000000f0000ffffffff008f9b00" }
SS one of { "0000000000000000ffff00009300", "000000000000ffffffff008f9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027" }
IDT == "00000000000003ff"
CR0 == 16
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS one of { 0, 76, 56320 }
CCD one of { 0, 16, 3584 }
CC0 == 0
EFER == 0
D_EFL_2 one of { 1, 2 }
D_EFL_6 one of { 1, 2 }
ADDR - orig(ADDR) - 1 == 0
===========================================================================
..stosb():::ENTER
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_4
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == EFL_2
A20 == CR0_0
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
ES == SS
ES == DS
ES == FS
ES == GS
ADDR == 33449
EAX one of { 0, 33434 }
EBX == 1
ECX one of { -1, 6578533 }
EDX == 128
EIP one of { 33434, 34722 }
EFL one of { 6, 70 }
CPL == 0
II == 0
A20 == 1
ES == "001000000000ffffffff00cf9300"
CS == "000800000000ffffffff00cf9a00"
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "0000910800000027"
IDT == "00000000000003ff"
CR0 == 17
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS == 68
CCD == 17
CC0 == 0
EFER == 0
EFL_6 one of { 0, 1 }
===========================================================================
..stosb():::ENTER;condition="not(EFL_6==0)"
===========================================================================
..stosb():::ENTER;condition="not(D_EFL_6==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_4
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == EFL_2
A20 == CR0_0
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
ES == SS
ES == DS
ES == FS
ES == GS
ADDR == 33449
EAX one of { 0, 33434 }
EBX == 1
ECX one of { -1, 6578533 }
EDX == 128
EIP one of { 33434, 34722 }
EFL one of { 6, 70 }
CPL == 0
II == 0
A20 == 1
ES == "001000000000ffffffff00cf9300"
CS == "000800000000ffffffff00cf9a00"
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "0000910800000027"
IDT == "00000000000003ff"
CR0 == 17
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS == 68
CCD == 17
CC0 == 0
EFER == 0
EFL_6 one of { 0, 1 }
===========================================================================
..stosb():::EXIT
EBX == orig(EBX)
EDX == orig(EDX)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_4
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_4)
II == orig(EFL_8)
II == orig(EFL_9)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == EFL_2
A20 == EFL_6
A20 == CR0_0
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(EFL_2)
A20 == orig(CR0_0)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == SS
ES == DS
ES == FS
ES == GS
ES == orig(ES)
ES == orig(SS)
ES == orig(DS)
ES == orig(FS)
ES == orig(GS)
CS == orig(CS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
ADDR one of { 33449, 33451 }
EAX == 0
EBX == 1
ECX one of { 204662, 6578533 }
EDX == 128
EIP one of { 33434, 33449 }
EFL == 70
CPL == 0
II == 0
A20 == 1
ES == "001000000000ffffffff00cf9300"
CS == "000800000000ffffffff00cf9a00"
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "0000910800000027"
IDT == "00000000000003ff"
CR0 == 17
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS == 68
CCD == 17
CC0 == 0
EFER == 0
D_EFL_6 one of { 1, 2 }
===========================================================================
..stosb():::EXIT;condition="not(EFL_6==0)"
===========================================================================
..stosb():::EXIT;condition="not(D_EFL_6==0)"
EBX == orig(EBX)
EDX == orig(EDX)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_4
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_4)
II == orig(EFL_8)
II == orig(EFL_9)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == EFL_2
A20 == EFL_6
A20 == CR0_0
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(EFL_2)
A20 == orig(CR0_0)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == SS
ES == DS
ES == FS
ES == GS
ES == orig(ES)
ES == orig(SS)
ES == orig(DS)
ES == orig(FS)
ES == orig(GS)
CS == orig(CS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
ADDR one of { 33449, 33451 }
EAX == 0
EBX == 1
ECX one of { 204662, 6578533 }
EDX == 128
EIP one of { 33434, 33449 }
EFL == 70
CPL == 0
II == 0
A20 == 1
ES == "001000000000ffffffff00cf9300"
CS == "000800000000ffffffff00cf9a00"
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "0000910800000027"
IDT == "00000000000003ff"
CR0 == 17
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS == 68
CCD == 17
CC0 == 0
EFER == 0
D_EFL_6 one of { 1, 2 }
===========================================================================
..stosl():::ENTER
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_4
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == CR0_0
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
ES == SS
ES == DS
ES == FS
ES == GS
EFL_2 == EFL_6
(ECX == -1)  <==>  (A20 == EFL_2)
(ECX == -1)  <==>  (CCD == 0)
(ECX == -1)  <==>  (CCS == 1)
(ECX == -1)  <==>  (EAX == ECX)
(ECX == -1)  <==>  (EFL == 70)
(ECX == -1)  <==>  (EFL_2 == 1)
(ECX == -1)  <==>  (EIP == 133896975)
(ECX == 1005431)  <==>  (CCD == 4)
(ECX == 1005431)  <==>  (CCS == 23)
(ECX == 1005431)  <==>  (EBX == ECX)
(ECX == 1005431)  <==>  (EFL == 2)
(ECX == 1005431)  <==>  (EFL_2 == 0)
(ECX == 1005431)  <==>  (EIP == 133896988)
(ECX == 1005431)  <==>  (II == EFL_2)
ADDR == 133896999
EAX == -1
EBX == 1005431
ECX one of { -1, 1005431 }
EDX == 1005344
EIP one of { 133896975, 133896988 }
EFL one of { 2, 70 }
CPL == 0
II == 0
A20 == 1
ES == "001000000000ffffffff00cf9300"
CS == "000800000000ffffffff00cf9b00"
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "000f5e8000000037"
IDT == "000f5ebe00000000"
CR0 == 17
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS one of { 1, 23 }
CCD one of { 0, 4 }
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
===========================================================================
..stosl():::ENTER;condition="EFL_6==0"
EAX == ECX
A20 == EFL_2
A20 == EFL_6
EIP == 133896975
EFL == 70
CCS == 1
CCD == 0
===========================================================================
..stosl():::ENTER;condition="not(EFL_6==0)"
EBX == ECX
II == EFL_2
II == EFL_6
EIP == 133896988
EFL == 2
CCS == 23
CCD == 4
===========================================================================
..stosl():::ENTER;condition="D_EFL_6==0"
EAX == ECX
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_4
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == EFL_2
A20 == EFL_6
A20 == CR0_0
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
ES == SS
ES == DS
ES == FS
ES == GS
ADDR == 133896999
EAX == -1
EBX == 1005431
EDX == 1005344
EIP == 133896975
EFL == 70
CPL == 0
II == 0
A20 == 1
ES == "001000000000ffffffff00cf9300"
CS == "000800000000ffffffff00cf9b00"
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "000f5e8000000037"
IDT == "000f5ebe00000000"
CR0 == 17
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS == 1
CCD == 0
CC0 == 0
EFER == 0
===========================================================================
..stosl():::ENTER;condition="not(D_EFL_6==0)"
EBX == ECX
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_2
II == EFL_4
II == EFL_6
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == CR0_0
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
ES == SS
ES == DS
ES == FS
ES == GS
ADDR == 133896999
EAX == -1
EBX == 1005431
EDX == 1005344
EIP == 133896988
EFL == 2
CPL == 0
II == 0
A20 == 1
ES == "001000000000ffffffff00cf9300"
CS == "000800000000ffffffff00cf9b00"
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "000f5e8000000037"
IDT == "000f5ebe00000000"
CR0 == 17
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS == 23
CCD == 4
CC0 == 0
EFER == 0
===========================================================================
..stosl():::EXIT
EAX == orig(EAX)
EDX == orig(EDX)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_4
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_4)
II == orig(EFL_8)
II == orig(EFL_9)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == CR0_0
A20 == D_EFL_1
A20 == D_EFL_4
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(CR0_0)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == SS
ES == DS
ES == FS
ES == GS
ES == orig(ES)
ES == orig(SS)
ES == orig(DS)
ES == orig(FS)
ES == orig(GS)
CS == orig(CS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == EFL_6
D_EFL_2 == D_EFL_6
(ADDR == 133896999)  <==>  (A20 == orig(EFL_2))
(ADDR == 133896999)  <==>  (ADDR == orig(ADDR))
(ADDR == 133896999)  <==>  (D_EFL_2 == 0)
(ADDR == 133896999)  <==>  (EAX == orig(ECX))
(ADDR == 133896999)  <==>  (EBX == 1005431)
(ADDR == 133896999)  <==>  (EBX == ECX)
(ADDR == 133896999)  <==>  (EBX == orig(EBX))
(ADDR == 133896999)  <==>  (ECX == 1005431)
(ADDR == 133896999)  <==>  (EFL == 2)
(ADDR == 133896999)  <==>  (EFL_2 == 0)
(ADDR == 133896999)  <==>  (EIP == 133896988)
(ADDR == 133896999)  <==>  (II == D_EFL_2)
(ADDR == 133896999)  <==>  (II == EFL_2)
(ADDR == 133896999)  <==>  (orig(CCD) == 0)
(ADDR == 133896999)  <==>  (orig(CCS) == 1)
(ADDR == 133896999)  <==>  (orig(ECX) == -1)
(ADDR == 133896999)  <==>  (orig(EFL) == 70)
(ADDR == 133896999)  <==>  (orig(EFL_2) == 1)
(ADDR == 133896999)  <==>  (orig(EIP) == 133896975)
(ADDR == 133897001)  <==>  (A20 == EFL_2)
(ADDR == 133897001)  <==>  (CCD == orig(CCD))
(ADDR == 133897001)  <==>  (CCS == orig(CCS))
(ADDR == 133897001)  <==>  (D_EFL_2 == 2)
(ADDR == 133897001)  <==>  (EAX == EBX)
(ADDR == 133897001)  <==>  (EBX == -1)
(ADDR == 133897001)  <==>  (ECX == 2)
(ADDR == 133897001)  <==>  (EFL == 70)
(ADDR == 133897001)  <==>  (EFL_2 == 1)
(ADDR == 133897001)  <==>  (EIP == 133896999)
(ADDR == 133897001)  <==>  (EIP == orig(ADDR))
(ADDR == 133897001)  <==>  (II == orig(EFL_2))
(ADDR == 133897001)  <==>  (orig(CCD) == 4)
(ADDR == 133897001)  <==>  (orig(CCS) == 23)
(ADDR == 133897001)  <==>  (orig(EBX) == orig(ECX))
(ADDR == 133897001)  <==>  (orig(ECX) == 1005431)
(ADDR == 133897001)  <==>  (orig(EFL) == 2)
(ADDR == 133897001)  <==>  (orig(EFL_2) == 0)
(ADDR == 133897001)  <==>  (orig(EIP) == 133896988)
ADDR one of { 133896999, 133897001 }
EAX == -1
EBX one of { -1, 1005431 }
ECX one of { 2, 1005431 }
EDX == 1005344
EIP one of { 133896988, 133896999 }
EFL one of { 2, 70 }
CPL == 0
II == 0
A20 == 1
ES == "001000000000ffffffff00cf9300"
CS == "000800000000ffffffff00cf9b00"
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "000f5e8000000037"
IDT == "000f5ebe00000000"
CR0 == 17
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS == 23
CCD == 4
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
D_EFL_2 one of { 0, 2 }
===========================================================================
..stosl():::EXIT;condition="EFL_6==0"
ADDR == orig(ADDR)
EAX == orig(ECX)
EBX == ECX
EBX == orig(EBX)
II == EFL_2
II == EFL_6
II == D_EFL_2
II == D_EFL_6
A20 == orig(EFL_2)
A20 == orig(EFL_6)
ADDR == 133896999
EBX == 1005431
EIP == 133896988
EFL == 2
===========================================================================
..stosl():::EXIT;condition="not(EFL_6==0)"
EAX == EBX
EIP == orig(ADDR)
II == orig(EFL_2)
II == orig(EFL_6)
A20 == EFL_2
A20 == EFL_6
CCS == orig(CCS)
CCD == orig(CCD)
ADDR == 133897001
ECX == 2
EIP == 133896999
EFL == 70
D_EFL_2 == 2
===========================================================================
..stosl():::EXIT;condition="D_EFL_6==0"
ADDR == orig(ADDR)
EAX == orig(EAX)
EAX == orig(ECX)
EBX == ECX
EBX == orig(EBX)
EDX == orig(EDX)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_2
II == EFL_4
II == EFL_6
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == D_EFL_2
II == D_EFL_6
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_4)
II == orig(EFL_8)
II == orig(EFL_9)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == CR0_0
A20 == D_EFL_1
A20 == D_EFL_4
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(EFL_2)
A20 == orig(EFL_6)
A20 == orig(CR0_0)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == SS
ES == DS
ES == FS
ES == GS
ES == orig(ES)
ES == orig(SS)
ES == orig(DS)
ES == orig(FS)
ES == orig(GS)
CS == orig(CS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CC0 == orig(CC0)
EFER == orig(EFER)
ADDR == 133896999
EAX == -1
EBX == 1005431
EDX == 1005344
EIP == 133896988
EFL == 2
CPL == 0
II == 0
A20 == 1
ES == "001000000000ffffffff00cf9300"
CS == "000800000000ffffffff00cf9b00"
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "000f5e8000000037"
IDT == "000f5ebe00000000"
CR0 == 17
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS == 23
CCD == 4
CC0 == 0
EFER == 0
===========================================================================
..stosl():::EXIT;condition="not(D_EFL_6==0)"
EAX == EBX
EAX == orig(EAX)
EDX == orig(EDX)
EIP == orig(ADDR)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_4
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_2)
II == orig(EFL_4)
II == orig(EFL_6)
II == orig(EFL_8)
II == orig(EFL_9)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == EFL_2
A20 == EFL_6
A20 == CR0_0
A20 == D_EFL_1
A20 == D_EFL_4
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(CR0_0)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == SS
ES == DS
ES == FS
ES == GS
ES == orig(ES)
ES == orig(SS)
ES == orig(DS)
ES == orig(FS)
ES == orig(GS)
CS == orig(CS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
D_EFL_2 == D_EFL_6
ADDR == 133897001
EAX == -1
ECX == 2
EDX == 1005344
EIP == 133896999
EFL == 70
CPL == 0
II == 0
A20 == 1
ES == "001000000000ffffffff00cf9300"
CS == "000800000000ffffffff00cf9b00"
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "000f5e8000000037"
IDT == "000f5ebe00000000"
CR0 == 17
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS == 23
CCD == 4
CC0 == 0
EFER == 0
D_EFL_2 == 2
===========================================================================
..stosw():::ENTER
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_4
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_0
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SS == FS
SS == GS
(EAX == 64944)  <==>  (CCS == 52)
(EAX == 64944)  <==>  (CS == "f000000f0000ffffffff008f9b00")
(EAX == 64944)  <==>  (DS == "dc00000dc000ffffffff008f9300")
(EAX == 64944)  <==>  (EDX == 56320)
(EAX == 64944)  <==>  (EFL == 6)
(EAX == 64944)  <==>  (EIP == 54113)
(EAX == 64944)  <==>  (ES == "000000000000ffffffff008f9300")
(EAX == 64944)  <==>  (ES == SS)
(EAX == 64944)  ==>  (A20 == EFL_2)
(EAX == 64944)  ==>  (ADDR == 829456)
(EAX == 64944)  ==>  (CCD == 64924)
(EAX == 64944)  ==>  (EBX == 65535)
(EAX == 64944)  ==>  (ECX == 0)
(EAX == 64944)  ==>  (EFL_2 == 1)
(EAX == 64944)  ==>  (EFL_6 == 0)
(EAX == 64944)  ==>  (EFL_9 == 0)
(EAX == 64944)  ==>  (II == EFL_6)
(EAX == 64944)  ==>  (II == EFL_9)
(EAX one of { 0, 235929344 })  <==>  (CCS one of { 0, 25 })
(EAX one of { 0, 235929344 })  <==>  (CS one of { "c000000c0000ffffffff008f9b00", "ca80000ca800ffffffff008f9b00" })
(EAX one of { 0, 235929344 })  <==>  (DS == "000000000000ffffffff008f9300")
(EAX one of { 0, 235929344 })  <==>  (EDX one of { 960, 65535 })
(EAX one of { 0, 235929344 })  <==>  (EFL one of { 70, 514 })
(EAX one of { 0, 235929344 })  <==>  (EFL_2 == EFL_6)
(EAX one of { 0, 235929344 })  <==>  (EIP one of { 3, 12433 })
(EAX one of { 0, 235929344 })  <==>  (ES one of { "c000000c0000ffffffff008f9300", "f000000f0000ffffffff008f9300" })
(EAX one of { 0, 235929344 })  <==>  (SS == DS)
(EAX one of { 0, 235929344 })  ==>  (ADDR one of { 798902, 829456 })
(EAX one of { 0, 235929344 })  ==>  (CCD one of { 64924, 235929344 })
(EAX one of { 0, 235929344 })  ==>  (EBX one of { 26022, 65535 })
(EAX one of { 0, 235929344 })  ==>  (ECX one of { 0, 25 })
(EAX one of { 0, 235929344 })  ==>  (EFL_2 one of { 0, 1 })
(EAX one of { 0, 235929344 })  ==>  (EFL_6 one of { 0, 1 })
(EAX one of { 0, 235929344 })  ==>  (EFL_9 one of { 0, 1 })
ADDR one of { 798902, 829456 }
EAX one of { 0, 64944, 235929344 }
EBX one of { 26022, 65535 }
ECX one of { 0, 25 }
EDX one of { 960, 56320, 65535 }
EIP one of { 3, 12433, 54113 }
EFL one of { 6, 70, 514 }
CPL == 0
II == 0
A20 == 1
ES one of { "000000000000ffffffff008f9300", "c000000c0000ffffffff008f9300", "f000000f0000ffffffff008f9300" }
CS one of { "c000000c0000ffffffff008f9b00", "ca80000ca800ffffffff008f9b00", "f000000f0000ffffffff008f9b00" }
SS == "000000000000ffffffff008f9300"
DS one of { "000000000000ffffffff008f9300", "dc00000dc000ffffffff008f9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "0000000000000000"
IDT == "00000000000003ff"
CR0 == 16
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS one of { 0, 25, 52 }
CCD one of { 64924, 235929344 }
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
===========================================================================
..stosw():::ENTER;condition="EFL_6==0"
II == EFL_6
II == EFL_9
A20 == EFL_2
ES == SS
ES == FS
ES == GS
ADDR == 829456
EAX == 64944
EBX == 65535
ECX == 0
EDX == 56320
EIP == 54113
EFL == 6
ES == "000000000000ffffffff008f9300"
CS == "f000000f0000ffffffff008f9b00"
DS == "dc00000dc000ffffffff008f9300"
CCS == 52
CCD == 64924
===========================================================================
..stosw():::ENTER;condition="not(EFL_6==0)"
SS == DS
EFL_2 == EFL_6
EAX one of { 0, 235929344 }
EDX one of { 960, 65535 }
EIP one of { 3, 12433 }
EFL one of { 70, 514 }
ES one of { "c000000c0000ffffffff008f9300", "f000000f0000ffffffff008f9300" }
CS one of { "c000000c0000ffffffff008f9b00", "ca80000ca800ffffffff008f9b00" }
CCS one of { 0, 25 }
===========================================================================
..stosw():::ENTER;condition="not(D_EFL_6==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_4
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_0
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SS == FS
SS == GS
ADDR one of { 798902, 829456 }
EAX one of { 0, 64944, 235929344 }
EBX one of { 26022, 65535 }
ECX one of { 0, 25 }
EDX one of { 960, 56320, 65535 }
EIP one of { 3, 12433, 54113 }
EFL one of { 6, 70, 514 }
CPL == 0
II == 0
A20 == 1
ES one of { "000000000000ffffffff008f9300", "c000000c0000ffffffff008f9300", "f000000f0000ffffffff008f9300" }
CS one of { "c000000c0000ffffffff008f9b00", "ca80000ca800ffffffff008f9b00", "f000000f0000ffffffff008f9b00" }
SS == "000000000000ffffffff008f9300"
DS one of { "000000000000ffffffff008f9300", "dc00000dc000ffffffff008f9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "0000000000000000"
IDT == "00000000000003ff"
CR0 == 16
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS one of { 0, 25, 52 }
CCD one of { 64924, 235929344 }
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
===========================================================================
..stosw():::EXIT
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_4
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_0
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_4)
II == orig(EFL_8)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_0)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_4
A20 == D_EFL_8
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
SS == DS
SS == FS
SS == GS
SS == orig(SS)
SS == orig(FS)
SS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == EFL_6
(ADDR == 829456)  <==>  (ADDR == orig(ADDR))
(ADDR == 829456)  <==>  (D_EFL_2 == 0)
(ADDR == 829456)  <==>  (D_EFL_9 == 2)
(ADDR == 829456)  <==>  (EAX == ECX)
(ADDR == 829456)  <==>  (ECX == 0)
(ADDR == 829456)  <==>  (EFL == 514)
(ADDR == 829456)  <==>  (EFL_2 == 0)
(ADDR == 829456)  <==>  (EIP == 3)
(ADDR == 829456)  <==>  (ES == "f000000f0000ffffffff008f9300")
(ADDR == 829456)  <==>  (II == D_EFL_2)
(ADDR == 829456)  <==>  (II == EFL_2)
(ADDR == 829456)  <==>  (SS == orig(ES))
(ADDR == 829456)  <==>  (orig(CCS) == 52)
(ADDR == 829456)  <==>  (orig(CS) == "f000000f0000ffffffff008f9b00")
(ADDR == 829456)  <==>  (orig(DS) == "dc00000dc000ffffffff008f9300")
(ADDR == 829456)  <==>  (orig(EAX) == 64944)
(ADDR == 829456)  <==>  (orig(EDX) == 56320)
(ADDR == 829456)  <==>  (orig(EFL) == 6)
(ADDR == 829456)  <==>  (orig(EIP) == 54113)
(ADDR == 829456)  <==>  (orig(ES) == "000000000000ffffffff008f9300")
(ADDR == 829456)  ==>  (A20 == D_EFL_6)
(ADDR == 829456)  ==>  (A20 == EFL_9)
(ADDR == 829456)  ==>  (A20 == orig(EFL_2))
(ADDR == 829456)  ==>  (CCD == 64924)
(ADDR == 829456)  ==>  (CCS == 0)
(ADDR == 829456)  ==>  (CS == "ca80000ca800ffffffff008f9b00")
(ADDR == 829456)  ==>  (D_EFL_6 == 1)
(ADDR == 829456)  ==>  (EAX == 0)
(ADDR == 829456)  ==>  (EAX == orig(ECX))
(ADDR == 829456)  ==>  (EBX == 65535)
(ADDR == 829456)  ==>  (EBX == EDX)
(ADDR == 829456)  ==>  (EBX == orig(EBX))
(ADDR == 829456)  ==>  (EDX == 65535)
(ADDR == 829456)  ==>  (EFL_9 == 1)
(ADDR == 829456)  ==>  (II == orig(EFL_6))
(ADDR == 829456)  ==>  (II == orig(EFL_9))
(ADDR == 829456)  ==>  (orig(ADDR) == 829456)
(ADDR == 829456)  ==>  (orig(EBX) == 65535)
(ADDR == 829456)  ==>  (orig(ECX) == 0)
(ADDR == 829456)  ==>  (orig(EFL_2) == 1)
(ADDR == 829456)  ==>  (orig(EFL_6) == 0)
(ADDR == 829456)  ==>  (orig(EFL_9) == 0)
(ADDR one of { 798904, 829458 })  <==>  (A20 == D_EFL_9)
(ADDR one of { 798904, 829458 })  <==>  (A20 == EFL_2)
(ADDR one of { 798904, 829458 })  <==>  (CCS == orig(CCS))
(ADDR one of { 798904, 829458 })  <==>  (CS == orig(CS))
(ADDR one of { 798904, 829458 })  <==>  (D_EFL_2 == D_EFL_6)
(ADDR one of { 798904, 829458 })  <==>  (D_EFL_2 one of { 1, 2 })
(ADDR one of { 798904, 829458 })  <==>  (D_EFL_9 == 1)
(ADDR one of { 798904, 829458 })  <==>  (ECX one of { 4094, 16383 })
(ADDR one of { 798904, 829458 })  <==>  (EDX == orig(EDX))
(ADDR one of { 798904, 829458 })  <==>  (EFL one of { 70, 582 })
(ADDR one of { 798904, 829458 })  <==>  (EFL_2 == 1)
(ADDR one of { 798904, 829458 })  <==>  (EFL_9 == orig(EFL_9))
(ADDR one of { 798904, 829458 })  <==>  (EIP one of { 16, 12470 })
(ADDR one of { 798904, 829458 })  <==>  (ES one of { "b800000b8000ffffffff008f9300", "ca80000ca800ffffffff008f9300" })
(ADDR one of { 798904, 829458 })  <==>  (SS == orig(DS))
(ADDR one of { 798904, 829458 })  <==>  (orig(CCS) one of { 0, 25 })
(ADDR one of { 798904, 829458 })  <==>  (orig(CS) one of { "c000000c0000ffffffff008f9b00", "ca80000ca800ffffffff008f9b00" })
(ADDR one of { 798904, 829458 })  <==>  (orig(DS) == "000000000000ffffffff008f9300")
(ADDR one of { 798904, 829458 })  <==>  (orig(EAX) one of { 0, 235929344 })
(ADDR one of { 798904, 829458 })  <==>  (orig(EDX) one of { 960, 65535 })
(ADDR one of { 798904, 829458 })  <==>  (orig(EFL) one of { 70, 514 })
(ADDR one of { 798904, 829458 })  <==>  (orig(EFL_2) == orig(EFL_6))
(ADDR one of { 798904, 829458 })  <==>  (orig(EIP) one of { 3, 12433 })
(ADDR one of { 798904, 829458 })  <==>  (orig(ES) one of { "c000000c0000ffffffff008f9300", "f000000f0000ffffffff008f9300" })
(ADDR one of { 798904, 829458 })  ==>  (CCD one of { 64924, 235929344 })
(ADDR one of { 798904, 829458 })  ==>  (CCS one of { 0, 25 })
(ADDR one of { 798904, 829458 })  ==>  (CS one of { "c000000c0000ffffffff008f9b00", "ca80000ca800ffffffff008f9b00" })
(ADDR one of { 798904, 829458 })  ==>  (D_EFL_6 one of { 1, 2 })
(ADDR one of { 798904, 829458 })  ==>  (EAX one of { 0, 1824 })
(ADDR one of { 798904, 829458 })  ==>  (EBX one of { -1, 65535 })
(ADDR one of { 798904, 829458 })  ==>  (EDX one of { 960, 65535 })
(ADDR one of { 798904, 829458 })  ==>  (EFL_9 one of { 0, 1 })
(ADDR one of { 798904, 829458 })  ==>  (orig(ADDR) one of { 798902, 829456 })
(ADDR one of { 798904, 829458 })  ==>  (orig(EBX) one of { 26022, 65535 })
(ADDR one of { 798904, 829458 })  ==>  (orig(ECX) one of { 0, 25 })
(ADDR one of { 798904, 829458 })  ==>  (orig(EFL_2) one of { 0, 1 })
(ADDR one of { 798904, 829458 })  ==>  (orig(EFL_6) one of { 0, 1 })
(ADDR one of { 798904, 829458 })  ==>  (orig(EFL_9) one of { 0, 1 })
ADDR one of { 798904, 829456, 829458 }
EAX one of { 0, 1824 }
EBX one of { -1, 65535 }
ECX one of { 0, 4094, 16383 }
EDX one of { 960, 65535 }
EIP one of { 3, 16, 12470 }
EFL one of { 70, 514, 582 }
CPL == 0
II == 0
A20 == 1
ES one of { "b800000b8000ffffffff008f9300", "ca80000ca800ffffffff008f9300", "f000000f0000ffffffff008f9300" }
CS one of { "c000000c0000ffffffff008f9b00", "ca80000ca800ffffffff008f9b00" }
SS == "000000000000ffffffff008f9300"
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "0000000000000000"
IDT == "00000000000003ff"
CR0 == 16
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS one of { 0, 25 }
CCD one of { 64924, 235929344 }
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_9 one of { 0, 1 }
D_EFL_2 one of { 0, 1, 2 }
D_EFL_6 one of { 1, 2 }
D_EFL_9 one of { 1, 2 }
===========================================================================
..stosw():::EXIT;condition="EFL_6==0"
ADDR == orig(ADDR)
EAX == ECX
EAX == orig(ECX)
EBX == EDX
EBX == orig(EBX)
II == EFL_2
II == EFL_6
II == D_EFL_2
II == orig(EFL_6)
II == orig(EFL_9)
A20 == EFL_9
A20 == D_EFL_6
A20 == orig(EFL_2)
SS == orig(ES)
ADDR == 829456
EAX == 0
EBX == 65535
EIP == 3
EFL == 514
ES == "f000000f0000ffffffff008f9300"
CS == "ca80000ca800ffffffff008f9b00"
CCS == 0
CCD == 64924
D_EFL_9 == 2
===========================================================================
..stosw():::EXIT;condition="not(EFL_6==0)"
EDX == orig(EDX)
A20 == EFL_2
A20 == EFL_6
A20 == D_EFL_9
CS == orig(CS)
SS == orig(DS)
CCS == orig(CCS)
EFL_9 == orig(EFL_9)
D_EFL_2 == D_EFL_6
ADDR one of { 798904, 829458 }
ECX one of { 4094, 16383 }
EIP one of { 16, 12470 }
EFL one of { 70, 582 }
ES one of { "b800000b8000ffffffff008f9300", "ca80000ca800ffffffff008f9300" }
D_EFL_2 one of { 1, 2 }
===========================================================================
..stosw():::EXIT;condition="not(D_EFL_6==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_4
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_0
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_4)
II == orig(EFL_8)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_0)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_4
A20 == D_EFL_8
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
SS == DS
SS == FS
SS == GS
SS == orig(SS)
SS == orig(FS)
SS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == EFL_6
ADDR one of { 798904, 829456, 829458 }
EAX one of { 0, 1824 }
EBX one of { -1, 65535 }
ECX one of { 0, 4094, 16383 }
EDX one of { 960, 65535 }
EIP one of { 3, 16, 12470 }
EFL one of { 70, 514, 582 }
CPL == 0
II == 0
A20 == 1
ES one of { "b800000b8000ffffffff008f9300", "ca80000ca800ffffffff008f9300", "f000000f0000ffffffff008f9300" }
CS one of { "c000000c0000ffffffff008f9b00", "ca80000ca800ffffffff008f9b00" }
SS == "000000000000ffffffff008f9300"
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "0000000000000000"
IDT == "00000000000003ff"
CR0 == 16
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS one of { 0, 25 }
CCD one of { 64924, 235929344 }
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_9 one of { 0, 1 }
D_EFL_2 one of { 0, 1, 2 }
D_EFL_6 one of { 1, 2 }
D_EFL_9 one of { 1, 2 }
===========================================================================
..subb():::ENTER
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_4
II == EFL_8
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SS == FS
DS == GS
EFL_9 == EFL_11
(EBX == 133834192)  <==>  (A20 == EFL_6)
(EBX == 133834192)  <==>  (CCD == 0)
(EBX == 133834192)  <==>  (EFL == 70)
(EBX == 133834192)  <==>  (EFL_6 == 1)
(EBX == 133834192)  ==>  (A20 == CR0_0)
(EBX == 133834192)  ==>  (A20 == EFL_2)
(EBX == 133834192)  ==>  (ADDR == 133918546)
(EBX == 133834192)  ==>  (CCS == 16)
(EBX == 133834192)  ==>  (CR0 == 17)
(EBX == 133834192)  ==>  (CR0_0 == 1)
(EBX == 133834192)  ==>  (CS == "000800000000ffffffff00cf9b00")
(EBX == 133834192)  ==>  (DS == "001000000000ffffffff00cf9300")
(EBX == 133834192)  ==>  (EAX == 15)
(EBX == 133834192)  ==>  (ECX == 0)
(EBX == 133834192)  ==>  (ECX == EDX)
(EBX == 133834192)  ==>  (EDX == 0)
(EBX == 133834192)  ==>  (EFL_2 == 1)
(EBX == 133834192)  ==>  (EFL_9 == 0)
(EBX == 133834192)  ==>  (EIP == 133918450)
(EBX == 133834192)  ==>  (ES == "001000000000ffffffff00cf9300")
(EBX == 133834192)  ==>  (ES == DS)
(EBX == 133834192)  ==>  (ES == SS)
(EBX == 133834192)  ==>  (GDT == "000f5e8000000037")
(EBX == 133834192)  ==>  (IDT == "000f5ebe00000000")
(EBX == 133834192)  ==>  (II == EFL_9)
(EBX == 133834192)  ==>  (SS == "001000000000ffffffff00cf9300")
(EFL one of { 2, 135, 2690 })  <==>  (EFL_6 == 0)
(EFL one of { 2, 135, 2690 })  <==>  (II == EFL_6)
(EFL one of { 2, 135, 2690 })  ==>  (CR0 one of { 16, 17 })
(EFL one of { 2, 135, 2690 })  ==>  (CR0_0 one of { 0, 1 })
(EFL one of { 2, 135, 2690 })  ==>  (CS one of { "000800000000ffffffff00cf9a00", "000800000000ffffffff00cf9b00", "c980000c9800ffffffff00809b00" })
(EFL one of { 2, 135, 2690 })  ==>  (DS one of { "001000000000ffffffff00cf9300", "c980000c9800ffffffff00809300" })
(EFL one of { 2, 135, 2690 })  ==>  (EDX one of { -1, 0, 134086656 })
(EFL one of { 2, 135, 2690 })  ==>  (EFL_2 one of { 0, 1 })
(EFL one of { 2, 135, 2690 })  ==>  (EFL_9 one of { 0, 1 })
(EFL one of { 2, 135, 2690 })  ==>  (ES one of { "001000000000ffffffff00cf9300", "f5a3000f5a30ffffffff00809300" })
(EFL one of { 2, 135, 2690 })  ==>  (GDT one of { "0000000000000000", "0000910800000027", "000f5e8000000037" })
(EFL one of { 2, 135, 2690 })  ==>  (IDT one of { "00000000000003ff", "000f5ebe00000000" })
(EFL one of { 2, 135, 2690 })  ==>  (SS one of { "000000000000ffffffff00809300", "001000000000ffffffff00cf9300" })
EDX one of { -1, 0, 134086656 }
CPL == 0
II == 0
A20 == 1
ES one of { "001000000000ffffffff00cf9300", "f5a3000f5a30ffffffff00809300" }
CS one of { "000800000000ffffffff00cf9a00", "000800000000ffffffff00cf9b00", "c980000c9800ffffffff00809b00" }
SS one of { "000000000000ffffffff00809300", "001000000000ffffffff00cf9300" }
DS one of { "001000000000ffffffff00cf9300", "c980000c9800ffffffff00809300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
CR0_0 one of { 0, 1 }
EDX % EAX == 0
===========================================================================
..subb():::ENTER;condition="EFL_6==0"
II == EFL_6
EFL one of { 2, 135, 2690 }
===========================================================================
..subb():::ENTER;condition="not(EFL_6==0)"
ECX == EDX
II == EFL_9
II == EFL_11
A20 == EFL_2
A20 == EFL_6
A20 == CR0_0
ES == SS
ES == DS
ES == FS
ES == GS
ADDR == 133918546
EAX == 15
EBX == 133834192
ECX == 0
EIP == 133918450
EFL == 70
ES == "001000000000ffffffff00cf9300"
CS == "000800000000ffffffff00cf9b00"
GDT == "000f5e8000000037"
IDT == "000f5ebe00000000"
CR0 == 17
CCS == 16
CCD == 0
===========================================================================
..subb():::ENTER;condition="not(D_EFL_6==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_4
II == EFL_8
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SS == FS
DS == GS
EFL_9 == EFL_11
EDX one of { -1, 0, 134086656 }
CPL == 0
II == 0
A20 == 1
ES one of { "001000000000ffffffff00cf9300", "f5a3000f5a30ffffffff00809300" }
CS one of { "000800000000ffffffff00cf9a00", "000800000000ffffffff00cf9b00", "c980000c9800ffffffff00809b00" }
SS one of { "000000000000ffffffff00809300", "001000000000ffffffff00cf9300" }
DS one of { "001000000000ffffffff00cf9300", "c980000c9800ffffffff00809300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
CR0_0 one of { 0, 1 }
EDX % EAX == 0
===========================================================================
..subb():::EXIT
EAX == orig(EAX)
EDX == orig(EDX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_4
II == EFL_8
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_4)
II == orig(EFL_8)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == orig(ES)
CS == orig(CS)
SS == FS
SS == orig(SS)
SS == orig(FS)
DS == GS
DS == orig(DS)
DS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == orig(EFL_2)
EFL_6 == orig(EFL_6)
EFL_9 == EFL_11
EFL_9 == orig(EFL_9)
EFL_9 == orig(EFL_11)
CR0_0 == orig(CR0_0)
(EBX == 133834192)  <==>  (A20 == EFL_6)
(EBX == 133834192)  <==>  (CCD == 0)
(EBX == 133834192)  <==>  (EFL == 70)
(EBX == 133834192)  <==>  (EFL_6 == 1)
(EBX == 133834192)  <==>  (orig(EBX) == 133834192)
(EBX == 133834192)  ==>  (A20 == CR0_0)
(EBX == 133834192)  ==>  (A20 == EFL_2)
(EBX == 133834192)  ==>  (ADDR == 133918549)
(EBX == 133834192)  ==>  (CCS == 16)
(EBX == 133834192)  ==>  (CR0 == 17)
(EBX == 133834192)  ==>  (CR0_0 == 1)
(EBX == 133834192)  ==>  (CS == "000800000000ffffffff00cf9b00")
(EBX == 133834192)  ==>  (DS == "001000000000ffffffff00cf9300")
(EBX == 133834192)  ==>  (EAX == 15)
(EBX == 133834192)  ==>  (EBX == orig(EBX))
(EBX == 133834192)  ==>  (ECX == -1)
(EBX == 133834192)  ==>  (EDX == 0)
(EBX == 133834192)  ==>  (EDX == orig(ECX))
(EBX == 133834192)  ==>  (EFL_2 == 1)
(EBX == 133834192)  ==>  (EFL_9 == 0)
(EBX == 133834192)  ==>  (EIP == 133918450)
(EBX == 133834192)  ==>  (ES == "001000000000ffffffff00cf9300")
(EBX == 133834192)  ==>  (ES == DS)
(EBX == 133834192)  ==>  (ES == SS)
(EBX == 133834192)  ==>  (GDT == "000f5e8000000037")
(EBX == 133834192)  ==>  (IDT == "000f5ebe00000000")
(EBX == 133834192)  ==>  (II == EFL_9)
(EBX == 133834192)  ==>  (SS == "001000000000ffffffff00cf9300")
(EBX == 133834192)  ==>  (orig(ADDR) == 133918546)
(EBX == 133834192)  ==>  (orig(ECX) == 0)
(EBX one of { -1, 152, 5131 })  <==>  (ECX == orig(ECX))
(EBX one of { -1, 152, 5131 })  <==>  (EFL one of { 2, 135, 2690 })
(EBX one of { -1, 152, 5131 })  <==>  (EFL_6 == 0)
(EBX one of { -1, 152, 5131 })  <==>  (II == EFL_6)
(EBX one of { -1, 152, 5131 })  ==>  (CR0 one of { 16, 17 })
(EBX one of { -1, 152, 5131 })  ==>  (CR0_0 one of { 0, 1 })
(EBX one of { -1, 152, 5131 })  ==>  (CS one of { "000800000000ffffffff00cf9a00", "000800000000ffffffff00cf9b00", "c980000c9800ffffffff00809b00" })
(EBX one of { -1, 152, 5131 })  ==>  (DS one of { "001000000000ffffffff00cf9300", "c980000c9800ffffffff00809300" })
(EBX one of { -1, 152, 5131 })  ==>  (EDX one of { -1, 0, 134086656 })
(EBX one of { -1, 152, 5131 })  ==>  (EFL_2 one of { 0, 1 })
(EBX one of { -1, 152, 5131 })  ==>  (EFL_9 one of { 0, 1 })
(EBX one of { -1, 152, 5131 })  ==>  (ES one of { "001000000000ffffffff00cf9300", "f5a3000f5a30ffffffff00809300" })
(EBX one of { -1, 152, 5131 })  ==>  (GDT one of { "0000000000000000", "0000910800000027", "000f5e8000000037" })
(EBX one of { -1, 152, 5131 })  ==>  (IDT one of { "00000000000003ff", "000f5ebe00000000" })
(EBX one of { -1, 152, 5131 })  ==>  (SS one of { "000000000000ffffffff00809300", "001000000000ffffffff00cf9300" })
ECX >= -1
EDX one of { -1, 0, 134086656 }
CPL == 0
II == 0
A20 == 1
ES one of { "001000000000ffffffff00cf9300", "f5a3000f5a30ffffffff00809300" }
CS one of { "000800000000ffffffff00cf9a00", "000800000000ffffffff00cf9b00", "c980000c9800ffffffff00809b00" }
SS one of { "000000000000ffffffff00809300", "001000000000ffffffff00cf9300" }
DS one of { "001000000000ffffffff00cf9300", "c980000c9800ffffffff00809300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
CR0_0 one of { 0, 1 }
EDX % EAX == 0
orig(EBX) % EBX == 0
===========================================================================
..subb():::EXIT;condition="EFL_6==0"
ECX == orig(ECX)
II == EFL_6
II == orig(EFL_6)
EBX one of { -1, 152, 5131 }
EFL one of { 2, 135, 2690 }
===========================================================================
..subb():::EXIT;condition="not(EFL_6==0)"
EBX == orig(EBX)
EDX == orig(ECX)
II == EFL_9
II == EFL_11
II == orig(EFL_9)
II == orig(EFL_11)
A20 == EFL_2
A20 == EFL_6
A20 == CR0_0
A20 == orig(EFL_2)
A20 == orig(EFL_6)
A20 == orig(CR0_0)
ES == SS
ES == DS
ES == FS
ES == GS
ES == orig(SS)
ES == orig(DS)
ES == orig(FS)
ES == orig(GS)
ADDR == 133918549
EAX == 15
EBX == 133834192
ECX == -1
EDX == 0
EIP == 133918450
EFL == 70
ES == "001000000000ffffffff00cf9300"
CS == "000800000000ffffffff00cf9b00"
GDT == "000f5e8000000037"
IDT == "000f5ebe00000000"
CR0 == 17
CCS == 16
CCD == 0
===========================================================================
..subb():::EXIT;condition="not(D_EFL_6==0)"
EAX == orig(EAX)
EDX == orig(EDX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_4
II == EFL_8
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_4)
II == orig(EFL_8)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == orig(ES)
CS == orig(CS)
SS == FS
SS == orig(SS)
SS == orig(FS)
DS == GS
DS == orig(DS)
DS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == orig(EFL_2)
EFL_6 == orig(EFL_6)
EFL_9 == EFL_11
EFL_9 == orig(EFL_9)
EFL_9 == orig(EFL_11)
CR0_0 == orig(CR0_0)
EDX one of { -1, 0, 134086656 }
CPL == 0
II == 0
A20 == 1
ES one of { "001000000000ffffffff00cf9300", "f5a3000f5a30ffffffff00809300" }
CS one of { "000800000000ffffffff00cf9a00", "000800000000ffffffff00cf9b00", "c980000c9800ffffffff00809b00" }
SS one of { "000000000000ffffffff00809300", "001000000000ffffffff00cf9300" }
DS one of { "001000000000ffffffff00cf9300", "c980000c9800ffffffff00809300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
CR0_0 one of { 0, 1 }
EDX % EAX == 0
orig(EBX) % EBX == 0
===========================================================================
..subl():::ENTER
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == HLT
II == EFL_8
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
(EFL_6 == 0)  <==>  (A20 > EFL_6)
(EFL_6 == 0)  <==>  (EFL_4 >= EFL_6)
(EFL_6 == 0)  <==>  (EFL_6 <= EFL_11)
(EFL_6 == 0)  <==>  (EFL_6 <= EFL_9)
(EFL_6 == 0)  <==>  (II == EFL_6)
(EFL_6 == 0)  <==>  (SMM >= EFL_6)
(EFL_6 == 0)  ==>  (D_SMM one of { 0, 1 })
(EFL_6 == 0)  ==>  (EFL >= 2)
(EFL_6 == 0)  ==>  (EFL_11 one of { 0, 1 })
(EFL_6 == 0)  ==>  (EFL_2 one of { 0, 1 })
(EFL_6 == 0)  ==>  (EFL_4 one of { 0, 1 })
(EFL_6 == 0)  ==>  (EFL_6 <= CR0_0)
(EFL_6 == 0)  ==>  (EFL_9 one of { 0, 1 })
(EFL_6 == 0)  ==>  (FS >= GS)
(EFL_6 == 0)  ==>  (SMM one of { 0, 1 })
(EFL_6 == 0)  ==>  (SS == DS)
(EFL_6 == 0)  ==>  (SS >= GS)
(EFL_6 == 1)  <==>  (A20 == EFL_6)
(EFL_6 == 1)  <==>  (EFL_4 < EFL_6)
(EFL_6 == 1)  <==>  (EFL_6 > EFL_11)
(EFL_6 == 1)  <==>  (EFL_6 > EFL_9)
(EFL_6 == 1)  <==>  (II < EFL_6)
(EFL_6 == 1)  <==>  (SMM < EFL_6)
(EFL_6 == 1)  ==>  (A20 == D_SMM)
(EFL_6 == 1)  ==>  (A20 == EFL_2)
(EFL_6 == 1)  ==>  (A20 > EFL_11)
(EFL_6 == 1)  ==>  (A20 > EFL_4)
(EFL_6 == 1)  ==>  (A20 > EFL_9)
(EFL_6 == 1)  ==>  (A20 > SMM)
(EFL_6 == 1)  ==>  (CR0_0 <= D_SMM)
(EFL_6 == 1)  ==>  (D_SMM == 1)
(EFL_6 == 1)  ==>  (EFL == 70)
(EFL_6 == 1)  ==>  (EFL_11 < D_SMM)
(EFL_6 == 1)  ==>  (EFL_11 == 0)
(EFL_6 == 1)  ==>  (EFL_2 == 1)
(EFL_6 == 1)  ==>  (EFL_2 > EFL_11)
(EFL_6 == 1)  ==>  (EFL_2 > EFL_4)
(EFL_6 == 1)  ==>  (EFL_2 > EFL_9)
(EFL_6 == 1)  ==>  (EFL_2 >= CR0_0)
(EFL_6 == 1)  ==>  (EFL_4 < D_SMM)
(EFL_6 == 1)  ==>  (EFL_4 <= CR0_0)
(EFL_6 == 1)  ==>  (EFL_4 == 0)
(EFL_6 == 1)  ==>  (EFL_6 >= CR0_0)
(EFL_6 == 1)  ==>  (EFL_9 < D_SMM)
(EFL_6 == 1)  ==>  (EFL_9 <= CR0_0)
(EFL_6 == 1)  ==>  (EFL_9 == 0)
(EFL_6 == 1)  ==>  (FS <= GS)
(EFL_6 == 1)  ==>  (II < D_SMM)
(EFL_6 == 1)  ==>  (II < EFL_2)
(EFL_6 == 1)  ==>  (II == EFL_11)
(EFL_6 == 1)  ==>  (II == EFL_4)
(EFL_6 == 1)  ==>  (II == EFL_9)
(EFL_6 == 1)  ==>  (II == SMM)
(EFL_6 == 1)  ==>  (SMM < D_SMM)
(EFL_6 == 1)  ==>  (SMM < EFL_2)
(EFL_6 == 1)  ==>  (SMM == 0)
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
SMM one of { 0, 1 }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
EFL_11 one of { 0, 1 }
CR0_0 one of { 0, 1 }
D_SMM one of { 0, 1 }
ADDR != EIP
II <= SMM
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= EFL_9
II <= EFL_11
II <= CR0_0
II <= D_SMM
A20 >= SMM
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= EFL_11
A20 >= CR0_0
A20 >= D_SMM
SMM <= EFL_2
SMM <= CR0_0
SMM <= D_SMM
ES != CS
ES >= FS
ES >= GS
ES > LDT
ES > TR
CS != SS
CS != DS
CS != FS
CS != GS
CS > LDT
CS > TR
SS <= DS
SS >= FS
SS > LDT
SS > TR
DS >= FS
DS >= GS
DS > LDT
DS > TR
FS > LDT
FS > TR
GS > LDT
GS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_6
EFL_2 <= D_SMM
EFL_4 <= D_SMM
EFL_6 <= D_SMM
EFL_9 <= D_SMM
EFL_11 <= CR0_0
EFL_11 <= D_SMM
===========================================================================
..subl():::ENTER;condition="EFL_6==0"
II == EFL_6
SS == DS
SS >= GS
FS >= GS
===========================================================================
..subl():::ENTER;condition="not(EFL_6==0)"
II == SMM
II == EFL_4
II == EFL_9
II == EFL_11
A20 == EFL_2
A20 == EFL_6
A20 == D_SMM
EFL == 70
FS <= GS
===========================================================================
..subl():::ENTER;condition="not(D_EFL_6==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == HLT
II == EFL_8
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
SMM one of { 0, 1 }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
EFL_11 one of { 0, 1 }
CR0_0 one of { 0, 1 }
D_SMM one of { 0, 1 }
ADDR != EIP
II <= SMM
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= EFL_9
II <= EFL_11
II <= CR0_0
II <= D_SMM
A20 >= SMM
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= EFL_11
A20 >= CR0_0
A20 >= D_SMM
SMM <= EFL_2
SMM <= CR0_0
SMM <= D_SMM
ES != CS
ES >= FS
ES >= GS
ES > LDT
ES > TR
CS != SS
CS != DS
CS != FS
CS != GS
CS > LDT
CS > TR
SS <= DS
SS >= FS
SS > LDT
SS > TR
DS >= FS
DS >= GS
DS > LDT
DS > TR
FS > LDT
FS > TR
GS > LDT
GS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_6
EFL_2 <= D_SMM
EFL_4 <= D_SMM
EFL_6 <= D_SMM
EFL_9 <= D_SMM
EFL_11 <= CR0_0
EFL_11 <= D_SMM
===========================================================================
..subl():::EXIT
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
SMM == orig(SMM)
HLT == EFL_8
HLT == EFL_13
HLT == CR0_1
HLT == CR0_2
HLT == CR0_3
HLT == CR0_5
HLT == CR0_7
HLT == CR0_18
HLT == CR0_20
HLT == CR4_6
HLT == CR4_8
HLT == CR4_9
HLT == CR4_11
HLT == CR4_12
HLT == orig(II)
HLT == orig(HLT)
HLT == orig(EFL_8)
HLT == orig(EFL_13)
HLT == orig(CR0_1)
HLT == orig(CR0_2)
HLT == orig(CR0_3)
HLT == orig(CR0_5)
HLT == orig(CR0_7)
HLT == orig(CR0_18)
HLT == orig(CR0_20)
HLT == orig(CR4_6)
HLT == orig(CR4_8)
HLT == orig(CR4_9)
HLT == orig(CR4_11)
HLT == orig(CR4_12)
ES == orig(ES)
CS == orig(CS)
SS == orig(SS)
DS == orig(DS)
FS == orig(FS)
GS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == orig(EFL_2)
EFL_4 == orig(EFL_4)
EFL_6 == orig(EFL_6)
EFL_9 == orig(EFL_9)
EFL_11 == orig(EFL_11)
CR0_0 == orig(CR0_0)
D_SMM == orig(D_SMM)
(EFL_6 == 0)  <==>  (A20 > EFL_6)
(EFL_6 == 0)  <==>  (EFL_4 >= EFL_6)
(EFL_6 == 0)  <==>  (EFL_6 <= EFL_11)
(EFL_6 == 0)  <==>  (EFL_6 <= EFL_9)
(EFL_6 == 0)  <==>  (SMM >= EFL_6)
(EFL_6 == 0)  ==>  (CCD == orig(CCD))
(EFL_6 == 0)  ==>  (CCS == orig(CCS))
(EFL_6 == 0)  ==>  (D_SMM one of { 0, 1 })
(EFL_6 == 0)  ==>  (EFL >= 2)
(EFL_6 == 0)  ==>  (EFL_11 one of { 0, 1 })
(EFL_6 == 0)  ==>  (EFL_2 one of { 0, 1 })
(EFL_6 == 0)  ==>  (EFL_4 one of { 0, 1 })
(EFL_6 == 0)  ==>  (EFL_6 <= CR0_0)
(EFL_6 == 0)  ==>  (EFL_9 one of { 0, 1 })
(EFL_6 == 0)  ==>  (EIP == orig(EIP))
(EFL_6 == 0)  ==>  (FS >= GS)
(EFL_6 == 0)  ==>  (II < A20)
(EFL_6 == 0)  ==>  (II <= CR0_0)
(EFL_6 == 0)  ==>  (II <= EFL_11)
(EFL_6 == 0)  ==>  (II <= EFL_4)
(EFL_6 == 0)  ==>  (II <= EFL_9)
(EFL_6 == 0)  ==>  (II <= SMM)
(EFL_6 == 0)  ==>  (II == 0)
(EFL_6 == 0)  ==>  (II == EFL_6)
(EFL_6 == 0)  ==>  (II == HLT)
(EFL_6 == 0)  ==>  (SMM one of { 0, 1 })
(EFL_6 == 0)  ==>  (SS == DS)
(EFL_6 == 0)  ==>  (SS >= GS)
(EFL_6 == 1)  <==>  (A20 == EFL_6)
(EFL_6 == 1)  <==>  (EFL_4 < EFL_6)
(EFL_6 == 1)  <==>  (EFL_6 > EFL_11)
(EFL_6 == 1)  <==>  (EFL_6 > EFL_9)
(EFL_6 == 1)  <==>  (HLT < EFL_6)
(EFL_6 == 1)  <==>  (SMM < EFL_6)
(EFL_6 == 1)  ==>  (A20 == D_SMM)
(EFL_6 == 1)  ==>  (A20 == EFL_2)
(EFL_6 == 1)  ==>  (A20 > EFL_11)
(EFL_6 == 1)  ==>  (A20 > EFL_4)
(EFL_6 == 1)  ==>  (A20 > EFL_9)
(EFL_6 == 1)  ==>  (A20 > SMM)
(EFL_6 == 1)  ==>  (ADDR != EIP)
(EFL_6 == 1)  ==>  (ADDR != orig(EIP))
(EFL_6 == 1)  ==>  (CR0_0 <= D_SMM)
(EFL_6 == 1)  ==>  (D_SMM == 1)
(EFL_6 == 1)  ==>  (EFL == 70)
(EFL_6 == 1)  ==>  (EFL_11 < D_SMM)
(EFL_6 == 1)  ==>  (EFL_11 == 0)
(EFL_6 == 1)  ==>  (EFL_2 == 1)
(EFL_6 == 1)  ==>  (EFL_2 > EFL_11)
(EFL_6 == 1)  ==>  (EFL_2 > EFL_4)
(EFL_6 == 1)  ==>  (EFL_2 > EFL_9)
(EFL_6 == 1)  ==>  (EFL_2 >= CR0_0)
(EFL_6 == 1)  ==>  (EFL_4 < D_SMM)
(EFL_6 == 1)  ==>  (EFL_4 <= CR0_0)
(EFL_6 == 1)  ==>  (EFL_4 == 0)
(EFL_6 == 1)  ==>  (EFL_6 >= CR0_0)
(EFL_6 == 1)  ==>  (EFL_9 < D_SMM)
(EFL_6 == 1)  ==>  (EFL_9 <= CR0_0)
(EFL_6 == 1)  ==>  (EFL_9 == 0)
(EFL_6 == 1)  ==>  (FS <= GS)
(EFL_6 == 1)  ==>  (HLT < D_SMM)
(EFL_6 == 1)  ==>  (HLT < EFL_2)
(EFL_6 == 1)  ==>  (II >= EFL_11)
(EFL_6 == 1)  ==>  (II >= EFL_4)
(EFL_6 == 1)  ==>  (II >= EFL_9)
(EFL_6 == 1)  ==>  (II >= SMM)
(EFL_6 == 1)  ==>  (II one of { 0, 1 })
(EFL_6 == 1)  ==>  (SMM < D_SMM)
(EFL_6 == 1)  ==>  (SMM < EFL_2)
(EFL_6 == 1)  ==>  (SMM == 0)
(EFL_6 == 1)  ==>  (SMM == EFL_11)
(EFL_6 == 1)  ==>  (SMM == EFL_4)
(EFL_6 == 1)  ==>  (SMM == EFL_9)
(EFL_6 == 1)  ==>  (SMM == HLT)
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II one of { 0, 1 }
A20 == 1
SMM one of { 0, 1 }
HLT == 0
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
EFL_11 one of { 0, 1 }
CR0_0 one of { 0, 1 }
D_SMM one of { 0, 1 }
ADDR > orig(ADDR)
EAX <= orig(EAX)
EBX <= orig(EBX)
ECX <= orig(ECX)
EDX <= orig(EDX)
EIP != orig(ADDR)
EIP >= orig(EIP)
II <= A20
II >= HLT
II <= EFL_2
II <= EFL_6
II <= D_SMM
A20 >= SMM
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= EFL_11
A20 >= CR0_0
A20 >= D_SMM
SMM >= HLT
SMM <= EFL_2
SMM <= CR0_0
SMM <= D_SMM
HLT <= EFL_2
HLT <= EFL_4
HLT <= EFL_6
HLT <= EFL_9
HLT <= EFL_11
HLT <= CR0_0
HLT <= D_SMM
ES != CS
ES >= FS
ES >= GS
ES > LDT
ES > TR
CS != SS
CS != DS
CS != FS
CS != GS
CS > LDT
CS > TR
SS <= DS
SS >= FS
SS > LDT
SS > TR
DS >= FS
DS >= GS
DS > LDT
DS > TR
FS > LDT
FS > TR
GS > LDT
GS > TR
LDT < TR
GDT != IDT
CCS <= orig(CCS)
CCD <= orig(CCD)
EFL_2 >= EFL_6
EFL_2 <= D_SMM
EFL_4 <= D_SMM
EFL_6 <= D_SMM
EFL_9 <= D_SMM
EFL_11 <= CR0_0
EFL_11 <= D_SMM
===========================================================================
..subl():::EXIT;condition="EFL_6==0"
EIP == orig(EIP)
II == HLT
II == EFL_6
II == EFL_8
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(HLT)
II == orig(EFL_6)
II == orig(EFL_8)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
SS == DS
SS == orig(DS)
CCS == orig(CCS)
CCD == orig(CCD)
II == 0
II <= SMM
II <= EFL_4
II <= EFL_9
II <= EFL_11
II <= CR0_0
SS >= GS
FS >= GS
===========================================================================
..subl():::EXIT;condition="not(EFL_6==0)"
A20 == EFL_2
A20 == EFL_6
A20 == D_SMM
A20 == orig(EFL_2)
A20 == orig(EFL_6)
A20 == orig(D_SMM)
SMM == HLT
SMM == EFL_4
SMM == EFL_8
SMM == EFL_9
SMM == EFL_11
SMM == EFL_13
SMM == CR0_1
SMM == CR0_2
SMM == CR0_3
SMM == CR0_5
SMM == CR0_7
SMM == CR0_18
SMM == CR0_20
SMM == CR4_6
SMM == CR4_8
SMM == CR4_9
SMM == CR4_11
SMM == CR4_12
SMM == orig(II)
SMM == orig(HLT)
SMM == orig(EFL_4)
SMM == orig(EFL_8)
SMM == orig(EFL_9)
SMM == orig(EFL_11)
SMM == orig(EFL_13)
SMM == orig(CR0_1)
SMM == orig(CR0_2)
SMM == orig(CR0_3)
SMM == orig(CR0_5)
SMM == orig(CR0_7)
SMM == orig(CR0_18)
SMM == orig(CR0_20)
SMM == orig(CR4_6)
SMM == orig(CR4_8)
SMM == orig(CR4_9)
SMM == orig(CR4_11)
SMM == orig(CR4_12)
EFL == 70
SMM == 0
ADDR != EIP
ADDR != orig(EIP)
II >= SMM
FS <= GS
===========================================================================
..subl():::EXIT;condition="not(D_EFL_6==0)"
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
SMM == orig(SMM)
HLT == EFL_8
HLT == EFL_13
HLT == CR0_1
HLT == CR0_2
HLT == CR0_3
HLT == CR0_5
HLT == CR0_7
HLT == CR0_18
HLT == CR0_20
HLT == CR4_6
HLT == CR4_8
HLT == CR4_9
HLT == CR4_11
HLT == CR4_12
HLT == orig(II)
HLT == orig(HLT)
HLT == orig(EFL_8)
HLT == orig(EFL_13)
HLT == orig(CR0_1)
HLT == orig(CR0_2)
HLT == orig(CR0_3)
HLT == orig(CR0_5)
HLT == orig(CR0_7)
HLT == orig(CR0_18)
HLT == orig(CR0_20)
HLT == orig(CR4_6)
HLT == orig(CR4_8)
HLT == orig(CR4_9)
HLT == orig(CR4_11)
HLT == orig(CR4_12)
ES == orig(ES)
CS == orig(CS)
SS == orig(SS)
DS == orig(DS)
FS == orig(FS)
GS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == orig(EFL_2)
EFL_4 == orig(EFL_4)
EFL_6 == orig(EFL_6)
EFL_9 == orig(EFL_9)
EFL_11 == orig(EFL_11)
CR0_0 == orig(CR0_0)
D_SMM == orig(D_SMM)
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II one of { 0, 1 }
A20 == 1
SMM one of { 0, 1 }
HLT == 0
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
EFL_11 one of { 0, 1 }
CR0_0 one of { 0, 1 }
D_SMM one of { 0, 1 }
ADDR > orig(ADDR)
EAX <= orig(EAX)
EBX <= orig(EBX)
ECX <= orig(ECX)
EDX <= orig(EDX)
EIP != orig(ADDR)
EIP >= orig(EIP)
II <= A20
II >= HLT
II <= EFL_2
II <= EFL_6
II <= D_SMM
A20 >= SMM
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= EFL_11
A20 >= CR0_0
A20 >= D_SMM
SMM >= HLT
SMM <= EFL_2
SMM <= CR0_0
SMM <= D_SMM
HLT <= EFL_2
HLT <= EFL_4
HLT <= EFL_6
HLT <= EFL_9
HLT <= EFL_11
HLT <= CR0_0
HLT <= D_SMM
ES != CS
ES >= FS
ES >= GS
ES > LDT
ES > TR
CS != SS
CS != DS
CS != FS
CS != GS
CS > LDT
CS > TR
SS <= DS
SS >= FS
SS > LDT
SS > TR
DS >= FS
DS >= GS
DS > LDT
DS > TR
FS > LDT
FS > TR
GS > LDT
GS > TR
LDT < TR
GDT != IDT
CCS <= orig(CCS)
CCD <= orig(CCD)
EFL_2 >= EFL_6
EFL_2 <= D_SMM
EFL_4 <= D_SMM
EFL_6 <= D_SMM
EFL_9 <= D_SMM
EFL_11 <= CR0_0
EFL_11 <= D_SMM
===========================================================================
..subw():::ENTER
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_4
II == EFL_6
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_0
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == EFL_9
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SS == DS
SS == FS
SS == GS
ADDR one of { 32813, 32987 }
EAX one of { 3584, 3630, 4064 }
EBX one of { 1, 28672 }
ECX one of { 6553600, 6578533 }
EDX == 128
EIP one of { 32791, 32797, 33071 }
EFL one of { 514, 518 }
CPL == 0
II == 0
A20 == 1
ES one of { "0800000080000000ffff00009300", "0820000082000000ffff00009300", "1800000180000000ffff00009300" }
CS == "0000000000000000ffff00009b00"
SS == "0000000000000000ffff00009300"
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "0000000000000000"
IDT == "00000000000003ff"
CR0 == 16
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS one of { 0, 4 }
CCD one of { 1, 124, 64924 }
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
===========================================================================
..subw():::ENTER;condition="EFL_6==0"
===========================================================================
..subw():::ENTER;condition="not(D_EFL_6==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_4
II == EFL_6
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_0
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == EFL_9
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SS == DS
SS == FS
SS == GS
ADDR one of { 32813, 32987 }
EAX one of { 3584, 3630, 4064 }
EBX one of { 1, 28672 }
ECX one of { 6553600, 6578533 }
EDX == 128
EIP one of { 32791, 32797, 33071 }
EFL one of { 514, 518 }
CPL == 0
II == 0
A20 == 1
ES one of { "0800000080000000ffff00009300", "0820000082000000ffff00009300", "1800000180000000ffff00009300" }
CS == "0000000000000000ffff00009b00"
SS == "0000000000000000ffff00009300"
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "0000000000000000"
IDT == "00000000000003ff"
CR0 == 16
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS one of { 0, 4 }
CCD one of { 1, 124, 64924 }
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
===========================================================================
..subw():::EXIT
EBX == orig(EBX)
ECX == orig(ECX)
EDX == orig(EDX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_4
II == EFL_6
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_0
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_4)
II == orig(EFL_6)
II == orig(EFL_8)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_0)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == EFL_9
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(EFL_9)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == orig(ES)
CS == orig(CS)
SS == DS
SS == FS
SS == GS
SS == orig(SS)
SS == orig(DS)
SS == orig(FS)
SS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == orig(EFL_2)
ADDR one of { 32816, 32990 }
EAX one of { -1, 3630 }
EBX one of { 1, 28672 }
ECX one of { 6553600, 6578533 }
EDX == 128
EIP one of { 32791, 32797, 33071 }
EFL one of { 514, 518 }
CPL == 0
II == 0
A20 == 1
ES one of { "0800000080000000ffff00009300", "0820000082000000ffff00009300", "1800000180000000ffff00009300" }
CS == "0000000000000000ffff00009b00"
SS == "0000000000000000ffff00009300"
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "0000000000000000"
IDT == "00000000000003ff"
CR0 == 16
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS one of { 0, 4 }
CCD one of { 1, 124, 64924 }
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
===========================================================================
..subw():::EXIT;condition="EFL_6==0"
===========================================================================
..subw():::EXIT;condition="not(D_EFL_6==0)"
EBX == orig(EBX)
ECX == orig(ECX)
EDX == orig(EDX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_4
II == EFL_6
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_0
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_4)
II == orig(EFL_6)
II == orig(EFL_8)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_0)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == EFL_9
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(EFL_9)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == orig(ES)
CS == orig(CS)
SS == DS
SS == FS
SS == GS
SS == orig(SS)
SS == orig(DS)
SS == orig(FS)
SS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == orig(EFL_2)
ADDR one of { 32816, 32990 }
EAX one of { -1, 3630 }
EBX one of { 1, 28672 }
ECX one of { 6553600, 6578533 }
EDX == 128
EIP one of { 32791, 32797, 33071 }
EFL one of { 514, 518 }
CPL == 0
II == 0
A20 == 1
ES one of { "0800000080000000ffff00009300", "0820000082000000ffff00009300", "1800000180000000ffff00009300" }
CS == "0000000000000000ffff00009b00"
SS == "0000000000000000ffff00009300"
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "0000000000000000"
IDT == "00000000000003ff"
CR0 == 16
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS one of { 0, 4 }
CCD one of { 1, 124, 64924 }
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
===========================================================================
..testb():::ENTER
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == HLT
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
(EFL_6 == 0)  <==>  (A20 > EFL_6)
(EFL_6 == 0)  <==>  (EFL_4 >= EFL_6)
(EFL_6 == 0)  <==>  (II == EFL_6)
(EFL_6 == 0)  ==>  (A20 > SMM)
(EFL_6 == 0)  ==>  (EFL >= 2)
(EFL_6 == 0)  ==>  (EFL_2 one of { 0, 1 })
(EFL_6 == 0)  ==>  (EFL_4 one of { 0, 1 })
(EFL_6 == 0)  ==>  (EFL_6 <= CR0_0)
(EFL_6 == 0)  ==>  (EFL_6 <= EFL_9)
(EFL_6 == 0)  ==>  (II == SMM)
(EFL_6 == 0)  ==>  (SMM <= EFL_4)
(EFL_6 == 0)  ==>  (SMM <= EFL_9)
(EFL_6 == 0)  ==>  (SMM == 0)
(EFL_6 == 1)  <==>  (A20 == EFL_6)
(EFL_6 == 1)  <==>  (EFL_4 < EFL_6)
(EFL_6 == 1)  <==>  (II < EFL_6)
(EFL_6 == 1)  ==>  (A20 == EFL_2)
(EFL_6 == 1)  ==>  (A20 > EFL_4)
(EFL_6 == 1)  ==>  (DS >= GS)
(EFL_6 == 1)  ==>  (EFL one of { 70, 582 })
(EFL_6 == 1)  ==>  (EFL_2 == 1)
(EFL_6 == 1)  ==>  (EFL_2 > EFL_4)
(EFL_6 == 1)  ==>  (EFL_2 >= CR0_0)
(EFL_6 == 1)  ==>  (EFL_2 >= EFL_9)
(EFL_6 == 1)  ==>  (EFL_4 <= CR0_0)
(EFL_6 == 1)  ==>  (EFL_4 <= EFL_9)
(EFL_6 == 1)  ==>  (EFL_4 == 0)
(EFL_6 == 1)  ==>  (EFL_6 >= CR0_0)
(EFL_6 == 1)  ==>  (EFL_6 >= EFL_9)
(EFL_6 == 1)  ==>  (ES >= DS)
(EFL_6 == 1)  ==>  (ES >= GS)
(EFL_6 == 1)  ==>  (ES >= SS)
(EFL_6 == 1)  ==>  (FS <= GS)
(EFL_6 == 1)  ==>  (II < EFL_2)
(EFL_6 == 1)  ==>  (II == EFL_4)
(EFL_6 == 1)  ==>  (SMM >= EFL_4)
(EFL_6 == 1)  ==>  (SMM one of { 0, 1 })
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
SMM one of { 0, 1 }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
II <= SMM
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= EFL_9
II <= CR0_0
A20 >= SMM
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= CR0_0
SMM <= EFL_2
SMM <= EFL_6
SMM <= CR0_0
ES != CS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != DS
CS != FS
CS != GS
CS > LDT
CS > TR
SS <= DS
SS >= FS
SS > LDT
SS > TR
DS >= FS
DS > LDT
DS > TR
FS > LDT
FS > TR
GS > LDT
GS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_6
===========================================================================
..testb():::ENTER;condition="EFL_6==0"
II == SMM
II == EFL_6
===========================================================================
..testb():::ENTER;condition="not(EFL_6==0)"
II == EFL_4
A20 == EFL_2
A20 == EFL_6
EFL one of { 70, 582 }
ES >= SS
ES >= DS
ES >= GS
DS >= GS
FS <= GS
===========================================================================
..testb():::ENTER;condition="not(D_EFL_6==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == HLT
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
SMM one of { 0, 1 }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
II <= SMM
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= EFL_9
II <= CR0_0
A20 >= SMM
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= CR0_0
SMM <= EFL_2
SMM <= EFL_6
SMM <= CR0_0
ES != CS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != DS
CS != FS
CS != GS
CS > LDT
CS > TR
SS <= DS
SS >= FS
SS > LDT
SS > TR
DS >= FS
DS > LDT
DS > TR
FS > LDT
FS > TR
GS > LDT
GS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_6
===========================================================================
..testb():::EXIT
EDX == orig(EDX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == HLT
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(HLT)
II == orig(EFL_8)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
SMM == orig(SMM)
ES == orig(ES)
CS == orig(CS)
SS == orig(SS)
DS == orig(DS)
FS == orig(FS)
GS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == orig(EFL_2)
EFL_4 == orig(EFL_4)
EFL_6 == orig(EFL_6)
EFL_9 == orig(EFL_9)
CR0_0 == orig(CR0_0)
(EFL_6 == 0)  <==>  (A20 > EFL_6)
(EFL_6 == 0)  <==>  (EFL_4 >= EFL_6)
(EFL_6 == 0)  <==>  (II == EFL_6)
(EFL_6 == 0)  ==>  (A20 > SMM)
(EFL_6 == 0)  ==>  (EFL >= 2)
(EFL_6 == 0)  ==>  (EFL_2 one of { 0, 1 })
(EFL_6 == 0)  ==>  (EFL_4 one of { 0, 1 })
(EFL_6 == 0)  ==>  (EFL_6 <= CR0_0)
(EFL_6 == 0)  ==>  (EFL_6 <= EFL_9)
(EFL_6 == 0)  ==>  (II == SMM)
(EFL_6 == 0)  ==>  (SMM <= EFL_4)
(EFL_6 == 0)  ==>  (SMM <= EFL_9)
(EFL_6 == 0)  ==>  (SMM == 0)
(EFL_6 == 1)  <==>  (A20 == EFL_6)
(EFL_6 == 1)  <==>  (EFL_4 < EFL_6)
(EFL_6 == 1)  <==>  (II < EFL_6)
(EFL_6 == 1)  ==>  (A20 == EFL_2)
(EFL_6 == 1)  ==>  (A20 > EFL_4)
(EFL_6 == 1)  ==>  (DS >= GS)
(EFL_6 == 1)  ==>  (EBX == orig(EBX))
(EFL_6 == 1)  ==>  (ECX == orig(ECX))
(EFL_6 == 1)  ==>  (EFL one of { 70, 582 })
(EFL_6 == 1)  ==>  (EFL_2 == 1)
(EFL_6 == 1)  ==>  (EFL_2 > EFL_4)
(EFL_6 == 1)  ==>  (EFL_2 >= CR0_0)
(EFL_6 == 1)  ==>  (EFL_2 >= EFL_9)
(EFL_6 == 1)  ==>  (EFL_4 <= CR0_0)
(EFL_6 == 1)  ==>  (EFL_4 <= EFL_9)
(EFL_6 == 1)  ==>  (EFL_4 == 0)
(EFL_6 == 1)  ==>  (EFL_6 >= CR0_0)
(EFL_6 == 1)  ==>  (EFL_6 >= EFL_9)
(EFL_6 == 1)  ==>  (ES >= DS)
(EFL_6 == 1)  ==>  (ES >= GS)
(EFL_6 == 1)  ==>  (ES >= SS)
(EFL_6 == 1)  ==>  (FS <= GS)
(EFL_6 == 1)  ==>  (II < EFL_2)
(EFL_6 == 1)  ==>  (II == EFL_4)
(EFL_6 == 1)  ==>  (SMM >= EFL_4)
(EFL_6 == 1)  ==>  (SMM one of { 0, 1 })
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
SMM one of { 0, 1 }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
ADDR > orig(ADDR)
EAX <= orig(EAX)
EBX <= orig(EBX)
ECX <= orig(ECX)
EIP != orig(ADDR)
II <= SMM
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= EFL_9
II <= CR0_0
A20 >= SMM
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= CR0_0
SMM <= EFL_2
SMM <= EFL_6
SMM <= CR0_0
ES != CS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != DS
CS != FS
CS != GS
CS > LDT
CS > TR
SS <= DS
SS >= FS
SS > LDT
SS > TR
DS >= FS
DS > LDT
DS > TR
FS > LDT
FS > TR
GS > LDT
GS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_6
===========================================================================
..testb():::EXIT;condition="EFL_6==0"
II == SMM
II == EFL_6
II == orig(SMM)
II == orig(EFL_6)
===========================================================================
..testb():::EXIT;condition="not(EFL_6==0)"
EBX == orig(EBX)
ECX == orig(ECX)
II == EFL_4
II == orig(EFL_4)
A20 == EFL_2
A20 == EFL_6
A20 == orig(EFL_2)
A20 == orig(EFL_6)
EFL one of { 70, 582 }
ES >= SS
ES >= DS
ES >= GS
DS >= GS
FS <= GS
===========================================================================
..testb():::EXIT;condition="not(D_EFL_6==0)"
EDX == orig(EDX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == HLT
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(HLT)
II == orig(EFL_8)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
SMM == orig(SMM)
ES == orig(ES)
CS == orig(CS)
SS == orig(SS)
DS == orig(DS)
FS == orig(FS)
GS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == orig(EFL_2)
EFL_4 == orig(EFL_4)
EFL_6 == orig(EFL_6)
EFL_9 == orig(EFL_9)
CR0_0 == orig(CR0_0)
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
SMM one of { 0, 1 }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
ADDR > orig(ADDR)
EAX <= orig(EAX)
EBX <= orig(EBX)
ECX <= orig(ECX)
EIP != orig(ADDR)
II <= SMM
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= EFL_9
II <= CR0_0
A20 >= SMM
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= CR0_0
SMM <= EFL_2
SMM <= EFL_6
SMM <= CR0_0
ES != CS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != DS
CS != FS
CS != GS
CS > LDT
CS > TR
SS <= DS
SS >= FS
SS > LDT
SS > TR
DS >= FS
DS > LDT
DS > TR
FS > LDT
FS > TR
GS > LDT
GS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_6
===========================================================================
..testl():::ENTER
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_8
II == EFL_9
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SS == DS
(EFL_6 == 0)  <==>  (A20 > EFL_6)
(EFL_6 == 0)  <==>  (EFL_6 <= EFL_11)
(EFL_6 == 0)  <==>  (II == EFL_6)
(EFL_6 == 0)  ==>  (EFL >= 2)
(EFL_6 == 0)  ==>  (EFL_11 one of { 0, 1 })
(EFL_6 == 0)  ==>  (EFL_2 one of { 0, 1 })
(EFL_6 == 0)  ==>  (EFL_4 >= EFL_6)
(EFL_6 == 0)  ==>  (EFL_6 <= CR0_0)
(EFL_6 == 0)  ==>  (ES >= GS)
(EFL_6 == 0)  ==>  (FS >= GS)
(EFL_6 == 1)  <==>  (A20 == EFL_6)
(EFL_6 == 1)  <==>  (EFL_6 > EFL_11)
(EFL_6 == 1)  <==>  (II < EFL_6)
(EFL_6 == 1)  ==>  (A20 == EFL_2)
(EFL_6 == 1)  ==>  (A20 > EFL_11)
(EFL_6 == 1)  ==>  (EFL one of { 70, 71, 86 })
(EFL_6 == 1)  ==>  (EFL_11 == 0)
(EFL_6 == 1)  ==>  (EFL_2 == 1)
(EFL_6 == 1)  ==>  (EFL_2 > EFL_11)
(EFL_6 == 1)  ==>  (EFL_2 >= CR0_0)
(EFL_6 == 1)  ==>  (EFL_2 >= EFL_4)
(EFL_6 == 1)  ==>  (EFL_4 <= CR0_0)
(EFL_6 == 1)  ==>  (EFL_4 <= EFL_6)
(EFL_6 == 1)  ==>  (EFL_4 >= EFL_11)
(EFL_6 == 1)  ==>  (EFL_6 >= CR0_0)
(EFL_6 == 1)  ==>  (FS <= GS)
(EFL_6 == 1)  ==>  (II < EFL_2)
(EFL_6 == 1)  ==>  (II == EFL_11)
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_11 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= EFL_11
II <= CR0_0
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_11
A20 >= CR0_0
ES != CS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != FS
CS != GS
CS > LDT
CS > TR
SS >= FS
SS >= GS
SS > LDT
SS > TR
FS > LDT
FS > TR
GS > LDT
GS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_6
EFL_11 <= CR0_0
===========================================================================
..testl():::ENTER;condition="EFL_6==0"
II == EFL_6
ES >= GS
FS >= GS
===========================================================================
..testl():::ENTER;condition="not(EFL_6==0)"
II == EFL_11
A20 == EFL_2
A20 == EFL_6
EFL one of { 70, 71, 86 }
FS <= GS
EFL_4 <= CR0_0
===========================================================================
..testl():::ENTER;condition="not(D_EFL_6==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_8
II == EFL_9
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SS == DS
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_11 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= EFL_11
II <= CR0_0
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_11
A20 >= CR0_0
ES != CS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != FS
CS != GS
CS > LDT
CS > TR
SS >= FS
SS >= GS
SS > LDT
SS > TR
FS > LDT
FS > TR
GS > LDT
GS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_6
EFL_11 <= CR0_0
===========================================================================
..testl():::EXIT
EBX == orig(EBX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_8
II == EFL_9
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_8)
II == orig(EFL_9)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == orig(ES)
CS == orig(CS)
SS == DS
SS == orig(SS)
SS == orig(DS)
FS == orig(FS)
GS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == orig(EFL_2)
EFL_4 == orig(EFL_4)
EFL_6 == orig(EFL_6)
EFL_11 == orig(EFL_11)
CR0_0 == orig(CR0_0)
(EFL_6 == 0)  <==>  (A20 > EFL_6)
(EFL_6 == 0)  <==>  (EFL_6 <= EFL_11)
(EFL_6 == 0)  <==>  (II == EFL_6)
(EFL_6 == 0)  ==>  (EAX == orig(EAX))
(EFL_6 == 0)  ==>  (EFL >= 2)
(EFL_6 == 0)  ==>  (EFL_11 one of { 0, 1 })
(EFL_6 == 0)  ==>  (EFL_2 one of { 0, 1 })
(EFL_6 == 0)  ==>  (EFL_4 >= EFL_6)
(EFL_6 == 0)  ==>  (EFL_6 <= CR0_0)
(EFL_6 == 0)  ==>  (ES >= GS)
(EFL_6 == 0)  ==>  (FS >= GS)
(EFL_6 == 1)  <==>  (A20 == EFL_6)
(EFL_6 == 1)  <==>  (EFL_6 > EFL_11)
(EFL_6 == 1)  <==>  (II < EFL_6)
(EFL_6 == 1)  ==>  (A20 == EFL_2)
(EFL_6 == 1)  ==>  (A20 > EFL_11)
(EFL_6 == 1)  ==>  (EFL one of { 70, 71, 86 })
(EFL_6 == 1)  ==>  (EFL_11 == 0)
(EFL_6 == 1)  ==>  (EFL_2 == 1)
(EFL_6 == 1)  ==>  (EFL_2 > EFL_11)
(EFL_6 == 1)  ==>  (EFL_2 >= CR0_0)
(EFL_6 == 1)  ==>  (EFL_2 >= EFL_4)
(EFL_6 == 1)  ==>  (EFL_4 <= CR0_0)
(EFL_6 == 1)  ==>  (EFL_4 <= EFL_6)
(EFL_6 == 1)  ==>  (EFL_4 >= EFL_11)
(EFL_6 == 1)  ==>  (EFL_6 >= CR0_0)
(EFL_6 == 1)  ==>  (FS <= GS)
(EFL_6 == 1)  ==>  (II < EFL_2)
(EFL_6 == 1)  ==>  (II == EFL_11)
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_11 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
ADDR > orig(ADDR)
EAX <= orig(EAX)
ECX <= orig(ECX)
EDX <= orig(EDX)
EIP != orig(ADDR)
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= EFL_11
II <= CR0_0
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_11
A20 >= CR0_0
ES != CS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != FS
CS != GS
CS > LDT
CS > TR
SS >= FS
SS >= GS
SS > LDT
SS > TR
FS > LDT
FS > TR
GS > LDT
GS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_6
EFL_11 <= CR0_0
===========================================================================
..testl():::EXIT;condition="EFL_6==0"
EAX == orig(EAX)
II == EFL_6
II == orig(EFL_6)
ES >= GS
FS >= GS
===========================================================================
..testl():::EXIT;condition="not(EFL_6==0)"
II == EFL_11
II == orig(EFL_11)
A20 == EFL_2
A20 == EFL_6
A20 == orig(EFL_2)
A20 == orig(EFL_6)
EFL one of { 70, 71, 86 }
FS <= GS
EFL_4 <= CR0_0
===========================================================================
..testl():::EXIT;condition="not(D_EFL_6==0)"
EBX == orig(EBX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_8
II == EFL_9
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_8)
II == orig(EFL_9)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == orig(ES)
CS == orig(CS)
SS == DS
SS == orig(SS)
SS == orig(DS)
FS == orig(FS)
GS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == orig(EFL_2)
EFL_4 == orig(EFL_4)
EFL_6 == orig(EFL_6)
EFL_11 == orig(EFL_11)
CR0_0 == orig(CR0_0)
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_11 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
ADDR > orig(ADDR)
EAX <= orig(EAX)
ECX <= orig(ECX)
EDX <= orig(EDX)
EIP != orig(ADDR)
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= EFL_11
II <= CR0_0
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_11
A20 >= CR0_0
ES != CS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != FS
CS != GS
CS > LDT
CS > TR
SS >= FS
SS >= GS
SS > LDT
SS > TR
FS > LDT
FS > TR
GS > LDT
GS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_6
EFL_11 <= CR0_0
===========================================================================
..testw():::ENTER
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
(EFL_6 == 0)  <==>  (A20 > EFL_6)
(EFL_6 == 0)  <==>  (EFL_4 >= EFL_6)
(EFL_6 == 0)  <==>  (II == EFL_6)
(EFL_6 == 0)  ==>  (DS one of { "001000000000ffffffff00cf9300", "c980000c9800ffffffff00809300", "c980000c9800ffffffff008f9300" })
(EFL_6 == 0)  ==>  (EAX != ECX)
(EFL_6 == 0)  ==>  (EFL_2 one of { 0, 1 })
(EFL_6 == 0)  ==>  (EFL_4 one of { 0, 1 })
(EFL_6 == 0)  ==>  (EFL_6 <= CR0_0)
(EFL_6 == 0)  ==>  (EFL_6 <= EFL_9)
(EFL_6 == 0)  ==>  (EFL_9 != CR0_0)
(EFL_6 == 0)  ==>  (ES >= DS)
(EFL_6 == 0)  ==>  (ES >= SS)
(EFL_6 == 0)  ==>  (ES one of { "001000000000ffffffff00cf9300", "c980000c9800ffffffff00809300", "f000000f0000ffffffff008f9300" })
(EFL_6 == 0)  ==>  (FS one of { "000000000000ffffffff00809300", "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" })
(EFL_6 == 0)  ==>  (GS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300", "c980000c9800ffffffff00809300" })
(EFL_6 == 0)  ==>  (SS <= GS)
(EFL_6 == 0)  ==>  (SS == FS)
(EFL_6 == 0)  ==>  (SS one of { "000000000000ffffffff00809300", "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" })
(EFL_6 == 1)  <==>  (A20 == EFL_6)
(EFL_6 == 1)  <==>  (EFL_4 < EFL_6)
(EFL_6 == 1)  <==>  (II < EFL_6)
(EFL_6 == 1)  ==>  (A20 == EFL_2)
(EFL_6 == 1)  ==>  (A20 > EFL_4)
(EFL_6 == 1)  ==>  (ADDR > EIP)
(EFL_6 == 1)  ==>  (CCD one of { 0, 16 })
(EFL_6 == 1)  ==>  (EBX != ECX)
(EFL_6 == 1)  ==>  (EFL one of { 70, 582 })
(EFL_6 == 1)  ==>  (EFL_2 == 1)
(EFL_6 == 1)  ==>  (EFL_2 > EFL_4)
(EFL_6 == 1)  ==>  (EFL_2 >= CR0_0)
(EFL_6 == 1)  ==>  (EFL_4 <= EFL_9)
(EFL_6 == 1)  ==>  (EFL_4 == 0)
(EFL_6 == 1)  ==>  (EFL_6 >= CR0_0)
(EFL_6 == 1)  ==>  (EFL_6 >= EFL_9)
(EFL_6 == 1)  ==>  (FS == GS)
(EFL_6 == 1)  ==>  (FS one of { "0000000000000000ffff00009300", "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" })
(EFL_6 == 1)  ==>  (GS one of { "0000000000000000ffff00009300", "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" })
(EFL_6 == 1)  ==>  (II < EFL_2)
(EFL_6 == 1)  ==>  (II == EFL_4)
(EFL_6 == 1)  ==>  (SS == DS)
(EFL_6 == 1)  ==>  (SS >= GS)
EAX >= -1
EBX >= -1
CPL == 0
II == 0
A20 == 1
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= EFL_9
II <= CR0_0
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= CR0_0
ES != CS
ES >= FS
ES >= GS
ES > LDT
ES > TR
CS != SS
CS != DS
CS != FS
CS != GS
CS > LDT
CS > TR
SS <= DS
SS >= FS
SS > LDT
SS > TR
DS >= FS
DS >= GS
DS > LDT
DS > TR
FS <= GS
FS > LDT
FS > TR
GS > LDT
GS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_4
EFL_2 >= EFL_6
EFL_2 >= EFL_9
EFL_4 <= CR0_0
===========================================================================
..testw():::ENTER;condition="EFL_6==0"
II == EFL_6
SS == FS
ES one of { "001000000000ffffffff00cf9300", "c980000c9800ffffffff00809300", "f000000f0000ffffffff008f9300" }
SS one of { "000000000000ffffffff00809300", "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" }
DS one of { "001000000000ffffffff00cf9300", "c980000c9800ffffffff00809300", "c980000c9800ffffffff008f9300" }
GS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300", "c980000c9800ffffffff00809300" }
EAX != ECX
ES >= SS
ES >= DS
SS <= GS
EFL_9 != CR0_0
===========================================================================
..testw():::ENTER;condition="not(EFL_6==0)"
II == EFL_4
A20 == EFL_2
A20 == EFL_6
SS == DS
FS == GS
EFL one of { 70, 582 }
FS one of { "0000000000000000ffff00009300", "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" }
CCD one of { 0, 16 }
ADDR > EIP
EBX != ECX
===========================================================================
..testw():::ENTER;condition="not(D_EFL_6==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
EAX >= -1
EBX >= -1
CPL == 0
II == 0
A20 == 1
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= EFL_9
II <= CR0_0
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= CR0_0
ES != CS
ES >= FS
ES >= GS
ES > LDT
ES > TR
CS != SS
CS != DS
CS != FS
CS != GS
CS > LDT
CS > TR
SS <= DS
SS >= FS
SS > LDT
SS > TR
DS >= FS
DS >= GS
DS > LDT
DS > TR
FS <= GS
FS > LDT
FS > TR
GS > LDT
GS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_4
EFL_2 >= EFL_6
EFL_2 >= EFL_9
EFL_4 <= CR0_0
===========================================================================
..testw():::EXIT
EAX == orig(EAX)
EBX == orig(EBX)
ECX == orig(ECX)
EDX == orig(EDX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_8)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == orig(ES)
CS == orig(CS)
SS == orig(SS)
DS == orig(DS)
FS == orig(FS)
GS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == orig(EFL_2)
EFL_4 == orig(EFL_4)
EFL_6 == orig(EFL_6)
EFL_9 == orig(EFL_9)
CR0_0 == orig(CR0_0)
(EFL_6 == 0)  <==>  (A20 > EFL_6)
(EFL_6 == 0)  <==>  (EFL_4 >= EFL_6)
(EFL_6 == 0)  <==>  (II == EFL_6)
(EFL_6 == 0)  ==>  (DS one of { "001000000000ffffffff00cf9300", "c980000c9800ffffffff00809300", "c980000c9800ffffffff008f9300" })
(EFL_6 == 0)  ==>  (EAX != ECX)
(EFL_6 == 0)  ==>  (EFL_2 one of { 0, 1 })
(EFL_6 == 0)  ==>  (EFL_4 one of { 0, 1 })
(EFL_6 == 0)  ==>  (EFL_6 <= CR0_0)
(EFL_6 == 0)  ==>  (EFL_6 <= EFL_9)
(EFL_6 == 0)  ==>  (EFL_9 != CR0_0)
(EFL_6 == 0)  ==>  (ES >= DS)
(EFL_6 == 0)  ==>  (ES >= SS)
(EFL_6 == 0)  ==>  (ES one of { "001000000000ffffffff00cf9300", "c980000c9800ffffffff00809300", "f000000f0000ffffffff008f9300" })
(EFL_6 == 0)  ==>  (FS one of { "000000000000ffffffff00809300", "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" })
(EFL_6 == 0)  ==>  (GS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300", "c980000c9800ffffffff00809300" })
(EFL_6 == 0)  ==>  (SS <= GS)
(EFL_6 == 0)  ==>  (SS == FS)
(EFL_6 == 0)  ==>  (SS one of { "000000000000ffffffff00809300", "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" })
(EFL_6 == 1)  <==>  (A20 == EFL_6)
(EFL_6 == 1)  <==>  (EFL_4 < EFL_6)
(EFL_6 == 1)  <==>  (II < EFL_6)
(EFL_6 == 1)  ==>  (A20 == EFL_2)
(EFL_6 == 1)  ==>  (A20 > EFL_4)
(EFL_6 == 1)  ==>  (ADDR > EIP)
(EFL_6 == 1)  ==>  (CCD one of { 0, 16 })
(EFL_6 == 1)  ==>  (EBX != ECX)
(EFL_6 == 1)  ==>  (EFL one of { 70, 582 })
(EFL_6 == 1)  ==>  (EFL_2 == 1)
(EFL_6 == 1)  ==>  (EFL_2 > EFL_4)
(EFL_6 == 1)  ==>  (EFL_2 >= CR0_0)
(EFL_6 == 1)  ==>  (EFL_4 <= EFL_9)
(EFL_6 == 1)  ==>  (EFL_4 == 0)
(EFL_6 == 1)  ==>  (EFL_6 >= CR0_0)
(EFL_6 == 1)  ==>  (EFL_6 >= EFL_9)
(EFL_6 == 1)  ==>  (EIP < orig(ADDR))
(EFL_6 == 1)  ==>  (FS == GS)
(EFL_6 == 1)  ==>  (FS one of { "0000000000000000ffff00009300", "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" })
(EFL_6 == 1)  ==>  (GS one of { "0000000000000000ffff00009300", "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" })
(EFL_6 == 1)  ==>  (II < EFL_2)
(EFL_6 == 1)  ==>  (II == EFL_4)
(EFL_6 == 1)  ==>  (SS == DS)
(EFL_6 == 1)  ==>  (SS >= GS)
EAX >= -1
EBX >= -1
CPL == 0
II == 0
A20 == 1
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
ADDR > orig(ADDR)
EIP != orig(ADDR)
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= EFL_9
II <= CR0_0
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= CR0_0
ES != CS
ES >= FS
ES >= GS
ES > LDT
ES > TR
CS != SS
CS != DS
CS != FS
CS != GS
CS > LDT
CS > TR
SS <= DS
SS >= FS
SS > LDT
SS > TR
DS >= FS
DS >= GS
DS > LDT
DS > TR
FS <= GS
FS > LDT
FS > TR
GS > LDT
GS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_4
EFL_2 >= EFL_6
EFL_2 >= EFL_9
EFL_4 <= CR0_0
===========================================================================
..testw():::EXIT;condition="EFL_6==0"
II == EFL_6
II == orig(EFL_6)
SS == FS
SS == orig(FS)
ES one of { "001000000000ffffffff00cf9300", "c980000c9800ffffffff00809300", "f000000f0000ffffffff008f9300" }
SS one of { "000000000000ffffffff00809300", "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" }
DS one of { "001000000000ffffffff00cf9300", "c980000c9800ffffffff00809300", "c980000c9800ffffffff008f9300" }
GS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300", "c980000c9800ffffffff00809300" }
EAX != ECX
ES >= SS
ES >= DS
SS <= GS
EFL_9 != CR0_0
===========================================================================
..testw():::EXIT;condition="not(EFL_6==0)"
II == EFL_4
II == orig(EFL_4)
A20 == EFL_2
A20 == EFL_6
A20 == orig(EFL_2)
A20 == orig(EFL_6)
SS == DS
SS == orig(DS)
FS == GS
FS == orig(GS)
EFL one of { 70, 582 }
FS one of { "0000000000000000ffff00009300", "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" }
CCD one of { 0, 16 }
ADDR > EIP
EBX != ECX
EIP < orig(ADDR)
===========================================================================
..testw():::EXIT;condition="not(D_EFL_6==0)"
EAX == orig(EAX)
EBX == orig(EBX)
ECX == orig(ECX)
EDX == orig(EDX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_8)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == orig(ES)
CS == orig(CS)
SS == orig(SS)
DS == orig(DS)
FS == orig(FS)
GS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == orig(EFL_2)
EFL_4 == orig(EFL_4)
EFL_6 == orig(EFL_6)
EFL_9 == orig(EFL_9)
CR0_0 == orig(CR0_0)
EAX >= -1
EBX >= -1
CPL == 0
II == 0
A20 == 1
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
ADDR > orig(ADDR)
EIP != orig(ADDR)
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= EFL_9
II <= CR0_0
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= CR0_0
ES != CS
ES >= FS
ES >= GS
ES > LDT
ES > TR
CS != SS
CS != DS
CS != FS
CS != GS
CS > LDT
CS > TR
SS <= DS
SS >= FS
SS > LDT
SS > TR
DS >= FS
DS >= GS
DS > LDT
DS > TR
FS <= GS
FS > LDT
FS > TR
GS > LDT
GS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_4
EFL_2 >= EFL_6
EFL_2 >= EFL_9
EFL_4 <= CR0_0
===========================================================================
..wbinvd():::ENTER
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_4
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == EFL_2
A20 == EFL_6
A20 == CR0_0
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
ES == SS
ES == DS
ES == FS
ES == GS
ADDR one of { 967166, 968978 }
EAX one of { -1, 2147488311L }
EBX one of { -1, 11 }
ECX one of { 126, 2147483648L }
EDX == -1
EIP one of { 968920, 980977 }
EFL == 70
CPL == 0
II == 0
A20 == 1
ES one of { "001000000000ffffffff00c09300", "001000000000ffffffff00cf9300" }
CS one of { "000800000000ffffffff00c09b00", "000800000000ffffffff00cf9b00" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "000f5e8000000037"
IDT == "000f5ebe00000000"
CR0 == 17
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS one of { 0, 4663 }
CCD one of { 0, 2147483648L }
CC0 == 0
EFER == 0
===========================================================================
..wbinvd():::ENTER;condition="not(EFL_6==0)"
===========================================================================
..wbinvd():::ENTER;condition="not(D_EFL_6==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_4
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == EFL_2
A20 == EFL_6
A20 == CR0_0
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
ES == SS
ES == DS
ES == FS
ES == GS
ADDR one of { 967166, 968978 }
EAX one of { -1, 2147488311L }
EBX one of { -1, 11 }
ECX one of { 126, 2147483648L }
EDX == -1
EIP one of { 968920, 980977 }
EFL == 70
CPL == 0
II == 0
A20 == 1
ES one of { "001000000000ffffffff00c09300", "001000000000ffffffff00cf9300" }
CS one of { "000800000000ffffffff00c09b00", "000800000000ffffffff00cf9b00" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "000f5e8000000037"
IDT == "000f5ebe00000000"
CR0 == 17
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS one of { 0, 4663 }
CCD one of { 0, 2147483648L }
CC0 == 0
EFER == 0
===========================================================================
..wbinvd():::EXIT
EAX == orig(EAX)
EBX == orig(EBX)
ECX == orig(ECX)
EDX == orig(EDX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_4
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_4)
II == orig(EFL_8)
II == orig(EFL_9)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == EFL_2
A20 == EFL_6
A20 == CR0_0
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(EFL_2)
A20 == orig(EFL_6)
A20 == orig(CR0_0)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == SS
ES == DS
ES == FS
ES == GS
ES == orig(ES)
ES == orig(SS)
ES == orig(DS)
ES == orig(FS)
ES == orig(GS)
CS == orig(CS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
ADDR one of { 967168, 968980 }
EAX one of { -1, 2147488311L }
EBX one of { -1, 11 }
ECX one of { 126, 2147483648L }
EDX == -1
EIP one of { 968920, 980977 }
EFL == 70
CPL == 0
II == 0
A20 == 1
ES one of { "001000000000ffffffff00c09300", "001000000000ffffffff00cf9300" }
CS one of { "000800000000ffffffff00c09b00", "000800000000ffffffff00cf9b00" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "000f5e8000000037"
IDT == "000f5ebe00000000"
CR0 == 17
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS one of { 0, 4663 }
CCD one of { 0, 2147483648L }
CC0 == 0
EFER == 0
===========================================================================
..wbinvd():::EXIT;condition="not(EFL_6==0)"
===========================================================================
..wbinvd():::EXIT;condition="not(D_EFL_6==0)"
EAX == orig(EAX)
EBX == orig(EBX)
ECX == orig(ECX)
EDX == orig(EDX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_4
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_4)
II == orig(EFL_8)
II == orig(EFL_9)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == EFL_2
A20 == EFL_6
A20 == CR0_0
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(EFL_2)
A20 == orig(EFL_6)
A20 == orig(CR0_0)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == SS
ES == DS
ES == FS
ES == GS
ES == orig(ES)
ES == orig(SS)
ES == orig(DS)
ES == orig(FS)
ES == orig(GS)
CS == orig(CS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
ADDR one of { 967168, 968980 }
EAX one of { -1, 2147488311L }
EBX one of { -1, 11 }
ECX one of { 126, 2147483648L }
EDX == -1
EIP one of { 968920, 980977 }
EFL == 70
CPL == 0
II == 0
A20 == 1
ES one of { "001000000000ffffffff00c09300", "001000000000ffffffff00cf9300" }
CS one of { "000800000000ffffffff00c09b00", "000800000000ffffffff00cf9b00" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "000f5e8000000037"
IDT == "000f5ebe00000000"
CR0 == 17
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS one of { 0, 4663 }
CCD one of { 0, 2147483648L }
CC0 == 0
EFER == 0
===========================================================================
..wrmsr():::ENTER
EAX == EBX
EAX == ECX
EAX == EDX
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_2
II == EFL_4
II == EFL_6
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == CR0_0
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
ES == SS
ES == DS
ES == FS
ES == GS
ADDR == 133878777
EAX == -1
EIP == 133917002
EFL == 2
CPL == 0
II == 0
A20 == 1
ES == "001000000000ffffffff00c09300"
CS == "000800000000ffffffff00c09b00"
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "000f5e8000000037"
IDT == "000f5ebe00000000"
CR0 == 17
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS == 4128
CCD == 8
CC0 == 0
EFER == 0
===========================================================================
..wrmsr():::ENTER;condition="EFL_6==0"
===========================================================================
..wrmsr():::ENTER;condition="not(D_EFL_6==0)"
EAX == EBX
EAX == ECX
EAX == EDX
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_2
II == EFL_4
II == EFL_6
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == CR0_0
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
ES == SS
ES == DS
ES == FS
ES == GS
ADDR == 133878777
EAX == -1
EIP == 133917002
EFL == 2
CPL == 0
II == 0
A20 == 1
ES == "001000000000ffffffff00c09300"
CS == "000800000000ffffffff00c09b00"
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "000f5e8000000037"
IDT == "000f5ebe00000000"
CR0 == 17
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS == 4128
CCD == 8
CC0 == 0
EFER == 0
===========================================================================
..wrmsr():::EXIT
EAX == EBX
EAX == ECX
EAX == EDX
EAX == orig(EAX)
EAX == orig(EBX)
EAX == orig(ECX)
EAX == orig(EDX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_2
II == EFL_4
II == EFL_6
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_2)
II == orig(EFL_4)
II == orig(EFL_6)
II == orig(EFL_8)
II == orig(EFL_9)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == CR0_0
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(CR0_0)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == SS
ES == DS
ES == FS
ES == GS
ES == orig(ES)
ES == orig(SS)
ES == orig(DS)
ES == orig(FS)
ES == orig(GS)
CS == orig(CS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
ADDR == 133878779
EAX == -1
EIP == 133917002
EFL == 2
CPL == 0
II == 0
A20 == 1
ES == "001000000000ffffffff00c09300"
CS == "000800000000ffffffff00c09b00"
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "000f5e8000000037"
IDT == "000f5ebe00000000"
CR0 == 17
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS == 4128
CCD == 8
CC0 == 0
EFER == 0
===========================================================================
..wrmsr():::EXIT;condition="EFL_6==0"
===========================================================================
..wrmsr():::EXIT;condition="not(D_EFL_6==0)"
EAX == EBX
EAX == ECX
EAX == EDX
EAX == orig(EAX)
EAX == orig(EBX)
EAX == orig(ECX)
EAX == orig(EDX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_2
II == EFL_4
II == EFL_6
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_2)
II == orig(EFL_4)
II == orig(EFL_6)
II == orig(EFL_8)
II == orig(EFL_9)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == CR0_0
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(CR0_0)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == SS
ES == DS
ES == FS
ES == GS
ES == orig(ES)
ES == orig(SS)
ES == orig(DS)
ES == orig(FS)
ES == orig(GS)
CS == orig(CS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
ADDR == 133878779
EAX == -1
EIP == 133917002
EFL == 2
CPL == 0
II == 0
A20 == 1
ES == "001000000000ffffffff00c09300"
CS == "000800000000ffffffff00c09b00"
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "000f5e8000000037"
IDT == "000f5ebe00000000"
CR0 == 17
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS == 4128
CCD == 8
CC0 == 0
EFER == 0
===========================================================================
..xchgb():::ENTER
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_6
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SS == FS
EAX >= -1
ECX one of { -1, 0, 4352 }
EDX >= -1
CPL == 0
II == 0
A20 == 1
ES one of { "001000000000ffffffff00cf9300", "f000000f0000ffffffff008f9300", "f5a3000f5a30ffffffff00809300" }
SS one of { "000000000000ffffffff00809300", "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" }
DS one of { "001000000000ffffffff00cf9300", "c980000c9800ffffffff00809300", "c980000c9800ffffffff008f9300" }
GS one of { "001000000000ffffffff00cf9300", "c980000c9800ffffffff00809300", "ffff000ffff0ffffffff008f9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS one of { 1, 16, 44 }
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_9 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
EBX >= ECX
II <= EFL_2
II <= EFL_4
II <= EFL_9
II <= CR0_0
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_9
A20 >= CR0_0
ES > CS
ES >= SS
ES >= DS
ES > LDT
ES > TR
CS != SS
CS != DS
CS != GS
CS > LDT
CS > TR
SS <= DS
SS <= GS
SS > LDT
SS > TR
DS <= GS
DS > LDT
DS > TR
GS > LDT
GS > TR
LDT < TR
GDT != IDT
EFL_2 <= CR0_0
EFL_4 >= EFL_9
EFL_9 != CR0_0
===========================================================================
..xchgb():::ENTER;condition="EFL_6==0"
===========================================================================
..xchgb():::ENTER;condition="not(D_EFL_6==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_6
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SS == FS
EAX >= -1
ECX one of { -1, 0, 4352 }
EDX >= -1
CPL == 0
II == 0
A20 == 1
ES one of { "001000000000ffffffff00cf9300", "f000000f0000ffffffff008f9300", "f5a3000f5a30ffffffff00809300" }
SS one of { "000000000000ffffffff00809300", "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" }
DS one of { "001000000000ffffffff00cf9300", "c980000c9800ffffffff00809300", "c980000c9800ffffffff008f9300" }
GS one of { "001000000000ffffffff00cf9300", "c980000c9800ffffffff00809300", "ffff000ffff0ffffffff008f9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS one of { 1, 16, 44 }
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_9 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
EBX >= ECX
II <= EFL_2
II <= EFL_4
II <= EFL_9
II <= CR0_0
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_9
A20 >= CR0_0
ES > CS
ES >= SS
ES >= DS
ES > LDT
ES > TR
CS != SS
CS != DS
CS != GS
CS > LDT
CS > TR
SS <= DS
SS <= GS
SS > LDT
SS > TR
DS <= GS
DS > LDT
DS > TR
GS > LDT
GS > TR
LDT < TR
GDT != IDT
EFL_2 <= CR0_0
EFL_4 >= EFL_9
EFL_9 != CR0_0
===========================================================================
..xchgb():::EXIT
EAX == orig(EAX)
ECX == orig(ECX)
EDX == orig(EDX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_6
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_6)
II == orig(EFL_8)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == orig(ES)
CS == orig(CS)
SS == FS
SS == orig(SS)
SS == orig(FS)
DS == orig(DS)
GS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == orig(EFL_2)
EFL_4 == orig(EFL_4)
EFL_9 == orig(EFL_9)
CR0_0 == orig(CR0_0)
EAX >= -1
ECX one of { -1, 0, 4352 }
EDX >= -1
CPL == 0
II == 0
A20 == 1
ES one of { "001000000000ffffffff00cf9300", "f000000f0000ffffffff008f9300", "f5a3000f5a30ffffffff00809300" }
SS one of { "000000000000ffffffff00809300", "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" }
DS one of { "001000000000ffffffff00cf9300", "c980000c9800ffffffff00809300", "c980000c9800ffffffff008f9300" }
GS one of { "001000000000ffffffff00cf9300", "c980000c9800ffffffff00809300", "ffff000ffff0ffffffff008f9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS one of { 1, 16, 44 }
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_9 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
ADDR - orig(ADDR) - 2 == 0
EBX >= ECX
EBX <= orig(EBX)
ECX <= orig(EBX)
EIP != orig(ADDR)
II <= EFL_2
II <= EFL_4
II <= EFL_9
II <= CR0_0
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_9
A20 >= CR0_0
ES > CS
ES >= SS
ES >= DS
ES > LDT
ES > TR
CS != SS
CS != DS
CS != GS
CS > LDT
CS > TR
SS <= DS
SS <= GS
SS > LDT
SS > TR
DS <= GS
DS > LDT
DS > TR
GS > LDT
GS > TR
LDT < TR
GDT != IDT
EFL_2 <= CR0_0
EFL_4 >= EFL_9
EFL_9 != CR0_0
===========================================================================
..xchgb():::EXIT;condition="EFL_6==0"
===========================================================================
..xchgb():::EXIT;condition="not(D_EFL_6==0)"
EAX == orig(EAX)
ECX == orig(ECX)
EDX == orig(EDX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_6
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_6)
II == orig(EFL_8)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == orig(ES)
CS == orig(CS)
SS == FS
SS == orig(SS)
SS == orig(FS)
DS == orig(DS)
GS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == orig(EFL_2)
EFL_4 == orig(EFL_4)
EFL_9 == orig(EFL_9)
CR0_0 == orig(CR0_0)
EAX >= -1
ECX one of { -1, 0, 4352 }
EDX >= -1
CPL == 0
II == 0
A20 == 1
ES one of { "001000000000ffffffff00cf9300", "f000000f0000ffffffff008f9300", "f5a3000f5a30ffffffff00809300" }
SS one of { "000000000000ffffffff00809300", "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" }
DS one of { "001000000000ffffffff00cf9300", "c980000c9800ffffffff00809300", "c980000c9800ffffffff008f9300" }
GS one of { "001000000000ffffffff00cf9300", "c980000c9800ffffffff00809300", "ffff000ffff0ffffffff008f9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS one of { 1, 16, 44 }
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_9 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
ADDR - orig(ADDR) - 2 == 0
EBX >= ECX
EBX <= orig(EBX)
ECX <= orig(EBX)
EIP != orig(ADDR)
II <= EFL_2
II <= EFL_4
II <= EFL_9
II <= CR0_0
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_9
A20 >= CR0_0
ES > CS
ES >= SS
ES >= DS
ES > LDT
ES > TR
CS != SS
CS != DS
CS != GS
CS > LDT
CS > TR
SS <= DS
SS <= GS
SS > LDT
SS > TR
DS <= GS
DS > LDT
DS > TR
GS > LDT
GS > TR
LDT < TR
GDT != IDT
EFL_2 <= CR0_0
EFL_4 >= EFL_9
EFL_9 != CR0_0
===========================================================================
..xorb():::ENTER
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SS == DS
FS == GS
EFL_6 == EFL_9
(CS one of { "000800000000ffffffff00cf9a00", "c000000c0000ffffffff008f9b00", "f000000f00000000ffff00009e00" })  <==>  (EFL_6 == 0)
(CS one of { "000800000000ffffffff00cf9a00", "c000000c0000ffffffff008f9b00", "f000000f00000000ffff00009e00" })  <==>  (II == EFL_6)
(CS one of { "000800000000ffffffff00cf9a00", "c000000c0000ffffffff008f9b00", "f000000f00000000ffff00009e00" })  <==>  (SS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300", "dc00000dc0000000ffff00009300" })
(CS one of { "000800000000ffffffff00cf9a00", "c000000c0000ffffffff008f9b00", "f000000f00000000ffff00009e00" })  ==>  (CR0 one of { 16, 17 })
(CS one of { "000800000000ffffffff00cf9a00", "c000000c0000ffffffff008f9b00", "f000000f00000000ffff00009e00" })  ==>  (CR0_0 one of { 0, 1 })
(CS one of { "000800000000ffffffff00cf9a00", "c000000c0000ffffffff008f9b00", "f000000f00000000ffff00009e00" })  ==>  (EAX >= -1)
(CS one of { "000800000000ffffffff00cf9a00", "c000000c0000ffffffff008f9b00", "f000000f00000000ffff00009e00" })  ==>  (EDX one of { -1, 128, 964 })
(CS one of { "000800000000ffffffff00cf9a00", "c000000c0000ffffffff008f9b00", "f000000f00000000ffff00009e00" })  ==>  (EFL_2 one of { 0, 1 })
(CS one of { "000800000000ffffffff00cf9a00", "c000000c0000ffffffff008f9b00", "f000000f00000000ffff00009e00" })  ==>  (EFL_4 one of { 0, 1 })
(CS one of { "000800000000ffffffff00cf9a00", "c000000c0000ffffffff008f9b00", "f000000f00000000ffff00009e00" })  ==>  (FS one of { "0000000000000000ffff00009300", "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" })
(CS one of { "000800000000ffffffff00cf9a00", "c000000c0000ffffffff008f9b00", "f000000f00000000ffff00009e00" })  ==>  (GDT one of { "0000000000000000", "0000910800000027" })
(EIP one of { 34831, 34997 })  <==>  (A20 == EFL_6)
(EIP one of { 34831, 34997 })  <==>  (CS == "0000000000000000ffff00009e00")
(EIP one of { 34831, 34997 })  <==>  (EFL one of { 582, 583 })
(EIP one of { 34831, 34997 })  <==>  (EFL_6 == 1)
(EIP one of { 34831, 34997 })  <==>  (SS == "0000000000000000ffff00009300")
(EIP one of { 34831, 34997 })  ==>  (A20 == EFL_2)
(EIP one of { 34831, 34997 })  ==>  (CCD one of { 16, 583, 64924 })
(EIP one of { 34831, 34997 })  ==>  (CR0 == 16)
(EIP one of { 34831, 34997 })  ==>  (CR0_0 == 0)
(EIP one of { 34831, 34997 })  ==>  (EAX one of { 0, 256 })
(EIP one of { 34831, 34997 })  ==>  (EFL_2 == 1)
(EIP one of { 34831, 34997 })  ==>  (EFL_4 == 0)
(EIP one of { 34831, 34997 })  ==>  (ES == "0000000000000000ffff00009300")
(EIP one of { 34831, 34997 })  ==>  (ES == FS)
(EIP one of { 34831, 34997 })  ==>  (ES == SS)
(EIP one of { 34831, 34997 })  ==>  (FS == "0000000000000000ffff00009300")
(EIP one of { 34831, 34997 })  ==>  (GDT == "0000910800000027")
(EIP one of { 34831, 34997 })  ==>  (II == CR0_0)
(EIP one of { 34831, 34997 })  ==>  (II == EFL_4)
EAX >= -1
EDX >= -1
CPL == 0
II == 0
A20 == 1
FS one of { "0000000000000000ffff00009300", "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027" }
IDT == "00000000000003ff"
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
EAX != EBX
EAX != ECX
EBX != ECX
ECX != EDX
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= CR0_0
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= CR0_0
ES != CS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != FS
CS > LDT
CS > TR
SS >= FS
SS > LDT
SS > TR
FS > LDT
FS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_6
EFL_2 >= CR0_0
===========================================================================
..xorb():::ENTER;condition="EFL_6==0"
II == EFL_6
II == EFL_9
EDX one of { -1, 128, 964 }
CS one of { "000800000000ffffffff00cf9a00", "c000000c0000ffffffff008f9b00", "f000000f00000000ffff00009e00" }
SS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300", "dc00000dc0000000ffff00009300" }
===========================================================================
..xorb():::ENTER;condition="not(EFL_6==0)"
II == EFL_4
II == CR0_0
A20 == EFL_2
A20 == EFL_6
A20 == EFL_9
ES == SS
ES == DS
ES == FS
ES == GS
EAX one of { 0, 256 }
EIP one of { 34831, 34997 }
EFL one of { 582, 583 }
ES == "0000000000000000ffff00009300"
CS == "0000000000000000ffff00009e00"
GDT == "0000910800000027"
CR0 == 16
CCD one of { 16, 583, 64924 }
===========================================================================
..xorb():::ENTER;condition="not(D_EFL_6==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SS == DS
FS == GS
EFL_6 == EFL_9
EAX >= -1
EDX >= -1
CPL == 0
II == 0
A20 == 1
FS one of { "0000000000000000ffff00009300", "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027" }
IDT == "00000000000003ff"
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
EAX != EBX
EAX != ECX
EBX != ECX
ECX != EDX
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= CR0_0
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= CR0_0
ES != CS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != FS
CS > LDT
CS > TR
SS >= FS
SS > LDT
SS > TR
FS > LDT
FS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_6
EFL_2 >= CR0_0
===========================================================================
..xorb():::EXIT
EAX == orig(EAX)
EBX == orig(EBX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_8)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == orig(ES)
CS == orig(CS)
SS == DS
SS == orig(SS)
SS == orig(DS)
FS == GS
FS == orig(FS)
FS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == orig(EFL_2)
EFL_4 == orig(EFL_4)
EFL_6 == EFL_9
EFL_6 == orig(EFL_6)
EFL_6 == orig(EFL_9)
CR0_0 == orig(CR0_0)
(CS one of { "000800000000ffffffff00cf9a00", "c000000c0000ffffffff008f9b00", "f000000f00000000ffff00009e00" })  <==>  (EFL_6 == 0)
(CS one of { "000800000000ffffffff00cf9a00", "c000000c0000ffffffff008f9b00", "f000000f00000000ffff00009e00" })  <==>  (II == EFL_6)
(CS one of { "000800000000ffffffff00cf9a00", "c000000c0000ffffffff008f9b00", "f000000f00000000ffff00009e00" })  <==>  (SS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300", "dc00000dc0000000ffff00009300" })
(CS one of { "000800000000ffffffff00cf9a00", "c000000c0000ffffffff008f9b00", "f000000f00000000ffff00009e00" })  ==>  (CR0 one of { 16, 17 })
(CS one of { "000800000000ffffffff00cf9a00", "c000000c0000ffffffff008f9b00", "f000000f00000000ffff00009e00" })  ==>  (CR0_0 one of { 0, 1 })
(CS one of { "000800000000ffffffff00cf9a00", "c000000c0000ffffffff008f9b00", "f000000f00000000ffff00009e00" })  ==>  (EAX >= -1)
(CS one of { "000800000000ffffffff00cf9a00", "c000000c0000ffffffff008f9b00", "f000000f00000000ffff00009e00" })  ==>  (EDX one of { -1, 128 })
(CS one of { "000800000000ffffffff00cf9a00", "c000000c0000ffffffff008f9b00", "f000000f00000000ffff00009e00" })  ==>  (EFL_2 one of { 0, 1 })
(CS one of { "000800000000ffffffff00cf9a00", "c000000c0000ffffffff008f9b00", "f000000f00000000ffff00009e00" })  ==>  (EFL_4 one of { 0, 1 })
(CS one of { "000800000000ffffffff00cf9a00", "c000000c0000ffffffff008f9b00", "f000000f00000000ffff00009e00" })  ==>  (FS one of { "0000000000000000ffff00009300", "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" })
(CS one of { "000800000000ffffffff00cf9a00", "c000000c0000ffffffff008f9b00", "f000000f00000000ffff00009e00" })  ==>  (GDT one of { "0000000000000000", "0000910800000027" })
(CS one of { "000800000000ffffffff00cf9a00", "c000000c0000ffffffff008f9b00", "f000000f00000000ffff00009e00" })  ==>  (orig(EDX) one of { -1, 128, 964 })
(EIP one of { 34831, 34997 })  <==>  (A20 == EFL_6)
(EIP one of { 34831, 34997 })  <==>  (CS == "0000000000000000ffff00009e00")
(EIP one of { 34831, 34997 })  <==>  (EFL one of { 582, 583 })
(EIP one of { 34831, 34997 })  <==>  (EFL_6 == 1)
(EIP one of { 34831, 34997 })  <==>  (SS == "0000000000000000ffff00009300")
(EIP one of { 34831, 34997 })  ==>  (A20 == EFL_2)
(EIP one of { 34831, 34997 })  ==>  (CCD one of { 16, 583, 64924 })
(EIP one of { 34831, 34997 })  ==>  (CR0 == 16)
(EIP one of { 34831, 34997 })  ==>  (CR0_0 == 0)
(EIP one of { 34831, 34997 })  ==>  (EAX one of { 0, 256 })
(EIP one of { 34831, 34997 })  ==>  (ECX == orig(ECX))
(EIP one of { 34831, 34997 })  ==>  (EDX == orig(EDX))
(EIP one of { 34831, 34997 })  ==>  (EFL_2 == 1)
(EIP one of { 34831, 34997 })  ==>  (EFL_4 == 0)
(EIP one of { 34831, 34997 })  ==>  (ES == "0000000000000000ffff00009300")
(EIP one of { 34831, 34997 })  ==>  (ES == FS)
(EIP one of { 34831, 34997 })  ==>  (ES == SS)
(EIP one of { 34831, 34997 })  ==>  (FS == "0000000000000000ffff00009300")
(EIP one of { 34831, 34997 })  ==>  (GDT == "0000910800000027")
(EIP one of { 34831, 34997 })  ==>  (II == CR0_0)
(EIP one of { 34831, 34997 })  ==>  (II == EFL_4)
EAX >= -1
EDX >= -1
CPL == 0
II == 0
A20 == 1
FS one of { "0000000000000000ffff00009300", "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027" }
IDT == "00000000000003ff"
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
ADDR - orig(ADDR) - 2 == 0
EAX != EBX
EAX != orig(ECX)
EBX != ECX
EBX != orig(ECX)
ECX <= orig(ECX)
EDX != orig(ECX)
EDX <= orig(EDX)
orig(EDX) % EDX == 0
EIP != orig(ADDR)
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= CR0_0
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= CR0_0
ES != CS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != FS
CS > LDT
CS > TR
SS >= FS
SS > LDT
SS > TR
FS > LDT
FS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_6
EFL_2 >= CR0_0
===========================================================================
..xorb():::EXIT;condition="EFL_6==0"
II == EFL_6
II == EFL_9
II == orig(EFL_6)
II == orig(EFL_9)
EDX one of { -1, 128 }
CS one of { "000800000000ffffffff00cf9a00", "c000000c0000ffffffff008f9b00", "f000000f00000000ffff00009e00" }
SS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300", "dc00000dc0000000ffff00009300" }
===========================================================================
..xorb():::EXIT;condition="not(EFL_6==0)"
ECX == orig(ECX)
EDX == orig(EDX)
II == EFL_4
II == CR0_0
II == orig(EFL_4)
II == orig(CR0_0)
A20 == EFL_2
A20 == EFL_6
A20 == EFL_9
A20 == orig(EFL_2)
A20 == orig(EFL_6)
A20 == orig(EFL_9)
ES == SS
ES == DS
ES == FS
ES == GS
ES == orig(SS)
ES == orig(DS)
ES == orig(FS)
ES == orig(GS)
EAX one of { 0, 256 }
EIP one of { 34831, 34997 }
EFL one of { 582, 583 }
ES == "0000000000000000ffff00009300"
CS == "0000000000000000ffff00009e00"
GDT == "0000910800000027"
CR0 == 16
CCD one of { 16, 583, 64924 }
===========================================================================
..xorb():::EXIT;condition="not(D_EFL_6==0)"
EAX == orig(EAX)
EBX == orig(EBX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_8)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == orig(ES)
CS == orig(CS)
SS == DS
SS == orig(SS)
SS == orig(DS)
FS == GS
FS == orig(FS)
FS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == orig(EFL_2)
EFL_4 == orig(EFL_4)
EFL_6 == EFL_9
EFL_6 == orig(EFL_6)
EFL_6 == orig(EFL_9)
CR0_0 == orig(CR0_0)
EAX >= -1
EDX >= -1
CPL == 0
II == 0
A20 == 1
FS one of { "0000000000000000ffff00009300", "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027" }
IDT == "00000000000003ff"
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
ADDR - orig(ADDR) - 2 == 0
EAX != EBX
EAX != orig(ECX)
EBX != ECX
EBX != orig(ECX)
ECX <= orig(ECX)
EDX != orig(ECX)
EDX <= orig(EDX)
orig(EDX) % EDX == 0
EIP != orig(ADDR)
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= CR0_0
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= CR0_0
ES != CS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != FS
CS > LDT
CS > TR
SS >= FS
SS > LDT
SS > TR
FS > LDT
FS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_6
EFL_2 >= CR0_0
===========================================================================
..xorl():::ENTER
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
HLT == EFL_8
HLT == EFL_13
HLT == CR0_1
HLT == CR0_2
HLT == CR0_3
HLT == CR0_5
HLT == CR0_7
HLT == CR0_18
HLT == CR0_20
HLT == CR4_6
HLT == CR4_8
HLT == CR4_9
HLT == CR4_11
HLT == CR4_12
(EFL_6 == 0)  <==>  (A20 > EFL_6)
(EFL_6 == 0)  <==>  (EFL_6 <= EFL_11)
(EFL_6 == 0)  <==>  (II >= EFL_6)
(EFL_6 == 0)  ==>  (A20 > SMM)
(EFL_6 == 0)  ==>  (D_SMM one of { 0, 1 })
(EFL_6 == 0)  ==>  (EFL >= 2)
(EFL_6 == 0)  ==>  (EFL_11 one of { 0, 1 })
(EFL_6 == 0)  ==>  (EFL_2 one of { 0, 1 })
(EFL_6 == 0)  ==>  (EFL_4 >= EFL_6)
(EFL_6 == 0)  ==>  (EFL_6 <= CR0_0)
(EFL_6 == 0)  ==>  (EFL_6 <= EFL_9)
(EFL_6 == 0)  ==>  (II >= SMM)
(EFL_6 == 0)  ==>  (II one of { 0, 1 })
(EFL_6 == 0)  ==>  (SMM <= EFL_11)
(EFL_6 == 0)  ==>  (SMM <= EFL_4)
(EFL_6 == 0)  ==>  (SMM <= EFL_9)
(EFL_6 == 0)  ==>  (SMM == 0)
(EFL_6 == 0)  ==>  (SMM == EFL_6)
(EFL_6 == 0)  ==>  (SMM == HLT)
(EFL_6 == 1)  <==>  (A20 == EFL_6)
(EFL_6 == 1)  <==>  (EFL_6 > EFL_11)
(EFL_6 == 1)  <==>  (HLT < EFL_6)
(EFL_6 == 1)  <==>  (II < EFL_6)
(EFL_6 == 1)  ==>  (A20 == D_SMM)
(EFL_6 == 1)  ==>  (A20 == EFL_2)
(EFL_6 == 1)  ==>  (A20 > EFL_11)
(EFL_6 == 1)  ==>  (CR0_0 <= D_SMM)
(EFL_6 == 1)  ==>  (D_SMM == 1)
(EFL_6 == 1)  ==>  (EFL one of { 70, 86, 582 })
(EFL_6 == 1)  ==>  (EFL_11 < D_SMM)
(EFL_6 == 1)  ==>  (EFL_11 <= CR0_0)
(EFL_6 == 1)  ==>  (EFL_11 == 0)
(EFL_6 == 1)  ==>  (EFL_2 == 1)
(EFL_6 == 1)  ==>  (EFL_2 > EFL_11)
(EFL_6 == 1)  ==>  (EFL_2 >= CR0_0)
(EFL_6 == 1)  ==>  (EFL_2 >= EFL_4)
(EFL_6 == 1)  ==>  (EFL_2 >= EFL_9)
(EFL_6 == 1)  ==>  (EFL_4 <= CR0_0)
(EFL_6 == 1)  ==>  (EFL_4 <= EFL_6)
(EFL_6 == 1)  ==>  (EFL_4 >= EFL_11)
(EFL_6 == 1)  ==>  (EFL_6 >= CR0_0)
(EFL_6 == 1)  ==>  (EFL_6 >= EFL_9)
(EFL_6 == 1)  ==>  (EFL_9 >= EFL_11)
(EFL_6 == 1)  ==>  (FS <= GS)
(EFL_6 == 1)  ==>  (HLT < D_SMM)
(EFL_6 == 1)  ==>  (HLT < EFL_2)
(EFL_6 == 1)  ==>  (II < A20)
(EFL_6 == 1)  ==>  (II < D_SMM)
(EFL_6 == 1)  ==>  (II < EFL_2)
(EFL_6 == 1)  ==>  (II <= EFL_4)
(EFL_6 == 1)  ==>  (II <= EFL_9)
(EFL_6 == 1)  ==>  (II <= SMM)
(EFL_6 == 1)  ==>  (II == 0)
(EFL_6 == 1)  ==>  (II == EFL_11)
(EFL_6 == 1)  ==>  (II == HLT)
(EFL_6 == 1)  ==>  (SMM >= EFL_11)
(EFL_6 == 1)  ==>  (SMM one of { 0, 1 })
(EFL_6 == 1)  ==>  (SS == DS)
(EFL_6 == 1)  ==>  (SS >= GS)
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II one of { 0, 1 }
A20 == 1
SMM one of { 0, 1 }
HLT == 0
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
EFL_11 one of { 0, 1 }
CR0_0 one of { 0, 1 }
D_SMM one of { 0, 1 }
ADDR != EIP
II <= A20
II >= HLT
II <= EFL_2
II <= CR0_0
II <= D_SMM
A20 >= SMM
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= EFL_11
A20 >= CR0_0
A20 >= D_SMM
SMM >= HLT
SMM <= EFL_2
SMM <= EFL_6
SMM <= CR0_0
SMM <= D_SMM
HLT <= EFL_2
HLT <= EFL_4
HLT <= EFL_6
HLT <= EFL_9
HLT <= EFL_11
HLT <= CR0_0
HLT <= D_SMM
ES != CS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != DS
CS != FS
CS != GS
CS > LDT
CS > TR
SS <= DS
SS >= FS
SS > LDT
SS > TR
DS >= FS
DS >= GS
DS > LDT
DS > TR
FS > LDT
FS > TR
GS > LDT
GS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_6
EFL_2 >= EFL_11
EFL_2 <= D_SMM
EFL_4 <= D_SMM
EFL_6 <= D_SMM
EFL_9 <= D_SMM
EFL_11 <= D_SMM
===========================================================================
..xorl():::ENTER;condition="EFL_6==0"
SMM == HLT
SMM == EFL_6
SMM == EFL_8
SMM == EFL_13
SMM == CR0_1
SMM == CR0_2
SMM == CR0_3
SMM == CR0_5
SMM == CR0_7
SMM == CR0_18
SMM == CR0_20
SMM == CR4_6
SMM == CR4_8
SMM == CR4_9
SMM == CR4_11
SMM == CR4_12
SMM == 0
II >= SMM
SMM <= EFL_4
SMM <= EFL_9
SMM <= EFL_11
===========================================================================
..xorl():::ENTER;condition="not(EFL_6==0)"
II == HLT
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_2
A20 == EFL_6
A20 == D_SMM
SS == DS
EFL one of { 70, 86, 582 }
II == 0
II <= SMM
II <= EFL_4
II <= EFL_9
SS >= GS
FS <= GS
EFL_4 <= CR0_0
===========================================================================
..xorl():::ENTER;condition="not(D_EFL_6==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
HLT == EFL_8
HLT == EFL_13
HLT == CR0_1
HLT == CR0_2
HLT == CR0_3
HLT == CR0_5
HLT == CR0_7
HLT == CR0_18
HLT == CR0_20
HLT == CR4_6
HLT == CR4_8
HLT == CR4_9
HLT == CR4_11
HLT == CR4_12
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II one of { 0, 1 }
A20 == 1
SMM one of { 0, 1 }
HLT == 0
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
EFL_11 one of { 0, 1 }
CR0_0 one of { 0, 1 }
D_SMM one of { 0, 1 }
ADDR != EIP
II <= A20
II >= HLT
II <= EFL_2
II <= CR0_0
II <= D_SMM
A20 >= SMM
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= EFL_11
A20 >= CR0_0
A20 >= D_SMM
SMM >= HLT
SMM <= EFL_2
SMM <= EFL_6
SMM <= CR0_0
SMM <= D_SMM
HLT <= EFL_2
HLT <= EFL_4
HLT <= EFL_6
HLT <= EFL_9
HLT <= EFL_11
HLT <= CR0_0
HLT <= D_SMM
ES != CS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != DS
CS != FS
CS != GS
CS > LDT
CS > TR
SS <= DS
SS >= FS
SS > LDT
SS > TR
DS >= FS
DS >= GS
DS > LDT
DS > TR
FS > LDT
FS > TR
GS > LDT
GS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_6
EFL_2 >= EFL_11
EFL_2 <= D_SMM
EFL_4 <= D_SMM
EFL_6 <= D_SMM
EFL_9 <= D_SMM
EFL_11 <= D_SMM
===========================================================================
..xorl():::EXIT
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == orig(II)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
SMM == orig(SMM)
HLT == EFL_8
HLT == EFL_13
HLT == CR0_1
HLT == CR0_2
HLT == CR0_3
HLT == CR0_5
HLT == CR0_7
HLT == CR0_18
HLT == CR0_20
HLT == CR4_6
HLT == CR4_8
HLT == CR4_9
HLT == CR4_11
HLT == CR4_12
HLT == orig(HLT)
HLT == orig(EFL_8)
HLT == orig(EFL_13)
HLT == orig(CR0_1)
HLT == orig(CR0_2)
HLT == orig(CR0_3)
HLT == orig(CR0_5)
HLT == orig(CR0_7)
HLT == orig(CR0_18)
HLT == orig(CR0_20)
HLT == orig(CR4_6)
HLT == orig(CR4_8)
HLT == orig(CR4_9)
HLT == orig(CR4_11)
HLT == orig(CR4_12)
ES == orig(ES)
CS == orig(CS)
SS == orig(SS)
DS == orig(DS)
FS == orig(FS)
GS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == orig(EFL_2)
EFL_4 == orig(EFL_4)
EFL_6 == orig(EFL_6)
EFL_9 == orig(EFL_9)
EFL_11 == orig(EFL_11)
CR0_0 == orig(CR0_0)
D_SMM == orig(D_SMM)
(EFL_6 == 0)  <==>  (A20 > EFL_6)
(EFL_6 == 0)  <==>  (EFL_6 <= EFL_11)
(EFL_6 == 0)  <==>  (II >= EFL_6)
(EFL_6 == 0)  ==>  (A20 > SMM)
(EFL_6 == 0)  ==>  (D_SMM one of { 0, 1 })
(EFL_6 == 0)  ==>  (EFL >= 2)
(EFL_6 == 0)  ==>  (EFL_11 one of { 0, 1 })
(EFL_6 == 0)  ==>  (EFL_2 one of { 0, 1 })
(EFL_6 == 0)  ==>  (EFL_4 >= EFL_6)
(EFL_6 == 0)  ==>  (EFL_6 <= CR0_0)
(EFL_6 == 0)  ==>  (EFL_6 <= EFL_9)
(EFL_6 == 0)  ==>  (II >= SMM)
(EFL_6 == 0)  ==>  (II one of { 0, 1 })
(EFL_6 == 0)  ==>  (SMM <= EFL_11)
(EFL_6 == 0)  ==>  (SMM <= EFL_4)
(EFL_6 == 0)  ==>  (SMM <= EFL_9)
(EFL_6 == 0)  ==>  (SMM == 0)
(EFL_6 == 0)  ==>  (SMM == EFL_6)
(EFL_6 == 0)  ==>  (SMM == HLT)
(EFL_6 == 1)  <==>  (A20 == EFL_6)
(EFL_6 == 1)  <==>  (EFL_6 > EFL_11)
(EFL_6 == 1)  <==>  (HLT < EFL_6)
(EFL_6 == 1)  <==>  (II < EFL_6)
(EFL_6 == 1)  ==>  (A20 == D_SMM)
(EFL_6 == 1)  ==>  (A20 == EFL_2)
(EFL_6 == 1)  ==>  (A20 > EFL_11)
(EFL_6 == 1)  ==>  (CR0_0 <= D_SMM)
(EFL_6 == 1)  ==>  (D_SMM == 1)
(EFL_6 == 1)  ==>  (EFL one of { 70, 86, 582 })
(EFL_6 == 1)  ==>  (EFL_11 < D_SMM)
(EFL_6 == 1)  ==>  (EFL_11 <= CR0_0)
(EFL_6 == 1)  ==>  (EFL_11 == 0)
(EFL_6 == 1)  ==>  (EFL_2 == 1)
(EFL_6 == 1)  ==>  (EFL_2 > EFL_11)
(EFL_6 == 1)  ==>  (EFL_2 >= CR0_0)
(EFL_6 == 1)  ==>  (EFL_2 >= EFL_4)
(EFL_6 == 1)  ==>  (EFL_2 >= EFL_9)
(EFL_6 == 1)  ==>  (EFL_4 <= CR0_0)
(EFL_6 == 1)  ==>  (EFL_4 <= EFL_6)
(EFL_6 == 1)  ==>  (EFL_4 >= EFL_11)
(EFL_6 == 1)  ==>  (EFL_6 >= CR0_0)
(EFL_6 == 1)  ==>  (EFL_6 >= EFL_9)
(EFL_6 == 1)  ==>  (EFL_9 >= EFL_11)
(EFL_6 == 1)  ==>  (FS <= GS)
(EFL_6 == 1)  ==>  (HLT < D_SMM)
(EFL_6 == 1)  ==>  (HLT < EFL_2)
(EFL_6 == 1)  ==>  (II < A20)
(EFL_6 == 1)  ==>  (II < D_SMM)
(EFL_6 == 1)  ==>  (II < EFL_2)
(EFL_6 == 1)  ==>  (II <= EFL_4)
(EFL_6 == 1)  ==>  (II <= EFL_9)
(EFL_6 == 1)  ==>  (II <= SMM)
(EFL_6 == 1)  ==>  (II == 0)
(EFL_6 == 1)  ==>  (II == EFL_11)
(EFL_6 == 1)  ==>  (II == HLT)
(EFL_6 == 1)  ==>  (SMM >= EFL_11)
(EFL_6 == 1)  ==>  (SMM one of { 0, 1 })
(EFL_6 == 1)  ==>  (SS == DS)
(EFL_6 == 1)  ==>  (SS >= GS)
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II one of { 0, 1 }
A20 == 1
SMM one of { 0, 1 }
HLT == 0
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
EFL_11 one of { 0, 1 }
CR0_0 one of { 0, 1 }
D_SMM one of { 0, 1 }
ADDR != EIP
ADDR > orig(ADDR)
EAX <= orig(EAX)
EBX <= orig(EBX)
ECX <= orig(ECX)
EDX <= orig(EDX)
EIP != orig(ADDR)
II <= A20
II >= HLT
II <= EFL_2
II <= CR0_0
II <= D_SMM
A20 >= SMM
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= EFL_11
A20 >= CR0_0
A20 >= D_SMM
SMM >= HLT
SMM <= EFL_2
SMM <= EFL_6
SMM <= CR0_0
SMM <= D_SMM
HLT <= EFL_2
HLT <= EFL_4
HLT <= EFL_6
HLT <= EFL_9
HLT <= EFL_11
HLT <= CR0_0
HLT <= D_SMM
ES != CS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != DS
CS != FS
CS != GS
CS > LDT
CS > TR
SS <= DS
SS >= FS
SS > LDT
SS > TR
DS >= FS
DS >= GS
DS > LDT
DS > TR
FS > LDT
FS > TR
GS > LDT
GS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_6
EFL_2 >= EFL_11
EFL_2 <= D_SMM
EFL_4 <= D_SMM
EFL_6 <= D_SMM
EFL_9 <= D_SMM
EFL_11 <= D_SMM
===========================================================================
..xorl():::EXIT;condition="EFL_6==0"
SMM == HLT
SMM == EFL_6
SMM == EFL_8
SMM == EFL_13
SMM == CR0_1
SMM == CR0_2
SMM == CR0_3
SMM == CR0_5
SMM == CR0_7
SMM == CR0_18
SMM == CR0_20
SMM == CR4_6
SMM == CR4_8
SMM == CR4_9
SMM == CR4_11
SMM == CR4_12
SMM == orig(HLT)
SMM == orig(EFL_6)
SMM == orig(EFL_8)
SMM == orig(EFL_13)
SMM == orig(CR0_1)
SMM == orig(CR0_2)
SMM == orig(CR0_3)
SMM == orig(CR0_5)
SMM == orig(CR0_7)
SMM == orig(CR0_18)
SMM == orig(CR0_20)
SMM == orig(CR4_6)
SMM == orig(CR4_8)
SMM == orig(CR4_9)
SMM == orig(CR4_11)
SMM == orig(CR4_12)
SMM == 0
II >= SMM
SMM <= EFL_4
SMM <= EFL_9
SMM <= EFL_11
===========================================================================
..xorl():::EXIT;condition="not(EFL_6==0)"
II == HLT
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(HLT)
II == orig(EFL_8)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_2
A20 == EFL_6
A20 == D_SMM
A20 == orig(EFL_2)
A20 == orig(EFL_6)
A20 == orig(D_SMM)
SS == DS
SS == orig(DS)
EFL one of { 70, 86, 582 }
II == 0
II <= SMM
II <= EFL_4
II <= EFL_9
SS >= GS
FS <= GS
EFL_4 <= CR0_0
===========================================================================
..xorl():::EXIT;condition="not(D_EFL_6==0)"
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == orig(II)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
SMM == orig(SMM)
HLT == EFL_8
HLT == EFL_13
HLT == CR0_1
HLT == CR0_2
HLT == CR0_3
HLT == CR0_5
HLT == CR0_7
HLT == CR0_18
HLT == CR0_20
HLT == CR4_6
HLT == CR4_8
HLT == CR4_9
HLT == CR4_11
HLT == CR4_12
HLT == orig(HLT)
HLT == orig(EFL_8)
HLT == orig(EFL_13)
HLT == orig(CR0_1)
HLT == orig(CR0_2)
HLT == orig(CR0_3)
HLT == orig(CR0_5)
HLT == orig(CR0_7)
HLT == orig(CR0_18)
HLT == orig(CR0_20)
HLT == orig(CR4_6)
HLT == orig(CR4_8)
HLT == orig(CR4_9)
HLT == orig(CR4_11)
HLT == orig(CR4_12)
ES == orig(ES)
CS == orig(CS)
SS == orig(SS)
DS == orig(DS)
FS == orig(FS)
GS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == orig(EFL_2)
EFL_4 == orig(EFL_4)
EFL_6 == orig(EFL_6)
EFL_9 == orig(EFL_9)
EFL_11 == orig(EFL_11)
CR0_0 == orig(CR0_0)
D_SMM == orig(D_SMM)
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II one of { 0, 1 }
A20 == 1
SMM one of { 0, 1 }
HLT == 0
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000910800000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
EFL_11 one of { 0, 1 }
CR0_0 one of { 0, 1 }
D_SMM one of { 0, 1 }
ADDR != EIP
ADDR > orig(ADDR)
EAX <= orig(EAX)
EBX <= orig(EBX)
ECX <= orig(ECX)
EDX <= orig(EDX)
EIP != orig(ADDR)
II <= A20
II >= HLT
II <= EFL_2
II <= CR0_0
II <= D_SMM
A20 >= SMM
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= EFL_11
A20 >= CR0_0
A20 >= D_SMM
SMM >= HLT
SMM <= EFL_2
SMM <= EFL_6
SMM <= CR0_0
SMM <= D_SMM
HLT <= EFL_2
HLT <= EFL_4
HLT <= EFL_6
HLT <= EFL_9
HLT <= EFL_11
HLT <= CR0_0
HLT <= D_SMM
ES != CS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != DS
CS != FS
CS != GS
CS > LDT
CS > TR
SS <= DS
SS >= FS
SS > LDT
SS > TR
DS >= FS
DS >= GS
DS > LDT
DS > TR
FS > LDT
FS > TR
GS > LDT
GS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_6
EFL_2 >= EFL_11
EFL_2 <= D_SMM
EFL_4 <= D_SMM
EFL_6 <= D_SMM
EFL_9 <= D_SMM
EFL_11 <= D_SMM
===========================================================================
..xorw():::ENTER
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_8
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SS == FS
(EFL_6 == 0)  <==>  (A20 > EFL_6)
(EFL_6 == 0)  <==>  (EFL_4 >= EFL_6)
(EFL_6 == 0)  <==>  (EFL_6 <= CR0_0)
(EFL_6 == 0)  <==>  (EFL_6 <= EFL_11)
(EFL_6 == 0)  <==>  (II == EFL_6)
(EFL_6 == 0)  ==>  (CR0 one of { 16, 17, 1610612752 })
(EFL_6 == 0)  ==>  (CR0_0 one of { 0, 1 })
(EFL_6 == 0)  ==>  (EFL >= 2)
(EFL_6 == 0)  ==>  (EFL_11 one of { 0, 1 })
(EFL_6 == 0)  ==>  (EFL_2 one of { 0, 1 })
(EFL_6 == 0)  ==>  (EFL_4 one of { 0, 1 })
(EFL_6 == 0)  ==>  (EFL_9 one of { 0, 1 })
(EFL_6 == 0)  ==>  (IDT one of { "00000000000003ff", "000000000000ffff", "000f5ebe00000000" })
(EFL_6 == 1)  <==>  (A20 == EFL_6)
(EFL_6 == 1)  <==>  (EFL_4 < EFL_6)
(EFL_6 == 1)  <==>  (EFL_6 > CR0_0)
(EFL_6 == 1)  <==>  (EFL_6 > EFL_11)
(EFL_6 == 1)  <==>  (II < EFL_6)
(EFL_6 == 1)  ==>  (A20 == EFL_2)
(EFL_6 == 1)  ==>  (A20 == EFL_9)
(EFL_6 == 1)  ==>  (A20 > CR0_0)
(EFL_6 == 1)  ==>  (A20 > EFL_11)
(EFL_6 == 1)  ==>  (A20 > EFL_4)
(EFL_6 == 1)  ==>  (ADDR > EIP)
(EFL_6 == 1)  ==>  (CR0 == 16)
(EFL_6 == 1)  ==>  (CR0_0 == 0)
(EFL_6 == 1)  ==>  (CS > DS)
(EFL_6 == 1)  ==>  (CS > SS)
(EFL_6 == 1)  ==>  (DS one of { "0000000000000000ffff00009300", "c980000c9800ffffffff00809300", "c980000c9800ffffffff008f9300" })
(EFL_6 == 1)  ==>  (EAX != EBX)
(EFL_6 == 1)  ==>  (EAX >= 0)
(EFL_6 == 1)  ==>  (EBX != ECX)
(EFL_6 == 1)  ==>  (EFL one of { 582, 583 })
(EFL_6 == 1)  ==>  (EFL_11 == 0)
(EFL_6 == 1)  ==>  (EFL_2 == 1)
(EFL_6 == 1)  ==>  (EFL_2 > CR0_0)
(EFL_6 == 1)  ==>  (EFL_2 > EFL_11)
(EFL_6 == 1)  ==>  (EFL_2 > EFL_4)
(EFL_6 == 1)  ==>  (EFL_4 < EFL_9)
(EFL_6 == 1)  ==>  (EFL_4 == 0)
(EFL_6 == 1)  ==>  (EFL_9 == 1)
(EFL_6 == 1)  ==>  (EFL_9 > CR0_0)
(EFL_6 == 1)  ==>  (EFL_9 > EFL_11)
(EFL_6 == 1)  ==>  (ES >= DS)
(EFL_6 == 1)  ==>  (GDT != IDT)
(EFL_6 == 1)  ==>  (GDT one of { "0000000000000000", "0000910800000027" })
(EFL_6 == 1)  ==>  (IDT == "00000000000003ff")
(EFL_6 == 1)  ==>  (II < EFL_2)
(EFL_6 == 1)  ==>  (II < EFL_9)
(EFL_6 == 1)  ==>  (II == CR0_0)
(EFL_6 == 1)  ==>  (II == EFL_11)
(EFL_6 == 1)  ==>  (II == EFL_4)
(EFL_6 == 1)  ==>  (SS one of { "0000000000000000ffff00009300", "000000000000ffffffff00809300", "000000000000ffffffff008f9300" })
EBX >= -1
ECX >= 0
EDX >= 0
EFL >= 2
CPL == 0
II == 0
A20 == 1
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
IDT one of { "00000000000003ff", "000000000000ffff", "000f5ebe00000000" }
CR0 one of { 16, 17, 1610612752 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
EFL_11 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= EFL_9
II <= EFL_11
II <= CR0_0
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= EFL_11
A20 >= CR0_0
ES != CS
ES >= SS
ES > LDT
ES > TR
CS != SS
CS != DS
CS != GS
CS > LDT
CS > TR
SS <= DS
SS <= GS
SS > LDT
SS > TR
DS > LDT
DS > TR
GS > LDT
GS > TR
LDT < TR
EFL_2 >= EFL_6
EFL_4 <= EFL_9
EFL_6 <= EFL_9
EFL_9 >= EFL_11
===========================================================================
..xorw():::ENTER;condition="EFL_6==0"
II == EFL_6
===========================================================================
..xorw():::ENTER;condition="not(EFL_6==0)"
II == EFL_4
II == EFL_11
II == CR0_0
A20 == EFL_2
A20 == EFL_6
A20 == EFL_9
EAX >= 0
EFL one of { 582, 583 }
SS one of { "0000000000000000ffff00009300", "000000000000ffffffff00809300", "000000000000ffffffff008f9300" }
DS one of { "0000000000000000ffff00009300", "c980000c9800ffffffff00809300", "c980000c9800ffffffff008f9300" }
GDT one of { "0000000000000000", "0000910800000027" }
IDT == "00000000000003ff"
CR0 == 16
ADDR > EIP
EAX != EBX
EBX != ECX
ES >= DS
CS > SS
CS > DS
GDT != IDT
===========================================================================
..xorw():::ENTER;condition="not(D_EFL_6==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_8
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SS == FS
EBX >= -1
ECX >= 0
EDX >= 0
EFL >= 2
CPL == 0
II == 0
A20 == 1
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
IDT one of { "00000000000003ff", "000000000000ffff", "000f5ebe00000000" }
CR0 one of { 16, 17, 1610612752 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
EFL_11 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= EFL_9
II <= EFL_11
II <= CR0_0
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= EFL_11
A20 >= CR0_0
ES != CS
ES >= SS
ES > LDT
ES > TR
CS != SS
CS != DS
CS != GS
CS > LDT
CS > TR
SS <= DS
SS <= GS
SS > LDT
SS > TR
DS > LDT
DS > TR
GS > LDT
GS > TR
LDT < TR
EFL_2 >= EFL_6
EFL_4 <= EFL_9
EFL_6 <= EFL_9
EFL_9 >= EFL_11
===========================================================================
..xorw():::EXIT
EAX == orig(EAX)
EBX == orig(EBX)
ECX == orig(ECX)
EDX == orig(EDX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_8
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_8)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == orig(ES)
CS == orig(CS)
SS == FS
SS == orig(SS)
SS == orig(FS)
DS == orig(DS)
GS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == orig(EFL_2)
EFL_4 == orig(EFL_4)
EFL_6 == orig(EFL_6)
EFL_9 == orig(EFL_9)
EFL_11 == orig(EFL_11)
CR0_0 == orig(CR0_0)
(EFL_6 == 0)  <==>  (A20 > EFL_6)
(EFL_6 == 0)  <==>  (EFL_4 >= EFL_6)
(EFL_6 == 0)  <==>  (EFL_6 <= CR0_0)
(EFL_6 == 0)  <==>  (EFL_6 <= EFL_11)
(EFL_6 == 0)  <==>  (II == EFL_6)
(EFL_6 == 0)  ==>  (CR0 one of { 16, 17, 1610612752 })
(EFL_6 == 0)  ==>  (CR0_0 one of { 0, 1 })
(EFL_6 == 0)  ==>  (EFL >= 2)
(EFL_6 == 0)  ==>  (EFL_11 one of { 0, 1 })
(EFL_6 == 0)  ==>  (EFL_2 one of { 0, 1 })
(EFL_6 == 0)  ==>  (EFL_4 one of { 0, 1 })
(EFL_6 == 0)  ==>  (EFL_9 one of { 0, 1 })
(EFL_6 == 0)  ==>  (IDT one of { "00000000000003ff", "000000000000ffff", "000f5ebe00000000" })
(EFL_6 == 1)  <==>  (A20 == EFL_6)
(EFL_6 == 1)  <==>  (EFL_4 < EFL_6)
(EFL_6 == 1)  <==>  (EFL_6 > CR0_0)
(EFL_6 == 1)  <==>  (EFL_6 > EFL_11)
(EFL_6 == 1)  <==>  (II < EFL_6)
(EFL_6 == 1)  ==>  (A20 == EFL_2)
(EFL_6 == 1)  ==>  (A20 == EFL_9)
(EFL_6 == 1)  ==>  (A20 > CR0_0)
(EFL_6 == 1)  ==>  (A20 > EFL_11)
(EFL_6 == 1)  ==>  (A20 > EFL_4)
(EFL_6 == 1)  ==>  (ADDR - orig(ADDR) - 2 == 0)
(EFL_6 == 1)  ==>  (ADDR > EIP)
(EFL_6 == 1)  ==>  (CR0 == 16)
(EFL_6 == 1)  ==>  (CR0_0 == 0)
(EFL_6 == 1)  ==>  (CS > DS)
(EFL_6 == 1)  ==>  (CS > SS)
(EFL_6 == 1)  ==>  (DS one of { "0000000000000000ffff00009300", "c980000c9800ffffffff00809300", "c980000c9800ffffffff008f9300" })
(EFL_6 == 1)  ==>  (EAX != EBX)
(EFL_6 == 1)  ==>  (EAX >= 0)
(EFL_6 == 1)  ==>  (EBX != ECX)
(EFL_6 == 1)  ==>  (EFL one of { 582, 583 })
(EFL_6 == 1)  ==>  (EFL_11 == 0)
(EFL_6 == 1)  ==>  (EFL_2 == 1)
(EFL_6 == 1)  ==>  (EFL_2 > CR0_0)
(EFL_6 == 1)  ==>  (EFL_2 > EFL_11)
(EFL_6 == 1)  ==>  (EFL_2 > EFL_4)
(EFL_6 == 1)  ==>  (EFL_4 < EFL_9)
(EFL_6 == 1)  ==>  (EFL_4 == 0)
(EFL_6 == 1)  ==>  (EFL_9 == 1)
(EFL_6 == 1)  ==>  (EFL_9 > CR0_0)
(EFL_6 == 1)  ==>  (EFL_9 > EFL_11)
(EFL_6 == 1)  ==>  (EIP < orig(ADDR))
(EFL_6 == 1)  ==>  (ES >= DS)
(EFL_6 == 1)  ==>  (GDT != IDT)
(EFL_6 == 1)  ==>  (GDT one of { "0000000000000000", "0000910800000027" })
(EFL_6 == 1)  ==>  (IDT == "00000000000003ff")
(EFL_6 == 1)  ==>  (II < EFL_2)
(EFL_6 == 1)  ==>  (II < EFL_9)
(EFL_6 == 1)  ==>  (II == CR0_0)
(EFL_6 == 1)  ==>  (II == EFL_11)
(EFL_6 == 1)  ==>  (II == EFL_4)
(EFL_6 == 1)  ==>  (SS one of { "0000000000000000ffff00009300", "000000000000ffffffff00809300", "000000000000ffffffff008f9300" })
EBX >= -1
ECX >= 0
EDX >= 0
EFL >= 2
CPL == 0
II == 0
A20 == 1
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
IDT one of { "00000000000003ff", "000000000000ffff", "000f5ebe00000000" }
CR0 one of { 16, 17, 1610612752 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
EFL_11 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
ADDR > orig(ADDR)
EIP != orig(ADDR)
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= EFL_9
II <= EFL_11
II <= CR0_0
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= EFL_11
A20 >= CR0_0
ES != CS
ES >= SS
ES > LDT
ES > TR
CS != SS
CS != DS
CS != GS
CS > LDT
CS > TR
SS <= DS
SS <= GS
SS > LDT
SS > TR
DS > LDT
DS > TR
GS > LDT
GS > TR
LDT < TR
EFL_2 >= EFL_6
EFL_4 <= EFL_9
EFL_6 <= EFL_9
EFL_9 >= EFL_11
===========================================================================
..xorw():::EXIT;condition="EFL_6==0"
II == EFL_6
II == orig(EFL_6)
===========================================================================
..xorw():::EXIT;condition="not(EFL_6==0)"
II == EFL_4
II == EFL_11
II == CR0_0
II == orig(EFL_4)
II == orig(EFL_11)
II == orig(CR0_0)
A20 == EFL_2
A20 == EFL_6
A20 == EFL_9
A20 == orig(EFL_2)
A20 == orig(EFL_6)
A20 == orig(EFL_9)
EAX >= 0
EFL one of { 582, 583 }
SS one of { "0000000000000000ffff00009300", "000000000000ffffffff00809300", "000000000000ffffffff008f9300" }
DS one of { "0000000000000000ffff00009300", "c980000c9800ffffffff00809300", "c980000c9800ffffffff008f9300" }
GDT one of { "0000000000000000", "0000910800000027" }
IDT == "00000000000003ff"
CR0 == 16
ADDR > EIP
ADDR - orig(ADDR) - 2 == 0
EAX != EBX
EBX != ECX
EIP < orig(ADDR)
ES >= DS
CS > SS
CS > DS
GDT != IDT
===========================================================================
..xorw():::EXIT;condition="not(D_EFL_6==0)"
EAX == orig(EAX)
EBX == orig(EBX)
ECX == orig(ECX)
EDX == orig(EDX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_8
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_8)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == orig(ES)
CS == orig(CS)
SS == FS
SS == orig(SS)
SS == orig(FS)
DS == orig(DS)
GS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == orig(EFL_2)
EFL_4 == orig(EFL_4)
EFL_6 == orig(EFL_6)
EFL_9 == orig(EFL_9)
EFL_11 == orig(EFL_11)
CR0_0 == orig(CR0_0)
EBX >= -1
ECX >= 0
EDX >= 0
EFL >= 2
CPL == 0
II == 0
A20 == 1
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
IDT one of { "00000000000003ff", "000000000000ffff", "000f5ebe00000000" }
CR0 one of { 16, 17, 1610612752 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
EFL_11 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
ADDR > orig(ADDR)
EIP != orig(ADDR)
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= EFL_9
II <= EFL_11
II <= CR0_0
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= EFL_11
A20 >= CR0_0
ES != CS
ES >= SS
ES > LDT
ES > TR
CS != SS
CS != DS
CS != GS
CS > LDT
CS > TR
SS <= DS
SS <= GS
SS > LDT
SS > TR
DS > LDT
DS > TR
GS > LDT
GS > TR
LDT < TR
EFL_2 >= EFL_6
EFL_4 <= EFL_9
EFL_6 <= EFL_9
EFL_9 >= EFL_11
Exiting Daikon.
