<profile>

<section name = "Vitis HLS Report for 'matrixmul_32_opt_Pipeline_loop_input_A22'" level="0">
<item name = "Date">Mon Jun  2 11:52:49 2025
</item>
<item name = "Version">2024.2 (Build 5238294 on Nov  8 2024)</item>
<item name = "Project">matrix_8_opt</item>
<item name = "Solution">hls (Vivado IP Flow Target)</item>
<item name = "Product family">zynquplusRFSOC</item>
<item name = "Target device">xczu28dr-ffvg1517-2-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 1.635 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">34, 34, 0.340 us, 0.340 us, 33, 33, loop auto-rewind stp (delay=0 clock cycles(s))</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- loop_input_A2">32, 32, 2, 1, 1, 32, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 31, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, 0, 54, -</column>
<column name="Register">-, -, 1039, -, -</column>
<specialColumn name="Available">2160, 4272, 850560, 425280, 80</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln19_fu_572_p2">+, 0, 0, 13, 6, 1</column>
<column name="ap_block_pp0_stage0_11001">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln19_fu_566_p2">icmp, 0, 0, 14, 6, 7</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_col">9, 2, 6, 12</column>
<column name="col_2_fu_184">9, 2, 6, 12</column>
<column name="empty_259_o">9, 2, 32, 64</column>
<column name="in_A_TDATA_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_block_pp0_stage0_subdone_grp0_done_reg">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="col_2_fu_184">6, 0, 6, 0</column>
<column name="input_A_130_fu_188">32, 0, 32, 0</column>
<column name="input_A_131_fu_192">32, 0, 32, 0</column>
<column name="input_A_132_fu_196">32, 0, 32, 0</column>
<column name="input_A_133_fu_200">32, 0, 32, 0</column>
<column name="input_A_134_fu_204">32, 0, 32, 0</column>
<column name="input_A_135_fu_208">32, 0, 32, 0</column>
<column name="input_A_136_fu_212">32, 0, 32, 0</column>
<column name="input_A_137_fu_216">32, 0, 32, 0</column>
<column name="input_A_138_fu_220">32, 0, 32, 0</column>
<column name="input_A_139_fu_224">32, 0, 32, 0</column>
<column name="input_A_140_fu_228">32, 0, 32, 0</column>
<column name="input_A_141_fu_232">32, 0, 32, 0</column>
<column name="input_A_142_fu_236">32, 0, 32, 0</column>
<column name="input_A_143_fu_240">32, 0, 32, 0</column>
<column name="input_A_144_fu_244">32, 0, 32, 0</column>
<column name="input_A_145_fu_248">32, 0, 32, 0</column>
<column name="input_A_146_fu_252">32, 0, 32, 0</column>
<column name="input_A_147_fu_256">32, 0, 32, 0</column>
<column name="input_A_148_fu_260">32, 0, 32, 0</column>
<column name="input_A_149_fu_264">32, 0, 32, 0</column>
<column name="input_A_150_fu_268">32, 0, 32, 0</column>
<column name="input_A_151_fu_272">32, 0, 32, 0</column>
<column name="input_A_152_fu_276">32, 0, 32, 0</column>
<column name="input_A_153_fu_280">32, 0, 32, 0</column>
<column name="input_A_154_fu_284">32, 0, 32, 0</column>
<column name="input_A_155_fu_288">32, 0, 32, 0</column>
<column name="input_A_156_fu_292">32, 0, 32, 0</column>
<column name="input_A_157_fu_296">32, 0, 32, 0</column>
<column name="input_A_158_fu_300">32, 0, 32, 0</column>
<column name="input_A_159_fu_304">32, 0, 32, 0</column>
<column name="input_A_160_fu_308">32, 0, 32, 0</column>
<column name="input_A_161_fu_312">32, 0, 32, 0</column>
<column name="trunc_ln19_reg_1121">5, 0, 5, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, matrixmul_32_opt_Pipeline_loop_input_A22, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, matrixmul_32_opt_Pipeline_loop_input_A22, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, matrixmul_32_opt_Pipeline_loop_input_A22, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, matrixmul_32_opt_Pipeline_loop_input_A22, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, matrixmul_32_opt_Pipeline_loop_input_A22, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, matrixmul_32_opt_Pipeline_loop_input_A22, return value</column>
<column name="in_A_TVALID">in, 1, axis, in_A_V_data_V, pointer</column>
<column name="in_A_TDATA">in, 32, axis, in_A_V_data_V, pointer</column>
<column name="in_A_TREADY">out, 1, axis, in_A_V_last_V, pointer</column>
<column name="in_A_TLAST">in, 1, axis, in_A_V_last_V, pointer</column>
<column name="in_A_TKEEP">in, 4, axis, in_A_V_keep_V, pointer</column>
<column name="in_A_TSTRB">in, 4, axis, in_A_V_strb_V, pointer</column>
<column name="empty_259_i">in, 32, ap_ovld, empty_259, pointer</column>
<column name="empty_259_o">out, 32, ap_ovld, empty_259, pointer</column>
<column name="empty_259_o_ap_vld">out, 1, ap_ovld, empty_259, pointer</column>
<column name="empty_260">out, 4, ap_vld, empty_260, pointer</column>
<column name="empty_260_ap_vld">out, 1, ap_vld, empty_260, pointer</column>
<column name="empty_261">out, 4, ap_vld, empty_261, pointer</column>
<column name="empty_261_ap_vld">out, 1, ap_vld, empty_261, pointer</column>
<column name="empty">out, 1, ap_vld, empty, pointer</column>
<column name="empty_ap_vld">out, 1, ap_vld, empty, pointer</column>
<column name="input_A_161_out">out, 32, ap_vld, input_A_161_out, pointer</column>
<column name="input_A_161_out_ap_vld">out, 1, ap_vld, input_A_161_out, pointer</column>
<column name="input_A_160_out">out, 32, ap_vld, input_A_160_out, pointer</column>
<column name="input_A_160_out_ap_vld">out, 1, ap_vld, input_A_160_out, pointer</column>
<column name="input_A_159_out">out, 32, ap_vld, input_A_159_out, pointer</column>
<column name="input_A_159_out_ap_vld">out, 1, ap_vld, input_A_159_out, pointer</column>
<column name="input_A_158_out">out, 32, ap_vld, input_A_158_out, pointer</column>
<column name="input_A_158_out_ap_vld">out, 1, ap_vld, input_A_158_out, pointer</column>
<column name="input_A_157_out">out, 32, ap_vld, input_A_157_out, pointer</column>
<column name="input_A_157_out_ap_vld">out, 1, ap_vld, input_A_157_out, pointer</column>
<column name="input_A_156_out">out, 32, ap_vld, input_A_156_out, pointer</column>
<column name="input_A_156_out_ap_vld">out, 1, ap_vld, input_A_156_out, pointer</column>
<column name="input_A_155_out">out, 32, ap_vld, input_A_155_out, pointer</column>
<column name="input_A_155_out_ap_vld">out, 1, ap_vld, input_A_155_out, pointer</column>
<column name="input_A_154_out">out, 32, ap_vld, input_A_154_out, pointer</column>
<column name="input_A_154_out_ap_vld">out, 1, ap_vld, input_A_154_out, pointer</column>
<column name="input_A_153_out">out, 32, ap_vld, input_A_153_out, pointer</column>
<column name="input_A_153_out_ap_vld">out, 1, ap_vld, input_A_153_out, pointer</column>
<column name="input_A_152_out">out, 32, ap_vld, input_A_152_out, pointer</column>
<column name="input_A_152_out_ap_vld">out, 1, ap_vld, input_A_152_out, pointer</column>
<column name="input_A_151_out">out, 32, ap_vld, input_A_151_out, pointer</column>
<column name="input_A_151_out_ap_vld">out, 1, ap_vld, input_A_151_out, pointer</column>
<column name="input_A_150_out">out, 32, ap_vld, input_A_150_out, pointer</column>
<column name="input_A_150_out_ap_vld">out, 1, ap_vld, input_A_150_out, pointer</column>
<column name="input_A_149_out">out, 32, ap_vld, input_A_149_out, pointer</column>
<column name="input_A_149_out_ap_vld">out, 1, ap_vld, input_A_149_out, pointer</column>
<column name="input_A_148_out">out, 32, ap_vld, input_A_148_out, pointer</column>
<column name="input_A_148_out_ap_vld">out, 1, ap_vld, input_A_148_out, pointer</column>
<column name="input_A_147_out">out, 32, ap_vld, input_A_147_out, pointer</column>
<column name="input_A_147_out_ap_vld">out, 1, ap_vld, input_A_147_out, pointer</column>
<column name="input_A_146_out">out, 32, ap_vld, input_A_146_out, pointer</column>
<column name="input_A_146_out_ap_vld">out, 1, ap_vld, input_A_146_out, pointer</column>
<column name="input_A_145_out">out, 32, ap_vld, input_A_145_out, pointer</column>
<column name="input_A_145_out_ap_vld">out, 1, ap_vld, input_A_145_out, pointer</column>
<column name="input_A_144_out">out, 32, ap_vld, input_A_144_out, pointer</column>
<column name="input_A_144_out_ap_vld">out, 1, ap_vld, input_A_144_out, pointer</column>
<column name="input_A_143_out">out, 32, ap_vld, input_A_143_out, pointer</column>
<column name="input_A_143_out_ap_vld">out, 1, ap_vld, input_A_143_out, pointer</column>
<column name="input_A_142_out">out, 32, ap_vld, input_A_142_out, pointer</column>
<column name="input_A_142_out_ap_vld">out, 1, ap_vld, input_A_142_out, pointer</column>
<column name="input_A_141_out">out, 32, ap_vld, input_A_141_out, pointer</column>
<column name="input_A_141_out_ap_vld">out, 1, ap_vld, input_A_141_out, pointer</column>
<column name="input_A_140_out">out, 32, ap_vld, input_A_140_out, pointer</column>
<column name="input_A_140_out_ap_vld">out, 1, ap_vld, input_A_140_out, pointer</column>
<column name="input_A_139_out">out, 32, ap_vld, input_A_139_out, pointer</column>
<column name="input_A_139_out_ap_vld">out, 1, ap_vld, input_A_139_out, pointer</column>
<column name="input_A_138_out">out, 32, ap_vld, input_A_138_out, pointer</column>
<column name="input_A_138_out_ap_vld">out, 1, ap_vld, input_A_138_out, pointer</column>
<column name="input_A_137_out">out, 32, ap_vld, input_A_137_out, pointer</column>
<column name="input_A_137_out_ap_vld">out, 1, ap_vld, input_A_137_out, pointer</column>
<column name="input_A_136_out">out, 32, ap_vld, input_A_136_out, pointer</column>
<column name="input_A_136_out_ap_vld">out, 1, ap_vld, input_A_136_out, pointer</column>
<column name="input_A_135_out">out, 32, ap_vld, input_A_135_out, pointer</column>
<column name="input_A_135_out_ap_vld">out, 1, ap_vld, input_A_135_out, pointer</column>
<column name="input_A_134_out">out, 32, ap_vld, input_A_134_out, pointer</column>
<column name="input_A_134_out_ap_vld">out, 1, ap_vld, input_A_134_out, pointer</column>
<column name="input_A_133_out">out, 32, ap_vld, input_A_133_out, pointer</column>
<column name="input_A_133_out_ap_vld">out, 1, ap_vld, input_A_133_out, pointer</column>
<column name="input_A_132_out">out, 32, ap_vld, input_A_132_out, pointer</column>
<column name="input_A_132_out_ap_vld">out, 1, ap_vld, input_A_132_out, pointer</column>
<column name="input_A_131_out">out, 32, ap_vld, input_A_131_out, pointer</column>
<column name="input_A_131_out_ap_vld">out, 1, ap_vld, input_A_131_out, pointer</column>
<column name="input_A_130_out">out, 32, ap_vld, input_A_130_out, pointer</column>
<column name="input_A_130_out_ap_vld">out, 1, ap_vld, input_A_130_out, pointer</column>
</table>
</item>
</section>
</profile>
