// Seed: 4260217843
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  always @(posedge 1 == 1) begin : LABEL_0
    id_5 = (1) - id_4;
  end
  reg  id_7;
  wire id_8;
  wire id_9;
  initial begin : LABEL_0
    disable id_10;
    id_7 <= id_7;
  end
endmodule
module module_1;
  wire id_1;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1
  );
  assign modCall_1.id_5 = 0;
  wire id_2, id_3, id_4;
  wire id_5;
endmodule
