$comment
	File created using the following command:
		vcd file LabVhdl.msim.vcd -direction
$end
$date
	Fri Oct 26 23:31:55 2018
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module memoriarom16bits_vhd_vec_tst $end
$var wire 1 ! adress [4] $end
$var wire 1 " adress [3] $end
$var wire 1 # adress [2] $end
$var wire 1 $ adress [1] $end
$var wire 1 % adress [0] $end
$var wire 1 & enable $end
$var wire 1 ' saida [15] $end
$var wire 1 ( saida [14] $end
$var wire 1 ) saida [13] $end
$var wire 1 * saida [12] $end
$var wire 1 + saida [11] $end
$var wire 1 , saida [10] $end
$var wire 1 - saida [9] $end
$var wire 1 . saida [8] $end
$var wire 1 / saida [7] $end
$var wire 1 0 saida [6] $end
$var wire 1 1 saida [5] $end
$var wire 1 2 saida [4] $end
$var wire 1 3 saida [3] $end
$var wire 1 4 saida [2] $end
$var wire 1 5 saida [1] $end
$var wire 1 6 saida [0] $end

$scope module i1 $end
$var wire 1 7 gnd $end
$var wire 1 8 vcc $end
$var wire 1 9 unknown $end
$var wire 1 : devoe $end
$var wire 1 ; devclrn $end
$var wire 1 < devpor $end
$var wire 1 = ww_devoe $end
$var wire 1 > ww_devclrn $end
$var wire 1 ? ww_devpor $end
$var wire 1 @ ww_adress [4] $end
$var wire 1 A ww_adress [3] $end
$var wire 1 B ww_adress [2] $end
$var wire 1 C ww_adress [1] $end
$var wire 1 D ww_adress [0] $end
$var wire 1 E ww_enable $end
$var wire 1 F ww_saida [15] $end
$var wire 1 G ww_saida [14] $end
$var wire 1 H ww_saida [13] $end
$var wire 1 I ww_saida [12] $end
$var wire 1 J ww_saida [11] $end
$var wire 1 K ww_saida [10] $end
$var wire 1 L ww_saida [9] $end
$var wire 1 M ww_saida [8] $end
$var wire 1 N ww_saida [7] $end
$var wire 1 O ww_saida [6] $end
$var wire 1 P ww_saida [5] $end
$var wire 1 Q ww_saida [4] $end
$var wire 1 R ww_saida [3] $end
$var wire 1 S ww_saida [2] $end
$var wire 1 T ww_saida [1] $end
$var wire 1 U ww_saida [0] $end
$var wire 1 V \saida[0]~output_o\ $end
$var wire 1 W \saida[1]~output_o\ $end
$var wire 1 X \saida[2]~output_o\ $end
$var wire 1 Y \saida[3]~output_o\ $end
$var wire 1 Z \saida[4]~output_o\ $end
$var wire 1 [ \saida[5]~output_o\ $end
$var wire 1 \ \saida[6]~output_o\ $end
$var wire 1 ] \saida[7]~output_o\ $end
$var wire 1 ^ \saida[8]~output_o\ $end
$var wire 1 _ \saida[9]~output_o\ $end
$var wire 1 ` \saida[10]~output_o\ $end
$var wire 1 a \saida[11]~output_o\ $end
$var wire 1 b \saida[12]~output_o\ $end
$var wire 1 c \saida[13]~output_o\ $end
$var wire 1 d \saida[14]~output_o\ $end
$var wire 1 e \saida[15]~output_o\ $end
$var wire 1 f \adress[0]~input_o\ $end
$var wire 1 g \enable~input_o\ $end
$var wire 1 h \adress[1]~input_o\ $end
$var wire 1 i \adress[2]~input_o\ $end
$var wire 1 j \adress[3]~input_o\ $end
$var wire 1 k \adress[4]~input_o\ $end
$var wire 1 l \ALT_INV_enable~input_o\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0&
07
18
x9
1:
1;
1<
1=
1>
1?
0E
0V
0W
0X
0Y
0Z
0[
0\
0]
0^
0_
0`
0a
0b
0c
0d
0e
0f
0g
0h
0i
0j
0k
1l
0!
0"
0#
0$
0%
0'
0(
0)
0*
0+
0,
0-
0.
0/
00
01
02
03
04
05
06
0@
0A
0B
0C
0D
0F
0G
0H
0I
0J
0K
0L
0M
0N
0O
0P
0Q
0R
0S
0T
0U
$end
#50000
1%
1D
1f
1V
1U
16
#100000
0%
1$
0D
1C
1h
0f
0V
1W
0U
1T
06
15
#150000
1%
1D
1f
1V
1U
16
#200000
0%
0$
1#
0D
0C
1B
1i
0h
0f
0V
0W
1X
0U
0T
1S
06
05
14
#250000
1%
1D
1f
1V
1U
16
#300000
0%
1$
0D
1C
1h
0f
0V
1W
0U
1T
06
15
#350000
1%
1D
1f
1V
1U
16
#400000
0%
0$
0#
1"
0D
0C
0B
1A
1j
0i
0h
0f
0V
0W
0X
1Y
0U
0T
0S
1R
06
05
04
13
#450000
1%
1D
1f
1V
1U
16
#500000
0%
1$
0D
1C
1h
0f
0V
1W
0U
1T
06
15
#550000
1%
1D
1f
1V
1U
16
#600000
0%
0$
1#
0D
0C
1B
1i
0h
0f
0V
0W
1X
0U
0T
1S
06
05
14
#650000
1%
1D
1f
1V
1U
16
#700000
0%
1$
0D
1C
1h
0f
0V
1W
0U
1T
06
15
#750000
1%
1D
1f
1V
1U
16
#800000
0%
0$
0#
0"
1!
0D
0C
0B
0A
1@
1k
0j
0i
0h
0f
0V
0W
0X
0Y
1Z
0U
0T
0S
0R
1Q
06
05
04
03
12
#850000
1%
1D
1f
1V
1U
16
#900000
0%
1$
0D
1C
1h
0f
0V
1W
0U
1T
06
15
#950000
1%
1D
1f
1V
1U
16
#1000000
