INFO: [COSIM-47] Using XSIM for RTL simulation.
INFO: [COSIM-14] Instrumenting C test bench ...
   Build using "/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/bin/g++"
   Compiling apatb_accel.cpp
   Compiling softmax_10_bp.cpp_pre.cpp.tb.cpp
   Compiling testbench.cpp_pre.cpp.tb.cpp
   Compiling apatb_accel_ir.ll
   Generating cosim.tv.exe
INFO: [COSIM-302] Starting C TB testing ... 
INFO: [COSIM-333] Generating C post check test bench ...
INFO: [COSIM-12] Generating RTL test bench ...
INFO: [COSIM-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM-323] Starting verilog simulation. 
INFO: [COSIM-15] Starting XSIM ...
INFO: [COSIM-316] Starting C post checking ...
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /media/msi/SSD/Xilinx/Vivado/2022.1/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_accel_top glbl -Oenable_linking_all_libraries -prj accel.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_0_20 -L floating_point_v7_1_14 --lib ieee_proposed=./ieee_proposed -s accel 
Multi-threading is on. Using 10 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/sim/verilog/ip/xil_defaultlib/accel_fsub_32ns_32ns_32_4_full_dsp_1_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module accel_fsub_32ns_32ns_32_4_full_dsp_1_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/sim/verilog/ip/xil_defaultlib/accel_fmul_32ns_32ns_32_3_max_dsp_1_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module accel_fmul_32ns_32ns_32_3_max_dsp_1_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/sim/verilog/ip/xil_defaultlib/accel_fadd_32ns_32ns_32_4_full_dsp_1_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module accel_fadd_32ns_32ns_32_4_full_dsp_1_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/sim/verilog/ip/xil_defaultlib/accel_uitofp_32ns_32_4_no_dsp_1_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module accel_uitofp_32ns_32_4_no_dsp_1_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/sim/verilog/accel_softmax_weights_RAM_AUTO_1R1W_memcore.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module accel_softmax_weights_RAM_AUTO_1R1W_memcore
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/sim/verilog/accel_save_variables_locally_10u_128u_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module accel_save_variables_locally_10u_128u_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/sim/verilog/accel_save_variables_locally_10u_128u_Pipeline_stream_input.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module accel_save_variables_locally_10u_128u_Pipeline_stream_input
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/sim/verilog/accel.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_accel_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/sim/verilog/accel_uitofp_32ns_32_4_no_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module accel_uitofp_32ns_32_4_no_dsp_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/sim/verilog/accel_write_mem_float_128u_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module accel_write_mem_float_128u_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/sim/verilog/accel_fsub_32ns_32ns_32_4_full_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module accel_fsub_32ns_32ns_32_4_full_dsp_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/sim/verilog/accel_gmem_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module accel_gmem_m_axi
INFO: [VRFC 10-311] analyzing module accel_gmem_m_axi_load
INFO: [VRFC 10-311] analyzing module accel_gmem_m_axi_store
INFO: [VRFC 10-311] analyzing module accel_gmem_m_axi_flushManager
INFO: [VRFC 10-311] analyzing module accel_gmem_m_axi_read
INFO: [VRFC 10-311] analyzing module accel_gmem_m_axi_write
INFO: [VRFC 10-311] analyzing module accel_gmem_m_axi_throttle
INFO: [VRFC 10-311] analyzing module accel_gmem_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module accel_gmem_m_axi_fifo
INFO: [VRFC 10-311] analyzing module accel_gmem_m_axi_srl
INFO: [VRFC 10-311] analyzing module accel_gmem_m_axi_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/sim/verilog/accel_flow_control_loop_pipe_sequential_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module accel_flow_control_loop_pipe_sequential_init
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/sim/verilog/accel_fadd_32ns_32ns_32_4_full_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module accel_fadd_32ns_32ns_32_4_full_dsp_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/sim/verilog/accel_fifo_w32_d6_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module accel_fifo_w32_d6_S_shiftReg
INFO: [VRFC 10-311] analyzing module accel_fifo_w32_d6_S
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/sim/verilog/accel_save_variables_locally_10u_128u_Pipeline_save_weights_L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module accel_save_variables_locally_10u_128u_Pipeline_save_weights_L
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/sim/verilog/accel_write_mem_float_128u_Pipeline_write_out_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module accel_write_mem_float_128u_Pipeline_write_out_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/sim/verilog/accel_fifo_w64_d5_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module accel_fifo_w64_d5_S_shiftReg
INFO: [VRFC 10-311] analyzing module accel_fifo_w64_d5_S
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/sim/verilog/AESL_deadlock_detection_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_detect_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/sim/verilog/accel_softmax_error_propagation_10u_128u_s_output_error_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module accel_softmax_error_propagation_10u_128u_s_output_error_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/sim/verilog/accel_sparce_categorical_cross_entropy_10u_Pipeline_output_error.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module accel_sparce_categorical_cross_entropy_10u_Pipeline_output_error
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/sim/verilog/accel_fifo_w32_d2_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module accel_fifo_w32_d2_S_shiftReg
INFO: [VRFC 10-311] analyzing module accel_fifo_w32_d2_S
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/sim/verilog/accel_softmax_error_propagation_10u_128u_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module accel_softmax_error_propagation_10u_128u_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/sim/verilog/accel_entry_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module accel_entry_proc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/sim/verilog/accel_softmax_error_propagation_10u_128u_Pipeline_store_output_error.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module accel_softmax_error_propagation_10u_128u_Pipeline_store_output_error
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/sim/verilog/AESL_axi_master_gmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_gmem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/sim/verilog/accel_fifo_w32_d3_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module accel_fifo_w32_d3_S_shiftReg
INFO: [VRFC 10-311] analyzing module accel_fifo_w32_d3_S
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/sim/verilog/AESL_deadlock_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_detector
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/sim/verilog/accel_softmax_weights_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module accel_softmax_weights_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/sim/verilog/accel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module accel
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/sim/verilog/accel_softmax_error_propagation_10u_128u_Pipeline_input.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module accel_softmax_error_propagation_10u_128u_Pipeline_input
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/sim/verilog/accel_control_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module accel_control_s_axi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/sim/verilog/accel_start_for_write_mem_float_128u_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module accel_start_for_write_mem_float_128u_U0_shiftReg
INFO: [VRFC 10-311] analyzing module accel_start_for_write_mem_float_128u_U0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/sim/verilog/AESL_deadlock_report_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_report_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/sim/verilog/accel_sparce_categorical_cross_entropy_10u_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module accel_sparce_categorical_cross_entropy_10u_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/sim/verilog/accel_start_for_sparce_categorical_cross_entropy_10u_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module accel_start_for_sparce_categorical_cross_entropy_10u_U0_shiftReg
INFO: [VRFC 10-311] analyzing module accel_start_for_sparce_categorical_cross_entropy_10u_U0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/sim/verilog/AESL_axi_slave_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_slave_control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/sim/verilog/accel_fmul_32ns_32ns_32_3_max_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module accel_fmul_32ns_32ns_32_3_max_dsp_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_viv_comp
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_consts
Compiling package ieee.math_real
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_exp_table...
Compiling package mult_gen_v12_0_18.mult_gen_v12_0_18_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_pkg
Compiling package floating_point_v7_1_14.flt_utils
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package floating_point_v7_1_14.vt2mutils
Compiling package floating_point_v7_1_14.vt2mcomps
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.accel_softmax_weights_RAM_AUTO_1...
Compiling module xil_defaultlib.accel_softmax_weights_RAM_AUTO_1...
Compiling module xil_defaultlib.accel_control_s_axi
Compiling module xil_defaultlib.accel_gmem_m_axi_srl(DATA_WIDTH=...
Compiling module xil_defaultlib.accel_gmem_m_axi_fifo(DATA_WIDTH...
Compiling module xil_defaultlib.accel_gmem_m_axi_mem(MEM_STYLE="...
Compiling module xil_defaultlib.accel_gmem_m_axi_fifo(MEM_STYLE=...
Compiling module xil_defaultlib.accel_gmem_m_axi_srl(DATA_WIDTH=...
Compiling module xil_defaultlib.accel_gmem_m_axi_fifo(DATA_WIDTH...
Compiling module xil_defaultlib.accel_gmem_m_axi_srl(DATA_WIDTH=...
Compiling module xil_defaultlib.accel_gmem_m_axi_fifo(DATA_WIDTH...
Compiling module xil_defaultlib.accel_gmem_m_axi_store(NUM_WRITE...
Compiling module xil_defaultlib.accel_gmem_m_axi_mem(MEM_STYLE="...
Compiling module xil_defaultlib.accel_gmem_m_axi_fifo(MEM_STYLE=...
Compiling module xil_defaultlib.accel_gmem_m_axi_load(NUM_READ_O...
Compiling module xil_defaultlib.accel_gmem_m_axi_reg_slice(DATA_...
Compiling module xil_defaultlib.accel_gmem_m_axi_srl(DATA_WIDTH=...
Compiling module xil_defaultlib.accel_gmem_m_axi_fifo(DATA_WIDTH...
Compiling module xil_defaultlib.accel_gmem_m_axi_reg_slice(DATA_...
Compiling module xil_defaultlib.accel_gmem_m_axi_srl(DATA_WIDTH=...
Compiling module xil_defaultlib.accel_gmem_m_axi_fifo(DATA_WIDTH...
Compiling module xil_defaultlib.accel_gmem_m_axi_srl(DATA_WIDTH=...
Compiling module xil_defaultlib.accel_gmem_m_axi_fifo(DATA_WIDTH...
Compiling module xil_defaultlib.accel_gmem_m_axi_throttle(CONSER...
Compiling module xil_defaultlib.accel_gmem_m_axi_reg_slice(DATA_...
Compiling module xil_defaultlib.accel_gmem_m_axi_write(CONSERVAT...
Compiling module xil_defaultlib.accel_gmem_m_axi_reg_slice(DATA_...
Compiling module xil_defaultlib.accel_gmem_m_axi_read(C_USER_VAL...
Compiling module xil_defaultlib.accel_gmem_m_axi(CONSERVATIVE=1,...
Compiling module xil_defaultlib.accel_entry_proc
Compiling module xil_defaultlib.accel_flow_control_loop_pipe_seq...
Compiling module xil_defaultlib.accel_save_variables_locally_10u...
Compiling module xil_defaultlib.accel_save_variables_locally_10u...
Compiling module xil_defaultlib.accel_save_variables_locally_10u...
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=7,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=24,length=0,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=16,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=48,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=24,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(c_part="xczu9eg...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=13,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=27,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_14.align_add_dsp48e1_sgl [\align_add_dsp48e1_sgl(c_xdevice...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=27)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [delay_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=5,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_14.lead_zero_encode_shift [\lead_zero_encode_shift(ab_fw=24...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110010101001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010001010111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101110101000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=25,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]
Compiling architecture rtl of entity floating_point_v7_1_14.norm_and_round_dsp48e1_sgl [\norm_and_round_dsp48e1_sgl(c_mu...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10011001100110011001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111000000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=9,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=10,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_14.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_gt [\compare_gt(c_xdevicefamily="zyn...]
Compiling architecture synth of entity floating_point_v7_1_14.compare [\compare(c_xdevicefamily="zynqup...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=9)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=0,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=12,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_add_exp_sp [\flt_add_exp_sp(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=23)\]
Compiling architecture synth of entity floating_point_v7_1_14.flt_dec_op [\flt_dec_op(c_xdevicefamily="zyn...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_add_dsp [\flt_add_dsp(c_xdevicefamily="zy...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_add [\flt_add(c_xdevicefamily="zynqup...]
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=32,length=0)\]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.accel_fsub_32ns_32ns_32_4_full_d...
Compiling module xil_defaultlib.accel_fsub_32ns_32ns_32_4_full_d...
Compiling architecture rtl of entity floating_point_v7_1_14.norm_zero_det [\norm_zero_det(data_width=7,norm...]
Compiling architecture rtl of entity floating_point_v7_1_14.mux4 [\mux4(c_xdevicefamily="zynquplus...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2)\]
Compiling architecture rtl of entity floating_point_v7_1_14.mux4 [\mux4(c_xdevicefamily="zynquplus...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture rtl of entity floating_point_v7_1_14.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=32)\]
Compiling architecture rtl of entity floating_point_v7_1_14.shift_msb_first [\shift_msb_first(a_width=32,resu...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=14,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=3,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_14.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity floating_point_v7_1_14.fix_to_flt_conv_exp [\fix_to_flt_conv_exp(c_xdevicefa...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_dec_op [\flt_dec_op(c_xdevicefamily="zyn...]
Compiling architecture struct of entity floating_point_v7_1_14.fix_to_flt_conv [\fix_to_flt_conv(c_xdevicefamily...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.accel_uitofp_32ns_32_4_no_dsp_1_...
Compiling module xil_defaultlib.accel_uitofp_32ns_32_4_no_dsp_1(...
Compiling module xil_defaultlib.accel_sparce_categorical_cross_e...
Compiling module xil_defaultlib.accel_sparce_categorical_cross_e...
Compiling module xil_defaultlib.accel_softmax_error_propagation_...
Compiling module xil_defaultlib.accel_softmax_error_propagation_...
Compiling architecture rtl of entity floating_point_v7_1_14.flt_add [\flt_add(c_xdevicefamily="zynqup...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.accel_fadd_32ns_32ns_32_4_full_d...
Compiling module xil_defaultlib.accel_fadd_32ns_32ns_32_4_full_d...
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=17,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,b_wi...]
Compiling architecture struct of entity floating_point_v7_1_14.fix_mult_dsp48e1_sgl [\fix_mult_dsp48e1_sgl(registers=...]
Compiling architecture rtl of entity floating_point_v7_1_14.fix_mult [\fix_mult(c_xdevicefamily="zynqu...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_14.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=3,length=0,fast_inp...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_mult_exp [\flt_mult_exp(c_xdevicefamily="z...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=30,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=18,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=30,b_wi...]
Compiling architecture struct of entity floating_point_v7_1_14.flt_round_dsp_opt_full [\flt_round_dsp_opt_full(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_mult_round [\flt_mult_round(c_xdevicefamily=...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_mult [\flt_mult(c_xdevicefamily="zynqu...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.accel_fmul_32ns_32ns_32_3_max_ds...
Compiling module xil_defaultlib.accel_fmul_32ns_32ns_32_3_max_ds...
Compiling module xil_defaultlib.accel_softmax_error_propagation_...
Compiling module xil_defaultlib.accel_softmax_error_propagation_...
Compiling module xil_defaultlib.accel_write_mem_float_128u_Pipel...
Compiling module xil_defaultlib.accel_write_mem_float_128u_s
Compiling module xil_defaultlib.accel_fifo_w32_d3_S_shiftReg
Compiling module xil_defaultlib.accel_fifo_w32_d3_S
Compiling module xil_defaultlib.accel_fifo_w64_d5_S_shiftReg
Compiling module xil_defaultlib.accel_fifo_w64_d5_S
Compiling module xil_defaultlib.accel_fifo_w32_d2_S_shiftReg
Compiling module xil_defaultlib.accel_fifo_w32_d2_S
Compiling module xil_defaultlib.accel_fifo_w32_d6_S_shiftReg
Compiling module xil_defaultlib.accel_fifo_w32_d6_S
Compiling module xil_defaultlib.accel_start_for_sparce_categoric...
Compiling module xil_defaultlib.accel_start_for_sparce_categoric...
Compiling module xil_defaultlib.accel_start_for_write_mem_float_...
Compiling module xil_defaultlib.accel_start_for_write_mem_float_...
Compiling module xil_defaultlib.accel
Compiling module xil_defaultlib.AESL_axi_master_gmem
Compiling module xil_defaultlib.AESL_axi_slave_control
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_report_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detector_1
Compiling module xil_defaultlib.df_fifo_intf
Compiling module xil_defaultlib.df_process_intf
Compiling module xil_defaultlib.nodf_module_intf
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=1)
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_accel_top
Compiling module work.glbl
Built simulation snapshot accel

****** xsim v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source xsim.dir/accel/xsim_script.tcl
# xsim {accel} -autoloadwcfg -tclbatch {accel.tcl}
Time resolution is 1 ps
source accel.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "155000"
// RTL Simulation : 1 / 1 [100.00%] @ "33045000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 33105 ns : File "/home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/sim/verilog/accel.autotb.v" Line 438
## quit
INFO: [Common 17-206] Exiting xsim at Thu Oct 20 03:41:59 2022...
INFO: [COSIM-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
