// Seed: 2380888875
`timescale 1 ps / 1ps
module module_0 (
    input id_0,
    input logic id_1,
    output id_2,
    input id_3
);
  logic id_4;
  assign id_4 = id_1;
  logic id_5, id_6, id_7 = 1, id_8;
  assign id_6 = id_8;
  type_0 id_9 (
      1,
      id_6
  );
  type_13(
      .id_0(1'b0)
  );
endmodule
`define pp_4 0
`define pp_5 0
