 
cpldfit:  version P.20131013                        Xilinx Inc.
                                  Fitter Report
Design Name: top                                 Date:  7-20-2016,  4:47PM
Device Used: XC2C64A-7-VQ44
Fitting Status: Successful

*************************  Mapped Resource Summary  **************************

Macrocells     Product Terms    Function Block   Registers      Pins           
Used/Tot       Used/Tot         Inps Used/Tot    Used/Tot       Used/Tot       
57 /64  ( 89%) 134 /224  ( 60%) 97  /160  ( 61%) 50 /64  ( 78%) 14 /33  ( 42%)

** Function Block Resources **

Function Mcells   FB Inps  Pterms   IO       CTC      CTR      CTS      CTE     
Block    Used/Tot Used/Tot Used/Tot Used/Tot Used/Tot Used/Tot Used/Tot Used/Tot
FB1      16/16*    22/40    29/56     0/ 8    1/1*     0/1      0/1      0/1
FB2      16/16*    31/40    47/56     0/ 9    1/1*     0/1      0/1      0/1
FB3      16/16*    26/40    31/56     0/ 9    1/1*     0/1      0/1      0/1
FB4       9/16     18/40    27/56     1/ 7    1/1*     0/1      0/1      0/1
         -----    -------  -------   -----    ---      ---      ---      ---
Total    57/64     97/160  134/224    1/33    4/4      0/4      0/4      0/4 

CTC - Control Term Clock
CTR - Control Term Reset
CTS - Control Term Set
CTE - Control Term Output Enable

* - Resource is exhausted

** Global Control Resources **

GCK         GSR         GTS         DGE         
Used/Tot    Used/Tot    Used/Tot    Used/Tot    
0/3         0/1         0/4         0/0


** Pin Resources **

Signal Type    Required     Mapped  |  Pin Type            Used    Total 
------------------------------------|------------------------------------
Input         :   13          13    |  I/O              :    14     25
Output        :    1           1    |  GCK/IO           :     0      3
Bidirectional :    0           0    |  GTS/IO           :     0      4
GCK           :    0           0    |  GSR/IO           :     0      1
GTS           :    0           0    |  
GSR           :    0           0    |  
                 ----        ----
        Total     14          14

End of Mapped Resource Summary
**************************  Errors and Warnings  ***************************

WARNING:Cpld - Unable to retrieve the path to the iSE Project Repository. Will
   use the default filename of 'top.ise'.
*************************  Summary of Mapped Logic  ************************

** 1 Outputs **

Signal                  Total Total Bank Loc     Pin   Pin       Pin     I/O      I/O       Slew Reg     Reg Init
Name                    Pts   Inps               No.   Type      Use     STD      Style     Rate Use     State
MISO                    3     4     1    FB4_14  14    I/O       O       LVCMOS18           FAST DEFF    RESET

** 56 Buried Nodes **

Signal                  Total Total Loc     Reg     Reg Init
Name                    Pts   Inps          Use     State
Wire/rQ<1>              5     7     FB1_1   TFF     RESET
Wire/rQ<0>              4     6     FB1_2   DFF     RESET
N_PZ_265                2     4     FB1_3           
N_PZ_259                2     2     FB1_4           
QuadDecoder3/rQuadA<1>  2     2     FB1_5   DFF     RESET
QuadDecoder2/rQuadB<1>  2     2     FB1_6   DFF     RESET
QuadDecoder2/rQuadA<1>  2     2     FB1_7   DFF     RESET
QuadDecoder1/rQuadB<1>  2     2     FB1_8   DFF     RESET
Clear                   2     3     FB1_9   DFF     RESET
N_PZ_263                2     2     FB1_10          
N_PZ_262                2     2     FB1_11          
N_PZ_261                2     2     FB1_12          
N_PZ_260                2     2     FB1_13          
QuadDecoder1/rQuadA<1>  2     2     FB1_14  DFF     RESET
QuadDecoder3/rQuadB<1>  2     2     FB1_15  DFF     RESET
N_PZ_258                2     2     FB1_16          
Wire/rQ<10>             5     7     FB2_1   TFF     RESET
Count3<3>               4     8     FB2_2   TFF     RESET
Found3                  3     4     FB2_3   DFF     RESET
Found2                  3     4     FB2_4   DFF     RESET
Count3<2>               4     7     FB2_5   TFF     RESET
Count3<1>               4     6     FB2_6   TFF     RESET
Count3<0>               4     5     FB2_7   TFF     RESET
Count2<3>               4     8     FB2_8   TFF     RESET
Found1                  3     4     FB2_9   DFF     RESET
Count2<2>               4     7     FB2_10  TFF     RESET
Count1<0>               4     5     FB2_11  TFF     RESET
Count2<1>               4     6     FB2_12  TFF     RESET
Count2<0>               4     5     FB2_13  TFF     RESET
Count1<1>               4     6     FB2_14  TFF     RESET
Count1<2>               4     7     FB2_15  TFF     RESET
Count1<3>               4     8     FB2_16  TFF     RESET
QuadDecoder3/rQuadZ     1     1     FB3_1   DFF     RESET
QuadDecoder3/rQuadB<0>  2     5     FB3_2   DFF     RESET
QuadDecoder3/rQuadA<0>  2     5     FB3_3   DFF     RESET
Wire/rQ<3>              5     7     FB3_4   TFF     RESET
Wire/rQ<2>              5     7     FB3_5   TFF     RESET
QuadDecoder2/rQuadZ     1     1     FB3_6   DFF     RESET
Wire/rQ<11>             5     7     FB3_7   TFF     RESET
Wire/rQ<12>             5     7     FB3_8   TFF     RESET

Signal                  Total Total Loc     Reg     Reg Init
Name                    Pts   Inps          Use     State
Wire/rQ<13>             5     7     FB3_9   TFF     RESET
QuadDecoder2/rQuadB<0>  2     5     FB3_10  DFF     RESET
QuadDecoder2/rQuadA<0>  1     1     FB3_11  DFF     RESET
QuadDecoder1/rQuadZ     1     1     FB3_12  DFF     RESET
Wire/rQ<14>             5     7     FB3_13  TFF     RESET
QuadDecoder1/rQuadB<0>  1     1     FB3_14  DFF     RESET
QuadDecoder1/rQuadA<0>  1     1     FB3_15  DFF     RESET
Wire/rQ<15>             4     6     FB3_16  TFF     RESET
Wire/rQ<9>              5     7     FB4_6   TFF     RESET
Wire/rQ<8>              5     7     FB4_8   TFF     RESET
Wire/rQ<7>              5     7     FB4_9   TFF     RESET
Wire/rQ<6>              5     7     FB4_10  TFF     RESET
Wire/rQ<5>              5     7     FB4_12  TFF     RESET
Wire/rLE                1     1     FB4_13  DFF     RESET
Wire/rSCLK              1     1     FB4_15  DFF     RESET
Wire/rQ<4>              5     7     FB4_16  TFF     RESET

** 13 Inputs **

Signal                  Bank Loc     Pin   Pin       Pin     I/O      I/O
Name                                 No.   Type      Use     STD      Style
Clk                     2    FB1_3   36    I/O       I       LVCMOS18 KPR
Q3Z                     2    FB3_1   29    I/O       I       LVCMOS18 KPR
Q3B                     2    FB3_2   28    I/O       I       LVCMOS18 KPR
Q3A                     2    FB3_3   27    I/O       I       LVCMOS18 KPR
Q2Z                     2    FB3_6   23    I/O       I       LVCMOS18 KPR
Q2B                     2    FB3_10  22    I/O       I       LVCMOS18 KPR
Q2A                     2    FB3_11  21    I/O       I       LVCMOS18 KPR
Q1Z                     2    FB3_12  20    I/O       I       LVCMOS18 KPR
Q1B                     2    FB3_14  19    I/O       I       LVCMOS18 KPR
Q1A                     2    FB3_15  18    I/O       I       LVCMOS18 KPR
Seek                    1    FB4_11  12    I/O       I       LVCMOS18 KPR
LE                      1    FB4_13  13    I/O       I       LVCMOS18 KPR
SCLK                    1    FB4_15  16    I/O       I       LVCMOS18 KPR

Legend:
Pin No.   - ~     - User Assigned
I/O Style - OD    - OpenDrain
          - PU    - Pullup
          - KPR   - Keeper
          - S     - SchmittTrigger
          - DG    - DataGate
Reg Use   - LATCH - Transparent latch
          - DFF   - D-flip-flop
          - DEFF  - D-flip-flop with clock enable
          - TFF   - T-flip-flop
          - TDFF  - Dual-edge-triggered T-flip-flop
          - DDFF  - Dual-edge-triggered flip-flop
          - DDEFF - Dual-edge-triggered flip-flop with clock enable
          /S (after any above flop/latch type) indicates initial state is Set
**************************  Function Block Details  ************************
Legend:
Total Pt     - Total product terms used by the macrocell signal
Loc          - Location where logic was mapped in device
Pin Type/Use - I  - Input             GCK - Global clock
               O  - Output            GTS - Global Output Enable
              (b) - Buried macrocell  GSR - Global Set/Reset
              VRF - Vref
Pin No.      - ~  - User Assigned
*********************************** FB1  ***********************************
This function block is part of I/O Bank number:               2
Number of function block inputs used/remaining:               22/18
Number of function block control terms used/remaining:        1/3
Number of PLA product terms used/remaining:                   29/27
Signal                        Total Loc     Pin  Pin     Pin   CTC CTR CTS CTE
Name                          Pt            No.  Type    Use   
Wire/rQ<1>                    5     FB1_1   38   I/O     (b)    +          
Wire/rQ<0>                    4     FB1_2   37   I/O     (b)    +          
N_PZ_265                      2     FB1_3   36   I/O     I                 
N_PZ_259                      2     FB1_4        (b)     (b)               
QuadDecoder3/rQuadA<1>        2     FB1_5        (b)     (b)    +          
QuadDecoder2/rQuadB<1>        2     FB1_6        (b)     (b)    +          
QuadDecoder2/rQuadA<1>        2     FB1_7        (b)     (b)    +          
QuadDecoder1/rQuadB<1>        2     FB1_8        (b)     (b)    +          
Clear                         2     FB1_9   34   GTS/I/O (b)    +          
N_PZ_263                      2     FB1_10  33   GTS/I/O (b)               
N_PZ_262                      2     FB1_11  32   GTS/I/O (b)               
N_PZ_261                      2     FB1_12  31   GTS/I/O (b)               
N_PZ_260                      2     FB1_13  30   GSR/I/O (b)               
QuadDecoder1/rQuadA<1>        2     FB1_14       (b)     (b)    +          
QuadDecoder3/rQuadB<1>        2     FB1_15       (b)     (b)    +          
N_PZ_258                      2     FB1_16       (b)     (b)               

Signals Used by Logic in Function Block
  1: Clk                      9: QuadDecoder1/rQuadB<1>  16: QuadDecoder3/rQuadB<0> 
  2: Count3<0>               10: QuadDecoder2/rQuadA<0>  17: QuadDecoder3/rQuadB<1> 
  3: Count3<1>               11: QuadDecoder2/rQuadA<1>  18: SCLK 
  4: LE                      12: QuadDecoder2/rQuadB<0>  19: Wire/rLE 
  5: N_PZ_265                13: QuadDecoder2/rQuadB<1>  20: Wire/rQ<0> 
  6: QuadDecoder1/rQuadA<0>  14: QuadDecoder3/rQuadA<0>  21: Wire/rQ<1> 
  7: QuadDecoder1/rQuadA<1>  15: QuadDecoder3/rQuadA<1>  22: Wire/rSCLK 
  8: QuadDecoder1/rQuadB<0> 

Signal                     1         2         3         4 FB      
Name             0----+----0----+----0----+----0----+----0 Inputs  
Wire/rQ<1>        X.X.X............X.XXX.................. 7       
Wire/rQ<0>        XX..X............X.X.X.................. 6       
N_PZ_265          ...X.............XX..X.................. 4       
N_PZ_259          ......XX................................ 2       
QuadDecoder3/rQuadA<1> 
                  X............X.......................... 2       
QuadDecoder2/rQuadB<1> 
                  X..........X............................ 2       
QuadDecoder2/rQuadA<1> 
                  X........X.............................. 2       
QuadDecoder1/rQuadB<1> 
                  X......X................................ 2       
Clear             X..X..............X..................... 3       
N_PZ_263          .........X..X........................... 2       
N_PZ_262          .....X..X............................... 2       
N_PZ_261          .............X..X....................... 2       
N_PZ_260          ..........XX............................ 2       
QuadDecoder1/rQuadA<1> 
                  X....X.................................. 2       
QuadDecoder3/rQuadB<1> 
                  X..............X........................ 2       
N_PZ_258          ..............XX........................ 2       
                 0----+----1----+----2----+----3----+----4
                           0         0         0         0
*********************************** FB2  ***********************************
This function block is part of I/O Bank number:               1
Number of function block inputs used/remaining:               31/9
Number of function block control terms used/remaining:        1/3
Number of PLA product terms used/remaining:                   47/9
Signal                        Total Loc     Pin  Pin     Pin   CTC CTR CTS CTE
Name                          Pt            No.  Type    Use   
Wire/rQ<10>                   5     FB2_1   39   I/O     (b)    +          
Count3<3>                     4     FB2_2   40   I/O     (b)    +          
Found3                        3     FB2_3        (b)     (b)    +          
Found2                        3     FB2_4        (b)     (b)    +          
Count3<2>                     4     FB2_5   41   I/O     (b)    +          
Count3<1>                     4     FB2_6   42   I/O     (b)    +          
Count3<0>                     4     FB2_7   43   GCK/I/O (b)    +          
Count2<3>                     4     FB2_8   44   GCK/I/O (b)    +          
Found1                        3     FB2_9        (b)     (b)    +          
Count2<2>                     4     FB2_10  1    GCK/I/O (b)    +          
Count1<0>                     4     FB2_11       (b)     (b)    +          
Count2<1>                     4     FB2_12  2    I/O     (b)    +          
Count2<0>                     4     FB2_13  3    I/O     (b)    +          
Count1<1>                     4     FB2_14       (b)     (b)    +          
Count1<2>                     4     FB2_15       (b)     (b)    +          
Count1<3>                     4     FB2_16       (b)     (b)    +          

Signals Used by Logic in Function Block
  1: Clear             12: Count3<1>         22: N_PZ_262 
  2: Clk               13: Count3<2>         23: N_PZ_263 
  3: Count1<0>         14: Count3<3>         24: N_PZ_265 
  4: Count1<1>         15: Found1            25: QuadDecoder2/rQuadB<0>.COMB 
  5: Count1<2>         16: Found2            26: QuadDecoder3/rQuadA<0>.COMB 
  6: Count1<3>         17: Found3            27: QuadDecoder3/rQuadB<0>.COMB 
  7: Count2<0>         18: N_PZ_258          28: SCLK 
  8: Count2<1>         19: N_PZ_259          29: Wire/rQ<10> 
  9: Count2<2>         20: N_PZ_260          30: Wire/rQ<9> 
 10: Count2<3>         21: N_PZ_261          31: Wire/rSCLK 
 11: Count3<0>        

Signal                     1         2         3         4 FB      
Name             0----+----0----+----0----+----0----+----0 Inputs  
Wire/rQ<10>       .X..X..................X...XXXX......... 7       
Count3<3>         .X........XXXX...X..X.....X............. 8       
Found3            XX..............X.........X............. 4       
Found2            XX.............X........X............... 4       
Count3<2>         .X........XXX....X..X.....X............. 7       
Count3<1>         .X........XX.....X..X.....X............. 6       
Count3<0>         .X........X......X..X.....X............. 5       
Count2<3>         .X....XXXX.........X..X.X............... 8       
Found1            XX............X..........X.............. 4       
Count2<2>         .X....XXX..........X..X.X............... 7       
Count1<0>         .XX...............X..X...X.............. 5       
Count2<1>         .X....XX...........X..X.X............... 6       
Count2<0>         .X....X............X..X.X............... 5       
Count1<1>         .XXX..............X..X...X.............. 6       
Count1<2>         .XXXX.............X..X...X.............. 7       
Count1<3>         .XXXXX............X..X...X.............. 8       
                 0----+----1----+----2----+----3----+----4
                           0         0         0         0
*********************************** FB3  ***********************************
This function block is part of I/O Bank number:               2
Number of function block inputs used/remaining:               26/14
Number of function block control terms used/remaining:        1/3
Number of PLA product terms used/remaining:                   31/25
Signal                        Total Loc     Pin  Pin     Pin   CTC CTR CTS CTE
Name                          Pt            No.  Type    Use   
QuadDecoder3/rQuadZ           1     FB3_1   29   I/O     I      +          
QuadDecoder3/rQuadB<0>        2     FB3_2   28   I/O     I      +          
QuadDecoder3/rQuadA<0>        2     FB3_3   27   I/O     I      +          
Wire/rQ<3>                    5     FB3_4        (b)     (b)    +          
Wire/rQ<2>                    5     FB3_5        (b)     (b)    +          
QuadDecoder2/rQuadZ           1     FB3_6   23   I/O     I      +          
Wire/rQ<11>                   5     FB3_7        (b)     (b)    +          
Wire/rQ<12>                   5     FB3_8        (b)     (b)    +          
Wire/rQ<13>                   5     FB3_9        (b)     (b)    +          
QuadDecoder2/rQuadB<0>        2     FB3_10  22   I/O     I      +          
QuadDecoder2/rQuadA<0>        1     FB3_11  21   I/O     I      +          
QuadDecoder1/rQuadZ           1     FB3_12  20   I/O     I      +          
Wire/rQ<14>                   5     FB3_13       (b)     (b)    +          
QuadDecoder1/rQuadB<0>        1     FB3_14  19   I/O     I      +          
QuadDecoder1/rQuadA<0>        1     FB3_15  18   I/O     I      +          
Wire/rQ<15>                   4     FB3_16       (b)     (b)    +          

Signals Used by Logic in Function Block
  1: Clk               10: Q2Z                  19: Wire/rQ<12> 
  2: Count1<3>         11: Q3Z                  20: Wire/rQ<13> 
  3: Count3<2>         12: QuadDecoder1/rQuadZ  21: Wire/rQ<14> 
  4: Count3<3>         13: QuadDecoder2/rQuadZ  22: Wire/rQ<15> 
  5: Found1            14: QuadDecoder3/rQuadZ  23: Wire/rQ<1> 
  6: Found2            15: SCLK                 24: Wire/rQ<2> 
  7: Found3            16: Seek                 25: Wire/rQ<3> 
  8: N_PZ_265          17: Wire/rQ<10>          26: Wire/rSCLK 
  9: Q1Z               18: Wire/rQ<11>         

Signal                     1         2         3         4 FB      
Name             0----+----0----+----0----+----0----+----0 Inputs  
QuadDecoder3/rQuadB<0> 
                  X.....X...X..X.X........................ 5       
QuadDecoder3/rQuadA<0> 
                  X...X...X..X...X........................ 5       
Wire/rQ<3>        X..X...X......X........XXX.............. 7       
Wire/rQ<2>        X.X....X......X.......XX.X.............. 7       
Wire/rQ<11>       XX.....X......X.XX.......X.............. 7       
Wire/rQ<12>       X.....XX......X..XX......X.............. 7       
Wire/rQ<13>       X....X.X......X...XX.....X.............. 7       
QuadDecoder2/rQuadB<0> 
                  X....X...X..X..X........................ 5       
Wire/rQ<14>       X...X..X......X....XX....X.............. 7       
Wire/rQ<15>       X......X......X.....XX...X.............. 6       
                 0----+----1----+----2----+----3----+----4
                           0         0         0         0
*********************************** FB4  ***********************************
This function block is part of I/O Bank number:               1
Number of function block inputs used/remaining:               18/22
Number of function block control terms used/remaining:        1/3
Number of PLA product terms used/remaining:                   27/29
Signal                        Total Loc     Pin  Pin     Pin   CTC CTR CTS CTE
Name                          Pt            No.  Type    Use   
(unused)                      0     FB4_1   5    I/O           
(unused)                      0     FB4_2   6    I/O           
(unused)                      0     FB4_3        (b)           
(unused)                      0     FB4_4        (b)           
(unused)                      0     FB4_5        (b)           
Wire/rQ<9>                    5     FB4_6        (b)     (b)    +          
(unused)                      0     FB4_7   8    I/O           
Wire/rQ<8>                    5     FB4_8        (b)     (b)    +          
Wire/rQ<7>                    5     FB4_9        (b)     (b)    +          
Wire/rQ<6>                    5     FB4_10       (b)     (b)    +          
(unused)                      0     FB4_11  12   I/O     I     
Wire/rQ<5>                    5     FB4_12       (b)     (b)    +          
Wire/rLE                      1     FB4_13  13   I/O     I      +          
MISO                          3     FB4_14  14   I/O     O      +          
Wire/rSCLK                    1     FB4_15  16   I/O     I      +          
Wire/rQ<4>                    5     FB4_16       (b)     (b)    +          

Signals Used by Logic in Function Block
  1: Clk                7: Count2<3>         13: Wire/rQ<5> 
  2: Count1<0>          8: N_PZ_265          14: Wire/rQ<6> 
  3: Count1<1>          9: SCLK              15: Wire/rQ<7> 
  4: Count2<0>         10: Wire/rQ<15>       16: Wire/rQ<8> 
  5: Count2<1>         11: Wire/rQ<3>        17: Wire/rQ<9> 
  6: Count2<2>         12: Wire/rQ<4>        18: Wire/rSCLK 

Signal                     1         2         3         4 FB      
Name             0----+----0----+----0----+----0----+----0 Inputs  
Wire/rQ<9>        X.X....XX......XXX...................... 7       
Wire/rQ<8>        XX.....XX.....XX.X...................... 7       
Wire/rQ<7>        X.....XXX....XX..X...................... 7       
Wire/rQ<6>        X....X.XX...XX...X...................... 7       
Wire/rQ<5>        X...X..XX..XX....X...................... 7       
MISO              X.......XX.......X...................... 4       
Wire/rQ<4>        X..X...XX.XX.....X...................... 7       
                 0----+----1----+----2----+----3----+----4
                           0         0         0         0
*******************************  Equations  ********************************

********** Mapped Logic **********

FDCPE_Clear: FDCPE port map (Clear,Clear_D,Clk,'0','0','1');
Clear_D <= (LE AND NOT Wire/rLE);

FTCPE_Count10: FTCPE port map (Count1(0),Count1_T(0),Clk,'0','0','1');
Count1_T(0) <= ((Count1(0) AND QuadDecoder3/rQuadA(0).COMB)
	OR (NOT QuadDecoder3/rQuadA(0).COMB AND N_PZ_259 AND 
	N_PZ_262)
	OR (NOT QuadDecoder3/rQuadA(0).COMB AND NOT N_PZ_259 AND 
	NOT N_PZ_262));

FTCPE_Count11: FTCPE port map (Count1(1),Count1_T(1),Clk,'0','0','1');
Count1_T(1) <= ((QuadDecoder3/rQuadA(0).COMB AND Count1(1))
	OR (Count1(0) AND NOT QuadDecoder3/rQuadA(0).COMB AND 
	N_PZ_259 AND N_PZ_262)
	OR (NOT Count1(0) AND NOT QuadDecoder3/rQuadA(0).COMB AND 
	NOT N_PZ_259 AND NOT N_PZ_262));

FTCPE_Count12: FTCPE port map (Count1(2),Count1_T(2),Clk,'0','0','1');
Count1_T(2) <= ((QuadDecoder3/rQuadA(0).COMB AND Count1(2))
	OR (Count1(0) AND NOT QuadDecoder3/rQuadA(0).COMB AND 
	N_PZ_259 AND N_PZ_262 AND Count1(1))
	OR (NOT Count1(0) AND NOT QuadDecoder3/rQuadA(0).COMB AND 
	NOT N_PZ_259 AND NOT N_PZ_262 AND NOT Count1(1)));

FTCPE_Count13: FTCPE port map (Count1(3),Count1_T(3),Clk,'0','0','1');
Count1_T(3) <= ((QuadDecoder3/rQuadA(0).COMB AND Count1(3))
	OR (Count1(0) AND NOT QuadDecoder3/rQuadA(0).COMB AND 
	N_PZ_259 AND N_PZ_262 AND Count1(1) AND Count1(2))
	OR (NOT Count1(0) AND NOT QuadDecoder3/rQuadA(0).COMB AND 
	NOT N_PZ_259 AND NOT N_PZ_262 AND NOT Count1(1) AND NOT Count1(2)));

FTCPE_Count20: FTCPE port map (Count2(0),Count2_T(0),Clk,'0','0','1');
Count2_T(0) <= ((Count2(0) AND QuadDecoder2/rQuadB(0).COMB)
	OR (NOT QuadDecoder2/rQuadB(0).COMB AND N_PZ_260 AND 
	N_PZ_263)
	OR (NOT QuadDecoder2/rQuadB(0).COMB AND NOT N_PZ_260 AND 
	NOT N_PZ_263));

FTCPE_Count21: FTCPE port map (Count2(1),Count2_T(1),Clk,'0','0','1');
Count2_T(1) <= ((QuadDecoder2/rQuadB(0).COMB AND Count2(1))
	OR (Count2(0) AND NOT QuadDecoder2/rQuadB(0).COMB AND 
	NOT N_PZ_260 AND NOT N_PZ_263)
	OR (NOT Count2(0) AND NOT QuadDecoder2/rQuadB(0).COMB AND 
	N_PZ_260 AND N_PZ_263));

FTCPE_Count22: FTCPE port map (Count2(2),Count2_T(2),Clk,'0','0','1');
Count2_T(2) <= ((QuadDecoder2/rQuadB(0).COMB AND Count2(2))
	OR (Count2(0) AND NOT QuadDecoder2/rQuadB(0).COMB AND 
	NOT N_PZ_260 AND NOT N_PZ_263 AND Count2(1))
	OR (NOT Count2(0) AND NOT QuadDecoder2/rQuadB(0).COMB AND 
	N_PZ_260 AND N_PZ_263 AND NOT Count2(1)));

FTCPE_Count23: FTCPE port map (Count2(3),Count2_T(3),Clk,'0','0','1');
Count2_T(3) <= ((QuadDecoder2/rQuadB(0).COMB AND Count2(3))
	OR (Count2(0) AND NOT QuadDecoder2/rQuadB(0).COMB AND 
	NOT N_PZ_260 AND NOT N_PZ_263 AND Count2(1) AND Count2(2))
	OR (NOT Count2(0) AND NOT QuadDecoder2/rQuadB(0).COMB AND 
	N_PZ_260 AND N_PZ_263 AND NOT Count2(1) AND NOT Count2(2)));

FTCPE_Count30: FTCPE port map (Count3(0),Count3_T(0),Clk,'0','0','1');
Count3_T(0) <= ((Count3(0) AND QuadDecoder3/rQuadB(0).COMB)
	OR (NOT QuadDecoder3/rQuadB(0).COMB AND N_PZ_258 AND 
	N_PZ_261)
	OR (NOT QuadDecoder3/rQuadB(0).COMB AND NOT N_PZ_258 AND 
	NOT N_PZ_261));

FTCPE_Count31: FTCPE port map (Count3(1),Count3_T(1),Clk,'0','0','1');
Count3_T(1) <= ((QuadDecoder3/rQuadB(0).COMB AND Count3(1))
	OR (Count3(0) AND NOT QuadDecoder3/rQuadB(0).COMB AND 
	N_PZ_258 AND N_PZ_261)
	OR (NOT Count3(0) AND NOT QuadDecoder3/rQuadB(0).COMB AND 
	NOT N_PZ_258 AND NOT N_PZ_261));

FTCPE_Count32: FTCPE port map (Count3(2),Count3_T(2),Clk,'0','0','1');
Count3_T(2) <= ((QuadDecoder3/rQuadB(0).COMB AND Count3(2))
	OR (Count3(0) AND NOT QuadDecoder3/rQuadB(0).COMB AND 
	N_PZ_258 AND N_PZ_261 AND Count3(1))
	OR (NOT Count3(0) AND NOT QuadDecoder3/rQuadB(0).COMB AND 
	NOT N_PZ_258 AND NOT N_PZ_261 AND NOT Count3(1)));

FTCPE_Count33: FTCPE port map (Count3(3),Count3_T(3),Clk,'0','0','1');
Count3_T(3) <= ((QuadDecoder3/rQuadB(0).COMB AND Count3(3))
	OR (Count3(0) AND NOT QuadDecoder3/rQuadB(0).COMB AND 
	N_PZ_258 AND N_PZ_261 AND Count3(1) AND Count3(2))
	OR (NOT Count3(0) AND NOT QuadDecoder3/rQuadB(0).COMB AND 
	NOT N_PZ_258 AND NOT N_PZ_261 AND NOT Count3(1) AND NOT Count3(2)));

FDCPE_Found1: FDCPE port map (Found1,Found1_D,Clk,'0','0','1');
Found1_D <= ((QuadDecoder3/rQuadA(0).COMB)
	OR (NOT Clear AND Found1));

FDCPE_Found2: FDCPE port map (Found2,Found2_D,Clk,'0','0','1');
Found2_D <= ((QuadDecoder2/rQuadB(0).COMB)
	OR (NOT Clear AND Found2));

FDCPE_Found3: FDCPE port map (Found3,Found3_D,Clk,'0','0','1');
Found3_D <= ((QuadDecoder3/rQuadB(0).COMB)
	OR (Found3 AND NOT Clear));

FDCPE_MISO: FDCPE port map (MISO,Wire/rQ(15),Clk,'0','0',MISO_CE);
MISO_CE <= (SCLK AND NOT Wire/rSCLK);


N_PZ_258 <= ((QuadDecoder3/rQuadB(0) AND QuadDecoder3/rQuadA(1))
	OR (NOT QuadDecoder3/rQuadB(0) AND NOT QuadDecoder3/rQuadA(1)));


N_PZ_259 <= ((QuadDecoder1/rQuadB(0) AND QuadDecoder1/rQuadA(1))
	OR (NOT QuadDecoder1/rQuadB(0) AND NOT QuadDecoder1/rQuadA(1)));


N_PZ_260 <= ((QuadDecoder2/rQuadB(0) AND NOT QuadDecoder2/rQuadA(1))
	OR (NOT QuadDecoder2/rQuadB(0) AND QuadDecoder2/rQuadA(1)));


N_PZ_261 <= ((QuadDecoder3/rQuadA(0) AND NOT QuadDecoder3/rQuadB(1))
	OR (NOT QuadDecoder3/rQuadA(0) AND QuadDecoder3/rQuadB(1)));


N_PZ_262 <= ((QuadDecoder1/rQuadA(0) AND NOT QuadDecoder1/rQuadB(1))
	OR (NOT QuadDecoder1/rQuadA(0) AND QuadDecoder1/rQuadB(1)));


N_PZ_263 <= ((QuadDecoder2/rQuadA(0) AND QuadDecoder2/rQuadB(1))
	OR (NOT QuadDecoder2/rQuadA(0) AND NOT QuadDecoder2/rQuadB(1)));


N_PZ_265 <= ((NOT SCLK AND LE AND NOT Wire/rLE)
	OR (Wire/rSCLK AND LE AND NOT Wire/rLE));

FDCPE_QuadDecoder1/rQuadA0: FDCPE port map (QuadDecoder1/rQuadA(0),Q1A,Clk,'0','0','1');

FDCPE_QuadDecoder1/rQuadA1: FDCPE port map (QuadDecoder1/rQuadA(1),QuadDecoder1/rQuadA(0),Clk,'0','0','1');

FDCPE_QuadDecoder1/rQuadB0: FDCPE port map (QuadDecoder1/rQuadB(0),Q1B,Clk,'0','0','1');

FDCPE_QuadDecoder1/rQuadB1: FDCPE port map (QuadDecoder1/rQuadB(1),QuadDecoder1/rQuadB(0),Clk,'0','0','1');

FDCPE_QuadDecoder1/rQuadZ: FDCPE port map (QuadDecoder1/rQuadZ,Q1Z,Clk,'0','0','1');

FDCPE_QuadDecoder2/rQuadA0: FDCPE port map (QuadDecoder2/rQuadA(0),Q2A,Clk,'0','0','1');

FDCPE_QuadDecoder2/rQuadA1: FDCPE port map (QuadDecoder2/rQuadA(1),QuadDecoder2/rQuadA(0),Clk,'0','0','1');


QuadDecoder2/rQuadB(0).COMB <= (NOT Found2 AND Q2Z AND Seek AND NOT QuadDecoder2/rQuadZ);FDCPE_QuadDecoder2/rQuadB0: FDCPE port map (QuadDecoder2/rQuadB(0),Q2B,Clk,'0','0','1');

FDCPE_QuadDecoder2/rQuadB1: FDCPE port map (QuadDecoder2/rQuadB(1),QuadDecoder2/rQuadB(0),Clk,'0','0','1');

FDCPE_QuadDecoder2/rQuadZ: FDCPE port map (QuadDecoder2/rQuadZ,Q2Z,Clk,'0','0','1');


QuadDecoder3/rQuadA(0).COMB <= (NOT Found1 AND NOT QuadDecoder1/rQuadZ AND Seek AND Q1Z);FDCPE_QuadDecoder3/rQuadA0: FDCPE port map (QuadDecoder3/rQuadA(0),Q3A,Clk,'0','0','1');

FDCPE_QuadDecoder3/rQuadA1: FDCPE port map (QuadDecoder3/rQuadA(1),QuadDecoder3/rQuadA(0),Clk,'0','0','1');


QuadDecoder3/rQuadB(0).COMB <= (NOT Found3 AND Seek AND Q3Z AND NOT QuadDecoder3/rQuadZ);FDCPE_QuadDecoder3/rQuadB0: FDCPE port map (QuadDecoder3/rQuadB(0),Q3B,Clk,'0','0','1');

FDCPE_QuadDecoder3/rQuadB1: FDCPE port map (QuadDecoder3/rQuadB(1),QuadDecoder3/rQuadB(0),Clk,'0','0','1');

FDCPE_QuadDecoder3/rQuadZ: FDCPE port map (QuadDecoder3/rQuadZ,Q3Z,Clk,'0','0','1');

FDCPE_Wire/rLE: FDCPE port map (Wire/rLE,LE,Clk,'0','0','1');

FDCPE_Wire/rQ0: FDCPE port map (Wire/rQ(0),Wire/rQ_D(0),Clk,'0','0','1');
Wire/rQ_D(0) <= NOT (((SCLK AND NOT Wire/rSCLK)
	OR (NOT Wire/rQ(0) AND NOT N_PZ_265)
	OR (NOT Count3(0) AND N_PZ_265)));

FTCPE_Wire/rQ1: FTCPE port map (Wire/rQ(1),Wire/rQ_T(1),Clk,'0','0','1');
Wire/rQ_T(1) <= ((Wire/rQ(1) AND N_PZ_265 AND NOT Count3(1))
	OR (NOT Wire/rQ(1) AND N_PZ_265 AND Count3(1))
	OR (SCLK AND Wire/rQ(1) AND NOT Wire/rQ(0) AND NOT Wire/rSCLK)
	OR (SCLK AND NOT Wire/rQ(1) AND Wire/rQ(0) AND NOT Wire/rSCLK));

FTCPE_Wire/rQ2: FTCPE port map (Wire/rQ(2),Wire/rQ_T(2),Clk,'0','0','1');
Wire/rQ_T(2) <= ((Wire/rQ(2) AND N_PZ_265 AND NOT Count3(2))
	OR (NOT Wire/rQ(2) AND N_PZ_265 AND Count3(2))
	OR (SCLK AND Wire/rQ(2) AND NOT Wire/rQ(1) AND NOT Wire/rSCLK)
	OR (SCLK AND NOT Wire/rQ(2) AND Wire/rQ(1) AND NOT Wire/rSCLK));

FTCPE_Wire/rQ3: FTCPE port map (Wire/rQ(3),Wire/rQ_T(3),Clk,'0','0','1');
Wire/rQ_T(3) <= ((Wire/rQ(3) AND N_PZ_265 AND NOT Count3(3))
	OR (NOT Wire/rQ(3) AND N_PZ_265 AND Count3(3))
	OR (SCLK AND Wire/rQ(3) AND NOT Wire/rQ(2) AND NOT Wire/rSCLK)
	OR (SCLK AND NOT Wire/rQ(3) AND Wire/rQ(2) AND NOT Wire/rSCLK));

FTCPE_Wire/rQ4: FTCPE port map (Wire/rQ(4),Wire/rQ_T(4),Clk,'0','0','1');
Wire/rQ_T(4) <= ((Wire/rQ(4) AND N_PZ_265 AND NOT Count2(0))
	OR (NOT Wire/rQ(4) AND N_PZ_265 AND Count2(0))
	OR (SCLK AND Wire/rQ(4) AND NOT Wire/rQ(3) AND NOT Wire/rSCLK)
	OR (SCLK AND NOT Wire/rQ(4) AND Wire/rQ(3) AND NOT Wire/rSCLK));

FTCPE_Wire/rQ5: FTCPE port map (Wire/rQ(5),Wire/rQ_T(5),Clk,'0','0','1');
Wire/rQ_T(5) <= ((Wire/rQ(5) AND N_PZ_265 AND NOT Count2(1))
	OR (NOT Wire/rQ(5) AND N_PZ_265 AND Count2(1))
	OR (SCLK AND Wire/rQ(5) AND NOT Wire/rQ(4) AND NOT Wire/rSCLK)
	OR (SCLK AND NOT Wire/rQ(5) AND Wire/rQ(4) AND NOT Wire/rSCLK));

FTCPE_Wire/rQ6: FTCPE port map (Wire/rQ(6),Wire/rQ_T(6),Clk,'0','0','1');
Wire/rQ_T(6) <= ((Wire/rQ(6) AND N_PZ_265 AND NOT Count2(2))
	OR (NOT Wire/rQ(6) AND N_PZ_265 AND Count2(2))
	OR (SCLK AND Wire/rQ(6) AND NOT Wire/rQ(5) AND NOT Wire/rSCLK)
	OR (SCLK AND NOT Wire/rQ(6) AND Wire/rQ(5) AND NOT Wire/rSCLK));

FTCPE_Wire/rQ7: FTCPE port map (Wire/rQ(7),Wire/rQ_T(7),Clk,'0','0','1');
Wire/rQ_T(7) <= ((Wire/rQ(7) AND N_PZ_265 AND NOT Count2(3))
	OR (NOT Wire/rQ(7) AND N_PZ_265 AND Count2(3))
	OR (SCLK AND Wire/rQ(7) AND NOT Wire/rQ(6) AND NOT Wire/rSCLK)
	OR (SCLK AND NOT Wire/rQ(7) AND Wire/rQ(6) AND NOT Wire/rSCLK));

FTCPE_Wire/rQ8: FTCPE port map (Wire/rQ(8),Wire/rQ_T(8),Clk,'0','0','1');
Wire/rQ_T(8) <= ((Wire/rQ(8) AND N_PZ_265 AND NOT Count1(0))
	OR (NOT Wire/rQ(8) AND N_PZ_265 AND Count1(0))
	OR (SCLK AND Wire/rQ(8) AND NOT Wire/rQ(7) AND NOT Wire/rSCLK)
	OR (SCLK AND NOT Wire/rQ(8) AND Wire/rQ(7) AND NOT Wire/rSCLK));

FTCPE_Wire/rQ9: FTCPE port map (Wire/rQ(9),Wire/rQ_T(9),Clk,'0','0','1');
Wire/rQ_T(9) <= ((Wire/rQ(9) AND N_PZ_265 AND NOT Count1(1))
	OR (NOT Wire/rQ(9) AND N_PZ_265 AND Count1(1))
	OR (SCLK AND Wire/rQ(9) AND NOT Wire/rQ(8) AND NOT Wire/rSCLK)
	OR (SCLK AND NOT Wire/rQ(9) AND Wire/rQ(8) AND NOT Wire/rSCLK));

FTCPE_Wire/rQ10: FTCPE port map (Wire/rQ(10),Wire/rQ_T(10),Clk,'0','0','1');
Wire/rQ_T(10) <= ((Wire/rQ(10) AND N_PZ_265 AND NOT Count1(2))
	OR (NOT Wire/rQ(10) AND N_PZ_265 AND Count1(2))
	OR (SCLK AND Wire/rQ(10) AND NOT Wire/rQ(9) AND NOT Wire/rSCLK)
	OR (SCLK AND NOT Wire/rQ(10) AND Wire/rQ(9) AND NOT Wire/rSCLK));

FTCPE_Wire/rQ11: FTCPE port map (Wire/rQ(11),Wire/rQ_T(11),Clk,'0','0','1');
Wire/rQ_T(11) <= ((Wire/rQ(11) AND N_PZ_265 AND NOT Count1(3))
	OR (NOT Wire/rQ(11) AND N_PZ_265 AND Count1(3))
	OR (SCLK AND Wire/rQ(11) AND NOT Wire/rQ(10) AND NOT Wire/rSCLK)
	OR (SCLK AND NOT Wire/rQ(11) AND Wire/rQ(10) AND NOT Wire/rSCLK));

FTCPE_Wire/rQ12: FTCPE port map (Wire/rQ(12),Wire/rQ_T(12),Clk,'0','0','1');
Wire/rQ_T(12) <= ((Wire/rQ(12) AND N_PZ_265 AND NOT Found3)
	OR (NOT Wire/rQ(12) AND N_PZ_265 AND Found3)
	OR (SCLK AND Wire/rQ(12) AND NOT Wire/rQ(11) AND NOT Wire/rSCLK)
	OR (SCLK AND NOT Wire/rQ(12) AND Wire/rQ(11) AND NOT Wire/rSCLK));

FTCPE_Wire/rQ13: FTCPE port map (Wire/rQ(13),Wire/rQ_T(13),Clk,'0','0','1');
Wire/rQ_T(13) <= ((Wire/rQ(13) AND N_PZ_265 AND NOT Found2)
	OR (NOT Wire/rQ(13) AND N_PZ_265 AND Found2)
	OR (SCLK AND Wire/rQ(13) AND NOT Wire/rQ(12) AND NOT Wire/rSCLK)
	OR (SCLK AND NOT Wire/rQ(13) AND Wire/rQ(12) AND NOT Wire/rSCLK));

FTCPE_Wire/rQ14: FTCPE port map (Wire/rQ(14),Wire/rQ_T(14),Clk,'0','0','1');
Wire/rQ_T(14) <= ((Wire/rQ(14) AND N_PZ_265 AND NOT Found1)
	OR (NOT Wire/rQ(14) AND N_PZ_265 AND Found1)
	OR (SCLK AND Wire/rQ(14) AND NOT Wire/rQ(13) AND NOT Wire/rSCLK)
	OR (SCLK AND NOT Wire/rQ(14) AND Wire/rQ(13) AND NOT Wire/rSCLK));

FTCPE_Wire/rQ15: FTCPE port map (Wire/rQ(15),Wire/rQ_T(15),Clk,'0','0','1');
Wire/rQ_T(15) <= ((Wire/rQ(15) AND N_PZ_265)
	OR (Wire/rQ(15) AND SCLK AND NOT Wire/rQ(14) AND NOT Wire/rSCLK)
	OR (NOT Wire/rQ(15) AND SCLK AND Wire/rQ(14) AND NOT Wire/rSCLK));

FDCPE_Wire/rSCLK: FDCPE port map (Wire/rSCLK,SCLK,Clk,'0','0','1');


Register Legend:
 FDCPE (Q,D,C,CLR,PRE,CE); 
 FDDCPE (Q,D,C,CLR,PRE,CE); 
 FTCPE (Q,D,C,CLR,PRE,CE); 
 FTDCPE (Q,D,C,CLR,PRE,CE); 
 LDCP  (Q,D,G,CLR,PRE); 

******************************  Device Pin Out *****************************

Device : XC2C64A-7-VQ44


   --------------------------------  
  /44 43 42 41 40 39 38 37 36 35 34 \
 | 1                             33 | 
 | 2                             32 | 
 | 3                             31 | 
 | 4                             30 | 
 | 5         XC2C64A-7-VQ44      29 | 
 | 6                             28 | 
 | 7                             27 | 
 | 8                             26 | 
 | 9                             25 | 
 | 10                            24 | 
 | 11                            23 | 
 \ 12 13 14 15 16 17 18 19 20 21 22 /
   --------------------------------  


Pin Signal                         Pin Signal                        
No. Name                           No. Name                          
  1 KPR                              23 Q2Z                           
  2 KPR                              24 TDO                           
  3 KPR                              25 GND                           
  4 GND                              26 VCCIO-1.8                     
  5 KPR                              27 Q3A                           
  6 KPR                              28 Q3B                           
  7 VCCIO-1.8                        29 Q3Z                           
  8 KPR                              30 KPR                           
  9 TDI                              31 KPR                           
 10 TMS                              32 KPR                           
 11 TCK                              33 KPR                           
 12 Seek                             34 KPR                           
 13 LE                               35 VCCAUX                        
 14 MISO                             36 Clk                           
 15 VCC                              37 KPR                           
 16 SCLK                             38 KPR                           
 17 GND                              39 KPR                           
 18 Q1A                              40 KPR                           
 19 Q1B                              41 KPR                           
 20 Q1Z                              42 KPR                           
 21 Q2A                              43 KPR                           
 22 Q2B                              44 KPR                           


Legend :  NC  = Not Connected, unbonded pin
        PGND  = Unused I/O configured as additional Ground pin
         KPR  = Unused I/O with weak keeper (leave unconnected)
         WPU  = Unused I/O with weak pull up (leave unconnected)
         TIE  = Unused I/O floating -- must tie to VCC, GND or other signal
         VCC  = Dedicated Power Pin
      VCCAUX  = Power supply for JTAG pins
   VCCIO-3.3  = I/O supply voltage for LVTTL, LVCMOS33, SSTL3_I
   VCCIO-2.5  = I/O supply voltage for LVCMOS25, SSTL2_I
   VCCIO-1.8  = I/O supply voltage for LVCMOS18
   VCCIO-1.5  = I/O supply voltage for LVCMOS15, HSTL_I
        VREF  = Reference voltage for indicated input standard
       *VREF  = Reference voltage pin selected by software
         GND  = Dedicated Ground Pin
         TDI  = Test Data In, JTAG pin
         TDO  = Test Data Out, JTAG pin
         TCK  = Test Clock, JTAG pin
         TMS  = Test Mode Select, JTAG pin
  PROHIBITED  = User reserved pin
****************************  Compiler Options  ****************************

Following is a list of all global compiler options used by the fitter run.

Device(s) Specified                         : xc2c64a-7-VQ44
Optimization Method                         : DENSITY
Multi-Level Logic Optimization              : ON
Ignore Timing Specifications                : OFF
Default Register Power Up Value             : LOW
Keep User Location Constraints              : ON
What-You-See-Is-What-You-Get                : OFF
Exhaustive Fitting                          : OFF
Keep Unused Inputs                          : OFF
Slew Rate                                   : FAST
Set Unused I/O Pin Termination              : KEEPER
Global Clock Optimization                   : ON
Global Set/Reset Optimization               : ON
Global Ouput Enable Optimization            : ON
Enable Input Registers                      : ON
Function Block Fan-in Limit                 : 38
Use DATA_GATE Attribute                     : ON
Set Tristate Outputs to Termination Mode    : KEEPER
Default Voltage Standard for All Outputs    : LVCMOS18
Input Limit                                 : 32
Pterm Limit                                 : 28
