#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Mon May  4 12:59:30 2020
# Process ID: 4376
# Current directory: /home/crypto/ws/thesis-related/sw/thesis
# Command line: vivado
# Log file: /home/crypto/ws/thesis-related/sw/thesis/vivado.log
# Journal file: /home/crypto/ws/thesis-related/sw/thesis/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/crypto/ws/thesis-related/hw/test_memory_mapped/Base/Base.xpr
report_ip_status -name ip_status 
upgrade_ip [get_ips  {base_blk_mem_gen_0_0 base_xdma_0_0 base_axi_gpio_1_0 base_util_ds_buf_0_0 base_jtag_axi_0_0 base_axi_bram_ctrl_0_0 base_axi_interconnect_0_0 base_axi_gpio_0_0}] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips {base_blk_mem_gen_0_0 base_xdma_0_0 base_axi_gpio_1_0 base_util_ds_buf_0_0 base_jtag_axi_0_0 base_axi_bram_ctrl_0_0 base_axi_interconnect_0_0 base_axi_gpio_0_0}] -no_script -sync -force -quiet
generate_target all [get_files  /home/crypto/ws/thesis-related/hw/test_memory_mapped/Base/Base.srcs/sources_1/bd/base/base.bd]
catch { config_ip_cache -export [get_ips -all base_xdma_0_0] }
catch { config_ip_cache -export [get_ips -all base_axi_bram_ctrl_0_0] }
catch { config_ip_cache -export [get_ips -all base_axi_gpio_0_0] }
catch { config_ip_cache -export [get_ips -all base_axi_gpio_1_0] }
catch { config_ip_cache -export [get_ips -all base_jtag_axi_0_0] }
catch { config_ip_cache -export [get_ips -all base_blk_mem_gen_0_0] }
catch { config_ip_cache -export [get_ips -all base_util_ds_buf_0_0] }
catch { config_ip_cache -export [get_ips -all base_xbar_0] }
catch { config_ip_cache -export [get_ips -all base_auto_us_0] }
catch { config_ip_cache -export [get_ips -all base_auto_pc_3] }
catch { config_ip_cache -export [get_ips -all base_auto_us_1] }
catch { config_ip_cache -export [get_ips -all base_auto_ds_0] }
catch { config_ip_cache -export [get_ips -all base_auto_pc_0] }
catch { config_ip_cache -export [get_ips -all base_auto_ds_1] }
catch { config_ip_cache -export [get_ips -all base_auto_ds_2] }
catch { config_ip_cache -export [get_ips -all base_auto_pc_1] }
catch { config_ip_cache -export [get_ips -all base_auto_ds_3] }
catch { config_ip_cache -export [get_ips -all base_auto_pc_2] }
export_ip_user_files -of_objects [get_files /home/crypto/ws/thesis-related/hw/test_memory_mapped/Base/Base.srcs/sources_1/bd/base/base.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/crypto/ws/thesis-related/hw/test_memory_mapped/Base/Base.srcs/sources_1/bd/base/base.bd]
launch_runs  {base_xdma_0_0_synth_1 base_axi_bram_ctrl_0_0_synth_1 base_axi_gpio_0_0_synth_1 base_axi_gpio_1_0_synth_1 base_jtag_axi_0_0_synth_1 base_blk_mem_gen_0_0_synth_1 base_util_ds_buf_0_0_synth_1 base_xbar_0_synth_1 base_auto_us_0_synth_1 base_auto_pc_3_synth_1 base_auto_us_1_synth_1 base_auto_ds_0_synth_1 base_auto_pc_0_synth_1 base_auto_ds_1_synth_1 base_auto_ds_2_synth_1 base_auto_pc_1_synth_1 base_auto_ds_3_synth_1 base_auto_pc_2_synth_1}
export_simulation -of_objects [get_files /home/crypto/ws/thesis-related/hw/test_memory_mapped/Base/Base.srcs/sources_1/bd/base/base.bd] -directory /home/crypto/ws/thesis-related/hw/test_memory_mapped/Base/Base.ip_user_files/sim_scripts -ip_user_files_dir /home/crypto/ws/thesis-related/hw/test_memory_mapped/Base/Base.ip_user_files -ipstatic_source_dir /home/crypto/ws/thesis-related/hw/test_memory_mapped/Base/Base.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/crypto/ws/thesis-related/hw/test_memory_mapped/Base/Base.cache/compile_simlib/modelsim} {questa=/home/crypto/ws/thesis-related/hw/test_memory_mapped/Base/Base.cache/compile_simlib/questa} {ies=/home/crypto/ws/thesis-related/hw/test_memory_mapped/Base/Base.cache/compile_simlib/ies} {xcelium=/home/crypto/ws/thesis-related/hw/test_memory_mapped/Base/Base.cache/compile_simlib/xcelium} {vcs=/home/crypto/ws/thesis-related/hw/test_memory_mapped/Base/Base.cache/compile_simlib/vcs} {riviera=/home/crypto/ws/thesis-related/hw/test_memory_mapped/Base/Base.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
export_ip_user_files -of_objects  [get_files /home/crypto/ws/Downloads/Aller.xdc] -no_script -reset -force -quiet
remove_files  -fileset constrs_1 /home/crypto/ws/Downloads/Aller.xdc
add_files -fileset constrs_1 -norecurse /home/crypto/Downloads/MEMORY_MAPPED.xdc
import_files -fileset constrs_1 /home/crypto/Downloads/MEMORY_MAPPED.xdc
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
reset_run impl_1
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
open_run synth_1 -name synth_1
set_property IOSTANDARD LVCMOS33 [get_ports [list M2_PERST]]
startgroup
set_property package_pin "" [get_ports [list  {M2_RX_N[0]}]]
place_ports {M2_RX_N[3]} C9
endgroup
startgroup
set_property package_pin "" [get_ports [list  {M2_RX_N[1]}]]
place_ports {M2_RX_N[2]} A10
endgroup
place_ports {M2_RX_N[1]} C11
place_ports {M2_RX_N[0]} A8
set_property target_constrs_file /home/crypto/ws/thesis-related/hw/test_memory_mapped/Base/Base.srcs/constrs_1/imports/Downloads/MEMORY_MAPPED.xdc [current_fileset -constrset]
save_constraints -force
launch_runs impl_1
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
close_design
open_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {/home/crypto/ws/thesis-related/hw/test_memory_mapped/Base/Base.runs/impl_1/base_wrapper.bit} [get_hw_devices xc7a200t_0]
set_property PROBES.FILE {/home/crypto/ws/thesis-related/hw/test_memory_mapped/Base/Base.runs/impl_1/base_wrapper.ltx} [get_hw_devices xc7a200t_0]
set_property FULL_PROBES.FILE {/home/crypto/ws/thesis-related/hw/test_memory_mapped/Base/Base.runs/impl_1/base_wrapper.ltx} [get_hw_devices xc7a200t_0]
current_hw_device [get_hw_devices xc7a200t_0]
refresh_hw_device [lindex [get_hw_devices xc7a200t_0] 0]
set_property PROBES.FILE {/home/crypto/ws/thesis-related/hw/test_memory_mapped/Base/Base.runs/impl_1/base_wrapper.ltx} [get_hw_devices xc7a200t_0]
set_property FULL_PROBES.FILE {/home/crypto/ws/thesis-related/hw/test_memory_mapped/Base/Base.runs/impl_1/base_wrapper.ltx} [get_hw_devices xc7a200t_0]
set_property PROGRAM.FILE {/home/crypto/ws/thesis-related/hw/test_memory_mapped/Base/Base.runs/impl_1/base_wrapper.bit} [get_hw_devices xc7a200t_0]
program_hw_devices [get_hw_devices xc7a200t_0]
refresh_hw_device [lindex [get_hw_devices xc7a200t_0] 0]
