
****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source /home/users/bella/yosys_verific_rs/result_08-07-2022T18-41-04/Golden_vivado_no_bram_no_dsp.json/dqpskmap/vivado_script.tcl
# set_param general.maxThreads 1
# add_files -norecurse /home/users/bella/yosys_verific_rs/result_08-07-2022T18-41-04/Golden_vivado_no_bram_no_dsp.json/dqpskmap
# if {[glob -nocomplain -directory "/home/users/bella/yosys_verific_rs/result_08-07-2022T18-41-04/Golden_vivado_no_bram_no_dsp.json/dqpskmap" "*.vh"] != ""} {
#   set_property is_global_include true [get_files [glob -nocomplain -directory "/home/users/bella/yosys_verific_rs/result_08-07-2022T18-41-04/Golden_vivado_no_bram_no_dsp.json/dqpskmap" "*.vh"]] 
# }
# if {[glob -nocomplain -directory "/home/users/bella/yosys_verific_rs/result_08-07-2022T18-41-04/Golden_vivado_no_bram_no_dsp.json/dqpskmap" "*.svh"] != ""} {
#   set_property is_global_include true [get_files [glob -nocomplain -directory "/home/users/bella/yosys_verific_rs/result_08-07-2022T18-41-04/Golden_vivado_no_bram_no_dsp.json/dqpskmap" "*.svh"]] 
# }
# synth_design -top d_encoder_d_decoder \
#     -part xc7a100tfgg676-1 \
#     -flatten_hierarchy rebuilt \
#     -gated_clock_conversion off \
#     -bufg 12 \
#     -directive AreaOptimized_high \
#     -fanout_limit 400 \
#     -no_lc \
#     -fsm_extraction auto \
#     -keep_equivalent_registers \
#     -resource_sharing off \
#     -cascade_dsp auto \
#     -control_set_opt_threshold auto \
#     -max_bram 0 \
#     -max_uram 0 \
#     -max_dsp 0 \
#     -max_bram_cascade_height 0 \
#     -max_uram_cascade_height 0 \
#     -shreg_min_size 5
Command: synth_design -top d_encoder_d_decoder -part xc7a100tfgg676-1 -flatten_hierarchy rebuilt -gated_clock_conversion off -bufg 12 -directive AreaOptimized_high -fanout_limit 400 -no_lc -fsm_extraction auto -keep_equivalent_registers -resource_sharing off -cascade_dsp auto -control_set_opt_threshold auto -max_bram 0 -max_uram 0 -max_dsp 0 -max_bram_cascade_height 0 -max_uram_cascade_height 0 -shreg_min_size 5
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Vivado_Tcl 4-288] User specified maximum number of block RAM allowed in design is 0
INFO: [Vivado_Tcl 4-551] User specified maximum number of Ultra RAM blocks allowed in design is 0
INFO: [Vivado_Tcl 4-287] User specified maximum number of block DSP allowed in design is 0
INFO: [Vivado_Tcl 4-549] User specified maximum number of BRAM that can be cascaded is 0
INFO: [Vivado_Tcl 4-550] User specified maximum number of URAM that can be cascaded is 0
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 1 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 68573
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2856.598 ; gain = 0.000 ; free physical = 6552 ; free virtual = 413778
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'd_encoder_d_decoder' [/home/users/bella/yosys_verific_rs/result_08-07-2022T18-41-04/Golden_vivado_no_bram_no_dsp.json/dqpskmap/d_encoder_d_decoder.vhd:41]
INFO: [Synth 8-3491] module 'TETRA_phy' declared at '/home/users/bella/yosys_verific_rs/result_08-07-2022T18-41-04/Golden_vivado_no_bram_no_dsp.json/dqpskmap/TETRA_phy.vhd:22' bound to instance 'TETRA_TX' of component 'TETRA_phy' [/home/users/bella/yosys_verific_rs/result_08-07-2022T18-41-04/Golden_vivado_no_bram_no_dsp.json/dqpskmap/d_encoder_d_decoder.vhd:67]
INFO: [Synth 8-638] synthesizing module 'TETRA_phy' [/home/users/bella/yosys_verific_rs/result_08-07-2022T18-41-04/Golden_vivado_no_bram_no_dsp.json/dqpskmap/TETRA_phy.vhd:36]
INFO: [Synth 8-3491] module 'dataConverter' declared at '/home/users/bella/yosys_verific_rs/result_08-07-2022T18-41-04/Golden_vivado_no_bram_no_dsp.json/dqpskmap/dataConverter.vhd:22' bound to instance 'DCONV' of component 'dataConverter' [/home/users/bella/yosys_verific_rs/result_08-07-2022T18-41-04/Golden_vivado_no_bram_no_dsp.json/dqpskmap/TETRA_phy.vhd:70]
INFO: [Synth 8-638] synthesizing module 'dataConverter' [/home/users/bella/yosys_verific_rs/result_08-07-2022T18-41-04/Golden_vivado_no_bram_no_dsp.json/dqpskmap/dataConverter.vhd:31]
WARNING: [Synth 8-614] signal 'valid_input' is read in the process but is not in the sensitivity list [/home/users/bella/yosys_verific_rs/result_08-07-2022T18-41-04/Golden_vivado_no_bram_no_dsp.json/dqpskmap/dataConverter.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'dataConverter' (1#1) [/home/users/bella/yosys_verific_rs/result_08-07-2022T18-41-04/Golden_vivado_no_bram_no_dsp.json/dqpskmap/dataConverter.vhd:31]
INFO: [Synth 8-3491] module 'diffPhaseEncoder' declared at '/home/users/bella/yosys_verific_rs/result_08-07-2022T18-41-04/Golden_vivado_no_bram_no_dsp.json/dqpskmap/diffPhaseEncoder.vhd:22' bound to instance 'PHENC' of component 'diffPhaseEncoder' [/home/users/bella/yosys_verific_rs/result_08-07-2022T18-41-04/Golden_vivado_no_bram_no_dsp.json/dqpskmap/TETRA_phy.vhd:78]
INFO: [Synth 8-638] synthesizing module 'diffPhaseEncoder' [/home/users/bella/yosys_verific_rs/result_08-07-2022T18-41-04/Golden_vivado_no_bram_no_dsp.json/dqpskmap/diffPhaseEncoder.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'diffPhaseEncoder' (2#1) [/home/users/bella/yosys_verific_rs/result_08-07-2022T18-41-04/Golden_vivado_no_bram_no_dsp.json/dqpskmap/diffPhaseEncoder.vhd:32]
WARNING: [Synth 8-614] signal 'tetra_clk_36_KHz' is read in the process but is not in the sensitivity list [/home/users/bella/yosys_verific_rs/result_08-07-2022T18-41-04/Golden_vivado_no_bram_no_dsp.json/dqpskmap/TETRA_phy.vhd:90]
WARNING: [Synth 8-614] signal 'tetra_clk_36_KHz' is read in the process but is not in the sensitivity list [/home/users/bella/yosys_verific_rs/result_08-07-2022T18-41-04/Golden_vivado_no_bram_no_dsp.json/dqpskmap/TETRA_phy.vhd:100]
INFO: [Synth 8-256] done synthesizing module 'TETRA_phy' (3#1) [/home/users/bella/yosys_verific_rs/result_08-07-2022T18-41-04/Golden_vivado_no_bram_no_dsp.json/dqpskmap/TETRA_phy.vhd:36]
INFO: [Synth 8-3491] module 'diffPhaseDecoder' declared at '/home/users/bella/yosys_verific_rs/result_08-07-2022T18-41-04/Golden_vivado_no_bram_no_dsp.json/dqpskmap/diffPhaseDecoder.vhd:22' bound to instance 'TETRA_RX' of component 'diffPhaseDecoder' [/home/users/bella/yosys_verific_rs/result_08-07-2022T18-41-04/Golden_vivado_no_bram_no_dsp.json/dqpskmap/d_encoder_d_decoder.vhd:76]
INFO: [Synth 8-638] synthesizing module 'diffPhaseDecoder' [/home/users/bella/yosys_verific_rs/result_08-07-2022T18-41-04/Golden_vivado_no_bram_no_dsp.json/dqpskmap/diffPhaseDecoder.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'diffPhaseDecoder' (4#1) [/home/users/bella/yosys_verific_rs/result_08-07-2022T18-41-04/Golden_vivado_no_bram_no_dsp.json/dqpskmap/diffPhaseDecoder.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'd_encoder_d_decoder' (5#1) [/home/users/bella/yosys_verific_rs/result_08-07-2022T18-41-04/Golden_vivado_no_bram_no_dsp.json/dqpskmap/d_encoder_d_decoder.vhd:41]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2856.598 ; gain = 0.000 ; free physical = 6112 ; free virtual = 413339
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2856.598 ; gain = 0.000 ; free physical = 6397 ; free virtual = 413622
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tfgg676-1
INFO: [Device 21-403] Loading part xc7a100tfgg676-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2864.457 ; gain = 7.859 ; free physical = 6407 ; free virtual = 413632
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'pr_state_reg' in module 'diffPhaseEncoder'
WARNING: [Synth 8-3936] Found unconnected internal register 'phase_decoder.b_k_tmp_reg' and it is trimmed from '16' to '8' bits. [/home/users/bella/yosys_verific_rs/result_08-07-2022T18-41-04/Golden_vivado_no_bram_no_dsp.json/dqpskmap/diffPhaseDecoder.vhd:48]
WARNING: [Synth 8-3936] Found unconnected internal register 'phase_decoder.a_k_tmp_reg' and it is trimmed from '16' to '8' bits. [/home/users/bella/yosys_verific_rs/result_08-07-2022T18-41-04/Golden_vivado_no_bram_no_dsp.json/dqpskmap/diffPhaseDecoder.vhd:47]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
           plus_1_plus_0 |                              000 |                              010
     minus_0_7_minus_0_7 |                              001 |                              101
           plus_0_plus_1 |                              010 |                              000
      plus_0_7_minus_0_7 |                              011 |                              011
          minus_1_plus_0 |                              100 |                              110
       plus_0_7_plus_0_7 |                              101 |                              001
          plus_0_minus_1 |                              110 |                              100
      minus_0_7_plus_0_7 |                              111 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'pr_state_reg' using encoding 'sequential' in module 'diffPhaseEncoder'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2864.457 ; gain = 7.859 ; free physical = 7294 ; free virtual = 414522
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   8 Input    8 Bit        Muxes := 2     
	  40 Input    3 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP TETRA_RX/multOp, operation Mode is: A*B.
DSP Report: operator TETRA_RX/multOp is absorbed into DSP TETRA_RX/multOp.
DSP Report: Generating DSP TETRA_RX/phase_decoder.a_k_tmp_reg, operation Mode is: (C+A*B2)'.
DSP Report: register TETRA_RX/phase_decoder.q_k_old_reg is absorbed into DSP TETRA_RX/phase_decoder.a_k_tmp_reg.
DSP Report: register TETRA_RX/phase_decoder.a_k_tmp_reg is absorbed into DSP TETRA_RX/phase_decoder.a_k_tmp_reg.
DSP Report: operator TETRA_RX/plusOp is absorbed into DSP TETRA_RX/phase_decoder.a_k_tmp_reg.
DSP Report: operator TETRA_RX/multOp is absorbed into DSP TETRA_RX/phase_decoder.a_k_tmp_reg.
DSP Report: Generating DSP TETRA_RX/multOp, operation Mode is: A*B.
DSP Report: operator TETRA_RX/multOp is absorbed into DSP TETRA_RX/multOp.
DSP Report: Generating DSP TETRA_RX/phase_decoder.b_k_tmp_reg, operation Mode is: (C-A*B2)'.
DSP Report: register TETRA_RX/phase_decoder.q_k_old_reg is absorbed into DSP TETRA_RX/phase_decoder.b_k_tmp_reg.
DSP Report: register TETRA_RX/phase_decoder.b_k_tmp_reg is absorbed into DSP TETRA_RX/phase_decoder.b_k_tmp_reg.
DSP Report: operator TETRA_RX/minusOp is absorbed into DSP TETRA_RX/phase_decoder.b_k_tmp_reg.
DSP Report: operator TETRA_RX/multOp is absorbed into DSP TETRA_RX/phase_decoder.b_k_tmp_reg.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2864.457 ; gain = 7.859 ; free physical = 6746 ; free virtual = 413973
---------------------------------------------------------------------------------
WARNING: [Synth 8-3323] Resources of type DSP have been overutilized. Used = 4, Available = 0. Use report_utilization command for details.
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+-----------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name      | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|diffPhaseDecoder | A*B         | 8      | 8      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|diffPhaseDecoder | (C+A*B2)'   | 8      | 8      | 8      | -      | 8      | 0    | 1    | 0    | -    | -     | 0    | 1    | 
|diffPhaseDecoder | A*B         | 8      | 8      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|diffPhaseDecoder | (C-A*B2)'   | 8      | 8      | 8      | -      | 8      | 0    | 1    | 0    | -    | -     | 0    | 1    | 
+-----------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 2864.457 ; gain = 7.859 ; free physical = 6691 ; free virtual = 413918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 2864.457 ; gain = 7.859 ; free physical = 6619 ; free virtual = 413846
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: synth_design option "-fanout_limit" is deprecated.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2864.457 ; gain = 7.859 ; free physical = 5189 ; free virtual = 412414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2864.457 ; gain = 7.859 ; free physical = 5190 ; free virtual = 412415
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2864.457 ; gain = 7.859 ; free physical = 5189 ; free virtual = 412414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2864.457 ; gain = 7.859 ; free physical = 5189 ; free virtual = 412414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2864.457 ; gain = 7.859 ; free physical = 5187 ; free virtual = 412413
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2864.457 ; gain = 7.859 ; free physical = 5186 ; free virtual = 412412
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     3|
|2     |CARRY4 |    36|
|3     |LUT2   |    64|
|4     |LUT3   |    43|
|5     |LUT4   |    50|
|6     |LUT5   |    32|
|7     |LUT6   |    38|
|8     |FDCE   |     2|
|9     |FDRE   |    44|
|10    |FDSE   |     1|
|11    |IBUF   |    24|
|12    |OBUF   |    34|
+------+-------+------+

Report Instance Areas: 
+------+-----------+-----------------+------+
|      |Instance   |Module           |Cells |
+------+-----------+-----------------+------+
|1     |top        |                 |   371|
|2     |  TETRA_RX |diffPhaseDecoder |   291|
|3     |  TETRA_TX |TETRA_phy        |    19|
|4     |    DCONV  |dataConverter    |     3|
|5     |    PHENC  |diffPhaseEncoder |    14|
+------+-----------+-----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2864.457 ; gain = 7.859 ; free physical = 5184 ; free virtual = 412410
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 7 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 2864.457 ; gain = 7.859 ; free physical = 5179 ; free virtual = 412405
Synthesis Optimization Complete : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 2864.457 ; gain = 7.859 ; free physical = 5179 ; free virtual = 412404
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2864.465 ; gain = 0.000 ; free physical = 5316 ; free virtual = 412541
INFO: [Netlist 29-17] Analyzing 36 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2864.465 ; gain = 0.000 ; free physical = 6084 ; free virtual = 413312
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: df36a594
INFO: [Common 17-83] Releasing license: Synthesis
33 Infos, 7 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:24 . Memory (MB): peak = 2864.465 ; gain = 8.016 ; free physical = 6223 ; free virtual = 413454
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
# report_utilization -file /home/users/bella/yosys_verific_rs/result_08-07-2022T18-41-04/Golden_vivado_no_bram_no_dsp.json/dqpskmap/util_temp_d_encoder_d_decoder_vivado_synth.log
# report_timing_summary -file /home/users/bella/yosys_verific_rs/result_08-07-2022T18-41-04/Golden_vivado_no_bram_no_dsp.json/dqpskmap/timing_temp_d_encoder_d_decoder_vivado_synth.log -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10000 -input_pins -routable_nets
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
report_timing_summary: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2938.270 ; gain = 73.805 ; free physical = 5764 ; free virtual = 412992
# report_power -file /home/users/bella/yosys_verific_rs/result_08-07-2022T18-41-04/Golden_vivado_no_bram_no_dsp.json/dqpskmap/power_temp_d_encoder_d_decoder_vivado_synth.log
Command: report_power -file /home/users/bella/yosys_verific_rs/result_08-07-2022T18-41-04/Golden_vivado_no_bram_no_dsp.json/dqpskmap/power_temp_d_encoder_d_decoder_vivado_synth.log
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Common 17-206] Exiting Vivado at Fri Jul  8 18:43:44 2022...
real 55.82
user 62.67
sys 7.44
