m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/synth-convert/simulation/modelsim
vMidiByteReader_verilog
Z1 !s110 1649712457
!i10b 1
!s100 QW`i:VmRiO6>h>2X@kj[J1
I?6;C4>FH>DH2P8_CSN=_W0
VDg1SIo80bB@j0V0VzS_@n1
R0
w1649711364
8C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/synth-convert/MidiByteReader_verilog.v
FC:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/synth-convert/MidiByteReader_verilog.v
L0 1
OV;L;10.5b;63
r1
!s85 0
31
Z2 !s108 1649712457.000000
!s107 C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/synth-convert/MidiByteReader_verilog.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/synth-convert|C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/synth-convert/MidiByteReader_verilog.v|
!i113 1
o-vlog01compat -work work
!s92 -vlog01compat -work work +incdir+C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/synth-convert
tCvgOpt 0
n@midi@byte@reader_verilog
Emidibytereader_verilog_tb
Z3 w1649712053
Z4 DPx4 ieee 11 numeric_std 0 22 :ASDNFgHXf_ih3J@9F3Ze1
Z5 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z6 DPx4 ieee 14 std_logic_1164 0 22 eNV`TJ_GofJTzYa?f<@Oe1
R0
Z7 8C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/synth-convert/MidiByteReader_verilog_tb.vhd
Z8 FC:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/synth-convert/MidiByteReader_verilog_tb.vhd
l0
L5
V`=oPjV`ghGnc64a8e=YNo3
!s100 nijoBna91OGFj<PCg6d472
Z9 OV;C;10.5b;63
31
R1
!i10b 1
R2
Z10 !s90 -reportprogress|300|-93|-work|work|C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/synth-convert/MidiByteReader_verilog_tb.vhd|
Z11 !s107 C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/synth-convert/MidiByteReader_verilog_tb.vhd|
!i113 1
Z12 o-93 -work work
Z13 tExplicit 1 CvgOpt 0
Atb
DPx7 verilog 8 vl_types 0 22 bmGnzhS4n>6F^Dki9hX>O3
DEx4 work 22 MidiByteReader_verilog 0 22 Dg1SIo80bB@j0V0VzS_@n1
R4
R5
R6
DEx4 work 25 midibytereader_verilog_tb 0 22 `=oPjV`ghGnc64a8e=YNo3
l15
L8
VRERlzm95Z_h?YK85BYAVl0
!s100 ?j8l?=JfIb3ihJY[<Yb[R2
R9
31
R1
!i10b 1
R2
R10
R11
!i113 1
R12
R13
