Generated by Fabric Compiler ( version 2021.1-SP7.3 <build 94852> ) at Wed Nov  9 00:18:25 2022

In normal mode(fast, normal, performance).

Placement started.
Clock region global placement takes 4.92 sec.
Forbidden IOL_7_38.
Forbidden IOL_7_41.
Forbidden IOL_7_42.
Forbidden IOL_7_85.
Forbidden IOL_7_162.
Forbidden IOL_7_165.
Placement done.
Total placement takes 21.95 sec.

Routing started.
Building routing graph takes 1.02 sec.
Processing design graph takes 0.52 sec.
Total nets for routing : 7792.
Global routing takes 2.77 sec.
Detailed routing takes 6.14 sec.
Hold Violation Fix in router takes 2.53 sec.
Finish routing takes 0.80 sec.
Cleanup routing takes 0.03 sec.
Routing done.
Total routing takes 14.48 sec.

IO Port Info:
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| PORT                   | DIRECTION     | LOC     | BANK       | VCCIO     | IOSTANDARD     | DRIVE     | BUS_KEEPER     | SLEW     | HYS_DRIVE_MODE     | VREF_MODE     | VREF_IN_MODE     | VREF_OUT_MODE     | DDR_TERM_MODE     | DIFF_IN_TERM_MODE     | OPEN_DRAIN     | CONSTRAINT     
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| ddr_init_done          | output        | P11     | BANKR2     | 3.3       | LVCMOS33       | 8         | PULLUP         | SLOW     | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             
| ddrphy_rst_done        | output        | P17     | BANKR2     | 3.3       | LVCMOS33       | 8         | PULLUP         | SLOW     | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             
| de_input               | input         | P13     | BANKR2     | 3.3       | LVTTL33        | NA        | NONE           | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| ds0                    | output        | D17     | BANKR0     | 3.3       | LVTTL33        | 4         | NONE           | FAST     | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| ds1                    | output        | E18     | BANKR0     | 3.3       | LVTTL33        | 4         | NONE           | FAST     | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| ds2                    | output        | H13     | BANKR1     | 3.3       | LVTTL33        | 4         | NONE           | FAST     | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| ds3                    | output        | G13     | BANKR1     | 3.3       | LVTTL33        | 4         | NONE           | FAST     | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| ds4                    | output        | F13     | BANKR1     | 3.3       | LVTTL33        | 4         | NONE           | FAST     | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| ds5                    | output        | J17     | BANKR1     | 3.3       | LVTTL33        | 4         | NONE           | FAST     | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| hs_input               | input         | R13     | BANKR2     | 3.3       | LVTTL33        | NA        | NONE           | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| pad_addr_ch0[0]        | output        | M4      | BANKL1     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | FAST     | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| pad_addr_ch0[10]       | output        | M6      | BANKL1     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | FAST     | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| pad_addr_ch0[11]       | output        | L1      | BANKL1     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | FAST     | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| pad_addr_ch0[12]       | output        | K2      | BANKL1     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | FAST     | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| pad_addr_ch0[13]       | output        | K1      | BANKL1     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | FAST     | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| pad_addr_ch0[14]       | output        | J2      | BANKL1     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | FAST     | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| pad_addr_ch0[15]       | output        | J1      | BANKL1     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | FAST     | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| pad_addr_ch0[1]        | output        | M3      | BANKL1     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | FAST     | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| pad_addr_ch0[2]        | output        | P2      | BANKL1     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | FAST     | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| pad_addr_ch0[3]        | output        | P1      | BANKL1     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | FAST     | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| pad_addr_ch0[4]        | output        | L5      | BANKL1     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | FAST     | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| pad_addr_ch0[5]        | output        | M5      | BANKL1     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | FAST     | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| pad_addr_ch0[6]        | output        | N2      | BANKL1     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | FAST     | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| pad_addr_ch0[7]        | output        | N1      | BANKL1     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | FAST     | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| pad_addr_ch0[8]        | output        | K4      | BANKL1     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | FAST     | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| pad_addr_ch0[9]        | output        | M1      | BANKL1     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | FAST     | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| pad_ba_ch0[0]          | output        | U2      | BANKL2     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | FAST     | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| pad_ba_ch0[1]          | output        | U1      | BANKL2     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | FAST     | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| pad_ba_ch0[2]          | output        | T2      | BANKL2     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | FAST     | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| pad_casn_ch0           | output        | T1      | BANKL2     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | FAST     | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| pad_cke_ch0            | output        | L4      | BANKL1     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | FAST     | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| pad_csn_ch0            | output        | R1      | BANKL2     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | FAST     | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| pad_ddr_clk_w          | output        | U3      | BANKL2     | 1.5       | SSTL15D_I      | 7.5       | UNUSED         | FAST     | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| pad_ddr_clkn_w         | output        | V3      | BANKL2     | 1.5       | SSTL15D_I      | 7.5       | UNUSED         | FAST     | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| pad_dm_rdqs_ch0[0]     | output        | R8      | BANKL2     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | FAST     | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| pad_dm_rdqs_ch0[1]     | output        | U5      | BANKL2     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | FAST     | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| pad_dq_ch0[0]          | inout         | T8      | BANKL2     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | FAST     | NA                 | IN            | 0.5              | NA                | ON                | NA                    | NA             | YES            
| pad_dq_ch0[10]         | inout         | U9      | BANKL2     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | FAST     | NA                 | IN            | 0.5              | NA                | ON                | NA                    | NA             | YES            
| pad_dq_ch0[11]         | inout         | V7      | BANKL2     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | FAST     | NA                 | IN            | 0.5              | NA                | ON                | NA                    | NA             | YES            
| pad_dq_ch0[12]         | inout         | U7      | BANKL2     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | FAST     | NA                 | IN            | 0.5              | NA                | ON                | NA                    | NA             | YES            
| pad_dq_ch0[13]         | inout         | V6      | BANKL2     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | FAST     | NA                 | IN            | 0.5              | NA                | ON                | NA                    | NA             | YES            
| pad_dq_ch0[14]         | inout         | U6      | BANKL2     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | FAST     | NA                 | IN            | 0.5              | NA                | ON                | NA                    | NA             | YES            
| pad_dq_ch0[15]         | inout         | V5      | BANKL2     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | FAST     | NA                 | IN            | 0.5              | NA                | ON                | NA                    | NA             | YES            
| pad_dq_ch0[1]          | inout         | T6      | BANKL2     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | FAST     | NA                 | IN            | 0.5              | NA                | ON                | NA                    | NA             | YES            
| pad_dq_ch0[2]          | inout         | R6      | BANKL2     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | FAST     | NA                 | IN            | 0.5              | NA                | ON                | NA                    | NA             | YES            
| pad_dq_ch0[3]          | inout         | R9      | BANKL2     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | FAST     | NA                 | IN            | 0.5              | NA                | ON                | NA                    | NA             | YES            
| pad_dq_ch0[4]          | inout         | T9      | BANKL2     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | FAST     | NA                 | IN            | 0.5              | NA                | ON                | NA                    | NA             | YES            
| pad_dq_ch0[5]          | inout         | N4      | BANKL2     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | FAST     | NA                 | IN            | 0.5              | NA                | ON                | NA                    | NA             | YES            
| pad_dq_ch0[6]          | inout         | N5      | BANKL2     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | FAST     | NA                 | IN            | 0.5              | NA                | ON                | NA                    | NA             | YES            
| pad_dq_ch0[7]          | inout         | P6      | BANKL2     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | FAST     | NA                 | IN            | 0.5              | NA                | ON                | NA                    | NA             | YES            
| pad_dq_ch0[8]          | inout         | T4      | BANKL2     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | FAST     | NA                 | IN            | 0.5              | NA                | ON                | NA                    | NA             | YES            
| pad_dq_ch0[9]          | inout         | V9      | BANKL2     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | FAST     | NA                 | IN            | 0.5              | NA                | ON                | NA                    | NA             | YES            
| pad_dqs_ch0[0]         | inout         | N6      | BANKL2     | 1.5       | SSTL15D_I      | 7.5       | PULLUP         | FAST     | NA                 | NA            | NA               | NA                | ON                | NA                    | NA             | YES            
| pad_dqs_ch0[1]         | inout         | U8      | BANKL2     | 1.5       | SSTL15D_I      | 7.5       | PULLUP         | FAST     | NA                 | NA            | NA               | NA                | ON                | NA                    | NA             | YES            
| pad_dqsn_ch0[0]        | inout         | N7      | BANKL2     | 1.5       | SSTL15D_I      | 7.5       | PULLDW         | FAST     | NA                 | NA            | NA               | NA                | ON                | NA                    | NA             | YES            
| pad_dqsn_ch0[1]        | inout         | V8      | BANKL2     | 1.5       | SSTL15D_I      | 7.5       | PULLDW         | FAST     | NA                 | NA            | NA               | NA                | ON                | NA                    | NA             | YES            
| pad_loop_in            | input         | P7      | BANKL2     | 1.5       | SSTL15_I       | NA        | UNUSED         | NA       | NA                 | IN            | 0.5              | VREF              | ON                | NA                    | NA             | YES            
| pad_loop_in_h          | input         | V4      | BANKL2     | 1.5       | SSTL15_I       | NA        | UNUSED         | NA       | NA                 | IN            | 0.5              | VREF              | ON                | NA                    | NA             | YES            
| pad_loop_out           | output        | P8      | BANKL2     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | FAST     | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| pad_loop_out_h         | output        | U4      | BANKL2     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | FAST     | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| pad_odt_ch0            | output        | V2      | BANKL2     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | FAST     | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| pad_rasn_ch0           | output        | R2      | BANKL2     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | FAST     | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| pad_rstn_ch0           | output        | M2      | BANKL1     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | FAST     | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| pad_wen_ch0            | output        | V1      | BANKL2     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | FAST     | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| pclk_mod_in            | input         | T18     | BANKR2     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| pll_lock               | output        | U18     | BANKR2     | 3.3       | LVCMOS33       | 8         | PULLUP         | SLOW     | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             
| rgb_b[0]               | input         | P14     | BANKR2     | 3.3       | LVTTL33        | NA        | NONE           | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| rgb_b[1]               | input         | R15     | BANKR2     | 3.3       | LVTTL33        | NA        | NONE           | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| rgb_b[2]               | input         | R14     | BANKR2     | 3.3       | LVTTL33        | NA        | NONE           | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| rgb_b[3]               | input         | T16     | BANKR2     | 3.3       | LVTTL33        | NA        | NONE           | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| rgb_b[4]               | input         | R16     | BANKR2     | 3.3       | LVTTL33        | NA        | NONE           | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| rgb_b[5]               | input         | U16     | BANKR2     | 3.3       | LVTTL33        | NA        | NONE           | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| rgb_b[6]               | input         | V16     | BANKR2     | 3.3       | LVTTL33        | NA        | NONE           | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| rgb_b[7]               | input         | V17     | BANKR2     | 3.3       | LVTTL33        | NA        | NONE           | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| rgb_g[0]               | input         | T17     | BANKR2     | 3.3       | LVTTL33        | NA        | NONE           | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| rgb_g[1]               | input         | U17     | BANKR2     | 3.3       | LVTTL33        | NA        | NONE           | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| rgb_g[2]               | input         | M14     | BANKR1     | 3.3       | LVTTL33        | NA        | NONE           | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| rgb_g[3]               | input         | M13     | BANKR1     | 3.3       | LVTTL33        | NA        | NONE           | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| rgb_g[4]               | input         | L15     | BANKR1     | 3.3       | LVTTL33        | NA        | NONE           | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| rgb_g[5]               | input         | L14     | BANKR1     | 3.3       | LVTTL33        | NA        | NONE           | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| rgb_g[6]               | input         | L18     | BANKR1     | 3.3       | LVTTL33        | NA        | NONE           | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| rgb_g[7]               | input         | N18     | BANKR1     | 3.3       | LVTTL33        | NA        | NONE           | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| rgb_r[0]               | input         | N16     | BANKR1     | 3.3       | LVTTL33        | NA        | NONE           | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| rgb_r[1]               | input         | L17     | BANKR1     | 3.3       | LVTTL33        | NA        | NONE           | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| rgb_r[2]               | input         | N15     | BANKR1     | 3.3       | LVTTL33        | NA        | NONE           | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| rgb_r[3]               | input         | L13     | BANKR1     | 3.3       | LVTTL33        | NA        | NONE           | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| rgb_r[4]               | input         | P18     | BANKR2     | 3.3       | LVTTL33        | NA        | NONE           | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| rgb_r[5]               | input         | R17     | BANKR2     | 3.3       | LVTTL33        | NA        | NONE           | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| rgb_r[6]               | input         | R18     | BANKR2     | 3.3       | LVTTL33        | NA        | NONE           | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| rgb_r[7]               | input         | N14     | BANKR2     | 3.3       | LVTTL33        | NA        | NONE           | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| rst_n                  | input         | U12     | BANKR2     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| shcp                   | output        | J14     | BANKR1     | 3.3       | LVTTL33        | 4         | NONE           | FAST     | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| shcp1                  | output        | J18     | BANKR1     | 3.3       | LVTTL33        | 4         | NONE           | FAST     | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| stcp                   | output        | J15     | BANKR1     | 3.3       | LVTTL33        | 4         | NONE           | FAST     | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| stcp1                  | output        | F14     | BANKR1     | 3.3       | LVTTL33        | 4         | NONE           | FAST     | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| sys_clk                | input         | B5      | BANKL0     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| tmds_clk_n             | output        | A16     | BANKR0     | 3.3       | LVTTL33        | 12        | NONE           | FAST     | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| tmds_clk_p             | output        | B16     | BANKR0     | 3.3       | LVTTL33        | 12        | NONE           | FAST     | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| tmds_data_n[0]         | output        | A14     | BANKR0     | 3.3       | LVTTL33        | 12        | NONE           | FAST     | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| tmds_data_n[1]         | output        | A11     | BANKR0     | 3.3       | LVTTL33        | 12        | NONE           | FAST     | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| tmds_data_n[2]         | output        | A10     | BANKR0     | 3.3       | LVTTL33        | 12        | NONE           | FAST     | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| tmds_data_p[0]         | output        | B14     | BANKR0     | 3.3       | LVTTL33        | 12        | NONE           | FAST     | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| tmds_data_p[1]         | output        | B11     | BANKR0     | 3.3       | LVTTL33        | 12        | NONE           | FAST     | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| tmds_data_p[2]         | output        | B10     | BANKR0     | 3.3       | LVTTL33        | 12        | NONE           | FAST     | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| vs_input               | input         | T13     | BANKR2     | 3.3       | LVTTL33        | NA        | NONE           | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Device Utilization Summary :
+----------------------------------------------------------------------------+
| Logic Utilization        | Used     | Available     | Utilization(%)     
+----------------------------------------------------------------------------+
| Use of ADC               | 0        | 1             | 0                   
| Use of APM               | 2        | 30            | 7                   
| Use of BKCL              | 6        | 6             | 100                 
| Use of CLMA              | 1292     | 3274          | 40                  
|   FF                     | 2798     | 19644         | 15                  
|   LUT                    | 3278     | 13096         | 26                  
|   LUT-FF pairs           | 765      | 13096         | 6                   
| Use of CLMS              | 411      | 1110          | 38                  
|   FF                     | 929      | 6660          | 14                  
|   LUT                    | 992      | 4440          | 23                  
|   LUT-FF pairs           | 216      | 4440          | 5                   
|   Distributed RAM        | 0        | 4440          | 0                   
| Use of CRYSTAL           | 0        | 6             | 0                   
| Use of DLL               | 2        | 6             | 34                  
| Use of DQSL              | 5        | 18            | 28                  
| Use of DRM               | 26       | 48            | 55                  
| Use of FLSIF             | 0        | 1             | 0                   
| Use of FUSECODE          | 0        | 1             | 0                   
| Use of HARD0N1           | 0        | 2745          | 0                   
| Use of HMEMC             | 1        | 2             | 50                  
| Use of IO                | 105      | 240           | 44                  
|   IOBD                   | 53       | 120           | 45                  
|   IOBR                   | 1        | 6             | 17                  
|   IOBS                   | 51       | 114           | 45                  
| Use of IOCKDIV           | 1        | 12            | 9                   
| Use of IOCKDLY           | 0        | 24            | 0                   
| Use of IOCKGATE          | 2        | 12            | 17                  
| Use of IOCKGMUX_TEST     | 0        | 12            | 0                   
| Use of IOL               | 121      | 240           | 51                  
| Use of IPAL              | 0        | 1             | 0                   
| Use of MFG_TEST          | 0        | 1             | 0                   
| Use of OSC               | 0        | 1             | 0                   
| Use of PLL               | 2        | 6             | 34                  
| Use of PREGMUX_TEST      | 0        | 6             | 0                   
| Use of RCKB              | 3        | 24            | 13                  
| Use of RCKBMUX_TEST      | 0        | 12            | 0                   
| Use of RESCAL            | 0        | 6             | 0                   
| Use of SCANCHAIN         | 1        | 4             | 25                  
| Use of START             | 1        | 1             | 100                 
| Use of UDID              | 0        | 1             | 0                   
| Use of USCM              | 8        | 20            | 40                  
| Use of USCMMUX_TEST      | 0        | 20            | 0                   
| Use of VCKBMUX_TEST      | 0        | 12            | 0                   
+----------------------------------------------------------------------------+

Global Clock Info:
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| GClkInst                       | SiteOfGClkInst     | GClk_Fanout_Net     | Fanout     | DriverInst                                         | SiteOfDriverInst     
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| clkbufg_3/gopclkbufg           | USCM_74_111        | ntclkbufg_0         | 11         | u_CORES/u_GTP_SCANCHAIN_PG/scanchain               | SCANCHAIN_48_328     
| clkbufg_4/gopclkbufg           | USCM_74_110        | ntclkbufg_1         | 166        | u_CORES/u_GTP_SCANCHAIN_PG/scanchain               | SCANCHAIN_48_328     
| clkbufg_5/gopclkbufg           | USCM_74_107        | ntclkbufg_2         | 160        | u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll     | PLL_82_71            
| clkbufg_6/gopclkbufg           | USCM_74_106        | ntclkbufg_3         | 360        | u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll     | PLL_82_71            
| cmos_pclkbufg/gopclkbufg       | USCM_74_105        | pclk_mod_in_g       | 866        | pclk_mod_in_ibuf/opit_1                            | IOL_151_74           
| sys_clkbufg/gopclkbufg         | USCM_74_104        | sys_clk_g           | 1260       | sys_clk_ibuf/opit_1                                | IOL_7_298            
| video_clk5xbufg/gopclkbufg     | USCM_74_108        | video_clk5x         | 49         | video_pll_m0/u_pll_e1/goppll                       | PLL_82_51            
| video_clkbufg/gopclkbufg       | USCM_74_109        | video_clk           | 228        | video_pll_m0/u_pll_e1/goppll                       | PLL_82_51            
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+

PLL Clock Info:
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| PllInst                                            | SiteOfPllInst     | Pin             | NetOfPin                                            | Clock Loads     | Driver(Load)Inst                                   | SiteOfDriver(Load)Inst     
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll     | PLL_82_71         | CLKFB           | u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/ntCLKFB     |  -              | u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll     | PLL_82_71                  
| u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll     | PLL_82_71         | CLKIN1          | sys_clk_g                                           |  -              | sys_clkbufg/gopclkbufg                             | USCM_74_104                
| u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll     | PLL_82_71         | CLKIN2          | ntR967                                              |  -              | GND_40                                             | CLMA_78_76                 
| video_pll_m0/u_pll_e1/goppll                       | PLL_82_51         | CLKFB           | video_pll_m0/u_pll_e1/ntCLKFB                       |  -              | video_pll_m0/u_pll_e1/goppll                       | PLL_82_51                  
| video_pll_m0/u_pll_e1/goppll                       | PLL_82_51         | CLKIN1          | sys_clk_g                                           |  -              | sys_clkbufg/gopclkbufg                             | USCM_74_104                
| video_pll_m0/u_pll_e1/goppll                       | PLL_82_51         | CLKIN2          | ntR989                                              |  -              | GND_38                                             | CLMA_78_52                 
| u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll     | PLL_82_71         | CLKOUT0         | nullptr                                             | 0               | nullptr                                            | nullptr                    
| u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll     | PLL_82_71         | CLKOUT0_WL      | clkout0_wl_0                                        | 2               |  ...                                               |  ...                       
| u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll     | PLL_82_71         | CLKOUT0_EXT     | nullptr                                             | 0               | nullptr                                            | nullptr                    
| u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll     | PLL_82_71         | CLKOUT1         | u_ipsl_hmic_h_top/pll_pclk                          | 160             |  ...                                               |  ...                       
| u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll     | PLL_82_71         | CLKOUT2         | nullptr                                             | 0               | nullptr                                            | nullptr                    
| u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll     | PLL_82_71         | CLKOUT3         | ui_clk                                              | 360             |  ...                                               |  ...                       
| u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll     | PLL_82_71         | CLKOUT4         | nullptr                                             | 0               | nullptr                                            | nullptr                    
| u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll     | PLL_82_71         | CLKOUT5         | nullptr                                             | 0               | nullptr                                            | nullptr                    
| video_pll_m0/u_pll_e1/goppll                       | PLL_82_51         | CLKOUT0         | video_clk5x_w                                       | 49              |  ...                                               |  ...                       
| video_pll_m0/u_pll_e1/goppll                       | PLL_82_51         | CLKOUT0_WL      | nullptr                                             | 0               | nullptr                                            | nullptr                    
| video_pll_m0/u_pll_e1/goppll                       | PLL_82_51         | CLKOUT0_EXT     | nullptr                                             | 0               | nullptr                                            | nullptr                    
| video_pll_m0/u_pll_e1/goppll                       | PLL_82_51         | CLKOUT1         | video_clk_w                                         | 228             |  ...                                               |  ...                       
| video_pll_m0/u_pll_e1/goppll                       | PLL_82_51         | CLKOUT2         | nullptr                                             | 0               | nullptr                                            | nullptr                    
| video_pll_m0/u_pll_e1/goppll                       | PLL_82_51         | CLKOUT3         | nullptr                                             | 0               | nullptr                                            | nullptr                    
| video_pll_m0/u_pll_e1/goppll                       | PLL_82_51         | CLKOUT4         | nullptr                                             | 0               | nullptr                                            | nullptr                    
| video_pll_m0/u_pll_e1/goppll                       | PLL_82_51         | CLKOUT5         | nullptr                                             | 0               | nullptr                                            | nullptr                    
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Device Utilization Summary Of Each Module:
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Module Inst Name                     | LUT      | FF       | Distributed RAM     | APM     | DRM     | ADC     | CRYSTAL     | DLL     | DQSL     | FLSIF     | FUSECODE     | HMEMC     | IO      | IOCKDIV     | IOCKDLY     | IOCKGATE     | IPAL     | OSC     | PLL     | RCKB     | RESCAL     | SCANCHAIN     | START     | UDID     | USCM     
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| top                                  | 4178     | 3727     | 0                   | 2       | 26      | 0       | 0           | 2       | 5        | 0         | 0            | 1         | 105     | 1           | 0           | 2            | 0        | 0       | 2       | 3        | 0          | 1             | 0         | 0        | 8        
| + block_mean_cal                     | 1458     | 1263     | 0                   | 2       | 0.5     | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0       | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + gamma_fix_2_2_rom                | 0        | 2        | 0                   | 0       | 0.5     | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0       | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + gamma_fix_2_2_rom              | 0        | 0        | 0                   | 0       | 0.5     | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0       | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_rom_gamma_fix_2_2     | 0        | 0        | 0                   | 0       | 0.5     | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0       | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_spram_gamma_fix_2_2 | 0        | 0        | 0                   | 0       | 0.5     | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0       | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_block_mean                     | 1386     | 1153     | 0                   | 0.5     | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0       | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_rgb_to_gray                    | 33       | 76       | 0                   | 1.5     | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0       | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_video_pixel_counter            | 39       | 32       | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0       | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + cmos_write_req_gen_m0              | 4        | 7        | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0       | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + dvi_encoder_m0                     | 332      | 176      | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 8       | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + encb                             | 97       | 49       | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0       | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + encg                             | 97       | 43       | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0       | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + encr                             | 97       | 43       | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0       | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + serdes_4b_10to1_m0               | 41       | 41       | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 8       | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + fifo_led                           | 624      | 969      | 0                   | 0       | 0.5     | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0       | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_WS2812                         | 434      | 483      | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0       | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_data_tx                        | 56       | 334      | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0       | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_hc595                          | 29       | 54       | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0       | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_port_in                        | 105      | 98       | 0                   | 0       | 0.5     | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0       | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + mean_in_led_out                | 96       | 90       | 0                   | 0       | 0.5     | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0       | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_fifo_fifo_led         | 96       | 90       | 0                   | 0       | 0.5     | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0       | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_fifo_ctrl           | 96       | 90       | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0       | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_sdpram              | 0        | 0        | 0                   | 0       | 0.5     | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0       | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + frame_read_write_m0                | 462      | 340      | 0                   | 0       | 19      | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0       | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + frame_fifo_read_m0               | 127      | 75       | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0       | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + frame_fifo_write_m0              | 101      | 56       | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0       | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + read_buf                         | 108      | 99       | 0                   | 0       | 3       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0       | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_fifo_afifo_64i_16o_128  | 108      | 99       | 0                   | 0       | 3       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0       | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_fifo_ctrl             | 108      | 99       | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0       | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_sdpram                | 0        | 0        | 0                   | 0       | 3       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0       | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + write_buf                        | 126      | 110      | 0                   | 0       | 16      | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0       | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_fifo_afifo_16i_64o_512  | 126      | 110      | 0                   | 0       | 16      | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0       | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_fifo_ctrl             | 126      | 110      | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0       | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_sdpram                | 0        | 0        | 0                   | 0       | 16      | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0       | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_aq_axi_master                    | 259      | 160      | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0       | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_ipsl_hmic_h_top                  | 386      | 178      | 0                   | 0       | 0       | 0       | 0           | 2       | 5        | 0         | 0            | 1         | 54      | 1           | 0           | 2            | 0        | 0       | 1       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_ipsl_hmic_h_ddrc_top           | 222      | 25       | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0       | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_ddrc_reset_ctrl_v1_1         | 222      | 25       | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0       | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_ddrc_apb_reset_v1_1        | 158      | 10       | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0       | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_ipsl_hmic_h_phy_top            | 164      | 153      | 0                   | 0       | 0       | 0       | 0           | 2       | 5        | 0         | 0            | 1         | 54      | 1           | 0           | 2            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_ddrphy_dll_update_ctrl_v1_1  | 13       | 12       | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0       | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_ddrphy_reset_ctrl_v1_1       | 47       | 36       | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0       | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_ddrphy_training_ctrl_v1_1    | 6        | 8        | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0       | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_ddrphy_update_ctrl_v1_1      | 97       | 97       | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0       | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_phy_io_v1_1                  | 0        | 0        | 0                   | 0       | 0       | 0       | 0           | 2       | 5        | 0         | 0            | 1         | 54      | 1           | 0           | 2            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_pll_50_400                     | 0        | 0        | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0       | 0           | 0           | 0            | 0        | 0       | 1       | 0        | 0          | 0             | 0         | 0        | 0        
| + video_pll_m0                       | 0        | 0        | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0       | 0           | 0           | 0            | 0        | 0       | 1       | 0        | 0          | 0             | 0         | 0        | 0        
| + video_timing_data_m0               | 73       | 62       | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0       | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + color_bar_m0                     | 48       | 31       | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0       | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_CORES                            | 571      | 572      | 0                   | 0       | 6       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0       | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 1             | 0         | 0        | 0        
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Inputs and Outputs :
+---------------------------------------------------------------------------------------+
| Type       | File Name                                                               
+---------------------------------------------------------------------------------------+
| Input      | D:/Projects/FPGA_match/final_test/device_map/top_map.adf                
|            | D:/Projects/FPGA_match/final_test/device_map/top.pcf                    
| Output     | D:/Projects/FPGA_match/final_test/place_route/top_pnr.adf               
|            | D:/Projects/FPGA_match/final_test/place_route/top.prr                   
|            | D:/Projects/FPGA_match/final_test/place_route/top_prr.prt               
|            | D:/Projects/FPGA_match/final_test/place_route/clock_utilization.txt     
|            | D:/Projects/FPGA_match/final_test/place_route/top_plc.adf               
+---------------------------------------------------------------------------------------+


Flow Command: pnr 
Peak memory: 639,279,104 bytes
Total CPU  time to pnr completion : 42.234 sec
Total real time to pnr completion : 43.000 sec
