<dec f='llvm/llvm/lib/Target/X86/X86Subtarget.h' l='384' type='bool'/>
<use f='llvm/llvm/lib/Target/X86/X86Subtarget.h' l='742' u='r' c='_ZNK4llvm12X86Subtarget13hasCLFLUSHOPTEv'/>
<offset>2928</offset>
<doc f='llvm/llvm/lib/Target/X86/X86Subtarget.h' l='383'>/// Processor supports Flush Cache Line instruction</doc>
