

================================================================
== Vivado HLS Report for 'epilogue'
================================================================
* Date:           Wed Jul 15 23:36:28 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        dotprod
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 9.400 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       19|       19| 0.190 us | 0.190 us |   19|   19|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|     16|       -|      -|    -|
|Expression       |        -|      -|       0|   5203|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|   1663|    -|
|Register         |        -|      -|    4341|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|     16|    4341|   6866|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      7|       4|     12|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    +---------------------------+----------------------+--------------+
    |          Instance         |        Module        |  Expression  |
    +---------------------------+----------------------+--------------+
    |n4000_maxNodes_10bkb_U331  |n4000_maxNodes_10bkb  |    i0 * i1   |
    |n4000_maxNodes_10bkb_U332  |n4000_maxNodes_10bkb  |    i0 * i1   |
    |n4000_maxNodes_10bkb_U333  |n4000_maxNodes_10bkb  |    i0 * i1   |
    |n4000_maxNodes_10bkb_U334  |n4000_maxNodes_10bkb  |    i0 * i1   |
    |n4000_maxNodes_10bkb_U335  |n4000_maxNodes_10bkb  |    i0 * i1   |
    |n4000_maxNodes_10bkb_U336  |n4000_maxNodes_10bkb  |    i0 * i1   |
    |n4000_maxNodes_10bkb_U337  |n4000_maxNodes_10bkb  |    i0 * i1   |
    |n4000_maxNodes_10cud_U338  |n4000_maxNodes_10cud  | i0 + i1 * i2 |
    |n4000_maxNodes_10cud_U339  |n4000_maxNodes_10cud  | i0 + i1 * i2 |
    |n4000_maxNodes_10cud_U340  |n4000_maxNodes_10cud  | i0 + i1 * i2 |
    |n4000_maxNodes_10cud_U341  |n4000_maxNodes_10cud  | i0 + i1 * i2 |
    |n4000_maxNodes_10cud_U342  |n4000_maxNodes_10cud  | i0 + i1 * i2 |
    |n4000_maxNodes_10cud_U343  |n4000_maxNodes_10cud  | i0 + i1 * i2 |
    |n4000_maxNodes_10cud_U344  |n4000_maxNodes_10cud  | i0 + i1 * i2 |
    |n4000_maxNodes_10cud_U345  |n4000_maxNodes_10cud  | i0 + i1 * i2 |
    |n4000_maxNodes_10dEe_U346  |n4000_maxNodes_10dEe  | i0 + i1 * i2 |
    +---------------------------+----------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |add_ln729_10_fu_3459_p2   |     +    |      0|  0|  32|          32|          32|
    |add_ln729_112_fu_4024_p2  |     +    |      0|  0|  32|          32|          32|
    |add_ln729_119_fu_3956_p2  |     +    |      0|  0|  32|          32|          32|
    |add_ln729_121_fu_3894_p2  |     +    |      0|  0|  39|          32|          32|
    |add_ln729_122_fu_3960_p2  |     +    |      0|  0|  32|          32|          32|
    |add_ln729_123_fu_3415_p2  |     +    |      0|  0|  32|          32|          32|
    |add_ln729_124_fu_3391_p2  |     +    |      0|  0|  32|          32|          32|
    |add_ln729_125_fu_3397_p2  |     +    |      0|  0|  32|          32|          32|
    |add_ln729_126_fu_3421_p2  |     +    |      0|  0|  32|          32|          32|
    |add_ln729_127_fu_3965_p2  |     +    |      0|  0|  32|          32|          32|
    |add_ln729_128_fu_3970_p2  |     +    |      0|  0|  32|          32|          32|
    |add_ln729_129_fu_4028_p2  |     +    |      0|  0|  32|          32|          32|
    |add_ln729_130_fu_4033_p2  |     +    |      0|  0|  32|          32|          32|
    |add_ln729_131_fu_4078_p2  |     +    |      0|  0|  32|          32|          32|
    |add_ln729_13_fu_3465_p2   |     +    |      0|  0|  32|          32|          32|
    |add_ln729_146_fu_3671_p2  |     +    |      0|  0|  32|          32|          32|
    |add_ln729_147_fu_3525_p2  |     +    |      0|  0|  32|          32|          32|
    |add_ln729_149_fu_3531_p2  |     +    |      0|  0|  32|          32|          32|
    |add_ln729_14_fu_3470_p2   |     +    |      0|  0|  32|          32|          32|
    |add_ln729_152_fu_3578_p2  |     +    |      0|  0|  32|          32|          32|
    |add_ln729_153_fu_3675_p2  |     +    |      0|  0|  32|          32|          32|
    |add_ln729_159_fu_3621_p2  |     +    |      0|  0|  32|          32|          32|
    |add_ln729_15_fu_3481_p2   |     +    |      0|  0|  32|          32|          32|
    |add_ln729_160_fu_3648_p2  |     +    |      0|  0|  32|          32|          32|
    |add_ln729_161_fu_3653_p2  |     +    |      0|  0|  32|          32|          32|
    |add_ln729_162_fu_3679_p2  |     +    |      0|  0|  32|          32|          32|
    |add_ln729_163_fu_3684_p2  |     +    |      0|  0|  32|          32|          32|
    |add_ln729_166_fu_3776_p2  |     +    |      0|  0|  32|          32|          32|
    |add_ln729_169_fu_3701_p2  |     +    |      0|  0|  32|          32|          32|
    |add_ln729_170_fu_3782_p2  |     +    |      0|  0|  32|          32|          32|
    |add_ln729_173_fu_3899_p2  |     +    |      0|  0|  32|          32|          32|
    |add_ln729_177_fu_3905_p2  |     +    |      0|  0|  32|          32|          32|
    |add_ln729_178_fu_4039_p2  |     +    |      0|  0|  32|          32|          32|
    |add_ln729_185_fu_4043_p2  |     +    |      0|  0|  32|          32|          32|
    |add_ln729_186_fu_3403_p2  |     +    |      0|  0|  39|          32|          32|
    |add_ln729_187_fu_3409_p2  |     +    |      0|  0|  39|          32|          32|
    |add_ln729_188_fu_3444_p2  |     +    |      0|  0|  32|          32|          32|
    |add_ln729_190_fu_3426_p2  |     +    |      0|  0|  32|          32|          32|
    |add_ln729_191_fu_3432_p2  |     +    |      0|  0|  32|          32|          32|
    |add_ln729_192_fu_3448_p2  |     +    |      0|  0|  32|          32|          32|
    |add_ln729_193_fu_3453_p2  |     +    |      0|  0|  32|          32|          32|
    |add_ln729_194_fu_4048_p2  |     +    |      0|  0|  32|          32|          32|
    |add_ln729_195_fu_4053_p2  |     +    |      0|  0|  32|          32|          32|
    |add_ln729_196_fu_4082_p2  |     +    |      0|  0|  32|          32|          32|
    |add_ln729_206_fu_3537_p2  |     +    |      0|  0|  32|          32|          32|
    |add_ln729_209_fu_3543_p2  |     +    |      0|  0|  32|          32|          32|
    |add_ln729_210_fu_3548_p2  |     +    |      0|  0|  32|          32|          32|
    |add_ln729_211_fu_3584_p2  |     +    |      0|  0|  32|          32|          32|
    |add_ln729_220_fu_3659_p2  |     +    |      0|  0|  39|          32|          32|
    |add_ln729_221_fu_3707_p2  |     +    |      0|  0|  32|          32|          32|
    |add_ln729_223_fu_3690_p2  |     +    |      0|  0|  32|          32|          32|
    |add_ln729_224_fu_3696_p2  |     +    |      0|  0|  32|          32|          32|
    |add_ln729_225_fu_3712_p2  |     +    |      0|  0|  32|          32|          32|
    |add_ln729_226_fu_3717_p2  |     +    |      0|  0|  32|          32|          32|
    |add_ln729_227_fu_3787_p2  |     +    |      0|  0|  32|          32|          32|
    |add_ln729_228_fu_4059_p2  |     +    |      0|  0|  32|          32|          32|
    |add_ln729_22_fu_3627_p2   |     +    |      0|  0|  32|          32|          32|
    |add_ln729_231_fu_3851_p2  |     +    |      0|  0|  32|          32|          32|
    |add_ln729_234_fu_3856_p2  |     +    |      0|  0|  32|          32|          32|
    |add_ln729_235_fu_3861_p2  |     +    |      0|  0|  32|          32|          32|
    |add_ln729_238_fu_3976_p2  |     +    |      0|  0|  32|          32|          32|
    |add_ln729_240_fu_3911_p2  |     +    |      0|  0|  32|          32|          32|
    |add_ln729_241_fu_3917_p2  |     +    |      0|  0|  32|          32|          32|
    |add_ln729_242_fu_3981_p2  |     +    |      0|  0|  32|          32|          32|
    |add_ln729_243_fu_3986_p2  |     +    |      0|  0|  32|          32|          32|
    |add_ln729_244_fu_4063_p2  |     +    |      0|  0|  32|          32|          32|
    |add_ln729_247_fu_3923_p2  |     +    |      0|  0|  39|          32|          32|
    |add_ln729_24_fu_3513_p2   |     +    |      0|  0|  39|          32|          32|
    |add_ln729_250_fu_3867_p2  |     +    |      0|  0|  39|          32|          32|
    |add_ln729_251_fu_3992_p2  |     +    |      0|  0|  32|          32|          32|
    |add_ln729_254_fu_3927_p2  |     +    |      0|  0|  32|          32|          32|
    |add_ln729_258_fu_3931_p2  |     +    |      0|  0|  39|          32|          32|
    |add_ln729_259_fu_3935_p2  |     +    |      0|  0|  32|          32|          32|
    |add_ln729_25_fu_3589_p2   |     +    |      0|  0|  32|          32|          32|
    |add_ln729_260_fu_3996_p2  |     +    |      0|  0|  32|          32|          32|
    |add_ln729_261_fu_4067_p2  |     +    |      0|  0|  32|          32|          32|
    |add_ln729_262_fu_4072_p2  |     +    |      0|  0|  32|          32|          32|
    |add_ln729_263_fu_4086_p2  |     +    |      0|  0|  32|          32|          32|
    |add_ln729_27_fu_3554_p2   |     +    |      0|  0|  32|          32|          32|
    |add_ln729_28_fu_3560_p2   |     +    |      0|  0|  32|          32|          32|
    |add_ln729_29_fu_3594_p2   |     +    |      0|  0|  32|          32|          32|
    |add_ln729_30_fu_3599_p2   |     +    |      0|  0|  32|          32|          32|
    |add_ln729_31_fu_3632_p2   |     +    |      0|  0|  32|          32|          32|
    |add_ln729_32_fu_4001_p2   |     +    |      0|  0|  32|          32|          32|
    |add_ln729_39_fu_3665_p2   |     +    |      0|  0|  32|          32|          32|
    |add_ln729_3_fu_3385_p2    |     +    |      0|  0|  32|          32|          32|
    |add_ln729_42_fu_3765_p2   |     +    |      0|  0|  32|          32|          32|
    |add_ln729_46_fu_3770_p2   |     +    |      0|  0|  32|          32|          32|
    |add_ln729_47_fu_4005_p2   |     +    |      0|  0|  32|          32|          32|
    |add_ln729_48_fu_3840_p2   |     +    |      0|  0|  32|          32|          32|
    |add_ln729_50_fu_3845_p2   |     +    |      0|  0|  32|          32|          32|
    |add_ln729_53_fu_3877_p2   |     +    |      0|  0|  32|          32|          32|
    |add_ln729_54_fu_3941_p2   |     +    |      0|  0|  32|          32|          32|
    |add_ln729_58_fu_3883_p2   |     +    |      0|  0|  32|          32|          32|
    |add_ln729_59_fu_3373_p2   |     +    |      0|  0|  32|          32|          32|
    |add_ln729_60_fu_3379_p2   |     +    |      0|  0|  32|          32|          32|
    |add_ln729_61_fu_3889_p2   |     +    |      0|  0|  32|          32|          32|
    |add_ln729_62_fu_3945_p2   |     +    |      0|  0|  32|          32|          32|
    |add_ln729_63_fu_3950_p2   |     +    |      0|  0|  32|          32|          32|
    |add_ln729_64_fu_4009_p2   |     +    |      0|  0|  32|          32|          32|
    |add_ln729_65_fu_4014_p2   |     +    |      0|  0|  32|          32|          32|
    |add_ln729_72_fu_3502_p2   |     +    |      0|  0|  32|          32|          32|
    |add_ln729_73_fu_3438_p2   |     +    |      0|  0|  39|          32|          32|
    |add_ln729_75_fu_3486_p2   |     +    |      0|  0|  32|          32|          32|
    |add_ln729_78_fu_3491_p2   |     +    |      0|  0|  32|          32|          32|
    |add_ln729_79_fu_3496_p2   |     +    |      0|  0|  32|          32|          32|
    |add_ln729_7_fu_3476_p2    |     +    |      0|  0|  32|          32|          32|
    |add_ln729_80_fu_3508_p2   |     +    |      0|  0|  32|          32|          32|
    |add_ln729_87_fu_3637_p2   |     +    |      0|  0|  32|          32|          32|
    |add_ln729_88_fu_3519_p2   |     +    |      0|  0|  39|          32|          32|
    |add_ln729_90_fu_3605_p2   |     +    |      0|  0|  32|          32|          32|
    |add_ln729_92_fu_3566_p2   |     +    |      0|  0|  32|          32|          32|
    |add_ln729_93_fu_3572_p2   |     +    |      0|  0|  32|          32|          32|
    |add_ln729_94_fu_3610_p2   |     +    |      0|  0|  32|          32|          32|
    |add_ln729_95_fu_3615_p2   |     +    |      0|  0|  32|          32|          32|
    |add_ln729_96_fu_3643_p2   |     +    |      0|  0|  32|          32|          32|
    |add_ln729_97_fu_4020_p2   |     +    |      0|  0|  32|          32|          32|
    |grp_fu_2994_p2            |     +    |      0|  0|  39|          32|          32|
    |grp_fu_3000_p2            |     +    |      0|  0|  39|          32|          32|
    |grp_fu_3006_p2            |     +    |      0|  0|  39|          32|          32|
    |grp_fu_3012_p2            |     +    |      0|  0|  39|          32|          32|
    |grp_fu_3018_p2            |     +    |      0|  0|  39|          32|          32|
    |grp_fu_3024_p2            |     +    |      0|  0|  39|          32|          32|
    |grp_fu_3030_p2            |     +    |      0|  0|  39|          32|          32|
    |grp_fu_3036_p2            |     +    |      0|  0|  39|          32|          32|
    |grp_fu_3042_p2            |     +    |      0|  0|  39|          32|          32|
    |grp_fu_3048_p2            |     +    |      0|  0|  39|          32|          32|
    |grp_fu_3054_p2            |     +    |      0|  0|  32|          32|          32|
    |grp_fu_3060_p2            |     +    |      0|  0|  39|          32|          32|
    |grp_fu_3066_p2            |     +    |      0|  0|  39|          32|          32|
    |grp_fu_3072_p2            |     +    |      0|  0|  39|          32|          32|
    |grp_fu_3078_p2            |     +    |      0|  0|  39|          32|          32|
    |grp_fu_3201_p2            |     +    |      0|  0|  32|          32|          32|
    |grp_fu_3207_p2            |     +    |      0|  0|  32|          32|          32|
    |grp_fu_3213_p2            |     +    |      0|  0|  32|          32|          32|
    |grp_fu_3219_p2            |     +    |      0|  0|  32|          32|          32|
    |grp_fu_3225_p2            |     +    |      0|  0|  32|          32|          32|
    |grp_fu_3231_p2            |     +    |      0|  0|  39|          32|          32|
    |grp_fu_3237_p2            |     +    |      0|  0|  32|          32|          32|
    |grp_fu_3243_p2            |     +    |      0|  0|  32|          32|          32|
    |grp_fu_3249_p2            |     +    |      0|  0|  32|          32|          32|
    |grp_fu_3255_p2            |     +    |      0|  0|  32|          32|          32|
    |grp_fu_3261_p2            |     +    |      0|  0|  32|          32|          32|
    |grp_fu_3267_p2            |     +    |      0|  0|  32|          32|          32|
    |grp_fu_3273_p2            |     +    |      0|  0|  32|          32|          32|
    |grp_fu_3279_p2            |     +    |      0|  0|  32|          32|          32|
    |grp_fu_3285_p2            |     +    |      0|  0|  32|          32|          32|
    |grp_fu_3291_p2            |     +    |      0|  0|  32|          32|          32|
    |grp_fu_3297_p2            |     +    |      0|  0|  32|          32|          32|
    |grp_fu_3303_p2            |     +    |      0|  0|  32|          32|          32|
    |grp_fu_3309_p2            |     +    |      0|  0|  32|          32|          32|
    |grp_fu_3315_p2            |     +    |      0|  0|  32|          32|          32|
    |grp_fu_3321_p2            |     +    |      0|  0|  32|          32|          32|
    |grp_fu_3355_p2            |     +    |      0|  0|  32|          32|          32|
    |grp_fu_3361_p2            |     +    |      0|  0|  32|          32|          32|
    |grp_fu_3367_p2            |     +    |      0|  0|  32|          32|          32|
    |out_r                     |     +    |      0|  0|  32|          32|          32|
    |ap_block_state1           |    or    |      0|  0|   2|           1|           1|
    |ap_block_state14          |    or    |      0|  0|   2|           1|           1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |Total                     |          |      0|  0|5203|        5026|        5026|
    +--------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------+-----+-----------+-----+-----------+
    |          Name          | LUT | Input Size| Bits| Total Bits|
    +------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm               |  101|         21|    1|         21|
    |ap_done                 |    9|          2|    1|          2|
    |reg_3084                |    9|          2|   32|         64|
    |reg_3093                |    9|          2|   32|         64|
    |reg_3098                |    9|          2|   32|         64|
    |reg_3107                |    9|          2|   32|         64|
    |reg_3132                |    9|          2|   32|         64|
    |sum_array_0_0_address0  |   85|         17|    5|         85|
    |sum_array_0_0_address1  |   85|         17|    5|         85|
    |sum_array_0_1_address0  |   85|         17|    5|         85|
    |sum_array_0_1_address1  |   65|         16|    5|         80|
    |sum_array_1_0_address0  |   85|         17|    5|         85|
    |sum_array_1_0_address1  |   85|         17|    5|         85|
    |sum_array_1_1_address0  |   85|         17|    5|         85|
    |sum_array_1_1_address1  |   65|         16|    5|         80|
    |sum_array_2_0_address0  |   85|         17|    5|         85|
    |sum_array_2_0_address1  |   85|         17|    5|         85|
    |sum_array_2_1_address0  |   85|         17|    5|         85|
    |sum_array_2_1_address1  |   65|         16|    5|         80|
    |sum_array_3_0_address0  |   65|         16|    5|         80|
    |sum_array_3_0_address1  |   65|         16|    5|         80|
    |sum_array_3_1_address0  |   65|         16|    5|         80|
    |sum_array_3_1_address1  |   65|         16|    5|         80|
    |x_0_0_blk_n             |    9|          2|    1|          2|
    |x_0_10_blk_n            |    9|          2|    1|          2|
    |x_0_11_blk_n            |    9|          2|    1|          2|
    |x_0_12_blk_n            |    9|          2|    1|          2|
    |x_0_1_blk_n             |    9|          2|    1|          2|
    |x_0_2_blk_n             |    9|          2|    1|          2|
    |x_0_3_blk_n             |    9|          2|    1|          2|
    |x_0_4_blk_n             |    9|          2|    1|          2|
    |x_0_5_blk_n             |    9|          2|    1|          2|
    |x_0_6_blk_n             |    9|          2|    1|          2|
    |x_0_7_blk_n             |    9|          2|    1|          2|
    |x_0_8_blk_n             |    9|          2|    1|          2|
    |x_0_9_blk_n             |    9|          2|    1|          2|
    |x_5_0_blk_n             |    9|          2|    1|          2|
    |x_5_1_blk_n             |    9|          2|    1|          2|
    |x_5_2_blk_n             |    9|          2|    1|          2|
    |y_0_0_blk_n             |    9|          2|    1|          2|
    |y_0_10_blk_n            |    9|          2|    1|          2|
    |y_0_11_blk_n            |    9|          2|    1|          2|
    |y_0_12_blk_n            |    9|          2|    1|          2|
    |y_0_1_blk_n             |    9|          2|    1|          2|
    |y_0_2_blk_n             |    9|          2|    1|          2|
    |y_0_3_blk_n             |    9|          2|    1|          2|
    |y_0_4_blk_n             |    9|          2|    1|          2|
    |y_0_5_blk_n             |    9|          2|    1|          2|
    |y_0_6_blk_n             |    9|          2|    1|          2|
    |y_0_7_blk_n             |    9|          2|    1|          2|
    |y_0_8_blk_n             |    9|          2|    1|          2|
    |y_0_9_blk_n             |    9|          2|    1|          2|
    |y_5_0_blk_n             |    9|          2|    1|          2|
    |y_5_1_blk_n             |    9|          2|    1|          2|
    |y_5_2_blk_n             |    9|          2|    1|          2|
    +------------------------+-----+-----------+-----+-----------+
    |Total                   | 1663|        362|  274|       1732|
    +------------------------+-----+-----------+-----+-----------+

    * Register: 
    +--------------------------------+----+----+-----+-----------+
    |              Name              | FF | LUT| Bits| Const Bits|
    +--------------------------------+----+----+-----+-----------+
    |add_ln729_104_reg_5398          |  32|   0|   32|          0|
    |add_ln729_111_reg_5793          |  32|   0|   32|          0|
    |add_ln729_115_reg_5898          |  32|   0|   32|          0|
    |add_ln729_118_reg_5958          |  32|   0|   32|          0|
    |add_ln729_121_reg_5963          |  32|   0|   32|          0|
    |add_ln729_125_reg_4443          |  32|   0|   32|          0|
    |add_ln729_126_reg_4538          |  32|   0|   32|          0|
    |add_ln729_128_reg_5993          |  32|   0|   32|          0|
    |add_ln729_12_reg_4628           |  32|   0|   32|          0|
    |add_ln729_130_reg_6018          |  32|   0|   32|          0|
    |add_ln729_138_reg_4733          |  32|   0|   32|          0|
    |add_ln729_145_reg_4913          |  32|   0|   32|          0|
    |add_ln729_149_reg_5013          |  32|   0|   32|          0|
    |add_ln729_14_reg_4723           |  32|   0|   32|          0|
    |add_ln729_152_reg_5108          |  32|   0|   32|          0|
    |add_ln729_159_reg_5198          |  32|   0|   32|          0|
    |add_ln729_15_reg_4813           |  32|   0|   32|          0|
    |add_ln729_161_reg_5303          |  32|   0|   32|          0|
    |add_ln729_163_reg_5403          |  32|   0|   32|          0|
    |add_ln729_169_reg_5663          |  32|   0|   32|          0|
    |add_ln729_170_reg_5798          |  32|   0|   32|          0|
    |add_ln729_177_reg_5968          |  32|   0|   32|          0|
    |add_ln729_184_reg_5998          |  32|   0|   32|          0|
    |add_ln729_186_reg_4448          |  32|   0|   32|          0|
    |add_ln729_187_reg_4453          |  32|   0|   32|          0|
    |add_ln729_191_reg_4543          |  32|   0|   32|          0|
    |add_ln729_193_reg_4638          |  32|   0|   32|          0|
    |add_ln729_195_reg_6023          |  32|   0|   32|          0|
    |add_ln729_208_reg_4918          |  32|   0|   32|          0|
    |add_ln729_210_reg_5018          |  32|   0|   32|          0|
    |add_ln729_211_reg_5113          |  32|   0|   32|          0|
    |add_ln729_21_reg_4903           |  32|   0|   32|          0|
    |add_ln729_220_reg_5308          |  32|   0|   32|          0|
    |add_ln729_224_reg_5408          |  32|   0|   32|          0|
    |add_ln729_226_reg_5668          |  32|   0|   32|          0|
    |add_ln729_227_reg_5803          |  32|   0|   32|          0|
    |add_ln729_229_reg_5413          |  32|   0|   32|          0|
    |add_ln729_233_reg_5808          |  32|   0|   32|          0|
    |add_ln729_235_reg_5903          |  32|   0|   32|          0|
    |add_ln729_236_reg_5813          |  32|   0|   32|          0|
    |add_ln729_241_reg_5973          |  32|   0|   32|          0|
    |add_ln729_243_reg_6003          |  32|   0|   32|          0|
    |add_ln729_246_reg_5908          |  32|   0|   32|          0|
    |add_ln729_247_reg_5978          |  32|   0|   32|          0|
    |add_ln729_24_reg_5003           |  32|   0|   32|          0|
    |add_ln729_250_reg_5913          |  32|   0|   32|          0|
    |add_ln729_252_reg_5918          |  32|   0|   32|          0|
    |add_ln729_253_reg_5923          |  32|   0|   32|          0|
    |add_ln729_255_reg_5928          |  32|   0|   32|          0|
    |add_ln729_257_reg_5933          |  32|   0|   32|          0|
    |add_ln729_259_reg_5983          |  32|   0|   32|          0|
    |add_ln729_260_reg_6008          |  32|   0|   32|          0|
    |add_ln729_262_reg_6028          |  32|   0|   32|          0|
    |add_ln729_28_reg_5098           |  32|   0|   32|          0|
    |add_ln729_30_reg_5188           |  32|   0|   32|          0|
    |add_ln729_31_reg_5288           |  32|   0|   32|          0|
    |add_ln729_39_reg_5393           |  32|   0|   32|          0|
    |add_ln729_3_reg_4438            |  32|   0|   32|          0|
    |add_ln729_40_reg_5293           |  32|   0|   32|          0|
    |add_ln729_46_reg_5788           |  32|   0|   32|          0|
    |add_ln729_50_reg_5893           |  32|   0|   32|          0|
    |add_ln729_53_reg_5948           |  32|   0|   32|          0|
    |add_ln729_60_reg_4353           |  32|   0|   32|          0|
    |add_ln729_61_reg_5953           |  32|   0|   32|          0|
    |add_ln729_63_reg_5988           |  32|   0|   32|          0|
    |add_ln729_65_reg_6013           |  32|   0|   32|          0|
    |add_ln729_73_reg_4633           |  32|   0|   32|          0|
    |add_ln729_77_reg_4728           |  32|   0|   32|          0|
    |add_ln729_79_reg_4818           |  32|   0|   32|          0|
    |add_ln729_80_reg_4908           |  32|   0|   32|          0|
    |add_ln729_88_reg_5008           |  32|   0|   32|          0|
    |add_ln729_93_reg_5103           |  32|   0|   32|          0|
    |add_ln729_95_reg_5193           |  32|   0|   32|          0|
    |add_ln729_96_reg_5298           |  32|   0|   32|          0|
    |ap_CS_fsm                       |  20|   0|   20|          0|
    |ap_done_reg                     |   1|   0|    1|          0|
    |reg_3084                        |  32|   0|   32|          0|
    |reg_3089                        |  32|   0|   32|          0|
    |reg_3093                        |  32|   0|   32|          0|
    |reg_3098                        |  32|   0|   32|          0|
    |reg_3103                        |  32|   0|   32|          0|
    |reg_3107                        |  32|   0|   32|          0|
    |reg_3112                        |  32|   0|   32|          0|
    |reg_3116                        |  32|   0|   32|          0|
    |reg_3120                        |  32|   0|   32|          0|
    |reg_3124                        |  32|   0|   32|          0|
    |reg_3128                        |  32|   0|   32|          0|
    |reg_3132                        |  32|   0|   32|          0|
    |reg_3137                        |  32|   0|   32|          0|
    |reg_3141                        |  32|   0|   32|          0|
    |reg_3145                        |  32|   0|   32|          0|
    |reg_3149                        |  32|   0|   32|          0|
    |reg_3153                        |  32|   0|   32|          0|
    |reg_3157                        |  32|   0|   32|          0|
    |reg_3161                        |  32|   0|   32|          0|
    |reg_3165                        |  32|   0|   32|          0|
    |reg_3169                        |  32|   0|   32|          0|
    |reg_3173                        |  32|   0|   32|          0|
    |reg_3177                        |  32|   0|   32|          0|
    |reg_3181                        |  32|   0|   32|          0|
    |reg_3185                        |  32|   0|   32|          0|
    |reg_3189                        |  32|   0|   32|          0|
    |reg_3193                        |  32|   0|   32|          0|
    |reg_3197                        |  32|   0|   32|          0|
    |reg_3327                        |  32|   0|   32|          0|
    |reg_3331                        |  32|   0|   32|          0|
    |reg_3335                        |  32|   0|   32|          0|
    |reg_3339                        |  32|   0|   32|          0|
    |reg_3343                        |  32|   0|   32|          0|
    |reg_3347                        |  32|   0|   32|          0|
    |reg_3351                        |  32|   0|   32|          0|
    |sum_array_0_1_load_24_reg_5418  |  32|   0|   32|          0|
    |sum_array_2_0_load_reg_4308     |  32|   0|   32|          0|
    |sum_array_3_1_load_19_reg_5263  |  32|   0|   32|          0|
    |temp_l83_i10_w1_reg_5773        |  32|   0|   32|          0|
    |temp_l83_i12_w1_reg_5778        |  32|   0|   32|          0|
    |temp_l83_i2_w1_reg_5753         |  32|   0|   32|          0|
    |temp_l83_i3999_w1_reg_5783      |  32|   0|   32|          0|
    |temp_l83_i4_w1_reg_5758         |  32|   0|   32|          0|
    |temp_l83_i6_w1_reg_5763         |  32|   0|   32|          0|
    |temp_l83_i8_w1_reg_5768         |  32|   0|   32|          0|
    |x_0_0_read_reg_5503             |  16|   0|   16|          0|
    |x_0_10_read_reg_5603            |  16|   0|   16|          0|
    |x_0_11_read_reg_5613            |  16|   0|   16|          0|
    |x_0_12_read_reg_5623            |  16|   0|   16|          0|
    |x_0_1_read_reg_5513             |  16|   0|   16|          0|
    |x_0_2_read_reg_5523             |  16|   0|   16|          0|
    |x_0_3_read_reg_5533             |  16|   0|   16|          0|
    |x_0_4_read_reg_5543             |  16|   0|   16|          0|
    |x_0_5_read_reg_5553             |  16|   0|   16|          0|
    |x_0_6_read_reg_5563             |  16|   0|   16|          0|
    |x_0_7_read_reg_5573             |  16|   0|   16|          0|
    |x_0_8_read_reg_5583             |  16|   0|   16|          0|
    |x_0_9_read_reg_5593             |  16|   0|   16|          0|
    |x_5_0_read_reg_5633             |  16|   0|   16|          0|
    |x_5_1_read_reg_5643             |  16|   0|   16|          0|
    |x_5_2_read_reg_5653             |  16|   0|   16|          0|
    |y_0_0_read_reg_5508             |  16|   0|   16|          0|
    |y_0_10_read_reg_5608            |  16|   0|   16|          0|
    |y_0_11_read_reg_5618            |  16|   0|   16|          0|
    |y_0_12_read_reg_5628            |  16|   0|   16|          0|
    |y_0_1_read_reg_5518             |  16|   0|   16|          0|
    |y_0_2_read_reg_5528             |  16|   0|   16|          0|
    |y_0_3_read_reg_5538             |  16|   0|   16|          0|
    |y_0_4_read_reg_5548             |  16|   0|   16|          0|
    |y_0_5_read_reg_5558             |  16|   0|   16|          0|
    |y_0_6_read_reg_5568             |  16|   0|   16|          0|
    |y_0_7_read_reg_5578             |  16|   0|   16|          0|
    |y_0_8_read_reg_5588             |  16|   0|   16|          0|
    |y_0_9_read_reg_5598             |  16|   0|   16|          0|
    |y_5_0_read_reg_5638             |  16|   0|   16|          0|
    |y_5_1_read_reg_5648             |  16|   0|   16|          0|
    |y_5_2_read_reg_5658             |  16|   0|   16|          0|
    +--------------------------------+----+----+-----+-----------+
    |Total                           |4341|   0| 4341|          0|
    +--------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+---------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  | Source Object |    C Type    |
+------------------------+-----+-----+------------+---------------+--------------+
|ap_clk                  |  in |    1| ap_ctrl_hs |    epilogue   | return value |
|ap_rst                  |  in |    1| ap_ctrl_hs |    epilogue   | return value |
|ap_start                |  in |    1| ap_ctrl_hs |    epilogue   | return value |
|ap_done                 | out |    1| ap_ctrl_hs |    epilogue   | return value |
|ap_continue             |  in |    1| ap_ctrl_hs |    epilogue   | return value |
|ap_idle                 | out |    1| ap_ctrl_hs |    epilogue   | return value |
|ap_ready                | out |    1| ap_ctrl_hs |    epilogue   | return value |
|sum_array_3_0_address0  | out |    5|  ap_memory | sum_array_3_0 |     array    |
|sum_array_3_0_ce0       | out |    1|  ap_memory | sum_array_3_0 |     array    |
|sum_array_3_0_q0        |  in |   32|  ap_memory | sum_array_3_0 |     array    |
|sum_array_3_0_address1  | out |    5|  ap_memory | sum_array_3_0 |     array    |
|sum_array_3_0_ce1       | out |    1|  ap_memory | sum_array_3_0 |     array    |
|sum_array_3_0_q1        |  in |   32|  ap_memory | sum_array_3_0 |     array    |
|sum_array_3_1_address0  | out |    5|  ap_memory | sum_array_3_1 |     array    |
|sum_array_3_1_ce0       | out |    1|  ap_memory | sum_array_3_1 |     array    |
|sum_array_3_1_q0        |  in |   32|  ap_memory | sum_array_3_1 |     array    |
|sum_array_3_1_address1  | out |    5|  ap_memory | sum_array_3_1 |     array    |
|sum_array_3_1_ce1       | out |    1|  ap_memory | sum_array_3_1 |     array    |
|sum_array_3_1_q1        |  in |   32|  ap_memory | sum_array_3_1 |     array    |
|sum_array_2_0_address0  | out |    5|  ap_memory | sum_array_2_0 |     array    |
|sum_array_2_0_ce0       | out |    1|  ap_memory | sum_array_2_0 |     array    |
|sum_array_2_0_q0        |  in |   32|  ap_memory | sum_array_2_0 |     array    |
|sum_array_2_0_address1  | out |    5|  ap_memory | sum_array_2_0 |     array    |
|sum_array_2_0_ce1       | out |    1|  ap_memory | sum_array_2_0 |     array    |
|sum_array_2_0_q1        |  in |   32|  ap_memory | sum_array_2_0 |     array    |
|sum_array_2_1_address0  | out |    5|  ap_memory | sum_array_2_1 |     array    |
|sum_array_2_1_ce0       | out |    1|  ap_memory | sum_array_2_1 |     array    |
|sum_array_2_1_q0        |  in |   32|  ap_memory | sum_array_2_1 |     array    |
|sum_array_2_1_address1  | out |    5|  ap_memory | sum_array_2_1 |     array    |
|sum_array_2_1_ce1       | out |    1|  ap_memory | sum_array_2_1 |     array    |
|sum_array_2_1_q1        |  in |   32|  ap_memory | sum_array_2_1 |     array    |
|x_0_0_dout              |  in |   16|   ap_fifo  |     x_0_0     |    pointer   |
|x_0_0_empty_n           |  in |    1|   ap_fifo  |     x_0_0     |    pointer   |
|x_0_0_read              | out |    1|   ap_fifo  |     x_0_0     |    pointer   |
|x_0_1_dout              |  in |   16|   ap_fifo  |     x_0_1     |    pointer   |
|x_0_1_empty_n           |  in |    1|   ap_fifo  |     x_0_1     |    pointer   |
|x_0_1_read              | out |    1|   ap_fifo  |     x_0_1     |    pointer   |
|x_0_2_dout              |  in |   16|   ap_fifo  |     x_0_2     |    pointer   |
|x_0_2_empty_n           |  in |    1|   ap_fifo  |     x_0_2     |    pointer   |
|x_0_2_read              | out |    1|   ap_fifo  |     x_0_2     |    pointer   |
|x_0_3_dout              |  in |   16|   ap_fifo  |     x_0_3     |    pointer   |
|x_0_3_empty_n           |  in |    1|   ap_fifo  |     x_0_3     |    pointer   |
|x_0_3_read              | out |    1|   ap_fifo  |     x_0_3     |    pointer   |
|x_0_4_dout              |  in |   16|   ap_fifo  |     x_0_4     |    pointer   |
|x_0_4_empty_n           |  in |    1|   ap_fifo  |     x_0_4     |    pointer   |
|x_0_4_read              | out |    1|   ap_fifo  |     x_0_4     |    pointer   |
|x_0_5_dout              |  in |   16|   ap_fifo  |     x_0_5     |    pointer   |
|x_0_5_empty_n           |  in |    1|   ap_fifo  |     x_0_5     |    pointer   |
|x_0_5_read              | out |    1|   ap_fifo  |     x_0_5     |    pointer   |
|x_0_6_dout              |  in |   16|   ap_fifo  |     x_0_6     |    pointer   |
|x_0_6_empty_n           |  in |    1|   ap_fifo  |     x_0_6     |    pointer   |
|x_0_6_read              | out |    1|   ap_fifo  |     x_0_6     |    pointer   |
|x_0_7_dout              |  in |   16|   ap_fifo  |     x_0_7     |    pointer   |
|x_0_7_empty_n           |  in |    1|   ap_fifo  |     x_0_7     |    pointer   |
|x_0_7_read              | out |    1|   ap_fifo  |     x_0_7     |    pointer   |
|x_0_8_dout              |  in |   16|   ap_fifo  |     x_0_8     |    pointer   |
|x_0_8_empty_n           |  in |    1|   ap_fifo  |     x_0_8     |    pointer   |
|x_0_8_read              | out |    1|   ap_fifo  |     x_0_8     |    pointer   |
|x_0_9_dout              |  in |   16|   ap_fifo  |     x_0_9     |    pointer   |
|x_0_9_empty_n           |  in |    1|   ap_fifo  |     x_0_9     |    pointer   |
|x_0_9_read              | out |    1|   ap_fifo  |     x_0_9     |    pointer   |
|x_0_10_dout             |  in |   16|   ap_fifo  |     x_0_10    |    pointer   |
|x_0_10_empty_n          |  in |    1|   ap_fifo  |     x_0_10    |    pointer   |
|x_0_10_read             | out |    1|   ap_fifo  |     x_0_10    |    pointer   |
|x_0_11_dout             |  in |   16|   ap_fifo  |     x_0_11    |    pointer   |
|x_0_11_empty_n          |  in |    1|   ap_fifo  |     x_0_11    |    pointer   |
|x_0_11_read             | out |    1|   ap_fifo  |     x_0_11    |    pointer   |
|x_0_12_dout             |  in |   16|   ap_fifo  |     x_0_12    |    pointer   |
|x_0_12_empty_n          |  in |    1|   ap_fifo  |     x_0_12    |    pointer   |
|x_0_12_read             | out |    1|   ap_fifo  |     x_0_12    |    pointer   |
|y_0_0_dout              |  in |   16|   ap_fifo  |     y_0_0     |    pointer   |
|y_0_0_empty_n           |  in |    1|   ap_fifo  |     y_0_0     |    pointer   |
|y_0_0_read              | out |    1|   ap_fifo  |     y_0_0     |    pointer   |
|y_0_1_dout              |  in |   16|   ap_fifo  |     y_0_1     |    pointer   |
|y_0_1_empty_n           |  in |    1|   ap_fifo  |     y_0_1     |    pointer   |
|y_0_1_read              | out |    1|   ap_fifo  |     y_0_1     |    pointer   |
|y_0_2_dout              |  in |   16|   ap_fifo  |     y_0_2     |    pointer   |
|y_0_2_empty_n           |  in |    1|   ap_fifo  |     y_0_2     |    pointer   |
|y_0_2_read              | out |    1|   ap_fifo  |     y_0_2     |    pointer   |
|y_0_3_dout              |  in |   16|   ap_fifo  |     y_0_3     |    pointer   |
|y_0_3_empty_n           |  in |    1|   ap_fifo  |     y_0_3     |    pointer   |
|y_0_3_read              | out |    1|   ap_fifo  |     y_0_3     |    pointer   |
|y_0_4_dout              |  in |   16|   ap_fifo  |     y_0_4     |    pointer   |
|y_0_4_empty_n           |  in |    1|   ap_fifo  |     y_0_4     |    pointer   |
|y_0_4_read              | out |    1|   ap_fifo  |     y_0_4     |    pointer   |
|y_0_5_dout              |  in |   16|   ap_fifo  |     y_0_5     |    pointer   |
|y_0_5_empty_n           |  in |    1|   ap_fifo  |     y_0_5     |    pointer   |
|y_0_5_read              | out |    1|   ap_fifo  |     y_0_5     |    pointer   |
|y_0_6_dout              |  in |   16|   ap_fifo  |     y_0_6     |    pointer   |
|y_0_6_empty_n           |  in |    1|   ap_fifo  |     y_0_6     |    pointer   |
|y_0_6_read              | out |    1|   ap_fifo  |     y_0_6     |    pointer   |
|y_0_7_dout              |  in |   16|   ap_fifo  |     y_0_7     |    pointer   |
|y_0_7_empty_n           |  in |    1|   ap_fifo  |     y_0_7     |    pointer   |
|y_0_7_read              | out |    1|   ap_fifo  |     y_0_7     |    pointer   |
|y_0_8_dout              |  in |   16|   ap_fifo  |     y_0_8     |    pointer   |
|y_0_8_empty_n           |  in |    1|   ap_fifo  |     y_0_8     |    pointer   |
|y_0_8_read              | out |    1|   ap_fifo  |     y_0_8     |    pointer   |
|y_0_9_dout              |  in |   16|   ap_fifo  |     y_0_9     |    pointer   |
|y_0_9_empty_n           |  in |    1|   ap_fifo  |     y_0_9     |    pointer   |
|y_0_9_read              | out |    1|   ap_fifo  |     y_0_9     |    pointer   |
|y_0_10_dout             |  in |   16|   ap_fifo  |     y_0_10    |    pointer   |
|y_0_10_empty_n          |  in |    1|   ap_fifo  |     y_0_10    |    pointer   |
|y_0_10_read             | out |    1|   ap_fifo  |     y_0_10    |    pointer   |
|y_0_11_dout             |  in |   16|   ap_fifo  |     y_0_11    |    pointer   |
|y_0_11_empty_n          |  in |    1|   ap_fifo  |     y_0_11    |    pointer   |
|y_0_11_read             | out |    1|   ap_fifo  |     y_0_11    |    pointer   |
|y_0_12_dout             |  in |   16|   ap_fifo  |     y_0_12    |    pointer   |
|y_0_12_empty_n          |  in |    1|   ap_fifo  |     y_0_12    |    pointer   |
|y_0_12_read             | out |    1|   ap_fifo  |     y_0_12    |    pointer   |
|sum_array_1_0_address0  | out |    5|  ap_memory | sum_array_1_0 |     array    |
|sum_array_1_0_ce0       | out |    1|  ap_memory | sum_array_1_0 |     array    |
|sum_array_1_0_q0        |  in |   32|  ap_memory | sum_array_1_0 |     array    |
|sum_array_1_0_address1  | out |    5|  ap_memory | sum_array_1_0 |     array    |
|sum_array_1_0_ce1       | out |    1|  ap_memory | sum_array_1_0 |     array    |
|sum_array_1_0_q1        |  in |   32|  ap_memory | sum_array_1_0 |     array    |
|sum_array_1_1_address0  | out |    5|  ap_memory | sum_array_1_1 |     array    |
|sum_array_1_1_ce0       | out |    1|  ap_memory | sum_array_1_1 |     array    |
|sum_array_1_1_q0        |  in |   32|  ap_memory | sum_array_1_1 |     array    |
|sum_array_1_1_address1  | out |    5|  ap_memory | sum_array_1_1 |     array    |
|sum_array_1_1_ce1       | out |    1|  ap_memory | sum_array_1_1 |     array    |
|sum_array_1_1_q1        |  in |   32|  ap_memory | sum_array_1_1 |     array    |
|y_5_0_dout              |  in |   16|   ap_fifo  |     y_5_0     |    pointer   |
|y_5_0_empty_n           |  in |    1|   ap_fifo  |     y_5_0     |    pointer   |
|y_5_0_read              | out |    1|   ap_fifo  |     y_5_0     |    pointer   |
|y_5_1_dout              |  in |   16|   ap_fifo  |     y_5_1     |    pointer   |
|y_5_1_empty_n           |  in |    1|   ap_fifo  |     y_5_1     |    pointer   |
|y_5_1_read              | out |    1|   ap_fifo  |     y_5_1     |    pointer   |
|y_5_2_dout              |  in |   16|   ap_fifo  |     y_5_2     |    pointer   |
|y_5_2_empty_n           |  in |    1|   ap_fifo  |     y_5_2     |    pointer   |
|y_5_2_read              | out |    1|   ap_fifo  |     y_5_2     |    pointer   |
|sum_array_0_0_address0  | out |    5|  ap_memory | sum_array_0_0 |     array    |
|sum_array_0_0_ce0       | out |    1|  ap_memory | sum_array_0_0 |     array    |
|sum_array_0_0_q0        |  in |   32|  ap_memory | sum_array_0_0 |     array    |
|sum_array_0_0_address1  | out |    5|  ap_memory | sum_array_0_0 |     array    |
|sum_array_0_0_ce1       | out |    1|  ap_memory | sum_array_0_0 |     array    |
|sum_array_0_0_q1        |  in |   32|  ap_memory | sum_array_0_0 |     array    |
|sum_array_0_1_address0  | out |    5|  ap_memory | sum_array_0_1 |     array    |
|sum_array_0_1_ce0       | out |    1|  ap_memory | sum_array_0_1 |     array    |
|sum_array_0_1_q0        |  in |   32|  ap_memory | sum_array_0_1 |     array    |
|sum_array_0_1_address1  | out |    5|  ap_memory | sum_array_0_1 |     array    |
|sum_array_0_1_ce1       | out |    1|  ap_memory | sum_array_0_1 |     array    |
|sum_array_0_1_q1        |  in |   32|  ap_memory | sum_array_0_1 |     array    |
|x_5_0_dout              |  in |   16|   ap_fifo  |     x_5_0     |    pointer   |
|x_5_0_empty_n           |  in |    1|   ap_fifo  |     x_5_0     |    pointer   |
|x_5_0_read              | out |    1|   ap_fifo  |     x_5_0     |    pointer   |
|x_5_1_dout              |  in |   16|   ap_fifo  |     x_5_1     |    pointer   |
|x_5_1_empty_n           |  in |    1|   ap_fifo  |     x_5_1     |    pointer   |
|x_5_1_read              | out |    1|   ap_fifo  |     x_5_1     |    pointer   |
|x_5_2_dout              |  in |   16|   ap_fifo  |     x_5_2     |    pointer   |
|x_5_2_empty_n           |  in |    1|   ap_fifo  |     x_5_2     |    pointer   |
|x_5_2_read              | out |    1|   ap_fifo  |     x_5_2     |    pointer   |
|out_r                   | out |   32|   ap_vld   |     out_r     |    pointer   |
|out_r_ap_vld            | out |    1|   ap_vld   |     out_r     |    pointer   |
+------------------------+-----+-----+------------+---------------+--------------+

