
Project_InfraAndSpeak.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005294  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000cc  08005434  08005434  00015434  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005500  08005500  00020074  2**0
                  CONTENTS
  4 .ARM          00000008  08005500  08005500  00015500  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005508  08005508  00020074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005508  08005508  00015508  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800550c  0800550c  0001550c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000074  20000000  08005510  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000049dc  20000074  08005584  00020074  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20004a50  08005584  00024a50  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020074  2**0
                  CONTENTS, READONLY
 12 .debug_info   00014e2a  00000000  00000000  000200a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002ad6  00000000  00000000  00034ece  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000e38  00000000  00000000  000379a8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000d50  00000000  00000000  000387e0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00002b12  00000000  00000000  00039530  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00010c60  00000000  00000000  0003c042  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008ea7d  00000000  00000000  0004cca2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000db71f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003e1c  00000000  00000000  000db774  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000074 	.word	0x20000074
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800541c 	.word	0x0800541c

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000078 	.word	0x20000078
 80001dc:	0800541c 	.word	0x0800541c

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_uldivmod>:
 8000290:	b953      	cbnz	r3, 80002a8 <__aeabi_uldivmod+0x18>
 8000292:	b94a      	cbnz	r2, 80002a8 <__aeabi_uldivmod+0x18>
 8000294:	2900      	cmp	r1, #0
 8000296:	bf08      	it	eq
 8000298:	2800      	cmpeq	r0, #0
 800029a:	bf1c      	itt	ne
 800029c:	f04f 31ff 	movne.w	r1, #4294967295
 80002a0:	f04f 30ff 	movne.w	r0, #4294967295
 80002a4:	f000 b96e 	b.w	8000584 <__aeabi_idiv0>
 80002a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002b0:	f000 f806 	bl	80002c0 <__udivmoddi4>
 80002b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002bc:	b004      	add	sp, #16
 80002be:	4770      	bx	lr

080002c0 <__udivmoddi4>:
 80002c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002c4:	9d08      	ldr	r5, [sp, #32]
 80002c6:	4604      	mov	r4, r0
 80002c8:	468c      	mov	ip, r1
 80002ca:	2b00      	cmp	r3, #0
 80002cc:	f040 8083 	bne.w	80003d6 <__udivmoddi4+0x116>
 80002d0:	428a      	cmp	r2, r1
 80002d2:	4617      	mov	r7, r2
 80002d4:	d947      	bls.n	8000366 <__udivmoddi4+0xa6>
 80002d6:	fab2 f282 	clz	r2, r2
 80002da:	b142      	cbz	r2, 80002ee <__udivmoddi4+0x2e>
 80002dc:	f1c2 0020 	rsb	r0, r2, #32
 80002e0:	fa24 f000 	lsr.w	r0, r4, r0
 80002e4:	4091      	lsls	r1, r2
 80002e6:	4097      	lsls	r7, r2
 80002e8:	ea40 0c01 	orr.w	ip, r0, r1
 80002ec:	4094      	lsls	r4, r2
 80002ee:	ea4f 4817 	mov.w	r8, r7, lsr #16
 80002f2:	0c23      	lsrs	r3, r4, #16
 80002f4:	fbbc f6f8 	udiv	r6, ip, r8
 80002f8:	fa1f fe87 	uxth.w	lr, r7
 80002fc:	fb08 c116 	mls	r1, r8, r6, ip
 8000300:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000304:	fb06 f10e 	mul.w	r1, r6, lr
 8000308:	4299      	cmp	r1, r3
 800030a:	d909      	bls.n	8000320 <__udivmoddi4+0x60>
 800030c:	18fb      	adds	r3, r7, r3
 800030e:	f106 30ff 	add.w	r0, r6, #4294967295
 8000312:	f080 8119 	bcs.w	8000548 <__udivmoddi4+0x288>
 8000316:	4299      	cmp	r1, r3
 8000318:	f240 8116 	bls.w	8000548 <__udivmoddi4+0x288>
 800031c:	3e02      	subs	r6, #2
 800031e:	443b      	add	r3, r7
 8000320:	1a5b      	subs	r3, r3, r1
 8000322:	b2a4      	uxth	r4, r4
 8000324:	fbb3 f0f8 	udiv	r0, r3, r8
 8000328:	fb08 3310 	mls	r3, r8, r0, r3
 800032c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000330:	fb00 fe0e 	mul.w	lr, r0, lr
 8000334:	45a6      	cmp	lr, r4
 8000336:	d909      	bls.n	800034c <__udivmoddi4+0x8c>
 8000338:	193c      	adds	r4, r7, r4
 800033a:	f100 33ff 	add.w	r3, r0, #4294967295
 800033e:	f080 8105 	bcs.w	800054c <__udivmoddi4+0x28c>
 8000342:	45a6      	cmp	lr, r4
 8000344:	f240 8102 	bls.w	800054c <__udivmoddi4+0x28c>
 8000348:	3802      	subs	r0, #2
 800034a:	443c      	add	r4, r7
 800034c:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000350:	eba4 040e 	sub.w	r4, r4, lr
 8000354:	2600      	movs	r6, #0
 8000356:	b11d      	cbz	r5, 8000360 <__udivmoddi4+0xa0>
 8000358:	40d4      	lsrs	r4, r2
 800035a:	2300      	movs	r3, #0
 800035c:	e9c5 4300 	strd	r4, r3, [r5]
 8000360:	4631      	mov	r1, r6
 8000362:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000366:	b902      	cbnz	r2, 800036a <__udivmoddi4+0xaa>
 8000368:	deff      	udf	#255	; 0xff
 800036a:	fab2 f282 	clz	r2, r2
 800036e:	2a00      	cmp	r2, #0
 8000370:	d150      	bne.n	8000414 <__udivmoddi4+0x154>
 8000372:	1bcb      	subs	r3, r1, r7
 8000374:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000378:	fa1f f887 	uxth.w	r8, r7
 800037c:	2601      	movs	r6, #1
 800037e:	fbb3 fcfe 	udiv	ip, r3, lr
 8000382:	0c21      	lsrs	r1, r4, #16
 8000384:	fb0e 331c 	mls	r3, lr, ip, r3
 8000388:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800038c:	fb08 f30c 	mul.w	r3, r8, ip
 8000390:	428b      	cmp	r3, r1
 8000392:	d907      	bls.n	80003a4 <__udivmoddi4+0xe4>
 8000394:	1879      	adds	r1, r7, r1
 8000396:	f10c 30ff 	add.w	r0, ip, #4294967295
 800039a:	d202      	bcs.n	80003a2 <__udivmoddi4+0xe2>
 800039c:	428b      	cmp	r3, r1
 800039e:	f200 80e9 	bhi.w	8000574 <__udivmoddi4+0x2b4>
 80003a2:	4684      	mov	ip, r0
 80003a4:	1ac9      	subs	r1, r1, r3
 80003a6:	b2a3      	uxth	r3, r4
 80003a8:	fbb1 f0fe 	udiv	r0, r1, lr
 80003ac:	fb0e 1110 	mls	r1, lr, r0, r1
 80003b0:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 80003b4:	fb08 f800 	mul.w	r8, r8, r0
 80003b8:	45a0      	cmp	r8, r4
 80003ba:	d907      	bls.n	80003cc <__udivmoddi4+0x10c>
 80003bc:	193c      	adds	r4, r7, r4
 80003be:	f100 33ff 	add.w	r3, r0, #4294967295
 80003c2:	d202      	bcs.n	80003ca <__udivmoddi4+0x10a>
 80003c4:	45a0      	cmp	r8, r4
 80003c6:	f200 80d9 	bhi.w	800057c <__udivmoddi4+0x2bc>
 80003ca:	4618      	mov	r0, r3
 80003cc:	eba4 0408 	sub.w	r4, r4, r8
 80003d0:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 80003d4:	e7bf      	b.n	8000356 <__udivmoddi4+0x96>
 80003d6:	428b      	cmp	r3, r1
 80003d8:	d909      	bls.n	80003ee <__udivmoddi4+0x12e>
 80003da:	2d00      	cmp	r5, #0
 80003dc:	f000 80b1 	beq.w	8000542 <__udivmoddi4+0x282>
 80003e0:	2600      	movs	r6, #0
 80003e2:	e9c5 0100 	strd	r0, r1, [r5]
 80003e6:	4630      	mov	r0, r6
 80003e8:	4631      	mov	r1, r6
 80003ea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003ee:	fab3 f683 	clz	r6, r3
 80003f2:	2e00      	cmp	r6, #0
 80003f4:	d14a      	bne.n	800048c <__udivmoddi4+0x1cc>
 80003f6:	428b      	cmp	r3, r1
 80003f8:	d302      	bcc.n	8000400 <__udivmoddi4+0x140>
 80003fa:	4282      	cmp	r2, r0
 80003fc:	f200 80b8 	bhi.w	8000570 <__udivmoddi4+0x2b0>
 8000400:	1a84      	subs	r4, r0, r2
 8000402:	eb61 0103 	sbc.w	r1, r1, r3
 8000406:	2001      	movs	r0, #1
 8000408:	468c      	mov	ip, r1
 800040a:	2d00      	cmp	r5, #0
 800040c:	d0a8      	beq.n	8000360 <__udivmoddi4+0xa0>
 800040e:	e9c5 4c00 	strd	r4, ip, [r5]
 8000412:	e7a5      	b.n	8000360 <__udivmoddi4+0xa0>
 8000414:	f1c2 0320 	rsb	r3, r2, #32
 8000418:	fa20 f603 	lsr.w	r6, r0, r3
 800041c:	4097      	lsls	r7, r2
 800041e:	fa01 f002 	lsl.w	r0, r1, r2
 8000422:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000426:	40d9      	lsrs	r1, r3
 8000428:	4330      	orrs	r0, r6
 800042a:	0c03      	lsrs	r3, r0, #16
 800042c:	fbb1 f6fe 	udiv	r6, r1, lr
 8000430:	fa1f f887 	uxth.w	r8, r7
 8000434:	fb0e 1116 	mls	r1, lr, r6, r1
 8000438:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800043c:	fb06 f108 	mul.w	r1, r6, r8
 8000440:	4299      	cmp	r1, r3
 8000442:	fa04 f402 	lsl.w	r4, r4, r2
 8000446:	d909      	bls.n	800045c <__udivmoddi4+0x19c>
 8000448:	18fb      	adds	r3, r7, r3
 800044a:	f106 3cff 	add.w	ip, r6, #4294967295
 800044e:	f080 808d 	bcs.w	800056c <__udivmoddi4+0x2ac>
 8000452:	4299      	cmp	r1, r3
 8000454:	f240 808a 	bls.w	800056c <__udivmoddi4+0x2ac>
 8000458:	3e02      	subs	r6, #2
 800045a:	443b      	add	r3, r7
 800045c:	1a5b      	subs	r3, r3, r1
 800045e:	b281      	uxth	r1, r0
 8000460:	fbb3 f0fe 	udiv	r0, r3, lr
 8000464:	fb0e 3310 	mls	r3, lr, r0, r3
 8000468:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800046c:	fb00 f308 	mul.w	r3, r0, r8
 8000470:	428b      	cmp	r3, r1
 8000472:	d907      	bls.n	8000484 <__udivmoddi4+0x1c4>
 8000474:	1879      	adds	r1, r7, r1
 8000476:	f100 3cff 	add.w	ip, r0, #4294967295
 800047a:	d273      	bcs.n	8000564 <__udivmoddi4+0x2a4>
 800047c:	428b      	cmp	r3, r1
 800047e:	d971      	bls.n	8000564 <__udivmoddi4+0x2a4>
 8000480:	3802      	subs	r0, #2
 8000482:	4439      	add	r1, r7
 8000484:	1acb      	subs	r3, r1, r3
 8000486:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 800048a:	e778      	b.n	800037e <__udivmoddi4+0xbe>
 800048c:	f1c6 0c20 	rsb	ip, r6, #32
 8000490:	fa03 f406 	lsl.w	r4, r3, r6
 8000494:	fa22 f30c 	lsr.w	r3, r2, ip
 8000498:	431c      	orrs	r4, r3
 800049a:	fa20 f70c 	lsr.w	r7, r0, ip
 800049e:	fa01 f306 	lsl.w	r3, r1, r6
 80004a2:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 80004a6:	fa21 f10c 	lsr.w	r1, r1, ip
 80004aa:	431f      	orrs	r7, r3
 80004ac:	0c3b      	lsrs	r3, r7, #16
 80004ae:	fbb1 f9fe 	udiv	r9, r1, lr
 80004b2:	fa1f f884 	uxth.w	r8, r4
 80004b6:	fb0e 1119 	mls	r1, lr, r9, r1
 80004ba:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 80004be:	fb09 fa08 	mul.w	sl, r9, r8
 80004c2:	458a      	cmp	sl, r1
 80004c4:	fa02 f206 	lsl.w	r2, r2, r6
 80004c8:	fa00 f306 	lsl.w	r3, r0, r6
 80004cc:	d908      	bls.n	80004e0 <__udivmoddi4+0x220>
 80004ce:	1861      	adds	r1, r4, r1
 80004d0:	f109 30ff 	add.w	r0, r9, #4294967295
 80004d4:	d248      	bcs.n	8000568 <__udivmoddi4+0x2a8>
 80004d6:	458a      	cmp	sl, r1
 80004d8:	d946      	bls.n	8000568 <__udivmoddi4+0x2a8>
 80004da:	f1a9 0902 	sub.w	r9, r9, #2
 80004de:	4421      	add	r1, r4
 80004e0:	eba1 010a 	sub.w	r1, r1, sl
 80004e4:	b2bf      	uxth	r7, r7
 80004e6:	fbb1 f0fe 	udiv	r0, r1, lr
 80004ea:	fb0e 1110 	mls	r1, lr, r0, r1
 80004ee:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 80004f2:	fb00 f808 	mul.w	r8, r0, r8
 80004f6:	45b8      	cmp	r8, r7
 80004f8:	d907      	bls.n	800050a <__udivmoddi4+0x24a>
 80004fa:	19e7      	adds	r7, r4, r7
 80004fc:	f100 31ff 	add.w	r1, r0, #4294967295
 8000500:	d22e      	bcs.n	8000560 <__udivmoddi4+0x2a0>
 8000502:	45b8      	cmp	r8, r7
 8000504:	d92c      	bls.n	8000560 <__udivmoddi4+0x2a0>
 8000506:	3802      	subs	r0, #2
 8000508:	4427      	add	r7, r4
 800050a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800050e:	eba7 0708 	sub.w	r7, r7, r8
 8000512:	fba0 8902 	umull	r8, r9, r0, r2
 8000516:	454f      	cmp	r7, r9
 8000518:	46c6      	mov	lr, r8
 800051a:	4649      	mov	r1, r9
 800051c:	d31a      	bcc.n	8000554 <__udivmoddi4+0x294>
 800051e:	d017      	beq.n	8000550 <__udivmoddi4+0x290>
 8000520:	b15d      	cbz	r5, 800053a <__udivmoddi4+0x27a>
 8000522:	ebb3 020e 	subs.w	r2, r3, lr
 8000526:	eb67 0701 	sbc.w	r7, r7, r1
 800052a:	fa07 fc0c 	lsl.w	ip, r7, ip
 800052e:	40f2      	lsrs	r2, r6
 8000530:	ea4c 0202 	orr.w	r2, ip, r2
 8000534:	40f7      	lsrs	r7, r6
 8000536:	e9c5 2700 	strd	r2, r7, [r5]
 800053a:	2600      	movs	r6, #0
 800053c:	4631      	mov	r1, r6
 800053e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000542:	462e      	mov	r6, r5
 8000544:	4628      	mov	r0, r5
 8000546:	e70b      	b.n	8000360 <__udivmoddi4+0xa0>
 8000548:	4606      	mov	r6, r0
 800054a:	e6e9      	b.n	8000320 <__udivmoddi4+0x60>
 800054c:	4618      	mov	r0, r3
 800054e:	e6fd      	b.n	800034c <__udivmoddi4+0x8c>
 8000550:	4543      	cmp	r3, r8
 8000552:	d2e5      	bcs.n	8000520 <__udivmoddi4+0x260>
 8000554:	ebb8 0e02 	subs.w	lr, r8, r2
 8000558:	eb69 0104 	sbc.w	r1, r9, r4
 800055c:	3801      	subs	r0, #1
 800055e:	e7df      	b.n	8000520 <__udivmoddi4+0x260>
 8000560:	4608      	mov	r0, r1
 8000562:	e7d2      	b.n	800050a <__udivmoddi4+0x24a>
 8000564:	4660      	mov	r0, ip
 8000566:	e78d      	b.n	8000484 <__udivmoddi4+0x1c4>
 8000568:	4681      	mov	r9, r0
 800056a:	e7b9      	b.n	80004e0 <__udivmoddi4+0x220>
 800056c:	4666      	mov	r6, ip
 800056e:	e775      	b.n	800045c <__udivmoddi4+0x19c>
 8000570:	4630      	mov	r0, r6
 8000572:	e74a      	b.n	800040a <__udivmoddi4+0x14a>
 8000574:	f1ac 0c02 	sub.w	ip, ip, #2
 8000578:	4439      	add	r1, r7
 800057a:	e713      	b.n	80003a4 <__udivmoddi4+0xe4>
 800057c:	3802      	subs	r0, #2
 800057e:	443c      	add	r4, r7
 8000580:	e724      	b.n	80003cc <__udivmoddi4+0x10c>
 8000582:	bf00      	nop

08000584 <__aeabi_idiv0>:
 8000584:	4770      	bx	lr
 8000586:	bf00      	nop

08000588 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000588:	b580      	push	{r7, lr}
 800058a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800058c:	f000 faac 	bl	8000ae8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000590:	f000 f82c 	bl	80005ec <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000594:	f000 f8c0 	bl	8000718 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000598:	f000 f894 	bl	80006c4 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 800059c:	f001 fd8a 	bl	80020b4 <osKernelInitialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 80005a0:	4a0b      	ldr	r2, [pc, #44]	; (80005d0 <main+0x48>)
 80005a2:	2100      	movs	r1, #0
 80005a4:	480b      	ldr	r0, [pc, #44]	; (80005d4 <main+0x4c>)
 80005a6:	f001 fdcf 	bl	8002148 <osThreadNew>
 80005aa:	4603      	mov	r3, r0
 80005ac:	4a0a      	ldr	r2, [pc, #40]	; (80005d8 <main+0x50>)
 80005ae:	6013      	str	r3, [r2, #0]

  /* creation of myTask02 */
  myTask02Handle = osThreadNew(StartTask02, NULL, &myTask02_attributes);
 80005b0:	4a0a      	ldr	r2, [pc, #40]	; (80005dc <main+0x54>)
 80005b2:	2100      	movs	r1, #0
 80005b4:	480a      	ldr	r0, [pc, #40]	; (80005e0 <main+0x58>)
 80005b6:	f001 fdc7 	bl	8002148 <osThreadNew>
 80005ba:	4603      	mov	r3, r0
 80005bc:	4a09      	ldr	r2, [pc, #36]	; (80005e4 <main+0x5c>)
 80005be:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 80005c0:	f001 fd9c 	bl	80020fc <osKernelStart>
  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  HAL_GPIO_WritePin(GPIOA, 1<<5, 1);
 80005c4:	2201      	movs	r2, #1
 80005c6:	2120      	movs	r1, #32
 80005c8:	4807      	ldr	r0, [pc, #28]	; (80005e8 <main+0x60>)
 80005ca:	f000 fd81 	bl	80010d0 <HAL_GPIO_WritePin>
 80005ce:	e7f9      	b.n	80005c4 <main+0x3c>
 80005d0:	0800546c 	.word	0x0800546c
 80005d4:	08000839 	.word	0x08000839
 80005d8:	200049b0 	.word	0x200049b0
 80005dc:	08005490 	.word	0x08005490
 80005e0:	08000899 	.word	0x08000899
 80005e4:	200049b4 	.word	0x200049b4
 80005e8:	40020000 	.word	0x40020000

080005ec <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80005ec:	b580      	push	{r7, lr}
 80005ee:	b094      	sub	sp, #80	; 0x50
 80005f0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80005f2:	f107 0320 	add.w	r3, r7, #32
 80005f6:	2230      	movs	r2, #48	; 0x30
 80005f8:	2100      	movs	r1, #0
 80005fa:	4618      	mov	r0, r3
 80005fc:	f004 fae6 	bl	8004bcc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000600:	f107 030c 	add.w	r3, r7, #12
 8000604:	2200      	movs	r2, #0
 8000606:	601a      	str	r2, [r3, #0]
 8000608:	605a      	str	r2, [r3, #4]
 800060a:	609a      	str	r2, [r3, #8]
 800060c:	60da      	str	r2, [r3, #12]
 800060e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000610:	2300      	movs	r3, #0
 8000612:	60bb      	str	r3, [r7, #8]
 8000614:	4b29      	ldr	r3, [pc, #164]	; (80006bc <SystemClock_Config+0xd0>)
 8000616:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000618:	4a28      	ldr	r2, [pc, #160]	; (80006bc <SystemClock_Config+0xd0>)
 800061a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800061e:	6413      	str	r3, [r2, #64]	; 0x40
 8000620:	4b26      	ldr	r3, [pc, #152]	; (80006bc <SystemClock_Config+0xd0>)
 8000622:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000624:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000628:	60bb      	str	r3, [r7, #8]
 800062a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 800062c:	2300      	movs	r3, #0
 800062e:	607b      	str	r3, [r7, #4]
 8000630:	4b23      	ldr	r3, [pc, #140]	; (80006c0 <SystemClock_Config+0xd4>)
 8000632:	681b      	ldr	r3, [r3, #0]
 8000634:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8000638:	4a21      	ldr	r2, [pc, #132]	; (80006c0 <SystemClock_Config+0xd4>)
 800063a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800063e:	6013      	str	r3, [r2, #0]
 8000640:	4b1f      	ldr	r3, [pc, #124]	; (80006c0 <SystemClock_Config+0xd4>)
 8000642:	681b      	ldr	r3, [r3, #0]
 8000644:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000648:	607b      	str	r3, [r7, #4]
 800064a:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800064c:	2302      	movs	r3, #2
 800064e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000650:	2301      	movs	r3, #1
 8000652:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000654:	2310      	movs	r3, #16
 8000656:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000658:	2302      	movs	r3, #2
 800065a:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800065c:	2300      	movs	r3, #0
 800065e:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 16;
 8000660:	2310      	movs	r3, #16
 8000662:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8000664:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8000668:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 800066a:	2304      	movs	r3, #4
 800066c:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 800066e:	2307      	movs	r3, #7
 8000670:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000672:	f107 0320 	add.w	r3, r7, #32
 8000676:	4618      	mov	r0, r3
 8000678:	f000 fd5e 	bl	8001138 <HAL_RCC_OscConfig>
 800067c:	4603      	mov	r3, r0
 800067e:	2b00      	cmp	r3, #0
 8000680:	d001      	beq.n	8000686 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8000682:	f000 f921 	bl	80008c8 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000686:	230f      	movs	r3, #15
 8000688:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800068a:	2302      	movs	r3, #2
 800068c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800068e:	2300      	movs	r3, #0
 8000690:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000692:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000696:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000698:	2300      	movs	r3, #0
 800069a:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800069c:	f107 030c 	add.w	r3, r7, #12
 80006a0:	2102      	movs	r1, #2
 80006a2:	4618      	mov	r0, r3
 80006a4:	f000 ffc0 	bl	8001628 <HAL_RCC_ClockConfig>
 80006a8:	4603      	mov	r3, r0
 80006aa:	2b00      	cmp	r3, #0
 80006ac:	d001      	beq.n	80006b2 <SystemClock_Config+0xc6>
  {
    Error_Handler();
 80006ae:	f000 f90b 	bl	80008c8 <Error_Handler>
  }
}
 80006b2:	bf00      	nop
 80006b4:	3750      	adds	r7, #80	; 0x50
 80006b6:	46bd      	mov	sp, r7
 80006b8:	bd80      	pop	{r7, pc}
 80006ba:	bf00      	nop
 80006bc:	40023800 	.word	0x40023800
 80006c0:	40007000 	.word	0x40007000

080006c4 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80006c4:	b580      	push	{r7, lr}
 80006c6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80006c8:	4b11      	ldr	r3, [pc, #68]	; (8000710 <MX_USART2_UART_Init+0x4c>)
 80006ca:	4a12      	ldr	r2, [pc, #72]	; (8000714 <MX_USART2_UART_Init+0x50>)
 80006cc:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80006ce:	4b10      	ldr	r3, [pc, #64]	; (8000710 <MX_USART2_UART_Init+0x4c>)
 80006d0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80006d4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80006d6:	4b0e      	ldr	r3, [pc, #56]	; (8000710 <MX_USART2_UART_Init+0x4c>)
 80006d8:	2200      	movs	r2, #0
 80006da:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80006dc:	4b0c      	ldr	r3, [pc, #48]	; (8000710 <MX_USART2_UART_Init+0x4c>)
 80006de:	2200      	movs	r2, #0
 80006e0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80006e2:	4b0b      	ldr	r3, [pc, #44]	; (8000710 <MX_USART2_UART_Init+0x4c>)
 80006e4:	2200      	movs	r2, #0
 80006e6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80006e8:	4b09      	ldr	r3, [pc, #36]	; (8000710 <MX_USART2_UART_Init+0x4c>)
 80006ea:	220c      	movs	r2, #12
 80006ec:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80006ee:	4b08      	ldr	r3, [pc, #32]	; (8000710 <MX_USART2_UART_Init+0x4c>)
 80006f0:	2200      	movs	r2, #0
 80006f2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80006f4:	4b06      	ldr	r3, [pc, #24]	; (8000710 <MX_USART2_UART_Init+0x4c>)
 80006f6:	2200      	movs	r2, #0
 80006f8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80006fa:	4805      	ldr	r0, [pc, #20]	; (8000710 <MX_USART2_UART_Init+0x4c>)
 80006fc:	f001 f990 	bl	8001a20 <HAL_UART_Init>
 8000700:	4603      	mov	r3, r0
 8000702:	2b00      	cmp	r3, #0
 8000704:	d001      	beq.n	800070a <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8000706:	f000 f8df 	bl	80008c8 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800070a:	bf00      	nop
 800070c:	bd80      	pop	{r7, pc}
 800070e:	bf00      	nop
 8000710:	200049b8 	.word	0x200049b8
 8000714:	40004400 	.word	0x40004400

08000718 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000718:	b580      	push	{r7, lr}
 800071a:	b08a      	sub	sp, #40	; 0x28
 800071c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800071e:	f107 0314 	add.w	r3, r7, #20
 8000722:	2200      	movs	r2, #0
 8000724:	601a      	str	r2, [r3, #0]
 8000726:	605a      	str	r2, [r3, #4]
 8000728:	609a      	str	r2, [r3, #8]
 800072a:	60da      	str	r2, [r3, #12]
 800072c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800072e:	2300      	movs	r3, #0
 8000730:	613b      	str	r3, [r7, #16]
 8000732:	4b3e      	ldr	r3, [pc, #248]	; (800082c <MX_GPIO_Init+0x114>)
 8000734:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000736:	4a3d      	ldr	r2, [pc, #244]	; (800082c <MX_GPIO_Init+0x114>)
 8000738:	f043 0304 	orr.w	r3, r3, #4
 800073c:	6313      	str	r3, [r2, #48]	; 0x30
 800073e:	4b3b      	ldr	r3, [pc, #236]	; (800082c <MX_GPIO_Init+0x114>)
 8000740:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000742:	f003 0304 	and.w	r3, r3, #4
 8000746:	613b      	str	r3, [r7, #16]
 8000748:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800074a:	2300      	movs	r3, #0
 800074c:	60fb      	str	r3, [r7, #12]
 800074e:	4b37      	ldr	r3, [pc, #220]	; (800082c <MX_GPIO_Init+0x114>)
 8000750:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000752:	4a36      	ldr	r2, [pc, #216]	; (800082c <MX_GPIO_Init+0x114>)
 8000754:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000758:	6313      	str	r3, [r2, #48]	; 0x30
 800075a:	4b34      	ldr	r3, [pc, #208]	; (800082c <MX_GPIO_Init+0x114>)
 800075c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800075e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000762:	60fb      	str	r3, [r7, #12]
 8000764:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000766:	2300      	movs	r3, #0
 8000768:	60bb      	str	r3, [r7, #8]
 800076a:	4b30      	ldr	r3, [pc, #192]	; (800082c <MX_GPIO_Init+0x114>)
 800076c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800076e:	4a2f      	ldr	r2, [pc, #188]	; (800082c <MX_GPIO_Init+0x114>)
 8000770:	f043 0301 	orr.w	r3, r3, #1
 8000774:	6313      	str	r3, [r2, #48]	; 0x30
 8000776:	4b2d      	ldr	r3, [pc, #180]	; (800082c <MX_GPIO_Init+0x114>)
 8000778:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800077a:	f003 0301 	and.w	r3, r3, #1
 800077e:	60bb      	str	r3, [r7, #8]
 8000780:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000782:	2300      	movs	r3, #0
 8000784:	607b      	str	r3, [r7, #4]
 8000786:	4b29      	ldr	r3, [pc, #164]	; (800082c <MX_GPIO_Init+0x114>)
 8000788:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800078a:	4a28      	ldr	r2, [pc, #160]	; (800082c <MX_GPIO_Init+0x114>)
 800078c:	f043 0302 	orr.w	r3, r3, #2
 8000790:	6313      	str	r3, [r2, #48]	; 0x30
 8000792:	4b26      	ldr	r3, [pc, #152]	; (800082c <MX_GPIO_Init+0x114>)
 8000794:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000796:	f003 0302 	and.w	r3, r3, #2
 800079a:	607b      	str	r3, [r7, #4]
 800079c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 800079e:	2200      	movs	r2, #0
 80007a0:	2120      	movs	r1, #32
 80007a2:	4823      	ldr	r0, [pc, #140]	; (8000830 <MX_GPIO_Init+0x118>)
 80007a4:	f000 fc94 	bl	80010d0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(Speakout_GPIO_Port, Speakout_Pin, GPIO_PIN_RESET);
 80007a8:	2200      	movs	r2, #0
 80007aa:	f44f 7180 	mov.w	r1, #256	; 0x100
 80007ae:	4821      	ldr	r0, [pc, #132]	; (8000834 <MX_GPIO_Init+0x11c>)
 80007b0:	f000 fc8e 	bl	80010d0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80007b4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80007b8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80007ba:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 80007be:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007c0:	2300      	movs	r3, #0
 80007c2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80007c4:	f107 0314 	add.w	r3, r7, #20
 80007c8:	4619      	mov	r1, r3
 80007ca:	481a      	ldr	r0, [pc, #104]	; (8000834 <MX_GPIO_Init+0x11c>)
 80007cc:	f000 fae4 	bl	8000d98 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 80007d0:	2320      	movs	r3, #32
 80007d2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80007d4:	2301      	movs	r3, #1
 80007d6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007d8:	2300      	movs	r3, #0
 80007da:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80007dc:	2300      	movs	r3, #0
 80007de:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80007e0:	f107 0314 	add.w	r3, r7, #20
 80007e4:	4619      	mov	r1, r3
 80007e6:	4812      	ldr	r0, [pc, #72]	; (8000830 <MX_GPIO_Init+0x118>)
 80007e8:	f000 fad6 	bl	8000d98 <HAL_GPIO_Init>

  /*Configure GPIO pin : Speakout_Pin */
  GPIO_InitStruct.Pin = Speakout_Pin;
 80007ec:	f44f 7380 	mov.w	r3, #256	; 0x100
 80007f0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80007f2:	2301      	movs	r3, #1
 80007f4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007f6:	2300      	movs	r3, #0
 80007f8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80007fa:	2300      	movs	r3, #0
 80007fc:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(Speakout_GPIO_Port, &GPIO_InitStruct);
 80007fe:	f107 0314 	add.w	r3, r7, #20
 8000802:	4619      	mov	r1, r3
 8000804:	480b      	ldr	r0, [pc, #44]	; (8000834 <MX_GPIO_Init+0x11c>)
 8000806:	f000 fac7 	bl	8000d98 <HAL_GPIO_Init>

  /*Configure GPIO pin : avoid_in_Pin */
  GPIO_InitStruct.Pin = avoid_in_Pin;
 800080a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800080e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000810:	2300      	movs	r3, #0
 8000812:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000814:	2300      	movs	r3, #0
 8000816:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(avoid_in_GPIO_Port, &GPIO_InitStruct);
 8000818:	f107 0314 	add.w	r3, r7, #20
 800081c:	4619      	mov	r1, r3
 800081e:	4805      	ldr	r0, [pc, #20]	; (8000834 <MX_GPIO_Init+0x11c>)
 8000820:	f000 faba 	bl	8000d98 <HAL_GPIO_Init>

}
 8000824:	bf00      	nop
 8000826:	3728      	adds	r7, #40	; 0x28
 8000828:	46bd      	mov	sp, r7
 800082a:	bd80      	pop	{r7, pc}
 800082c:	40023800 	.word	0x40023800
 8000830:	40020000 	.word	0x40020000
 8000834:	40020800 	.word	0x40020800

08000838 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8000838:	b580      	push	{r7, lr}
 800083a:	b088      	sub	sp, #32
 800083c:	af00      	add	r7, sp, #0
 800083e:	6078      	str	r0, [r7, #4]
  /* Infinite loop */
  for(;;)
  {
	  char characinput[10];
	  	  	  char out[10];
	  	 AD_RES = HAL_GPIO_ReadPin(GPIOC, 1<<9);
 8000840:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000844:	4810      	ldr	r0, [pc, #64]	; (8000888 <StartDefaultTask+0x50>)
 8000846:	f000 fc2b 	bl	80010a0 <HAL_GPIO_ReadPin>
 800084a:	4603      	mov	r3, r0
 800084c:	b29a      	uxth	r2, r3
 800084e:	4b0f      	ldr	r3, [pc, #60]	; (800088c <StartDefaultTask+0x54>)
 8000850:	801a      	strh	r2, [r3, #0]
	  	 sprintf(out,"%d\r\n",AD_RES);
 8000852:	4b0e      	ldr	r3, [pc, #56]	; (800088c <StartDefaultTask+0x54>)
 8000854:	881b      	ldrh	r3, [r3, #0]
 8000856:	461a      	mov	r2, r3
 8000858:	f107 0308 	add.w	r3, r7, #8
 800085c:	490c      	ldr	r1, [pc, #48]	; (8000890 <StartDefaultTask+0x58>)
 800085e:	4618      	mov	r0, r3
 8000860:	f004 f9bc 	bl	8004bdc <siprintf>
	  	 HAL_UART_Transmit(&huart2,out,strlen(out),100);
 8000864:	f107 0308 	add.w	r3, r7, #8
 8000868:	4618      	mov	r0, r3
 800086a:	f7ff fcb9 	bl	80001e0 <strlen>
 800086e:	4603      	mov	r3, r0
 8000870:	b29a      	uxth	r2, r3
 8000872:	f107 0108 	add.w	r1, r7, #8
 8000876:	2364      	movs	r3, #100	; 0x64
 8000878:	4806      	ldr	r0, [pc, #24]	; (8000894 <StartDefaultTask+0x5c>)
 800087a:	f001 f91e 	bl	8001aba <HAL_UART_Transmit>
	      osDelay(100);
 800087e:	2064      	movs	r0, #100	; 0x64
 8000880:	f001 fcf4 	bl	800226c <osDelay>
  {
 8000884:	e7dc      	b.n	8000840 <StartDefaultTask+0x8>
 8000886:	bf00      	nop
 8000888:	40020800 	.word	0x40020800
 800088c:	200049ac 	.word	0x200049ac
 8000890:	0800544c 	.word	0x0800544c
 8000894:	200049b8 	.word	0x200049b8

08000898 <StartTask02>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask02 */
void StartTask02(void *argument)
{
 8000898:	b580      	push	{r7, lr}
 800089a:	b082      	sub	sp, #8
 800089c:	af00      	add	r7, sp, #0
 800089e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask02 */
  /* Infinite loop */
  for(;;)
  {
	 if(AD_RES==0){
 80008a0:	4b07      	ldr	r3, [pc, #28]	; (80008c0 <StartTask02+0x28>)
 80008a2:	881b      	ldrh	r3, [r3, #0]
 80008a4:	2b00      	cmp	r3, #0
 80008a6:	d107      	bne.n	80008b8 <StartTask02+0x20>
	  	HAL_GPIO_TogglePin(GPIOC, 1<<8);
 80008a8:	f44f 7180 	mov.w	r1, #256	; 0x100
 80008ac:	4805      	ldr	r0, [pc, #20]	; (80008c4 <StartTask02+0x2c>)
 80008ae:	f000 fc28 	bl	8001102 <HAL_GPIO_TogglePin>
	  	osDelay(10);
 80008b2:	200a      	movs	r0, #10
 80008b4:	f001 fcda 	bl	800226c <osDelay>
	  }
    osDelay(1);
 80008b8:	2001      	movs	r0, #1
 80008ba:	f001 fcd7 	bl	800226c <osDelay>
	 if(AD_RES==0){
 80008be:	e7ef      	b.n	80008a0 <StartTask02+0x8>
 80008c0:	200049ac 	.word	0x200049ac
 80008c4:	40020800 	.word	0x40020800

080008c8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80008c8:	b480      	push	{r7}
 80008ca:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80008cc:	b672      	cpsid	i
}
 80008ce:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80008d0:	e7fe      	b.n	80008d0 <Error_Handler+0x8>
	...

080008d4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80008d4:	b580      	push	{r7, lr}
 80008d6:	b082      	sub	sp, #8
 80008d8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80008da:	2300      	movs	r3, #0
 80008dc:	607b      	str	r3, [r7, #4]
 80008de:	4b12      	ldr	r3, [pc, #72]	; (8000928 <HAL_MspInit+0x54>)
 80008e0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80008e2:	4a11      	ldr	r2, [pc, #68]	; (8000928 <HAL_MspInit+0x54>)
 80008e4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80008e8:	6453      	str	r3, [r2, #68]	; 0x44
 80008ea:	4b0f      	ldr	r3, [pc, #60]	; (8000928 <HAL_MspInit+0x54>)
 80008ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80008ee:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80008f2:	607b      	str	r3, [r7, #4]
 80008f4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80008f6:	2300      	movs	r3, #0
 80008f8:	603b      	str	r3, [r7, #0]
 80008fa:	4b0b      	ldr	r3, [pc, #44]	; (8000928 <HAL_MspInit+0x54>)
 80008fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80008fe:	4a0a      	ldr	r2, [pc, #40]	; (8000928 <HAL_MspInit+0x54>)
 8000900:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000904:	6413      	str	r3, [r2, #64]	; 0x40
 8000906:	4b08      	ldr	r3, [pc, #32]	; (8000928 <HAL_MspInit+0x54>)
 8000908:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800090a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800090e:	603b      	str	r3, [r7, #0]
 8000910:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000912:	2200      	movs	r2, #0
 8000914:	210f      	movs	r1, #15
 8000916:	f06f 0001 	mvn.w	r0, #1
 800091a:	f000 fa14 	bl	8000d46 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800091e:	bf00      	nop
 8000920:	3708      	adds	r7, #8
 8000922:	46bd      	mov	sp, r7
 8000924:	bd80      	pop	{r7, pc}
 8000926:	bf00      	nop
 8000928:	40023800 	.word	0x40023800

0800092c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800092c:	b580      	push	{r7, lr}
 800092e:	b08a      	sub	sp, #40	; 0x28
 8000930:	af00      	add	r7, sp, #0
 8000932:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000934:	f107 0314 	add.w	r3, r7, #20
 8000938:	2200      	movs	r2, #0
 800093a:	601a      	str	r2, [r3, #0]
 800093c:	605a      	str	r2, [r3, #4]
 800093e:	609a      	str	r2, [r3, #8]
 8000940:	60da      	str	r2, [r3, #12]
 8000942:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8000944:	687b      	ldr	r3, [r7, #4]
 8000946:	681b      	ldr	r3, [r3, #0]
 8000948:	4a19      	ldr	r2, [pc, #100]	; (80009b0 <HAL_UART_MspInit+0x84>)
 800094a:	4293      	cmp	r3, r2
 800094c:	d12b      	bne.n	80009a6 <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800094e:	2300      	movs	r3, #0
 8000950:	613b      	str	r3, [r7, #16]
 8000952:	4b18      	ldr	r3, [pc, #96]	; (80009b4 <HAL_UART_MspInit+0x88>)
 8000954:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000956:	4a17      	ldr	r2, [pc, #92]	; (80009b4 <HAL_UART_MspInit+0x88>)
 8000958:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800095c:	6413      	str	r3, [r2, #64]	; 0x40
 800095e:	4b15      	ldr	r3, [pc, #84]	; (80009b4 <HAL_UART_MspInit+0x88>)
 8000960:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000962:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000966:	613b      	str	r3, [r7, #16]
 8000968:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800096a:	2300      	movs	r3, #0
 800096c:	60fb      	str	r3, [r7, #12]
 800096e:	4b11      	ldr	r3, [pc, #68]	; (80009b4 <HAL_UART_MspInit+0x88>)
 8000970:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000972:	4a10      	ldr	r2, [pc, #64]	; (80009b4 <HAL_UART_MspInit+0x88>)
 8000974:	f043 0301 	orr.w	r3, r3, #1
 8000978:	6313      	str	r3, [r2, #48]	; 0x30
 800097a:	4b0e      	ldr	r3, [pc, #56]	; (80009b4 <HAL_UART_MspInit+0x88>)
 800097c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800097e:	f003 0301 	and.w	r3, r3, #1
 8000982:	60fb      	str	r3, [r7, #12]
 8000984:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8000986:	230c      	movs	r3, #12
 8000988:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800098a:	2302      	movs	r3, #2
 800098c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800098e:	2300      	movs	r3, #0
 8000990:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000992:	2300      	movs	r3, #0
 8000994:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000996:	2307      	movs	r3, #7
 8000998:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800099a:	f107 0314 	add.w	r3, r7, #20
 800099e:	4619      	mov	r1, r3
 80009a0:	4805      	ldr	r0, [pc, #20]	; (80009b8 <HAL_UART_MspInit+0x8c>)
 80009a2:	f000 f9f9 	bl	8000d98 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80009a6:	bf00      	nop
 80009a8:	3728      	adds	r7, #40	; 0x28
 80009aa:	46bd      	mov	sp, r7
 80009ac:	bd80      	pop	{r7, pc}
 80009ae:	bf00      	nop
 80009b0:	40004400 	.word	0x40004400
 80009b4:	40023800 	.word	0x40023800
 80009b8:	40020000 	.word	0x40020000

080009bc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80009bc:	b480      	push	{r7}
 80009be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80009c0:	e7fe      	b.n	80009c0 <NMI_Handler+0x4>

080009c2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80009c2:	b480      	push	{r7}
 80009c4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80009c6:	e7fe      	b.n	80009c6 <HardFault_Handler+0x4>

080009c8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80009c8:	b480      	push	{r7}
 80009ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80009cc:	e7fe      	b.n	80009cc <MemManage_Handler+0x4>

080009ce <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80009ce:	b480      	push	{r7}
 80009d0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80009d2:	e7fe      	b.n	80009d2 <BusFault_Handler+0x4>

080009d4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80009d4:	b480      	push	{r7}
 80009d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80009d8:	e7fe      	b.n	80009d8 <UsageFault_Handler+0x4>

080009da <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80009da:	b480      	push	{r7}
 80009dc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80009de:	bf00      	nop
 80009e0:	46bd      	mov	sp, r7
 80009e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009e6:	4770      	bx	lr

080009e8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80009e8:	b580      	push	{r7, lr}
 80009ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80009ec:	f000 f8ce 	bl	8000b8c <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 80009f0:	f003 f84a 	bl	8003a88 <xTaskGetSchedulerState>
 80009f4:	4603      	mov	r3, r0
 80009f6:	2b01      	cmp	r3, #1
 80009f8:	d001      	beq.n	80009fe <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 80009fa:	f003 fe35 	bl	8004668 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80009fe:	bf00      	nop
 8000a00:	bd80      	pop	{r7, pc}
	...

08000a04 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000a04:	b580      	push	{r7, lr}
 8000a06:	b086      	sub	sp, #24
 8000a08:	af00      	add	r7, sp, #0
 8000a0a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000a0c:	4a14      	ldr	r2, [pc, #80]	; (8000a60 <_sbrk+0x5c>)
 8000a0e:	4b15      	ldr	r3, [pc, #84]	; (8000a64 <_sbrk+0x60>)
 8000a10:	1ad3      	subs	r3, r2, r3
 8000a12:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000a14:	697b      	ldr	r3, [r7, #20]
 8000a16:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000a18:	4b13      	ldr	r3, [pc, #76]	; (8000a68 <_sbrk+0x64>)
 8000a1a:	681b      	ldr	r3, [r3, #0]
 8000a1c:	2b00      	cmp	r3, #0
 8000a1e:	d102      	bne.n	8000a26 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000a20:	4b11      	ldr	r3, [pc, #68]	; (8000a68 <_sbrk+0x64>)
 8000a22:	4a12      	ldr	r2, [pc, #72]	; (8000a6c <_sbrk+0x68>)
 8000a24:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000a26:	4b10      	ldr	r3, [pc, #64]	; (8000a68 <_sbrk+0x64>)
 8000a28:	681a      	ldr	r2, [r3, #0]
 8000a2a:	687b      	ldr	r3, [r7, #4]
 8000a2c:	4413      	add	r3, r2
 8000a2e:	693a      	ldr	r2, [r7, #16]
 8000a30:	429a      	cmp	r2, r3
 8000a32:	d207      	bcs.n	8000a44 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000a34:	f004 f892 	bl	8004b5c <__errno>
 8000a38:	4603      	mov	r3, r0
 8000a3a:	220c      	movs	r2, #12
 8000a3c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000a3e:	f04f 33ff 	mov.w	r3, #4294967295
 8000a42:	e009      	b.n	8000a58 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000a44:	4b08      	ldr	r3, [pc, #32]	; (8000a68 <_sbrk+0x64>)
 8000a46:	681b      	ldr	r3, [r3, #0]
 8000a48:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000a4a:	4b07      	ldr	r3, [pc, #28]	; (8000a68 <_sbrk+0x64>)
 8000a4c:	681a      	ldr	r2, [r3, #0]
 8000a4e:	687b      	ldr	r3, [r7, #4]
 8000a50:	4413      	add	r3, r2
 8000a52:	4a05      	ldr	r2, [pc, #20]	; (8000a68 <_sbrk+0x64>)
 8000a54:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000a56:	68fb      	ldr	r3, [r7, #12]
}
 8000a58:	4618      	mov	r0, r3
 8000a5a:	3718      	adds	r7, #24
 8000a5c:	46bd      	mov	sp, r7
 8000a5e:	bd80      	pop	{r7, pc}
 8000a60:	20018000 	.word	0x20018000
 8000a64:	00000400 	.word	0x00000400
 8000a68:	20000090 	.word	0x20000090
 8000a6c:	20004a50 	.word	0x20004a50

08000a70 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000a70:	b480      	push	{r7}
 8000a72:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000a74:	4b06      	ldr	r3, [pc, #24]	; (8000a90 <SystemInit+0x20>)
 8000a76:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000a7a:	4a05      	ldr	r2, [pc, #20]	; (8000a90 <SystemInit+0x20>)
 8000a7c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000a80:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000a84:	bf00      	nop
 8000a86:	46bd      	mov	sp, r7
 8000a88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a8c:	4770      	bx	lr
 8000a8e:	bf00      	nop
 8000a90:	e000ed00 	.word	0xe000ed00

08000a94 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8000a94:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000acc <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000a98:	480d      	ldr	r0, [pc, #52]	; (8000ad0 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8000a9a:	490e      	ldr	r1, [pc, #56]	; (8000ad4 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8000a9c:	4a0e      	ldr	r2, [pc, #56]	; (8000ad8 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000a9e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000aa0:	e002      	b.n	8000aa8 <LoopCopyDataInit>

08000aa2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000aa2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000aa4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000aa6:	3304      	adds	r3, #4

08000aa8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000aa8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000aaa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000aac:	d3f9      	bcc.n	8000aa2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000aae:	4a0b      	ldr	r2, [pc, #44]	; (8000adc <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8000ab0:	4c0b      	ldr	r4, [pc, #44]	; (8000ae0 <LoopFillZerobss+0x26>)
  movs r3, #0
 8000ab2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000ab4:	e001      	b.n	8000aba <LoopFillZerobss>

08000ab6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000ab6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000ab8:	3204      	adds	r2, #4

08000aba <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000aba:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000abc:	d3fb      	bcc.n	8000ab6 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8000abe:	f7ff ffd7 	bl	8000a70 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000ac2:	f004 f851 	bl	8004b68 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000ac6:	f7ff fd5f 	bl	8000588 <main>
  bx  lr    
 8000aca:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8000acc:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8000ad0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000ad4:	20000074 	.word	0x20000074
  ldr r2, =_sidata
 8000ad8:	08005510 	.word	0x08005510
  ldr r2, =_sbss
 8000adc:	20000074 	.word	0x20000074
  ldr r4, =_ebss
 8000ae0:	20004a50 	.word	0x20004a50

08000ae4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000ae4:	e7fe      	b.n	8000ae4 <ADC_IRQHandler>
	...

08000ae8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000ae8:	b580      	push	{r7, lr}
 8000aea:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000aec:	4b0e      	ldr	r3, [pc, #56]	; (8000b28 <HAL_Init+0x40>)
 8000aee:	681b      	ldr	r3, [r3, #0]
 8000af0:	4a0d      	ldr	r2, [pc, #52]	; (8000b28 <HAL_Init+0x40>)
 8000af2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000af6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000af8:	4b0b      	ldr	r3, [pc, #44]	; (8000b28 <HAL_Init+0x40>)
 8000afa:	681b      	ldr	r3, [r3, #0]
 8000afc:	4a0a      	ldr	r2, [pc, #40]	; (8000b28 <HAL_Init+0x40>)
 8000afe:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000b02:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000b04:	4b08      	ldr	r3, [pc, #32]	; (8000b28 <HAL_Init+0x40>)
 8000b06:	681b      	ldr	r3, [r3, #0]
 8000b08:	4a07      	ldr	r2, [pc, #28]	; (8000b28 <HAL_Init+0x40>)
 8000b0a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000b0e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000b10:	2003      	movs	r0, #3
 8000b12:	f000 f90d 	bl	8000d30 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000b16:	200f      	movs	r0, #15
 8000b18:	f000 f808 	bl	8000b2c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000b1c:	f7ff feda 	bl	80008d4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000b20:	2300      	movs	r3, #0
}
 8000b22:	4618      	mov	r0, r3
 8000b24:	bd80      	pop	{r7, pc}
 8000b26:	bf00      	nop
 8000b28:	40023c00 	.word	0x40023c00

08000b2c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000b2c:	b580      	push	{r7, lr}
 8000b2e:	b082      	sub	sp, #8
 8000b30:	af00      	add	r7, sp, #0
 8000b32:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000b34:	4b12      	ldr	r3, [pc, #72]	; (8000b80 <HAL_InitTick+0x54>)
 8000b36:	681a      	ldr	r2, [r3, #0]
 8000b38:	4b12      	ldr	r3, [pc, #72]	; (8000b84 <HAL_InitTick+0x58>)
 8000b3a:	781b      	ldrb	r3, [r3, #0]
 8000b3c:	4619      	mov	r1, r3
 8000b3e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000b42:	fbb3 f3f1 	udiv	r3, r3, r1
 8000b46:	fbb2 f3f3 	udiv	r3, r2, r3
 8000b4a:	4618      	mov	r0, r3
 8000b4c:	f000 f917 	bl	8000d7e <HAL_SYSTICK_Config>
 8000b50:	4603      	mov	r3, r0
 8000b52:	2b00      	cmp	r3, #0
 8000b54:	d001      	beq.n	8000b5a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000b56:	2301      	movs	r3, #1
 8000b58:	e00e      	b.n	8000b78 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000b5a:	687b      	ldr	r3, [r7, #4]
 8000b5c:	2b0f      	cmp	r3, #15
 8000b5e:	d80a      	bhi.n	8000b76 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000b60:	2200      	movs	r2, #0
 8000b62:	6879      	ldr	r1, [r7, #4]
 8000b64:	f04f 30ff 	mov.w	r0, #4294967295
 8000b68:	f000 f8ed 	bl	8000d46 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000b6c:	4a06      	ldr	r2, [pc, #24]	; (8000b88 <HAL_InitTick+0x5c>)
 8000b6e:	687b      	ldr	r3, [r7, #4]
 8000b70:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000b72:	2300      	movs	r3, #0
 8000b74:	e000      	b.n	8000b78 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000b76:	2301      	movs	r3, #1
}
 8000b78:	4618      	mov	r0, r3
 8000b7a:	3708      	adds	r7, #8
 8000b7c:	46bd      	mov	sp, r7
 8000b7e:	bd80      	pop	{r7, pc}
 8000b80:	20000000 	.word	0x20000000
 8000b84:	20000008 	.word	0x20000008
 8000b88:	20000004 	.word	0x20000004

08000b8c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000b8c:	b480      	push	{r7}
 8000b8e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000b90:	4b06      	ldr	r3, [pc, #24]	; (8000bac <HAL_IncTick+0x20>)
 8000b92:	781b      	ldrb	r3, [r3, #0]
 8000b94:	461a      	mov	r2, r3
 8000b96:	4b06      	ldr	r3, [pc, #24]	; (8000bb0 <HAL_IncTick+0x24>)
 8000b98:	681b      	ldr	r3, [r3, #0]
 8000b9a:	4413      	add	r3, r2
 8000b9c:	4a04      	ldr	r2, [pc, #16]	; (8000bb0 <HAL_IncTick+0x24>)
 8000b9e:	6013      	str	r3, [r2, #0]
}
 8000ba0:	bf00      	nop
 8000ba2:	46bd      	mov	sp, r7
 8000ba4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ba8:	4770      	bx	lr
 8000baa:	bf00      	nop
 8000bac:	20000008 	.word	0x20000008
 8000bb0:	200049fc 	.word	0x200049fc

08000bb4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000bb4:	b480      	push	{r7}
 8000bb6:	af00      	add	r7, sp, #0
  return uwTick;
 8000bb8:	4b03      	ldr	r3, [pc, #12]	; (8000bc8 <HAL_GetTick+0x14>)
 8000bba:	681b      	ldr	r3, [r3, #0]
}
 8000bbc:	4618      	mov	r0, r3
 8000bbe:	46bd      	mov	sp, r7
 8000bc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bc4:	4770      	bx	lr
 8000bc6:	bf00      	nop
 8000bc8:	200049fc 	.word	0x200049fc

08000bcc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000bcc:	b480      	push	{r7}
 8000bce:	b085      	sub	sp, #20
 8000bd0:	af00      	add	r7, sp, #0
 8000bd2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000bd4:	687b      	ldr	r3, [r7, #4]
 8000bd6:	f003 0307 	and.w	r3, r3, #7
 8000bda:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000bdc:	4b0c      	ldr	r3, [pc, #48]	; (8000c10 <__NVIC_SetPriorityGrouping+0x44>)
 8000bde:	68db      	ldr	r3, [r3, #12]
 8000be0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000be2:	68ba      	ldr	r2, [r7, #8]
 8000be4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000be8:	4013      	ands	r3, r2
 8000bea:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000bec:	68fb      	ldr	r3, [r7, #12]
 8000bee:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000bf0:	68bb      	ldr	r3, [r7, #8]
 8000bf2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000bf4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000bf8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000bfc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000bfe:	4a04      	ldr	r2, [pc, #16]	; (8000c10 <__NVIC_SetPriorityGrouping+0x44>)
 8000c00:	68bb      	ldr	r3, [r7, #8]
 8000c02:	60d3      	str	r3, [r2, #12]
}
 8000c04:	bf00      	nop
 8000c06:	3714      	adds	r7, #20
 8000c08:	46bd      	mov	sp, r7
 8000c0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c0e:	4770      	bx	lr
 8000c10:	e000ed00 	.word	0xe000ed00

08000c14 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000c14:	b480      	push	{r7}
 8000c16:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000c18:	4b04      	ldr	r3, [pc, #16]	; (8000c2c <__NVIC_GetPriorityGrouping+0x18>)
 8000c1a:	68db      	ldr	r3, [r3, #12]
 8000c1c:	0a1b      	lsrs	r3, r3, #8
 8000c1e:	f003 0307 	and.w	r3, r3, #7
}
 8000c22:	4618      	mov	r0, r3
 8000c24:	46bd      	mov	sp, r7
 8000c26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c2a:	4770      	bx	lr
 8000c2c:	e000ed00 	.word	0xe000ed00

08000c30 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000c30:	b480      	push	{r7}
 8000c32:	b083      	sub	sp, #12
 8000c34:	af00      	add	r7, sp, #0
 8000c36:	4603      	mov	r3, r0
 8000c38:	6039      	str	r1, [r7, #0]
 8000c3a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000c3c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c40:	2b00      	cmp	r3, #0
 8000c42:	db0a      	blt.n	8000c5a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000c44:	683b      	ldr	r3, [r7, #0]
 8000c46:	b2da      	uxtb	r2, r3
 8000c48:	490c      	ldr	r1, [pc, #48]	; (8000c7c <__NVIC_SetPriority+0x4c>)
 8000c4a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c4e:	0112      	lsls	r2, r2, #4
 8000c50:	b2d2      	uxtb	r2, r2
 8000c52:	440b      	add	r3, r1
 8000c54:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000c58:	e00a      	b.n	8000c70 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000c5a:	683b      	ldr	r3, [r7, #0]
 8000c5c:	b2da      	uxtb	r2, r3
 8000c5e:	4908      	ldr	r1, [pc, #32]	; (8000c80 <__NVIC_SetPriority+0x50>)
 8000c60:	79fb      	ldrb	r3, [r7, #7]
 8000c62:	f003 030f 	and.w	r3, r3, #15
 8000c66:	3b04      	subs	r3, #4
 8000c68:	0112      	lsls	r2, r2, #4
 8000c6a:	b2d2      	uxtb	r2, r2
 8000c6c:	440b      	add	r3, r1
 8000c6e:	761a      	strb	r2, [r3, #24]
}
 8000c70:	bf00      	nop
 8000c72:	370c      	adds	r7, #12
 8000c74:	46bd      	mov	sp, r7
 8000c76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c7a:	4770      	bx	lr
 8000c7c:	e000e100 	.word	0xe000e100
 8000c80:	e000ed00 	.word	0xe000ed00

08000c84 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000c84:	b480      	push	{r7}
 8000c86:	b089      	sub	sp, #36	; 0x24
 8000c88:	af00      	add	r7, sp, #0
 8000c8a:	60f8      	str	r0, [r7, #12]
 8000c8c:	60b9      	str	r1, [r7, #8]
 8000c8e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000c90:	68fb      	ldr	r3, [r7, #12]
 8000c92:	f003 0307 	and.w	r3, r3, #7
 8000c96:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000c98:	69fb      	ldr	r3, [r7, #28]
 8000c9a:	f1c3 0307 	rsb	r3, r3, #7
 8000c9e:	2b04      	cmp	r3, #4
 8000ca0:	bf28      	it	cs
 8000ca2:	2304      	movcs	r3, #4
 8000ca4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000ca6:	69fb      	ldr	r3, [r7, #28]
 8000ca8:	3304      	adds	r3, #4
 8000caa:	2b06      	cmp	r3, #6
 8000cac:	d902      	bls.n	8000cb4 <NVIC_EncodePriority+0x30>
 8000cae:	69fb      	ldr	r3, [r7, #28]
 8000cb0:	3b03      	subs	r3, #3
 8000cb2:	e000      	b.n	8000cb6 <NVIC_EncodePriority+0x32>
 8000cb4:	2300      	movs	r3, #0
 8000cb6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000cb8:	f04f 32ff 	mov.w	r2, #4294967295
 8000cbc:	69bb      	ldr	r3, [r7, #24]
 8000cbe:	fa02 f303 	lsl.w	r3, r2, r3
 8000cc2:	43da      	mvns	r2, r3
 8000cc4:	68bb      	ldr	r3, [r7, #8]
 8000cc6:	401a      	ands	r2, r3
 8000cc8:	697b      	ldr	r3, [r7, #20]
 8000cca:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000ccc:	f04f 31ff 	mov.w	r1, #4294967295
 8000cd0:	697b      	ldr	r3, [r7, #20]
 8000cd2:	fa01 f303 	lsl.w	r3, r1, r3
 8000cd6:	43d9      	mvns	r1, r3
 8000cd8:	687b      	ldr	r3, [r7, #4]
 8000cda:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000cdc:	4313      	orrs	r3, r2
         );
}
 8000cde:	4618      	mov	r0, r3
 8000ce0:	3724      	adds	r7, #36	; 0x24
 8000ce2:	46bd      	mov	sp, r7
 8000ce4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ce8:	4770      	bx	lr
	...

08000cec <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000cec:	b580      	push	{r7, lr}
 8000cee:	b082      	sub	sp, #8
 8000cf0:	af00      	add	r7, sp, #0
 8000cf2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000cf4:	687b      	ldr	r3, [r7, #4]
 8000cf6:	3b01      	subs	r3, #1
 8000cf8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000cfc:	d301      	bcc.n	8000d02 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000cfe:	2301      	movs	r3, #1
 8000d00:	e00f      	b.n	8000d22 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000d02:	4a0a      	ldr	r2, [pc, #40]	; (8000d2c <SysTick_Config+0x40>)
 8000d04:	687b      	ldr	r3, [r7, #4]
 8000d06:	3b01      	subs	r3, #1
 8000d08:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000d0a:	210f      	movs	r1, #15
 8000d0c:	f04f 30ff 	mov.w	r0, #4294967295
 8000d10:	f7ff ff8e 	bl	8000c30 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000d14:	4b05      	ldr	r3, [pc, #20]	; (8000d2c <SysTick_Config+0x40>)
 8000d16:	2200      	movs	r2, #0
 8000d18:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000d1a:	4b04      	ldr	r3, [pc, #16]	; (8000d2c <SysTick_Config+0x40>)
 8000d1c:	2207      	movs	r2, #7
 8000d1e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000d20:	2300      	movs	r3, #0
}
 8000d22:	4618      	mov	r0, r3
 8000d24:	3708      	adds	r7, #8
 8000d26:	46bd      	mov	sp, r7
 8000d28:	bd80      	pop	{r7, pc}
 8000d2a:	bf00      	nop
 8000d2c:	e000e010 	.word	0xe000e010

08000d30 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000d30:	b580      	push	{r7, lr}
 8000d32:	b082      	sub	sp, #8
 8000d34:	af00      	add	r7, sp, #0
 8000d36:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000d38:	6878      	ldr	r0, [r7, #4]
 8000d3a:	f7ff ff47 	bl	8000bcc <__NVIC_SetPriorityGrouping>
}
 8000d3e:	bf00      	nop
 8000d40:	3708      	adds	r7, #8
 8000d42:	46bd      	mov	sp, r7
 8000d44:	bd80      	pop	{r7, pc}

08000d46 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000d46:	b580      	push	{r7, lr}
 8000d48:	b086      	sub	sp, #24
 8000d4a:	af00      	add	r7, sp, #0
 8000d4c:	4603      	mov	r3, r0
 8000d4e:	60b9      	str	r1, [r7, #8]
 8000d50:	607a      	str	r2, [r7, #4]
 8000d52:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000d54:	2300      	movs	r3, #0
 8000d56:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000d58:	f7ff ff5c 	bl	8000c14 <__NVIC_GetPriorityGrouping>
 8000d5c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000d5e:	687a      	ldr	r2, [r7, #4]
 8000d60:	68b9      	ldr	r1, [r7, #8]
 8000d62:	6978      	ldr	r0, [r7, #20]
 8000d64:	f7ff ff8e 	bl	8000c84 <NVIC_EncodePriority>
 8000d68:	4602      	mov	r2, r0
 8000d6a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000d6e:	4611      	mov	r1, r2
 8000d70:	4618      	mov	r0, r3
 8000d72:	f7ff ff5d 	bl	8000c30 <__NVIC_SetPriority>
}
 8000d76:	bf00      	nop
 8000d78:	3718      	adds	r7, #24
 8000d7a:	46bd      	mov	sp, r7
 8000d7c:	bd80      	pop	{r7, pc}

08000d7e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000d7e:	b580      	push	{r7, lr}
 8000d80:	b082      	sub	sp, #8
 8000d82:	af00      	add	r7, sp, #0
 8000d84:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000d86:	6878      	ldr	r0, [r7, #4]
 8000d88:	f7ff ffb0 	bl	8000cec <SysTick_Config>
 8000d8c:	4603      	mov	r3, r0
}
 8000d8e:	4618      	mov	r0, r3
 8000d90:	3708      	adds	r7, #8
 8000d92:	46bd      	mov	sp, r7
 8000d94:	bd80      	pop	{r7, pc}
	...

08000d98 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000d98:	b480      	push	{r7}
 8000d9a:	b089      	sub	sp, #36	; 0x24
 8000d9c:	af00      	add	r7, sp, #0
 8000d9e:	6078      	str	r0, [r7, #4]
 8000da0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8000da2:	2300      	movs	r3, #0
 8000da4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000da6:	2300      	movs	r3, #0
 8000da8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8000daa:	2300      	movs	r3, #0
 8000dac:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000dae:	2300      	movs	r3, #0
 8000db0:	61fb      	str	r3, [r7, #28]
 8000db2:	e159      	b.n	8001068 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8000db4:	2201      	movs	r2, #1
 8000db6:	69fb      	ldr	r3, [r7, #28]
 8000db8:	fa02 f303 	lsl.w	r3, r2, r3
 8000dbc:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000dbe:	683b      	ldr	r3, [r7, #0]
 8000dc0:	681b      	ldr	r3, [r3, #0]
 8000dc2:	697a      	ldr	r2, [r7, #20]
 8000dc4:	4013      	ands	r3, r2
 8000dc6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8000dc8:	693a      	ldr	r2, [r7, #16]
 8000dca:	697b      	ldr	r3, [r7, #20]
 8000dcc:	429a      	cmp	r2, r3
 8000dce:	f040 8148 	bne.w	8001062 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000dd2:	683b      	ldr	r3, [r7, #0]
 8000dd4:	685b      	ldr	r3, [r3, #4]
 8000dd6:	f003 0303 	and.w	r3, r3, #3
 8000dda:	2b01      	cmp	r3, #1
 8000ddc:	d005      	beq.n	8000dea <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000dde:	683b      	ldr	r3, [r7, #0]
 8000de0:	685b      	ldr	r3, [r3, #4]
 8000de2:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000de6:	2b02      	cmp	r3, #2
 8000de8:	d130      	bne.n	8000e4c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8000dea:	687b      	ldr	r3, [r7, #4]
 8000dec:	689b      	ldr	r3, [r3, #8]
 8000dee:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000df0:	69fb      	ldr	r3, [r7, #28]
 8000df2:	005b      	lsls	r3, r3, #1
 8000df4:	2203      	movs	r2, #3
 8000df6:	fa02 f303 	lsl.w	r3, r2, r3
 8000dfa:	43db      	mvns	r3, r3
 8000dfc:	69ba      	ldr	r2, [r7, #24]
 8000dfe:	4013      	ands	r3, r2
 8000e00:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000e02:	683b      	ldr	r3, [r7, #0]
 8000e04:	68da      	ldr	r2, [r3, #12]
 8000e06:	69fb      	ldr	r3, [r7, #28]
 8000e08:	005b      	lsls	r3, r3, #1
 8000e0a:	fa02 f303 	lsl.w	r3, r2, r3
 8000e0e:	69ba      	ldr	r2, [r7, #24]
 8000e10:	4313      	orrs	r3, r2
 8000e12:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8000e14:	687b      	ldr	r3, [r7, #4]
 8000e16:	69ba      	ldr	r2, [r7, #24]
 8000e18:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000e1a:	687b      	ldr	r3, [r7, #4]
 8000e1c:	685b      	ldr	r3, [r3, #4]
 8000e1e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000e20:	2201      	movs	r2, #1
 8000e22:	69fb      	ldr	r3, [r7, #28]
 8000e24:	fa02 f303 	lsl.w	r3, r2, r3
 8000e28:	43db      	mvns	r3, r3
 8000e2a:	69ba      	ldr	r2, [r7, #24]
 8000e2c:	4013      	ands	r3, r2
 8000e2e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000e30:	683b      	ldr	r3, [r7, #0]
 8000e32:	685b      	ldr	r3, [r3, #4]
 8000e34:	091b      	lsrs	r3, r3, #4
 8000e36:	f003 0201 	and.w	r2, r3, #1
 8000e3a:	69fb      	ldr	r3, [r7, #28]
 8000e3c:	fa02 f303 	lsl.w	r3, r2, r3
 8000e40:	69ba      	ldr	r2, [r7, #24]
 8000e42:	4313      	orrs	r3, r2
 8000e44:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8000e46:	687b      	ldr	r3, [r7, #4]
 8000e48:	69ba      	ldr	r2, [r7, #24]
 8000e4a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000e4c:	683b      	ldr	r3, [r7, #0]
 8000e4e:	685b      	ldr	r3, [r3, #4]
 8000e50:	f003 0303 	and.w	r3, r3, #3
 8000e54:	2b03      	cmp	r3, #3
 8000e56:	d017      	beq.n	8000e88 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000e58:	687b      	ldr	r3, [r7, #4]
 8000e5a:	68db      	ldr	r3, [r3, #12]
 8000e5c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8000e5e:	69fb      	ldr	r3, [r7, #28]
 8000e60:	005b      	lsls	r3, r3, #1
 8000e62:	2203      	movs	r2, #3
 8000e64:	fa02 f303 	lsl.w	r3, r2, r3
 8000e68:	43db      	mvns	r3, r3
 8000e6a:	69ba      	ldr	r2, [r7, #24]
 8000e6c:	4013      	ands	r3, r2
 8000e6e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000e70:	683b      	ldr	r3, [r7, #0]
 8000e72:	689a      	ldr	r2, [r3, #8]
 8000e74:	69fb      	ldr	r3, [r7, #28]
 8000e76:	005b      	lsls	r3, r3, #1
 8000e78:	fa02 f303 	lsl.w	r3, r2, r3
 8000e7c:	69ba      	ldr	r2, [r7, #24]
 8000e7e:	4313      	orrs	r3, r2
 8000e80:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8000e82:	687b      	ldr	r3, [r7, #4]
 8000e84:	69ba      	ldr	r2, [r7, #24]
 8000e86:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000e88:	683b      	ldr	r3, [r7, #0]
 8000e8a:	685b      	ldr	r3, [r3, #4]
 8000e8c:	f003 0303 	and.w	r3, r3, #3
 8000e90:	2b02      	cmp	r3, #2
 8000e92:	d123      	bne.n	8000edc <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8000e94:	69fb      	ldr	r3, [r7, #28]
 8000e96:	08da      	lsrs	r2, r3, #3
 8000e98:	687b      	ldr	r3, [r7, #4]
 8000e9a:	3208      	adds	r2, #8
 8000e9c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000ea0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8000ea2:	69fb      	ldr	r3, [r7, #28]
 8000ea4:	f003 0307 	and.w	r3, r3, #7
 8000ea8:	009b      	lsls	r3, r3, #2
 8000eaa:	220f      	movs	r2, #15
 8000eac:	fa02 f303 	lsl.w	r3, r2, r3
 8000eb0:	43db      	mvns	r3, r3
 8000eb2:	69ba      	ldr	r2, [r7, #24]
 8000eb4:	4013      	ands	r3, r2
 8000eb6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8000eb8:	683b      	ldr	r3, [r7, #0]
 8000eba:	691a      	ldr	r2, [r3, #16]
 8000ebc:	69fb      	ldr	r3, [r7, #28]
 8000ebe:	f003 0307 	and.w	r3, r3, #7
 8000ec2:	009b      	lsls	r3, r3, #2
 8000ec4:	fa02 f303 	lsl.w	r3, r2, r3
 8000ec8:	69ba      	ldr	r2, [r7, #24]
 8000eca:	4313      	orrs	r3, r2
 8000ecc:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8000ece:	69fb      	ldr	r3, [r7, #28]
 8000ed0:	08da      	lsrs	r2, r3, #3
 8000ed2:	687b      	ldr	r3, [r7, #4]
 8000ed4:	3208      	adds	r2, #8
 8000ed6:	69b9      	ldr	r1, [r7, #24]
 8000ed8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000edc:	687b      	ldr	r3, [r7, #4]
 8000ede:	681b      	ldr	r3, [r3, #0]
 8000ee0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8000ee2:	69fb      	ldr	r3, [r7, #28]
 8000ee4:	005b      	lsls	r3, r3, #1
 8000ee6:	2203      	movs	r2, #3
 8000ee8:	fa02 f303 	lsl.w	r3, r2, r3
 8000eec:	43db      	mvns	r3, r3
 8000eee:	69ba      	ldr	r2, [r7, #24]
 8000ef0:	4013      	ands	r3, r2
 8000ef2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000ef4:	683b      	ldr	r3, [r7, #0]
 8000ef6:	685b      	ldr	r3, [r3, #4]
 8000ef8:	f003 0203 	and.w	r2, r3, #3
 8000efc:	69fb      	ldr	r3, [r7, #28]
 8000efe:	005b      	lsls	r3, r3, #1
 8000f00:	fa02 f303 	lsl.w	r3, r2, r3
 8000f04:	69ba      	ldr	r2, [r7, #24]
 8000f06:	4313      	orrs	r3, r2
 8000f08:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8000f0a:	687b      	ldr	r3, [r7, #4]
 8000f0c:	69ba      	ldr	r2, [r7, #24]
 8000f0e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8000f10:	683b      	ldr	r3, [r7, #0]
 8000f12:	685b      	ldr	r3, [r3, #4]
 8000f14:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8000f18:	2b00      	cmp	r3, #0
 8000f1a:	f000 80a2 	beq.w	8001062 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000f1e:	2300      	movs	r3, #0
 8000f20:	60fb      	str	r3, [r7, #12]
 8000f22:	4b57      	ldr	r3, [pc, #348]	; (8001080 <HAL_GPIO_Init+0x2e8>)
 8000f24:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000f26:	4a56      	ldr	r2, [pc, #344]	; (8001080 <HAL_GPIO_Init+0x2e8>)
 8000f28:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000f2c:	6453      	str	r3, [r2, #68]	; 0x44
 8000f2e:	4b54      	ldr	r3, [pc, #336]	; (8001080 <HAL_GPIO_Init+0x2e8>)
 8000f30:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000f32:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000f36:	60fb      	str	r3, [r7, #12]
 8000f38:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8000f3a:	4a52      	ldr	r2, [pc, #328]	; (8001084 <HAL_GPIO_Init+0x2ec>)
 8000f3c:	69fb      	ldr	r3, [r7, #28]
 8000f3e:	089b      	lsrs	r3, r3, #2
 8000f40:	3302      	adds	r3, #2
 8000f42:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000f46:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8000f48:	69fb      	ldr	r3, [r7, #28]
 8000f4a:	f003 0303 	and.w	r3, r3, #3
 8000f4e:	009b      	lsls	r3, r3, #2
 8000f50:	220f      	movs	r2, #15
 8000f52:	fa02 f303 	lsl.w	r3, r2, r3
 8000f56:	43db      	mvns	r3, r3
 8000f58:	69ba      	ldr	r2, [r7, #24]
 8000f5a:	4013      	ands	r3, r2
 8000f5c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000f5e:	687b      	ldr	r3, [r7, #4]
 8000f60:	4a49      	ldr	r2, [pc, #292]	; (8001088 <HAL_GPIO_Init+0x2f0>)
 8000f62:	4293      	cmp	r3, r2
 8000f64:	d019      	beq.n	8000f9a <HAL_GPIO_Init+0x202>
 8000f66:	687b      	ldr	r3, [r7, #4]
 8000f68:	4a48      	ldr	r2, [pc, #288]	; (800108c <HAL_GPIO_Init+0x2f4>)
 8000f6a:	4293      	cmp	r3, r2
 8000f6c:	d013      	beq.n	8000f96 <HAL_GPIO_Init+0x1fe>
 8000f6e:	687b      	ldr	r3, [r7, #4]
 8000f70:	4a47      	ldr	r2, [pc, #284]	; (8001090 <HAL_GPIO_Init+0x2f8>)
 8000f72:	4293      	cmp	r3, r2
 8000f74:	d00d      	beq.n	8000f92 <HAL_GPIO_Init+0x1fa>
 8000f76:	687b      	ldr	r3, [r7, #4]
 8000f78:	4a46      	ldr	r2, [pc, #280]	; (8001094 <HAL_GPIO_Init+0x2fc>)
 8000f7a:	4293      	cmp	r3, r2
 8000f7c:	d007      	beq.n	8000f8e <HAL_GPIO_Init+0x1f6>
 8000f7e:	687b      	ldr	r3, [r7, #4]
 8000f80:	4a45      	ldr	r2, [pc, #276]	; (8001098 <HAL_GPIO_Init+0x300>)
 8000f82:	4293      	cmp	r3, r2
 8000f84:	d101      	bne.n	8000f8a <HAL_GPIO_Init+0x1f2>
 8000f86:	2304      	movs	r3, #4
 8000f88:	e008      	b.n	8000f9c <HAL_GPIO_Init+0x204>
 8000f8a:	2307      	movs	r3, #7
 8000f8c:	e006      	b.n	8000f9c <HAL_GPIO_Init+0x204>
 8000f8e:	2303      	movs	r3, #3
 8000f90:	e004      	b.n	8000f9c <HAL_GPIO_Init+0x204>
 8000f92:	2302      	movs	r3, #2
 8000f94:	e002      	b.n	8000f9c <HAL_GPIO_Init+0x204>
 8000f96:	2301      	movs	r3, #1
 8000f98:	e000      	b.n	8000f9c <HAL_GPIO_Init+0x204>
 8000f9a:	2300      	movs	r3, #0
 8000f9c:	69fa      	ldr	r2, [r7, #28]
 8000f9e:	f002 0203 	and.w	r2, r2, #3
 8000fa2:	0092      	lsls	r2, r2, #2
 8000fa4:	4093      	lsls	r3, r2
 8000fa6:	69ba      	ldr	r2, [r7, #24]
 8000fa8:	4313      	orrs	r3, r2
 8000faa:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8000fac:	4935      	ldr	r1, [pc, #212]	; (8001084 <HAL_GPIO_Init+0x2ec>)
 8000fae:	69fb      	ldr	r3, [r7, #28]
 8000fb0:	089b      	lsrs	r3, r3, #2
 8000fb2:	3302      	adds	r3, #2
 8000fb4:	69ba      	ldr	r2, [r7, #24]
 8000fb6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000fba:	4b38      	ldr	r3, [pc, #224]	; (800109c <HAL_GPIO_Init+0x304>)
 8000fbc:	681b      	ldr	r3, [r3, #0]
 8000fbe:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000fc0:	693b      	ldr	r3, [r7, #16]
 8000fc2:	43db      	mvns	r3, r3
 8000fc4:	69ba      	ldr	r2, [r7, #24]
 8000fc6:	4013      	ands	r3, r2
 8000fc8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8000fca:	683b      	ldr	r3, [r7, #0]
 8000fcc:	685b      	ldr	r3, [r3, #4]
 8000fce:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000fd2:	2b00      	cmp	r3, #0
 8000fd4:	d003      	beq.n	8000fde <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8000fd6:	69ba      	ldr	r2, [r7, #24]
 8000fd8:	693b      	ldr	r3, [r7, #16]
 8000fda:	4313      	orrs	r3, r2
 8000fdc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8000fde:	4a2f      	ldr	r2, [pc, #188]	; (800109c <HAL_GPIO_Init+0x304>)
 8000fe0:	69bb      	ldr	r3, [r7, #24]
 8000fe2:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8000fe4:	4b2d      	ldr	r3, [pc, #180]	; (800109c <HAL_GPIO_Init+0x304>)
 8000fe6:	685b      	ldr	r3, [r3, #4]
 8000fe8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000fea:	693b      	ldr	r3, [r7, #16]
 8000fec:	43db      	mvns	r3, r3
 8000fee:	69ba      	ldr	r2, [r7, #24]
 8000ff0:	4013      	ands	r3, r2
 8000ff2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8000ff4:	683b      	ldr	r3, [r7, #0]
 8000ff6:	685b      	ldr	r3, [r3, #4]
 8000ff8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000ffc:	2b00      	cmp	r3, #0
 8000ffe:	d003      	beq.n	8001008 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8001000:	69ba      	ldr	r2, [r7, #24]
 8001002:	693b      	ldr	r3, [r7, #16]
 8001004:	4313      	orrs	r3, r2
 8001006:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001008:	4a24      	ldr	r2, [pc, #144]	; (800109c <HAL_GPIO_Init+0x304>)
 800100a:	69bb      	ldr	r3, [r7, #24]
 800100c:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800100e:	4b23      	ldr	r3, [pc, #140]	; (800109c <HAL_GPIO_Init+0x304>)
 8001010:	689b      	ldr	r3, [r3, #8]
 8001012:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001014:	693b      	ldr	r3, [r7, #16]
 8001016:	43db      	mvns	r3, r3
 8001018:	69ba      	ldr	r2, [r7, #24]
 800101a:	4013      	ands	r3, r2
 800101c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800101e:	683b      	ldr	r3, [r7, #0]
 8001020:	685b      	ldr	r3, [r3, #4]
 8001022:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001026:	2b00      	cmp	r3, #0
 8001028:	d003      	beq.n	8001032 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 800102a:	69ba      	ldr	r2, [r7, #24]
 800102c:	693b      	ldr	r3, [r7, #16]
 800102e:	4313      	orrs	r3, r2
 8001030:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001032:	4a1a      	ldr	r2, [pc, #104]	; (800109c <HAL_GPIO_Init+0x304>)
 8001034:	69bb      	ldr	r3, [r7, #24]
 8001036:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001038:	4b18      	ldr	r3, [pc, #96]	; (800109c <HAL_GPIO_Init+0x304>)
 800103a:	68db      	ldr	r3, [r3, #12]
 800103c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800103e:	693b      	ldr	r3, [r7, #16]
 8001040:	43db      	mvns	r3, r3
 8001042:	69ba      	ldr	r2, [r7, #24]
 8001044:	4013      	ands	r3, r2
 8001046:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001048:	683b      	ldr	r3, [r7, #0]
 800104a:	685b      	ldr	r3, [r3, #4]
 800104c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001050:	2b00      	cmp	r3, #0
 8001052:	d003      	beq.n	800105c <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8001054:	69ba      	ldr	r2, [r7, #24]
 8001056:	693b      	ldr	r3, [r7, #16]
 8001058:	4313      	orrs	r3, r2
 800105a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800105c:	4a0f      	ldr	r2, [pc, #60]	; (800109c <HAL_GPIO_Init+0x304>)
 800105e:	69bb      	ldr	r3, [r7, #24]
 8001060:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001062:	69fb      	ldr	r3, [r7, #28]
 8001064:	3301      	adds	r3, #1
 8001066:	61fb      	str	r3, [r7, #28]
 8001068:	69fb      	ldr	r3, [r7, #28]
 800106a:	2b0f      	cmp	r3, #15
 800106c:	f67f aea2 	bls.w	8000db4 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001070:	bf00      	nop
 8001072:	bf00      	nop
 8001074:	3724      	adds	r7, #36	; 0x24
 8001076:	46bd      	mov	sp, r7
 8001078:	f85d 7b04 	ldr.w	r7, [sp], #4
 800107c:	4770      	bx	lr
 800107e:	bf00      	nop
 8001080:	40023800 	.word	0x40023800
 8001084:	40013800 	.word	0x40013800
 8001088:	40020000 	.word	0x40020000
 800108c:	40020400 	.word	0x40020400
 8001090:	40020800 	.word	0x40020800
 8001094:	40020c00 	.word	0x40020c00
 8001098:	40021000 	.word	0x40021000
 800109c:	40013c00 	.word	0x40013c00

080010a0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80010a0:	b480      	push	{r7}
 80010a2:	b085      	sub	sp, #20
 80010a4:	af00      	add	r7, sp, #0
 80010a6:	6078      	str	r0, [r7, #4]
 80010a8:	460b      	mov	r3, r1
 80010aa:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80010ac:	687b      	ldr	r3, [r7, #4]
 80010ae:	691a      	ldr	r2, [r3, #16]
 80010b0:	887b      	ldrh	r3, [r7, #2]
 80010b2:	4013      	ands	r3, r2
 80010b4:	2b00      	cmp	r3, #0
 80010b6:	d002      	beq.n	80010be <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80010b8:	2301      	movs	r3, #1
 80010ba:	73fb      	strb	r3, [r7, #15]
 80010bc:	e001      	b.n	80010c2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80010be:	2300      	movs	r3, #0
 80010c0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80010c2:	7bfb      	ldrb	r3, [r7, #15]
}
 80010c4:	4618      	mov	r0, r3
 80010c6:	3714      	adds	r7, #20
 80010c8:	46bd      	mov	sp, r7
 80010ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010ce:	4770      	bx	lr

080010d0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80010d0:	b480      	push	{r7}
 80010d2:	b083      	sub	sp, #12
 80010d4:	af00      	add	r7, sp, #0
 80010d6:	6078      	str	r0, [r7, #4]
 80010d8:	460b      	mov	r3, r1
 80010da:	807b      	strh	r3, [r7, #2]
 80010dc:	4613      	mov	r3, r2
 80010de:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80010e0:	787b      	ldrb	r3, [r7, #1]
 80010e2:	2b00      	cmp	r3, #0
 80010e4:	d003      	beq.n	80010ee <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80010e6:	887a      	ldrh	r2, [r7, #2]
 80010e8:	687b      	ldr	r3, [r7, #4]
 80010ea:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80010ec:	e003      	b.n	80010f6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80010ee:	887b      	ldrh	r3, [r7, #2]
 80010f0:	041a      	lsls	r2, r3, #16
 80010f2:	687b      	ldr	r3, [r7, #4]
 80010f4:	619a      	str	r2, [r3, #24]
}
 80010f6:	bf00      	nop
 80010f8:	370c      	adds	r7, #12
 80010fa:	46bd      	mov	sp, r7
 80010fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001100:	4770      	bx	lr

08001102 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001102:	b480      	push	{r7}
 8001104:	b085      	sub	sp, #20
 8001106:	af00      	add	r7, sp, #0
 8001108:	6078      	str	r0, [r7, #4]
 800110a:	460b      	mov	r3, r1
 800110c:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 800110e:	687b      	ldr	r3, [r7, #4]
 8001110:	695b      	ldr	r3, [r3, #20]
 8001112:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001114:	887a      	ldrh	r2, [r7, #2]
 8001116:	68fb      	ldr	r3, [r7, #12]
 8001118:	4013      	ands	r3, r2
 800111a:	041a      	lsls	r2, r3, #16
 800111c:	68fb      	ldr	r3, [r7, #12]
 800111e:	43d9      	mvns	r1, r3
 8001120:	887b      	ldrh	r3, [r7, #2]
 8001122:	400b      	ands	r3, r1
 8001124:	431a      	orrs	r2, r3
 8001126:	687b      	ldr	r3, [r7, #4]
 8001128:	619a      	str	r2, [r3, #24]
}
 800112a:	bf00      	nop
 800112c:	3714      	adds	r7, #20
 800112e:	46bd      	mov	sp, r7
 8001130:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001134:	4770      	bx	lr
	...

08001138 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001138:	b580      	push	{r7, lr}
 800113a:	b086      	sub	sp, #24
 800113c:	af00      	add	r7, sp, #0
 800113e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001140:	687b      	ldr	r3, [r7, #4]
 8001142:	2b00      	cmp	r3, #0
 8001144:	d101      	bne.n	800114a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001146:	2301      	movs	r3, #1
 8001148:	e264      	b.n	8001614 <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800114a:	687b      	ldr	r3, [r7, #4]
 800114c:	681b      	ldr	r3, [r3, #0]
 800114e:	f003 0301 	and.w	r3, r3, #1
 8001152:	2b00      	cmp	r3, #0
 8001154:	d075      	beq.n	8001242 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001156:	4ba3      	ldr	r3, [pc, #652]	; (80013e4 <HAL_RCC_OscConfig+0x2ac>)
 8001158:	689b      	ldr	r3, [r3, #8]
 800115a:	f003 030c 	and.w	r3, r3, #12
 800115e:	2b04      	cmp	r3, #4
 8001160:	d00c      	beq.n	800117c <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001162:	4ba0      	ldr	r3, [pc, #640]	; (80013e4 <HAL_RCC_OscConfig+0x2ac>)
 8001164:	689b      	ldr	r3, [r3, #8]
 8001166:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800116a:	2b08      	cmp	r3, #8
 800116c:	d112      	bne.n	8001194 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800116e:	4b9d      	ldr	r3, [pc, #628]	; (80013e4 <HAL_RCC_OscConfig+0x2ac>)
 8001170:	685b      	ldr	r3, [r3, #4]
 8001172:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001176:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800117a:	d10b      	bne.n	8001194 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800117c:	4b99      	ldr	r3, [pc, #612]	; (80013e4 <HAL_RCC_OscConfig+0x2ac>)
 800117e:	681b      	ldr	r3, [r3, #0]
 8001180:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001184:	2b00      	cmp	r3, #0
 8001186:	d05b      	beq.n	8001240 <HAL_RCC_OscConfig+0x108>
 8001188:	687b      	ldr	r3, [r7, #4]
 800118a:	685b      	ldr	r3, [r3, #4]
 800118c:	2b00      	cmp	r3, #0
 800118e:	d157      	bne.n	8001240 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001190:	2301      	movs	r3, #1
 8001192:	e23f      	b.n	8001614 <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001194:	687b      	ldr	r3, [r7, #4]
 8001196:	685b      	ldr	r3, [r3, #4]
 8001198:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800119c:	d106      	bne.n	80011ac <HAL_RCC_OscConfig+0x74>
 800119e:	4b91      	ldr	r3, [pc, #580]	; (80013e4 <HAL_RCC_OscConfig+0x2ac>)
 80011a0:	681b      	ldr	r3, [r3, #0]
 80011a2:	4a90      	ldr	r2, [pc, #576]	; (80013e4 <HAL_RCC_OscConfig+0x2ac>)
 80011a4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80011a8:	6013      	str	r3, [r2, #0]
 80011aa:	e01d      	b.n	80011e8 <HAL_RCC_OscConfig+0xb0>
 80011ac:	687b      	ldr	r3, [r7, #4]
 80011ae:	685b      	ldr	r3, [r3, #4]
 80011b0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80011b4:	d10c      	bne.n	80011d0 <HAL_RCC_OscConfig+0x98>
 80011b6:	4b8b      	ldr	r3, [pc, #556]	; (80013e4 <HAL_RCC_OscConfig+0x2ac>)
 80011b8:	681b      	ldr	r3, [r3, #0]
 80011ba:	4a8a      	ldr	r2, [pc, #552]	; (80013e4 <HAL_RCC_OscConfig+0x2ac>)
 80011bc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80011c0:	6013      	str	r3, [r2, #0]
 80011c2:	4b88      	ldr	r3, [pc, #544]	; (80013e4 <HAL_RCC_OscConfig+0x2ac>)
 80011c4:	681b      	ldr	r3, [r3, #0]
 80011c6:	4a87      	ldr	r2, [pc, #540]	; (80013e4 <HAL_RCC_OscConfig+0x2ac>)
 80011c8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80011cc:	6013      	str	r3, [r2, #0]
 80011ce:	e00b      	b.n	80011e8 <HAL_RCC_OscConfig+0xb0>
 80011d0:	4b84      	ldr	r3, [pc, #528]	; (80013e4 <HAL_RCC_OscConfig+0x2ac>)
 80011d2:	681b      	ldr	r3, [r3, #0]
 80011d4:	4a83      	ldr	r2, [pc, #524]	; (80013e4 <HAL_RCC_OscConfig+0x2ac>)
 80011d6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80011da:	6013      	str	r3, [r2, #0]
 80011dc:	4b81      	ldr	r3, [pc, #516]	; (80013e4 <HAL_RCC_OscConfig+0x2ac>)
 80011de:	681b      	ldr	r3, [r3, #0]
 80011e0:	4a80      	ldr	r2, [pc, #512]	; (80013e4 <HAL_RCC_OscConfig+0x2ac>)
 80011e2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80011e6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80011e8:	687b      	ldr	r3, [r7, #4]
 80011ea:	685b      	ldr	r3, [r3, #4]
 80011ec:	2b00      	cmp	r3, #0
 80011ee:	d013      	beq.n	8001218 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80011f0:	f7ff fce0 	bl	8000bb4 <HAL_GetTick>
 80011f4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80011f6:	e008      	b.n	800120a <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80011f8:	f7ff fcdc 	bl	8000bb4 <HAL_GetTick>
 80011fc:	4602      	mov	r2, r0
 80011fe:	693b      	ldr	r3, [r7, #16]
 8001200:	1ad3      	subs	r3, r2, r3
 8001202:	2b64      	cmp	r3, #100	; 0x64
 8001204:	d901      	bls.n	800120a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8001206:	2303      	movs	r3, #3
 8001208:	e204      	b.n	8001614 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800120a:	4b76      	ldr	r3, [pc, #472]	; (80013e4 <HAL_RCC_OscConfig+0x2ac>)
 800120c:	681b      	ldr	r3, [r3, #0]
 800120e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001212:	2b00      	cmp	r3, #0
 8001214:	d0f0      	beq.n	80011f8 <HAL_RCC_OscConfig+0xc0>
 8001216:	e014      	b.n	8001242 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001218:	f7ff fccc 	bl	8000bb4 <HAL_GetTick>
 800121c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800121e:	e008      	b.n	8001232 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001220:	f7ff fcc8 	bl	8000bb4 <HAL_GetTick>
 8001224:	4602      	mov	r2, r0
 8001226:	693b      	ldr	r3, [r7, #16]
 8001228:	1ad3      	subs	r3, r2, r3
 800122a:	2b64      	cmp	r3, #100	; 0x64
 800122c:	d901      	bls.n	8001232 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800122e:	2303      	movs	r3, #3
 8001230:	e1f0      	b.n	8001614 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001232:	4b6c      	ldr	r3, [pc, #432]	; (80013e4 <HAL_RCC_OscConfig+0x2ac>)
 8001234:	681b      	ldr	r3, [r3, #0]
 8001236:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800123a:	2b00      	cmp	r3, #0
 800123c:	d1f0      	bne.n	8001220 <HAL_RCC_OscConfig+0xe8>
 800123e:	e000      	b.n	8001242 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001240:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001242:	687b      	ldr	r3, [r7, #4]
 8001244:	681b      	ldr	r3, [r3, #0]
 8001246:	f003 0302 	and.w	r3, r3, #2
 800124a:	2b00      	cmp	r3, #0
 800124c:	d063      	beq.n	8001316 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800124e:	4b65      	ldr	r3, [pc, #404]	; (80013e4 <HAL_RCC_OscConfig+0x2ac>)
 8001250:	689b      	ldr	r3, [r3, #8]
 8001252:	f003 030c 	and.w	r3, r3, #12
 8001256:	2b00      	cmp	r3, #0
 8001258:	d00b      	beq.n	8001272 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800125a:	4b62      	ldr	r3, [pc, #392]	; (80013e4 <HAL_RCC_OscConfig+0x2ac>)
 800125c:	689b      	ldr	r3, [r3, #8]
 800125e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001262:	2b08      	cmp	r3, #8
 8001264:	d11c      	bne.n	80012a0 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001266:	4b5f      	ldr	r3, [pc, #380]	; (80013e4 <HAL_RCC_OscConfig+0x2ac>)
 8001268:	685b      	ldr	r3, [r3, #4]
 800126a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800126e:	2b00      	cmp	r3, #0
 8001270:	d116      	bne.n	80012a0 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001272:	4b5c      	ldr	r3, [pc, #368]	; (80013e4 <HAL_RCC_OscConfig+0x2ac>)
 8001274:	681b      	ldr	r3, [r3, #0]
 8001276:	f003 0302 	and.w	r3, r3, #2
 800127a:	2b00      	cmp	r3, #0
 800127c:	d005      	beq.n	800128a <HAL_RCC_OscConfig+0x152>
 800127e:	687b      	ldr	r3, [r7, #4]
 8001280:	68db      	ldr	r3, [r3, #12]
 8001282:	2b01      	cmp	r3, #1
 8001284:	d001      	beq.n	800128a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8001286:	2301      	movs	r3, #1
 8001288:	e1c4      	b.n	8001614 <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800128a:	4b56      	ldr	r3, [pc, #344]	; (80013e4 <HAL_RCC_OscConfig+0x2ac>)
 800128c:	681b      	ldr	r3, [r3, #0]
 800128e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001292:	687b      	ldr	r3, [r7, #4]
 8001294:	691b      	ldr	r3, [r3, #16]
 8001296:	00db      	lsls	r3, r3, #3
 8001298:	4952      	ldr	r1, [pc, #328]	; (80013e4 <HAL_RCC_OscConfig+0x2ac>)
 800129a:	4313      	orrs	r3, r2
 800129c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800129e:	e03a      	b.n	8001316 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80012a0:	687b      	ldr	r3, [r7, #4]
 80012a2:	68db      	ldr	r3, [r3, #12]
 80012a4:	2b00      	cmp	r3, #0
 80012a6:	d020      	beq.n	80012ea <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80012a8:	4b4f      	ldr	r3, [pc, #316]	; (80013e8 <HAL_RCC_OscConfig+0x2b0>)
 80012aa:	2201      	movs	r2, #1
 80012ac:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80012ae:	f7ff fc81 	bl	8000bb4 <HAL_GetTick>
 80012b2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80012b4:	e008      	b.n	80012c8 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80012b6:	f7ff fc7d 	bl	8000bb4 <HAL_GetTick>
 80012ba:	4602      	mov	r2, r0
 80012bc:	693b      	ldr	r3, [r7, #16]
 80012be:	1ad3      	subs	r3, r2, r3
 80012c0:	2b02      	cmp	r3, #2
 80012c2:	d901      	bls.n	80012c8 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80012c4:	2303      	movs	r3, #3
 80012c6:	e1a5      	b.n	8001614 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80012c8:	4b46      	ldr	r3, [pc, #280]	; (80013e4 <HAL_RCC_OscConfig+0x2ac>)
 80012ca:	681b      	ldr	r3, [r3, #0]
 80012cc:	f003 0302 	and.w	r3, r3, #2
 80012d0:	2b00      	cmp	r3, #0
 80012d2:	d0f0      	beq.n	80012b6 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80012d4:	4b43      	ldr	r3, [pc, #268]	; (80013e4 <HAL_RCC_OscConfig+0x2ac>)
 80012d6:	681b      	ldr	r3, [r3, #0]
 80012d8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80012dc:	687b      	ldr	r3, [r7, #4]
 80012de:	691b      	ldr	r3, [r3, #16]
 80012e0:	00db      	lsls	r3, r3, #3
 80012e2:	4940      	ldr	r1, [pc, #256]	; (80013e4 <HAL_RCC_OscConfig+0x2ac>)
 80012e4:	4313      	orrs	r3, r2
 80012e6:	600b      	str	r3, [r1, #0]
 80012e8:	e015      	b.n	8001316 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80012ea:	4b3f      	ldr	r3, [pc, #252]	; (80013e8 <HAL_RCC_OscConfig+0x2b0>)
 80012ec:	2200      	movs	r2, #0
 80012ee:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80012f0:	f7ff fc60 	bl	8000bb4 <HAL_GetTick>
 80012f4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80012f6:	e008      	b.n	800130a <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80012f8:	f7ff fc5c 	bl	8000bb4 <HAL_GetTick>
 80012fc:	4602      	mov	r2, r0
 80012fe:	693b      	ldr	r3, [r7, #16]
 8001300:	1ad3      	subs	r3, r2, r3
 8001302:	2b02      	cmp	r3, #2
 8001304:	d901      	bls.n	800130a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8001306:	2303      	movs	r3, #3
 8001308:	e184      	b.n	8001614 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800130a:	4b36      	ldr	r3, [pc, #216]	; (80013e4 <HAL_RCC_OscConfig+0x2ac>)
 800130c:	681b      	ldr	r3, [r3, #0]
 800130e:	f003 0302 	and.w	r3, r3, #2
 8001312:	2b00      	cmp	r3, #0
 8001314:	d1f0      	bne.n	80012f8 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001316:	687b      	ldr	r3, [r7, #4]
 8001318:	681b      	ldr	r3, [r3, #0]
 800131a:	f003 0308 	and.w	r3, r3, #8
 800131e:	2b00      	cmp	r3, #0
 8001320:	d030      	beq.n	8001384 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8001322:	687b      	ldr	r3, [r7, #4]
 8001324:	695b      	ldr	r3, [r3, #20]
 8001326:	2b00      	cmp	r3, #0
 8001328:	d016      	beq.n	8001358 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800132a:	4b30      	ldr	r3, [pc, #192]	; (80013ec <HAL_RCC_OscConfig+0x2b4>)
 800132c:	2201      	movs	r2, #1
 800132e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001330:	f7ff fc40 	bl	8000bb4 <HAL_GetTick>
 8001334:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001336:	e008      	b.n	800134a <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001338:	f7ff fc3c 	bl	8000bb4 <HAL_GetTick>
 800133c:	4602      	mov	r2, r0
 800133e:	693b      	ldr	r3, [r7, #16]
 8001340:	1ad3      	subs	r3, r2, r3
 8001342:	2b02      	cmp	r3, #2
 8001344:	d901      	bls.n	800134a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8001346:	2303      	movs	r3, #3
 8001348:	e164      	b.n	8001614 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800134a:	4b26      	ldr	r3, [pc, #152]	; (80013e4 <HAL_RCC_OscConfig+0x2ac>)
 800134c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800134e:	f003 0302 	and.w	r3, r3, #2
 8001352:	2b00      	cmp	r3, #0
 8001354:	d0f0      	beq.n	8001338 <HAL_RCC_OscConfig+0x200>
 8001356:	e015      	b.n	8001384 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001358:	4b24      	ldr	r3, [pc, #144]	; (80013ec <HAL_RCC_OscConfig+0x2b4>)
 800135a:	2200      	movs	r2, #0
 800135c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800135e:	f7ff fc29 	bl	8000bb4 <HAL_GetTick>
 8001362:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001364:	e008      	b.n	8001378 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001366:	f7ff fc25 	bl	8000bb4 <HAL_GetTick>
 800136a:	4602      	mov	r2, r0
 800136c:	693b      	ldr	r3, [r7, #16]
 800136e:	1ad3      	subs	r3, r2, r3
 8001370:	2b02      	cmp	r3, #2
 8001372:	d901      	bls.n	8001378 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8001374:	2303      	movs	r3, #3
 8001376:	e14d      	b.n	8001614 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001378:	4b1a      	ldr	r3, [pc, #104]	; (80013e4 <HAL_RCC_OscConfig+0x2ac>)
 800137a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800137c:	f003 0302 	and.w	r3, r3, #2
 8001380:	2b00      	cmp	r3, #0
 8001382:	d1f0      	bne.n	8001366 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001384:	687b      	ldr	r3, [r7, #4]
 8001386:	681b      	ldr	r3, [r3, #0]
 8001388:	f003 0304 	and.w	r3, r3, #4
 800138c:	2b00      	cmp	r3, #0
 800138e:	f000 80a0 	beq.w	80014d2 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001392:	2300      	movs	r3, #0
 8001394:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001396:	4b13      	ldr	r3, [pc, #76]	; (80013e4 <HAL_RCC_OscConfig+0x2ac>)
 8001398:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800139a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800139e:	2b00      	cmp	r3, #0
 80013a0:	d10f      	bne.n	80013c2 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80013a2:	2300      	movs	r3, #0
 80013a4:	60bb      	str	r3, [r7, #8]
 80013a6:	4b0f      	ldr	r3, [pc, #60]	; (80013e4 <HAL_RCC_OscConfig+0x2ac>)
 80013a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013aa:	4a0e      	ldr	r2, [pc, #56]	; (80013e4 <HAL_RCC_OscConfig+0x2ac>)
 80013ac:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80013b0:	6413      	str	r3, [r2, #64]	; 0x40
 80013b2:	4b0c      	ldr	r3, [pc, #48]	; (80013e4 <HAL_RCC_OscConfig+0x2ac>)
 80013b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013b6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80013ba:	60bb      	str	r3, [r7, #8]
 80013bc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80013be:	2301      	movs	r3, #1
 80013c0:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80013c2:	4b0b      	ldr	r3, [pc, #44]	; (80013f0 <HAL_RCC_OscConfig+0x2b8>)
 80013c4:	681b      	ldr	r3, [r3, #0]
 80013c6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80013ca:	2b00      	cmp	r3, #0
 80013cc:	d121      	bne.n	8001412 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80013ce:	4b08      	ldr	r3, [pc, #32]	; (80013f0 <HAL_RCC_OscConfig+0x2b8>)
 80013d0:	681b      	ldr	r3, [r3, #0]
 80013d2:	4a07      	ldr	r2, [pc, #28]	; (80013f0 <HAL_RCC_OscConfig+0x2b8>)
 80013d4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80013d8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80013da:	f7ff fbeb 	bl	8000bb4 <HAL_GetTick>
 80013de:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80013e0:	e011      	b.n	8001406 <HAL_RCC_OscConfig+0x2ce>
 80013e2:	bf00      	nop
 80013e4:	40023800 	.word	0x40023800
 80013e8:	42470000 	.word	0x42470000
 80013ec:	42470e80 	.word	0x42470e80
 80013f0:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80013f4:	f7ff fbde 	bl	8000bb4 <HAL_GetTick>
 80013f8:	4602      	mov	r2, r0
 80013fa:	693b      	ldr	r3, [r7, #16]
 80013fc:	1ad3      	subs	r3, r2, r3
 80013fe:	2b02      	cmp	r3, #2
 8001400:	d901      	bls.n	8001406 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8001402:	2303      	movs	r3, #3
 8001404:	e106      	b.n	8001614 <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001406:	4b85      	ldr	r3, [pc, #532]	; (800161c <HAL_RCC_OscConfig+0x4e4>)
 8001408:	681b      	ldr	r3, [r3, #0]
 800140a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800140e:	2b00      	cmp	r3, #0
 8001410:	d0f0      	beq.n	80013f4 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001412:	687b      	ldr	r3, [r7, #4]
 8001414:	689b      	ldr	r3, [r3, #8]
 8001416:	2b01      	cmp	r3, #1
 8001418:	d106      	bne.n	8001428 <HAL_RCC_OscConfig+0x2f0>
 800141a:	4b81      	ldr	r3, [pc, #516]	; (8001620 <HAL_RCC_OscConfig+0x4e8>)
 800141c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800141e:	4a80      	ldr	r2, [pc, #512]	; (8001620 <HAL_RCC_OscConfig+0x4e8>)
 8001420:	f043 0301 	orr.w	r3, r3, #1
 8001424:	6713      	str	r3, [r2, #112]	; 0x70
 8001426:	e01c      	b.n	8001462 <HAL_RCC_OscConfig+0x32a>
 8001428:	687b      	ldr	r3, [r7, #4]
 800142a:	689b      	ldr	r3, [r3, #8]
 800142c:	2b05      	cmp	r3, #5
 800142e:	d10c      	bne.n	800144a <HAL_RCC_OscConfig+0x312>
 8001430:	4b7b      	ldr	r3, [pc, #492]	; (8001620 <HAL_RCC_OscConfig+0x4e8>)
 8001432:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001434:	4a7a      	ldr	r2, [pc, #488]	; (8001620 <HAL_RCC_OscConfig+0x4e8>)
 8001436:	f043 0304 	orr.w	r3, r3, #4
 800143a:	6713      	str	r3, [r2, #112]	; 0x70
 800143c:	4b78      	ldr	r3, [pc, #480]	; (8001620 <HAL_RCC_OscConfig+0x4e8>)
 800143e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001440:	4a77      	ldr	r2, [pc, #476]	; (8001620 <HAL_RCC_OscConfig+0x4e8>)
 8001442:	f043 0301 	orr.w	r3, r3, #1
 8001446:	6713      	str	r3, [r2, #112]	; 0x70
 8001448:	e00b      	b.n	8001462 <HAL_RCC_OscConfig+0x32a>
 800144a:	4b75      	ldr	r3, [pc, #468]	; (8001620 <HAL_RCC_OscConfig+0x4e8>)
 800144c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800144e:	4a74      	ldr	r2, [pc, #464]	; (8001620 <HAL_RCC_OscConfig+0x4e8>)
 8001450:	f023 0301 	bic.w	r3, r3, #1
 8001454:	6713      	str	r3, [r2, #112]	; 0x70
 8001456:	4b72      	ldr	r3, [pc, #456]	; (8001620 <HAL_RCC_OscConfig+0x4e8>)
 8001458:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800145a:	4a71      	ldr	r2, [pc, #452]	; (8001620 <HAL_RCC_OscConfig+0x4e8>)
 800145c:	f023 0304 	bic.w	r3, r3, #4
 8001460:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001462:	687b      	ldr	r3, [r7, #4]
 8001464:	689b      	ldr	r3, [r3, #8]
 8001466:	2b00      	cmp	r3, #0
 8001468:	d015      	beq.n	8001496 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800146a:	f7ff fba3 	bl	8000bb4 <HAL_GetTick>
 800146e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001470:	e00a      	b.n	8001488 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001472:	f7ff fb9f 	bl	8000bb4 <HAL_GetTick>
 8001476:	4602      	mov	r2, r0
 8001478:	693b      	ldr	r3, [r7, #16]
 800147a:	1ad3      	subs	r3, r2, r3
 800147c:	f241 3288 	movw	r2, #5000	; 0x1388
 8001480:	4293      	cmp	r3, r2
 8001482:	d901      	bls.n	8001488 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8001484:	2303      	movs	r3, #3
 8001486:	e0c5      	b.n	8001614 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001488:	4b65      	ldr	r3, [pc, #404]	; (8001620 <HAL_RCC_OscConfig+0x4e8>)
 800148a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800148c:	f003 0302 	and.w	r3, r3, #2
 8001490:	2b00      	cmp	r3, #0
 8001492:	d0ee      	beq.n	8001472 <HAL_RCC_OscConfig+0x33a>
 8001494:	e014      	b.n	80014c0 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001496:	f7ff fb8d 	bl	8000bb4 <HAL_GetTick>
 800149a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800149c:	e00a      	b.n	80014b4 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800149e:	f7ff fb89 	bl	8000bb4 <HAL_GetTick>
 80014a2:	4602      	mov	r2, r0
 80014a4:	693b      	ldr	r3, [r7, #16]
 80014a6:	1ad3      	subs	r3, r2, r3
 80014a8:	f241 3288 	movw	r2, #5000	; 0x1388
 80014ac:	4293      	cmp	r3, r2
 80014ae:	d901      	bls.n	80014b4 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 80014b0:	2303      	movs	r3, #3
 80014b2:	e0af      	b.n	8001614 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80014b4:	4b5a      	ldr	r3, [pc, #360]	; (8001620 <HAL_RCC_OscConfig+0x4e8>)
 80014b6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80014b8:	f003 0302 	and.w	r3, r3, #2
 80014bc:	2b00      	cmp	r3, #0
 80014be:	d1ee      	bne.n	800149e <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80014c0:	7dfb      	ldrb	r3, [r7, #23]
 80014c2:	2b01      	cmp	r3, #1
 80014c4:	d105      	bne.n	80014d2 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80014c6:	4b56      	ldr	r3, [pc, #344]	; (8001620 <HAL_RCC_OscConfig+0x4e8>)
 80014c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014ca:	4a55      	ldr	r2, [pc, #340]	; (8001620 <HAL_RCC_OscConfig+0x4e8>)
 80014cc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80014d0:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80014d2:	687b      	ldr	r3, [r7, #4]
 80014d4:	699b      	ldr	r3, [r3, #24]
 80014d6:	2b00      	cmp	r3, #0
 80014d8:	f000 809b 	beq.w	8001612 <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80014dc:	4b50      	ldr	r3, [pc, #320]	; (8001620 <HAL_RCC_OscConfig+0x4e8>)
 80014de:	689b      	ldr	r3, [r3, #8]
 80014e0:	f003 030c 	and.w	r3, r3, #12
 80014e4:	2b08      	cmp	r3, #8
 80014e6:	d05c      	beq.n	80015a2 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80014e8:	687b      	ldr	r3, [r7, #4]
 80014ea:	699b      	ldr	r3, [r3, #24]
 80014ec:	2b02      	cmp	r3, #2
 80014ee:	d141      	bne.n	8001574 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80014f0:	4b4c      	ldr	r3, [pc, #304]	; (8001624 <HAL_RCC_OscConfig+0x4ec>)
 80014f2:	2200      	movs	r2, #0
 80014f4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80014f6:	f7ff fb5d 	bl	8000bb4 <HAL_GetTick>
 80014fa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80014fc:	e008      	b.n	8001510 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80014fe:	f7ff fb59 	bl	8000bb4 <HAL_GetTick>
 8001502:	4602      	mov	r2, r0
 8001504:	693b      	ldr	r3, [r7, #16]
 8001506:	1ad3      	subs	r3, r2, r3
 8001508:	2b02      	cmp	r3, #2
 800150a:	d901      	bls.n	8001510 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 800150c:	2303      	movs	r3, #3
 800150e:	e081      	b.n	8001614 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001510:	4b43      	ldr	r3, [pc, #268]	; (8001620 <HAL_RCC_OscConfig+0x4e8>)
 8001512:	681b      	ldr	r3, [r3, #0]
 8001514:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001518:	2b00      	cmp	r3, #0
 800151a:	d1f0      	bne.n	80014fe <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800151c:	687b      	ldr	r3, [r7, #4]
 800151e:	69da      	ldr	r2, [r3, #28]
 8001520:	687b      	ldr	r3, [r7, #4]
 8001522:	6a1b      	ldr	r3, [r3, #32]
 8001524:	431a      	orrs	r2, r3
 8001526:	687b      	ldr	r3, [r7, #4]
 8001528:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800152a:	019b      	lsls	r3, r3, #6
 800152c:	431a      	orrs	r2, r3
 800152e:	687b      	ldr	r3, [r7, #4]
 8001530:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001532:	085b      	lsrs	r3, r3, #1
 8001534:	3b01      	subs	r3, #1
 8001536:	041b      	lsls	r3, r3, #16
 8001538:	431a      	orrs	r2, r3
 800153a:	687b      	ldr	r3, [r7, #4]
 800153c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800153e:	061b      	lsls	r3, r3, #24
 8001540:	4937      	ldr	r1, [pc, #220]	; (8001620 <HAL_RCC_OscConfig+0x4e8>)
 8001542:	4313      	orrs	r3, r2
 8001544:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001546:	4b37      	ldr	r3, [pc, #220]	; (8001624 <HAL_RCC_OscConfig+0x4ec>)
 8001548:	2201      	movs	r2, #1
 800154a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800154c:	f7ff fb32 	bl	8000bb4 <HAL_GetTick>
 8001550:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001552:	e008      	b.n	8001566 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001554:	f7ff fb2e 	bl	8000bb4 <HAL_GetTick>
 8001558:	4602      	mov	r2, r0
 800155a:	693b      	ldr	r3, [r7, #16]
 800155c:	1ad3      	subs	r3, r2, r3
 800155e:	2b02      	cmp	r3, #2
 8001560:	d901      	bls.n	8001566 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8001562:	2303      	movs	r3, #3
 8001564:	e056      	b.n	8001614 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001566:	4b2e      	ldr	r3, [pc, #184]	; (8001620 <HAL_RCC_OscConfig+0x4e8>)
 8001568:	681b      	ldr	r3, [r3, #0]
 800156a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800156e:	2b00      	cmp	r3, #0
 8001570:	d0f0      	beq.n	8001554 <HAL_RCC_OscConfig+0x41c>
 8001572:	e04e      	b.n	8001612 <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001574:	4b2b      	ldr	r3, [pc, #172]	; (8001624 <HAL_RCC_OscConfig+0x4ec>)
 8001576:	2200      	movs	r2, #0
 8001578:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800157a:	f7ff fb1b 	bl	8000bb4 <HAL_GetTick>
 800157e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001580:	e008      	b.n	8001594 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001582:	f7ff fb17 	bl	8000bb4 <HAL_GetTick>
 8001586:	4602      	mov	r2, r0
 8001588:	693b      	ldr	r3, [r7, #16]
 800158a:	1ad3      	subs	r3, r2, r3
 800158c:	2b02      	cmp	r3, #2
 800158e:	d901      	bls.n	8001594 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8001590:	2303      	movs	r3, #3
 8001592:	e03f      	b.n	8001614 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001594:	4b22      	ldr	r3, [pc, #136]	; (8001620 <HAL_RCC_OscConfig+0x4e8>)
 8001596:	681b      	ldr	r3, [r3, #0]
 8001598:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800159c:	2b00      	cmp	r3, #0
 800159e:	d1f0      	bne.n	8001582 <HAL_RCC_OscConfig+0x44a>
 80015a0:	e037      	b.n	8001612 <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80015a2:	687b      	ldr	r3, [r7, #4]
 80015a4:	699b      	ldr	r3, [r3, #24]
 80015a6:	2b01      	cmp	r3, #1
 80015a8:	d101      	bne.n	80015ae <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 80015aa:	2301      	movs	r3, #1
 80015ac:	e032      	b.n	8001614 <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80015ae:	4b1c      	ldr	r3, [pc, #112]	; (8001620 <HAL_RCC_OscConfig+0x4e8>)
 80015b0:	685b      	ldr	r3, [r3, #4]
 80015b2:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80015b4:	687b      	ldr	r3, [r7, #4]
 80015b6:	699b      	ldr	r3, [r3, #24]
 80015b8:	2b01      	cmp	r3, #1
 80015ba:	d028      	beq.n	800160e <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80015bc:	68fb      	ldr	r3, [r7, #12]
 80015be:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80015c6:	429a      	cmp	r2, r3
 80015c8:	d121      	bne.n	800160e <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80015ca:	68fb      	ldr	r3, [r7, #12]
 80015cc:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80015d0:	687b      	ldr	r3, [r7, #4]
 80015d2:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80015d4:	429a      	cmp	r2, r3
 80015d6:	d11a      	bne.n	800160e <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80015d8:	68fa      	ldr	r2, [r7, #12]
 80015da:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80015de:	4013      	ands	r3, r2
 80015e0:	687a      	ldr	r2, [r7, #4]
 80015e2:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80015e4:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80015e6:	4293      	cmp	r3, r2
 80015e8:	d111      	bne.n	800160e <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80015ea:	68fb      	ldr	r3, [r7, #12]
 80015ec:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80015f0:	687b      	ldr	r3, [r7, #4]
 80015f2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80015f4:	085b      	lsrs	r3, r3, #1
 80015f6:	3b01      	subs	r3, #1
 80015f8:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80015fa:	429a      	cmp	r2, r3
 80015fc:	d107      	bne.n	800160e <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80015fe:	68fb      	ldr	r3, [r7, #12]
 8001600:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8001604:	687b      	ldr	r3, [r7, #4]
 8001606:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001608:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800160a:	429a      	cmp	r2, r3
 800160c:	d001      	beq.n	8001612 <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 800160e:	2301      	movs	r3, #1
 8001610:	e000      	b.n	8001614 <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 8001612:	2300      	movs	r3, #0
}
 8001614:	4618      	mov	r0, r3
 8001616:	3718      	adds	r7, #24
 8001618:	46bd      	mov	sp, r7
 800161a:	bd80      	pop	{r7, pc}
 800161c:	40007000 	.word	0x40007000
 8001620:	40023800 	.word	0x40023800
 8001624:	42470060 	.word	0x42470060

08001628 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001628:	b580      	push	{r7, lr}
 800162a:	b084      	sub	sp, #16
 800162c:	af00      	add	r7, sp, #0
 800162e:	6078      	str	r0, [r7, #4]
 8001630:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001632:	687b      	ldr	r3, [r7, #4]
 8001634:	2b00      	cmp	r3, #0
 8001636:	d101      	bne.n	800163c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001638:	2301      	movs	r3, #1
 800163a:	e0cc      	b.n	80017d6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800163c:	4b68      	ldr	r3, [pc, #416]	; (80017e0 <HAL_RCC_ClockConfig+0x1b8>)
 800163e:	681b      	ldr	r3, [r3, #0]
 8001640:	f003 0307 	and.w	r3, r3, #7
 8001644:	683a      	ldr	r2, [r7, #0]
 8001646:	429a      	cmp	r2, r3
 8001648:	d90c      	bls.n	8001664 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800164a:	4b65      	ldr	r3, [pc, #404]	; (80017e0 <HAL_RCC_ClockConfig+0x1b8>)
 800164c:	683a      	ldr	r2, [r7, #0]
 800164e:	b2d2      	uxtb	r2, r2
 8001650:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001652:	4b63      	ldr	r3, [pc, #396]	; (80017e0 <HAL_RCC_ClockConfig+0x1b8>)
 8001654:	681b      	ldr	r3, [r3, #0]
 8001656:	f003 0307 	and.w	r3, r3, #7
 800165a:	683a      	ldr	r2, [r7, #0]
 800165c:	429a      	cmp	r2, r3
 800165e:	d001      	beq.n	8001664 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001660:	2301      	movs	r3, #1
 8001662:	e0b8      	b.n	80017d6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001664:	687b      	ldr	r3, [r7, #4]
 8001666:	681b      	ldr	r3, [r3, #0]
 8001668:	f003 0302 	and.w	r3, r3, #2
 800166c:	2b00      	cmp	r3, #0
 800166e:	d020      	beq.n	80016b2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	681b      	ldr	r3, [r3, #0]
 8001674:	f003 0304 	and.w	r3, r3, #4
 8001678:	2b00      	cmp	r3, #0
 800167a:	d005      	beq.n	8001688 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800167c:	4b59      	ldr	r3, [pc, #356]	; (80017e4 <HAL_RCC_ClockConfig+0x1bc>)
 800167e:	689b      	ldr	r3, [r3, #8]
 8001680:	4a58      	ldr	r2, [pc, #352]	; (80017e4 <HAL_RCC_ClockConfig+0x1bc>)
 8001682:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8001686:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	681b      	ldr	r3, [r3, #0]
 800168c:	f003 0308 	and.w	r3, r3, #8
 8001690:	2b00      	cmp	r3, #0
 8001692:	d005      	beq.n	80016a0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001694:	4b53      	ldr	r3, [pc, #332]	; (80017e4 <HAL_RCC_ClockConfig+0x1bc>)
 8001696:	689b      	ldr	r3, [r3, #8]
 8001698:	4a52      	ldr	r2, [pc, #328]	; (80017e4 <HAL_RCC_ClockConfig+0x1bc>)
 800169a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800169e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80016a0:	4b50      	ldr	r3, [pc, #320]	; (80017e4 <HAL_RCC_ClockConfig+0x1bc>)
 80016a2:	689b      	ldr	r3, [r3, #8]
 80016a4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80016a8:	687b      	ldr	r3, [r7, #4]
 80016aa:	689b      	ldr	r3, [r3, #8]
 80016ac:	494d      	ldr	r1, [pc, #308]	; (80017e4 <HAL_RCC_ClockConfig+0x1bc>)
 80016ae:	4313      	orrs	r3, r2
 80016b0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80016b2:	687b      	ldr	r3, [r7, #4]
 80016b4:	681b      	ldr	r3, [r3, #0]
 80016b6:	f003 0301 	and.w	r3, r3, #1
 80016ba:	2b00      	cmp	r3, #0
 80016bc:	d044      	beq.n	8001748 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80016be:	687b      	ldr	r3, [r7, #4]
 80016c0:	685b      	ldr	r3, [r3, #4]
 80016c2:	2b01      	cmp	r3, #1
 80016c4:	d107      	bne.n	80016d6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80016c6:	4b47      	ldr	r3, [pc, #284]	; (80017e4 <HAL_RCC_ClockConfig+0x1bc>)
 80016c8:	681b      	ldr	r3, [r3, #0]
 80016ca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80016ce:	2b00      	cmp	r3, #0
 80016d0:	d119      	bne.n	8001706 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80016d2:	2301      	movs	r3, #1
 80016d4:	e07f      	b.n	80017d6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	685b      	ldr	r3, [r3, #4]
 80016da:	2b02      	cmp	r3, #2
 80016dc:	d003      	beq.n	80016e6 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80016de:	687b      	ldr	r3, [r7, #4]
 80016e0:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80016e2:	2b03      	cmp	r3, #3
 80016e4:	d107      	bne.n	80016f6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80016e6:	4b3f      	ldr	r3, [pc, #252]	; (80017e4 <HAL_RCC_ClockConfig+0x1bc>)
 80016e8:	681b      	ldr	r3, [r3, #0]
 80016ea:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80016ee:	2b00      	cmp	r3, #0
 80016f0:	d109      	bne.n	8001706 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80016f2:	2301      	movs	r3, #1
 80016f4:	e06f      	b.n	80017d6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80016f6:	4b3b      	ldr	r3, [pc, #236]	; (80017e4 <HAL_RCC_ClockConfig+0x1bc>)
 80016f8:	681b      	ldr	r3, [r3, #0]
 80016fa:	f003 0302 	and.w	r3, r3, #2
 80016fe:	2b00      	cmp	r3, #0
 8001700:	d101      	bne.n	8001706 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001702:	2301      	movs	r3, #1
 8001704:	e067      	b.n	80017d6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001706:	4b37      	ldr	r3, [pc, #220]	; (80017e4 <HAL_RCC_ClockConfig+0x1bc>)
 8001708:	689b      	ldr	r3, [r3, #8]
 800170a:	f023 0203 	bic.w	r2, r3, #3
 800170e:	687b      	ldr	r3, [r7, #4]
 8001710:	685b      	ldr	r3, [r3, #4]
 8001712:	4934      	ldr	r1, [pc, #208]	; (80017e4 <HAL_RCC_ClockConfig+0x1bc>)
 8001714:	4313      	orrs	r3, r2
 8001716:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001718:	f7ff fa4c 	bl	8000bb4 <HAL_GetTick>
 800171c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800171e:	e00a      	b.n	8001736 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001720:	f7ff fa48 	bl	8000bb4 <HAL_GetTick>
 8001724:	4602      	mov	r2, r0
 8001726:	68fb      	ldr	r3, [r7, #12]
 8001728:	1ad3      	subs	r3, r2, r3
 800172a:	f241 3288 	movw	r2, #5000	; 0x1388
 800172e:	4293      	cmp	r3, r2
 8001730:	d901      	bls.n	8001736 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001732:	2303      	movs	r3, #3
 8001734:	e04f      	b.n	80017d6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001736:	4b2b      	ldr	r3, [pc, #172]	; (80017e4 <HAL_RCC_ClockConfig+0x1bc>)
 8001738:	689b      	ldr	r3, [r3, #8]
 800173a:	f003 020c 	and.w	r2, r3, #12
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	685b      	ldr	r3, [r3, #4]
 8001742:	009b      	lsls	r3, r3, #2
 8001744:	429a      	cmp	r2, r3
 8001746:	d1eb      	bne.n	8001720 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001748:	4b25      	ldr	r3, [pc, #148]	; (80017e0 <HAL_RCC_ClockConfig+0x1b8>)
 800174a:	681b      	ldr	r3, [r3, #0]
 800174c:	f003 0307 	and.w	r3, r3, #7
 8001750:	683a      	ldr	r2, [r7, #0]
 8001752:	429a      	cmp	r2, r3
 8001754:	d20c      	bcs.n	8001770 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001756:	4b22      	ldr	r3, [pc, #136]	; (80017e0 <HAL_RCC_ClockConfig+0x1b8>)
 8001758:	683a      	ldr	r2, [r7, #0]
 800175a:	b2d2      	uxtb	r2, r2
 800175c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800175e:	4b20      	ldr	r3, [pc, #128]	; (80017e0 <HAL_RCC_ClockConfig+0x1b8>)
 8001760:	681b      	ldr	r3, [r3, #0]
 8001762:	f003 0307 	and.w	r3, r3, #7
 8001766:	683a      	ldr	r2, [r7, #0]
 8001768:	429a      	cmp	r2, r3
 800176a:	d001      	beq.n	8001770 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800176c:	2301      	movs	r3, #1
 800176e:	e032      	b.n	80017d6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	681b      	ldr	r3, [r3, #0]
 8001774:	f003 0304 	and.w	r3, r3, #4
 8001778:	2b00      	cmp	r3, #0
 800177a:	d008      	beq.n	800178e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800177c:	4b19      	ldr	r3, [pc, #100]	; (80017e4 <HAL_RCC_ClockConfig+0x1bc>)
 800177e:	689b      	ldr	r3, [r3, #8]
 8001780:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	68db      	ldr	r3, [r3, #12]
 8001788:	4916      	ldr	r1, [pc, #88]	; (80017e4 <HAL_RCC_ClockConfig+0x1bc>)
 800178a:	4313      	orrs	r3, r2
 800178c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800178e:	687b      	ldr	r3, [r7, #4]
 8001790:	681b      	ldr	r3, [r3, #0]
 8001792:	f003 0308 	and.w	r3, r3, #8
 8001796:	2b00      	cmp	r3, #0
 8001798:	d009      	beq.n	80017ae <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800179a:	4b12      	ldr	r3, [pc, #72]	; (80017e4 <HAL_RCC_ClockConfig+0x1bc>)
 800179c:	689b      	ldr	r3, [r3, #8]
 800179e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	691b      	ldr	r3, [r3, #16]
 80017a6:	00db      	lsls	r3, r3, #3
 80017a8:	490e      	ldr	r1, [pc, #56]	; (80017e4 <HAL_RCC_ClockConfig+0x1bc>)
 80017aa:	4313      	orrs	r3, r2
 80017ac:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80017ae:	f000 f821 	bl	80017f4 <HAL_RCC_GetSysClockFreq>
 80017b2:	4602      	mov	r2, r0
 80017b4:	4b0b      	ldr	r3, [pc, #44]	; (80017e4 <HAL_RCC_ClockConfig+0x1bc>)
 80017b6:	689b      	ldr	r3, [r3, #8]
 80017b8:	091b      	lsrs	r3, r3, #4
 80017ba:	f003 030f 	and.w	r3, r3, #15
 80017be:	490a      	ldr	r1, [pc, #40]	; (80017e8 <HAL_RCC_ClockConfig+0x1c0>)
 80017c0:	5ccb      	ldrb	r3, [r1, r3]
 80017c2:	fa22 f303 	lsr.w	r3, r2, r3
 80017c6:	4a09      	ldr	r2, [pc, #36]	; (80017ec <HAL_RCC_ClockConfig+0x1c4>)
 80017c8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80017ca:	4b09      	ldr	r3, [pc, #36]	; (80017f0 <HAL_RCC_ClockConfig+0x1c8>)
 80017cc:	681b      	ldr	r3, [r3, #0]
 80017ce:	4618      	mov	r0, r3
 80017d0:	f7ff f9ac 	bl	8000b2c <HAL_InitTick>

  return HAL_OK;
 80017d4:	2300      	movs	r3, #0
}
 80017d6:	4618      	mov	r0, r3
 80017d8:	3710      	adds	r7, #16
 80017da:	46bd      	mov	sp, r7
 80017dc:	bd80      	pop	{r7, pc}
 80017de:	bf00      	nop
 80017e0:	40023c00 	.word	0x40023c00
 80017e4:	40023800 	.word	0x40023800
 80017e8:	080054b4 	.word	0x080054b4
 80017ec:	20000000 	.word	0x20000000
 80017f0:	20000004 	.word	0x20000004

080017f4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80017f4:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80017f8:	b084      	sub	sp, #16
 80017fa:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80017fc:	2300      	movs	r3, #0
 80017fe:	607b      	str	r3, [r7, #4]
 8001800:	2300      	movs	r3, #0
 8001802:	60fb      	str	r3, [r7, #12]
 8001804:	2300      	movs	r3, #0
 8001806:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8001808:	2300      	movs	r3, #0
 800180a:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800180c:	4b67      	ldr	r3, [pc, #412]	; (80019ac <HAL_RCC_GetSysClockFreq+0x1b8>)
 800180e:	689b      	ldr	r3, [r3, #8]
 8001810:	f003 030c 	and.w	r3, r3, #12
 8001814:	2b08      	cmp	r3, #8
 8001816:	d00d      	beq.n	8001834 <HAL_RCC_GetSysClockFreq+0x40>
 8001818:	2b08      	cmp	r3, #8
 800181a:	f200 80bd 	bhi.w	8001998 <HAL_RCC_GetSysClockFreq+0x1a4>
 800181e:	2b00      	cmp	r3, #0
 8001820:	d002      	beq.n	8001828 <HAL_RCC_GetSysClockFreq+0x34>
 8001822:	2b04      	cmp	r3, #4
 8001824:	d003      	beq.n	800182e <HAL_RCC_GetSysClockFreq+0x3a>
 8001826:	e0b7      	b.n	8001998 <HAL_RCC_GetSysClockFreq+0x1a4>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001828:	4b61      	ldr	r3, [pc, #388]	; (80019b0 <HAL_RCC_GetSysClockFreq+0x1bc>)
 800182a:	60bb      	str	r3, [r7, #8]
       break;
 800182c:	e0b7      	b.n	800199e <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800182e:	4b61      	ldr	r3, [pc, #388]	; (80019b4 <HAL_RCC_GetSysClockFreq+0x1c0>)
 8001830:	60bb      	str	r3, [r7, #8]
      break;
 8001832:	e0b4      	b.n	800199e <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001834:	4b5d      	ldr	r3, [pc, #372]	; (80019ac <HAL_RCC_GetSysClockFreq+0x1b8>)
 8001836:	685b      	ldr	r3, [r3, #4]
 8001838:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800183c:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800183e:	4b5b      	ldr	r3, [pc, #364]	; (80019ac <HAL_RCC_GetSysClockFreq+0x1b8>)
 8001840:	685b      	ldr	r3, [r3, #4]
 8001842:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001846:	2b00      	cmp	r3, #0
 8001848:	d04d      	beq.n	80018e6 <HAL_RCC_GetSysClockFreq+0xf2>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800184a:	4b58      	ldr	r3, [pc, #352]	; (80019ac <HAL_RCC_GetSysClockFreq+0x1b8>)
 800184c:	685b      	ldr	r3, [r3, #4]
 800184e:	099b      	lsrs	r3, r3, #6
 8001850:	461a      	mov	r2, r3
 8001852:	f04f 0300 	mov.w	r3, #0
 8001856:	f240 10ff 	movw	r0, #511	; 0x1ff
 800185a:	f04f 0100 	mov.w	r1, #0
 800185e:	ea02 0800 	and.w	r8, r2, r0
 8001862:	ea03 0901 	and.w	r9, r3, r1
 8001866:	4640      	mov	r0, r8
 8001868:	4649      	mov	r1, r9
 800186a:	f04f 0200 	mov.w	r2, #0
 800186e:	f04f 0300 	mov.w	r3, #0
 8001872:	014b      	lsls	r3, r1, #5
 8001874:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8001878:	0142      	lsls	r2, r0, #5
 800187a:	4610      	mov	r0, r2
 800187c:	4619      	mov	r1, r3
 800187e:	ebb0 0008 	subs.w	r0, r0, r8
 8001882:	eb61 0109 	sbc.w	r1, r1, r9
 8001886:	f04f 0200 	mov.w	r2, #0
 800188a:	f04f 0300 	mov.w	r3, #0
 800188e:	018b      	lsls	r3, r1, #6
 8001890:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8001894:	0182      	lsls	r2, r0, #6
 8001896:	1a12      	subs	r2, r2, r0
 8001898:	eb63 0301 	sbc.w	r3, r3, r1
 800189c:	f04f 0000 	mov.w	r0, #0
 80018a0:	f04f 0100 	mov.w	r1, #0
 80018a4:	00d9      	lsls	r1, r3, #3
 80018a6:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80018aa:	00d0      	lsls	r0, r2, #3
 80018ac:	4602      	mov	r2, r0
 80018ae:	460b      	mov	r3, r1
 80018b0:	eb12 0208 	adds.w	r2, r2, r8
 80018b4:	eb43 0309 	adc.w	r3, r3, r9
 80018b8:	f04f 0000 	mov.w	r0, #0
 80018bc:	f04f 0100 	mov.w	r1, #0
 80018c0:	0259      	lsls	r1, r3, #9
 80018c2:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 80018c6:	0250      	lsls	r0, r2, #9
 80018c8:	4602      	mov	r2, r0
 80018ca:	460b      	mov	r3, r1
 80018cc:	4610      	mov	r0, r2
 80018ce:	4619      	mov	r1, r3
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	461a      	mov	r2, r3
 80018d4:	f04f 0300 	mov.w	r3, #0
 80018d8:	f7fe fcda 	bl	8000290 <__aeabi_uldivmod>
 80018dc:	4602      	mov	r2, r0
 80018de:	460b      	mov	r3, r1
 80018e0:	4613      	mov	r3, r2
 80018e2:	60fb      	str	r3, [r7, #12]
 80018e4:	e04a      	b.n	800197c <HAL_RCC_GetSysClockFreq+0x188>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80018e6:	4b31      	ldr	r3, [pc, #196]	; (80019ac <HAL_RCC_GetSysClockFreq+0x1b8>)
 80018e8:	685b      	ldr	r3, [r3, #4]
 80018ea:	099b      	lsrs	r3, r3, #6
 80018ec:	461a      	mov	r2, r3
 80018ee:	f04f 0300 	mov.w	r3, #0
 80018f2:	f240 10ff 	movw	r0, #511	; 0x1ff
 80018f6:	f04f 0100 	mov.w	r1, #0
 80018fa:	ea02 0400 	and.w	r4, r2, r0
 80018fe:	ea03 0501 	and.w	r5, r3, r1
 8001902:	4620      	mov	r0, r4
 8001904:	4629      	mov	r1, r5
 8001906:	f04f 0200 	mov.w	r2, #0
 800190a:	f04f 0300 	mov.w	r3, #0
 800190e:	014b      	lsls	r3, r1, #5
 8001910:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8001914:	0142      	lsls	r2, r0, #5
 8001916:	4610      	mov	r0, r2
 8001918:	4619      	mov	r1, r3
 800191a:	1b00      	subs	r0, r0, r4
 800191c:	eb61 0105 	sbc.w	r1, r1, r5
 8001920:	f04f 0200 	mov.w	r2, #0
 8001924:	f04f 0300 	mov.w	r3, #0
 8001928:	018b      	lsls	r3, r1, #6
 800192a:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 800192e:	0182      	lsls	r2, r0, #6
 8001930:	1a12      	subs	r2, r2, r0
 8001932:	eb63 0301 	sbc.w	r3, r3, r1
 8001936:	f04f 0000 	mov.w	r0, #0
 800193a:	f04f 0100 	mov.w	r1, #0
 800193e:	00d9      	lsls	r1, r3, #3
 8001940:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8001944:	00d0      	lsls	r0, r2, #3
 8001946:	4602      	mov	r2, r0
 8001948:	460b      	mov	r3, r1
 800194a:	1912      	adds	r2, r2, r4
 800194c:	eb45 0303 	adc.w	r3, r5, r3
 8001950:	f04f 0000 	mov.w	r0, #0
 8001954:	f04f 0100 	mov.w	r1, #0
 8001958:	0299      	lsls	r1, r3, #10
 800195a:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 800195e:	0290      	lsls	r0, r2, #10
 8001960:	4602      	mov	r2, r0
 8001962:	460b      	mov	r3, r1
 8001964:	4610      	mov	r0, r2
 8001966:	4619      	mov	r1, r3
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	461a      	mov	r2, r3
 800196c:	f04f 0300 	mov.w	r3, #0
 8001970:	f7fe fc8e 	bl	8000290 <__aeabi_uldivmod>
 8001974:	4602      	mov	r2, r0
 8001976:	460b      	mov	r3, r1
 8001978:	4613      	mov	r3, r2
 800197a:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800197c:	4b0b      	ldr	r3, [pc, #44]	; (80019ac <HAL_RCC_GetSysClockFreq+0x1b8>)
 800197e:	685b      	ldr	r3, [r3, #4]
 8001980:	0c1b      	lsrs	r3, r3, #16
 8001982:	f003 0303 	and.w	r3, r3, #3
 8001986:	3301      	adds	r3, #1
 8001988:	005b      	lsls	r3, r3, #1
 800198a:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 800198c:	68fa      	ldr	r2, [r7, #12]
 800198e:	683b      	ldr	r3, [r7, #0]
 8001990:	fbb2 f3f3 	udiv	r3, r2, r3
 8001994:	60bb      	str	r3, [r7, #8]
      break;
 8001996:	e002      	b.n	800199e <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001998:	4b05      	ldr	r3, [pc, #20]	; (80019b0 <HAL_RCC_GetSysClockFreq+0x1bc>)
 800199a:	60bb      	str	r3, [r7, #8]
      break;
 800199c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800199e:	68bb      	ldr	r3, [r7, #8]
}
 80019a0:	4618      	mov	r0, r3
 80019a2:	3710      	adds	r7, #16
 80019a4:	46bd      	mov	sp, r7
 80019a6:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 80019aa:	bf00      	nop
 80019ac:	40023800 	.word	0x40023800
 80019b0:	00f42400 	.word	0x00f42400
 80019b4:	007a1200 	.word	0x007a1200

080019b8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80019b8:	b480      	push	{r7}
 80019ba:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80019bc:	4b03      	ldr	r3, [pc, #12]	; (80019cc <HAL_RCC_GetHCLKFreq+0x14>)
 80019be:	681b      	ldr	r3, [r3, #0]
}
 80019c0:	4618      	mov	r0, r3
 80019c2:	46bd      	mov	sp, r7
 80019c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019c8:	4770      	bx	lr
 80019ca:	bf00      	nop
 80019cc:	20000000 	.word	0x20000000

080019d0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80019d0:	b580      	push	{r7, lr}
 80019d2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80019d4:	f7ff fff0 	bl	80019b8 <HAL_RCC_GetHCLKFreq>
 80019d8:	4602      	mov	r2, r0
 80019da:	4b05      	ldr	r3, [pc, #20]	; (80019f0 <HAL_RCC_GetPCLK1Freq+0x20>)
 80019dc:	689b      	ldr	r3, [r3, #8]
 80019de:	0a9b      	lsrs	r3, r3, #10
 80019e0:	f003 0307 	and.w	r3, r3, #7
 80019e4:	4903      	ldr	r1, [pc, #12]	; (80019f4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80019e6:	5ccb      	ldrb	r3, [r1, r3]
 80019e8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80019ec:	4618      	mov	r0, r3
 80019ee:	bd80      	pop	{r7, pc}
 80019f0:	40023800 	.word	0x40023800
 80019f4:	080054c4 	.word	0x080054c4

080019f8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80019f8:	b580      	push	{r7, lr}
 80019fa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80019fc:	f7ff ffdc 	bl	80019b8 <HAL_RCC_GetHCLKFreq>
 8001a00:	4602      	mov	r2, r0
 8001a02:	4b05      	ldr	r3, [pc, #20]	; (8001a18 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001a04:	689b      	ldr	r3, [r3, #8]
 8001a06:	0b5b      	lsrs	r3, r3, #13
 8001a08:	f003 0307 	and.w	r3, r3, #7
 8001a0c:	4903      	ldr	r1, [pc, #12]	; (8001a1c <HAL_RCC_GetPCLK2Freq+0x24>)
 8001a0e:	5ccb      	ldrb	r3, [r1, r3]
 8001a10:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001a14:	4618      	mov	r0, r3
 8001a16:	bd80      	pop	{r7, pc}
 8001a18:	40023800 	.word	0x40023800
 8001a1c:	080054c4 	.word	0x080054c4

08001a20 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8001a20:	b580      	push	{r7, lr}
 8001a22:	b082      	sub	sp, #8
 8001a24:	af00      	add	r7, sp, #0
 8001a26:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	2b00      	cmp	r3, #0
 8001a2c:	d101      	bne.n	8001a32 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8001a2e:	2301      	movs	r3, #1
 8001a30:	e03f      	b.n	8001ab2 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001a38:	b2db      	uxtb	r3, r3
 8001a3a:	2b00      	cmp	r3, #0
 8001a3c:	d106      	bne.n	8001a4c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	2200      	movs	r2, #0
 8001a42:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8001a46:	6878      	ldr	r0, [r7, #4]
 8001a48:	f7fe ff70 	bl	800092c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	2224      	movs	r2, #36	; 0x24
 8001a50:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	681b      	ldr	r3, [r3, #0]
 8001a58:	68da      	ldr	r2, [r3, #12]
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	681b      	ldr	r3, [r3, #0]
 8001a5e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8001a62:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8001a64:	6878      	ldr	r0, [r7, #4]
 8001a66:	f000 f929 	bl	8001cbc <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001a6a:	687b      	ldr	r3, [r7, #4]
 8001a6c:	681b      	ldr	r3, [r3, #0]
 8001a6e:	691a      	ldr	r2, [r3, #16]
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	681b      	ldr	r3, [r3, #0]
 8001a74:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8001a78:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	681b      	ldr	r3, [r3, #0]
 8001a7e:	695a      	ldr	r2, [r3, #20]
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	681b      	ldr	r3, [r3, #0]
 8001a84:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8001a88:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	681b      	ldr	r3, [r3, #0]
 8001a8e:	68da      	ldr	r2, [r3, #12]
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	681b      	ldr	r3, [r3, #0]
 8001a94:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8001a98:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	2200      	movs	r2, #0
 8001a9e:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	2220      	movs	r2, #32
 8001aa4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	2220      	movs	r2, #32
 8001aac:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8001ab0:	2300      	movs	r3, #0
}
 8001ab2:	4618      	mov	r0, r3
 8001ab4:	3708      	adds	r7, #8
 8001ab6:	46bd      	mov	sp, r7
 8001ab8:	bd80      	pop	{r7, pc}

08001aba <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001aba:	b580      	push	{r7, lr}
 8001abc:	b08a      	sub	sp, #40	; 0x28
 8001abe:	af02      	add	r7, sp, #8
 8001ac0:	60f8      	str	r0, [r7, #12]
 8001ac2:	60b9      	str	r1, [r7, #8]
 8001ac4:	603b      	str	r3, [r7, #0]
 8001ac6:	4613      	mov	r3, r2
 8001ac8:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8001aca:	2300      	movs	r3, #0
 8001acc:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8001ace:	68fb      	ldr	r3, [r7, #12]
 8001ad0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001ad4:	b2db      	uxtb	r3, r3
 8001ad6:	2b20      	cmp	r3, #32
 8001ad8:	d17c      	bne.n	8001bd4 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8001ada:	68bb      	ldr	r3, [r7, #8]
 8001adc:	2b00      	cmp	r3, #0
 8001ade:	d002      	beq.n	8001ae6 <HAL_UART_Transmit+0x2c>
 8001ae0:	88fb      	ldrh	r3, [r7, #6]
 8001ae2:	2b00      	cmp	r3, #0
 8001ae4:	d101      	bne.n	8001aea <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8001ae6:	2301      	movs	r3, #1
 8001ae8:	e075      	b.n	8001bd6 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8001aea:	68fb      	ldr	r3, [r7, #12]
 8001aec:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001af0:	2b01      	cmp	r3, #1
 8001af2:	d101      	bne.n	8001af8 <HAL_UART_Transmit+0x3e>
 8001af4:	2302      	movs	r3, #2
 8001af6:	e06e      	b.n	8001bd6 <HAL_UART_Transmit+0x11c>
 8001af8:	68fb      	ldr	r3, [r7, #12]
 8001afa:	2201      	movs	r2, #1
 8001afc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001b00:	68fb      	ldr	r3, [r7, #12]
 8001b02:	2200      	movs	r2, #0
 8001b04:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8001b06:	68fb      	ldr	r3, [r7, #12]
 8001b08:	2221      	movs	r2, #33	; 0x21
 8001b0a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8001b0e:	f7ff f851 	bl	8000bb4 <HAL_GetTick>
 8001b12:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8001b14:	68fb      	ldr	r3, [r7, #12]
 8001b16:	88fa      	ldrh	r2, [r7, #6]
 8001b18:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8001b1a:	68fb      	ldr	r3, [r7, #12]
 8001b1c:	88fa      	ldrh	r2, [r7, #6]
 8001b1e:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001b20:	68fb      	ldr	r3, [r7, #12]
 8001b22:	689b      	ldr	r3, [r3, #8]
 8001b24:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001b28:	d108      	bne.n	8001b3c <HAL_UART_Transmit+0x82>
 8001b2a:	68fb      	ldr	r3, [r7, #12]
 8001b2c:	691b      	ldr	r3, [r3, #16]
 8001b2e:	2b00      	cmp	r3, #0
 8001b30:	d104      	bne.n	8001b3c <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8001b32:	2300      	movs	r3, #0
 8001b34:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8001b36:	68bb      	ldr	r3, [r7, #8]
 8001b38:	61bb      	str	r3, [r7, #24]
 8001b3a:	e003      	b.n	8001b44 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8001b3c:	68bb      	ldr	r3, [r7, #8]
 8001b3e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8001b40:	2300      	movs	r3, #0
 8001b42:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8001b44:	68fb      	ldr	r3, [r7, #12]
 8001b46:	2200      	movs	r2, #0
 8001b48:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8001b4c:	e02a      	b.n	8001ba4 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8001b4e:	683b      	ldr	r3, [r7, #0]
 8001b50:	9300      	str	r3, [sp, #0]
 8001b52:	697b      	ldr	r3, [r7, #20]
 8001b54:	2200      	movs	r2, #0
 8001b56:	2180      	movs	r1, #128	; 0x80
 8001b58:	68f8      	ldr	r0, [r7, #12]
 8001b5a:	f000 f840 	bl	8001bde <UART_WaitOnFlagUntilTimeout>
 8001b5e:	4603      	mov	r3, r0
 8001b60:	2b00      	cmp	r3, #0
 8001b62:	d001      	beq.n	8001b68 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8001b64:	2303      	movs	r3, #3
 8001b66:	e036      	b.n	8001bd6 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8001b68:	69fb      	ldr	r3, [r7, #28]
 8001b6a:	2b00      	cmp	r3, #0
 8001b6c:	d10b      	bne.n	8001b86 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8001b6e:	69bb      	ldr	r3, [r7, #24]
 8001b70:	881b      	ldrh	r3, [r3, #0]
 8001b72:	461a      	mov	r2, r3
 8001b74:	68fb      	ldr	r3, [r7, #12]
 8001b76:	681b      	ldr	r3, [r3, #0]
 8001b78:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8001b7c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8001b7e:	69bb      	ldr	r3, [r7, #24]
 8001b80:	3302      	adds	r3, #2
 8001b82:	61bb      	str	r3, [r7, #24]
 8001b84:	e007      	b.n	8001b96 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8001b86:	69fb      	ldr	r3, [r7, #28]
 8001b88:	781a      	ldrb	r2, [r3, #0]
 8001b8a:	68fb      	ldr	r3, [r7, #12]
 8001b8c:	681b      	ldr	r3, [r3, #0]
 8001b8e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8001b90:	69fb      	ldr	r3, [r7, #28]
 8001b92:	3301      	adds	r3, #1
 8001b94:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8001b96:	68fb      	ldr	r3, [r7, #12]
 8001b98:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8001b9a:	b29b      	uxth	r3, r3
 8001b9c:	3b01      	subs	r3, #1
 8001b9e:	b29a      	uxth	r2, r3
 8001ba0:	68fb      	ldr	r3, [r7, #12]
 8001ba2:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8001ba4:	68fb      	ldr	r3, [r7, #12]
 8001ba6:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8001ba8:	b29b      	uxth	r3, r3
 8001baa:	2b00      	cmp	r3, #0
 8001bac:	d1cf      	bne.n	8001b4e <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8001bae:	683b      	ldr	r3, [r7, #0]
 8001bb0:	9300      	str	r3, [sp, #0]
 8001bb2:	697b      	ldr	r3, [r7, #20]
 8001bb4:	2200      	movs	r2, #0
 8001bb6:	2140      	movs	r1, #64	; 0x40
 8001bb8:	68f8      	ldr	r0, [r7, #12]
 8001bba:	f000 f810 	bl	8001bde <UART_WaitOnFlagUntilTimeout>
 8001bbe:	4603      	mov	r3, r0
 8001bc0:	2b00      	cmp	r3, #0
 8001bc2:	d001      	beq.n	8001bc8 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8001bc4:	2303      	movs	r3, #3
 8001bc6:	e006      	b.n	8001bd6 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8001bc8:	68fb      	ldr	r3, [r7, #12]
 8001bca:	2220      	movs	r2, #32
 8001bcc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8001bd0:	2300      	movs	r3, #0
 8001bd2:	e000      	b.n	8001bd6 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8001bd4:	2302      	movs	r3, #2
  }
}
 8001bd6:	4618      	mov	r0, r3
 8001bd8:	3720      	adds	r7, #32
 8001bda:	46bd      	mov	sp, r7
 8001bdc:	bd80      	pop	{r7, pc}

08001bde <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8001bde:	b580      	push	{r7, lr}
 8001be0:	b090      	sub	sp, #64	; 0x40
 8001be2:	af00      	add	r7, sp, #0
 8001be4:	60f8      	str	r0, [r7, #12]
 8001be6:	60b9      	str	r1, [r7, #8]
 8001be8:	603b      	str	r3, [r7, #0]
 8001bea:	4613      	mov	r3, r2
 8001bec:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8001bee:	e050      	b.n	8001c92 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001bf0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001bf2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001bf6:	d04c      	beq.n	8001c92 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8001bf8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001bfa:	2b00      	cmp	r3, #0
 8001bfc:	d007      	beq.n	8001c0e <UART_WaitOnFlagUntilTimeout+0x30>
 8001bfe:	f7fe ffd9 	bl	8000bb4 <HAL_GetTick>
 8001c02:	4602      	mov	r2, r0
 8001c04:	683b      	ldr	r3, [r7, #0]
 8001c06:	1ad3      	subs	r3, r2, r3
 8001c08:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8001c0a:	429a      	cmp	r2, r3
 8001c0c:	d241      	bcs.n	8001c92 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8001c0e:	68fb      	ldr	r3, [r7, #12]
 8001c10:	681b      	ldr	r3, [r3, #0]
 8001c12:	330c      	adds	r3, #12
 8001c14:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001c16:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001c18:	e853 3f00 	ldrex	r3, [r3]
 8001c1c:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8001c1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c20:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8001c24:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001c26:	68fb      	ldr	r3, [r7, #12]
 8001c28:	681b      	ldr	r3, [r3, #0]
 8001c2a:	330c      	adds	r3, #12
 8001c2c:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8001c2e:	637a      	str	r2, [r7, #52]	; 0x34
 8001c30:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001c32:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8001c34:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8001c36:	e841 2300 	strex	r3, r2, [r1]
 8001c3a:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8001c3c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001c3e:	2b00      	cmp	r3, #0
 8001c40:	d1e5      	bne.n	8001c0e <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001c42:	68fb      	ldr	r3, [r7, #12]
 8001c44:	681b      	ldr	r3, [r3, #0]
 8001c46:	3314      	adds	r3, #20
 8001c48:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001c4a:	697b      	ldr	r3, [r7, #20]
 8001c4c:	e853 3f00 	ldrex	r3, [r3]
 8001c50:	613b      	str	r3, [r7, #16]
   return(result);
 8001c52:	693b      	ldr	r3, [r7, #16]
 8001c54:	f023 0301 	bic.w	r3, r3, #1
 8001c58:	63bb      	str	r3, [r7, #56]	; 0x38
 8001c5a:	68fb      	ldr	r3, [r7, #12]
 8001c5c:	681b      	ldr	r3, [r3, #0]
 8001c5e:	3314      	adds	r3, #20
 8001c60:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8001c62:	623a      	str	r2, [r7, #32]
 8001c64:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001c66:	69f9      	ldr	r1, [r7, #28]
 8001c68:	6a3a      	ldr	r2, [r7, #32]
 8001c6a:	e841 2300 	strex	r3, r2, [r1]
 8001c6e:	61bb      	str	r3, [r7, #24]
   return(result);
 8001c70:	69bb      	ldr	r3, [r7, #24]
 8001c72:	2b00      	cmp	r3, #0
 8001c74:	d1e5      	bne.n	8001c42 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8001c76:	68fb      	ldr	r3, [r7, #12]
 8001c78:	2220      	movs	r2, #32
 8001c7a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8001c7e:	68fb      	ldr	r3, [r7, #12]
 8001c80:	2220      	movs	r2, #32
 8001c82:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8001c86:	68fb      	ldr	r3, [r7, #12]
 8001c88:	2200      	movs	r2, #0
 8001c8a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8001c8e:	2303      	movs	r3, #3
 8001c90:	e00f      	b.n	8001cb2 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8001c92:	68fb      	ldr	r3, [r7, #12]
 8001c94:	681b      	ldr	r3, [r3, #0]
 8001c96:	681a      	ldr	r2, [r3, #0]
 8001c98:	68bb      	ldr	r3, [r7, #8]
 8001c9a:	4013      	ands	r3, r2
 8001c9c:	68ba      	ldr	r2, [r7, #8]
 8001c9e:	429a      	cmp	r2, r3
 8001ca0:	bf0c      	ite	eq
 8001ca2:	2301      	moveq	r3, #1
 8001ca4:	2300      	movne	r3, #0
 8001ca6:	b2db      	uxtb	r3, r3
 8001ca8:	461a      	mov	r2, r3
 8001caa:	79fb      	ldrb	r3, [r7, #7]
 8001cac:	429a      	cmp	r2, r3
 8001cae:	d09f      	beq.n	8001bf0 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8001cb0:	2300      	movs	r3, #0
}
 8001cb2:	4618      	mov	r0, r3
 8001cb4:	3740      	adds	r7, #64	; 0x40
 8001cb6:	46bd      	mov	sp, r7
 8001cb8:	bd80      	pop	{r7, pc}
	...

08001cbc <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8001cbc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001cc0:	b09f      	sub	sp, #124	; 0x7c
 8001cc2:	af00      	add	r7, sp, #0
 8001cc4:	66f8      	str	r0, [r7, #108]	; 0x6c
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8001cc6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001cc8:	681b      	ldr	r3, [r3, #0]
 8001cca:	691b      	ldr	r3, [r3, #16]
 8001ccc:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8001cd0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001cd2:	68d9      	ldr	r1, [r3, #12]
 8001cd4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001cd6:	681a      	ldr	r2, [r3, #0]
 8001cd8:	ea40 0301 	orr.w	r3, r0, r1
 8001cdc:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8001cde:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001ce0:	689a      	ldr	r2, [r3, #8]
 8001ce2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001ce4:	691b      	ldr	r3, [r3, #16]
 8001ce6:	431a      	orrs	r2, r3
 8001ce8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001cea:	695b      	ldr	r3, [r3, #20]
 8001cec:	431a      	orrs	r2, r3
 8001cee:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001cf0:	69db      	ldr	r3, [r3, #28]
 8001cf2:	4313      	orrs	r3, r2
 8001cf4:	673b      	str	r3, [r7, #112]	; 0x70
  MODIFY_REG(huart->Instance->CR1,
 8001cf6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001cf8:	681b      	ldr	r3, [r3, #0]
 8001cfa:	68db      	ldr	r3, [r3, #12]
 8001cfc:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8001d00:	f021 010c 	bic.w	r1, r1, #12
 8001d04:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001d06:	681a      	ldr	r2, [r3, #0]
 8001d08:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8001d0a:	430b      	orrs	r3, r1
 8001d0c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8001d0e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001d10:	681b      	ldr	r3, [r3, #0]
 8001d12:	695b      	ldr	r3, [r3, #20]
 8001d14:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8001d18:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001d1a:	6999      	ldr	r1, [r3, #24]
 8001d1c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001d1e:	681a      	ldr	r2, [r3, #0]
 8001d20:	ea40 0301 	orr.w	r3, r0, r1
 8001d24:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8001d26:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001d28:	681a      	ldr	r2, [r3, #0]
 8001d2a:	4bc5      	ldr	r3, [pc, #788]	; (8002040 <UART_SetConfig+0x384>)
 8001d2c:	429a      	cmp	r2, r3
 8001d2e:	d004      	beq.n	8001d3a <UART_SetConfig+0x7e>
 8001d30:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001d32:	681a      	ldr	r2, [r3, #0]
 8001d34:	4bc3      	ldr	r3, [pc, #780]	; (8002044 <UART_SetConfig+0x388>)
 8001d36:	429a      	cmp	r2, r3
 8001d38:	d103      	bne.n	8001d42 <UART_SetConfig+0x86>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8001d3a:	f7ff fe5d 	bl	80019f8 <HAL_RCC_GetPCLK2Freq>
 8001d3e:	6778      	str	r0, [r7, #116]	; 0x74
 8001d40:	e002      	b.n	8001d48 <UART_SetConfig+0x8c>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8001d42:	f7ff fe45 	bl	80019d0 <HAL_RCC_GetPCLK1Freq>
 8001d46:	6778      	str	r0, [r7, #116]	; 0x74
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8001d48:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001d4a:	69db      	ldr	r3, [r3, #28]
 8001d4c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001d50:	f040 80b6 	bne.w	8001ec0 <UART_SetConfig+0x204>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8001d54:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001d56:	461c      	mov	r4, r3
 8001d58:	f04f 0500 	mov.w	r5, #0
 8001d5c:	4622      	mov	r2, r4
 8001d5e:	462b      	mov	r3, r5
 8001d60:	1891      	adds	r1, r2, r2
 8001d62:	6439      	str	r1, [r7, #64]	; 0x40
 8001d64:	415b      	adcs	r3, r3
 8001d66:	647b      	str	r3, [r7, #68]	; 0x44
 8001d68:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8001d6c:	1912      	adds	r2, r2, r4
 8001d6e:	eb45 0303 	adc.w	r3, r5, r3
 8001d72:	f04f 0000 	mov.w	r0, #0
 8001d76:	f04f 0100 	mov.w	r1, #0
 8001d7a:	00d9      	lsls	r1, r3, #3
 8001d7c:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8001d80:	00d0      	lsls	r0, r2, #3
 8001d82:	4602      	mov	r2, r0
 8001d84:	460b      	mov	r3, r1
 8001d86:	1911      	adds	r1, r2, r4
 8001d88:	6639      	str	r1, [r7, #96]	; 0x60
 8001d8a:	416b      	adcs	r3, r5
 8001d8c:	667b      	str	r3, [r7, #100]	; 0x64
 8001d8e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001d90:	685b      	ldr	r3, [r3, #4]
 8001d92:	461a      	mov	r2, r3
 8001d94:	f04f 0300 	mov.w	r3, #0
 8001d98:	1891      	adds	r1, r2, r2
 8001d9a:	63b9      	str	r1, [r7, #56]	; 0x38
 8001d9c:	415b      	adcs	r3, r3
 8001d9e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001da0:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8001da4:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 8001da8:	f7fe fa72 	bl	8000290 <__aeabi_uldivmod>
 8001dac:	4602      	mov	r2, r0
 8001dae:	460b      	mov	r3, r1
 8001db0:	4ba5      	ldr	r3, [pc, #660]	; (8002048 <UART_SetConfig+0x38c>)
 8001db2:	fba3 2302 	umull	r2, r3, r3, r2
 8001db6:	095b      	lsrs	r3, r3, #5
 8001db8:	011e      	lsls	r6, r3, #4
 8001dba:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001dbc:	461c      	mov	r4, r3
 8001dbe:	f04f 0500 	mov.w	r5, #0
 8001dc2:	4622      	mov	r2, r4
 8001dc4:	462b      	mov	r3, r5
 8001dc6:	1891      	adds	r1, r2, r2
 8001dc8:	6339      	str	r1, [r7, #48]	; 0x30
 8001dca:	415b      	adcs	r3, r3
 8001dcc:	637b      	str	r3, [r7, #52]	; 0x34
 8001dce:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8001dd2:	1912      	adds	r2, r2, r4
 8001dd4:	eb45 0303 	adc.w	r3, r5, r3
 8001dd8:	f04f 0000 	mov.w	r0, #0
 8001ddc:	f04f 0100 	mov.w	r1, #0
 8001de0:	00d9      	lsls	r1, r3, #3
 8001de2:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8001de6:	00d0      	lsls	r0, r2, #3
 8001de8:	4602      	mov	r2, r0
 8001dea:	460b      	mov	r3, r1
 8001dec:	1911      	adds	r1, r2, r4
 8001dee:	65b9      	str	r1, [r7, #88]	; 0x58
 8001df0:	416b      	adcs	r3, r5
 8001df2:	65fb      	str	r3, [r7, #92]	; 0x5c
 8001df4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001df6:	685b      	ldr	r3, [r3, #4]
 8001df8:	461a      	mov	r2, r3
 8001dfa:	f04f 0300 	mov.w	r3, #0
 8001dfe:	1891      	adds	r1, r2, r2
 8001e00:	62b9      	str	r1, [r7, #40]	; 0x28
 8001e02:	415b      	adcs	r3, r3
 8001e04:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001e06:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8001e0a:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 8001e0e:	f7fe fa3f 	bl	8000290 <__aeabi_uldivmod>
 8001e12:	4602      	mov	r2, r0
 8001e14:	460b      	mov	r3, r1
 8001e16:	4b8c      	ldr	r3, [pc, #560]	; (8002048 <UART_SetConfig+0x38c>)
 8001e18:	fba3 1302 	umull	r1, r3, r3, r2
 8001e1c:	095b      	lsrs	r3, r3, #5
 8001e1e:	2164      	movs	r1, #100	; 0x64
 8001e20:	fb01 f303 	mul.w	r3, r1, r3
 8001e24:	1ad3      	subs	r3, r2, r3
 8001e26:	00db      	lsls	r3, r3, #3
 8001e28:	3332      	adds	r3, #50	; 0x32
 8001e2a:	4a87      	ldr	r2, [pc, #540]	; (8002048 <UART_SetConfig+0x38c>)
 8001e2c:	fba2 2303 	umull	r2, r3, r2, r3
 8001e30:	095b      	lsrs	r3, r3, #5
 8001e32:	005b      	lsls	r3, r3, #1
 8001e34:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8001e38:	441e      	add	r6, r3
 8001e3a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001e3c:	4618      	mov	r0, r3
 8001e3e:	f04f 0100 	mov.w	r1, #0
 8001e42:	4602      	mov	r2, r0
 8001e44:	460b      	mov	r3, r1
 8001e46:	1894      	adds	r4, r2, r2
 8001e48:	623c      	str	r4, [r7, #32]
 8001e4a:	415b      	adcs	r3, r3
 8001e4c:	627b      	str	r3, [r7, #36]	; 0x24
 8001e4e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8001e52:	1812      	adds	r2, r2, r0
 8001e54:	eb41 0303 	adc.w	r3, r1, r3
 8001e58:	f04f 0400 	mov.w	r4, #0
 8001e5c:	f04f 0500 	mov.w	r5, #0
 8001e60:	00dd      	lsls	r5, r3, #3
 8001e62:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8001e66:	00d4      	lsls	r4, r2, #3
 8001e68:	4622      	mov	r2, r4
 8001e6a:	462b      	mov	r3, r5
 8001e6c:	1814      	adds	r4, r2, r0
 8001e6e:	653c      	str	r4, [r7, #80]	; 0x50
 8001e70:	414b      	adcs	r3, r1
 8001e72:	657b      	str	r3, [r7, #84]	; 0x54
 8001e74:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001e76:	685b      	ldr	r3, [r3, #4]
 8001e78:	461a      	mov	r2, r3
 8001e7a:	f04f 0300 	mov.w	r3, #0
 8001e7e:	1891      	adds	r1, r2, r2
 8001e80:	61b9      	str	r1, [r7, #24]
 8001e82:	415b      	adcs	r3, r3
 8001e84:	61fb      	str	r3, [r7, #28]
 8001e86:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001e8a:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 8001e8e:	f7fe f9ff 	bl	8000290 <__aeabi_uldivmod>
 8001e92:	4602      	mov	r2, r0
 8001e94:	460b      	mov	r3, r1
 8001e96:	4b6c      	ldr	r3, [pc, #432]	; (8002048 <UART_SetConfig+0x38c>)
 8001e98:	fba3 1302 	umull	r1, r3, r3, r2
 8001e9c:	095b      	lsrs	r3, r3, #5
 8001e9e:	2164      	movs	r1, #100	; 0x64
 8001ea0:	fb01 f303 	mul.w	r3, r1, r3
 8001ea4:	1ad3      	subs	r3, r2, r3
 8001ea6:	00db      	lsls	r3, r3, #3
 8001ea8:	3332      	adds	r3, #50	; 0x32
 8001eaa:	4a67      	ldr	r2, [pc, #412]	; (8002048 <UART_SetConfig+0x38c>)
 8001eac:	fba2 2303 	umull	r2, r3, r2, r3
 8001eb0:	095b      	lsrs	r3, r3, #5
 8001eb2:	f003 0207 	and.w	r2, r3, #7
 8001eb6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001eb8:	681b      	ldr	r3, [r3, #0]
 8001eba:	4432      	add	r2, r6
 8001ebc:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8001ebe:	e0b9      	b.n	8002034 <UART_SetConfig+0x378>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8001ec0:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001ec2:	461c      	mov	r4, r3
 8001ec4:	f04f 0500 	mov.w	r5, #0
 8001ec8:	4622      	mov	r2, r4
 8001eca:	462b      	mov	r3, r5
 8001ecc:	1891      	adds	r1, r2, r2
 8001ece:	6139      	str	r1, [r7, #16]
 8001ed0:	415b      	adcs	r3, r3
 8001ed2:	617b      	str	r3, [r7, #20]
 8001ed4:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8001ed8:	1912      	adds	r2, r2, r4
 8001eda:	eb45 0303 	adc.w	r3, r5, r3
 8001ede:	f04f 0000 	mov.w	r0, #0
 8001ee2:	f04f 0100 	mov.w	r1, #0
 8001ee6:	00d9      	lsls	r1, r3, #3
 8001ee8:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8001eec:	00d0      	lsls	r0, r2, #3
 8001eee:	4602      	mov	r2, r0
 8001ef0:	460b      	mov	r3, r1
 8001ef2:	eb12 0804 	adds.w	r8, r2, r4
 8001ef6:	eb43 0905 	adc.w	r9, r3, r5
 8001efa:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001efc:	685b      	ldr	r3, [r3, #4]
 8001efe:	4618      	mov	r0, r3
 8001f00:	f04f 0100 	mov.w	r1, #0
 8001f04:	f04f 0200 	mov.w	r2, #0
 8001f08:	f04f 0300 	mov.w	r3, #0
 8001f0c:	008b      	lsls	r3, r1, #2
 8001f0e:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8001f12:	0082      	lsls	r2, r0, #2
 8001f14:	4640      	mov	r0, r8
 8001f16:	4649      	mov	r1, r9
 8001f18:	f7fe f9ba 	bl	8000290 <__aeabi_uldivmod>
 8001f1c:	4602      	mov	r2, r0
 8001f1e:	460b      	mov	r3, r1
 8001f20:	4b49      	ldr	r3, [pc, #292]	; (8002048 <UART_SetConfig+0x38c>)
 8001f22:	fba3 2302 	umull	r2, r3, r3, r2
 8001f26:	095b      	lsrs	r3, r3, #5
 8001f28:	011e      	lsls	r6, r3, #4
 8001f2a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001f2c:	4618      	mov	r0, r3
 8001f2e:	f04f 0100 	mov.w	r1, #0
 8001f32:	4602      	mov	r2, r0
 8001f34:	460b      	mov	r3, r1
 8001f36:	1894      	adds	r4, r2, r2
 8001f38:	60bc      	str	r4, [r7, #8]
 8001f3a:	415b      	adcs	r3, r3
 8001f3c:	60fb      	str	r3, [r7, #12]
 8001f3e:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001f42:	1812      	adds	r2, r2, r0
 8001f44:	eb41 0303 	adc.w	r3, r1, r3
 8001f48:	f04f 0400 	mov.w	r4, #0
 8001f4c:	f04f 0500 	mov.w	r5, #0
 8001f50:	00dd      	lsls	r5, r3, #3
 8001f52:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8001f56:	00d4      	lsls	r4, r2, #3
 8001f58:	4622      	mov	r2, r4
 8001f5a:	462b      	mov	r3, r5
 8001f5c:	1814      	adds	r4, r2, r0
 8001f5e:	64bc      	str	r4, [r7, #72]	; 0x48
 8001f60:	414b      	adcs	r3, r1
 8001f62:	64fb      	str	r3, [r7, #76]	; 0x4c
 8001f64:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001f66:	685b      	ldr	r3, [r3, #4]
 8001f68:	4618      	mov	r0, r3
 8001f6a:	f04f 0100 	mov.w	r1, #0
 8001f6e:	f04f 0200 	mov.w	r2, #0
 8001f72:	f04f 0300 	mov.w	r3, #0
 8001f76:	008b      	lsls	r3, r1, #2
 8001f78:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8001f7c:	0082      	lsls	r2, r0, #2
 8001f7e:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 8001f82:	f7fe f985 	bl	8000290 <__aeabi_uldivmod>
 8001f86:	4602      	mov	r2, r0
 8001f88:	460b      	mov	r3, r1
 8001f8a:	4b2f      	ldr	r3, [pc, #188]	; (8002048 <UART_SetConfig+0x38c>)
 8001f8c:	fba3 1302 	umull	r1, r3, r3, r2
 8001f90:	095b      	lsrs	r3, r3, #5
 8001f92:	2164      	movs	r1, #100	; 0x64
 8001f94:	fb01 f303 	mul.w	r3, r1, r3
 8001f98:	1ad3      	subs	r3, r2, r3
 8001f9a:	011b      	lsls	r3, r3, #4
 8001f9c:	3332      	adds	r3, #50	; 0x32
 8001f9e:	4a2a      	ldr	r2, [pc, #168]	; (8002048 <UART_SetConfig+0x38c>)
 8001fa0:	fba2 2303 	umull	r2, r3, r2, r3
 8001fa4:	095b      	lsrs	r3, r3, #5
 8001fa6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001faa:	441e      	add	r6, r3
 8001fac:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001fae:	4618      	mov	r0, r3
 8001fb0:	f04f 0100 	mov.w	r1, #0
 8001fb4:	4602      	mov	r2, r0
 8001fb6:	460b      	mov	r3, r1
 8001fb8:	1894      	adds	r4, r2, r2
 8001fba:	603c      	str	r4, [r7, #0]
 8001fbc:	415b      	adcs	r3, r3
 8001fbe:	607b      	str	r3, [r7, #4]
 8001fc0:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001fc4:	1812      	adds	r2, r2, r0
 8001fc6:	eb41 0303 	adc.w	r3, r1, r3
 8001fca:	f04f 0400 	mov.w	r4, #0
 8001fce:	f04f 0500 	mov.w	r5, #0
 8001fd2:	00dd      	lsls	r5, r3, #3
 8001fd4:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8001fd8:	00d4      	lsls	r4, r2, #3
 8001fda:	4622      	mov	r2, r4
 8001fdc:	462b      	mov	r3, r5
 8001fde:	eb12 0a00 	adds.w	sl, r2, r0
 8001fe2:	eb43 0b01 	adc.w	fp, r3, r1
 8001fe6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001fe8:	685b      	ldr	r3, [r3, #4]
 8001fea:	4618      	mov	r0, r3
 8001fec:	f04f 0100 	mov.w	r1, #0
 8001ff0:	f04f 0200 	mov.w	r2, #0
 8001ff4:	f04f 0300 	mov.w	r3, #0
 8001ff8:	008b      	lsls	r3, r1, #2
 8001ffa:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8001ffe:	0082      	lsls	r2, r0, #2
 8002000:	4650      	mov	r0, sl
 8002002:	4659      	mov	r1, fp
 8002004:	f7fe f944 	bl	8000290 <__aeabi_uldivmod>
 8002008:	4602      	mov	r2, r0
 800200a:	460b      	mov	r3, r1
 800200c:	4b0e      	ldr	r3, [pc, #56]	; (8002048 <UART_SetConfig+0x38c>)
 800200e:	fba3 1302 	umull	r1, r3, r3, r2
 8002012:	095b      	lsrs	r3, r3, #5
 8002014:	2164      	movs	r1, #100	; 0x64
 8002016:	fb01 f303 	mul.w	r3, r1, r3
 800201a:	1ad3      	subs	r3, r2, r3
 800201c:	011b      	lsls	r3, r3, #4
 800201e:	3332      	adds	r3, #50	; 0x32
 8002020:	4a09      	ldr	r2, [pc, #36]	; (8002048 <UART_SetConfig+0x38c>)
 8002022:	fba2 2303 	umull	r2, r3, r2, r3
 8002026:	095b      	lsrs	r3, r3, #5
 8002028:	f003 020f 	and.w	r2, r3, #15
 800202c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800202e:	681b      	ldr	r3, [r3, #0]
 8002030:	4432      	add	r2, r6
 8002032:	609a      	str	r2, [r3, #8]
}
 8002034:	bf00      	nop
 8002036:	377c      	adds	r7, #124	; 0x7c
 8002038:	46bd      	mov	sp, r7
 800203a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800203e:	bf00      	nop
 8002040:	40011000 	.word	0x40011000
 8002044:	40011400 	.word	0x40011400
 8002048:	51eb851f 	.word	0x51eb851f

0800204c <__NVIC_SetPriority>:
{
 800204c:	b480      	push	{r7}
 800204e:	b083      	sub	sp, #12
 8002050:	af00      	add	r7, sp, #0
 8002052:	4603      	mov	r3, r0
 8002054:	6039      	str	r1, [r7, #0]
 8002056:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002058:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800205c:	2b00      	cmp	r3, #0
 800205e:	db0a      	blt.n	8002076 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002060:	683b      	ldr	r3, [r7, #0]
 8002062:	b2da      	uxtb	r2, r3
 8002064:	490c      	ldr	r1, [pc, #48]	; (8002098 <__NVIC_SetPriority+0x4c>)
 8002066:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800206a:	0112      	lsls	r2, r2, #4
 800206c:	b2d2      	uxtb	r2, r2
 800206e:	440b      	add	r3, r1
 8002070:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8002074:	e00a      	b.n	800208c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002076:	683b      	ldr	r3, [r7, #0]
 8002078:	b2da      	uxtb	r2, r3
 800207a:	4908      	ldr	r1, [pc, #32]	; (800209c <__NVIC_SetPriority+0x50>)
 800207c:	79fb      	ldrb	r3, [r7, #7]
 800207e:	f003 030f 	and.w	r3, r3, #15
 8002082:	3b04      	subs	r3, #4
 8002084:	0112      	lsls	r2, r2, #4
 8002086:	b2d2      	uxtb	r2, r2
 8002088:	440b      	add	r3, r1
 800208a:	761a      	strb	r2, [r3, #24]
}
 800208c:	bf00      	nop
 800208e:	370c      	adds	r7, #12
 8002090:	46bd      	mov	sp, r7
 8002092:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002096:	4770      	bx	lr
 8002098:	e000e100 	.word	0xe000e100
 800209c:	e000ed00 	.word	0xe000ed00

080020a0 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 80020a0:	b580      	push	{r7, lr}
 80020a2:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 80020a4:	2100      	movs	r1, #0
 80020a6:	f06f 0004 	mvn.w	r0, #4
 80020aa:	f7ff ffcf 	bl	800204c <__NVIC_SetPriority>
#endif
}
 80020ae:	bf00      	nop
 80020b0:	bd80      	pop	{r7, pc}
	...

080020b4 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 80020b4:	b480      	push	{r7}
 80020b6:	b083      	sub	sp, #12
 80020b8:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80020ba:	f3ef 8305 	mrs	r3, IPSR
 80020be:	603b      	str	r3, [r7, #0]
  return(result);
 80020c0:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 80020c2:	2b00      	cmp	r3, #0
 80020c4:	d003      	beq.n	80020ce <osKernelInitialize+0x1a>
    stat = osErrorISR;
 80020c6:	f06f 0305 	mvn.w	r3, #5
 80020ca:	607b      	str	r3, [r7, #4]
 80020cc:	e00c      	b.n	80020e8 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 80020ce:	4b0a      	ldr	r3, [pc, #40]	; (80020f8 <osKernelInitialize+0x44>)
 80020d0:	681b      	ldr	r3, [r3, #0]
 80020d2:	2b00      	cmp	r3, #0
 80020d4:	d105      	bne.n	80020e2 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 80020d6:	4b08      	ldr	r3, [pc, #32]	; (80020f8 <osKernelInitialize+0x44>)
 80020d8:	2201      	movs	r2, #1
 80020da:	601a      	str	r2, [r3, #0]
      stat = osOK;
 80020dc:	2300      	movs	r3, #0
 80020de:	607b      	str	r3, [r7, #4]
 80020e0:	e002      	b.n	80020e8 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 80020e2:	f04f 33ff 	mov.w	r3, #4294967295
 80020e6:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 80020e8:	687b      	ldr	r3, [r7, #4]
}
 80020ea:	4618      	mov	r0, r3
 80020ec:	370c      	adds	r7, #12
 80020ee:	46bd      	mov	sp, r7
 80020f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020f4:	4770      	bx	lr
 80020f6:	bf00      	nop
 80020f8:	20000094 	.word	0x20000094

080020fc <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 80020fc:	b580      	push	{r7, lr}
 80020fe:	b082      	sub	sp, #8
 8002100:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8002102:	f3ef 8305 	mrs	r3, IPSR
 8002106:	603b      	str	r3, [r7, #0]
  return(result);
 8002108:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800210a:	2b00      	cmp	r3, #0
 800210c:	d003      	beq.n	8002116 <osKernelStart+0x1a>
    stat = osErrorISR;
 800210e:	f06f 0305 	mvn.w	r3, #5
 8002112:	607b      	str	r3, [r7, #4]
 8002114:	e010      	b.n	8002138 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8002116:	4b0b      	ldr	r3, [pc, #44]	; (8002144 <osKernelStart+0x48>)
 8002118:	681b      	ldr	r3, [r3, #0]
 800211a:	2b01      	cmp	r3, #1
 800211c:	d109      	bne.n	8002132 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800211e:	f7ff ffbf 	bl	80020a0 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8002122:	4b08      	ldr	r3, [pc, #32]	; (8002144 <osKernelStart+0x48>)
 8002124:	2202      	movs	r2, #2
 8002126:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8002128:	f001 f866 	bl	80031f8 <vTaskStartScheduler>
      stat = osOK;
 800212c:	2300      	movs	r3, #0
 800212e:	607b      	str	r3, [r7, #4]
 8002130:	e002      	b.n	8002138 <osKernelStart+0x3c>
    } else {
      stat = osError;
 8002132:	f04f 33ff 	mov.w	r3, #4294967295
 8002136:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8002138:	687b      	ldr	r3, [r7, #4]
}
 800213a:	4618      	mov	r0, r3
 800213c:	3708      	adds	r7, #8
 800213e:	46bd      	mov	sp, r7
 8002140:	bd80      	pop	{r7, pc}
 8002142:	bf00      	nop
 8002144:	20000094 	.word	0x20000094

08002148 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8002148:	b580      	push	{r7, lr}
 800214a:	b08e      	sub	sp, #56	; 0x38
 800214c:	af04      	add	r7, sp, #16
 800214e:	60f8      	str	r0, [r7, #12]
 8002150:	60b9      	str	r1, [r7, #8]
 8002152:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8002154:	2300      	movs	r3, #0
 8002156:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8002158:	f3ef 8305 	mrs	r3, IPSR
 800215c:	617b      	str	r3, [r7, #20]
  return(result);
 800215e:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8002160:	2b00      	cmp	r3, #0
 8002162:	d17e      	bne.n	8002262 <osThreadNew+0x11a>
 8002164:	68fb      	ldr	r3, [r7, #12]
 8002166:	2b00      	cmp	r3, #0
 8002168:	d07b      	beq.n	8002262 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 800216a:	2380      	movs	r3, #128	; 0x80
 800216c:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 800216e:	2318      	movs	r3, #24
 8002170:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8002172:	2300      	movs	r3, #0
 8002174:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 8002176:	f04f 33ff 	mov.w	r3, #4294967295
 800217a:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	2b00      	cmp	r3, #0
 8002180:	d045      	beq.n	800220e <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	681b      	ldr	r3, [r3, #0]
 8002186:	2b00      	cmp	r3, #0
 8002188:	d002      	beq.n	8002190 <osThreadNew+0x48>
        name = attr->name;
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	681b      	ldr	r3, [r3, #0]
 800218e:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	699b      	ldr	r3, [r3, #24]
 8002194:	2b00      	cmp	r3, #0
 8002196:	d002      	beq.n	800219e <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	699b      	ldr	r3, [r3, #24]
 800219c:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800219e:	69fb      	ldr	r3, [r7, #28]
 80021a0:	2b00      	cmp	r3, #0
 80021a2:	d008      	beq.n	80021b6 <osThreadNew+0x6e>
 80021a4:	69fb      	ldr	r3, [r7, #28]
 80021a6:	2b38      	cmp	r3, #56	; 0x38
 80021a8:	d805      	bhi.n	80021b6 <osThreadNew+0x6e>
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	685b      	ldr	r3, [r3, #4]
 80021ae:	f003 0301 	and.w	r3, r3, #1
 80021b2:	2b00      	cmp	r3, #0
 80021b4:	d001      	beq.n	80021ba <osThreadNew+0x72>
        return (NULL);
 80021b6:	2300      	movs	r3, #0
 80021b8:	e054      	b.n	8002264 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	695b      	ldr	r3, [r3, #20]
 80021be:	2b00      	cmp	r3, #0
 80021c0:	d003      	beq.n	80021ca <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	695b      	ldr	r3, [r3, #20]
 80021c6:	089b      	lsrs	r3, r3, #2
 80021c8:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	689b      	ldr	r3, [r3, #8]
 80021ce:	2b00      	cmp	r3, #0
 80021d0:	d00e      	beq.n	80021f0 <osThreadNew+0xa8>
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	68db      	ldr	r3, [r3, #12]
 80021d6:	2b5b      	cmp	r3, #91	; 0x5b
 80021d8:	d90a      	bls.n	80021f0 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80021de:	2b00      	cmp	r3, #0
 80021e0:	d006      	beq.n	80021f0 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	695b      	ldr	r3, [r3, #20]
 80021e6:	2b00      	cmp	r3, #0
 80021e8:	d002      	beq.n	80021f0 <osThreadNew+0xa8>
        mem = 1;
 80021ea:	2301      	movs	r3, #1
 80021ec:	61bb      	str	r3, [r7, #24]
 80021ee:	e010      	b.n	8002212 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	689b      	ldr	r3, [r3, #8]
 80021f4:	2b00      	cmp	r3, #0
 80021f6:	d10c      	bne.n	8002212 <osThreadNew+0xca>
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	68db      	ldr	r3, [r3, #12]
 80021fc:	2b00      	cmp	r3, #0
 80021fe:	d108      	bne.n	8002212 <osThreadNew+0xca>
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	691b      	ldr	r3, [r3, #16]
 8002204:	2b00      	cmp	r3, #0
 8002206:	d104      	bne.n	8002212 <osThreadNew+0xca>
          mem = 0;
 8002208:	2300      	movs	r3, #0
 800220a:	61bb      	str	r3, [r7, #24]
 800220c:	e001      	b.n	8002212 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 800220e:	2300      	movs	r3, #0
 8002210:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8002212:	69bb      	ldr	r3, [r7, #24]
 8002214:	2b01      	cmp	r3, #1
 8002216:	d110      	bne.n	800223a <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 800221c:	687a      	ldr	r2, [r7, #4]
 800221e:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8002220:	9202      	str	r2, [sp, #8]
 8002222:	9301      	str	r3, [sp, #4]
 8002224:	69fb      	ldr	r3, [r7, #28]
 8002226:	9300      	str	r3, [sp, #0]
 8002228:	68bb      	ldr	r3, [r7, #8]
 800222a:	6a3a      	ldr	r2, [r7, #32]
 800222c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800222e:	68f8      	ldr	r0, [r7, #12]
 8002230:	f000 fe0c 	bl	8002e4c <xTaskCreateStatic>
 8002234:	4603      	mov	r3, r0
 8002236:	613b      	str	r3, [r7, #16]
 8002238:	e013      	b.n	8002262 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 800223a:	69bb      	ldr	r3, [r7, #24]
 800223c:	2b00      	cmp	r3, #0
 800223e:	d110      	bne.n	8002262 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8002240:	6a3b      	ldr	r3, [r7, #32]
 8002242:	b29a      	uxth	r2, r3
 8002244:	f107 0310 	add.w	r3, r7, #16
 8002248:	9301      	str	r3, [sp, #4]
 800224a:	69fb      	ldr	r3, [r7, #28]
 800224c:	9300      	str	r3, [sp, #0]
 800224e:	68bb      	ldr	r3, [r7, #8]
 8002250:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8002252:	68f8      	ldr	r0, [r7, #12]
 8002254:	f000 fe57 	bl	8002f06 <xTaskCreate>
 8002258:	4603      	mov	r3, r0
 800225a:	2b01      	cmp	r3, #1
 800225c:	d001      	beq.n	8002262 <osThreadNew+0x11a>
            hTask = NULL;
 800225e:	2300      	movs	r3, #0
 8002260:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8002262:	693b      	ldr	r3, [r7, #16]
}
 8002264:	4618      	mov	r0, r3
 8002266:	3728      	adds	r7, #40	; 0x28
 8002268:	46bd      	mov	sp, r7
 800226a:	bd80      	pop	{r7, pc}

0800226c <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 800226c:	b580      	push	{r7, lr}
 800226e:	b084      	sub	sp, #16
 8002270:	af00      	add	r7, sp, #0
 8002272:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8002274:	f3ef 8305 	mrs	r3, IPSR
 8002278:	60bb      	str	r3, [r7, #8]
  return(result);
 800227a:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800227c:	2b00      	cmp	r3, #0
 800227e:	d003      	beq.n	8002288 <osDelay+0x1c>
    stat = osErrorISR;
 8002280:	f06f 0305 	mvn.w	r3, #5
 8002284:	60fb      	str	r3, [r7, #12]
 8002286:	e007      	b.n	8002298 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8002288:	2300      	movs	r3, #0
 800228a:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	2b00      	cmp	r3, #0
 8002290:	d002      	beq.n	8002298 <osDelay+0x2c>
      vTaskDelay(ticks);
 8002292:	6878      	ldr	r0, [r7, #4]
 8002294:	f000 ff7c 	bl	8003190 <vTaskDelay>
    }
  }

  return (stat);
 8002298:	68fb      	ldr	r3, [r7, #12]
}
 800229a:	4618      	mov	r0, r3
 800229c:	3710      	adds	r7, #16
 800229e:	46bd      	mov	sp, r7
 80022a0:	bd80      	pop	{r7, pc}
	...

080022a4 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 80022a4:	b480      	push	{r7}
 80022a6:	b085      	sub	sp, #20
 80022a8:	af00      	add	r7, sp, #0
 80022aa:	60f8      	str	r0, [r7, #12]
 80022ac:	60b9      	str	r1, [r7, #8]
 80022ae:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 80022b0:	68fb      	ldr	r3, [r7, #12]
 80022b2:	4a07      	ldr	r2, [pc, #28]	; (80022d0 <vApplicationGetIdleTaskMemory+0x2c>)
 80022b4:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 80022b6:	68bb      	ldr	r3, [r7, #8]
 80022b8:	4a06      	ldr	r2, [pc, #24]	; (80022d4 <vApplicationGetIdleTaskMemory+0x30>)
 80022ba:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	2280      	movs	r2, #128	; 0x80
 80022c0:	601a      	str	r2, [r3, #0]
}
 80022c2:	bf00      	nop
 80022c4:	3714      	adds	r7, #20
 80022c6:	46bd      	mov	sp, r7
 80022c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022cc:	4770      	bx	lr
 80022ce:	bf00      	nop
 80022d0:	20000098 	.word	0x20000098
 80022d4:	200000f4 	.word	0x200000f4

080022d8 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 80022d8:	b480      	push	{r7}
 80022da:	b085      	sub	sp, #20
 80022dc:	af00      	add	r7, sp, #0
 80022de:	60f8      	str	r0, [r7, #12]
 80022e0:	60b9      	str	r1, [r7, #8]
 80022e2:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 80022e4:	68fb      	ldr	r3, [r7, #12]
 80022e6:	4a07      	ldr	r2, [pc, #28]	; (8002304 <vApplicationGetTimerTaskMemory+0x2c>)
 80022e8:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 80022ea:	68bb      	ldr	r3, [r7, #8]
 80022ec:	4a06      	ldr	r2, [pc, #24]	; (8002308 <vApplicationGetTimerTaskMemory+0x30>)
 80022ee:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	f44f 7280 	mov.w	r2, #256	; 0x100
 80022f6:	601a      	str	r2, [r3, #0]
}
 80022f8:	bf00      	nop
 80022fa:	3714      	adds	r7, #20
 80022fc:	46bd      	mov	sp, r7
 80022fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002302:	4770      	bx	lr
 8002304:	200002f4 	.word	0x200002f4
 8002308:	20000350 	.word	0x20000350

0800230c <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800230c:	b480      	push	{r7}
 800230e:	b083      	sub	sp, #12
 8002310:	af00      	add	r7, sp, #0
 8002312:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	f103 0208 	add.w	r2, r3, #8
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	f04f 32ff 	mov.w	r2, #4294967295
 8002324:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	f103 0208 	add.w	r2, r3, #8
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	f103 0208 	add.w	r2, r3, #8
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	2200      	movs	r2, #0
 800233e:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8002340:	bf00      	nop
 8002342:	370c      	adds	r7, #12
 8002344:	46bd      	mov	sp, r7
 8002346:	f85d 7b04 	ldr.w	r7, [sp], #4
 800234a:	4770      	bx	lr

0800234c <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800234c:	b480      	push	{r7}
 800234e:	b083      	sub	sp, #12
 8002350:	af00      	add	r7, sp, #0
 8002352:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	2200      	movs	r2, #0
 8002358:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800235a:	bf00      	nop
 800235c:	370c      	adds	r7, #12
 800235e:	46bd      	mov	sp, r7
 8002360:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002364:	4770      	bx	lr

08002366 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8002366:	b480      	push	{r7}
 8002368:	b085      	sub	sp, #20
 800236a:	af00      	add	r7, sp, #0
 800236c:	6078      	str	r0, [r7, #4]
 800236e:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	685b      	ldr	r3, [r3, #4]
 8002374:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8002376:	683b      	ldr	r3, [r7, #0]
 8002378:	68fa      	ldr	r2, [r7, #12]
 800237a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800237c:	68fb      	ldr	r3, [r7, #12]
 800237e:	689a      	ldr	r2, [r3, #8]
 8002380:	683b      	ldr	r3, [r7, #0]
 8002382:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8002384:	68fb      	ldr	r3, [r7, #12]
 8002386:	689b      	ldr	r3, [r3, #8]
 8002388:	683a      	ldr	r2, [r7, #0]
 800238a:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800238c:	68fb      	ldr	r3, [r7, #12]
 800238e:	683a      	ldr	r2, [r7, #0]
 8002390:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8002392:	683b      	ldr	r3, [r7, #0]
 8002394:	687a      	ldr	r2, [r7, #4]
 8002396:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	681b      	ldr	r3, [r3, #0]
 800239c:	1c5a      	adds	r2, r3, #1
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	601a      	str	r2, [r3, #0]
}
 80023a2:	bf00      	nop
 80023a4:	3714      	adds	r7, #20
 80023a6:	46bd      	mov	sp, r7
 80023a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023ac:	4770      	bx	lr

080023ae <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80023ae:	b480      	push	{r7}
 80023b0:	b085      	sub	sp, #20
 80023b2:	af00      	add	r7, sp, #0
 80023b4:	6078      	str	r0, [r7, #4]
 80023b6:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80023b8:	683b      	ldr	r3, [r7, #0]
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80023be:	68bb      	ldr	r3, [r7, #8]
 80023c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80023c4:	d103      	bne.n	80023ce <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	691b      	ldr	r3, [r3, #16]
 80023ca:	60fb      	str	r3, [r7, #12]
 80023cc:	e00c      	b.n	80023e8 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	3308      	adds	r3, #8
 80023d2:	60fb      	str	r3, [r7, #12]
 80023d4:	e002      	b.n	80023dc <vListInsert+0x2e>
 80023d6:	68fb      	ldr	r3, [r7, #12]
 80023d8:	685b      	ldr	r3, [r3, #4]
 80023da:	60fb      	str	r3, [r7, #12]
 80023dc:	68fb      	ldr	r3, [r7, #12]
 80023de:	685b      	ldr	r3, [r3, #4]
 80023e0:	681b      	ldr	r3, [r3, #0]
 80023e2:	68ba      	ldr	r2, [r7, #8]
 80023e4:	429a      	cmp	r2, r3
 80023e6:	d2f6      	bcs.n	80023d6 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80023e8:	68fb      	ldr	r3, [r7, #12]
 80023ea:	685a      	ldr	r2, [r3, #4]
 80023ec:	683b      	ldr	r3, [r7, #0]
 80023ee:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80023f0:	683b      	ldr	r3, [r7, #0]
 80023f2:	685b      	ldr	r3, [r3, #4]
 80023f4:	683a      	ldr	r2, [r7, #0]
 80023f6:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80023f8:	683b      	ldr	r3, [r7, #0]
 80023fa:	68fa      	ldr	r2, [r7, #12]
 80023fc:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80023fe:	68fb      	ldr	r3, [r7, #12]
 8002400:	683a      	ldr	r2, [r7, #0]
 8002402:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8002404:	683b      	ldr	r3, [r7, #0]
 8002406:	687a      	ldr	r2, [r7, #4]
 8002408:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	681b      	ldr	r3, [r3, #0]
 800240e:	1c5a      	adds	r2, r3, #1
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	601a      	str	r2, [r3, #0]
}
 8002414:	bf00      	nop
 8002416:	3714      	adds	r7, #20
 8002418:	46bd      	mov	sp, r7
 800241a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800241e:	4770      	bx	lr

08002420 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8002420:	b480      	push	{r7}
 8002422:	b085      	sub	sp, #20
 8002424:	af00      	add	r7, sp, #0
 8002426:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	691b      	ldr	r3, [r3, #16]
 800242c:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	685b      	ldr	r3, [r3, #4]
 8002432:	687a      	ldr	r2, [r7, #4]
 8002434:	6892      	ldr	r2, [r2, #8]
 8002436:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	689b      	ldr	r3, [r3, #8]
 800243c:	687a      	ldr	r2, [r7, #4]
 800243e:	6852      	ldr	r2, [r2, #4]
 8002440:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8002442:	68fb      	ldr	r3, [r7, #12]
 8002444:	685b      	ldr	r3, [r3, #4]
 8002446:	687a      	ldr	r2, [r7, #4]
 8002448:	429a      	cmp	r2, r3
 800244a:	d103      	bne.n	8002454 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	689a      	ldr	r2, [r3, #8]
 8002450:	68fb      	ldr	r3, [r7, #12]
 8002452:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	2200      	movs	r2, #0
 8002458:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800245a:	68fb      	ldr	r3, [r7, #12]
 800245c:	681b      	ldr	r3, [r3, #0]
 800245e:	1e5a      	subs	r2, r3, #1
 8002460:	68fb      	ldr	r3, [r7, #12]
 8002462:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8002464:	68fb      	ldr	r3, [r7, #12]
 8002466:	681b      	ldr	r3, [r3, #0]
}
 8002468:	4618      	mov	r0, r3
 800246a:	3714      	adds	r7, #20
 800246c:	46bd      	mov	sp, r7
 800246e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002472:	4770      	bx	lr

08002474 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8002474:	b580      	push	{r7, lr}
 8002476:	b084      	sub	sp, #16
 8002478:	af00      	add	r7, sp, #0
 800247a:	6078      	str	r0, [r7, #4]
 800247c:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8002482:	68fb      	ldr	r3, [r7, #12]
 8002484:	2b00      	cmp	r3, #0
 8002486:	d10a      	bne.n	800249e <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8002488:	f04f 0350 	mov.w	r3, #80	; 0x50
 800248c:	f383 8811 	msr	BASEPRI, r3
 8002490:	f3bf 8f6f 	isb	sy
 8002494:	f3bf 8f4f 	dsb	sy
 8002498:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800249a:	bf00      	nop
 800249c:	e7fe      	b.n	800249c <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800249e:	f002 f851 	bl	8004544 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80024a2:	68fb      	ldr	r3, [r7, #12]
 80024a4:	681a      	ldr	r2, [r3, #0]
 80024a6:	68fb      	ldr	r3, [r7, #12]
 80024a8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80024aa:	68f9      	ldr	r1, [r7, #12]
 80024ac:	6c09      	ldr	r1, [r1, #64]	; 0x40
 80024ae:	fb01 f303 	mul.w	r3, r1, r3
 80024b2:	441a      	add	r2, r3
 80024b4:	68fb      	ldr	r3, [r7, #12]
 80024b6:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80024b8:	68fb      	ldr	r3, [r7, #12]
 80024ba:	2200      	movs	r2, #0
 80024bc:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80024be:	68fb      	ldr	r3, [r7, #12]
 80024c0:	681a      	ldr	r2, [r3, #0]
 80024c2:	68fb      	ldr	r3, [r7, #12]
 80024c4:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80024c6:	68fb      	ldr	r3, [r7, #12]
 80024c8:	681a      	ldr	r2, [r3, #0]
 80024ca:	68fb      	ldr	r3, [r7, #12]
 80024cc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80024ce:	3b01      	subs	r3, #1
 80024d0:	68f9      	ldr	r1, [r7, #12]
 80024d2:	6c09      	ldr	r1, [r1, #64]	; 0x40
 80024d4:	fb01 f303 	mul.w	r3, r1, r3
 80024d8:	441a      	add	r2, r3
 80024da:	68fb      	ldr	r3, [r7, #12]
 80024dc:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 80024de:	68fb      	ldr	r3, [r7, #12]
 80024e0:	22ff      	movs	r2, #255	; 0xff
 80024e2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 80024e6:	68fb      	ldr	r3, [r7, #12]
 80024e8:	22ff      	movs	r2, #255	; 0xff
 80024ea:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 80024ee:	683b      	ldr	r3, [r7, #0]
 80024f0:	2b00      	cmp	r3, #0
 80024f2:	d114      	bne.n	800251e <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80024f4:	68fb      	ldr	r3, [r7, #12]
 80024f6:	691b      	ldr	r3, [r3, #16]
 80024f8:	2b00      	cmp	r3, #0
 80024fa:	d01a      	beq.n	8002532 <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80024fc:	68fb      	ldr	r3, [r7, #12]
 80024fe:	3310      	adds	r3, #16
 8002500:	4618      	mov	r0, r3
 8002502:	f001 f903 	bl	800370c <xTaskRemoveFromEventList>
 8002506:	4603      	mov	r3, r0
 8002508:	2b00      	cmp	r3, #0
 800250a:	d012      	beq.n	8002532 <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800250c:	4b0c      	ldr	r3, [pc, #48]	; (8002540 <xQueueGenericReset+0xcc>)
 800250e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002512:	601a      	str	r2, [r3, #0]
 8002514:	f3bf 8f4f 	dsb	sy
 8002518:	f3bf 8f6f 	isb	sy
 800251c:	e009      	b.n	8002532 <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800251e:	68fb      	ldr	r3, [r7, #12]
 8002520:	3310      	adds	r3, #16
 8002522:	4618      	mov	r0, r3
 8002524:	f7ff fef2 	bl	800230c <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8002528:	68fb      	ldr	r3, [r7, #12]
 800252a:	3324      	adds	r3, #36	; 0x24
 800252c:	4618      	mov	r0, r3
 800252e:	f7ff feed 	bl	800230c <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8002532:	f002 f837 	bl	80045a4 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8002536:	2301      	movs	r3, #1
}
 8002538:	4618      	mov	r0, r3
 800253a:	3710      	adds	r7, #16
 800253c:	46bd      	mov	sp, r7
 800253e:	bd80      	pop	{r7, pc}
 8002540:	e000ed04 	.word	0xe000ed04

08002544 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8002544:	b580      	push	{r7, lr}
 8002546:	b08e      	sub	sp, #56	; 0x38
 8002548:	af02      	add	r7, sp, #8
 800254a:	60f8      	str	r0, [r7, #12]
 800254c:	60b9      	str	r1, [r7, #8]
 800254e:	607a      	str	r2, [r7, #4]
 8002550:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8002552:	68fb      	ldr	r3, [r7, #12]
 8002554:	2b00      	cmp	r3, #0
 8002556:	d10a      	bne.n	800256e <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 8002558:	f04f 0350 	mov.w	r3, #80	; 0x50
 800255c:	f383 8811 	msr	BASEPRI, r3
 8002560:	f3bf 8f6f 	isb	sy
 8002564:	f3bf 8f4f 	dsb	sy
 8002568:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800256a:	bf00      	nop
 800256c:	e7fe      	b.n	800256c <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800256e:	683b      	ldr	r3, [r7, #0]
 8002570:	2b00      	cmp	r3, #0
 8002572:	d10a      	bne.n	800258a <xQueueGenericCreateStatic+0x46>
	__asm volatile
 8002574:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002578:	f383 8811 	msr	BASEPRI, r3
 800257c:	f3bf 8f6f 	isb	sy
 8002580:	f3bf 8f4f 	dsb	sy
 8002584:	627b      	str	r3, [r7, #36]	; 0x24
}
 8002586:	bf00      	nop
 8002588:	e7fe      	b.n	8002588 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	2b00      	cmp	r3, #0
 800258e:	d002      	beq.n	8002596 <xQueueGenericCreateStatic+0x52>
 8002590:	68bb      	ldr	r3, [r7, #8]
 8002592:	2b00      	cmp	r3, #0
 8002594:	d001      	beq.n	800259a <xQueueGenericCreateStatic+0x56>
 8002596:	2301      	movs	r3, #1
 8002598:	e000      	b.n	800259c <xQueueGenericCreateStatic+0x58>
 800259a:	2300      	movs	r3, #0
 800259c:	2b00      	cmp	r3, #0
 800259e:	d10a      	bne.n	80025b6 <xQueueGenericCreateStatic+0x72>
	__asm volatile
 80025a0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80025a4:	f383 8811 	msr	BASEPRI, r3
 80025a8:	f3bf 8f6f 	isb	sy
 80025ac:	f3bf 8f4f 	dsb	sy
 80025b0:	623b      	str	r3, [r7, #32]
}
 80025b2:	bf00      	nop
 80025b4:	e7fe      	b.n	80025b4 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	2b00      	cmp	r3, #0
 80025ba:	d102      	bne.n	80025c2 <xQueueGenericCreateStatic+0x7e>
 80025bc:	68bb      	ldr	r3, [r7, #8]
 80025be:	2b00      	cmp	r3, #0
 80025c0:	d101      	bne.n	80025c6 <xQueueGenericCreateStatic+0x82>
 80025c2:	2301      	movs	r3, #1
 80025c4:	e000      	b.n	80025c8 <xQueueGenericCreateStatic+0x84>
 80025c6:	2300      	movs	r3, #0
 80025c8:	2b00      	cmp	r3, #0
 80025ca:	d10a      	bne.n	80025e2 <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 80025cc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80025d0:	f383 8811 	msr	BASEPRI, r3
 80025d4:	f3bf 8f6f 	isb	sy
 80025d8:	f3bf 8f4f 	dsb	sy
 80025dc:	61fb      	str	r3, [r7, #28]
}
 80025de:	bf00      	nop
 80025e0:	e7fe      	b.n	80025e0 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 80025e2:	2350      	movs	r3, #80	; 0x50
 80025e4:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 80025e6:	697b      	ldr	r3, [r7, #20]
 80025e8:	2b50      	cmp	r3, #80	; 0x50
 80025ea:	d00a      	beq.n	8002602 <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 80025ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 80025f0:	f383 8811 	msr	BASEPRI, r3
 80025f4:	f3bf 8f6f 	isb	sy
 80025f8:	f3bf 8f4f 	dsb	sy
 80025fc:	61bb      	str	r3, [r7, #24]
}
 80025fe:	bf00      	nop
 8002600:	e7fe      	b.n	8002600 <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8002602:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8002604:	683b      	ldr	r3, [r7, #0]
 8002606:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8002608:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800260a:	2b00      	cmp	r3, #0
 800260c:	d00d      	beq.n	800262a <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800260e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002610:	2201      	movs	r2, #1
 8002612:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8002616:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 800261a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800261c:	9300      	str	r3, [sp, #0]
 800261e:	4613      	mov	r3, r2
 8002620:	687a      	ldr	r2, [r7, #4]
 8002622:	68b9      	ldr	r1, [r7, #8]
 8002624:	68f8      	ldr	r0, [r7, #12]
 8002626:	f000 f805 	bl	8002634 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800262a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 800262c:	4618      	mov	r0, r3
 800262e:	3730      	adds	r7, #48	; 0x30
 8002630:	46bd      	mov	sp, r7
 8002632:	bd80      	pop	{r7, pc}

08002634 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8002634:	b580      	push	{r7, lr}
 8002636:	b084      	sub	sp, #16
 8002638:	af00      	add	r7, sp, #0
 800263a:	60f8      	str	r0, [r7, #12]
 800263c:	60b9      	str	r1, [r7, #8]
 800263e:	607a      	str	r2, [r7, #4]
 8002640:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8002642:	68bb      	ldr	r3, [r7, #8]
 8002644:	2b00      	cmp	r3, #0
 8002646:	d103      	bne.n	8002650 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8002648:	69bb      	ldr	r3, [r7, #24]
 800264a:	69ba      	ldr	r2, [r7, #24]
 800264c:	601a      	str	r2, [r3, #0]
 800264e:	e002      	b.n	8002656 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8002650:	69bb      	ldr	r3, [r7, #24]
 8002652:	687a      	ldr	r2, [r7, #4]
 8002654:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8002656:	69bb      	ldr	r3, [r7, #24]
 8002658:	68fa      	ldr	r2, [r7, #12]
 800265a:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800265c:	69bb      	ldr	r3, [r7, #24]
 800265e:	68ba      	ldr	r2, [r7, #8]
 8002660:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8002662:	2101      	movs	r1, #1
 8002664:	69b8      	ldr	r0, [r7, #24]
 8002666:	f7ff ff05 	bl	8002474 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800266a:	69bb      	ldr	r3, [r7, #24]
 800266c:	78fa      	ldrb	r2, [r7, #3]
 800266e:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8002672:	bf00      	nop
 8002674:	3710      	adds	r7, #16
 8002676:	46bd      	mov	sp, r7
 8002678:	bd80      	pop	{r7, pc}
	...

0800267c <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800267c:	b580      	push	{r7, lr}
 800267e:	b08e      	sub	sp, #56	; 0x38
 8002680:	af00      	add	r7, sp, #0
 8002682:	60f8      	str	r0, [r7, #12]
 8002684:	60b9      	str	r1, [r7, #8]
 8002686:	607a      	str	r2, [r7, #4]
 8002688:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800268a:	2300      	movs	r3, #0
 800268c:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800268e:	68fb      	ldr	r3, [r7, #12]
 8002690:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8002692:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002694:	2b00      	cmp	r3, #0
 8002696:	d10a      	bne.n	80026ae <xQueueGenericSend+0x32>
	__asm volatile
 8002698:	f04f 0350 	mov.w	r3, #80	; 0x50
 800269c:	f383 8811 	msr	BASEPRI, r3
 80026a0:	f3bf 8f6f 	isb	sy
 80026a4:	f3bf 8f4f 	dsb	sy
 80026a8:	62bb      	str	r3, [r7, #40]	; 0x28
}
 80026aa:	bf00      	nop
 80026ac:	e7fe      	b.n	80026ac <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80026ae:	68bb      	ldr	r3, [r7, #8]
 80026b0:	2b00      	cmp	r3, #0
 80026b2:	d103      	bne.n	80026bc <xQueueGenericSend+0x40>
 80026b4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80026b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026b8:	2b00      	cmp	r3, #0
 80026ba:	d101      	bne.n	80026c0 <xQueueGenericSend+0x44>
 80026bc:	2301      	movs	r3, #1
 80026be:	e000      	b.n	80026c2 <xQueueGenericSend+0x46>
 80026c0:	2300      	movs	r3, #0
 80026c2:	2b00      	cmp	r3, #0
 80026c4:	d10a      	bne.n	80026dc <xQueueGenericSend+0x60>
	__asm volatile
 80026c6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80026ca:	f383 8811 	msr	BASEPRI, r3
 80026ce:	f3bf 8f6f 	isb	sy
 80026d2:	f3bf 8f4f 	dsb	sy
 80026d6:	627b      	str	r3, [r7, #36]	; 0x24
}
 80026d8:	bf00      	nop
 80026da:	e7fe      	b.n	80026da <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80026dc:	683b      	ldr	r3, [r7, #0]
 80026de:	2b02      	cmp	r3, #2
 80026e0:	d103      	bne.n	80026ea <xQueueGenericSend+0x6e>
 80026e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80026e4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80026e6:	2b01      	cmp	r3, #1
 80026e8:	d101      	bne.n	80026ee <xQueueGenericSend+0x72>
 80026ea:	2301      	movs	r3, #1
 80026ec:	e000      	b.n	80026f0 <xQueueGenericSend+0x74>
 80026ee:	2300      	movs	r3, #0
 80026f0:	2b00      	cmp	r3, #0
 80026f2:	d10a      	bne.n	800270a <xQueueGenericSend+0x8e>
	__asm volatile
 80026f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80026f8:	f383 8811 	msr	BASEPRI, r3
 80026fc:	f3bf 8f6f 	isb	sy
 8002700:	f3bf 8f4f 	dsb	sy
 8002704:	623b      	str	r3, [r7, #32]
}
 8002706:	bf00      	nop
 8002708:	e7fe      	b.n	8002708 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800270a:	f001 f9bd 	bl	8003a88 <xTaskGetSchedulerState>
 800270e:	4603      	mov	r3, r0
 8002710:	2b00      	cmp	r3, #0
 8002712:	d102      	bne.n	800271a <xQueueGenericSend+0x9e>
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	2b00      	cmp	r3, #0
 8002718:	d101      	bne.n	800271e <xQueueGenericSend+0xa2>
 800271a:	2301      	movs	r3, #1
 800271c:	e000      	b.n	8002720 <xQueueGenericSend+0xa4>
 800271e:	2300      	movs	r3, #0
 8002720:	2b00      	cmp	r3, #0
 8002722:	d10a      	bne.n	800273a <xQueueGenericSend+0xbe>
	__asm volatile
 8002724:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002728:	f383 8811 	msr	BASEPRI, r3
 800272c:	f3bf 8f6f 	isb	sy
 8002730:	f3bf 8f4f 	dsb	sy
 8002734:	61fb      	str	r3, [r7, #28]
}
 8002736:	bf00      	nop
 8002738:	e7fe      	b.n	8002738 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800273a:	f001 ff03 	bl	8004544 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800273e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002740:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002742:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002744:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002746:	429a      	cmp	r2, r3
 8002748:	d302      	bcc.n	8002750 <xQueueGenericSend+0xd4>
 800274a:	683b      	ldr	r3, [r7, #0]
 800274c:	2b02      	cmp	r3, #2
 800274e:	d129      	bne.n	80027a4 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8002750:	683a      	ldr	r2, [r7, #0]
 8002752:	68b9      	ldr	r1, [r7, #8]
 8002754:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8002756:	f000 fa0b 	bl	8002b70 <prvCopyDataToQueue>
 800275a:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800275c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800275e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002760:	2b00      	cmp	r3, #0
 8002762:	d010      	beq.n	8002786 <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8002764:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002766:	3324      	adds	r3, #36	; 0x24
 8002768:	4618      	mov	r0, r3
 800276a:	f000 ffcf 	bl	800370c <xTaskRemoveFromEventList>
 800276e:	4603      	mov	r3, r0
 8002770:	2b00      	cmp	r3, #0
 8002772:	d013      	beq.n	800279c <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8002774:	4b3f      	ldr	r3, [pc, #252]	; (8002874 <xQueueGenericSend+0x1f8>)
 8002776:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800277a:	601a      	str	r2, [r3, #0]
 800277c:	f3bf 8f4f 	dsb	sy
 8002780:	f3bf 8f6f 	isb	sy
 8002784:	e00a      	b.n	800279c <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8002786:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002788:	2b00      	cmp	r3, #0
 800278a:	d007      	beq.n	800279c <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800278c:	4b39      	ldr	r3, [pc, #228]	; (8002874 <xQueueGenericSend+0x1f8>)
 800278e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002792:	601a      	str	r2, [r3, #0]
 8002794:	f3bf 8f4f 	dsb	sy
 8002798:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800279c:	f001 ff02 	bl	80045a4 <vPortExitCritical>
				return pdPASS;
 80027a0:	2301      	movs	r3, #1
 80027a2:	e063      	b.n	800286c <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	2b00      	cmp	r3, #0
 80027a8:	d103      	bne.n	80027b2 <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80027aa:	f001 fefb 	bl	80045a4 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 80027ae:	2300      	movs	r3, #0
 80027b0:	e05c      	b.n	800286c <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 80027b2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80027b4:	2b00      	cmp	r3, #0
 80027b6:	d106      	bne.n	80027c6 <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80027b8:	f107 0314 	add.w	r3, r7, #20
 80027bc:	4618      	mov	r0, r3
 80027be:	f001 f809 	bl	80037d4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80027c2:	2301      	movs	r3, #1
 80027c4:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80027c6:	f001 feed 	bl	80045a4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80027ca:	f000 fd7b 	bl	80032c4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80027ce:	f001 feb9 	bl	8004544 <vPortEnterCritical>
 80027d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80027d4:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80027d8:	b25b      	sxtb	r3, r3
 80027da:	f1b3 3fff 	cmp.w	r3, #4294967295
 80027de:	d103      	bne.n	80027e8 <xQueueGenericSend+0x16c>
 80027e0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80027e2:	2200      	movs	r2, #0
 80027e4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80027e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80027ea:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80027ee:	b25b      	sxtb	r3, r3
 80027f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80027f4:	d103      	bne.n	80027fe <xQueueGenericSend+0x182>
 80027f6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80027f8:	2200      	movs	r2, #0
 80027fa:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80027fe:	f001 fed1 	bl	80045a4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8002802:	1d3a      	adds	r2, r7, #4
 8002804:	f107 0314 	add.w	r3, r7, #20
 8002808:	4611      	mov	r1, r2
 800280a:	4618      	mov	r0, r3
 800280c:	f000 fff8 	bl	8003800 <xTaskCheckForTimeOut>
 8002810:	4603      	mov	r3, r0
 8002812:	2b00      	cmp	r3, #0
 8002814:	d124      	bne.n	8002860 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8002816:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8002818:	f000 faa2 	bl	8002d60 <prvIsQueueFull>
 800281c:	4603      	mov	r3, r0
 800281e:	2b00      	cmp	r3, #0
 8002820:	d018      	beq.n	8002854 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8002822:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002824:	3310      	adds	r3, #16
 8002826:	687a      	ldr	r2, [r7, #4]
 8002828:	4611      	mov	r1, r2
 800282a:	4618      	mov	r0, r3
 800282c:	f000 ff1e 	bl	800366c <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8002830:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8002832:	f000 fa2d 	bl	8002c90 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8002836:	f000 fd53 	bl	80032e0 <xTaskResumeAll>
 800283a:	4603      	mov	r3, r0
 800283c:	2b00      	cmp	r3, #0
 800283e:	f47f af7c 	bne.w	800273a <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 8002842:	4b0c      	ldr	r3, [pc, #48]	; (8002874 <xQueueGenericSend+0x1f8>)
 8002844:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002848:	601a      	str	r2, [r3, #0]
 800284a:	f3bf 8f4f 	dsb	sy
 800284e:	f3bf 8f6f 	isb	sy
 8002852:	e772      	b.n	800273a <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8002854:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8002856:	f000 fa1b 	bl	8002c90 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800285a:	f000 fd41 	bl	80032e0 <xTaskResumeAll>
 800285e:	e76c      	b.n	800273a <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8002860:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8002862:	f000 fa15 	bl	8002c90 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8002866:	f000 fd3b 	bl	80032e0 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800286a:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800286c:	4618      	mov	r0, r3
 800286e:	3738      	adds	r7, #56	; 0x38
 8002870:	46bd      	mov	sp, r7
 8002872:	bd80      	pop	{r7, pc}
 8002874:	e000ed04 	.word	0xe000ed04

08002878 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8002878:	b580      	push	{r7, lr}
 800287a:	b090      	sub	sp, #64	; 0x40
 800287c:	af00      	add	r7, sp, #0
 800287e:	60f8      	str	r0, [r7, #12]
 8002880:	60b9      	str	r1, [r7, #8]
 8002882:	607a      	str	r2, [r7, #4]
 8002884:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8002886:	68fb      	ldr	r3, [r7, #12]
 8002888:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 800288a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800288c:	2b00      	cmp	r3, #0
 800288e:	d10a      	bne.n	80028a6 <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 8002890:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002894:	f383 8811 	msr	BASEPRI, r3
 8002898:	f3bf 8f6f 	isb	sy
 800289c:	f3bf 8f4f 	dsb	sy
 80028a0:	62bb      	str	r3, [r7, #40]	; 0x28
}
 80028a2:	bf00      	nop
 80028a4:	e7fe      	b.n	80028a4 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80028a6:	68bb      	ldr	r3, [r7, #8]
 80028a8:	2b00      	cmp	r3, #0
 80028aa:	d103      	bne.n	80028b4 <xQueueGenericSendFromISR+0x3c>
 80028ac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80028ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028b0:	2b00      	cmp	r3, #0
 80028b2:	d101      	bne.n	80028b8 <xQueueGenericSendFromISR+0x40>
 80028b4:	2301      	movs	r3, #1
 80028b6:	e000      	b.n	80028ba <xQueueGenericSendFromISR+0x42>
 80028b8:	2300      	movs	r3, #0
 80028ba:	2b00      	cmp	r3, #0
 80028bc:	d10a      	bne.n	80028d4 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 80028be:	f04f 0350 	mov.w	r3, #80	; 0x50
 80028c2:	f383 8811 	msr	BASEPRI, r3
 80028c6:	f3bf 8f6f 	isb	sy
 80028ca:	f3bf 8f4f 	dsb	sy
 80028ce:	627b      	str	r3, [r7, #36]	; 0x24
}
 80028d0:	bf00      	nop
 80028d2:	e7fe      	b.n	80028d2 <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80028d4:	683b      	ldr	r3, [r7, #0]
 80028d6:	2b02      	cmp	r3, #2
 80028d8:	d103      	bne.n	80028e2 <xQueueGenericSendFromISR+0x6a>
 80028da:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80028dc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80028de:	2b01      	cmp	r3, #1
 80028e0:	d101      	bne.n	80028e6 <xQueueGenericSendFromISR+0x6e>
 80028e2:	2301      	movs	r3, #1
 80028e4:	e000      	b.n	80028e8 <xQueueGenericSendFromISR+0x70>
 80028e6:	2300      	movs	r3, #0
 80028e8:	2b00      	cmp	r3, #0
 80028ea:	d10a      	bne.n	8002902 <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 80028ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 80028f0:	f383 8811 	msr	BASEPRI, r3
 80028f4:	f3bf 8f6f 	isb	sy
 80028f8:	f3bf 8f4f 	dsb	sy
 80028fc:	623b      	str	r3, [r7, #32]
}
 80028fe:	bf00      	nop
 8002900:	e7fe      	b.n	8002900 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8002902:	f001 ff01 	bl	8004708 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8002906:	f3ef 8211 	mrs	r2, BASEPRI
 800290a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800290e:	f383 8811 	msr	BASEPRI, r3
 8002912:	f3bf 8f6f 	isb	sy
 8002916:	f3bf 8f4f 	dsb	sy
 800291a:	61fa      	str	r2, [r7, #28]
 800291c:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800291e:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8002920:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8002922:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002924:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002926:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002928:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800292a:	429a      	cmp	r2, r3
 800292c:	d302      	bcc.n	8002934 <xQueueGenericSendFromISR+0xbc>
 800292e:	683b      	ldr	r3, [r7, #0]
 8002930:	2b02      	cmp	r3, #2
 8002932:	d12f      	bne.n	8002994 <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8002934:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002936:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800293a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800293e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002940:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002942:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8002944:	683a      	ldr	r2, [r7, #0]
 8002946:	68b9      	ldr	r1, [r7, #8]
 8002948:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800294a:	f000 f911 	bl	8002b70 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800294e:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 8002952:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002956:	d112      	bne.n	800297e <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8002958:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800295a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800295c:	2b00      	cmp	r3, #0
 800295e:	d016      	beq.n	800298e <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8002960:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002962:	3324      	adds	r3, #36	; 0x24
 8002964:	4618      	mov	r0, r3
 8002966:	f000 fed1 	bl	800370c <xTaskRemoveFromEventList>
 800296a:	4603      	mov	r3, r0
 800296c:	2b00      	cmp	r3, #0
 800296e:	d00e      	beq.n	800298e <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	2b00      	cmp	r3, #0
 8002974:	d00b      	beq.n	800298e <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	2201      	movs	r2, #1
 800297a:	601a      	str	r2, [r3, #0]
 800297c:	e007      	b.n	800298e <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800297e:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8002982:	3301      	adds	r3, #1
 8002984:	b2db      	uxtb	r3, r3
 8002986:	b25a      	sxtb	r2, r3
 8002988:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800298a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800298e:	2301      	movs	r3, #1
 8002990:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 8002992:	e001      	b.n	8002998 <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8002994:	2300      	movs	r3, #0
 8002996:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002998:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800299a:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800299c:	697b      	ldr	r3, [r7, #20]
 800299e:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 80029a2:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80029a4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 80029a6:	4618      	mov	r0, r3
 80029a8:	3740      	adds	r7, #64	; 0x40
 80029aa:	46bd      	mov	sp, r7
 80029ac:	bd80      	pop	{r7, pc}
	...

080029b0 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 80029b0:	b580      	push	{r7, lr}
 80029b2:	b08c      	sub	sp, #48	; 0x30
 80029b4:	af00      	add	r7, sp, #0
 80029b6:	60f8      	str	r0, [r7, #12]
 80029b8:	60b9      	str	r1, [r7, #8]
 80029ba:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 80029bc:	2300      	movs	r3, #0
 80029be:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80029c0:	68fb      	ldr	r3, [r7, #12]
 80029c2:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80029c4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80029c6:	2b00      	cmp	r3, #0
 80029c8:	d10a      	bne.n	80029e0 <xQueueReceive+0x30>
	__asm volatile
 80029ca:	f04f 0350 	mov.w	r3, #80	; 0x50
 80029ce:	f383 8811 	msr	BASEPRI, r3
 80029d2:	f3bf 8f6f 	isb	sy
 80029d6:	f3bf 8f4f 	dsb	sy
 80029da:	623b      	str	r3, [r7, #32]
}
 80029dc:	bf00      	nop
 80029de:	e7fe      	b.n	80029de <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80029e0:	68bb      	ldr	r3, [r7, #8]
 80029e2:	2b00      	cmp	r3, #0
 80029e4:	d103      	bne.n	80029ee <xQueueReceive+0x3e>
 80029e6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80029e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029ea:	2b00      	cmp	r3, #0
 80029ec:	d101      	bne.n	80029f2 <xQueueReceive+0x42>
 80029ee:	2301      	movs	r3, #1
 80029f0:	e000      	b.n	80029f4 <xQueueReceive+0x44>
 80029f2:	2300      	movs	r3, #0
 80029f4:	2b00      	cmp	r3, #0
 80029f6:	d10a      	bne.n	8002a0e <xQueueReceive+0x5e>
	__asm volatile
 80029f8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80029fc:	f383 8811 	msr	BASEPRI, r3
 8002a00:	f3bf 8f6f 	isb	sy
 8002a04:	f3bf 8f4f 	dsb	sy
 8002a08:	61fb      	str	r3, [r7, #28]
}
 8002a0a:	bf00      	nop
 8002a0c:	e7fe      	b.n	8002a0c <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8002a0e:	f001 f83b 	bl	8003a88 <xTaskGetSchedulerState>
 8002a12:	4603      	mov	r3, r0
 8002a14:	2b00      	cmp	r3, #0
 8002a16:	d102      	bne.n	8002a1e <xQueueReceive+0x6e>
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	2b00      	cmp	r3, #0
 8002a1c:	d101      	bne.n	8002a22 <xQueueReceive+0x72>
 8002a1e:	2301      	movs	r3, #1
 8002a20:	e000      	b.n	8002a24 <xQueueReceive+0x74>
 8002a22:	2300      	movs	r3, #0
 8002a24:	2b00      	cmp	r3, #0
 8002a26:	d10a      	bne.n	8002a3e <xQueueReceive+0x8e>
	__asm volatile
 8002a28:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002a2c:	f383 8811 	msr	BASEPRI, r3
 8002a30:	f3bf 8f6f 	isb	sy
 8002a34:	f3bf 8f4f 	dsb	sy
 8002a38:	61bb      	str	r3, [r7, #24]
}
 8002a3a:	bf00      	nop
 8002a3c:	e7fe      	b.n	8002a3c <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8002a3e:	f001 fd81 	bl	8004544 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8002a42:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002a44:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002a46:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8002a48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a4a:	2b00      	cmp	r3, #0
 8002a4c:	d01f      	beq.n	8002a8e <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8002a4e:	68b9      	ldr	r1, [r7, #8]
 8002a50:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8002a52:	f000 f8f7 	bl	8002c44 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8002a56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a58:	1e5a      	subs	r2, r3, #1
 8002a5a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002a5c:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8002a5e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002a60:	691b      	ldr	r3, [r3, #16]
 8002a62:	2b00      	cmp	r3, #0
 8002a64:	d00f      	beq.n	8002a86 <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8002a66:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002a68:	3310      	adds	r3, #16
 8002a6a:	4618      	mov	r0, r3
 8002a6c:	f000 fe4e 	bl	800370c <xTaskRemoveFromEventList>
 8002a70:	4603      	mov	r3, r0
 8002a72:	2b00      	cmp	r3, #0
 8002a74:	d007      	beq.n	8002a86 <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8002a76:	4b3d      	ldr	r3, [pc, #244]	; (8002b6c <xQueueReceive+0x1bc>)
 8002a78:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002a7c:	601a      	str	r2, [r3, #0]
 8002a7e:	f3bf 8f4f 	dsb	sy
 8002a82:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8002a86:	f001 fd8d 	bl	80045a4 <vPortExitCritical>
				return pdPASS;
 8002a8a:	2301      	movs	r3, #1
 8002a8c:	e069      	b.n	8002b62 <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	2b00      	cmp	r3, #0
 8002a92:	d103      	bne.n	8002a9c <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8002a94:	f001 fd86 	bl	80045a4 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8002a98:	2300      	movs	r3, #0
 8002a9a:	e062      	b.n	8002b62 <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 8002a9c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002a9e:	2b00      	cmp	r3, #0
 8002aa0:	d106      	bne.n	8002ab0 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8002aa2:	f107 0310 	add.w	r3, r7, #16
 8002aa6:	4618      	mov	r0, r3
 8002aa8:	f000 fe94 	bl	80037d4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8002aac:	2301      	movs	r3, #1
 8002aae:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8002ab0:	f001 fd78 	bl	80045a4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8002ab4:	f000 fc06 	bl	80032c4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8002ab8:	f001 fd44 	bl	8004544 <vPortEnterCritical>
 8002abc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002abe:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8002ac2:	b25b      	sxtb	r3, r3
 8002ac4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002ac8:	d103      	bne.n	8002ad2 <xQueueReceive+0x122>
 8002aca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002acc:	2200      	movs	r2, #0
 8002ace:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002ad2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002ad4:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8002ad8:	b25b      	sxtb	r3, r3
 8002ada:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002ade:	d103      	bne.n	8002ae8 <xQueueReceive+0x138>
 8002ae0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002ae2:	2200      	movs	r2, #0
 8002ae4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8002ae8:	f001 fd5c 	bl	80045a4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8002aec:	1d3a      	adds	r2, r7, #4
 8002aee:	f107 0310 	add.w	r3, r7, #16
 8002af2:	4611      	mov	r1, r2
 8002af4:	4618      	mov	r0, r3
 8002af6:	f000 fe83 	bl	8003800 <xTaskCheckForTimeOut>
 8002afa:	4603      	mov	r3, r0
 8002afc:	2b00      	cmp	r3, #0
 8002afe:	d123      	bne.n	8002b48 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8002b00:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8002b02:	f000 f917 	bl	8002d34 <prvIsQueueEmpty>
 8002b06:	4603      	mov	r3, r0
 8002b08:	2b00      	cmp	r3, #0
 8002b0a:	d017      	beq.n	8002b3c <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8002b0c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002b0e:	3324      	adds	r3, #36	; 0x24
 8002b10:	687a      	ldr	r2, [r7, #4]
 8002b12:	4611      	mov	r1, r2
 8002b14:	4618      	mov	r0, r3
 8002b16:	f000 fda9 	bl	800366c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8002b1a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8002b1c:	f000 f8b8 	bl	8002c90 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8002b20:	f000 fbde 	bl	80032e0 <xTaskResumeAll>
 8002b24:	4603      	mov	r3, r0
 8002b26:	2b00      	cmp	r3, #0
 8002b28:	d189      	bne.n	8002a3e <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 8002b2a:	4b10      	ldr	r3, [pc, #64]	; (8002b6c <xQueueReceive+0x1bc>)
 8002b2c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002b30:	601a      	str	r2, [r3, #0]
 8002b32:	f3bf 8f4f 	dsb	sy
 8002b36:	f3bf 8f6f 	isb	sy
 8002b3a:	e780      	b.n	8002a3e <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8002b3c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8002b3e:	f000 f8a7 	bl	8002c90 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8002b42:	f000 fbcd 	bl	80032e0 <xTaskResumeAll>
 8002b46:	e77a      	b.n	8002a3e <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8002b48:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8002b4a:	f000 f8a1 	bl	8002c90 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8002b4e:	f000 fbc7 	bl	80032e0 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8002b52:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8002b54:	f000 f8ee 	bl	8002d34 <prvIsQueueEmpty>
 8002b58:	4603      	mov	r3, r0
 8002b5a:	2b00      	cmp	r3, #0
 8002b5c:	f43f af6f 	beq.w	8002a3e <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8002b60:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8002b62:	4618      	mov	r0, r3
 8002b64:	3730      	adds	r7, #48	; 0x30
 8002b66:	46bd      	mov	sp, r7
 8002b68:	bd80      	pop	{r7, pc}
 8002b6a:	bf00      	nop
 8002b6c:	e000ed04 	.word	0xe000ed04

08002b70 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8002b70:	b580      	push	{r7, lr}
 8002b72:	b086      	sub	sp, #24
 8002b74:	af00      	add	r7, sp, #0
 8002b76:	60f8      	str	r0, [r7, #12]
 8002b78:	60b9      	str	r1, [r7, #8]
 8002b7a:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8002b7c:	2300      	movs	r3, #0
 8002b7e:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8002b80:	68fb      	ldr	r3, [r7, #12]
 8002b82:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002b84:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8002b86:	68fb      	ldr	r3, [r7, #12]
 8002b88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b8a:	2b00      	cmp	r3, #0
 8002b8c:	d10d      	bne.n	8002baa <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8002b8e:	68fb      	ldr	r3, [r7, #12]
 8002b90:	681b      	ldr	r3, [r3, #0]
 8002b92:	2b00      	cmp	r3, #0
 8002b94:	d14d      	bne.n	8002c32 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8002b96:	68fb      	ldr	r3, [r7, #12]
 8002b98:	689b      	ldr	r3, [r3, #8]
 8002b9a:	4618      	mov	r0, r3
 8002b9c:	f000 ff92 	bl	8003ac4 <xTaskPriorityDisinherit>
 8002ba0:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8002ba2:	68fb      	ldr	r3, [r7, #12]
 8002ba4:	2200      	movs	r2, #0
 8002ba6:	609a      	str	r2, [r3, #8]
 8002ba8:	e043      	b.n	8002c32 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	2b00      	cmp	r3, #0
 8002bae:	d119      	bne.n	8002be4 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8002bb0:	68fb      	ldr	r3, [r7, #12]
 8002bb2:	6858      	ldr	r0, [r3, #4]
 8002bb4:	68fb      	ldr	r3, [r7, #12]
 8002bb6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bb8:	461a      	mov	r2, r3
 8002bba:	68b9      	ldr	r1, [r7, #8]
 8002bbc:	f001 fff8 	bl	8004bb0 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8002bc0:	68fb      	ldr	r3, [r7, #12]
 8002bc2:	685a      	ldr	r2, [r3, #4]
 8002bc4:	68fb      	ldr	r3, [r7, #12]
 8002bc6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bc8:	441a      	add	r2, r3
 8002bca:	68fb      	ldr	r3, [r7, #12]
 8002bcc:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8002bce:	68fb      	ldr	r3, [r7, #12]
 8002bd0:	685a      	ldr	r2, [r3, #4]
 8002bd2:	68fb      	ldr	r3, [r7, #12]
 8002bd4:	689b      	ldr	r3, [r3, #8]
 8002bd6:	429a      	cmp	r2, r3
 8002bd8:	d32b      	bcc.n	8002c32 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8002bda:	68fb      	ldr	r3, [r7, #12]
 8002bdc:	681a      	ldr	r2, [r3, #0]
 8002bde:	68fb      	ldr	r3, [r7, #12]
 8002be0:	605a      	str	r2, [r3, #4]
 8002be2:	e026      	b.n	8002c32 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8002be4:	68fb      	ldr	r3, [r7, #12]
 8002be6:	68d8      	ldr	r0, [r3, #12]
 8002be8:	68fb      	ldr	r3, [r7, #12]
 8002bea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bec:	461a      	mov	r2, r3
 8002bee:	68b9      	ldr	r1, [r7, #8]
 8002bf0:	f001 ffde 	bl	8004bb0 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8002bf4:	68fb      	ldr	r3, [r7, #12]
 8002bf6:	68da      	ldr	r2, [r3, #12]
 8002bf8:	68fb      	ldr	r3, [r7, #12]
 8002bfa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bfc:	425b      	negs	r3, r3
 8002bfe:	441a      	add	r2, r3
 8002c00:	68fb      	ldr	r3, [r7, #12]
 8002c02:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8002c04:	68fb      	ldr	r3, [r7, #12]
 8002c06:	68da      	ldr	r2, [r3, #12]
 8002c08:	68fb      	ldr	r3, [r7, #12]
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	429a      	cmp	r2, r3
 8002c0e:	d207      	bcs.n	8002c20 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8002c10:	68fb      	ldr	r3, [r7, #12]
 8002c12:	689a      	ldr	r2, [r3, #8]
 8002c14:	68fb      	ldr	r3, [r7, #12]
 8002c16:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c18:	425b      	negs	r3, r3
 8002c1a:	441a      	add	r2, r3
 8002c1c:	68fb      	ldr	r3, [r7, #12]
 8002c1e:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	2b02      	cmp	r3, #2
 8002c24:	d105      	bne.n	8002c32 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8002c26:	693b      	ldr	r3, [r7, #16]
 8002c28:	2b00      	cmp	r3, #0
 8002c2a:	d002      	beq.n	8002c32 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8002c2c:	693b      	ldr	r3, [r7, #16]
 8002c2e:	3b01      	subs	r3, #1
 8002c30:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8002c32:	693b      	ldr	r3, [r7, #16]
 8002c34:	1c5a      	adds	r2, r3, #1
 8002c36:	68fb      	ldr	r3, [r7, #12]
 8002c38:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8002c3a:	697b      	ldr	r3, [r7, #20]
}
 8002c3c:	4618      	mov	r0, r3
 8002c3e:	3718      	adds	r7, #24
 8002c40:	46bd      	mov	sp, r7
 8002c42:	bd80      	pop	{r7, pc}

08002c44 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8002c44:	b580      	push	{r7, lr}
 8002c46:	b082      	sub	sp, #8
 8002c48:	af00      	add	r7, sp, #0
 8002c4a:	6078      	str	r0, [r7, #4]
 8002c4c:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c52:	2b00      	cmp	r3, #0
 8002c54:	d018      	beq.n	8002c88 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	68da      	ldr	r2, [r3, #12]
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c5e:	441a      	add	r2, r3
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	68da      	ldr	r2, [r3, #12]
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	689b      	ldr	r3, [r3, #8]
 8002c6c:	429a      	cmp	r2, r3
 8002c6e:	d303      	bcc.n	8002c78 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	681a      	ldr	r2, [r3, #0]
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	68d9      	ldr	r1, [r3, #12]
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c80:	461a      	mov	r2, r3
 8002c82:	6838      	ldr	r0, [r7, #0]
 8002c84:	f001 ff94 	bl	8004bb0 <memcpy>
	}
}
 8002c88:	bf00      	nop
 8002c8a:	3708      	adds	r7, #8
 8002c8c:	46bd      	mov	sp, r7
 8002c8e:	bd80      	pop	{r7, pc}

08002c90 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8002c90:	b580      	push	{r7, lr}
 8002c92:	b084      	sub	sp, #16
 8002c94:	af00      	add	r7, sp, #0
 8002c96:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8002c98:	f001 fc54 	bl	8004544 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8002ca2:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8002ca4:	e011      	b.n	8002cca <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002caa:	2b00      	cmp	r3, #0
 8002cac:	d012      	beq.n	8002cd4 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	3324      	adds	r3, #36	; 0x24
 8002cb2:	4618      	mov	r0, r3
 8002cb4:	f000 fd2a 	bl	800370c <xTaskRemoveFromEventList>
 8002cb8:	4603      	mov	r3, r0
 8002cba:	2b00      	cmp	r3, #0
 8002cbc:	d001      	beq.n	8002cc2 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8002cbe:	f000 fe01 	bl	80038c4 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8002cc2:	7bfb      	ldrb	r3, [r7, #15]
 8002cc4:	3b01      	subs	r3, #1
 8002cc6:	b2db      	uxtb	r3, r3
 8002cc8:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8002cca:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002cce:	2b00      	cmp	r3, #0
 8002cd0:	dce9      	bgt.n	8002ca6 <prvUnlockQueue+0x16>
 8002cd2:	e000      	b.n	8002cd6 <prvUnlockQueue+0x46>
					break;
 8002cd4:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	22ff      	movs	r2, #255	; 0xff
 8002cda:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8002cde:	f001 fc61 	bl	80045a4 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8002ce2:	f001 fc2f 	bl	8004544 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8002cec:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8002cee:	e011      	b.n	8002d14 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	691b      	ldr	r3, [r3, #16]
 8002cf4:	2b00      	cmp	r3, #0
 8002cf6:	d012      	beq.n	8002d1e <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	3310      	adds	r3, #16
 8002cfc:	4618      	mov	r0, r3
 8002cfe:	f000 fd05 	bl	800370c <xTaskRemoveFromEventList>
 8002d02:	4603      	mov	r3, r0
 8002d04:	2b00      	cmp	r3, #0
 8002d06:	d001      	beq.n	8002d0c <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8002d08:	f000 fddc 	bl	80038c4 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8002d0c:	7bbb      	ldrb	r3, [r7, #14]
 8002d0e:	3b01      	subs	r3, #1
 8002d10:	b2db      	uxtb	r3, r3
 8002d12:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8002d14:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8002d18:	2b00      	cmp	r3, #0
 8002d1a:	dce9      	bgt.n	8002cf0 <prvUnlockQueue+0x60>
 8002d1c:	e000      	b.n	8002d20 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8002d1e:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	22ff      	movs	r2, #255	; 0xff
 8002d24:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8002d28:	f001 fc3c 	bl	80045a4 <vPortExitCritical>
}
 8002d2c:	bf00      	nop
 8002d2e:	3710      	adds	r7, #16
 8002d30:	46bd      	mov	sp, r7
 8002d32:	bd80      	pop	{r7, pc}

08002d34 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8002d34:	b580      	push	{r7, lr}
 8002d36:	b084      	sub	sp, #16
 8002d38:	af00      	add	r7, sp, #0
 8002d3a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8002d3c:	f001 fc02 	bl	8004544 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002d44:	2b00      	cmp	r3, #0
 8002d46:	d102      	bne.n	8002d4e <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8002d48:	2301      	movs	r3, #1
 8002d4a:	60fb      	str	r3, [r7, #12]
 8002d4c:	e001      	b.n	8002d52 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8002d4e:	2300      	movs	r3, #0
 8002d50:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8002d52:	f001 fc27 	bl	80045a4 <vPortExitCritical>

	return xReturn;
 8002d56:	68fb      	ldr	r3, [r7, #12]
}
 8002d58:	4618      	mov	r0, r3
 8002d5a:	3710      	adds	r7, #16
 8002d5c:	46bd      	mov	sp, r7
 8002d5e:	bd80      	pop	{r7, pc}

08002d60 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8002d60:	b580      	push	{r7, lr}
 8002d62:	b084      	sub	sp, #16
 8002d64:	af00      	add	r7, sp, #0
 8002d66:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8002d68:	f001 fbec 	bl	8004544 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002d74:	429a      	cmp	r2, r3
 8002d76:	d102      	bne.n	8002d7e <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8002d78:	2301      	movs	r3, #1
 8002d7a:	60fb      	str	r3, [r7, #12]
 8002d7c:	e001      	b.n	8002d82 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8002d7e:	2300      	movs	r3, #0
 8002d80:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8002d82:	f001 fc0f 	bl	80045a4 <vPortExitCritical>

	return xReturn;
 8002d86:	68fb      	ldr	r3, [r7, #12]
}
 8002d88:	4618      	mov	r0, r3
 8002d8a:	3710      	adds	r7, #16
 8002d8c:	46bd      	mov	sp, r7
 8002d8e:	bd80      	pop	{r7, pc}

08002d90 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8002d90:	b480      	push	{r7}
 8002d92:	b085      	sub	sp, #20
 8002d94:	af00      	add	r7, sp, #0
 8002d96:	6078      	str	r0, [r7, #4]
 8002d98:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8002d9a:	2300      	movs	r3, #0
 8002d9c:	60fb      	str	r3, [r7, #12]
 8002d9e:	e014      	b.n	8002dca <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8002da0:	4a0f      	ldr	r2, [pc, #60]	; (8002de0 <vQueueAddToRegistry+0x50>)
 8002da2:	68fb      	ldr	r3, [r7, #12]
 8002da4:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8002da8:	2b00      	cmp	r3, #0
 8002daa:	d10b      	bne.n	8002dc4 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8002dac:	490c      	ldr	r1, [pc, #48]	; (8002de0 <vQueueAddToRegistry+0x50>)
 8002dae:	68fb      	ldr	r3, [r7, #12]
 8002db0:	683a      	ldr	r2, [r7, #0]
 8002db2:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8002db6:	4a0a      	ldr	r2, [pc, #40]	; (8002de0 <vQueueAddToRegistry+0x50>)
 8002db8:	68fb      	ldr	r3, [r7, #12]
 8002dba:	00db      	lsls	r3, r3, #3
 8002dbc:	4413      	add	r3, r2
 8002dbe:	687a      	ldr	r2, [r7, #4]
 8002dc0:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8002dc2:	e006      	b.n	8002dd2 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8002dc4:	68fb      	ldr	r3, [r7, #12]
 8002dc6:	3301      	adds	r3, #1
 8002dc8:	60fb      	str	r3, [r7, #12]
 8002dca:	68fb      	ldr	r3, [r7, #12]
 8002dcc:	2b07      	cmp	r3, #7
 8002dce:	d9e7      	bls.n	8002da0 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8002dd0:	bf00      	nop
 8002dd2:	bf00      	nop
 8002dd4:	3714      	adds	r7, #20
 8002dd6:	46bd      	mov	sp, r7
 8002dd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ddc:	4770      	bx	lr
 8002dde:	bf00      	nop
 8002de0:	20004a00 	.word	0x20004a00

08002de4 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8002de4:	b580      	push	{r7, lr}
 8002de6:	b086      	sub	sp, #24
 8002de8:	af00      	add	r7, sp, #0
 8002dea:	60f8      	str	r0, [r7, #12]
 8002dec:	60b9      	str	r1, [r7, #8]
 8002dee:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8002df0:	68fb      	ldr	r3, [r7, #12]
 8002df2:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8002df4:	f001 fba6 	bl	8004544 <vPortEnterCritical>
 8002df8:	697b      	ldr	r3, [r7, #20]
 8002dfa:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8002dfe:	b25b      	sxtb	r3, r3
 8002e00:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002e04:	d103      	bne.n	8002e0e <vQueueWaitForMessageRestricted+0x2a>
 8002e06:	697b      	ldr	r3, [r7, #20]
 8002e08:	2200      	movs	r2, #0
 8002e0a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002e0e:	697b      	ldr	r3, [r7, #20]
 8002e10:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8002e14:	b25b      	sxtb	r3, r3
 8002e16:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002e1a:	d103      	bne.n	8002e24 <vQueueWaitForMessageRestricted+0x40>
 8002e1c:	697b      	ldr	r3, [r7, #20]
 8002e1e:	2200      	movs	r2, #0
 8002e20:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8002e24:	f001 fbbe 	bl	80045a4 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8002e28:	697b      	ldr	r3, [r7, #20]
 8002e2a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002e2c:	2b00      	cmp	r3, #0
 8002e2e:	d106      	bne.n	8002e3e <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8002e30:	697b      	ldr	r3, [r7, #20]
 8002e32:	3324      	adds	r3, #36	; 0x24
 8002e34:	687a      	ldr	r2, [r7, #4]
 8002e36:	68b9      	ldr	r1, [r7, #8]
 8002e38:	4618      	mov	r0, r3
 8002e3a:	f000 fc3b 	bl	80036b4 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8002e3e:	6978      	ldr	r0, [r7, #20]
 8002e40:	f7ff ff26 	bl	8002c90 <prvUnlockQueue>
	}
 8002e44:	bf00      	nop
 8002e46:	3718      	adds	r7, #24
 8002e48:	46bd      	mov	sp, r7
 8002e4a:	bd80      	pop	{r7, pc}

08002e4c <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8002e4c:	b580      	push	{r7, lr}
 8002e4e:	b08e      	sub	sp, #56	; 0x38
 8002e50:	af04      	add	r7, sp, #16
 8002e52:	60f8      	str	r0, [r7, #12]
 8002e54:	60b9      	str	r1, [r7, #8]
 8002e56:	607a      	str	r2, [r7, #4]
 8002e58:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8002e5a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002e5c:	2b00      	cmp	r3, #0
 8002e5e:	d10a      	bne.n	8002e76 <xTaskCreateStatic+0x2a>
	__asm volatile
 8002e60:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002e64:	f383 8811 	msr	BASEPRI, r3
 8002e68:	f3bf 8f6f 	isb	sy
 8002e6c:	f3bf 8f4f 	dsb	sy
 8002e70:	623b      	str	r3, [r7, #32]
}
 8002e72:	bf00      	nop
 8002e74:	e7fe      	b.n	8002e74 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8002e76:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002e78:	2b00      	cmp	r3, #0
 8002e7a:	d10a      	bne.n	8002e92 <xTaskCreateStatic+0x46>
	__asm volatile
 8002e7c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002e80:	f383 8811 	msr	BASEPRI, r3
 8002e84:	f3bf 8f6f 	isb	sy
 8002e88:	f3bf 8f4f 	dsb	sy
 8002e8c:	61fb      	str	r3, [r7, #28]
}
 8002e8e:	bf00      	nop
 8002e90:	e7fe      	b.n	8002e90 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8002e92:	235c      	movs	r3, #92	; 0x5c
 8002e94:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8002e96:	693b      	ldr	r3, [r7, #16]
 8002e98:	2b5c      	cmp	r3, #92	; 0x5c
 8002e9a:	d00a      	beq.n	8002eb2 <xTaskCreateStatic+0x66>
	__asm volatile
 8002e9c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002ea0:	f383 8811 	msr	BASEPRI, r3
 8002ea4:	f3bf 8f6f 	isb	sy
 8002ea8:	f3bf 8f4f 	dsb	sy
 8002eac:	61bb      	str	r3, [r7, #24]
}
 8002eae:	bf00      	nop
 8002eb0:	e7fe      	b.n	8002eb0 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8002eb2:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8002eb4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002eb6:	2b00      	cmp	r3, #0
 8002eb8:	d01e      	beq.n	8002ef8 <xTaskCreateStatic+0xac>
 8002eba:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002ebc:	2b00      	cmp	r3, #0
 8002ebe:	d01b      	beq.n	8002ef8 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8002ec0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002ec2:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8002ec4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ec6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002ec8:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8002eca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ecc:	2202      	movs	r2, #2
 8002ece:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8002ed2:	2300      	movs	r3, #0
 8002ed4:	9303      	str	r3, [sp, #12]
 8002ed6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ed8:	9302      	str	r3, [sp, #8]
 8002eda:	f107 0314 	add.w	r3, r7, #20
 8002ede:	9301      	str	r3, [sp, #4]
 8002ee0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002ee2:	9300      	str	r3, [sp, #0]
 8002ee4:	683b      	ldr	r3, [r7, #0]
 8002ee6:	687a      	ldr	r2, [r7, #4]
 8002ee8:	68b9      	ldr	r1, [r7, #8]
 8002eea:	68f8      	ldr	r0, [r7, #12]
 8002eec:	f000 f850 	bl	8002f90 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8002ef0:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8002ef2:	f000 f8dd 	bl	80030b0 <prvAddNewTaskToReadyList>
 8002ef6:	e001      	b.n	8002efc <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 8002ef8:	2300      	movs	r3, #0
 8002efa:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8002efc:	697b      	ldr	r3, [r7, #20]
	}
 8002efe:	4618      	mov	r0, r3
 8002f00:	3728      	adds	r7, #40	; 0x28
 8002f02:	46bd      	mov	sp, r7
 8002f04:	bd80      	pop	{r7, pc}

08002f06 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8002f06:	b580      	push	{r7, lr}
 8002f08:	b08c      	sub	sp, #48	; 0x30
 8002f0a:	af04      	add	r7, sp, #16
 8002f0c:	60f8      	str	r0, [r7, #12]
 8002f0e:	60b9      	str	r1, [r7, #8]
 8002f10:	603b      	str	r3, [r7, #0]
 8002f12:	4613      	mov	r3, r2
 8002f14:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8002f16:	88fb      	ldrh	r3, [r7, #6]
 8002f18:	009b      	lsls	r3, r3, #2
 8002f1a:	4618      	mov	r0, r3
 8002f1c:	f001 fc34 	bl	8004788 <pvPortMalloc>
 8002f20:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8002f22:	697b      	ldr	r3, [r7, #20]
 8002f24:	2b00      	cmp	r3, #0
 8002f26:	d00e      	beq.n	8002f46 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8002f28:	205c      	movs	r0, #92	; 0x5c
 8002f2a:	f001 fc2d 	bl	8004788 <pvPortMalloc>
 8002f2e:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8002f30:	69fb      	ldr	r3, [r7, #28]
 8002f32:	2b00      	cmp	r3, #0
 8002f34:	d003      	beq.n	8002f3e <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8002f36:	69fb      	ldr	r3, [r7, #28]
 8002f38:	697a      	ldr	r2, [r7, #20]
 8002f3a:	631a      	str	r2, [r3, #48]	; 0x30
 8002f3c:	e005      	b.n	8002f4a <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8002f3e:	6978      	ldr	r0, [r7, #20]
 8002f40:	f001 fcee 	bl	8004920 <vPortFree>
 8002f44:	e001      	b.n	8002f4a <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8002f46:	2300      	movs	r3, #0
 8002f48:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8002f4a:	69fb      	ldr	r3, [r7, #28]
 8002f4c:	2b00      	cmp	r3, #0
 8002f4e:	d017      	beq.n	8002f80 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8002f50:	69fb      	ldr	r3, [r7, #28]
 8002f52:	2200      	movs	r2, #0
 8002f54:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8002f58:	88fa      	ldrh	r2, [r7, #6]
 8002f5a:	2300      	movs	r3, #0
 8002f5c:	9303      	str	r3, [sp, #12]
 8002f5e:	69fb      	ldr	r3, [r7, #28]
 8002f60:	9302      	str	r3, [sp, #8]
 8002f62:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002f64:	9301      	str	r3, [sp, #4]
 8002f66:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002f68:	9300      	str	r3, [sp, #0]
 8002f6a:	683b      	ldr	r3, [r7, #0]
 8002f6c:	68b9      	ldr	r1, [r7, #8]
 8002f6e:	68f8      	ldr	r0, [r7, #12]
 8002f70:	f000 f80e 	bl	8002f90 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8002f74:	69f8      	ldr	r0, [r7, #28]
 8002f76:	f000 f89b 	bl	80030b0 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8002f7a:	2301      	movs	r3, #1
 8002f7c:	61bb      	str	r3, [r7, #24]
 8002f7e:	e002      	b.n	8002f86 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8002f80:	f04f 33ff 	mov.w	r3, #4294967295
 8002f84:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8002f86:	69bb      	ldr	r3, [r7, #24]
	}
 8002f88:	4618      	mov	r0, r3
 8002f8a:	3720      	adds	r7, #32
 8002f8c:	46bd      	mov	sp, r7
 8002f8e:	bd80      	pop	{r7, pc}

08002f90 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8002f90:	b580      	push	{r7, lr}
 8002f92:	b088      	sub	sp, #32
 8002f94:	af00      	add	r7, sp, #0
 8002f96:	60f8      	str	r0, [r7, #12]
 8002f98:	60b9      	str	r1, [r7, #8]
 8002f9a:	607a      	str	r2, [r7, #4]
 8002f9c:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8002f9e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002fa0:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	009b      	lsls	r3, r3, #2
 8002fa6:	461a      	mov	r2, r3
 8002fa8:	21a5      	movs	r1, #165	; 0xa5
 8002faa:	f001 fe0f 	bl	8004bcc <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8002fae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002fb0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8002fb8:	3b01      	subs	r3, #1
 8002fba:	009b      	lsls	r3, r3, #2
 8002fbc:	4413      	add	r3, r2
 8002fbe:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8002fc0:	69bb      	ldr	r3, [r7, #24]
 8002fc2:	f023 0307 	bic.w	r3, r3, #7
 8002fc6:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8002fc8:	69bb      	ldr	r3, [r7, #24]
 8002fca:	f003 0307 	and.w	r3, r3, #7
 8002fce:	2b00      	cmp	r3, #0
 8002fd0:	d00a      	beq.n	8002fe8 <prvInitialiseNewTask+0x58>
	__asm volatile
 8002fd2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002fd6:	f383 8811 	msr	BASEPRI, r3
 8002fda:	f3bf 8f6f 	isb	sy
 8002fde:	f3bf 8f4f 	dsb	sy
 8002fe2:	617b      	str	r3, [r7, #20]
}
 8002fe4:	bf00      	nop
 8002fe6:	e7fe      	b.n	8002fe6 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8002fe8:	68bb      	ldr	r3, [r7, #8]
 8002fea:	2b00      	cmp	r3, #0
 8002fec:	d01f      	beq.n	800302e <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8002fee:	2300      	movs	r3, #0
 8002ff0:	61fb      	str	r3, [r7, #28]
 8002ff2:	e012      	b.n	800301a <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8002ff4:	68ba      	ldr	r2, [r7, #8]
 8002ff6:	69fb      	ldr	r3, [r7, #28]
 8002ff8:	4413      	add	r3, r2
 8002ffa:	7819      	ldrb	r1, [r3, #0]
 8002ffc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002ffe:	69fb      	ldr	r3, [r7, #28]
 8003000:	4413      	add	r3, r2
 8003002:	3334      	adds	r3, #52	; 0x34
 8003004:	460a      	mov	r2, r1
 8003006:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8003008:	68ba      	ldr	r2, [r7, #8]
 800300a:	69fb      	ldr	r3, [r7, #28]
 800300c:	4413      	add	r3, r2
 800300e:	781b      	ldrb	r3, [r3, #0]
 8003010:	2b00      	cmp	r3, #0
 8003012:	d006      	beq.n	8003022 <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8003014:	69fb      	ldr	r3, [r7, #28]
 8003016:	3301      	adds	r3, #1
 8003018:	61fb      	str	r3, [r7, #28]
 800301a:	69fb      	ldr	r3, [r7, #28]
 800301c:	2b0f      	cmp	r3, #15
 800301e:	d9e9      	bls.n	8002ff4 <prvInitialiseNewTask+0x64>
 8003020:	e000      	b.n	8003024 <prvInitialiseNewTask+0x94>
			{
				break;
 8003022:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8003024:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003026:	2200      	movs	r2, #0
 8003028:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800302c:	e003      	b.n	8003036 <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800302e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003030:	2200      	movs	r2, #0
 8003032:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8003036:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003038:	2b37      	cmp	r3, #55	; 0x37
 800303a:	d901      	bls.n	8003040 <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800303c:	2337      	movs	r3, #55	; 0x37
 800303e:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8003040:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003042:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003044:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8003046:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003048:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800304a:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800304c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800304e:	2200      	movs	r2, #0
 8003050:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8003052:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003054:	3304      	adds	r3, #4
 8003056:	4618      	mov	r0, r3
 8003058:	f7ff f978 	bl	800234c <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800305c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800305e:	3318      	adds	r3, #24
 8003060:	4618      	mov	r0, r3
 8003062:	f7ff f973 	bl	800234c <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8003066:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003068:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800306a:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800306c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800306e:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8003072:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003074:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8003076:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003078:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800307a:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800307c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800307e:	2200      	movs	r2, #0
 8003080:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8003082:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003084:	2200      	movs	r2, #0
 8003086:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800308a:	683a      	ldr	r2, [r7, #0]
 800308c:	68f9      	ldr	r1, [r7, #12]
 800308e:	69b8      	ldr	r0, [r7, #24]
 8003090:	f001 f928 	bl	80042e4 <pxPortInitialiseStack>
 8003094:	4602      	mov	r2, r0
 8003096:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003098:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800309a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800309c:	2b00      	cmp	r3, #0
 800309e:	d002      	beq.n	80030a6 <prvInitialiseNewTask+0x116>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80030a0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80030a2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80030a4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80030a6:	bf00      	nop
 80030a8:	3720      	adds	r7, #32
 80030aa:	46bd      	mov	sp, r7
 80030ac:	bd80      	pop	{r7, pc}
	...

080030b0 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80030b0:	b580      	push	{r7, lr}
 80030b2:	b082      	sub	sp, #8
 80030b4:	af00      	add	r7, sp, #0
 80030b6:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80030b8:	f001 fa44 	bl	8004544 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80030bc:	4b2d      	ldr	r3, [pc, #180]	; (8003174 <prvAddNewTaskToReadyList+0xc4>)
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	3301      	adds	r3, #1
 80030c2:	4a2c      	ldr	r2, [pc, #176]	; (8003174 <prvAddNewTaskToReadyList+0xc4>)
 80030c4:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80030c6:	4b2c      	ldr	r3, [pc, #176]	; (8003178 <prvAddNewTaskToReadyList+0xc8>)
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	2b00      	cmp	r3, #0
 80030cc:	d109      	bne.n	80030e2 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80030ce:	4a2a      	ldr	r2, [pc, #168]	; (8003178 <prvAddNewTaskToReadyList+0xc8>)
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80030d4:	4b27      	ldr	r3, [pc, #156]	; (8003174 <prvAddNewTaskToReadyList+0xc4>)
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	2b01      	cmp	r3, #1
 80030da:	d110      	bne.n	80030fe <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80030dc:	f000 fc16 	bl	800390c <prvInitialiseTaskLists>
 80030e0:	e00d      	b.n	80030fe <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80030e2:	4b26      	ldr	r3, [pc, #152]	; (800317c <prvAddNewTaskToReadyList+0xcc>)
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	2b00      	cmp	r3, #0
 80030e8:	d109      	bne.n	80030fe <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80030ea:	4b23      	ldr	r3, [pc, #140]	; (8003178 <prvAddNewTaskToReadyList+0xc8>)
 80030ec:	681b      	ldr	r3, [r3, #0]
 80030ee:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80030f4:	429a      	cmp	r2, r3
 80030f6:	d802      	bhi.n	80030fe <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80030f8:	4a1f      	ldr	r2, [pc, #124]	; (8003178 <prvAddNewTaskToReadyList+0xc8>)
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80030fe:	4b20      	ldr	r3, [pc, #128]	; (8003180 <prvAddNewTaskToReadyList+0xd0>)
 8003100:	681b      	ldr	r3, [r3, #0]
 8003102:	3301      	adds	r3, #1
 8003104:	4a1e      	ldr	r2, [pc, #120]	; (8003180 <prvAddNewTaskToReadyList+0xd0>)
 8003106:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8003108:	4b1d      	ldr	r3, [pc, #116]	; (8003180 <prvAddNewTaskToReadyList+0xd0>)
 800310a:	681a      	ldr	r2, [r3, #0]
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003114:	4b1b      	ldr	r3, [pc, #108]	; (8003184 <prvAddNewTaskToReadyList+0xd4>)
 8003116:	681b      	ldr	r3, [r3, #0]
 8003118:	429a      	cmp	r2, r3
 800311a:	d903      	bls.n	8003124 <prvAddNewTaskToReadyList+0x74>
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003120:	4a18      	ldr	r2, [pc, #96]	; (8003184 <prvAddNewTaskToReadyList+0xd4>)
 8003122:	6013      	str	r3, [r2, #0]
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003128:	4613      	mov	r3, r2
 800312a:	009b      	lsls	r3, r3, #2
 800312c:	4413      	add	r3, r2
 800312e:	009b      	lsls	r3, r3, #2
 8003130:	4a15      	ldr	r2, [pc, #84]	; (8003188 <prvAddNewTaskToReadyList+0xd8>)
 8003132:	441a      	add	r2, r3
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	3304      	adds	r3, #4
 8003138:	4619      	mov	r1, r3
 800313a:	4610      	mov	r0, r2
 800313c:	f7ff f913 	bl	8002366 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8003140:	f001 fa30 	bl	80045a4 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8003144:	4b0d      	ldr	r3, [pc, #52]	; (800317c <prvAddNewTaskToReadyList+0xcc>)
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	2b00      	cmp	r3, #0
 800314a:	d00e      	beq.n	800316a <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800314c:	4b0a      	ldr	r3, [pc, #40]	; (8003178 <prvAddNewTaskToReadyList+0xc8>)
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003156:	429a      	cmp	r2, r3
 8003158:	d207      	bcs.n	800316a <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800315a:	4b0c      	ldr	r3, [pc, #48]	; (800318c <prvAddNewTaskToReadyList+0xdc>)
 800315c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003160:	601a      	str	r2, [r3, #0]
 8003162:	f3bf 8f4f 	dsb	sy
 8003166:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800316a:	bf00      	nop
 800316c:	3708      	adds	r7, #8
 800316e:	46bd      	mov	sp, r7
 8003170:	bd80      	pop	{r7, pc}
 8003172:	bf00      	nop
 8003174:	20000c24 	.word	0x20000c24
 8003178:	20000750 	.word	0x20000750
 800317c:	20000c30 	.word	0x20000c30
 8003180:	20000c40 	.word	0x20000c40
 8003184:	20000c2c 	.word	0x20000c2c
 8003188:	20000754 	.word	0x20000754
 800318c:	e000ed04 	.word	0xe000ed04

08003190 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8003190:	b580      	push	{r7, lr}
 8003192:	b084      	sub	sp, #16
 8003194:	af00      	add	r7, sp, #0
 8003196:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8003198:	2300      	movs	r3, #0
 800319a:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	2b00      	cmp	r3, #0
 80031a0:	d017      	beq.n	80031d2 <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 80031a2:	4b13      	ldr	r3, [pc, #76]	; (80031f0 <vTaskDelay+0x60>)
 80031a4:	681b      	ldr	r3, [r3, #0]
 80031a6:	2b00      	cmp	r3, #0
 80031a8:	d00a      	beq.n	80031c0 <vTaskDelay+0x30>
	__asm volatile
 80031aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80031ae:	f383 8811 	msr	BASEPRI, r3
 80031b2:	f3bf 8f6f 	isb	sy
 80031b6:	f3bf 8f4f 	dsb	sy
 80031ba:	60bb      	str	r3, [r7, #8]
}
 80031bc:	bf00      	nop
 80031be:	e7fe      	b.n	80031be <vTaskDelay+0x2e>
			vTaskSuspendAll();
 80031c0:	f000 f880 	bl	80032c4 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80031c4:	2100      	movs	r1, #0
 80031c6:	6878      	ldr	r0, [r7, #4]
 80031c8:	f000 fcea 	bl	8003ba0 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 80031cc:	f000 f888 	bl	80032e0 <xTaskResumeAll>
 80031d0:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80031d2:	68fb      	ldr	r3, [r7, #12]
 80031d4:	2b00      	cmp	r3, #0
 80031d6:	d107      	bne.n	80031e8 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 80031d8:	4b06      	ldr	r3, [pc, #24]	; (80031f4 <vTaskDelay+0x64>)
 80031da:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80031de:	601a      	str	r2, [r3, #0]
 80031e0:	f3bf 8f4f 	dsb	sy
 80031e4:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80031e8:	bf00      	nop
 80031ea:	3710      	adds	r7, #16
 80031ec:	46bd      	mov	sp, r7
 80031ee:	bd80      	pop	{r7, pc}
 80031f0:	20000c4c 	.word	0x20000c4c
 80031f4:	e000ed04 	.word	0xe000ed04

080031f8 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80031f8:	b580      	push	{r7, lr}
 80031fa:	b08a      	sub	sp, #40	; 0x28
 80031fc:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80031fe:	2300      	movs	r3, #0
 8003200:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8003202:	2300      	movs	r3, #0
 8003204:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8003206:	463a      	mov	r2, r7
 8003208:	1d39      	adds	r1, r7, #4
 800320a:	f107 0308 	add.w	r3, r7, #8
 800320e:	4618      	mov	r0, r3
 8003210:	f7ff f848 	bl	80022a4 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8003214:	6839      	ldr	r1, [r7, #0]
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	68ba      	ldr	r2, [r7, #8]
 800321a:	9202      	str	r2, [sp, #8]
 800321c:	9301      	str	r3, [sp, #4]
 800321e:	2300      	movs	r3, #0
 8003220:	9300      	str	r3, [sp, #0]
 8003222:	2300      	movs	r3, #0
 8003224:	460a      	mov	r2, r1
 8003226:	4921      	ldr	r1, [pc, #132]	; (80032ac <vTaskStartScheduler+0xb4>)
 8003228:	4821      	ldr	r0, [pc, #132]	; (80032b0 <vTaskStartScheduler+0xb8>)
 800322a:	f7ff fe0f 	bl	8002e4c <xTaskCreateStatic>
 800322e:	4603      	mov	r3, r0
 8003230:	4a20      	ldr	r2, [pc, #128]	; (80032b4 <vTaskStartScheduler+0xbc>)
 8003232:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8003234:	4b1f      	ldr	r3, [pc, #124]	; (80032b4 <vTaskStartScheduler+0xbc>)
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	2b00      	cmp	r3, #0
 800323a:	d002      	beq.n	8003242 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800323c:	2301      	movs	r3, #1
 800323e:	617b      	str	r3, [r7, #20]
 8003240:	e001      	b.n	8003246 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8003242:	2300      	movs	r3, #0
 8003244:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8003246:	697b      	ldr	r3, [r7, #20]
 8003248:	2b01      	cmp	r3, #1
 800324a:	d102      	bne.n	8003252 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800324c:	f000 fcfc 	bl	8003c48 <xTimerCreateTimerTask>
 8003250:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8003252:	697b      	ldr	r3, [r7, #20]
 8003254:	2b01      	cmp	r3, #1
 8003256:	d116      	bne.n	8003286 <vTaskStartScheduler+0x8e>
	__asm volatile
 8003258:	f04f 0350 	mov.w	r3, #80	; 0x50
 800325c:	f383 8811 	msr	BASEPRI, r3
 8003260:	f3bf 8f6f 	isb	sy
 8003264:	f3bf 8f4f 	dsb	sy
 8003268:	613b      	str	r3, [r7, #16]
}
 800326a:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800326c:	4b12      	ldr	r3, [pc, #72]	; (80032b8 <vTaskStartScheduler+0xc0>)
 800326e:	f04f 32ff 	mov.w	r2, #4294967295
 8003272:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8003274:	4b11      	ldr	r3, [pc, #68]	; (80032bc <vTaskStartScheduler+0xc4>)
 8003276:	2201      	movs	r2, #1
 8003278:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800327a:	4b11      	ldr	r3, [pc, #68]	; (80032c0 <vTaskStartScheduler+0xc8>)
 800327c:	2200      	movs	r2, #0
 800327e:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8003280:	f001 f8be 	bl	8004400 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8003284:	e00e      	b.n	80032a4 <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8003286:	697b      	ldr	r3, [r7, #20]
 8003288:	f1b3 3fff 	cmp.w	r3, #4294967295
 800328c:	d10a      	bne.n	80032a4 <vTaskStartScheduler+0xac>
	__asm volatile
 800328e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003292:	f383 8811 	msr	BASEPRI, r3
 8003296:	f3bf 8f6f 	isb	sy
 800329a:	f3bf 8f4f 	dsb	sy
 800329e:	60fb      	str	r3, [r7, #12]
}
 80032a0:	bf00      	nop
 80032a2:	e7fe      	b.n	80032a2 <vTaskStartScheduler+0xaa>
}
 80032a4:	bf00      	nop
 80032a6:	3718      	adds	r7, #24
 80032a8:	46bd      	mov	sp, r7
 80032aa:	bd80      	pop	{r7, pc}
 80032ac:	08005454 	.word	0x08005454
 80032b0:	080038dd 	.word	0x080038dd
 80032b4:	20000c48 	.word	0x20000c48
 80032b8:	20000c44 	.word	0x20000c44
 80032bc:	20000c30 	.word	0x20000c30
 80032c0:	20000c28 	.word	0x20000c28

080032c4 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80032c4:	b480      	push	{r7}
 80032c6:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 80032c8:	4b04      	ldr	r3, [pc, #16]	; (80032dc <vTaskSuspendAll+0x18>)
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	3301      	adds	r3, #1
 80032ce:	4a03      	ldr	r2, [pc, #12]	; (80032dc <vTaskSuspendAll+0x18>)
 80032d0:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 80032d2:	bf00      	nop
 80032d4:	46bd      	mov	sp, r7
 80032d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032da:	4770      	bx	lr
 80032dc:	20000c4c 	.word	0x20000c4c

080032e0 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80032e0:	b580      	push	{r7, lr}
 80032e2:	b084      	sub	sp, #16
 80032e4:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80032e6:	2300      	movs	r3, #0
 80032e8:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80032ea:	2300      	movs	r3, #0
 80032ec:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80032ee:	4b42      	ldr	r3, [pc, #264]	; (80033f8 <xTaskResumeAll+0x118>)
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	2b00      	cmp	r3, #0
 80032f4:	d10a      	bne.n	800330c <xTaskResumeAll+0x2c>
	__asm volatile
 80032f6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80032fa:	f383 8811 	msr	BASEPRI, r3
 80032fe:	f3bf 8f6f 	isb	sy
 8003302:	f3bf 8f4f 	dsb	sy
 8003306:	603b      	str	r3, [r7, #0]
}
 8003308:	bf00      	nop
 800330a:	e7fe      	b.n	800330a <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800330c:	f001 f91a 	bl	8004544 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8003310:	4b39      	ldr	r3, [pc, #228]	; (80033f8 <xTaskResumeAll+0x118>)
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	3b01      	subs	r3, #1
 8003316:	4a38      	ldr	r2, [pc, #224]	; (80033f8 <xTaskResumeAll+0x118>)
 8003318:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800331a:	4b37      	ldr	r3, [pc, #220]	; (80033f8 <xTaskResumeAll+0x118>)
 800331c:	681b      	ldr	r3, [r3, #0]
 800331e:	2b00      	cmp	r3, #0
 8003320:	d162      	bne.n	80033e8 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8003322:	4b36      	ldr	r3, [pc, #216]	; (80033fc <xTaskResumeAll+0x11c>)
 8003324:	681b      	ldr	r3, [r3, #0]
 8003326:	2b00      	cmp	r3, #0
 8003328:	d05e      	beq.n	80033e8 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800332a:	e02f      	b.n	800338c <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800332c:	4b34      	ldr	r3, [pc, #208]	; (8003400 <xTaskResumeAll+0x120>)
 800332e:	68db      	ldr	r3, [r3, #12]
 8003330:	68db      	ldr	r3, [r3, #12]
 8003332:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8003334:	68fb      	ldr	r3, [r7, #12]
 8003336:	3318      	adds	r3, #24
 8003338:	4618      	mov	r0, r3
 800333a:	f7ff f871 	bl	8002420 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800333e:	68fb      	ldr	r3, [r7, #12]
 8003340:	3304      	adds	r3, #4
 8003342:	4618      	mov	r0, r3
 8003344:	f7ff f86c 	bl	8002420 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8003348:	68fb      	ldr	r3, [r7, #12]
 800334a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800334c:	4b2d      	ldr	r3, [pc, #180]	; (8003404 <xTaskResumeAll+0x124>)
 800334e:	681b      	ldr	r3, [r3, #0]
 8003350:	429a      	cmp	r2, r3
 8003352:	d903      	bls.n	800335c <xTaskResumeAll+0x7c>
 8003354:	68fb      	ldr	r3, [r7, #12]
 8003356:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003358:	4a2a      	ldr	r2, [pc, #168]	; (8003404 <xTaskResumeAll+0x124>)
 800335a:	6013      	str	r3, [r2, #0]
 800335c:	68fb      	ldr	r3, [r7, #12]
 800335e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003360:	4613      	mov	r3, r2
 8003362:	009b      	lsls	r3, r3, #2
 8003364:	4413      	add	r3, r2
 8003366:	009b      	lsls	r3, r3, #2
 8003368:	4a27      	ldr	r2, [pc, #156]	; (8003408 <xTaskResumeAll+0x128>)
 800336a:	441a      	add	r2, r3
 800336c:	68fb      	ldr	r3, [r7, #12]
 800336e:	3304      	adds	r3, #4
 8003370:	4619      	mov	r1, r3
 8003372:	4610      	mov	r0, r2
 8003374:	f7fe fff7 	bl	8002366 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8003378:	68fb      	ldr	r3, [r7, #12]
 800337a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800337c:	4b23      	ldr	r3, [pc, #140]	; (800340c <xTaskResumeAll+0x12c>)
 800337e:	681b      	ldr	r3, [r3, #0]
 8003380:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003382:	429a      	cmp	r2, r3
 8003384:	d302      	bcc.n	800338c <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 8003386:	4b22      	ldr	r3, [pc, #136]	; (8003410 <xTaskResumeAll+0x130>)
 8003388:	2201      	movs	r2, #1
 800338a:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800338c:	4b1c      	ldr	r3, [pc, #112]	; (8003400 <xTaskResumeAll+0x120>)
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	2b00      	cmp	r3, #0
 8003392:	d1cb      	bne.n	800332c <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8003394:	68fb      	ldr	r3, [r7, #12]
 8003396:	2b00      	cmp	r3, #0
 8003398:	d001      	beq.n	800339e <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800339a:	f000 fb55 	bl	8003a48 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800339e:	4b1d      	ldr	r3, [pc, #116]	; (8003414 <xTaskResumeAll+0x134>)
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	2b00      	cmp	r3, #0
 80033a8:	d010      	beq.n	80033cc <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 80033aa:	f000 f847 	bl	800343c <xTaskIncrementTick>
 80033ae:	4603      	mov	r3, r0
 80033b0:	2b00      	cmp	r3, #0
 80033b2:	d002      	beq.n	80033ba <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 80033b4:	4b16      	ldr	r3, [pc, #88]	; (8003410 <xTaskResumeAll+0x130>)
 80033b6:	2201      	movs	r2, #1
 80033b8:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	3b01      	subs	r3, #1
 80033be:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	2b00      	cmp	r3, #0
 80033c4:	d1f1      	bne.n	80033aa <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 80033c6:	4b13      	ldr	r3, [pc, #76]	; (8003414 <xTaskResumeAll+0x134>)
 80033c8:	2200      	movs	r2, #0
 80033ca:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80033cc:	4b10      	ldr	r3, [pc, #64]	; (8003410 <xTaskResumeAll+0x130>)
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	2b00      	cmp	r3, #0
 80033d2:	d009      	beq.n	80033e8 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80033d4:	2301      	movs	r3, #1
 80033d6:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80033d8:	4b0f      	ldr	r3, [pc, #60]	; (8003418 <xTaskResumeAll+0x138>)
 80033da:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80033de:	601a      	str	r2, [r3, #0]
 80033e0:	f3bf 8f4f 	dsb	sy
 80033e4:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80033e8:	f001 f8dc 	bl	80045a4 <vPortExitCritical>

	return xAlreadyYielded;
 80033ec:	68bb      	ldr	r3, [r7, #8]
}
 80033ee:	4618      	mov	r0, r3
 80033f0:	3710      	adds	r7, #16
 80033f2:	46bd      	mov	sp, r7
 80033f4:	bd80      	pop	{r7, pc}
 80033f6:	bf00      	nop
 80033f8:	20000c4c 	.word	0x20000c4c
 80033fc:	20000c24 	.word	0x20000c24
 8003400:	20000be4 	.word	0x20000be4
 8003404:	20000c2c 	.word	0x20000c2c
 8003408:	20000754 	.word	0x20000754
 800340c:	20000750 	.word	0x20000750
 8003410:	20000c38 	.word	0x20000c38
 8003414:	20000c34 	.word	0x20000c34
 8003418:	e000ed04 	.word	0xe000ed04

0800341c <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800341c:	b480      	push	{r7}
 800341e:	b083      	sub	sp, #12
 8003420:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8003422:	4b05      	ldr	r3, [pc, #20]	; (8003438 <xTaskGetTickCount+0x1c>)
 8003424:	681b      	ldr	r3, [r3, #0]
 8003426:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8003428:	687b      	ldr	r3, [r7, #4]
}
 800342a:	4618      	mov	r0, r3
 800342c:	370c      	adds	r7, #12
 800342e:	46bd      	mov	sp, r7
 8003430:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003434:	4770      	bx	lr
 8003436:	bf00      	nop
 8003438:	20000c28 	.word	0x20000c28

0800343c <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800343c:	b580      	push	{r7, lr}
 800343e:	b086      	sub	sp, #24
 8003440:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8003442:	2300      	movs	r3, #0
 8003444:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003446:	4b4f      	ldr	r3, [pc, #316]	; (8003584 <xTaskIncrementTick+0x148>)
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	2b00      	cmp	r3, #0
 800344c:	f040 808f 	bne.w	800356e <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8003450:	4b4d      	ldr	r3, [pc, #308]	; (8003588 <xTaskIncrementTick+0x14c>)
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	3301      	adds	r3, #1
 8003456:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8003458:	4a4b      	ldr	r2, [pc, #300]	; (8003588 <xTaskIncrementTick+0x14c>)
 800345a:	693b      	ldr	r3, [r7, #16]
 800345c:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800345e:	693b      	ldr	r3, [r7, #16]
 8003460:	2b00      	cmp	r3, #0
 8003462:	d120      	bne.n	80034a6 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8003464:	4b49      	ldr	r3, [pc, #292]	; (800358c <xTaskIncrementTick+0x150>)
 8003466:	681b      	ldr	r3, [r3, #0]
 8003468:	681b      	ldr	r3, [r3, #0]
 800346a:	2b00      	cmp	r3, #0
 800346c:	d00a      	beq.n	8003484 <xTaskIncrementTick+0x48>
	__asm volatile
 800346e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003472:	f383 8811 	msr	BASEPRI, r3
 8003476:	f3bf 8f6f 	isb	sy
 800347a:	f3bf 8f4f 	dsb	sy
 800347e:	603b      	str	r3, [r7, #0]
}
 8003480:	bf00      	nop
 8003482:	e7fe      	b.n	8003482 <xTaskIncrementTick+0x46>
 8003484:	4b41      	ldr	r3, [pc, #260]	; (800358c <xTaskIncrementTick+0x150>)
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	60fb      	str	r3, [r7, #12]
 800348a:	4b41      	ldr	r3, [pc, #260]	; (8003590 <xTaskIncrementTick+0x154>)
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	4a3f      	ldr	r2, [pc, #252]	; (800358c <xTaskIncrementTick+0x150>)
 8003490:	6013      	str	r3, [r2, #0]
 8003492:	4a3f      	ldr	r2, [pc, #252]	; (8003590 <xTaskIncrementTick+0x154>)
 8003494:	68fb      	ldr	r3, [r7, #12]
 8003496:	6013      	str	r3, [r2, #0]
 8003498:	4b3e      	ldr	r3, [pc, #248]	; (8003594 <xTaskIncrementTick+0x158>)
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	3301      	adds	r3, #1
 800349e:	4a3d      	ldr	r2, [pc, #244]	; (8003594 <xTaskIncrementTick+0x158>)
 80034a0:	6013      	str	r3, [r2, #0]
 80034a2:	f000 fad1 	bl	8003a48 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80034a6:	4b3c      	ldr	r3, [pc, #240]	; (8003598 <xTaskIncrementTick+0x15c>)
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	693a      	ldr	r2, [r7, #16]
 80034ac:	429a      	cmp	r2, r3
 80034ae:	d349      	bcc.n	8003544 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80034b0:	4b36      	ldr	r3, [pc, #216]	; (800358c <xTaskIncrementTick+0x150>)
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	681b      	ldr	r3, [r3, #0]
 80034b6:	2b00      	cmp	r3, #0
 80034b8:	d104      	bne.n	80034c4 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80034ba:	4b37      	ldr	r3, [pc, #220]	; (8003598 <xTaskIncrementTick+0x15c>)
 80034bc:	f04f 32ff 	mov.w	r2, #4294967295
 80034c0:	601a      	str	r2, [r3, #0]
					break;
 80034c2:	e03f      	b.n	8003544 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80034c4:	4b31      	ldr	r3, [pc, #196]	; (800358c <xTaskIncrementTick+0x150>)
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	68db      	ldr	r3, [r3, #12]
 80034ca:	68db      	ldr	r3, [r3, #12]
 80034cc:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80034ce:	68bb      	ldr	r3, [r7, #8]
 80034d0:	685b      	ldr	r3, [r3, #4]
 80034d2:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80034d4:	693a      	ldr	r2, [r7, #16]
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	429a      	cmp	r2, r3
 80034da:	d203      	bcs.n	80034e4 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80034dc:	4a2e      	ldr	r2, [pc, #184]	; (8003598 <xTaskIncrementTick+0x15c>)
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80034e2:	e02f      	b.n	8003544 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80034e4:	68bb      	ldr	r3, [r7, #8]
 80034e6:	3304      	adds	r3, #4
 80034e8:	4618      	mov	r0, r3
 80034ea:	f7fe ff99 	bl	8002420 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80034ee:	68bb      	ldr	r3, [r7, #8]
 80034f0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80034f2:	2b00      	cmp	r3, #0
 80034f4:	d004      	beq.n	8003500 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80034f6:	68bb      	ldr	r3, [r7, #8]
 80034f8:	3318      	adds	r3, #24
 80034fa:	4618      	mov	r0, r3
 80034fc:	f7fe ff90 	bl	8002420 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8003500:	68bb      	ldr	r3, [r7, #8]
 8003502:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003504:	4b25      	ldr	r3, [pc, #148]	; (800359c <xTaskIncrementTick+0x160>)
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	429a      	cmp	r2, r3
 800350a:	d903      	bls.n	8003514 <xTaskIncrementTick+0xd8>
 800350c:	68bb      	ldr	r3, [r7, #8]
 800350e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003510:	4a22      	ldr	r2, [pc, #136]	; (800359c <xTaskIncrementTick+0x160>)
 8003512:	6013      	str	r3, [r2, #0]
 8003514:	68bb      	ldr	r3, [r7, #8]
 8003516:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003518:	4613      	mov	r3, r2
 800351a:	009b      	lsls	r3, r3, #2
 800351c:	4413      	add	r3, r2
 800351e:	009b      	lsls	r3, r3, #2
 8003520:	4a1f      	ldr	r2, [pc, #124]	; (80035a0 <xTaskIncrementTick+0x164>)
 8003522:	441a      	add	r2, r3
 8003524:	68bb      	ldr	r3, [r7, #8]
 8003526:	3304      	adds	r3, #4
 8003528:	4619      	mov	r1, r3
 800352a:	4610      	mov	r0, r2
 800352c:	f7fe ff1b 	bl	8002366 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8003530:	68bb      	ldr	r3, [r7, #8]
 8003532:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003534:	4b1b      	ldr	r3, [pc, #108]	; (80035a4 <xTaskIncrementTick+0x168>)
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800353a:	429a      	cmp	r2, r3
 800353c:	d3b8      	bcc.n	80034b0 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 800353e:	2301      	movs	r3, #1
 8003540:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003542:	e7b5      	b.n	80034b0 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8003544:	4b17      	ldr	r3, [pc, #92]	; (80035a4 <xTaskIncrementTick+0x168>)
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800354a:	4915      	ldr	r1, [pc, #84]	; (80035a0 <xTaskIncrementTick+0x164>)
 800354c:	4613      	mov	r3, r2
 800354e:	009b      	lsls	r3, r3, #2
 8003550:	4413      	add	r3, r2
 8003552:	009b      	lsls	r3, r3, #2
 8003554:	440b      	add	r3, r1
 8003556:	681b      	ldr	r3, [r3, #0]
 8003558:	2b01      	cmp	r3, #1
 800355a:	d901      	bls.n	8003560 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 800355c:	2301      	movs	r3, #1
 800355e:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8003560:	4b11      	ldr	r3, [pc, #68]	; (80035a8 <xTaskIncrementTick+0x16c>)
 8003562:	681b      	ldr	r3, [r3, #0]
 8003564:	2b00      	cmp	r3, #0
 8003566:	d007      	beq.n	8003578 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 8003568:	2301      	movs	r3, #1
 800356a:	617b      	str	r3, [r7, #20]
 800356c:	e004      	b.n	8003578 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800356e:	4b0f      	ldr	r3, [pc, #60]	; (80035ac <xTaskIncrementTick+0x170>)
 8003570:	681b      	ldr	r3, [r3, #0]
 8003572:	3301      	adds	r3, #1
 8003574:	4a0d      	ldr	r2, [pc, #52]	; (80035ac <xTaskIncrementTick+0x170>)
 8003576:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8003578:	697b      	ldr	r3, [r7, #20]
}
 800357a:	4618      	mov	r0, r3
 800357c:	3718      	adds	r7, #24
 800357e:	46bd      	mov	sp, r7
 8003580:	bd80      	pop	{r7, pc}
 8003582:	bf00      	nop
 8003584:	20000c4c 	.word	0x20000c4c
 8003588:	20000c28 	.word	0x20000c28
 800358c:	20000bdc 	.word	0x20000bdc
 8003590:	20000be0 	.word	0x20000be0
 8003594:	20000c3c 	.word	0x20000c3c
 8003598:	20000c44 	.word	0x20000c44
 800359c:	20000c2c 	.word	0x20000c2c
 80035a0:	20000754 	.word	0x20000754
 80035a4:	20000750 	.word	0x20000750
 80035a8:	20000c38 	.word	0x20000c38
 80035ac:	20000c34 	.word	0x20000c34

080035b0 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80035b0:	b480      	push	{r7}
 80035b2:	b085      	sub	sp, #20
 80035b4:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80035b6:	4b28      	ldr	r3, [pc, #160]	; (8003658 <vTaskSwitchContext+0xa8>)
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	2b00      	cmp	r3, #0
 80035bc:	d003      	beq.n	80035c6 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80035be:	4b27      	ldr	r3, [pc, #156]	; (800365c <vTaskSwitchContext+0xac>)
 80035c0:	2201      	movs	r2, #1
 80035c2:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80035c4:	e041      	b.n	800364a <vTaskSwitchContext+0x9a>
		xYieldPending = pdFALSE;
 80035c6:	4b25      	ldr	r3, [pc, #148]	; (800365c <vTaskSwitchContext+0xac>)
 80035c8:	2200      	movs	r2, #0
 80035ca:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80035cc:	4b24      	ldr	r3, [pc, #144]	; (8003660 <vTaskSwitchContext+0xb0>)
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	60fb      	str	r3, [r7, #12]
 80035d2:	e010      	b.n	80035f6 <vTaskSwitchContext+0x46>
 80035d4:	68fb      	ldr	r3, [r7, #12]
 80035d6:	2b00      	cmp	r3, #0
 80035d8:	d10a      	bne.n	80035f0 <vTaskSwitchContext+0x40>
	__asm volatile
 80035da:	f04f 0350 	mov.w	r3, #80	; 0x50
 80035de:	f383 8811 	msr	BASEPRI, r3
 80035e2:	f3bf 8f6f 	isb	sy
 80035e6:	f3bf 8f4f 	dsb	sy
 80035ea:	607b      	str	r3, [r7, #4]
}
 80035ec:	bf00      	nop
 80035ee:	e7fe      	b.n	80035ee <vTaskSwitchContext+0x3e>
 80035f0:	68fb      	ldr	r3, [r7, #12]
 80035f2:	3b01      	subs	r3, #1
 80035f4:	60fb      	str	r3, [r7, #12]
 80035f6:	491b      	ldr	r1, [pc, #108]	; (8003664 <vTaskSwitchContext+0xb4>)
 80035f8:	68fa      	ldr	r2, [r7, #12]
 80035fa:	4613      	mov	r3, r2
 80035fc:	009b      	lsls	r3, r3, #2
 80035fe:	4413      	add	r3, r2
 8003600:	009b      	lsls	r3, r3, #2
 8003602:	440b      	add	r3, r1
 8003604:	681b      	ldr	r3, [r3, #0]
 8003606:	2b00      	cmp	r3, #0
 8003608:	d0e4      	beq.n	80035d4 <vTaskSwitchContext+0x24>
 800360a:	68fa      	ldr	r2, [r7, #12]
 800360c:	4613      	mov	r3, r2
 800360e:	009b      	lsls	r3, r3, #2
 8003610:	4413      	add	r3, r2
 8003612:	009b      	lsls	r3, r3, #2
 8003614:	4a13      	ldr	r2, [pc, #76]	; (8003664 <vTaskSwitchContext+0xb4>)
 8003616:	4413      	add	r3, r2
 8003618:	60bb      	str	r3, [r7, #8]
 800361a:	68bb      	ldr	r3, [r7, #8]
 800361c:	685b      	ldr	r3, [r3, #4]
 800361e:	685a      	ldr	r2, [r3, #4]
 8003620:	68bb      	ldr	r3, [r7, #8]
 8003622:	605a      	str	r2, [r3, #4]
 8003624:	68bb      	ldr	r3, [r7, #8]
 8003626:	685a      	ldr	r2, [r3, #4]
 8003628:	68bb      	ldr	r3, [r7, #8]
 800362a:	3308      	adds	r3, #8
 800362c:	429a      	cmp	r2, r3
 800362e:	d104      	bne.n	800363a <vTaskSwitchContext+0x8a>
 8003630:	68bb      	ldr	r3, [r7, #8]
 8003632:	685b      	ldr	r3, [r3, #4]
 8003634:	685a      	ldr	r2, [r3, #4]
 8003636:	68bb      	ldr	r3, [r7, #8]
 8003638:	605a      	str	r2, [r3, #4]
 800363a:	68bb      	ldr	r3, [r7, #8]
 800363c:	685b      	ldr	r3, [r3, #4]
 800363e:	68db      	ldr	r3, [r3, #12]
 8003640:	4a09      	ldr	r2, [pc, #36]	; (8003668 <vTaskSwitchContext+0xb8>)
 8003642:	6013      	str	r3, [r2, #0]
 8003644:	4a06      	ldr	r2, [pc, #24]	; (8003660 <vTaskSwitchContext+0xb0>)
 8003646:	68fb      	ldr	r3, [r7, #12]
 8003648:	6013      	str	r3, [r2, #0]
}
 800364a:	bf00      	nop
 800364c:	3714      	adds	r7, #20
 800364e:	46bd      	mov	sp, r7
 8003650:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003654:	4770      	bx	lr
 8003656:	bf00      	nop
 8003658:	20000c4c 	.word	0x20000c4c
 800365c:	20000c38 	.word	0x20000c38
 8003660:	20000c2c 	.word	0x20000c2c
 8003664:	20000754 	.word	0x20000754
 8003668:	20000750 	.word	0x20000750

0800366c <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800366c:	b580      	push	{r7, lr}
 800366e:	b084      	sub	sp, #16
 8003670:	af00      	add	r7, sp, #0
 8003672:	6078      	str	r0, [r7, #4]
 8003674:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	2b00      	cmp	r3, #0
 800367a:	d10a      	bne.n	8003692 <vTaskPlaceOnEventList+0x26>
	__asm volatile
 800367c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003680:	f383 8811 	msr	BASEPRI, r3
 8003684:	f3bf 8f6f 	isb	sy
 8003688:	f3bf 8f4f 	dsb	sy
 800368c:	60fb      	str	r3, [r7, #12]
}
 800368e:	bf00      	nop
 8003690:	e7fe      	b.n	8003690 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8003692:	4b07      	ldr	r3, [pc, #28]	; (80036b0 <vTaskPlaceOnEventList+0x44>)
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	3318      	adds	r3, #24
 8003698:	4619      	mov	r1, r3
 800369a:	6878      	ldr	r0, [r7, #4]
 800369c:	f7fe fe87 	bl	80023ae <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80036a0:	2101      	movs	r1, #1
 80036a2:	6838      	ldr	r0, [r7, #0]
 80036a4:	f000 fa7c 	bl	8003ba0 <prvAddCurrentTaskToDelayedList>
}
 80036a8:	bf00      	nop
 80036aa:	3710      	adds	r7, #16
 80036ac:	46bd      	mov	sp, r7
 80036ae:	bd80      	pop	{r7, pc}
 80036b0:	20000750 	.word	0x20000750

080036b4 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80036b4:	b580      	push	{r7, lr}
 80036b6:	b086      	sub	sp, #24
 80036b8:	af00      	add	r7, sp, #0
 80036ba:	60f8      	str	r0, [r7, #12]
 80036bc:	60b9      	str	r1, [r7, #8]
 80036be:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 80036c0:	68fb      	ldr	r3, [r7, #12]
 80036c2:	2b00      	cmp	r3, #0
 80036c4:	d10a      	bne.n	80036dc <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 80036c6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80036ca:	f383 8811 	msr	BASEPRI, r3
 80036ce:	f3bf 8f6f 	isb	sy
 80036d2:	f3bf 8f4f 	dsb	sy
 80036d6:	617b      	str	r3, [r7, #20]
}
 80036d8:	bf00      	nop
 80036da:	e7fe      	b.n	80036da <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80036dc:	4b0a      	ldr	r3, [pc, #40]	; (8003708 <vTaskPlaceOnEventListRestricted+0x54>)
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	3318      	adds	r3, #24
 80036e2:	4619      	mov	r1, r3
 80036e4:	68f8      	ldr	r0, [r7, #12]
 80036e6:	f7fe fe3e 	bl	8002366 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	2b00      	cmp	r3, #0
 80036ee:	d002      	beq.n	80036f6 <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 80036f0:	f04f 33ff 	mov.w	r3, #4294967295
 80036f4:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 80036f6:	6879      	ldr	r1, [r7, #4]
 80036f8:	68b8      	ldr	r0, [r7, #8]
 80036fa:	f000 fa51 	bl	8003ba0 <prvAddCurrentTaskToDelayedList>
	}
 80036fe:	bf00      	nop
 8003700:	3718      	adds	r7, #24
 8003702:	46bd      	mov	sp, r7
 8003704:	bd80      	pop	{r7, pc}
 8003706:	bf00      	nop
 8003708:	20000750 	.word	0x20000750

0800370c <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800370c:	b580      	push	{r7, lr}
 800370e:	b086      	sub	sp, #24
 8003710:	af00      	add	r7, sp, #0
 8003712:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	68db      	ldr	r3, [r3, #12]
 8003718:	68db      	ldr	r3, [r3, #12]
 800371a:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800371c:	693b      	ldr	r3, [r7, #16]
 800371e:	2b00      	cmp	r3, #0
 8003720:	d10a      	bne.n	8003738 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 8003722:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003726:	f383 8811 	msr	BASEPRI, r3
 800372a:	f3bf 8f6f 	isb	sy
 800372e:	f3bf 8f4f 	dsb	sy
 8003732:	60fb      	str	r3, [r7, #12]
}
 8003734:	bf00      	nop
 8003736:	e7fe      	b.n	8003736 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8003738:	693b      	ldr	r3, [r7, #16]
 800373a:	3318      	adds	r3, #24
 800373c:	4618      	mov	r0, r3
 800373e:	f7fe fe6f 	bl	8002420 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003742:	4b1e      	ldr	r3, [pc, #120]	; (80037bc <xTaskRemoveFromEventList+0xb0>)
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	2b00      	cmp	r3, #0
 8003748:	d11d      	bne.n	8003786 <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800374a:	693b      	ldr	r3, [r7, #16]
 800374c:	3304      	adds	r3, #4
 800374e:	4618      	mov	r0, r3
 8003750:	f7fe fe66 	bl	8002420 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8003754:	693b      	ldr	r3, [r7, #16]
 8003756:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003758:	4b19      	ldr	r3, [pc, #100]	; (80037c0 <xTaskRemoveFromEventList+0xb4>)
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	429a      	cmp	r2, r3
 800375e:	d903      	bls.n	8003768 <xTaskRemoveFromEventList+0x5c>
 8003760:	693b      	ldr	r3, [r7, #16]
 8003762:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003764:	4a16      	ldr	r2, [pc, #88]	; (80037c0 <xTaskRemoveFromEventList+0xb4>)
 8003766:	6013      	str	r3, [r2, #0]
 8003768:	693b      	ldr	r3, [r7, #16]
 800376a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800376c:	4613      	mov	r3, r2
 800376e:	009b      	lsls	r3, r3, #2
 8003770:	4413      	add	r3, r2
 8003772:	009b      	lsls	r3, r3, #2
 8003774:	4a13      	ldr	r2, [pc, #76]	; (80037c4 <xTaskRemoveFromEventList+0xb8>)
 8003776:	441a      	add	r2, r3
 8003778:	693b      	ldr	r3, [r7, #16]
 800377a:	3304      	adds	r3, #4
 800377c:	4619      	mov	r1, r3
 800377e:	4610      	mov	r0, r2
 8003780:	f7fe fdf1 	bl	8002366 <vListInsertEnd>
 8003784:	e005      	b.n	8003792 <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8003786:	693b      	ldr	r3, [r7, #16]
 8003788:	3318      	adds	r3, #24
 800378a:	4619      	mov	r1, r3
 800378c:	480e      	ldr	r0, [pc, #56]	; (80037c8 <xTaskRemoveFromEventList+0xbc>)
 800378e:	f7fe fdea 	bl	8002366 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8003792:	693b      	ldr	r3, [r7, #16]
 8003794:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003796:	4b0d      	ldr	r3, [pc, #52]	; (80037cc <xTaskRemoveFromEventList+0xc0>)
 8003798:	681b      	ldr	r3, [r3, #0]
 800379a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800379c:	429a      	cmp	r2, r3
 800379e:	d905      	bls.n	80037ac <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 80037a0:	2301      	movs	r3, #1
 80037a2:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 80037a4:	4b0a      	ldr	r3, [pc, #40]	; (80037d0 <xTaskRemoveFromEventList+0xc4>)
 80037a6:	2201      	movs	r2, #1
 80037a8:	601a      	str	r2, [r3, #0]
 80037aa:	e001      	b.n	80037b0 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 80037ac:	2300      	movs	r3, #0
 80037ae:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 80037b0:	697b      	ldr	r3, [r7, #20]
}
 80037b2:	4618      	mov	r0, r3
 80037b4:	3718      	adds	r7, #24
 80037b6:	46bd      	mov	sp, r7
 80037b8:	bd80      	pop	{r7, pc}
 80037ba:	bf00      	nop
 80037bc:	20000c4c 	.word	0x20000c4c
 80037c0:	20000c2c 	.word	0x20000c2c
 80037c4:	20000754 	.word	0x20000754
 80037c8:	20000be4 	.word	0x20000be4
 80037cc:	20000750 	.word	0x20000750
 80037d0:	20000c38 	.word	0x20000c38

080037d4 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80037d4:	b480      	push	{r7}
 80037d6:	b083      	sub	sp, #12
 80037d8:	af00      	add	r7, sp, #0
 80037da:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80037dc:	4b06      	ldr	r3, [pc, #24]	; (80037f8 <vTaskInternalSetTimeOutState+0x24>)
 80037de:	681a      	ldr	r2, [r3, #0]
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80037e4:	4b05      	ldr	r3, [pc, #20]	; (80037fc <vTaskInternalSetTimeOutState+0x28>)
 80037e6:	681a      	ldr	r2, [r3, #0]
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	605a      	str	r2, [r3, #4]
}
 80037ec:	bf00      	nop
 80037ee:	370c      	adds	r7, #12
 80037f0:	46bd      	mov	sp, r7
 80037f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037f6:	4770      	bx	lr
 80037f8:	20000c3c 	.word	0x20000c3c
 80037fc:	20000c28 	.word	0x20000c28

08003800 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8003800:	b580      	push	{r7, lr}
 8003802:	b088      	sub	sp, #32
 8003804:	af00      	add	r7, sp, #0
 8003806:	6078      	str	r0, [r7, #4]
 8003808:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	2b00      	cmp	r3, #0
 800380e:	d10a      	bne.n	8003826 <xTaskCheckForTimeOut+0x26>
	__asm volatile
 8003810:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003814:	f383 8811 	msr	BASEPRI, r3
 8003818:	f3bf 8f6f 	isb	sy
 800381c:	f3bf 8f4f 	dsb	sy
 8003820:	613b      	str	r3, [r7, #16]
}
 8003822:	bf00      	nop
 8003824:	e7fe      	b.n	8003824 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8003826:	683b      	ldr	r3, [r7, #0]
 8003828:	2b00      	cmp	r3, #0
 800382a:	d10a      	bne.n	8003842 <xTaskCheckForTimeOut+0x42>
	__asm volatile
 800382c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003830:	f383 8811 	msr	BASEPRI, r3
 8003834:	f3bf 8f6f 	isb	sy
 8003838:	f3bf 8f4f 	dsb	sy
 800383c:	60fb      	str	r3, [r7, #12]
}
 800383e:	bf00      	nop
 8003840:	e7fe      	b.n	8003840 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 8003842:	f000 fe7f 	bl	8004544 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8003846:	4b1d      	ldr	r3, [pc, #116]	; (80038bc <xTaskCheckForTimeOut+0xbc>)
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	685b      	ldr	r3, [r3, #4]
 8003850:	69ba      	ldr	r2, [r7, #24]
 8003852:	1ad3      	subs	r3, r2, r3
 8003854:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8003856:	683b      	ldr	r3, [r7, #0]
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800385e:	d102      	bne.n	8003866 <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8003860:	2300      	movs	r3, #0
 8003862:	61fb      	str	r3, [r7, #28]
 8003864:	e023      	b.n	80038ae <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	681a      	ldr	r2, [r3, #0]
 800386a:	4b15      	ldr	r3, [pc, #84]	; (80038c0 <xTaskCheckForTimeOut+0xc0>)
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	429a      	cmp	r2, r3
 8003870:	d007      	beq.n	8003882 <xTaskCheckForTimeOut+0x82>
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	685b      	ldr	r3, [r3, #4]
 8003876:	69ba      	ldr	r2, [r7, #24]
 8003878:	429a      	cmp	r2, r3
 800387a:	d302      	bcc.n	8003882 <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800387c:	2301      	movs	r3, #1
 800387e:	61fb      	str	r3, [r7, #28]
 8003880:	e015      	b.n	80038ae <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8003882:	683b      	ldr	r3, [r7, #0]
 8003884:	681b      	ldr	r3, [r3, #0]
 8003886:	697a      	ldr	r2, [r7, #20]
 8003888:	429a      	cmp	r2, r3
 800388a:	d20b      	bcs.n	80038a4 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800388c:	683b      	ldr	r3, [r7, #0]
 800388e:	681a      	ldr	r2, [r3, #0]
 8003890:	697b      	ldr	r3, [r7, #20]
 8003892:	1ad2      	subs	r2, r2, r3
 8003894:	683b      	ldr	r3, [r7, #0]
 8003896:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8003898:	6878      	ldr	r0, [r7, #4]
 800389a:	f7ff ff9b 	bl	80037d4 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800389e:	2300      	movs	r3, #0
 80038a0:	61fb      	str	r3, [r7, #28]
 80038a2:	e004      	b.n	80038ae <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 80038a4:	683b      	ldr	r3, [r7, #0]
 80038a6:	2200      	movs	r2, #0
 80038a8:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 80038aa:	2301      	movs	r3, #1
 80038ac:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 80038ae:	f000 fe79 	bl	80045a4 <vPortExitCritical>

	return xReturn;
 80038b2:	69fb      	ldr	r3, [r7, #28]
}
 80038b4:	4618      	mov	r0, r3
 80038b6:	3720      	adds	r7, #32
 80038b8:	46bd      	mov	sp, r7
 80038ba:	bd80      	pop	{r7, pc}
 80038bc:	20000c28 	.word	0x20000c28
 80038c0:	20000c3c 	.word	0x20000c3c

080038c4 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80038c4:	b480      	push	{r7}
 80038c6:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 80038c8:	4b03      	ldr	r3, [pc, #12]	; (80038d8 <vTaskMissedYield+0x14>)
 80038ca:	2201      	movs	r2, #1
 80038cc:	601a      	str	r2, [r3, #0]
}
 80038ce:	bf00      	nop
 80038d0:	46bd      	mov	sp, r7
 80038d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038d6:	4770      	bx	lr
 80038d8:	20000c38 	.word	0x20000c38

080038dc <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80038dc:	b580      	push	{r7, lr}
 80038de:	b082      	sub	sp, #8
 80038e0:	af00      	add	r7, sp, #0
 80038e2:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80038e4:	f000 f852 	bl	800398c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80038e8:	4b06      	ldr	r3, [pc, #24]	; (8003904 <prvIdleTask+0x28>)
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	2b01      	cmp	r3, #1
 80038ee:	d9f9      	bls.n	80038e4 <prvIdleTask+0x8>
			{
				taskYIELD();
 80038f0:	4b05      	ldr	r3, [pc, #20]	; (8003908 <prvIdleTask+0x2c>)
 80038f2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80038f6:	601a      	str	r2, [r3, #0]
 80038f8:	f3bf 8f4f 	dsb	sy
 80038fc:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8003900:	e7f0      	b.n	80038e4 <prvIdleTask+0x8>
 8003902:	bf00      	nop
 8003904:	20000754 	.word	0x20000754
 8003908:	e000ed04 	.word	0xe000ed04

0800390c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800390c:	b580      	push	{r7, lr}
 800390e:	b082      	sub	sp, #8
 8003910:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8003912:	2300      	movs	r3, #0
 8003914:	607b      	str	r3, [r7, #4]
 8003916:	e00c      	b.n	8003932 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8003918:	687a      	ldr	r2, [r7, #4]
 800391a:	4613      	mov	r3, r2
 800391c:	009b      	lsls	r3, r3, #2
 800391e:	4413      	add	r3, r2
 8003920:	009b      	lsls	r3, r3, #2
 8003922:	4a12      	ldr	r2, [pc, #72]	; (800396c <prvInitialiseTaskLists+0x60>)
 8003924:	4413      	add	r3, r2
 8003926:	4618      	mov	r0, r3
 8003928:	f7fe fcf0 	bl	800230c <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	3301      	adds	r3, #1
 8003930:	607b      	str	r3, [r7, #4]
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	2b37      	cmp	r3, #55	; 0x37
 8003936:	d9ef      	bls.n	8003918 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8003938:	480d      	ldr	r0, [pc, #52]	; (8003970 <prvInitialiseTaskLists+0x64>)
 800393a:	f7fe fce7 	bl	800230c <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800393e:	480d      	ldr	r0, [pc, #52]	; (8003974 <prvInitialiseTaskLists+0x68>)
 8003940:	f7fe fce4 	bl	800230c <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8003944:	480c      	ldr	r0, [pc, #48]	; (8003978 <prvInitialiseTaskLists+0x6c>)
 8003946:	f7fe fce1 	bl	800230c <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800394a:	480c      	ldr	r0, [pc, #48]	; (800397c <prvInitialiseTaskLists+0x70>)
 800394c:	f7fe fcde 	bl	800230c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8003950:	480b      	ldr	r0, [pc, #44]	; (8003980 <prvInitialiseTaskLists+0x74>)
 8003952:	f7fe fcdb 	bl	800230c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8003956:	4b0b      	ldr	r3, [pc, #44]	; (8003984 <prvInitialiseTaskLists+0x78>)
 8003958:	4a05      	ldr	r2, [pc, #20]	; (8003970 <prvInitialiseTaskLists+0x64>)
 800395a:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800395c:	4b0a      	ldr	r3, [pc, #40]	; (8003988 <prvInitialiseTaskLists+0x7c>)
 800395e:	4a05      	ldr	r2, [pc, #20]	; (8003974 <prvInitialiseTaskLists+0x68>)
 8003960:	601a      	str	r2, [r3, #0]
}
 8003962:	bf00      	nop
 8003964:	3708      	adds	r7, #8
 8003966:	46bd      	mov	sp, r7
 8003968:	bd80      	pop	{r7, pc}
 800396a:	bf00      	nop
 800396c:	20000754 	.word	0x20000754
 8003970:	20000bb4 	.word	0x20000bb4
 8003974:	20000bc8 	.word	0x20000bc8
 8003978:	20000be4 	.word	0x20000be4
 800397c:	20000bf8 	.word	0x20000bf8
 8003980:	20000c10 	.word	0x20000c10
 8003984:	20000bdc 	.word	0x20000bdc
 8003988:	20000be0 	.word	0x20000be0

0800398c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800398c:	b580      	push	{r7, lr}
 800398e:	b082      	sub	sp, #8
 8003990:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8003992:	e019      	b.n	80039c8 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8003994:	f000 fdd6 	bl	8004544 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003998:	4b10      	ldr	r3, [pc, #64]	; (80039dc <prvCheckTasksWaitingTermination+0x50>)
 800399a:	68db      	ldr	r3, [r3, #12]
 800399c:	68db      	ldr	r3, [r3, #12]
 800399e:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	3304      	adds	r3, #4
 80039a4:	4618      	mov	r0, r3
 80039a6:	f7fe fd3b 	bl	8002420 <uxListRemove>
				--uxCurrentNumberOfTasks;
 80039aa:	4b0d      	ldr	r3, [pc, #52]	; (80039e0 <prvCheckTasksWaitingTermination+0x54>)
 80039ac:	681b      	ldr	r3, [r3, #0]
 80039ae:	3b01      	subs	r3, #1
 80039b0:	4a0b      	ldr	r2, [pc, #44]	; (80039e0 <prvCheckTasksWaitingTermination+0x54>)
 80039b2:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80039b4:	4b0b      	ldr	r3, [pc, #44]	; (80039e4 <prvCheckTasksWaitingTermination+0x58>)
 80039b6:	681b      	ldr	r3, [r3, #0]
 80039b8:	3b01      	subs	r3, #1
 80039ba:	4a0a      	ldr	r2, [pc, #40]	; (80039e4 <prvCheckTasksWaitingTermination+0x58>)
 80039bc:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80039be:	f000 fdf1 	bl	80045a4 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80039c2:	6878      	ldr	r0, [r7, #4]
 80039c4:	f000 f810 	bl	80039e8 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80039c8:	4b06      	ldr	r3, [pc, #24]	; (80039e4 <prvCheckTasksWaitingTermination+0x58>)
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	2b00      	cmp	r3, #0
 80039ce:	d1e1      	bne.n	8003994 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80039d0:	bf00      	nop
 80039d2:	bf00      	nop
 80039d4:	3708      	adds	r7, #8
 80039d6:	46bd      	mov	sp, r7
 80039d8:	bd80      	pop	{r7, pc}
 80039da:	bf00      	nop
 80039dc:	20000bf8 	.word	0x20000bf8
 80039e0:	20000c24 	.word	0x20000c24
 80039e4:	20000c0c 	.word	0x20000c0c

080039e8 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80039e8:	b580      	push	{r7, lr}
 80039ea:	b084      	sub	sp, #16
 80039ec:	af00      	add	r7, sp, #0
 80039ee:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 80039f6:	2b00      	cmp	r3, #0
 80039f8:	d108      	bne.n	8003a0c <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80039fe:	4618      	mov	r0, r3
 8003a00:	f000 ff8e 	bl	8004920 <vPortFree>
				vPortFree( pxTCB );
 8003a04:	6878      	ldr	r0, [r7, #4]
 8003a06:	f000 ff8b 	bl	8004920 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8003a0a:	e018      	b.n	8003a3e <prvDeleteTCB+0x56>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8003a12:	2b01      	cmp	r3, #1
 8003a14:	d103      	bne.n	8003a1e <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8003a16:	6878      	ldr	r0, [r7, #4]
 8003a18:	f000 ff82 	bl	8004920 <vPortFree>
	}
 8003a1c:	e00f      	b.n	8003a3e <prvDeleteTCB+0x56>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8003a24:	2b02      	cmp	r3, #2
 8003a26:	d00a      	beq.n	8003a3e <prvDeleteTCB+0x56>
	__asm volatile
 8003a28:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003a2c:	f383 8811 	msr	BASEPRI, r3
 8003a30:	f3bf 8f6f 	isb	sy
 8003a34:	f3bf 8f4f 	dsb	sy
 8003a38:	60fb      	str	r3, [r7, #12]
}
 8003a3a:	bf00      	nop
 8003a3c:	e7fe      	b.n	8003a3c <prvDeleteTCB+0x54>
	}
 8003a3e:	bf00      	nop
 8003a40:	3710      	adds	r7, #16
 8003a42:	46bd      	mov	sp, r7
 8003a44:	bd80      	pop	{r7, pc}
	...

08003a48 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8003a48:	b480      	push	{r7}
 8003a4a:	b083      	sub	sp, #12
 8003a4c:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003a4e:	4b0c      	ldr	r3, [pc, #48]	; (8003a80 <prvResetNextTaskUnblockTime+0x38>)
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	2b00      	cmp	r3, #0
 8003a56:	d104      	bne.n	8003a62 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8003a58:	4b0a      	ldr	r3, [pc, #40]	; (8003a84 <prvResetNextTaskUnblockTime+0x3c>)
 8003a5a:	f04f 32ff 	mov.w	r2, #4294967295
 8003a5e:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8003a60:	e008      	b.n	8003a74 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003a62:	4b07      	ldr	r3, [pc, #28]	; (8003a80 <prvResetNextTaskUnblockTime+0x38>)
 8003a64:	681b      	ldr	r3, [r3, #0]
 8003a66:	68db      	ldr	r3, [r3, #12]
 8003a68:	68db      	ldr	r3, [r3, #12]
 8003a6a:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	685b      	ldr	r3, [r3, #4]
 8003a70:	4a04      	ldr	r2, [pc, #16]	; (8003a84 <prvResetNextTaskUnblockTime+0x3c>)
 8003a72:	6013      	str	r3, [r2, #0]
}
 8003a74:	bf00      	nop
 8003a76:	370c      	adds	r7, #12
 8003a78:	46bd      	mov	sp, r7
 8003a7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a7e:	4770      	bx	lr
 8003a80:	20000bdc 	.word	0x20000bdc
 8003a84:	20000c44 	.word	0x20000c44

08003a88 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8003a88:	b480      	push	{r7}
 8003a8a:	b083      	sub	sp, #12
 8003a8c:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8003a8e:	4b0b      	ldr	r3, [pc, #44]	; (8003abc <xTaskGetSchedulerState+0x34>)
 8003a90:	681b      	ldr	r3, [r3, #0]
 8003a92:	2b00      	cmp	r3, #0
 8003a94:	d102      	bne.n	8003a9c <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8003a96:	2301      	movs	r3, #1
 8003a98:	607b      	str	r3, [r7, #4]
 8003a9a:	e008      	b.n	8003aae <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003a9c:	4b08      	ldr	r3, [pc, #32]	; (8003ac0 <xTaskGetSchedulerState+0x38>)
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	2b00      	cmp	r3, #0
 8003aa2:	d102      	bne.n	8003aaa <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8003aa4:	2302      	movs	r3, #2
 8003aa6:	607b      	str	r3, [r7, #4]
 8003aa8:	e001      	b.n	8003aae <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8003aaa:	2300      	movs	r3, #0
 8003aac:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8003aae:	687b      	ldr	r3, [r7, #4]
	}
 8003ab0:	4618      	mov	r0, r3
 8003ab2:	370c      	adds	r7, #12
 8003ab4:	46bd      	mov	sp, r7
 8003ab6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aba:	4770      	bx	lr
 8003abc:	20000c30 	.word	0x20000c30
 8003ac0:	20000c4c 	.word	0x20000c4c

08003ac4 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8003ac4:	b580      	push	{r7, lr}
 8003ac6:	b086      	sub	sp, #24
 8003ac8:	af00      	add	r7, sp, #0
 8003aca:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8003ad0:	2300      	movs	r3, #0
 8003ad2:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	2b00      	cmp	r3, #0
 8003ad8:	d056      	beq.n	8003b88 <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8003ada:	4b2e      	ldr	r3, [pc, #184]	; (8003b94 <xTaskPriorityDisinherit+0xd0>)
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	693a      	ldr	r2, [r7, #16]
 8003ae0:	429a      	cmp	r2, r3
 8003ae2:	d00a      	beq.n	8003afa <xTaskPriorityDisinherit+0x36>
	__asm volatile
 8003ae4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003ae8:	f383 8811 	msr	BASEPRI, r3
 8003aec:	f3bf 8f6f 	isb	sy
 8003af0:	f3bf 8f4f 	dsb	sy
 8003af4:	60fb      	str	r3, [r7, #12]
}
 8003af6:	bf00      	nop
 8003af8:	e7fe      	b.n	8003af8 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8003afa:	693b      	ldr	r3, [r7, #16]
 8003afc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003afe:	2b00      	cmp	r3, #0
 8003b00:	d10a      	bne.n	8003b18 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 8003b02:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003b06:	f383 8811 	msr	BASEPRI, r3
 8003b0a:	f3bf 8f6f 	isb	sy
 8003b0e:	f3bf 8f4f 	dsb	sy
 8003b12:	60bb      	str	r3, [r7, #8]
}
 8003b14:	bf00      	nop
 8003b16:	e7fe      	b.n	8003b16 <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 8003b18:	693b      	ldr	r3, [r7, #16]
 8003b1a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003b1c:	1e5a      	subs	r2, r3, #1
 8003b1e:	693b      	ldr	r3, [r7, #16]
 8003b20:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8003b22:	693b      	ldr	r3, [r7, #16]
 8003b24:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003b26:	693b      	ldr	r3, [r7, #16]
 8003b28:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003b2a:	429a      	cmp	r2, r3
 8003b2c:	d02c      	beq.n	8003b88 <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8003b2e:	693b      	ldr	r3, [r7, #16]
 8003b30:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003b32:	2b00      	cmp	r3, #0
 8003b34:	d128      	bne.n	8003b88 <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8003b36:	693b      	ldr	r3, [r7, #16]
 8003b38:	3304      	adds	r3, #4
 8003b3a:	4618      	mov	r0, r3
 8003b3c:	f7fe fc70 	bl	8002420 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8003b40:	693b      	ldr	r3, [r7, #16]
 8003b42:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8003b44:	693b      	ldr	r3, [r7, #16]
 8003b46:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003b48:	693b      	ldr	r3, [r7, #16]
 8003b4a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b4c:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8003b50:	693b      	ldr	r3, [r7, #16]
 8003b52:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8003b54:	693b      	ldr	r3, [r7, #16]
 8003b56:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003b58:	4b0f      	ldr	r3, [pc, #60]	; (8003b98 <xTaskPriorityDisinherit+0xd4>)
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	429a      	cmp	r2, r3
 8003b5e:	d903      	bls.n	8003b68 <xTaskPriorityDisinherit+0xa4>
 8003b60:	693b      	ldr	r3, [r7, #16]
 8003b62:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b64:	4a0c      	ldr	r2, [pc, #48]	; (8003b98 <xTaskPriorityDisinherit+0xd4>)
 8003b66:	6013      	str	r3, [r2, #0]
 8003b68:	693b      	ldr	r3, [r7, #16]
 8003b6a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003b6c:	4613      	mov	r3, r2
 8003b6e:	009b      	lsls	r3, r3, #2
 8003b70:	4413      	add	r3, r2
 8003b72:	009b      	lsls	r3, r3, #2
 8003b74:	4a09      	ldr	r2, [pc, #36]	; (8003b9c <xTaskPriorityDisinherit+0xd8>)
 8003b76:	441a      	add	r2, r3
 8003b78:	693b      	ldr	r3, [r7, #16]
 8003b7a:	3304      	adds	r3, #4
 8003b7c:	4619      	mov	r1, r3
 8003b7e:	4610      	mov	r0, r2
 8003b80:	f7fe fbf1 	bl	8002366 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8003b84:	2301      	movs	r3, #1
 8003b86:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8003b88:	697b      	ldr	r3, [r7, #20]
	}
 8003b8a:	4618      	mov	r0, r3
 8003b8c:	3718      	adds	r7, #24
 8003b8e:	46bd      	mov	sp, r7
 8003b90:	bd80      	pop	{r7, pc}
 8003b92:	bf00      	nop
 8003b94:	20000750 	.word	0x20000750
 8003b98:	20000c2c 	.word	0x20000c2c
 8003b9c:	20000754 	.word	0x20000754

08003ba0 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8003ba0:	b580      	push	{r7, lr}
 8003ba2:	b084      	sub	sp, #16
 8003ba4:	af00      	add	r7, sp, #0
 8003ba6:	6078      	str	r0, [r7, #4]
 8003ba8:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8003baa:	4b21      	ldr	r3, [pc, #132]	; (8003c30 <prvAddCurrentTaskToDelayedList+0x90>)
 8003bac:	681b      	ldr	r3, [r3, #0]
 8003bae:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8003bb0:	4b20      	ldr	r3, [pc, #128]	; (8003c34 <prvAddCurrentTaskToDelayedList+0x94>)
 8003bb2:	681b      	ldr	r3, [r3, #0]
 8003bb4:	3304      	adds	r3, #4
 8003bb6:	4618      	mov	r0, r3
 8003bb8:	f7fe fc32 	bl	8002420 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003bc2:	d10a      	bne.n	8003bda <prvAddCurrentTaskToDelayedList+0x3a>
 8003bc4:	683b      	ldr	r3, [r7, #0]
 8003bc6:	2b00      	cmp	r3, #0
 8003bc8:	d007      	beq.n	8003bda <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8003bca:	4b1a      	ldr	r3, [pc, #104]	; (8003c34 <prvAddCurrentTaskToDelayedList+0x94>)
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	3304      	adds	r3, #4
 8003bd0:	4619      	mov	r1, r3
 8003bd2:	4819      	ldr	r0, [pc, #100]	; (8003c38 <prvAddCurrentTaskToDelayedList+0x98>)
 8003bd4:	f7fe fbc7 	bl	8002366 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8003bd8:	e026      	b.n	8003c28 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8003bda:	68fa      	ldr	r2, [r7, #12]
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	4413      	add	r3, r2
 8003be0:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8003be2:	4b14      	ldr	r3, [pc, #80]	; (8003c34 <prvAddCurrentTaskToDelayedList+0x94>)
 8003be4:	681b      	ldr	r3, [r3, #0]
 8003be6:	68ba      	ldr	r2, [r7, #8]
 8003be8:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8003bea:	68ba      	ldr	r2, [r7, #8]
 8003bec:	68fb      	ldr	r3, [r7, #12]
 8003bee:	429a      	cmp	r2, r3
 8003bf0:	d209      	bcs.n	8003c06 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8003bf2:	4b12      	ldr	r3, [pc, #72]	; (8003c3c <prvAddCurrentTaskToDelayedList+0x9c>)
 8003bf4:	681a      	ldr	r2, [r3, #0]
 8003bf6:	4b0f      	ldr	r3, [pc, #60]	; (8003c34 <prvAddCurrentTaskToDelayedList+0x94>)
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	3304      	adds	r3, #4
 8003bfc:	4619      	mov	r1, r3
 8003bfe:	4610      	mov	r0, r2
 8003c00:	f7fe fbd5 	bl	80023ae <vListInsert>
}
 8003c04:	e010      	b.n	8003c28 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8003c06:	4b0e      	ldr	r3, [pc, #56]	; (8003c40 <prvAddCurrentTaskToDelayedList+0xa0>)
 8003c08:	681a      	ldr	r2, [r3, #0]
 8003c0a:	4b0a      	ldr	r3, [pc, #40]	; (8003c34 <prvAddCurrentTaskToDelayedList+0x94>)
 8003c0c:	681b      	ldr	r3, [r3, #0]
 8003c0e:	3304      	adds	r3, #4
 8003c10:	4619      	mov	r1, r3
 8003c12:	4610      	mov	r0, r2
 8003c14:	f7fe fbcb 	bl	80023ae <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8003c18:	4b0a      	ldr	r3, [pc, #40]	; (8003c44 <prvAddCurrentTaskToDelayedList+0xa4>)
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	68ba      	ldr	r2, [r7, #8]
 8003c1e:	429a      	cmp	r2, r3
 8003c20:	d202      	bcs.n	8003c28 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8003c22:	4a08      	ldr	r2, [pc, #32]	; (8003c44 <prvAddCurrentTaskToDelayedList+0xa4>)
 8003c24:	68bb      	ldr	r3, [r7, #8]
 8003c26:	6013      	str	r3, [r2, #0]
}
 8003c28:	bf00      	nop
 8003c2a:	3710      	adds	r7, #16
 8003c2c:	46bd      	mov	sp, r7
 8003c2e:	bd80      	pop	{r7, pc}
 8003c30:	20000c28 	.word	0x20000c28
 8003c34:	20000750 	.word	0x20000750
 8003c38:	20000c10 	.word	0x20000c10
 8003c3c:	20000be0 	.word	0x20000be0
 8003c40:	20000bdc 	.word	0x20000bdc
 8003c44:	20000c44 	.word	0x20000c44

08003c48 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8003c48:	b580      	push	{r7, lr}
 8003c4a:	b08a      	sub	sp, #40	; 0x28
 8003c4c:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8003c4e:	2300      	movs	r3, #0
 8003c50:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8003c52:	f000 fb07 	bl	8004264 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8003c56:	4b1c      	ldr	r3, [pc, #112]	; (8003cc8 <xTimerCreateTimerTask+0x80>)
 8003c58:	681b      	ldr	r3, [r3, #0]
 8003c5a:	2b00      	cmp	r3, #0
 8003c5c:	d021      	beq.n	8003ca2 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8003c5e:	2300      	movs	r3, #0
 8003c60:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8003c62:	2300      	movs	r3, #0
 8003c64:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8003c66:	1d3a      	adds	r2, r7, #4
 8003c68:	f107 0108 	add.w	r1, r7, #8
 8003c6c:	f107 030c 	add.w	r3, r7, #12
 8003c70:	4618      	mov	r0, r3
 8003c72:	f7fe fb31 	bl	80022d8 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8003c76:	6879      	ldr	r1, [r7, #4]
 8003c78:	68bb      	ldr	r3, [r7, #8]
 8003c7a:	68fa      	ldr	r2, [r7, #12]
 8003c7c:	9202      	str	r2, [sp, #8]
 8003c7e:	9301      	str	r3, [sp, #4]
 8003c80:	2302      	movs	r3, #2
 8003c82:	9300      	str	r3, [sp, #0]
 8003c84:	2300      	movs	r3, #0
 8003c86:	460a      	mov	r2, r1
 8003c88:	4910      	ldr	r1, [pc, #64]	; (8003ccc <xTimerCreateTimerTask+0x84>)
 8003c8a:	4811      	ldr	r0, [pc, #68]	; (8003cd0 <xTimerCreateTimerTask+0x88>)
 8003c8c:	f7ff f8de 	bl	8002e4c <xTaskCreateStatic>
 8003c90:	4603      	mov	r3, r0
 8003c92:	4a10      	ldr	r2, [pc, #64]	; (8003cd4 <xTimerCreateTimerTask+0x8c>)
 8003c94:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8003c96:	4b0f      	ldr	r3, [pc, #60]	; (8003cd4 <xTimerCreateTimerTask+0x8c>)
 8003c98:	681b      	ldr	r3, [r3, #0]
 8003c9a:	2b00      	cmp	r3, #0
 8003c9c:	d001      	beq.n	8003ca2 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8003c9e:	2301      	movs	r3, #1
 8003ca0:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8003ca2:	697b      	ldr	r3, [r7, #20]
 8003ca4:	2b00      	cmp	r3, #0
 8003ca6:	d10a      	bne.n	8003cbe <xTimerCreateTimerTask+0x76>
	__asm volatile
 8003ca8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003cac:	f383 8811 	msr	BASEPRI, r3
 8003cb0:	f3bf 8f6f 	isb	sy
 8003cb4:	f3bf 8f4f 	dsb	sy
 8003cb8:	613b      	str	r3, [r7, #16]
}
 8003cba:	bf00      	nop
 8003cbc:	e7fe      	b.n	8003cbc <xTimerCreateTimerTask+0x74>
	return xReturn;
 8003cbe:	697b      	ldr	r3, [r7, #20]
}
 8003cc0:	4618      	mov	r0, r3
 8003cc2:	3718      	adds	r7, #24
 8003cc4:	46bd      	mov	sp, r7
 8003cc6:	bd80      	pop	{r7, pc}
 8003cc8:	20000c80 	.word	0x20000c80
 8003ccc:	0800545c 	.word	0x0800545c
 8003cd0:	08003e0d 	.word	0x08003e0d
 8003cd4:	20000c84 	.word	0x20000c84

08003cd8 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8003cd8:	b580      	push	{r7, lr}
 8003cda:	b08a      	sub	sp, #40	; 0x28
 8003cdc:	af00      	add	r7, sp, #0
 8003cde:	60f8      	str	r0, [r7, #12]
 8003ce0:	60b9      	str	r1, [r7, #8]
 8003ce2:	607a      	str	r2, [r7, #4]
 8003ce4:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8003ce6:	2300      	movs	r3, #0
 8003ce8:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8003cea:	68fb      	ldr	r3, [r7, #12]
 8003cec:	2b00      	cmp	r3, #0
 8003cee:	d10a      	bne.n	8003d06 <xTimerGenericCommand+0x2e>
	__asm volatile
 8003cf0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003cf4:	f383 8811 	msr	BASEPRI, r3
 8003cf8:	f3bf 8f6f 	isb	sy
 8003cfc:	f3bf 8f4f 	dsb	sy
 8003d00:	623b      	str	r3, [r7, #32]
}
 8003d02:	bf00      	nop
 8003d04:	e7fe      	b.n	8003d04 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8003d06:	4b1a      	ldr	r3, [pc, #104]	; (8003d70 <xTimerGenericCommand+0x98>)
 8003d08:	681b      	ldr	r3, [r3, #0]
 8003d0a:	2b00      	cmp	r3, #0
 8003d0c:	d02a      	beq.n	8003d64 <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8003d0e:	68bb      	ldr	r3, [r7, #8]
 8003d10:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8003d16:	68fb      	ldr	r3, [r7, #12]
 8003d18:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8003d1a:	68bb      	ldr	r3, [r7, #8]
 8003d1c:	2b05      	cmp	r3, #5
 8003d1e:	dc18      	bgt.n	8003d52 <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8003d20:	f7ff feb2 	bl	8003a88 <xTaskGetSchedulerState>
 8003d24:	4603      	mov	r3, r0
 8003d26:	2b02      	cmp	r3, #2
 8003d28:	d109      	bne.n	8003d3e <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8003d2a:	4b11      	ldr	r3, [pc, #68]	; (8003d70 <xTimerGenericCommand+0x98>)
 8003d2c:	6818      	ldr	r0, [r3, #0]
 8003d2e:	f107 0110 	add.w	r1, r7, #16
 8003d32:	2300      	movs	r3, #0
 8003d34:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003d36:	f7fe fca1 	bl	800267c <xQueueGenericSend>
 8003d3a:	6278      	str	r0, [r7, #36]	; 0x24
 8003d3c:	e012      	b.n	8003d64 <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8003d3e:	4b0c      	ldr	r3, [pc, #48]	; (8003d70 <xTimerGenericCommand+0x98>)
 8003d40:	6818      	ldr	r0, [r3, #0]
 8003d42:	f107 0110 	add.w	r1, r7, #16
 8003d46:	2300      	movs	r3, #0
 8003d48:	2200      	movs	r2, #0
 8003d4a:	f7fe fc97 	bl	800267c <xQueueGenericSend>
 8003d4e:	6278      	str	r0, [r7, #36]	; 0x24
 8003d50:	e008      	b.n	8003d64 <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8003d52:	4b07      	ldr	r3, [pc, #28]	; (8003d70 <xTimerGenericCommand+0x98>)
 8003d54:	6818      	ldr	r0, [r3, #0]
 8003d56:	f107 0110 	add.w	r1, r7, #16
 8003d5a:	2300      	movs	r3, #0
 8003d5c:	683a      	ldr	r2, [r7, #0]
 8003d5e:	f7fe fd8b 	bl	8002878 <xQueueGenericSendFromISR>
 8003d62:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8003d64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8003d66:	4618      	mov	r0, r3
 8003d68:	3728      	adds	r7, #40	; 0x28
 8003d6a:	46bd      	mov	sp, r7
 8003d6c:	bd80      	pop	{r7, pc}
 8003d6e:	bf00      	nop
 8003d70:	20000c80 	.word	0x20000c80

08003d74 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8003d74:	b580      	push	{r7, lr}
 8003d76:	b088      	sub	sp, #32
 8003d78:	af02      	add	r7, sp, #8
 8003d7a:	6078      	str	r0, [r7, #4]
 8003d7c:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003d7e:	4b22      	ldr	r3, [pc, #136]	; (8003e08 <prvProcessExpiredTimer+0x94>)
 8003d80:	681b      	ldr	r3, [r3, #0]
 8003d82:	68db      	ldr	r3, [r3, #12]
 8003d84:	68db      	ldr	r3, [r3, #12]
 8003d86:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8003d88:	697b      	ldr	r3, [r7, #20]
 8003d8a:	3304      	adds	r3, #4
 8003d8c:	4618      	mov	r0, r3
 8003d8e:	f7fe fb47 	bl	8002420 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8003d92:	697b      	ldr	r3, [r7, #20]
 8003d94:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003d98:	f003 0304 	and.w	r3, r3, #4
 8003d9c:	2b00      	cmp	r3, #0
 8003d9e:	d022      	beq.n	8003de6 <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8003da0:	697b      	ldr	r3, [r7, #20]
 8003da2:	699a      	ldr	r2, [r3, #24]
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	18d1      	adds	r1, r2, r3
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	683a      	ldr	r2, [r7, #0]
 8003dac:	6978      	ldr	r0, [r7, #20]
 8003dae:	f000 f8d1 	bl	8003f54 <prvInsertTimerInActiveList>
 8003db2:	4603      	mov	r3, r0
 8003db4:	2b00      	cmp	r3, #0
 8003db6:	d01f      	beq.n	8003df8 <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8003db8:	2300      	movs	r3, #0
 8003dba:	9300      	str	r3, [sp, #0]
 8003dbc:	2300      	movs	r3, #0
 8003dbe:	687a      	ldr	r2, [r7, #4]
 8003dc0:	2100      	movs	r1, #0
 8003dc2:	6978      	ldr	r0, [r7, #20]
 8003dc4:	f7ff ff88 	bl	8003cd8 <xTimerGenericCommand>
 8003dc8:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8003dca:	693b      	ldr	r3, [r7, #16]
 8003dcc:	2b00      	cmp	r3, #0
 8003dce:	d113      	bne.n	8003df8 <prvProcessExpiredTimer+0x84>
	__asm volatile
 8003dd0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003dd4:	f383 8811 	msr	BASEPRI, r3
 8003dd8:	f3bf 8f6f 	isb	sy
 8003ddc:	f3bf 8f4f 	dsb	sy
 8003de0:	60fb      	str	r3, [r7, #12]
}
 8003de2:	bf00      	nop
 8003de4:	e7fe      	b.n	8003de4 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8003de6:	697b      	ldr	r3, [r7, #20]
 8003de8:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003dec:	f023 0301 	bic.w	r3, r3, #1
 8003df0:	b2da      	uxtb	r2, r3
 8003df2:	697b      	ldr	r3, [r7, #20]
 8003df4:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8003df8:	697b      	ldr	r3, [r7, #20]
 8003dfa:	6a1b      	ldr	r3, [r3, #32]
 8003dfc:	6978      	ldr	r0, [r7, #20]
 8003dfe:	4798      	blx	r3
}
 8003e00:	bf00      	nop
 8003e02:	3718      	adds	r7, #24
 8003e04:	46bd      	mov	sp, r7
 8003e06:	bd80      	pop	{r7, pc}
 8003e08:	20000c78 	.word	0x20000c78

08003e0c <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8003e0c:	b580      	push	{r7, lr}
 8003e0e:	b084      	sub	sp, #16
 8003e10:	af00      	add	r7, sp, #0
 8003e12:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8003e14:	f107 0308 	add.w	r3, r7, #8
 8003e18:	4618      	mov	r0, r3
 8003e1a:	f000 f857 	bl	8003ecc <prvGetNextExpireTime>
 8003e1e:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8003e20:	68bb      	ldr	r3, [r7, #8]
 8003e22:	4619      	mov	r1, r3
 8003e24:	68f8      	ldr	r0, [r7, #12]
 8003e26:	f000 f803 	bl	8003e30 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8003e2a:	f000 f8d5 	bl	8003fd8 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8003e2e:	e7f1      	b.n	8003e14 <prvTimerTask+0x8>

08003e30 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8003e30:	b580      	push	{r7, lr}
 8003e32:	b084      	sub	sp, #16
 8003e34:	af00      	add	r7, sp, #0
 8003e36:	6078      	str	r0, [r7, #4]
 8003e38:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8003e3a:	f7ff fa43 	bl	80032c4 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8003e3e:	f107 0308 	add.w	r3, r7, #8
 8003e42:	4618      	mov	r0, r3
 8003e44:	f000 f866 	bl	8003f14 <prvSampleTimeNow>
 8003e48:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8003e4a:	68bb      	ldr	r3, [r7, #8]
 8003e4c:	2b00      	cmp	r3, #0
 8003e4e:	d130      	bne.n	8003eb2 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8003e50:	683b      	ldr	r3, [r7, #0]
 8003e52:	2b00      	cmp	r3, #0
 8003e54:	d10a      	bne.n	8003e6c <prvProcessTimerOrBlockTask+0x3c>
 8003e56:	687a      	ldr	r2, [r7, #4]
 8003e58:	68fb      	ldr	r3, [r7, #12]
 8003e5a:	429a      	cmp	r2, r3
 8003e5c:	d806      	bhi.n	8003e6c <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8003e5e:	f7ff fa3f 	bl	80032e0 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8003e62:	68f9      	ldr	r1, [r7, #12]
 8003e64:	6878      	ldr	r0, [r7, #4]
 8003e66:	f7ff ff85 	bl	8003d74 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8003e6a:	e024      	b.n	8003eb6 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8003e6c:	683b      	ldr	r3, [r7, #0]
 8003e6e:	2b00      	cmp	r3, #0
 8003e70:	d008      	beq.n	8003e84 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8003e72:	4b13      	ldr	r3, [pc, #76]	; (8003ec0 <prvProcessTimerOrBlockTask+0x90>)
 8003e74:	681b      	ldr	r3, [r3, #0]
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	2b00      	cmp	r3, #0
 8003e7a:	d101      	bne.n	8003e80 <prvProcessTimerOrBlockTask+0x50>
 8003e7c:	2301      	movs	r3, #1
 8003e7e:	e000      	b.n	8003e82 <prvProcessTimerOrBlockTask+0x52>
 8003e80:	2300      	movs	r3, #0
 8003e82:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8003e84:	4b0f      	ldr	r3, [pc, #60]	; (8003ec4 <prvProcessTimerOrBlockTask+0x94>)
 8003e86:	6818      	ldr	r0, [r3, #0]
 8003e88:	687a      	ldr	r2, [r7, #4]
 8003e8a:	68fb      	ldr	r3, [r7, #12]
 8003e8c:	1ad3      	subs	r3, r2, r3
 8003e8e:	683a      	ldr	r2, [r7, #0]
 8003e90:	4619      	mov	r1, r3
 8003e92:	f7fe ffa7 	bl	8002de4 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8003e96:	f7ff fa23 	bl	80032e0 <xTaskResumeAll>
 8003e9a:	4603      	mov	r3, r0
 8003e9c:	2b00      	cmp	r3, #0
 8003e9e:	d10a      	bne.n	8003eb6 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8003ea0:	4b09      	ldr	r3, [pc, #36]	; (8003ec8 <prvProcessTimerOrBlockTask+0x98>)
 8003ea2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003ea6:	601a      	str	r2, [r3, #0]
 8003ea8:	f3bf 8f4f 	dsb	sy
 8003eac:	f3bf 8f6f 	isb	sy
}
 8003eb0:	e001      	b.n	8003eb6 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8003eb2:	f7ff fa15 	bl	80032e0 <xTaskResumeAll>
}
 8003eb6:	bf00      	nop
 8003eb8:	3710      	adds	r7, #16
 8003eba:	46bd      	mov	sp, r7
 8003ebc:	bd80      	pop	{r7, pc}
 8003ebe:	bf00      	nop
 8003ec0:	20000c7c 	.word	0x20000c7c
 8003ec4:	20000c80 	.word	0x20000c80
 8003ec8:	e000ed04 	.word	0xe000ed04

08003ecc <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8003ecc:	b480      	push	{r7}
 8003ece:	b085      	sub	sp, #20
 8003ed0:	af00      	add	r7, sp, #0
 8003ed2:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8003ed4:	4b0e      	ldr	r3, [pc, #56]	; (8003f10 <prvGetNextExpireTime+0x44>)
 8003ed6:	681b      	ldr	r3, [r3, #0]
 8003ed8:	681b      	ldr	r3, [r3, #0]
 8003eda:	2b00      	cmp	r3, #0
 8003edc:	d101      	bne.n	8003ee2 <prvGetNextExpireTime+0x16>
 8003ede:	2201      	movs	r2, #1
 8003ee0:	e000      	b.n	8003ee4 <prvGetNextExpireTime+0x18>
 8003ee2:	2200      	movs	r2, #0
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	681b      	ldr	r3, [r3, #0]
 8003eec:	2b00      	cmp	r3, #0
 8003eee:	d105      	bne.n	8003efc <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8003ef0:	4b07      	ldr	r3, [pc, #28]	; (8003f10 <prvGetNextExpireTime+0x44>)
 8003ef2:	681b      	ldr	r3, [r3, #0]
 8003ef4:	68db      	ldr	r3, [r3, #12]
 8003ef6:	681b      	ldr	r3, [r3, #0]
 8003ef8:	60fb      	str	r3, [r7, #12]
 8003efa:	e001      	b.n	8003f00 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8003efc:	2300      	movs	r3, #0
 8003efe:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8003f00:	68fb      	ldr	r3, [r7, #12]
}
 8003f02:	4618      	mov	r0, r3
 8003f04:	3714      	adds	r7, #20
 8003f06:	46bd      	mov	sp, r7
 8003f08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f0c:	4770      	bx	lr
 8003f0e:	bf00      	nop
 8003f10:	20000c78 	.word	0x20000c78

08003f14 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8003f14:	b580      	push	{r7, lr}
 8003f16:	b084      	sub	sp, #16
 8003f18:	af00      	add	r7, sp, #0
 8003f1a:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8003f1c:	f7ff fa7e 	bl	800341c <xTaskGetTickCount>
 8003f20:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8003f22:	4b0b      	ldr	r3, [pc, #44]	; (8003f50 <prvSampleTimeNow+0x3c>)
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	68fa      	ldr	r2, [r7, #12]
 8003f28:	429a      	cmp	r2, r3
 8003f2a:	d205      	bcs.n	8003f38 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8003f2c:	f000 f936 	bl	800419c <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	2201      	movs	r2, #1
 8003f34:	601a      	str	r2, [r3, #0]
 8003f36:	e002      	b.n	8003f3e <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	2200      	movs	r2, #0
 8003f3c:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8003f3e:	4a04      	ldr	r2, [pc, #16]	; (8003f50 <prvSampleTimeNow+0x3c>)
 8003f40:	68fb      	ldr	r3, [r7, #12]
 8003f42:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8003f44:	68fb      	ldr	r3, [r7, #12]
}
 8003f46:	4618      	mov	r0, r3
 8003f48:	3710      	adds	r7, #16
 8003f4a:	46bd      	mov	sp, r7
 8003f4c:	bd80      	pop	{r7, pc}
 8003f4e:	bf00      	nop
 8003f50:	20000c88 	.word	0x20000c88

08003f54 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8003f54:	b580      	push	{r7, lr}
 8003f56:	b086      	sub	sp, #24
 8003f58:	af00      	add	r7, sp, #0
 8003f5a:	60f8      	str	r0, [r7, #12]
 8003f5c:	60b9      	str	r1, [r7, #8]
 8003f5e:	607a      	str	r2, [r7, #4]
 8003f60:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8003f62:	2300      	movs	r3, #0
 8003f64:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8003f66:	68fb      	ldr	r3, [r7, #12]
 8003f68:	68ba      	ldr	r2, [r7, #8]
 8003f6a:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8003f6c:	68fb      	ldr	r3, [r7, #12]
 8003f6e:	68fa      	ldr	r2, [r7, #12]
 8003f70:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8003f72:	68ba      	ldr	r2, [r7, #8]
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	429a      	cmp	r2, r3
 8003f78:	d812      	bhi.n	8003fa0 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003f7a:	687a      	ldr	r2, [r7, #4]
 8003f7c:	683b      	ldr	r3, [r7, #0]
 8003f7e:	1ad2      	subs	r2, r2, r3
 8003f80:	68fb      	ldr	r3, [r7, #12]
 8003f82:	699b      	ldr	r3, [r3, #24]
 8003f84:	429a      	cmp	r2, r3
 8003f86:	d302      	bcc.n	8003f8e <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8003f88:	2301      	movs	r3, #1
 8003f8a:	617b      	str	r3, [r7, #20]
 8003f8c:	e01b      	b.n	8003fc6 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8003f8e:	4b10      	ldr	r3, [pc, #64]	; (8003fd0 <prvInsertTimerInActiveList+0x7c>)
 8003f90:	681a      	ldr	r2, [r3, #0]
 8003f92:	68fb      	ldr	r3, [r7, #12]
 8003f94:	3304      	adds	r3, #4
 8003f96:	4619      	mov	r1, r3
 8003f98:	4610      	mov	r0, r2
 8003f9a:	f7fe fa08 	bl	80023ae <vListInsert>
 8003f9e:	e012      	b.n	8003fc6 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8003fa0:	687a      	ldr	r2, [r7, #4]
 8003fa2:	683b      	ldr	r3, [r7, #0]
 8003fa4:	429a      	cmp	r2, r3
 8003fa6:	d206      	bcs.n	8003fb6 <prvInsertTimerInActiveList+0x62>
 8003fa8:	68ba      	ldr	r2, [r7, #8]
 8003faa:	683b      	ldr	r3, [r7, #0]
 8003fac:	429a      	cmp	r2, r3
 8003fae:	d302      	bcc.n	8003fb6 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8003fb0:	2301      	movs	r3, #1
 8003fb2:	617b      	str	r3, [r7, #20]
 8003fb4:	e007      	b.n	8003fc6 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8003fb6:	4b07      	ldr	r3, [pc, #28]	; (8003fd4 <prvInsertTimerInActiveList+0x80>)
 8003fb8:	681a      	ldr	r2, [r3, #0]
 8003fba:	68fb      	ldr	r3, [r7, #12]
 8003fbc:	3304      	adds	r3, #4
 8003fbe:	4619      	mov	r1, r3
 8003fc0:	4610      	mov	r0, r2
 8003fc2:	f7fe f9f4 	bl	80023ae <vListInsert>
		}
	}

	return xProcessTimerNow;
 8003fc6:	697b      	ldr	r3, [r7, #20]
}
 8003fc8:	4618      	mov	r0, r3
 8003fca:	3718      	adds	r7, #24
 8003fcc:	46bd      	mov	sp, r7
 8003fce:	bd80      	pop	{r7, pc}
 8003fd0:	20000c7c 	.word	0x20000c7c
 8003fd4:	20000c78 	.word	0x20000c78

08003fd8 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8003fd8:	b580      	push	{r7, lr}
 8003fda:	b08e      	sub	sp, #56	; 0x38
 8003fdc:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8003fde:	e0ca      	b.n	8004176 <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	2b00      	cmp	r3, #0
 8003fe4:	da18      	bge.n	8004018 <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8003fe6:	1d3b      	adds	r3, r7, #4
 8003fe8:	3304      	adds	r3, #4
 8003fea:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8003fec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003fee:	2b00      	cmp	r3, #0
 8003ff0:	d10a      	bne.n	8004008 <prvProcessReceivedCommands+0x30>
	__asm volatile
 8003ff2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003ff6:	f383 8811 	msr	BASEPRI, r3
 8003ffa:	f3bf 8f6f 	isb	sy
 8003ffe:	f3bf 8f4f 	dsb	sy
 8004002:	61fb      	str	r3, [r7, #28]
}
 8004004:	bf00      	nop
 8004006:	e7fe      	b.n	8004006 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8004008:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800400e:	6850      	ldr	r0, [r2, #4]
 8004010:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004012:	6892      	ldr	r2, [r2, #8]
 8004014:	4611      	mov	r1, r2
 8004016:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	2b00      	cmp	r3, #0
 800401c:	f2c0 80aa 	blt.w	8004174 <prvProcessReceivedCommands+0x19c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8004020:	68fb      	ldr	r3, [r7, #12]
 8004022:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8004024:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004026:	695b      	ldr	r3, [r3, #20]
 8004028:	2b00      	cmp	r3, #0
 800402a:	d004      	beq.n	8004036 <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800402c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800402e:	3304      	adds	r3, #4
 8004030:	4618      	mov	r0, r3
 8004032:	f7fe f9f5 	bl	8002420 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8004036:	463b      	mov	r3, r7
 8004038:	4618      	mov	r0, r3
 800403a:	f7ff ff6b 	bl	8003f14 <prvSampleTimeNow>
 800403e:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	2b09      	cmp	r3, #9
 8004044:	f200 8097 	bhi.w	8004176 <prvProcessReceivedCommands+0x19e>
 8004048:	a201      	add	r2, pc, #4	; (adr r2, 8004050 <prvProcessReceivedCommands+0x78>)
 800404a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800404e:	bf00      	nop
 8004050:	08004079 	.word	0x08004079
 8004054:	08004079 	.word	0x08004079
 8004058:	08004079 	.word	0x08004079
 800405c:	080040ed 	.word	0x080040ed
 8004060:	08004101 	.word	0x08004101
 8004064:	0800414b 	.word	0x0800414b
 8004068:	08004079 	.word	0x08004079
 800406c:	08004079 	.word	0x08004079
 8004070:	080040ed 	.word	0x080040ed
 8004074:	08004101 	.word	0x08004101
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8004078:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800407a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800407e:	f043 0301 	orr.w	r3, r3, #1
 8004082:	b2da      	uxtb	r2, r3
 8004084:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004086:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800408a:	68ba      	ldr	r2, [r7, #8]
 800408c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800408e:	699b      	ldr	r3, [r3, #24]
 8004090:	18d1      	adds	r1, r2, r3
 8004092:	68bb      	ldr	r3, [r7, #8]
 8004094:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004096:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004098:	f7ff ff5c 	bl	8003f54 <prvInsertTimerInActiveList>
 800409c:	4603      	mov	r3, r0
 800409e:	2b00      	cmp	r3, #0
 80040a0:	d069      	beq.n	8004176 <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80040a2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80040a4:	6a1b      	ldr	r3, [r3, #32]
 80040a6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80040a8:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80040aa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80040ac:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80040b0:	f003 0304 	and.w	r3, r3, #4
 80040b4:	2b00      	cmp	r3, #0
 80040b6:	d05e      	beq.n	8004176 <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 80040b8:	68ba      	ldr	r2, [r7, #8]
 80040ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80040bc:	699b      	ldr	r3, [r3, #24]
 80040be:	441a      	add	r2, r3
 80040c0:	2300      	movs	r3, #0
 80040c2:	9300      	str	r3, [sp, #0]
 80040c4:	2300      	movs	r3, #0
 80040c6:	2100      	movs	r1, #0
 80040c8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80040ca:	f7ff fe05 	bl	8003cd8 <xTimerGenericCommand>
 80040ce:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 80040d0:	6a3b      	ldr	r3, [r7, #32]
 80040d2:	2b00      	cmp	r3, #0
 80040d4:	d14f      	bne.n	8004176 <prvProcessReceivedCommands+0x19e>
	__asm volatile
 80040d6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80040da:	f383 8811 	msr	BASEPRI, r3
 80040de:	f3bf 8f6f 	isb	sy
 80040e2:	f3bf 8f4f 	dsb	sy
 80040e6:	61bb      	str	r3, [r7, #24]
}
 80040e8:	bf00      	nop
 80040ea:	e7fe      	b.n	80040ea <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80040ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80040ee:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80040f2:	f023 0301 	bic.w	r3, r3, #1
 80040f6:	b2da      	uxtb	r2, r3
 80040f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80040fa:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 80040fe:	e03a      	b.n	8004176 <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8004100:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004102:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004106:	f043 0301 	orr.w	r3, r3, #1
 800410a:	b2da      	uxtb	r2, r3
 800410c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800410e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8004112:	68ba      	ldr	r2, [r7, #8]
 8004114:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004116:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8004118:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800411a:	699b      	ldr	r3, [r3, #24]
 800411c:	2b00      	cmp	r3, #0
 800411e:	d10a      	bne.n	8004136 <prvProcessReceivedCommands+0x15e>
	__asm volatile
 8004120:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004124:	f383 8811 	msr	BASEPRI, r3
 8004128:	f3bf 8f6f 	isb	sy
 800412c:	f3bf 8f4f 	dsb	sy
 8004130:	617b      	str	r3, [r7, #20]
}
 8004132:	bf00      	nop
 8004134:	e7fe      	b.n	8004134 <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8004136:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004138:	699a      	ldr	r2, [r3, #24]
 800413a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800413c:	18d1      	adds	r1, r2, r3
 800413e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004140:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004142:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004144:	f7ff ff06 	bl	8003f54 <prvInsertTimerInActiveList>
					break;
 8004148:	e015      	b.n	8004176 <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800414a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800414c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004150:	f003 0302 	and.w	r3, r3, #2
 8004154:	2b00      	cmp	r3, #0
 8004156:	d103      	bne.n	8004160 <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 8004158:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800415a:	f000 fbe1 	bl	8004920 <vPortFree>
 800415e:	e00a      	b.n	8004176 <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8004160:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004162:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004166:	f023 0301 	bic.w	r3, r3, #1
 800416a:	b2da      	uxtb	r2, r3
 800416c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800416e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8004172:	e000      	b.n	8004176 <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 8004174:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8004176:	4b08      	ldr	r3, [pc, #32]	; (8004198 <prvProcessReceivedCommands+0x1c0>)
 8004178:	681b      	ldr	r3, [r3, #0]
 800417a:	1d39      	adds	r1, r7, #4
 800417c:	2200      	movs	r2, #0
 800417e:	4618      	mov	r0, r3
 8004180:	f7fe fc16 	bl	80029b0 <xQueueReceive>
 8004184:	4603      	mov	r3, r0
 8004186:	2b00      	cmp	r3, #0
 8004188:	f47f af2a 	bne.w	8003fe0 <prvProcessReceivedCommands+0x8>
	}
}
 800418c:	bf00      	nop
 800418e:	bf00      	nop
 8004190:	3730      	adds	r7, #48	; 0x30
 8004192:	46bd      	mov	sp, r7
 8004194:	bd80      	pop	{r7, pc}
 8004196:	bf00      	nop
 8004198:	20000c80 	.word	0x20000c80

0800419c <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800419c:	b580      	push	{r7, lr}
 800419e:	b088      	sub	sp, #32
 80041a0:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80041a2:	e048      	b.n	8004236 <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80041a4:	4b2d      	ldr	r3, [pc, #180]	; (800425c <prvSwitchTimerLists+0xc0>)
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	68db      	ldr	r3, [r3, #12]
 80041aa:	681b      	ldr	r3, [r3, #0]
 80041ac:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80041ae:	4b2b      	ldr	r3, [pc, #172]	; (800425c <prvSwitchTimerLists+0xc0>)
 80041b0:	681b      	ldr	r3, [r3, #0]
 80041b2:	68db      	ldr	r3, [r3, #12]
 80041b4:	68db      	ldr	r3, [r3, #12]
 80041b6:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80041b8:	68fb      	ldr	r3, [r7, #12]
 80041ba:	3304      	adds	r3, #4
 80041bc:	4618      	mov	r0, r3
 80041be:	f7fe f92f 	bl	8002420 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80041c2:	68fb      	ldr	r3, [r7, #12]
 80041c4:	6a1b      	ldr	r3, [r3, #32]
 80041c6:	68f8      	ldr	r0, [r7, #12]
 80041c8:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80041ca:	68fb      	ldr	r3, [r7, #12]
 80041cc:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80041d0:	f003 0304 	and.w	r3, r3, #4
 80041d4:	2b00      	cmp	r3, #0
 80041d6:	d02e      	beq.n	8004236 <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 80041d8:	68fb      	ldr	r3, [r7, #12]
 80041da:	699b      	ldr	r3, [r3, #24]
 80041dc:	693a      	ldr	r2, [r7, #16]
 80041de:	4413      	add	r3, r2
 80041e0:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 80041e2:	68ba      	ldr	r2, [r7, #8]
 80041e4:	693b      	ldr	r3, [r7, #16]
 80041e6:	429a      	cmp	r2, r3
 80041e8:	d90e      	bls.n	8004208 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 80041ea:	68fb      	ldr	r3, [r7, #12]
 80041ec:	68ba      	ldr	r2, [r7, #8]
 80041ee:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80041f0:	68fb      	ldr	r3, [r7, #12]
 80041f2:	68fa      	ldr	r2, [r7, #12]
 80041f4:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80041f6:	4b19      	ldr	r3, [pc, #100]	; (800425c <prvSwitchTimerLists+0xc0>)
 80041f8:	681a      	ldr	r2, [r3, #0]
 80041fa:	68fb      	ldr	r3, [r7, #12]
 80041fc:	3304      	adds	r3, #4
 80041fe:	4619      	mov	r1, r3
 8004200:	4610      	mov	r0, r2
 8004202:	f7fe f8d4 	bl	80023ae <vListInsert>
 8004206:	e016      	b.n	8004236 <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8004208:	2300      	movs	r3, #0
 800420a:	9300      	str	r3, [sp, #0]
 800420c:	2300      	movs	r3, #0
 800420e:	693a      	ldr	r2, [r7, #16]
 8004210:	2100      	movs	r1, #0
 8004212:	68f8      	ldr	r0, [r7, #12]
 8004214:	f7ff fd60 	bl	8003cd8 <xTimerGenericCommand>
 8004218:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	2b00      	cmp	r3, #0
 800421e:	d10a      	bne.n	8004236 <prvSwitchTimerLists+0x9a>
	__asm volatile
 8004220:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004224:	f383 8811 	msr	BASEPRI, r3
 8004228:	f3bf 8f6f 	isb	sy
 800422c:	f3bf 8f4f 	dsb	sy
 8004230:	603b      	str	r3, [r7, #0]
}
 8004232:	bf00      	nop
 8004234:	e7fe      	b.n	8004234 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8004236:	4b09      	ldr	r3, [pc, #36]	; (800425c <prvSwitchTimerLists+0xc0>)
 8004238:	681b      	ldr	r3, [r3, #0]
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	2b00      	cmp	r3, #0
 800423e:	d1b1      	bne.n	80041a4 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8004240:	4b06      	ldr	r3, [pc, #24]	; (800425c <prvSwitchTimerLists+0xc0>)
 8004242:	681b      	ldr	r3, [r3, #0]
 8004244:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8004246:	4b06      	ldr	r3, [pc, #24]	; (8004260 <prvSwitchTimerLists+0xc4>)
 8004248:	681b      	ldr	r3, [r3, #0]
 800424a:	4a04      	ldr	r2, [pc, #16]	; (800425c <prvSwitchTimerLists+0xc0>)
 800424c:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800424e:	4a04      	ldr	r2, [pc, #16]	; (8004260 <prvSwitchTimerLists+0xc4>)
 8004250:	697b      	ldr	r3, [r7, #20]
 8004252:	6013      	str	r3, [r2, #0]
}
 8004254:	bf00      	nop
 8004256:	3718      	adds	r7, #24
 8004258:	46bd      	mov	sp, r7
 800425a:	bd80      	pop	{r7, pc}
 800425c:	20000c78 	.word	0x20000c78
 8004260:	20000c7c 	.word	0x20000c7c

08004264 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8004264:	b580      	push	{r7, lr}
 8004266:	b082      	sub	sp, #8
 8004268:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800426a:	f000 f96b 	bl	8004544 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800426e:	4b15      	ldr	r3, [pc, #84]	; (80042c4 <prvCheckForValidListAndQueue+0x60>)
 8004270:	681b      	ldr	r3, [r3, #0]
 8004272:	2b00      	cmp	r3, #0
 8004274:	d120      	bne.n	80042b8 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8004276:	4814      	ldr	r0, [pc, #80]	; (80042c8 <prvCheckForValidListAndQueue+0x64>)
 8004278:	f7fe f848 	bl	800230c <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800427c:	4813      	ldr	r0, [pc, #76]	; (80042cc <prvCheckForValidListAndQueue+0x68>)
 800427e:	f7fe f845 	bl	800230c <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8004282:	4b13      	ldr	r3, [pc, #76]	; (80042d0 <prvCheckForValidListAndQueue+0x6c>)
 8004284:	4a10      	ldr	r2, [pc, #64]	; (80042c8 <prvCheckForValidListAndQueue+0x64>)
 8004286:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8004288:	4b12      	ldr	r3, [pc, #72]	; (80042d4 <prvCheckForValidListAndQueue+0x70>)
 800428a:	4a10      	ldr	r2, [pc, #64]	; (80042cc <prvCheckForValidListAndQueue+0x68>)
 800428c:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800428e:	2300      	movs	r3, #0
 8004290:	9300      	str	r3, [sp, #0]
 8004292:	4b11      	ldr	r3, [pc, #68]	; (80042d8 <prvCheckForValidListAndQueue+0x74>)
 8004294:	4a11      	ldr	r2, [pc, #68]	; (80042dc <prvCheckForValidListAndQueue+0x78>)
 8004296:	2110      	movs	r1, #16
 8004298:	200a      	movs	r0, #10
 800429a:	f7fe f953 	bl	8002544 <xQueueGenericCreateStatic>
 800429e:	4603      	mov	r3, r0
 80042a0:	4a08      	ldr	r2, [pc, #32]	; (80042c4 <prvCheckForValidListAndQueue+0x60>)
 80042a2:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 80042a4:	4b07      	ldr	r3, [pc, #28]	; (80042c4 <prvCheckForValidListAndQueue+0x60>)
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	2b00      	cmp	r3, #0
 80042aa:	d005      	beq.n	80042b8 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 80042ac:	4b05      	ldr	r3, [pc, #20]	; (80042c4 <prvCheckForValidListAndQueue+0x60>)
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	490b      	ldr	r1, [pc, #44]	; (80042e0 <prvCheckForValidListAndQueue+0x7c>)
 80042b2:	4618      	mov	r0, r3
 80042b4:	f7fe fd6c 	bl	8002d90 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80042b8:	f000 f974 	bl	80045a4 <vPortExitCritical>
}
 80042bc:	bf00      	nop
 80042be:	46bd      	mov	sp, r7
 80042c0:	bd80      	pop	{r7, pc}
 80042c2:	bf00      	nop
 80042c4:	20000c80 	.word	0x20000c80
 80042c8:	20000c50 	.word	0x20000c50
 80042cc:	20000c64 	.word	0x20000c64
 80042d0:	20000c78 	.word	0x20000c78
 80042d4:	20000c7c 	.word	0x20000c7c
 80042d8:	20000d2c 	.word	0x20000d2c
 80042dc:	20000c8c 	.word	0x20000c8c
 80042e0:	08005464 	.word	0x08005464

080042e4 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80042e4:	b480      	push	{r7}
 80042e6:	b085      	sub	sp, #20
 80042e8:	af00      	add	r7, sp, #0
 80042ea:	60f8      	str	r0, [r7, #12]
 80042ec:	60b9      	str	r1, [r7, #8]
 80042ee:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 80042f0:	68fb      	ldr	r3, [r7, #12]
 80042f2:	3b04      	subs	r3, #4
 80042f4:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80042f6:	68fb      	ldr	r3, [r7, #12]
 80042f8:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80042fc:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80042fe:	68fb      	ldr	r3, [r7, #12]
 8004300:	3b04      	subs	r3, #4
 8004302:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8004304:	68bb      	ldr	r3, [r7, #8]
 8004306:	f023 0201 	bic.w	r2, r3, #1
 800430a:	68fb      	ldr	r3, [r7, #12]
 800430c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800430e:	68fb      	ldr	r3, [r7, #12]
 8004310:	3b04      	subs	r3, #4
 8004312:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8004314:	4a0c      	ldr	r2, [pc, #48]	; (8004348 <pxPortInitialiseStack+0x64>)
 8004316:	68fb      	ldr	r3, [r7, #12]
 8004318:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800431a:	68fb      	ldr	r3, [r7, #12]
 800431c:	3b14      	subs	r3, #20
 800431e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8004320:	687a      	ldr	r2, [r7, #4]
 8004322:	68fb      	ldr	r3, [r7, #12]
 8004324:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8004326:	68fb      	ldr	r3, [r7, #12]
 8004328:	3b04      	subs	r3, #4
 800432a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800432c:	68fb      	ldr	r3, [r7, #12]
 800432e:	f06f 0202 	mvn.w	r2, #2
 8004332:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8004334:	68fb      	ldr	r3, [r7, #12]
 8004336:	3b20      	subs	r3, #32
 8004338:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800433a:	68fb      	ldr	r3, [r7, #12]
}
 800433c:	4618      	mov	r0, r3
 800433e:	3714      	adds	r7, #20
 8004340:	46bd      	mov	sp, r7
 8004342:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004346:	4770      	bx	lr
 8004348:	0800434d 	.word	0x0800434d

0800434c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800434c:	b480      	push	{r7}
 800434e:	b085      	sub	sp, #20
 8004350:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8004352:	2300      	movs	r3, #0
 8004354:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8004356:	4b12      	ldr	r3, [pc, #72]	; (80043a0 <prvTaskExitError+0x54>)
 8004358:	681b      	ldr	r3, [r3, #0]
 800435a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800435e:	d00a      	beq.n	8004376 <prvTaskExitError+0x2a>
	__asm volatile
 8004360:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004364:	f383 8811 	msr	BASEPRI, r3
 8004368:	f3bf 8f6f 	isb	sy
 800436c:	f3bf 8f4f 	dsb	sy
 8004370:	60fb      	str	r3, [r7, #12]
}
 8004372:	bf00      	nop
 8004374:	e7fe      	b.n	8004374 <prvTaskExitError+0x28>
	__asm volatile
 8004376:	f04f 0350 	mov.w	r3, #80	; 0x50
 800437a:	f383 8811 	msr	BASEPRI, r3
 800437e:	f3bf 8f6f 	isb	sy
 8004382:	f3bf 8f4f 	dsb	sy
 8004386:	60bb      	str	r3, [r7, #8]
}
 8004388:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800438a:	bf00      	nop
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	2b00      	cmp	r3, #0
 8004390:	d0fc      	beq.n	800438c <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8004392:	bf00      	nop
 8004394:	bf00      	nop
 8004396:	3714      	adds	r7, #20
 8004398:	46bd      	mov	sp, r7
 800439a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800439e:	4770      	bx	lr
 80043a0:	2000000c 	.word	0x2000000c
	...

080043b0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80043b0:	4b07      	ldr	r3, [pc, #28]	; (80043d0 <pxCurrentTCBConst2>)
 80043b2:	6819      	ldr	r1, [r3, #0]
 80043b4:	6808      	ldr	r0, [r1, #0]
 80043b6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80043ba:	f380 8809 	msr	PSP, r0
 80043be:	f3bf 8f6f 	isb	sy
 80043c2:	f04f 0000 	mov.w	r0, #0
 80043c6:	f380 8811 	msr	BASEPRI, r0
 80043ca:	4770      	bx	lr
 80043cc:	f3af 8000 	nop.w

080043d0 <pxCurrentTCBConst2>:
 80043d0:	20000750 	.word	0x20000750
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 80043d4:	bf00      	nop
 80043d6:	bf00      	nop

080043d8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 80043d8:	4808      	ldr	r0, [pc, #32]	; (80043fc <prvPortStartFirstTask+0x24>)
 80043da:	6800      	ldr	r0, [r0, #0]
 80043dc:	6800      	ldr	r0, [r0, #0]
 80043de:	f380 8808 	msr	MSP, r0
 80043e2:	f04f 0000 	mov.w	r0, #0
 80043e6:	f380 8814 	msr	CONTROL, r0
 80043ea:	b662      	cpsie	i
 80043ec:	b661      	cpsie	f
 80043ee:	f3bf 8f4f 	dsb	sy
 80043f2:	f3bf 8f6f 	isb	sy
 80043f6:	df00      	svc	0
 80043f8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80043fa:	bf00      	nop
 80043fc:	e000ed08 	.word	0xe000ed08

08004400 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8004400:	b580      	push	{r7, lr}
 8004402:	b086      	sub	sp, #24
 8004404:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8004406:	4b46      	ldr	r3, [pc, #280]	; (8004520 <xPortStartScheduler+0x120>)
 8004408:	681b      	ldr	r3, [r3, #0]
 800440a:	4a46      	ldr	r2, [pc, #280]	; (8004524 <xPortStartScheduler+0x124>)
 800440c:	4293      	cmp	r3, r2
 800440e:	d10a      	bne.n	8004426 <xPortStartScheduler+0x26>
	__asm volatile
 8004410:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004414:	f383 8811 	msr	BASEPRI, r3
 8004418:	f3bf 8f6f 	isb	sy
 800441c:	f3bf 8f4f 	dsb	sy
 8004420:	613b      	str	r3, [r7, #16]
}
 8004422:	bf00      	nop
 8004424:	e7fe      	b.n	8004424 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8004426:	4b3e      	ldr	r3, [pc, #248]	; (8004520 <xPortStartScheduler+0x120>)
 8004428:	681b      	ldr	r3, [r3, #0]
 800442a:	4a3f      	ldr	r2, [pc, #252]	; (8004528 <xPortStartScheduler+0x128>)
 800442c:	4293      	cmp	r3, r2
 800442e:	d10a      	bne.n	8004446 <xPortStartScheduler+0x46>
	__asm volatile
 8004430:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004434:	f383 8811 	msr	BASEPRI, r3
 8004438:	f3bf 8f6f 	isb	sy
 800443c:	f3bf 8f4f 	dsb	sy
 8004440:	60fb      	str	r3, [r7, #12]
}
 8004442:	bf00      	nop
 8004444:	e7fe      	b.n	8004444 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8004446:	4b39      	ldr	r3, [pc, #228]	; (800452c <xPortStartScheduler+0x12c>)
 8004448:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800444a:	697b      	ldr	r3, [r7, #20]
 800444c:	781b      	ldrb	r3, [r3, #0]
 800444e:	b2db      	uxtb	r3, r3
 8004450:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8004452:	697b      	ldr	r3, [r7, #20]
 8004454:	22ff      	movs	r2, #255	; 0xff
 8004456:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8004458:	697b      	ldr	r3, [r7, #20]
 800445a:	781b      	ldrb	r3, [r3, #0]
 800445c:	b2db      	uxtb	r3, r3
 800445e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8004460:	78fb      	ldrb	r3, [r7, #3]
 8004462:	b2db      	uxtb	r3, r3
 8004464:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8004468:	b2da      	uxtb	r2, r3
 800446a:	4b31      	ldr	r3, [pc, #196]	; (8004530 <xPortStartScheduler+0x130>)
 800446c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800446e:	4b31      	ldr	r3, [pc, #196]	; (8004534 <xPortStartScheduler+0x134>)
 8004470:	2207      	movs	r2, #7
 8004472:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8004474:	e009      	b.n	800448a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 8004476:	4b2f      	ldr	r3, [pc, #188]	; (8004534 <xPortStartScheduler+0x134>)
 8004478:	681b      	ldr	r3, [r3, #0]
 800447a:	3b01      	subs	r3, #1
 800447c:	4a2d      	ldr	r2, [pc, #180]	; (8004534 <xPortStartScheduler+0x134>)
 800447e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8004480:	78fb      	ldrb	r3, [r7, #3]
 8004482:	b2db      	uxtb	r3, r3
 8004484:	005b      	lsls	r3, r3, #1
 8004486:	b2db      	uxtb	r3, r3
 8004488:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800448a:	78fb      	ldrb	r3, [r7, #3]
 800448c:	b2db      	uxtb	r3, r3
 800448e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004492:	2b80      	cmp	r3, #128	; 0x80
 8004494:	d0ef      	beq.n	8004476 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8004496:	4b27      	ldr	r3, [pc, #156]	; (8004534 <xPortStartScheduler+0x134>)
 8004498:	681b      	ldr	r3, [r3, #0]
 800449a:	f1c3 0307 	rsb	r3, r3, #7
 800449e:	2b04      	cmp	r3, #4
 80044a0:	d00a      	beq.n	80044b8 <xPortStartScheduler+0xb8>
	__asm volatile
 80044a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80044a6:	f383 8811 	msr	BASEPRI, r3
 80044aa:	f3bf 8f6f 	isb	sy
 80044ae:	f3bf 8f4f 	dsb	sy
 80044b2:	60bb      	str	r3, [r7, #8]
}
 80044b4:	bf00      	nop
 80044b6:	e7fe      	b.n	80044b6 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80044b8:	4b1e      	ldr	r3, [pc, #120]	; (8004534 <xPortStartScheduler+0x134>)
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	021b      	lsls	r3, r3, #8
 80044be:	4a1d      	ldr	r2, [pc, #116]	; (8004534 <xPortStartScheduler+0x134>)
 80044c0:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80044c2:	4b1c      	ldr	r3, [pc, #112]	; (8004534 <xPortStartScheduler+0x134>)
 80044c4:	681b      	ldr	r3, [r3, #0]
 80044c6:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80044ca:	4a1a      	ldr	r2, [pc, #104]	; (8004534 <xPortStartScheduler+0x134>)
 80044cc:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	b2da      	uxtb	r2, r3
 80044d2:	697b      	ldr	r3, [r7, #20]
 80044d4:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80044d6:	4b18      	ldr	r3, [pc, #96]	; (8004538 <xPortStartScheduler+0x138>)
 80044d8:	681b      	ldr	r3, [r3, #0]
 80044da:	4a17      	ldr	r2, [pc, #92]	; (8004538 <xPortStartScheduler+0x138>)
 80044dc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80044e0:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80044e2:	4b15      	ldr	r3, [pc, #84]	; (8004538 <xPortStartScheduler+0x138>)
 80044e4:	681b      	ldr	r3, [r3, #0]
 80044e6:	4a14      	ldr	r2, [pc, #80]	; (8004538 <xPortStartScheduler+0x138>)
 80044e8:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 80044ec:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 80044ee:	f000 f8dd 	bl	80046ac <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80044f2:	4b12      	ldr	r3, [pc, #72]	; (800453c <xPortStartScheduler+0x13c>)
 80044f4:	2200      	movs	r2, #0
 80044f6:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 80044f8:	f000 f8fc 	bl	80046f4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 80044fc:	4b10      	ldr	r3, [pc, #64]	; (8004540 <xPortStartScheduler+0x140>)
 80044fe:	681b      	ldr	r3, [r3, #0]
 8004500:	4a0f      	ldr	r2, [pc, #60]	; (8004540 <xPortStartScheduler+0x140>)
 8004502:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8004506:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8004508:	f7ff ff66 	bl	80043d8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800450c:	f7ff f850 	bl	80035b0 <vTaskSwitchContext>
	prvTaskExitError();
 8004510:	f7ff ff1c 	bl	800434c <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8004514:	2300      	movs	r3, #0
}
 8004516:	4618      	mov	r0, r3
 8004518:	3718      	adds	r7, #24
 800451a:	46bd      	mov	sp, r7
 800451c:	bd80      	pop	{r7, pc}
 800451e:	bf00      	nop
 8004520:	e000ed00 	.word	0xe000ed00
 8004524:	410fc271 	.word	0x410fc271
 8004528:	410fc270 	.word	0x410fc270
 800452c:	e000e400 	.word	0xe000e400
 8004530:	20000d7c 	.word	0x20000d7c
 8004534:	20000d80 	.word	0x20000d80
 8004538:	e000ed20 	.word	0xe000ed20
 800453c:	2000000c 	.word	0x2000000c
 8004540:	e000ef34 	.word	0xe000ef34

08004544 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8004544:	b480      	push	{r7}
 8004546:	b083      	sub	sp, #12
 8004548:	af00      	add	r7, sp, #0
	__asm volatile
 800454a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800454e:	f383 8811 	msr	BASEPRI, r3
 8004552:	f3bf 8f6f 	isb	sy
 8004556:	f3bf 8f4f 	dsb	sy
 800455a:	607b      	str	r3, [r7, #4]
}
 800455c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800455e:	4b0f      	ldr	r3, [pc, #60]	; (800459c <vPortEnterCritical+0x58>)
 8004560:	681b      	ldr	r3, [r3, #0]
 8004562:	3301      	adds	r3, #1
 8004564:	4a0d      	ldr	r2, [pc, #52]	; (800459c <vPortEnterCritical+0x58>)
 8004566:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8004568:	4b0c      	ldr	r3, [pc, #48]	; (800459c <vPortEnterCritical+0x58>)
 800456a:	681b      	ldr	r3, [r3, #0]
 800456c:	2b01      	cmp	r3, #1
 800456e:	d10f      	bne.n	8004590 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8004570:	4b0b      	ldr	r3, [pc, #44]	; (80045a0 <vPortEnterCritical+0x5c>)
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	b2db      	uxtb	r3, r3
 8004576:	2b00      	cmp	r3, #0
 8004578:	d00a      	beq.n	8004590 <vPortEnterCritical+0x4c>
	__asm volatile
 800457a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800457e:	f383 8811 	msr	BASEPRI, r3
 8004582:	f3bf 8f6f 	isb	sy
 8004586:	f3bf 8f4f 	dsb	sy
 800458a:	603b      	str	r3, [r7, #0]
}
 800458c:	bf00      	nop
 800458e:	e7fe      	b.n	800458e <vPortEnterCritical+0x4a>
	}
}
 8004590:	bf00      	nop
 8004592:	370c      	adds	r7, #12
 8004594:	46bd      	mov	sp, r7
 8004596:	f85d 7b04 	ldr.w	r7, [sp], #4
 800459a:	4770      	bx	lr
 800459c:	2000000c 	.word	0x2000000c
 80045a0:	e000ed04 	.word	0xe000ed04

080045a4 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80045a4:	b480      	push	{r7}
 80045a6:	b083      	sub	sp, #12
 80045a8:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80045aa:	4b12      	ldr	r3, [pc, #72]	; (80045f4 <vPortExitCritical+0x50>)
 80045ac:	681b      	ldr	r3, [r3, #0]
 80045ae:	2b00      	cmp	r3, #0
 80045b0:	d10a      	bne.n	80045c8 <vPortExitCritical+0x24>
	__asm volatile
 80045b2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80045b6:	f383 8811 	msr	BASEPRI, r3
 80045ba:	f3bf 8f6f 	isb	sy
 80045be:	f3bf 8f4f 	dsb	sy
 80045c2:	607b      	str	r3, [r7, #4]
}
 80045c4:	bf00      	nop
 80045c6:	e7fe      	b.n	80045c6 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 80045c8:	4b0a      	ldr	r3, [pc, #40]	; (80045f4 <vPortExitCritical+0x50>)
 80045ca:	681b      	ldr	r3, [r3, #0]
 80045cc:	3b01      	subs	r3, #1
 80045ce:	4a09      	ldr	r2, [pc, #36]	; (80045f4 <vPortExitCritical+0x50>)
 80045d0:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80045d2:	4b08      	ldr	r3, [pc, #32]	; (80045f4 <vPortExitCritical+0x50>)
 80045d4:	681b      	ldr	r3, [r3, #0]
 80045d6:	2b00      	cmp	r3, #0
 80045d8:	d105      	bne.n	80045e6 <vPortExitCritical+0x42>
 80045da:	2300      	movs	r3, #0
 80045dc:	603b      	str	r3, [r7, #0]
	__asm volatile
 80045de:	683b      	ldr	r3, [r7, #0]
 80045e0:	f383 8811 	msr	BASEPRI, r3
}
 80045e4:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 80045e6:	bf00      	nop
 80045e8:	370c      	adds	r7, #12
 80045ea:	46bd      	mov	sp, r7
 80045ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045f0:	4770      	bx	lr
 80045f2:	bf00      	nop
 80045f4:	2000000c 	.word	0x2000000c
	...

08004600 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8004600:	f3ef 8009 	mrs	r0, PSP
 8004604:	f3bf 8f6f 	isb	sy
 8004608:	4b15      	ldr	r3, [pc, #84]	; (8004660 <pxCurrentTCBConst>)
 800460a:	681a      	ldr	r2, [r3, #0]
 800460c:	f01e 0f10 	tst.w	lr, #16
 8004610:	bf08      	it	eq
 8004612:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8004616:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800461a:	6010      	str	r0, [r2, #0]
 800461c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8004620:	f04f 0050 	mov.w	r0, #80	; 0x50
 8004624:	f380 8811 	msr	BASEPRI, r0
 8004628:	f3bf 8f4f 	dsb	sy
 800462c:	f3bf 8f6f 	isb	sy
 8004630:	f7fe ffbe 	bl	80035b0 <vTaskSwitchContext>
 8004634:	f04f 0000 	mov.w	r0, #0
 8004638:	f380 8811 	msr	BASEPRI, r0
 800463c:	bc09      	pop	{r0, r3}
 800463e:	6819      	ldr	r1, [r3, #0]
 8004640:	6808      	ldr	r0, [r1, #0]
 8004642:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004646:	f01e 0f10 	tst.w	lr, #16
 800464a:	bf08      	it	eq
 800464c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8004650:	f380 8809 	msr	PSP, r0
 8004654:	f3bf 8f6f 	isb	sy
 8004658:	4770      	bx	lr
 800465a:	bf00      	nop
 800465c:	f3af 8000 	nop.w

08004660 <pxCurrentTCBConst>:
 8004660:	20000750 	.word	0x20000750
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8004664:	bf00      	nop
 8004666:	bf00      	nop

08004668 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8004668:	b580      	push	{r7, lr}
 800466a:	b082      	sub	sp, #8
 800466c:	af00      	add	r7, sp, #0
	__asm volatile
 800466e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004672:	f383 8811 	msr	BASEPRI, r3
 8004676:	f3bf 8f6f 	isb	sy
 800467a:	f3bf 8f4f 	dsb	sy
 800467e:	607b      	str	r3, [r7, #4]
}
 8004680:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8004682:	f7fe fedb 	bl	800343c <xTaskIncrementTick>
 8004686:	4603      	mov	r3, r0
 8004688:	2b00      	cmp	r3, #0
 800468a:	d003      	beq.n	8004694 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800468c:	4b06      	ldr	r3, [pc, #24]	; (80046a8 <xPortSysTickHandler+0x40>)
 800468e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004692:	601a      	str	r2, [r3, #0]
 8004694:	2300      	movs	r3, #0
 8004696:	603b      	str	r3, [r7, #0]
	__asm volatile
 8004698:	683b      	ldr	r3, [r7, #0]
 800469a:	f383 8811 	msr	BASEPRI, r3
}
 800469e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 80046a0:	bf00      	nop
 80046a2:	3708      	adds	r7, #8
 80046a4:	46bd      	mov	sp, r7
 80046a6:	bd80      	pop	{r7, pc}
 80046a8:	e000ed04 	.word	0xe000ed04

080046ac <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80046ac:	b480      	push	{r7}
 80046ae:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80046b0:	4b0b      	ldr	r3, [pc, #44]	; (80046e0 <vPortSetupTimerInterrupt+0x34>)
 80046b2:	2200      	movs	r2, #0
 80046b4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80046b6:	4b0b      	ldr	r3, [pc, #44]	; (80046e4 <vPortSetupTimerInterrupt+0x38>)
 80046b8:	2200      	movs	r2, #0
 80046ba:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80046bc:	4b0a      	ldr	r3, [pc, #40]	; (80046e8 <vPortSetupTimerInterrupt+0x3c>)
 80046be:	681b      	ldr	r3, [r3, #0]
 80046c0:	4a0a      	ldr	r2, [pc, #40]	; (80046ec <vPortSetupTimerInterrupt+0x40>)
 80046c2:	fba2 2303 	umull	r2, r3, r2, r3
 80046c6:	099b      	lsrs	r3, r3, #6
 80046c8:	4a09      	ldr	r2, [pc, #36]	; (80046f0 <vPortSetupTimerInterrupt+0x44>)
 80046ca:	3b01      	subs	r3, #1
 80046cc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80046ce:	4b04      	ldr	r3, [pc, #16]	; (80046e0 <vPortSetupTimerInterrupt+0x34>)
 80046d0:	2207      	movs	r2, #7
 80046d2:	601a      	str	r2, [r3, #0]
}
 80046d4:	bf00      	nop
 80046d6:	46bd      	mov	sp, r7
 80046d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046dc:	4770      	bx	lr
 80046de:	bf00      	nop
 80046e0:	e000e010 	.word	0xe000e010
 80046e4:	e000e018 	.word	0xe000e018
 80046e8:	20000000 	.word	0x20000000
 80046ec:	10624dd3 	.word	0x10624dd3
 80046f0:	e000e014 	.word	0xe000e014

080046f4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 80046f4:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8004704 <vPortEnableVFP+0x10>
 80046f8:	6801      	ldr	r1, [r0, #0]
 80046fa:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80046fe:	6001      	str	r1, [r0, #0]
 8004700:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8004702:	bf00      	nop
 8004704:	e000ed88 	.word	0xe000ed88

08004708 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8004708:	b480      	push	{r7}
 800470a:	b085      	sub	sp, #20
 800470c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800470e:	f3ef 8305 	mrs	r3, IPSR
 8004712:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8004714:	68fb      	ldr	r3, [r7, #12]
 8004716:	2b0f      	cmp	r3, #15
 8004718:	d914      	bls.n	8004744 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800471a:	4a17      	ldr	r2, [pc, #92]	; (8004778 <vPortValidateInterruptPriority+0x70>)
 800471c:	68fb      	ldr	r3, [r7, #12]
 800471e:	4413      	add	r3, r2
 8004720:	781b      	ldrb	r3, [r3, #0]
 8004722:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8004724:	4b15      	ldr	r3, [pc, #84]	; (800477c <vPortValidateInterruptPriority+0x74>)
 8004726:	781b      	ldrb	r3, [r3, #0]
 8004728:	7afa      	ldrb	r2, [r7, #11]
 800472a:	429a      	cmp	r2, r3
 800472c:	d20a      	bcs.n	8004744 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 800472e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004732:	f383 8811 	msr	BASEPRI, r3
 8004736:	f3bf 8f6f 	isb	sy
 800473a:	f3bf 8f4f 	dsb	sy
 800473e:	607b      	str	r3, [r7, #4]
}
 8004740:	bf00      	nop
 8004742:	e7fe      	b.n	8004742 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8004744:	4b0e      	ldr	r3, [pc, #56]	; (8004780 <vPortValidateInterruptPriority+0x78>)
 8004746:	681b      	ldr	r3, [r3, #0]
 8004748:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800474c:	4b0d      	ldr	r3, [pc, #52]	; (8004784 <vPortValidateInterruptPriority+0x7c>)
 800474e:	681b      	ldr	r3, [r3, #0]
 8004750:	429a      	cmp	r2, r3
 8004752:	d90a      	bls.n	800476a <vPortValidateInterruptPriority+0x62>
	__asm volatile
 8004754:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004758:	f383 8811 	msr	BASEPRI, r3
 800475c:	f3bf 8f6f 	isb	sy
 8004760:	f3bf 8f4f 	dsb	sy
 8004764:	603b      	str	r3, [r7, #0]
}
 8004766:	bf00      	nop
 8004768:	e7fe      	b.n	8004768 <vPortValidateInterruptPriority+0x60>
	}
 800476a:	bf00      	nop
 800476c:	3714      	adds	r7, #20
 800476e:	46bd      	mov	sp, r7
 8004770:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004774:	4770      	bx	lr
 8004776:	bf00      	nop
 8004778:	e000e3f0 	.word	0xe000e3f0
 800477c:	20000d7c 	.word	0x20000d7c
 8004780:	e000ed0c 	.word	0xe000ed0c
 8004784:	20000d80 	.word	0x20000d80

08004788 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8004788:	b580      	push	{r7, lr}
 800478a:	b08a      	sub	sp, #40	; 0x28
 800478c:	af00      	add	r7, sp, #0
 800478e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8004790:	2300      	movs	r3, #0
 8004792:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8004794:	f7fe fd96 	bl	80032c4 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8004798:	4b5b      	ldr	r3, [pc, #364]	; (8004908 <pvPortMalloc+0x180>)
 800479a:	681b      	ldr	r3, [r3, #0]
 800479c:	2b00      	cmp	r3, #0
 800479e:	d101      	bne.n	80047a4 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 80047a0:	f000 f920 	bl	80049e4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80047a4:	4b59      	ldr	r3, [pc, #356]	; (800490c <pvPortMalloc+0x184>)
 80047a6:	681a      	ldr	r2, [r3, #0]
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	4013      	ands	r3, r2
 80047ac:	2b00      	cmp	r3, #0
 80047ae:	f040 8093 	bne.w	80048d8 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	2b00      	cmp	r3, #0
 80047b6:	d01d      	beq.n	80047f4 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 80047b8:	2208      	movs	r2, #8
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	4413      	add	r3, r2
 80047be:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	f003 0307 	and.w	r3, r3, #7
 80047c6:	2b00      	cmp	r3, #0
 80047c8:	d014      	beq.n	80047f4 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	f023 0307 	bic.w	r3, r3, #7
 80047d0:	3308      	adds	r3, #8
 80047d2:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	f003 0307 	and.w	r3, r3, #7
 80047da:	2b00      	cmp	r3, #0
 80047dc:	d00a      	beq.n	80047f4 <pvPortMalloc+0x6c>
	__asm volatile
 80047de:	f04f 0350 	mov.w	r3, #80	; 0x50
 80047e2:	f383 8811 	msr	BASEPRI, r3
 80047e6:	f3bf 8f6f 	isb	sy
 80047ea:	f3bf 8f4f 	dsb	sy
 80047ee:	617b      	str	r3, [r7, #20]
}
 80047f0:	bf00      	nop
 80047f2:	e7fe      	b.n	80047f2 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	2b00      	cmp	r3, #0
 80047f8:	d06e      	beq.n	80048d8 <pvPortMalloc+0x150>
 80047fa:	4b45      	ldr	r3, [pc, #276]	; (8004910 <pvPortMalloc+0x188>)
 80047fc:	681b      	ldr	r3, [r3, #0]
 80047fe:	687a      	ldr	r2, [r7, #4]
 8004800:	429a      	cmp	r2, r3
 8004802:	d869      	bhi.n	80048d8 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8004804:	4b43      	ldr	r3, [pc, #268]	; (8004914 <pvPortMalloc+0x18c>)
 8004806:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8004808:	4b42      	ldr	r3, [pc, #264]	; (8004914 <pvPortMalloc+0x18c>)
 800480a:	681b      	ldr	r3, [r3, #0]
 800480c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800480e:	e004      	b.n	800481a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8004810:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004812:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8004814:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004816:	681b      	ldr	r3, [r3, #0]
 8004818:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800481a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800481c:	685b      	ldr	r3, [r3, #4]
 800481e:	687a      	ldr	r2, [r7, #4]
 8004820:	429a      	cmp	r2, r3
 8004822:	d903      	bls.n	800482c <pvPortMalloc+0xa4>
 8004824:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004826:	681b      	ldr	r3, [r3, #0]
 8004828:	2b00      	cmp	r3, #0
 800482a:	d1f1      	bne.n	8004810 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800482c:	4b36      	ldr	r3, [pc, #216]	; (8004908 <pvPortMalloc+0x180>)
 800482e:	681b      	ldr	r3, [r3, #0]
 8004830:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004832:	429a      	cmp	r2, r3
 8004834:	d050      	beq.n	80048d8 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8004836:	6a3b      	ldr	r3, [r7, #32]
 8004838:	681b      	ldr	r3, [r3, #0]
 800483a:	2208      	movs	r2, #8
 800483c:	4413      	add	r3, r2
 800483e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8004840:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004842:	681a      	ldr	r2, [r3, #0]
 8004844:	6a3b      	ldr	r3, [r7, #32]
 8004846:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8004848:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800484a:	685a      	ldr	r2, [r3, #4]
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	1ad2      	subs	r2, r2, r3
 8004850:	2308      	movs	r3, #8
 8004852:	005b      	lsls	r3, r3, #1
 8004854:	429a      	cmp	r2, r3
 8004856:	d91f      	bls.n	8004898 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8004858:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	4413      	add	r3, r2
 800485e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8004860:	69bb      	ldr	r3, [r7, #24]
 8004862:	f003 0307 	and.w	r3, r3, #7
 8004866:	2b00      	cmp	r3, #0
 8004868:	d00a      	beq.n	8004880 <pvPortMalloc+0xf8>
	__asm volatile
 800486a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800486e:	f383 8811 	msr	BASEPRI, r3
 8004872:	f3bf 8f6f 	isb	sy
 8004876:	f3bf 8f4f 	dsb	sy
 800487a:	613b      	str	r3, [r7, #16]
}
 800487c:	bf00      	nop
 800487e:	e7fe      	b.n	800487e <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8004880:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004882:	685a      	ldr	r2, [r3, #4]
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	1ad2      	subs	r2, r2, r3
 8004888:	69bb      	ldr	r3, [r7, #24]
 800488a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800488c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800488e:	687a      	ldr	r2, [r7, #4]
 8004890:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8004892:	69b8      	ldr	r0, [r7, #24]
 8004894:	f000 f908 	bl	8004aa8 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8004898:	4b1d      	ldr	r3, [pc, #116]	; (8004910 <pvPortMalloc+0x188>)
 800489a:	681a      	ldr	r2, [r3, #0]
 800489c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800489e:	685b      	ldr	r3, [r3, #4]
 80048a0:	1ad3      	subs	r3, r2, r3
 80048a2:	4a1b      	ldr	r2, [pc, #108]	; (8004910 <pvPortMalloc+0x188>)
 80048a4:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80048a6:	4b1a      	ldr	r3, [pc, #104]	; (8004910 <pvPortMalloc+0x188>)
 80048a8:	681a      	ldr	r2, [r3, #0]
 80048aa:	4b1b      	ldr	r3, [pc, #108]	; (8004918 <pvPortMalloc+0x190>)
 80048ac:	681b      	ldr	r3, [r3, #0]
 80048ae:	429a      	cmp	r2, r3
 80048b0:	d203      	bcs.n	80048ba <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80048b2:	4b17      	ldr	r3, [pc, #92]	; (8004910 <pvPortMalloc+0x188>)
 80048b4:	681b      	ldr	r3, [r3, #0]
 80048b6:	4a18      	ldr	r2, [pc, #96]	; (8004918 <pvPortMalloc+0x190>)
 80048b8:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80048ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80048bc:	685a      	ldr	r2, [r3, #4]
 80048be:	4b13      	ldr	r3, [pc, #76]	; (800490c <pvPortMalloc+0x184>)
 80048c0:	681b      	ldr	r3, [r3, #0]
 80048c2:	431a      	orrs	r2, r3
 80048c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80048c6:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80048c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80048ca:	2200      	movs	r2, #0
 80048cc:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 80048ce:	4b13      	ldr	r3, [pc, #76]	; (800491c <pvPortMalloc+0x194>)
 80048d0:	681b      	ldr	r3, [r3, #0]
 80048d2:	3301      	adds	r3, #1
 80048d4:	4a11      	ldr	r2, [pc, #68]	; (800491c <pvPortMalloc+0x194>)
 80048d6:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80048d8:	f7fe fd02 	bl	80032e0 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80048dc:	69fb      	ldr	r3, [r7, #28]
 80048de:	f003 0307 	and.w	r3, r3, #7
 80048e2:	2b00      	cmp	r3, #0
 80048e4:	d00a      	beq.n	80048fc <pvPortMalloc+0x174>
	__asm volatile
 80048e6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80048ea:	f383 8811 	msr	BASEPRI, r3
 80048ee:	f3bf 8f6f 	isb	sy
 80048f2:	f3bf 8f4f 	dsb	sy
 80048f6:	60fb      	str	r3, [r7, #12]
}
 80048f8:	bf00      	nop
 80048fa:	e7fe      	b.n	80048fa <pvPortMalloc+0x172>
	return pvReturn;
 80048fc:	69fb      	ldr	r3, [r7, #28]
}
 80048fe:	4618      	mov	r0, r3
 8004900:	3728      	adds	r7, #40	; 0x28
 8004902:	46bd      	mov	sp, r7
 8004904:	bd80      	pop	{r7, pc}
 8004906:	bf00      	nop
 8004908:	2000498c 	.word	0x2000498c
 800490c:	200049a0 	.word	0x200049a0
 8004910:	20004990 	.word	0x20004990
 8004914:	20004984 	.word	0x20004984
 8004918:	20004994 	.word	0x20004994
 800491c:	20004998 	.word	0x20004998

08004920 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8004920:	b580      	push	{r7, lr}
 8004922:	b086      	sub	sp, #24
 8004924:	af00      	add	r7, sp, #0
 8004926:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	2b00      	cmp	r3, #0
 8004930:	d04d      	beq.n	80049ce <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8004932:	2308      	movs	r3, #8
 8004934:	425b      	negs	r3, r3
 8004936:	697a      	ldr	r2, [r7, #20]
 8004938:	4413      	add	r3, r2
 800493a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800493c:	697b      	ldr	r3, [r7, #20]
 800493e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8004940:	693b      	ldr	r3, [r7, #16]
 8004942:	685a      	ldr	r2, [r3, #4]
 8004944:	4b24      	ldr	r3, [pc, #144]	; (80049d8 <vPortFree+0xb8>)
 8004946:	681b      	ldr	r3, [r3, #0]
 8004948:	4013      	ands	r3, r2
 800494a:	2b00      	cmp	r3, #0
 800494c:	d10a      	bne.n	8004964 <vPortFree+0x44>
	__asm volatile
 800494e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004952:	f383 8811 	msr	BASEPRI, r3
 8004956:	f3bf 8f6f 	isb	sy
 800495a:	f3bf 8f4f 	dsb	sy
 800495e:	60fb      	str	r3, [r7, #12]
}
 8004960:	bf00      	nop
 8004962:	e7fe      	b.n	8004962 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8004964:	693b      	ldr	r3, [r7, #16]
 8004966:	681b      	ldr	r3, [r3, #0]
 8004968:	2b00      	cmp	r3, #0
 800496a:	d00a      	beq.n	8004982 <vPortFree+0x62>
	__asm volatile
 800496c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004970:	f383 8811 	msr	BASEPRI, r3
 8004974:	f3bf 8f6f 	isb	sy
 8004978:	f3bf 8f4f 	dsb	sy
 800497c:	60bb      	str	r3, [r7, #8]
}
 800497e:	bf00      	nop
 8004980:	e7fe      	b.n	8004980 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8004982:	693b      	ldr	r3, [r7, #16]
 8004984:	685a      	ldr	r2, [r3, #4]
 8004986:	4b14      	ldr	r3, [pc, #80]	; (80049d8 <vPortFree+0xb8>)
 8004988:	681b      	ldr	r3, [r3, #0]
 800498a:	4013      	ands	r3, r2
 800498c:	2b00      	cmp	r3, #0
 800498e:	d01e      	beq.n	80049ce <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8004990:	693b      	ldr	r3, [r7, #16]
 8004992:	681b      	ldr	r3, [r3, #0]
 8004994:	2b00      	cmp	r3, #0
 8004996:	d11a      	bne.n	80049ce <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8004998:	693b      	ldr	r3, [r7, #16]
 800499a:	685a      	ldr	r2, [r3, #4]
 800499c:	4b0e      	ldr	r3, [pc, #56]	; (80049d8 <vPortFree+0xb8>)
 800499e:	681b      	ldr	r3, [r3, #0]
 80049a0:	43db      	mvns	r3, r3
 80049a2:	401a      	ands	r2, r3
 80049a4:	693b      	ldr	r3, [r7, #16]
 80049a6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80049a8:	f7fe fc8c 	bl	80032c4 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80049ac:	693b      	ldr	r3, [r7, #16]
 80049ae:	685a      	ldr	r2, [r3, #4]
 80049b0:	4b0a      	ldr	r3, [pc, #40]	; (80049dc <vPortFree+0xbc>)
 80049b2:	681b      	ldr	r3, [r3, #0]
 80049b4:	4413      	add	r3, r2
 80049b6:	4a09      	ldr	r2, [pc, #36]	; (80049dc <vPortFree+0xbc>)
 80049b8:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80049ba:	6938      	ldr	r0, [r7, #16]
 80049bc:	f000 f874 	bl	8004aa8 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 80049c0:	4b07      	ldr	r3, [pc, #28]	; (80049e0 <vPortFree+0xc0>)
 80049c2:	681b      	ldr	r3, [r3, #0]
 80049c4:	3301      	adds	r3, #1
 80049c6:	4a06      	ldr	r2, [pc, #24]	; (80049e0 <vPortFree+0xc0>)
 80049c8:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 80049ca:	f7fe fc89 	bl	80032e0 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80049ce:	bf00      	nop
 80049d0:	3718      	adds	r7, #24
 80049d2:	46bd      	mov	sp, r7
 80049d4:	bd80      	pop	{r7, pc}
 80049d6:	bf00      	nop
 80049d8:	200049a0 	.word	0x200049a0
 80049dc:	20004990 	.word	0x20004990
 80049e0:	2000499c 	.word	0x2000499c

080049e4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80049e4:	b480      	push	{r7}
 80049e6:	b085      	sub	sp, #20
 80049e8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80049ea:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 80049ee:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80049f0:	4b27      	ldr	r3, [pc, #156]	; (8004a90 <prvHeapInit+0xac>)
 80049f2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80049f4:	68fb      	ldr	r3, [r7, #12]
 80049f6:	f003 0307 	and.w	r3, r3, #7
 80049fa:	2b00      	cmp	r3, #0
 80049fc:	d00c      	beq.n	8004a18 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80049fe:	68fb      	ldr	r3, [r7, #12]
 8004a00:	3307      	adds	r3, #7
 8004a02:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8004a04:	68fb      	ldr	r3, [r7, #12]
 8004a06:	f023 0307 	bic.w	r3, r3, #7
 8004a0a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8004a0c:	68ba      	ldr	r2, [r7, #8]
 8004a0e:	68fb      	ldr	r3, [r7, #12]
 8004a10:	1ad3      	subs	r3, r2, r3
 8004a12:	4a1f      	ldr	r2, [pc, #124]	; (8004a90 <prvHeapInit+0xac>)
 8004a14:	4413      	add	r3, r2
 8004a16:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8004a18:	68fb      	ldr	r3, [r7, #12]
 8004a1a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8004a1c:	4a1d      	ldr	r2, [pc, #116]	; (8004a94 <prvHeapInit+0xb0>)
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8004a22:	4b1c      	ldr	r3, [pc, #112]	; (8004a94 <prvHeapInit+0xb0>)
 8004a24:	2200      	movs	r2, #0
 8004a26:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	68ba      	ldr	r2, [r7, #8]
 8004a2c:	4413      	add	r3, r2
 8004a2e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8004a30:	2208      	movs	r2, #8
 8004a32:	68fb      	ldr	r3, [r7, #12]
 8004a34:	1a9b      	subs	r3, r3, r2
 8004a36:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8004a38:	68fb      	ldr	r3, [r7, #12]
 8004a3a:	f023 0307 	bic.w	r3, r3, #7
 8004a3e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8004a40:	68fb      	ldr	r3, [r7, #12]
 8004a42:	4a15      	ldr	r2, [pc, #84]	; (8004a98 <prvHeapInit+0xb4>)
 8004a44:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8004a46:	4b14      	ldr	r3, [pc, #80]	; (8004a98 <prvHeapInit+0xb4>)
 8004a48:	681b      	ldr	r3, [r3, #0]
 8004a4a:	2200      	movs	r2, #0
 8004a4c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8004a4e:	4b12      	ldr	r3, [pc, #72]	; (8004a98 <prvHeapInit+0xb4>)
 8004a50:	681b      	ldr	r3, [r3, #0]
 8004a52:	2200      	movs	r2, #0
 8004a54:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8004a5a:	683b      	ldr	r3, [r7, #0]
 8004a5c:	68fa      	ldr	r2, [r7, #12]
 8004a5e:	1ad2      	subs	r2, r2, r3
 8004a60:	683b      	ldr	r3, [r7, #0]
 8004a62:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8004a64:	4b0c      	ldr	r3, [pc, #48]	; (8004a98 <prvHeapInit+0xb4>)
 8004a66:	681a      	ldr	r2, [r3, #0]
 8004a68:	683b      	ldr	r3, [r7, #0]
 8004a6a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8004a6c:	683b      	ldr	r3, [r7, #0]
 8004a6e:	685b      	ldr	r3, [r3, #4]
 8004a70:	4a0a      	ldr	r2, [pc, #40]	; (8004a9c <prvHeapInit+0xb8>)
 8004a72:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8004a74:	683b      	ldr	r3, [r7, #0]
 8004a76:	685b      	ldr	r3, [r3, #4]
 8004a78:	4a09      	ldr	r2, [pc, #36]	; (8004aa0 <prvHeapInit+0xbc>)
 8004a7a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8004a7c:	4b09      	ldr	r3, [pc, #36]	; (8004aa4 <prvHeapInit+0xc0>)
 8004a7e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8004a82:	601a      	str	r2, [r3, #0]
}
 8004a84:	bf00      	nop
 8004a86:	3714      	adds	r7, #20
 8004a88:	46bd      	mov	sp, r7
 8004a8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a8e:	4770      	bx	lr
 8004a90:	20000d84 	.word	0x20000d84
 8004a94:	20004984 	.word	0x20004984
 8004a98:	2000498c 	.word	0x2000498c
 8004a9c:	20004994 	.word	0x20004994
 8004aa0:	20004990 	.word	0x20004990
 8004aa4:	200049a0 	.word	0x200049a0

08004aa8 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8004aa8:	b480      	push	{r7}
 8004aaa:	b085      	sub	sp, #20
 8004aac:	af00      	add	r7, sp, #0
 8004aae:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8004ab0:	4b28      	ldr	r3, [pc, #160]	; (8004b54 <prvInsertBlockIntoFreeList+0xac>)
 8004ab2:	60fb      	str	r3, [r7, #12]
 8004ab4:	e002      	b.n	8004abc <prvInsertBlockIntoFreeList+0x14>
 8004ab6:	68fb      	ldr	r3, [r7, #12]
 8004ab8:	681b      	ldr	r3, [r3, #0]
 8004aba:	60fb      	str	r3, [r7, #12]
 8004abc:	68fb      	ldr	r3, [r7, #12]
 8004abe:	681b      	ldr	r3, [r3, #0]
 8004ac0:	687a      	ldr	r2, [r7, #4]
 8004ac2:	429a      	cmp	r2, r3
 8004ac4:	d8f7      	bhi.n	8004ab6 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8004ac6:	68fb      	ldr	r3, [r7, #12]
 8004ac8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8004aca:	68fb      	ldr	r3, [r7, #12]
 8004acc:	685b      	ldr	r3, [r3, #4]
 8004ace:	68ba      	ldr	r2, [r7, #8]
 8004ad0:	4413      	add	r3, r2
 8004ad2:	687a      	ldr	r2, [r7, #4]
 8004ad4:	429a      	cmp	r2, r3
 8004ad6:	d108      	bne.n	8004aea <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8004ad8:	68fb      	ldr	r3, [r7, #12]
 8004ada:	685a      	ldr	r2, [r3, #4]
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	685b      	ldr	r3, [r3, #4]
 8004ae0:	441a      	add	r2, r3
 8004ae2:	68fb      	ldr	r3, [r7, #12]
 8004ae4:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8004ae6:	68fb      	ldr	r3, [r7, #12]
 8004ae8:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	685b      	ldr	r3, [r3, #4]
 8004af2:	68ba      	ldr	r2, [r7, #8]
 8004af4:	441a      	add	r2, r3
 8004af6:	68fb      	ldr	r3, [r7, #12]
 8004af8:	681b      	ldr	r3, [r3, #0]
 8004afa:	429a      	cmp	r2, r3
 8004afc:	d118      	bne.n	8004b30 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8004afe:	68fb      	ldr	r3, [r7, #12]
 8004b00:	681a      	ldr	r2, [r3, #0]
 8004b02:	4b15      	ldr	r3, [pc, #84]	; (8004b58 <prvInsertBlockIntoFreeList+0xb0>)
 8004b04:	681b      	ldr	r3, [r3, #0]
 8004b06:	429a      	cmp	r2, r3
 8004b08:	d00d      	beq.n	8004b26 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	685a      	ldr	r2, [r3, #4]
 8004b0e:	68fb      	ldr	r3, [r7, #12]
 8004b10:	681b      	ldr	r3, [r3, #0]
 8004b12:	685b      	ldr	r3, [r3, #4]
 8004b14:	441a      	add	r2, r3
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8004b1a:	68fb      	ldr	r3, [r7, #12]
 8004b1c:	681b      	ldr	r3, [r3, #0]
 8004b1e:	681a      	ldr	r2, [r3, #0]
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	601a      	str	r2, [r3, #0]
 8004b24:	e008      	b.n	8004b38 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8004b26:	4b0c      	ldr	r3, [pc, #48]	; (8004b58 <prvInsertBlockIntoFreeList+0xb0>)
 8004b28:	681a      	ldr	r2, [r3, #0]
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	601a      	str	r2, [r3, #0]
 8004b2e:	e003      	b.n	8004b38 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8004b30:	68fb      	ldr	r3, [r7, #12]
 8004b32:	681a      	ldr	r2, [r3, #0]
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8004b38:	68fa      	ldr	r2, [r7, #12]
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	429a      	cmp	r2, r3
 8004b3e:	d002      	beq.n	8004b46 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8004b40:	68fb      	ldr	r3, [r7, #12]
 8004b42:	687a      	ldr	r2, [r7, #4]
 8004b44:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8004b46:	bf00      	nop
 8004b48:	3714      	adds	r7, #20
 8004b4a:	46bd      	mov	sp, r7
 8004b4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b50:	4770      	bx	lr
 8004b52:	bf00      	nop
 8004b54:	20004984 	.word	0x20004984
 8004b58:	2000498c 	.word	0x2000498c

08004b5c <__errno>:
 8004b5c:	4b01      	ldr	r3, [pc, #4]	; (8004b64 <__errno+0x8>)
 8004b5e:	6818      	ldr	r0, [r3, #0]
 8004b60:	4770      	bx	lr
 8004b62:	bf00      	nop
 8004b64:	20000010 	.word	0x20000010

08004b68 <__libc_init_array>:
 8004b68:	b570      	push	{r4, r5, r6, lr}
 8004b6a:	4d0d      	ldr	r5, [pc, #52]	; (8004ba0 <__libc_init_array+0x38>)
 8004b6c:	4c0d      	ldr	r4, [pc, #52]	; (8004ba4 <__libc_init_array+0x3c>)
 8004b6e:	1b64      	subs	r4, r4, r5
 8004b70:	10a4      	asrs	r4, r4, #2
 8004b72:	2600      	movs	r6, #0
 8004b74:	42a6      	cmp	r6, r4
 8004b76:	d109      	bne.n	8004b8c <__libc_init_array+0x24>
 8004b78:	4d0b      	ldr	r5, [pc, #44]	; (8004ba8 <__libc_init_array+0x40>)
 8004b7a:	4c0c      	ldr	r4, [pc, #48]	; (8004bac <__libc_init_array+0x44>)
 8004b7c:	f000 fc4e 	bl	800541c <_init>
 8004b80:	1b64      	subs	r4, r4, r5
 8004b82:	10a4      	asrs	r4, r4, #2
 8004b84:	2600      	movs	r6, #0
 8004b86:	42a6      	cmp	r6, r4
 8004b88:	d105      	bne.n	8004b96 <__libc_init_array+0x2e>
 8004b8a:	bd70      	pop	{r4, r5, r6, pc}
 8004b8c:	f855 3b04 	ldr.w	r3, [r5], #4
 8004b90:	4798      	blx	r3
 8004b92:	3601      	adds	r6, #1
 8004b94:	e7ee      	b.n	8004b74 <__libc_init_array+0xc>
 8004b96:	f855 3b04 	ldr.w	r3, [r5], #4
 8004b9a:	4798      	blx	r3
 8004b9c:	3601      	adds	r6, #1
 8004b9e:	e7f2      	b.n	8004b86 <__libc_init_array+0x1e>
 8004ba0:	08005508 	.word	0x08005508
 8004ba4:	08005508 	.word	0x08005508
 8004ba8:	08005508 	.word	0x08005508
 8004bac:	0800550c 	.word	0x0800550c

08004bb0 <memcpy>:
 8004bb0:	440a      	add	r2, r1
 8004bb2:	4291      	cmp	r1, r2
 8004bb4:	f100 33ff 	add.w	r3, r0, #4294967295
 8004bb8:	d100      	bne.n	8004bbc <memcpy+0xc>
 8004bba:	4770      	bx	lr
 8004bbc:	b510      	push	{r4, lr}
 8004bbe:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004bc2:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004bc6:	4291      	cmp	r1, r2
 8004bc8:	d1f9      	bne.n	8004bbe <memcpy+0xe>
 8004bca:	bd10      	pop	{r4, pc}

08004bcc <memset>:
 8004bcc:	4402      	add	r2, r0
 8004bce:	4603      	mov	r3, r0
 8004bd0:	4293      	cmp	r3, r2
 8004bd2:	d100      	bne.n	8004bd6 <memset+0xa>
 8004bd4:	4770      	bx	lr
 8004bd6:	f803 1b01 	strb.w	r1, [r3], #1
 8004bda:	e7f9      	b.n	8004bd0 <memset+0x4>

08004bdc <siprintf>:
 8004bdc:	b40e      	push	{r1, r2, r3}
 8004bde:	b500      	push	{lr}
 8004be0:	b09c      	sub	sp, #112	; 0x70
 8004be2:	ab1d      	add	r3, sp, #116	; 0x74
 8004be4:	9002      	str	r0, [sp, #8]
 8004be6:	9006      	str	r0, [sp, #24]
 8004be8:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8004bec:	4809      	ldr	r0, [pc, #36]	; (8004c14 <siprintf+0x38>)
 8004bee:	9107      	str	r1, [sp, #28]
 8004bf0:	9104      	str	r1, [sp, #16]
 8004bf2:	4909      	ldr	r1, [pc, #36]	; (8004c18 <siprintf+0x3c>)
 8004bf4:	f853 2b04 	ldr.w	r2, [r3], #4
 8004bf8:	9105      	str	r1, [sp, #20]
 8004bfa:	6800      	ldr	r0, [r0, #0]
 8004bfc:	9301      	str	r3, [sp, #4]
 8004bfe:	a902      	add	r1, sp, #8
 8004c00:	f000 f868 	bl	8004cd4 <_svfiprintf_r>
 8004c04:	9b02      	ldr	r3, [sp, #8]
 8004c06:	2200      	movs	r2, #0
 8004c08:	701a      	strb	r2, [r3, #0]
 8004c0a:	b01c      	add	sp, #112	; 0x70
 8004c0c:	f85d eb04 	ldr.w	lr, [sp], #4
 8004c10:	b003      	add	sp, #12
 8004c12:	4770      	bx	lr
 8004c14:	20000010 	.word	0x20000010
 8004c18:	ffff0208 	.word	0xffff0208

08004c1c <__ssputs_r>:
 8004c1c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004c20:	688e      	ldr	r6, [r1, #8]
 8004c22:	429e      	cmp	r6, r3
 8004c24:	4682      	mov	sl, r0
 8004c26:	460c      	mov	r4, r1
 8004c28:	4690      	mov	r8, r2
 8004c2a:	461f      	mov	r7, r3
 8004c2c:	d838      	bhi.n	8004ca0 <__ssputs_r+0x84>
 8004c2e:	898a      	ldrh	r2, [r1, #12]
 8004c30:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8004c34:	d032      	beq.n	8004c9c <__ssputs_r+0x80>
 8004c36:	6825      	ldr	r5, [r4, #0]
 8004c38:	6909      	ldr	r1, [r1, #16]
 8004c3a:	eba5 0901 	sub.w	r9, r5, r1
 8004c3e:	6965      	ldr	r5, [r4, #20]
 8004c40:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8004c44:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8004c48:	3301      	adds	r3, #1
 8004c4a:	444b      	add	r3, r9
 8004c4c:	106d      	asrs	r5, r5, #1
 8004c4e:	429d      	cmp	r5, r3
 8004c50:	bf38      	it	cc
 8004c52:	461d      	movcc	r5, r3
 8004c54:	0553      	lsls	r3, r2, #21
 8004c56:	d531      	bpl.n	8004cbc <__ssputs_r+0xa0>
 8004c58:	4629      	mov	r1, r5
 8004c5a:	f000 fb39 	bl	80052d0 <_malloc_r>
 8004c5e:	4606      	mov	r6, r0
 8004c60:	b950      	cbnz	r0, 8004c78 <__ssputs_r+0x5c>
 8004c62:	230c      	movs	r3, #12
 8004c64:	f8ca 3000 	str.w	r3, [sl]
 8004c68:	89a3      	ldrh	r3, [r4, #12]
 8004c6a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004c6e:	81a3      	strh	r3, [r4, #12]
 8004c70:	f04f 30ff 	mov.w	r0, #4294967295
 8004c74:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004c78:	6921      	ldr	r1, [r4, #16]
 8004c7a:	464a      	mov	r2, r9
 8004c7c:	f7ff ff98 	bl	8004bb0 <memcpy>
 8004c80:	89a3      	ldrh	r3, [r4, #12]
 8004c82:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8004c86:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004c8a:	81a3      	strh	r3, [r4, #12]
 8004c8c:	6126      	str	r6, [r4, #16]
 8004c8e:	6165      	str	r5, [r4, #20]
 8004c90:	444e      	add	r6, r9
 8004c92:	eba5 0509 	sub.w	r5, r5, r9
 8004c96:	6026      	str	r6, [r4, #0]
 8004c98:	60a5      	str	r5, [r4, #8]
 8004c9a:	463e      	mov	r6, r7
 8004c9c:	42be      	cmp	r6, r7
 8004c9e:	d900      	bls.n	8004ca2 <__ssputs_r+0x86>
 8004ca0:	463e      	mov	r6, r7
 8004ca2:	4632      	mov	r2, r6
 8004ca4:	6820      	ldr	r0, [r4, #0]
 8004ca6:	4641      	mov	r1, r8
 8004ca8:	f000 faa8 	bl	80051fc <memmove>
 8004cac:	68a3      	ldr	r3, [r4, #8]
 8004cae:	6822      	ldr	r2, [r4, #0]
 8004cb0:	1b9b      	subs	r3, r3, r6
 8004cb2:	4432      	add	r2, r6
 8004cb4:	60a3      	str	r3, [r4, #8]
 8004cb6:	6022      	str	r2, [r4, #0]
 8004cb8:	2000      	movs	r0, #0
 8004cba:	e7db      	b.n	8004c74 <__ssputs_r+0x58>
 8004cbc:	462a      	mov	r2, r5
 8004cbe:	f000 fb61 	bl	8005384 <_realloc_r>
 8004cc2:	4606      	mov	r6, r0
 8004cc4:	2800      	cmp	r0, #0
 8004cc6:	d1e1      	bne.n	8004c8c <__ssputs_r+0x70>
 8004cc8:	6921      	ldr	r1, [r4, #16]
 8004cca:	4650      	mov	r0, sl
 8004ccc:	f000 fab0 	bl	8005230 <_free_r>
 8004cd0:	e7c7      	b.n	8004c62 <__ssputs_r+0x46>
	...

08004cd4 <_svfiprintf_r>:
 8004cd4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004cd8:	4698      	mov	r8, r3
 8004cda:	898b      	ldrh	r3, [r1, #12]
 8004cdc:	061b      	lsls	r3, r3, #24
 8004cde:	b09d      	sub	sp, #116	; 0x74
 8004ce0:	4607      	mov	r7, r0
 8004ce2:	460d      	mov	r5, r1
 8004ce4:	4614      	mov	r4, r2
 8004ce6:	d50e      	bpl.n	8004d06 <_svfiprintf_r+0x32>
 8004ce8:	690b      	ldr	r3, [r1, #16]
 8004cea:	b963      	cbnz	r3, 8004d06 <_svfiprintf_r+0x32>
 8004cec:	2140      	movs	r1, #64	; 0x40
 8004cee:	f000 faef 	bl	80052d0 <_malloc_r>
 8004cf2:	6028      	str	r0, [r5, #0]
 8004cf4:	6128      	str	r0, [r5, #16]
 8004cf6:	b920      	cbnz	r0, 8004d02 <_svfiprintf_r+0x2e>
 8004cf8:	230c      	movs	r3, #12
 8004cfa:	603b      	str	r3, [r7, #0]
 8004cfc:	f04f 30ff 	mov.w	r0, #4294967295
 8004d00:	e0d1      	b.n	8004ea6 <_svfiprintf_r+0x1d2>
 8004d02:	2340      	movs	r3, #64	; 0x40
 8004d04:	616b      	str	r3, [r5, #20]
 8004d06:	2300      	movs	r3, #0
 8004d08:	9309      	str	r3, [sp, #36]	; 0x24
 8004d0a:	2320      	movs	r3, #32
 8004d0c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8004d10:	f8cd 800c 	str.w	r8, [sp, #12]
 8004d14:	2330      	movs	r3, #48	; 0x30
 8004d16:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8004ec0 <_svfiprintf_r+0x1ec>
 8004d1a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8004d1e:	f04f 0901 	mov.w	r9, #1
 8004d22:	4623      	mov	r3, r4
 8004d24:	469a      	mov	sl, r3
 8004d26:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004d2a:	b10a      	cbz	r2, 8004d30 <_svfiprintf_r+0x5c>
 8004d2c:	2a25      	cmp	r2, #37	; 0x25
 8004d2e:	d1f9      	bne.n	8004d24 <_svfiprintf_r+0x50>
 8004d30:	ebba 0b04 	subs.w	fp, sl, r4
 8004d34:	d00b      	beq.n	8004d4e <_svfiprintf_r+0x7a>
 8004d36:	465b      	mov	r3, fp
 8004d38:	4622      	mov	r2, r4
 8004d3a:	4629      	mov	r1, r5
 8004d3c:	4638      	mov	r0, r7
 8004d3e:	f7ff ff6d 	bl	8004c1c <__ssputs_r>
 8004d42:	3001      	adds	r0, #1
 8004d44:	f000 80aa 	beq.w	8004e9c <_svfiprintf_r+0x1c8>
 8004d48:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004d4a:	445a      	add	r2, fp
 8004d4c:	9209      	str	r2, [sp, #36]	; 0x24
 8004d4e:	f89a 3000 	ldrb.w	r3, [sl]
 8004d52:	2b00      	cmp	r3, #0
 8004d54:	f000 80a2 	beq.w	8004e9c <_svfiprintf_r+0x1c8>
 8004d58:	2300      	movs	r3, #0
 8004d5a:	f04f 32ff 	mov.w	r2, #4294967295
 8004d5e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004d62:	f10a 0a01 	add.w	sl, sl, #1
 8004d66:	9304      	str	r3, [sp, #16]
 8004d68:	9307      	str	r3, [sp, #28]
 8004d6a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8004d6e:	931a      	str	r3, [sp, #104]	; 0x68
 8004d70:	4654      	mov	r4, sl
 8004d72:	2205      	movs	r2, #5
 8004d74:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004d78:	4851      	ldr	r0, [pc, #324]	; (8004ec0 <_svfiprintf_r+0x1ec>)
 8004d7a:	f7fb fa39 	bl	80001f0 <memchr>
 8004d7e:	9a04      	ldr	r2, [sp, #16]
 8004d80:	b9d8      	cbnz	r0, 8004dba <_svfiprintf_r+0xe6>
 8004d82:	06d0      	lsls	r0, r2, #27
 8004d84:	bf44      	itt	mi
 8004d86:	2320      	movmi	r3, #32
 8004d88:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8004d8c:	0711      	lsls	r1, r2, #28
 8004d8e:	bf44      	itt	mi
 8004d90:	232b      	movmi	r3, #43	; 0x2b
 8004d92:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8004d96:	f89a 3000 	ldrb.w	r3, [sl]
 8004d9a:	2b2a      	cmp	r3, #42	; 0x2a
 8004d9c:	d015      	beq.n	8004dca <_svfiprintf_r+0xf6>
 8004d9e:	9a07      	ldr	r2, [sp, #28]
 8004da0:	4654      	mov	r4, sl
 8004da2:	2000      	movs	r0, #0
 8004da4:	f04f 0c0a 	mov.w	ip, #10
 8004da8:	4621      	mov	r1, r4
 8004daa:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004dae:	3b30      	subs	r3, #48	; 0x30
 8004db0:	2b09      	cmp	r3, #9
 8004db2:	d94e      	bls.n	8004e52 <_svfiprintf_r+0x17e>
 8004db4:	b1b0      	cbz	r0, 8004de4 <_svfiprintf_r+0x110>
 8004db6:	9207      	str	r2, [sp, #28]
 8004db8:	e014      	b.n	8004de4 <_svfiprintf_r+0x110>
 8004dba:	eba0 0308 	sub.w	r3, r0, r8
 8004dbe:	fa09 f303 	lsl.w	r3, r9, r3
 8004dc2:	4313      	orrs	r3, r2
 8004dc4:	9304      	str	r3, [sp, #16]
 8004dc6:	46a2      	mov	sl, r4
 8004dc8:	e7d2      	b.n	8004d70 <_svfiprintf_r+0x9c>
 8004dca:	9b03      	ldr	r3, [sp, #12]
 8004dcc:	1d19      	adds	r1, r3, #4
 8004dce:	681b      	ldr	r3, [r3, #0]
 8004dd0:	9103      	str	r1, [sp, #12]
 8004dd2:	2b00      	cmp	r3, #0
 8004dd4:	bfbb      	ittet	lt
 8004dd6:	425b      	neglt	r3, r3
 8004dd8:	f042 0202 	orrlt.w	r2, r2, #2
 8004ddc:	9307      	strge	r3, [sp, #28]
 8004dde:	9307      	strlt	r3, [sp, #28]
 8004de0:	bfb8      	it	lt
 8004de2:	9204      	strlt	r2, [sp, #16]
 8004de4:	7823      	ldrb	r3, [r4, #0]
 8004de6:	2b2e      	cmp	r3, #46	; 0x2e
 8004de8:	d10c      	bne.n	8004e04 <_svfiprintf_r+0x130>
 8004dea:	7863      	ldrb	r3, [r4, #1]
 8004dec:	2b2a      	cmp	r3, #42	; 0x2a
 8004dee:	d135      	bne.n	8004e5c <_svfiprintf_r+0x188>
 8004df0:	9b03      	ldr	r3, [sp, #12]
 8004df2:	1d1a      	adds	r2, r3, #4
 8004df4:	681b      	ldr	r3, [r3, #0]
 8004df6:	9203      	str	r2, [sp, #12]
 8004df8:	2b00      	cmp	r3, #0
 8004dfa:	bfb8      	it	lt
 8004dfc:	f04f 33ff 	movlt.w	r3, #4294967295
 8004e00:	3402      	adds	r4, #2
 8004e02:	9305      	str	r3, [sp, #20]
 8004e04:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8004ed0 <_svfiprintf_r+0x1fc>
 8004e08:	7821      	ldrb	r1, [r4, #0]
 8004e0a:	2203      	movs	r2, #3
 8004e0c:	4650      	mov	r0, sl
 8004e0e:	f7fb f9ef 	bl	80001f0 <memchr>
 8004e12:	b140      	cbz	r0, 8004e26 <_svfiprintf_r+0x152>
 8004e14:	2340      	movs	r3, #64	; 0x40
 8004e16:	eba0 000a 	sub.w	r0, r0, sl
 8004e1a:	fa03 f000 	lsl.w	r0, r3, r0
 8004e1e:	9b04      	ldr	r3, [sp, #16]
 8004e20:	4303      	orrs	r3, r0
 8004e22:	3401      	adds	r4, #1
 8004e24:	9304      	str	r3, [sp, #16]
 8004e26:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004e2a:	4826      	ldr	r0, [pc, #152]	; (8004ec4 <_svfiprintf_r+0x1f0>)
 8004e2c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8004e30:	2206      	movs	r2, #6
 8004e32:	f7fb f9dd 	bl	80001f0 <memchr>
 8004e36:	2800      	cmp	r0, #0
 8004e38:	d038      	beq.n	8004eac <_svfiprintf_r+0x1d8>
 8004e3a:	4b23      	ldr	r3, [pc, #140]	; (8004ec8 <_svfiprintf_r+0x1f4>)
 8004e3c:	bb1b      	cbnz	r3, 8004e86 <_svfiprintf_r+0x1b2>
 8004e3e:	9b03      	ldr	r3, [sp, #12]
 8004e40:	3307      	adds	r3, #7
 8004e42:	f023 0307 	bic.w	r3, r3, #7
 8004e46:	3308      	adds	r3, #8
 8004e48:	9303      	str	r3, [sp, #12]
 8004e4a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004e4c:	4433      	add	r3, r6
 8004e4e:	9309      	str	r3, [sp, #36]	; 0x24
 8004e50:	e767      	b.n	8004d22 <_svfiprintf_r+0x4e>
 8004e52:	fb0c 3202 	mla	r2, ip, r2, r3
 8004e56:	460c      	mov	r4, r1
 8004e58:	2001      	movs	r0, #1
 8004e5a:	e7a5      	b.n	8004da8 <_svfiprintf_r+0xd4>
 8004e5c:	2300      	movs	r3, #0
 8004e5e:	3401      	adds	r4, #1
 8004e60:	9305      	str	r3, [sp, #20]
 8004e62:	4619      	mov	r1, r3
 8004e64:	f04f 0c0a 	mov.w	ip, #10
 8004e68:	4620      	mov	r0, r4
 8004e6a:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004e6e:	3a30      	subs	r2, #48	; 0x30
 8004e70:	2a09      	cmp	r2, #9
 8004e72:	d903      	bls.n	8004e7c <_svfiprintf_r+0x1a8>
 8004e74:	2b00      	cmp	r3, #0
 8004e76:	d0c5      	beq.n	8004e04 <_svfiprintf_r+0x130>
 8004e78:	9105      	str	r1, [sp, #20]
 8004e7a:	e7c3      	b.n	8004e04 <_svfiprintf_r+0x130>
 8004e7c:	fb0c 2101 	mla	r1, ip, r1, r2
 8004e80:	4604      	mov	r4, r0
 8004e82:	2301      	movs	r3, #1
 8004e84:	e7f0      	b.n	8004e68 <_svfiprintf_r+0x194>
 8004e86:	ab03      	add	r3, sp, #12
 8004e88:	9300      	str	r3, [sp, #0]
 8004e8a:	462a      	mov	r2, r5
 8004e8c:	4b0f      	ldr	r3, [pc, #60]	; (8004ecc <_svfiprintf_r+0x1f8>)
 8004e8e:	a904      	add	r1, sp, #16
 8004e90:	4638      	mov	r0, r7
 8004e92:	f3af 8000 	nop.w
 8004e96:	1c42      	adds	r2, r0, #1
 8004e98:	4606      	mov	r6, r0
 8004e9a:	d1d6      	bne.n	8004e4a <_svfiprintf_r+0x176>
 8004e9c:	89ab      	ldrh	r3, [r5, #12]
 8004e9e:	065b      	lsls	r3, r3, #25
 8004ea0:	f53f af2c 	bmi.w	8004cfc <_svfiprintf_r+0x28>
 8004ea4:	9809      	ldr	r0, [sp, #36]	; 0x24
 8004ea6:	b01d      	add	sp, #116	; 0x74
 8004ea8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004eac:	ab03      	add	r3, sp, #12
 8004eae:	9300      	str	r3, [sp, #0]
 8004eb0:	462a      	mov	r2, r5
 8004eb2:	4b06      	ldr	r3, [pc, #24]	; (8004ecc <_svfiprintf_r+0x1f8>)
 8004eb4:	a904      	add	r1, sp, #16
 8004eb6:	4638      	mov	r0, r7
 8004eb8:	f000 f87a 	bl	8004fb0 <_printf_i>
 8004ebc:	e7eb      	b.n	8004e96 <_svfiprintf_r+0x1c2>
 8004ebe:	bf00      	nop
 8004ec0:	080054cc 	.word	0x080054cc
 8004ec4:	080054d6 	.word	0x080054d6
 8004ec8:	00000000 	.word	0x00000000
 8004ecc:	08004c1d 	.word	0x08004c1d
 8004ed0:	080054d2 	.word	0x080054d2

08004ed4 <_printf_common>:
 8004ed4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004ed8:	4616      	mov	r6, r2
 8004eda:	4699      	mov	r9, r3
 8004edc:	688a      	ldr	r2, [r1, #8]
 8004ede:	690b      	ldr	r3, [r1, #16]
 8004ee0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8004ee4:	4293      	cmp	r3, r2
 8004ee6:	bfb8      	it	lt
 8004ee8:	4613      	movlt	r3, r2
 8004eea:	6033      	str	r3, [r6, #0]
 8004eec:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8004ef0:	4607      	mov	r7, r0
 8004ef2:	460c      	mov	r4, r1
 8004ef4:	b10a      	cbz	r2, 8004efa <_printf_common+0x26>
 8004ef6:	3301      	adds	r3, #1
 8004ef8:	6033      	str	r3, [r6, #0]
 8004efa:	6823      	ldr	r3, [r4, #0]
 8004efc:	0699      	lsls	r1, r3, #26
 8004efe:	bf42      	ittt	mi
 8004f00:	6833      	ldrmi	r3, [r6, #0]
 8004f02:	3302      	addmi	r3, #2
 8004f04:	6033      	strmi	r3, [r6, #0]
 8004f06:	6825      	ldr	r5, [r4, #0]
 8004f08:	f015 0506 	ands.w	r5, r5, #6
 8004f0c:	d106      	bne.n	8004f1c <_printf_common+0x48>
 8004f0e:	f104 0a19 	add.w	sl, r4, #25
 8004f12:	68e3      	ldr	r3, [r4, #12]
 8004f14:	6832      	ldr	r2, [r6, #0]
 8004f16:	1a9b      	subs	r3, r3, r2
 8004f18:	42ab      	cmp	r3, r5
 8004f1a:	dc26      	bgt.n	8004f6a <_printf_common+0x96>
 8004f1c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8004f20:	1e13      	subs	r3, r2, #0
 8004f22:	6822      	ldr	r2, [r4, #0]
 8004f24:	bf18      	it	ne
 8004f26:	2301      	movne	r3, #1
 8004f28:	0692      	lsls	r2, r2, #26
 8004f2a:	d42b      	bmi.n	8004f84 <_printf_common+0xb0>
 8004f2c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004f30:	4649      	mov	r1, r9
 8004f32:	4638      	mov	r0, r7
 8004f34:	47c0      	blx	r8
 8004f36:	3001      	adds	r0, #1
 8004f38:	d01e      	beq.n	8004f78 <_printf_common+0xa4>
 8004f3a:	6823      	ldr	r3, [r4, #0]
 8004f3c:	68e5      	ldr	r5, [r4, #12]
 8004f3e:	6832      	ldr	r2, [r6, #0]
 8004f40:	f003 0306 	and.w	r3, r3, #6
 8004f44:	2b04      	cmp	r3, #4
 8004f46:	bf08      	it	eq
 8004f48:	1aad      	subeq	r5, r5, r2
 8004f4a:	68a3      	ldr	r3, [r4, #8]
 8004f4c:	6922      	ldr	r2, [r4, #16]
 8004f4e:	bf0c      	ite	eq
 8004f50:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004f54:	2500      	movne	r5, #0
 8004f56:	4293      	cmp	r3, r2
 8004f58:	bfc4      	itt	gt
 8004f5a:	1a9b      	subgt	r3, r3, r2
 8004f5c:	18ed      	addgt	r5, r5, r3
 8004f5e:	2600      	movs	r6, #0
 8004f60:	341a      	adds	r4, #26
 8004f62:	42b5      	cmp	r5, r6
 8004f64:	d11a      	bne.n	8004f9c <_printf_common+0xc8>
 8004f66:	2000      	movs	r0, #0
 8004f68:	e008      	b.n	8004f7c <_printf_common+0xa8>
 8004f6a:	2301      	movs	r3, #1
 8004f6c:	4652      	mov	r2, sl
 8004f6e:	4649      	mov	r1, r9
 8004f70:	4638      	mov	r0, r7
 8004f72:	47c0      	blx	r8
 8004f74:	3001      	adds	r0, #1
 8004f76:	d103      	bne.n	8004f80 <_printf_common+0xac>
 8004f78:	f04f 30ff 	mov.w	r0, #4294967295
 8004f7c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004f80:	3501      	adds	r5, #1
 8004f82:	e7c6      	b.n	8004f12 <_printf_common+0x3e>
 8004f84:	18e1      	adds	r1, r4, r3
 8004f86:	1c5a      	adds	r2, r3, #1
 8004f88:	2030      	movs	r0, #48	; 0x30
 8004f8a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8004f8e:	4422      	add	r2, r4
 8004f90:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8004f94:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8004f98:	3302      	adds	r3, #2
 8004f9a:	e7c7      	b.n	8004f2c <_printf_common+0x58>
 8004f9c:	2301      	movs	r3, #1
 8004f9e:	4622      	mov	r2, r4
 8004fa0:	4649      	mov	r1, r9
 8004fa2:	4638      	mov	r0, r7
 8004fa4:	47c0      	blx	r8
 8004fa6:	3001      	adds	r0, #1
 8004fa8:	d0e6      	beq.n	8004f78 <_printf_common+0xa4>
 8004faa:	3601      	adds	r6, #1
 8004fac:	e7d9      	b.n	8004f62 <_printf_common+0x8e>
	...

08004fb0 <_printf_i>:
 8004fb0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004fb4:	460c      	mov	r4, r1
 8004fb6:	4691      	mov	r9, r2
 8004fb8:	7e27      	ldrb	r7, [r4, #24]
 8004fba:	990c      	ldr	r1, [sp, #48]	; 0x30
 8004fbc:	2f78      	cmp	r7, #120	; 0x78
 8004fbe:	4680      	mov	r8, r0
 8004fc0:	469a      	mov	sl, r3
 8004fc2:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004fc6:	d807      	bhi.n	8004fd8 <_printf_i+0x28>
 8004fc8:	2f62      	cmp	r7, #98	; 0x62
 8004fca:	d80a      	bhi.n	8004fe2 <_printf_i+0x32>
 8004fcc:	2f00      	cmp	r7, #0
 8004fce:	f000 80d8 	beq.w	8005182 <_printf_i+0x1d2>
 8004fd2:	2f58      	cmp	r7, #88	; 0x58
 8004fd4:	f000 80a3 	beq.w	800511e <_printf_i+0x16e>
 8004fd8:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8004fdc:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8004fe0:	e03a      	b.n	8005058 <_printf_i+0xa8>
 8004fe2:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8004fe6:	2b15      	cmp	r3, #21
 8004fe8:	d8f6      	bhi.n	8004fd8 <_printf_i+0x28>
 8004fea:	a001      	add	r0, pc, #4	; (adr r0, 8004ff0 <_printf_i+0x40>)
 8004fec:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8004ff0:	08005049 	.word	0x08005049
 8004ff4:	0800505d 	.word	0x0800505d
 8004ff8:	08004fd9 	.word	0x08004fd9
 8004ffc:	08004fd9 	.word	0x08004fd9
 8005000:	08004fd9 	.word	0x08004fd9
 8005004:	08004fd9 	.word	0x08004fd9
 8005008:	0800505d 	.word	0x0800505d
 800500c:	08004fd9 	.word	0x08004fd9
 8005010:	08004fd9 	.word	0x08004fd9
 8005014:	08004fd9 	.word	0x08004fd9
 8005018:	08004fd9 	.word	0x08004fd9
 800501c:	08005169 	.word	0x08005169
 8005020:	0800508d 	.word	0x0800508d
 8005024:	0800514b 	.word	0x0800514b
 8005028:	08004fd9 	.word	0x08004fd9
 800502c:	08004fd9 	.word	0x08004fd9
 8005030:	0800518b 	.word	0x0800518b
 8005034:	08004fd9 	.word	0x08004fd9
 8005038:	0800508d 	.word	0x0800508d
 800503c:	08004fd9 	.word	0x08004fd9
 8005040:	08004fd9 	.word	0x08004fd9
 8005044:	08005153 	.word	0x08005153
 8005048:	680b      	ldr	r3, [r1, #0]
 800504a:	1d1a      	adds	r2, r3, #4
 800504c:	681b      	ldr	r3, [r3, #0]
 800504e:	600a      	str	r2, [r1, #0]
 8005050:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8005054:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005058:	2301      	movs	r3, #1
 800505a:	e0a3      	b.n	80051a4 <_printf_i+0x1f4>
 800505c:	6825      	ldr	r5, [r4, #0]
 800505e:	6808      	ldr	r0, [r1, #0]
 8005060:	062e      	lsls	r6, r5, #24
 8005062:	f100 0304 	add.w	r3, r0, #4
 8005066:	d50a      	bpl.n	800507e <_printf_i+0xce>
 8005068:	6805      	ldr	r5, [r0, #0]
 800506a:	600b      	str	r3, [r1, #0]
 800506c:	2d00      	cmp	r5, #0
 800506e:	da03      	bge.n	8005078 <_printf_i+0xc8>
 8005070:	232d      	movs	r3, #45	; 0x2d
 8005072:	426d      	negs	r5, r5
 8005074:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005078:	485e      	ldr	r0, [pc, #376]	; (80051f4 <_printf_i+0x244>)
 800507a:	230a      	movs	r3, #10
 800507c:	e019      	b.n	80050b2 <_printf_i+0x102>
 800507e:	f015 0f40 	tst.w	r5, #64	; 0x40
 8005082:	6805      	ldr	r5, [r0, #0]
 8005084:	600b      	str	r3, [r1, #0]
 8005086:	bf18      	it	ne
 8005088:	b22d      	sxthne	r5, r5
 800508a:	e7ef      	b.n	800506c <_printf_i+0xbc>
 800508c:	680b      	ldr	r3, [r1, #0]
 800508e:	6825      	ldr	r5, [r4, #0]
 8005090:	1d18      	adds	r0, r3, #4
 8005092:	6008      	str	r0, [r1, #0]
 8005094:	0628      	lsls	r0, r5, #24
 8005096:	d501      	bpl.n	800509c <_printf_i+0xec>
 8005098:	681d      	ldr	r5, [r3, #0]
 800509a:	e002      	b.n	80050a2 <_printf_i+0xf2>
 800509c:	0669      	lsls	r1, r5, #25
 800509e:	d5fb      	bpl.n	8005098 <_printf_i+0xe8>
 80050a0:	881d      	ldrh	r5, [r3, #0]
 80050a2:	4854      	ldr	r0, [pc, #336]	; (80051f4 <_printf_i+0x244>)
 80050a4:	2f6f      	cmp	r7, #111	; 0x6f
 80050a6:	bf0c      	ite	eq
 80050a8:	2308      	moveq	r3, #8
 80050aa:	230a      	movne	r3, #10
 80050ac:	2100      	movs	r1, #0
 80050ae:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80050b2:	6866      	ldr	r6, [r4, #4]
 80050b4:	60a6      	str	r6, [r4, #8]
 80050b6:	2e00      	cmp	r6, #0
 80050b8:	bfa2      	ittt	ge
 80050ba:	6821      	ldrge	r1, [r4, #0]
 80050bc:	f021 0104 	bicge.w	r1, r1, #4
 80050c0:	6021      	strge	r1, [r4, #0]
 80050c2:	b90d      	cbnz	r5, 80050c8 <_printf_i+0x118>
 80050c4:	2e00      	cmp	r6, #0
 80050c6:	d04d      	beq.n	8005164 <_printf_i+0x1b4>
 80050c8:	4616      	mov	r6, r2
 80050ca:	fbb5 f1f3 	udiv	r1, r5, r3
 80050ce:	fb03 5711 	mls	r7, r3, r1, r5
 80050d2:	5dc7      	ldrb	r7, [r0, r7]
 80050d4:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80050d8:	462f      	mov	r7, r5
 80050da:	42bb      	cmp	r3, r7
 80050dc:	460d      	mov	r5, r1
 80050de:	d9f4      	bls.n	80050ca <_printf_i+0x11a>
 80050e0:	2b08      	cmp	r3, #8
 80050e2:	d10b      	bne.n	80050fc <_printf_i+0x14c>
 80050e4:	6823      	ldr	r3, [r4, #0]
 80050e6:	07df      	lsls	r7, r3, #31
 80050e8:	d508      	bpl.n	80050fc <_printf_i+0x14c>
 80050ea:	6923      	ldr	r3, [r4, #16]
 80050ec:	6861      	ldr	r1, [r4, #4]
 80050ee:	4299      	cmp	r1, r3
 80050f0:	bfde      	ittt	le
 80050f2:	2330      	movle	r3, #48	; 0x30
 80050f4:	f806 3c01 	strble.w	r3, [r6, #-1]
 80050f8:	f106 36ff 	addle.w	r6, r6, #4294967295
 80050fc:	1b92      	subs	r2, r2, r6
 80050fe:	6122      	str	r2, [r4, #16]
 8005100:	f8cd a000 	str.w	sl, [sp]
 8005104:	464b      	mov	r3, r9
 8005106:	aa03      	add	r2, sp, #12
 8005108:	4621      	mov	r1, r4
 800510a:	4640      	mov	r0, r8
 800510c:	f7ff fee2 	bl	8004ed4 <_printf_common>
 8005110:	3001      	adds	r0, #1
 8005112:	d14c      	bne.n	80051ae <_printf_i+0x1fe>
 8005114:	f04f 30ff 	mov.w	r0, #4294967295
 8005118:	b004      	add	sp, #16
 800511a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800511e:	4835      	ldr	r0, [pc, #212]	; (80051f4 <_printf_i+0x244>)
 8005120:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8005124:	6823      	ldr	r3, [r4, #0]
 8005126:	680e      	ldr	r6, [r1, #0]
 8005128:	061f      	lsls	r7, r3, #24
 800512a:	f856 5b04 	ldr.w	r5, [r6], #4
 800512e:	600e      	str	r6, [r1, #0]
 8005130:	d514      	bpl.n	800515c <_printf_i+0x1ac>
 8005132:	07d9      	lsls	r1, r3, #31
 8005134:	bf44      	itt	mi
 8005136:	f043 0320 	orrmi.w	r3, r3, #32
 800513a:	6023      	strmi	r3, [r4, #0]
 800513c:	b91d      	cbnz	r5, 8005146 <_printf_i+0x196>
 800513e:	6823      	ldr	r3, [r4, #0]
 8005140:	f023 0320 	bic.w	r3, r3, #32
 8005144:	6023      	str	r3, [r4, #0]
 8005146:	2310      	movs	r3, #16
 8005148:	e7b0      	b.n	80050ac <_printf_i+0xfc>
 800514a:	6823      	ldr	r3, [r4, #0]
 800514c:	f043 0320 	orr.w	r3, r3, #32
 8005150:	6023      	str	r3, [r4, #0]
 8005152:	2378      	movs	r3, #120	; 0x78
 8005154:	4828      	ldr	r0, [pc, #160]	; (80051f8 <_printf_i+0x248>)
 8005156:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800515a:	e7e3      	b.n	8005124 <_printf_i+0x174>
 800515c:	065e      	lsls	r6, r3, #25
 800515e:	bf48      	it	mi
 8005160:	b2ad      	uxthmi	r5, r5
 8005162:	e7e6      	b.n	8005132 <_printf_i+0x182>
 8005164:	4616      	mov	r6, r2
 8005166:	e7bb      	b.n	80050e0 <_printf_i+0x130>
 8005168:	680b      	ldr	r3, [r1, #0]
 800516a:	6826      	ldr	r6, [r4, #0]
 800516c:	6960      	ldr	r0, [r4, #20]
 800516e:	1d1d      	adds	r5, r3, #4
 8005170:	600d      	str	r5, [r1, #0]
 8005172:	0635      	lsls	r5, r6, #24
 8005174:	681b      	ldr	r3, [r3, #0]
 8005176:	d501      	bpl.n	800517c <_printf_i+0x1cc>
 8005178:	6018      	str	r0, [r3, #0]
 800517a:	e002      	b.n	8005182 <_printf_i+0x1d2>
 800517c:	0671      	lsls	r1, r6, #25
 800517e:	d5fb      	bpl.n	8005178 <_printf_i+0x1c8>
 8005180:	8018      	strh	r0, [r3, #0]
 8005182:	2300      	movs	r3, #0
 8005184:	6123      	str	r3, [r4, #16]
 8005186:	4616      	mov	r6, r2
 8005188:	e7ba      	b.n	8005100 <_printf_i+0x150>
 800518a:	680b      	ldr	r3, [r1, #0]
 800518c:	1d1a      	adds	r2, r3, #4
 800518e:	600a      	str	r2, [r1, #0]
 8005190:	681e      	ldr	r6, [r3, #0]
 8005192:	6862      	ldr	r2, [r4, #4]
 8005194:	2100      	movs	r1, #0
 8005196:	4630      	mov	r0, r6
 8005198:	f7fb f82a 	bl	80001f0 <memchr>
 800519c:	b108      	cbz	r0, 80051a2 <_printf_i+0x1f2>
 800519e:	1b80      	subs	r0, r0, r6
 80051a0:	6060      	str	r0, [r4, #4]
 80051a2:	6863      	ldr	r3, [r4, #4]
 80051a4:	6123      	str	r3, [r4, #16]
 80051a6:	2300      	movs	r3, #0
 80051a8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80051ac:	e7a8      	b.n	8005100 <_printf_i+0x150>
 80051ae:	6923      	ldr	r3, [r4, #16]
 80051b0:	4632      	mov	r2, r6
 80051b2:	4649      	mov	r1, r9
 80051b4:	4640      	mov	r0, r8
 80051b6:	47d0      	blx	sl
 80051b8:	3001      	adds	r0, #1
 80051ba:	d0ab      	beq.n	8005114 <_printf_i+0x164>
 80051bc:	6823      	ldr	r3, [r4, #0]
 80051be:	079b      	lsls	r3, r3, #30
 80051c0:	d413      	bmi.n	80051ea <_printf_i+0x23a>
 80051c2:	68e0      	ldr	r0, [r4, #12]
 80051c4:	9b03      	ldr	r3, [sp, #12]
 80051c6:	4298      	cmp	r0, r3
 80051c8:	bfb8      	it	lt
 80051ca:	4618      	movlt	r0, r3
 80051cc:	e7a4      	b.n	8005118 <_printf_i+0x168>
 80051ce:	2301      	movs	r3, #1
 80051d0:	4632      	mov	r2, r6
 80051d2:	4649      	mov	r1, r9
 80051d4:	4640      	mov	r0, r8
 80051d6:	47d0      	blx	sl
 80051d8:	3001      	adds	r0, #1
 80051da:	d09b      	beq.n	8005114 <_printf_i+0x164>
 80051dc:	3501      	adds	r5, #1
 80051de:	68e3      	ldr	r3, [r4, #12]
 80051e0:	9903      	ldr	r1, [sp, #12]
 80051e2:	1a5b      	subs	r3, r3, r1
 80051e4:	42ab      	cmp	r3, r5
 80051e6:	dcf2      	bgt.n	80051ce <_printf_i+0x21e>
 80051e8:	e7eb      	b.n	80051c2 <_printf_i+0x212>
 80051ea:	2500      	movs	r5, #0
 80051ec:	f104 0619 	add.w	r6, r4, #25
 80051f0:	e7f5      	b.n	80051de <_printf_i+0x22e>
 80051f2:	bf00      	nop
 80051f4:	080054dd 	.word	0x080054dd
 80051f8:	080054ee 	.word	0x080054ee

080051fc <memmove>:
 80051fc:	4288      	cmp	r0, r1
 80051fe:	b510      	push	{r4, lr}
 8005200:	eb01 0402 	add.w	r4, r1, r2
 8005204:	d902      	bls.n	800520c <memmove+0x10>
 8005206:	4284      	cmp	r4, r0
 8005208:	4623      	mov	r3, r4
 800520a:	d807      	bhi.n	800521c <memmove+0x20>
 800520c:	1e43      	subs	r3, r0, #1
 800520e:	42a1      	cmp	r1, r4
 8005210:	d008      	beq.n	8005224 <memmove+0x28>
 8005212:	f811 2b01 	ldrb.w	r2, [r1], #1
 8005216:	f803 2f01 	strb.w	r2, [r3, #1]!
 800521a:	e7f8      	b.n	800520e <memmove+0x12>
 800521c:	4402      	add	r2, r0
 800521e:	4601      	mov	r1, r0
 8005220:	428a      	cmp	r2, r1
 8005222:	d100      	bne.n	8005226 <memmove+0x2a>
 8005224:	bd10      	pop	{r4, pc}
 8005226:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800522a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800522e:	e7f7      	b.n	8005220 <memmove+0x24>

08005230 <_free_r>:
 8005230:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8005232:	2900      	cmp	r1, #0
 8005234:	d048      	beq.n	80052c8 <_free_r+0x98>
 8005236:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800523a:	9001      	str	r0, [sp, #4]
 800523c:	2b00      	cmp	r3, #0
 800523e:	f1a1 0404 	sub.w	r4, r1, #4
 8005242:	bfb8      	it	lt
 8005244:	18e4      	addlt	r4, r4, r3
 8005246:	f000 f8d3 	bl	80053f0 <__malloc_lock>
 800524a:	4a20      	ldr	r2, [pc, #128]	; (80052cc <_free_r+0x9c>)
 800524c:	9801      	ldr	r0, [sp, #4]
 800524e:	6813      	ldr	r3, [r2, #0]
 8005250:	4615      	mov	r5, r2
 8005252:	b933      	cbnz	r3, 8005262 <_free_r+0x32>
 8005254:	6063      	str	r3, [r4, #4]
 8005256:	6014      	str	r4, [r2, #0]
 8005258:	b003      	add	sp, #12
 800525a:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800525e:	f000 b8cd 	b.w	80053fc <__malloc_unlock>
 8005262:	42a3      	cmp	r3, r4
 8005264:	d90b      	bls.n	800527e <_free_r+0x4e>
 8005266:	6821      	ldr	r1, [r4, #0]
 8005268:	1862      	adds	r2, r4, r1
 800526a:	4293      	cmp	r3, r2
 800526c:	bf04      	itt	eq
 800526e:	681a      	ldreq	r2, [r3, #0]
 8005270:	685b      	ldreq	r3, [r3, #4]
 8005272:	6063      	str	r3, [r4, #4]
 8005274:	bf04      	itt	eq
 8005276:	1852      	addeq	r2, r2, r1
 8005278:	6022      	streq	r2, [r4, #0]
 800527a:	602c      	str	r4, [r5, #0]
 800527c:	e7ec      	b.n	8005258 <_free_r+0x28>
 800527e:	461a      	mov	r2, r3
 8005280:	685b      	ldr	r3, [r3, #4]
 8005282:	b10b      	cbz	r3, 8005288 <_free_r+0x58>
 8005284:	42a3      	cmp	r3, r4
 8005286:	d9fa      	bls.n	800527e <_free_r+0x4e>
 8005288:	6811      	ldr	r1, [r2, #0]
 800528a:	1855      	adds	r5, r2, r1
 800528c:	42a5      	cmp	r5, r4
 800528e:	d10b      	bne.n	80052a8 <_free_r+0x78>
 8005290:	6824      	ldr	r4, [r4, #0]
 8005292:	4421      	add	r1, r4
 8005294:	1854      	adds	r4, r2, r1
 8005296:	42a3      	cmp	r3, r4
 8005298:	6011      	str	r1, [r2, #0]
 800529a:	d1dd      	bne.n	8005258 <_free_r+0x28>
 800529c:	681c      	ldr	r4, [r3, #0]
 800529e:	685b      	ldr	r3, [r3, #4]
 80052a0:	6053      	str	r3, [r2, #4]
 80052a2:	4421      	add	r1, r4
 80052a4:	6011      	str	r1, [r2, #0]
 80052a6:	e7d7      	b.n	8005258 <_free_r+0x28>
 80052a8:	d902      	bls.n	80052b0 <_free_r+0x80>
 80052aa:	230c      	movs	r3, #12
 80052ac:	6003      	str	r3, [r0, #0]
 80052ae:	e7d3      	b.n	8005258 <_free_r+0x28>
 80052b0:	6825      	ldr	r5, [r4, #0]
 80052b2:	1961      	adds	r1, r4, r5
 80052b4:	428b      	cmp	r3, r1
 80052b6:	bf04      	itt	eq
 80052b8:	6819      	ldreq	r1, [r3, #0]
 80052ba:	685b      	ldreq	r3, [r3, #4]
 80052bc:	6063      	str	r3, [r4, #4]
 80052be:	bf04      	itt	eq
 80052c0:	1949      	addeq	r1, r1, r5
 80052c2:	6021      	streq	r1, [r4, #0]
 80052c4:	6054      	str	r4, [r2, #4]
 80052c6:	e7c7      	b.n	8005258 <_free_r+0x28>
 80052c8:	b003      	add	sp, #12
 80052ca:	bd30      	pop	{r4, r5, pc}
 80052cc:	200049a4 	.word	0x200049a4

080052d0 <_malloc_r>:
 80052d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80052d2:	1ccd      	adds	r5, r1, #3
 80052d4:	f025 0503 	bic.w	r5, r5, #3
 80052d8:	3508      	adds	r5, #8
 80052da:	2d0c      	cmp	r5, #12
 80052dc:	bf38      	it	cc
 80052de:	250c      	movcc	r5, #12
 80052e0:	2d00      	cmp	r5, #0
 80052e2:	4606      	mov	r6, r0
 80052e4:	db01      	blt.n	80052ea <_malloc_r+0x1a>
 80052e6:	42a9      	cmp	r1, r5
 80052e8:	d903      	bls.n	80052f2 <_malloc_r+0x22>
 80052ea:	230c      	movs	r3, #12
 80052ec:	6033      	str	r3, [r6, #0]
 80052ee:	2000      	movs	r0, #0
 80052f0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80052f2:	f000 f87d 	bl	80053f0 <__malloc_lock>
 80052f6:	4921      	ldr	r1, [pc, #132]	; (800537c <_malloc_r+0xac>)
 80052f8:	680a      	ldr	r2, [r1, #0]
 80052fa:	4614      	mov	r4, r2
 80052fc:	b99c      	cbnz	r4, 8005326 <_malloc_r+0x56>
 80052fe:	4f20      	ldr	r7, [pc, #128]	; (8005380 <_malloc_r+0xb0>)
 8005300:	683b      	ldr	r3, [r7, #0]
 8005302:	b923      	cbnz	r3, 800530e <_malloc_r+0x3e>
 8005304:	4621      	mov	r1, r4
 8005306:	4630      	mov	r0, r6
 8005308:	f000 f862 	bl	80053d0 <_sbrk_r>
 800530c:	6038      	str	r0, [r7, #0]
 800530e:	4629      	mov	r1, r5
 8005310:	4630      	mov	r0, r6
 8005312:	f000 f85d 	bl	80053d0 <_sbrk_r>
 8005316:	1c43      	adds	r3, r0, #1
 8005318:	d123      	bne.n	8005362 <_malloc_r+0x92>
 800531a:	230c      	movs	r3, #12
 800531c:	6033      	str	r3, [r6, #0]
 800531e:	4630      	mov	r0, r6
 8005320:	f000 f86c 	bl	80053fc <__malloc_unlock>
 8005324:	e7e3      	b.n	80052ee <_malloc_r+0x1e>
 8005326:	6823      	ldr	r3, [r4, #0]
 8005328:	1b5b      	subs	r3, r3, r5
 800532a:	d417      	bmi.n	800535c <_malloc_r+0x8c>
 800532c:	2b0b      	cmp	r3, #11
 800532e:	d903      	bls.n	8005338 <_malloc_r+0x68>
 8005330:	6023      	str	r3, [r4, #0]
 8005332:	441c      	add	r4, r3
 8005334:	6025      	str	r5, [r4, #0]
 8005336:	e004      	b.n	8005342 <_malloc_r+0x72>
 8005338:	6863      	ldr	r3, [r4, #4]
 800533a:	42a2      	cmp	r2, r4
 800533c:	bf0c      	ite	eq
 800533e:	600b      	streq	r3, [r1, #0]
 8005340:	6053      	strne	r3, [r2, #4]
 8005342:	4630      	mov	r0, r6
 8005344:	f000 f85a 	bl	80053fc <__malloc_unlock>
 8005348:	f104 000b 	add.w	r0, r4, #11
 800534c:	1d23      	adds	r3, r4, #4
 800534e:	f020 0007 	bic.w	r0, r0, #7
 8005352:	1ac2      	subs	r2, r0, r3
 8005354:	d0cc      	beq.n	80052f0 <_malloc_r+0x20>
 8005356:	1a1b      	subs	r3, r3, r0
 8005358:	50a3      	str	r3, [r4, r2]
 800535a:	e7c9      	b.n	80052f0 <_malloc_r+0x20>
 800535c:	4622      	mov	r2, r4
 800535e:	6864      	ldr	r4, [r4, #4]
 8005360:	e7cc      	b.n	80052fc <_malloc_r+0x2c>
 8005362:	1cc4      	adds	r4, r0, #3
 8005364:	f024 0403 	bic.w	r4, r4, #3
 8005368:	42a0      	cmp	r0, r4
 800536a:	d0e3      	beq.n	8005334 <_malloc_r+0x64>
 800536c:	1a21      	subs	r1, r4, r0
 800536e:	4630      	mov	r0, r6
 8005370:	f000 f82e 	bl	80053d0 <_sbrk_r>
 8005374:	3001      	adds	r0, #1
 8005376:	d1dd      	bne.n	8005334 <_malloc_r+0x64>
 8005378:	e7cf      	b.n	800531a <_malloc_r+0x4a>
 800537a:	bf00      	nop
 800537c:	200049a4 	.word	0x200049a4
 8005380:	200049a8 	.word	0x200049a8

08005384 <_realloc_r>:
 8005384:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005386:	4607      	mov	r7, r0
 8005388:	4614      	mov	r4, r2
 800538a:	460e      	mov	r6, r1
 800538c:	b921      	cbnz	r1, 8005398 <_realloc_r+0x14>
 800538e:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8005392:	4611      	mov	r1, r2
 8005394:	f7ff bf9c 	b.w	80052d0 <_malloc_r>
 8005398:	b922      	cbnz	r2, 80053a4 <_realloc_r+0x20>
 800539a:	f7ff ff49 	bl	8005230 <_free_r>
 800539e:	4625      	mov	r5, r4
 80053a0:	4628      	mov	r0, r5
 80053a2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80053a4:	f000 f830 	bl	8005408 <_malloc_usable_size_r>
 80053a8:	42a0      	cmp	r0, r4
 80053aa:	d20f      	bcs.n	80053cc <_realloc_r+0x48>
 80053ac:	4621      	mov	r1, r4
 80053ae:	4638      	mov	r0, r7
 80053b0:	f7ff ff8e 	bl	80052d0 <_malloc_r>
 80053b4:	4605      	mov	r5, r0
 80053b6:	2800      	cmp	r0, #0
 80053b8:	d0f2      	beq.n	80053a0 <_realloc_r+0x1c>
 80053ba:	4631      	mov	r1, r6
 80053bc:	4622      	mov	r2, r4
 80053be:	f7ff fbf7 	bl	8004bb0 <memcpy>
 80053c2:	4631      	mov	r1, r6
 80053c4:	4638      	mov	r0, r7
 80053c6:	f7ff ff33 	bl	8005230 <_free_r>
 80053ca:	e7e9      	b.n	80053a0 <_realloc_r+0x1c>
 80053cc:	4635      	mov	r5, r6
 80053ce:	e7e7      	b.n	80053a0 <_realloc_r+0x1c>

080053d0 <_sbrk_r>:
 80053d0:	b538      	push	{r3, r4, r5, lr}
 80053d2:	4d06      	ldr	r5, [pc, #24]	; (80053ec <_sbrk_r+0x1c>)
 80053d4:	2300      	movs	r3, #0
 80053d6:	4604      	mov	r4, r0
 80053d8:	4608      	mov	r0, r1
 80053da:	602b      	str	r3, [r5, #0]
 80053dc:	f7fb fb12 	bl	8000a04 <_sbrk>
 80053e0:	1c43      	adds	r3, r0, #1
 80053e2:	d102      	bne.n	80053ea <_sbrk_r+0x1a>
 80053e4:	682b      	ldr	r3, [r5, #0]
 80053e6:	b103      	cbz	r3, 80053ea <_sbrk_r+0x1a>
 80053e8:	6023      	str	r3, [r4, #0]
 80053ea:	bd38      	pop	{r3, r4, r5, pc}
 80053ec:	20004a40 	.word	0x20004a40

080053f0 <__malloc_lock>:
 80053f0:	4801      	ldr	r0, [pc, #4]	; (80053f8 <__malloc_lock+0x8>)
 80053f2:	f000 b811 	b.w	8005418 <__retarget_lock_acquire_recursive>
 80053f6:	bf00      	nop
 80053f8:	20004a48 	.word	0x20004a48

080053fc <__malloc_unlock>:
 80053fc:	4801      	ldr	r0, [pc, #4]	; (8005404 <__malloc_unlock+0x8>)
 80053fe:	f000 b80c 	b.w	800541a <__retarget_lock_release_recursive>
 8005402:	bf00      	nop
 8005404:	20004a48 	.word	0x20004a48

08005408 <_malloc_usable_size_r>:
 8005408:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800540c:	1f18      	subs	r0, r3, #4
 800540e:	2b00      	cmp	r3, #0
 8005410:	bfbc      	itt	lt
 8005412:	580b      	ldrlt	r3, [r1, r0]
 8005414:	18c0      	addlt	r0, r0, r3
 8005416:	4770      	bx	lr

08005418 <__retarget_lock_acquire_recursive>:
 8005418:	4770      	bx	lr

0800541a <__retarget_lock_release_recursive>:
 800541a:	4770      	bx	lr

0800541c <_init>:
 800541c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800541e:	bf00      	nop
 8005420:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005422:	bc08      	pop	{r3}
 8005424:	469e      	mov	lr, r3
 8005426:	4770      	bx	lr

08005428 <_fini>:
 8005428:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800542a:	bf00      	nop
 800542c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800542e:	bc08      	pop	{r3}
 8005430:	469e      	mov	lr, r3
 8005432:	4770      	bx	lr
