Analysis & Synthesis report for correlation_signal
Tue Oct 08 15:43:37 2019
Quartus Prime Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |correlation_signal|arm_read_pingpang_ram:U10|state2
 11. State Machine - |correlation_signal|arm_read_pingpang_ram:U10|state1
 12. State Machine - |correlation_signal|channel_polling:U8|state
 13. State Machine - |correlation_signal|data_collection:U4|single_channel:signal_ch1|read_fifo:read_fifo|state
 14. State Machine - |correlation_signal|data_collection:U4|single_channel:signal_ch1|signal_peak:u3|state
 15. State Machine - |correlation_signal|arm_read_ram_return3:U3|state
 16. State Machine - |correlation_signal|arm_write_ram:U2|state
 17. Registers Protected by Synthesis
 18. Registers Removed During Synthesis
 19. Removed Registers Triggering Further Register Optimizations
 20. General Register Statistics
 21. Inverted Register Statistics
 22. Multiplexer Restructuring Statistics (Restructuring Performed)
 23. Source assignments for arm_write_ram:U2
 24. Source assignments for arm_write_ram:U2|write_ram:U1|altsyncram:altsyncram_component|altsyncram_mej1:auto_generated
 25. Source assignments for arm_read_ram_return3:U3|read_ram:U1|altsyncram:altsyncram_component|altsyncram_jbm1:auto_generated
 26. Source assignments for data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component
 27. Source assignments for data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated
 28. Source assignments for data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_6p6:rdptr_g1p
 29. Source assignments for data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_27c:wrptr_g1p
 30. Source assignments for data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|altsyncram_f721:fifo_ram
 31. Source assignments for data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|alt_synch_pipe_sal:rs_dgwp
 32. Source assignments for data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|alt_synch_pipe_sal:rs_dgwp|dffpipe_d09:dffpipe12
 33. Source assignments for data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|alt_synch_pipe_tal:ws_dgrp
 34. Source assignments for data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|alt_synch_pipe_tal:ws_dgrp|dffpipe_e09:dffpipe15
 35. Source assignments for data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component
 36. Source assignments for data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated
 37. Source assignments for data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_6p6:rdptr_g1p
 38. Source assignments for data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_27c:wrptr_g1p
 39. Source assignments for data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|altsyncram_f721:fifo_ram
 40. Source assignments for data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|alt_synch_pipe_sal:rs_dgwp
 41. Source assignments for data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|alt_synch_pipe_sal:rs_dgwp|dffpipe_d09:dffpipe12
 42. Source assignments for data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|alt_synch_pipe_tal:ws_dgrp
 43. Source assignments for data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|alt_synch_pipe_tal:ws_dgrp|dffpipe_e09:dffpipe15
 44. Source assignments for arm_read_pingpang_ram:U10|ram1:ram1|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated
 45. Source assignments for arm_read_pingpang_ram:U10|ram2:ram2|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated
 46. Parameter Settings for User Entity Instance: system_ctrl_pll:U1|system_init_delay:u_system_init_delay
 47. Parameter Settings for User Entity Instance: system_ctrl_pll:U1|PLL:u_sys_pll|altpll:altpll_component
 48. Parameter Settings for User Entity Instance: arm_write_ram:U2
 49. Parameter Settings for User Entity Instance: arm_write_ram:U2|write_ram:U1|altsyncram:altsyncram_component
 50. Parameter Settings for User Entity Instance: arm_read_ram_return3:U3
 51. Parameter Settings for User Entity Instance: arm_read_ram_return3:U3|read_ram:U1|altsyncram:altsyncram_component
 52. Parameter Settings for User Entity Instance: data_collection:U4|single_channel:signal_ch1|signal_peak:u3
 53. Parameter Settings for User Entity Instance: data_collection:U4|single_channel:signal_ch1|write_fifo:write_fifo
 54. Parameter Settings for User Entity Instance: data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component
 55. Parameter Settings for User Entity Instance: data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component
 56. Parameter Settings for User Entity Instance: data_collection:U4|single_channel:signal_ch1|read_fifo:read_fifo
 57. Parameter Settings for User Entity Instance: ccd_drive:U6
 58. Parameter Settings for User Entity Instance: channel_polling:U8
 59. Parameter Settings for User Entity Instance: arm_read_pingpang_ram:U10
 60. Parameter Settings for User Entity Instance: arm_read_pingpang_ram:U10|ram1:ram1|altsyncram:altsyncram_component
 61. Parameter Settings for User Entity Instance: arm_read_pingpang_ram:U10|ram2:ram2|altsyncram:altsyncram_component
 62. Parameter Settings for Inferred Entity Instance: data_collection:U4|single_channel:signal_ch1|AD_ctrl:u2|volt_cal:u2|lpm_mult:Mult0
 63. altpll Parameter Settings by Entity Instance
 64. altsyncram Parameter Settings by Entity Instance
 65. dcfifo Parameter Settings by Entity Instance
 66. lpm_mult Parameter Settings by Entity Instance
 67. Port Connectivity Checks: "para_analysis:U5"
 68. Port Connectivity Checks: "data_collection:U4|single_channel:signal_ch1|signal_peak:u3"
 69. Port Connectivity Checks: "system_ctrl_pll:U1|system_init_delay:u_system_init_delay"
 70. Port Connectivity Checks: "system_ctrl_pll:U1"
 71. Post-Synthesis Netlist Statistics for Top Partition
 72. Elapsed Time Per Partition
 73. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Oct 08 15:43:37 2019           ;
; Quartus Prime Version              ; 18.0.0 Build 614 04/24/2018 SJ Standard Edition ;
; Revision Name                      ; correlation_signal                              ;
; Top-level Entity Name              ; correlation_signal                              ;
; Family                             ; Cyclone IV E                                    ;
; Total logic elements               ; 1,405                                           ;
;     Total combinational functions  ; 967                                             ;
;     Dedicated logic registers      ; 956                                             ;
; Total registers                    ; 956                                             ;
; Total pins                         ; 72                                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 148,480                                         ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 1                                               ;
+------------------------------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE15F23C8       ;                    ;
; Top-level entity name                                            ; correlation_signal ; correlation_signal ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                  ;
+----------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                              ; Library ;
+----------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------+---------+
; RTL/data_collection.v            ; yes             ; User Verilog HDL File        ; G:/intelFPGA/correlation_signal/RTL/data_collection.v                     ;         ;
; RTL/write_fifo.v                 ; yes             ; User Verilog HDL File        ; G:/intelFPGA/correlation_signal/RTL/write_fifo.v                          ;         ;
; RTL/read_fifo.v                  ; yes             ; User Verilog HDL File        ; G:/intelFPGA/correlation_signal/RTL/read_fifo.v                           ;         ;
; RTL/volt_cal.v                   ; yes             ; User Verilog HDL File        ; G:/intelFPGA/correlation_signal/RTL/volt_cal.v                            ;         ;
; RTL/single_channel.v             ; yes             ; User Verilog HDL File        ; G:/intelFPGA/correlation_signal/RTL/single_channel.v                      ;         ;
; RTL/AD_ctrl.v                    ; yes             ; User Verilog HDL File        ; G:/intelFPGA/correlation_signal/RTL/AD_ctrl.v                             ;         ;
; RTL/system_ctrl_pll.v            ; yes             ; User Verilog HDL File        ; G:/intelFPGA/correlation_signal/RTL/system_ctrl_pll.v                     ;         ;
; RTL/system_init_delay.v          ; yes             ; User Verilog HDL File        ; G:/intelFPGA/correlation_signal/RTL/system_init_delay.v                   ;         ;
; PLL.v                            ; yes             ; User Wizard-Generated File   ; G:/intelFPGA/correlation_signal/PLL.v                                     ;         ;
; RTL/arm_write_ram.v              ; yes             ; User Verilog HDL File        ; G:/intelFPGA/correlation_signal/RTL/arm_write_ram.v                       ;         ;
; write_ram.v                      ; yes             ; User Wizard-Generated File   ; G:/intelFPGA/correlation_signal/write_ram.v                               ;         ;
; RTL/arm_read_ram_return3.v       ; yes             ; User Verilog HDL File        ; G:/intelFPGA/correlation_signal/RTL/arm_read_ram_return3.v                ;         ;
; read_ram.v                       ; yes             ; User Wizard-Generated File   ; G:/intelFPGA/correlation_signal/read_ram.v                                ;         ;
; RTL/para_analysis.v              ; yes             ; User Verilog HDL File        ; G:/intelFPGA/correlation_signal/RTL/para_analysis.v                       ;         ;
; RTL/ccd_drive.v                  ; yes             ; User Verilog HDL File        ; G:/intelFPGA/correlation_signal/RTL/ccd_drive.v                           ;         ;
; correlation_signal.v             ; yes             ; User Verilog HDL File        ; G:/intelFPGA/correlation_signal/correlation_signal.v                      ;         ;
; fifo_for_peak_data.v             ; yes             ; User Wizard-Generated File   ; G:/intelFPGA/correlation_signal/fifo_for_peak_data.v                      ;         ;
; RTL/fifo_for_peak_data.v         ; yes             ; User Verilog HDL File        ; G:/intelFPGA/correlation_signal/RTL/fifo_for_peak_data.v                  ;         ;
; RTL/signal_peak.v                ; yes             ; User Verilog HDL File        ; G:/intelFPGA/correlation_signal/RTL/signal_peak.v                         ;         ;
; contin_mode_openclose.v          ; yes             ; User Verilog HDL File        ; G:/intelFPGA/correlation_signal/contin_mode_openclose.v                   ;         ;
; channel_polling.v                ; yes             ; User Verilog HDL File        ; G:/intelFPGA/correlation_signal/channel_polling.v                         ;         ;
; data_deal.v                      ; yes             ; User Verilog HDL File        ; G:/intelFPGA/correlation_signal/data_deal.v                               ;         ;
; ram1.v                           ; yes             ; User Wizard-Generated File   ; G:/intelFPGA/correlation_signal/ram1.v                                    ;         ;
; ram2.v                           ; yes             ; User Wizard-Generated File   ; G:/intelFPGA/correlation_signal/ram2.v                                    ;         ;
; arm_read_pingpang_ram.v          ; yes             ; User Verilog HDL File        ; G:/intelFPGA/correlation_signal/arm_read_pingpang_ram.v                   ;         ;
; output_select.v                  ; yes             ; User Verilog HDL File        ; G:/intelFPGA/correlation_signal/output_select.v                           ;         ;
; altpll.tdf                       ; yes             ; Megafunction                 ; c:/intelfpga/18.0/quartus/libraries/megafunctions/altpll.tdf              ;         ;
; aglobal180.inc                   ; yes             ; Megafunction                 ; c:/intelfpga/18.0/quartus/libraries/megafunctions/aglobal180.inc          ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                 ; c:/intelfpga/18.0/quartus/libraries/megafunctions/stratix_pll.inc         ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                 ; c:/intelfpga/18.0/quartus/libraries/megafunctions/stratixii_pll.inc       ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                 ; c:/intelfpga/18.0/quartus/libraries/megafunctions/cycloneii_pll.inc       ;         ;
; db/pll_altpll.v                  ; yes             ; Auto-Generated Megafunction  ; G:/intelFPGA/correlation_signal/db/pll_altpll.v                           ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                 ; c:/intelfpga/18.0/quartus/libraries/megafunctions/altsyncram.tdf          ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                 ; c:/intelfpga/18.0/quartus/libraries/megafunctions/stratix_ram_block.inc   ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                 ; c:/intelfpga/18.0/quartus/libraries/megafunctions/lpm_mux.inc             ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                 ; c:/intelfpga/18.0/quartus/libraries/megafunctions/lpm_decode.inc          ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                 ; c:/intelfpga/18.0/quartus/libraries/megafunctions/a_rdenreg.inc           ;         ;
; altrom.inc                       ; yes             ; Megafunction                 ; c:/intelfpga/18.0/quartus/libraries/megafunctions/altrom.inc              ;         ;
; altram.inc                       ; yes             ; Megafunction                 ; c:/intelfpga/18.0/quartus/libraries/megafunctions/altram.inc              ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; c:/intelfpga/18.0/quartus/libraries/megafunctions/altdpram.inc            ;         ;
; db/altsyncram_mej1.tdf           ; yes             ; Auto-Generated Megafunction  ; G:/intelFPGA/correlation_signal/db/altsyncram_mej1.tdf                    ;         ;
; db/altsyncram_jbm1.tdf           ; yes             ; Auto-Generated Megafunction  ; G:/intelFPGA/correlation_signal/db/altsyncram_jbm1.tdf                    ;         ;
; dcfifo.tdf                       ; yes             ; Megafunction                 ; c:/intelfpga/18.0/quartus/libraries/megafunctions/dcfifo.tdf              ;         ;
; lpm_counter.inc                  ; yes             ; Megafunction                 ; c:/intelfpga/18.0/quartus/libraries/megafunctions/lpm_counter.inc         ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                 ; c:/intelfpga/18.0/quartus/libraries/megafunctions/lpm_add_sub.inc         ;         ;
; a_graycounter.inc                ; yes             ; Megafunction                 ; c:/intelfpga/18.0/quartus/libraries/megafunctions/a_graycounter.inc       ;         ;
; a_fefifo.inc                     ; yes             ; Megafunction                 ; c:/intelfpga/18.0/quartus/libraries/megafunctions/a_fefifo.inc            ;         ;
; a_gray2bin.inc                   ; yes             ; Megafunction                 ; c:/intelfpga/18.0/quartus/libraries/megafunctions/a_gray2bin.inc          ;         ;
; dffpipe.inc                      ; yes             ; Megafunction                 ; c:/intelfpga/18.0/quartus/libraries/megafunctions/dffpipe.inc             ;         ;
; alt_sync_fifo.inc                ; yes             ; Megafunction                 ; c:/intelfpga/18.0/quartus/libraries/megafunctions/alt_sync_fifo.inc       ;         ;
; lpm_compare.inc                  ; yes             ; Megafunction                 ; c:/intelfpga/18.0/quartus/libraries/megafunctions/lpm_compare.inc         ;         ;
; altsyncram_fifo.inc              ; yes             ; Megafunction                 ; c:/intelfpga/18.0/quartus/libraries/megafunctions/altsyncram_fifo.inc     ;         ;
; db/dcfifo_v5h1.tdf               ; yes             ; Auto-Generated Megafunction  ; G:/intelFPGA/correlation_signal/db/dcfifo_v5h1.tdf                        ;         ;
; db/a_graycounter_6p6.tdf         ; yes             ; Auto-Generated Megafunction  ; G:/intelFPGA/correlation_signal/db/a_graycounter_6p6.tdf                  ;         ;
; db/a_graycounter_27c.tdf         ; yes             ; Auto-Generated Megafunction  ; G:/intelFPGA/correlation_signal/db/a_graycounter_27c.tdf                  ;         ;
; db/altsyncram_f721.tdf           ; yes             ; Auto-Generated Megafunction  ; G:/intelFPGA/correlation_signal/db/altsyncram_f721.tdf                    ;         ;
; db/alt_synch_pipe_sal.tdf        ; yes             ; Auto-Generated Megafunction  ; G:/intelFPGA/correlation_signal/db/alt_synch_pipe_sal.tdf                 ;         ;
; db/dffpipe_d09.tdf               ; yes             ; Auto-Generated Megafunction  ; G:/intelFPGA/correlation_signal/db/dffpipe_d09.tdf                        ;         ;
; db/alt_synch_pipe_tal.tdf        ; yes             ; Auto-Generated Megafunction  ; G:/intelFPGA/correlation_signal/db/alt_synch_pipe_tal.tdf                 ;         ;
; db/dffpipe_e09.tdf               ; yes             ; Auto-Generated Megafunction  ; G:/intelFPGA/correlation_signal/db/dffpipe_e09.tdf                        ;         ;
; db/cmpr_q76.tdf                  ; yes             ; Auto-Generated Megafunction  ; G:/intelFPGA/correlation_signal/db/cmpr_q76.tdf                           ;         ;
; db/altsyncram_1fm1.tdf           ; yes             ; Auto-Generated Megafunction  ; G:/intelFPGA/correlation_signal/db/altsyncram_1fm1.tdf                    ;         ;
; lpm_mult.tdf                     ; yes             ; Megafunction                 ; c:/intelfpga/18.0/quartus/libraries/megafunctions/lpm_mult.tdf            ;         ;
; multcore.inc                     ; yes             ; Megafunction                 ; c:/intelfpga/18.0/quartus/libraries/megafunctions/multcore.inc            ;         ;
; bypassff.inc                     ; yes             ; Megafunction                 ; c:/intelfpga/18.0/quartus/libraries/megafunctions/bypassff.inc            ;         ;
; altshift.inc                     ; yes             ; Megafunction                 ; c:/intelfpga/18.0/quartus/libraries/megafunctions/altshift.inc            ;         ;
; multcore.tdf                     ; yes             ; Megafunction                 ; c:/intelfpga/18.0/quartus/libraries/megafunctions/multcore.tdf            ;         ;
; csa_add.inc                      ; yes             ; Megafunction                 ; c:/intelfpga/18.0/quartus/libraries/megafunctions/csa_add.inc             ;         ;
; mpar_add.inc                     ; yes             ; Megafunction                 ; c:/intelfpga/18.0/quartus/libraries/megafunctions/mpar_add.inc            ;         ;
; muleabz.inc                      ; yes             ; Megafunction                 ; c:/intelfpga/18.0/quartus/libraries/megafunctions/muleabz.inc             ;         ;
; mul_lfrg.inc                     ; yes             ; Megafunction                 ; c:/intelfpga/18.0/quartus/libraries/megafunctions/mul_lfrg.inc            ;         ;
; mul_boothc.inc                   ; yes             ; Megafunction                 ; c:/intelfpga/18.0/quartus/libraries/megafunctions/mul_boothc.inc          ;         ;
; alt_ded_mult.inc                 ; yes             ; Megafunction                 ; c:/intelfpga/18.0/quartus/libraries/megafunctions/alt_ded_mult.inc        ;         ;
; alt_ded_mult_y.inc               ; yes             ; Megafunction                 ; c:/intelfpga/18.0/quartus/libraries/megafunctions/alt_ded_mult_y.inc      ;         ;
; mpar_add.tdf                     ; yes             ; Megafunction                 ; c:/intelfpga/18.0/quartus/libraries/megafunctions/mpar_add.tdf            ;         ;
; lpm_add_sub.tdf                  ; yes             ; Megafunction                 ; c:/intelfpga/18.0/quartus/libraries/megafunctions/lpm_add_sub.tdf         ;         ;
; addcore.inc                      ; yes             ; Megafunction                 ; c:/intelfpga/18.0/quartus/libraries/megafunctions/addcore.inc             ;         ;
; look_add.inc                     ; yes             ; Megafunction                 ; c:/intelfpga/18.0/quartus/libraries/megafunctions/look_add.inc            ;         ;
; alt_stratix_add_sub.inc          ; yes             ; Megafunction                 ; c:/intelfpga/18.0/quartus/libraries/megafunctions/alt_stratix_add_sub.inc ;         ;
; db/add_sub_qgh.tdf               ; yes             ; Auto-Generated Megafunction  ; G:/intelFPGA/correlation_signal/db/add_sub_qgh.tdf                        ;         ;
; db/add_sub_lgh.tdf               ; yes             ; Auto-Generated Megafunction  ; G:/intelFPGA/correlation_signal/db/add_sub_lgh.tdf                        ;         ;
; altshift.tdf                     ; yes             ; Megafunction                 ; c:/intelfpga/18.0/quartus/libraries/megafunctions/altshift.tdf            ;         ;
+----------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                                       ;
+---------------------------------------------+-----------------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                               ;
+---------------------------------------------+-----------------------------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 1,405                                                                                               ;
;                                             ;                                                                                                     ;
; Total combinational functions               ; 967                                                                                                 ;
; Logic element usage by number of LUT inputs ;                                                                                                     ;
;     -- 4 input functions                    ; 417                                                                                                 ;
;     -- 3 input functions                    ; 208                                                                                                 ;
;     -- <=2 input functions                  ; 342                                                                                                 ;
;                                             ;                                                                                                     ;
; Logic elements by mode                      ;                                                                                                     ;
;     -- normal mode                          ; 737                                                                                                 ;
;     -- arithmetic mode                      ; 230                                                                                                 ;
;                                             ;                                                                                                     ;
; Total registers                             ; 956                                                                                                 ;
;     -- Dedicated logic registers            ; 956                                                                                                 ;
;     -- I/O registers                        ; 0                                                                                                   ;
;                                             ;                                                                                                     ;
; I/O pins                                    ; 72                                                                                                  ;
; Total memory bits                           ; 148480                                                                                              ;
;                                             ;                                                                                                     ;
; Embedded Multiplier 9-bit elements          ; 0                                                                                                   ;
;                                             ;                                                                                                     ;
; Total PLLs                                  ; 1                                                                                                   ;
;     -- PLLs                                 ; 1                                                                                                   ;
;                                             ;                                                                                                     ;
; Maximum fan-out node                        ; system_ctrl_pll:U1|PLL:u_sys_pll|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 1032                                                                                                ;
; Total fan-out                               ; 8062                                                                                                ;
; Average fan-out                             ; 3.70                                                                                                ;
+---------------------------------------------+-----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                        ;
+---------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+--------------+
; Compilation Hierarchy Node                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                            ; Entity Name           ; Library Name ;
+---------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+--------------+
; |correlation_signal                                     ; 967 (1)             ; 956 (0)                   ; 148480      ; 0            ; 0       ; 0         ; 72   ; 0            ; |correlation_signal                                                                                                                                                                            ; correlation_signal    ; work         ;
;    |arm_read_pingpang_ram:U10|                          ; 169 (167)           ; 93 (91)                   ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |correlation_signal|arm_read_pingpang_ram:U10                                                                                                                                                  ; arm_read_pingpang_ram ; work         ;
;       |ram1:ram1|                                       ; 1 (0)               ; 1 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |correlation_signal|arm_read_pingpang_ram:U10|ram1:ram1                                                                                                                                        ; ram1                  ; work         ;
;          |altsyncram:altsyncram_component|              ; 1 (0)               ; 1 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |correlation_signal|arm_read_pingpang_ram:U10|ram1:ram1|altsyncram:altsyncram_component                                                                                                        ; altsyncram            ; work         ;
;             |altsyncram_1fm1:auto_generated|            ; 1 (1)               ; 1 (1)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |correlation_signal|arm_read_pingpang_ram:U10|ram1:ram1|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated                                                                         ; altsyncram_1fm1       ; work         ;
;       |ram2:ram2|                                       ; 1 (0)               ; 1 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |correlation_signal|arm_read_pingpang_ram:U10|ram2:ram2                                                                                                                                        ; ram2                  ; work         ;
;          |altsyncram:altsyncram_component|              ; 1 (0)               ; 1 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |correlation_signal|arm_read_pingpang_ram:U10|ram2:ram2|altsyncram:altsyncram_component                                                                                                        ; altsyncram            ; work         ;
;             |altsyncram_1fm1:auto_generated|            ; 1 (1)               ; 1 (1)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |correlation_signal|arm_read_pingpang_ram:U10|ram2:ram2|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated                                                                         ; altsyncram_1fm1       ; work         ;
;    |arm_read_ram_return3:U3|                            ; 47 (47)             ; 46 (46)                   ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |correlation_signal|arm_read_ram_return3:U3                                                                                                                                                    ; arm_read_ram_return3  ; work         ;
;       |read_ram:U1|                                     ; 0 (0)               ; 0 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |correlation_signal|arm_read_ram_return3:U3|read_ram:U1                                                                                                                                        ; read_ram              ; work         ;
;          |altsyncram:altsyncram_component|              ; 0 (0)               ; 0 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |correlation_signal|arm_read_ram_return3:U3|read_ram:U1|altsyncram:altsyncram_component                                                                                                        ; altsyncram            ; work         ;
;             |altsyncram_jbm1:auto_generated|            ; 0 (0)               ; 0 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |correlation_signal|arm_read_ram_return3:U3|read_ram:U1|altsyncram:altsyncram_component|altsyncram_jbm1:auto_generated                                                                         ; altsyncram_jbm1       ; work         ;
;    |arm_write_ram:U2|                                   ; 52 (52)             ; 155 (155)                 ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |correlation_signal|arm_write_ram:U2                                                                                                                                                           ; arm_write_ram         ; work         ;
;       |write_ram:U1|                                    ; 0 (0)               ; 0 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |correlation_signal|arm_write_ram:U2|write_ram:U1                                                                                                                                              ; write_ram             ; work         ;
;          |altsyncram:altsyncram_component|              ; 0 (0)               ; 0 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |correlation_signal|arm_write_ram:U2|write_ram:U1|altsyncram:altsyncram_component                                                                                                              ; altsyncram            ; work         ;
;             |altsyncram_mej1:auto_generated|            ; 0 (0)               ; 0 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |correlation_signal|arm_write_ram:U2|write_ram:U1|altsyncram:altsyncram_component|altsyncram_mej1:auto_generated                                                                               ; altsyncram_mej1       ; work         ;
;    |ccd_drive:U6|                                       ; 138 (138)           ; 70 (70)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |correlation_signal|ccd_drive:U6                                                                                                                                                               ; ccd_drive             ; work         ;
;    |channel_polling:U8|                                 ; 44 (44)             ; 43 (43)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |correlation_signal|channel_polling:U8                                                                                                                                                         ; channel_polling       ; work         ;
;    |contin_mode_openclose:U7|                           ; 23 (23)             ; 18 (18)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |correlation_signal|contin_mode_openclose:U7                                                                                                                                                   ; contin_mode_openclose ; work         ;
;    |data_collection:U4|                                 ; 360 (0)             ; 427 (0)                   ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |correlation_signal|data_collection:U4                                                                                                                                                         ; data_collection       ; work         ;
;       |channel_gather:channel_gather|                   ; 27 (27)             ; 28 (28)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |correlation_signal|data_collection:U4|channel_gather:channel_gather                                                                                                                           ; channel_gather        ; work         ;
;       |single_channel:signal_ch1|                       ; 333 (0)             ; 399 (0)                   ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |correlation_signal|data_collection:U4|single_channel:signal_ch1                                                                                                                               ; single_channel        ; work         ;
;          |AD_ctrl:u2|                                   ; 81 (0)              ; 54 (12)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |correlation_signal|data_collection:U4|single_channel:signal_ch1|AD_ctrl:u2                                                                                                                    ; AD_ctrl               ; work         ;
;             |volt_cal:u2|                               ; 81 (28)             ; 42 (42)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |correlation_signal|data_collection:U4|single_channel:signal_ch1|AD_ctrl:u2|volt_cal:u2                                                                                                        ; volt_cal              ; work         ;
;                |lpm_mult:Mult0|                         ; 53 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |correlation_signal|data_collection:U4|single_channel:signal_ch1|AD_ctrl:u2|volt_cal:u2|lpm_mult:Mult0                                                                                         ; lpm_mult              ; work         ;
;                   |multcore:mult_core|                  ; 53 (28)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |correlation_signal|data_collection:U4|single_channel:signal_ch1|AD_ctrl:u2|volt_cal:u2|lpm_mult:Mult0|multcore:mult_core                                                                      ; multcore              ; work         ;
;                      |mpar_add:padder|                  ; 25 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |correlation_signal|data_collection:U4|single_channel:signal_ch1|AD_ctrl:u2|volt_cal:u2|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder                                                      ; mpar_add              ; work         ;
;                         |lpm_add_sub:adder[0]|          ; 14 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |correlation_signal|data_collection:U4|single_channel:signal_ch1|AD_ctrl:u2|volt_cal:u2|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                 ; lpm_add_sub           ; work         ;
;                            |add_sub_qgh:auto_generated| ; 14 (14)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |correlation_signal|data_collection:U4|single_channel:signal_ch1|AD_ctrl:u2|volt_cal:u2|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_qgh:auto_generated      ; add_sub_qgh           ; work         ;
;                         |lpm_add_sub:adder[1]|          ; 11 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |correlation_signal|data_collection:U4|single_channel:signal_ch1|AD_ctrl:u2|volt_cal:u2|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]                                 ; lpm_add_sub           ; work         ;
;                            |add_sub_qgh:auto_generated| ; 11 (11)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |correlation_signal|data_collection:U4|single_channel:signal_ch1|AD_ctrl:u2|volt_cal:u2|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_qgh:auto_generated      ; add_sub_qgh           ; work         ;
;          |fifo_for_peak_data:fifo_1|                    ; 78 (0)              ; 127 (0)                   ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |correlation_signal|data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1                                                                                                     ; fifo_for_peak_data    ; work         ;
;             |dcfifo:dcfifo_component|                   ; 78 (0)              ; 127 (0)                   ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |correlation_signal|data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component                                                                             ; dcfifo                ; work         ;
;                |dcfifo_v5h1:auto_generated|             ; 78 (6)              ; 127 (39)                  ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |correlation_signal|data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated                                                  ; dcfifo_v5h1           ; work         ;
;                   |a_graycounter_27c:wrptr_g1p|         ; 25 (25)             ; 18 (18)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |correlation_signal|data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_27c:wrptr_g1p                      ; a_graycounter_27c     ; work         ;
;                   |a_graycounter_6p6:rdptr_g1p|         ; 25 (25)             ; 18 (18)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |correlation_signal|data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_6p6:rdptr_g1p                      ; a_graycounter_6p6     ; work         ;
;                   |alt_synch_pipe_sal:rs_dgwp|          ; 0 (0)               ; 26 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |correlation_signal|data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|alt_synch_pipe_sal:rs_dgwp                       ; alt_synch_pipe_sal    ; work         ;
;                      |dffpipe_d09:dffpipe12|            ; 0 (0)               ; 26 (26)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |correlation_signal|data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|alt_synch_pipe_sal:rs_dgwp|dffpipe_d09:dffpipe12 ; dffpipe_d09           ; work         ;
;                   |alt_synch_pipe_tal:ws_dgrp|          ; 0 (0)               ; 26 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |correlation_signal|data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|alt_synch_pipe_tal:ws_dgrp                       ; alt_synch_pipe_tal    ; work         ;
;                      |dffpipe_e09:dffpipe15|            ; 0 (0)               ; 26 (26)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |correlation_signal|data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|alt_synch_pipe_tal:ws_dgrp|dffpipe_e09:dffpipe15 ; dffpipe_e09           ; work         ;
;                   |altsyncram_f721:fifo_ram|            ; 0 (0)               ; 0 (0)                     ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |correlation_signal|data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|altsyncram_f721:fifo_ram                         ; altsyncram_f721       ; work         ;
;                   |cmpr_q76:rdempty_eq_comp|            ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |correlation_signal|data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|cmpr_q76:rdempty_eq_comp                         ; cmpr_q76              ; work         ;
;                   |cmpr_q76:rdfull_eq_comp|             ; 9 (9)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |correlation_signal|data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|cmpr_q76:rdfull_eq_comp                          ; cmpr_q76              ; work         ;
;                   |cmpr_q76:wrempty_eq_comp|            ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |correlation_signal|data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|cmpr_q76:wrempty_eq_comp                         ; cmpr_q76              ; work         ;
;                   |cmpr_q76:wrfull_eq_comp|             ; 9 (9)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |correlation_signal|data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|cmpr_q76:wrfull_eq_comp                          ; cmpr_q76              ; work         ;
;          |fifo_for_peak_data:fifo_2|                    ; 77 (0)              ; 127 (0)                   ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |correlation_signal|data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2                                                                                                     ; fifo_for_peak_data    ; work         ;
;             |dcfifo:dcfifo_component|                   ; 77 (0)              ; 127 (0)                   ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |correlation_signal|data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component                                                                             ; dcfifo                ; work         ;
;                |dcfifo_v5h1:auto_generated|             ; 77 (6)              ; 127 (39)                  ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |correlation_signal|data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated                                                  ; dcfifo_v5h1           ; work         ;
;                   |a_graycounter_27c:wrptr_g1p|         ; 24 (24)             ; 18 (18)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |correlation_signal|data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_27c:wrptr_g1p                      ; a_graycounter_27c     ; work         ;
;                   |a_graycounter_6p6:rdptr_g1p|         ; 25 (25)             ; 18 (18)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |correlation_signal|data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_6p6:rdptr_g1p                      ; a_graycounter_6p6     ; work         ;
;                   |alt_synch_pipe_sal:rs_dgwp|          ; 0 (0)               ; 26 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |correlation_signal|data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|alt_synch_pipe_sal:rs_dgwp                       ; alt_synch_pipe_sal    ; work         ;
;                      |dffpipe_d09:dffpipe12|            ; 0 (0)               ; 26 (26)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |correlation_signal|data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|alt_synch_pipe_sal:rs_dgwp|dffpipe_d09:dffpipe12 ; dffpipe_d09           ; work         ;
;                   |alt_synch_pipe_tal:ws_dgrp|          ; 0 (0)               ; 26 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |correlation_signal|data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|alt_synch_pipe_tal:ws_dgrp                       ; alt_synch_pipe_tal    ; work         ;
;                      |dffpipe_e09:dffpipe15|            ; 0 (0)               ; 26 (26)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |correlation_signal|data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|alt_synch_pipe_tal:ws_dgrp|dffpipe_e09:dffpipe15 ; dffpipe_e09           ; work         ;
;                   |altsyncram_f721:fifo_ram|            ; 0 (0)               ; 0 (0)                     ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |correlation_signal|data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|altsyncram_f721:fifo_ram                         ; altsyncram_f721       ; work         ;
;                   |cmpr_q76:rdempty_eq_comp|            ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |correlation_signal|data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|cmpr_q76:rdempty_eq_comp                         ; cmpr_q76              ; work         ;
;                   |cmpr_q76:rdfull_eq_comp|             ; 9 (9)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |correlation_signal|data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|cmpr_q76:rdfull_eq_comp                          ; cmpr_q76              ; work         ;
;                   |cmpr_q76:wrempty_eq_comp|            ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |correlation_signal|data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|cmpr_q76:wrempty_eq_comp                         ; cmpr_q76              ; work         ;
;                   |cmpr_q76:wrfull_eq_comp|             ; 9 (9)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |correlation_signal|data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|cmpr_q76:wrfull_eq_comp                          ; cmpr_q76              ; work         ;
;          |read_fifo:read_fifo|                          ; 35 (35)             ; 25 (25)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |correlation_signal|data_collection:U4|single_channel:signal_ch1|read_fifo:read_fifo                                                                                                           ; read_fifo             ; work         ;
;          |signal_peak:u3|                               ; 54 (54)             ; 46 (46)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |correlation_signal|data_collection:U4|single_channel:signal_ch1|signal_peak:u3                                                                                                                ; signal_peak           ; work         ;
;          |write_fifo:write_fifo|                        ; 8 (8)               ; 20 (20)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |correlation_signal|data_collection:U4|single_channel:signal_ch1|write_fifo:write_fifo                                                                                                         ; write_fifo            ; work         ;
;    |data_deal:U9|                                       ; 65 (65)             ; 52 (52)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |correlation_signal|data_deal:U9                                                                                                                                                               ; data_deal             ; work         ;
;    |output_select:U11|                                  ; 33 (33)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |correlation_signal|output_select:U11                                                                                                                                                          ; output_select         ; work         ;
;    |para_analysis:U5|                                   ; 0 (0)               ; 25 (25)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |correlation_signal|para_analysis:U5                                                                                                                                                           ; para_analysis         ; work         ;
;    |system_ctrl_pll:U1|                                 ; 35 (2)              ; 27 (2)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |correlation_signal|system_ctrl_pll:U1                                                                                                                                                         ; system_ctrl_pll       ; work         ;
;       |PLL:u_sys_pll|                                   ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |correlation_signal|system_ctrl_pll:U1|PLL:u_sys_pll                                                                                                                                           ; PLL                   ; work         ;
;          |altpll:altpll_component|                      ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |correlation_signal|system_ctrl_pll:U1|PLL:u_sys_pll|altpll:altpll_component                                                                                                                   ; altpll                ; work         ;
;             |PLL_altpll:auto_generated|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |correlation_signal|system_ctrl_pll:U1|PLL:u_sys_pll|altpll:altpll_component|PLL_altpll:auto_generated                                                                                         ; PLL_altpll            ; work         ;
;       |system_init_delay:u_system_init_delay|           ; 33 (33)             ; 24 (24)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |correlation_signal|system_ctrl_pll:U1|system_init_delay:u_system_init_delay                                                                                                                   ; system_init_delay     ; work         ;
+---------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                   ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                                                                                          ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; arm_read_pingpang_ram:U10|ram1:ram1|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|ALTSYNCRAM                                                 ; AUTO ; Simple Dual Port ; 512          ; 16           ; 512          ; 16           ; 8192  ; None ;
; arm_read_pingpang_ram:U10|ram2:ram2|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|ALTSYNCRAM                                                 ; AUTO ; Simple Dual Port ; 512          ; 16           ; 512          ; 16           ; 8192  ; None ;
; arm_read_ram_return3:U3|read_ram:U1|altsyncram:altsyncram_component|altsyncram_jbm1:auto_generated|ALTSYNCRAM                                                 ; AUTO ; Simple Dual Port ; 32           ; 16           ; 32           ; 16           ; 512   ; None ;
; arm_write_ram:U2|write_ram:U1|altsyncram:altsyncram_component|altsyncram_mej1:auto_generated|ALTSYNCRAM                                                       ; AUTO ; Simple Dual Port ; 32           ; 16           ; 32           ; 16           ; 512   ; None ;
; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|altsyncram_f721:fifo_ram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 4096         ; 16           ; 4096         ; 16           ; 65536 ; None ;
; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|altsyncram_f721:fifo_ram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 4096         ; 16           ; 4096         ; 16           ; 65536 ; None ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                             ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------+----------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                            ; IP Include File      ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------+----------------------+
; Altera ; ALTPLL       ; 18.0    ; N/A          ; N/A          ; |correlation_signal|system_ctrl_pll:U1|PLL:u_sys_pll                                       ; PLL.v                ;
; Altera ; RAM: 2-PORT  ; 18.0    ; N/A          ; N/A          ; |correlation_signal|arm_write_ram:U2|write_ram:U1                                          ; write_ram.v          ;
; Altera ; RAM: 2-PORT  ; 18.0    ; N/A          ; N/A          ; |correlation_signal|arm_read_ram_return3:U3|read_ram:U1                                    ; read_ram.v           ;
; Altera ; FIFO         ; 18.0    ; N/A          ; N/A          ; |correlation_signal|data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1 ; fifo_for_peak_data.v ;
; Altera ; FIFO         ; 18.0    ; N/A          ; N/A          ; |correlation_signal|data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2 ; fifo_for_peak_data.v ;
; Altera ; RAM: 2-PORT  ; 18.0    ; N/A          ; N/A          ; |correlation_signal|arm_read_pingpang_ram:U10|ram1:ram1                                    ; ram1.v               ;
; Altera ; RAM: 2-PORT  ; 18.0    ; N/A          ; N/A          ; |correlation_signal|arm_read_pingpang_ram:U10|ram2:ram2                                    ; ram2.v               ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------+----------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------+
; State Machine - |correlation_signal|arm_read_pingpang_ram:U10|state2 ;
+--------------+-------------+--------------+--------------------------+
; Name         ; state2.idle ; state2.delay ; state2.read              ;
+--------------+-------------+--------------+--------------------------+
; state2.idle  ; 0           ; 0            ; 0                        ;
; state2.read  ; 1           ; 0            ; 1                        ;
; state2.delay ; 1           ; 1            ; 0                        ;
+--------------+-------------+--------------+--------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------+
; State Machine - |correlation_signal|arm_read_pingpang_ram:U10|state1                                 ;
+--------------------------+---------------+---------------+----------------+--------------------------+
; Name                     ; state1.write2 ; state1.write1 ; state1.prepare ; state1.write_ram12_addr0 ;
+--------------------------+---------------+---------------+----------------+--------------------------+
; state1.write_ram12_addr0 ; 0             ; 0             ; 0              ; 0                        ;
; state1.prepare           ; 0             ; 0             ; 1              ; 1                        ;
; state1.write1            ; 0             ; 1             ; 0              ; 1                        ;
; state1.write2            ; 1             ; 0             ; 0              ; 1                        ;
+--------------------------+---------------+---------------+----------------+--------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------+
; State Machine - |correlation_signal|channel_polling:U8|state ;
+-------------+------------------------------------------------+
; Name        ; state.read2                                    ;
+-------------+------------------------------------------------+
; state.read1 ; 0                                              ;
; state.read2 ; 1                                              ;
+-------------+------------------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------+
; State Machine - |correlation_signal|data_collection:U4|single_channel:signal_ch1|read_fifo:read_fifo|state ;
+-------------+------------+-------------+-------------------------------------------------------------------+
; Name        ; state.IDLE ; state.delay ; state.READ                                                        ;
+-------------+------------+-------------+-------------------------------------------------------------------+
; state.IDLE  ; 0          ; 0           ; 0                                                                 ;
; state.READ  ; 1          ; 0           ; 1                                                                 ;
; state.delay ; 1          ; 1           ; 0                                                                 ;
+-------------+------------+-------------+-------------------------------------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------+
; State Machine - |correlation_signal|data_collection:U4|single_channel:signal_ch1|signal_peak:u3|state ;
+-------------------+------------+----------+-----------------------------------------------------------+
; Name              ; state.idle ; state.10 ; state.count_state                                         ;
+-------------------+------------+----------+-----------------------------------------------------------+
; state.idle        ; 0          ; 0        ; 0                                                         ;
; state.count_state ; 1          ; 0        ; 1                                                         ;
; state.10          ; 1          ; 1        ; 0                                                         ;
+-------------------+------------+----------+-----------------------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------+
; State Machine - |correlation_signal|arm_read_ram_return3:U3|state        ;
+----------------+----------------+-------------+-------------+------------+
; Name           ; state.read_ram ; state.addr1 ; state.addr0 ; state.idle ;
+----------------+----------------+-------------+-------------+------------+
; state.idle     ; 0              ; 0           ; 0           ; 0          ;
; state.addr0    ; 0              ; 0           ; 1           ; 1          ;
; state.addr1    ; 0              ; 1           ; 0           ; 1          ;
; state.read_ram ; 1              ; 0           ; 0           ; 1          ;
+----------------+----------------+-------------+-------------+------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |correlation_signal|arm_write_ram:U2|state                                                                                            ;
+-------------+------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+
; Name        ; state.reco ; state.read7 ; state.read6 ; state.read5 ; state.read4 ; state.read3 ; state.read2 ; state.read1 ; state.read0 ; state.idle ;
+-------------+------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+
; state.idle  ; 0          ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ;
; state.read0 ; 0          ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 1          ;
; state.read1 ; 0          ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 1          ;
; state.read2 ; 0          ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 1          ;
; state.read3 ; 0          ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 1          ;
; state.read4 ; 0          ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 1          ;
; state.read5 ; 0          ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1          ;
; state.read6 ; 0          ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1          ;
; state.read7 ; 0          ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1          ;
; state.reco  ; 1          ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1          ;
+-------------+------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                          ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|alt_synch_pipe_sal:rs_dgwp|dffpipe_d09:dffpipe12|dffe14a[12] ; yes                                                              ; yes                                        ;
; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|alt_synch_pipe_sal:rs_dgwp|dffpipe_d09:dffpipe12|dffe14a[10] ; yes                                                              ; yes                                        ;
; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|alt_synch_pipe_sal:rs_dgwp|dffpipe_d09:dffpipe12|dffe14a[11] ; yes                                                              ; yes                                        ;
; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|alt_synch_pipe_sal:rs_dgwp|dffpipe_d09:dffpipe12|dffe14a[8]  ; yes                                                              ; yes                                        ;
; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|alt_synch_pipe_sal:rs_dgwp|dffpipe_d09:dffpipe12|dffe14a[9]  ; yes                                                              ; yes                                        ;
; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|alt_synch_pipe_sal:rs_dgwp|dffpipe_d09:dffpipe12|dffe14a[6]  ; yes                                                              ; yes                                        ;
; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|alt_synch_pipe_sal:rs_dgwp|dffpipe_d09:dffpipe12|dffe14a[7]  ; yes                                                              ; yes                                        ;
; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|alt_synch_pipe_sal:rs_dgwp|dffpipe_d09:dffpipe12|dffe14a[4]  ; yes                                                              ; yes                                        ;
; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|alt_synch_pipe_sal:rs_dgwp|dffpipe_d09:dffpipe12|dffe14a[5]  ; yes                                                              ; yes                                        ;
; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|alt_synch_pipe_sal:rs_dgwp|dffpipe_d09:dffpipe12|dffe14a[2]  ; yes                                                              ; yes                                        ;
; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|alt_synch_pipe_sal:rs_dgwp|dffpipe_d09:dffpipe12|dffe14a[3]  ; yes                                                              ; yes                                        ;
; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|alt_synch_pipe_sal:rs_dgwp|dffpipe_d09:dffpipe12|dffe14a[0]  ; yes                                                              ; yes                                        ;
; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|alt_synch_pipe_sal:rs_dgwp|dffpipe_d09:dffpipe12|dffe14a[1]  ; yes                                                              ; yes                                        ;
; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|alt_synch_pipe_sal:rs_dgwp|dffpipe_d09:dffpipe12|dffe14a[12] ; yes                                                              ; yes                                        ;
; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|alt_synch_pipe_sal:rs_dgwp|dffpipe_d09:dffpipe12|dffe14a[10] ; yes                                                              ; yes                                        ;
; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|alt_synch_pipe_sal:rs_dgwp|dffpipe_d09:dffpipe12|dffe14a[11] ; yes                                                              ; yes                                        ;
; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|alt_synch_pipe_sal:rs_dgwp|dffpipe_d09:dffpipe12|dffe14a[8]  ; yes                                                              ; yes                                        ;
; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|alt_synch_pipe_sal:rs_dgwp|dffpipe_d09:dffpipe12|dffe14a[9]  ; yes                                                              ; yes                                        ;
; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|alt_synch_pipe_sal:rs_dgwp|dffpipe_d09:dffpipe12|dffe14a[6]  ; yes                                                              ; yes                                        ;
; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|alt_synch_pipe_sal:rs_dgwp|dffpipe_d09:dffpipe12|dffe14a[7]  ; yes                                                              ; yes                                        ;
; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|alt_synch_pipe_sal:rs_dgwp|dffpipe_d09:dffpipe12|dffe14a[4]  ; yes                                                              ; yes                                        ;
; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|alt_synch_pipe_sal:rs_dgwp|dffpipe_d09:dffpipe12|dffe14a[5]  ; yes                                                              ; yes                                        ;
; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|alt_synch_pipe_sal:rs_dgwp|dffpipe_d09:dffpipe12|dffe14a[2]  ; yes                                                              ; yes                                        ;
; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|alt_synch_pipe_sal:rs_dgwp|dffpipe_d09:dffpipe12|dffe14a[3]  ; yes                                                              ; yes                                        ;
; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|alt_synch_pipe_sal:rs_dgwp|dffpipe_d09:dffpipe12|dffe14a[0]  ; yes                                                              ; yes                                        ;
; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|alt_synch_pipe_sal:rs_dgwp|dffpipe_d09:dffpipe12|dffe14a[1]  ; yes                                                              ; yes                                        ;
; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|alt_synch_pipe_sal:rs_dgwp|dffpipe_d09:dffpipe12|dffe13a[12] ; yes                                                              ; yes                                        ;
; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|alt_synch_pipe_sal:rs_dgwp|dffpipe_d09:dffpipe12|dffe13a[10] ; yes                                                              ; yes                                        ;
; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|alt_synch_pipe_sal:rs_dgwp|dffpipe_d09:dffpipe12|dffe13a[11] ; yes                                                              ; yes                                        ;
; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|alt_synch_pipe_sal:rs_dgwp|dffpipe_d09:dffpipe12|dffe13a[8]  ; yes                                                              ; yes                                        ;
; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|alt_synch_pipe_sal:rs_dgwp|dffpipe_d09:dffpipe12|dffe13a[9]  ; yes                                                              ; yes                                        ;
; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|alt_synch_pipe_sal:rs_dgwp|dffpipe_d09:dffpipe12|dffe13a[6]  ; yes                                                              ; yes                                        ;
; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|alt_synch_pipe_sal:rs_dgwp|dffpipe_d09:dffpipe12|dffe13a[7]  ; yes                                                              ; yes                                        ;
; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|alt_synch_pipe_sal:rs_dgwp|dffpipe_d09:dffpipe12|dffe13a[4]  ; yes                                                              ; yes                                        ;
; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|alt_synch_pipe_sal:rs_dgwp|dffpipe_d09:dffpipe12|dffe13a[5]  ; yes                                                              ; yes                                        ;
; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|alt_synch_pipe_sal:rs_dgwp|dffpipe_d09:dffpipe12|dffe13a[2]  ; yes                                                              ; yes                                        ;
; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|alt_synch_pipe_sal:rs_dgwp|dffpipe_d09:dffpipe12|dffe13a[3]  ; yes                                                              ; yes                                        ;
; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|alt_synch_pipe_sal:rs_dgwp|dffpipe_d09:dffpipe12|dffe13a[0]  ; yes                                                              ; yes                                        ;
; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|alt_synch_pipe_sal:rs_dgwp|dffpipe_d09:dffpipe12|dffe13a[1]  ; yes                                                              ; yes                                        ;
; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|alt_synch_pipe_sal:rs_dgwp|dffpipe_d09:dffpipe12|dffe13a[12] ; yes                                                              ; yes                                        ;
; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|alt_synch_pipe_sal:rs_dgwp|dffpipe_d09:dffpipe12|dffe13a[10] ; yes                                                              ; yes                                        ;
; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|alt_synch_pipe_sal:rs_dgwp|dffpipe_d09:dffpipe12|dffe13a[11] ; yes                                                              ; yes                                        ;
; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|alt_synch_pipe_sal:rs_dgwp|dffpipe_d09:dffpipe12|dffe13a[8]  ; yes                                                              ; yes                                        ;
; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|alt_synch_pipe_sal:rs_dgwp|dffpipe_d09:dffpipe12|dffe13a[9]  ; yes                                                              ; yes                                        ;
; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|alt_synch_pipe_sal:rs_dgwp|dffpipe_d09:dffpipe12|dffe13a[6]  ; yes                                                              ; yes                                        ;
; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|alt_synch_pipe_sal:rs_dgwp|dffpipe_d09:dffpipe12|dffe13a[7]  ; yes                                                              ; yes                                        ;
; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|alt_synch_pipe_sal:rs_dgwp|dffpipe_d09:dffpipe12|dffe13a[4]  ; yes                                                              ; yes                                        ;
; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|alt_synch_pipe_sal:rs_dgwp|dffpipe_d09:dffpipe12|dffe13a[5]  ; yes                                                              ; yes                                        ;
; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|alt_synch_pipe_sal:rs_dgwp|dffpipe_d09:dffpipe12|dffe13a[2]  ; yes                                                              ; yes                                        ;
; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|alt_synch_pipe_sal:rs_dgwp|dffpipe_d09:dffpipe12|dffe13a[3]  ; yes                                                              ; yes                                        ;
; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|alt_synch_pipe_sal:rs_dgwp|dffpipe_d09:dffpipe12|dffe13a[0]  ; yes                                                              ; yes                                        ;
; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|alt_synch_pipe_sal:rs_dgwp|dffpipe_d09:dffpipe12|dffe13a[1]  ; yes                                                              ; yes                                        ;
; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|alt_synch_pipe_tal:ws_dgrp|dffpipe_e09:dffpipe15|dffe17a[12] ; yes                                                              ; yes                                        ;
; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|alt_synch_pipe_tal:ws_dgrp|dffpipe_e09:dffpipe15|dffe17a[10] ; yes                                                              ; yes                                        ;
; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|alt_synch_pipe_tal:ws_dgrp|dffpipe_e09:dffpipe15|dffe17a[11] ; yes                                                              ; yes                                        ;
; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|alt_synch_pipe_tal:ws_dgrp|dffpipe_e09:dffpipe15|dffe17a[8]  ; yes                                                              ; yes                                        ;
; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|alt_synch_pipe_tal:ws_dgrp|dffpipe_e09:dffpipe15|dffe17a[9]  ; yes                                                              ; yes                                        ;
; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|alt_synch_pipe_tal:ws_dgrp|dffpipe_e09:dffpipe15|dffe17a[6]  ; yes                                                              ; yes                                        ;
; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|alt_synch_pipe_tal:ws_dgrp|dffpipe_e09:dffpipe15|dffe17a[7]  ; yes                                                              ; yes                                        ;
; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|alt_synch_pipe_tal:ws_dgrp|dffpipe_e09:dffpipe15|dffe17a[4]  ; yes                                                              ; yes                                        ;
; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|alt_synch_pipe_tal:ws_dgrp|dffpipe_e09:dffpipe15|dffe17a[5]  ; yes                                                              ; yes                                        ;
; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|alt_synch_pipe_tal:ws_dgrp|dffpipe_e09:dffpipe15|dffe17a[2]  ; yes                                                              ; yes                                        ;
; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|alt_synch_pipe_tal:ws_dgrp|dffpipe_e09:dffpipe15|dffe17a[3]  ; yes                                                              ; yes                                        ;
; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|alt_synch_pipe_tal:ws_dgrp|dffpipe_e09:dffpipe15|dffe17a[0]  ; yes                                                              ; yes                                        ;
; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|alt_synch_pipe_tal:ws_dgrp|dffpipe_e09:dffpipe15|dffe17a[1]  ; yes                                                              ; yes                                        ;
; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|alt_synch_pipe_tal:ws_dgrp|dffpipe_e09:dffpipe15|dffe17a[12] ; yes                                                              ; yes                                        ;
; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|alt_synch_pipe_tal:ws_dgrp|dffpipe_e09:dffpipe15|dffe17a[10] ; yes                                                              ; yes                                        ;
; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|alt_synch_pipe_tal:ws_dgrp|dffpipe_e09:dffpipe15|dffe17a[11] ; yes                                                              ; yes                                        ;
; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|alt_synch_pipe_tal:ws_dgrp|dffpipe_e09:dffpipe15|dffe17a[8]  ; yes                                                              ; yes                                        ;
; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|alt_synch_pipe_tal:ws_dgrp|dffpipe_e09:dffpipe15|dffe17a[9]  ; yes                                                              ; yes                                        ;
; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|alt_synch_pipe_tal:ws_dgrp|dffpipe_e09:dffpipe15|dffe17a[6]  ; yes                                                              ; yes                                        ;
; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|alt_synch_pipe_tal:ws_dgrp|dffpipe_e09:dffpipe15|dffe17a[7]  ; yes                                                              ; yes                                        ;
; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|alt_synch_pipe_tal:ws_dgrp|dffpipe_e09:dffpipe15|dffe17a[4]  ; yes                                                              ; yes                                        ;
; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|alt_synch_pipe_tal:ws_dgrp|dffpipe_e09:dffpipe15|dffe17a[5]  ; yes                                                              ; yes                                        ;
; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|alt_synch_pipe_tal:ws_dgrp|dffpipe_e09:dffpipe15|dffe17a[2]  ; yes                                                              ; yes                                        ;
; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|alt_synch_pipe_tal:ws_dgrp|dffpipe_e09:dffpipe15|dffe17a[3]  ; yes                                                              ; yes                                        ;
; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|alt_synch_pipe_tal:ws_dgrp|dffpipe_e09:dffpipe15|dffe17a[0]  ; yes                                                              ; yes                                        ;
; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|alt_synch_pipe_tal:ws_dgrp|dffpipe_e09:dffpipe15|dffe17a[1]  ; yes                                                              ; yes                                        ;
; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|alt_synch_pipe_tal:ws_dgrp|dffpipe_e09:dffpipe15|dffe16a[12] ; yes                                                              ; yes                                        ;
; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|alt_synch_pipe_tal:ws_dgrp|dffpipe_e09:dffpipe15|dffe16a[10] ; yes                                                              ; yes                                        ;
; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|alt_synch_pipe_tal:ws_dgrp|dffpipe_e09:dffpipe15|dffe16a[11] ; yes                                                              ; yes                                        ;
; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|alt_synch_pipe_tal:ws_dgrp|dffpipe_e09:dffpipe15|dffe16a[8]  ; yes                                                              ; yes                                        ;
; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|alt_synch_pipe_tal:ws_dgrp|dffpipe_e09:dffpipe15|dffe16a[9]  ; yes                                                              ; yes                                        ;
; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|alt_synch_pipe_tal:ws_dgrp|dffpipe_e09:dffpipe15|dffe16a[6]  ; yes                                                              ; yes                                        ;
; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|alt_synch_pipe_tal:ws_dgrp|dffpipe_e09:dffpipe15|dffe16a[7]  ; yes                                                              ; yes                                        ;
; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|alt_synch_pipe_tal:ws_dgrp|dffpipe_e09:dffpipe15|dffe16a[4]  ; yes                                                              ; yes                                        ;
; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|alt_synch_pipe_tal:ws_dgrp|dffpipe_e09:dffpipe15|dffe16a[5]  ; yes                                                              ; yes                                        ;
; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|alt_synch_pipe_tal:ws_dgrp|dffpipe_e09:dffpipe15|dffe16a[2]  ; yes                                                              ; yes                                        ;
; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|alt_synch_pipe_tal:ws_dgrp|dffpipe_e09:dffpipe15|dffe16a[3]  ; yes                                                              ; yes                                        ;
; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|alt_synch_pipe_tal:ws_dgrp|dffpipe_e09:dffpipe15|dffe16a[0]  ; yes                                                              ; yes                                        ;
; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|alt_synch_pipe_tal:ws_dgrp|dffpipe_e09:dffpipe15|dffe16a[1]  ; yes                                                              ; yes                                        ;
; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|alt_synch_pipe_tal:ws_dgrp|dffpipe_e09:dffpipe15|dffe16a[12] ; yes                                                              ; yes                                        ;
; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|alt_synch_pipe_tal:ws_dgrp|dffpipe_e09:dffpipe15|dffe16a[10] ; yes                                                              ; yes                                        ;
; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|alt_synch_pipe_tal:ws_dgrp|dffpipe_e09:dffpipe15|dffe16a[11] ; yes                                                              ; yes                                        ;
; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|alt_synch_pipe_tal:ws_dgrp|dffpipe_e09:dffpipe15|dffe16a[8]  ; yes                                                              ; yes                                        ;
; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|alt_synch_pipe_tal:ws_dgrp|dffpipe_e09:dffpipe15|dffe16a[9]  ; yes                                                              ; yes                                        ;
; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|alt_synch_pipe_tal:ws_dgrp|dffpipe_e09:dffpipe15|dffe16a[6]  ; yes                                                              ; yes                                        ;
; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|alt_synch_pipe_tal:ws_dgrp|dffpipe_e09:dffpipe15|dffe16a[7]  ; yes                                                              ; yes                                        ;
; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|alt_synch_pipe_tal:ws_dgrp|dffpipe_e09:dffpipe15|dffe16a[4]  ; yes                                                              ; yes                                        ;
; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|alt_synch_pipe_tal:ws_dgrp|dffpipe_e09:dffpipe15|dffe16a[5]  ; yes                                                              ; yes                                        ;
; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|alt_synch_pipe_tal:ws_dgrp|dffpipe_e09:dffpipe15|dffe16a[2]  ; yes                                                              ; yes                                        ;
; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|alt_synch_pipe_tal:ws_dgrp|dffpipe_e09:dffpipe15|dffe16a[3]  ; yes                                                              ; yes                                        ;
; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|alt_synch_pipe_tal:ws_dgrp|dffpipe_e09:dffpipe15|dffe16a[0]  ; yes                                                              ; yes                                        ;
; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|alt_synch_pipe_tal:ws_dgrp|dffpipe_e09:dffpipe15|dffe16a[1]  ; yes                                                              ; yes                                        ;
; Total number of protected registers is 104                                                                                                                                             ;                                                                  ;                                            ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                      ;
+--------------------------------------------------------------------------------------+--------------------------------------------------+
; Register name                                                                        ; Reason for Removal                               ;
+--------------------------------------------------------------------------------------+--------------------------------------------------+
; ccd_drive:U6|L[0..2,10,11]                                                           ; Stuck at GND due to stuck port data_in           ;
; data_collection:U4|single_channel:signal_ch1|AD_ctrl:u2|volt_cal:u2|ch1_data_reg[26] ; Stuck at GND due to stuck port data_in           ;
; data_collection:U4|single_channel:signal_ch1|AD_ctrl:u2|volt_cal:u2|data_out[14]     ; Stuck at GND due to stuck port data_in           ;
; channel_polling:U8|channel_number[1..3]                                              ; Stuck at GND due to stuck port data_in           ;
; arm_read_ram_return3:U3|write_addr[1..4]                                             ; Stuck at GND due to stuck port data_in           ;
; channel_polling:U8|data_flag                                                         ; Merged with channel_polling:U8|rdreq1            ;
; ccd_drive:U6|L[16]                                                                   ; Merged with ccd_drive:U6|L[17]                   ;
; ccd_drive:U6|L[5]                                                                    ; Merged with ccd_drive:U6|L[13]                   ;
; ccd_drive:U6|L[6]                                                                    ; Merged with ccd_drive:U6|L[9]                    ;
; arm_read_ram_return3:U3|buffer32[19,23,27]                                           ; Merged with arm_read_ram_return3:U3|buffer32[31] ;
; arm_read_ram_return3:U3|buffer32[16,18,20,22,24,26,28]                               ; Merged with arm_read_ram_return3:U3|buffer32[30] ;
; arm_read_ram_return3:U3|buffer32[17,21,25]                                           ; Merged with arm_read_ram_return3:U3|buffer32[29] ;
; ccd_drive:U6|counter[19]                                                             ; Merged with ccd_drive:U6|cnt1[19]                ;
; ccd_drive:U6|counter[18]                                                             ; Merged with ccd_drive:U6|cnt1[18]                ;
; ccd_drive:U6|counter[17]                                                             ; Merged with ccd_drive:U6|cnt1[17]                ;
; ccd_drive:U6|counter[16]                                                             ; Merged with ccd_drive:U6|cnt1[16]                ;
; ccd_drive:U6|counter[15]                                                             ; Merged with ccd_drive:U6|cnt1[15]                ;
; ccd_drive:U6|counter[14]                                                             ; Merged with ccd_drive:U6|cnt1[14]                ;
; ccd_drive:U6|counter[13]                                                             ; Merged with ccd_drive:U6|cnt1[13]                ;
; ccd_drive:U6|counter[12]                                                             ; Merged with ccd_drive:U6|cnt1[12]                ;
; ccd_drive:U6|counter[11]                                                             ; Merged with ccd_drive:U6|cnt1[11]                ;
; ccd_drive:U6|counter[10]                                                             ; Merged with ccd_drive:U6|cnt1[10]                ;
; ccd_drive:U6|counter[9]                                                              ; Merged with ccd_drive:U6|cnt1[9]                 ;
; ccd_drive:U6|counter[8]                                                              ; Merged with ccd_drive:U6|cnt1[8]                 ;
; ccd_drive:U6|counter[7]                                                              ; Merged with ccd_drive:U6|cnt1[7]                 ;
; ccd_drive:U6|counter[6]                                                              ; Merged with ccd_drive:U6|cnt1[6]                 ;
; ccd_drive:U6|counter[5]                                                              ; Merged with ccd_drive:U6|cnt1[5]                 ;
; ccd_drive:U6|counter[4]                                                              ; Merged with ccd_drive:U6|cnt1[4]                 ;
; ccd_drive:U6|counter[3]                                                              ; Merged with ccd_drive:U6|cnt1[3]                 ;
; ccd_drive:U6|counter[2]                                                              ; Merged with ccd_drive:U6|cnt1[2]                 ;
; ccd_drive:U6|counter[1]                                                              ; Merged with ccd_drive:U6|cnt1[1]                 ;
; ccd_drive:U6|counter[0]                                                              ; Merged with ccd_drive:U6|cnt1[0]                 ;
; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|data_out[14]             ; Stuck at GND due to stuck port data_in           ;
; arm_read_ram_return3:U3|buffer32[30]                                                 ; Stuck at GND due to stuck port data_in           ;
; data_collection:U4|single_channel:signal_ch1|write_fifo:write_fifo|data_out[14]      ; Stuck at GND due to stuck port data_in           ;
; arm_read_pingpang_ram:U10|state2~9                                                   ; Lost fanout                                      ;
; arm_read_pingpang_ram:U10|state1~8                                                   ; Lost fanout                                      ;
; arm_read_pingpang_ram:U10|state1~9                                                   ; Lost fanout                                      ;
; arm_read_pingpang_ram:U10|state1~10                                                  ; Lost fanout                                      ;
; channel_polling:U8|state~5                                                           ; Lost fanout                                      ;
; arm_read_ram_return3:U3|state~8                                                      ; Lost fanout                                      ;
; arm_read_ram_return3:U3|state~9                                                      ; Lost fanout                                      ;
; arm_read_ram_return3:U3|state~10                                                     ; Lost fanout                                      ;
; arm_read_ram_return3:U3|state~11                                                     ; Lost fanout                                      ;
; arm_read_ram_return3:U3|count[2]                                                     ; Stuck at GND due to stuck port data_in           ;
; Total Number of Removed Registers = 64                                               ;                                                  ;
+--------------------------------------------------------------------------------------+--------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                          ;
+--------------------------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------+
; Register name                                                                        ; Reason for Removal        ; Registers Removed due to This Register                                            ;
+--------------------------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------+
; data_collection:U4|single_channel:signal_ch1|AD_ctrl:u2|volt_cal:u2|ch1_data_reg[26] ; Stuck at GND              ; data_collection:U4|single_channel:signal_ch1|AD_ctrl:u2|volt_cal:u2|data_out[14], ;
;                                                                                      ; due to stuck port data_in ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|data_out[14],         ;
;                                                                                      ;                           ; data_collection:U4|single_channel:signal_ch1|write_fifo:write_fifo|data_out[14]   ;
+--------------------------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 956   ;
; Number of registers using Synchronous Clear  ; 64    ;
; Number of registers using Synchronous Load   ; 38    ;
; Number of registers using Asynchronous Clear ; 447   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 478   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                               ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                ; Fan out ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; arm_write_ram:U2|wr_clk                                                                                                                                          ; 16      ;
; ccd_drive:U6|ICG                                                                                                                                                 ; 2       ;
; ccd_drive:U6|key_scan                                                                                                                                            ; 3       ;
; ccd_drive:U6|key_scan_r                                                                                                                                          ; 1       ;
; ccd_drive:U6|L[14]                                                                                                                                               ; 1       ;
; ccd_drive:U6|L[13]                                                                                                                                               ; 2       ;
; ccd_drive:U6|L[8]                                                                                                                                                ; 1       ;
; ccd_drive:U6|L[7]                                                                                                                                                ; 1       ;
; ccd_drive:U6|L[3]                                                                                                                                                ; 2       ;
; channel_polling:U8|count[4]                                                                                                                                      ; 3       ;
; channel_polling:U8|count[2]                                                                                                                                      ; 3       ;
; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a0 ; 7       ;
; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a0 ; 7       ;
; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_6p6:rdptr_g1p|parity6    ; 4       ;
; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_6p6:rdptr_g1p|parity6    ; 4       ;
; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a0 ; 6       ;
; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a0 ; 6       ;
; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_27c:wrptr_g1p|parity9    ; 4       ;
; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_27c:wrptr_g1p|parity9    ; 4       ;
; Total number of inverted registers = 19                                                                                                                          ;         ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |correlation_signal|arm_read_ram_return3:U3|buffer32[31]                                         ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |correlation_signal|arm_read_ram_return3:U3|buffer32[3]                                          ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |correlation_signal|arm_write_ram:U2|delay[1]                                                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |correlation_signal|data_deal:U9|count[2]                                                        ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |correlation_signal|data_collection:U4|channel_gather:channel_gather|data_out[12]                ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |correlation_signal|channel_polling:U8|count[1]                                                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |correlation_signal|arm_read_ram_return3:U3|write_data[15]                                       ;
; 4:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |correlation_signal|arm_read_pingpang_ram:U10|cs_count[8]                                        ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |correlation_signal|arm_read_pingpang_ram:U10|count[0]                                           ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |correlation_signal|channel_polling:U8|data_out[6]                                               ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |correlation_signal|data_collection:U4|single_channel:signal_ch1|signal_peak:u3|count_3648[0]    ;
; 5:1                ; 10 bits   ; 30 LEs        ; 10 LEs               ; 20 LEs                 ; Yes        ; |correlation_signal|data_collection:U4|single_channel:signal_ch1|signal_peak:u3|peak_count[2]    ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |correlation_signal|data_collection:U4|single_channel:signal_ch1|read_fifo:read_fifo|data_out[8] ;
; 10:1               ; 3 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; Yes        ; |correlation_signal|data_deal:U9|i[0]                                                            ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |correlation_signal|arm_read_pingpang_ram:U10|write_ram2_data[0]                                 ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |correlation_signal|arm_read_pingpang_ram:U10|write_ram1_data[7]                                 ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |correlation_signal|data_deal:U9|data_out[8]                                                     ;
; 11:1               ; 7 bits    ; 49 LEs        ; 14 LEs               ; 35 LEs                 ; Yes        ; |correlation_signal|data_deal:U9|data_out[4]                                                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |correlation_signal|channel_polling:U8|count[2]                                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |correlation_signal|arm_read_ram_return3:U3|state                                                ;
; 3:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |correlation_signal|arm_read_pingpang_ram:U10|write_ram2_addr                                    ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |correlation_signal|arm_read_ram_return3:U3|count                                                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |correlation_signal|output_select:U11|data_to_arm[12]                                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |correlation_signal|channel_polling:U8|state.read2                                               ;
; 8:1                ; 3 bits    ; 15 LEs        ; 9 LEs                ; 6 LEs                  ; No         ; |correlation_signal|data_collection:U4|single_channel:signal_ch1|read_fifo:read_fifo|state.IDLE  ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |correlation_signal|arm_write_ram:U2|Selector3                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------+


+-----------------------------------------------+
; Source assignments for arm_write_ram:U2       ;
+---------------------------+-------+------+----+
; Assignment                ; Value ; From ; To ;
+---------------------------+-------+------+----+
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; -  ;
+---------------------------+-------+------+----+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for arm_write_ram:U2|write_ram:U1|altsyncram:altsyncram_component|altsyncram_mej1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                    ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                     ;
+---------------------------------+--------------------+------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for arm_read_ram_return3:U3|read_ram:U1|altsyncram:altsyncram_component|altsyncram_jbm1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Source assignments for data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+----------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                   ;
+---------------------------------+-------+------+----------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                    ;
+---------------------------------+-------+------+----------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated ;
+---------------------------------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                        ;
+---------------------------------------+-------+------+-------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                                         ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                                         ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                                         ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                                                   ;
+---------------------------------------+-------+------+-------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_6p6:rdptr_g1p ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                           ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                                   ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                                      ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_27c:wrptr_g1p ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                           ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                                                   ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                                      ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|altsyncram_f721:fifo_ram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|alt_synch_pipe_sal:rs_dgwp ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                            ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                             ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|alt_synch_pipe_sal:rs_dgwp|dffpipe_d09:dffpipe12 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                               ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|alt_synch_pipe_tal:ws_dgrp ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                            ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                             ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|alt_synch_pipe_tal:ws_dgrp|dffpipe_e09:dffpipe15 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                               ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Source assignments for data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+----------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                   ;
+---------------------------------+-------+------+----------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                    ;
+---------------------------------+-------+------+----------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated ;
+---------------------------------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                        ;
+---------------------------------------+-------+------+-------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                                         ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                                         ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                                         ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                                                   ;
+---------------------------------------+-------+------+-------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_6p6:rdptr_g1p ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                           ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                                   ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                                      ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_27c:wrptr_g1p ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                           ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                                                   ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                                      ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|altsyncram_f721:fifo_ram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|alt_synch_pipe_sal:rs_dgwp ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                            ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                             ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|alt_synch_pipe_sal:rs_dgwp|dffpipe_d09:dffpipe12 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                               ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|alt_synch_pipe_tal:ws_dgrp ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                            ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                             ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|alt_synch_pipe_tal:ws_dgrp|dffpipe_e09:dffpipe15 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                               ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for arm_read_pingpang_ram:U10|ram1:ram1|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for arm_read_pingpang_ram:U10|ram2:ram2|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_ctrl_pll:U1|system_init_delay:u_system_init_delay ;
+----------------+--------------------------+-----------------------------------------------------------+
; Parameter Name ; Value                    ; Type                                                      ;
+----------------+--------------------------+-----------------------------------------------------------+
; SYS_DELAY_TOP  ; 000000000000000100000000 ; Unsigned Binary                                           ;
+----------------+--------------------------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_ctrl_pll:U1|PLL:u_sys_pll|altpll:altpll_component ;
+-------------------------------+-----------------------+-----------------------------------------------+
; Parameter Name                ; Value                 ; Type                                          ;
+-------------------------------+-----------------------+-----------------------------------------------+
; OPERATION_MODE                ; NORMAL                ; Untyped                                       ;
; PLL_TYPE                      ; AUTO                  ; Untyped                                       ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=PLL ; Untyped                                       ;
; QUALIFY_CONF_DONE             ; OFF                   ; Untyped                                       ;
; COMPENSATE_CLOCK              ; CLK0                  ; Untyped                                       ;
; SCAN_CHAIN                    ; LONG                  ; Untyped                                       ;
; PRIMARY_CLOCK                 ; INCLK0                ; Untyped                                       ;
; INCLK0_INPUT_FREQUENCY        ; 20000                 ; Signed Integer                                ;
; INCLK1_INPUT_FREQUENCY        ; 0                     ; Untyped                                       ;
; GATE_LOCK_SIGNAL              ; NO                    ; Untyped                                       ;
; GATE_LOCK_COUNTER             ; 0                     ; Untyped                                       ;
; LOCK_HIGH                     ; 1                     ; Untyped                                       ;
; LOCK_LOW                      ; 1                     ; Untyped                                       ;
; VALID_LOCK_MULTIPLIER         ; 1                     ; Untyped                                       ;
; INVALID_LOCK_MULTIPLIER       ; 5                     ; Untyped                                       ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                   ; Untyped                                       ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                   ; Untyped                                       ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                   ; Untyped                                       ;
; SKIP_VCO                      ; OFF                   ; Untyped                                       ;
; SWITCH_OVER_COUNTER           ; 0                     ; Untyped                                       ;
; SWITCH_OVER_TYPE              ; AUTO                  ; Untyped                                       ;
; FEEDBACK_SOURCE               ; EXTCLK0               ; Untyped                                       ;
; BANDWIDTH                     ; 0                     ; Untyped                                       ;
; BANDWIDTH_TYPE                ; AUTO                  ; Untyped                                       ;
; SPREAD_FREQUENCY              ; 0                     ; Untyped                                       ;
; DOWN_SPREAD                   ; 0                     ; Untyped                                       ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                   ; Untyped                                       ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                   ; Untyped                                       ;
; CLK9_MULTIPLY_BY              ; 0                     ; Untyped                                       ;
; CLK8_MULTIPLY_BY              ; 0                     ; Untyped                                       ;
; CLK7_MULTIPLY_BY              ; 0                     ; Untyped                                       ;
; CLK6_MULTIPLY_BY              ; 0                     ; Untyped                                       ;
; CLK5_MULTIPLY_BY              ; 1                     ; Untyped                                       ;
; CLK4_MULTIPLY_BY              ; 1                     ; Untyped                                       ;
; CLK3_MULTIPLY_BY              ; 1                     ; Signed Integer                                ;
; CLK2_MULTIPLY_BY              ; 1                     ; Signed Integer                                ;
; CLK1_MULTIPLY_BY              ; 1                     ; Signed Integer                                ;
; CLK0_MULTIPLY_BY              ; 2                     ; Signed Integer                                ;
; CLK9_DIVIDE_BY                ; 0                     ; Untyped                                       ;
; CLK8_DIVIDE_BY                ; 0                     ; Untyped                                       ;
; CLK7_DIVIDE_BY                ; 0                     ; Untyped                                       ;
; CLK6_DIVIDE_BY                ; 0                     ; Untyped                                       ;
; CLK5_DIVIDE_BY                ; 1                     ; Untyped                                       ;
; CLK4_DIVIDE_BY                ; 1                     ; Untyped                                       ;
; CLK3_DIVIDE_BY                ; 5                     ; Signed Integer                                ;
; CLK2_DIVIDE_BY                ; 1                     ; Signed Integer                                ;
; CLK1_DIVIDE_BY                ; 2                     ; Signed Integer                                ;
; CLK0_DIVIDE_BY                ; 1                     ; Signed Integer                                ;
; CLK9_PHASE_SHIFT              ; 0                     ; Untyped                                       ;
; CLK8_PHASE_SHIFT              ; 0                     ; Untyped                                       ;
; CLK7_PHASE_SHIFT              ; 0                     ; Untyped                                       ;
; CLK6_PHASE_SHIFT              ; 0                     ; Untyped                                       ;
; CLK5_PHASE_SHIFT              ; 0                     ; Untyped                                       ;
; CLK4_PHASE_SHIFT              ; 0                     ; Untyped                                       ;
; CLK3_PHASE_SHIFT              ; 0                     ; Untyped                                       ;
; CLK2_PHASE_SHIFT              ; 0                     ; Untyped                                       ;
; CLK1_PHASE_SHIFT              ; 0                     ; Untyped                                       ;
; CLK0_PHASE_SHIFT              ; 0                     ; Untyped                                       ;
; CLK5_TIME_DELAY               ; 0                     ; Untyped                                       ;
; CLK4_TIME_DELAY               ; 0                     ; Untyped                                       ;
; CLK3_TIME_DELAY               ; 0                     ; Untyped                                       ;
; CLK2_TIME_DELAY               ; 0                     ; Untyped                                       ;
; CLK1_TIME_DELAY               ; 0                     ; Untyped                                       ;
; CLK0_TIME_DELAY               ; 0                     ; Untyped                                       ;
; CLK9_DUTY_CYCLE               ; 50                    ; Untyped                                       ;
; CLK8_DUTY_CYCLE               ; 50                    ; Untyped                                       ;
; CLK7_DUTY_CYCLE               ; 50                    ; Untyped                                       ;
; CLK6_DUTY_CYCLE               ; 50                    ; Untyped                                       ;
; CLK5_DUTY_CYCLE               ; 50                    ; Untyped                                       ;
; CLK4_DUTY_CYCLE               ; 50                    ; Untyped                                       ;
; CLK3_DUTY_CYCLE               ; 50                    ; Signed Integer                                ;
; CLK2_DUTY_CYCLE               ; 50                    ; Signed Integer                                ;
; CLK1_DUTY_CYCLE               ; 50                    ; Signed Integer                                ;
; CLK0_DUTY_CYCLE               ; 50                    ; Signed Integer                                ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                                       ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                                       ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                                       ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                                       ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                                       ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                                       ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                                       ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                                       ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                                       ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                                       ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                                       ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                                       ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                                       ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                                       ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                                       ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                                       ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                                       ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                                       ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                                       ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                                       ;
; LOCK_WINDOW_UI                ;  0.05                 ; Untyped                                       ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                ; Untyped                                       ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                ; Untyped                                       ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                ; Untyped                                       ;
; DPA_MULTIPLY_BY               ; 0                     ; Untyped                                       ;
; DPA_DIVIDE_BY                 ; 1                     ; Untyped                                       ;
; DPA_DIVIDER                   ; 0                     ; Untyped                                       ;
; EXTCLK3_MULTIPLY_BY           ; 1                     ; Untyped                                       ;
; EXTCLK2_MULTIPLY_BY           ; 1                     ; Untyped                                       ;
; EXTCLK1_MULTIPLY_BY           ; 1                     ; Untyped                                       ;
; EXTCLK0_MULTIPLY_BY           ; 1                     ; Untyped                                       ;
; EXTCLK3_DIVIDE_BY             ; 1                     ; Untyped                                       ;
; EXTCLK2_DIVIDE_BY             ; 1                     ; Untyped                                       ;
; EXTCLK1_DIVIDE_BY             ; 1                     ; Untyped                                       ;
; EXTCLK0_DIVIDE_BY             ; 1                     ; Untyped                                       ;
; EXTCLK3_PHASE_SHIFT           ; 0                     ; Untyped                                       ;
; EXTCLK2_PHASE_SHIFT           ; 0                     ; Untyped                                       ;
; EXTCLK1_PHASE_SHIFT           ; 0                     ; Untyped                                       ;
; EXTCLK0_PHASE_SHIFT           ; 0                     ; Untyped                                       ;
; EXTCLK3_TIME_DELAY            ; 0                     ; Untyped                                       ;
; EXTCLK2_TIME_DELAY            ; 0                     ; Untyped                                       ;
; EXTCLK1_TIME_DELAY            ; 0                     ; Untyped                                       ;
; EXTCLK0_TIME_DELAY            ; 0                     ; Untyped                                       ;
; EXTCLK3_DUTY_CYCLE            ; 50                    ; Untyped                                       ;
; EXTCLK2_DUTY_CYCLE            ; 50                    ; Untyped                                       ;
; EXTCLK1_DUTY_CYCLE            ; 50                    ; Untyped                                       ;
; EXTCLK0_DUTY_CYCLE            ; 50                    ; Untyped                                       ;
; VCO_MULTIPLY_BY               ; 0                     ; Untyped                                       ;
; VCO_DIVIDE_BY                 ; 0                     ; Untyped                                       ;
; SCLKOUT0_PHASE_SHIFT          ; 0                     ; Untyped                                       ;
; SCLKOUT1_PHASE_SHIFT          ; 0                     ; Untyped                                       ;
; VCO_MIN                       ; 0                     ; Untyped                                       ;
; VCO_MAX                       ; 0                     ; Untyped                                       ;
; VCO_CENTER                    ; 0                     ; Untyped                                       ;
; PFD_MIN                       ; 0                     ; Untyped                                       ;
; PFD_MAX                       ; 0                     ; Untyped                                       ;
; M_INITIAL                     ; 0                     ; Untyped                                       ;
; M                             ; 0                     ; Untyped                                       ;
; N                             ; 1                     ; Untyped                                       ;
; M2                            ; 1                     ; Untyped                                       ;
; N2                            ; 1                     ; Untyped                                       ;
; SS                            ; 1                     ; Untyped                                       ;
; C0_HIGH                       ; 0                     ; Untyped                                       ;
; C1_HIGH                       ; 0                     ; Untyped                                       ;
; C2_HIGH                       ; 0                     ; Untyped                                       ;
; C3_HIGH                       ; 0                     ; Untyped                                       ;
; C4_HIGH                       ; 0                     ; Untyped                                       ;
; C5_HIGH                       ; 0                     ; Untyped                                       ;
; C6_HIGH                       ; 0                     ; Untyped                                       ;
; C7_HIGH                       ; 0                     ; Untyped                                       ;
; C8_HIGH                       ; 0                     ; Untyped                                       ;
; C9_HIGH                       ; 0                     ; Untyped                                       ;
; C0_LOW                        ; 0                     ; Untyped                                       ;
; C1_LOW                        ; 0                     ; Untyped                                       ;
; C2_LOW                        ; 0                     ; Untyped                                       ;
; C3_LOW                        ; 0                     ; Untyped                                       ;
; C4_LOW                        ; 0                     ; Untyped                                       ;
; C5_LOW                        ; 0                     ; Untyped                                       ;
; C6_LOW                        ; 0                     ; Untyped                                       ;
; C7_LOW                        ; 0                     ; Untyped                                       ;
; C8_LOW                        ; 0                     ; Untyped                                       ;
; C9_LOW                        ; 0                     ; Untyped                                       ;
; C0_INITIAL                    ; 0                     ; Untyped                                       ;
; C1_INITIAL                    ; 0                     ; Untyped                                       ;
; C2_INITIAL                    ; 0                     ; Untyped                                       ;
; C3_INITIAL                    ; 0                     ; Untyped                                       ;
; C4_INITIAL                    ; 0                     ; Untyped                                       ;
; C5_INITIAL                    ; 0                     ; Untyped                                       ;
; C6_INITIAL                    ; 0                     ; Untyped                                       ;
; C7_INITIAL                    ; 0                     ; Untyped                                       ;
; C8_INITIAL                    ; 0                     ; Untyped                                       ;
; C9_INITIAL                    ; 0                     ; Untyped                                       ;
; C0_MODE                       ; BYPASS                ; Untyped                                       ;
; C1_MODE                       ; BYPASS                ; Untyped                                       ;
; C2_MODE                       ; BYPASS                ; Untyped                                       ;
; C3_MODE                       ; BYPASS                ; Untyped                                       ;
; C4_MODE                       ; BYPASS                ; Untyped                                       ;
; C5_MODE                       ; BYPASS                ; Untyped                                       ;
; C6_MODE                       ; BYPASS                ; Untyped                                       ;
; C7_MODE                       ; BYPASS                ; Untyped                                       ;
; C8_MODE                       ; BYPASS                ; Untyped                                       ;
; C9_MODE                       ; BYPASS                ; Untyped                                       ;
; C0_PH                         ; 0                     ; Untyped                                       ;
; C1_PH                         ; 0                     ; Untyped                                       ;
; C2_PH                         ; 0                     ; Untyped                                       ;
; C3_PH                         ; 0                     ; Untyped                                       ;
; C4_PH                         ; 0                     ; Untyped                                       ;
; C5_PH                         ; 0                     ; Untyped                                       ;
; C6_PH                         ; 0                     ; Untyped                                       ;
; C7_PH                         ; 0                     ; Untyped                                       ;
; C8_PH                         ; 0                     ; Untyped                                       ;
; C9_PH                         ; 0                     ; Untyped                                       ;
; L0_HIGH                       ; 1                     ; Untyped                                       ;
; L1_HIGH                       ; 1                     ; Untyped                                       ;
; G0_HIGH                       ; 1                     ; Untyped                                       ;
; G1_HIGH                       ; 1                     ; Untyped                                       ;
; G2_HIGH                       ; 1                     ; Untyped                                       ;
; G3_HIGH                       ; 1                     ; Untyped                                       ;
; E0_HIGH                       ; 1                     ; Untyped                                       ;
; E1_HIGH                       ; 1                     ; Untyped                                       ;
; E2_HIGH                       ; 1                     ; Untyped                                       ;
; E3_HIGH                       ; 1                     ; Untyped                                       ;
; L0_LOW                        ; 1                     ; Untyped                                       ;
; L1_LOW                        ; 1                     ; Untyped                                       ;
; G0_LOW                        ; 1                     ; Untyped                                       ;
; G1_LOW                        ; 1                     ; Untyped                                       ;
; G2_LOW                        ; 1                     ; Untyped                                       ;
; G3_LOW                        ; 1                     ; Untyped                                       ;
; E0_LOW                        ; 1                     ; Untyped                                       ;
; E1_LOW                        ; 1                     ; Untyped                                       ;
; E2_LOW                        ; 1                     ; Untyped                                       ;
; E3_LOW                        ; 1                     ; Untyped                                       ;
; L0_INITIAL                    ; 1                     ; Untyped                                       ;
; L1_INITIAL                    ; 1                     ; Untyped                                       ;
; G0_INITIAL                    ; 1                     ; Untyped                                       ;
; G1_INITIAL                    ; 1                     ; Untyped                                       ;
; G2_INITIAL                    ; 1                     ; Untyped                                       ;
; G3_INITIAL                    ; 1                     ; Untyped                                       ;
; E0_INITIAL                    ; 1                     ; Untyped                                       ;
; E1_INITIAL                    ; 1                     ; Untyped                                       ;
; E2_INITIAL                    ; 1                     ; Untyped                                       ;
; E3_INITIAL                    ; 1                     ; Untyped                                       ;
; L0_MODE                       ; BYPASS                ; Untyped                                       ;
; L1_MODE                       ; BYPASS                ; Untyped                                       ;
; G0_MODE                       ; BYPASS                ; Untyped                                       ;
; G1_MODE                       ; BYPASS                ; Untyped                                       ;
; G2_MODE                       ; BYPASS                ; Untyped                                       ;
; G3_MODE                       ; BYPASS                ; Untyped                                       ;
; E0_MODE                       ; BYPASS                ; Untyped                                       ;
; E1_MODE                       ; BYPASS                ; Untyped                                       ;
; E2_MODE                       ; BYPASS                ; Untyped                                       ;
; E3_MODE                       ; BYPASS                ; Untyped                                       ;
; L0_PH                         ; 0                     ; Untyped                                       ;
; L1_PH                         ; 0                     ; Untyped                                       ;
; G0_PH                         ; 0                     ; Untyped                                       ;
; G1_PH                         ; 0                     ; Untyped                                       ;
; G2_PH                         ; 0                     ; Untyped                                       ;
; G3_PH                         ; 0                     ; Untyped                                       ;
; E0_PH                         ; 0                     ; Untyped                                       ;
; E1_PH                         ; 0                     ; Untyped                                       ;
; E2_PH                         ; 0                     ; Untyped                                       ;
; E3_PH                         ; 0                     ; Untyped                                       ;
; M_PH                          ; 0                     ; Untyped                                       ;
; C1_USE_CASC_IN                ; OFF                   ; Untyped                                       ;
; C2_USE_CASC_IN                ; OFF                   ; Untyped                                       ;
; C3_USE_CASC_IN                ; OFF                   ; Untyped                                       ;
; C4_USE_CASC_IN                ; OFF                   ; Untyped                                       ;
; C5_USE_CASC_IN                ; OFF                   ; Untyped                                       ;
; C6_USE_CASC_IN                ; OFF                   ; Untyped                                       ;
; C7_USE_CASC_IN                ; OFF                   ; Untyped                                       ;
; C8_USE_CASC_IN                ; OFF                   ; Untyped                                       ;
; C9_USE_CASC_IN                ; OFF                   ; Untyped                                       ;
; CLK0_COUNTER                  ; G0                    ; Untyped                                       ;
; CLK1_COUNTER                  ; G0                    ; Untyped                                       ;
; CLK2_COUNTER                  ; G0                    ; Untyped                                       ;
; CLK3_COUNTER                  ; G0                    ; Untyped                                       ;
; CLK4_COUNTER                  ; G0                    ; Untyped                                       ;
; CLK5_COUNTER                  ; G0                    ; Untyped                                       ;
; CLK6_COUNTER                  ; E0                    ; Untyped                                       ;
; CLK7_COUNTER                  ; E1                    ; Untyped                                       ;
; CLK8_COUNTER                  ; E2                    ; Untyped                                       ;
; CLK9_COUNTER                  ; E3                    ; Untyped                                       ;
; L0_TIME_DELAY                 ; 0                     ; Untyped                                       ;
; L1_TIME_DELAY                 ; 0                     ; Untyped                                       ;
; G0_TIME_DELAY                 ; 0                     ; Untyped                                       ;
; G1_TIME_DELAY                 ; 0                     ; Untyped                                       ;
; G2_TIME_DELAY                 ; 0                     ; Untyped                                       ;
; G3_TIME_DELAY                 ; 0                     ; Untyped                                       ;
; E0_TIME_DELAY                 ; 0                     ; Untyped                                       ;
; E1_TIME_DELAY                 ; 0                     ; Untyped                                       ;
; E2_TIME_DELAY                 ; 0                     ; Untyped                                       ;
; E3_TIME_DELAY                 ; 0                     ; Untyped                                       ;
; M_TIME_DELAY                  ; 0                     ; Untyped                                       ;
; N_TIME_DELAY                  ; 0                     ; Untyped                                       ;
; EXTCLK3_COUNTER               ; E3                    ; Untyped                                       ;
; EXTCLK2_COUNTER               ; E2                    ; Untyped                                       ;
; EXTCLK1_COUNTER               ; E1                    ; Untyped                                       ;
; EXTCLK0_COUNTER               ; E0                    ; Untyped                                       ;
; ENABLE0_COUNTER               ; L0                    ; Untyped                                       ;
; ENABLE1_COUNTER               ; L0                    ; Untyped                                       ;
; CHARGE_PUMP_CURRENT           ; 2                     ; Untyped                                       ;
; LOOP_FILTER_R                 ;  1.000000             ; Untyped                                       ;
; LOOP_FILTER_C                 ; 5                     ; Untyped                                       ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                  ; Untyped                                       ;
; LOOP_FILTER_R_BITS            ; 9999                  ; Untyped                                       ;
; LOOP_FILTER_C_BITS            ; 9999                  ; Untyped                                       ;
; VCO_POST_SCALE                ; 0                     ; Untyped                                       ;
; CLK2_OUTPUT_FREQUENCY         ; 0                     ; Untyped                                       ;
; CLK1_OUTPUT_FREQUENCY         ; 0                     ; Untyped                                       ;
; CLK0_OUTPUT_FREQUENCY         ; 0                     ; Untyped                                       ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E          ; Untyped                                       ;
; PORT_CLKENA0                  ; PORT_UNUSED           ; Untyped                                       ;
; PORT_CLKENA1                  ; PORT_UNUSED           ; Untyped                                       ;
; PORT_CLKENA2                  ; PORT_UNUSED           ; Untyped                                       ;
; PORT_CLKENA3                  ; PORT_UNUSED           ; Untyped                                       ;
; PORT_CLKENA4                  ; PORT_UNUSED           ; Untyped                                       ;
; PORT_CLKENA5                  ; PORT_UNUSED           ; Untyped                                       ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY     ; Untyped                                       ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY     ; Untyped                                       ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY     ; Untyped                                       ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY     ; Untyped                                       ;
; PORT_EXTCLK0                  ; PORT_UNUSED           ; Untyped                                       ;
; PORT_EXTCLK1                  ; PORT_UNUSED           ; Untyped                                       ;
; PORT_EXTCLK2                  ; PORT_UNUSED           ; Untyped                                       ;
; PORT_EXTCLK3                  ; PORT_UNUSED           ; Untyped                                       ;
; PORT_CLKBAD0                  ; PORT_UNUSED           ; Untyped                                       ;
; PORT_CLKBAD1                  ; PORT_UNUSED           ; Untyped                                       ;
; PORT_CLK0                     ; PORT_USED             ; Untyped                                       ;
; PORT_CLK1                     ; PORT_USED             ; Untyped                                       ;
; PORT_CLK2                     ; PORT_USED             ; Untyped                                       ;
; PORT_CLK3                     ; PORT_USED             ; Untyped                                       ;
; PORT_CLK4                     ; PORT_UNUSED           ; Untyped                                       ;
; PORT_CLK5                     ; PORT_UNUSED           ; Untyped                                       ;
; PORT_CLK6                     ; PORT_UNUSED           ; Untyped                                       ;
; PORT_CLK7                     ; PORT_UNUSED           ; Untyped                                       ;
; PORT_CLK8                     ; PORT_UNUSED           ; Untyped                                       ;
; PORT_CLK9                     ; PORT_UNUSED           ; Untyped                                       ;
; PORT_SCANDATA                 ; PORT_UNUSED           ; Untyped                                       ;
; PORT_SCANDATAOUT              ; PORT_UNUSED           ; Untyped                                       ;
; PORT_SCANDONE                 ; PORT_UNUSED           ; Untyped                                       ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY     ; Untyped                                       ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY     ; Untyped                                       ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED           ; Untyped                                       ;
; PORT_CLKLOSS                  ; PORT_UNUSED           ; Untyped                                       ;
; PORT_INCLK1                   ; PORT_UNUSED           ; Untyped                                       ;
; PORT_INCLK0                   ; PORT_USED             ; Untyped                                       ;
; PORT_FBIN                     ; PORT_UNUSED           ; Untyped                                       ;
; PORT_PLLENA                   ; PORT_UNUSED           ; Untyped                                       ;
; PORT_CLKSWITCH                ; PORT_UNUSED           ; Untyped                                       ;
; PORT_ARESET                   ; PORT_USED             ; Untyped                                       ;
; PORT_PFDENA                   ; PORT_UNUSED           ; Untyped                                       ;
; PORT_SCANCLK                  ; PORT_UNUSED           ; Untyped                                       ;
; PORT_SCANACLR                 ; PORT_UNUSED           ; Untyped                                       ;
; PORT_SCANREAD                 ; PORT_UNUSED           ; Untyped                                       ;
; PORT_SCANWRITE                ; PORT_UNUSED           ; Untyped                                       ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY     ; Untyped                                       ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY     ; Untyped                                       ;
; PORT_LOCKED                   ; PORT_USED             ; Untyped                                       ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED           ; Untyped                                       ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY     ; Untyped                                       ;
; PORT_PHASEDONE                ; PORT_UNUSED           ; Untyped                                       ;
; PORT_PHASESTEP                ; PORT_UNUSED           ; Untyped                                       ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED           ; Untyped                                       ;
; PORT_SCANCLKENA               ; PORT_UNUSED           ; Untyped                                       ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED           ; Untyped                                       ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY     ; Untyped                                       ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY     ; Untyped                                       ;
; M_TEST_SOURCE                 ; 5                     ; Untyped                                       ;
; C0_TEST_SOURCE                ; 5                     ; Untyped                                       ;
; C1_TEST_SOURCE                ; 5                     ; Untyped                                       ;
; C2_TEST_SOURCE                ; 5                     ; Untyped                                       ;
; C3_TEST_SOURCE                ; 5                     ; Untyped                                       ;
; C4_TEST_SOURCE                ; 5                     ; Untyped                                       ;
; C5_TEST_SOURCE                ; 5                     ; Untyped                                       ;
; C6_TEST_SOURCE                ; 5                     ; Untyped                                       ;
; C7_TEST_SOURCE                ; 5                     ; Untyped                                       ;
; C8_TEST_SOURCE                ; 5                     ; Untyped                                       ;
; C9_TEST_SOURCE                ; 5                     ; Untyped                                       ;
; CBXI_PARAMETER                ; PLL_altpll            ; Untyped                                       ;
; VCO_FREQUENCY_CONTROL         ; AUTO                  ; Untyped                                       ;
; VCO_PHASE_SHIFT_STEP          ; 0                     ; Untyped                                       ;
; WIDTH_CLOCK                   ; 5                     ; Signed Integer                                ;
; WIDTH_PHASECOUNTERSELECT      ; 4                     ; Untyped                                       ;
; USING_FBMIMICBIDIR_PORT       ; OFF                   ; Untyped                                       ;
; DEVICE_FAMILY                 ; Cyclone IV E          ; Untyped                                       ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                ; Untyped                                       ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                   ; Untyped                                       ;
; AUTO_CARRY_CHAINS             ; ON                    ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS          ; OFF                   ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS           ; ON                    ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS        ; OFF                   ; IGNORE_CASCADE                                ;
+-------------------------------+-----------------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arm_write_ram:U2 ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; idle           ; 0000  ; Unsigned Binary                      ;
; read0          ; 0001  ; Unsigned Binary                      ;
; read1          ; 0010  ; Unsigned Binary                      ;
; read2          ; 0011  ; Unsigned Binary                      ;
; read3          ; 0100  ; Unsigned Binary                      ;
; read4          ; 0101  ; Unsigned Binary                      ;
; read5          ; 0110  ; Unsigned Binary                      ;
; read6          ; 0111  ; Unsigned Binary                      ;
; read7          ; 1000  ; Unsigned Binary                      ;
; reco           ; 1001  ; Unsigned Binary                      ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arm_write_ram:U2|write_ram:U1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                           ;
+------------------------------------+----------------------+------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                        ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                        ;
; WIDTH_A                            ; 16                   ; Signed Integer                                 ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                 ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                        ;
; WIDTH_B                            ; 16                   ; Signed Integer                                 ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                 ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                        ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; INIT_FILE                          ; UNUSED               ; Untyped                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                        ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                        ;
; CBXI_PARAMETER                     ; altsyncram_mej1      ; Untyped                                        ;
+------------------------------------+----------------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arm_read_ram_return3:U3 ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; idle           ; 0000  ; Unsigned Binary                             ;
; addr0          ; 0001  ; Unsigned Binary                             ;
; addr1          ; 0010  ; Unsigned Binary                             ;
; read_ram       ; 0011  ; Unsigned Binary                             ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arm_read_ram_return3:U3|read_ram:U1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                 ;
+------------------------------------+----------------------+------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                              ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                              ;
; WIDTH_A                            ; 16                   ; Signed Integer                                       ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                       ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WIDTH_B                            ; 16                   ; Signed Integer                                       ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                       ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                              ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; INIT_FILE                          ; UNUSED               ; Untyped                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                              ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                              ;
; CBXI_PARAMETER                     ; altsyncram_jbm1      ; Untyped                                              ;
+------------------------------------+----------------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: data_collection:U4|single_channel:signal_ch1|signal_peak:u3 ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; idle           ; 00    ; Unsigned Binary                                                                 ;
; count_state    ; 01    ; Unsigned Binary                                                                 ;
; last_state     ; 10    ; Unsigned Binary                                                                 ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: data_collection:U4|single_channel:signal_ch1|write_fifo:write_fifo ;
+----------------+-------+----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------+
; IDLE           ; 0     ; Unsigned Binary                                                                        ;
; WRITE          ; 1     ; Unsigned Binary                                                                        ;
+----------------+-------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component ;
+-------------------------+--------------+----------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                               ;
+-------------------------+--------------+----------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                                                                            ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                         ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                       ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                       ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                     ;
; LPM_WIDTH               ; 16           ; Signed Integer                                                                                     ;
; LPM_NUMWORDS            ; 4096         ; Signed Integer                                                                                     ;
; LPM_WIDTHU              ; 12           ; Signed Integer                                                                                     ;
; LPM_SHOWAHEAD           ; ON           ; Untyped                                                                                            ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                                            ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                                            ;
; USE_EAB                 ; ON           ; Untyped                                                                                            ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                            ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                            ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                                                                            ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                                                                            ;
; RDSYNC_DELAYPIPE        ; 4            ; Signed Integer                                                                                     ;
; WRSYNC_DELAYPIPE        ; 4            ; Signed Integer                                                                                     ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                                                                            ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                            ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                            ;
; ADD_USEDW_MSB_BIT       ; OFF          ; Untyped                                                                                            ;
; WRITE_ACLR_SYNCH        ; OFF          ; Untyped                                                                                            ;
; READ_ACLR_SYNCH         ; OFF          ; Untyped                                                                                            ;
; CBXI_PARAMETER          ; dcfifo_v5h1  ; Untyped                                                                                            ;
+-------------------------+--------------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component ;
+-------------------------+--------------+----------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                               ;
+-------------------------+--------------+----------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                                                                            ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                         ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                       ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                       ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                     ;
; LPM_WIDTH               ; 16           ; Signed Integer                                                                                     ;
; LPM_NUMWORDS            ; 4096         ; Signed Integer                                                                                     ;
; LPM_WIDTHU              ; 12           ; Signed Integer                                                                                     ;
; LPM_SHOWAHEAD           ; ON           ; Untyped                                                                                            ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                                            ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                                            ;
; USE_EAB                 ; ON           ; Untyped                                                                                            ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                            ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                            ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                                                                            ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                                                                            ;
; RDSYNC_DELAYPIPE        ; 4            ; Signed Integer                                                                                     ;
; WRSYNC_DELAYPIPE        ; 4            ; Signed Integer                                                                                     ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                                                                            ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                            ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                            ;
; ADD_USEDW_MSB_BIT       ; OFF          ; Untyped                                                                                            ;
; WRITE_ACLR_SYNCH        ; OFF          ; Untyped                                                                                            ;
; READ_ACLR_SYNCH         ; OFF          ; Untyped                                                                                            ;
; CBXI_PARAMETER          ; dcfifo_v5h1  ; Untyped                                                                                            ;
+-------------------------+--------------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: data_collection:U4|single_channel:signal_ch1|read_fifo:read_fifo ;
+----------------+-------+--------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------+
; IDLE           ; 00    ; Unsigned Binary                                                                      ;
; READ           ; 01    ; Unsigned Binary                                                                      ;
; delay          ; 10    ; Unsigned Binary                                                                      ;
+----------------+-------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: ccd_drive:U6 ;
+----------------+----------------------+-------------------+
; Parameter Name ; Value                ; Type              ;
+----------------+----------------------+-------------------+
; N              ; 11001                ; Unsigned Binary   ;
; P              ; 11110100001001000000 ; Unsigned Binary   ;
; K              ; 11110100001001000000 ; Unsigned Binary   ;
; KEY_en         ; 1                    ; Unsigned Binary   ;
+----------------+----------------------+-------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: channel_polling:U8 ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; read1          ; 00    ; Unsigned Binary                        ;
; read2          ; 01    ; Unsigned Binary                        ;
; read3          ; 10    ; Unsigned Binary                        ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arm_read_pingpang_ram:U10 ;
+-------------------+-------+--------------------------------------------+
; Parameter Name    ; Value ; Type                                       ;
+-------------------+-------+--------------------------------------------+
; write_ram12_addr0 ; 000   ; Unsigned Binary                            ;
; prepare           ; 001   ; Unsigned Binary                            ;
; write1            ; 010   ; Unsigned Binary                            ;
; write2            ; 011   ; Unsigned Binary                            ;
; idle              ; 000   ; Unsigned Binary                            ;
; read              ; 001   ; Unsigned Binary                            ;
; delay             ; 010   ; Unsigned Binary                            ;
+-------------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arm_read_pingpang_ram:U10|ram1:ram1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                 ;
+------------------------------------+----------------------+------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                              ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                              ;
; WIDTH_A                            ; 16                   ; Signed Integer                                       ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                                       ;
; NUMWORDS_A                         ; 512                  ; Signed Integer                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WIDTH_B                            ; 16                   ; Signed Integer                                       ;
; WIDTHAD_B                          ; 9                    ; Signed Integer                                       ;
; NUMWORDS_B                         ; 512                  ; Signed Integer                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                              ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; INIT_FILE                          ; UNUSED               ; Untyped                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                              ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                              ;
; CBXI_PARAMETER                     ; altsyncram_1fm1      ; Untyped                                              ;
+------------------------------------+----------------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arm_read_pingpang_ram:U10|ram2:ram2|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                 ;
+------------------------------------+----------------------+------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                              ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                              ;
; WIDTH_A                            ; 16                   ; Signed Integer                                       ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                                       ;
; NUMWORDS_A                         ; 512                  ; Signed Integer                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WIDTH_B                            ; 16                   ; Signed Integer                                       ;
; WIDTHAD_B                          ; 9                    ; Signed Integer                                       ;
; NUMWORDS_B                         ; 512                  ; Signed Integer                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                              ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; INIT_FILE                          ; UNUSED               ; Untyped                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                              ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                              ;
; CBXI_PARAMETER                     ; altsyncram_1fm1      ; Untyped                                              ;
+------------------------------------+----------------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: data_collection:U4|single_channel:signal_ch1|AD_ctrl:u2|volt_cal:u2|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+---------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                ;
+------------------------------------------------+--------------+---------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                      ;
; LPM_WIDTHA                                     ; 13           ; Untyped                                                             ;
; LPM_WIDTHB                                     ; 13           ; Untyped                                                             ;
; LPM_WIDTHP                                     ; 26           ; Untyped                                                             ;
; LPM_WIDTHR                                     ; 26           ; Untyped                                                             ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                                                             ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                             ;
; LATENCY                                        ; 0            ; Untyped                                                             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                             ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                                                             ;
; USE_EAB                                        ; OFF          ; Untyped                                                             ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped                                                             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                 ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                             ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                                                             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                             ;
+------------------------------------------------+--------------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                             ;
+-------------------------------+----------------------------------------------------------+
; Name                          ; Value                                                    ;
+-------------------------------+----------------------------------------------------------+
; Number of entity instances    ; 1                                                        ;
; Entity Instance               ; system_ctrl_pll:U1|PLL:u_sys_pll|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                                   ;
;     -- PLL_TYPE               ; AUTO                                                     ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                   ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                    ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                        ;
;     -- VCO_MULTIPLY_BY        ; 0                                                        ;
;     -- VCO_DIVIDE_BY          ; 0                                                        ;
+-------------------------------+----------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                ;
+-------------------------------------------+---------------------------------------------------------------------+
; Name                                      ; Value                                                               ;
+-------------------------------------------+---------------------------------------------------------------------+
; Number of entity instances                ; 4                                                                   ;
; Entity Instance                           ; arm_write_ram:U2|write_ram:U1|altsyncram:altsyncram_component       ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                           ;
;     -- WIDTH_A                            ; 16                                                                  ;
;     -- NUMWORDS_A                         ; 32                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                        ;
;     -- WIDTH_B                            ; 16                                                                  ;
;     -- NUMWORDS_B                         ; 32                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                              ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                           ;
; Entity Instance                           ; arm_read_ram_return3:U3|read_ram:U1|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                           ;
;     -- WIDTH_A                            ; 16                                                                  ;
;     -- NUMWORDS_A                         ; 32                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                        ;
;     -- WIDTH_B                            ; 16                                                                  ;
;     -- NUMWORDS_B                         ; 32                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                              ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                           ;
; Entity Instance                           ; arm_read_pingpang_ram:U10|ram1:ram1|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                           ;
;     -- WIDTH_A                            ; 16                                                                  ;
;     -- NUMWORDS_A                         ; 512                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                        ;
;     -- WIDTH_B                            ; 16                                                                  ;
;     -- NUMWORDS_B                         ; 512                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                              ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                           ;
; Entity Instance                           ; arm_read_pingpang_ram:U10|ram2:ram2|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                           ;
;     -- WIDTH_A                            ; 16                                                                  ;
;     -- NUMWORDS_A                         ; 512                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                        ;
;     -- WIDTH_B                            ; 16                                                                  ;
;     -- NUMWORDS_B                         ; 512                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                              ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                           ;
+-------------------------------------------+---------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                                                                                ;
+----------------------------+------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                          ;
+----------------------------+------------------------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                              ;
; Entity Instance            ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                                                     ;
;     -- LPM_WIDTH           ; 16                                                                                             ;
;     -- LPM_NUMWORDS        ; 4096                                                                                           ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                             ;
;     -- USE_EAB             ; ON                                                                                             ;
; Entity Instance            ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                                                     ;
;     -- LPM_WIDTH           ; 16                                                                                             ;
;     -- LPM_NUMWORDS        ; 4096                                                                                           ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                             ;
;     -- USE_EAB             ; ON                                                                                             ;
+----------------------------+------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                                                             ;
+---------------------------------------+------------------------------------------------------------------------------------+
; Name                                  ; Value                                                                              ;
+---------------------------------------+------------------------------------------------------------------------------------+
; Number of entity instances            ; 1                                                                                  ;
; Entity Instance                       ; data_collection:U4|single_channel:signal_ch1|AD_ctrl:u2|volt_cal:u2|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 13                                                                                 ;
;     -- LPM_WIDTHB                     ; 13                                                                                 ;
;     -- LPM_WIDTHP                     ; 26                                                                                 ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                           ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                 ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                                                ;
;     -- USE_EAB                        ; OFF                                                                                ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                               ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                 ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                 ;
+---------------------------------------+------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "para_analysis:U5"                                                                                                                            ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                                                                          ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------+
; cycle_value      ; Output ; Warning  ; Output or bidir port (16 bits) is wider than the port expression (1 bits) it drives; bit(s) "cycle_value[15..1]" have no fanouts ;
; cycle_value      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                              ;
; contin_mode_open ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                              ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "data_collection:U4|single_channel:signal_ch1|signal_peak:u3" ;
+-------------+--------+----------+-------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                               ;
+-------------+--------+----------+-------------------------------------------------------+
; total_count ; Output ; Info     ; Explicitly unconnected                                ;
+-------------+--------+----------+-------------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system_ctrl_pll:U1|system_init_delay:u_system_init_delay" ;
+-------+-------+----------+-----------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                   ;
+-------+-------+----------+-----------------------------------------------------------+
; rst_n ; Input ; Info     ; Stuck at VCC                                              ;
+-------+-------+----------+-----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system_ctrl_pll:U1"                                                                   ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; clk_c0 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; clk_c3 ; Output ; Info     ; Explicitly unconnected                                                              ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 72                          ;
; cycloneiii_ff         ; 956                         ;
;     CLR               ; 175                         ;
;     CLR SCLR          ; 36                          ;
;     CLR SLD           ; 1                           ;
;     ENA               ; 243                         ;
;     ENA CLR           ; 207                         ;
;     ENA CLR SCLR      ; 28                          ;
;     SLD               ; 37                          ;
;     plain             ; 229                         ;
; cycloneiii_io_obuf    ; 16                          ;
; cycloneiii_lcell_comb ; 968                         ;
;     arith             ; 230                         ;
;         1 data inputs ; 2                           ;
;         2 data inputs ; 184                         ;
;         3 data inputs ; 44                          ;
;     normal            ; 738                         ;
;         0 data inputs ; 6                           ;
;         1 data inputs ; 28                          ;
;         2 data inputs ; 123                         ;
;         3 data inputs ; 164                         ;
;         4 data inputs ; 417                         ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 96                          ;
;                       ;                             ;
; Max LUT depth         ; 8.00                        ;
; Average LUT depth     ; 2.88                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:07     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition
    Info: Processing started: Tue Oct 08 15:42:48 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off correlation_signal -c correlation_signal
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file rtl/data_collection.v
    Info (12023): Found entity 1: data_collection File: G:/intelFPGA/correlation_signal/RTL/data_collection.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file rtl/write_fifo.v
    Info (12023): Found entity 1: write_fifo File: G:/intelFPGA/correlation_signal/RTL/write_fifo.v Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file rtl/read_fifo.v
    Info (12023): Found entity 1: read_fifo File: G:/intelFPGA/correlation_signal/RTL/read_fifo.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file rtl/volt_cal.v
    Info (12023): Found entity 1: volt_cal File: G:/intelFPGA/correlation_signal/RTL/volt_cal.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file rtl/single_channel.v
    Info (12023): Found entity 1: single_channel File: G:/intelFPGA/correlation_signal/RTL/single_channel.v Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file rtl/ad_ctrl.v
    Info (12023): Found entity 1: AD_ctrl File: G:/intelFPGA/correlation_signal/RTL/AD_ctrl.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file rtl/system_ctrl_pll.v
    Info (12023): Found entity 1: system_ctrl_pll File: G:/intelFPGA/correlation_signal/RTL/system_ctrl_pll.v Line: 50
Info (12021): Found 1 design units, including 1 entities, in source file rtl/system_init_delay.v
    Info (12023): Found entity 1: system_init_delay File: G:/intelFPGA/correlation_signal/RTL/system_init_delay.v Line: 53
Info (12021): Found 1 design units, including 1 entities, in source file pll.v
    Info (12023): Found entity 1: PLL File: G:/intelFPGA/correlation_signal/PLL.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file rtl/arm_write_ram.v
    Info (12023): Found entity 1: arm_write_ram File: G:/intelFPGA/correlation_signal/RTL/arm_write_ram.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file write_ram.v
    Info (12023): Found entity 1: write_ram File: G:/intelFPGA/correlation_signal/write_ram.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file rtl/arm_read_ram_return3.v
    Info (12023): Found entity 1: arm_read_ram_return3 File: G:/intelFPGA/correlation_signal/RTL/arm_read_ram_return3.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file read_ram.v
    Info (12023): Found entity 1: read_ram File: G:/intelFPGA/correlation_signal/read_ram.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file rtl/para_analysis.v
    Info (12023): Found entity 1: para_analysis File: G:/intelFPGA/correlation_signal/RTL/para_analysis.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file rtl/ccd_drive.v
    Info (12023): Found entity 1: ccd_drive File: G:/intelFPGA/correlation_signal/RTL/ccd_drive.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file correlation_signal.v
    Info (12023): Found entity 1: correlation_signal File: G:/intelFPGA/correlation_signal/correlation_signal.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file fifo_for_peak_data.v
    Info (12023): Found entity 1: fifo_for_peak_data File: G:/intelFPGA/correlation_signal/fifo_for_peak_data.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file rtl/fifo_for_peak_data.v
    Info (12023): Found entity 1: channel_gather File: G:/intelFPGA/correlation_signal/RTL/fifo_for_peak_data.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file rtl/signal_peak.v
    Info (12023): Found entity 1: signal_peak File: G:/intelFPGA/correlation_signal/RTL/signal_peak.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file contin_mode_openclose.v
    Info (12023): Found entity 1: contin_mode_openclose File: G:/intelFPGA/correlation_signal/contin_mode_openclose.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file channel_polling.v
    Info (12023): Found entity 1: channel_polling File: G:/intelFPGA/correlation_signal/channel_polling.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file data_deal.v
    Info (12023): Found entity 1: data_deal File: G:/intelFPGA/correlation_signal/data_deal.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file ram1.v
    Info (12023): Found entity 1: ram1 File: G:/intelFPGA/correlation_signal/ram1.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file ram2.v
    Info (12023): Found entity 1: ram2 File: G:/intelFPGA/correlation_signal/ram2.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file arm_read_pingpang_ram.v
    Info (12023): Found entity 1: arm_read_pingpang_ram File: G:/intelFPGA/correlation_signal/arm_read_pingpang_ram.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file output_select.v
    Info (12023): Found entity 1: output_select File: G:/intelFPGA/correlation_signal/output_select.v Line: 2
Warning (10236): Verilog HDL Implicit Net warning at correlation_signal.v(100): created implicit net for "para_cofi_flag" File: G:/intelFPGA/correlation_signal/correlation_signal.v Line: 100
Warning (10236): Verilog HDL Implicit Net warning at correlation_signal.v(115): created implicit net for "cycle_value" File: G:/intelFPGA/correlation_signal/correlation_signal.v Line: 115
Warning (10236): Verilog HDL Implicit Net warning at correlation_signal.v(116): created implicit net for "contin_mode_open" File: G:/intelFPGA/correlation_signal/correlation_signal.v Line: 116
Warning (10236): Verilog HDL Implicit Net warning at correlation_signal.v(146): created implicit net for "fifo_full1_out" File: G:/intelFPGA/correlation_signal/correlation_signal.v Line: 146
Info (12127): Elaborating entity "correlation_signal" for the top level hierarchy
Info (12128): Elaborating entity "system_ctrl_pll" for hierarchy "system_ctrl_pll:U1" File: G:/intelFPGA/correlation_signal/correlation_signal.v Line: 44
Info (12128): Elaborating entity "system_init_delay" for hierarchy "system_ctrl_pll:U1|system_init_delay:u_system_init_delay" File: G:/intelFPGA/correlation_signal/RTL/system_ctrl_pll.v Line: 80
Info (12128): Elaborating entity "PLL" for hierarchy "system_ctrl_pll:U1|PLL:u_sys_pll" File: G:/intelFPGA/correlation_signal/RTL/system_ctrl_pll.v Line: 97
Info (12128): Elaborating entity "altpll" for hierarchy "system_ctrl_pll:U1|PLL:u_sys_pll|altpll:altpll_component" File: G:/intelFPGA/correlation_signal/PLL.v Line: 115
Info (12130): Elaborated megafunction instantiation "system_ctrl_pll:U1|PLL:u_sys_pll|altpll:altpll_component" File: G:/intelFPGA/correlation_signal/PLL.v Line: 115
Info (12133): Instantiated megafunction "system_ctrl_pll:U1|PLL:u_sys_pll|altpll:altpll_component" with the following parameter: File: G:/intelFPGA/correlation_signal/PLL.v Line: 115
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "2"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "2"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "1"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "clk2_divide_by" = "1"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "1"
    Info (12134): Parameter "clk2_phase_shift" = "0"
    Info (12134): Parameter "clk3_divide_by" = "5"
    Info (12134): Parameter "clk3_duty_cycle" = "50"
    Info (12134): Parameter "clk3_multiply_by" = "1"
    Info (12134): Parameter "clk3_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=PLL"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_USED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_altpll.v
    Info (12023): Found entity 1: PLL_altpll File: G:/intelFPGA/correlation_signal/db/pll_altpll.v Line: 30
Info (12128): Elaborating entity "PLL_altpll" for hierarchy "system_ctrl_pll:U1|PLL:u_sys_pll|altpll:altpll_component|PLL_altpll:auto_generated" File: c:/intelfpga/18.0/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "arm_write_ram" for hierarchy "arm_write_ram:U2" File: G:/intelFPGA/correlation_signal/correlation_signal.v Line: 63
Info (12128): Elaborating entity "write_ram" for hierarchy "arm_write_ram:U2|write_ram:U1" File: G:/intelFPGA/correlation_signal/RTL/arm_write_ram.v Line: 43
Info (12128): Elaborating entity "altsyncram" for hierarchy "arm_write_ram:U2|write_ram:U1|altsyncram:altsyncram_component" File: G:/intelFPGA/correlation_signal/write_ram.v Line: 90
Info (12130): Elaborated megafunction instantiation "arm_write_ram:U2|write_ram:U1|altsyncram:altsyncram_component" File: G:/intelFPGA/correlation_signal/write_ram.v Line: 90
Info (12133): Instantiated megafunction "arm_write_ram:U2|write_ram:U1|altsyncram:altsyncram_component" with the following parameter: File: G:/intelFPGA/correlation_signal/write_ram.v Line: 90
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK1"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_mej1.tdf
    Info (12023): Found entity 1: altsyncram_mej1 File: G:/intelFPGA/correlation_signal/db/altsyncram_mej1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_mej1" for hierarchy "arm_write_ram:U2|write_ram:U1|altsyncram:altsyncram_component|altsyncram_mej1:auto_generated" File: c:/intelfpga/18.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "arm_read_ram_return3" for hierarchy "arm_read_ram_return3:U3" File: G:/intelFPGA/correlation_signal/correlation_signal.v Line: 83
Info (12128): Elaborating entity "read_ram" for hierarchy "arm_read_ram_return3:U3|read_ram:U1" File: G:/intelFPGA/correlation_signal/RTL/arm_read_ram_return3.v Line: 117
Info (12128): Elaborating entity "altsyncram" for hierarchy "arm_read_ram_return3:U3|read_ram:U1|altsyncram:altsyncram_component" File: G:/intelFPGA/correlation_signal/read_ram.v Line: 93
Info (12130): Elaborated megafunction instantiation "arm_read_ram_return3:U3|read_ram:U1|altsyncram:altsyncram_component" File: G:/intelFPGA/correlation_signal/read_ram.v Line: 93
Info (12133): Instantiated megafunction "arm_read_ram_return3:U3|read_ram:U1|altsyncram:altsyncram_component" with the following parameter: File: G:/intelFPGA/correlation_signal/read_ram.v Line: 93
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK1"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_jbm1.tdf
    Info (12023): Found entity 1: altsyncram_jbm1 File: G:/intelFPGA/correlation_signal/db/altsyncram_jbm1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_jbm1" for hierarchy "arm_read_ram_return3:U3|read_ram:U1|altsyncram:altsyncram_component|altsyncram_jbm1:auto_generated" File: c:/intelfpga/18.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "data_collection" for hierarchy "data_collection:U4" File: G:/intelFPGA/correlation_signal/correlation_signal.v Line: 101
Info (12128): Elaborating entity "single_channel" for hierarchy "data_collection:U4|single_channel:signal_ch1" File: G:/intelFPGA/correlation_signal/RTL/data_collection.v Line: 50
Info (12128): Elaborating entity "AD_ctrl" for hierarchy "data_collection:U4|single_channel:signal_ch1|AD_ctrl:u2" File: G:/intelFPGA/correlation_signal/RTL/single_channel.v Line: 57
Info (12128): Elaborating entity "volt_cal" for hierarchy "data_collection:U4|single_channel:signal_ch1|AD_ctrl:u2|volt_cal:u2" File: G:/intelFPGA/correlation_signal/RTL/AD_ctrl.v Line: 46
Info (12128): Elaborating entity "signal_peak" for hierarchy "data_collection:U4|single_channel:signal_ch1|signal_peak:u3" File: G:/intelFPGA/correlation_signal/RTL/single_channel.v Line: 68
Warning (10036): Verilog HDL or VHDL warning at signal_peak.v(37): object "neg_edge" assigned a value but never read File: G:/intelFPGA/correlation_signal/RTL/signal_peak.v Line: 37
Info (10264): Verilog HDL Case Statement information at signal_peak.v(82): all case item expressions in this case statement are onehot File: G:/intelFPGA/correlation_signal/RTL/signal_peak.v Line: 82
Info (12128): Elaborating entity "write_fifo" for hierarchy "data_collection:U4|single_channel:signal_ch1|write_fifo:write_fifo" File: G:/intelFPGA/correlation_signal/RTL/single_channel.v Line: 83
Info (12128): Elaborating entity "fifo_for_peak_data" for hierarchy "data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1" File: G:/intelFPGA/correlation_signal/RTL/single_channel.v Line: 95
Info (12128): Elaborating entity "dcfifo" for hierarchy "data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component" File: G:/intelFPGA/correlation_signal/fifo_for_peak_data.v Line: 87
Info (12130): Elaborated megafunction instantiation "data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component" File: G:/intelFPGA/correlation_signal/fifo_for_peak_data.v Line: 87
Info (12133): Instantiated megafunction "data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component" with the following parameter: File: G:/intelFPGA/correlation_signal/fifo_for_peak_data.v Line: 87
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_numwords" = "4096"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "16"
    Info (12134): Parameter "lpm_widthu" = "12"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_v5h1.tdf
    Info (12023): Found entity 1: dcfifo_v5h1 File: G:/intelFPGA/correlation_signal/db/dcfifo_v5h1.tdf Line: 36
Info (12128): Elaborating entity "dcfifo_v5h1" for hierarchy "data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated" File: c:/intelfpga/18.0/quartus/libraries/megafunctions/dcfifo.tdf Line: 190
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_6p6.tdf
    Info (12023): Found entity 1: a_graycounter_6p6 File: G:/intelFPGA/correlation_signal/db/a_graycounter_6p6.tdf Line: 24
Info (12128): Elaborating entity "a_graycounter_6p6" for hierarchy "data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_6p6:rdptr_g1p" File: G:/intelFPGA/correlation_signal/db/dcfifo_v5h1.tdf Line: 50
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_27c.tdf
    Info (12023): Found entity 1: a_graycounter_27c File: G:/intelFPGA/correlation_signal/db/a_graycounter_27c.tdf Line: 24
Info (12128): Elaborating entity "a_graycounter_27c" for hierarchy "data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_27c:wrptr_g1p" File: G:/intelFPGA/correlation_signal/db/dcfifo_v5h1.tdf Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_f721.tdf
    Info (12023): Found entity 1: altsyncram_f721 File: G:/intelFPGA/correlation_signal/db/altsyncram_f721.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_f721" for hierarchy "data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|altsyncram_f721:fifo_ram" File: G:/intelFPGA/correlation_signal/db/dcfifo_v5h1.tdf Line: 52
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_sal.tdf
    Info (12023): Found entity 1: alt_synch_pipe_sal File: G:/intelFPGA/correlation_signal/db/alt_synch_pipe_sal.tdf Line: 26
Info (12128): Elaborating entity "alt_synch_pipe_sal" for hierarchy "data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|alt_synch_pipe_sal:rs_dgwp" File: G:/intelFPGA/correlation_signal/db/dcfifo_v5h1.tdf Line: 59
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_d09.tdf
    Info (12023): Found entity 1: dffpipe_d09 File: G:/intelFPGA/correlation_signal/db/dffpipe_d09.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_d09" for hierarchy "data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|alt_synch_pipe_sal:rs_dgwp|dffpipe_d09:dffpipe12" File: G:/intelFPGA/correlation_signal/db/alt_synch_pipe_sal.tdf Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_tal.tdf
    Info (12023): Found entity 1: alt_synch_pipe_tal File: G:/intelFPGA/correlation_signal/db/alt_synch_pipe_tal.tdf Line: 26
Info (12128): Elaborating entity "alt_synch_pipe_tal" for hierarchy "data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|alt_synch_pipe_tal:ws_dgrp" File: G:/intelFPGA/correlation_signal/db/dcfifo_v5h1.tdf Line: 60
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_e09.tdf
    Info (12023): Found entity 1: dffpipe_e09 File: G:/intelFPGA/correlation_signal/db/dffpipe_e09.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_e09" for hierarchy "data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|alt_synch_pipe_tal:ws_dgrp|dffpipe_e09:dffpipe15" File: G:/intelFPGA/correlation_signal/db/alt_synch_pipe_tal.tdf Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_q76.tdf
    Info (12023): Found entity 1: cmpr_q76 File: G:/intelFPGA/correlation_signal/db/cmpr_q76.tdf Line: 22
Info (12128): Elaborating entity "cmpr_q76" for hierarchy "data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|cmpr_q76:rdempty_eq_comp" File: G:/intelFPGA/correlation_signal/db/dcfifo_v5h1.tdf Line: 61
Info (12128): Elaborating entity "read_fifo" for hierarchy "data_collection:U4|single_channel:signal_ch1|read_fifo:read_fifo" File: G:/intelFPGA/correlation_signal/RTL/single_channel.v Line: 122
Info (12128): Elaborating entity "channel_gather" for hierarchy "data_collection:U4|channel_gather:channel_gather" File: G:/intelFPGA/correlation_signal/RTL/data_collection.v Line: 62
Info (12128): Elaborating entity "para_analysis" for hierarchy "para_analysis:U5" File: G:/intelFPGA/correlation_signal/correlation_signal.v Line: 118
Info (12128): Elaborating entity "ccd_drive" for hierarchy "ccd_drive:U6" File: G:/intelFPGA/correlation_signal/correlation_signal.v Line: 135
Info (12128): Elaborating entity "contin_mode_openclose" for hierarchy "contin_mode_openclose:U7" File: G:/intelFPGA/correlation_signal/correlation_signal.v Line: 147
Info (12128): Elaborating entity "channel_polling" for hierarchy "channel_polling:U8" File: G:/intelFPGA/correlation_signal/correlation_signal.v Line: 164
Info (12128): Elaborating entity "data_deal" for hierarchy "data_deal:U9" File: G:/intelFPGA/correlation_signal/correlation_signal.v Line: 179
Info (12128): Elaborating entity "arm_read_pingpang_ram" for hierarchy "arm_read_pingpang_ram:U10" File: G:/intelFPGA/correlation_signal/correlation_signal.v Line: 196
Warning (10230): Verilog HDL assignment warning at arm_read_pingpang_ram.v(242): truncated value with size 32 to match size of target (1) File: G:/intelFPGA/correlation_signal/arm_read_pingpang_ram.v Line: 242
Info (12128): Elaborating entity "ram1" for hierarchy "arm_read_pingpang_ram:U10|ram1:ram1" File: G:/intelFPGA/correlation_signal/arm_read_pingpang_ram.v Line: 147
Info (12128): Elaborating entity "altsyncram" for hierarchy "arm_read_pingpang_ram:U10|ram1:ram1|altsyncram:altsyncram_component" File: G:/intelFPGA/correlation_signal/ram1.v Line: 93
Info (12130): Elaborated megafunction instantiation "arm_read_pingpang_ram:U10|ram1:ram1|altsyncram:altsyncram_component" File: G:/intelFPGA/correlation_signal/ram1.v Line: 93
Info (12133): Instantiated megafunction "arm_read_pingpang_ram:U10|ram1:ram1|altsyncram:altsyncram_component" with the following parameter: File: G:/intelFPGA/correlation_signal/ram1.v Line: 93
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "512"
    Info (12134): Parameter "numwords_b" = "512"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK1"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "widthad_a" = "9"
    Info (12134): Parameter "widthad_b" = "9"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_1fm1.tdf
    Info (12023): Found entity 1: altsyncram_1fm1 File: G:/intelFPGA/correlation_signal/db/altsyncram_1fm1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_1fm1" for hierarchy "arm_read_pingpang_ram:U10|ram1:ram1|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated" File: c:/intelfpga/18.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "ram2" for hierarchy "arm_read_pingpang_ram:U10|ram2:ram2" File: G:/intelFPGA/correlation_signal/arm_read_pingpang_ram.v Line: 160
Info (12128): Elaborating entity "output_select" for hierarchy "output_select:U11" File: G:/intelFPGA/correlation_signal/correlation_signal.v Line: 206
Info (10264): Verilog HDL Case Statement information at output_select.v(15): all case item expressions in this case statement are onehot File: G:/intelFPGA/correlation_signal/output_select.v Line: 15
Info (278001): Inferred 1 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "data_collection:U4|single_channel:signal_ch1|AD_ctrl:u2|volt_cal:u2|Mult0" File: G:/intelFPGA/correlation_signal/RTL/volt_cal.v Line: 40
Info (12130): Elaborated megafunction instantiation "data_collection:U4|single_channel:signal_ch1|AD_ctrl:u2|volt_cal:u2|lpm_mult:Mult0" File: G:/intelFPGA/correlation_signal/RTL/volt_cal.v Line: 40
Info (12133): Instantiated megafunction "data_collection:U4|single_channel:signal_ch1|AD_ctrl:u2|volt_cal:u2|lpm_mult:Mult0" with the following parameter: File: G:/intelFPGA/correlation_signal/RTL/volt_cal.v Line: 40
    Info (12134): Parameter "LPM_WIDTHA" = "13"
    Info (12134): Parameter "LPM_WIDTHB" = "13"
    Info (12134): Parameter "LPM_WIDTHP" = "26"
    Info (12134): Parameter "LPM_WIDTHR" = "26"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12131): Elaborated megafunction instantiation "data_collection:U4|single_channel:signal_ch1|AD_ctrl:u2|volt_cal:u2|lpm_mult:Mult0|multcore:mult_core", which is child of megafunction instantiation "data_collection:U4|single_channel:signal_ch1|AD_ctrl:u2|volt_cal:u2|lpm_mult:Mult0" File: c:/intelfpga/18.0/quartus/libraries/megafunctions/lpm_mult.tdf Line: 308
Info (12131): Elaborated megafunction instantiation "data_collection:U4|single_channel:signal_ch1|AD_ctrl:u2|volt_cal:u2|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "data_collection:U4|single_channel:signal_ch1|AD_ctrl:u2|volt_cal:u2|lpm_mult:Mult0" File: c:/intelfpga/18.0/quartus/libraries/megafunctions/multcore.tdf Line: 228
Info (12131): Elaborated megafunction instantiation "data_collection:U4|single_channel:signal_ch1|AD_ctrl:u2|volt_cal:u2|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]", which is child of megafunction instantiation "data_collection:U4|single_channel:signal_ch1|AD_ctrl:u2|volt_cal:u2|lpm_mult:Mult0" File: c:/intelfpga/18.0/quartus/libraries/megafunctions/mpar_add.tdf Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_qgh.tdf
    Info (12023): Found entity 1: add_sub_qgh File: G:/intelFPGA/correlation_signal/db/add_sub_qgh.tdf Line: 22
Info (12131): Elaborated megafunction instantiation "data_collection:U4|single_channel:signal_ch1|AD_ctrl:u2|volt_cal:u2|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add", which is child of megafunction instantiation "data_collection:U4|single_channel:signal_ch1|AD_ctrl:u2|volt_cal:u2|lpm_mult:Mult0" File: c:/intelfpga/18.0/quartus/libraries/megafunctions/mpar_add.tdf Line: 138
Info (12131): Elaborated megafunction instantiation "data_collection:U4|single_channel:signal_ch1|AD_ctrl:u2|volt_cal:u2|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]", which is child of megafunction instantiation "data_collection:U4|single_channel:signal_ch1|AD_ctrl:u2|volt_cal:u2|lpm_mult:Mult0" File: c:/intelfpga/18.0/quartus/libraries/megafunctions/mpar_add.tdf Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_lgh.tdf
    Info (12023): Found entity 1: add_sub_lgh File: G:/intelFPGA/correlation_signal/db/add_sub_lgh.tdf Line: 22
Info (12131): Elaborated megafunction instantiation "data_collection:U4|single_channel:signal_ch1|AD_ctrl:u2|volt_cal:u2|lpm_mult:Mult0|altshift:external_latency_ffs", which is child of megafunction instantiation "data_collection:U4|single_channel:signal_ch1|AD_ctrl:u2|volt_cal:u2|lpm_mult:Mult0" File: c:/intelfpga/18.0/quartus/libraries/megafunctions/lpm_mult.tdf Line: 351
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high File: G:/intelFPGA/correlation_signal/RTL/arm_write_ram.v Line: 22
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286030): Timing-Driven Synthesis is running
Info (17049): 9 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (15899): PLL "system_ctrl_pll:U1|PLL:u_sys_pll|altpll:altpll_component|PLL_altpll:auto_generated|pll1" has parameters clk3_multiply_by and clk3_divide_by specified but port CLK[3] is not connected File: G:/intelFPGA/correlation_signal/db/pll_altpll.v Line: 50
Warning (21074): Design contains 19 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "fsmc_addr[9]" File: G:/intelFPGA/correlation_signal/correlation_signal.v Line: 18
    Warning (15610): No output dependent on input pin "fsmc_addr[10]" File: G:/intelFPGA/correlation_signal/correlation_signal.v Line: 18
    Warning (15610): No output dependent on input pin "fsmc_addr[11]" File: G:/intelFPGA/correlation_signal/correlation_signal.v Line: 18
    Warning (15610): No output dependent on input pin "fsmc_addr[12]" File: G:/intelFPGA/correlation_signal/correlation_signal.v Line: 18
    Warning (15610): No output dependent on input pin "fsmc_addr[13]" File: G:/intelFPGA/correlation_signal/correlation_signal.v Line: 18
    Warning (15610): No output dependent on input pin "fsmc_addr[14]" File: G:/intelFPGA/correlation_signal/correlation_signal.v Line: 18
    Warning (15610): No output dependent on input pin "fsmc_addr[15]" File: G:/intelFPGA/correlation_signal/correlation_signal.v Line: 18
    Warning (15610): No output dependent on input pin "fsmc_addr[16]" File: G:/intelFPGA/correlation_signal/correlation_signal.v Line: 18
    Warning (15610): No output dependent on input pin "fsmc_addr[17]" File: G:/intelFPGA/correlation_signal/correlation_signal.v Line: 18
    Warning (15610): No output dependent on input pin "fsmc_addr[18]" File: G:/intelFPGA/correlation_signal/correlation_signal.v Line: 18
    Warning (15610): No output dependent on input pin "fsmc_addr[19]" File: G:/intelFPGA/correlation_signal/correlation_signal.v Line: 18
    Warning (15610): No output dependent on input pin "fsmc_addr[20]" File: G:/intelFPGA/correlation_signal/correlation_signal.v Line: 18
    Warning (15610): No output dependent on input pin "fsmc_addr[21]" File: G:/intelFPGA/correlation_signal/correlation_signal.v Line: 18
    Warning (15610): No output dependent on input pin "fsmc_addr[22]" File: G:/intelFPGA/correlation_signal/correlation_signal.v Line: 18
    Warning (15610): No output dependent on input pin "fsmc_addr[23]" File: G:/intelFPGA/correlation_signal/correlation_signal.v Line: 18
    Warning (15610): No output dependent on input pin "fsmc_addr[24]" File: G:/intelFPGA/correlation_signal/correlation_signal.v Line: 18
    Warning (15610): No output dependent on input pin "fsmc_addr[25]" File: G:/intelFPGA/correlation_signal/correlation_signal.v Line: 18
    Warning (15610): No output dependent on input pin "fsmc_clk" File: G:/intelFPGA/correlation_signal/correlation_signal.v Line: 19
    Warning (15610): No output dependent on input pin "fsmc_nadv" File: G:/intelFPGA/correlation_signal/correlation_signal.v Line: 20
Info (21057): Implemented 1591 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 47 input pins
    Info (21059): Implemented 9 output pins
    Info (21060): Implemented 16 bidirectional pins
    Info (21061): Implemented 1422 logic cells
    Info (21064): Implemented 96 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 29 warnings
    Info: Peak virtual memory: 4817 megabytes
    Info: Processing ended: Tue Oct 08 15:43:37 2019
    Info: Elapsed time: 00:00:49
    Info: Total CPU time (on all processors): 00:01:14


