\hypertarget{struct_f_m_c___n_a_n_d___init_type_def}{}\section{F\+M\+C\+\_\+\+N\+A\+N\+D\+\_\+\+Init\+Type\+Def Struct Reference}
\label{struct_f_m_c___n_a_n_d___init_type_def}\index{F\+M\+C\+\_\+\+N\+A\+N\+D\+\_\+\+Init\+Type\+Def@{F\+M\+C\+\_\+\+N\+A\+N\+D\+\_\+\+Init\+Type\+Def}}


F\+MC N\+A\+ND Configuration Structure definition.  




{\ttfamily \#include $<$stm32f4xx\+\_\+ll\+\_\+fmc.\+h$>$}

\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t \hyperlink{struct_f_m_c___n_a_n_d___init_type_def_ade342163a8ca0ad3651cc870b3368d6c}{Nand\+Bank}
\item 
uint32\+\_\+t \hyperlink{struct_f_m_c___n_a_n_d___init_type_def_af32f615ad4a0715b2eb29376480f06e6}{Waitfeature}
\item 
uint32\+\_\+t \hyperlink{struct_f_m_c___n_a_n_d___init_type_def_afba56d09ca367a400126147a86ccda2e}{Memory\+Data\+Width}
\item 
uint32\+\_\+t \hyperlink{struct_f_m_c___n_a_n_d___init_type_def_ad335b69985dfaba63645e4eedb12dceb}{Ecc\+Computation}
\item 
uint32\+\_\+t \hyperlink{struct_f_m_c___n_a_n_d___init_type_def_ad1f82ad7a61b76489541c17868e7544b}{E\+C\+C\+Page\+Size}
\item 
uint32\+\_\+t \hyperlink{struct_f_m_c___n_a_n_d___init_type_def_a92b101e748404ea12ea1f83456108129}{T\+C\+L\+R\+Setup\+Time}
\item 
uint32\+\_\+t \hyperlink{struct_f_m_c___n_a_n_d___init_type_def_a9bc5349964a50606c1ce4da4931b21d7}{T\+A\+R\+Setup\+Time}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
F\+MC N\+A\+ND Configuration Structure definition. 

\subsection{Member Data Documentation}
\index{F\+M\+C\+\_\+\+N\+A\+N\+D\+\_\+\+Init\+Type\+Def@{F\+M\+C\+\_\+\+N\+A\+N\+D\+\_\+\+Init\+Type\+Def}!Ecc\+Computation@{Ecc\+Computation}}
\index{Ecc\+Computation@{Ecc\+Computation}!F\+M\+C\+\_\+\+N\+A\+N\+D\+\_\+\+Init\+Type\+Def@{F\+M\+C\+\_\+\+N\+A\+N\+D\+\_\+\+Init\+Type\+Def}}
\subsubsection[{\texorpdfstring{Ecc\+Computation}{EccComputation}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t F\+M\+C\+\_\+\+N\+A\+N\+D\+\_\+\+Init\+Type\+Def\+::\+Ecc\+Computation}\hypertarget{struct_f_m_c___n_a_n_d___init_type_def_ad335b69985dfaba63645e4eedb12dceb}{}\label{struct_f_m_c___n_a_n_d___init_type_def_ad335b69985dfaba63645e4eedb12dceb}
Enables or disables the E\+CC computation. This parameter can be any value of \hyperlink{group___f_m_c___e_c_c}{F\+MC E\+CC} \index{F\+M\+C\+\_\+\+N\+A\+N\+D\+\_\+\+Init\+Type\+Def@{F\+M\+C\+\_\+\+N\+A\+N\+D\+\_\+\+Init\+Type\+Def}!E\+C\+C\+Page\+Size@{E\+C\+C\+Page\+Size}}
\index{E\+C\+C\+Page\+Size@{E\+C\+C\+Page\+Size}!F\+M\+C\+\_\+\+N\+A\+N\+D\+\_\+\+Init\+Type\+Def@{F\+M\+C\+\_\+\+N\+A\+N\+D\+\_\+\+Init\+Type\+Def}}
\subsubsection[{\texorpdfstring{E\+C\+C\+Page\+Size}{ECCPageSize}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t F\+M\+C\+\_\+\+N\+A\+N\+D\+\_\+\+Init\+Type\+Def\+::\+E\+C\+C\+Page\+Size}\hypertarget{struct_f_m_c___n_a_n_d___init_type_def_ad1f82ad7a61b76489541c17868e7544b}{}\label{struct_f_m_c___n_a_n_d___init_type_def_ad1f82ad7a61b76489541c17868e7544b}
Defines the page size for the extended E\+CC. This parameter can be any value of \hyperlink{group___f_m_c___e_c_c___page___size}{F\+MC E\+CC Page Size} \index{F\+M\+C\+\_\+\+N\+A\+N\+D\+\_\+\+Init\+Type\+Def@{F\+M\+C\+\_\+\+N\+A\+N\+D\+\_\+\+Init\+Type\+Def}!Memory\+Data\+Width@{Memory\+Data\+Width}}
\index{Memory\+Data\+Width@{Memory\+Data\+Width}!F\+M\+C\+\_\+\+N\+A\+N\+D\+\_\+\+Init\+Type\+Def@{F\+M\+C\+\_\+\+N\+A\+N\+D\+\_\+\+Init\+Type\+Def}}
\subsubsection[{\texorpdfstring{Memory\+Data\+Width}{MemoryDataWidth}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t F\+M\+C\+\_\+\+N\+A\+N\+D\+\_\+\+Init\+Type\+Def\+::\+Memory\+Data\+Width}\hypertarget{struct_f_m_c___n_a_n_d___init_type_def_afba56d09ca367a400126147a86ccda2e}{}\label{struct_f_m_c___n_a_n_d___init_type_def_afba56d09ca367a400126147a86ccda2e}
Specifies the external memory device width. This parameter can be any value of \hyperlink{group___f_m_c___n_a_n_d___data___width}{F\+MC N\+A\+ND Data Width} \index{F\+M\+C\+\_\+\+N\+A\+N\+D\+\_\+\+Init\+Type\+Def@{F\+M\+C\+\_\+\+N\+A\+N\+D\+\_\+\+Init\+Type\+Def}!Nand\+Bank@{Nand\+Bank}}
\index{Nand\+Bank@{Nand\+Bank}!F\+M\+C\+\_\+\+N\+A\+N\+D\+\_\+\+Init\+Type\+Def@{F\+M\+C\+\_\+\+N\+A\+N\+D\+\_\+\+Init\+Type\+Def}}
\subsubsection[{\texorpdfstring{Nand\+Bank}{NandBank}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t F\+M\+C\+\_\+\+N\+A\+N\+D\+\_\+\+Init\+Type\+Def\+::\+Nand\+Bank}\hypertarget{struct_f_m_c___n_a_n_d___init_type_def_ade342163a8ca0ad3651cc870b3368d6c}{}\label{struct_f_m_c___n_a_n_d___init_type_def_ade342163a8ca0ad3651cc870b3368d6c}
Specifies the N\+A\+ND memory device that will be used. This parameter can be a value of \hyperlink{group___f_m_c___n_a_n_d___bank}{F\+MC N\+A\+ND Bank} \index{F\+M\+C\+\_\+\+N\+A\+N\+D\+\_\+\+Init\+Type\+Def@{F\+M\+C\+\_\+\+N\+A\+N\+D\+\_\+\+Init\+Type\+Def}!T\+A\+R\+Setup\+Time@{T\+A\+R\+Setup\+Time}}
\index{T\+A\+R\+Setup\+Time@{T\+A\+R\+Setup\+Time}!F\+M\+C\+\_\+\+N\+A\+N\+D\+\_\+\+Init\+Type\+Def@{F\+M\+C\+\_\+\+N\+A\+N\+D\+\_\+\+Init\+Type\+Def}}
\subsubsection[{\texorpdfstring{T\+A\+R\+Setup\+Time}{TARSetupTime}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t F\+M\+C\+\_\+\+N\+A\+N\+D\+\_\+\+Init\+Type\+Def\+::\+T\+A\+R\+Setup\+Time}\hypertarget{struct_f_m_c___n_a_n_d___init_type_def_a9bc5349964a50606c1ce4da4931b21d7}{}\label{struct_f_m_c___n_a_n_d___init_type_def_a9bc5349964a50606c1ce4da4931b21d7}
Defines the number of H\+C\+LK cycles to configure the delay between A\+LE low and RE low. This parameter can be a number between Min\+\_\+\+Data = 0 and Max\+\_\+\+Data = 255 \index{F\+M\+C\+\_\+\+N\+A\+N\+D\+\_\+\+Init\+Type\+Def@{F\+M\+C\+\_\+\+N\+A\+N\+D\+\_\+\+Init\+Type\+Def}!T\+C\+L\+R\+Setup\+Time@{T\+C\+L\+R\+Setup\+Time}}
\index{T\+C\+L\+R\+Setup\+Time@{T\+C\+L\+R\+Setup\+Time}!F\+M\+C\+\_\+\+N\+A\+N\+D\+\_\+\+Init\+Type\+Def@{F\+M\+C\+\_\+\+N\+A\+N\+D\+\_\+\+Init\+Type\+Def}}
\subsubsection[{\texorpdfstring{T\+C\+L\+R\+Setup\+Time}{TCLRSetupTime}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t F\+M\+C\+\_\+\+N\+A\+N\+D\+\_\+\+Init\+Type\+Def\+::\+T\+C\+L\+R\+Setup\+Time}\hypertarget{struct_f_m_c___n_a_n_d___init_type_def_a92b101e748404ea12ea1f83456108129}{}\label{struct_f_m_c___n_a_n_d___init_type_def_a92b101e748404ea12ea1f83456108129}
Defines the number of H\+C\+LK cycles to configure the delay between C\+LE low and RE low. This parameter can be a value between Min\+\_\+\+Data = 0 and Max\+\_\+\+Data = 255 \index{F\+M\+C\+\_\+\+N\+A\+N\+D\+\_\+\+Init\+Type\+Def@{F\+M\+C\+\_\+\+N\+A\+N\+D\+\_\+\+Init\+Type\+Def}!Waitfeature@{Waitfeature}}
\index{Waitfeature@{Waitfeature}!F\+M\+C\+\_\+\+N\+A\+N\+D\+\_\+\+Init\+Type\+Def@{F\+M\+C\+\_\+\+N\+A\+N\+D\+\_\+\+Init\+Type\+Def}}
\subsubsection[{\texorpdfstring{Waitfeature}{Waitfeature}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t F\+M\+C\+\_\+\+N\+A\+N\+D\+\_\+\+Init\+Type\+Def\+::\+Waitfeature}\hypertarget{struct_f_m_c___n_a_n_d___init_type_def_af32f615ad4a0715b2eb29376480f06e6}{}\label{struct_f_m_c___n_a_n_d___init_type_def_af32f615ad4a0715b2eb29376480f06e6}
Enables or disables the Wait feature for the N\+A\+ND Memory device. This parameter can be any value of \hyperlink{group___f_m_c___wait__feature}{F\+MC Wait feature} 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
Dynamixel-\/\+M\+X106/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+N\+U\+C\+L\+E\+O\+\_\+\+F446\+R\+E/\hyperlink{stm32f4xx__ll__fmc_8h}{stm32f4xx\+\_\+ll\+\_\+fmc.\+h}\end{DoxyCompactItemize}
