
==========================================================================
detailed place report_tns
--------------------------------------------------------------------------
tns -202.26

==========================================================================
detailed place report_wns
--------------------------------------------------------------------------
wns -0.34

==========================================================================
detailed place report_worst_slack
--------------------------------------------------------------------------
worst slack -0.34

==========================================================================
detailed place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[695]$_DFFE_PN0P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.44    0.44 ^ input external delay
  1658 3487.52    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  0.93    0.76    1.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[695]$_DFFE_PN0P_/RN (DFFR_X1)
                                  1.20   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ gen_regfile_ff.register_file_i.rf_reg_q[695]$_DFFE_PN0P_/CK (DFFR_X1)
                          1.35    1.35   library removal time
                                  1.35   data required time
-----------------------------------------------------------------------------
                                  1.35   data required time
                                 -1.20   data arrival time
-----------------------------------------------------------------------------
                                 -0.14   slack (VIOLATED)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _29919_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                  0.00    0.00    1.10 v core_clock_gate_i.en_latch$_DLATCH_N_/GN (DLL_X1)
     1    1.19    0.01    0.05    1.15 ^ core_clock_gate_i.en_latch$_DLATCH_N_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.15 ^ _29919_/A2 (AND2_X1)
                                  1.15   data arrival time

                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                          0.00    1.10   clock reconvergence pessimism
                                  1.10 v _29919_/A1 (AND2_X1)
                          0.00    1.10   clock gating hold time
                                  1.10   data required time
-----------------------------------------------------------------------------
                                  1.10   data required time
                                 -1.15   data arrival time
-----------------------------------------------------------------------------
                                  0.05   slack (MET)


Startpoint: load_store_unit_i.data_we_q$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: id_stage_i.controller_i.store_err_q$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ load_store_unit_i.data_we_q$_DFFE_PN0P_/CK (DFFR_X1)
     2    2.98    0.01    0.07    0.07 ^ load_store_unit_i.data_we_q$_DFFE_PN0P_/QN (DFFR_X1)
                                         _01159_ (net)
                  0.01    0.00    0.07 ^ _20134_/A1 (NOR3_X1)
     2    4.94    0.01    0.01    0.08 v _20134_/ZN (NOR3_X1)
                                         id_stage_i.controller_i.store_err_d (net)
                  0.01    0.00    0.08 v id_stage_i.controller_i.store_err_q$_DFF_PN0_/D (DFFR_X1)
                                  0.08   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ id_stage_i.controller_i.store_err_q$_DFF_PN0_/CK (DFFR_X1)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.08   data arrival time
-----------------------------------------------------------------------------
                                  0.08   slack (MET)



==========================================================================
detailed place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[695]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.44    0.44 ^ input external delay
  1658 3487.52    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  0.93    0.76    1.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[695]$_DFFE_PN0P_/RN (DFFR_X1)
                                  1.20   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[695]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.16    2.04   library recovery time
                                  2.04   data required time
-----------------------------------------------------------------------------
                                  2.04   data required time
                                 -1.20   data arrival time
-----------------------------------------------------------------------------
                                  0.84   slack (MET)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _29919_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                  0.00    0.00    1.10 v core_clock_gate_i.en_latch$_DLATCH_N_/GN (DLL_X1)
     1    1.10    0.01    0.07    1.17 v core_clock_gate_i.en_latch$_DLATCH_N_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.17 v _29919_/A2 (AND2_X1)
                                  1.17   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ _29919_/A1 (AND2_X1)
                          0.00    2.20   clock gating setup time
                                  2.20   data required time
-----------------------------------------------------------------------------
                                  2.20   data required time
                                 -1.17   data arrival time
-----------------------------------------------------------------------------
                                  1.03   slack (MET)


Startpoint: if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[29]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/CK (DFF_X1)
     1    3.43    0.01    0.09    0.09 ^ if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/Q (DFF_X1)
                                         gen_regfile_ff.register_file_i.raddr_b_i[1] (net)
                  0.01    0.00    0.09 ^ _16515_/A (BUF_X4)
     4   19.40    0.01    0.03    0.12 ^ _16515_/Z (BUF_X4)
                                         _10699_ (net)
                  0.01    0.00    0.12 ^ _16516_/A (BUF_X16)
    10   40.76    0.01    0.02    0.14 ^ _16516_/Z (BUF_X16)
                                         _10700_ (net)
                  0.01    0.00    0.15 ^ _16517_/A (BUF_X16)
    10   57.21    0.01    0.03    0.17 ^ _16517_/Z (BUF_X16)
                                         _10701_ (net)
                  0.01    0.00    0.17 ^ _16518_/A (BUF_X32)
    10   44.09    0.01    0.02    0.19 ^ _16518_/Z (BUF_X32)
                                         _10702_ (net)
                  0.01    0.01    0.20 ^ _16519_/A (BUF_X16)
    10   36.58    0.01    0.02    0.22 ^ _16519_/Z (BUF_X16)
                                         _10703_ (net)
                  0.01    0.00    0.23 ^ _16520_/A (BUF_X8)
    10   27.98    0.01    0.03    0.25 ^ _16520_/Z (BUF_X8)
                                         _10704_ (net)
                  0.01    0.00    0.25 ^ _16566_/A (BUF_X4)
    19   48.47    0.03    0.04    0.30 ^ _16566_/Z (BUF_X4)
                                         _10750_ (net)
                  0.03    0.01    0.31 ^ _18246_/A (BUF_X1)
    10   27.52    0.06    0.09    0.40 ^ _18246_/Z (BUF_X1)
                                         _12363_ (net)
                  0.06    0.00    0.40 ^ _18247_/A (BUF_X1)
    10   30.28    0.07    0.10    0.50 ^ _18247_/Z (BUF_X1)
                                         _12364_ (net)
                  0.07    0.00    0.50 ^ _18354_/S (MUX2_X1)
     1    1.19    0.01    0.06    0.56 v _18354_/Z (MUX2_X1)
                                         _12469_ (net)
                  0.01    0.00    0.56 v _18355_/B (MUX2_X1)
     1    1.73    0.01    0.06    0.62 v _18355_/Z (MUX2_X1)
                                         _12470_ (net)
                  0.01    0.00    0.62 v _18356_/B (MUX2_X1)
     1    1.42    0.01    0.06    0.68 v _18356_/Z (MUX2_X1)
                                         _12471_ (net)
                  0.01    0.00    0.68 v _18357_/B (MUX2_X1)
     1    2.88    0.01    0.06    0.74 v _18357_/Z (MUX2_X1)
                                         _12472_ (net)
                  0.01    0.00    0.74 v _18358_/B1 (AOI21_X1)
     8   29.66    0.14    0.16    0.90 ^ _18358_/ZN (AOI21_X1)
                                         _12473_ (net)
                  0.14    0.01    0.92 ^ _20581_/A1 (AND2_X1)
     1    1.66    0.01    0.05    0.97 ^ _20581_/ZN (AND2_X1)
                                         _03899_ (net)
                  0.01    0.00    0.97 ^ _20582_/A (AOI21_X1)
     2    5.04    0.03    0.02    0.99 v _20582_/ZN (AOI21_X1)
                                         _03900_ (net)
                  0.03    0.00    0.99 v _20583_/A (BUF_X1)
    10   21.11    0.02    0.06    1.05 v _20583_/Z (BUF_X1)
                                         _03901_ (net)
                  0.02    0.00    1.05 v _20659_/A2 (NOR2_X1)
     1    2.91    0.02    0.04    1.09 ^ _20659_/ZN (NOR2_X1)
                                         _15015_ (net)
                  0.02    0.00    1.09 ^ _30198_/CI (FA_X1)
     1    1.70    0.01    0.09    1.18 v _30198_/S (FA_X1)
                                         _15017_ (net)
                  0.01    0.00    1.18 v _21174_/A (INV_X1)
     1    3.04    0.01    0.02    1.20 ^ _21174_/ZN (INV_X1)
                                         _15018_ (net)
                  0.01    0.00    1.20 ^ _30199_/CI (FA_X1)
     1    3.80    0.02    0.09    1.30 v _30199_/S (FA_X1)
                                         _15020_ (net)
                  0.02    0.00    1.30 v _30202_/B (FA_X1)
     1    3.96    0.02    0.13    1.42 ^ _30202_/S (FA_X1)
                                         _15031_ (net)
                  0.02    0.00    1.42 ^ _30207_/A (FA_X1)
     1    4.27    0.02    0.09    1.52 v _30207_/S (FA_X1)
                                         _15049_ (net)
                  0.02    0.00    1.52 v _30211_/A (FA_X1)
     1    3.99    0.02    0.12    1.64 ^ _30211_/S (FA_X1)
                                         _15064_ (net)
                  0.02    0.00    1.64 ^ _30212_/A (FA_X1)
     1    1.90    0.02    0.09    1.73 v _30212_/S (FA_X1)
                                         _15067_ (net)
                  0.02    0.00    1.73 v _21502_/A (INV_X1)
     1    3.47    0.01    0.02    1.75 ^ _21502_/ZN (INV_X1)
                                         _16138_ (net)
                  0.01    0.00    1.75 ^ _30538_/A (HA_X1)
     1    1.18    0.02    0.04    1.79 ^ _30538_/S (HA_X1)
                                         _16141_ (net)
                  0.02    0.00    1.79 ^ _23588_/A (BUF_X1)
     5    8.57    0.02    0.04    1.83 ^ _23588_/Z (BUF_X1)
                                         _06098_ (net)
                  0.02    0.00    1.83 ^ _23632_/A2 (NAND3_X1)
     1    1.91    0.02    0.02    1.86 v _23632_/ZN (NAND3_X1)
                                         _06140_ (net)
                  0.02    0.00    1.86 v _23633_/A3 (NOR3_X1)
     2    4.88    0.05    0.08    1.93 ^ _23633_/ZN (NOR3_X1)
                                         _06141_ (net)
                  0.05    0.00    1.93 ^ _23682_/A2 (NOR2_X1)
     1    3.37    0.01    0.02    1.95 v _23682_/ZN (NOR2_X1)
                                         _06188_ (net)
                  0.01    0.00    1.95 v _23683_/B2 (AOI21_X2)
     5   12.81    0.04    0.06    2.01 ^ _23683_/ZN (AOI21_X2)
                                         _06189_ (net)
                  0.04    0.00    2.01 ^ _23908_/A3 (AND4_X1)
     2    3.68    0.02    0.07    2.08 ^ _23908_/ZN (AND4_X1)
                                         _06405_ (net)
                  0.02    0.00    2.08 ^ _23912_/A2 (NOR3_X1)
     1    2.63    0.01    0.01    2.10 v _23912_/ZN (NOR3_X1)
                                         _06409_ (net)
                  0.01    0.00    2.10 v _23913_/B (XOR2_X1)
     1    5.34    0.04    0.05    2.15 ^ _23913_/Z (XOR2_X1)
                                         _06410_ (net)
                  0.04    0.00    2.15 ^ _23914_/B (MUX2_X1)
     2    5.75    0.02    0.05    2.20 ^ _23914_/Z (MUX2_X1)
                                         _06411_ (net)
                  0.02    0.00    2.20 ^ _23915_/A2 (NAND2_X1)
     1    6.20    0.02    0.03    2.23 v _23915_/ZN (NAND2_X1)
                                         _06412_ (net)
                  0.02    0.00    2.23 v _23924_/B2 (AOI221_X1)
     1    3.77    0.06    0.10    2.33 ^ _23924_/ZN (AOI221_X1)
                                         _06421_ (net)
                  0.06    0.00    2.33 ^ _23925_/B1 (AOI21_X1)
     4   12.82    0.03    0.05    2.38 v _23925_/ZN (AOI21_X1)
                                         _06422_ (net)
                  0.03    0.00    2.38 v _23926_/A (BUF_X1)
    10   14.50    0.02    0.06    2.44 v _23926_/Z (BUF_X1)
                                         _06423_ (net)
                  0.02    0.00    2.44 v _24431_/B (MUX2_X1)
     1    1.43    0.01    0.06    2.50 v _24431_/Z (MUX2_X1)
                                         _01501_ (net)
                  0.01    0.00    2.50 v gen_regfile_ff.register_file_i.rf_reg_q[29]$_DFFE_PN0P_/D (DFFR_X1)
                                  2.50   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[29]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.04    2.16   library setup time
                                  2.16   data required time
-----------------------------------------------------------------------------
                                  2.16   data required time
                                 -2.50   data arrival time
-----------------------------------------------------------------------------
                                 -0.34   slack (VIOLATED)



==========================================================================
detailed place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[695]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.44    0.44 ^ input external delay
  1658 3487.52    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  0.93    0.76    1.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[695]$_DFFE_PN0P_/RN (DFFR_X1)
                                  1.20   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[695]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.16    2.04   library recovery time
                                  2.04   data required time
-----------------------------------------------------------------------------
                                  2.04   data required time
                                 -1.20   data arrival time
-----------------------------------------------------------------------------
                                  0.84   slack (MET)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _29919_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                  0.00    0.00    1.10 v core_clock_gate_i.en_latch$_DLATCH_N_/GN (DLL_X1)
     1    1.10    0.01    0.07    1.17 v core_clock_gate_i.en_latch$_DLATCH_N_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.17 v _29919_/A2 (AND2_X1)
                                  1.17   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ _29919_/A1 (AND2_X1)
                          0.00    2.20   clock gating setup time
                                  2.20   data required time
-----------------------------------------------------------------------------
                                  2.20   data required time
                                 -1.17   data arrival time
-----------------------------------------------------------------------------
                                  1.03   slack (MET)


Startpoint: if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[29]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/CK (DFF_X1)
     1    3.43    0.01    0.09    0.09 ^ if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/Q (DFF_X1)
                                         gen_regfile_ff.register_file_i.raddr_b_i[1] (net)
                  0.01    0.00    0.09 ^ _16515_/A (BUF_X4)
     4   19.40    0.01    0.03    0.12 ^ _16515_/Z (BUF_X4)
                                         _10699_ (net)
                  0.01    0.00    0.12 ^ _16516_/A (BUF_X16)
    10   40.76    0.01    0.02    0.14 ^ _16516_/Z (BUF_X16)
                                         _10700_ (net)
                  0.01    0.00    0.15 ^ _16517_/A (BUF_X16)
    10   57.21    0.01    0.03    0.17 ^ _16517_/Z (BUF_X16)
                                         _10701_ (net)
                  0.01    0.00    0.17 ^ _16518_/A (BUF_X32)
    10   44.09    0.01    0.02    0.19 ^ _16518_/Z (BUF_X32)
                                         _10702_ (net)
                  0.01    0.01    0.20 ^ _16519_/A (BUF_X16)
    10   36.58    0.01    0.02    0.22 ^ _16519_/Z (BUF_X16)
                                         _10703_ (net)
                  0.01    0.00    0.23 ^ _16520_/A (BUF_X8)
    10   27.98    0.01    0.03    0.25 ^ _16520_/Z (BUF_X8)
                                         _10704_ (net)
                  0.01    0.00    0.25 ^ _16566_/A (BUF_X4)
    19   48.47    0.03    0.04    0.30 ^ _16566_/Z (BUF_X4)
                                         _10750_ (net)
                  0.03    0.01    0.31 ^ _18246_/A (BUF_X1)
    10   27.52    0.06    0.09    0.40 ^ _18246_/Z (BUF_X1)
                                         _12363_ (net)
                  0.06    0.00    0.40 ^ _18247_/A (BUF_X1)
    10   30.28    0.07    0.10    0.50 ^ _18247_/Z (BUF_X1)
                                         _12364_ (net)
                  0.07    0.00    0.50 ^ _18354_/S (MUX2_X1)
     1    1.19    0.01    0.06    0.56 v _18354_/Z (MUX2_X1)
                                         _12469_ (net)
                  0.01    0.00    0.56 v _18355_/B (MUX2_X1)
     1    1.73    0.01    0.06    0.62 v _18355_/Z (MUX2_X1)
                                         _12470_ (net)
                  0.01    0.00    0.62 v _18356_/B (MUX2_X1)
     1    1.42    0.01    0.06    0.68 v _18356_/Z (MUX2_X1)
                                         _12471_ (net)
                  0.01    0.00    0.68 v _18357_/B (MUX2_X1)
     1    2.88    0.01    0.06    0.74 v _18357_/Z (MUX2_X1)
                                         _12472_ (net)
                  0.01    0.00    0.74 v _18358_/B1 (AOI21_X1)
     8   29.66    0.14    0.16    0.90 ^ _18358_/ZN (AOI21_X1)
                                         _12473_ (net)
                  0.14    0.01    0.92 ^ _20581_/A1 (AND2_X1)
     1    1.66    0.01    0.05    0.97 ^ _20581_/ZN (AND2_X1)
                                         _03899_ (net)
                  0.01    0.00    0.97 ^ _20582_/A (AOI21_X1)
     2    5.04    0.03    0.02    0.99 v _20582_/ZN (AOI21_X1)
                                         _03900_ (net)
                  0.03    0.00    0.99 v _20583_/A (BUF_X1)
    10   21.11    0.02    0.06    1.05 v _20583_/Z (BUF_X1)
                                         _03901_ (net)
                  0.02    0.00    1.05 v _20659_/A2 (NOR2_X1)
     1    2.91    0.02    0.04    1.09 ^ _20659_/ZN (NOR2_X1)
                                         _15015_ (net)
                  0.02    0.00    1.09 ^ _30198_/CI (FA_X1)
     1    1.70    0.01    0.09    1.18 v _30198_/S (FA_X1)
                                         _15017_ (net)
                  0.01    0.00    1.18 v _21174_/A (INV_X1)
     1    3.04    0.01    0.02    1.20 ^ _21174_/ZN (INV_X1)
                                         _15018_ (net)
                  0.01    0.00    1.20 ^ _30199_/CI (FA_X1)
     1    3.80    0.02    0.09    1.30 v _30199_/S (FA_X1)
                                         _15020_ (net)
                  0.02    0.00    1.30 v _30202_/B (FA_X1)
     1    3.96    0.02    0.13    1.42 ^ _30202_/S (FA_X1)
                                         _15031_ (net)
                  0.02    0.00    1.42 ^ _30207_/A (FA_X1)
     1    4.27    0.02    0.09    1.52 v _30207_/S (FA_X1)
                                         _15049_ (net)
                  0.02    0.00    1.52 v _30211_/A (FA_X1)
     1    3.99    0.02    0.12    1.64 ^ _30211_/S (FA_X1)
                                         _15064_ (net)
                  0.02    0.00    1.64 ^ _30212_/A (FA_X1)
     1    1.90    0.02    0.09    1.73 v _30212_/S (FA_X1)
                                         _15067_ (net)
                  0.02    0.00    1.73 v _21502_/A (INV_X1)
     1    3.47    0.01    0.02    1.75 ^ _21502_/ZN (INV_X1)
                                         _16138_ (net)
                  0.01    0.00    1.75 ^ _30538_/A (HA_X1)
     1    1.18    0.02    0.04    1.79 ^ _30538_/S (HA_X1)
                                         _16141_ (net)
                  0.02    0.00    1.79 ^ _23588_/A (BUF_X1)
     5    8.57    0.02    0.04    1.83 ^ _23588_/Z (BUF_X1)
                                         _06098_ (net)
                  0.02    0.00    1.83 ^ _23632_/A2 (NAND3_X1)
     1    1.91    0.02    0.02    1.86 v _23632_/ZN (NAND3_X1)
                                         _06140_ (net)
                  0.02    0.00    1.86 v _23633_/A3 (NOR3_X1)
     2    4.88    0.05    0.08    1.93 ^ _23633_/ZN (NOR3_X1)
                                         _06141_ (net)
                  0.05    0.00    1.93 ^ _23682_/A2 (NOR2_X1)
     1    3.37    0.01    0.02    1.95 v _23682_/ZN (NOR2_X1)
                                         _06188_ (net)
                  0.01    0.00    1.95 v _23683_/B2 (AOI21_X2)
     5   12.81    0.04    0.06    2.01 ^ _23683_/ZN (AOI21_X2)
                                         _06189_ (net)
                  0.04    0.00    2.01 ^ _23908_/A3 (AND4_X1)
     2    3.68    0.02    0.07    2.08 ^ _23908_/ZN (AND4_X1)
                                         _06405_ (net)
                  0.02    0.00    2.08 ^ _23912_/A2 (NOR3_X1)
     1    2.63    0.01    0.01    2.10 v _23912_/ZN (NOR3_X1)
                                         _06409_ (net)
                  0.01    0.00    2.10 v _23913_/B (XOR2_X1)
     1    5.34    0.04    0.05    2.15 ^ _23913_/Z (XOR2_X1)
                                         _06410_ (net)
                  0.04    0.00    2.15 ^ _23914_/B (MUX2_X1)
     2    5.75    0.02    0.05    2.20 ^ _23914_/Z (MUX2_X1)
                                         _06411_ (net)
                  0.02    0.00    2.20 ^ _23915_/A2 (NAND2_X1)
     1    6.20    0.02    0.03    2.23 v _23915_/ZN (NAND2_X1)
                                         _06412_ (net)
                  0.02    0.00    2.23 v _23924_/B2 (AOI221_X1)
     1    3.77    0.06    0.10    2.33 ^ _23924_/ZN (AOI221_X1)
                                         _06421_ (net)
                  0.06    0.00    2.33 ^ _23925_/B1 (AOI21_X1)
     4   12.82    0.03    0.05    2.38 v _23925_/ZN (AOI21_X1)
                                         _06422_ (net)
                  0.03    0.00    2.38 v _23926_/A (BUF_X1)
    10   14.50    0.02    0.06    2.44 v _23926_/Z (BUF_X1)
                                         _06423_ (net)
                  0.02    0.00    2.44 v _24431_/B (MUX2_X1)
     1    1.43    0.01    0.06    2.50 v _24431_/Z (MUX2_X1)
                                         _01501_ (net)
                  0.01    0.00    2.50 v gen_regfile_ff.register_file_i.rf_reg_q[29]$_DFFE_PN0P_/D (DFFR_X1)
                                  2.50   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[29]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.04    2.16   library setup time
                                  2.16   data required time
-----------------------------------------------------------------------------
                                  2.16   data required time
                                 -2.50   data arrival time
-----------------------------------------------------------------------------
                                 -0.34   slack (VIOLATED)



==========================================================================
detailed place report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------
max slew

Pin                                    Limit    Slew   Slack
------------------------------------------------------------
_20440_/ZN                              0.20    0.25   -0.05 (VIOLATED)
_24776_/ZN                              0.20    0.21   -0.01 (VIOLATED)
_22176_/ZN                              0.20    0.21   -0.01 (VIOLATED)

max capacitance

Pin                                    Limit     Cap   Slack
------------------------------------------------------------
_22176_/ZN                             23.23   42.05  -18.82 (VIOLATED)
_27512_/ZN                             23.23   38.93  -15.70 (VIOLATED)
_17048_/Z                              25.33   40.70  -15.37 (VIOLATED)
_19183_/ZN                             26.70   41.63  -14.93 (VIOLATED)
_20440_/ZN                             10.47   24.83  -14.36 (VIOLATED)
_24776_/ZN                             16.02   28.97  -12.95 (VIOLATED)
_18977_/ZN                             26.02   38.58  -12.56 (VIOLATED)
_18417_/ZN                             26.02   38.33  -12.32 (VIOLATED)
_22284_/ZN                             23.23   34.68  -11.44 (VIOLATED)
_22217_/ZN                             23.23   34.66  -11.42 (VIOLATED)
_27504_/ZN                             23.23   34.63  -11.39 (VIOLATED)
_22089_/ZN                             23.23   34.61  -11.37 (VIOLATED)
_22344_/ZN                             23.23   34.49  -11.26 (VIOLATED)
_22133_/ZN                             23.23   34.46  -11.23 (VIOLATED)
_22073_/ZN                             23.23   33.76  -10.53 (VIOLATED)
_19553_/ZN                             26.02   35.99   -9.98 (VIOLATED)
_19370_/ZN                             26.02   35.65   -9.63 (VIOLATED)
_19731_/ZN                             26.02   35.38   -9.36 (VIOLATED)
_18225_/ZN                             26.02   35.28   -9.26 (VIOLATED)
_18615_/ZN                             28.99   37.59   -8.60 (VIOLATED)
_18055_/ZN                             28.99   37.48   -8.48 (VIOLATED)
_18429_/ZN                             26.02   34.42   -8.40 (VIOLATED)
_18215_/ZN                             26.02   33.87   -7.86 (VIOLATED)
_20318_/Z                              25.33   33.02   -7.69 (VIOLATED)
_20328_/ZN                             16.02   23.27   -7.25 (VIOLATED)
_22911_/ZN                             10.47   17.62   -7.15 (VIOLATED)
_20319_/Z                              25.33   32.47   -7.14 (VIOLATED)
_27522_/ZN                             23.23   30.11   -6.88 (VIOLATED)
_25831_/ZN                             10.47   17.00   -6.53 (VIOLATED)
_20147_/ZN                             10.47   16.92   -6.45 (VIOLATED)
_19924_/ZN                             25.33   31.70   -6.38 (VIOLATED)
_17534_/ZN                             13.81   20.15   -6.34 (VIOLATED)
_22052_/ZN                             23.23   29.22   -5.99 (VIOLATED)
_20352_/ZN                             16.02   21.40   -5.37 (VIOLATED)
_23322_/ZN                             10.47   15.53   -5.06 (VIOLATED)
_18028_/ZN                             26.02   31.06   -5.04 (VIOLATED)
_19384_/ZN                             26.70   31.22   -4.51 (VIOLATED)
_18358_/ZN                             25.33   29.66   -4.33 (VIOLATED)
_22868_/ZN                             10.47   14.45   -3.98 (VIOLATED)
_22363_/ZN                             26.05   30.01   -3.96 (VIOLATED)
_22301_/ZN                             10.47   14.22   -3.75 (VIOLATED)
_20890_/ZN                             16.02   19.72   -3.70 (VIOLATED)
_17619_/ZN                             16.02   19.31   -3.29 (VIOLATED)
_17600_/ZN                             16.02   19.21   -3.19 (VIOLATED)
_20148_/ZN                             10.47   13.42   -2.94 (VIOLATED)
_22360_/ZN                             10.47   13.34   -2.87 (VIOLATED)
_27740_/ZN                             10.47   12.62   -2.15 (VIOLATED)
_18603_/ZN                             26.02   27.78   -1.77 (VIOLATED)
_18991_/ZN                             31.74   33.43   -1.70 (VIOLATED)
_23367_/ZN                             16.02   17.71   -1.69 (VIOLATED)
_17229_/ZN                             16.02   17.65   -1.63 (VIOLATED)
_18471_/ZN                             25.33   26.92   -1.59 (VIOLATED)
_27336_/ZN                             25.33   26.71   -1.38 (VIOLATED)
_17872_/ZN                             25.33   26.68   -1.35 (VIOLATED)
_22831_/ZN                             10.47   11.45   -0.98 (VIOLATED)
_24996_/ZN                             26.70   27.59   -0.89 (VIOLATED)
_17829_/ZN                             26.05   26.84   -0.79 (VIOLATED)
_21844_/ZN                             10.47   11.00   -0.53 (VIOLATED)
_28321_/ZN                             16.02   16.49   -0.47 (VIOLATED)
_22195_/ZN                             16.02   16.48   -0.46 (VIOLATED)
_21836_/ZN                             10.47   10.64   -0.17 (VIOLATED)


==========================================================================
detailed place max_slew_check_slack
--------------------------------------------------------------------------
-0.053037408739328384

==========================================================================
detailed place max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
detailed place max_slew_check_slack_limit
--------------------------------------------------------------------------
-0.2671

==========================================================================
detailed place max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_capacitance_check_slack
--------------------------------------------------------------------------
-18.818283081054688

==========================================================================
detailed place max_capacitance_check_limit
--------------------------------------------------------------------------
23.23150062561035

==========================================================================
detailed place max_capacitance_check_slack_limit
--------------------------------------------------------------------------
-0.8100

==========================================================================
detailed place max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 3

==========================================================================
detailed place max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
detailed place max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 61

==========================================================================
detailed place setup_violation_count
--------------------------------------------------------------------------
setup violation count 1149

==========================================================================
detailed place hold_violation_count
--------------------------------------------------------------------------
hold violation count 1179

==========================================================================
detailed place report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[29]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/CK (DFF_X1)
   0.09    0.09 ^ if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/Q (DFF_X1)
   0.03    0.12 ^ _16515_/Z (BUF_X4)
   0.02    0.14 ^ _16516_/Z (BUF_X16)
   0.03    0.17 ^ _16517_/Z (BUF_X16)
   0.02    0.19 ^ _16518_/Z (BUF_X32)
   0.03    0.22 ^ _16519_/Z (BUF_X16)
   0.03    0.25 ^ _16520_/Z (BUF_X8)
   0.04    0.30 ^ _16566_/Z (BUF_X4)
   0.10    0.40 ^ _18246_/Z (BUF_X1)
   0.10    0.50 ^ _18247_/Z (BUF_X1)
   0.07    0.56 v _18354_/Z (MUX2_X1)
   0.06    0.62 v _18355_/Z (MUX2_X1)
   0.06    0.68 v _18356_/Z (MUX2_X1)
   0.06    0.74 v _18357_/Z (MUX2_X1)
   0.16    0.90 ^ _18358_/ZN (AOI21_X1)
   0.06    0.97 ^ _20581_/ZN (AND2_X1)
   0.02    0.99 v _20582_/ZN (AOI21_X1)
   0.06    1.05 v _20583_/Z (BUF_X1)
   0.04    1.09 ^ _20659_/ZN (NOR2_X1)
   0.09    1.18 v _30198_/S (FA_X1)
   0.02    1.20 ^ _21174_/ZN (INV_X1)
   0.09    1.30 v _30199_/S (FA_X1)
   0.13    1.42 ^ _30202_/S (FA_X1)
   0.09    1.52 v _30207_/S (FA_X1)
   0.12    1.64 ^ _30211_/S (FA_X1)
   0.09    1.73 v _30212_/S (FA_X1)
   0.02    1.75 ^ _21502_/ZN (INV_X1)
   0.05    1.79 ^ _30538_/S (HA_X1)
   0.04    1.83 ^ _23588_/Z (BUF_X1)
   0.02    1.86 v _23632_/ZN (NAND3_X1)
   0.08    1.93 ^ _23633_/ZN (NOR3_X1)
   0.02    1.95 v _23682_/ZN (NOR2_X1)
   0.06    2.01 ^ _23683_/ZN (AOI21_X2)
   0.07    2.08 ^ _23908_/ZN (AND4_X1)
   0.01    2.10 v _23912_/ZN (NOR3_X1)
   0.05    2.15 ^ _23913_/Z (XOR2_X1)
   0.06    2.20 ^ _23914_/Z (MUX2_X1)
   0.03    2.23 v _23915_/ZN (NAND2_X1)
   0.10    2.33 ^ _23924_/ZN (AOI221_X1)
   0.05    2.38 v _23925_/ZN (AOI21_X1)
   0.06    2.44 v _23926_/Z (BUF_X1)
   0.06    2.50 v _24431_/Z (MUX2_X1)
   0.00    2.50 v gen_regfile_ff.register_file_i.rf_reg_q[29]$_DFFE_PN0P_/D (DFFR_X1)
           2.50   data arrival time

   2.20    2.20   clock core_clock (rise edge)
   0.00    2.20   clock network delay (ideal)
   0.00    2.20   clock reconvergence pessimism
           2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[29]$_DFFE_PN0P_/CK (DFFR_X1)
  -0.04    2.16   library setup time
           2.16   data required time
---------------------------------------------------------
           2.16   data required time
          -2.50   data arrival time
---------------------------------------------------------
          -0.34   slack (VIOLATED)



==========================================================================
detailed place report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: load_store_unit_i.data_we_q$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: id_stage_i.controller_i.store_err_q$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ load_store_unit_i.data_we_q$_DFFE_PN0P_/CK (DFFR_X1)
   0.07    0.07 ^ load_store_unit_i.data_we_q$_DFFE_PN0P_/QN (DFFR_X1)
   0.01    0.08 v _20134_/ZN (NOR3_X1)
   0.00    0.08 v id_stage_i.controller_i.store_err_q$_DFF_PN0_/D (DFFR_X1)
           0.08   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ id_stage_i.controller_i.store_err_q$_DFF_PN0_/CK (DFFR_X1)
   0.00    0.00   library hold time
           0.00   data required time
---------------------------------------------------------
           0.00   data required time
          -0.08   data arrival time
---------------------------------------------------------
           0.08   slack (MET)



==========================================================================
detailed place critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path delay
--------------------------------------------------------------------------
2.5018

==========================================================================
detailed place critical path slack
--------------------------------------------------------------------------
-0.3427

==========================================================================
detailed place slack div critical path delay
--------------------------------------------------------------------------
-13.698137

==========================================================================
detailed place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.12e-02   1.49e-03   1.56e-04   1.28e-02  16.4%
Combinational          2.98e-02   3.47e-02   4.29e-04   6.50e-02  83.1%
Clock                  1.63e-06   3.75e-04   2.97e-08   3.76e-04   0.5%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  4.10e-02   3.66e-02   5.85e-04   7.82e-02 100.0%
                          52.5%      46.8%       0.7%
