Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Thu Nov 27 19:28:11 2025
| Host         : sh1201 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file safe_top_timing_summary_routed.rpt -pb safe_top_timing_summary_routed.pb -rpx safe_top_timing_summary_routed.rpx -warn_on_violation
| Design       : safe_top
| Device       : 7a35ti-cpg236
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                       Violations  
---------  ----------------  --------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell       78          
HPDR-1     Warning           Port pin direction inconsistency  4           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (78)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (156)
5. checking no_input_delay (1)
6. checking no_output_delay (6)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (78)
-------------------------
 There are 78 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (156)
--------------------------------------------------
 There are 156 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (6)
-------------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  162          inf        0.000                      0                  162           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           162 Endpoints
Min Delay           162 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            U5_alarm/second_counter_reg[21]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.847ns  (logic 1.453ns (21.218%)  route 5.394ns (78.782%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  reset_IBUF_inst/O
                         net (fo=54, routed)          5.394     6.847    U5_alarm/AR[0]
    SLICE_X4Y136         FDCE                                         f  U5_alarm/second_counter_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            U5_alarm/second_counter_reg[22]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.847ns  (logic 1.453ns (21.218%)  route 5.394ns (78.782%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  reset_IBUF_inst/O
                         net (fo=54, routed)          5.394     6.847    U5_alarm/AR[0]
    SLICE_X4Y136         FDCE                                         f  U5_alarm/second_counter_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            U5_alarm/second_counter_reg[23]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.847ns  (logic 1.453ns (21.218%)  route 5.394ns (78.782%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  reset_IBUF_inst/O
                         net (fo=54, routed)          5.394     6.847    U5_alarm/AR[0]
    SLICE_X4Y136         FDCE                                         f  U5_alarm/second_counter_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            U5_alarm/second_counter_reg[24]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.847ns  (logic 1.453ns (21.218%)  route 5.394ns (78.782%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  reset_IBUF_inst/O
                         net (fo=54, routed)          5.394     6.847    U5_alarm/AR[0]
    SLICE_X4Y136         FDCE                                         f  U5_alarm/second_counter_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            U5_alarm/second_counter_reg[25]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.847ns  (logic 1.453ns (21.218%)  route 5.394ns (78.782%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  reset_IBUF_inst/O
                         net (fo=54, routed)          5.394     6.847    U5_alarm/AR[0]
    SLICE_X4Y136         FDCE                                         f  U5_alarm/second_counter_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            U5_alarm/second_counter_reg[26]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.847ns  (logic 1.453ns (21.218%)  route 5.394ns (78.782%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  reset_IBUF_inst/O
                         net (fo=54, routed)          5.394     6.847    U5_alarm/AR[0]
    SLICE_X4Y136         FDCE                                         f  U5_alarm/second_counter_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            U5_alarm/second_counter_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.705ns  (logic 1.453ns (21.667%)  route 5.253ns (78.333%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  reset_IBUF_inst/O
                         net (fo=54, routed)          5.253     6.705    U5_alarm/AR[0]
    SLICE_X4Y135         FDCE                                         f  U5_alarm/second_counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            U5_alarm/second_counter_reg[17]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.705ns  (logic 1.453ns (21.667%)  route 5.253ns (78.333%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  reset_IBUF_inst/O
                         net (fo=54, routed)          5.253     6.705    U5_alarm/AR[0]
    SLICE_X4Y135         FDCE                                         f  U5_alarm/second_counter_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            U5_alarm/second_counter_reg[18]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.705ns  (logic 1.453ns (21.667%)  route 5.253ns (78.333%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  reset_IBUF_inst/O
                         net (fo=54, routed)          5.253     6.705    U5_alarm/AR[0]
    SLICE_X4Y135         FDCE                                         f  U5_alarm/second_counter_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            U5_alarm/second_counter_reg[19]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.705ns  (logic 1.453ns (21.667%)  route 5.253ns (78.333%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  reset_IBUF_inst/O
                         net (fo=54, routed)          5.253     6.705    U5_alarm/AR[0]
    SLICE_X4Y135         FDCE                                         f  U5_alarm/second_counter_reg[19]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U3_controller/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U3_controller/FSM_onehot_state_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.302ns  (logic 0.164ns (54.237%)  route 0.138ns (45.763%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y132         FDCE                         0.000     0.000 r  U3_controller/FSM_onehot_state_reg[1]/C
    SLICE_X6Y132         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  U3_controller/FSM_onehot_state_reg[1]/Q
                         net (fo=3, routed)           0.138     0.302    U3_controller/FSM_onehot_state_reg_n_0_[1]
    SLICE_X6Y132         FDCE                                         r  U3_controller/FSM_onehot_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1_PmodKYPD/DEC/sclk_reg[19]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U1_PmodKYPD/DEC/sclk_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.350ns  (logic 0.186ns (53.123%)  route 0.164ns (46.877%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y95         FDRE                         0.000     0.000 r  U1_PmodKYPD/DEC/sclk_reg[19]/C
    SLICE_X59Y95         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  U1_PmodKYPD/DEC/sclk_reg[19]/Q
                         net (fo=27, routed)          0.164     0.305    U1_PmodKYPD/DEC/sclk[19]
    SLICE_X62Y95         LUT6 (Prop_lut6_I0_O)        0.045     0.350 r  U1_PmodKYPD/DEC/sclk[14]_i_1/O
                         net (fo=1, routed)           0.000     0.350    U1_PmodKYPD/DEC/p_1_in[14]
    SLICE_X62Y95         FDRE                                         r  U1_PmodKYPD/DEC/sclk_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U5_alarm/blinker_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            U5_alarm/blinker_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.356ns  (logic 0.186ns (52.300%)  route 0.170ns (47.700%))
  Logic Levels:           2  (FDPE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y136         FDPE                         0.000     0.000 r  U5_alarm/blinker_reg/C
    SLICE_X3Y136         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  U5_alarm/blinker_reg/Q
                         net (fo=2, routed)           0.170     0.311    U5_alarm/buzzer_out_OBUF
    SLICE_X3Y136         LUT4 (Prop_lut4_I3_O)        0.045     0.356 r  U5_alarm/blinker_i_1/O
                         net (fo=1, routed)           0.000     0.356    U5_alarm/blinker_i_1_n_0
    SLICE_X3Y136         FDPE                                         r  U5_alarm/blinker_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1_PmodKYPD/DEC/sclk_reg[18]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U1_PmodKYPD/DEC/Col_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.389ns  (logic 0.186ns (47.761%)  route 0.203ns (52.239%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y95         FDRE                         0.000     0.000 r  U1_PmodKYPD/DEC/sclk_reg[18]/C
    SLICE_X62Y95         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  U1_PmodKYPD/DEC/sclk_reg[18]/Q
                         net (fo=8, routed)           0.203     0.344    U1_PmodKYPD/DEC/sclk[18]
    SLICE_X62Y93         LUT6 (Prop_lut6_I4_O)        0.045     0.389 r  U1_PmodKYPD/DEC/Col[0]_i_1/O
                         net (fo=1, routed)           0.000     0.389    U1_PmodKYPD/DEC/Col[0]_i_1_n_0
    SLICE_X62Y93         FDRE                                         r  U1_PmodKYPD/DEC/Col_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3_controller/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U3_controller/FSM_onehot_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.394ns  (logic 0.209ns (53.031%)  route 0.185ns (46.969%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y132         FDCE                         0.000     0.000 r  U3_controller/FSM_onehot_state_reg[1]/C
    SLICE_X6Y132         FDCE (Prop_fdce_C_Q)         0.164     0.164 f  U3_controller/FSM_onehot_state_reg[1]/Q
                         net (fo=3, routed)           0.185     0.349    U3_controller/FSM_onehot_state_reg_n_0_[1]
    SLICE_X6Y132         LUT3 (Prop_lut3_I1_O)        0.045     0.394 r  U3_controller/FSM_onehot_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.394    U3_controller/FSM_onehot_state[0]_i_1_n_0
    SLICE_X6Y132         FDPE                                         r  U3_controller/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3_controller/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U3_controller/FSM_onehot_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.394ns  (logic 0.209ns (53.031%)  route 0.185ns (46.969%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y132         FDCE                         0.000     0.000 r  U3_controller/FSM_onehot_state_reg[1]/C
    SLICE_X6Y132         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  U3_controller/FSM_onehot_state_reg[1]/Q
                         net (fo=3, routed)           0.185     0.349    U3_controller/FSM_onehot_state_reg_n_0_[1]
    SLICE_X6Y132         LUT3 (Prop_lut3_I2_O)        0.045     0.394 r  U3_controller/FSM_onehot_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.394    U3_controller/FSM_onehot_state[1]_i_1_n_0
    SLICE_X6Y132         FDCE                                         r  U3_controller/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1_PmodKYPD/DEC/sclk_reg[19]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U1_PmodKYPD/DEC/sclk_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.415ns  (logic 0.186ns (44.846%)  route 0.229ns (55.154%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y95         FDRE                         0.000     0.000 r  U1_PmodKYPD/DEC/sclk_reg[19]/C
    SLICE_X59Y95         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  U1_PmodKYPD/DEC/sclk_reg[19]/Q
                         net (fo=27, routed)          0.229     0.370    U1_PmodKYPD/DEC/sclk[19]
    SLICE_X60Y94         LUT6 (Prop_lut6_I2_O)        0.045     0.415 r  U1_PmodKYPD/DEC/sclk[7]_i_1/O
                         net (fo=1, routed)           0.000     0.415    U1_PmodKYPD/DEC/p_1_in[7]
    SLICE_X60Y94         FDRE                                         r  U1_PmodKYPD/DEC/sclk_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U4_servo/frameCounter_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U4_servo/frameCounter_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.422ns  (logic 0.249ns (58.995%)  route 0.173ns (41.005%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y127         FDCE                         0.000     0.000 r  U4_servo/frameCounter_reg[3]/C
    SLICE_X0Y127         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U4_servo/frameCounter_reg[3]/Q
                         net (fo=2, routed)           0.173     0.314    U4_servo/frameCounter_reg[3]
    SLICE_X0Y127         LUT6 (Prop_lut6_I0_O)        0.045     0.359 r  U4_servo/frameCounter[0]_i_3/O
                         net (fo=1, routed)           0.000     0.359    U4_servo/frameCounter[0]_i_3_n_0
    SLICE_X0Y127         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.422 r  U4_servo/frameCounter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.422    U4_servo/frameCounter_reg[0]_i_1_n_4
    SLICE_X0Y127         FDCE                                         r  U4_servo/frameCounter_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U4_servo/frameCounter_reg[19]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U4_servo/frameCounter_reg[20]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.429ns  (logic 0.256ns (59.699%)  route 0.173ns (40.301%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y131         FDCE                         0.000     0.000 r  U4_servo/frameCounter_reg[19]/C
    SLICE_X0Y131         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  U4_servo/frameCounter_reg[19]/Q
                         net (fo=7, routed)           0.173     0.314    U4_servo/frameCounter_reg[19]
    SLICE_X0Y132         LUT6 (Prop_lut6_I5_O)        0.045     0.359 r  U4_servo/frameCounter[20]_i_2/O
                         net (fo=1, routed)           0.000     0.359    U4_servo/frameCounter[20]_i_2_n_0
    SLICE_X0Y132         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.429 r  U4_servo/frameCounter_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.429    U4_servo/frameCounter_reg[20]_i_1_n_7
    SLICE_X0Y132         FDCE                                         r  U4_servo/frameCounter_reg[20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3_controller/alarmState_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            U3_controller/alarmState_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.431ns  (logic 0.249ns (57.822%)  route 0.182ns (42.178%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y132         FDCE                         0.000     0.000 r  U3_controller/alarmState_reg/C
    SLICE_X6Y132         FDCE (Prop_fdce_C_Q)         0.148     0.148 r  U3_controller/alarmState_reg/Q
                         net (fo=29, routed)          0.182     0.330    U3_controller/alarmState
    SLICE_X6Y132         LUT3 (Prop_lut3_I2_O)        0.101     0.431 r  U3_controller/alarmState_i_1/O
                         net (fo=1, routed)           0.000     0.431    U3_controller/alarmState_i_1_n_0
    SLICE_X6Y132         FDCE                                         r  U3_controller/alarmState_reg/D
  -------------------------------------------------------------------    -------------------





