@W: MT530 :"c:\users\robin.yuan\onedrive - general fusion inc\desktop\first_fpga_test\hdl\led_blink.v":39:0:39:5|Found inferred clock Timer|CLK_LOCKED_inferred_clock which controls 23 sequential elements including counter[21:0]. This clock has no specified timing constraint which may adversely impact design performance. 
