// Seed: 2977908255
module module_0 (
    input id_0,
    input logic id_1,
    input id_2,
    output logic id_3,
    output logic id_4,
    input logic id_5,
    input id_6,
    input id_7,
    input id_8,
    input id_9,
    output id_10,
    input logic id_11,
    input id_12,
    output logic id_13,
    output logic id_14,
    input id_15,
    output id_16,
    input logic id_17,
    output id_18
    , id_25,
    input id_19,
    output logic id_20,
    input id_21,
    output id_22,
    input id_23,
    input logic id_24
);
  type_40(
      id_9, id_0
  );
  assign id_4 = 1 - id_2;
  logic id_26;
  logic id_27;
  type_43 id_28 (
      .id_0(),
      .id_1(1 & 1),
      .id_2(1'b0),
      .id_3(1'b0),
      .id_4(1)
  );
  logic id_29 = 1;
  always @(posedge 1 ** 1'h0 or posedge !(id_0));
endmodule
