library ieee;
use ieee.std_logic_1164.all;
use work.all;

entity fliflopD is 
	port (
		data: in std_logic;
		clock: in std_logic;
		q:inout std_logic;
		qnot:inout std_logic;
	);
end fliflopD;

architecture flipflop of flipflopD is
      signal s,r:std_logic:
begin
     if(clock'event clock='1')then
	         s<=not('1'  and data);
				r=not((not data) and '1');
	         q<=not(qnot and s);
				qnot<=not(q and r);
	  else
	         s<=not('0'  and data);
				r=not((not data) and '0');
	         q<=not(qnot and s);
				qnot<=not(q and r); 
	  end if;
end flipflop;