
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.011973                       # Number of seconds simulated
sim_ticks                                 11973237183                       # Number of ticks simulated
final_tick                               577271669010                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 202078                       # Simulator instruction rate (inst/s)
host_op_rate                                   253983                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 277512                       # Simulator tick rate (ticks/s)
host_mem_usage                               67342432                       # Number of bytes of host memory used
host_seconds                                 43144.91                       # Real time elapsed on the host
sim_insts                                  8718657529                       # Number of instructions simulated
sim_ops                                   10958074458                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         3712                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       195456                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         4608                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       191232                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         4352                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       126080                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         4480                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       375296                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         4480                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data       373248                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         4352                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data       121600                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         4608                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data       195328                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         4608                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data       373120                       # Number of bytes read from this memory
system.physmem.bytes_read::total              1986560                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         3712                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         4608                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         4352                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         4480                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         4480                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         4352                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         4608                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         4608                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           35200                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       701952                       # Number of bytes written to this memory
system.physmem.bytes_written::total            701952                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           29                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         1527                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           36                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         1494                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           34                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data          985                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           35                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         2932                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           35                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data         2916                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           34                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data          950                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           36                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data         1526                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           36                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data         2915                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 15520                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            5484                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 5484                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       310025                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     16324407                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       384858                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     15971620                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst       363477                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     10530151                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst       374168                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     31344572                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst       374168                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data     31173524                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst       363477                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data     10155984                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst       384858                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data     16313717                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst       384858                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data     31162834                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               165916700                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       310025                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       384858                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst       363477                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst       374168                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst       374168                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst       363477                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst       384858                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst       384858                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            2939890                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          58626751                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               58626751                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          58626751                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       310025                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     16324407                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       384858                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     15971620                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst       363477                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     10530151                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst       374168                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     31344572                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst       374168                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data     31173524                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst       363477                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data     10155984                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst       384858                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data     16313717                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst       384858                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data     31162834                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              224543451                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   3                       # Number of system calls
system.switch_cpus0.numCycles                28712800                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         2182931                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      1952992                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       175561                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1459361                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1434460                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          128304                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         5295                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     23132641                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              12406763                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            2182931                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1562764                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              2767567                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles         576802                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        316850                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles           29                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1400624                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       171945                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     26617363                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.521413                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.761785                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        23849796     89.60%     89.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          425484      1.60%     91.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          211187      0.79%     91.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          420445      1.58%     93.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          131876      0.50%     94.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          390019      1.47%     95.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6           60291      0.23%     95.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7           96026      0.36%     96.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1032239      3.88%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     26617363                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.076026                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.432099                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        22856366                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       598813                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          2761879                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles         2237                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        398064                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       202869                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         2211                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      13853645                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         5121                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        398064                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        22888077                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         350924                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       154073                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          2733348                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles        92873                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      13833450                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           16                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         10460                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        74263                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     18105642                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     62654608                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     62654608                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     14646428                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps         3459208                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         1837                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts          937                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           201710                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      2517519                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       398623                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads         3303                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores        90427                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          13761084                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         1845                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         12871416                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued         8440                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      2508323                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined      5162323                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           26                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     26617363                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.483572                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.094511                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     20970155     78.78%     78.78% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1765070      6.63%     85.42% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1904937      7.16%     92.57% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      1105290      4.15%     96.72% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       560741      2.11%     98.83% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       139813      0.53%     99.36% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       164217      0.62%     99.97% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7         3849      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8         3291      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     26617363                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          21174     57.36%     57.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     57.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     57.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     57.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     57.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     57.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     57.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     57.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     57.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     57.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     57.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     57.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     57.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     57.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     57.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     57.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     57.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     57.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     57.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     57.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     57.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     57.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     57.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     57.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     57.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     57.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     57.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     57.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead          8551     23.16%     80.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite         7192     19.48%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     10080337     78.32%     78.32% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult        99355      0.77%     79.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc          901      0.01%     79.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      2295786     17.84%     96.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       395037      3.07%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      12871416                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.448281                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt              36917                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.002868                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     52405552                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     16271293                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     12542037                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      12908333                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads         9748                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       514562                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           15                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation           44                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores        10314                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        398064                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         228969                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        11581                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     13762947                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts         1764                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      2517519                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       398623                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts          936                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          4511                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          203                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents           44                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       118029                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect        67900                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       185929                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     12708185                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      2263182                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       163231                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                   18                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2658183                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         1933648                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            395001                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.442597                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              12544883                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             12542037                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          7596693                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         16449362                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.436810                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.461823                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000003                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     11236448                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      2526974                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         1819                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       174285                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     26219299                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.428556                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.299598                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     22044132     84.08%     84.08% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      1633481      6.23%     90.31% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      1056643      4.03%     94.34% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       330802      1.26%     95.60% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       555994      2.12%     97.72% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       105459      0.40%     98.12% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6        67558      0.26%     98.38% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        61184      0.23%     98.61% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       364046      1.39%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     26219299                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000003                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      11236448                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2391266                       # Number of memory references committed
system.switch_cpus0.commit.loads              2002957                       # Number of loads committed
system.switch_cpus0.commit.membars                907                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1725939                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts          9812683                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       138175                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       364046                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            39618636                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           27925245                       # The number of ROB writes
system.switch_cpus0.timesIdled                 515778                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                2095437                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000003                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             11236448                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000003                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.871279                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.871279                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.348277                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.348277                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        59102049                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       16320910                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       14746244                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          1818                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   6                       # Number of system calls
system.switch_cpus1.numCycles                28712800                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         2342880                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      1920676                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       232925                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups       958205                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits          913295                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          240363                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        10313                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     22439618                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              13330073                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            2342880                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1153658                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              2932318                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles         658989                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        678055                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines          1384762                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       231305                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     26472455                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.615917                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.967452                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        23540137     88.92%     88.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          317595      1.20%     90.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          368656      1.39%     91.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          202069      0.76%     92.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          230836      0.87%     93.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          127522      0.48%     93.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6           87842      0.33%     93.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          226660      0.86%     94.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1371138      5.18%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     26472455                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.081597                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.464255                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        22256459                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       864889                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          2907612                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        23389                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        420102                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       380573                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         2363                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      16276020                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        12110                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        420102                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        22291832                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         251000                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       515643                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          2896984                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles        96890                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      16267025                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           26                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents         22686                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        46333                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     22618758                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     75748169                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     75748169                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     19303168                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps         3315581                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         4238                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         2357                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           264443                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1551965                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       845064                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        22186                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       187637                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          16242495                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         4246                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         15355210                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        20081                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      2027799                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined      4673882                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          454                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     26472455                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.580045                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.269829                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     20005573     75.57%     75.57% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      2597968      9.81%     85.39% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1398844      5.28%     90.67% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       969438      3.66%     94.33% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       845053      3.19%     97.52% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       431522      1.63%     99.15% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       105680      0.40%     99.55% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        67678      0.26%     99.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        50699      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     26472455                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu           3738     11.30%     11.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         14474     43.75%     55.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        14870     44.95%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     12856954     83.73%     83.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       240041      1.56%     85.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1880      0.01%     85.31% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.31% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.31% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.31% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1416986      9.23%     94.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       839349      5.47%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      15355210                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.534786                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt              33082                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.002154                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     57236037                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     18274710                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     15097082                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      15388292                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        38435                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       273331                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           89                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          172                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores        18106                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads          940                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        420102                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         199168                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        14476                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     16246775                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts         3456                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1551965                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       845064                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         2352                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         10383                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          172                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       134508                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       131041                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       265549                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     15124215                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1330179                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       230994                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                   34                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2169307                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2117018                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            839128                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.526741                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              15097309                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             15097082                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          8974489                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         23515038                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.525796                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.381649                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     11334350                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     13906112                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      2340788                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3792                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       234052                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     26052353                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.533776                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.352937                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     20372812     78.20%     78.20% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2633605     10.11%     88.31% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      1104547      4.24%     92.55% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       660722      2.54%     95.08% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       459988      1.77%     96.85% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       296763      1.14%     97.99% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       154943      0.59%     98.58% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       123962      0.48%     99.06% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       245011      0.94%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     26052353                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     11334350                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      13906112                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               2105588                       # Number of memory references committed
system.switch_cpus1.commit.loads              1278630                       # Number of loads committed
system.switch_cpus1.commit.membars               1892                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1990540                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         12536576                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       282910                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       245011                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            42054164                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           32913928                       # The number of ROB writes
system.switch_cpus1.timesIdled                 346054                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                2240345                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           11334350                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             13906112                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     11334350                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.533255                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.533255                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.394749                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.394749                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        68217423                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       20961595                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       15185152                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3788                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   6                       # Number of system calls
system.switch_cpus2.numCycles                28712800                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         2605536                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      2169432                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       238591                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups       998334                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits          952431                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          279354                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        11104                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     22672284                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              14291248                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            2605536                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      1231785                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              2978516                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles         663937                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        743370                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines          1409205                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       228032                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     26817342                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.654751                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.030107                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        23838826     88.89%     88.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          182722      0.68%     89.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          231788      0.86%     90.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          366947      1.37%     91.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          152290      0.57%     92.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          197090      0.73%     93.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          229761      0.86%     93.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          104973      0.39%     94.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         1512945      5.64%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     26817342                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.090745                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.497731                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        22538391                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       890283                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          2964287                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles         1458                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        422918                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       396363                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          254                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      17462601                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1454                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        422918                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        22561804                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles          73169                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       753101                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          2942368                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles        63972                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      17354326                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           24                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents          9134                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents        44482                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands     24244158                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     80695857                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     80695857                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     20268653                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps         3975463                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         4183                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         2172                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           227113                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      1622619                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       849068                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads         9535                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       190681                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          16941756                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         4197                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         16248176                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        16312                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      2063745                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined      4203207                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved          145                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     26817342                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.605883                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.326959                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     19932988     74.33%     74.33% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      3140281     11.71%     86.04% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1283240      4.79%     90.82% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       719804      2.68%     93.51% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       974468      3.63%     97.14% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       299384      1.12%     98.26% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       295604      1.10%     99.36% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       158997      0.59%     99.95% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        12576      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     26817342                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         112390     79.28%     79.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     79.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     79.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     79.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     79.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     79.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     79.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     79.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     79.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     79.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     79.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     79.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     79.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     79.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     79.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     79.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     79.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     79.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     79.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     79.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     79.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     79.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     79.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     79.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     79.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     79.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     79.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     79.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     79.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         14836     10.46%     89.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        14543     10.26%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     13689917     84.26%     84.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       221845      1.37%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         2010      0.01%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1488350      9.16%     94.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       846054      5.21%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      16248176                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.565886                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             141769                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.008725                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     59471772                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     19009797                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     15825593                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      16389945                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        11717                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       305202                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses            9                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          102                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores        11888                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            2                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        422918                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          56076                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles         7068                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     16945957                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        13261                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      1622619                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       849068                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         2173                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents          6176                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            5                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          102                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       140557                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       134184                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       274741                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     15965460                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      1464709                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       282713                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             2310632                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         2258064                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            845923                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.556040                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              15825708                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             15825593                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          9480958                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         25458949                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.551169                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.372402                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     11791509                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     14530025                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      2415997                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         4052                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       240441                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     26394424                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.550496                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.370817                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     20244558     76.70%     76.70% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      3117343     11.81%     88.51% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      1130187      4.28%     92.79% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       564464      2.14%     94.93% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       515342      1.95%     96.88% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       217247      0.82%     97.71% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       214391      0.81%     98.52% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       102169      0.39%     98.91% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       288723      1.09%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     26394424                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     11791509                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      14530025                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               2154595                       # Number of memory references committed
system.switch_cpus2.commit.loads              1317415                       # Number of loads committed
system.switch_cpus2.commit.membars               2022                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           2106101                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         13081749                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       300030                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       288723                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            43051645                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           34314998                       # The number of ROB writes
system.switch_cpus2.timesIdled                 345746                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                1895458                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           11791509                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             14530025                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     11791509                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.435040                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.435040                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.410671                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.410671                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        71838033                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       22116894                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       16154030                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          4048                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   3                       # Number of system calls
system.switch_cpus3.numCycles                28712800                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         2243404                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      2023822                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       119478                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups       859428                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits          799812                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          123729                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         5319                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles     23740771                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              14106557                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            2243404                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches       923541                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              2788954                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles         374983                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        538561                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines          1364674                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes       119928                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples     27320845                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.605842                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.934534                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0        24531891     89.79%     89.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1           98834      0.36%     90.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          204063      0.75%     90.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3           85199      0.31%     91.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          463869      1.70%     92.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          411895      1.51%     94.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6           79526      0.29%     94.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7          167091      0.61%     95.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         1278477      4.68%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total     27320845                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.078133                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.491299                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles        23612735                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       668355                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          2778635                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles         8803                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        252312                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       197229                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          247                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      16541872                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1481                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        252312                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles        23637024                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         471662                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       121916                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          2764418                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles        73508                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      16531639                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents           13                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents         30927                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents        27073                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.FullRegisterEvents          180                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands     19416039                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     77857876                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     77857876                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     17197726                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps         2218307                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         1930                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts          981                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           189088                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      3899002                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      1970803                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        18187                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores        96822                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          16496944                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         1936                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         15854862                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued         8443                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      1283443                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined      3085146                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved           25                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples     27320845                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.580321                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.377887                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     21692303     79.40%     79.40% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      1679062      6.15%     85.54% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1386916      5.08%     90.62% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       598760      2.19%     92.81% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       758628      2.78%     95.59% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       734253      2.69%     98.28% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       417310      1.53%     99.80% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        32853      0.12%     99.92% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        20760      0.08%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total     27320845                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          39956     11.04%     11.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     11.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     11.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     11.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     11.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     11.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     11.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     11.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     11.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     11.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     11.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     11.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     11.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     11.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     11.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     11.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     11.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     11.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     11.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     11.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     11.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     11.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     11.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     11.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     11.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     11.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     11.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     11.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead        312756     86.45%     97.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite         9070      2.51%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu      9948827     62.75%     62.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       138429      0.87%     63.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     63.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     63.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     63.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     63.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     63.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     63.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     63.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     63.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     63.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     63.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     63.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     63.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     63.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     63.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     63.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     63.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     63.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc          948      0.01%     63.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     63.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      3800525     23.97%     87.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      1966133     12.40%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      15854862                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.552188                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             361782                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.022818                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     59400794                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     17782731                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     15718410                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      16216644                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        28567                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       153064                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses           69                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          411                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores        12365                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads         1402                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        252312                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         430827                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        20467                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     16498894                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts          173                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      3899002                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      1970803                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts          982                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         14055                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            9                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          411                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect        68597                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect        71004                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       139601                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     15743024                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      3787458                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       111838                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                   14                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             5753396                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         2063398                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           1965938                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.548293                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              15719040                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             15718410                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          8487968                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         16721027                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.547436                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.507622                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     12765100                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     15000773                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      1499916                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         1911                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       121879                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples     27068533                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.554178                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.377904                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     21631136     79.91%     79.91% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      1982389      7.32%     87.24% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       930549      3.44%     90.67% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       921417      3.40%     94.08% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       249666      0.92%     95.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      1071057      3.96%     98.96% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6        80555      0.30%     99.25% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7        58356      0.22%     99.47% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       143408      0.53%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total     27068533                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     12765100                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      15000773                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               5704368                       # Number of memory references committed
system.switch_cpus3.commit.loads              3745935                       # Number of loads committed
system.switch_cpus3.commit.membars                954                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1981351                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         13338866                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       145288                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       143408                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            43425775                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           33253739                       # The number of ROB writes
system.switch_cpus3.timesIdled                 522249                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                1391955                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           12765100                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             15000773                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     12765100                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.249320                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.249320                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.444579                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.444579                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        77822100                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       18258523                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       19690998                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          1908                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                   3                       # Number of system calls
system.switch_cpus4.numCycles                28712800                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups         2243539                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted      2023822                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect       119449                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups       842336                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits          799475                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS          123748                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect         5327                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles     23740374                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts              14106672                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches            2243539                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches       923223                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles              2788365                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles         374963                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles        540689                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.CacheLines          1364537                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes       119817                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples     27322001                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.605742                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     1.934474                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0        24533636     89.79%     89.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1           98837      0.36%     90.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2          204059      0.75%     90.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3           85100      0.31%     91.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4          463395      1.70%     92.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5          412088      1.51%     94.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6           79071      0.29%     94.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7          167137      0.61%     95.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8         1278678      4.68%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total     27322001                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.078137                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.491303                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles        23610870                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles       671954                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles          2778055                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles         8796                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles        252321                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved       197359                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred          252                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts      16539797                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts         1514                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles        252321                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles        23635420                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles         473638                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles       122964                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles          2763551                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles        74102                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts      16529779                       # Number of instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents           14                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents         30939                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents        27392                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.FullRegisterEvents          231                       # Number of times there has been no free registers
system.switch_cpus4.rename.RenamedOperands     19415043                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups     77847168                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups     77847168                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps     17196001                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps         2219036                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts         1930                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts          982                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts           190835                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads      3897169                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores      1970642                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads        18072                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores        95093                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded          16494723                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded         1936                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued         15853983                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued         8348                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined      1282933                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined      3076177                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved           25                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples     27322001                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.580264                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.377837                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0     21692682     79.40%     79.40% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1      1681083      6.15%     85.55% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2      1386509      5.07%     90.62% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3       598099      2.19%     92.81% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4       757918      2.77%     95.59% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5       734678      2.69%     98.28% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6       417415      1.53%     99.80% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7        32903      0.12%     99.92% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8        20714      0.08%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total     27322001                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu          40109     11.09%     11.09% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead        312591     86.41%     97.49% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite         9074      2.51%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu      9949261     62.76%     62.76% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult       138394      0.87%     63.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     63.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     63.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     63.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     63.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     63.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     63.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     63.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     63.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     63.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     63.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     63.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     63.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     63.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     63.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     63.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     63.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     63.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc          948      0.01%     63.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     63.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead      3799428     23.97%     87.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite      1965952     12.40%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total      15853983                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.552157                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt             361774                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.022819                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads     59400089                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes     17779999                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses     15717462                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses      16215757                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads        28411                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads       151981                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses           69                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation          410                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores        12579                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads         1401                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles        252321                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles         432437                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles        20580                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts     16496674                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts          181                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts      3897169                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts      1970642                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts          982                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents         14160                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents            8                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents          410                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect        68368                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect        71308                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts       139676                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts     15741970                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts      3786613                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts       112013                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                   15                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs             5752376                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches         2063293                       # Number of branches executed
system.switch_cpus4.iew.exec_stores           1965763                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.548256                       # Inst execution rate
system.switch_cpus4.iew.wb_sent              15718083                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count             15717462                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers          8488730                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers         16721800                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.547403                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.507645                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts     12763450                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps     14998898                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts      1499669                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls         1911                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts       121843                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples     27069680                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.554085                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.377820                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0     21632375     79.91%     79.91% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1      1983005      7.33%     87.24% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2       930591      3.44%     90.68% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3       920845      3.40%     94.08% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4       249963      0.92%     95.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5      1070698      3.96%     98.96% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6        80229      0.30%     99.25% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7        58332      0.22%     99.47% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8       143642      0.53%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total     27069680                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts     12763450                       # Number of instructions committed
system.switch_cpus4.commit.committedOps      14998898                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs               5703243                       # Number of memory references committed
system.switch_cpus4.commit.loads              3745185                       # Number of loads committed
system.switch_cpus4.commit.membars                954                       # Number of memory barriers committed
system.switch_cpus4.commit.branches           1981126                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts         13337216                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls       145288                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events       143642                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads            43424566                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes           33249499                       # The number of ROB writes
system.switch_cpus4.timesIdled                 522097                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles                1390799                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts           12763450                       # Number of Instructions Simulated
system.switch_cpus4.committedOps             14998898                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total     12763450                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.249611                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.249611                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.444521                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.444521                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads        77815637                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes       18258482                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads       19690187                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes          1908                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                   6                       # Number of system calls
system.switch_cpus5.numCycles                28712800                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups         2609402                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted      2171904                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect       238378                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups       997432                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits          952393                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS          279713                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect        11063                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles     22680760                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts              14310633                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches            2609402                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches      1232106                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles              2981995                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles         663834                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles        735477                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.CacheLines          1409718                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes       227918                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples     26821519                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.655601                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     2.031417                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0        23839524     88.88%     88.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1          183333      0.68%     89.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2          230719      0.86%     90.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3          366974      1.37%     91.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4          152817      0.57%     92.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5          197513      0.74%     93.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6          229934      0.86%     93.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7          105550      0.39%     94.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8         1515155      5.65%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total     26821519                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.090879                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.498406                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles        22546772                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles       882399                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles          2967754                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles         1554                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles        423035                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved       397713                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred          252                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts      17488752                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts         1438                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles        423035                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles        22570163                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles          73703                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles       744450                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles          2945894                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles        64264                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts      17380762                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents           22                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents          9319                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents        44550                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.RenamedOperands     24277013                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups     80813485                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups     80813485                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps     20294643                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps         3982358                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts         4182                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts         2168                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts           228944                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads      1626558                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores       850805                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads         9821                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores       191657                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded          16967376                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded         4195                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued         16273003                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued        17136                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined      2068339                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined      4211885                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved          139                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples     26821519                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.606714                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.327807                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0     19927690     74.30%     74.30% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1      3143798     11.72%     86.02% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2      1286154      4.80%     90.81% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3       719611      2.68%     93.50% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4       975910      3.64%     97.14% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5       300039      1.12%     98.25% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6       296604      1.11%     99.36% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7       159099      0.59%     99.95% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8        12614      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total     26821519                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu         112698     79.17%     79.17% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     79.17% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     79.17% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     79.17% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     79.17% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     79.17% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     79.17% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     79.17% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     79.17% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     79.17% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     79.17% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     79.17% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     79.17% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     79.17% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     79.17% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     79.17% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     79.17% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     79.17% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     79.17% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     79.17% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     79.17% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     79.17% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     79.17% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     79.17% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     79.17% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     79.17% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     79.17% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     79.17% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     79.17% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead         15082     10.60%     89.77% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite        14561     10.23%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu     13709434     84.25%     84.25% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult       222184      1.37%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc         2013      0.01%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead      1491496      9.17%     94.79% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite       847876      5.21%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total      16273003                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.566751                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt             142341                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.008747                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads     59527002                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes     19040013                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses     15848355                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses      16415344                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads        12180                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads       307438                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses           10                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation          106                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores        12546                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles        423035                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles          56098                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles         7167                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts     16971572                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts        12962                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts      1626558                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts       850805                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts         2169                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents          6272                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents            6                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents          106                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect       139670                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect       134637                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts       274307                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts     15989099                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts      1467229                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts       283904                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs             2314993                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches         2261444                       # Number of branches executed
system.switch_cpus5.iew.exec_stores            847764                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.556863                       # Inst execution rate
system.switch_cpus5.iew.wb_sent              15848464                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count             15848355                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers          9493212                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers         25494388                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.551961                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.372365                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts     11806645                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps     14548712                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts      2422949                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls         4056                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts       240228                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples     26398484                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.551119                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.371681                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0     20241462     76.68%     76.68% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1      3120873     11.82%     88.50% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2      1131530      4.29%     92.79% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3       565192      2.14%     94.93% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4       515980      1.95%     96.88% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5       217053      0.82%     97.70% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6       214561      0.81%     98.52% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7       102012      0.39%     98.90% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8       289821      1.10%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total     26398484                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts     11806645                       # Number of instructions committed
system.switch_cpus5.commit.committedOps      14548712                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs               2157376                       # Number of memory references committed
system.switch_cpus5.commit.loads              1319117                       # Number of loads committed
system.switch_cpus5.commit.membars               2024                       # Number of memory barriers committed
system.switch_cpus5.commit.branches           2108848                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts         13098555                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls       300421                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events       289821                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads            43080246                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes           34366383                       # The number of ROB writes
system.switch_cpus5.timesIdled                 345424                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles                1891281                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts           11806645                       # Number of Instructions Simulated
system.switch_cpus5.committedOps             14548712                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total     11806645                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.431919                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.431919                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.411198                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.411198                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads        71940572                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes       22146070                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads       16176502                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes          4052                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                   6                       # Number of system calls
system.switch_cpus6.numCycles                28712800                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups         2343400                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted      1921924                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect       232876                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups       960285                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits          914368                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS          239655                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect        10290                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles     22422351                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts              13327276                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches            2343400                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches      1154023                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles              2932489                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles         658758                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles        682491                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.CacheLines          1383574                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes       231195                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples     26459638                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.615962                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     1.967411                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0        23527149     88.92%     88.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1          317598      1.20%     90.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2          370627      1.40%     91.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3          201934      0.76%     92.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4          230881      0.87%     93.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5          127057      0.48%     93.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6           87168      0.33%     93.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7          226130      0.85%     94.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8         1371094      5.18%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total     26459638                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.081615                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.464158                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles        22240652                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles       867974                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles          2907272                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles        23790                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles        419946                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved       379962                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred         2361                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts      16269117                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts        12005                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles        419946                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles        22276595                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles         272824                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles       495453                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles          2896414                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles        98402                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts      16259064                       # Number of instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents           18                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents         23692                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents        46709                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.RenamedOperands     22608468                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups     75706794                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups     75706794                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps     19290577                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps         3317891                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts         4169                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts         2288                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts           266252                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads      1550162                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores       843980                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads        22305                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores       186489                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded          16232371                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded         4178                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued         15339679                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued        19936                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined      2027685                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined      4686430                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved          387                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples     26459638                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.579739                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.269185                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0     19994733     75.57%     75.57% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1      2600954      9.83%     85.40% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2      1397352      5.28%     90.68% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3       968606      3.66%     94.34% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4       844125      3.19%     97.53% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5       430175      1.63%     99.15% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6       105609      0.40%     99.55% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7        67498      0.26%     99.81% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8        50586      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total     26459638                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu           3831     11.60%     11.60% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     11.60% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     11.60% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     11.60% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     11.60% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     11.60% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     11.60% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     11.60% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     11.60% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     11.60% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     11.60% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     11.60% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     11.60% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     11.60% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     11.60% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     11.60% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     11.60% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     11.60% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     11.60% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     11.60% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     11.60% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     11.60% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     11.60% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     11.60% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     11.60% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     11.60% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     11.60% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.60% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     11.60% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead         14324     43.36%     54.95% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite        14882     45.05%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu     12845054     83.74%     83.74% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult       239720      1.56%     85.30% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     85.30% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     85.30% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     85.30% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     85.30% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     85.30% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     85.30% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     85.30% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     85.30% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     85.30% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     85.30% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     85.30% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     85.30% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     85.30% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     85.30% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     85.30% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     85.30% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.30% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     85.30% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.30% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.30% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.30% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.30% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.30% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc         1879      0.01%     85.31% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     85.31% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.31% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.31% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead      1414710      9.22%     94.53% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite       838316      5.47%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total      15339679                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.534245                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt              33037                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.002154                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads     57191969                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes     18264406                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses     15083626                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses      15372716                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads        38654                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads       272340                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses           79                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation          174                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores        17519                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads          940                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles        419946                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles         220757                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles        15264                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts     16236577                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts         5030                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts      1550162                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts       843980                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts         2285                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents         10784                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents            1                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents          174                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect       134878                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect       130839                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts       265717                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts     15110331                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts      1329275                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts       229348                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                   28                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs             2167347                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches         2115478                       # Number of branches executed
system.switch_cpus6.iew.exec_stores            838072                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.526258                       # Inst execution rate
system.switch_cpus6.iew.wb_sent              15083921                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count             15083626                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers          8966606                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers         23489480                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.525328                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.381729                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts     11327080                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps     13897129                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts      2339686                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls         3791                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts       233979                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples     26039692                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.533690                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.352601                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0     20362551     78.20%     78.20% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1      2632453     10.11%     88.31% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2      1104500      4.24%     92.55% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3       660902      2.54%     95.09% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4       459641      1.77%     96.85% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5       296415      1.14%     97.99% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6       154927      0.59%     98.59% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7       123655      0.47%     99.06% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8       244648      0.94%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total     26039692                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts     11327080                       # Number of instructions committed
system.switch_cpus6.commit.committedOps      13897129                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs               2104283                       # Number of memory references committed
system.switch_cpus6.commit.loads              1277822                       # Number of loads committed
system.switch_cpus6.commit.membars               1892                       # Number of memory barriers committed
system.switch_cpus6.commit.branches           1989212                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts         12528516                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls       282726                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events       244648                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads            42031781                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes           32893599                       # The number of ROB writes
system.switch_cpus6.timesIdled                 345446                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles                2253162                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts           11327080                       # Number of Instructions Simulated
system.switch_cpus6.committedOps             13897129                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total     11327080                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.534881                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.534881                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.394496                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.394496                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads        68157675                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes       20942619                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads       15181089                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes          3786                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                   3                       # Number of system calls
system.switch_cpus7.numCycles                28712529                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups         2242098                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted      2022783                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect       119634                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups       850682                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits          799350                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS          123835                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect         5302                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles     23738555                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts              14101234                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches            2242098                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches       923185                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles              2787531                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles         375158                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles        539582                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.CacheLines          1364639                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes       120086                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples     27318232                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.605636                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     1.934260                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0        24530701     89.80%     89.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1           98771      0.36%     90.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2          203670      0.75%     90.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3           85147      0.31%     91.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4          463744      1.70%     92.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5          411711      1.51%     94.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6           79526      0.29%     94.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7          167028      0.61%     95.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8         1277934      4.68%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total     27318232                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.078088                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.491118                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles        23610048                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles       669814                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles          2777266                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles         8787                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles        252312                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved       196951                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred          252                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts      16534830                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts         1519                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles        252312                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles        23634651                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles         472222                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles       121859                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles          2762713                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles        74470                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts      16524985                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents           20                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents         31036                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents        27398                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.FullRegisterEvents          419                       # Number of times there has been no free registers
system.switch_cpus7.rename.RenamedOperands     19410566                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups     77827764                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups     77827764                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps     17192304                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps         2218188                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts         1931                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts          981                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts           191163                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads      3896290                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores      1969834                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads        18177                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores        96316                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded          16490372                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded         1937                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued         15851303                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued         8226                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined      1280847                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined      3069255                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved           26                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples     27318232                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.580246                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.377774                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0     21689681     79.40%     79.40% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1      1680981      6.15%     85.55% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2      1385887      5.07%     90.62% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3       598307      2.19%     92.81% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4       758502      2.78%     95.59% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5       733823      2.69%     98.28% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6       417579      1.53%     99.80% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7        32746      0.12%     99.92% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8        20726      0.08%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total     27318232                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu          40016     11.07%     11.07% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead        312478     86.43%     97.50% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite         9043      2.50%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu      9948735     62.76%     62.76% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult       138415      0.87%     63.64% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     63.64% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     63.64% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     63.64% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     63.64% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     63.64% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     63.64% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     63.64% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     63.64% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     63.64% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     63.64% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     63.64% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     63.64% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     63.64% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     63.64% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     63.64% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     63.64% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.64% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     63.64% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.64% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.64% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.64% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.64% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.64% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc          948      0.01%     63.64% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     63.64% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.64% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.64% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead      3798069     23.96%     87.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite      1965136     12.40%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total      15851303                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.552069                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt             361537                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.022808                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads     59390601                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes     17773568                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses     15714463                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses      16212840                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads        28339                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads       152450                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses           67                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation          416                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores        12436                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads         1402                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles        252312                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles         431322                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles        20462                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts     16492330                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts          166                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts      3896290                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts      1969834                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts          983                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents         14081                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents            9                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents          416                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect        68883                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect        71078                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts       139961                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts     15738788                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts      3785203                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts       112515                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                   21                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs             5750140                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches         2062490                       # Number of branches executed
system.switch_cpus7.iew.exec_stores           1964937                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.548151                       # Inst execution rate
system.switch_cpus7.iew.wb_sent              15715058                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count             15714463                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers          8486908                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers         16721312                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.547303                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.507550                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts     12760039                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps     14995085                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts      1498835                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls         1911                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts       122041                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples     27065920                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.554021                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.377697                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0     21629866     79.92%     79.92% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1      1982309      7.32%     87.24% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2       930779      3.44%     90.68% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3       920609      3.40%     94.08% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4       249681      0.92%     95.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5      1070575      3.96%     98.96% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6        80324      0.30%     99.25% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7        58368      0.22%     99.47% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8       143409      0.53%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total     27065920                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts     12760039                       # Number of instructions committed
system.switch_cpus7.commit.committedOps      14995085                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs               5701212                       # Number of memory references committed
system.switch_cpus7.commit.loads              3743828                       # Number of loads committed
system.switch_cpus7.commit.membars                954                       # Number of memory barriers committed
system.switch_cpus7.commit.branches           1980639                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts         13333880                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls       145284                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events       143409                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads            43416392                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes           33240277                       # The number of ROB writes
system.switch_cpus7.timesIdled                 522103                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles                1394297                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts           12760039                       # Number of Instructions Simulated
system.switch_cpus7.committedOps             14995085                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total     12760039                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.250191                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.250191                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.444407                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.444407                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads        77799837                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes       18256755                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads       19682666                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes          1908                       # number of misc regfile writes
system.l2.replacements                          15520                       # number of replacements
system.l2.tagsinuse                      32765.505554                       # Cycle average of tags in use
system.l2.total_refs                          2086353                       # Total number of references to valid blocks.
system.l2.sampled_refs                          48282                       # Sample count of references to valid blocks.
system.l2.avg_refs                          43.211818                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           320.918732                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     23.821867                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data    795.691120                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     29.342321                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    716.724274                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     28.910359                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data    495.354792                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst     30.022527                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data   1480.535914                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.inst     29.439476                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.data   1477.743979                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.inst     28.918600                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.data    477.515351                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.inst     28.763109                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.data    722.607322                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.inst     30.261089                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.data   1476.733359                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           3522.432286                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           3084.726759                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           1751.662722                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data           3810.154190                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu4.data           3795.075687                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu5.data           1767.578721                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu6.data           3071.251884                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu7.data           3769.319114                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.009794                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000727                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.024283                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000895                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.021873                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000882                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.015117                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.000916                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.045182                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.inst     0.000898                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.data     0.045097                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.inst     0.000883                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.data     0.014573                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.inst     0.000878                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.data     0.022052                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.inst     0.000923                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.data     0.045066                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.107496                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.094138                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.053457                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.116277                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu4.data             0.115817                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu5.data             0.053942                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu6.data             0.093727                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu7.data             0.115030                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999924                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data         4492                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         4608                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data         3196                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data         6203                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.data         6219                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.data         3237                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.data         4620                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.data         6211                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   38796                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            15311                       # number of Writeback hits
system.l2.Writeback_hits::total                 15311                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus0.data            9                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data           18                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data           16                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data            9                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus4.data            9                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus5.data           15                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus6.data           18                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus7.data            9                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   103                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data         4501                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         4626                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data         3212                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data         6212                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.data         6228                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.data         3252                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.data         4638                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.data         6220                       # number of demand (read+write) hits
system.l2.demand_hits::total                    38899                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data         4501                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         4626                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data         3212                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data         6212                       # number of overall hits
system.l2.overall_hits::switch_cpus4.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus4.data         6228                       # number of overall hits
system.l2.overall_hits::switch_cpus5.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus5.data         3252                       # number of overall hits
system.l2.overall_hits::switch_cpus6.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus6.data         4638                       # number of overall hits
system.l2.overall_hits::switch_cpus7.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus7.data         6220                       # number of overall hits
system.l2.overall_hits::total                   38899                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           29                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         1527                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           36                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         1494                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           34                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data          985                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           35                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data         2932                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.inst           35                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.data         2916                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.inst           34                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.data          950                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.inst           36                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.data         1526                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.inst           36                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.data         2915                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 15520                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           29                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         1527                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           36                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         1494                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           34                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data          985                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           35                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data         2932                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.inst           35                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.data         2916                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.inst           34                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.data          950                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.inst           36                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.data         1526                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.inst           36                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.data         2915                       # number of demand (read+write) misses
system.l2.demand_misses::total                  15520                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           29                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         1527                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           36                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         1494                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           34                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data          985                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           35                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data         2932                       # number of overall misses
system.l2.overall_misses::switch_cpus4.inst           35                       # number of overall misses
system.l2.overall_misses::switch_cpus4.data         2916                       # number of overall misses
system.l2.overall_misses::switch_cpus5.inst           34                       # number of overall misses
system.l2.overall_misses::switch_cpus5.data          950                       # number of overall misses
system.l2.overall_misses::switch_cpus6.inst           36                       # number of overall misses
system.l2.overall_misses::switch_cpus6.data         1526                       # number of overall misses
system.l2.overall_misses::switch_cpus7.inst           36                       # number of overall misses
system.l2.overall_misses::switch_cpus7.data         2915                       # number of overall misses
system.l2.overall_misses::total                 15520                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      4719297                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    253707124                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      5820395                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    251744612                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      5767934                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data    167055385                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst      5561547                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data    483935785                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.inst      5605800                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.data    481821376                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.inst      5453195                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.data    160273612                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.inst      6111177                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.data    258555360                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.inst      5802969                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.data    482213695                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      2584149263                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      4719297                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    253707124                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      5820395                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    251744612                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      5767934                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data    167055385                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst      5561547                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data    483935785                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.inst      5605800                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.data    481821376                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.inst      5453195                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.data    160273612                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.inst      6111177                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.data    258555360                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.inst      5802969                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.data    482213695                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       2584149263                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      4719297                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    253707124                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      5820395                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    251744612                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      5767934                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data    167055385                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst      5561547                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data    483935785                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.inst      5605800                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.data    481821376                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.inst      5453195                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.data    160273612                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.inst      6111177                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.data    258555360                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.inst      5802969                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.data    482213695                       # number of overall miss cycles
system.l2.overall_miss_latency::total      2584149263                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           30                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data         6019                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           37                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         6102                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           36                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data         4181                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           36                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data         9135                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.inst           36                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.data         9135                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.inst           36                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.data         4187                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.inst           37                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.data         6146                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.inst           37                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.data         9126                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               54316                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        15311                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             15311                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data            9                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data           18                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data           16                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data            9                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus4.data            9                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus5.data           15                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus6.data           18                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus7.data            9                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               103                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           30                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data         6028                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           37                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         6120                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           36                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data         4197                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           36                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data         9144                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.inst           36                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.data         9144                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.inst           36                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.data         4202                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.inst           37                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.data         6164                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.inst           37                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.data         9135                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                54419                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           30                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data         6028                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           37                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         6120                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           36                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data         4197                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           36                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data         9144                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.inst           36                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.data         9144                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.inst           36                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.data         4202                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.inst           37                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.data         6164                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.inst           37                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.data         9135                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               54419                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.966667                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.253697                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.972973                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.244838                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.944444                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.235590                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.972222                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.320963                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.inst     0.972222                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.data     0.319212                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.inst     0.944444                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.data     0.226893                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.inst     0.972973                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.data     0.248292                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.inst     0.972973                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.data     0.319417                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.285735                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.966667                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.253318                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.972973                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.244118                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.944444                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.234691                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.972222                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.320647                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.inst     0.972222                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.data     0.318898                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.inst     0.944444                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.data     0.226083                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.inst     0.972973                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.data     0.247567                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.inst     0.972973                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.data     0.319102                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.285195                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.966667                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.253318                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.972973                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.244118                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.944444                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.234691                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.972222                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.320647                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.inst     0.972222                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.data     0.318898                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.inst     0.944444                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.data     0.226083                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.inst     0.972973                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.data     0.247567                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.inst     0.972973                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.data     0.319102                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.285195                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 162734.379310                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 166147.428946                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 161677.638889                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 168503.756359                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 169645.117647                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 169599.375635                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 158901.342857                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 165053.132674                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.inst 160165.714286                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.data 165233.668038                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.inst 160388.088235                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.data 168709.065263                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.inst 169754.916667                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.data 169433.394495                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.inst 161193.583333                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.data 165424.938250                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 166504.462822                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 162734.379310                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 166147.428946                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 161677.638889                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 168503.756359                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 169645.117647                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 169599.375635                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 158901.342857                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 165053.132674                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.inst 160165.714286                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.data 165233.668038                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.inst 160388.088235                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.data 168709.065263                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.inst 169754.916667                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.data 169433.394495                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.inst 161193.583333                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.data 165424.938250                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 166504.462822                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 162734.379310                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 166147.428946                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 161677.638889                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 168503.756359                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 169645.117647                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 169599.375635                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 158901.342857                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 165053.132674                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.inst 160165.714286                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.data 165233.668038                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.inst 160388.088235                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.data 168709.065263                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.inst 169754.916667                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.data 169433.394495                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.inst 161193.583333                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.data 165424.938250                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 166504.462822                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 5484                       # number of writebacks
system.l2.writebacks::total                      5484                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           29                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         1527                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           36                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         1494                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           34                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data          985                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           35                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data         2932                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.inst           35                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.data         2916                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.inst           34                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.data          950                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.inst           36                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.data         1526                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.inst           36                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.data         2915                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            15520                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           29                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         1527                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           36                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         1494                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           34                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data          985                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           35                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data         2932                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.inst           35                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.data         2916                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.inst           34                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.data          950                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.inst           36                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.data         1526                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.inst           36                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.data         2915                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             15520                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           29                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         1527                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           36                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         1494                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           34                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data          985                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           35                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data         2932                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.inst           35                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.data         2916                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.inst           34                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.data          950                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.inst           36                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.data         1526                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.inst           36                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.data         2915                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            15520                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      3030130                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    164744275                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      3724779                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    164715430                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      3790356                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data    109705187                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst      3519092                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data    313255515                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.inst      3571832                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.data    312061559                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.inst      3472775                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.data    104939440                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.inst      4016385                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.data    169668480                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.inst      3706895                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.data    312546623                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   1680468753                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      3030130                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    164744275                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      3724779                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    164715430                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      3790356                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data    109705187                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst      3519092                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data    313255515                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.inst      3571832                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.data    312061559                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.inst      3472775                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.data    104939440                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.inst      4016385                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.data    169668480                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.inst      3706895                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.data    312546623                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1680468753                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      3030130                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    164744275                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      3724779                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    164715430                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      3790356                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data    109705187                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst      3519092                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data    313255515                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.inst      3571832                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.data    312061559                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.inst      3472775                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.data    104939440                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.inst      4016385                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.data    169668480                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.inst      3706895                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.data    312546623                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1680468753                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.966667                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.253697                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.972973                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.244838                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.944444                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.235590                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.972222                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.320963                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.972222                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.data     0.319212                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.944444                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.data     0.226893                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.972973                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.data     0.248292                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.972973                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.data     0.319417                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.285735                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.966667                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.253318                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.972973                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.244118                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.944444                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.234691                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.972222                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.320647                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.inst     0.972222                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.data     0.318898                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.inst     0.944444                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.data     0.226083                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.inst     0.972973                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.data     0.247567                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.inst     0.972973                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.data     0.319102                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.285195                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.966667                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.253318                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.972973                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.244118                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.944444                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.234691                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.972222                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.320647                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.inst     0.972222                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.data     0.318898                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.inst     0.944444                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.data     0.226083                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.inst     0.972973                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.data     0.247567                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.inst     0.972973                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.data     0.319102                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.285195                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 104487.241379                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 107887.540930                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 103466.083333                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 110251.291834                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 111481.058824                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 111375.824365                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 100545.485714                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 106840.216576                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 102052.342857                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 107016.995542                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 102140.441176                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 110462.568421                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 111566.250000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 111185.111402                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 102969.305556                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 107220.110806                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 108277.625838                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 104487.241379                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 107887.540930                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 103466.083333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 110251.291834                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 111481.058824                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 111375.824365                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 100545.485714                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 106840.216576                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.inst 102052.342857                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.data 107016.995542                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.inst 102140.441176                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.data 110462.568421                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.inst 111566.250000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.data 111185.111402                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.inst 102969.305556                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.data 107220.110806                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 108277.625838                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 104487.241379                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 107887.540930                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 103466.083333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 110251.291834                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 111481.058824                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 111375.824365                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 100545.485714                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 106840.216576                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.inst 102052.342857                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.data 107016.995542                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.inst 102140.441176                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.data 110462.568421                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.inst 111566.250000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.data 111185.111402                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.inst 102969.305556                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.data 107220.110806                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 108277.625838                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     1                       # number of replacements
system.cpu0.icache.tagsinuse               551.999265                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001432854                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   557                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1797904.585278                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    25.829741                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst   526.169524                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.041394                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.843220                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.884614                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1400585                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1400585                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1400585                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1400585                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1400585                       # number of overall hits
system.cpu0.icache.overall_hits::total        1400585                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           39                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           39                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           39                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            39                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           39                       # number of overall misses
system.cpu0.icache.overall_misses::total           39                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      6200983                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      6200983                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      6200983                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      6200983                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      6200983                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      6200983                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1400624                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1400624                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1400624                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1400624                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1400624                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1400624                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000028                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000028                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000028                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000028                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000028                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000028                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 158999.564103                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 158999.564103                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 158999.564103                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 158999.564103                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 158999.564103                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 158999.564103                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            9                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            9                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            9                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           30                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           30                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           30                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           30                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           30                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           30                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      5069384                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      5069384                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      5069384                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      5069384                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      5069384                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      5069384                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000021                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000021                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000021                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000021                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000021                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 168979.466667                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 168979.466667                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 168979.466667                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 168979.466667                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 168979.466667                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 168979.466667                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  6028                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               221204745                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  6284                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              35201.264322                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   184.680812                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    71.319188                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.721409                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.278591                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      2072473                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        2072473                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       386426                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        386426                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data          925                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          925                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data          909                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          909                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      2458899                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         2458899                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      2458899                       # number of overall hits
system.cpu0.dcache.overall_hits::total        2458899                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        20094                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        20094                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           45                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           45                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        20139                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         20139                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        20139                       # number of overall misses
system.cpu0.dcache.overall_misses::total        20139                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   2124936666                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   2124936666                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      3714684                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      3714684                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   2128651350                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   2128651350                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   2128651350                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   2128651350                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      2092567                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      2092567                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       386471                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       386471                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data          925                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          925                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data          909                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          909                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      2479038                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      2479038                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      2479038                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      2479038                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.009603                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.009603                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000116                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000116                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.008124                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.008124                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.008124                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.008124                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 105749.809197                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 105749.809197                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 82548.533333                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 82548.533333                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 105697.966632                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 105697.966632                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 105697.966632                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 105697.966632                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          844                       # number of writebacks
system.cpu0.dcache.writebacks::total              844                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        14075                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        14075                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           36                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           36                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        14111                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        14111                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        14111                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        14111                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         6019                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         6019                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data            9                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total            9                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         6028                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         6028                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         6028                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         6028                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    566945490                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    566945490                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       582074                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       582074                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    567527564                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    567527564                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    567527564                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    567527564                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002876                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002876                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002432                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002432                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002432                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002432                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 94192.638312                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 94192.638312                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 64674.888889                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 64674.888889                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 94148.567352                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 94148.567352                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 94148.567352                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 94148.567352                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               512.514800                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1076052543                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   519                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2073318.965318                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    30.514800                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          482                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.048902                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.772436                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.821338                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1384716                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1384716                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1384716                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1384716                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1384716                       # number of overall hits
system.cpu1.icache.overall_hits::total        1384716                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           46                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           46                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           46                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            46                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           46                       # number of overall misses
system.cpu1.icache.overall_misses::total           46                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      7412013                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      7412013                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      7412013                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      7412013                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      7412013                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      7412013                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1384762                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1384762                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1384762                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1384762                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1384762                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1384762                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000033                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000033                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000033                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000033                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000033                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000033                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 161130.717391                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 161130.717391                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 161130.717391                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 161130.717391                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 161130.717391                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 161130.717391                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            9                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            9                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            9                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           37                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           37                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           37                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           37                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           37                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           37                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      6263151                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      6263151                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      6263151                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      6263151                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      6263151                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      6263151                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000027                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000027                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000027                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000027                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 169274.351351                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 169274.351351                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 169274.351351                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 169274.351351                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 169274.351351                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 169274.351351                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  6120                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               170151062                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  6376                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              26686.176600                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   227.574426                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    28.425574                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.888963                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.111037                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data       971304                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         971304                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       822631                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        822631                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1975                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1975                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1894                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1894                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1793935                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1793935                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1793935                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1793935                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        20930                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        20930                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          267                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          267                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        21197                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         21197                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        21197                       # number of overall misses
system.cpu1.dcache.overall_misses::total        21197                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   2526545376                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   2526545376                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data     29674628                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     29674628                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   2556220004                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   2556220004                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   2556220004                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   2556220004                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data       992234                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       992234                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       822898                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       822898                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1975                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1975                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1894                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1894                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1815132                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1815132                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1815132                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1815132                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.021094                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.021094                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000324                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000324                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.011678                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.011678                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.011678                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.011678                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 120714.064787                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 120714.064787                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 111140.928839                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 111140.928839                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 120593.480398                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 120593.480398                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 120593.480398                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 120593.480398                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         2503                       # number of writebacks
system.cpu1.dcache.writebacks::total             2503                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        14828                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        14828                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          249                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          249                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        15077                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        15077                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        15077                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        15077                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         6102                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         6102                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           18                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           18                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         6120                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         6120                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         6120                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         6120                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    572195435                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    572195435                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      1207452                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      1207452                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    573402887                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    573402887                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    573402887                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    573402887                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006150                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006150                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.003372                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.003372                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.003372                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.003372                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 93771.785480                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 93771.785480                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 67080.666667                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 67080.666667                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 93693.282190                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 93693.282190                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 93693.282190                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 93693.282190                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               486.193453                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1077533171                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   491                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2194568.576375                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    31.193453                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          455                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.049990                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.729167                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.779156                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1409157                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1409157                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1409157                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1409157                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1409157                       # number of overall hits
system.cpu2.icache.overall_hits::total        1409157                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           48                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           48                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           48                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            48                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           48                       # number of overall misses
system.cpu2.icache.overall_misses::total           48                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      8242795                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      8242795                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      8242795                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      8242795                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      8242795                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      8242795                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1409205                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1409205                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1409205                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1409205                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1409205                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1409205                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000034                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000034                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000034                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000034                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000034                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000034                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 171724.895833                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 171724.895833                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 171724.895833                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 171724.895833                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 171724.895833                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 171724.895833                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst           12                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst           12                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst           12                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           36                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           36                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           36                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           36                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           36                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           36                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      6338826                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      6338826                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      6338826                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      6338826                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      6338826                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      6338826                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000026                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000026                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000026                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000026                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 176078.500000                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 176078.500000                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 176078.500000                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 176078.500000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 176078.500000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 176078.500000                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  4197                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               160310339                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  4453                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              36000.525264                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   221.083486                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    34.916514                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.863607                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.136393                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      1121846                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        1121846                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       833016                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        833016                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         2136                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         2136                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         2024                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         2024                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      1954862                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1954862                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      1954862                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1954862                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        10788                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        10788                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data           76                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total           76                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        10864                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         10864                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        10864                       # number of overall misses
system.cpu2.dcache.overall_misses::total        10864                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   1096846686                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   1096846686                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      6000232                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      6000232                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   1102846918                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   1102846918                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   1102846918                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   1102846918                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      1132634                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      1132634                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       833092                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       833092                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         2136                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         2136                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         2024                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         2024                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      1965726                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1965726                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      1965726                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1965726                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.009525                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.009525                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000091                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000091                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.005527                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.005527                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.005527                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.005527                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 101672.848165                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 101672.848165                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 78950.421053                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 78950.421053                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 101513.891568                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 101513.891568                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 101513.891568                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 101513.891568                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets        14338                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets        14338                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks          959                       # number of writebacks
system.cpu2.dcache.writebacks::total              959                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         6607                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         6607                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data           60                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total           60                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         6667                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         6667                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         6667                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         6667                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         4181                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         4181                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data           16                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           16                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         4197                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         4197                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         4197                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         4197                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    387706291                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    387706291                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data      1136812                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      1136812                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    388843103                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    388843103                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    388843103                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    388843103                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003691                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003691                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002135                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002135                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002135                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002135                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 92730.516862                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 92730.516862                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 71050.750000                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 71050.750000                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 92647.868239                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 92647.868239                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 92647.868239                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 92647.868239                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     2                       # number of replacements
system.cpu3.icache.tagsinuse               572.741750                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1108891944                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   579                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1915184.704663                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    31.490216                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst   541.251534                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.050465                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.867390                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.917855                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1364626                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1364626                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1364626                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1364626                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1364626                       # number of overall hits
system.cpu3.icache.overall_hits::total        1364626                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           48                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           48                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           48                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            48                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           48                       # number of overall misses
system.cpu3.icache.overall_misses::total           48                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      7711445                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      7711445                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      7711445                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      7711445                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      7711445                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      7711445                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1364674                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1364674                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1364674                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1364674                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1364674                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1364674                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000035                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000035                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000035                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000035                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000035                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000035                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 160655.104167                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 160655.104167                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 160655.104167                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 160655.104167                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 160655.104167                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 160655.104167                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst           12                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst           12                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst           12                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           36                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           36                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           36                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           36                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           36                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           36                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      6067976                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      6067976                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      6067976                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      6067976                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      6067976                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      6067976                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000026                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000026                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000026                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000026                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 168554.888889                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 168554.888889                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 168554.888889                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 168554.888889                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 168554.888889                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 168554.888889                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  9144                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               440738462                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  9400                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              46887.070426                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   111.167805                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data   144.832195                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.434249                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.565751                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      3574671                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        3574671                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      1956472                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       1956472                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data          959                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          959                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data          954                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          954                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      5531143                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         5531143                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      5531143                       # number of overall hits
system.cpu3.dcache.overall_hits::total        5531143                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        32193                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        32193                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data           30                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total           30                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        32223                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         32223                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        32223                       # number of overall misses
system.cpu3.dcache.overall_misses::total        32223                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   3637501035                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   3637501035                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data      2626796                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total      2626796                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   3640127831                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   3640127831                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   3640127831                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   3640127831                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      3606864                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      3606864                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      1956502                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      1956502                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data          959                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          959                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data          954                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          954                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      5563366                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      5563366                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      5563366                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      5563366                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.008925                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.008925                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000015                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000015                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.005792                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.005792                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.005792                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.005792                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 112990.433790                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 112990.433790                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 87559.866667                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 87559.866667                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 112966.757627                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 112966.757627                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 112966.757627                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 112966.757627                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         2502                       # number of writebacks
system.cpu3.dcache.writebacks::total             2502                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        23058                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        23058                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data           21                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total           21                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        23079                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        23079                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        23079                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        23079                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         9135                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         9135                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data            9                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total            9                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         9144                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         9144                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         9144                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         9144                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    943158656                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    943158656                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data       676562                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total       676562                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    943835218                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    943835218                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    943835218                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    943835218                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.002533                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.002533                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.001644                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.001644                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.001644                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.001644                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 103246.705638                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 103246.705638                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 75173.555556                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 75173.555556                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 103219.074584                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 103219.074584                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 103219.074584                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 103219.074584                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     2                       # number of replacements
system.cpu4.icache.tagsinuse               572.063245                       # Cycle average of tags in use
system.cpu4.icache.total_refs              1108891808                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   579                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              1915184.469775                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    30.474593                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst   541.588652                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.048837                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.867931                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.916768                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst      1364490                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total        1364490                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst      1364490                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total         1364490                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst      1364490                       # number of overall hits
system.cpu4.icache.overall_hits::total        1364490                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           47                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           47                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           47                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            47                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           47                       # number of overall misses
system.cpu4.icache.overall_misses::total           47                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst      8430850                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total      8430850                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst      8430850                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total      8430850                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst      8430850                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total      8430850                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst      1364537                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total      1364537                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst      1364537                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total      1364537                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst      1364537                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total      1364537                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000034                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000034                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000034                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000034                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000034                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000034                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 179379.787234                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 179379.787234                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 179379.787234                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 179379.787234                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 179379.787234                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 179379.787234                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst           11                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst           11                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst           11                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           36                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           36                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           36                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           36                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           36                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           36                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst      6542621                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total      6542621                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst      6542621                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total      6542621                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst      6542621                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total      6542621                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000026                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000026                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000026                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000026                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 181739.472222                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 181739.472222                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 181739.472222                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 181739.472222                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 181739.472222                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 181739.472222                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                  9144                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               440737340                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                  9400                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs              46886.951064                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   111.166686                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data   144.833314                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.434245                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.565755                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data      3573925                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total        3573925                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data      1956098                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total       1956098                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data          957                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total          957                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data          954                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total          954                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data      5530023                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total         5530023                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data      5530023                       # number of overall hits
system.cpu4.dcache.overall_hits::total        5530023                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data        32250                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total        32250                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data           29                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total           29                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data        32279                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total         32279                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data        32279                       # number of overall misses
system.cpu4.dcache.overall_misses::total        32279                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data   3647925395                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total   3647925395                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data      2534191                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total      2534191                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data   3650459586                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total   3650459586                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data   3650459586                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total   3650459586                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data      3606175                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total      3606175                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data      1956127                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total      1956127                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data          957                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total          957                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data          954                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total          954                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data      5562302                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total      5562302                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data      5562302                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total      5562302                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.008943                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.008943                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.000015                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.000015                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.005803                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.005803                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.005803                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.005803                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 113113.965736                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 113113.965736                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data 87385.896552                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 87385.896552                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 113090.851204                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 113090.851204                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 113090.851204                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 113090.851204                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks         2545                       # number of writebacks
system.cpu4.dcache.writebacks::total             2545                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data        23115                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total        23115                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data           20                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total           20                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data        23135                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total        23135                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data        23135                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total        23135                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data         9135                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total         9135                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus4.data            9                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total            9                       # number of WriteReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data         9144                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total         9144                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data         9144                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total         9144                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data    943859908                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total    943859908                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus4.data       670129                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total       670129                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data    944530037                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total    944530037                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data    944530037                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total    944530037                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.002533                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.002533                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus4.data     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.001644                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.001644                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.001644                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.001644                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 103323.471045                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 103323.471045                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus4.data 74458.777778                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 74458.777778                       # average WriteReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 103295.060914                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 103295.060914                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 103295.060914                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 103295.060914                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     0                       # number of replacements
system.cpu5.icache.tagsinuse               486.039253                       # Cycle average of tags in use
system.cpu5.icache.total_refs              1077533685                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   491                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              2194569.623218                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    31.039253                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst          455                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.049742                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.729167                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.778909                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst      1409671                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total        1409671                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst      1409671                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total         1409671                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst      1409671                       # number of overall hits
system.cpu5.icache.overall_hits::total        1409671                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           47                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           47                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           47                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            47                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           47                       # number of overall misses
system.cpu5.icache.overall_misses::total           47                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst      7812614                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total      7812614                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst      7812614                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total      7812614                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst      7812614                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total      7812614                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst      1409718                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total      1409718                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst      1409718                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total      1409718                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst      1409718                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total      1409718                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000033                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000033                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000033                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000033                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000033                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000033                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 166225.829787                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 166225.829787                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 166225.829787                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 166225.829787                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 166225.829787                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 166225.829787                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst           11                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst           11                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst           11                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           36                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           36                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           36                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           36                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           36                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           36                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst      6024811                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total      6024811                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst      6024811                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total      6024811                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst      6024811                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total      6024811                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000026                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000026                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000026                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000026                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 167355.861111                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 167355.861111                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 167355.861111                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 167355.861111                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 167355.861111                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 167355.861111                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                  4202                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               160313032                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                  4458                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs              35960.751907                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   221.099280                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data    34.900720                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.863669                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.136331                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data      1123467                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total        1123467                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data       834091                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total        834091                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data         2131                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total         2131                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data         2026                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total         2026                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data      1957558                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total         1957558                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data      1957558                       # number of overall hits
system.cpu5.dcache.overall_hits::total        1957558                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data        10827                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total        10827                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data           75                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total           75                       # number of WriteReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data        10902                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total         10902                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data        10902                       # number of overall misses
system.cpu5.dcache.overall_misses::total        10902                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data   1086163772                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total   1086163772                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus5.data      5815941                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total      5815941                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data   1091979713                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total   1091979713                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data   1091979713                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total   1091979713                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data      1134294                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total      1134294                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data       834166                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total       834166                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data         2131                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total         2131                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data         2026                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total         2026                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data      1968460                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total      1968460                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data      1968460                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total      1968460                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.009545                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.009545                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.000090                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.000090                       # miss rate for WriteReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.005538                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.005538                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.005538                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.005538                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 100319.919830                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 100319.919830                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus5.data 77545.880000                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 77545.880000                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 100163.246469                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 100163.246469                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 100163.246469                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 100163.246469                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks          958                       # number of writebacks
system.cpu5.dcache.writebacks::total              958                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data         6640                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total         6640                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus5.data           60                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total           60                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data         6700                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total         6700                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data         6700                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total         6700                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data         4187                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total         4187                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus5.data           15                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total           15                       # number of WriteReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data         4202                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total         4202                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data         4202                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total         4202                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data    382943787                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total    382943787                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus5.data      1083946                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total      1083946                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data    384027733                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total    384027733                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data    384027733                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total    384027733                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.003691                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.003691                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus5.data     0.000018                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000018                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.002135                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.002135                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.002135                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.002135                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 91460.183186                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 91460.183186                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus5.data 72263.066667                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 72263.066667                       # average WriteReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 91391.654688                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 91391.654688                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 91391.654688                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 91391.654688                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     0                       # number of replacements
system.cpu6.icache.tagsinuse               511.805216                       # Cycle average of tags in use
system.cpu6.icache.total_refs              1076051356                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   519                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              2073316.678227                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    29.805216                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst          482                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.047765                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.772436                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.820201                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst      1383529                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total        1383529                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst      1383529                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total         1383529                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst      1383529                       # number of overall hits
system.cpu6.icache.overall_hits::total        1383529                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           45                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           45                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           45                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            45                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           45                       # number of overall misses
system.cpu6.icache.overall_misses::total           45                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst      7570204                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total      7570204                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst      7570204                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total      7570204                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst      7570204                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total      7570204                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst      1383574                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total      1383574                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst      1383574                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total      1383574                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst      1383574                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total      1383574                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000033                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000033                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000033                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000033                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000033                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000033                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 168226.755556                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 168226.755556                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 168226.755556                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 168226.755556                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 168226.755556                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 168226.755556                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst            8                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst            8                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst            8                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           37                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           37                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           37                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           37                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           37                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           37                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst      6559218                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total      6559218                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst      6559218                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total      6559218                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst      6559218                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total      6559218                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000027                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000027                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000027                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000027                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 177276.162162                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 177276.162162                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 177276.162162                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 177276.162162                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 177276.162162                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 177276.162162                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                  6164                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               170149458                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                  6420                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs              26503.030841                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   227.575107                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data    28.424893                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.888965                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.111035                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data       970237                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total         970237                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data       822137                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total        822137                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data         1933                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total         1933                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data         1893                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total         1893                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data      1792374                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total         1792374                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data      1792374                       # number of overall hits
system.cpu6.dcache.overall_hits::total        1792374                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data        21119                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total        21119                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data          266                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total          266                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data        21385                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total         21385                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data        21385                       # number of overall misses
system.cpu6.dcache.overall_misses::total        21385                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data   2563448038                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total   2563448038                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data     30037157                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total     30037157                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data   2593485195                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total   2593485195                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data   2593485195                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total   2593485195                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data       991356                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total       991356                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data       822403                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total       822403                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data         1933                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total         1933                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data         1893                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total         1893                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data      1813759                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total      1813759                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data      1813759                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total      1813759                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.021303                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.021303                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.000323                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.000323                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.011790                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.011790                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.011790                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.011790                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 121381.127800                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 121381.127800                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data 112921.642857                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 112921.642857                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 121275.903437                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 121275.903437                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 121275.903437                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 121275.903437                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks         2458                       # number of writebacks
system.cpu6.dcache.writebacks::total             2458                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data        14973                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total        14973                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data          248                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total          248                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data        15221                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total        15221                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data        15221                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total        15221                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data         6146                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total         6146                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus6.data           18                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total           18                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data         6164                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total         6164                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data         6164                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total         6164                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data    581676113                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total    581676113                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus6.data      1176291                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total      1176291                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data    582852404                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total    582852404                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data    582852404                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total    582852404                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.006200                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.006200                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus6.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.003398                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.003398                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.003398                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.003398                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 94643.038236                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 94643.038236                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus6.data 65349.500000                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 65349.500000                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 94557.495782                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 94557.495782                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 94557.495782                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 94557.495782                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     3                       # number of replacements
system.cpu7.icache.tagsinuse               572.732303                       # Cycle average of tags in use
system.cpu7.icache.total_refs              1108891908                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   580                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              1911882.600000                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    32.017810                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst   540.714493                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.051311                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.866530                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.917840                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst      1364590                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total        1364590                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst      1364590                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total         1364590                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst      1364590                       # number of overall hits
system.cpu7.icache.overall_hits::total        1364590                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           49                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           49                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           49                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            49                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           49                       # number of overall misses
system.cpu7.icache.overall_misses::total           49                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst      8831613                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total      8831613                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst      8831613                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total      8831613                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst      8831613                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total      8831613                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst      1364639                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total      1364639                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst      1364639                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total      1364639                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst      1364639                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total      1364639                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000036                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000036                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000036                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000036                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000036                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000036                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst       180237                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total       180237                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst       180237                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total       180237                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst       180237                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total       180237                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst           12                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst           12                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst           12                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           37                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           37                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           37                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           37                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           37                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           37                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst      6926882                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total      6926882                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst      6926882                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total      6926882                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst      6926882                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total      6926882                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000027                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000027                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000027                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000027                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 187213.027027                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 187213.027027                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 187213.027027                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 187213.027027                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 187213.027027                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 187213.027027                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                  9133                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               440735474                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                  9389                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs              46941.684311                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   111.144610                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data   144.855390                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.434159                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.565841                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data      3572734                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total        3572734                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data      1955424                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total       1955424                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data          956                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total          956                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data          954                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total          954                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data      5528158                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total         5528158                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data      5528158                       # number of overall hits
system.cpu7.dcache.overall_hits::total        5528158                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data        32099                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total        32099                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data           29                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total           29                       # number of WriteReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data        32128                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total         32128                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data        32128                       # number of overall misses
system.cpu7.dcache.overall_misses::total        32128                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data   3633756515                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total   3633756515                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data      2406254                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total      2406254                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data   3636162769                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total   3636162769                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data   3636162769                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total   3636162769                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data      3604833                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total      3604833                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data      1955453                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total      1955453                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data          956                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total          956                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data          954                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total          954                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data      5560286                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total      5560286                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data      5560286                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total      5560286                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.008904                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.008904                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.000015                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.000015                       # miss rate for WriteReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.005778                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.005778                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.005778                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.005778                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 113204.664164                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 113204.664164                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data 82974.275862                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 82974.275862                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 113177.377023                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 113177.377023                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 113177.377023                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 113177.377023                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks         2542                       # number of writebacks
system.cpu7.dcache.writebacks::total             2542                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data        22973                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total        22973                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data           20                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total           20                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data        22993                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total        22993                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data        22993                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total        22993                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data         9126                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total         9126                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus7.data            9                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total            9                       # number of WriteReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data         9135                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total         9135                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data         9135                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total         9135                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data    942140022                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total    942140022                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus7.data       619142                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total       619142                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data    942759164                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total    942759164                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data    942759164                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total    942759164                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.002532                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.002532                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus7.data     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.001643                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.001643                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.001643                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.001643                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 103236.907955                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 103236.907955                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus7.data 68793.555556                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 68793.555556                       # average WriteReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 103202.973618                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 103202.973618                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 103202.973618                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 103202.973618                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
