Analysis & Synthesis report for jogo_da_memoria
Sun Jun 10 13:24:21 2018
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. State Machine - |game_control|kbdex_ctrl:kbdex_ctrl_inst|cmdstate
 11. State Machine - |game_control|kbdex_ctrl:kbdex_ctrl_inst|state
 12. State Machine - |game_control|vga_ball:vga|estado
 13. User-Specified and Inferred Latches
 14. Registers Removed During Synthesis
 15. Removed Registers Triggering Further Register Optimizations
 16. General Register Statistics
 17. Inverted Register Statistics
 18. Registers Packed Into Inferred Megafunctions
 19. Multiplexer Restructuring Statistics (Restructuring Performed)
 20. Source assignments for vga_ball:vga|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_qkl1:auto_generated
 21. Parameter Settings for User Entity Instance: vga_ball:vga|vgacon:vga_controller
 22. Parameter Settings for User Entity Instance: vga_ball:vga|vgacon:vga_controller|vga_pll:divider|vga_pll_0002:vga_pll_inst|altera_pll:altera_pll_i
 23. Parameter Settings for User Entity Instance: vga_ball:vga|vgacon:vga_controller|dual_clock_ram:vgamem
 24. Parameter Settings for User Entity Instance: kbdex_ctrl:kbdex_ctrl_inst
 25. Parameter Settings for User Entity Instance: kbdex_ctrl:kbdex_ctrl_inst|ps2_iobase:ps2_ctrl
 26. Parameter Settings for Inferred Entity Instance: vga_ball:vga|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0
 27. Parameter Settings for Inferred Entity Instance: vga_ball:vga|lpm_divide:Div23
 28. Parameter Settings for Inferred Entity Instance: vga_ball:vga|lpm_divide:Div21
 29. Parameter Settings for Inferred Entity Instance: vga_ball:vga|lpm_divide:Div19
 30. Parameter Settings for Inferred Entity Instance: vga_ball:vga|lpm_divide:Div18
 31. Parameter Settings for Inferred Entity Instance: vga_ball:vga|lpm_divide:Div17
 32. Parameter Settings for Inferred Entity Instance: vga_ball:vga|lpm_divide:Div20
 33. Parameter Settings for Inferred Entity Instance: vga_ball:vga|lpm_divide:Div22
 34. Parameter Settings for Inferred Entity Instance: vga_ball:vga|lpm_divide:Div24
 35. Parameter Settings for Inferred Entity Instance: vga_ball:vga|lpm_divide:Div16
 36. Parameter Settings for Inferred Entity Instance: vga_ball:vga|lpm_divide:Div14
 37. Parameter Settings for Inferred Entity Instance: vga_ball:vga|lpm_divide:Div12
 38. Parameter Settings for Inferred Entity Instance: vga_ball:vga|lpm_divide:Div10
 39. Parameter Settings for Inferred Entity Instance: vga_ball:vga|lpm_divide:Div9
 40. Parameter Settings for Inferred Entity Instance: vga_ball:vga|lpm_divide:Div8
 41. Parameter Settings for Inferred Entity Instance: vga_ball:vga|lpm_divide:Div11
 42. Parameter Settings for Inferred Entity Instance: vga_ball:vga|lpm_divide:Div13
 43. Parameter Settings for Inferred Entity Instance: vga_ball:vga|lpm_divide:Div15
 44. Parameter Settings for Inferred Entity Instance: vga_ball:vga|lpm_divide:Div6
 45. Parameter Settings for Inferred Entity Instance: vga_ball:vga|lpm_divide:Div4
 46. Parameter Settings for Inferred Entity Instance: vga_ball:vga|lpm_divide:Div2
 47. Parameter Settings for Inferred Entity Instance: vga_ball:vga|lpm_divide:Div1
 48. Parameter Settings for Inferred Entity Instance: vga_ball:vga|lpm_divide:Div0
 49. Parameter Settings for Inferred Entity Instance: vga_ball:vga|lpm_divide:Div3
 50. Parameter Settings for Inferred Entity Instance: vga_ball:vga|lpm_divide:Div5
 51. Parameter Settings for Inferred Entity Instance: vga_ball:vga|lpm_divide:Div7
 52. Parameter Settings for Inferred Entity Instance: vga_ball:vga|lpm_divide:Div31
 53. Parameter Settings for Inferred Entity Instance: vga_ball:vga|lpm_divide:Div29
 54. Parameter Settings for Inferred Entity Instance: vga_ball:vga|lpm_divide:Div27
 55. Parameter Settings for Inferred Entity Instance: vga_ball:vga|lpm_divide:Div26
 56. Parameter Settings for Inferred Entity Instance: vga_ball:vga|lpm_divide:Div25
 57. Parameter Settings for Inferred Entity Instance: vga_ball:vga|lpm_divide:Div28
 58. Parameter Settings for Inferred Entity Instance: vga_ball:vga|lpm_divide:Div30
 59. Parameter Settings for Inferred Entity Instance: vga_ball:vga|vgacon:vga_controller|lpm_divide:Div0
 60. Parameter Settings for Inferred Entity Instance: lpm_divide:Div0
 61. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod3
 62. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod2
 63. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod1
 64. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod0
 65. Parameter Settings for Inferred Entity Instance: play_table:gameplay|lpm_divide:Mod4
 66. Parameter Settings for Inferred Entity Instance: vga_ball:vga|vgacon:vga_controller|lpm_divide:Div1
 67. Parameter Settings for Inferred Entity Instance: play_table:gameplay|lpm_divide:Div1
 68. Parameter Settings for Inferred Entity Instance: play_table:gameplay|lpm_divide:Mod3
 69. Parameter Settings for Inferred Entity Instance: play_table:gameplay|lpm_divide:Div2
 70. Parameter Settings for Inferred Entity Instance: play_table:gameplay|lpm_divide:Mod5
 71. Parameter Settings for Inferred Entity Instance: play_table:gameplay|lpm_divide:Mod2
 72. Parameter Settings for Inferred Entity Instance: play_table:gameplay|lpm_divide:Mod6
 73. Parameter Settings for Inferred Entity Instance: play_table:gameplay|lpm_divide:Div3
 74. Parameter Settings for Inferred Entity Instance: play_table:gameplay|lpm_divide:Mod8
 75. Parameter Settings for Inferred Entity Instance: play_table:gameplay|lpm_divide:Mod7
 76. Parameter Settings for Inferred Entity Instance: ready_table:randomize|lpm_divide:Mod0
 77. Parameter Settings for Inferred Entity Instance: ready_table:randomize|lpm_divide:Mod1
 78. Parameter Settings for Inferred Entity Instance: ready_table:randomize|lpm_divide:Mod2
 79. altsyncram Parameter Settings by Entity Instance
 80. Port Connectivity Checks: "config_table:settings"
 81. Port Connectivity Checks: "kbd_alphanum:kbd_alphanum_inst|code2ascii:\G1:2:translate"
 82. Port Connectivity Checks: "kbd_alphanum:kbd_alphanum_inst|ff_t:caps_flop"
 83. Port Connectivity Checks: "kbd_alphanum:kbd_alphanum_inst|ff_d:shift_flop"
 84. Port Connectivity Checks: "kbdex_ctrl:kbdex_ctrl_inst"
 85. Port Connectivity Checks: "vga_ball:vga|vgacon:vga_controller"
 86. Post-Synthesis Netlist Statistics for Top Partition
 87. Elapsed Time Per Partition
 88. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Sun Jun 10 13:24:21 2018       ;
; Quartus Prime Version           ; 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Revision Name                   ; jogo_da_memoria                             ;
; Top-level Entity Name           ; game_control                                ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 1379                                        ;
; Total pins                      ; 95                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 36,864                                      ;
; Total DSP Blocks                ; 2                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 1                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; game_control       ; jogo_da_memoria    ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                         ;
+----------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                           ; Library ;
+----------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------+---------+
; vga_pll/vga_pll_0002.v           ; yes             ; User Verilog HDL File                  ; /home/ec2016/ra170600/Documents/MC613/git/vga_pll/vga_pll_0002.v       ;         ;
; vga_pll.vhd                      ; yes             ; User Wizard-Generated File             ; /home/ec2016/ra170600/Documents/MC613/git/vga_pll.vhd                  ;         ;
; vga_ball.vhd                     ; yes             ; User VHDL File                         ; /home/ec2016/ra170600/Documents/MC613/git/vga_ball.vhd                 ;         ;
; vgacon.vhd                       ; yes             ; User VHDL File                         ; /home/ec2016/ra170600/Documents/MC613/git/vgacon.vhd                   ;         ;
; play_table.vhd                   ; yes             ; User VHDL File                         ; /home/ec2016/ra170600/Documents/MC613/git/play_table.vhd               ;         ;
; ready_table.vhd                  ; yes             ; User VHDL File                         ; /home/ec2016/ra170600/Documents/MC613/git/ready_table.vhd              ;         ;
; config_table.vhd                 ; yes             ; User VHDL File                         ; /home/ec2016/ra170600/Documents/MC613/git/config_table.vhd             ;         ;
; game_control.vhd                 ; yes             ; User VHDL File                         ; /home/ec2016/ra170600/Documents/MC613/git/game_control.vhd             ;         ;
; bin2dec.vhd                      ; yes             ; User VHDL File                         ; /home/ec2016/ra170600/Documents/MC613/git/bin2dec.vhd                  ;         ;
; ps2_iobase.vhd                   ; yes             ; User VHDL File                         ; /home/ec2016/ra170600/Documents/MC613/git/ps2_iobase.vhd               ;         ;
; kbdex_ctrl.vhd                   ; yes             ; User VHDL File                         ; /home/ec2016/ra170600/Documents/MC613/git/kbdex_ctrl.vhd               ;         ;
; kbd_alphanum.vhd                 ; yes             ; User VHDL File                         ; /home/ec2016/ra170600/Documents/MC613/git/kbd_alphanum.vhd             ;         ;
; ff_t.vhd                         ; yes             ; User VHDL File                         ; /home/ec2016/ra170600/Documents/MC613/git/ff_t.vhd                     ;         ;
; ff_d.vhd                         ; yes             ; User VHDL File                         ; /home/ec2016/ra170600/Documents/MC613/git/ff_d.vhd                     ;         ;
; code2ascii.vhd                   ; yes             ; User VHDL File                         ; /home/ec2016/ra170600/Documents/MC613/git/code2ascii.vhd               ;         ;
; ascii_2_num.vhd                  ; yes             ; User VHDL File                         ; /home/ec2016/ra170600/Documents/MC613/git/ascii_2_num.vhd              ;         ;
; game_package.vhd                 ; yes             ; User VHDL File                         ; /home/ec2016/ra170600/Documents/MC613/git/game_package.vhd             ;         ;
; altera_pll.v                     ; yes             ; Megafunction                           ; /opt/altera/17.1/quartus/libraries/megafunctions/altera_pll.v          ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                           ; /opt/altera/17.1/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                           ; /opt/altera/17.1/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                           ; /opt/altera/17.1/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                           ; /opt/altera/17.1/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal171.inc                   ; yes             ; Megafunction                           ; /opt/altera/17.1/quartus/libraries/megafunctions/aglobal171.inc        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                           ; /opt/altera/17.1/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                       ; yes             ; Megafunction                           ; /opt/altera/17.1/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                           ; /opt/altera/17.1/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                           ; /opt/altera/17.1/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_qkl1.tdf           ; yes             ; Auto-Generated Megafunction            ; /home/ec2016/ra170600/Documents/MC613/git/db/altsyncram_qkl1.tdf       ;         ;
; vga_mem.mif                      ; yes             ; Auto-Found Memory Initialization File  ; /home/ec2016/ra170600/Documents/MC613/git/vga_mem.mif                  ;         ;
; db/decode_5la.tdf                ; yes             ; Auto-Generated Megafunction            ; /home/ec2016/ra170600/Documents/MC613/git/db/decode_5la.tdf            ;         ;
; db/decode_u0a.tdf                ; yes             ; Auto-Generated Megafunction            ; /home/ec2016/ra170600/Documents/MC613/git/db/decode_u0a.tdf            ;         ;
; db/mux_gfb.tdf                   ; yes             ; Auto-Generated Megafunction            ; /home/ec2016/ra170600/Documents/MC613/git/db/mux_gfb.tdf               ;         ;
; lpm_divide.tdf                   ; yes             ; Megafunction                           ; /opt/altera/17.1/quartus/libraries/megafunctions/lpm_divide.tdf        ;         ;
; abs_divider.inc                  ; yes             ; Megafunction                           ; /opt/altera/17.1/quartus/libraries/megafunctions/abs_divider.inc       ;         ;
; sign_div_unsign.inc              ; yes             ; Megafunction                           ; /opt/altera/17.1/quartus/libraries/megafunctions/sign_div_unsign.inc   ;         ;
; db/lpm_divide_4am.tdf            ; yes             ; Auto-Generated Megafunction            ; /home/ec2016/ra170600/Documents/MC613/git/db/lpm_divide_4am.tdf        ;         ;
; db/sign_div_unsign_akh.tdf       ; yes             ; Auto-Generated Megafunction            ; /home/ec2016/ra170600/Documents/MC613/git/db/sign_div_unsign_akh.tdf   ;         ;
; db/alt_u_div_qse.tdf             ; yes             ; Auto-Generated Megafunction            ; /home/ec2016/ra170600/Documents/MC613/git/db/alt_u_div_qse.tdf         ;         ;
; db/lpm_divide_dbm.tdf            ; yes             ; Auto-Generated Megafunction            ; /home/ec2016/ra170600/Documents/MC613/git/db/lpm_divide_dbm.tdf        ;         ;
; db/sign_div_unsign_jlh.tdf       ; yes             ; Auto-Generated Megafunction            ; /home/ec2016/ra170600/Documents/MC613/git/db/sign_div_unsign_jlh.tdf   ;         ;
; db/alt_u_div_cve.tdf             ; yes             ; Auto-Generated Megafunction            ; /home/ec2016/ra170600/Documents/MC613/git/db/alt_u_div_cve.tdf         ;         ;
; db/lpm_divide_a2m.tdf            ; yes             ; Auto-Generated Megafunction            ; /home/ec2016/ra170600/Documents/MC613/git/db/lpm_divide_a2m.tdf        ;         ;
; db/sign_div_unsign_dkh.tdf       ; yes             ; Auto-Generated Megafunction            ; /home/ec2016/ra170600/Documents/MC613/git/db/sign_div_unsign_dkh.tdf   ;         ;
; db/alt_u_div_0te.tdf             ; yes             ; Auto-Generated Megafunction            ; /home/ec2016/ra170600/Documents/MC613/git/db/alt_u_div_0te.tdf         ;         ;
; db/lpm_divide_42m.tdf            ; yes             ; Auto-Generated Megafunction            ; /home/ec2016/ra170600/Documents/MC613/git/db/lpm_divide_42m.tdf        ;         ;
; db/sign_div_unsign_7kh.tdf       ; yes             ; Auto-Generated Megafunction            ; /home/ec2016/ra170600/Documents/MC613/git/db/sign_div_unsign_7kh.tdf   ;         ;
; db/alt_u_div_kse.tdf             ; yes             ; Auto-Generated Megafunction            ; /home/ec2016/ra170600/Documents/MC613/git/db/alt_u_div_kse.tdf         ;         ;
; db/lpm_divide_65m.tdf            ; yes             ; Auto-Generated Megafunction            ; /home/ec2016/ra170600/Documents/MC613/git/db/lpm_divide_65m.tdf        ;         ;
; db/sign_div_unsign_9nh.tdf       ; yes             ; Auto-Generated Megafunction            ; /home/ec2016/ra170600/Documents/MC613/git/db/sign_div_unsign_9nh.tdf   ;         ;
; db/alt_u_div_o2f.tdf             ; yes             ; Auto-Generated Megafunction            ; /home/ec2016/ra170600/Documents/MC613/git/db/alt_u_div_o2f.tdf         ;         ;
; db/lpm_divide_45m.tdf            ; yes             ; Auto-Generated Megafunction            ; /home/ec2016/ra170600/Documents/MC613/git/db/lpm_divide_45m.tdf        ;         ;
; db/sign_div_unsign_7nh.tdf       ; yes             ; Auto-Generated Megafunction            ; /home/ec2016/ra170600/Documents/MC613/git/db/sign_div_unsign_7nh.tdf   ;         ;
; db/alt_u_div_k2f.tdf             ; yes             ; Auto-Generated Megafunction            ; /home/ec2016/ra170600/Documents/MC613/git/db/alt_u_div_k2f.tdf         ;         ;
; db/lpm_divide_c2m.tdf            ; yes             ; Auto-Generated Megafunction            ; /home/ec2016/ra170600/Documents/MC613/git/db/lpm_divide_c2m.tdf        ;         ;
; db/sign_div_unsign_fkh.tdf       ; yes             ; Auto-Generated Megafunction            ; /home/ec2016/ra170600/Documents/MC613/git/db/sign_div_unsign_fkh.tdf   ;         ;
; db/alt_u_div_4te.tdf             ; yes             ; Auto-Generated Megafunction            ; /home/ec2016/ra170600/Documents/MC613/git/db/alt_u_div_4te.tdf         ;         ;
+----------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------+---------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimate of Logic utilization (ALMs needed) ; 3988           ;
;                                             ;                ;
; Combinational ALUT usage for logic          ; 6543           ;
;     -- 7 input functions                    ; 60             ;
;     -- 6 input functions                    ; 1243           ;
;     -- 5 input functions                    ; 656            ;
;     -- 4 input functions                    ; 1126           ;
;     -- <=3 input functions                  ; 3458           ;
;                                             ;                ;
; Dedicated logic registers                   ; 1379           ;
;                                             ;                ;
; I/O pins                                    ; 95             ;
; Total MLAB memory bits                      ; 0              ;
; Total block memory bits                     ; 36864          ;
;                                             ;                ;
; Total DSP Blocks                            ; 2              ;
;                                             ;                ;
; Total PLLs                                  ; 1              ;
;     -- PLLs                                 ; 1              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 1321           ;
; Total fan-out                               ; 29154          ;
; Average fan-out                             ; 3.59           ;
+---------------------------------------------+----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                 ;
+-------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; Compilation Hierarchy Node                      ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                 ; Entity Name         ; Library Name ;
+-------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; |game_control                                   ; 6543 (20)           ; 1379 (35)                 ; 36864             ; 2          ; 95   ; 0            ; |game_control                                                                                                                                       ; game_control        ; work         ;
;    |ascii_2_num:translate|                      ; 10 (10)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |game_control|ascii_2_num:translate                                                                                                                 ; ascii_2_num         ; work         ;
;    |bin2dec:print0|                             ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |game_control|bin2dec:print0                                                                                                                        ; bin2dec             ; work         ;
;    |bin2dec:print1|                             ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |game_control|bin2dec:print1                                                                                                                        ; bin2dec             ; work         ;
;    |bin2dec:print2|                             ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |game_control|bin2dec:print2                                                                                                                        ; bin2dec             ; work         ;
;    |bin2dec:print3|                             ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |game_control|bin2dec:print3                                                                                                                        ; bin2dec             ; work         ;
;    |bin2dec:print4|                             ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |game_control|bin2dec:print4                                                                                                                        ; bin2dec             ; work         ;
;    |bin2dec:print5|                             ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |game_control|bin2dec:print5                                                                                                                        ; bin2dec             ; work         ;
;    |config_table:settings|                      ; 74 (74)             ; 72 (72)                   ; 0                 ; 0          ; 0    ; 0            ; |game_control|config_table:settings                                                                                                                 ; config_table        ; work         ;
;    |kbd_alphanum:kbd_alphanum_inst|             ; 228 (83)            ; 2 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |game_control|kbd_alphanum:kbd_alphanum_inst                                                                                                        ; kbd_alphanum        ; work         ;
;       |code2ascii:\G1:0:translate|              ; 100 (100)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |game_control|kbd_alphanum:kbd_alphanum_inst|code2ascii:\G1:0:translate                                                                             ; code2ascii          ; work         ;
;       |code2ascii:\G1:1:translate|              ; 44 (44)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |game_control|kbd_alphanum:kbd_alphanum_inst|code2ascii:\G1:1:translate                                                                             ; code2ascii          ; work         ;
;       |ff_d:shift_flop|                         ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |game_control|kbd_alphanum:kbd_alphanum_inst|ff_d:shift_flop                                                                                        ; ff_d                ; work         ;
;       |ff_t:caps_flop|                          ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |game_control|kbd_alphanum:kbd_alphanum_inst|ff_t:caps_flop                                                                                         ; ff_t                ; work         ;
;    |kbdex_ctrl:kbdex_ctrl_inst|                 ; 193 (71)            ; 137 (59)                  ; 0                 ; 0          ; 0    ; 0            ; |game_control|kbdex_ctrl:kbdex_ctrl_inst                                                                                                            ; kbdex_ctrl          ; work         ;
;       |ps2_iobase:ps2_ctrl|                     ; 122 (122)           ; 78 (78)                   ; 0                 ; 0          ; 0    ; 0            ; |game_control|kbdex_ctrl:kbdex_ctrl_inst|ps2_iobase:ps2_ctrl                                                                                        ; ps2_iobase          ; work         ;
;    |lpm_divide:Div0|                            ; 27 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |game_control|lpm_divide:Div0                                                                                                                       ; lpm_divide          ; work         ;
;       |lpm_divide_4am:auto_generated|           ; 27 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |game_control|lpm_divide:Div0|lpm_divide_4am:auto_generated                                                                                         ; lpm_divide_4am      ; work         ;
;          |sign_div_unsign_akh:divider|          ; 27 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |game_control|lpm_divide:Div0|lpm_divide_4am:auto_generated|sign_div_unsign_akh:divider                                                             ; sign_div_unsign_akh ; work         ;
;             |alt_u_div_qse:divider|             ; 27 (27)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |game_control|lpm_divide:Div0|lpm_divide_4am:auto_generated|sign_div_unsign_akh:divider|alt_u_div_qse:divider                                       ; alt_u_div_qse       ; work         ;
;    |lpm_divide:Mod0|                            ; 9 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |game_control|lpm_divide:Mod0                                                                                                                       ; lpm_divide          ; work         ;
;       |lpm_divide_42m:auto_generated|           ; 9 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |game_control|lpm_divide:Mod0|lpm_divide_42m:auto_generated                                                                                         ; lpm_divide_42m      ; work         ;
;          |sign_div_unsign_7kh:divider|          ; 9 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |game_control|lpm_divide:Mod0|lpm_divide_42m:auto_generated|sign_div_unsign_7kh:divider                                                             ; sign_div_unsign_7kh ; work         ;
;             |alt_u_div_kse:divider|             ; 9 (9)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |game_control|lpm_divide:Mod0|lpm_divide_42m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_kse:divider                                       ; alt_u_div_kse       ; work         ;
;    |lpm_divide:Mod1|                            ; 9 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |game_control|lpm_divide:Mod1                                                                                                                       ; lpm_divide          ; work         ;
;       |lpm_divide_42m:auto_generated|           ; 9 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |game_control|lpm_divide:Mod1|lpm_divide_42m:auto_generated                                                                                         ; lpm_divide_42m      ; work         ;
;          |sign_div_unsign_7kh:divider|          ; 9 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |game_control|lpm_divide:Mod1|lpm_divide_42m:auto_generated|sign_div_unsign_7kh:divider                                                             ; sign_div_unsign_7kh ; work         ;
;             |alt_u_div_kse:divider|             ; 9 (9)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |game_control|lpm_divide:Mod1|lpm_divide_42m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_kse:divider                                       ; alt_u_div_kse       ; work         ;
;    |lpm_divide:Mod2|                            ; 38 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |game_control|lpm_divide:Mod2                                                                                                                       ; lpm_divide          ; work         ;
;       |lpm_divide_a2m:auto_generated|           ; 38 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |game_control|lpm_divide:Mod2|lpm_divide_a2m:auto_generated                                                                                         ; lpm_divide_a2m      ; work         ;
;          |sign_div_unsign_dkh:divider|          ; 38 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |game_control|lpm_divide:Mod2|lpm_divide_a2m:auto_generated|sign_div_unsign_dkh:divider                                                             ; sign_div_unsign_dkh ; work         ;
;             |alt_u_div_0te:divider|             ; 38 (38)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |game_control|lpm_divide:Mod2|lpm_divide_a2m:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_0te:divider                                       ; alt_u_div_0te       ; work         ;
;    |lpm_divide:Mod3|                            ; 32 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |game_control|lpm_divide:Mod3                                                                                                                       ; lpm_divide          ; work         ;
;       |lpm_divide_a2m:auto_generated|           ; 32 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |game_control|lpm_divide:Mod3|lpm_divide_a2m:auto_generated                                                                                         ; lpm_divide_a2m      ; work         ;
;          |sign_div_unsign_dkh:divider|          ; 32 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |game_control|lpm_divide:Mod3|lpm_divide_a2m:auto_generated|sign_div_unsign_dkh:divider                                                             ; sign_div_unsign_dkh ; work         ;
;             |alt_u_div_0te:divider|             ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |game_control|lpm_divide:Mod3|lpm_divide_a2m:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_0te:divider                                       ; alt_u_div_0te       ; work         ;
;    |play_table:gameplay|                        ; 1669 (1310)         ; 208 (208)                 ; 0                 ; 0          ; 0    ; 0            ; |game_control|play_table:gameplay                                                                                                                   ; play_table          ; work         ;
;       |lpm_divide:Div1|                         ; 39 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |game_control|play_table:gameplay|lpm_divide:Div1                                                                                                   ; lpm_divide          ; work         ;
;          |lpm_divide_4am:auto_generated|        ; 39 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |game_control|play_table:gameplay|lpm_divide:Div1|lpm_divide_4am:auto_generated                                                                     ; lpm_divide_4am      ; work         ;
;             |sign_div_unsign_akh:divider|       ; 39 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |game_control|play_table:gameplay|lpm_divide:Div1|lpm_divide_4am:auto_generated|sign_div_unsign_akh:divider                                         ; sign_div_unsign_akh ; work         ;
;                |alt_u_div_qse:divider|          ; 39 (39)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |game_control|play_table:gameplay|lpm_divide:Div1|lpm_divide_4am:auto_generated|sign_div_unsign_akh:divider|alt_u_div_qse:divider                   ; alt_u_div_qse       ; work         ;
;       |lpm_divide:Div2|                         ; 39 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |game_control|play_table:gameplay|lpm_divide:Div2                                                                                                   ; lpm_divide          ; work         ;
;          |lpm_divide_4am:auto_generated|        ; 39 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |game_control|play_table:gameplay|lpm_divide:Div2|lpm_divide_4am:auto_generated                                                                     ; lpm_divide_4am      ; work         ;
;             |sign_div_unsign_akh:divider|       ; 39 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |game_control|play_table:gameplay|lpm_divide:Div2|lpm_divide_4am:auto_generated|sign_div_unsign_akh:divider                                         ; sign_div_unsign_akh ; work         ;
;                |alt_u_div_qse:divider|          ; 39 (39)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |game_control|play_table:gameplay|lpm_divide:Div2|lpm_divide_4am:auto_generated|sign_div_unsign_akh:divider|alt_u_div_qse:divider                   ; alt_u_div_qse       ; work         ;
;       |lpm_divide:Div3|                         ; 38 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |game_control|play_table:gameplay|lpm_divide:Div3                                                                                                   ; lpm_divide          ; work         ;
;          |lpm_divide_4am:auto_generated|        ; 38 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |game_control|play_table:gameplay|lpm_divide:Div3|lpm_divide_4am:auto_generated                                                                     ; lpm_divide_4am      ; work         ;
;             |sign_div_unsign_akh:divider|       ; 38 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |game_control|play_table:gameplay|lpm_divide:Div3|lpm_divide_4am:auto_generated|sign_div_unsign_akh:divider                                         ; sign_div_unsign_akh ; work         ;
;                |alt_u_div_qse:divider|          ; 38 (38)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |game_control|play_table:gameplay|lpm_divide:Div3|lpm_divide_4am:auto_generated|sign_div_unsign_akh:divider|alt_u_div_qse:divider                   ; alt_u_div_qse       ; work         ;
;       |lpm_divide:Mod2|                         ; 46 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |game_control|play_table:gameplay|lpm_divide:Mod2                                                                                                   ; lpm_divide          ; work         ;
;          |lpm_divide_a2m:auto_generated|        ; 46 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |game_control|play_table:gameplay|lpm_divide:Mod2|lpm_divide_a2m:auto_generated                                                                     ; lpm_divide_a2m      ; work         ;
;             |sign_div_unsign_dkh:divider|       ; 46 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |game_control|play_table:gameplay|lpm_divide:Mod2|lpm_divide_a2m:auto_generated|sign_div_unsign_dkh:divider                                         ; sign_div_unsign_dkh ; work         ;
;                |alt_u_div_0te:divider|          ; 46 (46)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |game_control|play_table:gameplay|lpm_divide:Mod2|lpm_divide_a2m:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_0te:divider                   ; alt_u_div_0te       ; work         ;
;       |lpm_divide:Mod3|                         ; 30 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |game_control|play_table:gameplay|lpm_divide:Mod3                                                                                                   ; lpm_divide          ; work         ;
;          |lpm_divide_a2m:auto_generated|        ; 30 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |game_control|play_table:gameplay|lpm_divide:Mod3|lpm_divide_a2m:auto_generated                                                                     ; lpm_divide_a2m      ; work         ;
;             |sign_div_unsign_dkh:divider|       ; 30 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |game_control|play_table:gameplay|lpm_divide:Mod3|lpm_divide_a2m:auto_generated|sign_div_unsign_dkh:divider                                         ; sign_div_unsign_dkh ; work         ;
;                |alt_u_div_0te:divider|          ; 30 (30)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |game_control|play_table:gameplay|lpm_divide:Mod3|lpm_divide_a2m:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_0te:divider                   ; alt_u_div_0te       ; work         ;
;       |lpm_divide:Mod4|                         ; 26 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |game_control|play_table:gameplay|lpm_divide:Mod4                                                                                                   ; lpm_divide          ; work         ;
;          |lpm_divide_42m:auto_generated|        ; 26 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |game_control|play_table:gameplay|lpm_divide:Mod4|lpm_divide_42m:auto_generated                                                                     ; lpm_divide_42m      ; work         ;
;             |sign_div_unsign_7kh:divider|       ; 26 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |game_control|play_table:gameplay|lpm_divide:Mod4|lpm_divide_42m:auto_generated|sign_div_unsign_7kh:divider                                         ; sign_div_unsign_7kh ; work         ;
;                |alt_u_div_kse:divider|          ; 26 (26)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |game_control|play_table:gameplay|lpm_divide:Mod4|lpm_divide_42m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_kse:divider                   ; alt_u_div_kse       ; work         ;
;       |lpm_divide:Mod5|                         ; 27 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |game_control|play_table:gameplay|lpm_divide:Mod5                                                                                                   ; lpm_divide          ; work         ;
;          |lpm_divide_a2m:auto_generated|        ; 27 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |game_control|play_table:gameplay|lpm_divide:Mod5|lpm_divide_a2m:auto_generated                                                                     ; lpm_divide_a2m      ; work         ;
;             |sign_div_unsign_dkh:divider|       ; 27 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |game_control|play_table:gameplay|lpm_divide:Mod5|lpm_divide_a2m:auto_generated|sign_div_unsign_dkh:divider                                         ; sign_div_unsign_dkh ; work         ;
;                |alt_u_div_0te:divider|          ; 27 (27)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |game_control|play_table:gameplay|lpm_divide:Mod5|lpm_divide_a2m:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_0te:divider                   ; alt_u_div_0te       ; work         ;
;       |lpm_divide:Mod6|                         ; 45 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |game_control|play_table:gameplay|lpm_divide:Mod6                                                                                                   ; lpm_divide          ; work         ;
;          |lpm_divide_a2m:auto_generated|        ; 45 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |game_control|play_table:gameplay|lpm_divide:Mod6|lpm_divide_a2m:auto_generated                                                                     ; lpm_divide_a2m      ; work         ;
;             |sign_div_unsign_dkh:divider|       ; 45 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |game_control|play_table:gameplay|lpm_divide:Mod6|lpm_divide_a2m:auto_generated|sign_div_unsign_dkh:divider                                         ; sign_div_unsign_dkh ; work         ;
;                |alt_u_div_0te:divider|          ; 45 (45)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |game_control|play_table:gameplay|lpm_divide:Mod6|lpm_divide_a2m:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_0te:divider                   ; alt_u_div_0te       ; work         ;
;       |lpm_divide:Mod7|                         ; 44 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |game_control|play_table:gameplay|lpm_divide:Mod7                                                                                                   ; lpm_divide          ; work         ;
;          |lpm_divide_a2m:auto_generated|        ; 44 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |game_control|play_table:gameplay|lpm_divide:Mod7|lpm_divide_a2m:auto_generated                                                                     ; lpm_divide_a2m      ; work         ;
;             |sign_div_unsign_dkh:divider|       ; 44 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |game_control|play_table:gameplay|lpm_divide:Mod7|lpm_divide_a2m:auto_generated|sign_div_unsign_dkh:divider                                         ; sign_div_unsign_dkh ; work         ;
;                |alt_u_div_0te:divider|          ; 44 (44)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |game_control|play_table:gameplay|lpm_divide:Mod7|lpm_divide_a2m:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_0te:divider                   ; alt_u_div_0te       ; work         ;
;       |lpm_divide:Mod8|                         ; 25 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |game_control|play_table:gameplay|lpm_divide:Mod8                                                                                                   ; lpm_divide          ; work         ;
;          |lpm_divide_a2m:auto_generated|        ; 25 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |game_control|play_table:gameplay|lpm_divide:Mod8|lpm_divide_a2m:auto_generated                                                                     ; lpm_divide_a2m      ; work         ;
;             |sign_div_unsign_dkh:divider|       ; 25 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |game_control|play_table:gameplay|lpm_divide:Mod8|lpm_divide_a2m:auto_generated|sign_div_unsign_dkh:divider                                         ; sign_div_unsign_dkh ; work         ;
;                |alt_u_div_0te:divider|          ; 25 (25)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |game_control|play_table:gameplay|lpm_divide:Mod8|lpm_divide_a2m:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_0te:divider                   ; alt_u_div_0te       ; work         ;
;    |ready_table:randomize|                      ; 2571 (371)          ; 844 (844)                 ; 0                 ; 2          ; 0    ; 0            ; |game_control|ready_table:randomize                                                                                                                 ; ready_table         ; work         ;
;       |lpm_divide:Mod0|                         ; 955 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |game_control|ready_table:randomize|lpm_divide:Mod0                                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_65m:auto_generated|        ; 955 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |game_control|ready_table:randomize|lpm_divide:Mod0|lpm_divide_65m:auto_generated                                                                   ; lpm_divide_65m      ; work         ;
;             |sign_div_unsign_9nh:divider|       ; 955 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |game_control|ready_table:randomize|lpm_divide:Mod0|lpm_divide_65m:auto_generated|sign_div_unsign_9nh:divider                                       ; sign_div_unsign_9nh ; work         ;
;                |alt_u_div_o2f:divider|          ; 955 (955)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |game_control|ready_table:randomize|lpm_divide:Mod0|lpm_divide_65m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider                 ; alt_u_div_o2f       ; work         ;
;       |lpm_divide:Mod1|                         ; 1182 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |game_control|ready_table:randomize|lpm_divide:Mod1                                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_45m:auto_generated|        ; 1182 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |game_control|ready_table:randomize|lpm_divide:Mod1|lpm_divide_45m:auto_generated                                                                   ; lpm_divide_45m      ; work         ;
;             |sign_div_unsign_7nh:divider|       ; 1182 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |game_control|ready_table:randomize|lpm_divide:Mod1|lpm_divide_45m:auto_generated|sign_div_unsign_7nh:divider                                       ; sign_div_unsign_7nh ; work         ;
;                |alt_u_div_k2f:divider|          ; 1182 (1182)         ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |game_control|ready_table:randomize|lpm_divide:Mod1|lpm_divide_45m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_k2f:divider                 ; alt_u_div_k2f       ; work         ;
;       |lpm_divide:Mod2|                         ; 63 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |game_control|ready_table:randomize|lpm_divide:Mod2                                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_c2m:auto_generated|        ; 63 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |game_control|ready_table:randomize|lpm_divide:Mod2|lpm_divide_c2m:auto_generated                                                                   ; lpm_divide_c2m      ; work         ;
;             |sign_div_unsign_fkh:divider|       ; 63 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |game_control|ready_table:randomize|lpm_divide:Mod2|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider                                       ; sign_div_unsign_fkh ; work         ;
;                |alt_u_div_4te:divider|          ; 63 (63)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |game_control|ready_table:randomize|lpm_divide:Mod2|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider                 ; alt_u_div_4te       ; work         ;
;    |vga_ball:vga|                               ; 1621 (235)          ; 81 (40)                   ; 36864             ; 0          ; 0    ; 0            ; |game_control|vga_ball:vga                                                                                                                          ; vga_ball            ; work         ;
;       |lpm_divide:Div0|                         ; 38 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |game_control|vga_ball:vga|lpm_divide:Div0                                                                                                          ; lpm_divide          ; work         ;
;          |lpm_divide_4am:auto_generated|        ; 38 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |game_control|vga_ball:vga|lpm_divide:Div0|lpm_divide_4am:auto_generated                                                                            ; lpm_divide_4am      ; work         ;
;             |sign_div_unsign_akh:divider|       ; 38 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |game_control|vga_ball:vga|lpm_divide:Div0|lpm_divide_4am:auto_generated|sign_div_unsign_akh:divider                                                ; sign_div_unsign_akh ; work         ;
;                |alt_u_div_qse:divider|          ; 38 (38)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |game_control|vga_ball:vga|lpm_divide:Div0|lpm_divide_4am:auto_generated|sign_div_unsign_akh:divider|alt_u_div_qse:divider                          ; alt_u_div_qse       ; work         ;
;       |lpm_divide:Div10|                        ; 38 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |game_control|vga_ball:vga|lpm_divide:Div10                                                                                                         ; lpm_divide          ; work         ;
;          |lpm_divide_4am:auto_generated|        ; 38 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |game_control|vga_ball:vga|lpm_divide:Div10|lpm_divide_4am:auto_generated                                                                           ; lpm_divide_4am      ; work         ;
;             |sign_div_unsign_akh:divider|       ; 38 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |game_control|vga_ball:vga|lpm_divide:Div10|lpm_divide_4am:auto_generated|sign_div_unsign_akh:divider                                               ; sign_div_unsign_akh ; work         ;
;                |alt_u_div_qse:divider|          ; 38 (38)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |game_control|vga_ball:vga|lpm_divide:Div10|lpm_divide_4am:auto_generated|sign_div_unsign_akh:divider|alt_u_div_qse:divider                         ; alt_u_div_qse       ; work         ;
;       |lpm_divide:Div11|                        ; 38 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |game_control|vga_ball:vga|lpm_divide:Div11                                                                                                         ; lpm_divide          ; work         ;
;          |lpm_divide_4am:auto_generated|        ; 38 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |game_control|vga_ball:vga|lpm_divide:Div11|lpm_divide_4am:auto_generated                                                                           ; lpm_divide_4am      ; work         ;
;             |sign_div_unsign_akh:divider|       ; 38 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |game_control|vga_ball:vga|lpm_divide:Div11|lpm_divide_4am:auto_generated|sign_div_unsign_akh:divider                                               ; sign_div_unsign_akh ; work         ;
;                |alt_u_div_qse:divider|          ; 38 (38)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |game_control|vga_ball:vga|lpm_divide:Div11|lpm_divide_4am:auto_generated|sign_div_unsign_akh:divider|alt_u_div_qse:divider                         ; alt_u_div_qse       ; work         ;
;       |lpm_divide:Div12|                        ; 38 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |game_control|vga_ball:vga|lpm_divide:Div12                                                                                                         ; lpm_divide          ; work         ;
;          |lpm_divide_4am:auto_generated|        ; 38 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |game_control|vga_ball:vga|lpm_divide:Div12|lpm_divide_4am:auto_generated                                                                           ; lpm_divide_4am      ; work         ;
;             |sign_div_unsign_akh:divider|       ; 38 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |game_control|vga_ball:vga|lpm_divide:Div12|lpm_divide_4am:auto_generated|sign_div_unsign_akh:divider                                               ; sign_div_unsign_akh ; work         ;
;                |alt_u_div_qse:divider|          ; 38 (38)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |game_control|vga_ball:vga|lpm_divide:Div12|lpm_divide_4am:auto_generated|sign_div_unsign_akh:divider|alt_u_div_qse:divider                         ; alt_u_div_qse       ; work         ;
;       |lpm_divide:Div13|                        ; 38 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |game_control|vga_ball:vga|lpm_divide:Div13                                                                                                         ; lpm_divide          ; work         ;
;          |lpm_divide_4am:auto_generated|        ; 38 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |game_control|vga_ball:vga|lpm_divide:Div13|lpm_divide_4am:auto_generated                                                                           ; lpm_divide_4am      ; work         ;
;             |sign_div_unsign_akh:divider|       ; 38 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |game_control|vga_ball:vga|lpm_divide:Div13|lpm_divide_4am:auto_generated|sign_div_unsign_akh:divider                                               ; sign_div_unsign_akh ; work         ;
;                |alt_u_div_qse:divider|          ; 38 (38)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |game_control|vga_ball:vga|lpm_divide:Div13|lpm_divide_4am:auto_generated|sign_div_unsign_akh:divider|alt_u_div_qse:divider                         ; alt_u_div_qse       ; work         ;
;       |lpm_divide:Div14|                        ; 38 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |game_control|vga_ball:vga|lpm_divide:Div14                                                                                                         ; lpm_divide          ; work         ;
;          |lpm_divide_4am:auto_generated|        ; 38 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |game_control|vga_ball:vga|lpm_divide:Div14|lpm_divide_4am:auto_generated                                                                           ; lpm_divide_4am      ; work         ;
;             |sign_div_unsign_akh:divider|       ; 38 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |game_control|vga_ball:vga|lpm_divide:Div14|lpm_divide_4am:auto_generated|sign_div_unsign_akh:divider                                               ; sign_div_unsign_akh ; work         ;
;                |alt_u_div_qse:divider|          ; 38 (38)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |game_control|vga_ball:vga|lpm_divide:Div14|lpm_divide_4am:auto_generated|sign_div_unsign_akh:divider|alt_u_div_qse:divider                         ; alt_u_div_qse       ; work         ;
;       |lpm_divide:Div15|                        ; 38 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |game_control|vga_ball:vga|lpm_divide:Div15                                                                                                         ; lpm_divide          ; work         ;
;          |lpm_divide_4am:auto_generated|        ; 38 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |game_control|vga_ball:vga|lpm_divide:Div15|lpm_divide_4am:auto_generated                                                                           ; lpm_divide_4am      ; work         ;
;             |sign_div_unsign_akh:divider|       ; 38 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |game_control|vga_ball:vga|lpm_divide:Div15|lpm_divide_4am:auto_generated|sign_div_unsign_akh:divider                                               ; sign_div_unsign_akh ; work         ;
;                |alt_u_div_qse:divider|          ; 38 (38)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |game_control|vga_ball:vga|lpm_divide:Div15|lpm_divide_4am:auto_generated|sign_div_unsign_akh:divider|alt_u_div_qse:divider                         ; alt_u_div_qse       ; work         ;
;       |lpm_divide:Div16|                        ; 38 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |game_control|vga_ball:vga|lpm_divide:Div16                                                                                                         ; lpm_divide          ; work         ;
;          |lpm_divide_4am:auto_generated|        ; 38 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |game_control|vga_ball:vga|lpm_divide:Div16|lpm_divide_4am:auto_generated                                                                           ; lpm_divide_4am      ; work         ;
;             |sign_div_unsign_akh:divider|       ; 38 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |game_control|vga_ball:vga|lpm_divide:Div16|lpm_divide_4am:auto_generated|sign_div_unsign_akh:divider                                               ; sign_div_unsign_akh ; work         ;
;                |alt_u_div_qse:divider|          ; 38 (38)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |game_control|vga_ball:vga|lpm_divide:Div16|lpm_divide_4am:auto_generated|sign_div_unsign_akh:divider|alt_u_div_qse:divider                         ; alt_u_div_qse       ; work         ;
;       |lpm_divide:Div17|                        ; 38 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |game_control|vga_ball:vga|lpm_divide:Div17                                                                                                         ; lpm_divide          ; work         ;
;          |lpm_divide_4am:auto_generated|        ; 38 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |game_control|vga_ball:vga|lpm_divide:Div17|lpm_divide_4am:auto_generated                                                                           ; lpm_divide_4am      ; work         ;
;             |sign_div_unsign_akh:divider|       ; 38 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |game_control|vga_ball:vga|lpm_divide:Div17|lpm_divide_4am:auto_generated|sign_div_unsign_akh:divider                                               ; sign_div_unsign_akh ; work         ;
;                |alt_u_div_qse:divider|          ; 38 (38)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |game_control|vga_ball:vga|lpm_divide:Div17|lpm_divide_4am:auto_generated|sign_div_unsign_akh:divider|alt_u_div_qse:divider                         ; alt_u_div_qse       ; work         ;
;       |lpm_divide:Div18|                        ; 38 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |game_control|vga_ball:vga|lpm_divide:Div18                                                                                                         ; lpm_divide          ; work         ;
;          |lpm_divide_4am:auto_generated|        ; 38 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |game_control|vga_ball:vga|lpm_divide:Div18|lpm_divide_4am:auto_generated                                                                           ; lpm_divide_4am      ; work         ;
;             |sign_div_unsign_akh:divider|       ; 38 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |game_control|vga_ball:vga|lpm_divide:Div18|lpm_divide_4am:auto_generated|sign_div_unsign_akh:divider                                               ; sign_div_unsign_akh ; work         ;
;                |alt_u_div_qse:divider|          ; 38 (38)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |game_control|vga_ball:vga|lpm_divide:Div18|lpm_divide_4am:auto_generated|sign_div_unsign_akh:divider|alt_u_div_qse:divider                         ; alt_u_div_qse       ; work         ;
;       |lpm_divide:Div19|                        ; 38 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |game_control|vga_ball:vga|lpm_divide:Div19                                                                                                         ; lpm_divide          ; work         ;
;          |lpm_divide_4am:auto_generated|        ; 38 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |game_control|vga_ball:vga|lpm_divide:Div19|lpm_divide_4am:auto_generated                                                                           ; lpm_divide_4am      ; work         ;
;             |sign_div_unsign_akh:divider|       ; 38 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |game_control|vga_ball:vga|lpm_divide:Div19|lpm_divide_4am:auto_generated|sign_div_unsign_akh:divider                                               ; sign_div_unsign_akh ; work         ;
;                |alt_u_div_qse:divider|          ; 38 (38)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |game_control|vga_ball:vga|lpm_divide:Div19|lpm_divide_4am:auto_generated|sign_div_unsign_akh:divider|alt_u_div_qse:divider                         ; alt_u_div_qse       ; work         ;
;       |lpm_divide:Div1|                         ; 38 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |game_control|vga_ball:vga|lpm_divide:Div1                                                                                                          ; lpm_divide          ; work         ;
;          |lpm_divide_4am:auto_generated|        ; 38 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |game_control|vga_ball:vga|lpm_divide:Div1|lpm_divide_4am:auto_generated                                                                            ; lpm_divide_4am      ; work         ;
;             |sign_div_unsign_akh:divider|       ; 38 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |game_control|vga_ball:vga|lpm_divide:Div1|lpm_divide_4am:auto_generated|sign_div_unsign_akh:divider                                                ; sign_div_unsign_akh ; work         ;
;                |alt_u_div_qse:divider|          ; 38 (38)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |game_control|vga_ball:vga|lpm_divide:Div1|lpm_divide_4am:auto_generated|sign_div_unsign_akh:divider|alt_u_div_qse:divider                          ; alt_u_div_qse       ; work         ;
;       |lpm_divide:Div20|                        ; 38 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |game_control|vga_ball:vga|lpm_divide:Div20                                                                                                         ; lpm_divide          ; work         ;
;          |lpm_divide_4am:auto_generated|        ; 38 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |game_control|vga_ball:vga|lpm_divide:Div20|lpm_divide_4am:auto_generated                                                                           ; lpm_divide_4am      ; work         ;
;             |sign_div_unsign_akh:divider|       ; 38 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |game_control|vga_ball:vga|lpm_divide:Div20|lpm_divide_4am:auto_generated|sign_div_unsign_akh:divider                                               ; sign_div_unsign_akh ; work         ;
;                |alt_u_div_qse:divider|          ; 38 (38)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |game_control|vga_ball:vga|lpm_divide:Div20|lpm_divide_4am:auto_generated|sign_div_unsign_akh:divider|alt_u_div_qse:divider                         ; alt_u_div_qse       ; work         ;
;       |lpm_divide:Div21|                        ; 38 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |game_control|vga_ball:vga|lpm_divide:Div21                                                                                                         ; lpm_divide          ; work         ;
;          |lpm_divide_4am:auto_generated|        ; 38 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |game_control|vga_ball:vga|lpm_divide:Div21|lpm_divide_4am:auto_generated                                                                           ; lpm_divide_4am      ; work         ;
;             |sign_div_unsign_akh:divider|       ; 38 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |game_control|vga_ball:vga|lpm_divide:Div21|lpm_divide_4am:auto_generated|sign_div_unsign_akh:divider                                               ; sign_div_unsign_akh ; work         ;
;                |alt_u_div_qse:divider|          ; 38 (38)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |game_control|vga_ball:vga|lpm_divide:Div21|lpm_divide_4am:auto_generated|sign_div_unsign_akh:divider|alt_u_div_qse:divider                         ; alt_u_div_qse       ; work         ;
;       |lpm_divide:Div22|                        ; 38 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |game_control|vga_ball:vga|lpm_divide:Div22                                                                                                         ; lpm_divide          ; work         ;
;          |lpm_divide_4am:auto_generated|        ; 38 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |game_control|vga_ball:vga|lpm_divide:Div22|lpm_divide_4am:auto_generated                                                                           ; lpm_divide_4am      ; work         ;
;             |sign_div_unsign_akh:divider|       ; 38 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |game_control|vga_ball:vga|lpm_divide:Div22|lpm_divide_4am:auto_generated|sign_div_unsign_akh:divider                                               ; sign_div_unsign_akh ; work         ;
;                |alt_u_div_qse:divider|          ; 38 (38)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |game_control|vga_ball:vga|lpm_divide:Div22|lpm_divide_4am:auto_generated|sign_div_unsign_akh:divider|alt_u_div_qse:divider                         ; alt_u_div_qse       ; work         ;
;       |lpm_divide:Div23|                        ; 38 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |game_control|vga_ball:vga|lpm_divide:Div23                                                                                                         ; lpm_divide          ; work         ;
;          |lpm_divide_4am:auto_generated|        ; 38 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |game_control|vga_ball:vga|lpm_divide:Div23|lpm_divide_4am:auto_generated                                                                           ; lpm_divide_4am      ; work         ;
;             |sign_div_unsign_akh:divider|       ; 38 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |game_control|vga_ball:vga|lpm_divide:Div23|lpm_divide_4am:auto_generated|sign_div_unsign_akh:divider                                               ; sign_div_unsign_akh ; work         ;
;                |alt_u_div_qse:divider|          ; 38 (38)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |game_control|vga_ball:vga|lpm_divide:Div23|lpm_divide_4am:auto_generated|sign_div_unsign_akh:divider|alt_u_div_qse:divider                         ; alt_u_div_qse       ; work         ;
;       |lpm_divide:Div24|                        ; 38 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |game_control|vga_ball:vga|lpm_divide:Div24                                                                                                         ; lpm_divide          ; work         ;
;          |lpm_divide_4am:auto_generated|        ; 38 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |game_control|vga_ball:vga|lpm_divide:Div24|lpm_divide_4am:auto_generated                                                                           ; lpm_divide_4am      ; work         ;
;             |sign_div_unsign_akh:divider|       ; 38 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |game_control|vga_ball:vga|lpm_divide:Div24|lpm_divide_4am:auto_generated|sign_div_unsign_akh:divider                                               ; sign_div_unsign_akh ; work         ;
;                |alt_u_div_qse:divider|          ; 38 (38)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |game_control|vga_ball:vga|lpm_divide:Div24|lpm_divide_4am:auto_generated|sign_div_unsign_akh:divider|alt_u_div_qse:divider                         ; alt_u_div_qse       ; work         ;
;       |lpm_divide:Div25|                        ; 38 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |game_control|vga_ball:vga|lpm_divide:Div25                                                                                                         ; lpm_divide          ; work         ;
;          |lpm_divide_4am:auto_generated|        ; 38 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |game_control|vga_ball:vga|lpm_divide:Div25|lpm_divide_4am:auto_generated                                                                           ; lpm_divide_4am      ; work         ;
;             |sign_div_unsign_akh:divider|       ; 38 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |game_control|vga_ball:vga|lpm_divide:Div25|lpm_divide_4am:auto_generated|sign_div_unsign_akh:divider                                               ; sign_div_unsign_akh ; work         ;
;                |alt_u_div_qse:divider|          ; 38 (38)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |game_control|vga_ball:vga|lpm_divide:Div25|lpm_divide_4am:auto_generated|sign_div_unsign_akh:divider|alt_u_div_qse:divider                         ; alt_u_div_qse       ; work         ;
;       |lpm_divide:Div26|                        ; 38 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |game_control|vga_ball:vga|lpm_divide:Div26                                                                                                         ; lpm_divide          ; work         ;
;          |lpm_divide_4am:auto_generated|        ; 38 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |game_control|vga_ball:vga|lpm_divide:Div26|lpm_divide_4am:auto_generated                                                                           ; lpm_divide_4am      ; work         ;
;             |sign_div_unsign_akh:divider|       ; 38 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |game_control|vga_ball:vga|lpm_divide:Div26|lpm_divide_4am:auto_generated|sign_div_unsign_akh:divider                                               ; sign_div_unsign_akh ; work         ;
;                |alt_u_div_qse:divider|          ; 38 (38)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |game_control|vga_ball:vga|lpm_divide:Div26|lpm_divide_4am:auto_generated|sign_div_unsign_akh:divider|alt_u_div_qse:divider                         ; alt_u_div_qse       ; work         ;
;       |lpm_divide:Div27|                        ; 38 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |game_control|vga_ball:vga|lpm_divide:Div27                                                                                                         ; lpm_divide          ; work         ;
;          |lpm_divide_4am:auto_generated|        ; 38 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |game_control|vga_ball:vga|lpm_divide:Div27|lpm_divide_4am:auto_generated                                                                           ; lpm_divide_4am      ; work         ;
;             |sign_div_unsign_akh:divider|       ; 38 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |game_control|vga_ball:vga|lpm_divide:Div27|lpm_divide_4am:auto_generated|sign_div_unsign_akh:divider                                               ; sign_div_unsign_akh ; work         ;
;                |alt_u_div_qse:divider|          ; 38 (38)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |game_control|vga_ball:vga|lpm_divide:Div27|lpm_divide_4am:auto_generated|sign_div_unsign_akh:divider|alt_u_div_qse:divider                         ; alt_u_div_qse       ; work         ;
;       |lpm_divide:Div28|                        ; 38 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |game_control|vga_ball:vga|lpm_divide:Div28                                                                                                         ; lpm_divide          ; work         ;
;          |lpm_divide_4am:auto_generated|        ; 38 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |game_control|vga_ball:vga|lpm_divide:Div28|lpm_divide_4am:auto_generated                                                                           ; lpm_divide_4am      ; work         ;
;             |sign_div_unsign_akh:divider|       ; 38 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |game_control|vga_ball:vga|lpm_divide:Div28|lpm_divide_4am:auto_generated|sign_div_unsign_akh:divider                                               ; sign_div_unsign_akh ; work         ;
;                |alt_u_div_qse:divider|          ; 38 (38)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |game_control|vga_ball:vga|lpm_divide:Div28|lpm_divide_4am:auto_generated|sign_div_unsign_akh:divider|alt_u_div_qse:divider                         ; alt_u_div_qse       ; work         ;
;       |lpm_divide:Div29|                        ; 38 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |game_control|vga_ball:vga|lpm_divide:Div29                                                                                                         ; lpm_divide          ; work         ;
;          |lpm_divide_4am:auto_generated|        ; 38 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |game_control|vga_ball:vga|lpm_divide:Div29|lpm_divide_4am:auto_generated                                                                           ; lpm_divide_4am      ; work         ;
;             |sign_div_unsign_akh:divider|       ; 38 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |game_control|vga_ball:vga|lpm_divide:Div29|lpm_divide_4am:auto_generated|sign_div_unsign_akh:divider                                               ; sign_div_unsign_akh ; work         ;
;                |alt_u_div_qse:divider|          ; 38 (38)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |game_control|vga_ball:vga|lpm_divide:Div29|lpm_divide_4am:auto_generated|sign_div_unsign_akh:divider|alt_u_div_qse:divider                         ; alt_u_div_qse       ; work         ;
;       |lpm_divide:Div2|                         ; 38 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |game_control|vga_ball:vga|lpm_divide:Div2                                                                                                          ; lpm_divide          ; work         ;
;          |lpm_divide_4am:auto_generated|        ; 38 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |game_control|vga_ball:vga|lpm_divide:Div2|lpm_divide_4am:auto_generated                                                                            ; lpm_divide_4am      ; work         ;
;             |sign_div_unsign_akh:divider|       ; 38 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |game_control|vga_ball:vga|lpm_divide:Div2|lpm_divide_4am:auto_generated|sign_div_unsign_akh:divider                                                ; sign_div_unsign_akh ; work         ;
;                |alt_u_div_qse:divider|          ; 38 (38)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |game_control|vga_ball:vga|lpm_divide:Div2|lpm_divide_4am:auto_generated|sign_div_unsign_akh:divider|alt_u_div_qse:divider                          ; alt_u_div_qse       ; work         ;
;       |lpm_divide:Div30|                        ; 38 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |game_control|vga_ball:vga|lpm_divide:Div30                                                                                                         ; lpm_divide          ; work         ;
;          |lpm_divide_4am:auto_generated|        ; 38 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |game_control|vga_ball:vga|lpm_divide:Div30|lpm_divide_4am:auto_generated                                                                           ; lpm_divide_4am      ; work         ;
;             |sign_div_unsign_akh:divider|       ; 38 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |game_control|vga_ball:vga|lpm_divide:Div30|lpm_divide_4am:auto_generated|sign_div_unsign_akh:divider                                               ; sign_div_unsign_akh ; work         ;
;                |alt_u_div_qse:divider|          ; 38 (38)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |game_control|vga_ball:vga|lpm_divide:Div30|lpm_divide_4am:auto_generated|sign_div_unsign_akh:divider|alt_u_div_qse:divider                         ; alt_u_div_qse       ; work         ;
;       |lpm_divide:Div31|                        ; 38 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |game_control|vga_ball:vga|lpm_divide:Div31                                                                                                         ; lpm_divide          ; work         ;
;          |lpm_divide_4am:auto_generated|        ; 38 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |game_control|vga_ball:vga|lpm_divide:Div31|lpm_divide_4am:auto_generated                                                                           ; lpm_divide_4am      ; work         ;
;             |sign_div_unsign_akh:divider|       ; 38 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |game_control|vga_ball:vga|lpm_divide:Div31|lpm_divide_4am:auto_generated|sign_div_unsign_akh:divider                                               ; sign_div_unsign_akh ; work         ;
;                |alt_u_div_qse:divider|          ; 38 (38)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |game_control|vga_ball:vga|lpm_divide:Div31|lpm_divide_4am:auto_generated|sign_div_unsign_akh:divider|alt_u_div_qse:divider                         ; alt_u_div_qse       ; work         ;
;       |lpm_divide:Div3|                         ; 38 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |game_control|vga_ball:vga|lpm_divide:Div3                                                                                                          ; lpm_divide          ; work         ;
;          |lpm_divide_4am:auto_generated|        ; 38 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |game_control|vga_ball:vga|lpm_divide:Div3|lpm_divide_4am:auto_generated                                                                            ; lpm_divide_4am      ; work         ;
;             |sign_div_unsign_akh:divider|       ; 38 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |game_control|vga_ball:vga|lpm_divide:Div3|lpm_divide_4am:auto_generated|sign_div_unsign_akh:divider                                                ; sign_div_unsign_akh ; work         ;
;                |alt_u_div_qse:divider|          ; 38 (38)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |game_control|vga_ball:vga|lpm_divide:Div3|lpm_divide_4am:auto_generated|sign_div_unsign_akh:divider|alt_u_div_qse:divider                          ; alt_u_div_qse       ; work         ;
;       |lpm_divide:Div4|                         ; 38 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |game_control|vga_ball:vga|lpm_divide:Div4                                                                                                          ; lpm_divide          ; work         ;
;          |lpm_divide_4am:auto_generated|        ; 38 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |game_control|vga_ball:vga|lpm_divide:Div4|lpm_divide_4am:auto_generated                                                                            ; lpm_divide_4am      ; work         ;
;             |sign_div_unsign_akh:divider|       ; 38 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |game_control|vga_ball:vga|lpm_divide:Div4|lpm_divide_4am:auto_generated|sign_div_unsign_akh:divider                                                ; sign_div_unsign_akh ; work         ;
;                |alt_u_div_qse:divider|          ; 38 (38)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |game_control|vga_ball:vga|lpm_divide:Div4|lpm_divide_4am:auto_generated|sign_div_unsign_akh:divider|alt_u_div_qse:divider                          ; alt_u_div_qse       ; work         ;
;       |lpm_divide:Div5|                         ; 38 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |game_control|vga_ball:vga|lpm_divide:Div5                                                                                                          ; lpm_divide          ; work         ;
;          |lpm_divide_4am:auto_generated|        ; 38 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |game_control|vga_ball:vga|lpm_divide:Div5|lpm_divide_4am:auto_generated                                                                            ; lpm_divide_4am      ; work         ;
;             |sign_div_unsign_akh:divider|       ; 38 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |game_control|vga_ball:vga|lpm_divide:Div5|lpm_divide_4am:auto_generated|sign_div_unsign_akh:divider                                                ; sign_div_unsign_akh ; work         ;
;                |alt_u_div_qse:divider|          ; 38 (38)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |game_control|vga_ball:vga|lpm_divide:Div5|lpm_divide_4am:auto_generated|sign_div_unsign_akh:divider|alt_u_div_qse:divider                          ; alt_u_div_qse       ; work         ;
;       |lpm_divide:Div6|                         ; 38 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |game_control|vga_ball:vga|lpm_divide:Div6                                                                                                          ; lpm_divide          ; work         ;
;          |lpm_divide_4am:auto_generated|        ; 38 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |game_control|vga_ball:vga|lpm_divide:Div6|lpm_divide_4am:auto_generated                                                                            ; lpm_divide_4am      ; work         ;
;             |sign_div_unsign_akh:divider|       ; 38 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |game_control|vga_ball:vga|lpm_divide:Div6|lpm_divide_4am:auto_generated|sign_div_unsign_akh:divider                                                ; sign_div_unsign_akh ; work         ;
;                |alt_u_div_qse:divider|          ; 38 (38)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |game_control|vga_ball:vga|lpm_divide:Div6|lpm_divide_4am:auto_generated|sign_div_unsign_akh:divider|alt_u_div_qse:divider                          ; alt_u_div_qse       ; work         ;
;       |lpm_divide:Div7|                         ; 38 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |game_control|vga_ball:vga|lpm_divide:Div7                                                                                                          ; lpm_divide          ; work         ;
;          |lpm_divide_4am:auto_generated|        ; 38 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |game_control|vga_ball:vga|lpm_divide:Div7|lpm_divide_4am:auto_generated                                                                            ; lpm_divide_4am      ; work         ;
;             |sign_div_unsign_akh:divider|       ; 38 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |game_control|vga_ball:vga|lpm_divide:Div7|lpm_divide_4am:auto_generated|sign_div_unsign_akh:divider                                                ; sign_div_unsign_akh ; work         ;
;                |alt_u_div_qse:divider|          ; 38 (38)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |game_control|vga_ball:vga|lpm_divide:Div7|lpm_divide_4am:auto_generated|sign_div_unsign_akh:divider|alt_u_div_qse:divider                          ; alt_u_div_qse       ; work         ;
;       |lpm_divide:Div8|                         ; 38 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |game_control|vga_ball:vga|lpm_divide:Div8                                                                                                          ; lpm_divide          ; work         ;
;          |lpm_divide_4am:auto_generated|        ; 38 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |game_control|vga_ball:vga|lpm_divide:Div8|lpm_divide_4am:auto_generated                                                                            ; lpm_divide_4am      ; work         ;
;             |sign_div_unsign_akh:divider|       ; 38 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |game_control|vga_ball:vga|lpm_divide:Div8|lpm_divide_4am:auto_generated|sign_div_unsign_akh:divider                                                ; sign_div_unsign_akh ; work         ;
;                |alt_u_div_qse:divider|          ; 38 (38)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |game_control|vga_ball:vga|lpm_divide:Div8|lpm_divide_4am:auto_generated|sign_div_unsign_akh:divider|alt_u_div_qse:divider                          ; alt_u_div_qse       ; work         ;
;       |lpm_divide:Div9|                         ; 38 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |game_control|vga_ball:vga|lpm_divide:Div9                                                                                                          ; lpm_divide          ; work         ;
;          |lpm_divide_4am:auto_generated|        ; 38 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |game_control|vga_ball:vga|lpm_divide:Div9|lpm_divide_4am:auto_generated                                                                            ; lpm_divide_4am      ; work         ;
;             |sign_div_unsign_akh:divider|       ; 38 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |game_control|vga_ball:vga|lpm_divide:Div9|lpm_divide_4am:auto_generated|sign_div_unsign_akh:divider                                                ; sign_div_unsign_akh ; work         ;
;                |alt_u_div_qse:divider|          ; 38 (38)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |game_control|vga_ball:vga|lpm_divide:Div9|lpm_divide_4am:auto_generated|sign_div_unsign_akh:divider|alt_u_div_qse:divider                          ; alt_u_div_qse       ; work         ;
;       |vgacon:vga_controller|                   ; 170 (43)            ; 41 (40)                   ; 36864             ; 0          ; 0    ; 0            ; |game_control|vga_ball:vga|vgacon:vga_controller                                                                                                    ; vgacon              ; work         ;
;          |dual_clock_ram:vgamem|                ; 2 (0)               ; 1 (0)                     ; 36864             ; 0          ; 0    ; 0            ; |game_control|vga_ball:vga|vgacon:vga_controller|dual_clock_ram:vgamem                                                                              ; dual_clock_ram      ; work         ;
;             |altsyncram:ram_block_rtl_0|        ; 2 (0)               ; 1 (0)                     ; 36864             ; 0          ; 0    ; 0            ; |game_control|vga_ball:vga|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0                                                   ; altsyncram          ; work         ;
;                |altsyncram_qkl1:auto_generated| ; 2 (0)               ; 1 (1)                     ; 36864             ; 0          ; 0    ; 0            ; |game_control|vga_ball:vga|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_qkl1:auto_generated                    ; altsyncram_qkl1     ; work         ;
;                   |decode_5la:decode2|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |game_control|vga_ball:vga|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_qkl1:auto_generated|decode_5la:decode2 ; decode_5la          ; work         ;
;          |lpm_divide:Div0|                      ; 66 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |game_control|vga_ball:vga|vgacon:vga_controller|lpm_divide:Div0                                                                                    ; lpm_divide          ; work         ;
;             |lpm_divide_dbm:auto_generated|     ; 66 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |game_control|vga_ball:vga|vgacon:vga_controller|lpm_divide:Div0|lpm_divide_dbm:auto_generated                                                      ; lpm_divide_dbm      ; work         ;
;                |sign_div_unsign_jlh:divider|    ; 66 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |game_control|vga_ball:vga|vgacon:vga_controller|lpm_divide:Div0|lpm_divide_dbm:auto_generated|sign_div_unsign_jlh:divider                          ; sign_div_unsign_jlh ; work         ;
;                   |alt_u_div_cve:divider|       ; 66 (66)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |game_control|vga_ball:vga|vgacon:vga_controller|lpm_divide:Div0|lpm_divide_dbm:auto_generated|sign_div_unsign_jlh:divider|alt_u_div_cve:divider    ; alt_u_div_cve       ; work         ;
;          |lpm_divide:Div1|                      ; 59 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |game_control|vga_ball:vga|vgacon:vga_controller|lpm_divide:Div1                                                                                    ; lpm_divide          ; work         ;
;             |lpm_divide_dbm:auto_generated|     ; 59 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |game_control|vga_ball:vga|vgacon:vga_controller|lpm_divide:Div1|lpm_divide_dbm:auto_generated                                                      ; lpm_divide_dbm      ; work         ;
;                |sign_div_unsign_jlh:divider|    ; 59 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |game_control|vga_ball:vga|vgacon:vga_controller|lpm_divide:Div1|lpm_divide_dbm:auto_generated|sign_div_unsign_jlh:divider                          ; sign_div_unsign_jlh ; work         ;
;                   |alt_u_div_cve:divider|       ; 59 (59)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |game_control|vga_ball:vga|vgacon:vga_controller|lpm_divide:Div1|lpm_divide_dbm:auto_generated|sign_div_unsign_jlh:divider|alt_u_div_cve:divider    ; alt_u_div_cve       ; work         ;
;          |vga_pll:divider|                      ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |game_control|vga_ball:vga|vgacon:vga_controller|vga_pll:divider                                                                                    ; vga_pll             ; work         ;
;             |vga_pll_0002:vga_pll_inst|         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |game_control|vga_ball:vga|vgacon:vga_controller|vga_pll:divider|vga_pll_0002:vga_pll_inst                                                          ; vga_pll_0002        ; work         ;
;                |altera_pll:altera_pll_i|        ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |game_control|vga_ball:vga|vgacon:vga_controller|vga_pll:divider|vga_pll_0002:vga_pll_inst|altera_pll:altera_pll_i                                  ; altera_pll          ; work         ;
+-------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-------------+
; Name                                                                                                                          ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF         ;
+-------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-------------+
; vga_ball:vga|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_qkl1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 12288        ; 3            ; 12288        ; 3            ; 36864 ; vga_mem.mif ;
+-------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-------------+


+-----------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary  ;
+---------------------------------+-------------+
; Statistic                       ; Number Used ;
+---------------------------------+-------------+
; Two Independent 18x18           ; 1           ;
; Independent 18x18 plus 36       ; 1           ;
; Total number of DSP blocks      ; 2           ;
;                                 ;             ;
; Fixed Point Unsigned Multiplier ; 2           ;
+---------------------------------+-------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |game_control|kbdex_ctrl:kbdex_ctrl_inst|cmdstate                                                                                    ;
+--------------------+----------------+-------------------+------------------+--------------------+------------------+---------------+-----------------+
; Name               ; cmdstate.CLEAR ; cmdstate.WAITACK1 ; cmdstate.SENDVAL ; cmdstate.SETLIGHTS ; cmdstate.WAITACK ; cmdstate.SEND ; cmdstate.SETCMD ;
+--------------------+----------------+-------------------+------------------+--------------------+------------------+---------------+-----------------+
; cmdstate.SETCMD    ; 0              ; 0                 ; 0                ; 0                  ; 0                ; 0             ; 0               ;
; cmdstate.SEND      ; 0              ; 0                 ; 0                ; 0                  ; 0                ; 1             ; 1               ;
; cmdstate.WAITACK   ; 0              ; 0                 ; 0                ; 0                  ; 1                ; 0             ; 1               ;
; cmdstate.SETLIGHTS ; 0              ; 0                 ; 0                ; 1                  ; 0                ; 0             ; 1               ;
; cmdstate.SENDVAL   ; 0              ; 0                 ; 1                ; 0                  ; 0                ; 0             ; 1               ;
; cmdstate.WAITACK1  ; 0              ; 1                 ; 0                ; 0                  ; 0                ; 0             ; 1               ;
; cmdstate.CLEAR     ; 1              ; 0                 ; 0                ; 0                  ; 0                ; 0             ; 1               ;
+--------------------+----------------+-------------------+------------------+--------------------+------------------+---------------+-----------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |game_control|kbdex_ctrl:kbdex_ctrl_inst|state                                                               ;
+---------------+-------------+------------+------------+---------------+------------+--------------+-------------+------------+
; Name          ; state.CLRDP ; state.EXT1 ; state.EXT0 ; state.RELEASE ; state.CODE ; state.DECODE ; state.FETCH ; state.IDLE ;
+---------------+-------------+------------+------------+---------------+------------+--------------+-------------+------------+
; state.IDLE    ; 0           ; 0          ; 0          ; 0             ; 0          ; 0            ; 0           ; 0          ;
; state.FETCH   ; 0           ; 0          ; 0          ; 0             ; 0          ; 0            ; 1           ; 1          ;
; state.DECODE  ; 0           ; 0          ; 0          ; 0             ; 0          ; 1            ; 0           ; 1          ;
; state.CODE    ; 0           ; 0          ; 0          ; 0             ; 1          ; 0            ; 0           ; 1          ;
; state.RELEASE ; 0           ; 0          ; 0          ; 1             ; 0          ; 0            ; 0           ; 1          ;
; state.EXT0    ; 0           ; 0          ; 1          ; 0             ; 0          ; 0            ; 0           ; 1          ;
; state.EXT1    ; 0           ; 1          ; 0          ; 0             ; 0          ; 0            ; 0           ; 1          ;
; state.CLRDP   ; 1           ; 0          ; 0          ; 0             ; 0          ; 0            ; 0           ; 1          ;
+---------------+-------------+------------+------------+---------------+------------+--------------+-------------+------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------+
; State Machine - |game_control|vga_ball:vga|estado                                                       ;
+------------------------+------------------+------------------------+--------------------+---------------+
; Name                   ; estado.move_bola ; estado.constroi_quadro ; estado.show_splash ; estado.inicio ;
+------------------------+------------------+------------------------+--------------------+---------------+
; estado.inicio          ; 0                ; 0                      ; 0                  ; 0             ;
; estado.show_splash     ; 0                ; 0                      ; 1                  ; 1             ;
; estado.constroi_quadro ; 0                ; 1                      ; 0                  ; 1             ;
; estado.move_bola       ; 1                ; 0                      ; 0                  ; 1             ;
+------------------------+------------------+------------------------+--------------------+---------------+


+---------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                               ;
+----------------------------------------------------+---------------------+------------------------+
; Latch Name                                         ; Latch Enable Signal ; Free of Timing Hazards ;
+----------------------------------------------------+---------------------+------------------------+
; kbdex_ctrl:kbdex_ctrl_inst|selbt                   ; GND                 ; yes                    ;
; kbdex_ctrl:kbdex_ctrl_inst|relbt                   ; GND                 ; yes                    ;
; kbdex_ctrl:kbdex_ctrl_inst|selE0                   ; GND                 ; yes                    ;
; Number of user-specified and inferred latches = 3  ;                     ;                        ;
+----------------------------------------------------+---------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+-----------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                ;
+-------------------------------------------------------------+---------------------------------------------------------------------+
; Register name                                               ; Reason for Removal                                                  ;
+-------------------------------------------------------------+---------------------------------------------------------------------+
; kbdex_ctrl:kbdex_ctrl_inst|key2code[8..12]                  ; Stuck at GND due to stuck port data_in                              ;
; kbdex_ctrl:kbdex_ctrl_inst|laststate[1,2]                   ; Stuck at GND due to stuck port data_in                              ;
; kbdex_ctrl:kbdex_ctrl_inst|hdata[4]                         ; Stuck at GND due to stuck port data_in                              ;
; kbdex_ctrl:kbdex_ctrl_inst|laststate[0]                     ; Stuck at GND due to stuck port data_in                              ;
; kbdex_ctrl:kbdex_ctrl_inst|key1code[8..12]                  ; Stuck at GND due to stuck port data_in                              ;
; kbdex_ctrl:kbdex_ctrl_inst|key0code[8..12]                  ; Stuck at GND due to stuck port data_in                              ;
; kbdex_ctrl:kbdex_ctrl_inst|ps2_iobase:ps2_ctrl|hdata[4]     ; Stuck at GND due to stuck port data_in                              ;
; kbdex_ctrl:kbdex_ctrl_inst|ps2_iobase:ps2_ctrl|ps2_clk~reg0 ; Stuck at GND due to stuck port data_in                              ;
; config_table:settings|key_on_prev[2]                        ; Merged with play_table:gameplay|key_on_prev[2]                      ;
; config_table:settings|key_on_prev[1]                        ; Merged with play_table:gameplay|key_on_prev[1]                      ;
; config_table:settings|key_on_prev[0]                        ; Merged with play_table:gameplay|key_on_prev[0]                      ;
; kbdex_ctrl:kbdex_ctrl_inst|key1code[14,15]                  ; Merged with kbdex_ctrl:kbdex_ctrl_inst|key1code[13]                 ;
; play_table:gameplay|i[4..6]                                 ; Merged with play_table:gameplay|i[3]                                ;
; ready_table:randomize|deck[0][1]                            ; Merged with ready_table:randomize|deck[0][0]                        ;
; ready_table:randomize|deck[0][2]                            ; Merged with ready_table:randomize|deck[0][0]                        ;
; ready_table:randomize|deck[0][3]                            ; Merged with ready_table:randomize|deck[0][0]                        ;
; ready_table:randomize|deck[0][4]                            ; Merged with ready_table:randomize|deck[0][0]                        ;
; ready_table:randomize|deck[0][5]                            ; Merged with ready_table:randomize|deck[0][0]                        ;
; ready_table:randomize|deck[0][6]                            ; Merged with ready_table:randomize|deck[0][0]                        ;
; ready_table:randomize|deck[10][0]                           ; Merged with ready_table:randomize|deck[0][0]                        ;
; ready_table:randomize|deck[10][2]                           ; Merged with ready_table:randomize|deck[0][0]                        ;
; ready_table:randomize|deck[10][4]                           ; Merged with ready_table:randomize|deck[0][0]                        ;
; ready_table:randomize|deck[10][5]                           ; Merged with ready_table:randomize|deck[0][0]                        ;
; ready_table:randomize|deck[10][6]                           ; Merged with ready_table:randomize|deck[0][0]                        ;
; ready_table:randomize|deck[11][2]                           ; Merged with ready_table:randomize|deck[0][0]                        ;
; ready_table:randomize|deck[11][4]                           ; Merged with ready_table:randomize|deck[0][0]                        ;
; ready_table:randomize|deck[11][5]                           ; Merged with ready_table:randomize|deck[0][0]                        ;
; ready_table:randomize|deck[11][6]                           ; Merged with ready_table:randomize|deck[0][0]                        ;
; ready_table:randomize|deck[12][0]                           ; Merged with ready_table:randomize|deck[0][0]                        ;
; ready_table:randomize|deck[12][1]                           ; Merged with ready_table:randomize|deck[0][0]                        ;
; ready_table:randomize|deck[12][4]                           ; Merged with ready_table:randomize|deck[0][0]                        ;
; ready_table:randomize|deck[12][5]                           ; Merged with ready_table:randomize|deck[0][0]                        ;
; ready_table:randomize|deck[12][6]                           ; Merged with ready_table:randomize|deck[0][0]                        ;
; ready_table:randomize|deck[13][1]                           ; Merged with ready_table:randomize|deck[0][0]                        ;
; ready_table:randomize|deck[13][4]                           ; Merged with ready_table:randomize|deck[0][0]                        ;
; ready_table:randomize|deck[13][5]                           ; Merged with ready_table:randomize|deck[0][0]                        ;
; ready_table:randomize|deck[13][6]                           ; Merged with ready_table:randomize|deck[0][0]                        ;
; ready_table:randomize|deck[14][0]                           ; Merged with ready_table:randomize|deck[0][0]                        ;
; ready_table:randomize|deck[14][4]                           ; Merged with ready_table:randomize|deck[0][0]                        ;
; ready_table:randomize|deck[14][5]                           ; Merged with ready_table:randomize|deck[0][0]                        ;
; ready_table:randomize|deck[14][6]                           ; Merged with ready_table:randomize|deck[0][0]                        ;
; ready_table:randomize|deck[15][4]                           ; Merged with ready_table:randomize|deck[0][0]                        ;
; ready_table:randomize|deck[15][5]                           ; Merged with ready_table:randomize|deck[0][0]                        ;
; ready_table:randomize|deck[15][6]                           ; Merged with ready_table:randomize|deck[0][0]                        ;
; ready_table:randomize|deck[16][0]                           ; Merged with ready_table:randomize|deck[0][0]                        ;
; ready_table:randomize|deck[16][1]                           ; Merged with ready_table:randomize|deck[0][0]                        ;
; ready_table:randomize|deck[16][2]                           ; Merged with ready_table:randomize|deck[0][0]                        ;
; ready_table:randomize|deck[16][3]                           ; Merged with ready_table:randomize|deck[0][0]                        ;
; ready_table:randomize|deck[16][5]                           ; Merged with ready_table:randomize|deck[0][0]                        ;
; ready_table:randomize|deck[16][6]                           ; Merged with ready_table:randomize|deck[0][0]                        ;
; ready_table:randomize|deck[17][1]                           ; Merged with ready_table:randomize|deck[0][0]                        ;
; ready_table:randomize|deck[17][2]                           ; Merged with ready_table:randomize|deck[0][0]                        ;
; ready_table:randomize|deck[17][3]                           ; Merged with ready_table:randomize|deck[0][0]                        ;
; ready_table:randomize|deck[17][5]                           ; Merged with ready_table:randomize|deck[0][0]                        ;
; ready_table:randomize|deck[17][6]                           ; Merged with ready_table:randomize|deck[0][0]                        ;
; ready_table:randomize|deck[18][0]                           ; Merged with ready_table:randomize|deck[0][0]                        ;
; ready_table:randomize|deck[18][2]                           ; Merged with ready_table:randomize|deck[0][0]                        ;
; ready_table:randomize|deck[18][3]                           ; Merged with ready_table:randomize|deck[0][0]                        ;
; ready_table:randomize|deck[18][5]                           ; Merged with ready_table:randomize|deck[0][0]                        ;
; ready_table:randomize|deck[18][6]                           ; Merged with ready_table:randomize|deck[0][0]                        ;
; ready_table:randomize|deck[19][2]                           ; Merged with ready_table:randomize|deck[0][0]                        ;
; ready_table:randomize|deck[19][3]                           ; Merged with ready_table:randomize|deck[0][0]                        ;
; ready_table:randomize|deck[19][5]                           ; Merged with ready_table:randomize|deck[0][0]                        ;
; ready_table:randomize|deck[19][6]                           ; Merged with ready_table:randomize|deck[0][0]                        ;
; ready_table:randomize|deck[1][2]                            ; Merged with ready_table:randomize|deck[0][0]                        ;
; ready_table:randomize|deck[1][4]                            ; Merged with ready_table:randomize|deck[0][0]                        ;
; ready_table:randomize|deck[1][5]                            ; Merged with ready_table:randomize|deck[0][0]                        ;
; ready_table:randomize|deck[1][6]                            ; Merged with ready_table:randomize|deck[0][0]                        ;
; ready_table:randomize|deck[20][0]                           ; Merged with ready_table:randomize|deck[0][0]                        ;
; ready_table:randomize|deck[20][1]                           ; Merged with ready_table:randomize|deck[0][0]                        ;
; ready_table:randomize|deck[20][3]                           ; Merged with ready_table:randomize|deck[0][0]                        ;
; ready_table:randomize|deck[20][5]                           ; Merged with ready_table:randomize|deck[0][0]                        ;
; ready_table:randomize|deck[20][6]                           ; Merged with ready_table:randomize|deck[0][0]                        ;
; ready_table:randomize|deck[21][1]                           ; Merged with ready_table:randomize|deck[0][0]                        ;
; ready_table:randomize|deck[21][3]                           ; Merged with ready_table:randomize|deck[0][0]                        ;
; ready_table:randomize|deck[21][5]                           ; Merged with ready_table:randomize|deck[0][0]                        ;
; ready_table:randomize|deck[21][6]                           ; Merged with ready_table:randomize|deck[0][0]                        ;
; ready_table:randomize|deck[22][0]                           ; Merged with ready_table:randomize|deck[0][0]                        ;
; ready_table:randomize|deck[22][3]                           ; Merged with ready_table:randomize|deck[0][0]                        ;
; ready_table:randomize|deck[22][5]                           ; Merged with ready_table:randomize|deck[0][0]                        ;
; ready_table:randomize|deck[22][6]                           ; Merged with ready_table:randomize|deck[0][0]                        ;
; ready_table:randomize|deck[23][3]                           ; Merged with ready_table:randomize|deck[0][0]                        ;
; ready_table:randomize|deck[23][5]                           ; Merged with ready_table:randomize|deck[0][0]                        ;
; ready_table:randomize|deck[23][6]                           ; Merged with ready_table:randomize|deck[0][0]                        ;
; ready_table:randomize|deck[24][0]                           ; Merged with ready_table:randomize|deck[0][0]                        ;
; ready_table:randomize|deck[24][1]                           ; Merged with ready_table:randomize|deck[0][0]                        ;
; ready_table:randomize|deck[24][2]                           ; Merged with ready_table:randomize|deck[0][0]                        ;
; ready_table:randomize|deck[24][5]                           ; Merged with ready_table:randomize|deck[0][0]                        ;
; ready_table:randomize|deck[24][6]                           ; Merged with ready_table:randomize|deck[0][0]                        ;
; ready_table:randomize|deck[25][1]                           ; Merged with ready_table:randomize|deck[0][0]                        ;
; ready_table:randomize|deck[25][2]                           ; Merged with ready_table:randomize|deck[0][0]                        ;
; ready_table:randomize|deck[25][5]                           ; Merged with ready_table:randomize|deck[0][0]                        ;
; ready_table:randomize|deck[25][6]                           ; Merged with ready_table:randomize|deck[0][0]                        ;
; ready_table:randomize|deck[26][0]                           ; Merged with ready_table:randomize|deck[0][0]                        ;
; ready_table:randomize|deck[26][2]                           ; Merged with ready_table:randomize|deck[0][0]                        ;
; ready_table:randomize|deck[26][5]                           ; Merged with ready_table:randomize|deck[0][0]                        ;
; ready_table:randomize|deck[26][6]                           ; Merged with ready_table:randomize|deck[0][0]                        ;
; ready_table:randomize|deck[27][2]                           ; Merged with ready_table:randomize|deck[0][0]                        ;
; ready_table:randomize|deck[27][5]                           ; Merged with ready_table:randomize|deck[0][0]                        ;
; ready_table:randomize|deck[27][6]                           ; Merged with ready_table:randomize|deck[0][0]                        ;
; ready_table:randomize|deck[28][0]                           ; Merged with ready_table:randomize|deck[0][0]                        ;
; ready_table:randomize|deck[28][1]                           ; Merged with ready_table:randomize|deck[0][0]                        ;
; ready_table:randomize|deck[28][5]                           ; Merged with ready_table:randomize|deck[0][0]                        ;
; ready_table:randomize|deck[28][6]                           ; Merged with ready_table:randomize|deck[0][0]                        ;
; ready_table:randomize|deck[29][1]                           ; Merged with ready_table:randomize|deck[0][0]                        ;
; ready_table:randomize|deck[29][5]                           ; Merged with ready_table:randomize|deck[0][0]                        ;
; ready_table:randomize|deck[29][6]                           ; Merged with ready_table:randomize|deck[0][0]                        ;
; ready_table:randomize|deck[2][0]                            ; Merged with ready_table:randomize|deck[0][0]                        ;
; ready_table:randomize|deck[2][3]                            ; Merged with ready_table:randomize|deck[0][0]                        ;
; ready_table:randomize|deck[2][5]                            ; Merged with ready_table:randomize|deck[0][0]                        ;
; ready_table:randomize|deck[2][6]                            ; Merged with ready_table:randomize|deck[0][0]                        ;
; ready_table:randomize|deck[30][0]                           ; Merged with ready_table:randomize|deck[0][0]                        ;
; ready_table:randomize|deck[30][5]                           ; Merged with ready_table:randomize|deck[0][0]                        ;
; ready_table:randomize|deck[30][6]                           ; Merged with ready_table:randomize|deck[0][0]                        ;
; ready_table:randomize|deck[31][5]                           ; Merged with ready_table:randomize|deck[0][0]                        ;
; ready_table:randomize|deck[31][6]                           ; Merged with ready_table:randomize|deck[0][0]                        ;
; ready_table:randomize|deck[32][0]                           ; Merged with ready_table:randomize|deck[0][0]                        ;
; ready_table:randomize|deck[32][1]                           ; Merged with ready_table:randomize|deck[0][0]                        ;
; ready_table:randomize|deck[32][2]                           ; Merged with ready_table:randomize|deck[0][0]                        ;
; ready_table:randomize|deck[32][3]                           ; Merged with ready_table:randomize|deck[0][0]                        ;
; ready_table:randomize|deck[32][4]                           ; Merged with ready_table:randomize|deck[0][0]                        ;
; ready_table:randomize|deck[32][6]                           ; Merged with ready_table:randomize|deck[0][0]                        ;
; ready_table:randomize|deck[33][1]                           ; Merged with ready_table:randomize|deck[0][0]                        ;
; ready_table:randomize|deck[33][2]                           ; Merged with ready_table:randomize|deck[0][0]                        ;
; ready_table:randomize|deck[33][3]                           ; Merged with ready_table:randomize|deck[0][0]                        ;
; ready_table:randomize|deck[33][4]                           ; Merged with ready_table:randomize|deck[0][0]                        ;
; ready_table:randomize|deck[33][6]                           ; Merged with ready_table:randomize|deck[0][0]                        ;
; ready_table:randomize|deck[34][0]                           ; Merged with ready_table:randomize|deck[0][0]                        ;
; ready_table:randomize|deck[34][2]                           ; Merged with ready_table:randomize|deck[0][0]                        ;
; ready_table:randomize|deck[34][3]                           ; Merged with ready_table:randomize|deck[0][0]                        ;
; ready_table:randomize|deck[34][4]                           ; Merged with ready_table:randomize|deck[0][0]                        ;
; ready_table:randomize|deck[34][6]                           ; Merged with ready_table:randomize|deck[0][0]                        ;
; ready_table:randomize|deck[35][2]                           ; Merged with ready_table:randomize|deck[0][0]                        ;
; ready_table:randomize|deck[35][3]                           ; Merged with ready_table:randomize|deck[0][0]                        ;
; ready_table:randomize|deck[35][4]                           ; Merged with ready_table:randomize|deck[0][0]                        ;
; ready_table:randomize|deck[35][6]                           ; Merged with ready_table:randomize|deck[0][0]                        ;
; ready_table:randomize|deck[36][0]                           ; Merged with ready_table:randomize|deck[0][0]                        ;
; ready_table:randomize|deck[36][1]                           ; Merged with ready_table:randomize|deck[0][0]                        ;
; ready_table:randomize|deck[36][3]                           ; Merged with ready_table:randomize|deck[0][0]                        ;
; ready_table:randomize|deck[36][4]                           ; Merged with ready_table:randomize|deck[0][0]                        ;
; ready_table:randomize|deck[36][6]                           ; Merged with ready_table:randomize|deck[0][0]                        ;
; ready_table:randomize|deck[37][1]                           ; Merged with ready_table:randomize|deck[0][0]                        ;
; ready_table:randomize|deck[37][3]                           ; Merged with ready_table:randomize|deck[0][0]                        ;
; ready_table:randomize|deck[37][4]                           ; Merged with ready_table:randomize|deck[0][0]                        ;
; ready_table:randomize|deck[37][6]                           ; Merged with ready_table:randomize|deck[0][0]                        ;
; ready_table:randomize|deck[38][0]                           ; Merged with ready_table:randomize|deck[0][0]                        ;
; ready_table:randomize|deck[38][3]                           ; Merged with ready_table:randomize|deck[0][0]                        ;
; ready_table:randomize|deck[38][4]                           ; Merged with ready_table:randomize|deck[0][0]                        ;
; ready_table:randomize|deck[38][6]                           ; Merged with ready_table:randomize|deck[0][0]                        ;
; ready_table:randomize|deck[39][3]                           ; Merged with ready_table:randomize|deck[0][0]                        ;
; ready_table:randomize|deck[39][4]                           ; Merged with ready_table:randomize|deck[0][0]                        ;
; ready_table:randomize|deck[39][6]                           ; Merged with ready_table:randomize|deck[0][0]                        ;
; ready_table:randomize|deck[3][5]                            ; Merged with ready_table:randomize|deck[0][0]                        ;
; ready_table:randomize|deck[3][6]                            ; Merged with ready_table:randomize|deck[0][0]                        ;
; ready_table:randomize|deck[40][0]                           ; Merged with ready_table:randomize|deck[0][0]                        ;
; ready_table:randomize|deck[40][1]                           ; Merged with ready_table:randomize|deck[0][0]                        ;
; ready_table:randomize|deck[40][2]                           ; Merged with ready_table:randomize|deck[0][0]                        ;
; ready_table:randomize|deck[40][4]                           ; Merged with ready_table:randomize|deck[0][0]                        ;
; ready_table:randomize|deck[40][6]                           ; Merged with ready_table:randomize|deck[0][0]                        ;
; ready_table:randomize|deck[41][1]                           ; Merged with ready_table:randomize|deck[0][0]                        ;
; ready_table:randomize|deck[41][2]                           ; Merged with ready_table:randomize|deck[0][0]                        ;
; ready_table:randomize|deck[41][4]                           ; Merged with ready_table:randomize|deck[0][0]                        ;
; ready_table:randomize|deck[41][6]                           ; Merged with ready_table:randomize|deck[0][0]                        ;
; ready_table:randomize|deck[42][0]                           ; Merged with ready_table:randomize|deck[0][0]                        ;
; ready_table:randomize|deck[42][2]                           ; Merged with ready_table:randomize|deck[0][0]                        ;
; ready_table:randomize|deck[42][4]                           ; Merged with ready_table:randomize|deck[0][0]                        ;
; ready_table:randomize|deck[42][6]                           ; Merged with ready_table:randomize|deck[0][0]                        ;
; ready_table:randomize|deck[43][2]                           ; Merged with ready_table:randomize|deck[0][0]                        ;
; ready_table:randomize|deck[43][4]                           ; Merged with ready_table:randomize|deck[0][0]                        ;
; ready_table:randomize|deck[43][6]                           ; Merged with ready_table:randomize|deck[0][0]                        ;
; ready_table:randomize|deck[44][0]                           ; Merged with ready_table:randomize|deck[0][0]                        ;
; ready_table:randomize|deck[44][1]                           ; Merged with ready_table:randomize|deck[0][0]                        ;
; ready_table:randomize|deck[44][4]                           ; Merged with ready_table:randomize|deck[0][0]                        ;
; ready_table:randomize|deck[44][6]                           ; Merged with ready_table:randomize|deck[0][0]                        ;
; ready_table:randomize|deck[45][1]                           ; Merged with ready_table:randomize|deck[0][0]                        ;
; ready_table:randomize|deck[45][4]                           ; Merged with ready_table:randomize|deck[0][0]                        ;
; ready_table:randomize|deck[45][6]                           ; Merged with ready_table:randomize|deck[0][0]                        ;
; ready_table:randomize|deck[46][0]                           ; Merged with ready_table:randomize|deck[0][0]                        ;
; ready_table:randomize|deck[46][4]                           ; Merged with ready_table:randomize|deck[0][0]                        ;
; ready_table:randomize|deck[46][6]                           ; Merged with ready_table:randomize|deck[0][0]                        ;
; ready_table:randomize|deck[47][4]                           ; Merged with ready_table:randomize|deck[0][0]                        ;
; ready_table:randomize|deck[47][6]                           ; Merged with ready_table:randomize|deck[0][0]                        ;
; ready_table:randomize|deck[48][0]                           ; Merged with ready_table:randomize|deck[0][0]                        ;
; ready_table:randomize|deck[48][1]                           ; Merged with ready_table:randomize|deck[0][0]                        ;
; ready_table:randomize|deck[48][2]                           ; Merged with ready_table:randomize|deck[0][0]                        ;
; ready_table:randomize|deck[48][3]                           ; Merged with ready_table:randomize|deck[0][0]                        ;
; ready_table:randomize|deck[48][6]                           ; Merged with ready_table:randomize|deck[0][0]                        ;
; ready_table:randomize|deck[49][1]                           ; Merged with ready_table:randomize|deck[0][0]                        ;
; ready_table:randomize|deck[49][2]                           ; Merged with ready_table:randomize|deck[0][0]                        ;
; ready_table:randomize|deck[49][3]                           ; Merged with ready_table:randomize|deck[0][0]                        ;
; ready_table:randomize|deck[49][6]                           ; Merged with ready_table:randomize|deck[0][0]                        ;
; ready_table:randomize|deck[4][0]                            ; Merged with ready_table:randomize|deck[0][0]                        ;
; ready_table:randomize|deck[4][1]                            ; Merged with ready_table:randomize|deck[0][0]                        ;
; ready_table:randomize|deck[4][4]                            ; Merged with ready_table:randomize|deck[0][0]                        ;
; ready_table:randomize|deck[4][6]                            ; Merged with ready_table:randomize|deck[0][0]                        ;
; ready_table:randomize|deck[50][0]                           ; Merged with ready_table:randomize|deck[0][0]                        ;
; ready_table:randomize|deck[50][2]                           ; Merged with ready_table:randomize|deck[0][0]                        ;
; ready_table:randomize|deck[50][3]                           ; Merged with ready_table:randomize|deck[0][0]                        ;
; ready_table:randomize|deck[50][6]                           ; Merged with ready_table:randomize|deck[0][0]                        ;
; ready_table:randomize|deck[51][2]                           ; Merged with ready_table:randomize|deck[0][0]                        ;
; ready_table:randomize|deck[51][3]                           ; Merged with ready_table:randomize|deck[0][0]                        ;
; ready_table:randomize|deck[51][6]                           ; Merged with ready_table:randomize|deck[0][0]                        ;
; ready_table:randomize|deck[52][0]                           ; Merged with ready_table:randomize|deck[0][0]                        ;
; ready_table:randomize|deck[52][1]                           ; Merged with ready_table:randomize|deck[0][0]                        ;
; ready_table:randomize|deck[52][3]                           ; Merged with ready_table:randomize|deck[0][0]                        ;
; ready_table:randomize|deck[52][6]                           ; Merged with ready_table:randomize|deck[0][0]                        ;
; ready_table:randomize|deck[53][1]                           ; Merged with ready_table:randomize|deck[0][0]                        ;
; ready_table:randomize|deck[53][3]                           ; Merged with ready_table:randomize|deck[0][0]                        ;
; ready_table:randomize|deck[53][6]                           ; Merged with ready_table:randomize|deck[0][0]                        ;
; ready_table:randomize|deck[54][0]                           ; Merged with ready_table:randomize|deck[0][0]                        ;
; ready_table:randomize|deck[54][3]                           ; Merged with ready_table:randomize|deck[0][0]                        ;
; ready_table:randomize|deck[54][6]                           ; Merged with ready_table:randomize|deck[0][0]                        ;
; ready_table:randomize|deck[55][3]                           ; Merged with ready_table:randomize|deck[0][0]                        ;
; ready_table:randomize|deck[55][6]                           ; Merged with ready_table:randomize|deck[0][0]                        ;
; ready_table:randomize|deck[56][0]                           ; Merged with ready_table:randomize|deck[0][0]                        ;
; ready_table:randomize|deck[56][1]                           ; Merged with ready_table:randomize|deck[0][0]                        ;
; ready_table:randomize|deck[56][2]                           ; Merged with ready_table:randomize|deck[0][0]                        ;
; ready_table:randomize|deck[56][6]                           ; Merged with ready_table:randomize|deck[0][0]                        ;
; ready_table:randomize|deck[57][1]                           ; Merged with ready_table:randomize|deck[0][0]                        ;
; ready_table:randomize|deck[57][2]                           ; Merged with ready_table:randomize|deck[0][0]                        ;
; ready_table:randomize|deck[57][6]                           ; Merged with ready_table:randomize|deck[0][0]                        ;
; ready_table:randomize|deck[58][0]                           ; Merged with ready_table:randomize|deck[0][0]                        ;
; ready_table:randomize|deck[58][2]                           ; Merged with ready_table:randomize|deck[0][0]                        ;
; ready_table:randomize|deck[58][6]                           ; Merged with ready_table:randomize|deck[0][0]                        ;
; ready_table:randomize|deck[59][2]                           ; Merged with ready_table:randomize|deck[0][0]                        ;
; ready_table:randomize|deck[59][6]                           ; Merged with ready_table:randomize|deck[0][0]                        ;
; ready_table:randomize|deck[5][3]                            ; Merged with ready_table:randomize|deck[0][0]                        ;
; ready_table:randomize|deck[5][6]                            ; Merged with ready_table:randomize|deck[0][0]                        ;
; ready_table:randomize|deck[60][0]                           ; Merged with ready_table:randomize|deck[0][0]                        ;
; ready_table:randomize|deck[60][1]                           ; Merged with ready_table:randomize|deck[0][0]                        ;
; ready_table:randomize|deck[60][6]                           ; Merged with ready_table:randomize|deck[0][0]                        ;
; ready_table:randomize|deck[61][1]                           ; Merged with ready_table:randomize|deck[0][0]                        ;
; ready_table:randomize|deck[61][6]                           ; Merged with ready_table:randomize|deck[0][0]                        ;
; ready_table:randomize|deck[62][0]                           ; Merged with ready_table:randomize|deck[0][0]                        ;
; ready_table:randomize|deck[62][6]                           ; Merged with ready_table:randomize|deck[0][0]                        ;
; ready_table:randomize|deck[63][6]                           ; Merged with ready_table:randomize|deck[0][0]                        ;
; ready_table:randomize|deck[6][0]                            ; Merged with ready_table:randomize|deck[0][0]                        ;
; ready_table:randomize|deck[6][6]                            ; Merged with ready_table:randomize|deck[0][0]                        ;
; ready_table:randomize|deck[7][3]                            ; Merged with ready_table:randomize|deck[0][0]                        ;
; ready_table:randomize|deck[7][4]                            ; Merged with ready_table:randomize|deck[0][0]                        ;
; ready_table:randomize|deck[7][5]                            ; Merged with ready_table:randomize|deck[0][0]                        ;
; ready_table:randomize|deck[8][0]                            ; Merged with ready_table:randomize|deck[0][0]                        ;
; ready_table:randomize|deck[8][1]                            ; Merged with ready_table:randomize|deck[0][0]                        ;
; ready_table:randomize|deck[8][2]                            ; Merged with ready_table:randomize|deck[0][0]                        ;
; ready_table:randomize|deck[8][4]                            ; Merged with ready_table:randomize|deck[0][0]                        ;
; ready_table:randomize|deck[8][5]                            ; Merged with ready_table:randomize|deck[0][0]                        ;
; ready_table:randomize|deck[8][6]                            ; Merged with ready_table:randomize|deck[0][0]                        ;
; ready_table:randomize|deck[9][1]                            ; Merged with ready_table:randomize|deck[0][0]                        ;
; ready_table:randomize|deck[9][2]                            ; Merged with ready_table:randomize|deck[0][0]                        ;
; ready_table:randomize|deck[9][4]                            ; Merged with ready_table:randomize|deck[0][0]                        ;
; ready_table:randomize|deck[9][5]                            ; Merged with ready_table:randomize|deck[0][0]                        ;
; ready_table:randomize|deck[9][6]                            ; Merged with ready_table:randomize|deck[0][0]                        ;
; ready_table:randomize|deck[1][3]                            ; Merged with ready_table:randomize|deck[1][1]                        ;
; ready_table:randomize|deck[2][2]                            ; Merged with ready_table:randomize|deck[1][1]                        ;
; ready_table:randomize|deck[2][4]                            ; Merged with ready_table:randomize|deck[1][1]                        ;
; ready_table:randomize|deck[3][2]                            ; Merged with ready_table:randomize|deck[1][1]                        ;
; ready_table:randomize|deck[3][3]                            ; Merged with ready_table:randomize|deck[1][1]                        ;
; ready_table:randomize|deck[3][4]                            ; Merged with ready_table:randomize|deck[1][1]                        ;
; ready_table:randomize|deck[4][3]                            ; Merged with ready_table:randomize|deck[1][1]                        ;
; ready_table:randomize|deck[4][5]                            ; Merged with ready_table:randomize|deck[1][1]                        ;
; ready_table:randomize|deck[5][1]                            ; Merged with ready_table:randomize|deck[1][1]                        ;
; ready_table:randomize|deck[5][4]                            ; Merged with ready_table:randomize|deck[1][1]                        ;
; ready_table:randomize|deck[5][5]                            ; Merged with ready_table:randomize|deck[1][1]                        ;
; ready_table:randomize|deck[6][3]                            ; Merged with ready_table:randomize|deck[1][1]                        ;
; ready_table:randomize|deck[6][4]                            ; Merged with ready_table:randomize|deck[1][1]                        ;
; ready_table:randomize|deck[6][5]                            ; Merged with ready_table:randomize|deck[1][1]                        ;
; ready_table:randomize|deck[7][6]                            ; Merged with ready_table:randomize|deck[1][1]                        ;
; ready_table:randomize|deck[10][3]                           ; Merged with ready_table:randomize|deck[10][1]                       ;
; ready_table:randomize|deck[11][0]                           ; Merged with ready_table:randomize|deck[10][1]                       ;
; ready_table:randomize|deck[11][1]                           ; Merged with ready_table:randomize|deck[10][1]                       ;
; ready_table:randomize|deck[11][3]                           ; Merged with ready_table:randomize|deck[10][1]                       ;
; ready_table:randomize|deck[12][2]                           ; Merged with ready_table:randomize|deck[10][1]                       ;
; ready_table:randomize|deck[12][3]                           ; Merged with ready_table:randomize|deck[10][1]                       ;
; ready_table:randomize|deck[13][0]                           ; Merged with ready_table:randomize|deck[10][1]                       ;
; ready_table:randomize|deck[13][2]                           ; Merged with ready_table:randomize|deck[10][1]                       ;
; ready_table:randomize|deck[13][3]                           ; Merged with ready_table:randomize|deck[10][1]                       ;
; ready_table:randomize|deck[14][1]                           ; Merged with ready_table:randomize|deck[10][1]                       ;
; ready_table:randomize|deck[14][2]                           ; Merged with ready_table:randomize|deck[10][1]                       ;
; ready_table:randomize|deck[14][3]                           ; Merged with ready_table:randomize|deck[10][1]                       ;
; ready_table:randomize|deck[15][0]                           ; Merged with ready_table:randomize|deck[10][1]                       ;
; ready_table:randomize|deck[15][1]                           ; Merged with ready_table:randomize|deck[10][1]                       ;
; ready_table:randomize|deck[15][2]                           ; Merged with ready_table:randomize|deck[10][1]                       ;
; ready_table:randomize|deck[15][3]                           ; Merged with ready_table:randomize|deck[10][1]                       ;
; ready_table:randomize|deck[16][4]                           ; Merged with ready_table:randomize|deck[10][1]                       ;
; ready_table:randomize|deck[17][0]                           ; Merged with ready_table:randomize|deck[10][1]                       ;
; ready_table:randomize|deck[17][4]                           ; Merged with ready_table:randomize|deck[10][1]                       ;
; ready_table:randomize|deck[18][1]                           ; Merged with ready_table:randomize|deck[10][1]                       ;
; ready_table:randomize|deck[18][4]                           ; Merged with ready_table:randomize|deck[10][1]                       ;
; ready_table:randomize|deck[19][0]                           ; Merged with ready_table:randomize|deck[10][1]                       ;
; ready_table:randomize|deck[19][1]                           ; Merged with ready_table:randomize|deck[10][1]                       ;
; ready_table:randomize|deck[19][4]                           ; Merged with ready_table:randomize|deck[10][1]                       ;
; ready_table:randomize|deck[20][2]                           ; Merged with ready_table:randomize|deck[10][1]                       ;
; ready_table:randomize|deck[20][4]                           ; Merged with ready_table:randomize|deck[10][1]                       ;
; ready_table:randomize|deck[21][0]                           ; Merged with ready_table:randomize|deck[10][1]                       ;
; ready_table:randomize|deck[21][2]                           ; Merged with ready_table:randomize|deck[10][1]                       ;
; ready_table:randomize|deck[21][4]                           ; Merged with ready_table:randomize|deck[10][1]                       ;
; ready_table:randomize|deck[22][1]                           ; Merged with ready_table:randomize|deck[10][1]                       ;
; ready_table:randomize|deck[22][2]                           ; Merged with ready_table:randomize|deck[10][1]                       ;
; ready_table:randomize|deck[22][4]                           ; Merged with ready_table:randomize|deck[10][1]                       ;
; ready_table:randomize|deck[23][0]                           ; Merged with ready_table:randomize|deck[10][1]                       ;
; ready_table:randomize|deck[23][1]                           ; Merged with ready_table:randomize|deck[10][1]                       ;
; ready_table:randomize|deck[23][2]                           ; Merged with ready_table:randomize|deck[10][1]                       ;
; ready_table:randomize|deck[23][4]                           ; Merged with ready_table:randomize|deck[10][1]                       ;
; ready_table:randomize|deck[24][3]                           ; Merged with ready_table:randomize|deck[10][1]                       ;
; ready_table:randomize|deck[24][4]                           ; Merged with ready_table:randomize|deck[10][1]                       ;
; ready_table:randomize|deck[25][0]                           ; Merged with ready_table:randomize|deck[10][1]                       ;
; ready_table:randomize|deck[25][3]                           ; Merged with ready_table:randomize|deck[10][1]                       ;
; ready_table:randomize|deck[25][4]                           ; Merged with ready_table:randomize|deck[10][1]                       ;
; ready_table:randomize|deck[26][1]                           ; Merged with ready_table:randomize|deck[10][1]                       ;
; ready_table:randomize|deck[26][3]                           ; Merged with ready_table:randomize|deck[10][1]                       ;
; ready_table:randomize|deck[26][4]                           ; Merged with ready_table:randomize|deck[10][1]                       ;
; ready_table:randomize|deck[27][0]                           ; Merged with ready_table:randomize|deck[10][1]                       ;
; ready_table:randomize|deck[27][1]                           ; Merged with ready_table:randomize|deck[10][1]                       ;
; ready_table:randomize|deck[27][3]                           ; Merged with ready_table:randomize|deck[10][1]                       ;
; ready_table:randomize|deck[27][4]                           ; Merged with ready_table:randomize|deck[10][1]                       ;
; ready_table:randomize|deck[28][2]                           ; Merged with ready_table:randomize|deck[10][1]                       ;
; ready_table:randomize|deck[28][3]                           ; Merged with ready_table:randomize|deck[10][1]                       ;
; ready_table:randomize|deck[28][4]                           ; Merged with ready_table:randomize|deck[10][1]                       ;
; ready_table:randomize|deck[29][0]                           ; Merged with ready_table:randomize|deck[10][1]                       ;
; ready_table:randomize|deck[29][2]                           ; Merged with ready_table:randomize|deck[10][1]                       ;
; ready_table:randomize|deck[29][3]                           ; Merged with ready_table:randomize|deck[10][1]                       ;
; ready_table:randomize|deck[29][4]                           ; Merged with ready_table:randomize|deck[10][1]                       ;
; ready_table:randomize|deck[30][1]                           ; Merged with ready_table:randomize|deck[10][1]                       ;
; ready_table:randomize|deck[30][2]                           ; Merged with ready_table:randomize|deck[10][1]                       ;
; ready_table:randomize|deck[30][3]                           ; Merged with ready_table:randomize|deck[10][1]                       ;
; ready_table:randomize|deck[30][4]                           ; Merged with ready_table:randomize|deck[10][1]                       ;
; ready_table:randomize|deck[31][0]                           ; Merged with ready_table:randomize|deck[10][1]                       ;
; ready_table:randomize|deck[31][1]                           ; Merged with ready_table:randomize|deck[10][1]                       ;
; ready_table:randomize|deck[31][2]                           ; Merged with ready_table:randomize|deck[10][1]                       ;
; ready_table:randomize|deck[31][3]                           ; Merged with ready_table:randomize|deck[10][1]                       ;
; ready_table:randomize|deck[31][4]                           ; Merged with ready_table:randomize|deck[10][1]                       ;
; ready_table:randomize|deck[32][5]                           ; Merged with ready_table:randomize|deck[10][1]                       ;
; ready_table:randomize|deck[33][0]                           ; Merged with ready_table:randomize|deck[10][1]                       ;
; ready_table:randomize|deck[33][5]                           ; Merged with ready_table:randomize|deck[10][1]                       ;
; ready_table:randomize|deck[34][1]                           ; Merged with ready_table:randomize|deck[10][1]                       ;
; ready_table:randomize|deck[34][5]                           ; Merged with ready_table:randomize|deck[10][1]                       ;
; ready_table:randomize|deck[35][0]                           ; Merged with ready_table:randomize|deck[10][1]                       ;
; ready_table:randomize|deck[35][1]                           ; Merged with ready_table:randomize|deck[10][1]                       ;
; ready_table:randomize|deck[35][5]                           ; Merged with ready_table:randomize|deck[10][1]                       ;
; ready_table:randomize|deck[36][2]                           ; Merged with ready_table:randomize|deck[10][1]                       ;
; ready_table:randomize|deck[36][5]                           ; Merged with ready_table:randomize|deck[10][1]                       ;
; ready_table:randomize|deck[37][0]                           ; Merged with ready_table:randomize|deck[10][1]                       ;
; ready_table:randomize|deck[37][2]                           ; Merged with ready_table:randomize|deck[10][1]                       ;
; ready_table:randomize|deck[37][5]                           ; Merged with ready_table:randomize|deck[10][1]                       ;
; ready_table:randomize|deck[38][1]                           ; Merged with ready_table:randomize|deck[10][1]                       ;
; ready_table:randomize|deck[38][2]                           ; Merged with ready_table:randomize|deck[10][1]                       ;
; ready_table:randomize|deck[38][5]                           ; Merged with ready_table:randomize|deck[10][1]                       ;
; ready_table:randomize|deck[39][0]                           ; Merged with ready_table:randomize|deck[10][1]                       ;
; ready_table:randomize|deck[39][1]                           ; Merged with ready_table:randomize|deck[10][1]                       ;
; ready_table:randomize|deck[39][2]                           ; Merged with ready_table:randomize|deck[10][1]                       ;
; ready_table:randomize|deck[39][5]                           ; Merged with ready_table:randomize|deck[10][1]                       ;
; ready_table:randomize|deck[40][3]                           ; Merged with ready_table:randomize|deck[10][1]                       ;
; ready_table:randomize|deck[40][5]                           ; Merged with ready_table:randomize|deck[10][1]                       ;
; ready_table:randomize|deck[41][0]                           ; Merged with ready_table:randomize|deck[10][1]                       ;
; ready_table:randomize|deck[41][3]                           ; Merged with ready_table:randomize|deck[10][1]                       ;
; ready_table:randomize|deck[41][5]                           ; Merged with ready_table:randomize|deck[10][1]                       ;
; ready_table:randomize|deck[42][1]                           ; Merged with ready_table:randomize|deck[10][1]                       ;
; ready_table:randomize|deck[42][3]                           ; Merged with ready_table:randomize|deck[10][1]                       ;
; ready_table:randomize|deck[42][5]                           ; Merged with ready_table:randomize|deck[10][1]                       ;
; ready_table:randomize|deck[43][0]                           ; Merged with ready_table:randomize|deck[10][1]                       ;
; ready_table:randomize|deck[43][1]                           ; Merged with ready_table:randomize|deck[10][1]                       ;
; ready_table:randomize|deck[43][3]                           ; Merged with ready_table:randomize|deck[10][1]                       ;
; ready_table:randomize|deck[43][5]                           ; Merged with ready_table:randomize|deck[10][1]                       ;
; ready_table:randomize|deck[44][2]                           ; Merged with ready_table:randomize|deck[10][1]                       ;
; ready_table:randomize|deck[44][3]                           ; Merged with ready_table:randomize|deck[10][1]                       ;
; ready_table:randomize|deck[44][5]                           ; Merged with ready_table:randomize|deck[10][1]                       ;
; ready_table:randomize|deck[45][0]                           ; Merged with ready_table:randomize|deck[10][1]                       ;
; ready_table:randomize|deck[45][2]                           ; Merged with ready_table:randomize|deck[10][1]                       ;
; ready_table:randomize|deck[45][3]                           ; Merged with ready_table:randomize|deck[10][1]                       ;
; ready_table:randomize|deck[45][5]                           ; Merged with ready_table:randomize|deck[10][1]                       ;
; ready_table:randomize|deck[46][1]                           ; Merged with ready_table:randomize|deck[10][1]                       ;
; ready_table:randomize|deck[46][2]                           ; Merged with ready_table:randomize|deck[10][1]                       ;
; ready_table:randomize|deck[46][3]                           ; Merged with ready_table:randomize|deck[10][1]                       ;
; ready_table:randomize|deck[46][5]                           ; Merged with ready_table:randomize|deck[10][1]                       ;
; ready_table:randomize|deck[47][0]                           ; Merged with ready_table:randomize|deck[10][1]                       ;
; ready_table:randomize|deck[47][1]                           ; Merged with ready_table:randomize|deck[10][1]                       ;
; ready_table:randomize|deck[47][2]                           ; Merged with ready_table:randomize|deck[10][1]                       ;
; ready_table:randomize|deck[47][3]                           ; Merged with ready_table:randomize|deck[10][1]                       ;
; ready_table:randomize|deck[47][5]                           ; Merged with ready_table:randomize|deck[10][1]                       ;
; ready_table:randomize|deck[48][4]                           ; Merged with ready_table:randomize|deck[10][1]                       ;
; ready_table:randomize|deck[48][5]                           ; Merged with ready_table:randomize|deck[10][1]                       ;
; ready_table:randomize|deck[49][0]                           ; Merged with ready_table:randomize|deck[10][1]                       ;
; ready_table:randomize|deck[49][4]                           ; Merged with ready_table:randomize|deck[10][1]                       ;
; ready_table:randomize|deck[49][5]                           ; Merged with ready_table:randomize|deck[10][1]                       ;
; ready_table:randomize|deck[50][1]                           ; Merged with ready_table:randomize|deck[10][1]                       ;
; ready_table:randomize|deck[50][4]                           ; Merged with ready_table:randomize|deck[10][1]                       ;
; ready_table:randomize|deck[50][5]                           ; Merged with ready_table:randomize|deck[10][1]                       ;
; ready_table:randomize|deck[51][0]                           ; Merged with ready_table:randomize|deck[10][1]                       ;
; ready_table:randomize|deck[51][1]                           ; Merged with ready_table:randomize|deck[10][1]                       ;
; ready_table:randomize|deck[51][4]                           ; Merged with ready_table:randomize|deck[10][1]                       ;
; ready_table:randomize|deck[51][5]                           ; Merged with ready_table:randomize|deck[10][1]                       ;
; ready_table:randomize|deck[52][2]                           ; Merged with ready_table:randomize|deck[10][1]                       ;
; ready_table:randomize|deck[52][4]                           ; Merged with ready_table:randomize|deck[10][1]                       ;
; ready_table:randomize|deck[52][5]                           ; Merged with ready_table:randomize|deck[10][1]                       ;
; ready_table:randomize|deck[53][0]                           ; Merged with ready_table:randomize|deck[10][1]                       ;
; ready_table:randomize|deck[53][2]                           ; Merged with ready_table:randomize|deck[10][1]                       ;
; ready_table:randomize|deck[53][4]                           ; Merged with ready_table:randomize|deck[10][1]                       ;
; ready_table:randomize|deck[53][5]                           ; Merged with ready_table:randomize|deck[10][1]                       ;
; ready_table:randomize|deck[54][1]                           ; Merged with ready_table:randomize|deck[10][1]                       ;
; ready_table:randomize|deck[54][2]                           ; Merged with ready_table:randomize|deck[10][1]                       ;
; ready_table:randomize|deck[54][4]                           ; Merged with ready_table:randomize|deck[10][1]                       ;
; ready_table:randomize|deck[54][5]                           ; Merged with ready_table:randomize|deck[10][1]                       ;
; ready_table:randomize|deck[55][0]                           ; Merged with ready_table:randomize|deck[10][1]                       ;
; ready_table:randomize|deck[55][1]                           ; Merged with ready_table:randomize|deck[10][1]                       ;
; ready_table:randomize|deck[55][2]                           ; Merged with ready_table:randomize|deck[10][1]                       ;
; ready_table:randomize|deck[55][4]                           ; Merged with ready_table:randomize|deck[10][1]                       ;
; ready_table:randomize|deck[55][5]                           ; Merged with ready_table:randomize|deck[10][1]                       ;
; ready_table:randomize|deck[56][3]                           ; Merged with ready_table:randomize|deck[10][1]                       ;
; ready_table:randomize|deck[56][4]                           ; Merged with ready_table:randomize|deck[10][1]                       ;
; ready_table:randomize|deck[56][5]                           ; Merged with ready_table:randomize|deck[10][1]                       ;
; ready_table:randomize|deck[57][0]                           ; Merged with ready_table:randomize|deck[10][1]                       ;
; ready_table:randomize|deck[57][3]                           ; Merged with ready_table:randomize|deck[10][1]                       ;
; ready_table:randomize|deck[57][4]                           ; Merged with ready_table:randomize|deck[10][1]                       ;
; ready_table:randomize|deck[57][5]                           ; Merged with ready_table:randomize|deck[10][1]                       ;
; ready_table:randomize|deck[58][1]                           ; Merged with ready_table:randomize|deck[10][1]                       ;
; ready_table:randomize|deck[58][3]                           ; Merged with ready_table:randomize|deck[10][1]                       ;
; ready_table:randomize|deck[58][4]                           ; Merged with ready_table:randomize|deck[10][1]                       ;
; ready_table:randomize|deck[58][5]                           ; Merged with ready_table:randomize|deck[10][1]                       ;
; ready_table:randomize|deck[59][0]                           ; Merged with ready_table:randomize|deck[10][1]                       ;
; ready_table:randomize|deck[59][1]                           ; Merged with ready_table:randomize|deck[10][1]                       ;
; ready_table:randomize|deck[59][3]                           ; Merged with ready_table:randomize|deck[10][1]                       ;
; ready_table:randomize|deck[59][4]                           ; Merged with ready_table:randomize|deck[10][1]                       ;
; ready_table:randomize|deck[59][5]                           ; Merged with ready_table:randomize|deck[10][1]                       ;
; ready_table:randomize|deck[60][2]                           ; Merged with ready_table:randomize|deck[10][1]                       ;
; ready_table:randomize|deck[60][3]                           ; Merged with ready_table:randomize|deck[10][1]                       ;
; ready_table:randomize|deck[60][4]                           ; Merged with ready_table:randomize|deck[10][1]                       ;
; ready_table:randomize|deck[60][5]                           ; Merged with ready_table:randomize|deck[10][1]                       ;
; ready_table:randomize|deck[61][0]                           ; Merged with ready_table:randomize|deck[10][1]                       ;
; ready_table:randomize|deck[61][2]                           ; Merged with ready_table:randomize|deck[10][1]                       ;
; ready_table:randomize|deck[61][3]                           ; Merged with ready_table:randomize|deck[10][1]                       ;
; ready_table:randomize|deck[61][4]                           ; Merged with ready_table:randomize|deck[10][1]                       ;
; ready_table:randomize|deck[61][5]                           ; Merged with ready_table:randomize|deck[10][1]                       ;
; ready_table:randomize|deck[62][1]                           ; Merged with ready_table:randomize|deck[10][1]                       ;
; ready_table:randomize|deck[62][2]                           ; Merged with ready_table:randomize|deck[10][1]                       ;
; ready_table:randomize|deck[62][3]                           ; Merged with ready_table:randomize|deck[10][1]                       ;
; ready_table:randomize|deck[62][4]                           ; Merged with ready_table:randomize|deck[10][1]                       ;
; ready_table:randomize|deck[62][5]                           ; Merged with ready_table:randomize|deck[10][1]                       ;
; ready_table:randomize|deck[63][0]                           ; Merged with ready_table:randomize|deck[10][1]                       ;
; ready_table:randomize|deck[63][1]                           ; Merged with ready_table:randomize|deck[10][1]                       ;
; ready_table:randomize|deck[63][2]                           ; Merged with ready_table:randomize|deck[10][1]                       ;
; ready_table:randomize|deck[63][3]                           ; Merged with ready_table:randomize|deck[10][1]                       ;
; ready_table:randomize|deck[63][4]                           ; Merged with ready_table:randomize|deck[10][1]                       ;
; ready_table:randomize|deck[63][5]                           ; Merged with ready_table:randomize|deck[10][1]                       ;
; ready_table:randomize|deck[9][0]                            ; Merged with ready_table:randomize|deck[8][3]                        ;
; ready_table:randomize|deck[9][3]                            ; Merged with ready_table:randomize|deck[8][3]                        ;
; ready_table:randomize|deck[2][1]                            ; Merged with ready_table:randomize|deck[1][0]                        ;
; ready_table:randomize|deck[3][0]                            ; Merged with ready_table:randomize|deck[1][0]                        ;
; ready_table:randomize|deck[4][2]                            ; Merged with ready_table:randomize|deck[1][0]                        ;
; ready_table:randomize|deck[5][0]                            ; Merged with ready_table:randomize|deck[1][0]                        ;
; ready_table:randomize|deck[5][2]                            ; Merged with ready_table:randomize|deck[1][0]                        ;
; ready_table:randomize|deck[6][1]                            ; Merged with ready_table:randomize|deck[1][0]                        ;
; ready_table:randomize|deck[7][0]                            ; Merged with ready_table:randomize|deck[1][0]                        ;
; ready_table:randomize|deck[6][2]                            ; Merged with ready_table:randomize|deck[3][1]                        ;
; ready_table:randomize|deck[7][1]                            ; Merged with ready_table:randomize|deck[3][1]                        ;
; ready_table:randomize|deck[7][2]                            ; Merged with ready_table:randomize|deck[3][1]                        ;
; kbdex_ctrl:kbdex_ctrl_inst|key2code[14,15]                  ; Merged with kbdex_ctrl:kbdex_ctrl_inst|key2code[13]                 ;
; kbdex_ctrl:kbdex_ctrl_inst|ps2_iobase:ps2_ctrl|hdata[5..7]  ; Merged with kbdex_ctrl:kbdex_ctrl_inst|ps2_iobase:ps2_ctrl|hdata[3] ;
; kbdex_ctrl:kbdex_ctrl_inst|ps2_iobase:ps2_ctrl|hdata[2]     ; Merged with kbdex_ctrl:kbdex_ctrl_inst|ps2_iobase:ps2_ctrl|hdata[0] ;
; kbdex_ctrl:kbdex_ctrl_inst|hdata[5..7]                      ; Merged with kbdex_ctrl:kbdex_ctrl_inst|hdata[3]                     ;
; kbdex_ctrl:kbdex_ctrl_inst|hdata[2]                         ; Merged with kbdex_ctrl:kbdex_ctrl_inst|hdata[0]                     ;
; kbdex_ctrl:kbdex_ctrl_inst|siguplights                      ; Stuck at GND due to stuck port data_in                              ;
; kbdex_ctrl:kbdex_ctrl_inst|hdata[0]                         ; Merged with kbdex_ctrl:kbdex_ctrl_inst|hdata[3]                     ;
; play_table:gameplay|cards_found[0]                          ; Stuck at GND due to stuck port data_in                              ;
; ready_table:randomize|deck[0][0]                            ; Stuck at GND due to stuck port data_in                              ;
; kbdex_ctrl:kbdex_ctrl_inst|hdata[1]                         ; Stuck at GND due to stuck port data_in                              ;
; kbdex_ctrl:kbdex_ctrl_inst|ps2_iobase:ps2_ctrl|hdata[1]     ; Stuck at GND due to stuck port data_in                              ;
; play_table:gameplay|winner[3]                               ; Stuck at GND due to stuck port data_in                              ;
; ready_table:randomize|deck[1][0]                            ; Merged with ready_table:randomize|deck[8][3]                        ;
; vga_ball:vga|estado.show_splash                             ; Stuck at GND due to stuck port data_in                              ;
; kbdex_ctrl:kbdex_ctrl_inst|ps2_iobase:ps2_ctrl|hdata[3]     ; Merged with kbdex_ctrl:kbdex_ctrl_inst|ps2_iobase:ps2_ctrl|hdata[0] ;
; play_table:gameplay|i[3]                                    ; Stuck at GND due to stuck port data_in                              ;
; Total Number of Removed Registers = 492                     ;                                                                     ;
+-------------------------------------------------------------+---------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                               ;
+-------------------------------------+---------------------------+---------------------------------------------------------+
; Register name                       ; Reason for Removal        ; Registers Removed due to This Register                  ;
+-------------------------------------+---------------------------+---------------------------------------------------------+
; kbdex_ctrl:kbdex_ctrl_inst|hdata[4] ; Stuck at GND              ; kbdex_ctrl:kbdex_ctrl_inst|ps2_iobase:ps2_ctrl|hdata[4] ;
;                                     ; due to stuck port data_in ;                                                         ;
; kbdex_ctrl:kbdex_ctrl_inst|hdata[1] ; Stuck at GND              ; kbdex_ctrl:kbdex_ctrl_inst|ps2_iobase:ps2_ctrl|hdata[1] ;
;                                     ; due to stuck port data_in ;                                                         ;
+-------------------------------------+---------------------------+---------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1379  ;
; Number of registers using Synchronous Clear  ; 149   ;
; Number of registers using Synchronous Load   ; 190   ;
; Number of registers using Asynchronous Clear ; 135   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1228  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------+
; Inverted Register Statistics                                            ;
+---------------------------------------------------------------+---------+
; Inverted Register                                             ; Fan out ;
+---------------------------------------------------------------+---------+
; kbdex_ctrl:kbdex_ctrl_inst|sigsending                         ; 9       ;
; kbdex_ctrl:kbdex_ctrl_inst|ps2_iobase:ps2_ctrl|sigclkreleased ; 3       ;
; ready_table:randomize|seed[0]                                 ; 1       ;
; ready_table:randomize|seed[1]                                 ; 1       ;
; ready_table:randomize|seed[2]                                 ; 1       ;
; ready_table:randomize|seed[3]                                 ; 1       ;
; ready_table:randomize|seed[4]                                 ; 1       ;
; ready_table:randomize|seed[5]                                 ; 1       ;
; ready_table:randomize|seed[7]                                 ; 1       ;
; ready_table:randomize|seed[12]                                ; 1       ;
; ready_table:randomize|seed[13]                                ; 1       ;
; ready_table:randomize|seed[14]                                ; 1       ;
; ready_table:randomize|seed[15]                                ; 1       ;
; kbdex_ctrl:kbdex_ctrl_inst|ps2_iobase:ps2_ctrl|fcount[8]      ; 2       ;
; kbdex_ctrl:kbdex_ctrl_inst|ps2_iobase:ps2_ctrl|fcount[6]      ; 2       ;
; kbdex_ctrl:kbdex_ctrl_inst|ps2_iobase:ps2_ctrl|fcount[3]      ; 2       ;
; kbdex_ctrl:kbdex_ctrl_inst|ps2_iobase:ps2_ctrl|fcount[2]      ; 2       ;
; kbdex_ctrl:kbdex_ctrl_inst|ps2_iobase:ps2_ctrl|fcount[0]      ; 2       ;
; kbdex_ctrl:kbdex_ctrl_inst|ps2_iobase:ps2_ctrl|rcount[8]      ; 2       ;
; kbdex_ctrl:kbdex_ctrl_inst|ps2_iobase:ps2_ctrl|rcount[6]      ; 2       ;
; kbdex_ctrl:kbdex_ctrl_inst|ps2_iobase:ps2_ctrl|rcount[3]      ; 2       ;
; kbdex_ctrl:kbdex_ctrl_inst|ps2_iobase:ps2_ctrl|rcount[2]      ; 2       ;
; kbdex_ctrl:kbdex_ctrl_inst|ps2_iobase:ps2_ctrl|rcount[0]      ; 2       ;
; Total number of inverted registers = 23                       ;         ;
+---------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                              ;
+-------------------------------------------------------------------------+--------------------------------------------------------------------------+------+
; Register Name                                                           ; Megafunction                                                             ; Type ;
+-------------------------------------------------------------------------+--------------------------------------------------------------------------+------+
; vga_ball:vga|vgacon:vga_controller|dual_clock_ram:vgamem|data_out[0..2] ; vga_ball:vga|vgacon:vga_controller|dual_clock_ram:vgamem|ram_block_rtl_0 ; RAM  ;
+-------------------------------------------------------------------------+--------------------------------------------------------------------------+------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |game_control|ready_table:randomize|deck[1][0]                         ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |game_control|kbdex_ctrl:kbdex_ctrl_inst|ps2_iobase:ps2_ctrl|fcount[1] ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |game_control|kbdex_ctrl:kbdex_ctrl_inst|ps2_iobase:ps2_ctrl|rcount[1] ;
; 8:1                ; 7 bits    ; 35 LEs        ; 7 LEs                ; 28 LEs                 ; Yes        ; |game_control|ready_table:randomize|i[2]                               ;
; 8:1                ; 5 bits    ; 25 LEs        ; 5 LEs                ; 20 LEs                 ; Yes        ; |game_control|ready_table:randomize|seed[30]                           ;
; 8:1                ; 15 bits   ; 75 LEs        ; 0 LEs                ; 75 LEs                 ; Yes        ; |game_control|ready_table:randomize|seed[8]                            ;
; 16:1               ; 8 bits    ; 80 LEs        ; 8 LEs                ; 72 LEs                 ; Yes        ; |game_control|p2[0]                                                    ;
; 16:1               ; 16 bits   ; 160 LEs       ; 0 LEs                ; 160 LEs                ; Yes        ; |game_control|p1[2]                                                    ;
; 6:1                ; 4 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; Yes        ; |game_control|config_table:settings|n_players[2]                       ;
; 9:1                ; 7 bits    ; 42 LEs        ; 7 LEs                ; 35 LEs                 ; Yes        ; |game_control|ready_table:randomize|rand[5]                            ;
; 7:1                ; 4 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; Yes        ; |game_control|config_table:settings|n_pairs_aux[2]                     ;
; 7:1                ; 4 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; Yes        ; |game_control|config_table:settings|t_cards_aux[3]                     ;
; 17:1               ; 6 bits    ; 66 LEs        ; 6 LEs                ; 60 LEs                 ; Yes        ; |game_control|play_table:gameplay|cards_found[3]                       ;
; 17:1               ; 7 bits    ; 77 LEs        ; 7 LEs                ; 70 LEs                 ; Yes        ; |game_control|play_table:gameplay|player_score[0][3]                   ;
; 17:1               ; 7 bits    ; 77 LEs        ; 7 LEs                ; 70 LEs                 ; Yes        ; |game_control|play_table:gameplay|player_score[1][0]                   ;
; 17:1               ; 7 bits    ; 77 LEs        ; 7 LEs                ; 70 LEs                 ; Yes        ; |game_control|play_table:gameplay|player_score[2][5]                   ;
; 17:1               ; 7 bits    ; 77 LEs        ; 7 LEs                ; 70 LEs                 ; Yes        ; |game_control|play_table:gameplay|player_score[3][4]                   ;
; 17:1               ; 7 bits    ; 77 LEs        ; 7 LEs                ; 70 LEs                 ; Yes        ; |game_control|play_table:gameplay|player_score[4][0]                   ;
; 17:1               ; 7 bits    ; 77 LEs        ; 14 LEs               ; 63 LEs                 ; Yes        ; |game_control|play_table:gameplay|max[2]                               ;
; 17:1               ; 4 bits    ; 44 LEs        ; 4 LEs                ; 40 LEs                 ; Yes        ; |game_control|play_table:gameplay|l[2]                                 ;
; 17:1               ; 4 bits    ; 44 LEs        ; 4 LEs                ; 40 LEs                 ; Yes        ; |game_control|play_table:gameplay|c[0]                                 ;
; 17:1               ; 8 bits    ; 88 LEs        ; 0 LEs                ; 88 LEs                 ; Yes        ; |game_control|play_table:gameplay|col1[2]                              ;
; 17:1               ; 8 bits    ; 88 LEs        ; 0 LEs                ; 88 LEs                 ; Yes        ; |game_control|play_table:gameplay|col2[2]                              ;
; 10:1               ; 3 bits    ; 18 LEs        ; 3 LEs                ; 15 LEs                 ; Yes        ; |game_control|play_table:gameplay|i[0]                                 ;
; 11:1               ; 3 bits    ; 21 LEs        ; 3 LEs                ; 18 LEs                 ; Yes        ; |game_control|play_table:gameplay|curr_player[2]                       ;
; 18:1               ; 4 bits    ; 48 LEs        ; 12 LEs               ; 36 LEs                 ; Yes        ; |game_control|play_table:gameplay|pf[0]                                ;
; 18:1               ; 5 bits    ; 60 LEs        ; 15 LEs               ; 45 LEs                 ; Yes        ; |game_control|play_table:gameplay|pb[0]                                ;
; 18:1               ; 4 bits    ; 48 LEs        ; 12 LEs               ; 36 LEs                 ; Yes        ; |game_control|play_table:gameplay|pd[3]                                ;
; 13:1               ; 3 bits    ; 24 LEs        ; 9 LEs                ; 15 LEs                 ; Yes        ; |game_control|config_table:settings|next_state[0]                      ;
; 20:1               ; 4 bits    ; 52 LEs        ; 24 LEs               ; 28 LEs                 ; Yes        ; |game_control|next_state[0]                                            ;
; 13:1               ; 4 bits    ; 32 LEs        ; 12 LEs               ; 20 LEs                 ; Yes        ; |game_control|play_table:gameplay|pe[1]                                ;
; 14:1               ; 3 bits    ; 27 LEs        ; 9 LEs                ; 18 LEs                 ; Yes        ; |game_control|play_table:gameplay|pa[1]                                ;
; 14:1               ; 4 bits    ; 36 LEs        ; 12 LEs               ; 24 LEs                 ; Yes        ; |game_control|play_table:gameplay|pc[3]                                ;
; 15:1               ; 4 bits    ; 40 LEs        ; 16 LEs               ; 24 LEs                 ; Yes        ; |game_control|play_table:gameplay|winner[3]                            ;
; 22:1               ; 2 bits    ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |game_control|play_table:gameplay|next_state[0]                        ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |game_control|kbdex_ctrl:kbdex_ctrl_inst|ps2_iobase:ps2_ctrl|fcount[8] ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |game_control|kbdex_ctrl:kbdex_ctrl_inst|ps2_iobase:ps2_ctrl|rcount[8] ;
; 8:1                ; 11 bits   ; 55 LEs        ; 11 LEs               ; 44 LEs                 ; Yes        ; |game_control|ready_table:randomize|seed[13]                           ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |game_control|play_table:gameplay|Mux14                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |game_control|ready_table:randomize|Mux3                               ;
; 8:1                ; 7 bits    ; 35 LEs        ; 28 LEs               ; 7 LEs                  ; No         ; |game_control|play_table:gameplay|Mux35                                ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |game_control|kbdex_ctrl:kbdex_ctrl_inst|nstate.CODE                   ;
; 8:1                ; 7 bits    ; 35 LEs        ; 28 LEs               ; 7 LEs                  ; No         ; |game_control|play_table:gameplay|Mux48                                ;
; 8:1                ; 10 bits   ; 50 LEs        ; 50 LEs               ; 0 LEs                  ; No         ; |game_control|play_table:gameplay|Mux5                                 ;
; 101:1              ; 7 bits    ; 469 LEs       ; 469 LEs              ; 0 LEs                  ; No         ; |game_control|play_table:gameplay|Mux23                                ;
; 101:1              ; 7 bits    ; 469 LEs       ; 469 LEs              ; 0 LEs                  ; No         ; |game_control|play_table:gameplay|Mux32                                ;
; 7:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |game_control|kbdex_ctrl:kbdex_ctrl_inst|Selector13                    ;
; 8:1                ; 2 bits    ; 10 LEs        ; 6 LEs                ; 4 LEs                  ; No         ; |game_control|kbdex_ctrl:kbdex_ctrl_inst|Selector9                     ;
; 16:1               ; 14 bits   ; 140 LEs       ; 140 LEs              ; 0 LEs                  ; No         ; |game_control|play_table:gameplay|Mux20                                ;
; 5:1                ; 14 bits   ; 42 LEs        ; 42 LEs               ; 0 LEs                  ; No         ; |game_control|play_table:gameplay|Mux17                                ;
; 64:1               ; 7 bits    ; 294 LEs       ; 294 LEs              ; 0 LEs                  ; No         ; |game_control|play_table:gameplay|Mux14                                ;
; 65:1               ; 3 bits    ; 129 LEs       ; 129 LEs              ; 0 LEs                  ; No         ; |game_control|vga_ball:vga|pixel[2]                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga_ball:vga|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_qkl1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                          ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                           ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_ball:vga|vgacon:vga_controller ;
+-----------------+-------+-------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                  ;
+-----------------+-------+-------------------------------------------------------+
; num_horz_pixels ; 128   ; Signed Integer                                        ;
; num_vert_pixels ; 96    ; Signed Integer                                        ;
+-----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_ball:vga|vgacon:vga_controller|vga_pll:divider|vga_pll_0002:vga_pll_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+-----------------------------------------------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                                                              ;
+--------------------------------------+------------------------+-----------------------------------------------------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                                                                            ;
; fractional_vco_multiplier            ; false                  ; String                                                                            ;
; pll_type                             ; General                ; String                                                                            ;
; pll_subtype                          ; General                ; String                                                                            ;
; number_of_clocks                     ; 1                      ; Signed Integer                                                                    ;
; operation_mode                       ; direct                 ; String                                                                            ;
; deserialization_factor               ; 4                      ; Signed Integer                                                                    ;
; data_rate                            ; 0                      ; Signed Integer                                                                    ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                                                                    ;
; output_clock_frequency0              ; 25.175644 MHz          ; String                                                                            ;
; phase_shift0                         ; 0 ps                   ; String                                                                            ;
; duty_cycle0                          ; 50                     ; Signed Integer                                                                    ;
; output_clock_frequency1              ; 0 MHz                  ; String                                                                            ;
; phase_shift1                         ; 0 ps                   ; String                                                                            ;
; duty_cycle1                          ; 50                     ; Signed Integer                                                                    ;
; output_clock_frequency2              ; 0 MHz                  ; String                                                                            ;
; phase_shift2                         ; 0 ps                   ; String                                                                            ;
; duty_cycle2                          ; 50                     ; Signed Integer                                                                    ;
; output_clock_frequency3              ; 0 MHz                  ; String                                                                            ;
; phase_shift3                         ; 0 ps                   ; String                                                                            ;
; duty_cycle3                          ; 50                     ; Signed Integer                                                                    ;
; output_clock_frequency4              ; 0 MHz                  ; String                                                                            ;
; phase_shift4                         ; 0 ps                   ; String                                                                            ;
; duty_cycle4                          ; 50                     ; Signed Integer                                                                    ;
; output_clock_frequency5              ; 0 MHz                  ; String                                                                            ;
; phase_shift5                         ; 0 ps                   ; String                                                                            ;
; duty_cycle5                          ; 50                     ; Signed Integer                                                                    ;
; output_clock_frequency6              ; 0 MHz                  ; String                                                                            ;
; phase_shift6                         ; 0 ps                   ; String                                                                            ;
; duty_cycle6                          ; 50                     ; Signed Integer                                                                    ;
; output_clock_frequency7              ; 0 MHz                  ; String                                                                            ;
; phase_shift7                         ; 0 ps                   ; String                                                                            ;
; duty_cycle7                          ; 50                     ; Signed Integer                                                                    ;
; output_clock_frequency8              ; 0 MHz                  ; String                                                                            ;
; phase_shift8                         ; 0 ps                   ; String                                                                            ;
; duty_cycle8                          ; 50                     ; Signed Integer                                                                    ;
; output_clock_frequency9              ; 0 MHz                  ; String                                                                            ;
; phase_shift9                         ; 0 ps                   ; String                                                                            ;
; duty_cycle9                          ; 50                     ; Signed Integer                                                                    ;
; output_clock_frequency10             ; 0 MHz                  ; String                                                                            ;
; phase_shift10                        ; 0 ps                   ; String                                                                            ;
; duty_cycle10                         ; 50                     ; Signed Integer                                                                    ;
; output_clock_frequency11             ; 0 MHz                  ; String                                                                            ;
; phase_shift11                        ; 0 ps                   ; String                                                                            ;
; duty_cycle11                         ; 50                     ; Signed Integer                                                                    ;
; output_clock_frequency12             ; 0 MHz                  ; String                                                                            ;
; phase_shift12                        ; 0 ps                   ; String                                                                            ;
; duty_cycle12                         ; 50                     ; Signed Integer                                                                    ;
; output_clock_frequency13             ; 0 MHz                  ; String                                                                            ;
; phase_shift13                        ; 0 ps                   ; String                                                                            ;
; duty_cycle13                         ; 50                     ; Signed Integer                                                                    ;
; output_clock_frequency14             ; 0 MHz                  ; String                                                                            ;
; phase_shift14                        ; 0 ps                   ; String                                                                            ;
; duty_cycle14                         ; 50                     ; Signed Integer                                                                    ;
; output_clock_frequency15             ; 0 MHz                  ; String                                                                            ;
; phase_shift15                        ; 0 ps                   ; String                                                                            ;
; duty_cycle15                         ; 50                     ; Signed Integer                                                                    ;
; output_clock_frequency16             ; 0 MHz                  ; String                                                                            ;
; phase_shift16                        ; 0 ps                   ; String                                                                            ;
; duty_cycle16                         ; 50                     ; Signed Integer                                                                    ;
; output_clock_frequency17             ; 0 MHz                  ; String                                                                            ;
; phase_shift17                        ; 0 ps                   ; String                                                                            ;
; duty_cycle17                         ; 50                     ; Signed Integer                                                                    ;
; clock_name_0                         ;                        ; String                                                                            ;
; clock_name_1                         ;                        ; String                                                                            ;
; clock_name_2                         ;                        ; String                                                                            ;
; clock_name_3                         ;                        ; String                                                                            ;
; clock_name_4                         ;                        ; String                                                                            ;
; clock_name_5                         ;                        ; String                                                                            ;
; clock_name_6                         ;                        ; String                                                                            ;
; clock_name_7                         ;                        ; String                                                                            ;
; clock_name_8                         ;                        ; String                                                                            ;
; clock_name_global_0                  ; false                  ; String                                                                            ;
; clock_name_global_1                  ; false                  ; String                                                                            ;
; clock_name_global_2                  ; false                  ; String                                                                            ;
; clock_name_global_3                  ; false                  ; String                                                                            ;
; clock_name_global_4                  ; false                  ; String                                                                            ;
; clock_name_global_5                  ; false                  ; String                                                                            ;
; clock_name_global_6                  ; false                  ; String                                                                            ;
; clock_name_global_7                  ; false                  ; String                                                                            ;
; clock_name_global_8                  ; false                  ; String                                                                            ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                                                                    ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                                                                    ;
; m_cnt_bypass_en                      ; false                  ; String                                                                            ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                                                            ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                                                                    ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                                                                    ;
; n_cnt_bypass_en                      ; false                  ; String                                                                            ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                                                            ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                                                                    ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                                                                    ;
; c_cnt_bypass_en0                     ; false                  ; String                                                                            ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                                                            ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                                                            ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                                                                    ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                                                                    ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                                                                    ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                                                                    ;
; c_cnt_bypass_en1                     ; false                  ; String                                                                            ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                                                            ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                                                            ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                                                                    ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                                                                    ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                                                                    ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                                                                    ;
; c_cnt_bypass_en2                     ; false                  ; String                                                                            ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                                                            ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                                                            ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                                                                    ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                                                                    ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                                                                    ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                                                                    ;
; c_cnt_bypass_en3                     ; false                  ; String                                                                            ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                                                            ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                                                            ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                                                                    ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                                                                    ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                                                                    ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                                                                    ;
; c_cnt_bypass_en4                     ; false                  ; String                                                                            ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                                                            ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                                                            ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                                                                    ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                                                                    ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                                                                    ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                                                                    ;
; c_cnt_bypass_en5                     ; false                  ; String                                                                            ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                                                            ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                                                            ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                                                                    ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                                                                    ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                                                                    ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                                                                    ;
; c_cnt_bypass_en6                     ; false                  ; String                                                                            ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                                                            ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                                                            ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                                                                    ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                                                                    ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                                                                    ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                                                                    ;
; c_cnt_bypass_en7                     ; false                  ; String                                                                            ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                                                            ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                                                            ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                                                                    ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                                                                    ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                                                                    ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                                                                    ;
; c_cnt_bypass_en8                     ; false                  ; String                                                                            ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                                                            ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                                                            ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                                                                    ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                                                                    ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                                                                    ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                                                                    ;
; c_cnt_bypass_en9                     ; false                  ; String                                                                            ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                                                            ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                                                            ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                                                                    ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                                                                    ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                                                                    ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                                                                    ;
; c_cnt_bypass_en10                    ; false                  ; String                                                                            ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                                                            ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                                                            ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                                                                    ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                                                                    ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                                                                    ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                                                                    ;
; c_cnt_bypass_en11                    ; false                  ; String                                                                            ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                                                            ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                                                            ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                                                                    ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                                                                    ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                                                                    ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                                                                    ;
; c_cnt_bypass_en12                    ; false                  ; String                                                                            ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                                                            ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                                                            ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                                                                    ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                                                                    ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                                                                    ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                                                                    ;
; c_cnt_bypass_en13                    ; false                  ; String                                                                            ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                                                            ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                                                            ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                                                                    ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                                                                    ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                                                                    ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                                                                    ;
; c_cnt_bypass_en14                    ; false                  ; String                                                                            ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                                                            ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                                                            ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                                                                    ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                                                                    ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                                                                    ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                                                                    ;
; c_cnt_bypass_en15                    ; false                  ; String                                                                            ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                                                            ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                                                            ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                                                                    ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                                                                    ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                                                                    ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                                                                    ;
; c_cnt_bypass_en16                    ; false                  ; String                                                                            ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                                                            ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                                                            ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                                                                    ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                                                                    ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                                                                    ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                                                                    ;
; c_cnt_bypass_en17                    ; false                  ; String                                                                            ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                                                            ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                                                            ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                                                                    ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                                                                    ;
; pll_vco_div                          ; 1                      ; Signed Integer                                                                    ;
; pll_slf_rst                          ; false                  ; String                                                                            ;
; pll_bw_sel                           ; low                    ; String                                                                            ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                                                            ;
; pll_cp_current                       ; 0                      ; Signed Integer                                                                    ;
; pll_bwctrl                           ; 0                      ; Signed Integer                                                                    ;
; pll_fractional_division              ; 1                      ; Signed Integer                                                                    ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                                                                    ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                                                            ;
; mimic_fbclk_type                     ; gclk                   ; String                                                                            ;
; pll_fbclk_mux_1                      ; glb                    ; String                                                                            ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                                                            ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                                                            ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                                                                    ;
; refclk1_frequency                    ; 0 MHz                  ; String                                                                            ;
; pll_clkin_0_src                      ; clk_0                  ; String                                                                            ;
; pll_clkin_1_src                      ; clk_0                  ; String                                                                            ;
; pll_clk_loss_sw_en                   ; false                  ; String                                                                            ;
; pll_auto_clk_sw_en                   ; false                  ; String                                                                            ;
; pll_manu_clk_sw_en                   ; false                  ; String                                                                            ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                                                                    ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                                            ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                                            ;
+--------------------------------------+------------------------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_ball:vga|vgacon:vga_controller|dual_clock_ram:vgamem ;
+----------------+-------+------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                         ;
+----------------+-------+------------------------------------------------------------------------------+
; memsize        ; 12288 ; Signed Integer                                                               ;
+----------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: kbdex_ctrl:kbdex_ctrl_inst ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; clkfreq        ; 50000 ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: kbdex_ctrl:kbdex_ctrl_inst|ps2_iobase:ps2_ctrl ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; clkfreq        ; 50000 ; Signed Integer                                                     ;
+----------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_ball:vga|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0 ;
+------------------------------------+----------------------+--------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                     ;
+------------------------------------+----------------------+--------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                  ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                  ;
; WIDTH_A                            ; 3                    ; Untyped                                                                  ;
; WIDTHAD_A                          ; 14                   ; Untyped                                                                  ;
; NUMWORDS_A                         ; 12288                ; Untyped                                                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                  ;
; WIDTH_B                            ; 3                    ; Untyped                                                                  ;
; WIDTHAD_B                          ; 14                   ; Untyped                                                                  ;
; NUMWORDS_B                         ; 12288                ; Untyped                                                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                  ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                  ;
; INIT_FILE                          ; vga_mem.mif          ; Untyped                                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                  ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                  ;
; CBXI_PARAMETER                     ; altsyncram_qkl1      ; Untyped                                                                  ;
+------------------------------------+----------------------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_ball:vga|lpm_divide:Div23 ;
+------------------------+----------------+--------------------------------------+
; Parameter Name         ; Value          ; Type                                 ;
+------------------------+----------------+--------------------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                              ;
; LPM_WIDTHD             ; 4              ; Untyped                              ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                              ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                              ;
; LPM_PIPELINE           ; 0              ; Untyped                              ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                              ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                              ;
; CBXI_PARAMETER         ; lpm_divide_4am ; Untyped                              ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                              ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                              ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                           ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                         ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                         ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                       ;
+------------------------+----------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_ball:vga|lpm_divide:Div21 ;
+------------------------+----------------+--------------------------------------+
; Parameter Name         ; Value          ; Type                                 ;
+------------------------+----------------+--------------------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                              ;
; LPM_WIDTHD             ; 4              ; Untyped                              ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                              ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                              ;
; LPM_PIPELINE           ; 0              ; Untyped                              ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                              ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                              ;
; CBXI_PARAMETER         ; lpm_divide_4am ; Untyped                              ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                              ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                              ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                           ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                         ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                         ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                       ;
+------------------------+----------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_ball:vga|lpm_divide:Div19 ;
+------------------------+----------------+--------------------------------------+
; Parameter Name         ; Value          ; Type                                 ;
+------------------------+----------------+--------------------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                              ;
; LPM_WIDTHD             ; 4              ; Untyped                              ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                              ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                              ;
; LPM_PIPELINE           ; 0              ; Untyped                              ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                              ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                              ;
; CBXI_PARAMETER         ; lpm_divide_4am ; Untyped                              ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                              ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                              ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                           ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                         ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                         ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                       ;
+------------------------+----------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_ball:vga|lpm_divide:Div18 ;
+------------------------+----------------+--------------------------------------+
; Parameter Name         ; Value          ; Type                                 ;
+------------------------+----------------+--------------------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                              ;
; LPM_WIDTHD             ; 4              ; Untyped                              ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                              ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                              ;
; LPM_PIPELINE           ; 0              ; Untyped                              ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                              ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                              ;
; CBXI_PARAMETER         ; lpm_divide_4am ; Untyped                              ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                              ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                              ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                           ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                         ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                         ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                       ;
+------------------------+----------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_ball:vga|lpm_divide:Div17 ;
+------------------------+----------------+--------------------------------------+
; Parameter Name         ; Value          ; Type                                 ;
+------------------------+----------------+--------------------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                              ;
; LPM_WIDTHD             ; 4              ; Untyped                              ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                              ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                              ;
; LPM_PIPELINE           ; 0              ; Untyped                              ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                              ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                              ;
; CBXI_PARAMETER         ; lpm_divide_4am ; Untyped                              ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                              ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                              ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                           ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                         ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                         ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                       ;
+------------------------+----------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_ball:vga|lpm_divide:Div20 ;
+------------------------+----------------+--------------------------------------+
; Parameter Name         ; Value          ; Type                                 ;
+------------------------+----------------+--------------------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                              ;
; LPM_WIDTHD             ; 4              ; Untyped                              ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                              ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                              ;
; LPM_PIPELINE           ; 0              ; Untyped                              ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                              ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                              ;
; CBXI_PARAMETER         ; lpm_divide_4am ; Untyped                              ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                              ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                              ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                           ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                         ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                         ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                       ;
+------------------------+----------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_ball:vga|lpm_divide:Div22 ;
+------------------------+----------------+--------------------------------------+
; Parameter Name         ; Value          ; Type                                 ;
+------------------------+----------------+--------------------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                              ;
; LPM_WIDTHD             ; 4              ; Untyped                              ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                              ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                              ;
; LPM_PIPELINE           ; 0              ; Untyped                              ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                              ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                              ;
; CBXI_PARAMETER         ; lpm_divide_4am ; Untyped                              ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                              ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                              ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                           ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                         ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                         ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                       ;
+------------------------+----------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_ball:vga|lpm_divide:Div24 ;
+------------------------+----------------+--------------------------------------+
; Parameter Name         ; Value          ; Type                                 ;
+------------------------+----------------+--------------------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                              ;
; LPM_WIDTHD             ; 4              ; Untyped                              ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                              ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                              ;
; LPM_PIPELINE           ; 0              ; Untyped                              ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                              ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                              ;
; CBXI_PARAMETER         ; lpm_divide_4am ; Untyped                              ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                              ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                              ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                           ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                         ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                         ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                       ;
+------------------------+----------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_ball:vga|lpm_divide:Div16 ;
+------------------------+----------------+--------------------------------------+
; Parameter Name         ; Value          ; Type                                 ;
+------------------------+----------------+--------------------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                              ;
; LPM_WIDTHD             ; 4              ; Untyped                              ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                              ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                              ;
; LPM_PIPELINE           ; 0              ; Untyped                              ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                              ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                              ;
; CBXI_PARAMETER         ; lpm_divide_4am ; Untyped                              ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                              ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                              ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                           ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                         ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                         ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                       ;
+------------------------+----------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_ball:vga|lpm_divide:Div14 ;
+------------------------+----------------+--------------------------------------+
; Parameter Name         ; Value          ; Type                                 ;
+------------------------+----------------+--------------------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                              ;
; LPM_WIDTHD             ; 4              ; Untyped                              ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                              ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                              ;
; LPM_PIPELINE           ; 0              ; Untyped                              ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                              ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                              ;
; CBXI_PARAMETER         ; lpm_divide_4am ; Untyped                              ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                              ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                              ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                           ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                         ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                         ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                       ;
+------------------------+----------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_ball:vga|lpm_divide:Div12 ;
+------------------------+----------------+--------------------------------------+
; Parameter Name         ; Value          ; Type                                 ;
+------------------------+----------------+--------------------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                              ;
; LPM_WIDTHD             ; 4              ; Untyped                              ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                              ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                              ;
; LPM_PIPELINE           ; 0              ; Untyped                              ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                              ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                              ;
; CBXI_PARAMETER         ; lpm_divide_4am ; Untyped                              ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                              ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                              ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                           ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                         ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                         ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                       ;
+------------------------+----------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_ball:vga|lpm_divide:Div10 ;
+------------------------+----------------+--------------------------------------+
; Parameter Name         ; Value          ; Type                                 ;
+------------------------+----------------+--------------------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                              ;
; LPM_WIDTHD             ; 4              ; Untyped                              ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                              ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                              ;
; LPM_PIPELINE           ; 0              ; Untyped                              ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                              ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                              ;
; CBXI_PARAMETER         ; lpm_divide_4am ; Untyped                              ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                              ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                              ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                           ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                         ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                         ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                       ;
+------------------------+----------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_ball:vga|lpm_divide:Div9 ;
+------------------------+----------------+-------------------------------------+
; Parameter Name         ; Value          ; Type                                ;
+------------------------+----------------+-------------------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                             ;
; LPM_WIDTHD             ; 4              ; Untyped                             ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                             ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                             ;
; LPM_PIPELINE           ; 0              ; Untyped                             ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                             ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                             ;
; CBXI_PARAMETER         ; lpm_divide_4am ; Untyped                             ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                             ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                             ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                          ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                        ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                        ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                      ;
+------------------------+----------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_ball:vga|lpm_divide:Div8 ;
+------------------------+----------------+-------------------------------------+
; Parameter Name         ; Value          ; Type                                ;
+------------------------+----------------+-------------------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                             ;
; LPM_WIDTHD             ; 4              ; Untyped                             ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                             ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                             ;
; LPM_PIPELINE           ; 0              ; Untyped                             ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                             ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                             ;
; CBXI_PARAMETER         ; lpm_divide_4am ; Untyped                             ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                             ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                             ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                          ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                        ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                        ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                      ;
+------------------------+----------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_ball:vga|lpm_divide:Div11 ;
+------------------------+----------------+--------------------------------------+
; Parameter Name         ; Value          ; Type                                 ;
+------------------------+----------------+--------------------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                              ;
; LPM_WIDTHD             ; 4              ; Untyped                              ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                              ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                              ;
; LPM_PIPELINE           ; 0              ; Untyped                              ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                              ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                              ;
; CBXI_PARAMETER         ; lpm_divide_4am ; Untyped                              ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                              ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                              ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                           ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                         ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                         ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                       ;
+------------------------+----------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_ball:vga|lpm_divide:Div13 ;
+------------------------+----------------+--------------------------------------+
; Parameter Name         ; Value          ; Type                                 ;
+------------------------+----------------+--------------------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                              ;
; LPM_WIDTHD             ; 4              ; Untyped                              ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                              ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                              ;
; LPM_PIPELINE           ; 0              ; Untyped                              ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                              ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                              ;
; CBXI_PARAMETER         ; lpm_divide_4am ; Untyped                              ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                              ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                              ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                           ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                         ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                         ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                       ;
+------------------------+----------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_ball:vga|lpm_divide:Div15 ;
+------------------------+----------------+--------------------------------------+
; Parameter Name         ; Value          ; Type                                 ;
+------------------------+----------------+--------------------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                              ;
; LPM_WIDTHD             ; 4              ; Untyped                              ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                              ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                              ;
; LPM_PIPELINE           ; 0              ; Untyped                              ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                              ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                              ;
; CBXI_PARAMETER         ; lpm_divide_4am ; Untyped                              ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                              ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                              ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                           ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                         ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                         ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                       ;
+------------------------+----------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_ball:vga|lpm_divide:Div6 ;
+------------------------+----------------+-------------------------------------+
; Parameter Name         ; Value          ; Type                                ;
+------------------------+----------------+-------------------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                             ;
; LPM_WIDTHD             ; 4              ; Untyped                             ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                             ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                             ;
; LPM_PIPELINE           ; 0              ; Untyped                             ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                             ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                             ;
; CBXI_PARAMETER         ; lpm_divide_4am ; Untyped                             ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                             ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                             ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                          ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                        ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                        ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                      ;
+------------------------+----------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_ball:vga|lpm_divide:Div4 ;
+------------------------+----------------+-------------------------------------+
; Parameter Name         ; Value          ; Type                                ;
+------------------------+----------------+-------------------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                             ;
; LPM_WIDTHD             ; 4              ; Untyped                             ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                             ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                             ;
; LPM_PIPELINE           ; 0              ; Untyped                             ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                             ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                             ;
; CBXI_PARAMETER         ; lpm_divide_4am ; Untyped                             ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                             ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                             ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                          ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                        ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                        ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                      ;
+------------------------+----------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_ball:vga|lpm_divide:Div2 ;
+------------------------+----------------+-------------------------------------+
; Parameter Name         ; Value          ; Type                                ;
+------------------------+----------------+-------------------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                             ;
; LPM_WIDTHD             ; 4              ; Untyped                             ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                             ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                             ;
; LPM_PIPELINE           ; 0              ; Untyped                             ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                             ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                             ;
; CBXI_PARAMETER         ; lpm_divide_4am ; Untyped                             ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                             ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                             ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                          ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                        ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                        ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                      ;
+------------------------+----------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_ball:vga|lpm_divide:Div1 ;
+------------------------+----------------+-------------------------------------+
; Parameter Name         ; Value          ; Type                                ;
+------------------------+----------------+-------------------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                             ;
; LPM_WIDTHD             ; 4              ; Untyped                             ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                             ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                             ;
; LPM_PIPELINE           ; 0              ; Untyped                             ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                             ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                             ;
; CBXI_PARAMETER         ; lpm_divide_4am ; Untyped                             ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                             ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                             ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                          ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                        ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                        ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                      ;
+------------------------+----------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_ball:vga|lpm_divide:Div0 ;
+------------------------+----------------+-------------------------------------+
; Parameter Name         ; Value          ; Type                                ;
+------------------------+----------------+-------------------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                             ;
; LPM_WIDTHD             ; 4              ; Untyped                             ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                             ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                             ;
; LPM_PIPELINE           ; 0              ; Untyped                             ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                             ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                             ;
; CBXI_PARAMETER         ; lpm_divide_4am ; Untyped                             ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                             ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                             ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                          ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                        ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                        ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                      ;
+------------------------+----------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_ball:vga|lpm_divide:Div3 ;
+------------------------+----------------+-------------------------------------+
; Parameter Name         ; Value          ; Type                                ;
+------------------------+----------------+-------------------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                             ;
; LPM_WIDTHD             ; 4              ; Untyped                             ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                             ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                             ;
; LPM_PIPELINE           ; 0              ; Untyped                             ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                             ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                             ;
; CBXI_PARAMETER         ; lpm_divide_4am ; Untyped                             ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                             ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                             ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                          ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                        ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                        ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                      ;
+------------------------+----------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_ball:vga|lpm_divide:Div5 ;
+------------------------+----------------+-------------------------------------+
; Parameter Name         ; Value          ; Type                                ;
+------------------------+----------------+-------------------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                             ;
; LPM_WIDTHD             ; 4              ; Untyped                             ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                             ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                             ;
; LPM_PIPELINE           ; 0              ; Untyped                             ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                             ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                             ;
; CBXI_PARAMETER         ; lpm_divide_4am ; Untyped                             ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                             ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                             ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                          ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                        ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                        ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                      ;
+------------------------+----------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_ball:vga|lpm_divide:Div7 ;
+------------------------+----------------+-------------------------------------+
; Parameter Name         ; Value          ; Type                                ;
+------------------------+----------------+-------------------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                             ;
; LPM_WIDTHD             ; 4              ; Untyped                             ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                             ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                             ;
; LPM_PIPELINE           ; 0              ; Untyped                             ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                             ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                             ;
; CBXI_PARAMETER         ; lpm_divide_4am ; Untyped                             ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                             ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                             ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                          ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                        ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                        ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                      ;
+------------------------+----------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_ball:vga|lpm_divide:Div31 ;
+------------------------+----------------+--------------------------------------+
; Parameter Name         ; Value          ; Type                                 ;
+------------------------+----------------+--------------------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                              ;
; LPM_WIDTHD             ; 4              ; Untyped                              ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                              ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                              ;
; LPM_PIPELINE           ; 0              ; Untyped                              ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                              ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                              ;
; CBXI_PARAMETER         ; lpm_divide_4am ; Untyped                              ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                              ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                              ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                           ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                         ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                         ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                       ;
+------------------------+----------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_ball:vga|lpm_divide:Div29 ;
+------------------------+----------------+--------------------------------------+
; Parameter Name         ; Value          ; Type                                 ;
+------------------------+----------------+--------------------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                              ;
; LPM_WIDTHD             ; 4              ; Untyped                              ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                              ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                              ;
; LPM_PIPELINE           ; 0              ; Untyped                              ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                              ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                              ;
; CBXI_PARAMETER         ; lpm_divide_4am ; Untyped                              ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                              ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                              ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                           ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                         ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                         ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                       ;
+------------------------+----------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_ball:vga|lpm_divide:Div27 ;
+------------------------+----------------+--------------------------------------+
; Parameter Name         ; Value          ; Type                                 ;
+------------------------+----------------+--------------------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                              ;
; LPM_WIDTHD             ; 4              ; Untyped                              ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                              ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                              ;
; LPM_PIPELINE           ; 0              ; Untyped                              ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                              ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                              ;
; CBXI_PARAMETER         ; lpm_divide_4am ; Untyped                              ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                              ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                              ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                           ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                         ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                         ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                       ;
+------------------------+----------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_ball:vga|lpm_divide:Div26 ;
+------------------------+----------------+--------------------------------------+
; Parameter Name         ; Value          ; Type                                 ;
+------------------------+----------------+--------------------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                              ;
; LPM_WIDTHD             ; 4              ; Untyped                              ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                              ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                              ;
; LPM_PIPELINE           ; 0              ; Untyped                              ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                              ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                              ;
; CBXI_PARAMETER         ; lpm_divide_4am ; Untyped                              ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                              ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                              ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                           ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                         ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                         ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                       ;
+------------------------+----------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_ball:vga|lpm_divide:Div25 ;
+------------------------+----------------+--------------------------------------+
; Parameter Name         ; Value          ; Type                                 ;
+------------------------+----------------+--------------------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                              ;
; LPM_WIDTHD             ; 4              ; Untyped                              ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                              ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                              ;
; LPM_PIPELINE           ; 0              ; Untyped                              ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                              ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                              ;
; CBXI_PARAMETER         ; lpm_divide_4am ; Untyped                              ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                              ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                              ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                           ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                         ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                         ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                       ;
+------------------------+----------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_ball:vga|lpm_divide:Div28 ;
+------------------------+----------------+--------------------------------------+
; Parameter Name         ; Value          ; Type                                 ;
+------------------------+----------------+--------------------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                              ;
; LPM_WIDTHD             ; 4              ; Untyped                              ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                              ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                              ;
; LPM_PIPELINE           ; 0              ; Untyped                              ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                              ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                              ;
; CBXI_PARAMETER         ; lpm_divide_4am ; Untyped                              ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                              ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                              ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                           ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                         ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                         ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                       ;
+------------------------+----------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_ball:vga|lpm_divide:Div30 ;
+------------------------+----------------+--------------------------------------+
; Parameter Name         ; Value          ; Type                                 ;
+------------------------+----------------+--------------------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                              ;
; LPM_WIDTHD             ; 4              ; Untyped                              ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                              ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                              ;
; LPM_PIPELINE           ; 0              ; Untyped                              ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                              ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                              ;
; CBXI_PARAMETER         ; lpm_divide_4am ; Untyped                              ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                              ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                              ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                           ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                         ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                         ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                       ;
+------------------------+----------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_ball:vga|vgacon:vga_controller|lpm_divide:Div0 ;
+------------------------+----------------+-----------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                      ;
+------------------------+----------------+-----------------------------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                                   ;
; LPM_WIDTHD             ; 3              ; Untyped                                                   ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                   ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                   ;
; LPM_PIPELINE           ; 0              ; Untyped                                                   ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                   ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                   ;
; CBXI_PARAMETER         ; lpm_divide_dbm ; Untyped                                                   ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                   ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                   ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                              ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                              ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                            ;
+------------------------+----------------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div0 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                ;
; LPM_WIDTHD             ; 4              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_4am ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod3 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                ;
; LPM_WIDTHD             ; 7              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_a2m ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod2 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                ;
; LPM_WIDTHD             ; 7              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_a2m ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod1 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 4              ; Untyped                ;
; LPM_WIDTHD             ; 4              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_42m ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod0 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 4              ; Untyped                ;
; LPM_WIDTHD             ; 4              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_42m ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: play_table:gameplay|lpm_divide:Mod4 ;
+------------------------+----------------+--------------------------------------------+
; Parameter Name         ; Value          ; Type                                       ;
+------------------------+----------------+--------------------------------------------+
; LPM_WIDTHN             ; 4              ; Untyped                                    ;
; LPM_WIDTHD             ; 4              ; Untyped                                    ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                    ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                    ;
; LPM_PIPELINE           ; 0              ; Untyped                                    ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                    ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                    ;
; CBXI_PARAMETER         ; lpm_divide_42m ; Untyped                                    ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                    ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                    ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                             ;
+------------------------+----------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_ball:vga|vgacon:vga_controller|lpm_divide:Div1 ;
+------------------------+----------------+-----------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                      ;
+------------------------+----------------+-----------------------------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                                   ;
; LPM_WIDTHD             ; 3              ; Untyped                                                   ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                   ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                   ;
; LPM_PIPELINE           ; 0              ; Untyped                                                   ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                   ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                   ;
; CBXI_PARAMETER         ; lpm_divide_dbm ; Untyped                                                   ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                   ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                   ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                              ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                              ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                            ;
+------------------------+----------------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: play_table:gameplay|lpm_divide:Div1 ;
+------------------------+----------------+--------------------------------------------+
; Parameter Name         ; Value          ; Type                                       ;
+------------------------+----------------+--------------------------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                                    ;
; LPM_WIDTHD             ; 4              ; Untyped                                    ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                    ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                    ;
; LPM_PIPELINE           ; 0              ; Untyped                                    ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                    ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                    ;
; CBXI_PARAMETER         ; lpm_divide_4am ; Untyped                                    ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                    ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                    ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                             ;
+------------------------+----------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: play_table:gameplay|lpm_divide:Mod3 ;
+------------------------+----------------+--------------------------------------------+
; Parameter Name         ; Value          ; Type                                       ;
+------------------------+----------------+--------------------------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                                    ;
; LPM_WIDTHD             ; 7              ; Untyped                                    ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                    ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                    ;
; LPM_PIPELINE           ; 0              ; Untyped                                    ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                    ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                    ;
; CBXI_PARAMETER         ; lpm_divide_a2m ; Untyped                                    ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                    ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                    ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                             ;
+------------------------+----------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: play_table:gameplay|lpm_divide:Div2 ;
+------------------------+----------------+--------------------------------------------+
; Parameter Name         ; Value          ; Type                                       ;
+------------------------+----------------+--------------------------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                                    ;
; LPM_WIDTHD             ; 4              ; Untyped                                    ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                    ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                    ;
; LPM_PIPELINE           ; 0              ; Untyped                                    ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                    ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                    ;
; CBXI_PARAMETER         ; lpm_divide_4am ; Untyped                                    ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                    ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                    ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                             ;
+------------------------+----------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: play_table:gameplay|lpm_divide:Mod5 ;
+------------------------+----------------+--------------------------------------------+
; Parameter Name         ; Value          ; Type                                       ;
+------------------------+----------------+--------------------------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                                    ;
; LPM_WIDTHD             ; 7              ; Untyped                                    ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                    ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                    ;
; LPM_PIPELINE           ; 0              ; Untyped                                    ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                    ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                    ;
; CBXI_PARAMETER         ; lpm_divide_a2m ; Untyped                                    ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                    ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                    ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                             ;
+------------------------+----------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: play_table:gameplay|lpm_divide:Mod2 ;
+------------------------+----------------+--------------------------------------------+
; Parameter Name         ; Value          ; Type                                       ;
+------------------------+----------------+--------------------------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                                    ;
; LPM_WIDTHD             ; 7              ; Untyped                                    ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                    ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                    ;
; LPM_PIPELINE           ; 0              ; Untyped                                    ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                    ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                    ;
; CBXI_PARAMETER         ; lpm_divide_a2m ; Untyped                                    ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                    ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                    ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                             ;
+------------------------+----------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: play_table:gameplay|lpm_divide:Mod6 ;
+------------------------+----------------+--------------------------------------------+
; Parameter Name         ; Value          ; Type                                       ;
+------------------------+----------------+--------------------------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                                    ;
; LPM_WIDTHD             ; 7              ; Untyped                                    ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                    ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                    ;
; LPM_PIPELINE           ; 0              ; Untyped                                    ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                    ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                    ;
; CBXI_PARAMETER         ; lpm_divide_a2m ; Untyped                                    ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                    ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                    ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                             ;
+------------------------+----------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: play_table:gameplay|lpm_divide:Div3 ;
+------------------------+----------------+--------------------------------------------+
; Parameter Name         ; Value          ; Type                                       ;
+------------------------+----------------+--------------------------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                                    ;
; LPM_WIDTHD             ; 4              ; Untyped                                    ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                    ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                    ;
; LPM_PIPELINE           ; 0              ; Untyped                                    ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                    ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                    ;
; CBXI_PARAMETER         ; lpm_divide_4am ; Untyped                                    ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                    ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                    ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                             ;
+------------------------+----------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: play_table:gameplay|lpm_divide:Mod8 ;
+------------------------+----------------+--------------------------------------------+
; Parameter Name         ; Value          ; Type                                       ;
+------------------------+----------------+--------------------------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                                    ;
; LPM_WIDTHD             ; 7              ; Untyped                                    ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                    ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                    ;
; LPM_PIPELINE           ; 0              ; Untyped                                    ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                    ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                    ;
; CBXI_PARAMETER         ; lpm_divide_a2m ; Untyped                                    ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                    ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                    ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                             ;
+------------------------+----------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: play_table:gameplay|lpm_divide:Mod7 ;
+------------------------+----------------+--------------------------------------------+
; Parameter Name         ; Value          ; Type                                       ;
+------------------------+----------------+--------------------------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                                    ;
; LPM_WIDTHD             ; 7              ; Untyped                                    ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                    ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                    ;
; LPM_PIPELINE           ; 0              ; Untyped                                    ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                    ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                    ;
; CBXI_PARAMETER         ; lpm_divide_a2m ; Untyped                                    ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                    ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                    ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                             ;
+------------------------+----------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ready_table:randomize|lpm_divide:Mod0 ;
+------------------------+----------------+----------------------------------------------+
; Parameter Name         ; Value          ; Type                                         ;
+------------------------+----------------+----------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                      ;
; LPM_WIDTHD             ; 32             ; Untyped                                      ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                      ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                      ;
; LPM_PIPELINE           ; 0              ; Untyped                                      ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                      ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                      ;
; CBXI_PARAMETER         ; lpm_divide_65m ; Untyped                                      ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                      ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                      ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                               ;
+------------------------+----------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ready_table:randomize|lpm_divide:Mod1 ;
+------------------------+----------------+----------------------------------------------+
; Parameter Name         ; Value          ; Type                                         ;
+------------------------+----------------+----------------------------------------------+
; LPM_WIDTHN             ; 31             ; Untyped                                      ;
; LPM_WIDTHD             ; 31             ; Untyped                                      ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                      ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                      ;
; LPM_PIPELINE           ; 0              ; Untyped                                      ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                      ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                      ;
; CBXI_PARAMETER         ; lpm_divide_45m ; Untyped                                      ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                      ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                      ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                               ;
+------------------------+----------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ready_table:randomize|lpm_divide:Mod2 ;
+------------------------+----------------+----------------------------------------------+
; Parameter Name         ; Value          ; Type                                         ;
+------------------------+----------------+----------------------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                                      ;
; LPM_WIDTHD             ; 8              ; Untyped                                      ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                      ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                      ;
; LPM_PIPELINE           ; 0              ; Untyped                                      ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                      ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                      ;
; CBXI_PARAMETER         ; lpm_divide_c2m ; Untyped                                      ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                      ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                      ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                               ;
+------------------------+----------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                ;
+-------------------------------------------+-------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                               ;
+-------------------------------------------+-------------------------------------------------------------------------------------+
; Number of entity instances                ; 1                                                                                   ;
; Entity Instance                           ; vga_ball:vga|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                           ;
;     -- WIDTH_A                            ; 3                                                                                   ;
;     -- NUMWORDS_A                         ; 12288                                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                        ;
;     -- WIDTH_B                            ; 3                                                                                   ;
;     -- NUMWORDS_B                         ; 12288                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                           ;
+-------------------------------------------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "config_table:settings"                                                                 ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; n_pairs ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "kbd_alphanum:kbd_alphanum_inst|code2ascii:\G1:2:translate"                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; key_ascii ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "kbd_alphanum:kbd_alphanum_inst|ff_t:caps_flop"                                        ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; t      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; q_n    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; preset ; Input  ; Info     ; Stuck at GND                                                                        ;
; clear  ; Input  ; Info     ; Stuck at GND                                                                        ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "kbd_alphanum:kbd_alphanum_inst|ff_d:shift_flop"                                       ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; q_n    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; preset ; Input  ; Info     ; Stuck at GND                                                                        ;
; clear  ; Input  ; Info     ; Stuck at GND                                                                        ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------+
; Port Connectivity Checks: "kbdex_ctrl:kbdex_ctrl_inst" ;
+--------+-------+----------+----------------------------+
; Port   ; Type  ; Severity ; Details                    ;
+--------+-------+----------+----------------------------+
; en     ; Input ; Info     ; Stuck at VCC               ;
; resetn ; Input ; Info     ; Stuck at VCC               ;
; lights ; Input ; Info     ; Stuck at GND               ;
+--------+-------+----------+----------------------------+


+----------------------------------------------------------------+
; Port Connectivity Checks: "vga_ball:vga|vgacon:vga_controller" ;
+------+-------+----------+--------------------------------------+
; Port ; Type  ; Severity ; Details                              ;
+------+-------+----------+--------------------------------------+
; rstn ; Input ; Info     ; Stuck at VCC                         ;
+------+-------+----------+--------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 1379                        ;
;     CLR               ; 28                          ;
;     CLR SLD           ; 21                          ;
;     ENA               ; 855                         ;
;     ENA CLR           ; 65                          ;
;     ENA CLR SCLR      ; 21                          ;
;     ENA SCLR          ; 118                         ;
;     ENA SLD           ; 169                         ;
;     SCLR              ; 10                          ;
;     plain             ; 92                          ;
; arriav_io_obuf        ; 2                           ;
; arriav_lcell_comb     ; 6550                        ;
;     arith             ; 2175                        ;
;         0 data inputs ; 363                         ;
;         1 data inputs ; 525                         ;
;         2 data inputs ; 114                         ;
;         3 data inputs ; 551                         ;
;         4 data inputs ; 555                         ;
;         5 data inputs ; 67                          ;
;     extend            ; 60                          ;
;         7 data inputs ; 60                          ;
;     normal            ; 4106                        ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 21                          ;
;         2 data inputs ; 1269                        ;
;         3 data inputs ; 413                         ;
;         4 data inputs ; 569                         ;
;         5 data inputs ; 589                         ;
;         6 data inputs ; 1243                        ;
;     shared            ; 209                         ;
;         0 data inputs ; 54                          ;
;         1 data inputs ; 152                         ;
;         2 data inputs ; 1                           ;
;         4 data inputs ; 2                           ;
; arriav_mac            ; 2                           ;
; boundary_port         ; 95                          ;
; generic_pll           ; 1                           ;
; stratixv_ram_block    ; 6                           ;
;                       ;                             ;
; Max LUT depth         ; 139.80                      ;
; Average LUT depth     ; 48.11                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:20     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Processing started: Sun Jun 10 13:23:50 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off jogo_da_memoria -c jogo_da_memoria
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file vga_pll/vga_pll_0002.v
    Info (12023): Found entity 1: vga_pll_0002 File: /home/ec2016/ra170600/Documents/MC613/git/vga_pll/vga_pll_0002.v Line: 2
Info (12021): Found 2 design units, including 1 entities, in source file vga_pll.vhd
    Info (12022): Found design unit 1: vga_pll-rtl File: /home/ec2016/ra170600/Documents/MC613/git/vga_pll.vhd Line: 19
    Info (12023): Found entity 1: vga_pll File: /home/ec2016/ra170600/Documents/MC613/git/vga_pll.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file vga_ball.vhd
    Info (12022): Found design unit 1: vga_ball-comportamento File: /home/ec2016/ra170600/Documents/MC613/git/vga_ball.vhd Line: 47
    Info (12023): Found entity 1: vga_ball File: /home/ec2016/ra170600/Documents/MC613/git/vga_ball.vhd Line: 34
Info (12021): Found 4 design units, including 2 entities, in source file vgacon.vhd
    Info (12022): Found design unit 1: vgacon-behav File: /home/ec2016/ra170600/Documents/MC613/git/vgacon.vhd Line: 96
    Info (12022): Found design unit 2: dual_clock_ram-behav File: /home/ec2016/ra170600/Documents/MC613/git/vgacon.vhd Line: 269
    Info (12023): Found entity 1: vgacon File: /home/ec2016/ra170600/Documents/MC613/git/vgacon.vhd Line: 75
    Info (12023): Found entity 2: dual_clock_ram File: /home/ec2016/ra170600/Documents/MC613/git/vgacon.vhd Line: 256
Info (12021): Found 2 design units, including 1 entities, in source file play_table.vhd
    Info (12022): Found design unit 1: play_table-rtl File: /home/ec2016/ra170600/Documents/MC613/git/play_table.vhd Line: 22
    Info (12023): Found entity 1: play_table File: /home/ec2016/ra170600/Documents/MC613/git/play_table.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file ready_table.vhd
    Info (12022): Found design unit 1: ready_table-rtl File: /home/ec2016/ra170600/Documents/MC613/git/ready_table.vhd Line: 17
    Info (12023): Found entity 1: ready_table File: /home/ec2016/ra170600/Documents/MC613/git/ready_table.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file config_table.vhd
    Info (12022): Found design unit 1: config_table-rtl File: /home/ec2016/ra170600/Documents/MC613/git/config_table.vhd Line: 18
    Info (12023): Found entity 1: config_table File: /home/ec2016/ra170600/Documents/MC613/git/config_table.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file game_control.vhd
    Info (12022): Found design unit 1: game_control-rtl File: /home/ec2016/ra170600/Documents/MC613/git/game_control.vhd Line: 29
    Info (12023): Found entity 1: game_control File: /home/ec2016/ra170600/Documents/MC613/git/game_control.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file bin2dec.vhd
    Info (12022): Found design unit 1: bin2dec-Behavior File: /home/ec2016/ra170600/Documents/MC613/git/bin2dec.vhd Line: 8
    Info (12023): Found entity 1: bin2dec File: /home/ec2016/ra170600/Documents/MC613/git/bin2dec.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file ps2_iobase.vhd
    Info (12022): Found design unit 1: ps2_iobase-rtl File: /home/ec2016/ra170600/Documents/MC613/git/ps2_iobase.vhd Line: 41
    Info (12023): Found entity 1: ps2_iobase File: /home/ec2016/ra170600/Documents/MC613/git/ps2_iobase.vhd Line: 20
Info (12021): Found 2 design units, including 1 entities, in source file kbdex_ctrl.vhd
    Info (12022): Found design unit 1: kbdex_ctrl-rtl File: /home/ec2016/ra170600/Documents/MC613/git/kbdex_ctrl.vhd Line: 63
    Info (12023): Found entity 1: kbdex_ctrl File: /home/ec2016/ra170600/Documents/MC613/git/kbdex_ctrl.vhd Line: 47
Info (12021): Found 2 design units, including 1 entities, in source file kbd_alphanum.vhd
    Info (12022): Found design unit 1: kbd_alphanum-rtl File: /home/ec2016/ra170600/Documents/MC613/git/kbd_alphanum.vhd Line: 14
    Info (12023): Found entity 1: kbd_alphanum File: /home/ec2016/ra170600/Documents/MC613/git/kbd_alphanum.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file ff_t.vhd
    Info (12022): Found design unit 1: ff_t-structural File: /home/ec2016/ra170600/Documents/MC613/git/ff_t.vhd Line: 15
    Info (12023): Found entity 1: ff_t File: /home/ec2016/ra170600/Documents/MC613/git/ff_t.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file ff_d.vhd
    Info (12022): Found design unit 1: ff_d-structural File: /home/ec2016/ra170600/Documents/MC613/git/ff_d.vhd Line: 15
    Info (12023): Found entity 1: ff_d File: /home/ec2016/ra170600/Documents/MC613/git/ff_d.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file code2ascii.vhd
    Info (12022): Found design unit 1: code2ascii-tradution File: /home/ec2016/ra170600/Documents/MC613/git/code2ascii.vhd Line: 12
    Info (12023): Found entity 1: code2ascii File: /home/ec2016/ra170600/Documents/MC613/git/code2ascii.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file bin2hex.vhd
    Info (12022): Found design unit 1: bin2hex-Behavior File: /home/ec2016/ra170600/Documents/MC613/git/bin2hex.vhd Line: 9
    Info (12023): Found entity 1: bin2hex File: /home/ec2016/ra170600/Documents/MC613/git/bin2hex.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file ascii_2_num.vhd
    Info (12022): Found design unit 1: ascii_2_num-Behavior File: /home/ec2016/ra170600/Documents/MC613/git/ascii_2_num.vhd Line: 10
    Info (12023): Found entity 1: ascii_2_num File: /home/ec2016/ra170600/Documents/MC613/git/ascii_2_num.vhd Line: 4
Info (12021): Found 1 design units, including 0 entities, in source file game_package.vhd
    Info (12022): Found design unit 1: game_package File: /home/ec2016/ra170600/Documents/MC613/git/game_package.vhd Line: 4
Info (12127): Elaborating entity "game_control" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at game_control.vhd(37): object "n_pairs" assigned a value but never read File: /home/ec2016/ra170600/Documents/MC613/git/game_control.vhd Line: 37
Info (12128): Elaborating entity "vga_ball" for hierarchy "vga_ball:vga" File: /home/ec2016/ra170600/Documents/MC613/git/game_control.vhd Line: 58
Warning (10036): Verilog HDL or VHDL warning at vga_ball.vhd(77): object "pos_x1" assigned a value but never read File: /home/ec2016/ra170600/Documents/MC613/git/vga_ball.vhd Line: 77
Warning (10036): Verilog HDL or VHDL warning at vga_ball.vhd(78): object "pos_y1" assigned a value but never read File: /home/ec2016/ra170600/Documents/MC613/git/vga_ball.vhd Line: 78
Warning (10036): Verilog HDL or VHDL warning at vga_ball.vhd(318): object "exit_loop" assigned a value but never read File: /home/ec2016/ra170600/Documents/MC613/git/vga_ball.vhd Line: 318
Warning (10492): VHDL Process Statement warning at vga_ball.vhd(326): signal "line" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/ec2016/ra170600/Documents/MC613/git/vga_ball.vhd Line: 326
Warning (10492): VHDL Process Statement warning at vga_ball.vhd(327): signal "col" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/ec2016/ra170600/Documents/MC613/git/vga_ball.vhd Line: 327
Warning (10492): VHDL Process Statement warning at vga_ball.vhd(329): signal "table_map_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/ec2016/ra170600/Documents/MC613/git/vga_ball.vhd Line: 329
Warning (10492): VHDL Process Statement warning at vga_ball.vhd(330): signal "game_table" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/ec2016/ra170600/Documents/MC613/git/vga_ball.vhd Line: 330
Info (12128): Elaborating entity "vgacon" for hierarchy "vga_ball:vga|vgacon:vga_controller" File: /home/ec2016/ra170600/Documents/MC613/git/vga_ball.vhd Line: 128
Info (12128): Elaborating entity "vga_pll" for hierarchy "vga_ball:vga|vgacon:vga_controller|vga_pll:divider" File: /home/ec2016/ra170600/Documents/MC613/git/vgacon.vhd Line: 118
Info (12128): Elaborating entity "vga_pll_0002" for hierarchy "vga_ball:vga|vgacon:vga_controller|vga_pll:divider|vga_pll_0002:vga_pll_inst" File: /home/ec2016/ra170600/Documents/MC613/git/vga_pll.vhd Line: 31
Info (12128): Elaborating entity "altera_pll" for hierarchy "vga_ball:vga|vgacon:vga_controller|vga_pll:divider|vga_pll_0002:vga_pll_inst|altera_pll:altera_pll_i" File: /home/ec2016/ra170600/Documents/MC613/git/vga_pll/vga_pll_0002.v Line: 85
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "vga_ball:vga|vgacon:vga_controller|vga_pll:divider|vga_pll_0002:vga_pll_inst|altera_pll:altera_pll_i" File: /home/ec2016/ra170600/Documents/MC613/git/vga_pll/vga_pll_0002.v Line: 85
Info (12133): Instantiated megafunction "vga_ball:vga|vgacon:vga_controller|vga_pll:divider|vga_pll_0002:vga_pll_inst|altera_pll:altera_pll_i" with the following parameter: File: /home/ec2016/ra170600/Documents/MC613/git/vga_pll/vga_pll_0002.v Line: 85
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "1"
    Info (12134): Parameter "output_clock_frequency0" = "25.175644 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "0 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "dual_clock_ram" for hierarchy "vga_ball:vga|vgacon:vga_controller|dual_clock_ram:vgamem" File: /home/ec2016/ra170600/Documents/MC613/git/vgacon.vhd Line: 124
Info (12128): Elaborating entity "kbdex_ctrl" for hierarchy "kbdex_ctrl:kbdex_ctrl_inst" File: /home/ec2016/ra170600/Documents/MC613/git/game_control.vhd Line: 70
Warning (10492): VHDL Process Statement warning at kbdex_ctrl.vhd(125): signal "en" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/ec2016/ra170600/Documents/MC613/git/kbdex_ctrl.vhd Line: 125
Warning (10492): VHDL Process Statement warning at kbdex_ctrl.vhd(148): signal "fetchdata" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/ec2016/ra170600/Documents/MC613/git/kbdex_ctrl.vhd Line: 148
Warning (10492): VHDL Process Statement warning at kbdex_ctrl.vhd(150): signal "fetchdata" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/ec2016/ra170600/Documents/MC613/git/kbdex_ctrl.vhd Line: 150
Warning (10492): VHDL Process Statement warning at kbdex_ctrl.vhd(152): signal "fetchdata" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/ec2016/ra170600/Documents/MC613/git/kbdex_ctrl.vhd Line: 152
Warning (10492): VHDL Process Statement warning at kbdex_ctrl.vhd(203): signal "sigfetch" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/ec2016/ra170600/Documents/MC613/git/kbdex_ctrl.vhd Line: 203
Warning (10631): VHDL Process Statement warning at kbdex_ctrl.vhd(212): inferring latch(es) for signal or variable "selE0", which holds its previous value in one or more paths through the process File: /home/ec2016/ra170600/Documents/MC613/git/kbdex_ctrl.vhd Line: 212
Warning (10492): VHDL Process Statement warning at kbdex_ctrl.vhd(237): signal "key0en" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/ec2016/ra170600/Documents/MC613/git/kbdex_ctrl.vhd Line: 237
Warning (10492): VHDL Process Statement warning at kbdex_ctrl.vhd(247): signal "key1en" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/ec2016/ra170600/Documents/MC613/git/kbdex_ctrl.vhd Line: 247
Warning (10492): VHDL Process Statement warning at kbdex_ctrl.vhd(257): signal "key2en" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/ec2016/ra170600/Documents/MC613/git/kbdex_ctrl.vhd Line: 257
Warning (10631): VHDL Process Statement warning at kbdex_ctrl.vhd(266): inferring latch(es) for signal or variable "relbt", which holds its previous value in one or more paths through the process File: /home/ec2016/ra170600/Documents/MC613/git/kbdex_ctrl.vhd Line: 266
Warning (10631): VHDL Process Statement warning at kbdex_ctrl.vhd(276): inferring latch(es) for signal or variable "selbt", which holds its previous value in one or more paths through the process File: /home/ec2016/ra170600/Documents/MC613/git/kbdex_ctrl.vhd Line: 276
Warning (10492): VHDL Process Statement warning at kbdex_ctrl.vhd(293): signal "datacode" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/ec2016/ra170600/Documents/MC613/git/kbdex_ctrl.vhd Line: 293
Warning (10492): VHDL Process Statement warning at kbdex_ctrl.vhd(293): signal "key0code" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/ec2016/ra170600/Documents/MC613/git/kbdex_ctrl.vhd Line: 293
Warning (10492): VHDL Process Statement warning at kbdex_ctrl.vhd(293): signal "key1code" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/ec2016/ra170600/Documents/MC613/git/kbdex_ctrl.vhd Line: 293
Warning (10492): VHDL Process Statement warning at kbdex_ctrl.vhd(294): signal "datacode" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/ec2016/ra170600/Documents/MC613/git/kbdex_ctrl.vhd Line: 294
Warning (10492): VHDL Process Statement warning at kbdex_ctrl.vhd(294): signal "key2code" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/ec2016/ra170600/Documents/MC613/git/kbdex_ctrl.vhd Line: 294
Warning (10492): VHDL Process Statement warning at kbdex_ctrl.vhd(295): signal "key0code" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/ec2016/ra170600/Documents/MC613/git/kbdex_ctrl.vhd Line: 295
Warning (10492): VHDL Process Statement warning at kbdex_ctrl.vhd(297): signal "key1code" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/ec2016/ra170600/Documents/MC613/git/kbdex_ctrl.vhd Line: 297
Warning (10492): VHDL Process Statement warning at kbdex_ctrl.vhd(299): signal "key2code" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/ec2016/ra170600/Documents/MC613/git/kbdex_ctrl.vhd Line: 299
Warning (10492): VHDL Process Statement warning at kbdex_ctrl.vhd(306): signal "datacode" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/ec2016/ra170600/Documents/MC613/git/kbdex_ctrl.vhd Line: 306
Warning (10492): VHDL Process Statement warning at kbdex_ctrl.vhd(307): signal "key0code" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/ec2016/ra170600/Documents/MC613/git/kbdex_ctrl.vhd Line: 307
Warning (10492): VHDL Process Statement warning at kbdex_ctrl.vhd(309): signal "key1code" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/ec2016/ra170600/Documents/MC613/git/kbdex_ctrl.vhd Line: 309
Warning (10492): VHDL Process Statement warning at kbdex_ctrl.vhd(311): signal "key2code" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/ec2016/ra170600/Documents/MC613/git/kbdex_ctrl.vhd Line: 311
Warning (10492): VHDL Process Statement warning at kbdex_ctrl.vhd(314): signal "datacode" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/ec2016/ra170600/Documents/MC613/git/kbdex_ctrl.vhd Line: 314
Warning (10492): VHDL Process Statement warning at kbdex_ctrl.vhd(315): signal "key0code" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/ec2016/ra170600/Documents/MC613/git/kbdex_ctrl.vhd Line: 315
Warning (10492): VHDL Process Statement warning at kbdex_ctrl.vhd(317): signal "key1code" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/ec2016/ra170600/Documents/MC613/git/kbdex_ctrl.vhd Line: 317
Warning (10492): VHDL Process Statement warning at kbdex_ctrl.vhd(319): signal "key2code" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/ec2016/ra170600/Documents/MC613/git/kbdex_ctrl.vhd Line: 319
Warning (10492): VHDL Process Statement warning at kbdex_ctrl.vhd(324): signal "key0code" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/ec2016/ra170600/Documents/MC613/git/kbdex_ctrl.vhd Line: 324
Warning (10492): VHDL Process Statement warning at kbdex_ctrl.vhd(324): signal "datacode" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/ec2016/ra170600/Documents/MC613/git/kbdex_ctrl.vhd Line: 324
Warning (10492): VHDL Process Statement warning at kbdex_ctrl.vhd(326): signal "key1code" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/ec2016/ra170600/Documents/MC613/git/kbdex_ctrl.vhd Line: 326
Warning (10492): VHDL Process Statement warning at kbdex_ctrl.vhd(326): signal "datacode" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/ec2016/ra170600/Documents/MC613/git/kbdex_ctrl.vhd Line: 326
Warning (10492): VHDL Process Statement warning at kbdex_ctrl.vhd(328): signal "key2code" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/ec2016/ra170600/Documents/MC613/git/kbdex_ctrl.vhd Line: 328
Warning (10492): VHDL Process Statement warning at kbdex_ctrl.vhd(328): signal "datacode" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/ec2016/ra170600/Documents/MC613/git/kbdex_ctrl.vhd Line: 328
Info (10041): Inferred latch for "selbt" at kbdex_ctrl.vhd(276) File: /home/ec2016/ra170600/Documents/MC613/git/kbdex_ctrl.vhd Line: 276
Info (10041): Inferred latch for "relbt" at kbdex_ctrl.vhd(266) File: /home/ec2016/ra170600/Documents/MC613/git/kbdex_ctrl.vhd Line: 266
Info (10041): Inferred latch for "selE0" at kbdex_ctrl.vhd(212) File: /home/ec2016/ra170600/Documents/MC613/git/kbdex_ctrl.vhd Line: 212
Info (12128): Elaborating entity "ps2_iobase" for hierarchy "kbdex_ctrl:kbdex_ctrl_inst|ps2_iobase:ps2_ctrl" File: /home/ec2016/ra170600/Documents/MC613/git/kbdex_ctrl.vhd Line: 114
Warning (10492): VHDL Process Statement warning at ps2_iobase.vhd(161): signal "sigsending" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/ec2016/ra170600/Documents/MC613/git/ps2_iobase.vhd Line: 161
Info (12128): Elaborating entity "kbd_alphanum" for hierarchy "kbd_alphanum:kbd_alphanum_inst" File: /home/ec2016/ra170600/Documents/MC613/git/game_control.vhd Line: 85
Warning (10036): Verilog HDL or VHDL warning at kbd_alphanum.vhd(56): object "dp_on" assigned a value but never read File: /home/ec2016/ra170600/Documents/MC613/git/kbd_alphanum.vhd Line: 56
Info (12128): Elaborating entity "ff_d" for hierarchy "kbd_alphanum:kbd_alphanum_inst|ff_d:shift_flop" File: /home/ec2016/ra170600/Documents/MC613/git/kbd_alphanum.vhd Line: 72
Info (12128): Elaborating entity "ff_t" for hierarchy "kbd_alphanum:kbd_alphanum_inst|ff_t:caps_flop" File: /home/ec2016/ra170600/Documents/MC613/git/kbd_alphanum.vhd Line: 82
Info (12128): Elaborating entity "code2ascii" for hierarchy "kbd_alphanum:kbd_alphanum_inst|code2ascii:\G1:2:translate" File: /home/ec2016/ra170600/Documents/MC613/git/kbd_alphanum.vhd Line: 96
Info (12128): Elaborating entity "ascii_2_num" for hierarchy "ascii_2_num:translate" File: /home/ec2016/ra170600/Documents/MC613/git/game_control.vhd Line: 94
Info (12128): Elaborating entity "config_table" for hierarchy "config_table:settings" File: /home/ec2016/ra170600/Documents/MC613/git/game_control.vhd Line: 102
Info (12128): Elaborating entity "ready_table" for hierarchy "ready_table:randomize" File: /home/ec2016/ra170600/Documents/MC613/git/game_control.vhd Line: 115
Info (12128): Elaborating entity "play_table" for hierarchy "play_table:gameplay" File: /home/ec2016/ra170600/Documents/MC613/git/game_control.vhd Line: 127
Warning (10036): Verilog HDL or VHDL warning at play_table.vhd(29): object "match" assigned a value but never read File: /home/ec2016/ra170600/Documents/MC613/git/play_table.vhd Line: 29
Warning (10027): Verilog HDL or VHDL warning at the play_table.vhd(157): index expression is not wide enough to address all of the elements in the array File: /home/ec2016/ra170600/Documents/MC613/git/play_table.vhd Line: 157
Info (12128): Elaborating entity "bin2dec" for hierarchy "bin2dec:print0" File: /home/ec2016/ra170600/Documents/MC613/git/game_control.vhd Line: 206
Info (19000): Inferred 1 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "vga_ball:vga|vgacon:vga_controller|dual_clock_ram:vgamem|ram_block_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 3
        Info (286033): Parameter WIDTHAD_A set to 14
        Info (286033): Parameter NUMWORDS_A set to 12288
        Info (286033): Parameter WIDTH_B set to 3
        Info (286033): Parameter WIDTHAD_B set to 14
        Info (286033): Parameter NUMWORDS_B set to 12288
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to vga_mem.mif
Info (278001): Inferred 52 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga_ball:vga|Div23" File: /home/ec2016/ra170600/Documents/MC613/git/vga_ball.vhd Line: 330
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga_ball:vga|Div21" File: /home/ec2016/ra170600/Documents/MC613/git/vga_ball.vhd Line: 330
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga_ball:vga|Div19" File: /home/ec2016/ra170600/Documents/MC613/git/vga_ball.vhd Line: 330
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga_ball:vga|Div18" File: /home/ec2016/ra170600/Documents/MC613/git/vga_ball.vhd Line: 330
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga_ball:vga|Div17" File: /home/ec2016/ra170600/Documents/MC613/git/vga_ball.vhd Line: 330
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga_ball:vga|Div20" File: /home/ec2016/ra170600/Documents/MC613/git/vga_ball.vhd Line: 330
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga_ball:vga|Div22" File: /home/ec2016/ra170600/Documents/MC613/git/vga_ball.vhd Line: 330
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga_ball:vga|Div24" File: /home/ec2016/ra170600/Documents/MC613/git/vga_ball.vhd Line: 330
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga_ball:vga|Div16" File: /home/ec2016/ra170600/Documents/MC613/git/vga_ball.vhd Line: 330
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga_ball:vga|Div14" File: /home/ec2016/ra170600/Documents/MC613/git/vga_ball.vhd Line: 330
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga_ball:vga|Div12" File: /home/ec2016/ra170600/Documents/MC613/git/vga_ball.vhd Line: 330
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga_ball:vga|Div10" File: /home/ec2016/ra170600/Documents/MC613/git/vga_ball.vhd Line: 330
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga_ball:vga|Div9" File: /home/ec2016/ra170600/Documents/MC613/git/vga_ball.vhd Line: 330
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga_ball:vga|Div8" File: /home/ec2016/ra170600/Documents/MC613/git/vga_ball.vhd Line: 330
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga_ball:vga|Div11" File: /home/ec2016/ra170600/Documents/MC613/git/vga_ball.vhd Line: 330
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga_ball:vga|Div13" File: /home/ec2016/ra170600/Documents/MC613/git/vga_ball.vhd Line: 330
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga_ball:vga|Div15" File: /home/ec2016/ra170600/Documents/MC613/git/vga_ball.vhd Line: 330
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga_ball:vga|Div6" File: /home/ec2016/ra170600/Documents/MC613/git/vga_ball.vhd Line: 330
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga_ball:vga|Div4" File: /home/ec2016/ra170600/Documents/MC613/git/vga_ball.vhd Line: 330
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga_ball:vga|Div2" File: /home/ec2016/ra170600/Documents/MC613/git/vga_ball.vhd Line: 330
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga_ball:vga|Div1" File: /home/ec2016/ra170600/Documents/MC613/git/vga_ball.vhd Line: 330
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga_ball:vga|Div0" File: /home/ec2016/ra170600/Documents/MC613/git/vga_ball.vhd Line: 330
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga_ball:vga|Div3" File: /home/ec2016/ra170600/Documents/MC613/git/vga_ball.vhd Line: 330
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga_ball:vga|Div5" File: /home/ec2016/ra170600/Documents/MC613/git/vga_ball.vhd Line: 330
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga_ball:vga|Div7" File: /home/ec2016/ra170600/Documents/MC613/git/vga_ball.vhd Line: 330
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga_ball:vga|Div31" File: /home/ec2016/ra170600/Documents/MC613/git/vga_ball.vhd Line: 330
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga_ball:vga|Div29" File: /home/ec2016/ra170600/Documents/MC613/git/vga_ball.vhd Line: 330
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga_ball:vga|Div27" File: /home/ec2016/ra170600/Documents/MC613/git/vga_ball.vhd Line: 330
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga_ball:vga|Div26" File: /home/ec2016/ra170600/Documents/MC613/git/vga_ball.vhd Line: 330
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga_ball:vga|Div25" File: /home/ec2016/ra170600/Documents/MC613/git/vga_ball.vhd Line: 330
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga_ball:vga|Div28" File: /home/ec2016/ra170600/Documents/MC613/git/vga_ball.vhd Line: 330
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga_ball:vga|Div30" File: /home/ec2016/ra170600/Documents/MC613/git/vga_ball.vhd Line: 330
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga_ball:vga|vgacon:vga_controller|Div0" File: /home/ec2016/ra170600/Documents/MC613/git/vgacon.vhd Line: 229
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div0" File: /home/ec2016/ra170600/Documents/MC613/git/game_control.vhd Line: 160
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod3" File: /home/ec2016/ra170600/Documents/MC613/git/game_control.vhd Line: 160
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod2" File: /home/ec2016/ra170600/Documents/MC613/git/game_control.vhd Line: 159
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod1" File: /home/ec2016/ra170600/Documents/MC613/git/game_control.vhd Line: 157
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod0" File: /home/ec2016/ra170600/Documents/MC613/git/game_control.vhd Line: 155
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "play_table:gameplay|Mod4" File: /home/ec2016/ra170600/Documents/MC613/git/play_table.vhd Line: 163
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga_ball:vga|vgacon:vga_controller|Div1" File: /home/ec2016/ra170600/Documents/MC613/git/vgacon.vhd Line: 230
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "play_table:gameplay|Div1" File: /home/ec2016/ra170600/Documents/MC613/git/play_table.vhd Line: 141
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "play_table:gameplay|Mod3" File: /home/ec2016/ra170600/Documents/MC613/git/play_table.vhd Line: 141
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "play_table:gameplay|Div2" File: /home/ec2016/ra170600/Documents/MC613/git/play_table.vhd Line: 173
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "play_table:gameplay|Mod5" File: /home/ec2016/ra170600/Documents/MC613/git/play_table.vhd Line: 173
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "play_table:gameplay|Mod2" File: /home/ec2016/ra170600/Documents/MC613/git/play_table.vhd Line: 140
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "play_table:gameplay|Mod6" File: /home/ec2016/ra170600/Documents/MC613/git/play_table.vhd Line: 174
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "play_table:gameplay|Div3" File: /home/ec2016/ra170600/Documents/MC613/git/play_table.vhd Line: 212
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "play_table:gameplay|Mod8" File: /home/ec2016/ra170600/Documents/MC613/git/play_table.vhd Line: 212
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "play_table:gameplay|Mod7" File: /home/ec2016/ra170600/Documents/MC613/git/play_table.vhd Line: 211
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "ready_table:randomize|Mod0" File: /home/ec2016/ra170600/Documents/MC613/git/ready_table.vhd Line: 68
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "ready_table:randomize|Mod1" File: /home/ec2016/ra170600/Documents/MC613/git/ready_table.vhd Line: 69
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "ready_table:randomize|Mod2" File: /home/ec2016/ra170600/Documents/MC613/git/ready_table.vhd Line: 78
Info (12130): Elaborated megafunction instantiation "vga_ball:vga|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0"
Info (12133): Instantiated megafunction "vga_ball:vga|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "3"
    Info (12134): Parameter "WIDTHAD_A" = "14"
    Info (12134): Parameter "NUMWORDS_A" = "12288"
    Info (12134): Parameter "WIDTH_B" = "3"
    Info (12134): Parameter "WIDTHAD_B" = "14"
    Info (12134): Parameter "NUMWORDS_B" = "12288"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "vga_mem.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_qkl1.tdf
    Info (12023): Found entity 1: altsyncram_qkl1 File: /home/ec2016/ra170600/Documents/MC613/git/db/altsyncram_qkl1.tdf Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_5la.tdf
    Info (12023): Found entity 1: decode_5la File: /home/ec2016/ra170600/Documents/MC613/git/db/decode_5la.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_u0a.tdf
    Info (12023): Found entity 1: decode_u0a File: /home/ec2016/ra170600/Documents/MC613/git/db/decode_u0a.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_gfb.tdf
    Info (12023): Found entity 1: mux_gfb File: /home/ec2016/ra170600/Documents/MC613/git/db/mux_gfb.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "vga_ball:vga|lpm_divide:Div23" File: /home/ec2016/ra170600/Documents/MC613/git/vga_ball.vhd Line: 330
Info (12133): Instantiated megafunction "vga_ball:vga|lpm_divide:Div23" with the following parameter: File: /home/ec2016/ra170600/Documents/MC613/git/vga_ball.vhd Line: 330
    Info (12134): Parameter "LPM_WIDTHN" = "7"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_4am.tdf
    Info (12023): Found entity 1: lpm_divide_4am File: /home/ec2016/ra170600/Documents/MC613/git/db/lpm_divide_4am.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_akh.tdf
    Info (12023): Found entity 1: sign_div_unsign_akh File: /home/ec2016/ra170600/Documents/MC613/git/db/sign_div_unsign_akh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_qse.tdf
    Info (12023): Found entity 1: alt_u_div_qse File: /home/ec2016/ra170600/Documents/MC613/git/db/alt_u_div_qse.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "vga_ball:vga|vgacon:vga_controller|lpm_divide:Div0" File: /home/ec2016/ra170600/Documents/MC613/git/vgacon.vhd Line: 229
Info (12133): Instantiated megafunction "vga_ball:vga|vgacon:vga_controller|lpm_divide:Div0" with the following parameter: File: /home/ec2016/ra170600/Documents/MC613/git/vgacon.vhd Line: 229
    Info (12134): Parameter "LPM_WIDTHN" = "10"
    Info (12134): Parameter "LPM_WIDTHD" = "3"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_dbm.tdf
    Info (12023): Found entity 1: lpm_divide_dbm File: /home/ec2016/ra170600/Documents/MC613/git/db/lpm_divide_dbm.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_jlh.tdf
    Info (12023): Found entity 1: sign_div_unsign_jlh File: /home/ec2016/ra170600/Documents/MC613/git/db/sign_div_unsign_jlh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_cve.tdf
    Info (12023): Found entity 1: alt_u_div_cve File: /home/ec2016/ra170600/Documents/MC613/git/db/alt_u_div_cve.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "lpm_divide:Div0" File: /home/ec2016/ra170600/Documents/MC613/git/game_control.vhd Line: 160
Info (12133): Instantiated megafunction "lpm_divide:Div0" with the following parameter: File: /home/ec2016/ra170600/Documents/MC613/git/game_control.vhd Line: 160
    Info (12134): Parameter "LPM_WIDTHN" = "7"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12130): Elaborated megafunction instantiation "lpm_divide:Mod3" File: /home/ec2016/ra170600/Documents/MC613/git/game_control.vhd Line: 160
Info (12133): Instantiated megafunction "lpm_divide:Mod3" with the following parameter: File: /home/ec2016/ra170600/Documents/MC613/git/game_control.vhd Line: 160
    Info (12134): Parameter "LPM_WIDTHN" = "7"
    Info (12134): Parameter "LPM_WIDTHD" = "7"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_a2m.tdf
    Info (12023): Found entity 1: lpm_divide_a2m File: /home/ec2016/ra170600/Documents/MC613/git/db/lpm_divide_a2m.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_dkh.tdf
    Info (12023): Found entity 1: sign_div_unsign_dkh File: /home/ec2016/ra170600/Documents/MC613/git/db/sign_div_unsign_dkh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_0te.tdf
    Info (12023): Found entity 1: alt_u_div_0te File: /home/ec2016/ra170600/Documents/MC613/git/db/alt_u_div_0te.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "lpm_divide:Mod2" File: /home/ec2016/ra170600/Documents/MC613/git/game_control.vhd Line: 159
Info (12133): Instantiated megafunction "lpm_divide:Mod2" with the following parameter: File: /home/ec2016/ra170600/Documents/MC613/git/game_control.vhd Line: 159
    Info (12134): Parameter "LPM_WIDTHN" = "7"
    Info (12134): Parameter "LPM_WIDTHD" = "7"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12130): Elaborated megafunction instantiation "lpm_divide:Mod1" File: /home/ec2016/ra170600/Documents/MC613/git/game_control.vhd Line: 157
Info (12133): Instantiated megafunction "lpm_divide:Mod1" with the following parameter: File: /home/ec2016/ra170600/Documents/MC613/git/game_control.vhd Line: 157
    Info (12134): Parameter "LPM_WIDTHN" = "4"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_42m.tdf
    Info (12023): Found entity 1: lpm_divide_42m File: /home/ec2016/ra170600/Documents/MC613/git/db/lpm_divide_42m.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_7kh.tdf
    Info (12023): Found entity 1: sign_div_unsign_7kh File: /home/ec2016/ra170600/Documents/MC613/git/db/sign_div_unsign_7kh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_kse.tdf
    Info (12023): Found entity 1: alt_u_div_kse File: /home/ec2016/ra170600/Documents/MC613/git/db/alt_u_div_kse.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "play_table:gameplay|lpm_divide:Mod4" File: /home/ec2016/ra170600/Documents/MC613/git/play_table.vhd Line: 163
Info (12133): Instantiated megafunction "play_table:gameplay|lpm_divide:Mod4" with the following parameter: File: /home/ec2016/ra170600/Documents/MC613/git/play_table.vhd Line: 163
    Info (12134): Parameter "LPM_WIDTHN" = "4"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12130): Elaborated megafunction instantiation "vga_ball:vga|vgacon:vga_controller|lpm_divide:Div1" File: /home/ec2016/ra170600/Documents/MC613/git/vgacon.vhd Line: 230
Info (12133): Instantiated megafunction "vga_ball:vga|vgacon:vga_controller|lpm_divide:Div1" with the following parameter: File: /home/ec2016/ra170600/Documents/MC613/git/vgacon.vhd Line: 230
    Info (12134): Parameter "LPM_WIDTHN" = "10"
    Info (12134): Parameter "LPM_WIDTHD" = "3"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12130): Elaborated megafunction instantiation "play_table:gameplay|lpm_divide:Div1" File: /home/ec2016/ra170600/Documents/MC613/git/play_table.vhd Line: 141
Info (12133): Instantiated megafunction "play_table:gameplay|lpm_divide:Div1" with the following parameter: File: /home/ec2016/ra170600/Documents/MC613/git/play_table.vhd Line: 141
    Info (12134): Parameter "LPM_WIDTHN" = "7"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12130): Elaborated megafunction instantiation "ready_table:randomize|lpm_divide:Mod0" File: /home/ec2016/ra170600/Documents/MC613/git/ready_table.vhd Line: 68
Info (12133): Instantiated megafunction "ready_table:randomize|lpm_divide:Mod0" with the following parameter: File: /home/ec2016/ra170600/Documents/MC613/git/ready_table.vhd Line: 68
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "32"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_65m.tdf
    Info (12023): Found entity 1: lpm_divide_65m File: /home/ec2016/ra170600/Documents/MC613/git/db/lpm_divide_65m.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf
    Info (12023): Found entity 1: sign_div_unsign_9nh File: /home/ec2016/ra170600/Documents/MC613/git/db/sign_div_unsign_9nh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_o2f.tdf
    Info (12023): Found entity 1: alt_u_div_o2f File: /home/ec2016/ra170600/Documents/MC613/git/db/alt_u_div_o2f.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "ready_table:randomize|lpm_divide:Mod1" File: /home/ec2016/ra170600/Documents/MC613/git/ready_table.vhd Line: 69
Info (12133): Instantiated megafunction "ready_table:randomize|lpm_divide:Mod1" with the following parameter: File: /home/ec2016/ra170600/Documents/MC613/git/ready_table.vhd Line: 69
    Info (12134): Parameter "LPM_WIDTHN" = "31"
    Info (12134): Parameter "LPM_WIDTHD" = "31"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_45m.tdf
    Info (12023): Found entity 1: lpm_divide_45m File: /home/ec2016/ra170600/Documents/MC613/git/db/lpm_divide_45m.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_7nh.tdf
    Info (12023): Found entity 1: sign_div_unsign_7nh File: /home/ec2016/ra170600/Documents/MC613/git/db/sign_div_unsign_7nh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_k2f.tdf
    Info (12023): Found entity 1: alt_u_div_k2f File: /home/ec2016/ra170600/Documents/MC613/git/db/alt_u_div_k2f.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "ready_table:randomize|lpm_divide:Mod2" File: /home/ec2016/ra170600/Documents/MC613/git/ready_table.vhd Line: 78
Info (12133): Instantiated megafunction "ready_table:randomize|lpm_divide:Mod2" with the following parameter: File: /home/ec2016/ra170600/Documents/MC613/git/ready_table.vhd Line: 78
    Info (12134): Parameter "LPM_WIDTHN" = "8"
    Info (12134): Parameter "LPM_WIDTHD" = "8"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_c2m.tdf
    Info (12023): Found entity 1: lpm_divide_c2m File: /home/ec2016/ra170600/Documents/MC613/git/db/lpm_divide_c2m.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_fkh.tdf
    Info (12023): Found entity 1: sign_div_unsign_fkh File: /home/ec2016/ra170600/Documents/MC613/git/db/sign_div_unsign_fkh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_4te.tdf
    Info (12023): Found entity 1: alt_u_div_4te File: /home/ec2016/ra170600/Documents/MC613/git/db/alt_u_div_4te.tdf Line: 22
Warning (13004): Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state.
    Warning (13310): Register "kbdex_ctrl:kbdex_ctrl_inst|ps2_iobase:ps2_ctrl|ps2_data~en" is converted into an equivalent circuit using register "kbdex_ctrl:kbdex_ctrl_inst|ps2_iobase:ps2_ctrl|ps2_data~en_emulated" and latch "kbdex_ctrl:kbdex_ctrl_inst|ps2_iobase:ps2_ctrl|ps2_data~1" File: /home/ec2016/ra170600/Documents/MC613/git/ps2_iobase.vhd Line: 25
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "VGA_BLANK_N" is stuck at VCC File: /home/ec2016/ra170600/Documents/MC613/git/game_control.vhd Line: 25
    Warning (13410): Pin "VGA_SYNC_N" is stuck at GND File: /home/ec2016/ra170600/Documents/MC613/git/game_control.vhd Line: 25
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 5 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning: RST port on the PLL is not properly connected on instance vga_ball:vga|vgacon:vga_controller|vga_pll:divider|vga_pll_0002:vga_pll_inst|altera_pll:altera_pll_i|general[0].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: /opt/altera/17.1/quartus/libraries/megafunctions/altera_pll.v Line: 748
    Info: Must be connected
Warning (21074): Design contains 10 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "SW[0]" File: /home/ec2016/ra170600/Documents/MC613/git/game_control.vhd Line: 13
    Warning (15610): No output dependent on input pin "SW[1]" File: /home/ec2016/ra170600/Documents/MC613/git/game_control.vhd Line: 13
    Warning (15610): No output dependent on input pin "SW[2]" File: /home/ec2016/ra170600/Documents/MC613/git/game_control.vhd Line: 13
    Warning (15610): No output dependent on input pin "SW[3]" File: /home/ec2016/ra170600/Documents/MC613/git/game_control.vhd Line: 13
    Warning (15610): No output dependent on input pin "SW[4]" File: /home/ec2016/ra170600/Documents/MC613/git/game_control.vhd Line: 13
    Warning (15610): No output dependent on input pin "SW[5]" File: /home/ec2016/ra170600/Documents/MC613/git/game_control.vhd Line: 13
    Warning (15610): No output dependent on input pin "SW[6]" File: /home/ec2016/ra170600/Documents/MC613/git/game_control.vhd Line: 13
    Warning (15610): No output dependent on input pin "SW[7]" File: /home/ec2016/ra170600/Documents/MC613/git/game_control.vhd Line: 13
    Warning (15610): No output dependent on input pin "SW[8]" File: /home/ec2016/ra170600/Documents/MC613/git/game_control.vhd Line: 13
    Warning (15610): No output dependent on input pin "SW[9]" File: /home/ec2016/ra170600/Documents/MC613/git/game_control.vhd Line: 13
Info (21057): Implemented 7597 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 12 input pins
    Info (21059): Implemented 81 output pins
    Info (21060): Implemented 2 bidirectional pins
    Info (21061): Implemented 7493 logic cells
    Info (21064): Implemented 6 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 2 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 63 warnings
    Info: Peak virtual memory: 1290 megabytes
    Info: Processing ended: Sun Jun 10 13:24:21 2018
    Info: Elapsed time: 00:00:31
    Info: Total CPU time (on all processors): 00:00:41


