$version Generated by VerilatedVcd $end
$timescale 1ps $end
 $scope module TOP $end
  $var wire 1 & clk $end
  $var wire 1 ' reset $end
  $var wire 4 ( fib [3:0] $end
  $scope module fibonacci $end
   $var wire 1 & clk $end
   $var wire 1 ' reset $end
   $var wire 4 ( fib [3:0] $end
   $var wire 4 # fib_prev [3:0] $end
   $var wire 4 $ fib_curr [3:0] $end
   $var wire 5 % sum [4:0] $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
b0000 #
b0000 $
b00000 %
0&
1'
b0000 (
#1
b0001 $
1&
#2
0&
#3
1&
#4
0&
0'
#5
b0001 #
b00001 %
1&
b0001 (
#6
0&
#7
b0010 $
b00010 %
1&
#8
0&
#9
b0010 #
b0011 $
b00011 %
1&
b0010 (
#10
0&
#11
b0011 #
b0101 $
b00101 %
1&
b0011 (
#12
0&
#13
b0101 #
b1000 $
b01000 %
1&
b0101 (
#14
0&
#15
b1000 #
b1101 $
b01101 %
1&
b1000 (
#16
0&
#17
b0000 #
b0001 $
b10101 %
1&
b1101 (
#18
0&
#19
b0001 #
b00001 %
1&
b0001 (
#20
0&
#21
b0010 $
b00010 %
1&
#22
0&
#23
b0010 #
b0011 $
b00011 %
1&
b0010 (
#24
0&
#25
b0011 #
b0101 $
b00101 %
1&
b0011 (
#26
0&
#27
b0101 #
b1000 $
b01000 %
1&
b0101 (
#28
0&
#29
b1000 #
b1101 $
b01101 %
1&
b1000 (
#30
0&
#31
b0000 #
b0001 $
b10101 %
1&
b1101 (
#32
0&
#33
b0001 #
b00001 %
1&
b0001 (
#34
0&
#35
b0010 $
b00010 %
1&
#36
0&
#37
b0010 #
b0011 $
b00011 %
1&
b0010 (
#38
0&
#39
b0011 #
b0101 $
b00101 %
1&
b0011 (
