Generating HDL for page 39.50.70.1 CHAR SEL ERR GATE AND B RESET-ACC at 10/22/2020 1:34:05 PM
No existing test bench file D:\Users\jay\Schematics\IBM1410\VHDL\ALD_39_50_70_1_CHAR_SEL_ERR_GATE_AND_B_RESET_ACC_tb.vhdl, generating default test bench code.
Note: DOT Function at 1A has input level(s) of S, and output level(s) of S, Logic Function set to OR
Note: DOT Function at 1C has input level(s) of S, and output level(s) of S, Logic Function set to OR
Ignoring Logic Block 4A with symbol R
Ignoring Logic Block 4D with symbol R
Generating Statement for block at 3A with output pin(s) of OUT_3A_F
	and inputs of MY_CHAR_SEL_ERROR_CHK_1_STAR_2_STAR,MY_MEM_AR_TTHP4B
	and logic function of NOR
Generating Statement for block at 4B with output pin(s) of OUT_4B_G
	and inputs of PY_CHAR_SEL_ERROR_CHK_1
	and logic function of NOR
Generating Statement for block at 3B with output pin(s) of OUT_3B_G
	and inputs of OUT_4B_G,MY_MEM_AR_NOT_TTHP4B
	and logic function of NOR
Generating Statement for block at 4C with output pin(s) of OUT_4C_C
	and inputs of PY_CHAR_SEL_ERROR_CHK_2
	and logic function of NOR
Generating Statement for block at 3C with output pin(s) of OUT_3C_C
	and inputs of OUT_4C_C,MY_MEM_AR_NOT_TTHP4B
	and logic function of NOR
Generating Statement for block at 3D with output pin(s) of OUT_3D_R
	and inputs of MY_CHAR_SEL_ERROR_CHK_2_STAR_2_STAR,MY_MEM_AR_TTHP4B
	and logic function of NOR
Generating Statement for block at 4F with output pin(s) of OUT_4F_G
	and inputs of PY_B_DATA_REG_RESET_1
	and logic function of NOR
Generating Statement for block at 3F with output pin(s) of OUT_3F_G
	and inputs of OUT_4F_G
	and logic function of NOR
Generating Statement for block at 1A with output pin(s) of OUT_DOT_1A
	and inputs of OUT_3A_F,OUT_3B_G
	and logic function of OR
Generating Statement for block at 1C with output pin(s) of OUT_DOT_1C
	and inputs of OUT_3C_C,OUT_3D_R
	and logic function of OR
Generating output sheet edge signal assignment to 
	signal PS_B_DATA_REG_RESET
	from gate output OUT_3F_G
Generating output sheet edge signal assignment to 
	signal PS_CHAR_SEL_ERROR_CHK_1
	from gate output OUT_DOT_1A
Generating output sheet edge signal assignment to 
	signal PS_CHAR_SEL_ERROR_CHK_2
	from gate output OUT_DOT_1C
