<?xml version="1.0" encoding="utf-8"?>
<component name="rstgen_syscon" version="1.0">
  <description>
    Generate a reset pulse and a manage clock.
  </description>

  <generics>
    <generic name="invert_reset" public="true" value="'0'" match="'0'|'1'" type="std_logic" />
  </generics>


  <hdl_files>
    <hdl_file filename="rstgen_syscon.vhd" scope="spartan3" istop="1"/>
  </hdl_files>

  <interfaces>
    <interface name="candroutput" class="master" bus="candr">
      <ports>
        <port name="gls_clk" type="CLK" size="1" dir="out"/>
        <port name="gls_reset" type="RST" size="1" dir="out"/>
      </ports>
    </interface>

    <interface name="clk_ext" class="gls">
      <ports>
        <port name="ext_clk" type="CLK" size="1" dir="in">
          <pin num="0">
              <connect instance_dest="apf9328" interface_dest="fpga" port_dest="CLK0" pin_dest="0"/>
              <connect instance_dest="apf27" interface_dest="fpga" port_dest="CLK0" pin_dest="0"/>
              <connect instance_dest="sp_vision" interface_dest="fpga" port_dest="CLK0" pin_dest="0"/>
              <connect instance_dest="apf51" interface_dest="fpga" port_dest="IO_L29P_GCLK3_2" pin_dest="0"/>
              <connect instance_dest="de0nano" interface_dest="fpga" port_dest="CLK_50" pin_dest="0"/>
              <!-- /!\ For apf51 prototype platform use CLK0 instead -->
          </pin>
        </port>
      </ports>
    </interface>
  </interfaces>

</component>
