# Reading pref.tcl
# do fifo_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Sahil/Desktop/Maven/Programs/Lab\ 5/FIFO {C:/Users/Sahil/Desktop/Maven/Programs/Lab 5/FIFO/fifo.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:24:03 on Oct 30,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Sahil/Desktop/Maven/Programs/Lab 5/FIFO" C:/Users/Sahil/Desktop/Maven/Programs/Lab 5/FIFO/fifo.v 
# -- Compiling module fifo
# 
# Top level modules:
# 	fifo
# End time: 11:24:03 on Oct 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Sahil/Desktop/Maven/Programs/Lab\ 5/FIFO {C:/Users/Sahil/Desktop/Maven/Programs/Lab 5/FIFO/fifo_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:24:03 on Oct 30,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Sahil/Desktop/Maven/Programs/Lab 5/FIFO" C:/Users/Sahil/Desktop/Maven/Programs/Lab 5/FIFO/fifo_tb.v 
# -- Compiling module fifo_tb
# 
# Top level modules:
# 	fifo_tb
# End time: 11:24:03 on Oct 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L maxv_ver -L rtl_work -L work -voptargs="+acc"  fifo_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L maxv_ver -L rtl_work -L work -voptargs=""+acc"" fifo_tb 
# Start time: 11:24:03 on Oct 30,2024
# Loading work.fifo_tb
# Loading work.fifo
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: $finish    : C:/Users/Sahil/Desktop/Maven/Programs/Lab 5/FIFO/fifo_tb.v(86)
#    Time: 770 ps  Iteration: 0  Instance: /fifo_tb
# 1
# Break in Module fifo_tb at C:/Users/Sahil/Desktop/Maven/Programs/Lab 5/FIFO/fifo_tb.v line 86
# End time: 11:25:50 on Oct 30,2024, Elapsed time: 0:01:47
# Errors: 0, Warnings: 0
