Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.1 (win64) Build 1846317 Fri Apr 14 18:55:03 MDT 2017
| Date         : Mon Jan  1 16:39:25 2018
| Host         : LAPTOP-QH5RPP8J running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file MIPS_CPU_control_sets_placed.rpt
| Design       : MIPS_CPU
| Device       : xc7a100t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    45 |
| Unused register locations in slices containing registers |   115 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             305 |          112 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             386 |          164 |
| Yes          | No                    | No                     |              41 |           14 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             737 |          312 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+---------------------------------------------+------------------------------------------------------------+------------------------------------------------+------------------+----------------+
|                 Clock Signal                |                        Enable Signal                       |                Set/Reset Signal                | Slice Load Count | Bel Load Count |
+---------------------------------------------+------------------------------------------------------------+------------------------------------------------+------------------+----------------+
|  MEM_CONTROLL_0/inst_pause_o_reg_i_2_n_9    |                                                            | touch_btn_IBUF_BUFG[5]                         |                1 |              1 |
|  MEM_CONTROLL_0/mem_pause_o_reg_i_2_n_9     |                                                            | touch_btn_IBUF_BUFG[5]                         |                1 |              1 |
|  clk_uart_IBUF_BUFG                         | SERIAL_RECEIVER/tickgen/OversamplingTick                   |                                                |                1 |              1 |
|  touch_btn_IBUF_BUFG[4]                     |                                                            | touch_btn_IBUF_BUFG[5]                         |                1 |              1 |
|  MEM_CONTROLL_0/state_reg[1]_i_2_n_9        |                                                            |                                                |                2 |              2 |
|  touch_btn_IBUF_BUFG[4]                     |                                                            |                                                |                2 |              2 |
|  clk_uart_IBUF_BUFG                         | SERIAL_RECEIVER/tickgen/FSM_sequential_RxD_state_reg[0][0] |                                                |                2 |              4 |
|  clk_uart_IBUF_BUFG                         | SERIAL_TRANSMITTER/__0/i__n_9                              |                                                |                1 |              4 |
|  clk_uart_IBUF_BUFG                         | SERIAL_RECEIVER/tickgen/E[0]                               | SERIAL_RECEIVER/GapCnt[5]_i_1_n_9              |                1 |              6 |
|  MEM_CONTROLL_0/TxD_data_reg[7]             |                                                            | touch_btn_IBUF_BUFG[5]                         |                2 |              8 |
|  clk_uart_IBUF_BUFG                         | SERIAL_RECEIVER/tickgen/RxD_data_reg[0][0]                 |                                                |                1 |              8 |
|  clk_uart_IBUF_BUFG                         | MEM_CONTROLL_0/TxD_data_reg[0]_0[0]                        |                                                |                1 |              8 |
|  clk_uart_IBUF_BUFG                         | SERIAL_CONTROLL_0/data_from_serial_o[7]_i_1_n_9            |                                                |                5 |              8 |
|  clk_uart_IBUF_BUFG                         | SERIAL_TRANSMITTER/tickgen/E[0]                            |                                                |                3 |              8 |
|  clk_uart_IBUF_BUFG                         |                                                            | SERIAL_TRANSMITTER/__1/i__n_9                  |                5 |             16 |
|  IF_to_ID_0/extended_offset_o_reg[29]_0[0]  |                                                            |                                                |                7 |             17 |
|  MEM_CONTROLL_0/ram1_addr_o[0][0]           |                                                            |                                                |                7 |             20 |
|  n_0_2505_BUFG                              |                                                            |                                                |                8 |             20 |
|  MEM_CONTROLL_0/ram2_addr_o[0][0]           |                                                            |                                                |                5 |             20 |
|  clk_uart_IBUF_BUFG                         |                                                            |                                                |               10 |             27 |
|  MEM_CONTROLL_0/inst_data_o_reg[31]_i_2_n_9 |                                                            | touch_btn_IBUF_BUFG[5]                         |               12 |             32 |
|  MEM_CONTROLL_0/inst_o_reg[0]_3[0]          |                                                            |                                                |               12 |             32 |
|  MEM_CONTROLL_0/inst_o_reg[31][0]           |                                                            | touch_btn_IBUF_BUFG[5]                         |               10 |             32 |
|  MEM_CONTROLL_0/inst_o_reg[31]_0[0]         |                                                            |                                                |               11 |             32 |
|  MEM_CONTROLL_0/inst_o_reg[7][0]            |                                                            | touch_btn_IBUF_BUFG[5]                         |               13 |             32 |
|  ID_to_EX_0/reg_wt_data_o_reg[31][0]        |                                                            | touch_btn_IBUF_BUFG[5]                         |               24 |             32 |
|  n_2_79_BUFG                                |                                                            | touch_btn_IBUF_BUFG[5]                         |               13 |             32 |
|  n_6_3035_BUFG                              |                                                            | touch_btn_IBUF_BUFG[5]                         |               10 |             32 |
|  n_7_2304_BUFG                              |                                                            | touch_btn_IBUF_BUFG[5]                         |               16 |             32 |
|  n_8_2300_BUFG                              |                                                            | MEM_CONTROLL_0/data_o_reg[31]_i_2_n_9          |               15 |             32 |
|  IF_to_ID_0/link_addr_o_reg[0][0]           |                                                            | touch_btn_IBUF_BUFG[5]                         |               10 |             32 |
|  MEM_CONTROLL_0/inst_o_reg[0]_2[0]          |                                                            |                                                |               10 |             32 |
|  touch_btn_IBUF_BUFG[4]                     | EX_to_MEM_0/epc_o_reg[0][0]                                | touch_btn_IBUF_BUFG[5]                         |               13 |             32 |
|  touch_btn_IBUF_BUFG[4]                     | MEM_CONTROLL_0/pc_o_reg[31][0]                             | PC_0/p_0_in                                    |               11 |             32 |
|  n_3_677_BUFG                               |                                                            | touch_btn_IBUF_BUFG[5]                         |               16 |             33 |
|  n_4_3127_BUFG                              |                                                            |                                                |               12 |             33 |
|  n_5_3097_BUFG                              |                                                            |                                                |               10 |             33 |
| ~touch_btn_IBUF_BUFG[5]                     |                                                            |                                                |               16 |             35 |
|  n_1_2301_BUFG                              |                                                            | MEM_CONTROLL_0/ce_o_reg_i_2_n_9                |               15 |             38 |
|  touch_btn_IBUF_BUFG[4]                     | MEM_to_WB_0/hilo_en_to_hilo                                | touch_btn_IBUF_BUFG[5]                         |               33 |             64 |
|  touch_btn_IBUF_BUFG[4]                     | MEM_CONTROLL_0/pc_o_reg[31]_0[0]                           | EX_to_MEM_0/SR[0]                              |               23 |             64 |
|  touch_btn_IBUF_BUFG[4]                     | MEM_to_WB_0/p_0_in2_out                                    |                                                |               12 |             96 |
|  touch_btn_IBUF_BUFG[4]                     | MEM_CONTROLL_0/wb_cp0_reg_data_o_reg[0][0]                 | EX_to_MEM_0/wb_cp0_reg_data_o_reg[0]           |               69 |            136 |
|  touch_btn_IBUF_BUFG[4]                     | MEM_CONTROLL_0/pc_o_reg[31]_0[0]                           | EX_to_MEM_0/current_inst_address_o_reg[0]_1[0] |               65 |            162 |
|  touch_btn_IBUF_BUFG[4]                     | MEM_CONTROLL_0/reg_wt_en_o_reg[0]                          | MEM_CONTROLL_0/except_type_o_reg[8]            |               97 |            241 |
+---------------------------------------------+------------------------------------------------------------+------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     4 |
| 2      |                     2 |
| 4      |                     2 |
| 6      |                     1 |
| 8      |                     5 |
| 16+    |                    31 |
+--------+-----------------------+


