{"vcs1":{"timestamp_begin":1693334908.104020778, "rt":0.53, "ut":0.24, "st":0.20}}
{"vcselab":{"timestamp_begin":1693334908.750097597, "rt":0.57, "ut":0.42, "st":0.09}}
{"link":{"timestamp_begin":1693334909.415797027, "rt":0.51, "ut":0.24, "st":0.26}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1693334907.601148260}
{"VCS_COMP_START_TIME": 1693334907.601148260}
{"VCS_COMP_END_TIME": 1693334910.044256757}
{"VCS_USER_OPTIONS": "-sverilog hw0.sv"}
{"vcs1": {"peak_mem": 336176}}
{"stitch_vcselab": {"peak_mem": 222612}}
