

================================================================
== Vitis HLS Report for 'dense_latency_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config20_s'
================================================================
* Date:           Mon Apr 28 17:32:10 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  30.00 ns|  3.813 ns|     8.10 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------------------------------+------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                                            |                                                                  |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                                  Instance                                  |                              Module                              |   min   |   max   |    min   |    max   | min | max |   Type  |
        +----------------------------------------------------------------------------+------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |res_dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config20_s_fu_20  |dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config20_s  |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
        +----------------------------------------------------------------------------+------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.81>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%specpipeline_ln13 = specpipeline void @_ssdm_op_SpecPipeline, i32 128, i32 0, i32 0, i32 0, void @empty_0" [firmware/nnet_utils/nnet_dense_stream.h:13]   --->   Operation 2 'specpipeline' 'specpipeline_ln13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%data_val1_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %data_val1" [firmware/nnet_utils/nnet_dense_stream.h:17]   --->   Operation 3 'read' 'data_val1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (3.81ns)   --->   "%res = call i12 @dense_latency<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config20>, i6 %data_val1_read" [firmware/nnet_utils/nnet_dense_stream.h:17]   --->   Operation 4 'call' 'res' <Predicate = true> <Delay = 3.81> <CoreType = "Generic">   --->   Generic Core
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%ret_ln18 = ret i12 %res" [firmware/nnet_utils/nnet_dense_stream.h:18]   --->   Operation 5 'ret' 'ret_ln18' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 1
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data_val1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specpipeline_ln13 (specpipeline) [ 00]
data_val1_read    (read        ) [ 00]
res               (call        ) [ 00]
ret_ln18          (ret         ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data_val1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_val1"/></StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i6"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_latency<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config20>"/></StgValue>
</bind>
</comp>

<comp id="14" class="1004" name="data_val1_read_read_fu_14">
<pin_list>
<pin id="15" dir="0" index="0" bw="6" slack="0"/>
<pin id="16" dir="0" index="1" bw="6" slack="0"/>
<pin id="17" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_val1_read/1 "/>
</bind>
</comp>

<comp id="20" class="1004" name="res_dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config20_s_fu_20">
<pin_list>
<pin id="21" dir="0" index="0" bw="12" slack="0"/>
<pin id="22" dir="0" index="1" bw="6" slack="0"/>
<pin id="23" dir="1" index="2" bw="12" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="res/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="18"><net_src comp="10" pin="0"/><net_sink comp="14" pin=0"/></net>

<net id="19"><net_src comp="0" pin="0"/><net_sink comp="14" pin=1"/></net>

<net id="24"><net_src comp="12" pin="0"/><net_sink comp="20" pin=0"/></net>

<net id="25"><net_src comp="14" pin="2"/><net_sink comp="20" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: dense_latency_wrapper<ap_ufixed,ap_fixed<16,6,5,3,0>,config20> : data_val1 | {1 }
  - Chain level:
	State 1
		ret_ln18 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------------------------------------------|---------|---------|
| Operation|                               Functional Unit                              |    FF   |   LUT   |
|----------|----------------------------------------------------------------------------|---------|---------|
|   call   | res_dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config20_s_fu_20 |    0    |    21   |
|----------|----------------------------------------------------------------------------|---------|---------|
|   read   |                          data_val1_read_read_fu_14                         |    0    |    0    |
|----------|----------------------------------------------------------------------------|---------|---------|
|   Total  |                                                                            |    0    |    21   |
|----------|----------------------------------------------------------------------------|---------|---------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   21   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |    -   |    -   |
+-----------+--------+--------+
|   Total   |    0   |   21   |
+-----------+--------+--------+
