// Seed: 3963766412
module module_0 (
    output supply1 id_0
);
  wire id_2;
endmodule
module module_1 (
    output wor  id_0,
    output tri  id_1,
    input  wand id_2,
    input  tri0 id_3,
    input  wand id_4,
    input  tri0 id_5
    , id_10,
    input  wand id_6#(.id_11(1), .id_12(1)),
    output tri1 id_7,
    output wor  id_8
);
  wire id_13;
  module_0 modCall_1 (id_0);
  assign modCall_1.id_0 = 0;
endmodule
module module_2 #(
    parameter id_9 = 32'd15
) (
    input tri1 id_0,
    input supply1 id_1,
    input wand id_2,
    input wor id_3
    , \id_7 ,
    output supply1 id_4,
    input tri id_5
);
  always_comb begin : LABEL_0
    disable id_8;
  end
  module_0 modCall_1 (id_4);
  assign modCall_1.id_0 = 0;
  wire _id_9, id_10, id_11, id_12, id_13;
  wire id_14;
  id_15 :
  assert property (@(posedge id_10) -1 || 1 || id_3)
  else;
  wire [1 : id_9] id_16;
  xor primCall (id_4, id_0, id_1);
  wire id_17;
endmodule
