{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1657125861131 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1657125861132 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 06 17:44:20 2022 " "Processing started: Wed Jul 06 17:44:20 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1657125861132 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1657125861132 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPU_Monociclo -c cpu_environment " "Command: quartus_map --read_settings_files=on --write_settings_files=off CPU_Monociclo -c cpu_environment" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1657125861132 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1657125862194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/alu01/desktop/cuatri/ddp/cpu_proyecto/cpu_monociclo/src/io_manager.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/alu01/desktop/cuatri/ddp/cpu_proyecto/cpu_monociclo/src/io_manager.v" { { "Info" "ISGN_ENTITY_NAME" "1 io_manager " "Found entity 1: io_manager" {  } { { "../CPU_Monociclo/src/io_manager.v" "" { Text "C:/Users/alu01/Desktop/cuatri/DDP/CPU_proyecto/CPU_Monociclo/src/io_manager.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1657125862273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1657125862273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/alu01/desktop/cuatri/ddp/cpu_proyecto/cpu_monociclo/src/timer.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/alu01/desktop/cuatri/ddp/cpu_proyecto/cpu_monociclo/src/timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 timer " "Found entity 1: timer" {  } { { "../CPU_Monociclo/src/timer.v" "" { Text "C:/Users/alu01/Desktop/cuatri/DDP/CPU_proyecto/CPU_Monociclo/src/timer.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1657125862278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1657125862278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/alu01/desktop/cuatri/ddp/cpu_proyecto/cpu_monociclo/src/stack.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/alu01/desktop/cuatri/ddp/cpu_proyecto/cpu_monociclo/src/stack.v" { { "Info" "ISGN_ENTITY_NAME" "1 stack " "Found entity 1: stack" {  } { { "../CPU_Monociclo/src/stack.v" "" { Text "C:/Users/alu01/Desktop/cuatri/DDP/CPU_proyecto/CPU_Monociclo/src/stack.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1657125862283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1657125862283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/alu01/desktop/cuatri/ddp/cpu_proyecto/cpu_monociclo/src/memprog.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/alu01/desktop/cuatri/ddp/cpu_proyecto/cpu_monociclo/src/memprog.v" { { "Info" "ISGN_ENTITY_NAME" "1 memprog " "Found entity 1: memprog" {  } { { "../CPU_Monociclo/src/memprog.v" "" { Text "C:/Users/alu01/Desktop/cuatri/DDP/CPU_proyecto/CPU_Monociclo/src/memprog.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1657125862287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1657125862287 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "inter_manager.v(34) " "Verilog HDL warning at inter_manager.v(34): extended using \"x\" or \"z\"" {  } { { "../CPU_Monociclo/src/inter_manager.v" "" { Text "C:/Users/alu01/Desktop/cuatri/DDP/CPU_proyecto/CPU_Monociclo/src/inter_manager.v" 34 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1657125862291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/alu01/desktop/cuatri/ddp/cpu_proyecto/cpu_monociclo/src/inter_manager.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/alu01/desktop/cuatri/ddp/cpu_proyecto/cpu_monociclo/src/inter_manager.v" { { "Info" "ISGN_ENTITY_NAME" "1 interrupt_manager " "Found entity 1: interrupt_manager" {  } { { "../CPU_Monociclo/src/inter_manager.v" "" { Text "C:/Users/alu01/Desktop/cuatri/DDP/CPU_proyecto/CPU_Monociclo/src/inter_manager.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1657125862292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1657125862292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/alu01/desktop/cuatri/ddp/cpu_proyecto/cpu_monociclo/src/dp.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/alu01/desktop/cuatri/ddp/cpu_proyecto/cpu_monociclo/src/dp.v" { { "Info" "ISGN_ENTITY_NAME" "1 dp " "Found entity 1: dp" {  } { { "../CPU_Monociclo/src/dp.v" "" { Text "C:/Users/alu01/Desktop/cuatri/DDP/CPU_proyecto/CPU_Monociclo/src/dp.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1657125862296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1657125862296 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "cu.v(81) " "Verilog HDL information at cu.v(81): always construct contains both blocking and non-blocking assignments" {  } { { "../CPU_Monociclo/src/cu.v" "" { Text "C:/Users/alu01/Desktop/cuatri/DDP/CPU_proyecto/CPU_Monociclo/src/cu.v" 81 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1657125862300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/alu01/desktop/cuatri/ddp/cpu_proyecto/cpu_monociclo/src/cu.v 3 3 " "Found 3 design units, including 3 entities, in source file /users/alu01/desktop/cuatri/ddp/cpu_proyecto/cpu_monociclo/src/cu.v" { { "Info" "ISGN_ENTITY_NAME" "1 cu " "Found entity 1: cu" {  } { { "../CPU_Monociclo/src/cu.v" "" { Text "C:/Users/alu01/Desktop/cuatri/DDP/CPU_proyecto/CPU_Monociclo/src/cu.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1657125862301 ""} { "Info" "ISGN_ENTITY_NAME" "2 inter_cu " "Found entity 2: inter_cu" {  } { { "../CPU_Monociclo/src/cu.v" "" { Text "C:/Users/alu01/Desktop/cuatri/DDP/CPU_proyecto/CPU_Monociclo/src/cu.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1657125862301 ""} { "Info" "ISGN_ENTITY_NAME" "3 opcode_cu " "Found entity 3: opcode_cu" {  } { { "../CPU_Monociclo/src/cu.v" "" { Text "C:/Users/alu01/Desktop/cuatri/DDP/CPU_proyecto/CPU_Monociclo/src/cu.v" 64 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1657125862301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1657125862301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/alu01/desktop/cuatri/ddp/cpu_proyecto/cpu_monociclo/src/cpu_environment.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/alu01/desktop/cuatri/ddp/cpu_proyecto/cpu_monociclo/src/cpu_environment.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_environment " "Found entity 1: cpu_environment" {  } { { "../CPU_Monociclo/src/cpu_environment.v" "" { Text "C:/Users/alu01/Desktop/cuatri/DDP/CPU_proyecto/CPU_Monociclo/src/cpu_environment.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1657125862305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1657125862305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/alu01/desktop/cuatri/ddp/cpu_proyecto/cpu_monociclo/src/cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/alu01/desktop/cuatri/ddp/cpu_proyecto/cpu_monociclo/src/cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "../CPU_Monociclo/src/cpu.v" "" { Text "C:/Users/alu01/Desktop/cuatri/DDP/CPU_proyecto/CPU_Monociclo/src/cpu.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1657125862308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1657125862308 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "components.v(95) " "Verilog HDL warning at components.v(95): extended using \"x\" or \"z\"" {  } { { "../CPU_Monociclo/src/components.v" "" { Text "C:/Users/alu01/Desktop/cuatri/DDP/CPU_proyecto/CPU_Monociclo/src/components.v" 95 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1657125862314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/alu01/desktop/cuatri/ddp/cpu_proyecto/cpu_monociclo/src/components.v 8 8 " "Found 8 design units, including 8 entities, in source file /users/alu01/desktop/cuatri/ddp/cpu_proyecto/cpu_monociclo/src/components.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "../CPU_Monociclo/src/components.v" "" { Text "C:/Users/alu01/Desktop/cuatri/DDP/CPU_proyecto/CPU_Monociclo/src/components.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1657125862314 ""} { "Info" "ISGN_ENTITY_NAME" "2 adder " "Found entity 2: adder" {  } { { "../CPU_Monociclo/src/components.v" "" { Text "C:/Users/alu01/Desktop/cuatri/DDP/CPU_proyecto/CPU_Monociclo/src/components.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1657125862314 ""} { "Info" "ISGN_ENTITY_NAME" "3 register " "Found entity 3: register" {  } { { "../CPU_Monociclo/src/components.v" "" { Text "C:/Users/alu01/Desktop/cuatri/DDP/CPU_proyecto/CPU_Monociclo/src/components.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1657125862314 ""} { "Info" "ISGN_ENTITY_NAME" "4 mux2 " "Found entity 4: mux2" {  } { { "../CPU_Monociclo/src/components.v" "" { Text "C:/Users/alu01/Desktop/cuatri/DDP/CPU_proyecto/CPU_Monociclo/src/components.v" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1657125862314 ""} { "Info" "ISGN_ENTITY_NAME" "5 mux4 " "Found entity 5: mux4" {  } { { "../CPU_Monociclo/src/components.v" "" { Text "C:/Users/alu01/Desktop/cuatri/DDP/CPU_proyecto/CPU_Monociclo/src/components.v" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1657125862314 ""} { "Info" "ISGN_ENTITY_NAME" "6 ffd " "Found entity 6: ffd" {  } { { "../CPU_Monociclo/src/components.v" "" { Text "C:/Users/alu01/Desktop/cuatri/DDP/CPU_proyecto/CPU_Monociclo/src/components.v" 73 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1657125862314 ""} { "Info" "ISGN_ENTITY_NAME" "7 max_priority_bit " "Found entity 7: max_priority_bit" {  } { { "../CPU_Monociclo/src/components.v" "" { Text "C:/Users/alu01/Desktop/cuatri/DDP/CPU_proyecto/CPU_Monociclo/src/components.v" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1657125862314 ""} { "Info" "ISGN_ENTITY_NAME" "8 transceiver " "Found entity 8: transceiver" {  } { { "../CPU_Monociclo/src/components.v" "" { Text "C:/Users/alu01/Desktop/cuatri/DDP/CPU_proyecto/CPU_Monociclo/src/components.v" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1657125862314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1657125862314 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "alu.v(22) " "Verilog HDL warning at alu.v(22): extended using \"x\" or \"z\"" {  } { { "../CPU_Monociclo/src/alu.v" "" { Text "C:/Users/alu01/Desktop/cuatri/DDP/CPU_proyecto/CPU_Monociclo/src/alu.v" 22 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1657125862319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/alu01/desktop/cuatri/ddp/cpu_proyecto/cpu_monociclo/src/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/alu01/desktop/cuatri/ddp/cpu_proyecto/cpu_monociclo/src/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "../CPU_Monociclo/src/alu.v" "" { Text "C:/Users/alu01/Desktop/cuatri/DDP/CPU_proyecto/CPU_Monociclo/src/alu.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1657125862321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1657125862321 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "cpu_environment " "Elaborating entity \"cpu_environment\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1657125862412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "io_manager io_manager:in_out " "Elaborating entity \"io_manager\" for hierarchy \"io_manager:in_out\"" {  } { { "../CPU_Monociclo/src/cpu_environment.v" "in_out" { Text "C:/Users/alu01/Desktop/cuatri/DDP/CPU_proyecto/CPU_Monociclo/src/cpu_environment.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1657125862416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register io_manager:in_out\|register:leds_red " "Elaborating entity \"register\" for hierarchy \"io_manager:in_out\|register:leds_red\"" {  } { { "../CPU_Monociclo/src/io_manager.v" "leds_red" { Text "C:/Users/alu01/Desktop/cuatri/DDP/CPU_proyecto/CPU_Monociclo/src/io_manager.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1657125862421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register io_manager:in_out\|register:leds_green " "Elaborating entity \"register\" for hierarchy \"io_manager:in_out\|register:leds_green\"" {  } { { "../CPU_Monociclo/src/io_manager.v" "leds_green" { Text "C:/Users/alu01/Desktop/cuatri/DDP/CPU_proyecto/CPU_Monociclo/src/io_manager.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1657125862424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "transceiver io_manager:in_out\|transceiver:transceiver2 " "Elaborating entity \"transceiver\" for hierarchy \"io_manager:in_out\|transceiver:transceiver2\"" {  } { { "../CPU_Monociclo/src/io_manager.v" "transceiver2" { Text "C:/Users/alu01/Desktop/cuatri/DDP/CPU_proyecto/CPU_Monociclo/src/io_manager.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1657125862428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu cpu:cpumono " "Elaborating entity \"cpu\" for hierarchy \"cpu:cpumono\"" {  } { { "../CPU_Monociclo/src/cpu_environment.v" "cpumono" { Text "C:/Users/alu01/Desktop/cuatri/DDP/CPU_proyecto/CPU_Monociclo/src/cpu_environment.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1657125862431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dp cpu:cpumono\|dp:data_path " "Elaborating entity \"dp\" for hierarchy \"cpu:cpumono\|dp:data_path\"" {  } { { "../CPU_Monociclo/src/cpu.v" "data_path" { Text "C:/Users/alu01/Desktop/cuatri/DDP/CPU_proyecto/CPU_Monociclo/src/cpu.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1657125862438 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 10 dp.v(19) " "Verilog HDL assignment warning at dp.v(19): truncated value with size 16 to match size of target (10)" {  } { { "../CPU_Monociclo/src/dp.v" "" { Text "C:/Users/alu01/Desktop/cuatri/DDP/CPU_proyecto/CPU_Monociclo/src/dp.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1657125862441 "|cpu_environment|cpu:cpumono|dp:data_path"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 cpu:cpumono\|dp:data_path\|mux2:relMux " "Elaborating entity \"mux2\" for hierarchy \"cpu:cpumono\|dp:data_path\|mux2:relMux\"" {  } { { "../CPU_Monociclo/src/dp.v" "relMux" { Text "C:/Users/alu01/Desktop/cuatri/DDP/CPU_proyecto/CPU_Monociclo/src/dp.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1657125862448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder cpu:cpumono\|dp:data_path\|adder:incAdder " "Elaborating entity \"adder\" for hierarchy \"cpu:cpumono\|dp:data_path\|adder:incAdder\"" {  } { { "../CPU_Monociclo/src/dp.v" "incAdder" { Text "C:/Users/alu01/Desktop/cuatri/DDP/CPU_proyecto/CPU_Monociclo/src/dp.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1657125862452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4 cpu:cpumono\|dp:data_path\|mux4:incMux " "Elaborating entity \"mux4\" for hierarchy \"cpu:cpumono\|dp:data_path\|mux4:incMux\"" {  } { { "../CPU_Monociclo/src/dp.v" "incMux" { Text "C:/Users/alu01/Desktop/cuatri/DDP/CPU_proyecto/CPU_Monociclo/src/dp.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1657125862455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stack cpu:cpumono\|dp:data_path\|stack:Stack " "Elaborating entity \"stack\" for hierarchy \"cpu:cpumono\|dp:data_path\|stack:Stack\"" {  } { { "../CPU_Monociclo/src/dp.v" "Stack" { Text "C:/Users/alu01/Desktop/cuatri/DDP/CPU_proyecto/CPU_Monociclo/src/dp.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1657125862458 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 stack.v(12) " "Verilog HDL assignment warning at stack.v(12): truncated value with size 5 to match size of target (4)" {  } { { "../CPU_Monociclo/src/stack.v" "" { Text "C:/Users/alu01/Desktop/cuatri/DDP/CPU_proyecto/CPU_Monociclo/src/stack.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1657125862459 "|cpu_environment|cpu:cpumono|dp:data_path|stack:Stack"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 stack.v(13) " "Verilog HDL assignment warning at stack.v(13): truncated value with size 5 to match size of target (4)" {  } { { "../CPU_Monociclo/src/stack.v" "" { Text "C:/Users/alu01/Desktop/cuatri/DDP/CPU_proyecto/CPU_Monociclo/src/stack.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1657125862460 "|cpu_environment|cpu:cpumono|dp:data_path|stack:Stack"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memprog cpu:cpumono\|dp:data_path\|memprog:memory_program " "Elaborating entity \"memprog\" for hierarchy \"cpu:cpumono\|dp:data_path\|memprog:memory_program\"" {  } { { "../CPU_Monociclo/src/dp.v" "memory_program" { Text "C:/Users/alu01/Desktop/cuatri/DDP/CPU_proyecto/CPU_Monociclo/src/dp.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1657125862466 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 memprog.v(8) " "Net \"mem.data_a\" at memprog.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "../CPU_Monociclo/src/memprog.v" "" { Text "C:/Users/alu01/Desktop/cuatri/DDP/CPU_proyecto/CPU_Monociclo/src/memprog.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1657125862519 "|cpu_environment|cpu:cpumono|dp:data_path|memprog:memory_program"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 memprog.v(8) " "Net \"mem.waddr_a\" at memprog.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "../CPU_Monociclo/src/memprog.v" "" { Text "C:/Users/alu01/Desktop/cuatri/DDP/CPU_proyecto/CPU_Monociclo/src/memprog.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1657125862519 "|cpu_environment|cpu:cpumono|dp:data_path|memprog:memory_program"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 memprog.v(8) " "Net \"mem.we_a\" at memprog.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "../CPU_Monociclo/src/memprog.v" "" { Text "C:/Users/alu01/Desktop/cuatri/DDP/CPU_proyecto/CPU_Monociclo/src/memprog.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1657125862520 "|cpu_environment|cpu:cpumono|dp:data_path|memprog:memory_program"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile cpu:cpumono\|dp:data_path\|regfile:register_file " "Elaborating entity \"regfile\" for hierarchy \"cpu:cpumono\|dp:data_path\|regfile:register_file\"" {  } { { "../CPU_Monociclo/src/dp.v" "register_file" { Text "C:/Users/alu01/Desktop/cuatri/DDP/CPU_proyecto/CPU_Monociclo/src/dp.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1657125862543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 cpu:cpumono\|dp:data_path\|mux2:dataMux " "Elaborating entity \"mux2\" for hierarchy \"cpu:cpumono\|dp:data_path\|mux2:dataMux\"" {  } { { "../CPU_Monociclo/src/dp.v" "dataMux" { Text "C:/Users/alu01/Desktop/cuatri/DDP/CPU_proyecto/CPU_Monociclo/src/dp.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1657125862571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu cpu:cpumono\|dp:data_path\|alu:ALU " "Elaborating entity \"alu\" for hierarchy \"cpu:cpumono\|dp:data_path\|alu:ALU\"" {  } { { "../CPU_Monociclo/src/dp.v" "ALU" { Text "C:/Users/alu01/Desktop/cuatri/DDP/CPU_proyecto/CPU_Monociclo/src/dp.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1657125862578 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "s_inm alu.v(17) " "Verilog HDL Always Construct warning at alu.v(17): variable \"s_inm\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../CPU_Monociclo/src/alu.v" "" { Text "C:/Users/alu01/Desktop/cuatri/DDP/CPU_proyecto/CPU_Monociclo/src/alu.v" 17 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1657125862582 "|cpu_environment|cpu:cpumono|dp:data_path|alu:ALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "s_inm alu.v(21) " "Verilog HDL Always Construct warning at alu.v(21): variable \"s_inm\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../CPU_Monociclo/src/alu.v" "" { Text "C:/Users/alu01/Desktop/cuatri/DDP/CPU_proyecto/CPU_Monociclo/src/alu.v" 21 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1657125862582 "|cpu_environment|cpu:cpumono|dp:data_path|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "zero_intr alu.v(43) " "Inferred latch for \"zero_intr\" at alu.v(43)" {  } { { "../CPU_Monociclo/src/alu.v" "" { Text "C:/Users/alu01/Desktop/cuatri/DDP/CPU_proyecto/CPU_Monociclo/src/alu.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1657125862582 "|cpu_environment|cpu:cpumono|dp:data_path|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "zero alu.v(42) " "Inferred latch for \"zero\" at alu.v(42)" {  } { { "../CPU_Monociclo/src/alu.v" "" { Text "C:/Users/alu01/Desktop/cuatri/DDP/CPU_proyecto/CPU_Monociclo/src/alu.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1657125862582 "|cpu_environment|cpu:cpumono|dp:data_path|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "carry_intr alu.v(39) " "Inferred latch for \"carry_intr\" at alu.v(39)" {  } { { "../CPU_Monociclo/src/alu.v" "" { Text "C:/Users/alu01/Desktop/cuatri/DDP/CPU_proyecto/CPU_Monociclo/src/alu.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1657125862582 "|cpu_environment|cpu:cpumono|dp:data_path|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "carry alu.v(38) " "Inferred latch for \"carry\" at alu.v(38)" {  } { { "../CPU_Monociclo/src/alu.v" "" { Text "C:/Users/alu01/Desktop/cuatri/DDP/CPU_proyecto/CPU_Monociclo/src/alu.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1657125862582 "|cpu_environment|cpu:cpumono|dp:data_path|alu:ALU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ffd cpu:cpumono\|dp:data_path\|ffd:ffz " "Elaborating entity \"ffd\" for hierarchy \"cpu:cpumono\|dp:data_path\|ffd:ffz\"" {  } { { "../CPU_Monociclo/src/dp.v" "ffz" { Text "C:/Users/alu01/Desktop/cuatri/DDP/CPU_proyecto/CPU_Monociclo/src/dp.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1657125862587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interrupt_manager cpu:cpumono\|dp:data_path\|interrupt_manager:IM " "Elaborating entity \"interrupt_manager\" for hierarchy \"cpu:cpumono\|dp:data_path\|interrupt_manager:IM\"" {  } { { "../CPU_Monociclo/src/dp.v" "IM" { Text "C:/Users/alu01/Desktop/cuatri/DDP/CPU_proyecto/CPU_Monociclo/src/dp.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1657125862603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "max_priority_bit cpu:cpumono\|dp:data_path\|interrupt_manager:IM\|max_priority_bit:selA " "Elaborating entity \"max_priority_bit\" for hierarchy \"cpu:cpumono\|dp:data_path\|interrupt_manager:IM\|max_priority_bit:selA\"" {  } { { "../CPU_Monociclo/src/inter_manager.v" "selA" { Text "C:/Users/alu01/Desktop/cuatri/DDP/CPU_proyecto/CPU_Monociclo/src/inter_manager.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1657125862612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cu cpu:cpumono\|cu:control_unit " "Elaborating entity \"cu\" for hierarchy \"cpu:cpumono\|cu:control_unit\"" {  } { { "../CPU_Monociclo/src/cpu.v" "control_unit" { Text "C:/Users/alu01/Desktop/cuatri/DDP/CPU_proyecto/CPU_Monociclo/src/cpu.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1657125862625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "opcode_cu cpu:cpumono\|cu:control_unit\|opcode_cu:opcodeCU " "Elaborating entity \"opcode_cu\" for hierarchy \"cpu:cpumono\|cu:control_unit\|opcode_cu:opcodeCU\"" {  } { { "../CPU_Monociclo/src/cu.v" "opcodeCU" { Text "C:/Users/alu01/Desktop/cuatri/DDP/CPU_proyecto/CPU_Monociclo/src/cu.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1657125862628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inter_cu cpu:cpumono\|cu:control_unit\|inter_cu:interCU " "Elaborating entity \"inter_cu\" for hierarchy \"cpu:cpumono\|cu:control_unit\|inter_cu:interCU\"" {  } { { "../CPU_Monociclo/src/cu.v" "interCU" { Text "C:/Users/alu01/Desktop/cuatri/DDP/CPU_proyecto/CPU_Monociclo/src/cu.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1657125862634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer timer:timer_interrupt " "Elaborating entity \"timer\" for hierarchy \"timer:timer_interrupt\"" {  } { { "../CPU_Monociclo/src/cpu_environment.v" "timer_interrupt" { Text "C:/Users/alu01/Desktop/cuatri/DDP/CPU_proyecto/CPU_Monociclo/src/cpu_environment.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1657125862638 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 timer.v(18) " "Verilog HDL assignment warning at timer.v(18): truncated value with size 32 to match size of target (4)" {  } { { "../CPU_Monociclo/src/timer.v" "" { Text "C:/Users/alu01/Desktop/cuatri/DDP/CPU_proyecto/CPU_Monociclo/src/timer.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1657125862639 "|cpu_environment|timer:timer_interrupt"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 timer.v(19) " "Verilog HDL assignment warning at timer.v(19): truncated value with size 32 to match size of target (8)" {  } { { "../CPU_Monociclo/src/timer.v" "" { Text "C:/Users/alu01/Desktop/cuatri/DDP/CPU_proyecto/CPU_Monociclo/src/timer.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1657125862639 "|cpu_environment|timer:timer_interrupt"}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "cpu:cpumono\|dp:data_path\|stack:Stack\|stackmem_rtl_0 " "Inferred RAM node \"cpu:cpumono\|dp:data_path\|stack:Stack\|stackmem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1657125863173 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "cpu:cpumono\|dp:data_path\|stack:Stack\|stackmem_rtl_1 " "Inferred RAM node \"cpu:cpumono\|dp:data_path\|stack:Stack\|stackmem_rtl_1\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1657125863174 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "cpu:cpumono\|dp:data_path\|regfile:register_file\|regb " "RAM logic \"cpu:cpumono\|dp:data_path\|regfile:register_file\|regb\" is uninferred due to asynchronous read logic" {  } { { "../CPU_Monociclo/src/components.v" "regb" { Text "C:/Users/alu01/Desktop/cuatri/DDP/CPU_proyecto/CPU_Monociclo/src/components.v" 11 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1657125863175 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1657125863175 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "cpu:cpumono\|dp:data_path\|stack:Stack\|stackmem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"cpu:cpumono\|dp:data_path\|stack:Stack\|stackmem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1657125864479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 10 " "Parameter WIDTH_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1657125864479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1657125864479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1657125864479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 10 " "Parameter WIDTH_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1657125864479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1657125864479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1657125864479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1657125864479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1657125864479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1657125864479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1657125864479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1657125864479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1657125864479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1657125864479 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1657125864479 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "cpu:cpumono\|dp:data_path\|stack:Stack\|stackmem_rtl_1 " "Inferred altsyncram megafunction from the following design logic: \"cpu:cpumono\|dp:data_path\|stack:Stack\|stackmem_rtl_1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1657125864479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 10 " "Parameter WIDTH_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1657125864479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1657125864479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1657125864479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 10 " "Parameter WIDTH_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1657125864479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1657125864479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1657125864479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1657125864479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1657125864479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1657125864479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1657125864479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1657125864479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1657125864479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1657125864479 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1657125864479 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1657125864479 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cpu:cpumono\|dp:data_path\|stack:Stack\|altsyncram:stackmem_rtl_0 " "Elaborated megafunction instantiation \"cpu:cpumono\|dp:data_path\|stack:Stack\|altsyncram:stackmem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1657125864559 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cpu:cpumono\|dp:data_path\|stack:Stack\|altsyncram:stackmem_rtl_0 " "Instantiated megafunction \"cpu:cpumono\|dp:data_path\|stack:Stack\|altsyncram:stackmem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1657125864560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 10 " "Parameter \"WIDTH_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1657125864560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 4 " "Parameter \"WIDTHAD_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1657125864560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 16 " "Parameter \"NUMWORDS_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1657125864560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 10 " "Parameter \"WIDTH_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1657125864560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 4 " "Parameter \"WIDTHAD_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1657125864560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 16 " "Parameter \"NUMWORDS_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1657125864560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1657125864560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1657125864560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1657125864560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1657125864560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1657125864560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1657125864560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1657125864560 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1657125864560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_u7c1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_u7c1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_u7c1 " "Found entity 1: altsyncram_u7c1" {  } { { "db/altsyncram_u7c1.tdf" "" { Text "C:/Users/alu01/Desktop/cuatri/DDP/CPU_proyecto/CPU_Quartus_II/db/altsyncram_u7c1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1657125864635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1657125864635 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:cpumono\|dp:data_path\|alu:ALU\|zero " "Latch cpu:cpumono\|dp:data_path\|alu:ALU\|zero has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:cpumono\|dp:data_path\|interrupt_manager:IM\|register:Attention\|q\[7\] " "Ports D and ENA on the latch are fed by the same signal cpu:cpumono\|dp:data_path\|interrupt_manager:IM\|register:Attention\|q\[7\]" {  } { { "../CPU_Monociclo/src/components.v" "" { Text "C:/Users/alu01/Desktop/cuatri/DDP/CPU_proyecto/CPU_Monociclo/src/components.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1657125865135 ""}  } { { "../CPU_Monociclo/src/alu.v" "" { Text "C:/Users/alu01/Desktop/cuatri/DDP/CPU_proyecto/CPU_Monociclo/src/alu.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1657125865135 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:cpumono\|dp:data_path\|alu:ALU\|zero_intr " "Latch cpu:cpumono\|dp:data_path\|alu:ALU\|zero_intr has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:cpumono\|dp:data_path\|interrupt_manager:IM\|register:Attention\|q\[7\] " "Ports D and ENA on the latch are fed by the same signal cpu:cpumono\|dp:data_path\|interrupt_manager:IM\|register:Attention\|q\[7\]" {  } { { "../CPU_Monociclo/src/components.v" "" { Text "C:/Users/alu01/Desktop/cuatri/DDP/CPU_proyecto/CPU_Monociclo/src/components.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1657125865135 ""}  } { { "../CPU_Monociclo/src/alu.v" "" { Text "C:/Users/alu01/Desktop/cuatri/DDP/CPU_proyecto/CPU_Monociclo/src/alu.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1657125865135 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:cpumono\|dp:data_path\|alu:ALU\|carry " "Latch cpu:cpumono\|dp:data_path\|alu:ALU\|carry has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:cpumono\|dp:data_path\|interrupt_manager:IM\|register:Attention\|q\[7\] " "Ports D and ENA on the latch are fed by the same signal cpu:cpumono\|dp:data_path\|interrupt_manager:IM\|register:Attention\|q\[7\]" {  } { { "../CPU_Monociclo/src/components.v" "" { Text "C:/Users/alu01/Desktop/cuatri/DDP/CPU_proyecto/CPU_Monociclo/src/components.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1657125865135 ""}  } { { "../CPU_Monociclo/src/alu.v" "" { Text "C:/Users/alu01/Desktop/cuatri/DDP/CPU_proyecto/CPU_Monociclo/src/alu.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1657125865135 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:cpumono\|dp:data_path\|alu:ALU\|carry_intr " "Latch cpu:cpumono\|dp:data_path\|alu:ALU\|carry_intr has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:cpumono\|dp:data_path\|interrupt_manager:IM\|register:Attention\|q\[7\] " "Ports D and ENA on the latch are fed by the same signal cpu:cpumono\|dp:data_path\|interrupt_manager:IM\|register:Attention\|q\[7\]" {  } { { "../CPU_Monociclo/src/components.v" "" { Text "C:/Users/alu01/Desktop/cuatri/DDP/CPU_proyecto/CPU_Monociclo/src/components.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1657125865135 ""}  } { { "../CPU_Monociclo/src/alu.v" "" { Text "C:/Users/alu01/Desktop/cuatri/DDP/CPU_proyecto/CPU_Monociclo/src/alu.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1657125865135 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "addresses\[16\] GND " "Pin \"addresses\[16\]\" is stuck at GND" {  } { { "../CPU_Monociclo/src/cpu_environment.v" "" { Text "C:/Users/alu01/Desktop/cuatri/DDP/CPU_proyecto/CPU_Monociclo/src/cpu_environment.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1657125867098 "|cpu_environment|addresses[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "addresses\[17\] GND " "Pin \"addresses\[17\]\" is stuck at GND" {  } { { "../CPU_Monociclo/src/cpu_environment.v" "" { Text "C:/Users/alu01/Desktop/cuatri/DDP/CPU_proyecto/CPU_Monociclo/src/cpu_environment.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1657125867098 "|cpu_environment|addresses[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "control_mem\[0\] GND " "Pin \"control_mem\[0\]\" is stuck at GND" {  } { { "../CPU_Monociclo/src/cpu_environment.v" "" { Text "C:/Users/alu01/Desktop/cuatri/DDP/CPU_proyecto/CPU_Monociclo/src/cpu_environment.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1657125867098 "|cpu_environment|control_mem[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "control_mem\[1\] GND " "Pin \"control_mem\[1\]\" is stuck at GND" {  } { { "../CPU_Monociclo/src/cpu_environment.v" "" { Text "C:/Users/alu01/Desktop/cuatri/DDP/CPU_proyecto/CPU_Monociclo/src/cpu_environment.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1657125867098 "|cpu_environment|control_mem[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "control_mem\[2\] GND " "Pin \"control_mem\[2\]\" is stuck at GND" {  } { { "../CPU_Monociclo/src/cpu_environment.v" "" { Text "C:/Users/alu01/Desktop/cuatri/DDP/CPU_proyecto/CPU_Monociclo/src/cpu_environment.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1657125867098 "|cpu_environment|control_mem[2]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1657125867098 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/alu01/Desktop/cuatri/DDP/CPU_proyecto/CPU_Quartus_II/output_files/cpu_environment.map.smsg " "Generated suppressed messages file C:/Users/alu01/Desktop/cuatri/DDP/CPU_proyecto/CPU_Quartus_II/output_files/cpu_environment.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1657125871171 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1657125871401 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1657125871401 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[9\] " "No output dependent on input pin \"switches\[9\]\"" {  } { { "../CPU_Monociclo/src/cpu_environment.v" "" { Text "C:/Users/alu01/Desktop/cuatri/DDP/CPU_proyecto/CPU_Monociclo/src/cpu_environment.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1657125871569 "|cpu_environment|switches[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1657125871569 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1623 " "Implemented 1623 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1657125871570 ""} { "Info" "ICUT_CUT_TM_OPINS" "41 " "Implemented 41 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1657125871570 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1657125871570 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1530 " "Implemented 1530 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1657125871570 ""} { "Info" "ICUT_CUT_TM_RAMS" "20 " "Implemented 20 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1657125871570 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1657125871570 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 29 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 29 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4616 " "Peak virtual memory: 4616 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1657125871618 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 06 17:44:31 2022 " "Processing ended: Wed Jul 06 17:44:31 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1657125871618 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1657125871618 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1657125871618 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1657125871618 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1657125872943 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1657125872944 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 06 17:44:32 2022 " "Processing started: Wed Jul 06 17:44:32 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1657125872944 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1657125872944 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off CPU_Monociclo -c cpu_environment " "Command: quartus_fit --read_settings_files=off --write_settings_files=off CPU_Monociclo -c cpu_environment" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1657125872944 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1657125873057 ""}
{ "Info" "0" "" "Project  = CPU_Monociclo" {  } {  } 0 0 "Project  = CPU_Monociclo" 0 0 "Fitter" 0 0 1657125873057 ""}
{ "Info" "0" "" "Revision = cpu_environment" {  } {  } 0 0 "Revision = cpu_environment" 0 0 "Fitter" 0 0 1657125873057 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1657125873234 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "cpu_environment EP2C20F484C7 " "Selected device EP2C20F484C7 for design \"cpu_environment\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1657125873253 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1657125873290 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1657125873290 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1657125873382 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1657125873396 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF484C7 " "Device EP2C15AF484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1657125873843 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F484C7 " "Device EP2C35F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1657125873843 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F484C7 " "Device EP2C50F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1657125873843 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1657125873843 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C4 " "Pin ~ASDO~ is reserved at location C4" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/alu01/Desktop/cuatri/DDP/CPU_proyecto/CPU_Quartus_II/" { { 0 { 0 ""} 0 2188 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1657125873848 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ C3 " "Pin ~nCSO~ is reserved at location C3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/alu01/Desktop/cuatri/DDP/CPU_proyecto/CPU_Quartus_II/" { { 0 { 0 ""} 0 2189 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1657125873848 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS91p/nCEO~ W20 " "Pin ~LVDS91p/nCEO~ is reserved at location W20" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS91p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS91p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/alu01/Desktop/cuatri/DDP/CPU_proyecto/CPU_Quartus_II/" { { 0 { 0 ""} 0 2190 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1657125873848 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1657125873848 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1657125873852 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "1 73 " "No exact pin location assignment(s) for 1 pins of 73 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "switches\[9\] " "Pin switches\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { switches[9] } } } { "../CPU_Monociclo/src/cpu_environment.v" "" { Text "C:/Users/alu01/Desktop/cuatri/DDP/CPU_proyecto/CPU_Monociclo/src/cpu_environment.v" 4 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { switches[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/alu01/Desktop/cuatri/DDP/CPU_proyecto/CPU_Quartus_II/" { { 0 { 0 ""} 0 53 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1657125873946 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1657125873946 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "4 " "TimeQuest Timing Analyzer is analyzing 4 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1657125874169 ""}
{ "Info" "ISTA_SDC_FOUND" "../CPU_Monociclo/src/cpu_environment.sdc " "Reading SDC File: '../CPU_Monociclo/src/cpu_environment.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1657125874171 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "cpu:cpumono\|dp:data_path\|interrupt_manager:IM\|register:Attention\|q\[0\] " "Node: cpu:cpumono\|dp:data_path\|interrupt_manager:IM\|register:Attention\|q\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1657125874185 "|cpu_environment|cpu:cpumono|dp:data_path|interrupt_manager:IM|register:Attention|q[0]"}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1657125874193 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1657125874193 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1657125874193 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  41.670          clk " "  41.670          clk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1657125874193 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1657125874193 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN A12 (CLK9, LVDSCLK4p, Input)) " "Automatically promoted node clk (placed in PIN A12 (CLK9, LVDSCLK4p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G10 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G10" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1657125874356 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:cpumono\|dp:data_path\|interrupt_manager:IM\|register:Attention\|q\[0\] " "Destination node cpu:cpumono\|dp:data_path\|interrupt_manager:IM\|register:Attention\|q\[0\]" {  } { { "../CPU_Monociclo/src/components.v" "" { Text "C:/Users/alu01/Desktop/cuatri/DDP/CPU_proyecto/CPU_Monociclo/src/components.v" 46 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cpu:cpumono|dp:data_path|interrupt_manager:IM|register:Attention|q[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/alu01/Desktop/cuatri/DDP/CPU_proyecto/CPU_Quartus_II/" { { 0 { 0 ""} 0 302 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1657125874356 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:cpumono\|dp:data_path\|interrupt_manager:IM\|register:Attention\|q\[1\] " "Destination node cpu:cpumono\|dp:data_path\|interrupt_manager:IM\|register:Attention\|q\[1\]" {  } { { "../CPU_Monociclo/src/components.v" "" { Text "C:/Users/alu01/Desktop/cuatri/DDP/CPU_proyecto/CPU_Monociclo/src/components.v" 46 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cpu:cpumono|dp:data_path|interrupt_manager:IM|register:Attention|q[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/alu01/Desktop/cuatri/DDP/CPU_proyecto/CPU_Quartus_II/" { { 0 { 0 ""} 0 301 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1657125874356 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:cpumono\|dp:data_path\|interrupt_manager:IM\|register:Attention\|q\[7\] " "Destination node cpu:cpumono\|dp:data_path\|interrupt_manager:IM\|register:Attention\|q\[7\]" {  } { { "../CPU_Monociclo/src/components.v" "" { Text "C:/Users/alu01/Desktop/cuatri/DDP/CPU_proyecto/CPU_Monociclo/src/components.v" 46 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cpu:cpumono|dp:data_path|interrupt_manager:IM|register:Attention|q[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/alu01/Desktop/cuatri/DDP/CPU_proyecto/CPU_Quartus_II/" { { 0 { 0 ""} 0 300 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1657125874356 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1657125874356 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clk } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "../CPU_Monociclo/src/cpu_environment.v" "" { Text "C:/Users/alu01/Desktop/cuatri/DDP/CPU_proyecto/CPU_Monociclo/src/cpu_environment.v" 3 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/alu01/Desktop/cuatri/DDP/CPU_proyecto/CPU_Quartus_II/" { { 0 { 0 ""} 0 115 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1657125874356 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cpu:cpumono\|cu:control_unit\|stop_opcode~0  " "Automatically promoted node cpu:cpumono\|cu:control_unit\|stop_opcode~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1657125874358 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:cpumono\|dp:data_path\|register:PC\|q\[3\]~1 " "Destination node cpu:cpumono\|dp:data_path\|register:PC\|q\[3\]~1" {  } { { "../CPU_Monociclo/src/components.v" "" { Text "C:/Users/alu01/Desktop/cuatri/DDP/CPU_proyecto/CPU_Monociclo/src/components.v" 46 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cpu:cpumono|dp:data_path|register:PC|q[3]~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/alu01/Desktop/cuatri/DDP/CPU_proyecto/CPU_Quartus_II/" { { 0 { 0 ""} 0 622 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1657125874358 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:cpumono\|dp:data_path\|register:PC\|q\[1\]~0 " "Destination node cpu:cpumono\|dp:data_path\|register:PC\|q\[1\]~0" {  } { { "../CPU_Monociclo/src/components.v" "" { Text "C:/Users/alu01/Desktop/cuatri/DDP/CPU_proyecto/CPU_Monociclo/src/components.v" 46 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cpu:cpumono|dp:data_path|register:PC|q[1]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/alu01/Desktop/cuatri/DDP/CPU_proyecto/CPU_Quartus_II/" { { 0 { 0 ""} 0 621 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1657125874358 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:cpumono\|cu:control_unit\|stop_opcode~1 " "Destination node cpu:cpumono\|cu:control_unit\|stop_opcode~1" {  } { { "../CPU_Monociclo/src/cu.v" "" { Text "C:/Users/alu01/Desktop/cuatri/DDP/CPU_proyecto/CPU_Monociclo/src/cu.v" 15 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cpu:cpumono|cu:control_unit|stop_opcode~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/alu01/Desktop/cuatri/DDP/CPU_proyecto/CPU_Quartus_II/" { { 0 { 0 ""} 0 671 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1657125874358 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:cpumono\|cu:control_unit\|inter_cu:interCU\|s_reti\[7\]~1 " "Destination node cpu:cpumono\|cu:control_unit\|inter_cu:interCU\|s_reti\[7\]~1" {  } { { "../CPU_Monociclo/src/cu.v" "" { Text "C:/Users/alu01/Desktop/cuatri/DDP/CPU_proyecto/CPU_Monociclo/src/cu.v" 25 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cpu:cpumono|cu:control_unit|inter_cu:interCU|s_reti[7]~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/alu01/Desktop/cuatri/DDP/CPU_proyecto/CPU_Quartus_II/" { { 0 { 0 ""} 0 1458 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1657125874358 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:cpumono\|dp:data_path\|register:PC\|q\[7\]~4 " "Destination node cpu:cpumono\|dp:data_path\|register:PC\|q\[7\]~4" {  } { { "../CPU_Monociclo/src/components.v" "" { Text "C:/Users/alu01/Desktop/cuatri/DDP/CPU_proyecto/CPU_Monociclo/src/components.v" 46 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cpu:cpumono|dp:data_path|register:PC|q[7]~4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/alu01/Desktop/cuatri/DDP/CPU_proyecto/CPU_Quartus_II/" { { 0 { 0 ""} 0 1495 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1657125874358 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:cpumono\|dp:data_path\|register:PC\|q\[7\]~5 " "Destination node cpu:cpumono\|dp:data_path\|register:PC\|q\[7\]~5" {  } { { "../CPU_Monociclo/src/components.v" "" { Text "C:/Users/alu01/Desktop/cuatri/DDP/CPU_proyecto/CPU_Monociclo/src/components.v" 46 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cpu:cpumono|dp:data_path|register:PC|q[7]~5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/alu01/Desktop/cuatri/DDP/CPU_proyecto/CPU_Quartus_II/" { { 0 { 0 ""} 0 1496 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1657125874358 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:cpumono\|cu:control_unit\|opcode_cu:opcodeCU\|control2~3 " "Destination node cpu:cpumono\|cu:control_unit\|opcode_cu:opcodeCU\|control2~3" {  } { { "../CPU_Monociclo/src/cu.v" "" { Text "C:/Users/alu01/Desktop/cuatri/DDP/CPU_proyecto/CPU_Monociclo/src/cu.v" 77 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cpu:cpumono|cu:control_unit|opcode_cu:opcodeCU|control2~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/alu01/Desktop/cuatri/DDP/CPU_proyecto/CPU_Quartus_II/" { { 0 { 0 ""} 0 1522 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1657125874358 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:cpumono\|dp:data_path\|interrupt_manager:IM\|data_a\[7\]~8 " "Destination node cpu:cpumono\|dp:data_path\|interrupt_manager:IM\|data_a\[7\]~8" {  } { { "../CPU_Monociclo/src/inter_manager.v" "" { Text "C:/Users/alu01/Desktop/cuatri/DDP/CPU_proyecto/CPU_Monociclo/src/inter_manager.v" 6 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cpu:cpumono|dp:data_path|interrupt_manager:IM|data_a[7]~8 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/alu01/Desktop/cuatri/DDP/CPU_proyecto/CPU_Quartus_II/" { { 0 { 0 ""} 0 1892 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1657125874358 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1657125874358 ""}  } { { "../CPU_Monociclo/src/cu.v" "" { Text "C:/Users/alu01/Desktop/cuatri/DDP/CPU_proyecto/CPU_Monociclo/src/cu.v" 15 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cpu:cpumono|cu:control_unit|stop_opcode~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/alu01/Desktop/cuatri/DDP/CPU_proyecto/CPU_Quartus_II/" { { 0 { 0 ""} 0 670 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1657125874358 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset (placed in PIN L2 (CLK1, LVDSCLK0n, Input)) " "Automatically promoted node reset (placed in PIN L2 (CLK1, LVDSCLK0n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1657125874360 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "io_manager:in_out\|control_mem\[3\]~0 " "Destination node io_manager:in_out\|control_mem\[3\]~0" {  } { { "../CPU_Monociclo/src/io_manager.v" "" { Text "C:/Users/alu01/Desktop/cuatri/DDP/CPU_proyecto/CPU_Monociclo/src/io_manager.v" 9 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_manager:in_out|control_mem[3]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/alu01/Desktop/cuatri/DDP/CPU_proyecto/CPU_Quartus_II/" { { 0 { 0 ""} 0 1433 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1657125874360 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "io_manager:in_out\|transceiver:transceiver2\|bidir\[9\]~2 " "Destination node io_manager:in_out\|transceiver:transceiver2\|bidir\[9\]~2" {  } { { "../CPU_Monociclo/src/components.v" "" { Text "C:/Users/alu01/Desktop/cuatri/DDP/CPU_proyecto/CPU_Monociclo/src/components.v" 93 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_manager:in_out|transceiver:transceiver2|bidir[9]~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/alu01/Desktop/cuatri/DDP/CPU_proyecto/CPU_Quartus_II/" { { 0 { 0 ""} 0 1451 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1657125874360 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "io_manager:in_out\|wg~0 " "Destination node io_manager:in_out\|wg~0" {  } { { "../CPU_Monociclo/src/io_manager.v" "" { Text "C:/Users/alu01/Desktop/cuatri/DDP/CPU_proyecto/CPU_Monociclo/src/io_manager.v" 12 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_manager:in_out|wg~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/alu01/Desktop/cuatri/DDP/CPU_proyecto/CPU_Quartus_II/" { { 0 { 0 ""} 0 1453 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1657125874360 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:cpumono\|dp:data_path\|stack:Stack\|comb~0 " "Destination node cpu:cpumono\|dp:data_path\|stack:Stack\|comb~0" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cpu:cpumono|dp:data_path|stack:Stack|comb~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/alu01/Desktop/cuatri/DDP/CPU_proyecto/CPU_Quartus_II/" { { 0 { 0 ""} 0 1702 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1657125874360 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "io_manager:in_out\|data_io\[3\]~4 " "Destination node io_manager:in_out\|data_io\[3\]~4" {  } { { "../CPU_Monociclo/src/io_manager.v" "" { Text "C:/Users/alu01/Desktop/cuatri/DDP/CPU_proyecto/CPU_Monociclo/src/io_manager.v" 17 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_manager:in_out|data_io[3]~4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/alu01/Desktop/cuatri/DDP/CPU_proyecto/CPU_Quartus_II/" { { 0 { 0 ""} 0 1704 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1657125874360 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "io_manager:in_out\|transceiver:transceiver2\|bidir\[4\]~28 " "Destination node io_manager:in_out\|transceiver:transceiver2\|bidir\[4\]~28" {  } { { "../CPU_Monociclo/src/components.v" "" { Text "C:/Users/alu01/Desktop/cuatri/DDP/CPU_proyecto/CPU_Monociclo/src/components.v" 93 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_manager:in_out|transceiver:transceiver2|bidir[4]~28 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/alu01/Desktop/cuatri/DDP/CPU_proyecto/CPU_Quartus_II/" { { 0 { 0 ""} 0 1731 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1657125874360 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "io_manager:in_out\|transceiver:transceiver2\|bidir\[5\]~30 " "Destination node io_manager:in_out\|transceiver:transceiver2\|bidir\[5\]~30" {  } { { "../CPU_Monociclo/src/components.v" "" { Text "C:/Users/alu01/Desktop/cuatri/DDP/CPU_proyecto/CPU_Monociclo/src/components.v" 93 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_manager:in_out|transceiver:transceiver2|bidir[5]~30 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/alu01/Desktop/cuatri/DDP/CPU_proyecto/CPU_Quartus_II/" { { 0 { 0 ""} 0 1735 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1657125874360 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "io_manager:in_out\|transceiver:transceiver2\|bidir\[6\]~32 " "Destination node io_manager:in_out\|transceiver:transceiver2\|bidir\[6\]~32" {  } { { "../CPU_Monociclo/src/components.v" "" { Text "C:/Users/alu01/Desktop/cuatri/DDP/CPU_proyecto/CPU_Monociclo/src/components.v" 93 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_manager:in_out|transceiver:transceiver2|bidir[6]~32 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/alu01/Desktop/cuatri/DDP/CPU_proyecto/CPU_Quartus_II/" { { 0 { 0 ""} 0 1739 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1657125874360 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "io_manager:in_out\|transceiver:transceiver2\|bidir\[7\]~34 " "Destination node io_manager:in_out\|transceiver:transceiver2\|bidir\[7\]~34" {  } { { "../CPU_Monociclo/src/components.v" "" { Text "C:/Users/alu01/Desktop/cuatri/DDP/CPU_proyecto/CPU_Monociclo/src/components.v" 93 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_manager:in_out|transceiver:transceiver2|bidir[7]~34 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/alu01/Desktop/cuatri/DDP/CPU_proyecto/CPU_Quartus_II/" { { 0 { 0 ""} 0 1743 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1657125874360 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "io_manager:in_out\|transceiver:transceiver2\|bidir\[8\]~36 " "Destination node io_manager:in_out\|transceiver:transceiver2\|bidir\[8\]~36" {  } { { "../CPU_Monociclo/src/components.v" "" { Text "C:/Users/alu01/Desktop/cuatri/DDP/CPU_proyecto/CPU_Monociclo/src/components.v" 93 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_manager:in_out|transceiver:transceiver2|bidir[8]~36 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/alu01/Desktop/cuatri/DDP/CPU_proyecto/CPU_Quartus_II/" { { 0 { 0 ""} 0 1745 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1657125874360 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1657125874360 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1657125874360 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reset } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "reset" } } } } { "../CPU_Monociclo/src/cpu_environment.v" "" { Text "C:/Users/alu01/Desktop/cuatri/DDP/CPU_proyecto/CPU_Monociclo/src/cpu_environment.v" 3 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/alu01/Desktop/cuatri/DDP/CPU_proyecto/CPU_Quartus_II/" { { 0 { 0 ""} 0 116 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1657125874360 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1657125874625 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1657125874627 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1657125874627 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1657125874629 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1657125874634 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1657125874636 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1657125874636 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1657125874638 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1657125874701 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1657125874703 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1657125874703 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "1 unused 3.3V 1 0 0 " "Number of I/O pins in group: 1 (unused VREF, 3.3V VCCIO, 1 input, 0 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1657125874716 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1657125874716 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1657125874716 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 2 39 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  39 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1657125874718 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 3 30 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 3 total pin(s) used --  30 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1657125874718 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 43 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1657125874718 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 1 39 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  39 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1657125874718 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 2 37 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  37 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1657125874718 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 3.3V 24 12 " "I/O bank number 6 does not use VREF pins and has 3.3V VCCIO pins. 24 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1657125874718 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 2 38 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  38 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1657125874718 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 3.3V 41 2 " "I/O bank number 8 does not use VREF pins and has 3.3V VCCIO pins. 41 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1657125874718 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1657125874718 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1657125874718 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1657125874766 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1657125876143 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1657125876689 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1657125876704 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1657125877309 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1657125877309 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1657125877551 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "9 X12_Y14 X24_Y27 " "Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X12_Y14 to location X24_Y27" {  } { { "loc" "" { Generic "C:/Users/alu01/Desktop/cuatri/DDP/CPU_proyecto/CPU_Quartus_II/" { { 1 { 0 "Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X12_Y14 to location X24_Y27"} { { 11 { 0 "Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X12_Y14 to location X24_Y27"} 12 14 13 14 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1657125879132 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1657125879132 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1657125879593 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1657125879596 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1657125879596 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1657125879596 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.81 " "Total time spent on timing analysis during the Fitter is 0.81 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1657125879641 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1657125879649 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "57 " "Found 57 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data\[0\] 0 " "Pin \"data\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1657125879689 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data\[1\] 0 " "Pin \"data\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1657125879689 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data\[2\] 0 " "Pin \"data\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1657125879689 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data\[3\] 0 " "Pin \"data\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1657125879689 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data\[4\] 0 " "Pin \"data\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1657125879689 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data\[5\] 0 " "Pin \"data\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1657125879689 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data\[6\] 0 " "Pin \"data\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1657125879689 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data\[7\] 0 " "Pin \"data\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1657125879689 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data\[8\] 0 " "Pin \"data\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1657125879689 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data\[9\] 0 " "Pin \"data\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1657125879689 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data\[10\] 0 " "Pin \"data\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1657125879689 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data\[11\] 0 " "Pin \"data\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1657125879689 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data\[12\] 0 " "Pin \"data\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1657125879689 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data\[13\] 0 " "Pin \"data\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1657125879689 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data\[14\] 0 " "Pin \"data\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1657125879689 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data\[15\] 0 " "Pin \"data\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1657125879689 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_r\[0\] 0 " "Pin \"led_r\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1657125879689 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_r\[1\] 0 " "Pin \"led_r\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1657125879689 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_r\[2\] 0 " "Pin \"led_r\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1657125879689 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_r\[3\] 0 " "Pin \"led_r\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1657125879689 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_r\[4\] 0 " "Pin \"led_r\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1657125879689 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_r\[5\] 0 " "Pin \"led_r\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1657125879689 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_r\[6\] 0 " "Pin \"led_r\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1657125879689 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_r\[7\] 0 " "Pin \"led_r\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1657125879689 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_r\[8\] 0 " "Pin \"led_r\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1657125879689 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_r\[9\] 0 " "Pin \"led_r\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1657125879689 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_g\[0\] 0 " "Pin \"led_g\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1657125879689 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_g\[1\] 0 " "Pin \"led_g\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1657125879689 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_g\[2\] 0 " "Pin \"led_g\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1657125879689 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_g\[3\] 0 " "Pin \"led_g\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1657125879689 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_g\[4\] 0 " "Pin \"led_g\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1657125879689 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_g\[5\] 0 " "Pin \"led_g\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1657125879689 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_g\[6\] 0 " "Pin \"led_g\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1657125879689 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_g\[7\] 0 " "Pin \"led_g\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1657125879689 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addresses\[0\] 0 " "Pin \"addresses\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1657125879689 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addresses\[1\] 0 " "Pin \"addresses\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1657125879689 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addresses\[2\] 0 " "Pin \"addresses\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1657125879689 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addresses\[3\] 0 " "Pin \"addresses\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1657125879689 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addresses\[4\] 0 " "Pin \"addresses\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1657125879689 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addresses\[5\] 0 " "Pin \"addresses\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1657125879689 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addresses\[6\] 0 " "Pin \"addresses\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1657125879689 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addresses\[7\] 0 " "Pin \"addresses\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1657125879689 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addresses\[8\] 0 " "Pin \"addresses\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1657125879689 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addresses\[9\] 0 " "Pin \"addresses\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1657125879689 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addresses\[10\] 0 " "Pin \"addresses\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1657125879689 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addresses\[11\] 0 " "Pin \"addresses\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1657125879689 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addresses\[12\] 0 " "Pin \"addresses\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1657125879689 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addresses\[13\] 0 " "Pin \"addresses\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1657125879689 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addresses\[14\] 0 " "Pin \"addresses\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1657125879689 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addresses\[15\] 0 " "Pin \"addresses\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1657125879689 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addresses\[16\] 0 " "Pin \"addresses\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1657125879689 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addresses\[17\] 0 " "Pin \"addresses\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1657125879689 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "control_mem\[0\] 0 " "Pin \"control_mem\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1657125879689 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "control_mem\[1\] 0 " "Pin \"control_mem\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1657125879689 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "control_mem\[2\] 0 " "Pin \"control_mem\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1657125879689 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "control_mem\[3\] 0 " "Pin \"control_mem\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1657125879689 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "control_mem\[4\] 0 " "Pin \"control_mem\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1657125879689 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1657125879689 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1657125880163 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1657125880249 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1657125880746 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1657125881029 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1657125881055 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1657125881152 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/alu01/Desktop/cuatri/DDP/CPU_proyecto/CPU_Quartus_II/output_files/cpu_environment.fit.smsg " "Generated suppressed messages file C:/Users/alu01/Desktop/cuatri/DDP/CPU_proyecto/CPU_Quartus_II/output_files/cpu_environment.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1657125881346 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4857 " "Peak virtual memory: 4857 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1657125881842 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 06 17:44:41 2022 " "Processing ended: Wed Jul 06 17:44:41 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1657125881842 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1657125881842 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1657125881842 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1657125881842 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1657125882957 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1657125882958 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 06 17:44:42 2022 " "Processing started: Wed Jul 06 17:44:42 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1657125882958 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1657125882958 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off CPU_Monociclo -c cpu_environment " "Command: quartus_asm --read_settings_files=off --write_settings_files=off CPU_Monociclo -c cpu_environment" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1657125882958 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1657125884004 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1657125884046 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4548 " "Peak virtual memory: 4548 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1657125884583 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 06 17:44:44 2022 " "Processing ended: Wed Jul 06 17:44:44 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1657125884583 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1657125884583 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1657125884583 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1657125884583 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1657125885226 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1657125885926 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1657125885927 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 06 17:44:45 2022 " "Processing started: Wed Jul 06 17:44:45 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1657125885927 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1657125885927 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta CPU_Monociclo -c cpu_environment " "Command: quartus_sta CPU_Monociclo -c cpu_environment" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1657125885927 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1657125886050 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1657125886310 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1657125886359 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1657125886359 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "4 " "TimeQuest Timing Analyzer is analyzing 4 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1657125886510 ""}
{ "Info" "ISTA_SDC_FOUND" "../CPU_Monociclo/src/cpu_environment.sdc " "Reading SDC File: '../CPU_Monociclo/src/cpu_environment.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1657125886538 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "cpu:cpumono\|dp:data_path\|interrupt_manager:IM\|register:Attention\|q\[0\] " "Node: cpu:cpumono\|dp:data_path\|interrupt_manager:IM\|register:Attention\|q\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1657125886554 "|cpu_environment|cpu:cpumono|dp:data_path|interrupt_manager:IM|register:Attention|q[0]"}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1657125886559 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1657125886572 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 17.209 " "Worst-case setup slack is 17.209" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1657125886605 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1657125886605 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.209         0.000 clk  " "   17.209         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1657125886605 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1657125886605 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.445 " "Worst-case hold slack is 0.445" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1657125886614 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1657125886614 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.445         0.000 clk  " "    0.445         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1657125886614 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1657125886614 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1657125886631 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1657125886636 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 18.271 " "Worst-case minimum pulse width slack is 18.271" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1657125886642 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1657125886642 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.271         0.000 clk  " "   18.271         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1657125886642 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1657125886642 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1657125886760 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1657125886761 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "cpu:cpumono\|dp:data_path\|interrupt_manager:IM\|register:Attention\|q\[0\] " "Node: cpu:cpumono\|dp:data_path\|interrupt_manager:IM\|register:Attention\|q\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1657125886828 "|cpu_environment|cpu:cpumono|dp:data_path|interrupt_manager:IM|register:Attention|q[0]"}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 32.455 " "Worst-case setup slack is 32.455" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1657125886842 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1657125886842 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   32.455         0.000 clk  " "   32.455         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1657125886842 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1657125886842 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1657125886851 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.158 " "Worst-case hold slack is -0.158" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1657125886858 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1657125886858 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.158        -0.158 clk  " "   -0.158        -0.158 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1657125886858 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1657125886858 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1657125886874 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1657125886897 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 18.708 " "Worst-case minimum pulse width slack is 18.708" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1657125887171 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1657125887171 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.708         0.000 clk  " "   18.708         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1657125887171 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1657125887171 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1657125887331 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1657125887407 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1657125887419 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4567 " "Peak virtual memory: 4567 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1657125887545 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 06 17:44:47 2022 " "Processing ended: Wed Jul 06 17:44:47 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1657125887545 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1657125887545 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1657125887545 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1657125887545 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1657125888574 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1657125888574 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 06 17:44:48 2022 " "Processing started: Wed Jul 06 17:44:48 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1657125888574 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1657125888574 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off CPU_Monociclo -c cpu_environment " "Command: quartus_eda --read_settings_files=off --write_settings_files=off CPU_Monociclo -c cpu_environment" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1657125888574 ""}
{ "Info" "IWSC_DONE_HDL_DUAL_SDO_GENERATION" "cpu_environment.vo\", \"cpu_environment_fast.vo cpu_environment_v.sdo cpu_environment_v_fast.sdo C:/Users/alu01/Desktop/cuatri/DDP/CPU_proyecto/CPU_Quartus_II/simulation/modelsim/ simulation " "Generated files \"cpu_environment.vo\", \"cpu_environment_fast.vo\", \"cpu_environment_v.sdo\" and \"cpu_environment_v_fast.sdo\" in directory \"C:/Users/alu01/Desktop/cuatri/DDP/CPU_proyecto/CPU_Quartus_II/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204026 "Generated files \"%1!s!\", \"%2!s!\" and \"%3!s!\" in directory \"%4!s!\" for EDA %5!s! tool" 0 0 "Quartus II" 0 -1 1657125890004 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4546 " "Peak virtual memory: 4546 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1657125890085 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 06 17:44:50 2022 " "Processing ended: Wed Jul 06 17:44:50 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1657125890085 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1657125890085 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1657125890085 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1657125890085 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 41 s " "Quartus II Full Compilation was successful. 0 errors, 41 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1657125890735 ""}
