# ğŸ•¸ï¸ SPIder Web Project - SPI Slave with Single Port RAMğŸ•·ï¸

## ğŸ“Œ Project Overview
Welcome to **SPIder Web Project** â€“ a digital design adventure that implements an **SPI Slave** integrated with **Single Port RAM** using **Verilog** and the **Vivado FPGA Flow**! ğŸš€

## ğŸ¯ Features
âœ”ï¸ SPI Slave communication for data transmission ğŸ“¡  
âœ”ï¸ Integrated **256-depth** Single-Port RAM ğŸ—„ï¸  
âœ”ï¸ FSM-based SPI communication ğŸ—ï¸  
âœ”ï¸ Supports Read/Write operations ğŸ“  
âœ”ï¸ Synthesis & implementation reports ğŸ“Š  
âœ”ï¸ Debugging using **ILA Core** ğŸ› ï¸

---

## ğŸ“‚ File Structure
| ğŸ“ <em>Directory</em> | ğŸ“œ <em>Description</em> |
|-------------|--------------|
| [`RAM Design Code`](./RAM.v) | Contains the implementation of **RAM** module |
| [`SPI Slave Design Code`](./SPI.v) | Implementation of **SPI Slave** logic |
| [`Main Module`](./Main_module.v) | Integrates SPI Slave & RAM ğŸ›ï¸ |
| [`Test Bench`](./Main_module_tb.sv) | Simulation scripts for verification ğŸ§ª |
| [`Constraints File`](Constraints_basys3.xdc) | Hardware constraints settings âš™ï¸ |
| [`Synthesis & Implementation`](./SPIder_Web_Project2.pdf) | FPGA synthesis & bitstream generation ğŸ­ |
| [`Debugging`](https://github.com/Ziad-1544/SPI_Slave_With_Single_Port_RAM/blob/master/Constraints_basys3.xdc#L23) | Debug core for signal monitoring ğŸ” |


---

## ğŸ› ï¸ Implementation Details
### ğŸ—ï¸ SPI Slave
The SPI Slave module receives **MOSI** signals, processes commands, and communicates with RAM. It supports the following operations:

| Command | Function |
|---------|---------|
| `00` | Write Address to RAM |
| `01` | Write Data to RAM |
| `10` | Read Address from RAM |
| `11` | Read Data from RAM |

### ğŸ“¦ RAM Module
- **Depth:** 256
- **Address Size:** 8 bits
- **Supports Read/Write using SPI commands**

### ğŸ” Debugging & Testing
- Testbench ensures proper functionality of SPI communication ğŸ§‘â€ğŸ”¬
- **Waveform analysis** validates data transfers ğŸ“Š

---

## ğŸš€ How to Use
1ï¸âƒ£ **Synthesize the design** using **Vivado** ğŸ› ï¸  
2ï¸âƒ£ **Program the FPGA** with the generated bitstream ğŸ’¾  
3ï¸âƒ£ **Run testbench** to validate functionality ğŸ”¬  
4ï¸âƒ£ **Analyze debugging signals** using ILA Core ğŸ”

---

## ğŸ¯ Conclusion
This project successfully demonstrates an SPI-based RAM interface using FPGA logic design. With structured FSM, efficient RAM access, and debugging capabilities, **SPIder Web Project** is a step towards mastering digital design! ğŸ†

ğŸ”¹ Happy Coding! ğŸ•·ï¸ğŸ¯

---

## ğŸ“œ License
This project is licensed under the **MIT License**. Feel free to use, modify, and distribute it with proper attribution. ğŸ“

## ğŸ‘¨â€ğŸ’» Digital Designers 

| ğŸ‘¨â€ğŸ’» Name | ğŸ“¸ Profile Picture |
|-----------|------------------|
| [Ziad Kassem](https://github.com/Ziad-1544) | <img src="https://github.com/Ziad-1544.png" width="150"> |
| [Bassel Mahmoud](https://github.com/basselmahmoud1) | <img src="https://github.com/basselmahmoud1.png" width="150"> |

ğŸ‘¨â€ğŸ« Under the supervision of **Eng. Kareem Wassem**

