(module 0508-8 (layer F.Cu) (tedit 60E1DF72)
  (descr "0508 4-element capacitor network (4x0402)")
  (tags "resistor array")
  (attr smd)
  (fp_text reference REF** (at 0 -2.6) (layer F.SilkS) hide
    (effects (font (size 1 1) (thickness 0.15)))
  )
  (fp_text value 0508-8 (at 0 2.6) (layer F.Fab) hide
    (effects (font (size 1 1) (thickness 0.15)))
  )
  (fp_line (start -0.65 1.05) (end -0.65 -1.05) (layer F.Fab) (width 0.1))
  (fp_line (start 0.65 1.05) (end -0.65 1.05) (layer F.Fab) (width 0.1))
  (fp_line (start 0.65 -1.05) (end 0.65 1.05) (layer F.Fab) (width 0.1))
  (fp_line (start -0.65 -1.05) (end 0.65 -1.05) (layer F.Fab) (width 0.1))
  (fp_line (start -1.25 -1.25) (end 1.25 -1.25) (layer F.SilkS) (width 0.15))
  (fp_line (start 1.25 -1.25) (end 1.25 1.25) (layer F.SilkS) (width 0.15))
  (fp_line (start 1.25 1.25) (end -1.25 1.25) (layer F.SilkS) (width 0.15))
  (fp_line (start -1.25 1.25) (end -1.25 -1.25) (layer F.SilkS) (width 0.15))
  (pad 5 smd rect (at 0.65 0.75) (size 0.5 0.45) (drill (offset 0.1 0.05)) (layers F.Cu F.Paste F.Mask))
  (pad 6 smd rect (at 0.65 0.25) (size 0.5 0.35) (drill (offset 0.1 0)) (layers F.Cu F.Paste F.Mask))
  (pad 7 smd rect (at 0.65 -0.25) (size 0.5 0.35) (drill (offset 0.1 0)) (layers F.Cu F.Paste F.Mask))
  (pad 8 smd rect (at 0.65 -0.75) (size 0.5 0.45) (drill (offset 0.1 -0.05)) (layers F.Cu F.Paste F.Mask))
  (pad 4 smd rect (at -0.65 0.75) (size 0.5 0.45) (drill (offset -0.1 0.05)) (layers F.Cu F.Paste F.Mask))
  (pad 1 smd rect (at -0.65 -0.75) (size 0.5 0.45) (drill (offset -0.1 -0.05)) (layers F.Cu F.Paste F.Mask))
  (pad 3 smd rect (at -0.65 0.25) (size 0.5 0.35) (drill (offset -0.1 0)) (layers F.Cu F.Paste F.Mask))
  (pad 2 smd rect (at -0.65 -0.25) (size 0.5 0.35) (drill (offset -0.1 0)) (layers F.Cu F.Paste F.Mask))
  (model ${KISYS3DMOD}/Resistor_SMD.3dshapes/R_Array_Concave_4x0402.step
    (at (xyz 0 0 0))
    (scale (xyz 1.6 1 1))
    (rotate (xyz 0 0 0))
  )
)
