#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Tue Apr 25 13:21:39 2023
# Process ID: 23276
# Current directory: E:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj
# Command line: vivado.exe -mode batch -notrace -source vivado_create_prj.tcl
# Log file: E:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado.log
# Journal file: E:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj\vivado.jou
#-----------------------------------------------------------
source vivado_create_prj.tcl -notrace
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'E:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/ipcore'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/vivado2019/Vivado/2019.1/data/ip'.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [BD_TCL-3] Currently there is no design <system_top> in project, so creating one...
Wrote  : <E:\Desktop\ingProject\Simulink_prj\RWR_to_zynq\channel_cordict_par_test_4_24\hdl_prj\vivado_ip_prj\vivado_prj.srcs\sources_1\bd\system_top\system_top.bd> 
INFO: [BD_TCL-4] Making design <system_top> as current_bd_design.
INFO: [BD_TCL-5] Currently the variable <design_name> is equal to "system_top".
INFO: [BD_TCL-6] Checking if the following IPs exist in the project's IP catalog:  
xilinx.com:ip:xlconstant:1.1 xilinx.com:ip:clk_wiz:6.0 xilinx.com:ip:xlconcat:2.1 xilinx.com:ip:proc_sys_reset:5.0 xilinx.com:ip:processing_system7:5.5  .
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
Wrote  : <E:\Desktop\ingProject\Simulink_prj\RWR_to_zynq\channel_cordict_par_test_4_24\hdl_prj\vivado_ip_prj\vivado_prj.srcs\sources_1\bd\system_top\system_top.bd> 
WARNING: [BD_TCL-1000] This Tcl script was generated from a block design that has not been validated. It is possible that design <system_top> may result in errors during validation.
Wrote  : <E:\Desktop\ingProject\Simulink_prj\RWR_to_zynq\channel_cordict_par_test_4_24\hdl_prj\vivado_ip_prj\vivado_prj.srcs\sources_1\bd\system_top\system_top.bd> 
INFO: [Common 17-206] Exiting Vivado at Tue Apr 25 13:22:02 2023...
