
../repos/coreutils/src/realpath:     file format elf32-littlearm


Disassembly of section .init:

00010c60 <.init>:
   10c60:	push	{r3, lr}
   10c64:	bl	1155c <strspn@plt+0x66c>
   10c68:	pop	{r3, pc}

Disassembly of section .plt:

00010c6c <calloc@plt-0x14>:
   10c6c:	push	{lr}		; (str lr, [sp, #-4]!)
   10c70:	ldr	lr, [pc, #4]	; 10c7c <calloc@plt-0x4>
   10c74:	add	lr, pc, lr
   10c78:	ldr	pc, [lr, #8]!
   10c7c:	andeq	r9, r1, r4, lsl #7

00010c80 <calloc@plt>:
   10c80:	add	ip, pc, #0, 12
   10c84:	add	ip, ip, #102400	; 0x19000
   10c88:	ldr	pc, [ip, #900]!	; 0x384

00010c8c <fputs_unlocked@plt>:
   10c8c:	add	ip, pc, #0, 12
   10c90:	add	ip, ip, #102400	; 0x19000
   10c94:	ldr	pc, [ip, #892]!	; 0x37c

00010c98 <raise@plt>:
   10c98:	add	ip, pc, #0, 12
   10c9c:	add	ip, ip, #102400	; 0x19000
   10ca0:	ldr	pc, [ip, #884]!	; 0x374

00010ca4 <strcmp@plt>:
   10ca4:	add	ip, pc, #0, 12
   10ca8:	add	ip, ip, #102400	; 0x19000
   10cac:	ldr	pc, [ip, #876]!	; 0x36c

00010cb0 <fflush@plt>:
   10cb0:	add	ip, pc, #0, 12
   10cb4:	add	ip, ip, #102400	; 0x19000
   10cb8:	ldr	pc, [ip, #868]!	; 0x364

00010cbc <memmove@plt>:
   10cbc:	add	ip, pc, #0, 12
   10cc0:	add	ip, ip, #102400	; 0x19000
   10cc4:	ldr	pc, [ip, #860]!	; 0x35c

00010cc8 <free@plt>:
   10cc8:	add	ip, pc, #0, 12
   10ccc:	add	ip, ip, #102400	; 0x19000
   10cd0:	ldr	pc, [ip, #852]!	; 0x354

00010cd4 <faccessat@plt>:
   10cd4:	add	ip, pc, #0, 12
   10cd8:	add	ip, ip, #102400	; 0x19000
   10cdc:	ldr	pc, [ip, #844]!	; 0x34c

00010ce0 <_exit@plt>:
   10ce0:	add	ip, pc, #0, 12
   10ce4:	add	ip, ip, #102400	; 0x19000
   10ce8:	ldr	pc, [ip, #836]!	; 0x344

00010cec <memcpy@plt>:
   10cec:	add	ip, pc, #0, 12
   10cf0:	add	ip, ip, #102400	; 0x19000
   10cf4:	ldr	pc, [ip, #828]!	; 0x33c

00010cf8 <mbsinit@plt>:
   10cf8:	add	ip, pc, #0, 12
   10cfc:	add	ip, ip, #102400	; 0x19000
   10d00:	ldr	pc, [ip, #820]!	; 0x334

00010d04 <fwrite_unlocked@plt>:
   10d04:	add	ip, pc, #0, 12
   10d08:	add	ip, ip, #102400	; 0x19000
   10d0c:	ldr	pc, [ip, #812]!	; 0x32c

00010d10 <memcmp@plt>:
   10d10:	add	ip, pc, #0, 12
   10d14:	add	ip, ip, #102400	; 0x19000
   10d18:	ldr	pc, [ip, #804]!	; 0x324

00010d1c <fputc_unlocked@plt>:
   10d1c:	add	ip, pc, #0, 12
   10d20:	add	ip, ip, #102400	; 0x19000
   10d24:	ldr	pc, [ip, #796]!	; 0x31c

00010d28 <dcgettext@plt>:
   10d28:	add	ip, pc, #0, 12
   10d2c:	add	ip, ip, #102400	; 0x19000
   10d30:	ldr	pc, [ip, #788]!	; 0x314

00010d34 <realloc@plt>:
   10d34:	add	ip, pc, #0, 12
   10d38:	add	ip, ip, #102400	; 0x19000
   10d3c:	ldr	pc, [ip, #780]!	; 0x30c

00010d40 <textdomain@plt>:
   10d40:	add	ip, pc, #0, 12
   10d44:	add	ip, ip, #102400	; 0x19000
   10d48:	ldr	pc, [ip, #772]!	; 0x304

00010d4c <rawmemchr@plt>:
   10d4c:	add	ip, pc, #0, 12
   10d50:	add	ip, ip, #102400	; 0x19000
   10d54:	ldr	pc, [ip, #764]!	; 0x2fc

00010d58 <iswprint@plt>:
   10d58:	add	ip, pc, #0, 12
   10d5c:	add	ip, ip, #102400	; 0x19000
   10d60:	ldr	pc, [ip, #756]!	; 0x2f4

00010d64 <readlink@plt>:
   10d64:	add	ip, pc, #0, 12
   10d68:	add	ip, ip, #102400	; 0x19000
   10d6c:	ldr	pc, [ip, #748]!	; 0x2ec

00010d70 <fwrite@plt>:
   10d70:	add	ip, pc, #0, 12
   10d74:	add	ip, ip, #102400	; 0x19000
   10d78:	ldr	pc, [ip, #740]!	; 0x2e4

00010d7c <lseek64@plt>:
   10d7c:	add	ip, pc, #0, 12
   10d80:	add	ip, ip, #102400	; 0x19000
   10d84:	ldr	pc, [ip, #732]!	; 0x2dc

00010d88 <__ctype_get_mb_cur_max@plt>:
   10d88:	add	ip, pc, #0, 12
   10d8c:	add	ip, ip, #102400	; 0x19000
   10d90:	ldr	pc, [ip, #724]!	; 0x2d4

00010d94 <__fpending@plt>:
   10d94:	add	ip, pc, #0, 12
   10d98:	add	ip, ip, #102400	; 0x19000
   10d9c:	ldr	pc, [ip, #716]!	; 0x2cc

00010da0 <mbrtowc@plt>:
   10da0:	add	ip, pc, #0, 12
   10da4:	add	ip, ip, #102400	; 0x19000
   10da8:	ldr	pc, [ip, #708]!	; 0x2c4

00010dac <error@plt>:
   10dac:	add	ip, pc, #0, 12
   10db0:	add	ip, ip, #102400	; 0x19000
   10db4:	ldr	pc, [ip, #700]!	; 0x2bc

00010db8 <malloc@plt>:
   10db8:	add	ip, pc, #0, 12
   10dbc:	add	ip, ip, #102400	; 0x19000
   10dc0:	ldr	pc, [ip, #692]!	; 0x2b4

00010dc4 <__libc_start_main@plt>:
   10dc4:	add	ip, pc, #0, 12
   10dc8:	add	ip, ip, #102400	; 0x19000
   10dcc:	ldr	pc, [ip, #684]!	; 0x2ac

00010dd0 <__freading@plt>:
   10dd0:	add	ip, pc, #0, 12
   10dd4:	add	ip, ip, #102400	; 0x19000
   10dd8:	ldr	pc, [ip, #676]!	; 0x2a4

00010ddc <__gmon_start__@plt>:
   10ddc:	add	ip, pc, #0, 12
   10de0:	add	ip, ip, #102400	; 0x19000
   10de4:	ldr	pc, [ip, #668]!	; 0x29c

00010de8 <mempcpy@plt>:
   10de8:	add	ip, pc, #0, 12
   10dec:	add	ip, ip, #102400	; 0x19000
   10df0:	ldr	pc, [ip, #660]!	; 0x294

00010df4 <getopt_long@plt>:
   10df4:	add	ip, pc, #0, 12
   10df8:	add	ip, ip, #102400	; 0x19000
   10dfc:	ldr	pc, [ip, #652]!	; 0x28c

00010e00 <__ctype_b_loc@plt>:
   10e00:	add	ip, pc, #0, 12
   10e04:	add	ip, ip, #102400	; 0x19000
   10e08:	ldr	pc, [ip, #644]!	; 0x284

00010e0c <getcwd@plt>:
   10e0c:	add	ip, pc, #0, 12
   10e10:	add	ip, ip, #102400	; 0x19000
   10e14:	ldr	pc, [ip, #636]!	; 0x27c

00010e18 <exit@plt>:
   10e18:	add	ip, pc, #0, 12
   10e1c:	add	ip, ip, #102400	; 0x19000
   10e20:	ldr	pc, [ip, #628]!	; 0x274

00010e24 <strlen@plt>:
   10e24:	add	ip, pc, #0, 12
   10e28:	add	ip, ip, #102400	; 0x19000
   10e2c:	ldr	pc, [ip, #620]!	; 0x26c

00010e30 <__errno_location@plt>:
   10e30:	add	ip, pc, #0, 12
   10e34:	add	ip, ip, #102400	; 0x19000
   10e38:	ldr	pc, [ip, #612]!	; 0x264

00010e3c <__cxa_atexit@plt>:
   10e3c:	add	ip, pc, #0, 12
   10e40:	add	ip, ip, #102400	; 0x19000
   10e44:	ldr	pc, [ip, #604]!	; 0x25c

00010e48 <memset@plt>:
   10e48:	add	ip, pc, #0, 12
   10e4c:	add	ip, ip, #102400	; 0x19000
   10e50:	ldr	pc, [ip, #596]!	; 0x254

00010e54 <__printf_chk@plt>:
   10e54:	add	ip, pc, #0, 12
   10e58:	add	ip, ip, #102400	; 0x19000
   10e5c:	ldr	pc, [ip, #588]!	; 0x24c

00010e60 <fileno@plt>:
   10e60:	add	ip, pc, #0, 12
   10e64:	add	ip, ip, #102400	; 0x19000
   10e68:	ldr	pc, [ip, #580]!	; 0x244

00010e6c <__fprintf_chk@plt>:
   10e6c:	add	ip, pc, #0, 12
   10e70:	add	ip, ip, #102400	; 0x19000
   10e74:	ldr	pc, [ip, #572]!	; 0x23c

00010e78 <fclose@plt>:
   10e78:	add	ip, pc, #0, 12
   10e7c:	add	ip, ip, #102400	; 0x19000
   10e80:	ldr	pc, [ip, #564]!	; 0x234

00010e84 <fseeko64@plt>:
   10e84:	add	ip, pc, #0, 12
   10e88:	add	ip, ip, #102400	; 0x19000
   10e8c:	ldr	pc, [ip, #556]!	; 0x22c

00010e90 <__overflow@plt>:
   10e90:	add	ip, pc, #0, 12
   10e94:	add	ip, ip, #102400	; 0x19000
   10e98:	ldr	pc, [ip, #548]!	; 0x224

00010e9c <setlocale@plt>:
   10e9c:	add	ip, pc, #0, 12
   10ea0:	add	ip, ip, #102400	; 0x19000
   10ea4:	ldr	pc, [ip, #540]!	; 0x21c

00010ea8 <strrchr@plt>:
   10ea8:	add	ip, pc, #0, 12
   10eac:	add	ip, ip, #102400	; 0x19000
   10eb0:	ldr	pc, [ip, #532]!	; 0x214

00010eb4 <nl_langinfo@plt>:
   10eb4:	add	ip, pc, #0, 12
   10eb8:	add	ip, ip, #102400	; 0x19000
   10ebc:	ldr	pc, [ip, #524]!	; 0x20c

00010ec0 <bindtextdomain@plt>:
   10ec0:	add	ip, pc, #0, 12
   10ec4:	add	ip, ip, #102400	; 0x19000
   10ec8:	ldr	pc, [ip, #516]!	; 0x204

00010ecc <__xstat64@plt>:
   10ecc:	add	ip, pc, #0, 12
   10ed0:	add	ip, ip, #102400	; 0x19000
   10ed4:	ldr	pc, [ip, #508]!	; 0x1fc

00010ed8 <strncmp@plt>:
   10ed8:	add	ip, pc, #0, 12
   10edc:	add	ip, ip, #102400	; 0x19000
   10ee0:	ldr	pc, [ip, #500]!	; 0x1f4

00010ee4 <abort@plt>:
   10ee4:	add	ip, pc, #0, 12
   10ee8:	add	ip, ip, #102400	; 0x19000
   10eec:	ldr	pc, [ip, #492]!	; 0x1ec

00010ef0 <strspn@plt>:
   10ef0:	add	ip, pc, #0, 12
   10ef4:	add	ip, ip, #102400	; 0x19000
   10ef8:	ldr	pc, [ip, #484]!	; 0x1e4

Disassembly of section .text:

00010f00 <.text>:
   10f00:	strd	r4, [sp, #-36]!	; 0xffffffdc
   10f04:	mov	r5, r1
   10f08:	mov	r4, #1
   10f0c:	strd	r6, [sp, #8]
   10f10:	mov	r6, r0
   10f14:	strd	r8, [sp, #16]
   10f18:	movw	r8, #38528	; 0x9680
   10f1c:	movt	r8, #1
   10f20:	strd	sl, [sp, #24]
   10f24:	mov	sl, #0
   10f28:	movw	fp, #41304	; 0xa158
   10f2c:	movt	fp, #2
   10f30:	str	lr, [sp, #32]
   10f34:	sub	sp, sp, #20
   10f38:	ldr	r0, [r1]
   10f3c:	str	sl, [sp, #12]
   10f40:	bl	13f34 <strspn@plt+0x3044>
   10f44:	movw	r1, #39004	; 0x985c
   10f48:	movt	r1, #1
   10f4c:	ldr	r9, [pc, #1480]	; 1151c <strspn@plt+0x62c>
   10f50:	mov	r0, #6
   10f54:	bl	10e9c <setlocale@plt>
   10f58:	movw	r1, #38504	; 0x9668
   10f5c:	movt	r1, #1
   10f60:	movw	r0, #38336	; 0x95c0
   10f64:	movt	r0, #1
   10f68:	bl	10ec0 <bindtextdomain@plt>
   10f6c:	movw	r0, #38336	; 0x95c0
   10f70:	movt	r0, #1
   10f74:	bl	10d40 <textdomain@plt>
   10f78:	movw	r0, #9492	; 0x2514
   10f7c:	movt	r0, #1
   10f80:	bl	190c0 <strspn@plt+0x81d0>
   10f84:	mov	r7, #0
   10f88:	mov	r3, r9
   10f8c:	mov	r2, r8
   10f90:	mov	r1, r5
   10f94:	mov	r0, r6
   10f98:	str	r7, [sp]
   10f9c:	bl	10df4 <getopt_long@plt>
   10fa0:	cmn	r0, #1
   10fa4:	beq	110d4 <strspn@plt+0x1e4>
   10fa8:	cmp	r0, #109	; 0x6d
   10fac:	beq	110ac <strspn@plt+0x1bc>
   10fb0:	ble	10fd8 <strspn@plt+0xe8>
   10fb4:	cmp	r0, #122	; 0x7a
   10fb8:	beq	110b8 <strspn@plt+0x1c8>
   10fbc:	bgt	1100c <strspn@plt+0x11c>
   10fc0:	cmp	r0, #113	; 0x71
   10fc4:	bne	10ff8 <strspn@plt+0x108>
   10fc8:	movw	r3, #41196	; 0xa0ec
   10fcc:	movt	r3, #2
   10fd0:	strb	r7, [r3]
   10fd4:	b	10f84 <strspn@plt+0x94>
   10fd8:	cmp	r0, #76	; 0x4c
   10fdc:	beq	110c4 <strspn@plt+0x1d4>
   10fe0:	ble	11038 <strspn@plt+0x148>
   10fe4:	cmp	r0, #80	; 0x50
   10fe8:	bne	11028 <strspn@plt+0x138>
   10fec:	bic	r4, r4, #4
   10ff0:	strb	r7, [fp]
   10ff4:	b	10f84 <strspn@plt+0x94>
   10ff8:	cmp	r0, #115	; 0x73
   10ffc:	bne	114d4 <strspn@plt+0x5e4>
   11000:	orr	r4, r4, #4
   11004:	strb	r7, [fp]
   11008:	b	10f84 <strspn@plt+0x94>
   1100c:	cmp	r0, #256	; 0x100
   11010:	bne	11080 <strspn@plt+0x190>
   11014:	movw	r3, #41296	; 0xa150
   11018:	movt	r3, #2
   1101c:	ldr	r3, [r3]
   11020:	str	r3, [sp, #12]
   11024:	b	10f84 <strspn@plt+0x94>
   11028:	cmp	r0, #101	; 0x65
   1102c:	bne	114d4 <strspn@plt+0x5e4>
   11030:	bic	r4, r4, #3
   11034:	b	10f84 <strspn@plt+0x94>
   11038:	cmn	r0, #3
   1103c:	bne	1109c <strspn@plt+0x1ac>
   11040:	movw	r2, #38536	; 0x9688
   11044:	movt	r2, #1
   11048:	movw	r3, #41200	; 0xa0f0
   1104c:	movt	r3, #2
   11050:	movw	r0, #41292	; 0xa14c
   11054:	movt	r0, #2
   11058:	stm	sp, {r2, r7}
   1105c:	movw	r1, #37372	; 0x91fc
   11060:	movt	r1, #1
   11064:	ldr	r0, [r0]
   11068:	movw	r2, #38332	; 0x95bc
   1106c:	movt	r2, #1
   11070:	ldr	r3, [r3]
   11074:	bl	18124 <strspn@plt+0x7234>
   11078:	mov	r0, r7
   1107c:	bl	10e18 <exit@plt>
   11080:	movw	r3, #257	; 0x101
   11084:	cmp	r0, r3
   11088:	bne	114d4 <strspn@plt+0x5e4>
   1108c:	movw	r3, #41296	; 0xa150
   11090:	movt	r3, #2
   11094:	ldr	sl, [r3]
   11098:	b	10f84 <strspn@plt+0x94>
   1109c:	cmn	r0, #2
   110a0:	bne	114d4 <strspn@plt+0x5e4>
   110a4:	mov	r0, r7
   110a8:	bl	11708 <strspn@plt+0x818>
   110ac:	bic	r4, r4, #3
   110b0:	orr	r4, r4, #2
   110b4:	b	10f84 <strspn@plt+0x94>
   110b8:	mov	r3, #1
   110bc:	strb	r3, [fp, #1]
   110c0:	b	10f84 <strspn@plt+0x94>
   110c4:	mov	r3, #1
   110c8:	orr	r4, r4, #4
   110cc:	strb	r3, [fp]
   110d0:	b	10f84 <strspn@plt+0x94>
   110d4:	movw	r9, #41280	; 0xa140
   110d8:	movt	r9, #2
   110dc:	ldr	r3, [r9]
   110e0:	cmp	r3, r6
   110e4:	bge	114b0 <strspn@plt+0x5c0>
   110e8:	ldr	r2, [sp, #12]
   110ec:	cmp	sl, #0
   110f0:	and	r7, r4, #3
   110f4:	clz	r3, r2
   110f8:	lsr	r3, r3, #5
   110fc:	moveq	r3, #0
   11100:	cmp	r3, #0
   11104:	bne	11328 <strspn@plt+0x438>
   11108:	cmp	r2, #0
   1110c:	bne	1132c <strspn@plt+0x43c>
   11110:	ldr	r3, [sp, #12]
   11114:	cmp	sl, r3
   11118:	beq	11450 <strspn@plt+0x560>
   1111c:	cmp	sl, #0
   11120:	beq	111b4 <strspn@plt+0x2c4>
   11124:	mov	r1, r4
   11128:	mov	r0, sl
   1112c:	bl	11610 <strspn@plt+0x720>
   11130:	subs	fp, r0, #0
   11134:	beq	114dc <strspn@plt+0x5ec>
   11138:	cmp	r7, #0
   1113c:	beq	1148c <strspn@plt+0x59c>
   11140:	movw	r8, #41304	; 0xa158
   11144:	movt	r8, #2
   11148:	ldrb	r3, [fp, #1]
   1114c:	ldr	r1, [r8, #4]
   11150:	cmp	r3, #0
   11154:	ldrb	r7, [r1, #1]
   11158:	beq	11480 <strspn@plt+0x590>
   1115c:	cmp	r3, #47	; 0x2f
   11160:	beq	11464 <strspn@plt+0x574>
   11164:	mov	r0, fp
   11168:	ldrb	r7, [r1, #1]!
   1116c:	ldrb	r2, [r0, #1]!
   11170:	clz	r3, r7
   11174:	lsr	r3, r3, #5
   11178:	cmp	r2, #0
   1117c:	beq	114a0 <strspn@plt+0x5b0>
   11180:	cmp	r2, r7
   11184:	orrne	r3, r3, #1
   11188:	cmp	r3, #0
   1118c:	beq	11168 <strspn@plt+0x278>
   11190:	mov	r7, #0
   11194:	cmp	r7, #0
   11198:	strne	fp, [r8, #8]
   1119c:	bne	111b4 <strspn@plt+0x2c4>
   111a0:	mov	r0, fp
   111a4:	bl	126ec <strspn@plt+0x17fc>
   111a8:	ldr	r3, [r8, #4]
   111ac:	str	r7, [r8, #4]
   111b0:	str	r3, [r8, #8]
   111b4:	ldr	r3, [r9]
   111b8:	cmp	r6, r3
   111bc:	movle	r3, #1
   111c0:	strle	r3, [sp, #12]
   111c4:	ble	113ec <strspn@plt+0x4fc>
   111c8:	mov	r2, #1
   111cc:	movw	r8, #41304	; 0xa158
   111d0:	movt	r8, #2
   111d4:	movw	fp, #41292	; 0xa14c
   111d8:	movt	fp, #2
   111dc:	str	r2, [sp, #12]
   111e0:	b	11218 <strspn@plt+0x328>
   111e4:	cmp	r0, #0
   111e8:	bne	11398 <strspn@plt+0x4a8>
   111ec:	movw	r3, #41196	; 0xa0ec
   111f0:	movt	r3, #2
   111f4:	ldrb	r3, [r3]
   111f8:	cmp	r3, #0
   111fc:	str	r3, [sp, #12]
   11200:	bne	11418 <strspn@plt+0x528>
   11204:	ldr	r3, [r9]
   11208:	add	r3, r3, #1
   1120c:	cmp	r3, r6
   11210:	str	r3, [r9]
   11214:	bge	113ec <strspn@plt+0x4fc>
   11218:	ldr	sl, [r5, r3, lsl #2]
   1121c:	mov	r1, r4
   11220:	mov	r0, sl
   11224:	bl	11d8c <strspn@plt+0xe9c>
   11228:	ldrb	r3, [r8]
   1122c:	mov	r7, r0
   11230:	cmp	r3, #0
   11234:	bne	111e4 <strspn@plt+0x2f4>
   11238:	cmp	r7, #0
   1123c:	beq	111ec <strspn@plt+0x2fc>
   11240:	ldr	r1, [r8, #4]
   11244:	cmp	r1, #0
   11248:	beq	112dc <strspn@plt+0x3ec>
   1124c:	ldr	r0, [r8, #8]
   11250:	cmp	r0, #0
   11254:	beq	112c4 <strspn@plt+0x3d4>
   11258:	ldrb	r3, [r0, #1]
   1125c:	cmp	r3, #0
   11260:	beq	11388 <strspn@plt+0x498>
   11264:	cmp	r3, #47	; 0x2f
   11268:	beq	113cc <strspn@plt+0x4dc>
   1126c:	ldrb	r2, [r7, #1]
   11270:	subs	r3, r3, r2
   11274:	movne	r3, #1
   11278:	cmp	r2, #0
   1127c:	moveq	r3, #1
   11280:	cmp	r3, #0
   11284:	addeq	r0, r0, #1
   11288:	addeq	ip, r7, #2
   1128c:	bne	112b8 <strspn@plt+0x3c8>
   11290:	ldrb	r2, [r0, #1]!
   11294:	cmp	r2, #0
   11298:	beq	113b4 <strspn@plt+0x4c4>
   1129c:	ldrb	lr, [ip], #1
   112a0:	clz	r3, lr
   112a4:	lsr	r3, r3, #5
   112a8:	cmp	r2, lr
   112ac:	orrne	r3, r3, #1
   112b0:	cmp	r3, #0
   112b4:	beq	11290 <strspn@plt+0x3a0>
   112b8:	mov	r3, #0
   112bc:	cmp	r3, #0
   112c0:	beq	112dc <strspn@plt+0x3ec>
   112c4:	mov	r3, #0
   112c8:	mov	r0, r7
   112cc:	mov	r2, r3
   112d0:	bl	11a3c <strspn@plt+0xb4c>
   112d4:	cmp	r0, #0
   112d8:	bne	112e8 <strspn@plt+0x3f8>
   112dc:	mov	r0, r7
   112e0:	ldr	r1, [fp]
   112e4:	bl	10c8c <fputs_unlocked@plt>
   112e8:	ldrb	r3, [r8, #1]
   112ec:	ldr	r0, [fp]
   112f0:	cmp	r3, #0
   112f4:	moveq	r2, #10
   112f8:	movne	r2, #0
   112fc:	ldr	r3, [r0, #20]
   11300:	mov	r1, r2
   11304:	ldr	ip, [r0, #24]
   11308:	cmp	r3, ip
   1130c:	addcc	r1, r3, #1
   11310:	strcc	r1, [r0, #20]
   11314:	strbcc	r2, [r3]
   11318:	bcs	11410 <strspn@plt+0x520>
   1131c:	mov	r0, r7
   11320:	bl	126ec <strspn@plt+0x17fc>
   11324:	b	11204 <strspn@plt+0x314>
   11328:	str	sl, [sp, #12]
   1132c:	mov	r1, r4
   11330:	ldr	r0, [sp, #12]
   11334:	movw	r8, #41304	; 0xa158
   11338:	movt	r8, #2
   1133c:	bl	11610 <strspn@plt+0x720>
   11340:	cmp	r0, #0
   11344:	mov	fp, r0
   11348:	str	r0, [r8, #4]
   1134c:	beq	1150c <strspn@plt+0x61c>
   11350:	cmp	r7, #0
   11354:	bne	11110 <strspn@plt+0x220>
   11358:	bl	11674 <strspn@plt+0x784>
   1135c:	cmp	r0, #0
   11360:	ldreq	r2, [sp, #12]
   11364:	bne	11110 <strspn@plt+0x220>
   11368:	mov	r1, #3
   1136c:	bl	170f8 <strspn@plt+0x6208>
   11370:	mov	r3, r0
   11374:	movw	r2, #38900	; 0x97f4
   11378:	movt	r2, #1
   1137c:	mov	r1, #20
   11380:	mov	r0, #1
   11384:	bl	10dac <error@plt>
   11388:	ldrb	r3, [r7, #1]
   1138c:	subs	r3, r3, #47	; 0x2f
   11390:	movne	r3, #1
   11394:	b	112bc <strspn@plt+0x3cc>
   11398:	bic	r1, r4, #4
   1139c:	bl	11d8c <strspn@plt+0xe9c>
   113a0:	mov	r3, r0
   113a4:	mov	r0, r7
   113a8:	mov	r7, r3
   113ac:	bl	126ec <strspn@plt+0x17fc>
   113b0:	b	11238 <strspn@plt+0x348>
   113b4:	ldrb	r3, [ip]
   113b8:	cmp	r3, #0
   113bc:	cmpne	r3, #47	; 0x2f
   113c0:	moveq	r3, #1
   113c4:	movne	r3, #0
   113c8:	b	112bc <strspn@plt+0x3cc>
   113cc:	ldrb	r2, [r0, #2]
   113d0:	cmp	r2, #0
   113d4:	bne	1126c <strspn@plt+0x37c>
   113d8:	ldrb	r3, [r7, #1]
   113dc:	sub	r3, r3, #47	; 0x2f
   113e0:	clz	r3, r3
   113e4:	lsr	r3, r3, #5
   113e8:	b	112bc <strspn@plt+0x3cc>
   113ec:	ldr	r3, [sp, #12]
   113f0:	eor	r0, r3, #1
   113f4:	add	sp, sp, #20
   113f8:	ldrd	r4, [sp]
   113fc:	ldrd	r6, [sp, #8]
   11400:	ldrd	r8, [sp, #16]
   11404:	ldrd	sl, [sp, #24]
   11408:	add	sp, sp, #32
   1140c:	pop	{pc}		; (ldr pc, [sp], #4)
   11410:	bl	10e90 <__overflow@plt>
   11414:	b	1131c <strspn@plt+0x42c>
   11418:	bl	10e30 <__errno_location@plt>
   1141c:	ldr	r7, [r0]
   11420:	mov	r0, #0
   11424:	mov	r2, sl
   11428:	mov	r1, #3
   1142c:	str	r0, [sp, #12]
   11430:	bl	170f8 <strspn@plt+0x6208>
   11434:	mov	r3, r0
   11438:	movw	r2, #38900	; 0x97f4
   1143c:	movt	r2, #1
   11440:	mov	r0, #0
   11444:	mov	r1, r7
   11448:	bl	10dac <error@plt>
   1144c:	b	11204 <strspn@plt+0x314>
   11450:	movw	r8, #41304	; 0xa158
   11454:	movt	r8, #2
   11458:	ldr	r3, [r8, #4]
   1145c:	str	r3, [r8, #8]
   11460:	b	111b4 <strspn@plt+0x2c4>
   11464:	ldrb	r3, [fp, #2]
   11468:	cmp	r3, #0
   1146c:	bne	11164 <strspn@plt+0x274>
   11470:	sub	r7, r7, #47	; 0x2f
   11474:	clz	r7, r7
   11478:	lsr	r7, r7, #5
   1147c:	b	11194 <strspn@plt+0x2a4>
   11480:	subs	r7, r7, #47	; 0x2f
   11484:	movne	r7, #1
   11488:	b	11194 <strspn@plt+0x2a4>
   1148c:	bl	11674 <strspn@plt+0x784>
   11490:	cmp	r0, #0
   11494:	bne	11140 <strspn@plt+0x250>
   11498:	mov	r2, sl
   1149c:	b	11368 <strspn@plt+0x478>
   114a0:	cmp	r7, #47	; 0x2f
   114a4:	movne	r7, r3
   114a8:	orreq	r7, r3, #1
   114ac:	b	11194 <strspn@plt+0x2a4>
   114b0:	mov	r2, #5
   114b4:	movw	r1, #38552	; 0x9698
   114b8:	movt	r1, #1
   114bc:	mov	r0, r7
   114c0:	bl	10d28 <dcgettext@plt>
   114c4:	mov	r2, r0
   114c8:	mov	r1, r7
   114cc:	mov	r0, r7
   114d0:	bl	10dac <error@plt>
   114d4:	mov	r0, #1
   114d8:	bl	11708 <strspn@plt+0x818>
   114dc:	bl	10e30 <__errno_location@plt>
   114e0:	ldr	r4, [r0]
   114e4:	mov	r2, sl
   114e8:	mov	r1, #3
   114ec:	mov	r0, fp
   114f0:	bl	170f8 <strspn@plt+0x6208>
   114f4:	mov	r3, r0
   114f8:	movw	r2, #38900	; 0x97f4
   114fc:	movt	r2, #1
   11500:	mov	r0, #1
   11504:	mov	r1, r4
   11508:	bl	10dac <error@plt>
   1150c:	bl	10e30 <__errno_location@plt>
   11510:	ldr	r4, [r0]
   11514:	ldr	r2, [sp, #12]
   11518:	b	114e8 <strspn@plt+0x5f8>
   1151c:	andeq	r9, r1, ip, lsl r1
   11520:	mov	fp, #0
   11524:	mov	lr, #0
   11528:	pop	{r1}		; (ldr r1, [sp], #4)
   1152c:	mov	r2, sp
   11530:	push	{r2}		; (str r2, [sp, #-4]!)
   11534:	push	{r0}		; (str r0, [sp, #-4]!)
   11538:	ldr	ip, [pc, #16]	; 11550 <strspn@plt+0x660>
   1153c:	push	{ip}		; (str ip, [sp, #-4]!)
   11540:	ldr	r0, [pc, #12]	; 11554 <strspn@plt+0x664>
   11544:	ldr	r3, [pc, #12]	; 11558 <strspn@plt+0x668>
   11548:	bl	10dc4 <__libc_start_main@plt>
   1154c:	bl	10ee4 <abort@plt>
   11550:	strheq	r9, [r1], -ip
   11554:	andeq	r0, r1, r0, lsl #30
   11558:	andeq	r9, r1, ip, asr r0
   1155c:	ldr	r3, [pc, #20]	; 11578 <strspn@plt+0x688>
   11560:	ldr	r2, [pc, #20]	; 1157c <strspn@plt+0x68c>
   11564:	add	r3, pc, r3
   11568:	ldr	r2, [r3, r2]
   1156c:	cmp	r2, #0
   11570:	bxeq	lr
   11574:	b	10ddc <__gmon_start__@plt>
   11578:	muleq	r1, r4, sl
   1157c:	andeq	r0, r0, r0, ror #1
   11580:	ldr	r0, [pc, #24]	; 115a0 <strspn@plt+0x6b0>
   11584:	ldr	r3, [pc, #24]	; 115a4 <strspn@plt+0x6b4>
   11588:	cmp	r3, r0
   1158c:	bxeq	lr
   11590:	ldr	r3, [pc, #16]	; 115a8 <strspn@plt+0x6b8>
   11594:	cmp	r3, #0
   11598:	bxeq	lr
   1159c:	bx	r3
   115a0:	andeq	sl, r2, r8, lsr r1
   115a4:	andeq	sl, r2, r8, lsr r1
   115a8:	andeq	r0, r0, r0
   115ac:	ldr	r0, [pc, #36]	; 115d8 <strspn@plt+0x6e8>
   115b0:	ldr	r1, [pc, #36]	; 115dc <strspn@plt+0x6ec>
   115b4:	sub	r1, r1, r0
   115b8:	asr	r1, r1, #2
   115bc:	add	r1, r1, r1, lsr #31
   115c0:	asrs	r1, r1, #1
   115c4:	bxeq	lr
   115c8:	ldr	r3, [pc, #16]	; 115e0 <strspn@plt+0x6f0>
   115cc:	cmp	r3, #0
   115d0:	bxeq	lr
   115d4:	bx	r3
   115d8:	andeq	sl, r2, r8, lsr r1
   115dc:	andeq	sl, r2, r8, lsr r1
   115e0:	andeq	r0, r0, r0
   115e4:	push	{r4, lr}
   115e8:	ldr	r4, [pc, #24]	; 11608 <strspn@plt+0x718>
   115ec:	ldrb	r3, [r4]
   115f0:	cmp	r3, #0
   115f4:	popne	{r4, pc}
   115f8:	bl	11580 <strspn@plt+0x690>
   115fc:	mov	r3, #1
   11600:	strb	r3, [r4]
   11604:	pop	{r4, pc}
   11608:	andeq	sl, r2, r4, asr r1
   1160c:	b	115ac <strspn@plt+0x6bc>
   11610:	strd	r4, [sp, #-16]!
   11614:	mov	r5, r1
   11618:	str	r6, [sp, #8]
   1161c:	str	lr, [sp, #12]
   11620:	bl	11d8c <strspn@plt+0xe9c>
   11624:	movw	r3, #41304	; 0xa158
   11628:	movt	r3, #2
   1162c:	ldrb	r3, [r3]
   11630:	mov	r4, r0
   11634:	cmp	r3, #0
   11638:	beq	11644 <strspn@plt+0x754>
   1163c:	cmp	r0, #0
   11640:	bne	11658 <strspn@plt+0x768>
   11644:	mov	r0, r4
   11648:	ldrd	r4, [sp]
   1164c:	ldr	r6, [sp, #8]
   11650:	add	sp, sp, #12
   11654:	pop	{pc}		; (ldr pc, [sp], #4)
   11658:	bic	r1, r5, #4
   1165c:	bl	11d8c <strspn@plt+0xe9c>
   11660:	mov	r3, r0
   11664:	mov	r0, r4
   11668:	mov	r4, r3
   1166c:	bl	126ec <strspn@plt+0x17fc>
   11670:	b	11644 <strspn@plt+0x754>
   11674:	strd	r4, [sp, #-16]!
   11678:	mov	r1, r0
   1167c:	mov	r4, r0
   11680:	str	r6, [sp, #8]
   11684:	mov	r0, #3
   11688:	str	lr, [sp, #12]
   1168c:	sub	sp, sp, #104	; 0x68
   11690:	mov	r2, sp
   11694:	bl	10ecc <__xstat64@plt>
   11698:	cmp	r0, #0
   1169c:	bne	116c8 <strspn@plt+0x7d8>
   116a0:	ldr	r0, [sp, #16]
   116a4:	and	r0, r0, #61440	; 0xf000
   116a8:	sub	r0, r0, #16384	; 0x4000
   116ac:	clz	r0, r0
   116b0:	lsr	r0, r0, #5
   116b4:	add	sp, sp, #104	; 0x68
   116b8:	ldrd	r4, [sp]
   116bc:	ldr	r6, [sp, #8]
   116c0:	add	sp, sp, #12
   116c4:	pop	{pc}		; (ldr pc, [sp], #4)
   116c8:	bl	10e30 <__errno_location@plt>
   116cc:	ldr	r5, [r0]
   116d0:	mov	r2, #5
   116d4:	movw	r1, #37356	; 0x91ec
   116d8:	movt	r1, #1
   116dc:	mov	r0, #0
   116e0:	bl	10d28 <dcgettext@plt>
   116e4:	mov	r6, r0
   116e8:	mov	r1, r4
   116ec:	mov	r0, #4
   116f0:	bl	16578 <strspn@plt+0x5688>
   116f4:	mov	r3, r0
   116f8:	mov	r2, r6
   116fc:	mov	r1, r5
   11700:	mov	r0, #1
   11704:	bl	10dac <error@plt>
   11708:	subs	r6, r0, #0
   1170c:	str	r7, [sp, #-8]!
   11710:	str	lr, [sp, #4]
   11714:	sub	sp, sp, #56	; 0x38
   11718:	beq	11760 <strspn@plt+0x870>
   1171c:	movw	r3, #41288	; 0xa148
   11720:	movt	r3, #2
   11724:	ldr	r4, [r3]
   11728:	mov	r2, #5
   1172c:	movw	r1, #37384	; 0x9208
   11730:	movt	r1, #1
   11734:	mov	r0, #0
   11738:	bl	10d28 <dcgettext@plt>
   1173c:	movw	r3, #41324	; 0xa16c
   11740:	movt	r3, #2
   11744:	mov	r2, r0
   11748:	mov	r1, #1
   1174c:	ldr	r3, [r3]
   11750:	mov	r0, r4
   11754:	bl	10e6c <__fprintf_chk@plt>
   11758:	mov	r0, r6
   1175c:	bl	10e18 <exit@plt>
   11760:	mov	r2, #5
   11764:	movw	r1, #37424	; 0x9230
   11768:	movt	r1, #1
   1176c:	movw	r7, #41292	; 0xa14c
   11770:	movt	r7, #2
   11774:	bl	10d28 <dcgettext@plt>
   11778:	movw	r3, #41324	; 0xa16c
   1177c:	movt	r3, #2
   11780:	mov	r1, r0
   11784:	mov	r0, #1
   11788:	ldr	r2, [r3]
   1178c:	bl	10e54 <__printf_chk@plt>
   11790:	mov	r2, #5
   11794:	movw	r1, #37456	; 0x9250
   11798:	movt	r1, #1
   1179c:	mov	r0, r6
   117a0:	bl	10d28 <dcgettext@plt>
   117a4:	ldr	r1, [r7]
   117a8:	bl	10c8c <fputs_unlocked@plt>
   117ac:	mov	r2, #5
   117b0:	movw	r1, #37536	; 0x92a0
   117b4:	movt	r1, #1
   117b8:	mov	r0, r6
   117bc:	bl	10d28 <dcgettext@plt>
   117c0:	ldr	r1, [r7]
   117c4:	bl	10c8c <fputs_unlocked@plt>
   117c8:	mov	r2, #5
   117cc:	movw	r1, #38164	; 0x9514
   117d0:	movt	r1, #1
   117d4:	mov	r0, r6
   117d8:	bl	10d28 <dcgettext@plt>
   117dc:	ldr	r1, [r7]
   117e0:	bl	10c8c <fputs_unlocked@plt>
   117e4:	mov	r2, #5
   117e8:	movw	r1, #38212	; 0x9544
   117ec:	movt	r1, #1
   117f0:	mov	r0, r6
   117f4:	bl	10d28 <dcgettext@plt>
   117f8:	ldr	r1, [r7]
   117fc:	bl	10c8c <fputs_unlocked@plt>
   11800:	movw	lr, #37092	; 0x90e4
   11804:	movt	lr, #1
   11808:	ldr	ip, [lr]
   1180c:	ldr	r4, [lr, #4]
   11810:	ldrd	r8, [lr, #8]
   11814:	subs	r1, ip, #0
   11818:	str	ip, [sp]
   1181c:	ldrd	r2, [lr, #16]
   11820:	str	r4, [sp, #4]
   11824:	ldrd	r4, [lr, #24]
   11828:	strd	r8, [sp, #8]
   1182c:	ldrd	r8, [lr, #32]
   11830:	strd	r2, [sp, #16]
   11834:	ldrd	r2, [lr, #40]	; 0x28
   11838:	strd	r4, [sp, #24]
   1183c:	ldrd	r4, [lr, #48]	; 0x30
   11840:	strd	r8, [sp, #32]
   11844:	strd	r2, [sp, #40]	; 0x28
   11848:	strd	r4, [sp, #48]	; 0x30
   1184c:	movwne	r5, #37372	; 0x91fc
   11850:	mov	r4, sp
   11854:	movtne	r5, #1
   11858:	bne	11950 <strspn@plt+0xa60>
   1185c:	ldr	r4, [r4, #4]
   11860:	movw	r1, #38268	; 0x957c
   11864:	movt	r1, #1
   11868:	mov	r2, #5
   1186c:	cmp	r4, #0
   11870:	beq	11964 <strspn@plt+0xa74>
   11874:	mov	r0, #0
   11878:	bl	10d28 <dcgettext@plt>
   1187c:	mov	r1, r0
   11880:	movw	r3, #38292	; 0x9594
   11884:	movt	r3, #1
   11888:	movw	r2, #38332	; 0x95bc
   1188c:	movt	r2, #1
   11890:	mov	r0, #1
   11894:	bl	10e54 <__printf_chk@plt>
   11898:	mov	r1, #0
   1189c:	mov	r0, #5
   118a0:	bl	10e9c <setlocale@plt>
   118a4:	cmp	r0, #0
   118a8:	movweq	r5, #37372	; 0x91fc
   118ac:	movteq	r5, #1
   118b0:	beq	118d4 <strspn@plt+0x9e4>
   118b4:	movw	r1, #38348	; 0x95cc
   118b8:	movt	r1, #1
   118bc:	mov	r2, #3
   118c0:	movw	r5, #37372	; 0x91fc
   118c4:	movt	r5, #1
   118c8:	bl	10ed8 <strncmp@plt>
   118cc:	cmp	r0, #0
   118d0:	bne	11a1c <strspn@plt+0xb2c>
   118d4:	mov	r2, #5
   118d8:	movw	r1, #38424	; 0x9618
   118dc:	movt	r1, #1
   118e0:	mov	r0, #0
   118e4:	bl	10d28 <dcgettext@plt>
   118e8:	mov	r1, r0
   118ec:	movw	r3, #37372	; 0x91fc
   118f0:	movt	r3, #1
   118f4:	movw	r2, #38292	; 0x9594
   118f8:	movt	r2, #1
   118fc:	mov	r0, #1
   11900:	bl	10e54 <__printf_chk@plt>
   11904:	mov	r2, #5
   11908:	movw	r1, #38452	; 0x9634
   1190c:	movt	r1, #1
   11910:	mov	r0, #0
   11914:	bl	10d28 <dcgettext@plt>
   11918:	movw	r2, #38576	; 0x96b0
   1191c:	movt	r2, #1
   11920:	cmp	r4, r5
   11924:	movw	r3, #39004	; 0x985c
   11928:	movt	r3, #1
   1192c:	mov	r1, r0
   11930:	moveq	r3, r2
   11934:	mov	r2, r4
   11938:	mov	r0, #1
   1193c:	bl	10e54 <__printf_chk@plt>
   11940:	b	11758 <strspn@plt+0x868>
   11944:	ldr	r1, [r4, #8]!
   11948:	cmp	r1, #0
   1194c:	beq	1185c <strspn@plt+0x96c>
   11950:	mov	r0, r5
   11954:	bl	10ca4 <strcmp@plt>
   11958:	cmp	r0, #0
   1195c:	bne	11944 <strspn@plt+0xa54>
   11960:	b	1185c <strspn@plt+0x96c>
   11964:	mov	r0, r4
   11968:	bl	10d28 <dcgettext@plt>
   1196c:	mov	r1, r0
   11970:	movw	r3, #38292	; 0x9594
   11974:	movt	r3, #1
   11978:	movw	r2, #38332	; 0x95bc
   1197c:	movt	r2, #1
   11980:	mov	r0, #1
   11984:	bl	10e54 <__printf_chk@plt>
   11988:	mov	r1, r4
   1198c:	mov	r0, #5
   11990:	bl	10e9c <setlocale@plt>
   11994:	cmp	r0, #0
   11998:	beq	119b4 <strspn@plt+0xac4>
   1199c:	movw	r1, #38348	; 0x95cc
   119a0:	movt	r1, #1
   119a4:	mov	r2, #3
   119a8:	bl	10ed8 <strncmp@plt>
   119ac:	cmp	r0, #0
   119b0:	bne	11a10 <strspn@plt+0xb20>
   119b4:	mov	r2, #5
   119b8:	movw	r1, #38424	; 0x9618
   119bc:	movt	r1, #1
   119c0:	mov	r0, #0
   119c4:	bl	10d28 <dcgettext@plt>
   119c8:	mov	r1, r0
   119cc:	movw	r3, #37372	; 0x91fc
   119d0:	movt	r3, #1
   119d4:	movw	r2, #38292	; 0x9594
   119d8:	movt	r2, #1
   119dc:	mov	r0, #1
   119e0:	bl	10e54 <__printf_chk@plt>
   119e4:	movw	r1, #38452	; 0x9634
   119e8:	movt	r1, #1
   119ec:	mov	r2, #5
   119f0:	mov	r0, #0
   119f4:	bl	10d28 <dcgettext@plt>
   119f8:	movw	r4, #37372	; 0x91fc
   119fc:	movt	r4, #1
   11a00:	movw	r3, #38576	; 0x96b0
   11a04:	movt	r3, #1
   11a08:	mov	r1, r0
   11a0c:	b	11934 <strspn@plt+0xa44>
   11a10:	movw	r5, #37372	; 0x91fc
   11a14:	movt	r5, #1
   11a18:	mov	r4, r5
   11a1c:	mov	r2, #5
   11a20:	movw	r1, #38352	; 0x95d0
   11a24:	movt	r1, #1
   11a28:	mov	r0, #0
   11a2c:	bl	10d28 <dcgettext@plt>
   11a30:	ldr	r1, [r7]
   11a34:	bl	10c8c <fputs_unlocked@plt>
   11a38:	b	118d4 <strspn@plt+0x9e4>
   11a3c:	strd	r4, [sp, #-36]!	; 0xffffffdc
   11a40:	strd	r6, [sp, #8]
   11a44:	mov	r7, r3
   11a48:	mov	r6, r2
   11a4c:	strd	r8, [sp, #16]
   11a50:	strd	sl, [sp, #24]
   11a54:	str	lr, [sp, #32]
   11a58:	sub	sp, sp, #4
   11a5c:	ldrb	ip, [r0, #1]
   11a60:	ldrb	r3, [r1, #1]
   11a64:	sub	r2, ip, #47	; 0x2f
   11a68:	clz	r2, r2
   11a6c:	sub	r3, r3, #47	; 0x2f
   11a70:	lsr	r2, r2, #5
   11a74:	clz	r3, r3
   11a78:	lsr	r3, r3, #5
   11a7c:	cmp	r3, r2
   11a80:	bne	11b9c <strspn@plt+0xcac>
   11a84:	ldrb	r2, [r0]
   11a88:	ldrb	r3, [r1]
   11a8c:	clz	r5, r2
   11a90:	lsr	r5, r5, #5
   11a94:	cmp	r3, #0
   11a98:	beq	11b9c <strspn@plt+0xcac>
   11a9c:	cmp	r3, r2
   11aa0:	orrne	r5, r5, #1
   11aa4:	cmp	r5, #0
   11aa8:	bne	11b9c <strspn@plt+0xcac>
   11aac:	add	r9, r0, #1
   11ab0:	mov	lr, r1
   11ab4:	mov	r8, r5
   11ab8:	rsb	sl, r1, #1
   11abc:	b	11ac4 <strspn@plt+0xbd4>
   11ac0:	ldrb	ip, [r9, #1]!
   11ac4:	cmp	r3, #47	; 0x2f
   11ac8:	add	r4, lr, sl
   11acc:	ldrb	r3, [lr, #1]!
   11ad0:	clz	r2, ip
   11ad4:	moveq	r8, r4
   11ad8:	lsr	r2, r2, #5
   11adc:	cmp	r3, #0
   11ae0:	beq	11bc0 <strspn@plt+0xcd0>
   11ae4:	cmp	r3, ip
   11ae8:	moveq	ip, r2
   11aec:	orrne	ip, r2, #1
   11af0:	cmp	ip, #0
   11af4:	beq	11ac0 <strspn@plt+0xbd0>
   11af8:	cmp	r3, #47	; 0x2f
   11afc:	movne	r3, #0
   11b00:	andeq	r3, r2, #1
   11b04:	cmp	r3, #0
   11b08:	moveq	r4, r8
   11b0c:	cmp	r4, #0
   11b10:	beq	11ba0 <strspn@plt+0xcb0>
   11b14:	ldrb	r3, [r1, r4]
   11b18:	add	r8, r0, r4
   11b1c:	add	r4, r1, r4
   11b20:	ldrb	r2, [r8]
   11b24:	cmp	r3, #47	; 0x2f
   11b28:	ldrbeq	r3, [r4, #1]
   11b2c:	addeq	r4, r4, #1
   11b30:	cmp	r2, #47	; 0x2f
   11b34:	addeq	r8, r8, #1
   11b38:	cmp	r3, #0
   11b3c:	bne	11bd8 <strspn@plt+0xce8>
   11b40:	ldrb	r2, [r8]
   11b44:	movw	r3, #38824	; 0x97a8
   11b48:	movt	r3, #1
   11b4c:	cmp	r2, #0
   11b50:	moveq	r8, r3
   11b54:	cmp	r6, #0
   11b58:	beq	11ca0 <strspn@plt+0xdb0>
   11b5c:	mov	r0, r8
   11b60:	bl	10e24 <strlen@plt>
   11b64:	cmp	r0, r7
   11b68:	bcc	11c88 <strspn@plt+0xd98>
   11b6c:	mov	r2, #5
   11b70:	movw	r1, #38840	; 0x97b8
   11b74:	movt	r1, #1
   11b78:	mov	r0, #0
   11b7c:	bl	10d28 <dcgettext@plt>
   11b80:	mov	r3, r0
   11b84:	movw	r2, #38900	; 0x97f4
   11b88:	movt	r2, #1
   11b8c:	mov	r1, #36	; 0x24
   11b90:	mov	r0, #0
   11b94:	bl	10dac <error@plt>
   11b98:	b	11ba0 <strspn@plt+0xcb0>
   11b9c:	mov	r5, #0
   11ba0:	mov	r0, r5
   11ba4:	add	sp, sp, #4
   11ba8:	ldrd	r4, [sp]
   11bac:	ldrd	r6, [sp, #8]
   11bb0:	ldrd	r8, [sp, #16]
   11bb4:	ldrd	sl, [sp, #24]
   11bb8:	add	sp, sp, #32
   11bbc:	pop	{pc}		; (ldr pc, [sp], #4)
   11bc0:	cmp	ip, #47	; 0x2f
   11bc4:	movne	ip, r2
   11bc8:	orreq	ip, r2, #1
   11bcc:	cmp	ip, #0
   11bd0:	moveq	r4, r8
   11bd4:	b	11b0c <strspn@plt+0xc1c>
   11bd8:	cmp	r6, #0
   11bdc:	beq	11d1c <strspn@plt+0xe2c>
   11be0:	cmp	r7, #2
   11be4:	movls	fp, #1
   11be8:	bls	11c18 <strspn@plt+0xd28>
   11bec:	movw	r3, #38828	; 0x97ac
   11bf0:	movt	r3, #1
   11bf4:	ldrh	r2, [r3]
   11bf8:	sub	r7, r7, #2
   11bfc:	ldrb	r3, [r3, #2]
   11c00:	strh	r2, [r6]
   11c04:	strb	r3, [r6, #2]!
   11c08:	ldrb	r3, [r4]
   11c0c:	cmp	r3, #0
   11c10:	movne	fp, #0
   11c14:	beq	11cbc <strspn@plt+0xdcc>
   11c18:	movw	sl, #41292	; 0xa14c
   11c1c:	movt	sl, #2
   11c20:	movw	r9, #38832	; 0x97b0
   11c24:	movt	r9, #1
   11c28:	b	11c38 <strspn@plt+0xd48>
   11c2c:	ldrb	r3, [r4, #1]!
   11c30:	cmp	r3, #0
   11c34:	beq	11c6c <strspn@plt+0xd7c>
   11c38:	cmp	r3, #47	; 0x2f
   11c3c:	bne	11c2c <strspn@plt+0xd3c>
   11c40:	cmp	r6, #0
   11c44:	beq	11d04 <strspn@plt+0xe14>
   11c48:	cmp	r7, #3
   11c4c:	movls	fp, #1
   11c50:	bls	11c2c <strspn@plt+0xd3c>
   11c54:	ldr	r3, [r9]
   11c58:	sub	r7, r7, #3
   11c5c:	str	r3, [r6], #3
   11c60:	ldrb	r3, [r4, #1]!
   11c64:	cmp	r3, #0
   11c68:	bne	11c38 <strspn@plt+0xd48>
   11c6c:	ldrb	r3, [r8]
   11c70:	cmp	r3, #0
   11c74:	bne	11ccc <strspn@plt+0xddc>
   11c78:	cmp	fp, #0
   11c7c:	bne	11b6c <strspn@plt+0xc7c>
   11c80:	mov	r5, #1
   11c84:	b	11ba0 <strspn@plt+0xcb0>
   11c88:	add	r2, r0, #1
   11c8c:	mov	r1, r8
   11c90:	mov	r0, r6
   11c94:	mov	r5, #1
   11c98:	bl	10cec <memcpy@plt>
   11c9c:	b	11ba0 <strspn@plt+0xcb0>
   11ca0:	movw	r3, #41292	; 0xa14c
   11ca4:	movt	r3, #2
   11ca8:	mov	r0, r8
   11cac:	ldr	r1, [r3]
   11cb0:	mov	r5, #1
   11cb4:	bl	10c8c <fputs_unlocked@plt>
   11cb8:	b	11ba0 <strspn@plt+0xcb0>
   11cbc:	ldrb	r2, [r8]
   11cc0:	cmp	r2, #0
   11cc4:	beq	11c80 <strspn@plt+0xd90>
   11cc8:	mov	fp, r3
   11ccc:	cmp	r6, #0
   11cd0:	beq	11d74 <strspn@plt+0xe84>
   11cd4:	cmp	r7, #1
   11cd8:	movls	fp, #1
   11cdc:	bhi	11d40 <strspn@plt+0xe50>
   11ce0:	mov	r0, r8
   11ce4:	bl	10e24 <strlen@plt>
   11ce8:	cmp	r7, r0
   11cec:	bls	11b6c <strspn@plt+0xc7c>
   11cf0:	add	r2, r0, #1
   11cf4:	mov	r1, r8
   11cf8:	mov	r0, r6
   11cfc:	bl	10cec <memcpy@plt>
   11d00:	b	11c78 <strspn@plt+0xd88>
   11d04:	mov	r2, #3
   11d08:	mov	r1, #1
   11d0c:	ldr	r3, [sl]
   11d10:	mov	r0, r9
   11d14:	bl	10d04 <fwrite_unlocked@plt>
   11d18:	b	11c2c <strspn@plt+0xd3c>
   11d1c:	movw	r9, #41292	; 0xa14c
   11d20:	movt	r9, #2
   11d24:	movw	r0, #38828	; 0x97ac
   11d28:	movt	r0, #1
   11d2c:	ldr	r3, [r9]
   11d30:	mov	r2, #2
   11d34:	mov	r1, #1
   11d38:	bl	10d04 <fwrite_unlocked@plt>
   11d3c:	b	11c08 <strspn@plt+0xd18>
   11d40:	movw	r3, #38836	; 0x97b4
   11d44:	movt	r3, #1
   11d48:	ldrh	r3, [r3]
   11d4c:	sub	r7, r7, #1
   11d50:	strh	r3, [r6], #1
   11d54:	cmp	r6, #0
   11d58:	movweq	r9, #41292	; 0xa14c
   11d5c:	movteq	r9, #2
   11d60:	bne	11ce0 <strspn@plt+0xdf0>
   11d64:	mov	r0, r8
   11d68:	ldr	r1, [r9]
   11d6c:	bl	10c8c <fputs_unlocked@plt>
   11d70:	b	11c78 <strspn@plt+0xd88>
   11d74:	movw	r9, #41292	; 0xa14c
   11d78:	movt	r9, #2
   11d7c:	mov	r0, #47	; 0x2f
   11d80:	ldr	r1, [r9]
   11d84:	bl	10d1c <fputc_unlocked@plt>
   11d88:	b	11d64 <strspn@plt+0xe74>
   11d8c:	strd	r4, [sp, #-36]!	; 0xffffffdc
   11d90:	strd	r6, [sp, #8]
   11d94:	strd	sl, [sp, #24]
   11d98:	and	fp, r1, #3
   11d9c:	sub	r3, fp, #1
   11da0:	strd	r8, [sp, #16]
   11da4:	tst	r3, fp
   11da8:	str	lr, [sp, #32]
   11dac:	sub	sp, sp, #3248	; 0xcb0
   11db0:	sub	sp, sp, #4
   11db4:	bne	11ed0 <strspn@plt+0xfe0>
   11db8:	cmp	r0, #0
   11dbc:	mov	r5, r0
   11dc0:	beq	11ed0 <strspn@plt+0xfe0>
   11dc4:	ldrb	r9, [r0]
   11dc8:	cmp	r9, #0
   11dcc:	beq	122a4 <strspn@plt+0x13b4>
   11dd0:	add	r3, sp, #1184	; 0x4a0
   11dd4:	cmp	r9, #47	; 0x2f
   11dd8:	add	r3, r3, #8
   11ddc:	mov	r6, r1
   11de0:	addne	r4, sp, #160	; 0xa0
   11de4:	mov	r1, #1024	; 0x400
   11de8:	str	r3, [sp, #1184]	; 0x4a0
   11dec:	add	r3, sp, #160	; 0xa0
   11df0:	str	r3, [sp, #152]	; 0x98
   11df4:	add	r3, sp, #2224	; 0x8b0
   11df8:	str	r1, [sp, #156]	; 0x9c
   11dfc:	str	r1, [sp, #1188]	; 0x4a4
   11e00:	str	r3, [sp, #2216]	; 0x8a8
   11e04:	movne	r3, r4
   11e08:	subne	r7, r3, #8
   11e0c:	str	r1, [sp, #2220]	; 0x8ac
   11e10:	beq	11ee4 <strspn@plt+0xff4>
   11e14:	mov	r0, r4
   11e18:	bl	10e0c <getcwd@plt>
   11e1c:	cmp	r0, #0
   11e20:	bne	12430 <strspn@plt+0x1540>
   11e24:	bl	10e30 <__errno_location@plt>
   11e28:	ldr	r3, [r0]
   11e2c:	cmp	r3, #12
   11e30:	beq	123f4 <strspn@plt+0x1504>
   11e34:	cmp	r3, #34	; 0x22
   11e38:	beq	11eb4 <strspn@plt+0xfc4>
   11e3c:	mov	r6, r4
   11e40:	mov	r7, #1
   11e44:	ldr	r0, [sp, #1184]	; 0x4a0
   11e48:	add	r3, sp, #1184	; 0x4a0
   11e4c:	add	r3, r3, #8
   11e50:	cmp	r0, r3
   11e54:	beq	11e5c <strspn@plt+0xf6c>
   11e58:	bl	126ec <strspn@plt+0x17fc>
   11e5c:	ldr	r0, [sp, #2216]	; 0x8a8
   11e60:	add	r3, sp, #2224	; 0x8b0
   11e64:	cmp	r0, r3
   11e68:	beq	11e70 <strspn@plt+0xf80>
   11e6c:	bl	126ec <strspn@plt+0x17fc>
   11e70:	cmp	r7, #0
   11e74:	bne	12284 <strspn@plt+0x1394>
   11e78:	add	r0, sp, #152	; 0x98
   11e7c:	strb	r7, [r4], #1
   11e80:	sub	r1, r4, r6
   11e84:	bl	17a38 <strspn@plt+0x6b48>
   11e88:	subs	r9, r0, #0
   11e8c:	beq	123f4 <strspn@plt+0x1504>
   11e90:	mov	r0, r9
   11e94:	add	sp, sp, #3248	; 0xcb0
   11e98:	add	sp, sp, #4
   11e9c:	ldrd	r4, [sp]
   11ea0:	ldrd	r6, [sp, #8]
   11ea4:	ldrd	r8, [sp, #16]
   11ea8:	ldrd	sl, [sp, #24]
   11eac:	add	sp, sp, #32
   11eb0:	pop	{pc}		; (ldr pc, [sp], #4)
   11eb4:	mov	r0, r7
   11eb8:	bl	17aa8 <strspn@plt+0x6bb8>
   11ebc:	cmp	r0, #0
   11ec0:	beq	123f4 <strspn@plt+0x1504>
   11ec4:	ldr	r4, [sp, #152]	; 0x98
   11ec8:	ldr	r1, [sp, #156]	; 0x9c
   11ecc:	b	11e14 <strspn@plt+0xf24>
   11ed0:	bl	10e30 <__errno_location@plt>
   11ed4:	mov	r3, #22
   11ed8:	mov	r9, #0
   11edc:	str	r3, [r0]
   11ee0:	b	11e90 <strspn@plt+0xfa0>
   11ee4:	and	r3, r6, #4
   11ee8:	add	r4, sp, #161	; 0xa1
   11eec:	str	r3, [sp, #12]
   11ef0:	add	r3, sp, #160	; 0xa0
   11ef4:	mov	r6, r3
   11ef8:	strb	r9, [sp, #160]	; 0xa0
   11efc:	mov	r3, #0
   11f00:	movw	r2, #38836	; 0x97b4
   11f04:	movt	r2, #1
   11f08:	str	fp, [sp, #16]
   11f0c:	str	r3, [sp, #20]
   11f10:	strd	r2, [sp, #24]
   11f14:	str	r3, [sp, #32]
   11f18:	movw	r3, #38824	; 0x97a8
   11f1c:	movt	r3, #1
   11f20:	str	r3, [sp, #36]	; 0x24
   11f24:	movw	r3, #16140	; 0x3f0c
   11f28:	movt	r3, #1
   11f2c:	str	r3, [sp, #40]	; 0x28
   11f30:	cmp	r9, #47	; 0x2f
   11f34:	movne	r3, r9
   11f38:	movne	r7, r5
   11f3c:	bne	11f58 <strspn@plt+0x1068>
   11f40:	ldrb	r3, [r5, #1]!
   11f44:	cmp	r3, #47	; 0x2f
   11f48:	beq	11f40 <strspn@plt+0x1050>
   11f4c:	cmp	r3, #0
   11f50:	beq	120d0 <strspn@plt+0x11e0>
   11f54:	mov	r7, r5
   11f58:	mov	r8, r5
   11f5c:	ldrb	r9, [r5, #1]!
   11f60:	cmp	r9, #0
   11f64:	cmpne	r9, #47	; 0x2f
   11f68:	bne	11f58 <strspn@plt+0x1068>
   11f6c:	subs	sl, r5, r7
   11f70:	beq	120d0 <strspn@plt+0x11e0>
   11f74:	cmp	sl, #1
   11f78:	beq	120f8 <strspn@plt+0x1208>
   11f7c:	cmp	r3, #46	; 0x2e
   11f80:	cmpeq	sl, #2
   11f84:	beq	1210c <strspn@plt+0x121c>
   11f88:	ldrb	r3, [r4, #-1]
   11f8c:	cmp	r3, #47	; 0x2f
   11f90:	beq	11f9c <strspn@plt+0x10ac>
   11f94:	mov	r3, #47	; 0x2f
   11f98:	strb	r3, [r4], #1
   11f9c:	ldr	r3, [sp, #156]	; 0x9c
   11fa0:	add	r9, sl, #2
   11fa4:	add	r3, r6, r3
   11fa8:	sub	r3, r3, r4
   11fac:	cmp	r3, r9
   11fb0:	bcs	11fe0 <strspn@plt+0x10f0>
   11fb4:	add	r0, sp, #152	; 0x98
   11fb8:	sub	r4, r4, r6
   11fbc:	bl	17b3c <strspn@plt+0x6c4c>
   11fc0:	cmp	r0, #0
   11fc4:	beq	123f4 <strspn@plt+0x1504>
   11fc8:	ldr	r6, [sp, #152]	; 0x98
   11fcc:	ldr	r3, [sp, #156]	; 0x9c
   11fd0:	sub	r3, r3, r4
   11fd4:	add	r4, r6, r4
   11fd8:	cmp	r3, r9
   11fdc:	bcc	11fb4 <strspn@plt+0x10c4>
   11fe0:	mov	r2, sl
   11fe4:	mov	r0, r4
   11fe8:	mov	r1, r7
   11fec:	bl	10de8 <mempcpy@plt>
   11ff0:	ldr	r2, [sp, #12]
   11ff4:	mov	r3, #0
   11ff8:	mov	r4, r0
   11ffc:	strb	r3, [r0]
   12000:	cmp	r2, r3
   12004:	beq	12144 <strspn@plt+0x1254>
   12008:	ldr	r3, [sp, #16]
   1200c:	ldrb	r9, [r8, #1]
   12010:	cmp	r3, #2
   12014:	beq	120c8 <strspn@plt+0x11d8>
   12018:	cmp	r9, #47	; 0x2f
   1201c:	bne	1206c <strspn@plt+0x117c>
   12020:	mov	r3, r5
   12024:	ldrb	r2, [r3, #1]
   12028:	add	r0, r3, #1
   1202c:	cmp	r2, #47	; 0x2f
   12030:	moveq	r3, r0
   12034:	beq	12024 <strspn@plt+0x1134>
   12038:	cmp	r2, #0
   1203c:	add	r3, r3, #2
   12040:	beq	12230 <strspn@plt+0x1340>
   12044:	cmp	r2, #46	; 0x2e
   12048:	bne	1206c <strspn@plt+0x117c>
   1204c:	ldrb	r2, [r0, #1]
   12050:	cmp	r2, #0
   12054:	beq	12230 <strspn@plt+0x1340>
   12058:	cmp	r2, #46	; 0x2e
   1205c:	beq	12380 <strspn@plt+0x1490>
   12060:	cmp	r2, #47	; 0x2f
   12064:	beq	12024 <strspn@plt+0x1134>
   12068:	b	12390 <strspn@plt+0x14a0>
   1206c:	ldr	r3, [sp, #12]
   12070:	cmp	r3, #0
   12074:	bne	1225c <strspn@plt+0x136c>
   12078:	bl	10e30 <__errno_location@plt>
   1207c:	ldr	r7, [r0]
   12080:	subs	r7, r7, #22
   12084:	movne	r7, #1
   12088:	cmp	r7, #0
   1208c:	beq	120c4 <strspn@plt+0x11d4>
   12090:	ldr	r3, [sp, #16]
   12094:	cmp	r3, #1
   12098:	bne	120e0 <strspn@plt+0x11f0>
   1209c:	bl	10e30 <__errno_location@plt>
   120a0:	ldr	r3, [r0]
   120a4:	cmp	r3, #2
   120a8:	bne	120e0 <strspn@plt+0x11f0>
   120ac:	mov	r0, r5
   120b0:	ldr	r1, [sp, #24]
   120b4:	bl	10ef0 <strspn@plt>
   120b8:	ldrb	r3, [r5, r0]
   120bc:	cmp	r3, #0
   120c0:	bne	120e0 <strspn@plt+0x11f0>
   120c4:	ldrb	r9, [r8, #1]
   120c8:	cmp	r9, #0
   120cc:	bne	11f30 <strspn@plt+0x1040>
   120d0:	add	r3, r6, #1
   120d4:	cmp	r4, r3
   120d8:	bhi	12418 <strspn@plt+0x1528>
   120dc:	mov	r7, #0
   120e0:	ldr	r3, [sp, #20]
   120e4:	cmp	r3, #0
   120e8:	beq	11e44 <strspn@plt+0xf54>
   120ec:	mov	r0, r3
   120f0:	bl	133cc <strspn@plt+0x24dc>
   120f4:	b	11e44 <strspn@plt+0xf54>
   120f8:	cmp	r3, #46	; 0x2e
   120fc:	bne	11f88 <strspn@plt+0x1098>
   12100:	cmp	r9, #0
   12104:	bne	11f30 <strspn@plt+0x1040>
   12108:	b	120d0 <strspn@plt+0x11e0>
   1210c:	ldrb	r3, [r7, #1]
   12110:	cmp	r3, #46	; 0x2e
   12114:	bne	11f88 <strspn@plt+0x1098>
   12118:	add	r3, r6, #1
   1211c:	cmp	r4, r3
   12120:	bls	120c8 <strspn@plt+0x11d8>
   12124:	sub	r3, r4, #1
   12128:	cmp	r3, r6
   1212c:	bls	1213c <strspn@plt+0x124c>
   12130:	ldrb	r2, [r4, #-2]
   12134:	cmp	r2, #47	; 0x2f
   12138:	bne	123f8 <strspn@plt+0x1508>
   1213c:	mov	r4, r3
   12140:	b	120c8 <strspn@plt+0x11d8>
   12144:	add	r3, sp, #2224	; 0x8b0
   12148:	sub	r9, r3, #8
   1214c:	b	12160 <strspn@plt+0x1270>
   12150:	mov	r0, r9
   12154:	bl	17aa8 <strspn@plt+0x6bb8>
   12158:	cmp	r0, #0
   1215c:	beq	123f4 <strspn@plt+0x1504>
   12160:	ldr	sl, [sp, #2216]	; 0x8a8
   12164:	mov	r0, r6
   12168:	ldr	fp, [sp, #2220]	; 0x8ac
   1216c:	mov	r1, sl
   12170:	sub	fp, fp, #1
   12174:	mov	r2, fp
   12178:	bl	10d64 <readlink@plt>
   1217c:	cmp	fp, r0
   12180:	ble	12150 <strspn@plt+0x1260>
   12184:	cmp	r0, #0
   12188:	mov	r9, r0
   1218c:	blt	12008 <strspn@plt+0x1118>
   12190:	ldr	r3, [sp, #32]
   12194:	cmp	r3, #19
   12198:	addle	r3, r3, #1
   1219c:	strle	r3, [sp, #32]
   121a0:	ble	122c4 <strspn@plt+0x13d4>
   121a4:	ldrb	r3, [r7]
   121a8:	cmp	r3, #0
   121ac:	beq	122c4 <strspn@plt+0x13d4>
   121b0:	mov	r3, #0
   121b4:	sub	fp, r7, r5
   121b8:	mov	r0, #3
   121bc:	add	r2, sp, #48	; 0x30
   121c0:	strb	r3, [r4, fp]
   121c4:	ldrb	r1, [r6]
   121c8:	ldr	r3, [sp, #36]	; 0x24
   121cc:	cmp	r1, #0
   121d0:	movne	r3, r6
   121d4:	mov	r1, r3
   121d8:	bl	10ecc <__xstat64@plt>
   121dc:	cmp	r0, #0
   121e0:	bne	12228 <strspn@plt+0x1338>
   121e4:	ldr	r2, [sp, #20]
   121e8:	ldrb	r3, [r7]
   121ec:	cmp	r2, #0
   121f0:	strb	r3, [r4, fp]
   121f4:	beq	123c4 <strspn@plt+0x14d4>
   121f8:	add	r2, sp, #48	; 0x30
   121fc:	mov	r1, r7
   12200:	ldr	r0, [sp, #20]
   12204:	bl	12698 <strspn@plt+0x17a8>
   12208:	cmp	r0, #0
   1220c:	beq	122b4 <strspn@plt+0x13c4>
   12210:	ldr	r3, [sp, #16]
   12214:	cmp	r3, #2
   12218:	beq	120c4 <strspn@plt+0x11d4>
   1221c:	bl	10e30 <__errno_location@plt>
   12220:	mov	r3, #40	; 0x28
   12224:	str	r3, [r0]
   12228:	mov	r7, #1
   1222c:	b	120e0 <strspn@plt+0x11f0>
   12230:	ldr	r3, [sp, #24]
   12234:	mov	r2, #0
   12238:	mov	r1, r6
   1223c:	mvn	r0, #99	; 0x63
   12240:	ldrh	ip, [r3]
   12244:	mov	r3, #512	; 0x200
   12248:	strh	ip, [r4]
   1224c:	bl	10cd4 <faccessat@plt>
   12250:	adds	r7, r0, #0
   12254:	movne	r7, #1
   12258:	b	12088 <strspn@plt+0x1198>
   1225c:	cmp	r9, #0
   12260:	bne	120c8 <strspn@plt+0x11d8>
   12264:	mov	r2, r9
   12268:	mov	r3, #512	; 0x200
   1226c:	mov	r1, r6
   12270:	mvn	r0, #99	; 0x63
   12274:	bl	10cd4 <faccessat@plt>
   12278:	adds	r7, r0, #0
   1227c:	movne	r7, #1
   12280:	b	12088 <strspn@plt+0x1198>
   12284:	ldr	r0, [sp, #152]	; 0x98
   12288:	add	r3, sp, #160	; 0xa0
   1228c:	cmp	r0, r3
   12290:	moveq	r9, #0
   12294:	beq	11e90 <strspn@plt+0xfa0>
   12298:	bl	126ec <strspn@plt+0x17fc>
   1229c:	mov	r9, #0
   122a0:	b	11e90 <strspn@plt+0xfa0>
   122a4:	bl	10e30 <__errno_location@plt>
   122a8:	mov	r3, #2
   122ac:	str	r3, [r0]
   122b0:	b	11e90 <strspn@plt+0xfa0>
   122b4:	add	r2, sp, #48	; 0x30
   122b8:	mov	r1, r7
   122bc:	ldr	r0, [sp, #20]
   122c0:	bl	12600 <strspn@plt+0x1710>
   122c4:	ldr	r2, [sp, #28]
   122c8:	mov	r3, #0
   122cc:	mov	r0, r5
   122d0:	strb	r3, [sl, r9]
   122d4:	ldr	fp, [sp, #1184]	; 0x4a0
   122d8:	cmp	r2, r3
   122dc:	beq	123a0 <strspn@plt+0x14b0>
   122e0:	sub	r3, r5, fp
   122e4:	str	r3, [sp, #44]	; 0x2c
   122e8:	bl	10e24 <strlen@plt>
   122ec:	ldr	r2, [sp, #1188]	; 0x4a4
   122f0:	add	r7, r0, r9
   122f4:	mov	r8, r0
   122f8:	cmp	r7, r2
   122fc:	bcc	1232c <strspn@plt+0x143c>
   12300:	add	r0, sp, #1184	; 0x4a0
   12304:	bl	17b3c <strspn@plt+0x6c4c>
   12308:	cmp	r0, #0
   1230c:	beq	123f4 <strspn@plt+0x1504>
   12310:	ldr	r3, [sp, #1188]	; 0x4a4
   12314:	cmp	r3, r7
   12318:	bls	12300 <strspn@plt+0x1410>
   1231c:	ldr	r3, [sp, #28]
   12320:	ldr	fp, [sp, #1184]	; 0x4a0
   12324:	cmp	r3, #0
   12328:	beq	12334 <strspn@plt+0x1444>
   1232c:	ldr	r3, [sp, #44]	; 0x2c
   12330:	add	r5, fp, r3
   12334:	mov	r1, r5
   12338:	add	r2, r8, #1
   1233c:	add	r0, fp, r9
   12340:	bl	10cbc <memmove@plt>
   12344:	mov	r2, r9
   12348:	mov	r1, sl
   1234c:	mov	r0, fp
   12350:	bl	10cec <memcpy@plt>
   12354:	ldrb	r3, [sl]
   12358:	mov	r5, r0
   1235c:	add	r2, r6, #1
   12360:	cmp	r3, #47	; 0x2f
   12364:	beq	124bc <strspn@plt+0x15cc>
   12368:	cmp	r4, r2
   1236c:	ldrb	r9, [r0]
   12370:	bhi	12480 <strspn@plt+0x1590>
   12374:	mov	r3, #1
   12378:	str	r3, [sp, #28]
   1237c:	b	120c8 <strspn@plt+0x11d8>
   12380:	ldrb	r3, [r0, #2]
   12384:	cmp	r3, #47	; 0x2f
   12388:	cmpne	r3, #0
   1238c:	beq	12230 <strspn@plt+0x1340>
   12390:	ldr	r3, [sp, #12]
   12394:	cmp	r3, #0
   12398:	beq	12078 <strspn@plt+0x1188>
   1239c:	b	120c8 <strspn@plt+0x11d8>
   123a0:	bl	10e24 <strlen@plt>
   123a4:	ldr	r2, [sp, #1188]	; 0x4a4
   123a8:	add	r7, r9, r0
   123ac:	mov	r8, r0
   123b0:	cmp	r7, r2
   123b4:	bcc	12334 <strspn@plt+0x1444>
   123b8:	ldr	r3, [sp, #28]
   123bc:	str	r3, [sp, #44]	; 0x2c
   123c0:	b	12300 <strspn@plt+0x1410>
   123c4:	ldr	ip, [sp, #40]	; 0x28
   123c8:	mov	r1, r2
   123cc:	movw	r3, #16032	; 0x3ea0
   123d0:	movt	r3, #1
   123d4:	movw	r2, #15960	; 0x3e58
   123d8:	movt	r2, #1
   123dc:	mov	r0, #7
   123e0:	str	ip, [sp]
   123e4:	bl	1308c <strspn@plt+0x219c>
   123e8:	subs	r3, r0, #0
   123ec:	str	r3, [sp, #20]
   123f0:	bne	121f8 <strspn@plt+0x1308>
   123f4:	bl	188ec <strspn@plt+0x79fc>
   123f8:	sub	r3, r4, #2
   123fc:	cmp	r3, r6
   12400:	mov	r4, r3
   12404:	beq	120c8 <strspn@plt+0x11d8>
   12408:	ldrb	r2, [r3, #-1]!
   1240c:	cmp	r2, #47	; 0x2f
   12410:	beq	120c8 <strspn@plt+0x11d8>
   12414:	b	123fc <strspn@plt+0x150c>
   12418:	ldrb	r3, [r4, #-1]
   1241c:	cmp	r3, #47	; 0x2f
   12420:	bne	120dc <strspn@plt+0x11ec>
   12424:	sub	r4, r4, #1
   12428:	mov	r7, #0
   1242c:	b	120e0 <strspn@plt+0x11f0>
   12430:	mov	r0, r4
   12434:	mov	r1, #0
   12438:	bl	10d4c <rawmemchr@plt>
   1243c:	ldrb	r9, [r5]
   12440:	and	r3, r6, #4
   12444:	str	r3, [sp, #12]
   12448:	cmp	r9, #0
   1244c:	movne	r6, r4
   12450:	movne	r4, r0
   12454:	bne	11efc <strspn@plt+0x100c>
   12458:	add	r3, r4, #1
   1245c:	cmp	r0, r3
   12460:	bls	12470 <strspn@plt+0x1580>
   12464:	ldrb	r3, [r0, #-1]
   12468:	cmp	r3, #47	; 0x2f
   1246c:	beq	124e4 <strspn@plt+0x15f4>
   12470:	mov	r6, r4
   12474:	mov	r7, r9
   12478:	mov	r4, r0
   1247c:	b	11e44 <strspn@plt+0xf54>
   12480:	sub	r3, r4, #1
   12484:	cmp	r3, r6
   12488:	bls	124d4 <strspn@plt+0x15e4>
   1248c:	ldrb	r2, [r4, #-2]
   12490:	cmp	r2, #47	; 0x2f
   12494:	beq	124d4 <strspn@plt+0x15e4>
   12498:	sub	r3, r4, #2
   1249c:	cmp	r6, r3
   124a0:	mov	r4, r3
   124a4:	beq	12374 <strspn@plt+0x1484>
   124a8:	ldrb	r2, [r3, #-1]
   124ac:	sub	r3, r3, #1
   124b0:	cmp	r2, #47	; 0x2f
   124b4:	beq	12374 <strspn@plt+0x1484>
   124b8:	b	1249c <strspn@plt+0x15ac>
   124bc:	mov	r4, r2
   124c0:	mov	r2, #1
   124c4:	strb	r3, [r6]
   124c8:	ldrb	r9, [r0]
   124cc:	str	r2, [sp, #28]
   124d0:	b	120c8 <strspn@plt+0x11d8>
   124d4:	mov	r4, r3
   124d8:	mov	r3, #1
   124dc:	str	r3, [sp, #28]
   124e0:	b	120c8 <strspn@plt+0x11d8>
   124e4:	mov	r6, r4
   124e8:	mov	r4, r0
   124ec:	str	r9, [sp, #20]
   124f0:	b	12424 <strspn@plt+0x1534>
   124f4:	movw	r3, #41316	; 0xa164
   124f8:	movt	r3, #2
   124fc:	str	r0, [r3]
   12500:	bx	lr
   12504:	movw	r3, #41316	; 0xa164
   12508:	movt	r3, #2
   1250c:	strb	r0, [r3, #4]
   12510:	bx	lr
   12514:	movw	r3, #41292	; 0xa14c
   12518:	movt	r3, #2
   1251c:	strd	r4, [sp, #-16]!
   12520:	ldr	r0, [r3]
   12524:	str	r6, [sp, #8]
   12528:	str	lr, [sp, #12]
   1252c:	sub	sp, sp, #8
   12530:	bl	18a38 <strspn@plt+0x7b48>
   12534:	cmp	r0, #0
   12538:	beq	12564 <strspn@plt+0x1674>
   1253c:	movw	r4, #41316	; 0xa164
   12540:	movt	r4, #2
   12544:	ldrb	r6, [r4, #4]
   12548:	bl	10e30 <__errno_location@plt>
   1254c:	mov	r5, r0
   12550:	cmp	r6, #0
   12554:	beq	12590 <strspn@plt+0x16a0>
   12558:	ldr	r3, [r0]
   1255c:	cmp	r3, #32
   12560:	bne	12590 <strspn@plt+0x16a0>
   12564:	movw	r3, #41288	; 0xa148
   12568:	movt	r3, #2
   1256c:	ldr	r0, [r3]
   12570:	bl	18a38 <strspn@plt+0x7b48>
   12574:	cmp	r0, #0
   12578:	bne	125d8 <strspn@plt+0x16e8>
   1257c:	add	sp, sp, #8
   12580:	ldrd	r4, [sp]
   12584:	ldr	r6, [sp, #8]
   12588:	add	sp, sp, #12
   1258c:	pop	{pc}		; (ldr pc, [sp], #4)
   12590:	movw	r1, #38884	; 0x97e4
   12594:	movt	r1, #1
   12598:	mov	r2, #5
   1259c:	mov	r0, #0
   125a0:	bl	10d28 <dcgettext@plt>
   125a4:	mov	r6, r0
   125a8:	ldr	r0, [r4]
   125ac:	cmp	r0, #0
   125b0:	beq	125e8 <strspn@plt+0x16f8>
   125b4:	ldr	r4, [r5]
   125b8:	bl	16d28 <strspn@plt+0x5e38>
   125bc:	mov	r3, r0
   125c0:	movw	r2, #38896	; 0x97f0
   125c4:	movt	r2, #1
   125c8:	mov	r0, #0
   125cc:	str	r6, [sp]
   125d0:	mov	r1, r4
   125d4:	bl	10dac <error@plt>
   125d8:	movw	r3, #41204	; 0xa0f4
   125dc:	movt	r3, #2
   125e0:	ldr	r0, [r3]
   125e4:	bl	10ce0 <_exit@plt>
   125e8:	mov	r3, r6
   125ec:	movw	r2, #38900	; 0x97f4
   125f0:	movt	r2, #1
   125f4:	ldr	r1, [r5]
   125f8:	bl	10dac <error@plt>
   125fc:	b	125d8 <strspn@plt+0x16e8>
   12600:	strd	r4, [sp, #-24]!	; 0xffffffe8
   12604:	strd	r6, [sp, #8]
   12608:	str	r8, [sp, #16]
   1260c:	subs	r8, r0, #0
   12610:	str	lr, [sp, #20]
   12614:	beq	12680 <strspn@plt+0x1790>
   12618:	mov	r0, #24
   1261c:	mov	r4, r1
   12620:	mov	r7, r2
   12624:	bl	18334 <strspn@plt+0x7444>
   12628:	mov	r6, r0
   1262c:	mov	r0, r4
   12630:	bl	188a0 <strspn@plt+0x79b0>
   12634:	ldrd	r4, [r7]
   12638:	mov	r1, r6
   1263c:	str	r0, [r6]
   12640:	mov	r0, r8
   12644:	ldrd	r2, [r7, #96]	; 0x60
   12648:	strd	r2, [r6, #8]
   1264c:	strd	r4, [r6, #16]
   12650:	bl	138f4 <strspn@plt+0x2a04>
   12654:	cmp	r0, #0
   12658:	beq	12694 <strspn@plt+0x17a4>
   1265c:	cmp	r6, r0
   12660:	beq	12680 <strspn@plt+0x1790>
   12664:	mov	r0, r6
   12668:	ldrd	r4, [sp]
   1266c:	ldrd	r6, [sp, #8]
   12670:	ldr	r8, [sp, #16]
   12674:	ldr	lr, [sp, #20]
   12678:	add	sp, sp, #24
   1267c:	b	13f0c <strspn@plt+0x301c>
   12680:	ldrd	r4, [sp]
   12684:	ldrd	r6, [sp, #8]
   12688:	ldr	r8, [sp, #16]
   1268c:	add	sp, sp, #20
   12690:	pop	{pc}		; (ldr pc, [sp], #4)
   12694:	bl	188ec <strspn@plt+0x79fc>
   12698:	subs	r3, r0, #0
   1269c:	beq	126e4 <strspn@plt+0x17f4>
   126a0:	mov	r3, r1
   126a4:	strd	r4, [sp, #-12]!
   126a8:	ldrd	r4, [r2, #96]	; 0x60
   126ac:	str	lr, [sp, #8]
   126b0:	sub	sp, sp, #28
   126b4:	mov	r1, sp
   126b8:	str	r3, [sp]
   126bc:	ldrd	r2, [r2]
   126c0:	strd	r4, [sp, #8]
   126c4:	strd	r2, [sp, #16]
   126c8:	bl	12d08 <strspn@plt+0x1e18>
   126cc:	adds	r0, r0, #0
   126d0:	movne	r0, #1
   126d4:	add	sp, sp, #28
   126d8:	ldrd	r4, [sp]
   126dc:	add	sp, sp, #8
   126e0:	pop	{pc}		; (ldr pc, [sp], #4)
   126e4:	mov	r0, r3
   126e8:	bx	lr
   126ec:	strd	r4, [sp, #-12]!
   126f0:	mov	r5, r0
   126f4:	str	lr, [sp, #8]
   126f8:	sub	sp, sp, #12
   126fc:	bl	10e30 <__errno_location@plt>
   12700:	mov	r4, r0
   12704:	mov	r2, #0
   12708:	ldr	r3, [r4]
   1270c:	mov	r0, r5
   12710:	str	r2, [r4]
   12714:	str	r3, [sp]
   12718:	str	r3, [sp, #4]
   1271c:	bl	10cc8 <free@plt>
   12720:	ldr	r3, [r4]
   12724:	add	r2, sp, #8
   12728:	clz	r3, r3
   1272c:	lsr	r3, r3, #5
   12730:	add	r3, r2, r3, lsl #2
   12734:	ldr	r3, [r3, #-8]
   12738:	str	r3, [r4]
   1273c:	add	sp, sp, #12
   12740:	ldrd	r4, [sp]
   12744:	add	sp, sp, #8
   12748:	pop	{pc}		; (ldr pc, [sp], #4)
   1274c:	andeq	r0, r0, r0
   12750:	ror	r0, r0, #3
   12754:	udiv	r3, r0, r1
   12758:	mls	r0, r3, r1, r0
   1275c:	bx	lr
   12760:	sub	r0, r1, r0
   12764:	clz	r0, r0
   12768:	lsr	r0, r0, #5
   1276c:	bx	lr
   12770:	strd	r4, [sp, #-36]!	; 0xffffffdc
   12774:	mov	r5, r1
   12778:	strd	r6, [sp, #8]
   1277c:	mov	r6, r0
   12780:	mov	r7, r3
   12784:	mov	r0, r1
   12788:	strd	r8, [sp, #16]
   1278c:	strd	sl, [sp, #24]
   12790:	mov	fp, r2
   12794:	str	lr, [sp, #32]
   12798:	sub	sp, sp, #4
   1279c:	ldr	r1, [r6, #8]
   127a0:	ldr	r3, [r6, #24]
   127a4:	blx	r3
   127a8:	ldr	r3, [r6, #8]
   127ac:	cmp	r0, r3
   127b0:	bcs	128cc <strspn@plt+0x19dc>
   127b4:	ldr	r8, [r6]
   127b8:	lsl	r9, r0, #3
   127bc:	mov	sl, r0
   127c0:	add	r4, r8, r9
   127c4:	str	r4, [fp]
   127c8:	ldr	r1, [r8, r0, lsl #3]
   127cc:	cmp	r1, #0
   127d0:	beq	128c4 <strspn@plt+0x19d4>
   127d4:	cmp	r1, r5
   127d8:	beq	1288c <strspn@plt+0x199c>
   127dc:	mov	r0, r5
   127e0:	ldr	r3, [r6, #28]
   127e4:	blx	r3
   127e8:	cmp	r0, #0
   127ec:	bne	12888 <strspn@plt+0x1998>
   127f0:	ldr	r3, [r4, #4]
   127f4:	cmp	r3, #0
   127f8:	beq	128c4 <strspn@plt+0x19d4>
   127fc:	ldr	r1, [r3]
   12800:	cmp	r5, r1
   12804:	bne	12828 <strspn@plt+0x1938>
   12808:	b	12844 <strspn@plt+0x1954>
   1280c:	ldr	r4, [r4, #4]
   12810:	ldr	r3, [r4, #4]
   12814:	cmp	r3, #0
   12818:	beq	128c4 <strspn@plt+0x19d4>
   1281c:	ldr	r1, [r3]
   12820:	cmp	r1, r5
   12824:	beq	12844 <strspn@plt+0x1954>
   12828:	mov	r0, r5
   1282c:	ldr	r3, [r6, #28]
   12830:	blx	r3
   12834:	cmp	r0, #0
   12838:	beq	1280c <strspn@plt+0x191c>
   1283c:	ldr	r3, [r4, #4]
   12840:	ldr	r1, [r3]
   12844:	cmp	r7, #0
   12848:	beq	12868 <strspn@plt+0x1978>
   1284c:	ldr	r0, [r3, #4]
   12850:	mov	r2, #0
   12854:	str	r0, [r4, #4]
   12858:	str	r2, [r3]
   1285c:	ldr	r2, [r6, #36]	; 0x24
   12860:	str	r2, [r3, #4]
   12864:	str	r3, [r6, #36]	; 0x24
   12868:	mov	r0, r1
   1286c:	add	sp, sp, #4
   12870:	ldrd	r4, [sp]
   12874:	ldrd	r6, [sp, #8]
   12878:	ldrd	r8, [sp, #16]
   1287c:	ldrd	sl, [sp, #24]
   12880:	add	sp, sp, #32
   12884:	pop	{pc}		; (ldr pc, [sp], #4)
   12888:	ldr	r1, [r8, sl, lsl #3]
   1288c:	cmp	r7, #0
   12890:	beq	12868 <strspn@plt+0x1978>
   12894:	ldr	r0, [r4, #4]
   12898:	cmp	r0, #0
   1289c:	streq	r0, [r8, sl, lsl #3]
   128a0:	beq	12868 <strspn@plt+0x1978>
   128a4:	ldrd	r2, [r0]
   128a8:	mov	ip, #0
   128ac:	strd	r2, [r8, r9]
   128b0:	str	ip, [r0]
   128b4:	ldr	r3, [r6, #36]	; 0x24
   128b8:	str	r3, [r0, #4]
   128bc:	str	r0, [r6, #36]	; 0x24
   128c0:	b	12868 <strspn@plt+0x1978>
   128c4:	mov	r1, #0
   128c8:	b	12868 <strspn@plt+0x1978>
   128cc:	bl	10ee4 <abort@plt>
   128d0:	strd	r4, [sp, #-32]!	; 0xffffffe0
   128d4:	ldr	r3, [r1, #4]
   128d8:	strd	r6, [sp, #8]
   128dc:	ldr	r6, [r1]
   128e0:	strd	r8, [sp, #16]
   128e4:	str	sl, [sp, #24]
   128e8:	str	lr, [sp, #28]
   128ec:	cmp	r6, r3
   128f0:	bcs	129d0 <strspn@plt+0x1ae0>
   128f4:	mov	r8, r2
   128f8:	mov	r5, r0
   128fc:	mov	r7, r1
   12900:	add	r6, r6, #8
   12904:	mov	r9, #0
   12908:	b	12918 <strspn@plt+0x1a28>
   1290c:	cmp	r3, r6
   12910:	add	r6, r6, #8
   12914:	bls	129d0 <strspn@plt+0x1ae0>
   12918:	ldr	sl, [r6, #-8]
   1291c:	cmp	sl, #0
   12920:	beq	1290c <strspn@plt+0x1a1c>
   12924:	ldr	r4, [r6, #-4]
   12928:	cmp	r4, #0
   1292c:	beq	129b4 <strspn@plt+0x1ac4>
   12930:	ldr	r1, [r5, #8]
   12934:	b	12950 <strspn@plt+0x1a60>
   12938:	ldr	r3, [ip, #4]
   1293c:	cmp	r2, #0
   12940:	str	r3, [r4, #4]
   12944:	str	r4, [ip, #4]
   12948:	mov	r4, r2
   1294c:	beq	129b0 <strspn@plt+0x1ac0>
   12950:	ldr	sl, [r4]
   12954:	ldr	r3, [r5, #24]
   12958:	mov	r0, sl
   1295c:	blx	r3
   12960:	ldr	r1, [r5, #8]
   12964:	cmp	r0, r1
   12968:	bcs	12a84 <strspn@plt+0x1b94>
   1296c:	ldr	r3, [r5]
   12970:	ldr	r2, [r4, #4]
   12974:	ldr	lr, [r3, r0, lsl #3]
   12978:	add	ip, r3, r0, lsl #3
   1297c:	cmp	lr, #0
   12980:	bne	12938 <strspn@plt+0x1a48>
   12984:	ldr	ip, [r5, #12]
   12988:	cmp	r2, #0
   1298c:	str	sl, [r3, r0, lsl #3]
   12990:	add	ip, ip, #1
   12994:	str	ip, [r5, #12]
   12998:	str	lr, [r4]
   1299c:	ldr	r3, [r5, #36]	; 0x24
   129a0:	str	r3, [r4, #4]
   129a4:	str	r4, [r5, #36]	; 0x24
   129a8:	mov	r4, r2
   129ac:	bne	12950 <strspn@plt+0x1a60>
   129b0:	ldr	sl, [r6, #-8]
   129b4:	cmp	r8, #0
   129b8:	str	r9, [r6, #-4]
   129bc:	beq	129ec <strspn@plt+0x1afc>
   129c0:	ldr	r3, [r7, #4]
   129c4:	cmp	r3, r6
   129c8:	add	r6, r6, #8
   129cc:	bhi	12918 <strspn@plt+0x1a28>
   129d0:	mov	r0, #1
   129d4:	ldrd	r4, [sp]
   129d8:	ldrd	r6, [sp, #8]
   129dc:	ldrd	r8, [sp, #16]
   129e0:	ldr	sl, [sp, #24]
   129e4:	add	sp, sp, #28
   129e8:	pop	{pc}		; (ldr pc, [sp], #4)
   129ec:	mov	r0, sl
   129f0:	ldr	r1, [r5, #8]
   129f4:	ldr	r3, [r5, #24]
   129f8:	blx	r3
   129fc:	ldr	r3, [r5, #8]
   12a00:	cmp	r0, r3
   12a04:	bcs	12a84 <strspn@plt+0x1b94>
   12a08:	ldr	r3, [r5]
   12a0c:	ldr	r2, [r3, r0, lsl #3]
   12a10:	add	r4, r3, r0, lsl #3
   12a14:	cmp	r2, #0
   12a18:	beq	12a58 <strspn@plt+0x1b68>
   12a1c:	ldr	r0, [r5, #36]	; 0x24
   12a20:	cmp	r0, #0
   12a24:	beq	12a6c <strspn@plt+0x1b7c>
   12a28:	ldr	r3, [r0, #4]
   12a2c:	str	r3, [r5, #36]	; 0x24
   12a30:	ldr	r3, [r4, #4]
   12a34:	str	sl, [r0]
   12a38:	str	r3, [r0, #4]
   12a3c:	str	r0, [r4, #4]
   12a40:	ldr	r2, [r7, #12]
   12a44:	str	r9, [r6, #-8]
   12a48:	ldr	r3, [r7, #4]
   12a4c:	sub	r2, r2, #1
   12a50:	str	r2, [r7, #12]
   12a54:	b	1290c <strspn@plt+0x1a1c>
   12a58:	ldr	r2, [r5, #12]
   12a5c:	str	sl, [r3, r0, lsl #3]
   12a60:	add	r2, r2, #1
   12a64:	str	r2, [r5, #12]
   12a68:	b	12a40 <strspn@plt+0x1b50>
   12a6c:	mov	r0, #8
   12a70:	bl	189a4 <strspn@plt+0x7ab4>
   12a74:	cmp	r0, #0
   12a78:	bne	12a30 <strspn@plt+0x1b40>
   12a7c:	mov	r0, r8
   12a80:	b	129d4 <strspn@plt+0x1ae4>
   12a84:	bl	10ee4 <abort@plt>
   12a88:	ldr	r0, [r0, #8]
   12a8c:	bx	lr
   12a90:	ldr	r0, [r0, #12]
   12a94:	bx	lr
   12a98:	ldr	r0, [r0, #16]
   12a9c:	bx	lr
   12aa0:	ldm	r0, {r1, r3}
   12aa4:	cmp	r1, r3
   12aa8:	bcs	12b1c <strspn@plt+0x1c2c>
   12aac:	sub	ip, r3, #1
   12ab0:	add	r3, r1, #16
   12ab4:	sub	ip, ip, r1
   12ab8:	mov	r0, #0
   12abc:	bic	ip, ip, #7
   12ac0:	add	r1, r1, #8
   12ac4:	add	ip, ip, r3
   12ac8:	b	12ad8 <strspn@plt+0x1be8>
   12acc:	add	r1, r1, #8
   12ad0:	cmp	r1, ip
   12ad4:	beq	12b18 <strspn@plt+0x1c28>
   12ad8:	ldr	r3, [r1, #-8]
   12adc:	cmp	r3, #0
   12ae0:	beq	12acc <strspn@plt+0x1bdc>
   12ae4:	ldr	r3, [r1, #-4]
   12ae8:	mov	r2, #1
   12aec:	cmp	r3, #0
   12af0:	beq	12b04 <strspn@plt+0x1c14>
   12af4:	ldr	r3, [r3, #4]
   12af8:	add	r2, r2, #1
   12afc:	cmp	r3, #0
   12b00:	bne	12af4 <strspn@plt+0x1c04>
   12b04:	cmp	r0, r2
   12b08:	add	r1, r1, #8
   12b0c:	movcc	r0, r2
   12b10:	cmp	r1, ip
   12b14:	bne	12ad8 <strspn@plt+0x1be8>
   12b18:	bx	lr
   12b1c:	mov	r0, #0
   12b20:	bx	lr
   12b24:	ldm	r0, {r1, r3}
   12b28:	push	{lr}		; (str lr, [sp, #-4]!)
   12b2c:	cmp	r1, r3
   12b30:	bcs	12bc4 <strspn@plt+0x1cd4>
   12b34:	sub	ip, r3, #1
   12b38:	mov	r2, #0
   12b3c:	sub	ip, ip, r1
   12b40:	add	r3, r1, #16
   12b44:	bic	ip, ip, #7
   12b48:	add	r1, r1, #8
   12b4c:	add	ip, ip, r3
   12b50:	mov	lr, r2
   12b54:	b	12b64 <strspn@plt+0x1c74>
   12b58:	add	r1, r1, #8
   12b5c:	cmp	r1, ip
   12b60:	beq	12ba0 <strspn@plt+0x1cb0>
   12b64:	ldr	r3, [r1, #-8]
   12b68:	cmp	r3, #0
   12b6c:	beq	12b58 <strspn@plt+0x1c68>
   12b70:	ldr	r3, [r1, #-4]
   12b74:	add	lr, lr, #1
   12b78:	add	r2, r2, #1
   12b7c:	cmp	r3, #0
   12b80:	beq	12b58 <strspn@plt+0x1c68>
   12b84:	ldr	r3, [r3, #4]
   12b88:	add	r2, r2, #1
   12b8c:	cmp	r3, #0
   12b90:	bne	12b84 <strspn@plt+0x1c94>
   12b94:	add	r1, r1, #8
   12b98:	cmp	r1, ip
   12b9c:	bne	12b64 <strspn@plt+0x1c74>
   12ba0:	ldr	r3, [r0, #12]
   12ba4:	cmp	r3, lr
   12ba8:	movne	r0, #0
   12bac:	bne	12bc0 <strspn@plt+0x1cd0>
   12bb0:	ldr	r0, [r0, #16]
   12bb4:	sub	r0, r0, r2
   12bb8:	clz	r0, r0
   12bbc:	lsr	r0, r0, #5
   12bc0:	pop	{pc}		; (ldr pc, [sp], #4)
   12bc4:	mov	r2, #0
   12bc8:	mov	lr, r2
   12bcc:	b	12ba0 <strspn@plt+0x1cb0>
   12bd0:	strd	r4, [sp, #-20]!	; 0xffffffec
   12bd4:	mov	r4, r1
   12bd8:	ldr	r2, [r0]
   12bdc:	ldr	r1, [r0, #4]
   12be0:	ldr	r3, [r0, #16]
   12be4:	strd	r6, [sp, #8]
   12be8:	str	lr, [sp, #16]
   12bec:	sub	sp, sp, #12
   12bf0:	cmp	r2, r1
   12bf4:	ldrd	r6, [r0, #8]
   12bf8:	bcs	12cf8 <strspn@plt+0x1e08>
   12bfc:	sub	ip, r1, #1
   12c00:	add	r1, r2, #16
   12c04:	sub	ip, ip, r2
   12c08:	add	r0, r2, #8
   12c0c:	bic	ip, ip, #7
   12c10:	mov	r5, #0
   12c14:	add	ip, ip, r1
   12c18:	b	12c28 <strspn@plt+0x1d38>
   12c1c:	add	r0, r0, #8
   12c20:	cmp	r0, ip
   12c24:	beq	12c68 <strspn@plt+0x1d78>
   12c28:	ldr	r2, [r0, #-8]
   12c2c:	cmp	r2, #0
   12c30:	beq	12c1c <strspn@plt+0x1d2c>
   12c34:	ldr	r2, [r0, #-4]
   12c38:	mov	r1, #1
   12c3c:	cmp	r2, #0
   12c40:	beq	12c54 <strspn@plt+0x1d64>
   12c44:	ldr	r2, [r2, #4]
   12c48:	add	r1, r1, #1
   12c4c:	cmp	r2, #0
   12c50:	bne	12c44 <strspn@plt+0x1d54>
   12c54:	cmp	r5, r1
   12c58:	add	r0, r0, #8
   12c5c:	movcc	r5, r1
   12c60:	cmp	r0, ip
   12c64:	bne	12c28 <strspn@plt+0x1d38>
   12c68:	mov	r1, #1
   12c6c:	mov	r0, r4
   12c70:	movw	r2, #38924	; 0x980c
   12c74:	movt	r2, #1
   12c78:	bl	10e6c <__fprintf_chk@plt>
   12c7c:	mov	r3, r6
   12c80:	mov	r1, #1
   12c84:	mov	r0, r4
   12c88:	movw	r2, #38948	; 0x9824
   12c8c:	movt	r2, #1
   12c90:	bl	10e6c <__fprintf_chk@plt>
   12c94:	vmov	s15, r7
   12c98:	mov	r3, r7
   12c9c:	mov	r1, #1
   12ca0:	vldr	d5, [pc, #88]	; 12d00 <strspn@plt+0x1e10>
   12ca4:	mov	r0, r4
   12ca8:	movw	r2, #38972	; 0x983c
   12cac:	movt	r2, #1
   12cb0:	vcvt.f64.u32	d6, s15
   12cb4:	vmov	s15, r6
   12cb8:	vmul.f64	d6, d6, d5
   12cbc:	vcvt.f64.u32	d7, s15
   12cc0:	vdiv.f64	d5, d6, d7
   12cc4:	vstr	d5, [sp]
   12cc8:	bl	10e6c <__fprintf_chk@plt>
   12ccc:	mov	r3, r5
   12cd0:	mov	r0, r4
   12cd4:	movw	r2, #39008	; 0x9860
   12cd8:	movt	r2, #1
   12cdc:	mov	r1, #1
   12ce0:	add	sp, sp, #12
   12ce4:	ldrd	r4, [sp]
   12ce8:	ldrd	r6, [sp, #8]
   12cec:	ldr	lr, [sp, #16]
   12cf0:	add	sp, sp, #20
   12cf4:	b	10e6c <__fprintf_chk@plt>
   12cf8:	mov	r5, #0
   12cfc:	b	12c68 <strspn@plt+0x1d78>
   12d00:	andeq	r0, r0, r0
   12d04:	subsmi	r0, r9, r0
   12d08:	strd	r4, [sp, #-16]!
   12d0c:	mov	r5, r1
   12d10:	str	r6, [sp, #8]
   12d14:	mov	r6, r0
   12d18:	mov	r0, r1
   12d1c:	str	lr, [sp, #12]
   12d20:	ldr	r1, [r6, #8]
   12d24:	ldr	r3, [r6, #24]
   12d28:	blx	r3
   12d2c:	ldr	r3, [r6, #8]
   12d30:	cmp	r0, r3
   12d34:	bcs	12da4 <strspn@plt+0x1eb4>
   12d38:	ldr	r4, [r6]
   12d3c:	ldr	r1, [r4, r0, lsl #3]
   12d40:	add	r4, r4, r0, lsl #3
   12d44:	cmp	r1, #0
   12d48:	beq	12d84 <strspn@plt+0x1e94>
   12d4c:	cmp	r1, r5
   12d50:	bne	12d64 <strspn@plt+0x1e74>
   12d54:	b	12d88 <strspn@plt+0x1e98>
   12d58:	ldr	r1, [r4]
   12d5c:	cmp	r5, r1
   12d60:	beq	12d88 <strspn@plt+0x1e98>
   12d64:	mov	r0, r5
   12d68:	ldr	r3, [r6, #28]
   12d6c:	blx	r3
   12d70:	cmp	r0, #0
   12d74:	bne	12d9c <strspn@plt+0x1eac>
   12d78:	ldr	r4, [r4, #4]
   12d7c:	cmp	r4, #0
   12d80:	bne	12d58 <strspn@plt+0x1e68>
   12d84:	mov	r1, #0
   12d88:	ldrd	r4, [sp]
   12d8c:	mov	r0, r1
   12d90:	ldr	r6, [sp, #8]
   12d94:	add	sp, sp, #12
   12d98:	pop	{pc}		; (ldr pc, [sp], #4)
   12d9c:	ldr	r1, [r4]
   12da0:	b	12d88 <strspn@plt+0x1e98>
   12da4:	bl	10ee4 <abort@plt>
   12da8:	ldr	r3, [r0, #16]
   12dac:	cmp	r3, #0
   12db0:	beq	12e04 <strspn@plt+0x1f14>
   12db4:	ldr	r3, [r0]
   12db8:	ldr	r2, [r0, #4]
   12dbc:	cmp	r3, r2
   12dc0:	bcs	12df8 <strspn@plt+0x1f08>
   12dc4:	ldr	r0, [r3]
   12dc8:	cmp	r0, #0
   12dcc:	bxne	lr
   12dd0:	sub	r2, r2, #1
   12dd4:	sub	r2, r2, r3
   12dd8:	bic	r2, r2, #7
   12ddc:	add	r2, r3, r2
   12de0:	b	12df0 <strspn@plt+0x1f00>
   12de4:	ldr	r0, [r3, #8]!
   12de8:	cmp	r0, #0
   12dec:	bxne	lr
   12df0:	cmp	r3, r2
   12df4:	bne	12de4 <strspn@plt+0x1ef4>
   12df8:	str	r4, [sp, #-8]!
   12dfc:	str	lr, [sp, #4]
   12e00:	bl	10ee4 <abort@plt>
   12e04:	mov	r0, r3
   12e08:	bx	lr
   12e0c:	strd	r4, [sp, #-16]!
   12e10:	mov	r5, r0
   12e14:	mov	r4, r1
   12e18:	mov	r0, r1
   12e1c:	ldr	r1, [r5, #8]
   12e20:	ldr	r3, [r5, #24]
   12e24:	str	r6, [sp, #8]
   12e28:	str	lr, [sp, #12]
   12e2c:	blx	r3
   12e30:	ldr	r3, [r5, #8]
   12e34:	cmp	r0, r3
   12e38:	bcs	12ea0 <strspn@plt+0x1fb0>
   12e3c:	ldr	r2, [r5]
   12e40:	add	r2, r2, r0, lsl #3
   12e44:	mov	r3, r2
   12e48:	b	12e54 <strspn@plt+0x1f64>
   12e4c:	cmp	r3, #0
   12e50:	beq	12e6c <strspn@plt+0x1f7c>
   12e54:	ldm	r3, {r1, r3}
   12e58:	cmp	r1, r4
   12e5c:	bne	12e4c <strspn@plt+0x1f5c>
   12e60:	cmp	r3, #0
   12e64:	ldrne	r0, [r3]
   12e68:	bne	12e90 <strspn@plt+0x1fa0>
   12e6c:	ldr	r3, [r5, #4]
   12e70:	b	12e80 <strspn@plt+0x1f90>
   12e74:	ldr	r0, [r2]
   12e78:	cmp	r0, #0
   12e7c:	bne	12e90 <strspn@plt+0x1fa0>
   12e80:	add	r2, r2, #8
   12e84:	cmp	r3, r2
   12e88:	bhi	12e74 <strspn@plt+0x1f84>
   12e8c:	mov	r0, #0
   12e90:	ldrd	r4, [sp]
   12e94:	ldr	r6, [sp, #8]
   12e98:	add	sp, sp, #12
   12e9c:	pop	{pc}		; (ldr pc, [sp], #4)
   12ea0:	bl	10ee4 <abort@plt>
   12ea4:	strd	r4, [sp, #-16]!
   12ea8:	mov	r3, #0
   12eac:	ldr	r5, [r0]
   12eb0:	str	r6, [sp, #8]
   12eb4:	str	lr, [sp, #12]
   12eb8:	ldr	lr, [r0, #4]
   12ebc:	cmp	lr, r5
   12ec0:	bls	12edc <strspn@plt+0x1fec>
   12ec4:	ldr	ip, [r5]
   12ec8:	cmp	ip, #0
   12ecc:	bne	12ef0 <strspn@plt+0x2000>
   12ed0:	add	r5, r5, #8
   12ed4:	cmp	r5, lr
   12ed8:	bcc	12ec4 <strspn@plt+0x1fd4>
   12edc:	ldrd	r4, [sp]
   12ee0:	mov	r0, r3
   12ee4:	ldr	r6, [sp, #8]
   12ee8:	add	sp, sp, #12
   12eec:	pop	{pc}		; (ldr pc, [sp], #4)
   12ef0:	cmp	r2, r3
   12ef4:	bls	12edc <strspn@plt+0x1fec>
   12ef8:	str	ip, [r1, r3, lsl #2]
   12efc:	add	r4, r3, #1
   12f00:	lsl	lr, r3, #2
   12f04:	ldr	ip, [r5, #4]
   12f08:	cmp	ip, #0
   12f0c:	beq	12f6c <strspn@plt+0x207c>
   12f10:	cmp	r2, r4
   12f14:	bls	12f60 <strspn@plt+0x2070>
   12f18:	ldr	r6, [ip]
   12f1c:	add	r3, r3, #2
   12f20:	str	r6, [r1, r4, lsl #2]
   12f24:	ldr	ip, [ip, #4]
   12f28:	cmp	ip, #0
   12f2c:	beq	12f58 <strspn@plt+0x2068>
   12f30:	add	lr, lr, #4
   12f34:	add	lr, r1, lr
   12f38:	cmp	r2, r3
   12f3c:	add	r3, r3, #1
   12f40:	beq	12f64 <strspn@plt+0x2074>
   12f44:	ldr	r4, [ip]
   12f48:	str	r4, [lr, #4]!
   12f4c:	ldr	ip, [ip, #4]
   12f50:	cmp	ip, #0
   12f54:	bne	12f38 <strspn@plt+0x2048>
   12f58:	ldr	lr, [r0, #4]
   12f5c:	b	12ed0 <strspn@plt+0x1fe0>
   12f60:	mov	r2, r4
   12f64:	mov	r3, r2
   12f68:	b	12edc <strspn@plt+0x1fec>
   12f6c:	mov	r3, r4
   12f70:	ldr	lr, [r0, #4]
   12f74:	b	12ed0 <strspn@plt+0x1fe0>
   12f78:	strd	r4, [sp, #-32]!	; 0xffffffe0
   12f7c:	ldr	r3, [r0, #4]
   12f80:	strd	r6, [sp, #8]
   12f84:	strd	r8, [sp, #16]
   12f88:	ldr	r8, [r0]
   12f8c:	str	sl, [sp, #24]
   12f90:	str	lr, [sp, #28]
   12f94:	cmp	r3, r8
   12f98:	bls	13014 <strspn@plt+0x2124>
   12f9c:	mov	r7, r2
   12fa0:	mov	r6, r1
   12fa4:	mov	r9, r0
   12fa8:	mov	r5, #0
   12fac:	ldr	r0, [r8]
   12fb0:	cmp	r0, #0
   12fb4:	bne	12fe0 <strspn@plt+0x20f0>
   12fb8:	add	r8, r8, #8
   12fbc:	cmp	r8, r3
   12fc0:	bcc	12fac <strspn@plt+0x20bc>
   12fc4:	mov	r0, r5
   12fc8:	ldrd	r4, [sp]
   12fcc:	ldrd	r6, [sp, #8]
   12fd0:	ldrd	r8, [sp, #16]
   12fd4:	ldr	sl, [sp, #24]
   12fd8:	add	sp, sp, #28
   12fdc:	pop	{pc}		; (ldr pc, [sp], #4)
   12fe0:	mov	r4, r8
   12fe4:	b	12fec <strspn@plt+0x20fc>
   12fe8:	ldr	r0, [r4]
   12fec:	mov	r1, r7
   12ff0:	blx	r6
   12ff4:	cmp	r0, #0
   12ff8:	beq	12fc4 <strspn@plt+0x20d4>
   12ffc:	ldr	r4, [r4, #4]
   13000:	add	r5, r5, #1
   13004:	cmp	r4, #0
   13008:	bne	12fe8 <strspn@plt+0x20f8>
   1300c:	ldr	r3, [r9, #4]
   13010:	b	12fb8 <strspn@plt+0x20c8>
   13014:	mov	r5, #0
   13018:	b	12fc4 <strspn@plt+0x20d4>
   1301c:	ldrb	r2, [r0]
   13020:	cmp	r2, #0
   13024:	beq	13050 <strspn@plt+0x2160>
   13028:	mov	r3, #0
   1302c:	rsb	r3, r3, r3, lsl #5
   13030:	add	r3, r3, r2
   13034:	ldrb	r2, [r0, #1]!
   13038:	udiv	ip, r3, r1
   1303c:	cmp	r2, #0
   13040:	mls	r3, r1, ip, r3
   13044:	bne	1302c <strspn@plt+0x213c>
   13048:	mov	r0, r3
   1304c:	bx	lr
   13050:	mov	r3, r2
   13054:	mov	r0, r3
   13058:	bx	lr
   1305c:	movw	r3, #38904	; 0x97f8
   13060:	movt	r3, #1
   13064:	strd	r4, [sp, #-8]!
   13068:	ldrd	r4, [r3]
   1306c:	ldr	r1, [r3, #16]
   13070:	ldrd	r2, [r3, #8]
   13074:	strd	r4, [r0]
   13078:	ldrd	r4, [sp]
   1307c:	add	sp, sp, #8
   13080:	strd	r2, [r0, #8]
   13084:	str	r1, [r0, #16]
   13088:	bx	lr
   1308c:	cmp	r2, #0
   13090:	strd	r4, [sp, #-24]!	; 0xffffffe8
   13094:	movw	r4, #10064	; 0x2750
   13098:	movt	r4, #1
   1309c:	movne	r4, r2
   130a0:	strd	r6, [sp, #8]
   130a4:	cmp	r3, #0
   130a8:	str	r8, [sp, #16]
   130ac:	mov	r8, r0
   130b0:	mov	r0, #40	; 0x28
   130b4:	movw	r5, #10080	; 0x2760
   130b8:	movt	r5, #1
   130bc:	mov	r7, r1
   130c0:	str	lr, [sp, #20]
   130c4:	movne	r5, r3
   130c8:	bl	189a4 <strspn@plt+0x7ab4>
   130cc:	subs	r6, r0, #0
   130d0:	beq	13114 <strspn@plt+0x2224>
   130d4:	cmp	r7, #0
   130d8:	movw	r3, #38904	; 0x97f8
   130dc:	movt	r3, #1
   130e0:	beq	131a0 <strspn@plt+0x22b0>
   130e4:	cmp	r7, r3
   130e8:	str	r7, [r6, #20]
   130ec:	beq	131a4 <strspn@plt+0x22b4>
   130f0:	vldr	s14, [pc, #456]	; 132c0 <strspn@plt+0x23d0>
   130f4:	vldr	s15, [r7, #8]
   130f8:	vcmpe.f32	s15, s14
   130fc:	vmrs	APSR_nzcv, fpscr
   13100:	bgt	1312c <strspn@plt+0x223c>
   13104:	str	r3, [r6, #20]
   13108:	mov	r0, r6
   1310c:	mov	r6, #0
   13110:	bl	126ec <strspn@plt+0x17fc>
   13114:	mov	r0, r6
   13118:	ldrd	r4, [sp]
   1311c:	ldrd	r6, [sp, #8]
   13120:	ldr	r8, [sp, #16]
   13124:	add	sp, sp, #20
   13128:	pop	{pc}		; (ldr pc, [sp], #4)
   1312c:	vldr	s13, [pc, #400]	; 132c4 <strspn@plt+0x23d4>
   13130:	vcmpe.f32	s15, s13
   13134:	vmrs	APSR_nzcv, fpscr
   13138:	bpl	13104 <strspn@plt+0x2214>
   1313c:	vldr	s13, [pc, #388]	; 132c8 <strspn@plt+0x23d8>
   13140:	vldr	s12, [r7, #12]
   13144:	vcmpe.f32	s12, s13
   13148:	vmrs	APSR_nzcv, fpscr
   1314c:	ble	13104 <strspn@plt+0x2214>
   13150:	vldr	s13, [r7]
   13154:	vcmpe.f32	s13, #0.0
   13158:	vmrs	APSR_nzcv, fpscr
   1315c:	blt	13104 <strspn@plt+0x2214>
   13160:	vadd.f32	s14, s13, s14
   13164:	vldr	s13, [r7, #4]
   13168:	vcmpe.f32	s14, s13
   1316c:	vmrs	APSR_nzcv, fpscr
   13170:	bpl	13104 <strspn@plt+0x2214>
   13174:	vldr	s12, [pc, #336]	; 132cc <strspn@plt+0x23dc>
   13178:	vcmpe.f32	s13, s12
   1317c:	vmrs	APSR_nzcv, fpscr
   13180:	bhi	13104 <strspn@plt+0x2214>
   13184:	vcmpe.f32	s15, s14
   13188:	vmrs	APSR_nzcv, fpscr
   1318c:	ble	13104 <strspn@plt+0x2214>
   13190:	ldrb	r3, [r7, #16]
   13194:	cmp	r3, #0
   13198:	bne	131cc <strspn@plt+0x22dc>
   1319c:	b	131a8 <strspn@plt+0x22b8>
   131a0:	str	r3, [r6, #20]
   131a4:	vldr	s15, [pc, #292]	; 132d0 <strspn@plt+0x23e0>
   131a8:	vmov	s14, r8
   131ac:	vldr	s13, [pc, #288]	; 132d4 <strspn@plt+0x23e4>
   131b0:	vcvt.f32.u32	s12, s14
   131b4:	vdiv.f32	s14, s12, s15
   131b8:	vcmpe.f32	s14, s13
   131bc:	vmrs	APSR_nzcv, fpscr
   131c0:	bge	13254 <strspn@plt+0x2364>
   131c4:	vcvt.u32.f32	s15, s14
   131c8:	vmov	r8, s15
   131cc:	cmp	r8, #10
   131d0:	movcs	r3, r8
   131d4:	movcc	r3, #10
   131d8:	orr	r3, r3, #1
   131dc:	cmn	r3, #1
   131e0:	beq	13254 <strspn@plt+0x2364>
   131e4:	movw	lr, #43691	; 0xaaab
   131e8:	movt	lr, #43690	; 0xaaaa
   131ec:	umull	r1, r2, lr, r3
   131f0:	cmp	r3, #9
   131f4:	lsr	r2, r2, #1
   131f8:	add	r2, r2, r2, lsl #1
   131fc:	sub	r2, r3, r2
   13200:	bls	13240 <strspn@plt+0x2350>
   13204:	cmp	r2, #0
   13208:	beq	13248 <strspn@plt+0x2358>
   1320c:	mov	ip, #16
   13210:	mov	r0, #9
   13214:	mov	r1, #3
   13218:	b	13224 <strspn@plt+0x2334>
   1321c:	cmp	r2, #0
   13220:	beq	13248 <strspn@plt+0x2358>
   13224:	add	r1, r1, #2
   13228:	add	r0, r0, ip
   1322c:	cmp	r0, r3
   13230:	add	ip, ip, #8
   13234:	udiv	r2, r3, r1
   13238:	mls	r2, r1, r2, r3
   1323c:	bcc	1321c <strspn@plt+0x232c>
   13240:	cmp	r2, #0
   13244:	bne	13260 <strspn@plt+0x2370>
   13248:	add	r3, r3, #2
   1324c:	cmn	r3, #1
   13250:	bne	131ec <strspn@plt+0x22fc>
   13254:	mov	r3, #0
   13258:	str	r3, [r6, #8]
   1325c:	b	13108 <strspn@plt+0x2218>
   13260:	lsrs	r2, r3, #30
   13264:	movne	r7, #1
   13268:	moveq	r7, #0
   1326c:	tst	r3, #536870912	; 0x20000000
   13270:	bne	13254 <strspn@plt+0x2364>
   13274:	cmp	r7, #0
   13278:	bne	13254 <strspn@plt+0x2364>
   1327c:	mov	r0, r3
   13280:	mov	r1, #8
   13284:	str	r3, [r6, #8]
   13288:	bl	18930 <strspn@plt+0x7a40>
   1328c:	cmp	r0, #0
   13290:	str	r0, [r6]
   13294:	beq	13108 <strspn@plt+0x2218>
   13298:	ldr	r3, [r6, #8]
   1329c:	str	r7, [r6, #12]
   132a0:	str	r7, [r6, #16]
   132a4:	strd	r4, [r6, #24]
   132a8:	str	r7, [r6, #36]	; 0x24
   132ac:	add	r0, r0, r3, lsl #3
   132b0:	ldr	r3, [sp, #24]
   132b4:	str	r0, [r6, #4]
   132b8:	str	r3, [r6, #32]
   132bc:	b	13114 <strspn@plt+0x2224>
   132c0:	stclcc	12, cr12, [ip, #820]	; 0x334
   132c4:	svccc	0x00666666
   132c8:	svccc	0x008ccccd
   132cc:	svccc	0x00800000
   132d0:	svccc	0x004ccccd
   132d4:	svcmi	0x00800000
   132d8:	strd	r4, [sp, #-24]!	; 0xffffffe8
   132dc:	mov	r5, r0
   132e0:	ldr	r2, [r0, #4]
   132e4:	strd	r6, [sp, #8]
   132e8:	ldr	r6, [r0]
   132ec:	str	r8, [sp, #16]
   132f0:	str	lr, [sp, #20]
   132f4:	cmp	r6, r2
   132f8:	addcc	r6, r6, #8
   132fc:	movcc	r7, #0
   13300:	bcc	13314 <strspn@plt+0x2424>
   13304:	b	13388 <strspn@plt+0x2498>
   13308:	cmp	r2, r6
   1330c:	add	r6, r6, #8
   13310:	bls	13388 <strspn@plt+0x2498>
   13314:	ldr	r3, [r6, #-8]
   13318:	cmp	r3, #0
   1331c:	beq	13308 <strspn@plt+0x2418>
   13320:	ldr	r4, [r6, #-4]
   13324:	ldr	r3, [r5, #32]
   13328:	cmp	r4, #0
   1332c:	beq	13360 <strspn@plt+0x2470>
   13330:	cmp	r3, #0
   13334:	beq	133a8 <strspn@plt+0x24b8>
   13338:	ldr	r0, [r4]
   1333c:	blx	r3
   13340:	ldr	r1, [r4, #4]
   13344:	ldr	r3, [r5, #32]
   13348:	ldr	r2, [r5, #36]	; 0x24
   1334c:	str	r7, [r4]
   13350:	str	r2, [r4, #4]
   13354:	str	r4, [r5, #36]	; 0x24
   13358:	subs	r4, r1, #0
   1335c:	bne	13330 <strspn@plt+0x2440>
   13360:	cmp	r3, #0
   13364:	beq	13370 <strspn@plt+0x2480>
   13368:	ldr	r0, [r6, #-8]
   1336c:	blx	r3
   13370:	str	r7, [r6, #-8]
   13374:	str	r7, [r6, #-4]
   13378:	ldr	r2, [r5, #4]
   1337c:	cmp	r2, r6
   13380:	add	r6, r6, #8
   13384:	bhi	13314 <strspn@plt+0x2424>
   13388:	mov	r3, #0
   1338c:	ldrd	r6, [sp, #8]
   13390:	ldr	r8, [sp, #16]
   13394:	str	r3, [r5, #12]
   13398:	str	r3, [r5, #16]
   1339c:	ldrd	r4, [sp]
   133a0:	add	sp, sp, #20
   133a4:	pop	{pc}		; (ldr pc, [sp], #4)
   133a8:	ldr	r2, [r5, #36]	; 0x24
   133ac:	str	r7, [r4]
   133b0:	ldr	r3, [r4, #4]
   133b4:	str	r2, [r4, #4]
   133b8:	mov	r2, r4
   133bc:	str	r2, [r5, #36]	; 0x24
   133c0:	subs	r4, r3, #0
   133c4:	bne	133ac <strspn@plt+0x24bc>
   133c8:	b	13370 <strspn@plt+0x2480>
   133cc:	strd	r4, [sp, #-16]!
   133d0:	ldr	r2, [r0, #32]
   133d4:	ldr	r5, [r0]
   133d8:	ldr	r3, [r0, #4]
   133dc:	cmp	r2, #0
   133e0:	str	r6, [sp, #8]
   133e4:	mov	r6, r0
   133e8:	str	lr, [sp, #12]
   133ec:	beq	13454 <strspn@plt+0x2564>
   133f0:	ldr	r2, [r0, #16]
   133f4:	cmp	r2, #0
   133f8:	beq	13454 <strspn@plt+0x2564>
   133fc:	cmp	r5, r3
   13400:	bcc	13414 <strspn@plt+0x2524>
   13404:	b	13488 <strspn@plt+0x2598>
   13408:	add	r5, r5, #8
   1340c:	cmp	r5, r3
   13410:	bcs	13450 <strspn@plt+0x2560>
   13414:	ldr	r0, [r5]
   13418:	cmp	r0, #0
   1341c:	beq	13408 <strspn@plt+0x2518>
   13420:	mov	r4, r5
   13424:	b	1342c <strspn@plt+0x253c>
   13428:	ldr	r0, [r4]
   1342c:	ldr	r3, [r6, #32]
   13430:	blx	r3
   13434:	ldr	r4, [r4, #4]
   13438:	cmp	r4, #0
   1343c:	bne	13428 <strspn@plt+0x2538>
   13440:	ldr	r3, [r6, #4]
   13444:	add	r5, r5, #8
   13448:	cmp	r5, r3
   1344c:	bcc	13414 <strspn@plt+0x2524>
   13450:	ldr	r5, [r6]
   13454:	cmp	r3, r5
   13458:	bls	13488 <strspn@plt+0x2598>
   1345c:	ldr	r0, [r5, #4]
   13460:	cmp	r0, #0
   13464:	beq	1347c <strspn@plt+0x258c>
   13468:	ldr	r4, [r0, #4]
   1346c:	bl	126ec <strspn@plt+0x17fc>
   13470:	subs	r0, r4, #0
   13474:	bne	13468 <strspn@plt+0x2578>
   13478:	ldr	r3, [r6, #4]
   1347c:	add	r5, r5, #8
   13480:	cmp	r5, r3
   13484:	bcc	1345c <strspn@plt+0x256c>
   13488:	ldr	r0, [r6, #36]	; 0x24
   1348c:	cmp	r0, #0
   13490:	beq	134a4 <strspn@plt+0x25b4>
   13494:	ldr	r4, [r0, #4]
   13498:	bl	126ec <strspn@plt+0x17fc>
   1349c:	subs	r0, r4, #0
   134a0:	bne	13494 <strspn@plt+0x25a4>
   134a4:	ldr	r0, [r6]
   134a8:	bl	126ec <strspn@plt+0x17fc>
   134ac:	mov	r0, r6
   134b0:	ldrd	r4, [sp]
   134b4:	ldr	r6, [sp, #8]
   134b8:	ldr	lr, [sp, #12]
   134bc:	add	sp, sp, #16
   134c0:	b	126ec <strspn@plt+0x17fc>
   134c4:	ldr	r3, [r0, #20]
   134c8:	strd	r4, [sp, #-20]!	; 0xffffffec
   134cc:	mov	r5, r0
   134d0:	ldrb	r2, [r3, #16]
   134d4:	strd	r6, [sp, #8]
   134d8:	str	lr, [sp, #16]
   134dc:	sub	sp, sp, #44	; 0x2c
   134e0:	cmp	r2, #0
   134e4:	bne	13510 <strspn@plt+0x2620>
   134e8:	vmov	s15, r1
   134ec:	vldr	s12, [r3, #8]
   134f0:	vldr	s13, [pc, #444]	; 136b4 <strspn@plt+0x27c4>
   134f4:	vcvt.f32.u32	s15, s15
   134f8:	vdiv.f32	s14, s15, s12
   134fc:	vcmpe.f32	s14, s13
   13500:	vmrs	APSR_nzcv, fpscr
   13504:	vcvtlt.u32.f32	s15, s14
   13508:	vmovlt	r1, s15
   1350c:	bge	13594 <strspn@plt+0x26a4>
   13510:	cmp	r1, #10
   13514:	movcc	r1, #10
   13518:	orr	r4, r1, #1
   1351c:	cmn	r4, #1
   13520:	beq	13594 <strspn@plt+0x26a4>
   13524:	movw	ip, #43691	; 0xaaab
   13528:	movt	ip, #43690	; 0xaaaa
   1352c:	umull	r2, r3, ip, r4
   13530:	cmp	r4, #9
   13534:	lsr	r3, r3, #1
   13538:	add	r3, r3, r3, lsl #1
   1353c:	sub	r3, r4, r3
   13540:	bls	13580 <strspn@plt+0x2690>
   13544:	cmp	r3, #0
   13548:	beq	13588 <strspn@plt+0x2698>
   1354c:	mov	r0, #16
   13550:	mov	r1, #9
   13554:	mov	r2, #3
   13558:	b	13568 <strspn@plt+0x2678>
   1355c:	cmp	r3, #0
   13560:	add	r0, r0, #8
   13564:	beq	13588 <strspn@plt+0x2698>
   13568:	add	r2, r2, #2
   1356c:	add	r1, r1, r0
   13570:	cmp	r1, r4
   13574:	udiv	r3, r4, r2
   13578:	mls	r3, r2, r3, r4
   1357c:	bcc	1355c <strspn@plt+0x266c>
   13580:	cmp	r3, #0
   13584:	bne	135b0 <strspn@plt+0x26c0>
   13588:	add	r4, r4, #2
   1358c:	cmn	r4, #1
   13590:	bne	1352c <strspn@plt+0x263c>
   13594:	mov	r4, #0
   13598:	mov	r0, r4
   1359c:	add	sp, sp, #44	; 0x2c
   135a0:	ldrd	r4, [sp]
   135a4:	ldrd	r6, [sp, #8]
   135a8:	add	sp, sp, #16
   135ac:	pop	{pc}		; (ldr pc, [sp], #4)
   135b0:	lsrs	r3, r4, #30
   135b4:	movne	r6, #1
   135b8:	moveq	r6, #0
   135bc:	tst	r4, #536870912	; 0x20000000
   135c0:	bne	13594 <strspn@plt+0x26a4>
   135c4:	cmp	r6, #0
   135c8:	bne	13594 <strspn@plt+0x26a4>
   135cc:	ldr	r3, [r5, #8]
   135d0:	cmp	r3, r4
   135d4:	beq	1367c <strspn@plt+0x278c>
   135d8:	mov	r1, #8
   135dc:	mov	r0, r4
   135e0:	bl	18930 <strspn@plt+0x7a40>
   135e4:	cmp	r0, #0
   135e8:	str	r0, [sp]
   135ec:	beq	13594 <strspn@plt+0x26a4>
   135f0:	add	r3, r0, r4, lsl #3
   135f4:	ldr	r7, [r5, #20]
   135f8:	mov	r2, r6
   135fc:	mov	r0, sp
   13600:	mov	r1, r5
   13604:	ldr	lr, [r5, #28]
   13608:	stmib	sp, {r3, r4, r6}
   1360c:	ldr	r4, [r5, #24]
   13610:	strd	r6, [sp, #16]
   13614:	ldr	ip, [r5, #32]
   13618:	ldr	r3, [r5, #36]	; 0x24
   1361c:	str	r4, [sp, #24]
   13620:	str	lr, [sp, #28]
   13624:	str	ip, [sp, #32]
   13628:	str	r3, [sp, #36]	; 0x24
   1362c:	bl	128d0 <strspn@plt+0x19e0>
   13630:	subs	r4, r0, #0
   13634:	bne	13684 <strspn@plt+0x2794>
   13638:	ldr	r3, [sp, #36]	; 0x24
   1363c:	mov	r2, #1
   13640:	mov	r1, sp
   13644:	mov	r0, r5
   13648:	str	r3, [r5, #36]	; 0x24
   1364c:	bl	128d0 <strspn@plt+0x19e0>
   13650:	cmp	r0, #0
   13654:	beq	136b0 <strspn@plt+0x27c0>
   13658:	mov	r1, sp
   1365c:	mov	r0, r5
   13660:	mov	r2, r4
   13664:	bl	128d0 <strspn@plt+0x19e0>
   13668:	cmp	r0, #0
   1366c:	beq	136b0 <strspn@plt+0x27c0>
   13670:	ldr	r0, [sp]
   13674:	bl	126ec <strspn@plt+0x17fc>
   13678:	b	13598 <strspn@plt+0x26a8>
   1367c:	mov	r4, #1
   13680:	b	13598 <strspn@plt+0x26a8>
   13684:	ldr	r0, [r5]
   13688:	bl	126ec <strspn@plt+0x17fc>
   1368c:	ldrd	r2, [sp]
   13690:	ldr	r1, [sp, #8]
   13694:	strd	r2, [r5]
   13698:	ldr	r2, [sp, #12]
   1369c:	str	r1, [r5, #8]
   136a0:	ldr	r3, [sp, #36]	; 0x24
   136a4:	str	r2, [r5, #12]
   136a8:	str	r3, [r5, #36]	; 0x24
   136ac:	b	13598 <strspn@plt+0x26a8>
   136b0:	bl	10ee4 <abort@plt>
   136b4:	svcmi	0x00800000
   136b8:	strd	r4, [sp, #-16]!
   136bc:	str	r6, [sp, #8]
   136c0:	subs	r6, r1, #0
   136c4:	str	lr, [sp, #12]
   136c8:	sub	sp, sp, #8
   136cc:	beq	13858 <strspn@plt+0x2968>
   136d0:	mov	r3, #0
   136d4:	mov	r5, r2
   136d8:	add	r2, sp, #4
   136dc:	mov	r4, r0
   136e0:	bl	12770 <strspn@plt+0x1880>
   136e4:	subs	r3, r0, #0
   136e8:	beq	13714 <strspn@plt+0x2824>
   136ec:	cmp	r5, #0
   136f0:	moveq	r0, r5
   136f4:	beq	13700 <strspn@plt+0x2810>
   136f8:	mov	r0, #0
   136fc:	str	r3, [r5]
   13700:	add	sp, sp, #8
   13704:	ldrd	r4, [sp]
   13708:	ldr	r6, [sp, #8]
   1370c:	add	sp, sp, #12
   13710:	pop	{pc}		; (ldr pc, [sp], #4)
   13714:	vldr	s15, [r4, #8]
   13718:	vldr	s14, [r4, #12]
   1371c:	ldr	r3, [r4, #20]
   13720:	vcvt.f32.u32	s15, s15
   13724:	vcvt.f32.u32	s14, s14
   13728:	vldr	s13, [r3, #8]
   1372c:	vmul.f32	s12, s13, s15
   13730:	vcmpe.f32	s14, s12
   13734:	vmrs	APSR_nzcv, fpscr
   13738:	bgt	13780 <strspn@plt+0x2890>
   1373c:	ldr	r2, [sp, #4]
   13740:	ldr	r3, [r2]
   13744:	cmp	r3, #0
   13748:	beq	13884 <strspn@plt+0x2994>
   1374c:	ldr	r3, [r4, #36]	; 0x24
   13750:	cmp	r3, #0
   13754:	beq	138a8 <strspn@plt+0x29b8>
   13758:	ldr	r1, [r3, #4]
   1375c:	str	r1, [r4, #36]	; 0x24
   13760:	ldr	r1, [r4, #16]
   13764:	mov	r0, #1
   13768:	ldr	ip, [r2, #4]
   1376c:	add	r1, r1, r0
   13770:	stm	r3, {r6, ip}
   13774:	str	r3, [r2, #4]
   13778:	str	r1, [r4, #16]
   1377c:	b	13700 <strspn@plt+0x2810>
   13780:	movw	r2, #38904	; 0x97f8
   13784:	movt	r2, #1
   13788:	cmp	r3, r2
   1378c:	beq	138c0 <strspn@plt+0x29d0>
   13790:	vldr	s12, [pc, #320]	; 138d8 <strspn@plt+0x29e8>
   13794:	vcmpe.f32	s13, s12
   13798:	vmrs	APSR_nzcv, fpscr
   1379c:	ble	1385c <strspn@plt+0x296c>
   137a0:	vldr	s11, [pc, #308]	; 138dc <strspn@plt+0x29ec>
   137a4:	vcmpe.f32	s13, s11
   137a8:	vmrs	APSR_nzcv, fpscr
   137ac:	bpl	1385c <strspn@plt+0x296c>
   137b0:	vldr	s10, [pc, #296]	; 138e0 <strspn@plt+0x29f0>
   137b4:	vldr	s11, [r3, #12]
   137b8:	vcmpe.f32	s11, s10
   137bc:	vmrs	APSR_nzcv, fpscr
   137c0:	ble	1385c <strspn@plt+0x296c>
   137c4:	vldr	s10, [r3]
   137c8:	vcmpe.f32	s10, #0.0
   137cc:	vmrs	APSR_nzcv, fpscr
   137d0:	blt	1385c <strspn@plt+0x296c>
   137d4:	vadd.f32	s12, s10, s12
   137d8:	vldr	s10, [r3, #4]
   137dc:	vcmpe.f32	s12, s10
   137e0:	vmrs	APSR_nzcv, fpscr
   137e4:	bpl	1385c <strspn@plt+0x296c>
   137e8:	vldr	s9, [pc, #244]	; 138e4 <strspn@plt+0x29f4>
   137ec:	vcmpe.f32	s10, s9
   137f0:	vmrs	APSR_nzcv, fpscr
   137f4:	bhi	1385c <strspn@plt+0x296c>
   137f8:	vcmpe.f32	s13, s12
   137fc:	vmrs	APSR_nzcv, fpscr
   13800:	ble	1385c <strspn@plt+0x296c>
   13804:	ldrb	r3, [r3, #16]
   13808:	vmul.f32	s15, s15, s11
   1380c:	cmp	r3, #0
   13810:	beq	1387c <strspn@plt+0x298c>
   13814:	vldr	s14, [pc, #204]	; 138e8 <strspn@plt+0x29f8>
   13818:	vcmpe.f32	s15, s14
   1381c:	vmrs	APSR_nzcv, fpscr
   13820:	bge	138b8 <strspn@plt+0x29c8>
   13824:	vcvt.u32.f32	s15, s15
   13828:	mov	r0, r4
   1382c:	vmov	r1, s15
   13830:	bl	134c4 <strspn@plt+0x25d4>
   13834:	cmp	r0, #0
   13838:	beq	138b8 <strspn@plt+0x29c8>
   1383c:	add	r2, sp, #4
   13840:	mov	r3, #0
   13844:	mov	r1, r6
   13848:	mov	r0, r4
   1384c:	bl	12770 <strspn@plt+0x1880>
   13850:	cmp	r0, #0
   13854:	beq	1373c <strspn@plt+0x284c>
   13858:	bl	10ee4 <abort@plt>
   1385c:	vldr	s13, [pc, #136]	; 138ec <strspn@plt+0x29fc>
   13860:	str	r2, [r4, #20]
   13864:	vmul.f32	s12, s15, s13
   13868:	vcmpe.f32	s14, s12
   1386c:	vmrs	APSR_nzcv, fpscr
   13870:	ble	1373c <strspn@plt+0x284c>
   13874:	vldr	s14, [pc, #116]	; 138f0 <strspn@plt+0x2a00>
   13878:	vmul.f32	s15, s15, s14
   1387c:	vmul.f32	s15, s15, s13
   13880:	b	13814 <strspn@plt+0x2924>
   13884:	ldr	r1, [r4, #12]
   13888:	mov	r0, #1
   1388c:	ldr	r3, [r4, #16]
   13890:	str	r6, [r2]
   13894:	add	r2, r1, r0
   13898:	add	r3, r3, r0
   1389c:	str	r2, [r4, #12]
   138a0:	str	r3, [r4, #16]
   138a4:	b	13700 <strspn@plt+0x2810>
   138a8:	mov	r0, #8
   138ac:	bl	189a4 <strspn@plt+0x7ab4>
   138b0:	subs	r3, r0, #0
   138b4:	bne	138d0 <strspn@plt+0x29e0>
   138b8:	mvn	r0, #0
   138bc:	b	13700 <strspn@plt+0x2810>
   138c0:	vldr	s14, [pc, #40]	; 138f0 <strspn@plt+0x2a00>
   138c4:	vldr	s13, [pc, #32]	; 138ec <strspn@plt+0x29fc>
   138c8:	vmul.f32	s15, s15, s14
   138cc:	b	1387c <strspn@plt+0x298c>
   138d0:	ldr	r2, [sp, #4]
   138d4:	b	13760 <strspn@plt+0x2870>
   138d8:	stclcc	12, cr12, [ip, #820]	; 0x334
   138dc:	svccc	0x00666666
   138e0:	svccc	0x008ccccd
   138e4:	svccc	0x00800000
   138e8:	svcmi	0x00800000
   138ec:	svccc	0x004ccccd
   138f0:	svccc	0x00b4fdf4
   138f4:	strd	r4, [sp, #-16]!
   138f8:	str	r6, [sp, #8]
   138fc:	subs	r6, r1, #0
   13900:	str	lr, [sp, #12]
   13904:	sub	sp, sp, #8
   13908:	beq	13a84 <strspn@plt+0x2b94>
   1390c:	mov	r3, #0
   13910:	add	r2, sp, #4
   13914:	mov	r4, r0
   13918:	bl	12770 <strspn@plt+0x1880>
   1391c:	subs	r5, r0, #0
   13920:	beq	1393c <strspn@plt+0x2a4c>
   13924:	mov	r0, r5
   13928:	add	sp, sp, #8
   1392c:	ldrd	r4, [sp]
   13930:	ldr	r6, [sp, #8]
   13934:	add	sp, sp, #12
   13938:	pop	{pc}		; (ldr pc, [sp], #4)
   1393c:	vldr	s15, [r4, #8]
   13940:	vldr	s14, [r4, #12]
   13944:	ldr	r3, [r4, #20]
   13948:	vcvt.f32.u32	s15, s15
   1394c:	vcvt.f32.u32	s14, s14
   13950:	vldr	s13, [r3, #8]
   13954:	vmul.f32	s12, s13, s15
   13958:	vcmpe.f32	s14, s12
   1395c:	vmrs	APSR_nzcv, fpscr
   13960:	bgt	139ac <strspn@plt+0x2abc>
   13964:	ldr	r3, [sp, #4]
   13968:	ldr	r2, [r3]
   1396c:	cmp	r2, #0
   13970:	beq	13ab0 <strspn@plt+0x2bc0>
   13974:	ldr	r0, [r4, #36]	; 0x24
   13978:	cmp	r0, #0
   1397c:	beq	13ad4 <strspn@plt+0x2be4>
   13980:	ldr	r2, [r0, #4]
   13984:	str	r2, [r4, #36]	; 0x24
   13988:	ldr	r2, [r4, #16]
   1398c:	mov	r5, r6
   13990:	ldr	r1, [r3, #4]
   13994:	str	r6, [r0]
   13998:	add	r2, r2, #1
   1399c:	str	r1, [r0, #4]
   139a0:	str	r0, [r3, #4]
   139a4:	str	r2, [r4, #16]
   139a8:	b	13924 <strspn@plt+0x2a34>
   139ac:	movw	r2, #38904	; 0x97f8
   139b0:	movt	r2, #1
   139b4:	cmp	r3, r2
   139b8:	beq	13aec <strspn@plt+0x2bfc>
   139bc:	vldr	s12, [pc, #312]	; 13afc <strspn@plt+0x2c0c>
   139c0:	vcmpe.f32	s13, s12
   139c4:	vmrs	APSR_nzcv, fpscr
   139c8:	ble	13a88 <strspn@plt+0x2b98>
   139cc:	vldr	s11, [pc, #300]	; 13b00 <strspn@plt+0x2c10>
   139d0:	vcmpe.f32	s13, s11
   139d4:	vmrs	APSR_nzcv, fpscr
   139d8:	bpl	13a88 <strspn@plt+0x2b98>
   139dc:	vldr	s10, [pc, #288]	; 13b04 <strspn@plt+0x2c14>
   139e0:	vldr	s11, [r3, #12]
   139e4:	vcmpe.f32	s11, s10
   139e8:	vmrs	APSR_nzcv, fpscr
   139ec:	ble	13a88 <strspn@plt+0x2b98>
   139f0:	vldr	s10, [r3]
   139f4:	vcmpe.f32	s10, #0.0
   139f8:	vmrs	APSR_nzcv, fpscr
   139fc:	blt	13a88 <strspn@plt+0x2b98>
   13a00:	vadd.f32	s12, s10, s12
   13a04:	vldr	s10, [r3, #4]
   13a08:	vcmpe.f32	s12, s10
   13a0c:	vmrs	APSR_nzcv, fpscr
   13a10:	bpl	13a88 <strspn@plt+0x2b98>
   13a14:	vldr	s9, [pc, #236]	; 13b08 <strspn@plt+0x2c18>
   13a18:	vcmpe.f32	s10, s9
   13a1c:	vmrs	APSR_nzcv, fpscr
   13a20:	bhi	13a88 <strspn@plt+0x2b98>
   13a24:	vcmpe.f32	s13, s12
   13a28:	vmrs	APSR_nzcv, fpscr
   13a2c:	ble	13a88 <strspn@plt+0x2b98>
   13a30:	ldrb	r3, [r3, #16]
   13a34:	vmul.f32	s15, s15, s11
   13a38:	cmp	r3, #0
   13a3c:	beq	13aa8 <strspn@plt+0x2bb8>
   13a40:	vldr	s14, [pc, #196]	; 13b0c <strspn@plt+0x2c1c>
   13a44:	vcmpe.f32	s15, s14
   13a48:	vmrs	APSR_nzcv, fpscr
   13a4c:	bge	13924 <strspn@plt+0x2a34>
   13a50:	vcvt.u32.f32	s15, s15
   13a54:	mov	r0, r4
   13a58:	vmov	r1, s15
   13a5c:	bl	134c4 <strspn@plt+0x25d4>
   13a60:	cmp	r0, #0
   13a64:	beq	13924 <strspn@plt+0x2a34>
   13a68:	add	r2, sp, #4
   13a6c:	mov	r3, #0
   13a70:	mov	r1, r6
   13a74:	mov	r0, r4
   13a78:	bl	12770 <strspn@plt+0x1880>
   13a7c:	cmp	r0, #0
   13a80:	beq	13964 <strspn@plt+0x2a74>
   13a84:	bl	10ee4 <abort@plt>
   13a88:	vldr	s13, [pc, #128]	; 13b10 <strspn@plt+0x2c20>
   13a8c:	str	r2, [r4, #20]
   13a90:	vmul.f32	s12, s15, s13
   13a94:	vcmpe.f32	s14, s12
   13a98:	vmrs	APSR_nzcv, fpscr
   13a9c:	ble	13964 <strspn@plt+0x2a74>
   13aa0:	vldr	s14, [pc, #108]	; 13b14 <strspn@plt+0x2c24>
   13aa4:	vmul.f32	s15, s15, s14
   13aa8:	vmul.f32	s15, s15, s13
   13aac:	b	13a40 <strspn@plt+0x2b50>
   13ab0:	ldr	r2, [r4, #12]
   13ab4:	mov	r5, r6
   13ab8:	str	r6, [r3]
   13abc:	ldr	r3, [r4, #16]
   13ac0:	add	r2, r2, #1
   13ac4:	add	r3, r3, #1
   13ac8:	str	r2, [r4, #12]
   13acc:	str	r3, [r4, #16]
   13ad0:	b	13924 <strspn@plt+0x2a34>
   13ad4:	mov	r0, #8
   13ad8:	bl	189a4 <strspn@plt+0x7ab4>
   13adc:	cmp	r0, #0
   13ae0:	beq	13924 <strspn@plt+0x2a34>
   13ae4:	ldr	r3, [sp, #4]
   13ae8:	b	13988 <strspn@plt+0x2a98>
   13aec:	vldr	s14, [pc, #32]	; 13b14 <strspn@plt+0x2c24>
   13af0:	vldr	s13, [pc, #24]	; 13b10 <strspn@plt+0x2c20>
   13af4:	vmul.f32	s15, s15, s14
   13af8:	b	13aa8 <strspn@plt+0x2bb8>
   13afc:	stclcc	12, cr12, [ip, #820]	; 0x334
   13b00:	svccc	0x00666666
   13b04:	svccc	0x008ccccd
   13b08:	svccc	0x00800000
   13b0c:	svcmi	0x00800000
   13b10:	svccc	0x004ccccd
   13b14:	svccc	0x00b4fdf4
   13b18:	strd	r4, [sp, #-16]!
   13b1c:	mov	r3, #1
   13b20:	mov	r4, r0
   13b24:	str	r6, [sp, #8]
   13b28:	str	lr, [sp, #12]
   13b2c:	sub	sp, sp, #8
   13b30:	add	r2, sp, #4
   13b34:	bl	12770 <strspn@plt+0x1880>
   13b38:	subs	r5, r0, #0
   13b3c:	beq	13b5c <strspn@plt+0x2c6c>
   13b40:	ldr	r2, [sp, #4]
   13b44:	ldr	r3, [r4, #16]
   13b48:	ldr	r2, [r2]
   13b4c:	sub	r3, r3, #1
   13b50:	str	r3, [r4, #16]
   13b54:	cmp	r2, #0
   13b58:	beq	13b74 <strspn@plt+0x2c84>
   13b5c:	mov	r0, r5
   13b60:	add	sp, sp, #8
   13b64:	ldrd	r4, [sp]
   13b68:	ldr	r6, [sp, #8]
   13b6c:	add	sp, sp, #12
   13b70:	pop	{pc}		; (ldr pc, [sp], #4)
   13b74:	vldr	s15, [r4, #8]
   13b78:	ldr	r3, [r4, #12]
   13b7c:	ldr	r2, [r4, #20]
   13b80:	vcvt.f32.u32	s15, s15
   13b84:	sub	r3, r3, #1
   13b88:	vmov	s14, r3
   13b8c:	vldr	s13, [r2]
   13b90:	str	r3, [r4, #12]
   13b94:	vmul.f32	s12, s13, s15
   13b98:	vcvt.f32.u32	s14, s14
   13b9c:	vcmpe.f32	s14, s12
   13ba0:	vmrs	APSR_nzcv, fpscr
   13ba4:	bpl	13b5c <strspn@plt+0x2c6c>
   13ba8:	movw	r3, #38904	; 0x97f8
   13bac:	movt	r3, #1
   13bb0:	cmp	r2, r3
   13bb4:	beq	13c94 <strspn@plt+0x2da4>
   13bb8:	vldr	s11, [pc, #224]	; 13ca0 <strspn@plt+0x2db0>
   13bbc:	vldr	s12, [r2, #8]
   13bc0:	vcmpe.f32	s12, s11
   13bc4:	vmrs	APSR_nzcv, fpscr
   13bc8:	ble	13c7c <strspn@plt+0x2d8c>
   13bcc:	vldr	s10, [pc, #208]	; 13ca4 <strspn@plt+0x2db4>
   13bd0:	vcmpe.f32	s12, s10
   13bd4:	vmrs	APSR_nzcv, fpscr
   13bd8:	bpl	13c7c <strspn@plt+0x2d8c>
   13bdc:	vldr	s10, [pc, #196]	; 13ca8 <strspn@plt+0x2db8>
   13be0:	vldr	s9, [r2, #12]
   13be4:	vcmpe.f32	s9, s10
   13be8:	vmrs	APSR_nzcv, fpscr
   13bec:	ble	13c7c <strspn@plt+0x2d8c>
   13bf0:	vcmpe.f32	s13, #0.0
   13bf4:	vmrs	APSR_nzcv, fpscr
   13bf8:	blt	13c7c <strspn@plt+0x2d8c>
   13bfc:	vadd.f32	s13, s13, s11
   13c00:	vldr	s11, [r2, #4]
   13c04:	vcmpe.f32	s13, s11
   13c08:	vmrs	APSR_nzcv, fpscr
   13c0c:	bpl	13c7c <strspn@plt+0x2d8c>
   13c10:	vldr	s10, [pc, #148]	; 13cac <strspn@plt+0x2dbc>
   13c14:	vcmpe.f32	s11, s10
   13c18:	vmrs	APSR_nzcv, fpscr
   13c1c:	bhi	13c7c <strspn@plt+0x2d8c>
   13c20:	vcmpe.f32	s12, s13
   13c24:	vmrs	APSR_nzcv, fpscr
   13c28:	ble	13c7c <strspn@plt+0x2d8c>
   13c2c:	ldrb	r3, [r2, #16]
   13c30:	vmul.f32	s15, s15, s11
   13c34:	cmp	r3, #0
   13c38:	beq	13c98 <strspn@plt+0x2da8>
   13c3c:	vcvt.u32.f32	s15, s15
   13c40:	mov	r0, r4
   13c44:	vmov	r1, s15
   13c48:	bl	134c4 <strspn@plt+0x25d4>
   13c4c:	cmp	r0, #0
   13c50:	bne	13b5c <strspn@plt+0x2c6c>
   13c54:	ldr	r0, [r4, #36]	; 0x24
   13c58:	cmp	r0, #0
   13c5c:	beq	13c70 <strspn@plt+0x2d80>
   13c60:	ldr	r6, [r0, #4]
   13c64:	bl	126ec <strspn@plt+0x17fc>
   13c68:	subs	r0, r6, #0
   13c6c:	bne	13c60 <strspn@plt+0x2d70>
   13c70:	mov	r3, #0
   13c74:	str	r3, [r4, #36]	; 0x24
   13c78:	b	13b5c <strspn@plt+0x2c6c>
   13c7c:	vldr	s13, [pc, #44]	; 13cb0 <strspn@plt+0x2dc0>
   13c80:	str	r3, [r4, #20]
   13c84:	vmul.f32	s13, s15, s13
   13c88:	vcmpe.f32	s14, s13
   13c8c:	vmrs	APSR_nzcv, fpscr
   13c90:	bpl	13b5c <strspn@plt+0x2c6c>
   13c94:	vldr	s12, [pc, #24]	; 13cb4 <strspn@plt+0x2dc4>
   13c98:	vmul.f32	s15, s15, s12
   13c9c:	b	13c3c <strspn@plt+0x2d4c>
   13ca0:	stclcc	12, cr12, [ip, #820]	; 0x334
   13ca4:	svccc	0x00666666
   13ca8:	svccc	0x008ccccd
   13cac:	svccc	0x00800000
   13cb0:	andeq	r0, r0, r0
   13cb4:	svccc	0x004ccccd
   13cb8:	strd	r4, [sp, #-16]!
   13cbc:	mov	r3, #1
   13cc0:	mov	r4, r0
   13cc4:	str	r6, [sp, #8]
   13cc8:	str	lr, [sp, #12]
   13ccc:	sub	sp, sp, #8
   13cd0:	add	r2, sp, #4
   13cd4:	bl	12770 <strspn@plt+0x1880>
   13cd8:	subs	r5, r0, #0
   13cdc:	beq	13cfc <strspn@plt+0x2e0c>
   13ce0:	ldr	r2, [sp, #4]
   13ce4:	ldr	r3, [r4, #16]
   13ce8:	ldr	r2, [r2]
   13cec:	sub	r3, r3, #1
   13cf0:	str	r3, [r4, #16]
   13cf4:	cmp	r2, #0
   13cf8:	beq	13d14 <strspn@plt+0x2e24>
   13cfc:	mov	r0, r5
   13d00:	add	sp, sp, #8
   13d04:	ldrd	r4, [sp]
   13d08:	ldr	r6, [sp, #8]
   13d0c:	add	sp, sp, #12
   13d10:	pop	{pc}		; (ldr pc, [sp], #4)
   13d14:	vldr	s15, [r4, #8]
   13d18:	ldr	r3, [r4, #12]
   13d1c:	ldr	r2, [r4, #20]
   13d20:	vcvt.f32.u32	s15, s15
   13d24:	sub	r3, r3, #1
   13d28:	vmov	s14, r3
   13d2c:	vldr	s13, [r2]
   13d30:	str	r3, [r4, #12]
   13d34:	vmul.f32	s12, s13, s15
   13d38:	vcvt.f32.u32	s14, s14
   13d3c:	vcmpe.f32	s14, s12
   13d40:	vmrs	APSR_nzcv, fpscr
   13d44:	bpl	13cfc <strspn@plt+0x2e0c>
   13d48:	movw	r3, #38904	; 0x97f8
   13d4c:	movt	r3, #1
   13d50:	cmp	r2, r3
   13d54:	beq	13e34 <strspn@plt+0x2f44>
   13d58:	vldr	s11, [pc, #224]	; 13e40 <strspn@plt+0x2f50>
   13d5c:	vldr	s12, [r2, #8]
   13d60:	vcmpe.f32	s12, s11
   13d64:	vmrs	APSR_nzcv, fpscr
   13d68:	ble	13e1c <strspn@plt+0x2f2c>
   13d6c:	vldr	s10, [pc, #208]	; 13e44 <strspn@plt+0x2f54>
   13d70:	vcmpe.f32	s12, s10
   13d74:	vmrs	APSR_nzcv, fpscr
   13d78:	bpl	13e1c <strspn@plt+0x2f2c>
   13d7c:	vldr	s10, [pc, #196]	; 13e48 <strspn@plt+0x2f58>
   13d80:	vldr	s9, [r2, #12]
   13d84:	vcmpe.f32	s9, s10
   13d88:	vmrs	APSR_nzcv, fpscr
   13d8c:	ble	13e1c <strspn@plt+0x2f2c>
   13d90:	vcmpe.f32	s13, #0.0
   13d94:	vmrs	APSR_nzcv, fpscr
   13d98:	blt	13e1c <strspn@plt+0x2f2c>
   13d9c:	vadd.f32	s13, s13, s11
   13da0:	vldr	s11, [r2, #4]
   13da4:	vcmpe.f32	s13, s11
   13da8:	vmrs	APSR_nzcv, fpscr
   13dac:	bpl	13e1c <strspn@plt+0x2f2c>
   13db0:	vldr	s10, [pc, #148]	; 13e4c <strspn@plt+0x2f5c>
   13db4:	vcmpe.f32	s11, s10
   13db8:	vmrs	APSR_nzcv, fpscr
   13dbc:	bhi	13e1c <strspn@plt+0x2f2c>
   13dc0:	vcmpe.f32	s12, s13
   13dc4:	vmrs	APSR_nzcv, fpscr
   13dc8:	ble	13e1c <strspn@plt+0x2f2c>
   13dcc:	ldrb	r3, [r2, #16]
   13dd0:	vmul.f32	s15, s15, s11
   13dd4:	cmp	r3, #0
   13dd8:	beq	13e38 <strspn@plt+0x2f48>
   13ddc:	vcvt.u32.f32	s15, s15
   13de0:	mov	r0, r4
   13de4:	vmov	r1, s15
   13de8:	bl	134c4 <strspn@plt+0x25d4>
   13dec:	cmp	r0, #0
   13df0:	bne	13cfc <strspn@plt+0x2e0c>
   13df4:	ldr	r0, [r4, #36]	; 0x24
   13df8:	cmp	r0, #0
   13dfc:	beq	13e10 <strspn@plt+0x2f20>
   13e00:	ldr	r6, [r0, #4]
   13e04:	bl	126ec <strspn@plt+0x17fc>
   13e08:	subs	r0, r6, #0
   13e0c:	bne	13e00 <strspn@plt+0x2f10>
   13e10:	mov	r3, #0
   13e14:	str	r3, [r4, #36]	; 0x24
   13e18:	b	13cfc <strspn@plt+0x2e0c>
   13e1c:	vldr	s13, [pc, #44]	; 13e50 <strspn@plt+0x2f60>
   13e20:	str	r3, [r4, #20]
   13e24:	vmul.f32	s13, s15, s13
   13e28:	vcmpe.f32	s14, s13
   13e2c:	vmrs	APSR_nzcv, fpscr
   13e30:	bpl	13cfc <strspn@plt+0x2e0c>
   13e34:	vldr	s12, [pc, #24]	; 13e54 <strspn@plt+0x2f64>
   13e38:	vmul.f32	s15, s15, s12
   13e3c:	b	13ddc <strspn@plt+0x2eec>
   13e40:	stclcc	12, cr12, [ip, #820]	; 0x334
   13e44:	svccc	0x00666666
   13e48:	svccc	0x008ccccd
   13e4c:	svccc	0x00800000
   13e50:	andeq	r0, r0, r0
   13e54:	svccc	0x004ccccd
   13e58:	strd	r4, [sp, #-16]!
   13e5c:	mov	r4, r0
   13e60:	mov	r5, r1
   13e64:	ldr	r0, [r0]
   13e68:	str	r6, [sp, #8]
   13e6c:	str	lr, [sp, #12]
   13e70:	bl	18ca4 <strspn@plt+0x7db4>
   13e74:	ldr	ip, [r4, #8]
   13e78:	mov	r2, r5
   13e7c:	mov	r3, #0
   13e80:	ldr	r1, [r4, #12]
   13e84:	eor	r0, r0, ip
   13e88:	bl	18ee8 <strspn@plt+0x7ff8>
   13e8c:	ldrd	r4, [sp]
   13e90:	mov	r0, r2
   13e94:	ldr	r6, [sp, #8]
   13e98:	add	sp, sp, #12
   13e9c:	pop	{pc}		; (ldr pc, [sp], #4)
   13ea0:	strd	r4, [sp, #-16]!
   13ea4:	ldrd	r2, [r1, #8]
   13ea8:	ldrd	r4, [r0, #8]
   13eac:	str	r6, [sp, #8]
   13eb0:	str	lr, [sp, #12]
   13eb4:	cmp	r5, r3
   13eb8:	cmpeq	r4, r2
   13ebc:	beq	13ed4 <strspn@plt+0x2fe4>
   13ec0:	ldrd	r4, [sp]
   13ec4:	mov	r0, #0
   13ec8:	ldr	r6, [sp, #8]
   13ecc:	add	sp, sp, #12
   13ed0:	pop	{pc}		; (ldr pc, [sp], #4)
   13ed4:	ldrd	r4, [r0, #16]
   13ed8:	ldrd	r2, [r1, #16]
   13edc:	cmp	r5, r3
   13ee0:	cmpeq	r4, r2
   13ee4:	bne	13ec0 <strspn@plt+0x2fd0>
   13ee8:	ldr	r0, [r0]
   13eec:	ldr	r1, [r1]
   13ef0:	bl	10ca4 <strcmp@plt>
   13ef4:	clz	r0, r0
   13ef8:	ldrd	r4, [sp]
   13efc:	lsr	r0, r0, #5
   13f00:	ldr	r6, [sp, #8]
   13f04:	add	sp, sp, #12
   13f08:	pop	{pc}		; (ldr pc, [sp], #4)
   13f0c:	str	r4, [sp, #-8]!
   13f10:	mov	r4, r0
   13f14:	ldr	r0, [r0]
   13f18:	str	lr, [sp, #4]
   13f1c:	bl	126ec <strspn@plt+0x17fc>
   13f20:	mov	r0, r4
   13f24:	ldr	r4, [sp]
   13f28:	ldr	lr, [sp, #4]
   13f2c:	add	sp, sp, #8
   13f30:	b	126ec <strspn@plt+0x17fc>
   13f34:	strd	r4, [sp, #-16]!
   13f38:	subs	r4, r0, #0
   13f3c:	str	r6, [sp, #8]
   13f40:	str	lr, [sp, #12]
   13f44:	beq	13fdc <strspn@plt+0x30ec>
   13f48:	mov	r1, #47	; 0x2f
   13f4c:	bl	10ea8 <strrchr@plt>
   13f50:	subs	r5, r0, #0
   13f54:	beq	13fb4 <strspn@plt+0x30c4>
   13f58:	add	r6, r5, #1
   13f5c:	sub	r3, r6, r4
   13f60:	cmp	r3, #6
   13f64:	ble	13fb4 <strspn@plt+0x30c4>
   13f68:	movw	r1, #39088	; 0x98b0
   13f6c:	movt	r1, #1
   13f70:	mov	r2, #7
   13f74:	sub	r0, r5, #6
   13f78:	bl	10ed8 <strncmp@plt>
   13f7c:	cmp	r0, #0
   13f80:	bne	13fb4 <strspn@plt+0x30c4>
   13f84:	movw	r1, #39096	; 0x98b8
   13f88:	movt	r1, #1
   13f8c:	mov	r2, #3
   13f90:	mov	r0, r6
   13f94:	bl	10ed8 <strncmp@plt>
   13f98:	cmp	r0, #0
   13f9c:	movne	r4, r6
   13fa0:	bne	13fb4 <strspn@plt+0x30c4>
   13fa4:	add	r4, r5, #4
   13fa8:	movw	r3, #41272	; 0xa138
   13fac:	movt	r3, #2
   13fb0:	str	r4, [r3]
   13fb4:	movw	r2, #41324	; 0xa16c
   13fb8:	movt	r2, #2
   13fbc:	ldr	r6, [sp, #8]
   13fc0:	movw	r3, #41276	; 0xa13c
   13fc4:	movt	r3, #2
   13fc8:	str	r4, [r2]
   13fcc:	str	r4, [r3]
   13fd0:	ldrd	r4, [sp]
   13fd4:	add	sp, sp, #12
   13fd8:	pop	{pc}		; (ldr pc, [sp], #4)
   13fdc:	movw	r3, #41288	; 0xa148
   13fe0:	movt	r3, #2
   13fe4:	movw	r0, #39032	; 0x9878
   13fe8:	movt	r0, #1
   13fec:	ldr	r3, [r3]
   13ff0:	mov	r2, #55	; 0x37
   13ff4:	mov	r1, #1
   13ff8:	bl	10d70 <fwrite@plt>
   13ffc:	bl	10ee4 <abort@plt>
   14000:	mov	r2, #5
   14004:	strd	r4, [sp, #-16]!
   14008:	mov	r5, r0
   1400c:	str	r6, [sp, #8]
   14010:	mov	r6, r1
   14014:	mov	r1, r0
   14018:	mov	r0, #0
   1401c:	str	lr, [sp, #12]
   14020:	bl	10d28 <dcgettext@plt>
   14024:	cmp	r5, r0
   14028:	mov	r4, r0
   1402c:	beq	14044 <strspn@plt+0x3154>
   14030:	mov	r0, r4
   14034:	ldrd	r4, [sp]
   14038:	ldr	r6, [sp, #8]
   1403c:	add	sp, sp, #12
   14040:	pop	{pc}		; (ldr pc, [sp], #4)
   14044:	bl	18cd8 <strspn@plt+0x7de8>
   14048:	ldrb	r3, [r0]
   1404c:	bic	r3, r3, #32
   14050:	cmp	r3, #85	; 0x55
   14054:	bne	140bc <strspn@plt+0x31cc>
   14058:	ldrb	r3, [r0, #1]
   1405c:	bic	r3, r3, #32
   14060:	cmp	r3, #84	; 0x54
   14064:	bne	1413c <strspn@plt+0x324c>
   14068:	ldrb	r3, [r0, #2]
   1406c:	bic	r3, r3, #32
   14070:	cmp	r3, #70	; 0x46
   14074:	bne	1413c <strspn@plt+0x324c>
   14078:	ldrb	r3, [r0, #3]
   1407c:	cmp	r3, #45	; 0x2d
   14080:	bne	1413c <strspn@plt+0x324c>
   14084:	ldrb	r3, [r0, #4]
   14088:	cmp	r3, #56	; 0x38
   1408c:	bne	1413c <strspn@plt+0x324c>
   14090:	ldrb	r3, [r0, #5]
   14094:	cmp	r3, #0
   14098:	bne	1413c <strspn@plt+0x324c>
   1409c:	ldrb	r2, [r4]
   140a0:	movw	r3, #39188	; 0x9914
   140a4:	movt	r3, #1
   140a8:	movw	r4, #39200	; 0x9920
   140ac:	movt	r4, #1
   140b0:	cmp	r2, #96	; 0x60
   140b4:	movne	r4, r3
   140b8:	b	14030 <strspn@plt+0x3140>
   140bc:	cmp	r3, #71	; 0x47
   140c0:	bne	1413c <strspn@plt+0x324c>
   140c4:	ldrb	r3, [r0, #1]
   140c8:	bic	r3, r3, #32
   140cc:	cmp	r3, #66	; 0x42
   140d0:	bne	1413c <strspn@plt+0x324c>
   140d4:	ldrb	r3, [r0, #2]
   140d8:	cmp	r3, #49	; 0x31
   140dc:	bne	1413c <strspn@plt+0x324c>
   140e0:	ldrb	r3, [r0, #3]
   140e4:	cmp	r3, #56	; 0x38
   140e8:	bne	1413c <strspn@plt+0x324c>
   140ec:	ldrb	r3, [r0, #4]
   140f0:	cmp	r3, #48	; 0x30
   140f4:	bne	1413c <strspn@plt+0x324c>
   140f8:	ldrb	r3, [r0, #5]
   140fc:	cmp	r3, #51	; 0x33
   14100:	bne	1413c <strspn@plt+0x324c>
   14104:	ldrb	r3, [r0, #6]
   14108:	cmp	r3, #48	; 0x30
   1410c:	bne	1413c <strspn@plt+0x324c>
   14110:	ldrb	r3, [r0, #7]
   14114:	cmp	r3, #0
   14118:	bne	1413c <strspn@plt+0x324c>
   1411c:	ldrb	r2, [r4]
   14120:	movw	r3, #39192	; 0x9918
   14124:	movt	r3, #1
   14128:	movw	r4, #39196	; 0x991c
   1412c:	movt	r4, #1
   14130:	cmp	r2, #96	; 0x60
   14134:	movne	r4, r3
   14138:	b	14030 <strspn@plt+0x3140>
   1413c:	movw	r3, #39204	; 0x9924
   14140:	movt	r3, #1
   14144:	cmp	r6, #9
   14148:	movw	r4, #39184	; 0x9910
   1414c:	movt	r4, #1
   14150:	movne	r4, r3
   14154:	b	14030 <strspn@plt+0x3140>
   14158:	strd	r4, [sp, #-36]!	; 0xffffffdc
   1415c:	strd	r6, [sp, #8]
   14160:	strd	r8, [sp, #16]
   14164:	mov	r8, r3
   14168:	strd	sl, [sp, #24]
   1416c:	mov	fp, r0
   14170:	mov	sl, r1
   14174:	str	lr, [sp, #32]
   14178:	sub	sp, sp, #140	; 0x8c
   1417c:	ldr	r3, [sp, #180]	; 0xb4
   14180:	str	r2, [sp, #28]
   14184:	and	r4, r3, #2
   14188:	ubfx	r3, r3, #1, #1
   1418c:	str	r3, [sp, #44]	; 0x2c
   14190:	bl	10d88 <__ctype_get_mb_cur_max@plt>
   14194:	ldr	r3, [sp, #176]	; 0xb0
   14198:	str	r0, [sp, #76]	; 0x4c
   1419c:	cmp	r3, #10
   141a0:	ldrls	pc, [pc, r3, lsl #2]
   141a4:	b	15b40 <strspn@plt+0x4c50>
   141a8:	andeq	r4, r1, r8, lsr #12
   141ac:	andeq	r4, r1, r4, asr #14
   141b0:	andeq	r4, r1, r0, asr #25
   141b4:			; <UNDEFINED> instruction: 0x000147b0
   141b8:	andeq	r4, r1, r0, lsr r5
   141bc:	andeq	r4, r1, ip, lsr #11
   141c0:	andeq	r4, r1, r4, lsl #13
   141c4:	andeq	r4, r1, ip, ror #13
   141c8:	ldrdeq	r4, [r1], -r4	; <UNPREDICTABLE>
   141cc:	ldrdeq	r4, [r1], -r4	; <UNPREDICTABLE>
   141d0:	ldrdeq	r4, [r1], -r4	; <UNPREDICTABLE>
   141d4:	ldr	r3, [sp, #176]	; 0xb0
   141d8:	cmp	r3, #10
   141dc:	beq	14208 <strspn@plt+0x3318>
   141e0:	mov	r1, r3
   141e4:	movw	r0, #39208	; 0x9928
   141e8:	movt	r0, #1
   141ec:	bl	14000 <strspn@plt+0x3110>
   141f0:	str	r0, [sp, #188]	; 0xbc
   141f4:	movw	r0, #39204	; 0x9924
   141f8:	movt	r0, #1
   141fc:	ldr	r1, [sp, #176]	; 0xb0
   14200:	bl	14000 <strspn@plt+0x3110>
   14204:	str	r0, [sp, #192]	; 0xc0
   14208:	cmp	r4, #0
   1420c:	movne	r4, #0
   14210:	beq	158cc <strspn@plt+0x49dc>
   14214:	mov	r5, #0
   14218:	ldr	r0, [sp, #192]	; 0xc0
   1421c:	mov	r9, r5
   14220:	str	r5, [sp, #64]	; 0x40
   14224:	bl	10e24 <strlen@plt>
   14228:	mov	r3, #1
   1422c:	ldr	r2, [sp, #44]	; 0x2c
   14230:	cmp	r0, r5
   14234:	moveq	r2, r5
   14238:	str	r3, [sp, #32]
   1423c:	str	r3, [sp, #48]	; 0x30
   14240:	str	r5, [sp, #52]	; 0x34
   14244:	str	r3, [sp, #60]	; 0x3c
   14248:	ldr	r3, [sp, #180]	; 0xb4
   1424c:	str	r0, [sp, #56]	; 0x38
   14250:	str	r5, [sp, #68]	; 0x44
   14254:	str	r5, [sp, #80]	; 0x50
   14258:	str	r5, [sp, #84]	; 0x54
   1425c:	and	r3, r3, #1
   14260:	str	r2, [sp, #88]	; 0x58
   14264:	str	r3, [sp, #92]	; 0x5c
   14268:	ldr	r3, [sp, #180]	; 0xb4
   1426c:	and	r3, r3, #4
   14270:	str	r3, [sp, #96]	; 0x60
   14274:	ldr	r3, [sp, #192]	; 0xc0
   14278:	str	r3, [sp, #72]	; 0x48
   1427c:	mov	r3, fp
   14280:	mov	r7, #0
   14284:	mov	fp, r9
   14288:	mov	r9, r3
   1428c:	cmn	r8, #1
   14290:	beq	14894 <strspn@plt+0x39a4>
   14294:	subs	r6, r8, r7
   14298:	movne	r6, #1
   1429c:	cmp	r6, #0
   142a0:	beq	148ac <strspn@plt+0x39bc>
   142a4:	ldr	r0, [sp, #28]
   142a8:	ldr	r3, [sp, #48]	; 0x30
   142ac:	cmp	r3, #0
   142b0:	add	r3, r0, r7
   142b4:	str	r3, [sp, #36]	; 0x24
   142b8:	beq	14d38 <strspn@plt+0x3e48>
   142bc:	ldr	r2, [sp, #56]	; 0x38
   142c0:	cmp	r2, #0
   142c4:	beq	15238 <strspn@plt+0x4348>
   142c8:	cmp	r2, #1
   142cc:	mov	r3, r2
   142d0:	movls	r3, #0
   142d4:	movhi	r3, #1
   142d8:	cmn	r8, #1
   142dc:	add	r5, r7, r2
   142e0:	movne	r3, #0
   142e4:	cmp	r3, #0
   142e8:	beq	142f4 <strspn@plt+0x3404>
   142ec:	bl	10e24 <strlen@plt>
   142f0:	mov	r8, r0
   142f4:	cmp	r5, r8
   142f8:	bhi	15238 <strspn@plt+0x4348>
   142fc:	ldr	r0, [sp, #36]	; 0x24
   14300:	ldr	r2, [sp, #56]	; 0x38
   14304:	ldr	r1, [sp, #72]	; 0x48
   14308:	bl	10d10 <memcmp@plt>
   1430c:	cmp	r0, #0
   14310:	bne	15238 <strspn@plt+0x4348>
   14314:	ldr	r3, [sp, #44]	; 0x2c
   14318:	cmp	r3, #0
   1431c:	bne	159e4 <strspn@plt+0x4af4>
   14320:	ldr	r3, [sp, #36]	; 0x24
   14324:	ldrb	r5, [r3]
   14328:	cmp	r5, #126	; 0x7e
   1432c:	ldrls	pc, [pc, r5, lsl #2]
   14330:	b	157cc <strspn@plt+0x48dc>
   14334:	andeq	r4, r1, r8, lsl #20
   14338:	andeq	r5, r1, ip, asr #15
   1433c:	andeq	r5, r1, ip, asr #15
   14340:	andeq	r5, r1, ip, asr #15
   14344:	andeq	r5, r1, ip, asr #15
   14348:	andeq	r5, r1, ip, asr #15
   1434c:	andeq	r5, r1, ip, asr #15
   14350:	andeq	r4, r1, r0, ror #18
   14354:	andeq	r4, r1, r8, asr r9
   14358:	andeq	r4, r1, r8, ror #18
   1435c:	andeq	r4, r1, ip, ror #21
   14360:	ldrdeq	r4, [r1], -ip
   14364:	andeq	r4, r1, r4, lsl #16
   14368:			; <UNDEFINED> instruction: 0x00014ab8
   1436c:	andeq	r5, r1, ip, asr #15
   14370:	andeq	r5, r1, ip, asr #15
   14374:	andeq	r5, r1, ip, asr #15
   14378:	andeq	r5, r1, ip, asr #15
   1437c:	andeq	r5, r1, ip, asr #15
   14380:	andeq	r5, r1, ip, asr #15
   14384:	andeq	r5, r1, ip, asr #15
   14388:	andeq	r5, r1, ip, asr #15
   1438c:	andeq	r5, r1, ip, asr #15
   14390:	andeq	r5, r1, ip, asr #15
   14394:	andeq	r5, r1, ip, asr #15
   14398:	andeq	r5, r1, ip, asr #15
   1439c:	andeq	r5, r1, ip, asr #15
   143a0:	andeq	r5, r1, ip, asr #15
   143a4:	andeq	r5, r1, ip, asr #15
   143a8:	andeq	r5, r1, ip, asr #15
   143ac:	andeq	r5, r1, ip, asr #15
   143b0:	andeq	r5, r1, ip, asr #15
   143b4:	andeq	r4, r1, r4, ror #22
   143b8:	andeq	r4, r1, r8, asr fp
   143bc:	andeq	r4, r1, r8, asr fp
   143c0:	andeq	r4, r1, ip, asr #22
   143c4:	andeq	r4, r1, r8, asr fp
   143c8:	andeq	r4, r1, r0, lsr ip
   143cc:	andeq	r4, r1, r8, asr fp
   143d0:	andeq	r4, r1, r0, lsr #25
   143d4:	andeq	r4, r1, r8, asr fp
   143d8:	andeq	r4, r1, r8, asr fp
   143dc:	andeq	r4, r1, r8, asr fp
   143e0:	andeq	r4, r1, r0, lsr ip
   143e4:	andeq	r4, r1, r0, lsr ip
   143e8:	andeq	r4, r1, r0, lsr ip
   143ec:	andeq	r4, r1, r0, lsr ip
   143f0:	andeq	r4, r1, r0, lsr ip
   143f4:	andeq	r4, r1, r0, lsr ip
   143f8:	andeq	r4, r1, r0, lsr ip
   143fc:	andeq	r4, r1, r0, lsr ip
   14400:	andeq	r4, r1, r0, lsr ip
   14404:	andeq	r4, r1, r0, lsr ip
   14408:	andeq	r4, r1, r0, lsr ip
   1440c:	andeq	r4, r1, r0, lsr ip
   14410:	andeq	r4, r1, r0, lsr ip
   14414:	andeq	r4, r1, r0, lsr ip
   14418:	andeq	r4, r1, r0, lsr ip
   1441c:	andeq	r4, r1, r0, lsr ip
   14420:	andeq	r4, r1, r8, asr fp
   14424:	andeq	r4, r1, r8, asr fp
   14428:	andeq	r4, r1, r8, asr fp
   1442c:	andeq	r4, r1, r8, asr fp
   14430:	andeq	r4, r1, r0, asr ip
   14434:	andeq	r5, r1, ip, asr #15
   14438:	andeq	r4, r1, r0, lsr ip
   1443c:	andeq	r4, r1, r0, lsr ip
   14440:	andeq	r4, r1, r0, lsr ip
   14444:	andeq	r4, r1, r0, lsr ip
   14448:	andeq	r4, r1, r0, lsr ip
   1444c:	andeq	r4, r1, r0, lsr ip
   14450:	andeq	r4, r1, r0, lsr ip
   14454:	andeq	r4, r1, r0, lsr ip
   14458:	andeq	r4, r1, r0, lsr ip
   1445c:	andeq	r4, r1, r0, lsr ip
   14460:	andeq	r4, r1, r0, lsr ip
   14464:	andeq	r4, r1, r0, lsr ip
   14468:	andeq	r4, r1, r0, lsr ip
   1446c:	andeq	r4, r1, r0, lsr ip
   14470:	andeq	r4, r1, r0, lsr ip
   14474:	andeq	r4, r1, r0, lsr ip
   14478:	andeq	r4, r1, r0, lsr ip
   1447c:	andeq	r4, r1, r0, lsr ip
   14480:	andeq	r4, r1, r0, lsr ip
   14484:	andeq	r4, r1, r0, lsr ip
   14488:	andeq	r4, r1, r0, lsr ip
   1448c:	andeq	r4, r1, r0, lsr ip
   14490:	andeq	r4, r1, r0, lsr ip
   14494:	andeq	r4, r1, r0, lsr ip
   14498:	andeq	r4, r1, r0, lsr ip
   1449c:	andeq	r4, r1, r0, lsr ip
   144a0:	andeq	r4, r1, r8, asr fp
   144a4:	strdeq	r4, [r1], -r4	; <UNPREDICTABLE>
   144a8:	andeq	r4, r1, r0, lsr ip
   144ac:	andeq	r4, r1, r8, asr fp
   144b0:	andeq	r4, r1, r0, lsr ip
   144b4:	andeq	r4, r1, r8, asr fp
   144b8:	andeq	r4, r1, r0, lsr ip
   144bc:	andeq	r4, r1, r0, lsr ip
   144c0:	andeq	r4, r1, r0, lsr ip
   144c4:	andeq	r4, r1, r0, lsr ip
   144c8:	andeq	r4, r1, r0, lsr ip
   144cc:	andeq	r4, r1, r0, lsr ip
   144d0:	andeq	r4, r1, r0, lsr ip
   144d4:	andeq	r4, r1, r0, lsr ip
   144d8:	andeq	r4, r1, r0, lsr ip
   144dc:	andeq	r4, r1, r0, lsr ip
   144e0:	andeq	r4, r1, r0, lsr ip
   144e4:	andeq	r4, r1, r0, lsr ip
   144e8:	andeq	r4, r1, r0, lsr ip
   144ec:	andeq	r4, r1, r0, lsr ip
   144f0:	andeq	r4, r1, r0, lsr ip
   144f4:	andeq	r4, r1, r0, lsr ip
   144f8:	andeq	r4, r1, r0, lsr ip
   144fc:	andeq	r4, r1, r0, lsr ip
   14500:	andeq	r4, r1, r0, lsr ip
   14504:	andeq	r4, r1, r0, lsr ip
   14508:	andeq	r4, r1, r0, lsr ip
   1450c:	andeq	r4, r1, r0, lsr ip
   14510:	andeq	r4, r1, r0, lsr ip
   14514:	andeq	r4, r1, r0, lsr ip
   14518:	andeq	r4, r1, r0, lsr ip
   1451c:	andeq	r4, r1, r0, lsr ip
   14520:	andeq	r4, r1, r0, lsl #22
   14524:	andeq	r4, r1, r8, asr fp
   14528:	andeq	r4, r1, r0, lsl #22
   1452c:	andeq	r4, r1, ip, asr #22
   14530:	ldr	r3, [sp, #180]	; 0xb4
   14534:	cmp	r4, #0
   14538:	and	r3, r3, #1
   1453c:	str	r3, [sp, #92]	; 0x5c
   14540:	ldr	r3, [sp, #180]	; 0xb4
   14544:	and	r3, r3, #4
   14548:	str	r3, [sp, #96]	; 0x60
   1454c:	moveq	r3, #1
   14550:	streq	r3, [sp, #60]	; 0x3c
   14554:	beq	14ce4 <strspn@plt+0x3df4>
   14558:	mov	r3, #0
   1455c:	mov	r2, #1
   14560:	mov	r4, r3
   14564:	mov	r9, r3
   14568:	str	r2, [sp, #32]
   1456c:	str	r2, [sp, #44]	; 0x2c
   14570:	str	r3, [sp, #48]	; 0x30
   14574:	str	r2, [sp, #52]	; 0x34
   14578:	str	r2, [sp, #56]	; 0x38
   1457c:	str	r3, [sp, #60]	; 0x3c
   14580:	str	r2, [sp, #64]	; 0x40
   14584:	str	r2, [sp, #68]	; 0x44
   14588:	str	r3, [sp, #80]	; 0x50
   1458c:	str	r3, [sp, #84]	; 0x54
   14590:	str	r3, [sp, #88]	; 0x58
   14594:	movw	r3, #39204	; 0x9924
   14598:	movt	r3, #1
   1459c:	str	r3, [sp, #72]	; 0x48
   145a0:	mov	r3, #2
   145a4:	str	r3, [sp, #176]	; 0xb0
   145a8:	b	1427c <strspn@plt+0x338c>
   145ac:	ldr	r3, [sp, #180]	; 0xb4
   145b0:	cmp	r4, #0
   145b4:	and	r3, r3, #1
   145b8:	str	r3, [sp, #92]	; 0x5c
   145bc:	ldr	r3, [sp, #180]	; 0xb4
   145c0:	and	r3, r3, #4
   145c4:	str	r3, [sp, #96]	; 0x60
   145c8:	bne	1599c <strspn@plt+0x4aac>
   145cc:	cmp	sl, #0
   145d0:	beq	15748 <strspn@plt+0x4858>
   145d4:	mov	r3, #34	; 0x22
   145d8:	mov	r2, r4
   145dc:	mov	r1, #1
   145e0:	mov	r9, r2
   145e4:	strb	r3, [fp]
   145e8:	movw	r3, #39184	; 0x9910
   145ec:	movt	r3, #1
   145f0:	mov	r4, r1
   145f4:	str	r1, [sp, #32]
   145f8:	str	r2, [sp, #44]	; 0x2c
   145fc:	str	r1, [sp, #48]	; 0x30
   14600:	str	r2, [sp, #52]	; 0x34
   14604:	str	r1, [sp, #56]	; 0x38
   14608:	str	r1, [sp, #60]	; 0x3c
   1460c:	str	r2, [sp, #64]	; 0x40
   14610:	str	r2, [sp, #68]	; 0x44
   14614:	str	r3, [sp, #72]	; 0x48
   14618:	str	r2, [sp, #80]	; 0x50
   1461c:	str	r2, [sp, #84]	; 0x54
   14620:	str	r2, [sp, #88]	; 0x58
   14624:	b	1427c <strspn@plt+0x338c>
   14628:	mov	r3, #0
   1462c:	mov	r2, #1
   14630:	mov	r9, r3
   14634:	str	r2, [sp, #32]
   14638:	str	r3, [sp, #44]	; 0x2c
   1463c:	str	r3, [sp, #48]	; 0x30
   14640:	str	r3, [sp, #52]	; 0x34
   14644:	str	r3, [sp, #60]	; 0x3c
   14648:	strd	r2, [sp, #64]	; 0x40
   1464c:	str	r3, [sp, #72]	; 0x48
   14650:	str	r3, [sp, #80]	; 0x50
   14654:	str	r3, [sp, #88]	; 0x58
   14658:	ldr	r3, [sp, #180]	; 0xb4
   1465c:	and	r3, r3, r2
   14660:	str	r3, [sp, #92]	; 0x5c
   14664:	ldr	r3, [sp, #180]	; 0xb4
   14668:	and	r3, r3, #4
   1466c:	str	r3, [sp, #96]	; 0x60
   14670:	ldr	r3, [sp, #176]	; 0xb0
   14674:	mov	r4, r3
   14678:	str	r3, [sp, #56]	; 0x38
   1467c:	str	r3, [sp, #84]	; 0x54
   14680:	b	1427c <strspn@plt+0x338c>
   14684:	mov	r3, #1
   14688:	mov	r4, #0
   1468c:	mov	r9, r4
   14690:	str	r3, [sp, #32]
   14694:	str	r3, [sp, #44]	; 0x2c
   14698:	str	r3, [sp, #48]	; 0x30
   1469c:	str	r4, [sp, #52]	; 0x34
   146a0:	str	r3, [sp, #56]	; 0x38
   146a4:	str	r3, [sp, #60]	; 0x3c
   146a8:	str	r3, [sp, #88]	; 0x58
   146ac:	movw	r3, #39184	; 0x9910
   146b0:	movt	r3, #1
   146b4:	str	r4, [sp, #64]	; 0x40
   146b8:	str	r4, [sp, #68]	; 0x44
   146bc:	str	r3, [sp, #72]	; 0x48
   146c0:	ldr	r3, [sp, #180]	; 0xb4
   146c4:	str	r4, [sp, #80]	; 0x50
   146c8:	str	r4, [sp, #84]	; 0x54
   146cc:	and	r3, r3, #1
   146d0:	str	r3, [sp, #92]	; 0x5c
   146d4:	ldr	r3, [sp, #180]	; 0xb4
   146d8:	and	r3, r3, #4
   146dc:	str	r3, [sp, #96]	; 0x60
   146e0:	mov	r3, #5
   146e4:	str	r3, [sp, #176]	; 0xb0
   146e8:	b	1427c <strspn@plt+0x338c>
   146ec:	mov	r3, #1
   146f0:	mov	r4, #0
   146f4:	mov	r9, r4
   146f8:	str	r3, [sp, #32]
   146fc:	str	r4, [sp, #44]	; 0x2c
   14700:	str	r3, [sp, #48]	; 0x30
   14704:	str	r3, [sp, #60]	; 0x3c
   14708:	ldr	r3, [sp, #180]	; 0xb4
   1470c:	str	r4, [sp, #52]	; 0x34
   14710:	str	r4, [sp, #56]	; 0x38
   14714:	str	r4, [sp, #64]	; 0x40
   14718:	str	r4, [sp, #68]	; 0x44
   1471c:	and	r3, r3, #1
   14720:	str	r4, [sp, #72]	; 0x48
   14724:	str	r4, [sp, #80]	; 0x50
   14728:	str	r4, [sp, #84]	; 0x54
   1472c:	str	r3, [sp, #92]	; 0x5c
   14730:	ldr	r3, [sp, #180]	; 0xb4
   14734:	str	r4, [sp, #88]	; 0x58
   14738:	and	r3, r3, #4
   1473c:	str	r3, [sp, #96]	; 0x60
   14740:	b	1427c <strspn@plt+0x338c>
   14744:	mov	r3, #0
   14748:	mov	r2, #1
   1474c:	ldr	r1, [sp, #176]	; 0xb0
   14750:	mov	r4, r3
   14754:	mov	r9, r3
   14758:	movw	r3, #39204	; 0x9924
   1475c:	movt	r3, #1
   14760:	str	r2, [sp, #32]
   14764:	str	r2, [sp, #44]	; 0x2c
   14768:	str	r4, [sp, #48]	; 0x30
   1476c:	strd	r2, [sp, #68]	; 0x44
   14770:	ldr	r3, [sp, #180]	; 0xb4
   14774:	str	r2, [sp, #52]	; 0x34
   14778:	str	r1, [sp, #56]	; 0x38
   1477c:	str	r4, [sp, #60]	; 0x3c
   14780:	str	r2, [sp, #64]	; 0x40
   14784:	and	r3, r3, r2
   14788:	str	r4, [sp, #80]	; 0x50
   1478c:	str	r4, [sp, #84]	; 0x54
   14790:	str	r4, [sp, #88]	; 0x58
   14794:	str	r3, [sp, #92]	; 0x5c
   14798:	ldr	r3, [sp, #180]	; 0xb4
   1479c:	and	r3, r3, #4
   147a0:	str	r3, [sp, #96]	; 0x60
   147a4:	mov	r3, #2
   147a8:	str	r3, [sp, #176]	; 0xb0
   147ac:	b	1427c <strspn@plt+0x338c>
   147b0:	mov	r3, #1
   147b4:	mov	r2, #0
   147b8:	mov	r4, r2
   147bc:	mov	r9, r2
   147c0:	str	r3, [sp, #32]
   147c4:	str	r3, [sp, #44]	; 0x2c
   147c8:	str	r2, [sp, #48]	; 0x30
   147cc:	str	r3, [sp, #52]	; 0x34
   147d0:	str	r3, [sp, #56]	; 0x38
   147d4:	str	r3, [sp, #60]	; 0x3c
   147d8:	str	r3, [sp, #64]	; 0x40
   147dc:	str	r3, [sp, #68]	; 0x44
   147e0:	str	r3, [sp, #88]	; 0x58
   147e4:	movw	r3, #39204	; 0x9924
   147e8:	movt	r3, #1
   147ec:	str	r3, [sp, #72]	; 0x48
   147f0:	ldr	r3, [sp, #180]	; 0xb4
   147f4:	str	r2, [sp, #80]	; 0x50
   147f8:	str	r2, [sp, #84]	; 0x54
   147fc:	and	r3, r3, #1
   14800:	b	14794 <strspn@plt+0x38a4>
   14804:	mov	r5, #102	; 0x66
   14808:	mov	r6, #0
   1480c:	ldr	r3, [sp, #44]	; 0x2c
   14810:	cmp	r3, #0
   14814:	bne	156c4 <strspn@plt+0x47d4>
   14818:	ldr	r2, [sp, #52]	; 0x34
   1481c:	eor	r3, fp, #1
   14820:	ands	r3, r2, r3
   14824:	beq	1485c <strspn@plt+0x396c>
   14828:	cmp	sl, r4
   1482c:	mov	fp, r3
   14830:	movhi	r2, #39	; 0x27
   14834:	strbhi	r2, [r9, r4]
   14838:	add	r2, r4, #1
   1483c:	cmp	sl, r2
   14840:	movhi	r1, #36	; 0x24
   14844:	strbhi	r1, [r9, r2]
   14848:	add	r2, r4, #2
   1484c:	add	r4, r4, #3
   14850:	cmp	sl, r2
   14854:	movhi	r1, #39	; 0x27
   14858:	strbhi	r1, [r9, r2]
   1485c:	cmp	sl, r4
   14860:	add	r7, r7, #1
   14864:	movhi	r3, #92	; 0x5c
   14868:	strbhi	r3, [r9, r4]
   1486c:	add	r4, r4, #1
   14870:	cmp	r4, sl
   14874:	ldr	r3, [sp, #32]
   14878:	strbcc	r5, [r9, r4]
   1487c:	cmp	r6, #0
   14880:	add	r4, r4, #1
   14884:	moveq	r3, #0
   14888:	cmn	r8, #1
   1488c:	str	r3, [sp, #32]
   14890:	bne	14294 <strspn@plt+0x33a4>
   14894:	ldr	r3, [sp, #28]
   14898:	ldrb	r6, [r3, r7]
   1489c:	adds	r6, r6, #0
   148a0:	movne	r6, #1
   148a4:	cmp	r6, #0
   148a8:	bne	142a4 <strspn@plt+0x33b4>
   148ac:	mov	r3, r9
   148b0:	mov	r9, fp
   148b4:	mov	fp, r3
   148b8:	ldr	r3, [sp, #68]	; 0x44
   148bc:	cmp	r4, #0
   148c0:	movne	r3, #0
   148c4:	cmp	r3, #0
   148c8:	bne	15abc <strspn@plt+0x4bcc>
   148cc:	ldr	r3, [sp, #44]	; 0x2c
   148d0:	ldr	r2, [sp, #52]	; 0x34
   148d4:	eor	r3, r3, #1
   148d8:	ands	r2, r3, r2
   148dc:	beq	159f4 <strspn@plt+0x4b04>
   148e0:	ldr	r3, [sp, #80]	; 0x50
   148e4:	cmp	r3, #0
   148e8:	beq	159f8 <strspn@plt+0x4b08>
   148ec:	ldr	r3, [sp, #32]
   148f0:	cmp	r3, #0
   148f4:	bne	15a6c <strspn@plt+0x4b7c>
   148f8:	ldr	r3, [sp, #84]	; 0x54
   148fc:	adds	r3, r3, #0
   14900:	movne	r3, #1
   14904:	cmp	sl, #0
   14908:	movne	r3, #0
   1490c:	cmp	r3, #0
   14910:	ldreq	r2, [sp, #80]	; 0x50
   14914:	beq	159f8 <strspn@plt+0x4b08>
   14918:	ldr	r2, [sp, #84]	; 0x54
   1491c:	mov	sl, r2
   14920:	mov	r0, #0
   14924:	mov	r4, #1
   14928:	mov	r1, #39	; 0x27
   1492c:	str	r0, [sp, #44]	; 0x2c
   14930:	strb	r1, [fp]
   14934:	str	r0, [sp, #48]	; 0x30
   14938:	str	r4, [sp, #52]	; 0x34
   1493c:	str	r4, [sp, #56]	; 0x38
   14940:	str	r4, [sp, #64]	; 0x40
   14944:	str	r0, [sp, #68]	; 0x44
   14948:	str	r3, [sp, #80]	; 0x50
   1494c:	str	r2, [sp, #84]	; 0x54
   14950:	str	r0, [sp, #88]	; 0x58
   14954:	b	14594 <strspn@plt+0x36a4>
   14958:	mov	r5, #98	; 0x62
   1495c:	b	14808 <strspn@plt+0x3918>
   14960:	mov	r5, #97	; 0x61
   14964:	b	14808 <strspn@plt+0x3918>
   14968:	ldr	r3, [sp, #48]	; 0x30
   1496c:	str	r3, [sp, #40]	; 0x28
   14970:	mov	r3, #116	; 0x74
   14974:	ldr	r2, [sp, #68]	; 0x44
   14978:	cmp	r2, #0
   1497c:	bne	14b78 <strspn@plt+0x3c88>
   14980:	ldr	r2, [sp, #60]	; 0x3c
   14984:	cmp	r2, #0
   14988:	bne	14ad4 <strspn@plt+0x3be4>
   1498c:	ldr	r3, [sp, #44]	; 0x2c
   14990:	mov	r6, #0
   14994:	cmp	r3, #0
   14998:	beq	14b44 <strspn@plt+0x3c54>
   1499c:	mov	r3, fp
   149a0:	ldr	r2, [sp, #184]	; 0xb8
   149a4:	cmp	r2, #0
   149a8:	beq	149c8 <strspn@plt+0x3ad8>
   149ac:	ubfx	r1, r5, #5, #8
   149b0:	mov	r0, r2
   149b4:	and	r2, r5, #31
   149b8:	ldr	r1, [r0, r1, lsl #2]
   149bc:	lsr	r2, r1, r2
   149c0:	tst	r2, #1
   149c4:	bne	1480c <strspn@plt+0x391c>
   149c8:	ldr	r2, [sp, #40]	; 0x28
   149cc:	cmp	r2, #0
   149d0:	addeq	r7, r7, #1
   149d4:	bne	1480c <strspn@plt+0x391c>
   149d8:	cmp	r3, #0
   149dc:	beq	14870 <strspn@plt+0x3980>
   149e0:	cmp	sl, r4
   149e4:	mov	fp, #0
   149e8:	movhi	r3, #39	; 0x27
   149ec:	strbhi	r3, [r9, r4]
   149f0:	add	r3, r4, #1
   149f4:	add	r4, r4, #2
   149f8:	cmp	sl, r3
   149fc:	movhi	r2, #39	; 0x27
   14a00:	strbhi	r2, [r9, r3]
   14a04:	b	14870 <strspn@plt+0x3980>
   14a08:	ldr	r3, [sp, #48]	; 0x30
   14a0c:	str	r3, [sp, #40]	; 0x28
   14a10:	eor	r3, fp, #1
   14a14:	ldr	r2, [sp, #52]	; 0x34
   14a18:	ands	r2, r2, r3
   14a1c:	beq	156dc <strspn@plt+0x47ec>
   14a20:	cmp	sl, r4
   14a24:	movhi	r3, #39	; 0x27
   14a28:	strbhi	r3, [r9, r4]
   14a2c:	add	r3, r4, #1
   14a30:	cmp	sl, r3
   14a34:	movhi	r1, #36	; 0x24
   14a38:	strbhi	r1, [r9, r3]
   14a3c:	add	r3, r4, #2
   14a40:	cmp	sl, r3
   14a44:	movhi	r1, #39	; 0x27
   14a48:	strbhi	r1, [r9, r3]
   14a4c:	add	r3, r4, #3
   14a50:	cmp	sl, r3
   14a54:	bls	15728 <strspn@plt+0x4838>
   14a58:	mov	r4, r3
   14a5c:	mov	r3, #92	; 0x5c
   14a60:	mov	fp, r2
   14a64:	mov	r2, r4
   14a68:	strb	r3, [r9, r4]
   14a6c:	ldr	r3, [sp, #176]	; 0xb0
   14a70:	add	r4, r4, #1
   14a74:	cmp	r3, #2
   14a78:	beq	15790 <strspn@plt+0x48a0>
   14a7c:	add	r3, r7, #1
   14a80:	cmp	r3, r8
   14a84:	bcs	14a9c <strspn@plt+0x3bac>
   14a88:	ldr	r1, [sp, #28]
   14a8c:	ldrb	r3, [r1, r3]
   14a90:	sub	r3, r3, #48	; 0x30
   14a94:	cmp	r3, #9
   14a98:	bls	157a0 <strspn@plt+0x48b0>
   14a9c:	mov	r3, #0
   14aa0:	mov	r5, #48	; 0x30
   14aa4:	ldr	r6, [sp, #64]	; 0x40
   14aa8:	cmp	r6, #0
   14aac:	beq	149a0 <strspn@plt+0x3ab0>
   14ab0:	mov	r6, #0
   14ab4:	b	149c8 <strspn@plt+0x3ad8>
   14ab8:	ldr	r3, [sp, #48]	; 0x30
   14abc:	str	r3, [sp, #40]	; 0x28
   14ac0:	ldr	r2, [sp, #60]	; 0x3c
   14ac4:	mov	r5, #13
   14ac8:	mov	r3, #114	; 0x72
   14acc:	cmp	r2, #0
   14ad0:	beq	1498c <strspn@plt+0x3a9c>
   14ad4:	mov	r5, r3
   14ad8:	b	14808 <strspn@plt+0x3918>
   14adc:	ldr	r3, [sp, #48]	; 0x30
   14ae0:	str	r3, [sp, #40]	; 0x28
   14ae4:	mov	r3, #118	; 0x76
   14ae8:	b	14980 <strspn@plt+0x3a90>
   14aec:	ldr	r3, [sp, #48]	; 0x30
   14af0:	str	r3, [sp, #40]	; 0x28
   14af4:	mov	r5, #10
   14af8:	mov	r3, #110	; 0x6e
   14afc:	b	14980 <strspn@plt+0x3a90>
   14b00:	ldr	r3, [sp, #48]	; 0x30
   14b04:	cmn	r8, #1
   14b08:	str	r3, [sp, #40]	; 0x28
   14b0c:	beq	14f54 <strspn@plt+0x4064>
   14b10:	subs	r3, r8, #1
   14b14:	movne	r3, #1
   14b18:	cmp	r3, #0
   14b1c:	bne	14b28 <strspn@plt+0x3c38>
   14b20:	cmp	r7, #0
   14b24:	beq	14b6c <strspn@plt+0x3c7c>
   14b28:	mov	r6, #0
   14b2c:	ldr	r3, [sp, #64]	; 0x40
   14b30:	cmp	r3, #0
   14b34:	beq	1499c <strspn@plt+0x3aac>
   14b38:	ldr	r3, [sp, #44]	; 0x2c
   14b3c:	cmp	r3, #0
   14b40:	bne	1499c <strspn@plt+0x3aac>
   14b44:	mov	r3, fp
   14b48:	b	149c8 <strspn@plt+0x3ad8>
   14b4c:	ldr	r3, [sp, #48]	; 0x30
   14b50:	str	r3, [sp, #40]	; 0x28
   14b54:	b	14b20 <strspn@plt+0x3c30>
   14b58:	ldr	r3, [sp, #48]	; 0x30
   14b5c:	str	r3, [sp, #40]	; 0x28
   14b60:	b	14b28 <strspn@plt+0x3c38>
   14b64:	ldr	r6, [sp, #48]	; 0x30
   14b68:	str	r6, [sp, #40]	; 0x28
   14b6c:	ldr	r3, [sp, #68]	; 0x44
   14b70:	cmp	r3, #0
   14b74:	beq	14b2c <strspn@plt+0x3c3c>
   14b78:	mov	r3, #2
   14b7c:	mov	fp, r9
   14b80:	str	r3, [sp, #176]	; 0xb0
   14b84:	ldr	r3, [sp, #60]	; 0x3c
   14b88:	cmp	r3, #0
   14b8c:	ldr	r3, [sp, #176]	; 0xb0
   14b90:	movne	r3, #4
   14b94:	str	r3, [sp, #176]	; 0xb0
   14b98:	mov	lr, #0
   14b9c:	mov	r0, fp
   14ba0:	ldr	r2, [sp, #28]
   14ba4:	ldr	r3, [sp, #180]	; 0xb4
   14ba8:	ldr	r1, [sp, #188]	; 0xbc
   14bac:	bic	ip, r3, #2
   14bb0:	ldr	r3, [sp, #176]	; 0xb0
   14bb4:	stm	sp, {r3, ip, lr}
   14bb8:	mov	r3, r8
   14bbc:	ldr	ip, [sp, #192]	; 0xc0
   14bc0:	str	r1, [sp, #12]
   14bc4:	mov	r1, sl
   14bc8:	str	ip, [sp, #16]
   14bcc:	bl	14158 <strspn@plt+0x3268>
   14bd0:	mov	r4, r0
   14bd4:	mov	r0, r4
   14bd8:	add	sp, sp, #140	; 0x8c
   14bdc:	ldrd	r4, [sp]
   14be0:	ldrd	r6, [sp, #8]
   14be4:	ldrd	r8, [sp, #16]
   14be8:	ldrd	sl, [sp, #24]
   14bec:	add	sp, sp, #32
   14bf0:	pop	{pc}		; (ldr pc, [sp], #4)
   14bf4:	ldr	r3, [sp, #48]	; 0x30
   14bf8:	str	r3, [sp, #40]	; 0x28
   14bfc:	ldr	r3, [sp, #176]	; 0xb0
   14c00:	cmp	r3, #2
   14c04:	beq	14f7c <strspn@plt+0x408c>
   14c08:	ldr	r3, [sp, #88]	; 0x58
   14c0c:	cmp	r3, #0
   14c10:	moveq	r5, #92	; 0x5c
   14c14:	moveq	r3, r5
   14c18:	beq	14980 <strspn@plt+0x3a90>
   14c1c:	add	r7, r7, #1
   14c20:	mov	r3, fp
   14c24:	mov	r6, #0
   14c28:	mov	r5, #92	; 0x5c
   14c2c:	b	149d8 <strspn@plt+0x3ae8>
   14c30:	ldr	r3, [sp, #64]	; 0x40
   14c34:	cmp	r3, #0
   14c38:	bne	15ab0 <strspn@plt+0x4bc0>
   14c3c:	ldr	r2, [sp, #48]	; 0x30
   14c40:	mov	r3, fp
   14c44:	mov	r6, r2
   14c48:	str	r2, [sp, #40]	; 0x28
   14c4c:	b	149a0 <strspn@plt+0x3ab0>
   14c50:	ldr	r3, [sp, #176]	; 0xb0
   14c54:	cmp	r3, #2
   14c58:	beq	159ec <strspn@plt+0x4afc>
   14c5c:	cmp	r3, #5
   14c60:	ldr	r3, [sp, #48]	; 0x30
   14c64:	str	r3, [sp, #40]	; 0x28
   14c68:	bne	14c94 <strspn@plt+0x3da4>
   14c6c:	ldr	r3, [sp, #96]	; 0x60
   14c70:	cmp	r3, #0
   14c74:	beq	156f0 <strspn@plt+0x4800>
   14c78:	add	r3, r7, #2
   14c7c:	cmp	r3, r8
   14c80:	bcs	14c94 <strspn@plt+0x3da4>
   14c84:	ldr	r2, [sp, #36]	; 0x24
   14c88:	ldrb	r5, [r2, #1]
   14c8c:	cmp	r5, #63	; 0x3f
   14c90:	beq	157d8 <strspn@plt+0x48e8>
   14c94:	mov	r6, #0
   14c98:	mov	r5, #63	; 0x3f
   14c9c:	b	14b2c <strspn@plt+0x3c3c>
   14ca0:	ldr	r3, [sp, #176]	; 0xb0
   14ca4:	cmp	r3, #2
   14ca8:	ldr	r3, [sp, #48]	; 0x30
   14cac:	beq	15494 <strspn@plt+0x45a4>
   14cb0:	mov	r5, #39	; 0x27
   14cb4:	str	r3, [sp, #40]	; 0x28
   14cb8:	str	r6, [sp, #80]	; 0x50
   14cbc:	b	14b2c <strspn@plt+0x3c3c>
   14cc0:	ldr	r3, [sp, #180]	; 0xb4
   14cc4:	cmp	r4, #0
   14cc8:	and	r3, r3, #1
   14ccc:	str	r3, [sp, #92]	; 0x5c
   14cd0:	ldr	r3, [sp, #180]	; 0xb4
   14cd4:	and	r3, r3, #4
   14cd8:	str	r3, [sp, #96]	; 0x60
   14cdc:	bne	15afc <strspn@plt+0x4c0c>
   14ce0:	str	r4, [sp, #60]	; 0x3c
   14ce4:	cmp	sl, #0
   14ce8:	bne	15ae0 <strspn@plt+0x4bf0>
   14cec:	mov	r3, #1
   14cf0:	movw	r2, #39204	; 0x9924
   14cf4:	movt	r2, #1
   14cf8:	mov	r4, r3
   14cfc:	mov	r3, #2
   14d00:	mov	r9, sl
   14d04:	str	r4, [sp, #32]
   14d08:	str	sl, [sp, #44]	; 0x2c
   14d0c:	str	sl, [sp, #48]	; 0x30
   14d10:	str	r4, [sp, #52]	; 0x34
   14d14:	str	r4, [sp, #56]	; 0x38
   14d18:	str	r4, [sp, #64]	; 0x40
   14d1c:	str	sl, [sp, #68]	; 0x44
   14d20:	str	r2, [sp, #72]	; 0x48
   14d24:	str	sl, [sp, #80]	; 0x50
   14d28:	str	sl, [sp, #84]	; 0x54
   14d2c:	str	sl, [sp, #88]	; 0x58
   14d30:	str	r3, [sp, #176]	; 0xb0
   14d34:	b	1427c <strspn@plt+0x338c>
   14d38:	ldrb	r5, [r0, r7]
   14d3c:	cmp	r5, #126	; 0x7e
   14d40:	ldrls	pc, [pc, r5, lsl #2]
   14d44:	b	150a8 <strspn@plt+0x41b8>
   14d48:	andeq	r5, r1, r4, ror r0
   14d4c:	andeq	r5, r1, r8, lsr #1
   14d50:	andeq	r5, r1, r8, lsr #1
   14d54:	andeq	r5, r1, r8, lsr #1
   14d58:	andeq	r5, r1, r8, lsr #1
   14d5c:	andeq	r5, r1, r8, lsr #1
   14d60:	andeq	r5, r1, r8, lsr #1
   14d64:	andeq	r5, r1, r4, rrx
   14d68:	andeq	r5, r1, r4, asr r0
   14d6c:	ldrdeq	r4, [r1], -r8
   14d70:	andeq	r5, r1, r4, asr #32
   14d74:			; <UNDEFINED> instruction: 0x00014fb8
   14d78:	muleq	r1, r8, r0
   14d7c:	andeq	r5, r1, r4, lsr #32
   14d80:	andeq	r5, r1, r8, lsr #1
   14d84:	andeq	r5, r1, r8, lsr #1
   14d88:	andeq	r5, r1, r8, lsr #1
   14d8c:	andeq	r5, r1, r8, lsr #1
   14d90:	andeq	r5, r1, r8, lsr #1
   14d94:	andeq	r5, r1, r8, lsr #1
   14d98:	andeq	r5, r1, r8, lsr #1
   14d9c:	andeq	r5, r1, r8, lsr #1
   14da0:	andeq	r5, r1, r8, lsr #1
   14da4:	andeq	r5, r1, r8, lsr #1
   14da8:	andeq	r5, r1, r8, lsr #1
   14dac:	andeq	r5, r1, r8, lsr #1
   14db0:	andeq	r5, r1, r8, lsr #1
   14db4:	andeq	r5, r1, r8, lsr #1
   14db8:	andeq	r5, r1, r8, lsr #1
   14dbc:	andeq	r5, r1, r8, lsr #1
   14dc0:	andeq	r5, r1, r8, lsr #1
   14dc4:	andeq	r5, r1, r8, lsr #1
   14dc8:	andeq	r4, r1, ip, asr #31
   14dcc:	andeq	r5, r1, r4, lsr r0
   14dd0:	andeq	r5, r1, r4, lsr r0
   14dd4:	andeq	r4, r1, ip, lsr #31
   14dd8:	andeq	r5, r1, r4, lsr r0
   14ddc:	andeq	r4, r1, r0, lsr #31
   14de0:	andeq	r5, r1, r4, lsr r0
   14de4:	andeq	r5, r1, r0, lsl r0
   14de8:	andeq	r5, r1, r4, lsr r0
   14dec:	andeq	r5, r1, r4, lsr r0
   14df0:	andeq	r5, r1, r4, lsr r0
   14df4:	andeq	r4, r1, r0, lsr #31
   14df8:	andeq	r4, r1, r0, lsr #31
   14dfc:	andeq	r4, r1, r0, lsr #31
   14e00:	andeq	r4, r1, r0, lsr #31
   14e04:	andeq	r4, r1, r0, lsr #31
   14e08:	andeq	r4, r1, r0, lsr #31
   14e0c:	andeq	r4, r1, r0, lsr #31
   14e10:	andeq	r4, r1, r0, lsr #31
   14e14:	andeq	r4, r1, r0, lsr #31
   14e18:	andeq	r4, r1, r0, lsr #31
   14e1c:	andeq	r4, r1, r0, lsr #31
   14e20:	andeq	r4, r1, r0, lsr #31
   14e24:	andeq	r4, r1, r0, lsr #31
   14e28:	andeq	r4, r1, r0, lsr #31
   14e2c:	andeq	r4, r1, r0, lsr #31
   14e30:	andeq	r4, r1, r0, lsr #31
   14e34:	andeq	r5, r1, r4, lsr r0
   14e38:	andeq	r5, r1, r4, lsr r0
   14e3c:	andeq	r5, r1, r4, lsr r0
   14e40:	andeq	r5, r1, r4, lsr r0
   14e44:	andeq	r4, r1, r8, ror #31
   14e48:	andeq	r5, r1, r8, lsr #1
   14e4c:	andeq	r4, r1, r0, lsr #31
   14e50:	andeq	r4, r1, r0, lsr #31
   14e54:	andeq	r4, r1, r0, lsr #31
   14e58:	andeq	r4, r1, r0, lsr #31
   14e5c:	andeq	r4, r1, r0, lsr #31
   14e60:	andeq	r4, r1, r0, lsr #31
   14e64:	andeq	r4, r1, r0, lsr #31
   14e68:	andeq	r4, r1, r0, lsr #31
   14e6c:	andeq	r4, r1, r0, lsr #31
   14e70:	andeq	r4, r1, r0, lsr #31
   14e74:	andeq	r4, r1, r0, lsr #31
   14e78:	andeq	r4, r1, r0, lsr #31
   14e7c:	andeq	r4, r1, r0, lsr #31
   14e80:	andeq	r4, r1, r0, lsr #31
   14e84:	andeq	r4, r1, r0, lsr #31
   14e88:	andeq	r4, r1, r0, lsr #31
   14e8c:	andeq	r4, r1, r0, lsr #31
   14e90:	andeq	r4, r1, r0, lsr #31
   14e94:	andeq	r4, r1, r0, lsr #31
   14e98:	andeq	r4, r1, r0, lsr #31
   14e9c:	andeq	r4, r1, r0, lsr #31
   14ea0:	andeq	r4, r1, r0, lsr #31
   14ea4:	andeq	r4, r1, r0, lsr #31
   14ea8:	andeq	r4, r1, r0, lsr #31
   14eac:	andeq	r4, r1, r0, lsr #31
   14eb0:	andeq	r4, r1, r0, lsr #31
   14eb4:	andeq	r5, r1, r4, lsr r0
   14eb8:	andeq	r4, r1, r8, ror #30
   14ebc:	andeq	r4, r1, r0, lsr #31
   14ec0:	andeq	r5, r1, r4, lsr r0
   14ec4:	andeq	r4, r1, r0, lsr #31
   14ec8:	andeq	r5, r1, r4, lsr r0
   14ecc:	andeq	r4, r1, r0, lsr #31
   14ed0:	andeq	r4, r1, r0, lsr #31
   14ed4:	andeq	r4, r1, r0, lsr #31
   14ed8:	andeq	r4, r1, r0, lsr #31
   14edc:	andeq	r4, r1, r0, lsr #31
   14ee0:	andeq	r4, r1, r0, lsr #31
   14ee4:	andeq	r4, r1, r0, lsr #31
   14ee8:	andeq	r4, r1, r0, lsr #31
   14eec:	andeq	r4, r1, r0, lsr #31
   14ef0:	andeq	r4, r1, r0, lsr #31
   14ef4:	andeq	r4, r1, r0, lsr #31
   14ef8:	andeq	r4, r1, r0, lsr #31
   14efc:	andeq	r4, r1, r0, lsr #31
   14f00:	andeq	r4, r1, r0, lsr #31
   14f04:	andeq	r4, r1, r0, lsr #31
   14f08:	andeq	r4, r1, r0, lsr #31
   14f0c:	andeq	r4, r1, r0, lsr #31
   14f10:	andeq	r4, r1, r0, lsr #31
   14f14:	andeq	r4, r1, r0, lsr #31
   14f18:	andeq	r4, r1, r0, lsr #31
   14f1c:	andeq	r4, r1, r0, lsr #31
   14f20:	andeq	r4, r1, r0, lsr #31
   14f24:	andeq	r4, r1, r0, lsr #31
   14f28:	andeq	r4, r1, r0, lsr #31
   14f2c:	andeq	r4, r1, r0, lsr #31
   14f30:	andeq	r4, r1, r0, lsr #31
   14f34:	andeq	r4, r1, r4, asr #30
   14f38:	andeq	r5, r1, r4, lsr r0
   14f3c:	andeq	r4, r1, r4, asr #30
   14f40:	andeq	r4, r1, ip, lsr #31
   14f44:	mov	r3, #0
   14f48:	cmn	r8, #1
   14f4c:	str	r3, [sp, #40]	; 0x28
   14f50:	bne	14b10 <strspn@plt+0x3c20>
   14f54:	ldr	r3, [sp, #28]
   14f58:	ldrb	r3, [r3, #1]
   14f5c:	adds	r3, r3, #0
   14f60:	movne	r3, #1
   14f64:	b	14b18 <strspn@plt+0x3c28>
   14f68:	mov	r3, #0
   14f6c:	str	r3, [sp, #40]	; 0x28
   14f70:	ldr	r3, [sp, #176]	; 0xb0
   14f74:	cmp	r3, #2
   14f78:	bne	14c08 <strspn@plt+0x3d18>
   14f7c:	ldr	r3, [sp, #44]	; 0x2c
   14f80:	cmp	r3, #0
   14f84:	bne	158c4 <strspn@plt+0x49d4>
   14f88:	mov	r6, r3
   14f8c:	add	r7, r7, #1
   14f90:	mov	r3, fp
   14f94:	mov	r5, #92	; 0x5c
   14f98:	b	149d8 <strspn@plt+0x3ae8>
   14f9c:	ldr	r6, [sp, #48]	; 0x30
   14fa0:	mov	r3, #0
   14fa4:	str	r3, [sp, #40]	; 0x28
   14fa8:	b	14b2c <strspn@plt+0x3c3c>
   14fac:	mov	r3, #0
   14fb0:	str	r3, [sp, #40]	; 0x28
   14fb4:	b	14b20 <strspn@plt+0x3c30>
   14fb8:	mov	r3, #0
   14fbc:	str	r3, [sp, #40]	; 0x28
   14fc0:	mov	r3, #118	; 0x76
   14fc4:	b	14980 <strspn@plt+0x3a90>
   14fc8:	ldr	r6, [sp, #48]	; 0x30
   14fcc:	mov	r3, #0
   14fd0:	str	r3, [sp, #40]	; 0x28
   14fd4:	b	14b6c <strspn@plt+0x3c7c>
   14fd8:	mov	r3, #0
   14fdc:	str	r3, [sp, #40]	; 0x28
   14fe0:	mov	r3, #116	; 0x74
   14fe4:	b	14974 <strspn@plt+0x3a84>
   14fe8:	ldr	r3, [sp, #176]	; 0xb0
   14fec:	cmp	r3, #2
   14ff0:	beq	15500 <strspn@plt+0x4610>
   14ff4:	cmp	r3, #5
   14ff8:	mov	r3, #0
   14ffc:	str	r3, [sp, #40]	; 0x28
   15000:	beq	14c6c <strspn@plt+0x3d7c>
   15004:	mov	r6, #0
   15008:	mov	r5, #63	; 0x3f
   1500c:	b	14b2c <strspn@plt+0x3c3c>
   15010:	ldr	r3, [sp, #176]	; 0xb0
   15014:	cmp	r3, #2
   15018:	beq	15488 <strspn@plt+0x4598>
   1501c:	mov	r3, #0
   15020:	b	14cb0 <strspn@plt+0x3dc0>
   15024:	mov	r3, #0
   15028:	str	r3, [sp, #40]	; 0x28
   1502c:	mov	r3, #114	; 0x72
   15030:	b	14974 <strspn@plt+0x3a84>
   15034:	mov	r3, #0
   15038:	mov	r6, r3
   1503c:	str	r3, [sp, #40]	; 0x28
   15040:	b	14b6c <strspn@plt+0x3c7c>
   15044:	mov	r3, #0
   15048:	str	r3, [sp, #40]	; 0x28
   1504c:	mov	r3, #110	; 0x6e
   15050:	b	14974 <strspn@plt+0x3a84>
   15054:	mov	r3, #0
   15058:	str	r3, [sp, #40]	; 0x28
   1505c:	mov	r3, #98	; 0x62
   15060:	b	14980 <strspn@plt+0x3a90>
   15064:	mov	r3, #0
   15068:	str	r3, [sp, #40]	; 0x28
   1506c:	mov	r3, #97	; 0x61
   15070:	b	14980 <strspn@plt+0x3a90>
   15074:	ldr	r3, [sp, #60]	; 0x3c
   15078:	cmp	r3, #0
   1507c:	bne	1546c <strspn@plt+0x457c>
   15080:	ldr	r3, [sp, #92]	; 0x5c
   15084:	cmp	r3, #0
   15088:	addne	r7, r7, #1
   1508c:	bne	1428c <strspn@plt+0x339c>
   15090:	str	r3, [sp, #40]	; 0x28
   15094:	b	1498c <strspn@plt+0x3a9c>
   15098:	mov	r3, #0
   1509c:	str	r3, [sp, #40]	; 0x28
   150a0:	mov	r3, #102	; 0x66
   150a4:	b	14980 <strspn@plt+0x3a90>
   150a8:	mov	r3, #0
   150ac:	str	r3, [sp, #40]	; 0x28
   150b0:	ldr	r3, [sp, #76]	; 0x4c
   150b4:	cmp	r3, #1
   150b8:	bne	15520 <strspn@plt+0x4630>
   150bc:	bl	10e00 <__ctype_b_loc@plt>
   150c0:	ldr	r2, [r0]
   150c4:	sxth	r3, r5
   150c8:	lsl	r3, r3, #1
   150cc:	ldr	r1, [sp, #76]	; 0x4c
   150d0:	ldrh	r3, [r2, r3]
   150d4:	mov	r0, r1
   150d8:	and	r3, r3, #16384	; 0x4000
   150dc:	cmp	r3, #0
   150e0:	ldr	r3, [sp, #60]	; 0x3c
   150e4:	movne	r6, #1
   150e8:	moveq	r6, #0
   150ec:	movne	r2, #0
   150f0:	andeq	r2, r3, #1
   150f4:	cmp	r2, #0
   150f8:	beq	14b2c <strspn@plt+0x3c3c>
   150fc:	ldr	r2, [sp, #60]	; 0x3c
   15100:	mov	r6, #0
   15104:	add	r1, r0, r7
   15108:	mov	ip, #39	; 0x27
   1510c:	str	r6, [sp, #100]	; 0x64
   15110:	mov	r0, #0
   15114:	ldr	lr, [sp, #36]	; 0x24
   15118:	str	r8, [sp, #36]	; 0x24
   1511c:	ldr	r6, [sp, #40]	; 0x28
   15120:	ldr	r8, [sp, #44]	; 0x2c
   15124:	b	151d4 <strspn@plt+0x42e4>
   15128:	cmp	r8, #0
   1512c:	bne	15708 <strspn@plt+0x4818>
   15130:	ldr	r0, [sp, #52]	; 0x34
   15134:	eor	r3, fp, #1
   15138:	ands	r3, r0, r3
   1513c:	beq	1516c <strspn@plt+0x427c>
   15140:	cmp	sl, r4
   15144:	add	r0, r4, #1
   15148:	strbhi	ip, [r9, r4]
   1514c:	cmp	sl, r0
   15150:	movhi	fp, #36	; 0x24
   15154:	strbhi	fp, [r9, r0]
   15158:	add	r0, r4, #2
   1515c:	mov	fp, r3
   15160:	cmp	sl, r0
   15164:	add	r4, r4, #3
   15168:	strbhi	ip, [r9, r0]
   1516c:	cmp	sl, r4
   15170:	movhi	r3, #92	; 0x5c
   15174:	strbhi	r3, [r9, r4]
   15178:	add	r3, r4, #1
   1517c:	cmp	sl, r3
   15180:	bls	15190 <strspn@plt+0x42a0>
   15184:	lsr	r0, r5, #6
   15188:	add	r0, r0, #48	; 0x30
   1518c:	strb	r0, [r9, r3]
   15190:	add	r3, r4, #2
   15194:	cmp	sl, r3
   15198:	bls	151a8 <strspn@plt+0x42b8>
   1519c:	ubfx	r0, r5, #3, #3
   151a0:	add	r0, r0, #48	; 0x30
   151a4:	strb	r0, [r9, r3]
   151a8:	add	r7, r7, #1
   151ac:	and	r5, r5, #7
   151b0:	cmp	r1, r7
   151b4:	add	r5, r5, #48	; 0x30
   151b8:	add	r4, r4, #3
   151bc:	bls	1571c <strspn@plt+0x482c>
   151c0:	mov	r0, r2
   151c4:	cmp	sl, r4
   151c8:	strbhi	r5, [r9, r4]
   151cc:	add	r4, r4, #1
   151d0:	ldrb	r5, [lr, #1]!
   151d4:	cmp	r2, #0
   151d8:	bne	15128 <strspn@plt+0x4238>
   151dc:	eor	r3, r0, #1
   151e0:	cmp	r6, #0
   151e4:	and	r3, r3, fp
   151e8:	uxtb	r3, r3
   151ec:	beq	15200 <strspn@plt+0x4310>
   151f0:	cmp	sl, r4
   151f4:	movhi	r6, #92	; 0x5c
   151f8:	strbhi	r6, [r9, r4]
   151fc:	add	r4, r4, #1
   15200:	add	r7, r7, #1
   15204:	cmp	r7, r1
   15208:	bcs	156fc <strspn@plt+0x480c>
   1520c:	cmp	r3, #0
   15210:	beq	15740 <strspn@plt+0x4850>
   15214:	cmp	sl, r4
   15218:	add	r3, r4, #1
   1521c:	mov	r6, #0
   15220:	strbhi	ip, [r9, r4]
   15224:	cmp	sl, r3
   15228:	add	r4, r4, #2
   1522c:	mov	fp, r6
   15230:	strbhi	ip, [r9, r3]
   15234:	b	151c4 <strspn@plt+0x42d4>
   15238:	ldr	r3, [sp, #36]	; 0x24
   1523c:	ldrb	r5, [r3]
   15240:	cmp	r5, #126	; 0x7e
   15244:	ldrls	pc, [pc, r5, lsl #2]
   15248:	b	150a8 <strspn@plt+0x41b8>
   1524c:	andeq	r5, r1, ip, ror #8
   15250:	andeq	r5, r1, r8, lsr #1
   15254:	andeq	r5, r1, r8, lsr #1
   15258:	andeq	r5, r1, r8, lsr #1
   1525c:	andeq	r5, r1, r8, lsr #1
   15260:	andeq	r5, r1, r8, lsr #1
   15264:	andeq	r5, r1, r8, lsr #1
   15268:	andeq	r4, r1, r0, ror #18
   1526c:	andeq	r4, r1, r8, asr r9
   15270:	ldrdeq	r4, [r1], -r8
   15274:	andeq	r5, r1, r0, ror #8
   15278:			; <UNDEFINED> instruction: 0x00014fb8
   1527c:	andeq	r4, r1, r4, lsl #16
   15280:	andeq	r5, r1, r4, asr r4
   15284:	andeq	r5, r1, r8, lsr #1
   15288:	andeq	r5, r1, r8, lsr #1
   1528c:	andeq	r5, r1, r8, lsr #1
   15290:	andeq	r5, r1, r8, lsr #1
   15294:	andeq	r5, r1, r8, lsr #1
   15298:	andeq	r5, r1, r8, lsr #1
   1529c:	andeq	r5, r1, r8, lsr #1
   152a0:	andeq	r5, r1, r8, lsr #1
   152a4:	andeq	r5, r1, r8, lsr #1
   152a8:	andeq	r5, r1, r8, lsr #1
   152ac:	andeq	r5, r1, r8, lsr #1
   152b0:	andeq	r5, r1, r8, lsr #1
   152b4:	andeq	r5, r1, r8, lsr #1
   152b8:	andeq	r5, r1, r8, lsr #1
   152bc:	andeq	r5, r1, r8, lsr #1
   152c0:	andeq	r5, r1, r8, lsr #1
   152c4:	andeq	r5, r1, r8, lsr #1
   152c8:	andeq	r5, r1, r8, lsr #1
   152cc:	andeq	r4, r1, r8, asr #31
   152d0:	andeq	r5, r1, r8, asr #8
   152d4:	andeq	r5, r1, r8, asr #8
   152d8:	andeq	r4, r1, ip, lsr #31
   152dc:	andeq	r5, r1, r8, asr #8
   152e0:	muleq	r1, ip, pc	; <UNPREDICTABLE>
   152e4:	andeq	r5, r1, r8, asr #8
   152e8:	andeq	r5, r1, r0, lsl r0
   152ec:	andeq	r5, r1, r8, asr #8
   152f0:	andeq	r5, r1, r8, asr #8
   152f4:	andeq	r5, r1, r8, asr #8
   152f8:	muleq	r1, ip, pc	; <UNPREDICTABLE>
   152fc:	muleq	r1, ip, pc	; <UNPREDICTABLE>
   15300:	muleq	r1, ip, pc	; <UNPREDICTABLE>
   15304:	muleq	r1, ip, pc	; <UNPREDICTABLE>
   15308:	muleq	r1, ip, pc	; <UNPREDICTABLE>
   1530c:	muleq	r1, ip, pc	; <UNPREDICTABLE>
   15310:	muleq	r1, ip, pc	; <UNPREDICTABLE>
   15314:	muleq	r1, ip, pc	; <UNPREDICTABLE>
   15318:	muleq	r1, ip, pc	; <UNPREDICTABLE>
   1531c:	muleq	r1, ip, pc	; <UNPREDICTABLE>
   15320:	muleq	r1, ip, pc	; <UNPREDICTABLE>
   15324:	muleq	r1, ip, pc	; <UNPREDICTABLE>
   15328:	muleq	r1, ip, pc	; <UNPREDICTABLE>
   1532c:	muleq	r1, ip, pc	; <UNPREDICTABLE>
   15330:	muleq	r1, ip, pc	; <UNPREDICTABLE>
   15334:	muleq	r1, ip, pc	; <UNPREDICTABLE>
   15338:	andeq	r5, r1, r8, asr #8
   1533c:	andeq	r5, r1, r8, asr #8
   15340:	andeq	r5, r1, r8, asr #8
   15344:	andeq	r5, r1, r8, asr #8
   15348:	andeq	r4, r1, r8, ror #31
   1534c:	andeq	r5, r1, r8, lsr #1
   15350:	muleq	r1, ip, pc	; <UNPREDICTABLE>
   15354:	muleq	r1, ip, pc	; <UNPREDICTABLE>
   15358:	muleq	r1, ip, pc	; <UNPREDICTABLE>
   1535c:	muleq	r1, ip, pc	; <UNPREDICTABLE>
   15360:	muleq	r1, ip, pc	; <UNPREDICTABLE>
   15364:	muleq	r1, ip, pc	; <UNPREDICTABLE>
   15368:	muleq	r1, ip, pc	; <UNPREDICTABLE>
   1536c:	muleq	r1, ip, pc	; <UNPREDICTABLE>
   15370:	muleq	r1, ip, pc	; <UNPREDICTABLE>
   15374:	muleq	r1, ip, pc	; <UNPREDICTABLE>
   15378:	muleq	r1, ip, pc	; <UNPREDICTABLE>
   1537c:	muleq	r1, ip, pc	; <UNPREDICTABLE>
   15380:	muleq	r1, ip, pc	; <UNPREDICTABLE>
   15384:	muleq	r1, ip, pc	; <UNPREDICTABLE>
   15388:	muleq	r1, ip, pc	; <UNPREDICTABLE>
   1538c:	muleq	r1, ip, pc	; <UNPREDICTABLE>
   15390:	muleq	r1, ip, pc	; <UNPREDICTABLE>
   15394:	muleq	r1, ip, pc	; <UNPREDICTABLE>
   15398:	muleq	r1, ip, pc	; <UNPREDICTABLE>
   1539c:	muleq	r1, ip, pc	; <UNPREDICTABLE>
   153a0:	muleq	r1, ip, pc	; <UNPREDICTABLE>
   153a4:	muleq	r1, ip, pc	; <UNPREDICTABLE>
   153a8:	muleq	r1, ip, pc	; <UNPREDICTABLE>
   153ac:	muleq	r1, ip, pc	; <UNPREDICTABLE>
   153b0:	muleq	r1, ip, pc	; <UNPREDICTABLE>
   153b4:	muleq	r1, ip, pc	; <UNPREDICTABLE>
   153b8:	andeq	r5, r1, r8, asr #8
   153bc:	andeq	r4, r1, r8, ror #30
   153c0:	muleq	r1, ip, pc	; <UNPREDICTABLE>
   153c4:	andeq	r5, r1, r8, asr #8
   153c8:	muleq	r1, ip, pc	; <UNPREDICTABLE>
   153cc:	andeq	r5, r1, r8, asr #8
   153d0:	muleq	r1, ip, pc	; <UNPREDICTABLE>
   153d4:	muleq	r1, ip, pc	; <UNPREDICTABLE>
   153d8:	muleq	r1, ip, pc	; <UNPREDICTABLE>
   153dc:	muleq	r1, ip, pc	; <UNPREDICTABLE>
   153e0:	muleq	r1, ip, pc	; <UNPREDICTABLE>
   153e4:	muleq	r1, ip, pc	; <UNPREDICTABLE>
   153e8:	muleq	r1, ip, pc	; <UNPREDICTABLE>
   153ec:	muleq	r1, ip, pc	; <UNPREDICTABLE>
   153f0:	muleq	r1, ip, pc	; <UNPREDICTABLE>
   153f4:	muleq	r1, ip, pc	; <UNPREDICTABLE>
   153f8:	muleq	r1, ip, pc	; <UNPREDICTABLE>
   153fc:	muleq	r1, ip, pc	; <UNPREDICTABLE>
   15400:	muleq	r1, ip, pc	; <UNPREDICTABLE>
   15404:	muleq	r1, ip, pc	; <UNPREDICTABLE>
   15408:	muleq	r1, ip, pc	; <UNPREDICTABLE>
   1540c:	muleq	r1, ip, pc	; <UNPREDICTABLE>
   15410:	muleq	r1, ip, pc	; <UNPREDICTABLE>
   15414:	muleq	r1, ip, pc	; <UNPREDICTABLE>
   15418:	muleq	r1, ip, pc	; <UNPREDICTABLE>
   1541c:	muleq	r1, ip, pc	; <UNPREDICTABLE>
   15420:	muleq	r1, ip, pc	; <UNPREDICTABLE>
   15424:	muleq	r1, ip, pc	; <UNPREDICTABLE>
   15428:	muleq	r1, ip, pc	; <UNPREDICTABLE>
   1542c:	muleq	r1, ip, pc	; <UNPREDICTABLE>
   15430:	muleq	r1, ip, pc	; <UNPREDICTABLE>
   15434:	muleq	r1, ip, pc	; <UNPREDICTABLE>
   15438:	andeq	r4, r1, r4, asr #30
   1543c:	andeq	r5, r1, r8, asr #8
   15440:	andeq	r4, r1, r4, asr #30
   15444:	andeq	r4, r1, ip, lsr #31
   15448:	mov	r3, #0
   1544c:	str	r3, [sp, #40]	; 0x28
   15450:	b	14b28 <strspn@plt+0x3c38>
   15454:	mov	r3, #0
   15458:	str	r3, [sp, #40]	; 0x28
   1545c:	b	14ac0 <strspn@plt+0x3bd0>
   15460:	mov	r3, #0
   15464:	str	r3, [sp, #40]	; 0x28
   15468:	b	14af4 <strspn@plt+0x3c04>
   1546c:	ldr	r3, [sp, #44]	; 0x2c
   15470:	cmp	r3, #0
   15474:	beq	14a0c <strspn@plt+0x3b1c>
   15478:	ldr	r3, [sp, #52]	; 0x34
   1547c:	mov	fp, r9
   15480:	str	r3, [sp, #60]	; 0x3c
   15484:	b	14b84 <strspn@plt+0x3c94>
   15488:	ldr	r3, [sp, #44]	; 0x2c
   1548c:	cmp	r3, #0
   15490:	bne	158c4 <strspn@plt+0x49d4>
   15494:	str	r3, [sp, #40]	; 0x28
   15498:	cmp	sl, #0
   1549c:	ldr	r3, [sp, #84]	; 0x54
   154a0:	clz	r3, r3
   154a4:	lsr	r3, r3, #5
   154a8:	moveq	r3, #0
   154ac:	cmp	r3, #0
   154b0:	strne	sl, [sp, #84]	; 0x54
   154b4:	movne	sl, #0
   154b8:	bne	154e8 <strspn@plt+0x45f8>
   154bc:	cmp	sl, r4
   154c0:	movhi	r3, #39	; 0x27
   154c4:	strbhi	r3, [r9, r4]
   154c8:	add	r3, r4, #1
   154cc:	cmp	sl, r3
   154d0:	movhi	r2, #92	; 0x5c
   154d4:	strbhi	r2, [r9, r3]
   154d8:	add	r3, r4, #2
   154dc:	cmp	sl, r3
   154e0:	movhi	r2, #39	; 0x27
   154e4:	strbhi	r2, [r9, r3]
   154e8:	mov	r3, #0
   154ec:	add	r4, r4, #3
   154f0:	str	r6, [sp, #80]	; 0x50
   154f4:	mov	fp, r3
   154f8:	mov	r5, #39	; 0x27
   154fc:	b	149c8 <strspn@plt+0x3ad8>
   15500:	ldr	r3, [sp, #44]	; 0x2c
   15504:	cmp	r3, #0
   15508:	bne	158c4 <strspn@plt+0x49d4>
   1550c:	mov	r6, #0
   15510:	mov	r5, #63	; 0x3f
   15514:	str	r3, [sp, #40]	; 0x28
   15518:	mov	r3, fp
   1551c:	b	149c8 <strspn@plt+0x3ad8>
   15520:	mov	r2, #0
   15524:	mov	r3, #0
   15528:	cmn	r8, #1
   1552c:	strd	r2, [sp, #128]	; 0x80
   15530:	bne	15540 <strspn@plt+0x4650>
   15534:	ldr	r0, [sp, #28]
   15538:	bl	10e24 <strlen@plt>
   1553c:	mov	r8, r0
   15540:	str	r9, [sp, #100]	; 0x64
   15544:	mov	r3, #0
   15548:	strd	sl, [sp, #104]	; 0x68
   1554c:	ldr	sl, [sp, #28]
   15550:	str	r5, [sp, #112]	; 0x70
   15554:	mov	r5, r3
   15558:	ldr	r9, [sp, #68]	; 0x44
   1555c:	str	r4, [sp, #116]	; 0x74
   15560:	add	r4, r7, r5
   15564:	add	r3, sp, #128	; 0x80
   15568:	add	fp, sl, r4
   1556c:	sub	r2, r8, r4
   15570:	mov	r1, fp
   15574:	add	r0, sp, #124	; 0x7c
   15578:	bl	18d24 <strspn@plt+0x7e34>
   1557c:	subs	r1, r0, #0
   15580:	beq	155c0 <strspn@plt+0x46d0>
   15584:	cmn	r1, #1
   15588:	beq	15918 <strspn@plt+0x4a28>
   1558c:	cmn	r1, #2
   15590:	beq	15938 <strspn@plt+0x4a48>
   15594:	cmp	r9, #0
   15598:	bne	155f0 <strspn@plt+0x4700>
   1559c:	ldr	r0, [sp, #124]	; 0x7c
   155a0:	add	r5, r5, r1
   155a4:	bl	10d58 <iswprint@plt>
   155a8:	cmp	r0, #0
   155ac:	add	r0, sp, #128	; 0x80
   155b0:	moveq	r6, #0
   155b4:	bl	10cf8 <mbsinit@plt>
   155b8:	cmp	r0, #0
   155bc:	beq	15560 <strspn@plt+0x4670>
   155c0:	ldr	r3, [sp, #60]	; 0x3c
   155c4:	add	r9, sp, #100	; 0x64
   155c8:	mov	r0, r5
   155cc:	ldm	r9, {r9, sl, fp}
   155d0:	eor	r2, r6, #1
   155d4:	ldr	r5, [sp, #112]	; 0x70
   155d8:	and	r2, r2, r3
   155dc:	uxtb	r2, r2
   155e0:	ldr	r4, [sp, #116]	; 0x74
   155e4:	cmp	r0, #1
   155e8:	bhi	15104 <strspn@plt+0x4214>
   155ec:	b	150f4 <strspn@plt+0x4204>
   155f0:	cmp	r1, #1
   155f4:	beq	1559c <strspn@plt+0x46ac>
   155f8:	add	r2, r4, #1
   155fc:	add	r3, sl, r1
   15600:	add	r2, sl, r2
   15604:	add	r4, r3, r4
   15608:	ldrb	r3, [r2], #1
   1560c:	sub	r3, r3, #91	; 0x5b
   15610:	cmp	r3, #33	; 0x21
   15614:	ldrls	pc, [pc, r3, lsl #2]
   15618:	b	156a4 <strspn@plt+0x47b4>
   1561c:			; <UNDEFINED> instruction: 0x000156b0
   15620:			; <UNDEFINED> instruction: 0x000156b0
   15624:	andeq	r5, r1, r4, lsr #13
   15628:			; <UNDEFINED> instruction: 0x000156b0
   1562c:	andeq	r5, r1, r4, lsr #13
   15630:			; <UNDEFINED> instruction: 0x000156b0
   15634:	andeq	r5, r1, r4, lsr #13
   15638:	andeq	r5, r1, r4, lsr #13
   1563c:	andeq	r5, r1, r4, lsr #13
   15640:	andeq	r5, r1, r4, lsr #13
   15644:	andeq	r5, r1, r4, lsr #13
   15648:	andeq	r5, r1, r4, lsr #13
   1564c:	andeq	r5, r1, r4, lsr #13
   15650:	andeq	r5, r1, r4, lsr #13
   15654:	andeq	r5, r1, r4, lsr #13
   15658:	andeq	r5, r1, r4, lsr #13
   1565c:	andeq	r5, r1, r4, lsr #13
   15660:	andeq	r5, r1, r4, lsr #13
   15664:	andeq	r5, r1, r4, lsr #13
   15668:	andeq	r5, r1, r4, lsr #13
   1566c:	andeq	r5, r1, r4, lsr #13
   15670:	andeq	r5, r1, r4, lsr #13
   15674:	andeq	r5, r1, r4, lsr #13
   15678:	andeq	r5, r1, r4, lsr #13
   1567c:	andeq	r5, r1, r4, lsr #13
   15680:	andeq	r5, r1, r4, lsr #13
   15684:	andeq	r5, r1, r4, lsr #13
   15688:	andeq	r5, r1, r4, lsr #13
   1568c:	andeq	r5, r1, r4, lsr #13
   15690:	andeq	r5, r1, r4, lsr #13
   15694:	andeq	r5, r1, r4, lsr #13
   15698:	andeq	r5, r1, r4, lsr #13
   1569c:	andeq	r5, r1, r4, lsr #13
   156a0:			; <UNDEFINED> instruction: 0x000156b0
   156a4:	cmp	r4, r2
   156a8:	bne	15608 <strspn@plt+0x4718>
   156ac:	b	1559c <strspn@plt+0x46ac>
   156b0:	mov	r3, #2
   156b4:	ldr	fp, [sp, #100]	; 0x64
   156b8:	str	r3, [sp, #176]	; 0xb0
   156bc:	ldr	sl, [sp, #104]	; 0x68
   156c0:	b	14b84 <strspn@plt+0x3c94>
   156c4:	ldr	r2, [sp, #52]	; 0x34
   156c8:	mov	fp, r9
   156cc:	ldr	r3, [sp, #60]	; 0x3c
   156d0:	and	r3, r3, r2
   156d4:	str	r3, [sp, #60]	; 0x3c
   156d8:	b	14b84 <strspn@plt+0x3c94>
   156dc:	cmp	sl, r4
   156e0:	movhi	r2, fp
   156e4:	bhi	14a5c <strspn@plt+0x3b6c>
   156e8:	mov	r2, r4
   156ec:	b	14a6c <strspn@plt+0x3b7c>
   156f0:	mov	r6, r3
   156f4:	mov	r5, #63	; 0x3f
   156f8:	b	14b2c <strspn@plt+0x3c3c>
   156fc:	ldr	r8, [sp, #36]	; 0x24
   15700:	ldr	r6, [sp, #100]	; 0x64
   15704:	b	149d8 <strspn@plt+0x3ae8>
   15708:	mov	fp, r9
   1570c:	ldr	r8, [sp, #36]	; 0x24
   15710:	ldr	r3, [sp, #52]	; 0x34
   15714:	str	r3, [sp, #60]	; 0x3c
   15718:	b	14b84 <strspn@plt+0x3c94>
   1571c:	ldr	r8, [sp, #36]	; 0x24
   15720:	ldr	r6, [sp, #100]	; 0x64
   15724:	b	14870 <strspn@plt+0x3980>
   15728:	mov	r3, #0
   1572c:	add	r4, r4, #4
   15730:	mov	fp, r2
   15734:	mov	r6, r3
   15738:	mov	r5, #48	; 0x30
   1573c:	b	149c8 <strspn@plt+0x3ad8>
   15740:	mov	r6, r3
   15744:	b	151c4 <strspn@plt+0x42d4>
   15748:	mov	r3, #1
   1574c:	movw	r2, #39184	; 0x9910
   15750:	movt	r2, #1
   15754:	mov	r4, r3
   15758:	mov	r9, sl
   1575c:	str	r3, [sp, #32]
   15760:	str	sl, [sp, #44]	; 0x2c
   15764:	str	r3, [sp, #48]	; 0x30
   15768:	str	sl, [sp, #52]	; 0x34
   1576c:	str	r3, [sp, #56]	; 0x38
   15770:	str	r3, [sp, #60]	; 0x3c
   15774:	str	sl, [sp, #64]	; 0x40
   15778:	str	sl, [sp, #68]	; 0x44
   1577c:	str	r2, [sp, #72]	; 0x48
   15780:	str	sl, [sp, #80]	; 0x50
   15784:	str	sl, [sp, #84]	; 0x54
   15788:	str	sl, [sp, #88]	; 0x58
   1578c:	b	1427c <strspn@plt+0x338c>
   15790:	mov	r3, #0
   15794:	mov	r5, #48	; 0x30
   15798:	mov	r6, r3
   1579c:	b	149c8 <strspn@plt+0x3ad8>
   157a0:	cmp	sl, r4
   157a4:	mov	r5, #48	; 0x30
   157a8:	movhi	r3, #48	; 0x30
   157ac:	strbhi	r3, [r9, r4]
   157b0:	add	r3, r2, #2
   157b4:	add	r4, r2, #3
   157b8:	cmp	sl, r3
   157bc:	movhi	r1, #48	; 0x30
   157c0:	strbhi	r1, [r9, r3]
   157c4:	mov	r3, #0
   157c8:	b	14aa4 <strspn@plt+0x3bb4>
   157cc:	ldr	r3, [sp, #48]	; 0x30
   157d0:	str	r3, [sp, #40]	; 0x28
   157d4:	b	150b0 <strspn@plt+0x41c0>
   157d8:	ldr	r2, [sp, #28]
   157dc:	ldrb	r2, [r2, r3]
   157e0:	sub	r1, r2, #33	; 0x21
   157e4:	cmp	r1, #29
   157e8:	ldrls	pc, [pc, r1, lsl #2]
   157ec:	b	14b28 <strspn@plt+0x3c38>
   157f0:	andeq	r5, r1, r8, ror #16
   157f4:	andeq	r4, r1, r8, lsr #22
   157f8:	andeq	r4, r1, r8, lsr #22
   157fc:	andeq	r4, r1, r8, lsr #22
   15800:	andeq	r4, r1, r8, lsr #22
   15804:	andeq	r4, r1, r8, lsr #22
   15808:	andeq	r5, r1, r8, ror #16
   1580c:	andeq	r5, r1, r8, ror #16
   15810:	andeq	r5, r1, r8, ror #16
   15814:	andeq	r4, r1, r8, lsr #22
   15818:	andeq	r4, r1, r8, lsr #22
   1581c:	andeq	r4, r1, r8, lsr #22
   15820:	andeq	r5, r1, r8, ror #16
   15824:	andeq	r4, r1, r8, lsr #22
   15828:	andeq	r5, r1, r8, ror #16
   1582c:	andeq	r4, r1, r8, lsr #22
   15830:	andeq	r4, r1, r8, lsr #22
   15834:	andeq	r4, r1, r8, lsr #22
   15838:	andeq	r4, r1, r8, lsr #22
   1583c:	andeq	r4, r1, r8, lsr #22
   15840:	andeq	r4, r1, r8, lsr #22
   15844:	andeq	r4, r1, r8, lsr #22
   15848:	andeq	r4, r1, r8, lsr #22
   1584c:	andeq	r4, r1, r8, lsr #22
   15850:	andeq	r4, r1, r8, lsr #22
   15854:	andeq	r4, r1, r8, lsr #22
   15858:	andeq	r4, r1, r8, lsr #22
   1585c:	andeq	r5, r1, r8, ror #16
   15860:	andeq	r5, r1, r8, ror #16
   15864:	andeq	r5, r1, r8, ror #16
   15868:	ldr	r1, [sp, #44]	; 0x2c
   1586c:	cmp	r1, #0
   15870:	bne	15ad0 <strspn@plt+0x4be0>
   15874:	cmp	sl, r4
   15878:	mov	r7, r3
   1587c:	movhi	r1, #63	; 0x3f
   15880:	mov	r5, r2
   15884:	mov	r3, fp
   15888:	strbhi	r1, [r9, r4]
   1588c:	add	r1, r4, #1
   15890:	cmp	sl, r1
   15894:	movhi	r0, #34	; 0x22
   15898:	strbhi	r0, [r9, r1]
   1589c:	add	r1, r4, #2
   158a0:	cmp	sl, r1
   158a4:	movhi	r0, #34	; 0x22
   158a8:	strbhi	r0, [r9, r1]
   158ac:	add	r1, r4, #3
   158b0:	add	r4, r4, #4
   158b4:	cmp	sl, r1
   158b8:	movhi	r0, #63	; 0x3f
   158bc:	strbhi	r0, [r9, r1]
   158c0:	b	14aa4 <strspn@plt+0x3bb4>
   158c4:	mov	fp, r9
   158c8:	b	14b84 <strspn@plt+0x3c94>
   158cc:	ldr	r3, [sp, #188]	; 0xbc
   158d0:	ldrb	r3, [r3]
   158d4:	cmp	r3, #0
   158d8:	beq	14214 <strspn@plt+0x3324>
   158dc:	ldr	r2, [sp, #188]	; 0xbc
   158e0:	cmp	sl, r4
   158e4:	bls	15904 <strspn@plt+0x4a14>
   158e8:	strb	r3, [fp, r4]
   158ec:	add	r4, r4, #1
   158f0:	ldrb	r3, [r2, #1]!
   158f4:	cmp	r3, #0
   158f8:	beq	14214 <strspn@plt+0x3324>
   158fc:	cmp	sl, r4
   15900:	bhi	158e8 <strspn@plt+0x49f8>
   15904:	ldrb	r3, [r2, #1]!
   15908:	add	r4, r4, #1
   1590c:	cmp	r3, #0
   15910:	bne	158e0 <strspn@plt+0x49f0>
   15914:	b	14214 <strspn@plt+0x3324>
   15918:	add	r9, sp, #100	; 0x64
   1591c:	mov	r0, r5
   15920:	ldr	r2, [sp, #60]	; 0x3c
   15924:	mov	r6, #0
   15928:	ldm	r9, {r9, sl, fp}
   1592c:	ldr	r5, [sp, #112]	; 0x70
   15930:	ldr	r4, [sp, #116]	; 0x74
   15934:	b	155e4 <strspn@plt+0x46f4>
   15938:	cmp	r4, r8
   1593c:	add	r9, sp, #100	; 0x64
   15940:	mov	r1, r4
   15944:	mov	r2, fp
   15948:	ldm	r9, {r9, sl, fp}
   1594c:	mov	r3, r5
   15950:	mov	r0, r5
   15954:	ldr	r5, [sp, #112]	; 0x70
   15958:	ldr	r4, [sp, #116]	; 0x74
   1595c:	bcs	15990 <strspn@plt+0x4aa0>
   15960:	ldrb	r6, [r2]
   15964:	cmp	r6, #0
   15968:	bne	1597c <strspn@plt+0x4a8c>
   1596c:	b	15ac8 <strspn@plt+0x4bd8>
   15970:	ldrb	r6, [r2, #1]!
   15974:	cmp	r6, #0
   15978:	beq	15a60 <strspn@plt+0x4b70>
   1597c:	add	r3, r3, #1
   15980:	add	r1, r7, r3
   15984:	cmp	r8, r1
   15988:	bhi	15970 <strspn@plt+0x4a80>
   1598c:	mov	r0, r3
   15990:	mov	r6, #0
   15994:	ldr	r2, [sp, #60]	; 0x3c
   15998:	b	155e4 <strspn@plt+0x46f4>
   1599c:	mov	r3, #1
   159a0:	mov	r4, #0
   159a4:	mov	r9, r4
   159a8:	str	r3, [sp, #32]
   159ac:	str	r3, [sp, #44]	; 0x2c
   159b0:	str	r3, [sp, #48]	; 0x30
   159b4:	str	r4, [sp, #52]	; 0x34
   159b8:	str	r3, [sp, #56]	; 0x38
   159bc:	str	r3, [sp, #60]	; 0x3c
   159c0:	str	r3, [sp, #88]	; 0x58
   159c4:	movw	r3, #39184	; 0x9910
   159c8:	movt	r3, #1
   159cc:	str	r4, [sp, #64]	; 0x40
   159d0:	str	r4, [sp, #68]	; 0x44
   159d4:	str	r3, [sp, #72]	; 0x48
   159d8:	str	r4, [sp, #80]	; 0x50
   159dc:	str	r4, [sp, #84]	; 0x54
   159e0:	b	1427c <strspn@plt+0x338c>
   159e4:	mov	fp, r9
   159e8:	b	14b98 <strspn@plt+0x3ca8>
   159ec:	ldr	r3, [sp, #48]	; 0x30
   159f0:	b	1550c <strspn@plt+0x461c>
   159f4:	mov	r2, r3
   159f8:	ldr	r3, [sp, #72]	; 0x48
   159fc:	cmp	r3, #0
   15a00:	moveq	r2, #0
   15a04:	andne	r2, r2, #1
   15a08:	cmp	r2, #0
   15a0c:	beq	15a3c <strspn@plt+0x4b4c>
   15a10:	mov	r2, r3
   15a14:	ldrb	r3, [r3]
   15a18:	cmp	r3, #0
   15a1c:	beq	15a3c <strspn@plt+0x4b4c>
   15a20:	cmp	sl, r4
   15a24:	bls	15a4c <strspn@plt+0x4b5c>
   15a28:	strb	r3, [fp, r4]
   15a2c:	add	r4, r4, #1
   15a30:	ldrb	r3, [r2, #1]!
   15a34:	cmp	r3, #0
   15a38:	bne	15a20 <strspn@plt+0x4b30>
   15a3c:	cmp	sl, r4
   15a40:	movhi	r3, #0
   15a44:	strbhi	r3, [fp, r4]
   15a48:	b	14bd4 <strspn@plt+0x3ce4>
   15a4c:	ldrb	r3, [r2, #1]!
   15a50:	add	r4, r4, #1
   15a54:	cmp	r3, #0
   15a58:	bne	15a20 <strspn@plt+0x4b30>
   15a5c:	b	15a3c <strspn@plt+0x4b4c>
   15a60:	mov	r0, r3
   15a64:	ldr	r2, [sp, #60]	; 0x3c
   15a68:	b	155e4 <strspn@plt+0x46f4>
   15a6c:	mov	ip, #5
   15a70:	mov	r3, r8
   15a74:	ldr	r1, [sp, #84]	; 0x54
   15a78:	str	ip, [sp]
   15a7c:	ldr	r2, [sp, #180]	; 0xb4
   15a80:	ldr	ip, [sp, #188]	; 0xbc
   15a84:	ldr	r0, [sp, #184]	; 0xb8
   15a88:	str	r2, [sp, #4]
   15a8c:	ldr	r2, [sp, #28]
   15a90:	str	ip, [sp, #12]
   15a94:	ldr	ip, [sp, #192]	; 0xc0
   15a98:	str	r0, [sp, #8]
   15a9c:	mov	r0, fp
   15aa0:	str	ip, [sp, #16]
   15aa4:	bl	14158 <strspn@plt+0x3268>
   15aa8:	mov	r4, r0
   15aac:	b	14bd4 <strspn@plt+0x3ce4>
   15ab0:	mov	r6, r3
   15ab4:	str	r3, [sp, #40]	; 0x28
   15ab8:	b	14b44 <strspn@plt+0x3c54>
   15abc:	mov	r3, #2
   15ac0:	str	r3, [sp, #176]	; 0xb0
   15ac4:	b	14b84 <strspn@plt+0x3c94>
   15ac8:	ldr	r2, [sp, #60]	; 0x3c
   15acc:	b	155e4 <strspn@plt+0x46f4>
   15ad0:	mov	r3, #5
   15ad4:	mov	fp, r9
   15ad8:	str	r3, [sp, #176]	; 0xb0
   15adc:	b	14b98 <strspn@plt+0x3ca8>
   15ae0:	mov	r1, #1
   15ae4:	mov	r9, #0
   15ae8:	mov	r3, r9
   15aec:	mov	r2, r9
   15af0:	str	r1, [sp, #32]
   15af4:	str	sl, [sp, #84]	; 0x54
   15af8:	b	14920 <strspn@plt+0x3a30>
   15afc:	mov	r3, #0
   15b00:	mov	r2, #1
   15b04:	mov	r9, r3
   15b08:	mov	r4, r3
   15b0c:	str	r2, [sp, #32]
   15b10:	strd	r2, [sp, #44]	; 0x2c
   15b14:	strd	r2, [sp, #56]	; 0x38
   15b18:	str	r3, [sp, #80]	; 0x50
   15b1c:	str	r3, [sp, #84]	; 0x54
   15b20:	str	r3, [sp, #88]	; 0x58
   15b24:	movw	r3, #39204	; 0x9924
   15b28:	movt	r3, #1
   15b2c:	str	r2, [sp, #52]	; 0x34
   15b30:	str	r2, [sp, #64]	; 0x40
   15b34:	str	r2, [sp, #68]	; 0x44
   15b38:	str	r3, [sp, #72]	; 0x48
   15b3c:	b	1427c <strspn@plt+0x338c>
   15b40:	bl	10ee4 <abort@plt>
   15b44:	strd	r4, [sp, #-36]!	; 0xffffffdc
   15b48:	mov	r4, r0
   15b4c:	mov	r5, r3
   15b50:	strd	r6, [sp, #8]
   15b54:	movw	r7, #41208	; 0xa0f8
   15b58:	movt	r7, #2
   15b5c:	strd	r8, [sp, #16]
   15b60:	strd	sl, [sp, #24]
   15b64:	mov	sl, r1
   15b68:	mov	fp, r2
   15b6c:	str	lr, [sp, #32]
   15b70:	sub	sp, sp, #60	; 0x3c
   15b74:	bl	10e30 <__errno_location@plt>
   15b78:	mov	r8, r0
   15b7c:	cmn	r4, #-2147483647	; 0x80000001
   15b80:	ldr	r6, [r7]
   15b84:	movne	r0, #0
   15b88:	moveq	r0, #1
   15b8c:	ldr	r3, [r8]
   15b90:	orrs	r0, r0, r4, lsr #31
   15b94:	str	r3, [sp, #28]
   15b98:	bne	15d28 <strspn@plt+0x4e38>
   15b9c:	ldr	r3, [r7, #4]
   15ba0:	cmp	r3, r4
   15ba4:	bgt	15c04 <strspn@plt+0x4d14>
   15ba8:	add	r1, r7, #8
   15bac:	sub	r2, r4, r3
   15bb0:	str	r3, [sp, #52]	; 0x34
   15bb4:	cmp	r6, r1
   15bb8:	add	r2, r2, #1
   15bbc:	beq	15d00 <strspn@plt+0x4e10>
   15bc0:	mov	r1, #8
   15bc4:	mov	r0, r6
   15bc8:	mvn	r3, #-2147483648	; 0x80000000
   15bcc:	str	r1, [sp]
   15bd0:	add	r1, sp, #52	; 0x34
   15bd4:	bl	18620 <strspn@plt+0x7730>
   15bd8:	mov	r6, r0
   15bdc:	str	r0, [r7]
   15be0:	ldr	r0, [r7, #4]
   15be4:	mov	r1, #0
   15be8:	ldr	r2, [sp, #52]	; 0x34
   15bec:	sub	r2, r2, r0
   15bf0:	add	r0, r6, r0, lsl #3
   15bf4:	lsl	r2, r2, #3
   15bf8:	bl	10e48 <memset@plt>
   15bfc:	ldr	r3, [sp, #52]	; 0x34
   15c00:	str	r3, [r7, #4]
   15c04:	ldr	r1, [r5, #4]
   15c08:	add	r0, r6, r4, lsl #3
   15c0c:	add	ip, r5, #8
   15c10:	mov	r3, fp
   15c14:	mov	r2, sl
   15c18:	ldr	r7, [r0, #4]
   15c1c:	str	r0, [sp, #36]	; 0x24
   15c20:	str	ip, [sp, #40]	; 0x28
   15c24:	orr	r0, r1, #1
   15c28:	ldr	r9, [r6, r4, lsl #3]
   15c2c:	str	ip, [sp, #8]
   15c30:	ldr	lr, [r5, #44]	; 0x2c
   15c34:	str	r0, [sp, #4]
   15c38:	ldr	ip, [r5]
   15c3c:	mov	r1, r9
   15c40:	str	ip, [sp, #32]
   15c44:	ldr	ip, [r5, #40]	; 0x28
   15c48:	str	ip, [sp, #12]
   15c4c:	ldr	ip, [sp, #32]
   15c50:	str	lr, [sp, #16]
   15c54:	str	r0, [sp, #44]	; 0x2c
   15c58:	mov	r0, r7
   15c5c:	str	ip, [sp]
   15c60:	bl	14158 <strspn@plt+0x3268>
   15c64:	cmp	r9, r0
   15c68:	bhi	15cd8 <strspn@plt+0x4de8>
   15c6c:	add	r9, r0, #1
   15c70:	movw	r3, #41328	; 0xa170
   15c74:	movt	r3, #2
   15c78:	cmp	r7, r3
   15c7c:	str	r9, [r6, r4, lsl #3]
   15c80:	beq	15c8c <strspn@plt+0x4d9c>
   15c84:	mov	r0, r7
   15c88:	bl	126ec <strspn@plt+0x17fc>
   15c8c:	mov	r0, r9
   15c90:	bl	1837c <strspn@plt+0x748c>
   15c94:	ldr	ip, [r5]
   15c98:	mov	r3, fp
   15c9c:	mov	r2, sl
   15ca0:	mov	r1, r9
   15ca4:	mov	r7, r0
   15ca8:	ldr	lr, [sp, #36]	; 0x24
   15cac:	ldr	r4, [r5, #40]	; 0x28
   15cb0:	str	r0, [lr, #4]
   15cb4:	ldr	lr, [r5, #44]	; 0x2c
   15cb8:	str	ip, [sp]
   15cbc:	ldr	ip, [sp, #44]	; 0x2c
   15cc0:	str	ip, [sp, #4]
   15cc4:	ldr	ip, [sp, #40]	; 0x28
   15cc8:	str	r4, [sp, #12]
   15ccc:	str	lr, [sp, #16]
   15cd0:	str	ip, [sp, #8]
   15cd4:	bl	14158 <strspn@plt+0x3268>
   15cd8:	ldr	r3, [sp, #28]
   15cdc:	mov	r0, r7
   15ce0:	str	r3, [r8]
   15ce4:	add	sp, sp, #60	; 0x3c
   15ce8:	ldrd	r4, [sp]
   15cec:	ldrd	r6, [sp, #8]
   15cf0:	ldrd	r8, [sp, #16]
   15cf4:	ldrd	sl, [sp, #24]
   15cf8:	add	sp, sp, #32
   15cfc:	pop	{pc}		; (ldr pc, [sp], #4)
   15d00:	mov	r1, #8
   15d04:	mvn	r3, #-2147483648	; 0x80000000
   15d08:	str	r1, [sp]
   15d0c:	add	r1, sp, #52	; 0x34
   15d10:	bl	18620 <strspn@plt+0x7730>
   15d14:	ldrd	r2, [r7, #8]
   15d18:	mov	r6, r0
   15d1c:	str	r0, [r7]
   15d20:	strd	r2, [r0]
   15d24:	b	15be0 <strspn@plt+0x4cf0>
   15d28:	bl	10ee4 <abort@plt>
   15d2c:	strd	r4, [sp, #-16]!
   15d30:	mov	r5, r0
   15d34:	str	r6, [sp, #8]
   15d38:	str	lr, [sp, #12]
   15d3c:	bl	10e30 <__errno_location@plt>
   15d40:	mov	r4, r0
   15d44:	cmp	r5, #0
   15d48:	ldr	r0, [pc, #32]	; 15d70 <strspn@plt+0x4e80>
   15d4c:	mov	r1, #48	; 0x30
   15d50:	movne	r0, r5
   15d54:	ldr	r6, [r4]
   15d58:	bl	187c0 <strspn@plt+0x78d0>
   15d5c:	str	r6, [r4]
   15d60:	ldrd	r4, [sp]
   15d64:	ldr	r6, [sp, #8]
   15d68:	add	sp, sp, #12
   15d6c:	pop	{pc}		; (ldr pc, [sp], #4)
   15d70:	andeq	sl, r2, r0, ror r2
   15d74:	ldr	r3, [pc, #12]	; 15d88 <strspn@plt+0x4e98>
   15d78:	cmp	r0, #0
   15d7c:	moveq	r0, r3
   15d80:	ldr	r0, [r0]
   15d84:	bx	lr
   15d88:	andeq	sl, r2, r0, ror r2
   15d8c:	ldr	r3, [pc, #12]	; 15da0 <strspn@plt+0x4eb0>
   15d90:	cmp	r0, #0
   15d94:	moveq	r0, r3
   15d98:	str	r1, [r0]
   15d9c:	bx	lr
   15da0:	andeq	sl, r2, r0, ror r2
   15da4:	ldr	r3, [pc, #52]	; 15de0 <strspn@plt+0x4ef0>
   15da8:	cmp	r0, #0
   15dac:	push	{lr}		; (str lr, [sp, #-4]!)
   15db0:	lsr	lr, r1, #5
   15db4:	and	r1, r1, #31
   15db8:	moveq	r0, r3
   15dbc:	add	r3, r0, #8
   15dc0:	ldr	ip, [r3, lr, lsl #2]
   15dc4:	lsr	r0, ip, r1
   15dc8:	eor	r2, r2, r0
   15dcc:	and	r0, r0, #1
   15dd0:	and	r2, r2, #1
   15dd4:	eor	r1, ip, r2, lsl r1
   15dd8:	str	r1, [r3, lr, lsl #2]
   15ddc:	pop	{pc}		; (ldr pc, [sp], #4)
   15de0:	andeq	sl, r2, r0, ror r2
   15de4:	ldr	r3, [pc, #16]	; 15dfc <strspn@plt+0x4f0c>
   15de8:	cmp	r0, #0
   15dec:	movne	r3, r0
   15df0:	ldr	r0, [r3, #4]
   15df4:	str	r1, [r3, #4]
   15df8:	bx	lr
   15dfc:	andeq	sl, r2, r0, ror r2
   15e00:	ldr	r3, [pc, #48]	; 15e38 <strspn@plt+0x4f48>
   15e04:	cmp	r0, #0
   15e08:	mov	ip, #10
   15e0c:	moveq	r0, r3
   15e10:	cmp	r2, #0
   15e14:	cmpne	r1, #0
   15e18:	str	ip, [r0]
   15e1c:	beq	15e2c <strspn@plt+0x4f3c>
   15e20:	str	r1, [r0, #40]	; 0x28
   15e24:	str	r2, [r0, #44]	; 0x2c
   15e28:	bx	lr
   15e2c:	str	r4, [sp, #-8]!
   15e30:	str	lr, [sp, #4]
   15e34:	bl	10ee4 <abort@plt>
   15e38:	andeq	sl, r2, r0, ror r2
   15e3c:	strd	r4, [sp, #-28]!	; 0xffffffe4
   15e40:	strd	r6, [sp, #8]
   15e44:	mov	r7, r0
   15e48:	mov	r6, r1
   15e4c:	strd	r8, [sp, #16]
   15e50:	mov	r8, r2
   15e54:	mov	r9, r3
   15e58:	str	lr, [sp, #24]
   15e5c:	sub	sp, sp, #28
   15e60:	ldr	r4, [sp, #56]	; 0x38
   15e64:	ldr	ip, [pc, #104]	; 15ed4 <strspn@plt+0x4fe4>
   15e68:	cmp	r4, #0
   15e6c:	moveq	r4, ip
   15e70:	bl	10e30 <__errno_location@plt>
   15e74:	ldr	ip, [r4, #44]	; 0x2c
   15e78:	mov	r5, r0
   15e7c:	mov	r1, r6
   15e80:	add	lr, r4, #8
   15e84:	mov	r3, r9
   15e88:	ldr	r6, [r5]
   15e8c:	mov	r2, r8
   15e90:	mov	r0, r7
   15e94:	str	ip, [sp, #16]
   15e98:	ldr	ip, [r4, #40]	; 0x28
   15e9c:	str	lr, [sp, #8]
   15ea0:	str	ip, [sp, #12]
   15ea4:	ldr	ip, [r4, #4]
   15ea8:	str	ip, [sp, #4]
   15eac:	ldr	ip, [r4]
   15eb0:	str	ip, [sp]
   15eb4:	bl	14158 <strspn@plt+0x3268>
   15eb8:	str	r6, [r5]
   15ebc:	add	sp, sp, #28
   15ec0:	ldrd	r4, [sp]
   15ec4:	ldrd	r6, [sp, #8]
   15ec8:	ldrd	r8, [sp, #16]
   15ecc:	add	sp, sp, #24
   15ed0:	pop	{pc}		; (ldr pc, [sp], #4)
   15ed4:	andeq	sl, r2, r0, ror r2
   15ed8:	strd	r4, [sp, #-36]!	; 0xffffffdc
   15edc:	cmp	r2, #0
   15ee0:	ldr	r4, [pc, #192]	; 15fa8 <strspn@plt+0x50b8>
   15ee4:	movne	r4, r2
   15ee8:	strd	r6, [sp, #8]
   15eec:	strd	r8, [sp, #16]
   15ef0:	mov	r9, r1
   15ef4:	mov	r8, r0
   15ef8:	strd	sl, [sp, #24]
   15efc:	str	lr, [sp, #32]
   15f00:	sub	sp, sp, #36	; 0x24
   15f04:	bl	10e30 <__errno_location@plt>
   15f08:	ldr	r5, [r4, #4]
   15f0c:	mov	r6, r0
   15f10:	add	r7, r4, #8
   15f14:	mov	r1, #0
   15f18:	mov	r3, r9
   15f1c:	ldr	ip, [r4, #44]	; 0x2c
   15f20:	mov	r2, r8
   15f24:	mov	r0, r1
   15f28:	ldr	sl, [r6]
   15f2c:	orr	r5, r5, #1
   15f30:	str	ip, [sp, #16]
   15f34:	ldr	ip, [r4, #40]	; 0x28
   15f38:	stmib	sp, {r5, r7, ip}
   15f3c:	ldr	ip, [r4]
   15f40:	str	ip, [sp]
   15f44:	bl	14158 <strspn@plt+0x3268>
   15f48:	add	r1, r0, #1
   15f4c:	mov	r0, r1
   15f50:	str	r1, [sp, #28]
   15f54:	bl	1837c <strspn@plt+0x748c>
   15f58:	ldr	ip, [r4, #44]	; 0x2c
   15f5c:	mov	fp, r0
   15f60:	mov	r3, r9
   15f64:	mov	r2, r8
   15f68:	ldr	r1, [sp, #28]
   15f6c:	str	ip, [sp, #16]
   15f70:	ldr	ip, [r4, #40]	; 0x28
   15f74:	stmib	sp, {r5, r7, ip}
   15f78:	ldr	ip, [r4]
   15f7c:	str	ip, [sp]
   15f80:	bl	14158 <strspn@plt+0x3268>
   15f84:	mov	r0, fp
   15f88:	str	sl, [r6]
   15f8c:	add	sp, sp, #36	; 0x24
   15f90:	ldrd	r4, [sp]
   15f94:	ldrd	r6, [sp, #8]
   15f98:	ldrd	r8, [sp, #16]
   15f9c:	ldrd	sl, [sp, #24]
   15fa0:	add	sp, sp, #32
   15fa4:	pop	{pc}		; (ldr pc, [sp], #4)
   15fa8:	andeq	sl, r2, r0, ror r2
   15fac:	strd	r4, [sp, #-36]!	; 0xffffffdc
   15fb0:	cmp	r3, #0
   15fb4:	ldr	r4, [pc, #220]	; 16098 <strspn@plt+0x51a8>
   15fb8:	movne	r4, r3
   15fbc:	strd	r6, [sp, #8]
   15fc0:	mov	r6, r2
   15fc4:	strd	r8, [sp, #16]
   15fc8:	mov	r9, r0
   15fcc:	strd	sl, [sp, #24]
   15fd0:	mov	sl, r1
   15fd4:	str	lr, [sp, #32]
   15fd8:	sub	sp, sp, #44	; 0x2c
   15fdc:	bl	10e30 <__errno_location@plt>
   15fe0:	ldr	r5, [r4, #4]
   15fe4:	mov	r7, r0
   15fe8:	mov	r1, #0
   15fec:	add	r8, r4, #8
   15ff0:	mov	r3, sl
   15ff4:	ldr	ip, [r4, #44]	; 0x2c
   15ff8:	mov	r2, r9
   15ffc:	mov	r0, r1
   16000:	ldr	lr, [r7]
   16004:	cmp	r6, r1
   16008:	orreq	r5, r5, #1
   1600c:	str	ip, [sp, #16]
   16010:	ldr	ip, [r4, #40]	; 0x28
   16014:	stmib	sp, {r5, r8, ip}
   16018:	ldr	ip, [r4]
   1601c:	str	lr, [sp, #28]
   16020:	str	ip, [sp]
   16024:	bl	14158 <strspn@plt+0x3268>
   16028:	add	r1, r0, #1
   1602c:	mov	fp, r0
   16030:	mov	r0, r1
   16034:	str	r1, [sp, #36]	; 0x24
   16038:	bl	1837c <strspn@plt+0x748c>
   1603c:	ldr	ip, [r4, #44]	; 0x2c
   16040:	mov	r3, sl
   16044:	mov	r2, r9
   16048:	ldr	r1, [sp, #36]	; 0x24
   1604c:	str	ip, [sp, #16]
   16050:	ldr	ip, [r4, #40]	; 0x28
   16054:	str	r0, [sp, #32]
   16058:	stmib	sp, {r5, r8, ip}
   1605c:	ldr	ip, [r4]
   16060:	str	ip, [sp]
   16064:	bl	14158 <strspn@plt+0x3268>
   16068:	ldr	lr, [sp, #28]
   1606c:	cmp	r6, #0
   16070:	ldr	r0, [sp, #32]
   16074:	str	lr, [r7]
   16078:	strne	fp, [r6]
   1607c:	add	sp, sp, #44	; 0x2c
   16080:	ldrd	r4, [sp]
   16084:	ldrd	r6, [sp, #8]
   16088:	ldrd	r8, [sp, #16]
   1608c:	ldrd	sl, [sp, #24]
   16090:	add	sp, sp, #32
   16094:	pop	{pc}		; (ldr pc, [sp], #4)
   16098:	andeq	sl, r2, r0, ror r2
   1609c:	strd	r4, [sp, #-24]!	; 0xffffffe8
   160a0:	movw	r5, #41208	; 0xa0f8
   160a4:	movt	r5, #2
   160a8:	ldr	r3, [r5, #4]
   160ac:	strd	r6, [sp, #8]
   160b0:	str	r8, [sp, #16]
   160b4:	str	lr, [sp, #20]
   160b8:	ldr	r7, [r5]
   160bc:	cmp	r3, #1
   160c0:	ble	160e4 <strspn@plt+0x51f4>
   160c4:	mov	r4, #1
   160c8:	add	r6, r7, #4
   160cc:	ldr	r0, [r6, r4, lsl #3]
   160d0:	add	r4, r4, #1
   160d4:	bl	126ec <strspn@plt+0x17fc>
   160d8:	ldr	r3, [r5, #4]
   160dc:	cmp	r3, r4
   160e0:	bgt	160cc <strspn@plt+0x51dc>
   160e4:	ldr	r0, [r7, #4]
   160e8:	movw	r4, #41328	; 0xa170
   160ec:	movt	r4, #2
   160f0:	cmp	r0, r4
   160f4:	beq	16108 <strspn@plt+0x5218>
   160f8:	bl	126ec <strspn@plt+0x17fc>
   160fc:	mov	r3, #256	; 0x100
   16100:	str	r3, [r5, #8]
   16104:	str	r4, [r5, #12]
   16108:	ldr	r4, [pc, #44]	; 1613c <strspn@plt+0x524c>
   1610c:	cmp	r7, r4
   16110:	beq	16120 <strspn@plt+0x5230>
   16114:	mov	r0, r7
   16118:	bl	126ec <strspn@plt+0x17fc>
   1611c:	str	r4, [r5]
   16120:	mov	r3, #1
   16124:	ldrd	r6, [sp, #8]
   16128:	str	r3, [r5, #4]
   1612c:	ldrd	r4, [sp]
   16130:	ldr	r8, [sp, #16]
   16134:	add	sp, sp, #20
   16138:	pop	{pc}		; (ldr pc, [sp], #4)
   1613c:	andeq	sl, r2, r0, lsl #2
   16140:	ldr	r3, [pc, #4]	; 1614c <strspn@plt+0x525c>
   16144:	mvn	r2, #0
   16148:	b	15b44 <strspn@plt+0x4c54>
   1614c:	andeq	sl, r2, r0, ror r2
   16150:	ldr	r3, [pc]	; 16158 <strspn@plt+0x5268>
   16154:	b	15b44 <strspn@plt+0x4c54>
   16158:	andeq	sl, r2, r0, ror r2
   1615c:	strd	r4, [sp, #-36]!	; 0xffffffdc
   16160:	movw	r4, #41208	; 0xa0f8
   16164:	movt	r4, #2
   16168:	strd	r6, [sp, #8]
   1616c:	strd	r8, [sp, #16]
   16170:	strd	sl, [sp, #24]
   16174:	mov	sl, r0
   16178:	str	lr, [sp, #32]
   1617c:	sub	sp, sp, #44	; 0x2c
   16180:	bl	10e30 <__errno_location@plt>
   16184:	ldr	r3, [r0]
   16188:	mov	r8, r0
   1618c:	ldr	r2, [r4, #4]
   16190:	ldr	r5, [r4]
   16194:	str	r3, [sp, #28]
   16198:	cmp	r2, #0
   1619c:	bgt	161f8 <strspn@plt+0x5308>
   161a0:	add	r3, r4, #8
   161a4:	str	r2, [sp, #36]	; 0x24
   161a8:	rsb	r2, r2, #1
   161ac:	cmp	r5, r3
   161b0:	beq	162c4 <strspn@plt+0x53d4>
   161b4:	mov	r1, #8
   161b8:	mov	r0, r5
   161bc:	mvn	r3, #-2147483648	; 0x80000000
   161c0:	str	r1, [sp]
   161c4:	add	r1, sp, #36	; 0x24
   161c8:	bl	18620 <strspn@plt+0x7730>
   161cc:	mov	r5, r0
   161d0:	str	r0, [r4]
   161d4:	ldr	r0, [r4, #4]
   161d8:	mov	r1, #0
   161dc:	ldr	r2, [sp, #36]	; 0x24
   161e0:	sub	r2, r2, r0
   161e4:	add	r0, r5, r0, lsl #3
   161e8:	lsl	r2, r2, #3
   161ec:	bl	10e48 <memset@plt>
   161f0:	ldr	r3, [sp, #36]	; 0x24
   161f4:	str	r3, [r4, #4]
   161f8:	movw	r4, #41328	; 0xa170
   161fc:	movt	r4, #2
   16200:	ldr	r9, [r5]
   16204:	add	fp, r4, #264	; 0x108
   16208:	mvn	r3, #0
   1620c:	ldr	r7, [r4, #260]	; 0x104
   16210:	mov	r2, sl
   16214:	ldr	r6, [r5, #4]
   16218:	str	fp, [sp, #8]
   1621c:	mov	r1, r9
   16220:	ldr	ip, [r4, #256]	; 0x100
   16224:	orr	r7, r7, #1
   16228:	ldr	lr, [r4, #300]	; 0x12c
   1622c:	mov	r0, r6
   16230:	str	ip, [sp]
   16234:	str	r7, [sp, #4]
   16238:	str	lr, [sp, #16]
   1623c:	ldr	ip, [r4, #296]	; 0x128
   16240:	str	ip, [sp, #12]
   16244:	bl	14158 <strspn@plt+0x3268>
   16248:	cmp	r9, r0
   1624c:	bhi	1629c <strspn@plt+0x53ac>
   16250:	add	r9, r0, #1
   16254:	cmp	r6, r4
   16258:	str	r9, [r5]
   1625c:	beq	16268 <strspn@plt+0x5378>
   16260:	mov	r0, r6
   16264:	bl	126ec <strspn@plt+0x17fc>
   16268:	mov	r0, r9
   1626c:	bl	1837c <strspn@plt+0x748c>
   16270:	ldr	r3, [r4, #256]	; 0x100
   16274:	mov	r2, sl
   16278:	mov	r1, r9
   1627c:	mov	r6, r0
   16280:	ldr	lr, [r4, #296]	; 0x128
   16284:	ldr	ip, [r4, #300]	; 0x12c
   16288:	str	r0, [r5, #4]
   1628c:	stm	sp, {r3, r7, fp, lr}
   16290:	mvn	r3, #0
   16294:	str	ip, [sp, #16]
   16298:	bl	14158 <strspn@plt+0x3268>
   1629c:	ldr	r3, [sp, #28]
   162a0:	mov	r0, r6
   162a4:	str	r3, [r8]
   162a8:	add	sp, sp, #44	; 0x2c
   162ac:	ldrd	r4, [sp]
   162b0:	ldrd	r6, [sp, #8]
   162b4:	ldrd	r8, [sp, #16]
   162b8:	ldrd	sl, [sp, #24]
   162bc:	add	sp, sp, #32
   162c0:	pop	{pc}		; (ldr pc, [sp], #4)
   162c4:	mov	r0, #8
   162c8:	mvn	r3, #-2147483648	; 0x80000000
   162cc:	add	r1, sp, #36	; 0x24
   162d0:	str	r0, [sp]
   162d4:	mov	r0, #0
   162d8:	bl	18620 <strspn@plt+0x7730>
   162dc:	ldrd	r2, [r4, #8]
   162e0:	mov	r5, r0
   162e4:	str	r0, [r4]
   162e8:	strd	r2, [r0]
   162ec:	b	161d4 <strspn@plt+0x52e4>
   162f0:	strd	r4, [sp, #-36]!	; 0xffffffdc
   162f4:	movw	r4, #41208	; 0xa0f8
   162f8:	movt	r4, #2
   162fc:	strd	r6, [sp, #8]
   16300:	strd	r8, [sp, #16]
   16304:	strd	sl, [sp, #24]
   16308:	mov	sl, r0
   1630c:	mov	fp, r1
   16310:	str	lr, [sp, #32]
   16314:	sub	sp, sp, #44	; 0x2c
   16318:	bl	10e30 <__errno_location@plt>
   1631c:	ldr	r3, [r0]
   16320:	mov	r8, r0
   16324:	ldr	r2, [r4, #4]
   16328:	ldr	r5, [r4]
   1632c:	str	r3, [sp, #28]
   16330:	cmp	r2, #0
   16334:	bgt	16390 <strspn@plt+0x54a0>
   16338:	add	r3, r4, #8
   1633c:	str	r2, [sp, #36]	; 0x24
   16340:	rsb	r2, r2, #1
   16344:	cmp	r5, r3
   16348:	beq	1646c <strspn@plt+0x557c>
   1634c:	mov	r1, #8
   16350:	mov	r0, r5
   16354:	mvn	r3, #-2147483648	; 0x80000000
   16358:	str	r1, [sp]
   1635c:	add	r1, sp, #36	; 0x24
   16360:	bl	18620 <strspn@plt+0x7730>
   16364:	mov	r5, r0
   16368:	str	r0, [r4]
   1636c:	ldr	r0, [r4, #4]
   16370:	mov	r1, #0
   16374:	ldr	r2, [sp, #36]	; 0x24
   16378:	sub	r2, r2, r0
   1637c:	add	r0, r5, r0, lsl #3
   16380:	lsl	r2, r2, #3
   16384:	bl	10e48 <memset@plt>
   16388:	ldr	r3, [sp, #36]	; 0x24
   1638c:	str	r3, [r4, #4]
   16390:	movw	r4, #41328	; 0xa170
   16394:	movt	r4, #2
   16398:	ldr	r9, [r5]
   1639c:	add	r0, r4, #264	; 0x108
   163a0:	mov	r3, fp
   163a4:	ldr	r7, [r4, #260]	; 0x104
   163a8:	mov	r2, sl
   163ac:	ldr	r6, [r5, #4]
   163b0:	str	r0, [sp, #8]
   163b4:	mov	r1, r9
   163b8:	ldr	ip, [r4, #256]	; 0x100
   163bc:	orr	r7, r7, #1
   163c0:	ldr	lr, [r4, #300]	; 0x12c
   163c4:	mov	r0, r6
   163c8:	str	ip, [sp]
   163cc:	str	r7, [sp, #4]
   163d0:	str	lr, [sp, #16]
   163d4:	ldr	ip, [r4, #296]	; 0x128
   163d8:	str	ip, [sp, #12]
   163dc:	bl	14158 <strspn@plt+0x3268>
   163e0:	cmp	r9, r0
   163e4:	bhi	16444 <strspn@plt+0x5554>
   163e8:	add	r9, r0, #1
   163ec:	cmp	r6, r4
   163f0:	str	r9, [r5]
   163f4:	beq	16400 <strspn@plt+0x5510>
   163f8:	mov	r0, r6
   163fc:	bl	126ec <strspn@plt+0x17fc>
   16400:	mov	r0, r9
   16404:	bl	1837c <strspn@plt+0x748c>
   16408:	ldr	ip, [r4, #256]	; 0x100
   1640c:	mov	r1, r9
   16410:	mov	r3, fp
   16414:	mov	r2, sl
   16418:	mov	r6, r0
   1641c:	ldr	r9, [r4, #296]	; 0x128
   16420:	ldr	lr, [r4, #300]	; 0x12c
   16424:	str	r0, [r5, #4]
   16428:	str	ip, [sp]
   1642c:	ldr	ip, [pc, #100]	; 16498 <strspn@plt+0x55a8>
   16430:	str	r7, [sp, #4]
   16434:	str	ip, [sp, #8]
   16438:	str	r9, [sp, #12]
   1643c:	str	lr, [sp, #16]
   16440:	bl	14158 <strspn@plt+0x3268>
   16444:	ldr	r3, [sp, #28]
   16448:	mov	r0, r6
   1644c:	str	r3, [r8]
   16450:	add	sp, sp, #44	; 0x2c
   16454:	ldrd	r4, [sp]
   16458:	ldrd	r6, [sp, #8]
   1645c:	ldrd	r8, [sp, #16]
   16460:	ldrd	sl, [sp, #24]
   16464:	add	sp, sp, #32
   16468:	pop	{pc}		; (ldr pc, [sp], #4)
   1646c:	mov	r0, #8
   16470:	mvn	r3, #-2147483648	; 0x80000000
   16474:	add	r1, sp, #36	; 0x24
   16478:	str	r0, [sp]
   1647c:	mov	r0, #0
   16480:	bl	18620 <strspn@plt+0x7730>
   16484:	ldrd	r2, [r4, #8]
   16488:	mov	r5, r0
   1648c:	str	r0, [r4]
   16490:	strd	r2, [r0]
   16494:	b	1636c <strspn@plt+0x547c>
   16498:	andeq	sl, r2, r8, ror r2
   1649c:	strd	r4, [sp, #-20]!	; 0xffffffec
   164a0:	mov	r4, #0
   164a4:	mov	r5, #0
   164a8:	strd	r6, [sp, #8]
   164ac:	cmp	r1, #10
   164b0:	str	lr, [sp, #16]
   164b4:	sub	sp, sp, #100	; 0x64
   164b8:	strd	r4, [sp, #48]	; 0x30
   164bc:	beq	16504 <strspn@plt+0x5614>
   164c0:	mov	r3, sp
   164c4:	strd	r4, [sp, #8]
   164c8:	str	r1, [sp, #48]	; 0x30
   164cc:	mov	r1, r2
   164d0:	mvn	r2, #0
   164d4:	ldrd	r6, [sp, #48]	; 0x30
   164d8:	strd	r6, [sp]
   164dc:	strd	r4, [sp, #16]
   164e0:	strd	r4, [sp, #24]
   164e4:	strd	r4, [sp, #32]
   164e8:	strd	r4, [sp, #40]	; 0x28
   164ec:	bl	15b44 <strspn@plt+0x4c54>
   164f0:	add	sp, sp, #100	; 0x64
   164f4:	ldrd	r4, [sp]
   164f8:	ldrd	r6, [sp, #8]
   164fc:	add	sp, sp, #16
   16500:	pop	{pc}		; (ldr pc, [sp], #4)
   16504:	bl	10ee4 <abort@plt>
   16508:	strd	r4, [sp, #-20]!	; 0xffffffec
   1650c:	mov	r4, #0
   16510:	mov	r5, #0
   16514:	strd	r6, [sp, #8]
   16518:	cmp	r1, #10
   1651c:	str	lr, [sp, #16]
   16520:	sub	sp, sp, #100	; 0x64
   16524:	strd	r4, [sp, #48]	; 0x30
   16528:	beq	16574 <strspn@plt+0x5684>
   1652c:	mov	ip, r2
   16530:	mov	r2, r3
   16534:	strd	r4, [sp, #8]
   16538:	str	r1, [sp, #48]	; 0x30
   1653c:	mov	r3, sp
   16540:	mov	r1, ip
   16544:	ldrd	r6, [sp, #48]	; 0x30
   16548:	strd	r6, [sp]
   1654c:	strd	r4, [sp, #16]
   16550:	strd	r4, [sp, #24]
   16554:	strd	r4, [sp, #32]
   16558:	strd	r4, [sp, #40]	; 0x28
   1655c:	bl	15b44 <strspn@plt+0x4c54>
   16560:	add	sp, sp, #100	; 0x64
   16564:	ldrd	r4, [sp]
   16568:	ldrd	r6, [sp, #8]
   1656c:	add	sp, sp, #16
   16570:	pop	{pc}		; (ldr pc, [sp], #4)
   16574:	bl	10ee4 <abort@plt>
   16578:	mov	r2, #0
   1657c:	mov	r3, #0
   16580:	strd	r4, [sp, #-36]!	; 0xffffffdc
   16584:	strd	r6, [sp, #8]
   16588:	cmp	r0, #10
   1658c:	strd	r8, [sp, #16]
   16590:	strd	sl, [sp, #24]
   16594:	str	lr, [sp, #32]
   16598:	sub	sp, sp, #124	; 0x7c
   1659c:	strd	r2, [sp, #72]	; 0x48
   165a0:	strd	r2, [sp, #80]	; 0x50
   165a4:	strd	r2, [sp, #88]	; 0x58
   165a8:	strd	r2, [sp, #96]	; 0x60
   165ac:	strd	r2, [sp, #104]	; 0x68
   165b0:	strd	r2, [sp, #112]	; 0x70
   165b4:	beq	16758 <strspn@plt+0x5868>
   165b8:	mov	r6, r1
   165bc:	movw	r4, #41208	; 0xa0f8
   165c0:	movt	r4, #2
   165c4:	str	r0, [sp, #72]	; 0x48
   165c8:	ldrd	r0, [sp, #72]	; 0x48
   165cc:	strd	r0, [sp, #24]
   165d0:	strd	r2, [sp, #32]
   165d4:	strd	r2, [sp, #40]	; 0x28
   165d8:	strd	r2, [sp, #48]	; 0x30
   165dc:	strd	r2, [sp, #56]	; 0x38
   165e0:	strd	r2, [sp, #64]	; 0x40
   165e4:	bl	10e30 <__errno_location@plt>
   165e8:	mov	r8, r0
   165ec:	ldr	r5, [r4]
   165f0:	ldr	r2, [r4, #4]
   165f4:	ldr	r9, [r0]
   165f8:	cmp	r2, #0
   165fc:	bgt	16658 <strspn@plt+0x5768>
   16600:	add	r3, r4, #8
   16604:	str	r2, [sp, #72]	; 0x48
   16608:	rsb	r2, r2, #1
   1660c:	cmp	r5, r3
   16610:	beq	1672c <strspn@plt+0x583c>
   16614:	mov	r3, #8
   16618:	mov	r0, r5
   1661c:	add	r1, sp, #72	; 0x48
   16620:	str	r3, [sp]
   16624:	mvn	r3, #-2147483648	; 0x80000000
   16628:	bl	18620 <strspn@plt+0x7730>
   1662c:	mov	r5, r0
   16630:	str	r0, [r4]
   16634:	ldr	r0, [r4, #4]
   16638:	mov	r1, #0
   1663c:	ldr	r2, [sp, #72]	; 0x48
   16640:	sub	r2, r2, r0
   16644:	add	r0, r5, r0, lsl #3
   16648:	lsl	r2, r2, #3
   1664c:	bl	10e48 <memset@plt>
   16650:	ldr	r3, [sp, #72]	; 0x48
   16654:	str	r3, [r4, #4]
   16658:	ldr	sl, [r5]
   1665c:	add	r0, sp, #32
   16660:	mvn	r3, #0
   16664:	mov	r2, r6
   16668:	ldr	r7, [sp, #28]
   1666c:	ldr	r4, [r5, #4]
   16670:	mov	r1, sl
   16674:	str	r0, [sp, #8]
   16678:	ldr	lr, [sp, #24]
   1667c:	orr	r7, r7, #1
   16680:	ldr	ip, [sp, #64]	; 0x40
   16684:	mov	r0, r4
   16688:	ldr	fp, [sp, #68]	; 0x44
   1668c:	str	lr, [sp]
   16690:	str	r7, [sp, #4]
   16694:	str	ip, [sp, #12]
   16698:	str	fp, [sp, #16]
   1669c:	bl	14158 <strspn@plt+0x3268>
   166a0:	cmp	sl, r0
   166a4:	bhi	16708 <strspn@plt+0x5818>
   166a8:	add	sl, r0, #1
   166ac:	movw	r3, #41328	; 0xa170
   166b0:	movt	r3, #2
   166b4:	cmp	r4, r3
   166b8:	str	sl, [r5]
   166bc:	beq	166c8 <strspn@plt+0x57d8>
   166c0:	mov	r0, r4
   166c4:	bl	126ec <strspn@plt+0x17fc>
   166c8:	mov	r0, sl
   166cc:	bl	1837c <strspn@plt+0x748c>
   166d0:	ldr	r3, [sp, #24]
   166d4:	mov	r2, r6
   166d8:	mov	r1, sl
   166dc:	mov	r4, r0
   166e0:	ldr	lr, [sp, #64]	; 0x40
   166e4:	ldr	ip, [sp, #68]	; 0x44
   166e8:	str	r0, [r5, #4]
   166ec:	add	r5, sp, #32
   166f0:	stm	sp, {r3, r7}
   166f4:	mvn	r3, #0
   166f8:	str	r5, [sp, #8]
   166fc:	str	lr, [sp, #12]
   16700:	str	ip, [sp, #16]
   16704:	bl	14158 <strspn@plt+0x3268>
   16708:	mov	r0, r4
   1670c:	str	r9, [r8]
   16710:	add	sp, sp, #124	; 0x7c
   16714:	ldrd	r4, [sp]
   16718:	ldrd	r6, [sp, #8]
   1671c:	ldrd	r8, [sp, #16]
   16720:	ldrd	sl, [sp, #24]
   16724:	add	sp, sp, #32
   16728:	pop	{pc}		; (ldr pc, [sp], #4)
   1672c:	mov	r0, #8
   16730:	mvn	r3, #-2147483648	; 0x80000000
   16734:	add	r1, sp, #72	; 0x48
   16738:	str	r0, [sp]
   1673c:	mov	r0, #0
   16740:	bl	18620 <strspn@plt+0x7730>
   16744:	ldrd	r2, [r4, #8]
   16748:	mov	r5, r0
   1674c:	str	r0, [r4]
   16750:	strd	r2, [r0]
   16754:	b	16634 <strspn@plt+0x5744>
   16758:	bl	10ee4 <abort@plt>
   1675c:	strd	r4, [sp, #-36]!	; 0xffffffdc
   16760:	cmp	r0, #10
   16764:	strd	r6, [sp, #8]
   16768:	mov	r6, #0
   1676c:	mov	r7, #0
   16770:	strd	r8, [sp, #16]
   16774:	strd	sl, [sp, #24]
   16778:	str	lr, [sp, #32]
   1677c:	sub	sp, sp, #124	; 0x7c
   16780:	strd	r6, [sp, #72]	; 0x48
   16784:	strd	r6, [sp, #80]	; 0x50
   16788:	strd	r6, [sp, #88]	; 0x58
   1678c:	strd	r6, [sp, #96]	; 0x60
   16790:	strd	r6, [sp, #104]	; 0x68
   16794:	strd	r6, [sp, #112]	; 0x70
   16798:	beq	16944 <strspn@plt+0x5a54>
   1679c:	mov	sl, r2
   167a0:	movw	r5, #41208	; 0xa0f8
   167a4:	movt	r5, #2
   167a8:	str	r0, [sp, #72]	; 0x48
   167ac:	mov	r9, r1
   167b0:	ldrd	r2, [sp, #72]	; 0x48
   167b4:	strd	r2, [sp, #24]
   167b8:	strd	r6, [sp, #32]
   167bc:	strd	r6, [sp, #40]	; 0x28
   167c0:	strd	r6, [sp, #48]	; 0x30
   167c4:	strd	r6, [sp, #56]	; 0x38
   167c8:	strd	r6, [sp, #64]	; 0x40
   167cc:	bl	10e30 <__errno_location@plt>
   167d0:	mov	r7, r0
   167d4:	ldr	r4, [r5]
   167d8:	ldr	r2, [r5, #4]
   167dc:	ldr	fp, [r0]
   167e0:	cmp	r2, #0
   167e4:	bgt	16840 <strspn@plt+0x5950>
   167e8:	add	r3, r5, #8
   167ec:	str	r2, [sp, #72]	; 0x48
   167f0:	rsb	r2, r2, #1
   167f4:	cmp	r4, r3
   167f8:	beq	16918 <strspn@plt+0x5a28>
   167fc:	mov	r3, #8
   16800:	mov	r0, r4
   16804:	add	r1, sp, #72	; 0x48
   16808:	str	r3, [sp]
   1680c:	mvn	r3, #-2147483648	; 0x80000000
   16810:	bl	18620 <strspn@plt+0x7730>
   16814:	mov	r4, r0
   16818:	str	r0, [r5]
   1681c:	ldr	r0, [r5, #4]
   16820:	mov	r1, #0
   16824:	ldr	r2, [sp, #72]	; 0x48
   16828:	sub	r2, r2, r0
   1682c:	add	r0, r4, r0, lsl #3
   16830:	lsl	r2, r2, #3
   16834:	bl	10e48 <memset@plt>
   16838:	ldr	r3, [sp, #72]	; 0x48
   1683c:	str	r3, [r5, #4]
   16840:	ldr	ip, [sp, #24]
   16844:	add	r0, sp, #32
   16848:	mov	r3, sl
   1684c:	mov	r2, r9
   16850:	ldr	r6, [sp, #28]
   16854:	ldr	r8, [r4]
   16858:	ldr	r5, [r4, #4]
   1685c:	str	ip, [sp]
   16860:	orr	r6, r6, #1
   16864:	ldr	ip, [sp, #64]	; 0x40
   16868:	mov	r1, r8
   1686c:	str	r6, [sp, #4]
   16870:	ldr	lr, [sp, #68]	; 0x44
   16874:	str	r0, [sp, #8]
   16878:	mov	r0, r5
   1687c:	str	ip, [sp, #12]
   16880:	str	lr, [sp, #16]
   16884:	bl	14158 <strspn@plt+0x3268>
   16888:	cmp	r8, r0
   1688c:	bhi	168f4 <strspn@plt+0x5a04>
   16890:	add	r8, r0, #1
   16894:	movw	r3, #41328	; 0xa170
   16898:	movt	r3, #2
   1689c:	cmp	r5, r3
   168a0:	str	r8, [r4]
   168a4:	beq	168b0 <strspn@plt+0x59c0>
   168a8:	mov	r0, r5
   168ac:	bl	126ec <strspn@plt+0x17fc>
   168b0:	mov	r0, r8
   168b4:	bl	1837c <strspn@plt+0x748c>
   168b8:	ldr	lr, [sp, #24]
   168bc:	mov	r1, r8
   168c0:	mov	r3, sl
   168c4:	mov	r2, r9
   168c8:	mov	r5, r0
   168cc:	ldr	r8, [sp, #64]	; 0x40
   168d0:	ldr	ip, [sp, #68]	; 0x44
   168d4:	str	r0, [r4, #4]
   168d8:	str	lr, [sp]
   168dc:	add	lr, sp, #32
   168e0:	str	r6, [sp, #4]
   168e4:	str	lr, [sp, #8]
   168e8:	str	r8, [sp, #12]
   168ec:	str	ip, [sp, #16]
   168f0:	bl	14158 <strspn@plt+0x3268>
   168f4:	mov	r0, r5
   168f8:	str	fp, [r7]
   168fc:	add	sp, sp, #124	; 0x7c
   16900:	ldrd	r4, [sp]
   16904:	ldrd	r6, [sp, #8]
   16908:	ldrd	r8, [sp, #16]
   1690c:	ldrd	sl, [sp, #24]
   16910:	add	sp, sp, #32
   16914:	pop	{pc}		; (ldr pc, [sp], #4)
   16918:	mov	r0, #8
   1691c:	mvn	r3, #-2147483648	; 0x80000000
   16920:	add	r1, sp, #72	; 0x48
   16924:	str	r0, [sp]
   16928:	mov	r0, #0
   1692c:	bl	18620 <strspn@plt+0x7730>
   16930:	ldrd	r2, [r5, #8]
   16934:	mov	r4, r0
   16938:	str	r0, [r5]
   1693c:	strd	r2, [r0]
   16940:	b	1681c <strspn@plt+0x592c>
   16944:	bl	10ee4 <abort@plt>
   16948:	ldr	r3, [pc, #492]	; 16b3c <strspn@plt+0x5c4c>
   1694c:	lsr	ip, r2, #5
   16950:	and	r2, r2, #31
   16954:	strd	r4, [sp, #-36]!	; 0xffffffdc
   16958:	movw	r5, #41208	; 0xa0f8
   1695c:	movt	r5, #2
   16960:	strd	r6, [sp, #8]
   16964:	strd	r8, [sp, #16]
   16968:	strd	sl, [sp, #24]
   1696c:	mov	sl, r0
   16970:	mov	fp, r1
   16974:	ldrd	r0, [r3]
   16978:	str	lr, [sp, #32]
   1697c:	sub	sp, sp, #92	; 0x5c
   16980:	ldrd	r8, [r3, #8]
   16984:	add	r6, sp, #48	; 0x30
   16988:	strd	r0, [sp, #40]	; 0x28
   1698c:	ldrd	r0, [r3, #16]
   16990:	strd	r8, [sp, #48]	; 0x30
   16994:	ldrd	r8, [r3, #24]
   16998:	strd	r0, [sp, #56]	; 0x38
   1699c:	ldrd	r0, [r3, #32]
   169a0:	strd	r8, [sp, #64]	; 0x40
   169a4:	ldrd	r8, [r3, #40]	; 0x28
   169a8:	strd	r0, [sp, #72]	; 0x48
   169ac:	strd	r8, [sp, #80]	; 0x50
   169b0:	ldr	r3, [r6, ip, lsl #2]
   169b4:	mvn	r1, r3, lsr r2
   169b8:	and	r1, r1, #1
   169bc:	eor	r2, r3, r1, lsl r2
   169c0:	str	r2, [r6, ip, lsl #2]
   169c4:	bl	10e30 <__errno_location@plt>
   169c8:	ldr	r3, [r0]
   169cc:	mov	r8, r0
   169d0:	ldr	r2, [r5, #4]
   169d4:	ldr	r4, [r5]
   169d8:	str	r3, [sp, #28]
   169dc:	cmp	r2, #0
   169e0:	bgt	16a3c <strspn@plt+0x5b4c>
   169e4:	add	r3, r5, #8
   169e8:	str	r2, [sp, #36]	; 0x24
   169ec:	rsb	r2, r2, #1
   169f0:	cmp	r4, r3
   169f4:	beq	16b10 <strspn@plt+0x5c20>
   169f8:	mov	r1, #8
   169fc:	mov	r0, r4
   16a00:	mvn	r3, #-2147483648	; 0x80000000
   16a04:	str	r1, [sp]
   16a08:	add	r1, sp, #36	; 0x24
   16a0c:	bl	18620 <strspn@plt+0x7730>
   16a10:	mov	r4, r0
   16a14:	str	r0, [r5]
   16a18:	ldr	r0, [r5, #4]
   16a1c:	mov	r1, #0
   16a20:	ldr	r2, [sp, #36]	; 0x24
   16a24:	sub	r2, r2, r0
   16a28:	add	r0, r4, r0, lsl #3
   16a2c:	lsl	r2, r2, #3
   16a30:	bl	10e48 <memset@plt>
   16a34:	ldr	r3, [sp, #36]	; 0x24
   16a38:	str	r3, [r5, #4]
   16a3c:	ldr	ip, [sp, #40]	; 0x28
   16a40:	mov	r3, fp
   16a44:	mov	r2, sl
   16a48:	ldr	r7, [sp, #44]	; 0x2c
   16a4c:	ldr	r9, [r4]
   16a50:	ldr	r5, [r4, #4]
   16a54:	str	ip, [sp]
   16a58:	orr	r7, r7, #1
   16a5c:	ldr	ip, [sp, #80]	; 0x50
   16a60:	mov	r1, r9
   16a64:	str	r7, [sp, #4]
   16a68:	ldr	lr, [sp, #84]	; 0x54
   16a6c:	mov	r0, r5
   16a70:	str	r6, [sp, #8]
   16a74:	str	ip, [sp, #12]
   16a78:	str	lr, [sp, #16]
   16a7c:	bl	14158 <strspn@plt+0x3268>
   16a80:	cmp	r9, r0
   16a84:	bhi	16ae8 <strspn@plt+0x5bf8>
   16a88:	add	r9, r0, #1
   16a8c:	movw	r3, #41328	; 0xa170
   16a90:	movt	r3, #2
   16a94:	cmp	r5, r3
   16a98:	str	r9, [r4]
   16a9c:	beq	16aa8 <strspn@plt+0x5bb8>
   16aa0:	mov	r0, r5
   16aa4:	bl	126ec <strspn@plt+0x17fc>
   16aa8:	mov	r0, r9
   16aac:	bl	1837c <strspn@plt+0x748c>
   16ab0:	mov	r1, r9
   16ab4:	ldr	ip, [sp, #40]	; 0x28
   16ab8:	mov	r3, fp
   16abc:	mov	r2, sl
   16ac0:	mov	r5, r0
   16ac4:	ldr	r9, [sp, #80]	; 0x50
   16ac8:	ldr	lr, [sp, #84]	; 0x54
   16acc:	str	r0, [r4, #4]
   16ad0:	str	ip, [sp]
   16ad4:	str	r7, [sp, #4]
   16ad8:	str	r6, [sp, #8]
   16adc:	str	r9, [sp, #12]
   16ae0:	str	lr, [sp, #16]
   16ae4:	bl	14158 <strspn@plt+0x3268>
   16ae8:	ldr	r3, [sp, #28]
   16aec:	mov	r0, r5
   16af0:	str	r3, [r8]
   16af4:	add	sp, sp, #92	; 0x5c
   16af8:	ldrd	r4, [sp]
   16afc:	ldrd	r6, [sp, #8]
   16b00:	ldrd	r8, [sp, #16]
   16b04:	ldrd	sl, [sp, #24]
   16b08:	add	sp, sp, #32
   16b0c:	pop	{pc}		; (ldr pc, [sp], #4)
   16b10:	mov	r0, #8
   16b14:	mvn	r3, #-2147483648	; 0x80000000
   16b18:	add	r1, sp, #36	; 0x24
   16b1c:	str	r0, [sp]
   16b20:	mov	r0, #0
   16b24:	bl	18620 <strspn@plt+0x7730>
   16b28:	ldrd	r2, [r5, #8]
   16b2c:	mov	r4, r0
   16b30:	str	r0, [r5]
   16b34:	strd	r2, [r0]
   16b38:	b	16a18 <strspn@plt+0x5b28>
   16b3c:	andeq	sl, r2, r0, ror r2
   16b40:	ldr	ip, [pc, #476]	; 16d24 <strspn@plt+0x5e34>
   16b44:	strd	r4, [sp, #-36]!	; 0xffffffdc
   16b48:	movw	r4, #41208	; 0xa0f8
   16b4c:	movt	r4, #2
   16b50:	ldrd	r2, [ip, #8]
   16b54:	strd	r6, [sp, #8]
   16b58:	lsr	r7, r1, #5
   16b5c:	mov	r6, r0
   16b60:	strd	r8, [sp, #16]
   16b64:	str	lr, [sp, #32]
   16b68:	and	lr, r1, #31
   16b6c:	ldrd	r0, [ip]
   16b70:	strd	sl, [sp, #24]
   16b74:	sub	sp, sp, #84	; 0x54
   16b78:	add	r5, sp, #40	; 0x28
   16b7c:	strd	r0, [sp, #32]
   16b80:	strd	r2, [sp, #40]	; 0x28
   16b84:	ldrd	r0, [ip, #16]
   16b88:	ldrd	r2, [ip, #24]
   16b8c:	strd	r0, [sp, #48]	; 0x30
   16b90:	ldrd	r0, [ip, #32]
   16b94:	strd	r2, [sp, #56]	; 0x38
   16b98:	ldrd	r2, [ip, #40]	; 0x28
   16b9c:	strd	r0, [sp, #64]	; 0x40
   16ba0:	strd	r2, [sp, #72]	; 0x48
   16ba4:	ldr	r1, [r5, r7, lsl #2]
   16ba8:	mvn	r3, r1, lsr lr
   16bac:	and	r3, r3, #1
   16bb0:	eor	r1, r1, r3, lsl lr
   16bb4:	str	r1, [r5, r7, lsl #2]
   16bb8:	bl	10e30 <__errno_location@plt>
   16bbc:	mov	r9, r0
   16bc0:	ldr	sl, [r0]
   16bc4:	ldr	r2, [r4, #4]
   16bc8:	ldr	r7, [r4]
   16bcc:	cmp	r2, #0
   16bd0:	bgt	16c2c <strspn@plt+0x5d3c>
   16bd4:	add	r3, r4, #8
   16bd8:	str	r2, [sp, #28]
   16bdc:	rsb	r2, r2, #1
   16be0:	cmp	r7, r3
   16be4:	beq	16cf8 <strspn@plt+0x5e08>
   16be8:	mov	r1, #8
   16bec:	mov	r0, r7
   16bf0:	mvn	r3, #-2147483648	; 0x80000000
   16bf4:	str	r1, [sp]
   16bf8:	add	r1, sp, #28
   16bfc:	bl	18620 <strspn@plt+0x7730>
   16c00:	mov	r7, r0
   16c04:	str	r0, [r4]
   16c08:	ldr	r0, [r4, #4]
   16c0c:	mov	r1, #0
   16c10:	ldr	r2, [sp, #28]
   16c14:	sub	r2, r2, r0
   16c18:	add	r0, r7, r0, lsl #3
   16c1c:	lsl	r2, r2, #3
   16c20:	bl	10e48 <memset@plt>
   16c24:	ldr	r3, [sp, #28]
   16c28:	str	r3, [r4, #4]
   16c2c:	ldr	ip, [sp, #32]
   16c30:	mvn	r3, #0
   16c34:	mov	r2, r6
   16c38:	ldr	r8, [sp, #36]	; 0x24
   16c3c:	ldr	fp, [r7]
   16c40:	ldr	r4, [r7, #4]
   16c44:	str	ip, [sp]
   16c48:	orr	r8, r8, #1
   16c4c:	ldr	ip, [sp, #72]	; 0x48
   16c50:	mov	r1, fp
   16c54:	str	r8, [sp, #4]
   16c58:	ldr	lr, [sp, #76]	; 0x4c
   16c5c:	mov	r0, r4
   16c60:	str	r5, [sp, #8]
   16c64:	str	ip, [sp, #12]
   16c68:	str	lr, [sp, #16]
   16c6c:	bl	14158 <strspn@plt+0x3268>
   16c70:	cmp	fp, r0
   16c74:	bhi	16cd4 <strspn@plt+0x5de4>
   16c78:	add	fp, r0, #1
   16c7c:	movw	r3, #41328	; 0xa170
   16c80:	movt	r3, #2
   16c84:	cmp	r4, r3
   16c88:	str	fp, [r7]
   16c8c:	beq	16c98 <strspn@plt+0x5da8>
   16c90:	mov	r0, r4
   16c94:	bl	126ec <strspn@plt+0x17fc>
   16c98:	mov	r0, fp
   16c9c:	bl	1837c <strspn@plt+0x748c>
   16ca0:	ldr	r3, [sp, #32]
   16ca4:	mov	r2, r6
   16ca8:	mov	r1, fp
   16cac:	mov	r4, r0
   16cb0:	ldr	lr, [sp, #72]	; 0x48
   16cb4:	ldr	ip, [sp, #76]	; 0x4c
   16cb8:	str	r0, [r7, #4]
   16cbc:	stm	sp, {r3, r8}
   16cc0:	mvn	r3, #0
   16cc4:	str	r5, [sp, #8]
   16cc8:	str	lr, [sp, #12]
   16ccc:	str	ip, [sp, #16]
   16cd0:	bl	14158 <strspn@plt+0x3268>
   16cd4:	mov	r0, r4
   16cd8:	str	sl, [r9]
   16cdc:	add	sp, sp, #84	; 0x54
   16ce0:	ldrd	r4, [sp]
   16ce4:	ldrd	r6, [sp, #8]
   16ce8:	ldrd	r8, [sp, #16]
   16cec:	ldrd	sl, [sp, #24]
   16cf0:	add	sp, sp, #32
   16cf4:	pop	{pc}		; (ldr pc, [sp], #4)
   16cf8:	mov	r0, #8
   16cfc:	mvn	r3, #-2147483648	; 0x80000000
   16d00:	add	r1, sp, #28
   16d04:	str	r0, [sp]
   16d08:	mov	r0, #0
   16d0c:	bl	18620 <strspn@plt+0x7730>
   16d10:	ldrd	r2, [r4, #8]
   16d14:	mov	r7, r0
   16d18:	str	r0, [r4]
   16d1c:	strd	r2, [r0]
   16d20:	b	16c08 <strspn@plt+0x5d18>
   16d24:	andeq	sl, r2, r0, ror r2
   16d28:	ldr	ip, [pc, #472]	; 16f08 <strspn@plt+0x6018>
   16d2c:	strd	r4, [sp, #-36]!	; 0xffffffdc
   16d30:	mov	r5, r0
   16d34:	movw	r4, #41208	; 0xa0f8
   16d38:	movt	r4, #2
   16d3c:	ldrd	r2, [ip]
   16d40:	ldrd	r0, [ip, #8]
   16d44:	strd	r6, [sp, #8]
   16d48:	strd	r8, [sp, #16]
   16d4c:	strd	sl, [sp, #24]
   16d50:	str	lr, [sp, #32]
   16d54:	sub	sp, sp, #84	; 0x54
   16d58:	strd	r2, [sp, #32]
   16d5c:	strd	r0, [sp, #40]	; 0x28
   16d60:	ldr	r6, [sp, #44]	; 0x2c
   16d64:	ldrd	r2, [ip, #16]
   16d68:	ldrd	r0, [ip, #24]
   16d6c:	mvn	lr, r6
   16d70:	and	lr, lr, #67108864	; 0x4000000
   16d74:	eor	lr, lr, r6
   16d78:	ldrd	r6, [ip, #40]	; 0x28
   16d7c:	strd	r2, [sp, #48]	; 0x30
   16d80:	ldrd	r2, [ip, #32]
   16d84:	str	lr, [sp, #44]	; 0x2c
   16d88:	strd	r0, [sp, #56]	; 0x38
   16d8c:	strd	r2, [sp, #64]	; 0x40
   16d90:	strd	r6, [sp, #72]	; 0x48
   16d94:	bl	10e30 <__errno_location@plt>
   16d98:	mov	r8, r0
   16d9c:	ldr	r9, [r0]
   16da0:	ldr	r2, [r4, #4]
   16da4:	ldr	r6, [r4]
   16da8:	cmp	r2, #0
   16dac:	bgt	16e08 <strspn@plt+0x5f18>
   16db0:	add	r3, r4, #8
   16db4:	str	r2, [sp, #28]
   16db8:	rsb	r2, r2, #1
   16dbc:	cmp	r6, r3
   16dc0:	beq	16edc <strspn@plt+0x5fec>
   16dc4:	mov	r1, #8
   16dc8:	mov	r0, r6
   16dcc:	mvn	r3, #-2147483648	; 0x80000000
   16dd0:	str	r1, [sp]
   16dd4:	add	r1, sp, #28
   16dd8:	bl	18620 <strspn@plt+0x7730>
   16ddc:	mov	r6, r0
   16de0:	str	r0, [r4]
   16de4:	ldr	r0, [r4, #4]
   16de8:	mov	r1, #0
   16dec:	ldr	r2, [sp, #28]
   16df0:	sub	r2, r2, r0
   16df4:	add	r0, r6, r0, lsl #3
   16df8:	lsl	r2, r2, #3
   16dfc:	bl	10e48 <memset@plt>
   16e00:	ldr	r3, [sp, #28]
   16e04:	str	r3, [r4, #4]
   16e08:	ldr	sl, [r6]
   16e0c:	add	r0, sp, #40	; 0x28
   16e10:	mvn	r3, #0
   16e14:	mov	r2, r5
   16e18:	ldr	r7, [sp, #36]	; 0x24
   16e1c:	ldr	r4, [r6, #4]
   16e20:	mov	r1, sl
   16e24:	str	r0, [sp, #8]
   16e28:	ldr	lr, [sp, #32]
   16e2c:	orr	r7, r7, #1
   16e30:	ldr	ip, [sp, #72]	; 0x48
   16e34:	mov	r0, r4
   16e38:	ldr	fp, [sp, #76]	; 0x4c
   16e3c:	str	lr, [sp]
   16e40:	str	r7, [sp, #4]
   16e44:	str	ip, [sp, #12]
   16e48:	str	fp, [sp, #16]
   16e4c:	bl	14158 <strspn@plt+0x3268>
   16e50:	cmp	sl, r0
   16e54:	bhi	16eb8 <strspn@plt+0x5fc8>
   16e58:	add	sl, r0, #1
   16e5c:	movw	r3, #41328	; 0xa170
   16e60:	movt	r3, #2
   16e64:	cmp	r4, r3
   16e68:	str	sl, [r6]
   16e6c:	beq	16e78 <strspn@plt+0x5f88>
   16e70:	mov	r0, r4
   16e74:	bl	126ec <strspn@plt+0x17fc>
   16e78:	mov	r0, sl
   16e7c:	bl	1837c <strspn@plt+0x748c>
   16e80:	ldr	r3, [sp, #32]
   16e84:	mov	r2, r5
   16e88:	add	r5, sp, #40	; 0x28
   16e8c:	mov	r1, sl
   16e90:	mov	r4, r0
   16e94:	ldr	lr, [sp, #72]	; 0x48
   16e98:	ldr	ip, [sp, #76]	; 0x4c
   16e9c:	str	r0, [r6, #4]
   16ea0:	stm	sp, {r3, r7}
   16ea4:	mvn	r3, #0
   16ea8:	str	r5, [sp, #8]
   16eac:	str	lr, [sp, #12]
   16eb0:	str	ip, [sp, #16]
   16eb4:	bl	14158 <strspn@plt+0x3268>
   16eb8:	mov	r0, r4
   16ebc:	str	r9, [r8]
   16ec0:	add	sp, sp, #84	; 0x54
   16ec4:	ldrd	r4, [sp]
   16ec8:	ldrd	r6, [sp, #8]
   16ecc:	ldrd	r8, [sp, #16]
   16ed0:	ldrd	sl, [sp, #24]
   16ed4:	add	sp, sp, #32
   16ed8:	pop	{pc}		; (ldr pc, [sp], #4)
   16edc:	mov	r0, #8
   16ee0:	mvn	r3, #-2147483648	; 0x80000000
   16ee4:	add	r1, sp, #28
   16ee8:	str	r0, [sp]
   16eec:	mov	r0, #0
   16ef0:	bl	18620 <strspn@plt+0x7730>
   16ef4:	ldrd	r2, [r4, #8]
   16ef8:	mov	r6, r0
   16efc:	str	r0, [r4]
   16f00:	strd	r2, [r0]
   16f04:	b	16de4 <strspn@plt+0x5ef4>
   16f08:	andeq	sl, r2, r0, ror r2
   16f0c:	ldr	ip, [pc, #480]	; 170f4 <strspn@plt+0x6204>
   16f10:	strd	r4, [sp, #-36]!	; 0xffffffdc
   16f14:	mov	r5, r0
   16f18:	movw	r4, #41208	; 0xa0f8
   16f1c:	movt	r4, #2
   16f20:	ldrd	r2, [ip]
   16f24:	strd	r6, [sp, #8]
   16f28:	mov	r6, r1
   16f2c:	ldrd	r0, [ip, #8]
   16f30:	strd	r8, [sp, #16]
   16f34:	strd	sl, [sp, #24]
   16f38:	str	lr, [sp, #32]
   16f3c:	sub	sp, sp, #84	; 0x54
   16f40:	ldrd	r8, [ip, #40]	; 0x28
   16f44:	strd	r2, [sp, #32]
   16f48:	strd	r0, [sp, #40]	; 0x28
   16f4c:	ldrd	r2, [ip, #16]
   16f50:	ldr	r7, [sp, #44]	; 0x2c
   16f54:	ldrd	r0, [ip, #24]
   16f58:	strd	r2, [sp, #48]	; 0x30
   16f5c:	ldrd	r2, [ip, #32]
   16f60:	mvn	lr, r7
   16f64:	and	lr, lr, #67108864	; 0x4000000
   16f68:	eor	lr, lr, r7
   16f6c:	str	lr, [sp, #44]	; 0x2c
   16f70:	strd	r0, [sp, #56]	; 0x38
   16f74:	strd	r2, [sp, #64]	; 0x40
   16f78:	strd	r8, [sp, #72]	; 0x48
   16f7c:	bl	10e30 <__errno_location@plt>
   16f80:	mov	r9, r0
   16f84:	ldr	sl, [r0]
   16f88:	ldr	r2, [r4, #4]
   16f8c:	ldr	r7, [r4]
   16f90:	cmp	r2, #0
   16f94:	bgt	16ff0 <strspn@plt+0x6100>
   16f98:	add	r3, r4, #8
   16f9c:	str	r2, [sp, #28]
   16fa0:	rsb	r2, r2, #1
   16fa4:	cmp	r7, r3
   16fa8:	beq	170c8 <strspn@plt+0x61d8>
   16fac:	mov	r1, #8
   16fb0:	mov	r0, r7
   16fb4:	mvn	r3, #-2147483648	; 0x80000000
   16fb8:	str	r1, [sp]
   16fbc:	add	r1, sp, #28
   16fc0:	bl	18620 <strspn@plt+0x7730>
   16fc4:	mov	r7, r0
   16fc8:	str	r0, [r4]
   16fcc:	ldr	r0, [r4, #4]
   16fd0:	mov	r1, #0
   16fd4:	ldr	r2, [sp, #28]
   16fd8:	sub	r2, r2, r0
   16fdc:	add	r0, r7, r0, lsl #3
   16fe0:	lsl	r2, r2, #3
   16fe4:	bl	10e48 <memset@plt>
   16fe8:	ldr	r3, [sp, #28]
   16fec:	str	r3, [r4, #4]
   16ff0:	ldr	ip, [sp, #32]
   16ff4:	add	r0, sp, #40	; 0x28
   16ff8:	mov	r3, r6
   16ffc:	mov	r2, r5
   17000:	ldr	r8, [sp, #36]	; 0x24
   17004:	ldr	fp, [r7]
   17008:	ldr	r4, [r7, #4]
   1700c:	str	ip, [sp]
   17010:	orr	r8, r8, #1
   17014:	ldr	ip, [sp, #72]	; 0x48
   17018:	mov	r1, fp
   1701c:	str	r8, [sp, #4]
   17020:	ldr	lr, [sp, #76]	; 0x4c
   17024:	str	r0, [sp, #8]
   17028:	mov	r0, r4
   1702c:	str	ip, [sp, #12]
   17030:	str	lr, [sp, #16]
   17034:	bl	14158 <strspn@plt+0x3268>
   17038:	cmp	fp, r0
   1703c:	bhi	170a4 <strspn@plt+0x61b4>
   17040:	add	fp, r0, #1
   17044:	movw	r3, #41328	; 0xa170
   17048:	movt	r3, #2
   1704c:	cmp	r4, r3
   17050:	str	fp, [r7]
   17054:	beq	17060 <strspn@plt+0x6170>
   17058:	mov	r0, r4
   1705c:	bl	126ec <strspn@plt+0x17fc>
   17060:	mov	r0, fp
   17064:	bl	1837c <strspn@plt+0x748c>
   17068:	ldr	lr, [sp, #32]
   1706c:	mov	r2, r5
   17070:	mov	r3, r6
   17074:	mov	r1, fp
   17078:	mov	r4, r0
   1707c:	ldr	r5, [sp, #72]	; 0x48
   17080:	ldr	ip, [sp, #76]	; 0x4c
   17084:	str	r0, [r7, #4]
   17088:	str	lr, [sp]
   1708c:	add	lr, sp, #40	; 0x28
   17090:	str	r8, [sp, #4]
   17094:	str	lr, [sp, #8]
   17098:	str	r5, [sp, #12]
   1709c:	str	ip, [sp, #16]
   170a0:	bl	14158 <strspn@plt+0x3268>
   170a4:	mov	r0, r4
   170a8:	str	sl, [r9]
   170ac:	add	sp, sp, #84	; 0x54
   170b0:	ldrd	r4, [sp]
   170b4:	ldrd	r6, [sp, #8]
   170b8:	ldrd	r8, [sp, #16]
   170bc:	ldrd	sl, [sp, #24]
   170c0:	add	sp, sp, #32
   170c4:	pop	{pc}		; (ldr pc, [sp], #4)
   170c8:	mov	r0, #8
   170cc:	mvn	r3, #-2147483648	; 0x80000000
   170d0:	add	r1, sp, #28
   170d4:	str	r0, [sp]
   170d8:	mov	r0, #0
   170dc:	bl	18620 <strspn@plt+0x7730>
   170e0:	ldrd	r2, [r4, #8]
   170e4:	mov	r7, r0
   170e8:	str	r0, [r4]
   170ec:	strd	r2, [r0]
   170f0:	b	16fcc <strspn@plt+0x60dc>
   170f4:	andeq	sl, r2, r0, ror r2
   170f8:	strd	r4, [sp, #-12]!
   170fc:	mov	r4, #0
   17100:	mov	r5, #0
   17104:	str	lr, [sp, #8]
   17108:	sub	sp, sp, #100	; 0x64
   1710c:	cmp	r1, #10
   17110:	strd	r4, [sp]
   17114:	strd	r4, [sp, #8]
   17118:	strd	r4, [sp, #16]
   1711c:	strd	r4, [sp, #24]
   17120:	strd	r4, [sp, #32]
   17124:	strd	r4, [sp, #40]	; 0x28
   17128:	beq	17158 <strspn@plt+0x6268>
   1712c:	mov	ip, #67108864	; 0x4000000
   17130:	mov	r3, sp
   17134:	str	r1, [sp]
   17138:	mov	r1, r2
   1713c:	mvn	r2, #0
   17140:	str	ip, [sp, #12]
   17144:	bl	15b44 <strspn@plt+0x4c54>
   17148:	add	sp, sp, #100	; 0x64
   1714c:	ldrd	r4, [sp]
   17150:	add	sp, sp, #8
   17154:	pop	{pc}		; (ldr pc, [sp], #4)
   17158:	bl	10ee4 <abort@plt>
   1715c:	ldr	ip, [pc, #156]	; 17200 <strspn@plt+0x6310>
   17160:	cmp	r2, #0
   17164:	cmpne	r1, #0
   17168:	strd	r4, [sp, #-32]!	; 0xffffffe0
   1716c:	strd	r6, [sp, #8]
   17170:	mov	r6, r2
   17174:	str	r8, [sp, #16]
   17178:	mov	r8, r3
   1717c:	strd	sl, [sp, #20]
   17180:	ldrd	r4, [ip]
   17184:	str	lr, [sp, #28]
   17188:	sub	sp, sp, #48	; 0x30
   1718c:	mov	lr, #10
   17190:	ldrd	r2, [ip, #8]
   17194:	ldrd	sl, [ip, #16]
   17198:	strd	r4, [sp]
   1719c:	ldrd	r4, [ip, #32]
   171a0:	str	lr, [sp]
   171a4:	strd	r2, [sp, #8]
   171a8:	strd	sl, [sp, #16]
   171ac:	ldrd	r2, [ip, #24]
   171b0:	ldrd	sl, [ip, #40]	; 0x28
   171b4:	strd	r2, [sp, #24]
   171b8:	strd	r4, [sp, #32]
   171bc:	strd	sl, [sp, #40]	; 0x28
   171c0:	beq	171fc <strspn@plt+0x630c>
   171c4:	mov	r7, r1
   171c8:	mov	r3, sp
   171cc:	mov	r1, r8
   171d0:	mvn	r2, #0
   171d4:	str	r7, [sp, #40]	; 0x28
   171d8:	str	r6, [sp, #44]	; 0x2c
   171dc:	bl	15b44 <strspn@plt+0x4c54>
   171e0:	add	sp, sp, #48	; 0x30
   171e4:	ldrd	r4, [sp]
   171e8:	ldrd	r6, [sp, #8]
   171ec:	ldr	r8, [sp, #16]
   171f0:	ldrd	sl, [sp, #20]
   171f4:	add	sp, sp, #28
   171f8:	pop	{pc}		; (ldr pc, [sp], #4)
   171fc:	bl	10ee4 <abort@plt>
   17200:	andeq	sl, r2, r0, ror r2
   17204:	ldr	ip, [pc, #156]	; 172a8 <strspn@plt+0x63b8>
   17208:	cmp	r2, #0
   1720c:	cmpne	r1, #0
   17210:	strd	r4, [sp, #-32]!	; 0xffffffe0
   17214:	strd	r6, [sp, #8]
   17218:	mov	r6, r2
   1721c:	str	r8, [sp, #16]
   17220:	mov	r8, r3
   17224:	strd	sl, [sp, #20]
   17228:	ldrd	r4, [ip]
   1722c:	str	lr, [sp, #28]
   17230:	sub	sp, sp, #48	; 0x30
   17234:	mov	lr, #10
   17238:	ldrd	r2, [ip, #8]
   1723c:	ldrd	sl, [ip, #16]
   17240:	strd	r4, [sp]
   17244:	ldrd	r4, [ip, #32]
   17248:	str	lr, [sp]
   1724c:	strd	r2, [sp, #8]
   17250:	strd	sl, [sp, #16]
   17254:	ldrd	r2, [ip, #24]
   17258:	ldrd	sl, [ip, #40]	; 0x28
   1725c:	strd	r2, [sp, #24]
   17260:	strd	r4, [sp, #32]
   17264:	strd	sl, [sp, #40]	; 0x28
   17268:	beq	172a4 <strspn@plt+0x63b4>
   1726c:	ldr	r2, [sp, #80]	; 0x50
   17270:	mov	r7, r1
   17274:	mov	r3, sp
   17278:	mov	r1, r8
   1727c:	str	r7, [sp, #40]	; 0x28
   17280:	str	r6, [sp, #44]	; 0x2c
   17284:	bl	15b44 <strspn@plt+0x4c54>
   17288:	add	sp, sp, #48	; 0x30
   1728c:	ldrd	r4, [sp]
   17290:	ldrd	r6, [sp, #8]
   17294:	ldr	r8, [sp, #16]
   17298:	ldrd	sl, [sp, #20]
   1729c:	add	sp, sp, #28
   172a0:	pop	{pc}		; (ldr pc, [sp], #4)
   172a4:	bl	10ee4 <abort@plt>
   172a8:	andeq	sl, r2, r0, ror r2
   172ac:	ldr	ip, [pc, #512]	; 174b4 <strspn@plt+0x65c4>
   172b0:	cmp	r0, #0
   172b4:	strd	r4, [sp, #-36]!	; 0xffffffdc
   172b8:	ldrd	r4, [ip, #16]
   172bc:	strd	r6, [sp, #8]
   172c0:	clz	r6, r1
   172c4:	mov	r7, r1
   172c8:	strd	r8, [sp, #16]
   172cc:	mov	r8, r0
   172d0:	lsr	r6, r6, #5
   172d4:	strd	sl, [sp, #24]
   172d8:	mov	fp, r2
   172dc:	mov	sl, #10
   172e0:	ldrd	r2, [ip]
   172e4:	moveq	r6, #1
   172e8:	str	lr, [sp, #32]
   172ec:	sub	sp, sp, #92	; 0x5c
   172f0:	cmp	r6, #0
   172f4:	ldrd	r0, [ip, #8]
   172f8:	strd	r2, [sp, #40]	; 0x28
   172fc:	strd	r4, [sp, #56]	; 0x38
   17300:	ldrd	r2, [ip, #24]
   17304:	strd	r0, [sp, #48]	; 0x30
   17308:	ldrd	r0, [ip, #32]
   1730c:	str	sl, [sp, #40]	; 0x28
   17310:	ldrd	r4, [ip, #40]	; 0x28
   17314:	strd	r2, [sp, #64]	; 0x40
   17318:	strd	r0, [sp, #72]	; 0x48
   1731c:	strd	r4, [sp, #80]	; 0x50
   17320:	bne	174b0 <strspn@plt+0x65c0>
   17324:	movw	r5, #41208	; 0xa0f8
   17328:	movt	r5, #2
   1732c:	str	r8, [sp, #80]	; 0x50
   17330:	str	r7, [sp, #84]	; 0x54
   17334:	bl	10e30 <__errno_location@plt>
   17338:	ldr	r3, [r0]
   1733c:	mov	r9, r0
   17340:	ldr	r2, [r5, #4]
   17344:	ldr	r4, [r5]
   17348:	str	r3, [sp, #28]
   1734c:	cmp	r2, #0
   17350:	movgt	r1, sl
   17354:	bgt	173bc <strspn@plt+0x64cc>
   17358:	add	r3, r5, #8
   1735c:	str	r2, [sp, #36]	; 0x24
   17360:	rsb	r2, r2, #1
   17364:	cmp	r4, r3
   17368:	beq	17484 <strspn@plt+0x6594>
   1736c:	mov	r1, #8
   17370:	mov	r0, r4
   17374:	mvn	r3, #-2147483648	; 0x80000000
   17378:	str	r1, [sp]
   1737c:	add	r1, sp, #36	; 0x24
   17380:	bl	18620 <strspn@plt+0x7730>
   17384:	mov	r4, r0
   17388:	str	r0, [r5]
   1738c:	ldr	r0, [r5, #4]
   17390:	mov	r1, #0
   17394:	ldr	r2, [sp, #36]	; 0x24
   17398:	sub	r2, r2, r0
   1739c:	add	r0, r4, r0, lsl #3
   173a0:	lsl	r2, r2, #3
   173a4:	bl	10e48 <memset@plt>
   173a8:	ldr	r3, [sp, #36]	; 0x24
   173ac:	ldr	r1, [sp, #40]	; 0x28
   173b0:	ldr	r8, [sp, #80]	; 0x50
   173b4:	str	r3, [r5, #4]
   173b8:	ldr	r7, [sp, #84]	; 0x54
   173bc:	mvn	r3, #0
   173c0:	mov	r2, fp
   173c4:	ldr	r6, [sp, #44]	; 0x2c
   173c8:	ldr	sl, [r4]
   173cc:	ldr	r5, [r4, #4]
   173d0:	orr	r6, r6, #1
   173d4:	stm	sp, {r1, r6}
   173d8:	add	r1, sp, #48	; 0x30
   173dc:	str	r8, [sp, #12]
   173e0:	mov	r0, r5
   173e4:	str	r1, [sp, #8]
   173e8:	mov	r1, sl
   173ec:	str	r7, [sp, #16]
   173f0:	bl	14158 <strspn@plt+0x3268>
   173f4:	cmp	sl, r0
   173f8:	bhi	1745c <strspn@plt+0x656c>
   173fc:	add	r7, r0, #1
   17400:	movw	r3, #41328	; 0xa170
   17404:	movt	r3, #2
   17408:	cmp	r5, r3
   1740c:	str	r7, [r4]
   17410:	beq	1741c <strspn@plt+0x652c>
   17414:	mov	r0, r5
   17418:	bl	126ec <strspn@plt+0x17fc>
   1741c:	mov	r0, r7
   17420:	bl	1837c <strspn@plt+0x748c>
   17424:	ldr	r3, [sp, #40]	; 0x28
   17428:	mov	r2, fp
   1742c:	mov	r1, r7
   17430:	mov	r5, r0
   17434:	ldr	lr, [sp, #80]	; 0x50
   17438:	ldr	ip, [sp, #84]	; 0x54
   1743c:	str	r0, [r4, #4]
   17440:	add	r4, sp, #48	; 0x30
   17444:	stm	sp, {r3, r6}
   17448:	mvn	r3, #0
   1744c:	str	r4, [sp, #8]
   17450:	str	lr, [sp, #12]
   17454:	str	ip, [sp, #16]
   17458:	bl	14158 <strspn@plt+0x3268>
   1745c:	ldr	r3, [sp, #28]
   17460:	mov	r0, r5
   17464:	str	r3, [r9]
   17468:	add	sp, sp, #92	; 0x5c
   1746c:	ldrd	r4, [sp]
   17470:	ldrd	r6, [sp, #8]
   17474:	ldrd	r8, [sp, #16]
   17478:	ldrd	sl, [sp, #24]
   1747c:	add	sp, sp, #32
   17480:	pop	{pc}		; (ldr pc, [sp], #4)
   17484:	mov	r1, #8
   17488:	mvn	r3, #-2147483648	; 0x80000000
   1748c:	mov	r0, r6
   17490:	str	r1, [sp]
   17494:	add	r1, sp, #36	; 0x24
   17498:	bl	18620 <strspn@plt+0x7730>
   1749c:	ldrd	r2, [r5, #8]
   174a0:	mov	r4, r0
   174a4:	str	r0, [r5]
   174a8:	strd	r2, [r0]
   174ac:	b	1738c <strspn@plt+0x649c>
   174b0:	bl	10ee4 <abort@plt>
   174b4:	andeq	sl, r2, r0, ror r2
   174b8:	ldr	ip, [pc, #536]	; 176d8 <strspn@plt+0x67e8>
   174bc:	cmp	r0, #0
   174c0:	strd	r4, [sp, #-36]!	; 0xffffffdc
   174c4:	ldrd	r4, [ip, #16]
   174c8:	strd	r6, [sp, #8]
   174cc:	mov	r6, r1
   174d0:	mov	r7, r0
   174d4:	strd	r8, [sp, #16]
   174d8:	mov	r9, #10
   174dc:	strd	sl, [sp, #24]
   174e0:	mov	sl, r2
   174e4:	mov	fp, r3
   174e8:	str	lr, [sp, #32]
   174ec:	clz	lr, r1
   174f0:	sub	sp, sp, #92	; 0x5c
   174f4:	ldrd	r2, [ip]
   174f8:	lsr	lr, lr, #5
   174fc:	moveq	lr, #1
   17500:	ldrd	r0, [ip, #8]
   17504:	cmp	lr, #0
   17508:	strd	r4, [sp, #56]	; 0x38
   1750c:	ldrd	r4, [ip, #40]	; 0x28
   17510:	str	lr, [sp, #28]
   17514:	strd	r2, [sp, #40]	; 0x28
   17518:	ldrd	r2, [ip, #24]
   1751c:	strd	r0, [sp, #48]	; 0x30
   17520:	ldrd	r0, [ip, #32]
   17524:	str	r9, [sp, #40]	; 0x28
   17528:	strd	r2, [sp, #64]	; 0x40
   1752c:	strd	r4, [sp, #80]	; 0x50
   17530:	strd	r0, [sp, #72]	; 0x48
   17534:	bne	176d4 <strspn@plt+0x67e4>
   17538:	movw	r5, #41208	; 0xa0f8
   1753c:	movt	r5, #2
   17540:	str	r7, [sp, #80]	; 0x50
   17544:	str	r6, [sp, #84]	; 0x54
   17548:	bl	10e30 <__errno_location@plt>
   1754c:	ldr	r3, [r0]
   17550:	mov	r8, r0
   17554:	ldr	r2, [r5, #4]
   17558:	ldr	r4, [r5]
   1755c:	str	r3, [sp, #24]
   17560:	cmp	r2, #0
   17564:	movgt	r1, r9
   17568:	bgt	175d0 <strspn@plt+0x66e0>
   1756c:	add	r3, r5, #8
   17570:	str	r2, [sp, #36]	; 0x24
   17574:	rsb	r2, r2, #1
   17578:	cmp	r4, r3
   1757c:	beq	176a8 <strspn@plt+0x67b8>
   17580:	mov	r1, #8
   17584:	mov	r0, r4
   17588:	mvn	r3, #-2147483648	; 0x80000000
   1758c:	str	r1, [sp]
   17590:	add	r1, sp, #36	; 0x24
   17594:	bl	18620 <strspn@plt+0x7730>
   17598:	mov	r4, r0
   1759c:	str	r0, [r5]
   175a0:	ldr	r0, [r5, #4]
   175a4:	mov	r1, #0
   175a8:	ldr	r2, [sp, #36]	; 0x24
   175ac:	sub	r2, r2, r0
   175b0:	add	r0, r4, r0, lsl #3
   175b4:	lsl	r2, r2, #3
   175b8:	bl	10e48 <memset@plt>
   175bc:	ldr	r3, [sp, #36]	; 0x24
   175c0:	ldr	r1, [sp, #40]	; 0x28
   175c4:	ldr	r7, [sp, #80]	; 0x50
   175c8:	str	r3, [r5, #4]
   175cc:	ldr	r6, [sp, #84]	; 0x54
   175d0:	mov	r3, fp
   175d4:	mov	r2, sl
   175d8:	ldr	r0, [sp, #44]	; 0x2c
   175dc:	ldr	r9, [r4]
   175e0:	ldr	r5, [r4, #4]
   175e4:	orr	r0, r0, #1
   175e8:	str	r1, [sp]
   175ec:	add	r1, sp, #48	; 0x30
   175f0:	str	r0, [sp, #4]
   175f4:	str	r1, [sp, #8]
   175f8:	mov	r1, r9
   175fc:	str	r7, [sp, #12]
   17600:	str	r6, [sp, #16]
   17604:	str	r0, [sp, #28]
   17608:	mov	r0, r5
   1760c:	bl	14158 <strspn@plt+0x3268>
   17610:	cmp	r9, r0
   17614:	bhi	17680 <strspn@plt+0x6790>
   17618:	add	r6, r0, #1
   1761c:	movw	r3, #41328	; 0xa170
   17620:	movt	r3, #2
   17624:	cmp	r5, r3
   17628:	str	r6, [r4]
   1762c:	beq	17638 <strspn@plt+0x6748>
   17630:	mov	r0, r5
   17634:	bl	126ec <strspn@plt+0x17fc>
   17638:	mov	r0, r6
   1763c:	bl	1837c <strspn@plt+0x748c>
   17640:	ldr	lr, [sp, #40]	; 0x28
   17644:	mov	r1, r6
   17648:	mov	r3, fp
   1764c:	mov	r2, sl
   17650:	mov	r5, r0
   17654:	ldr	r6, [sp, #80]	; 0x50
   17658:	ldr	ip, [sp, #84]	; 0x54
   1765c:	str	r0, [r4, #4]
   17660:	str	lr, [sp]
   17664:	ldr	lr, [sp, #28]
   17668:	str	lr, [sp, #4]
   1766c:	add	lr, sp, #48	; 0x30
   17670:	str	r6, [sp, #12]
   17674:	str	lr, [sp, #8]
   17678:	str	ip, [sp, #16]
   1767c:	bl	14158 <strspn@plt+0x3268>
   17680:	ldr	r3, [sp, #24]
   17684:	mov	r0, r5
   17688:	str	r3, [r8]
   1768c:	add	sp, sp, #92	; 0x5c
   17690:	ldrd	r4, [sp]
   17694:	ldrd	r6, [sp, #8]
   17698:	ldrd	r8, [sp, #16]
   1769c:	ldrd	sl, [sp, #24]
   176a0:	add	sp, sp, #32
   176a4:	pop	{pc}		; (ldr pc, [sp], #4)
   176a8:	mov	r1, #8
   176ac:	mvn	r3, #-2147483648	; 0x80000000
   176b0:	ldr	r0, [sp, #28]
   176b4:	str	r1, [sp]
   176b8:	add	r1, sp, #36	; 0x24
   176bc:	bl	18620 <strspn@plt+0x7730>
   176c0:	ldrd	r2, [r5, #8]
   176c4:	mov	r4, r0
   176c8:	str	r0, [r5]
   176cc:	strd	r2, [r0]
   176d0:	b	175a0 <strspn@plt+0x66b0>
   176d4:	bl	10ee4 <abort@plt>
   176d8:	andeq	sl, r2, r0, ror r2
   176dc:	ldr	r3, [pc]	; 176e4 <strspn@plt+0x67f4>
   176e0:	b	15b44 <strspn@plt+0x4c54>
   176e4:	andeq	sl, r2, r8, lsl #2
   176e8:	strd	r4, [sp, #-36]!	; 0xffffffdc
   176ec:	movw	r4, #41208	; 0xa0f8
   176f0:	movt	r4, #2
   176f4:	strd	r6, [sp, #8]
   176f8:	strd	r8, [sp, #16]
   176fc:	strd	sl, [sp, #24]
   17700:	mov	sl, r0
   17704:	mov	fp, r1
   17708:	str	lr, [sp, #32]
   1770c:	sub	sp, sp, #44	; 0x2c
   17710:	bl	10e30 <__errno_location@plt>
   17714:	ldr	r3, [r0]
   17718:	mov	r8, r0
   1771c:	ldr	r2, [r4, #4]
   17720:	ldr	r5, [r4]
   17724:	str	r3, [sp, #28]
   17728:	cmp	r2, #0
   1772c:	bgt	17788 <strspn@plt+0x6898>
   17730:	add	r3, r4, #8
   17734:	str	r2, [sp, #36]	; 0x24
   17738:	rsb	r2, r2, #1
   1773c:	cmp	r5, r3
   17740:	beq	17864 <strspn@plt+0x6974>
   17744:	mov	r1, #8
   17748:	mov	r0, r5
   1774c:	mvn	r3, #-2147483648	; 0x80000000
   17750:	str	r1, [sp]
   17754:	add	r1, sp, #36	; 0x24
   17758:	bl	18620 <strspn@plt+0x7730>
   1775c:	mov	r5, r0
   17760:	str	r0, [r4]
   17764:	ldr	r0, [r4, #4]
   17768:	mov	r1, #0
   1776c:	ldr	r2, [sp, #36]	; 0x24
   17770:	sub	r2, r2, r0
   17774:	add	r0, r5, r0, lsl #3
   17778:	lsl	r2, r2, #3
   1777c:	bl	10e48 <memset@plt>
   17780:	ldr	r3, [sp, #36]	; 0x24
   17784:	str	r3, [r4, #4]
   17788:	ldr	ip, [r4, #16]
   1778c:	mov	r3, fp
   17790:	mov	r2, sl
   17794:	ldr	r7, [r4, #20]
   17798:	ldr	r0, [pc, #240]	; 17890 <strspn@plt+0x69a0>
   1779c:	ldr	r9, [r5]
   177a0:	orr	r7, r7, #1
   177a4:	ldr	r6, [r5, #4]
   177a8:	str	ip, [sp]
   177ac:	ldr	ip, [r4, #56]	; 0x38
   177b0:	mov	r1, r9
   177b4:	str	r7, [sp, #4]
   177b8:	ldr	lr, [r4, #60]	; 0x3c
   177bc:	str	r0, [sp, #8]
   177c0:	mov	r0, r6
   177c4:	str	ip, [sp, #12]
   177c8:	str	lr, [sp, #16]
   177cc:	bl	14158 <strspn@plt+0x3268>
   177d0:	cmp	r9, r0
   177d4:	bhi	1783c <strspn@plt+0x694c>
   177d8:	add	r9, r0, #1
   177dc:	movw	r3, #41328	; 0xa170
   177e0:	movt	r3, #2
   177e4:	cmp	r6, r3
   177e8:	str	r9, [r5]
   177ec:	beq	177f8 <strspn@plt+0x6908>
   177f0:	mov	r0, r6
   177f4:	bl	126ec <strspn@plt+0x17fc>
   177f8:	mov	r0, r9
   177fc:	bl	1837c <strspn@plt+0x748c>
   17800:	ldr	ip, [r4, #16]
   17804:	mov	r1, r9
   17808:	mov	r3, fp
   1780c:	mov	r2, sl
   17810:	mov	r6, r0
   17814:	ldr	r9, [r4, #56]	; 0x38
   17818:	ldr	lr, [r4, #60]	; 0x3c
   1781c:	str	r0, [r5, #4]
   17820:	str	ip, [sp]
   17824:	ldr	ip, [pc, #100]	; 17890 <strspn@plt+0x69a0>
   17828:	str	r7, [sp, #4]
   1782c:	str	ip, [sp, #8]
   17830:	str	r9, [sp, #12]
   17834:	str	lr, [sp, #16]
   17838:	bl	14158 <strspn@plt+0x3268>
   1783c:	ldr	r3, [sp, #28]
   17840:	mov	r0, r6
   17844:	str	r3, [r8]
   17848:	add	sp, sp, #44	; 0x2c
   1784c:	ldrd	r4, [sp]
   17850:	ldrd	r6, [sp, #8]
   17854:	ldrd	r8, [sp, #16]
   17858:	ldrd	sl, [sp, #24]
   1785c:	add	sp, sp, #32
   17860:	pop	{pc}		; (ldr pc, [sp], #4)
   17864:	mov	r0, #8
   17868:	mvn	r3, #-2147483648	; 0x80000000
   1786c:	add	r1, sp, #36	; 0x24
   17870:	str	r0, [sp]
   17874:	mov	r0, #0
   17878:	bl	18620 <strspn@plt+0x7730>
   1787c:	ldrd	r2, [r4, #8]
   17880:	mov	r5, r0
   17884:	str	r0, [r4]
   17888:	strd	r2, [r0]
   1788c:	b	17764 <strspn@plt+0x6874>
   17890:	andeq	sl, r2, r0, lsl r1
   17894:	ldr	r3, [pc, #4]	; 178a0 <strspn@plt+0x69b0>
   17898:	mvn	r2, #0
   1789c:	b	15b44 <strspn@plt+0x4c54>
   178a0:	andeq	sl, r2, r8, lsl #2
   178a4:	strd	r4, [sp, #-36]!	; 0xffffffdc
   178a8:	movw	r4, #41208	; 0xa0f8
   178ac:	movt	r4, #2
   178b0:	strd	r6, [sp, #8]
   178b4:	strd	r8, [sp, #16]
   178b8:	strd	sl, [sp, #24]
   178bc:	mov	sl, r0
   178c0:	str	lr, [sp, #32]
   178c4:	sub	sp, sp, #44	; 0x2c
   178c8:	bl	10e30 <__errno_location@plt>
   178cc:	ldr	r3, [r0]
   178d0:	mov	r8, r0
   178d4:	ldr	r2, [r4, #4]
   178d8:	ldr	r5, [r4]
   178dc:	str	r3, [sp, #28]
   178e0:	cmp	r2, #0
   178e4:	bgt	17940 <strspn@plt+0x6a50>
   178e8:	add	r3, r4, #8
   178ec:	str	r2, [sp, #36]	; 0x24
   178f0:	rsb	r2, r2, #1
   178f4:	cmp	r5, r3
   178f8:	beq	17a08 <strspn@plt+0x6b18>
   178fc:	mov	r1, #8
   17900:	mov	r0, r5
   17904:	mvn	r3, #-2147483648	; 0x80000000
   17908:	str	r1, [sp]
   1790c:	add	r1, sp, #36	; 0x24
   17910:	bl	18620 <strspn@plt+0x7730>
   17914:	mov	r5, r0
   17918:	str	r0, [r4]
   1791c:	ldr	r0, [r4, #4]
   17920:	mov	r1, #0
   17924:	ldr	r2, [sp, #36]	; 0x24
   17928:	sub	r2, r2, r0
   1792c:	add	r0, r5, r0, lsl #3
   17930:	lsl	r2, r2, #3
   17934:	bl	10e48 <memset@plt>
   17938:	ldr	r3, [sp, #36]	; 0x24
   1793c:	str	r3, [r4, #4]
   17940:	ldr	ip, [r4, #16]
   17944:	mvn	r3, #0
   17948:	mov	r2, sl
   1794c:	ldr	r7, [r4, #20]
   17950:	ldr	fp, [pc, #220]	; 17a34 <strspn@plt+0x6b44>
   17954:	ldr	r9, [r5]
   17958:	orr	r7, r7, #1
   1795c:	ldr	r6, [r5, #4]
   17960:	str	ip, [sp]
   17964:	ldr	ip, [r4, #56]	; 0x38
   17968:	mov	r1, r9
   1796c:	stmib	sp, {r7, fp}
   17970:	ldr	lr, [r4, #60]	; 0x3c
   17974:	mov	r0, r6
   17978:	str	ip, [sp, #12]
   1797c:	str	lr, [sp, #16]
   17980:	bl	14158 <strspn@plt+0x3268>
   17984:	cmp	r9, r0
   17988:	bhi	179e0 <strspn@plt+0x6af0>
   1798c:	add	r9, r0, #1
   17990:	movw	r3, #41328	; 0xa170
   17994:	movt	r3, #2
   17998:	cmp	r6, r3
   1799c:	str	r9, [r5]
   179a0:	beq	179ac <strspn@plt+0x6abc>
   179a4:	mov	r0, r6
   179a8:	bl	126ec <strspn@plt+0x17fc>
   179ac:	mov	r0, r9
   179b0:	bl	1837c <strspn@plt+0x748c>
   179b4:	ldr	r3, [r4, #16]
   179b8:	mov	r2, sl
   179bc:	mov	r1, r9
   179c0:	mov	r6, r0
   179c4:	ldr	lr, [r4, #56]	; 0x38
   179c8:	ldr	ip, [r4, #60]	; 0x3c
   179cc:	str	r0, [r5, #4]
   179d0:	stm	sp, {r3, r7, fp, lr}
   179d4:	mvn	r3, #0
   179d8:	str	ip, [sp, #16]
   179dc:	bl	14158 <strspn@plt+0x3268>
   179e0:	ldr	r3, [sp, #28]
   179e4:	mov	r0, r6
   179e8:	str	r3, [r8]
   179ec:	add	sp, sp, #44	; 0x2c
   179f0:	ldrd	r4, [sp]
   179f4:	ldrd	r6, [sp, #8]
   179f8:	ldrd	r8, [sp, #16]
   179fc:	ldrd	sl, [sp, #24]
   17a00:	add	sp, sp, #32
   17a04:	pop	{pc}		; (ldr pc, [sp], #4)
   17a08:	mov	r0, #8
   17a0c:	mvn	r3, #-2147483648	; 0x80000000
   17a10:	add	r1, sp, #36	; 0x24
   17a14:	str	r0, [sp]
   17a18:	mov	r0, #0
   17a1c:	bl	18620 <strspn@plt+0x7730>
   17a20:	ldrd	r2, [r4, #8]
   17a24:	mov	r5, r0
   17a28:	str	r0, [r4]
   17a2c:	strd	r2, [r0]
   17a30:	b	1791c <strspn@plt+0x6a2c>
   17a34:	andeq	sl, r2, r0, lsl r1
   17a38:	strd	r4, [sp, #-16]!
   17a3c:	ldr	r4, [r0], #8
   17a40:	str	r6, [sp, #8]
   17a44:	str	lr, [sp, #12]
   17a48:	cmp	r4, r0
   17a4c:	beq	17a78 <strspn@plt+0x6b88>
   17a50:	mov	r0, r4
   17a54:	bl	189e0 <strspn@plt+0x7af0>
   17a58:	cmp	r0, #0
   17a5c:	movne	r3, r0
   17a60:	moveq	r3, r4
   17a64:	ldrd	r4, [sp]
   17a68:	mov	r0, r3
   17a6c:	ldr	r6, [sp, #8]
   17a70:	add	sp, sp, #12
   17a74:	pop	{pc}		; (ldr pc, [sp], #4)
   17a78:	mov	r0, r1
   17a7c:	mov	r5, r1
   17a80:	bl	189a4 <strspn@plt+0x7ab4>
   17a84:	subs	r3, r0, #0
   17a88:	beq	17a64 <strspn@plt+0x6b74>
   17a8c:	mov	r2, r5
   17a90:	mov	r1, r4
   17a94:	ldrd	r4, [sp]
   17a98:	ldr	r6, [sp, #8]
   17a9c:	ldr	lr, [sp, #12]
   17aa0:	add	sp, sp, #16
   17aa4:	b	10cec <memcpy@plt>
   17aa8:	strd	r4, [sp, #-16]!
   17aac:	mov	r5, r0
   17ab0:	mov	r4, r0
   17ab4:	ldr	r3, [r0, #4]
   17ab8:	ldr	r0, [r5], #8
   17abc:	str	r6, [sp, #8]
   17ac0:	str	lr, [sp, #12]
   17ac4:	lsl	r6, r3, #1
   17ac8:	cmp	r0, r5
   17acc:	beq	17ad8 <strspn@plt+0x6be8>
   17ad0:	bl	126ec <strspn@plt+0x17fc>
   17ad4:	ldr	r3, [r4, #4]
   17ad8:	cmp	r6, r3
   17adc:	bcc	17b14 <strspn@plt+0x6c24>
   17ae0:	mov	r0, r6
   17ae4:	bl	189a4 <strspn@plt+0x7ab4>
   17ae8:	cmp	r0, #0
   17aec:	mov	r3, r0
   17af0:	mov	r2, r0
   17af4:	beq	17b30 <strspn@plt+0x6c40>
   17af8:	mov	r2, #1
   17afc:	stm	r4, {r3, r6}
   17b00:	mov	r0, r2
   17b04:	ldrd	r4, [sp]
   17b08:	ldr	r6, [sp, #8]
   17b0c:	add	sp, sp, #12
   17b10:	pop	{pc}		; (ldr pc, [sp], #4)
   17b14:	bl	10e30 <__errno_location@plt>
   17b18:	mov	r1, #12
   17b1c:	mov	r3, r5
   17b20:	mov	r6, #1024	; 0x400
   17b24:	mov	r2, #0
   17b28:	str	r1, [r0]
   17b2c:	b	17afc <strspn@plt+0x6c0c>
   17b30:	mov	r3, r5
   17b34:	mov	r6, #1024	; 0x400
   17b38:	b	17afc <strspn@plt+0x6c0c>
   17b3c:	strd	r4, [sp, #-24]!	; 0xffffffe8
   17b40:	mov	r5, r0
   17b44:	mov	r4, r0
   17b48:	ldr	r3, [r0, #4]
   17b4c:	strd	r6, [sp, #8]
   17b50:	ldr	r7, [r5], #8
   17b54:	str	r8, [sp, #16]
   17b58:	str	lr, [sp, #20]
   17b5c:	lsl	r6, r3, #1
   17b60:	cmp	r7, r5
   17b64:	beq	17ba8 <strspn@plt+0x6cb8>
   17b68:	cmp	r3, r6
   17b6c:	bhi	17bcc <strspn@plt+0x6cdc>
   17b70:	mov	r0, r7
   17b74:	mov	r1, r6
   17b78:	bl	189e0 <strspn@plt+0x7af0>
   17b7c:	subs	r8, r0, #0
   17b80:	ldreq	r7, [r4]
   17b84:	beq	17bd8 <strspn@plt+0x6ce8>
   17b88:	mov	r0, #1
   17b8c:	str	r8, [r4]
   17b90:	str	r6, [r4, #4]
   17b94:	ldrd	r4, [sp]
   17b98:	ldrd	r6, [sp, #8]
   17b9c:	ldr	r8, [sp, #16]
   17ba0:	add	sp, sp, #20
   17ba4:	pop	{pc}		; (ldr pc, [sp], #4)
   17ba8:	mov	r0, r6
   17bac:	bl	189a4 <strspn@plt+0x7ab4>
   17bb0:	subs	r8, r0, #0
   17bb4:	moveq	r0, r8
   17bb8:	beq	17b94 <strspn@plt+0x6ca4>
   17bbc:	mov	r1, r7
   17bc0:	ldr	r2, [r4, #4]
   17bc4:	bl	10cec <memcpy@plt>
   17bc8:	b	17b88 <strspn@plt+0x6c98>
   17bcc:	bl	10e30 <__errno_location@plt>
   17bd0:	mov	r3, #12
   17bd4:	str	r3, [r0]
   17bd8:	mov	r0, r7
   17bdc:	bl	126ec <strspn@plt+0x17fc>
   17be0:	mov	r3, #1024	; 0x400
   17be4:	mov	r0, #0
   17be8:	str	r5, [r4]
   17bec:	str	r3, [r4, #4]
   17bf0:	b	17b94 <strspn@plt+0x6ca4>
   17bf4:	cmp	r1, #0
   17bf8:	strd	r4, [sp, #-16]!
   17bfc:	mov	ip, r3
   17c00:	str	r6, [sp, #8]
   17c04:	mov	r4, r0
   17c08:	str	lr, [sp, #12]
   17c0c:	sub	sp, sp, #32
   17c10:	ldr	r5, [sp, #48]	; 0x30
   17c14:	ldr	r6, [sp, #52]	; 0x34
   17c18:	beq	17d5c <strspn@plt+0x6e6c>
   17c1c:	mov	r3, r1
   17c20:	mov	r1, #1
   17c24:	stm	sp, {r2, ip}
   17c28:	movw	r2, #39316	; 0x9994
   17c2c:	movt	r2, #1
   17c30:	bl	10e6c <__fprintf_chk@plt>
   17c34:	mov	r2, #5
   17c38:	movw	r1, #39336	; 0x99a8
   17c3c:	movt	r1, #1
   17c40:	mov	r0, #0
   17c44:	bl	10d28 <dcgettext@plt>
   17c48:	movw	ip, #2022	; 0x7e6
   17c4c:	mov	r3, r0
   17c50:	mov	r1, #1
   17c54:	movw	r2, #40064	; 0x9c80
   17c58:	movt	r2, #1
   17c5c:	mov	r0, r4
   17c60:	str	ip, [sp]
   17c64:	bl	10e6c <__fprintf_chk@plt>
   17c68:	mov	r1, r4
   17c6c:	mov	r0, #10
   17c70:	bl	10d1c <fputc_unlocked@plt>
   17c74:	mov	r2, #5
   17c78:	movw	r1, #39340	; 0x99ac
   17c7c:	movt	r1, #1
   17c80:	mov	r0, #0
   17c84:	bl	10d28 <dcgettext@plt>
   17c88:	mov	r2, r0
   17c8c:	mov	r1, #1
   17c90:	movw	r3, #39512	; 0x9a58
   17c94:	movt	r3, #1
   17c98:	mov	r0, r4
   17c9c:	bl	10e6c <__fprintf_chk@plt>
   17ca0:	mov	r1, r4
   17ca4:	mov	r0, #10
   17ca8:	bl	10d1c <fputc_unlocked@plt>
   17cac:	cmp	r6, #9
   17cb0:	ldrls	pc, [pc, r6, lsl #2]
   17cb4:	b	17fc8 <strspn@plt+0x70d8>
   17cb8:	andeq	r7, r1, r8, asr #26
   17cbc:	andeq	r7, r1, r8, ror sp
   17cc0:			; <UNDEFINED> instruction: 0x00017db4
   17cc4:	strdeq	r7, [r1], -r4
   17cc8:	andeq	r7, r1, ip, lsr lr
   17ccc:	andeq	r7, r1, r4, ror lr
   17cd0:			; <UNDEFINED> instruction: 0x00017ebc
   17cd4:	andeq	r7, r1, r0, lsl pc
   17cd8:	andeq	r7, r1, r8, ror #30
   17cdc:	andeq	r7, r1, r0, ror #25
   17ce0:	movw	r1, #39816	; 0x9b88
   17ce4:	movt	r1, #1
   17ce8:	mov	r2, #5
   17cec:	mov	r0, #0
   17cf0:	bl	10d28 <dcgettext@plt>
   17cf4:	ldr	lr, [r5, #4]
   17cf8:	mov	r2, r0
   17cfc:	mov	r1, #1
   17d00:	mov	r0, r4
   17d04:	ldr	r3, [r5, #8]
   17d08:	ldr	ip, [r5, #32]
   17d0c:	str	lr, [sp]
   17d10:	ldr	lr, [r5, #12]
   17d14:	str	ip, [sp, #28]
   17d18:	ldr	ip, [r5, #28]
   17d1c:	str	r3, [sp, #4]
   17d20:	ldr	r3, [r5, #16]
   17d24:	str	lr, [sp, #8]
   17d28:	ldr	lr, [r5, #20]
   17d2c:	str	ip, [sp, #24]
   17d30:	ldr	ip, [r5, #24]
   17d34:	str	r3, [sp, #12]
   17d38:	ldr	r3, [r5]
   17d3c:	str	lr, [sp, #16]
   17d40:	str	ip, [sp, #20]
   17d44:	bl	10e6c <__fprintf_chk@plt>
   17d48:	add	sp, sp, #32
   17d4c:	ldrd	r4, [sp]
   17d50:	ldr	r6, [sp, #8]
   17d54:	add	sp, sp, #12
   17d58:	pop	{pc}		; (ldr pc, [sp], #4)
   17d5c:	mov	r3, r2
   17d60:	mov	r1, #1
   17d64:	str	ip, [sp]
   17d68:	movw	r2, #39328	; 0x99a0
   17d6c:	movt	r2, #1
   17d70:	bl	10e6c <__fprintf_chk@plt>
   17d74:	b	17c34 <strspn@plt+0x6d44>
   17d78:	mov	r2, #5
   17d7c:	movw	r1, #39548	; 0x9a7c
   17d80:	movt	r1, #1
   17d84:	mov	r0, #0
   17d88:	bl	10d28 <dcgettext@plt>
   17d8c:	ldr	r3, [r5]
   17d90:	mov	r2, r0
   17d94:	mov	r1, #1
   17d98:	mov	r0, r4
   17d9c:	add	sp, sp, #32
   17da0:	ldrd	r4, [sp]
   17da4:	ldr	r6, [sp, #8]
   17da8:	ldr	lr, [sp, #12]
   17dac:	add	sp, sp, #16
   17db0:	b	10e6c <__fprintf_chk@plt>
   17db4:	mov	r2, #5
   17db8:	movw	r1, #39564	; 0x9a8c
   17dbc:	movt	r1, #1
   17dc0:	mov	r0, #0
   17dc4:	bl	10d28 <dcgettext@plt>
   17dc8:	ldm	r5, {r3, ip}
   17dcc:	mov	r2, r0
   17dd0:	mov	r1, #1
   17dd4:	mov	r0, r4
   17dd8:	str	ip, [sp, #48]	; 0x30
   17ddc:	add	sp, sp, #32
   17de0:	ldrd	r4, [sp]
   17de4:	ldr	r6, [sp, #8]
   17de8:	ldr	lr, [sp, #12]
   17dec:	add	sp, sp, #16
   17df0:	b	10e6c <__fprintf_chk@plt>
   17df4:	mov	r2, #5
   17df8:	movw	r1, #39588	; 0x9aa4
   17dfc:	movt	r1, #1
   17e00:	mov	r0, #0
   17e04:	bl	10d28 <dcgettext@plt>
   17e08:	ldm	r5, {r3, lr}
   17e0c:	mov	r2, r0
   17e10:	mov	r1, #1
   17e14:	mov	r0, r4
   17e18:	ldr	ip, [r5, #8]
   17e1c:	str	lr, [sp, #48]	; 0x30
   17e20:	str	ip, [sp, #52]	; 0x34
   17e24:	add	sp, sp, #32
   17e28:	ldrd	r4, [sp]
   17e2c:	ldr	r6, [sp, #8]
   17e30:	ldr	lr, [sp, #12]
   17e34:	add	sp, sp, #16
   17e38:	b	10e6c <__fprintf_chk@plt>
   17e3c:	mov	r2, #5
   17e40:	movw	r1, #39616	; 0x9ac0
   17e44:	movt	r1, #1
   17e48:	mov	r0, #0
   17e4c:	bl	10d28 <dcgettext@plt>
   17e50:	ldmib	r5, {r3, ip, lr}
   17e54:	mov	r2, r0
   17e58:	mov	r1, #1
   17e5c:	mov	r0, r4
   17e60:	str	r3, [sp]
   17e64:	ldr	r3, [r5]
   17e68:	stmib	sp, {ip, lr}
   17e6c:	bl	10e6c <__fprintf_chk@plt>
   17e70:	b	17d48 <strspn@plt+0x6e58>
   17e74:	mov	r2, #5
   17e78:	movw	r1, #39648	; 0x9ae0
   17e7c:	movt	r1, #1
   17e80:	mov	r0, #0
   17e84:	bl	10d28 <dcgettext@plt>
   17e88:	ldmib	r5, {ip, lr}
   17e8c:	mov	r2, r0
   17e90:	mov	r1, #1
   17e94:	mov	r0, r4
   17e98:	ldr	r3, [r5, #16]
   17e9c:	str	ip, [sp]
   17ea0:	ldr	ip, [r5, #12]
   17ea4:	str	r3, [sp, #12]
   17ea8:	ldr	r3, [r5]
   17eac:	str	lr, [sp, #4]
   17eb0:	str	ip, [sp, #8]
   17eb4:	bl	10e6c <__fprintf_chk@plt>
   17eb8:	b	17d48 <strspn@plt+0x6e58>
   17ebc:	mov	r2, #5
   17ec0:	movw	r1, #39684	; 0x9b04
   17ec4:	movt	r1, #1
   17ec8:	mov	r0, #0
   17ecc:	bl	10d28 <dcgettext@plt>
   17ed0:	ldr	lr, [r5, #4]
   17ed4:	mov	r2, r0
   17ed8:	mov	r1, #1
   17edc:	mov	r0, r4
   17ee0:	ldr	r3, [r5, #8]
   17ee4:	ldr	ip, [r5, #20]
   17ee8:	str	lr, [sp]
   17eec:	ldr	lr, [r5, #12]
   17ef0:	str	ip, [sp, #16]
   17ef4:	ldr	ip, [r5, #16]
   17ef8:	str	r3, [sp, #4]
   17efc:	ldr	r3, [r5]
   17f00:	str	lr, [sp, #8]
   17f04:	str	ip, [sp, #12]
   17f08:	bl	10e6c <__fprintf_chk@plt>
   17f0c:	b	17d48 <strspn@plt+0x6e58>
   17f10:	mov	r2, #5
   17f14:	movw	r1, #39724	; 0x9b2c
   17f18:	movt	r1, #1
   17f1c:	mov	r0, #0
   17f20:	bl	10d28 <dcgettext@plt>
   17f24:	ldmib	r5, {r3, ip}
   17f28:	mov	r2, r0
   17f2c:	mov	r1, #1
   17f30:	mov	r0, r4
   17f34:	ldr	lr, [r5, #24]
   17f38:	str	r3, [sp]
   17f3c:	ldr	r3, [r5, #12]
   17f40:	str	lr, [sp, #20]
   17f44:	ldr	lr, [r5, #20]
   17f48:	str	ip, [sp, #4]
   17f4c:	ldr	ip, [r5, #16]
   17f50:	str	r3, [sp, #8]
   17f54:	ldr	r3, [r5]
   17f58:	str	ip, [sp, #12]
   17f5c:	str	lr, [sp, #16]
   17f60:	bl	10e6c <__fprintf_chk@plt>
   17f64:	b	17d48 <strspn@plt+0x6e58>
   17f68:	mov	r2, #5
   17f6c:	movw	r1, #39768	; 0x9b58
   17f70:	movt	r1, #1
   17f74:	mov	r0, #0
   17f78:	bl	10d28 <dcgettext@plt>
   17f7c:	ldmib	r5, {ip, lr}
   17f80:	mov	r2, r0
   17f84:	mov	r1, #1
   17f88:	mov	r0, r4
   17f8c:	ldr	r3, [r5, #28]
   17f90:	str	ip, [sp]
   17f94:	ldr	ip, [r5, #12]
   17f98:	str	r3, [sp, #24]
   17f9c:	ldr	r3, [r5, #24]
   17fa0:	str	lr, [sp, #4]
   17fa4:	ldr	lr, [r5, #16]
   17fa8:	str	ip, [sp, #8]
   17fac:	ldr	ip, [r5, #20]
   17fb0:	str	r3, [sp, #20]
   17fb4:	ldr	r3, [r5]
   17fb8:	str	lr, [sp, #12]
   17fbc:	str	ip, [sp, #16]
   17fc0:	bl	10e6c <__fprintf_chk@plt>
   17fc4:	b	17d48 <strspn@plt+0x6e58>
   17fc8:	movw	r1, #39868	; 0x9bbc
   17fcc:	movt	r1, #1
   17fd0:	b	17ce8 <strspn@plt+0x6df8>
   17fd4:	strd	r4, [sp, #-12]!
   17fd8:	str	lr, [sp, #8]
   17fdc:	sub	sp, sp, #12
   17fe0:	ldr	r5, [sp, #24]
   17fe4:	ldr	ip, [r5]
   17fe8:	cmp	ip, #0
   17fec:	beq	18008 <strspn@plt+0x7118>
   17ff0:	mov	lr, r5
   17ff4:	mov	ip, #0
   17ff8:	ldr	r4, [lr, #4]!
   17ffc:	add	ip, ip, #1
   18000:	cmp	r4, #0
   18004:	bne	17ff8 <strspn@plt+0x7108>
   18008:	stm	sp, {r5, ip}
   1800c:	bl	17bf4 <strspn@plt+0x6d04>
   18010:	add	sp, sp, #12
   18014:	ldrd	r4, [sp]
   18018:	add	sp, sp, #8
   1801c:	pop	{pc}		; (ldr pc, [sp], #4)
   18020:	push	{lr}		; (str lr, [sp, #-4]!)
   18024:	sub	sp, sp, #52	; 0x34
   18028:	ldr	ip, [sp, #56]	; 0x38
   1802c:	ldr	lr, [ip]
   18030:	cmp	lr, #0
   18034:	str	lr, [sp, #8]
   18038:	beq	180d0 <strspn@plt+0x71e0>
   1803c:	ldr	lr, [ip, #4]
   18040:	cmp	lr, #0
   18044:	str	lr, [sp, #12]
   18048:	beq	180e4 <strspn@plt+0x71f4>
   1804c:	ldr	lr, [ip, #8]
   18050:	cmp	lr, #0
   18054:	str	lr, [sp, #16]
   18058:	beq	180ec <strspn@plt+0x71fc>
   1805c:	ldr	lr, [ip, #12]
   18060:	cmp	lr, #0
   18064:	str	lr, [sp, #20]
   18068:	beq	180f4 <strspn@plt+0x7204>
   1806c:	ldr	lr, [ip, #16]
   18070:	cmp	lr, #0
   18074:	str	lr, [sp, #24]
   18078:	beq	180fc <strspn@plt+0x720c>
   1807c:	ldr	lr, [ip, #20]
   18080:	cmp	lr, #0
   18084:	str	lr, [sp, #28]
   18088:	beq	18104 <strspn@plt+0x7214>
   1808c:	ldr	lr, [ip, #24]
   18090:	cmp	lr, #0
   18094:	str	lr, [sp, #32]
   18098:	beq	1810c <strspn@plt+0x721c>
   1809c:	ldr	lr, [ip, #28]
   180a0:	cmp	lr, #0
   180a4:	str	lr, [sp, #36]	; 0x24
   180a8:	beq	18114 <strspn@plt+0x7224>
   180ac:	ldr	lr, [ip, #32]
   180b0:	cmp	lr, #0
   180b4:	str	lr, [sp, #40]	; 0x28
   180b8:	beq	1811c <strspn@plt+0x722c>
   180bc:	ldr	ip, [ip, #36]	; 0x24
   180c0:	cmp	ip, #0
   180c4:	str	ip, [sp, #44]	; 0x2c
   180c8:	movne	lr, #10
   180cc:	moveq	lr, #9
   180d0:	add	ip, sp, #8
   180d4:	stm	sp, {ip, lr}
   180d8:	bl	17bf4 <strspn@plt+0x6d04>
   180dc:	add	sp, sp, #52	; 0x34
   180e0:	pop	{pc}		; (ldr pc, [sp], #4)
   180e4:	mov	lr, #1
   180e8:	b	180d0 <strspn@plt+0x71e0>
   180ec:	mov	lr, #2
   180f0:	b	180d0 <strspn@plt+0x71e0>
   180f4:	mov	lr, #3
   180f8:	b	180d0 <strspn@plt+0x71e0>
   180fc:	mov	lr, #4
   18100:	b	180d0 <strspn@plt+0x71e0>
   18104:	mov	lr, #5
   18108:	b	180d0 <strspn@plt+0x71e0>
   1810c:	mov	lr, #6
   18110:	b	180d0 <strspn@plt+0x71e0>
   18114:	mov	lr, #7
   18118:	b	180d0 <strspn@plt+0x71e0>
   1811c:	mov	lr, #8
   18120:	b	180d0 <strspn@plt+0x71e0>
   18124:	push	{r3}		; (str r3, [sp, #-4]!)
   18128:	push	{lr}		; (str lr, [sp, #-4]!)
   1812c:	sub	sp, sp, #56	; 0x38
   18130:	ldr	ip, [sp, #64]	; 0x40
   18134:	add	r3, sp, #64	; 0x40
   18138:	str	r3, [sp, #12]
   1813c:	cmp	ip, #0
   18140:	str	ip, [sp, #16]
   18144:	beq	181dc <strspn@plt+0x72ec>
   18148:	ldr	ip, [sp, #68]	; 0x44
   1814c:	cmp	ip, #0
   18150:	str	ip, [sp, #20]
   18154:	beq	18200 <strspn@plt+0x7310>
   18158:	ldr	ip, [sp, #72]	; 0x48
   1815c:	cmp	ip, #0
   18160:	str	ip, [sp, #24]
   18164:	beq	18208 <strspn@plt+0x7318>
   18168:	ldr	ip, [sp, #76]	; 0x4c
   1816c:	cmp	ip, #0
   18170:	str	ip, [sp, #28]
   18174:	beq	18210 <strspn@plt+0x7320>
   18178:	ldr	ip, [sp, #80]	; 0x50
   1817c:	cmp	ip, #0
   18180:	str	ip, [sp, #32]
   18184:	beq	18218 <strspn@plt+0x7328>
   18188:	ldr	ip, [sp, #84]	; 0x54
   1818c:	cmp	ip, #0
   18190:	str	ip, [sp, #36]	; 0x24
   18194:	beq	18220 <strspn@plt+0x7330>
   18198:	ldr	ip, [sp, #88]	; 0x58
   1819c:	cmp	ip, #0
   181a0:	str	ip, [sp, #40]	; 0x28
   181a4:	beq	18228 <strspn@plt+0x7338>
   181a8:	ldr	ip, [sp, #92]	; 0x5c
   181ac:	cmp	ip, #0
   181b0:	str	ip, [sp, #44]	; 0x2c
   181b4:	beq	18230 <strspn@plt+0x7340>
   181b8:	ldr	ip, [sp, #96]	; 0x60
   181bc:	cmp	ip, #0
   181c0:	str	ip, [sp, #48]	; 0x30
   181c4:	beq	18238 <strspn@plt+0x7348>
   181c8:	ldr	r3, [sp, #100]	; 0x64
   181cc:	cmp	r3, #0
   181d0:	str	r3, [sp, #52]	; 0x34
   181d4:	movne	ip, #10
   181d8:	moveq	ip, #9
   181dc:	ldr	r3, [sp, #60]	; 0x3c
   181e0:	add	lr, sp, #16
   181e4:	str	lr, [sp]
   181e8:	str	ip, [sp, #4]
   181ec:	bl	17bf4 <strspn@plt+0x6d04>
   181f0:	add	sp, sp, #56	; 0x38
   181f4:	pop	{lr}		; (ldr lr, [sp], #4)
   181f8:	add	sp, sp, #4
   181fc:	bx	lr
   18200:	mov	ip, #1
   18204:	b	181dc <strspn@plt+0x72ec>
   18208:	mov	ip, #2
   1820c:	b	181dc <strspn@plt+0x72ec>
   18210:	mov	ip, #3
   18214:	b	181dc <strspn@plt+0x72ec>
   18218:	mov	ip, #4
   1821c:	b	181dc <strspn@plt+0x72ec>
   18220:	mov	ip, #5
   18224:	b	181dc <strspn@plt+0x72ec>
   18228:	mov	ip, #6
   1822c:	b	181dc <strspn@plt+0x72ec>
   18230:	mov	ip, #7
   18234:	b	181dc <strspn@plt+0x72ec>
   18238:	mov	ip, #8
   1823c:	b	181dc <strspn@plt+0x72ec>
   18240:	movw	r3, #41292	; 0xa14c
   18244:	movt	r3, #2
   18248:	str	r4, [sp, #-8]!
   1824c:	mov	r0, #10
   18250:	ldr	r1, [r3]
   18254:	str	lr, [sp, #4]
   18258:	bl	10d1c <fputc_unlocked@plt>
   1825c:	mov	r2, #5
   18260:	movw	r1, #39928	; 0x9bf8
   18264:	movt	r1, #1
   18268:	mov	r0, #0
   1826c:	bl	10d28 <dcgettext@plt>
   18270:	mov	r1, r0
   18274:	movw	r2, #39948	; 0x9c0c
   18278:	movt	r2, #1
   1827c:	mov	r0, #1
   18280:	bl	10e54 <__printf_chk@plt>
   18284:	mov	r2, #5
   18288:	movw	r1, #39972	; 0x9c24
   1828c:	movt	r1, #1
   18290:	mov	r0, #0
   18294:	bl	10d28 <dcgettext@plt>
   18298:	mov	r1, r0
   1829c:	movw	r3, #38292	; 0x9594
   182a0:	movt	r3, #1
   182a4:	movw	r2, #38332	; 0x95bc
   182a8:	movt	r2, #1
   182ac:	mov	r0, #1
   182b0:	bl	10e54 <__printf_chk@plt>
   182b4:	mov	r2, #5
   182b8:	movw	r1, #39992	; 0x9c38
   182bc:	movt	r1, #1
   182c0:	mov	r0, #0
   182c4:	bl	10d28 <dcgettext@plt>
   182c8:	mov	r1, r0
   182cc:	movw	r2, #40032	; 0x9c60
   182d0:	movt	r2, #1
   182d4:	mov	r0, #1
   182d8:	ldr	r4, [sp]
   182dc:	ldr	lr, [sp, #4]
   182e0:	add	sp, sp, #8
   182e4:	b	10e54 <__printf_chk@plt>
   182e8:	strd	r4, [sp, #-16]!
   182ec:	mov	r4, r0
   182f0:	mov	r5, r2
   182f4:	str	r6, [sp, #8]
   182f8:	mov	r6, r1
   182fc:	str	lr, [sp, #12]
   18300:	bl	18d94 <strspn@plt+0x7ea4>
   18304:	cmp	r0, #0
   18308:	beq	1831c <strspn@plt+0x742c>
   1830c:	ldrd	r4, [sp]
   18310:	ldr	r6, [sp, #8]
   18314:	add	sp, sp, #12
   18318:	pop	{pc}		; (ldr pc, [sp], #4)
   1831c:	cmp	r4, #0
   18320:	beq	18330 <strspn@plt+0x7440>
   18324:	cmp	r6, #0
   18328:	cmpne	r5, #0
   1832c:	beq	1830c <strspn@plt+0x741c>
   18330:	bl	188ec <strspn@plt+0x79fc>
   18334:	str	r4, [sp, #-8]!
   18338:	str	lr, [sp, #4]
   1833c:	bl	189a4 <strspn@plt+0x7ab4>
   18340:	cmp	r0, #0
   18344:	beq	18354 <strspn@plt+0x7464>
   18348:	ldr	r4, [sp]
   1834c:	add	sp, sp, #4
   18350:	pop	{pc}		; (ldr pc, [sp], #4)
   18354:	bl	188ec <strspn@plt+0x79fc>
   18358:	str	r4, [sp, #-8]!
   1835c:	str	lr, [sp, #4]
   18360:	bl	189a4 <strspn@plt+0x7ab4>
   18364:	cmp	r0, #0
   18368:	beq	18378 <strspn@plt+0x7488>
   1836c:	ldr	r4, [sp]
   18370:	add	sp, sp, #4
   18374:	pop	{pc}		; (ldr pc, [sp], #4)
   18378:	bl	188ec <strspn@plt+0x79fc>
   1837c:	str	r4, [sp, #-8]!
   18380:	str	lr, [sp, #4]
   18384:	bl	189a4 <strspn@plt+0x7ab4>
   18388:	cmp	r0, #0
   1838c:	beq	1839c <strspn@plt+0x74ac>
   18390:	ldr	r4, [sp]
   18394:	add	sp, sp, #4
   18398:	pop	{pc}		; (ldr pc, [sp], #4)
   1839c:	bl	188ec <strspn@plt+0x79fc>
   183a0:	strd	r4, [sp, #-16]!
   183a4:	mov	r5, r0
   183a8:	mov	r4, r1
   183ac:	str	r6, [sp, #8]
   183b0:	str	lr, [sp, #12]
   183b4:	bl	189e0 <strspn@plt+0x7af0>
   183b8:	cmp	r0, #0
   183bc:	beq	183d0 <strspn@plt+0x74e0>
   183c0:	ldrd	r4, [sp]
   183c4:	ldr	r6, [sp, #8]
   183c8:	add	sp, sp, #12
   183cc:	pop	{pc}		; (ldr pc, [sp], #4)
   183d0:	adds	r4, r4, #0
   183d4:	movne	r4, #1
   183d8:	cmp	r5, #0
   183dc:	moveq	r4, #1
   183e0:	cmp	r4, #0
   183e4:	beq	183c0 <strspn@plt+0x74d0>
   183e8:	bl	188ec <strspn@plt+0x79fc>
   183ec:	cmp	r1, #0
   183f0:	orreq	r1, r1, #1
   183f4:	str	r4, [sp, #-8]!
   183f8:	str	lr, [sp, #4]
   183fc:	bl	189e0 <strspn@plt+0x7af0>
   18400:	cmp	r0, #0
   18404:	beq	18414 <strspn@plt+0x7524>
   18408:	ldr	r4, [sp]
   1840c:	add	sp, sp, #4
   18410:	pop	{pc}		; (ldr pc, [sp], #4)
   18414:	bl	188ec <strspn@plt+0x79fc>
   18418:	strd	r4, [sp, #-16]!
   1841c:	mov	r4, r0
   18420:	mov	r5, r2
   18424:	str	r6, [sp, #8]
   18428:	mov	r6, r1
   1842c:	str	lr, [sp, #12]
   18430:	bl	18d94 <strspn@plt+0x7ea4>
   18434:	cmp	r0, #0
   18438:	beq	1844c <strspn@plt+0x755c>
   1843c:	ldrd	r4, [sp]
   18440:	ldr	r6, [sp, #8]
   18444:	add	sp, sp, #12
   18448:	pop	{pc}		; (ldr pc, [sp], #4)
   1844c:	cmp	r4, #0
   18450:	beq	18460 <strspn@plt+0x7570>
   18454:	cmp	r6, #0
   18458:	cmpne	r5, #0
   1845c:	beq	1843c <strspn@plt+0x754c>
   18460:	bl	188ec <strspn@plt+0x79fc>
   18464:	cmp	r2, #0
   18468:	cmpne	r1, #0
   1846c:	str	r4, [sp, #-8]!
   18470:	moveq	r2, #1
   18474:	str	lr, [sp, #4]
   18478:	moveq	r1, r2
   1847c:	bl	18d94 <strspn@plt+0x7ea4>
   18480:	cmp	r0, #0
   18484:	beq	18494 <strspn@plt+0x75a4>
   18488:	ldr	r4, [sp]
   1848c:	add	sp, sp, #4
   18490:	pop	{pc}		; (ldr pc, [sp], #4)
   18494:	bl	188ec <strspn@plt+0x79fc>
   18498:	mov	r2, r1
   1849c:	mov	r1, r0
   184a0:	str	r4, [sp, #-8]!
   184a4:	mov	r0, #0
   184a8:	str	lr, [sp, #4]
   184ac:	bl	18d94 <strspn@plt+0x7ea4>
   184b0:	cmp	r0, #0
   184b4:	beq	184c4 <strspn@plt+0x75d4>
   184b8:	ldr	r4, [sp]
   184bc:	add	sp, sp, #4
   184c0:	pop	{pc}		; (ldr pc, [sp], #4)
   184c4:	bl	188ec <strspn@plt+0x79fc>
   184c8:	cmp	r1, #0
   184cc:	cmpne	r0, #0
   184d0:	str	r4, [sp, #-8]!
   184d4:	moveq	r2, #1
   184d8:	movne	r2, r1
   184dc:	str	lr, [sp, #4]
   184e0:	movne	r1, r0
   184e4:	moveq	r1, r2
   184e8:	mov	r0, #0
   184ec:	bl	18d94 <strspn@plt+0x7ea4>
   184f0:	cmp	r0, #0
   184f4:	beq	18504 <strspn@plt+0x7614>
   184f8:	ldr	r4, [sp]
   184fc:	add	sp, sp, #4
   18500:	pop	{pc}		; (ldr pc, [sp], #4)
   18504:	bl	188ec <strspn@plt+0x79fc>
   18508:	cmp	r0, #0
   1850c:	strd	r4, [sp, #-16]!
   18510:	mov	r5, r1
   18514:	ldr	r4, [r1]
   18518:	str	r6, [sp, #8]
   1851c:	str	lr, [sp, #12]
   18520:	beq	18568 <strspn@plt+0x7678>
   18524:	lsr	r3, r4, #1
   18528:	add	r3, r3, #1
   1852c:	adds	r4, r4, r3
   18530:	bcs	18564 <strspn@plt+0x7674>
   18534:	mov	r2, #1
   18538:	mov	r1, r4
   1853c:	bl	18d94 <strspn@plt+0x7ea4>
   18540:	cmp	r0, #0
   18544:	beq	1855c <strspn@plt+0x766c>
   18548:	ldr	r6, [sp, #8]
   1854c:	str	r4, [r5]
   18550:	ldrd	r4, [sp]
   18554:	add	sp, sp, #12
   18558:	pop	{pc}		; (ldr pc, [sp], #4)
   1855c:	cmp	r4, #0
   18560:	beq	18548 <strspn@plt+0x7658>
   18564:	bl	188ec <strspn@plt+0x79fc>
   18568:	cmp	r4, #0
   1856c:	mov	r2, #1
   18570:	moveq	r4, #64	; 0x40
   18574:	mov	r1, r4
   18578:	bl	18d94 <strspn@plt+0x7ea4>
   1857c:	cmp	r0, #0
   18580:	bne	18548 <strspn@plt+0x7658>
   18584:	b	18564 <strspn@plt+0x7674>
   18588:	cmp	r0, #0
   1858c:	strd	r4, [sp, #-16]!
   18590:	mov	r5, r1
   18594:	ldr	r4, [r1]
   18598:	str	r6, [sp, #8]
   1859c:	mov	r6, r2
   185a0:	str	lr, [sp, #12]
   185a4:	beq	185ec <strspn@plt+0x76fc>
   185a8:	lsr	r3, r4, #1
   185ac:	add	r3, r3, #1
   185b0:	adds	r4, r4, r3
   185b4:	bcs	185e8 <strspn@plt+0x76f8>
   185b8:	mov	r1, r4
   185bc:	bl	18d94 <strspn@plt+0x7ea4>
   185c0:	cmp	r0, #0
   185c4:	beq	185dc <strspn@plt+0x76ec>
   185c8:	ldr	r6, [sp, #8]
   185cc:	str	r4, [r5]
   185d0:	ldrd	r4, [sp]
   185d4:	add	sp, sp, #12
   185d8:	pop	{pc}		; (ldr pc, [sp], #4)
   185dc:	cmp	r4, #0
   185e0:	cmpne	r6, #0
   185e4:	beq	185c8 <strspn@plt+0x76d8>
   185e8:	bl	188ec <strspn@plt+0x79fc>
   185ec:	cmp	r4, #0
   185f0:	bne	18604 <strspn@plt+0x7714>
   185f4:	mov	r4, #64	; 0x40
   185f8:	udiv	r4, r4, r2
   185fc:	cmp	r2, #64	; 0x40
   18600:	addhi	r4, r4, #1
   18604:	mov	r2, r6
   18608:	mov	r1, r4
   1860c:	mov	r0, #0
   18610:	bl	18d94 <strspn@plt+0x7ea4>
   18614:	cmp	r0, #0
   18618:	bne	185c8 <strspn@plt+0x76d8>
   1861c:	b	185e8 <strspn@plt+0x76f8>
   18620:	ldr	ip, [r1]
   18624:	strd	r4, [sp, #-24]!	; 0xffffffe8
   18628:	strd	r6, [sp, #8]
   1862c:	mov	r7, r1
   18630:	mov	r6, r0
   18634:	str	r8, [sp, #16]
   18638:	mvn	r8, r3
   1863c:	lsr	r8, r8, #31
   18640:	str	lr, [sp, #20]
   18644:	asr	r1, ip, #1
   18648:	ldr	lr, [sp, #24]
   1864c:	adds	r4, ip, r1
   18650:	mvnvs	r4, #-2147483648	; 0x80000000
   18654:	cmp	r3, r4
   18658:	movge	r1, #0
   1865c:	andlt	r1, r8, #1
   18660:	cmp	r1, #0
   18664:	movne	r4, r3
   18668:	smull	r0, r1, r4, lr
   1866c:	cmp	r1, r0, asr #31
   18670:	bne	18720 <strspn@plt+0x7830>
   18674:	cmp	r0, #63	; 0x3f
   18678:	mov	r5, r0
   1867c:	ble	186ec <strspn@plt+0x77fc>
   18680:	cmp	r6, #0
   18684:	sub	r1, r4, ip
   18688:	streq	r6, [r7]
   1868c:	cmp	r1, r2
   18690:	bge	186c0 <strspn@plt+0x77d0>
   18694:	adds	r4, ip, r2
   18698:	bvs	1871c <strspn@plt+0x782c>
   1869c:	cmp	r4, r3
   186a0:	movle	r3, #0
   186a4:	andgt	r3, r8, #1
   186a8:	cmp	r3, #0
   186ac:	bne	1871c <strspn@plt+0x782c>
   186b0:	smull	r0, r1, r4, lr
   186b4:	cmp	r1, r0, asr #31
   186b8:	mov	r5, r0
   186bc:	bne	1871c <strspn@plt+0x782c>
   186c0:	mov	r1, r5
   186c4:	mov	r0, r6
   186c8:	bl	189e0 <strspn@plt+0x7af0>
   186cc:	cmp	r0, #0
   186d0:	beq	18700 <strspn@plt+0x7810>
   186d4:	ldr	r8, [sp, #16]
   186d8:	str	r4, [r7]
   186dc:	ldrd	r4, [sp]
   186e0:	ldrd	r6, [sp, #8]
   186e4:	add	sp, sp, #20
   186e8:	pop	{pc}		; (ldr pc, [sp], #4)
   186ec:	mov	r0, #64	; 0x40
   186f0:	sdiv	r4, r0, lr
   186f4:	mls	r5, lr, r4, r0
   186f8:	sub	r5, r0, r5
   186fc:	b	18680 <strspn@plt+0x7790>
   18700:	adds	r5, r5, #0
   18704:	movne	r5, #1
   18708:	cmp	r6, #0
   1870c:	movne	r6, r5
   18710:	moveq	r6, #1
   18714:	cmp	r6, #0
   18718:	beq	186d4 <strspn@plt+0x77e4>
   1871c:	bl	188ec <strspn@plt+0x79fc>
   18720:	mvn	r0, #-2147483648	; 0x80000000
   18724:	b	186f0 <strspn@plt+0x7800>
   18728:	mov	r1, #1
   1872c:	str	r4, [sp, #-8]!
   18730:	str	lr, [sp, #4]
   18734:	bl	18930 <strspn@plt+0x7a40>
   18738:	cmp	r0, #0
   1873c:	beq	1874c <strspn@plt+0x785c>
   18740:	ldr	r4, [sp]
   18744:	add	sp, sp, #4
   18748:	pop	{pc}		; (ldr pc, [sp], #4)
   1874c:	bl	188ec <strspn@plt+0x79fc>
   18750:	mov	r1, #1
   18754:	str	r4, [sp, #-8]!
   18758:	str	lr, [sp, #4]
   1875c:	bl	18930 <strspn@plt+0x7a40>
   18760:	cmp	r0, #0
   18764:	beq	18774 <strspn@plt+0x7884>
   18768:	ldr	r4, [sp]
   1876c:	add	sp, sp, #4
   18770:	pop	{pc}		; (ldr pc, [sp], #4)
   18774:	bl	188ec <strspn@plt+0x79fc>
   18778:	str	r4, [sp, #-8]!
   1877c:	str	lr, [sp, #4]
   18780:	bl	18930 <strspn@plt+0x7a40>
   18784:	cmp	r0, #0
   18788:	beq	18798 <strspn@plt+0x78a8>
   1878c:	ldr	r4, [sp]
   18790:	add	sp, sp, #4
   18794:	pop	{pc}		; (ldr pc, [sp], #4)
   18798:	bl	188ec <strspn@plt+0x79fc>
   1879c:	str	r4, [sp, #-8]!
   187a0:	str	lr, [sp, #4]
   187a4:	bl	18930 <strspn@plt+0x7a40>
   187a8:	cmp	r0, #0
   187ac:	beq	187bc <strspn@plt+0x78cc>
   187b0:	ldr	r4, [sp]
   187b4:	add	sp, sp, #4
   187b8:	pop	{pc}		; (ldr pc, [sp], #4)
   187bc:	bl	188ec <strspn@plt+0x79fc>
   187c0:	strd	r4, [sp, #-16]!
   187c4:	mov	r4, r1
   187c8:	str	r6, [sp, #8]
   187cc:	mov	r6, r0
   187d0:	mov	r0, r1
   187d4:	str	lr, [sp, #12]
   187d8:	bl	189a4 <strspn@plt+0x7ab4>
   187dc:	subs	r5, r0, #0
   187e0:	beq	18804 <strspn@plt+0x7914>
   187e4:	mov	r2, r4
   187e8:	mov	r1, r6
   187ec:	bl	10cec <memcpy@plt>
   187f0:	mov	r0, r5
   187f4:	ldrd	r4, [sp]
   187f8:	ldr	r6, [sp, #8]
   187fc:	add	sp, sp, #12
   18800:	pop	{pc}		; (ldr pc, [sp], #4)
   18804:	bl	188ec <strspn@plt+0x79fc>
   18808:	strd	r4, [sp, #-16]!
   1880c:	mov	r4, r1
   18810:	str	r6, [sp, #8]
   18814:	mov	r6, r0
   18818:	mov	r0, r1
   1881c:	str	lr, [sp, #12]
   18820:	bl	189a4 <strspn@plt+0x7ab4>
   18824:	subs	r5, r0, #0
   18828:	beq	1884c <strspn@plt+0x795c>
   1882c:	mov	r2, r4
   18830:	mov	r1, r6
   18834:	bl	10cec <memcpy@plt>
   18838:	mov	r0, r5
   1883c:	ldrd	r4, [sp]
   18840:	ldr	r6, [sp, #8]
   18844:	add	sp, sp, #12
   18848:	pop	{pc}		; (ldr pc, [sp], #4)
   1884c:	bl	188ec <strspn@plt+0x79fc>
   18850:	strd	r4, [sp, #-16]!
   18854:	mov	r4, r1
   18858:	str	r6, [sp, #8]
   1885c:	mov	r6, r0
   18860:	add	r0, r1, #1
   18864:	str	lr, [sp, #12]
   18868:	bl	189a4 <strspn@plt+0x7ab4>
   1886c:	subs	r5, r0, #0
   18870:	beq	1889c <strspn@plt+0x79ac>
   18874:	mov	r3, #0
   18878:	mov	r1, r6
   1887c:	mov	r2, r4
   18880:	strb	r3, [r5, r4]
   18884:	bl	10cec <memcpy@plt>
   18888:	mov	r0, r5
   1888c:	ldrd	r4, [sp]
   18890:	ldr	r6, [sp, #8]
   18894:	add	sp, sp, #12
   18898:	pop	{pc}		; (ldr pc, [sp], #4)
   1889c:	bl	188ec <strspn@plt+0x79fc>
   188a0:	strd	r4, [sp, #-16]!
   188a4:	str	r6, [sp, #8]
   188a8:	mov	r6, r0
   188ac:	str	lr, [sp, #12]
   188b0:	bl	10e24 <strlen@plt>
   188b4:	add	r4, r0, #1
   188b8:	mov	r0, r4
   188bc:	bl	189a4 <strspn@plt+0x7ab4>
   188c0:	subs	r5, r0, #0
   188c4:	beq	188e8 <strspn@plt+0x79f8>
   188c8:	mov	r2, r4
   188cc:	mov	r1, r6
   188d0:	bl	10cec <memcpy@plt>
   188d4:	mov	r0, r5
   188d8:	ldrd	r4, [sp]
   188dc:	ldr	r6, [sp, #8]
   188e0:	add	sp, sp, #12
   188e4:	pop	{pc}		; (ldr pc, [sp], #4)
   188e8:	bl	188ec <strspn@plt+0x79fc>
   188ec:	movw	r3, #41204	; 0xa0f4
   188f0:	movt	r3, #2
   188f4:	str	r4, [sp, #-8]!
   188f8:	ldr	r4, [r3]
   188fc:	mov	r2, #5
   18900:	movw	r1, #40112	; 0x9cb0
   18904:	movt	r1, #1
   18908:	mov	r0, #0
   1890c:	str	lr, [sp, #4]
   18910:	bl	10d28 <dcgettext@plt>
   18914:	mov	r3, r0
   18918:	movw	r2, #38900	; 0x97f4
   1891c:	movt	r2, #1
   18920:	mov	r1, #0
   18924:	mov	r0, r4
   18928:	bl	10dac <error@plt>
   1892c:	bl	10ee4 <abort@plt>
   18930:	cmp	r1, #0
   18934:	cmpne	r0, #0
   18938:	beq	18984 <strspn@plt+0x7a94>
   1893c:	strd	r4, [sp, #-16]!
   18940:	umull	r4, r5, r0, r1
   18944:	str	r6, [sp, #8]
   18948:	str	lr, [sp, #12]
   1894c:	adds	r3, r5, #0
   18950:	movne	r3, #1
   18954:	cmp	r4, #0
   18958:	blt	18964 <strspn@plt+0x7a74>
   1895c:	cmp	r3, #0
   18960:	beq	18990 <strspn@plt+0x7aa0>
   18964:	bl	10e30 <__errno_location@plt>
   18968:	mov	r3, #12
   1896c:	ldrd	r4, [sp]
   18970:	ldr	r6, [sp, #8]
   18974:	add	sp, sp, #12
   18978:	str	r3, [r0]
   1897c:	mov	r0, #0
   18980:	pop	{pc}		; (ldr pc, [sp], #4)
   18984:	mov	r1, #1
   18988:	mov	r0, r1
   1898c:	b	10c80 <calloc@plt>
   18990:	ldrd	r4, [sp]
   18994:	ldr	r6, [sp, #8]
   18998:	ldr	lr, [sp, #12]
   1899c:	add	sp, sp, #16
   189a0:	b	10c80 <calloc@plt>
   189a4:	cmp	r0, #0
   189a8:	beq	189b4 <strspn@plt+0x7ac4>
   189ac:	blt	189bc <strspn@plt+0x7acc>
   189b0:	b	10db8 <malloc@plt>
   189b4:	mov	r0, #1
   189b8:	b	10db8 <malloc@plt>
   189bc:	str	r4, [sp, #-8]!
   189c0:	str	lr, [sp, #4]
   189c4:	bl	10e30 <__errno_location@plt>
   189c8:	mov	r3, #12
   189cc:	ldr	r4, [sp]
   189d0:	add	sp, sp, #4
   189d4:	str	r3, [r0]
   189d8:	mov	r0, #0
   189dc:	pop	{pc}		; (ldr pc, [sp], #4)
   189e0:	cmp	r0, #0
   189e4:	beq	18a0c <strspn@plt+0x7b1c>
   189e8:	cmp	r1, #0
   189ec:	str	r4, [sp, #-8]!
   189f0:	str	lr, [sp, #4]
   189f4:	beq	18a14 <strspn@plt+0x7b24>
   189f8:	blt	18a28 <strspn@plt+0x7b38>
   189fc:	ldr	r4, [sp]
   18a00:	ldr	lr, [sp, #4]
   18a04:	add	sp, sp, #8
   18a08:	b	10d34 <realloc@plt>
   18a0c:	mov	r0, r1
   18a10:	b	189a4 <strspn@plt+0x7ab4>
   18a14:	bl	126ec <strspn@plt+0x17fc>
   18a18:	ldr	r4, [sp]
   18a1c:	add	sp, sp, #4
   18a20:	mov	r0, #0
   18a24:	pop	{pc}		; (ldr pc, [sp], #4)
   18a28:	bl	10e30 <__errno_location@plt>
   18a2c:	mov	r3, #12
   18a30:	str	r3, [r0]
   18a34:	b	18a18 <strspn@plt+0x7b28>
   18a38:	strd	r4, [sp, #-16]!
   18a3c:	mov	r4, r0
   18a40:	str	r6, [sp, #8]
   18a44:	str	lr, [sp, #12]
   18a48:	bl	10d94 <__fpending@plt>
   18a4c:	ldr	r5, [r4]
   18a50:	mov	r6, r0
   18a54:	mov	r0, r4
   18a58:	bl	18ac0 <strspn@plt+0x7bd0>
   18a5c:	mov	r4, r0
   18a60:	and	r5, r5, #32
   18a64:	cmp	r5, #0
   18a68:	bne	18aa0 <strspn@plt+0x7bb0>
   18a6c:	cmp	r0, #0
   18a70:	beq	18a8c <strspn@plt+0x7b9c>
   18a74:	cmp	r6, #0
   18a78:	bne	18ab8 <strspn@plt+0x7bc8>
   18a7c:	bl	10e30 <__errno_location@plt>
   18a80:	ldr	r4, [r0]
   18a84:	subs	r4, r4, #9
   18a88:	mvnne	r4, #0
   18a8c:	mov	r0, r4
   18a90:	ldrd	r4, [sp]
   18a94:	ldr	r6, [sp, #8]
   18a98:	add	sp, sp, #12
   18a9c:	pop	{pc}		; (ldr pc, [sp], #4)
   18aa0:	cmp	r0, #0
   18aa4:	bne	18ab8 <strspn@plt+0x7bc8>
   18aa8:	bl	10e30 <__errno_location@plt>
   18aac:	str	r4, [r0]
   18ab0:	mvn	r4, #0
   18ab4:	b	18a8c <strspn@plt+0x7b9c>
   18ab8:	mvn	r4, #0
   18abc:	b	18a8c <strspn@plt+0x7b9c>
   18ac0:	strd	r4, [sp, #-12]!
   18ac4:	mov	r4, r0
   18ac8:	str	lr, [sp, #8]
   18acc:	sub	sp, sp, #12
   18ad0:	bl	10e60 <fileno@plt>
   18ad4:	cmp	r0, #0
   18ad8:	mov	r0, r4
   18adc:	blt	18b60 <strspn@plt+0x7c70>
   18ae0:	bl	10dd0 <__freading@plt>
   18ae4:	cmp	r0, #0
   18ae8:	bne	18b2c <strspn@plt+0x7c3c>
   18aec:	mov	r0, r4
   18af0:	bl	18b74 <strspn@plt+0x7c84>
   18af4:	cmp	r0, #0
   18af8:	beq	18b5c <strspn@plt+0x7c6c>
   18afc:	bl	10e30 <__errno_location@plt>
   18b00:	mov	r5, r0
   18b04:	mov	r0, r4
   18b08:	ldr	r4, [r5]
   18b0c:	bl	10e78 <fclose@plt>
   18b10:	cmp	r4, #0
   18b14:	mvnne	r0, #0
   18b18:	strne	r4, [r5]
   18b1c:	add	sp, sp, #12
   18b20:	ldrd	r4, [sp]
   18b24:	add	sp, sp, #8
   18b28:	pop	{pc}		; (ldr pc, [sp], #4)
   18b2c:	mov	r0, r4
   18b30:	bl	10e60 <fileno@plt>
   18b34:	mov	r1, #1
   18b38:	mov	r2, #0
   18b3c:	mov	r3, #0
   18b40:	str	r1, [sp]
   18b44:	bl	10d7c <lseek64@plt>
   18b48:	mvn	r3, #0
   18b4c:	mvn	r2, #0
   18b50:	cmp	r1, r3
   18b54:	cmpeq	r0, r2
   18b58:	bne	18aec <strspn@plt+0x7bfc>
   18b5c:	mov	r0, r4
   18b60:	add	sp, sp, #12
   18b64:	ldrd	r4, [sp]
   18b68:	ldr	lr, [sp, #8]
   18b6c:	add	sp, sp, #12
   18b70:	b	10e78 <fclose@plt>
   18b74:	str	r4, [sp, #-8]!
   18b78:	subs	r4, r0, #0
   18b7c:	str	lr, [sp, #4]
   18b80:	sub	sp, sp, #8
   18b84:	beq	18ba0 <strspn@plt+0x7cb0>
   18b88:	bl	10dd0 <__freading@plt>
   18b8c:	cmp	r0, #0
   18b90:	beq	18ba0 <strspn@plt+0x7cb0>
   18b94:	ldr	r3, [r4]
   18b98:	tst	r3, #256	; 0x100
   18b9c:	bne	18bb8 <strspn@plt+0x7cc8>
   18ba0:	mov	r0, r4
   18ba4:	add	sp, sp, #8
   18ba8:	ldr	r4, [sp]
   18bac:	ldr	lr, [sp, #4]
   18bb0:	add	sp, sp, #8
   18bb4:	b	10cb0 <fflush@plt>
   18bb8:	mov	r1, #1
   18bbc:	mov	r2, #0
   18bc0:	mov	r3, #0
   18bc4:	mov	r0, r4
   18bc8:	str	r1, [sp]
   18bcc:	bl	18bd4 <strspn@plt+0x7ce4>
   18bd0:	b	18ba0 <strspn@plt+0x7cb0>
   18bd4:	strd	r4, [sp, #-24]!	; 0xffffffe8
   18bd8:	mov	r4, r0
   18bdc:	ldr	ip, [r0, #4]
   18be0:	strd	r6, [sp, #8]
   18be4:	str	lr, [sp, #20]
   18be8:	ldr	lr, [r0, #8]
   18bec:	str	r8, [sp, #16]
   18bf0:	sub	sp, sp, #8
   18bf4:	ldr	r5, [sp, #32]
   18bf8:	cmp	lr, ip
   18bfc:	beq	18c24 <strspn@plt+0x7d34>
   18c00:	mov	r0, r4
   18c04:	str	r5, [sp, #32]
   18c08:	add	sp, sp, #8
   18c0c:	ldrd	r4, [sp]
   18c10:	ldrd	r6, [sp, #8]
   18c14:	ldr	r8, [sp, #16]
   18c18:	ldr	lr, [sp, #20]
   18c1c:	add	sp, sp, #24
   18c20:	b	10e84 <fseeko64@plt>
   18c24:	ldr	ip, [r0, #16]
   18c28:	ldr	lr, [r0, #20]
   18c2c:	cmp	lr, ip
   18c30:	bne	18c00 <strspn@plt+0x7d10>
   18c34:	ldr	r8, [r0, #36]	; 0x24
   18c38:	cmp	r8, #0
   18c3c:	bne	18c00 <strspn@plt+0x7d10>
   18c40:	mov	r6, r2
   18c44:	mov	r7, r3
   18c48:	bl	10e60 <fileno@plt>
   18c4c:	mov	r2, r6
   18c50:	mov	r3, r7
   18c54:	str	r5, [sp]
   18c58:	bl	10d7c <lseek64@plt>
   18c5c:	mvn	r3, #0
   18c60:	mvn	r2, #0
   18c64:	cmp	r1, r3
   18c68:	cmpeq	r0, r2
   18c6c:	beq	18c9c <strspn@plt+0x7dac>
   18c70:	ldr	r3, [r4]
   18c74:	strd	r0, [r4, #80]	; 0x50
   18c78:	bic	r3, r3, #16
   18c7c:	str	r3, [r4]
   18c80:	mov	r0, r8
   18c84:	add	sp, sp, #8
   18c88:	ldrd	r4, [sp]
   18c8c:	ldrd	r6, [sp, #8]
   18c90:	ldr	r8, [sp, #16]
   18c94:	add	sp, sp, #20
   18c98:	pop	{pc}		; (ldr pc, [sp], #4)
   18c9c:	mvn	r8, #0
   18ca0:	b	18c80 <strspn@plt+0x7d90>
   18ca4:	ldrb	r3, [r0]
   18ca8:	cmp	r3, #0
   18cac:	beq	18cd0 <strspn@plt+0x7de0>
   18cb0:	mov	r2, #0
   18cb4:	add	r2, r3, r2, ror #23
   18cb8:	ldrb	r3, [r0, #1]!
   18cbc:	cmp	r3, #0
   18cc0:	bne	18cb4 <strspn@plt+0x7dc4>
   18cc4:	udiv	r3, r2, r1
   18cc8:	mls	r0, r1, r3, r2
   18ccc:	bx	lr
   18cd0:	mov	r0, r3
   18cd4:	bx	lr
   18cd8:	mov	r0, #14
   18cdc:	str	r4, [sp, #-8]!
   18ce0:	str	lr, [sp, #4]
   18ce4:	bl	10eb4 <nl_langinfo@plt>
   18ce8:	cmp	r0, #0
   18cec:	beq	18d10 <strspn@plt+0x7e20>
   18cf0:	ldrb	r2, [r0]
   18cf4:	movw	r3, #40132	; 0x9cc4
   18cf8:	movt	r3, #1
   18cfc:	ldr	r4, [sp]
   18d00:	add	sp, sp, #4
   18d04:	cmp	r2, #0
   18d08:	moveq	r0, r3
   18d0c:	pop	{pc}		; (ldr pc, [sp], #4)
   18d10:	ldr	r4, [sp]
   18d14:	add	sp, sp, #4
   18d18:	movw	r0, #40132	; 0x9cc4
   18d1c:	movt	r0, #1
   18d20:	pop	{pc}		; (ldr pc, [sp], #4)
   18d24:	strd	r4, [sp, #-20]!	; 0xffffffec
   18d28:	mov	r5, r2
   18d2c:	strd	r6, [sp, #8]
   18d30:	subs	r6, r0, #0
   18d34:	mov	r7, r1
   18d38:	str	lr, [sp, #16]
   18d3c:	sub	sp, sp, #12
   18d40:	addeq	r6, sp, #4
   18d44:	mov	r0, r6
   18d48:	bl	10da0 <mbrtowc@plt>
   18d4c:	cmp	r5, #0
   18d50:	cmnne	r0, #3
   18d54:	mov	r4, r0
   18d58:	bhi	18d74 <strspn@plt+0x7e84>
   18d5c:	mov	r0, r4
   18d60:	add	sp, sp, #12
   18d64:	ldrd	r4, [sp]
   18d68:	ldrd	r6, [sp, #8]
   18d6c:	add	sp, sp, #16
   18d70:	pop	{pc}		; (ldr pc, [sp], #4)
   18d74:	mov	r0, #0
   18d78:	bl	18dcc <strspn@plt+0x7edc>
   18d7c:	cmp	r0, #0
   18d80:	bne	18d5c <strspn@plt+0x7e6c>
   18d84:	ldrb	r3, [r7]
   18d88:	mov	r4, #1
   18d8c:	str	r3, [r6]
   18d90:	b	18d5c <strspn@plt+0x7e6c>
   18d94:	umull	r2, r3, r1, r2
   18d98:	cmp	r3, #0
   18d9c:	bne	18da8 <strspn@plt+0x7eb8>
   18da0:	mov	r1, r2
   18da4:	b	189e0 <strspn@plt+0x7af0>
   18da8:	str	r4, [sp, #-8]!
   18dac:	str	lr, [sp, #4]
   18db0:	bl	10e30 <__errno_location@plt>
   18db4:	mov	r3, #12
   18db8:	ldr	r4, [sp]
   18dbc:	add	sp, sp, #4
   18dc0:	str	r3, [r0]
   18dc4:	mov	r0, #0
   18dc8:	pop	{pc}		; (ldr pc, [sp], #4)
   18dcc:	push	{lr}		; (str lr, [sp, #-4]!)
   18dd0:	sub	sp, sp, #268	; 0x10c
   18dd4:	movw	r2, #257	; 0x101
   18dd8:	add	r1, sp, #4
   18ddc:	bl	18e24 <strspn@plt+0x7f34>
   18de0:	cmp	r0, #0
   18de4:	movne	r0, #0
   18de8:	bne	18e1c <strspn@plt+0x7f2c>
   18dec:	movw	r1, #40140	; 0x9ccc
   18df0:	movt	r1, #1
   18df4:	add	r0, sp, #4
   18df8:	bl	10ca4 <strcmp@plt>
   18dfc:	cmp	r0, #0
   18e00:	beq	18e1c <strspn@plt+0x7f2c>
   18e04:	add	r0, sp, #4
   18e08:	movw	r1, #40144	; 0x9cd0
   18e0c:	movt	r1, #1
   18e10:	bl	10ca4 <strcmp@plt>
   18e14:	adds	r0, r0, #0
   18e18:	movne	r0, #1
   18e1c:	add	sp, sp, #268	; 0x10c
   18e20:	pop	{pc}		; (ldr pc, [sp], #4)
   18e24:	strd	r4, [sp, #-16]!
   18e28:	mov	r5, r1
   18e2c:	mov	r1, #0
   18e30:	mov	r4, r2
   18e34:	str	r6, [sp, #8]
   18e38:	str	lr, [sp, #12]
   18e3c:	bl	10e9c <setlocale@plt>
   18e40:	subs	r6, r0, #0
   18e44:	beq	18ec4 <strspn@plt+0x7fd4>
   18e48:	bl	10e24 <strlen@plt>
   18e4c:	cmp	r4, r0
   18e50:	bhi	18e70 <strspn@plt+0x7f80>
   18e54:	cmp	r4, #0
   18e58:	moveq	r0, #34	; 0x22
   18e5c:	bne	18e94 <strspn@plt+0x7fa4>
   18e60:	ldrd	r4, [sp]
   18e64:	ldr	r6, [sp, #8]
   18e68:	add	sp, sp, #12
   18e6c:	pop	{pc}		; (ldr pc, [sp], #4)
   18e70:	add	r2, r0, #1
   18e74:	mov	r1, r6
   18e78:	mov	r0, r5
   18e7c:	bl	10cec <memcpy@plt>
   18e80:	ldrd	r4, [sp]
   18e84:	mov	r0, #0
   18e88:	ldr	r6, [sp, #8]
   18e8c:	add	sp, sp, #12
   18e90:	pop	{pc}		; (ldr pc, [sp], #4)
   18e94:	sub	r4, r4, #1
   18e98:	mov	r1, r6
   18e9c:	mov	r2, r4
   18ea0:	mov	r0, r5
   18ea4:	bl	10cec <memcpy@plt>
   18ea8:	mov	r3, #0
   18eac:	mov	r0, #34	; 0x22
   18eb0:	strb	r3, [r5, r4]
   18eb4:	ldrd	r4, [sp]
   18eb8:	ldr	r6, [sp, #8]
   18ebc:	add	sp, sp, #12
   18ec0:	pop	{pc}		; (ldr pc, [sp], #4)
   18ec4:	cmp	r4, #0
   18ec8:	mov	r0, #22
   18ecc:	strbne	r6, [r5]
   18ed0:	ldrd	r4, [sp]
   18ed4:	ldr	r6, [sp, #8]
   18ed8:	add	sp, sp, #12
   18edc:	pop	{pc}		; (ldr pc, [sp], #4)
   18ee0:	mov	r1, #0
   18ee4:	b	10e9c <setlocale@plt>
   18ee8:	cmp	r3, #0
   18eec:	cmpeq	r2, #0
   18ef0:	bne	18f08 <strspn@plt+0x8018>
   18ef4:	cmp	r1, #0
   18ef8:	cmpeq	r0, #0
   18efc:	mvnne	r1, #0
   18f00:	mvnne	r0, #0
   18f04:	b	18f24 <strspn@plt+0x8034>
   18f08:	sub	sp, sp, #8
   18f0c:	push	{sp, lr}
   18f10:	bl	18f34 <strspn@plt+0x8044>
   18f14:	ldr	lr, [sp, #4]
   18f18:	add	sp, sp, #8
   18f1c:	pop	{r2, r3}
   18f20:	bx	lr
   18f24:	push	{r1, lr}
   18f28:	mov	r0, #8
   18f2c:	bl	10c98 <raise@plt>
   18f30:	pop	{r1, pc}
   18f34:	cmp	r1, r3
   18f38:	cmpeq	r0, r2
   18f3c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   18f40:	mov	r4, r0
   18f44:	movcc	r0, #0
   18f48:	mov	r5, r1
   18f4c:	ldr	lr, [sp, #36]	; 0x24
   18f50:	movcc	r1, r0
   18f54:	bcc	19050 <strspn@plt+0x8160>
   18f58:	cmp	r3, #0
   18f5c:	clzeq	ip, r2
   18f60:	clzne	ip, r3
   18f64:	addeq	ip, ip, #32
   18f68:	cmp	r5, #0
   18f6c:	clzeq	r1, r4
   18f70:	addeq	r1, r1, #32
   18f74:	clzne	r1, r5
   18f78:	sub	ip, ip, r1
   18f7c:	sub	sl, ip, #32
   18f80:	lsl	r9, r3, ip
   18f84:	rsb	fp, ip, #32
   18f88:	orr	r9, r9, r2, lsl sl
   18f8c:	orr	r9, r9, r2, lsr fp
   18f90:	lsl	r8, r2, ip
   18f94:	cmp	r5, r9
   18f98:	cmpeq	r4, r8
   18f9c:	movcc	r0, #0
   18fa0:	movcc	r1, r0
   18fa4:	bcc	18fc0 <strspn@plt+0x80d0>
   18fa8:	mov	r0, #1
   18fac:	subs	r4, r4, r8
   18fb0:	lsl	r1, r0, sl
   18fb4:	orr	r1, r1, r0, lsr fp
   18fb8:	lsl	r0, r0, ip
   18fbc:	sbc	r5, r5, r9
   18fc0:	cmp	ip, #0
   18fc4:	beq	19050 <strspn@plt+0x8160>
   18fc8:	lsr	r6, r8, #1
   18fcc:	orr	r6, r6, r9, lsl #31
   18fd0:	lsr	r7, r9, #1
   18fd4:	mov	r2, ip
   18fd8:	b	18ffc <strspn@plt+0x810c>
   18fdc:	subs	r3, r4, r6
   18fe0:	sbc	r8, r5, r7
   18fe4:	adds	r3, r3, r3
   18fe8:	adc	r8, r8, r8
   18fec:	adds	r4, r3, #1
   18ff0:	adc	r5, r8, #0
   18ff4:	subs	r2, r2, #1
   18ff8:	beq	19018 <strspn@plt+0x8128>
   18ffc:	cmp	r5, r7
   19000:	cmpeq	r4, r6
   19004:	bcs	18fdc <strspn@plt+0x80ec>
   19008:	adds	r4, r4, r4
   1900c:	adc	r5, r5, r5
   19010:	subs	r2, r2, #1
   19014:	bne	18ffc <strspn@plt+0x810c>
   19018:	lsr	r3, r4, ip
   1901c:	orr	r3, r3, r5, lsl fp
   19020:	lsr	r2, r5, ip
   19024:	orr	r3, r3, r5, lsr sl
   19028:	adds	r0, r0, r4
   1902c:	mov	r4, r3
   19030:	lsl	r3, r2, ip
   19034:	orr	r3, r3, r4, lsl sl
   19038:	lsl	ip, r4, ip
   1903c:	orr	r3, r3, r4, lsr fp
   19040:	adc	r1, r1, r5
   19044:	subs	r0, r0, ip
   19048:	mov	r5, r2
   1904c:	sbc	r1, r1, r3
   19050:	cmp	lr, #0
   19054:	strdne	r4, [lr]
   19058:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1905c:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   19060:	mov	r7, r0
   19064:	ldr	r6, [pc, #72]	; 190b4 <strspn@plt+0x81c4>
   19068:	ldr	r5, [pc, #72]	; 190b8 <strspn@plt+0x81c8>
   1906c:	add	r6, pc, r6
   19070:	add	r5, pc, r5
   19074:	sub	r6, r6, r5
   19078:	mov	r8, r1
   1907c:	mov	r9, r2
   19080:	bl	10c60 <calloc@plt-0x20>
   19084:	asrs	r6, r6, #2
   19088:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   1908c:	mov	r4, #0
   19090:	add	r4, r4, #1
   19094:	ldr	r3, [r5], #4
   19098:	mov	r2, r9
   1909c:	mov	r1, r8
   190a0:	mov	r0, r7
   190a4:	blx	r3
   190a8:	cmp	r6, r4
   190ac:	bne	19090 <strspn@plt+0x81a0>
   190b0:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   190b4:	andeq	r0, r1, r0, lsr #29
   190b8:	muleq	r1, r8, lr
   190bc:	bx	lr
   190c0:	ldr	r3, [pc, #12]	; 190d4 <strspn@plt+0x81e4>
   190c4:	mov	r1, #0
   190c8:	add	r3, pc, r3
   190cc:	ldr	r2, [r3]
   190d0:	b	10e3c <__cxa_atexit@plt>
   190d4:	andeq	r1, r1, r8, lsl r0

Disassembly of section .fini:

000190d8 <.fini>:
   190d8:	push	{r3, lr}
   190dc:	pop	{r3, pc}
