|DE10_LITE_Golden_Top
ADC_CLK_10 => ~NO_FANOUT~
MAX10_CLK1_50 => MAX10_CLK1_50.IN1
MAX10_CLK2_50 => ~NO_FANOUT~
DRAM_ADDR[0] << <GND>
DRAM_ADDR[1] << <GND>
DRAM_ADDR[2] << <GND>
DRAM_ADDR[3] << <GND>
DRAM_ADDR[4] << <GND>
DRAM_ADDR[5] << <GND>
DRAM_ADDR[6] << <GND>
DRAM_ADDR[7] << <GND>
DRAM_ADDR[8] << <GND>
DRAM_ADDR[9] << <GND>
DRAM_ADDR[10] << <GND>
DRAM_ADDR[11] << <GND>
DRAM_ADDR[12] << <GND>
DRAM_BA[0] << <GND>
DRAM_BA[1] << <GND>
DRAM_CAS_N << <GND>
DRAM_CKE << <GND>
DRAM_CLK << <GND>
DRAM_CS_N << <GND>
DRAM_DQ[0] <> <UNC>
DRAM_DQ[1] <> <UNC>
DRAM_DQ[2] <> <UNC>
DRAM_DQ[3] <> <UNC>
DRAM_DQ[4] <> <UNC>
DRAM_DQ[5] <> <UNC>
DRAM_DQ[6] <> <UNC>
DRAM_DQ[7] <> <UNC>
DRAM_DQ[8] <> <UNC>
DRAM_DQ[9] <> <UNC>
DRAM_DQ[10] <> <UNC>
DRAM_DQ[11] <> <UNC>
DRAM_DQ[12] <> <UNC>
DRAM_DQ[13] <> <UNC>
DRAM_DQ[14] <> <UNC>
DRAM_DQ[15] <> <UNC>
DRAM_LDQM << <GND>
DRAM_RAS_N << <GND>
DRAM_UDQM << <GND>
DRAM_WE_N << <GND>
HEX0[0] << INPUT_TEST:t0.HEX0
HEX0[1] << INPUT_TEST:t0.HEX0
HEX0[2] << INPUT_TEST:t0.HEX0
HEX0[3] << INPUT_TEST:t0.HEX0
HEX0[4] << INPUT_TEST:t0.HEX0
HEX0[5] << INPUT_TEST:t0.HEX0
HEX0[6] << INPUT_TEST:t0.HEX0
HEX0[7] << INPUT_TEST:t0.HEX0
HEX1[0] << INPUT_TEST:t0.HEX1
HEX1[1] << INPUT_TEST:t0.HEX1
HEX1[2] << INPUT_TEST:t0.HEX1
HEX1[3] << INPUT_TEST:t0.HEX1
HEX1[4] << INPUT_TEST:t0.HEX1
HEX1[5] << INPUT_TEST:t0.HEX1
HEX1[6] << INPUT_TEST:t0.HEX1
HEX1[7] << INPUT_TEST:t0.HEX1
HEX2[0] << INPUT_TEST:t0.HEX2
HEX2[1] << INPUT_TEST:t0.HEX2
HEX2[2] << INPUT_TEST:t0.HEX2
HEX2[3] << INPUT_TEST:t0.HEX2
HEX2[4] << INPUT_TEST:t0.HEX2
HEX2[5] << INPUT_TEST:t0.HEX2
HEX2[6] << INPUT_TEST:t0.HEX2
HEX2[7] << INPUT_TEST:t0.HEX2
HEX3[0] << INPUT_TEST:t0.HEX3
HEX3[1] << INPUT_TEST:t0.HEX3
HEX3[2] << INPUT_TEST:t0.HEX3
HEX3[3] << INPUT_TEST:t0.HEX3
HEX3[4] << INPUT_TEST:t0.HEX3
HEX3[5] << INPUT_TEST:t0.HEX3
HEX3[6] << INPUT_TEST:t0.HEX3
HEX3[7] << INPUT_TEST:t0.HEX3
HEX4[0] << INPUT_TEST:t0.HEX4
HEX4[1] << INPUT_TEST:t0.HEX4
HEX4[2] << INPUT_TEST:t0.HEX4
HEX4[3] << INPUT_TEST:t0.HEX4
HEX4[4] << INPUT_TEST:t0.HEX4
HEX4[5] << INPUT_TEST:t0.HEX4
HEX4[6] << INPUT_TEST:t0.HEX4
HEX4[7] << INPUT_TEST:t0.HEX4
HEX5[0] << INPUT_TEST:t0.HEX5
HEX5[1] << INPUT_TEST:t0.HEX5
HEX5[2] << INPUT_TEST:t0.HEX5
HEX5[3] << INPUT_TEST:t0.HEX5
HEX5[4] << INPUT_TEST:t0.HEX5
HEX5[5] << INPUT_TEST:t0.HEX5
HEX5[6] << INPUT_TEST:t0.HEX5
HEX5[7] << INPUT_TEST:t0.HEX5
KEY[0] => KEY[0].IN1
KEY[1] => KEY[1].IN1
LEDR[0] << <GND>
LEDR[1] << <GND>
LEDR[2] << <GND>
LEDR[3] << <GND>
LEDR[4] << <GND>
LEDR[5] << <GND>
LEDR[6] << <GND>
LEDR[7] << <GND>
LEDR[8] << <GND>
LEDR[9] << <GND>
SW[0] => ~NO_FANOUT~
SW[1] => ~NO_FANOUT~
SW[2] => ~NO_FANOUT~
SW[3] => ~NO_FANOUT~
SW[4] => ~NO_FANOUT~
SW[5] => ~NO_FANOUT~
SW[6] => SW[6].IN1
SW[7] => SW[7].IN1
SW[8] => SW[8].IN1
SW[9] => SW[9].IN1
VGA_B[0] << <GND>
VGA_B[1] << <GND>
VGA_B[2] << <GND>
VGA_B[3] << <GND>
VGA_G[0] << <GND>
VGA_G[1] << <GND>
VGA_G[2] << <GND>
VGA_G[3] << <GND>
VGA_HS << <GND>
VGA_R[0] << <GND>
VGA_R[1] << <GND>
VGA_R[2] << <GND>
VGA_R[3] << <GND>
VGA_VS << <GND>
GSENSOR_CS_N << <GND>
GSENSOR_INT[1] => ~NO_FANOUT~
GSENSOR_INT[2] => ~NO_FANOUT~
GSENSOR_SCLK << <GND>
GSENSOR_SDI <> <UNC>
GSENSOR_SDO <> <UNC>
ARDUINO_IO[0] <> <UNC>
ARDUINO_IO[1] <> <UNC>
ARDUINO_IO[2] <> <UNC>
ARDUINO_IO[3] <> <UNC>
ARDUINO_IO[4] <> <UNC>
ARDUINO_IO[5] <> <UNC>
ARDUINO_IO[6] <> <UNC>
ARDUINO_IO[7] <> <UNC>
ARDUINO_IO[8] <> <UNC>
ARDUINO_IO[9] <> <UNC>
ARDUINO_IO[10] <> <UNC>
ARDUINO_IO[11] <> <UNC>
ARDUINO_IO[12] <> <UNC>
ARDUINO_IO[13] <> <UNC>
ARDUINO_IO[14] <> <UNC>
ARDUINO_IO[15] <> <UNC>
ARDUINO_RESET_N <> <UNC>
GPIO[0] <> <UNC>
GPIO[1] <> <UNC>
GPIO[2] <> <UNC>
GPIO[3] <> <UNC>
GPIO[4] <> <UNC>
GPIO[5] <> <UNC>
GPIO[6] <> <UNC>
GPIO[7] <> <UNC>
GPIO[8] <> <UNC>
GPIO[9] <> <UNC>
GPIO[10] <> <UNC>
GPIO[11] <> <UNC>
GPIO[12] <> <UNC>
GPIO[13] <> <UNC>
GPIO[14] <> <UNC>
GPIO[15] <> <UNC>
GPIO[16] <> <UNC>
GPIO[17] <> <UNC>
GPIO[18] <> <UNC>
GPIO[19] <> <UNC>
GPIO[20] <> <UNC>
GPIO[21] <> <UNC>
GPIO[22] <> <UNC>
GPIO[23] <> <UNC>
GPIO[24] <> <UNC>
GPIO[25] <> <UNC>
GPIO[26] <> <UNC>
GPIO[27] <> <UNC>
GPIO[28] <> <UNC>
GPIO[29] <> <UNC>
GPIO[30] <> <UNC>
GPIO[31] <> <UNC>
GPIO[32] <> <UNC>
GPIO[33] <> <UNC>
GPIO[34] <> <UNC>
GPIO[35] <> <UNC>


|DE10_LITE_Golden_Top|INPUT_TEST:t0
CLK => CLK.IN3
RST => RST.IN3
KEY[0] => KEY[0].IN1
KEY[1] => KEY[1].IN1
KEY[2] => KEY[2].IN1
KEY[3] => KEY[3].IN1
KEY[4] => KEY[4].IN1
HEX0[0] <= SEG7DEC_ONE:s1.nHEX
HEX0[1] <= SEG7DEC_ONE:s1.nHEX
HEX0[2] <= SEG7DEC_ONE:s1.nHEX
HEX0[3] <= SEG7DEC_ONE:s1.nHEX
HEX0[4] <= SEG7DEC_ONE:s1.nHEX
HEX0[5] <= SEG7DEC_ONE:s1.nHEX
HEX0[6] <= SEG7DEC_ONE:s1.nHEX
HEX1[0] <= SEG7DEC_TEN:s2.nHEX
HEX1[1] <= SEG7DEC_TEN:s2.nHEX
HEX1[2] <= SEG7DEC_TEN:s2.nHEX
HEX1[3] <= SEG7DEC_TEN:s2.nHEX
HEX1[4] <= SEG7DEC_TEN:s2.nHEX
HEX1[5] <= SEG7DEC_TEN:s2.nHEX
HEX1[6] <= SEG7DEC_TEN:s2.nHEX
HEX2[0] <= SEG7DEC_ONE:s3.nHEX
HEX2[1] <= SEG7DEC_ONE:s3.nHEX
HEX2[2] <= SEG7DEC_ONE:s3.nHEX
HEX2[3] <= SEG7DEC_ONE:s3.nHEX
HEX2[4] <= SEG7DEC_ONE:s3.nHEX
HEX2[5] <= SEG7DEC_ONE:s3.nHEX
HEX2[6] <= SEG7DEC_ONE:s3.nHEX
HEX3[0] <= SEG7DEC_TEN:s4.nHEX
HEX3[1] <= SEG7DEC_TEN:s4.nHEX
HEX3[2] <= SEG7DEC_TEN:s4.nHEX
HEX3[3] <= SEG7DEC_TEN:s4.nHEX
HEX3[4] <= SEG7DEC_TEN:s4.nHEX
HEX3[5] <= SEG7DEC_TEN:s4.nHEX
HEX3[6] <= SEG7DEC_TEN:s4.nHEX
HEX4[0] <= SEG7DEC_ONE:s5.nHEX
HEX4[1] <= SEG7DEC_ONE:s5.nHEX
HEX4[2] <= SEG7DEC_ONE:s5.nHEX
HEX4[3] <= SEG7DEC_ONE:s5.nHEX
HEX4[4] <= SEG7DEC_ONE:s5.nHEX
HEX4[5] <= SEG7DEC_ONE:s5.nHEX
HEX4[6] <= SEG7DEC_ONE:s5.nHEX
HEX5[0] <= SEG7DEC_TEN:s6.nHEX
HEX5[1] <= SEG7DEC_TEN:s6.nHEX
HEX5[2] <= SEG7DEC_TEN:s6.nHEX
HEX5[3] <= SEG7DEC_TEN:s6.nHEX
HEX5[4] <= SEG7DEC_TEN:s6.nHEX
HEX5[5] <= SEG7DEC_TEN:s6.nHEX
HEX5[6] <= SEG7DEC_TEN:s6.nHEX


|DE10_LITE_Golden_Top|INPUT_TEST:t0|BTN_IN:b0
CLK => BOUT[0]~reg0.CLK
CLK => BOUT[1]~reg0.CLK
CLK => BOUT[2]~reg0.CLK
CLK => BOUT[3]~reg0.CLK
CLK => BOUT[4]~reg0.CLK
CLK => ff1[0].CLK
CLK => ff1[1].CLK
CLK => ff1[2].CLK
CLK => ff1[3].CLK
CLK => ff1[4].CLK
CLK => ff2[0].CLK
CLK => ff2[1].CLK
CLK => ff2[2].CLK
CLK => ff2[3].CLK
CLK => ff2[4].CLK
CLK => cnt[0].CLK
CLK => cnt[1].CLK
CLK => cnt[2].CLK
CLK => cnt[3].CLK
CLK => cnt[4].CLK
CLK => cnt[5].CLK
CLK => cnt[6].CLK
CLK => cnt[7].CLK
CLK => cnt[8].CLK
CLK => cnt[9].CLK
CLK => cnt[10].CLK
CLK => cnt[11].CLK
CLK => cnt[12].CLK
CLK => cnt[13].CLK
CLK => cnt[14].CLK
CLK => cnt[15].CLK
CLK => cnt[16].CLK
CLK => cnt[17].CLK
CLK => cnt[18].CLK
CLK => cnt[19].CLK
CLK => cnt[20].CLK
RST => cnt.OUTPUTSELECT
RST => cnt.OUTPUTSELECT
RST => cnt.OUTPUTSELECT
RST => cnt.OUTPUTSELECT
RST => cnt.OUTPUTSELECT
RST => cnt.OUTPUTSELECT
RST => cnt.OUTPUTSELECT
RST => cnt.OUTPUTSELECT
RST => cnt.OUTPUTSELECT
RST => cnt.OUTPUTSELECT
RST => cnt.OUTPUTSELECT
RST => cnt.OUTPUTSELECT
RST => cnt.OUTPUTSELECT
RST => cnt.OUTPUTSELECT
RST => cnt.OUTPUTSELECT
RST => cnt.OUTPUTSELECT
RST => cnt.OUTPUTSELECT
RST => cnt.OUTPUTSELECT
RST => cnt.OUTPUTSELECT
RST => cnt.OUTPUTSELECT
RST => cnt.OUTPUTSELECT
RST => ff2.OUTPUTSELECT
RST => ff2.OUTPUTSELECT
RST => ff2.OUTPUTSELECT
RST => ff2.OUTPUTSELECT
RST => ff2.OUTPUTSELECT
RST => ff1.OUTPUTSELECT
RST => ff1.OUTPUTSELECT
RST => ff1.OUTPUTSELECT
RST => ff1.OUTPUTSELECT
RST => ff1.OUTPUTSELECT
RST => BOUT.OUTPUTSELECT
RST => BOUT.OUTPUTSELECT
RST => BOUT.OUTPUTSELECT
RST => BOUT.OUTPUTSELECT
RST => BOUT.OUTPUTSELECT
nBIN[0] => ff1.DATAB
nBIN[1] => ff1.DATAB
nBIN[2] => ff1.DATAB
nBIN[3] => ff1.DATAB
nBIN[4] => ff1.DATAB
BOUT[0] <= BOUT[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BOUT[1] <= BOUT[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BOUT[2] <= BOUT[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BOUT[3] <= BOUT[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BOUT[4] <= BOUT[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|INPUT_TEST:t0|INPUT:i0
SEL_IN[0] => COUNT3[0].ENA
SEL_IN[0] => COUNT3[1].ENA
SEL_IN[0] => COUNT3[2].ENA
SEL_IN[0] => COUNT3[3].ENA
SEL_IN[0] => COUNT2[0].ENA
SEL_IN[0] => COUNT2[1].ENA
SEL_IN[0] => COUNT2[2].ENA
SEL_IN[0] => COUNT2[3].ENA
SEL_IN[0] => COUNT1[0].ENA
SEL_IN[0] => COUNT1[1].ENA
SEL_IN[0] => COUNT1[2].ENA
SEL_IN[0] => COUNT1[3].ENA
SEL_IN[1] => COUNT2.OUTPUTSELECT
SEL_IN[1] => COUNT2.OUTPUTSELECT
SEL_IN[1] => COUNT2.OUTPUTSELECT
SEL_IN[1] => COUNT2.OUTPUTSELECT
SEL_IN[1] => COUNT3.OUTPUTSELECT
SEL_IN[1] => COUNT3.OUTPUTSELECT
SEL_IN[1] => COUNT3.OUTPUTSELECT
SEL_IN[1] => COUNT3.OUTPUTSELECT
SEL_IN[2] => COUNT3.OUTPUTSELECT
SEL_IN[2] => COUNT3.OUTPUTSELECT
SEL_IN[2] => COUNT3.OUTPUTSELECT
SEL_IN[2] => COUNT3.OUTPUTSELECT
INC_IN => ~NO_FANOUT~
DEC_IN => COUNT3_out[2]~reg0.ENA
DEC_IN => COUNT3_out[1]~reg0.ENA
DEC_IN => COUNT3_out[0]~reg0.ENA
DEC_IN => COUNT3_out[3]~reg0.ENA
DEC_IN => COUNT2_out[0]~reg0.ENA
DEC_IN => COUNT2_out[1]~reg0.ENA
DEC_IN => COUNT2_out[2]~reg0.ENA
DEC_IN => COUNT2_out[3]~reg0.ENA
DEC_IN => COUNT1_out[0]~reg0.ENA
DEC_IN => COUNT1_out[1]~reg0.ENA
DEC_IN => COUNT1_out[2]~reg0.ENA
DEC_IN => COUNT1_out[3]~reg0.ENA
CLK => COUNT3_out[0]~reg0.CLK
CLK => COUNT3_out[1]~reg0.CLK
CLK => COUNT3_out[2]~reg0.CLK
CLK => COUNT3_out[3]~reg0.CLK
CLK => COUNT2_out[0]~reg0.CLK
CLK => COUNT2_out[1]~reg0.CLK
CLK => COUNT2_out[2]~reg0.CLK
CLK => COUNT2_out[3]~reg0.CLK
CLK => COUNT1_out[0]~reg0.CLK
CLK => COUNT1_out[1]~reg0.CLK
CLK => COUNT1_out[2]~reg0.CLK
CLK => COUNT1_out[3]~reg0.CLK
CLK => COUNT3[0].CLK
CLK => COUNT3[1].CLK
CLK => COUNT3[2].CLK
CLK => COUNT3[3].CLK
CLK => COUNT2[0].CLK
CLK => COUNT2[1].CLK
CLK => COUNT2[2].CLK
CLK => COUNT2[3].CLK
CLK => COUNT1[0].CLK
CLK => COUNT1[1].CLK
CLK => COUNT1[2].CLK
CLK => COUNT1[3].CLK
CLK => SEG6[0]~reg0.CLK
CLK => SEG6[1]~reg0.CLK
CLK => SEG6[2]~reg0.CLK
CLK => SEG6[3]~reg0.CLK
CLK => SEG5[0]~reg0.CLK
CLK => SEG5[1]~reg0.CLK
CLK => SEG5[2]~reg0.CLK
CLK => SEG5[3]~reg0.CLK
CLK => SEG4[0]~reg0.CLK
CLK => SEG4[1]~reg0.CLK
CLK => SEG4[2]~reg0.CLK
CLK => SEG4[3]~reg0.CLK
CLK => SEG3[0]~reg0.CLK
CLK => SEG3[1]~reg0.CLK
CLK => SEG3[2]~reg0.CLK
CLK => SEG3[3]~reg0.CLK
CLK => SEG2[0]~reg0.CLK
CLK => SEG2[1]~reg0.CLK
CLK => SEG2[2]~reg0.CLK
CLK => SEG2[3]~reg0.CLK
CLK => SEG1[0]~reg0.CLK
CLK => SEG1[1]~reg0.CLK
CLK => SEG1[2]~reg0.CLK
CLK => SEG1[3]~reg0.CLK
RST => SEG1.OUTPUTSELECT
RST => SEG1.OUTPUTSELECT
RST => SEG1.OUTPUTSELECT
RST => SEG1.OUTPUTSELECT
RST => SEG3.OUTPUTSELECT
RST => SEG3.OUTPUTSELECT
RST => SEG3.OUTPUTSELECT
RST => SEG3.OUTPUTSELECT
RST => SEG5.OUTPUTSELECT
RST => SEG5.OUTPUTSELECT
RST => SEG5.OUTPUTSELECT
RST => SEG5.OUTPUTSELECT
RESULT_IN[0] => Equal0.IN0
RESULT_IN[0] => Equal1.IN1
RESULT_IN[1] => Equal0.IN1
RESULT_IN[1] => Equal1.IN0
SEG1[0] <= SEG1[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SEG1[1] <= SEG1[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SEG1[2] <= SEG1[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SEG1[3] <= SEG1[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SEG2[0] <= SEG2[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SEG2[1] <= SEG2[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SEG2[2] <= SEG2[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SEG2[3] <= SEG2[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SEG3[0] <= SEG3[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SEG3[1] <= SEG3[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SEG3[2] <= SEG3[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SEG3[3] <= SEG3[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SEG4[0] <= SEG4[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SEG4[1] <= SEG4[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SEG4[2] <= SEG4[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SEG4[3] <= SEG4[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SEG5[0] <= SEG5[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SEG5[1] <= SEG5[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SEG5[2] <= SEG5[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SEG5[3] <= SEG5[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SEG6[0] <= SEG6[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SEG6[1] <= SEG6[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SEG6[2] <= SEG6[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SEG6[3] <= SEG6[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
COUNT1_out[0] <= COUNT1_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
COUNT1_out[1] <= COUNT1_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
COUNT1_out[2] <= COUNT1_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
COUNT1_out[3] <= COUNT1_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
COUNT2_out[0] <= COUNT2_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
COUNT2_out[1] <= COUNT2_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
COUNT2_out[2] <= COUNT2_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
COUNT2_out[3] <= COUNT2_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
COUNT3_out[0] <= COUNT3_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
COUNT3_out[1] <= COUNT3_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
COUNT3_out[2] <= COUNT3_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
COUNT3_out[3] <= COUNT3_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|INPUT_TEST:t0|CHECK:c0
CLK => RESULT[0]~reg0.CLK
CLK => RESULT[1]~reg0.CLK
CLK => ANSWER_CHECK3[0].CLK
CLK => ANSWER_CHECK3[1].CLK
CLK => ANSWER_CHECK3[2].CLK
CLK => ANSWER_CHECK3[3].CLK
CLK => ANSWER_CHECK2[0].CLK
CLK => ANSWER_CHECK2[1].CLK
CLK => ANSWER_CHECK2[2].CLK
CLK => ANSWER_CHECK2[3].CLK
CLK => ANSWER_CHECK1[0].CLK
CLK => ANSWER_CHECK1[1].CLK
CLK => ANSWER_CHECK1[2].CLK
CLK => ANSWER_CHECK1[3].CLK
RST => RESULT.OUTPUTSELECT
RST => RESULT.OUTPUTSELECT
COUNT1_IN[0] => ANSWER_CHECK1[0].DATAIN
COUNT1_IN[1] => ANSWER_CHECK1[1].DATAIN
COUNT1_IN[2] => ANSWER_CHECK1[2].DATAIN
COUNT1_IN[3] => ANSWER_CHECK1[3].DATAIN
COUNT2_IN[0] => ANSWER_CHECK2[0].DATAIN
COUNT2_IN[1] => ANSWER_CHECK2[1].DATAIN
COUNT2_IN[2] => ANSWER_CHECK2[2].DATAIN
COUNT2_IN[3] => ANSWER_CHECK2[3].DATAIN
COUNT3_IN[0] => ANSWER_CHECK3[0].DATAIN
COUNT3_IN[1] => ANSWER_CHECK3[1].DATAIN
COUNT3_IN[2] => ANSWER_CHECK3[2].DATAIN
COUNT3_IN[3] => ANSWER_CHECK3[3].DATAIN
RESULT[0] <= RESULT[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RESULT[1] <= RESULT[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|INPUT_TEST:t0|SEG7DEC_ONE:s1
DIN[0] => Decoder0.IN3
DIN[1] => Decoder0.IN2
DIN[1] => Decoder1.IN2
DIN[2] => Decoder0.IN1
DIN[2] => Decoder1.IN1
DIN[3] => Decoder0.IN0
DIN[3] => Decoder1.IN0
nHEX[0] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
nHEX[1] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
nHEX[2] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
nHEX[3] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
nHEX[4] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
nHEX[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
nHEX[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|INPUT_TEST:t0|SEG7DEC_TEN:s2
DIN[0] => Decoder0.IN3
DIN[1] => Decoder0.IN2
DIN[2] => Decoder0.IN1
DIN[3] => Decoder0.IN0
nHEX[0] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
nHEX[1] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
nHEX[2] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
nHEX[3] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
nHEX[4] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
nHEX[5] <= <VCC>
nHEX[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|INPUT_TEST:t0|SEG7DEC_ONE:s3
DIN[0] => Decoder0.IN3
DIN[1] => Decoder0.IN2
DIN[1] => Decoder1.IN2
DIN[2] => Decoder0.IN1
DIN[2] => Decoder1.IN1
DIN[3] => Decoder0.IN0
DIN[3] => Decoder1.IN0
nHEX[0] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
nHEX[1] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
nHEX[2] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
nHEX[3] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
nHEX[4] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
nHEX[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
nHEX[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|INPUT_TEST:t0|SEG7DEC_TEN:s4
DIN[0] => Decoder0.IN3
DIN[1] => Decoder0.IN2
DIN[2] => Decoder0.IN1
DIN[3] => Decoder0.IN0
nHEX[0] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
nHEX[1] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
nHEX[2] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
nHEX[3] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
nHEX[4] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
nHEX[5] <= <VCC>
nHEX[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|INPUT_TEST:t0|SEG7DEC_ONE:s5
DIN[0] => Decoder0.IN3
DIN[1] => Decoder0.IN2
DIN[1] => Decoder1.IN2
DIN[2] => Decoder0.IN1
DIN[2] => Decoder1.IN1
DIN[3] => Decoder0.IN0
DIN[3] => Decoder1.IN0
nHEX[0] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
nHEX[1] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
nHEX[2] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
nHEX[3] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
nHEX[4] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
nHEX[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
nHEX[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|INPUT_TEST:t0|SEG7DEC_TEN:s6
DIN[0] => Decoder0.IN3
DIN[1] => Decoder0.IN2
DIN[2] => Decoder0.IN1
DIN[3] => Decoder0.IN0
nHEX[0] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
nHEX[1] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
nHEX[2] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
nHEX[3] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
nHEX[4] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
nHEX[5] <= <VCC>
nHEX[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


