

================================================================
== Vitis HLS Report for 'LayerNorm_1_Pipeline_VITIS_LOOP_23_4'
================================================================
* Date:           Fri Nov 10 02:19:23 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        proj_kernel_EMO
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  50.00 ns|  36.500 ns|    13.50 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       91|       91|  4.550 us|  4.550 us|   91|   91|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_23_4  |       89|       89|        11|          1|          1|    80|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|      154|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      7|        0|      529|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        -|       90|     -|
|Register             |        -|      -|      299|       32|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      7|      299|      805|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|     ~0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|     ~0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +--------------------------------------+--------------------------------+---------+----+---+-----+-----+
    |               Instance               |             Module             | BRAM_18K| DSP| FF| LUT | URAM|
    +--------------------------------------+--------------------------------+---------+----+---+-----+-----+
    |fadd_32ns_32ns_32_1_full_dsp_1_U4484  |fadd_32ns_32ns_32_1_full_dsp_1  |        0|   2|  0|  226|    0|
    |fadd_32ns_32ns_32_1_full_dsp_1_U4485  |fadd_32ns_32ns_32_1_full_dsp_1  |        0|   2|  0|  226|    0|
    |fmul_32ns_32ns_32_1_max_dsp_1_U4486   |fmul_32ns_32ns_32_1_max_dsp_1   |        0|   3|  0|   77|    0|
    +--------------------------------------+--------------------------------+---------+----+---+-----+-----+
    |Total                                 |                                |        0|   7|  0|  529|    0|
    +--------------------------------------+--------------------------------+---------+----+---+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln23_fu_194_p2         |         +|   0|  0|  14|           7|           1|
    |add_ln24_7_fu_230_p2       |         +|   0|  0|  71|          64|          64|
    |add_ln24_98_fu_212_p2      |         +|   0|  0|  16|          15|          15|
    |add_ln24_99_fu_200_p2      |         +|   0|  0|  21|          14|           8|
    |add_ln24_fu_206_p2         |         +|   0|  0|  16|          15|          15|
    |ap_block_pp0_stage0_01001  |       and|   0|  0|   2|           1|           1|
    |icmp_ln23_fu_188_p2        |      icmp|   0|  0|  10|           7|           7|
    |ap_block_pp0_stage0_11001  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 154|         125|         114|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |ap_done_int                    |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1        |   9|          2|    1|          2|
    |ap_sig_allocacmp_c_12          |   9|          2|    7|         14|
    |ap_sig_allocacmp_phi_mul_load  |   9|          2|   14|         28|
    |c_fu_90                        |   9|          2|    7|         14|
    |gmem2_blk_n_AR                 |   9|          2|    1|          2|
    |gmem2_blk_n_R                  |   9|          2|    1|          2|
    |phi_mul_fu_78                  |   9|          2|   14|         28|
    |sum2_fu_82                     |   9|          2|   32|         64|
    |sum_5_fu_86                    |   9|          2|   32|         64|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          |  90|         20|  110|        220|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg  |   1|   0|    1|          0|
    |c_fu_90                           |   7|   0|    7|          0|
    |gmem2_addr_read_reg_338           |  32|   0|   32|          0|
    |gmem2_addr_reg_332                |  64|   0|   64|          0|
    |icmp_ln23_reg_328                 |   1|   0|    1|          0|
    |mul25_reg_343                     |  32|   0|   32|          0|
    |phi_mul_fu_78                     |  14|   0|   14|          0|
    |sum2_fu_82                        |  32|   0|   32|          0|
    |sum_5_fu_86                       |  32|   0|   32|          0|
    |icmp_ln23_reg_328                 |  64|  32|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 299|  32|  236|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+--------------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |             Source Object            |    C Type    |
+----------------------+-----+-----+------------+--------------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  LayerNorm.1_Pipeline_VITIS_LOOP_23_4|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  LayerNorm.1_Pipeline_VITIS_LOOP_23_4|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  LayerNorm.1_Pipeline_VITIS_LOOP_23_4|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  LayerNorm.1_Pipeline_VITIS_LOOP_23_4|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  LayerNorm.1_Pipeline_VITIS_LOOP_23_4|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  LayerNorm.1_Pipeline_VITIS_LOOP_23_4|  return value|
|m_axi_gmem2_AWVALID   |  out|    1|       m_axi|                                 gmem2|       pointer|
|m_axi_gmem2_AWREADY   |   in|    1|       m_axi|                                 gmem2|       pointer|
|m_axi_gmem2_AWADDR    |  out|   64|       m_axi|                                 gmem2|       pointer|
|m_axi_gmem2_AWID      |  out|    1|       m_axi|                                 gmem2|       pointer|
|m_axi_gmem2_AWLEN     |  out|   32|       m_axi|                                 gmem2|       pointer|
|m_axi_gmem2_AWSIZE    |  out|    3|       m_axi|                                 gmem2|       pointer|
|m_axi_gmem2_AWBURST   |  out|    2|       m_axi|                                 gmem2|       pointer|
|m_axi_gmem2_AWLOCK    |  out|    2|       m_axi|                                 gmem2|       pointer|
|m_axi_gmem2_AWCACHE   |  out|    4|       m_axi|                                 gmem2|       pointer|
|m_axi_gmem2_AWPROT    |  out|    3|       m_axi|                                 gmem2|       pointer|
|m_axi_gmem2_AWQOS     |  out|    4|       m_axi|                                 gmem2|       pointer|
|m_axi_gmem2_AWREGION  |  out|    4|       m_axi|                                 gmem2|       pointer|
|m_axi_gmem2_AWUSER    |  out|    1|       m_axi|                                 gmem2|       pointer|
|m_axi_gmem2_WVALID    |  out|    1|       m_axi|                                 gmem2|       pointer|
|m_axi_gmem2_WREADY    |   in|    1|       m_axi|                                 gmem2|       pointer|
|m_axi_gmem2_WDATA     |  out|   32|       m_axi|                                 gmem2|       pointer|
|m_axi_gmem2_WSTRB     |  out|    4|       m_axi|                                 gmem2|       pointer|
|m_axi_gmem2_WLAST     |  out|    1|       m_axi|                                 gmem2|       pointer|
|m_axi_gmem2_WID       |  out|    1|       m_axi|                                 gmem2|       pointer|
|m_axi_gmem2_WUSER     |  out|    1|       m_axi|                                 gmem2|       pointer|
|m_axi_gmem2_ARVALID   |  out|    1|       m_axi|                                 gmem2|       pointer|
|m_axi_gmem2_ARREADY   |   in|    1|       m_axi|                                 gmem2|       pointer|
|m_axi_gmem2_ARADDR    |  out|   64|       m_axi|                                 gmem2|       pointer|
|m_axi_gmem2_ARID      |  out|    1|       m_axi|                                 gmem2|       pointer|
|m_axi_gmem2_ARLEN     |  out|   32|       m_axi|                                 gmem2|       pointer|
|m_axi_gmem2_ARSIZE    |  out|    3|       m_axi|                                 gmem2|       pointer|
|m_axi_gmem2_ARBURST   |  out|    2|       m_axi|                                 gmem2|       pointer|
|m_axi_gmem2_ARLOCK    |  out|    2|       m_axi|                                 gmem2|       pointer|
|m_axi_gmem2_ARCACHE   |  out|    4|       m_axi|                                 gmem2|       pointer|
|m_axi_gmem2_ARPROT    |  out|    3|       m_axi|                                 gmem2|       pointer|
|m_axi_gmem2_ARQOS     |  out|    4|       m_axi|                                 gmem2|       pointer|
|m_axi_gmem2_ARREGION  |  out|    4|       m_axi|                                 gmem2|       pointer|
|m_axi_gmem2_ARUSER    |  out|    1|       m_axi|                                 gmem2|       pointer|
|m_axi_gmem2_RVALID    |   in|    1|       m_axi|                                 gmem2|       pointer|
|m_axi_gmem2_RREADY    |  out|    1|       m_axi|                                 gmem2|       pointer|
|m_axi_gmem2_RDATA     |   in|   32|       m_axi|                                 gmem2|       pointer|
|m_axi_gmem2_RLAST     |   in|    1|       m_axi|                                 gmem2|       pointer|
|m_axi_gmem2_RID       |   in|    1|       m_axi|                                 gmem2|       pointer|
|m_axi_gmem2_RFIFONUM  |   in|    9|       m_axi|                                 gmem2|       pointer|
|m_axi_gmem2_RUSER     |   in|    1|       m_axi|                                 gmem2|       pointer|
|m_axi_gmem2_RRESP     |   in|    2|       m_axi|                                 gmem2|       pointer|
|m_axi_gmem2_BVALID    |   in|    1|       m_axi|                                 gmem2|       pointer|
|m_axi_gmem2_BREADY    |  out|    1|       m_axi|                                 gmem2|       pointer|
|m_axi_gmem2_BRESP     |   in|    2|       m_axi|                                 gmem2|       pointer|
|m_axi_gmem2_BID       |   in|    1|       m_axi|                                 gmem2|       pointer|
|m_axi_gmem2_BUSER     |   in|    1|       m_axi|                                 gmem2|       pointer|
|sext_ln18             |   in|    9|     ap_none|                             sext_ln18|        scalar|
|zext_ln19             |   in|    4|     ap_none|                             zext_ln19|        scalar|
|X_data                |   in|   64|     ap_none|                                X_data|        scalar|
|sum_5_out             |  out|   32|      ap_vld|                             sum_5_out|       pointer|
|sum_5_out_ap_vld      |  out|    1|      ap_vld|                             sum_5_out|       pointer|
|sum2_out              |  out|   32|      ap_vld|                              sum2_out|       pointer|
|sum2_out_ap_vld       |  out|    1|      ap_vld|                              sum2_out|       pointer|
+----------------------+-----+-----+------------+--------------------------------------+--------------+

