Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Tue May 27 22:58:58 2025
| Host         : KusaBox2 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file nrz4_timing_summary_routed.rpt -pb nrz4_timing_summary_routed.pb -rpx nrz4_timing_summary_routed.rpx -warn_on_violation
| Design       : nrz4
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    4          inf        0.000                      0                    4           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 D_i[0]
                            (input port)
  Destination:            D_o[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.235ns  (logic 4.000ns (55.280%)  route 3.236ns (44.720%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R10                                               0.000     0.000 r  D_i[0] (IN)
                         net (fo=0)                   0.000     0.000    D_i[0]
    R10                  IBUF (Prop_ibuf_I_O)         0.986     0.986 r  D_i_IBUF[0]_inst/O
                         net (fo=4, routed)           1.510     2.495    D_o_OBUF[0]
    SLICE_X0Y54          LUT4 (Prop_lut4_I2_O)        0.150     2.645 r  D_o_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.726     4.371    D_o_OBUF[2]
    V11                  OBUF (Prop_obuf_I_O)         2.864     7.235 r  D_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.235    D_o[2]
    V11                                                               r  D_o[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_i[0]
                            (input port)
  Destination:            D_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.151ns  (logic 3.755ns (52.512%)  route 3.396ns (47.488%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R10                                               0.000     0.000 r  D_i[0] (IN)
                         net (fo=0)                   0.000     0.000    D_i[0]
    R10                  IBUF (Prop_ibuf_I_O)         0.986     0.986 r  D_i_IBUF[0]_inst/O
                         net (fo=4, routed)           1.724     2.710    D_o_OBUF[0]
    SLICE_X0Y54          LUT2 (Prop_lut2_I1_O)        0.124     2.834 r  D_o_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.671     4.505    D_o_OBUF[1]
    U14                  OBUF (Prop_obuf_I_O)         2.645     7.151 r  D_o_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.151    D_o[1]
    U14                                                               r  D_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_i[0]
                            (input port)
  Destination:            D_o[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.000ns  (logic 3.782ns (54.019%)  route 3.219ns (45.981%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R10                                               0.000     0.000 r  D_i[0] (IN)
                         net (fo=0)                   0.000     0.000    D_i[0]
    R10                  IBUF (Prop_ibuf_I_O)         0.986     0.986 r  D_i_IBUF[0]_inst/O
                         net (fo=4, routed)           1.510     2.495    D_o_OBUF[0]
    SLICE_X0Y54          LUT5 (Prop_lut5_I3_O)        0.124     2.619 r  D_o_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.709     4.329    D_o_OBUF[3]
    V10                  OBUF (Prop_obuf_I_O)         2.672     7.000 r  D_o_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.000    D_o[3]
    V10                                                               r  D_o[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_i[0]
                            (input port)
  Destination:            D_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.630ns  (logic 3.633ns (64.520%)  route 1.998ns (35.480%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R10                                               0.000     0.000 r  D_i[0] (IN)
                         net (fo=0)                   0.000     0.000    D_i[0]
    R10                  IBUF (Prop_ibuf_I_O)         0.986     0.986 r  D_i_IBUF[0]_inst/O
                         net (fo=4, routed)           1.998     2.983    D_o_OBUF[0]
    V14                  OBUF (Prop_obuf_I_O)         2.647     5.630 r  D_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.630    D_o[0]
    V14                                                               r  D_o[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 D_i[0]
                            (input port)
  Destination:            D_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.784ns  (logic 1.378ns (77.255%)  route 0.406ns (22.745%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R10                                               0.000     0.000 r  D_i[0] (IN)
                         net (fo=0)                   0.000     0.000    D_i[0]
    R10                  IBUF (Prop_ibuf_I_O)         0.214     0.214 r  D_i_IBUF[0]_inst/O
                         net (fo=4, routed)           0.406     0.620    D_o_OBUF[0]
    V14                  OBUF (Prop_obuf_I_O)         1.164     1.784 r  D_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.784    D_o[0]
    V14                                                               r  D_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_i[1]
                            (input port)
  Destination:            D_o[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.239ns  (logic 1.469ns (65.613%)  route 0.770ns (34.387%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T10                                               0.000     0.000 r  D_i[1] (IN)
                         net (fo=0)                   0.000     0.000    D_i[1]
    T10                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  D_i_IBUF[1]_inst/O
                         net (fo=3, routed)           0.419     0.654    D_i_IBUF[1]
    SLICE_X0Y54          LUT5 (Prop_lut5_I2_O)        0.045     0.699 r  D_o_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.351     1.051    D_o_OBUF[3]
    V10                  OBUF (Prop_obuf_I_O)         1.188     2.239 r  D_o_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.239    D_o[3]
    V10                                                               r  D_o[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_i[1]
                            (input port)
  Destination:            D_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.265ns  (logic 1.443ns (63.692%)  route 0.822ns (36.308%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T10                                               0.000     0.000 r  D_i[1] (IN)
                         net (fo=0)                   0.000     0.000    D_i[1]
    T10                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  D_i_IBUF[1]_inst/O
                         net (fo=3, routed)           0.480     0.716    D_i_IBUF[1]
    SLICE_X0Y54          LUT2 (Prop_lut2_I0_O)        0.045     0.761 r  D_o_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.342     1.103    D_o_OBUF[1]
    U14                  OBUF (Prop_obuf_I_O)         1.162     2.265 r  D_o_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.265    D_o[1]
    U14                                                               r  D_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_i[1]
                            (input port)
  Destination:            D_o[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.300ns  (logic 1.524ns (66.276%)  route 0.776ns (33.724%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T10                                               0.000     0.000 r  D_i[1] (IN)
                         net (fo=0)                   0.000     0.000    D_i[1]
    T10                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  D_i_IBUF[1]_inst/O
                         net (fo=3, routed)           0.419     0.654    D_i_IBUF[1]
    SLICE_X0Y54          LUT4 (Prop_lut4_I3_O)        0.048     0.702 r  D_o_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.357     1.059    D_o_OBUF[2]
    V11                  OBUF (Prop_obuf_I_O)         1.240     2.300 r  D_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.300    D_o[2]
    V11                                                               r  D_o[2] (OUT)
  -------------------------------------------------------------------    -------------------





