v++ -l xilZstdDecompressStream.xo xilMM2S.xo xilS2MM.xo -o zstd_decompress.xclbin -t hw -g --platform /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm --config config_link.cfg --optimize 2
Option Map File Used: '/share/xilinx/Vitis/2020.2/data/vitis/vpp/optMap.xml'

****** v++ v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ link can be found at:
	Reports: /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/zstd_decompress/_x/reports/link
	Log files: /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/zstd_decompress/_x/logs/link
Running Dispatch Server on port:38825
INFO: [v++ 60-1548] Creating build summary session with primary output /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/zstd_decompress/zstd_decompress.xclbin.link_summary, at Sun Jan  8 03:04:25 2023
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Sun Jan  8 03:04:25 2023
Running Rule Check Server on port:45537
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/zstd_decompress/_x/reports/link/v++_link_zstd_decompress_guidance.html', at Sun Jan  8 03:04:28 2023
INFO: [v++ 60-895]   Target platform: /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/hw/xilinx_zcu106_base_202010_1.xsa'
INFO: [v++ 60-629] Linking for hardware target
INFO: [v++ 60-423]   Target device: xilinx_zcu106_base_202010_1
INFO: [v++ 60-1332] Run 'run_link' status: Not started
INFO: [v++ 60-1443] [03:04:31] Run run_link: Step system_link: Started
INFO: [v++ 60-1453] Command Line: system_link --xo /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/zstd_decompress/xilZstdDecompressStream.xo --xo /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/zstd_decompress/xilMM2S.xo --xo /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/zstd_decompress/xilS2MM.xo --config /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/zstd_decompress/_x/link/int/syslinkConfig.ini --xpfm /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm --target hw --output_dir /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/zstd_decompress/_x/link/int --temp_dir /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/zstd_decompress/_x/link/sys_link
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/zstd_decompress/_x/link/run_link
INFO: [SYSTEM_LINK 60-1316] Initiating connection to rulecheck server, at Sun Jan  8 03:04:35 2023
INFO: [SYSTEM_LINK 82-70] Extracting xo v3 file /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/zstd_decompress/xilZstdDecompressStream.xo
INFO: [SYSTEM_LINK 82-70] Extracting xo v3 file /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/zstd_decompress/xilMM2S.xo
INFO: [SYSTEM_LINK 82-70] Extracting xo v3 file /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/zstd_decompress/xilS2MM.xo
INFO: [SYSTEM_LINK 82-53] Creating IP database /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/zstd_decompress/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-38] [03:04:36] build_xd_ip_db started: /share/xilinx/Vitis/2020.2/bin/build_xd_ip_db -ip_search 0  -sds-pf /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/zstd_decompress/_x/link/sys_link/xilinx_zcu106_base_202010_1.hpfm -clkid 0 -ip /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/zstd_decompress/_x/link/sys_link/iprepo/xilinx_com_hls_xilZstdDecompressStream_1_0,xilZstdDecompressStream -ip /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/zstd_decompress/_x/link/sys_link/iprepo/xilinx_com_hls_xilMM2S_1_0,xilMM2S -ip /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/zstd_decompress/_x/link/sys_link/iprepo/xilinx_com_hls_xilS2MM_1_0,xilS2MM -o /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/zstd_decompress/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-37] [03:04:51] build_xd_ip_db finished successfully
Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 1620.566 ; gain = 0.000 ; free physical = 108063 ; free virtual = 214791
INFO: [SYSTEM_LINK 82-51] Create system connectivity graph
INFO: [SYSTEM_LINK 82-102] Applying explicit connections to the system connectivity graph: /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/zstd_decompress/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [SYSTEM_LINK 82-38] [03:04:51] cfgen started: /share/xilinx/Vitis/2020.2/bin/cfgen  -nk xilMM2S:6:xilMM2S_1.xilMM2S_2.xilMM2S_3.xilMM2S_4.xilMM2S_5.xilMM2S_6 -nk xilS2MM:6:xilS2MM_1.xilS2MM_2.xilS2MM_3.xilS2MM_4.xilS2MM_5.xilS2MM_6 -nk xilZstdDecompressStream:6:xilZstdDecompressStream_1.xilZstdDecompressStream_2.xilZstdDecompressStream_3.xilZstdDecompressStream_4.xilZstdDecompressStream_5.xilZstdDecompressStream_6 -sc xilMM2S_1.outStream:xilZstdDecompressStream_1.inaxistreamd -sc xilZstdDecompressStream_1.outaxistreamd:xilS2MM_1.inStream -sc xilMM2S_2.outStream:xilZstdDecompressStream_2.inaxistreamd -sc xilZstdDecompressStream_2.outaxistreamd:xilS2MM_2.inStream -sc xilMM2S_3.outStream:xilZstdDecompressStream_3.inaxistreamd -sc xilZstdDecompressStream_3.outaxistreamd:xilS2MM_3.inStream -sc xilMM2S_4.outStream:xilZstdDecompressStream_4.inaxistreamd -sc xilZstdDecompressStream_4.outaxistreamd:xilS2MM_4.inStream -sc xilMM2S_5.outStream:xilZstdDecompressStream_5.inaxistreamd -sc xilZstdDecompressStream_5.outaxistreamd:xilS2MM_5.inStream -sc xilMM2S_6.outStream:xilZstdDecompressStream_6.inaxistreamd -sc xilZstdDecompressStream_6.outaxistreamd:xilS2MM_6.inStream -dmclkid 0 -r /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/zstd_decompress/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/zstd_decompress/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [CFGEN 83-0] Kernel Specs: 
INFO: [CFGEN 83-0]   kernel: xilMM2S, num: 6  {xilMM2S_1 xilMM2S_2 xilMM2S_3 xilMM2S_4 xilMM2S_5 xilMM2S_6}
INFO: [CFGEN 83-0]   kernel: xilS2MM, num: 6  {xilS2MM_1 xilS2MM_2 xilS2MM_3 xilS2MM_4 xilS2MM_5 xilS2MM_6}
INFO: [CFGEN 83-0]   kernel: xilZstdDecompressStream, num: 6  {xilZstdDecompressStream_1 xilZstdDecompressStream_2 xilZstdDecompressStream_3 xilZstdDecompressStream_4 xilZstdDecompressStream_5 xilZstdDecompressStream_6}
INFO: [CFGEN 83-0] Stream Specs: 
INFO: [CFGEN 83-0]   xilMM2S_1.outStream => xilZstdDecompressStream_1.inaxistreamd
INFO: [CFGEN 83-0]   xilZstdDecompressStream_1.outaxistreamd => xilS2MM_1.inStream
INFO: [CFGEN 83-0]   xilMM2S_2.outStream => xilZstdDecompressStream_2.inaxistreamd
INFO: [CFGEN 83-0]   xilZstdDecompressStream_2.outaxistreamd => xilS2MM_2.inStream
INFO: [CFGEN 83-0]   xilMM2S_3.outStream => xilZstdDecompressStream_3.inaxistreamd
INFO: [CFGEN 83-0]   xilZstdDecompressStream_3.outaxistreamd => xilS2MM_3.inStream
INFO: [CFGEN 83-0]   xilMM2S_4.outStream => xilZstdDecompressStream_4.inaxistreamd
INFO: [CFGEN 83-0]   xilZstdDecompressStream_4.outaxistreamd => xilS2MM_4.inStream
INFO: [CFGEN 83-0]   xilMM2S_5.outStream => xilZstdDecompressStream_5.inaxistreamd
INFO: [CFGEN 83-0]   xilZstdDecompressStream_5.outaxistreamd => xilS2MM_5.inStream
INFO: [CFGEN 83-0]   xilMM2S_6.outStream => xilZstdDecompressStream_6.inaxistreamd
INFO: [CFGEN 83-0]   xilZstdDecompressStream_6.outaxistreamd => xilS2MM_6.inStream
INFO: [CFGEN 83-2226] Inferring mapping for argument xilMM2S_1.in to HP0
INFO: [CFGEN 83-2226] Inferring mapping for argument xilMM2S_2.in to HP0
INFO: [CFGEN 83-2226] Inferring mapping for argument xilMM2S_3.in to HP0
INFO: [CFGEN 83-2226] Inferring mapping for argument xilMM2S_4.in to HP0
INFO: [CFGEN 83-2226] Inferring mapping for argument xilMM2S_5.in to HP0
INFO: [CFGEN 83-2226] Inferring mapping for argument xilMM2S_6.in to HP0
INFO: [CFGEN 83-2226] Inferring mapping for argument xilS2MM_1.out to HP0
INFO: [CFGEN 83-2226] Inferring mapping for argument xilS2MM_1.encoded_size to HP0
INFO: [CFGEN 83-2226] Inferring mapping for argument xilS2MM_1.status_flag to HP0
INFO: [CFGEN 83-2226] Inferring mapping for argument xilS2MM_2.out to HP0
INFO: [CFGEN 83-2226] Inferring mapping for argument xilS2MM_2.encoded_size to HP0
INFO: [CFGEN 83-2226] Inferring mapping for argument xilS2MM_2.status_flag to HP0
INFO: [CFGEN 83-2226] Inferring mapping for argument xilS2MM_3.out to HP0
INFO: [CFGEN 83-2226] Inferring mapping for argument xilS2MM_3.encoded_size to HP0
INFO: [CFGEN 83-2226] Inferring mapping for argument xilS2MM_3.status_flag to HP0
INFO: [CFGEN 83-2226] Inferring mapping for argument xilS2MM_4.out to HP0
INFO: [CFGEN 83-2226] Inferring mapping for argument xilS2MM_4.encoded_size to HP0
INFO: [CFGEN 83-2226] Inferring mapping for argument xilS2MM_4.status_flag to HP0
INFO: [CFGEN 83-2226] Inferring mapping for argument xilS2MM_5.out to HP0
INFO: [CFGEN 83-2226] Inferring mapping for argument xilS2MM_5.encoded_size to HP0
INFO: [CFGEN 83-2226] Inferring mapping for argument xilS2MM_5.status_flag to HP0
INFO: [CFGEN 83-2226] Inferring mapping for argument xilS2MM_6.out to HP0
INFO: [CFGEN 83-2226] Inferring mapping for argument xilS2MM_6.encoded_size to HP0
INFO: [CFGEN 83-2226] Inferring mapping for argument xilS2MM_6.status_flag to HP0
INFO: [SYSTEM_LINK 82-37] [03:05:01] cfgen finished successfully
Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1620.566 ; gain = 0.000 ; free physical = 107984 ; free virtual = 214719
INFO: [SYSTEM_LINK 82-52] Create top-level block diagram
INFO: [SYSTEM_LINK 82-38] [03:05:01] cf2bd started: /share/xilinx/Vitis/2020.2/bin/cf2bd  --linux --trace_buffer 1024 --input_file /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/zstd_decompress/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml --ip_db /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/zstd_decompress/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml --cf_name dr --working_dir /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/zstd_decompress/_x/link/sys_link/_sysl/.xsd --temp_dir /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/zstd_decompress/_x/link/sys_link --output_dir /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/zstd_decompress/_x/link/int
INFO: [CF2BD 82-31] Launching cf2xd: cf2xd -linux -trace-buffer 1024 -i /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/zstd_decompress/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml -r /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/zstd_decompress/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o dr.xml
INFO: [CF2BD 82-28] cf2xd finished successfully
INFO: [CF2BD 82-31] Launching cf_xsd: cf_xsd -disable-address-gen -dn dr -dp /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/zstd_decompress/_x/link/sys_link/_sysl/.xsd
INFO: [CF2BD 82-28] cf_xsd finished successfully
INFO: [SYSTEM_LINK 82-37] [03:05:21] cf2bd finished successfully
Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1620.566 ; gain = 0.000 ; free physical = 107877 ; free virtual = 214626
INFO: [v++ 60-1441] [03:05:21] Run run_link: Step system_link: Completed
Time (s): cpu = 00:00:54 ; elapsed = 00:00:50 . Memory (MB): peak = 1577.559 ; gain = 0.000 ; free physical = 107920 ; free virtual = 214665
INFO: [v++ 60-1443] [03:05:21] Run run_link: Step cf2sw: Started
INFO: [v++ 60-1453] Command Line: cf2sw -sdsl /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/zstd_decompress/_x/link/int/sdsl.dat -rtd /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/zstd_decompress/_x/link/int/cf2sw.rtd -nofilter /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/zstd_decompress/_x/link/int/cf2sw_full.rtd -xclbin /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/zstd_decompress/_x/link/int/xclbin_orig.xml -o /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/zstd_decompress/_x/link/int/xclbin_orig.1.xml
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/zstd_decompress/_x/link/run_link
INFO: [v++ 60-1441] [03:05:41] Run run_link: Step cf2sw: Completed
Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1577.559 ; gain = 0.000 ; free physical = 107829 ; free virtual = 214581
INFO: [v++ 60-1443] [03:05:41] Run run_link: Step rtd2_system_diagram: Started
INFO: [v++ 60-1453] Command Line: rtd2SystemDiagram
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/zstd_decompress/_x/link/run_link
INFO: [v++ 60-1441] [03:05:44] Run run_link: Step rtd2_system_diagram: Completed
Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 1577.559 ; gain = 0.000 ; free physical = 107484 ; free virtual = 214236
INFO: [v++ 60-1443] [03:05:44] Run run_link: Step vpl: Started
INFO: [v++ 60-1453] Command Line: vpl -t hw -f /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm -g --remote_ip_cache /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/zstd_decompress/.ipcache --output_dir /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/zstd_decompress/_x/link/int --log_dir /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/zstd_decompress/_x/logs/link --report_dir /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/zstd_decompress/_x/reports/link --config /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/zstd_decompress/_x/link/int/vplConfig.ini -k /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/zstd_decompress/_x/link/int/kernel_info.dat --webtalk_flag Vitis --temp_dir /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/zstd_decompress/_x/link --no-info --iprepo /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/zstd_decompress/_x/link/int/xo/ip_repo/xilinx_com_hls_xilZstdDecompressStream_1_0 --iprepo /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/zstd_decompress/_x/link/int/xo/ip_repo/xilinx_com_hls_xilS2MM_1_0 --iprepo /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/zstd_decompress/_x/link/int/xo/ip_repo/xilinx_com_hls_xilMM2S_1_0 --messageDb /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/zstd_decompress/_x/link/run_link/vpl.pb /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/zstd_decompress/_x/link/int/dr.bd.tcl
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/zstd_decompress/_x/link/run_link

****** vpl v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [VPL 60-839] Read in kernel information from file '/home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/zstd_decompress/_x/link/int/kernel_info.dat'.
INFO: [VPL 60-423]   Target device: xilinx_zcu106_base_202010_1
INFO: [VPL 60-1032] Extracting hardware platform to /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/zstd_decompress/_x/link/vivado/vpl/.local/hw_platform
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.
[03:06:18] Run vpl: Step create_project: Started
Creating Vivado project.
[03:06:38] Run vpl: Step create_project: Completed
[03:06:38] Run vpl: Step create_bd: Started
[03:07:03] Run vpl: Step create_bd: Completed
[03:07:03] Run vpl: Step update_bd: Started
[03:07:04] Run vpl: Step update_bd: Completed
[03:07:04] Run vpl: Step generate_target: Started
[03:08:20] Run vpl: Step generate_target: RUNNING...
[03:09:36] Run vpl: Step generate_target: RUNNING...
[03:09:53] Run vpl: Step generate_target: Completed
[03:09:53] Run vpl: Step config_hw_runs: Started
[03:10:01] Run vpl: Step config_hw_runs: Completed
[03:10:01] Run vpl: Step synth: Started
[03:11:02] Block-level synthesis in progress, 0 of 23 jobs complete, 5 jobs running.
[03:11:33] Block-level synthesis in progress, 0 of 23 jobs complete, 5 jobs running.
[03:12:03] Block-level synthesis in progress, 0 of 23 jobs complete, 5 jobs running.
[03:12:34] Block-level synthesis in progress, 0 of 23 jobs complete, 5 jobs running.
[03:13:04] Block-level synthesis in progress, 0 of 23 jobs complete, 5 jobs running.
[03:13:34] Block-level synthesis in progress, 1 of 23 jobs complete, 4 jobs running.
[03:14:04] Block-level synthesis in progress, 2 of 23 jobs complete, 3 jobs running.
[03:14:34] Block-level synthesis in progress, 4 of 23 jobs complete, 1 job running.
[03:15:05] Block-level synthesis in progress, 4 of 23 jobs complete, 1 job running.
[03:15:35] Block-level synthesis in progress, 5 of 23 jobs complete, 0 jobs running.
[03:16:05] Block-level synthesis in progress, 5 of 23 jobs complete, 1 job running.
[03:16:35] Block-level synthesis in progress, 5 of 23 jobs complete, 1 job running.
[03:17:05] Block-level synthesis in progress, 5 of 23 jobs complete, 1 job running.
[03:17:36] Block-level synthesis in progress, 5 of 23 jobs complete, 1 job running.
[03:18:06] Block-level synthesis in progress, 5 of 23 jobs complete, 1 job running.
[03:18:36] Block-level synthesis in progress, 5 of 23 jobs complete, 1 job running.
[03:19:06] Block-level synthesis in progress, 5 of 23 jobs complete, 1 job running.
[03:19:15] Run vpl: Step synth: Completed
[03:19:15] Run vpl: Step impl: Started
[03:24:17] Finished 2nd of 6 tasks (FPGA linking synthesized kernels to platform). Elapsed time: 00h 18m 28s 

[03:24:17] Starting logic optimization..
[03:24:47] Phase 1 Retarget
[03:25:18] Phase 2 Constant propagation
[03:25:18] Phase 3 Sweep
[03:25:18] Phase 4 BUFG optimization
[03:25:48] Phase 5 Shift Register Optimization
[03:25:48] Phase 6 Post Processing Netlist
[03:30:50] Finished 3rd of 6 tasks (FPGA logic optimization). Elapsed time: 00h 06m 32s 

[03:30:50] Starting logic placement..
[03:30:50] Phase 1 Placer Initialization
[03:30:50] Phase 1.1 Placer Initialization Netlist Sorting
[03:30:50] Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
[03:31:20] Phase 1.3 Build Placer Netlist Model
[03:32:51] Phase 1.4 Constrain Clocks/Macros
[03:32:51] Phase 2 Global Placement
[03:32:51] Phase 2.1 Floorplanning
[03:33:21] Phase 2.1.1 Partition Driven Placement
[03:33:21] Phase 2.1.1.1 PBP: Partition Driven Placement
[03:38:24] Phase 2.1.1.2 PBP: Clock Region Placement
[03:38:24] Phase 2.1.1.3 PBP: Discrete Incremental
[03:38:24] Phase 2.1.1.4 PBP: Compute Congestion
[03:38:24] Phase 2.1.1.5 PBP: Macro Placement
[03:38:24] Phase 2.1.1.6 PBP: UpdateTiming
[03:38:55] Phase 2.1.1.7 PBP: Add part constraints
[03:38:55] Phase 2.2 Update Timing before SLR Path Opt
[03:38:55] Phase 2.3 Global Placement Core
[03:45:29] Phase 2.3.1 Physical Synthesis In Placer
[03:48:31] Phase 3 Detail Placement
[03:48:31] Phase 3.1 Commit Multi Column Macros
[03:48:31] Phase 3.2 Commit Most Macros & LUTRAMs
[03:50:02] Phase 3.3 Small Shape DP
[03:50:02] Phase 3.3.1 Small Shape Clustering
[03:51:33] Phase 3.3.2 Flow Legalize Slice Clusters
[03:51:33] Phase 3.3.3 Slice Area Swap
[03:53:35] Phase 3.4 Re-assign LUT pins
[03:54:05] Phase 3.5 Pipeline Register Optimization
[03:54:35] Phase 4 Post Placement Optimization and Clean-Up
[03:54:35] Phase 4.1 Post Commit Optimization
[03:55:36] Phase 4.1.1 Post Placement Optimization
[03:55:36] Phase 4.1.1.1 BUFG Insertion
[03:55:36] Phase 1 Physical Synthesis Initialization
[03:56:37] Phase 4.2 Post Placement Cleanup
[03:56:37] Phase 4.3 Placer Reporting
[03:56:37] Phase 4.3.1 Print Estimated Congestion
[03:57:08] Phase 4.4 Final Placement Cleanup
[03:58:08] Finished 4th of 6 tasks (FPGA logic placement). Elapsed time: 00h 27m 18s 

[03:58:08] Starting logic routing..
[03:58:38] Phase 1 Build RT Design
[03:59:39] Phase 2 Router Initialization
[03:59:39] Phase 2.1 Fix Topology Constraints
[03:59:39] Phase 2.2 Pre Route Cleanup
[03:59:39] Phase 2.3 Global Clock Net Routing
[04:00:10] Phase 2.4 Update Timing
[04:02:42] Phase 3 Initial Routing
[04:02:42] Phase 3.1 Global Routing
[04:03:43] Phase 4 Rip-up And Reroute
[04:03:43] Phase 4.1 Global Iteration 0
[04:14:52] Phase 4.2 Global Iteration 1
[04:15:53] Phase 4.3 Global Iteration 2
[04:16:23] Phase 5 Delay and Skew Optimization
[04:16:23] Phase 5.1 Delay CleanUp
[04:16:23] Phase 5.2 Clock Skew Optimization
[04:16:23] Phase 6 Post Hold Fix
[04:16:23] Phase 6.1 Hold Fix Iter
[04:16:54] Phase 6.1.1 Update Timing
[04:17:24] Phase 7 Route finalize
[04:17:24] Phase 8 Verifying routed nets
[04:17:24] Phase 9 Depositing Routes
[04:17:55] Phase 10 Post Router Timing
[04:18:25] Finished 5th of 6 tasks (FPGA routing). Elapsed time: 00h 20m 16s 

[04:18:25] Starting bitstream generation..
[04:25:00] Creating bitmap...
[04:26:29] Writing bitstream ./zcu106_base_wrapper.bit...
[04:26:29] Finished 6th of 6 tasks (FPGA bitstream generation). Elapsed time: 00h 08m 04s 
[04:26:29] Run vpl: Step impl: Completed
[04:26:29] Run vpl: FINISHED. Run Status: impl Complete!
INFO: [v++ 60-1441] [04:26:30] Run run_link: Step vpl: Completed
Time (s): cpu = 00:00:58 ; elapsed = 01:20:46 . Memory (MB): peak = 1577.559 ; gain = 0.000 ; free physical = 107764 ; free virtual = 215223
INFO: [v++ 60-1443] [04:26:30] Run run_link: Step rtdgen: Started
INFO: [v++ 60-1453] Command Line: rtdgen
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/zstd_decompress/_x/link/run_link
INFO: [v++ 60-1453] Command Line: cf2sw -a /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/zstd_decompress/_x/link/int/address_map.xml -sdsl /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/zstd_decompress/_x/link/int/sdsl.dat -xclbin /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/zstd_decompress/_x/link/int/xclbin_orig.xml -rtd /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/zstd_decompress/_x/link/int/zstd_decompress.rtd -o /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/zstd_decompress/_x/link/int/zstd_decompress.xml
INFO: [v++ 60-1652] Cf2sw returned exit code: 0
INFO: [v++ 60-2311] HPISystemDiagram::writeSystemDiagramAfterRunningVivado, rtdInputFilePath: /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/zstd_decompress/_x/link/int/zstd_decompress.rtd
INFO: [v++ 60-2312] HPISystemDiagram::writeSystemDiagramAfterRunningVivado, systemDiagramOutputFilePath: /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/zstd_decompress/_x/link/int/systemDiagramModelSlrBaseAddress.json
INFO: [v++ 60-1618] Launching 
INFO: [v++ 60-1441] [04:26:50] Run run_link: Step rtdgen: Completed
Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1577.559 ; gain = 0.000 ; free physical = 108754 ; free virtual = 216216
INFO: [v++ 60-1443] [04:26:50] Run run_link: Step xclbinutil: Started
INFO: [v++ 60-1453] Command Line: xclbinutil --add-section BITSTREAM:RAW:/home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/zstd_decompress/_x/link/int/system.bit --force --target hw --key-value SYS:dfx_enable:false --add-section :JSON:/home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/zstd_decompress/_x/link/int/zstd_decompress.rtd --add-section CLOCK_FREQ_TOPOLOGY:JSON:/home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/zstd_decompress/_x/link/int/zstd_decompress_xml.rtd --add-section BUILD_METADATA:JSON:/home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/zstd_decompress/_x/link/int/zstd_decompress_build.rtd --add-section EMBEDDED_METADATA:RAW:/home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/zstd_decompress/_x/link/int/zstd_decompress.xml --add-section SYSTEM_METADATA:RAW:/home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/zstd_decompress/_x/link/int/systemDiagramModelSlrBaseAddress.json --key-value SYS:PlatformVBNV:xilinx_zcu106_zcu106_base_1_0 --output /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/zstd_decompress/zstd_decompress.xclbin
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/zstd_decompress/_x/link/run_link
XRT Build Version: 2.12.427 (2021.2)
       Build Date: 2021-10-08 22:06:50
          Hash ID: 2719b6027e185000fc49783171631db03fc0ef79
Creating a default 'in-memory' xclbin image.

Section: 'BITSTREAM'(0) was successfully added.
Size   : 19311216 bytes
Format : RAW
File   : '/home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/zstd_decompress/_x/link/int/system.bit'

Section: 'MEM_TOPOLOGY'(6) was successfully added.
Format : JSON
File   : 'mem_topology'

Section: 'IP_LAYOUT'(8) was successfully added.
Format : JSON
File   : 'ip_layout'

Section: 'CONNECTIVITY'(7) was successfully added.
Format : JSON
File   : 'connectivity'
WARNING: Skipping CLOCK_FREQ_TOPOLOGY section for count size is zero.
WARNING: Section 'CLOCK_FREQ_TOPOLOGY' content is empty.  No data in the given JSON file.

Section: 'CLOCK_FREQ_TOPOLOGY'(11) was empty.  No action taken.
Format : JSON
File   : '/home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/zstd_decompress/_x/link/int/zstd_decompress_xml.rtd'

Section: 'BUILD_METADATA'(14) was successfully added.
Size   : 5998 bytes
Format : JSON
File   : '/home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/zstd_decompress/_x/link/int/zstd_decompress_build.rtd'

Section: 'EMBEDDED_METADATA'(2) was successfully added.
Size   : 48789 bytes
Format : RAW
File   : '/home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/zstd_decompress/_x/link/int/zstd_decompress.xml'

Section: 'SYSTEM_METADATA'(22) was successfully added.
Size   : 37109 bytes
Format : RAW
File   : '/home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/zstd_decompress/_x/link/int/systemDiagramModelSlrBaseAddress.json'
Successfully wrote (19432303 bytes) to the output file: /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/zstd_decompress/zstd_decompress.xclbin
Leaving xclbinutil.
INFO: [v++ 60-1441] [04:26:50] Run run_link: Step xclbinutil: Completed
Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.35 . Memory (MB): peak = 1577.559 ; gain = 0.000 ; free physical = 108735 ; free virtual = 216214
INFO: [v++ 60-1443] [04:26:50] Run run_link: Step xclbinutilinfo: Started
INFO: [v++ 60-1453] Command Line: xclbinutil --quiet --force --info /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/zstd_decompress/zstd_decompress.xclbin.info --input /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/zstd_decompress/zstd_decompress.xclbin
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/zstd_decompress/_x/link/run_link
INFO: [v++ 60-1441] [04:26:51] Run run_link: Step xclbinutilinfo: Completed
Time (s): cpu = 00:00:00.81 ; elapsed = 00:00:00.91 . Memory (MB): peak = 1577.559 ; gain = 0.000 ; free physical = 108735 ; free virtual = 216215
INFO: [v++ 60-1443] [04:26:51] Run run_link: Step generate_sc_driver: Started
INFO: [v++ 60-1453] Command Line: 
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/zstd_decompress/_x/link/run_link
INFO: [v++ 60-1441] [04:26:51] Run run_link: Step generate_sc_driver: Completed
Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1577.559 ; gain = 0.000 ; free physical = 108735 ; free virtual = 216215
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/zstd_decompress/_x/reports/link/system_estimate_zstd_decompress.xtxt
INFO: [v++ 60-2397] Platform default or user specified output type sd_card detected but is not a supported output for v++ --link. Use the v++ --package option instead to create SD card output.
INFO: [v++ 60-586] Created zstd_decompress.xclbin
INFO: [v++ 60-1307] Run completed. Additional information can be found in:
	Guidance: /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/zstd_decompress/_x/reports/link/v++_link_zstd_decompress_guidance.html
	Timing Report: /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/zstd_decompress/_x/reports/link/imp/impl_1_zcu106_base_wrapper_timing_summary_routed.rpt
	Vivado Log: /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/zstd_decompress/_x/logs/link/vivado.log
	Steps Log File: /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/zstd_decompress/_x/logs/link/link.steps.log

INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/zstd_decompress/zstd_decompress.xclbin.link_summary 
INFO: [v++ 60-791] Total elapsed time: 1h 22m 37s
INFO: [v++ 60-1653] Closing dispatch client.
