--------------- Build Started: 05/12/2014 14:33:37 Project: CapSense_CSD_Design01, Configuration: DP8051 Keil 9.51 Debug ---------------
Project 3 of 3: Initializing Build...
ADD: pft.M0025: error: Clock Error: (The source clock's frequency is unknown. Source clocks must have a known frequency or an explicit divider must be used.).
 * C:\Users\akashbad\Documents\6.115\Final Project\LauncherController.cydsn\USB_UART01.cydsn\USB_UART01.cydwr (BUS_CLK)
ADD: pft.M0025: error: Clock Error: (Source clock 'BUS_CLK' contains an error.  Address the error on 'BUS_CLK' or select another source for this clock.).
 * C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\USBFS_v2_60\PSoC3\USBFS_v2_60.cysch (Instance: Clock_vbus)
 * C:\Users\akashbad\Documents\6.115\Final Project\LauncherController.cydsn\USB_UART01.cydsn\USB_UART01.cydwr (USBUART_1_Clock_vbus)
Error: cdf.M0005: CyDsFit aborted due to errors, please address all errors and rerun CyDsFit. (App=cydsfit)
cydsfit.exe "-.appdatapath" "C:\Users\akashbad\AppData\Local\Cypress Semiconductor\PSoC Creator\3.0" "-.fdsnotice" "-.fdswarpdepfile=warp_dependencies.txt" "-.fdselabdepfile=elab_dependencies.txt" "-.fdsbldfile=generated_files.txt" "-p" "C:\Users\akashbad\Documents\6.115\Final Project\LauncherController.cydsn\CapSense_CSD_Design01.cydsn\CapSense_CSD_Design01.cyprj" "-d" "CY8C3244AXA-153" "-s" "C:\Users\akashbad\Documents\6.115\Final Project\LauncherController.cydsn\CapSense_CSD_Design01.cydsn\Generated_Source\PSoC3" "--" "-yv2" "-v3" "-ygs" "-q10" "-o2" "-.fftcfgtype=BE" "-.fasautosel=full"
Elaborating Design...
HDL Generation ...
Synthesis ...
Place and Route ...
Tech mapping ...
Info: mpr.M0037: Unused pieces of the design have been optimized out. See the Tech mapping section of the report file for details. (App=cydsfit)
Analog Placement ...
Log: apr.M0058: The analog placement iterative improvement is 38% done. (App=cydsfit)
Log: apr.M0058: The analog placement iterative improvement is 89% done. (App=cydsfit)
Analog Routing ...
Digital Placement ...
Digital Routing ...
--------------- Build Succeeded: 05/12/2014 14:33:55 ---------------
