// Seed: 892108315
module module_0 ();
  wire id_2, id_3;
  id_4(
      1
  );
  wire id_5, id_6, id_7, id_8;
endmodule
module module_1 (
    output uwire id_0,
    output tri0 id_1,
    input uwire id_2,
    input tri1 id_3,
    output tri0 id_4,
    input supply1 id_5,
    output wor id_6,
    output supply1 id_7,
    input tri0 id_8,
    input wor id_9,
    output tri1 id_10,
    input tri1 id_11,
    input tri1 id_12
);
  assign id_1 = !id_11;
  module_0 modCall_1 ();
endmodule
