-- ==============================================================
-- Generated by Vitis HLS v2025.1.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity top_kernel_top_kernel_Pipeline_VITIS_LOOP_74_7 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    C_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
    C_ce0 : OUT STD_LOGIC;
    C_we0 : OUT STD_LOGIC;
    C_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    C_address1 : OUT STD_LOGIC_VECTOR (13 downto 0);
    C_ce1 : OUT STD_LOGIC;
    C_we1 : OUT STD_LOGIC;
    C_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
    scale_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_8_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_16_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_24_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_32_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_40_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_48_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_56_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_1_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_9_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_17_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_25_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_33_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_41_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_49_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_57_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_2_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_10_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_18_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_26_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_34_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_42_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_50_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_58_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_3_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_11_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_19_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_27_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_35_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_43_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_51_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_59_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_4_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_12_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_20_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_28_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_36_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_44_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_52_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_60_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_5_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_13_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_21_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_29_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_37_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_45_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_53_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_61_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_6_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_14_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_22_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_30_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_38_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_46_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_54_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_62_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_7_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_15_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_23_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_31_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_39_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_47_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_55_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_63_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_ce0 : OUT STD_LOGIC;
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_ce0 : OUT STD_LOGIC;
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_ce0 : OUT STD_LOGIC;
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_ce0 : OUT STD_LOGIC;
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_ce0 : OUT STD_LOGIC;
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_ce0 : OUT STD_LOGIC;
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_ce0 : OUT STD_LOGIC;
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_ce0 : OUT STD_LOGIC;
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_q0 : IN STD_LOGIC_VECTOR (23 downto 0) );
end;


architecture behav of top_kernel_top_kernel_Pipeline_VITIS_LOOP_74_7 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_ST_fsm_pp0_stage1 : STD_LOGIC_VECTOR (3 downto 0) := "0010";
    constant ap_ST_fsm_pp0_stage2 : STD_LOGIC_VECTOR (3 downto 0) := "0100";
    constant ap_ST_fsm_pp0_stage3 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv12_0 : STD_LOGIC_VECTOR (11 downto 0) := "000000000000";
    constant ap_const_lv32_2F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101111";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_27 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100111";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_29 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101001";
    constant ap_const_lv7_7F : STD_LOGIC_VECTOR (6 downto 0) := "1111111";
    constant ap_const_lv32_28 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101000";
    constant ap_const_lv8_FF : STD_LOGIC_VECTOR (7 downto 0) := "11111111";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv12_800 : STD_LOGIC_VECTOR (11 downto 0) := "100000000000";
    constant ap_const_lv12_1 : STD_LOGIC_VECTOR (11 downto 0) := "000000000001";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv3_2 : STD_LOGIC_VECTOR (2 downto 0) := "010";
    constant ap_const_lv3_3 : STD_LOGIC_VECTOR (2 downto 0) := "011";
    constant ap_const_lv3_4 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_lv3_5 : STD_LOGIC_VECTOR (2 downto 0) := "101";
    constant ap_const_lv3_6 : STD_LOGIC_VECTOR (2 downto 0) := "110";
    constant ap_const_lv3_7 : STD_LOGIC_VECTOR (2 downto 0) := "111";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv24_7FFFFF : STD_LOGIC_VECTOR (23 downto 0) := "011111111111111111111111";
    constant ap_const_lv24_800000 : STD_LOGIC_VECTOR (23 downto 0) := "100000000000000000000000";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage1 : signal is "none";
    signal ap_block_pp0_stage1_subdone : BOOLEAN;
    signal ap_enable_reg_pp0_iter0_reg : STD_LOGIC := '0';
    signal icmp_ln74_reg_2671 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage1 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage3 : signal is "none";
    signal ap_block_pp0_stage3_subdone : BOOLEAN;
    signal icmp_ln74_fu_945_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal trunc_ln83_fu_961_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln83_reg_2675 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln83_reg_2675_pp0_iter1_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_1_fu_977_p19 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_1_reg_2727 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_9_fu_1017_p19 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_9_reg_2732 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_18_fu_1057_p19 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_18_reg_2737 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_27_fu_1097_p19 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_27_reg_2742 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_36_fu_1137_p19 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_36_reg_2747 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_45_fu_1177_p19 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_45_reg_2752 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_54_fu_1217_p19 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_54_reg_2757 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_63_fu_1257_p19 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_63_reg_2762 : STD_LOGIC_VECTOR (23 downto 0);
    signal select_ln83_3_fu_1453_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal select_ln83_3_reg_2767 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_block_pp0_stage1_11001 : BOOLEAN;
    signal select_ln83_7_fu_1612_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal select_ln83_7_reg_2772 : STD_LOGIC_VECTOR (23 downto 0);
    signal top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_reg_2777 : STD_LOGIC_VECTOR (23 downto 0);
    signal top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_load_reg_2782 : STD_LOGIC_VECTOR (23 downto 0);
    signal top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_load_reg_2787 : STD_LOGIC_VECTOR (23 downto 0);
    signal top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_load_reg_2792 : STD_LOGIC_VECTOR (23 downto 0);
    signal top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_reg_2797 : STD_LOGIC_VECTOR (23 downto 0);
    signal top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_reg_2802 : STD_LOGIC_VECTOR (23 downto 0);
    signal select_ln83_11_fu_1794_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal select_ln83_11_reg_2807 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_CS_fsm_pp0_stage2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage2 : signal is "none";
    signal ap_block_pp0_stage2_11001 : BOOLEAN;
    signal select_ln83_15_fu_1952_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal select_ln83_15_reg_2812 : STD_LOGIC_VECTOR (23 downto 0);
    signal select_ln83_19_fu_2134_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal select_ln83_19_reg_2817 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_block_pp0_stage3_11001 : BOOLEAN;
    signal select_ln83_23_fu_2292_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal select_ln83_23_reg_2822 : STD_LOGIC_VECTOR (23 downto 0);
    signal select_ln83_27_fu_2474_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal select_ln83_27_reg_2827 : STD_LOGIC_VECTOR (23 downto 0);
    signal select_ln83_31_fu_2632_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal select_ln83_31_reg_2832 : STD_LOGIC_VECTOR (23 downto 0);
    signal zext_ln83_fu_965_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal zext_ln83_2_fu_1627_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage2 : BOOLEAN;
    signal zext_ln83_4_fu_1639_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln83_6_fu_1967_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage3 : BOOLEAN;
    signal zext_ln83_8_fu_1979_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln83_10_fu_2307_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln83_12_fu_2319_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln83_14_fu_2647_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage1 : BOOLEAN;
    signal zext_ln83_16_fu_2659_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal idx_fu_244 : STD_LOGIC_VECTOR (11 downto 0) := "000000000000";
    signal idx_2_fu_951_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_sig_allocacmp_idx_1 : STD_LOGIC_VECTOR (11 downto 0);
    signal top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_ce0_local : STD_LOGIC;
    signal top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_ce0_local : STD_LOGIC;
    signal top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_ce0_local : STD_LOGIC;
    signal top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_ce0_local : STD_LOGIC;
    signal top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_ce0_local : STD_LOGIC;
    signal top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_ce0_local : STD_LOGIC;
    signal top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_ce0_local : STD_LOGIC;
    signal top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_ce0_local : STD_LOGIC;
    signal C_we1_local : STD_LOGIC;
    signal C_d1_local : STD_LOGIC_VECTOR (23 downto 0);
    signal C_ce1_local : STD_LOGIC;
    signal C_address1_local : STD_LOGIC_VECTOR (13 downto 0);
    signal C_we0_local : STD_LOGIC;
    signal C_d0_local : STD_LOGIC_VECTOR (23 downto 0);
    signal C_ce0_local : STD_LOGIC;
    signal C_address0_local : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_809_p0 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln83_1_fu_1307_p1 : STD_LOGIC_VECTOR (47 downto 0);
    signal sext_ln83_5_fu_1648_p1 : STD_LOGIC_VECTOR (47 downto 0);
    signal sext_ln83_9_fu_1988_p1 : STD_LOGIC_VECTOR (47 downto 0);
    signal sext_ln83_13_fu_2328_p1 : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_fu_809_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln83_fu_1302_p1 : STD_LOGIC_VECTOR (47 downto 0);
    signal sext_ln83_4_fu_1644_p1 : STD_LOGIC_VECTOR (47 downto 0);
    signal sext_ln83_8_fu_1984_p1 : STD_LOGIC_VECTOR (47 downto 0);
    signal sext_ln83_12_fu_2324_p1 : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_fu_813_p0 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln83_3_fu_1466_p1 : STD_LOGIC_VECTOR (47 downto 0);
    signal sext_ln83_7_fu_1806_p1 : STD_LOGIC_VECTOR (47 downto 0);
    signal sext_ln83_11_fu_2146_p1 : STD_LOGIC_VECTOR (47 downto 0);
    signal sext_ln83_15_fu_2486_p1 : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_fu_813_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln83_2_fu_1461_p1 : STD_LOGIC_VECTOR (47 downto 0);
    signal sext_ln83_6_fu_1802_p1 : STD_LOGIC_VECTOR (47 downto 0);
    signal sext_ln83_10_fu_2142_p1 : STD_LOGIC_VECTOR (47 downto 0);
    signal sext_ln83_14_fu_2482_p1 : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_fu_809_p2 : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_fu_843_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_fu_857_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_813_p2 : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_fu_903_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_fu_917_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_1_fu_977_p17 : STD_LOGIC_VECTOR (23 downto 0);
    signal jb_fu_957_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_9_fu_1017_p17 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_18_fu_1057_p17 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_27_fu_1097_p17 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_36_fu_1137_p17 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_45_fu_1177_p17 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_54_fu_1217_p17 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_63_fu_1257_p17 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_835_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_825_p4 : STD_LOGIC_VECTOR (23 downto 0);
    signal zext_ln83_1_fu_1319_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal add_ln83_fu_1323_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_4_fu_1329_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_3_fu_1311_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln83_fu_1337_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln83_fu_1343_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_865_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_871_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_5_fu_1349_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_851_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln83_1_fu_1365_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln83_1_fu_1371_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln83_fu_1357_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln83_2_fu_1391_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_817_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln83_fu_1397_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln83_3_fu_1403_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln83_1_fu_1377_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln83_2_fu_1385_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln83_4_fu_1415_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln83_16_fu_1421_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln83_4_fu_1427_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln83_3_fu_1409_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln83_5_fu_1433_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln83_1_fu_1447_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln83_2_fu_1439_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_895_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_885_p4 : STD_LOGIC_VECTOR (23 downto 0);
    signal zext_ln83_3_fu_1478_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal add_ln83_1_fu_1482_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_13_fu_1488_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_12_fu_1470_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln83_5_fu_1496_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln83_6_fu_1502_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_925_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_931_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_14_fu_1508_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_911_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln83_6_fu_1524_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln83_7_fu_1530_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln83_4_fu_1516_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln83_7_fu_1550_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_877_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln83_2_fu_1556_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln83_8_fu_1562_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln83_5_fu_1536_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln83_8_fu_1544_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln83_10_fu_1574_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln83_17_fu_1580_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln83_9_fu_1586_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln83_9_fu_1568_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln83_11_fu_1592_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln83_3_fu_1606_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln83_6_fu_1598_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_s_fu_1620_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_8_fu_1632_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln83_5_fu_1660_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal add_ln83_2_fu_1664_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_22_fu_1670_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_21_fu_1652_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln83_10_fu_1678_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln83_12_fu_1684_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_23_fu_1690_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln83_11_fu_1706_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln83_13_fu_1712_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln83_8_fu_1698_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln83_12_fu_1732_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln83_4_fu_1738_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln83_13_fu_1744_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln83_9_fu_1718_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln83_14_fu_1726_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln83_16_fu_1756_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln83_18_fu_1762_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln83_14_fu_1768_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln83_15_fu_1750_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln83_17_fu_1774_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln83_5_fu_1788_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln83_10_fu_1780_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal zext_ln83_7_fu_1818_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal add_ln83_3_fu_1822_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_31_fu_1828_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_30_fu_1810_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln83_15_fu_1836_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln83_18_fu_1842_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_32_fu_1848_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln83_16_fu_1864_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln83_19_fu_1870_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln83_12_fu_1856_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln83_17_fu_1890_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln83_6_fu_1896_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln83_18_fu_1902_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln83_13_fu_1876_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln83_20_fu_1884_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln83_22_fu_1914_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln83_19_fu_1920_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln83_19_fu_1926_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln83_21_fu_1908_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln83_23_fu_1932_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln83_7_fu_1946_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln83_14_fu_1938_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_17_fu_1960_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_26_fu_1972_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln83_9_fu_2000_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal add_ln83_4_fu_2004_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_40_fu_2010_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_39_fu_1992_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln83_20_fu_2018_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln83_24_fu_2024_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_41_fu_2030_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln83_21_fu_2046_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln83_25_fu_2052_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln83_16_fu_2038_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln83_22_fu_2072_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln83_8_fu_2078_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln83_23_fu_2084_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln83_17_fu_2058_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln83_26_fu_2066_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln83_28_fu_2096_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln83_20_fu_2102_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln83_24_fu_2108_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln83_27_fu_2090_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln83_29_fu_2114_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln83_9_fu_2128_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln83_18_fu_2120_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal zext_ln83_11_fu_2158_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal add_ln83_5_fu_2162_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_49_fu_2168_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_48_fu_2150_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln83_25_fu_2176_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln83_30_fu_2182_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_50_fu_2188_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln83_26_fu_2204_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln83_31_fu_2210_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln83_20_fu_2196_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln83_27_fu_2230_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln83_10_fu_2236_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln83_28_fu_2242_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln83_21_fu_2216_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln83_32_fu_2224_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln83_34_fu_2254_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln83_21_fu_2260_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln83_29_fu_2266_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln83_33_fu_2248_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln83_35_fu_2272_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln83_11_fu_2286_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln83_22_fu_2278_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_35_fu_2300_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_44_fu_2312_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln83_13_fu_2340_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal add_ln83_6_fu_2344_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_58_fu_2350_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_57_fu_2332_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln83_30_fu_2358_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln83_36_fu_2364_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_59_fu_2370_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln83_31_fu_2386_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln83_37_fu_2392_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln83_24_fu_2378_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln83_32_fu_2412_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln83_12_fu_2418_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln83_33_fu_2424_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln83_25_fu_2398_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln83_38_fu_2406_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln83_40_fu_2436_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln83_22_fu_2442_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln83_34_fu_2448_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln83_39_fu_2430_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln83_41_fu_2454_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln83_13_fu_2468_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln83_26_fu_2460_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal zext_ln83_15_fu_2498_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal add_ln83_7_fu_2502_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_67_fu_2508_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_66_fu_2490_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln83_35_fu_2516_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln83_42_fu_2522_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_68_fu_2528_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln83_36_fu_2544_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln83_43_fu_2550_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln83_28_fu_2536_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln83_37_fu_2570_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln83_14_fu_2576_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln83_38_fu_2582_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln83_29_fu_2556_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln83_44_fu_2564_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln83_46_fu_2594_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln83_23_fu_2600_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln83_39_fu_2606_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln83_45_fu_2588_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln83_47_fu_2612_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln83_15_fu_2626_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln83_30_fu_2618_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_53_fu_2640_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_62_fu_2652_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_idle_pp0_1to1 : STD_LOGIC;
    signal ap_block_pp0_stage2_subdone : BOOLEAN;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ready_sig : STD_LOGIC;
    signal ap_done_sig : STD_LOGIC;
    signal tmp_1_fu_977_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_1_fu_977_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_1_fu_977_p5 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_1_fu_977_p7 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_1_fu_977_p9 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_1_fu_977_p11 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_1_fu_977_p13 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_1_fu_977_p15 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_9_fu_1017_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_9_fu_1017_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_9_fu_1017_p5 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_9_fu_1017_p7 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_9_fu_1017_p9 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_9_fu_1017_p11 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_9_fu_1017_p13 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_9_fu_1017_p15 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_18_fu_1057_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_18_fu_1057_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_18_fu_1057_p5 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_18_fu_1057_p7 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_18_fu_1057_p9 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_18_fu_1057_p11 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_18_fu_1057_p13 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_18_fu_1057_p15 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_27_fu_1097_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_27_fu_1097_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_27_fu_1097_p5 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_27_fu_1097_p7 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_27_fu_1097_p9 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_27_fu_1097_p11 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_27_fu_1097_p13 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_27_fu_1097_p15 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_36_fu_1137_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_36_fu_1137_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_36_fu_1137_p5 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_36_fu_1137_p7 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_36_fu_1137_p9 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_36_fu_1137_p11 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_36_fu_1137_p13 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_36_fu_1137_p15 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_45_fu_1177_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_45_fu_1177_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_45_fu_1177_p5 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_45_fu_1177_p7 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_45_fu_1177_p9 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_45_fu_1177_p11 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_45_fu_1177_p13 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_45_fu_1177_p15 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_54_fu_1217_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_54_fu_1217_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_54_fu_1217_p5 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_54_fu_1217_p7 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_54_fu_1217_p9 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_54_fu_1217_p11 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_54_fu_1217_p13 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_54_fu_1217_p15 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_63_fu_1257_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_63_fu_1257_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_63_fu_1257_p5 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_63_fu_1257_p7 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_63_fu_1257_p9 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_63_fu_1257_p11 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_63_fu_1257_p13 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_63_fu_1257_p15 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_ce_reg : STD_LOGIC;

    component top_kernel_mul_24s_24s_48_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (23 downto 0);
        din1 : IN STD_LOGIC_VECTOR (23 downto 0);
        dout : OUT STD_LOGIC_VECTOR (47 downto 0) );
    end component;


    component top_kernel_sparsemux_17_3_24_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        CASE0 : STD_LOGIC_VECTOR (2 downto 0);
        din0_WIDTH : INTEGER;
        CASE1 : STD_LOGIC_VECTOR (2 downto 0);
        din1_WIDTH : INTEGER;
        CASE2 : STD_LOGIC_VECTOR (2 downto 0);
        din2_WIDTH : INTEGER;
        CASE3 : STD_LOGIC_VECTOR (2 downto 0);
        din3_WIDTH : INTEGER;
        CASE4 : STD_LOGIC_VECTOR (2 downto 0);
        din4_WIDTH : INTEGER;
        CASE5 : STD_LOGIC_VECTOR (2 downto 0);
        din5_WIDTH : INTEGER;
        CASE6 : STD_LOGIC_VECTOR (2 downto 0);
        din6_WIDTH : INTEGER;
        CASE7 : STD_LOGIC_VECTOR (2 downto 0);
        din7_WIDTH : INTEGER;
        def_WIDTH : INTEGER;
        sel_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (23 downto 0);
        din1 : IN STD_LOGIC_VECTOR (23 downto 0);
        din2 : IN STD_LOGIC_VECTOR (23 downto 0);
        din3 : IN STD_LOGIC_VECTOR (23 downto 0);
        din4 : IN STD_LOGIC_VECTOR (23 downto 0);
        din5 : IN STD_LOGIC_VECTOR (23 downto 0);
        din6 : IN STD_LOGIC_VECTOR (23 downto 0);
        din7 : IN STD_LOGIC_VECTOR (23 downto 0);
        def : IN STD_LOGIC_VECTOR (23 downto 0);
        sel : IN STD_LOGIC_VECTOR (2 downto 0);
        dout : OUT STD_LOGIC_VECTOR (23 downto 0) );
    end component;


    component top_kernel_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    mul_24s_24s_48_1_1_U242 : component top_kernel_mul_24s_24s_48_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 24,
        din1_WIDTH => 24,
        dout_WIDTH => 48)
    port map (
        din0 => grp_fu_809_p0,
        din1 => grp_fu_809_p1,
        dout => grp_fu_809_p2);

    mul_24s_24s_48_1_1_U243 : component top_kernel_mul_24s_24s_48_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 24,
        din1_WIDTH => 24,
        dout_WIDTH => 48)
    port map (
        din0 => grp_fu_813_p0,
        din1 => grp_fu_813_p1,
        dout => grp_fu_813_p2);

    sparsemux_17_3_24_1_1_U244 : component top_kernel_sparsemux_17_3_24_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "000",
        din0_WIDTH => 24,
        CASE1 => "001",
        din1_WIDTH => 24,
        CASE2 => "010",
        din2_WIDTH => 24,
        CASE3 => "011",
        din3_WIDTH => 24,
        CASE4 => "100",
        din4_WIDTH => 24,
        CASE5 => "101",
        din5_WIDTH => 24,
        CASE6 => "110",
        din6_WIDTH => 24,
        CASE7 => "111",
        din7_WIDTH => 24,
        def_WIDTH => 24,
        sel_WIDTH => 3,
        dout_WIDTH => 24)
    port map (
        din0 => scale_reload,
        din1 => scale_8_reload,
        din2 => scale_16_reload,
        din3 => scale_24_reload,
        din4 => scale_32_reload,
        din5 => scale_40_reload,
        din6 => scale_48_reload,
        din7 => scale_56_reload,
        def => tmp_1_fu_977_p17,
        sel => jb_fu_957_p1,
        dout => tmp_1_fu_977_p19);

    sparsemux_17_3_24_1_1_U245 : component top_kernel_sparsemux_17_3_24_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "000",
        din0_WIDTH => 24,
        CASE1 => "001",
        din1_WIDTH => 24,
        CASE2 => "010",
        din2_WIDTH => 24,
        CASE3 => "011",
        din3_WIDTH => 24,
        CASE4 => "100",
        din4_WIDTH => 24,
        CASE5 => "101",
        din5_WIDTH => 24,
        CASE6 => "110",
        din6_WIDTH => 24,
        CASE7 => "111",
        din7_WIDTH => 24,
        def_WIDTH => 24,
        sel_WIDTH => 3,
        dout_WIDTH => 24)
    port map (
        din0 => scale_1_reload,
        din1 => scale_9_reload,
        din2 => scale_17_reload,
        din3 => scale_25_reload,
        din4 => scale_33_reload,
        din5 => scale_41_reload,
        din6 => scale_49_reload,
        din7 => scale_57_reload,
        def => tmp_9_fu_1017_p17,
        sel => jb_fu_957_p1,
        dout => tmp_9_fu_1017_p19);

    sparsemux_17_3_24_1_1_U246 : component top_kernel_sparsemux_17_3_24_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "000",
        din0_WIDTH => 24,
        CASE1 => "001",
        din1_WIDTH => 24,
        CASE2 => "010",
        din2_WIDTH => 24,
        CASE3 => "011",
        din3_WIDTH => 24,
        CASE4 => "100",
        din4_WIDTH => 24,
        CASE5 => "101",
        din5_WIDTH => 24,
        CASE6 => "110",
        din6_WIDTH => 24,
        CASE7 => "111",
        din7_WIDTH => 24,
        def_WIDTH => 24,
        sel_WIDTH => 3,
        dout_WIDTH => 24)
    port map (
        din0 => scale_2_reload,
        din1 => scale_10_reload,
        din2 => scale_18_reload,
        din3 => scale_26_reload,
        din4 => scale_34_reload,
        din5 => scale_42_reload,
        din6 => scale_50_reload,
        din7 => scale_58_reload,
        def => tmp_18_fu_1057_p17,
        sel => jb_fu_957_p1,
        dout => tmp_18_fu_1057_p19);

    sparsemux_17_3_24_1_1_U247 : component top_kernel_sparsemux_17_3_24_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "000",
        din0_WIDTH => 24,
        CASE1 => "001",
        din1_WIDTH => 24,
        CASE2 => "010",
        din2_WIDTH => 24,
        CASE3 => "011",
        din3_WIDTH => 24,
        CASE4 => "100",
        din4_WIDTH => 24,
        CASE5 => "101",
        din5_WIDTH => 24,
        CASE6 => "110",
        din6_WIDTH => 24,
        CASE7 => "111",
        din7_WIDTH => 24,
        def_WIDTH => 24,
        sel_WIDTH => 3,
        dout_WIDTH => 24)
    port map (
        din0 => scale_3_reload,
        din1 => scale_11_reload,
        din2 => scale_19_reload,
        din3 => scale_27_reload,
        din4 => scale_35_reload,
        din5 => scale_43_reload,
        din6 => scale_51_reload,
        din7 => scale_59_reload,
        def => tmp_27_fu_1097_p17,
        sel => jb_fu_957_p1,
        dout => tmp_27_fu_1097_p19);

    sparsemux_17_3_24_1_1_U248 : component top_kernel_sparsemux_17_3_24_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "000",
        din0_WIDTH => 24,
        CASE1 => "001",
        din1_WIDTH => 24,
        CASE2 => "010",
        din2_WIDTH => 24,
        CASE3 => "011",
        din3_WIDTH => 24,
        CASE4 => "100",
        din4_WIDTH => 24,
        CASE5 => "101",
        din5_WIDTH => 24,
        CASE6 => "110",
        din6_WIDTH => 24,
        CASE7 => "111",
        din7_WIDTH => 24,
        def_WIDTH => 24,
        sel_WIDTH => 3,
        dout_WIDTH => 24)
    port map (
        din0 => scale_4_reload,
        din1 => scale_12_reload,
        din2 => scale_20_reload,
        din3 => scale_28_reload,
        din4 => scale_36_reload,
        din5 => scale_44_reload,
        din6 => scale_52_reload,
        din7 => scale_60_reload,
        def => tmp_36_fu_1137_p17,
        sel => jb_fu_957_p1,
        dout => tmp_36_fu_1137_p19);

    sparsemux_17_3_24_1_1_U249 : component top_kernel_sparsemux_17_3_24_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "000",
        din0_WIDTH => 24,
        CASE1 => "001",
        din1_WIDTH => 24,
        CASE2 => "010",
        din2_WIDTH => 24,
        CASE3 => "011",
        din3_WIDTH => 24,
        CASE4 => "100",
        din4_WIDTH => 24,
        CASE5 => "101",
        din5_WIDTH => 24,
        CASE6 => "110",
        din6_WIDTH => 24,
        CASE7 => "111",
        din7_WIDTH => 24,
        def_WIDTH => 24,
        sel_WIDTH => 3,
        dout_WIDTH => 24)
    port map (
        din0 => scale_5_reload,
        din1 => scale_13_reload,
        din2 => scale_21_reload,
        din3 => scale_29_reload,
        din4 => scale_37_reload,
        din5 => scale_45_reload,
        din6 => scale_53_reload,
        din7 => scale_61_reload,
        def => tmp_45_fu_1177_p17,
        sel => jb_fu_957_p1,
        dout => tmp_45_fu_1177_p19);

    sparsemux_17_3_24_1_1_U250 : component top_kernel_sparsemux_17_3_24_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "000",
        din0_WIDTH => 24,
        CASE1 => "001",
        din1_WIDTH => 24,
        CASE2 => "010",
        din2_WIDTH => 24,
        CASE3 => "011",
        din3_WIDTH => 24,
        CASE4 => "100",
        din4_WIDTH => 24,
        CASE5 => "101",
        din5_WIDTH => 24,
        CASE6 => "110",
        din6_WIDTH => 24,
        CASE7 => "111",
        din7_WIDTH => 24,
        def_WIDTH => 24,
        sel_WIDTH => 3,
        dout_WIDTH => 24)
    port map (
        din0 => scale_6_reload,
        din1 => scale_14_reload,
        din2 => scale_22_reload,
        din3 => scale_30_reload,
        din4 => scale_38_reload,
        din5 => scale_46_reload,
        din6 => scale_54_reload,
        din7 => scale_62_reload,
        def => tmp_54_fu_1217_p17,
        sel => jb_fu_957_p1,
        dout => tmp_54_fu_1217_p19);

    sparsemux_17_3_24_1_1_U251 : component top_kernel_sparsemux_17_3_24_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "000",
        din0_WIDTH => 24,
        CASE1 => "001",
        din1_WIDTH => 24,
        CASE2 => "010",
        din2_WIDTH => 24,
        CASE3 => "011",
        din3_WIDTH => 24,
        CASE4 => "100",
        din4_WIDTH => 24,
        CASE5 => "101",
        din5_WIDTH => 24,
        CASE6 => "110",
        din6_WIDTH => 24,
        CASE7 => "111",
        din7_WIDTH => 24,
        def_WIDTH => 24,
        sel_WIDTH => 3,
        dout_WIDTH => 24)
    port map (
        din0 => scale_7_reload,
        din1 => scale_15_reload,
        din2 => scale_23_reload,
        din3 => scale_31_reload,
        din4 => scale_39_reload,
        din5 => scale_47_reload,
        din6 => scale_55_reload,
        din7 => scale_63_reload,
        def => tmp_63_fu_1257_p17,
        sel => jb_fu_957_p1,
        dout => tmp_63_fu_1257_p19);

    flow_control_loop_pipe_sequential_init_U : component top_kernel_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready_sig,
        ap_done => ap_done_sig,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage1,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_loop_exit_ready = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage1)) then 
                    ap_enable_reg_pp0_iter0_reg <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
                    ap_enable_reg_pp0_iter0_reg <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage1_subdone) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage3_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                end if; 
            end if;
        end if;
    end process;


    idx_fu_244_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln74_fu_945_p2 = ap_const_lv1_0))) then 
                    idx_fu_244 <= idx_2_fu_951_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    idx_fu_244 <= ap_const_lv12_0;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                icmp_ln74_reg_2671 <= icmp_ln74_fu_945_p2;
                select_ln83_27_reg_2827 <= select_ln83_27_fu_2474_p3;
                select_ln83_31_reg_2832 <= select_ln83_31_fu_2632_p3;
                tmp_18_reg_2737 <= tmp_18_fu_1057_p19;
                tmp_1_reg_2727 <= tmp_1_fu_977_p19;
                tmp_27_reg_2742 <= tmp_27_fu_1097_p19;
                tmp_36_reg_2747 <= tmp_36_fu_1137_p19;
                tmp_45_reg_2752 <= tmp_45_fu_1177_p19;
                tmp_54_reg_2757 <= tmp_54_fu_1217_p19;
                tmp_63_reg_2762 <= tmp_63_fu_1257_p19;
                tmp_9_reg_2732 <= tmp_9_fu_1017_p19;
                trunc_ln83_reg_2675 <= trunc_ln83_fu_961_p1;
                trunc_ln83_reg_2675_pp0_iter1_reg <= trunc_ln83_reg_2675;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then
                select_ln83_11_reg_2807 <= select_ln83_11_fu_1794_p3;
                select_ln83_15_reg_2812 <= select_ln83_15_fu_1952_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then
                select_ln83_19_reg_2817 <= select_ln83_19_fu_2134_p3;
                select_ln83_23_reg_2822 <= select_ln83_23_fu_2292_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                select_ln83_3_reg_2767 <= select_ln83_3_fu_1453_p3;
                select_ln83_7_reg_2772 <= select_ln83_7_fu_1612_p3;
                top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_reg_2802 <= top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_q0;
                top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_reg_2797 <= top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_q0;
                top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_load_reg_2792 <= top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_q0;
                top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_load_reg_2787 <= top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_q0;
                top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_load_reg_2782 <= top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_q0;
                top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_reg_2777 <= top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_q0;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_block_pp0_stage1_subdone, ap_condition_exit_pp0_iter0_stage1, ap_block_pp0_stage3_subdone, ap_block_pp0_stage0_subdone, ap_idle_pp0_1to1, ap_block_pp0_stage2_subdone, ap_start_int)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                if ((not(((ap_start_int = ap_const_logic_0) and (ap_idle_pp0_1to1 = ap_const_logic_1))) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_pp0_stage1 => 
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage1)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                end if;
            when ap_ST_fsm_pp0_stage2 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage2_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage3;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                end if;
            when ap_ST_fsm_pp0_stage3 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage3_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage3;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXX";
        end case;
    end process;
    C_address0 <= C_address0_local;

    C_address0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0_reg, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage0, ap_block_pp0_stage2, zext_ln83_4_fu_1639_p1, ap_block_pp0_stage3, zext_ln83_8_fu_1979_p1, zext_ln83_12_fu_2319_p1, ap_block_pp0_stage1, zext_ln83_16_fu_2659_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            C_address0_local <= zext_ln83_16_fu_2659_p1(14 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            C_address0_local <= zext_ln83_12_fu_2319_p1(14 - 1 downto 0);
        elsif (((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            C_address0_local <= zext_ln83_8_fu_1979_p1(14 - 1 downto 0);
        elsif (((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            C_address0_local <= zext_ln83_4_fu_1639_p1(14 - 1 downto 0);
        else 
            C_address0_local <= "XXXXXXXXXXXXXX";
        end if; 
    end process;

    C_address1 <= C_address1_local;

    C_address1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0_reg, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage0, zext_ln83_2_fu_1627_p1, ap_block_pp0_stage2, zext_ln83_6_fu_1967_p1, ap_block_pp0_stage3, zext_ln83_10_fu_2307_p1, zext_ln83_14_fu_2647_p1, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            C_address1_local <= zext_ln83_14_fu_2647_p1(14 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            C_address1_local <= zext_ln83_10_fu_2307_p1(14 - 1 downto 0);
        elsif (((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            C_address1_local <= zext_ln83_6_fu_1967_p1(14 - 1 downto 0);
        elsif (((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            C_address1_local <= zext_ln83_2_fu_1627_p1(14 - 1 downto 0);
        else 
            C_address1_local <= "XXXXXXXXXXXXXX";
        end if; 
    end process;

    C_ce0 <= C_ce0_local;

    C_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0_reg, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_block_pp0_stage3_11001)
    begin
        if ((((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            C_ce0_local <= ap_const_logic_1;
        else 
            C_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    C_ce1 <= C_ce1_local;

    C_ce1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0_reg, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_block_pp0_stage3_11001)
    begin
        if ((((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            C_ce1_local <= ap_const_logic_1;
        else 
            C_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    C_d0 <= C_d0_local;

    C_d0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0_reg, ap_CS_fsm_pp0_stage3, select_ln83_7_reg_2772, ap_CS_fsm_pp0_stage2, select_ln83_15_reg_2812, select_ln83_23_reg_2822, select_ln83_31_reg_2832, ap_block_pp0_stage0, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            C_d0_local <= select_ln83_31_reg_2832;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            C_d0_local <= select_ln83_23_reg_2822;
        elsif (((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            C_d0_local <= select_ln83_15_reg_2812;
        elsif (((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            C_d0_local <= select_ln83_7_reg_2772;
        else 
            C_d0_local <= "XXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    C_d1 <= C_d1_local;

    C_d1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0_reg, ap_CS_fsm_pp0_stage3, select_ln83_3_reg_2767, select_ln83_11_reg_2807, ap_CS_fsm_pp0_stage2, select_ln83_19_reg_2817, select_ln83_27_reg_2827, ap_block_pp0_stage0, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            C_d1_local <= select_ln83_27_reg_2827;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            C_d1_local <= select_ln83_19_reg_2817;
        elsif (((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            C_d1_local <= select_ln83_11_reg_2807;
        elsif (((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            C_d1_local <= select_ln83_3_reg_2767;
        else 
            C_d1_local <= "XXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    C_we0 <= C_we0_local;

    C_we0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0_reg, icmp_ln74_reg_2671, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_block_pp0_stage3_11001)
    begin
        if ((((icmp_ln74_reg_2671 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((icmp_ln74_reg_2671 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            C_we0_local <= ap_const_logic_1;
        else 
            C_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    C_we1 <= C_we1_local;

    C_we1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0_reg, icmp_ln74_reg_2671, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_block_pp0_stage3_11001)
    begin
        if ((((icmp_ln74_reg_2671 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((icmp_ln74_reg_2671 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            C_we1_local <= ap_const_logic_1;
        else 
            C_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    add_ln83_1_fu_1482_p2 <= std_logic_vector(unsigned(grp_fu_885_p4) + unsigned(zext_ln83_3_fu_1478_p1));
    add_ln83_2_fu_1664_p2 <= std_logic_vector(unsigned(grp_fu_825_p4) + unsigned(zext_ln83_5_fu_1660_p1));
    add_ln83_3_fu_1822_p2 <= std_logic_vector(unsigned(grp_fu_885_p4) + unsigned(zext_ln83_7_fu_1818_p1));
    add_ln83_4_fu_2004_p2 <= std_logic_vector(unsigned(grp_fu_825_p4) + unsigned(zext_ln83_9_fu_2000_p1));
    add_ln83_5_fu_2162_p2 <= std_logic_vector(unsigned(grp_fu_885_p4) + unsigned(zext_ln83_11_fu_2158_p1));
    add_ln83_6_fu_2344_p2 <= std_logic_vector(unsigned(grp_fu_825_p4) + unsigned(zext_ln83_13_fu_2340_p1));
    add_ln83_7_fu_2502_p2 <= std_logic_vector(unsigned(grp_fu_885_p4) + unsigned(zext_ln83_15_fu_2498_p1));
    add_ln83_fu_1323_p2 <= std_logic_vector(unsigned(grp_fu_825_p4) + unsigned(zext_ln83_1_fu_1319_p1));
    and_ln83_10_fu_1574_p2 <= (tmp_13_fu_1488_p3 and select_ln83_5_fu_1536_p3);
    and_ln83_11_fu_1592_p2 <= (xor_ln83_9_fu_1586_p2 and grp_fu_877_p3);
    and_ln83_12_fu_1684_p2 <= (xor_ln83_10_fu_1678_p2 and tmp_21_fu_1652_p3);
    and_ln83_13_fu_1712_p2 <= (xor_ln83_11_fu_1706_p2 and grp_fu_851_p2);
    and_ln83_14_fu_1726_p2 <= (grp_fu_865_p2 and and_ln83_12_fu_1684_p2);
    and_ln83_15_fu_1750_p2 <= (xor_ln83_13_fu_1744_p2 and or_ln83_4_fu_1738_p2);
    and_ln83_16_fu_1756_p2 <= (tmp_22_fu_1670_p3 and select_ln83_9_fu_1718_p3);
    and_ln83_17_fu_1774_p2 <= (xor_ln83_14_fu_1768_p2 and grp_fu_817_p3);
    and_ln83_18_fu_1842_p2 <= (xor_ln83_15_fu_1836_p2 and tmp_30_fu_1810_p3);
    and_ln83_19_fu_1870_p2 <= (xor_ln83_16_fu_1864_p2 and grp_fu_911_p2);
    and_ln83_1_fu_1371_p2 <= (xor_ln83_1_fu_1365_p2 and grp_fu_851_p2);
    and_ln83_20_fu_1884_p2 <= (grp_fu_925_p2 and and_ln83_18_fu_1842_p2);
    and_ln83_21_fu_1908_p2 <= (xor_ln83_18_fu_1902_p2 and or_ln83_6_fu_1896_p2);
    and_ln83_22_fu_1914_p2 <= (tmp_31_fu_1828_p3 and select_ln83_13_fu_1876_p3);
    and_ln83_23_fu_1932_p2 <= (xor_ln83_19_fu_1926_p2 and grp_fu_877_p3);
    and_ln83_24_fu_2024_p2 <= (xor_ln83_20_fu_2018_p2 and tmp_39_fu_1992_p3);
    and_ln83_25_fu_2052_p2 <= (xor_ln83_21_fu_2046_p2 and grp_fu_851_p2);
    and_ln83_26_fu_2066_p2 <= (grp_fu_865_p2 and and_ln83_24_fu_2024_p2);
    and_ln83_27_fu_2090_p2 <= (xor_ln83_23_fu_2084_p2 and or_ln83_8_fu_2078_p2);
    and_ln83_28_fu_2096_p2 <= (tmp_40_fu_2010_p3 and select_ln83_17_fu_2058_p3);
    and_ln83_29_fu_2114_p2 <= (xor_ln83_24_fu_2108_p2 and grp_fu_817_p3);
    and_ln83_2_fu_1385_p2 <= (grp_fu_865_p2 and and_ln83_fu_1343_p2);
    and_ln83_30_fu_2182_p2 <= (xor_ln83_25_fu_2176_p2 and tmp_48_fu_2150_p3);
    and_ln83_31_fu_2210_p2 <= (xor_ln83_26_fu_2204_p2 and grp_fu_911_p2);
    and_ln83_32_fu_2224_p2 <= (grp_fu_925_p2 and and_ln83_30_fu_2182_p2);
    and_ln83_33_fu_2248_p2 <= (xor_ln83_28_fu_2242_p2 and or_ln83_10_fu_2236_p2);
    and_ln83_34_fu_2254_p2 <= (tmp_49_fu_2168_p3 and select_ln83_21_fu_2216_p3);
    and_ln83_35_fu_2272_p2 <= (xor_ln83_29_fu_2266_p2 and grp_fu_877_p3);
    and_ln83_36_fu_2364_p2 <= (xor_ln83_30_fu_2358_p2 and tmp_57_fu_2332_p3);
    and_ln83_37_fu_2392_p2 <= (xor_ln83_31_fu_2386_p2 and grp_fu_851_p2);
    and_ln83_38_fu_2406_p2 <= (grp_fu_865_p2 and and_ln83_36_fu_2364_p2);
    and_ln83_39_fu_2430_p2 <= (xor_ln83_33_fu_2424_p2 and or_ln83_12_fu_2418_p2);
    and_ln83_3_fu_1409_p2 <= (xor_ln83_3_fu_1403_p2 and or_ln83_fu_1397_p2);
    and_ln83_40_fu_2436_p2 <= (tmp_58_fu_2350_p3 and select_ln83_25_fu_2398_p3);
    and_ln83_41_fu_2454_p2 <= (xor_ln83_34_fu_2448_p2 and grp_fu_817_p3);
    and_ln83_42_fu_2522_p2 <= (xor_ln83_35_fu_2516_p2 and tmp_66_fu_2490_p3);
    and_ln83_43_fu_2550_p2 <= (xor_ln83_36_fu_2544_p2 and grp_fu_911_p2);
    and_ln83_44_fu_2564_p2 <= (grp_fu_925_p2 and and_ln83_42_fu_2522_p2);
    and_ln83_45_fu_2588_p2 <= (xor_ln83_38_fu_2582_p2 and or_ln83_14_fu_2576_p2);
    and_ln83_46_fu_2594_p2 <= (tmp_67_fu_2508_p3 and select_ln83_29_fu_2556_p3);
    and_ln83_47_fu_2612_p2 <= (xor_ln83_39_fu_2606_p2 and grp_fu_877_p3);
    and_ln83_4_fu_1415_p2 <= (tmp_4_fu_1329_p3 and select_ln83_1_fu_1377_p3);
    and_ln83_5_fu_1433_p2 <= (xor_ln83_4_fu_1427_p2 and grp_fu_817_p3);
    and_ln83_6_fu_1502_p2 <= (xor_ln83_5_fu_1496_p2 and tmp_12_fu_1470_p3);
    and_ln83_7_fu_1530_p2 <= (xor_ln83_6_fu_1524_p2 and grp_fu_911_p2);
    and_ln83_8_fu_1544_p2 <= (grp_fu_925_p2 and and_ln83_6_fu_1502_p2);
    and_ln83_9_fu_1568_p2 <= (xor_ln83_8_fu_1562_p2 and or_ln83_2_fu_1556_p2);
    and_ln83_fu_1343_p2 <= (xor_ln83_fu_1337_p2 and tmp_3_fu_1311_p3);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
    ap_CS_fsm_pp0_stage1 <= ap_CS_fsm(1);
    ap_CS_fsm_pp0_stage2 <= ap_CS_fsm(2);
    ap_CS_fsm_pp0_stage3 <= ap_CS_fsm(3);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage2_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage2_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage3_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage3_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_exit_pp0_iter0_stage1_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_subdone, ap_enable_reg_pp0_iter0_reg, icmp_ln74_reg_2671)
    begin
        if (((icmp_ln74_reg_2671 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            ap_condition_exit_pp0_iter0_stage1 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage1 <= ap_const_logic_0;
        end if; 
    end process;

    ap_done <= ap_done_sig;

    ap_done_int_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_subdone, ap_loop_exit_ready, ap_done_reg)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_enable_reg_pp0_iter0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0_reg, ap_start_int)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
            ap_enable_reg_pp0_iter0 <= ap_start_int;
        else 
            ap_enable_reg_pp0_iter0 <= ap_enable_reg_pp0_iter0_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_start_int = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_1to1_assign_proc : process(ap_enable_reg_pp0_iter1)
    begin
        if ((ap_enable_reg_pp0_iter1 = ap_const_logic_0)) then 
            ap_idle_pp0_1to1 <= ap_const_logic_1;
        else 
            ap_idle_pp0_1to1 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage1;
    ap_ready <= ap_ready_sig;

    ap_ready_int_assign_proc : process(ap_enable_reg_pp0_iter0_reg, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_subdone)
    begin
        if (((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_idx_1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, idx_fu_244, ap_loop_init)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_idx_1 <= ap_const_lv12_0;
        else 
            ap_sig_allocacmp_idx_1 <= idx_fu_244;
        end if; 
    end process;


    grp_fu_809_p0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0_reg, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage0, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage1, sext_ln83_1_fu_1307_p1, sext_ln83_5_fu_1648_p1, sext_ln83_9_fu_1988_p1, sext_ln83_13_fu_2328_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_809_p0 <= sext_ln83_13_fu_2328_p1(24 - 1 downto 0);
        elsif (((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            grp_fu_809_p0 <= sext_ln83_9_fu_1988_p1(24 - 1 downto 0);
        elsif (((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            grp_fu_809_p0 <= sext_ln83_5_fu_1648_p1(24 - 1 downto 0);
        elsif (((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            grp_fu_809_p0 <= sext_ln83_1_fu_1307_p1(24 - 1 downto 0);
        else 
            grp_fu_809_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_809_p1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0_reg, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage0, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage1, sext_ln83_fu_1302_p1, sext_ln83_4_fu_1644_p1, sext_ln83_8_fu_1984_p1, sext_ln83_12_fu_2324_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_809_p1 <= sext_ln83_12_fu_2324_p1(24 - 1 downto 0);
        elsif (((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            grp_fu_809_p1 <= sext_ln83_8_fu_1984_p1(24 - 1 downto 0);
        elsif (((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            grp_fu_809_p1 <= sext_ln83_4_fu_1644_p1(24 - 1 downto 0);
        elsif (((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            grp_fu_809_p1 <= sext_ln83_fu_1302_p1(24 - 1 downto 0);
        else 
            grp_fu_809_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_813_p0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0_reg, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage0, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage1, sext_ln83_3_fu_1466_p1, sext_ln83_7_fu_1806_p1, sext_ln83_11_fu_2146_p1, sext_ln83_15_fu_2486_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_813_p0 <= sext_ln83_15_fu_2486_p1(24 - 1 downto 0);
        elsif (((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            grp_fu_813_p0 <= sext_ln83_11_fu_2146_p1(24 - 1 downto 0);
        elsif (((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            grp_fu_813_p0 <= sext_ln83_7_fu_1806_p1(24 - 1 downto 0);
        elsif (((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            grp_fu_813_p0 <= sext_ln83_3_fu_1466_p1(24 - 1 downto 0);
        else 
            grp_fu_813_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_813_p1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0_reg, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage0, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage1, sext_ln83_2_fu_1461_p1, sext_ln83_6_fu_1802_p1, sext_ln83_10_fu_2142_p1, sext_ln83_14_fu_2482_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_813_p1 <= sext_ln83_14_fu_2482_p1(24 - 1 downto 0);
        elsif (((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            grp_fu_813_p1 <= sext_ln83_10_fu_2142_p1(24 - 1 downto 0);
        elsif (((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            grp_fu_813_p1 <= sext_ln83_6_fu_1802_p1(24 - 1 downto 0);
        elsif (((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            grp_fu_813_p1 <= sext_ln83_2_fu_1461_p1(24 - 1 downto 0);
        else 
            grp_fu_813_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    grp_fu_817_p3 <= grp_fu_809_p2(47 downto 47);
    grp_fu_825_p4 <= grp_fu_809_p2(39 downto 16);
    grp_fu_835_p3 <= grp_fu_809_p2(15 downto 15);
    grp_fu_843_p3 <= grp_fu_809_p2(47 downto 41);
    grp_fu_851_p2 <= "1" when (grp_fu_843_p3 = ap_const_lv7_7F) else "0";
    grp_fu_857_p3 <= grp_fu_809_p2(47 downto 40);
    grp_fu_865_p2 <= "1" when (grp_fu_857_p3 = ap_const_lv8_FF) else "0";
    grp_fu_871_p2 <= "1" when (grp_fu_857_p3 = ap_const_lv8_0) else "0";
    grp_fu_877_p3 <= grp_fu_813_p2(47 downto 47);
    grp_fu_885_p4 <= grp_fu_813_p2(39 downto 16);
    grp_fu_895_p3 <= grp_fu_813_p2(15 downto 15);
    grp_fu_903_p3 <= grp_fu_813_p2(47 downto 41);
    grp_fu_911_p2 <= "1" when (grp_fu_903_p3 = ap_const_lv7_7F) else "0";
    grp_fu_917_p3 <= grp_fu_813_p2(47 downto 40);
    grp_fu_925_p2 <= "1" when (grp_fu_917_p3 = ap_const_lv8_FF) else "0";
    grp_fu_931_p2 <= "1" when (grp_fu_917_p3 = ap_const_lv8_0) else "0";
    icmp_ln74_fu_945_p2 <= "1" when (ap_sig_allocacmp_idx_1 = ap_const_lv12_800) else "0";
    idx_2_fu_951_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_idx_1) + unsigned(ap_const_lv12_1));
    jb_fu_957_p1 <= ap_sig_allocacmp_idx_1(3 - 1 downto 0);
    or_ln83_10_fu_2236_p2 <= (xor_ln83_27_fu_2230_p2 or tmp_49_fu_2168_p3);
    or_ln83_11_fu_2286_p2 <= (and_ln83_35_fu_2272_p2 or and_ln83_33_fu_2248_p2);
    or_ln83_12_fu_2418_p2 <= (xor_ln83_32_fu_2412_p2 or tmp_58_fu_2350_p3);
    or_ln83_13_fu_2468_p2 <= (and_ln83_41_fu_2454_p2 or and_ln83_39_fu_2430_p2);
    or_ln83_14_fu_2576_p2 <= (xor_ln83_37_fu_2570_p2 or tmp_67_fu_2508_p3);
    or_ln83_15_fu_2626_p2 <= (and_ln83_47_fu_2612_p2 or and_ln83_45_fu_2588_p2);
    or_ln83_16_fu_1421_p2 <= (and_ln83_4_fu_1415_p2 or and_ln83_2_fu_1385_p2);
    or_ln83_17_fu_1580_p2 <= (and_ln83_8_fu_1544_p2 or and_ln83_10_fu_1574_p2);
    or_ln83_18_fu_1762_p2 <= (and_ln83_16_fu_1756_p2 or and_ln83_14_fu_1726_p2);
    or_ln83_19_fu_1920_p2 <= (and_ln83_22_fu_1914_p2 or and_ln83_20_fu_1884_p2);
    or_ln83_1_fu_1447_p2 <= (and_ln83_5_fu_1433_p2 or and_ln83_3_fu_1409_p2);
    or_ln83_20_fu_2102_p2 <= (and_ln83_28_fu_2096_p2 or and_ln83_26_fu_2066_p2);
    or_ln83_21_fu_2260_p2 <= (and_ln83_34_fu_2254_p2 or and_ln83_32_fu_2224_p2);
    or_ln83_22_fu_2442_p2 <= (and_ln83_40_fu_2436_p2 or and_ln83_38_fu_2406_p2);
    or_ln83_23_fu_2600_p2 <= (and_ln83_46_fu_2594_p2 or and_ln83_44_fu_2564_p2);
    or_ln83_2_fu_1556_p2 <= (xor_ln83_7_fu_1550_p2 or tmp_13_fu_1488_p3);
    or_ln83_3_fu_1606_p2 <= (and_ln83_9_fu_1568_p2 or and_ln83_11_fu_1592_p2);
    or_ln83_4_fu_1738_p2 <= (xor_ln83_12_fu_1732_p2 or tmp_22_fu_1670_p3);
    or_ln83_5_fu_1788_p2 <= (and_ln83_17_fu_1774_p2 or and_ln83_15_fu_1750_p2);
    or_ln83_6_fu_1896_p2 <= (xor_ln83_17_fu_1890_p2 or tmp_31_fu_1828_p3);
    or_ln83_7_fu_1946_p2 <= (and_ln83_23_fu_1932_p2 or and_ln83_21_fu_1908_p2);
    or_ln83_8_fu_2078_p2 <= (xor_ln83_22_fu_2072_p2 or tmp_40_fu_2010_p3);
    or_ln83_9_fu_2128_p2 <= (and_ln83_29_fu_2114_p2 or and_ln83_27_fu_2090_p2);
    or_ln83_fu_1397_p2 <= (xor_ln83_2_fu_1391_p2 or tmp_4_fu_1329_p3);
    select_ln83_10_fu_1780_p3 <= 
        ap_const_lv24_7FFFFF when (and_ln83_15_fu_1750_p2(0) = '1') else 
        ap_const_lv24_800000;
    select_ln83_11_fu_1794_p3 <= 
        select_ln83_10_fu_1780_p3 when (or_ln83_5_fu_1788_p2(0) = '1') else 
        add_ln83_2_fu_1664_p2;
    select_ln83_12_fu_1856_p3 <= 
        grp_fu_925_p2 when (and_ln83_18_fu_1842_p2(0) = '1') else 
        grp_fu_931_p2;
    select_ln83_13_fu_1876_p3 <= 
        and_ln83_19_fu_1870_p2 when (and_ln83_18_fu_1842_p2(0) = '1') else 
        grp_fu_925_p2;
    select_ln83_14_fu_1938_p3 <= 
        ap_const_lv24_7FFFFF when (and_ln83_21_fu_1908_p2(0) = '1') else 
        ap_const_lv24_800000;
    select_ln83_15_fu_1952_p3 <= 
        select_ln83_14_fu_1938_p3 when (or_ln83_7_fu_1946_p2(0) = '1') else 
        add_ln83_3_fu_1822_p2;
    select_ln83_16_fu_2038_p3 <= 
        grp_fu_865_p2 when (and_ln83_24_fu_2024_p2(0) = '1') else 
        grp_fu_871_p2;
    select_ln83_17_fu_2058_p3 <= 
        and_ln83_25_fu_2052_p2 when (and_ln83_24_fu_2024_p2(0) = '1') else 
        grp_fu_865_p2;
    select_ln83_18_fu_2120_p3 <= 
        ap_const_lv24_7FFFFF when (and_ln83_27_fu_2090_p2(0) = '1') else 
        ap_const_lv24_800000;
    select_ln83_19_fu_2134_p3 <= 
        select_ln83_18_fu_2120_p3 when (or_ln83_9_fu_2128_p2(0) = '1') else 
        add_ln83_4_fu_2004_p2;
    select_ln83_1_fu_1377_p3 <= 
        and_ln83_1_fu_1371_p2 when (and_ln83_fu_1343_p2(0) = '1') else 
        grp_fu_865_p2;
    select_ln83_20_fu_2196_p3 <= 
        grp_fu_925_p2 when (and_ln83_30_fu_2182_p2(0) = '1') else 
        grp_fu_931_p2;
    select_ln83_21_fu_2216_p3 <= 
        and_ln83_31_fu_2210_p2 when (and_ln83_30_fu_2182_p2(0) = '1') else 
        grp_fu_925_p2;
    select_ln83_22_fu_2278_p3 <= 
        ap_const_lv24_7FFFFF when (and_ln83_33_fu_2248_p2(0) = '1') else 
        ap_const_lv24_800000;
    select_ln83_23_fu_2292_p3 <= 
        select_ln83_22_fu_2278_p3 when (or_ln83_11_fu_2286_p2(0) = '1') else 
        add_ln83_5_fu_2162_p2;
    select_ln83_24_fu_2378_p3 <= 
        grp_fu_865_p2 when (and_ln83_36_fu_2364_p2(0) = '1') else 
        grp_fu_871_p2;
    select_ln83_25_fu_2398_p3 <= 
        and_ln83_37_fu_2392_p2 when (and_ln83_36_fu_2364_p2(0) = '1') else 
        grp_fu_865_p2;
    select_ln83_26_fu_2460_p3 <= 
        ap_const_lv24_7FFFFF when (and_ln83_39_fu_2430_p2(0) = '1') else 
        ap_const_lv24_800000;
    select_ln83_27_fu_2474_p3 <= 
        select_ln83_26_fu_2460_p3 when (or_ln83_13_fu_2468_p2(0) = '1') else 
        add_ln83_6_fu_2344_p2;
    select_ln83_28_fu_2536_p3 <= 
        grp_fu_925_p2 when (and_ln83_42_fu_2522_p2(0) = '1') else 
        grp_fu_931_p2;
    select_ln83_29_fu_2556_p3 <= 
        and_ln83_43_fu_2550_p2 when (and_ln83_42_fu_2522_p2(0) = '1') else 
        grp_fu_925_p2;
    select_ln83_2_fu_1439_p3 <= 
        ap_const_lv24_7FFFFF when (and_ln83_3_fu_1409_p2(0) = '1') else 
        ap_const_lv24_800000;
    select_ln83_30_fu_2618_p3 <= 
        ap_const_lv24_7FFFFF when (and_ln83_45_fu_2588_p2(0) = '1') else 
        ap_const_lv24_800000;
    select_ln83_31_fu_2632_p3 <= 
        select_ln83_30_fu_2618_p3 when (or_ln83_15_fu_2626_p2(0) = '1') else 
        add_ln83_7_fu_2502_p2;
    select_ln83_3_fu_1453_p3 <= 
        select_ln83_2_fu_1439_p3 when (or_ln83_1_fu_1447_p2(0) = '1') else 
        add_ln83_fu_1323_p2;
    select_ln83_4_fu_1516_p3 <= 
        grp_fu_925_p2 when (and_ln83_6_fu_1502_p2(0) = '1') else 
        grp_fu_931_p2;
    select_ln83_5_fu_1536_p3 <= 
        and_ln83_7_fu_1530_p2 when (and_ln83_6_fu_1502_p2(0) = '1') else 
        grp_fu_925_p2;
    select_ln83_6_fu_1598_p3 <= 
        ap_const_lv24_7FFFFF when (and_ln83_9_fu_1568_p2(0) = '1') else 
        ap_const_lv24_800000;
    select_ln83_7_fu_1612_p3 <= 
        select_ln83_6_fu_1598_p3 when (or_ln83_3_fu_1606_p2(0) = '1') else 
        add_ln83_1_fu_1482_p2;
    select_ln83_8_fu_1698_p3 <= 
        grp_fu_865_p2 when (and_ln83_12_fu_1684_p2(0) = '1') else 
        grp_fu_871_p2;
    select_ln83_9_fu_1718_p3 <= 
        and_ln83_13_fu_1712_p2 when (and_ln83_12_fu_1684_p2(0) = '1') else 
        grp_fu_865_p2;
    select_ln83_fu_1357_p3 <= 
        grp_fu_865_p2 when (and_ln83_fu_1343_p2(0) = '1') else 
        grp_fu_871_p2;
        sext_ln83_10_fu_2142_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_load_reg_2792),48));

        sext_ln83_11_fu_2146_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_45_reg_2752),48));

        sext_ln83_12_fu_2324_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_reg_2797),48));

        sext_ln83_13_fu_2328_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_54_reg_2757),48));

        sext_ln83_14_fu_2482_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_reg_2802),48));

        sext_ln83_15_fu_2486_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_63_reg_2762),48));

        sext_ln83_1_fu_1307_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_1_reg_2727),48));

        sext_ln83_2_fu_1461_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_q0),48));

        sext_ln83_3_fu_1466_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_9_reg_2732),48));

        sext_ln83_4_fu_1644_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_reg_2777),48));

        sext_ln83_5_fu_1648_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_18_reg_2737),48));

        sext_ln83_6_fu_1802_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_load_reg_2782),48));

        sext_ln83_7_fu_1806_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_27_reg_2742),48));

        sext_ln83_8_fu_1984_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_load_reg_2787),48));

        sext_ln83_9_fu_1988_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_36_reg_2747),48));

        sext_ln83_fu_1302_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_q0),48));

    tmp_12_fu_1470_p3 <= grp_fu_813_p2(39 downto 39);
    tmp_13_fu_1488_p3 <= add_ln83_1_fu_1482_p2(23 downto 23);
    tmp_14_fu_1508_p3 <= grp_fu_813_p2(40 downto 40);
    tmp_17_fu_1960_p3 <= (trunc_ln83_reg_2675 & ap_const_lv3_2);
    tmp_18_fu_1057_p17 <= "XXXXXXXXXXXXXXXXXXXXXXXX";
    tmp_1_fu_977_p17 <= "XXXXXXXXXXXXXXXXXXXXXXXX";
    tmp_21_fu_1652_p3 <= grp_fu_809_p2(39 downto 39);
    tmp_22_fu_1670_p3 <= add_ln83_2_fu_1664_p2(23 downto 23);
    tmp_23_fu_1690_p3 <= grp_fu_809_p2(40 downto 40);
    tmp_26_fu_1972_p3 <= (trunc_ln83_reg_2675 & ap_const_lv3_3);
    tmp_27_fu_1097_p17 <= "XXXXXXXXXXXXXXXXXXXXXXXX";
    tmp_30_fu_1810_p3 <= grp_fu_813_p2(39 downto 39);
    tmp_31_fu_1828_p3 <= add_ln83_3_fu_1822_p2(23 downto 23);
    tmp_32_fu_1848_p3 <= grp_fu_813_p2(40 downto 40);
    tmp_35_fu_2300_p3 <= (trunc_ln83_reg_2675 & ap_const_lv3_4);
    tmp_36_fu_1137_p17 <= "XXXXXXXXXXXXXXXXXXXXXXXX";
    tmp_39_fu_1992_p3 <= grp_fu_809_p2(39 downto 39);
    tmp_3_fu_1311_p3 <= grp_fu_809_p2(39 downto 39);
    tmp_40_fu_2010_p3 <= add_ln83_4_fu_2004_p2(23 downto 23);
    tmp_41_fu_2030_p3 <= grp_fu_809_p2(40 downto 40);
    tmp_44_fu_2312_p3 <= (trunc_ln83_reg_2675 & ap_const_lv3_5);
    tmp_45_fu_1177_p17 <= "XXXXXXXXXXXXXXXXXXXXXXXX";
    tmp_48_fu_2150_p3 <= grp_fu_813_p2(39 downto 39);
    tmp_49_fu_2168_p3 <= add_ln83_5_fu_2162_p2(23 downto 23);
    tmp_4_fu_1329_p3 <= add_ln83_fu_1323_p2(23 downto 23);
    tmp_50_fu_2188_p3 <= grp_fu_813_p2(40 downto 40);
    tmp_53_fu_2640_p3 <= (trunc_ln83_reg_2675_pp0_iter1_reg & ap_const_lv3_6);
    tmp_54_fu_1217_p17 <= "XXXXXXXXXXXXXXXXXXXXXXXX";
    tmp_57_fu_2332_p3 <= grp_fu_809_p2(39 downto 39);
    tmp_58_fu_2350_p3 <= add_ln83_6_fu_2344_p2(23 downto 23);
    tmp_59_fu_2370_p3 <= grp_fu_809_p2(40 downto 40);
    tmp_5_fu_1349_p3 <= grp_fu_809_p2(40 downto 40);
    tmp_62_fu_2652_p3 <= (trunc_ln83_reg_2675_pp0_iter1_reg & ap_const_lv3_7);
    tmp_63_fu_1257_p17 <= "XXXXXXXXXXXXXXXXXXXXXXXX";
    tmp_66_fu_2490_p3 <= grp_fu_813_p2(39 downto 39);
    tmp_67_fu_2508_p3 <= add_ln83_7_fu_2502_p2(23 downto 23);
    tmp_68_fu_2528_p3 <= grp_fu_813_p2(40 downto 40);
    tmp_8_fu_1632_p3 <= (trunc_ln83_reg_2675 & ap_const_lv3_1);
    tmp_9_fu_1017_p17 <= "XXXXXXXXXXXXXXXXXXXXXXXX";
    tmp_s_fu_1620_p3 <= (trunc_ln83_reg_2675 & ap_const_lv3_0);
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_address0 <= zext_ln83_fu_965_p1(11 - 1 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_ce0 <= top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_ce0_local;

    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_ce0_local <= ap_const_logic_1;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_address0 <= zext_ln83_fu_965_p1(11 - 1 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_ce0 <= top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_ce0_local;

    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_ce0_local <= ap_const_logic_1;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_address0 <= zext_ln83_fu_965_p1(11 - 1 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_ce0 <= top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_ce0_local;

    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_ce0_local <= ap_const_logic_1;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_address0 <= zext_ln83_fu_965_p1(11 - 1 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_ce0 <= top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_ce0_local;

    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_ce0_local <= ap_const_logic_1;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_address0 <= zext_ln83_fu_965_p1(11 - 1 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_ce0 <= top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_ce0_local;

    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_ce0_local <= ap_const_logic_1;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_address0 <= zext_ln83_fu_965_p1(11 - 1 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_ce0 <= top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_ce0_local;

    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_ce0_local <= ap_const_logic_1;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_address0 <= zext_ln83_fu_965_p1(11 - 1 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_ce0 <= top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_ce0_local;

    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_ce0_local <= ap_const_logic_1;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_address0 <= zext_ln83_fu_965_p1(11 - 1 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_ce0 <= top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_ce0_local;

    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_ce0_local <= ap_const_logic_1;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    trunc_ln83_fu_961_p1 <= ap_sig_allocacmp_idx_1(11 - 1 downto 0);
    xor_ln83_10_fu_1678_p2 <= (tmp_22_fu_1670_p3 xor ap_const_lv1_1);
    xor_ln83_11_fu_1706_p2 <= (tmp_23_fu_1690_p3 xor ap_const_lv1_1);
    xor_ln83_12_fu_1732_p2 <= (select_ln83_8_fu_1698_p3 xor ap_const_lv1_1);
    xor_ln83_13_fu_1744_p2 <= (grp_fu_817_p3 xor ap_const_lv1_1);
    xor_ln83_14_fu_1768_p2 <= (or_ln83_18_fu_1762_p2 xor ap_const_lv1_1);
    xor_ln83_15_fu_1836_p2 <= (tmp_31_fu_1828_p3 xor ap_const_lv1_1);
    xor_ln83_16_fu_1864_p2 <= (tmp_32_fu_1848_p3 xor ap_const_lv1_1);
    xor_ln83_17_fu_1890_p2 <= (select_ln83_12_fu_1856_p3 xor ap_const_lv1_1);
    xor_ln83_18_fu_1902_p2 <= (grp_fu_877_p3 xor ap_const_lv1_1);
    xor_ln83_19_fu_1926_p2 <= (or_ln83_19_fu_1920_p2 xor ap_const_lv1_1);
    xor_ln83_1_fu_1365_p2 <= (tmp_5_fu_1349_p3 xor ap_const_lv1_1);
    xor_ln83_20_fu_2018_p2 <= (tmp_40_fu_2010_p3 xor ap_const_lv1_1);
    xor_ln83_21_fu_2046_p2 <= (tmp_41_fu_2030_p3 xor ap_const_lv1_1);
    xor_ln83_22_fu_2072_p2 <= (select_ln83_16_fu_2038_p3 xor ap_const_lv1_1);
    xor_ln83_23_fu_2084_p2 <= (grp_fu_817_p3 xor ap_const_lv1_1);
    xor_ln83_24_fu_2108_p2 <= (or_ln83_20_fu_2102_p2 xor ap_const_lv1_1);
    xor_ln83_25_fu_2176_p2 <= (tmp_49_fu_2168_p3 xor ap_const_lv1_1);
    xor_ln83_26_fu_2204_p2 <= (tmp_50_fu_2188_p3 xor ap_const_lv1_1);
    xor_ln83_27_fu_2230_p2 <= (select_ln83_20_fu_2196_p3 xor ap_const_lv1_1);
    xor_ln83_28_fu_2242_p2 <= (grp_fu_877_p3 xor ap_const_lv1_1);
    xor_ln83_29_fu_2266_p2 <= (or_ln83_21_fu_2260_p2 xor ap_const_lv1_1);
    xor_ln83_2_fu_1391_p2 <= (select_ln83_fu_1357_p3 xor ap_const_lv1_1);
    xor_ln83_30_fu_2358_p2 <= (tmp_58_fu_2350_p3 xor ap_const_lv1_1);
    xor_ln83_31_fu_2386_p2 <= (tmp_59_fu_2370_p3 xor ap_const_lv1_1);
    xor_ln83_32_fu_2412_p2 <= (select_ln83_24_fu_2378_p3 xor ap_const_lv1_1);
    xor_ln83_33_fu_2424_p2 <= (grp_fu_817_p3 xor ap_const_lv1_1);
    xor_ln83_34_fu_2448_p2 <= (or_ln83_22_fu_2442_p2 xor ap_const_lv1_1);
    xor_ln83_35_fu_2516_p2 <= (tmp_67_fu_2508_p3 xor ap_const_lv1_1);
    xor_ln83_36_fu_2544_p2 <= (tmp_68_fu_2528_p3 xor ap_const_lv1_1);
    xor_ln83_37_fu_2570_p2 <= (select_ln83_28_fu_2536_p3 xor ap_const_lv1_1);
    xor_ln83_38_fu_2582_p2 <= (grp_fu_877_p3 xor ap_const_lv1_1);
    xor_ln83_39_fu_2606_p2 <= (or_ln83_23_fu_2600_p2 xor ap_const_lv1_1);
    xor_ln83_3_fu_1403_p2 <= (grp_fu_817_p3 xor ap_const_lv1_1);
    xor_ln83_4_fu_1427_p2 <= (or_ln83_16_fu_1421_p2 xor ap_const_lv1_1);
    xor_ln83_5_fu_1496_p2 <= (tmp_13_fu_1488_p3 xor ap_const_lv1_1);
    xor_ln83_6_fu_1524_p2 <= (tmp_14_fu_1508_p3 xor ap_const_lv1_1);
    xor_ln83_7_fu_1550_p2 <= (select_ln83_4_fu_1516_p3 xor ap_const_lv1_1);
    xor_ln83_8_fu_1562_p2 <= (grp_fu_877_p3 xor ap_const_lv1_1);
    xor_ln83_9_fu_1586_p2 <= (or_ln83_17_fu_1580_p2 xor ap_const_lv1_1);
    xor_ln83_fu_1337_p2 <= (tmp_4_fu_1329_p3 xor ap_const_lv1_1);
    zext_ln83_10_fu_2307_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_35_fu_2300_p3),64));
    zext_ln83_11_fu_2158_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fu_895_p3),24));
    zext_ln83_12_fu_2319_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_44_fu_2312_p3),64));
    zext_ln83_13_fu_2340_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fu_835_p3),24));
    zext_ln83_14_fu_2647_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_53_fu_2640_p3),64));
    zext_ln83_15_fu_2498_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fu_895_p3),24));
    zext_ln83_16_fu_2659_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_62_fu_2652_p3),64));
    zext_ln83_1_fu_1319_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fu_835_p3),24));
    zext_ln83_2_fu_1627_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_s_fu_1620_p3),64));
    zext_ln83_3_fu_1478_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fu_895_p3),24));
    zext_ln83_4_fu_1639_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_8_fu_1632_p3),64));
    zext_ln83_5_fu_1660_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fu_835_p3),24));
    zext_ln83_6_fu_1967_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_17_fu_1960_p3),64));
    zext_ln83_7_fu_1818_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fu_895_p3),24));
    zext_ln83_8_fu_1979_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_26_fu_1972_p3),64));
    zext_ln83_9_fu_2000_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fu_835_p3),24));
    zext_ln83_fu_965_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln83_fu_961_p1),64));
end behav;
