Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Jul 18 18:05:02 2019
| Host         : LAPTOP-RI5OSPDL running 64-bit major release  (build 9200)
| Command      : report_methodology -file TrafficBoy_methodology_drc_routed.rpt -pb TrafficBoy_methodology_drc_routed.pb -rpx TrafficBoy_methodology_drc_routed.rpx
| Design       : TrafficBoy
| Device       : xc7z007sclg400-1
| Speed File   : -1
| Design State : Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 5
+-----------+----------+--------------------------------------------------------+------------+
| Rule      | Severity | Description                                            | Violations |
+-----------+----------+--------------------------------------------------------+------------+
| TIMING-20 | Warning  | Non-clocked latch                                      | 3          |
| XDCC-1    | Warning  | Scoped Clock constraint overwritten with the same name | 1          |
| XDCC-7    | Warning  | Scoped Clock constraint overwritten on the same source | 1          |
+-----------+----------+--------------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-20#1 Warning
Non-clocked latch  
The latch light_reg[0] cannot be properly analyzed as its control pin light_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch light_reg[1] cannot be properly analyzed as its control pin light_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch light_reg[2] cannot be properly analyzed as its control pin light_reg[2]/G is not reached by a timing clock
Related violations: <none>

XDCC-1#1 Warning
Scoped Clock constraint overwritten with the same name  
A new clock constraint create_clock overrides a previous scoped clock constraint with the same name. It is not recommended to override a scoped (typically an IP) clock constraint and could result in unexpected behaviors.
New: create_clock -period 8.000 [get_ports clk_in] (Source: C:/Users/liqingyan/vivado_test/test_traffic/test_traffic.srcs/constrs_1/new/test.xdc (Line: 2))
Previous: create_clock -period 8.000 [get_ports clk_in] (Source: c:/Users/liqingyan/vivado_test/test_traffic/test_traffic.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc (Line: 56))
Related violations: <none>

XDCC-7#1 Warning
Scoped Clock constraint overwritten on the same source  
A new clock constraint create_clock overrides a previous scoped clock constraint defined on the same source. It is not recommended to override a scoped (typically an IP) clock constraint and could result in unexpected behaviors.
New: create_clock -period 8.000 [get_ports clk_in] (Source: C:/Users/liqingyan/vivado_test/test_traffic/test_traffic.srcs/constrs_1/new/test.xdc (Line: 2))
Previous: create_clock -period 8.000 [get_ports clk_in] (Source: c:/Users/liqingyan/vivado_test/test_traffic/test_traffic.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc (Line: 56))
Related violations: <none>


