digraph "CFG for '_Z9rotate_3DPfmmmS_' function" {
	label="CFG for '_Z9rotate_3DPfmmmS_' function";

	Node0x48f2b30 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%5:\l  %6 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %7 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %8 = getelementptr i8, i8 addrspace(4)* %7, i64 4\l  %9 = bitcast i8 addrspace(4)* %8 to i16 addrspace(4)*\l  %10 = load i16, i16 addrspace(4)* %9, align 4, !range !4, !invariant.load !5\l  %11 = zext i16 %10 to i32\l  %12 = mul i32 %6, %11\l  %13 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !6\l  %14 = add i32 %12, %13\l  %15 = zext i32 %14 to i64\l  %16 = mul i64 %2, %1\l  %17 = mul i64 %16, %3\l  %18 = getelementptr inbounds float, float addrspace(1)* %0, i64 %15\l  %19 = load float, float addrspace(1)* %18, align 4, !tbaa !7,\l... !amdgpu.noclobber !5\l  %20 = add i64 %17, %15\l  %21 = getelementptr inbounds float, float addrspace(1)* %0, i64 %20\l  %22 = load float, float addrspace(1)* %21, align 4, !tbaa !7,\l... !amdgpu.noclobber !5\l  %23 = shl i64 %17, 1\l  %24 = add i64 %23, %15\l  %25 = getelementptr inbounds float, float addrspace(1)* %0, i64 %24\l  %26 = load float, float addrspace(1)* %25, align 4, !tbaa !7,\l... !amdgpu.noclobber !5\l  %27 = icmp ugt i64 %17, %15\l  br i1 %27, label %28, label %61\l|{<s0>T|<s1>F}}"];
	Node0x48f2b30:s0 -> Node0x48f5f70;
	Node0x48f2b30:s1 -> Node0x48f6000;
	Node0x48f5f70 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f59c7d70",label="{%28:\l28:                                               \l  %29 = load float, float addrspace(1)* %4, align 4, !tbaa !7,\l... !amdgpu.noclobber !5\l  %30 = fmul contract float %19, %29\l  %31 = getelementptr inbounds float, float addrspace(1)* %4, i64 3\l  %32 = load float, float addrspace(1)* %31, align 4, !tbaa !7,\l... !amdgpu.noclobber !5\l  %33 = fmul contract float %22, %32\l  %34 = fadd contract float %30, %33\l  %35 = getelementptr inbounds float, float addrspace(1)* %4, i64 6\l  %36 = load float, float addrspace(1)* %35, align 4, !tbaa !7,\l... !amdgpu.noclobber !5\l  %37 = fmul contract float %26, %36\l  %38 = fadd contract float %34, %37\l  %39 = getelementptr inbounds float, float addrspace(1)* %4, i64 1\l  %40 = load float, float addrspace(1)* %39, align 4, !tbaa !7,\l... !amdgpu.noclobber !5\l  %41 = fmul contract float %19, %40\l  %42 = getelementptr inbounds float, float addrspace(1)* %4, i64 4\l  %43 = load float, float addrspace(1)* %42, align 4, !tbaa !7,\l... !amdgpu.noclobber !5\l  %44 = fmul contract float %22, %43\l  %45 = fadd contract float %41, %44\l  %46 = getelementptr inbounds float, float addrspace(1)* %4, i64 7\l  %47 = load float, float addrspace(1)* %46, align 4, !tbaa !7,\l... !amdgpu.noclobber !5\l  %48 = fmul contract float %26, %47\l  %49 = fadd contract float %45, %48\l  %50 = getelementptr inbounds float, float addrspace(1)* %4, i64 2\l  %51 = load float, float addrspace(1)* %50, align 4, !tbaa !7,\l... !amdgpu.noclobber !5\l  %52 = fmul contract float %19, %51\l  %53 = getelementptr inbounds float, float addrspace(1)* %4, i64 5\l  %54 = load float, float addrspace(1)* %53, align 4, !tbaa !7,\l... !amdgpu.noclobber !5\l  %55 = fmul contract float %22, %54\l  %56 = fadd contract float %52, %55\l  %57 = getelementptr inbounds float, float addrspace(1)* %4, i64 8\l  %58 = load float, float addrspace(1)* %57, align 4, !tbaa !7,\l... !amdgpu.noclobber !5\l  %59 = fmul contract float %26, %58\l  %60 = fadd contract float %56, %59\l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  store float %38, float addrspace(1)* %18, align 4, !tbaa !7\l  store float %49, float addrspace(1)* %21, align 4, !tbaa !7\l  store float %60, float addrspace(1)* %25, align 4, !tbaa !7\l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  br label %61\l}"];
	Node0x48f5f70 -> Node0x48f6000;
	Node0x48f6000 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%61:\l61:                                               \l  ret void\l}"];
}
