#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2009.vpi";
S_0x5677c4b07b70 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x5677c4b14440 .scope module, "tb_regfile" "tb_regfile" 3 4;
 .timescale -9 -9;
v0x5677c4b3d3f0_0 .var "clk", 0 0;
v0x5677c4b3d4b0_0 .var/i "errors", 31 0;
v0x5677c4b3d570_0 .var "r_addr_a", 2 0;
v0x5677c4b3d610_0 .var "r_addr_b", 2 0;
v0x5677c4b3d6b0_0 .net "r_data_a", 7 0, L_0x5677c4b03880;  1 drivers
v0x5677c4b3d750_0 .net "r_data_b", 7 0, L_0x5677c4b04250;  1 drivers
v0x5677c4b3d7f0_0 .var "reset", 0 0;
v0x5677c4b3d8c0_0 .var "w_addr", 2 0;
v0x5677c4b3d990_0 .var "w_data", 7 0;
v0x5677c4b3da60_0 .var "we", 0 0;
S_0x5677c4b145d0 .scope module, "uut" "regfile" 3 20, 4 1 0, S_0x5677c4b14440;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 3 "r_addr_a";
    .port_info 4 /INPUT 3 "r_addr_b";
    .port_info 5 /INPUT 3 "w_addr";
    .port_info 6 /INPUT 8 "w_data";
    .port_info 7 /OUTPUT 8 "r_data_a";
    .port_info 8 /OUTPUT 8 "r_data_b";
L_0x5677c4b03880 .functor BUFZ 8, L_0x5677c4b3db30, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x5677c4b04250 .functor BUFZ 8, L_0x5677c4b3de10, C4<00000000>, C4<00000000>, C4<00000000>;
v0x5677c4b039e0_0 .net *"_ivl_0", 7 0, L_0x5677c4b3db30;  1 drivers
v0x5677c4b04960_0 .net *"_ivl_10", 4 0, L_0x5677c4b3deb0;  1 drivers
L_0x78d318f86060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5677c4b05250_0 .net *"_ivl_13", 1 0, L_0x78d318f86060;  1 drivers
v0x5677c4b05ae0_0 .net *"_ivl_2", 4 0, L_0x5677c4b3dc30;  1 drivers
L_0x78d318f86018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5677c4b06d70_0 .net *"_ivl_5", 1 0, L_0x78d318f86018;  1 drivers
v0x5677c4b08bf0_0 .net *"_ivl_8", 7 0, L_0x5677c4b3de10;  1 drivers
v0x5677c4b08f10_0 .net "clk", 0 0, v0x5677c4b3d3f0_0;  1 drivers
v0x5677c4b3ca70_0 .var/i "i", 31 0;
v0x5677c4b3cb50_0 .net "r_addr_a", 2 0, v0x5677c4b3d570_0;  1 drivers
v0x5677c4b3cc30_0 .net "r_addr_b", 2 0, v0x5677c4b3d610_0;  1 drivers
v0x5677c4b3cd10_0 .net "r_data_a", 7 0, L_0x5677c4b03880;  alias, 1 drivers
v0x5677c4b3cdf0_0 .net "r_data_b", 7 0, L_0x5677c4b04250;  alias, 1 drivers
v0x5677c4b3ced0 .array "registers", 7 0, 7 0;
v0x5677c4b3cf90_0 .net "reset", 0 0, v0x5677c4b3d7f0_0;  1 drivers
v0x5677c4b3d050_0 .net "w_addr", 2 0, v0x5677c4b3d8c0_0;  1 drivers
v0x5677c4b3d130_0 .net "w_data", 7 0, v0x5677c4b3d990_0;  1 drivers
v0x5677c4b3d210_0 .net "we", 0 0, v0x5677c4b3da60_0;  1 drivers
E_0x5677c4ad7b20 .event posedge, v0x5677c4b08f10_0;
L_0x5677c4b3db30 .array/port v0x5677c4b3ced0, L_0x5677c4b3dc30;
L_0x5677c4b3dc30 .concat [ 3 2 0 0], v0x5677c4b3d570_0, L_0x78d318f86018;
L_0x5677c4b3de10 .array/port v0x5677c4b3ced0, L_0x5677c4b3deb0;
L_0x5677c4b3deb0 .concat [ 3 2 0 0], v0x5677c4b3d610_0, L_0x78d318f86060;
    .scope S_0x5677c4b145d0;
T_0 ;
    %wait E_0x5677c4ad7b20;
    %load/vec4 v0x5677c4b3cf90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5677c4b3ca70_0, 0, 32;
T_0.2 ;
    %load/vec4 v0x5677c4b3ca70_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_0.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x5677c4b3ca70_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5677c4b3ced0, 0, 4;
    %load/vec4 v0x5677c4b3ca70_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5677c4b3ca70_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x5677c4b3d210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x5677c4b3d130_0;
    %load/vec4 v0x5677c4b3d050_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5677c4b3ced0, 0, 4;
T_0.4 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x5677c4b14440;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5677c4b3d4b0_0, 0, 32;
    %end;
    .thread T_1, $init;
    .scope S_0x5677c4b14440;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5677c4b3d3f0_0, 0, 1;
T_2.0 ;
    %delay 5, 0;
    %load/vec4 v0x5677c4b3d3f0_0;
    %inv;
    %store/vec4 v0x5677c4b3d3f0_0, 0, 1;
    %jmp T_2.0;
    %end;
    .thread T_2;
    .scope S_0x5677c4b14440;
T_3 ;
    %vpi_call/w 3 40 "$display", "\012--- Starting Register File Verification ---" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5677c4b3d7f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5677c4b3da60_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5677c4b3d8c0_0, 0, 3;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5677c4b3d990_0, 0, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5677c4b3d570_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5677c4b3d610_0, 0, 3;
    %wait E_0x5677c4ad7b20;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5677c4b3d7f0_0, 0, 1;
    %wait E_0x5677c4ad7b20;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5677c4b3da60_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x5677c4b3d8c0_0, 0, 3;
    %pushi/vec4 170, 0, 8;
    %store/vec4 v0x5677c4b3d990_0, 0, 8;
    %wait E_0x5677c4ad7b20;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5677c4b3da60_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x5677c4b3d570_0, 0, 3;
    %delay 1, 0;
    %load/vec4 v0x5677c4b3d6b0_0;
    %cmpi/ne 170, 0, 8;
    %jmp/0xz  T_3.0, 6;
    %vpi_call/w 3 63 "$display", "\342\235\214 FAIL: Wrote AA to Reg 1, read back %h", v0x5677c4b3d6b0_0 {0 0 0};
    %load/vec4 v0x5677c4b3d4b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5677c4b3d4b0_0, 0, 32;
    %jmp T_3.1;
T_3.0 ;
    %vpi_call/w 3 66 "$display", "\342\234\205 PASS: Write/Read R1 successful" {0 0 0};
T_3.1 ;
    %wait E_0x5677c4ad7b20;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5677c4b3da60_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x5677c4b3d8c0_0, 0, 3;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x5677c4b3d990_0, 0, 8;
    %wait E_0x5677c4ad7b20;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x5677c4b3d570_0, 0, 3;
    %delay 1, 0;
    %load/vec4 v0x5677c4b3d6b0_0;
    %cmpi/ne 170, 0, 8;
    %jmp/0xz  T_3.2, 6;
    %vpi_call/w 3 81 "$display", "\342\235\214 FAIL: Write Enable broken! R1 changed to %h when WE was 0", v0x5677c4b3d6b0_0 {0 0 0};
    %load/vec4 v0x5677c4b3d4b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5677c4b3d4b0_0, 0, 32;
    %jmp T_3.3;
T_3.2 ;
    %vpi_call/w 3 84 "$display", "\342\234\205 PASS: Write Enable protection works" {0 0 0};
T_3.3 ;
    %wait E_0x5677c4ad7b20;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5677c4b3da60_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x5677c4b3d8c0_0, 0, 3;
    %pushi/vec4 85, 0, 8;
    %store/vec4 v0x5677c4b3d990_0, 0, 8;
    %wait E_0x5677c4ad7b20;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5677c4b3da60_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x5677c4b3d570_0, 0, 3;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x5677c4b3d610_0, 0, 3;
    %delay 1, 0;
    %load/vec4 v0x5677c4b3d6b0_0;
    %cmpi/ne 170, 0, 8;
    %jmp/1 T_3.6, 6;
    %flag_mov 8, 6;
    %load/vec4 v0x5677c4b3d750_0;
    %cmpi/ne 85, 0, 8;
    %flag_or 6, 8;
T_3.6;
    %jmp/0xz  T_3.4, 6;
    %vpi_call/w 3 102 "$display", "\342\235\214 FAIL: Dual Port Read failed. A=%h (exp AA), B=%h (exp 55)", v0x5677c4b3d6b0_0, v0x5677c4b3d750_0 {0 0 0};
    %load/vec4 v0x5677c4b3d4b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5677c4b3d4b0_0, 0, 32;
    %jmp T_3.5;
T_3.4 ;
    %vpi_call/w 3 105 "$display", "\342\234\205 PASS: Dual Port Read works" {0 0 0};
T_3.5 ;
    %wait E_0x5677c4ad7b20;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5677c4b3d7f0_0, 0, 1;
    %wait E_0x5677c4ad7b20;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5677c4b3d7f0_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x5677c4b3d570_0, 0, 3;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x5677c4b3d610_0, 0, 3;
    %delay 1, 0;
    %load/vec4 v0x5677c4b3d6b0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/1 T_3.9, 6;
    %flag_mov 8, 6;
    %load/vec4 v0x5677c4b3d750_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_or 6, 8;
T_3.9;
    %jmp/0xz  T_3.7, 6;
    %vpi_call/w 3 119 "$display", "\342\235\214 FAIL: Reset did not clear registers. R1=%h, R2=%h", v0x5677c4b3d6b0_0, v0x5677c4b3d750_0 {0 0 0};
    %load/vec4 v0x5677c4b3d4b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5677c4b3d4b0_0, 0, 32;
    %jmp T_3.8;
T_3.7 ;
    %vpi_call/w 3 122 "$display", "\342\234\205 PASS: Reset works" {0 0 0};
T_3.8 ;
    %load/vec4 v0x5677c4b3d4b0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_3.10, 5;
    %vpi_call/w 3 128 "$display", "\012\360\237\224\264 FAILED: Found %0d errors.", v0x5677c4b3d4b0_0 {0 0 0};
    %vpi_call/w 3 129 "$finish", 32'sb00000000000000000000000000000001 {0 0 0};
    %jmp T_3.11;
T_3.10 ;
    %vpi_call/w 3 131 "$display", "\012\360\237\237\242 SUCCESS: Register File passed all tests!" {0 0 0};
    %vpi_call/w 3 132 "$finish", 32'sb00000000000000000000000000000000 {0 0 0};
T_3.11 ;
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "test/tb_regfile.v";
    "src/regfile.v";
