// Seed: 1573870885
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_8;
  assign id_4 = 1;
  tri1 id_9 = 1 ? id_3 - id_1 : !id_9;
  wire id_10;
  assign module_1.id_4 = 0;
endmodule
module module_1 (
    input  tri0  id_0,
    output uwire id_1,
    input  uwire id_2,
    input  wire  id_3,
    input  tri1  id_4,
    input  tri0  id_5,
    output uwire id_6
);
  assign id_6 = 1'b0;
  wire id_8;
  module_0 modCall_1 (
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8
  );
  wire id_9;
  wire id_10, id_11;
  wire id_12;
  id_13 :
  assert property (@(posedge 1) 1)
  else $display(1);
  tri0 id_14 = id_5 - 1, id_15;
  wire id_16;
  wire id_17;
endmodule
