--------------------------------------------------------------------------------
Release 14.6 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -o
counter.twr -v 30 -l 30 counter_routed.ncd counter.pcf

Design file:              counter_routed.ncd
Physical constraint file: counter.pcf
Device,package,speed:     xc7k325t,ffg900,C,-2 (PRODUCTION 1.09 2013-06-08)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 200 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.800ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 200 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.400ns (Tmmcmpw_CLKIN1_200_250)
  Physical resource: clock_generator_0/clock_generator_0/MMCM1_INST/MMCM_ADV_inst/CLKIN1
  Logical resource: clock_generator_0/clock_generator_0/MMCM1_INST/MMCM_ADV_inst/CLKIN1
  Location pin: MMCME2_ADV_X1Y1.CLKIN1
  Clock network: CLK
--------------------------------------------------------------------------------
Slack: 2.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.400ns (Tmmcmpw_CLKIN1_200_250)
  Physical resource: clock_generator_0/clock_generator_0/MMCM1_INST/MMCM_ADV_inst/CLKIN1
  Logical resource: clock_generator_0/clock_generator_0/MMCM1_INST/MMCM_ADV_inst/CLKIN1
  Location pin: MMCME2_ADV_X1Y1.CLKIN1
  Clock network: CLK
--------------------------------------------------------------------------------
Slack: 3.929ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.071ns (933.707MHz) (Tmmcmper_CLKIN(Finmax))
  Physical resource: clock_generator_0/clock_generator_0/MMCM1_INST/MMCM_ADV_inst/CLKIN1
  Logical resource: clock_generator_0/clock_generator_0/MMCM1_INST/MMCM_ADV_inst/CLKIN1
  Location pin: MMCME2_ADV_X1Y1.CLKIN1
  Clock network: CLK
--------------------------------------------------------------------------------
Slack: 3.929ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.071ns (933.707MHz) (Tmmcmper_CLKFBOUT(Foutmax))
  Physical resource: clock_generator_0/clock_generator_0/MMCM1_INST/MMCM_ADV_inst/CLKFBOUT
  Logical resource: clock_generator_0/clock_generator_0/MMCM1_INST/MMCM_ADV_inst/CLKFBOUT
  Location pin: MMCME2_ADV_X1Y1.CLKFBOUT
  Clock network: clock_generator_0/clock_generator_0/SIG_MMCM1_CLKFBOUT
--------------------------------------------------------------------------------
Slack: 8.929ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.071ns (933.707MHz) (Tmmcmper_CLKOUT(Foutmax))
  Physical resource: clock_generator_0/clock_generator_0/MMCM1_INST/MMCM_ADV_inst/CLKOUT0
  Logical resource: clock_generator_0/clock_generator_0/MMCM1_INST/MMCM_ADV_inst/CLKOUT0
  Location pin: MMCME2_ADV_X1Y1.CLKOUT0
  Clock network: clock_generator_0/clock_generator_0/SIG_MMCM1_CLKOUT0
--------------------------------------------------------------------------------
Slack: 95.000ns (max period limit - period)
  Period: 5.000ns
  Max period limit: 100.000ns (10.000MHz) (Tmmcmper_CLKIN(Finmin))
  Physical resource: clock_generator_0/clock_generator_0/MMCM1_INST/MMCM_ADV_inst/CLKIN1
  Logical resource: clock_generator_0/clock_generator_0/MMCM1_INST/MMCM_ADV_inst/CLKIN1
  Location pin: MMCME2_ADV_X1Y1.CLKIN1
  Clock network: CLK
--------------------------------------------------------------------------------
Slack: 203.360ns (max period limit - period)
  Period: 10.000ns
  Max period limit: 213.360ns (4.687MHz) (Tmmcmper_CLKOUT(Foutmin))
  Physical resource: clock_generator_0/clock_generator_0/MMCM1_INST/MMCM_ADV_inst/CLKOUT0
  Logical resource: clock_generator_0/clock_generator_0/MMCM1_INST/MMCM_ADV_inst/CLKOUT0
  Location pin: MMCME2_ADV_X1Y1.CLKOUT0
  Clock network: clock_generator_0/clock_generator_0/SIG_MMCM1_CLKOUT0
--------------------------------------------------------------------------------
Slack: 208.360ns (max period limit - period)
  Period: 5.000ns
  Max period limit: 213.360ns (4.687MHz) (Tmmcmper_CLKFBOUT(Foutmin))
  Physical resource: clock_generator_0/clock_generator_0/MMCM1_INST/MMCM_ADV_inst/CLKFBOUT
  Logical resource: clock_generator_0/clock_generator_0/MMCM1_INST/MMCM_ADV_inst/CLKFBOUT
  Location pin: MMCME2_ADV_X1Y1.CLKFBOUT
  Clock network: clock_generator_0/clock_generator_0/SIG_MMCM1_CLKFBOUT
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clock_generator_0_clock_generator_0_SIG_MMCM1_CLKOUT0 = 
PERIOD TIMEGRP         "clock_generator_0_clock_generator_0_SIG_MMCM1_CLKOUT0" 
TS_sys_clk_pin         * 0.5 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1135865 paths analyzed, 29916 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  10.000ns.
--------------------------------------------------------------------------------
Slack:                  0.875ns (requirement - (data path - clock path skew + uncertainty))
  Source:               microblaze_0_d_bram_ctrl_0/microblaze_0_d_bram_ctrl_0/Sl_Rdy (FF)
  Destination:          microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_14 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      9.086ns (Levels of Logic = 3)
  Clock Path Skew:      0.022ns (1.241 - 1.219)
  Source Clock:         clk_100_0000MHz rising at 0.000ns
  Destination Clock:    clk_100_0000MHz rising at 10.000ns
  Clock Uncertainty:    0.061ns

  Clock Uncertainty:          0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.098ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: microblaze_0_d_bram_ctrl_0/microblaze_0_d_bram_ctrl_0/Sl_Rdy to microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_14
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X72Y157.AQ        Tcko                  0.223   microblaze_0_d_bram_ctrl_0/microblaze_0_d_bram_ctrl_0/Sl_Rdy
                                                          microblaze_0_d_bram_ctrl_0/microblaze_0_d_bram_ctrl_0/Sl_Rdy
    SLICE_X72Y157.A3        net (fanout=1)        0.269   microblaze_0_d_bram_ctrl_0/microblaze_0_d_bram_ctrl_0/Sl_Rdy
    SLICE_X72Y157.AMUX      Tilo                  0.144   microblaze_0_d_bram_ctrl_0/microblaze_0_d_bram_ctrl_0/Sl_Rdy
                                                          microblaze_0_d_bram_ctrl_0/microblaze_0_d_bram_ctrl_0/Sl_Ready_i1
    SLICE_X90Y130.A5        net (fanout=32)       1.741   microblaze_0_dlmb_Sl_Ready[0]
    SLICE_X90Y130.AMUX      Tilo                  0.138   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.wb_dlmb_valid_read_data[3]
                                                          microblaze_0_dlmb/microblaze_0_dlmb/Ready_ORing.i1
    SLICE_X74Y154.A2        net (fanout=6)        1.225   microblaze_0_dlmb_LMB_Ready
    SLICE_X74Y154.CQ        Tad_logic             0.527   microblaze_0_d_bram_ctrl_1_BRAM_PORT_BRAM_EN
                                                          microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.mem_databus_ready_sel_carry_or/Using_FPGA.A_N1
                                                          microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[1].OF_Piperun_Stage/Using_FPGA.MUXCY_I
                                                          microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1
    RAMB36_X3Y55.ENBWRENU   net (fanout=130)      4.491   microblaze_0_d_bram_ctrl_1_BRAM_PORT_BRAM_EN
    RAMB36_X3Y55.CLKBWRCLKU Trcck_WREN            0.328   microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_14
                                                          microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_14
    ----------------------------------------------------  ---------------------------
    Total                                         9.086ns (1.360ns logic, 7.726ns route)
                                                          (15.0% logic, 85.0% route)

--------------------------------------------------------------------------------
Slack:                  0.875ns (requirement - (data path - clock path skew + uncertainty))
  Source:               microblaze_0_d_bram_ctrl_0/microblaze_0_d_bram_ctrl_0/Sl_Rdy (FF)
  Destination:          microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_14 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      9.086ns (Levels of Logic = 3)
  Clock Path Skew:      0.022ns (1.241 - 1.219)
  Source Clock:         clk_100_0000MHz rising at 0.000ns
  Destination Clock:    clk_100_0000MHz rising at 10.000ns
  Clock Uncertainty:    0.061ns

  Clock Uncertainty:          0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.098ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: microblaze_0_d_bram_ctrl_0/microblaze_0_d_bram_ctrl_0/Sl_Rdy to microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_14
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X72Y157.AQ        Tcko                  0.223   microblaze_0_d_bram_ctrl_0/microblaze_0_d_bram_ctrl_0/Sl_Rdy
                                                          microblaze_0_d_bram_ctrl_0/microblaze_0_d_bram_ctrl_0/Sl_Rdy
    SLICE_X72Y157.A3        net (fanout=1)        0.269   microblaze_0_d_bram_ctrl_0/microblaze_0_d_bram_ctrl_0/Sl_Rdy
    SLICE_X72Y157.AMUX      Tilo                  0.144   microblaze_0_d_bram_ctrl_0/microblaze_0_d_bram_ctrl_0/Sl_Rdy
                                                          microblaze_0_d_bram_ctrl_0/microblaze_0_d_bram_ctrl_0/Sl_Ready_i1
    SLICE_X90Y130.A5        net (fanout=32)       1.741   microblaze_0_dlmb_Sl_Ready[0]
    SLICE_X90Y130.AMUX      Tilo                  0.138   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.wb_dlmb_valid_read_data[3]
                                                          microblaze_0_dlmb/microblaze_0_dlmb/Ready_ORing.i1
    SLICE_X74Y154.A2        net (fanout=6)        1.225   microblaze_0_dlmb_LMB_Ready
    SLICE_X74Y154.CQ        Tad_logic             0.527   microblaze_0_d_bram_ctrl_1_BRAM_PORT_BRAM_EN
                                                          microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.mem_databus_ready_sel_carry_or/Using_FPGA.A_N1
                                                          microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[1].OF_Piperun_Stage/Using_FPGA.MUXCY_I
                                                          microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1
    RAMB36_X3Y55.ENBWRENL   net (fanout=130)      4.491   microblaze_0_d_bram_ctrl_1_BRAM_PORT_BRAM_EN
    RAMB36_X3Y55.CLKBWRCLKL Trcck_WREN            0.328   microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_14
                                                          microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_14
    ----------------------------------------------------  ---------------------------
    Total                                         9.086ns (1.360ns logic, 7.726ns route)
                                                          (15.0% logic, 85.0% route)

--------------------------------------------------------------------------------
Slack:                  0.879ns (requirement - (data path - clock path skew + uncertainty))
  Source:               microblaze_0_d_bram_ctrl_0/microblaze_0_d_bram_ctrl_0/lmb_as (FF)
  Destination:          microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_14 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      9.082ns (Levels of Logic = 3)
  Clock Path Skew:      0.022ns (1.241 - 1.219)
  Source Clock:         clk_100_0000MHz rising at 0.000ns
  Destination Clock:    clk_100_0000MHz rising at 10.000ns
  Clock Uncertainty:    0.061ns

  Clock Uncertainty:          0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.098ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: microblaze_0_d_bram_ctrl_0/microblaze_0_d_bram_ctrl_0/lmb_as to microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_14
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X73Y157.CQ        Tcko                  0.223   microblaze_0_d_bram_ctrl_0/microblaze_0_d_bram_ctrl_0/lmb_as
                                                          microblaze_0_d_bram_ctrl_0/microblaze_0_d_bram_ctrl_0/lmb_as
    SLICE_X72Y157.A5        net (fanout=1)        0.267   microblaze_0_d_bram_ctrl_0/microblaze_0_d_bram_ctrl_0/lmb_as
    SLICE_X72Y157.AMUX      Tilo                  0.142   microblaze_0_d_bram_ctrl_0/microblaze_0_d_bram_ctrl_0/Sl_Rdy
                                                          microblaze_0_d_bram_ctrl_0/microblaze_0_d_bram_ctrl_0/Sl_Ready_i1
    SLICE_X90Y130.A5        net (fanout=32)       1.741   microblaze_0_dlmb_Sl_Ready[0]
    SLICE_X90Y130.AMUX      Tilo                  0.138   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.wb_dlmb_valid_read_data[3]
                                                          microblaze_0_dlmb/microblaze_0_dlmb/Ready_ORing.i1
    SLICE_X74Y154.A2        net (fanout=6)        1.225   microblaze_0_dlmb_LMB_Ready
    SLICE_X74Y154.CQ        Tad_logic             0.527   microblaze_0_d_bram_ctrl_1_BRAM_PORT_BRAM_EN
                                                          microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.mem_databus_ready_sel_carry_or/Using_FPGA.A_N1
                                                          microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[1].OF_Piperun_Stage/Using_FPGA.MUXCY_I
                                                          microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1
    RAMB36_X3Y55.ENBWRENL   net (fanout=130)      4.491   microblaze_0_d_bram_ctrl_1_BRAM_PORT_BRAM_EN
    RAMB36_X3Y55.CLKBWRCLKL Trcck_WREN            0.328   microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_14
                                                          microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_14
    ----------------------------------------------------  ---------------------------
    Total                                         9.082ns (1.358ns logic, 7.724ns route)
                                                          (15.0% logic, 85.0% route)

--------------------------------------------------------------------------------
Slack:                  0.879ns (requirement - (data path - clock path skew + uncertainty))
  Source:               microblaze_0_d_bram_ctrl_0/microblaze_0_d_bram_ctrl_0/lmb_as (FF)
  Destination:          microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_14 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      9.082ns (Levels of Logic = 3)
  Clock Path Skew:      0.022ns (1.241 - 1.219)
  Source Clock:         clk_100_0000MHz rising at 0.000ns
  Destination Clock:    clk_100_0000MHz rising at 10.000ns
  Clock Uncertainty:    0.061ns

  Clock Uncertainty:          0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.098ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: microblaze_0_d_bram_ctrl_0/microblaze_0_d_bram_ctrl_0/lmb_as to microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_14
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X73Y157.CQ        Tcko                  0.223   microblaze_0_d_bram_ctrl_0/microblaze_0_d_bram_ctrl_0/lmb_as
                                                          microblaze_0_d_bram_ctrl_0/microblaze_0_d_bram_ctrl_0/lmb_as
    SLICE_X72Y157.A5        net (fanout=1)        0.267   microblaze_0_d_bram_ctrl_0/microblaze_0_d_bram_ctrl_0/lmb_as
    SLICE_X72Y157.AMUX      Tilo                  0.142   microblaze_0_d_bram_ctrl_0/microblaze_0_d_bram_ctrl_0/Sl_Rdy
                                                          microblaze_0_d_bram_ctrl_0/microblaze_0_d_bram_ctrl_0/Sl_Ready_i1
    SLICE_X90Y130.A5        net (fanout=32)       1.741   microblaze_0_dlmb_Sl_Ready[0]
    SLICE_X90Y130.AMUX      Tilo                  0.138   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.wb_dlmb_valid_read_data[3]
                                                          microblaze_0_dlmb/microblaze_0_dlmb/Ready_ORing.i1
    SLICE_X74Y154.A2        net (fanout=6)        1.225   microblaze_0_dlmb_LMB_Ready
    SLICE_X74Y154.CQ        Tad_logic             0.527   microblaze_0_d_bram_ctrl_1_BRAM_PORT_BRAM_EN
                                                          microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.mem_databus_ready_sel_carry_or/Using_FPGA.A_N1
                                                          microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[1].OF_Piperun_Stage/Using_FPGA.MUXCY_I
                                                          microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1
    RAMB36_X3Y55.ENBWRENU   net (fanout=130)      4.491   microblaze_0_d_bram_ctrl_1_BRAM_PORT_BRAM_EN
    RAMB36_X3Y55.CLKBWRCLKU Trcck_WREN            0.328   microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_14
                                                          microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_14
    ----------------------------------------------------  ---------------------------
    Total                                         9.082ns (1.358ns logic, 7.724ns route)
                                                          (15.0% logic, 85.0% route)

--------------------------------------------------------------------------------
Slack:                  0.893ns (requirement - (data path - clock path skew + uncertainty))
  Source:               axi_hwicap_0/axi_hwicap_0/HWICAP_CTRL_I/IPIC_IF_I/gate_signal (FF)
  Destination:          axi_hwicap_0/axi_hwicap_0/HWICAP_CTRL_I/gate_bufgce (OTHER)
  Requirement:          5.000ns
  Data Path Delay:      2.697ns (Levels of Logic = 1)
  Clock Path Skew:      -1.349ns (0.119 - 1.468)
  Source Clock:         clk_100_0000MHz falling at 5.000ns
  Destination Clock:    clk_100_0000MHz rising at 10.000ns
  Clock Uncertainty:    0.061ns

  Clock Uncertainty:          0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.098ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: axi_hwicap_0/axi_hwicap_0/HWICAP_CTRL_I/IPIC_IF_I/gate_signal to axi_hwicap_0/axi_hwicap_0/HWICAP_CTRL_I/gate_bufgce
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y109.BQ     Tcko                  0.228   axi_hwicap_0/axi_hwicap_0/HWICAP_CTRL_I/IPIC_IF_I/gate_signal
                                                       axi_hwicap_0/axi_hwicap_0/HWICAP_CTRL_I/IPIC_IF_I/gate_signal
    BUFGCTRL_X0Y1.CE0    net (fanout=2)        2.337   axi_hwicap_0/axi_hwicap_0/HWICAP_CTRL_I/IPIC_IF_I/gate_signal
    BUFGCTRL_X0Y1.I0     Tbccck_CE             0.132   axi_hwicap_0/axi_hwicap_0/HWICAP_CTRL_I/gate_bufgce
                                                       axi_hwicap_0/axi_hwicap_0/HWICAP_CTRL_I/gate_bufgce
    -------------------------------------------------  ---------------------------
    Total                                      2.697ns (0.360ns logic, 2.337ns route)
                                                       (13.3% logic, 86.7% route)

--------------------------------------------------------------------------------
Slack:                  1.012ns (requirement - (data path - clock path skew + uncertainty))
  Source:               microblaze_0_d_bram_ctrl_1/microblaze_0_d_bram_ctrl_1/lmb_as (FF)
  Destination:          microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_14 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      8.951ns (Levels of Logic = 3)
  Clock Path Skew:      0.024ns (1.241 - 1.217)
  Source Clock:         clk_100_0000MHz rising at 0.000ns
  Destination Clock:    clk_100_0000MHz rising at 10.000ns
  Clock Uncertainty:    0.061ns

  Clock Uncertainty:          0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.098ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: microblaze_0_d_bram_ctrl_1/microblaze_0_d_bram_ctrl_1/lmb_as to microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_14
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X69Y161.BQ        Tcko                  0.223   microblaze_0_d_bram_ctrl_1/microblaze_0_d_bram_ctrl_1/lmb_as
                                                          microblaze_0_d_bram_ctrl_1/microblaze_0_d_bram_ctrl_1/lmb_as
    SLICE_X69Y161.A2        net (fanout=1)        0.350   microblaze_0_d_bram_ctrl_1/microblaze_0_d_bram_ctrl_1/lmb_as
    SLICE_X69Y161.AMUX      Tilo                  0.144   microblaze_0_d_bram_ctrl_1/microblaze_0_d_bram_ctrl_1/lmb_as
                                                          microblaze_0_d_bram_ctrl_1/microblaze_0_d_bram_ctrl_1/Sl_Ready_i1
    SLICE_X90Y130.A1        net (fanout=32)       1.525   microblaze_0_dlmb_Sl_Ready[1]
    SLICE_X90Y130.AMUX      Tilo                  0.138   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.wb_dlmb_valid_read_data[3]
                                                          microblaze_0_dlmb/microblaze_0_dlmb/Ready_ORing.i1
    SLICE_X74Y154.A2        net (fanout=6)        1.225   microblaze_0_dlmb_LMB_Ready
    SLICE_X74Y154.CQ        Tad_logic             0.527   microblaze_0_d_bram_ctrl_1_BRAM_PORT_BRAM_EN
                                                          microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.mem_databus_ready_sel_carry_or/Using_FPGA.A_N1
                                                          microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[1].OF_Piperun_Stage/Using_FPGA.MUXCY_I
                                                          microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1
    RAMB36_X3Y55.ENBWRENL   net (fanout=130)      4.491   microblaze_0_d_bram_ctrl_1_BRAM_PORT_BRAM_EN
    RAMB36_X3Y55.CLKBWRCLKL Trcck_WREN            0.328   microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_14
                                                          microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_14
    ----------------------------------------------------  ---------------------------
    Total                                         8.951ns (1.360ns logic, 7.591ns route)
                                                          (15.2% logic, 84.8% route)

--------------------------------------------------------------------------------
Slack:                  1.012ns (requirement - (data path - clock path skew + uncertainty))
  Source:               microblaze_0_d_bram_ctrl_1/microblaze_0_d_bram_ctrl_1/lmb_as (FF)
  Destination:          microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_14 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      8.951ns (Levels of Logic = 3)
  Clock Path Skew:      0.024ns (1.241 - 1.217)
  Source Clock:         clk_100_0000MHz rising at 0.000ns
  Destination Clock:    clk_100_0000MHz rising at 10.000ns
  Clock Uncertainty:    0.061ns

  Clock Uncertainty:          0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.098ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: microblaze_0_d_bram_ctrl_1/microblaze_0_d_bram_ctrl_1/lmb_as to microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_14
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X69Y161.BQ        Tcko                  0.223   microblaze_0_d_bram_ctrl_1/microblaze_0_d_bram_ctrl_1/lmb_as
                                                          microblaze_0_d_bram_ctrl_1/microblaze_0_d_bram_ctrl_1/lmb_as
    SLICE_X69Y161.A2        net (fanout=1)        0.350   microblaze_0_d_bram_ctrl_1/microblaze_0_d_bram_ctrl_1/lmb_as
    SLICE_X69Y161.AMUX      Tilo                  0.144   microblaze_0_d_bram_ctrl_1/microblaze_0_d_bram_ctrl_1/lmb_as
                                                          microblaze_0_d_bram_ctrl_1/microblaze_0_d_bram_ctrl_1/Sl_Ready_i1
    SLICE_X90Y130.A1        net (fanout=32)       1.525   microblaze_0_dlmb_Sl_Ready[1]
    SLICE_X90Y130.AMUX      Tilo                  0.138   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.wb_dlmb_valid_read_data[3]
                                                          microblaze_0_dlmb/microblaze_0_dlmb/Ready_ORing.i1
    SLICE_X74Y154.A2        net (fanout=6)        1.225   microblaze_0_dlmb_LMB_Ready
    SLICE_X74Y154.CQ        Tad_logic             0.527   microblaze_0_d_bram_ctrl_1_BRAM_PORT_BRAM_EN
                                                          microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.mem_databus_ready_sel_carry_or/Using_FPGA.A_N1
                                                          microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[1].OF_Piperun_Stage/Using_FPGA.MUXCY_I
                                                          microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1
    RAMB36_X3Y55.ENBWRENU   net (fanout=130)      4.491   microblaze_0_d_bram_ctrl_1_BRAM_PORT_BRAM_EN
    RAMB36_X3Y55.CLKBWRCLKU Trcck_WREN            0.328   microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_14
                                                          microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_14
    ----------------------------------------------------  ---------------------------
    Total                                         8.951ns (1.360ns logic, 7.591ns route)
                                                          (15.2% logic, 84.8% route)

--------------------------------------------------------------------------------
Slack:                  1.096ns (requirement - (data path - clock path skew + uncertainty))
  Source:               microblaze_0_d_bram_ctrl_0/microblaze_0_d_bram_ctrl_0/Sl_Rdy (FF)
  Destination:          microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_13 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      8.855ns (Levels of Logic = 3)
  Clock Path Skew:      0.012ns (1.231 - 1.219)
  Source Clock:         clk_100_0000MHz rising at 0.000ns
  Destination Clock:    clk_100_0000MHz rising at 10.000ns
  Clock Uncertainty:    0.061ns

  Clock Uncertainty:          0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.098ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: microblaze_0_d_bram_ctrl_0/microblaze_0_d_bram_ctrl_0/Sl_Rdy to microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_13
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X72Y157.AQ        Tcko                  0.223   microblaze_0_d_bram_ctrl_0/microblaze_0_d_bram_ctrl_0/Sl_Rdy
                                                          microblaze_0_d_bram_ctrl_0/microblaze_0_d_bram_ctrl_0/Sl_Rdy
    SLICE_X72Y157.A3        net (fanout=1)        0.269   microblaze_0_d_bram_ctrl_0/microblaze_0_d_bram_ctrl_0/Sl_Rdy
    SLICE_X72Y157.AMUX      Tilo                  0.144   microblaze_0_d_bram_ctrl_0/microblaze_0_d_bram_ctrl_0/Sl_Rdy
                                                          microblaze_0_d_bram_ctrl_0/microblaze_0_d_bram_ctrl_0/Sl_Ready_i1
    SLICE_X90Y130.A5        net (fanout=32)       1.741   microblaze_0_dlmb_Sl_Ready[0]
    SLICE_X90Y130.AMUX      Tilo                  0.138   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.wb_dlmb_valid_read_data[3]
                                                          microblaze_0_dlmb/microblaze_0_dlmb/Ready_ORing.i1
    SLICE_X74Y154.A2        net (fanout=6)        1.225   microblaze_0_dlmb_LMB_Ready
    SLICE_X74Y154.CQ        Tad_logic             0.527   microblaze_0_d_bram_ctrl_1_BRAM_PORT_BRAM_EN
                                                          microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.mem_databus_ready_sel_carry_or/Using_FPGA.A_N1
                                                          microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[1].OF_Piperun_Stage/Using_FPGA.MUXCY_I
                                                          microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1
    RAMB36_X2Y57.ENBWRENL   net (fanout=130)      4.260   microblaze_0_d_bram_ctrl_1_BRAM_PORT_BRAM_EN
    RAMB36_X2Y57.CLKBWRCLKL Trcck_WREN            0.328   microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_13
                                                          microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_13
    ----------------------------------------------------  ---------------------------
    Total                                         8.855ns (1.360ns logic, 7.495ns route)
                                                          (15.4% logic, 84.6% route)

--------------------------------------------------------------------------------
Slack:                  1.096ns (requirement - (data path - clock path skew + uncertainty))
  Source:               microblaze_0_d_bram_ctrl_0/microblaze_0_d_bram_ctrl_0/Sl_Rdy (FF)
  Destination:          microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_13 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      8.855ns (Levels of Logic = 3)
  Clock Path Skew:      0.012ns (1.231 - 1.219)
  Source Clock:         clk_100_0000MHz rising at 0.000ns
  Destination Clock:    clk_100_0000MHz rising at 10.000ns
  Clock Uncertainty:    0.061ns

  Clock Uncertainty:          0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.098ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: microblaze_0_d_bram_ctrl_0/microblaze_0_d_bram_ctrl_0/Sl_Rdy to microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_13
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X72Y157.AQ        Tcko                  0.223   microblaze_0_d_bram_ctrl_0/microblaze_0_d_bram_ctrl_0/Sl_Rdy
                                                          microblaze_0_d_bram_ctrl_0/microblaze_0_d_bram_ctrl_0/Sl_Rdy
    SLICE_X72Y157.A3        net (fanout=1)        0.269   microblaze_0_d_bram_ctrl_0/microblaze_0_d_bram_ctrl_0/Sl_Rdy
    SLICE_X72Y157.AMUX      Tilo                  0.144   microblaze_0_d_bram_ctrl_0/microblaze_0_d_bram_ctrl_0/Sl_Rdy
                                                          microblaze_0_d_bram_ctrl_0/microblaze_0_d_bram_ctrl_0/Sl_Ready_i1
    SLICE_X90Y130.A5        net (fanout=32)       1.741   microblaze_0_dlmb_Sl_Ready[0]
    SLICE_X90Y130.AMUX      Tilo                  0.138   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.wb_dlmb_valid_read_data[3]
                                                          microblaze_0_dlmb/microblaze_0_dlmb/Ready_ORing.i1
    SLICE_X74Y154.A2        net (fanout=6)        1.225   microblaze_0_dlmb_LMB_Ready
    SLICE_X74Y154.CQ        Tad_logic             0.527   microblaze_0_d_bram_ctrl_1_BRAM_PORT_BRAM_EN
                                                          microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.mem_databus_ready_sel_carry_or/Using_FPGA.A_N1
                                                          microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[1].OF_Piperun_Stage/Using_FPGA.MUXCY_I
                                                          microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1
    RAMB36_X2Y57.ENBWRENU   net (fanout=130)      4.260   microblaze_0_d_bram_ctrl_1_BRAM_PORT_BRAM_EN
    RAMB36_X2Y57.CLKBWRCLKU Trcck_WREN            0.328   microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_13
                                                          microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_13
    ----------------------------------------------------  ---------------------------
    Total                                         8.855ns (1.360ns logic, 7.495ns route)
                                                          (15.4% logic, 84.6% route)

--------------------------------------------------------------------------------
Slack:                  1.099ns (requirement - (data path - clock path skew + uncertainty))
  Source:               microblaze_0_d_bram_ctrl_1/microblaze_0_d_bram_ctrl_1/Sl_Rdy (FF)
  Destination:          microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_14 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      8.864ns (Levels of Logic = 3)
  Clock Path Skew:      0.024ns (1.241 - 1.217)
  Source Clock:         clk_100_0000MHz rising at 0.000ns
  Destination Clock:    clk_100_0000MHz rising at 10.000ns
  Clock Uncertainty:    0.061ns

  Clock Uncertainty:          0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.098ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: microblaze_0_d_bram_ctrl_1/microblaze_0_d_bram_ctrl_1/Sl_Rdy to microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_14
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X69Y161.AQ        Tcko                  0.223   microblaze_0_d_bram_ctrl_1/microblaze_0_d_bram_ctrl_1/lmb_as
                                                          microblaze_0_d_bram_ctrl_1/microblaze_0_d_bram_ctrl_1/Sl_Rdy
    SLICE_X69Y161.A3        net (fanout=1)        0.263   microblaze_0_d_bram_ctrl_1/microblaze_0_d_bram_ctrl_1/Sl_Rdy
    SLICE_X69Y161.AMUX      Tilo                  0.144   microblaze_0_d_bram_ctrl_1/microblaze_0_d_bram_ctrl_1/lmb_as
                                                          microblaze_0_d_bram_ctrl_1/microblaze_0_d_bram_ctrl_1/Sl_Ready_i1
    SLICE_X90Y130.A1        net (fanout=32)       1.525   microblaze_0_dlmb_Sl_Ready[1]
    SLICE_X90Y130.AMUX      Tilo                  0.138   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.wb_dlmb_valid_read_data[3]
                                                          microblaze_0_dlmb/microblaze_0_dlmb/Ready_ORing.i1
    SLICE_X74Y154.A2        net (fanout=6)        1.225   microblaze_0_dlmb_LMB_Ready
    SLICE_X74Y154.CQ        Tad_logic             0.527   microblaze_0_d_bram_ctrl_1_BRAM_PORT_BRAM_EN
                                                          microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.mem_databus_ready_sel_carry_or/Using_FPGA.A_N1
                                                          microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[1].OF_Piperun_Stage/Using_FPGA.MUXCY_I
                                                          microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1
    RAMB36_X3Y55.ENBWRENU   net (fanout=130)      4.491   microblaze_0_d_bram_ctrl_1_BRAM_PORT_BRAM_EN
    RAMB36_X3Y55.CLKBWRCLKU Trcck_WREN            0.328   microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_14
                                                          microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_14
    ----------------------------------------------------  ---------------------------
    Total                                         8.864ns (1.360ns logic, 7.504ns route)
                                                          (15.3% logic, 84.7% route)

--------------------------------------------------------------------------------
Slack:                  1.099ns (requirement - (data path - clock path skew + uncertainty))
  Source:               microblaze_0_d_bram_ctrl_1/microblaze_0_d_bram_ctrl_1/Sl_Rdy (FF)
  Destination:          microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_14 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      8.864ns (Levels of Logic = 3)
  Clock Path Skew:      0.024ns (1.241 - 1.217)
  Source Clock:         clk_100_0000MHz rising at 0.000ns
  Destination Clock:    clk_100_0000MHz rising at 10.000ns
  Clock Uncertainty:    0.061ns

  Clock Uncertainty:          0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.098ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: microblaze_0_d_bram_ctrl_1/microblaze_0_d_bram_ctrl_1/Sl_Rdy to microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_14
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X69Y161.AQ        Tcko                  0.223   microblaze_0_d_bram_ctrl_1/microblaze_0_d_bram_ctrl_1/lmb_as
                                                          microblaze_0_d_bram_ctrl_1/microblaze_0_d_bram_ctrl_1/Sl_Rdy
    SLICE_X69Y161.A3        net (fanout=1)        0.263   microblaze_0_d_bram_ctrl_1/microblaze_0_d_bram_ctrl_1/Sl_Rdy
    SLICE_X69Y161.AMUX      Tilo                  0.144   microblaze_0_d_bram_ctrl_1/microblaze_0_d_bram_ctrl_1/lmb_as
                                                          microblaze_0_d_bram_ctrl_1/microblaze_0_d_bram_ctrl_1/Sl_Ready_i1
    SLICE_X90Y130.A1        net (fanout=32)       1.525   microblaze_0_dlmb_Sl_Ready[1]
    SLICE_X90Y130.AMUX      Tilo                  0.138   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.wb_dlmb_valid_read_data[3]
                                                          microblaze_0_dlmb/microblaze_0_dlmb/Ready_ORing.i1
    SLICE_X74Y154.A2        net (fanout=6)        1.225   microblaze_0_dlmb_LMB_Ready
    SLICE_X74Y154.CQ        Tad_logic             0.527   microblaze_0_d_bram_ctrl_1_BRAM_PORT_BRAM_EN
                                                          microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.mem_databus_ready_sel_carry_or/Using_FPGA.A_N1
                                                          microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[1].OF_Piperun_Stage/Using_FPGA.MUXCY_I
                                                          microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1
    RAMB36_X3Y55.ENBWRENL   net (fanout=130)      4.491   microblaze_0_d_bram_ctrl_1_BRAM_PORT_BRAM_EN
    RAMB36_X3Y55.CLKBWRCLKL Trcck_WREN            0.328   microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_14
                                                          microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_14
    ----------------------------------------------------  ---------------------------
    Total                                         8.864ns (1.360ns logic, 7.504ns route)
                                                          (15.3% logic, 84.7% route)

--------------------------------------------------------------------------------
Slack:                  1.100ns (requirement - (data path - clock path skew + uncertainty))
  Source:               microblaze_0_d_bram_ctrl_0/microblaze_0_d_bram_ctrl_0/lmb_as (FF)
  Destination:          microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_13 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      8.851ns (Levels of Logic = 3)
  Clock Path Skew:      0.012ns (1.231 - 1.219)
  Source Clock:         clk_100_0000MHz rising at 0.000ns
  Destination Clock:    clk_100_0000MHz rising at 10.000ns
  Clock Uncertainty:    0.061ns

  Clock Uncertainty:          0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.098ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: microblaze_0_d_bram_ctrl_0/microblaze_0_d_bram_ctrl_0/lmb_as to microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_13
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X73Y157.CQ        Tcko                  0.223   microblaze_0_d_bram_ctrl_0/microblaze_0_d_bram_ctrl_0/lmb_as
                                                          microblaze_0_d_bram_ctrl_0/microblaze_0_d_bram_ctrl_0/lmb_as
    SLICE_X72Y157.A5        net (fanout=1)        0.267   microblaze_0_d_bram_ctrl_0/microblaze_0_d_bram_ctrl_0/lmb_as
    SLICE_X72Y157.AMUX      Tilo                  0.142   microblaze_0_d_bram_ctrl_0/microblaze_0_d_bram_ctrl_0/Sl_Rdy
                                                          microblaze_0_d_bram_ctrl_0/microblaze_0_d_bram_ctrl_0/Sl_Ready_i1
    SLICE_X90Y130.A5        net (fanout=32)       1.741   microblaze_0_dlmb_Sl_Ready[0]
    SLICE_X90Y130.AMUX      Tilo                  0.138   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.wb_dlmb_valid_read_data[3]
                                                          microblaze_0_dlmb/microblaze_0_dlmb/Ready_ORing.i1
    SLICE_X74Y154.A2        net (fanout=6)        1.225   microblaze_0_dlmb_LMB_Ready
    SLICE_X74Y154.CQ        Tad_logic             0.527   microblaze_0_d_bram_ctrl_1_BRAM_PORT_BRAM_EN
                                                          microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.mem_databus_ready_sel_carry_or/Using_FPGA.A_N1
                                                          microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[1].OF_Piperun_Stage/Using_FPGA.MUXCY_I
                                                          microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1
    RAMB36_X2Y57.ENBWRENL   net (fanout=130)      4.260   microblaze_0_d_bram_ctrl_1_BRAM_PORT_BRAM_EN
    RAMB36_X2Y57.CLKBWRCLKL Trcck_WREN            0.328   microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_13
                                                          microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_13
    ----------------------------------------------------  ---------------------------
    Total                                         8.851ns (1.358ns logic, 7.493ns route)
                                                          (15.3% logic, 84.7% route)

--------------------------------------------------------------------------------
Slack:                  1.100ns (requirement - (data path - clock path skew + uncertainty))
  Source:               microblaze_0_d_bram_ctrl_0/microblaze_0_d_bram_ctrl_0/lmb_as (FF)
  Destination:          microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_13 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      8.851ns (Levels of Logic = 3)
  Clock Path Skew:      0.012ns (1.231 - 1.219)
  Source Clock:         clk_100_0000MHz rising at 0.000ns
  Destination Clock:    clk_100_0000MHz rising at 10.000ns
  Clock Uncertainty:    0.061ns

  Clock Uncertainty:          0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.098ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: microblaze_0_d_bram_ctrl_0/microblaze_0_d_bram_ctrl_0/lmb_as to microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_13
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X73Y157.CQ        Tcko                  0.223   microblaze_0_d_bram_ctrl_0/microblaze_0_d_bram_ctrl_0/lmb_as
                                                          microblaze_0_d_bram_ctrl_0/microblaze_0_d_bram_ctrl_0/lmb_as
    SLICE_X72Y157.A5        net (fanout=1)        0.267   microblaze_0_d_bram_ctrl_0/microblaze_0_d_bram_ctrl_0/lmb_as
    SLICE_X72Y157.AMUX      Tilo                  0.142   microblaze_0_d_bram_ctrl_0/microblaze_0_d_bram_ctrl_0/Sl_Rdy
                                                          microblaze_0_d_bram_ctrl_0/microblaze_0_d_bram_ctrl_0/Sl_Ready_i1
    SLICE_X90Y130.A5        net (fanout=32)       1.741   microblaze_0_dlmb_Sl_Ready[0]
    SLICE_X90Y130.AMUX      Tilo                  0.138   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.wb_dlmb_valid_read_data[3]
                                                          microblaze_0_dlmb/microblaze_0_dlmb/Ready_ORing.i1
    SLICE_X74Y154.A2        net (fanout=6)        1.225   microblaze_0_dlmb_LMB_Ready
    SLICE_X74Y154.CQ        Tad_logic             0.527   microblaze_0_d_bram_ctrl_1_BRAM_PORT_BRAM_EN
                                                          microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.mem_databus_ready_sel_carry_or/Using_FPGA.A_N1
                                                          microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[1].OF_Piperun_Stage/Using_FPGA.MUXCY_I
                                                          microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1
    RAMB36_X2Y57.ENBWRENU   net (fanout=130)      4.260   microblaze_0_d_bram_ctrl_1_BRAM_PORT_BRAM_EN
    RAMB36_X2Y57.CLKBWRCLKU Trcck_WREN            0.328   microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_13
                                                          microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_13
    ----------------------------------------------------  ---------------------------
    Total                                         8.851ns (1.358ns logic, 7.493ns route)
                                                          (15.3% logic, 84.7% route)

--------------------------------------------------------------------------------
Slack:                  1.223ns (requirement - (data path - clock path skew + uncertainty))
  Source:               microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_29 (FF)
  Destination:          microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_14 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      8.758ns (Levels of Logic = 5)
  Clock Path Skew:      0.042ns (1.243 - 1.201)
  Source Clock:         clk_100_0000MHz rising at 0.000ns
  Destination Clock:    clk_100_0000MHz rising at 10.000ns
  Clock Uncertainty:    0.061ns

  Clock Uncertainty:          0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.098ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_29 to microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_14
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X73Y174.CQ            Tcko                  0.223   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1[29]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_29
    SLICE_X54Y165.B1            net (fanout=14)       1.158   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op1_i[29]
    SLICE_X54Y165.COUT          Topcyb                0.299   axi4lite_0_S_ARADDR[4]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[29].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5/LUT6
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X54Y166.CIN           net (fanout=1)        0.000   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X54Y166.COUT          Tbyp                  0.054   axi4lite_0_S_ARADDR[8]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X54Y167.CIN           net (fanout=1)        0.000   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X54Y167.COUT          Tbyp                  0.054   axi4lite_0_S_ARADDR[12]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[19].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X54Y168.CIN           net (fanout=1)        0.000   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[19].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X54Y168.DMUX          Tcind                 0.234   axi4lite_0_S_ARADDR[16]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[15].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X88Y158.D5            net (fanout=130)      0.939   microblaze_0_d_bram_ctrl_1_BRAM_PORT_BRAM_Addr[15]
    SLICE_X88Y158.DMUX          Tilo                  0.142   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc[16]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mmux_new_pc71
    RAMB36_X3Y55.ADDRARDADDRL14 net (fanout=129)      5.239   microblaze_0_i_bram_ctrl_1_BRAM_PORT_BRAM_Addr[15]
    RAMB36_X3Y55.CLKARDCLKL     Trcck_ADDRA           0.416   microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_14
                                                              microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_14
    --------------------------------------------------------  ---------------------------
    Total                                             8.758ns (1.422ns logic, 7.336ns route)
                                                              (16.2% logic, 83.8% route)

--------------------------------------------------------------------------------
Slack:                  1.224ns (requirement - (data path - clock path skew + uncertainty))
  Source:               microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_29 (FF)
  Destination:          microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_14 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      8.757ns (Levels of Logic = 5)
  Clock Path Skew:      0.042ns (1.243 - 1.201)
  Source Clock:         clk_100_0000MHz rising at 0.000ns
  Destination Clock:    clk_100_0000MHz rising at 10.000ns
  Clock Uncertainty:    0.061ns

  Clock Uncertainty:          0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.098ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_29 to microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_14
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X73Y174.CQ            Tcko                  0.223   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1[29]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_29
    SLICE_X54Y165.B1            net (fanout=14)       1.158   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op1_i[29]
    SLICE_X54Y165.COUT          Topcyb                0.299   axi4lite_0_S_ARADDR[4]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[29].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5/LUT6
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X54Y166.CIN           net (fanout=1)        0.000   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X54Y166.COUT          Tbyp                  0.054   axi4lite_0_S_ARADDR[8]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X54Y167.CIN           net (fanout=1)        0.000   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X54Y167.COUT          Tbyp                  0.054   axi4lite_0_S_ARADDR[12]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[19].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X54Y168.CIN           net (fanout=1)        0.000   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[19].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X54Y168.DMUX          Tcind                 0.234   axi4lite_0_S_ARADDR[16]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[15].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X88Y158.D5            net (fanout=130)      0.939   microblaze_0_d_bram_ctrl_1_BRAM_PORT_BRAM_Addr[15]
    SLICE_X88Y158.DMUX          Tilo                  0.142   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc[16]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mmux_new_pc71
    RAMB36_X3Y55.ADDRARDADDRU14 net (fanout=129)      5.238   microblaze_0_i_bram_ctrl_1_BRAM_PORT_BRAM_Addr[15]
    RAMB36_X3Y55.CLKARDCLKU     Trcck_ADDRA           0.416   microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_14
                                                              microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_14
    --------------------------------------------------------  ---------------------------
    Total                                             8.757ns (1.422ns logic, 7.335ns route)
                                                              (16.2% logic, 83.8% route)

--------------------------------------------------------------------------------
Slack:                  1.233ns (requirement - (data path - clock path skew + uncertainty))
  Source:               microblaze_0_d_bram_ctrl_1/microblaze_0_d_bram_ctrl_1/lmb_as (FF)
  Destination:          microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_13 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      8.720ns (Levels of Logic = 3)
  Clock Path Skew:      0.014ns (1.231 - 1.217)
  Source Clock:         clk_100_0000MHz rising at 0.000ns
  Destination Clock:    clk_100_0000MHz rising at 10.000ns
  Clock Uncertainty:    0.061ns

  Clock Uncertainty:          0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.098ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: microblaze_0_d_bram_ctrl_1/microblaze_0_d_bram_ctrl_1/lmb_as to microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_13
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X69Y161.BQ        Tcko                  0.223   microblaze_0_d_bram_ctrl_1/microblaze_0_d_bram_ctrl_1/lmb_as
                                                          microblaze_0_d_bram_ctrl_1/microblaze_0_d_bram_ctrl_1/lmb_as
    SLICE_X69Y161.A2        net (fanout=1)        0.350   microblaze_0_d_bram_ctrl_1/microblaze_0_d_bram_ctrl_1/lmb_as
    SLICE_X69Y161.AMUX      Tilo                  0.144   microblaze_0_d_bram_ctrl_1/microblaze_0_d_bram_ctrl_1/lmb_as
                                                          microblaze_0_d_bram_ctrl_1/microblaze_0_d_bram_ctrl_1/Sl_Ready_i1
    SLICE_X90Y130.A1        net (fanout=32)       1.525   microblaze_0_dlmb_Sl_Ready[1]
    SLICE_X90Y130.AMUX      Tilo                  0.138   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.wb_dlmb_valid_read_data[3]
                                                          microblaze_0_dlmb/microblaze_0_dlmb/Ready_ORing.i1
    SLICE_X74Y154.A2        net (fanout=6)        1.225   microblaze_0_dlmb_LMB_Ready
    SLICE_X74Y154.CQ        Tad_logic             0.527   microblaze_0_d_bram_ctrl_1_BRAM_PORT_BRAM_EN
                                                          microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.mem_databus_ready_sel_carry_or/Using_FPGA.A_N1
                                                          microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[1].OF_Piperun_Stage/Using_FPGA.MUXCY_I
                                                          microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1
    RAMB36_X2Y57.ENBWRENL   net (fanout=130)      4.260   microblaze_0_d_bram_ctrl_1_BRAM_PORT_BRAM_EN
    RAMB36_X2Y57.CLKBWRCLKL Trcck_WREN            0.328   microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_13
                                                          microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_13
    ----------------------------------------------------  ---------------------------
    Total                                         8.720ns (1.360ns logic, 7.360ns route)
                                                          (15.6% logic, 84.4% route)

--------------------------------------------------------------------------------
Slack:                  1.233ns (requirement - (data path - clock path skew + uncertainty))
  Source:               microblaze_0_d_bram_ctrl_1/microblaze_0_d_bram_ctrl_1/lmb_as (FF)
  Destination:          microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_13 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      8.720ns (Levels of Logic = 3)
  Clock Path Skew:      0.014ns (1.231 - 1.217)
  Source Clock:         clk_100_0000MHz rising at 0.000ns
  Destination Clock:    clk_100_0000MHz rising at 10.000ns
  Clock Uncertainty:    0.061ns

  Clock Uncertainty:          0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.098ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: microblaze_0_d_bram_ctrl_1/microblaze_0_d_bram_ctrl_1/lmb_as to microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_13
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X69Y161.BQ        Tcko                  0.223   microblaze_0_d_bram_ctrl_1/microblaze_0_d_bram_ctrl_1/lmb_as
                                                          microblaze_0_d_bram_ctrl_1/microblaze_0_d_bram_ctrl_1/lmb_as
    SLICE_X69Y161.A2        net (fanout=1)        0.350   microblaze_0_d_bram_ctrl_1/microblaze_0_d_bram_ctrl_1/lmb_as
    SLICE_X69Y161.AMUX      Tilo                  0.144   microblaze_0_d_bram_ctrl_1/microblaze_0_d_bram_ctrl_1/lmb_as
                                                          microblaze_0_d_bram_ctrl_1/microblaze_0_d_bram_ctrl_1/Sl_Ready_i1
    SLICE_X90Y130.A1        net (fanout=32)       1.525   microblaze_0_dlmb_Sl_Ready[1]
    SLICE_X90Y130.AMUX      Tilo                  0.138   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.wb_dlmb_valid_read_data[3]
                                                          microblaze_0_dlmb/microblaze_0_dlmb/Ready_ORing.i1
    SLICE_X74Y154.A2        net (fanout=6)        1.225   microblaze_0_dlmb_LMB_Ready
    SLICE_X74Y154.CQ        Tad_logic             0.527   microblaze_0_d_bram_ctrl_1_BRAM_PORT_BRAM_EN
                                                          microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.mem_databus_ready_sel_carry_or/Using_FPGA.A_N1
                                                          microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[1].OF_Piperun_Stage/Using_FPGA.MUXCY_I
                                                          microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1
    RAMB36_X2Y57.ENBWRENU   net (fanout=130)      4.260   microblaze_0_d_bram_ctrl_1_BRAM_PORT_BRAM_EN
    RAMB36_X2Y57.CLKBWRCLKU Trcck_WREN            0.328   microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_13
                                                          microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_13
    ----------------------------------------------------  ---------------------------
    Total                                         8.720ns (1.360ns logic, 7.360ns route)
                                                          (15.6% logic, 84.4% route)

--------------------------------------------------------------------------------
Slack:                  1.247ns (requirement - (data path - clock path skew + uncertainty))
  Source:               microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_30 (FF)
  Destination:          microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_14 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      8.735ns (Levels of Logic = 5)
  Clock Path Skew:      0.043ns (1.243 - 1.200)
  Source Clock:         clk_100_0000MHz rising at 0.000ns
  Destination Clock:    clk_100_0000MHz rising at 10.000ns
  Clock Uncertainty:    0.061ns

  Clock Uncertainty:          0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.098ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_30 to microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_14
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X77Y174.CQ            Tcko                  0.223   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op2[30]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_30
    SLICE_X54Y165.A1            net (fanout=43)       1.145   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op2[30]
    SLICE_X54Y165.COUT          Topcya                0.289   axi4lite_0_S_ARADDR[4]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[30].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5/LUT6
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X54Y166.CIN           net (fanout=1)        0.000   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X54Y166.COUT          Tbyp                  0.054   axi4lite_0_S_ARADDR[8]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X54Y167.CIN           net (fanout=1)        0.000   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X54Y167.COUT          Tbyp                  0.054   axi4lite_0_S_ARADDR[12]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[19].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X54Y168.CIN           net (fanout=1)        0.000   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[19].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X54Y168.DMUX          Tcind                 0.234   axi4lite_0_S_ARADDR[16]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[15].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X88Y158.D5            net (fanout=130)      0.939   microblaze_0_d_bram_ctrl_1_BRAM_PORT_BRAM_Addr[15]
    SLICE_X88Y158.DMUX          Tilo                  0.142   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc[16]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mmux_new_pc71
    RAMB36_X3Y55.ADDRARDADDRL14 net (fanout=129)      5.239   microblaze_0_i_bram_ctrl_1_BRAM_PORT_BRAM_Addr[15]
    RAMB36_X3Y55.CLKARDCLKL     Trcck_ADDRA           0.416   microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_14
                                                              microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_14
    --------------------------------------------------------  ---------------------------
    Total                                             8.735ns (1.412ns logic, 7.323ns route)
                                                              (16.2% logic, 83.8% route)

--------------------------------------------------------------------------------
Slack:                  1.248ns (requirement - (data path - clock path skew + uncertainty))
  Source:               microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_30 (FF)
  Destination:          microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_14 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      8.734ns (Levels of Logic = 5)
  Clock Path Skew:      0.043ns (1.243 - 1.200)
  Source Clock:         clk_100_0000MHz rising at 0.000ns
  Destination Clock:    clk_100_0000MHz rising at 10.000ns
  Clock Uncertainty:    0.061ns

  Clock Uncertainty:          0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.098ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_30 to microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_14
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X77Y174.CQ            Tcko                  0.223   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op2[30]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_30
    SLICE_X54Y165.A1            net (fanout=43)       1.145   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op2[30]
    SLICE_X54Y165.COUT          Topcya                0.289   axi4lite_0_S_ARADDR[4]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[30].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5/LUT6
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X54Y166.CIN           net (fanout=1)        0.000   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X54Y166.COUT          Tbyp                  0.054   axi4lite_0_S_ARADDR[8]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X54Y167.CIN           net (fanout=1)        0.000   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X54Y167.COUT          Tbyp                  0.054   axi4lite_0_S_ARADDR[12]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[19].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X54Y168.CIN           net (fanout=1)        0.000   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[19].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X54Y168.DMUX          Tcind                 0.234   axi4lite_0_S_ARADDR[16]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[15].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X88Y158.D5            net (fanout=130)      0.939   microblaze_0_d_bram_ctrl_1_BRAM_PORT_BRAM_Addr[15]
    SLICE_X88Y158.DMUX          Tilo                  0.142   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc[16]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mmux_new_pc71
    RAMB36_X3Y55.ADDRARDADDRU14 net (fanout=129)      5.238   microblaze_0_i_bram_ctrl_1_BRAM_PORT_BRAM_Addr[15]
    RAMB36_X3Y55.CLKARDCLKU     Trcck_ADDRA           0.416   microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_14
                                                              microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_14
    --------------------------------------------------------  ---------------------------
    Total                                             8.734ns (1.412ns logic, 7.322ns route)
                                                              (16.2% logic, 83.8% route)

--------------------------------------------------------------------------------
Slack:                  1.258ns (requirement - (data path - clock path skew + uncertainty))
  Source:               microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_30 (FF)
  Destination:          microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_14 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      8.724ns (Levels of Logic = 5)
  Clock Path Skew:      0.043ns (1.243 - 1.200)
  Source Clock:         clk_100_0000MHz rising at 0.000ns
  Destination Clock:    clk_100_0000MHz rising at 10.000ns
  Clock Uncertainty:    0.061ns

  Clock Uncertainty:          0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.098ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_30 to microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_14
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X77Y174.CQ            Tcko                  0.223   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op2[30]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_30
    SLICE_X54Y165.A1            net (fanout=43)       1.145   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op2[30]
    SLICE_X54Y165.COUT          Topcya                0.278   axi4lite_0_S_ARADDR[4]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[30].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5/LUT5
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X54Y166.CIN           net (fanout=1)        0.000   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X54Y166.COUT          Tbyp                  0.054   axi4lite_0_S_ARADDR[8]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X54Y167.CIN           net (fanout=1)        0.000   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X54Y167.COUT          Tbyp                  0.054   axi4lite_0_S_ARADDR[12]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[19].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X54Y168.CIN           net (fanout=1)        0.000   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[19].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X54Y168.DMUX          Tcind                 0.234   axi4lite_0_S_ARADDR[16]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[15].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X88Y158.D5            net (fanout=130)      0.939   microblaze_0_d_bram_ctrl_1_BRAM_PORT_BRAM_Addr[15]
    SLICE_X88Y158.DMUX          Tilo                  0.142   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc[16]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mmux_new_pc71
    RAMB36_X3Y55.ADDRARDADDRL14 net (fanout=129)      5.239   microblaze_0_i_bram_ctrl_1_BRAM_PORT_BRAM_Addr[15]
    RAMB36_X3Y55.CLKARDCLKL     Trcck_ADDRA           0.416   microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_14
                                                              microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_14
    --------------------------------------------------------  ---------------------------
    Total                                             8.724ns (1.401ns logic, 7.323ns route)
                                                              (16.1% logic, 83.9% route)

--------------------------------------------------------------------------------
Slack:                  1.259ns (requirement - (data path - clock path skew + uncertainty))
  Source:               microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_30 (FF)
  Destination:          microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_14 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      8.723ns (Levels of Logic = 5)
  Clock Path Skew:      0.043ns (1.243 - 1.200)
  Source Clock:         clk_100_0000MHz rising at 0.000ns
  Destination Clock:    clk_100_0000MHz rising at 10.000ns
  Clock Uncertainty:    0.061ns

  Clock Uncertainty:          0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.098ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_30 to microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_14
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X77Y174.CQ            Tcko                  0.223   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op2[30]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_30
    SLICE_X54Y165.A1            net (fanout=43)       1.145   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op2[30]
    SLICE_X54Y165.COUT          Topcya                0.278   axi4lite_0_S_ARADDR[4]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[30].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5/LUT5
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X54Y166.CIN           net (fanout=1)        0.000   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X54Y166.COUT          Tbyp                  0.054   axi4lite_0_S_ARADDR[8]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X54Y167.CIN           net (fanout=1)        0.000   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X54Y167.COUT          Tbyp                  0.054   axi4lite_0_S_ARADDR[12]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[19].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X54Y168.CIN           net (fanout=1)        0.000   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[19].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X54Y168.DMUX          Tcind                 0.234   axi4lite_0_S_ARADDR[16]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[15].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X88Y158.D5            net (fanout=130)      0.939   microblaze_0_d_bram_ctrl_1_BRAM_PORT_BRAM_Addr[15]
    SLICE_X88Y158.DMUX          Tilo                  0.142   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc[16]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mmux_new_pc71
    RAMB36_X3Y55.ADDRARDADDRU14 net (fanout=129)      5.238   microblaze_0_i_bram_ctrl_1_BRAM_PORT_BRAM_Addr[15]
    RAMB36_X3Y55.CLKARDCLKU     Trcck_ADDRA           0.416   microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_14
                                                              microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_14
    --------------------------------------------------------  ---------------------------
    Total                                             8.723ns (1.401ns logic, 7.322ns route)
                                                              (16.1% logic, 83.9% route)

--------------------------------------------------------------------------------
Slack:                  1.312ns (requirement - (data path - clock path skew + uncertainty))
  Source:               microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_20 (FF)
  Destination:          microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_14 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      8.666ns (Levels of Logic = 3)
  Clock Path Skew:      0.039ns (1.243 - 1.204)
  Source Clock:         clk_100_0000MHz rising at 0.000ns
  Destination Clock:    clk_100_0000MHz rising at 10.000ns
  Clock Uncertainty:    0.061ns

  Clock Uncertainty:          0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.098ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_20 to microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_14
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X75Y178.CQ            Tcko                  0.223   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1[20]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_20
    SLICE_X54Y167.C2            net (fanout=12)       1.247   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op1_i[20]
    SLICE_X54Y167.COUT          Topcyc                0.226   axi4lite_0_S_ARADDR[12]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[20].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5/LUT6
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[19].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X54Y168.CIN           net (fanout=1)        0.000   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[19].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X54Y168.DMUX          Tcind                 0.234   axi4lite_0_S_ARADDR[16]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[15].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X88Y158.D5            net (fanout=130)      0.939   microblaze_0_d_bram_ctrl_1_BRAM_PORT_BRAM_Addr[15]
    SLICE_X88Y158.DMUX          Tilo                  0.142   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc[16]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mmux_new_pc71
    RAMB36_X3Y55.ADDRARDADDRL14 net (fanout=129)      5.239   microblaze_0_i_bram_ctrl_1_BRAM_PORT_BRAM_Addr[15]
    RAMB36_X3Y55.CLKARDCLKL     Trcck_ADDRA           0.416   microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_14
                                                              microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_14
    --------------------------------------------------------  ---------------------------
    Total                                             8.666ns (1.241ns logic, 7.425ns route)
                                                              (14.3% logic, 85.7% route)

--------------------------------------------------------------------------------
Slack:                  1.313ns (requirement - (data path - clock path skew + uncertainty))
  Source:               microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_20 (FF)
  Destination:          microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_14 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      8.665ns (Levels of Logic = 3)
  Clock Path Skew:      0.039ns (1.243 - 1.204)
  Source Clock:         clk_100_0000MHz rising at 0.000ns
  Destination Clock:    clk_100_0000MHz rising at 10.000ns
  Clock Uncertainty:    0.061ns

  Clock Uncertainty:          0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.098ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_20 to microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_14
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X75Y178.CQ            Tcko                  0.223   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1[20]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_20
    SLICE_X54Y167.C2            net (fanout=12)       1.247   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op1_i[20]
    SLICE_X54Y167.COUT          Topcyc                0.226   axi4lite_0_S_ARADDR[12]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[20].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5/LUT6
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[19].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X54Y168.CIN           net (fanout=1)        0.000   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[19].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X54Y168.DMUX          Tcind                 0.234   axi4lite_0_S_ARADDR[16]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[15].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X88Y158.D5            net (fanout=130)      0.939   microblaze_0_d_bram_ctrl_1_BRAM_PORT_BRAM_Addr[15]
    SLICE_X88Y158.DMUX          Tilo                  0.142   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc[16]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mmux_new_pc71
    RAMB36_X3Y55.ADDRARDADDRU14 net (fanout=129)      5.238   microblaze_0_i_bram_ctrl_1_BRAM_PORT_BRAM_Addr[15]
    RAMB36_X3Y55.CLKARDCLKU     Trcck_ADDRA           0.416   microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_14
                                                              microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_14
    --------------------------------------------------------  ---------------------------
    Total                                             8.665ns (1.241ns logic, 7.424ns route)
                                                              (14.3% logic, 85.7% route)

--------------------------------------------------------------------------------
Slack:                  1.320ns (requirement - (data path - clock path skew + uncertainty))
  Source:               microblaze_0_d_bram_ctrl_1/microblaze_0_d_bram_ctrl_1/Sl_Rdy (FF)
  Destination:          microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_13 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      8.633ns (Levels of Logic = 3)
  Clock Path Skew:      0.014ns (1.231 - 1.217)
  Source Clock:         clk_100_0000MHz rising at 0.000ns
  Destination Clock:    clk_100_0000MHz rising at 10.000ns
  Clock Uncertainty:    0.061ns

  Clock Uncertainty:          0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.098ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: microblaze_0_d_bram_ctrl_1/microblaze_0_d_bram_ctrl_1/Sl_Rdy to microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_13
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X69Y161.AQ        Tcko                  0.223   microblaze_0_d_bram_ctrl_1/microblaze_0_d_bram_ctrl_1/lmb_as
                                                          microblaze_0_d_bram_ctrl_1/microblaze_0_d_bram_ctrl_1/Sl_Rdy
    SLICE_X69Y161.A3        net (fanout=1)        0.263   microblaze_0_d_bram_ctrl_1/microblaze_0_d_bram_ctrl_1/Sl_Rdy
    SLICE_X69Y161.AMUX      Tilo                  0.144   microblaze_0_d_bram_ctrl_1/microblaze_0_d_bram_ctrl_1/lmb_as
                                                          microblaze_0_d_bram_ctrl_1/microblaze_0_d_bram_ctrl_1/Sl_Ready_i1
    SLICE_X90Y130.A1        net (fanout=32)       1.525   microblaze_0_dlmb_Sl_Ready[1]
    SLICE_X90Y130.AMUX      Tilo                  0.138   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.wb_dlmb_valid_read_data[3]
                                                          microblaze_0_dlmb/microblaze_0_dlmb/Ready_ORing.i1
    SLICE_X74Y154.A2        net (fanout=6)        1.225   microblaze_0_dlmb_LMB_Ready
    SLICE_X74Y154.CQ        Tad_logic             0.527   microblaze_0_d_bram_ctrl_1_BRAM_PORT_BRAM_EN
                                                          microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.mem_databus_ready_sel_carry_or/Using_FPGA.A_N1
                                                          microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[1].OF_Piperun_Stage/Using_FPGA.MUXCY_I
                                                          microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1
    RAMB36_X2Y57.ENBWRENU   net (fanout=130)      4.260   microblaze_0_d_bram_ctrl_1_BRAM_PORT_BRAM_EN
    RAMB36_X2Y57.CLKBWRCLKU Trcck_WREN            0.328   microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_13
                                                          microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_13
    ----------------------------------------------------  ---------------------------
    Total                                         8.633ns (1.360ns logic, 7.273ns route)
                                                          (15.8% logic, 84.2% route)

--------------------------------------------------------------------------------
Slack:                  1.320ns (requirement - (data path - clock path skew + uncertainty))
  Source:               microblaze_0_d_bram_ctrl_1/microblaze_0_d_bram_ctrl_1/Sl_Rdy (FF)
  Destination:          microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_13 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      8.633ns (Levels of Logic = 3)
  Clock Path Skew:      0.014ns (1.231 - 1.217)
  Source Clock:         clk_100_0000MHz rising at 0.000ns
  Destination Clock:    clk_100_0000MHz rising at 10.000ns
  Clock Uncertainty:    0.061ns

  Clock Uncertainty:          0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.098ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: microblaze_0_d_bram_ctrl_1/microblaze_0_d_bram_ctrl_1/Sl_Rdy to microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_13
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X69Y161.AQ        Tcko                  0.223   microblaze_0_d_bram_ctrl_1/microblaze_0_d_bram_ctrl_1/lmb_as
                                                          microblaze_0_d_bram_ctrl_1/microblaze_0_d_bram_ctrl_1/Sl_Rdy
    SLICE_X69Y161.A3        net (fanout=1)        0.263   microblaze_0_d_bram_ctrl_1/microblaze_0_d_bram_ctrl_1/Sl_Rdy
    SLICE_X69Y161.AMUX      Tilo                  0.144   microblaze_0_d_bram_ctrl_1/microblaze_0_d_bram_ctrl_1/lmb_as
                                                          microblaze_0_d_bram_ctrl_1/microblaze_0_d_bram_ctrl_1/Sl_Ready_i1
    SLICE_X90Y130.A1        net (fanout=32)       1.525   microblaze_0_dlmb_Sl_Ready[1]
    SLICE_X90Y130.AMUX      Tilo                  0.138   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.wb_dlmb_valid_read_data[3]
                                                          microblaze_0_dlmb/microblaze_0_dlmb/Ready_ORing.i1
    SLICE_X74Y154.A2        net (fanout=6)        1.225   microblaze_0_dlmb_LMB_Ready
    SLICE_X74Y154.CQ        Tad_logic             0.527   microblaze_0_d_bram_ctrl_1_BRAM_PORT_BRAM_EN
                                                          microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.mem_databus_ready_sel_carry_or/Using_FPGA.A_N1
                                                          microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[1].OF_Piperun_Stage/Using_FPGA.MUXCY_I
                                                          microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1
    RAMB36_X2Y57.ENBWRENL   net (fanout=130)      4.260   microblaze_0_d_bram_ctrl_1_BRAM_PORT_BRAM_EN
    RAMB36_X2Y57.CLKBWRCLKL Trcck_WREN            0.328   microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_13
                                                          microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_13
    ----------------------------------------------------  ---------------------------
    Total                                         8.633ns (1.360ns logic, 7.273ns route)
                                                          (15.8% logic, 84.2% route)

--------------------------------------------------------------------------------
Slack:                  1.327ns (requirement - (data path - clock path skew + uncertainty))
  Source:               microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_28 (FF)
  Destination:          microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_14 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      8.651ns (Levels of Logic = 5)
  Clock Path Skew:      0.039ns (1.243 - 1.204)
  Source Clock:         clk_100_0000MHz rising at 0.000ns
  Destination Clock:    clk_100_0000MHz rising at 10.000ns
  Clock Uncertainty:    0.061ns

  Clock Uncertainty:          0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.098ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_28 to microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_14
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X73Y177.CQ            Tcko                  0.223   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op2[28]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_28
    SLICE_X54Y165.C2            net (fanout=6)        1.124   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op2[28]
    SLICE_X54Y165.COUT          Topcyc                0.226   axi4lite_0_S_ARADDR[4]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[28].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5/LUT6
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X54Y166.CIN           net (fanout=1)        0.000   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X54Y166.COUT          Tbyp                  0.054   axi4lite_0_S_ARADDR[8]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X54Y167.CIN           net (fanout=1)        0.000   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X54Y167.COUT          Tbyp                  0.054   axi4lite_0_S_ARADDR[12]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[19].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X54Y168.CIN           net (fanout=1)        0.000   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[19].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X54Y168.DMUX          Tcind                 0.234   axi4lite_0_S_ARADDR[16]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[15].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X88Y158.D5            net (fanout=130)      0.939   microblaze_0_d_bram_ctrl_1_BRAM_PORT_BRAM_Addr[15]
    SLICE_X88Y158.DMUX          Tilo                  0.142   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc[16]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mmux_new_pc71
    RAMB36_X3Y55.ADDRARDADDRL14 net (fanout=129)      5.239   microblaze_0_i_bram_ctrl_1_BRAM_PORT_BRAM_Addr[15]
    RAMB36_X3Y55.CLKARDCLKL     Trcck_ADDRA           0.416   microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_14
                                                              microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_14
    --------------------------------------------------------  ---------------------------
    Total                                             8.651ns (1.349ns logic, 7.302ns route)
                                                              (15.6% logic, 84.4% route)

--------------------------------------------------------------------------------
Slack:                  1.328ns (requirement - (data path - clock path skew + uncertainty))
  Source:               microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_28 (FF)
  Destination:          microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_14 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      8.650ns (Levels of Logic = 5)
  Clock Path Skew:      0.039ns (1.243 - 1.204)
  Source Clock:         clk_100_0000MHz rising at 0.000ns
  Destination Clock:    clk_100_0000MHz rising at 10.000ns
  Clock Uncertainty:    0.061ns

  Clock Uncertainty:          0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.098ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_28 to microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_14
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X73Y177.CQ            Tcko                  0.223   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op2[28]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_28
    SLICE_X54Y165.C2            net (fanout=6)        1.124   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op2[28]
    SLICE_X54Y165.COUT          Topcyc                0.226   axi4lite_0_S_ARADDR[4]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[28].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5/LUT6
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X54Y166.CIN           net (fanout=1)        0.000   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X54Y166.COUT          Tbyp                  0.054   axi4lite_0_S_ARADDR[8]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X54Y167.CIN           net (fanout=1)        0.000   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X54Y167.COUT          Tbyp                  0.054   axi4lite_0_S_ARADDR[12]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[19].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X54Y168.CIN           net (fanout=1)        0.000   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[19].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X54Y168.DMUX          Tcind                 0.234   axi4lite_0_S_ARADDR[16]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[15].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X88Y158.D5            net (fanout=130)      0.939   microblaze_0_d_bram_ctrl_1_BRAM_PORT_BRAM_Addr[15]
    SLICE_X88Y158.DMUX          Tilo                  0.142   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc[16]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mmux_new_pc71
    RAMB36_X3Y55.ADDRARDADDRU14 net (fanout=129)      5.238   microblaze_0_i_bram_ctrl_1_BRAM_PORT_BRAM_Addr[15]
    RAMB36_X3Y55.CLKARDCLKU     Trcck_ADDRA           0.416   microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_14
                                                              microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_14
    --------------------------------------------------------  ---------------------------
    Total                                             8.650ns (1.349ns logic, 7.301ns route)
                                                              (15.6% logic, 84.4% route)

--------------------------------------------------------------------------------
Slack:                  1.352ns (requirement - (data path - clock path skew + uncertainty))
  Source:               microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_28 (FF)
  Destination:          microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_14 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      8.626ns (Levels of Logic = 5)
  Clock Path Skew:      0.039ns (1.243 - 1.204)
  Source Clock:         clk_100_0000MHz rising at 0.000ns
  Destination Clock:    clk_100_0000MHz rising at 10.000ns
  Clock Uncertainty:    0.061ns

  Clock Uncertainty:          0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.098ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_28 to microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_14
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X73Y177.CQ            Tcko                  0.223   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op2[28]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_28
    SLICE_X54Y165.C2            net (fanout=6)        1.124   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op2[28]
    SLICE_X54Y165.COUT          Topcyc                0.201   axi4lite_0_S_ARADDR[4]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[28].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5/LUT5
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X54Y166.CIN           net (fanout=1)        0.000   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X54Y166.COUT          Tbyp                  0.054   axi4lite_0_S_ARADDR[8]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X54Y167.CIN           net (fanout=1)        0.000   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X54Y167.COUT          Tbyp                  0.054   axi4lite_0_S_ARADDR[12]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[19].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X54Y168.CIN           net (fanout=1)        0.000   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[19].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X54Y168.DMUX          Tcind                 0.234   axi4lite_0_S_ARADDR[16]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[15].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X88Y158.D5            net (fanout=130)      0.939   microblaze_0_d_bram_ctrl_1_BRAM_PORT_BRAM_Addr[15]
    SLICE_X88Y158.DMUX          Tilo                  0.142   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc[16]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mmux_new_pc71
    RAMB36_X3Y55.ADDRARDADDRL14 net (fanout=129)      5.239   microblaze_0_i_bram_ctrl_1_BRAM_PORT_BRAM_Addr[15]
    RAMB36_X3Y55.CLKARDCLKL     Trcck_ADDRA           0.416   microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_14
                                                              microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_14
    --------------------------------------------------------  ---------------------------
    Total                                             8.626ns (1.324ns logic, 7.302ns route)
                                                              (15.3% logic, 84.7% route)

--------------------------------------------------------------------------------
Slack:                  1.353ns (requirement - (data path - clock path skew + uncertainty))
  Source:               microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_28 (FF)
  Destination:          microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_14 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      8.625ns (Levels of Logic = 5)
  Clock Path Skew:      0.039ns (1.243 - 1.204)
  Source Clock:         clk_100_0000MHz rising at 0.000ns
  Destination Clock:    clk_100_0000MHz rising at 10.000ns
  Clock Uncertainty:    0.061ns

  Clock Uncertainty:          0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.098ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_28 to microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_14
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X73Y177.CQ            Tcko                  0.223   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op2[28]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_28
    SLICE_X54Y165.C2            net (fanout=6)        1.124   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op2[28]
    SLICE_X54Y165.COUT          Topcyc                0.201   axi4lite_0_S_ARADDR[4]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[28].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5/LUT5
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X54Y166.CIN           net (fanout=1)        0.000   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X54Y166.COUT          Tbyp                  0.054   axi4lite_0_S_ARADDR[8]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X54Y167.CIN           net (fanout=1)        0.000   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X54Y167.COUT          Tbyp                  0.054   axi4lite_0_S_ARADDR[12]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[19].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X54Y168.CIN           net (fanout=1)        0.000   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[19].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X54Y168.DMUX          Tcind                 0.234   axi4lite_0_S_ARADDR[16]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[15].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X88Y158.D5            net (fanout=130)      0.939   microblaze_0_d_bram_ctrl_1_BRAM_PORT_BRAM_Addr[15]
    SLICE_X88Y158.DMUX          Tilo                  0.142   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc[16]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mmux_new_pc71
    RAMB36_X3Y55.ADDRARDADDRU14 net (fanout=129)      5.238   microblaze_0_i_bram_ctrl_1_BRAM_PORT_BRAM_Addr[15]
    RAMB36_X3Y55.CLKARDCLKU     Trcck_ADDRA           0.416   microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_14
                                                              microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_14
    --------------------------------------------------------  ---------------------------
    Total                                             8.625ns (1.324ns logic, 7.301ns route)
                                                              (15.4% logic, 84.6% route)

--------------------------------------------------------------------------------
Slack:                  1.378ns (requirement - (data path - clock path skew + uncertainty))
  Source:               microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_28 (FF)
  Destination:          axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.520ns (Levels of Logic = 9)
  Clock Path Skew:      -0.041ns (0.538 - 0.579)
  Source Clock:         clk_100_0000MHz rising at 0.000ns
  Destination Clock:    clk_100_0000MHz rising at 10.000ns
  Clock Uncertainty:    0.061ns

  Clock Uncertainty:          0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.098ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_28 to axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y168.DQ     Tcko                  0.259   axi4lite_0_M_WDATA[131]
                                                       microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_28
    SLICE_X70Y124.A1     net (fanout=86)       1.721   axi4lite_0_M_WDATA[131]
    SLICE_X70Y124.A      Tilo                  0.043   axi_interconnect_1_M_RVALID[4]
                                                       reconfigurable_peripherials_13/reconfigurable_peripherials_13/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done_SW0
    SLICE_X71Y122.D1     net (fanout=3)        0.467   reconfigurable_peripherials_13/N4
    SLICE_X71Y122.CMUX   Topdc                 0.242   axi_interconnect_1/axi_interconnect_1/mi_register_slice_bank/gen_reg_slot[4].register_slice_inst/reset
                                                       reconfigurable_peripherials_13/reconfigurable_peripherials_13/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done_F
                                                       reconfigurable_peripherials_13/reconfigurable_peripherials_13/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done
    SLICE_X70Y137.C1     net (fanout=5)        0.850   axi_interconnect_1_M_AWREADY[4]
    SLICE_X70Y137.CMUX   Tilo                  0.239   axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/o_i
                                                       axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/Mmux_gen_fpga.hh11
                                                       axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.gen_mux_5_8[0].mux_s2_inst
    SLICE_X60Y151.A2     net (fanout=2)        0.832   axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/o_i
    SLICE_X60Y151.A      Tilo                  0.043   axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/Mmux_gen_fpga.hh1
                                                       axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/si_wready1
    SLICE_X60Y151.B5     net (fanout=1)        0.159   axi4lite_0_M_WREADY[15]
    SLICE_X60Y151.B      Tilo                  0.043   axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/Mmux_gen_fpga.hh1
                                                       axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/Mmux_gen_fpga.hh11
    SLICE_X51Y170.A3     net (fanout=1)        0.861   axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/Mmux_gen_fpga.hh1
    SLICE_X51Y170.BMUX   Topab                 0.277   axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/o_i
                                                       axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/Mmux_gen_fpga.hh15
                                                       axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.gen_mux_17[0].muxf_s2_hi_inst
                                                       axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.gen_mux_17[0].muxf_s3_inst
    SLICE_X36Y168.B2     net (fanout=2)        0.846   axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/o_i
    SLICE_X36Y168.BMUX   Tilo                  0.148   axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[6].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/areset_d[1]
                                                       axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/w_complete_mux1
    SLICE_X50Y169.A1     net (fanout=2)        0.803   axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/w_complete_mux
    SLICE_X50Y169.A      Tilo                  0.043   axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
                                                       axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/out1
    SLICE_X51Y169.A3     net (fanout=5)        0.282   axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/aa_awready
    SLICE_X51Y169.A      Tilo                  0.043   axi4lite_0_M_RDATA[219]
                                                       axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d_2_rstpot
    SLICE_X51Y168.BX     net (fanout=2)        0.300   axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d_2_rstpot
    SLICE_X51Y168.CLK    Tdick                 0.019   axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d[1]
                                                       axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d_2
    -------------------------------------------------  ---------------------------
    Total                                      8.520ns (1.399ns logic, 7.121ns route)
                                                       (16.4% logic, 83.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clock_generator_0_clock_generator_0_SIG_MMCM1_CLKOUT0 = PERIOD TIMEGRP
        "clock_generator_0_clock_generator_0_SIG_MMCM1_CLKOUT0" TS_sys_clk_pin
        * 0.5 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 10.000ns (100.000MHz) (Tcapper)
  Physical resource: axi_hwicap_0/axi_hwicap_0/HWICAP_CTRL_I/GEN_FUNCTIONAL_UNISIM.GEN_VIRTEX7_ICAP.ICAP_VERTEX7_I/CLK
  Logical resource: axi_hwicap_0/axi_hwicap_0/HWICAP_CTRL_I/GEN_FUNCTIONAL_UNISIM.GEN_VIRTEX7_ICAP.ICAP_VERTEX7_I/CLK
  Location pin: ICAP_X0Y0.CLK
  Clock network: axi_hwicap_0/axi_hwicap_0/HWICAP_CTRL_I/gate_clk
--------------------------------------------------------------------------------
Slack: 6.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 4.000ns (250.000MHz) (Tadc_DCLK)
  Physical resource: axi_xadc_0/axi_xadc_0/AXI_XADC_CORE_I/is_7series.XADC_I/DCLK
  Logical resource: axi_xadc_0/axi_xadc_0/AXI_XADC_CORE_I/is_7series.XADC_I/DCLK
  Location pin: XADC_X0Y0.DCLK
  Clock network: clk_100_0000MHz
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_0/CLKARDCLKL
  Logical resource: microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_0/CLKARDCLKL
  Location pin: RAMB36_X6Y25.CLKARDCLKL
  Clock network: clk_100_0000MHz
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_0/CLKARDCLKU
  Logical resource: microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_0/CLKARDCLKU
  Location pin: RAMB36_X6Y25.CLKARDCLKU
  Clock network: clk_100_0000MHz
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKB)
  Physical resource: microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_0/CLKBWRCLKL
  Logical resource: microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_0/CLKBWRCLKL
  Location pin: RAMB36_X6Y25.CLKBWRCLKL
  Clock network: clk_100_0000MHz
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLK_WF_NC(FMAX_BRAM_WF_NC))
  Physical resource: microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_0/CLKBWRCLKU
  Logical resource: microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_0/CLKBWRCLKU
  Location pin: RAMB36_X6Y25.CLKBWRCLKU
  Clock network: clk_100_0000MHz
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_1/CLKARDCLKL
  Logical resource: microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_1/CLKARDCLKL
  Location pin: RAMB36_X3Y26.CLKARDCLKL
  Clock network: clk_100_0000MHz
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_1/CLKARDCLKU
  Logical resource: microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_1/CLKARDCLKU
  Location pin: RAMB36_X3Y26.CLKARDCLKU
  Clock network: clk_100_0000MHz
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKB)
  Physical resource: microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_1/CLKBWRCLKL
  Logical resource: microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_1/CLKBWRCLKL
  Location pin: RAMB36_X3Y26.CLKBWRCLKL
  Clock network: clk_100_0000MHz
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLK_WF_NC(FMAX_BRAM_WF_NC))
  Physical resource: microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_1/CLKBWRCLKU
  Logical resource: microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_1/CLKBWRCLKU
  Location pin: RAMB36_X3Y26.CLKBWRCLKU
  Clock network: clk_100_0000MHz
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_2/CLKARDCLKL
  Logical resource: microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_2/CLKARDCLKL
  Location pin: RAMB36_X6Y27.CLKARDCLKL
  Clock network: clk_100_0000MHz
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_2/CLKARDCLKU
  Logical resource: microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_2/CLKARDCLKU
  Location pin: RAMB36_X6Y27.CLKARDCLKU
  Clock network: clk_100_0000MHz
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKB)
  Physical resource: microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_2/CLKBWRCLKL
  Logical resource: microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_2/CLKBWRCLKL
  Location pin: RAMB36_X6Y27.CLKBWRCLKL
  Clock network: clk_100_0000MHz
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLK_WF_NC(FMAX_BRAM_WF_NC))
  Physical resource: microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_2/CLKBWRCLKU
  Logical resource: microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_2/CLKBWRCLKU
  Location pin: RAMB36_X6Y27.CLKBWRCLKU
  Clock network: clk_100_0000MHz
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_3/CLKARDCLKL
  Logical resource: microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_3/CLKARDCLKL
  Location pin: RAMB36_X4Y24.CLKARDCLKL
  Clock network: clk_100_0000MHz
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_3/CLKARDCLKU
  Logical resource: microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_3/CLKARDCLKU
  Location pin: RAMB36_X4Y24.CLKARDCLKU
  Clock network: clk_100_0000MHz
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKB)
  Physical resource: microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_3/CLKBWRCLKL
  Logical resource: microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_3/CLKBWRCLKL
  Location pin: RAMB36_X4Y24.CLKBWRCLKL
  Clock network: clk_100_0000MHz
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLK_WF_NC(FMAX_BRAM_WF_NC))
  Physical resource: microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_3/CLKBWRCLKU
  Logical resource: microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_3/CLKBWRCLKU
  Location pin: RAMB36_X4Y24.CLKBWRCLKU
  Clock network: clk_100_0000MHz
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_4/CLKARDCLKL
  Logical resource: microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_4/CLKARDCLKL
  Location pin: RAMB36_X3Y24.CLKARDCLKL
  Clock network: clk_100_0000MHz
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_4/CLKARDCLKU
  Logical resource: microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_4/CLKARDCLKU
  Location pin: RAMB36_X3Y24.CLKARDCLKU
  Clock network: clk_100_0000MHz
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKB)
  Physical resource: microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_4/CLKBWRCLKL
  Logical resource: microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_4/CLKBWRCLKL
  Location pin: RAMB36_X3Y24.CLKBWRCLKL
  Clock network: clk_100_0000MHz
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLK_WF_NC(FMAX_BRAM_WF_NC))
  Physical resource: microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_4/CLKBWRCLKU
  Logical resource: microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_4/CLKBWRCLKU
  Location pin: RAMB36_X3Y24.CLKBWRCLKU
  Clock network: clk_100_0000MHz
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_5/CLKARDCLKL
  Logical resource: microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_5/CLKARDCLKL
  Location pin: RAMB36_X3Y23.CLKARDCLKL
  Clock network: clk_100_0000MHz
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_5/CLKARDCLKU
  Logical resource: microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_5/CLKARDCLKU
  Location pin: RAMB36_X3Y23.CLKARDCLKU
  Clock network: clk_100_0000MHz
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKB)
  Physical resource: microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_5/CLKBWRCLKL
  Logical resource: microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_5/CLKBWRCLKL
  Location pin: RAMB36_X3Y23.CLKBWRCLKL
  Clock network: clk_100_0000MHz
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLK_WF_NC(FMAX_BRAM_WF_NC))
  Physical resource: microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_5/CLKBWRCLKU
  Logical resource: microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_5/CLKBWRCLKU
  Location pin: RAMB36_X3Y23.CLKBWRCLKU
  Clock network: clk_100_0000MHz
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_6/CLKARDCLKL
  Logical resource: microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_6/CLKARDCLKL
  Location pin: RAMB36_X4Y25.CLKARDCLKL
  Clock network: clk_100_0000MHz
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_6/CLKARDCLKU
  Logical resource: microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_6/CLKARDCLKU
  Location pin: RAMB36_X4Y25.CLKARDCLKU
  Clock network: clk_100_0000MHz
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKB)
  Physical resource: microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_6/CLKBWRCLKL
  Logical resource: microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_6/CLKBWRCLKL
  Location pin: RAMB36_X4Y25.CLKBWRCLKL
  Clock network: clk_100_0000MHz
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLK_WF_NC(FMAX_BRAM_WF_NC))
  Physical resource: microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_6/CLKBWRCLKU
  Logical resource: microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_6/CLKBWRCLKU
  Location pin: RAMB36_X4Y25.CLKBWRCLKU
  Clock network: clk_100_0000MHz
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |      5.000ns|      2.800ns|      5.000ns|            0|            0|            0|      1135865|
| TS_clock_generator_0_clock_gen|     10.000ns|     10.000ns|          N/A|            0|            0|      1135865|            0|
| erator_0_SIG_MMCM1_CLKOUT0    |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLK_N
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_N          |    9.125|    4.107|    1.743|    0.653|
CLK_P          |    9.125|    4.107|    1.743|    0.653|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock CLK_P
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_N          |    9.125|    4.107|    1.743|    0.653|
CLK_P          |    9.125|    4.107|    1.743|    0.653|
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1135865 paths, 0 nets, and 35752 connections

Design statistics:
   Minimum period:  10.000ns{1}   (Maximum frequency: 100.000MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sat Sep 13 14:34:25 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 1035 MB



