{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1669827182202 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1669827182203 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec  1 00:53:01 2022 " "Processing started: Thu Dec  1 00:53:01 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1669827182203 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669827182203 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off voter_33 -c voter_33 " "Command: quartus_map --read_settings_files=on --write_settings_files=off voter_33 -c voter_33" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669827182203 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1669827182663 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1669827182663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_38decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_38decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_38decoder " "Found entity 1: tb_38decoder" {  } { { "tb_38decoder.v" "" { Text "D:/coding/fpga2022/s7/tb_38decoder.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669827192453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669827192453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "voter_33.v 1 1 " "Found 1 design units, including 1 entities, in source file voter_33.v" { { "Info" "ISGN_ENTITY_NAME" "1 voter_33 " "Found entity 1: voter_33" {  } { { "voter_33.v" "" { Text "D:/coding/fpga2022/s7/voter_33.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669827192455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669827192455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_voter.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_voter.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_voter " "Found entity 1: tb_voter" {  } { { "tb_voter.v" "" { Text "D:/coding/fpga2022/s7/tb_voter.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669827192458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669827192458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode38.v 1 1 " "Found 1 design units, including 1 entities, in source file decode38.v" { { "Info" "ISGN_ENTITY_NAME" "1 decode38 " "Found entity 1: decode38" {  } { { "decode38.v" "" { Text "D:/coding/fpga2022/s7/decode38.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669827192460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669827192460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/top.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/top.v" { { "Info" "ISGN_ENTITY_NAME" "1 Top " "Found entity 1: Top" {  } { { "output_files/Top.v" "" { Text "D:/coding/fpga2022/s7/output_files/Top.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669827192463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669827192463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/segment.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/segment.v" { { "Info" "ISGN_ENTITY_NAME" "1 segment " "Found entity 1: segment" {  } { { "output_files/segment.v" "" { Text "D:/coding/fpga2022/s7/output_files/segment.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669827192466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669827192466 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "decode38 " "Elaborating entity \"decode38\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1669827192498 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "LED decode38.v(6) " "Verilog HDL Always Construct warning at decode38.v(6): inferring latch(es) for variable \"LED\", which holds its previous value in one or more paths through the always construct" {  } { { "decode38.v" "" { Text "D:/coding/fpga2022/s7/decode38.v" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1669827192499 "|decode38"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LED\[0\] decode38.v(6) " "Inferred latch for \"LED\[0\]\" at decode38.v(6)" {  } { { "decode38.v" "" { Text "D:/coding/fpga2022/s7/decode38.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669827192499 "|decode38"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LED\[1\] decode38.v(6) " "Inferred latch for \"LED\[1\]\" at decode38.v(6)" {  } { { "decode38.v" "" { Text "D:/coding/fpga2022/s7/decode38.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669827192499 "|decode38"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LED\[2\] decode38.v(6) " "Inferred latch for \"LED\[2\]\" at decode38.v(6)" {  } { { "decode38.v" "" { Text "D:/coding/fpga2022/s7/decode38.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669827192499 "|decode38"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LED\[3\] decode38.v(6) " "Inferred latch for \"LED\[3\]\" at decode38.v(6)" {  } { { "decode38.v" "" { Text "D:/coding/fpga2022/s7/decode38.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669827192499 "|decode38"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LED\[4\] decode38.v(6) " "Inferred latch for \"LED\[4\]\" at decode38.v(6)" {  } { { "decode38.v" "" { Text "D:/coding/fpga2022/s7/decode38.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669827192499 "|decode38"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LED\[5\] decode38.v(6) " "Inferred latch for \"LED\[5\]\" at decode38.v(6)" {  } { { "decode38.v" "" { Text "D:/coding/fpga2022/s7/decode38.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669827192499 "|decode38"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LED\[6\] decode38.v(6) " "Inferred latch for \"LED\[6\]\" at decode38.v(6)" {  } { { "decode38.v" "" { Text "D:/coding/fpga2022/s7/decode38.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669827192499 "|decode38"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LED\[7\] decode38.v(6) " "Inferred latch for \"LED\[7\]\" at decode38.v(6)" {  } { { "decode38.v" "" { Text "D:/coding/fpga2022/s7/decode38.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669827192500 "|decode38"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1669827192904 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1669827193322 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669827193322 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "28 " "Implemented 28 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1669827193352 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1669827193352 ""} { "Info" "ICUT_CUT_TM_LCELLS" "16 " "Implemented 16 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1669827193352 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1669827193352 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4799 " "Peak virtual memory: 4799 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1669827193365 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec  1 00:53:13 2022 " "Processing ended: Thu Dec  1 00:53:13 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1669827193365 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1669827193365 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1669827193365 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1669827193365 ""}
