// Seed: 984685515
module module_0 (
    output wire id_0,
    input  tri0 id_1,
    input  wand id_2
);
  logic id_4;
  ;
  assign module_1.id_1 = 0;
endmodule : SymbolIdentifier
module module_1 (
    output tri id_0,
    output uwire id_1,
    input supply0 id_2,
    output wire id_3,
    input wor id_4,
    output tri0 id_5,
    input tri id_6
);
  genvar id_8;
  module_0 modCall_1 (
      id_1,
      id_6,
      id_4
  );
endmodule
module module_2 (
    input  wand  id_0,
    output uwire id_1,
    output logic id_2,
    input  uwire id_3,
    input  wand  id_4
);
  always id_2 = $unsigned(28);
  ;
  logic id_6;
  wire [-1 : -1  &  -1 'h0] id_7, id_8, id_9;
  assign id_2 = id_3;
  module_0 modCall_1 (
      id_1,
      id_3,
      id_4
  );
endmodule
