

================================================================
== Vitis HLS Report for 'maxPool_CIF_0_1_Pipeline_VITIS_LOOP_139_1'
================================================================
* Date:           Mon Oct 28 10:46:36 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        maxPool_CIF_0_1
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.735 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       34|       34|  0.340 us|  0.340 us|   34|   34|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_139_1  |       32|       32|         1|          1|          1|    32|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     28|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     27|    -|
|Register         |        -|    -|       8|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|       8|     55|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln139_fu_374_p2   |         +|   0|  0|  14|           6|           1|
    |icmp_ln139_fu_368_p2  |      icmp|   0|  0|  14|           6|           7|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  28|          12|           8|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |ap_done_int           |   9|          2|    1|          2|
    |ap_sig_allocacmp_j_1  |   9|          2|    6|         12|
    |j_fu_68               |   9|          2|    6|         12|
    +----------------------+----+-----------+-----+-----------+
    |Total                 |  27|          6|   13|         26|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------+---+----+-----+-----------+
    |     Name    | FF| LUT| Bits| Const Bits|
    +-------------+---+----+-----+-----------+
    |ap_CS_fsm    |  1|   0|    1|          0|
    |ap_done_reg  |  1|   0|    1|          0|
    |j_fu_68      |  6|   0|    6|          0|
    +-------------+---+----+-----+-----------+
    |Total        |  8|   0|    8|          0|
    +-------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+-------------------------------------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  |               Source Object               |    C Type    |
+-----------------+-----+-----+------------+-------------------------------------------+--------------+
|ap_clk           |   in|    1|  ap_ctrl_hs|  maxPool_CIF_0_1_Pipeline_VITIS_LOOP_139_1|  return value|
|ap_rst           |   in|    1|  ap_ctrl_hs|  maxPool_CIF_0_1_Pipeline_VITIS_LOOP_139_1|  return value|
|ap_start         |   in|    1|  ap_ctrl_hs|  maxPool_CIF_0_1_Pipeline_VITIS_LOOP_139_1|  return value|
|ap_done          |  out|    1|  ap_ctrl_hs|  maxPool_CIF_0_1_Pipeline_VITIS_LOOP_139_1|  return value|
|ap_idle          |  out|    1|  ap_ctrl_hs|  maxPool_CIF_0_1_Pipeline_VITIS_LOOP_139_1|  return value|
|ap_ready         |  out|    1|  ap_ctrl_hs|  maxPool_CIF_0_1_Pipeline_VITIS_LOOP_139_1|  return value|
|buf_15_address1  |  out|    5|   ap_memory|                                     buf_15|         array|
|buf_15_ce1       |  out|    1|   ap_memory|                                     buf_15|         array|
|buf_15_we1       |  out|    1|   ap_memory|                                     buf_15|         array|
|buf_15_d1        |  out|   32|   ap_memory|                                     buf_15|         array|
|buf_14_address1  |  out|    5|   ap_memory|                                     buf_14|         array|
|buf_14_ce1       |  out|    1|   ap_memory|                                     buf_14|         array|
|buf_14_we1       |  out|    1|   ap_memory|                                     buf_14|         array|
|buf_14_d1        |  out|   32|   ap_memory|                                     buf_14|         array|
|buf_13_address1  |  out|    5|   ap_memory|                                     buf_13|         array|
|buf_13_ce1       |  out|    1|   ap_memory|                                     buf_13|         array|
|buf_13_we1       |  out|    1|   ap_memory|                                     buf_13|         array|
|buf_13_d1        |  out|   32|   ap_memory|                                     buf_13|         array|
|buf_12_address1  |  out|    5|   ap_memory|                                     buf_12|         array|
|buf_12_ce1       |  out|    1|   ap_memory|                                     buf_12|         array|
|buf_12_we1       |  out|    1|   ap_memory|                                     buf_12|         array|
|buf_12_d1        |  out|   32|   ap_memory|                                     buf_12|         array|
|buf_11_address1  |  out|    5|   ap_memory|                                     buf_11|         array|
|buf_11_ce1       |  out|    1|   ap_memory|                                     buf_11|         array|
|buf_11_we1       |  out|    1|   ap_memory|                                     buf_11|         array|
|buf_11_d1        |  out|   32|   ap_memory|                                     buf_11|         array|
|buf_10_address1  |  out|    5|   ap_memory|                                     buf_10|         array|
|buf_10_ce1       |  out|    1|   ap_memory|                                     buf_10|         array|
|buf_10_we1       |  out|    1|   ap_memory|                                     buf_10|         array|
|buf_10_d1        |  out|   32|   ap_memory|                                     buf_10|         array|
|buf_9_address1   |  out|    5|   ap_memory|                                      buf_9|         array|
|buf_9_ce1        |  out|    1|   ap_memory|                                      buf_9|         array|
|buf_9_we1        |  out|    1|   ap_memory|                                      buf_9|         array|
|buf_9_d1         |  out|   32|   ap_memory|                                      buf_9|         array|
|buf_8_address1   |  out|    5|   ap_memory|                                      buf_8|         array|
|buf_8_ce1        |  out|    1|   ap_memory|                                      buf_8|         array|
|buf_8_we1        |  out|    1|   ap_memory|                                      buf_8|         array|
|buf_8_d1         |  out|   32|   ap_memory|                                      buf_8|         array|
|buf_7_address1   |  out|    5|   ap_memory|                                      buf_7|         array|
|buf_7_ce1        |  out|    1|   ap_memory|                                      buf_7|         array|
|buf_7_we1        |  out|    1|   ap_memory|                                      buf_7|         array|
|buf_7_d1         |  out|   32|   ap_memory|                                      buf_7|         array|
|buf_6_address1   |  out|    5|   ap_memory|                                      buf_6|         array|
|buf_6_ce1        |  out|    1|   ap_memory|                                      buf_6|         array|
|buf_6_we1        |  out|    1|   ap_memory|                                      buf_6|         array|
|buf_6_d1         |  out|   32|   ap_memory|                                      buf_6|         array|
|buf_5_address1   |  out|    5|   ap_memory|                                      buf_5|         array|
|buf_5_ce1        |  out|    1|   ap_memory|                                      buf_5|         array|
|buf_5_we1        |  out|    1|   ap_memory|                                      buf_5|         array|
|buf_5_d1         |  out|   32|   ap_memory|                                      buf_5|         array|
|buf_4_address1   |  out|    5|   ap_memory|                                      buf_4|         array|
|buf_4_ce1        |  out|    1|   ap_memory|                                      buf_4|         array|
|buf_4_we1        |  out|    1|   ap_memory|                                      buf_4|         array|
|buf_4_d1         |  out|   32|   ap_memory|                                      buf_4|         array|
|buf_3_address1   |  out|    5|   ap_memory|                                      buf_3|         array|
|buf_3_ce1        |  out|    1|   ap_memory|                                      buf_3|         array|
|buf_3_we1        |  out|    1|   ap_memory|                                      buf_3|         array|
|buf_3_d1         |  out|   32|   ap_memory|                                      buf_3|         array|
|buf_2_address1   |  out|    5|   ap_memory|                                      buf_2|         array|
|buf_2_ce1        |  out|    1|   ap_memory|                                      buf_2|         array|
|buf_2_we1        |  out|    1|   ap_memory|                                      buf_2|         array|
|buf_2_d1         |  out|   32|   ap_memory|                                      buf_2|         array|
|buf_1_address1   |  out|    5|   ap_memory|                                      buf_1|         array|
|buf_1_ce1        |  out|    1|   ap_memory|                                      buf_1|         array|
|buf_1_we1        |  out|    1|   ap_memory|                                      buf_1|         array|
|buf_1_d1         |  out|   32|   ap_memory|                                      buf_1|         array|
|buf_r_address1   |  out|    5|   ap_memory|                                      buf_r|         array|
|buf_r_ce1        |  out|    1|   ap_memory|                                      buf_r|         array|
|buf_r_we1        |  out|    1|   ap_memory|                                      buf_r|         array|
|buf_r_d1         |  out|   32|   ap_memory|                                      buf_r|         array|
+-----------------+-----+-----+------------+-------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.73>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [maxPool_1.cpp:139]   --->   Operation 4 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buf_r, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 5 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buf_1, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 6 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buf_2, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 7 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buf_3, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 8 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buf_4, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 9 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buf_5, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 10 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buf_6, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 11 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buf_7, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 12 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buf_8, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 13 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buf_9, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 14 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buf_10, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 15 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buf_11, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 16 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buf_12, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 17 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buf_13, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 18 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buf_14, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 19 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buf_15, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 20 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (1.58ns)   --->   "%store_ln139 = store i6 0, i6 %j" [maxPool_1.cpp:139]   --->   Operation 21 'store' 'store_ln139' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln0 = br void %VITIS_LOOP_140_2"   --->   Operation 22 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%j_1 = load i6 %j" [maxPool_1.cpp:139]   --->   Operation 23 'load' 'j_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (1.82ns)   --->   "%icmp_ln139 = icmp_eq  i6 %j_1, i6 32" [maxPool_1.cpp:139]   --->   Operation 24 'icmp' 'icmp_ln139' <Predicate = true> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (1.82ns)   --->   "%add_ln139 = add i6 %j_1, i6 1" [maxPool_1.cpp:139]   --->   Operation 25 'add' 'add_ln139' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln139 = br i1 %icmp_ln139, void %VITIS_LOOP_140_2.split, void %for.inc46.exitStub" [maxPool_1.cpp:139]   --->   Operation 26 'br' 'br_ln139' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln139 = zext i6 %j_1" [maxPool_1.cpp:139]   --->   Operation 27 'zext' 'zext_ln139' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specpipeline_ln139 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_4" [maxPool_1.cpp:139]   --->   Operation 28 'specpipeline' 'specpipeline_ln139' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%speclooptripcount_ln139 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32" [maxPool_1.cpp:139]   --->   Operation 29 'speclooptripcount' 'speclooptripcount_ln139' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specloopname_ln139 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [maxPool_1.cpp:139]   --->   Operation 30 'specloopname' 'specloopname_ln139' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%buf_addr = getelementptr i32 %buf_r, i64 0, i64 %zext_ln139" [maxPool_1.cpp:142]   --->   Operation 31 'getelementptr' 'buf_addr' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%buf_1_addr = getelementptr i32 %buf_1, i64 0, i64 %zext_ln139" [maxPool_1.cpp:142]   --->   Operation 32 'getelementptr' 'buf_1_addr' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%buf_2_addr = getelementptr i32 %buf_2, i64 0, i64 %zext_ln139" [maxPool_1.cpp:142]   --->   Operation 33 'getelementptr' 'buf_2_addr' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%buf_3_addr = getelementptr i32 %buf_3, i64 0, i64 %zext_ln139" [maxPool_1.cpp:142]   --->   Operation 34 'getelementptr' 'buf_3_addr' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%buf_4_addr = getelementptr i32 %buf_4, i64 0, i64 %zext_ln139" [maxPool_1.cpp:142]   --->   Operation 35 'getelementptr' 'buf_4_addr' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%buf_5_addr = getelementptr i32 %buf_5, i64 0, i64 %zext_ln139" [maxPool_1.cpp:142]   --->   Operation 36 'getelementptr' 'buf_5_addr' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%buf_6_addr = getelementptr i32 %buf_6, i64 0, i64 %zext_ln139" [maxPool_1.cpp:142]   --->   Operation 37 'getelementptr' 'buf_6_addr' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%buf_7_addr = getelementptr i32 %buf_7, i64 0, i64 %zext_ln139" [maxPool_1.cpp:142]   --->   Operation 38 'getelementptr' 'buf_7_addr' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%buf_8_addr = getelementptr i32 %buf_8, i64 0, i64 %zext_ln139" [maxPool_1.cpp:142]   --->   Operation 39 'getelementptr' 'buf_8_addr' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%buf_9_addr = getelementptr i32 %buf_9, i64 0, i64 %zext_ln139" [maxPool_1.cpp:142]   --->   Operation 40 'getelementptr' 'buf_9_addr' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%buf_10_addr = getelementptr i32 %buf_10, i64 0, i64 %zext_ln139" [maxPool_1.cpp:142]   --->   Operation 41 'getelementptr' 'buf_10_addr' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%buf_11_addr = getelementptr i32 %buf_11, i64 0, i64 %zext_ln139" [maxPool_1.cpp:142]   --->   Operation 42 'getelementptr' 'buf_11_addr' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%buf_12_addr = getelementptr i32 %buf_12, i64 0, i64 %zext_ln139" [maxPool_1.cpp:142]   --->   Operation 43 'getelementptr' 'buf_12_addr' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%buf_13_addr = getelementptr i32 %buf_13, i64 0, i64 %zext_ln139" [maxPool_1.cpp:142]   --->   Operation 44 'getelementptr' 'buf_13_addr' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%buf_14_addr = getelementptr i32 %buf_14, i64 0, i64 %zext_ln139" [maxPool_1.cpp:142]   --->   Operation 45 'getelementptr' 'buf_14_addr' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%buf_15_addr = getelementptr i32 %buf_15, i64 0, i64 %zext_ln139" [maxPool_1.cpp:142]   --->   Operation 46 'getelementptr' 'buf_15_addr' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (2.32ns)   --->   "%store_ln142 = store i32 4293967297, i5 %buf_addr" [maxPool_1.cpp:142]   --->   Operation 47 'store' 'store_ln142' <Predicate = (!icmp_ln139)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 48 [1/1] (2.32ns)   --->   "%store_ln142 = store i32 4293967297, i5 %buf_1_addr" [maxPool_1.cpp:142]   --->   Operation 48 'store' 'store_ln142' <Predicate = (!icmp_ln139)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 49 [1/1] (2.32ns)   --->   "%store_ln142 = store i32 4293967297, i5 %buf_2_addr" [maxPool_1.cpp:142]   --->   Operation 49 'store' 'store_ln142' <Predicate = (!icmp_ln139)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 50 [1/1] (2.32ns)   --->   "%store_ln142 = store i32 4293967297, i5 %buf_3_addr" [maxPool_1.cpp:142]   --->   Operation 50 'store' 'store_ln142' <Predicate = (!icmp_ln139)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 51 [1/1] (2.32ns)   --->   "%store_ln142 = store i32 4293967297, i5 %buf_4_addr" [maxPool_1.cpp:142]   --->   Operation 51 'store' 'store_ln142' <Predicate = (!icmp_ln139)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 52 [1/1] (2.32ns)   --->   "%store_ln142 = store i32 4293967297, i5 %buf_5_addr" [maxPool_1.cpp:142]   --->   Operation 52 'store' 'store_ln142' <Predicate = (!icmp_ln139)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 53 [1/1] (2.32ns)   --->   "%store_ln142 = store i32 4293967297, i5 %buf_6_addr" [maxPool_1.cpp:142]   --->   Operation 53 'store' 'store_ln142' <Predicate = (!icmp_ln139)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 54 [1/1] (2.32ns)   --->   "%store_ln142 = store i32 4293967297, i5 %buf_7_addr" [maxPool_1.cpp:142]   --->   Operation 54 'store' 'store_ln142' <Predicate = (!icmp_ln139)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 55 [1/1] (2.32ns)   --->   "%store_ln142 = store i32 4293967297, i5 %buf_8_addr" [maxPool_1.cpp:142]   --->   Operation 55 'store' 'store_ln142' <Predicate = (!icmp_ln139)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 56 [1/1] (2.32ns)   --->   "%store_ln142 = store i32 4293967297, i5 %buf_9_addr" [maxPool_1.cpp:142]   --->   Operation 56 'store' 'store_ln142' <Predicate = (!icmp_ln139)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 57 [1/1] (2.32ns)   --->   "%store_ln142 = store i32 4293967297, i5 %buf_10_addr" [maxPool_1.cpp:142]   --->   Operation 57 'store' 'store_ln142' <Predicate = (!icmp_ln139)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 58 [1/1] (2.32ns)   --->   "%store_ln142 = store i32 4293967297, i5 %buf_11_addr" [maxPool_1.cpp:142]   --->   Operation 58 'store' 'store_ln142' <Predicate = (!icmp_ln139)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 59 [1/1] (2.32ns)   --->   "%store_ln142 = store i32 4293967297, i5 %buf_12_addr" [maxPool_1.cpp:142]   --->   Operation 59 'store' 'store_ln142' <Predicate = (!icmp_ln139)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 60 [1/1] (2.32ns)   --->   "%store_ln142 = store i32 4293967297, i5 %buf_13_addr" [maxPool_1.cpp:142]   --->   Operation 60 'store' 'store_ln142' <Predicate = (!icmp_ln139)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 61 [1/1] (2.32ns)   --->   "%store_ln142 = store i32 4293967297, i5 %buf_14_addr" [maxPool_1.cpp:142]   --->   Operation 61 'store' 'store_ln142' <Predicate = (!icmp_ln139)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 62 [1/1] (2.32ns)   --->   "%store_ln142 = store i32 4293967297, i5 %buf_15_addr" [maxPool_1.cpp:142]   --->   Operation 62 'store' 'store_ln142' <Predicate = (!icmp_ln139)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 63 [1/1] (1.58ns)   --->   "%store_ln139 = store i6 %add_ln139, i6 %j" [maxPool_1.cpp:139]   --->   Operation 63 'store' 'store_ln139' <Predicate = (!icmp_ln139)> <Delay = 1.58>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln139 = br void %VITIS_LOOP_140_2" [maxPool_1.cpp:139]   --->   Operation 64 'br' 'br_ln139' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 65 'ret' 'ret_ln0' <Predicate = (icmp_ln139)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ buf_15]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ buf_14]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ buf_13]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ buf_12]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ buf_11]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ buf_10]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ buf_9]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ buf_8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ buf_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ buf_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ buf_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ buf_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ buf_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ buf_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ buf_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ buf_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                       (alloca           ) [ 01]
specmemcore_ln0         (specmemcore      ) [ 00]
specmemcore_ln0         (specmemcore      ) [ 00]
specmemcore_ln0         (specmemcore      ) [ 00]
specmemcore_ln0         (specmemcore      ) [ 00]
specmemcore_ln0         (specmemcore      ) [ 00]
specmemcore_ln0         (specmemcore      ) [ 00]
specmemcore_ln0         (specmemcore      ) [ 00]
specmemcore_ln0         (specmemcore      ) [ 00]
specmemcore_ln0         (specmemcore      ) [ 00]
specmemcore_ln0         (specmemcore      ) [ 00]
specmemcore_ln0         (specmemcore      ) [ 00]
specmemcore_ln0         (specmemcore      ) [ 00]
specmemcore_ln0         (specmemcore      ) [ 00]
specmemcore_ln0         (specmemcore      ) [ 00]
specmemcore_ln0         (specmemcore      ) [ 00]
specmemcore_ln0         (specmemcore      ) [ 00]
store_ln139             (store            ) [ 00]
br_ln0                  (br               ) [ 00]
j_1                     (load             ) [ 00]
icmp_ln139              (icmp             ) [ 01]
add_ln139               (add              ) [ 00]
br_ln139                (br               ) [ 00]
zext_ln139              (zext             ) [ 00]
specpipeline_ln139      (specpipeline     ) [ 00]
speclooptripcount_ln139 (speclooptripcount) [ 00]
specloopname_ln139      (specloopname     ) [ 00]
buf_addr                (getelementptr    ) [ 00]
buf_1_addr              (getelementptr    ) [ 00]
buf_2_addr              (getelementptr    ) [ 00]
buf_3_addr              (getelementptr    ) [ 00]
buf_4_addr              (getelementptr    ) [ 00]
buf_5_addr              (getelementptr    ) [ 00]
buf_6_addr              (getelementptr    ) [ 00]
buf_7_addr              (getelementptr    ) [ 00]
buf_8_addr              (getelementptr    ) [ 00]
buf_9_addr              (getelementptr    ) [ 00]
buf_10_addr             (getelementptr    ) [ 00]
buf_11_addr             (getelementptr    ) [ 00]
buf_12_addr             (getelementptr    ) [ 00]
buf_13_addr             (getelementptr    ) [ 00]
buf_14_addr             (getelementptr    ) [ 00]
buf_15_addr             (getelementptr    ) [ 00]
store_ln142             (store            ) [ 00]
store_ln142             (store            ) [ 00]
store_ln142             (store            ) [ 00]
store_ln142             (store            ) [ 00]
store_ln142             (store            ) [ 00]
store_ln142             (store            ) [ 00]
store_ln142             (store            ) [ 00]
store_ln142             (store            ) [ 00]
store_ln142             (store            ) [ 00]
store_ln142             (store            ) [ 00]
store_ln142             (store            ) [ 00]
store_ln142             (store            ) [ 00]
store_ln142             (store            ) [ 00]
store_ln142             (store            ) [ 00]
store_ln142             (store            ) [ 00]
store_ln142             (store            ) [ 00]
store_ln139             (store            ) [ 00]
br_ln139                (br               ) [ 00]
ret_ln0                 (ret              ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="buf_15">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_15"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="buf_14">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_14"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="buf_13">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_13"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="buf_12">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_12"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="buf_11">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_11"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="buf_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_10"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="buf_9">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_9"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="buf_8">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_8"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="buf_7">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_7"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="buf_6">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_6"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="buf_5">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_5"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="buf_4">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_4"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="buf_3">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_3"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="buf_2">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_2"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="buf_1">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_1"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="buf_r">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_r"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1004" name="j_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="buf_addr_gep_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="32" slack="0"/>
<pin id="74" dir="0" index="1" bw="1" slack="0"/>
<pin id="75" dir="0" index="2" bw="6" slack="0"/>
<pin id="76" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_addr/1 "/>
</bind>
</comp>

<comp id="79" class="1004" name="buf_1_addr_gep_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="32" slack="0"/>
<pin id="81" dir="0" index="1" bw="1" slack="0"/>
<pin id="82" dir="0" index="2" bw="6" slack="0"/>
<pin id="83" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_1_addr/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="buf_2_addr_gep_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="32" slack="0"/>
<pin id="88" dir="0" index="1" bw="1" slack="0"/>
<pin id="89" dir="0" index="2" bw="6" slack="0"/>
<pin id="90" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_2_addr/1 "/>
</bind>
</comp>

<comp id="93" class="1004" name="buf_3_addr_gep_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="32" slack="0"/>
<pin id="95" dir="0" index="1" bw="1" slack="0"/>
<pin id="96" dir="0" index="2" bw="6" slack="0"/>
<pin id="97" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_3_addr/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="buf_4_addr_gep_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="32" slack="0"/>
<pin id="102" dir="0" index="1" bw="1" slack="0"/>
<pin id="103" dir="0" index="2" bw="6" slack="0"/>
<pin id="104" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_4_addr/1 "/>
</bind>
</comp>

<comp id="107" class="1004" name="buf_5_addr_gep_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="32" slack="0"/>
<pin id="109" dir="0" index="1" bw="1" slack="0"/>
<pin id="110" dir="0" index="2" bw="6" slack="0"/>
<pin id="111" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_5_addr/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="buf_6_addr_gep_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="32" slack="0"/>
<pin id="116" dir="0" index="1" bw="1" slack="0"/>
<pin id="117" dir="0" index="2" bw="6" slack="0"/>
<pin id="118" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_6_addr/1 "/>
</bind>
</comp>

<comp id="121" class="1004" name="buf_7_addr_gep_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="32" slack="0"/>
<pin id="123" dir="0" index="1" bw="1" slack="0"/>
<pin id="124" dir="0" index="2" bw="6" slack="0"/>
<pin id="125" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_7_addr/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="buf_8_addr_gep_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="32" slack="0"/>
<pin id="130" dir="0" index="1" bw="1" slack="0"/>
<pin id="131" dir="0" index="2" bw="6" slack="0"/>
<pin id="132" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_8_addr/1 "/>
</bind>
</comp>

<comp id="135" class="1004" name="buf_9_addr_gep_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="32" slack="0"/>
<pin id="137" dir="0" index="1" bw="1" slack="0"/>
<pin id="138" dir="0" index="2" bw="6" slack="0"/>
<pin id="139" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_9_addr/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="buf_10_addr_gep_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="32" slack="0"/>
<pin id="144" dir="0" index="1" bw="1" slack="0"/>
<pin id="145" dir="0" index="2" bw="6" slack="0"/>
<pin id="146" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_10_addr/1 "/>
</bind>
</comp>

<comp id="149" class="1004" name="buf_11_addr_gep_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="32" slack="0"/>
<pin id="151" dir="0" index="1" bw="1" slack="0"/>
<pin id="152" dir="0" index="2" bw="6" slack="0"/>
<pin id="153" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_11_addr/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="buf_12_addr_gep_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="32" slack="0"/>
<pin id="158" dir="0" index="1" bw="1" slack="0"/>
<pin id="159" dir="0" index="2" bw="6" slack="0"/>
<pin id="160" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_12_addr/1 "/>
</bind>
</comp>

<comp id="163" class="1004" name="buf_13_addr_gep_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="32" slack="0"/>
<pin id="165" dir="0" index="1" bw="1" slack="0"/>
<pin id="166" dir="0" index="2" bw="6" slack="0"/>
<pin id="167" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_13_addr/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="buf_14_addr_gep_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="32" slack="0"/>
<pin id="172" dir="0" index="1" bw="1" slack="0"/>
<pin id="173" dir="0" index="2" bw="6" slack="0"/>
<pin id="174" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_14_addr/1 "/>
</bind>
</comp>

<comp id="177" class="1004" name="buf_15_addr_gep_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="32" slack="0"/>
<pin id="179" dir="0" index="1" bw="1" slack="0"/>
<pin id="180" dir="0" index="2" bw="6" slack="0"/>
<pin id="181" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_15_addr/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="store_ln142_access_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="5" slack="2147483647"/>
<pin id="186" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="187" dir="0" index="2" bw="0" slack="0"/>
<pin id="189" dir="0" index="4" bw="5" slack="0"/>
<pin id="190" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="191" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="188" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="192" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln142/1 "/>
</bind>
</comp>

<comp id="195" class="1004" name="store_ln142_access_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="5" slack="2147483647"/>
<pin id="197" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="198" dir="0" index="2" bw="0" slack="0"/>
<pin id="200" dir="0" index="4" bw="5" slack="0"/>
<pin id="201" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="202" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="199" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="203" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln142/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="store_ln142_access_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="5" slack="2147483647"/>
<pin id="208" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="209" dir="0" index="2" bw="0" slack="0"/>
<pin id="211" dir="0" index="4" bw="5" slack="0"/>
<pin id="212" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="213" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="210" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="214" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln142/1 "/>
</bind>
</comp>

<comp id="217" class="1004" name="store_ln142_access_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="5" slack="2147483647"/>
<pin id="219" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="220" dir="0" index="2" bw="0" slack="0"/>
<pin id="222" dir="0" index="4" bw="5" slack="0"/>
<pin id="223" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="224" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="221" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="225" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln142/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="store_ln142_access_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="5" slack="2147483647"/>
<pin id="230" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="231" dir="0" index="2" bw="0" slack="0"/>
<pin id="233" dir="0" index="4" bw="5" slack="0"/>
<pin id="234" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="235" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="232" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="236" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln142/1 "/>
</bind>
</comp>

<comp id="239" class="1004" name="store_ln142_access_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="5" slack="2147483647"/>
<pin id="241" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="242" dir="0" index="2" bw="0" slack="0"/>
<pin id="244" dir="0" index="4" bw="5" slack="0"/>
<pin id="245" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="246" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="243" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="247" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln142/1 "/>
</bind>
</comp>

<comp id="250" class="1004" name="store_ln142_access_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="5" slack="2147483647"/>
<pin id="252" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="253" dir="0" index="2" bw="0" slack="0"/>
<pin id="255" dir="0" index="4" bw="5" slack="0"/>
<pin id="256" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="257" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="254" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="258" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln142/1 "/>
</bind>
</comp>

<comp id="261" class="1004" name="store_ln142_access_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="5" slack="2147483647"/>
<pin id="263" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="264" dir="0" index="2" bw="0" slack="0"/>
<pin id="266" dir="0" index="4" bw="5" slack="0"/>
<pin id="267" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="268" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="265" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="269" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln142/1 "/>
</bind>
</comp>

<comp id="272" class="1004" name="store_ln142_access_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="5" slack="2147483647"/>
<pin id="274" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="275" dir="0" index="2" bw="0" slack="0"/>
<pin id="277" dir="0" index="4" bw="5" slack="0"/>
<pin id="278" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="279" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="276" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="280" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln142/1 "/>
</bind>
</comp>

<comp id="283" class="1004" name="store_ln142_access_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="5" slack="2147483647"/>
<pin id="285" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="286" dir="0" index="2" bw="0" slack="0"/>
<pin id="288" dir="0" index="4" bw="5" slack="0"/>
<pin id="289" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="290" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="287" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="291" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln142/1 "/>
</bind>
</comp>

<comp id="294" class="1004" name="store_ln142_access_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="5" slack="2147483647"/>
<pin id="296" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="297" dir="0" index="2" bw="0" slack="0"/>
<pin id="299" dir="0" index="4" bw="5" slack="0"/>
<pin id="300" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="301" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="298" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="302" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln142/1 "/>
</bind>
</comp>

<comp id="305" class="1004" name="store_ln142_access_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="5" slack="2147483647"/>
<pin id="307" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="308" dir="0" index="2" bw="0" slack="0"/>
<pin id="310" dir="0" index="4" bw="5" slack="0"/>
<pin id="311" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="312" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="309" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="313" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln142/1 "/>
</bind>
</comp>

<comp id="316" class="1004" name="store_ln142_access_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="5" slack="2147483647"/>
<pin id="318" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="319" dir="0" index="2" bw="0" slack="0"/>
<pin id="321" dir="0" index="4" bw="5" slack="0"/>
<pin id="322" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="323" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="320" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="324" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln142/1 "/>
</bind>
</comp>

<comp id="327" class="1004" name="store_ln142_access_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="5" slack="2147483647"/>
<pin id="329" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="330" dir="0" index="2" bw="0" slack="0"/>
<pin id="332" dir="0" index="4" bw="5" slack="0"/>
<pin id="333" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="334" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="331" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="335" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln142/1 "/>
</bind>
</comp>

<comp id="338" class="1004" name="store_ln142_access_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="5" slack="2147483647"/>
<pin id="340" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="341" dir="0" index="2" bw="0" slack="0"/>
<pin id="343" dir="0" index="4" bw="5" slack="0"/>
<pin id="344" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="345" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="342" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="346" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln142/1 "/>
</bind>
</comp>

<comp id="349" class="1004" name="store_ln142_access_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="5" slack="2147483647"/>
<pin id="351" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="352" dir="0" index="2" bw="0" slack="0"/>
<pin id="354" dir="0" index="4" bw="5" slack="0"/>
<pin id="355" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="356" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="353" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="357" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln142/1 "/>
</bind>
</comp>

<comp id="360" class="1004" name="store_ln139_store_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="1" slack="0"/>
<pin id="362" dir="0" index="1" bw="6" slack="0"/>
<pin id="363" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln139/1 "/>
</bind>
</comp>

<comp id="365" class="1004" name="j_1_load_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="6" slack="0"/>
<pin id="367" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_1/1 "/>
</bind>
</comp>

<comp id="368" class="1004" name="icmp_ln139_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="6" slack="0"/>
<pin id="370" dir="0" index="1" bw="6" slack="0"/>
<pin id="371" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln139/1 "/>
</bind>
</comp>

<comp id="374" class="1004" name="add_ln139_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="6" slack="0"/>
<pin id="376" dir="0" index="1" bw="1" slack="0"/>
<pin id="377" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln139/1 "/>
</bind>
</comp>

<comp id="380" class="1004" name="zext_ln139_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="6" slack="0"/>
<pin id="382" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln139/1 "/>
</bind>
</comp>

<comp id="400" class="1004" name="store_ln139_store_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="6" slack="0"/>
<pin id="402" dir="0" index="1" bw="6" slack="0"/>
<pin id="403" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln139/1 "/>
</bind>
</comp>

<comp id="405" class="1005" name="j_reg_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="6" slack="0"/>
<pin id="407" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="71"><net_src comp="32" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="77"><net_src comp="30" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="78"><net_src comp="64" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="84"><net_src comp="28" pin="0"/><net_sink comp="79" pin=0"/></net>

<net id="85"><net_src comp="64" pin="0"/><net_sink comp="79" pin=1"/></net>

<net id="91"><net_src comp="26" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="92"><net_src comp="64" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="98"><net_src comp="24" pin="0"/><net_sink comp="93" pin=0"/></net>

<net id="99"><net_src comp="64" pin="0"/><net_sink comp="93" pin=1"/></net>

<net id="105"><net_src comp="22" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="106"><net_src comp="64" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="112"><net_src comp="20" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="113"><net_src comp="64" pin="0"/><net_sink comp="107" pin=1"/></net>

<net id="119"><net_src comp="18" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="120"><net_src comp="64" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="126"><net_src comp="16" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="127"><net_src comp="64" pin="0"/><net_sink comp="121" pin=1"/></net>

<net id="133"><net_src comp="14" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="134"><net_src comp="64" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="140"><net_src comp="12" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="141"><net_src comp="64" pin="0"/><net_sink comp="135" pin=1"/></net>

<net id="147"><net_src comp="10" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="148"><net_src comp="64" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="154"><net_src comp="8" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="155"><net_src comp="64" pin="0"/><net_sink comp="149" pin=1"/></net>

<net id="161"><net_src comp="6" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="162"><net_src comp="64" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="168"><net_src comp="4" pin="0"/><net_sink comp="163" pin=0"/></net>

<net id="169"><net_src comp="64" pin="0"/><net_sink comp="163" pin=1"/></net>

<net id="175"><net_src comp="2" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="176"><net_src comp="64" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="182"><net_src comp="0" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="183"><net_src comp="64" pin="0"/><net_sink comp="177" pin=1"/></net>

<net id="193"><net_src comp="66" pin="0"/><net_sink comp="184" pin=4"/></net>

<net id="194"><net_src comp="72" pin="3"/><net_sink comp="184" pin=2"/></net>

<net id="204"><net_src comp="66" pin="0"/><net_sink comp="195" pin=4"/></net>

<net id="205"><net_src comp="79" pin="3"/><net_sink comp="195" pin=2"/></net>

<net id="215"><net_src comp="66" pin="0"/><net_sink comp="206" pin=4"/></net>

<net id="216"><net_src comp="86" pin="3"/><net_sink comp="206" pin=2"/></net>

<net id="226"><net_src comp="66" pin="0"/><net_sink comp="217" pin=4"/></net>

<net id="227"><net_src comp="93" pin="3"/><net_sink comp="217" pin=2"/></net>

<net id="237"><net_src comp="66" pin="0"/><net_sink comp="228" pin=4"/></net>

<net id="238"><net_src comp="100" pin="3"/><net_sink comp="228" pin=2"/></net>

<net id="248"><net_src comp="66" pin="0"/><net_sink comp="239" pin=4"/></net>

<net id="249"><net_src comp="107" pin="3"/><net_sink comp="239" pin=2"/></net>

<net id="259"><net_src comp="66" pin="0"/><net_sink comp="250" pin=4"/></net>

<net id="260"><net_src comp="114" pin="3"/><net_sink comp="250" pin=2"/></net>

<net id="270"><net_src comp="66" pin="0"/><net_sink comp="261" pin=4"/></net>

<net id="271"><net_src comp="121" pin="3"/><net_sink comp="261" pin=2"/></net>

<net id="281"><net_src comp="66" pin="0"/><net_sink comp="272" pin=4"/></net>

<net id="282"><net_src comp="128" pin="3"/><net_sink comp="272" pin=2"/></net>

<net id="292"><net_src comp="66" pin="0"/><net_sink comp="283" pin=4"/></net>

<net id="293"><net_src comp="135" pin="3"/><net_sink comp="283" pin=2"/></net>

<net id="303"><net_src comp="66" pin="0"/><net_sink comp="294" pin=4"/></net>

<net id="304"><net_src comp="142" pin="3"/><net_sink comp="294" pin=2"/></net>

<net id="314"><net_src comp="66" pin="0"/><net_sink comp="305" pin=4"/></net>

<net id="315"><net_src comp="149" pin="3"/><net_sink comp="305" pin=2"/></net>

<net id="325"><net_src comp="66" pin="0"/><net_sink comp="316" pin=4"/></net>

<net id="326"><net_src comp="156" pin="3"/><net_sink comp="316" pin=2"/></net>

<net id="336"><net_src comp="66" pin="0"/><net_sink comp="327" pin=4"/></net>

<net id="337"><net_src comp="163" pin="3"/><net_sink comp="327" pin=2"/></net>

<net id="347"><net_src comp="66" pin="0"/><net_sink comp="338" pin=4"/></net>

<net id="348"><net_src comp="170" pin="3"/><net_sink comp="338" pin=2"/></net>

<net id="358"><net_src comp="66" pin="0"/><net_sink comp="349" pin=4"/></net>

<net id="359"><net_src comp="177" pin="3"/><net_sink comp="349" pin=2"/></net>

<net id="364"><net_src comp="42" pin="0"/><net_sink comp="360" pin=0"/></net>

<net id="372"><net_src comp="365" pin="1"/><net_sink comp="368" pin=0"/></net>

<net id="373"><net_src comp="44" pin="0"/><net_sink comp="368" pin=1"/></net>

<net id="378"><net_src comp="365" pin="1"/><net_sink comp="374" pin=0"/></net>

<net id="379"><net_src comp="46" pin="0"/><net_sink comp="374" pin=1"/></net>

<net id="383"><net_src comp="365" pin="1"/><net_sink comp="380" pin=0"/></net>

<net id="384"><net_src comp="380" pin="1"/><net_sink comp="72" pin=2"/></net>

<net id="385"><net_src comp="380" pin="1"/><net_sink comp="79" pin=2"/></net>

<net id="386"><net_src comp="380" pin="1"/><net_sink comp="86" pin=2"/></net>

<net id="387"><net_src comp="380" pin="1"/><net_sink comp="93" pin=2"/></net>

<net id="388"><net_src comp="380" pin="1"/><net_sink comp="100" pin=2"/></net>

<net id="389"><net_src comp="380" pin="1"/><net_sink comp="107" pin=2"/></net>

<net id="390"><net_src comp="380" pin="1"/><net_sink comp="114" pin=2"/></net>

<net id="391"><net_src comp="380" pin="1"/><net_sink comp="121" pin=2"/></net>

<net id="392"><net_src comp="380" pin="1"/><net_sink comp="128" pin=2"/></net>

<net id="393"><net_src comp="380" pin="1"/><net_sink comp="135" pin=2"/></net>

<net id="394"><net_src comp="380" pin="1"/><net_sink comp="142" pin=2"/></net>

<net id="395"><net_src comp="380" pin="1"/><net_sink comp="149" pin=2"/></net>

<net id="396"><net_src comp="380" pin="1"/><net_sink comp="156" pin=2"/></net>

<net id="397"><net_src comp="380" pin="1"/><net_sink comp="163" pin=2"/></net>

<net id="398"><net_src comp="380" pin="1"/><net_sink comp="170" pin=2"/></net>

<net id="399"><net_src comp="380" pin="1"/><net_sink comp="177" pin=2"/></net>

<net id="404"><net_src comp="374" pin="2"/><net_sink comp="400" pin=0"/></net>

<net id="408"><net_src comp="68" pin="1"/><net_sink comp="405" pin=0"/></net>

<net id="409"><net_src comp="405" pin="1"/><net_sink comp="360" pin=1"/></net>

<net id="410"><net_src comp="405" pin="1"/><net_sink comp="365" pin=0"/></net>

<net id="411"><net_src comp="405" pin="1"/><net_sink comp="400" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: buf_15 | {1 }
	Port: buf_14 | {1 }
	Port: buf_13 | {1 }
	Port: buf_12 | {1 }
	Port: buf_11 | {1 }
	Port: buf_10 | {1 }
	Port: buf_9 | {1 }
	Port: buf_8 | {1 }
	Port: buf_7 | {1 }
	Port: buf_6 | {1 }
	Port: buf_5 | {1 }
	Port: buf_4 | {1 }
	Port: buf_3 | {1 }
	Port: buf_2 | {1 }
	Port: buf_1 | {1 }
	Port: buf_r | {1 }
 - Input state : 
  - Chain level:
	State 1
		store_ln139 : 1
		j_1 : 1
		icmp_ln139 : 2
		add_ln139 : 2
		br_ln139 : 3
		zext_ln139 : 2
		buf_addr : 3
		buf_1_addr : 3
		buf_2_addr : 3
		buf_3_addr : 3
		buf_4_addr : 3
		buf_5_addr : 3
		buf_6_addr : 3
		buf_7_addr : 3
		buf_8_addr : 3
		buf_9_addr : 3
		buf_10_addr : 3
		buf_11_addr : 3
		buf_12_addr : 3
		buf_13_addr : 3
		buf_14_addr : 3
		buf_15_addr : 3
		store_ln142 : 4
		store_ln142 : 4
		store_ln142 : 4
		store_ln142 : 4
		store_ln142 : 4
		store_ln142 : 4
		store_ln142 : 4
		store_ln142 : 4
		store_ln142 : 4
		store_ln142 : 4
		store_ln142 : 4
		store_ln142 : 4
		store_ln142 : 4
		store_ln142 : 4
		store_ln142 : 4
		store_ln142 : 4
		store_ln139 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------|---------|---------|
| Operation|  Functional Unit  |    FF   |   LUT   |
|----------|-------------------|---------|---------|
|   icmp   | icmp_ln139_fu_368 |    0    |    14   |
|----------|-------------------|---------|---------|
|    add   |  add_ln139_fu_374 |    0    |    14   |
|----------|-------------------|---------|---------|
|   zext   | zext_ln139_fu_380 |    0    |    0    |
|----------|-------------------|---------|---------|
|   Total  |                   |    0    |    28   |
|----------|-------------------|---------|---------|

Memories:
N/A

* Register list:
+---------+--------+
|         |   FF   |
+---------+--------+
|j_reg_405|    6   |
+---------+--------+
|  Total  |    6   |
+---------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   28   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |    6   |    -   |
+-----------+--------+--------+
|   Total   |    6   |   28   |
+-----------+--------+--------+
