###############################################################
#  Generated by:      Cadence Innovus 15.20-p005_1
#  OS:                Linux x86_64(Host ID IC)
#  Generated on:      Thu Mar 23 00:35:08 2023
#  Design:            system_top
#  Command:           clockDesign -specFile clock.ctstch -outDir clock_report -fixedInstBeforeCTS
###############################################################
###############################################################
# Complete Clock Tree Timing Report
#
# CLOCK: scan_clk
#
# Mode: preRoute
#
# Delay Corner information
# Analysis View       : test_capture_setup_analysis_view
# Delay Corner Name   : max_corner
# RC Corner Name      : RC_corner
# Analysis View       : test_capture_hold_analysis_view
# Delay Corner Name   : min_corner
# RC Corner Name      : RC_corner
###############################################################


Nr. of Subtrees                : 5
Nr. of Sinks                   : 260
Nr. of Buffer                  : 24
Nr. of Level (including gates) : 12
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
No Driving Cell Specified!
Max trig. edge delay at sink(R): U_UART/U_UART_receiver/U_edge_counter/edge_count_reg[1]/CK 1211.4(ps)
Min trig. edge delay at sink(R): U_clock_divider/divided_clk_reg/CK 394.4(ps)

                                 (Actual)               (Required)          
Rise Phase Delay               : 394.4~1211.4(ps)       0~10(ps)            
Fall Phase Delay               : 480.5~1344.2(ps)       0~10(ps)            
Trig. Edge Skew                : 817(ps)                200(ps)             
Rise Skew                      : 817(ps)                
Fall Skew                      : 863.7(ps)              
Max. Rise Buffer Tran          : 116.1(ps)              100(ps)             
Max. Fall Buffer Tran          : 132.9(ps)              100(ps)             
Max. Rise Sink Tran            : 114.6(ps)              100(ps)             
Max. Fall Sink Tran            : 106.1(ps)              100(ps)             
Min. Rise Buffer Tran          : 24.6(ps)               0(ps)               
Min. Fall Buffer Tran          : 23.4(ps)               0(ps)               
Min. Rise Sink Tran            : 61.1(ps)               0(ps)               
Min. Fall Sink Tran            : 55.2(ps)               0(ps)               

view test_capture_setup_analysis_view : skew = 817ps (required = 200ps)
view test_capture_hold_analysis_view : skew = 365.1ps (required = 200ps)



***** Max Transition Time Violation *****

Pin Name                         (Actual)               (Required)          
-------------------------------------------------------------------
U_clock_divider/multiplexed_UART_clk__Fence_I0/A[116.1 132.9](ps)      100(ps)             
multiplexed_UART_clk__L1_I0/A    [116.1 132.9](ps)      100(ps)             
U_UART_receiver_data_synchronizer/U_bus_synchronizer/register_instance[1].U_register/Q_reg[0]/CK[113.4 104.9](ps)      100(ps)             
U_UART_receiver_data_synchronizer/U_bus_synchronizer/U0_register/Q_reg[0]/CK[113.4 104.9](ps)      100(ps)             
U_UART_receiver_data_synchronizer/Q_pulse_generator_reg/CK[113.4 104.9](ps)      100(ps)             
U_UART_receiver_data_synchronizer/synchronous_data_reg[0]/CK[113.4 104.9](ps)      100(ps)             
U_UART_receiver_data_synchronizer/synchronous_data_reg[1]/CK[113.4 104.9](ps)      100(ps)             
U_UART_receiver_data_synchronizer/synchronous_data_reg[2]/CK[113.4 104.9](ps)      100(ps)             
U_UART_receiver_data_synchronizer/synchronous_data_reg[3]/CK[113.4 104.9](ps)      100(ps)             
U_UART_receiver_data_synchronizer/synchronous_data_reg[4]/CK[113.4 104.9](ps)      100(ps)             
U_UART_receiver_data_synchronizer/synchronous_data_reg[5]/CK[113.4 104.9](ps)      100(ps)             
U_UART_receiver_data_synchronizer/synchronous_data_reg[6]/CK[113.4 104.9](ps)      100(ps)             
U_UART_receiver_data_synchronizer/synchronous_data_reg[7]/CK[113.4 104.9](ps)      100(ps)             
U_UART_receiver_data_synchronizer/synchronous_data_valid_reg/CK[113.4 104.9](ps)      100(ps)             
U_Q_pulse_generator_bit_synchronizer/register_instance[1].U_register/Q_reg[0]/CK[113.4 104.9](ps)      100(ps)             
U_Q_pulse_generator_bit_synchronizer/U0_register/Q_reg[0]/CK[113.4 104.9](ps)      100(ps)             
U_busy_bit_synchronizer/register_instance[1].U_register/Q_reg[0]/CK[113.4 104.9](ps)      100(ps)             
U_busy_bit_synchronizer/U0_register/Q_reg[0]/CK[113.4 104.9](ps)      100(ps)             
U_register_file/memory_reg[2][0]/CK[113.4 104.9](ps)      100(ps)             
U_register_file/read_data_reg[3]/CK[113.4 104.9](ps)      100(ps)             
U_register_file/read_data_reg[6]/CK[113.4 104.9](ps)      100(ps)             
U_register_file/read_data_reg[7]/CK[113.4 104.9](ps)      100(ps)             
U_register_file/memory_reg[3][0]/CK[113.4 104.9](ps)      100(ps)             
U_register_file/memory_reg[3][1]/CK[113.4 104.9](ps)      100(ps)             
U_register_file/memory_reg[3][2]/CK[113.4 104.9](ps)      100(ps)             
U_register_file/memory_reg[3][5]/CK[113.4 104.9](ps)      100(ps)             
U_register_file/memory_reg[3][6]/CK[113.4 104.9](ps)      100(ps)             
U_register_file/memory_reg[3][7]/CK[113.4 104.9](ps)      100(ps)             
U_register_file/memory_reg[2][1]/CK[113.4 104.9](ps)      100(ps)             
U_register_file/memory_reg[2][2]/CK[113.4 104.9](ps)      100(ps)             
U_register_file/memory_reg[2][3]/CK[113.4 104.9](ps)      100(ps)             
U_register_file/memory_reg[2][4]/CK[113.4 104.9](ps)      100(ps)             
U_register_file/memory_reg[2][5]/CK[113.4 104.9](ps)      100(ps)             
U_register_file/memory_reg[2][6]/CK[113.4 104.9](ps)      100(ps)             
U_register_file/memory_reg[2][7]/CK[113.4 104.9](ps)      100(ps)             
U_system_controller/U_UART_receiver_controller/counter_reg[0]/CK[113.4 104.9](ps)      100(ps)             
U_system_controller/U_UART_receiver_controller/counter_reg[1]/CK[113.4 104.9](ps)      100(ps)             
U_system_controller/U_UART_receiver_controller/current_state_reg[1]/CK[113.4 104.9](ps)      100(ps)             
U_system_controller/U_UART_receiver_controller/current_state_reg[2]/CK[113.4 104.9](ps)      100(ps)             
U_system_controller/U_UART_receiver_controller/current_state_reg[0]/CK[113.4 104.9](ps)      100(ps)             
U_system_controller/U_UART_transmitter_controller/message_reg[15]/CK[113.4 104.9](ps)      100(ps)             
U_system_controller/U_UART_transmitter_controller/message_reg[1]/CK[113.4 104.9](ps)      100(ps)             
U_system_controller/U_UART_transmitter_controller/UART_receiver_controller_enable_reg/CK[113.4 104.9](ps)      100(ps)             
U_system_controller/U_UART_transmitter_controller/message_reg[14]/CK[113.4 104.9](ps)      100(ps)             
U_system_controller/U_UART_transmitter_controller/message_reg[13]/CK[113.4 104.9](ps)      100(ps)             
U_system_controller/U_UART_transmitter_controller/message_reg[12]/CK[113.4 104.9](ps)      100(ps)             
U_system_controller/U_UART_transmitter_controller/message_reg[11]/CK[113.4 104.9](ps)      100(ps)             
U_system_controller/U_UART_transmitter_controller/message_reg[10]/CK[113.4 104.9](ps)      100(ps)             
U_system_controller/U_UART_transmitter_controller/message_reg[9]/CK[113.4 104.9](ps)      100(ps)             
U_system_controller/U_UART_transmitter_controller/message_reg[7]/CK[113.4 104.9](ps)      100(ps)             
U_system_controller/U_UART_transmitter_controller/message_reg[5]/CK[113.4 104.9](ps)      100(ps)             
U_system_controller/U_UART_transmitter_controller/message_reg[4]/CK[113.4 104.9](ps)      100(ps)             
U_system_controller/U_UART_transmitter_controller/message_reg[3]/CK[113.4 104.9](ps)      100(ps)             
U_system_controller/U_UART_transmitter_controller/message_reg[2]/CK[113.4 104.9](ps)      100(ps)             
U_system_controller/U_UART_transmitter_controller/message_reg[8]/CK[113.4 104.9](ps)      100(ps)             
U_system_controller/U_UART_transmitter_controller/message_reg[6]/CK[113.4 104.9](ps)      100(ps)             
U_system_controller/U_UART_transmitter_controller/message_reg[0]/CK[113.4 104.9](ps)      100(ps)             
U_system_controller/U_UART_transmitter_controller/transmission_current_state_reg[0]/CK[113.4 104.9](ps)      100(ps)             
U_system_controller/U_UART_transmitter_controller/transmission_current_state_reg[1]/CK[113.4 104.9](ps)      100(ps)             
U_system_controller/U_UART_transmitter_controller/current_state_reg[0]/CK[113.4 104.9](ps)      100(ps)             
U_system_controller/U_UART_transmitter_controller/current_state_reg[1]/CK[113.4 104.9](ps)      100(ps)             
U_system_controller/U_UART_transmitter_controller/current_state_reg[2]/CK[113.4 104.9](ps)      100(ps)             
U_reference_reset_synchronizer/Q_reg[1]/CK[113.4 104.9](ps)      100(ps)             
U_reference_reset_synchronizer/Q_reg[0]/CK[113.4 104.9](ps)      100(ps)             
U_register_file/memory_reg[6][5]/CK[114.6 106.1](ps)      100(ps)             
U_register_file/memory_reg[7][3]/CK[114.6 106.1](ps)      100(ps)             
U_register_file/memory_reg[7][6]/CK[114.6 106.1](ps)      100(ps)             
U_register_file/memory_reg[5][4]/CK[114.6 106.1](ps)      100(ps)             
U_register_file/memory_reg[7][0]/CK[114.6 106.1](ps)      100(ps)             
U_register_file/memory_reg[6][4]/CK[114.6 106.1](ps)      100(ps)             
U_register_file/memory_reg[5][5]/CK[114.6 106.1](ps)      100(ps)             
U_register_file/memory_reg[7][5]/CK[114.6 106.1](ps)      100(ps)             
U_register_file/memory_reg[7][4]/CK[114.6 106.1](ps)      100(ps)             
U_register_file/memory_reg[6][6]/CK[114.6 106.1](ps)      100(ps)             
U_register_file/memory_reg[6][3]/CK[114.6 106.1](ps)      100(ps)             
U_register_file/memory_reg[5][6]/CK[114.6 106.1](ps)      100(ps)             
U_register_file/memory_reg[6][7]/CK[114.6 106.1](ps)      100(ps)             
U_register_file/memory_reg[6][1]/CK[114.6 106.1](ps)      100(ps)             
U_register_file/memory_reg[5][3]/CK[114.6 106.1](ps)      100(ps)             
U_register_file/memory_reg[5][7]/CK[114.6 106.1](ps)      100(ps)             
U_register_file/memory_reg[6][0]/CK[114.6 106.1](ps)      100(ps)             
U_register_file/memory_reg[4][5]/CK[114.6 106.1](ps)      100(ps)             
U_register_file/memory_reg[5][2]/CK[114.6 106.1](ps)      100(ps)             
U_register_file/memory_reg[6][2]/CK[114.6 106.1](ps)      100(ps)             
U_register_file/memory_reg[4][6]/CK[114.6 106.1](ps)      100(ps)             
U_register_file/memory_reg[4][7]/CK[114.6 106.1](ps)      100(ps)             
U_register_file/memory_reg[5][1]/CK[114.6 106.1](ps)      100(ps)             
U_register_file/memory_reg[4][4]/CK[114.6 106.1](ps)      100(ps)             
U_register_file/memory_reg[5][0]/CK[114.6 106.1](ps)      100(ps)             
U_register_file/memory_reg[4][3]/CK[114.6 106.1](ps)      100(ps)             
U_register_file/memory_reg[4][2]/CK[114.6 106.1](ps)      100(ps)             
U_register_file/memory_reg[4][0]/CK[114.6 106.1](ps)      100(ps)             
U_register_file/memory_reg[4][1]/CK[114.6 106.1](ps)      100(ps)             
U_register_file/memory_reg[3][4]/CK[114.6 106.1](ps)      100(ps)             
U_register_file/memory_reg[3][3]/CK[114.6 106.1](ps)      100(ps)             
U_register_file/memory_reg[7][2]/CK[114.6 106.1](ps)      100(ps)             
U_register_file/memory_reg[7][1]/CK[114.6 106.1](ps)      100(ps)             
U_register_file/read_data_reg[5]/CK[114.6 106.1](ps)      100(ps)             
U_register_file/memory_reg[14][7]/CK[114.6 106.1](ps)      100(ps)             
U_register_file/read_data_reg[2]/CK[114.6 106.1](ps)      100(ps)             
U_register_file/memory_reg[15][0]/CK[114.6 106.1](ps)      100(ps)             
U_register_file/memory_reg[15][4]/CK[114.6 106.1](ps)      100(ps)             
U_register_file/memory_reg[15][6]/CK[114.6 106.1](ps)      100(ps)             
U_register_file/memory_reg[15][7]/CK[114.6 106.1](ps)      100(ps)             
U_register_file/memory_reg[15][5]/CK[114.6 106.1](ps)      100(ps)             
U_register_file/read_data_reg[0]/CK[114.6 106.1](ps)      100(ps)             
U_register_file/memory_reg[0][0]/CK[114.6 106.1](ps)      100(ps)             
U_register_file/read_data_reg[1]/CK[114.6 106.1](ps)      100(ps)             
U_register_file/read_data_reg[4]/CK[114.6 106.1](ps)      100(ps)             
U_register_file/memory_reg[15][2]/CK[114.6 106.1](ps)      100(ps)             
U_register_file/memory_reg[15][1]/CK[114.6 106.1](ps)      100(ps)             
U_register_file/memory_reg[15][3]/CK[114.6 106.1](ps)      100(ps)             
U_register_file/memory_reg[1][0]/CK[114.6 106.1](ps)      100(ps)             
U_register_file/memory_reg[1][7]/CK[114.6 106.1](ps)      100(ps)             
U_register_file/memory_reg[0][7]/CK[114.6 106.1](ps)      100(ps)             
U_register_file/memory_reg[1][6]/CK[114.6 106.1](ps)      100(ps)             
U_register_file/read_data_valid_reg/CK[114.6 106.1](ps)      100(ps)             
U_register_file/memory_reg[0][5]/CK[114.6 106.1](ps)      100(ps)             
U_register_file/memory_reg[1][1]/CK[114.6 106.1](ps)      100(ps)             
U_register_file/memory_reg[0][1]/CK[114.6 106.1](ps)      100(ps)             
U_register_file/memory_reg[0][6]/CK[114.6 106.1](ps)      100(ps)             
U_register_file/memory_reg[1][2]/CK[114.6 106.1](ps)      100(ps)             
U_system_controller/U_UART_receiver_controller/Q_write_address_register_reg[3]/CK[114.6 106.1](ps)      100(ps)             
U_system_controller/U_UART_receiver_controller/Q_write_address_register_reg[1]/CK[114.6 106.1](ps)      100(ps)             
U_system_controller/U_UART_receiver_controller/Q_write_address_register_reg[2]/CK[114.6 106.1](ps)      100(ps)             
U_system_controller/U_UART_receiver_controller/Q_write_address_register_reg[0]/CK[114.6 106.1](ps)      100(ps)             
U_register_file/memory_reg[9][5]/CK[112.4 104.1](ps)      100(ps)             
U_register_file/memory_reg[8][5]/CK[112.4 104.1](ps)      100(ps)             
U_register_file/memory_reg[11][5]/CK[112.4 104.1](ps)      100(ps)             
U_register_file/memory_reg[8][4]/CK[112.4 104.1](ps)      100(ps)             
U_register_file/memory_reg[11][4]/CK[112.4 104.1](ps)      100(ps)             
U_register_file/memory_reg[9][3]/CK[112.4 104.1](ps)      100(ps)             
U_register_file/memory_reg[9][4]/CK[112.4 104.1](ps)      100(ps)             
U_register_file/memory_reg[10][5]/CK[112.4 104.1](ps)      100(ps)             
U_register_file/memory_reg[8][6]/CK[112.4 104.1](ps)      100(ps)             
U_register_file/memory_reg[10][6]/CK[112.4 104.1](ps)      100(ps)             
U_register_file/memory_reg[8][3]/CK[112.4 104.1](ps)      100(ps)             
U_register_file/memory_reg[9][6]/CK[112.4 104.1](ps)      100(ps)             
U_register_file/memory_reg[10][4]/CK[112.4 104.1](ps)      100(ps)             
U_register_file/memory_reg[10][7]/CK[112.4 104.1](ps)      100(ps)             
U_register_file/memory_reg[9][2]/CK[112.4 104.1](ps)      100(ps)             
U_register_file/memory_reg[11][3]/CK[112.4 104.1](ps)      100(ps)             
U_register_file/memory_reg[8][7]/CK[112.4 104.1](ps)      100(ps)             
U_register_file/memory_reg[8][2]/CK[112.4 104.1](ps)      100(ps)             
U_register_file/memory_reg[9][0]/CK[112.4 104.1](ps)      100(ps)             
U_register_file/memory_reg[9][7]/CK[112.4 104.1](ps)      100(ps)             
U_register_file/memory_reg[11][0]/CK[112.4 104.1](ps)      100(ps)             
U_register_file/memory_reg[9][1]/CK[112.4 104.1](ps)      100(ps)             
U_register_file/memory_reg[10][0]/CK[112.4 104.1](ps)      100(ps)             
U_register_file/memory_reg[11][2]/CK[112.4 104.1](ps)      100(ps)             
U_register_file/memory_reg[8][1]/CK[112.4 104.1](ps)      100(ps)             
U_register_file/memory_reg[10][3]/CK[112.4 104.1](ps)      100(ps)             
U_register_file/memory_reg[11][1]/CK[112.4 104.1](ps)      100(ps)             
U_register_file/memory_reg[8][0]/CK[112.4 104.1](ps)      100(ps)             
U_register_file/memory_reg[10][2]/CK[112.4 104.1](ps)      100(ps)             
U_register_file/memory_reg[10][1]/CK[112.4 104.1](ps)      100(ps)             
U_register_file/memory_reg[7][7]/CK[112.4 104.1](ps)      100(ps)             
U_register_file/memory_reg[11][7]/CK[112.4 104.1](ps)      100(ps)             
U_register_file/memory_reg[11][6]/CK[112.4 104.1](ps)      100(ps)             
U_register_file/memory_reg[12][0]/CK[112.4 104.1](ps)      100(ps)             
U_register_file/memory_reg[12][1]/CK[112.4 104.1](ps)      100(ps)             
U_register_file/memory_reg[13][1]/CK[112.4 104.1](ps)      100(ps)             
U_register_file/memory_reg[12][2]/CK[112.4 104.1](ps)      100(ps)             
U_register_file/memory_reg[14][0]/CK[112.4 104.1](ps)      100(ps)             
U_register_file/memory_reg[13][0]/CK[112.4 104.1](ps)      100(ps)             
U_register_file/memory_reg[14][1]/CK[112.4 104.1](ps)      100(ps)             
U_register_file/memory_reg[12][7]/CK[112.4 104.1](ps)      100(ps)             
U_register_file/memory_reg[13][7]/CK[112.4 104.1](ps)      100(ps)             
U_register_file/memory_reg[12][5]/CK[112.4 104.1](ps)      100(ps)             
U_register_file/memory_reg[14][3]/CK[112.4 104.1](ps)      100(ps)             
U_register_file/memory_reg[12][4]/CK[112.4 104.1](ps)      100(ps)             
U_register_file/memory_reg[12][3]/CK[112.4 104.1](ps)      100(ps)             
U_register_file/memory_reg[13][2]/CK[112.4 104.1](ps)      100(ps)             
U_register_file/memory_reg[12][6]/CK[112.4 104.1](ps)      100(ps)             
U_register_file/memory_reg[14][2]/CK[112.4 104.1](ps)      100(ps)             
U_register_file/memory_reg[14][4]/CK[112.4 104.1](ps)      100(ps)             
U_register_file/memory_reg[14][6]/CK[112.4 104.1](ps)      100(ps)             
U_register_file/memory_reg[14][5]/CK[112.4 104.1](ps)      100(ps)             
U_register_file/memory_reg[13][3]/CK[112.4 104.1](ps)      100(ps)             
U_register_file/memory_reg[13][4]/CK[112.4 104.1](ps)      100(ps)             
U_register_file/memory_reg[13][5]/CK[112.4 104.1](ps)      100(ps)             
U_register_file/memory_reg[13][6]/CK[112.4 104.1](ps)      100(ps)             
U_register_file/memory_reg[1][5]/CK[112.4 104.1](ps)      100(ps)             
U_register_file/memory_reg[0][3]/CK[112.4 104.1](ps)      100(ps)             
U_register_file/memory_reg[1][4]/CK[112.4 104.1](ps)      100(ps)             
U_register_file/memory_reg[0][4]/CK[112.4 104.1](ps)      100(ps)             
U_register_file/memory_reg[0][2]/CK[112.4 104.1](ps)      100(ps)             
U_register_file/memory_reg[1][3]/CK[112.4 104.1](ps)      100(ps)             



***** NO Min Transition Time Violation *****

***** NO Max_Fanout Violation *****

***** NO AC Irms Limit Violation *****

**** Sub Tree Report ****
OUTPUT_TERM: scan_clk [0(ps) 0(ps)]

Main Tree: 
     nrSink         : 260
     Rise Delay	   : [394.4(ps)  1211.4(ps)]
     Rise Skew	   : 817(ps)
     Fall Delay	   : [480.5(ps)  1344.2(ps)]
     Fall Skew	   : 863.7(ps)


  Child Tree 1 from U_UART_clock_multiplexer/U1/B: 
     nrSink : 36
     Rise Delay [394.4(ps)  1211.4(ps)] Skew [817(ps)]
     Fall Delay[480.5(ps)  1344.2(ps)] Skew=[863.7(ps)]


  Child Tree 2 from U_UART_transmitter_clock_multiplexer/U1/B: 
     nrSink : 21
     Rise Delay [642.6(ps)  643.2(ps)] Skew [0.6(ps)]
     Fall Delay[688.3(ps)  688.9(ps)] Skew=[0.6(ps)]


  Child Tree 3 from U_reference_clock_multiplexer/U1/B: 
     nrSink : 203
     Rise Delay [822(ps)  916.4(ps)] Skew [94.4(ps)]
     Fall Delay[862(ps)  977.1(ps)] Skew=[115.1(ps)]


  Main Tree from scan_clk w/o tracing through gates: 
     nrSink : 0
     nrGate : 3


**** Sub Tree Report ****
INPUT_TERM: U_UART_clock_multiplexer/U1/B [66.5(ps) 67.3(ps)]
OUTPUT_TERM: U_UART_clock_multiplexer/U1/Y [262.9(ps) 338.3(ps)]

Main Tree: 
     nrSink         : 36
     Rise Delay	   : [394.4(ps)  1211.4(ps)]
     Rise Skew	   : 817(ps)
     Fall Delay	   : [480.5(ps)  1344.2(ps)]
     Fall Skew	   : 863.7(ps)


  Main Tree from U_UART_clock_multiplexer/U1/Y w/o tracing through gates: 
     nrSink : 36
     nrGate : 0
     Rise Delay [394.4(ps)  1211.4(ps)] Skew [817(ps)]
     Fall Delay [480.5(ps)  1344.2(ps)] Skew=[863.7(ps)]


**** Sub Tree Report ****
INPUT_TERM: U_UART_transmitter_clock_multiplexer/U1/B [340.1(ps) 316.6(ps)]
OUTPUT_TERM: U_UART_transmitter_clock_multiplexer/U1/Y [494.1(ps) 524.9(ps)]

Main Tree: 
     nrSink         : 21
     Rise Delay	   : [642.6(ps)  643.2(ps)]
     Rise Skew	   : 0.6(ps)
     Fall Delay	   : [688.3(ps)  688.9(ps)]
     Fall Skew	   : 0.6(ps)


  Main Tree from U_UART_transmitter_clock_multiplexer/U1/Y w/o tracing through gates: 
     nrSink : 21
     nrGate : 0
     Rise Delay [642.6(ps)  643.2(ps)] Skew [0.6(ps)]
     Fall Delay [688.3(ps)  688.9(ps)] Skew=[0.6(ps)]


**** Sub Tree Report ****
INPUT_TERM: U_reference_clock_multiplexer/U1/B [340.1(ps) 316.6(ps)]
OUTPUT_TERM: U_reference_clock_multiplexer/U1/Y [499.6(ps) 529.8(ps)]

Main Tree: 
     nrSink         : 203
     Rise Delay	   : [822(ps)  916.4(ps)]
     Rise Skew	   : 94.4(ps)
     Fall Delay	   : [862(ps)  977.1(ps)]
     Fall Skew	   : 115.1(ps)


  Child Tree 1 from U_clock_gating_cell/U_ICG_cell/CK: 
     nrSink : 17
     Rise Delay [915.2(ps)  916.4(ps)] Skew [1.2(ps)]
     Fall Delay[975.9(ps)  977.1(ps)] Skew=[1.2(ps)]


  Main Tree from U_reference_clock_multiplexer/U1/Y w/o tracing through gates: 
     nrSink : 186
     nrGate : 1
     Rise Delay [822(ps)  829.4(ps)] Skew [7.4(ps)]
     Fall Delay [862(ps)  869.4(ps)] Skew=[7.4(ps)]


**** Sub Tree Report ****
INPUT_TERM: U_clock_gating_cell/U_ICG_cell/CK [640.9(ps) 680.6(ps)]
OUTPUT_TERM: U_clock_gating_cell/U_ICG_cell/ECK [774.4(ps) 829.2(ps)]

Main Tree: 
     nrSink         : 17
     Rise Delay	   : [915.2(ps)  916.4(ps)]
     Rise Skew	   : 1.2(ps)
     Fall Delay	   : [975.9(ps)  977.1(ps)]
     Fall Skew	   : 1.2(ps)


  Main Tree from U_clock_gating_cell/U_ICG_cell/ECK w/o tracing through gates: 
     nrSink : 17
     nrGate : 0
     Rise Delay [915.2(ps)  916.4(ps)] Skew [1.2(ps)]
     Fall Delay [975.9(ps)  977.1(ps)] Skew=[1.2(ps)]


**** Detail Clock Tree Report ****

scan_clk (0 0) load=0.0516157(pf) 

scan_clk__L1_I0/A (0.0008 0.0008) slew=(0.006 0.006)
scan_clk__L1_I0/Y (0.0339 0.0354) load=0.0536476(pf) 

scan_clk__L2_I0/A (0.0344 0.0359) slew=(0.0427 0.0398)
scan_clk__L2_I0/Y (0.0663 0.0671) load=0.0122076(pf) 

scan_clk__L2_I1/A (0.034 0.0355) slew=(0.0427 0.0398)
scan_clk__L2_I1/Y (0.1376 0.1494) load=0.015671(pf) 

U_UART_clock_multiplexer/U1/B (0.0665 0.0673) slew=(0.0246 0.0234)
U_UART_clock_multiplexer/U1/Y (0.2629 0.3383) load=0.0275579(pf) 

scan_clk__L3_I0/A (0.1378 0.1496) slew=(0.0491 0.0487)
scan_clk__L3_I0/Y (0.2695 0.2936) load=0.0549611(pf) 

U_clock_divider/multiplexed_UART_clk__Fence_I0/A (0.263 0.3384) slew=(0.1161 0.1329)
U_clock_divider/multiplexed_UART_clk__Fence_I0/Y (0.3942 0.4803) load=0.046409(pf) 

multiplexed_UART_clk__L1_I0/A (0.263 0.3384) slew=(0.1161 0.1329)
multiplexed_UART_clk__L1_I0/Y (0.3959 0.4837) load=0.0298648(pf) 

scan_clk__L4_I0/A (0.2707 0.2948) slew=(0.0848 0.0838)
scan_clk__L4_I0/Y (0.3399 0.3164) load=0.0242218(pf) 

U_clock_divider/counter_reg[3]/CK (0.3949 0.481) RiseTrig slew=(0.0611 0.0552)

U_clock_divider/counter_reg[4]/CK (0.3949 0.481) RiseTrig slew=(0.0611 0.0552)

U_clock_divider/counter_reg[2]/CK (0.3949 0.481) RiseTrig slew=(0.0611 0.0552)

U_clock_divider/counter_reg[1]/CK (0.3948 0.4809) RiseTrig slew=(0.0611 0.0552)

U_clock_divider/counter_reg[0]/CK (0.3947 0.4808) RiseTrig slew=(0.0611 0.0552)

U_clock_divider/odd_toggle_reg/CK (0.3947 0.4808) RiseTrig slew=(0.0611 0.0552)

U_clock_divider/divided_clk_reg/CK (0.3944 0.4805) RiseTrig slew=(0.0611 0.0552)

U_clock_divider/multiplexed_UART_clk__Fence_N0__SKEWGRP2__MMExc_0/A (0.3943 0.4804) slew=(0.0611 0.0552)

multiplexed_UART_clk__L2_I0/A (0.3969 0.4847) slew=(0.0615 0.0567)
multiplexed_UART_clk__L2_I0/Y (0.516 0.609) load=0.0315478(pf) 

U_UART_transmitter_clock_multiplexer/U1/B (0.3401 0.3166) slew=(0.0384 0.0342)
U_UART_transmitter_clock_multiplexer/U1/Y (0.4941 0.5249) load=0.00997487(pf) 

U_reference_clock_multiplexer/U1/B (0.3401 0.3166) slew=(0.0384 0.0342)
U_reference_clock_multiplexer/U1/Y (0.4996 0.5298) load=0.0117882(pf) 

multiplexed_UART_clk__L3_I0/A (0.5171 0.6101) slew=(0.0627 0.0577)
multiplexed_UART_clk__L3_I0/Y (0.6306 0.7289) load=0.0222268(pf) 

multiplexed_UART_transmitter_clk__L1_I0/A (0.4942 0.525) slew=(0.0852 0.09)
multiplexed_UART_transmitter_clk__L1_I0/Y (0.6424 0.6881) load=0.0666258(pf) 

multiplexed_reference_clk__L1_I0/A (0.4996 0.5298) slew=(0.0934 0.0944)
multiplexed_reference_clk__L1_I0/Y (0.6397 0.6794) load=0.075643(pf) 

multiplexed_UART_clk__L4_I0/A (0.6311 0.7294) slew=(0.0548 0.0506)
multiplexed_UART_clk__L4_I0/Y (0.7438 0.8474) load=0.0241687(pf) 

U_UART_transmitter_data_synchronizer/U_bus_synchronizer/register_instance[1].U_register/Q_reg[0]/CK (0.6426 0.6883) RiseTrig slew=(0.0958 0.0942)

U_UART_transmitter_data_synchronizer/U_bus_synchronizer/U0_register/Q_reg[0]/CK (0.6426 0.6883) RiseTrig slew=(0.0958 0.0942)

U_UART_transmitter_data_synchronizer/Q_pulse_generator_reg/CK (0.6426 0.6883) RiseTrig slew=(0.0958 0.0942)

U_UART_transmitter_data_synchronizer/synchronous_data_reg[0]/CK (0.6427 0.6884) RiseTrig slew=(0.0958 0.0942)

U_UART_transmitter_data_synchronizer/synchronous_data_reg[1]/CK (0.6429 0.6886) RiseTrig slew=(0.0958 0.0942)

U_UART_transmitter_data_synchronizer/synchronous_data_reg[2]/CK (0.6429 0.6886) RiseTrig slew=(0.0958 0.0942)

U_UART_transmitter_data_synchronizer/synchronous_data_reg[3]/CK (0.643 0.6887) RiseTrig slew=(0.0958 0.0942)

U_UART_transmitter_data_synchronizer/synchronous_data_reg[4]/CK (0.643 0.6887) RiseTrig slew=(0.0958 0.0942)

U_UART_transmitter_data_synchronizer/synchronous_data_reg[5]/CK (0.6431 0.6888) RiseTrig slew=(0.0958 0.0942)

U_UART_transmitter_data_synchronizer/synchronous_data_reg[6]/CK (0.6431 0.6888) RiseTrig slew=(0.0958 0.0942)

U_UART_transmitter_data_synchronizer/synchronous_data_reg[7]/CK (0.6432 0.6889) RiseTrig slew=(0.0958 0.0942)

U_UART_transmitter_data_synchronizer/synchronous_data_valid_reg/CK (0.6427 0.6884) RiseTrig slew=(0.0958 0.0942)

U_UART/U_UART_transmitter/U_parity_calculator/parity_bit_reg/CK (0.6426 0.6883) RiseTrig slew=(0.0958 0.0942)

U_UART/U_UART_transmitter/U_serializer/serial_data_reg/CK (0.6426 0.6883) RiseTrig slew=(0.0958 0.0942)

U_UART/U_UART_transmitter/U_UART_transmitter_FSM/current_state_reg[0]/CK (0.6427 0.6884) RiseTrig slew=(0.0958 0.0942)

U_UART/U_UART_transmitter/U_UART_transmitter_FSM/current_state_reg[2]/CK (0.6427 0.6884) RiseTrig slew=(0.0958 0.0942)

U_UART/U_UART_transmitter/U_UART_transmitter_FSM/current_state_reg[1]/CK (0.6427 0.6884) RiseTrig slew=(0.0958 0.0942)

U_UART/U_UART_transmitter/U_UART_transmitter_FSM/serial_data_transmission_state_reg[3]/CK (0.6426 0.6883) RiseTrig slew=(0.0958 0.0942)

U_UART/U_UART_transmitter/U_UART_transmitter_FSM/serial_data_transmission_state_reg[2]/CK (0.6432 0.6889) RiseTrig slew=(0.0958 0.0942)

U_UART/U_UART_transmitter/U_UART_transmitter_FSM/serial_data_transmission_state_reg[1]/CK (0.6432 0.6889) RiseTrig slew=(0.0958 0.0942)

U_UART/U_UART_transmitter/U_UART_transmitter_FSM/serial_data_transmission_state_reg[0]/CK (0.6427 0.6884) RiseTrig slew=(0.0958 0.0942)

U_clock_gating_cell/U_ICG_cell/CK (0.6409 0.6806) slew=(0.0826 0.0773)
U_clock_gating_cell/U_ICG_cell/ECK (0.7744 0.8292) load=0.0095865(pf) 

multiplexed_reference_clk__L2_I0/A (0.6402 0.6799) slew=(0.0826 0.0773)
multiplexed_reference_clk__L2_I0/Y (0.7633 0.725) load=0.158928(pf) 

multiplexed_UART_clk__L5_I0/A (0.7444 0.848) slew=(0.0564 0.0521)
multiplexed_UART_clk__L5_I0/Y (0.8609 0.9697) load=0.0294583(pf) 

ALU_clk__L1_I0/A (0.7744 0.8292) slew=(0.0886 0.0632)
ALU_clk__L1_I0/Y (0.9152 0.9759) load=0.0526471(pf) 

multiplexed_reference_clk__L3_I0/A (0.7646 0.7263) slew=(0.0992 0.0918)
multiplexed_reference_clk__L3_I0/Y (0.8218 0.8618) load=0.186898(pf) 

multiplexed_reference_clk__L3_I1/A (0.7646 0.7263) slew=(0.0992 0.0918)
multiplexed_reference_clk__L3_I1/Y (0.8225 0.8625) load=0.189483(pf) 

multiplexed_reference_clk__L3_I2/A (0.7654 0.7271) slew=(0.0992 0.0918)
multiplexed_reference_clk__L3_I2/Y (0.8221 0.8621) load=0.185001(pf) 

multiplexed_UART_clk__L6_I0/A (0.8619 0.9707) slew=(0.061 0.0562)
multiplexed_UART_clk__L6_I0/Y (0.9973 1.1175) load=0.0560615(pf) 

U_ALU/ALU_result_valid_reg/CK (0.9152 0.9759) RiseTrig slew=(0.0827 0.0818)

U_ALU/ALU_result_reg[0]/CK (0.9156 0.9763) RiseTrig slew=(0.0827 0.0818)

U_ALU/ALU_result_reg[1]/CK (0.9156 0.9763) RiseTrig slew=(0.0827 0.0818)

U_ALU/ALU_result_reg[2]/CK (0.9156 0.9763) RiseTrig slew=(0.0827 0.0818)

U_ALU/ALU_result_reg[3]/CK (0.9155 0.9762) RiseTrig slew=(0.0827 0.0818)

U_ALU/ALU_result_reg[4]/CK (0.9157 0.9764) RiseTrig slew=(0.0827 0.0818)

U_ALU/ALU_result_reg[5]/CK (0.9157 0.9764) RiseTrig slew=(0.0827 0.0818)

U_ALU/ALU_result_reg[6]/CK (0.9159 0.9766) RiseTrig slew=(0.0827 0.0818)

U_ALU/ALU_result_reg[7]/CK (0.916 0.9767) RiseTrig slew=(0.0827 0.0818)

U_ALU/ALU_result_reg[8]/CK (0.9161 0.9768) RiseTrig slew=(0.0827 0.0818)

U_ALU/ALU_result_reg[9]/CK (0.9162 0.9769) RiseTrig slew=(0.0827 0.0818)

U_ALU/ALU_result_reg[10]/CK (0.9163 0.977) RiseTrig slew=(0.0827 0.0818)

U_ALU/ALU_result_reg[11]/CK (0.9163 0.977) RiseTrig slew=(0.0827 0.0818)

U_ALU/ALU_result_reg[12]/CK (0.9164 0.9771) RiseTrig slew=(0.0827 0.0818)

U_ALU/ALU_result_reg[13]/CK (0.9164 0.9771) RiseTrig slew=(0.0827 0.0818)

U_ALU/ALU_result_reg[14]/CK (0.9164 0.9771) RiseTrig slew=(0.0827 0.0818)

U_ALU/ALU_result_reg[15]/CK (0.9163 0.977) RiseTrig slew=(0.0827 0.0818)

U_UART_receiver_data_synchronizer/U_bus_synchronizer/register_instance[1].U_register/Q_reg[0]/CK (0.8225 0.8625) RiseTrig slew=(0.1134 0.1049)

U_UART_receiver_data_synchronizer/U_bus_synchronizer/U0_register/Q_reg[0]/CK (0.822 0.862) RiseTrig slew=(0.1134 0.1049)

U_UART_receiver_data_synchronizer/Q_pulse_generator_reg/CK (0.8222 0.8622) RiseTrig slew=(0.1134 0.1049)

U_UART_receiver_data_synchronizer/synchronous_data_reg[0]/CK (0.822 0.862) RiseTrig slew=(0.1134 0.1049)

U_UART_receiver_data_synchronizer/synchronous_data_reg[1]/CK (0.822 0.862) RiseTrig slew=(0.1134 0.1049)

U_UART_receiver_data_synchronizer/synchronous_data_reg[2]/CK (0.8223 0.8623) RiseTrig slew=(0.1134 0.1049)

U_UART_receiver_data_synchronizer/synchronous_data_reg[3]/CK (0.8224 0.8624) RiseTrig slew=(0.1134 0.1049)

U_UART_receiver_data_synchronizer/synchronous_data_reg[4]/CK (0.8224 0.8624) RiseTrig slew=(0.1134 0.1049)

U_UART_receiver_data_synchronizer/synchronous_data_reg[5]/CK (0.8228 0.8628) RiseTrig slew=(0.1134 0.1049)

U_UART_receiver_data_synchronizer/synchronous_data_reg[6]/CK (0.8233 0.8633) RiseTrig slew=(0.1134 0.1049)

U_UART_receiver_data_synchronizer/synchronous_data_reg[7]/CK (0.8235 0.8635) RiseTrig slew=(0.1134 0.1049)

U_UART_receiver_data_synchronizer/synchronous_data_valid_reg/CK (0.8235 0.8635) RiseTrig slew=(0.1134 0.1049)

U_Q_pulse_generator_bit_synchronizer/register_instance[1].U_register/Q_reg[0]/CK (0.8233 0.8633) RiseTrig slew=(0.1134 0.1049)

U_Q_pulse_generator_bit_synchronizer/U0_register/Q_reg[0]/CK (0.8229 0.8629) RiseTrig slew=(0.1134 0.1049)

U_busy_bit_synchronizer/register_instance[1].U_register/Q_reg[0]/CK (0.8232 0.8632) RiseTrig slew=(0.1134 0.1049)

U_busy_bit_synchronizer/U0_register/Q_reg[0]/CK (0.8233 0.8633) RiseTrig slew=(0.1134 0.1049)

U_register_file/memory_reg[2][0]/CK (0.8235 0.8635) RiseTrig slew=(0.1134 0.1049)

U_register_file/read_data_reg[3]/CK (0.8235 0.8635) RiseTrig slew=(0.1134 0.1049)

U_register_file/read_data_reg[6]/CK (0.824 0.864) RiseTrig slew=(0.1134 0.1049)

U_register_file/read_data_reg[7]/CK (0.824 0.864) RiseTrig slew=(0.1134 0.1049)

U_register_file/memory_reg[3][0]/CK (0.8245 0.8645) RiseTrig slew=(0.1134 0.1049)

U_register_file/memory_reg[3][1]/CK (0.8248 0.8648) RiseTrig slew=(0.1134 0.1049)

U_register_file/memory_reg[3][2]/CK (0.825 0.865) RiseTrig slew=(0.1134 0.1049)

U_register_file/memory_reg[3][5]/CK (0.8249 0.8649) RiseTrig slew=(0.1134 0.1049)

U_register_file/memory_reg[3][6]/CK (0.8249 0.8649) RiseTrig slew=(0.1134 0.1049)

U_register_file/memory_reg[3][7]/CK (0.8249 0.8649) RiseTrig slew=(0.1134 0.1049)

U_register_file/memory_reg[2][1]/CK (0.8237 0.8637) RiseTrig slew=(0.1134 0.1049)

U_register_file/memory_reg[2][2]/CK (0.8239 0.8639) RiseTrig slew=(0.1134 0.1049)

U_register_file/memory_reg[2][3]/CK (0.8242 0.8642) RiseTrig slew=(0.1134 0.1049)

U_register_file/memory_reg[2][4]/CK (0.8243 0.8643) RiseTrig slew=(0.1134 0.1049)

U_register_file/memory_reg[2][5]/CK (0.8244 0.8644) RiseTrig slew=(0.1134 0.1049)

U_register_file/memory_reg[2][6]/CK (0.8246 0.8646) RiseTrig slew=(0.1134 0.1049)

U_register_file/memory_reg[2][7]/CK (0.8246 0.8646) RiseTrig slew=(0.1134 0.1049)

U_system_controller/U_UART_receiver_controller/counter_reg[0]/CK (0.8244 0.8644) RiseTrig slew=(0.1134 0.1049)

U_system_controller/U_UART_receiver_controller/counter_reg[1]/CK (0.8243 0.8643) RiseTrig slew=(0.1134 0.1049)

U_system_controller/U_UART_receiver_controller/current_state_reg[1]/CK (0.824 0.864) RiseTrig slew=(0.1134 0.1049)

U_system_controller/U_UART_receiver_controller/current_state_reg[2]/CK (0.8221 0.8621) RiseTrig slew=(0.1134 0.1049)

U_system_controller/U_UART_receiver_controller/current_state_reg[0]/CK (0.8242 0.8642) RiseTrig slew=(0.1134 0.1049)

U_system_controller/U_UART_transmitter_controller/message_reg[15]/CK (0.8255 0.8655) RiseTrig slew=(0.1134 0.1049)

U_system_controller/U_UART_transmitter_controller/message_reg[1]/CK (0.8247 0.8647) RiseTrig slew=(0.1134 0.1049)

U_system_controller/U_UART_transmitter_controller/UART_receiver_controller_enable_reg/CK (0.8239 0.8639) RiseTrig slew=(0.1134 0.1049)

U_system_controller/U_UART_transmitter_controller/message_reg[14]/CK (0.8258 0.8658) RiseTrig slew=(0.1134 0.1049)

U_system_controller/U_UART_transmitter_controller/message_reg[13]/CK (0.8258 0.8658) RiseTrig slew=(0.1134 0.1049)

U_system_controller/U_UART_transmitter_controller/message_reg[12]/CK (0.8258 0.8658) RiseTrig slew=(0.1134 0.1049)

U_system_controller/U_UART_transmitter_controller/message_reg[11]/CK (0.8258 0.8658) RiseTrig slew=(0.1134 0.1049)

U_system_controller/U_UART_transmitter_controller/message_reg[10]/CK (0.8258 0.8658) RiseTrig slew=(0.1134 0.1049)

U_system_controller/U_UART_transmitter_controller/message_reg[9]/CK (0.8257 0.8657) RiseTrig slew=(0.1134 0.1049)

U_system_controller/U_UART_transmitter_controller/message_reg[7]/CK (0.8256 0.8656) RiseTrig slew=(0.1134 0.1049)

U_system_controller/U_UART_transmitter_controller/message_reg[5]/CK (0.8254 0.8654) RiseTrig slew=(0.1134 0.1049)

U_system_controller/U_UART_transmitter_controller/message_reg[4]/CK (0.8252 0.8652) RiseTrig slew=(0.1134 0.1049)

U_system_controller/U_UART_transmitter_controller/message_reg[3]/CK (0.8253 0.8653) RiseTrig slew=(0.1134 0.1049)

U_system_controller/U_UART_transmitter_controller/message_reg[2]/CK (0.8249 0.8649) RiseTrig slew=(0.1134 0.1049)

U_system_controller/U_UART_transmitter_controller/message_reg[8]/CK (0.8256 0.8656) RiseTrig slew=(0.1134 0.1049)

U_system_controller/U_UART_transmitter_controller/message_reg[6]/CK (0.8255 0.8655) RiseTrig slew=(0.1134 0.1049)

U_system_controller/U_UART_transmitter_controller/message_reg[0]/CK (0.8245 0.8645) RiseTrig slew=(0.1134 0.1049)

U_system_controller/U_UART_transmitter_controller/transmission_current_state_reg[0]/CK (0.8253 0.8653) RiseTrig slew=(0.1134 0.1049)

U_system_controller/U_UART_transmitter_controller/transmission_current_state_reg[1]/CK (0.8253 0.8653) RiseTrig slew=(0.1134 0.1049)

U_system_controller/U_UART_transmitter_controller/current_state_reg[0]/CK (0.8237 0.8637) RiseTrig slew=(0.1134 0.1049)

U_system_controller/U_UART_transmitter_controller/current_state_reg[1]/CK (0.8236 0.8636) RiseTrig slew=(0.1134 0.1049)

U_system_controller/U_UART_transmitter_controller/current_state_reg[2]/CK (0.8232 0.8632) RiseTrig slew=(0.1134 0.1049)

U_reference_reset_synchronizer/Q_reg[1]/CK (0.8247 0.8647) RiseTrig slew=(0.1134 0.1049)

U_reference_reset_synchronizer/Q_reg[0]/CK (0.8248 0.8648) RiseTrig slew=(0.1134 0.1049)

U_register_file/memory_reg[6][5]/CK (0.8244 0.8644) RiseTrig slew=(0.1146 0.1061)

U_register_file/memory_reg[7][3]/CK (0.8244 0.8644) RiseTrig slew=(0.1146 0.1061)

U_register_file/memory_reg[7][6]/CK (0.8253 0.8653) RiseTrig slew=(0.1146 0.1061)

U_register_file/memory_reg[5][4]/CK (0.8254 0.8654) RiseTrig slew=(0.1146 0.1061)

U_register_file/memory_reg[7][0]/CK (0.8245 0.8645) RiseTrig slew=(0.1146 0.1061)

U_register_file/memory_reg[6][4]/CK (0.8239 0.8639) RiseTrig slew=(0.1146 0.1061)

U_register_file/memory_reg[5][5]/CK (0.8254 0.8654) RiseTrig slew=(0.1146 0.1061)

U_register_file/memory_reg[7][5]/CK (0.8253 0.8653) RiseTrig slew=(0.1146 0.1061)

U_register_file/memory_reg[7][4]/CK (0.8248 0.8648) RiseTrig slew=(0.1146 0.1061)

U_register_file/memory_reg[6][6]/CK (0.825 0.865) RiseTrig slew=(0.1146 0.1061)

U_register_file/memory_reg[6][3]/CK (0.8234 0.8634) RiseTrig slew=(0.1146 0.1061)

U_register_file/memory_reg[5][6]/CK (0.8253 0.8653) RiseTrig slew=(0.1146 0.1061)

U_register_file/memory_reg[6][7]/CK (0.8252 0.8652) RiseTrig slew=(0.1146 0.1061)

U_register_file/memory_reg[6][1]/CK (0.8232 0.8632) RiseTrig slew=(0.1146 0.1061)

U_register_file/memory_reg[5][3]/CK (0.8254 0.8654) RiseTrig slew=(0.1146 0.1061)

U_register_file/memory_reg[5][7]/CK (0.8252 0.8652) RiseTrig slew=(0.1146 0.1061)

U_register_file/memory_reg[6][0]/CK (0.8232 0.8632) RiseTrig slew=(0.1146 0.1061)

U_register_file/memory_reg[4][5]/CK (0.8254 0.8654) RiseTrig slew=(0.1146 0.1061)

U_register_file/memory_reg[5][2]/CK (0.8253 0.8653) RiseTrig slew=(0.1146 0.1061)

U_register_file/memory_reg[6][2]/CK (0.823 0.863) RiseTrig slew=(0.1146 0.1061)

U_register_file/memory_reg[4][6]/CK (0.8253 0.8653) RiseTrig slew=(0.1146 0.1061)

U_register_file/memory_reg[4][7]/CK (0.8253 0.8653) RiseTrig slew=(0.1146 0.1061)

U_register_file/memory_reg[5][1]/CK (0.8254 0.8654) RiseTrig slew=(0.1146 0.1061)

U_register_file/memory_reg[4][4]/CK (0.8257 0.8657) RiseTrig slew=(0.1146 0.1061)

U_register_file/memory_reg[5][0]/CK (0.8255 0.8655) RiseTrig slew=(0.1146 0.1061)

U_register_file/memory_reg[4][3]/CK (0.8257 0.8657) RiseTrig slew=(0.1146 0.1061)

U_register_file/memory_reg[4][2]/CK (0.8257 0.8657) RiseTrig slew=(0.1146 0.1061)

U_register_file/memory_reg[4][0]/CK (0.8255 0.8655) RiseTrig slew=(0.1146 0.1061)

U_register_file/memory_reg[4][1]/CK (0.8255 0.8655) RiseTrig slew=(0.1146 0.1061)

U_register_file/memory_reg[3][4]/CK (0.8257 0.8657) RiseTrig slew=(0.1146 0.1061)

U_register_file/memory_reg[3][3]/CK (0.8256 0.8656) RiseTrig slew=(0.1146 0.1061)

U_register_file/memory_reg[7][2]/CK (0.8237 0.8637) RiseTrig slew=(0.1146 0.1061)

U_register_file/memory_reg[7][1]/CK (0.8237 0.8637) RiseTrig slew=(0.1146 0.1061)

U_register_file/read_data_reg[5]/CK (0.8234 0.8634) RiseTrig slew=(0.1146 0.1061)

U_register_file/memory_reg[14][7]/CK (0.824 0.864) RiseTrig slew=(0.1146 0.1061)

U_register_file/read_data_reg[2]/CK (0.8234 0.8634) RiseTrig slew=(0.1146 0.1061)

U_register_file/memory_reg[15][0]/CK (0.824 0.864) RiseTrig slew=(0.1146 0.1061)

U_register_file/memory_reg[15][4]/CK (0.824 0.864) RiseTrig slew=(0.1146 0.1061)

U_register_file/memory_reg[15][6]/CK (0.8235 0.8635) RiseTrig slew=(0.1146 0.1061)

U_register_file/memory_reg[15][7]/CK (0.8233 0.8633) RiseTrig slew=(0.1146 0.1061)

U_register_file/memory_reg[15][5]/CK (0.8239 0.8639) RiseTrig slew=(0.1146 0.1061)

U_register_file/read_data_reg[0]/CK (0.8233 0.8633) RiseTrig slew=(0.1146 0.1061)

U_register_file/memory_reg[0][0]/CK (0.8233 0.8633) RiseTrig slew=(0.1146 0.1061)

U_register_file/read_data_reg[1]/CK (0.8234 0.8634) RiseTrig slew=(0.1146 0.1061)

U_register_file/read_data_reg[4]/CK (0.8234 0.8634) RiseTrig slew=(0.1146 0.1061)

U_register_file/memory_reg[15][2]/CK (0.8243 0.8643) RiseTrig slew=(0.1146 0.1061)

U_register_file/memory_reg[15][1]/CK (0.8242 0.8642) RiseTrig slew=(0.1146 0.1061)

U_register_file/memory_reg[15][3]/CK (0.8244 0.8644) RiseTrig slew=(0.1146 0.1061)

U_register_file/memory_reg[1][0]/CK (0.8252 0.8652) RiseTrig slew=(0.1146 0.1061)

U_register_file/memory_reg[1][7]/CK (0.8252 0.8652) RiseTrig slew=(0.1146 0.1061)

U_register_file/memory_reg[0][7]/CK (0.8252 0.8652) RiseTrig slew=(0.1146 0.1061)

U_register_file/memory_reg[1][6]/CK (0.8246 0.8646) RiseTrig slew=(0.1146 0.1061)

U_register_file/read_data_valid_reg/CK (0.8254 0.8654) RiseTrig slew=(0.1146 0.1061)

U_register_file/memory_reg[0][5]/CK (0.8248 0.8648) RiseTrig slew=(0.1146 0.1061)

U_register_file/memory_reg[1][1]/CK (0.8249 0.8649) RiseTrig slew=(0.1146 0.1061)

U_register_file/memory_reg[0][1]/CK (0.8251 0.8651) RiseTrig slew=(0.1146 0.1061)

U_register_file/memory_reg[0][6]/CK (0.8252 0.8652) RiseTrig slew=(0.1146 0.1061)

U_register_file/memory_reg[1][2]/CK (0.8248 0.8648) RiseTrig slew=(0.1146 0.1061)

U_system_controller/U_UART_receiver_controller/Q_write_address_register_reg[3]/CK (0.8253 0.8653) RiseTrig slew=(0.1146 0.1061)

U_system_controller/U_UART_receiver_controller/Q_write_address_register_reg[1]/CK (0.8254 0.8654) RiseTrig slew=(0.1146 0.1061)

U_system_controller/U_UART_receiver_controller/Q_write_address_register_reg[2]/CK (0.8253 0.8653) RiseTrig slew=(0.1146 0.1061)

U_system_controller/U_UART_receiver_controller/Q_write_address_register_reg[0]/CK (0.8254 0.8654) RiseTrig slew=(0.1146 0.1061)

U_register_file/memory_reg[9][5]/CK (0.8264 0.8665) RiseTrig slew=(0.1124 0.1041)

U_register_file/memory_reg[8][5]/CK (0.8293 0.8693) RiseTrig slew=(0.1124 0.1041)

U_register_file/memory_reg[11][5]/CK (0.8264 0.8664) RiseTrig slew=(0.1124 0.1041)

U_register_file/memory_reg[8][4]/CK (0.8293 0.8693) RiseTrig slew=(0.1124 0.1041)

U_register_file/memory_reg[11][4]/CK (0.8264 0.8664) RiseTrig slew=(0.1124 0.1041)

U_register_file/memory_reg[9][3]/CK (0.8292 0.8692) RiseTrig slew=(0.1124 0.1041)

U_register_file/memory_reg[9][4]/CK (0.8293 0.8693) RiseTrig slew=(0.1124 0.1041)

U_register_file/memory_reg[10][5]/CK (0.8266 0.8667) RiseTrig slew=(0.1124 0.1041)

U_register_file/memory_reg[8][6]/CK (0.8294 0.8694) RiseTrig slew=(0.1124 0.1041)

U_register_file/memory_reg[10][6]/CK (0.8269 0.8669) RiseTrig slew=(0.1124 0.1041)

U_register_file/memory_reg[8][3]/CK (0.8291 0.8691) RiseTrig slew=(0.1124 0.1041)

U_register_file/memory_reg[9][6]/CK (0.8294 0.8694) RiseTrig slew=(0.1124 0.1041)

U_register_file/memory_reg[10][4]/CK (0.8272 0.8672) RiseTrig slew=(0.1124 0.1041)

U_register_file/memory_reg[10][7]/CK (0.8271 0.8671) RiseTrig slew=(0.1124 0.1041)

U_register_file/memory_reg[9][2]/CK (0.8291 0.8691) RiseTrig slew=(0.1124 0.1041)

U_register_file/memory_reg[11][3]/CK (0.8274 0.8674) RiseTrig slew=(0.1124 0.1041)

U_register_file/memory_reg[8][7]/CK (0.8288 0.8688) RiseTrig slew=(0.1124 0.1041)

U_register_file/memory_reg[8][2]/CK (0.829 0.869) RiseTrig slew=(0.1124 0.1041)

U_register_file/memory_reg[9][0]/CK (0.8287 0.8687) RiseTrig slew=(0.1124 0.1041)

U_register_file/memory_reg[9][7]/CK (0.8285 0.8685) RiseTrig slew=(0.1124 0.1041)

U_register_file/memory_reg[11][0]/CK (0.8276 0.8677) RiseTrig slew=(0.1124 0.1041)

U_register_file/memory_reg[9][1]/CK (0.8289 0.869) RiseTrig slew=(0.1124 0.1041)

U_register_file/memory_reg[10][0]/CK (0.8284 0.8684) RiseTrig slew=(0.1124 0.1041)

U_register_file/memory_reg[11][2]/CK (0.8279 0.8679) RiseTrig slew=(0.1124 0.1041)

U_register_file/memory_reg[8][1]/CK (0.829 0.869) RiseTrig slew=(0.1124 0.1041)

U_register_file/memory_reg[10][3]/CK (0.8282 0.8682) RiseTrig slew=(0.1124 0.1041)

U_register_file/memory_reg[11][1]/CK (0.8278 0.8679) RiseTrig slew=(0.1124 0.1041)

U_register_file/memory_reg[8][0]/CK (0.8291 0.8691) RiseTrig slew=(0.1124 0.1041)

U_register_file/memory_reg[10][2]/CK (0.829 0.869) RiseTrig slew=(0.1124 0.1041)

U_register_file/memory_reg[10][1]/CK (0.8279 0.8679) RiseTrig slew=(0.1124 0.1041)

U_register_file/memory_reg[7][7]/CK (0.8291 0.8691) RiseTrig slew=(0.1124 0.1041)

U_register_file/memory_reg[11][7]/CK (0.8261 0.8661) RiseTrig slew=(0.1124 0.1041)

U_register_file/memory_reg[11][6]/CK (0.8259 0.8659) RiseTrig slew=(0.1124 0.1041)

U_register_file/memory_reg[12][0]/CK (0.8255 0.8655) RiseTrig slew=(0.1124 0.1041)

U_register_file/memory_reg[12][1]/CK (0.8251 0.8651) RiseTrig slew=(0.1124 0.1041)

U_register_file/memory_reg[13][1]/CK (0.8237 0.8637) RiseTrig slew=(0.1124 0.1041)

U_register_file/memory_reg[12][2]/CK (0.8244 0.8644) RiseTrig slew=(0.1124 0.1041)

U_register_file/memory_reg[14][0]/CK (0.8233 0.8633) RiseTrig slew=(0.1124 0.1041)

U_register_file/memory_reg[13][0]/CK (0.8248 0.8648) RiseTrig slew=(0.1124 0.1041)

U_register_file/memory_reg[14][1]/CK (0.8233 0.8633) RiseTrig slew=(0.1124 0.1041)

U_register_file/memory_reg[12][7]/CK (0.825 0.8651) RiseTrig slew=(0.1124 0.1041)

U_register_file/memory_reg[13][7]/CK (0.8259 0.8659) RiseTrig slew=(0.1124 0.1041)

U_register_file/memory_reg[12][5]/CK (0.8253 0.8653) RiseTrig slew=(0.1124 0.1041)

U_register_file/memory_reg[14][3]/CK (0.8259 0.8659) RiseTrig slew=(0.1124 0.1041)

U_register_file/memory_reg[12][4]/CK (0.8254 0.8654) RiseTrig slew=(0.1124 0.1041)

U_register_file/memory_reg[12][3]/CK (0.8257 0.8657) RiseTrig slew=(0.1124 0.1041)

U_register_file/memory_reg[13][2]/CK (0.8259 0.8659) RiseTrig slew=(0.1124 0.1041)

U_register_file/memory_reg[12][6]/CK (0.8255 0.8655) RiseTrig slew=(0.1124 0.1041)

U_register_file/memory_reg[14][2]/CK (0.8259 0.8659) RiseTrig slew=(0.1124 0.1041)

U_register_file/memory_reg[14][4]/CK (0.826 0.866) RiseTrig slew=(0.1124 0.1041)

U_register_file/memory_reg[14][6]/CK (0.826 0.866) RiseTrig slew=(0.1124 0.1041)

U_register_file/memory_reg[14][5]/CK (0.826 0.866) RiseTrig slew=(0.1124 0.1041)

U_register_file/memory_reg[13][3]/CK (0.8259 0.866) RiseTrig slew=(0.1124 0.1041)

U_register_file/memory_reg[13][4]/CK (0.826 0.8661) RiseTrig slew=(0.1124 0.1041)

U_register_file/memory_reg[13][5]/CK (0.826 0.866) RiseTrig slew=(0.1124 0.1041)

U_register_file/memory_reg[13][6]/CK (0.826 0.866) RiseTrig slew=(0.1124 0.1041)

U_register_file/memory_reg[1][5]/CK (0.8261 0.8661) RiseTrig slew=(0.1124 0.1041)

U_register_file/memory_reg[0][3]/CK (0.8261 0.8661) RiseTrig slew=(0.1124 0.1041)

U_register_file/memory_reg[1][4]/CK (0.826 0.866) RiseTrig slew=(0.1124 0.1041)

U_register_file/memory_reg[0][4]/CK (0.8261 0.8661) RiseTrig slew=(0.1124 0.1041)

U_register_file/memory_reg[0][2]/CK (0.8261 0.8661) RiseTrig slew=(0.1124 0.1041)

U_register_file/memory_reg[1][3]/CK (0.8261 0.8661) RiseTrig slew=(0.1124 0.1041)

multiplexed_UART_clk__L7_I0/A (0.9986 1.1188) slew=(0.0859 0.0848)
multiplexed_UART_clk__L7_I0/Y (1.1721 1.0524) load=0.0496533(pf) 

multiplexed_UART_clk__L8_I0/A (1.1726 1.0529) slew=(0.049 0.0443)
multiplexed_UART_clk__L8_I0/Y (1.0878 1.2096) load=0.0229273(pf) 

multiplexed_UART_clk__L9_I0/A (1.088 1.2098) slew=(0.0297 0.0268)
multiplexed_UART_clk__L9_I0/Y (1.2097 1.3425) load=0.0467148(pf) 

multiplexed_UART_clk__L9_I1/A (1.0879 1.2097) slew=(0.0297 0.0268)
multiplexed_UART_clk__L9_I1/Y (1.211 1.3438) load=0.0490199(pf) 

U_UART/U_UART_receiver/U_stop_bit_checker/stop_bit_error_reg/CK (1.21 1.3428) RiseTrig slew=(0.0771 0.0765)

U_UART/U_UART_receiver/U_start_bit_checker/start_bit_error_reg/CK (1.21 1.3428) RiseTrig slew=(0.0771 0.0765)

U_UART/U_UART_receiver/U_deserializer/parallel_data_reg[2]/CK (1.2103 1.3431) RiseTrig slew=(0.0771 0.0765)

U_UART/U_UART_receiver/U_deserializer/parallel_data_reg[3]/CK (1.2103 1.3431) RiseTrig slew=(0.0771 0.0765)

U_UART/U_UART_receiver/U_deserializer/parallel_data_reg[4]/CK (1.2102 1.343) RiseTrig slew=(0.0771 0.0765)

U_UART/U_UART_receiver/U_deserializer/parallel_data_reg[5]/CK (1.2101 1.3429) RiseTrig slew=(0.0771 0.0765)

U_UART/U_UART_receiver/U_deserializer/parallel_data_reg[6]/CK (1.21 1.3428) RiseTrig slew=(0.0771 0.0765)

U_UART/U_UART_receiver/U_UART_receiver_FSM/data_transmission_state_reg[1]/CK (1.2098 1.3426) RiseTrig slew=(0.0771 0.0765)

U_UART/U_UART_receiver/U_UART_receiver_FSM/data_transmission_state_reg[0]/CK (1.2098 1.3426) RiseTrig slew=(0.0771 0.0765)

U_UART/U_UART_receiver/U_UART_receiver_FSM/current_state_reg[1]/CK (1.2099 1.3427) RiseTrig slew=(0.0771 0.0765)

U_UART/U_UART_receiver/U_UART_receiver_FSM/current_state_reg[2]/CK (1.2099 1.3427) RiseTrig slew=(0.0771 0.0765)

U_UART/U_UART_receiver/U_UART_receiver_FSM/current_state_reg[0]/CK (1.21 1.3428) RiseTrig slew=(0.0771 0.0765)

U_UART_reset_synchronizer/Q_reg[1]/CK (1.2102 1.343) RiseTrig slew=(0.0771 0.0765)

U_UART_reset_synchronizer/Q_reg[0]/CK (1.2102 1.343) RiseTrig slew=(0.0771 0.0765)

U_UART/U_UART_receiver/U_parity_bit_checker/parity_bit_error_reg/CK (1.2111 1.3439) RiseTrig slew=(0.0793 0.0785)

U_UART/U_UART_receiver/U_edge_counter/edge_count_reg[0]/CK (1.2111 1.3439) RiseTrig slew=(0.0793 0.0785)

U_UART/U_UART_receiver/U_edge_counter/edge_count_reg[1]/CK (1.2114 1.3442) RiseTrig slew=(0.0793 0.0785)

U_UART/U_UART_receiver/U_edge_counter/edge_count_reg[2]/CK (1.2114 1.3442) RiseTrig slew=(0.0793 0.0785)

U_UART/U_UART_receiver/U_edge_counter/edge_count_reg[3]/CK (1.2114 1.3442) RiseTrig slew=(0.0793 0.0785)

U_UART/U_UART_receiver/U_edge_counter/edge_count_reg[4]/CK (1.2113 1.3441) RiseTrig slew=(0.0793 0.0785)

U_UART/U_UART_receiver/U_deserializer/parallel_data_reg[1]/CK (1.2111 1.3439) RiseTrig slew=(0.0793 0.0785)

U_UART/U_UART_receiver/U_deserializer/parallel_data_reg[7]/CK (1.2111 1.3439) RiseTrig slew=(0.0793 0.0785)

U_UART/U_UART_receiver/U_deserializer/parallel_data_reg[0]/CK (1.2111 1.3439) RiseTrig slew=(0.0793 0.0785)

U_UART/U_UART_receiver/U_data_sampler/samples_reg[0]/CK (1.2114 1.3442) RiseTrig slew=(0.0793 0.0785)

U_UART/U_UART_receiver/U_data_sampler/samples_reg[1]/CK (1.2114 1.3442) RiseTrig slew=(0.0793 0.0785)

U_UART/U_UART_receiver/U_data_sampler/samples_reg[2]/CK (1.2114 1.3442) RiseTrig slew=(0.0793 0.0785)

U_UART/U_UART_receiver/U_data_sampler/sample_enable_reg/CK (1.2113 1.3441) RiseTrig slew=(0.0793 0.0785)

U_UART/U_UART_receiver/U_UART_receiver_FSM/data_transmission_state_reg[3]/CK (1.2112 1.344) RiseTrig slew=(0.0793 0.0785)

U_UART/U_UART_receiver/U_UART_receiver_FSM/data_transmission_state_reg[2]/CK (1.2112 1.344) RiseTrig slew=(0.0793 0.0785)

