[{"E:\\FPGA\\s_m_test_0720\\S_K7_M480_temperature\\xilinx\\top\\rtl\\ug480.xdc": "ASCII"}, {"E:\\FPGA\\Bird_Radar_v2\\MS_K7_P\\rtl\\accu_data.v": "ASCII"}, {"E:\\FPGA\\Bird_Radar_v2\\MS_K7_P\\rtl\\work_ifft.v": "ASCII"}, {"E:\\FPGA\\Bird_Radar_v2\\MS_K7_P\\rtl\\de_modulate.v": "GB2312"}, {"E:\\FPGA\\Bird_Radar_v2\\MS_K7_P\\rtl\\work_state.v": "ASCII"}, {"E:\\FPGA\\Bird_Radar_v2\\MS_K7_P\\rtl\\top_tb.v": "ASCII"}, {"E:\\FPGA\\Bird_Radar_v2\\MS_K7_P\\rtl\\cfar_target.v": "ASCII"}, {"E:\\FPGA\\Bird_Radar_v2\\MS_K7_P\\rtl\\serdes_if\\serdes_range.v": "ASCII"}, {"E:\\FPGA\\Bird_Radar_v2\\MS_K7_P\\rtl\\top.ucf": "ASCII"}, {"E:\\FPGA\\Bird_Radar_v2\\MS_K7_P\\rtl\\serdes_ifx4\\serdes_coe_exdes.v": "ASCII"}, {"G:\\FPGA_Backup\\Xilinx\\Chengdu_Bird_Radar\\0908_FPGA_PRJ\\MS_K7_P\\MS_K7_P\\rtl\\accu_data.v": "ASCII"}, {"E:\\FPGA\\Bird_Radar_v2\\MS_K7_P\\rtl\\serdes_ifx4\\serdes_k7_if.v": "ASCII"}, {"E:\\FPGA\\Bird_Radar_v2\\MS_K7_P\\rtl\\serdes_if\\serdes_k7_slave.v": "ASCII"}, {"E:\\FPGA\\Bird_Radar_v2\\MS_K7_P\\rtl\\serdes_if\\serdes_coe_exdes.v": "ASCII"}, {"E:\\FPGA\\rtl_template\\serdes_ifx4\\serdes_coe_gt_frame_check.v": "ASCII"}, {"E:\\FPGA\\rtl_template\\serdes_ifx4\\serdes_coe_gt_frame_gen.v": "ASCII"}, {"E:\\FPGA\\Bird_Radar_v2\\MS_K7_P\\rtl\\phase_mend.v": "ASCII"}, {"E:\\FPGA\\Bird_Radar_v2\\MS_K7_P\\rtl\\match_filter.v": "ASCII"}, {"E:\\FPGA\\Bird_Radar_v2\\MS_K7_P\\rtl\\phase_adjust.v": "GB2312"}, {"E:\\FPGA\\Bird_Radar_v2\\MS_K7_P\\rtl\\hw_fir_i.v": "ASCII"}, {"E:\\FPGA\\Bird_Radar_v2\\MS_K7_P\\rtl\\lpf_fir_q.v": "ASCII"}, {"E:\\FPGA\\Bird_Radar_v2\\MS_K7_P\\rtl\\top.v": "ASCII"}, {"E:\\FPGA\\s_m_test_0720\\M_K7_M480_test\\xilinx\\top\\ctrl_signal.v": "ASCII"}, {"E:\\FPGA\\s_m_test_0720\\M_K7_M480_test\\xilinx\\top\\serdes_rx_ctrl.v": "ASCII"}, {"E:\\FPGA\\s_m_test_0720\\M_K7_M480_test\\xilinx\\top\\sqrt_cfar.v": "ASCII"}, {"E:\\FPGA\\rtl_template\\xilinx_primitives.sv": "UTF-8"}, {"E:\\FPGA\\s_m_test_0720\\M_K7_M480_test\\xilinx\\top\\top.ucf": "ASCII"}, {"E:\\FPGA\\s_m_test_0720\\M_K7_M480_test\\xilinx\\top\\top.v": "ASCII"}, {"E:\\FPGA\\s_m_test_0720\\M_K7_M480_test\\xilinx\\top\\no_bit\\speed_cfar.cdc": "ASCII"}, {"E:\\FPGA\\s_m_test_0720\\S_K7_M420_one_test\\xilinx\\top\\top.v": "ASCII"}, {"C:\\Users\\Kuangxin\\AppData\\Roaming\\Sublime Text 3\\Packages\\User\\module.py": "ASCII"}, {"E:\\FPGA\\s_m_test_0720\\S_K7_M420_one_test\\xilinx\\top\\serdes_mode.v": "ASCII"}, {"E:\\FPGA\\s_m_test_0720\\M_K7_M480_test\\xilinx\\top\\gmac_if.v": "ASCII"}, {"E:\\FPGA\\s_m_test_0720\\M_K7_M480_test\\xilinx\\top\\tx_ctrl.v": "ASCII"}, {"E:\\FPGA\\s_m_test_0720\\S_K7_M420_one_test\\xilinx\\top\\cfar_2nd.v": "ASCII"}, {"E:\\FPGA\\s_m_test_0720\\S_K7_M420_one_test\\xilinx\\top\\distance_cfar.v": "ASCII"}, {"E:\\FPGA\\s_m_test_0720\\S_K7_M420_one_test\\xilinx\\top\\top.ucf": "ASCII"}, {"E:\\FPGA\\s_m_test_0720\\S_K7_M420_one_test\\xilinx\\top\\sqrt_cfar.v": "ASCII"}, {"E:\\FPGA\\s_m_test_0720\\MS_K7_P_test_addsin_0707\\rtl\\serdes_ifx8\\serdes_k7_if.v": "ASCII"}, {"E:\\FPGA\\s_m_test_0720\\M_K7_M480_test\\xilinx\\top\\serdes_ifx8\\serdes_k7_if.v": "ASCII"}, {"E:\\FPGA\\s_m_test_0720\\MS_K7_P_test_addsin_0707\\rtl\\top.v": "ASCII"}, {"E:\\FPGA\\s_m_test_0720\\M_K7_M480_test\\xilinx\\top\\top_tb.v": "ASCII"}, {"E:\\FPGA\\s_m_test_0720\\MS_K7_P_test_addsin_0707\\rtl\\accu_data.v": "ASCII"}, {"E:\\FPGA\\s_m_test_0720\\M_K7_M480_test\\xilinx\\top\\gene_data.v": "ASCII"}, {"E:\\FPGA\\s_m_test_0720\\S_K7_M420_one_test\\xilinx\\top\\no_bit\\serdes_top.cdc": "ASCII"}, {"E:\\FPGA\\s_m_test_0720\\M_K7_M480_test\\xilinx\\top\\tx_speed_array.v": "ASCII"}, {"E:\\FPGA\\changzhou_reset_n\\changzhou_reset_n.srcs\\sources_1\\new\\serdes_rx_ctrl.sv": "ASCII"}, {"E:\\FPGA\\s_m_test_0720\\S_K7_M420_one_test\\xilinx\\top\\write_ctrl.v": "ASCII"}, {"E:\\FPGA\\s_m_test_0720\\S_K7_M420_one_test\\xilinx\\top\\ram_array80.v": "ASCII"}, {"E:\\FPGA\\s_m_test_0720\\M_EPLD_syn_debug\\rtl\\cpu_ctrl.v": "ASCII"}, {"G:\\FPGA_Backup\\Xilinx\\Chengdu_Bird_Radar\\0908_FPGA_PRJ\\M_K7_M\\M_K7_M\\xilinx\\top\\write_ctrl.v": "ASCII"}, {"E:\\FPGA\\s_m_test_0720\\M_EPLD_syn_debug\\rtl\\top_simu.v": "ASCII"}, {"E:\\FPGA\\s_m_test_0720\\M_EPLD_syn_debug\\rtl\\top_tb.v": "ASCII"}, {"E:\\FPGA\\s_m_test_0720\\M_EPLD_syn_debug\\rtl\\timing_ctrl.v": "ASCII"}, {"E:\\FPGA\\s_m_test_0720\\M_EPLD_syn_debug\\output.txt": "ASCII"}, {"E:\\FPGA\\s_m_test_0720\\M_K7_M480_test\\xilinx\\top\\write_ctrl.v": "ASCII"}, {"E:\\FPGA\\s_m_test_0720\\M_EPLD_syn_debug\\top.ucf": "ASCII"}, {"E:\\FPGA\\s_m_test_0720\\M_EPLD_syn_debug\\rtl\\top.v": "ASCII"}, {"C:\\Users\\Kuangxin\\AppData\\Local\\Temp\\HZ$D.127.2993\\HZ$D.127.2994\\s_m_test_0720\\MS_K7_P_test_addsin_0707\\top.ucf": "ASCII"}, {"G:\\FPGA_Backup\\Xilinx\\Chengdu_Bird_Radar\\0908_FPGA_PRJ\\MS_K7_P\\MS_K7_P\\top.ucf": "ASCII"}, {"E:\\FPGA\\s_m_test_0720\\MS_K7_P_test_addsin_0707\\top.ucf": "ASCII"}, {"E:\\FPGA\\s_m_test_0720\\MS_K7_P_test_addsin_0707\\rtl_double_board\\top.v": "ASCII"}, {"E:\\FPGA\\s_m_test_0720\\MS_K7_P_test_addsin_0707\\rtl_double_board\\accu_data.v": "ASCII"}, {"E:\\FPGA\\s_m_test_0720\\M_EPLD_syn_debug\\rtl\\round_if.v": "ASCII"}, {"E:\\FPGA\\s_m_test_0720\\M_K7_M480_test\\xilinx\\top\\ctrl_mode.v": "ASCII"}, {"E:\\FPGA\\s_m_test_0720\\M_K7_M480_test\\xilinx\\top\\read_ctrl.v": "ASCII"}, {"C:\\Users\\Kuangxin\\AppData\\Roaming\\Sublime Text 3\\Packages\\sublimesystemverilog\\verilogutil\\verilog_beautifier.py": "ASCII"}, {"C:\\Users\\Kuangxin\\AppData\\Roaming\\Sublime Text 3\\Packages\\sublimesystemverilog\\verilogutil\\verilogutil.py": "ASCII"}, {"C:\\Users\\Kuangxin\\AppData\\Roaming\\Sublime Text 3\\Packages\\sublimesystemverilog\\verilogutil\\sublimeutil.py": "ASCII"}, {"C:\\Users\\Kuangxin\\AppData\\Roaming\\Sublime Text 3\\Packages\\User\\Default (Windows).sublime-keymap": "ASCII"}, {"C:\\Users\\Kuangxin\\AppData\\Roaming\\Sublime Text 3\\Packages\\User\\Preferences.sublime-settings": "ASCII"}, {"C:\\Users\\Kuangxin\\AppData\\Roaming\\Sublime Text 3\\Packages\\sublimesystemverilog\\SystemVerilog.sublime-settings": "ASCII"}, {"C:\\Users\\Kuangxin\\AppData\\Roaming\\Sublime Text 3\\Packages\\sublimesystemverilog\\verilog_align.py": "ASCII"}, {"E:\\FPGA\\s_m_test_0720\\M_K7_M480_test\\xilinx\\top\\accu_data.v": "ASCII"}, {"E:\\FPGA\\s_m_test_0720\\MS_K7_P_test_addsin_0707\\ipcore_dir\\serdes_coe\\example_design\\serdes_coe_exdes.v": "ASCII"}, {"E:\\FPGA\\s_m_test_0720\\M_K7_M480_test\\xilinx\\top\\cfar_2nd.v": "ASCII"}, {"G:\\FPGA_Backup\\Xilinx\\Chengdu_Bird_Radar\\0908_FPGA_PRJ\\M_K7_M\\M_K7_M\\xilinx\\top\\wr_addr.v": "ASCII"}, {"G:\\FPGA_Backup\\Xilinx\\Chengdu_Bird_Radar\\0908_FPGA_PRJ\\M_K7_M\\M_K7_M\\xilinx\\top\\cfar_2nd.v": "ASCII"}, {"E:\\FPGA\\Bird_Radar_v2\\MS_K7_P\\rtl\\cfar_target_tx_tran_ctrl.v": "ASCII"}, {"G:\\FPGA_Backup\\Xilinx\\Chengdu_Bird_Radar\\0908_FPGA_PRJ\\M_K7_M\\M_K7_M\\xilinx\\top\\cfar_data.v": "ASCII"}, {"G:\\FPGA_Backup\\Xilinx\\Chengdu_Bird_Radar\\0908_FPGA_PRJ\\M_K7_M\\M_K7_M\\xilinx\\top\\distance_cfar.v": "ASCII"}, {"G:\\FPGA_Backup\\Xilinx\\Chengdu_Bird_Radar\\0908_FPGA_PRJ\\M_K7_M\\M_K7_M\\xilinx\\top\\ctrl_mode.v": "ASCII"}, {"G:\\FPGA_Backup\\Xilinx\\Chengdu_Bird_Radar\\0908_FPGA_PRJ\\M_K7_M\\M_K7_M\\xilinx\\top\\read_ctrl.v": "ASCII"}, {"G:\\FPGA_Backup\\Xilinx\\Chengdu_Bird_Radar\\0908_FPGA_PRJ\\M_K7_M\\M_K7_M\\xilinx\\top\\top.v": "ASCII"}, {"E:\\FPGA\\s_m_test_0720\\M_K7_M480_test\\xilinx\\top\\cfar_data.v": "ASCII"}, {"E:\\FPGA\\s_m_test_0720\\M_K7_M480_test\\xilinx\\top\\distance_cfar.v": "ASCII"}, {"E:\\FPGA\\k7_m_simulation\\k7_m_simulation\\write_ctrl\\write_ctrl.v": "ASCII"}, {"E:\\FPGA\\k7_m_simulation\\k7_m_simulation\\write_ctrl\\top.v": "ASCII"}, {"E:\\FPGA\\k7_m_simulation\\k7_m_simulation\\read_ctrl\\top.v": "ASCII"}, {"E:\\FPGA\\rtl_template\\serdes_ifx8\\serdes_tran_ctrl.v": "ASCII"}, {"E:\\FPGA\\s_m_test_0720\\MS_K7_P_test_addsin_0707\\rtl\\serdes_ifx8\\serdes_tran_ctrl.v": "ASCII"}, {"E:\\FPGA\\s_m_test_0720\\S_K7_M480_one_test\\xilinx\\top\\ipcore_dir\\pll_200mhz.v": "ASCII"}, {"E:\\FPGA\\s_m_test_0720\\S_K7_M480_one_test\\xilinx\\top\\top.ucf": "ASCII"}, {"E:\\FPGA\\s_m_test_0720\\S_K7_M480_one_test\\xilinx\\top\\top.v": "ASCII"}, {"E:\\FPGA\\s_m_test_0720\\MS_K7_P_test_addsin_0707\\rtl\\serdes_ifx8\\serdes_tran_ctrl_tb.v": "ASCII"}, {"G:\\FPGA_Backup\\Xilinx\\Chengdu_Bird_Radar\\0908_FPGA_PRJ\\MS_K7_P\\MS_K7_P\\rtl\\serdes_if\\serdes_tran_ctrl_tb.v": "ASCII"}, {"G:\\FPGA_Backup\\Xilinx\\Chengdu_Bird_Radar\\0908_FPGA_PRJ\\MS_K7_P\\MS_K7_P\\rtl\\cfar_target_tx_tran_ctrl.v": "ASCII"}, {"G:\\FPGA_Backup\\Xilinx\\Chengdu_Bird_Radar\\0908_FPGA_PRJ\\MS_K7_P\\MS_K7_P\\rtl\\top.v": "ASCII"}, {"G:\\FPGA_Backup\\Xilinx\\Chengdu_Bird_Radar\\0908_FPGA_PRJ\\MS_K7_P\\MS_K7_P\\rtl\\serdes_if\\serdes_tran_ctrl.v": "ASCII"}, {"E:\\FPGA\\s_m_test_0720\\MS_K7_P_test_addsin_0707\\rtl\\accu_data_TB.v": "ASCII"}]