{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1586434448050 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1586434448058 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 09 08:14:07 2020 " "Processing started: Thu Apr 09 08:14:07 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1586434448058 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586434448058 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab5 -c lab5 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab5 -c lab5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586434448058 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1586434449160 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1586434449160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5.v 1 1 " "Found 1 design units, including 1 entities, in source file lab5.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab5 " "Found entity 1: lab5" {  } { { "lab5.v" "" { Text "C:/Users/Adam/Workspace/3TB4/lab5/lab5.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586434464631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586434464631 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab5 " "Elaborating entity \"lab5\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1586434464722 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "commit_branch_reg lab5.v(78) " "Verilog HDL Always Construct warning at lab5.v(78): inferring latch(es) for variable \"commit_branch_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "lab5.v" "" { Text "C:/Users/Adam/Workspace/3TB4/lab5/lab5.v" 78 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1586434464734 "|lab5"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "increment_pc_reg lab5.v(78) " "Verilog HDL Always Construct warning at lab5.v(78): inferring latch(es) for variable \"increment_pc_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "lab5.v" "" { Text "C:/Users/Adam/Workspace/3TB4/lab5/lab5.v" 78 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1586434464734 "|lab5"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "write_reg_file_reg lab5.v(78) " "Verilog HDL Always Construct warning at lab5.v(78): inferring latch(es) for variable \"write_reg_file_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "lab5.v" "" { Text "C:/Users/Adam/Workspace/3TB4/lab5/lab5.v" 78 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1586434464734 "|lab5"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "start_delay_counter_reg lab5.v(78) " "Verilog HDL Always Construct warning at lab5.v(78): inferring latch(es) for variable \"start_delay_counter_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "lab5.v" "" { Text "C:/Users/Adam/Workspace/3TB4/lab5/lab5.v" 78 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1586434464735 "|lab5"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "enable_delay_counter_reg lab5.v(78) " "Verilog HDL Always Construct warning at lab5.v(78): inferring latch(es) for variable \"enable_delay_counter_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "lab5.v" "" { Text "C:/Users/Adam/Workspace/3TB4/lab5/lab5.v" 78 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1586434464735 "|lab5"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "load_temp_reg lab5.v(78) " "Verilog HDL Always Construct warning at lab5.v(78): inferring latch(es) for variable \"load_temp_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "lab5.v" "" { Text "C:/Users/Adam/Workspace/3TB4/lab5/lab5.v" 78 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1586434464735 "|lab5"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "increment_temp_reg lab5.v(78) " "Verilog HDL Always Construct warning at lab5.v(78): inferring latch(es) for variable \"increment_temp_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "lab5.v" "" { Text "C:/Users/Adam/Workspace/3TB4/lab5/lab5.v" 78 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1586434464735 "|lab5"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "decrement_temp_reg lab5.v(78) " "Verilog HDL Always Construct warning at lab5.v(78): inferring latch(es) for variable \"decrement_temp_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "lab5.v" "" { Text "C:/Users/Adam/Workspace/3TB4/lab5/lab5.v" 78 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1586434464735 "|lab5"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "alu_set_high_reg lab5.v(78) " "Verilog HDL Always Construct warning at lab5.v(78): inferring latch(es) for variable \"alu_set_high_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "lab5.v" "" { Text "C:/Users/Adam/Workspace/3TB4/lab5/lab5.v" 78 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1586434464735 "|lab5"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "alu_add_sub_reg lab5.v(78) " "Verilog HDL Always Construct warning at lab5.v(78): inferring latch(es) for variable \"alu_add_sub_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "lab5.v" "" { Text "C:/Users/Adam/Workspace/3TB4/lab5/lab5.v" 78 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1586434464735 "|lab5"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "result_mux_select_reg lab5.v(78) " "Verilog HDL Always Construct warning at lab5.v(78): inferring latch(es) for variable \"result_mux_select_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "lab5.v" "" { Text "C:/Users/Adam/Workspace/3TB4/lab5/lab5.v" 78 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1586434464735 "|lab5"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "select_immediate_reg lab5.v(78) " "Verilog HDL Always Construct warning at lab5.v(78): inferring latch(es) for variable \"select_immediate_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "lab5.v" "" { Text "C:/Users/Adam/Workspace/3TB4/lab5/lab5.v" 78 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1586434464735 "|lab5"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "select_write_address_reg lab5.v(78) " "Verilog HDL Always Construct warning at lab5.v(78): inferring latch(es) for variable \"select_write_address_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "lab5.v" "" { Text "C:/Users/Adam/Workspace/3TB4/lab5/lab5.v" 78 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1586434464735 "|lab5"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "op1_mux_select_reg lab5.v(78) " "Verilog HDL Always Construct warning at lab5.v(78): inferring latch(es) for variable \"op1_mux_select_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "lab5.v" "" { Text "C:/Users/Adam/Workspace/3TB4/lab5/lab5.v" 78 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1586434464735 "|lab5"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "op2_mux_select_reg lab5.v(78) " "Verilog HDL Always Construct warning at lab5.v(78): inferring latch(es) for variable \"op2_mux_select_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "lab5.v" "" { Text "C:/Users/Adam/Workspace/3TB4/lab5/lab5.v" 78 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1586434464736 "|lab5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op2_mux_select_reg\[0\] lab5.v(84) " "Inferred latch for \"op2_mux_select_reg\[0\]\" at lab5.v(84)" {  } { { "lab5.v" "" { Text "C:/Users/Adam/Workspace/3TB4/lab5/lab5.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586434464737 "|lab5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op2_mux_select_reg\[1\] lab5.v(84) " "Inferred latch for \"op2_mux_select_reg\[1\]\" at lab5.v(84)" {  } { { "lab5.v" "" { Text "C:/Users/Adam/Workspace/3TB4/lab5/lab5.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586434464737 "|lab5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op1_mux_select_reg\[0\] lab5.v(84) " "Inferred latch for \"op1_mux_select_reg\[0\]\" at lab5.v(84)" {  } { { "lab5.v" "" { Text "C:/Users/Adam/Workspace/3TB4/lab5/lab5.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586434464737 "|lab5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op1_mux_select_reg\[1\] lab5.v(84) " "Inferred latch for \"op1_mux_select_reg\[1\]\" at lab5.v(84)" {  } { { "lab5.v" "" { Text "C:/Users/Adam/Workspace/3TB4/lab5/lab5.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586434464738 "|lab5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "select_write_address_reg\[0\] lab5.v(84) " "Inferred latch for \"select_write_address_reg\[0\]\" at lab5.v(84)" {  } { { "lab5.v" "" { Text "C:/Users/Adam/Workspace/3TB4/lab5/lab5.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586434464738 "|lab5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "select_write_address_reg\[1\] lab5.v(84) " "Inferred latch for \"select_write_address_reg\[1\]\" at lab5.v(84)" {  } { { "lab5.v" "" { Text "C:/Users/Adam/Workspace/3TB4/lab5/lab5.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586434464738 "|lab5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "select_immediate_reg\[0\] lab5.v(84) " "Inferred latch for \"select_immediate_reg\[0\]\" at lab5.v(84)" {  } { { "lab5.v" "" { Text "C:/Users/Adam/Workspace/3TB4/lab5/lab5.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586434464738 "|lab5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "select_immediate_reg\[1\] lab5.v(84) " "Inferred latch for \"select_immediate_reg\[1\]\" at lab5.v(84)" {  } { { "lab5.v" "" { Text "C:/Users/Adam/Workspace/3TB4/lab5/lab5.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586434464738 "|lab5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_mux_select_reg lab5.v(84) " "Inferred latch for \"result_mux_select_reg\" at lab5.v(84)" {  } { { "lab5.v" "" { Text "C:/Users/Adam/Workspace/3TB4/lab5/lab5.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586434464738 "|lab5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_add_sub_reg lab5.v(84) " "Inferred latch for \"alu_add_sub_reg\" at lab5.v(84)" {  } { { "lab5.v" "" { Text "C:/Users/Adam/Workspace/3TB4/lab5/lab5.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586434464738 "|lab5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_set_high_reg lab5.v(84) " "Inferred latch for \"alu_set_high_reg\" at lab5.v(84)" {  } { { "lab5.v" "" { Text "C:/Users/Adam/Workspace/3TB4/lab5/lab5.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586434464739 "|lab5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decrement_temp_reg lab5.v(84) " "Inferred latch for \"decrement_temp_reg\" at lab5.v(84)" {  } { { "lab5.v" "" { Text "C:/Users/Adam/Workspace/3TB4/lab5/lab5.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586434464739 "|lab5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "increment_temp_reg lab5.v(84) " "Inferred latch for \"increment_temp_reg\" at lab5.v(84)" {  } { { "lab5.v" "" { Text "C:/Users/Adam/Workspace/3TB4/lab5/lab5.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586434464739 "|lab5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "load_temp_reg lab5.v(84) " "Inferred latch for \"load_temp_reg\" at lab5.v(84)" {  } { { "lab5.v" "" { Text "C:/Users/Adam/Workspace/3TB4/lab5/lab5.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586434464739 "|lab5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enable_delay_counter_reg lab5.v(84) " "Inferred latch for \"enable_delay_counter_reg\" at lab5.v(84)" {  } { { "lab5.v" "" { Text "C:/Users/Adam/Workspace/3TB4/lab5/lab5.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586434464739 "|lab5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "start_delay_counter_reg lab5.v(84) " "Inferred latch for \"start_delay_counter_reg\" at lab5.v(84)" {  } { { "lab5.v" "" { Text "C:/Users/Adam/Workspace/3TB4/lab5/lab5.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586434464739 "|lab5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_reg_file_reg lab5.v(84) " "Inferred latch for \"write_reg_file_reg\" at lab5.v(84)" {  } { { "lab5.v" "" { Text "C:/Users/Adam/Workspace/3TB4/lab5/lab5.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586434464739 "|lab5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "increment_pc_reg lab5.v(84) " "Inferred latch for \"increment_pc_reg\" at lab5.v(84)" {  } { { "lab5.v" "" { Text "C:/Users/Adam/Workspace/3TB4/lab5/lab5.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586434464740 "|lab5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "commit_branch_reg lab5.v(84) " "Inferred latch for \"commit_branch_reg\" at lab5.v(84)" {  } { { "lab5.v" "" { Text "C:/Users/Adam/Workspace/3TB4/lab5/lab5.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586434464740 "|lab5"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "commit_branch GND " "Pin \"commit_branch\" is stuck at GND" {  } { { "lab5.v" "" { Text "C:/Users/Adam/Workspace/3TB4/lab5/lab5.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1586434465872 "|lab5|commit_branch"} { "Warning" "WMLS_MLS_STUCK_PIN" "increment_pc GND " "Pin \"increment_pc\" is stuck at GND" {  } { { "lab5.v" "" { Text "C:/Users/Adam/Workspace/3TB4/lab5/lab5.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1586434465872 "|lab5|increment_pc"} { "Warning" "WMLS_MLS_STUCK_PIN" "write_reg_file GND " "Pin \"write_reg_file\" is stuck at GND" {  } { { "lab5.v" "" { Text "C:/Users/Adam/Workspace/3TB4/lab5/lab5.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1586434465872 "|lab5|write_reg_file"} { "Warning" "WMLS_MLS_STUCK_PIN" "start_delay_counter GND " "Pin \"start_delay_counter\" is stuck at GND" {  } { { "lab5.v" "" { Text "C:/Users/Adam/Workspace/3TB4/lab5/lab5.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1586434465872 "|lab5|start_delay_counter"} { "Warning" "WMLS_MLS_STUCK_PIN" "enable_delay_counter GND " "Pin \"enable_delay_counter\" is stuck at GND" {  } { { "lab5.v" "" { Text "C:/Users/Adam/Workspace/3TB4/lab5/lab5.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1586434465872 "|lab5|enable_delay_counter"} { "Warning" "WMLS_MLS_STUCK_PIN" "load_temp GND " "Pin \"load_temp\" is stuck at GND" {  } { { "lab5.v" "" { Text "C:/Users/Adam/Workspace/3TB4/lab5/lab5.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1586434465872 "|lab5|load_temp"} { "Warning" "WMLS_MLS_STUCK_PIN" "increment_temp GND " "Pin \"increment_temp\" is stuck at GND" {  } { { "lab5.v" "" { Text "C:/Users/Adam/Workspace/3TB4/lab5/lab5.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1586434465872 "|lab5|increment_temp"} { "Warning" "WMLS_MLS_STUCK_PIN" "decrement_temp GND " "Pin \"decrement_temp\" is stuck at GND" {  } { { "lab5.v" "" { Text "C:/Users/Adam/Workspace/3TB4/lab5/lab5.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1586434465872 "|lab5|decrement_temp"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_set_high GND " "Pin \"alu_set_high\" is stuck at GND" {  } { { "lab5.v" "" { Text "C:/Users/Adam/Workspace/3TB4/lab5/lab5.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1586434465872 "|lab5|alu_set_high"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_add_sub GND " "Pin \"alu_add_sub\" is stuck at GND" {  } { { "lab5.v" "" { Text "C:/Users/Adam/Workspace/3TB4/lab5/lab5.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1586434465872 "|lab5|alu_add_sub"} { "Warning" "WMLS_MLS_STUCK_PIN" "result_mux_select GND " "Pin \"result_mux_select\" is stuck at GND" {  } { { "lab5.v" "" { Text "C:/Users/Adam/Workspace/3TB4/lab5/lab5.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1586434465872 "|lab5|result_mux_select"} { "Warning" "WMLS_MLS_STUCK_PIN" "select_immediate\[0\] GND " "Pin \"select_immediate\[0\]\" is stuck at GND" {  } { { "lab5.v" "" { Text "C:/Users/Adam/Workspace/3TB4/lab5/lab5.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1586434465872 "|lab5|select_immediate[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "select_immediate\[1\] GND " "Pin \"select_immediate\[1\]\" is stuck at GND" {  } { { "lab5.v" "" { Text "C:/Users/Adam/Workspace/3TB4/lab5/lab5.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1586434465872 "|lab5|select_immediate[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "select_write_address\[0\] GND " "Pin \"select_write_address\[0\]\" is stuck at GND" {  } { { "lab5.v" "" { Text "C:/Users/Adam/Workspace/3TB4/lab5/lab5.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1586434465872 "|lab5|select_write_address[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "select_write_address\[1\] GND " "Pin \"select_write_address\[1\]\" is stuck at GND" {  } { { "lab5.v" "" { Text "C:/Users/Adam/Workspace/3TB4/lab5/lab5.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1586434465872 "|lab5|select_write_address[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "op1_mux_select\[0\] GND " "Pin \"op1_mux_select\[0\]\" is stuck at GND" {  } { { "lab5.v" "" { Text "C:/Users/Adam/Workspace/3TB4/lab5/lab5.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1586434465872 "|lab5|op1_mux_select[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "op1_mux_select\[1\] GND " "Pin \"op1_mux_select\[1\]\" is stuck at GND" {  } { { "lab5.v" "" { Text "C:/Users/Adam/Workspace/3TB4/lab5/lab5.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1586434465872 "|lab5|op1_mux_select[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "op2_mux_select\[0\] GND " "Pin \"op2_mux_select\[0\]\" is stuck at GND" {  } { { "lab5.v" "" { Text "C:/Users/Adam/Workspace/3TB4/lab5/lab5.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1586434465872 "|lab5|op2_mux_select[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "op2_mux_select\[1\] GND " "Pin \"op2_mux_select\[1\]\" is stuck at GND" {  } { { "lab5.v" "" { Text "C:/Users/Adam/Workspace/3TB4/lab5/lab5.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1586434465872 "|lab5|op2_mux_select[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1586434465872 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1586434466348 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586434466348 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "11 " "Design contains 11 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "brz " "No output dependent on input pin \"brz\"" {  } { { "lab5.v" "" { Text "C:/Users/Adam/Workspace/3TB4/lab5/lab5.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1586434466753 "|lab5|brz"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addi " "No output dependent on input pin \"addi\"" {  } { { "lab5.v" "" { Text "C:/Users/Adam/Workspace/3TB4/lab5/lab5.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1586434466753 "|lab5|addi"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "subi " "No output dependent on input pin \"subi\"" {  } { { "lab5.v" "" { Text "C:/Users/Adam/Workspace/3TB4/lab5/lab5.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1586434466753 "|lab5|subi"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sr0 " "No output dependent on input pin \"sr0\"" {  } { { "lab5.v" "" { Text "C:/Users/Adam/Workspace/3TB4/lab5/lab5.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1586434466753 "|lab5|sr0"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "srh0 " "No output dependent on input pin \"srh0\"" {  } { { "lab5.v" "" { Text "C:/Users/Adam/Workspace/3TB4/lab5/lab5.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1586434466753 "|lab5|srh0"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clr " "No output dependent on input pin \"clr\"" {  } { { "lab5.v" "" { Text "C:/Users/Adam/Workspace/3TB4/lab5/lab5.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1586434466753 "|lab5|clr"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mov " "No output dependent on input pin \"mov\"" {  } { { "lab5.v" "" { Text "C:/Users/Adam/Workspace/3TB4/lab5/lab5.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1586434466753 "|lab5|mov"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mova " "No output dependent on input pin \"mova\"" {  } { { "lab5.v" "" { Text "C:/Users/Adam/Workspace/3TB4/lab5/lab5.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1586434466753 "|lab5|mova"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "movr " "No output dependent on input pin \"movr\"" {  } { { "lab5.v" "" { Text "C:/Users/Adam/Workspace/3TB4/lab5/lab5.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1586434466753 "|lab5|movr"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "movrhs " "No output dependent on input pin \"movrhs\"" {  } { { "lab5.v" "" { Text "C:/Users/Adam/Workspace/3TB4/lab5/lab5.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1586434466753 "|lab5|movrhs"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pause " "No output dependent on input pin \"pause\"" {  } { { "lab5.v" "" { Text "C:/Users/Adam/Workspace/3TB4/lab5/lab5.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1586434466753 "|lab5|pause"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1586434466753 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "32 " "Implemented 32 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1586434466755 ""} { "Info" "ICUT_CUT_TM_OPINS" "20 " "Implemented 20 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1586434466755 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1586434466755 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 48 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 48 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4811 " "Peak virtual memory: 4811 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1586434466848 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 09 08:14:26 2020 " "Processing ended: Thu Apr 09 08:14:26 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1586434466848 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1586434466848 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:41 " "Total CPU time (on all processors): 00:00:41" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1586434466848 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1586434466848 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1586434469458 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1586434469466 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 09 08:14:27 2020 " "Processing started: Thu Apr 09 08:14:27 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1586434469466 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1586434469466 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off lab5 -c lab5 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off lab5 -c lab5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1586434469467 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1586434472224 ""}
{ "Info" "0" "" "Project  = lab5" {  } {  } 0 0 "Project  = lab5" 0 0 "Fitter" 0 0 1586434472226 ""}
{ "Info" "0" "" "Revision = lab5" {  } {  } 0 0 "Revision = lab5" 0 0 "Fitter" 0 0 1586434472227 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1586434472492 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1586434472493 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "lab5 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"lab5\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1586434472507 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1586434472595 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1586434472595 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1586434473395 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1586434473525 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1586434474433 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "32 32 " "No exact pin location assignment(s) for 32 pins of 32 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1586434474858 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1586434497447 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1586434497753 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1586434497810 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1586434497812 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1586434497814 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1586434497814 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1586434497815 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1586434497816 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1586434497816 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1586434497817 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1586434497817 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:23 " "Fitter preparation operations ending: elapsed time is 00:00:23" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1586434497872 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "lab5.sdc " "Synopsys Design Constraints File file not found: 'lab5.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1586434510549 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1586434510550 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1586434510551 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1586434510551 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1586434510552 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1586434510552 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1586434510553 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1586434510560 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1586434510641 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:03 " "Fitter placement preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1586434513416 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1586434514514 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1586434515174 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1586434515174 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1586434516548 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X33_Y70 X44_Y81 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X33_Y70 to location X44_Y81" {  } { { "loc" "" { Generic "C:/Users/Adam/Workspace/3TB4/lab5/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X33_Y70 to location X44_Y81"} { { 12 { 0 ""} 33 70 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1586434524716 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1586434524716 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1586434525101 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1586434525101 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1586434525101 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1586434525108 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.23 " "Total time spent on timing analysis during the Fitter is 0.23 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1586434533093 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1586434533157 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1586434533870 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1586434533872 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1586434534494 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:06 " "Fitter post-fit operations ending: elapsed time is 00:00:06" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1586434539729 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Adam/Workspace/3TB4/lab5/output_files/lab5.fit.smsg " "Generated suppressed messages file C:/Users/Adam/Workspace/3TB4/lab5/output_files/lab5.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1586434540601 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6544 " "Peak virtual memory: 6544 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1586434542150 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 09 08:15:42 2020 " "Processing ended: Thu Apr 09 08:15:42 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1586434542150 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:15 " "Elapsed time: 00:01:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1586434542150 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:38 " "Total CPU time (on all processors): 00:01:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1586434542150 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1586434542150 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1586434544234 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1586434544244 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 09 08:15:43 2020 " "Processing started: Thu Apr 09 08:15:43 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1586434544244 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1586434544244 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off lab5 -c lab5 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off lab5 -c lab5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1586434544244 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1586434546066 ""}
