\hypertarget{class_m_a_unit_1_1_d_m}{\section{D\-M Architecture Reference}
\label{class_m_a_unit_1_1_d_m}\index{D\-M@{D\-M}}
}


\hyperlink{class_m_a_unit_1_1_d_m}{D\-M} is the architecture of the Memory Unit.  


\subsection*{Processes}
 \begin{DoxyCompactItemize}
\item 
\hyperlink{class_m_a_unit_1_1_d_m_a031269c3515f7279dab9aede82457a06}{P\-R\-O\-C\-E\-S\-S\-\_\-2}{\bfseries  (  )}
\end{DoxyCompactItemize}
\subsection*{Signals}
 \begin{DoxyCompactItemize}
\item 
\hypertarget{class_m_a_unit_1_1_d_m_adf7b76e5328ace047ce913f5dd9bd24a}{\hyperlink{class_m_a_unit_1_1_d_m_adf7b76e5328ace047ce913f5dd9bd24a}{memory} {\bfseries \textcolor{comment}{std\-\_\-logic\-\_\-vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{32767} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlkeyword}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} }\label{class_m_a_unit_1_1_d_m_adf7b76e5328ace047ce913f5dd9bd24a}

\begin{DoxyCompactList}\small\item\em This is a R\-A\-M of 32768 bits that is 4096 bytes. \end{DoxyCompactList}\end{DoxyCompactItemize}


\subsection{Detailed Description}
\hyperlink{class_m_a_unit_1_1_d_m}{D\-M} is the architecture of the Memory Unit. 

\subsection{Member Function Documentation}
\hypertarget{class_m_a_unit_1_1_d_m_a031269c3515f7279dab9aede82457a06}{\index{M\-A\-Unit\-::\-D\-M@{M\-A\-Unit\-::\-D\-M}!P\-R\-O\-C\-E\-S\-S\-\_\-2@{P\-R\-O\-C\-E\-S\-S\-\_\-2}}
\index{P\-R\-O\-C\-E\-S\-S\-\_\-2@{P\-R\-O\-C\-E\-S\-S\-\_\-2}!MAUnit::DM@{M\-A\-Unit\-::\-D\-M}}
\subsubsection[{P\-R\-O\-C\-E\-S\-S\-\_\-2}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\-R\-O\-C\-E\-S\-S\-\_\-2 ( ) \hspace{0.3cm}{\ttfamily [Process]}}}\label{class_m_a_unit_1_1_d_m_a031269c3515f7279dab9aede82457a06}
If there is a store instruction then this process stores the value of op2 in the required memory location If there is a load instruction then the value of required memory location is loaded into ld\-Result signal 

The documentation for this class was generated from the following file\-:\begin{DoxyCompactItemize}
\item 
\hyperlink{_m_a_unit_8vhdl}{M\-A\-Unit.\-vhdl}\end{DoxyCompactItemize}
