// Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2021.2.1 (win64) Build 3414424 Sun Dec 19 10:57:22 MST 2021
// Date        : Fri Feb 25 12:53:41 2022
// Host        : AW13R3 running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim
//               v:/srcs/sources/bd/zxnexys/ip/zxnexys_zxrtc_0_0/zxnexys_zxrtc_0_0_sim_netlist.v
// Design      : zxnexys_zxrtc_0_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7a100tcsg324-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "zxnexys_zxrtc_0_0,rtcc_wrapper,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* IP_DEFINITION_SOURCE = "package_project" *) 
(* X_CORE_INFO = "rtcc_wrapper,Vivado 2021.2.1" *) 
(* NotValidForBitStream *)
module zxnexys_zxrtc_0_0
   (clk_peripheral,
    iic_rtcc_scl_i,
    iic_rtcc_scl_o,
    iic_rtcc_scl_t,
    iic_rtcc_sda_i,
    iic_rtcc_sda_o,
    iic_rtcc_sda_t,
    reset,
    scl_i,
    scl_o,
    sda_i,
    sda_o);
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_peripheral CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_peripheral, ASSOCIATED_RESET reset, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN zxnexys_zxclock_0_0_clk_peripheral, INSERT_VIP 0" *) input clk_peripheral;
  (* X_INTERFACE_INFO = "xilinx.com:interface:iic:1.0 iic_rtcc SCL_I" *) input iic_rtcc_scl_i;
  (* X_INTERFACE_INFO = "xilinx.com:interface:iic:1.0 iic_rtcc SCL_O" *) output iic_rtcc_scl_o;
  (* X_INTERFACE_INFO = "xilinx.com:interface:iic:1.0 iic_rtcc SCL_T" *) output iic_rtcc_scl_t;
  (* X_INTERFACE_INFO = "xilinx.com:interface:iic:1.0 iic_rtcc SDA_I" *) input iic_rtcc_sda_i;
  (* X_INTERFACE_INFO = "xilinx.com:interface:iic:1.0 iic_rtcc SDA_O" *) output iic_rtcc_sda_o;
  (* X_INTERFACE_INFO = "xilinx.com:interface:iic:1.0 iic_rtcc SDA_T" *) output iic_rtcc_sda_t;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 reset RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME reset, POLARITY ACTIVE_HIGH, INSERT_VIP 0" *) input reset;
  (* X_INTERFACE_INFO = "specnext.com:specnext:rtc:1.0 rtc scl_out" *) input scl_i;
  (* X_INTERFACE_INFO = "specnext.com:specnext:rtc:1.0 rtc scl_in" *) output scl_o;
  (* X_INTERFACE_INFO = "specnext.com:specnext:rtc:1.0 rtc sda_out" *) input sda_i;
  (* X_INTERFACE_INFO = "specnext.com:specnext:rtc:1.0 rtc sda_in" *) output sda_o;

  wire \<const0> ;
  wire clk_peripheral;
  wire iic_rtcc_scl_i;
  wire iic_rtcc_scl_t;
  wire iic_rtcc_sda_i;
  wire iic_rtcc_sda_t;
  wire reset;
  wire scl_i;
  wire sda_i;
  wire sda_o;

  assign iic_rtcc_scl_o = \<const0> ;
  assign iic_rtcc_sda_o = \<const0> ;
  assign scl_o = scl_i;
  GND GND
       (.G(\<const0> ));
  zxnexys_zxrtc_0_0_rtcc_wrapper inst
       (.clk_peripheral(clk_peripheral),
        .iic_rtcc_scl_i(iic_rtcc_scl_i),
        .iic_rtcc_scl_t(iic_rtcc_scl_t),
        .iic_rtcc_sda_i(iic_rtcc_sda_i),
        .iic_rtcc_sda_t(iic_rtcc_sda_t),
        .reset(reset),
        .scl_i(scl_i),
        .sda_i(sda_i),
        .sda_o(sda_o));
endmodule

(* ORIG_REF_NAME = "SRL_FIFO" *) 
module zxnexys_zxrtc_0_0_SRL_FIFO
   (Rc_Data_Exists,
    Rc_fifo_data,
    D,
    \Addr_Counters[3].FDRE_I_0 ,
    \Addr_Counters[1].FDRE_I_0 ,
    Bus2IIC_Reset,
    D_0,
    s_axi_aclk,
    \FIFO_RAM[0].SRL16E_I_0 ,
    \Addr_Counters[0].MUXCY_L_I_0 ,
    \Addr_Counters[0].MUXCY_L_I_1 ,
    Q,
    Rc_fifo_rd,
    Rc_fifo_rd_d,
    Rc_fifo_wr_d,
    Rc_fifo_wr);
  output Rc_Data_Exists;
  output [0:7]Rc_fifo_data;
  output [1:0]D;
  output \Addr_Counters[3].FDRE_I_0 ;
  output \Addr_Counters[1].FDRE_I_0 ;
  input Bus2IIC_Reset;
  input D_0;
  input s_axi_aclk;
  input [7:0]\FIFO_RAM[0].SRL16E_I_0 ;
  input \Addr_Counters[0].MUXCY_L_I_0 ;
  input \Addr_Counters[0].MUXCY_L_I_1 ;
  input [3:0]Q;
  input Rc_fifo_rd;
  input Rc_fifo_rd_d;
  input Rc_fifo_wr_d;
  input Rc_fifo_wr;

  wire \Addr_Counters[0].MUXCY_L_I_0 ;
  wire \Addr_Counters[0].MUXCY_L_I_1 ;
  wire \Addr_Counters[0].MUXCY_L_I_i_3__1_n_0 ;
  wire \Addr_Counters[1].FDRE_I_0 ;
  wire \Addr_Counters[3].FDRE_I_0 ;
  wire \Addr_Counters[3].XORCY_I_i_1__1_n_0 ;
  wire Bus2IIC_Reset;
  wire CI;
  wire [1:0]D;
  wire D_0;
  wire [7:0]\FIFO_RAM[0].SRL16E_I_0 ;
  wire [3:0]Q;
  wire \RD_FIFO_CNTRL.ro_prev_i_i_3_n_0 ;
  wire Rc_Data_Exists;
  wire [0:3]Rc_addr;
  wire [0:7]Rc_fifo_data;
  wire Rc_fifo_rd;
  wire Rc_fifo_rd_d;
  wire Rc_fifo_wr;
  wire Rc_fifo_wr_d;
  wire S;
  wire S0_out;
  wire S1_out;
  wire addr_cy_1;
  wire addr_cy_2;
  wire addr_cy_3;
  wire s_axi_aclk;
  wire sum_A_0;
  wire sum_A_1;
  wire sum_A_2;
  wire sum_A_3;
  wire [3:3]\NLW_Addr_Counters[0].MUXCY_L_I_CARRY4_CO_UNCONNECTED ;
  wire [3:3]\NLW_Addr_Counters[0].MUXCY_L_I_CARRY4_DI_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \Addr_Counters[0].FDRE_I 
       (.C(s_axi_aclk),
        .CE(Rc_Data_Exists),
        .D(sum_A_3),
        .Q(Rc_addr[0]),
        .R(Bus2IIC_Reset));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \Addr_Counters[0].MUXCY_L_I_CARRY4 
       (.CI(1'b0),
        .CO({\NLW_Addr_Counters[0].MUXCY_L_I_CARRY4_CO_UNCONNECTED [3],addr_cy_1,addr_cy_2,addr_cy_3}),
        .CYINIT(CI),
        .DI({\NLW_Addr_Counters[0].MUXCY_L_I_CARRY4_DI_UNCONNECTED [3],Rc_addr[2],Rc_addr[1],Rc_addr[0]}),
        .O({sum_A_0,sum_A_1,sum_A_2,sum_A_3}),
        .S({\Addr_Counters[3].XORCY_I_i_1__1_n_0 ,S0_out,S1_out,S}));
  LUT4 #(
    .INIT(16'hA208)) 
    \Addr_Counters[0].MUXCY_L_I_i_1__1 
       (.I0(\Addr_Counters[0].MUXCY_L_I_i_3__1_n_0 ),
        .I1(Rc_fifo_rd),
        .I2(Rc_fifo_rd_d),
        .I3(Rc_addr[0]),
        .O(S));
  LUT6 #(
    .INIT(64'hFFFF7FFF00000000)) 
    \Addr_Counters[0].MUXCY_L_I_i_2__0 
       (.I0(Rc_addr[1]),
        .I1(Rc_addr[2]),
        .I2(Rc_addr[3]),
        .I3(Rc_addr[0]),
        .I4(\Addr_Counters[0].MUXCY_L_I_0 ),
        .I5(\Addr_Counters[0].MUXCY_L_I_1 ),
        .O(CI));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF4)) 
    \Addr_Counters[0].MUXCY_L_I_i_3__1 
       (.I0(Rc_fifo_wr_d),
        .I1(Rc_fifo_wr),
        .I2(Rc_addr[0]),
        .I3(Rc_addr[3]),
        .I4(Rc_addr[2]),
        .I5(Rc_addr[1]),
        .O(\Addr_Counters[0].MUXCY_L_I_i_3__1_n_0 ));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \Addr_Counters[1].FDRE_I 
       (.C(s_axi_aclk),
        .CE(Rc_Data_Exists),
        .D(sum_A_2),
        .Q(Rc_addr[1]),
        .R(Bus2IIC_Reset));
  LUT4 #(
    .INIT(16'hA208)) 
    \Addr_Counters[1].MUXCY_L_I_i_1__1 
       (.I0(\Addr_Counters[0].MUXCY_L_I_i_3__1_n_0 ),
        .I1(Rc_fifo_rd),
        .I2(Rc_fifo_rd_d),
        .I3(Rc_addr[1]),
        .O(S1_out));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \Addr_Counters[2].FDRE_I 
       (.C(s_axi_aclk),
        .CE(Rc_Data_Exists),
        .D(sum_A_1),
        .Q(Rc_addr[2]),
        .R(Bus2IIC_Reset));
  LUT4 #(
    .INIT(16'hA208)) 
    \Addr_Counters[2].MUXCY_L_I_i_1__1 
       (.I0(\Addr_Counters[0].MUXCY_L_I_i_3__1_n_0 ),
        .I1(Rc_fifo_rd),
        .I2(Rc_fifo_rd_d),
        .I3(Rc_addr[2]),
        .O(S0_out));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \Addr_Counters[3].FDRE_I 
       (.C(s_axi_aclk),
        .CE(Rc_Data_Exists),
        .D(sum_A_0),
        .Q(Rc_addr[3]),
        .R(Bus2IIC_Reset));
  LUT4 #(
    .INIT(16'hA208)) 
    \Addr_Counters[3].XORCY_I_i_1__1 
       (.I0(\Addr_Counters[0].MUXCY_L_I_i_3__1_n_0 ),
        .I1(Rc_fifo_rd),
        .I2(Rc_fifo_rd_d),
        .I3(Rc_addr[3]),
        .O(\Addr_Counters[3].XORCY_I_i_1__1_n_0 ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    Data_Exists_DFF
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(D_0),
        .Q(Rc_Data_Exists),
        .R(Bus2IIC_Reset));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    Data_Exists_DFF_i_2__0
       (.I0(Rc_addr[1]),
        .I1(Rc_addr[2]),
        .I2(Rc_addr[3]),
        .I3(Rc_addr[0]),
        .O(\Addr_Counters[1].FDRE_I_0 ));
  (* box_type = "PRIMITIVE" *) 
  (* srl_bus_name = "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/READ_FIFO_I/FIFO_RAM " *) 
  (* srl_name = "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/READ_FIFO_I/FIFO_RAM[0].SRL16E_I " *) 
  SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
    \FIFO_RAM[0].SRL16E_I 
       (.A0(Rc_addr[0]),
        .A1(Rc_addr[1]),
        .A2(Rc_addr[2]),
        .A3(Rc_addr[3]),
        .CE(CI),
        .CLK(s_axi_aclk),
        .D(\FIFO_RAM[0].SRL16E_I_0 [7]),
        .Q(Rc_fifo_data[0]));
  (* box_type = "PRIMITIVE" *) 
  (* srl_bus_name = "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/READ_FIFO_I/FIFO_RAM " *) 
  (* srl_name = "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/READ_FIFO_I/FIFO_RAM[1].SRL16E_I " *) 
  SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
    \FIFO_RAM[1].SRL16E_I 
       (.A0(Rc_addr[0]),
        .A1(Rc_addr[1]),
        .A2(Rc_addr[2]),
        .A3(Rc_addr[3]),
        .CE(CI),
        .CLK(s_axi_aclk),
        .D(\FIFO_RAM[0].SRL16E_I_0 [6]),
        .Q(Rc_fifo_data[1]));
  (* box_type = "PRIMITIVE" *) 
  (* srl_bus_name = "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/READ_FIFO_I/FIFO_RAM " *) 
  (* srl_name = "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/READ_FIFO_I/FIFO_RAM[2].SRL16E_I " *) 
  SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
    \FIFO_RAM[2].SRL16E_I 
       (.A0(Rc_addr[0]),
        .A1(Rc_addr[1]),
        .A2(Rc_addr[2]),
        .A3(Rc_addr[3]),
        .CE(CI),
        .CLK(s_axi_aclk),
        .D(\FIFO_RAM[0].SRL16E_I_0 [5]),
        .Q(Rc_fifo_data[2]));
  (* box_type = "PRIMITIVE" *) 
  (* srl_bus_name = "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/READ_FIFO_I/FIFO_RAM " *) 
  (* srl_name = "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/READ_FIFO_I/FIFO_RAM[3].SRL16E_I " *) 
  SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
    \FIFO_RAM[3].SRL16E_I 
       (.A0(Rc_addr[0]),
        .A1(Rc_addr[1]),
        .A2(Rc_addr[2]),
        .A3(Rc_addr[3]),
        .CE(CI),
        .CLK(s_axi_aclk),
        .D(\FIFO_RAM[0].SRL16E_I_0 [4]),
        .Q(Rc_fifo_data[3]));
  (* box_type = "PRIMITIVE" *) 
  (* srl_bus_name = "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/READ_FIFO_I/FIFO_RAM " *) 
  (* srl_name = "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/READ_FIFO_I/FIFO_RAM[4].SRL16E_I " *) 
  SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
    \FIFO_RAM[4].SRL16E_I 
       (.A0(Rc_addr[0]),
        .A1(Rc_addr[1]),
        .A2(Rc_addr[2]),
        .A3(Rc_addr[3]),
        .CE(CI),
        .CLK(s_axi_aclk),
        .D(\FIFO_RAM[0].SRL16E_I_0 [3]),
        .Q(Rc_fifo_data[4]));
  (* box_type = "PRIMITIVE" *) 
  (* srl_bus_name = "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/READ_FIFO_I/FIFO_RAM " *) 
  (* srl_name = "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/READ_FIFO_I/FIFO_RAM[5].SRL16E_I " *) 
  SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
    \FIFO_RAM[5].SRL16E_I 
       (.A0(Rc_addr[0]),
        .A1(Rc_addr[1]),
        .A2(Rc_addr[2]),
        .A3(Rc_addr[3]),
        .CE(CI),
        .CLK(s_axi_aclk),
        .D(\FIFO_RAM[0].SRL16E_I_0 [2]),
        .Q(Rc_fifo_data[5]));
  (* box_type = "PRIMITIVE" *) 
  (* srl_bus_name = "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/READ_FIFO_I/FIFO_RAM " *) 
  (* srl_name = "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/READ_FIFO_I/FIFO_RAM[6].SRL16E_I " *) 
  SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
    \FIFO_RAM[6].SRL16E_I 
       (.A0(Rc_addr[0]),
        .A1(Rc_addr[1]),
        .A2(Rc_addr[2]),
        .A3(Rc_addr[3]),
        .CE(CI),
        .CLK(s_axi_aclk),
        .D(\FIFO_RAM[0].SRL16E_I_0 [1]),
        .Q(Rc_fifo_data[6]));
  (* box_type = "PRIMITIVE" *) 
  (* srl_bus_name = "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/READ_FIFO_I/FIFO_RAM " *) 
  (* srl_name = "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/READ_FIFO_I/FIFO_RAM[7].SRL16E_I " *) 
  SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
    \FIFO_RAM[7].SRL16E_I 
       (.A0(Rc_addr[0]),
        .A1(Rc_addr[1]),
        .A2(Rc_addr[2]),
        .A3(Rc_addr[3]),
        .CE(CI),
        .CLK(s_axi_aclk),
        .D(\FIFO_RAM[0].SRL16E_I_0 [0]),
        .Q(Rc_fifo_data[7]));
  LUT6 #(
    .INIT(64'hFFFFFFFF6FF6FFFF)) 
    \RD_FIFO_CNTRL.ro_prev_i_i_2 
       (.I0(Rc_addr[3]),
        .I1(Q[3]),
        .I2(Rc_addr[0]),
        .I3(Q[0]),
        .I4(Rc_Data_Exists),
        .I5(\RD_FIFO_CNTRL.ro_prev_i_i_3_n_0 ),
        .O(\Addr_Counters[3].FDRE_I_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \RD_FIFO_CNTRL.ro_prev_i_i_3 
       (.I0(Rc_addr[1]),
        .I1(Q[1]),
        .I2(Rc_addr[2]),
        .I3(Q[2]),
        .O(\RD_FIFO_CNTRL.ro_prev_i_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sr_i[1]_i_1 
       (.I0(Rc_Data_Exists),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \sr_i[2]_i_1 
       (.I0(Rc_addr[1]),
        .I1(Rc_addr[2]),
        .I2(Rc_addr[3]),
        .I3(Rc_addr[0]),
        .O(D[0]));
endmodule

(* ORIG_REF_NAME = "SRL_FIFO" *) 
module zxnexys_zxrtc_0_0_SRL_FIFO_6
   (Tx_data_exists_sgl,
    Tx_fifo_data_0,
    \Addr_Counters[1].FDRE_I_0 ,
    \FIFO_RAM[0].SRL16E_I_0 ,
    rdCntrFrmTxFifo0,
    Data_Exists_DFF_0,
    p_0_in,
    \FIFO_RAM[7].SRL16E_I_0 ,
    Tx_fifo_rst,
    s_axi_aclk,
    s_axi_wdata,
    \Addr_Counters[0].MUXCY_L_I_0 ,
    \Addr_Counters[0].MUXCY_L_I_1 ,
    dynamic_MSMS,
    callingReadAccess,
    earlyAckHdr,
    rdCntrFrmTxFifo,
    Tx_fifo_rd_d,
    Tx_fifo_rd,
    Tx_fifo_wr_d,
    Tx_fifo_wr,
    shift_reg_ld,
    \data_int_reg[0] );
  output Tx_data_exists_sgl;
  output [7:0]Tx_fifo_data_0;
  output [0:0]\Addr_Counters[1].FDRE_I_0 ;
  output \FIFO_RAM[0].SRL16E_I_0 ;
  output rdCntrFrmTxFifo0;
  output Data_Exists_DFF_0;
  output p_0_in;
  output [0:0]\FIFO_RAM[7].SRL16E_I_0 ;
  input Tx_fifo_rst;
  input s_axi_aclk;
  input [7:0]s_axi_wdata;
  input \Addr_Counters[0].MUXCY_L_I_0 ;
  input \Addr_Counters[0].MUXCY_L_I_1 ;
  input [0:1]dynamic_MSMS;
  input callingReadAccess;
  input earlyAckHdr;
  input rdCntrFrmTxFifo;
  input Tx_fifo_rd_d;
  input Tx_fifo_rd;
  input Tx_fifo_wr_d;
  input Tx_fifo_wr;
  input shift_reg_ld;
  input \data_int_reg[0] ;

  wire \Addr_Counters[0].MUXCY_L_I_0 ;
  wire \Addr_Counters[0].MUXCY_L_I_1 ;
  wire \Addr_Counters[0].MUXCY_L_I_i_3__0_n_0 ;
  wire [0:0]\Addr_Counters[1].FDRE_I_0 ;
  wire \Addr_Counters[3].XORCY_I_i_1__0_n_0 ;
  wire CI;
  wire D;
  wire Data_Exists_DFF_0;
  wire \FIFO_GEN_DTR.dtre_i_i_2_n_0 ;
  wire \FIFO_RAM[0].SRL16E_I_0 ;
  wire [0:0]\FIFO_RAM[7].SRL16E_I_0 ;
  wire S;
  wire S0_out;
  wire S1_out;
  wire [3:0]Tx_addr_0;
  wire Tx_data_exists_sgl;
  wire [7:0]Tx_fifo_data_0;
  wire Tx_fifo_rd;
  wire Tx_fifo_rd_d;
  wire Tx_fifo_rst;
  wire Tx_fifo_wr;
  wire Tx_fifo_wr_d;
  wire addr_cy_1;
  wire addr_cy_2;
  wire addr_cy_3;
  wire callingReadAccess;
  wire \data_int_reg[0] ;
  wire [0:1]dynamic_MSMS;
  wire earlyAckHdr;
  wire p_0_in;
  wire rdCntrFrmTxFifo;
  wire rdCntrFrmTxFifo0;
  wire s_axi_aclk;
  wire [7:0]s_axi_wdata;
  wire shift_reg_ld;
  wire sum_A_0;
  wire sum_A_1;
  wire sum_A_2;
  wire sum_A_3;
  wire [3:3]\NLW_Addr_Counters[0].MUXCY_L_I_CARRY4_CO_UNCONNECTED ;
  wire [3:3]\NLW_Addr_Counters[0].MUXCY_L_I_CARRY4_DI_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \Addr_Counters[0].FDRE_I 
       (.C(s_axi_aclk),
        .CE(Tx_data_exists_sgl),
        .D(sum_A_3),
        .Q(Tx_addr_0[3]),
        .R(Tx_fifo_rst));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \Addr_Counters[0].MUXCY_L_I_CARRY4 
       (.CI(1'b0),
        .CO({\NLW_Addr_Counters[0].MUXCY_L_I_CARRY4_CO_UNCONNECTED [3],addr_cy_1,addr_cy_2,addr_cy_3}),
        .CYINIT(CI),
        .DI({\NLW_Addr_Counters[0].MUXCY_L_I_CARRY4_DI_UNCONNECTED [3],Tx_addr_0[1],Tx_addr_0[2],Tx_addr_0[3]}),
        .O({sum_A_0,sum_A_1,sum_A_2,sum_A_3}),
        .S({\Addr_Counters[3].XORCY_I_i_1__0_n_0 ,S0_out,S1_out,S}));
  LUT5 #(
    .INIT(32'h20228A88)) 
    \Addr_Counters[0].MUXCY_L_I_i_1__0 
       (.I0(\Addr_Counters[0].MUXCY_L_I_i_3__0_n_0 ),
        .I1(rdCntrFrmTxFifo),
        .I2(Tx_fifo_rd_d),
        .I3(Tx_fifo_rd),
        .I4(Tx_addr_0[3]),
        .O(S));
  LUT6 #(
    .INIT(64'h2AAAAAAAAAAAAAAA)) 
    \Addr_Counters[0].MUXCY_L_I_i_2__1 
       (.I0(\Addr_Counters[0].MUXCY_L_I_0 ),
        .I1(\Addr_Counters[0].MUXCY_L_I_1 ),
        .I2(Tx_addr_0[2]),
        .I3(Tx_addr_0[0]),
        .I4(Tx_addr_0[3]),
        .I5(Tx_addr_0[1]),
        .O(CI));
  LUT6 #(
    .INIT(64'hFFFEFFFFFFFEFFFE)) 
    \Addr_Counters[0].MUXCY_L_I_i_3__0 
       (.I0(Tx_addr_0[1]),
        .I1(Tx_addr_0[3]),
        .I2(Tx_addr_0[0]),
        .I3(Tx_addr_0[2]),
        .I4(Tx_fifo_wr_d),
        .I5(Tx_fifo_wr),
        .O(\Addr_Counters[0].MUXCY_L_I_i_3__0_n_0 ));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \Addr_Counters[1].FDRE_I 
       (.C(s_axi_aclk),
        .CE(Tx_data_exists_sgl),
        .D(sum_A_2),
        .Q(Tx_addr_0[2]),
        .R(Tx_fifo_rst));
  LUT5 #(
    .INIT(32'h20228A88)) 
    \Addr_Counters[1].MUXCY_L_I_i_1__0 
       (.I0(\Addr_Counters[0].MUXCY_L_I_i_3__0_n_0 ),
        .I1(rdCntrFrmTxFifo),
        .I2(Tx_fifo_rd_d),
        .I3(Tx_fifo_rd),
        .I4(Tx_addr_0[2]),
        .O(S1_out));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \Addr_Counters[2].FDRE_I 
       (.C(s_axi_aclk),
        .CE(Tx_data_exists_sgl),
        .D(sum_A_1),
        .Q(Tx_addr_0[1]),
        .R(Tx_fifo_rst));
  LUT5 #(
    .INIT(32'h20228A88)) 
    \Addr_Counters[2].MUXCY_L_I_i_1__0 
       (.I0(\Addr_Counters[0].MUXCY_L_I_i_3__0_n_0 ),
        .I1(rdCntrFrmTxFifo),
        .I2(Tx_fifo_rd_d),
        .I3(Tx_fifo_rd),
        .I4(Tx_addr_0[1]),
        .O(S0_out));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \Addr_Counters[3].FDRE_I 
       (.C(s_axi_aclk),
        .CE(Tx_data_exists_sgl),
        .D(sum_A_0),
        .Q(Tx_addr_0[0]),
        .R(Tx_fifo_rst));
  LUT5 #(
    .INIT(32'h20228A88)) 
    \Addr_Counters[3].XORCY_I_i_1__0 
       (.I0(\Addr_Counters[0].MUXCY_L_I_i_3__0_n_0 ),
        .I1(rdCntrFrmTxFifo),
        .I2(Tx_fifo_rd_d),
        .I3(Tx_fifo_rd),
        .I4(Tx_addr_0[0]),
        .O(\Addr_Counters[3].XORCY_I_i_1__0_n_0 ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    Data_Exists_DFF
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(D),
        .Q(Tx_data_exists_sgl),
        .R(Tx_fifo_rst));
  LUT5 #(
    .INIT(32'hFFF20202)) 
    Data_Exists_DFF_i_1__0
       (.I0(Tx_fifo_wr),
        .I1(Tx_fifo_wr_d),
        .I2(\FIFO_GEN_DTR.dtre_i_i_2_n_0 ),
        .I3(\Addr_Counters[0].MUXCY_L_I_1 ),
        .I4(Tx_data_exists_sgl),
        .O(D));
  LUT1 #(
    .INIT(2'h1)) 
    \FIFO_GEN_DTR.IIC2Bus_IntrEvent[7]_i_1 
       (.I0(Tx_addr_0[0]),
        .O(p_0_in));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT5 #(
    .INIT(32'h555555D5)) 
    \FIFO_GEN_DTR.dtre_i_i_1 
       (.I0(Tx_data_exists_sgl),
        .I1(Tx_fifo_data_0[0]),
        .I2(dynamic_MSMS[1]),
        .I3(dynamic_MSMS[0]),
        .I4(\FIFO_GEN_DTR.dtre_i_i_2_n_0 ),
        .O(Data_Exists_DFF_0));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \FIFO_GEN_DTR.dtre_i_i_2 
       (.I0(Tx_addr_0[2]),
        .I1(Tx_addr_0[0]),
        .I2(Tx_addr_0[3]),
        .I3(Tx_addr_0[1]),
        .O(\FIFO_GEN_DTR.dtre_i_i_2_n_0 ));
  (* box_type = "PRIMITIVE" *) 
  (* srl_bus_name = "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_I/FIFO_RAM " *) 
  (* srl_name = "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_I/FIFO_RAM[0].SRL16E_I " *) 
  SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
    \FIFO_RAM[0].SRL16E_I 
       (.A0(Tx_addr_0[3]),
        .A1(Tx_addr_0[2]),
        .A2(Tx_addr_0[1]),
        .A3(Tx_addr_0[0]),
        .CE(CI),
        .CLK(s_axi_aclk),
        .D(s_axi_wdata[7]),
        .Q(Tx_fifo_data_0[7]));
  (* box_type = "PRIMITIVE" *) 
  (* srl_bus_name = "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_I/FIFO_RAM " *) 
  (* srl_name = "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_I/FIFO_RAM[1].SRL16E_I " *) 
  SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
    \FIFO_RAM[1].SRL16E_I 
       (.A0(Tx_addr_0[3]),
        .A1(Tx_addr_0[2]),
        .A2(Tx_addr_0[1]),
        .A3(Tx_addr_0[0]),
        .CE(CI),
        .CLK(s_axi_aclk),
        .D(s_axi_wdata[6]),
        .Q(Tx_fifo_data_0[6]));
  (* box_type = "PRIMITIVE" *) 
  (* srl_bus_name = "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_I/FIFO_RAM " *) 
  (* srl_name = "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_I/FIFO_RAM[2].SRL16E_I " *) 
  SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
    \FIFO_RAM[2].SRL16E_I 
       (.A0(Tx_addr_0[3]),
        .A1(Tx_addr_0[2]),
        .A2(Tx_addr_0[1]),
        .A3(Tx_addr_0[0]),
        .CE(CI),
        .CLK(s_axi_aclk),
        .D(s_axi_wdata[5]),
        .Q(Tx_fifo_data_0[5]));
  (* box_type = "PRIMITIVE" *) 
  (* srl_bus_name = "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_I/FIFO_RAM " *) 
  (* srl_name = "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_I/FIFO_RAM[3].SRL16E_I " *) 
  SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
    \FIFO_RAM[3].SRL16E_I 
       (.A0(Tx_addr_0[3]),
        .A1(Tx_addr_0[2]),
        .A2(Tx_addr_0[1]),
        .A3(Tx_addr_0[0]),
        .CE(CI),
        .CLK(s_axi_aclk),
        .D(s_axi_wdata[4]),
        .Q(Tx_fifo_data_0[4]));
  (* box_type = "PRIMITIVE" *) 
  (* srl_bus_name = "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_I/FIFO_RAM " *) 
  (* srl_name = "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_I/FIFO_RAM[4].SRL16E_I " *) 
  SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
    \FIFO_RAM[4].SRL16E_I 
       (.A0(Tx_addr_0[3]),
        .A1(Tx_addr_0[2]),
        .A2(Tx_addr_0[1]),
        .A3(Tx_addr_0[0]),
        .CE(CI),
        .CLK(s_axi_aclk),
        .D(s_axi_wdata[3]),
        .Q(Tx_fifo_data_0[3]));
  (* box_type = "PRIMITIVE" *) 
  (* srl_bus_name = "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_I/FIFO_RAM " *) 
  (* srl_name = "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_I/FIFO_RAM[5].SRL16E_I " *) 
  SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
    \FIFO_RAM[5].SRL16E_I 
       (.A0(Tx_addr_0[3]),
        .A1(Tx_addr_0[2]),
        .A2(Tx_addr_0[1]),
        .A3(Tx_addr_0[0]),
        .CE(CI),
        .CLK(s_axi_aclk),
        .D(s_axi_wdata[2]),
        .Q(Tx_fifo_data_0[2]));
  (* box_type = "PRIMITIVE" *) 
  (* srl_bus_name = "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_I/FIFO_RAM " *) 
  (* srl_name = "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_I/FIFO_RAM[6].SRL16E_I " *) 
  SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
    \FIFO_RAM[6].SRL16E_I 
       (.A0(Tx_addr_0[3]),
        .A1(Tx_addr_0[2]),
        .A2(Tx_addr_0[1]),
        .A3(Tx_addr_0[0]),
        .CE(CI),
        .CLK(s_axi_aclk),
        .D(s_axi_wdata[1]),
        .Q(Tx_fifo_data_0[1]));
  (* box_type = "PRIMITIVE" *) 
  (* srl_bus_name = "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_I/FIFO_RAM " *) 
  (* srl_name = "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_I/FIFO_RAM[7].SRL16E_I " *) 
  SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
    \FIFO_RAM[7].SRL16E_I 
       (.A0(Tx_addr_0[3]),
        .A1(Tx_addr_0[2]),
        .A2(Tx_addr_0[1]),
        .A3(Tx_addr_0[0]),
        .CE(CI),
        .CLK(s_axi_aclk),
        .D(s_axi_wdata[0]),
        .Q(Tx_fifo_data_0[0]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT5 #(
    .INIT(32'h10FFFFFF)) 
    \cr_i[5]_i_2 
       (.I0(\FIFO_GEN_DTR.dtre_i_i_2_n_0 ),
        .I1(dynamic_MSMS[0]),
        .I2(Tx_fifo_data_0[0]),
        .I3(Tx_data_exists_sgl),
        .I4(dynamic_MSMS[1]),
        .O(\FIFO_RAM[0].SRL16E_I_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \data_int[0]_i_1 
       (.I0(Tx_fifo_data_0[0]),
        .I1(shift_reg_ld),
        .I2(\data_int_reg[0] ),
        .O(\FIFO_RAM[7].SRL16E_I_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    rdCntrFrmTxFifo_i_1
       (.I0(Data_Exists_DFF_0),
        .I1(callingReadAccess),
        .I2(earlyAckHdr),
        .O(rdCntrFrmTxFifo0));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \sr_i[3]_i_1 
       (.I0(Tx_addr_0[2]),
        .I1(Tx_addr_0[0]),
        .I2(Tx_addr_0[3]),
        .I3(Tx_addr_0[1]),
        .O(\Addr_Counters[1].FDRE_I_0 ));
endmodule

(* ORIG_REF_NAME = "SRL_FIFO" *) 
module zxnexys_zxrtc_0_0_SRL_FIFO__parameterized0
   (Data_Exists_DFF_0,
    dynamic_MSMS,
    \FIFO_RAM[1].SRL16E_I_0 ,
    \Addr_Counters[1].FDRE_I_0 ,
    Tx_fifo_rst,
    D,
    s_axi_aclk,
    ctrlFifoDin,
    rdCntrFrmTxFifo,
    Tx_fifo_rd_d,
    Tx_fifo_rd,
    \Addr_Counters[0].MUXCY_L_I_0 ,
    \Addr_Counters[0].MUXCY_L_I_1 ,
    \cr_i_reg[2] );
  output Data_Exists_DFF_0;
  output [0:1]dynamic_MSMS;
  output \FIFO_RAM[1].SRL16E_I_0 ;
  output \Addr_Counters[1].FDRE_I_0 ;
  input Tx_fifo_rst;
  input D;
  input s_axi_aclk;
  input [0:1]ctrlFifoDin;
  input rdCntrFrmTxFifo;
  input Tx_fifo_rd_d;
  input Tx_fifo_rd;
  input \Addr_Counters[0].MUXCY_L_I_0 ;
  input \Addr_Counters[0].MUXCY_L_I_1 ;
  input \cr_i_reg[2] ;

  wire \Addr_Counters[0].FDRE_I_n_0 ;
  wire \Addr_Counters[0].MUXCY_L_I_0 ;
  wire \Addr_Counters[0].MUXCY_L_I_1 ;
  wire \Addr_Counters[0].MUXCY_L_I_i_3_n_0 ;
  wire \Addr_Counters[1].FDRE_I_0 ;
  wire \Addr_Counters[1].FDRE_I_n_0 ;
  wire \Addr_Counters[2].FDRE_I_n_0 ;
  wire \Addr_Counters[3].FDRE_I_n_0 ;
  wire \Addr_Counters[3].XORCY_I_i_1_n_0 ;
  wire CI;
  wire D;
  wire Data_Exists_DFF_0;
  wire \FIFO_RAM[1].SRL16E_I_0 ;
  wire S;
  wire S0_out;
  wire S1_out;
  wire Tx_fifo_rd;
  wire Tx_fifo_rd_d;
  wire Tx_fifo_rst;
  wire addr_cy_1;
  wire addr_cy_2;
  wire addr_cy_3;
  wire \cr_i_reg[2] ;
  wire [0:1]ctrlFifoDin;
  wire [0:1]dynamic_MSMS;
  wire rdCntrFrmTxFifo;
  wire s_axi_aclk;
  wire sum_A_0;
  wire sum_A_1;
  wire sum_A_2;
  wire sum_A_3;
  wire [3:3]\NLW_Addr_Counters[0].MUXCY_L_I_CARRY4_CO_UNCONNECTED ;
  wire [3:3]\NLW_Addr_Counters[0].MUXCY_L_I_CARRY4_DI_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \Addr_Counters[0].FDRE_I 
       (.C(s_axi_aclk),
        .CE(Data_Exists_DFF_0),
        .D(sum_A_3),
        .Q(\Addr_Counters[0].FDRE_I_n_0 ),
        .R(Tx_fifo_rst));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \Addr_Counters[0].MUXCY_L_I_CARRY4 
       (.CI(1'b0),
        .CO({\NLW_Addr_Counters[0].MUXCY_L_I_CARRY4_CO_UNCONNECTED [3],addr_cy_1,addr_cy_2,addr_cy_3}),
        .CYINIT(CI),
        .DI({\NLW_Addr_Counters[0].MUXCY_L_I_CARRY4_DI_UNCONNECTED [3],\Addr_Counters[2].FDRE_I_n_0 ,\Addr_Counters[1].FDRE_I_n_0 ,\Addr_Counters[0].FDRE_I_n_0 }),
        .O({sum_A_0,sum_A_1,sum_A_2,sum_A_3}),
        .S({\Addr_Counters[3].XORCY_I_i_1_n_0 ,S0_out,S1_out,S}));
  LUT5 #(
    .INIT(32'h20228A88)) 
    \Addr_Counters[0].MUXCY_L_I_i_1 
       (.I0(\Addr_Counters[0].MUXCY_L_I_i_3_n_0 ),
        .I1(rdCntrFrmTxFifo),
        .I2(Tx_fifo_rd_d),
        .I3(Tx_fifo_rd),
        .I4(\Addr_Counters[0].FDRE_I_n_0 ),
        .O(S));
  LUT6 #(
    .INIT(64'h2AAAAAAAAAAAAAAA)) 
    \Addr_Counters[0].MUXCY_L_I_i_2 
       (.I0(\Addr_Counters[0].MUXCY_L_I_0 ),
        .I1(\Addr_Counters[2].FDRE_I_n_0 ),
        .I2(\Addr_Counters[3].FDRE_I_n_0 ),
        .I3(\Addr_Counters[1].FDRE_I_n_0 ),
        .I4(\Addr_Counters[0].FDRE_I_n_0 ),
        .I5(\Addr_Counters[0].MUXCY_L_I_1 ),
        .O(CI));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \Addr_Counters[0].MUXCY_L_I_i_3 
       (.I0(\Addr_Counters[0].MUXCY_L_I_0 ),
        .I1(\Addr_Counters[2].FDRE_I_n_0 ),
        .I2(\Addr_Counters[0].FDRE_I_n_0 ),
        .I3(\Addr_Counters[3].FDRE_I_n_0 ),
        .I4(\Addr_Counters[1].FDRE_I_n_0 ),
        .O(\Addr_Counters[0].MUXCY_L_I_i_3_n_0 ));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \Addr_Counters[1].FDRE_I 
       (.C(s_axi_aclk),
        .CE(Data_Exists_DFF_0),
        .D(sum_A_2),
        .Q(\Addr_Counters[1].FDRE_I_n_0 ),
        .R(Tx_fifo_rst));
  LUT5 #(
    .INIT(32'h20228A88)) 
    \Addr_Counters[1].MUXCY_L_I_i_1 
       (.I0(\Addr_Counters[0].MUXCY_L_I_i_3_n_0 ),
        .I1(rdCntrFrmTxFifo),
        .I2(Tx_fifo_rd_d),
        .I3(Tx_fifo_rd),
        .I4(\Addr_Counters[1].FDRE_I_n_0 ),
        .O(S1_out));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \Addr_Counters[2].FDRE_I 
       (.C(s_axi_aclk),
        .CE(Data_Exists_DFF_0),
        .D(sum_A_1),
        .Q(\Addr_Counters[2].FDRE_I_n_0 ),
        .R(Tx_fifo_rst));
  LUT5 #(
    .INIT(32'h20228A88)) 
    \Addr_Counters[2].MUXCY_L_I_i_1 
       (.I0(\Addr_Counters[0].MUXCY_L_I_i_3_n_0 ),
        .I1(rdCntrFrmTxFifo),
        .I2(Tx_fifo_rd_d),
        .I3(Tx_fifo_rd),
        .I4(\Addr_Counters[2].FDRE_I_n_0 ),
        .O(S0_out));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \Addr_Counters[3].FDRE_I 
       (.C(s_axi_aclk),
        .CE(Data_Exists_DFF_0),
        .D(sum_A_0),
        .Q(\Addr_Counters[3].FDRE_I_n_0 ),
        .R(Tx_fifo_rst));
  LUT5 #(
    .INIT(32'h20228A88)) 
    \Addr_Counters[3].XORCY_I_i_1 
       (.I0(\Addr_Counters[0].MUXCY_L_I_i_3_n_0 ),
        .I1(rdCntrFrmTxFifo),
        .I2(Tx_fifo_rd_d),
        .I3(Tx_fifo_rd),
        .I4(\Addr_Counters[3].FDRE_I_n_0 ),
        .O(\Addr_Counters[3].XORCY_I_i_1_n_0 ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    Data_Exists_DFF
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(D),
        .Q(Data_Exists_DFF_0),
        .R(Tx_fifo_rst));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    Data_Exists_DFF_i_3
       (.I0(\Addr_Counters[1].FDRE_I_n_0 ),
        .I1(\Addr_Counters[3].FDRE_I_n_0 ),
        .I2(\Addr_Counters[0].FDRE_I_n_0 ),
        .I3(\Addr_Counters[2].FDRE_I_n_0 ),
        .O(\Addr_Counters[1].FDRE_I_0 ));
  (* box_type = "PRIMITIVE" *) 
  (* srl_bus_name = "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_CTRL_I/FIFO_RAM " *) 
  (* srl_name = "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_CTRL_I/FIFO_RAM[0].SRL16E_I " *) 
  SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
    \FIFO_RAM[0].SRL16E_I 
       (.A0(\Addr_Counters[0].FDRE_I_n_0 ),
        .A1(\Addr_Counters[1].FDRE_I_n_0 ),
        .A2(\Addr_Counters[2].FDRE_I_n_0 ),
        .A3(\Addr_Counters[3].FDRE_I_n_0 ),
        .CE(CI),
        .CLK(s_axi_aclk),
        .D(ctrlFifoDin[0]),
        .Q(dynamic_MSMS[0]));
  (* box_type = "PRIMITIVE" *) 
  (* srl_bus_name = "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_CTRL_I/FIFO_RAM " *) 
  (* srl_name = "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_CTRL_I/FIFO_RAM[1].SRL16E_I " *) 
  SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
    \FIFO_RAM[1].SRL16E_I 
       (.A0(\Addr_Counters[0].FDRE_I_n_0 ),
        .A1(\Addr_Counters[1].FDRE_I_n_0 ),
        .A2(\Addr_Counters[2].FDRE_I_n_0 ),
        .A3(\Addr_Counters[3].FDRE_I_n_0 ),
        .CE(CI),
        .CLK(s_axi_aclk),
        .D(ctrlFifoDin[1]),
        .Q(dynamic_MSMS[1]));
  LUT4 #(
    .INIT(16'hFDFF)) 
    \cr_i[2]_i_2 
       (.I0(dynamic_MSMS[1]),
        .I1(\cr_i_reg[2] ),
        .I2(Tx_fifo_rd_d),
        .I3(Tx_fifo_rd),
        .O(\FIFO_RAM[1].SRL16E_I_0 ));
endmodule

(* ORIG_REF_NAME = "address_decoder" *) 
module zxnexys_zxrtc_0_0_address_decoder
   (\GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_0 ,
    Bus_RNW_reg_reg_0,
    is_write_reg,
    is_read_reg,
    irpt_wrack,
    E,
    \WDATA_reg[5] ,
    Bus2IIC_WrCE,
    reset_trig0,
    sw_rst_cond,
    D,
    Bus2IIC_RdCE,
    \WDATA_reg[0] ,
    AXI_IP2Bus_WrAck20,
    AXI_IP2Bus_RdAck20,
    Q,
    s_axi_aclk,
    \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 ,
    s_axi_aresetn,
    \MEM_DECODE_GEN[2].cs_out_i_reg[2]_1 ,
    AXI_IP2Bus_RdAck1,
    AXI_IP2Bus_RdAck2,
    \MEM_DECODE_GEN[2].cs_out_i_reg[2]_2 ,
    AXI_IP2Bus_WrAck1,
    AXI_IP2Bus_WrAck2,
    s_axi_arready_INST_0_0,
    s_axi_wdata,
    \cr_i_reg[2] ,
    \cr_i_reg[2]_0 ,
    firstDynStartSeen,
    \cr_i_reg[2]_1 ,
    cr_txModeSelect_set,
    cr_txModeSelect_clr,
    sw_rst_cond_d1,
    \s_axi_rdata_i_reg[1] ,
    \s_axi_rdata_i_reg[1]_0 ,
    \s_axi_rdata_i_reg[1]_1 ,
    \s_axi_rdata_i_reg[2] ,
    p_1_in13_in,
    \s_axi_rdata_i_reg[7] ,
    p_1_in10_in,
    \s_axi_rdata_i_reg[3] ,
    \s_axi_rdata_i_reg[3]_0 ,
    \s_axi_rdata_i_reg[3]_1 ,
    \s_axi_rdata_i_reg[0] ,
    \s_axi_rdata_i_reg[0]_0 ,
    p_1_in16_in,
    \s_axi_rdata_i_reg[4] ,
    p_1_in7_in,
    \s_axi_rdata_i_reg[5] ,
    p_1_in4_in,
    \s_axi_rdata_i_reg[6] ,
    p_1_in1_in,
    \s_axi_rdata_i_reg[7]_0 ,
    p_1_in,
    \GPO_GEN.gpo_i_reg[31] ,
    AXI_IP2Bus_WrAck2_reg);
  output \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_0 ;
  output Bus_RNW_reg_reg_0;
  output is_write_reg;
  output is_read_reg;
  output irpt_wrack;
  output [0:0]E;
  output [1:0]\WDATA_reg[5] ;
  output [6:0]Bus2IIC_WrCE;
  output reset_trig0;
  output sw_rst_cond;
  output [7:0]D;
  output [0:0]Bus2IIC_RdCE;
  output \WDATA_reg[0] ;
  output AXI_IP2Bus_WrAck20;
  output AXI_IP2Bus_RdAck20;
  input Q;
  input s_axi_aclk;
  input [4:0]\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 ;
  input s_axi_aresetn;
  input \MEM_DECODE_GEN[2].cs_out_i_reg[2]_1 ;
  input AXI_IP2Bus_RdAck1;
  input AXI_IP2Bus_RdAck2;
  input \MEM_DECODE_GEN[2].cs_out_i_reg[2]_2 ;
  input AXI_IP2Bus_WrAck1;
  input AXI_IP2Bus_WrAck2;
  input [3:0]s_axi_arready_INST_0_0;
  input [4:0]s_axi_wdata;
  input [0:0]\cr_i_reg[2] ;
  input [1:0]\cr_i_reg[2]_0 ;
  input firstDynStartSeen;
  input \cr_i_reg[2]_1 ;
  input cr_txModeSelect_set;
  input cr_txModeSelect_clr;
  input sw_rst_cond_d1;
  input \s_axi_rdata_i_reg[1] ;
  input \s_axi_rdata_i_reg[1]_0 ;
  input \s_axi_rdata_i_reg[1]_1 ;
  input \s_axi_rdata_i_reg[2] ;
  input p_1_in13_in;
  input [7:0]\s_axi_rdata_i_reg[7] ;
  input p_1_in10_in;
  input \s_axi_rdata_i_reg[3] ;
  input \s_axi_rdata_i_reg[3]_0 ;
  input \s_axi_rdata_i_reg[3]_1 ;
  input \s_axi_rdata_i_reg[0] ;
  input \s_axi_rdata_i_reg[0]_0 ;
  input p_1_in16_in;
  input \s_axi_rdata_i_reg[4] ;
  input p_1_in7_in;
  input \s_axi_rdata_i_reg[5] ;
  input p_1_in4_in;
  input \s_axi_rdata_i_reg[6] ;
  input p_1_in1_in;
  input \s_axi_rdata_i_reg[7]_0 ;
  input p_1_in;
  input \GPO_GEN.gpo_i_reg[31] ;
  input AXI_IP2Bus_WrAck2_reg;

  wire [2:0]AXI_Bus2IP_CS;
  wire AXI_IP2Bus_RdAck1;
  wire AXI_IP2Bus_RdAck2;
  wire AXI_IP2Bus_RdAck20;
  wire AXI_IP2Bus_WrAck1;
  wire AXI_IP2Bus_WrAck2;
  wire AXI_IP2Bus_WrAck20;
  wire AXI_IP2Bus_WrAck2_reg;
  wire [0:0]Bus2IIC_RdCE;
  wire [6:0]Bus2IIC_WrCE;
  wire Bus_RNW_reg_i_1_n_0;
  wire Bus_RNW_reg_reg_0;
  wire [7:0]D;
  wire [0:0]E;
  wire \GEN_BKEND_CE_REGISTERS[34].ce_out_i_reg_n_0_[34] ;
  wire \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_0 ;
  wire \GPO_GEN.gpo_i_reg[31] ;
  wire \MEM_DECODE_GEN[1].GEN_FOR_MULTI_CS.MEM_SELECT_I/CS ;
  wire [4:0]\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 ;
  wire \MEM_DECODE_GEN[2].cs_out_i_reg[2]_1 ;
  wire \MEM_DECODE_GEN[2].cs_out_i_reg[2]_2 ;
  wire Q;
  wire \WDATA_reg[0] ;
  wire [1:0]\WDATA_reg[5] ;
  wire ce_expnd_i_0;
  wire ce_expnd_i_1;
  wire ce_expnd_i_14;
  wire ce_expnd_i_15;
  wire ce_expnd_i_16;
  wire ce_expnd_i_17;
  wire ce_expnd_i_24;
  wire ce_expnd_i_26;
  wire ce_expnd_i_6;
  wire ce_expnd_i_7;
  wire ce_expnd_i_8;
  wire ce_expnd_i_9;
  wire [0:0]\cr_i_reg[2] ;
  wire [1:0]\cr_i_reg[2]_0 ;
  wire \cr_i_reg[2]_1 ;
  wire cr_txModeSelect_clr;
  wire cr_txModeSelect_set;
  wire cs_ce_clr;
  wire firstDynStartSeen;
  wire irpt_wrack;
  wire is_read_reg;
  wire is_write_reg;
  wire p_14_in;
  wire p_15_in;
  wire p_16_in;
  wire p_17_in;
  wire p_18_in;
  wire p_1_in;
  wire p_1_in10_in;
  wire p_1_in13_in;
  wire p_1_in16_in;
  wire p_1_in1_in;
  wire p_1_in4_in;
  wire p_1_in7_in;
  wire p_1_in_0;
  wire p_24_in;
  wire p_6_in;
  wire p_7_in;
  wire p_8_in;
  wire p_9_in;
  wire pselect_hit_i_2;
  wire reset_trig0;
  wire s_axi_aclk;
  wire s_axi_aresetn;
  wire [3:0]s_axi_arready_INST_0_0;
  wire \s_axi_rdata_i[1]_i_5_n_0 ;
  wire \s_axi_rdata_i[3]_i_2_n_0 ;
  wire \s_axi_rdata_i[7]_i_3_n_0 ;
  wire \s_axi_rdata_i[7]_i_4_n_0 ;
  wire \s_axi_rdata_i[7]_i_5_n_0 ;
  wire \s_axi_rdata_i[7]_i_8_n_0 ;
  wire \s_axi_rdata_i_reg[0] ;
  wire \s_axi_rdata_i_reg[0]_0 ;
  wire \s_axi_rdata_i_reg[1] ;
  wire \s_axi_rdata_i_reg[1]_0 ;
  wire \s_axi_rdata_i_reg[1]_1 ;
  wire \s_axi_rdata_i_reg[2] ;
  wire \s_axi_rdata_i_reg[3] ;
  wire \s_axi_rdata_i_reg[3]_0 ;
  wire \s_axi_rdata_i_reg[3]_1 ;
  wire \s_axi_rdata_i_reg[4] ;
  wire \s_axi_rdata_i_reg[5] ;
  wire \s_axi_rdata_i_reg[6] ;
  wire [7:0]\s_axi_rdata_i_reg[7] ;
  wire \s_axi_rdata_i_reg[7]_0 ;
  wire [4:0]s_axi_wdata;
  wire s_axi_wready_INST_0_i_1_n_0;
  wire sw_rst_cond;
  wire sw_rst_cond_d1;

  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT4 #(
    .INIT(16'hFE00)) 
    AXI_IP2Bus_RdAck2_i_1
       (.I0(p_18_in),
        .I1(AXI_Bus2IP_CS[2]),
        .I2(AXI_Bus2IP_CS[0]),
        .I3(AXI_IP2Bus_WrAck2_reg),
        .O(AXI_IP2Bus_RdAck20));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT4 #(
    .INIT(16'h00FE)) 
    AXI_IP2Bus_WrAck2_i_1
       (.I0(p_18_in),
        .I1(AXI_Bus2IP_CS[2]),
        .I2(AXI_Bus2IP_CS[0]),
        .I3(AXI_IP2Bus_WrAck2_reg),
        .O(AXI_IP2Bus_WrAck20));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    Bus_RNW_reg_i_1
       (.I0(AXI_IP2Bus_WrAck2_reg),
        .I1(Q),
        .I2(Bus_RNW_reg_reg_0),
        .O(Bus_RNW_reg_i_1_n_0));
  FDRE Bus_RNW_reg_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Bus_RNW_reg_i_1_n_0),
        .Q(Bus_RNW_reg_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \FIFO_GEN_DTR.Tx_fifo_wr_i_1 
       (.I0(p_15_in),
        .I1(Bus_RNW_reg_reg_0),
        .O(Bus2IIC_WrCE[5]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT5 #(
    .INIT(32'h00040000)) 
    \GEN_BKEND_CE_REGISTERS[10].ce_out_i[10]_i_1 
       (.I0(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [0]),
        .I1(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [2]),
        .I2(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [4]),
        .I3(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [3]),
        .I4(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [1]),
        .O(ce_expnd_i_24));
  FDRE \GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg[10] 
       (.C(s_axi_aclk),
        .CE(Q),
        .D(ce_expnd_i_24),
        .Q(p_24_in),
        .R(cs_ce_clr));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT5 #(
    .INIT(32'h00000100)) 
    \GEN_BKEND_CE_REGISTERS[16].ce_out_i[16]_i_1 
       (.I0(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [0]),
        .I1(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [1]),
        .I2(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [4]),
        .I3(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [3]),
        .I4(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [2]),
        .O(\MEM_DECODE_GEN[1].GEN_FOR_MULTI_CS.MEM_SELECT_I/CS ));
  FDRE \GEN_BKEND_CE_REGISTERS[16].ce_out_i_reg[16] 
       (.C(s_axi_aclk),
        .CE(Q),
        .D(\MEM_DECODE_GEN[1].GEN_FOR_MULTI_CS.MEM_SELECT_I/CS ),
        .Q(p_18_in),
        .R(cs_ce_clr));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT5 #(
    .INIT(32'h00000004)) 
    \GEN_BKEND_CE_REGISTERS[17].ce_out_i[17]_i_1 
       (.I0(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [2]),
        .I1(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [4]),
        .I2(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [0]),
        .I3(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [1]),
        .I4(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [3]),
        .O(ce_expnd_i_17));
  FDRE \GEN_BKEND_CE_REGISTERS[17].ce_out_i_reg[17] 
       (.C(s_axi_aclk),
        .CE(Q),
        .D(ce_expnd_i_17),
        .Q(p_17_in),
        .R(cs_ce_clr));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT5 #(
    .INIT(32'h00000040)) 
    \GEN_BKEND_CE_REGISTERS[18].ce_out_i[18]_i_1 
       (.I0(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [1]),
        .I1(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [0]),
        .I2(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [4]),
        .I3(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [2]),
        .I4(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [3]),
        .O(ce_expnd_i_16));
  FDRE \GEN_BKEND_CE_REGISTERS[18].ce_out_i_reg[18] 
       (.C(s_axi_aclk),
        .CE(Q),
        .D(ce_expnd_i_16),
        .Q(p_16_in),
        .R(cs_ce_clr));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT5 #(
    .INIT(32'h00000400)) 
    \GEN_BKEND_CE_REGISTERS[19].ce_out_i[19]_i_1 
       (.I0(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [2]),
        .I1(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [4]),
        .I2(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [3]),
        .I3(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [1]),
        .I4(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [0]),
        .O(ce_expnd_i_15));
  FDRE \GEN_BKEND_CE_REGISTERS[19].ce_out_i_reg[19] 
       (.C(s_axi_aclk),
        .CE(Q),
        .D(ce_expnd_i_15),
        .Q(p_15_in),
        .R(cs_ce_clr));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT5 #(
    .INIT(32'h04000000)) 
    \GEN_BKEND_CE_REGISTERS[20].ce_out_i[20]_i_1 
       (.I0(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [2]),
        .I1(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [4]),
        .I2(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [3]),
        .I3(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [1]),
        .I4(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [0]),
        .O(ce_expnd_i_14));
  FDRE \GEN_BKEND_CE_REGISTERS[20].ce_out_i_reg[20] 
       (.C(s_axi_aclk),
        .CE(Q),
        .D(ce_expnd_i_14),
        .Q(p_14_in),
        .R(cs_ce_clr));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT5 #(
    .INIT(32'h01000000)) 
    \GEN_BKEND_CE_REGISTERS[25].ce_out_i[25]_i_1 
       (.I0(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [0]),
        .I1(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [1]),
        .I2(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [3]),
        .I3(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [4]),
        .I4(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [2]),
        .O(ce_expnd_i_9));
  FDRE \GEN_BKEND_CE_REGISTERS[25].ce_out_i_reg[25] 
       (.C(s_axi_aclk),
        .CE(Q),
        .D(ce_expnd_i_9),
        .Q(p_9_in),
        .R(cs_ce_clr));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT5 #(
    .INIT(32'h04000000)) 
    \GEN_BKEND_CE_REGISTERS[26].ce_out_i[26]_i_1 
       (.I0(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [3]),
        .I1(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [2]),
        .I2(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [1]),
        .I3(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [0]),
        .I4(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [4]),
        .O(ce_expnd_i_8));
  FDRE \GEN_BKEND_CE_REGISTERS[26].ce_out_i_reg[26] 
       (.C(s_axi_aclk),
        .CE(Q),
        .D(ce_expnd_i_8),
        .Q(p_8_in),
        .R(cs_ce_clr));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT5 #(
    .INIT(32'h04000000)) 
    \GEN_BKEND_CE_REGISTERS[27].ce_out_i[27]_i_1 
       (.I0(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [3]),
        .I1(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [1]),
        .I2(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [0]),
        .I3(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [4]),
        .I4(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [2]),
        .O(ce_expnd_i_7));
  FDRE \GEN_BKEND_CE_REGISTERS[27].ce_out_i_reg[27] 
       (.C(s_axi_aclk),
        .CE(Q),
        .D(ce_expnd_i_7),
        .Q(p_7_in),
        .R(cs_ce_clr));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT5 #(
    .INIT(32'h40000000)) 
    \GEN_BKEND_CE_REGISTERS[28].ce_out_i[28]_i_1 
       (.I0(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [3]),
        .I1(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [1]),
        .I2(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [0]),
        .I3(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [4]),
        .I4(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [2]),
        .O(ce_expnd_i_6));
  FDRE \GEN_BKEND_CE_REGISTERS[28].ce_out_i_reg[28] 
       (.C(s_axi_aclk),
        .CE(Q),
        .D(ce_expnd_i_6),
        .Q(p_6_in),
        .R(cs_ce_clr));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT5 #(
    .INIT(32'h00000040)) 
    \GEN_BKEND_CE_REGISTERS[33].ce_out_i[33]_i_1 
       (.I0(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [2]),
        .I1(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [4]),
        .I2(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [3]),
        .I3(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [0]),
        .I4(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [1]),
        .O(ce_expnd_i_1));
  FDRE \GEN_BKEND_CE_REGISTERS[33].ce_out_i_reg[33] 
       (.C(s_axi_aclk),
        .CE(Q),
        .D(ce_expnd_i_1),
        .Q(p_1_in_0),
        .R(cs_ce_clr));
  LUT3 #(
    .INIT(8'hFB)) 
    \GEN_BKEND_CE_REGISTERS[34].ce_out_i[34]_i_1 
       (.I0(is_write_reg),
        .I1(s_axi_aresetn),
        .I2(is_read_reg),
        .O(cs_ce_clr));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT5 #(
    .INIT(32'h00004000)) 
    \GEN_BKEND_CE_REGISTERS[34].ce_out_i[34]_i_2 
       (.I0(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [1]),
        .I1(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [0]),
        .I2(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [4]),
        .I3(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [3]),
        .I4(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [2]),
        .O(ce_expnd_i_0));
  FDRE \GEN_BKEND_CE_REGISTERS[34].ce_out_i_reg[34] 
       (.C(s_axi_aclk),
        .CE(Q),
        .D(ce_expnd_i_0),
        .Q(\GEN_BKEND_CE_REGISTERS[34].ce_out_i_reg_n_0_[34] ),
        .R(cs_ce_clr));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT5 #(
    .INIT(32'h00010000)) 
    \GEN_BKEND_CE_REGISTERS[8].ce_out_i[8]_i_1 
       (.I0(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [0]),
        .I1(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [1]),
        .I2(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [4]),
        .I3(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [3]),
        .I4(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [2]),
        .O(ce_expnd_i_26));
  FDRE \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8] 
       (.C(s_axi_aclk),
        .CE(Q),
        .D(ce_expnd_i_26),
        .Q(\GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_0 ),
        .R(cs_ce_clr));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \GPO_GEN.gpo_i[31]_i_1 
       (.I0(s_axi_wdata[0]),
        .I1(p_8_in),
        .I2(Bus_RNW_reg_reg_0),
        .I3(\GPO_GEN.gpo_i_reg[31] ),
        .O(\WDATA_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \MEM_DECODE_GEN[0].cs_out_i[0]_i_1 
       (.I0(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [4]),
        .I1(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [3]),
        .O(pselect_hit_i_2));
  FDRE \MEM_DECODE_GEN[0].cs_out_i_reg[0] 
       (.C(s_axi_aclk),
        .CE(Q),
        .D(pselect_hit_i_2),
        .Q(AXI_Bus2IP_CS[2]),
        .R(cs_ce_clr));
  FDRE \MEM_DECODE_GEN[2].cs_out_i_reg[2] 
       (.C(s_axi_aclk),
        .CE(Q),
        .D(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [4]),
        .Q(AXI_Bus2IP_CS[0]),
        .R(cs_ce_clr));
  LUT2 #(
    .INIT(4'h8)) 
    \RD_FIFO_CNTRL.Rc_fifo_rd_i_1 
       (.I0(Bus_RNW_reg_reg_0),
        .I1(p_14_in),
        .O(Bus2IIC_RdCE));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \RD_FIFO_CNTRL.rc_fifo_pirq_i[4]_i_1 
       (.I0(p_9_in),
        .I1(Bus_RNW_reg_reg_0),
        .O(Bus2IIC_WrCE[4]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \cr_i[0]_i_1 
       (.I0(p_17_in),
        .I1(Bus_RNW_reg_reg_0),
        .O(Bus2IIC_WrCE[6]));
  LUT6 #(
    .INIT(64'h8B888B888BBB8B88)) 
    \cr_i[2]_i_1 
       (.I0(s_axi_wdata[4]),
        .I1(Bus2IIC_WrCE[6]),
        .I2(\cr_i_reg[2] ),
        .I3(\cr_i_reg[2]_0 [1]),
        .I4(firstDynStartSeen),
        .I5(\cr_i_reg[2]_1 ),
        .O(\WDATA_reg[5] [1]));
  LUT6 #(
    .INIT(64'h08080808FBFBFB08)) 
    \cr_i[4]_i_1 
       (.I0(s_axi_wdata[3]),
        .I1(p_17_in),
        .I2(Bus_RNW_reg_reg_0),
        .I3(\cr_i_reg[2]_0 [0]),
        .I4(cr_txModeSelect_set),
        .I5(cr_txModeSelect_clr),
        .O(\WDATA_reg[5] [0]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ip_irpt_enable_reg[7]_i_2 
       (.I0(p_24_in),
        .I1(Bus_RNW_reg_reg_0),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'h32)) 
    irpt_wrack_d1_i_1
       (.I0(\GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_0 ),
        .I1(Bus_RNW_reg_reg_0),
        .I2(p_24_in),
        .O(irpt_wrack));
  LUT2 #(
    .INIT(4'h2)) 
    reset_trig_i_1
       (.I0(sw_rst_cond),
        .I1(sw_rst_cond_d1),
        .O(reset_trig0));
  LUT4 #(
    .INIT(16'h4F44)) 
    s_axi_arready_INST_0
       (.I0(s_axi_wready_INST_0_i_1_n_0),
        .I1(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_1 ),
        .I2(AXI_IP2Bus_RdAck1),
        .I3(AXI_IP2Bus_RdAck2),
        .O(is_read_reg));
  LUT6 #(
    .INIT(64'hFFF888F888F888F8)) 
    \s_axi_rdata_i[0]_i_1 
       (.I0(\s_axi_rdata_i_reg[0] ),
        .I1(\s_axi_rdata_i[7]_i_3_n_0 ),
        .I2(\s_axi_rdata_i_reg[0]_0 ),
        .I3(\s_axi_rdata_i[7]_i_4_n_0 ),
        .I4(\s_axi_rdata_i[7]_i_5_n_0 ),
        .I5(\s_axi_rdata_i_reg[7] [0]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD5D0000)) 
    \s_axi_rdata_i[1]_i_1 
       (.I0(\s_axi_rdata_i_reg[1] ),
        .I1(\s_axi_rdata_i_reg[1]_0 ),
        .I2(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [0]),
        .I3(\s_axi_rdata_i_reg[1]_1 ),
        .I4(\s_axi_rdata_i[7]_i_3_n_0 ),
        .I5(\s_axi_rdata_i[1]_i_5_n_0 ),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT5 #(
    .INIT(32'hF0800080)) 
    \s_axi_rdata_i[1]_i_5 
       (.I0(\s_axi_rdata_i_reg[7] [1]),
        .I1(p_24_in),
        .I2(Bus_RNW_reg_reg_0),
        .I3(\GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_0 ),
        .I4(p_1_in16_in),
        .O(\s_axi_rdata_i[1]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFF444F444F444F4)) 
    \s_axi_rdata_i[2]_i_1 
       (.I0(\s_axi_rdata_i_reg[2] ),
        .I1(\s_axi_rdata_i[7]_i_3_n_0 ),
        .I2(p_1_in13_in),
        .I3(\s_axi_rdata_i[7]_i_4_n_0 ),
        .I4(\s_axi_rdata_i[7]_i_5_n_0 ),
        .I5(\s_axi_rdata_i_reg[7] [2]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hEFAAEAAAEAAAEAAA)) 
    \s_axi_rdata_i[3]_i_1 
       (.I0(\s_axi_rdata_i[3]_i_2_n_0 ),
        .I1(p_1_in10_in),
        .I2(\GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_0 ),
        .I3(Bus_RNW_reg_reg_0),
        .I4(p_24_in),
        .I5(\s_axi_rdata_i_reg[7] [3]),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hAAAA0200AAAA8A88)) 
    \s_axi_rdata_i[3]_i_2 
       (.I0(\s_axi_rdata_i[7]_i_3_n_0 ),
        .I1(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [0]),
        .I2(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [1]),
        .I3(\s_axi_rdata_i_reg[3] ),
        .I4(\s_axi_rdata_i_reg[3]_0 ),
        .I5(\s_axi_rdata_i_reg[3]_1 ),
        .O(\s_axi_rdata_i[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFF444F444F444F4)) 
    \s_axi_rdata_i[4]_i_1 
       (.I0(\s_axi_rdata_i_reg[4] ),
        .I1(\s_axi_rdata_i[7]_i_3_n_0 ),
        .I2(p_1_in7_in),
        .I3(\s_axi_rdata_i[7]_i_4_n_0 ),
        .I4(\s_axi_rdata_i[7]_i_5_n_0 ),
        .I5(\s_axi_rdata_i_reg[7] [4]),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hFFF444F444F444F4)) 
    \s_axi_rdata_i[5]_i_1 
       (.I0(\s_axi_rdata_i_reg[5] ),
        .I1(\s_axi_rdata_i[7]_i_3_n_0 ),
        .I2(p_1_in4_in),
        .I3(\s_axi_rdata_i[7]_i_4_n_0 ),
        .I4(\s_axi_rdata_i[7]_i_5_n_0 ),
        .I5(\s_axi_rdata_i_reg[7] [5]),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hFFF444F444F444F4)) 
    \s_axi_rdata_i[6]_i_1 
       (.I0(\s_axi_rdata_i_reg[6] ),
        .I1(\s_axi_rdata_i[7]_i_3_n_0 ),
        .I2(p_1_in1_in),
        .I3(\s_axi_rdata_i[7]_i_4_n_0 ),
        .I4(\s_axi_rdata_i[7]_i_5_n_0 ),
        .I5(\s_axi_rdata_i_reg[7] [6]),
        .O(D[6]));
  LUT6 #(
    .INIT(64'hFFF444F444F444F4)) 
    \s_axi_rdata_i[7]_i_1 
       (.I0(\s_axi_rdata_i_reg[7]_0 ),
        .I1(\s_axi_rdata_i[7]_i_3_n_0 ),
        .I2(p_1_in),
        .I3(\s_axi_rdata_i[7]_i_4_n_0 ),
        .I4(\s_axi_rdata_i[7]_i_5_n_0 ),
        .I5(\s_axi_rdata_i_reg[7] [7]),
        .O(D[7]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA8)) 
    \s_axi_rdata_i[7]_i_3 
       (.I0(Bus_RNW_reg_reg_0),
        .I1(\s_axi_rdata_i[7]_i_8_n_0 ),
        .I2(p_17_in),
        .I3(p_1_in_0),
        .I4(p_9_in),
        .I5(\GEN_BKEND_CE_REGISTERS[34].ce_out_i_reg_n_0_[34] ),
        .O(\s_axi_rdata_i[7]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \s_axi_rdata_i[7]_i_4 
       (.I0(Bus_RNW_reg_reg_0),
        .I1(\GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_0 ),
        .O(\s_axi_rdata_i[7]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axi_rdata_i[7]_i_5 
       (.I0(Bus_RNW_reg_reg_0),
        .I1(p_24_in),
        .O(\s_axi_rdata_i[7]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \s_axi_rdata_i[7]_i_8 
       (.I0(p_15_in),
        .I1(p_7_in),
        .I2(p_6_in),
        .I3(p_8_in),
        .I4(p_14_in),
        .I5(p_16_in),
        .O(\s_axi_rdata_i[7]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    s_axi_wready_INST_0
       (.I0(s_axi_wready_INST_0_i_1_n_0),
        .I1(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_2 ),
        .I2(AXI_IP2Bus_WrAck1),
        .I3(AXI_IP2Bus_WrAck2),
        .O(is_write_reg));
  LUT4 #(
    .INIT(16'hFFEF)) 
    s_axi_wready_INST_0_i_1
       (.I0(s_axi_arready_INST_0_0[1]),
        .I1(s_axi_arready_INST_0_0[0]),
        .I2(s_axi_arready_INST_0_0[3]),
        .I3(s_axi_arready_INST_0_0[2]),
        .O(s_axi_wready_INST_0_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000100000000000)) 
    sw_rst_cond_d1_i_1
       (.I0(s_axi_wdata[0]),
        .I1(Bus_RNW_reg_reg_0),
        .I2(p_18_in),
        .I3(s_axi_wdata[1]),
        .I4(s_axi_wdata[2]),
        .I5(s_axi_wdata[3]),
        .O(sw_rst_cond));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \timing_param_thddat_i[8]_i_1 
       (.I0(\GEN_BKEND_CE_REGISTERS[34].ce_out_i_reg_n_0_[34] ),
        .I1(Bus_RNW_reg_reg_0),
        .O(Bus2IIC_WrCE[0]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \timing_param_tlow_i[8]_i_1 
       (.I0(p_1_in_0),
        .I1(Bus_RNW_reg_reg_0),
        .O(Bus2IIC_WrCE[1]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \timing_param_tsusta_i[8]_i_1 
       (.I0(p_7_in),
        .I1(Bus_RNW_reg_reg_0),
        .O(Bus2IIC_WrCE[3]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \timing_param_tsusto_i[8]_i_1 
       (.I0(p_6_in),
        .I1(Bus_RNW_reg_reg_0),
        .O(Bus2IIC_WrCE[2]));
endmodule

(* ORIG_REF_NAME = "axi_controller" *) 
module zxnexys_zxrtc_0_0_axi_controller
   (BREADY_reg,
    s_axi_awvalid,
    s_axi_wvalid,
    RREADY_reg,
    s_axi_arvalid,
    wr_en,
    rd_en,
    Q,
    \AWADDR_reg[8] ,
    \WDATA_reg[9] ,
    \ARADDR_reg[8] ,
    \wr_data_reg[13]_0 ,
    \timeout_reg[13]_0 ,
    clk_peripheral,
    dout,
    wr_ack,
    reset,
    D,
    s_axi_bvalid,
    s_axi_wready,
    s_axi_rvalid,
    s_axi_arready,
    empty);
  output BREADY_reg;
  output s_axi_awvalid;
  output s_axi_wvalid;
  output RREADY_reg;
  output s_axi_arvalid;
  output wr_en;
  output rd_en;
  output [5:0]Q;
  output [4:0]\AWADDR_reg[8] ;
  output [9:0]\WDATA_reg[9] ;
  output [4:0]\ARADDR_reg[8] ;
  output [13:0]\wr_data_reg[13]_0 ;
  input \timeout_reg[13]_0 ;
  input clk_peripheral;
  input [14:0]dout;
  input wr_ack;
  input reset;
  input [7:0]D;
  input s_axi_bvalid;
  input s_axi_wready;
  input s_axi_rvalid;
  input s_axi_arready;
  input empty;

  wire [4:0]\ARADDR_reg[8] ;
  wire [4:0]\AWADDR_reg[8] ;
  wire BREADY_reg;
  wire [7:0]D;
  wire \FSM_sequential_cState[0]_i_10_n_0 ;
  wire \FSM_sequential_cState[0]_i_14_n_0 ;
  wire \FSM_sequential_cState[0]_i_2_n_0 ;
  wire \FSM_sequential_cState[0]_i_3_n_0 ;
  wire \FSM_sequential_cState[0]_i_6_n_0 ;
  wire \FSM_sequential_cState[0]_i_7_n_0 ;
  wire \FSM_sequential_cState[0]_i_8_n_0 ;
  wire \FSM_sequential_cState[0]_i_9_n_0 ;
  wire \FSM_sequential_cState[1]_i_3_n_0 ;
  wire \FSM_sequential_cState[1]_i_7_n_0 ;
  wire \FSM_sequential_cState[2]_i_4_n_0 ;
  wire \FSM_sequential_cState[2]_i_6_n_0 ;
  wire \FSM_sequential_cState[2]_i_7_n_0 ;
  wire \FSM_sequential_cState[2]_i_8_n_0 ;
  wire \FSM_sequential_cState[2]_i_9_n_0 ;
  wire \FSM_sequential_cState[3]_i_6_n_0 ;
  wire \FSM_sequential_cState[4]_i_2_n_0 ;
  wire \FSM_sequential_cState[4]_i_3_n_0 ;
  wire \FSM_sequential_cState[5]_i_3_n_0 ;
  wire \FSM_sequential_cState[5]_i_4_n_0 ;
  wire \FSM_sequential_cState[5]_i_5_n_0 ;
  wire \FSM_sequential_cState[5]_i_6_n_0 ;
  wire \FSM_sequential_cState[5]_i_7_n_0 ;
  wire \FSM_sequential_cState[5]_i_8_n_0 ;
  wire [5:0]Q;
  wire RREADY_reg;
  wire [9:0]\WDATA_reg[9] ;
  wire clk_peripheral;
  wire [14:0]dout;
  wire empty;
  wire [13:1]in18;
  wire [7:3]p_0_in;
  wire [13:0]p_1_in;
  wire rd_en;
  wire rd_en_i_1_n_0;
  wire rd_en_i_2_n_0;
  wire read_n_12;
  wire read_n_2;
  wire reset;
  wire [8:2]rtc_addro;
  wire \rtc_addro[8]_i_1_n_0 ;
  wire [8:2]rtc_addro_1;
  wire \rtc_data[7]_i_2_n_0 ;
  wire [9:0]rtc_dato;
  wire \rtc_dato[0]_i_2_n_0 ;
  wire \rtc_dato[1]_i_2_n_0 ;
  wire \rtc_dato[1]_i_3_n_0 ;
  wire \rtc_dato[2]_i_2_n_0 ;
  wire \rtc_dato[2]_i_3_n_0 ;
  wire \rtc_dato[3]_i_2_n_0 ;
  wire \rtc_dato[3]_i_3_n_0 ;
  wire \rtc_dato[4]_i_2_n_0 ;
  wire \rtc_dato[5]_i_2_n_0 ;
  wire \rtc_dato[5]_i_3_n_0 ;
  wire \rtc_dato[6]_i_2_n_0 ;
  wire \rtc_dato[6]_i_3_n_0 ;
  wire \rtc_dato[9]_i_1_n_0 ;
  wire [9:0]rtc_dato_0;
  wire rtc_rd_ack;
  wire rtc_rd_en_i_1_n_0;
  wire rtc_rd_en_i_2_n_0;
  wire rtc_rd_en_i_3_n_0;
  wire rtc_rd_en_reg_n_0;
  wire rtc_ready_i_3_n_0;
  wire rtc_ready_reg_n_0;
  wire rtc_rw;
  wire rtc_rw_reg_n_0;
  wire rtc_wr_ack;
  wire rtc_wr_en_i_1_n_0;
  wire rtc_wr_en_i_2_n_0;
  wire rtc_wr_en_i_3_n_0;
  wire rtc_wr_en_reg_n_0;
  wire s_axi_arready;
  wire s_axi_arvalid;
  wire s_axi_awvalid;
  wire s_axi_bvalid;
  wire s_axi_rvalid;
  wire s_axi_wready;
  wire s_axi_wvalid;
  wire [13:0]timeout;
  wire timeout0_carry__0_n_0;
  wire timeout0_carry__0_n_1;
  wire timeout0_carry__0_n_2;
  wire timeout0_carry__0_n_3;
  wire timeout0_carry__1_n_0;
  wire timeout0_carry__1_n_1;
  wire timeout0_carry__1_n_2;
  wire timeout0_carry__1_n_3;
  wire timeout0_carry_n_0;
  wire timeout0_carry_n_1;
  wire timeout0_carry_n_2;
  wire timeout0_carry_n_3;
  wire \timeout[0]_i_1_n_0 ;
  wire \timeout[13]_i_2_n_0 ;
  wire \timeout_reg[13]_0 ;
  wire wr_ack;
  wire [7:0]wr_data;
  wire \wr_data[13]_i_1_n_0 ;
  wire \wr_data[5]_i_2_n_0 ;
  wire \wr_data[6]_i_2_n_0 ;
  wire \wr_data[6]_i_3_n_0 ;
  wire \wr_data[6]_i_4_n_0 ;
  wire \wr_data[7]_i_2_n_0 ;
  wire [13:0]\wr_data_reg[13]_0 ;
  wire wr_en;
  wire wr_en_i_1_n_0;
  wire wr_en_i_2_n_0;
  wire write_n_10;
  wire write_n_11;
  wire write_n_4;
  wire write_n_5;
  wire write_n_6;
  wire write_n_7;
  wire write_n_8;
  wire write_n_9;
  wire [3:0]NLW_timeout0_carry__2_CO_UNCONNECTED;
  wire [3:1]NLW_timeout0_carry__2_O_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \FSM_sequential_cState[0]_i_10 
       (.I0(Q[2]),
        .I1(Q[4]),
        .O(\FSM_sequential_cState[0]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \FSM_sequential_cState[0]_i_14 
       (.I0(Q[5]),
        .I1(Q[4]),
        .O(\FSM_sequential_cState[0]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000100)) 
    \FSM_sequential_cState[0]_i_2 
       (.I0(rtc_rw_reg_n_0),
        .I1(Q[2]),
        .I2(Q[4]),
        .I3(Q[1]),
        .I4(Q[3]),
        .I5(Q[5]),
        .O(\FSM_sequential_cState[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF0DFF0DFF0DFFFF)) 
    \FSM_sequential_cState[0]_i_3 
       (.I0(\FSM_sequential_cState[0]_i_6_n_0 ),
        .I1(\FSM_sequential_cState[0]_i_7_n_0 ),
        .I2(Q[4]),
        .I3(\FSM_sequential_cState[0]_i_8_n_0 ),
        .I4(rtc_wr_en_reg_n_0),
        .I5(\FSM_sequential_cState[0]_i_9_n_0 ),
        .O(\FSM_sequential_cState[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFEFFFA3FFEFFFA0)) 
    \FSM_sequential_cState[0]_i_6 
       (.I0(rtc_wr_en_reg_n_0),
        .I1(Q[1]),
        .I2(Q[3]),
        .I3(Q[5]),
        .I4(Q[2]),
        .I5(empty),
        .O(\FSM_sequential_cState[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0535503053330030)) 
    \FSM_sequential_cState[0]_i_7 
       (.I0(rtc_rd_en_reg_n_0),
        .I1(rtc_wr_en_reg_n_0),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(Q[5]),
        .I5(Q[1]),
        .O(\FSM_sequential_cState[0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h00000000550D5555)) 
    \FSM_sequential_cState[0]_i_8 
       (.I0(rtc_wr_en_reg_n_0),
        .I1(Q[3]),
        .I2(rtc_rd_en_reg_n_0),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(\FSM_sequential_cState[0]_i_14_n_0 ),
        .O(\FSM_sequential_cState[0]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    \FSM_sequential_cState[0]_i_9 
       (.I0(Q[5]),
        .I1(Q[3]),
        .I2(Q[1]),
        .O(\FSM_sequential_cState[0]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h0070F0F00068D070)) 
    \FSM_sequential_cState[1]_i_3 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[4]),
        .I4(Q[5]),
        .I5(\FSM_sequential_cState[2]_i_8_n_0 ),
        .O(\FSM_sequential_cState[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF9FFFFFFFFFFF)) 
    \FSM_sequential_cState[1]_i_7 
       (.I0(Q[0]),
        .I1(Q[5]),
        .I2(Q[3]),
        .I3(Q[1]),
        .I4(Q[4]),
        .I5(Q[2]),
        .O(\FSM_sequential_cState[1]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF04FF00FF00FF)) 
    \FSM_sequential_cState[2]_i_4 
       (.I0(\FSM_sequential_cState[2]_i_8_n_0 ),
        .I1(Q[3]),
        .I2(\FSM_sequential_cState[2]_i_9_n_0 ),
        .I3(Q[2]),
        .I4(Q[4]),
        .I5(Q[5]),
        .O(\FSM_sequential_cState[2]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \FSM_sequential_cState[2]_i_6 
       (.I0(Q[4]),
        .I1(Q[3]),
        .O(\FSM_sequential_cState[2]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \FSM_sequential_cState[2]_i_7 
       (.I0(Q[3]),
        .I1(Q[5]),
        .O(\FSM_sequential_cState[2]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \FSM_sequential_cState[2]_i_8 
       (.I0(rtc_rd_en_reg_n_0),
        .I1(rtc_ready_reg_n_0),
        .O(\FSM_sequential_cState[2]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \FSM_sequential_cState[2]_i_9 
       (.I0(Q[1]),
        .I1(Q[0]),
        .O(\FSM_sequential_cState[2]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \FSM_sequential_cState[3]_i_6 
       (.I0(Q[2]),
        .I1(Q[1]),
        .O(\FSM_sequential_cState[3]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \FSM_sequential_cState[4]_i_2 
       (.I0(Q[0]),
        .I1(wr_ack),
        .O(\FSM_sequential_cState[4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \FSM_sequential_cState[4]_i_3 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(Q[3]),
        .O(\FSM_sequential_cState[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0155555555555555)) 
    \FSM_sequential_cState[5]_i_3 
       (.I0(Q[4]),
        .I1(Q[0]),
        .I2(wr_ack),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(Q[3]),
        .O(\FSM_sequential_cState[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h2000000000000000)) 
    \FSM_sequential_cState[5]_i_4 
       (.I0(\FSM_sequential_cState[5]_i_7_n_0 ),
        .I1(\FSM_sequential_cState[5]_i_8_n_0 ),
        .I2(timeout[7]),
        .I3(timeout[0]),
        .I4(timeout[1]),
        .I5(timeout[10]),
        .O(\FSM_sequential_cState[5]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT4 #(
    .INIT(16'hDFFF)) 
    \FSM_sequential_cState[5]_i_5 
       (.I0(Q[2]),
        .I1(Q[4]),
        .I2(Q[1]),
        .I3(Q[3]),
        .O(\FSM_sequential_cState[5]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT4 #(
    .INIT(16'hFFEF)) 
    \FSM_sequential_cState[5]_i_6 
       (.I0(Q[0]),
        .I1(Q[5]),
        .I2(rtc_ready_reg_n_0),
        .I3(rtc_rd_en_reg_n_0),
        .O(\FSM_sequential_cState[5]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \FSM_sequential_cState[5]_i_7 
       (.I0(timeout[2]),
        .I1(timeout[5]),
        .I2(timeout[13]),
        .I3(timeout[8]),
        .I4(timeout[12]),
        .I5(timeout[11]),
        .O(\FSM_sequential_cState[5]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \FSM_sequential_cState[5]_i_8 
       (.I0(timeout[3]),
        .I1(timeout[4]),
        .I2(timeout[6]),
        .I3(timeout[9]),
        .O(\FSM_sequential_cState[5]_i_8_n_0 ));
  (* FSM_ENCODED_STATES = "stRead6:001010,stWrite14:011110,stFifo2:000011,stRead9:001101,stRead5:001001,stRead8:001100,stWrite13:011101,stRead4:001000,stWrite12:011100,stFifo1:000010,stFifo0:000001,stWrite18:100010,stWrite17:100001,stRead3:000111,stWrite11:011011,stWrite16:100000,stRead2:000110,stWrite7:010111,stWrite10:011010,stWrite6:010110,stRead1:000101,stWrite9:011001,stRead0:000100,stWrite5:010101,stWrite8:011000,stWrite4:010100,stRead22:101110,stIdle:000000,stRead21:101101,stRead15:100111,stRead20:101100,stRead14:100110,stWrite3:010011,stRead13:100101,stWrite2:010010,stRead12:100100,stWriteBack0:001111,stWrite1:010001,stError:101111,stWrite0:010000,stRead19:101011,stRead18:101010,stRead17:101001,stRead11:100011,stRead16:101000,stRead7:001011,stRead10:001110,stWrite15:011111" *) 
  FDCE \FSM_sequential_cState_reg[0] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .CLR(reset),
        .D(write_n_8),
        .Q(Q[0]));
  (* FSM_ENCODED_STATES = "stRead6:001010,stWrite14:011110,stFifo2:000011,stRead9:001101,stRead5:001001,stRead8:001100,stWrite13:011101,stRead4:001000,stWrite12:011100,stFifo1:000010,stFifo0:000001,stWrite18:100010,stWrite17:100001,stRead3:000111,stWrite11:011011,stWrite16:100000,stRead2:000110,stWrite7:010111,stWrite10:011010,stWrite6:010110,stRead1:000101,stWrite9:011001,stRead0:000100,stWrite5:010101,stWrite8:011000,stWrite4:010100,stRead22:101110,stIdle:000000,stRead21:101101,stRead15:100111,stRead20:101100,stRead14:100110,stWrite3:010011,stRead13:100101,stWrite2:010010,stRead12:100100,stWriteBack0:001111,stWrite1:010001,stError:101111,stWrite0:010000,stRead19:101011,stRead18:101010,stRead17:101001,stRead11:100011,stRead16:101000,stRead7:001011,stRead10:001110,stWrite15:011111" *) 
  FDCE \FSM_sequential_cState_reg[1] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .CLR(reset),
        .D(read_n_12),
        .Q(Q[1]));
  (* FSM_ENCODED_STATES = "stRead6:001010,stWrite14:011110,stFifo2:000011,stRead9:001101,stRead5:001001,stRead8:001100,stWrite13:011101,stRead4:001000,stWrite12:011100,stFifo1:000010,stFifo0:000001,stWrite18:100010,stWrite17:100001,stRead3:000111,stWrite11:011011,stWrite16:100000,stRead2:000110,stWrite7:010111,stWrite10:011010,stWrite6:010110,stRead1:000101,stWrite9:011001,stRead0:000100,stWrite5:010101,stWrite8:011000,stWrite4:010100,stRead22:101110,stIdle:000000,stRead21:101101,stRead15:100111,stRead20:101100,stRead14:100110,stWrite3:010011,stRead13:100101,stWrite2:010010,stRead12:100100,stWriteBack0:001111,stWrite1:010001,stError:101111,stWrite0:010000,stRead19:101011,stRead18:101010,stRead17:101001,stRead11:100011,stRead16:101000,stRead7:001011,stRead10:001110,stWrite15:011111" *) 
  FDCE \FSM_sequential_cState_reg[2] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .CLR(reset),
        .D(write_n_7),
        .Q(Q[2]));
  (* FSM_ENCODED_STATES = "stRead6:001010,stWrite14:011110,stFifo2:000011,stRead9:001101,stRead5:001001,stRead8:001100,stWrite13:011101,stRead4:001000,stWrite12:011100,stFifo1:000010,stFifo0:000001,stWrite18:100010,stWrite17:100001,stRead3:000111,stWrite11:011011,stWrite16:100000,stRead2:000110,stWrite7:010111,stWrite10:011010,stWrite6:010110,stRead1:000101,stWrite9:011001,stRead0:000100,stWrite5:010101,stWrite8:011000,stWrite4:010100,stRead22:101110,stIdle:000000,stRead21:101101,stRead15:100111,stRead20:101100,stRead14:100110,stWrite3:010011,stRead13:100101,stWrite2:010010,stRead12:100100,stWriteBack0:001111,stWrite1:010001,stError:101111,stWrite0:010000,stRead19:101011,stRead18:101010,stRead17:101001,stRead11:100011,stRead16:101000,stRead7:001011,stRead10:001110,stWrite15:011111" *) 
  FDCE \FSM_sequential_cState_reg[3] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .CLR(reset),
        .D(write_n_6),
        .Q(Q[3]));
  (* FSM_ENCODED_STATES = "stRead6:001010,stWrite14:011110,stFifo2:000011,stRead9:001101,stRead5:001001,stRead8:001100,stWrite13:011101,stRead4:001000,stWrite12:011100,stFifo1:000010,stFifo0:000001,stWrite18:100010,stWrite17:100001,stRead3:000111,stWrite11:011011,stWrite16:100000,stRead2:000110,stWrite7:010111,stWrite10:011010,stWrite6:010110,stRead1:000101,stWrite9:011001,stRead0:000100,stWrite5:010101,stWrite8:011000,stWrite4:010100,stRead22:101110,stIdle:000000,stRead21:101101,stRead15:100111,stRead20:101100,stRead14:100110,stWrite3:010011,stRead13:100101,stWrite2:010010,stRead12:100100,stWriteBack0:001111,stWrite1:010001,stError:101111,stWrite0:010000,stRead19:101011,stRead18:101010,stRead17:101001,stRead11:100011,stRead16:101000,stRead7:001011,stRead10:001110,stWrite15:011111" *) 
  FDCE \FSM_sequential_cState_reg[4] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .CLR(reset),
        .D(write_n_5),
        .Q(Q[4]));
  (* FSM_ENCODED_STATES = "stRead6:001010,stWrite14:011110,stFifo2:000011,stRead9:001101,stRead5:001001,stRead8:001100,stWrite13:011101,stRead4:001000,stWrite12:011100,stFifo1:000010,stFifo0:000001,stWrite18:100010,stWrite17:100001,stRead3:000111,stWrite11:011011,stWrite16:100000,stRead2:000110,stWrite7:010111,stWrite10:011010,stWrite6:010110,stRead1:000101,stWrite9:011001,stRead0:000100,stWrite5:010101,stWrite8:011000,stWrite4:010100,stRead22:101110,stIdle:000000,stRead21:101101,stRead15:100111,stRead20:101100,stRead14:100110,stWrite3:010011,stRead13:100101,stWrite2:010010,stRead12:100100,stWriteBack0:001111,stWrite1:010001,stError:101111,stWrite0:010000,stRead19:101011,stRead18:101010,stRead17:101001,stRead11:100011,stRead16:101000,stRead7:001011,stRead10:001110,stWrite15:011111" *) 
  FDCE \FSM_sequential_cState_reg[5] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .CLR(reset),
        .D(write_n_4),
        .Q(Q[5]));
  LUT6 #(
    .INIT(64'hFFFFFEE200000002)) 
    rd_en_i_1
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[4]),
        .I4(rd_en_i_2_n_0),
        .I5(rd_en),
        .O(rd_en_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT2 #(
    .INIT(4'hE)) 
    rd_en_i_2
       (.I0(Q[3]),
        .I1(Q[5]),
        .O(rd_en_i_2_n_0));
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_read:1.0 fifo_read RD_EN" *) 
  FDRE rd_en_reg
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(rd_en_i_1_n_0),
        .Q(rd_en),
        .R(1'b0));
  zxnexys_zxrtc_0_0_read read
       (.\ARADDR_reg[8]_0 (\ARADDR_reg[8] ),
        .\ARADDR_reg[8]_1 ({rtc_addro[8],rtc_addro[6:5],rtc_addro[3:2]}),
        .D(wr_data),
        .\FSM_onehot_cState_reg[4]_0 (rtc_rd_ack),
        .\FSM_onehot_cState_reg[4]_1 (rtc_rd_en_reg_n_0),
        .\FSM_sequential_cState[1]_i_2_0 (rtc_rw_reg_n_0),
        .\FSM_sequential_cState[1]_i_5_0 (rtc_wr_ack),
        .\FSM_sequential_cState_reg[0] (read_n_12),
        .\FSM_sequential_cState_reg[1] (\FSM_sequential_cState[1]_i_3_n_0 ),
        .\FSM_sequential_cState_reg[1]_0 (write_n_10),
        .\FSM_sequential_cState_reg[1]_1 (write_n_9),
        .\FSM_sequential_cState_reg[1]_2 (\FSM_sequential_cState[1]_i_7_n_0 ),
        .\FSM_sequential_cState_reg[1]_3 (\FSM_sequential_cState[5]_i_4_n_0 ),
        .\FSM_sequential_cState_reg[1]_4 (write_n_11),
        .Q(Q),
        .RREADY_reg_0(RREADY_reg),
        .clk_peripheral(clk_peripheral),
        .\dato_reg[7]_0 (D),
        .p_1_in({p_1_in[13],p_1_in[10:9],p_1_in[7:0]}),
        .reset(reset),
        .rtc_ready_reg(read_n_2),
        .rtc_ready_reg_0(rtc_ready_i_3_n_0),
        .rtc_ready_reg_1(rtc_ready_reg_n_0),
        .s_axi_arready(s_axi_arready),
        .s_axi_arvalid(s_axi_arvalid),
        .s_axi_rvalid(s_axi_rvalid),
        .wr_ack(wr_ack),
        .\wr_data_reg[5] (\wr_data[5]_i_2_n_0 ),
        .\wr_data_reg[6] (\wr_data[6]_i_2_n_0 ),
        .\wr_data_reg[6]_0 (\wr_data[6]_i_3_n_0 ),
        .\wr_data_reg[6]_1 (\wr_data[6]_i_4_n_0 ),
        .\wr_data_reg[7] (\wr_data[7]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT5 #(
    .INIT(32'h000A4A84)) 
    \rtc_addro[2]_i_1 
       (.I0(Q[3]),
        .I1(Q[5]),
        .I2(Q[1]),
        .I3(Q[4]),
        .I4(Q[2]),
        .O(rtc_addro_1[2]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT5 #(
    .INIT(32'hCCF0F860)) 
    \rtc_addro[3]_i_1 
       (.I0(Q[2]),
        .I1(Q[4]),
        .I2(Q[5]),
        .I3(Q[3]),
        .I4(Q[1]),
        .O(rtc_addro_1[3]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT5 #(
    .INIT(32'h00B01011)) 
    \rtc_addro[5]_i_1 
       (.I0(Q[3]),
        .I1(Q[5]),
        .I2(Q[1]),
        .I3(Q[4]),
        .I4(Q[2]),
        .O(rtc_addro_1[5]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT5 #(
    .INIT(32'h00000110)) 
    \rtc_addro[6]_i_1 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[4]),
        .I3(Q[2]),
        .I4(Q[5]),
        .O(rtc_addro_1[6]));
  LUT6 #(
    .INIT(64'h335F33FC00000000)) 
    \rtc_addro[8]_i_1 
       (.I0(Q[1]),
        .I1(Q[5]),
        .I2(Q[3]),
        .I3(Q[4]),
        .I4(Q[2]),
        .I5(Q[0]),
        .O(\rtc_addro[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT5 #(
    .INIT(32'hFFFFFFEB)) 
    \rtc_addro[8]_i_2 
       (.I0(Q[5]),
        .I1(Q[2]),
        .I2(Q[4]),
        .I3(Q[1]),
        .I4(Q[3]),
        .O(rtc_addro_1[8]));
  FDRE \rtc_addro_reg[2] 
       (.C(clk_peripheral),
        .CE(\rtc_addro[8]_i_1_n_0 ),
        .D(rtc_addro_1[2]),
        .Q(rtc_addro[2]),
        .R(1'b0));
  FDRE \rtc_addro_reg[3] 
       (.C(clk_peripheral),
        .CE(\rtc_addro[8]_i_1_n_0 ),
        .D(rtc_addro_1[3]),
        .Q(rtc_addro[3]),
        .R(1'b0));
  FDRE \rtc_addro_reg[5] 
       (.C(clk_peripheral),
        .CE(\rtc_addro[8]_i_1_n_0 ),
        .D(rtc_addro_1[5]),
        .Q(rtc_addro[5]),
        .R(1'b0));
  FDRE \rtc_addro_reg[6] 
       (.C(clk_peripheral),
        .CE(\rtc_addro[8]_i_1_n_0 ),
        .D(rtc_addro_1[6]),
        .Q(rtc_addro[6]),
        .R(1'b0));
  FDRE \rtc_addro_reg[8] 
       (.C(clk_peripheral),
        .CE(\rtc_addro[8]_i_1_n_0 ),
        .D(rtc_addro_1[8]),
        .Q(rtc_addro[8]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hF0F0F4F0)) 
    \rtc_data[3]_i_1 
       (.I0(\rtc_data[7]_i_2_n_0 ),
        .I1(dout[9]),
        .I2(dout[3]),
        .I3(dout[8]),
        .I4(dout[10]),
        .O(p_0_in[3]));
  LUT5 #(
    .INIT(32'hEFFF0000)) 
    \rtc_data[4]_i_1 
       (.I0(\rtc_data[7]_i_2_n_0 ),
        .I1(dout[10]),
        .I2(dout[9]),
        .I3(dout[8]),
        .I4(dout[4]),
        .O(p_0_in[4]));
  LUT5 #(
    .INIT(32'hFBFF1000)) 
    \rtc_data[5]_i_1 
       (.I0(\rtc_data[7]_i_2_n_0 ),
        .I1(dout[10]),
        .I2(dout[9]),
        .I3(dout[8]),
        .I4(dout[5]),
        .O(p_0_in[5]));
  LUT5 #(
    .INIT(32'hEBFB0000)) 
    \rtc_data[6]_i_1 
       (.I0(\rtc_data[7]_i_2_n_0 ),
        .I1(dout[10]),
        .I2(dout[9]),
        .I3(dout[8]),
        .I4(dout[6]),
        .O(p_0_in[6]));
  LUT5 #(
    .INIT(32'hC8C8888D)) 
    \rtc_data[7]_i_1 
       (.I0(\rtc_data[7]_i_2_n_0 ),
        .I1(dout[7]),
        .I2(dout[10]),
        .I3(dout[8]),
        .I4(dout[9]),
        .O(p_0_in[7]));
  LUT3 #(
    .INIT(8'hFE)) 
    \rtc_data[7]_i_2 
       (.I0(dout[13]),
        .I1(dout[11]),
        .I2(dout[12]),
        .O(\rtc_data[7]_i_2_n_0 ));
  FDRE \rtc_data_reg[0] 
       (.C(clk_peripheral),
        .CE(rtc_rw),
        .D(dout[0]),
        .Q(p_1_in[0]),
        .R(1'b0));
  FDRE \rtc_data_reg[1] 
       (.C(clk_peripheral),
        .CE(rtc_rw),
        .D(dout[1]),
        .Q(p_1_in[1]),
        .R(1'b0));
  FDRE \rtc_data_reg[2] 
       (.C(clk_peripheral),
        .CE(rtc_rw),
        .D(dout[2]),
        .Q(p_1_in[2]),
        .R(1'b0));
  FDRE \rtc_data_reg[3] 
       (.C(clk_peripheral),
        .CE(rtc_rw),
        .D(p_0_in[3]),
        .Q(p_1_in[3]),
        .R(1'b0));
  FDRE \rtc_data_reg[4] 
       (.C(clk_peripheral),
        .CE(rtc_rw),
        .D(p_0_in[4]),
        .Q(p_1_in[4]),
        .R(1'b0));
  FDRE \rtc_data_reg[5] 
       (.C(clk_peripheral),
        .CE(rtc_rw),
        .D(p_0_in[5]),
        .Q(p_1_in[5]),
        .R(1'b0));
  FDRE \rtc_data_reg[6] 
       (.C(clk_peripheral),
        .CE(rtc_rw),
        .D(p_0_in[6]),
        .Q(p_1_in[6]),
        .R(1'b0));
  FDRE \rtc_data_reg[7] 
       (.C(clk_peripheral),
        .CE(rtc_rw),
        .D(p_0_in[7]),
        .Q(p_1_in[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hBEBEBEBEFFEAAAAA)) 
    \rtc_dato[0]_i_1 
       (.I0(\rtc_dato[0]_i_2_n_0 ),
        .I1(Q[3]),
        .I2(Q[4]),
        .I3(Q[5]),
        .I4(p_1_in[8]),
        .I5(Q[1]),
        .O(rtc_dato_0[0]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT5 #(
    .INIT(32'hFB888888)) 
    \rtc_dato[0]_i_2 
       (.I0(Q[5]),
        .I1(Q[3]),
        .I2(p_1_in[0]),
        .I3(Q[2]),
        .I4(Q[1]),
        .O(\rtc_dato[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF000022F2)) 
    \rtc_dato[1]_i_1 
       (.I0(Q[4]),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(\rtc_dato[1]_i_2_n_0 ),
        .I4(Q[1]),
        .I5(\rtc_dato[1]_i_3_n_0 ),
        .O(rtc_dato_0[1]));
  LUT6 #(
    .INIT(64'hF0F0F0F0F0F0F08F)) 
    \rtc_dato[1]_i_2 
       (.I0(p_1_in[8]),
        .I1(p_1_in[10]),
        .I2(p_1_in[9]),
        .I3(p_1_in[13]),
        .I4(p_1_in[11]),
        .I5(p_1_in[12]),
        .O(\rtc_dato[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8FFF8FF00F000FFF)) 
    \rtc_dato[1]_i_3 
       (.I0(Q[3]),
        .I1(p_1_in[1]),
        .I2(Q[2]),
        .I3(Q[4]),
        .I4(Q[5]),
        .I5(Q[1]),
        .O(\rtc_dato[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0E680060FFFF0060)) 
    \rtc_dato[2]_i_1 
       (.I0(Q[5]),
        .I1(Q[1]),
        .I2(Q[4]),
        .I3(Q[2]),
        .I4(\rtc_dato[2]_i_2_n_0 ),
        .I5(\rtc_dato[2]_i_3_n_0 ),
        .O(rtc_dato_0[2]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT5 #(
    .INIT(32'hFFFF1FC0)) 
    \rtc_dato[2]_i_2 
       (.I0(p_1_in[8]),
        .I1(\wr_data[6]_i_2_n_0 ),
        .I2(p_1_in[9]),
        .I3(p_1_in[10]),
        .I4(Q[1]),
        .O(\rtc_dato[2]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT4 #(
    .INIT(16'h7F77)) 
    \rtc_dato[2]_i_3 
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(p_1_in[2]),
        .I3(Q[1]),
        .O(\rtc_dato[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h14FF14FF14FF1414)) 
    \rtc_dato[3]_i_1 
       (.I0(Q[5]),
        .I1(Q[2]),
        .I2(Q[4]),
        .I3(\rtc_dato[3]_i_2_n_0 ),
        .I4(Q[1]),
        .I5(\rtc_dato[3]_i_3_n_0 ),
        .O(rtc_dato_0[3]));
  LUT6 #(
    .INIT(64'h00007030000F0F0F)) 
    \rtc_dato[3]_i_2 
       (.I0(p_1_in[3]),
        .I1(Q[3]),
        .I2(Q[4]),
        .I3(Q[1]),
        .I4(Q[5]),
        .I5(Q[2]),
        .O(\rtc_dato[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT5 #(
    .INIT(32'h88778870)) 
    \rtc_dato[3]_i_3 
       (.I0(p_1_in[10]),
        .I1(p_1_in[9]),
        .I2(p_1_in[13]),
        .I3(p_1_in[11]),
        .I4(p_1_in[12]),
        .O(\rtc_dato[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFAF3FAF)) 
    \rtc_dato[4]_i_1 
       (.I0(\rtc_dato[4]_i_2_n_0 ),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(p_1_in[4]),
        .I5(\rtc_dato[6]_i_3_n_0 ),
        .O(rtc_dato_0[4]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT5 #(
    .INIT(32'hFF880070)) 
    \rtc_dato[4]_i_2 
       (.I0(p_1_in[10]),
        .I1(p_1_in[9]),
        .I2(p_1_in[13]),
        .I3(p_1_in[11]),
        .I4(p_1_in[12]),
        .O(\rtc_dato[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEAAAEA0000000000)) 
    \rtc_dato[5]_i_1 
       (.I0(\rtc_dato[5]_i_2_n_0 ),
        .I1(p_1_in[5]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(Q[5]),
        .I5(Q[2]),
        .O(rtc_dato_0[5]));
  LUT6 #(
    .INIT(64'h000000001E0F1E0E)) 
    \rtc_dato[5]_i_2 
       (.I0(p_1_in[12]),
        .I1(p_1_in[11]),
        .I2(p_1_in[13]),
        .I3(\rtc_dato[5]_i_3_n_0 ),
        .I4(p_1_in[8]),
        .I5(Q[1]),
        .O(\rtc_dato[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \rtc_dato[5]_i_3 
       (.I0(p_1_in[9]),
        .I1(p_1_in[10]),
        .O(\rtc_dato[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000CF5FFF5F)) 
    \rtc_dato[6]_i_1 
       (.I0(\rtc_dato[6]_i_2_n_0 ),
        .I1(p_1_in[6]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[3]),
        .I5(\rtc_dato[6]_i_3_n_0 ),
        .O(rtc_dato_0[6]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT5 #(
    .INIT(32'h0015FFFF)) 
    \rtc_dato[6]_i_2 
       (.I0(p_1_in[12]),
        .I1(p_1_in[10]),
        .I2(p_1_in[9]),
        .I3(p_1_in[11]),
        .I4(p_1_in[13]),
        .O(\rtc_dato[6]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'h35)) 
    \rtc_dato[6]_i_3 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[3]),
        .O(\rtc_dato[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hA8008888A8A88888)) 
    \rtc_dato[7]_i_1 
       (.I0(Q[1]),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(p_1_in[7]),
        .I4(Q[3]),
        .I5(Q[2]),
        .O(rtc_dato_0[7]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT5 #(
    .INIT(32'hAA00AA80)) 
    \rtc_dato[8]_i_1 
       (.I0(Q[1]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[5]),
        .I4(Q[2]),
        .O(rtc_dato_0[8]));
  LUT6 #(
    .INIT(64'h0F0B366600000000)) 
    \rtc_dato[9]_i_1 
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(Q[5]),
        .I3(Q[1]),
        .I4(Q[4]),
        .I5(Q[0]),
        .O(\rtc_dato[9]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT4 #(
    .INIT(16'hC888)) 
    \rtc_dato[9]_i_2 
       (.I0(Q[5]),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(Q[1]),
        .O(rtc_dato_0[9]));
  FDRE \rtc_dato_reg[0] 
       (.C(clk_peripheral),
        .CE(\rtc_dato[9]_i_1_n_0 ),
        .D(rtc_dato_0[0]),
        .Q(rtc_dato[0]),
        .R(1'b0));
  FDRE \rtc_dato_reg[1] 
       (.C(clk_peripheral),
        .CE(\rtc_dato[9]_i_1_n_0 ),
        .D(rtc_dato_0[1]),
        .Q(rtc_dato[1]),
        .R(1'b0));
  FDRE \rtc_dato_reg[2] 
       (.C(clk_peripheral),
        .CE(\rtc_dato[9]_i_1_n_0 ),
        .D(rtc_dato_0[2]),
        .Q(rtc_dato[2]),
        .R(1'b0));
  FDRE \rtc_dato_reg[3] 
       (.C(clk_peripheral),
        .CE(\rtc_dato[9]_i_1_n_0 ),
        .D(rtc_dato_0[3]),
        .Q(rtc_dato[3]),
        .R(1'b0));
  FDRE \rtc_dato_reg[4] 
       (.C(clk_peripheral),
        .CE(\rtc_dato[9]_i_1_n_0 ),
        .D(rtc_dato_0[4]),
        .Q(rtc_dato[4]),
        .R(1'b0));
  FDRE \rtc_dato_reg[5] 
       (.C(clk_peripheral),
        .CE(\rtc_dato[9]_i_1_n_0 ),
        .D(rtc_dato_0[5]),
        .Q(rtc_dato[5]),
        .R(1'b0));
  FDRE \rtc_dato_reg[6] 
       (.C(clk_peripheral),
        .CE(\rtc_dato[9]_i_1_n_0 ),
        .D(rtc_dato_0[6]),
        .Q(rtc_dato[6]),
        .R(1'b0));
  FDRE \rtc_dato_reg[7] 
       (.C(clk_peripheral),
        .CE(\rtc_dato[9]_i_1_n_0 ),
        .D(rtc_dato_0[7]),
        .Q(rtc_dato[7]),
        .R(1'b0));
  FDRE \rtc_dato_reg[8] 
       (.C(clk_peripheral),
        .CE(\rtc_dato[9]_i_1_n_0 ),
        .D(rtc_dato_0[8]),
        .Q(rtc_dato[8]),
        .R(1'b0));
  FDRE \rtc_dato_reg[9] 
       (.C(clk_peripheral),
        .CE(\rtc_dato[9]_i_1_n_0 ),
        .D(rtc_dato_0[9]),
        .Q(rtc_dato[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0444FFFF04440000)) 
    rtc_rd_en_i_1
       (.I0(rtc_rd_en_i_2_n_0),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(rtc_rd_en_i_3_n_0),
        .I5(rtc_rd_en_reg_n_0),
        .O(rtc_rd_en_i_1_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    rtc_rd_en_i_2
       (.I0(Q[4]),
        .I1(Q[5]),
        .O(rtc_rd_en_i_2_n_0));
  LUT6 #(
    .INIT(64'hEE04EE45EB08FB8B)) 
    rtc_rd_en_i_3
       (.I0(Q[4]),
        .I1(Q[3]),
        .I2(Q[1]),
        .I3(Q[5]),
        .I4(Q[0]),
        .I5(Q[2]),
        .O(rtc_rd_en_i_3_n_0));
  FDRE rtc_rd_en_reg
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(rtc_rd_en_i_1_n_0),
        .Q(rtc_rd_en_reg_n_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0100502000100102)) 
    rtc_ready_i_3
       (.I0(Q[4]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(Q[5]),
        .I5(Q[3]),
        .O(rtc_ready_i_3_n_0));
  FDRE rtc_ready_reg
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(read_n_2),
        .Q(rtc_ready_reg_n_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \rtc_reg[5]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[4]),
        .I4(Q[3]),
        .I5(Q[5]),
        .O(rtc_rw));
  FDRE \rtc_reg_reg[0] 
       (.C(clk_peripheral),
        .CE(rtc_rw),
        .D(dout[8]),
        .Q(p_1_in[8]),
        .R(1'b0));
  FDRE \rtc_reg_reg[1] 
       (.C(clk_peripheral),
        .CE(rtc_rw),
        .D(dout[9]),
        .Q(p_1_in[9]),
        .R(1'b0));
  FDRE \rtc_reg_reg[2] 
       (.C(clk_peripheral),
        .CE(rtc_rw),
        .D(dout[10]),
        .Q(p_1_in[10]),
        .R(1'b0));
  FDRE \rtc_reg_reg[3] 
       (.C(clk_peripheral),
        .CE(rtc_rw),
        .D(dout[11]),
        .Q(p_1_in[11]),
        .R(1'b0));
  FDRE \rtc_reg_reg[4] 
       (.C(clk_peripheral),
        .CE(rtc_rw),
        .D(dout[12]),
        .Q(p_1_in[12]),
        .R(1'b0));
  FDRE \rtc_reg_reg[5] 
       (.C(clk_peripheral),
        .CE(rtc_rw),
        .D(dout[13]),
        .Q(p_1_in[13]),
        .R(1'b0));
  FDRE rtc_rw_reg
       (.C(clk_peripheral),
        .CE(rtc_rw),
        .D(dout[14]),
        .Q(rtc_rw_reg_n_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h2E00FFFF2E000000)) 
    rtc_wr_en_i_1
       (.I0(rtc_wr_en_i_2_n_0),
        .I1(Q[4]),
        .I2(Q[5]),
        .I3(Q[0]),
        .I4(rtc_wr_en_i_3_n_0),
        .I5(rtc_wr_en_reg_n_0),
        .O(rtc_wr_en_i_1_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    rtc_wr_en_i_2
       (.I0(Q[3]),
        .I1(Q[2]),
        .O(rtc_wr_en_i_2_n_0));
  LUT6 #(
    .INIT(64'hEABBFFFFBDFFEAAF)) 
    rtc_wr_en_i_3
       (.I0(Q[4]),
        .I1(Q[5]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[3]),
        .I5(Q[2]),
        .O(rtc_wr_en_i_3_n_0));
  FDRE rtc_wr_en_reg
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(rtc_wr_en_i_1_n_0),
        .Q(rtc_wr_en_reg_n_0),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 timeout0_carry
       (.CI(1'b0),
        .CO({timeout0_carry_n_0,timeout0_carry_n_1,timeout0_carry_n_2,timeout0_carry_n_3}),
        .CYINIT(timeout[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(in18[4:1]),
        .S(timeout[4:1]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 timeout0_carry__0
       (.CI(timeout0_carry_n_0),
        .CO({timeout0_carry__0_n_0,timeout0_carry__0_n_1,timeout0_carry__0_n_2,timeout0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(in18[8:5]),
        .S(timeout[8:5]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 timeout0_carry__1
       (.CI(timeout0_carry__0_n_0),
        .CO({timeout0_carry__1_n_0,timeout0_carry__1_n_1,timeout0_carry__1_n_2,timeout0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(in18[12:9]),
        .S(timeout[12:9]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 timeout0_carry__2
       (.CI(timeout0_carry__1_n_0),
        .CO(NLW_timeout0_carry__2_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_timeout0_carry__2_O_UNCONNECTED[3:1],in18[13]}),
        .S({1'b0,1'b0,1'b0,timeout[13]}));
  LUT1 #(
    .INIT(2'h1)) 
    \timeout[0]_i_1 
       (.I0(timeout[0]),
        .O(\timeout[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0101140010011400)) 
    \timeout[13]_i_2 
       (.I0(Q[0]),
        .I1(Q[4]),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(Q[5]),
        .I5(Q[1]),
        .O(\timeout[13]_i_2_n_0 ));
  FDRE \timeout_reg[0] 
       (.C(clk_peripheral),
        .CE(\timeout[13]_i_2_n_0 ),
        .D(\timeout[0]_i_1_n_0 ),
        .Q(timeout[0]),
        .R(\timeout_reg[13]_0 ));
  FDRE \timeout_reg[10] 
       (.C(clk_peripheral),
        .CE(\timeout[13]_i_2_n_0 ),
        .D(in18[10]),
        .Q(timeout[10]),
        .R(\timeout_reg[13]_0 ));
  FDRE \timeout_reg[11] 
       (.C(clk_peripheral),
        .CE(\timeout[13]_i_2_n_0 ),
        .D(in18[11]),
        .Q(timeout[11]),
        .R(\timeout_reg[13]_0 ));
  FDRE \timeout_reg[12] 
       (.C(clk_peripheral),
        .CE(\timeout[13]_i_2_n_0 ),
        .D(in18[12]),
        .Q(timeout[12]),
        .R(\timeout_reg[13]_0 ));
  FDRE \timeout_reg[13] 
       (.C(clk_peripheral),
        .CE(\timeout[13]_i_2_n_0 ),
        .D(in18[13]),
        .Q(timeout[13]),
        .R(\timeout_reg[13]_0 ));
  FDRE \timeout_reg[1] 
       (.C(clk_peripheral),
        .CE(\timeout[13]_i_2_n_0 ),
        .D(in18[1]),
        .Q(timeout[1]),
        .R(\timeout_reg[13]_0 ));
  FDRE \timeout_reg[2] 
       (.C(clk_peripheral),
        .CE(\timeout[13]_i_2_n_0 ),
        .D(in18[2]),
        .Q(timeout[2]),
        .R(\timeout_reg[13]_0 ));
  FDRE \timeout_reg[3] 
       (.C(clk_peripheral),
        .CE(\timeout[13]_i_2_n_0 ),
        .D(in18[3]),
        .Q(timeout[3]),
        .R(\timeout_reg[13]_0 ));
  FDRE \timeout_reg[4] 
       (.C(clk_peripheral),
        .CE(\timeout[13]_i_2_n_0 ),
        .D(in18[4]),
        .Q(timeout[4]),
        .R(\timeout_reg[13]_0 ));
  FDRE \timeout_reg[5] 
       (.C(clk_peripheral),
        .CE(\timeout[13]_i_2_n_0 ),
        .D(in18[5]),
        .Q(timeout[5]),
        .R(\timeout_reg[13]_0 ));
  FDRE \timeout_reg[6] 
       (.C(clk_peripheral),
        .CE(\timeout[13]_i_2_n_0 ),
        .D(in18[6]),
        .Q(timeout[6]),
        .R(\timeout_reg[13]_0 ));
  FDRE \timeout_reg[7] 
       (.C(clk_peripheral),
        .CE(\timeout[13]_i_2_n_0 ),
        .D(in18[7]),
        .Q(timeout[7]),
        .R(\timeout_reg[13]_0 ));
  FDRE \timeout_reg[8] 
       (.C(clk_peripheral),
        .CE(\timeout[13]_i_2_n_0 ),
        .D(in18[8]),
        .Q(timeout[8]),
        .R(\timeout_reg[13]_0 ));
  FDRE \timeout_reg[9] 
       (.C(clk_peripheral),
        .CE(\timeout[13]_i_2_n_0 ),
        .D(in18[9]),
        .Q(timeout[9]),
        .R(\timeout_reg[13]_0 ));
  LUT6 #(
    .INIT(64'h0000200020000000)) 
    \wr_data[13]_i_1 
       (.I0(Q[2]),
        .I1(Q[4]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(Q[5]),
        .I5(Q[0]),
        .O(\wr_data[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    \wr_data[5]_i_2 
       (.I0(p_1_in[8]),
        .I1(p_1_in[12]),
        .I2(p_1_in[11]),
        .I3(p_1_in[13]),
        .O(\wr_data[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \wr_data[6]_i_2 
       (.I0(p_1_in[13]),
        .I1(p_1_in[11]),
        .I2(p_1_in[12]),
        .O(\wr_data[6]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \wr_data[6]_i_3 
       (.I0(p_1_in[9]),
        .I1(p_1_in[10]),
        .O(\wr_data[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000400000000)) 
    \wr_data[6]_i_4 
       (.I0(p_1_in[10]),
        .I1(p_1_in[9]),
        .I2(p_1_in[13]),
        .I3(p_1_in[11]),
        .I4(p_1_in[12]),
        .I5(p_1_in[8]),
        .O(\wr_data[6]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT4 #(
    .INIT(16'h0015)) 
    \wr_data[7]_i_2 
       (.I0(p_1_in[11]),
        .I1(p_1_in[9]),
        .I2(p_1_in[10]),
        .I3(p_1_in[12]),
        .O(\wr_data[7]_i_2_n_0 ));
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA" *) 
  (* X_INTERFACE_MODE = "MASTER" *) 
  FDRE \wr_data_reg[0] 
       (.C(clk_peripheral),
        .CE(\wr_data[13]_i_1_n_0 ),
        .D(wr_data[0]),
        .Q(\wr_data_reg[13]_0 [0]),
        .R(1'b0));
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA" *) 
  (* X_INTERFACE_MODE = "MASTER" *) 
  FDRE \wr_data_reg[10] 
       (.C(clk_peripheral),
        .CE(\wr_data[13]_i_1_n_0 ),
        .D(p_1_in[10]),
        .Q(\wr_data_reg[13]_0 [10]),
        .R(1'b0));
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA" *) 
  (* X_INTERFACE_MODE = "MASTER" *) 
  FDRE \wr_data_reg[11] 
       (.C(clk_peripheral),
        .CE(\wr_data[13]_i_1_n_0 ),
        .D(p_1_in[11]),
        .Q(\wr_data_reg[13]_0 [11]),
        .R(1'b0));
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA" *) 
  (* X_INTERFACE_MODE = "MASTER" *) 
  FDRE \wr_data_reg[12] 
       (.C(clk_peripheral),
        .CE(\wr_data[13]_i_1_n_0 ),
        .D(p_1_in[12]),
        .Q(\wr_data_reg[13]_0 [12]),
        .R(1'b0));
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA" *) 
  (* X_INTERFACE_MODE = "MASTER" *) 
  FDRE \wr_data_reg[13] 
       (.C(clk_peripheral),
        .CE(\wr_data[13]_i_1_n_0 ),
        .D(p_1_in[13]),
        .Q(\wr_data_reg[13]_0 [13]),
        .R(1'b0));
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA" *) 
  (* X_INTERFACE_MODE = "MASTER" *) 
  FDRE \wr_data_reg[1] 
       (.C(clk_peripheral),
        .CE(\wr_data[13]_i_1_n_0 ),
        .D(wr_data[1]),
        .Q(\wr_data_reg[13]_0 [1]),
        .R(1'b0));
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA" *) 
  (* X_INTERFACE_MODE = "MASTER" *) 
  FDRE \wr_data_reg[2] 
       (.C(clk_peripheral),
        .CE(\wr_data[13]_i_1_n_0 ),
        .D(wr_data[2]),
        .Q(\wr_data_reg[13]_0 [2]),
        .R(1'b0));
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA" *) 
  (* X_INTERFACE_MODE = "MASTER" *) 
  FDRE \wr_data_reg[3] 
       (.C(clk_peripheral),
        .CE(\wr_data[13]_i_1_n_0 ),
        .D(wr_data[3]),
        .Q(\wr_data_reg[13]_0 [3]),
        .R(1'b0));
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA" *) 
  (* X_INTERFACE_MODE = "MASTER" *) 
  FDRE \wr_data_reg[4] 
       (.C(clk_peripheral),
        .CE(\wr_data[13]_i_1_n_0 ),
        .D(wr_data[4]),
        .Q(\wr_data_reg[13]_0 [4]),
        .R(1'b0));
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA" *) 
  (* X_INTERFACE_MODE = "MASTER" *) 
  FDRE \wr_data_reg[5] 
       (.C(clk_peripheral),
        .CE(\wr_data[13]_i_1_n_0 ),
        .D(wr_data[5]),
        .Q(\wr_data_reg[13]_0 [5]),
        .R(1'b0));
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA" *) 
  (* X_INTERFACE_MODE = "MASTER" *) 
  FDRE \wr_data_reg[6] 
       (.C(clk_peripheral),
        .CE(\wr_data[13]_i_1_n_0 ),
        .D(wr_data[6]),
        .Q(\wr_data_reg[13]_0 [6]),
        .R(1'b0));
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA" *) 
  (* X_INTERFACE_MODE = "MASTER" *) 
  FDRE \wr_data_reg[7] 
       (.C(clk_peripheral),
        .CE(\wr_data[13]_i_1_n_0 ),
        .D(wr_data[7]),
        .Q(\wr_data_reg[13]_0 [7]),
        .R(1'b0));
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA" *) 
  (* X_INTERFACE_MODE = "MASTER" *) 
  FDRE \wr_data_reg[8] 
       (.C(clk_peripheral),
        .CE(\wr_data[13]_i_1_n_0 ),
        .D(p_1_in[8]),
        .Q(\wr_data_reg[13]_0 [8]),
        .R(1'b0));
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA" *) 
  (* X_INTERFACE_MODE = "MASTER" *) 
  FDRE \wr_data_reg[9] 
       (.C(clk_peripheral),
        .CE(\wr_data[13]_i_1_n_0 ),
        .D(p_1_in[9]),
        .Q(\wr_data_reg[13]_0 [9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    wr_en_i_1
       (.I0(Q[1]),
        .I1(wr_en_i_2_n_0),
        .I2(wr_en),
        .O(wr_en_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000148010001)) 
    wr_en_i_2
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[5]),
        .I3(Q[3]),
        .I4(Q[2]),
        .I5(Q[4]),
        .O(wr_en_i_2_n_0));
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_write:1.0 fifo_write WR_EN" *) 
  FDRE wr_en_reg
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(wr_en_i_1_n_0),
        .Q(wr_en),
        .R(1'b0));
  zxnexys_zxrtc_0_0_write write
       (.\AWADDR_reg[8]_0 (\AWADDR_reg[8] ),
        .\AWADDR_reg[8]_1 ({rtc_addro[8],rtc_addro[6:5],rtc_addro[3:2]}),
        .BREADY_reg_0(BREADY_reg),
        .D({write_n_4,write_n_5,write_n_6,write_n_7,write_n_8}),
        .\FSM_onehot_cState_reg[4]_0 (write_n_10),
        .\FSM_onehot_cState_reg[4]_1 (rtc_wr_en_reg_n_0),
        .\FSM_sequential_cState[1]_i_5 (rtc_rw_reg_n_0),
        .\FSM_sequential_cState[3]_i_2_0 (\FSM_sequential_cState[3]_i_6_n_0 ),
        .\FSM_sequential_cState_reg[0] (\FSM_sequential_cState[0]_i_2_n_0 ),
        .\FSM_sequential_cState_reg[0]_0 (\FSM_sequential_cState[0]_i_3_n_0 ),
        .\FSM_sequential_cState_reg[0]_1 (\FSM_sequential_cState[0]_i_10_n_0 ),
        .\FSM_sequential_cState_reg[1] (rtc_rd_ack),
        .\FSM_sequential_cState_reg[2] (\FSM_sequential_cState[2]_i_4_n_0 ),
        .\FSM_sequential_cState_reg[2]_0 (\FSM_sequential_cState[5]_i_4_n_0 ),
        .\FSM_sequential_cState_reg[2]_1 (\FSM_sequential_cState[2]_i_6_n_0 ),
        .\FSM_sequential_cState_reg[2]_2 (\FSM_sequential_cState[2]_i_7_n_0 ),
        .\FSM_sequential_cState_reg[4] (\FSM_sequential_cState[4]_i_2_n_0 ),
        .\FSM_sequential_cState_reg[4]_0 (\FSM_sequential_cState[4]_i_3_n_0 ),
        .\FSM_sequential_cState_reg[5] (write_n_9),
        .\FSM_sequential_cState_reg[5]_0 (Q),
        .\FSM_sequential_cState_reg[5]_1 (\FSM_sequential_cState[5]_i_3_n_0 ),
        .\FSM_sequential_cState_reg[5]_2 (\FSM_sequential_cState[5]_i_5_n_0 ),
        .\FSM_sequential_cState_reg[5]_3 (\FSM_sequential_cState[5]_i_6_n_0 ),
        .Q(rtc_wr_ack),
        .\WDATA_reg[9]_0 (\WDATA_reg[9] ),
        .\WDATA_reg[9]_1 (rtc_dato),
        .clk_peripheral(clk_peripheral),
        .reset(reset),
        .rtc_rw_reg(write_n_11),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_bvalid(s_axi_bvalid),
        .s_axi_wready(s_axi_wready),
        .s_axi_wvalid(s_axi_wvalid),
        .wr_ack(wr_ack));
endmodule

(* C_DEFAULT_VALUE = "8'b00000000" *) (* C_DISABLE_SETUP_VIOLATION_CHECK = "0" *) (* C_FAMILY = "artix7" *) 
(* C_GPO_WIDTH = "1" *) (* C_IIC_FREQ = "100000" *) (* C_SCL_INERTIAL_DELAY = "0" *) 
(* C_SDA_INERTIAL_DELAY = "0" *) (* C_SDA_LEVEL = "1" *) (* C_SMBUS_PMBUS_HOST = "0" *) 
(* C_STATIC_TIMING_REG_WIDTH = "0" *) (* C_S_AXI_ACLK_FREQ_HZ = "28000000" *) (* C_S_AXI_ADDR_WIDTH = "9" *) 
(* C_S_AXI_DATA_WIDTH = "32" *) (* C_TEN_BIT_ADR = "0" *) (* C_TIMING_REG_WIDTH = "32" *) 
(* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "axi_iic" *) 
module zxnexys_zxrtc_0_0_axi_iic
   (s_axi_aclk,
    s_axi_aresetn,
    iic2intc_irpt,
    s_axi_awaddr,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bresp,
    s_axi_bvalid,
    s_axi_bready,
    s_axi_araddr,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rvalid,
    s_axi_rready,
    sda_i,
    sda_o,
    sda_t,
    scl_i,
    scl_o,
    scl_t,
    gpo);
  input s_axi_aclk;
  input s_axi_aresetn;
  output iic2intc_irpt;
  input [8:0]s_axi_awaddr;
  input s_axi_awvalid;
  output s_axi_awready;
  input [31:0]s_axi_wdata;
  input [3:0]s_axi_wstrb;
  input s_axi_wvalid;
  output s_axi_wready;
  output [1:0]s_axi_bresp;
  output s_axi_bvalid;
  input s_axi_bready;
  input [8:0]s_axi_araddr;
  input s_axi_arvalid;
  output s_axi_arready;
  output [31:0]s_axi_rdata;
  output [1:0]s_axi_rresp;
  output s_axi_rvalid;
  input s_axi_rready;
  input sda_i;
  output sda_o;
  output sda_t;
  input scl_i;
  output scl_o;
  output scl_t;
  output [0:0]gpo;

  wire \<const0> ;
  wire s_axi_aclk;
  wire [8:0]s_axi_araddr;
  wire s_axi_aresetn;
  wire s_axi_arready;
  wire s_axi_arvalid;
  wire [8:0]s_axi_awaddr;
  wire s_axi_awvalid;
  wire s_axi_bready;
  wire s_axi_bvalid;
  wire [7:0]\^s_axi_rdata ;
  wire s_axi_rready;
  wire s_axi_rvalid;
  wire [31:0]s_axi_wdata;
  wire s_axi_wready;
  wire s_axi_wvalid;
  wire scl_i;
  wire scl_t;
  wire sda_i;
  wire sda_t;

  assign gpo[0] = \<const0> ;
  assign iic2intc_irpt = \<const0> ;
  assign s_axi_awready = \<const0> ;
  assign s_axi_bresp[1] = \<const0> ;
  assign s_axi_bresp[0] = \<const0> ;
  assign s_axi_rdata[31] = \<const0> ;
  assign s_axi_rdata[30] = \<const0> ;
  assign s_axi_rdata[29] = \<const0> ;
  assign s_axi_rdata[28] = \<const0> ;
  assign s_axi_rdata[27] = \<const0> ;
  assign s_axi_rdata[26] = \<const0> ;
  assign s_axi_rdata[25] = \<const0> ;
  assign s_axi_rdata[24] = \<const0> ;
  assign s_axi_rdata[23] = \<const0> ;
  assign s_axi_rdata[22] = \<const0> ;
  assign s_axi_rdata[21] = \<const0> ;
  assign s_axi_rdata[20] = \<const0> ;
  assign s_axi_rdata[19] = \<const0> ;
  assign s_axi_rdata[18] = \<const0> ;
  assign s_axi_rdata[17] = \<const0> ;
  assign s_axi_rdata[16] = \<const0> ;
  assign s_axi_rdata[15] = \<const0> ;
  assign s_axi_rdata[14] = \<const0> ;
  assign s_axi_rdata[13] = \<const0> ;
  assign s_axi_rdata[12] = \<const0> ;
  assign s_axi_rdata[11] = \<const0> ;
  assign s_axi_rdata[10] = \<const0> ;
  assign s_axi_rdata[9] = \<const0> ;
  assign s_axi_rdata[8] = \<const0> ;
  assign s_axi_rdata[7:0] = \^s_axi_rdata [7:0];
  assign s_axi_rresp[1] = \<const0> ;
  assign s_axi_rresp[0] = \<const0> ;
  assign scl_o = \<const0> ;
  assign sda_o = \<const0> ;
  GND GND
       (.G(\<const0> ));
  zxnexys_zxrtc_0_0_iic X_IIC
       (.is_read_reg(s_axi_arready),
        .is_write_reg(s_axi_wready),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_araddr({s_axi_araddr[8],s_axi_araddr[6:5],s_axi_araddr[3:2]}),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axi_arvalid(s_axi_arvalid),
        .s_axi_awaddr({s_axi_awaddr[8],s_axi_awaddr[6:5],s_axi_awaddr[3:2]}),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_bready(s_axi_bready),
        .s_axi_bvalid_i_reg(s_axi_bvalid),
        .s_axi_rdata(\^s_axi_rdata ),
        .s_axi_rready(s_axi_rready),
        .s_axi_rvalid_i_reg(s_axi_rvalid),
        .s_axi_wdata(s_axi_wdata[9:0]),
        .s_axi_wvalid(s_axi_wvalid),
        .scl_i(scl_i),
        .scl_t(scl_t),
        .sda_i(sda_i),
        .sda_t(sda_t));
endmodule

(* ORIG_REF_NAME = "axi_ipif_ssp1" *) 
module zxnexys_zxrtc_0_0_axi_ipif_ssp1
   (Bus2IIC_Reset,
    Q,
    \RESET_FLOPS[3].RST_FLOPS ,
    s_axi_rvalid_i_reg,
    s_axi_bvalid_i_reg,
    is_write_reg,
    is_read_reg,
    \WDATA_reg[5] ,
    Bus2IIC_WrCE,
    \RESET_FLOPS[3].RST_FLOPS_0 ,
    ctrlFifoDin,
    Bus2IIC_RdCE,
    \WDATA_reg[0] ,
    s_axi_rdata,
    s_axi_aclk,
    s_axi_arvalid,
    Dtre,
    \s_axi_rdata_i[7]_i_7 ,
    \s_axi_rdata_i[7]_i_6 ,
    \s_axi_rdata_i[7]_i_6_0 ,
    \s_axi_rdata_i[6]_i_4 ,
    s_axi_aresetn,
    s_axi_wvalid,
    s_axi_awvalid,
    IIC2Bus_IntrEvent,
    s_axi_wdata,
    \cr_i_reg[2] ,
    firstDynStartSeen,
    \cr_i_reg[2]_0 ,
    cr_txModeSelect_set,
    cr_txModeSelect_clr,
    Msms_set,
    \RD_FIFO_CNTRL.ro_prev_i_reg ,
    Tx_fifo_rst,
    \s_axi_rdata_i_reg[1] ,
    Tx_fifo_data_0,
    \s_axi_rdata_i_reg[7]_i_2 ,
    \s_axi_rdata_i_reg[2]_i_2 ,
    \s_axi_rdata_i_reg[3] ,
    Rc_fifo_data,
    \s_axi_rdata_i_reg[7]_i_2_0 ,
    s_axi_rready,
    s_axi_bready,
    \s_axi_rdata_i_reg[0]_i_2 ,
    \s_axi_rdata_i_reg[0]_i_2_0 ,
    s_axi_araddr,
    s_axi_awaddr,
    \GPO_GEN.gpo_i_reg[31] );
  output Bus2IIC_Reset;
  output [1:0]Q;
  output \RESET_FLOPS[3].RST_FLOPS ;
  output s_axi_rvalid_i_reg;
  output s_axi_bvalid_i_reg;
  output is_write_reg;
  output is_read_reg;
  output [1:0]\WDATA_reg[5] ;
  output [6:0]Bus2IIC_WrCE;
  output \RESET_FLOPS[3].RST_FLOPS_0 ;
  output [0:1]ctrlFifoDin;
  output [0:0]Bus2IIC_RdCE;
  output \WDATA_reg[0] ;
  output [7:0]s_axi_rdata;
  input s_axi_aclk;
  input s_axi_arvalid;
  input Dtre;
  input [6:0]\s_axi_rdata_i[7]_i_7 ;
  input [5:0]\s_axi_rdata_i[7]_i_6 ;
  input [4:0]\s_axi_rdata_i[7]_i_6_0 ;
  input [5:0]\s_axi_rdata_i[6]_i_4 ;
  input s_axi_aresetn;
  input s_axi_wvalid;
  input s_axi_awvalid;
  input [6:0]IIC2Bus_IntrEvent;
  input [9:0]s_axi_wdata;
  input [0:0]\cr_i_reg[2] ;
  input firstDynStartSeen;
  input \cr_i_reg[2]_0 ;
  input cr_txModeSelect_set;
  input cr_txModeSelect_clr;
  input Msms_set;
  input \RD_FIFO_CNTRL.ro_prev_i_reg ;
  input Tx_fifo_rst;
  input [0:0]\s_axi_rdata_i_reg[1] ;
  input [7:0]Tx_fifo_data_0;
  input [7:0]\s_axi_rdata_i_reg[7]_i_2 ;
  input \s_axi_rdata_i_reg[2]_i_2 ;
  input \s_axi_rdata_i_reg[3] ;
  input [0:7]Rc_fifo_data;
  input [7:0]\s_axi_rdata_i_reg[7]_i_2_0 ;
  input s_axi_rready;
  input s_axi_bready;
  input \s_axi_rdata_i_reg[0]_i_2 ;
  input \s_axi_rdata_i_reg[0]_i_2_0 ;
  input [4:0]s_axi_araddr;
  input [4:0]s_axi_awaddr;
  input \GPO_GEN.gpo_i_reg[31] ;

  wire AXI_Bus2IP_Reset;
  wire [10:10]AXI_Bus2IP_WrCE;
  wire AXI_IP2Bus_RdAck1;
  wire AXI_IP2Bus_RdAck2;
  wire AXI_IP2Bus_RdAck20;
  wire AXI_IP2Bus_WrAck1;
  wire AXI_IP2Bus_WrAck2;
  wire AXI_IP2Bus_WrAck20;
  wire [0:0]Bus2IIC_RdCE;
  wire Bus2IIC_Reset;
  wire [6:0]Bus2IIC_WrCE;
  wire Dtre;
  wire \GPO_GEN.gpo_i_reg[31] ;
  wire [6:0]IIC2Bus_IntrEvent;
  wire \I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg ;
  wire \I_SLAVE_ATTACHMENT/I_DECODER/p_26_in ;
  wire Msms_set;
  wire [1:0]Q;
  wire \RD_FIFO_CNTRL.ro_prev_i_reg ;
  wire \RESET_FLOPS[3].RST_FLOPS ;
  wire \RESET_FLOPS[3].RST_FLOPS_0 ;
  wire [0:7]Rc_fifo_data;
  wire [7:0]Tx_fifo_data_0;
  wire Tx_fifo_rst;
  wire \WDATA_reg[0] ;
  wire [1:0]\WDATA_reg[5] ;
  wire X_INTERRUPT_CONTROL_n_0;
  wire X_INTERRUPT_CONTROL_n_15;
  wire [0:0]\cr_i_reg[2] ;
  wire \cr_i_reg[2]_0 ;
  wire cr_txModeSelect_clr;
  wire cr_txModeSelect_set;
  wire [0:1]ctrlFifoDin;
  wire firstDynStartSeen;
  wire irpt_wrack;
  wire is_read_reg;
  wire is_write_reg;
  wire p_0_in0_in;
  wire p_0_in11_in;
  wire p_0_in14_in;
  wire p_0_in17_in;
  wire p_0_in2_in;
  wire p_0_in5_in;
  wire p_0_in8_in;
  wire p_1_in;
  wire p_1_in10_in;
  wire p_1_in13_in;
  wire p_1_in16_in;
  wire p_1_in1_in;
  wire p_1_in4_in;
  wire p_1_in7_in;
  wire reset_trig0;
  wire s_axi_aclk;
  wire [4:0]s_axi_araddr;
  wire s_axi_aresetn;
  wire s_axi_arvalid;
  wire [4:0]s_axi_awaddr;
  wire s_axi_awvalid;
  wire s_axi_bready;
  wire s_axi_bvalid_i_reg;
  wire [7:0]s_axi_rdata;
  wire [5:0]\s_axi_rdata_i[6]_i_4 ;
  wire [5:0]\s_axi_rdata_i[7]_i_6 ;
  wire [4:0]\s_axi_rdata_i[7]_i_6_0 ;
  wire [6:0]\s_axi_rdata_i[7]_i_7 ;
  wire \s_axi_rdata_i_reg[0]_i_2 ;
  wire \s_axi_rdata_i_reg[0]_i_2_0 ;
  wire [0:0]\s_axi_rdata_i_reg[1] ;
  wire \s_axi_rdata_i_reg[2]_i_2 ;
  wire \s_axi_rdata_i_reg[3] ;
  wire [7:0]\s_axi_rdata_i_reg[7]_i_2 ;
  wire [7:0]\s_axi_rdata_i_reg[7]_i_2_0 ;
  wire s_axi_rready;
  wire s_axi_rvalid_i_reg;
  wire [9:0]s_axi_wdata;
  wire s_axi_wvalid;
  wire sw_rst_cond;
  wire sw_rst_cond_d1;

  FDRE AXI_IP2Bus_RdAck1_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(AXI_IP2Bus_RdAck2),
        .Q(AXI_IP2Bus_RdAck1),
        .R(1'b0));
  FDRE AXI_IP2Bus_RdAck2_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(AXI_IP2Bus_RdAck20),
        .Q(AXI_IP2Bus_RdAck2),
        .R(1'b0));
  FDRE AXI_IP2Bus_WrAck1_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(AXI_IP2Bus_WrAck2),
        .Q(AXI_IP2Bus_WrAck1),
        .R(1'b0));
  FDRE AXI_IP2Bus_WrAck2_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(AXI_IP2Bus_WrAck20),
        .Q(AXI_IP2Bus_WrAck2),
        .R(1'b0));
  zxnexys_zxrtc_0_0_axi_lite_ipif AXI_LITE_IPIF_I
       (.AXI_Bus2IP_Reset(AXI_Bus2IP_Reset),
        .AXI_IP2Bus_RdAck1(AXI_IP2Bus_RdAck1),
        .AXI_IP2Bus_RdAck2(AXI_IP2Bus_RdAck2),
        .AXI_IP2Bus_RdAck20(AXI_IP2Bus_RdAck20),
        .AXI_IP2Bus_WrAck1(AXI_IP2Bus_WrAck1),
        .AXI_IP2Bus_WrAck2(AXI_IP2Bus_WrAck2),
        .AXI_IP2Bus_WrAck20(AXI_IP2Bus_WrAck20),
        .Bus2IIC_RdCE(Bus2IIC_RdCE),
        .Bus2IIC_WrCE(Bus2IIC_WrCE),
        .Bus_RNW_reg(\I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg ),
        .Dtre(Dtre),
        .E(AXI_Bus2IP_WrCE),
        .\GPO_GEN.gpo_i_reg[31] (\GPO_GEN.gpo_i_reg[31] ),
        .Q(Q),
        .Rc_fifo_data(Rc_fifo_data),
        .Tx_fifo_data_0(Tx_fifo_data_0),
        .\WDATA_reg[0] (\WDATA_reg[0] ),
        .\WDATA_reg[5] (\WDATA_reg[5] ),
        .\cr_i_reg[2] (\cr_i_reg[2] ),
        .\cr_i_reg[2]_0 (\cr_i_reg[2]_0 ),
        .cr_txModeSelect_clr(cr_txModeSelect_clr),
        .cr_txModeSelect_set(cr_txModeSelect_set),
        .firstDynStartSeen(firstDynStartSeen),
        .irpt_wrack(irpt_wrack),
        .is_read_reg(is_read_reg),
        .is_write_reg(is_write_reg),
        .p_1_in(p_1_in),
        .p_1_in10_in(p_1_in10_in),
        .p_1_in13_in(p_1_in13_in),
        .p_1_in16_in(p_1_in16_in),
        .p_1_in1_in(p_1_in1_in),
        .p_1_in4_in(p_1_in4_in),
        .p_1_in7_in(p_1_in7_in),
        .p_26_in(\I_SLAVE_ATTACHMENT/I_DECODER/p_26_in ),
        .reset_trig0(reset_trig0),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_araddr(s_axi_araddr),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axi_arvalid(s_axi_arvalid),
        .s_axi_awaddr(s_axi_awaddr),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_bready(s_axi_bready),
        .s_axi_bvalid_i_reg(s_axi_bvalid_i_reg),
        .s_axi_rdata(s_axi_rdata),
        .\s_axi_rdata_i[6]_i_4 (\s_axi_rdata_i[6]_i_4 ),
        .\s_axi_rdata_i[7]_i_6 (\s_axi_rdata_i[7]_i_6 ),
        .\s_axi_rdata_i[7]_i_6_0 (\s_axi_rdata_i[7]_i_6_0 ),
        .\s_axi_rdata_i[7]_i_7 (\s_axi_rdata_i[7]_i_7 ),
        .\s_axi_rdata_i_reg[0] (X_INTERRUPT_CONTROL_n_0),
        .\s_axi_rdata_i_reg[0]_i_2 (\s_axi_rdata_i_reg[0]_i_2 ),
        .\s_axi_rdata_i_reg[0]_i_2_0 (\s_axi_rdata_i_reg[0]_i_2_0 ),
        .\s_axi_rdata_i_reg[1] (\s_axi_rdata_i_reg[1] ),
        .\s_axi_rdata_i_reg[2]_i_2 (\s_axi_rdata_i_reg[2]_i_2 ),
        .\s_axi_rdata_i_reg[3] (\s_axi_rdata_i_reg[3] ),
        .\s_axi_rdata_i_reg[7] ({p_0_in17_in,p_0_in14_in,p_0_in11_in,p_0_in8_in,p_0_in5_in,p_0_in2_in,p_0_in0_in,X_INTERRUPT_CONTROL_n_15}),
        .\s_axi_rdata_i_reg[7]_i_2 (\s_axi_rdata_i_reg[7]_i_2 ),
        .\s_axi_rdata_i_reg[7]_i_2_0 (\s_axi_rdata_i_reg[7]_i_2_0 ),
        .s_axi_rready(s_axi_rready),
        .s_axi_rvalid_i_reg(s_axi_rvalid_i_reg),
        .s_axi_wdata({s_axi_wdata[5],s_axi_wdata[3:0]}),
        .s_axi_wvalid(s_axi_wvalid),
        .sw_rst_cond(sw_rst_cond),
        .sw_rst_cond_d1(sw_rst_cond_d1));
  zxnexys_zxrtc_0_0_interrupt_control X_INTERRUPT_CONTROL
       (.Bus_RNW_reg(\I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg ),
        .E(AXI_Bus2IP_WrCE),
        .\GEN_IP_IRPT_STATUS_REG[0].GEN_REG_STATUS.ip_irpt_status_reg_reg[0]_0 (X_INTERRUPT_CONTROL_n_0),
        .\GEN_IP_IRPT_STATUS_REG[5].GEN_REG_STATUS.ip_irpt_status_reg_reg[5]_0 (\s_axi_rdata_i[6]_i_4 [0]),
        .IIC2Bus_IntrEvent(IIC2Bus_IntrEvent),
        .Q({p_0_in17_in,p_0_in14_in,p_0_in11_in,p_0_in8_in,p_0_in5_in,p_0_in2_in,p_0_in0_in,X_INTERRUPT_CONTROL_n_15}),
        .SR(Bus2IIC_Reset),
        .irpt_wrack(irpt_wrack),
        .p_1_in(p_1_in),
        .p_1_in10_in(p_1_in10_in),
        .p_1_in13_in(p_1_in13_in),
        .p_1_in16_in(p_1_in16_in),
        .p_1_in1_in(p_1_in1_in),
        .p_1_in4_in(p_1_in4_in),
        .p_1_in7_in(p_1_in7_in),
        .p_26_in(\I_SLAVE_ATTACHMENT/I_DECODER/p_26_in ),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_wdata(s_axi_wdata[7:0]));
  zxnexys_zxrtc_0_0_soft_reset X_SOFT_RESET
       (.AXI_Bus2IP_Reset(AXI_Bus2IP_Reset),
        .Bus2IIC_Reset(Bus2IIC_Reset),
        .Msms_set(Msms_set),
        .\RD_FIFO_CNTRL.ro_prev_i_reg (\RD_FIFO_CNTRL.ro_prev_i_reg ),
        .\RESET_FLOPS[3].RST_FLOPS_0 (\RESET_FLOPS[3].RST_FLOPS ),
        .\RESET_FLOPS[3].RST_FLOPS_1 (\RESET_FLOPS[3].RST_FLOPS_0 ),
        .Tx_fifo_rst(Tx_fifo_rst),
        .ctrlFifoDin(ctrlFifoDin),
        .reset_trig0(reset_trig0),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axi_wdata(s_axi_wdata[9:8]),
        .sw_rst_cond(sw_rst_cond),
        .sw_rst_cond_d1(sw_rst_cond_d1));
endmodule

(* ORIG_REF_NAME = "axi_lite_ipif" *) 
module zxnexys_zxrtc_0_0_axi_lite_ipif
   (p_26_in,
    Bus_RNW_reg,
    s_axi_rvalid_i_reg,
    s_axi_bvalid_i_reg,
    Q,
    is_write_reg,
    is_read_reg,
    irpt_wrack,
    E,
    \WDATA_reg[5] ,
    Bus2IIC_WrCE,
    reset_trig0,
    sw_rst_cond,
    Bus2IIC_RdCE,
    \WDATA_reg[0] ,
    s_axi_rdata,
    AXI_IP2Bus_WrAck20,
    AXI_IP2Bus_RdAck20,
    AXI_Bus2IP_Reset,
    s_axi_aclk,
    s_axi_arvalid,
    Dtre,
    \s_axi_rdata_i[7]_i_7 ,
    \s_axi_rdata_i[7]_i_6 ,
    \s_axi_rdata_i[7]_i_6_0 ,
    \s_axi_rdata_i[6]_i_4 ,
    s_axi_aresetn,
    AXI_IP2Bus_RdAck1,
    AXI_IP2Bus_RdAck2,
    s_axi_wvalid,
    s_axi_awvalid,
    AXI_IP2Bus_WrAck1,
    AXI_IP2Bus_WrAck2,
    s_axi_wdata,
    \cr_i_reg[2] ,
    firstDynStartSeen,
    \cr_i_reg[2]_0 ,
    cr_txModeSelect_set,
    cr_txModeSelect_clr,
    sw_rst_cond_d1,
    \s_axi_rdata_i_reg[1] ,
    p_1_in13_in,
    \s_axi_rdata_i_reg[7] ,
    Tx_fifo_data_0,
    \s_axi_rdata_i_reg[7]_i_2 ,
    \s_axi_rdata_i_reg[2]_i_2 ,
    p_1_in10_in,
    \s_axi_rdata_i_reg[3] ,
    Rc_fifo_data,
    \s_axi_rdata_i_reg[7]_i_2_0 ,
    s_axi_rready,
    s_axi_bready,
    \s_axi_rdata_i_reg[0] ,
    p_1_in16_in,
    p_1_in7_in,
    p_1_in4_in,
    p_1_in1_in,
    p_1_in,
    \s_axi_rdata_i_reg[0]_i_2 ,
    \s_axi_rdata_i_reg[0]_i_2_0 ,
    s_axi_araddr,
    s_axi_awaddr,
    \GPO_GEN.gpo_i_reg[31] );
  output p_26_in;
  output Bus_RNW_reg;
  output s_axi_rvalid_i_reg;
  output s_axi_bvalid_i_reg;
  output [1:0]Q;
  output is_write_reg;
  output is_read_reg;
  output irpt_wrack;
  output [0:0]E;
  output [1:0]\WDATA_reg[5] ;
  output [6:0]Bus2IIC_WrCE;
  output reset_trig0;
  output sw_rst_cond;
  output [0:0]Bus2IIC_RdCE;
  output \WDATA_reg[0] ;
  output [7:0]s_axi_rdata;
  output AXI_IP2Bus_WrAck20;
  output AXI_IP2Bus_RdAck20;
  input AXI_Bus2IP_Reset;
  input s_axi_aclk;
  input s_axi_arvalid;
  input Dtre;
  input [6:0]\s_axi_rdata_i[7]_i_7 ;
  input [5:0]\s_axi_rdata_i[7]_i_6 ;
  input [4:0]\s_axi_rdata_i[7]_i_6_0 ;
  input [5:0]\s_axi_rdata_i[6]_i_4 ;
  input s_axi_aresetn;
  input AXI_IP2Bus_RdAck1;
  input AXI_IP2Bus_RdAck2;
  input s_axi_wvalid;
  input s_axi_awvalid;
  input AXI_IP2Bus_WrAck1;
  input AXI_IP2Bus_WrAck2;
  input [4:0]s_axi_wdata;
  input [0:0]\cr_i_reg[2] ;
  input firstDynStartSeen;
  input \cr_i_reg[2]_0 ;
  input cr_txModeSelect_set;
  input cr_txModeSelect_clr;
  input sw_rst_cond_d1;
  input [0:0]\s_axi_rdata_i_reg[1] ;
  input p_1_in13_in;
  input [7:0]\s_axi_rdata_i_reg[7] ;
  input [7:0]Tx_fifo_data_0;
  input [7:0]\s_axi_rdata_i_reg[7]_i_2 ;
  input \s_axi_rdata_i_reg[2]_i_2 ;
  input p_1_in10_in;
  input \s_axi_rdata_i_reg[3] ;
  input [0:7]Rc_fifo_data;
  input [7:0]\s_axi_rdata_i_reg[7]_i_2_0 ;
  input s_axi_rready;
  input s_axi_bready;
  input \s_axi_rdata_i_reg[0] ;
  input p_1_in16_in;
  input p_1_in7_in;
  input p_1_in4_in;
  input p_1_in1_in;
  input p_1_in;
  input \s_axi_rdata_i_reg[0]_i_2 ;
  input \s_axi_rdata_i_reg[0]_i_2_0 ;
  input [4:0]s_axi_araddr;
  input [4:0]s_axi_awaddr;
  input \GPO_GEN.gpo_i_reg[31] ;

  wire AXI_Bus2IP_Reset;
  wire AXI_IP2Bus_RdAck1;
  wire AXI_IP2Bus_RdAck2;
  wire AXI_IP2Bus_RdAck20;
  wire AXI_IP2Bus_WrAck1;
  wire AXI_IP2Bus_WrAck2;
  wire AXI_IP2Bus_WrAck20;
  wire [0:0]Bus2IIC_RdCE;
  wire [6:0]Bus2IIC_WrCE;
  wire Bus_RNW_reg;
  wire Dtre;
  wire [0:0]E;
  wire \GPO_GEN.gpo_i_reg[31] ;
  wire [1:0]Q;
  wire [0:7]Rc_fifo_data;
  wire [7:0]Tx_fifo_data_0;
  wire \WDATA_reg[0] ;
  wire [1:0]\WDATA_reg[5] ;
  wire [0:0]\cr_i_reg[2] ;
  wire \cr_i_reg[2]_0 ;
  wire cr_txModeSelect_clr;
  wire cr_txModeSelect_set;
  wire firstDynStartSeen;
  wire irpt_wrack;
  wire is_read_reg;
  wire is_write_reg;
  wire p_1_in;
  wire p_1_in10_in;
  wire p_1_in13_in;
  wire p_1_in16_in;
  wire p_1_in1_in;
  wire p_1_in4_in;
  wire p_1_in7_in;
  wire p_26_in;
  wire reset_trig0;
  wire s_axi_aclk;
  wire [4:0]s_axi_araddr;
  wire s_axi_aresetn;
  wire s_axi_arvalid;
  wire [4:0]s_axi_awaddr;
  wire s_axi_awvalid;
  wire s_axi_bready;
  wire s_axi_bvalid_i_reg;
  wire [7:0]s_axi_rdata;
  wire [5:0]\s_axi_rdata_i[6]_i_4 ;
  wire [5:0]\s_axi_rdata_i[7]_i_6 ;
  wire [4:0]\s_axi_rdata_i[7]_i_6_0 ;
  wire [6:0]\s_axi_rdata_i[7]_i_7 ;
  wire \s_axi_rdata_i_reg[0] ;
  wire \s_axi_rdata_i_reg[0]_i_2 ;
  wire \s_axi_rdata_i_reg[0]_i_2_0 ;
  wire [0:0]\s_axi_rdata_i_reg[1] ;
  wire \s_axi_rdata_i_reg[2]_i_2 ;
  wire \s_axi_rdata_i_reg[3] ;
  wire [7:0]\s_axi_rdata_i_reg[7] ;
  wire [7:0]\s_axi_rdata_i_reg[7]_i_2 ;
  wire [7:0]\s_axi_rdata_i_reg[7]_i_2_0 ;
  wire s_axi_rready;
  wire s_axi_rvalid_i_reg;
  wire [4:0]s_axi_wdata;
  wire s_axi_wvalid;
  wire sw_rst_cond;
  wire sw_rst_cond_d1;

  zxnexys_zxrtc_0_0_slave_attachment I_SLAVE_ATTACHMENT
       (.AXI_Bus2IP_Reset(AXI_Bus2IP_Reset),
        .AXI_IP2Bus_RdAck1(AXI_IP2Bus_RdAck1),
        .AXI_IP2Bus_RdAck2(AXI_IP2Bus_RdAck2),
        .AXI_IP2Bus_RdAck20(AXI_IP2Bus_RdAck20),
        .AXI_IP2Bus_WrAck1(AXI_IP2Bus_WrAck1),
        .AXI_IP2Bus_WrAck2(AXI_IP2Bus_WrAck2),
        .AXI_IP2Bus_WrAck20(AXI_IP2Bus_WrAck20),
        .Bus2IIC_RdCE(Bus2IIC_RdCE),
        .Bus2IIC_WrCE(Bus2IIC_WrCE),
        .Bus_RNW_reg_reg(Bus_RNW_reg),
        .Dtre(Dtre),
        .E(E),
        .\GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8] (p_26_in),
        .\GPO_GEN.gpo_i_reg[31] (\GPO_GEN.gpo_i_reg[31] ),
        .Q(Q),
        .Rc_fifo_data(Rc_fifo_data),
        .Tx_fifo_data_0(Tx_fifo_data_0),
        .\WDATA_reg[0] (\WDATA_reg[0] ),
        .\WDATA_reg[5] (\WDATA_reg[5] ),
        .\cr_i_reg[2] (\cr_i_reg[2] ),
        .\cr_i_reg[2]_0 (\cr_i_reg[2]_0 ),
        .cr_txModeSelect_clr(cr_txModeSelect_clr),
        .cr_txModeSelect_set(cr_txModeSelect_set),
        .firstDynStartSeen(firstDynStartSeen),
        .irpt_wrack(irpt_wrack),
        .is_read_reg_0(is_read_reg),
        .is_write_reg_0(is_write_reg),
        .p_1_in(p_1_in),
        .p_1_in10_in(p_1_in10_in),
        .p_1_in13_in(p_1_in13_in),
        .p_1_in16_in(p_1_in16_in),
        .p_1_in1_in(p_1_in1_in),
        .p_1_in4_in(p_1_in4_in),
        .p_1_in7_in(p_1_in7_in),
        .reset_trig0(reset_trig0),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_araddr(s_axi_araddr),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axi_arvalid(s_axi_arvalid),
        .s_axi_awaddr(s_axi_awaddr),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_bready(s_axi_bready),
        .s_axi_bvalid_i_reg_0(s_axi_bvalid_i_reg),
        .s_axi_rdata(s_axi_rdata),
        .\s_axi_rdata_i[6]_i_4_0 (\s_axi_rdata_i[6]_i_4 ),
        .\s_axi_rdata_i[7]_i_6_0 (\s_axi_rdata_i[7]_i_6 ),
        .\s_axi_rdata_i[7]_i_6_1 (\s_axi_rdata_i[7]_i_6_0 ),
        .\s_axi_rdata_i[7]_i_7_0 (\s_axi_rdata_i[7]_i_7 ),
        .\s_axi_rdata_i_reg[0]_0 (\s_axi_rdata_i_reg[0] ),
        .\s_axi_rdata_i_reg[0]_i_2_0 (\s_axi_rdata_i_reg[0]_i_2 ),
        .\s_axi_rdata_i_reg[0]_i_2_1 (\s_axi_rdata_i_reg[0]_i_2_0 ),
        .\s_axi_rdata_i_reg[1]_0 (\s_axi_rdata_i_reg[1] ),
        .\s_axi_rdata_i_reg[2]_i_2_0 (\s_axi_rdata_i_reg[2]_i_2 ),
        .\s_axi_rdata_i_reg[3]_0 (\s_axi_rdata_i_reg[3] ),
        .\s_axi_rdata_i_reg[7]_0 (\s_axi_rdata_i_reg[7] ),
        .\s_axi_rdata_i_reg[7]_i_2_0 (\s_axi_rdata_i_reg[7]_i_2 ),
        .\s_axi_rdata_i_reg[7]_i_2_1 (\s_axi_rdata_i_reg[7]_i_2_0 ),
        .s_axi_rready(s_axi_rready),
        .s_axi_rvalid_i_reg_0(s_axi_rvalid_i_reg),
        .s_axi_wdata(s_axi_wdata),
        .s_axi_wvalid(s_axi_wvalid),
        .sw_rst_cond(sw_rst_cond),
        .sw_rst_cond_d1(sw_rst_cond_d1));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module zxnexys_zxrtc_0_0_cdc_sync
   (\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_1 ,
    sda_rin_d1,
    sda_i,
    s_axi_aclk);
  output \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ;
  output \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_1 ;
  input sda_rin_d1;
  input sda_i;
  input s_axi_aclk;

  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_1 ;
  wire s_axi_aclk;
  wire s_level_out_d1_cdc_to;
  wire s_level_out_d2;
  wire s_level_out_d3;
  wire sda_i;
  wire sda_rin_d1;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(sda_i),
        .Q(s_level_out_d1_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_1 ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    detect_stop_i_3
       (.I0(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_1 ),
        .I1(sda_rin_d1),
        .O(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module zxnexys_zxrtc_0_0_cdc_sync_10
   (scl_rising_edge0,
    scndry_out,
    D,
    scl_rin_d1,
    Q,
    scl_i,
    s_axi_aclk);
  output scl_rising_edge0;
  output scndry_out;
  output [0:0]D;
  input scl_rin_d1;
  input [0:0]Q;
  input scl_i;
  input s_axi_aclk;

  wire [0:0]D;
  wire [0:0]Q;
  wire s_axi_aclk;
  wire s_level_out_d1_cdc_to;
  wire s_level_out_d2;
  wire s_level_out_d3;
  wire scl_i;
  wire scl_rin_d1;
  wire scl_rising_edge0;
  wire scndry_out;

  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \FSM_onehot_scl_state[7]_i_1 
       (.I0(scndry_out),
        .I1(Q),
        .O(D));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(scl_i),
        .Q(s_level_out_d1_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(scndry_out),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT2 #(
    .INIT(4'h2)) 
    scl_rising_edge_i_1
       (.I0(scndry_out),
        .I1(scl_rin_d1),
        .O(scl_rising_edge0));
endmodule

(* ORIG_REF_NAME = "debounce" *) 
module zxnexys_zxrtc_0_0_debounce
   (scl_rising_edge0,
    scndry_out,
    D,
    scl_rin_d1,
    Q,
    scl_i,
    s_axi_aclk);
  output scl_rising_edge0;
  output scndry_out;
  output [0:0]D;
  input scl_rin_d1;
  input [0:0]Q;
  input scl_i;
  input s_axi_aclk;

  wire [0:0]D;
  wire [0:0]Q;
  wire s_axi_aclk;
  wire scl_i;
  wire scl_rin_d1;
  wire scl_rising_edge0;
  wire scndry_out;

  zxnexys_zxrtc_0_0_cdc_sync_10 INPUT_DOUBLE_REGS
       (.D(D),
        .Q(Q),
        .s_axi_aclk(s_axi_aclk),
        .scl_i(scl_i),
        .scl_rin_d1(scl_rin_d1),
        .scl_rising_edge0(scl_rising_edge0),
        .scndry_out(scndry_out));
endmodule

(* ORIG_REF_NAME = "debounce" *) 
module zxnexys_zxrtc_0_0_debounce_9
   (\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ,
    sda_rin_d1,
    sda_i,
    s_axi_aclk);
  output \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ;
  output \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ;
  input sda_rin_d1;
  input sda_i;
  input s_axi_aclk;

  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ;
  wire s_axi_aclk;
  wire sda_i;
  wire sda_rin_d1;

  zxnexys_zxrtc_0_0_cdc_sync INPUT_DOUBLE_REGS
       (.\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 (\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ),
        .\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_1 (\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ),
        .s_axi_aclk(s_axi_aclk),
        .sda_i(sda_i),
        .sda_rin_d1(sda_rin_d1));
endmodule

(* ORIG_REF_NAME = "dynamic_master" *) 
module zxnexys_zxrtc_0_0_dynamic_master
   (callingReadAccess,
    rdCntrFrmTxFifo,
    rxCntDone,
    firstDynStartSeen,
    cr_txModeSelect_set,
    cr_txModeSelect_clr,
    rdCntrFrmTxFifo_reg_0,
    callingReadAccess_reg_0,
    Tx_fifo_rst,
    ackDataState,
    s_axi_aclk,
    p_3_in,
    Tx_fifo_data_0,
    rdCntrFrmTxFifo0,
    earlyAckDataState,
    firstDynStartSeen_reg_0,
    Tx_fifo_rd_d,
    Tx_fifo_rd,
    earlyAckHdr);
  output callingReadAccess;
  output rdCntrFrmTxFifo;
  output rxCntDone;
  output firstDynStartSeen;
  output cr_txModeSelect_set;
  output cr_txModeSelect_clr;
  output rdCntrFrmTxFifo_reg_0;
  output callingReadAccess_reg_0;
  input Tx_fifo_rst;
  input ackDataState;
  input s_axi_aclk;
  input p_3_in;
  input [7:0]Tx_fifo_data_0;
  input rdCntrFrmTxFifo0;
  input earlyAckDataState;
  input firstDynStartSeen_reg_0;
  input Tx_fifo_rd_d;
  input Tx_fifo_rd;
  input earlyAckHdr;

  wire Cr_txModeSelect_clr_i_1_n_0;
  wire Cr_txModeSelect_set_i_1_n_0;
  wire [7:0]Tx_fifo_data_0;
  wire Tx_fifo_rd;
  wire Tx_fifo_rd_d;
  wire Tx_fifo_rst;
  wire ackDataState;
  wire ackDataState_d1;
  wire callingReadAccess;
  wire callingReadAccess_reg_0;
  wire cr_txModeSelect_clr;
  wire cr_txModeSelect_set;
  wire earlyAckDataState;
  wire earlyAckDataState_d1;
  wire earlyAckHdr;
  wire firstDynStartSeen;
  wire firstDynStartSeen_reg_0;
  wire [7:0]p_0_in__1;
  wire p_3_in;
  wire \rdByteCntr[0]_i_1_n_0 ;
  wire \rdByteCntr[0]_i_3_n_0 ;
  wire \rdByteCntr[0]_i_4_n_0 ;
  wire \rdByteCntr[2]_i_2_n_0 ;
  wire \rdByteCntr[3]_i_2_n_0 ;
  wire [0:7]rdByteCntr_reg;
  wire rdCntrFrmTxFifo;
  wire rdCntrFrmTxFifo0;
  wire rdCntrFrmTxFifo_reg_0;
  wire rxCntDone;
  wire rxCntDone0;
  wire s_axi_aclk;

  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    Cr_txModeSelect_clr_i_1
       (.I0(callingReadAccess),
        .I1(firstDynStartSeen),
        .I2(earlyAckHdr),
        .I3(Tx_fifo_rst),
        .O(Cr_txModeSelect_clr_i_1_n_0));
  FDRE Cr_txModeSelect_clr_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Cr_txModeSelect_clr_i_1_n_0),
        .Q(cr_txModeSelect_clr),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    Cr_txModeSelect_set_i_1
       (.I0(callingReadAccess),
        .I1(firstDynStartSeen),
        .I2(earlyAckHdr),
        .I3(Tx_fifo_rst),
        .O(Cr_txModeSelect_set_i_1_n_0));
  FDRE Cr_txModeSelect_set_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Cr_txModeSelect_set_i_1_n_0),
        .Q(cr_txModeSelect_set),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h45)) 
    Data_Exists_DFF_i_2__1
       (.I0(rdCntrFrmTxFifo),
        .I1(Tx_fifo_rd_d),
        .I2(Tx_fifo_rd),
        .O(rdCntrFrmTxFifo_reg_0));
  FDRE ackDataState_d1_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(ackDataState),
        .Q(ackDataState_d1),
        .R(Tx_fifo_rst));
  FDRE callingReadAccess_reg
       (.C(s_axi_aclk),
        .CE(p_3_in),
        .D(Tx_fifo_data_0[0]),
        .Q(callingReadAccess),
        .R(Tx_fifo_rst));
  FDRE earlyAckDataState_d1_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(earlyAckDataState),
        .Q(earlyAckDataState_d1),
        .R(Tx_fifo_rst));
  FDRE firstDynStartSeen_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(firstDynStartSeen_reg_0),
        .Q(firstDynStartSeen),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBAAA)) 
    \rdByteCntr[0]_i_1 
       (.I0(rdCntrFrmTxFifo),
        .I1(earlyAckDataState_d1),
        .I2(earlyAckDataState),
        .I3(\rdByteCntr[0]_i_3_n_0 ),
        .O(\rdByteCntr[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB88BB8B8)) 
    \rdByteCntr[0]_i_2 
       (.I0(Tx_fifo_data_0[7]),
        .I1(rdCntrFrmTxFifo),
        .I2(rdByteCntr_reg[0]),
        .I3(rdByteCntr_reg[1]),
        .I4(\rdByteCntr[0]_i_4_n_0 ),
        .O(p_0_in__1[7]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \rdByteCntr[0]_i_3 
       (.I0(\rdByteCntr[2]_i_2_n_0 ),
        .I1(rdByteCntr_reg[1]),
        .I2(rdByteCntr_reg[0]),
        .I3(rdByteCntr_reg[2]),
        .O(\rdByteCntr[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \rdByteCntr[0]_i_4 
       (.I0(rdByteCntr_reg[2]),
        .I1(rdByteCntr_reg[4]),
        .I2(rdByteCntr_reg[7]),
        .I3(rdByteCntr_reg[6]),
        .I4(rdByteCntr_reg[5]),
        .I5(rdByteCntr_reg[3]),
        .O(\rdByteCntr[0]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h8BB8)) 
    \rdByteCntr[1]_i_1 
       (.I0(Tx_fifo_data_0[6]),
        .I1(rdCntrFrmTxFifo),
        .I2(rdByteCntr_reg[1]),
        .I3(\rdByteCntr[0]_i_4_n_0 ),
        .O(p_0_in__1[6]));
  LUT4 #(
    .INIT(16'hB88B)) 
    \rdByteCntr[2]_i_1 
       (.I0(Tx_fifo_data_0[5]),
        .I1(rdCntrFrmTxFifo),
        .I2(\rdByteCntr[2]_i_2_n_0 ),
        .I3(rdByteCntr_reg[2]),
        .O(p_0_in__1[5]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \rdByteCntr[2]_i_2 
       (.I0(rdByteCntr_reg[3]),
        .I1(rdByteCntr_reg[5]),
        .I2(rdByteCntr_reg[6]),
        .I3(rdByteCntr_reg[7]),
        .I4(rdByteCntr_reg[4]),
        .O(\rdByteCntr[2]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hB88B)) 
    \rdByteCntr[3]_i_1 
       (.I0(Tx_fifo_data_0[4]),
        .I1(rdCntrFrmTxFifo),
        .I2(rdByteCntr_reg[3]),
        .I3(\rdByteCntr[3]_i_2_n_0 ),
        .O(p_0_in__1[4]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \rdByteCntr[3]_i_2 
       (.I0(rdByteCntr_reg[4]),
        .I1(rdByteCntr_reg[7]),
        .I2(rdByteCntr_reg[6]),
        .I3(rdByteCntr_reg[5]),
        .O(\rdByteCntr[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBB88888888B)) 
    \rdByteCntr[4]_i_1 
       (.I0(Tx_fifo_data_0[3]),
        .I1(rdCntrFrmTxFifo),
        .I2(rdByteCntr_reg[5]),
        .I3(rdByteCntr_reg[6]),
        .I4(rdByteCntr_reg[7]),
        .I5(rdByteCntr_reg[4]),
        .O(p_0_in__1[3]));
  LUT5 #(
    .INIT(32'hBBB8888B)) 
    \rdByteCntr[5]_i_1 
       (.I0(Tx_fifo_data_0[2]),
        .I1(rdCntrFrmTxFifo),
        .I2(rdByteCntr_reg[7]),
        .I3(rdByteCntr_reg[6]),
        .I4(rdByteCntr_reg[5]),
        .O(p_0_in__1[2]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'hB88B)) 
    \rdByteCntr[6]_i_1 
       (.I0(Tx_fifo_data_0[1]),
        .I1(rdCntrFrmTxFifo),
        .I2(rdByteCntr_reg[7]),
        .I3(rdByteCntr_reg[6]),
        .O(p_0_in__1[1]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \rdByteCntr[7]_i_1 
       (.I0(Tx_fifo_data_0[0]),
        .I1(rdCntrFrmTxFifo),
        .I2(rdByteCntr_reg[7]),
        .O(p_0_in__1[0]));
  FDRE \rdByteCntr_reg[0] 
       (.C(s_axi_aclk),
        .CE(\rdByteCntr[0]_i_1_n_0 ),
        .D(p_0_in__1[7]),
        .Q(rdByteCntr_reg[0]),
        .R(Tx_fifo_rst));
  FDRE \rdByteCntr_reg[1] 
       (.C(s_axi_aclk),
        .CE(\rdByteCntr[0]_i_1_n_0 ),
        .D(p_0_in__1[6]),
        .Q(rdByteCntr_reg[1]),
        .R(Tx_fifo_rst));
  FDRE \rdByteCntr_reg[2] 
       (.C(s_axi_aclk),
        .CE(\rdByteCntr[0]_i_1_n_0 ),
        .D(p_0_in__1[5]),
        .Q(rdByteCntr_reg[2]),
        .R(Tx_fifo_rst));
  FDRE \rdByteCntr_reg[3] 
       (.C(s_axi_aclk),
        .CE(\rdByteCntr[0]_i_1_n_0 ),
        .D(p_0_in__1[4]),
        .Q(rdByteCntr_reg[3]),
        .R(Tx_fifo_rst));
  FDRE \rdByteCntr_reg[4] 
       (.C(s_axi_aclk),
        .CE(\rdByteCntr[0]_i_1_n_0 ),
        .D(p_0_in__1[3]),
        .Q(rdByteCntr_reg[4]),
        .R(Tx_fifo_rst));
  FDRE \rdByteCntr_reg[5] 
       (.C(s_axi_aclk),
        .CE(\rdByteCntr[0]_i_1_n_0 ),
        .D(p_0_in__1[2]),
        .Q(rdByteCntr_reg[5]),
        .R(Tx_fifo_rst));
  FDRE \rdByteCntr_reg[6] 
       (.C(s_axi_aclk),
        .CE(\rdByteCntr[0]_i_1_n_0 ),
        .D(p_0_in__1[1]),
        .Q(rdByteCntr_reg[6]),
        .R(Tx_fifo_rst));
  FDRE \rdByteCntr_reg[7] 
       (.C(s_axi_aclk),
        .CE(\rdByteCntr[0]_i_1_n_0 ),
        .D(p_0_in__1[0]),
        .Q(rdByteCntr_reg[7]),
        .R(Tx_fifo_rst));
  FDRE rdCntrFrmTxFifo_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(rdCntrFrmTxFifo0),
        .Q(rdCntrFrmTxFifo),
        .R(Tx_fifo_rst));
  LUT3 #(
    .INIT(8'h08)) 
    rxCntDone_i_1
       (.I0(callingReadAccess_reg_0),
        .I1(ackDataState),
        .I2(ackDataState_d1),
        .O(rxCntDone0));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    rxCntDone_i_2
       (.I0(callingReadAccess),
        .I1(rdByteCntr_reg[2]),
        .I2(rdByteCntr_reg[0]),
        .I3(rdByteCntr_reg[1]),
        .I4(\rdByteCntr[2]_i_2_n_0 ),
        .O(callingReadAccess_reg_0));
  FDRE rxCntDone_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(rxCntDone0),
        .Q(rxCntDone),
        .R(Tx_fifo_rst));
endmodule

(* ORIG_REF_NAME = "filter" *) 
module zxnexys_zxrtc_0_0_filter
   (scl_rising_edge0,
    scndry_out,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ,
    D,
    scl_rin_d1,
    sda_rin_d1,
    Q,
    scl_i,
    s_axi_aclk,
    sda_i);
  output scl_rising_edge0;
  output scndry_out;
  output \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ;
  output \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ;
  output [0:0]D;
  input scl_rin_d1;
  input sda_rin_d1;
  input [0:0]Q;
  input scl_i;
  input s_axi_aclk;
  input sda_i;

  wire [0:0]D;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ;
  wire [0:0]Q;
  wire s_axi_aclk;
  wire scl_i;
  wire scl_rin_d1;
  wire scl_rising_edge0;
  wire scndry_out;
  wire sda_i;
  wire sda_rin_d1;

  zxnexys_zxrtc_0_0_debounce SCL_DEBOUNCE
       (.D(D),
        .Q(Q),
        .s_axi_aclk(s_axi_aclk),
        .scl_i(scl_i),
        .scl_rin_d1(scl_rin_d1),
        .scl_rising_edge0(scl_rising_edge0),
        .scndry_out(scndry_out));
  zxnexys_zxrtc_0_0_debounce_9 SDA_DEBOUNCE
       (.\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 (\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ),
        .\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 (\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ),
        .s_axi_aclk(s_axi_aclk),
        .sda_i(sda_i),
        .sda_rin_d1(sda_rin_d1));
endmodule

(* ORIG_REF_NAME = "iic" *) 
module zxnexys_zxrtc_0_0_iic
   (s_axi_rdata,
    is_write_reg,
    is_read_reg,
    sda_t,
    s_axi_rvalid_i_reg,
    s_axi_bvalid_i_reg,
    scl_t,
    s_axi_aclk,
    s_axi_wvalid,
    s_axi_awvalid,
    s_axi_arvalid,
    s_axi_wdata,
    scl_i,
    sda_i,
    s_axi_aresetn,
    s_axi_rready,
    s_axi_bready,
    s_axi_araddr,
    s_axi_awaddr);
  output [7:0]s_axi_rdata;
  output is_write_reg;
  output is_read_reg;
  output sda_t;
  output s_axi_rvalid_i_reg;
  output s_axi_bvalid_i_reg;
  output scl_t;
  input s_axi_aclk;
  input s_axi_wvalid;
  input s_axi_awvalid;
  input s_axi_arvalid;
  input [9:0]s_axi_wdata;
  input scl_i;
  input sda_i;
  input s_axi_aresetn;
  input s_axi_rready;
  input s_axi_bready;
  input [4:0]s_axi_araddr;
  input [4:0]s_axi_awaddr;

  wire Aas;
  wire Abgc;
  wire Al;
  wire Bb;
  wire [2:3]Bus2IIC_Addr;
  wire [3:3]Bus2IIC_RdCE;
  wire Bus2IIC_Reset;
  wire [0:17]Bus2IIC_WrCE;
  wire [0:8]\CLKCNT/q_int_reg ;
  wire [0:7]Cr;
  wire D;
  wire DYN_MASTER_I_n_6;
  wire DYN_MASTER_I_n_7;
  wire D_1;
  wire [0:7]Data_i2c;
  wire Dtre;
  wire FILTER_I_n_2;
  wire FILTER_I_n_4;
  wire [0:7]IIC2Bus_IntrEvent;
  wire IIC_CONTROL_I_n_26;
  wire IIC_CONTROL_I_n_27;
  wire IIC_CONTROL_I_n_28;
  wire IIC_CONTROL_I_n_8;
  wire Msms_set;
  wire New_rcv_dta;
  wire READ_FIFO_I_n_11;
  wire READ_FIFO_I_n_12;
  wire REG_INTERFACE_I_n_28;
  wire REG_INTERFACE_I_n_32;
  wire REG_INTERFACE_I_n_33;
  wire REG_INTERFACE_I_n_35;
  wire REG_INTERFACE_I_n_36;
  wire REG_INTERFACE_I_n_37;
  wire REG_INTERFACE_I_n_38;
  wire REG_INTERFACE_I_n_39;
  wire REG_INTERFACE_I_n_48;
  wire REG_INTERFACE_I_n_49;
  wire REG_INTERFACE_I_n_50;
  wire REG_INTERFACE_I_n_59;
  wire REG_INTERFACE_I_n_60;
  wire REG_INTERFACE_I_n_61;
  wire REG_INTERFACE_I_n_69;
  wire REG_INTERFACE_I_n_70;
  wire REG_INTERFACE_I_n_71;
  wire REG_INTERFACE_I_n_77;
  wire REG_INTERFACE_I_n_78;
  wire REG_INTERFACE_I_n_82;
  wire REG_INTERFACE_I_n_83;
  wire REG_INTERFACE_I_n_84;
  wire REG_INTERFACE_I_n_85;
  wire REG_INTERFACE_I_n_86;
  wire REG_INTERFACE_I_n_88;
  wire REG_INTERFACE_I_n_89;
  wire Rc_Data_Exists;
  wire [0:7]Rc_fifo_data;
  wire Rc_fifo_full;
  wire Rc_fifo_rd;
  wire Rc_fifo_rd_d;
  wire Rc_fifo_wr;
  wire Rc_fifo_wr0;
  wire Rc_fifo_wr_d;
  wire Rdy_new_xmt;
  wire Ro_prev;
  wire Srw;
  wire [7:1]Timing_param_thddat;
  wire [7:1]Timing_param_tlow;
  wire [7:0]Timing_param_tsusta;
  wire [7:0]Timing_param_tsusto;
  wire Tx_data_exists_sgl;
  wire [7:0]Tx_fifo_data_0;
  wire Tx_fifo_full;
  wire Tx_fifo_rd;
  wire Tx_fifo_rd_d;
  wire Tx_fifo_rst;
  wire Tx_fifo_wr;
  wire Tx_fifo_wr_d;
  wire Tx_under_prev;
  wire Txer;
  wire WRITE_FIFO_CTRL_I_n_0;
  wire WRITE_FIFO_CTRL_I_n_3;
  wire WRITE_FIFO_CTRL_I_n_4;
  wire WRITE_FIFO_I_n_10;
  wire WRITE_FIFO_I_n_12;
  wire X_AXI_IPIF_SSP1_n_17;
  wire X_AXI_IPIF_SSP1_n_21;
  wire X_AXI_IPIF_SSP1_n_3;
  wire X_AXI_IPIF_SSP1_n_8;
  wire X_AXI_IPIF_SSP1_n_9;
  wire ackDataState;
  wire callingReadAccess;
  wire cr_txModeSelect_clr;
  wire cr_txModeSelect_set;
  wire [0:1]ctrlFifoDin;
  wire [0:1]dynamic_MSMS;
  wire earlyAckDataState;
  wire earlyAckHdr;
  wire firstDynStartSeen;
  wire is_read_reg;
  wire is_write_reg;
  wire new_rcv_dta_d1;
  wire p_0_in;
  wire [6:6]p_0_out;
  wire p_1_in;
  wire p_1_in2_in;
  wire p_1_in3_in;
  wire p_1_in_0;
  wire [0:0]p_2_in__0;
  wire p_3_in;
  wire rdCntrFrmTxFifo;
  wire rdCntrFrmTxFifo0;
  wire rxCntDone;
  wire s_axi_aclk;
  wire [4:0]s_axi_araddr;
  wire s_axi_aresetn;
  wire s_axi_arvalid;
  wire [4:0]s_axi_awaddr;
  wire s_axi_awvalid;
  wire s_axi_bready;
  wire s_axi_bvalid_i_reg;
  wire [7:0]s_axi_rdata;
  wire s_axi_rready;
  wire s_axi_rvalid_i_reg;
  wire [9:0]s_axi_wdata;
  wire s_axi_wvalid;
  wire scl_clean;
  wire scl_i;
  wire scl_rin_d1;
  wire scl_rising_edge0;
  wire scl_t;
  wire sda_clean;
  wire sda_i;
  wire sda_rin_d1;
  wire sda_t;
  wire shift_reg_ld;
  wire [1:6]sr_i;

  zxnexys_zxrtc_0_0_dynamic_master DYN_MASTER_I
       (.Tx_fifo_data_0(Tx_fifo_data_0),
        .Tx_fifo_rd(Tx_fifo_rd),
        .Tx_fifo_rd_d(Tx_fifo_rd_d),
        .Tx_fifo_rst(Tx_fifo_rst),
        .ackDataState(ackDataState),
        .callingReadAccess(callingReadAccess),
        .callingReadAccess_reg_0(DYN_MASTER_I_n_7),
        .cr_txModeSelect_clr(cr_txModeSelect_clr),
        .cr_txModeSelect_set(cr_txModeSelect_set),
        .earlyAckDataState(earlyAckDataState),
        .earlyAckHdr(earlyAckHdr),
        .firstDynStartSeen(firstDynStartSeen),
        .firstDynStartSeen_reg_0(REG_INTERFACE_I_n_33),
        .p_3_in(p_3_in),
        .rdCntrFrmTxFifo(rdCntrFrmTxFifo),
        .rdCntrFrmTxFifo0(rdCntrFrmTxFifo0),
        .rdCntrFrmTxFifo_reg_0(DYN_MASTER_I_n_6),
        .rxCntDone(rxCntDone),
        .s_axi_aclk(s_axi_aclk));
  zxnexys_zxrtc_0_0_filter FILTER_I
       (.D(FILTER_I_n_4),
        .\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 (FILTER_I_n_2),
        .\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 (sda_clean),
        .Q(IIC_CONTROL_I_n_27),
        .s_axi_aclk(s_axi_aclk),
        .scl_i(scl_i),
        .scl_rin_d1(scl_rin_d1),
        .scl_rising_edge0(scl_rising_edge0),
        .scndry_out(scl_clean),
        .sda_i(sda_i),
        .sda_rin_d1(sda_rin_d1));
  zxnexys_zxrtc_0_0_iic_control IIC_CONTROL_I
       (.Aas(Aas),
        .Abgc(Abgc),
        .Bb(Bb),
        .D({Al,Txer,p_1_in,IIC_CONTROL_I_n_8}),
        .Dtre(Dtre),
        .E(Bus2IIC_WrCE[0]),
        .\FSM_onehot_scl_state[9]_i_5 ({REG_INTERFACE_I_n_48,REG_INTERFACE_I_n_49,REG_INTERFACE_I_n_50}),
        .\FSM_onehot_scl_state_reg[5]_0 ({REG_INTERFACE_I_n_59,REG_INTERFACE_I_n_60,REG_INTERFACE_I_n_61}),
        .\FSM_onehot_scl_state_reg[5]_1 ({REG_INTERFACE_I_n_69,REG_INTERFACE_I_n_70,REG_INTERFACE_I_n_71}),
        .\FSM_onehot_scl_state_reg[6]_0 ({IIC_CONTROL_I_n_27,IIC_CONTROL_I_n_28}),
        .\FSM_onehot_scl_state_reg[7]_0 (FILTER_I_n_4),
        .\LEVEL_1_GEN.master_sda_reg_0 (REG_INTERFACE_I_n_36),
        .Msms_set(Msms_set),
        .New_rcv_dta(New_rcv_dta),
        .Q({Cr[1],Cr[2],Cr[4],Cr[5],Cr[7]}),
        .Rc_fifo_wr0(Rc_fifo_wr0),
        .Rdy_new_xmt(Rdy_new_xmt),
        .Ro_prev(Ro_prev),
        .S({REG_INTERFACE_I_n_37,REG_INTERFACE_I_n_38,REG_INTERFACE_I_n_39}),
        .Tx_data_exists_sgl(Tx_data_exists_sgl),
        .Tx_fifo_data_0(Tx_fifo_data_0[7:1]),
        .Tx_under_prev(Tx_under_prev),
        .\WDATA_reg[2] (IIC_CONTROL_I_n_26),
        .ackDataState(ackDataState),
        .\cr_i_reg[5] (WRITE_FIFO_I_n_10),
        .\cr_i_reg[5]_0 (REG_INTERFACE_I_n_77),
        .\data_i2c_i_reg[7]_0 ({Data_i2c[0],Data_i2c[1],Data_i2c[2],Data_i2c[3],Data_i2c[4],Data_i2c[5],Data_i2c[6],Data_i2c[7]}),
        .\data_int_reg[0] (sda_clean),
        .\data_int_reg[0]_0 (p_2_in__0),
        .detect_stop_reg_0(FILTER_I_n_2),
        .dynamic_MSMS(dynamic_MSMS[0]),
        .earlyAckDataState(earlyAckDataState),
        .earlyAckHdr(earlyAckHdr),
        .new_rcv_dta_d1(new_rcv_dta_d1),
        .\q_int_reg[0] ({\CLKCNT/q_int_reg [0],\CLKCNT/q_int_reg [1],\CLKCNT/q_int_reg [2],\CLKCNT/q_int_reg [3],\CLKCNT/q_int_reg [4],\CLKCNT/q_int_reg [5],\CLKCNT/q_int_reg [6],\CLKCNT/q_int_reg [7],\CLKCNT/q_int_reg [8]}),
        .\q_int_reg[8] (REG_INTERFACE_I_n_35),
        .rxCntDone(rxCntDone),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_wdata(s_axi_wdata[2]),
        .scl_rin_d1(scl_rin_d1),
        .scl_rising_edge0(scl_rising_edge0),
        .scl_t(scl_t),
        .scndry_out(scl_clean),
        .sda_rin_d1(sda_rin_d1),
        .sda_t(sda_t),
        .shift_reg_ld(shift_reg_ld),
        .srw_i_reg_0(Srw));
  zxnexys_zxrtc_0_0_SRL_FIFO READ_FIFO_I
       (.\Addr_Counters[0].MUXCY_L_I_0 (REG_INTERFACE_I_n_89),
        .\Addr_Counters[0].MUXCY_L_I_1 (REG_INTERFACE_I_n_88),
        .\Addr_Counters[1].FDRE_I_0 (READ_FIFO_I_n_12),
        .\Addr_Counters[3].FDRE_I_0 (READ_FIFO_I_n_11),
        .Bus2IIC_Reset(Bus2IIC_Reset),
        .D({p_0_out,Rc_fifo_full}),
        .D_0(D),
        .\FIFO_RAM[0].SRL16E_I_0 ({Data_i2c[0],Data_i2c[1],Data_i2c[2],Data_i2c[3],Data_i2c[4],Data_i2c[5],Data_i2c[6],Data_i2c[7]}),
        .Q({p_1_in3_in,p_1_in2_in,p_1_in_0,REG_INTERFACE_I_n_82}),
        .Rc_Data_Exists(Rc_Data_Exists),
        .Rc_fifo_data(Rc_fifo_data),
        .Rc_fifo_rd(Rc_fifo_rd),
        .Rc_fifo_rd_d(Rc_fifo_rd_d),
        .Rc_fifo_wr(Rc_fifo_wr),
        .Rc_fifo_wr_d(Rc_fifo_wr_d),
        .s_axi_aclk(s_axi_aclk));
  zxnexys_zxrtc_0_0_reg_interface REG_INTERFACE_I
       (.Aas(Aas),
        .Bus2IIC_RdCE(Bus2IIC_RdCE),
        .Bus2IIC_Reset(Bus2IIC_Reset),
        .Bus2IIC_WrCE({Bus2IIC_WrCE[0],Bus2IIC_WrCE[2],Bus2IIC_WrCE[8],Bus2IIC_WrCE[10],Bus2IIC_WrCE[11],Bus2IIC_WrCE[16],Bus2IIC_WrCE[17]}),
        .D(Ro_prev),
        .D_0(D_1),
        .D_1(D),
        .Data_Exists_DFF(WRITE_FIFO_CTRL_I_n_4),
        .Data_Exists_DFF_0(WRITE_FIFO_CTRL_I_n_0),
        .Data_Exists_DFF_1(X_AXI_IPIF_SSP1_n_3),
        .Data_Exists_DFF_2(READ_FIFO_I_n_12),
        .Dtre(Dtre),
        .\FIFO_GEN_DTR.Tx_fifo_rd_reg_0 (REG_INTERFACE_I_n_77),
        .\FIFO_GEN_DTR.Tx_fifo_wr_reg_0 (REG_INTERFACE_I_n_86),
        .\FIFO_GEN_DTR.dtre_i_reg_0 (WRITE_FIFO_I_n_12),
        .\GPO_GEN.gpo_i_reg[31]_0 (REG_INTERFACE_I_n_28),
        .\GPO_GEN.gpo_i_reg[31]_1 (REG_INTERFACE_I_n_84),
        .\GPO_GEN.gpo_i_reg[31]_2 (X_AXI_IPIF_SSP1_n_21),
        .IIC2Bus_IntrEvent({IIC2Bus_IntrEvent[0],IIC2Bus_IntrEvent[1],IIC2Bus_IntrEvent[2],IIC2Bus_IntrEvent[3],IIC2Bus_IntrEvent[4],IIC2Bus_IntrEvent[6],IIC2Bus_IntrEvent[7]}),
        .\IIC2Bus_IntrEvent_reg[0]_0 ({Al,Txer,Tx_under_prev,p_1_in,IIC_CONTROL_I_n_8}),
        .\LEVEL_1_GEN.master_sda_reg (DYN_MASTER_I_n_7),
        .Msms_set(Msms_set),
        .New_rcv_dta(New_rcv_dta),
        .Q({Cr[0],Cr[1],Cr[2],Cr[3],Cr[4],Cr[5],Cr[6],Cr[7]}),
        .\RD_FIFO_CNTRL.Rc_fifo_rd_reg_0 (REG_INTERFACE_I_n_89),
        .\RD_FIFO_CNTRL.Rc_fifo_wr_reg_0 (REG_INTERFACE_I_n_88),
        .\RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[4]_0 ({p_1_in3_in,p_1_in2_in,p_1_in_0,REG_INTERFACE_I_n_82}),
        .\RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[4]_1 (REG_INTERFACE_I_n_83),
        .\RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[5]_0 (REG_INTERFACE_I_n_78),
        .\RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[7]_0 (REG_INTERFACE_I_n_85),
        .\RD_FIFO_CNTRL.ro_prev_i_reg_0 (X_AXI_IPIF_SSP1_n_17),
        .Rc_Data_Exists(Rc_Data_Exists),
        .Rc_fifo_rd(Rc_fifo_rd),
        .Rc_fifo_rd_d(Rc_fifo_rd_d),
        .Rc_fifo_wr(Rc_fifo_wr),
        .Rc_fifo_wr0(Rc_fifo_wr0),
        .Rc_fifo_wr_d(Rc_fifo_wr_d),
        .Rdy_new_xmt(Rdy_new_xmt),
        .S({REG_INTERFACE_I_n_37,REG_INTERFACE_I_n_38,REG_INTERFACE_I_n_39}),
        .Tx_fifo_rd(Tx_fifo_rd),
        .Tx_fifo_rd_d(Tx_fifo_rd_d),
        .Tx_fifo_rst(Tx_fifo_rst),
        .Tx_fifo_wr(Tx_fifo_wr),
        .Tx_fifo_wr_d(Tx_fifo_wr_d),
        .Tx_fifo_wr_d_reg(REG_INTERFACE_I_n_32),
        .\cr_i_reg[2]_0 ({X_AXI_IPIF_SSP1_n_8,X_AXI_IPIF_SSP1_n_9,IIC_CONTROL_I_n_26}),
        .\cr_i_reg[3]_0 (REG_INTERFACE_I_n_36),
        .\cr_i_reg[7]_0 (REG_INTERFACE_I_n_35),
        .dynamic_MSMS(dynamic_MSMS[1]),
        .earlyAckDataState(earlyAckDataState),
        .firstDynStartSeen(firstDynStartSeen),
        .firstDynStartSeen_reg(REG_INTERFACE_I_n_33),
        .firstDynStartSeen_reg_0(WRITE_FIFO_CTRL_I_n_3),
        .new_rcv_dta_d1(new_rcv_dta_d1),
        .\next_scl_state1_inferred__1/i__carry ({\CLKCNT/q_int_reg [0],\CLKCNT/q_int_reg [1],\CLKCNT/q_int_reg [2],\CLKCNT/q_int_reg [3],\CLKCNT/q_int_reg [4],\CLKCNT/q_int_reg [5],\CLKCNT/q_int_reg [6],\CLKCNT/q_int_reg [7],\CLKCNT/q_int_reg [8]}),
        .p_0_in(p_0_in),
        .p_3_in(p_3_in),
        .rdCntrFrmTxFifo(rdCntrFrmTxFifo),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_aresetn(s_axi_aresetn),
        .\s_axi_rdata_i[0]_i_3 ({Bus2IIC_Addr[2],Bus2IIC_Addr[3]}),
        .s_axi_wdata(s_axi_wdata[8:0]),
        .\sr_i_reg[1]_0 ({sr_i[1],sr_i[2],sr_i[3],sr_i[4],sr_i[5],sr_i[6]}),
        .\sr_i_reg[1]_1 ({p_0_out,Rc_fifo_full,Tx_fifo_full,Srw,Bb,Abgc}),
        .\timing_param_thddat_i_reg[7]_0 ({REG_INTERFACE_I_n_59,REG_INTERFACE_I_n_60,REG_INTERFACE_I_n_61}),
        .\timing_param_thddat_i_reg[7]_1 (Timing_param_thddat),
        .\timing_param_tlow_i_reg[7]_0 ({Timing_param_tlow[7:4],Timing_param_tlow[1]}),
        .\timing_param_tlow_i_reg[8]_0 ({REG_INTERFACE_I_n_69,REG_INTERFACE_I_n_70,REG_INTERFACE_I_n_71}),
        .\timing_param_tsusta_i_reg[7]_0 ({REG_INTERFACE_I_n_48,REG_INTERFACE_I_n_49,REG_INTERFACE_I_n_50}),
        .\timing_param_tsusta_i_reg[7]_1 (Timing_param_tsusta),
        .\timing_param_tsusto_i_reg[7]_0 (Timing_param_tsusto));
  FDRE Rc_fifo_rd_d_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Rc_fifo_rd),
        .Q(Rc_fifo_rd_d),
        .R(Bus2IIC_Reset));
  FDRE Rc_fifo_wr_d_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Rc_fifo_wr),
        .Q(Rc_fifo_wr_d),
        .R(Bus2IIC_Reset));
  FDRE Tx_fifo_rd_d_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Tx_fifo_rd),
        .Q(Tx_fifo_rd_d),
        .R(Bus2IIC_Reset));
  FDRE Tx_fifo_wr_d_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Tx_fifo_wr),
        .Q(Tx_fifo_wr_d),
        .R(Bus2IIC_Reset));
  zxnexys_zxrtc_0_0_SRL_FIFO__parameterized0 WRITE_FIFO_CTRL_I
       (.\Addr_Counters[0].MUXCY_L_I_0 (REG_INTERFACE_I_n_32),
        .\Addr_Counters[0].MUXCY_L_I_1 (DYN_MASTER_I_n_6),
        .\Addr_Counters[1].FDRE_I_0 (WRITE_FIFO_CTRL_I_n_4),
        .D(D_1),
        .Data_Exists_DFF_0(WRITE_FIFO_CTRL_I_n_0),
        .\FIFO_RAM[1].SRL16E_I_0 (WRITE_FIFO_CTRL_I_n_3),
        .Tx_fifo_rd(Tx_fifo_rd),
        .Tx_fifo_rd_d(Tx_fifo_rd_d),
        .Tx_fifo_rst(Tx_fifo_rst),
        .\cr_i_reg[2] (WRITE_FIFO_I_n_12),
        .ctrlFifoDin(ctrlFifoDin),
        .dynamic_MSMS(dynamic_MSMS),
        .rdCntrFrmTxFifo(rdCntrFrmTxFifo),
        .s_axi_aclk(s_axi_aclk));
  zxnexys_zxrtc_0_0_SRL_FIFO_6 WRITE_FIFO_I
       (.\Addr_Counters[0].MUXCY_L_I_0 (REG_INTERFACE_I_n_86),
        .\Addr_Counters[0].MUXCY_L_I_1 (DYN_MASTER_I_n_6),
        .\Addr_Counters[1].FDRE_I_0 (Tx_fifo_full),
        .Data_Exists_DFF_0(WRITE_FIFO_I_n_12),
        .\FIFO_RAM[0].SRL16E_I_0 (WRITE_FIFO_I_n_10),
        .\FIFO_RAM[7].SRL16E_I_0 (p_2_in__0),
        .Tx_data_exists_sgl(Tx_data_exists_sgl),
        .Tx_fifo_data_0(Tx_fifo_data_0),
        .Tx_fifo_rd(Tx_fifo_rd),
        .Tx_fifo_rd_d(Tx_fifo_rd_d),
        .Tx_fifo_rst(Tx_fifo_rst),
        .Tx_fifo_wr(Tx_fifo_wr),
        .Tx_fifo_wr_d(Tx_fifo_wr_d),
        .callingReadAccess(callingReadAccess),
        .\data_int_reg[0] (sda_clean),
        .dynamic_MSMS(dynamic_MSMS),
        .earlyAckHdr(earlyAckHdr),
        .p_0_in(p_0_in),
        .rdCntrFrmTxFifo(rdCntrFrmTxFifo),
        .rdCntrFrmTxFifo0(rdCntrFrmTxFifo0),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_wdata(s_axi_wdata[7:0]),
        .shift_reg_ld(shift_reg_ld));
  zxnexys_zxrtc_0_0_axi_ipif_ssp1 X_AXI_IPIF_SSP1
       (.Bus2IIC_RdCE(Bus2IIC_RdCE),
        .Bus2IIC_Reset(Bus2IIC_Reset),
        .Bus2IIC_WrCE({Bus2IIC_WrCE[0],Bus2IIC_WrCE[2],Bus2IIC_WrCE[8],Bus2IIC_WrCE[10],Bus2IIC_WrCE[11],Bus2IIC_WrCE[16],Bus2IIC_WrCE[17]}),
        .Dtre(Dtre),
        .\GPO_GEN.gpo_i_reg[31] (REG_INTERFACE_I_n_28),
        .IIC2Bus_IntrEvent({IIC2Bus_IntrEvent[0],IIC2Bus_IntrEvent[1],IIC2Bus_IntrEvent[2],IIC2Bus_IntrEvent[3],IIC2Bus_IntrEvent[4],IIC2Bus_IntrEvent[6],IIC2Bus_IntrEvent[7]}),
        .Msms_set(Msms_set),
        .Q({Bus2IIC_Addr[2],Bus2IIC_Addr[3]}),
        .\RD_FIFO_CNTRL.ro_prev_i_reg (READ_FIFO_I_n_11),
        .\RESET_FLOPS[3].RST_FLOPS (X_AXI_IPIF_SSP1_n_3),
        .\RESET_FLOPS[3].RST_FLOPS_0 (X_AXI_IPIF_SSP1_n_17),
        .Rc_fifo_data(Rc_fifo_data),
        .Tx_fifo_data_0(Tx_fifo_data_0),
        .Tx_fifo_rst(Tx_fifo_rst),
        .\WDATA_reg[0] (X_AXI_IPIF_SSP1_n_21),
        .\WDATA_reg[5] ({X_AXI_IPIF_SSP1_n_8,X_AXI_IPIF_SSP1_n_9}),
        .\cr_i_reg[2] (IIC_CONTROL_I_n_28),
        .\cr_i_reg[2]_0 (WRITE_FIFO_CTRL_I_n_3),
        .cr_txModeSelect_clr(cr_txModeSelect_clr),
        .cr_txModeSelect_set(cr_txModeSelect_set),
        .ctrlFifoDin(ctrlFifoDin),
        .firstDynStartSeen(firstDynStartSeen),
        .is_read_reg(is_read_reg),
        .is_write_reg(is_write_reg),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_araddr(s_axi_araddr),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axi_arvalid(s_axi_arvalid),
        .s_axi_awaddr(s_axi_awaddr),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_bready(s_axi_bready),
        .s_axi_bvalid_i_reg(s_axi_bvalid_i_reg),
        .s_axi_rdata(s_axi_rdata),
        .\s_axi_rdata_i[6]_i_4 ({sr_i[1],sr_i[2],sr_i[3],sr_i[4],sr_i[5],sr_i[6]}),
        .\s_axi_rdata_i[7]_i_6 ({Cr[0],Cr[1],Cr[2],Cr[3],Cr[4],Cr[6]}),
        .\s_axi_rdata_i[7]_i_6_0 ({Timing_param_tlow[7:4],Timing_param_tlow[1]}),
        .\s_axi_rdata_i[7]_i_7 (Timing_param_thddat),
        .\s_axi_rdata_i_reg[0]_i_2 (REG_INTERFACE_I_n_84),
        .\s_axi_rdata_i_reg[0]_i_2_0 (REG_INTERFACE_I_n_85),
        .\s_axi_rdata_i_reg[1] (p_1_in_0),
        .\s_axi_rdata_i_reg[2]_i_2 (REG_INTERFACE_I_n_78),
        .\s_axi_rdata_i_reg[3] (REG_INTERFACE_I_n_83),
        .\s_axi_rdata_i_reg[7]_i_2 (Timing_param_tsusta),
        .\s_axi_rdata_i_reg[7]_i_2_0 (Timing_param_tsusto),
        .s_axi_rready(s_axi_rready),
        .s_axi_rvalid_i_reg(s_axi_rvalid_i_reg),
        .s_axi_wdata(s_axi_wdata),
        .s_axi_wvalid(s_axi_wvalid));
endmodule

(* ORIG_REF_NAME = "iic_control" *) 
module zxnexys_zxrtc_0_0_iic_control
   (shift_reg_ld,
    sda_rin_d1,
    scl_rin_d1,
    Tx_under_prev,
    Bb,
    D,
    New_rcv_dta,
    earlyAckHdr,
    earlyAckDataState,
    ackDataState,
    \q_int_reg[0] ,
    Abgc,
    Aas,
    srw_i_reg_0,
    Rdy_new_xmt,
    \WDATA_reg[2] ,
    \FSM_onehot_scl_state_reg[6]_0 ,
    sda_t,
    scl_t,
    Rc_fifo_wr0,
    \data_i2c_i_reg[7]_0 ,
    \q_int_reg[8] ,
    s_axi_aclk,
    \data_int_reg[0] ,
    scndry_out,
    scl_rising_edge0,
    Ro_prev,
    Q,
    Dtre,
    S,
    \FSM_onehot_scl_state[9]_i_5 ,
    \FSM_onehot_scl_state_reg[5]_0 ,
    \FSM_onehot_scl_state_reg[5]_1 ,
    s_axi_wdata,
    E,
    \cr_i_reg[5] ,
    \LEVEL_1_GEN.master_sda_reg_0 ,
    Tx_data_exists_sgl,
    dynamic_MSMS,
    \cr_i_reg[5]_0 ,
    rxCntDone,
    Msms_set,
    \data_int_reg[0]_0 ,
    Tx_fifo_data_0,
    new_rcv_dta_d1,
    detect_stop_reg_0,
    \FSM_onehot_scl_state_reg[7]_0 );
  output shift_reg_ld;
  output sda_rin_d1;
  output scl_rin_d1;
  output Tx_under_prev;
  output Bb;
  output [3:0]D;
  output New_rcv_dta;
  output earlyAckHdr;
  output earlyAckDataState;
  output ackDataState;
  output [8:0]\q_int_reg[0] ;
  output Abgc;
  output Aas;
  output [0:0]srw_i_reg_0;
  output Rdy_new_xmt;
  output [0:0]\WDATA_reg[2] ;
  output [1:0]\FSM_onehot_scl_state_reg[6]_0 ;
  output sda_t;
  output scl_t;
  output Rc_fifo_wr0;
  output [7:0]\data_i2c_i_reg[7]_0 ;
  input \q_int_reg[8] ;
  input s_axi_aclk;
  input \data_int_reg[0] ;
  input scndry_out;
  input scl_rising_edge0;
  input Ro_prev;
  input [4:0]Q;
  input Dtre;
  input [2:0]S;
  input [2:0]\FSM_onehot_scl_state[9]_i_5 ;
  input [2:0]\FSM_onehot_scl_state_reg[5]_0 ;
  input [2:0]\FSM_onehot_scl_state_reg[5]_1 ;
  input [0:0]s_axi_wdata;
  input [0:0]E;
  input \cr_i_reg[5] ;
  input \LEVEL_1_GEN.master_sda_reg_0 ;
  input Tx_data_exists_sgl;
  input [0:0]dynamic_MSMS;
  input \cr_i_reg[5]_0 ;
  input rxCntDone;
  input Msms_set;
  input [0:0]\data_int_reg[0]_0 ;
  input [6:0]Tx_fifo_data_0;
  input new_rcv_dta_d1;
  input detect_stop_reg_0;
  input [0:0]\FSM_onehot_scl_state_reg[7]_0 ;

  wire Aas;
  wire Abgc;
  wire AckDataState_i_1_n_0;
  wire BITCNT_n_0;
  wire BITCNT_n_1;
  wire BITCNT_n_2;
  wire BITCNT_n_3;
  wire BITCNT_n_4;
  wire Bb;
  wire CLKCNT_n_10;
  wire CLKCNT_n_11;
  wire CLKCNT_n_12;
  wire CLKCNT_n_13;
  wire CLKCNT_n_14;
  wire CLKCNT_n_15;
  wire CLKCNT_n_16;
  wire CLKCNT_n_17;
  wire CLKCNT_n_18;
  wire CLKCNT_n_19;
  wire CLKCNT_n_20;
  wire CLKCNT_n_21;
  wire CLKCNT_n_22;
  wire CLKCNT_n_23;
  wire CLKCNT_n_24;
  wire CLKCNT_n_25;
  wire CLKCNT_n_26;
  wire CLKCNT_n_27;
  wire CLKCNT_n_28;
  wire CLKCNT_n_29;
  wire CLKCNT_n_9;
  wire [3:0]D;
  wire Dtre;
  wire [0:0]E;
  wire EarlyAckDataState_i_2_n_0;
  wire EarlyAckDataState_i_3_n_0;
  wire EarlyAckHdr0;
  wire \FSM_onehot_scl_state[0]_i_1_n_0 ;
  wire \FSM_onehot_scl_state[0]_i_2_n_0 ;
  wire \FSM_onehot_scl_state[2]_i_2_n_0 ;
  wire \FSM_onehot_scl_state[2]_i_4_n_0 ;
  wire \FSM_onehot_scl_state[2]_i_5_n_0 ;
  wire \FSM_onehot_scl_state[2]_i_6_n_0 ;
  wire \FSM_onehot_scl_state[2]_i_7_n_0 ;
  wire \FSM_onehot_scl_state[3]_i_1_n_0 ;
  wire \FSM_onehot_scl_state[4]_i_1_n_0 ;
  wire \FSM_onehot_scl_state[4]_i_2_n_0 ;
  wire \FSM_onehot_scl_state[5]_i_1_n_0 ;
  wire \FSM_onehot_scl_state[6]_i_1_n_0 ;
  wire \FSM_onehot_scl_state[8]_i_1_n_0 ;
  wire \FSM_onehot_scl_state[9]_i_3_n_0 ;
  wire \FSM_onehot_scl_state[9]_i_4_n_0 ;
  wire [2:0]\FSM_onehot_scl_state[9]_i_5 ;
  wire \FSM_onehot_scl_state[9]_i_6_n_0 ;
  wire \FSM_onehot_scl_state[9]_i_7_n_0 ;
  wire [2:0]\FSM_onehot_scl_state_reg[5]_0 ;
  wire [2:0]\FSM_onehot_scl_state_reg[5]_1 ;
  wire [1:0]\FSM_onehot_scl_state_reg[6]_0 ;
  wire [0:0]\FSM_onehot_scl_state_reg[7]_0 ;
  wire \FSM_onehot_scl_state_reg_n_0_[0] ;
  wire \FSM_onehot_scl_state_reg_n_0_[1] ;
  wire \FSM_onehot_scl_state_reg_n_0_[4] ;
  wire \FSM_onehot_scl_state_reg_n_0_[5] ;
  wire \FSM_onehot_scl_state_reg_n_0_[7] ;
  wire \FSM_onehot_scl_state_reg_n_0_[8] ;
  wire \FSM_onehot_scl_state_reg_n_0_[9] ;
  wire \FSM_sequential_state[1]_i_3_n_0 ;
  wire \FSM_sequential_state[1]_i_4_n_0 ;
  wire \FSM_sequential_state[2]_i_10_n_0 ;
  wire \FSM_sequential_state[2]_i_3_n_0 ;
  wire \FSM_sequential_state[2]_i_7_n_0 ;
  wire I2CDATA_REG_n_0;
  wire I2CDATA_REG_n_2;
  wire I2CDATA_REG_n_3;
  wire I2CDATA_REG_n_4;
  wire I2CDATA_REG_n_5;
  wire I2CDATA_REG_n_6;
  wire I2CDATA_REG_n_7;
  wire I2CDATA_REG_n_8;
  wire I2CDATA_REG_n_9;
  wire I2CHEADER_REG_n_1;
  wire I2CHEADER_REG_n_2;
  wire I2CHEADER_REG_n_3;
  wire I2CHEADER_REG_n_4;
  wire I2CHEADER_REG_n_5;
  wire I2CHEADER_REG_n_6;
  wire I2CHEADER_REG_n_7;
  wire \LEVEL_1_GEN.master_sda_reg_0 ;
  wire \LEVEL_1_GEN.master_sda_reg_n_0 ;
  wire Msms_set;
  wire New_rcv_dta;
  wire [4:0]Q;
  wire Rc_fifo_wr0;
  wire Rdy_new_xmt;
  wire Ro_prev;
  wire [2:0]S;
  wire SETUP_CNT_n_0;
  wire SETUP_CNT_n_1;
  wire SETUP_CNT_n_2;
  wire SETUP_CNT_n_3;
  wire Tx_data_exists_sgl;
  wire [6:0]Tx_fifo_data_0;
  wire Tx_under_prev;
  wire [0:0]\WDATA_reg[2] ;
  wire aas_i;
  wire ackDataState;
  wire al_i_i_1_n_0;
  wire al_i_i_2_n_0;
  wire al_prevent;
  wire al_prevent_i_1_n_0;
  wire arb_lost;
  wire arb_lost_i_1_n_0;
  wire bit_cnt_en;
  wire bit_cnt_en0;
  wire bus_busy_d1;
  wire bus_busy_i_1_n_0;
  wire clk_cnt_en1;
  wire clk_cnt_en11_out;
  wire clk_cnt_en12_out;
  wire clk_cnt_en1_carry_n_2;
  wire clk_cnt_en1_carry_n_3;
  wire \clk_cnt_en1_inferred__0/i__carry_n_2 ;
  wire \clk_cnt_en1_inferred__0/i__carry_n_3 ;
  wire \clk_cnt_en1_inferred__1/i__carry_n_2 ;
  wire \clk_cnt_en1_inferred__1/i__carry_n_3 ;
  wire \clk_cnt_en1_inferred__2/i__carry__0_n_3 ;
  wire \clk_cnt_en1_inferred__2/i__carry_n_0 ;
  wire \clk_cnt_en1_inferred__2/i__carry_n_1 ;
  wire \clk_cnt_en1_inferred__2/i__carry_n_2 ;
  wire \clk_cnt_en1_inferred__2/i__carry_n_3 ;
  wire clk_cnt_en2;
  wire clk_cnt_en2_carry_n_2;
  wire clk_cnt_en2_carry_n_3;
  wire \cr_i[5]_i_3_n_0 ;
  wire \cr_i_reg[5] ;
  wire \cr_i_reg[5]_0 ;
  wire data_i2c_i0;
  wire [7:0]\data_i2c_i_reg[7]_0 ;
  wire \data_int_reg[0] ;
  wire [0:0]\data_int_reg[0]_0 ;
  wire detect_start;
  wire detect_start_i_1_n_0;
  wire detect_start_i_2_n_0;
  wire detect_stop0;
  wire detect_stop_b;
  wire detect_stop_b_i_1_n_0;
  wire detect_stop_b_reg_n_0;
  wire detect_stop_i_1_n_0;
  wire detect_stop_reg_0;
  wire detect_stop_reg_n_0;
  wire dtc_i_d1;
  wire dtc_i_d2;
  wire dtc_i_reg_n_0;
  wire dtre_d1;
  wire [0:0]dynamic_MSMS;
  wire earlyAckDataState;
  wire earlyAckHdr;
  wire gen_start;
  wire gen_start_i_1_n_0;
  wire gen_stop;
  wire gen_stop_d1;
  wire gen_stop_i_1_n_0;
  wire i2c_header_en;
  wire i2c_header_en0;
  wire master_slave;
  wire master_slave_i_1_n_0;
  wire msms_d1;
  wire msms_d10;
  wire msms_d1_i_2_n_0;
  wire msms_d2;
  wire msms_rst_i;
  wire msms_rst_i_i_1_n_0;
  wire msms_rst_i_i_2_n_0;
  wire msms_rst_i_i_3_n_0;
  wire new_rcv_dta_d1;
  wire \next_scl_state1_inferred__0/i__carry_n_1 ;
  wire \next_scl_state1_inferred__0/i__carry_n_2 ;
  wire \next_scl_state1_inferred__0/i__carry_n_3 ;
  wire \next_scl_state1_inferred__1/i__carry_n_1 ;
  wire \next_scl_state1_inferred__1/i__carry_n_2 ;
  wire \next_scl_state1_inferred__1/i__carry_n_3 ;
  wire [8:0]\q_int_reg[0] ;
  wire \q_int_reg[8] ;
  wire rdy_new_xmt_i_i_1_n_0;
  wire rdy_new_xmt_i_i_2_n_0;
  wire ro_prev_d1;
  wire rsta_d1;
  wire rsta_tx_under_prev;
  wire rsta_tx_under_prev_i_1_n_0;
  wire rxCntDone;
  wire s_axi_aclk;
  wire [0:0]s_axi_wdata;
  wire scl_cout_reg;
  wire scl_cout_reg0;
  wire scl_f_edg_d1;
  wire scl_f_edg_d2;
  wire scl_f_edg_d3;
  wire scl_falling_edge;
  wire scl_falling_edge0;
  wire scl_rin_d1;
  wire scl_rising_edge;
  wire scl_rising_edge0;
  wire scl_t;
  wire scndry_out;
  wire sda_cout;
  wire sda_cout_reg;
  wire sda_cout_reg_i_1_n_0;
  wire sda_cout_reg_i_2_n_0;
  wire sda_rin_d1;
  wire sda_sample;
  wire sda_sample_i_1_n_0;
  wire sda_setup;
  wire \sda_setup0_inferred__0/i__carry_n_1 ;
  wire \sda_setup0_inferred__0/i__carry_n_2 ;
  wire \sda_setup0_inferred__0/i__carry_n_3 ;
  wire sda_t;
  wire [7:7]shift_reg;
  wire shift_reg_en;
  wire shift_reg_en0;
  wire shift_reg_en_i_2_n_0;
  wire shift_reg_ld;
  wire shift_reg_ld0;
  wire shift_reg_ld_d1;
  wire slave_sda_reg_n_0;
  wire sm_stop_i_1_n_0;
  wire sm_stop_i_2_n_0;
  wire sm_stop_i_3_n_0;
  wire sm_stop_reg_n_0;
  wire [0:0]srw_i_reg_0;
  wire state0;
  wire [2:0]state__0;
  wire stop_scl_reg;
  wire stop_scl_reg_i_1_n_0;
  wire stop_scl_reg_i_2_n_0;
  wire stop_scl_reg_i_4_n_0;
  wire stop_start_wait1;
  wire stop_start_wait1_carry_n_2;
  wire stop_start_wait1_carry_n_3;
  wire tx_under_prev_d1;
  wire tx_under_prev_i0;
  wire tx_under_prev_i_i_1_n_0;
  wire txer_edge_i_1_n_0;
  wire txer_edge_i_2_n_0;
  wire txer_i_i_1_n_0;
  wire txer_i_reg_n_0;
  wire [3:3]NLW_clk_cnt_en1_carry_CO_UNCONNECTED;
  wire [3:0]NLW_clk_cnt_en1_carry_O_UNCONNECTED;
  wire [3:3]\NLW_clk_cnt_en1_inferred__0/i__carry_CO_UNCONNECTED ;
  wire [3:0]\NLW_clk_cnt_en1_inferred__0/i__carry_O_UNCONNECTED ;
  wire [3:3]\NLW_clk_cnt_en1_inferred__1/i__carry_CO_UNCONNECTED ;
  wire [3:0]\NLW_clk_cnt_en1_inferred__1/i__carry_O_UNCONNECTED ;
  wire [3:0]\NLW_clk_cnt_en1_inferred__2/i__carry_O_UNCONNECTED ;
  wire [3:1]\NLW_clk_cnt_en1_inferred__2/i__carry__0_CO_UNCONNECTED ;
  wire [3:0]\NLW_clk_cnt_en1_inferred__2/i__carry__0_O_UNCONNECTED ;
  wire [3:3]NLW_clk_cnt_en2_carry_CO_UNCONNECTED;
  wire [3:0]NLW_clk_cnt_en2_carry_O_UNCONNECTED;
  wire [3:3]\NLW_next_scl_state1_inferred__0/i__carry_CO_UNCONNECTED ;
  wire [3:0]\NLW_next_scl_state1_inferred__0/i__carry_O_UNCONNECTED ;
  wire [3:3]\NLW_next_scl_state1_inferred__1/i__carry_CO_UNCONNECTED ;
  wire [3:0]\NLW_next_scl_state1_inferred__1/i__carry_O_UNCONNECTED ;
  wire [3:3]\NLW_sda_setup0_inferred__0/i__carry_CO_UNCONNECTED ;
  wire [3:0]\NLW_sda_setup0_inferred__0/i__carry_O_UNCONNECTED ;
  wire [3:3]NLW_stop_start_wait1_carry_CO_UNCONNECTED;
  wire [3:0]NLW_stop_start_wait1_carry_O_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'h20)) 
    AckDataState_i_1
       (.I0(state__0[0]),
        .I1(state__0[2]),
        .I2(state__0[1]),
        .O(AckDataState_i_1_n_0));
  FDRE AckDataState_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(AckDataState_i_1_n_0),
        .Q(ackDataState),
        .R(\q_int_reg[8] ));
  zxnexys_zxrtc_0_0_upcnt_n__parameterized0 BITCNT
       (.EarlyAckDataState_reg(EarlyAckDataState_i_2_n_0),
        .EarlyAckDataState_reg_0(EarlyAckDataState_i_3_n_0),
        .\FSM_sequential_state_reg[0] (BITCNT_n_4),
        .\FSM_sequential_state_reg[0]_0 (\FSM_sequential_state[2]_i_7_n_0 ),
        .\FSM_sequential_state_reg[0]_1 (I2CHEADER_REG_n_3),
        .\FSM_sequential_state_reg[1] (BITCNT_n_3),
        .\FSM_sequential_state_reg[1]_0 (I2CHEADER_REG_n_1),
        .\FSM_sequential_state_reg[1]_1 (detect_stop_reg_n_0),
        .\FSM_sequential_state_reg[2] (BITCNT_n_2),
        .\FSM_sequential_state_reg[2]_0 (\FSM_sequential_state[2]_i_3_n_0 ),
        .\FSM_sequential_state_reg[2]_1 (I2CHEADER_REG_n_4),
        .Q(Q[0]),
        .bit_cnt_en(bit_cnt_en),
        .detect_start(detect_start),
        .dtc_i_reg(dtc_i_reg_n_0),
        .\q_int_reg[0]_0 (BITCNT_n_1),
        .\q_int_reg[0]_1 (\q_int_reg[8] ),
        .\q_int_reg[2]_0 (BITCNT_n_0),
        .s_axi_aclk(s_axi_aclk),
        .scl_falling_edge(scl_falling_edge),
        .state0(state0),
        .state__0(state__0));
  zxnexys_zxrtc_0_0_upcnt_n CLKCNT
       (.CO(stop_start_wait1),
        .D({CLKCNT_n_17,CLKCNT_n_18}),
        .DI({CLKCNT_n_19,CLKCNT_n_20,CLKCNT_n_21}),
        .E(CLKCNT_n_16),
        .\FSM_onehot_scl_state_reg[0] ({\FSM_onehot_scl_state_reg_n_0_[9] ,\FSM_onehot_scl_state_reg_n_0_[8] ,\FSM_onehot_scl_state_reg_n_0_[7] ,\FSM_onehot_scl_state_reg[6]_0 [1],\FSM_onehot_scl_state_reg_n_0_[5] ,\FSM_onehot_scl_state_reg_n_0_[4] ,\FSM_onehot_scl_state_reg[6]_0 [0],detect_stop_b,\FSM_onehot_scl_state_reg_n_0_[1] ,\FSM_onehot_scl_state_reg_n_0_[0] }),
        .\FSM_onehot_scl_state_reg[0]_0 (\FSM_onehot_scl_state[9]_i_4_n_0 ),
        .\FSM_onehot_scl_state_reg[1] (CLKCNT_n_15),
        .\FSM_onehot_scl_state_reg[1]_0 (\FSM_onehot_scl_state[2]_i_2_n_0 ),
        .\FSM_onehot_scl_state_reg[1]_1 (detect_stop_b_reg_n_0),
        .\FSM_onehot_scl_state_reg[1]_2 (\FSM_onehot_scl_state[2]_i_4_n_0 ),
        .\FSM_onehot_scl_state_reg[2] (\FSM_onehot_scl_state[2]_i_5_n_0 ),
        .\FSM_onehot_scl_state_reg[2]_0 (\FSM_onehot_scl_state[2]_i_6_n_0 ),
        .\FSM_onehot_scl_state_reg[2]_1 (\clk_cnt_en1_inferred__2/i__carry__0_n_3 ),
        .Q(\q_int_reg[0] ),
        .S({CLKCNT_n_9,CLKCNT_n_10,CLKCNT_n_11}),
        .arb_lost(arb_lost),
        .\q_int_reg[0]_0 ({CLKCNT_n_12,CLKCNT_n_13,CLKCNT_n_14}),
        .\q_int_reg[0]_1 (CLKCNT_n_26),
        .\q_int_reg[0]_2 (clk_cnt_en2),
        .\q_int_reg[0]_3 (clk_cnt_en1),
        .\q_int_reg[0]_4 (clk_cnt_en11_out),
        .\q_int_reg[0]_5 (Q[3]),
        .\q_int_reg[0]_6 (clk_cnt_en12_out),
        .\q_int_reg[0]_7 (\q_int_reg[8] ),
        .\q_int_reg[1]_0 ({CLKCNT_n_22,CLKCNT_n_23,CLKCNT_n_24,CLKCNT_n_25}),
        .\q_int_reg[2]_0 ({CLKCNT_n_27,CLKCNT_n_28,CLKCNT_n_29}),
        .s_axi_aclk(s_axi_aclk),
        .scndry_out(scndry_out),
        .stop_scl_reg(stop_scl_reg));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hFB)) 
    EarlyAckDataState_i_2
       (.I0(state__0[0]),
        .I1(state__0[2]),
        .I2(state__0[1]),
        .O(EarlyAckDataState_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    EarlyAckDataState_i_3
       (.I0(state__0[1]),
        .I1(state__0[2]),
        .I2(state__0[0]),
        .O(EarlyAckDataState_i_3_n_0));
  FDRE EarlyAckDataState_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(BITCNT_n_0),
        .Q(earlyAckDataState),
        .R(\q_int_reg[8] ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    EarlyAckHdr_i_1
       (.I0(scl_f_edg_d3),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(state__0[2]),
        .O(EarlyAckHdr0));
  FDRE EarlyAckHdr_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(EarlyAckHdr0),
        .Q(earlyAckHdr),
        .R(\q_int_reg[8] ));
  LUT6 #(
    .INIT(64'hFFFFF444F444F444)) 
    \FSM_onehot_scl_state[0]_i_1 
       (.I0(\FSM_onehot_scl_state[0]_i_2_n_0 ),
        .I1(\FSM_onehot_scl_state_reg_n_0_[0] ),
        .I2(\FSM_onehot_scl_state_reg_n_0_[9] ),
        .I3(stop_start_wait1),
        .I4(arb_lost),
        .I5(\FSM_onehot_scl_state_reg_n_0_[7] ),
        .O(\FSM_onehot_scl_state[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \FSM_onehot_scl_state[0]_i_2 
       (.I0(Bb),
        .I1(gen_start),
        .I2(master_slave),
        .O(\FSM_onehot_scl_state[0]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFF7F)) 
    \FSM_onehot_scl_state[2]_i_2 
       (.I0(\FSM_onehot_scl_state_reg_n_0_[0] ),
        .I1(master_slave),
        .I2(gen_start),
        .I3(Bb),
        .O(\FSM_onehot_scl_state[2]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \FSM_onehot_scl_state[2]_i_4 
       (.I0(detect_stop_b),
        .I1(\FSM_onehot_scl_state_reg[6]_0 [0]),
        .I2(\FSM_onehot_scl_state_reg_n_0_[7] ),
        .I3(\FSM_onehot_scl_state_reg_n_0_[8] ),
        .I4(\FSM_onehot_scl_state_reg[6]_0 [1]),
        .O(\FSM_onehot_scl_state[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \FSM_onehot_scl_state[2]_i_5 
       (.I0(\FSM_onehot_scl_state[2]_i_7_n_0 ),
        .I1(Q[3]),
        .I2(stop_start_wait1),
        .I3(\FSM_onehot_scl_state_reg_n_0_[1] ),
        .I4(\data_int_reg[0] ),
        .I5(detect_stop_b),
        .O(\FSM_onehot_scl_state[2]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \FSM_onehot_scl_state[2]_i_6 
       (.I0(\FSM_onehot_scl_state_reg_n_0_[9] ),
        .I1(\FSM_onehot_scl_state_reg_n_0_[4] ),
        .O(\FSM_onehot_scl_state[2]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \FSM_onehot_scl_state[2]_i_7 
       (.I0(\FSM_onehot_scl_state_reg_n_0_[7] ),
        .I1(arb_lost),
        .O(\FSM_onehot_scl_state[2]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \FSM_onehot_scl_state[3]_i_1 
       (.I0(\next_scl_state1_inferred__0/i__carry_n_1 ),
        .I1(\FSM_onehot_scl_state_reg[6]_0 [0]),
        .I2(\data_int_reg[0] ),
        .I3(detect_stop_b),
        .O(\FSM_onehot_scl_state[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFD0D0D0)) 
    \FSM_onehot_scl_state[4]_i_1 
       (.I0(clk_cnt_en2),
        .I1(scndry_out),
        .I2(\FSM_onehot_scl_state_reg_n_0_[4] ),
        .I3(\FSM_onehot_scl_state_reg[6]_0 [0]),
        .I4(\next_scl_state1_inferred__0/i__carry_n_1 ),
        .I5(\FSM_onehot_scl_state[4]_i_2_n_0 ),
        .O(\FSM_onehot_scl_state[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \FSM_onehot_scl_state[4]_i_2 
       (.I0(arb_lost),
        .I1(\FSM_onehot_scl_state_reg_n_0_[7] ),
        .I2(stop_scl_reg),
        .I3(Q[3]),
        .O(\FSM_onehot_scl_state[4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h44F44444)) 
    \FSM_onehot_scl_state[5]_i_1 
       (.I0(\next_scl_state1_inferred__1/i__carry_n_1 ),
        .I1(\FSM_onehot_scl_state_reg_n_0_[5] ),
        .I2(clk_cnt_en2),
        .I3(scndry_out),
        .I4(\FSM_onehot_scl_state_reg_n_0_[4] ),
        .O(\FSM_onehot_scl_state[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT4 #(
    .INIT(16'hF444)) 
    \FSM_onehot_scl_state[6]_i_1 
       (.I0(scndry_out),
        .I1(\FSM_onehot_scl_state_reg[6]_0 [1]),
        .I2(\FSM_onehot_scl_state_reg_n_0_[5] ),
        .I3(\next_scl_state1_inferred__1/i__carry_n_1 ),
        .O(\FSM_onehot_scl_state[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h44444F4444444444)) 
    \FSM_onehot_scl_state[8]_i_1 
       (.I0(\data_int_reg[0] ),
        .I1(\FSM_onehot_scl_state_reg_n_0_[8] ),
        .I2(arb_lost),
        .I3(stop_scl_reg),
        .I4(Q[3]),
        .I5(\FSM_onehot_scl_state_reg_n_0_[7] ),
        .O(\FSM_onehot_scl_state[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT4 #(
    .INIT(16'hF444)) 
    \FSM_onehot_scl_state[9]_i_3 
       (.I0(stop_start_wait1),
        .I1(\FSM_onehot_scl_state_reg_n_0_[9] ),
        .I2(\FSM_onehot_scl_state_reg_n_0_[8] ),
        .I3(\data_int_reg[0] ),
        .O(\FSM_onehot_scl_state[9]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFEFEFE)) 
    \FSM_onehot_scl_state[9]_i_4 
       (.I0(detect_stop_b),
        .I1(\FSM_onehot_scl_state_reg[6]_0 [0]),
        .I2(\FSM_onehot_scl_state[9]_i_6_n_0 ),
        .I3(arb_lost),
        .I4(\FSM_onehot_scl_state_reg_n_0_[7] ),
        .I5(\FSM_onehot_scl_state[9]_i_7_n_0 ),
        .O(\FSM_onehot_scl_state[9]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \FSM_onehot_scl_state[9]_i_6 
       (.I0(\FSM_onehot_scl_state_reg_n_0_[0] ),
        .I1(\FSM_onehot_scl_state_reg_n_0_[5] ),
        .O(\FSM_onehot_scl_state[9]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \FSM_onehot_scl_state[9]_i_7 
       (.I0(\FSM_onehot_scl_state_reg[6]_0 [1]),
        .I1(\FSM_onehot_scl_state_reg_n_0_[8] ),
        .O(\FSM_onehot_scl_state[9]_i_7_n_0 ));
  (* FSM_ENCODED_STATES = "start_edge:0000001000,scl_low_edge:0000010000,start:0000000100,start_wait:0000000010,scl_idle:0000000001,scl_high:0010000000,stop_wait:1000000000,scl_high_edge:0001000000,stop_edge:0100000000,scl_low:0000100000" *) 
  FDSE #(
    .INIT(1'b1)) 
    \FSM_onehot_scl_state_reg[0] 
       (.C(s_axi_aclk),
        .CE(CLKCNT_n_16),
        .D(\FSM_onehot_scl_state[0]_i_1_n_0 ),
        .Q(\FSM_onehot_scl_state_reg_n_0_[0] ),
        .S(\q_int_reg[8] ));
  (* FSM_ENCODED_STATES = "start_edge:0000001000,scl_low_edge:0000010000,start:0000000100,start_wait:0000000010,scl_idle:0000000001,scl_high:0010000000,stop_wait:1000000000,scl_high_edge:0001000000,stop_edge:0100000000,scl_low:0000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_scl_state_reg[1] 
       (.C(s_axi_aclk),
        .CE(CLKCNT_n_16),
        .D(CLKCNT_n_18),
        .Q(\FSM_onehot_scl_state_reg_n_0_[1] ),
        .R(\q_int_reg[8] ));
  (* FSM_ENCODED_STATES = "start_edge:0000001000,scl_low_edge:0000010000,start:0000000100,start_wait:0000000010,scl_idle:0000000001,scl_high:0010000000,stop_wait:1000000000,scl_high_edge:0001000000,stop_edge:0100000000,scl_low:0000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_scl_state_reg[2] 
       (.C(s_axi_aclk),
        .CE(CLKCNT_n_16),
        .D(CLKCNT_n_17),
        .Q(detect_stop_b),
        .R(\q_int_reg[8] ));
  (* FSM_ENCODED_STATES = "start_edge:0000001000,scl_low_edge:0000010000,start:0000000100,start_wait:0000000010,scl_idle:0000000001,scl_high:0010000000,stop_wait:1000000000,scl_high_edge:0001000000,stop_edge:0100000000,scl_low:0000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_scl_state_reg[3] 
       (.C(s_axi_aclk),
        .CE(CLKCNT_n_16),
        .D(\FSM_onehot_scl_state[3]_i_1_n_0 ),
        .Q(\FSM_onehot_scl_state_reg[6]_0 [0]),
        .R(\q_int_reg[8] ));
  (* FSM_ENCODED_STATES = "start_edge:0000001000,scl_low_edge:0000010000,start:0000000100,start_wait:0000000010,scl_idle:0000000001,scl_high:0010000000,stop_wait:1000000000,scl_high_edge:0001000000,stop_edge:0100000000,scl_low:0000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_scl_state_reg[4] 
       (.C(s_axi_aclk),
        .CE(CLKCNT_n_16),
        .D(\FSM_onehot_scl_state[4]_i_1_n_0 ),
        .Q(\FSM_onehot_scl_state_reg_n_0_[4] ),
        .R(\q_int_reg[8] ));
  (* FSM_ENCODED_STATES = "start_edge:0000001000,scl_low_edge:0000010000,start:0000000100,start_wait:0000000010,scl_idle:0000000001,scl_high:0010000000,stop_wait:1000000000,scl_high_edge:0001000000,stop_edge:0100000000,scl_low:0000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_scl_state_reg[5] 
       (.C(s_axi_aclk),
        .CE(CLKCNT_n_16),
        .D(\FSM_onehot_scl_state[5]_i_1_n_0 ),
        .Q(\FSM_onehot_scl_state_reg_n_0_[5] ),
        .R(\q_int_reg[8] ));
  (* FSM_ENCODED_STATES = "start_edge:0000001000,scl_low_edge:0000010000,start:0000000100,start_wait:0000000010,scl_idle:0000000001,scl_high:0010000000,stop_wait:1000000000,scl_high_edge:0001000000,stop_edge:0100000000,scl_low:0000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_scl_state_reg[6] 
       (.C(s_axi_aclk),
        .CE(CLKCNT_n_16),
        .D(\FSM_onehot_scl_state[6]_i_1_n_0 ),
        .Q(\FSM_onehot_scl_state_reg[6]_0 [1]),
        .R(\q_int_reg[8] ));
  (* FSM_ENCODED_STATES = "start_edge:0000001000,scl_low_edge:0000010000,start:0000000100,start_wait:0000000010,scl_idle:0000000001,scl_high:0010000000,stop_wait:1000000000,scl_high_edge:0001000000,stop_edge:0100000000,scl_low:0000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_scl_state_reg[7] 
       (.C(s_axi_aclk),
        .CE(CLKCNT_n_16),
        .D(\FSM_onehot_scl_state_reg[7]_0 ),
        .Q(\FSM_onehot_scl_state_reg_n_0_[7] ),
        .R(\q_int_reg[8] ));
  (* FSM_ENCODED_STATES = "start_edge:0000001000,scl_low_edge:0000010000,start:0000000100,start_wait:0000000010,scl_idle:0000000001,scl_high:0010000000,stop_wait:1000000000,scl_high_edge:0001000000,stop_edge:0100000000,scl_low:0000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_scl_state_reg[8] 
       (.C(s_axi_aclk),
        .CE(CLKCNT_n_16),
        .D(\FSM_onehot_scl_state[8]_i_1_n_0 ),
        .Q(\FSM_onehot_scl_state_reg_n_0_[8] ),
        .R(\q_int_reg[8] ));
  (* FSM_ENCODED_STATES = "start_edge:0000001000,scl_low_edge:0000010000,start:0000000100,start_wait:0000000010,scl_idle:0000000001,scl_high:0010000000,stop_wait:1000000000,scl_high_edge:0001000000,stop_edge:0100000000,scl_low:0000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_scl_state_reg[9] 
       (.C(s_axi_aclk),
        .CE(CLKCNT_n_16),
        .D(\FSM_onehot_scl_state[9]_i_3_n_0 ),
        .Q(\FSM_onehot_scl_state_reg_n_0_[9] ),
        .R(\q_int_reg[8] ));
  LUT6 #(
    .INIT(64'hFFFBAAAAFFFBFFFB)) 
    \FSM_sequential_state[1]_i_3 
       (.I0(state__0[1]),
        .I1(state__0[0]),
        .I2(sda_sample),
        .I3(arb_lost),
        .I4(detect_start),
        .I5(state__0[2]),
        .O(\FSM_sequential_state[1]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT4 #(
    .INIT(16'h0C80)) 
    \FSM_sequential_state[1]_i_4 
       (.I0(Ro_prev),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(state__0[2]),
        .O(\FSM_sequential_state[1]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \FSM_sequential_state[2]_i_10 
       (.I0(state__0[1]),
        .I1(state__0[2]),
        .O(\FSM_sequential_state[2]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \FSM_sequential_state[2]_i_3 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(Ro_prev),
        .O(\FSM_sequential_state[2]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \FSM_sequential_state[2]_i_5 
       (.I0(detect_stop_reg_n_0),
        .I1(Q[0]),
        .O(state0));
  LUT3 #(
    .INIT(8'h45)) 
    \FSM_sequential_state[2]_i_7 
       (.I0(scl_f_edg_d2),
        .I1(Ro_prev),
        .I2(ro_prev_d1),
        .O(\FSM_sequential_state[2]_i_7_n_0 ));
  (* FSM_ENCODED_STATES = "ack_header:110,wait_ack:001,header:101,ack_data:011,rcv_data:100,xmit_data:010,idle:000" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(BITCNT_n_4),
        .Q(state__0[0]),
        .R(1'b0));
  (* FSM_ENCODED_STATES = "ack_header:110,wait_ack:001,header:101,ack_data:011,rcv_data:100,xmit_data:010,idle:000" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(BITCNT_n_3),
        .Q(state__0[1]),
        .R(1'b0));
  (* FSM_ENCODED_STATES = "ack_header:110,wait_ack:001,header:101,ack_data:011,rcv_data:100,xmit_data:010,idle:000" *) 
  FDRE \FSM_sequential_state_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(BITCNT_n_2),
        .Q(state__0[2]),
        .R(1'b0));
  zxnexys_zxrtc_0_0_shift8 I2CDATA_REG
       (.\LEVEL_1_GEN.master_sda_reg (\LEVEL_1_GEN.master_sda_reg_0 ),
        .\LEVEL_1_GEN.master_sda_reg_0 (Tx_under_prev),
        .Q({shift_reg,I2CDATA_REG_n_2,I2CDATA_REG_n_3,I2CDATA_REG_n_4,I2CDATA_REG_n_5,I2CDATA_REG_n_6,I2CDATA_REG_n_7,I2CDATA_REG_n_8}),
        .Tx_fifo_data_0(Tx_fifo_data_0),
        .\data_int_reg[0]_0 (\data_int_reg[0]_0 ),
        .\data_int_reg[1]_0 (shift_reg_ld),
        .\data_int_reg[7]_0 (I2CDATA_REG_n_0),
        .\data_int_reg[7]_1 (I2CDATA_REG_n_9),
        .\data_int_reg[7]_2 (\q_int_reg[8] ),
        .s_axi_aclk(s_axi_aclk),
        .shift_reg_en(shift_reg_en),
        .slave_sda_reg(I2CHEADER_REG_n_2),
        .state__0(state__0));
  zxnexys_zxrtc_0_0_shift8_7 I2CHEADER_REG
       (.E(i2c_header_en),
        .\FSM_sequential_state[2]_i_4_0 (\FSM_sequential_state[2]_i_10_n_0 ),
        .\FSM_sequential_state_reg[1] (I2CHEADER_REG_n_4),
        .\FSM_sequential_state_reg[1]_0 (\FSM_sequential_state[1]_i_3_n_0 ),
        .\FSM_sequential_state_reg[1]_1 (\FSM_sequential_state[1]_i_4_n_0 ),
        .Q({Q[4],Q[2],Q[0]}),
        .Ro_prev(Ro_prev),
        .aas_i(aas_i),
        .aas_i_reg(I2CHEADER_REG_n_6),
        .aas_i_reg_0(Aas),
        .abgc_i_reg(I2CHEADER_REG_n_2),
        .abgc_i_reg_0(Abgc),
        .abgc_i_reg_1(detect_stop_reg_n_0),
        .arb_lost(arb_lost),
        .\data_int_reg[0]_0 (I2CHEADER_REG_n_7),
        .\data_int_reg[0]_1 (\q_int_reg[8] ),
        .\data_int_reg[0]_2 (\data_int_reg[0] ),
        .detect_start(detect_start),
        .detect_start_reg(I2CHEADER_REG_n_3),
        .detect_start_reg_0(I2CHEADER_REG_n_5),
        .master_slave(master_slave),
        .master_slave_reg(I2CHEADER_REG_n_1),
        .s_axi_aclk(s_axi_aclk),
        .sda_sample(sda_sample),
        .shift_reg_ld0(shift_reg_ld0),
        .shift_reg_ld_reg(Tx_under_prev),
        .srw_i_reg(srw_i_reg_0),
        .state__0(state__0));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \IIC2Bus_IntrEvent[4]_i_1 
       (.I0(Bb),
        .O(D[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \IIC2Bus_IntrEvent[6]_i_1 
       (.I0(Aas),
        .O(D[0]));
  FDSE \LEVEL_1_GEN.master_sda_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(I2CDATA_REG_n_9),
        .Q(\LEVEL_1_GEN.master_sda_reg_n_0 ),
        .S(\q_int_reg[8] ));
  LUT2 #(
    .INIT(4'h2)) 
    \RD_FIFO_CNTRL.Rc_fifo_wr_i_1 
       (.I0(New_rcv_dta),
        .I1(new_rcv_dta_d1),
        .O(Rc_fifo_wr0));
  zxnexys_zxrtc_0_0_upcnt_n_8 SETUP_CNT
       (.CO(\sda_setup0_inferred__0/i__carry_n_1 ),
        .Q(Q[3]),
        .S({SETUP_CNT_n_0,SETUP_CNT_n_1,SETUP_CNT_n_2}),
        .gen_stop(gen_stop),
        .gen_stop_d1(gen_stop_d1),
        .\q_int_reg[8]_0 (\data_int_reg[0] ),
        .\q_int_reg[8]_1 (\q_int_reg[8] ),
        .rsta_d1(rsta_d1),
        .s_axi_aclk(s_axi_aclk),
        .scndry_out(scndry_out),
        .sda_rin_d1(sda_rin_d1),
        .sda_setup(sda_setup),
        .sda_setup_reg(Tx_under_prev),
        .tx_under_prev_d1(tx_under_prev_d1),
        .tx_under_prev_i_reg(SETUP_CNT_n_3));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'h08)) 
    aas_i_i_2
       (.I0(state__0[2]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .O(aas_i));
  FDRE aas_i_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(I2CHEADER_REG_n_6),
        .Q(Aas),
        .R(1'b0));
  FDRE abgc_i_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(I2CHEADER_REG_n_5),
        .Q(Abgc),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hE0E0E0E0E0EEE0E0)) 
    al_i_i_1
       (.I0(Q[3]),
        .I1(master_slave),
        .I2(al_i_i_2_n_0),
        .I3(al_prevent),
        .I4(detect_stop_reg_n_0),
        .I5(sm_stop_reg_n_0),
        .O(al_i_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT4 #(
    .INIT(16'hFDDD)) 
    al_i_i_2
       (.I0(master_slave),
        .I1(arb_lost),
        .I2(bus_busy_d1),
        .I3(gen_start),
        .O(al_i_i_2_n_0));
  FDRE al_i_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(al_i_i_1_n_0),
        .Q(D[3]),
        .R(\q_int_reg[8] ));
  LUT4 #(
    .INIT(16'h5554)) 
    al_prevent_i_1
       (.I0(detect_start),
        .I1(gen_stop),
        .I2(sm_stop_reg_n_0),
        .I3(al_prevent),
        .O(al_prevent_i_1_n_0));
  FDRE al_prevent_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(al_prevent_i_1_n_0),
        .Q(al_prevent),
        .R(\q_int_reg[8] ));
  LUT6 #(
    .INIT(64'h000000002AEA2A2A)) 
    arb_lost_i_1
       (.I0(arb_lost),
        .I1(master_slave),
        .I2(msms_rst_i_i_2_n_0),
        .I3(\data_int_reg[0] ),
        .I4(sda_cout_reg),
        .I5(msms_rst_i_i_3_n_0),
        .O(arb_lost_i_1_n_0));
  FDRE arb_lost_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(arb_lost_i_1_n_0),
        .Q(arb_lost),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT4 #(
    .INIT(16'h0488)) 
    bit_cnt_en_i_1
       (.I0(state__0[2]),
        .I1(scl_falling_edge),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(bit_cnt_en0));
  FDRE bit_cnt_en_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(bit_cnt_en0),
        .Q(bit_cnt_en),
        .R(\q_int_reg[8] ));
  FDRE bus_busy_d1_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Bb),
        .Q(bus_busy_d1),
        .R(\q_int_reg[8] ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT4 #(
    .INIT(16'h00E0)) 
    bus_busy_i_1
       (.I0(Bb),
        .I1(detect_start),
        .I2(Q[0]),
        .I3(detect_stop_reg_n_0),
        .O(bus_busy_i_1_n_0));
  FDRE bus_busy_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(bus_busy_i_1_n_0),
        .Q(Bb),
        .R(1'b0));
  CARRY4 clk_cnt_en1_carry
       (.CI(1'b0),
        .CO({NLW_clk_cnt_en1_carry_CO_UNCONNECTED[3],clk_cnt_en1,clk_cnt_en1_carry_n_2,clk_cnt_en1_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_clk_cnt_en1_carry_O_UNCONNECTED[3:0]),
        .S({1'b0,CLKCNT_n_27,CLKCNT_n_28,CLKCNT_n_29}));
  CARRY4 \clk_cnt_en1_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\NLW_clk_cnt_en1_inferred__0/i__carry_CO_UNCONNECTED [3],clk_cnt_en11_out,\clk_cnt_en1_inferred__0/i__carry_n_2 ,\clk_cnt_en1_inferred__0/i__carry_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_clk_cnt_en1_inferred__0/i__carry_O_UNCONNECTED [3:0]),
        .S({1'b0,S}));
  CARRY4 \clk_cnt_en1_inferred__1/i__carry 
       (.CI(1'b0),
        .CO({\NLW_clk_cnt_en1_inferred__1/i__carry_CO_UNCONNECTED [3],clk_cnt_en12_out,\clk_cnt_en1_inferred__1/i__carry_n_2 ,\clk_cnt_en1_inferred__1/i__carry_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_clk_cnt_en1_inferred__1/i__carry_O_UNCONNECTED [3:0]),
        .S({1'b0,\FSM_onehot_scl_state[9]_i_5 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \clk_cnt_en1_inferred__2/i__carry 
       (.CI(1'b0),
        .CO({\clk_cnt_en1_inferred__2/i__carry_n_0 ,\clk_cnt_en1_inferred__2/i__carry_n_1 ,\clk_cnt_en1_inferred__2/i__carry_n_2 ,\clk_cnt_en1_inferred__2/i__carry_n_3 }),
        .CYINIT(1'b1),
        .DI({CLKCNT_n_19,CLKCNT_n_20,1'b0,CLKCNT_n_21}),
        .O(\NLW_clk_cnt_en1_inferred__2/i__carry_O_UNCONNECTED [3:0]),
        .S({CLKCNT_n_22,CLKCNT_n_23,CLKCNT_n_24,CLKCNT_n_25}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \clk_cnt_en1_inferred__2/i__carry__0 
       (.CI(\clk_cnt_en1_inferred__2/i__carry_n_0 ),
        .CO({\NLW_clk_cnt_en1_inferred__2/i__carry__0_CO_UNCONNECTED [3:1],\clk_cnt_en1_inferred__2/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\q_int_reg[0] [8]}),
        .O(\NLW_clk_cnt_en1_inferred__2/i__carry__0_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,CLKCNT_n_26}));
  CARRY4 clk_cnt_en2_carry
       (.CI(1'b0),
        .CO({NLW_clk_cnt_en2_carry_CO_UNCONNECTED[3],clk_cnt_en2,clk_cnt_en2_carry_n_2,clk_cnt_en2_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_clk_cnt_en2_carry_O_UNCONNECTED[3:0]),
        .S({1'b0,\FSM_onehot_scl_state_reg[5]_0 }));
  LUT6 #(
    .INIT(64'h88888888BBBB888B)) 
    \cr_i[5]_i_1 
       (.I0(s_axi_wdata),
        .I1(E),
        .I2(Bb),
        .I3(\cr_i_reg[5] ),
        .I4(Q[1]),
        .I5(\cr_i[5]_i_3_n_0 ),
        .O(\WDATA_reg[2] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFF80)) 
    \cr_i[5]_i_3 
       (.I0(Tx_data_exists_sgl),
        .I1(dynamic_MSMS),
        .I2(\cr_i_reg[5]_0 ),
        .I3(msms_rst_i),
        .I4(rxCntDone),
        .I5(sm_stop_reg_n_0),
        .O(\cr_i[5]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h00400000)) 
    \data_i2c_i[7]_i_1 
       (.I0(Ro_prev),
        .I1(scl_falling_edge),
        .I2(state__0[0]),
        .I3(state__0[2]),
        .I4(state__0[1]),
        .O(data_i2c_i0));
  FDRE \data_i2c_i_reg[0] 
       (.C(s_axi_aclk),
        .CE(data_i2c_i0),
        .D(I2CDATA_REG_n_8),
        .Q(\data_i2c_i_reg[7]_0 [0]),
        .R(\q_int_reg[8] ));
  FDRE \data_i2c_i_reg[1] 
       (.C(s_axi_aclk),
        .CE(data_i2c_i0),
        .D(I2CDATA_REG_n_7),
        .Q(\data_i2c_i_reg[7]_0 [1]),
        .R(\q_int_reg[8] ));
  FDRE \data_i2c_i_reg[2] 
       (.C(s_axi_aclk),
        .CE(data_i2c_i0),
        .D(I2CDATA_REG_n_6),
        .Q(\data_i2c_i_reg[7]_0 [2]),
        .R(\q_int_reg[8] ));
  FDRE \data_i2c_i_reg[3] 
       (.C(s_axi_aclk),
        .CE(data_i2c_i0),
        .D(I2CDATA_REG_n_5),
        .Q(\data_i2c_i_reg[7]_0 [3]),
        .R(\q_int_reg[8] ));
  FDRE \data_i2c_i_reg[4] 
       (.C(s_axi_aclk),
        .CE(data_i2c_i0),
        .D(I2CDATA_REG_n_4),
        .Q(\data_i2c_i_reg[7]_0 [4]),
        .R(\q_int_reg[8] ));
  FDRE \data_i2c_i_reg[5] 
       (.C(s_axi_aclk),
        .CE(data_i2c_i0),
        .D(I2CDATA_REG_n_3),
        .Q(\data_i2c_i_reg[7]_0 [5]),
        .R(\q_int_reg[8] ));
  FDRE \data_i2c_i_reg[6] 
       (.C(s_axi_aclk),
        .CE(data_i2c_i0),
        .D(I2CDATA_REG_n_2),
        .Q(\data_i2c_i_reg[7]_0 [6]),
        .R(\q_int_reg[8] ));
  FDRE \data_i2c_i_reg[7] 
       (.C(s_axi_aclk),
        .CE(data_i2c_i0),
        .D(shift_reg),
        .Q(\data_i2c_i_reg[7]_0 [7]),
        .R(\q_int_reg[8] ));
  LUT6 #(
    .INIT(64'hAA8A008000000000)) 
    detect_start_i_1
       (.I0(detect_start_i_2_n_0),
        .I1(scndry_out),
        .I2(sda_rin_d1),
        .I3(\data_int_reg[0] ),
        .I4(detect_start),
        .I5(Q[0]),
        .O(detect_start_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    detect_start_i_2
       (.I0(state__0[2]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .O(detect_start_i_2_n_0));
  FDRE detect_start_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(detect_start_i_1_n_0),
        .Q(detect_start),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000CE020000)) 
    detect_stop_b_i_1
       (.I0(detect_stop_b_reg_n_0),
        .I1(detect_stop_reg_0),
        .I2(detect_stop_b),
        .I3(scndry_out),
        .I4(Q[0]),
        .I5(detect_start),
        .O(detect_stop_b_i_1_n_0));
  FDRE detect_stop_b_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(detect_stop_b_i_1_n_0),
        .Q(detect_stop_b_reg_n_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000F2020000)) 
    detect_stop_i_1
       (.I0(detect_stop_reg_n_0),
        .I1(detect_stop0),
        .I2(detect_stop_reg_0),
        .I3(scndry_out),
        .I4(Q[0]),
        .I5(detect_start),
        .O(detect_stop_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT2 #(
    .INIT(4'h2)) 
    detect_stop_i_2
       (.I0(msms_d1),
        .I1(msms_d2),
        .O(detect_stop0));
  FDRE detect_stop_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(detect_stop_i_1_n_0),
        .Q(detect_stop_reg_n_0),
        .R(1'b0));
  FDRE dtc_i_d1_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(dtc_i_reg_n_0),
        .Q(dtc_i_d1),
        .R(\q_int_reg[8] ));
  FDRE dtc_i_d2_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(dtc_i_d1),
        .Q(dtc_i_d2),
        .R(\q_int_reg[8] ));
  FDRE dtc_i_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(BITCNT_n_1),
        .Q(dtc_i_reg_n_0),
        .R(\q_int_reg[8] ));
  FDRE dtre_d1_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Dtre),
        .Q(dtre_d1),
        .R(\q_int_reg[8] ));
  LUT4 #(
    .INIT(16'h7530)) 
    gen_start_i_1
       (.I0(detect_start),
        .I1(msms_d2),
        .I2(msms_d1),
        .I3(gen_start),
        .O(gen_start_i_1_n_0));
  FDRE gen_start_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(gen_start_i_1_n_0),
        .Q(gen_start),
        .R(\q_int_reg[8] ));
  FDRE gen_stop_d1_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(gen_stop),
        .Q(gen_stop_d1),
        .R(\q_int_reg[8] ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT5 #(
    .INIT(32'h55750030)) 
    gen_stop_i_1
       (.I0(detect_stop_reg_n_0),
        .I1(msms_d1),
        .I2(msms_d2),
        .I3(arb_lost),
        .I4(gen_stop),
        .O(gen_stop_i_1_n_0));
  FDRE gen_stop_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(gen_stop_i_1_n_0),
        .Q(gen_stop),
        .R(\q_int_reg[8] ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    i2c_header_en_i_1
       (.I0(scl_rising_edge),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(state__0[2]),
        .O(i2c_header_en0));
  FDRE i2c_header_en_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(i2c_header_en0),
        .Q(i2c_header_en),
        .R(\q_int_reg[8] ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT5 #(
    .INIT(32'h4F400000)) 
    master_slave_i_1
       (.I0(arb_lost),
        .I1(master_slave),
        .I2(Bb),
        .I3(msms_d1),
        .I4(Q[0]),
        .O(master_slave_i_1_n_0));
  FDRE master_slave_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(master_slave_i_1_n_0),
        .Q(master_slave),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    msms_d1_i_1
       (.I0(msms_d1_i_2_n_0),
        .I1(msms_rst_i),
        .O(msms_d10));
  LUT6 #(
    .INIT(64'hAABAAAAAAABAAABA)) 
    msms_d1_i_2
       (.I0(Q[1]),
        .I1(txer_i_reg_n_0),
        .I2(msms_d1),
        .I3(Msms_set),
        .I4(dtc_i_d2),
        .I5(dtc_i_d1),
        .O(msms_d1_i_2_n_0));
  FDRE msms_d1_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(msms_d10),
        .Q(msms_d1),
        .R(\q_int_reg[8] ));
  FDRE msms_d2_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(msms_d1),
        .Q(msms_d2),
        .R(\q_int_reg[8] ));
  LUT6 #(
    .INIT(64'h0000000008FF0800)) 
    msms_rst_i_i_1
       (.I0(msms_rst_i_i_2_n_0),
        .I1(sda_cout_reg),
        .I2(\data_int_reg[0] ),
        .I3(master_slave),
        .I4(msms_rst_i),
        .I5(msms_rst_i_i_3_n_0),
        .O(msms_rst_i_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT4 #(
    .INIT(16'h0820)) 
    msms_rst_i_i_2
       (.I0(scl_rising_edge),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(state__0[2]),
        .O(msms_rst_i_i_2_n_0));
  LUT3 #(
    .INIT(8'hEF)) 
    msms_rst_i_i_3
       (.I0(\FSM_onehot_scl_state_reg_n_0_[9] ),
        .I1(\FSM_onehot_scl_state_reg_n_0_[0] ),
        .I2(Q[0]),
        .O(msms_rst_i_i_3_n_0));
  FDRE msms_rst_i_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(msms_rst_i_i_1_n_0),
        .Q(msms_rst_i),
        .R(1'b0));
  FDRE new_rcv_dta_i_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(data_i2c_i0),
        .Q(New_rcv_dta),
        .R(\q_int_reg[8] ));
  CARRY4 \next_scl_state1_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\NLW_next_scl_state1_inferred__0/i__carry_CO_UNCONNECTED [3],\next_scl_state1_inferred__0/i__carry_n_1 ,\next_scl_state1_inferred__0/i__carry_n_2 ,\next_scl_state1_inferred__0/i__carry_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_next_scl_state1_inferred__0/i__carry_O_UNCONNECTED [3:0]),
        .S({1'b0,CLKCNT_n_12,CLKCNT_n_13,CLKCNT_n_14}));
  CARRY4 \next_scl_state1_inferred__1/i__carry 
       (.CI(1'b0),
        .CO({\NLW_next_scl_state1_inferred__1/i__carry_CO_UNCONNECTED [3],\next_scl_state1_inferred__1/i__carry_n_1 ,\next_scl_state1_inferred__1/i__carry_n_2 ,\next_scl_state1_inferred__1/i__carry_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_next_scl_state1_inferred__1/i__carry_O_UNCONNECTED [3:0]),
        .S({1'b0,\FSM_onehot_scl_state_reg[5]_1 }));
  LUT6 #(
    .INIT(64'h2F222F2F20222020)) 
    rdy_new_xmt_i_i_1
       (.I0(shift_reg_ld_d1),
        .I1(shift_reg_ld),
        .I2(rdy_new_xmt_i_i_2_n_0),
        .I3(detect_start_i_2_n_0),
        .I4(Q[1]),
        .I5(Rdy_new_xmt),
        .O(rdy_new_xmt_i_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'h04)) 
    rdy_new_xmt_i_i_2
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(state__0[2]),
        .O(rdy_new_xmt_i_i_2_n_0));
  FDRE rdy_new_xmt_i_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(rdy_new_xmt_i_i_1_n_0),
        .Q(Rdy_new_xmt),
        .R(\q_int_reg[8] ));
  FDRE ro_prev_d1_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Ro_prev),
        .Q(ro_prev_d1),
        .R(\q_int_reg[8] ));
  FDRE rsta_d1_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Q[3]),
        .Q(rsta_d1),
        .R(\q_int_reg[8] ));
  LUT5 #(
    .INIT(32'hF0FF2020)) 
    rsta_tx_under_prev_i_1
       (.I0(Q[3]),
        .I1(rsta_d1),
        .I2(Dtre),
        .I3(dtre_d1),
        .I4(rsta_tx_under_prev),
        .O(rsta_tx_under_prev_i_1_n_0));
  FDRE rsta_tx_under_prev_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(rsta_tx_under_prev_i_1_n_0),
        .Q(rsta_tx_under_prev),
        .R(\q_int_reg[8] ));
  LUT5 #(
    .INIT(32'h0000FFFD)) 
    scl_cout_reg_i_1
       (.I0(\FSM_onehot_scl_state[2]_i_4_n_0 ),
        .I1(\FSM_onehot_scl_state_reg_n_0_[1] ),
        .I2(\FSM_onehot_scl_state_reg_n_0_[9] ),
        .I3(\FSM_onehot_scl_state_reg_n_0_[0] ),
        .I4(Ro_prev),
        .O(scl_cout_reg0));
  FDSE scl_cout_reg_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(scl_cout_reg0),
        .Q(scl_cout_reg),
        .S(\q_int_reg[8] ));
  FDRE scl_f_edg_d1_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(scl_falling_edge),
        .Q(scl_f_edg_d1),
        .R(\q_int_reg[8] ));
  FDRE scl_f_edg_d2_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(scl_f_edg_d1),
        .Q(scl_f_edg_d2),
        .R(\q_int_reg[8] ));
  FDRE scl_f_edg_d3_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(scl_f_edg_d2),
        .Q(scl_f_edg_d3),
        .R(\q_int_reg[8] ));
  LUT2 #(
    .INIT(4'h2)) 
    scl_falling_edge_i_1
       (.I0(scl_rin_d1),
        .I1(scndry_out),
        .O(scl_falling_edge0));
  FDRE scl_falling_edge_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(scl_falling_edge0),
        .Q(scl_falling_edge),
        .R(\q_int_reg[8] ));
  FDRE scl_rin_d1_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(scndry_out),
        .Q(scl_rin_d1),
        .R(1'b0));
  FDRE scl_rising_edge_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(scl_rising_edge0),
        .Q(scl_rising_edge),
        .R(\q_int_reg[8] ));
  LUT4 #(
    .INIT(16'h0004)) 
    scl_t_INST_0
       (.I0(rsta_tx_under_prev),
        .I1(scl_cout_reg),
        .I2(Ro_prev),
        .I3(sda_setup),
        .O(scl_t));
  LUT6 #(
    .INIT(64'hFFEAFFFFFFEA0000)) 
    sda_cout_reg_i_1
       (.I0(sda_cout_reg_i_2_n_0),
        .I1(\FSM_onehot_scl_state_reg_n_0_[7] ),
        .I2(clk_cnt_en11_out),
        .I3(\FSM_onehot_scl_state_reg_n_0_[0] ),
        .I4(sda_cout),
        .I5(sda_cout_reg),
        .O(sda_cout_reg_i_1_n_0));
  LUT5 #(
    .INIT(32'hA8A8A800)) 
    sda_cout_reg_i_2
       (.I0(stop_scl_reg_i_2_n_0),
        .I1(\LEVEL_1_GEN.master_sda_reg_n_0 ),
        .I2(Q[3]),
        .I3(\FSM_onehot_scl_state_reg_n_0_[5] ),
        .I4(\FSM_onehot_scl_state_reg[6]_0 [1]),
        .O(sda_cout_reg_i_2_n_0));
  FDSE sda_cout_reg_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(sda_cout_reg_i_1_n_0),
        .Q(sda_cout_reg),
        .S(\q_int_reg[8] ));
  FDRE sda_rin_d1_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\data_int_reg[0] ),
        .Q(sda_rin_d1),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    sda_sample_i_1
       (.I0(\data_int_reg[0] ),
        .I1(scl_rising_edge),
        .I2(sda_sample),
        .O(sda_sample_i_1_n_0));
  FDRE sda_sample_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(sda_sample_i_1_n_0),
        .Q(sda_sample),
        .R(\q_int_reg[8] ));
  CARRY4 \sda_setup0_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\NLW_sda_setup0_inferred__0/i__carry_CO_UNCONNECTED [3],\sda_setup0_inferred__0/i__carry_n_1 ,\sda_setup0_inferred__0/i__carry_n_2 ,\sda_setup0_inferred__0/i__carry_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_sda_setup0_inferred__0/i__carry_O_UNCONNECTED [3:0]),
        .S({1'b0,SETUP_CNT_n_0,SETUP_CNT_n_1,SETUP_CNT_n_2}));
  FDRE sda_setup_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(SETUP_CNT_n_3),
        .Q(sda_setup),
        .R(\q_int_reg[8] ));
  LUT5 #(
    .INIT(32'h0000EFE0)) 
    sda_t_INST_0
       (.I0(arb_lost),
        .I1(sda_cout_reg),
        .I2(master_slave),
        .I3(slave_sda_reg_n_0),
        .I4(stop_scl_reg),
        .O(sda_t));
  LUT6 #(
    .INIT(64'hFFFFFFFF00800000)) 
    shift_reg_en_i_1
       (.I0(master_slave),
        .I1(scl_rising_edge),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .I4(state__0[2]),
        .I5(shift_reg_en_i_2_n_0),
        .O(shift_reg_en0));
  LUT6 #(
    .INIT(64'h0000045000000400)) 
    shift_reg_en_i_2
       (.I0(detect_start),
        .I1(scl_rising_edge),
        .I2(state__0[1]),
        .I3(state__0[2]),
        .I4(state__0[0]),
        .I5(scl_f_edg_d2),
        .O(shift_reg_en_i_2_n_0));
  FDRE shift_reg_en_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(shift_reg_en0),
        .Q(shift_reg_en),
        .R(\q_int_reg[8] ));
  FDRE shift_reg_ld_d1_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(shift_reg_ld),
        .Q(shift_reg_ld_d1),
        .R(\q_int_reg[8] ));
  FDRE shift_reg_ld_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(shift_reg_ld0),
        .Q(shift_reg_ld),
        .R(\q_int_reg[8] ));
  FDSE slave_sda_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(I2CDATA_REG_n_0),
        .Q(slave_sda_reg_n_0),
        .S(\q_int_reg[8] ));
  LUT6 #(
    .INIT(64'h00000000BA8A0000)) 
    sm_stop_i_1
       (.I0(sm_stop_reg_n_0),
        .I1(sm_stop_i_2_n_0),
        .I2(sm_stop_i_3_n_0),
        .I3(master_slave),
        .I4(Q[0]),
        .I5(detect_stop_reg_n_0),
        .O(sm_stop_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFFF0DFFFFFFFFFF)) 
    sm_stop_i_2
       (.I0(ro_prev_d1),
        .I1(Ro_prev),
        .I2(scl_f_edg_d2),
        .I3(sda_sample),
        .I4(arb_lost),
        .I5(master_slave),
        .O(sm_stop_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'h42)) 
    sm_stop_i_3
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(state__0[2]),
        .O(sm_stop_i_3_n_0));
  FDRE sm_stop_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(sm_stop_i_1_n_0),
        .Q(sm_stop_reg_n_0),
        .R(1'b0));
  FDRE srw_i_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(I2CHEADER_REG_n_7),
        .Q(srw_i_reg_0),
        .R(\q_int_reg[8] ));
  LUT6 #(
    .INIT(64'h0E0E0EFF0E0E0E00)) 
    stop_scl_reg_i_1
       (.I0(\FSM_onehot_scl_state_reg[6]_0 [1]),
        .I1(\FSM_onehot_scl_state_reg_n_0_[5] ),
        .I2(stop_scl_reg_i_2_n_0),
        .I3(CLKCNT_n_15),
        .I4(sda_cout),
        .I5(stop_scl_reg),
        .O(stop_scl_reg_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT5 #(
    .INIT(32'h626262FF)) 
    stop_scl_reg_i_2
       (.I0(state__0[0]),
        .I1(state__0[2]),
        .I2(state__0[1]),
        .I3(gen_stop),
        .I4(sm_stop_reg_n_0),
        .O(stop_scl_reg_i_2_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFF40)) 
    stop_scl_reg_i_3
       (.I0(stop_scl_reg_i_4_n_0),
        .I1(\FSM_onehot_scl_state_reg_n_0_[7] ),
        .I2(clk_cnt_en11_out),
        .I3(detect_stop_b),
        .I4(\FSM_onehot_scl_state_reg[6]_0 [1]),
        .I5(\FSM_onehot_scl_state[9]_i_6_n_0 ),
        .O(sda_cout));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hFB)) 
    stop_scl_reg_i_4
       (.I0(arb_lost),
        .I1(stop_scl_reg),
        .I2(Q[3]),
        .O(stop_scl_reg_i_4_n_0));
  FDRE stop_scl_reg_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(stop_scl_reg_i_1_n_0),
        .Q(stop_scl_reg),
        .R(\q_int_reg[8] ));
  CARRY4 stop_start_wait1_carry
       (.CI(1'b0),
        .CO({NLW_stop_start_wait1_carry_CO_UNCONNECTED[3],stop_start_wait1,stop_start_wait1_carry_n_2,stop_start_wait1_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_stop_start_wait1_carry_O_UNCONNECTED[3:0]),
        .S({1'b0,CLKCNT_n_9,CLKCNT_n_10,CLKCNT_n_11}));
  FDRE tx_under_prev_d1_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Tx_under_prev),
        .Q(tx_under_prev_d1),
        .R(\q_int_reg[8] ));
  LUT5 #(
    .INIT(32'hEEEAAAAA)) 
    tx_under_prev_i_i_1
       (.I0(tx_under_prev_i0),
        .I1(Dtre),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .I4(Tx_under_prev),
        .O(tx_under_prev_i_i_1_n_0));
  LUT6 #(
    .INIT(64'h0800000000000800)) 
    tx_under_prev_i_i_2
       (.I0(sm_stop_i_3_n_0),
        .I1(scl_falling_edge),
        .I2(gen_stop),
        .I3(Dtre),
        .I4(Aas),
        .I5(srw_i_reg_0),
        .O(tx_under_prev_i0));
  FDRE tx_under_prev_i_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(tx_under_prev_i_i_1_n_0),
        .Q(Tx_under_prev),
        .R(\q_int_reg[8] ));
  LUT6 #(
    .INIT(64'hCF55C00000000000)) 
    txer_edge_i_1
       (.I0(scl_f_edg_d2),
        .I1(sda_sample),
        .I2(txer_edge_i_2_n_0),
        .I3(scl_falling_edge),
        .I4(D[2]),
        .I5(Q[0]),
        .O(txer_edge_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'h38)) 
    txer_edge_i_2
       (.I0(state__0[1]),
        .I1(state__0[2]),
        .I2(state__0[0]),
        .O(txer_edge_i_2_n_0));
  FDRE txer_edge_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(txer_edge_i_1_n_0),
        .Q(D[2]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hEBFBFFFF28080000)) 
    txer_i_i_1
       (.I0(sda_sample),
        .I1(state__0[0]),
        .I2(state__0[2]),
        .I3(state__0[1]),
        .I4(scl_falling_edge),
        .I5(txer_i_reg_n_0),
        .O(txer_i_i_1_n_0));
  FDRE txer_i_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(txer_i_i_1_n_0),
        .Q(txer_i_reg_n_0),
        .R(\q_int_reg[8] ));
endmodule

(* ORIG_REF_NAME = "interrupt_control" *) 
module zxnexys_zxrtc_0_0_interrupt_control
   (\GEN_IP_IRPT_STATUS_REG[0].GEN_REG_STATUS.ip_irpt_status_reg_reg[0]_0 ,
    p_1_in16_in,
    p_1_in13_in,
    p_1_in10_in,
    p_1_in7_in,
    p_1_in4_in,
    p_1_in1_in,
    p_1_in,
    Q,
    SR,
    irpt_wrack,
    s_axi_aclk,
    Bus_RNW_reg,
    p_26_in,
    IIC2Bus_IntrEvent,
    s_axi_wdata,
    \GEN_IP_IRPT_STATUS_REG[5].GEN_REG_STATUS.ip_irpt_status_reg_reg[5]_0 ,
    E);
  output \GEN_IP_IRPT_STATUS_REG[0].GEN_REG_STATUS.ip_irpt_status_reg_reg[0]_0 ;
  output p_1_in16_in;
  output p_1_in13_in;
  output p_1_in10_in;
  output p_1_in7_in;
  output p_1_in4_in;
  output p_1_in1_in;
  output p_1_in;
  output [7:0]Q;
  input [0:0]SR;
  input irpt_wrack;
  input s_axi_aclk;
  input Bus_RNW_reg;
  input p_26_in;
  input [6:0]IIC2Bus_IntrEvent;
  input [7:0]s_axi_wdata;
  input [0:0]\GEN_IP_IRPT_STATUS_REG[5].GEN_REG_STATUS.ip_irpt_status_reg_reg[5]_0 ;
  input [0:0]E;

  wire Bus_RNW_reg;
  wire [0:0]E;
  wire \GEN_IP_IRPT_STATUS_REG[0].GEN_REG_STATUS.ip_irpt_status_reg[0]_i_1_n_0 ;
  wire \GEN_IP_IRPT_STATUS_REG[0].GEN_REG_STATUS.ip_irpt_status_reg_reg[0]_0 ;
  wire \GEN_IP_IRPT_STATUS_REG[1].GEN_REG_STATUS.ip_irpt_status_reg[1]_i_1_n_0 ;
  wire \GEN_IP_IRPT_STATUS_REG[2].GEN_REG_STATUS.ip_irpt_status_reg[2]_i_1_n_0 ;
  wire \GEN_IP_IRPT_STATUS_REG[3].GEN_REG_STATUS.ip_irpt_status_reg[3]_i_1_n_0 ;
  wire \GEN_IP_IRPT_STATUS_REG[4].GEN_REG_STATUS.ip_irpt_status_reg[4]_i_1_n_0 ;
  wire \GEN_IP_IRPT_STATUS_REG[5].GEN_REG_STATUS.ip_irpt_status_reg[5]_i_1_n_0 ;
  wire [0:0]\GEN_IP_IRPT_STATUS_REG[5].GEN_REG_STATUS.ip_irpt_status_reg_reg[5]_0 ;
  wire \GEN_IP_IRPT_STATUS_REG[6].GEN_REG_STATUS.ip_irpt_status_reg[6]_i_1_n_0 ;
  wire \GEN_IP_IRPT_STATUS_REG[7].GEN_REG_STATUS.ip_irpt_status_reg[7]_i_1_n_0 ;
  wire [6:0]IIC2Bus_IntrEvent;
  wire [7:0]Q;
  wire [0:0]SR;
  wire irpt_wrack;
  wire irpt_wrack_d1;
  wire p_1_in;
  wire p_1_in10_in;
  wire p_1_in13_in;
  wire p_1_in16_in;
  wire p_1_in1_in;
  wire p_1_in4_in;
  wire p_1_in7_in;
  wire p_26_in;
  wire s_axi_aclk;
  wire [7:0]s_axi_wdata;

  LUT6 #(
    .INIT(64'hFFEFFFFFFF10FF00)) 
    \GEN_IP_IRPT_STATUS_REG[0].GEN_REG_STATUS.ip_irpt_status_reg[0]_i_1 
       (.I0(irpt_wrack_d1),
        .I1(Bus_RNW_reg),
        .I2(p_26_in),
        .I3(IIC2Bus_IntrEvent[6]),
        .I4(s_axi_wdata[0]),
        .I5(\GEN_IP_IRPT_STATUS_REG[0].GEN_REG_STATUS.ip_irpt_status_reg_reg[0]_0 ),
        .O(\GEN_IP_IRPT_STATUS_REG[0].GEN_REG_STATUS.ip_irpt_status_reg[0]_i_1_n_0 ));
  FDRE \GEN_IP_IRPT_STATUS_REG[0].GEN_REG_STATUS.ip_irpt_status_reg_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\GEN_IP_IRPT_STATUS_REG[0].GEN_REG_STATUS.ip_irpt_status_reg[0]_i_1_n_0 ),
        .Q(\GEN_IP_IRPT_STATUS_REG[0].GEN_REG_STATUS.ip_irpt_status_reg_reg[0]_0 ),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFEFFFFFFF10FF00)) 
    \GEN_IP_IRPT_STATUS_REG[1].GEN_REG_STATUS.ip_irpt_status_reg[1]_i_1 
       (.I0(irpt_wrack_d1),
        .I1(Bus_RNW_reg),
        .I2(p_26_in),
        .I3(IIC2Bus_IntrEvent[5]),
        .I4(s_axi_wdata[1]),
        .I5(p_1_in16_in),
        .O(\GEN_IP_IRPT_STATUS_REG[1].GEN_REG_STATUS.ip_irpt_status_reg[1]_i_1_n_0 ));
  FDRE \GEN_IP_IRPT_STATUS_REG[1].GEN_REG_STATUS.ip_irpt_status_reg_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\GEN_IP_IRPT_STATUS_REG[1].GEN_REG_STATUS.ip_irpt_status_reg[1]_i_1_n_0 ),
        .Q(p_1_in16_in),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFEFFFFFFF10FF00)) 
    \GEN_IP_IRPT_STATUS_REG[2].GEN_REG_STATUS.ip_irpt_status_reg[2]_i_1 
       (.I0(irpt_wrack_d1),
        .I1(Bus_RNW_reg),
        .I2(p_26_in),
        .I3(IIC2Bus_IntrEvent[4]),
        .I4(s_axi_wdata[2]),
        .I5(p_1_in13_in),
        .O(\GEN_IP_IRPT_STATUS_REG[2].GEN_REG_STATUS.ip_irpt_status_reg[2]_i_1_n_0 ));
  FDRE \GEN_IP_IRPT_STATUS_REG[2].GEN_REG_STATUS.ip_irpt_status_reg_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\GEN_IP_IRPT_STATUS_REG[2].GEN_REG_STATUS.ip_irpt_status_reg[2]_i_1_n_0 ),
        .Q(p_1_in13_in),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFEFFFFFFF10FF00)) 
    \GEN_IP_IRPT_STATUS_REG[3].GEN_REG_STATUS.ip_irpt_status_reg[3]_i_1 
       (.I0(irpt_wrack_d1),
        .I1(Bus_RNW_reg),
        .I2(p_26_in),
        .I3(IIC2Bus_IntrEvent[3]),
        .I4(s_axi_wdata[3]),
        .I5(p_1_in10_in),
        .O(\GEN_IP_IRPT_STATUS_REG[3].GEN_REG_STATUS.ip_irpt_status_reg[3]_i_1_n_0 ));
  FDRE \GEN_IP_IRPT_STATUS_REG[3].GEN_REG_STATUS.ip_irpt_status_reg_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\GEN_IP_IRPT_STATUS_REG[3].GEN_REG_STATUS.ip_irpt_status_reg[3]_i_1_n_0 ),
        .Q(p_1_in10_in),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFEFFFFFFF10FF00)) 
    \GEN_IP_IRPT_STATUS_REG[4].GEN_REG_STATUS.ip_irpt_status_reg[4]_i_1 
       (.I0(irpt_wrack_d1),
        .I1(Bus_RNW_reg),
        .I2(p_26_in),
        .I3(IIC2Bus_IntrEvent[2]),
        .I4(s_axi_wdata[4]),
        .I5(p_1_in7_in),
        .O(\GEN_IP_IRPT_STATUS_REG[4].GEN_REG_STATUS.ip_irpt_status_reg[4]_i_1_n_0 ));
  FDRE \GEN_IP_IRPT_STATUS_REG[4].GEN_REG_STATUS.ip_irpt_status_reg_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\GEN_IP_IRPT_STATUS_REG[4].GEN_REG_STATUS.ip_irpt_status_reg[4]_i_1_n_0 ),
        .Q(p_1_in7_in),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFEFFFFFFF10FF00)) 
    \GEN_IP_IRPT_STATUS_REG[5].GEN_REG_STATUS.ip_irpt_status_reg[5]_i_1 
       (.I0(irpt_wrack_d1),
        .I1(Bus_RNW_reg),
        .I2(p_26_in),
        .I3(\GEN_IP_IRPT_STATUS_REG[5].GEN_REG_STATUS.ip_irpt_status_reg_reg[5]_0 ),
        .I4(s_axi_wdata[5]),
        .I5(p_1_in4_in),
        .O(\GEN_IP_IRPT_STATUS_REG[5].GEN_REG_STATUS.ip_irpt_status_reg[5]_i_1_n_0 ));
  FDRE \GEN_IP_IRPT_STATUS_REG[5].GEN_REG_STATUS.ip_irpt_status_reg_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\GEN_IP_IRPT_STATUS_REG[5].GEN_REG_STATUS.ip_irpt_status_reg[5]_i_1_n_0 ),
        .Q(p_1_in4_in),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFEFFFFFFF10FF00)) 
    \GEN_IP_IRPT_STATUS_REG[6].GEN_REG_STATUS.ip_irpt_status_reg[6]_i_1 
       (.I0(irpt_wrack_d1),
        .I1(Bus_RNW_reg),
        .I2(p_26_in),
        .I3(IIC2Bus_IntrEvent[1]),
        .I4(s_axi_wdata[6]),
        .I5(p_1_in1_in),
        .O(\GEN_IP_IRPT_STATUS_REG[6].GEN_REG_STATUS.ip_irpt_status_reg[6]_i_1_n_0 ));
  FDRE \GEN_IP_IRPT_STATUS_REG[6].GEN_REG_STATUS.ip_irpt_status_reg_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\GEN_IP_IRPT_STATUS_REG[6].GEN_REG_STATUS.ip_irpt_status_reg[6]_i_1_n_0 ),
        .Q(p_1_in1_in),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFEFFFFFFF10FF00)) 
    \GEN_IP_IRPT_STATUS_REG[7].GEN_REG_STATUS.ip_irpt_status_reg[7]_i_1 
       (.I0(irpt_wrack_d1),
        .I1(Bus_RNW_reg),
        .I2(p_26_in),
        .I3(IIC2Bus_IntrEvent[0]),
        .I4(s_axi_wdata[7]),
        .I5(p_1_in),
        .O(\GEN_IP_IRPT_STATUS_REG[7].GEN_REG_STATUS.ip_irpt_status_reg[7]_i_1_n_0 ));
  FDRE \GEN_IP_IRPT_STATUS_REG[7].GEN_REG_STATUS.ip_irpt_status_reg_reg[7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\GEN_IP_IRPT_STATUS_REG[7].GEN_REG_STATUS.ip_irpt_status_reg[7]_i_1_n_0 ),
        .Q(p_1_in),
        .R(SR));
  FDRE \ip_irpt_enable_reg_reg[0] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(s_axi_wdata[0]),
        .Q(Q[0]),
        .R(SR));
  FDRE \ip_irpt_enable_reg_reg[1] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(s_axi_wdata[1]),
        .Q(Q[1]),
        .R(SR));
  FDRE \ip_irpt_enable_reg_reg[2] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(s_axi_wdata[2]),
        .Q(Q[2]),
        .R(SR));
  FDRE \ip_irpt_enable_reg_reg[3] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(s_axi_wdata[3]),
        .Q(Q[3]),
        .R(SR));
  FDRE \ip_irpt_enable_reg_reg[4] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(s_axi_wdata[4]),
        .Q(Q[4]),
        .R(SR));
  FDRE \ip_irpt_enable_reg_reg[5] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(s_axi_wdata[5]),
        .Q(Q[5]),
        .R(SR));
  FDRE \ip_irpt_enable_reg_reg[6] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(s_axi_wdata[6]),
        .Q(Q[6]),
        .R(SR));
  FDRE \ip_irpt_enable_reg_reg[7] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(s_axi_wdata[7]),
        .Q(Q[7]),
        .R(SR));
  FDRE irpt_wrack_d1_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(irpt_wrack),
        .Q(irpt_wrack_d1),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "read" *) 
module zxnexys_zxrtc_0_0_read
   (RREADY_reg_0,
    s_axi_arvalid,
    rtc_ready_reg,
    D,
    \FSM_onehot_cState_reg[4]_0 ,
    \FSM_sequential_cState_reg[0] ,
    \ARADDR_reg[8]_0 ,
    clk_peripheral,
    Q,
    rtc_ready_reg_0,
    rtc_ready_reg_1,
    p_1_in,
    \wr_data_reg[7] ,
    \wr_data_reg[6] ,
    \wr_data_reg[6]_0 ,
    \wr_data_reg[6]_1 ,
    \wr_data_reg[5] ,
    \FSM_onehot_cState_reg[4]_1 ,
    s_axi_rvalid,
    s_axi_arready,
    \FSM_sequential_cState_reg[1] ,
    \FSM_sequential_cState_reg[1]_0 ,
    \FSM_sequential_cState_reg[1]_1 ,
    wr_ack,
    \FSM_sequential_cState_reg[1]_2 ,
    \FSM_sequential_cState_reg[1]_3 ,
    \FSM_sequential_cState_reg[1]_4 ,
    \FSM_sequential_cState[1]_i_2_0 ,
    \FSM_sequential_cState[1]_i_5_0 ,
    reset,
    \ARADDR_reg[8]_1 ,
    \dato_reg[7]_0 );
  output RREADY_reg_0;
  output s_axi_arvalid;
  output rtc_ready_reg;
  output [7:0]D;
  output [0:0]\FSM_onehot_cState_reg[4]_0 ;
  output [0:0]\FSM_sequential_cState_reg[0] ;
  output [4:0]\ARADDR_reg[8]_0 ;
  input clk_peripheral;
  input [5:0]Q;
  input rtc_ready_reg_0;
  input rtc_ready_reg_1;
  input [10:0]p_1_in;
  input \wr_data_reg[7] ;
  input \wr_data_reg[6] ;
  input \wr_data_reg[6]_0 ;
  input \wr_data_reg[6]_1 ;
  input \wr_data_reg[5] ;
  input \FSM_onehot_cState_reg[4]_1 ;
  input s_axi_rvalid;
  input s_axi_arready;
  input \FSM_sequential_cState_reg[1] ;
  input \FSM_sequential_cState_reg[1]_0 ;
  input \FSM_sequential_cState_reg[1]_1 ;
  input wr_ack;
  input \FSM_sequential_cState_reg[1]_2 ;
  input \FSM_sequential_cState_reg[1]_3 ;
  input \FSM_sequential_cState_reg[1]_4 ;
  input \FSM_sequential_cState[1]_i_2_0 ;
  input [0:0]\FSM_sequential_cState[1]_i_5_0 ;
  input reset;
  input [4:0]\ARADDR_reg[8]_1 ;
  input [7:0]\dato_reg[7]_0 ;

  wire [4:0]\ARADDR_reg[8]_0 ;
  wire [4:0]\ARADDR_reg[8]_1 ;
  wire ARVALID_i_1_n_0;
  wire [7:0]D;
  wire \FSM_onehot_cState[0]_i_1_n_0 ;
  wire \FSM_onehot_cState[1]_i_1__0_n_0 ;
  wire \FSM_onehot_cState[2]_i_1__0_n_0 ;
  wire \FSM_onehot_cState[3]_i_1__0_n_0 ;
  wire \FSM_onehot_cState[4]_i_1__0_n_0 ;
  wire [0:0]\FSM_onehot_cState_reg[4]_0 ;
  wire \FSM_onehot_cState_reg[4]_1 ;
  wire \FSM_onehot_cState_reg_n_0_[0] ;
  wire \FSM_onehot_cState_reg_n_0_[1] ;
  wire \FSM_onehot_cState_reg_n_0_[2] ;
  wire \FSM_onehot_cState_reg_n_0_[3] ;
  wire \FSM_sequential_cState[1]_i_2_0 ;
  wire \FSM_sequential_cState[1]_i_2_n_0 ;
  wire [0:0]\FSM_sequential_cState[1]_i_5_0 ;
  wire \FSM_sequential_cState[1]_i_5_n_0 ;
  wire \FSM_sequential_cState[1]_i_6_n_0 ;
  wire \FSM_sequential_cState[1]_i_8_n_0 ;
  wire \FSM_sequential_cState[1]_i_9_n_0 ;
  wire [0:0]\FSM_sequential_cState_reg[0] ;
  wire \FSM_sequential_cState_reg[1] ;
  wire \FSM_sequential_cState_reg[1]_0 ;
  wire \FSM_sequential_cState_reg[1]_1 ;
  wire \FSM_sequential_cState_reg[1]_2 ;
  wire \FSM_sequential_cState_reg[1]_3 ;
  wire \FSM_sequential_cState_reg[1]_4 ;
  wire [5:0]Q;
  wire RREADY_i_1_n_0;
  wire RREADY_reg_0;
  wire clk_peripheral;
  wire [6:0]dato;
  wire [7:0]\dato_reg[7]_0 ;
  wire [10:0]p_1_in;
  wire reset;
  wire [7:7]rtc_dati;
  wire rtc_ready_i_2_n_0;
  wire rtc_ready_reg;
  wire rtc_ready_reg_0;
  wire rtc_ready_reg_1;
  wire s_axi_arready;
  wire s_axi_arvalid;
  wire s_axi_rvalid;
  wire wr_ack;
  wire \wr_data_reg[5] ;
  wire \wr_data_reg[6] ;
  wire \wr_data_reg[6]_0 ;
  wire \wr_data_reg[6]_1 ;
  wire \wr_data_reg[7] ;

  FDRE \ARADDR_reg[2] 
       (.C(clk_peripheral),
        .CE(\FSM_onehot_cState_reg_n_0_[1] ),
        .D(\ARADDR_reg[8]_1 [0]),
        .Q(\ARADDR_reg[8]_0 [0]),
        .R(1'b0));
  FDRE \ARADDR_reg[3] 
       (.C(clk_peripheral),
        .CE(\FSM_onehot_cState_reg_n_0_[1] ),
        .D(\ARADDR_reg[8]_1 [1]),
        .Q(\ARADDR_reg[8]_0 [1]),
        .R(1'b0));
  FDRE \ARADDR_reg[5] 
       (.C(clk_peripheral),
        .CE(\FSM_onehot_cState_reg_n_0_[1] ),
        .D(\ARADDR_reg[8]_1 [2]),
        .Q(\ARADDR_reg[8]_0 [2]),
        .R(1'b0));
  FDRE \ARADDR_reg[6] 
       (.C(clk_peripheral),
        .CE(\FSM_onehot_cState_reg_n_0_[1] ),
        .D(\ARADDR_reg[8]_1 [3]),
        .Q(\ARADDR_reg[8]_0 [3]),
        .R(1'b0));
  FDRE \ARADDR_reg[8] 
       (.C(clk_peripheral),
        .CE(\FSM_onehot_cState_reg_n_0_[1] ),
        .D(\ARADDR_reg[8]_1 [4]),
        .Q(\ARADDR_reg[8]_0 [4]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCDCC)) 
    ARVALID_i_1
       (.I0(\FSM_onehot_cState_reg_n_0_[2] ),
        .I1(\FSM_onehot_cState_reg_n_0_[1] ),
        .I2(\FSM_onehot_cState_reg_n_0_[0] ),
        .I3(s_axi_arvalid),
        .O(ARVALID_i_1_n_0));
  FDRE ARVALID_reg
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(ARVALID_i_1_n_0),
        .Q(s_axi_arvalid),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h0E)) 
    \FSM_onehot_cState[0]_i_1 
       (.I0(\FSM_onehot_cState_reg[4]_0 ),
        .I1(\FSM_onehot_cState_reg_n_0_[0] ),
        .I2(\FSM_onehot_cState_reg[4]_1 ),
        .O(\FSM_onehot_cState[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF444)) 
    \FSM_onehot_cState[1]_i_1__0 
       (.I0(s_axi_arready),
        .I1(\FSM_onehot_cState_reg_n_0_[1] ),
        .I2(\FSM_onehot_cState_reg[4]_1 ),
        .I3(\FSM_onehot_cState_reg_n_0_[0] ),
        .O(\FSM_onehot_cState[1]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hF444)) 
    \FSM_onehot_cState[2]_i_1__0 
       (.I0(s_axi_rvalid),
        .I1(\FSM_onehot_cState_reg_n_0_[2] ),
        .I2(s_axi_arready),
        .I3(\FSM_onehot_cState_reg_n_0_[1] ),
        .O(\FSM_onehot_cState[2]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hF444)) 
    \FSM_onehot_cState[3]_i_1__0 
       (.I0(RREADY_reg_0),
        .I1(\FSM_onehot_cState_reg_n_0_[3] ),
        .I2(s_axi_rvalid),
        .I3(\FSM_onehot_cState_reg_n_0_[2] ),
        .O(\FSM_onehot_cState[3]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \FSM_onehot_cState[4]_i_1__0 
       (.I0(\FSM_onehot_cState_reg[4]_0 ),
        .I1(\FSM_onehot_cState_reg[4]_1 ),
        .I2(RREADY_reg_0),
        .I3(\FSM_onehot_cState_reg_n_0_[3] ),
        .O(\FSM_onehot_cState[4]_i_1__0_n_0 ));
  (* FSM_ENCODED_STATES = "stRead0:00010,stRead1:00100,stRead2:01000,stWait:10000,stIdle:00001" *) 
  FDPE #(
    .INIT(1'b1)) 
    \FSM_onehot_cState_reg[0] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\FSM_onehot_cState[0]_i_1_n_0 ),
        .PRE(reset),
        .Q(\FSM_onehot_cState_reg_n_0_[0] ));
  (* FSM_ENCODED_STATES = "stRead0:00010,stRead1:00100,stRead2:01000,stWait:10000,stIdle:00001" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_cState_reg[1] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .CLR(reset),
        .D(\FSM_onehot_cState[1]_i_1__0_n_0 ),
        .Q(\FSM_onehot_cState_reg_n_0_[1] ));
  (* FSM_ENCODED_STATES = "stRead0:00010,stRead1:00100,stRead2:01000,stWait:10000,stIdle:00001" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_cState_reg[2] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .CLR(reset),
        .D(\FSM_onehot_cState[2]_i_1__0_n_0 ),
        .Q(\FSM_onehot_cState_reg_n_0_[2] ));
  (* FSM_ENCODED_STATES = "stRead0:00010,stRead1:00100,stRead2:01000,stWait:10000,stIdle:00001" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_cState_reg[3] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .CLR(reset),
        .D(\FSM_onehot_cState[3]_i_1__0_n_0 ),
        .Q(\FSM_onehot_cState_reg_n_0_[3] ));
  (* FSM_ENCODED_STATES = "stRead0:00010,stRead1:00100,stRead2:01000,stWait:10000,stIdle:00001" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_cState_reg[4] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .CLR(reset),
        .D(\FSM_onehot_cState[4]_i_1__0_n_0 ),
        .Q(\FSM_onehot_cState_reg[4]_0 ));
  LUT6 #(
    .INIT(64'hFEFEFEFEAEAEAEFE)) 
    \FSM_sequential_cState[1]_i_1 
       (.I0(\FSM_sequential_cState[1]_i_2_n_0 ),
        .I1(\FSM_sequential_cState_reg[1] ),
        .I2(Q[0]),
        .I3(Q[5]),
        .I4(\FSM_sequential_cState_reg[1]_0 ),
        .I5(\FSM_sequential_cState[1]_i_5_n_0 ),
        .O(\FSM_sequential_cState_reg[0] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFD0D0D0FF)) 
    \FSM_sequential_cState[1]_i_2 
       (.I0(\FSM_sequential_cState[1]_i_6_n_0 ),
        .I1(\FSM_sequential_cState_reg[1]_1 ),
        .I2(Q[1]),
        .I3(wr_ack),
        .I4(\FSM_sequential_cState_reg[1]_2 ),
        .I5(\FSM_sequential_cState_reg[1]_3 ),
        .O(\FSM_sequential_cState[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAFABAFAAAAABAAA)) 
    \FSM_sequential_cState[1]_i_5 
       (.I0(\FSM_sequential_cState[1]_i_8_n_0 ),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[5]),
        .I4(\FSM_sequential_cState[1]_i_9_n_0 ),
        .I5(\FSM_sequential_cState_reg[1]_4 ),
        .O(\FSM_sequential_cState[1]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFBFFFFFFFBC)) 
    \FSM_sequential_cState[1]_i_6 
       (.I0(\FSM_onehot_cState_reg[4]_0 ),
        .I1(Q[5]),
        .I2(Q[3]),
        .I3(Q[4]),
        .I4(Q[2]),
        .I5(\FSM_sequential_cState[1]_i_2_0 ),
        .O(\FSM_sequential_cState[1]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000BE82)) 
    \FSM_sequential_cState[1]_i_8 
       (.I0(\FSM_onehot_cState_reg[4]_0 ),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(\FSM_sequential_cState[1]_i_5_0 ),
        .I4(Q[4]),
        .I5(Q[1]),
        .O(\FSM_sequential_cState[1]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hFFF8)) 
    \FSM_sequential_cState[1]_i_9 
       (.I0(\FSM_onehot_cState_reg[4]_0 ),
        .I1(Q[3]),
        .I2(\FSM_sequential_cState[1]_i_5_0 ),
        .I3(Q[4]),
        .O(\FSM_sequential_cState[1]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hABAA)) 
    RREADY_i_1
       (.I0(\FSM_onehot_cState_reg_n_0_[3] ),
        .I1(\FSM_onehot_cState_reg_n_0_[1] ),
        .I2(\FSM_onehot_cState_reg_n_0_[0] ),
        .I3(RREADY_reg_0),
        .O(RREADY_i_1_n_0));
  FDRE RREADY_reg
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(RREADY_i_1_n_0),
        .Q(RREADY_reg_0),
        .R(1'b0));
  FDRE \dato_reg[0] 
       (.C(clk_peripheral),
        .CE(\FSM_onehot_cState_reg_n_0_[3] ),
        .D(\dato_reg[7]_0 [0]),
        .Q(dato[0]),
        .R(1'b0));
  FDRE \dato_reg[1] 
       (.C(clk_peripheral),
        .CE(\FSM_onehot_cState_reg_n_0_[3] ),
        .D(\dato_reg[7]_0 [1]),
        .Q(dato[1]),
        .R(1'b0));
  FDRE \dato_reg[2] 
       (.C(clk_peripheral),
        .CE(\FSM_onehot_cState_reg_n_0_[3] ),
        .D(\dato_reg[7]_0 [2]),
        .Q(dato[2]),
        .R(1'b0));
  FDRE \dato_reg[3] 
       (.C(clk_peripheral),
        .CE(\FSM_onehot_cState_reg_n_0_[3] ),
        .D(\dato_reg[7]_0 [3]),
        .Q(dato[3]),
        .R(1'b0));
  FDRE \dato_reg[4] 
       (.C(clk_peripheral),
        .CE(\FSM_onehot_cState_reg_n_0_[3] ),
        .D(\dato_reg[7]_0 [4]),
        .Q(dato[4]),
        .R(1'b0));
  FDRE \dato_reg[5] 
       (.C(clk_peripheral),
        .CE(\FSM_onehot_cState_reg_n_0_[3] ),
        .D(\dato_reg[7]_0 [5]),
        .Q(dato[5]),
        .R(1'b0));
  FDRE \dato_reg[6] 
       (.C(clk_peripheral),
        .CE(\FSM_onehot_cState_reg_n_0_[3] ),
        .D(\dato_reg[7]_0 [6]),
        .Q(dato[6]),
        .R(1'b0));
  FDRE \dato_reg[7] 
       (.C(clk_peripheral),
        .CE(\FSM_onehot_cState_reg_n_0_[3] ),
        .D(\dato_reg[7]_0 [7]),
        .Q(rtc_dati),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    rtc_ready_i_1
       (.I0(rtc_ready_i_2_n_0),
        .I1(rtc_ready_reg_0),
        .I2(rtc_ready_reg_1),
        .O(rtc_ready_reg));
  LUT6 #(
    .INIT(64'h0040044050405040)) 
    rtc_ready_i_2
       (.I0(Q[0]),
        .I1(rtc_dati),
        .I2(Q[5]),
        .I3(Q[3]),
        .I4(dato[2]),
        .I5(dato[6]),
        .O(rtc_ready_i_2_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    \wr_data[0]_i_1 
       (.I0(dato[0]),
        .I1(Q[5]),
        .I2(p_1_in[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wr_data[1]_i_1 
       (.I0(dato[1]),
        .I1(Q[5]),
        .I2(p_1_in[1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wr_data[2]_i_1 
       (.I0(dato[2]),
        .I1(Q[5]),
        .I2(p_1_in[2]),
        .O(D[2]));
  LUT4 #(
    .INIT(16'h00E2)) 
    \wr_data[3]_i_1 
       (.I0(p_1_in[3]),
        .I1(Q[5]),
        .I2(dato[3]),
        .I3(\wr_data_reg[6]_1 ),
        .O(D[3]));
  LUT4 #(
    .INIT(16'h00E2)) 
    \wr_data[4]_i_1 
       (.I0(p_1_in[4]),
        .I1(Q[5]),
        .I2(dato[4]),
        .I3(\wr_data_reg[6]_1 ),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hE20000E2E2E2E2E2)) 
    \wr_data[5]_i_1 
       (.I0(p_1_in[5]),
        .I1(Q[5]),
        .I2(dato[5]),
        .I3(p_1_in[9]),
        .I4(p_1_in[8]),
        .I5(\wr_data_reg[5] ),
        .O(D[5]));
  LUT6 #(
    .INIT(64'h00000000B8B8B800)) 
    \wr_data[6]_i_1 
       (.I0(dato[6]),
        .I1(Q[5]),
        .I2(p_1_in[6]),
        .I3(\wr_data_reg[6] ),
        .I4(\wr_data_reg[6]_0 ),
        .I5(\wr_data_reg[6]_1 ),
        .O(D[6]));
  LUT5 #(
    .INIT(32'hE200E2E2)) 
    \wr_data[7]_i_1 
       (.I0(p_1_in[7]),
        .I1(Q[5]),
        .I2(rtc_dati),
        .I3(p_1_in[10]),
        .I4(\wr_data_reg[7] ),
        .O(D[7]));
endmodule

(* ORIG_REF_NAME = "reg_interface" *) 
module zxnexys_zxrtc_0_0_reg_interface
   (IIC2Bus_IntrEvent,
    Q,
    Dtre,
    Tx_fifo_wr,
    Tx_fifo_rd,
    Tx_fifo_rst,
    new_rcv_dta_d1,
    Rc_fifo_wr,
    Rc_fifo_rd,
    \sr_i_reg[1]_0 ,
    \GPO_GEN.gpo_i_reg[31]_0 ,
    Msms_set,
    D,
    D_0,
    Tx_fifo_wr_d_reg,
    firstDynStartSeen_reg,
    p_3_in,
    \cr_i_reg[7]_0 ,
    \cr_i_reg[3]_0 ,
    S,
    \timing_param_tsusto_i_reg[7]_0 ,
    \timing_param_tsusta_i_reg[7]_0 ,
    \timing_param_tsusta_i_reg[7]_1 ,
    \timing_param_thddat_i_reg[7]_0 ,
    \timing_param_thddat_i_reg[7]_1 ,
    \timing_param_tlow_i_reg[8]_0 ,
    \timing_param_tlow_i_reg[7]_0 ,
    \FIFO_GEN_DTR.Tx_fifo_rd_reg_0 ,
    \RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[5]_0 ,
    \RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[4]_0 ,
    \RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[4]_1 ,
    \GPO_GEN.gpo_i_reg[31]_1 ,
    \RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[7]_0 ,
    \FIFO_GEN_DTR.Tx_fifo_wr_reg_0 ,
    D_1,
    \RD_FIFO_CNTRL.Rc_fifo_wr_reg_0 ,
    \RD_FIFO_CNTRL.Rc_fifo_rd_reg_0 ,
    Bus2IIC_Reset,
    p_0_in,
    s_axi_aclk,
    \FIFO_GEN_DTR.dtre_i_reg_0 ,
    Bus2IIC_WrCE,
    Rdy_new_xmt,
    New_rcv_dta,
    Rc_fifo_wr0,
    Bus2IIC_RdCE,
    Aas,
    \GPO_GEN.gpo_i_reg[31]_2 ,
    \RD_FIFO_CNTRL.ro_prev_i_reg_0 ,
    Tx_fifo_rd_d,
    rdCntrFrmTxFifo,
    Data_Exists_DFF,
    Data_Exists_DFF_0,
    Tx_fifo_wr_d,
    Data_Exists_DFF_1,
    s_axi_aresetn,
    firstDynStartSeen,
    firstDynStartSeen_reg_0,
    dynamic_MSMS,
    \LEVEL_1_GEN.master_sda_reg ,
    earlyAckDataState,
    \next_scl_state1_inferred__1/i__carry ,
    \s_axi_rdata_i[0]_i_3 ,
    Rc_fifo_wr_d,
    Rc_fifo_rd_d,
    Data_Exists_DFF_2,
    Rc_Data_Exists,
    \sr_i_reg[1]_1 ,
    s_axi_wdata,
    \cr_i_reg[2]_0 ,
    \IIC2Bus_IntrEvent_reg[0]_0 );
  output [6:0]IIC2Bus_IntrEvent;
  output [7:0]Q;
  output Dtre;
  output Tx_fifo_wr;
  output Tx_fifo_rd;
  output Tx_fifo_rst;
  output new_rcv_dta_d1;
  output Rc_fifo_wr;
  output Rc_fifo_rd;
  output [5:0]\sr_i_reg[1]_0 ;
  output \GPO_GEN.gpo_i_reg[31]_0 ;
  output Msms_set;
  output [0:0]D;
  output D_0;
  output Tx_fifo_wr_d_reg;
  output firstDynStartSeen_reg;
  output p_3_in;
  output \cr_i_reg[7]_0 ;
  output \cr_i_reg[3]_0 ;
  output [2:0]S;
  output [7:0]\timing_param_tsusto_i_reg[7]_0 ;
  output [2:0]\timing_param_tsusta_i_reg[7]_0 ;
  output [7:0]\timing_param_tsusta_i_reg[7]_1 ;
  output [2:0]\timing_param_thddat_i_reg[7]_0 ;
  output [6:0]\timing_param_thddat_i_reg[7]_1 ;
  output [2:0]\timing_param_tlow_i_reg[8]_0 ;
  output [4:0]\timing_param_tlow_i_reg[7]_0 ;
  output \FIFO_GEN_DTR.Tx_fifo_rd_reg_0 ;
  output \RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[5]_0 ;
  output [3:0]\RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[4]_0 ;
  output \RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[4]_1 ;
  output \GPO_GEN.gpo_i_reg[31]_1 ;
  output \RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[7]_0 ;
  output \FIFO_GEN_DTR.Tx_fifo_wr_reg_0 ;
  output D_1;
  output \RD_FIFO_CNTRL.Rc_fifo_wr_reg_0 ;
  output \RD_FIFO_CNTRL.Rc_fifo_rd_reg_0 ;
  input Bus2IIC_Reset;
  input p_0_in;
  input s_axi_aclk;
  input \FIFO_GEN_DTR.dtre_i_reg_0 ;
  input [6:0]Bus2IIC_WrCE;
  input Rdy_new_xmt;
  input New_rcv_dta;
  input Rc_fifo_wr0;
  input [0:0]Bus2IIC_RdCE;
  input Aas;
  input \GPO_GEN.gpo_i_reg[31]_2 ;
  input \RD_FIFO_CNTRL.ro_prev_i_reg_0 ;
  input Tx_fifo_rd_d;
  input rdCntrFrmTxFifo;
  input Data_Exists_DFF;
  input Data_Exists_DFF_0;
  input Tx_fifo_wr_d;
  input Data_Exists_DFF_1;
  input s_axi_aresetn;
  input firstDynStartSeen;
  input firstDynStartSeen_reg_0;
  input [0:0]dynamic_MSMS;
  input \LEVEL_1_GEN.master_sda_reg ;
  input earlyAckDataState;
  input [8:0]\next_scl_state1_inferred__1/i__carry ;
  input [1:0]\s_axi_rdata_i[0]_i_3 ;
  input Rc_fifo_wr_d;
  input Rc_fifo_rd_d;
  input Data_Exists_DFF_2;
  input Rc_Data_Exists;
  input [5:0]\sr_i_reg[1]_1 ;
  input [8:0]s_axi_wdata;
  input [2:0]\cr_i_reg[2]_0 ;
  input [4:0]\IIC2Bus_IntrEvent_reg[0]_0 ;

  wire Aas;
  wire [0:0]Bus2IIC_RdCE;
  wire Bus2IIC_Reset;
  wire [6:0]Bus2IIC_WrCE;
  wire [0:0]D;
  wire D_0;
  wire D_1;
  wire Data_Exists_DFF;
  wire Data_Exists_DFF_0;
  wire Data_Exists_DFF_1;
  wire Data_Exists_DFF_2;
  wire Dtre;
  wire \FIFO_GEN_DTR.Tx_fifo_rd_reg_0 ;
  wire \FIFO_GEN_DTR.Tx_fifo_wr_reg_0 ;
  wire \FIFO_GEN_DTR.dtre_i_reg_0 ;
  wire \GPO_GEN.gpo_i_reg[31]_0 ;
  wire \GPO_GEN.gpo_i_reg[31]_1 ;
  wire \GPO_GEN.gpo_i_reg[31]_2 ;
  wire [6:0]IIC2Bus_IntrEvent;
  wire [4:0]\IIC2Bus_IntrEvent_reg[0]_0 ;
  wire \LEVEL_1_GEN.master_sda_reg ;
  wire Msms_set;
  wire New_rcv_dta;
  wire [7:0]Q;
  wire \RD_FIFO_CNTRL.Rc_fifo_rd_reg_0 ;
  wire \RD_FIFO_CNTRL.Rc_fifo_wr_reg_0 ;
  wire [3:0]\RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[4]_0 ;
  wire \RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[4]_1 ;
  wire \RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[5]_0 ;
  wire \RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[7]_0 ;
  wire \RD_FIFO_CNTRL.ro_prev_i_reg_0 ;
  wire Rc_Data_Exists;
  wire Rc_fifo_rd;
  wire Rc_fifo_rd_d;
  wire Rc_fifo_wr;
  wire Rc_fifo_wr0;
  wire Rc_fifo_wr_d;
  wire Rdy_new_xmt;
  wire [2:0]S;
  wire [8:0]Timing_param_thddat;
  wire [8:0]Timing_param_tlow;
  wire [8:8]Timing_param_tsusta;
  wire [8:8]Timing_param_tsusto;
  wire Tx_fifo_rd;
  wire Tx_fifo_rd_d;
  wire Tx_fifo_rst;
  wire Tx_fifo_wr;
  wire Tx_fifo_wr_d;
  wire Tx_fifo_wr_d_reg;
  wire [2:0]\cr_i_reg[2]_0 ;
  wire \cr_i_reg[3]_0 ;
  wire \cr_i_reg[7]_0 ;
  wire [0:0]dynamic_MSMS;
  wire earlyAckDataState;
  wire firstDynStartSeen;
  wire firstDynStartSeen_reg;
  wire firstDynStartSeen_reg_0;
  wire msms_d1;
  wire msms_set_i_i_1_n_0;
  wire new_rcv_dta_d1;
  wire [8:0]\next_scl_state1_inferred__1/i__carry ;
  wire p_0_in;
  wire p_3_in;
  wire rdCntrFrmTxFifo;
  wire s_axi_aclk;
  wire s_axi_aresetn;
  wire [1:0]\s_axi_rdata_i[0]_i_3 ;
  wire [8:0]s_axi_wdata;
  wire [7:7]sr_i;
  wire [5:0]\sr_i_reg[1]_0 ;
  wire [5:0]\sr_i_reg[1]_1 ;
  wire [2:0]\timing_param_thddat_i_reg[7]_0 ;
  wire [6:0]\timing_param_thddat_i_reg[7]_1 ;
  wire [4:0]\timing_param_tlow_i_reg[7]_0 ;
  wire [2:0]\timing_param_tlow_i_reg[8]_0 ;
  wire [2:0]\timing_param_tsusta_i_reg[7]_0 ;
  wire [7:0]\timing_param_tsusta_i_reg[7]_1 ;
  wire [7:0]\timing_param_tsusto_i_reg[7]_0 ;

  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \Addr_Counters[0].MUXCY_L_I_i_4 
       (.I0(Tx_fifo_wr),
        .I1(Tx_fifo_wr_d),
        .O(\FIFO_GEN_DTR.Tx_fifo_wr_reg_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \Addr_Counters[0].MUXCY_L_I_i_4__0 
       (.I0(Rc_fifo_rd),
        .I1(Rc_fifo_rd_d),
        .O(\RD_FIFO_CNTRL.Rc_fifo_rd_reg_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \Addr_Counters[0].MUXCY_L_I_i_5 
       (.I0(Rc_fifo_wr),
        .I1(Rc_fifo_wr_d),
        .O(\RD_FIFO_CNTRL.Rc_fifo_wr_reg_0 ));
  LUT6 #(
    .INIT(64'hFFFFAAFB0000AAAA)) 
    Data_Exists_DFF_i_1
       (.I0(Tx_fifo_wr_d_reg),
        .I1(Tx_fifo_rd),
        .I2(Tx_fifo_rd_d),
        .I3(rdCntrFrmTxFifo),
        .I4(Data_Exists_DFF),
        .I5(Data_Exists_DFF_0),
        .O(D_0));
  LUT6 #(
    .INIT(64'hFFFFF2FF00002222)) 
    Data_Exists_DFF_i_1__1
       (.I0(Rc_fifo_wr),
        .I1(Rc_fifo_wr_d),
        .I2(Rc_fifo_rd_d),
        .I3(Rc_fifo_rd),
        .I4(Data_Exists_DFF_2),
        .I5(Rc_Data_Exists),
        .O(D_1));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT5 #(
    .INIT(32'hFFFFF4FF)) 
    Data_Exists_DFF_i_2
       (.I0(Tx_fifo_wr_d),
        .I1(Tx_fifo_wr),
        .I2(Data_Exists_DFF_1),
        .I3(s_axi_aresetn),
        .I4(Tx_fifo_rst),
        .O(Tx_fifo_wr_d_reg));
  FDRE \FIFO_GEN_DTR.IIC2Bus_IntrEvent_reg[7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_in),
        .Q(IIC2Bus_IntrEvent[0]),
        .R(Bus2IIC_Reset));
  FDRE \FIFO_GEN_DTR.Tx_fifo_rd_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Rdy_new_xmt),
        .Q(Tx_fifo_rd),
        .R(Bus2IIC_Reset));
  FDSE \FIFO_GEN_DTR.Tx_fifo_rst_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Q[1]),
        .Q(Tx_fifo_rst),
        .S(Bus2IIC_Reset));
  FDRE \FIFO_GEN_DTR.Tx_fifo_wr_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Bus2IIC_WrCE[5]),
        .Q(Tx_fifo_wr),
        .R(Bus2IIC_Reset));
  FDRE \FIFO_GEN_DTR.dtre_i_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\FIFO_GEN_DTR.dtre_i_reg_0 ),
        .Q(Dtre),
        .R(Bus2IIC_Reset));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \FSM_onehot_scl_state[9]_i_1 
       (.I0(Q[0]),
        .O(\cr_i_reg[7]_0 ));
  FDRE \GPO_GEN.gpo_i_reg[31] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\GPO_GEN.gpo_i_reg[31]_2 ),
        .Q(\GPO_GEN.gpo_i_reg[31]_0 ),
        .R(Bus2IIC_Reset));
  FDRE \IIC2Bus_IntrEvent_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\IIC2Bus_IntrEvent_reg[0]_0 [4]),
        .Q(IIC2Bus_IntrEvent[6]),
        .R(Bus2IIC_Reset));
  FDRE \IIC2Bus_IntrEvent_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\IIC2Bus_IntrEvent_reg[0]_0 [3]),
        .Q(IIC2Bus_IntrEvent[5]),
        .R(Bus2IIC_Reset));
  FDRE \IIC2Bus_IntrEvent_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\IIC2Bus_IntrEvent_reg[0]_0 [2]),
        .Q(IIC2Bus_IntrEvent[4]),
        .R(Bus2IIC_Reset));
  FDRE \IIC2Bus_IntrEvent_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(D),
        .Q(IIC2Bus_IntrEvent[3]),
        .R(Bus2IIC_Reset));
  FDRE \IIC2Bus_IntrEvent_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\IIC2Bus_IntrEvent_reg[0]_0 [1]),
        .Q(IIC2Bus_IntrEvent[2]),
        .R(Bus2IIC_Reset));
  FDRE \IIC2Bus_IntrEvent_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\IIC2Bus_IntrEvent_reg[0]_0 [0]),
        .Q(IIC2Bus_IntrEvent[1]),
        .R(Bus2IIC_Reset));
  LUT3 #(
    .INIT(8'hEA)) 
    \LEVEL_1_GEN.master_sda_i_2 
       (.I0(Q[4]),
        .I1(\LEVEL_1_GEN.master_sda_reg ),
        .I2(earlyAckDataState),
        .O(\cr_i_reg[3]_0 ));
  FDRE \RD_FIFO_CNTRL.Rc_fifo_rd_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Bus2IIC_RdCE),
        .Q(Rc_fifo_rd),
        .R(Bus2IIC_Reset));
  FDRE \RD_FIFO_CNTRL.Rc_fifo_wr_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Rc_fifo_wr0),
        .Q(Rc_fifo_wr),
        .R(Bus2IIC_Reset));
  FDRE \RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[4] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[4]),
        .D(s_axi_wdata[3]),
        .Q(\RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[4]_0 [3]),
        .R(Bus2IIC_Reset));
  FDRE \RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[5] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[4]),
        .D(s_axi_wdata[2]),
        .Q(\RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[4]_0 [2]),
        .R(Bus2IIC_Reset));
  FDRE \RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[6] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[4]),
        .D(s_axi_wdata[1]),
        .Q(\RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[4]_0 [1]),
        .R(Bus2IIC_Reset));
  FDRE \RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[7] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[4]),
        .D(s_axi_wdata[0]),
        .Q(\RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[4]_0 [0]),
        .R(Bus2IIC_Reset));
  FDRE \RD_FIFO_CNTRL.ro_prev_i_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\RD_FIFO_CNTRL.ro_prev_i_reg_0 ),
        .Q(D),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT4 #(
    .INIT(16'h0200)) 
    callingReadAccess_i_1
       (.I0(Tx_fifo_rd),
        .I1(Tx_fifo_rd_d),
        .I2(\FIFO_GEN_DTR.dtre_i_reg_0 ),
        .I3(dynamic_MSMS),
        .O(p_3_in));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    clk_cnt_en2_carry_i_1
       (.I0(\timing_param_thddat_i_reg[7]_1 [6]),
        .I1(\next_scl_state1_inferred__1/i__carry [7]),
        .I2(\next_scl_state1_inferred__1/i__carry [8]),
        .I3(Timing_param_thddat[8]),
        .I4(\next_scl_state1_inferred__1/i__carry [6]),
        .I5(\timing_param_thddat_i_reg[7]_1 [5]),
        .O(\timing_param_thddat_i_reg[7]_0 [2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    clk_cnt_en2_carry_i_2
       (.I0(\timing_param_thddat_i_reg[7]_1 [4]),
        .I1(\next_scl_state1_inferred__1/i__carry [5]),
        .I2(\next_scl_state1_inferred__1/i__carry [4]),
        .I3(\timing_param_thddat_i_reg[7]_1 [3]),
        .I4(\next_scl_state1_inferred__1/i__carry [3]),
        .I5(\timing_param_thddat_i_reg[7]_1 [2]),
        .O(\timing_param_thddat_i_reg[7]_0 [1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    clk_cnt_en2_carry_i_3
       (.I0(\timing_param_thddat_i_reg[7]_1 [1]),
        .I1(\next_scl_state1_inferred__1/i__carry [2]),
        .I2(\next_scl_state1_inferred__1/i__carry [0]),
        .I3(Timing_param_thddat[0]),
        .I4(\next_scl_state1_inferred__1/i__carry [1]),
        .I5(\timing_param_thddat_i_reg[7]_1 [0]),
        .O(\timing_param_thddat_i_reg[7]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \cr_i[5]_i_4 
       (.I0(Tx_fifo_rd),
        .I1(Tx_fifo_rd_d),
        .O(\FIFO_GEN_DTR.Tx_fifo_rd_reg_0 ));
  FDRE \cr_i_reg[0] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[6]),
        .D(s_axi_wdata[7]),
        .Q(Q[7]),
        .R(Bus2IIC_Reset));
  FDRE \cr_i_reg[1] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[6]),
        .D(s_axi_wdata[6]),
        .Q(Q[6]),
        .R(Bus2IIC_Reset));
  FDRE \cr_i_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\cr_i_reg[2]_0 [2]),
        .Q(Q[5]),
        .R(Bus2IIC_Reset));
  FDRE \cr_i_reg[3] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[6]),
        .D(s_axi_wdata[4]),
        .Q(Q[4]),
        .R(Bus2IIC_Reset));
  FDRE \cr_i_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\cr_i_reg[2]_0 [1]),
        .Q(Q[3]),
        .R(Bus2IIC_Reset));
  FDRE \cr_i_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\cr_i_reg[2]_0 [0]),
        .Q(Q[2]),
        .R(Bus2IIC_Reset));
  FDRE \cr_i_reg[6] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[6]),
        .D(s_axi_wdata[1]),
        .Q(Q[1]),
        .R(Bus2IIC_Reset));
  FDRE \cr_i_reg[7] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[6]),
        .D(s_axi_wdata[0]),
        .Q(Q[0]),
        .R(Bus2IIC_Reset));
  LUT4 #(
    .INIT(16'h00B0)) 
    firstDynStartSeen_i_1
       (.I0(firstDynStartSeen),
        .I1(firstDynStartSeen_reg_0),
        .I2(Q[2]),
        .I3(Tx_fifo_rst),
        .O(firstDynStartSeen_reg));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_1__0
       (.I0(Timing_param_tsusto),
        .I1(\next_scl_state1_inferred__1/i__carry [8]),
        .I2(\next_scl_state1_inferred__1/i__carry [6]),
        .I3(\timing_param_tsusto_i_reg[7]_0 [6]),
        .I4(\next_scl_state1_inferred__1/i__carry [7]),
        .I5(\timing_param_tsusto_i_reg[7]_0 [7]),
        .O(S[2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_1__1
       (.I0(\timing_param_tsusta_i_reg[7]_1 [7]),
        .I1(\next_scl_state1_inferred__1/i__carry [7]),
        .I2(\next_scl_state1_inferred__1/i__carry [8]),
        .I3(Timing_param_tsusta),
        .I4(\next_scl_state1_inferred__1/i__carry [6]),
        .I5(\timing_param_tsusta_i_reg[7]_1 [6]),
        .O(\timing_param_tsusta_i_reg[7]_0 [2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_1__2
       (.I0(Timing_param_tlow[8]),
        .I1(\next_scl_state1_inferred__1/i__carry [8]),
        .I2(\next_scl_state1_inferred__1/i__carry [6]),
        .I3(\timing_param_tlow_i_reg[7]_0 [3]),
        .I4(\next_scl_state1_inferred__1/i__carry [7]),
        .I5(\timing_param_tlow_i_reg[7]_0 [4]),
        .O(\timing_param_tlow_i_reg[8]_0 [2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_2__1
       (.I0(\timing_param_tsusto_i_reg[7]_0 [5]),
        .I1(\next_scl_state1_inferred__1/i__carry [5]),
        .I2(\next_scl_state1_inferred__1/i__carry [4]),
        .I3(\timing_param_tsusto_i_reg[7]_0 [4]),
        .I4(\next_scl_state1_inferred__1/i__carry [3]),
        .I5(\timing_param_tsusto_i_reg[7]_0 [3]),
        .O(S[1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_2__2
       (.I0(\timing_param_tsusta_i_reg[7]_1 [5]),
        .I1(\next_scl_state1_inferred__1/i__carry [5]),
        .I2(\next_scl_state1_inferred__1/i__carry [3]),
        .I3(\timing_param_tsusta_i_reg[7]_1 [3]),
        .I4(\next_scl_state1_inferred__1/i__carry [4]),
        .I5(\timing_param_tsusta_i_reg[7]_1 [4]),
        .O(\timing_param_tsusta_i_reg[7]_0 [1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_2__3
       (.I0(\timing_param_tlow_i_reg[7]_0 [1]),
        .I1(\next_scl_state1_inferred__1/i__carry [4]),
        .I2(\next_scl_state1_inferred__1/i__carry [5]),
        .I3(\timing_param_tlow_i_reg[7]_0 [2]),
        .I4(\next_scl_state1_inferred__1/i__carry [3]),
        .I5(Timing_param_tlow[3]),
        .O(\timing_param_tlow_i_reg[8]_0 [1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_3
       (.I0(\timing_param_tsusto_i_reg[7]_0 [2]),
        .I1(\next_scl_state1_inferred__1/i__carry [2]),
        .I2(\next_scl_state1_inferred__1/i__carry [0]),
        .I3(\timing_param_tsusto_i_reg[7]_0 [0]),
        .I4(\next_scl_state1_inferred__1/i__carry [1]),
        .I5(\timing_param_tsusto_i_reg[7]_0 [1]),
        .O(S[0]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_3__0
       (.I0(\timing_param_tsusta_i_reg[7]_1 [2]),
        .I1(\next_scl_state1_inferred__1/i__carry [2]),
        .I2(\next_scl_state1_inferred__1/i__carry [0]),
        .I3(\timing_param_tsusta_i_reg[7]_1 [0]),
        .I4(\next_scl_state1_inferred__1/i__carry [1]),
        .I5(\timing_param_tsusta_i_reg[7]_1 [1]),
        .O(\timing_param_tsusta_i_reg[7]_0 [0]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_3__3
       (.I0(\timing_param_tlow_i_reg[7]_0 [0]),
        .I1(\next_scl_state1_inferred__1/i__carry [1]),
        .I2(\next_scl_state1_inferred__1/i__carry [2]),
        .I3(Timing_param_tlow[2]),
        .I4(\next_scl_state1_inferred__1/i__carry [0]),
        .I5(Timing_param_tlow[0]),
        .O(\timing_param_tlow_i_reg[8]_0 [0]));
  FDRE msms_d1_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Q[2]),
        .Q(msms_d1),
        .R(Bus2IIC_Reset));
  LUT5 #(
    .INIT(32'hCE0C0A00)) 
    msms_set_i_i_1
       (.I0(D),
        .I1(\sr_i_reg[1]_1 [1]),
        .I2(Q[2]),
        .I3(msms_d1),
        .I4(Msms_set),
        .O(msms_set_i_i_1_n_0));
  FDRE msms_set_i_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(msms_set_i_i_1_n_0),
        .Q(Msms_set),
        .R(Bus2IIC_Reset));
  FDRE new_rcv_dta_d1_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(New_rcv_dta),
        .Q(new_rcv_dta_d1),
        .R(Bus2IIC_Reset));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \s_axi_rdata_i[0]_i_5 
       (.I0(\RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[4]_0 [0]),
        .I1(\s_axi_rdata_i[0]_i_3 [0]),
        .I2(Timing_param_tlow[0]),
        .I3(\s_axi_rdata_i[0]_i_3 [1]),
        .I4(Q[0]),
        .O(\RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[7]_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \s_axi_rdata_i[0]_i_6 
       (.I0(\GPO_GEN.gpo_i_reg[31]_0 ),
        .I1(\s_axi_rdata_i[0]_i_3 [0]),
        .I2(Timing_param_thddat[0]),
        .I3(\s_axi_rdata_i[0]_i_3 [1]),
        .I4(sr_i),
        .O(\GPO_GEN.gpo_i_reg[31]_1 ));
  LUT5 #(
    .INIT(32'hCF44CF77)) 
    \s_axi_rdata_i[2]_i_5 
       (.I0(\RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[4]_0 [2]),
        .I1(\s_axi_rdata_i[0]_i_3 [0]),
        .I2(Timing_param_tlow[2]),
        .I3(\s_axi_rdata_i[0]_i_3 [1]),
        .I4(Q[2]),
        .O(\RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[5]_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \s_axi_rdata_i[3]_i_3 
       (.I0(\RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[4]_0 [3]),
        .I1(\s_axi_rdata_i[0]_i_3 [0]),
        .I2(Timing_param_tlow[3]),
        .I3(\s_axi_rdata_i[0]_i_3 [1]),
        .I4(Q[3]),
        .O(\RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[4]_1 ));
  FDRE \sr_i_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\sr_i_reg[1]_1 [5]),
        .Q(\sr_i_reg[1]_0 [5]),
        .R(Bus2IIC_Reset));
  FDRE \sr_i_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\sr_i_reg[1]_1 [4]),
        .Q(\sr_i_reg[1]_0 [4]),
        .R(Bus2IIC_Reset));
  FDRE \sr_i_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\sr_i_reg[1]_1 [3]),
        .Q(\sr_i_reg[1]_0 [3]),
        .R(Bus2IIC_Reset));
  FDRE \sr_i_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\sr_i_reg[1]_1 [2]),
        .Q(\sr_i_reg[1]_0 [2]),
        .R(Bus2IIC_Reset));
  FDRE \sr_i_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\sr_i_reg[1]_1 [1]),
        .Q(\sr_i_reg[1]_0 [1]),
        .R(Bus2IIC_Reset));
  FDRE \sr_i_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Aas),
        .Q(\sr_i_reg[1]_0 [0]),
        .R(Bus2IIC_Reset));
  FDRE \sr_i_reg[7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\sr_i_reg[1]_1 [0]),
        .Q(sr_i),
        .R(Bus2IIC_Reset));
  FDSE \timing_param_thddat_i_reg[0] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[0]),
        .D(s_axi_wdata[0]),
        .Q(Timing_param_thddat[0]),
        .S(Bus2IIC_Reset));
  FDRE \timing_param_thddat_i_reg[1] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[0]),
        .D(s_axi_wdata[1]),
        .Q(\timing_param_thddat_i_reg[7]_1 [0]),
        .R(Bus2IIC_Reset));
  FDRE \timing_param_thddat_i_reg[2] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[0]),
        .D(s_axi_wdata[2]),
        .Q(\timing_param_thddat_i_reg[7]_1 [1]),
        .R(Bus2IIC_Reset));
  FDRE \timing_param_thddat_i_reg[3] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[0]),
        .D(s_axi_wdata[3]),
        .Q(\timing_param_thddat_i_reg[7]_1 [2]),
        .R(Bus2IIC_Reset));
  FDRE \timing_param_thddat_i_reg[4] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[0]),
        .D(s_axi_wdata[4]),
        .Q(\timing_param_thddat_i_reg[7]_1 [3]),
        .R(Bus2IIC_Reset));
  FDRE \timing_param_thddat_i_reg[5] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[0]),
        .D(s_axi_wdata[5]),
        .Q(\timing_param_thddat_i_reg[7]_1 [4]),
        .R(Bus2IIC_Reset));
  FDRE \timing_param_thddat_i_reg[6] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[0]),
        .D(s_axi_wdata[6]),
        .Q(\timing_param_thddat_i_reg[7]_1 [5]),
        .R(Bus2IIC_Reset));
  FDRE \timing_param_thddat_i_reg[7] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[0]),
        .D(s_axi_wdata[7]),
        .Q(\timing_param_thddat_i_reg[7]_1 [6]),
        .R(Bus2IIC_Reset));
  FDRE \timing_param_thddat_i_reg[8] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[0]),
        .D(s_axi_wdata[8]),
        .Q(Timing_param_thddat[8]),
        .R(Bus2IIC_Reset));
  FDSE \timing_param_tlow_i_reg[0] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[1]),
        .D(s_axi_wdata[0]),
        .Q(Timing_param_tlow[0]),
        .S(Bus2IIC_Reset));
  FDRE \timing_param_tlow_i_reg[1] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[1]),
        .D(s_axi_wdata[1]),
        .Q(\timing_param_tlow_i_reg[7]_0 [0]),
        .R(Bus2IIC_Reset));
  FDSE \timing_param_tlow_i_reg[2] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[1]),
        .D(s_axi_wdata[2]),
        .Q(Timing_param_tlow[2]),
        .S(Bus2IIC_Reset));
  FDRE \timing_param_tlow_i_reg[3] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[1]),
        .D(s_axi_wdata[3]),
        .Q(Timing_param_tlow[3]),
        .R(Bus2IIC_Reset));
  FDRE \timing_param_tlow_i_reg[4] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[1]),
        .D(s_axi_wdata[4]),
        .Q(\timing_param_tlow_i_reg[7]_0 [1]),
        .R(Bus2IIC_Reset));
  FDRE \timing_param_tlow_i_reg[5] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[1]),
        .D(s_axi_wdata[5]),
        .Q(\timing_param_tlow_i_reg[7]_0 [2]),
        .R(Bus2IIC_Reset));
  FDRE \timing_param_tlow_i_reg[6] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[1]),
        .D(s_axi_wdata[6]),
        .Q(\timing_param_tlow_i_reg[7]_0 [3]),
        .R(Bus2IIC_Reset));
  FDSE \timing_param_tlow_i_reg[7] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[1]),
        .D(s_axi_wdata[7]),
        .Q(\timing_param_tlow_i_reg[7]_0 [4]),
        .S(Bus2IIC_Reset));
  FDRE \timing_param_tlow_i_reg[8] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[1]),
        .D(s_axi_wdata[8]),
        .Q(Timing_param_tlow[8]),
        .R(Bus2IIC_Reset));
  FDSE \timing_param_tsusta_i_reg[0] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[3]),
        .D(s_axi_wdata[0]),
        .Q(\timing_param_tsusta_i_reg[7]_1 [0]),
        .S(Bus2IIC_Reset));
  FDSE \timing_param_tsusta_i_reg[1] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[3]),
        .D(s_axi_wdata[1]),
        .Q(\timing_param_tsusta_i_reg[7]_1 [1]),
        .S(Bus2IIC_Reset));
  FDSE \timing_param_tsusta_i_reg[2] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[3]),
        .D(s_axi_wdata[2]),
        .Q(\timing_param_tsusta_i_reg[7]_1 [2]),
        .S(Bus2IIC_Reset));
  FDSE \timing_param_tsusta_i_reg[3] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[3]),
        .D(s_axi_wdata[3]),
        .Q(\timing_param_tsusta_i_reg[7]_1 [3]),
        .S(Bus2IIC_Reset));
  FDSE \timing_param_tsusta_i_reg[4] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[3]),
        .D(s_axi_wdata[4]),
        .Q(\timing_param_tsusta_i_reg[7]_1 [4]),
        .S(Bus2IIC_Reset));
  FDRE \timing_param_tsusta_i_reg[5] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[3]),
        .D(s_axi_wdata[5]),
        .Q(\timing_param_tsusta_i_reg[7]_1 [5]),
        .R(Bus2IIC_Reset));
  FDRE \timing_param_tsusta_i_reg[6] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[3]),
        .D(s_axi_wdata[6]),
        .Q(\timing_param_tsusta_i_reg[7]_1 [6]),
        .R(Bus2IIC_Reset));
  FDSE \timing_param_tsusta_i_reg[7] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[3]),
        .D(s_axi_wdata[7]),
        .Q(\timing_param_tsusta_i_reg[7]_1 [7]),
        .S(Bus2IIC_Reset));
  FDRE \timing_param_tsusta_i_reg[8] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[3]),
        .D(s_axi_wdata[8]),
        .Q(Timing_param_tsusta),
        .R(Bus2IIC_Reset));
  FDRE \timing_param_tsusto_i_reg[0] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[2]),
        .D(s_axi_wdata[0]),
        .Q(\timing_param_tsusto_i_reg[7]_0 [0]),
        .R(Bus2IIC_Reset));
  FDRE \timing_param_tsusto_i_reg[1] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[2]),
        .D(s_axi_wdata[1]),
        .Q(\timing_param_tsusto_i_reg[7]_0 [1]),
        .R(Bus2IIC_Reset));
  FDSE \timing_param_tsusto_i_reg[2] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[2]),
        .D(s_axi_wdata[2]),
        .Q(\timing_param_tsusto_i_reg[7]_0 [2]),
        .S(Bus2IIC_Reset));
  FDSE \timing_param_tsusto_i_reg[3] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[2]),
        .D(s_axi_wdata[3]),
        .Q(\timing_param_tsusto_i_reg[7]_0 [3]),
        .S(Bus2IIC_Reset));
  FDRE \timing_param_tsusto_i_reg[4] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[2]),
        .D(s_axi_wdata[4]),
        .Q(\timing_param_tsusto_i_reg[7]_0 [4]),
        .R(Bus2IIC_Reset));
  FDRE \timing_param_tsusto_i_reg[5] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[2]),
        .D(s_axi_wdata[5]),
        .Q(\timing_param_tsusto_i_reg[7]_0 [5]),
        .R(Bus2IIC_Reset));
  FDRE \timing_param_tsusto_i_reg[6] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[2]),
        .D(s_axi_wdata[6]),
        .Q(\timing_param_tsusto_i_reg[7]_0 [6]),
        .R(Bus2IIC_Reset));
  FDSE \timing_param_tsusto_i_reg[7] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[2]),
        .D(s_axi_wdata[7]),
        .Q(\timing_param_tsusto_i_reg[7]_0 [7]),
        .S(Bus2IIC_Reset));
  FDRE \timing_param_tsusto_i_reg[8] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[2]),
        .D(s_axi_wdata[8]),
        .Q(Timing_param_tsusto),
        .R(Bus2IIC_Reset));
endmodule

(* ORIG_REF_NAME = "registers" *) 
module zxnexys_zxrtc_0_0_registers
   (update_i_reg_0,
    \data_reg[1][6]_0 ,
    \data_reg[4][0]_0 ,
    \data_reg[4][7]_0 ,
    \data_reg[4][6]_0 ,
    \data_reg[4][5]_0 ,
    \data_reg[4][4]_0 ,
    \data_reg[1][0]_0 ,
    \data_reg[1][7]_0 ,
    \data_reg[2][0]_0 ,
    \data_reg[2][7]_0 ,
    \data_reg[2][6]_0 ,
    \data_reg[2][5]_0 ,
    \data_reg[2][4]_0 ,
    \data_reg[0][0]_0 ,
    \data_reg[0][7]_0 ,
    \goreg_bm.dout_i_reg[11] ,
    \data_reg[5][0]_0 ,
    \data_reg[5][7]_0 ,
    \data_reg[5][6]_0 ,
    \data_reg[5][5]_0 ,
    \data_reg[5][4]_0 ,
    \data_reg[3][2]_0 ,
    \data_reg[3][1]_0 ,
    \data_reg[3][0]_0 ,
    wr_en,
    \refresh_reg[6]_inv_0 ,
    update_i_reg_1,
    update_i_reg_2,
    update_i_reg_3,
    update_i_reg_4,
    \guf.guf1.underflow_i_reg ,
    Q,
    \guf.guf1.underflow_i_reg_0 ,
    \goreg_bm.dout_i_reg[8] ,
    \goreg_bm.dout_i_reg[8]_0 ,
    \goreg_bm.dout_i_reg[12] ,
    \guf.guf1.underflow_i_reg_1 ,
    \refresh_reg[3]_0 ,
    \data_reg[5][2]_0 ,
    \guf.guf1.underflow_i_reg_2 ,
    \goreg_bm.dout_i_reg[4] ,
    \goreg_bm.dout_i_reg[5] ,
    \goreg_bm.dout_i_reg[9] ,
    \data_reg[6][4]_0 ,
    \data_reg[5][4]_1 ,
    \goreg_bm.dout_i_reg[10] ,
    \goreg_bm.dout_i_reg[11]_0 ,
    \goreg_bm.dout_i_reg[8]_1 ,
    update_i_reg_5,
    \goreg_bm.dout_i_reg[8]_2 ,
    \goreg_bm.dout_i_reg[12]_0 ,
    \data_reg[0][0]_1 ,
    \refresh_reg[1]_0 ,
    \goreg_bm.dout_i_reg[13] ,
    \goreg_bm.dout_i_reg[12]_1 ,
    update_t_reg,
    \goreg_bm.dout_i_reg[9]_0 ,
    \goreg_bm.dout_i_reg[12]_2 ,
    \data_reg[1][5]_0 ,
    update_t_reg_0,
    update_t_reg_1,
    \data_reg[2][4]_1 ,
    \data_reg[2][2]_0 ,
    \data_reg[2][1]_0 ,
    \goreg_bm.dout_i_reg[4]_0 ,
    \goreg_bm.dout_i_reg[3] ,
    \data_reg[5][0]_1 ,
    \goreg_bm.dout_i_reg[5]_0 ,
    \goreg_bm.dout_i_reg[5]_1 ,
    \goreg_bm.dout_i_reg[13]_0 ,
    \goreg_bm.dout_i_reg[8]_3 ,
    \goreg_bm.dout_i_reg[9]_1 ,
    \goreg_bm.dout_i_reg[9]_2 ,
    \goreg_bm.dout_i_reg[9]_3 ,
    \goreg_bm.dout_i_reg[11]_1 ,
    \goreg_bm.dout_i_reg[12]_3 ,
    \goreg_bm.dout_i_reg[8]_4 ,
    \goreg_bm.dout_i_reg[10]_0 ,
    \goreg_bm.dout_i_reg[8]_5 ,
    \goreg_bm.dout_i_reg[10]_1 ,
    \goreg_bm.dout_i_reg[11]_2 ,
    \goreg_bm.dout_i_reg[10]_2 ,
    \goreg_bm.dout_i_reg[11]_3 ,
    \goreg_bm.dout_i_reg[13]_1 ,
    \goreg_bm.dout_i_reg[13]_2 ,
    \goreg_bm.dout_i_reg[10]_3 ,
    \goreg_bm.dout_i_reg[9]_4 ,
    \goreg_bm.dout_i_reg[8]_6 ,
    \goreg_bm.dout_i_reg[12]_4 ,
    \goreg_bm.dout_i_reg[9]_5 ,
    \guf.guf1.underflow_i_reg_3 ,
    \goreg_bm.dout_i_reg[9]_6 ,
    \goreg_bm.dout_i_reg[8]_7 ,
    \goreg_bm.dout_i_reg[8]_8 ,
    \goreg_bm.dout_i_reg[10]_4 ,
    \goreg_bm.dout_i_reg[11]_4 ,
    \goreg_bm.dout_i_reg[10]_5 ,
    \goreg_bm.dout_i_reg[8]_9 ,
    \goreg_bm.dout_i_reg[10]_6 ,
    \goreg_bm.dout_i_reg[11]_5 ,
    \guf.guf1.underflow_i_reg_4 ,
    \cnt_reg[2] ,
    \wr_data_reg[14]_0 ,
    update_i_reg_6,
    clk_peripheral,
    \data_reg[4][0]_1 ,
    \data_reg[4][7]_1 ,
    \data_reg[4][6]_1 ,
    \data_reg[4][5]_1 ,
    \data_reg[4][4]_1 ,
    \data_reg[1][0]_1 ,
    \data_reg[1][7]_1 ,
    \data_reg[1][6]_1 ,
    \data_reg[1][5]_1 ,
    \data_reg[1][4]_0 ,
    \data_reg[2][0]_1 ,
    \data_reg[2][7]_1 ,
    \data_reg[2][6]_1 ,
    \data_reg[2][5]_1 ,
    \data_reg[2][4]_2 ,
    \data_reg[0][0]_2 ,
    \data_reg[0][3]_0 ,
    \data_reg[0][0]_3 ,
    \data_reg[0][7]_1 ,
    \data_reg[0][6]_0 ,
    \data_reg[0][5]_0 ,
    \data_reg[0][4]_0 ,
    \data_reg[5][0]_2 ,
    \data_reg[5][7]_1 ,
    \data_reg[5][6]_1 ,
    \data_reg[5][5]_1 ,
    \data_reg[5][4]_2 ,
    \data_reg[3][5]_0 ,
    D,
    \data_reg[3][2]_1 ,
    \data_reg[3][1]_1 ,
    \data_reg[3][0]_1 ,
    underflow,
    dout,
    rtc_0_rd_reg_o,
    \wr_data_reg[13]_0 ,
    \data_reg[6][6]_0 ,
    \data_reg[6][0]_0 ,
    \data_reg[5][3]_0 ,
    \data_reg[4][2]_0 ,
    \data_reg[1][3]_0 ,
    \data_reg[4][1]_0 ,
    \data_reg[4][4]_2 ,
    \data_reg[28][0]_0 ,
    \data_reg[6][7]_0 ,
    \data_reg[26][0]_0 ,
    \data_reg[6][6]_1 ,
    \data_reg[0][4]_1 ,
    \data_reg[2][4]_3 ,
    \data_reg[2][0]_2 ,
    \data_reg[1][0]_2 ,
    \data_reg[4][3]_0 ,
    sda_o_i_2,
    \data_reg[6][4]_1 ,
    E,
    \data_reg[62][0]_0 ,
    \data_reg[61][0]_0 ,
    \data_reg[60][0]_0 ,
    \data_reg[59][0]_0 ,
    \data_reg[58][0]_0 ,
    \data_reg[57][0]_0 ,
    \data_reg[56][0]_0 ,
    \data_reg[55][0]_0 ,
    \data_reg[54][0]_0 ,
    \data_reg[53][0]_0 ,
    \data_reg[52][0]_0 ,
    \data_reg[51][0]_0 ,
    \data_reg[50][0]_0 ,
    \data_reg[49][0]_0 ,
    \data_reg[48][0]_0 ,
    \data_reg[47][0]_0 ,
    \data_reg[46][0]_0 ,
    \data_reg[45][0]_0 ,
    \data_reg[44][0]_0 ,
    \data_reg[43][0]_0 ,
    \data_reg[42][0]_0 ,
    \data_reg[41][0]_0 ,
    \data_reg[40][0]_0 ,
    \data_reg[39][0]_0 ,
    \data_reg[38][0]_0 ,
    \data_reg[37][0]_0 ,
    \data_reg[36][0]_0 ,
    \data_reg[35][0]_0 ,
    \data_reg[34][0]_0 ,
    \data_reg[33][0]_0 ,
    \data_reg[32][0]_0 ,
    \data_reg[31][0]_0 ,
    \data_reg[30][0]_0 ,
    \data_reg[29][0]_0 ,
    \data_reg[27][0]_0 ,
    \data_reg[25][0]_0 ,
    \data_reg[24][0]_0 ,
    \data_reg[23][0]_0 ,
    \data_reg[22][0]_0 ,
    \data_reg[21][0]_0 ,
    \data_reg[20][0]_0 ,
    \data_reg[19][0]_0 ,
    \data_reg[18][0]_0 ,
    \data_reg[17][0]_0 ,
    \data_reg[16][0]_0 ,
    \data_reg[15][0]_0 ,
    \data_reg[14][0]_0 ,
    \data_reg[13][0]_0 ,
    \data_reg[12][0]_0 ,
    \data_reg[11][0]_0 ,
    \data_reg[10][0]_0 ,
    \data_reg[9][0]_0 ,
    \data_reg[8][0]_0 ,
    \data_reg[7][0]_0 ,
    \wr_data_reg[11]_0 );
  output update_i_reg_0;
  output \data_reg[1][6]_0 ;
  output \data_reg[4][0]_0 ;
  output \data_reg[4][7]_0 ;
  output \data_reg[4][6]_0 ;
  output \data_reg[4][5]_0 ;
  output \data_reg[4][4]_0 ;
  output \data_reg[1][0]_0 ;
  output [3:0]\data_reg[1][7]_0 ;
  output \data_reg[2][0]_0 ;
  output \data_reg[2][7]_0 ;
  output \data_reg[2][6]_0 ;
  output \data_reg[2][5]_0 ;
  output \data_reg[2][4]_0 ;
  output \data_reg[0][0]_0 ;
  output [3:0]\data_reg[0][7]_0 ;
  output \goreg_bm.dout_i_reg[11] ;
  output \data_reg[5][0]_0 ;
  output \data_reg[5][7]_0 ;
  output \data_reg[5][6]_0 ;
  output \data_reg[5][5]_0 ;
  output \data_reg[5][4]_0 ;
  output \data_reg[3][2]_0 ;
  output \data_reg[3][1]_0 ;
  output \data_reg[3][0]_0 ;
  output wr_en;
  output \refresh_reg[6]_inv_0 ;
  output update_i_reg_1;
  output update_i_reg_2;
  output update_i_reg_3;
  output update_i_reg_4;
  output \guf.guf1.underflow_i_reg ;
  output [1:0]Q;
  output \guf.guf1.underflow_i_reg_0 ;
  output \goreg_bm.dout_i_reg[8] ;
  output \goreg_bm.dout_i_reg[8]_0 ;
  output \goreg_bm.dout_i_reg[12] ;
  output \guf.guf1.underflow_i_reg_1 ;
  output [0:0]\refresh_reg[3]_0 ;
  output \data_reg[5][2]_0 ;
  output \guf.guf1.underflow_i_reg_2 ;
  output \goreg_bm.dout_i_reg[4] ;
  output \goreg_bm.dout_i_reg[5] ;
  output \goreg_bm.dout_i_reg[9] ;
  output [1:0]\data_reg[6][4]_0 ;
  output \data_reg[5][4]_1 ;
  output \goreg_bm.dout_i_reg[10] ;
  output \goreg_bm.dout_i_reg[11]_0 ;
  output \goreg_bm.dout_i_reg[8]_1 ;
  output update_i_reg_5;
  output \goreg_bm.dout_i_reg[8]_2 ;
  output \goreg_bm.dout_i_reg[12]_0 ;
  output \data_reg[0][0]_1 ;
  output \refresh_reg[1]_0 ;
  output \goreg_bm.dout_i_reg[13] ;
  output \goreg_bm.dout_i_reg[12]_1 ;
  output update_t_reg;
  output \goreg_bm.dout_i_reg[9]_0 ;
  output \goreg_bm.dout_i_reg[12]_2 ;
  output \data_reg[1][5]_0 ;
  output update_t_reg_0;
  output update_t_reg_1;
  output \data_reg[2][4]_1 ;
  output \data_reg[2][2]_0 ;
  output \data_reg[2][1]_0 ;
  output \goreg_bm.dout_i_reg[4]_0 ;
  output \goreg_bm.dout_i_reg[3] ;
  output \data_reg[5][0]_1 ;
  output \goreg_bm.dout_i_reg[5]_0 ;
  output \goreg_bm.dout_i_reg[5]_1 ;
  output \goreg_bm.dout_i_reg[13]_0 ;
  output \goreg_bm.dout_i_reg[8]_3 ;
  output \goreg_bm.dout_i_reg[9]_1 ;
  output \goreg_bm.dout_i_reg[9]_2 ;
  output \goreg_bm.dout_i_reg[9]_3 ;
  output \goreg_bm.dout_i_reg[11]_1 ;
  output \goreg_bm.dout_i_reg[12]_3 ;
  output \goreg_bm.dout_i_reg[8]_4 ;
  output \goreg_bm.dout_i_reg[10]_0 ;
  output \goreg_bm.dout_i_reg[8]_5 ;
  output \goreg_bm.dout_i_reg[10]_1 ;
  output \goreg_bm.dout_i_reg[11]_2 ;
  output \goreg_bm.dout_i_reg[10]_2 ;
  output \goreg_bm.dout_i_reg[11]_3 ;
  output \goreg_bm.dout_i_reg[13]_1 ;
  output \goreg_bm.dout_i_reg[13]_2 ;
  output \goreg_bm.dout_i_reg[10]_3 ;
  output \goreg_bm.dout_i_reg[9]_4 ;
  output \goreg_bm.dout_i_reg[8]_6 ;
  output \goreg_bm.dout_i_reg[12]_4 ;
  output \goreg_bm.dout_i_reg[9]_5 ;
  output \guf.guf1.underflow_i_reg_3 ;
  output \goreg_bm.dout_i_reg[9]_6 ;
  output \goreg_bm.dout_i_reg[8]_7 ;
  output \goreg_bm.dout_i_reg[8]_8 ;
  output \goreg_bm.dout_i_reg[10]_4 ;
  output \goreg_bm.dout_i_reg[11]_4 ;
  output \goreg_bm.dout_i_reg[10]_5 ;
  output \goreg_bm.dout_i_reg[8]_9 ;
  output \goreg_bm.dout_i_reg[10]_6 ;
  output \goreg_bm.dout_i_reg[11]_5 ;
  output \guf.guf1.underflow_i_reg_4 ;
  output \cnt_reg[2] ;
  output [14:0]\wr_data_reg[14]_0 ;
  input update_i_reg_6;
  input clk_peripheral;
  input \data_reg[4][0]_1 ;
  input \data_reg[4][7]_1 ;
  input \data_reg[4][6]_1 ;
  input \data_reg[4][5]_1 ;
  input \data_reg[4][4]_1 ;
  input \data_reg[1][0]_1 ;
  input \data_reg[1][7]_1 ;
  input \data_reg[1][6]_1 ;
  input \data_reg[1][5]_1 ;
  input \data_reg[1][4]_0 ;
  input \data_reg[2][0]_1 ;
  input \data_reg[2][7]_1 ;
  input \data_reg[2][6]_1 ;
  input \data_reg[2][5]_1 ;
  input \data_reg[2][4]_2 ;
  input \data_reg[0][0]_2 ;
  input \data_reg[0][3]_0 ;
  input \data_reg[0][0]_3 ;
  input \data_reg[0][7]_1 ;
  input \data_reg[0][6]_0 ;
  input \data_reg[0][5]_0 ;
  input \data_reg[0][4]_0 ;
  input \data_reg[5][0]_2 ;
  input \data_reg[5][7]_1 ;
  input \data_reg[5][6]_1 ;
  input \data_reg[5][5]_1 ;
  input \data_reg[5][4]_2 ;
  input \data_reg[3][5]_0 ;
  input [7:0]D;
  input \data_reg[3][2]_1 ;
  input \data_reg[3][1]_1 ;
  input \data_reg[3][0]_1 ;
  input underflow;
  input [9:0]dout;
  input [5:0]rtc_0_rd_reg_o;
  input [2:0]\wr_data_reg[13]_0 ;
  input \data_reg[6][6]_0 ;
  input \data_reg[6][0]_0 ;
  input \data_reg[5][3]_0 ;
  input \data_reg[4][2]_0 ;
  input \data_reg[1][3]_0 ;
  input \data_reg[4][1]_0 ;
  input \data_reg[4][4]_2 ;
  input \data_reg[28][0]_0 ;
  input [2:0]\data_reg[6][7]_0 ;
  input \data_reg[26][0]_0 ;
  input \data_reg[6][6]_1 ;
  input \data_reg[0][4]_1 ;
  input \data_reg[2][4]_3 ;
  input \data_reg[2][0]_2 ;
  input \data_reg[1][0]_2 ;
  input \data_reg[4][3]_0 ;
  input [2:0]sda_o_i_2;
  input [1:0]\data_reg[6][4]_1 ;
  input [0:0]E;
  input [0:0]\data_reg[62][0]_0 ;
  input [0:0]\data_reg[61][0]_0 ;
  input [0:0]\data_reg[60][0]_0 ;
  input [0:0]\data_reg[59][0]_0 ;
  input [0:0]\data_reg[58][0]_0 ;
  input [0:0]\data_reg[57][0]_0 ;
  input [0:0]\data_reg[56][0]_0 ;
  input [0:0]\data_reg[55][0]_0 ;
  input [0:0]\data_reg[54][0]_0 ;
  input [0:0]\data_reg[53][0]_0 ;
  input [0:0]\data_reg[52][0]_0 ;
  input [0:0]\data_reg[51][0]_0 ;
  input [0:0]\data_reg[50][0]_0 ;
  input [0:0]\data_reg[49][0]_0 ;
  input [0:0]\data_reg[48][0]_0 ;
  input [0:0]\data_reg[47][0]_0 ;
  input [0:0]\data_reg[46][0]_0 ;
  input [0:0]\data_reg[45][0]_0 ;
  input [0:0]\data_reg[44][0]_0 ;
  input [0:0]\data_reg[43][0]_0 ;
  input [0:0]\data_reg[42][0]_0 ;
  input [0:0]\data_reg[41][0]_0 ;
  input [0:0]\data_reg[40][0]_0 ;
  input [0:0]\data_reg[39][0]_0 ;
  input [0:0]\data_reg[38][0]_0 ;
  input [0:0]\data_reg[37][0]_0 ;
  input [0:0]\data_reg[36][0]_0 ;
  input [0:0]\data_reg[35][0]_0 ;
  input [0:0]\data_reg[34][0]_0 ;
  input [0:0]\data_reg[33][0]_0 ;
  input [0:0]\data_reg[32][0]_0 ;
  input [0:0]\data_reg[31][0]_0 ;
  input [0:0]\data_reg[30][0]_0 ;
  input [0:0]\data_reg[29][0]_0 ;
  input [0:0]\data_reg[27][0]_0 ;
  input [0:0]\data_reg[25][0]_0 ;
  input [0:0]\data_reg[24][0]_0 ;
  input [0:0]\data_reg[23][0]_0 ;
  input [0:0]\data_reg[22][0]_0 ;
  input [0:0]\data_reg[21][0]_0 ;
  input [0:0]\data_reg[20][0]_0 ;
  input [0:0]\data_reg[19][0]_0 ;
  input [0:0]\data_reg[18][0]_0 ;
  input [0:0]\data_reg[17][0]_0 ;
  input [0:0]\data_reg[16][0]_0 ;
  input [0:0]\data_reg[15][0]_0 ;
  input [0:0]\data_reg[14][0]_0 ;
  input [0:0]\data_reg[13][0]_0 ;
  input [0:0]\data_reg[12][0]_0 ;
  input [0:0]\data_reg[11][0]_0 ;
  input [0:0]\data_reg[10][0]_0 ;
  input [0:0]\data_reg[9][0]_0 ;
  input [0:0]\data_reg[8][0]_0 ;
  input [0:0]\data_reg[7][0]_0 ;
  input [10:0]\wr_data_reg[11]_0 ;

  wire [7:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire \_inferred__24/i__carry__0_n_2 ;
  wire \_inferred__24/i__carry__0_n_3 ;
  wire \_inferred__24/i__carry_n_0 ;
  wire \_inferred__24/i__carry_n_1 ;
  wire \_inferred__24/i__carry_n_2 ;
  wire \_inferred__24/i__carry_n_3 ;
  wire clk_peripheral;
  wire \cnt_reg[2] ;
  wire \data[0][1]_i_1_n_0 ;
  wire \data[0][1]_i_2_n_0 ;
  wire \data[0][2]_i_1_n_0 ;
  wire \data[1][1]_i_1_n_0 ;
  wire \data[1][2]_i_1_n_0 ;
  wire \data[1][3]_i_1_n_0 ;
  wire \data[1][3]_i_2_n_0 ;
  wire \data[1][3]_i_4_n_0 ;
  wire \data[2][1]_i_1_n_0 ;
  wire \data[2][2]_i_1_n_0 ;
  wire \data[2][3]_i_1_n_0 ;
  wire \data[2][3]_i_2_n_0 ;
  wire \data[2][3]_i_4_n_0 ;
  wire \data[2][3]_i_6_n_0 ;
  wire \data[2][3]_i_7_n_0 ;
  wire \data[2][3]_i_8_n_0 ;
  wire \data[2][5]_i_4_n_0 ;
  wire \data[2][5]_i_6_n_0 ;
  wire \data[34][7]_i_4_n_0 ;
  wire \data[4][1]_i_1_n_0 ;
  wire \data[4][1]_i_3_n_0 ;
  wire \data[4][2]_i_1_n_0 ;
  wire \data[4][3]_i_12_n_0 ;
  wire \data[4][3]_i_13_n_0 ;
  wire \data[4][3]_i_14_n_0 ;
  wire \data[4][3]_i_15_n_0 ;
  wire \data[4][3]_i_16_n_0 ;
  wire \data[4][3]_i_17_n_0 ;
  wire \data[4][3]_i_18_n_0 ;
  wire \data[4][3]_i_19_n_0 ;
  wire \data[4][3]_i_20_n_0 ;
  wire \data[4][3]_i_2_n_0 ;
  wire \data[4][3]_i_4_n_0 ;
  wire \data[4][3]_i_5_n_0 ;
  wire \data[4][3]_i_6_n_0 ;
  wire \data[4][3]_i_9_n_0 ;
  wire \data[4][5]_i_4_n_0 ;
  wire \data[4][5]_i_5_n_0 ;
  wire \data[4][5]_i_7_n_0 ;
  wire \data[5][1]_i_1_n_0 ;
  wire \data[5][1]_i_2_n_0 ;
  wire \data[5][1]_i_3_n_0 ;
  wire \data[5][2]_i_1_n_0 ;
  wire \data[5][3]_i_10_n_0 ;
  wire \data[5][3]_i_11_n_0 ;
  wire \data[5][3]_i_12_n_0 ;
  wire \data[5][3]_i_13_n_0 ;
  wire \data[5][3]_i_2_n_0 ;
  wire \data[5][3]_i_4_n_0 ;
  wire \data[5][3]_i_5_n_0 ;
  wire \data[5][3]_i_6_n_0 ;
  wire \data[5][3]_i_7_n_0 ;
  wire \data[5][3]_i_8_n_0 ;
  wire \data[5][3]_i_9_n_0 ;
  wire \data[5][4]_i_6_n_0 ;
  wire \data[6][1]_i_1_n_0 ;
  wire \data[6][2]_i_1_n_0 ;
  wire \data[6][3]_i_1_n_0 ;
  wire \data[6][3]_i_2_n_0 ;
  wire \data[6][3]_i_3_n_0 ;
  wire \data[6][5]_i_1_n_0 ;
  wire \data[6][5]_i_2_n_0 ;
  wire \data[6][5]_i_3_n_0 ;
  wire \data[6][6]_i_1_n_0 ;
  wire \data[6][7]_i_1_n_0 ;
  wire \data[6][7]_i_2_n_0 ;
  wire \data[6][7]_i_4_n_0 ;
  wire \data[6][7]_i_5_n_0 ;
  wire \data[6][7]_i_6_n_0 ;
  wire \data[6][7]_i_7_n_0 ;
  wire \data[6][7]_i_8_n_0 ;
  wire \data_reg[0][0]_0 ;
  wire \data_reg[0][0]_1 ;
  wire \data_reg[0][0]_2 ;
  wire \data_reg[0][0]_3 ;
  wire \data_reg[0][3]_0 ;
  wire \data_reg[0][4]_0 ;
  wire \data_reg[0][4]_1 ;
  wire \data_reg[0][5]_0 ;
  wire \data_reg[0][6]_0 ;
  wire [3:0]\data_reg[0][7]_0 ;
  wire \data_reg[0][7]_1 ;
  wire [3:1]\data_reg[0]_1 ;
  wire [0:0]\data_reg[10][0]_0 ;
  wire [7:0]\data_reg[10]_57 ;
  wire [0:0]\data_reg[11][0]_0 ;
  wire [7:0]\data_reg[11]_56 ;
  wire [0:0]\data_reg[12][0]_0 ;
  wire [7:0]\data_reg[12]_55 ;
  wire [0:0]\data_reg[13][0]_0 ;
  wire [7:0]\data_reg[13]_54 ;
  wire [0:0]\data_reg[14][0]_0 ;
  wire [7:0]\data_reg[14]_53 ;
  wire [0:0]\data_reg[15][0]_0 ;
  wire [7:0]\data_reg[15]_52 ;
  wire [0:0]\data_reg[16][0]_0 ;
  wire [7:0]\data_reg[16]_51 ;
  wire [0:0]\data_reg[17][0]_0 ;
  wire [7:0]\data_reg[17]_50 ;
  wire [0:0]\data_reg[18][0]_0 ;
  wire [7:0]\data_reg[18]_49 ;
  wire [0:0]\data_reg[19][0]_0 ;
  wire [7:0]\data_reg[19]_48 ;
  wire \data_reg[1][0]_0 ;
  wire \data_reg[1][0]_1 ;
  wire \data_reg[1][0]_2 ;
  wire \data_reg[1][3]_0 ;
  wire \data_reg[1][4]_0 ;
  wire \data_reg[1][5]_0 ;
  wire \data_reg[1][5]_1 ;
  wire \data_reg[1][6]_0 ;
  wire \data_reg[1][6]_1 ;
  wire [3:0]\data_reg[1][7]_0 ;
  wire \data_reg[1][7]_1 ;
  wire [3:1]\data_reg[1]_0 ;
  wire [0:0]\data_reg[20][0]_0 ;
  wire [7:0]\data_reg[20]_47 ;
  wire [0:0]\data_reg[21][0]_0 ;
  wire [7:0]\data_reg[21]_46 ;
  wire [0:0]\data_reg[22][0]_0 ;
  wire [7:0]\data_reg[22]_45 ;
  wire [0:0]\data_reg[23][0]_0 ;
  wire [7:0]\data_reg[23]_44 ;
  wire [0:0]\data_reg[24][0]_0 ;
  wire [7:0]\data_reg[24]_43 ;
  wire [0:0]\data_reg[25][0]_0 ;
  wire [7:0]\data_reg[25]_42 ;
  wire \data_reg[26]0 ;
  wire \data_reg[26][0]_0 ;
  wire [7:0]\data_reg[26]_41 ;
  wire [0:0]\data_reg[27][0]_0 ;
  wire [7:0]\data_reg[27]_40 ;
  wire \data_reg[28]0 ;
  wire \data_reg[28][0]_0 ;
  wire [7:0]\data_reg[28]_39 ;
  wire [0:0]\data_reg[29][0]_0 ;
  wire [7:0]\data_reg[29]_38 ;
  wire \data_reg[2][0]_0 ;
  wire \data_reg[2][0]_1 ;
  wire \data_reg[2][0]_2 ;
  wire \data_reg[2][1]_0 ;
  wire \data_reg[2][2]_0 ;
  wire \data_reg[2][4]_0 ;
  wire \data_reg[2][4]_1 ;
  wire \data_reg[2][4]_2 ;
  wire \data_reg[2][4]_3 ;
  wire \data_reg[2][5]_0 ;
  wire \data_reg[2][5]_1 ;
  wire \data_reg[2][6]_0 ;
  wire \data_reg[2][6]_1 ;
  wire \data_reg[2][7]_0 ;
  wire \data_reg[2][7]_1 ;
  wire [0:0]\data_reg[30][0]_0 ;
  wire [7:0]\data_reg[30]_37 ;
  wire [0:0]\data_reg[31][0]_0 ;
  wire [7:0]\data_reg[31]_36 ;
  wire [0:0]\data_reg[32][0]_0 ;
  wire [7:0]\data_reg[32]_35 ;
  wire [0:0]\data_reg[33][0]_0 ;
  wire [7:0]\data_reg[33]_34 ;
  wire [0:0]\data_reg[34][0]_0 ;
  wire [7:0]\data_reg[34]_33 ;
  wire [0:0]\data_reg[35][0]_0 ;
  wire [7:0]\data_reg[35]_32 ;
  wire [0:0]\data_reg[36][0]_0 ;
  wire [7:0]\data_reg[36]_31 ;
  wire [0:0]\data_reg[37][0]_0 ;
  wire [7:0]\data_reg[37]_30 ;
  wire [0:0]\data_reg[38][0]_0 ;
  wire [7:0]\data_reg[38]_29 ;
  wire [0:0]\data_reg[39][0]_0 ;
  wire [7:0]\data_reg[39]_28 ;
  wire \data_reg[3][0]_0 ;
  wire \data_reg[3][0]_1 ;
  wire \data_reg[3][1]_0 ;
  wire \data_reg[3][1]_1 ;
  wire \data_reg[3][2]_0 ;
  wire \data_reg[3][2]_1 ;
  wire \data_reg[3][5]_0 ;
  wire [7:3]\data_reg[3]_3 ;
  wire [0:0]\data_reg[40][0]_0 ;
  wire [7:0]\data_reg[40]_27 ;
  wire [0:0]\data_reg[41][0]_0 ;
  wire [7:0]\data_reg[41]_26 ;
  wire [0:0]\data_reg[42][0]_0 ;
  wire [7:0]\data_reg[42]_25 ;
  wire [0:0]\data_reg[43][0]_0 ;
  wire [7:0]\data_reg[43]_24 ;
  wire [0:0]\data_reg[44][0]_0 ;
  wire [7:0]\data_reg[44]_23 ;
  wire [0:0]\data_reg[45][0]_0 ;
  wire [7:0]\data_reg[45]_22 ;
  wire [0:0]\data_reg[46][0]_0 ;
  wire [7:0]\data_reg[46]_21 ;
  wire [0:0]\data_reg[47][0]_0 ;
  wire [7:0]\data_reg[47]_20 ;
  wire [0:0]\data_reg[48][0]_0 ;
  wire [7:0]\data_reg[48]_19 ;
  wire [0:0]\data_reg[49][0]_0 ;
  wire [7:0]\data_reg[49]_18 ;
  wire \data_reg[4][0]_0 ;
  wire \data_reg[4][0]_1 ;
  wire \data_reg[4][1]_0 ;
  wire \data_reg[4][2]_0 ;
  wire \data_reg[4][3]_0 ;
  wire \data_reg[4][4]_0 ;
  wire \data_reg[4][4]_1 ;
  wire \data_reg[4][4]_2 ;
  wire \data_reg[4][5]_0 ;
  wire \data_reg[4][5]_1 ;
  wire \data_reg[4][6]_0 ;
  wire \data_reg[4][6]_1 ;
  wire \data_reg[4][7]_0 ;
  wire \data_reg[4][7]_1 ;
  wire [0:0]\data_reg[50][0]_0 ;
  wire [7:0]\data_reg[50]_17 ;
  wire [0:0]\data_reg[51][0]_0 ;
  wire [7:0]\data_reg[51]_16 ;
  wire [0:0]\data_reg[52][0]_0 ;
  wire [7:0]\data_reg[52]_15 ;
  wire [0:0]\data_reg[53][0]_0 ;
  wire [7:0]\data_reg[53]_14 ;
  wire [0:0]\data_reg[54][0]_0 ;
  wire [7:0]\data_reg[54]_13 ;
  wire [0:0]\data_reg[55][0]_0 ;
  wire [7:0]\data_reg[55]_12 ;
  wire [0:0]\data_reg[56][0]_0 ;
  wire [7:0]\data_reg[56]_11 ;
  wire [0:0]\data_reg[57][0]_0 ;
  wire [7:0]\data_reg[57]_10 ;
  wire [0:0]\data_reg[58][0]_0 ;
  wire [7:0]\data_reg[58]_9 ;
  wire [0:0]\data_reg[59][0]_0 ;
  wire [7:0]\data_reg[59]_8 ;
  wire \data_reg[5][0]_0 ;
  wire \data_reg[5][0]_1 ;
  wire \data_reg[5][0]_2 ;
  wire \data_reg[5][2]_0 ;
  wire \data_reg[5][3]_0 ;
  wire \data_reg[5][4]_0 ;
  wire \data_reg[5][4]_1 ;
  wire \data_reg[5][4]_2 ;
  wire \data_reg[5][5]_0 ;
  wire \data_reg[5][5]_1 ;
  wire \data_reg[5][6]_0 ;
  wire \data_reg[5][6]_1 ;
  wire \data_reg[5][7]_0 ;
  wire \data_reg[5][7]_1 ;
  wire [0:0]\data_reg[60][0]_0 ;
  wire [7:0]\data_reg[60]_7 ;
  wire [0:0]\data_reg[61][0]_0 ;
  wire [7:0]\data_reg[61]_6 ;
  wire [0:0]\data_reg[62][0]_0 ;
  wire [7:0]\data_reg[62]_5 ;
  wire [7:0]\data_reg[63]_4 ;
  wire \data_reg[6][0]_0 ;
  wire [1:0]\data_reg[6][4]_0 ;
  wire [1:0]\data_reg[6][4]_1 ;
  wire \data_reg[6][6]_0 ;
  wire \data_reg[6][6]_1 ;
  wire [2:0]\data_reg[6][7]_0 ;
  wire [7:1]\data_reg[6]_2 ;
  wire [0:0]\data_reg[7][0]_0 ;
  wire [7:0]\data_reg[7]_60 ;
  wire [0:0]\data_reg[8][0]_0 ;
  wire [7:0]\data_reg[8]_59 ;
  wire [0:0]\data_reg[9][0]_0 ;
  wire [7:0]\data_reg[9]_58 ;
  wire \data_reg_n_0_[2][1] ;
  wire \data_reg_n_0_[2][2] ;
  wire \data_reg_n_0_[2][3] ;
  wire \data_reg_n_0_[4][1] ;
  wire \data_reg_n_0_[4][2] ;
  wire \data_reg_n_0_[4][3] ;
  wire \data_reg_n_0_[5][1] ;
  wire \data_reg_n_0_[5][2] ;
  wire \data_reg_n_0_[5][3] ;
  wire [9:0]dout;
  wire \goreg_bm.dout_i_reg[10] ;
  wire \goreg_bm.dout_i_reg[10]_0 ;
  wire \goreg_bm.dout_i_reg[10]_1 ;
  wire \goreg_bm.dout_i_reg[10]_2 ;
  wire \goreg_bm.dout_i_reg[10]_3 ;
  wire \goreg_bm.dout_i_reg[10]_4 ;
  wire \goreg_bm.dout_i_reg[10]_5 ;
  wire \goreg_bm.dout_i_reg[10]_6 ;
  wire \goreg_bm.dout_i_reg[11] ;
  wire \goreg_bm.dout_i_reg[11]_0 ;
  wire \goreg_bm.dout_i_reg[11]_1 ;
  wire \goreg_bm.dout_i_reg[11]_2 ;
  wire \goreg_bm.dout_i_reg[11]_3 ;
  wire \goreg_bm.dout_i_reg[11]_4 ;
  wire \goreg_bm.dout_i_reg[11]_5 ;
  wire \goreg_bm.dout_i_reg[12] ;
  wire \goreg_bm.dout_i_reg[12]_0 ;
  wire \goreg_bm.dout_i_reg[12]_1 ;
  wire \goreg_bm.dout_i_reg[12]_2 ;
  wire \goreg_bm.dout_i_reg[12]_3 ;
  wire \goreg_bm.dout_i_reg[12]_4 ;
  wire \goreg_bm.dout_i_reg[13] ;
  wire \goreg_bm.dout_i_reg[13]_0 ;
  wire \goreg_bm.dout_i_reg[13]_1 ;
  wire \goreg_bm.dout_i_reg[13]_2 ;
  wire \goreg_bm.dout_i_reg[3] ;
  wire \goreg_bm.dout_i_reg[4] ;
  wire \goreg_bm.dout_i_reg[4]_0 ;
  wire \goreg_bm.dout_i_reg[5] ;
  wire \goreg_bm.dout_i_reg[5]_0 ;
  wire \goreg_bm.dout_i_reg[5]_1 ;
  wire \goreg_bm.dout_i_reg[8] ;
  wire \goreg_bm.dout_i_reg[8]_0 ;
  wire \goreg_bm.dout_i_reg[8]_1 ;
  wire \goreg_bm.dout_i_reg[8]_2 ;
  wire \goreg_bm.dout_i_reg[8]_3 ;
  wire \goreg_bm.dout_i_reg[8]_4 ;
  wire \goreg_bm.dout_i_reg[8]_5 ;
  wire \goreg_bm.dout_i_reg[8]_6 ;
  wire \goreg_bm.dout_i_reg[8]_7 ;
  wire \goreg_bm.dout_i_reg[8]_8 ;
  wire \goreg_bm.dout_i_reg[8]_9 ;
  wire \goreg_bm.dout_i_reg[9] ;
  wire \goreg_bm.dout_i_reg[9]_0 ;
  wire \goreg_bm.dout_i_reg[9]_1 ;
  wire \goreg_bm.dout_i_reg[9]_2 ;
  wire \goreg_bm.dout_i_reg[9]_3 ;
  wire \goreg_bm.dout_i_reg[9]_4 ;
  wire \goreg_bm.dout_i_reg[9]_5 ;
  wire \goreg_bm.dout_i_reg[9]_6 ;
  wire \guf.guf1.underflow_i_reg ;
  wire \guf.guf1.underflow_i_reg_0 ;
  wire \guf.guf1.underflow_i_reg_1 ;
  wire \guf.guf1.underflow_i_reg_2 ;
  wire \guf.guf1.underflow_i_reg_3 ;
  wire \guf.guf1.underflow_i_reg_4 ;
  wire i__carry__0_i_1_n_0;
  wire i__carry__0_i_2_n_0;
  wire i__carry_i_1_n_0;
  wire i__carry_i_2_n_0;
  wire i__carry_i_3_n_0;
  wire i__carry_i_4_n_0;
  wire [5:0]last_rd_reg;
  wire [6:0]p_0_in;
  wire \rd_data_o[0]_i_14_n_0 ;
  wire \rd_data_o[0]_i_15_n_0 ;
  wire \rd_data_o[0]_i_16_n_0 ;
  wire \rd_data_o[0]_i_17_n_0 ;
  wire \rd_data_o[0]_i_18_n_0 ;
  wire \rd_data_o[0]_i_19_n_0 ;
  wire \rd_data_o[0]_i_1_n_0 ;
  wire \rd_data_o[0]_i_20_n_0 ;
  wire \rd_data_o[0]_i_21_n_0 ;
  wire \rd_data_o[0]_i_22_n_0 ;
  wire \rd_data_o[0]_i_23_n_0 ;
  wire \rd_data_o[0]_i_24_n_0 ;
  wire \rd_data_o[0]_i_25_n_0 ;
  wire \rd_data_o[0]_i_26_n_0 ;
  wire \rd_data_o[0]_i_27_n_0 ;
  wire \rd_data_o[0]_i_28_n_0 ;
  wire \rd_data_o[0]_i_29_n_0 ;
  wire \rd_data_o[1]_i_14_n_0 ;
  wire \rd_data_o[1]_i_15_n_0 ;
  wire \rd_data_o[1]_i_16_n_0 ;
  wire \rd_data_o[1]_i_17_n_0 ;
  wire \rd_data_o[1]_i_18_n_0 ;
  wire \rd_data_o[1]_i_19_n_0 ;
  wire \rd_data_o[1]_i_1_n_0 ;
  wire \rd_data_o[1]_i_20_n_0 ;
  wire \rd_data_o[1]_i_21_n_0 ;
  wire \rd_data_o[1]_i_22_n_0 ;
  wire \rd_data_o[1]_i_23_n_0 ;
  wire \rd_data_o[1]_i_24_n_0 ;
  wire \rd_data_o[1]_i_25_n_0 ;
  wire \rd_data_o[1]_i_26_n_0 ;
  wire \rd_data_o[1]_i_27_n_0 ;
  wire \rd_data_o[1]_i_28_n_0 ;
  wire \rd_data_o[1]_i_29_n_0 ;
  wire \rd_data_o[2]_i_14_n_0 ;
  wire \rd_data_o[2]_i_15_n_0 ;
  wire \rd_data_o[2]_i_16_n_0 ;
  wire \rd_data_o[2]_i_17_n_0 ;
  wire \rd_data_o[2]_i_18_n_0 ;
  wire \rd_data_o[2]_i_19_n_0 ;
  wire \rd_data_o[2]_i_1_n_0 ;
  wire \rd_data_o[2]_i_20_n_0 ;
  wire \rd_data_o[2]_i_21_n_0 ;
  wire \rd_data_o[2]_i_22_n_0 ;
  wire \rd_data_o[2]_i_23_n_0 ;
  wire \rd_data_o[2]_i_24_n_0 ;
  wire \rd_data_o[2]_i_25_n_0 ;
  wire \rd_data_o[2]_i_26_n_0 ;
  wire \rd_data_o[2]_i_27_n_0 ;
  wire \rd_data_o[2]_i_28_n_0 ;
  wire \rd_data_o[2]_i_29_n_0 ;
  wire \rd_data_o[3]_i_14_n_0 ;
  wire \rd_data_o[3]_i_15_n_0 ;
  wire \rd_data_o[3]_i_16_n_0 ;
  wire \rd_data_o[3]_i_17_n_0 ;
  wire \rd_data_o[3]_i_18_n_0 ;
  wire \rd_data_o[3]_i_19_n_0 ;
  wire \rd_data_o[3]_i_1_n_0 ;
  wire \rd_data_o[3]_i_20_n_0 ;
  wire \rd_data_o[3]_i_21_n_0 ;
  wire \rd_data_o[3]_i_22_n_0 ;
  wire \rd_data_o[3]_i_23_n_0 ;
  wire \rd_data_o[3]_i_24_n_0 ;
  wire \rd_data_o[3]_i_25_n_0 ;
  wire \rd_data_o[3]_i_26_n_0 ;
  wire \rd_data_o[3]_i_27_n_0 ;
  wire \rd_data_o[3]_i_28_n_0 ;
  wire \rd_data_o[3]_i_29_n_0 ;
  wire \rd_data_o[4]_i_14_n_0 ;
  wire \rd_data_o[4]_i_15_n_0 ;
  wire \rd_data_o[4]_i_16_n_0 ;
  wire \rd_data_o[4]_i_17_n_0 ;
  wire \rd_data_o[4]_i_18_n_0 ;
  wire \rd_data_o[4]_i_19_n_0 ;
  wire \rd_data_o[4]_i_1_n_0 ;
  wire \rd_data_o[4]_i_20_n_0 ;
  wire \rd_data_o[4]_i_21_n_0 ;
  wire \rd_data_o[4]_i_22_n_0 ;
  wire \rd_data_o[4]_i_23_n_0 ;
  wire \rd_data_o[4]_i_24_n_0 ;
  wire \rd_data_o[4]_i_25_n_0 ;
  wire \rd_data_o[4]_i_26_n_0 ;
  wire \rd_data_o[4]_i_27_n_0 ;
  wire \rd_data_o[4]_i_28_n_0 ;
  wire \rd_data_o[4]_i_29_n_0 ;
  wire \rd_data_o[5]_i_14_n_0 ;
  wire \rd_data_o[5]_i_15_n_0 ;
  wire \rd_data_o[5]_i_16_n_0 ;
  wire \rd_data_o[5]_i_17_n_0 ;
  wire \rd_data_o[5]_i_18_n_0 ;
  wire \rd_data_o[5]_i_19_n_0 ;
  wire \rd_data_o[5]_i_1_n_0 ;
  wire \rd_data_o[5]_i_20_n_0 ;
  wire \rd_data_o[5]_i_21_n_0 ;
  wire \rd_data_o[5]_i_22_n_0 ;
  wire \rd_data_o[5]_i_23_n_0 ;
  wire \rd_data_o[5]_i_24_n_0 ;
  wire \rd_data_o[5]_i_25_n_0 ;
  wire \rd_data_o[5]_i_26_n_0 ;
  wire \rd_data_o[5]_i_27_n_0 ;
  wire \rd_data_o[5]_i_28_n_0 ;
  wire \rd_data_o[5]_i_29_n_0 ;
  wire \rd_data_o[6]_i_14_n_0 ;
  wire \rd_data_o[6]_i_15_n_0 ;
  wire \rd_data_o[6]_i_16_n_0 ;
  wire \rd_data_o[6]_i_17_n_0 ;
  wire \rd_data_o[6]_i_18_n_0 ;
  wire \rd_data_o[6]_i_19_n_0 ;
  wire \rd_data_o[6]_i_1_n_0 ;
  wire \rd_data_o[6]_i_20_n_0 ;
  wire \rd_data_o[6]_i_21_n_0 ;
  wire \rd_data_o[6]_i_22_n_0 ;
  wire \rd_data_o[6]_i_23_n_0 ;
  wire \rd_data_o[6]_i_24_n_0 ;
  wire \rd_data_o[6]_i_25_n_0 ;
  wire \rd_data_o[6]_i_26_n_0 ;
  wire \rd_data_o[6]_i_27_n_0 ;
  wire \rd_data_o[6]_i_28_n_0 ;
  wire \rd_data_o[6]_i_29_n_0 ;
  wire \rd_data_o[7]_i_17_n_0 ;
  wire \rd_data_o[7]_i_18_n_0 ;
  wire \rd_data_o[7]_i_19_n_0 ;
  wire \rd_data_o[7]_i_1_n_0 ;
  wire \rd_data_o[7]_i_20_n_0 ;
  wire \rd_data_o[7]_i_21_n_0 ;
  wire \rd_data_o[7]_i_22_n_0 ;
  wire \rd_data_o[7]_i_23_n_0 ;
  wire \rd_data_o[7]_i_24_n_0 ;
  wire \rd_data_o[7]_i_25_n_0 ;
  wire \rd_data_o[7]_i_26_n_0 ;
  wire \rd_data_o[7]_i_27_n_0 ;
  wire \rd_data_o[7]_i_28_n_0 ;
  wire \rd_data_o[7]_i_29_n_0 ;
  wire \rd_data_o[7]_i_2_n_0 ;
  wire \rd_data_o[7]_i_30_n_0 ;
  wire \rd_data_o[7]_i_31_n_0 ;
  wire \rd_data_o[7]_i_32_n_0 ;
  wire \rd_data_o[7]_i_3_n_0 ;
  wire \rd_data_o[7]_i_4_n_0 ;
  wire \rd_data_o_reg[0]_i_10_n_0 ;
  wire \rd_data_o_reg[0]_i_11_n_0 ;
  wire \rd_data_o_reg[0]_i_12_n_0 ;
  wire \rd_data_o_reg[0]_i_13_n_0 ;
  wire \rd_data_o_reg[0]_i_2_n_0 ;
  wire \rd_data_o_reg[0]_i_3_n_0 ;
  wire \rd_data_o_reg[0]_i_4_n_0 ;
  wire \rd_data_o_reg[0]_i_5_n_0 ;
  wire \rd_data_o_reg[0]_i_6_n_0 ;
  wire \rd_data_o_reg[0]_i_7_n_0 ;
  wire \rd_data_o_reg[0]_i_8_n_0 ;
  wire \rd_data_o_reg[0]_i_9_n_0 ;
  wire \rd_data_o_reg[1]_i_10_n_0 ;
  wire \rd_data_o_reg[1]_i_11_n_0 ;
  wire \rd_data_o_reg[1]_i_12_n_0 ;
  wire \rd_data_o_reg[1]_i_13_n_0 ;
  wire \rd_data_o_reg[1]_i_2_n_0 ;
  wire \rd_data_o_reg[1]_i_3_n_0 ;
  wire \rd_data_o_reg[1]_i_4_n_0 ;
  wire \rd_data_o_reg[1]_i_5_n_0 ;
  wire \rd_data_o_reg[1]_i_6_n_0 ;
  wire \rd_data_o_reg[1]_i_7_n_0 ;
  wire \rd_data_o_reg[1]_i_8_n_0 ;
  wire \rd_data_o_reg[1]_i_9_n_0 ;
  wire \rd_data_o_reg[2]_i_10_n_0 ;
  wire \rd_data_o_reg[2]_i_11_n_0 ;
  wire \rd_data_o_reg[2]_i_12_n_0 ;
  wire \rd_data_o_reg[2]_i_13_n_0 ;
  wire \rd_data_o_reg[2]_i_2_n_0 ;
  wire \rd_data_o_reg[2]_i_3_n_0 ;
  wire \rd_data_o_reg[2]_i_4_n_0 ;
  wire \rd_data_o_reg[2]_i_5_n_0 ;
  wire \rd_data_o_reg[2]_i_6_n_0 ;
  wire \rd_data_o_reg[2]_i_7_n_0 ;
  wire \rd_data_o_reg[2]_i_8_n_0 ;
  wire \rd_data_o_reg[2]_i_9_n_0 ;
  wire \rd_data_o_reg[3]_i_10_n_0 ;
  wire \rd_data_o_reg[3]_i_11_n_0 ;
  wire \rd_data_o_reg[3]_i_12_n_0 ;
  wire \rd_data_o_reg[3]_i_13_n_0 ;
  wire \rd_data_o_reg[3]_i_2_n_0 ;
  wire \rd_data_o_reg[3]_i_3_n_0 ;
  wire \rd_data_o_reg[3]_i_4_n_0 ;
  wire \rd_data_o_reg[3]_i_5_n_0 ;
  wire \rd_data_o_reg[3]_i_6_n_0 ;
  wire \rd_data_o_reg[3]_i_7_n_0 ;
  wire \rd_data_o_reg[3]_i_8_n_0 ;
  wire \rd_data_o_reg[3]_i_9_n_0 ;
  wire \rd_data_o_reg[4]_i_10_n_0 ;
  wire \rd_data_o_reg[4]_i_11_n_0 ;
  wire \rd_data_o_reg[4]_i_12_n_0 ;
  wire \rd_data_o_reg[4]_i_13_n_0 ;
  wire \rd_data_o_reg[4]_i_2_n_0 ;
  wire \rd_data_o_reg[4]_i_3_n_0 ;
  wire \rd_data_o_reg[4]_i_4_n_0 ;
  wire \rd_data_o_reg[4]_i_5_n_0 ;
  wire \rd_data_o_reg[4]_i_6_n_0 ;
  wire \rd_data_o_reg[4]_i_7_n_0 ;
  wire \rd_data_o_reg[4]_i_8_n_0 ;
  wire \rd_data_o_reg[4]_i_9_n_0 ;
  wire \rd_data_o_reg[5]_i_10_n_0 ;
  wire \rd_data_o_reg[5]_i_11_n_0 ;
  wire \rd_data_o_reg[5]_i_12_n_0 ;
  wire \rd_data_o_reg[5]_i_13_n_0 ;
  wire \rd_data_o_reg[5]_i_2_n_0 ;
  wire \rd_data_o_reg[5]_i_3_n_0 ;
  wire \rd_data_o_reg[5]_i_4_n_0 ;
  wire \rd_data_o_reg[5]_i_5_n_0 ;
  wire \rd_data_o_reg[5]_i_6_n_0 ;
  wire \rd_data_o_reg[5]_i_7_n_0 ;
  wire \rd_data_o_reg[5]_i_8_n_0 ;
  wire \rd_data_o_reg[5]_i_9_n_0 ;
  wire \rd_data_o_reg[6]_i_10_n_0 ;
  wire \rd_data_o_reg[6]_i_11_n_0 ;
  wire \rd_data_o_reg[6]_i_12_n_0 ;
  wire \rd_data_o_reg[6]_i_13_n_0 ;
  wire \rd_data_o_reg[6]_i_2_n_0 ;
  wire \rd_data_o_reg[6]_i_3_n_0 ;
  wire \rd_data_o_reg[6]_i_4_n_0 ;
  wire \rd_data_o_reg[6]_i_5_n_0 ;
  wire \rd_data_o_reg[6]_i_6_n_0 ;
  wire \rd_data_o_reg[6]_i_7_n_0 ;
  wire \rd_data_o_reg[6]_i_8_n_0 ;
  wire \rd_data_o_reg[6]_i_9_n_0 ;
  wire \rd_data_o_reg[7]_i_10_n_0 ;
  wire \rd_data_o_reg[7]_i_11_n_0 ;
  wire \rd_data_o_reg[7]_i_12_n_0 ;
  wire \rd_data_o_reg[7]_i_13_n_0 ;
  wire \rd_data_o_reg[7]_i_14_n_0 ;
  wire \rd_data_o_reg[7]_i_15_n_0 ;
  wire \rd_data_o_reg[7]_i_16_n_0 ;
  wire \rd_data_o_reg[7]_i_5_n_0 ;
  wire \rd_data_o_reg[7]_i_6_n_0 ;
  wire \rd_data_o_reg[7]_i_7_n_0 ;
  wire \rd_data_o_reg[7]_i_8_n_0 ;
  wire \rd_data_o_reg[7]_i_9_n_0 ;
  wire \refresh[5]_i_1_n_0 ;
  wire \refresh[5]_i_3_n_0 ;
  wire \refresh[5]_i_4_n_0 ;
  wire \refresh[5]_i_5_n_0 ;
  wire \refresh[5]_i_6_n_0 ;
  wire \refresh[5]_i_7_n_0 ;
  wire [5:2]refresh_reg;
  wire \refresh_reg[1]_0 ;
  wire [0:0]\refresh_reg[3]_0 ;
  wire \refresh_reg[6]_inv_0 ;
  wire [7:0]registers_0_rd_data_o;
  wire [5:0]rtc_0_rd_reg_o;
  wire sda_o_i_11_n_0;
  wire sda_o_i_12_n_0;
  wire [2:0]sda_o_i_2;
  wire \seccnt[0]_i_1_n_0 ;
  wire \seccnt[0]_i_3_n_0 ;
  wire [31:8]seccnt_reg;
  wire \seccnt_reg[0]_i_2_n_0 ;
  wire \seccnt_reg[0]_i_2_n_1 ;
  wire \seccnt_reg[0]_i_2_n_2 ;
  wire \seccnt_reg[0]_i_2_n_3 ;
  wire \seccnt_reg[0]_i_2_n_4 ;
  wire \seccnt_reg[0]_i_2_n_5 ;
  wire \seccnt_reg[0]_i_2_n_6 ;
  wire \seccnt_reg[0]_i_2_n_7 ;
  wire \seccnt_reg[12]_i_1_n_0 ;
  wire \seccnt_reg[12]_i_1_n_1 ;
  wire \seccnt_reg[12]_i_1_n_2 ;
  wire \seccnt_reg[12]_i_1_n_3 ;
  wire \seccnt_reg[12]_i_1_n_4 ;
  wire \seccnt_reg[12]_i_1_n_5 ;
  wire \seccnt_reg[12]_i_1_n_6 ;
  wire \seccnt_reg[12]_i_1_n_7 ;
  wire \seccnt_reg[16]_i_1_n_0 ;
  wire \seccnt_reg[16]_i_1_n_1 ;
  wire \seccnt_reg[16]_i_1_n_2 ;
  wire \seccnt_reg[16]_i_1_n_3 ;
  wire \seccnt_reg[16]_i_1_n_4 ;
  wire \seccnt_reg[16]_i_1_n_5 ;
  wire \seccnt_reg[16]_i_1_n_6 ;
  wire \seccnt_reg[16]_i_1_n_7 ;
  wire \seccnt_reg[20]_i_1_n_0 ;
  wire \seccnt_reg[20]_i_1_n_1 ;
  wire \seccnt_reg[20]_i_1_n_2 ;
  wire \seccnt_reg[20]_i_1_n_3 ;
  wire \seccnt_reg[20]_i_1_n_4 ;
  wire \seccnt_reg[20]_i_1_n_5 ;
  wire \seccnt_reg[20]_i_1_n_6 ;
  wire \seccnt_reg[20]_i_1_n_7 ;
  wire \seccnt_reg[24]_i_1_n_0 ;
  wire \seccnt_reg[24]_i_1_n_1 ;
  wire \seccnt_reg[24]_i_1_n_2 ;
  wire \seccnt_reg[24]_i_1_n_3 ;
  wire \seccnt_reg[24]_i_1_n_4 ;
  wire \seccnt_reg[24]_i_1_n_5 ;
  wire \seccnt_reg[24]_i_1_n_6 ;
  wire \seccnt_reg[24]_i_1_n_7 ;
  wire \seccnt_reg[28]_i_1_n_1 ;
  wire \seccnt_reg[28]_i_1_n_2 ;
  wire \seccnt_reg[28]_i_1_n_3 ;
  wire \seccnt_reg[28]_i_1_n_4 ;
  wire \seccnt_reg[28]_i_1_n_5 ;
  wire \seccnt_reg[28]_i_1_n_6 ;
  wire \seccnt_reg[28]_i_1_n_7 ;
  wire \seccnt_reg[4]_i_1_n_0 ;
  wire \seccnt_reg[4]_i_1_n_1 ;
  wire \seccnt_reg[4]_i_1_n_2 ;
  wire \seccnt_reg[4]_i_1_n_3 ;
  wire \seccnt_reg[4]_i_1_n_4 ;
  wire \seccnt_reg[4]_i_1_n_5 ;
  wire \seccnt_reg[4]_i_1_n_6 ;
  wire \seccnt_reg[4]_i_1_n_7 ;
  wire \seccnt_reg[8]_i_1_n_0 ;
  wire \seccnt_reg[8]_i_1_n_1 ;
  wire \seccnt_reg[8]_i_1_n_2 ;
  wire \seccnt_reg[8]_i_1_n_3 ;
  wire \seccnt_reg[8]_i_1_n_4 ;
  wire \seccnt_reg[8]_i_1_n_5 ;
  wire \seccnt_reg[8]_i_1_n_6 ;
  wire \seccnt_reg[8]_i_1_n_7 ;
  wire \seccnt_reg_n_0_[0] ;
  wire \seccnt_reg_n_0_[1] ;
  wire \seccnt_reg_n_0_[2] ;
  wire \seccnt_reg_n_0_[3] ;
  wire \seccnt_reg_n_0_[4] ;
  wire \seccnt_reg_n_0_[5] ;
  wire \seccnt_reg_n_0_[6] ;
  wire \seccnt_reg_n_0_[7] ;
  wire underflow;
  wire update_i_reg_0;
  wire update_i_reg_1;
  wire update_i_reg_2;
  wire update_i_reg_3;
  wire update_i_reg_4;
  wire update_i_reg_5;
  wire update_i_reg_6;
  wire update_t_reg;
  wire update_t_reg_0;
  wire update_t_reg_1;
  wire \wr_data[10]_i_1_n_0 ;
  wire \wr_data[12]_i_1_n_0 ;
  wire \wr_data[13]_i_1__0_n_0 ;
  wire \wr_data[14]_i_1_n_0 ;
  wire \wr_data[14]_i_2_n_0 ;
  wire [10:0]\wr_data_reg[11]_0 ;
  wire [2:0]\wr_data_reg[13]_0 ;
  wire [14:0]\wr_data_reg[14]_0 ;
  wire wr_en;
  wire [3:0]\NLW__inferred__24/i__carry_O_UNCONNECTED ;
  wire [3:2]\NLW__inferred__24/i__carry__0_CO_UNCONNECTED ;
  wire [3:0]\NLW__inferred__24/i__carry__0_O_UNCONNECTED ;
  wire [3:3]\NLW_seccnt_reg[28]_i_1_CO_UNCONNECTED ;

  CARRY4 \_inferred__24/i__carry 
       (.CI(1'b0),
        .CO({\_inferred__24/i__carry_n_0 ,\_inferred__24/i__carry_n_1 ,\_inferred__24/i__carry_n_2 ,\_inferred__24/i__carry_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW__inferred__24/i__carry_O_UNCONNECTED [3:0]),
        .S({i__carry_i_1_n_0,i__carry_i_2_n_0,i__carry_i_3_n_0,i__carry_i_4_n_0}));
  CARRY4 \_inferred__24/i__carry__0 
       (.CI(\_inferred__24/i__carry_n_0 ),
        .CO({\NLW__inferred__24/i__carry__0_CO_UNCONNECTED [3:2],\_inferred__24/i__carry__0_n_2 ,\_inferred__24/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW__inferred__24/i__carry__0_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,i__carry__0_i_1_n_0,i__carry__0_i_2_n_0}));
  LUT6 #(
    .INIT(64'hABBAAAAAAAAAAAAA)) 
    \data[0][1]_i_1 
       (.I0(\data_reg[4][1]_0 ),
        .I1(\data_reg[6][0]_0 ),
        .I2(\data_reg[0]_1 [1]),
        .I3(\data_reg[0][0]_0 ),
        .I4(\data[0][1]_i_2_n_0 ),
        .I5(underflow),
        .O(\data[0][1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT4 #(
    .INIT(16'hFFDF)) 
    \data[0][1]_i_2 
       (.I0(\data_reg[0][0]_0 ),
        .I1(\data_reg[0]_1 [1]),
        .I2(\data_reg[0]_1 [3]),
        .I3(\data_reg[0]_1 [2]),
        .O(\data[0][1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAABEEEAAAA)) 
    \data[0][2]_i_1 
       (.I0(\data_reg[4][2]_0 ),
        .I1(\data_reg[0]_1 [2]),
        .I2(\data_reg[0]_1 [1]),
        .I3(\data_reg[0][0]_0 ),
        .I4(underflow),
        .I5(\data_reg[6][0]_0 ),
        .O(\data[0][2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h3CCCCC0CAAAAAAAA)) 
    \data[0][3]_i_4 
       (.I0(dout[0]),
        .I1(\data_reg[0]_1 [3]),
        .I2(\data_reg[0][0]_0 ),
        .I3(\data_reg[0]_1 [1]),
        .I4(\data_reg[0]_1 [2]),
        .I5(underflow),
        .O(\goreg_bm.dout_i_reg[3] ));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT5 #(
    .INIT(32'h303CAAAA)) 
    \data[0][5]_i_2 
       (.I0(dout[2]),
        .I1(\data_reg[0][7]_0 [0]),
        .I2(\data_reg[0][7]_0 [1]),
        .I3(\data_reg[0][7]_0 [2]),
        .I4(underflow),
        .O(\goreg_bm.dout_i_reg[5]_0 ));
  LUT6 #(
    .INIT(64'h0990000009000000)) 
    \data[0][6]_i_2 
       (.I0(update_i_reg_0),
        .I1(update_i_reg_6),
        .I2(\data_reg[0][7]_0 [0]),
        .I3(\data_reg[0][7]_0 [2]),
        .I4(underflow),
        .I5(\data_reg[0][7]_0 [1]),
        .O(update_i_reg_4));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000400)) 
    \data[0][6]_i_3 
       (.I0(\refresh_reg[1]_0 ),
        .I1(\data_reg[0][0]_0 ),
        .I2(\data_reg[0]_1 [1]),
        .I3(\data_reg[0]_1 [3]),
        .I4(\data_reg[0]_1 [2]),
        .I5(\data_reg[0][4]_1 ),
        .O(\data_reg[0][0]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \data[11][7]_i_3 
       (.I0(dout[7]),
        .I1(dout[6]),
        .O(\goreg_bm.dout_i_reg[11]_5 ));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \data[13][7]_i_3 
       (.I0(dout[4]),
        .I1(dout[6]),
        .I2(dout[5]),
        .I3(dout[9]),
        .I4(dout[8]),
        .I5(underflow),
        .O(\goreg_bm.dout_i_reg[8]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \data[14][7]_i_3 
       (.I0(underflow),
        .I1(dout[8]),
        .O(\guf.guf1.underflow_i_reg_0 ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT5 #(
    .INIT(32'hBFFFFFFF)) 
    \data[15][7]_i_2 
       (.I0(dout[9]),
        .I1(dout[4]),
        .I2(dout[7]),
        .I3(dout[5]),
        .I4(dout[6]),
        .O(\goreg_bm.dout_i_reg[13]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \data[16][7]_i_2 
       (.I0(dout[9]),
        .I1(dout[4]),
        .I2(dout[7]),
        .I3(dout[6]),
        .O(\goreg_bm.dout_i_reg[13]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    \data[17][7]_i_2 
       (.I0(dout[4]),
        .I1(dout[7]),
        .I2(dout[9]),
        .I3(dout[5]),
        .I4(dout[6]),
        .O(\goreg_bm.dout_i_reg[8]_4 ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    \data[18][7]_i_3 
       (.I0(dout[5]),
        .I1(dout[6]),
        .I2(dout[7]),
        .I3(dout[4]),
        .I4(dout[9]),
        .O(\goreg_bm.dout_i_reg[9]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \data[19][7]_i_2 
       (.I0(dout[4]),
        .I1(dout[5]),
        .O(\goreg_bm.dout_i_reg[8]_6 ));
  LUT6 #(
    .INIT(64'hBEAABAAABEAABEAA)) 
    \data[1][1]_i_1 
       (.I0(\data_reg[4][1]_0 ),
        .I1(\data_reg[1][0]_0 ),
        .I2(\data_reg[1]_0 [1]),
        .I3(\guf.guf1.underflow_i_reg_2 ),
        .I4(\data_reg[1]_0 [2]),
        .I5(\data_reg[1]_0 [3]),
        .O(\data[1][1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAABEEEAAAA)) 
    \data[1][2]_i_1 
       (.I0(\data_reg[4][2]_0 ),
        .I1(\data_reg[1]_0 [2]),
        .I2(\data_reg[1]_0 [1]),
        .I3(\data_reg[1][0]_0 ),
        .I4(underflow),
        .I5(\data_reg[6][0]_0 ),
        .O(\data[1][2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hBAAAAAAA)) 
    \data[1][3]_i_1 
       (.I0(\data_reg[1][0]_2 ),
        .I1(\data_reg[0][7]_0 [1]),
        .I2(\data_reg[0][7]_0 [0]),
        .I3(\data_reg[0][7]_0 [2]),
        .I4(\data[1][3]_i_4_n_0 ),
        .O(\data[1][3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBEEEEEAEAAAAAAAA)) 
    \data[1][3]_i_2 
       (.I0(\data_reg[1][3]_0 ),
        .I1(\data_reg[1]_0 [3]),
        .I2(\data_reg[1][0]_0 ),
        .I3(\data_reg[1]_0 [1]),
        .I4(\data_reg[1]_0 [2]),
        .I5(\guf.guf1.underflow_i_reg_2 ),
        .O(\data[1][3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT5 #(
    .INIT(32'h00000400)) 
    \data[1][3]_i_4 
       (.I0(\data_reg[0]_1 [2]),
        .I1(\data_reg[0]_1 [3]),
        .I2(\data_reg[0]_1 [1]),
        .I3(\data_reg[0][0]_0 ),
        .I4(\refresh_reg[1]_0 ),
        .O(\data[1][3]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT5 #(
    .INIT(32'h303CAAAA)) 
    \data[1][5]_i_2 
       (.I0(dout[2]),
        .I1(\data_reg[1][7]_0 [0]),
        .I2(\data_reg[1][7]_0 [1]),
        .I3(\data_reg[1][7]_0 [2]),
        .I4(underflow),
        .O(\goreg_bm.dout_i_reg[5]_1 ));
  LUT6 #(
    .INIT(64'h0990000009000000)) 
    \data[1][6]_i_3 
       (.I0(update_i_reg_0),
        .I1(update_i_reg_6),
        .I2(\data_reg[1][7]_0 [0]),
        .I3(\data_reg[1][7]_0 [2]),
        .I4(underflow),
        .I5(\data_reg[1][7]_0 [1]),
        .O(update_i_reg_3));
  LUT3 #(
    .INIT(8'hAB)) 
    \data[1][6]_i_4 
       (.I0(\data_reg[1][0]_2 ),
        .I1(\refresh_reg[1]_0 ),
        .I2(\data[2][3]_i_4_n_0 ),
        .O(\goreg_bm.dout_i_reg[12]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \data[21][7]_i_2 
       (.I0(dout[9]),
        .I1(dout[5]),
        .I2(dout[6]),
        .I3(dout[4]),
        .O(\goreg_bm.dout_i_reg[13]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \data[22][7]_i_3 
       (.I0(dout[5]),
        .I1(dout[6]),
        .O(\goreg_bm.dout_i_reg[9]_4 ));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \data[22][7]_i_4 
       (.I0(dout[4]),
        .I1(dout[9]),
        .O(\goreg_bm.dout_i_reg[8]_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00100000)) 
    \data[26][7]_i_1 
       (.I0(\goreg_bm.dout_i_reg[10] ),
        .I1(underflow),
        .I2(dout[8]),
        .I3(dout[4]),
        .I4(\goreg_bm.dout_i_reg[11]_0 ),
        .I5(\data_reg[26][0]_0 ),
        .O(\data_reg[26]0 ));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \data[26][7]_i_2 
       (.I0(dout[6]),
        .I1(dout[9]),
        .O(\goreg_bm.dout_i_reg[10] ));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    \data[27][7]_i_2 
       (.I0(update_i_reg_5),
        .I1(dout[4]),
        .I2(dout[9]),
        .I3(dout[6]),
        .I4(dout[5]),
        .I5(dout[7]),
        .O(\goreg_bm.dout_i_reg[8]_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF10000000)) 
    \data[28][7]_i_1 
       (.I0(dout[9]),
        .I1(dout[5]),
        .I2(dout[7]),
        .I3(dout[6]),
        .I4(update_i_reg_2),
        .I5(\data_reg[28][0]_0 ),
        .O(\data_reg[28]0 ));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    \data[2][0]_i_2 
       (.I0(\data_reg_n_0_[2][2] ),
        .I1(\data_reg[2][0]_0 ),
        .I2(\data_reg_n_0_[2][3] ),
        .I3(\data_reg_n_0_[2][1] ),
        .O(\data_reg[2][2]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF09900000)) 
    \data[2][1]_i_1 
       (.I0(update_i_reg_0),
        .I1(update_i_reg_6),
        .I2(\data_reg_n_0_[2][1] ),
        .I3(\data_reg[2][0]_0 ),
        .I4(\data[2][3]_i_8_n_0 ),
        .I5(\data_reg[4][1]_0 ),
        .O(\data[2][1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00780000)) 
    \data[2][2]_i_1 
       (.I0(\data_reg_n_0_[2][1] ),
        .I1(\data_reg[2][0]_0 ),
        .I2(\data_reg_n_0_[2][2] ),
        .I3(\data_reg[6][0]_0 ),
        .I4(\data[2][3]_i_8_n_0 ),
        .I5(\data_reg[4][2]_0 ),
        .O(\data[2][2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAABAAAAAAAAAAAA)) 
    \data[2][3]_i_1 
       (.I0(\data_reg[2][0]_2 ),
        .I1(\data[2][3]_i_4_n_0 ),
        .I2(\refresh_reg[1]_0 ),
        .I3(\data_reg[1][7]_0 [1]),
        .I4(\data_reg[1][7]_0 [0]),
        .I5(\data_reg[1][7]_0 [2]),
        .O(\data[2][3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBBB8B8BBB8B8B8B8)) 
    \data[2][3]_i_2 
       (.I0(\data_reg[6][7]_0 [0]),
        .I1(\data_reg[6][0]_0 ),
        .I2(\data[2][3]_i_6_n_0 ),
        .I3(\data_reg_n_0_[2][3] ),
        .I4(\data[2][3]_i_7_n_0 ),
        .I5(\data[2][3]_i_8_n_0 ),
        .O(\data[2][3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT5 #(
    .INIT(32'hFEFFFFFF)) 
    \data[2][3]_i_4 
       (.I0(\data[4][3]_i_13_n_0 ),
        .I1(\data[0][1]_i_2_n_0 ),
        .I2(\data_reg[0][7]_0 [1]),
        .I3(\data_reg[0][7]_0 [0]),
        .I4(\data_reg[0][7]_0 [2]),
        .O(\data[2][3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFEFFFFFFFFFFFE)) 
    \data[2][3]_i_5 
       (.I0(\data[4][3]_i_15_n_0 ),
        .I1(Q[1]),
        .I2(refresh_reg[3]),
        .I3(refresh_reg[2]),
        .I4(update_i_reg_6),
        .I5(update_i_reg_0),
        .O(\refresh_reg[1]_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \data[2][3]_i_6 
       (.I0(dout[0]),
        .I1(underflow),
        .O(\data[2][3]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h7F)) 
    \data[2][3]_i_7 
       (.I0(\data_reg_n_0_[2][1] ),
        .I1(\data_reg[2][0]_0 ),
        .I2(\data_reg_n_0_[2][2] ),
        .O(\data[2][3]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h00002220)) 
    \data[2][3]_i_8 
       (.I0(underflow),
        .I1(\data[4][3]_i_5_n_0 ),
        .I2(\data[4][3]_i_16_n_0 ),
        .I3(\data_reg[2][5]_0 ),
        .I4(\data_reg[2][2]_0 ),
        .O(\data[2][3]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \data[2][4]_i_2 
       (.I0(dout[1]),
        .I1(underflow),
        .O(\goreg_bm.dout_i_reg[4]_0 ));
  LUT6 #(
    .INIT(64'h0000000000400000)) 
    \data[2][4]_i_3 
       (.I0(\data_reg_n_0_[2][1] ),
        .I1(\data_reg_n_0_[2][3] ),
        .I2(\data_reg[2][0]_0 ),
        .I3(\data_reg_n_0_[2][2] ),
        .I4(underflow),
        .I5(\data_reg[2][4]_0 ),
        .O(\data_reg[2][1]_0 ));
  LUT6 #(
    .INIT(64'h3D05FFFF3D050000)) 
    \data[2][5]_i_2 
       (.I0(\data[4][3]_i_16_n_0 ),
        .I1(\data_reg[2][4]_0 ),
        .I2(\data_reg[2][5]_0 ),
        .I3(\data_reg[2][2]_0 ),
        .I4(underflow),
        .I5(dout[2]),
        .O(\data_reg[2][4]_1 ));
  LUT6 #(
    .INIT(64'hFF77FF50FF50FF50)) 
    \data[2][5]_i_3 
       (.I0(\data[5][3]_i_6_n_0 ),
        .I1(\data_reg[6][0]_0 ),
        .I2(\data[2][5]_i_4_n_0 ),
        .I3(\data_reg[2][4]_3 ),
        .I4(\guf.guf1.underflow_i_reg_0 ),
        .I5(\goreg_bm.dout_i_reg[9]_0 ),
        .O(update_t_reg));
  LUT6 #(
    .INIT(64'hAAAAAEAAFFFFFFFF)) 
    \data[2][5]_i_4 
       (.I0(\data_reg[2][2]_0 ),
        .I1(\data[2][5]_i_6_n_0 ),
        .I2(\data_reg[2][5]_0 ),
        .I3(\data_reg[2][4]_0 ),
        .I4(\data_reg[2][6]_0 ),
        .I5(\data[4][3]_i_16_n_0 ),
        .O(\data[2][5]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \data[2][5]_i_6 
       (.I0(\data_reg_n_0_[2][3] ),
        .I1(\data_reg_n_0_[2][2] ),
        .I2(\data_reg[2][0]_0 ),
        .I3(\data_reg_n_0_[2][1] ),
        .O(\data[2][5]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT4 #(
    .INIT(16'h8008)) 
    \data[30][7]_i_3 
       (.I0(dout[7]),
        .I1(dout[5]),
        .I2(update_i_reg_0),
        .I3(update_i_reg_6),
        .O(\goreg_bm.dout_i_reg[11]_0 ));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \data[32][7]_i_2 
       (.I0(\goreg_bm.dout_i_reg[12]_1 ),
        .I1(dout[9]),
        .I2(dout[7]),
        .I3(dout[4]),
        .I4(dout[5]),
        .I5(dout[6]),
        .O(\goreg_bm.dout_i_reg[13] ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \data[34][7]_i_2 
       (.I0(\data[34][7]_i_4_n_0 ),
        .I1(dout[4]),
        .I2(dout[6]),
        .I3(dout[7]),
        .I4(dout[8]),
        .I5(underflow),
        .O(\goreg_bm.dout_i_reg[8]_8 ));
  LUT2 #(
    .INIT(4'h7)) 
    \data[34][7]_i_4 
       (.I0(dout[5]),
        .I1(dout[9]),
        .O(\data[34][7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFF7FFFF)) 
    \data[35][7]_i_2 
       (.I0(dout[4]),
        .I1(dout[5]),
        .I2(dout[6]),
        .I3(dout[7]),
        .I4(dout[9]),
        .I5(dout[8]),
        .O(\goreg_bm.dout_i_reg[8]_5 ));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT4 #(
    .INIT(16'h4004)) 
    \data[36][7]_i_2 
       (.I0(dout[4]),
        .I1(dout[9]),
        .I2(update_i_reg_0),
        .I3(update_i_reg_6),
        .O(\goreg_bm.dout_i_reg[8]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT5 #(
    .INIT(32'h00000004)) 
    \data[36][7]_i_3 
       (.I0(dout[7]),
        .I1(dout[6]),
        .I2(dout[5]),
        .I3(underflow),
        .I4(dout[8]),
        .O(\goreg_bm.dout_i_reg[11]_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF7FF)) 
    \data[37][7]_i_2 
       (.I0(dout[6]),
        .I1(dout[4]),
        .I2(dout[8]),
        .I3(dout[9]),
        .I4(dout[5]),
        .I5(dout[7]),
        .O(\goreg_bm.dout_i_reg[10]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT5 #(
    .INIT(32'h00001000)) 
    \data[38][7]_i_3 
       (.I0(dout[8]),
        .I1(underflow),
        .I2(dout[5]),
        .I3(dout[6]),
        .I4(dout[7]),
        .O(\goreg_bm.dout_i_reg[12] ));
  LUT6 #(
    .INIT(64'h9000000090909090)) 
    \data[3][0]_i_3 
       (.I0(update_i_reg_6),
        .I1(update_i_reg_0),
        .I2(underflow),
        .I3(\data_reg[3][2]_0 ),
        .I4(\data_reg[3][1]_0 ),
        .I5(\data_reg[3][0]_0 ),
        .O(update_t_reg_0));
  LUT6 #(
    .INIT(64'h0090909090000000)) 
    \data[3][2]_i_2 
       (.I0(update_i_reg_6),
        .I1(update_i_reg_0),
        .I2(underflow),
        .I3(\data_reg[3][1]_0 ),
        .I4(\data_reg[3][0]_0 ),
        .I5(\data_reg[3][2]_0 ),
        .O(update_t_reg_1));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    \data[3][2]_i_3 
       (.I0(\data[4][3]_i_5_n_0 ),
        .I1(\data[2][3]_i_4_n_0 ),
        .I2(\refresh_reg[1]_0 ),
        .I3(\data_reg[1][7]_0 [1]),
        .I4(\data_reg[1][7]_0 [0]),
        .I5(\data_reg[1][7]_0 [2]),
        .O(\data_reg[1][5]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT5 #(
    .INIT(32'h00000040)) 
    \data[3][7]_i_5 
       (.I0(underflow),
        .I1(dout[4]),
        .I2(dout[5]),
        .I3(dout[6]),
        .I4(dout[7]),
        .O(\guf.guf1.underflow_i_reg_1 ));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT4 #(
    .INIT(16'h1001)) 
    \data[3][7]_i_6 
       (.I0(dout[8]),
        .I1(dout[9]),
        .I2(update_i_reg_0),
        .I3(update_i_reg_6),
        .O(\goreg_bm.dout_i_reg[12]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \data[40][7]_i_2 
       (.I0(dout[8]),
        .I1(underflow),
        .I2(dout[5]),
        .O(\goreg_bm.dout_i_reg[12]_3 ));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \data[42][7]_i_3 
       (.I0(dout[4]),
        .I1(dout[8]),
        .I2(underflow),
        .O(\goreg_bm.dout_i_reg[8] ));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT5 #(
    .INIT(32'h01000000)) 
    \data[45][7]_i_2 
       (.I0(dout[5]),
        .I1(underflow),
        .I2(dout[8]),
        .I3(dout[9]),
        .I4(dout[6]),
        .O(\goreg_bm.dout_i_reg[9]_2 ));
  LUT6 #(
    .INIT(64'h0000000080000000)) 
    \data[46][7]_i_2 
       (.I0(dout[5]),
        .I1(dout[9]),
        .I2(dout[6]),
        .I3(dout[7]),
        .I4(\guf.guf1.underflow_i_reg_0 ),
        .I5(dout[4]),
        .O(\goreg_bm.dout_i_reg[9]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT4 #(
    .INIT(16'h1001)) 
    \data[47][7]_i_3 
       (.I0(dout[8]),
        .I1(underflow),
        .I2(update_i_reg_0),
        .I3(update_i_reg_6),
        .O(\goreg_bm.dout_i_reg[12]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \data[48][7]_i_3 
       (.I0(underflow),
        .I1(dout[5]),
        .I2(dout[4]),
        .O(\guf.guf1.underflow_i_reg_4 ));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \data[49][7]_i_3 
       (.I0(dout[6]),
        .I1(dout[7]),
        .O(\goreg_bm.dout_i_reg[10]_1 ));
  LUT6 #(
    .INIT(64'hABAAABAAAAAAABAA)) 
    \data[4][1]_i_1 
       (.I0(\data_reg[4][1]_0 ),
        .I1(\data[4][1]_i_3_n_0 ),
        .I2(\data_reg[6][0]_0 ),
        .I3(\data_reg[5][2]_0 ),
        .I4(\data_reg_n_0_[4][3] ),
        .I5(\data[4][3]_i_9_n_0 ),
        .O(\data[4][1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hD7)) 
    \data[4][1]_i_3 
       (.I0(underflow),
        .I1(\data_reg_n_0_[4][1] ),
        .I2(\data_reg[4][0]_0 ),
        .O(\data[4][1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAEEEEAAAAAAAAAAA)) 
    \data[4][2]_i_1 
       (.I0(\data_reg[4][2]_0 ),
        .I1(\guf.guf1.underflow_i_reg_2 ),
        .I2(\data_reg[4][0]_0 ),
        .I3(\data_reg_n_0_[4][1] ),
        .I4(\data_reg_n_0_[4][2] ),
        .I5(\data_reg[5][2]_0 ),
        .O(\data[4][2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'h82)) 
    \data[4][2]_i_3 
       (.I0(underflow),
        .I1(update_i_reg_0),
        .I2(update_i_reg_6),
        .O(\guf.guf1.underflow_i_reg_2 ));
  LUT6 #(
    .INIT(64'hAAAAAAEAAAAAAAAA)) 
    \data[4][3]_i_1 
       (.I0(\data_reg[4][3]_0 ),
        .I1(\data_reg[1][7]_0 [2]),
        .I2(\data_reg[1][7]_0 [0]),
        .I3(\data_reg[1][7]_0 [1]),
        .I4(\data[4][3]_i_4_n_0 ),
        .I5(\data[4][3]_i_5_n_0 ),
        .O(\data_reg[1][6]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hBF)) 
    \data[4][3]_i_12 
       (.I0(\data_reg[0][7]_0 [1]),
        .I1(\data_reg[0][7]_0 [0]),
        .I2(\data_reg[0][7]_0 [2]),
        .O(\data[4][3]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'hFFDF)) 
    \data[4][3]_i_13 
       (.I0(\data_reg[1][0]_0 ),
        .I1(\data_reg[1]_0 [1]),
        .I2(\data_reg[1]_0 [3]),
        .I3(\data_reg[1]_0 [2]),
        .O(\data[4][3]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \data[4][3]_i_14 
       (.I0(Q[1]),
        .I1(refresh_reg[3]),
        .I2(refresh_reg[2]),
        .O(\data[4][3]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT5 #(
    .INIT(32'hFFEFFFFF)) 
    \data[4][3]_i_15 
       (.I0(refresh_reg[5]),
        .I1(refresh_reg[4]),
        .I2(\refresh_reg[6]_inv_0 ),
        .I3(Q[0]),
        .I4(underflow),
        .O(\data[4][3]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFDFFF)) 
    \data[4][3]_i_16 
       (.I0(\data_reg_n_0_[2][3] ),
        .I1(\data_reg_n_0_[2][1] ),
        .I2(\data_reg_n_0_[2][2] ),
        .I3(\data_reg[2][6]_0 ),
        .I4(\data_reg[2][4]_0 ),
        .I5(\data_reg[2][0]_0 ),
        .O(\data[4][3]_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'h14)) 
    \data[4][3]_i_17 
       (.I0(\data_reg_n_0_[5][2] ),
        .I1(\data_reg_n_0_[5][3] ),
        .I2(\data_reg[5][4]_0 ),
        .O(\data[4][3]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \data[4][3]_i_18 
       (.I0(\data[5][3]_i_8_n_0 ),
        .I1(\data_reg[5][5]_0 ),
        .I2(\data_reg[5][6]_0 ),
        .I3(\data_reg[4][0]_0 ),
        .I4(\data_reg_n_0_[5][1] ),
        .I5(\data_reg[5][0]_0 ),
        .O(\data[4][3]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF5554)) 
    \data[4][3]_i_19 
       (.I0(\data_reg[4][0]_0 ),
        .I1(\data[5][3]_i_11_n_0 ),
        .I2(\data[5][3]_i_10_n_0 ),
        .I3(\data_reg[5][7]_0 ),
        .I4(\data_reg_n_0_[4][1] ),
        .I5(\data_reg_n_0_[4][2] ),
        .O(\data[4][3]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF10100010)) 
    \data[4][3]_i_2 
       (.I0(\data[4][3]_i_6_n_0 ),
        .I1(\data_reg[6][0]_0 ),
        .I2(\data_reg[5][2]_0 ),
        .I3(\data_reg_n_0_[4][3] ),
        .I4(\data[4][3]_i_9_n_0 ),
        .I5(\data_reg[1][3]_0 ),
        .O(\data[4][3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00001000)) 
    \data[4][3]_i_20 
       (.I0(\data_reg[4][6]_0 ),
        .I1(\data_reg[4][7]_0 ),
        .I2(\data_reg[4][5]_0 ),
        .I3(\data_reg[4][4]_0 ),
        .I4(\data_reg_n_0_[4][3] ),
        .O(\data[4][3]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \data[4][3]_i_4 
       (.I0(\data[4][3]_i_12_n_0 ),
        .I1(\data[0][1]_i_2_n_0 ),
        .I2(\data[4][3]_i_13_n_0 ),
        .I3(\data_reg[6][0]_0 ),
        .I4(\data[4][3]_i_14_n_0 ),
        .I5(\data[4][3]_i_15_n_0 ),
        .O(\data[4][3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h5500550055005530)) 
    \data[4][3]_i_5 
       (.I0(\data[4][3]_i_16_n_0 ),
        .I1(\data_reg[2][6]_0 ),
        .I2(\data_reg[2][4]_0 ),
        .I3(\data_reg[2][5]_0 ),
        .I4(\data_reg_n_0_[2][3] ),
        .I5(\data[2][3]_i_7_n_0 ),
        .O(\data[4][3]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT5 #(
    .INIT(32'h807FFFFF)) 
    \data[4][3]_i_6 
       (.I0(\data_reg_n_0_[4][2] ),
        .I1(\data_reg_n_0_[4][1] ),
        .I2(\data_reg[4][0]_0 ),
        .I3(\data_reg_n_0_[4][3] ),
        .I4(underflow),
        .O(\data[4][3]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h15005555)) 
    \data[4][3]_i_8 
       (.I0(\_inferred__24/i__carry__0_n_2 ),
        .I1(\data[4][3]_i_17_n_0 ),
        .I2(\data[4][3]_i_18_n_0 ),
        .I3(\data[4][3]_i_19_n_0 ),
        .I4(\data[4][3]_i_20_n_0 ),
        .O(\data_reg[5][2]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    \data[4][3]_i_9 
       (.I0(\data_reg_n_0_[4][1] ),
        .I1(\data_reg_n_0_[4][2] ),
        .I2(\data_reg[4][0]_0 ),
        .O(\data[4][3]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h0A0A0A0A0A3A0A0A)) 
    \data[4][4]_i_2 
       (.I0(dout[1]),
        .I1(\data_reg[4][4]_0 ),
        .I2(underflow),
        .I3(\_inferred__24/i__carry__0_n_2 ),
        .I4(\data[5][3]_i_4_n_0 ),
        .I5(\data[5][3]_i_5_n_0 ),
        .O(\goreg_bm.dout_i_reg[4] ));
  LUT6 #(
    .INIT(64'hABAAAAAAABAAABAA)) 
    \data[4][5]_i_2 
       (.I0(\data[6][5]_i_3_n_0 ),
        .I1(\data[4][5]_i_4_n_0 ),
        .I2(\_inferred__24/i__carry__0_n_2 ),
        .I3(\data[5][3]_i_4_n_0 ),
        .I4(\data[4][3]_i_19_n_0 ),
        .I5(\data[4][3]_i_20_n_0 ),
        .O(\goreg_bm.dout_i_reg[5] ));
  LUT6 #(
    .INIT(64'h0000000000000100)) 
    \data[4][5]_i_3 
       (.I0(\data[4][5]_i_5_n_0 ),
        .I1(\data_reg[4][4]_2 ),
        .I2(\_inferred__24/i__carry__0_n_2 ),
        .I3(\data[5][3]_i_4_n_0 ),
        .I4(\data[5][3]_i_5_n_0 ),
        .I5(\data[4][5]_i_7_n_0 ),
        .O(\goreg_bm.dout_i_reg[9] ));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hD7)) 
    \data[4][5]_i_4 
       (.I0(underflow),
        .I1(\data_reg[4][4]_0 ),
        .I2(\data_reg[4][5]_0 ),
        .O(\data[4][5]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    \data[4][5]_i_5 
       (.I0(\guf.guf1.underflow_i_reg_0 ),
        .I1(dout[5]),
        .I2(dout[6]),
        .I3(dout[7]),
        .I4(dout[9]),
        .I5(dout[4]),
        .O(\data[4][5]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \data[4][5]_i_7 
       (.I0(\data_reg_n_0_[4][3] ),
        .I1(\data_reg[4][0]_0 ),
        .I2(\data_reg_n_0_[4][2] ),
        .I3(\data_reg_n_0_[4][1] ),
        .O(\data[4][5]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \data[50][7]_i_2 
       (.I0(dout[6]),
        .I1(dout[4]),
        .I2(dout[9]),
        .I3(dout[5]),
        .O(\goreg_bm.dout_i_reg[10]_4 ));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \data[52][7]_i_4 
       (.I0(dout[6]),
        .I1(dout[9]),
        .O(\goreg_bm.dout_i_reg[10]_5 ));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    \data[53][7]_i_2 
       (.I0(dout[8]),
        .I1(underflow),
        .I2(dout[6]),
        .O(\goreg_bm.dout_i_reg[12]_4 ));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \data[54][7]_i_2 
       (.I0(dout[7]),
        .I1(dout[4]),
        .I2(dout[8]),
        .I3(dout[6]),
        .O(\goreg_bm.dout_i_reg[11]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT5 #(
    .INIT(32'hBFFFFFFF)) 
    \data[55][7]_i_3 
       (.I0(dout[7]),
        .I1(dout[5]),
        .I2(dout[9]),
        .I3(dout[4]),
        .I4(dout[6]),
        .O(\goreg_bm.dout_i_reg[11]_3 ));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT4 #(
    .INIT(16'hFBFF)) 
    \data[56][7]_i_2 
       (.I0(dout[4]),
        .I1(dout[9]),
        .I2(dout[6]),
        .I3(dout[7]),
        .O(\goreg_bm.dout_i_reg[8]_9 ));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hFB)) 
    \data[56][7]_i_3 
       (.I0(dout[5]),
        .I1(dout[8]),
        .I2(underflow),
        .O(\goreg_bm.dout_i_reg[9]_5 ));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT5 #(
    .INIT(32'hFFFFEFFF)) 
    \data[57][7]_i_2 
       (.I0(dout[6]),
        .I1(dout[5]),
        .I2(dout[4]),
        .I3(dout[7]),
        .I4(underflow),
        .O(\goreg_bm.dout_i_reg[10]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'h41)) 
    \data[58][7]_i_2 
       (.I0(underflow),
        .I1(update_i_reg_0),
        .I2(update_i_reg_6),
        .O(\guf.guf1.underflow_i_reg ));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \data[58][7]_i_3 
       (.I0(dout[6]),
        .I1(dout[4]),
        .I2(dout[8]),
        .I3(dout[7]),
        .O(\goreg_bm.dout_i_reg[10]_6 ));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT5 #(
    .INIT(32'hF7FFFFFF)) 
    \data[59][7]_i_3 
       (.I0(dout[5]),
        .I1(dout[9]),
        .I2(dout[6]),
        .I3(dout[7]),
        .I4(dout[4]),
        .O(\goreg_bm.dout_i_reg[9]_6 ));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT4 #(
    .INIT(16'h0090)) 
    \data[59][7]_i_4 
       (.I0(update_i_reg_0),
        .I1(update_i_reg_6),
        .I2(dout[8]),
        .I3(underflow),
        .O(update_i_reg_5));
  LUT5 #(
    .INIT(32'hBEAEAAAA)) 
    \data[5][1]_i_1 
       (.I0(\data_reg[4][1]_0 ),
        .I1(\data_reg[5][0]_0 ),
        .I2(\data_reg_n_0_[5][1] ),
        .I3(\data[5][1]_i_2_n_0 ),
        .I4(\data[5][1]_i_3_n_0 ),
        .O(\data[5][1]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hEF)) 
    \data[5][1]_i_2 
       (.I0(\data_reg_n_0_[5][3] ),
        .I1(\data_reg_n_0_[5][2] ),
        .I2(\data_reg[5][4]_0 ),
        .O(\data[5][1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h4444404444444444)) 
    \data[5][1]_i_3 
       (.I0(\data_reg[6][0]_0 ),
        .I1(underflow),
        .I2(\data_reg_n_0_[5][2] ),
        .I3(\data_reg_n_0_[5][3] ),
        .I4(\data_reg_n_0_[5][1] ),
        .I5(\data_reg[5][0]_0 ),
        .O(\data[5][1]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hBEEEAAAA)) 
    \data[5][2]_i_1 
       (.I0(\data_reg[4][2]_0 ),
        .I1(\data_reg_n_0_[5][2] ),
        .I2(\data_reg[5][0]_0 ),
        .I3(\data_reg_n_0_[5][1] ),
        .I4(\guf.guf1.underflow_i_reg_2 ),
        .O(\data[5][2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAFFEFAAAA)) 
    \data[5][3]_i_1 
       (.I0(\data_reg[5][3]_0 ),
        .I1(\_inferred__24/i__carry__0_n_2 ),
        .I2(\data[5][3]_i_4_n_0 ),
        .I3(\data[5][3]_i_5_n_0 ),
        .I4(\data[4][3]_i_5_n_0 ),
        .I5(\data[5][3]_i_6_n_0 ),
        .O(\goreg_bm.dout_i_reg[11] ));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT4 #(
    .INIT(16'hFFFD)) 
    \data[5][3]_i_10 
       (.I0(\data_reg_n_0_[5][2] ),
        .I1(\data_reg[5][0]_0 ),
        .I2(\data_reg_n_0_[5][3] ),
        .I3(\data_reg[4][0]_0 ),
        .O(\data[5][3]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \data[5][3]_i_11 
       (.I0(\data_reg[5][5]_0 ),
        .I1(\data_reg[5][4]_0 ),
        .I2(\data_reg[5][6]_0 ),
        .O(\data[5][3]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hBF)) 
    \data[5][3]_i_12 
       (.I0(\data_reg[1][7]_0 [1]),
        .I1(\data_reg[1][7]_0 [0]),
        .I2(\data_reg[1][7]_0 [2]),
        .O(\data[5][3]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT5 #(
    .INIT(32'hFFFFFFF6)) 
    \data[5][3]_i_13 
       (.I0(update_i_reg_0),
        .I1(update_i_reg_6),
        .I2(refresh_reg[2]),
        .I3(refresh_reg[3]),
        .I4(Q[1]),
        .O(\data[5][3]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hBEEEEAEEAAAAAAAA)) 
    \data[5][3]_i_2 
       (.I0(\data_reg[1][3]_0 ),
        .I1(\data_reg_n_0_[5][3] ),
        .I2(\data_reg_n_0_[5][1] ),
        .I3(\data_reg[5][0]_0 ),
        .I4(\data_reg_n_0_[5][2] ),
        .I5(\guf.guf1.underflow_i_reg_2 ),
        .O(\data[5][3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEBFFFFFFFFFF)) 
    \data[5][3]_i_4 
       (.I0(\data_reg_n_0_[5][2] ),
        .I1(\data_reg_n_0_[5][3] ),
        .I2(\data_reg[5][4]_0 ),
        .I3(\data[4][3]_i_20_n_0 ),
        .I4(\data[5][3]_i_7_n_0 ),
        .I5(\data[5][3]_i_8_n_0 ),
        .O(\data[5][3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h2222222200000002)) 
    \data[5][3]_i_5 
       (.I0(\data[4][3]_i_20_n_0 ),
        .I1(\data[5][3]_i_9_n_0 ),
        .I2(\data_reg[5][7]_0 ),
        .I3(\data[5][3]_i_10_n_0 ),
        .I4(\data[5][3]_i_11_n_0 ),
        .I5(\data_reg[4][0]_0 ),
        .O(\data[5][3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \data[5][3]_i_6 
       (.I0(\data[5][3]_i_12_n_0 ),
        .I1(\data[4][3]_i_15_n_0 ),
        .I2(\data[5][3]_i_13_n_0 ),
        .I3(\data[4][3]_i_13_n_0 ),
        .I4(\data[0][1]_i_2_n_0 ),
        .I5(\data[4][3]_i_12_n_0 ),
        .O(\data[5][3]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFD)) 
    \data[5][3]_i_7 
       (.I0(\data_reg[5][0]_0 ),
        .I1(\data_reg_n_0_[5][1] ),
        .I2(\data_reg[4][0]_0 ),
        .I3(\data_reg[5][6]_0 ),
        .I4(\data_reg[5][5]_0 ),
        .O(\data[5][3]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \data[5][3]_i_8 
       (.I0(\data_reg[5][7]_0 ),
        .I1(\data_reg_n_0_[4][1] ),
        .I2(\data_reg_n_0_[4][2] ),
        .O(\data[5][3]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \data[5][3]_i_9 
       (.I0(\data_reg_n_0_[4][2] ),
        .I1(\data_reg_n_0_[4][1] ),
        .O(\data[5][3]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h5555505555515555)) 
    \data[5][4]_i_4 
       (.I0(\data[5][4]_i_6_n_0 ),
        .I1(\data_reg[5][4]_0 ),
        .I2(\data_reg_n_0_[5][2] ),
        .I3(\data_reg_n_0_[5][3] ),
        .I4(\data_reg_n_0_[5][1] ),
        .I5(\data_reg[5][0]_0 ),
        .O(\data_reg[5][4]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    \data[5][4]_i_5 
       (.I0(\data_reg[5][0]_0 ),
        .I1(\data_reg_n_0_[5][1] ),
        .I2(\data_reg_n_0_[5][3] ),
        .I3(\data_reg_n_0_[5][2] ),
        .O(\data_reg[5][0]_1 ));
  LUT6 #(
    .INIT(64'h0000000002000000)) 
    \data[5][4]_i_6 
       (.I0(\guf.guf1.underflow_i_reg_0 ),
        .I1(dout[9]),
        .I2(dout[5]),
        .I3(dout[6]),
        .I4(dout[4]),
        .I5(dout[7]),
        .O(\data[5][4]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \data[61][7]_i_4 
       (.I0(dout[4]),
        .I1(dout[7]),
        .O(\goreg_bm.dout_i_reg[8]_7 ));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT5 #(
    .INIT(32'h00000900)) 
    \data[61][7]_i_5 
       (.I0(update_i_reg_0),
        .I1(update_i_reg_6),
        .I2(underflow),
        .I3(dout[8]),
        .I4(dout[5]),
        .O(update_i_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT5 #(
    .INIT(32'h00000900)) 
    \data[62][7]_i_3 
       (.I0(update_i_reg_0),
        .I1(update_i_reg_6),
        .I2(underflow),
        .I3(dout[8]),
        .I4(dout[4]),
        .O(update_i_reg_2));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \data[62][7]_i_4 
       (.I0(dout[7]),
        .I1(dout[6]),
        .I2(dout[9]),
        .I3(dout[5]),
        .O(\goreg_bm.dout_i_reg[11]_4 ));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \data[63][7]_i_3 
       (.I0(dout[6]),
        .I1(dout[5]),
        .I2(dout[7]),
        .I3(dout[4]),
        .O(\goreg_bm.dout_i_reg[10]_3 ));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \data[63][7]_i_4 
       (.I0(underflow),
        .I1(dout[8]),
        .O(\guf.guf1.underflow_i_reg_3 ));
  LUT6 #(
    .INIT(64'hBEAAAEAABEAABEAA)) 
    \data[6][1]_i_1 
       (.I0(\data_reg[4][1]_0 ),
        .I1(\data_reg[6]_2 [1]),
        .I2(\data_reg[6][4]_0 [0]),
        .I3(\guf.guf1.underflow_i_reg_2 ),
        .I4(\data_reg[6]_2 [2]),
        .I5(\data_reg[6]_2 [3]),
        .O(\data[6][1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAABEEEAAAA)) 
    \data[6][2]_i_1 
       (.I0(\data_reg[4][2]_0 ),
        .I1(\data_reg[6]_2 [2]),
        .I2(\data_reg[6][4]_0 [0]),
        .I3(\data_reg[6]_2 [1]),
        .I4(underflow),
        .I5(\data_reg[6][0]_0 ),
        .O(\data[6][2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8B8B8B8B8BB)) 
    \data[6][3]_i_1 
       (.I0(\data_reg[6][6]_0 ),
        .I1(\data_reg[6][0]_0 ),
        .I2(\data[6][7]_i_4_n_0 ),
        .I3(\data[6][3]_i_3_n_0 ),
        .I4(\data_reg[5][2]_0 ),
        .I5(\data[6][7]_i_5_n_0 ),
        .O(\data[6][3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBEEEEAEEAAAAAAAA)) 
    \data[6][3]_i_2 
       (.I0(\data_reg[1][3]_0 ),
        .I1(\data_reg[6]_2 [3]),
        .I2(\data_reg[6]_2 [1]),
        .I3(\data_reg[6][4]_0 [0]),
        .I4(\data_reg[6]_2 [2]),
        .I5(\guf.guf1.underflow_i_reg_2 ),
        .O(\data[6][3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFEFFFFFFFFF)) 
    \data[6][3]_i_3 
       (.I0(refresh_reg[5]),
        .I1(refresh_reg[4]),
        .I2(\refresh_reg[6]_inv_0 ),
        .I3(Q[0]),
        .I4(\data_reg[5][0]_1 ),
        .I5(underflow),
        .O(\data[6][3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFF606060FF60)) 
    \data[6][5]_i_1 
       (.I0(\data_reg[6][4]_0 [1]),
        .I1(\data_reg[6]_2 [5]),
        .I2(\data[6][5]_i_2_n_0 ),
        .I3(\data[6][5]_i_3_n_0 ),
        .I4(\data_reg[6][0]_0 ),
        .I5(\data_reg[6][7]_0 [1]),
        .O(\data[6][5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h4444444440444444)) 
    \data[6][5]_i_2 
       (.I0(\data_reg[6][0]_0 ),
        .I1(underflow),
        .I2(\data_reg[6]_2 [6]),
        .I3(\data_reg[6]_2 [7]),
        .I4(\data_reg[6][4]_0 [1]),
        .I5(\data_reg[6]_2 [5]),
        .O(\data[6][5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \data[6][5]_i_3 
       (.I0(dout[2]),
        .I1(underflow),
        .O(\data[6][5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAABEEEAAAA)) 
    \data[6][6]_i_1 
       (.I0(\data_reg[6][6]_1 ),
        .I1(\data_reg[6]_2 [6]),
        .I2(\data_reg[6]_2 [5]),
        .I3(\data_reg[6][4]_0 [1]),
        .I4(underflow),
        .I5(\data_reg[6][0]_0 ),
        .O(\data[6][6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8BBB8B8B8B8)) 
    \data[6][7]_i_1 
       (.I0(\data_reg[6][6]_0 ),
        .I1(\data_reg[6][0]_0 ),
        .I2(\data[6][7]_i_4_n_0 ),
        .I3(\data_reg[5][2]_0 ),
        .I4(\data[6][7]_i_5_n_0 ),
        .I5(\data[6][7]_i_6_n_0 ),
        .O(\data[6][7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFFAEFFEAAAAEAAE)) 
    \data[6][7]_i_2 
       (.I0(\data[6][7]_i_7_n_0 ),
        .I1(dout[3]),
        .I2(update_i_reg_6),
        .I3(update_i_reg_0),
        .I4(underflow),
        .I5(\data_reg[6][7]_0 [2]),
        .O(\data[6][7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000004000)) 
    \data[6][7]_i_4 
       (.I0(dout[7]),
        .I1(dout[6]),
        .I2(dout[5]),
        .I3(\guf.guf1.underflow_i_reg_0 ),
        .I4(dout[9]),
        .I5(dout[4]),
        .O(\data[6][7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFBFFFFFFFF)) 
    \data[6][7]_i_5 
       (.I0(\data_reg[5][0]_0 ),
        .I1(\data_reg_n_0_[5][1] ),
        .I2(\data[5][1]_i_2_n_0 ),
        .I3(\data[6][7]_i_8_n_0 ),
        .I4(\data[2][3]_i_4_n_0 ),
        .I5(\data[4][3]_i_5_n_0 ),
        .O(\data[6][7]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h00000040)) 
    \data[6][7]_i_6 
       (.I0(\data_reg[6]_2 [2]),
        .I1(\data_reg[6]_2 [3]),
        .I2(\data_reg[6][4]_0 [0]),
        .I3(\data_reg[6]_2 [1]),
        .I4(\data[4][3]_i_15_n_0 ),
        .O(\data[6][7]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0220222220000000)) 
    \data[6][7]_i_7 
       (.I0(underflow),
        .I1(\data_reg[6][0]_0 ),
        .I2(\data_reg[6]_2 [6]),
        .I3(\data_reg[6]_2 [5]),
        .I4(\data_reg[6][4]_0 [1]),
        .I5(\data_reg[6]_2 [7]),
        .O(\data[6][7]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF7)) 
    \data[6][7]_i_8 
       (.I0(\data_reg[1][7]_0 [2]),
        .I1(\data_reg[1][7]_0 [0]),
        .I2(\data_reg[1][7]_0 [1]),
        .I3(refresh_reg[2]),
        .I4(refresh_reg[3]),
        .I5(Q[1]),
        .O(\data[6][7]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \data[8][7]_i_2 
       (.I0(dout[5]),
        .I1(underflow),
        .I2(dout[8]),
        .I3(dout[9]),
        .I4(dout[6]),
        .O(\goreg_bm.dout_i_reg[9]_3 ));
  FDRE \data_reg[0][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[0][0]_2 ),
        .D(\data_reg[0][0]_3 ),
        .Q(\data_reg[0][0]_0 ),
        .R(1'b0));
  FDRE \data_reg[0][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[0][0]_2 ),
        .D(\data[0][1]_i_1_n_0 ),
        .Q(\data_reg[0]_1 [1]),
        .R(1'b0));
  FDRE \data_reg[0][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[0][0]_2 ),
        .D(\data[0][2]_i_1_n_0 ),
        .Q(\data_reg[0]_1 [2]),
        .R(1'b0));
  FDRE \data_reg[0][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[0][0]_2 ),
        .D(\data_reg[0][3]_0 ),
        .Q(\data_reg[0]_1 [3]),
        .R(1'b0));
  FDRE \data_reg[0][4] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\data_reg[0][4]_0 ),
        .Q(\data_reg[0][7]_0 [0]),
        .R(1'b0));
  FDRE \data_reg[0][5] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\data_reg[0][5]_0 ),
        .Q(\data_reg[0][7]_0 [1]),
        .R(1'b0));
  FDRE \data_reg[0][6] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\data_reg[0][6]_0 ),
        .Q(\data_reg[0][7]_0 [2]),
        .R(1'b0));
  FDRE \data_reg[0][7] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\data_reg[0][7]_1 ),
        .Q(\data_reg[0][7]_0 [3]),
        .R(1'b0));
  FDRE \data_reg[10][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[10][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[10]_57 [0]),
        .R(1'b0));
  FDRE \data_reg[10][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[10][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[10]_57 [1]),
        .R(1'b0));
  FDRE \data_reg[10][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[10][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[10]_57 [2]),
        .R(1'b0));
  FDRE \data_reg[10][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[10][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[10]_57 [3]),
        .R(1'b0));
  FDRE \data_reg[10][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[10][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[10]_57 [4]),
        .R(1'b0));
  FDRE \data_reg[10][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[10][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[10]_57 [5]),
        .R(1'b0));
  FDRE \data_reg[10][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[10][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[10]_57 [6]),
        .R(1'b0));
  FDRE \data_reg[10][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[10][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[10]_57 [7]),
        .R(1'b0));
  FDRE \data_reg[11][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[11][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[11]_56 [0]),
        .R(1'b0));
  FDRE \data_reg[11][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[11][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[11]_56 [1]),
        .R(1'b0));
  FDRE \data_reg[11][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[11][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[11]_56 [2]),
        .R(1'b0));
  FDRE \data_reg[11][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[11][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[11]_56 [3]),
        .R(1'b0));
  FDRE \data_reg[11][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[11][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[11]_56 [4]),
        .R(1'b0));
  FDRE \data_reg[11][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[11][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[11]_56 [5]),
        .R(1'b0));
  FDRE \data_reg[11][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[11][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[11]_56 [6]),
        .R(1'b0));
  FDRE \data_reg[11][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[11][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[11]_56 [7]),
        .R(1'b0));
  FDRE \data_reg[12][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[12][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[12]_55 [0]),
        .R(1'b0));
  FDRE \data_reg[12][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[12][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[12]_55 [1]),
        .R(1'b0));
  FDRE \data_reg[12][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[12][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[12]_55 [2]),
        .R(1'b0));
  FDRE \data_reg[12][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[12][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[12]_55 [3]),
        .R(1'b0));
  FDRE \data_reg[12][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[12][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[12]_55 [4]),
        .R(1'b0));
  FDRE \data_reg[12][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[12][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[12]_55 [5]),
        .R(1'b0));
  FDRE \data_reg[12][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[12][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[12]_55 [6]),
        .R(1'b0));
  FDRE \data_reg[12][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[12][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[12]_55 [7]),
        .R(1'b0));
  FDRE \data_reg[13][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[13][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[13]_54 [0]),
        .R(1'b0));
  FDRE \data_reg[13][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[13][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[13]_54 [1]),
        .R(1'b0));
  FDRE \data_reg[13][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[13][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[13]_54 [2]),
        .R(1'b0));
  FDRE \data_reg[13][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[13][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[13]_54 [3]),
        .R(1'b0));
  FDRE \data_reg[13][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[13][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[13]_54 [4]),
        .R(1'b0));
  FDRE \data_reg[13][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[13][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[13]_54 [5]),
        .R(1'b0));
  FDRE \data_reg[13][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[13][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[13]_54 [6]),
        .R(1'b0));
  FDRE \data_reg[13][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[13][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[13]_54 [7]),
        .R(1'b0));
  FDRE \data_reg[14][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[14][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[14]_53 [0]),
        .R(1'b0));
  FDRE \data_reg[14][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[14][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[14]_53 [1]),
        .R(1'b0));
  FDRE \data_reg[14][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[14][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[14]_53 [2]),
        .R(1'b0));
  FDRE \data_reg[14][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[14][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[14]_53 [3]),
        .R(1'b0));
  FDRE \data_reg[14][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[14][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[14]_53 [4]),
        .R(1'b0));
  FDRE \data_reg[14][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[14][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[14]_53 [5]),
        .R(1'b0));
  FDRE \data_reg[14][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[14][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[14]_53 [6]),
        .R(1'b0));
  FDRE \data_reg[14][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[14][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[14]_53 [7]),
        .R(1'b0));
  FDRE \data_reg[15][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[15][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[15]_52 [0]),
        .R(1'b0));
  FDRE \data_reg[15][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[15][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[15]_52 [1]),
        .R(1'b0));
  FDRE \data_reg[15][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[15][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[15]_52 [2]),
        .R(1'b0));
  FDRE \data_reg[15][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[15][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[15]_52 [3]),
        .R(1'b0));
  FDRE \data_reg[15][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[15][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[15]_52 [4]),
        .R(1'b0));
  FDRE \data_reg[15][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[15][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[15]_52 [5]),
        .R(1'b0));
  FDRE \data_reg[15][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[15][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[15]_52 [6]),
        .R(1'b0));
  FDRE \data_reg[15][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[15][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[15]_52 [7]),
        .R(1'b0));
  FDRE \data_reg[16][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[16][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[16]_51 [0]),
        .R(1'b0));
  FDRE \data_reg[16][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[16][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[16]_51 [1]),
        .R(1'b0));
  FDRE \data_reg[16][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[16][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[16]_51 [2]),
        .R(1'b0));
  FDRE \data_reg[16][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[16][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[16]_51 [3]),
        .R(1'b0));
  FDRE \data_reg[16][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[16][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[16]_51 [4]),
        .R(1'b0));
  FDRE \data_reg[16][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[16][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[16]_51 [5]),
        .R(1'b0));
  FDRE \data_reg[16][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[16][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[16]_51 [6]),
        .R(1'b0));
  FDRE \data_reg[16][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[16][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[16]_51 [7]),
        .R(1'b0));
  FDRE \data_reg[17][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[17][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[17]_50 [0]),
        .R(1'b0));
  FDRE \data_reg[17][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[17][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[17]_50 [1]),
        .R(1'b0));
  FDRE \data_reg[17][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[17][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[17]_50 [2]),
        .R(1'b0));
  FDRE \data_reg[17][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[17][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[17]_50 [3]),
        .R(1'b0));
  FDRE \data_reg[17][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[17][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[17]_50 [4]),
        .R(1'b0));
  FDRE \data_reg[17][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[17][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[17]_50 [5]),
        .R(1'b0));
  FDRE \data_reg[17][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[17][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[17]_50 [6]),
        .R(1'b0));
  FDRE \data_reg[17][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[17][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[17]_50 [7]),
        .R(1'b0));
  FDRE \data_reg[18][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[18][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[18]_49 [0]),
        .R(1'b0));
  FDRE \data_reg[18][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[18][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[18]_49 [1]),
        .R(1'b0));
  FDRE \data_reg[18][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[18][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[18]_49 [2]),
        .R(1'b0));
  FDRE \data_reg[18][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[18][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[18]_49 [3]),
        .R(1'b0));
  FDRE \data_reg[18][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[18][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[18]_49 [4]),
        .R(1'b0));
  FDRE \data_reg[18][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[18][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[18]_49 [5]),
        .R(1'b0));
  FDRE \data_reg[18][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[18][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[18]_49 [6]),
        .R(1'b0));
  FDRE \data_reg[18][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[18][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[18]_49 [7]),
        .R(1'b0));
  FDRE \data_reg[19][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[19][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[19]_48 [0]),
        .R(1'b0));
  FDRE \data_reg[19][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[19][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[19]_48 [1]),
        .R(1'b0));
  FDRE \data_reg[19][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[19][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[19]_48 [2]),
        .R(1'b0));
  FDRE \data_reg[19][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[19][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[19]_48 [3]),
        .R(1'b0));
  FDRE \data_reg[19][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[19][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[19]_48 [4]),
        .R(1'b0));
  FDRE \data_reg[19][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[19][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[19]_48 [5]),
        .R(1'b0));
  FDRE \data_reg[19][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[19][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[19]_48 [6]),
        .R(1'b0));
  FDRE \data_reg[19][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[19][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[19]_48 [7]),
        .R(1'b0));
  FDRE \data_reg[1][0] 
       (.C(clk_peripheral),
        .CE(\data[1][3]_i_1_n_0 ),
        .D(\data_reg[1][0]_1 ),
        .Q(\data_reg[1][0]_0 ),
        .R(1'b0));
  FDRE \data_reg[1][1] 
       (.C(clk_peripheral),
        .CE(\data[1][3]_i_1_n_0 ),
        .D(\data[1][1]_i_1_n_0 ),
        .Q(\data_reg[1]_0 [1]),
        .R(1'b0));
  FDRE \data_reg[1][2] 
       (.C(clk_peripheral),
        .CE(\data[1][3]_i_1_n_0 ),
        .D(\data[1][2]_i_1_n_0 ),
        .Q(\data_reg[1]_0 [2]),
        .R(1'b0));
  FDRE \data_reg[1][3] 
       (.C(clk_peripheral),
        .CE(\data[1][3]_i_1_n_0 ),
        .D(\data[1][3]_i_2_n_0 ),
        .Q(\data_reg[1]_0 [3]),
        .R(1'b0));
  FDRE \data_reg[1][4] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\data_reg[1][4]_0 ),
        .Q(\data_reg[1][7]_0 [0]),
        .R(1'b0));
  FDRE \data_reg[1][5] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\data_reg[1][5]_1 ),
        .Q(\data_reg[1][7]_0 [1]),
        .R(1'b0));
  FDRE \data_reg[1][6] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\data_reg[1][6]_1 ),
        .Q(\data_reg[1][7]_0 [2]),
        .R(1'b0));
  FDRE \data_reg[1][7] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\data_reg[1][7]_1 ),
        .Q(\data_reg[1][7]_0 [3]),
        .R(1'b0));
  FDRE \data_reg[20][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[20][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[20]_47 [0]),
        .R(1'b0));
  FDRE \data_reg[20][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[20][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[20]_47 [1]),
        .R(1'b0));
  FDRE \data_reg[20][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[20][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[20]_47 [2]),
        .R(1'b0));
  FDRE \data_reg[20][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[20][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[20]_47 [3]),
        .R(1'b0));
  FDRE \data_reg[20][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[20][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[20]_47 [4]),
        .R(1'b0));
  FDRE \data_reg[20][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[20][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[20]_47 [5]),
        .R(1'b0));
  FDRE \data_reg[20][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[20][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[20]_47 [6]),
        .R(1'b0));
  FDRE \data_reg[20][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[20][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[20]_47 [7]),
        .R(1'b0));
  FDRE \data_reg[21][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[21][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[21]_46 [0]),
        .R(1'b0));
  FDRE \data_reg[21][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[21][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[21]_46 [1]),
        .R(1'b0));
  FDRE \data_reg[21][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[21][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[21]_46 [2]),
        .R(1'b0));
  FDRE \data_reg[21][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[21][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[21]_46 [3]),
        .R(1'b0));
  FDRE \data_reg[21][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[21][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[21]_46 [4]),
        .R(1'b0));
  FDRE \data_reg[21][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[21][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[21]_46 [5]),
        .R(1'b0));
  FDRE \data_reg[21][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[21][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[21]_46 [6]),
        .R(1'b0));
  FDRE \data_reg[21][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[21][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[21]_46 [7]),
        .R(1'b0));
  FDRE \data_reg[22][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[22][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[22]_45 [0]),
        .R(1'b0));
  FDRE \data_reg[22][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[22][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[22]_45 [1]),
        .R(1'b0));
  FDRE \data_reg[22][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[22][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[22]_45 [2]),
        .R(1'b0));
  FDRE \data_reg[22][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[22][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[22]_45 [3]),
        .R(1'b0));
  FDRE \data_reg[22][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[22][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[22]_45 [4]),
        .R(1'b0));
  FDRE \data_reg[22][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[22][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[22]_45 [5]),
        .R(1'b0));
  FDRE \data_reg[22][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[22][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[22]_45 [6]),
        .R(1'b0));
  FDRE \data_reg[22][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[22][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[22]_45 [7]),
        .R(1'b0));
  FDRE \data_reg[23][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[23][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[23]_44 [0]),
        .R(1'b0));
  FDRE \data_reg[23][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[23][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[23]_44 [1]),
        .R(1'b0));
  FDRE \data_reg[23][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[23][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[23]_44 [2]),
        .R(1'b0));
  FDRE \data_reg[23][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[23][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[23]_44 [3]),
        .R(1'b0));
  FDRE \data_reg[23][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[23][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[23]_44 [4]),
        .R(1'b0));
  FDRE \data_reg[23][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[23][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[23]_44 [5]),
        .R(1'b0));
  FDRE \data_reg[23][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[23][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[23]_44 [6]),
        .R(1'b0));
  FDRE \data_reg[23][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[23][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[23]_44 [7]),
        .R(1'b0));
  FDRE \data_reg[24][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[24][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[24]_43 [0]),
        .R(1'b0));
  FDRE \data_reg[24][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[24][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[24]_43 [1]),
        .R(1'b0));
  FDRE \data_reg[24][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[24][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[24]_43 [2]),
        .R(1'b0));
  FDRE \data_reg[24][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[24][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[24]_43 [3]),
        .R(1'b0));
  FDRE \data_reg[24][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[24][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[24]_43 [4]),
        .R(1'b0));
  FDRE \data_reg[24][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[24][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[24]_43 [5]),
        .R(1'b0));
  FDRE \data_reg[24][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[24][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[24]_43 [6]),
        .R(1'b0));
  FDRE \data_reg[24][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[24][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[24]_43 [7]),
        .R(1'b0));
  FDRE \data_reg[25][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[25][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[25]_42 [0]),
        .R(1'b0));
  FDRE \data_reg[25][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[25][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[25]_42 [1]),
        .R(1'b0));
  FDRE \data_reg[25][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[25][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[25]_42 [2]),
        .R(1'b0));
  FDRE \data_reg[25][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[25][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[25]_42 [3]),
        .R(1'b0));
  FDRE \data_reg[25][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[25][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[25]_42 [4]),
        .R(1'b0));
  FDRE \data_reg[25][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[25][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[25]_42 [5]),
        .R(1'b0));
  FDRE \data_reg[25][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[25][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[25]_42 [6]),
        .R(1'b0));
  FDRE \data_reg[25][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[25][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[25]_42 [7]),
        .R(1'b0));
  FDRE \data_reg[26][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[26]0 ),
        .D(D[0]),
        .Q(\data_reg[26]_41 [0]),
        .R(1'b0));
  FDRE \data_reg[26][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[26]0 ),
        .D(D[1]),
        .Q(\data_reg[26]_41 [1]),
        .R(1'b0));
  FDRE \data_reg[26][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[26]0 ),
        .D(D[2]),
        .Q(\data_reg[26]_41 [2]),
        .R(1'b0));
  FDRE \data_reg[26][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[26]0 ),
        .D(D[3]),
        .Q(\data_reg[26]_41 [3]),
        .R(1'b0));
  FDRE \data_reg[26][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[26]0 ),
        .D(D[4]),
        .Q(\data_reg[26]_41 [4]),
        .R(1'b0));
  FDRE \data_reg[26][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[26]0 ),
        .D(D[5]),
        .Q(\data_reg[26]_41 [5]),
        .R(1'b0));
  FDRE \data_reg[26][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[26]0 ),
        .D(D[6]),
        .Q(\data_reg[26]_41 [6]),
        .R(1'b0));
  FDRE \data_reg[26][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[26]0 ),
        .D(D[7]),
        .Q(\data_reg[26]_41 [7]),
        .R(1'b0));
  FDRE \data_reg[27][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[27][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[27]_40 [0]),
        .R(1'b0));
  FDRE \data_reg[27][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[27][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[27]_40 [1]),
        .R(1'b0));
  FDRE \data_reg[27][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[27][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[27]_40 [2]),
        .R(1'b0));
  FDRE \data_reg[27][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[27][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[27]_40 [3]),
        .R(1'b0));
  FDRE \data_reg[27][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[27][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[27]_40 [4]),
        .R(1'b0));
  FDRE \data_reg[27][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[27][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[27]_40 [5]),
        .R(1'b0));
  FDRE \data_reg[27][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[27][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[27]_40 [6]),
        .R(1'b0));
  FDRE \data_reg[27][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[27][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[27]_40 [7]),
        .R(1'b0));
  FDRE \data_reg[28][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[28]0 ),
        .D(D[0]),
        .Q(\data_reg[28]_39 [0]),
        .R(1'b0));
  FDRE \data_reg[28][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[28]0 ),
        .D(D[1]),
        .Q(\data_reg[28]_39 [1]),
        .R(1'b0));
  FDRE \data_reg[28][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[28]0 ),
        .D(D[2]),
        .Q(\data_reg[28]_39 [2]),
        .R(1'b0));
  FDRE \data_reg[28][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[28]0 ),
        .D(D[3]),
        .Q(\data_reg[28]_39 [3]),
        .R(1'b0));
  FDRE \data_reg[28][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[28]0 ),
        .D(D[4]),
        .Q(\data_reg[28]_39 [4]),
        .R(1'b0));
  FDRE \data_reg[28][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[28]0 ),
        .D(D[5]),
        .Q(\data_reg[28]_39 [5]),
        .R(1'b0));
  FDRE \data_reg[28][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[28]0 ),
        .D(D[6]),
        .Q(\data_reg[28]_39 [6]),
        .R(1'b0));
  FDRE \data_reg[28][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[28]0 ),
        .D(D[7]),
        .Q(\data_reg[28]_39 [7]),
        .R(1'b0));
  FDRE \data_reg[29][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[29][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[29]_38 [0]),
        .R(1'b0));
  FDRE \data_reg[29][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[29][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[29]_38 [1]),
        .R(1'b0));
  FDRE \data_reg[29][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[29][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[29]_38 [2]),
        .R(1'b0));
  FDRE \data_reg[29][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[29][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[29]_38 [3]),
        .R(1'b0));
  FDRE \data_reg[29][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[29][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[29]_38 [4]),
        .R(1'b0));
  FDRE \data_reg[29][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[29][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[29]_38 [5]),
        .R(1'b0));
  FDRE \data_reg[29][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[29][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[29]_38 [6]),
        .R(1'b0));
  FDRE \data_reg[29][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[29][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[29]_38 [7]),
        .R(1'b0));
  FDRE \data_reg[2][0] 
       (.C(clk_peripheral),
        .CE(\data[2][3]_i_1_n_0 ),
        .D(\data_reg[2][0]_1 ),
        .Q(\data_reg[2][0]_0 ),
        .R(1'b0));
  FDRE \data_reg[2][1] 
       (.C(clk_peripheral),
        .CE(\data[2][3]_i_1_n_0 ),
        .D(\data[2][1]_i_1_n_0 ),
        .Q(\data_reg_n_0_[2][1] ),
        .R(1'b0));
  FDRE \data_reg[2][2] 
       (.C(clk_peripheral),
        .CE(\data[2][3]_i_1_n_0 ),
        .D(\data[2][2]_i_1_n_0 ),
        .Q(\data_reg_n_0_[2][2] ),
        .R(1'b0));
  FDRE \data_reg[2][3] 
       (.C(clk_peripheral),
        .CE(\data[2][3]_i_1_n_0 ),
        .D(\data[2][3]_i_2_n_0 ),
        .Q(\data_reg_n_0_[2][3] ),
        .R(1'b0));
  FDRE \data_reg[2][4] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\data_reg[2][4]_2 ),
        .Q(\data_reg[2][4]_0 ),
        .R(1'b0));
  FDRE \data_reg[2][5] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\data_reg[2][5]_1 ),
        .Q(\data_reg[2][5]_0 ),
        .R(1'b0));
  FDRE \data_reg[2][6] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\data_reg[2][6]_1 ),
        .Q(\data_reg[2][6]_0 ),
        .R(1'b0));
  FDRE \data_reg[2][7] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\data_reg[2][7]_1 ),
        .Q(\data_reg[2][7]_0 ),
        .R(1'b0));
  FDRE \data_reg[30][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[30][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[30]_37 [0]),
        .R(1'b0));
  FDRE \data_reg[30][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[30][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[30]_37 [1]),
        .R(1'b0));
  FDRE \data_reg[30][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[30][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[30]_37 [2]),
        .R(1'b0));
  FDRE \data_reg[30][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[30][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[30]_37 [3]),
        .R(1'b0));
  FDRE \data_reg[30][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[30][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[30]_37 [4]),
        .R(1'b0));
  FDRE \data_reg[30][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[30][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[30]_37 [5]),
        .R(1'b0));
  FDRE \data_reg[30][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[30][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[30]_37 [6]),
        .R(1'b0));
  FDRE \data_reg[30][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[30][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[30]_37 [7]),
        .R(1'b0));
  FDRE \data_reg[31][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[31][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[31]_36 [0]),
        .R(1'b0));
  FDRE \data_reg[31][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[31][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[31]_36 [1]),
        .R(1'b0));
  FDRE \data_reg[31][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[31][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[31]_36 [2]),
        .R(1'b0));
  FDRE \data_reg[31][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[31][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[31]_36 [3]),
        .R(1'b0));
  FDRE \data_reg[31][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[31][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[31]_36 [4]),
        .R(1'b0));
  FDRE \data_reg[31][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[31][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[31]_36 [5]),
        .R(1'b0));
  FDRE \data_reg[31][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[31][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[31]_36 [6]),
        .R(1'b0));
  FDRE \data_reg[31][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[31][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[31]_36 [7]),
        .R(1'b0));
  FDRE \data_reg[32][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[32][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[32]_35 [0]),
        .R(1'b0));
  FDRE \data_reg[32][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[32][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[32]_35 [1]),
        .R(1'b0));
  FDRE \data_reg[32][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[32][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[32]_35 [2]),
        .R(1'b0));
  FDRE \data_reg[32][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[32][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[32]_35 [3]),
        .R(1'b0));
  FDRE \data_reg[32][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[32][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[32]_35 [4]),
        .R(1'b0));
  FDRE \data_reg[32][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[32][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[32]_35 [5]),
        .R(1'b0));
  FDRE \data_reg[32][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[32][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[32]_35 [6]),
        .R(1'b0));
  FDRE \data_reg[32][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[32][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[32]_35 [7]),
        .R(1'b0));
  FDRE \data_reg[33][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[33][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[33]_34 [0]),
        .R(1'b0));
  FDRE \data_reg[33][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[33][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[33]_34 [1]),
        .R(1'b0));
  FDRE \data_reg[33][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[33][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[33]_34 [2]),
        .R(1'b0));
  FDRE \data_reg[33][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[33][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[33]_34 [3]),
        .R(1'b0));
  FDRE \data_reg[33][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[33][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[33]_34 [4]),
        .R(1'b0));
  FDRE \data_reg[33][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[33][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[33]_34 [5]),
        .R(1'b0));
  FDRE \data_reg[33][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[33][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[33]_34 [6]),
        .R(1'b0));
  FDRE \data_reg[33][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[33][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[33]_34 [7]),
        .R(1'b0));
  FDRE \data_reg[34][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[34][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[34]_33 [0]),
        .R(1'b0));
  FDRE \data_reg[34][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[34][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[34]_33 [1]),
        .R(1'b0));
  FDRE \data_reg[34][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[34][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[34]_33 [2]),
        .R(1'b0));
  FDRE \data_reg[34][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[34][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[34]_33 [3]),
        .R(1'b0));
  FDRE \data_reg[34][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[34][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[34]_33 [4]),
        .R(1'b0));
  FDRE \data_reg[34][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[34][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[34]_33 [5]),
        .R(1'b0));
  FDRE \data_reg[34][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[34][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[34]_33 [6]),
        .R(1'b0));
  FDRE \data_reg[34][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[34][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[34]_33 [7]),
        .R(1'b0));
  FDRE \data_reg[35][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[35][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[35]_32 [0]),
        .R(1'b0));
  FDRE \data_reg[35][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[35][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[35]_32 [1]),
        .R(1'b0));
  FDRE \data_reg[35][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[35][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[35]_32 [2]),
        .R(1'b0));
  FDRE \data_reg[35][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[35][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[35]_32 [3]),
        .R(1'b0));
  FDRE \data_reg[35][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[35][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[35]_32 [4]),
        .R(1'b0));
  FDRE \data_reg[35][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[35][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[35]_32 [5]),
        .R(1'b0));
  FDRE \data_reg[35][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[35][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[35]_32 [6]),
        .R(1'b0));
  FDRE \data_reg[35][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[35][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[35]_32 [7]),
        .R(1'b0));
  FDRE \data_reg[36][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[36][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[36]_31 [0]),
        .R(1'b0));
  FDRE \data_reg[36][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[36][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[36]_31 [1]),
        .R(1'b0));
  FDRE \data_reg[36][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[36][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[36]_31 [2]),
        .R(1'b0));
  FDRE \data_reg[36][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[36][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[36]_31 [3]),
        .R(1'b0));
  FDRE \data_reg[36][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[36][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[36]_31 [4]),
        .R(1'b0));
  FDRE \data_reg[36][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[36][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[36]_31 [5]),
        .R(1'b0));
  FDRE \data_reg[36][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[36][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[36]_31 [6]),
        .R(1'b0));
  FDRE \data_reg[36][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[36][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[36]_31 [7]),
        .R(1'b0));
  FDRE \data_reg[37][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[37][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[37]_30 [0]),
        .R(1'b0));
  FDRE \data_reg[37][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[37][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[37]_30 [1]),
        .R(1'b0));
  FDRE \data_reg[37][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[37][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[37]_30 [2]),
        .R(1'b0));
  FDRE \data_reg[37][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[37][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[37]_30 [3]),
        .R(1'b0));
  FDRE \data_reg[37][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[37][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[37]_30 [4]),
        .R(1'b0));
  FDRE \data_reg[37][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[37][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[37]_30 [5]),
        .R(1'b0));
  FDRE \data_reg[37][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[37][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[37]_30 [6]),
        .R(1'b0));
  FDRE \data_reg[37][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[37][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[37]_30 [7]),
        .R(1'b0));
  FDRE \data_reg[38][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[38][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[38]_29 [0]),
        .R(1'b0));
  FDRE \data_reg[38][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[38][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[38]_29 [1]),
        .R(1'b0));
  FDRE \data_reg[38][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[38][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[38]_29 [2]),
        .R(1'b0));
  FDRE \data_reg[38][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[38][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[38]_29 [3]),
        .R(1'b0));
  FDRE \data_reg[38][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[38][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[38]_29 [4]),
        .R(1'b0));
  FDRE \data_reg[38][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[38][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[38]_29 [5]),
        .R(1'b0));
  FDRE \data_reg[38][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[38][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[38]_29 [6]),
        .R(1'b0));
  FDRE \data_reg[38][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[38][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[38]_29 [7]),
        .R(1'b0));
  FDRE \data_reg[39][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[39][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[39]_28 [0]),
        .R(1'b0));
  FDRE \data_reg[39][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[39][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[39]_28 [1]),
        .R(1'b0));
  FDRE \data_reg[39][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[39][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[39]_28 [2]),
        .R(1'b0));
  FDRE \data_reg[39][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[39][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[39]_28 [3]),
        .R(1'b0));
  FDRE \data_reg[39][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[39][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[39]_28 [4]),
        .R(1'b0));
  FDRE \data_reg[39][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[39][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[39]_28 [5]),
        .R(1'b0));
  FDRE \data_reg[39][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[39][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[39]_28 [6]),
        .R(1'b0));
  FDRE \data_reg[39][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[39][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[39]_28 [7]),
        .R(1'b0));
  FDRE \data_reg[3][0] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\data_reg[3][0]_1 ),
        .Q(\data_reg[3][0]_0 ),
        .R(1'b0));
  FDRE \data_reg[3][1] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\data_reg[3][1]_1 ),
        .Q(\data_reg[3][1]_0 ),
        .R(1'b0));
  FDRE \data_reg[3][2] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\data_reg[3][2]_1 ),
        .Q(\data_reg[3][2]_0 ),
        .R(1'b0));
  FDRE \data_reg[3][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[3][5]_0 ),
        .D(D[3]),
        .Q(\data_reg[3]_3 [3]),
        .R(1'b0));
  FDRE \data_reg[3][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[3][5]_0 ),
        .D(D[4]),
        .Q(\data_reg[3]_3 [4]),
        .R(1'b0));
  FDRE \data_reg[3][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[3][5]_0 ),
        .D(D[5]),
        .Q(\data_reg[3]_3 [5]),
        .R(1'b0));
  FDRE \data_reg[3][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[3][5]_0 ),
        .D(D[6]),
        .Q(\data_reg[3]_3 [6]),
        .R(1'b0));
  FDRE \data_reg[3][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[3][5]_0 ),
        .D(D[7]),
        .Q(\data_reg[3]_3 [7]),
        .R(1'b0));
  FDRE \data_reg[40][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[40][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[40]_27 [0]),
        .R(1'b0));
  FDRE \data_reg[40][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[40][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[40]_27 [1]),
        .R(1'b0));
  FDRE \data_reg[40][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[40][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[40]_27 [2]),
        .R(1'b0));
  FDRE \data_reg[40][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[40][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[40]_27 [3]),
        .R(1'b0));
  FDRE \data_reg[40][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[40][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[40]_27 [4]),
        .R(1'b0));
  FDRE \data_reg[40][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[40][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[40]_27 [5]),
        .R(1'b0));
  FDRE \data_reg[40][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[40][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[40]_27 [6]),
        .R(1'b0));
  FDRE \data_reg[40][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[40][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[40]_27 [7]),
        .R(1'b0));
  FDRE \data_reg[41][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[41][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[41]_26 [0]),
        .R(1'b0));
  FDRE \data_reg[41][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[41][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[41]_26 [1]),
        .R(1'b0));
  FDRE \data_reg[41][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[41][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[41]_26 [2]),
        .R(1'b0));
  FDRE \data_reg[41][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[41][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[41]_26 [3]),
        .R(1'b0));
  FDRE \data_reg[41][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[41][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[41]_26 [4]),
        .R(1'b0));
  FDRE \data_reg[41][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[41][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[41]_26 [5]),
        .R(1'b0));
  FDRE \data_reg[41][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[41][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[41]_26 [6]),
        .R(1'b0));
  FDRE \data_reg[41][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[41][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[41]_26 [7]),
        .R(1'b0));
  FDRE \data_reg[42][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[42][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[42]_25 [0]),
        .R(1'b0));
  FDRE \data_reg[42][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[42][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[42]_25 [1]),
        .R(1'b0));
  FDRE \data_reg[42][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[42][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[42]_25 [2]),
        .R(1'b0));
  FDRE \data_reg[42][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[42][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[42]_25 [3]),
        .R(1'b0));
  FDRE \data_reg[42][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[42][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[42]_25 [4]),
        .R(1'b0));
  FDRE \data_reg[42][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[42][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[42]_25 [5]),
        .R(1'b0));
  FDRE \data_reg[42][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[42][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[42]_25 [6]),
        .R(1'b0));
  FDRE \data_reg[42][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[42][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[42]_25 [7]),
        .R(1'b0));
  FDRE \data_reg[43][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[43][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[43]_24 [0]),
        .R(1'b0));
  FDRE \data_reg[43][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[43][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[43]_24 [1]),
        .R(1'b0));
  FDRE \data_reg[43][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[43][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[43]_24 [2]),
        .R(1'b0));
  FDRE \data_reg[43][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[43][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[43]_24 [3]),
        .R(1'b0));
  FDRE \data_reg[43][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[43][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[43]_24 [4]),
        .R(1'b0));
  FDRE \data_reg[43][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[43][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[43]_24 [5]),
        .R(1'b0));
  FDRE \data_reg[43][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[43][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[43]_24 [6]),
        .R(1'b0));
  FDRE \data_reg[43][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[43][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[43]_24 [7]),
        .R(1'b0));
  FDRE \data_reg[44][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[44][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[44]_23 [0]),
        .R(1'b0));
  FDRE \data_reg[44][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[44][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[44]_23 [1]),
        .R(1'b0));
  FDRE \data_reg[44][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[44][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[44]_23 [2]),
        .R(1'b0));
  FDRE \data_reg[44][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[44][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[44]_23 [3]),
        .R(1'b0));
  FDRE \data_reg[44][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[44][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[44]_23 [4]),
        .R(1'b0));
  FDRE \data_reg[44][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[44][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[44]_23 [5]),
        .R(1'b0));
  FDRE \data_reg[44][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[44][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[44]_23 [6]),
        .R(1'b0));
  FDRE \data_reg[44][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[44][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[44]_23 [7]),
        .R(1'b0));
  FDRE \data_reg[45][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[45][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[45]_22 [0]),
        .R(1'b0));
  FDRE \data_reg[45][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[45][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[45]_22 [1]),
        .R(1'b0));
  FDRE \data_reg[45][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[45][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[45]_22 [2]),
        .R(1'b0));
  FDRE \data_reg[45][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[45][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[45]_22 [3]),
        .R(1'b0));
  FDRE \data_reg[45][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[45][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[45]_22 [4]),
        .R(1'b0));
  FDRE \data_reg[45][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[45][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[45]_22 [5]),
        .R(1'b0));
  FDRE \data_reg[45][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[45][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[45]_22 [6]),
        .R(1'b0));
  FDRE \data_reg[45][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[45][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[45]_22 [7]),
        .R(1'b0));
  FDRE \data_reg[46][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[46][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[46]_21 [0]),
        .R(1'b0));
  FDRE \data_reg[46][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[46][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[46]_21 [1]),
        .R(1'b0));
  FDRE \data_reg[46][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[46][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[46]_21 [2]),
        .R(1'b0));
  FDRE \data_reg[46][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[46][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[46]_21 [3]),
        .R(1'b0));
  FDRE \data_reg[46][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[46][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[46]_21 [4]),
        .R(1'b0));
  FDRE \data_reg[46][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[46][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[46]_21 [5]),
        .R(1'b0));
  FDRE \data_reg[46][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[46][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[46]_21 [6]),
        .R(1'b0));
  FDRE \data_reg[46][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[46][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[46]_21 [7]),
        .R(1'b0));
  FDRE \data_reg[47][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[47][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[47]_20 [0]),
        .R(1'b0));
  FDRE \data_reg[47][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[47][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[47]_20 [1]),
        .R(1'b0));
  FDRE \data_reg[47][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[47][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[47]_20 [2]),
        .R(1'b0));
  FDRE \data_reg[47][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[47][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[47]_20 [3]),
        .R(1'b0));
  FDRE \data_reg[47][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[47][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[47]_20 [4]),
        .R(1'b0));
  FDRE \data_reg[47][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[47][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[47]_20 [5]),
        .R(1'b0));
  FDRE \data_reg[47][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[47][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[47]_20 [6]),
        .R(1'b0));
  FDRE \data_reg[47][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[47][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[47]_20 [7]),
        .R(1'b0));
  FDRE \data_reg[48][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[48][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[48]_19 [0]),
        .R(1'b0));
  FDRE \data_reg[48][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[48][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[48]_19 [1]),
        .R(1'b0));
  FDRE \data_reg[48][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[48][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[48]_19 [2]),
        .R(1'b0));
  FDRE \data_reg[48][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[48][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[48]_19 [3]),
        .R(1'b0));
  FDRE \data_reg[48][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[48][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[48]_19 [4]),
        .R(1'b0));
  FDRE \data_reg[48][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[48][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[48]_19 [5]),
        .R(1'b0));
  FDRE \data_reg[48][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[48][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[48]_19 [6]),
        .R(1'b0));
  FDRE \data_reg[48][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[48][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[48]_19 [7]),
        .R(1'b0));
  FDRE \data_reg[49][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[49][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[49]_18 [0]),
        .R(1'b0));
  FDRE \data_reg[49][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[49][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[49]_18 [1]),
        .R(1'b0));
  FDRE \data_reg[49][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[49][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[49]_18 [2]),
        .R(1'b0));
  FDRE \data_reg[49][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[49][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[49]_18 [3]),
        .R(1'b0));
  FDRE \data_reg[49][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[49][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[49]_18 [4]),
        .R(1'b0));
  FDRE \data_reg[49][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[49][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[49]_18 [5]),
        .R(1'b0));
  FDRE \data_reg[49][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[49][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[49]_18 [6]),
        .R(1'b0));
  FDRE \data_reg[49][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[49][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[49]_18 [7]),
        .R(1'b0));
  FDRE \data_reg[4][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[1][6]_0 ),
        .D(\data_reg[4][0]_1 ),
        .Q(\data_reg[4][0]_0 ),
        .R(1'b0));
  FDRE \data_reg[4][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[1][6]_0 ),
        .D(\data[4][1]_i_1_n_0 ),
        .Q(\data_reg_n_0_[4][1] ),
        .R(1'b0));
  FDRE \data_reg[4][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[1][6]_0 ),
        .D(\data[4][2]_i_1_n_0 ),
        .Q(\data_reg_n_0_[4][2] ),
        .R(1'b0));
  FDRE \data_reg[4][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[1][6]_0 ),
        .D(\data[4][3]_i_2_n_0 ),
        .Q(\data_reg_n_0_[4][3] ),
        .R(1'b0));
  FDRE \data_reg[4][4] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\data_reg[4][4]_1 ),
        .Q(\data_reg[4][4]_0 ),
        .R(1'b0));
  FDRE \data_reg[4][5] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\data_reg[4][5]_1 ),
        .Q(\data_reg[4][5]_0 ),
        .R(1'b0));
  FDRE \data_reg[4][6] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\data_reg[4][6]_1 ),
        .Q(\data_reg[4][6]_0 ),
        .R(1'b0));
  FDRE \data_reg[4][7] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\data_reg[4][7]_1 ),
        .Q(\data_reg[4][7]_0 ),
        .R(1'b0));
  FDRE \data_reg[50][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[50][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[50]_17 [0]),
        .R(1'b0));
  FDRE \data_reg[50][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[50][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[50]_17 [1]),
        .R(1'b0));
  FDRE \data_reg[50][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[50][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[50]_17 [2]),
        .R(1'b0));
  FDRE \data_reg[50][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[50][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[50]_17 [3]),
        .R(1'b0));
  FDRE \data_reg[50][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[50][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[50]_17 [4]),
        .R(1'b0));
  FDRE \data_reg[50][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[50][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[50]_17 [5]),
        .R(1'b0));
  FDRE \data_reg[50][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[50][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[50]_17 [6]),
        .R(1'b0));
  FDRE \data_reg[50][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[50][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[50]_17 [7]),
        .R(1'b0));
  FDRE \data_reg[51][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[51][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[51]_16 [0]),
        .R(1'b0));
  FDRE \data_reg[51][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[51][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[51]_16 [1]),
        .R(1'b0));
  FDRE \data_reg[51][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[51][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[51]_16 [2]),
        .R(1'b0));
  FDRE \data_reg[51][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[51][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[51]_16 [3]),
        .R(1'b0));
  FDRE \data_reg[51][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[51][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[51]_16 [4]),
        .R(1'b0));
  FDRE \data_reg[51][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[51][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[51]_16 [5]),
        .R(1'b0));
  FDRE \data_reg[51][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[51][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[51]_16 [6]),
        .R(1'b0));
  FDRE \data_reg[51][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[51][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[51]_16 [7]),
        .R(1'b0));
  FDRE \data_reg[52][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[52][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[52]_15 [0]),
        .R(1'b0));
  FDRE \data_reg[52][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[52][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[52]_15 [1]),
        .R(1'b0));
  FDRE \data_reg[52][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[52][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[52]_15 [2]),
        .R(1'b0));
  FDRE \data_reg[52][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[52][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[52]_15 [3]),
        .R(1'b0));
  FDRE \data_reg[52][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[52][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[52]_15 [4]),
        .R(1'b0));
  FDRE \data_reg[52][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[52][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[52]_15 [5]),
        .R(1'b0));
  FDRE \data_reg[52][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[52][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[52]_15 [6]),
        .R(1'b0));
  FDRE \data_reg[52][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[52][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[52]_15 [7]),
        .R(1'b0));
  FDRE \data_reg[53][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[53][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[53]_14 [0]),
        .R(1'b0));
  FDRE \data_reg[53][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[53][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[53]_14 [1]),
        .R(1'b0));
  FDRE \data_reg[53][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[53][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[53]_14 [2]),
        .R(1'b0));
  FDRE \data_reg[53][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[53][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[53]_14 [3]),
        .R(1'b0));
  FDRE \data_reg[53][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[53][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[53]_14 [4]),
        .R(1'b0));
  FDRE \data_reg[53][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[53][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[53]_14 [5]),
        .R(1'b0));
  FDRE \data_reg[53][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[53][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[53]_14 [6]),
        .R(1'b0));
  FDRE \data_reg[53][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[53][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[53]_14 [7]),
        .R(1'b0));
  FDRE \data_reg[54][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[54][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[54]_13 [0]),
        .R(1'b0));
  FDRE \data_reg[54][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[54][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[54]_13 [1]),
        .R(1'b0));
  FDRE \data_reg[54][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[54][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[54]_13 [2]),
        .R(1'b0));
  FDRE \data_reg[54][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[54][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[54]_13 [3]),
        .R(1'b0));
  FDRE \data_reg[54][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[54][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[54]_13 [4]),
        .R(1'b0));
  FDRE \data_reg[54][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[54][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[54]_13 [5]),
        .R(1'b0));
  FDRE \data_reg[54][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[54][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[54]_13 [6]),
        .R(1'b0));
  FDRE \data_reg[54][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[54][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[54]_13 [7]),
        .R(1'b0));
  FDRE \data_reg[55][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[55][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[55]_12 [0]),
        .R(1'b0));
  FDRE \data_reg[55][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[55][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[55]_12 [1]),
        .R(1'b0));
  FDRE \data_reg[55][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[55][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[55]_12 [2]),
        .R(1'b0));
  FDRE \data_reg[55][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[55][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[55]_12 [3]),
        .R(1'b0));
  FDRE \data_reg[55][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[55][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[55]_12 [4]),
        .R(1'b0));
  FDRE \data_reg[55][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[55][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[55]_12 [5]),
        .R(1'b0));
  FDRE \data_reg[55][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[55][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[55]_12 [6]),
        .R(1'b0));
  FDRE \data_reg[55][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[55][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[55]_12 [7]),
        .R(1'b0));
  FDRE \data_reg[56][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[56][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[56]_11 [0]),
        .R(1'b0));
  FDRE \data_reg[56][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[56][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[56]_11 [1]),
        .R(1'b0));
  FDRE \data_reg[56][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[56][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[56]_11 [2]),
        .R(1'b0));
  FDRE \data_reg[56][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[56][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[56]_11 [3]),
        .R(1'b0));
  FDRE \data_reg[56][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[56][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[56]_11 [4]),
        .R(1'b0));
  FDRE \data_reg[56][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[56][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[56]_11 [5]),
        .R(1'b0));
  FDRE \data_reg[56][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[56][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[56]_11 [6]),
        .R(1'b0));
  FDRE \data_reg[56][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[56][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[56]_11 [7]),
        .R(1'b0));
  FDRE \data_reg[57][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[57][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[57]_10 [0]),
        .R(1'b0));
  FDRE \data_reg[57][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[57][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[57]_10 [1]),
        .R(1'b0));
  FDRE \data_reg[57][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[57][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[57]_10 [2]),
        .R(1'b0));
  FDRE \data_reg[57][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[57][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[57]_10 [3]),
        .R(1'b0));
  FDRE \data_reg[57][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[57][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[57]_10 [4]),
        .R(1'b0));
  FDRE \data_reg[57][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[57][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[57]_10 [5]),
        .R(1'b0));
  FDRE \data_reg[57][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[57][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[57]_10 [6]),
        .R(1'b0));
  FDRE \data_reg[57][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[57][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[57]_10 [7]),
        .R(1'b0));
  FDRE \data_reg[58][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[58][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[58]_9 [0]),
        .R(1'b0));
  FDRE \data_reg[58][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[58][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[58]_9 [1]),
        .R(1'b0));
  FDRE \data_reg[58][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[58][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[58]_9 [2]),
        .R(1'b0));
  FDRE \data_reg[58][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[58][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[58]_9 [3]),
        .R(1'b0));
  FDRE \data_reg[58][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[58][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[58]_9 [4]),
        .R(1'b0));
  FDRE \data_reg[58][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[58][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[58]_9 [5]),
        .R(1'b0));
  FDRE \data_reg[58][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[58][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[58]_9 [6]),
        .R(1'b0));
  FDRE \data_reg[58][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[58][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[58]_9 [7]),
        .R(1'b0));
  FDRE \data_reg[59][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[59][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[59]_8 [0]),
        .R(1'b0));
  FDRE \data_reg[59][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[59][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[59]_8 [1]),
        .R(1'b0));
  FDRE \data_reg[59][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[59][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[59]_8 [2]),
        .R(1'b0));
  FDRE \data_reg[59][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[59][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[59]_8 [3]),
        .R(1'b0));
  FDRE \data_reg[59][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[59][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[59]_8 [4]),
        .R(1'b0));
  FDRE \data_reg[59][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[59][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[59]_8 [5]),
        .R(1'b0));
  FDRE \data_reg[59][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[59][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[59]_8 [6]),
        .R(1'b0));
  FDRE \data_reg[59][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[59][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[59]_8 [7]),
        .R(1'b0));
  FDRE \data_reg[5][0] 
       (.C(clk_peripheral),
        .CE(\goreg_bm.dout_i_reg[11] ),
        .D(\data_reg[5][0]_2 ),
        .Q(\data_reg[5][0]_0 ),
        .R(1'b0));
  FDRE \data_reg[5][1] 
       (.C(clk_peripheral),
        .CE(\goreg_bm.dout_i_reg[11] ),
        .D(\data[5][1]_i_1_n_0 ),
        .Q(\data_reg_n_0_[5][1] ),
        .R(1'b0));
  FDRE \data_reg[5][2] 
       (.C(clk_peripheral),
        .CE(\goreg_bm.dout_i_reg[11] ),
        .D(\data[5][2]_i_1_n_0 ),
        .Q(\data_reg_n_0_[5][2] ),
        .R(1'b0));
  FDRE \data_reg[5][3] 
       (.C(clk_peripheral),
        .CE(\goreg_bm.dout_i_reg[11] ),
        .D(\data[5][3]_i_2_n_0 ),
        .Q(\data_reg_n_0_[5][3] ),
        .R(1'b0));
  FDRE \data_reg[5][4] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\data_reg[5][4]_2 ),
        .Q(\data_reg[5][4]_0 ),
        .R(1'b0));
  FDRE \data_reg[5][5] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\data_reg[5][5]_1 ),
        .Q(\data_reg[5][5]_0 ),
        .R(1'b0));
  FDRE \data_reg[5][6] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\data_reg[5][6]_1 ),
        .Q(\data_reg[5][6]_0 ),
        .R(1'b0));
  FDRE \data_reg[5][7] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\data_reg[5][7]_1 ),
        .Q(\data_reg[5][7]_0 ),
        .R(1'b0));
  FDRE \data_reg[60][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[60][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[60]_7 [0]),
        .R(1'b0));
  FDRE \data_reg[60][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[60][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[60]_7 [1]),
        .R(1'b0));
  FDRE \data_reg[60][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[60][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[60]_7 [2]),
        .R(1'b0));
  FDRE \data_reg[60][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[60][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[60]_7 [3]),
        .R(1'b0));
  FDRE \data_reg[60][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[60][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[60]_7 [4]),
        .R(1'b0));
  FDRE \data_reg[60][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[60][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[60]_7 [5]),
        .R(1'b0));
  FDRE \data_reg[60][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[60][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[60]_7 [6]),
        .R(1'b0));
  FDRE \data_reg[60][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[60][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[60]_7 [7]),
        .R(1'b0));
  FDRE \data_reg[61][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[61][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[61]_6 [0]),
        .R(1'b0));
  FDRE \data_reg[61][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[61][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[61]_6 [1]),
        .R(1'b0));
  FDRE \data_reg[61][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[61][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[61]_6 [2]),
        .R(1'b0));
  FDRE \data_reg[61][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[61][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[61]_6 [3]),
        .R(1'b0));
  FDRE \data_reg[61][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[61][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[61]_6 [4]),
        .R(1'b0));
  FDRE \data_reg[61][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[61][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[61]_6 [5]),
        .R(1'b0));
  FDRE \data_reg[61][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[61][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[61]_6 [6]),
        .R(1'b0));
  FDRE \data_reg[61][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[61][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[61]_6 [7]),
        .R(1'b0));
  FDRE \data_reg[62][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[62][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[62]_5 [0]),
        .R(1'b0));
  FDRE \data_reg[62][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[62][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[62]_5 [1]),
        .R(1'b0));
  FDRE \data_reg[62][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[62][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[62]_5 [2]),
        .R(1'b0));
  FDRE \data_reg[62][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[62][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[62]_5 [3]),
        .R(1'b0));
  FDRE \data_reg[62][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[62][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[62]_5 [4]),
        .R(1'b0));
  FDRE \data_reg[62][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[62][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[62]_5 [5]),
        .R(1'b0));
  FDRE \data_reg[62][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[62][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[62]_5 [6]),
        .R(1'b0));
  FDRE \data_reg[62][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[62][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[62]_5 [7]),
        .R(1'b0));
  FDRE \data_reg[63][0] 
       (.C(clk_peripheral),
        .CE(E),
        .D(D[0]),
        .Q(\data_reg[63]_4 [0]),
        .R(1'b0));
  FDRE \data_reg[63][1] 
       (.C(clk_peripheral),
        .CE(E),
        .D(D[1]),
        .Q(\data_reg[63]_4 [1]),
        .R(1'b0));
  FDRE \data_reg[63][2] 
       (.C(clk_peripheral),
        .CE(E),
        .D(D[2]),
        .Q(\data_reg[63]_4 [2]),
        .R(1'b0));
  FDRE \data_reg[63][3] 
       (.C(clk_peripheral),
        .CE(E),
        .D(D[3]),
        .Q(\data_reg[63]_4 [3]),
        .R(1'b0));
  FDRE \data_reg[63][4] 
       (.C(clk_peripheral),
        .CE(E),
        .D(D[4]),
        .Q(\data_reg[63]_4 [4]),
        .R(1'b0));
  FDRE \data_reg[63][5] 
       (.C(clk_peripheral),
        .CE(E),
        .D(D[5]),
        .Q(\data_reg[63]_4 [5]),
        .R(1'b0));
  FDRE \data_reg[63][6] 
       (.C(clk_peripheral),
        .CE(E),
        .D(D[6]),
        .Q(\data_reg[63]_4 [6]),
        .R(1'b0));
  FDRE \data_reg[63][7] 
       (.C(clk_peripheral),
        .CE(E),
        .D(D[7]),
        .Q(\data_reg[63]_4 [7]),
        .R(1'b0));
  FDRE \data_reg[6][0] 
       (.C(clk_peripheral),
        .CE(\data[6][3]_i_1_n_0 ),
        .D(\data_reg[6][4]_1 [0]),
        .Q(\data_reg[6][4]_0 [0]),
        .R(1'b0));
  FDRE \data_reg[6][1] 
       (.C(clk_peripheral),
        .CE(\data[6][3]_i_1_n_0 ),
        .D(\data[6][1]_i_1_n_0 ),
        .Q(\data_reg[6]_2 [1]),
        .R(1'b0));
  FDRE \data_reg[6][2] 
       (.C(clk_peripheral),
        .CE(\data[6][3]_i_1_n_0 ),
        .D(\data[6][2]_i_1_n_0 ),
        .Q(\data_reg[6]_2 [2]),
        .R(1'b0));
  FDRE \data_reg[6][3] 
       (.C(clk_peripheral),
        .CE(\data[6][3]_i_1_n_0 ),
        .D(\data[6][3]_i_2_n_0 ),
        .Q(\data_reg[6]_2 [3]),
        .R(1'b0));
  FDRE \data_reg[6][4] 
       (.C(clk_peripheral),
        .CE(\data[6][7]_i_1_n_0 ),
        .D(\data_reg[6][4]_1 [1]),
        .Q(\data_reg[6][4]_0 [1]),
        .R(1'b0));
  FDRE \data_reg[6][5] 
       (.C(clk_peripheral),
        .CE(\data[6][7]_i_1_n_0 ),
        .D(\data[6][5]_i_1_n_0 ),
        .Q(\data_reg[6]_2 [5]),
        .R(1'b0));
  FDRE \data_reg[6][6] 
       (.C(clk_peripheral),
        .CE(\data[6][7]_i_1_n_0 ),
        .D(\data[6][6]_i_1_n_0 ),
        .Q(\data_reg[6]_2 [6]),
        .R(1'b0));
  FDRE \data_reg[6][7] 
       (.C(clk_peripheral),
        .CE(\data[6][7]_i_1_n_0 ),
        .D(\data[6][7]_i_2_n_0 ),
        .Q(\data_reg[6]_2 [7]),
        .R(1'b0));
  FDRE \data_reg[7][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[7][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[7]_60 [0]),
        .R(1'b0));
  FDRE \data_reg[7][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[7][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[7]_60 [1]),
        .R(1'b0));
  FDRE \data_reg[7][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[7][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[7]_60 [2]),
        .R(1'b0));
  FDRE \data_reg[7][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[7][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[7]_60 [3]),
        .R(1'b0));
  FDRE \data_reg[7][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[7][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[7]_60 [4]),
        .R(1'b0));
  FDRE \data_reg[7][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[7][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[7]_60 [5]),
        .R(1'b0));
  FDRE \data_reg[7][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[7][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[7]_60 [6]),
        .R(1'b0));
  FDRE \data_reg[7][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[7][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[7]_60 [7]),
        .R(1'b0));
  FDRE \data_reg[8][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[8][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[8]_59 [0]),
        .R(1'b0));
  FDRE \data_reg[8][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[8][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[8]_59 [1]),
        .R(1'b0));
  FDRE \data_reg[8][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[8][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[8]_59 [2]),
        .R(1'b0));
  FDRE \data_reg[8][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[8][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[8]_59 [3]),
        .R(1'b0));
  FDRE \data_reg[8][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[8][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[8]_59 [4]),
        .R(1'b0));
  FDRE \data_reg[8][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[8][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[8]_59 [5]),
        .R(1'b0));
  FDRE \data_reg[8][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[8][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[8]_59 [6]),
        .R(1'b0));
  FDRE \data_reg[8][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[8][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[8]_59 [7]),
        .R(1'b0));
  FDRE \data_reg[9][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[9][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[9]_58 [0]),
        .R(1'b0));
  FDRE \data_reg[9][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[9][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[9]_58 [1]),
        .R(1'b0));
  FDRE \data_reg[9][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[9][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[9]_58 [2]),
        .R(1'b0));
  FDRE \data_reg[9][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[9][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[9]_58 [3]),
        .R(1'b0));
  FDRE \data_reg[9][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[9][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[9]_58 [4]),
        .R(1'b0));
  FDRE \data_reg[9][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[9][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[9]_58 [5]),
        .R(1'b0));
  FDRE \data_reg[9][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[9][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[9]_58 [6]),
        .R(1'b0));
  FDRE \data_reg[9][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[9][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[9]_58 [7]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_1
       (.I0(\data_reg[5][7]_0 ),
        .O(i__carry__0_i_1_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    i__carry__0_i_2
       (.I0(\data_reg[5][6]_0 ),
        .I1(\data_reg[5][4]_0 ),
        .I2(\data_reg[5][5]_0 ),
        .O(i__carry__0_i_2_n_0));
  LUT3 #(
    .INIT(8'h02)) 
    i__carry_i_1
       (.I0(\data_reg_n_0_[5][1] ),
        .I1(\data_reg_n_0_[5][3] ),
        .I2(\data_reg_n_0_[5][2] ),
        .O(i__carry_i_1_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    i__carry_i_2
       (.I0(\data_reg[5][0]_0 ),
        .I1(\data_reg[4][6]_0 ),
        .I2(\data_reg[4][7]_0 ),
        .O(i__carry_i_2_n_0));
  LUT3 #(
    .INIT(8'h08)) 
    i__carry_i_3
       (.I0(\data_reg_n_0_[4][3] ),
        .I1(\data_reg[4][5]_0 ),
        .I2(\data_reg[4][4]_0 ),
        .O(i__carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h00000000000041BE)) 
    i__carry_i_4
       (.I0(\data_reg[6][4]_0 [0]),
        .I1(\data_reg[6][4]_0 [1]),
        .I2(\data_reg[6]_2 [1]),
        .I3(\data_reg[4][0]_0 ),
        .I4(\data_reg_n_0_[4][1] ),
        .I5(\data_reg_n_0_[4][2] ),
        .O(i__carry_i_4_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \last_rd_reg_reg[0] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(rtc_0_rd_reg_o[0]),
        .Q(last_rd_reg[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \last_rd_reg_reg[1] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(rtc_0_rd_reg_o[1]),
        .Q(last_rd_reg[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \last_rd_reg_reg[2] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(rtc_0_rd_reg_o[2]),
        .Q(last_rd_reg[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \last_rd_reg_reg[3] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(rtc_0_rd_reg_o[3]),
        .Q(last_rd_reg[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \last_rd_reg_reg[4] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(rtc_0_rd_reg_o[4]),
        .Q(last_rd_reg[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \last_rd_reg_reg[5] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(rtc_0_rd_reg_o[5]),
        .Q(last_rd_reg[5]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[0]_i_1 
       (.I0(\rd_data_o_reg[0]_i_2_n_0 ),
        .I1(\rd_data_o_reg[0]_i_3_n_0 ),
        .I2(rtc_0_rd_reg_o[5]),
        .I3(\rd_data_o_reg[0]_i_4_n_0 ),
        .I4(rtc_0_rd_reg_o[4]),
        .I5(\rd_data_o_reg[0]_i_5_n_0 ),
        .O(\rd_data_o[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[0]_i_14 
       (.I0(\data_reg[51]_16 [0]),
        .I1(\data_reg[50]_17 [0]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[49]_18 [0]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[48]_19 [0]),
        .O(\rd_data_o[0]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[0]_i_15 
       (.I0(\data_reg[55]_12 [0]),
        .I1(\data_reg[54]_13 [0]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[53]_14 [0]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[52]_15 [0]),
        .O(\rd_data_o[0]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[0]_i_16 
       (.I0(\data_reg[59]_8 [0]),
        .I1(\data_reg[58]_9 [0]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[57]_10 [0]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[56]_11 [0]),
        .O(\rd_data_o[0]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[0]_i_17 
       (.I0(\data_reg[63]_4 [0]),
        .I1(\data_reg[62]_5 [0]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[61]_6 [0]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[60]_7 [0]),
        .O(\rd_data_o[0]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[0]_i_18 
       (.I0(\data_reg[35]_32 [0]),
        .I1(\data_reg[34]_33 [0]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[33]_34 [0]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[32]_35 [0]),
        .O(\rd_data_o[0]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[0]_i_19 
       (.I0(\data_reg[39]_28 [0]),
        .I1(\data_reg[38]_29 [0]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[37]_30 [0]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[36]_31 [0]),
        .O(\rd_data_o[0]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[0]_i_20 
       (.I0(\data_reg[43]_24 [0]),
        .I1(\data_reg[42]_25 [0]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[41]_26 [0]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[40]_27 [0]),
        .O(\rd_data_o[0]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[0]_i_21 
       (.I0(\data_reg[47]_20 [0]),
        .I1(\data_reg[46]_21 [0]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[45]_22 [0]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[44]_23 [0]),
        .O(\rd_data_o[0]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[0]_i_22 
       (.I0(\data_reg[19]_48 [0]),
        .I1(\data_reg[18]_49 [0]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[17]_50 [0]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[16]_51 [0]),
        .O(\rd_data_o[0]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[0]_i_23 
       (.I0(\data_reg[23]_44 [0]),
        .I1(\data_reg[22]_45 [0]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[21]_46 [0]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[20]_47 [0]),
        .O(\rd_data_o[0]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[0]_i_24 
       (.I0(\data_reg[27]_40 [0]),
        .I1(\data_reg[26]_41 [0]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[25]_42 [0]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[24]_43 [0]),
        .O(\rd_data_o[0]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[0]_i_25 
       (.I0(\data_reg[31]_36 [0]),
        .I1(\data_reg[30]_37 [0]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[29]_38 [0]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[28]_39 [0]),
        .O(\rd_data_o[0]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[0]_i_26 
       (.I0(\data_reg[3][0]_0 ),
        .I1(\data_reg[2][0]_0 ),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[1][0]_0 ),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[0][0]_0 ),
        .O(\rd_data_o[0]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[0]_i_27 
       (.I0(\data_reg[7]_60 [0]),
        .I1(\data_reg[6][4]_0 [0]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[5][0]_0 ),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[4][0]_0 ),
        .O(\rd_data_o[0]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[0]_i_28 
       (.I0(\data_reg[11]_56 [0]),
        .I1(\data_reg[10]_57 [0]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[9]_58 [0]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[8]_59 [0]),
        .O(\rd_data_o[0]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[0]_i_29 
       (.I0(\data_reg[15]_52 [0]),
        .I1(\data_reg[14]_53 [0]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[13]_54 [0]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[12]_55 [0]),
        .O(\rd_data_o[0]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[1]_i_1 
       (.I0(\rd_data_o_reg[1]_i_2_n_0 ),
        .I1(\rd_data_o_reg[1]_i_3_n_0 ),
        .I2(rtc_0_rd_reg_o[5]),
        .I3(\rd_data_o_reg[1]_i_4_n_0 ),
        .I4(rtc_0_rd_reg_o[4]),
        .I5(\rd_data_o_reg[1]_i_5_n_0 ),
        .O(\rd_data_o[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[1]_i_14 
       (.I0(\data_reg[51]_16 [1]),
        .I1(\data_reg[50]_17 [1]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[49]_18 [1]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[48]_19 [1]),
        .O(\rd_data_o[1]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[1]_i_15 
       (.I0(\data_reg[55]_12 [1]),
        .I1(\data_reg[54]_13 [1]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[53]_14 [1]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[52]_15 [1]),
        .O(\rd_data_o[1]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[1]_i_16 
       (.I0(\data_reg[59]_8 [1]),
        .I1(\data_reg[58]_9 [1]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[57]_10 [1]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[56]_11 [1]),
        .O(\rd_data_o[1]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[1]_i_17 
       (.I0(\data_reg[63]_4 [1]),
        .I1(\data_reg[62]_5 [1]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[61]_6 [1]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[60]_7 [1]),
        .O(\rd_data_o[1]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[1]_i_18 
       (.I0(\data_reg[35]_32 [1]),
        .I1(\data_reg[34]_33 [1]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[33]_34 [1]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[32]_35 [1]),
        .O(\rd_data_o[1]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[1]_i_19 
       (.I0(\data_reg[39]_28 [1]),
        .I1(\data_reg[38]_29 [1]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[37]_30 [1]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[36]_31 [1]),
        .O(\rd_data_o[1]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[1]_i_20 
       (.I0(\data_reg[43]_24 [1]),
        .I1(\data_reg[42]_25 [1]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[41]_26 [1]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[40]_27 [1]),
        .O(\rd_data_o[1]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[1]_i_21 
       (.I0(\data_reg[47]_20 [1]),
        .I1(\data_reg[46]_21 [1]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[45]_22 [1]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[44]_23 [1]),
        .O(\rd_data_o[1]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[1]_i_22 
       (.I0(\data_reg[19]_48 [1]),
        .I1(\data_reg[18]_49 [1]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[17]_50 [1]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[16]_51 [1]),
        .O(\rd_data_o[1]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[1]_i_23 
       (.I0(\data_reg[23]_44 [1]),
        .I1(\data_reg[22]_45 [1]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[21]_46 [1]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[20]_47 [1]),
        .O(\rd_data_o[1]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[1]_i_24 
       (.I0(\data_reg[27]_40 [1]),
        .I1(\data_reg[26]_41 [1]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[25]_42 [1]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[24]_43 [1]),
        .O(\rd_data_o[1]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[1]_i_25 
       (.I0(\data_reg[31]_36 [1]),
        .I1(\data_reg[30]_37 [1]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[29]_38 [1]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[28]_39 [1]),
        .O(\rd_data_o[1]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[1]_i_26 
       (.I0(\data_reg[3][1]_0 ),
        .I1(\data_reg_n_0_[2][1] ),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[1]_0 [1]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[0]_1 [1]),
        .O(\rd_data_o[1]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[1]_i_27 
       (.I0(\data_reg[7]_60 [1]),
        .I1(\data_reg[6]_2 [1]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg_n_0_[5][1] ),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg_n_0_[4][1] ),
        .O(\rd_data_o[1]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[1]_i_28 
       (.I0(\data_reg[11]_56 [1]),
        .I1(\data_reg[10]_57 [1]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[9]_58 [1]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[8]_59 [1]),
        .O(\rd_data_o[1]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[1]_i_29 
       (.I0(\data_reg[15]_52 [1]),
        .I1(\data_reg[14]_53 [1]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[13]_54 [1]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[12]_55 [1]),
        .O(\rd_data_o[1]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[2]_i_1 
       (.I0(\rd_data_o_reg[2]_i_2_n_0 ),
        .I1(\rd_data_o_reg[2]_i_3_n_0 ),
        .I2(rtc_0_rd_reg_o[5]),
        .I3(\rd_data_o_reg[2]_i_4_n_0 ),
        .I4(rtc_0_rd_reg_o[4]),
        .I5(\rd_data_o_reg[2]_i_5_n_0 ),
        .O(\rd_data_o[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[2]_i_14 
       (.I0(\data_reg[51]_16 [2]),
        .I1(\data_reg[50]_17 [2]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[49]_18 [2]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[48]_19 [2]),
        .O(\rd_data_o[2]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[2]_i_15 
       (.I0(\data_reg[55]_12 [2]),
        .I1(\data_reg[54]_13 [2]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[53]_14 [2]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[52]_15 [2]),
        .O(\rd_data_o[2]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[2]_i_16 
       (.I0(\data_reg[59]_8 [2]),
        .I1(\data_reg[58]_9 [2]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[57]_10 [2]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[56]_11 [2]),
        .O(\rd_data_o[2]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[2]_i_17 
       (.I0(\data_reg[63]_4 [2]),
        .I1(\data_reg[62]_5 [2]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[61]_6 [2]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[60]_7 [2]),
        .O(\rd_data_o[2]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[2]_i_18 
       (.I0(\data_reg[35]_32 [2]),
        .I1(\data_reg[34]_33 [2]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[33]_34 [2]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[32]_35 [2]),
        .O(\rd_data_o[2]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[2]_i_19 
       (.I0(\data_reg[39]_28 [2]),
        .I1(\data_reg[38]_29 [2]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[37]_30 [2]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[36]_31 [2]),
        .O(\rd_data_o[2]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[2]_i_20 
       (.I0(\data_reg[43]_24 [2]),
        .I1(\data_reg[42]_25 [2]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[41]_26 [2]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[40]_27 [2]),
        .O(\rd_data_o[2]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[2]_i_21 
       (.I0(\data_reg[47]_20 [2]),
        .I1(\data_reg[46]_21 [2]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[45]_22 [2]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[44]_23 [2]),
        .O(\rd_data_o[2]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[2]_i_22 
       (.I0(\data_reg[19]_48 [2]),
        .I1(\data_reg[18]_49 [2]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[17]_50 [2]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[16]_51 [2]),
        .O(\rd_data_o[2]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[2]_i_23 
       (.I0(\data_reg[23]_44 [2]),
        .I1(\data_reg[22]_45 [2]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[21]_46 [2]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[20]_47 [2]),
        .O(\rd_data_o[2]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[2]_i_24 
       (.I0(\data_reg[27]_40 [2]),
        .I1(\data_reg[26]_41 [2]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[25]_42 [2]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[24]_43 [2]),
        .O(\rd_data_o[2]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[2]_i_25 
       (.I0(\data_reg[31]_36 [2]),
        .I1(\data_reg[30]_37 [2]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[29]_38 [2]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[28]_39 [2]),
        .O(\rd_data_o[2]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[2]_i_26 
       (.I0(\data_reg[3][2]_0 ),
        .I1(\data_reg_n_0_[2][2] ),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[1]_0 [2]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[0]_1 [2]),
        .O(\rd_data_o[2]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[2]_i_27 
       (.I0(\data_reg[7]_60 [2]),
        .I1(\data_reg[6]_2 [2]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg_n_0_[5][2] ),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg_n_0_[4][2] ),
        .O(\rd_data_o[2]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[2]_i_28 
       (.I0(\data_reg[11]_56 [2]),
        .I1(\data_reg[10]_57 [2]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[9]_58 [2]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[8]_59 [2]),
        .O(\rd_data_o[2]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[2]_i_29 
       (.I0(\data_reg[15]_52 [2]),
        .I1(\data_reg[14]_53 [2]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[13]_54 [2]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[12]_55 [2]),
        .O(\rd_data_o[2]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[3]_i_1 
       (.I0(\rd_data_o_reg[3]_i_2_n_0 ),
        .I1(\rd_data_o_reg[3]_i_3_n_0 ),
        .I2(rtc_0_rd_reg_o[5]),
        .I3(\rd_data_o_reg[3]_i_4_n_0 ),
        .I4(rtc_0_rd_reg_o[4]),
        .I5(\rd_data_o_reg[3]_i_5_n_0 ),
        .O(\rd_data_o[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[3]_i_14 
       (.I0(\data_reg[51]_16 [3]),
        .I1(\data_reg[50]_17 [3]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[49]_18 [3]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[48]_19 [3]),
        .O(\rd_data_o[3]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[3]_i_15 
       (.I0(\data_reg[55]_12 [3]),
        .I1(\data_reg[54]_13 [3]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[53]_14 [3]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[52]_15 [3]),
        .O(\rd_data_o[3]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[3]_i_16 
       (.I0(\data_reg[59]_8 [3]),
        .I1(\data_reg[58]_9 [3]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[57]_10 [3]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[56]_11 [3]),
        .O(\rd_data_o[3]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[3]_i_17 
       (.I0(\data_reg[63]_4 [3]),
        .I1(\data_reg[62]_5 [3]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[61]_6 [3]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[60]_7 [3]),
        .O(\rd_data_o[3]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[3]_i_18 
       (.I0(\data_reg[35]_32 [3]),
        .I1(\data_reg[34]_33 [3]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[33]_34 [3]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[32]_35 [3]),
        .O(\rd_data_o[3]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[3]_i_19 
       (.I0(\data_reg[39]_28 [3]),
        .I1(\data_reg[38]_29 [3]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[37]_30 [3]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[36]_31 [3]),
        .O(\rd_data_o[3]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[3]_i_20 
       (.I0(\data_reg[43]_24 [3]),
        .I1(\data_reg[42]_25 [3]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[41]_26 [3]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[40]_27 [3]),
        .O(\rd_data_o[3]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[3]_i_21 
       (.I0(\data_reg[47]_20 [3]),
        .I1(\data_reg[46]_21 [3]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[45]_22 [3]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[44]_23 [3]),
        .O(\rd_data_o[3]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[3]_i_22 
       (.I0(\data_reg[19]_48 [3]),
        .I1(\data_reg[18]_49 [3]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[17]_50 [3]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[16]_51 [3]),
        .O(\rd_data_o[3]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[3]_i_23 
       (.I0(\data_reg[23]_44 [3]),
        .I1(\data_reg[22]_45 [3]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[21]_46 [3]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[20]_47 [3]),
        .O(\rd_data_o[3]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[3]_i_24 
       (.I0(\data_reg[27]_40 [3]),
        .I1(\data_reg[26]_41 [3]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[25]_42 [3]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[24]_43 [3]),
        .O(\rd_data_o[3]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[3]_i_25 
       (.I0(\data_reg[31]_36 [3]),
        .I1(\data_reg[30]_37 [3]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[29]_38 [3]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[28]_39 [3]),
        .O(\rd_data_o[3]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[3]_i_26 
       (.I0(\data_reg[3]_3 [3]),
        .I1(\data_reg_n_0_[2][3] ),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[1]_0 [3]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[0]_1 [3]),
        .O(\rd_data_o[3]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[3]_i_27 
       (.I0(\data_reg[7]_60 [3]),
        .I1(\data_reg[6]_2 [3]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg_n_0_[5][3] ),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg_n_0_[4][3] ),
        .O(\rd_data_o[3]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[3]_i_28 
       (.I0(\data_reg[11]_56 [3]),
        .I1(\data_reg[10]_57 [3]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[9]_58 [3]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[8]_59 [3]),
        .O(\rd_data_o[3]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[3]_i_29 
       (.I0(\data_reg[15]_52 [3]),
        .I1(\data_reg[14]_53 [3]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[13]_54 [3]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[12]_55 [3]),
        .O(\rd_data_o[3]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[4]_i_1 
       (.I0(\rd_data_o_reg[4]_i_2_n_0 ),
        .I1(\rd_data_o_reg[4]_i_3_n_0 ),
        .I2(rtc_0_rd_reg_o[5]),
        .I3(\rd_data_o_reg[4]_i_4_n_0 ),
        .I4(rtc_0_rd_reg_o[4]),
        .I5(\rd_data_o_reg[4]_i_5_n_0 ),
        .O(\rd_data_o[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[4]_i_14 
       (.I0(\data_reg[51]_16 [4]),
        .I1(\data_reg[50]_17 [4]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[49]_18 [4]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[48]_19 [4]),
        .O(\rd_data_o[4]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[4]_i_15 
       (.I0(\data_reg[55]_12 [4]),
        .I1(\data_reg[54]_13 [4]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[53]_14 [4]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[52]_15 [4]),
        .O(\rd_data_o[4]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[4]_i_16 
       (.I0(\data_reg[59]_8 [4]),
        .I1(\data_reg[58]_9 [4]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[57]_10 [4]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[56]_11 [4]),
        .O(\rd_data_o[4]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[4]_i_17 
       (.I0(\data_reg[63]_4 [4]),
        .I1(\data_reg[62]_5 [4]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[61]_6 [4]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[60]_7 [4]),
        .O(\rd_data_o[4]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[4]_i_18 
       (.I0(\data_reg[35]_32 [4]),
        .I1(\data_reg[34]_33 [4]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[33]_34 [4]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[32]_35 [4]),
        .O(\rd_data_o[4]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[4]_i_19 
       (.I0(\data_reg[39]_28 [4]),
        .I1(\data_reg[38]_29 [4]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[37]_30 [4]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[36]_31 [4]),
        .O(\rd_data_o[4]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[4]_i_20 
       (.I0(\data_reg[43]_24 [4]),
        .I1(\data_reg[42]_25 [4]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[41]_26 [4]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[40]_27 [4]),
        .O(\rd_data_o[4]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[4]_i_21 
       (.I0(\data_reg[47]_20 [4]),
        .I1(\data_reg[46]_21 [4]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[45]_22 [4]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[44]_23 [4]),
        .O(\rd_data_o[4]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[4]_i_22 
       (.I0(\data_reg[19]_48 [4]),
        .I1(\data_reg[18]_49 [4]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[17]_50 [4]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[16]_51 [4]),
        .O(\rd_data_o[4]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[4]_i_23 
       (.I0(\data_reg[23]_44 [4]),
        .I1(\data_reg[22]_45 [4]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[21]_46 [4]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[20]_47 [4]),
        .O(\rd_data_o[4]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[4]_i_24 
       (.I0(\data_reg[27]_40 [4]),
        .I1(\data_reg[26]_41 [4]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[25]_42 [4]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[24]_43 [4]),
        .O(\rd_data_o[4]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[4]_i_25 
       (.I0(\data_reg[31]_36 [4]),
        .I1(\data_reg[30]_37 [4]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[29]_38 [4]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[28]_39 [4]),
        .O(\rd_data_o[4]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[4]_i_26 
       (.I0(\data_reg[3]_3 [4]),
        .I1(\data_reg[2][4]_0 ),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[1][7]_0 [0]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[0][7]_0 [0]),
        .O(\rd_data_o[4]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[4]_i_27 
       (.I0(\data_reg[7]_60 [4]),
        .I1(\data_reg[6][4]_0 [1]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[5][4]_0 ),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[4][4]_0 ),
        .O(\rd_data_o[4]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[4]_i_28 
       (.I0(\data_reg[11]_56 [4]),
        .I1(\data_reg[10]_57 [4]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[9]_58 [4]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[8]_59 [4]),
        .O(\rd_data_o[4]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[4]_i_29 
       (.I0(\data_reg[15]_52 [4]),
        .I1(\data_reg[14]_53 [4]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[13]_54 [4]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[12]_55 [4]),
        .O(\rd_data_o[4]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[5]_i_1 
       (.I0(\rd_data_o_reg[5]_i_2_n_0 ),
        .I1(\rd_data_o_reg[5]_i_3_n_0 ),
        .I2(rtc_0_rd_reg_o[5]),
        .I3(\rd_data_o_reg[5]_i_4_n_0 ),
        .I4(rtc_0_rd_reg_o[4]),
        .I5(\rd_data_o_reg[5]_i_5_n_0 ),
        .O(\rd_data_o[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[5]_i_14 
       (.I0(\data_reg[51]_16 [5]),
        .I1(\data_reg[50]_17 [5]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[49]_18 [5]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[48]_19 [5]),
        .O(\rd_data_o[5]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[5]_i_15 
       (.I0(\data_reg[55]_12 [5]),
        .I1(\data_reg[54]_13 [5]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[53]_14 [5]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[52]_15 [5]),
        .O(\rd_data_o[5]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[5]_i_16 
       (.I0(\data_reg[59]_8 [5]),
        .I1(\data_reg[58]_9 [5]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[57]_10 [5]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[56]_11 [5]),
        .O(\rd_data_o[5]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[5]_i_17 
       (.I0(\data_reg[63]_4 [5]),
        .I1(\data_reg[62]_5 [5]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[61]_6 [5]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[60]_7 [5]),
        .O(\rd_data_o[5]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[5]_i_18 
       (.I0(\data_reg[35]_32 [5]),
        .I1(\data_reg[34]_33 [5]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[33]_34 [5]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[32]_35 [5]),
        .O(\rd_data_o[5]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[5]_i_19 
       (.I0(\data_reg[39]_28 [5]),
        .I1(\data_reg[38]_29 [5]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[37]_30 [5]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[36]_31 [5]),
        .O(\rd_data_o[5]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[5]_i_20 
       (.I0(\data_reg[43]_24 [5]),
        .I1(\data_reg[42]_25 [5]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[41]_26 [5]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[40]_27 [5]),
        .O(\rd_data_o[5]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[5]_i_21 
       (.I0(\data_reg[47]_20 [5]),
        .I1(\data_reg[46]_21 [5]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[45]_22 [5]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[44]_23 [5]),
        .O(\rd_data_o[5]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[5]_i_22 
       (.I0(\data_reg[19]_48 [5]),
        .I1(\data_reg[18]_49 [5]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[17]_50 [5]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[16]_51 [5]),
        .O(\rd_data_o[5]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[5]_i_23 
       (.I0(\data_reg[23]_44 [5]),
        .I1(\data_reg[22]_45 [5]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[21]_46 [5]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[20]_47 [5]),
        .O(\rd_data_o[5]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[5]_i_24 
       (.I0(\data_reg[27]_40 [5]),
        .I1(\data_reg[26]_41 [5]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[25]_42 [5]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[24]_43 [5]),
        .O(\rd_data_o[5]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[5]_i_25 
       (.I0(\data_reg[31]_36 [5]),
        .I1(\data_reg[30]_37 [5]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[29]_38 [5]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[28]_39 [5]),
        .O(\rd_data_o[5]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[5]_i_26 
       (.I0(\data_reg[3]_3 [5]),
        .I1(\data_reg[2][5]_0 ),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[1][7]_0 [1]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[0][7]_0 [1]),
        .O(\rd_data_o[5]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[5]_i_27 
       (.I0(\data_reg[7]_60 [5]),
        .I1(\data_reg[6]_2 [5]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[5][5]_0 ),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[4][5]_0 ),
        .O(\rd_data_o[5]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[5]_i_28 
       (.I0(\data_reg[11]_56 [5]),
        .I1(\data_reg[10]_57 [5]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[9]_58 [5]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[8]_59 [5]),
        .O(\rd_data_o[5]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[5]_i_29 
       (.I0(\data_reg[15]_52 [5]),
        .I1(\data_reg[14]_53 [5]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[13]_54 [5]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[12]_55 [5]),
        .O(\rd_data_o[5]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[6]_i_1 
       (.I0(\rd_data_o_reg[6]_i_2_n_0 ),
        .I1(\rd_data_o_reg[6]_i_3_n_0 ),
        .I2(rtc_0_rd_reg_o[5]),
        .I3(\rd_data_o_reg[6]_i_4_n_0 ),
        .I4(rtc_0_rd_reg_o[4]),
        .I5(\rd_data_o_reg[6]_i_5_n_0 ),
        .O(\rd_data_o[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[6]_i_14 
       (.I0(\data_reg[51]_16 [6]),
        .I1(\data_reg[50]_17 [6]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[49]_18 [6]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[48]_19 [6]),
        .O(\rd_data_o[6]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[6]_i_15 
       (.I0(\data_reg[55]_12 [6]),
        .I1(\data_reg[54]_13 [6]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[53]_14 [6]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[52]_15 [6]),
        .O(\rd_data_o[6]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[6]_i_16 
       (.I0(\data_reg[59]_8 [6]),
        .I1(\data_reg[58]_9 [6]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[57]_10 [6]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[56]_11 [6]),
        .O(\rd_data_o[6]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[6]_i_17 
       (.I0(\data_reg[63]_4 [6]),
        .I1(\data_reg[62]_5 [6]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[61]_6 [6]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[60]_7 [6]),
        .O(\rd_data_o[6]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[6]_i_18 
       (.I0(\data_reg[35]_32 [6]),
        .I1(\data_reg[34]_33 [6]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[33]_34 [6]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[32]_35 [6]),
        .O(\rd_data_o[6]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[6]_i_19 
       (.I0(\data_reg[39]_28 [6]),
        .I1(\data_reg[38]_29 [6]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[37]_30 [6]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[36]_31 [6]),
        .O(\rd_data_o[6]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[6]_i_20 
       (.I0(\data_reg[43]_24 [6]),
        .I1(\data_reg[42]_25 [6]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[41]_26 [6]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[40]_27 [6]),
        .O(\rd_data_o[6]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[6]_i_21 
       (.I0(\data_reg[47]_20 [6]),
        .I1(\data_reg[46]_21 [6]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[45]_22 [6]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[44]_23 [6]),
        .O(\rd_data_o[6]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[6]_i_22 
       (.I0(\data_reg[19]_48 [6]),
        .I1(\data_reg[18]_49 [6]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[17]_50 [6]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[16]_51 [6]),
        .O(\rd_data_o[6]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[6]_i_23 
       (.I0(\data_reg[23]_44 [6]),
        .I1(\data_reg[22]_45 [6]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[21]_46 [6]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[20]_47 [6]),
        .O(\rd_data_o[6]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[6]_i_24 
       (.I0(\data_reg[27]_40 [6]),
        .I1(\data_reg[26]_41 [6]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[25]_42 [6]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[24]_43 [6]),
        .O(\rd_data_o[6]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[6]_i_25 
       (.I0(\data_reg[31]_36 [6]),
        .I1(\data_reg[30]_37 [6]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[29]_38 [6]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[28]_39 [6]),
        .O(\rd_data_o[6]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[6]_i_26 
       (.I0(\data_reg[3]_3 [6]),
        .I1(\data_reg[2][6]_0 ),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[1][7]_0 [2]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[0][7]_0 [2]),
        .O(\rd_data_o[6]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[6]_i_27 
       (.I0(\data_reg[7]_60 [6]),
        .I1(\data_reg[6]_2 [6]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[5][6]_0 ),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[4][6]_0 ),
        .O(\rd_data_o[6]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[6]_i_28 
       (.I0(\data_reg[11]_56 [6]),
        .I1(\data_reg[10]_57 [6]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[9]_58 [6]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[8]_59 [6]),
        .O(\rd_data_o[6]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[6]_i_29 
       (.I0(\data_reg[15]_52 [6]),
        .I1(\data_reg[14]_53 [6]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[13]_54 [6]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[12]_55 [6]),
        .O(\rd_data_o[6]_i_29_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \rd_data_o[7]_i_1 
       (.I0(\rd_data_o[7]_i_3_n_0 ),
        .I1(\rd_data_o[7]_i_4_n_0 ),
        .O(\rd_data_o[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[7]_i_17 
       (.I0(\data_reg[51]_16 [7]),
        .I1(\data_reg[50]_17 [7]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[49]_18 [7]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[48]_19 [7]),
        .O(\rd_data_o[7]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[7]_i_18 
       (.I0(\data_reg[55]_12 [7]),
        .I1(\data_reg[54]_13 [7]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[53]_14 [7]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[52]_15 [7]),
        .O(\rd_data_o[7]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[7]_i_19 
       (.I0(\data_reg[59]_8 [7]),
        .I1(\data_reg[58]_9 [7]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[57]_10 [7]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[56]_11 [7]),
        .O(\rd_data_o[7]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[7]_i_2 
       (.I0(\rd_data_o_reg[7]_i_5_n_0 ),
        .I1(\rd_data_o_reg[7]_i_6_n_0 ),
        .I2(rtc_0_rd_reg_o[5]),
        .I3(\rd_data_o_reg[7]_i_7_n_0 ),
        .I4(rtc_0_rd_reg_o[4]),
        .I5(\rd_data_o_reg[7]_i_8_n_0 ),
        .O(\rd_data_o[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[7]_i_20 
       (.I0(\data_reg[63]_4 [7]),
        .I1(\data_reg[62]_5 [7]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[61]_6 [7]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[60]_7 [7]),
        .O(\rd_data_o[7]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[7]_i_21 
       (.I0(\data_reg[35]_32 [7]),
        .I1(\data_reg[34]_33 [7]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[33]_34 [7]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[32]_35 [7]),
        .O(\rd_data_o[7]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[7]_i_22 
       (.I0(\data_reg[39]_28 [7]),
        .I1(\data_reg[38]_29 [7]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[37]_30 [7]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[36]_31 [7]),
        .O(\rd_data_o[7]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[7]_i_23 
       (.I0(\data_reg[43]_24 [7]),
        .I1(\data_reg[42]_25 [7]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[41]_26 [7]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[40]_27 [7]),
        .O(\rd_data_o[7]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[7]_i_24 
       (.I0(\data_reg[47]_20 [7]),
        .I1(\data_reg[46]_21 [7]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[45]_22 [7]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[44]_23 [7]),
        .O(\rd_data_o[7]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[7]_i_25 
       (.I0(\data_reg[19]_48 [7]),
        .I1(\data_reg[18]_49 [7]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[17]_50 [7]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[16]_51 [7]),
        .O(\rd_data_o[7]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[7]_i_26 
       (.I0(\data_reg[23]_44 [7]),
        .I1(\data_reg[22]_45 [7]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[21]_46 [7]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[20]_47 [7]),
        .O(\rd_data_o[7]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[7]_i_27 
       (.I0(\data_reg[27]_40 [7]),
        .I1(\data_reg[26]_41 [7]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[25]_42 [7]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[24]_43 [7]),
        .O(\rd_data_o[7]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[7]_i_28 
       (.I0(\data_reg[31]_36 [7]),
        .I1(\data_reg[30]_37 [7]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[29]_38 [7]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[28]_39 [7]),
        .O(\rd_data_o[7]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[7]_i_29 
       (.I0(\data_reg[3]_3 [7]),
        .I1(\data_reg[2][7]_0 ),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[1][7]_0 [3]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[0][7]_0 [3]),
        .O(\rd_data_o[7]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \rd_data_o[7]_i_3 
       (.I0(last_rd_reg[3]),
        .I1(rtc_0_rd_reg_o[3]),
        .I2(rtc_0_rd_reg_o[5]),
        .I3(last_rd_reg[5]),
        .I4(rtc_0_rd_reg_o[4]),
        .I5(last_rd_reg[4]),
        .O(\rd_data_o[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[7]_i_30 
       (.I0(\data_reg[7]_60 [7]),
        .I1(\data_reg[6]_2 [7]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[5][7]_0 ),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[4][7]_0 ),
        .O(\rd_data_o[7]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[7]_i_31 
       (.I0(\data_reg[11]_56 [7]),
        .I1(\data_reg[10]_57 [7]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[9]_58 [7]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[8]_59 [7]),
        .O(\rd_data_o[7]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[7]_i_32 
       (.I0(\data_reg[15]_52 [7]),
        .I1(\data_reg[14]_53 [7]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[13]_54 [7]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[12]_55 [7]),
        .O(\rd_data_o[7]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \rd_data_o[7]_i_4 
       (.I0(last_rd_reg[0]),
        .I1(rtc_0_rd_reg_o[0]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(last_rd_reg[1]),
        .I4(rtc_0_rd_reg_o[2]),
        .I5(last_rd_reg[2]),
        .O(\rd_data_o[7]_i_4_n_0 ));
  FDRE \rd_data_o_reg[0] 
       (.C(clk_peripheral),
        .CE(\rd_data_o[7]_i_1_n_0 ),
        .D(\rd_data_o[0]_i_1_n_0 ),
        .Q(registers_0_rd_data_o[0]),
        .R(1'b0));
  MUXF7 \rd_data_o_reg[0]_i_10 
       (.I0(\rd_data_o[0]_i_22_n_0 ),
        .I1(\rd_data_o[0]_i_23_n_0 ),
        .O(\rd_data_o_reg[0]_i_10_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  MUXF7 \rd_data_o_reg[0]_i_11 
       (.I0(\rd_data_o[0]_i_24_n_0 ),
        .I1(\rd_data_o[0]_i_25_n_0 ),
        .O(\rd_data_o_reg[0]_i_11_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  MUXF7 \rd_data_o_reg[0]_i_12 
       (.I0(\rd_data_o[0]_i_26_n_0 ),
        .I1(\rd_data_o[0]_i_27_n_0 ),
        .O(\rd_data_o_reg[0]_i_12_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  MUXF7 \rd_data_o_reg[0]_i_13 
       (.I0(\rd_data_o[0]_i_28_n_0 ),
        .I1(\rd_data_o[0]_i_29_n_0 ),
        .O(\rd_data_o_reg[0]_i_13_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  MUXF8 \rd_data_o_reg[0]_i_2 
       (.I0(\rd_data_o_reg[0]_i_6_n_0 ),
        .I1(\rd_data_o_reg[0]_i_7_n_0 ),
        .O(\rd_data_o_reg[0]_i_2_n_0 ),
        .S(rtc_0_rd_reg_o[3]));
  MUXF8 \rd_data_o_reg[0]_i_3 
       (.I0(\rd_data_o_reg[0]_i_8_n_0 ),
        .I1(\rd_data_o_reg[0]_i_9_n_0 ),
        .O(\rd_data_o_reg[0]_i_3_n_0 ),
        .S(rtc_0_rd_reg_o[3]));
  MUXF8 \rd_data_o_reg[0]_i_4 
       (.I0(\rd_data_o_reg[0]_i_10_n_0 ),
        .I1(\rd_data_o_reg[0]_i_11_n_0 ),
        .O(\rd_data_o_reg[0]_i_4_n_0 ),
        .S(rtc_0_rd_reg_o[3]));
  MUXF8 \rd_data_o_reg[0]_i_5 
       (.I0(\rd_data_o_reg[0]_i_12_n_0 ),
        .I1(\rd_data_o_reg[0]_i_13_n_0 ),
        .O(\rd_data_o_reg[0]_i_5_n_0 ),
        .S(rtc_0_rd_reg_o[3]));
  MUXF7 \rd_data_o_reg[0]_i_6 
       (.I0(\rd_data_o[0]_i_14_n_0 ),
        .I1(\rd_data_o[0]_i_15_n_0 ),
        .O(\rd_data_o_reg[0]_i_6_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  MUXF7 \rd_data_o_reg[0]_i_7 
       (.I0(\rd_data_o[0]_i_16_n_0 ),
        .I1(\rd_data_o[0]_i_17_n_0 ),
        .O(\rd_data_o_reg[0]_i_7_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  MUXF7 \rd_data_o_reg[0]_i_8 
       (.I0(\rd_data_o[0]_i_18_n_0 ),
        .I1(\rd_data_o[0]_i_19_n_0 ),
        .O(\rd_data_o_reg[0]_i_8_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  MUXF7 \rd_data_o_reg[0]_i_9 
       (.I0(\rd_data_o[0]_i_20_n_0 ),
        .I1(\rd_data_o[0]_i_21_n_0 ),
        .O(\rd_data_o_reg[0]_i_9_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  FDRE \rd_data_o_reg[1] 
       (.C(clk_peripheral),
        .CE(\rd_data_o[7]_i_1_n_0 ),
        .D(\rd_data_o[1]_i_1_n_0 ),
        .Q(registers_0_rd_data_o[1]),
        .R(1'b0));
  MUXF7 \rd_data_o_reg[1]_i_10 
       (.I0(\rd_data_o[1]_i_22_n_0 ),
        .I1(\rd_data_o[1]_i_23_n_0 ),
        .O(\rd_data_o_reg[1]_i_10_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  MUXF7 \rd_data_o_reg[1]_i_11 
       (.I0(\rd_data_o[1]_i_24_n_0 ),
        .I1(\rd_data_o[1]_i_25_n_0 ),
        .O(\rd_data_o_reg[1]_i_11_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  MUXF7 \rd_data_o_reg[1]_i_12 
       (.I0(\rd_data_o[1]_i_26_n_0 ),
        .I1(\rd_data_o[1]_i_27_n_0 ),
        .O(\rd_data_o_reg[1]_i_12_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  MUXF7 \rd_data_o_reg[1]_i_13 
       (.I0(\rd_data_o[1]_i_28_n_0 ),
        .I1(\rd_data_o[1]_i_29_n_0 ),
        .O(\rd_data_o_reg[1]_i_13_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  MUXF8 \rd_data_o_reg[1]_i_2 
       (.I0(\rd_data_o_reg[1]_i_6_n_0 ),
        .I1(\rd_data_o_reg[1]_i_7_n_0 ),
        .O(\rd_data_o_reg[1]_i_2_n_0 ),
        .S(rtc_0_rd_reg_o[3]));
  MUXF8 \rd_data_o_reg[1]_i_3 
       (.I0(\rd_data_o_reg[1]_i_8_n_0 ),
        .I1(\rd_data_o_reg[1]_i_9_n_0 ),
        .O(\rd_data_o_reg[1]_i_3_n_0 ),
        .S(rtc_0_rd_reg_o[3]));
  MUXF8 \rd_data_o_reg[1]_i_4 
       (.I0(\rd_data_o_reg[1]_i_10_n_0 ),
        .I1(\rd_data_o_reg[1]_i_11_n_0 ),
        .O(\rd_data_o_reg[1]_i_4_n_0 ),
        .S(rtc_0_rd_reg_o[3]));
  MUXF8 \rd_data_o_reg[1]_i_5 
       (.I0(\rd_data_o_reg[1]_i_12_n_0 ),
        .I1(\rd_data_o_reg[1]_i_13_n_0 ),
        .O(\rd_data_o_reg[1]_i_5_n_0 ),
        .S(rtc_0_rd_reg_o[3]));
  MUXF7 \rd_data_o_reg[1]_i_6 
       (.I0(\rd_data_o[1]_i_14_n_0 ),
        .I1(\rd_data_o[1]_i_15_n_0 ),
        .O(\rd_data_o_reg[1]_i_6_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  MUXF7 \rd_data_o_reg[1]_i_7 
       (.I0(\rd_data_o[1]_i_16_n_0 ),
        .I1(\rd_data_o[1]_i_17_n_0 ),
        .O(\rd_data_o_reg[1]_i_7_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  MUXF7 \rd_data_o_reg[1]_i_8 
       (.I0(\rd_data_o[1]_i_18_n_0 ),
        .I1(\rd_data_o[1]_i_19_n_0 ),
        .O(\rd_data_o_reg[1]_i_8_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  MUXF7 \rd_data_o_reg[1]_i_9 
       (.I0(\rd_data_o[1]_i_20_n_0 ),
        .I1(\rd_data_o[1]_i_21_n_0 ),
        .O(\rd_data_o_reg[1]_i_9_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  FDRE \rd_data_o_reg[2] 
       (.C(clk_peripheral),
        .CE(\rd_data_o[7]_i_1_n_0 ),
        .D(\rd_data_o[2]_i_1_n_0 ),
        .Q(registers_0_rd_data_o[2]),
        .R(1'b0));
  MUXF7 \rd_data_o_reg[2]_i_10 
       (.I0(\rd_data_o[2]_i_22_n_0 ),
        .I1(\rd_data_o[2]_i_23_n_0 ),
        .O(\rd_data_o_reg[2]_i_10_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  MUXF7 \rd_data_o_reg[2]_i_11 
       (.I0(\rd_data_o[2]_i_24_n_0 ),
        .I1(\rd_data_o[2]_i_25_n_0 ),
        .O(\rd_data_o_reg[2]_i_11_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  MUXF7 \rd_data_o_reg[2]_i_12 
       (.I0(\rd_data_o[2]_i_26_n_0 ),
        .I1(\rd_data_o[2]_i_27_n_0 ),
        .O(\rd_data_o_reg[2]_i_12_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  MUXF7 \rd_data_o_reg[2]_i_13 
       (.I0(\rd_data_o[2]_i_28_n_0 ),
        .I1(\rd_data_o[2]_i_29_n_0 ),
        .O(\rd_data_o_reg[2]_i_13_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  MUXF8 \rd_data_o_reg[2]_i_2 
       (.I0(\rd_data_o_reg[2]_i_6_n_0 ),
        .I1(\rd_data_o_reg[2]_i_7_n_0 ),
        .O(\rd_data_o_reg[2]_i_2_n_0 ),
        .S(rtc_0_rd_reg_o[3]));
  MUXF8 \rd_data_o_reg[2]_i_3 
       (.I0(\rd_data_o_reg[2]_i_8_n_0 ),
        .I1(\rd_data_o_reg[2]_i_9_n_0 ),
        .O(\rd_data_o_reg[2]_i_3_n_0 ),
        .S(rtc_0_rd_reg_o[3]));
  MUXF8 \rd_data_o_reg[2]_i_4 
       (.I0(\rd_data_o_reg[2]_i_10_n_0 ),
        .I1(\rd_data_o_reg[2]_i_11_n_0 ),
        .O(\rd_data_o_reg[2]_i_4_n_0 ),
        .S(rtc_0_rd_reg_o[3]));
  MUXF8 \rd_data_o_reg[2]_i_5 
       (.I0(\rd_data_o_reg[2]_i_12_n_0 ),
        .I1(\rd_data_o_reg[2]_i_13_n_0 ),
        .O(\rd_data_o_reg[2]_i_5_n_0 ),
        .S(rtc_0_rd_reg_o[3]));
  MUXF7 \rd_data_o_reg[2]_i_6 
       (.I0(\rd_data_o[2]_i_14_n_0 ),
        .I1(\rd_data_o[2]_i_15_n_0 ),
        .O(\rd_data_o_reg[2]_i_6_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  MUXF7 \rd_data_o_reg[2]_i_7 
       (.I0(\rd_data_o[2]_i_16_n_0 ),
        .I1(\rd_data_o[2]_i_17_n_0 ),
        .O(\rd_data_o_reg[2]_i_7_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  MUXF7 \rd_data_o_reg[2]_i_8 
       (.I0(\rd_data_o[2]_i_18_n_0 ),
        .I1(\rd_data_o[2]_i_19_n_0 ),
        .O(\rd_data_o_reg[2]_i_8_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  MUXF7 \rd_data_o_reg[2]_i_9 
       (.I0(\rd_data_o[2]_i_20_n_0 ),
        .I1(\rd_data_o[2]_i_21_n_0 ),
        .O(\rd_data_o_reg[2]_i_9_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  FDRE \rd_data_o_reg[3] 
       (.C(clk_peripheral),
        .CE(\rd_data_o[7]_i_1_n_0 ),
        .D(\rd_data_o[3]_i_1_n_0 ),
        .Q(registers_0_rd_data_o[3]),
        .R(1'b0));
  MUXF7 \rd_data_o_reg[3]_i_10 
       (.I0(\rd_data_o[3]_i_22_n_0 ),
        .I1(\rd_data_o[3]_i_23_n_0 ),
        .O(\rd_data_o_reg[3]_i_10_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  MUXF7 \rd_data_o_reg[3]_i_11 
       (.I0(\rd_data_o[3]_i_24_n_0 ),
        .I1(\rd_data_o[3]_i_25_n_0 ),
        .O(\rd_data_o_reg[3]_i_11_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  MUXF7 \rd_data_o_reg[3]_i_12 
       (.I0(\rd_data_o[3]_i_26_n_0 ),
        .I1(\rd_data_o[3]_i_27_n_0 ),
        .O(\rd_data_o_reg[3]_i_12_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  MUXF7 \rd_data_o_reg[3]_i_13 
       (.I0(\rd_data_o[3]_i_28_n_0 ),
        .I1(\rd_data_o[3]_i_29_n_0 ),
        .O(\rd_data_o_reg[3]_i_13_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  MUXF8 \rd_data_o_reg[3]_i_2 
       (.I0(\rd_data_o_reg[3]_i_6_n_0 ),
        .I1(\rd_data_o_reg[3]_i_7_n_0 ),
        .O(\rd_data_o_reg[3]_i_2_n_0 ),
        .S(rtc_0_rd_reg_o[3]));
  MUXF8 \rd_data_o_reg[3]_i_3 
       (.I0(\rd_data_o_reg[3]_i_8_n_0 ),
        .I1(\rd_data_o_reg[3]_i_9_n_0 ),
        .O(\rd_data_o_reg[3]_i_3_n_0 ),
        .S(rtc_0_rd_reg_o[3]));
  MUXF8 \rd_data_o_reg[3]_i_4 
       (.I0(\rd_data_o_reg[3]_i_10_n_0 ),
        .I1(\rd_data_o_reg[3]_i_11_n_0 ),
        .O(\rd_data_o_reg[3]_i_4_n_0 ),
        .S(rtc_0_rd_reg_o[3]));
  MUXF8 \rd_data_o_reg[3]_i_5 
       (.I0(\rd_data_o_reg[3]_i_12_n_0 ),
        .I1(\rd_data_o_reg[3]_i_13_n_0 ),
        .O(\rd_data_o_reg[3]_i_5_n_0 ),
        .S(rtc_0_rd_reg_o[3]));
  MUXF7 \rd_data_o_reg[3]_i_6 
       (.I0(\rd_data_o[3]_i_14_n_0 ),
        .I1(\rd_data_o[3]_i_15_n_0 ),
        .O(\rd_data_o_reg[3]_i_6_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  MUXF7 \rd_data_o_reg[3]_i_7 
       (.I0(\rd_data_o[3]_i_16_n_0 ),
        .I1(\rd_data_o[3]_i_17_n_0 ),
        .O(\rd_data_o_reg[3]_i_7_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  MUXF7 \rd_data_o_reg[3]_i_8 
       (.I0(\rd_data_o[3]_i_18_n_0 ),
        .I1(\rd_data_o[3]_i_19_n_0 ),
        .O(\rd_data_o_reg[3]_i_8_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  MUXF7 \rd_data_o_reg[3]_i_9 
       (.I0(\rd_data_o[3]_i_20_n_0 ),
        .I1(\rd_data_o[3]_i_21_n_0 ),
        .O(\rd_data_o_reg[3]_i_9_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  FDRE \rd_data_o_reg[4] 
       (.C(clk_peripheral),
        .CE(\rd_data_o[7]_i_1_n_0 ),
        .D(\rd_data_o[4]_i_1_n_0 ),
        .Q(registers_0_rd_data_o[4]),
        .R(1'b0));
  MUXF7 \rd_data_o_reg[4]_i_10 
       (.I0(\rd_data_o[4]_i_22_n_0 ),
        .I1(\rd_data_o[4]_i_23_n_0 ),
        .O(\rd_data_o_reg[4]_i_10_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  MUXF7 \rd_data_o_reg[4]_i_11 
       (.I0(\rd_data_o[4]_i_24_n_0 ),
        .I1(\rd_data_o[4]_i_25_n_0 ),
        .O(\rd_data_o_reg[4]_i_11_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  MUXF7 \rd_data_o_reg[4]_i_12 
       (.I0(\rd_data_o[4]_i_26_n_0 ),
        .I1(\rd_data_o[4]_i_27_n_0 ),
        .O(\rd_data_o_reg[4]_i_12_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  MUXF7 \rd_data_o_reg[4]_i_13 
       (.I0(\rd_data_o[4]_i_28_n_0 ),
        .I1(\rd_data_o[4]_i_29_n_0 ),
        .O(\rd_data_o_reg[4]_i_13_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  MUXF8 \rd_data_o_reg[4]_i_2 
       (.I0(\rd_data_o_reg[4]_i_6_n_0 ),
        .I1(\rd_data_o_reg[4]_i_7_n_0 ),
        .O(\rd_data_o_reg[4]_i_2_n_0 ),
        .S(rtc_0_rd_reg_o[3]));
  MUXF8 \rd_data_o_reg[4]_i_3 
       (.I0(\rd_data_o_reg[4]_i_8_n_0 ),
        .I1(\rd_data_o_reg[4]_i_9_n_0 ),
        .O(\rd_data_o_reg[4]_i_3_n_0 ),
        .S(rtc_0_rd_reg_o[3]));
  MUXF8 \rd_data_o_reg[4]_i_4 
       (.I0(\rd_data_o_reg[4]_i_10_n_0 ),
        .I1(\rd_data_o_reg[4]_i_11_n_0 ),
        .O(\rd_data_o_reg[4]_i_4_n_0 ),
        .S(rtc_0_rd_reg_o[3]));
  MUXF8 \rd_data_o_reg[4]_i_5 
       (.I0(\rd_data_o_reg[4]_i_12_n_0 ),
        .I1(\rd_data_o_reg[4]_i_13_n_0 ),
        .O(\rd_data_o_reg[4]_i_5_n_0 ),
        .S(rtc_0_rd_reg_o[3]));
  MUXF7 \rd_data_o_reg[4]_i_6 
       (.I0(\rd_data_o[4]_i_14_n_0 ),
        .I1(\rd_data_o[4]_i_15_n_0 ),
        .O(\rd_data_o_reg[4]_i_6_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  MUXF7 \rd_data_o_reg[4]_i_7 
       (.I0(\rd_data_o[4]_i_16_n_0 ),
        .I1(\rd_data_o[4]_i_17_n_0 ),
        .O(\rd_data_o_reg[4]_i_7_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  MUXF7 \rd_data_o_reg[4]_i_8 
       (.I0(\rd_data_o[4]_i_18_n_0 ),
        .I1(\rd_data_o[4]_i_19_n_0 ),
        .O(\rd_data_o_reg[4]_i_8_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  MUXF7 \rd_data_o_reg[4]_i_9 
       (.I0(\rd_data_o[4]_i_20_n_0 ),
        .I1(\rd_data_o[4]_i_21_n_0 ),
        .O(\rd_data_o_reg[4]_i_9_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  FDRE \rd_data_o_reg[5] 
       (.C(clk_peripheral),
        .CE(\rd_data_o[7]_i_1_n_0 ),
        .D(\rd_data_o[5]_i_1_n_0 ),
        .Q(registers_0_rd_data_o[5]),
        .R(1'b0));
  MUXF7 \rd_data_o_reg[5]_i_10 
       (.I0(\rd_data_o[5]_i_22_n_0 ),
        .I1(\rd_data_o[5]_i_23_n_0 ),
        .O(\rd_data_o_reg[5]_i_10_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  MUXF7 \rd_data_o_reg[5]_i_11 
       (.I0(\rd_data_o[5]_i_24_n_0 ),
        .I1(\rd_data_o[5]_i_25_n_0 ),
        .O(\rd_data_o_reg[5]_i_11_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  MUXF7 \rd_data_o_reg[5]_i_12 
       (.I0(\rd_data_o[5]_i_26_n_0 ),
        .I1(\rd_data_o[5]_i_27_n_0 ),
        .O(\rd_data_o_reg[5]_i_12_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  MUXF7 \rd_data_o_reg[5]_i_13 
       (.I0(\rd_data_o[5]_i_28_n_0 ),
        .I1(\rd_data_o[5]_i_29_n_0 ),
        .O(\rd_data_o_reg[5]_i_13_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  MUXF8 \rd_data_o_reg[5]_i_2 
       (.I0(\rd_data_o_reg[5]_i_6_n_0 ),
        .I1(\rd_data_o_reg[5]_i_7_n_0 ),
        .O(\rd_data_o_reg[5]_i_2_n_0 ),
        .S(rtc_0_rd_reg_o[3]));
  MUXF8 \rd_data_o_reg[5]_i_3 
       (.I0(\rd_data_o_reg[5]_i_8_n_0 ),
        .I1(\rd_data_o_reg[5]_i_9_n_0 ),
        .O(\rd_data_o_reg[5]_i_3_n_0 ),
        .S(rtc_0_rd_reg_o[3]));
  MUXF8 \rd_data_o_reg[5]_i_4 
       (.I0(\rd_data_o_reg[5]_i_10_n_0 ),
        .I1(\rd_data_o_reg[5]_i_11_n_0 ),
        .O(\rd_data_o_reg[5]_i_4_n_0 ),
        .S(rtc_0_rd_reg_o[3]));
  MUXF8 \rd_data_o_reg[5]_i_5 
       (.I0(\rd_data_o_reg[5]_i_12_n_0 ),
        .I1(\rd_data_o_reg[5]_i_13_n_0 ),
        .O(\rd_data_o_reg[5]_i_5_n_0 ),
        .S(rtc_0_rd_reg_o[3]));
  MUXF7 \rd_data_o_reg[5]_i_6 
       (.I0(\rd_data_o[5]_i_14_n_0 ),
        .I1(\rd_data_o[5]_i_15_n_0 ),
        .O(\rd_data_o_reg[5]_i_6_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  MUXF7 \rd_data_o_reg[5]_i_7 
       (.I0(\rd_data_o[5]_i_16_n_0 ),
        .I1(\rd_data_o[5]_i_17_n_0 ),
        .O(\rd_data_o_reg[5]_i_7_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  MUXF7 \rd_data_o_reg[5]_i_8 
       (.I0(\rd_data_o[5]_i_18_n_0 ),
        .I1(\rd_data_o[5]_i_19_n_0 ),
        .O(\rd_data_o_reg[5]_i_8_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  MUXF7 \rd_data_o_reg[5]_i_9 
       (.I0(\rd_data_o[5]_i_20_n_0 ),
        .I1(\rd_data_o[5]_i_21_n_0 ),
        .O(\rd_data_o_reg[5]_i_9_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  FDRE \rd_data_o_reg[6] 
       (.C(clk_peripheral),
        .CE(\rd_data_o[7]_i_1_n_0 ),
        .D(\rd_data_o[6]_i_1_n_0 ),
        .Q(registers_0_rd_data_o[6]),
        .R(1'b0));
  MUXF7 \rd_data_o_reg[6]_i_10 
       (.I0(\rd_data_o[6]_i_22_n_0 ),
        .I1(\rd_data_o[6]_i_23_n_0 ),
        .O(\rd_data_o_reg[6]_i_10_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  MUXF7 \rd_data_o_reg[6]_i_11 
       (.I0(\rd_data_o[6]_i_24_n_0 ),
        .I1(\rd_data_o[6]_i_25_n_0 ),
        .O(\rd_data_o_reg[6]_i_11_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  MUXF7 \rd_data_o_reg[6]_i_12 
       (.I0(\rd_data_o[6]_i_26_n_0 ),
        .I1(\rd_data_o[6]_i_27_n_0 ),
        .O(\rd_data_o_reg[6]_i_12_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  MUXF7 \rd_data_o_reg[6]_i_13 
       (.I0(\rd_data_o[6]_i_28_n_0 ),
        .I1(\rd_data_o[6]_i_29_n_0 ),
        .O(\rd_data_o_reg[6]_i_13_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  MUXF8 \rd_data_o_reg[6]_i_2 
       (.I0(\rd_data_o_reg[6]_i_6_n_0 ),
        .I1(\rd_data_o_reg[6]_i_7_n_0 ),
        .O(\rd_data_o_reg[6]_i_2_n_0 ),
        .S(rtc_0_rd_reg_o[3]));
  MUXF8 \rd_data_o_reg[6]_i_3 
       (.I0(\rd_data_o_reg[6]_i_8_n_0 ),
        .I1(\rd_data_o_reg[6]_i_9_n_0 ),
        .O(\rd_data_o_reg[6]_i_3_n_0 ),
        .S(rtc_0_rd_reg_o[3]));
  MUXF8 \rd_data_o_reg[6]_i_4 
       (.I0(\rd_data_o_reg[6]_i_10_n_0 ),
        .I1(\rd_data_o_reg[6]_i_11_n_0 ),
        .O(\rd_data_o_reg[6]_i_4_n_0 ),
        .S(rtc_0_rd_reg_o[3]));
  MUXF8 \rd_data_o_reg[6]_i_5 
       (.I0(\rd_data_o_reg[6]_i_12_n_0 ),
        .I1(\rd_data_o_reg[6]_i_13_n_0 ),
        .O(\rd_data_o_reg[6]_i_5_n_0 ),
        .S(rtc_0_rd_reg_o[3]));
  MUXF7 \rd_data_o_reg[6]_i_6 
       (.I0(\rd_data_o[6]_i_14_n_0 ),
        .I1(\rd_data_o[6]_i_15_n_0 ),
        .O(\rd_data_o_reg[6]_i_6_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  MUXF7 \rd_data_o_reg[6]_i_7 
       (.I0(\rd_data_o[6]_i_16_n_0 ),
        .I1(\rd_data_o[6]_i_17_n_0 ),
        .O(\rd_data_o_reg[6]_i_7_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  MUXF7 \rd_data_o_reg[6]_i_8 
       (.I0(\rd_data_o[6]_i_18_n_0 ),
        .I1(\rd_data_o[6]_i_19_n_0 ),
        .O(\rd_data_o_reg[6]_i_8_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  MUXF7 \rd_data_o_reg[6]_i_9 
       (.I0(\rd_data_o[6]_i_20_n_0 ),
        .I1(\rd_data_o[6]_i_21_n_0 ),
        .O(\rd_data_o_reg[6]_i_9_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  FDRE \rd_data_o_reg[7] 
       (.C(clk_peripheral),
        .CE(\rd_data_o[7]_i_1_n_0 ),
        .D(\rd_data_o[7]_i_2_n_0 ),
        .Q(registers_0_rd_data_o[7]),
        .R(1'b0));
  MUXF7 \rd_data_o_reg[7]_i_10 
       (.I0(\rd_data_o[7]_i_19_n_0 ),
        .I1(\rd_data_o[7]_i_20_n_0 ),
        .O(\rd_data_o_reg[7]_i_10_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  MUXF7 \rd_data_o_reg[7]_i_11 
       (.I0(\rd_data_o[7]_i_21_n_0 ),
        .I1(\rd_data_o[7]_i_22_n_0 ),
        .O(\rd_data_o_reg[7]_i_11_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  MUXF7 \rd_data_o_reg[7]_i_12 
       (.I0(\rd_data_o[7]_i_23_n_0 ),
        .I1(\rd_data_o[7]_i_24_n_0 ),
        .O(\rd_data_o_reg[7]_i_12_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  MUXF7 \rd_data_o_reg[7]_i_13 
       (.I0(\rd_data_o[7]_i_25_n_0 ),
        .I1(\rd_data_o[7]_i_26_n_0 ),
        .O(\rd_data_o_reg[7]_i_13_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  MUXF7 \rd_data_o_reg[7]_i_14 
       (.I0(\rd_data_o[7]_i_27_n_0 ),
        .I1(\rd_data_o[7]_i_28_n_0 ),
        .O(\rd_data_o_reg[7]_i_14_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  MUXF7 \rd_data_o_reg[7]_i_15 
       (.I0(\rd_data_o[7]_i_29_n_0 ),
        .I1(\rd_data_o[7]_i_30_n_0 ),
        .O(\rd_data_o_reg[7]_i_15_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  MUXF7 \rd_data_o_reg[7]_i_16 
       (.I0(\rd_data_o[7]_i_31_n_0 ),
        .I1(\rd_data_o[7]_i_32_n_0 ),
        .O(\rd_data_o_reg[7]_i_16_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  MUXF8 \rd_data_o_reg[7]_i_5 
       (.I0(\rd_data_o_reg[7]_i_9_n_0 ),
        .I1(\rd_data_o_reg[7]_i_10_n_0 ),
        .O(\rd_data_o_reg[7]_i_5_n_0 ),
        .S(rtc_0_rd_reg_o[3]));
  MUXF8 \rd_data_o_reg[7]_i_6 
       (.I0(\rd_data_o_reg[7]_i_11_n_0 ),
        .I1(\rd_data_o_reg[7]_i_12_n_0 ),
        .O(\rd_data_o_reg[7]_i_6_n_0 ),
        .S(rtc_0_rd_reg_o[3]));
  MUXF8 \rd_data_o_reg[7]_i_7 
       (.I0(\rd_data_o_reg[7]_i_13_n_0 ),
        .I1(\rd_data_o_reg[7]_i_14_n_0 ),
        .O(\rd_data_o_reg[7]_i_7_n_0 ),
        .S(rtc_0_rd_reg_o[3]));
  MUXF8 \rd_data_o_reg[7]_i_8 
       (.I0(\rd_data_o_reg[7]_i_15_n_0 ),
        .I1(\rd_data_o_reg[7]_i_16_n_0 ),
        .O(\rd_data_o_reg[7]_i_8_n_0 ),
        .S(rtc_0_rd_reg_o[3]));
  MUXF7 \rd_data_o_reg[7]_i_9 
       (.I0(\rd_data_o[7]_i_17_n_0 ),
        .I1(\rd_data_o[7]_i_18_n_0 ),
        .O(\rd_data_o_reg[7]_i_9_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \refresh[0]_i_1 
       (.I0(Q[0]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \refresh[1]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \refresh[2]_i_1 
       (.I0(refresh_reg[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \refresh[3]_i_1 
       (.I0(refresh_reg[3]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(refresh_reg[2]),
        .O(\refresh_reg[3]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \refresh[4]_i_1 
       (.I0(refresh_reg[4]),
        .I1(refresh_reg[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(refresh_reg[3]),
        .O(p_0_in[4]));
  LUT5 #(
    .INIT(32'h0000FF80)) 
    \refresh[5]_i_1 
       (.I0(seccnt_reg[23]),
        .I1(seccnt_reg[24]),
        .I2(\refresh[5]_i_3_n_0 ),
        .I3(\refresh[5]_i_4_n_0 ),
        .I4(\refresh_reg[6]_inv_0 ),
        .O(\refresh[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \refresh[5]_i_2 
       (.I0(refresh_reg[5]),
        .I1(refresh_reg[3]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(refresh_reg[2]),
        .I5(refresh_reg[4]),
        .O(p_0_in[5]));
  LUT5 #(
    .INIT(32'hFFAEAAAA)) 
    \refresh[5]_i_3 
       (.I0(seccnt_reg[22]),
        .I1(seccnt_reg[19]),
        .I2(\refresh[5]_i_5_n_0 ),
        .I3(seccnt_reg[20]),
        .I4(seccnt_reg[21]),
        .O(\refresh[5]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \refresh[5]_i_4 
       (.I0(seccnt_reg[26]),
        .I1(seccnt_reg[25]),
        .I2(seccnt_reg[28]),
        .I3(\refresh[5]_i_6_n_0 ),
        .O(\refresh[5]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000001FFFFFF)) 
    \refresh[5]_i_5 
       (.I0(\refresh[5]_i_7_n_0 ),
        .I1(seccnt_reg[14]),
        .I2(seccnt_reg[15]),
        .I3(seccnt_reg[17]),
        .I4(seccnt_reg[16]),
        .I5(seccnt_reg[18]),
        .O(\refresh[5]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \refresh[5]_i_6 
       (.I0(seccnt_reg[29]),
        .I1(seccnt_reg[31]),
        .I2(seccnt_reg[27]),
        .I3(seccnt_reg[30]),
        .O(\refresh[5]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \refresh[5]_i_7 
       (.I0(seccnt_reg[9]),
        .I1(seccnt_reg[10]),
        .I2(seccnt_reg[13]),
        .I3(seccnt_reg[8]),
        .I4(seccnt_reg[12]),
        .I5(seccnt_reg[11]),
        .O(\refresh[5]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \refresh[6]_inv_i_1 
       (.I0(refresh_reg[4]),
        .I1(refresh_reg[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(refresh_reg[3]),
        .I5(refresh_reg[5]),
        .O(p_0_in[6]));
  FDRE #(
    .INIT(1'b0)) 
    \refresh_reg[0] 
       (.C(clk_peripheral),
        .CE(\refresh_reg[6]_inv_0 ),
        .D(p_0_in[0]),
        .Q(Q[0]),
        .R(\refresh[5]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \refresh_reg[1] 
       (.C(clk_peripheral),
        .CE(\refresh_reg[6]_inv_0 ),
        .D(p_0_in[1]),
        .Q(Q[1]),
        .R(\refresh[5]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \refresh_reg[2] 
       (.C(clk_peripheral),
        .CE(\refresh_reg[6]_inv_0 ),
        .D(p_0_in[2]),
        .Q(refresh_reg[2]),
        .R(\refresh[5]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \refresh_reg[3] 
       (.C(clk_peripheral),
        .CE(\refresh_reg[6]_inv_0 ),
        .D(\refresh_reg[3]_0 ),
        .Q(refresh_reg[3]),
        .R(\refresh[5]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \refresh_reg[4] 
       (.C(clk_peripheral),
        .CE(\refresh_reg[6]_inv_0 ),
        .D(p_0_in[4]),
        .Q(refresh_reg[4]),
        .R(\refresh[5]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \refresh_reg[5] 
       (.C(clk_peripheral),
        .CE(\refresh_reg[6]_inv_0 ),
        .D(p_0_in[5]),
        .Q(refresh_reg[5]),
        .R(\refresh[5]_i_1_n_0 ));
  (* inverted = "yes" *) 
  FDSE #(
    .INIT(1'b1)) 
    \refresh_reg[6]_inv 
       (.C(clk_peripheral),
        .CE(\refresh_reg[6]_inv_0 ),
        .D(p_0_in[6]),
        .Q(\refresh_reg[6]_inv_0 ),
        .S(\refresh[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    sda_o_i_11
       (.I0(registers_0_rd_data_o[1]),
        .I1(registers_0_rd_data_o[0]),
        .I2(sda_o_i_2[1]),
        .I3(registers_0_rd_data_o[7]),
        .I4(sda_o_i_2[0]),
        .I5(registers_0_rd_data_o[6]),
        .O(sda_o_i_11_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    sda_o_i_12
       (.I0(registers_0_rd_data_o[5]),
        .I1(registers_0_rd_data_o[4]),
        .I2(sda_o_i_2[1]),
        .I3(registers_0_rd_data_o[3]),
        .I4(sda_o_i_2[0]),
        .I5(registers_0_rd_data_o[2]),
        .O(sda_o_i_12_n_0));
  MUXF7 sda_o_reg_i_7
       (.I0(sda_o_i_11_n_0),
        .I1(sda_o_i_12_n_0),
        .O(\cnt_reg[2] ),
        .S(sda_o_i_2[2]));
  LUT4 #(
    .INIT(16'hEAAA)) 
    \seccnt[0]_i_1 
       (.I0(\refresh[5]_i_4_n_0 ),
        .I1(\refresh[5]_i_3_n_0 ),
        .I2(seccnt_reg[24]),
        .I3(seccnt_reg[23]),
        .O(\seccnt[0]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \seccnt[0]_i_3 
       (.I0(\seccnt_reg_n_0_[0] ),
        .O(\seccnt[0]_i_3_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \seccnt_reg[0] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\seccnt_reg[0]_i_2_n_7 ),
        .Q(\seccnt_reg_n_0_[0] ),
        .S(\seccnt[0]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \seccnt_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\seccnt_reg[0]_i_2_n_0 ,\seccnt_reg[0]_i_2_n_1 ,\seccnt_reg[0]_i_2_n_2 ,\seccnt_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\seccnt_reg[0]_i_2_n_4 ,\seccnt_reg[0]_i_2_n_5 ,\seccnt_reg[0]_i_2_n_6 ,\seccnt_reg[0]_i_2_n_7 }),
        .S({\seccnt_reg_n_0_[3] ,\seccnt_reg_n_0_[2] ,\seccnt_reg_n_0_[1] ,\seccnt[0]_i_3_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \seccnt_reg[10] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\seccnt_reg[8]_i_1_n_5 ),
        .Q(seccnt_reg[10]),
        .R(\seccnt[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \seccnt_reg[11] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\seccnt_reg[8]_i_1_n_4 ),
        .Q(seccnt_reg[11]),
        .R(\seccnt[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \seccnt_reg[12] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\seccnt_reg[12]_i_1_n_7 ),
        .Q(seccnt_reg[12]),
        .R(\seccnt[0]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \seccnt_reg[12]_i_1 
       (.CI(\seccnt_reg[8]_i_1_n_0 ),
        .CO({\seccnt_reg[12]_i_1_n_0 ,\seccnt_reg[12]_i_1_n_1 ,\seccnt_reg[12]_i_1_n_2 ,\seccnt_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\seccnt_reg[12]_i_1_n_4 ,\seccnt_reg[12]_i_1_n_5 ,\seccnt_reg[12]_i_1_n_6 ,\seccnt_reg[12]_i_1_n_7 }),
        .S(seccnt_reg[15:12]));
  FDRE #(
    .INIT(1'b0)) 
    \seccnt_reg[13] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\seccnt_reg[12]_i_1_n_6 ),
        .Q(seccnt_reg[13]),
        .R(\seccnt[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \seccnt_reg[14] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\seccnt_reg[12]_i_1_n_5 ),
        .Q(seccnt_reg[14]),
        .R(\seccnt[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \seccnt_reg[15] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\seccnt_reg[12]_i_1_n_4 ),
        .Q(seccnt_reg[15]),
        .R(\seccnt[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \seccnt_reg[16] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\seccnt_reg[16]_i_1_n_7 ),
        .Q(seccnt_reg[16]),
        .R(\seccnt[0]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \seccnt_reg[16]_i_1 
       (.CI(\seccnt_reg[12]_i_1_n_0 ),
        .CO({\seccnt_reg[16]_i_1_n_0 ,\seccnt_reg[16]_i_1_n_1 ,\seccnt_reg[16]_i_1_n_2 ,\seccnt_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\seccnt_reg[16]_i_1_n_4 ,\seccnt_reg[16]_i_1_n_5 ,\seccnt_reg[16]_i_1_n_6 ,\seccnt_reg[16]_i_1_n_7 }),
        .S(seccnt_reg[19:16]));
  FDRE #(
    .INIT(1'b0)) 
    \seccnt_reg[17] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\seccnt_reg[16]_i_1_n_6 ),
        .Q(seccnt_reg[17]),
        .R(\seccnt[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \seccnt_reg[18] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\seccnt_reg[16]_i_1_n_5 ),
        .Q(seccnt_reg[18]),
        .R(\seccnt[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \seccnt_reg[19] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\seccnt_reg[16]_i_1_n_4 ),
        .Q(seccnt_reg[19]),
        .R(\seccnt[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \seccnt_reg[1] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\seccnt_reg[0]_i_2_n_6 ),
        .Q(\seccnt_reg_n_0_[1] ),
        .R(\seccnt[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \seccnt_reg[20] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\seccnt_reg[20]_i_1_n_7 ),
        .Q(seccnt_reg[20]),
        .R(\seccnt[0]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \seccnt_reg[20]_i_1 
       (.CI(\seccnt_reg[16]_i_1_n_0 ),
        .CO({\seccnt_reg[20]_i_1_n_0 ,\seccnt_reg[20]_i_1_n_1 ,\seccnt_reg[20]_i_1_n_2 ,\seccnt_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\seccnt_reg[20]_i_1_n_4 ,\seccnt_reg[20]_i_1_n_5 ,\seccnt_reg[20]_i_1_n_6 ,\seccnt_reg[20]_i_1_n_7 }),
        .S(seccnt_reg[23:20]));
  FDRE #(
    .INIT(1'b0)) 
    \seccnt_reg[21] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\seccnt_reg[20]_i_1_n_6 ),
        .Q(seccnt_reg[21]),
        .R(\seccnt[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \seccnt_reg[22] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\seccnt_reg[20]_i_1_n_5 ),
        .Q(seccnt_reg[22]),
        .R(\seccnt[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \seccnt_reg[23] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\seccnt_reg[20]_i_1_n_4 ),
        .Q(seccnt_reg[23]),
        .R(\seccnt[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \seccnt_reg[24] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\seccnt_reg[24]_i_1_n_7 ),
        .Q(seccnt_reg[24]),
        .R(\seccnt[0]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \seccnt_reg[24]_i_1 
       (.CI(\seccnt_reg[20]_i_1_n_0 ),
        .CO({\seccnt_reg[24]_i_1_n_0 ,\seccnt_reg[24]_i_1_n_1 ,\seccnt_reg[24]_i_1_n_2 ,\seccnt_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\seccnt_reg[24]_i_1_n_4 ,\seccnt_reg[24]_i_1_n_5 ,\seccnt_reg[24]_i_1_n_6 ,\seccnt_reg[24]_i_1_n_7 }),
        .S(seccnt_reg[27:24]));
  FDRE #(
    .INIT(1'b0)) 
    \seccnt_reg[25] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\seccnt_reg[24]_i_1_n_6 ),
        .Q(seccnt_reg[25]),
        .R(\seccnt[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \seccnt_reg[26] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\seccnt_reg[24]_i_1_n_5 ),
        .Q(seccnt_reg[26]),
        .R(\seccnt[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \seccnt_reg[27] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\seccnt_reg[24]_i_1_n_4 ),
        .Q(seccnt_reg[27]),
        .R(\seccnt[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \seccnt_reg[28] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\seccnt_reg[28]_i_1_n_7 ),
        .Q(seccnt_reg[28]),
        .R(\seccnt[0]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \seccnt_reg[28]_i_1 
       (.CI(\seccnt_reg[24]_i_1_n_0 ),
        .CO({\NLW_seccnt_reg[28]_i_1_CO_UNCONNECTED [3],\seccnt_reg[28]_i_1_n_1 ,\seccnt_reg[28]_i_1_n_2 ,\seccnt_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\seccnt_reg[28]_i_1_n_4 ,\seccnt_reg[28]_i_1_n_5 ,\seccnt_reg[28]_i_1_n_6 ,\seccnt_reg[28]_i_1_n_7 }),
        .S(seccnt_reg[31:28]));
  FDRE #(
    .INIT(1'b0)) 
    \seccnt_reg[29] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\seccnt_reg[28]_i_1_n_6 ),
        .Q(seccnt_reg[29]),
        .R(\seccnt[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \seccnt_reg[2] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\seccnt_reg[0]_i_2_n_5 ),
        .Q(\seccnt_reg_n_0_[2] ),
        .R(\seccnt[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \seccnt_reg[30] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\seccnt_reg[28]_i_1_n_5 ),
        .Q(seccnt_reg[30]),
        .R(\seccnt[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \seccnt_reg[31] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\seccnt_reg[28]_i_1_n_4 ),
        .Q(seccnt_reg[31]),
        .R(\seccnt[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \seccnt_reg[3] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\seccnt_reg[0]_i_2_n_4 ),
        .Q(\seccnt_reg_n_0_[3] ),
        .R(\seccnt[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \seccnt_reg[4] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\seccnt_reg[4]_i_1_n_7 ),
        .Q(\seccnt_reg_n_0_[4] ),
        .R(\seccnt[0]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \seccnt_reg[4]_i_1 
       (.CI(\seccnt_reg[0]_i_2_n_0 ),
        .CO({\seccnt_reg[4]_i_1_n_0 ,\seccnt_reg[4]_i_1_n_1 ,\seccnt_reg[4]_i_1_n_2 ,\seccnt_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\seccnt_reg[4]_i_1_n_4 ,\seccnt_reg[4]_i_1_n_5 ,\seccnt_reg[4]_i_1_n_6 ,\seccnt_reg[4]_i_1_n_7 }),
        .S({\seccnt_reg_n_0_[7] ,\seccnt_reg_n_0_[6] ,\seccnt_reg_n_0_[5] ,\seccnt_reg_n_0_[4] }));
  FDRE #(
    .INIT(1'b0)) 
    \seccnt_reg[5] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\seccnt_reg[4]_i_1_n_6 ),
        .Q(\seccnt_reg_n_0_[5] ),
        .R(\seccnt[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \seccnt_reg[6] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\seccnt_reg[4]_i_1_n_5 ),
        .Q(\seccnt_reg_n_0_[6] ),
        .R(\seccnt[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \seccnt_reg[7] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\seccnt_reg[4]_i_1_n_4 ),
        .Q(\seccnt_reg_n_0_[7] ),
        .R(\seccnt[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \seccnt_reg[8] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\seccnt_reg[8]_i_1_n_7 ),
        .Q(seccnt_reg[8]),
        .R(\seccnt[0]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \seccnt_reg[8]_i_1 
       (.CI(\seccnt_reg[4]_i_1_n_0 ),
        .CO({\seccnt_reg[8]_i_1_n_0 ,\seccnt_reg[8]_i_1_n_1 ,\seccnt_reg[8]_i_1_n_2 ,\seccnt_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\seccnt_reg[8]_i_1_n_4 ,\seccnt_reg[8]_i_1_n_5 ,\seccnt_reg[8]_i_1_n_6 ,\seccnt_reg[8]_i_1_n_7 }),
        .S(seccnt_reg[11:8]));
  FDRE #(
    .INIT(1'b0)) 
    \seccnt_reg[9] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\seccnt_reg[8]_i_1_n_6 ),
        .Q(seccnt_reg[9]),
        .R(\seccnt[0]_i_1_n_0 ));
  FDRE update_i_reg
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(update_i_reg_6),
        .Q(update_i_reg_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hACFFFFACAC0000AC)) 
    \wr_data[10]_i_1 
       (.I0(p_0_in[2]),
        .I1(rtc_0_rd_reg_o[2]),
        .I2(\refresh_reg[6]_inv_0 ),
        .I3(update_i_reg_6),
        .I4(update_i_reg_0),
        .I5(\wr_data_reg[13]_0 [0]),
        .O(\wr_data[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hACFFFFACAC0000AC)) 
    \wr_data[12]_i_1 
       (.I0(p_0_in[4]),
        .I1(rtc_0_rd_reg_o[4]),
        .I2(\refresh_reg[6]_inv_0 ),
        .I3(update_i_reg_6),
        .I4(update_i_reg_0),
        .I5(\wr_data_reg[13]_0 [1]),
        .O(\wr_data[12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hACFFFFACAC0000AC)) 
    \wr_data[13]_i_1__0 
       (.I0(p_0_in[5]),
        .I1(rtc_0_rd_reg_o[5]),
        .I2(\refresh_reg[6]_inv_0 ),
        .I3(update_i_reg_6),
        .I4(update_i_reg_0),
        .I5(\wr_data_reg[13]_0 [2]),
        .O(\wr_data[13]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hFEFFFFFE)) 
    \wr_data[14]_i_1 
       (.I0(\rd_data_o[7]_i_3_n_0 ),
        .I1(\rd_data_o[7]_i_4_n_0 ),
        .I2(\refresh_reg[6]_inv_0 ),
        .I3(update_i_reg_6),
        .I4(update_i_reg_0),
        .O(\wr_data[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \wr_data[14]_i_2 
       (.I0(update_i_reg_0),
        .I1(update_i_reg_6),
        .O(\wr_data[14]_i_2_n_0 ));
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA" *) 
  (* X_INTERFACE_MODE = "MASTER" *) 
  FDRE \wr_data_reg[0] 
       (.C(clk_peripheral),
        .CE(\wr_data[14]_i_1_n_0 ),
        .D(\wr_data_reg[11]_0 [0]),
        .Q(\wr_data_reg[14]_0 [0]),
        .R(1'b0));
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA" *) 
  (* X_INTERFACE_MODE = "MASTER" *) 
  FDRE \wr_data_reg[10] 
       (.C(clk_peripheral),
        .CE(\wr_data[14]_i_1_n_0 ),
        .D(\wr_data[10]_i_1_n_0 ),
        .Q(\wr_data_reg[14]_0 [10]),
        .R(1'b0));
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA" *) 
  (* X_INTERFACE_MODE = "MASTER" *) 
  FDRE \wr_data_reg[11] 
       (.C(clk_peripheral),
        .CE(\wr_data[14]_i_1_n_0 ),
        .D(\wr_data_reg[11]_0 [10]),
        .Q(\wr_data_reg[14]_0 [11]),
        .R(1'b0));
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA" *) 
  (* X_INTERFACE_MODE = "MASTER" *) 
  FDRE \wr_data_reg[12] 
       (.C(clk_peripheral),
        .CE(\wr_data[14]_i_1_n_0 ),
        .D(\wr_data[12]_i_1_n_0 ),
        .Q(\wr_data_reg[14]_0 [12]),
        .R(1'b0));
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA" *) 
  (* X_INTERFACE_MODE = "MASTER" *) 
  FDRE \wr_data_reg[13] 
       (.C(clk_peripheral),
        .CE(\wr_data[14]_i_1_n_0 ),
        .D(\wr_data[13]_i_1__0_n_0 ),
        .Q(\wr_data_reg[14]_0 [13]),
        .R(1'b0));
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA" *) 
  (* X_INTERFACE_MODE = "MASTER" *) 
  FDRE \wr_data_reg[14] 
       (.C(clk_peripheral),
        .CE(\wr_data[14]_i_1_n_0 ),
        .D(\wr_data[14]_i_2_n_0 ),
        .Q(\wr_data_reg[14]_0 [14]),
        .R(1'b0));
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA" *) 
  (* X_INTERFACE_MODE = "MASTER" *) 
  FDRE \wr_data_reg[1] 
       (.C(clk_peripheral),
        .CE(\wr_data[14]_i_1_n_0 ),
        .D(\wr_data_reg[11]_0 [1]),
        .Q(\wr_data_reg[14]_0 [1]),
        .R(1'b0));
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA" *) 
  (* X_INTERFACE_MODE = "MASTER" *) 
  FDRE \wr_data_reg[2] 
       (.C(clk_peripheral),
        .CE(\wr_data[14]_i_1_n_0 ),
        .D(\wr_data_reg[11]_0 [2]),
        .Q(\wr_data_reg[14]_0 [2]),
        .R(1'b0));
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA" *) 
  (* X_INTERFACE_MODE = "MASTER" *) 
  FDRE \wr_data_reg[3] 
       (.C(clk_peripheral),
        .CE(\wr_data[14]_i_1_n_0 ),
        .D(\wr_data_reg[11]_0 [3]),
        .Q(\wr_data_reg[14]_0 [3]),
        .R(1'b0));
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA" *) 
  (* X_INTERFACE_MODE = "MASTER" *) 
  FDRE \wr_data_reg[4] 
       (.C(clk_peripheral),
        .CE(\wr_data[14]_i_1_n_0 ),
        .D(\wr_data_reg[11]_0 [4]),
        .Q(\wr_data_reg[14]_0 [4]),
        .R(1'b0));
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA" *) 
  (* X_INTERFACE_MODE = "MASTER" *) 
  FDRE \wr_data_reg[5] 
       (.C(clk_peripheral),
        .CE(\wr_data[14]_i_1_n_0 ),
        .D(\wr_data_reg[11]_0 [5]),
        .Q(\wr_data_reg[14]_0 [5]),
        .R(1'b0));
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA" *) 
  (* X_INTERFACE_MODE = "MASTER" *) 
  FDRE \wr_data_reg[6] 
       (.C(clk_peripheral),
        .CE(\wr_data[14]_i_1_n_0 ),
        .D(\wr_data_reg[11]_0 [6]),
        .Q(\wr_data_reg[14]_0 [6]),
        .R(1'b0));
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA" *) 
  (* X_INTERFACE_MODE = "MASTER" *) 
  FDRE \wr_data_reg[7] 
       (.C(clk_peripheral),
        .CE(\wr_data[14]_i_1_n_0 ),
        .D(\wr_data_reg[11]_0 [7]),
        .Q(\wr_data_reg[14]_0 [7]),
        .R(1'b0));
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA" *) 
  (* X_INTERFACE_MODE = "MASTER" *) 
  FDRE \wr_data_reg[8] 
       (.C(clk_peripheral),
        .CE(\wr_data[14]_i_1_n_0 ),
        .D(\wr_data_reg[11]_0 [8]),
        .Q(\wr_data_reg[14]_0 [8]),
        .R(1'b0));
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA" *) 
  (* X_INTERFACE_MODE = "MASTER" *) 
  FDRE \wr_data_reg[9] 
       (.C(clk_peripheral),
        .CE(\wr_data[14]_i_1_n_0 ),
        .D(\wr_data_reg[11]_0 [9]),
        .Q(\wr_data_reg[14]_0 [9]),
        .R(1'b0));
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_write:1.0 fifo_write WR_EN" *) 
  FDRE wr_en_reg
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\wr_data[14]_i_1_n_0 ),
        .Q(wr_en),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "rtc" *) 
module zxnexys_zxrtc_0_0_rtc
   (sda_reg_0,
    scl_reg_0,
    i2c_rw_reg_0,
    update_t_reg_0,
    sda_o,
    D,
    Q,
    ack_reg_0,
    \tmp_reg[0]_0 ,
    \bcnt_reg[0]_0 ,
    \wr_reg_o_reg[3]_0 ,
    update_t_reg_1,
    \data_o_reg[0]_0 ,
    \wr_reg_o_reg[4]_0 ,
    \wr_reg_o_reg[4]_1 ,
    \wr_reg_o_reg[5]_0 ,
    \wr_reg_o_reg[5]_1 ,
    \wr_reg_o_reg[4]_2 ,
    \goreg_bm.dout_i_reg[13] ,
    \wr_reg_o_reg[5]_2 ,
    \wr_reg_o_reg[1]_0 ,
    \wr_reg_o_reg[5]_3 ,
    \goreg_bm.dout_i_reg[13]_0 ,
    \goreg_bm.dout_i_reg[13]_1 ,
    \wr_reg_o_reg[3]_1 ,
    \wr_reg_o_reg[4]_3 ,
    \goreg_bm.dout_i_reg[12] ,
    update_t_reg_2,
    update_t_reg_3,
    \wr_reg_o_reg[4]_4 ,
    \wr_reg_o_reg[3]_2 ,
    \guf.guf1.underflow_i_reg ,
    \wr_reg_o_reg[5]_4 ,
    \goreg_bm.dout_i_reg[11] ,
    \goreg_bm.dout_i_reg[10] ,
    \wr_reg_o_reg[5]_5 ,
    \wr_reg_o_reg[0]_0 ,
    \wr_reg_o_reg[3]_3 ,
    update_i_reg,
    \wr_reg_o_reg[3]_4 ,
    \goreg_bm.dout_i_reg[13]_2 ,
    \wr_reg_o_reg[5]_6 ,
    \wr_reg_o_reg[5]_7 ,
    \wr_reg_o_reg[5]_8 ,
    \goreg_bm.dout_i_reg[8] ,
    \wr_reg_o_reg[4]_5 ,
    \wr_reg_o_reg[3]_5 ,
    \wr_reg_o_reg[3]_6 ,
    \goreg_bm.dout_i_reg[13]_3 ,
    \wr_reg_o_reg[5]_9 ,
    \wr_reg_o_reg[4]_6 ,
    \goreg_bm.dout_i_reg[13]_4 ,
    \wr_reg_o_reg[3]_7 ,
    \goreg_bm.dout_i_reg[12]_0 ,
    \goreg_bm.dout_i_reg[12]_1 ,
    \goreg_bm.dout_i_reg[9] ,
    \wr_reg_o_reg[4]_7 ,
    \wr_reg_o_reg[5]_10 ,
    \wr_reg_o_reg[4]_8 ,
    \wr_reg_o_reg[1]_1 ,
    \goreg_bm.dout_i_reg[11]_0 ,
    \goreg_bm.dout_i_reg[11]_1 ,
    \data_o_reg[7]_0 ,
    \data_o_reg[7]_1 ,
    \goreg_bm.dout_i_reg[6] ,
    \goreg_bm.dout_i_reg[11]_2 ,
    \wr_reg_o_reg[5]_11 ,
    \wr_reg_o_reg[0]_1 ,
    E,
    \wr_reg_o_reg[3]_8 ,
    \wr_reg_o_reg[5]_12 ,
    \data_o_reg[4]_0 ,
    \goreg_bm.dout_i_reg[11]_3 ,
    \wr_reg_o_reg[5]_13 ,
    \goreg_bm.dout_i_reg[11]_4 ,
    \goreg_bm.dout_i_reg[11]_5 ,
    \wr_reg_o_reg[3]_9 ,
    \wr_reg_o_reg[4]_9 ,
    \wr_reg_o_reg[4]_10 ,
    \wr_reg_o_reg[4]_11 ,
    \goreg_bm.dout_i_reg[12]_2 ,
    \wr_reg_o_reg[4]_12 ,
    \data_o_reg[3]_0 ,
    \wr_reg_o_reg[2]_0 ,
    \data_o_reg[4]_1 ,
    \data_o_reg[0]_1 ,
    \data_o_reg[0]_2 ,
    \data_o_reg[0]_3 ,
    \data_o_reg[3]_1 ,
    \wr_reg_o_reg[2]_1 ,
    \data_o_reg[0]_4 ,
    \goreg_bm.dout_i_reg[0] ,
    \goreg_bm.dout_i_reg[1] ,
    \goreg_bm.dout_i_reg[2] ,
    \cnt_reg[2]_0 ,
    \bcnt_reg[1]_0 ,
    old_scl_reg_0,
    \cnt_reg[1]_0 ,
    \bcnt_reg[1]_1 ,
    ack14_out,
    \bcnt_reg[0]_1 ,
    \cnt_reg[0]_0 ,
    \wr_reg_o_reg[2]_2 ,
    \sda_sr_reg[1]_0 ,
    \scl_sr_reg[1]_0 ,
    clk_peripheral,
    sda_reg_1,
    scl_reg_1,
    i2c_rw_reg_1,
    update_t_reg_4,
    reset,
    sda_o_reg_0,
    \wr_data_reg[11] ,
    dout,
    \wr_data_reg[8] ,
    \wr_data_reg[11]_0 ,
    \data_reg[4][0] ,
    \data_reg[4][0]_0 ,
    underflow,
    \data_reg[20][0] ,
    \data_reg[62][0] ,
    \data_reg[62][0]_0 ,
    \data_reg[61][0] ,
    \data_reg[16][0] ,
    \data_reg[40][0] ,
    \data_reg[49][0] ,
    \data_reg[45][0] ,
    \data_reg[58][0] ,
    \data_reg[27][0] ,
    \data_reg[53][0] ,
    \data_reg[30][0] ,
    \data_reg[35][0] ,
    \data_reg[18][0] ,
    \data_reg[17][0] ,
    \data_reg[34][0] ,
    \data_reg[46][0] ,
    \data_reg[39][0] ,
    \data_reg[59][0] ,
    \data_reg[47][0] ,
    \data_reg[37][0] ,
    \data_reg[35][0]_0 ,
    \data_reg[8][0] ,
    \data_reg[19][0] ,
    \data_reg[19][0]_0 ,
    \data_reg[14][0] ,
    \data_reg[22][0] ,
    \data_reg[11][0] ,
    \data_reg[14][0]_0 ,
    \data_reg[47][0]_0 ,
    \data_reg[21][0] ,
    \data_reg[32][0] ,
    \data_reg[38][0] ,
    \data_reg[33][0] ,
    \data_reg[13][0] ,
    \data_reg[42][0] ,
    \data_reg[45][0]_0 ,
    \data_reg[33][0]_0 ,
    \data_reg[50][0] ,
    \data_reg[3][5] ,
    \data_reg[9][0] ,
    \data_reg[52][0] ,
    \data_reg[43][0] ,
    \data_reg[36][0] ,
    \data_reg[36][0]_0 ,
    \data_reg[12][0] ,
    \data_reg[3][5]_0 ,
    \data_reg[63][0] ,
    \data_reg[6][4] ,
    \data_reg[0][0] ,
    \data_reg[15][0] ,
    \data_reg[5][4] ,
    \data_reg[5][0] ,
    \data_reg[1][0] ,
    \data_reg[0][0]_0 ,
    \data_reg[0][3] ,
    \data_reg[2][0] ,
    \data_reg[2][0]_0 ,
    sda_o_reg_1,
    sda_i,
    scl_i);
  output sda_reg_0;
  output scl_reg_0;
  output i2c_rw_reg_0;
  output update_t_reg_0;
  output sda_o;
  output [5:0]D;
  output [2:0]Q;
  output ack_reg_0;
  output [0:0]\tmp_reg[0]_0 ;
  output \bcnt_reg[0]_0 ;
  output [10:0]\wr_reg_o_reg[3]_0 ;
  output update_t_reg_1;
  output \data_o_reg[0]_0 ;
  output [0:0]\wr_reg_o_reg[4]_0 ;
  output [0:0]\wr_reg_o_reg[4]_1 ;
  output [0:0]\wr_reg_o_reg[5]_0 ;
  output [0:0]\wr_reg_o_reg[5]_1 ;
  output [0:0]\wr_reg_o_reg[4]_2 ;
  output [0:0]\goreg_bm.dout_i_reg[13] ;
  output [0:0]\wr_reg_o_reg[5]_2 ;
  output [0:0]\wr_reg_o_reg[1]_0 ;
  output [0:0]\wr_reg_o_reg[5]_3 ;
  output [0:0]\goreg_bm.dout_i_reg[13]_0 ;
  output [0:0]\goreg_bm.dout_i_reg[13]_1 ;
  output [0:0]\wr_reg_o_reg[3]_1 ;
  output [0:0]\wr_reg_o_reg[4]_3 ;
  output [0:0]\goreg_bm.dout_i_reg[12] ;
  output [0:0]update_t_reg_2;
  output [0:0]update_t_reg_3;
  output [0:0]\wr_reg_o_reg[4]_4 ;
  output [0:0]\wr_reg_o_reg[3]_2 ;
  output [0:0]\guf.guf1.underflow_i_reg ;
  output [0:0]\wr_reg_o_reg[5]_4 ;
  output [0:0]\goreg_bm.dout_i_reg[11] ;
  output [0:0]\goreg_bm.dout_i_reg[10] ;
  output [0:0]\wr_reg_o_reg[5]_5 ;
  output [0:0]\wr_reg_o_reg[0]_0 ;
  output [0:0]\wr_reg_o_reg[3]_3 ;
  output [0:0]update_i_reg;
  output [0:0]\wr_reg_o_reg[3]_4 ;
  output [0:0]\goreg_bm.dout_i_reg[13]_2 ;
  output [0:0]\wr_reg_o_reg[5]_6 ;
  output \wr_reg_o_reg[5]_7 ;
  output [0:0]\wr_reg_o_reg[5]_8 ;
  output [0:0]\goreg_bm.dout_i_reg[8] ;
  output [0:0]\wr_reg_o_reg[4]_5 ;
  output [0:0]\wr_reg_o_reg[3]_5 ;
  output [0:0]\wr_reg_o_reg[3]_6 ;
  output [0:0]\goreg_bm.dout_i_reg[13]_3 ;
  output [0:0]\wr_reg_o_reg[5]_9 ;
  output [0:0]\wr_reg_o_reg[4]_6 ;
  output [0:0]\goreg_bm.dout_i_reg[13]_4 ;
  output [0:0]\wr_reg_o_reg[3]_7 ;
  output [0:0]\goreg_bm.dout_i_reg[12]_0 ;
  output [0:0]\goreg_bm.dout_i_reg[12]_1 ;
  output [0:0]\goreg_bm.dout_i_reg[9] ;
  output [0:0]\wr_reg_o_reg[4]_7 ;
  output [0:0]\wr_reg_o_reg[5]_10 ;
  output [0:0]\wr_reg_o_reg[4]_8 ;
  output \wr_reg_o_reg[1]_1 ;
  output [0:0]\goreg_bm.dout_i_reg[11]_0 ;
  output [0:0]\goreg_bm.dout_i_reg[11]_1 ;
  output [7:0]\data_o_reg[7]_0 ;
  output [4:0]\data_o_reg[7]_1 ;
  output \goreg_bm.dout_i_reg[6] ;
  output [0:0]\goreg_bm.dout_i_reg[11]_2 ;
  output [0:0]\wr_reg_o_reg[5]_11 ;
  output [0:0]\wr_reg_o_reg[0]_1 ;
  output [0:0]E;
  output [0:0]\wr_reg_o_reg[3]_8 ;
  output \wr_reg_o_reg[5]_12 ;
  output [1:0]\data_o_reg[4]_0 ;
  output \goreg_bm.dout_i_reg[11]_3 ;
  output \wr_reg_o_reg[5]_13 ;
  output \goreg_bm.dout_i_reg[11]_4 ;
  output \goreg_bm.dout_i_reg[11]_5 ;
  output [0:0]\wr_reg_o_reg[3]_9 ;
  output [0:0]\wr_reg_o_reg[4]_9 ;
  output [0:0]\wr_reg_o_reg[4]_10 ;
  output \wr_reg_o_reg[4]_11 ;
  output \goreg_bm.dout_i_reg[12]_2 ;
  output \wr_reg_o_reg[4]_12 ;
  output \data_o_reg[3]_0 ;
  output \wr_reg_o_reg[2]_0 ;
  output \data_o_reg[4]_1 ;
  output \data_o_reg[0]_1 ;
  output \data_o_reg[0]_2 ;
  output \data_o_reg[0]_3 ;
  output \data_o_reg[3]_1 ;
  output \wr_reg_o_reg[2]_1 ;
  output \data_o_reg[0]_4 ;
  output \goreg_bm.dout_i_reg[0] ;
  output \goreg_bm.dout_i_reg[1] ;
  output \goreg_bm.dout_i_reg[2] ;
  output [2:0]\cnt_reg[2]_0 ;
  output \bcnt_reg[1]_0 ;
  output old_scl_reg_0;
  output \cnt_reg[1]_0 ;
  output \bcnt_reg[1]_1 ;
  output ack14_out;
  output \bcnt_reg[0]_1 ;
  output \cnt_reg[0]_0 ;
  output \wr_reg_o_reg[2]_2 ;
  output [1:0]\sda_sr_reg[1]_0 ;
  output [1:0]\scl_sr_reg[1]_0 ;
  input clk_peripheral;
  input sda_reg_1;
  input scl_reg_1;
  input i2c_rw_reg_1;
  input update_t_reg_4;
  input reset;
  input sda_o_reg_0;
  input \wr_data_reg[11] ;
  input [13:0]dout;
  input [2:0]\wr_data_reg[8] ;
  input [0:0]\wr_data_reg[11]_0 ;
  input \data_reg[4][0] ;
  input \data_reg[4][0]_0 ;
  input underflow;
  input \data_reg[20][0] ;
  input \data_reg[62][0] ;
  input \data_reg[62][0]_0 ;
  input \data_reg[61][0] ;
  input \data_reg[16][0] ;
  input \data_reg[40][0] ;
  input \data_reg[49][0] ;
  input \data_reg[45][0] ;
  input \data_reg[58][0] ;
  input \data_reg[27][0] ;
  input \data_reg[53][0] ;
  input \data_reg[30][0] ;
  input \data_reg[35][0] ;
  input \data_reg[18][0] ;
  input \data_reg[17][0] ;
  input \data_reg[34][0] ;
  input \data_reg[46][0] ;
  input \data_reg[39][0] ;
  input \data_reg[59][0] ;
  input \data_reg[47][0] ;
  input \data_reg[37][0] ;
  input \data_reg[35][0]_0 ;
  input \data_reg[8][0] ;
  input \data_reg[19][0] ;
  input \data_reg[19][0]_0 ;
  input \data_reg[14][0] ;
  input \data_reg[22][0] ;
  input \data_reg[11][0] ;
  input \data_reg[14][0]_0 ;
  input \data_reg[47][0]_0 ;
  input \data_reg[21][0] ;
  input \data_reg[32][0] ;
  input \data_reg[38][0] ;
  input \data_reg[33][0] ;
  input \data_reg[13][0] ;
  input \data_reg[42][0] ;
  input \data_reg[45][0]_0 ;
  input \data_reg[33][0]_0 ;
  input \data_reg[50][0] ;
  input \data_reg[3][5] ;
  input \data_reg[9][0] ;
  input \data_reg[52][0] ;
  input \data_reg[43][0] ;
  input \data_reg[36][0] ;
  input \data_reg[36][0]_0 ;
  input \data_reg[12][0] ;
  input \data_reg[3][5]_0 ;
  input \data_reg[63][0] ;
  input [1:0]\data_reg[6][4] ;
  input \data_reg[0][0] ;
  input \data_reg[15][0] ;
  input \data_reg[5][4] ;
  input \data_reg[5][0] ;
  input [0:0]\data_reg[1][0] ;
  input [0:0]\data_reg[0][0]_0 ;
  input \data_reg[0][3] ;
  input \data_reg[2][0] ;
  input \data_reg[2][0]_0 ;
  input sda_o_reg_1;
  input sda_i;
  input scl_i;

  wire [5:0]D;
  wire [0:0]E;
  wire [2:0]Q;
  wire ack;
  wire ack14_out;
  wire ack_i_1_n_0;
  wire ack_reg_0;
  wire [10:0]bcnt;
  wire \bcnt[10]_i_1_n_0 ;
  wire \bcnt[10]_i_2_n_0 ;
  wire \bcnt[10]_i_5_n_0 ;
  wire \bcnt[10]_i_6_n_0 ;
  wire \bcnt[5]_i_2_n_0 ;
  wire \bcnt[8]_i_2_n_0 ;
  wire \bcnt[8]_i_3_n_0 ;
  wire \bcnt_reg[0]_0 ;
  wire \bcnt_reg[0]_1 ;
  wire \bcnt_reg[1]_0 ;
  wire \bcnt_reg[1]_1 ;
  wire clk_peripheral;
  wire [3:3]cnt;
  wire \cnt[0]_i_1_n_0 ;
  wire \cnt[0]_i_2_n_0 ;
  wire \cnt[1]_i_1_n_0 ;
  wire \cnt[2]_i_1_n_0 ;
  wire \cnt[3]_i_1_n_0 ;
  wire \cnt[3]_i_2_n_0 ;
  wire \cnt[3]_i_3_n_0 ;
  wire \cnt[3]_i_5_n_0 ;
  wire \cnt[3]_i_6_n_0 ;
  wire \cnt[3]_i_7_n_0 ;
  wire \cnt_reg[0]_0 ;
  wire \cnt_reg[1]_0 ;
  wire [2:0]\cnt_reg[2]_0 ;
  wire \data[10][7]_i_2_n_0 ;
  wire \data[11][7]_i_2_n_0 ;
  wire \data[11][7]_i_4_n_0 ;
  wire \data[12][7]_i_2_n_0 ;
  wire \data[13][7]_i_2_n_0 ;
  wire \data[14][7]_i_2_n_0 ;
  wire \data[17][7]_i_3_n_0 ;
  wire \data[18][7]_i_2_n_0 ;
  wire \data[19][7]_i_3_n_0 ;
  wire \data[20][7]_i_2_n_0 ;
  wire \data[20][7]_i_3_n_0 ;
  wire \data[22][7]_i_2_n_0 ;
  wire \data[23][7]_i_2_n_0 ;
  wire \data[23][7]_i_3_n_0 ;
  wire \data[24][7]_i_2_n_0 ;
  wire \data[25][7]_i_2_n_0 ;
  wire \data[26][7]_i_4_n_0 ;
  wire \data[28][7]_i_3_n_0 ;
  wire \data[29][7]_i_2_n_0 ;
  wire \data[30][7]_i_2_n_0 ;
  wire \data[32][7]_i_3_n_0 ;
  wire \data[34][7]_i_3_n_0 ;
  wire \data[36][7]_i_4_n_0 ;
  wire \data[37][7]_i_3_n_0 ;
  wire \data[38][7]_i_2_n_0 ;
  wire \data[3][7]_i_3_n_0 ;
  wire \data[3][7]_i_4_n_0 ;
  wire \data[41][7]_i_2_n_0 ;
  wire \data[42][7]_i_2_n_0 ;
  wire \data[43][7]_i_2_n_0 ;
  wire \data[44][7]_i_2_n_0 ;
  wire \data[44][7]_i_3_n_0 ;
  wire \data[44][7]_i_4_n_0 ;
  wire \data[46][7]_i_3_n_0 ;
  wire \data[47][7]_i_2_n_0 ;
  wire \data[48][7]_i_2_n_0 ;
  wire \data[48][7]_i_4_n_0 ;
  wire \data[49][7]_i_2_n_0 ;
  wire \data[4][3]_i_11_n_0 ;
  wire \data[4][5]_i_8_n_0 ;
  wire \data[51][7]_i_2_n_0 ;
  wire \data[52][7]_i_2_n_0 ;
  wire \data[52][7]_i_3_n_0 ;
  wire \data[52][7]_i_5_n_0 ;
  wire \data[53][7]_i_3_n_0 ;
  wire \data[53][7]_i_4_n_0 ;
  wire \data[53][7]_i_5_n_0 ;
  wire \data[54][7]_i_3_n_0 ;
  wire \data[54][7]_i_4_n_0 ;
  wire \data[55][7]_i_2_n_0 ;
  wire \data[56][7]_i_4_n_0 ;
  wire \data[57][7]_i_3_n_0 ;
  wire \data[58][7]_i_4_n_0 ;
  wire \data[58][7]_i_5_n_0 ;
  wire \data[59][7]_i_2_n_0 ;
  wire \data[60][7]_i_2_n_0 ;
  wire \data[60][7]_i_3_n_0 ;
  wire \data[61][7]_i_2_n_0 ;
  wire \data[61][7]_i_3_n_0 ;
  wire \data[62][7]_i_2_n_0 ;
  wire \data[63][7]_i_2_n_0 ;
  wire \data_o_reg[0]_0 ;
  wire \data_o_reg[0]_1 ;
  wire \data_o_reg[0]_2 ;
  wire \data_o_reg[0]_3 ;
  wire \data_o_reg[0]_4 ;
  wire \data_o_reg[3]_0 ;
  wire \data_o_reg[3]_1 ;
  wire [1:0]\data_o_reg[4]_0 ;
  wire \data_o_reg[4]_1 ;
  wire [7:0]\data_o_reg[7]_0 ;
  wire [4:0]\data_o_reg[7]_1 ;
  wire \data_reg[0][0] ;
  wire [0:0]\data_reg[0][0]_0 ;
  wire \data_reg[0][3] ;
  wire \data_reg[11][0] ;
  wire \data_reg[12][0] ;
  wire \data_reg[13][0] ;
  wire \data_reg[14][0] ;
  wire \data_reg[14][0]_0 ;
  wire \data_reg[15][0] ;
  wire \data_reg[16][0] ;
  wire \data_reg[17][0] ;
  wire \data_reg[18][0] ;
  wire \data_reg[19][0] ;
  wire \data_reg[19][0]_0 ;
  wire [0:0]\data_reg[1][0] ;
  wire \data_reg[20][0] ;
  wire \data_reg[21][0] ;
  wire \data_reg[22][0] ;
  wire \data_reg[27][0] ;
  wire \data_reg[2][0] ;
  wire \data_reg[2][0]_0 ;
  wire \data_reg[30][0] ;
  wire \data_reg[32][0] ;
  wire \data_reg[33][0] ;
  wire \data_reg[33][0]_0 ;
  wire \data_reg[34][0] ;
  wire \data_reg[35][0] ;
  wire \data_reg[35][0]_0 ;
  wire \data_reg[36][0] ;
  wire \data_reg[36][0]_0 ;
  wire \data_reg[37][0] ;
  wire \data_reg[38][0] ;
  wire \data_reg[39][0] ;
  wire \data_reg[3][5] ;
  wire \data_reg[3][5]_0 ;
  wire \data_reg[40][0] ;
  wire \data_reg[42][0] ;
  wire \data_reg[43][0] ;
  wire \data_reg[45][0] ;
  wire \data_reg[45][0]_0 ;
  wire \data_reg[46][0] ;
  wire \data_reg[47][0] ;
  wire \data_reg[47][0]_0 ;
  wire \data_reg[49][0] ;
  wire \data_reg[4][0] ;
  wire \data_reg[4][0]_0 ;
  wire \data_reg[50][0] ;
  wire \data_reg[52][0] ;
  wire \data_reg[53][0] ;
  wire \data_reg[58][0] ;
  wire \data_reg[59][0] ;
  wire \data_reg[5][0] ;
  wire \data_reg[5][4] ;
  wire \data_reg[61][0] ;
  wire \data_reg[62][0] ;
  wire \data_reg[62][0]_0 ;
  wire \data_reg[63][0] ;
  wire [1:0]\data_reg[6][4] ;
  wire \data_reg[8][0] ;
  wire \data_reg[9][0] ;
  wire [13:0]dout;
  wire \goreg_bm.dout_i_reg[0] ;
  wire [0:0]\goreg_bm.dout_i_reg[10] ;
  wire [0:0]\goreg_bm.dout_i_reg[11] ;
  wire [0:0]\goreg_bm.dout_i_reg[11]_0 ;
  wire [0:0]\goreg_bm.dout_i_reg[11]_1 ;
  wire [0:0]\goreg_bm.dout_i_reg[11]_2 ;
  wire \goreg_bm.dout_i_reg[11]_3 ;
  wire \goreg_bm.dout_i_reg[11]_4 ;
  wire \goreg_bm.dout_i_reg[11]_5 ;
  wire [0:0]\goreg_bm.dout_i_reg[12] ;
  wire [0:0]\goreg_bm.dout_i_reg[12]_0 ;
  wire [0:0]\goreg_bm.dout_i_reg[12]_1 ;
  wire \goreg_bm.dout_i_reg[12]_2 ;
  wire [0:0]\goreg_bm.dout_i_reg[13] ;
  wire [0:0]\goreg_bm.dout_i_reg[13]_0 ;
  wire [0:0]\goreg_bm.dout_i_reg[13]_1 ;
  wire [0:0]\goreg_bm.dout_i_reg[13]_2 ;
  wire [0:0]\goreg_bm.dout_i_reg[13]_3 ;
  wire [0:0]\goreg_bm.dout_i_reg[13]_4 ;
  wire \goreg_bm.dout_i_reg[1] ;
  wire \goreg_bm.dout_i_reg[2] ;
  wire \goreg_bm.dout_i_reg[6] ;
  wire [0:0]\goreg_bm.dout_i_reg[8] ;
  wire [0:0]\goreg_bm.dout_i_reg[9] ;
  wire [0:0]\guf.guf1.underflow_i_reg ;
  wire i2c_rw_reg_0;
  wire i2c_rw_reg_1;
  wire old_scl;
  wire old_scl_reg_0;
  wire old_sda;
  wire [10:0]p_1_in;
  wire p_1_in_0;
  wire \ptr[0]_i_1_n_0 ;
  wire \ptr[1]_i_1_n_0 ;
  wire \ptr[1]_i_2_n_0 ;
  wire \ptr[2]_i_1_n_0 ;
  wire \ptr[2]_i_2_n_0 ;
  wire \ptr[2]_i_3_n_0 ;
  wire \ptr[3]_i_1_n_0 ;
  wire \ptr[3]_i_2_n_0 ;
  wire \ptr[3]_i_3_n_0 ;
  wire \ptr[3]_i_4_n_0 ;
  wire \ptr[3]_i_5_n_0 ;
  wire \ptr[3]_i_6_n_0 ;
  wire \ptr[4]_i_1_n_0 ;
  wire \ptr[4]_i_2_n_0 ;
  wire \ptr[4]_i_3_n_0 ;
  wire \ptr[5]_i_1_n_0 ;
  wire \ptr[5]_i_2_n_0 ;
  wire \ptr[5]_i_3_n_0 ;
  wire reset;
  wire [2:0]rtc_0_data_o;
  wire [3:0]rtc_0_wr_reg_o;
  wire scl_i;
  wire scl_reg_0;
  wire scl_reg_1;
  wire [1:0]\scl_sr_reg[1]_0 ;
  wire sda_i;
  wire sda_o;
  wire sda_o_i_10_n_0;
  wire sda_o_i_13_n_0;
  wire sda_o_i_14_n_0;
  wire sda_o_i_8_n_0;
  wire sda_o_i_9_n_0;
  wire sda_o_reg_0;
  wire sda_o_reg_1;
  wire sda_reg_0;
  wire sda_reg_1;
  wire [1:0]\sda_sr_reg[1]_0 ;
  wire [7:1]tmp;
  wire \tmp[7]_i_2_n_0 ;
  wire tmp_1;
  wire [0:0]\tmp_reg[0]_0 ;
  wire underflow;
  wire [0:0]update_i_reg;
  wire update_t2_out;
  wire update_t_reg_0;
  wire update_t_reg_1;
  wire [0:0]update_t_reg_2;
  wire [0:0]update_t_reg_3;
  wire update_t_reg_4;
  wire \wr_data_reg[11] ;
  wire [0:0]\wr_data_reg[11]_0 ;
  wire [2:0]\wr_data_reg[8] ;
  wire [0:0]\wr_reg_o_reg[0]_0 ;
  wire [0:0]\wr_reg_o_reg[0]_1 ;
  wire [0:0]\wr_reg_o_reg[1]_0 ;
  wire \wr_reg_o_reg[1]_1 ;
  wire \wr_reg_o_reg[2]_0 ;
  wire \wr_reg_o_reg[2]_1 ;
  wire \wr_reg_o_reg[2]_2 ;
  wire [10:0]\wr_reg_o_reg[3]_0 ;
  wire [0:0]\wr_reg_o_reg[3]_1 ;
  wire [0:0]\wr_reg_o_reg[3]_2 ;
  wire [0:0]\wr_reg_o_reg[3]_3 ;
  wire [0:0]\wr_reg_o_reg[3]_4 ;
  wire [0:0]\wr_reg_o_reg[3]_5 ;
  wire [0:0]\wr_reg_o_reg[3]_6 ;
  wire [0:0]\wr_reg_o_reg[3]_7 ;
  wire [0:0]\wr_reg_o_reg[3]_8 ;
  wire [0:0]\wr_reg_o_reg[3]_9 ;
  wire [0:0]\wr_reg_o_reg[4]_0 ;
  wire [0:0]\wr_reg_o_reg[4]_1 ;
  wire [0:0]\wr_reg_o_reg[4]_10 ;
  wire \wr_reg_o_reg[4]_11 ;
  wire \wr_reg_o_reg[4]_12 ;
  wire [0:0]\wr_reg_o_reg[4]_2 ;
  wire [0:0]\wr_reg_o_reg[4]_3 ;
  wire [0:0]\wr_reg_o_reg[4]_4 ;
  wire [0:0]\wr_reg_o_reg[4]_5 ;
  wire [0:0]\wr_reg_o_reg[4]_6 ;
  wire [0:0]\wr_reg_o_reg[4]_7 ;
  wire [0:0]\wr_reg_o_reg[4]_8 ;
  wire [0:0]\wr_reg_o_reg[4]_9 ;
  wire [0:0]\wr_reg_o_reg[5]_0 ;
  wire [0:0]\wr_reg_o_reg[5]_1 ;
  wire [0:0]\wr_reg_o_reg[5]_10 ;
  wire [0:0]\wr_reg_o_reg[5]_11 ;
  wire \wr_reg_o_reg[5]_12 ;
  wire \wr_reg_o_reg[5]_13 ;
  wire [0:0]\wr_reg_o_reg[5]_2 ;
  wire [0:0]\wr_reg_o_reg[5]_3 ;
  wire [0:0]\wr_reg_o_reg[5]_4 ;
  wire [0:0]\wr_reg_o_reg[5]_5 ;
  wire [0:0]\wr_reg_o_reg[5]_6 ;
  wire \wr_reg_o_reg[5]_7 ;
  wire [0:0]\wr_reg_o_reg[5]_8 ;
  wire [0:0]\wr_reg_o_reg[5]_9 ;

  LUT4 #(
    .INIT(16'h4F44)) 
    ack_i_1
       (.I0(ack14_out),
        .I1(ack),
        .I2(reset),
        .I3(\bcnt_reg[1]_0 ),
        .O(ack_i_1_n_0));
  FDRE ack_reg
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(ack_i_1_n_0),
        .Q(ack),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \bcnt[0]_i_1 
       (.I0(ack_reg_0),
        .I1(bcnt[0]),
        .O(p_1_in[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \bcnt[10]_i_1 
       (.I0(\bcnt_reg[1]_0 ),
        .I1(reset),
        .O(\bcnt[10]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hAABA)) 
    \bcnt[10]_i_2 
       (.I0(ack14_out),
        .I1(reset),
        .I2(ack_reg_0),
        .I3(\bcnt[10]_i_5_n_0 ),
        .O(\bcnt[10]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT5 #(
    .INIT(32'h40444040)) 
    \bcnt[10]_i_3 
       (.I0(\bcnt[10]_i_5_n_0 ),
        .I1(ack_reg_0),
        .I2(bcnt[10]),
        .I3(\bcnt[10]_i_6_n_0 ),
        .I4(bcnt[9]),
        .O(p_1_in[10]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT5 #(
    .INIT(32'h00004000)) 
    \bcnt[10]_i_4 
       (.I0(sda_reg_0),
        .I1(old_sda),
        .I2(scl_reg_0),
        .I3(old_scl),
        .I4(reset),
        .O(ack14_out));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \bcnt[10]_i_5 
       (.I0(\bcnt[8]_i_3_n_0 ),
        .I1(bcnt[9]),
        .I2(bcnt[8]),
        .I3(bcnt[7]),
        .I4(bcnt[6]),
        .I5(bcnt[10]),
        .O(\bcnt[10]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \bcnt[10]_i_6 
       (.I0(bcnt[7]),
        .I1(bcnt[6]),
        .I2(\bcnt[8]_i_3_n_0 ),
        .I3(bcnt[8]),
        .O(\bcnt[10]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \bcnt[1]_i_1 
       (.I0(ack_reg_0),
        .I1(bcnt[1]),
        .I2(bcnt[0]),
        .O(p_1_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT4 #(
    .INIT(16'h2A80)) 
    \bcnt[2]_i_1 
       (.I0(ack_reg_0),
        .I1(bcnt[0]),
        .I2(bcnt[1]),
        .I3(bcnt[2]),
        .O(p_1_in[2]));
  LUT6 #(
    .INIT(64'h0444444440000000)) 
    \bcnt[3]_i_1 
       (.I0(\bcnt[10]_i_5_n_0 ),
        .I1(ack_reg_0),
        .I2(bcnt[1]),
        .I3(bcnt[0]),
        .I4(bcnt[2]),
        .I5(bcnt[3]),
        .O(p_1_in[3]));
  LUT6 #(
    .INIT(64'h2AAAAAAA80000000)) 
    \bcnt[4]_i_1 
       (.I0(ack_reg_0),
        .I1(bcnt[2]),
        .I2(bcnt[0]),
        .I3(bcnt[1]),
        .I4(bcnt[3]),
        .I5(bcnt[4]),
        .O(p_1_in[4]));
  LUT3 #(
    .INIT(8'h82)) 
    \bcnt[5]_i_1 
       (.I0(ack_reg_0),
        .I1(\bcnt[5]_i_2_n_0 ),
        .I2(bcnt[5]),
        .O(p_1_in[5]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \bcnt[5]_i_2 
       (.I0(bcnt[3]),
        .I1(bcnt[1]),
        .I2(bcnt[0]),
        .I3(bcnt[2]),
        .I4(bcnt[4]),
        .O(\bcnt[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT4 #(
    .INIT(16'h0C80)) 
    \bcnt[6]_i_1 
       (.I0(\bcnt[8]_i_2_n_0 ),
        .I1(ack_reg_0),
        .I2(\bcnt[8]_i_3_n_0 ),
        .I3(bcnt[6]),
        .O(p_1_in[6]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT5 #(
    .INIT(32'h08CC8000)) 
    \bcnt[7]_i_1 
       (.I0(\bcnt[8]_i_2_n_0 ),
        .I1(ack_reg_0),
        .I2(bcnt[6]),
        .I3(\bcnt[8]_i_3_n_0 ),
        .I4(bcnt[7]),
        .O(p_1_in[7]));
  LUT6 #(
    .INIT(64'h0A8A8A8A80000000)) 
    \bcnt[8]_i_1 
       (.I0(ack_reg_0),
        .I1(\bcnt[8]_i_2_n_0 ),
        .I2(\bcnt[8]_i_3_n_0 ),
        .I3(bcnt[7]),
        .I4(bcnt[6]),
        .I5(bcnt[8]),
        .O(p_1_in[8]));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \bcnt[8]_i_2 
       (.I0(bcnt[10]),
        .I1(bcnt[6]),
        .I2(bcnt[7]),
        .I3(bcnt[8]),
        .I4(bcnt[9]),
        .O(\bcnt[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \bcnt[8]_i_3 
       (.I0(bcnt[5]),
        .I1(bcnt[4]),
        .I2(bcnt[2]),
        .I3(bcnt[0]),
        .I4(bcnt[1]),
        .I5(bcnt[3]),
        .O(\bcnt[8]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT4 #(
    .INIT(16'h2002)) 
    \bcnt[9]_i_1 
       (.I0(ack_reg_0),
        .I1(\bcnt[10]_i_5_n_0 ),
        .I2(\bcnt[10]_i_6_n_0 ),
        .I3(bcnt[9]),
        .O(p_1_in[9]));
  FDSE #(
    .INIT(1'b0)) 
    \bcnt_reg[0] 
       (.C(clk_peripheral),
        .CE(\bcnt[10]_i_2_n_0 ),
        .D(p_1_in[0]),
        .Q(bcnt[0]),
        .S(\bcnt[10]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \bcnt_reg[10] 
       (.C(clk_peripheral),
        .CE(\bcnt[10]_i_2_n_0 ),
        .D(p_1_in[10]),
        .Q(bcnt[10]),
        .R(\bcnt[10]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \bcnt_reg[1] 
       (.C(clk_peripheral),
        .CE(\bcnt[10]_i_2_n_0 ),
        .D(p_1_in[1]),
        .Q(bcnt[1]),
        .R(\bcnt[10]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \bcnt_reg[2] 
       (.C(clk_peripheral),
        .CE(\bcnt[10]_i_2_n_0 ),
        .D(p_1_in[2]),
        .Q(bcnt[2]),
        .R(\bcnt[10]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \bcnt_reg[3] 
       (.C(clk_peripheral),
        .CE(\bcnt[10]_i_2_n_0 ),
        .D(p_1_in[3]),
        .Q(bcnt[3]),
        .R(\bcnt[10]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \bcnt_reg[4] 
       (.C(clk_peripheral),
        .CE(\bcnt[10]_i_2_n_0 ),
        .D(p_1_in[4]),
        .Q(bcnt[4]),
        .R(\bcnt[10]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \bcnt_reg[5] 
       (.C(clk_peripheral),
        .CE(\bcnt[10]_i_2_n_0 ),
        .D(p_1_in[5]),
        .Q(bcnt[5]),
        .R(\bcnt[10]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \bcnt_reg[6] 
       (.C(clk_peripheral),
        .CE(\bcnt[10]_i_2_n_0 ),
        .D(p_1_in[6]),
        .Q(bcnt[6]),
        .R(\bcnt[10]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \bcnt_reg[7] 
       (.C(clk_peripheral),
        .CE(\bcnt[10]_i_2_n_0 ),
        .D(p_1_in[7]),
        .Q(bcnt[7]),
        .R(\bcnt[10]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \bcnt_reg[8] 
       (.C(clk_peripheral),
        .CE(\bcnt[10]_i_2_n_0 ),
        .D(p_1_in[8]),
        .Q(bcnt[8]),
        .R(\bcnt[10]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \bcnt_reg[9] 
       (.C(clk_peripheral),
        .CE(\bcnt[10]_i_2_n_0 ),
        .D(p_1_in[9]),
        .Q(bcnt[9]),
        .R(\bcnt[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000001F1F1F001F)) 
    \cnt[0]_i_1 
       (.I0(ack),
        .I1(\cnt[3]_i_7_n_0 ),
        .I2(\cnt[3]_i_6_n_0 ),
        .I3(\cnt[0]_i_2_n_0 ),
        .I4(\tmp[7]_i_2_n_0 ),
        .I5(\cnt_reg[2]_0 [0]),
        .O(\cnt[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \cnt[0]_i_2 
       (.I0(old_scl),
        .I1(scl_reg_0),
        .I2(sda_reg_0),
        .I3(old_sda),
        .O(\cnt[0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFEEFEEEE)) 
    \cnt[1]_i_1 
       (.I0(\bcnt_reg[1]_0 ),
        .I1(ack_reg_0),
        .I2(\cnt_reg[2]_0 [1]),
        .I3(\cnt_reg[2]_0 [0]),
        .I4(\tmp[7]_i_2_n_0 ),
        .O(\cnt[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8888888888888808)) 
    \cnt[1]_i_2 
       (.I0(\cnt[3]_i_6_n_0 ),
        .I1(ack),
        .I2(sda_o_i_10_n_0),
        .I3(bcnt[1]),
        .I4(bcnt[2]),
        .I5(bcnt[0]),
        .O(ack_reg_0));
  LUT6 #(
    .INIT(64'h4444440000000040)) 
    \cnt[2]_i_1 
       (.I0(old_scl),
        .I1(scl_reg_0),
        .I2(cnt),
        .I3(\cnt_reg[2]_0 [1]),
        .I4(\cnt_reg[2]_0 [0]),
        .I5(\cnt_reg[2]_0 [2]),
        .O(\cnt[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF6000)) 
    \cnt[3]_i_1 
       (.I0(old_sda),
        .I1(sda_reg_0),
        .I2(scl_reg_0),
        .I3(old_scl),
        .I4(\tmp[7]_i_2_n_0 ),
        .I5(\cnt[3]_i_3_n_0 ),
        .O(\cnt[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAAFEFAF)) 
    \cnt[3]_i_2 
       (.I0(\bcnt_reg[1]_0 ),
        .I1(ack),
        .I2(\cnt[3]_i_5_n_0 ),
        .I3(\cnt[3]_i_6_n_0 ),
        .I4(\cnt[3]_i_7_n_0 ),
        .O(\cnt[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA00000008)) 
    \cnt[3]_i_3 
       (.I0(\cnt[3]_i_6_n_0 ),
        .I1(sda_o_i_10_n_0),
        .I2(bcnt[1]),
        .I3(bcnt[2]),
        .I4(bcnt[0]),
        .I5(ack),
        .O(\cnt[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000400000000)) 
    \cnt[3]_i_4 
       (.I0(sda_o_i_9_n_0),
        .I1(sda_o_i_10_n_0),
        .I2(bcnt[1]),
        .I3(bcnt[2]),
        .I4(bcnt[0]),
        .I5(\cnt[3]_i_6_n_0 ),
        .O(\bcnt_reg[1]_0 ));
  LUT6 #(
    .INIT(64'h5556FFFF55560000)) 
    \cnt[3]_i_5 
       (.I0(cnt),
        .I1(\cnt_reg[2]_0 [1]),
        .I2(\cnt_reg[2]_0 [0]),
        .I3(\cnt_reg[2]_0 [2]),
        .I4(\tmp[7]_i_2_n_0 ),
        .I5(\cnt[0]_i_2_n_0 ),
        .O(\cnt[3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000400)) 
    \cnt[3]_i_6 
       (.I0(scl_reg_0),
        .I1(old_scl),
        .I2(\cnt_reg[2]_0 [1]),
        .I3(\cnt_reg[2]_0 [0]),
        .I4(cnt),
        .I5(\cnt_reg[2]_0 [2]),
        .O(\cnt[3]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    \cnt[3]_i_7 
       (.I0(sda_o_i_10_n_0),
        .I1(bcnt[1]),
        .I2(bcnt[2]),
        .I3(bcnt[0]),
        .O(\cnt[3]_i_7_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_reg[0] 
       (.C(clk_peripheral),
        .CE(\cnt[3]_i_1_n_0 ),
        .D(\cnt[0]_i_1_n_0 ),
        .Q(\cnt_reg[2]_0 [0]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_reg[1] 
       (.C(clk_peripheral),
        .CE(\cnt[3]_i_1_n_0 ),
        .D(\cnt[1]_i_1_n_0 ),
        .Q(\cnt_reg[2]_0 [1]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_reg[2] 
       (.C(clk_peripheral),
        .CE(\cnt[3]_i_1_n_0 ),
        .D(\cnt[2]_i_1_n_0 ),
        .Q(\cnt_reg[2]_0 [2]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_reg[3] 
       (.C(clk_peripheral),
        .CE(\cnt[3]_i_1_n_0 ),
        .D(\cnt[3]_i_2_n_0 ),
        .Q(cnt),
        .R(reset));
  LUT6 #(
    .INIT(64'h0FCCAAAAAAAA0FCC)) 
    \data[0][0]_i_1 
       (.I0(rtc_0_data_o[0]),
        .I1(dout[0]),
        .I2(\data_reg[0][0]_0 ),
        .I3(underflow),
        .I4(\wr_data_reg[11] ),
        .I5(update_t_reg_0),
        .O(\data_o_reg[0]_3 ));
  LUT2 #(
    .INIT(4'hB)) 
    \data[0][3]_i_1 
       (.I0(\goreg_bm.dout_i_reg[11]_5 ),
        .I1(\data_reg[0][0] ),
        .O(\goreg_bm.dout_i_reg[11]_4 ));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT4 #(
    .INIT(16'hEB28)) 
    \data[0][3]_i_2 
       (.I0(\data_o_reg[7]_1 [0]),
        .I1(update_t_reg_0),
        .I2(\wr_data_reg[11] ),
        .I3(\data_reg[0][3] ),
        .O(\data_o_reg[3]_1 ));
  LUT6 #(
    .INIT(64'h0010FF1000100010)) 
    \data[0][3]_i_3 
       (.I0(dout[11]),
        .I1(dout[8]),
        .I2(\data_reg[8][0] ),
        .I3(update_t_reg_1),
        .I4(Q[0]),
        .I5(\data[4][3]_i_11_n_0 ),
        .O(\goreg_bm.dout_i_reg[11]_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00080000)) 
    \data[10][7]_i_1 
       (.I0(rtc_0_wr_reg_o[3]),
        .I1(rtc_0_wr_reg_o[1]),
        .I2(Q[0]),
        .I3(rtc_0_wr_reg_o[0]),
        .I4(\data[11][7]_i_4_n_0 ),
        .I5(\data[10][7]_i_2_n_0 ),
        .O(\wr_reg_o_reg[3]_4 ));
  LUT6 #(
    .INIT(64'h0000000000400000)) 
    \data[10][7]_i_2 
       (.I0(update_t_reg_1),
        .I1(dout[9]),
        .I2(dout[11]),
        .I3(dout[8]),
        .I4(\data_reg[14][0]_0 ),
        .I5(\data_reg[19][0] ),
        .O(\data[10][7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h44444F4444444444)) 
    \data[11][7]_i_1 
       (.I0(\data[11][7]_i_2_n_0 ),
        .I1(\data_reg[11][0] ),
        .I2(\data[3][7]_i_4_n_0 ),
        .I3(rtc_0_wr_reg_o[3]),
        .I4(Q[0]),
        .I5(\data[11][7]_i_4_n_0 ),
        .O(\wr_reg_o_reg[3]_3 ));
  LUT6 #(
    .INIT(64'hFFFEFFFFFFFFFFFF)) 
    \data[11][7]_i_2 
       (.I0(underflow),
        .I1(dout[12]),
        .I2(dout[13]),
        .I3(update_t_reg_1),
        .I4(dout[8]),
        .I5(dout[9]),
        .O(\data[11][7]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT4 #(
    .INIT(16'h0014)) 
    \data[11][7]_i_4 
       (.I0(Q[1]),
        .I1(update_t_reg_0),
        .I2(\wr_data_reg[11] ),
        .I3(Q[2]),
        .O(\data[11][7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h4F44444444444444)) 
    \data[12][7]_i_1 
       (.I0(\data[12][7]_i_2_n_0 ),
        .I1(\data[60][7]_i_3_n_0 ),
        .I2(\data_reg[12][0] ),
        .I3(dout[11]),
        .I4(dout[10]),
        .I5(\data_reg[3][5]_0 ),
        .O(\goreg_bm.dout_i_reg[11]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT4 #(
    .INIT(16'hFEFF)) 
    \data[12][7]_i_2 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(rtc_0_wr_reg_o[0]),
        .I3(rtc_0_wr_reg_o[3]),
        .O(\data[12][7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0404FF0004040000)) 
    \data[13][7]_i_1 
       (.I0(\data[13][7]_i_2_n_0 ),
        .I1(rtc_0_wr_reg_o[3]),
        .I2(rtc_0_wr_reg_o[1]),
        .I3(dout[11]),
        .I4(update_t_reg_1),
        .I5(\data_reg[13][0] ),
        .O(\wr_reg_o_reg[3]_5 ));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT4 #(
    .INIT(16'hEFFF)) 
    \data[13][7]_i_2 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(rtc_0_wr_reg_o[0]),
        .O(\data[13][7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h444444F444444444)) 
    \data[14][7]_i_1 
       (.I0(\data[14][7]_i_2_n_0 ),
        .I1(\data[44][7]_i_2_n_0 ),
        .I2(\data_reg[14][0]_0 ),
        .I3(dout[13]),
        .I4(\data_reg[14][0] ),
        .I5(\data[44][7]_i_4_n_0 ),
        .O(\goreg_bm.dout_i_reg[13]_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFF7F7FF)) 
    \data[14][7]_i_2 
       (.I0(Q[0]),
        .I1(rtc_0_wr_reg_o[1]),
        .I2(Q[2]),
        .I3(\wr_data_reg[11] ),
        .I4(update_t_reg_0),
        .I5(Q[1]),
        .O(\data[14][7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0400FFFF04000400)) 
    \data[15][7]_i_1 
       (.I0(Q[1]),
        .I1(update_t_reg_1),
        .I2(Q[2]),
        .I3(\data[47][7]_i_2_n_0 ),
        .I4(\data_reg[15][0] ),
        .I5(\data_reg[47][0] ),
        .O(\wr_reg_o_reg[4]_9 ));
  LUT6 #(
    .INIT(64'hFFFF000800080008)) 
    \data[16][7]_i_1 
       (.I0(\data[61][7]_i_2_n_0 ),
        .I1(\data[48][7]_i_2_n_0 ),
        .I2(Q[2]),
        .I3(rtc_0_wr_reg_o[0]),
        .I4(\data_reg[61][0] ),
        .I5(\data_reg[16][0] ),
        .O(\wr_reg_o_reg[5]_0 ));
  LUT6 #(
    .INIT(64'h00FF202000002020)) 
    \data[17][7]_i_1 
       (.I0(dout[12]),
        .I1(underflow),
        .I2(\data_reg[17][0] ),
        .I3(\data[17][7]_i_3_n_0 ),
        .I4(update_t_reg_1),
        .I5(Q[1]),
        .O(\goreg_bm.dout_i_reg[12] ));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT5 #(
    .INIT(32'hFFFEFFFF)) 
    \data[17][7]_i_3 
       (.I0(Q[2]),
        .I1(rtc_0_wr_reg_o[1]),
        .I2(Q[0]),
        .I3(rtc_0_wr_reg_o[3]),
        .I4(rtc_0_wr_reg_o[0]),
        .O(\data[17][7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h40404F4040404040)) 
    \data[18][7]_i_1 
       (.I0(\data[18][7]_i_2_n_0 ),
        .I1(Q[1]),
        .I2(update_t_reg_1),
        .I3(dout[12]),
        .I4(underflow),
        .I5(\data_reg[18][0] ),
        .O(\wr_reg_o_reg[4]_3 ));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFD)) 
    \data[18][7]_i_2 
       (.I0(rtc_0_wr_reg_o[1]),
        .I1(rtc_0_wr_reg_o[0]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(rtc_0_wr_reg_o[3]),
        .O(\data[18][7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h40FF404040404040)) 
    \data[19][7]_i_1 
       (.I0(\data_reg[19][0] ),
        .I1(\data_reg[19][0]_0 ),
        .I2(\data[52][7]_i_5_n_0 ),
        .I3(\data[19][7]_i_3_n_0 ),
        .I4(\data[22][7]_i_2_n_0 ),
        .I5(update_t_reg_1),
        .O(\goreg_bm.dout_i_reg[10] ));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT4 #(
    .INIT(16'hFFF7)) 
    \data[19][7]_i_3 
       (.I0(rtc_0_wr_reg_o[1]),
        .I1(rtc_0_wr_reg_o[0]),
        .I2(Q[2]),
        .I3(Q[0]),
        .O(\data[19][7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0FCCAAAAAAAA0FCC)) 
    \data[1][0]_i_1 
       (.I0(rtc_0_data_o[0]),
        .I1(dout[0]),
        .I2(\data_reg[1][0] ),
        .I3(underflow),
        .I4(\wr_data_reg[11] ),
        .I5(update_t_reg_0),
        .O(\data_o_reg[0]_2 ));
  LUT6 #(
    .INIT(64'h0000020200FF0202)) 
    \data[1][3]_i_3 
       (.I0(\data_reg[17][0] ),
        .I1(dout[12]),
        .I2(underflow),
        .I3(\data[17][7]_i_3_n_0 ),
        .I4(update_t_reg_1),
        .I5(Q[1]),
        .O(\goreg_bm.dout_i_reg[12]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT5 #(
    .INIT(32'h0CC0ACCA)) 
    \data[1][6]_i_2 
       (.I0(dout[6]),
        .I1(\data_o_reg[7]_1 [3]),
        .I2(\wr_data_reg[11] ),
        .I3(update_t_reg_0),
        .I4(underflow),
        .O(\goreg_bm.dout_i_reg[6] ));
  LUT6 #(
    .INIT(64'h1000FFFF10001000)) 
    \data[20][7]_i_1 
       (.I0(\data[20][7]_i_2_n_0 ),
        .I1(rtc_0_wr_reg_o[3]),
        .I2(Q[0]),
        .I3(\data[20][7]_i_3_n_0 ),
        .I4(\data[24][7]_i_2_n_0 ),
        .I5(\data_reg[20][0] ),
        .O(\wr_reg_o_reg[3]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \data[20][7]_i_2 
       (.I0(rtc_0_wr_reg_o[0]),
        .I1(Q[2]),
        .I2(rtc_0_wr_reg_o[1]),
        .O(\data[20][7]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'h60)) 
    \data[20][7]_i_3 
       (.I0(\wr_data_reg[11] ),
        .I1(update_t_reg_0),
        .I2(Q[1]),
        .O(\data[20][7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h2020FF2020202020)) 
    \data[21][7]_i_1 
       (.I0(update_t_reg_1),
        .I1(Q[2]),
        .I2(\data[53][7]_i_4_n_0 ),
        .I3(\data_reg[59][0] ),
        .I4(dout[11]),
        .I5(\data_reg[21][0] ),
        .O(\wr_reg_o_reg[5]_6 ));
  LUT6 #(
    .INIT(64'h40FF404040404040)) 
    \data[22][7]_i_1 
       (.I0(\data[30][7]_i_2_n_0 ),
        .I1(\data[22][7]_i_2_n_0 ),
        .I2(update_t_reg_1),
        .I3(\data_reg[14][0] ),
        .I4(\data_reg[22][0] ),
        .I5(\data[52][7]_i_5_n_0 ),
        .O(\wr_reg_o_reg[5]_5 ));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \data[22][7]_i_2 
       (.I0(Q[1]),
        .I1(rtc_0_wr_reg_o[3]),
        .O(\data[22][7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBEAAAAAAAAAAAAAA)) 
    \data[23][7]_i_1 
       (.I0(\data[23][7]_i_2_n_0 ),
        .I1(\wr_data_reg[11] ),
        .I2(update_t_reg_0),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\data[23][7]_i_3_n_0 ),
        .O(update_i_reg));
  LUT6 #(
    .INIT(64'h0000000000000040)) 
    \data[23][7]_i_2 
       (.I0(update_t_reg_1),
        .I1(dout[8]),
        .I2(dout[9]),
        .I3(\data_reg[53][0] ),
        .I4(dout[11]),
        .I5(dout[13]),
        .O(\data[23][7]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \data[23][7]_i_3 
       (.I0(Q[2]),
        .I1(rtc_0_wr_reg_o[3]),
        .I2(rtc_0_wr_reg_o[1]),
        .I3(rtc_0_wr_reg_o[0]),
        .O(\data[23][7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0100FFFF01000100)) 
    \data[24][7]_i_1 
       (.I0(\data[32][7]_i_3_n_0 ),
        .I1(Q[2]),
        .I2(rtc_0_wr_reg_o[0]),
        .I3(\data[58][7]_i_4_n_0 ),
        .I4(\data[24][7]_i_2_n_0 ),
        .I5(\data_reg[58][0] ),
        .O(\wr_reg_o_reg[5]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT5 #(
    .INIT(32'hFFFFEFFE)) 
    \data[24][7]_i_2 
       (.I0(dout[13]),
        .I1(dout[9]),
        .I2(update_t_reg_0),
        .I3(\wr_data_reg[11] ),
        .I4(underflow),
        .O(\data[24][7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hABAAAAAAAAAAAAAA)) 
    \data[25][7]_i_1 
       (.I0(\data[25][7]_i_2_n_0 ),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(rtc_0_wr_reg_o[3]),
        .I4(rtc_0_wr_reg_o[0]),
        .I5(\data[61][7]_i_2_n_0 ),
        .O(\wr_reg_o_reg[5]_1 ));
  LUT6 #(
    .INIT(64'h0000000000000040)) 
    \data[25][7]_i_2 
       (.I0(update_t_reg_1),
        .I1(dout[8]),
        .I2(dout[11]),
        .I3(\data_reg[49][0] ),
        .I4(dout[10]),
        .I5(dout[13]),
        .O(\data[25][7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000400)) 
    \data[26][7]_i_3 
       (.I0(Q[2]),
        .I1(update_t_reg_1),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(rtc_0_wr_reg_o[0]),
        .I5(\data[26][7]_i_4_n_0 ),
        .O(\wr_reg_o_reg[5]_7 ));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \data[26][7]_i_4 
       (.I0(rtc_0_wr_reg_o[1]),
        .I1(rtc_0_wr_reg_o[3]),
        .O(\data[26][7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00080000)) 
    \data[27][7]_i_1 
       (.I0(rtc_0_wr_reg_o[1]),
        .I1(rtc_0_wr_reg_o[0]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(\data[58][7]_i_4_n_0 ),
        .I5(\data_reg[27][0] ),
        .O(\wr_reg_o_reg[1]_0 ));
  LUT6 #(
    .INIT(64'h0000000040000000)) 
    \data[28][7]_i_2 
       (.I0(rtc_0_wr_reg_o[1]),
        .I1(update_t_reg_1),
        .I2(rtc_0_wr_reg_o[3]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(\data[28][7]_i_3_n_0 ),
        .O(\wr_reg_o_reg[1]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \data[28][7]_i_3 
       (.I0(rtc_0_wr_reg_o[0]),
        .I1(Q[2]),
        .O(\data[28][7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF10000000)) 
    \data[29][7]_i_1 
       (.I0(Q[2]),
        .I1(rtc_0_wr_reg_o[1]),
        .I2(Q[0]),
        .I3(rtc_0_wr_reg_o[0]),
        .I4(\data[58][7]_i_4_n_0 ),
        .I5(\data[29][7]_i_2_n_0 ),
        .O(\wr_reg_o_reg[5]_3 ));
  LUT6 #(
    .INIT(64'h0000000000000040)) 
    \data[29][7]_i_2 
       (.I0(update_t_reg_1),
        .I1(dout[8]),
        .I2(dout[11]),
        .I3(dout[9]),
        .I4(dout[13]),
        .I5(\data_reg[53][0] ),
        .O(\data[29][7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hA0ACA0ACA0ACAFAC)) 
    \data[2][0]_i_1 
       (.I0(rtc_0_data_o[0]),
        .I1(dout[0]),
        .I2(update_t_reg_1),
        .I3(underflow),
        .I4(\data_reg[2][0] ),
        .I5(\data_reg[2][0]_0 ),
        .O(\data_o_reg[0]_4 ));
  LUT6 #(
    .INIT(64'h11111111000000F0)) 
    \data[2][3]_i_3 
       (.I0(\data[18][7]_i_2_n_0 ),
        .I1(Q[1]),
        .I2(\data_reg[18][0] ),
        .I3(dout[12]),
        .I4(underflow),
        .I5(update_t_reg_1),
        .O(\wr_reg_o_reg[4]_11 ));
  LUT6 #(
    .INIT(64'h0000004000000000)) 
    \data[2][5]_i_5 
       (.I0(Q[1]),
        .I1(update_t_reg_1),
        .I2(\data[48][7]_i_2_n_0 ),
        .I3(Q[2]),
        .I4(rtc_0_wr_reg_o[0]),
        .I5(rtc_0_wr_reg_o[1]),
        .O(\wr_reg_o_reg[4]_12 ));
  LUT6 #(
    .INIT(64'h4444444F44444444)) 
    \data[30][7]_i_1 
       (.I0(\data[30][7]_i_2_n_0 ),
        .I1(\data[58][7]_i_4_n_0 ),
        .I2(\data_reg[53][0] ),
        .I3(dout[13]),
        .I4(dout[8]),
        .I5(\data_reg[30][0] ),
        .O(\goreg_bm.dout_i_reg[13]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT4 #(
    .INIT(16'hEFFF)) 
    \data[30][7]_i_2 
       (.I0(Q[2]),
        .I1(rtc_0_wr_reg_o[0]),
        .I2(Q[0]),
        .I3(rtc_0_wr_reg_o[1]),
        .O(\data[30][7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h1010FF1010101010)) 
    \data[31][7]_i_1 
       (.I0(dout[13]),
        .I1(\data_reg[47][0]_0 ),
        .I2(\data_reg[59][0] ),
        .I3(update_t_reg_1),
        .I4(Q[2]),
        .I5(\data[63][7]_i_2_n_0 ),
        .O(\goreg_bm.dout_i_reg[13]_2 ));
  LUT6 #(
    .INIT(64'hAABAAAAAAAAAAAAA)) 
    \data[32][7]_i_1 
       (.I0(\data_reg[32][0] ),
        .I1(\data[32][7]_i_3_n_0 ),
        .I2(Q[2]),
        .I3(rtc_0_wr_reg_o[3]),
        .I4(update_t_reg_1),
        .I5(\data[38][7]_i_2_n_0 ),
        .O(\wr_reg_o_reg[5]_8 ));
  LUT2 #(
    .INIT(4'hE)) 
    \data[32][7]_i_3 
       (.I0(rtc_0_wr_reg_o[1]),
        .I1(Q[0]),
        .O(\data[32][7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h40FF404040404040)) 
    \data[33][7]_i_1 
       (.I0(\data[43][7]_i_2_n_0 ),
        .I1(\data[48][7]_i_2_n_0 ),
        .I2(\data[44][7]_i_3_n_0 ),
        .I3(\data_reg[33][0]_0 ),
        .I4(\data_reg[33][0] ),
        .I5(\data[53][7]_i_3_n_0 ),
        .O(\wr_reg_o_reg[0]_1 ));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \data[34][7]_i_3 
       (.I0(Q[1]),
        .I1(rtc_0_wr_reg_o[0]),
        .I2(Q[0]),
        .I3(rtc_0_wr_reg_o[3]),
        .I4(rtc_0_wr_reg_o[1]),
        .I5(Q[2]),
        .O(\data[34][7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h44444F4444444444)) 
    \data[35][7]_i_1 
       (.I0(\data_reg[35][0]_0 ),
        .I1(\data_reg[35][0] ),
        .I2(\data[3][7]_i_4_n_0 ),
        .I3(Q[2]),
        .I4(rtc_0_wr_reg_o[3]),
        .I5(\data[3][7]_i_3_n_0 ),
        .O(\wr_reg_o_reg[5]_4 ));
  LUT6 #(
    .INIT(64'h88F8888888888888)) 
    \data[36][7]_i_1 
       (.I0(\data_reg[36][0] ),
        .I1(\data_reg[36][0]_0 ),
        .I2(Q[2]),
        .I3(rtc_0_wr_reg_o[0]),
        .I4(\data[36][7]_i_4_n_0 ),
        .I5(\data[60][7]_i_3_n_0 ),
        .O(\wr_reg_o_reg[5]_10 ));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \data[36][7]_i_4 
       (.I0(rtc_0_wr_reg_o[3]),
        .I1(Q[1]),
        .O(\data[36][7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h01FF010101010101)) 
    \data[37][7]_i_1 
       (.I0(\data_reg[37][0] ),
        .I1(underflow),
        .I2(update_t_reg_1),
        .I3(rtc_0_wr_reg_o[3]),
        .I4(Q[2]),
        .I5(\data[37][7]_i_3_n_0 ),
        .O(\guf.guf1.underflow_i_reg ));
  LUT6 #(
    .INIT(64'h0110000000000000)) 
    \data[37][7]_i_3 
       (.I0(rtc_0_wr_reg_o[1]),
        .I1(Q[1]),
        .I2(update_t_reg_0),
        .I3(\wr_data_reg[11] ),
        .I4(Q[0]),
        .I5(rtc_0_wr_reg_o[0]),
        .O(\data[37][7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h44440F0044440000)) 
    \data[38][7]_i_1 
       (.I0(\data[54][7]_i_4_n_0 ),
        .I1(\data[38][7]_i_2_n_0 ),
        .I2(dout[8]),
        .I3(dout[13]),
        .I4(update_t_reg_1),
        .I5(\data_reg[38][0] ),
        .O(\goreg_bm.dout_i_reg[8] ));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \data[38][7]_i_2 
       (.I0(rtc_0_wr_reg_o[0]),
        .I1(Q[1]),
        .O(\data[38][7]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT5 #(
    .INIT(32'h4444444F)) 
    \data[39][7]_i_1 
       (.I0(\data_reg[39][0] ),
        .I1(\data_reg[47][0] ),
        .I2(\data[55][7]_i_2_n_0 ),
        .I3(rtc_0_wr_reg_o[3]),
        .I4(Q[1]),
        .O(\wr_reg_o_reg[3]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT5 #(
    .INIT(32'h0CC0ACCA)) 
    \data[3][0]_i_2 
       (.I0(dout[0]),
        .I1(rtc_0_data_o[0]),
        .I2(\wr_data_reg[11] ),
        .I3(update_t_reg_0),
        .I4(underflow),
        .O(\goreg_bm.dout_i_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT4 #(
    .INIT(16'hEB28)) 
    \data[3][3]_i_1 
       (.I0(\data_o_reg[7]_1 [0]),
        .I1(update_t_reg_0),
        .I2(\wr_data_reg[11] ),
        .I3(dout[3]),
        .O(\data_o_reg[7]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT4 #(
    .INIT(16'hEB28)) 
    \data[3][4]_i_1 
       (.I0(\data_o_reg[7]_1 [1]),
        .I1(update_t_reg_0),
        .I2(\wr_data_reg[11] ),
        .I3(dout[4]),
        .O(\data_o_reg[7]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT4 #(
    .INIT(16'hEB28)) 
    \data[3][5]_i_1 
       (.I0(\data_o_reg[7]_1 [2]),
        .I1(update_t_reg_0),
        .I2(\wr_data_reg[11] ),
        .I3(dout[5]),
        .O(\data_o_reg[7]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT4 #(
    .INIT(16'hEB28)) 
    \data[3][6]_i_1 
       (.I0(\data_o_reg[7]_1 [3]),
        .I1(update_t_reg_0),
        .I2(\wr_data_reg[11] ),
        .I3(dout[6]),
        .O(\data_o_reg[7]_0 [6]));
  LUT6 #(
    .INIT(64'hFFFF000200020002)) 
    \data[3][7]_i_1 
       (.I0(\data[3][7]_i_3_n_0 ),
        .I1(Q[2]),
        .I2(rtc_0_wr_reg_o[3]),
        .I3(\data[3][7]_i_4_n_0 ),
        .I4(\data_reg[3][5] ),
        .I5(\data_reg[3][5]_0 ),
        .O(\wr_reg_o_reg[5]_12 ));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT4 #(
    .INIT(16'hEB28)) 
    \data[3][7]_i_2 
       (.I0(\data_o_reg[7]_1 [4]),
        .I1(update_t_reg_0),
        .I2(\wr_data_reg[11] ),
        .I3(dout[7]),
        .O(\data_o_reg[7]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT4 #(
    .INIT(16'h0014)) 
    \data[3][7]_i_3 
       (.I0(Q[0]),
        .I1(update_t_reg_0),
        .I2(\wr_data_reg[11] ),
        .I3(Q[1]),
        .O(\data[3][7]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \data[3][7]_i_4 
       (.I0(rtc_0_wr_reg_o[0]),
        .I1(rtc_0_wr_reg_o[1]),
        .O(\data[3][7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0100010001FF0100)) 
    \data[40][7]_i_1 
       (.I0(Q[1]),
        .I1(rtc_0_wr_reg_o[1]),
        .I2(\data[56][7]_i_4_n_0 ),
        .I3(update_t_reg_1),
        .I4(\data_reg[33][0] ),
        .I5(\data_reg[40][0] ),
        .O(\wr_reg_o_reg[4]_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00800000)) 
    \data[41][7]_i_1 
       (.I0(Q[2]),
        .I1(rtc_0_wr_reg_o[0]),
        .I2(rtc_0_wr_reg_o[3]),
        .I3(rtc_0_wr_reg_o[1]),
        .I4(\data[3][7]_i_3_n_0 ),
        .I5(\data[41][7]_i_2_n_0 ),
        .O(\wr_reg_o_reg[5]_11 ));
  LUT6 #(
    .INIT(64'h0000080000000000)) 
    \data[41][7]_i_2 
       (.I0(dout[8]),
        .I1(dout[13]),
        .I2(update_t_reg_1),
        .I3(dout[11]),
        .I4(dout[10]),
        .I5(\data_reg[33][0] ),
        .O(\data[41][7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00800000)) 
    \data[42][7]_i_1 
       (.I0(rtc_0_wr_reg_o[3]),
        .I1(rtc_0_wr_reg_o[1]),
        .I2(Q[2]),
        .I3(rtc_0_wr_reg_o[0]),
        .I4(\data[3][7]_i_3_n_0 ),
        .I5(\data[42][7]_i_2_n_0 ),
        .O(\wr_reg_o_reg[3]_6 ));
  LUT6 #(
    .INIT(64'h0004000000000000)) 
    \data[42][7]_i_2 
       (.I0(update_t_reg_1),
        .I1(dout[11]),
        .I2(\data_reg[42][0] ),
        .I3(dout[10]),
        .I4(dout[13]),
        .I5(dout[9]),
        .O(\data[42][7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h4444F44444444444)) 
    \data[43][7]_i_1 
       (.I0(\data_reg[43][0] ),
        .I1(\data_reg[47][0] ),
        .I2(rtc_0_wr_reg_o[3]),
        .I3(rtc_0_wr_reg_o[1]),
        .I4(\data[43][7]_i_2_n_0 ),
        .I5(\data[3][7]_i_3_n_0 ),
        .O(\wr_reg_o_reg[3]_9 ));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \data[43][7]_i_2 
       (.I0(rtc_0_wr_reg_o[0]),
        .I1(Q[2]),
        .O(\data[43][7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF800080008000)) 
    \data[44][7]_i_1 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(\data[44][7]_i_2_n_0 ),
        .I3(\data[44][7]_i_3_n_0 ),
        .I4(\data[44][7]_i_4_n_0 ),
        .I5(\data_reg[45][0]_0 ),
        .O(\wr_reg_o_reg[5]_9 ));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \data[44][7]_i_2 
       (.I0(rtc_0_wr_reg_o[3]),
        .I1(rtc_0_wr_reg_o[0]),
        .O(\data[44][7]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT4 #(
    .INIT(16'h0006)) 
    \data[44][7]_i_3 
       (.I0(\wr_data_reg[11] ),
        .I1(update_t_reg_0),
        .I2(Q[1]),
        .I3(rtc_0_wr_reg_o[1]),
        .O(\data[44][7]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT4 #(
    .INIT(16'h0090)) 
    \data[44][7]_i_4 
       (.I0(update_t_reg_0),
        .I1(\wr_data_reg[11] ),
        .I2(dout[11]),
        .I3(dout[8]),
        .O(\data[44][7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0202FF0002020000)) 
    \data[45][7]_i_1 
       (.I0(\data[61][7]_i_3_n_0 ),
        .I1(Q[1]),
        .I2(rtc_0_wr_reg_o[1]),
        .I3(\data_reg[45][0] ),
        .I4(update_t_reg_1),
        .I5(\data_reg[45][0]_0 ),
        .O(\wr_reg_o_reg[4]_6 ));
  LUT6 #(
    .INIT(64'h1000000000000000)) 
    \data[46][7]_i_3 
       (.I0(Q[1]),
        .I1(rtc_0_wr_reg_o[0]),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(rtc_0_wr_reg_o[1]),
        .I5(rtc_0_wr_reg_o[3]),
        .O(\data[46][7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h40FF404040404040)) 
    \data[47][7]_i_1 
       (.I0(Q[1]),
        .I1(\data[47][7]_i_2_n_0 ),
        .I2(\data[53][7]_i_5_n_0 ),
        .I3(\data_reg[47][0]_0 ),
        .I4(dout[13]),
        .I5(\data_reg[47][0] ),
        .O(\wr_reg_o_reg[4]_10 ));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \data[47][7]_i_2 
       (.I0(Q[0]),
        .I1(rtc_0_wr_reg_o[1]),
        .I2(rtc_0_wr_reg_o[3]),
        .I3(rtc_0_wr_reg_o[0]),
        .O(\data[47][7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h4444444F44444444)) 
    \data[48][7]_i_1 
       (.I0(\data[52][7]_i_2_n_0 ),
        .I1(\data[48][7]_i_2_n_0 ),
        .I2(dout[11]),
        .I3(dout[10]),
        .I4(\data_reg[12][0] ),
        .I5(\data[48][7]_i_4_n_0 ),
        .O(\goreg_bm.dout_i_reg[11]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \data[48][7]_i_2 
       (.I0(Q[0]),
        .I1(rtc_0_wr_reg_o[3]),
        .O(\data[48][7]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT4 #(
    .INIT(16'h8200)) 
    \data[48][7]_i_4 
       (.I0(dout[12]),
        .I1(update_t_reg_0),
        .I2(\wr_data_reg[11] ),
        .I3(dout[13]),
        .O(\data[48][7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h5503550055005500)) 
    \data[49][7]_i_1 
       (.I0(\data[49][7]_i_2_n_0 ),
        .I1(\data_reg[33][0]_0 ),
        .I2(\data_reg[49][0] ),
        .I3(update_t_reg_1),
        .I4(dout[13]),
        .I5(dout[8]),
        .O(\goreg_bm.dout_i_reg[13]_4 ));
  LUT6 #(
    .INIT(64'hFFEFFFFFFFFFFFFF)) 
    \data[49][7]_i_2 
       (.I0(Q[0]),
        .I1(rtc_0_wr_reg_o[1]),
        .I2(Q[1]),
        .I3(rtc_0_wr_reg_o[3]),
        .I4(rtc_0_wr_reg_o[0]),
        .I5(Q[2]),
        .O(\data[49][7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA0FFFCCCC)) 
    \data[4][0]_i_1 
       (.I0(rtc_0_data_o[0]),
        .I1(dout[0]),
        .I2(\data_reg[4][0] ),
        .I3(\data_reg[4][0]_0 ),
        .I4(underflow),
        .I5(update_t_reg_1),
        .O(\data_o_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT5 #(
    .INIT(32'h0CC0ACCA)) 
    \data[4][1]_i_2 
       (.I0(dout[1]),
        .I1(rtc_0_data_o[1]),
        .I2(\wr_data_reg[11] ),
        .I3(update_t_reg_0),
        .I4(underflow),
        .O(\goreg_bm.dout_i_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT5 #(
    .INIT(32'h0CC0ACCA)) 
    \data[4][2]_i_2 
       (.I0(dout[2]),
        .I1(rtc_0_data_o[2]),
        .I2(\wr_data_reg[11] ),
        .I3(update_t_reg_0),
        .I4(underflow),
        .O(\goreg_bm.dout_i_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT5 #(
    .INIT(32'h2828EB28)) 
    \data[4][3]_i_10 
       (.I0(\data_o_reg[7]_1 [0]),
        .I1(update_t_reg_0),
        .I2(\wr_data_reg[11] ),
        .I3(dout[3]),
        .I4(underflow),
        .O(\data_o_reg[3]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \data[4][3]_i_11 
       (.I0(Q[1]),
        .I1(rtc_0_wr_reg_o[3]),
        .I2(rtc_0_wr_reg_o[1]),
        .I3(Q[2]),
        .I4(rtc_0_wr_reg_o[0]),
        .O(\data[4][3]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h8080808080808F80)) 
    \data[4][3]_i_3 
       (.I0(\data[4][3]_i_11_n_0 ),
        .I1(Q[0]),
        .I2(update_t_reg_1),
        .I3(\data_reg[36][0]_0 ),
        .I4(dout[13]),
        .I5(dout[8]),
        .O(\wr_reg_o_reg[2]_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \data[4][3]_i_7 
       (.I0(update_t_reg_0),
        .I1(\wr_data_reg[11] ),
        .O(update_t_reg_1));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \data[4][5]_i_6 
       (.I0(update_t_reg_1),
        .I1(Q[0]),
        .I2(rtc_0_wr_reg_o[0]),
        .I3(\data[4][5]_i_8_n_0 ),
        .I4(rtc_0_wr_reg_o[3]),
        .I5(Q[1]),
        .O(\wr_reg_o_reg[2]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \data[4][5]_i_8 
       (.I0(rtc_0_wr_reg_o[1]),
        .I1(Q[2]),
        .O(\data[4][5]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h88F8888888888888)) 
    \data[50][7]_i_1 
       (.I0(\data_reg[50][0] ),
        .I1(\data[52][7]_i_5_n_0 ),
        .I2(\data[58][7]_i_5_n_0 ),
        .I3(rtc_0_wr_reg_o[3]),
        .I4(Q[1]),
        .I5(update_t_reg_1),
        .O(\wr_reg_o_reg[3]_7 ));
  LUT6 #(
    .INIT(64'h808000FF00FF8080)) 
    \data[51][7]_i_1 
       (.I0(dout[12]),
        .I1(dout[13]),
        .I2(\data_reg[3][5] ),
        .I3(\data[51][7]_i_2_n_0 ),
        .I4(update_t_reg_0),
        .I5(\wr_data_reg[11] ),
        .O(\goreg_bm.dout_i_reg[12]_0 ));
  LUT6 #(
    .INIT(64'hFFF7FFFFFFFFFFFF)) 
    \data[51][7]_i_2 
       (.I0(rtc_0_wr_reg_o[1]),
        .I1(rtc_0_wr_reg_o[0]),
        .I2(Q[0]),
        .I3(rtc_0_wr_reg_o[3]),
        .I4(Q[2]),
        .I5(Q[1]),
        .O(\data[51][7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h4444444F44444444)) 
    \data[52][7]_i_1 
       (.I0(\data[52][7]_i_2_n_0 ),
        .I1(\data[52][7]_i_3_n_0 ),
        .I2(dout[9]),
        .I3(dout[8]),
        .I4(\data_reg[52][0] ),
        .I5(\data[52][7]_i_5_n_0 ),
        .O(\goreg_bm.dout_i_reg[9] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF9FFFFFF)) 
    \data[52][7]_i_2 
       (.I0(update_t_reg_0),
        .I1(\wr_data_reg[11] ),
        .I2(rtc_0_wr_reg_o[1]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(rtc_0_wr_reg_o[0]),
        .O(\data[52][7]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \data[52][7]_i_3 
       (.I0(Q[0]),
        .I1(rtc_0_wr_reg_o[3]),
        .O(\data[52][7]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h00004004)) 
    \data[52][7]_i_5 
       (.I0(underflow),
        .I1(dout[12]),
        .I2(update_t_reg_0),
        .I3(\wr_data_reg[11] ),
        .I4(dout[11]),
        .O(\data[52][7]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF010001000100)) 
    \data[53][7]_i_1 
       (.I0(\data_reg[53][0] ),
        .I1(dout[11]),
        .I2(dout[9]),
        .I3(\data[53][7]_i_3_n_0 ),
        .I4(\data[53][7]_i_4_n_0 ),
        .I5(\data[53][7]_i_5_n_0 ),
        .O(\goreg_bm.dout_i_reg[11]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT4 #(
    .INIT(16'h9000)) 
    \data[53][7]_i_3 
       (.I0(update_t_reg_0),
        .I1(\wr_data_reg[11] ),
        .I2(dout[13]),
        .I3(dout[8]),
        .O(\data[53][7]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT5 #(
    .INIT(32'h00004000)) 
    \data[53][7]_i_4 
       (.I0(rtc_0_wr_reg_o[3]),
        .I1(Q[1]),
        .I2(rtc_0_wr_reg_o[0]),
        .I3(Q[0]),
        .I4(rtc_0_wr_reg_o[1]),
        .O(\data[53][7]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \data[53][7]_i_5 
       (.I0(Q[2]),
        .I1(\wr_data_reg[11] ),
        .I2(update_t_reg_0),
        .O(\data[53][7]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h888888888F888888)) 
    \data[54][7]_i_1 
       (.I0(\data_reg[20][0] ),
        .I1(\data[54][7]_i_3_n_0 ),
        .I2(\data[54][7]_i_4_n_0 ),
        .I3(Q[1]),
        .I4(update_t_reg_1),
        .I5(rtc_0_wr_reg_o[0]),
        .O(\wr_reg_o_reg[4]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT5 #(
    .INIT(32'h09000000)) 
    \data[54][7]_i_3 
       (.I0(update_t_reg_0),
        .I1(\wr_data_reg[11] ),
        .I2(underflow),
        .I3(dout[13]),
        .I4(dout[9]),
        .O(\data[54][7]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT4 #(
    .INIT(16'hF7FF)) 
    \data[54][7]_i_4 
       (.I0(Q[2]),
        .I1(rtc_0_wr_reg_o[1]),
        .I2(rtc_0_wr_reg_o[3]),
        .I3(Q[0]),
        .O(\data[54][7]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT5 #(
    .INIT(32'h04FF0404)) 
    \data[55][7]_i_1 
       (.I0(\data[55][7]_i_2_n_0 ),
        .I1(Q[1]),
        .I2(rtc_0_wr_reg_o[3]),
        .I3(\data_reg[39][0] ),
        .I4(\data_reg[59][0] ),
        .O(\wr_reg_o_reg[4]_4 ));
  LUT6 #(
    .INIT(64'hFFFF7FFF7FFFFFFF)) 
    \data[55][7]_i_2 
       (.I0(Q[0]),
        .I1(Q[2]),
        .I2(rtc_0_wr_reg_o[0]),
        .I3(rtc_0_wr_reg_o[1]),
        .I4(\wr_data_reg[11] ),
        .I5(update_t_reg_0),
        .O(\data[55][7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h000011110F001111)) 
    \data[56][7]_i_1 
       (.I0(\data_reg[40][0] ),
        .I1(\data_reg[49][0] ),
        .I2(\data[56][7]_i_4_n_0 ),
        .I3(Q[1]),
        .I4(update_t_reg_1),
        .I5(rtc_0_wr_reg_o[1]),
        .O(\wr_reg_o_reg[4]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT4 #(
    .INIT(16'hFFDF)) 
    \data[56][7]_i_4 
       (.I0(rtc_0_wr_reg_o[3]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(rtc_0_wr_reg_o[0]),
        .O(\data[56][7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h404000FF00FF4040)) 
    \data[57][7]_i_1 
       (.I0(\data_reg[9][0] ),
        .I1(dout[12]),
        .I2(dout[13]),
        .I3(\data[57][7]_i_3_n_0 ),
        .I4(update_t_reg_0),
        .I5(\wr_data_reg[11] ),
        .O(\goreg_bm.dout_i_reg[12]_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF7FFF)) 
    \data[57][7]_i_3 
       (.I0(Q[2]),
        .I1(rtc_0_wr_reg_o[0]),
        .I2(rtc_0_wr_reg_o[3]),
        .I3(Q[1]),
        .I4(rtc_0_wr_reg_o[1]),
        .I5(Q[0]),
        .O(\data[57][7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF800080008000)) 
    \data[58][7]_i_1 
       (.I0(\data_reg[35][0] ),
        .I1(dout[13]),
        .I2(dout[9]),
        .I3(\data_reg[58][0] ),
        .I4(\data[58][7]_i_4_n_0 ),
        .I5(\data[58][7]_i_5_n_0 ),
        .O(\goreg_bm.dout_i_reg[13]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT4 #(
    .INIT(16'h0880)) 
    \data[58][7]_i_4 
       (.I0(rtc_0_wr_reg_o[3]),
        .I1(Q[1]),
        .I2(update_t_reg_0),
        .I3(\wr_data_reg[11] ),
        .O(\data[58][7]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \data[58][7]_i_5 
       (.I0(Q[0]),
        .I1(rtc_0_wr_reg_o[0]),
        .I2(Q[2]),
        .I3(rtc_0_wr_reg_o[1]),
        .O(\data[58][7]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0040FFFF00400040)) 
    \data[59][7]_i_1 
       (.I0(\data[59][7]_i_2_n_0 ),
        .I1(Q[1]),
        .I2(update_t_reg_1),
        .I3(Q[0]),
        .I4(\data_reg[43][0] ),
        .I5(\data_reg[59][0] ),
        .O(\wr_reg_o_reg[4]_7 ));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \data[59][7]_i_2 
       (.I0(rtc_0_wr_reg_o[3]),
        .I1(rtc_0_wr_reg_o[1]),
        .I2(Q[2]),
        .I3(rtc_0_wr_reg_o[0]),
        .O(\data[59][7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0FCCAAAAAAAA0FCC)) 
    \data[5][0]_i_1 
       (.I0(rtc_0_data_o[0]),
        .I1(dout[0]),
        .I2(\data_reg[5][0] ),
        .I3(underflow),
        .I4(\wr_data_reg[11] ),
        .I5(update_t_reg_0),
        .O(\data_o_reg[0]_1 ));
  LUT6 #(
    .INIT(64'h040404040404FF04)) 
    \data[5][3]_i_3 
       (.I0(update_t_reg_1),
        .I1(\data_reg[13][0] ),
        .I2(dout[11]),
        .I3(\data[37][7]_i_3_n_0 ),
        .I4(rtc_0_wr_reg_o[3]),
        .I5(Q[2]),
        .O(\goreg_bm.dout_i_reg[11]_3 ));
  LUT6 #(
    .INIT(64'hF3C0AAAAAAAAF3C0)) 
    \data[5][4]_i_2 
       (.I0(\data_o_reg[7]_1 [1]),
        .I1(underflow),
        .I2(\data_reg[5][4] ),
        .I3(dout[4]),
        .I4(update_t_reg_0),
        .I5(\wr_data_reg[11] ),
        .O(\data_o_reg[4]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT5 #(
    .INIT(32'h10000000)) 
    \data[5][4]_i_3 
       (.I0(Q[2]),
        .I1(rtc_0_wr_reg_o[3]),
        .I2(rtc_0_wr_reg_o[0]),
        .I3(Q[0]),
        .I4(\data[44][7]_i_3_n_0 ),
        .O(\wr_reg_o_reg[5]_13 ));
  LUT6 #(
    .INIT(64'hAAEAAAAAAAAAAAAA)) 
    \data[60][7]_i_1 
       (.I0(\data[60][7]_i_2_n_0 ),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(rtc_0_wr_reg_o[0]),
        .I4(rtc_0_wr_reg_o[3]),
        .I5(\data[60][7]_i_3_n_0 ),
        .O(\wr_reg_o_reg[4]_8 ));
  LUT6 #(
    .INIT(64'h0000000004000000)) 
    \data[60][7]_i_2 
       (.I0(update_t_reg_1),
        .I1(dout[13]),
        .I2(dout[8]),
        .I3(dout[10]),
        .I4(dout[11]),
        .I5(\data_reg[49][0] ),
        .O(\data[60][7]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT4 #(
    .INIT(16'h0028)) 
    \data[60][7]_i_3 
       (.I0(Q[0]),
        .I1(update_t_reg_0),
        .I2(\wr_data_reg[11] ),
        .I3(rtc_0_wr_reg_o[1]),
        .O(\data[60][7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hF888888888888888)) 
    \data[61][7]_i_1 
       (.I0(\data[61][7]_i_2_n_0 ),
        .I1(\data[61][7]_i_3_n_0 ),
        .I2(dout[13]),
        .I3(dout[10]),
        .I4(\data_reg[45][0] ),
        .I5(\data_reg[61][0] ),
        .O(\goreg_bm.dout_i_reg[13] ));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT4 #(
    .INIT(16'h0028)) 
    \data[61][7]_i_2 
       (.I0(Q[1]),
        .I1(update_t_reg_0),
        .I2(\wr_data_reg[11] ),
        .I3(rtc_0_wr_reg_o[1]),
        .O(\data[61][7]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \data[61][7]_i_3 
       (.I0(rtc_0_wr_reg_o[3]),
        .I1(rtc_0_wr_reg_o[0]),
        .I2(Q[2]),
        .I3(Q[0]),
        .O(\data[61][7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF080008000800)) 
    \data[62][7]_i_1 
       (.I0(Q[1]),
        .I1(update_t_reg_1),
        .I2(rtc_0_wr_reg_o[0]),
        .I3(\data[62][7]_i_2_n_0 ),
        .I4(\data_reg[62][0] ),
        .I5(\data_reg[62][0]_0 ),
        .O(\wr_reg_o_reg[4]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \data[62][7]_i_2 
       (.I0(rtc_0_wr_reg_o[3]),
        .I1(rtc_0_wr_reg_o[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .O(\data[62][7]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT4 #(
    .INIT(16'hEB28)) 
    \data[63][0]_i_1 
       (.I0(rtc_0_data_o[0]),
        .I1(update_t_reg_0),
        .I2(\wr_data_reg[11] ),
        .I3(dout[0]),
        .O(\data_o_reg[7]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT4 #(
    .INIT(16'hEB28)) 
    \data[63][1]_i_1 
       (.I0(rtc_0_data_o[1]),
        .I1(update_t_reg_0),
        .I2(\wr_data_reg[11] ),
        .I3(dout[1]),
        .O(\data_o_reg[7]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT4 #(
    .INIT(16'hEB28)) 
    \data[63][2]_i_1 
       (.I0(rtc_0_data_o[2]),
        .I1(update_t_reg_0),
        .I2(\wr_data_reg[11] ),
        .I3(dout[2]),
        .O(\data_o_reg[7]_0 [2]));
  LUT6 #(
    .INIT(64'h88888888000F0000)) 
    \data[63][7]_i_1 
       (.I0(\data[63][7]_i_2_n_0 ),
        .I1(Q[2]),
        .I2(\data_reg[47][0]_0 ),
        .I3(\data_reg[63][0] ),
        .I4(dout[13]),
        .I5(update_t_reg_1),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \data[63][7]_i_2 
       (.I0(rtc_0_wr_reg_o[0]),
        .I1(rtc_0_wr_reg_o[3]),
        .I2(rtc_0_wr_reg_o[1]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(\data[63][7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0FCCAAAAAAAA0FCC)) 
    \data[6][0]_i_1 
       (.I0(rtc_0_data_o[0]),
        .I1(dout[0]),
        .I2(\data_reg[6][4] [0]),
        .I3(underflow),
        .I4(\wr_data_reg[11] ),
        .I5(update_t_reg_0),
        .O(\data_o_reg[4]_0 [0]));
  LUT6 #(
    .INIT(64'h2828EBEBEB28EB28)) 
    \data[6][4]_i_1 
       (.I0(\data_o_reg[7]_1 [1]),
        .I1(update_t_reg_0),
        .I2(\wr_data_reg[11] ),
        .I3(dout[4]),
        .I4(\data_reg[6][4] [1]),
        .I5(underflow),
        .O(\data_o_reg[4]_0 [1]));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \data[6][7]_i_3 
       (.I0(Q[0]),
        .I1(rtc_0_wr_reg_o[1]),
        .I2(rtc_0_wr_reg_o[3]),
        .I3(Q[2]),
        .I4(rtc_0_wr_reg_o[0]),
        .I5(Q[1]),
        .O(\wr_reg_o_reg[2]_2 ));
  LUT6 #(
    .INIT(64'h0404040404FF0404)) 
    \data[7][7]_i_1 
       (.I0(\data[14][7]_i_2_n_0 ),
        .I1(rtc_0_wr_reg_o[0]),
        .I2(rtc_0_wr_reg_o[3]),
        .I3(\data[11][7]_i_2_n_0 ),
        .I4(dout[10]),
        .I5(dout[11]),
        .O(\wr_reg_o_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h10101F1010101010)) 
    \data[8][7]_i_1 
       (.I0(\data[32][7]_i_3_n_0 ),
        .I1(\data[12][7]_i_2_n_0 ),
        .I2(update_t_reg_1),
        .I3(dout[11]),
        .I4(dout[8]),
        .I5(\data_reg[8][0] ),
        .O(\goreg_bm.dout_i_reg[11] ));
  LUT6 #(
    .INIT(64'h4F44444444444444)) 
    \data[9][7]_i_1 
       (.I0(\data_reg[9][0] ),
        .I1(\data_reg[3][5]_0 ),
        .I2(\data[32][7]_i_3_n_0 ),
        .I3(rtc_0_wr_reg_o[3]),
        .I4(rtc_0_wr_reg_o[0]),
        .I5(\data[11][7]_i_4_n_0 ),
        .O(\wr_reg_o_reg[3]_8 ));
  FDRE \data_o_reg[0] 
       (.C(clk_peripheral),
        .CE(update_t2_out),
        .D(\tmp_reg[0]_0 ),
        .Q(rtc_0_data_o[0]),
        .R(1'b0));
  FDRE \data_o_reg[1] 
       (.C(clk_peripheral),
        .CE(update_t2_out),
        .D(tmp[1]),
        .Q(rtc_0_data_o[1]),
        .R(1'b0));
  FDRE \data_o_reg[2] 
       (.C(clk_peripheral),
        .CE(update_t2_out),
        .D(tmp[2]),
        .Q(rtc_0_data_o[2]),
        .R(1'b0));
  FDRE \data_o_reg[3] 
       (.C(clk_peripheral),
        .CE(update_t2_out),
        .D(tmp[3]),
        .Q(\data_o_reg[7]_1 [0]),
        .R(1'b0));
  FDRE \data_o_reg[4] 
       (.C(clk_peripheral),
        .CE(update_t2_out),
        .D(tmp[4]),
        .Q(\data_o_reg[7]_1 [1]),
        .R(1'b0));
  FDRE \data_o_reg[5] 
       (.C(clk_peripheral),
        .CE(update_t2_out),
        .D(tmp[5]),
        .Q(\data_o_reg[7]_1 [2]),
        .R(1'b0));
  FDRE \data_o_reg[6] 
       (.C(clk_peripheral),
        .CE(update_t2_out),
        .D(tmp[6]),
        .Q(\data_o_reg[7]_1 [3]),
        .R(1'b0));
  FDRE \data_o_reg[7] 
       (.C(clk_peripheral),
        .CE(update_t2_out),
        .D(tmp[7]),
        .Q(\data_o_reg[7]_1 [4]),
        .R(1'b0));
  MUXF7 \data_reg[34][7]_i_1 
       (.I0(\data_reg[34][0] ),
        .I1(\data[34][7]_i_3_n_0 ),
        .O(update_t_reg_2),
        .S(update_t_reg_1));
  MUXF7 \data_reg[46][7]_i_1 
       (.I0(\data_reg[46][0] ),
        .I1(\data[46][7]_i_3_n_0 ),
        .O(update_t_reg_3),
        .S(update_t_reg_1));
  FDRE i2c_rw_reg
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(i2c_rw_reg_1),
        .Q(i2c_rw_reg_0),
        .R(1'b0));
  FDRE old_scl_reg
       (.C(clk_peripheral),
        .CE(p_1_in_0),
        .D(scl_reg_0),
        .Q(old_scl),
        .R(1'b0));
  FDRE old_sda_reg
       (.C(clk_peripheral),
        .CE(p_1_in_0),
        .D(sda_reg_0),
        .Q(old_sda),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h74AA)) 
    \ptr[0]_i_1 
       (.I0(D[0]),
        .I1(\ptr[4]_i_2_n_0 ),
        .I2(\tmp_reg[0]_0 ),
        .I3(ack_reg_0),
        .O(\ptr[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFF700000004)) 
    \ptr[1]_i_1 
       (.I0(\ptr[1]_i_2_n_0 ),
        .I1(old_scl_reg_0),
        .I2(\ptr[3]_i_3_n_0 ),
        .I3(\ptr[3]_i_2_n_0 ),
        .I4(\cnt_reg[2]_0 [1]),
        .I5(D[1]),
        .O(\ptr[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h55C3C3C3)) 
    \ptr[1]_i_2 
       (.I0(tmp[1]),
        .I1(D[1]),
        .I2(D[0]),
        .I3(sda_o_i_10_n_0),
        .I4(\ptr[2]_i_3_n_0 ),
        .O(\ptr[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAABAAAAAAA8AAAA)) 
    \ptr[2]_i_1 
       (.I0(D[2]),
        .I1(\cnt_reg[2]_0 [1]),
        .I2(\ptr[3]_i_2_n_0 ),
        .I3(\ptr[3]_i_3_n_0 ),
        .I4(old_scl_reg_0),
        .I5(\ptr[2]_i_2_n_0 ),
        .O(\ptr[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFF6A6A6A006A6A6A)) 
    \ptr[2]_i_2 
       (.I0(D[2]),
        .I1(D[0]),
        .I2(D[1]),
        .I3(sda_o_i_10_n_0),
        .I4(\ptr[2]_i_3_n_0 ),
        .I5(tmp[2]),
        .O(\ptr[2]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    \ptr[2]_i_3 
       (.I0(bcnt[0]),
        .I1(bcnt[1]),
        .I2(bcnt[2]),
        .I3(i2c_rw_reg_0),
        .O(\ptr[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAABAAAAAAA8AAAA)) 
    \ptr[3]_i_1 
       (.I0(D[3]),
        .I1(\cnt_reg[2]_0 [1]),
        .I2(\ptr[3]_i_2_n_0 ),
        .I3(\ptr[3]_i_3_n_0 ),
        .I4(old_scl_reg_0),
        .I5(\ptr[3]_i_4_n_0 ),
        .O(\ptr[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h5555555DFFFFFFFF)) 
    \ptr[3]_i_2 
       (.I0(ack),
        .I1(sda_o_i_10_n_0),
        .I2(bcnt[1]),
        .I3(bcnt[2]),
        .I4(bcnt[0]),
        .I5(\cnt_reg[2]_0 [0]),
        .O(\ptr[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ptr[3]_i_3 
       (.I0(cnt),
        .I1(\cnt_reg[2]_0 [2]),
        .O(\ptr[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAAEAAAAAAA2AAAA)) 
    \ptr[3]_i_4 
       (.I0(\ptr[3]_i_5_n_0 ),
        .I1(sda_o_i_10_n_0),
        .I2(i2c_rw_reg_0),
        .I3(\ptr[3]_i_6_n_0 ),
        .I4(bcnt[0]),
        .I5(tmp[3]),
        .O(\ptr[3]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \ptr[3]_i_5 
       (.I0(D[3]),
        .I1(D[2]),
        .I2(D[1]),
        .I3(D[0]),
        .O(\ptr[3]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \ptr[3]_i_6 
       (.I0(bcnt[1]),
        .I1(bcnt[2]),
        .O(\ptr[3]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hD872FF00)) 
    \ptr[4]_i_1 
       (.I0(\ptr[4]_i_2_n_0 ),
        .I1(\ptr[4]_i_3_n_0 ),
        .I2(tmp[4]),
        .I3(D[4]),
        .I4(ack_reg_0),
        .O(\ptr[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT5 #(
    .INIT(32'hFFFDFFFF)) 
    \ptr[4]_i_2 
       (.I0(sda_o_i_10_n_0),
        .I1(i2c_rw_reg_0),
        .I2(bcnt[2]),
        .I3(bcnt[1]),
        .I4(bcnt[0]),
        .O(\ptr[4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \ptr[4]_i_3 
       (.I0(D[2]),
        .I1(D[1]),
        .I2(D[0]),
        .I3(D[3]),
        .O(\ptr[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFF700000004)) 
    \ptr[5]_i_1 
       (.I0(\ptr[5]_i_2_n_0 ),
        .I1(old_scl_reg_0),
        .I2(\ptr[3]_i_3_n_0 ),
        .I3(\ptr[3]_i_2_n_0 ),
        .I4(\cnt_reg[2]_0 [1]),
        .I5(D[5]),
        .O(\ptr[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h3323333333733333)) 
    \ptr[5]_i_2 
       (.I0(i2c_rw_reg_0),
        .I1(\ptr[5]_i_3_n_0 ),
        .I2(bcnt[0]),
        .I3(\ptr[3]_i_6_n_0 ),
        .I4(sda_o_i_10_n_0),
        .I5(tmp[5]),
        .O(\ptr[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \ptr[5]_i_3 
       (.I0(D[5]),
        .I1(D[4]),
        .I2(D[2]),
        .I3(D[1]),
        .I4(D[0]),
        .I5(D[3]),
        .O(\ptr[5]_i_3_n_0 ));
  FDRE \ptr_reg[0] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\ptr[0]_i_1_n_0 ),
        .Q(D[0]),
        .R(reset));
  FDRE \ptr_reg[1] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\ptr[1]_i_1_n_0 ),
        .Q(D[1]),
        .R(reset));
  FDRE \ptr_reg[2] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\ptr[2]_i_1_n_0 ),
        .Q(D[2]),
        .R(reset));
  FDRE \ptr_reg[3] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\ptr[3]_i_1_n_0 ),
        .Q(D[3]),
        .R(reset));
  FDRE \ptr_reg[4] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\ptr[4]_i_1_n_0 ),
        .Q(D[4]),
        .R(reset));
  FDRE \ptr_reg[5] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\ptr[5]_i_1_n_0 ),
        .Q(D[5]),
        .R(reset));
  FDRE scl_reg
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(scl_reg_1),
        .Q(scl_reg_0),
        .R(1'b0));
  FDRE \scl_sr_reg[0] 
       (.C(clk_peripheral),
        .CE(p_1_in_0),
        .D(scl_i),
        .Q(\scl_sr_reg[1]_0 [0]),
        .R(1'b0));
  FDRE \scl_sr_reg[1] 
       (.C(clk_peripheral),
        .CE(p_1_in_0),
        .D(\scl_sr_reg[1]_0 [0]),
        .Q(\scl_sr_reg[1]_0 [1]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00000001)) 
    sda_o_i_10
       (.I0(bcnt[6]),
        .I1(bcnt[7]),
        .I2(bcnt[5]),
        .I3(bcnt[9]),
        .I4(sda_o_i_14_n_0),
        .O(sda_o_i_10_n_0));
  LUT4 #(
    .INIT(16'hFFF7)) 
    sda_o_i_13
       (.I0(tmp[6]),
        .I1(tmp[4]),
        .I2(tmp[5]),
        .I3(tmp[2]),
        .O(sda_o_i_13_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    sda_o_i_14
       (.I0(bcnt[8]),
        .I1(bcnt[3]),
        .I2(bcnt[10]),
        .I3(bcnt[4]),
        .O(sda_o_i_14_n_0));
  LUT6 #(
    .INIT(64'hA8ABFCFFFCFFFCFF)) 
    sda_o_i_2
       (.I0(sda_o_reg_1),
        .I1(\ptr[3]_i_3_n_0 ),
        .I2(\cnt_reg[2]_0 [1]),
        .I3(\cnt_reg[2]_0 [0]),
        .I4(i2c_rw_reg_0),
        .I5(ack),
        .O(\cnt_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAABA)) 
    sda_o_i_3
       (.I0(sda_o_i_8_n_0),
        .I1(sda_o_i_9_n_0),
        .I2(sda_o_i_10_n_0),
        .I3(bcnt[1]),
        .I4(bcnt[2]),
        .I5(bcnt[0]),
        .O(\bcnt_reg[1]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT5 #(
    .INIT(32'h0100FFFF)) 
    sda_o_i_4
       (.I0(bcnt[0]),
        .I1(bcnt[2]),
        .I2(bcnt[1]),
        .I3(sda_o_i_10_n_0),
        .I4(ack),
        .O(\bcnt_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    sda_o_i_5
       (.I0(\cnt_reg[2]_0 [0]),
        .I1(\cnt_reg[2]_0 [1]),
        .I2(\cnt_reg[2]_0 [2]),
        .I3(cnt),
        .O(\cnt_reg[0]_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    sda_o_i_6
       (.I0(old_scl),
        .I1(scl_reg_0),
        .O(old_scl_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT4 #(
    .INIT(16'hFFEF)) 
    sda_o_i_8
       (.I0(\cnt_reg[2]_0 [2]),
        .I1(cnt),
        .I2(\cnt_reg[2]_0 [0]),
        .I3(\cnt_reg[2]_0 [1]),
        .O(sda_o_i_8_n_0));
  LUT4 #(
    .INIT(16'hFEFF)) 
    sda_o_i_9
       (.I0(sda_o_i_13_n_0),
        .I1(tmp[1]),
        .I2(tmp[3]),
        .I3(tmp[7]),
        .O(sda_o_i_9_n_0));
  FDSE sda_o_reg
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(sda_o_reg_0),
        .Q(sda_o),
        .S(reset));
  FDRE sda_reg
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(sda_reg_1),
        .Q(sda_reg_0),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \sda_sr[1]_i_1 
       (.I0(reset),
        .O(p_1_in_0));
  FDRE \sda_sr_reg[0] 
       (.C(clk_peripheral),
        .CE(p_1_in_0),
        .D(sda_i),
        .Q(\sda_sr_reg[1]_0 [0]),
        .R(1'b0));
  FDRE \sda_sr_reg[1] 
       (.C(clk_peripheral),
        .CE(p_1_in_0),
        .D(\sda_sr_reg[1]_0 [0]),
        .Q(\sda_sr_reg[1]_0 [1]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp[7]_i_1 
       (.I0(\tmp[7]_i_2_n_0 ),
        .I1(reset),
        .O(tmp_1));
  LUT6 #(
    .INIT(64'h00000000FFFE0000)) 
    \tmp[7]_i_2 
       (.I0(cnt),
        .I1(\cnt_reg[2]_0 [2]),
        .I2(\cnt_reg[2]_0 [1]),
        .I3(\cnt_reg[2]_0 [0]),
        .I4(scl_reg_0),
        .I5(old_scl),
        .O(\tmp[7]_i_2_n_0 ));
  FDRE \tmp_reg[0] 
       (.C(clk_peripheral),
        .CE(tmp_1),
        .D(sda_reg_0),
        .Q(\tmp_reg[0]_0 ),
        .R(1'b0));
  FDRE \tmp_reg[1] 
       (.C(clk_peripheral),
        .CE(tmp_1),
        .D(\tmp_reg[0]_0 ),
        .Q(tmp[1]),
        .R(1'b0));
  FDRE \tmp_reg[2] 
       (.C(clk_peripheral),
        .CE(tmp_1),
        .D(tmp[1]),
        .Q(tmp[2]),
        .R(1'b0));
  FDRE \tmp_reg[3] 
       (.C(clk_peripheral),
        .CE(tmp_1),
        .D(tmp[2]),
        .Q(tmp[3]),
        .R(1'b0));
  FDRE \tmp_reg[4] 
       (.C(clk_peripheral),
        .CE(tmp_1),
        .D(tmp[3]),
        .Q(tmp[4]),
        .R(1'b0));
  FDRE \tmp_reg[5] 
       (.C(clk_peripheral),
        .CE(tmp_1),
        .D(tmp[4]),
        .Q(tmp[5]),
        .R(1'b0));
  FDRE \tmp_reg[6] 
       (.C(clk_peripheral),
        .CE(tmp_1),
        .D(tmp[5]),
        .Q(tmp[6]),
        .R(1'b0));
  FDRE \tmp_reg[7] 
       (.C(clk_peripheral),
        .CE(tmp_1),
        .D(tmp[6]),
        .Q(tmp[7]),
        .R(1'b0));
  FDRE update_t_reg
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(update_t_reg_4),
        .Q(update_t_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \wr_data[0]_i_1__0 
       (.I0(rtc_0_data_o[0]),
        .I1(\wr_data_reg[11] ),
        .I2(update_t_reg_0),
        .O(\wr_reg_o_reg[3]_0 [0]));
  LUT6 #(
    .INIT(64'hEBEBEB282828EB28)) 
    \wr_data[11]_i_1 
       (.I0(rtc_0_wr_reg_o[3]),
        .I1(update_t_reg_0),
        .I2(\wr_data_reg[11] ),
        .I3(D[3]),
        .I4(\wr_data_reg[8] [2]),
        .I5(\wr_data_reg[11]_0 ),
        .O(\wr_reg_o_reg[3]_0 [10]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \wr_data[1]_i_1__0 
       (.I0(rtc_0_data_o[1]),
        .I1(\wr_data_reg[11] ),
        .I2(update_t_reg_0),
        .O(\wr_reg_o_reg[3]_0 [1]));
  LUT3 #(
    .INIT(8'h28)) 
    \wr_data[2]_i_1__0 
       (.I0(rtc_0_data_o[2]),
        .I1(\wr_data_reg[11] ),
        .I2(update_t_reg_0),
        .O(\wr_reg_o_reg[3]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \wr_data[3]_i_1__0 
       (.I0(\data_o_reg[7]_1 [0]),
        .I1(\wr_data_reg[11] ),
        .I2(update_t_reg_0),
        .O(\wr_reg_o_reg[3]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \wr_data[4]_i_1__0 
       (.I0(\data_o_reg[7]_1 [1]),
        .I1(\wr_data_reg[11] ),
        .I2(update_t_reg_0),
        .O(\wr_reg_o_reg[3]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \wr_data[5]_i_1__0 
       (.I0(\data_o_reg[7]_1 [2]),
        .I1(\wr_data_reg[11] ),
        .I2(update_t_reg_0),
        .O(\wr_reg_o_reg[3]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \wr_data[6]_i_1__0 
       (.I0(\data_o_reg[7]_1 [3]),
        .I1(\wr_data_reg[11] ),
        .I2(update_t_reg_0),
        .O(\wr_reg_o_reg[3]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \wr_data[7]_i_1__0 
       (.I0(\data_o_reg[7]_1 [4]),
        .I1(\wr_data_reg[11] ),
        .I2(update_t_reg_0),
        .O(\wr_reg_o_reg[3]_0 [7]));
  LUT6 #(
    .INIT(64'h28EB28EBEBEB2828)) 
    \wr_data[8]_i_1 
       (.I0(rtc_0_wr_reg_o[0]),
        .I1(update_t_reg_0),
        .I2(\wr_data_reg[11] ),
        .I3(\wr_data_reg[8] [0]),
        .I4(D[0]),
        .I5(\wr_data_reg[8] [2]),
        .O(\wr_reg_o_reg[3]_0 [8]));
  LUT6 #(
    .INIT(64'h88B8BBB8BBB888B8)) 
    \wr_data[9]_i_1 
       (.I0(rtc_0_wr_reg_o[1]),
        .I1(update_t_reg_1),
        .I2(D[1]),
        .I3(\wr_data_reg[8] [2]),
        .I4(\wr_data_reg[8] [0]),
        .I5(\wr_data_reg[8] [1]),
        .O(\wr_reg_o_reg[3]_0 [9]));
  LUT4 #(
    .INIT(16'h0040)) 
    \wr_reg_o[5]_i_1 
       (.I0(reset),
        .I1(ack_reg_0),
        .I2(\bcnt_reg[0]_1 ),
        .I3(i2c_rw_reg_0),
        .O(update_t2_out));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT4 #(
    .INIT(16'hFDFF)) 
    \wr_reg_o[5]_i_2 
       (.I0(bcnt[0]),
        .I1(bcnt[1]),
        .I2(bcnt[2]),
        .I3(sda_o_i_10_n_0),
        .O(\bcnt_reg[0]_1 ));
  FDRE \wr_reg_o_reg[0] 
       (.C(clk_peripheral),
        .CE(update_t2_out),
        .D(D[0]),
        .Q(rtc_0_wr_reg_o[0]),
        .R(1'b0));
  FDRE \wr_reg_o_reg[1] 
       (.C(clk_peripheral),
        .CE(update_t2_out),
        .D(D[1]),
        .Q(rtc_0_wr_reg_o[1]),
        .R(1'b0));
  FDRE \wr_reg_o_reg[2] 
       (.C(clk_peripheral),
        .CE(update_t2_out),
        .D(D[2]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \wr_reg_o_reg[3] 
       (.C(clk_peripheral),
        .CE(update_t2_out),
        .D(D[3]),
        .Q(rtc_0_wr_reg_o[3]),
        .R(1'b0));
  FDRE \wr_reg_o_reg[4] 
       (.C(clk_peripheral),
        .CE(update_t2_out),
        .D(D[4]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \wr_reg_o_reg[5] 
       (.C(clk_peripheral),
        .CE(update_t2_out),
        .D(D[5]),
        .Q(Q[2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "rtc_reset" *) 
module zxnexys_zxrtc_0_0_rtc_reset
   (s_axi_aresetn,
    clk_peripheral,
    reset);
  output s_axi_aresetn;
  input clk_peripheral;
  input reset;

  wire clk_peripheral;
  wire reset;
  wire s_axi_aresetn;

  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0  reset_n  RST" *) 
  (* X_INTERFACE_PARAMETER = "POLARITY ACTIVE_LOW" *) 
  FDCE reset_n_reg
       (.C(clk_peripheral),
        .CE(1'b1),
        .CLR(reset),
        .D(1'b1),
        .Q(s_axi_aresetn));
endmodule

(* ORIG_REF_NAME = "rtcc" *) 
module zxnexys_zxrtc_0_0_rtcc
   (iic_rtcc_sda_t,
    iic_rtcc_scl_t,
    dout,
    underflow,
    update_i,
    rtc_0_update_t,
    \data_reg[1][6] ,
    \data_reg[4][7] ,
    \data_reg[4][6] ,
    \data_reg[4][5] ,
    \data_reg[4][4] ,
    \data_reg[1][7] ,
    \data_reg[2][7] ,
    data3,
    \data_reg[2][5] ,
    \data_reg[2][4] ,
    \data_reg[0][7] ,
    \goreg_bm.dout_i_reg[11] ,
    \data_reg[5][7] ,
    \data_reg[5][6] ,
    \data_reg[5][5] ,
    \data_reg[5][4] ,
    \data_reg[3][2] ,
    \wr_reg_o_reg[5] ,
    sda_reg,
    scl_reg,
    i2c_rw_reg,
    sda_o,
    Q,
    update_i_reg,
    update_i_reg_0,
    \tmp_reg[0] ,
    ack_reg,
    \bcnt_reg[0] ,
    \sda_sr_reg[1] ,
    \scl_sr_reg[1] ,
    \data_o_reg[7] ,
    update_t_reg,
    \goreg_bm.dout_i_reg[11]_0 ,
    \goreg_bm.dout_i_reg[2] ,
    \guf.guf1.underflow_i_reg ,
    \goreg_bm.dout_i_reg[4] ,
    \goreg_bm.dout_i_reg[5] ,
    \goreg_bm.dout_i_reg[1] ,
    \goreg_bm.dout_i_reg[9] ,
    \data_reg[5][4]_0 ,
    \goreg_bm.dout_i_reg[6] ,
    \wr_reg_o_reg[5]_0 ,
    \data_reg[0][0] ,
    \goreg_bm.dout_i_reg[11]_1 ,
    update_t_reg_0,
    \wr_reg_o_reg[4] ,
    \goreg_bm.dout_i_reg[12] ,
    \goreg_bm.dout_i_reg[12]_0 ,
    \wr_reg_o_reg[2] ,
    \data_reg[1][5] ,
    \data_o_reg[4] ,
    update_t_reg_1,
    update_t_reg_2,
    \goreg_bm.dout_i_reg[0] ,
    \bcnt_reg[1] ,
    old_scl_reg,
    \cnt_reg[1] ,
    \bcnt_reg[1]_0 ,
    ack14_out,
    \bcnt_reg[0]_0 ,
    \cnt_reg[0] ,
    \data_reg[2][4]_0 ,
    \data_reg[2][1] ,
    \goreg_bm.dout_i_reg[4]_0 ,
    \goreg_bm.dout_i_reg[5]_0 ,
    \goreg_bm.dout_i_reg[5]_1 ,
    \timeout_reg[13] ,
    clk_peripheral,
    iic_rtcc_sda_i,
    iic_rtcc_scl_i,
    reset,
    \data_reg[4][7]_0 ,
    \data_reg[4][6]_0 ,
    \data_reg[4][5]_0 ,
    \data_reg[4][4]_0 ,
    \data_reg[1][7]_0 ,
    \data_reg[1][6]_0 ,
    \data_reg[1][5]_0 ,
    \data_reg[1][4] ,
    \data_reg[2][7]_0 ,
    \data_reg[2][6] ,
    \data_reg[2][5]_0 ,
    \data_reg[2][4]_1 ,
    \data_reg[0][7]_0 ,
    \data_reg[0][6] ,
    \data_reg[0][5] ,
    \data_reg[0][4] ,
    \data_reg[5][7]_0 ,
    \data_reg[5][6]_0 ,
    \data_reg[5][5]_0 ,
    \data_reg[5][4]_1 ,
    \data_reg[3][2]_0 ,
    \data_reg[3][1] ,
    \data_reg[3][0] ,
    sda_reg_0,
    scl_reg_0,
    i2c_rw_reg_0,
    update_t_reg_3,
    sda_o_reg,
    sda_i,
    scl_i);
  output iic_rtcc_sda_t;
  output iic_rtcc_scl_t;
  output [3:0]dout;
  output underflow;
  output update_i;
  output rtc_0_update_t;
  output \data_reg[1][6] ;
  output \data_reg[4][7] ;
  output \data_reg[4][6] ;
  output \data_reg[4][5] ;
  output \data_reg[4][4] ;
  output [3:0]\data_reg[1][7] ;
  output \data_reg[2][7] ;
  output [0:0]data3;
  output \data_reg[2][5] ;
  output \data_reg[2][4] ;
  output [3:0]\data_reg[0][7] ;
  output \goreg_bm.dout_i_reg[11] ;
  output \data_reg[5][7] ;
  output \data_reg[5][6] ;
  output \data_reg[5][5] ;
  output \data_reg[5][4] ;
  output [2:0]\data_reg[3][2] ;
  output \wr_reg_o_reg[5] ;
  output sda_reg;
  output scl_reg;
  output i2c_rw_reg;
  output sda_o;
  output [5:0]Q;
  output update_i_reg;
  output update_i_reg_0;
  output [0:0]\tmp_reg[0] ;
  output ack_reg;
  output \bcnt_reg[0] ;
  output [1:0]\sda_sr_reg[1] ;
  output [1:0]\scl_sr_reg[1] ;
  output [3:0]\data_o_reg[7] ;
  output update_t_reg;
  output \goreg_bm.dout_i_reg[11]_0 ;
  output \goreg_bm.dout_i_reg[2] ;
  output \guf.guf1.underflow_i_reg ;
  output \goreg_bm.dout_i_reg[4] ;
  output \goreg_bm.dout_i_reg[5] ;
  output \goreg_bm.dout_i_reg[1] ;
  output \goreg_bm.dout_i_reg[9] ;
  output \data_reg[5][4]_0 ;
  output \goreg_bm.dout_i_reg[6] ;
  output \wr_reg_o_reg[5]_0 ;
  output \data_reg[0][0] ;
  output \goreg_bm.dout_i_reg[11]_1 ;
  output update_t_reg_0;
  output \wr_reg_o_reg[4] ;
  output \goreg_bm.dout_i_reg[12] ;
  output \goreg_bm.dout_i_reg[12]_0 ;
  output \wr_reg_o_reg[2] ;
  output \data_reg[1][5] ;
  output \data_o_reg[4] ;
  output update_t_reg_1;
  output update_t_reg_2;
  output \goreg_bm.dout_i_reg[0] ;
  output \bcnt_reg[1] ;
  output old_scl_reg;
  output \cnt_reg[1] ;
  output \bcnt_reg[1]_0 ;
  output ack14_out;
  output \bcnt_reg[0]_0 ;
  output \cnt_reg[0] ;
  output \data_reg[2][4]_0 ;
  output \data_reg[2][1] ;
  output \goreg_bm.dout_i_reg[4]_0 ;
  output \goreg_bm.dout_i_reg[5]_0 ;
  output \goreg_bm.dout_i_reg[5]_1 ;
  input \timeout_reg[13] ;
  input clk_peripheral;
  input iic_rtcc_sda_i;
  input iic_rtcc_scl_i;
  input reset;
  input \data_reg[4][7]_0 ;
  input \data_reg[4][6]_0 ;
  input \data_reg[4][5]_0 ;
  input \data_reg[4][4]_0 ;
  input \data_reg[1][7]_0 ;
  input \data_reg[1][6]_0 ;
  input \data_reg[1][5]_0 ;
  input \data_reg[1][4] ;
  input \data_reg[2][7]_0 ;
  input \data_reg[2][6] ;
  input \data_reg[2][5]_0 ;
  input \data_reg[2][4]_1 ;
  input \data_reg[0][7]_0 ;
  input \data_reg[0][6] ;
  input \data_reg[0][5] ;
  input \data_reg[0][4] ;
  input \data_reg[5][7]_0 ;
  input \data_reg[5][6]_0 ;
  input \data_reg[5][5]_0 ;
  input \data_reg[5][4]_1 ;
  input \data_reg[3][2]_0 ;
  input \data_reg[3][1] ;
  input \data_reg[3][0] ;
  input sda_reg_0;
  input scl_reg_0;
  input i2c_rw_reg_0;
  input update_t_reg_3;
  input sda_o_reg;
  input sda_i;
  input scl_i;

  wire [5:0]Q;
  wire ack14_out;
  wire ack_reg;
  wire axi_controller_0_fifo_read_EMPTY;
  wire [14:0]axi_controller_0_fifo_read_RD_DATA;
  wire axi_controller_0_fifo_read_RD_EN;
  wire [13:0]axi_controller_0_fifo_write_WR_DATA;
  wire axi_controller_0_fifo_write_WR_EN;
  wire [8:2]axi_controller_0_interface_aximm_ARADDR;
  wire axi_controller_0_interface_aximm_ARREADY;
  wire axi_controller_0_interface_aximm_ARVALID;
  wire [8:2]axi_controller_0_interface_aximm_AWADDR;
  wire axi_controller_0_interface_aximm_AWVALID;
  wire axi_controller_0_interface_aximm_BREADY;
  wire axi_controller_0_interface_aximm_BVALID;
  wire [7:0]axi_controller_0_interface_aximm_RDATA;
  wire axi_controller_0_interface_aximm_RREADY;
  wire axi_controller_0_interface_aximm_RVALID;
  wire [9:0]axi_controller_0_interface_aximm_WDATA;
  wire axi_controller_0_interface_aximm_WREADY;
  wire axi_controller_0_interface_aximm_WVALID;
  wire \bcnt_reg[0] ;
  wire \bcnt_reg[0]_0 ;
  wire \bcnt_reg[1] ;
  wire \bcnt_reg[1]_0 ;
  wire clk_peripheral;
  wire \cnt_reg[0] ;
  wire \cnt_reg[1] ;
  wire [0:0]data3;
  wire \data_o_reg[4] ;
  wire [3:0]\data_o_reg[7] ;
  wire \data_reg[0][0] ;
  wire \data_reg[0][4] ;
  wire \data_reg[0][5] ;
  wire \data_reg[0][6] ;
  wire [3:0]\data_reg[0][7] ;
  wire \data_reg[0][7]_0 ;
  wire [0:0]\data_reg[0]_1 ;
  wire \data_reg[10]0 ;
  wire \data_reg[11]0 ;
  wire \data_reg[12]0 ;
  wire \data_reg[13]0 ;
  wire \data_reg[14]0 ;
  wire \data_reg[15]0 ;
  wire \data_reg[16]0 ;
  wire \data_reg[17]0 ;
  wire \data_reg[18]0 ;
  wire \data_reg[19]0 ;
  wire \data_reg[1][4] ;
  wire \data_reg[1][5] ;
  wire \data_reg[1][5]_0 ;
  wire \data_reg[1][6] ;
  wire \data_reg[1][6]_0 ;
  wire [3:0]\data_reg[1][7] ;
  wire \data_reg[1][7]_0 ;
  wire [0:0]\data_reg[1]_0 ;
  wire \data_reg[20]0 ;
  wire \data_reg[21]0 ;
  wire \data_reg[22]0 ;
  wire \data_reg[23]0 ;
  wire \data_reg[24]0 ;
  wire \data_reg[25]0 ;
  wire \data_reg[27]0 ;
  wire \data_reg[29]0 ;
  wire \data_reg[2][1] ;
  wire \data_reg[2][4] ;
  wire \data_reg[2][4]_0 ;
  wire \data_reg[2][4]_1 ;
  wire \data_reg[2][5] ;
  wire \data_reg[2][5]_0 ;
  wire \data_reg[2][6] ;
  wire \data_reg[2][7] ;
  wire \data_reg[2][7]_0 ;
  wire \data_reg[30]0 ;
  wire \data_reg[31]0 ;
  wire \data_reg[32]0 ;
  wire \data_reg[33]0 ;
  wire \data_reg[34]0 ;
  wire \data_reg[35]0 ;
  wire \data_reg[36]0 ;
  wire \data_reg[37]0 ;
  wire \data_reg[38]0 ;
  wire \data_reg[39]0 ;
  wire \data_reg[3][0] ;
  wire \data_reg[3][1] ;
  wire [2:0]\data_reg[3][2] ;
  wire \data_reg[3][2]_0 ;
  wire \data_reg[40]0 ;
  wire \data_reg[41]0 ;
  wire \data_reg[42]0 ;
  wire \data_reg[43]0 ;
  wire \data_reg[44]0 ;
  wire \data_reg[45]0 ;
  wire \data_reg[46]0 ;
  wire \data_reg[47]0 ;
  wire \data_reg[48]0 ;
  wire \data_reg[49]0 ;
  wire \data_reg[4][4] ;
  wire \data_reg[4][4]_0 ;
  wire \data_reg[4][5] ;
  wire \data_reg[4][5]_0 ;
  wire \data_reg[4][6] ;
  wire \data_reg[4][6]_0 ;
  wire \data_reg[4][7] ;
  wire \data_reg[4][7]_0 ;
  wire \data_reg[50]0 ;
  wire \data_reg[51]0 ;
  wire \data_reg[52]0 ;
  wire \data_reg[53]0 ;
  wire \data_reg[54]0 ;
  wire \data_reg[55]0 ;
  wire \data_reg[56]0 ;
  wire \data_reg[57]0 ;
  wire \data_reg[58]0 ;
  wire \data_reg[59]0 ;
  wire \data_reg[5][4] ;
  wire \data_reg[5][4]_0 ;
  wire \data_reg[5][4]_1 ;
  wire \data_reg[5][5] ;
  wire \data_reg[5][5]_0 ;
  wire \data_reg[5][6] ;
  wire \data_reg[5][6]_0 ;
  wire \data_reg[5][7] ;
  wire \data_reg[5][7]_0 ;
  wire \data_reg[60]0 ;
  wire \data_reg[61]0 ;
  wire \data_reg[62]0 ;
  wire \data_reg[63]0 ;
  wire [4:0]\data_reg[6]_2 ;
  wire \data_reg[7]0 ;
  wire \data_reg[8]0 ;
  wire \data_reg[9]0 ;
  wire [3:0]dout;
  wire fifo_generator_1_wr_ack;
  wire \goreg_bm.dout_i_reg[0] ;
  wire \goreg_bm.dout_i_reg[11] ;
  wire \goreg_bm.dout_i_reg[11]_0 ;
  wire \goreg_bm.dout_i_reg[11]_1 ;
  wire \goreg_bm.dout_i_reg[12] ;
  wire \goreg_bm.dout_i_reg[12]_0 ;
  wire \goreg_bm.dout_i_reg[1] ;
  wire \goreg_bm.dout_i_reg[2] ;
  wire \goreg_bm.dout_i_reg[4] ;
  wire \goreg_bm.dout_i_reg[4]_0 ;
  wire \goreg_bm.dout_i_reg[5] ;
  wire \goreg_bm.dout_i_reg[5]_0 ;
  wire \goreg_bm.dout_i_reg[5]_1 ;
  wire \goreg_bm.dout_i_reg[6] ;
  wire \goreg_bm.dout_i_reg[9] ;
  wire \guf.guf1.underflow_i_reg ;
  wire i2c_rw_reg;
  wire i2c_rw_reg_0;
  wire iic_rtcc_scl_i;
  wire iic_rtcc_scl_t;
  wire iic_rtcc_sda_i;
  wire iic_rtcc_sda_t;
  wire [2:0]\inst/cnt ;
  wire [6:0]\inst/refresh_reg ;
  wire old_scl_reg;
  wire [3:3]p_0_in;
  wire [13:0]registers_0_fifo_read_RD_DATA;
  wire [14:0]registers_0_fifo_write_WR_DATA;
  wire registers_0_fifo_write_WR_EN;
  wire registers_0_n_100;
  wire registers_0_n_101;
  wire registers_0_n_102;
  wire registers_0_n_103;
  wire registers_0_n_104;
  wire registers_0_n_105;
  wire registers_0_n_106;
  wire registers_0_n_107;
  wire registers_0_n_108;
  wire registers_0_n_109;
  wire registers_0_n_110;
  wire registers_0_n_12;
  wire registers_0_n_2;
  wire registers_0_n_23;
  wire registers_0_n_35;
  wire registers_0_n_36;
  wire registers_0_n_39;
  wire registers_0_n_40;
  wire registers_0_n_41;
  wire registers_0_n_42;
  wire registers_0_n_43;
  wire registers_0_n_44;
  wire registers_0_n_46;
  wire registers_0_n_54;
  wire registers_0_n_55;
  wire registers_0_n_56;
  wire registers_0_n_57;
  wire registers_0_n_58;
  wire registers_0_n_59;
  wire registers_0_n_61;
  wire registers_0_n_62;
  wire registers_0_n_63;
  wire registers_0_n_65;
  wire registers_0_n_71;
  wire registers_0_n_74;
  wire registers_0_n_75;
  wire registers_0_n_78;
  wire registers_0_n_79;
  wire registers_0_n_80;
  wire registers_0_n_81;
  wire registers_0_n_82;
  wire registers_0_n_83;
  wire registers_0_n_84;
  wire registers_0_n_85;
  wire registers_0_n_86;
  wire registers_0_n_87;
  wire registers_0_n_88;
  wire registers_0_n_89;
  wire registers_0_n_90;
  wire registers_0_n_91;
  wire registers_0_n_92;
  wire registers_0_n_93;
  wire registers_0_n_94;
  wire registers_0_n_95;
  wire registers_0_n_96;
  wire registers_0_n_97;
  wire registers_0_n_98;
  wire registers_0_n_99;
  wire reset;
  wire [3:3]rtc_0_data_o;
  wire rtc_0_n_100;
  wire rtc_0_n_103;
  wire rtc_0_n_110;
  wire rtc_0_n_111;
  wire rtc_0_n_114;
  wire rtc_0_n_115;
  wire rtc_0_n_116;
  wire rtc_0_n_117;
  wire rtc_0_n_118;
  wire rtc_0_n_119;
  wire rtc_0_n_133;
  wire rtc_0_n_17;
  wire rtc_0_n_18;
  wire rtc_0_n_19;
  wire rtc_0_n_20;
  wire rtc_0_n_21;
  wire rtc_0_n_22;
  wire rtc_0_n_23;
  wire rtc_0_n_24;
  wire rtc_0_n_25;
  wire rtc_0_n_26;
  wire rtc_0_n_27;
  wire rtc_0_n_29;
  wire rtc_0_n_64;
  wire rtc_0_n_81;
  wire rtc_0_n_84;
  wire rtc_0_n_85;
  wire rtc_0_n_86;
  wire rtc_0_n_87;
  wire rtc_0_n_88;
  wire rtc_0_n_89;
  wire rtc_0_n_90;
  wire rtc_0_n_91;
  wire rtc_0_n_99;
  wire [5:0]rtc_0_rd_reg_o;
  wire rtc_0_update_t;
  wire [5:2]rtc_0_wr_reg_o;
  wire rtc_reset_0_reset_n;
  wire scl_i;
  wire scl_reg;
  wire scl_reg_0;
  wire [1:0]\scl_sr_reg[1] ;
  wire sda_i;
  wire sda_o;
  wire sda_o_reg;
  wire sda_reg;
  wire sda_reg_0;
  wire [1:0]\sda_sr_reg[1] ;
  wire \timeout_reg[13] ;
  wire [0:0]\tmp_reg[0] ;
  wire underflow;
  wire update_i;
  wire update_i_reg;
  wire update_i_reg_0;
  wire update_t_reg;
  wire update_t_reg_0;
  wire update_t_reg_1;
  wire update_t_reg_2;
  wire update_t_reg_3;
  wire \wr_reg_o_reg[2] ;
  wire \wr_reg_o_reg[4] ;
  wire \wr_reg_o_reg[5] ;
  wire \wr_reg_o_reg[5]_0 ;
  wire NLW_axi_iic_0_iic2intc_irpt_UNCONNECTED;
  wire NLW_axi_iic_0_s_axi_awready_UNCONNECTED;
  wire NLW_axi_iic_0_scl_o_UNCONNECTED;
  wire NLW_axi_iic_0_sda_o_UNCONNECTED;
  wire [0:0]NLW_axi_iic_0_gpo_UNCONNECTED;
  wire [1:0]NLW_axi_iic_0_s_axi_bresp_UNCONNECTED;
  wire [31:8]NLW_axi_iic_0_s_axi_rdata_UNCONNECTED;
  wire [1:0]NLW_axi_iic_0_s_axi_rresp_UNCONNECTED;
  wire NLW_fifo_generator_0_full_UNCONNECTED;
  wire NLW_fifo_generator_1_empty_UNCONNECTED;
  wire NLW_fifo_generator_1_full_UNCONNECTED;

  (* X_CORE_INFO = "axi_controller,Vivado 2021.2" *) 
  zxnexys_zxrtc_0_0_rtcc_axi_controller_0_0 axi_controller_0
       (.\ARADDR_reg[8] ({axi_controller_0_interface_aximm_ARADDR[8],axi_controller_0_interface_aximm_ARADDR[6:5],axi_controller_0_interface_aximm_ARADDR[3:2]}),
        .\AWADDR_reg[8] ({axi_controller_0_interface_aximm_AWADDR[8],axi_controller_0_interface_aximm_AWADDR[6:5],axi_controller_0_interface_aximm_AWADDR[3:2]}),
        .D(axi_controller_0_interface_aximm_RDATA),
        .Q(Q),
        .\WDATA_reg[9] (axi_controller_0_interface_aximm_WDATA),
        .axi_controller_0_interface_aximm_BREADY(axi_controller_0_interface_aximm_BREADY),
        .axi_controller_0_interface_aximm_RREADY(axi_controller_0_interface_aximm_RREADY),
        .clk_peripheral(clk_peripheral),
        .dout(axi_controller_0_fifo_read_RD_DATA),
        .empty(axi_controller_0_fifo_read_EMPTY),
        .rd_en(axi_controller_0_fifo_read_RD_EN),
        .reset(reset),
        .s_axi_arready(axi_controller_0_interface_aximm_ARREADY),
        .s_axi_arvalid(axi_controller_0_interface_aximm_ARVALID),
        .s_axi_awvalid(axi_controller_0_interface_aximm_AWVALID),
        .s_axi_bvalid(axi_controller_0_interface_aximm_BVALID),
        .s_axi_rvalid(axi_controller_0_interface_aximm_RVALID),
        .s_axi_wready(axi_controller_0_interface_aximm_WREADY),
        .s_axi_wvalid(axi_controller_0_interface_aximm_WVALID),
        .\timeout_reg[13] (\timeout_reg[13] ),
        .wr_ack(fifo_generator_1_wr_ack),
        .\wr_data_reg[13] (axi_controller_0_fifo_write_WR_DATA),
        .wr_en(axi_controller_0_fifo_write_WR_EN));
  (* CHECK_LICENSE_TYPE = "rtcc_axi_iic_0_0,axi_iic,{}" *) 
  (* DowngradeIPIdentifiedWarnings = "yes" *) 
  (* X_CORE_INFO = "axi_iic,Vivado 2021.2.1" *) 
  zxnexys_zxrtc_0_0_rtcc_axi_iic_0_0 axi_iic_0
       (.gpo(NLW_axi_iic_0_gpo_UNCONNECTED[0]),
        .iic2intc_irpt(NLW_axi_iic_0_iic2intc_irpt_UNCONNECTED),
        .s_axi_aclk(clk_peripheral),
        .s_axi_araddr({axi_controller_0_interface_aximm_ARADDR[8],1'b0,axi_controller_0_interface_aximm_ARADDR[6:5],1'b0,axi_controller_0_interface_aximm_ARADDR[3:2],1'b0,1'b0}),
        .s_axi_aresetn(rtc_reset_0_reset_n),
        .s_axi_arready(axi_controller_0_interface_aximm_ARREADY),
        .s_axi_arvalid(axi_controller_0_interface_aximm_ARVALID),
        .s_axi_awaddr({axi_controller_0_interface_aximm_AWADDR[8],1'b0,axi_controller_0_interface_aximm_AWADDR[6:5],1'b0,axi_controller_0_interface_aximm_AWADDR[3:2],1'b0,1'b0}),
        .s_axi_awready(NLW_axi_iic_0_s_axi_awready_UNCONNECTED),
        .s_axi_awvalid(axi_controller_0_interface_aximm_AWVALID),
        .s_axi_bready(axi_controller_0_interface_aximm_BREADY),
        .s_axi_bresp(NLW_axi_iic_0_s_axi_bresp_UNCONNECTED[1:0]),
        .s_axi_bvalid(axi_controller_0_interface_aximm_BVALID),
        .s_axi_rdata({NLW_axi_iic_0_s_axi_rdata_UNCONNECTED[31:8],axi_controller_0_interface_aximm_RDATA}),
        .s_axi_rready(axi_controller_0_interface_aximm_RREADY),
        .s_axi_rresp(NLW_axi_iic_0_s_axi_rresp_UNCONNECTED[1:0]),
        .s_axi_rvalid(axi_controller_0_interface_aximm_RVALID),
        .s_axi_wdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,axi_controller_0_interface_aximm_WDATA}),
        .s_axi_wready(axi_controller_0_interface_aximm_WREADY),
        .s_axi_wstrb({1'b1,1'b1,1'b1,1'b1}),
        .s_axi_wvalid(axi_controller_0_interface_aximm_WVALID),
        .scl_i(iic_rtcc_scl_i),
        .scl_o(NLW_axi_iic_0_scl_o_UNCONNECTED),
        .scl_t(iic_rtcc_scl_t),
        .sda_i(iic_rtcc_sda_i),
        .sda_o(NLW_axi_iic_0_sda_o_UNCONNECTED),
        .sda_t(iic_rtcc_sda_t));
  (* CHECK_LICENSE_TYPE = "rtcc_fifo_generator_0_0,fifo_generator_v13_2_6,{}" *) 
  (* DowngradeIPIdentifiedWarnings = "yes" *) 
  (* X_CORE_INFO = "fifo_generator_v13_2_6,Vivado 2021.2.1" *) 
  zxnexys_zxrtc_0_0_rtcc_fifo_generator_0_0 fifo_generator_0
       (.clk(clk_peripheral),
        .din(registers_0_fifo_write_WR_DATA),
        .dout(axi_controller_0_fifo_read_RD_DATA),
        .empty(axi_controller_0_fifo_read_EMPTY),
        .full(NLW_fifo_generator_0_full_UNCONNECTED),
        .rd_en(axi_controller_0_fifo_read_RD_EN),
        .srst(reset),
        .wr_en(registers_0_fifo_write_WR_EN));
  (* CHECK_LICENSE_TYPE = "rtcc_fifo_generator_1_0,fifo_generator_v13_2_6,{}" *) 
  (* DowngradeIPIdentifiedWarnings = "yes" *) 
  (* X_CORE_INFO = "fifo_generator_v13_2_6,Vivado 2021.2.1" *) 
  zxnexys_zxrtc_0_0_rtcc_fifo_generator_1_0 fifo_generator_1
       (.clk(clk_peripheral),
        .din(axi_controller_0_fifo_write_WR_DATA),
        .dout({registers_0_fifo_read_RD_DATA[13:8],dout,registers_0_fifo_read_RD_DATA[3:0]}),
        .empty(NLW_fifo_generator_1_empty_UNCONNECTED),
        .full(NLW_fifo_generator_1_full_UNCONNECTED),
        .rd_en(1'b1),
        .srst(reset),
        .underflow(underflow),
        .wr_ack(fifo_generator_1_wr_ack),
        .wr_en(axi_controller_0_fifo_write_WR_EN));
  (* X_CORE_INFO = "registers,Vivado 2021.2" *) 
  zxnexys_zxrtc_0_0_rtcc_registers_0_0 registers_0
       (.D({rtc_0_n_84,rtc_0_n_85,rtc_0_n_86,rtc_0_n_87,rtc_0_n_88,rtc_0_n_89,rtc_0_n_90,rtc_0_n_91}),
        .E(\data_reg[63]0 ),
        .Q({rtc_0_wr_reg_o[5:4],rtc_0_wr_reg_o[2]}),
        .clk_peripheral(clk_peripheral),
        .\cnt_reg[2] (registers_0_n_110),
        .\data_reg[0][0] (\data_reg[0]_1 ),
        .\data_reg[0][0]_0 (\data_reg[0][0] ),
        .\data_reg[0][0]_1 (rtc_0_n_103),
        .\data_reg[0][0]_2 (rtc_0_n_116),
        .\data_reg[0][3] (rtc_0_n_117),
        .\data_reg[0][4] (\data_reg[0][4] ),
        .\data_reg[0][4]_0 (\goreg_bm.dout_i_reg[11]_1 ),
        .\data_reg[0][5] (\data_reg[0][5] ),
        .\data_reg[0][6] (\data_reg[0][6] ),
        .\data_reg[0][7] (\data_reg[0][7] ),
        .\data_reg[0][7]_0 (\data_reg[0][7]_0 ),
        .\data_reg[10][0] (\data_reg[10]0 ),
        .\data_reg[11][0] (\data_reg[11]0 ),
        .\data_reg[12][0] (\data_reg[12]0 ),
        .\data_reg[13][0] (\data_reg[13]0 ),
        .\data_reg[14][0] (\data_reg[14]0 ),
        .\data_reg[15][0] (\data_reg[15]0 ),
        .\data_reg[16][0] (\data_reg[16]0 ),
        .\data_reg[17][0] (\data_reg[17]0 ),
        .\data_reg[18][0] (\data_reg[18]0 ),
        .\data_reg[19][0] (\data_reg[19]0 ),
        .\data_reg[1][0] (\data_reg[1]_0 ),
        .\data_reg[1][0]_0 (rtc_0_n_115),
        .\data_reg[1][0]_1 (\goreg_bm.dout_i_reg[12]_0 ),
        .\data_reg[1][3] (rtc_0_n_111),
        .\data_reg[1][4] (\data_reg[1][4] ),
        .\data_reg[1][5] (\data_reg[1][5] ),
        .\data_reg[1][5]_0 (\data_reg[1][5]_0 ),
        .\data_reg[1][6] (\data_reg[1][6] ),
        .\data_reg[1][6]_0 (\data_reg[1][6]_0 ),
        .\data_reg[1][7] (\data_reg[1][7] ),
        .\data_reg[1][7]_0 (\data_reg[1][7]_0 ),
        .\data_reg[20][0] (\data_reg[20]0 ),
        .\data_reg[21][0] (\data_reg[21]0 ),
        .\data_reg[22][0] (\data_reg[22]0 ),
        .\data_reg[23][0] (\data_reg[23]0 ),
        .\data_reg[24][0] (\data_reg[24]0 ),
        .\data_reg[25][0] (\data_reg[25]0 ),
        .\data_reg[26][0] (rtc_0_n_64),
        .\data_reg[27][0] (\data_reg[27]0 ),
        .\data_reg[28][0] (rtc_0_n_81),
        .\data_reg[29][0] (\data_reg[29]0 ),
        .\data_reg[2][0] (registers_0_n_12),
        .\data_reg[2][0]_0 (rtc_0_n_119),
        .\data_reg[2][0]_1 (\wr_reg_o_reg[4] ),
        .\data_reg[2][1] (\data_reg[2][1] ),
        .\data_reg[2][2] (registers_0_n_71),
        .\data_reg[2][4] (\data_reg[2][4] ),
        .\data_reg[2][4]_0 (\data_reg[2][4]_0 ),
        .\data_reg[2][4]_1 (\data_reg[2][4]_1 ),
        .\data_reg[2][4]_2 (rtc_0_n_110),
        .\data_reg[2][5] (\data_reg[2][5] ),
        .\data_reg[2][5]_0 (\data_reg[2][5]_0 ),
        .\data_reg[2][6] (data3),
        .\data_reg[2][6]_0 (\data_reg[2][6] ),
        .\data_reg[2][7] (\data_reg[2][7] ),
        .\data_reg[2][7]_0 (\data_reg[2][7]_0 ),
        .\data_reg[30][0] (\data_reg[30]0 ),
        .\data_reg[31][0] (\data_reg[31]0 ),
        .\data_reg[32][0] (\data_reg[32]0 ),
        .\data_reg[33][0] (\data_reg[33]0 ),
        .\data_reg[34][0] (\data_reg[34]0 ),
        .\data_reg[35][0] (\data_reg[35]0 ),
        .\data_reg[36][0] (\data_reg[36]0 ),
        .\data_reg[37][0] (\data_reg[37]0 ),
        .\data_reg[38][0] (\data_reg[38]0 ),
        .\data_reg[39][0] (\data_reg[39]0 ),
        .\data_reg[3][0] (\data_reg[3][2] [0]),
        .\data_reg[3][0]_0 (\data_reg[3][0] ),
        .\data_reg[3][1] (\data_reg[3][2] [1]),
        .\data_reg[3][1]_0 (\data_reg[3][1] ),
        .\data_reg[3][2] (\data_reg[3][2] [2]),
        .\data_reg[3][2]_0 (\data_reg[3][2]_0 ),
        .\data_reg[3][5] (\wr_reg_o_reg[5] ),
        .\data_reg[40][0] (\data_reg[40]0 ),
        .\data_reg[41][0] (\data_reg[41]0 ),
        .\data_reg[42][0] (\data_reg[42]0 ),
        .\data_reg[43][0] (\data_reg[43]0 ),
        .\data_reg[44][0] (\data_reg[44]0 ),
        .\data_reg[45][0] (\data_reg[45]0 ),
        .\data_reg[46][0] (\data_reg[46]0 ),
        .\data_reg[47][0] (\data_reg[47]0 ),
        .\data_reg[48][0] (\data_reg[48]0 ),
        .\data_reg[49][0] (\data_reg[49]0 ),
        .\data_reg[4][0] (registers_0_n_2),
        .\data_reg[4][0]_0 (rtc_0_n_29),
        .\data_reg[4][1] (\goreg_bm.dout_i_reg[1] ),
        .\data_reg[4][2] (\goreg_bm.dout_i_reg[2] ),
        .\data_reg[4][3] (\wr_reg_o_reg[2] ),
        .\data_reg[4][4] (\data_reg[4][4] ),
        .\data_reg[4][4]_0 (\data_reg[4][4]_0 ),
        .\data_reg[4][4]_1 (rtc_0_n_118),
        .\data_reg[4][5] (\data_reg[4][5] ),
        .\data_reg[4][5]_0 (\data_reg[4][5]_0 ),
        .\data_reg[4][6] (\data_reg[4][6] ),
        .\data_reg[4][6]_0 (\data_reg[4][6]_0 ),
        .\data_reg[4][7] (\data_reg[4][7] ),
        .\data_reg[4][7]_0 (\data_reg[4][7]_0 ),
        .\data_reg[50][0] (\data_reg[50]0 ),
        .\data_reg[51][0] (\data_reg[51]0 ),
        .\data_reg[52][0] (\data_reg[52]0 ),
        .\data_reg[53][0] (\data_reg[53]0 ),
        .\data_reg[54][0] (\data_reg[54]0 ),
        .\data_reg[55][0] (\data_reg[55]0 ),
        .\data_reg[56][0] (\data_reg[56]0 ),
        .\data_reg[57][0] (\data_reg[57]0 ),
        .\data_reg[58][0] (\data_reg[58]0 ),
        .\data_reg[59][0] (\data_reg[59]0 ),
        .\data_reg[5][0] (registers_0_n_23),
        .\data_reg[5][0]_0 (registers_0_n_75),
        .\data_reg[5][0]_1 (rtc_0_n_114),
        .\data_reg[5][2] (registers_0_n_46),
        .\data_reg[5][3] (\goreg_bm.dout_i_reg[11]_0 ),
        .\data_reg[5][4] (\data_reg[5][4] ),
        .\data_reg[5][4]_0 (\data_reg[5][4]_0 ),
        .\data_reg[5][4]_1 (\data_reg[5][4]_1 ),
        .\data_reg[5][5] (\data_reg[5][5] ),
        .\data_reg[5][5]_0 (\data_reg[5][5]_0 ),
        .\data_reg[5][6] (\data_reg[5][6] ),
        .\data_reg[5][6]_0 (\data_reg[5][6]_0 ),
        .\data_reg[5][7] (\data_reg[5][7] ),
        .\data_reg[5][7]_0 (\data_reg[5][7]_0 ),
        .\data_reg[60][0] (\data_reg[60]0 ),
        .\data_reg[61][0] (\data_reg[61]0 ),
        .\data_reg[62][0] (\data_reg[62]0 ),
        .\data_reg[6][0] (update_t_reg),
        .\data_reg[6][4] ({\data_reg[6]_2 [4],\data_reg[6]_2 [0]}),
        .\data_reg[6][4]_0 ({rtc_0_n_99,rtc_0_n_100}),
        .\data_reg[6][6] (rtc_0_n_133),
        .\data_reg[6][6]_0 (\goreg_bm.dout_i_reg[6] ),
        .\data_reg[6][7] ({\data_o_reg[7] [3],\data_o_reg[7] [1],rtc_0_data_o}),
        .\data_reg[7][0] (\data_reg[7]0 ),
        .\data_reg[8][0] (\data_reg[8]0 ),
        .\data_reg[9][0] (\data_reg[9]0 ),
        .dout({registers_0_fifo_read_RD_DATA[13:8],dout[3],dout[1:0],registers_0_fifo_read_RD_DATA[3]}),
        .\goreg_bm.dout_i_reg[10] (registers_0_n_54),
        .\goreg_bm.dout_i_reg[10]_0 (registers_0_n_86),
        .\goreg_bm.dout_i_reg[10]_1 (registers_0_n_88),
        .\goreg_bm.dout_i_reg[10]_2 (registers_0_n_90),
        .\goreg_bm.dout_i_reg[10]_3 (registers_0_n_94),
        .\goreg_bm.dout_i_reg[10]_4 (registers_0_n_103),
        .\goreg_bm.dout_i_reg[10]_5 (registers_0_n_105),
        .\goreg_bm.dout_i_reg[10]_6 (registers_0_n_107),
        .\goreg_bm.dout_i_reg[11] (\goreg_bm.dout_i_reg[11] ),
        .\goreg_bm.dout_i_reg[11]_0 (registers_0_n_55),
        .\goreg_bm.dout_i_reg[11]_1 (registers_0_n_83),
        .\goreg_bm.dout_i_reg[11]_2 (registers_0_n_89),
        .\goreg_bm.dout_i_reg[11]_3 (registers_0_n_91),
        .\goreg_bm.dout_i_reg[11]_4 (registers_0_n_104),
        .\goreg_bm.dout_i_reg[11]_5 (registers_0_n_108),
        .\goreg_bm.dout_i_reg[12] (registers_0_n_43),
        .\goreg_bm.dout_i_reg[12]_0 (registers_0_n_59),
        .\goreg_bm.dout_i_reg[12]_1 (registers_0_n_63),
        .\goreg_bm.dout_i_reg[12]_2 (\goreg_bm.dout_i_reg[12] ),
        .\goreg_bm.dout_i_reg[12]_3 (registers_0_n_84),
        .\goreg_bm.dout_i_reg[12]_4 (registers_0_n_97),
        .\goreg_bm.dout_i_reg[13] (registers_0_n_62),
        .\goreg_bm.dout_i_reg[13]_0 (registers_0_n_78),
        .\goreg_bm.dout_i_reg[13]_1 (registers_0_n_92),
        .\goreg_bm.dout_i_reg[13]_2 (registers_0_n_93),
        .\goreg_bm.dout_i_reg[3] (registers_0_n_74),
        .\goreg_bm.dout_i_reg[4] (\goreg_bm.dout_i_reg[4] ),
        .\goreg_bm.dout_i_reg[4]_0 (\goreg_bm.dout_i_reg[4]_0 ),
        .\goreg_bm.dout_i_reg[5] (\goreg_bm.dout_i_reg[5] ),
        .\goreg_bm.dout_i_reg[5]_0 (\goreg_bm.dout_i_reg[5]_0 ),
        .\goreg_bm.dout_i_reg[5]_1 (\goreg_bm.dout_i_reg[5]_1 ),
        .\goreg_bm.dout_i_reg[8] (registers_0_n_41),
        .\goreg_bm.dout_i_reg[8]_0 (registers_0_n_42),
        .\goreg_bm.dout_i_reg[8]_1 (registers_0_n_56),
        .\goreg_bm.dout_i_reg[8]_2 (registers_0_n_58),
        .\goreg_bm.dout_i_reg[8]_3 (registers_0_n_79),
        .\goreg_bm.dout_i_reg[8]_4 (registers_0_n_85),
        .\goreg_bm.dout_i_reg[8]_5 (registers_0_n_87),
        .\goreg_bm.dout_i_reg[8]_6 (registers_0_n_96),
        .\goreg_bm.dout_i_reg[8]_7 (registers_0_n_101),
        .\goreg_bm.dout_i_reg[8]_8 (registers_0_n_102),
        .\goreg_bm.dout_i_reg[8]_9 (registers_0_n_106),
        .\goreg_bm.dout_i_reg[9] (\goreg_bm.dout_i_reg[9] ),
        .\goreg_bm.dout_i_reg[9]_0 (registers_0_n_65),
        .\goreg_bm.dout_i_reg[9]_1 (registers_0_n_80),
        .\goreg_bm.dout_i_reg[9]_2 (registers_0_n_81),
        .\goreg_bm.dout_i_reg[9]_3 (registers_0_n_82),
        .\goreg_bm.dout_i_reg[9]_4 (registers_0_n_95),
        .\goreg_bm.dout_i_reg[9]_5 (registers_0_n_98),
        .\goreg_bm.dout_i_reg[9]_6 (registers_0_n_100),
        .\guf.guf1.underflow_i_reg (registers_0_n_39),
        .\guf.guf1.underflow_i_reg_0 (registers_0_n_40),
        .\guf.guf1.underflow_i_reg_1 (registers_0_n_44),
        .\guf.guf1.underflow_i_reg_2 (\guf.guf1.underflow_i_reg ),
        .\guf.guf1.underflow_i_reg_3 (registers_0_n_99),
        .\guf.guf1.underflow_i_reg_4 (registers_0_n_109),
        .\refresh_reg[1] (registers_0_n_61),
        .\refresh_reg[3] (p_0_in),
        .\refresh_reg[6]_inv ({\inst/refresh_reg [6],\inst/refresh_reg [1:0]}),
        .rtc_0_rd_reg_o(rtc_0_rd_reg_o),
        .sda_o_i_2(\inst/cnt ),
        .underflow(underflow),
        .update_i_reg(update_i),
        .update_i_reg_0(registers_0_n_35),
        .update_i_reg_1(registers_0_n_36),
        .update_i_reg_2(update_i_reg),
        .update_i_reg_3(update_i_reg_0),
        .update_i_reg_4(registers_0_n_57),
        .update_i_reg_5(rtc_0_update_t),
        .update_t_reg(update_t_reg_0),
        .update_t_reg_0(update_t_reg_1),
        .update_t_reg_1(update_t_reg_2),
        .\wr_data_reg[11] ({rtc_0_n_17,rtc_0_n_18,rtc_0_n_19,rtc_0_n_20,rtc_0_n_21,rtc_0_n_22,rtc_0_n_23,rtc_0_n_24,rtc_0_n_25,rtc_0_n_26,rtc_0_n_27}),
        .\wr_data_reg[14] (registers_0_fifo_write_WR_DATA),
        .wr_en(registers_0_fifo_write_WR_EN));
  (* X_CORE_INFO = "rtc,Vivado 2021.2" *) 
  zxnexys_zxrtc_0_0_rtcc_rtc_0_0 rtc_0
       (.D({\tmp_reg[0] ,sda_reg}),
        .E(\data_reg[63]0 ),
        .Q({rtc_0_wr_reg_o[5:4],rtc_0_wr_reg_o[2]}),
        .ack14_out(ack14_out),
        .ack_reg(ack_reg),
        .\bcnt_reg[0] (\bcnt_reg[0] ),
        .\bcnt_reg[0]_0 (\bcnt_reg[0]_0 ),
        .\bcnt_reg[1] (\bcnt_reg[1] ),
        .\bcnt_reg[1]_0 (\bcnt_reg[1]_0 ),
        .clk_peripheral(clk_peripheral),
        .\cnt_reg[0] (\cnt_reg[0] ),
        .\cnt_reg[1] (\cnt_reg[1] ),
        .\cnt_reg[2] (\inst/cnt ),
        .\data_o_reg[0] (rtc_0_n_29),
        .\data_o_reg[0]_0 (rtc_0_n_114),
        .\data_o_reg[0]_1 (rtc_0_n_115),
        .\data_o_reg[0]_2 (rtc_0_n_116),
        .\data_o_reg[0]_3 (rtc_0_n_119),
        .\data_o_reg[3] (rtc_0_n_111),
        .\data_o_reg[3]_0 (rtc_0_n_117),
        .\data_o_reg[4] ({rtc_0_n_99,rtc_0_n_100}),
        .\data_o_reg[4]_0 (\data_o_reg[4] ),
        .\data_o_reg[7] ({\data_o_reg[7] ,rtc_0_data_o}),
        .\data_o_reg[7]_0 ({rtc_0_n_84,rtc_0_n_85,rtc_0_n_86,rtc_0_n_87,rtc_0_n_88,rtc_0_n_89,rtc_0_n_90,rtc_0_n_91}),
        .\data_reg[0][0] (registers_0_n_61),
        .\data_reg[0][0]_0 (\data_reg[0]_1 ),
        .\data_reg[0][3] (registers_0_n_74),
        .\data_reg[11][0] (registers_0_n_108),
        .\data_reg[12][0] (registers_0_n_109),
        .\data_reg[13][0] (registers_0_n_42),
        .\data_reg[14][0] (registers_0_n_95),
        .\data_reg[14][0]_0 (registers_0_n_40),
        .\data_reg[15][0] (registers_0_n_93),
        .\data_reg[16][0] (registers_0_n_78),
        .\data_reg[17][0] (registers_0_n_85),
        .\data_reg[18][0] (registers_0_n_65),
        .\data_reg[19][0] (registers_0_n_54),
        .\data_reg[19][0]_0 (registers_0_n_96),
        .\data_reg[1][0] (\data_reg[1]_0 ),
        .\data_reg[20][0] (registers_0_n_89),
        .\data_reg[21][0] (registers_0_n_92),
        .\data_reg[22][0] (registers_0_n_79),
        .\data_reg[27][0] (registers_0_n_56),
        .\data_reg[2][0] (registers_0_n_71),
        .\data_reg[2][0]_0 (registers_0_n_12),
        .\data_reg[30][0] (registers_0_n_55),
        .\data_reg[32][0] (registers_0_n_62),
        .\data_reg[33][0] (registers_0_n_84),
        .\data_reg[33][0]_0 (registers_0_n_88),
        .\data_reg[34][0] (registers_0_n_102),
        .\data_reg[35][0] (registers_0_n_39),
        .\data_reg[35][0]_0 (registers_0_n_87),
        .\data_reg[36][0] (registers_0_n_58),
        .\data_reg[36][0]_0 (registers_0_n_83),
        .\data_reg[37][0] (registers_0_n_90),
        .\data_reg[38][0] (registers_0_n_43),
        .\data_reg[39][0] (registers_0_n_91),
        .\data_reg[3][5] (registers_0_n_44),
        .\data_reg[3][5]_0 (registers_0_n_59),
        .\data_reg[40][0] (registers_0_n_106),
        .\data_reg[42][0] (registers_0_n_41),
        .\data_reg[43][0] (registers_0_n_100),
        .\data_reg[45][0] (registers_0_n_101),
        .\data_reg[45][0]_0 (registers_0_n_81),
        .\data_reg[46][0] (registers_0_n_80),
        .\data_reg[47][0] (registers_0_n_63),
        .\data_reg[47][0]_0 (registers_0_n_94),
        .\data_reg[49][0] (registers_0_n_98),
        .\data_reg[4][0] (registers_0_n_46),
        .\data_reg[4][0]_0 (registers_0_n_2),
        .\data_reg[50][0] (registers_0_n_103),
        .\data_reg[52][0] (registers_0_n_105),
        .\data_reg[53][0] (registers_0_n_97),
        .\data_reg[58][0] (registers_0_n_107),
        .\data_reg[59][0] (registers_0_n_57),
        .\data_reg[5][0] (registers_0_n_23),
        .\data_reg[5][4] (registers_0_n_75),
        .\data_reg[61][0] (registers_0_n_35),
        .\data_reg[62][0] (registers_0_n_36),
        .\data_reg[62][0]_0 (registers_0_n_104),
        .\data_reg[63][0] (registers_0_n_99),
        .\data_reg[6][4] ({\data_reg[6]_2 [4],\data_reg[6]_2 [0]}),
        .\data_reg[8][0] (registers_0_n_82),
        .\data_reg[9][0] (registers_0_n_86),
        .dout({registers_0_fifo_read_RD_DATA[13:8],dout,registers_0_fifo_read_RD_DATA[3:0]}),
        .\goreg_bm.dout_i_reg[0] (\goreg_bm.dout_i_reg[0] ),
        .\goreg_bm.dout_i_reg[10] (\data_reg[19]0 ),
        .\goreg_bm.dout_i_reg[11] (\data_reg[8]0 ),
        .\goreg_bm.dout_i_reg[11]_0 (\data_reg[48]0 ),
        .\goreg_bm.dout_i_reg[11]_1 (\data_reg[12]0 ),
        .\goreg_bm.dout_i_reg[11]_2 (\data_reg[53]0 ),
        .\goreg_bm.dout_i_reg[11]_3 (\goreg_bm.dout_i_reg[11]_0 ),
        .\goreg_bm.dout_i_reg[11]_4 (rtc_0_n_103),
        .\goreg_bm.dout_i_reg[11]_5 (\goreg_bm.dout_i_reg[11]_1 ),
        .\goreg_bm.dout_i_reg[12] (\data_reg[17]0 ),
        .\goreg_bm.dout_i_reg[12]_0 (\data_reg[51]0 ),
        .\goreg_bm.dout_i_reg[12]_1 (\data_reg[57]0 ),
        .\goreg_bm.dout_i_reg[12]_2 (\goreg_bm.dout_i_reg[12]_0 ),
        .\goreg_bm.dout_i_reg[13] (\data_reg[61]0 ),
        .\goreg_bm.dout_i_reg[13]_0 (\data_reg[30]0 ),
        .\goreg_bm.dout_i_reg[13]_1 (\data_reg[58]0 ),
        .\goreg_bm.dout_i_reg[13]_2 (\data_reg[31]0 ),
        .\goreg_bm.dout_i_reg[13]_3 (\data_reg[14]0 ),
        .\goreg_bm.dout_i_reg[13]_4 (\data_reg[49]0 ),
        .\goreg_bm.dout_i_reg[1] (\goreg_bm.dout_i_reg[1] ),
        .\goreg_bm.dout_i_reg[2] (\goreg_bm.dout_i_reg[2] ),
        .\goreg_bm.dout_i_reg[6] (\goreg_bm.dout_i_reg[6] ),
        .\goreg_bm.dout_i_reg[8] (\data_reg[38]0 ),
        .\goreg_bm.dout_i_reg[9] (\data_reg[52]0 ),
        .\guf.guf1.underflow_i_reg (\data_reg[37]0 ),
        .i2c_rw_reg(i2c_rw_reg),
        .i2c_rw_reg_0(i2c_rw_reg_0),
        .old_scl_reg(old_scl_reg),
        .reset(reset),
        .rtc_0_rd_reg_o(rtc_0_rd_reg_o),
        .scl_i(scl_i),
        .scl_reg(scl_reg),
        .scl_reg_0(scl_reg_0),
        .\scl_sr_reg[1] (\scl_sr_reg[1] ),
        .sda_i(sda_i),
        .sda_o(sda_o),
        .sda_o_reg(sda_o_reg),
        .sda_o_reg_0(registers_0_n_110),
        .sda_reg(sda_reg_0),
        .\sda_sr_reg[1] (\sda_sr_reg[1] ),
        .underflow(underflow),
        .update_i_reg(\data_reg[23]0 ),
        .update_t_reg(rtc_0_update_t),
        .update_t_reg_0(update_t_reg),
        .update_t_reg_1(\data_reg[34]0 ),
        .update_t_reg_2(\data_reg[46]0 ),
        .update_t_reg_3(update_t_reg_3),
        .\wr_data_reg[11] (update_i),
        .\wr_data_reg[11]_0 (p_0_in),
        .\wr_data_reg[8] ({\inst/refresh_reg [6],\inst/refresh_reg [1:0]}),
        .\wr_reg_o_reg[0] (\data_reg[7]0 ),
        .\wr_reg_o_reg[0]_0 (\data_reg[33]0 ),
        .\wr_reg_o_reg[1] (\data_reg[27]0 ),
        .\wr_reg_o_reg[1]_0 (rtc_0_n_81),
        .\wr_reg_o_reg[2] (\wr_reg_o_reg[2] ),
        .\wr_reg_o_reg[2]_0 (rtc_0_n_118),
        .\wr_reg_o_reg[2]_1 (rtc_0_n_133),
        .\wr_reg_o_reg[3] ({rtc_0_n_17,rtc_0_n_18,rtc_0_n_19,rtc_0_n_20,rtc_0_n_21,rtc_0_n_22,rtc_0_n_23,rtc_0_n_24,rtc_0_n_25,rtc_0_n_26,rtc_0_n_27}),
        .\wr_reg_o_reg[3]_0 (\data_reg[20]0 ),
        .\wr_reg_o_reg[3]_1 (\data_reg[39]0 ),
        .\wr_reg_o_reg[3]_2 (\data_reg[11]0 ),
        .\wr_reg_o_reg[3]_3 (\data_reg[10]0 ),
        .\wr_reg_o_reg[3]_4 (\data_reg[13]0 ),
        .\wr_reg_o_reg[3]_5 (\data_reg[42]0 ),
        .\wr_reg_o_reg[3]_6 (\data_reg[50]0 ),
        .\wr_reg_o_reg[3]_7 (\data_reg[9]0 ),
        .\wr_reg_o_reg[3]_8 (\data_reg[43]0 ),
        .\wr_reg_o_reg[4] (\data_reg[54]0 ),
        .\wr_reg_o_reg[4]_0 (\data_reg[62]0 ),
        .\wr_reg_o_reg[4]_1 (\data_reg[56]0 ),
        .\wr_reg_o_reg[4]_10 (\wr_reg_o_reg[4] ),
        .\wr_reg_o_reg[4]_11 (rtc_0_n_110),
        .\wr_reg_o_reg[4]_2 (\data_reg[18]0 ),
        .\wr_reg_o_reg[4]_3 (\data_reg[55]0 ),
        .\wr_reg_o_reg[4]_4 (\data_reg[40]0 ),
        .\wr_reg_o_reg[4]_5 (\data_reg[45]0 ),
        .\wr_reg_o_reg[4]_6 (\data_reg[59]0 ),
        .\wr_reg_o_reg[4]_7 (\data_reg[60]0 ),
        .\wr_reg_o_reg[4]_8 (\data_reg[15]0 ),
        .\wr_reg_o_reg[4]_9 (\data_reg[47]0 ),
        .\wr_reg_o_reg[5] (\data_reg[16]0 ),
        .\wr_reg_o_reg[5]_0 (\data_reg[25]0 ),
        .\wr_reg_o_reg[5]_1 (\data_reg[24]0 ),
        .\wr_reg_o_reg[5]_10 (\data_reg[41]0 ),
        .\wr_reg_o_reg[5]_11 (\wr_reg_o_reg[5] ),
        .\wr_reg_o_reg[5]_12 (\wr_reg_o_reg[5]_0 ),
        .\wr_reg_o_reg[5]_2 (\data_reg[29]0 ),
        .\wr_reg_o_reg[5]_3 (\data_reg[35]0 ),
        .\wr_reg_o_reg[5]_4 (\data_reg[22]0 ),
        .\wr_reg_o_reg[5]_5 (\data_reg[21]0 ),
        .\wr_reg_o_reg[5]_6 (rtc_0_n_64),
        .\wr_reg_o_reg[5]_7 (\data_reg[32]0 ),
        .\wr_reg_o_reg[5]_8 (\data_reg[44]0 ),
        .\wr_reg_o_reg[5]_9 (\data_reg[36]0 ));
  (* X_CORE_INFO = "rtc_reset,Vivado 2021.2" *) 
  zxnexys_zxrtc_0_0_rtcc_rtc_reset_0_0 rtc_reset_0
       (.clk_peripheral(clk_peripheral),
        .reset(reset),
        .s_axi_aresetn(rtc_reset_0_reset_n));
endmodule

(* ORIG_REF_NAME = "rtcc_axi_controller_0_0" *) 
module zxnexys_zxrtc_0_0_rtcc_axi_controller_0_0
   (axi_controller_0_interface_aximm_BREADY,
    s_axi_awvalid,
    s_axi_wvalid,
    axi_controller_0_interface_aximm_RREADY,
    s_axi_arvalid,
    wr_en,
    rd_en,
    Q,
    \AWADDR_reg[8] ,
    \WDATA_reg[9] ,
    \ARADDR_reg[8] ,
    \wr_data_reg[13] ,
    \timeout_reg[13] ,
    clk_peripheral,
    dout,
    wr_ack,
    reset,
    D,
    s_axi_bvalid,
    s_axi_wready,
    s_axi_rvalid,
    s_axi_arready,
    empty);
  output axi_controller_0_interface_aximm_BREADY;
  output s_axi_awvalid;
  output s_axi_wvalid;
  output axi_controller_0_interface_aximm_RREADY;
  output s_axi_arvalid;
  output wr_en;
  output rd_en;
  output [5:0]Q;
  output [4:0]\AWADDR_reg[8] ;
  output [9:0]\WDATA_reg[9] ;
  output [4:0]\ARADDR_reg[8] ;
  output [13:0]\wr_data_reg[13] ;
  input \timeout_reg[13] ;
  input clk_peripheral;
  input [14:0]dout;
  input wr_ack;
  input reset;
  input [7:0]D;
  input s_axi_bvalid;
  input s_axi_wready;
  input s_axi_rvalid;
  input s_axi_arready;
  input empty;

  wire [4:0]\ARADDR_reg[8] ;
  wire [4:0]\AWADDR_reg[8] ;
  wire [7:0]D;
  wire [5:0]Q;
  wire [9:0]\WDATA_reg[9] ;
  wire axi_controller_0_interface_aximm_BREADY;
  wire axi_controller_0_interface_aximm_RREADY;
  wire clk_peripheral;
  wire [14:0]dout;
  wire empty;
  wire rd_en;
  wire reset;
  wire s_axi_arready;
  wire s_axi_arvalid;
  wire s_axi_awvalid;
  wire s_axi_bvalid;
  wire s_axi_rvalid;
  wire s_axi_wready;
  wire s_axi_wvalid;
  wire \timeout_reg[13] ;
  wire wr_ack;
  wire [13:0]\wr_data_reg[13] ;
  wire wr_en;

  zxnexys_zxrtc_0_0_axi_controller inst
       (.\ARADDR_reg[8] (\ARADDR_reg[8] ),
        .\AWADDR_reg[8] (\AWADDR_reg[8] ),
        .BREADY_reg(axi_controller_0_interface_aximm_BREADY),
        .D(D),
        .Q(Q),
        .RREADY_reg(axi_controller_0_interface_aximm_RREADY),
        .\WDATA_reg[9] (\WDATA_reg[9] ),
        .clk_peripheral(clk_peripheral),
        .dout(dout),
        .empty(empty),
        .rd_en(rd_en),
        .reset(reset),
        .s_axi_arready(s_axi_arready),
        .s_axi_arvalid(s_axi_arvalid),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_bvalid(s_axi_bvalid),
        .s_axi_rvalid(s_axi_rvalid),
        .s_axi_wready(s_axi_wready),
        .s_axi_wvalid(s_axi_wvalid),
        .\timeout_reg[13]_0 (\timeout_reg[13] ),
        .wr_ack(wr_ack),
        .\wr_data_reg[13]_0 (\wr_data_reg[13] ),
        .wr_en(wr_en));
endmodule

(* CHECK_LICENSE_TYPE = "rtcc_axi_iic_0_0,axi_iic,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "rtcc_axi_iic_0_0" *) 
(* X_CORE_INFO = "axi_iic,Vivado 2021.2.1" *) 
module zxnexys_zxrtc_0_0_rtcc_axi_iic_0_0
   (s_axi_aclk,
    s_axi_aresetn,
    iic2intc_irpt,
    s_axi_awaddr,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bresp,
    s_axi_bvalid,
    s_axi_bready,
    s_axi_araddr,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rvalid,
    s_axi_rready,
    sda_i,
    sda_o,
    sda_t,
    scl_i,
    scl_o,
    scl_t,
    gpo);
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 S_AXI_ACLK CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME S_AXI_ACLK, ASSOCIATED_BUSIF S_AXI, ASSOCIATED_RESET s_axi_aresetn, FREQ_HZ 28000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN rtcc_clk_peripheral, INSERT_VIP 0" *) input s_axi_aclk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 S_AXI_ARESETN RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME S_AXI_ARESETN, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input s_axi_aresetn;
  (* X_INTERFACE_INFO = "xilinx.com:signal:interrupt:1.0 INTERRUPT INTERRUPT" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME INTERRUPT, SENSITIVITY LEVEL_HIGH, PortWidth 1" *) output iic2intc_irpt;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI AWADDR" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME S_AXI, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 28000000, ID_WIDTH 0, ADDR_WIDTH 9, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN rtcc_clk_peripheral, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input [8:0]s_axi_awaddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI AWVALID" *) input s_axi_awvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI AWREADY" *) output s_axi_awready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI WDATA" *) input [31:0]s_axi_wdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI WSTRB" *) input [3:0]s_axi_wstrb;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI WVALID" *) input s_axi_wvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI WREADY" *) output s_axi_wready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI BRESP" *) output [1:0]s_axi_bresp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI BVALID" *) output s_axi_bvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI BREADY" *) input s_axi_bready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI ARADDR" *) input [8:0]s_axi_araddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI ARVALID" *) input s_axi_arvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI ARREADY" *) output s_axi_arready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI RDATA" *) output [31:0]s_axi_rdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI RRESP" *) output [1:0]s_axi_rresp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI RVALID" *) output s_axi_rvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI RREADY" *) input s_axi_rready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:iic:1.0 IIC SDA_I" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME IIC, BOARD.ASSOCIATED_PARAM IIC_BOARD_INTERFACE" *) input sda_i;
  (* X_INTERFACE_INFO = "xilinx.com:interface:iic:1.0 IIC SDA_O" *) output sda_o;
  (* X_INTERFACE_INFO = "xilinx.com:interface:iic:1.0 IIC SDA_T" *) output sda_t;
  (* X_INTERFACE_INFO = "xilinx.com:interface:iic:1.0 IIC SCL_I" *) input scl_i;
  (* X_INTERFACE_INFO = "xilinx.com:interface:iic:1.0 IIC SCL_O" *) output scl_o;
  (* X_INTERFACE_INFO = "xilinx.com:interface:iic:1.0 IIC SCL_T" *) output scl_t;
  output [0:0]gpo;

  wire \<const0> ;
  wire s_axi_aclk;
  wire [8:0]s_axi_araddr;
  wire s_axi_aresetn;
  wire s_axi_arready;
  wire s_axi_arvalid;
  wire [8:0]s_axi_awaddr;
  wire s_axi_awvalid;
  wire s_axi_bready;
  wire s_axi_bvalid;
  wire [7:0]\^s_axi_rdata ;
  wire s_axi_rready;
  wire s_axi_rvalid;
  wire [31:0]s_axi_wdata;
  wire s_axi_wready;
  wire s_axi_wvalid;
  wire scl_i;
  wire scl_t;
  wire sda_i;
  wire sda_t;
  wire NLW_U0_iic2intc_irpt_UNCONNECTED;
  wire NLW_U0_s_axi_awready_UNCONNECTED;
  wire NLW_U0_scl_o_UNCONNECTED;
  wire NLW_U0_sda_o_UNCONNECTED;
  wire [0:0]NLW_U0_gpo_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_bresp_UNCONNECTED;
  wire [31:8]NLW_U0_s_axi_rdata_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_rresp_UNCONNECTED;

  assign gpo[0] = \<const0> ;
  assign iic2intc_irpt = \<const0> ;
  assign s_axi_awready = \<const0> ;
  assign s_axi_bresp[1] = \<const0> ;
  assign s_axi_bresp[0] = \<const0> ;
  assign s_axi_rdata[31] = \<const0> ;
  assign s_axi_rdata[30] = \<const0> ;
  assign s_axi_rdata[29] = \<const0> ;
  assign s_axi_rdata[28] = \<const0> ;
  assign s_axi_rdata[27] = \<const0> ;
  assign s_axi_rdata[26] = \<const0> ;
  assign s_axi_rdata[25] = \<const0> ;
  assign s_axi_rdata[24] = \<const0> ;
  assign s_axi_rdata[23] = \<const0> ;
  assign s_axi_rdata[22] = \<const0> ;
  assign s_axi_rdata[21] = \<const0> ;
  assign s_axi_rdata[20] = \<const0> ;
  assign s_axi_rdata[19] = \<const0> ;
  assign s_axi_rdata[18] = \<const0> ;
  assign s_axi_rdata[17] = \<const0> ;
  assign s_axi_rdata[16] = \<const0> ;
  assign s_axi_rdata[15] = \<const0> ;
  assign s_axi_rdata[14] = \<const0> ;
  assign s_axi_rdata[13] = \<const0> ;
  assign s_axi_rdata[12] = \<const0> ;
  assign s_axi_rdata[11] = \<const0> ;
  assign s_axi_rdata[10] = \<const0> ;
  assign s_axi_rdata[9] = \<const0> ;
  assign s_axi_rdata[8] = \<const0> ;
  assign s_axi_rdata[7:0] = \^s_axi_rdata [7:0];
  assign s_axi_rresp[1] = \<const0> ;
  assign s_axi_rresp[0] = \<const0> ;
  assign scl_o = \<const0> ;
  assign sda_o = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* C_DEFAULT_VALUE = "8'b00000000" *) 
  (* C_DISABLE_SETUP_VIOLATION_CHECK = "0" *) 
  (* C_FAMILY = "artix7" *) 
  (* C_GPO_WIDTH = "1" *) 
  (* C_IIC_FREQ = "100000" *) 
  (* C_SCL_INERTIAL_DELAY = "0" *) 
  (* C_SDA_INERTIAL_DELAY = "0" *) 
  (* C_SDA_LEVEL = "1" *) 
  (* C_SMBUS_PMBUS_HOST = "0" *) 
  (* C_STATIC_TIMING_REG_WIDTH = "0" *) 
  (* C_S_AXI_ACLK_FREQ_HZ = "28000000" *) 
  (* C_S_AXI_ADDR_WIDTH = "9" *) 
  (* C_S_AXI_DATA_WIDTH = "32" *) 
  (* C_TEN_BIT_ADR = "0" *) 
  (* C_TIMING_REG_WIDTH = "32" *) 
  (* DowngradeIPIdentifiedWarnings = "yes" *) 
  zxnexys_zxrtc_0_0_axi_iic U0
       (.gpo(NLW_U0_gpo_UNCONNECTED[0]),
        .iic2intc_irpt(NLW_U0_iic2intc_irpt_UNCONNECTED),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_araddr({s_axi_araddr[8],1'b0,s_axi_araddr[6:5],1'b0,s_axi_araddr[3:2],1'b0,1'b0}),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axi_arready(s_axi_arready),
        .s_axi_arvalid(s_axi_arvalid),
        .s_axi_awaddr({s_axi_awaddr[8],1'b0,s_axi_awaddr[6:5],1'b0,s_axi_awaddr[3:2],1'b0,1'b0}),
        .s_axi_awready(NLW_U0_s_axi_awready_UNCONNECTED),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_bready(s_axi_bready),
        .s_axi_bresp(NLW_U0_s_axi_bresp_UNCONNECTED[1:0]),
        .s_axi_bvalid(s_axi_bvalid),
        .s_axi_rdata({NLW_U0_s_axi_rdata_UNCONNECTED[31:8],\^s_axi_rdata }),
        .s_axi_rready(s_axi_rready),
        .s_axi_rresp(NLW_U0_s_axi_rresp_UNCONNECTED[1:0]),
        .s_axi_rvalid(s_axi_rvalid),
        .s_axi_wdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,s_axi_wdata[9:0]}),
        .s_axi_wready(s_axi_wready),
        .s_axi_wstrb({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wvalid(s_axi_wvalid),
        .scl_i(scl_i),
        .scl_o(NLW_U0_scl_o_UNCONNECTED),
        .scl_t(scl_t),
        .sda_i(sda_i),
        .sda_o(NLW_U0_sda_o_UNCONNECTED),
        .sda_t(sda_t));
endmodule

(* CHECK_LICENSE_TYPE = "rtcc_fifo_generator_0_0,fifo_generator_v13_2_6,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "rtcc_fifo_generator_0_0" *) 
(* X_CORE_INFO = "fifo_generator_v13_2_6,Vivado 2021.2.1" *) 
module zxnexys_zxrtc_0_0_rtcc_fifo_generator_0_0
   (clk,
    srst,
    din,
    wr_en,
    rd_en,
    dout,
    full,
    empty);
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 core_clk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME core_clk, FREQ_HZ 28000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN rtcc_clk_peripheral, INSERT_VIP 0" *) input clk;
  input srst;
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE WR_DATA" *) input [14:0]din;
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE WR_EN" *) input wr_en;
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_read:1.0 FIFO_READ RD_EN" *) input rd_en;
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_read:1.0 FIFO_READ RD_DATA" *) output [14:0]dout;
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE FULL" *) output full;
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_read:1.0 FIFO_READ EMPTY" *) output empty;

  wire \<const0> ;
  wire clk;
  wire [14:0]din;
  wire [14:0]dout;
  wire empty;
  wire rd_en;
  wire srst;
  wire wr_en;
  wire NLW_U0_almost_empty_UNCONNECTED;
  wire NLW_U0_almost_full_UNCONNECTED;
  wire NLW_U0_axi_ar_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_ar_overflow_UNCONNECTED;
  wire NLW_U0_axi_ar_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_ar_prog_full_UNCONNECTED;
  wire NLW_U0_axi_ar_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_ar_underflow_UNCONNECTED;
  wire NLW_U0_axi_aw_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_aw_overflow_UNCONNECTED;
  wire NLW_U0_axi_aw_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_aw_prog_full_UNCONNECTED;
  wire NLW_U0_axi_aw_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_aw_underflow_UNCONNECTED;
  wire NLW_U0_axi_b_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_b_overflow_UNCONNECTED;
  wire NLW_U0_axi_b_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_b_prog_full_UNCONNECTED;
  wire NLW_U0_axi_b_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_b_underflow_UNCONNECTED;
  wire NLW_U0_axi_r_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_r_overflow_UNCONNECTED;
  wire NLW_U0_axi_r_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_r_prog_full_UNCONNECTED;
  wire NLW_U0_axi_r_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_r_underflow_UNCONNECTED;
  wire NLW_U0_axi_w_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_w_overflow_UNCONNECTED;
  wire NLW_U0_axi_w_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_w_prog_full_UNCONNECTED;
  wire NLW_U0_axi_w_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_w_underflow_UNCONNECTED;
  wire NLW_U0_axis_dbiterr_UNCONNECTED;
  wire NLW_U0_axis_overflow_UNCONNECTED;
  wire NLW_U0_axis_prog_empty_UNCONNECTED;
  wire NLW_U0_axis_prog_full_UNCONNECTED;
  wire NLW_U0_axis_sbiterr_UNCONNECTED;
  wire NLW_U0_axis_underflow_UNCONNECTED;
  wire NLW_U0_dbiterr_UNCONNECTED;
  wire NLW_U0_full_UNCONNECTED;
  wire NLW_U0_m_axi_arvalid_UNCONNECTED;
  wire NLW_U0_m_axi_awvalid_UNCONNECTED;
  wire NLW_U0_m_axi_bready_UNCONNECTED;
  wire NLW_U0_m_axi_rready_UNCONNECTED;
  wire NLW_U0_m_axi_wlast_UNCONNECTED;
  wire NLW_U0_m_axi_wvalid_UNCONNECTED;
  wire NLW_U0_m_axis_tlast_UNCONNECTED;
  wire NLW_U0_m_axis_tvalid_UNCONNECTED;
  wire NLW_U0_overflow_UNCONNECTED;
  wire NLW_U0_prog_empty_UNCONNECTED;
  wire NLW_U0_prog_full_UNCONNECTED;
  wire NLW_U0_rd_rst_busy_UNCONNECTED;
  wire NLW_U0_s_axi_arready_UNCONNECTED;
  wire NLW_U0_s_axi_awready_UNCONNECTED;
  wire NLW_U0_s_axi_bvalid_UNCONNECTED;
  wire NLW_U0_s_axi_rlast_UNCONNECTED;
  wire NLW_U0_s_axi_rvalid_UNCONNECTED;
  wire NLW_U0_s_axi_wready_UNCONNECTED;
  wire NLW_U0_s_axis_tready_UNCONNECTED;
  wire NLW_U0_sbiterr_UNCONNECTED;
  wire NLW_U0_underflow_UNCONNECTED;
  wire NLW_U0_valid_UNCONNECTED;
  wire NLW_U0_wr_ack_UNCONNECTED;
  wire NLW_U0_wr_rst_busy_UNCONNECTED;
  wire [4:0]NLW_U0_axi_ar_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_ar_rd_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_ar_wr_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_aw_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_aw_rd_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_aw_wr_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_b_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_b_rd_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_b_wr_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_r_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_r_rd_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_r_wr_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_w_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_w_rd_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_w_wr_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axis_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axis_rd_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axis_wr_data_count_UNCONNECTED;
  wire [6:0]NLW_U0_data_count_UNCONNECTED;
  wire [31:0]NLW_U0_m_axi_araddr_UNCONNECTED;
  wire [1:0]NLW_U0_m_axi_arburst_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_arcache_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_arid_UNCONNECTED;
  wire [7:0]NLW_U0_m_axi_arlen_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_arlock_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_arprot_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_arqos_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_arregion_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_arsize_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_aruser_UNCONNECTED;
  wire [31:0]NLW_U0_m_axi_awaddr_UNCONNECTED;
  wire [1:0]NLW_U0_m_axi_awburst_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_awcache_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_awid_UNCONNECTED;
  wire [7:0]NLW_U0_m_axi_awlen_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_awlock_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_awprot_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_awqos_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_awregion_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_awsize_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_awuser_UNCONNECTED;
  wire [63:0]NLW_U0_m_axi_wdata_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_wid_UNCONNECTED;
  wire [7:0]NLW_U0_m_axi_wstrb_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_wuser_UNCONNECTED;
  wire [7:0]NLW_U0_m_axis_tdata_UNCONNECTED;
  wire [0:0]NLW_U0_m_axis_tdest_UNCONNECTED;
  wire [0:0]NLW_U0_m_axis_tid_UNCONNECTED;
  wire [0:0]NLW_U0_m_axis_tkeep_UNCONNECTED;
  wire [0:0]NLW_U0_m_axis_tstrb_UNCONNECTED;
  wire [3:0]NLW_U0_m_axis_tuser_UNCONNECTED;
  wire [6:0]NLW_U0_rd_data_count_UNCONNECTED;
  wire [0:0]NLW_U0_s_axi_bid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_bresp_UNCONNECTED;
  wire [0:0]NLW_U0_s_axi_buser_UNCONNECTED;
  wire [63:0]NLW_U0_s_axi_rdata_UNCONNECTED;
  wire [0:0]NLW_U0_s_axi_rid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_rresp_UNCONNECTED;
  wire [0:0]NLW_U0_s_axi_ruser_UNCONNECTED;
  wire [6:0]NLW_U0_wr_data_count_UNCONNECTED;

  assign full = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* C_ADD_NGC_CONSTRAINT = "0" *) 
  (* C_APPLICATION_TYPE_AXIS = "0" *) 
  (* C_APPLICATION_TYPE_RACH = "0" *) 
  (* C_APPLICATION_TYPE_RDCH = "0" *) 
  (* C_APPLICATION_TYPE_WACH = "0" *) 
  (* C_APPLICATION_TYPE_WDCH = "0" *) 
  (* C_APPLICATION_TYPE_WRCH = "0" *) 
  (* C_AXIS_TDATA_WIDTH = "8" *) 
  (* C_AXIS_TDEST_WIDTH = "1" *) 
  (* C_AXIS_TID_WIDTH = "1" *) 
  (* C_AXIS_TKEEP_WIDTH = "1" *) 
  (* C_AXIS_TSTRB_WIDTH = "1" *) 
  (* C_AXIS_TUSER_WIDTH = "4" *) 
  (* C_AXIS_TYPE = "0" *) 
  (* C_AXI_ADDR_WIDTH = "32" *) 
  (* C_AXI_ARUSER_WIDTH = "1" *) 
  (* C_AXI_AWUSER_WIDTH = "1" *) 
  (* C_AXI_BUSER_WIDTH = "1" *) 
  (* C_AXI_DATA_WIDTH = "64" *) 
  (* C_AXI_ID_WIDTH = "1" *) 
  (* C_AXI_LEN_WIDTH = "8" *) 
  (* C_AXI_LOCK_WIDTH = "1" *) 
  (* C_AXI_RUSER_WIDTH = "1" *) 
  (* C_AXI_TYPE = "1" *) 
  (* C_AXI_WUSER_WIDTH = "1" *) 
  (* C_COMMON_CLOCK = "1" *) 
  (* C_COUNT_TYPE = "0" *) 
  (* C_DATA_COUNT_WIDTH = "7" *) 
  (* C_DEFAULT_VALUE = "BlankString" *) 
  (* C_DIN_WIDTH = "15" *) 
  (* C_DIN_WIDTH_AXIS = "1" *) 
  (* C_DIN_WIDTH_RACH = "32" *) 
  (* C_DIN_WIDTH_RDCH = "64" *) 
  (* C_DIN_WIDTH_WACH = "1" *) 
  (* C_DIN_WIDTH_WDCH = "64" *) 
  (* C_DIN_WIDTH_WRCH = "2" *) 
  (* C_DOUT_RST_VAL = "0" *) 
  (* C_DOUT_WIDTH = "15" *) 
  (* C_ENABLE_RLOCS = "0" *) 
  (* C_ENABLE_RST_SYNC = "1" *) 
  (* C_EN_SAFETY_CKT = "0" *) 
  (* C_ERROR_INJECTION_TYPE = "0" *) 
  (* C_ERROR_INJECTION_TYPE_AXIS = "0" *) 
  (* C_ERROR_INJECTION_TYPE_RACH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_RDCH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_WACH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_WDCH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_WRCH = "0" *) 
  (* C_FAMILY = "artix7" *) 
  (* C_FULL_FLAGS_RST_VAL = "0" *) 
  (* C_HAS_ALMOST_EMPTY = "0" *) 
  (* C_HAS_ALMOST_FULL = "0" *) 
  (* C_HAS_AXIS_TDATA = "1" *) 
  (* C_HAS_AXIS_TDEST = "0" *) 
  (* C_HAS_AXIS_TID = "0" *) 
  (* C_HAS_AXIS_TKEEP = "0" *) 
  (* C_HAS_AXIS_TLAST = "0" *) 
  (* C_HAS_AXIS_TREADY = "1" *) 
  (* C_HAS_AXIS_TSTRB = "0" *) 
  (* C_HAS_AXIS_TUSER = "1" *) 
  (* C_HAS_AXI_ARUSER = "0" *) 
  (* C_HAS_AXI_AWUSER = "0" *) 
  (* C_HAS_AXI_BUSER = "0" *) 
  (* C_HAS_AXI_ID = "0" *) 
  (* C_HAS_AXI_RD_CHANNEL = "1" *) 
  (* C_HAS_AXI_RUSER = "0" *) 
  (* C_HAS_AXI_WR_CHANNEL = "1" *) 
  (* C_HAS_AXI_WUSER = "0" *) 
  (* C_HAS_BACKUP = "0" *) 
  (* C_HAS_DATA_COUNT = "0" *) 
  (* C_HAS_DATA_COUNTS_AXIS = "0" *) 
  (* C_HAS_DATA_COUNTS_RACH = "0" *) 
  (* C_HAS_DATA_COUNTS_RDCH = "0" *) 
  (* C_HAS_DATA_COUNTS_WACH = "0" *) 
  (* C_HAS_DATA_COUNTS_WDCH = "0" *) 
  (* C_HAS_DATA_COUNTS_WRCH = "0" *) 
  (* C_HAS_INT_CLK = "0" *) 
  (* C_HAS_MASTER_CE = "0" *) 
  (* C_HAS_MEMINIT_FILE = "0" *) 
  (* C_HAS_OVERFLOW = "0" *) 
  (* C_HAS_PROG_FLAGS_AXIS = "0" *) 
  (* C_HAS_PROG_FLAGS_RACH = "0" *) 
  (* C_HAS_PROG_FLAGS_RDCH = "0" *) 
  (* C_HAS_PROG_FLAGS_WACH = "0" *) 
  (* C_HAS_PROG_FLAGS_WDCH = "0" *) 
  (* C_HAS_PROG_FLAGS_WRCH = "0" *) 
  (* C_HAS_RD_DATA_COUNT = "0" *) 
  (* C_HAS_RD_RST = "0" *) 
  (* C_HAS_RST = "0" *) 
  (* C_HAS_SLAVE_CE = "0" *) 
  (* C_HAS_SRST = "1" *) 
  (* C_HAS_UNDERFLOW = "0" *) 
  (* C_HAS_VALID = "0" *) 
  (* C_HAS_WR_ACK = "0" *) 
  (* C_HAS_WR_DATA_COUNT = "0" *) 
  (* C_HAS_WR_RST = "0" *) 
  (* C_IMPLEMENTATION_TYPE = "0" *) 
  (* C_IMPLEMENTATION_TYPE_AXIS = "1" *) 
  (* C_IMPLEMENTATION_TYPE_RACH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_RDCH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_WACH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_WDCH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_WRCH = "1" *) 
  (* C_INIT_WR_PNTR_VAL = "0" *) 
  (* C_INTERFACE_TYPE = "0" *) 
  (* C_MEMORY_TYPE = "1" *) 
  (* C_MIF_FILE_NAME = "BlankString" *) 
  (* C_MSGON_VAL = "1" *) 
  (* C_OPTIMIZATION_MODE = "0" *) 
  (* C_OVERFLOW_LOW = "0" *) 
  (* C_POWER_SAVING_MODE = "0" *) 
  (* C_PRELOAD_LATENCY = "0" *) 
  (* C_PRELOAD_REGS = "1" *) 
  (* C_PRIM_FIFO_TYPE = "512x36" *) 
  (* C_PRIM_FIFO_TYPE_AXIS = "1kx18" *) 
  (* C_PRIM_FIFO_TYPE_RACH = "512x36" *) 
  (* C_PRIM_FIFO_TYPE_RDCH = "1kx36" *) 
  (* C_PRIM_FIFO_TYPE_WACH = "512x36" *) 
  (* C_PRIM_FIFO_TYPE_WDCH = "1kx36" *) 
  (* C_PRIM_FIFO_TYPE_WRCH = "512x36" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL = "4" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_NEGATE_VAL = "5" *) 
  (* C_PROG_EMPTY_TYPE = "0" *) 
  (* C_PROG_EMPTY_TYPE_AXIS = "0" *) 
  (* C_PROG_EMPTY_TYPE_RACH = "0" *) 
  (* C_PROG_EMPTY_TYPE_RDCH = "0" *) 
  (* C_PROG_EMPTY_TYPE_WACH = "0" *) 
  (* C_PROG_EMPTY_TYPE_WDCH = "0" *) 
  (* C_PROG_EMPTY_TYPE_WRCH = "0" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL = "63" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_AXIS = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_RACH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_RDCH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_WACH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_WDCH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_WRCH = "1023" *) 
  (* C_PROG_FULL_THRESH_NEGATE_VAL = "62" *) 
  (* C_PROG_FULL_TYPE = "0" *) 
  (* C_PROG_FULL_TYPE_AXIS = "0" *) 
  (* C_PROG_FULL_TYPE_RACH = "0" *) 
  (* C_PROG_FULL_TYPE_RDCH = "0" *) 
  (* C_PROG_FULL_TYPE_WACH = "0" *) 
  (* C_PROG_FULL_TYPE_WDCH = "0" *) 
  (* C_PROG_FULL_TYPE_WRCH = "0" *) 
  (* C_RACH_TYPE = "0" *) 
  (* C_RDCH_TYPE = "0" *) 
  (* C_RD_DATA_COUNT_WIDTH = "7" *) 
  (* C_RD_DEPTH = "64" *) 
  (* C_RD_FREQ = "1" *) 
  (* C_RD_PNTR_WIDTH = "6" *) 
  (* C_REG_SLICE_MODE_AXIS = "0" *) 
  (* C_REG_SLICE_MODE_RACH = "0" *) 
  (* C_REG_SLICE_MODE_RDCH = "0" *) 
  (* C_REG_SLICE_MODE_WACH = "0" *) 
  (* C_REG_SLICE_MODE_WDCH = "0" *) 
  (* C_REG_SLICE_MODE_WRCH = "0" *) 
  (* C_SELECT_XPM = "0" *) 
  (* C_SYNCHRONIZER_STAGE = "2" *) 
  (* C_UNDERFLOW_LOW = "0" *) 
  (* C_USE_COMMON_OVERFLOW = "0" *) 
  (* C_USE_COMMON_UNDERFLOW = "0" *) 
  (* C_USE_DEFAULT_SETTINGS = "0" *) 
  (* C_USE_DOUT_RST = "1" *) 
  (* C_USE_ECC = "0" *) 
  (* C_USE_ECC_AXIS = "0" *) 
  (* C_USE_ECC_RACH = "0" *) 
  (* C_USE_ECC_RDCH = "0" *) 
  (* C_USE_ECC_WACH = "0" *) 
  (* C_USE_ECC_WDCH = "0" *) 
  (* C_USE_ECC_WRCH = "0" *) 
  (* C_USE_EMBEDDED_REG = "0" *) 
  (* C_USE_FIFO16_FLAGS = "0" *) 
  (* C_USE_FWFT_DATA_COUNT = "1" *) 
  (* C_USE_PIPELINE_REG = "0" *) 
  (* C_VALID_LOW = "0" *) 
  (* C_WACH_TYPE = "0" *) 
  (* C_WDCH_TYPE = "0" *) 
  (* C_WRCH_TYPE = "0" *) 
  (* C_WR_ACK_LOW = "0" *) 
  (* C_WR_DATA_COUNT_WIDTH = "7" *) 
  (* C_WR_DEPTH = "64" *) 
  (* C_WR_DEPTH_AXIS = "1024" *) 
  (* C_WR_DEPTH_RACH = "16" *) 
  (* C_WR_DEPTH_RDCH = "1024" *) 
  (* C_WR_DEPTH_WACH = "16" *) 
  (* C_WR_DEPTH_WDCH = "1024" *) 
  (* C_WR_DEPTH_WRCH = "16" *) 
  (* C_WR_FREQ = "1" *) 
  (* C_WR_PNTR_WIDTH = "6" *) 
  (* C_WR_PNTR_WIDTH_AXIS = "10" *) 
  (* C_WR_PNTR_WIDTH_RACH = "4" *) 
  (* C_WR_PNTR_WIDTH_RDCH = "10" *) 
  (* C_WR_PNTR_WIDTH_WACH = "4" *) 
  (* C_WR_PNTR_WIDTH_WDCH = "10" *) 
  (* C_WR_PNTR_WIDTH_WRCH = "4" *) 
  (* C_WR_RESPONSE_LATENCY = "1" *) 
  (* is_du_within_envelope = "true" *) 
  zxnexys_zxrtc_0_0_fifo_generator_v13_2_6 U0
       (.almost_empty(NLW_U0_almost_empty_UNCONNECTED),
        .almost_full(NLW_U0_almost_full_UNCONNECTED),
        .axi_ar_data_count(NLW_U0_axi_ar_data_count_UNCONNECTED[4:0]),
        .axi_ar_dbiterr(NLW_U0_axi_ar_dbiterr_UNCONNECTED),
        .axi_ar_injectdbiterr(1'b0),
        .axi_ar_injectsbiterr(1'b0),
        .axi_ar_overflow(NLW_U0_axi_ar_overflow_UNCONNECTED),
        .axi_ar_prog_empty(NLW_U0_axi_ar_prog_empty_UNCONNECTED),
        .axi_ar_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_ar_prog_full(NLW_U0_axi_ar_prog_full_UNCONNECTED),
        .axi_ar_prog_full_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_ar_rd_data_count(NLW_U0_axi_ar_rd_data_count_UNCONNECTED[4:0]),
        .axi_ar_sbiterr(NLW_U0_axi_ar_sbiterr_UNCONNECTED),
        .axi_ar_underflow(NLW_U0_axi_ar_underflow_UNCONNECTED),
        .axi_ar_wr_data_count(NLW_U0_axi_ar_wr_data_count_UNCONNECTED[4:0]),
        .axi_aw_data_count(NLW_U0_axi_aw_data_count_UNCONNECTED[4:0]),
        .axi_aw_dbiterr(NLW_U0_axi_aw_dbiterr_UNCONNECTED),
        .axi_aw_injectdbiterr(1'b0),
        .axi_aw_injectsbiterr(1'b0),
        .axi_aw_overflow(NLW_U0_axi_aw_overflow_UNCONNECTED),
        .axi_aw_prog_empty(NLW_U0_axi_aw_prog_empty_UNCONNECTED),
        .axi_aw_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_aw_prog_full(NLW_U0_axi_aw_prog_full_UNCONNECTED),
        .axi_aw_prog_full_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_aw_rd_data_count(NLW_U0_axi_aw_rd_data_count_UNCONNECTED[4:0]),
        .axi_aw_sbiterr(NLW_U0_axi_aw_sbiterr_UNCONNECTED),
        .axi_aw_underflow(NLW_U0_axi_aw_underflow_UNCONNECTED),
        .axi_aw_wr_data_count(NLW_U0_axi_aw_wr_data_count_UNCONNECTED[4:0]),
        .axi_b_data_count(NLW_U0_axi_b_data_count_UNCONNECTED[4:0]),
        .axi_b_dbiterr(NLW_U0_axi_b_dbiterr_UNCONNECTED),
        .axi_b_injectdbiterr(1'b0),
        .axi_b_injectsbiterr(1'b0),
        .axi_b_overflow(NLW_U0_axi_b_overflow_UNCONNECTED),
        .axi_b_prog_empty(NLW_U0_axi_b_prog_empty_UNCONNECTED),
        .axi_b_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_b_prog_full(NLW_U0_axi_b_prog_full_UNCONNECTED),
        .axi_b_prog_full_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_b_rd_data_count(NLW_U0_axi_b_rd_data_count_UNCONNECTED[4:0]),
        .axi_b_sbiterr(NLW_U0_axi_b_sbiterr_UNCONNECTED),
        .axi_b_underflow(NLW_U0_axi_b_underflow_UNCONNECTED),
        .axi_b_wr_data_count(NLW_U0_axi_b_wr_data_count_UNCONNECTED[4:0]),
        .axi_r_data_count(NLW_U0_axi_r_data_count_UNCONNECTED[10:0]),
        .axi_r_dbiterr(NLW_U0_axi_r_dbiterr_UNCONNECTED),
        .axi_r_injectdbiterr(1'b0),
        .axi_r_injectsbiterr(1'b0),
        .axi_r_overflow(NLW_U0_axi_r_overflow_UNCONNECTED),
        .axi_r_prog_empty(NLW_U0_axi_r_prog_empty_UNCONNECTED),
        .axi_r_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_r_prog_full(NLW_U0_axi_r_prog_full_UNCONNECTED),
        .axi_r_prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_r_rd_data_count(NLW_U0_axi_r_rd_data_count_UNCONNECTED[10:0]),
        .axi_r_sbiterr(NLW_U0_axi_r_sbiterr_UNCONNECTED),
        .axi_r_underflow(NLW_U0_axi_r_underflow_UNCONNECTED),
        .axi_r_wr_data_count(NLW_U0_axi_r_wr_data_count_UNCONNECTED[10:0]),
        .axi_w_data_count(NLW_U0_axi_w_data_count_UNCONNECTED[10:0]),
        .axi_w_dbiterr(NLW_U0_axi_w_dbiterr_UNCONNECTED),
        .axi_w_injectdbiterr(1'b0),
        .axi_w_injectsbiterr(1'b0),
        .axi_w_overflow(NLW_U0_axi_w_overflow_UNCONNECTED),
        .axi_w_prog_empty(NLW_U0_axi_w_prog_empty_UNCONNECTED),
        .axi_w_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_w_prog_full(NLW_U0_axi_w_prog_full_UNCONNECTED),
        .axi_w_prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_w_rd_data_count(NLW_U0_axi_w_rd_data_count_UNCONNECTED[10:0]),
        .axi_w_sbiterr(NLW_U0_axi_w_sbiterr_UNCONNECTED),
        .axi_w_underflow(NLW_U0_axi_w_underflow_UNCONNECTED),
        .axi_w_wr_data_count(NLW_U0_axi_w_wr_data_count_UNCONNECTED[10:0]),
        .axis_data_count(NLW_U0_axis_data_count_UNCONNECTED[10:0]),
        .axis_dbiterr(NLW_U0_axis_dbiterr_UNCONNECTED),
        .axis_injectdbiterr(1'b0),
        .axis_injectsbiterr(1'b0),
        .axis_overflow(NLW_U0_axis_overflow_UNCONNECTED),
        .axis_prog_empty(NLW_U0_axis_prog_empty_UNCONNECTED),
        .axis_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axis_prog_full(NLW_U0_axis_prog_full_UNCONNECTED),
        .axis_prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axis_rd_data_count(NLW_U0_axis_rd_data_count_UNCONNECTED[10:0]),
        .axis_sbiterr(NLW_U0_axis_sbiterr_UNCONNECTED),
        .axis_underflow(NLW_U0_axis_underflow_UNCONNECTED),
        .axis_wr_data_count(NLW_U0_axis_wr_data_count_UNCONNECTED[10:0]),
        .backup(1'b0),
        .backup_marker(1'b0),
        .clk(clk),
        .data_count(NLW_U0_data_count_UNCONNECTED[6:0]),
        .dbiterr(NLW_U0_dbiterr_UNCONNECTED),
        .din(din),
        .dout(dout),
        .empty(empty),
        .full(NLW_U0_full_UNCONNECTED),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .int_clk(1'b0),
        .m_aclk(1'b0),
        .m_aclk_en(1'b0),
        .m_axi_araddr(NLW_U0_m_axi_araddr_UNCONNECTED[31:0]),
        .m_axi_arburst(NLW_U0_m_axi_arburst_UNCONNECTED[1:0]),
        .m_axi_arcache(NLW_U0_m_axi_arcache_UNCONNECTED[3:0]),
        .m_axi_arid(NLW_U0_m_axi_arid_UNCONNECTED[0]),
        .m_axi_arlen(NLW_U0_m_axi_arlen_UNCONNECTED[7:0]),
        .m_axi_arlock(NLW_U0_m_axi_arlock_UNCONNECTED[0]),
        .m_axi_arprot(NLW_U0_m_axi_arprot_UNCONNECTED[2:0]),
        .m_axi_arqos(NLW_U0_m_axi_arqos_UNCONNECTED[3:0]),
        .m_axi_arready(1'b0),
        .m_axi_arregion(NLW_U0_m_axi_arregion_UNCONNECTED[3:0]),
        .m_axi_arsize(NLW_U0_m_axi_arsize_UNCONNECTED[2:0]),
        .m_axi_aruser(NLW_U0_m_axi_aruser_UNCONNECTED[0]),
        .m_axi_arvalid(NLW_U0_m_axi_arvalid_UNCONNECTED),
        .m_axi_awaddr(NLW_U0_m_axi_awaddr_UNCONNECTED[31:0]),
        .m_axi_awburst(NLW_U0_m_axi_awburst_UNCONNECTED[1:0]),
        .m_axi_awcache(NLW_U0_m_axi_awcache_UNCONNECTED[3:0]),
        .m_axi_awid(NLW_U0_m_axi_awid_UNCONNECTED[0]),
        .m_axi_awlen(NLW_U0_m_axi_awlen_UNCONNECTED[7:0]),
        .m_axi_awlock(NLW_U0_m_axi_awlock_UNCONNECTED[0]),
        .m_axi_awprot(NLW_U0_m_axi_awprot_UNCONNECTED[2:0]),
        .m_axi_awqos(NLW_U0_m_axi_awqos_UNCONNECTED[3:0]),
        .m_axi_awready(1'b0),
        .m_axi_awregion(NLW_U0_m_axi_awregion_UNCONNECTED[3:0]),
        .m_axi_awsize(NLW_U0_m_axi_awsize_UNCONNECTED[2:0]),
        .m_axi_awuser(NLW_U0_m_axi_awuser_UNCONNECTED[0]),
        .m_axi_awvalid(NLW_U0_m_axi_awvalid_UNCONNECTED),
        .m_axi_bid(1'b0),
        .m_axi_bready(NLW_U0_m_axi_bready_UNCONNECTED),
        .m_axi_bresp({1'b0,1'b0}),
        .m_axi_buser(1'b0),
        .m_axi_bvalid(1'b0),
        .m_axi_rdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .m_axi_rid(1'b0),
        .m_axi_rlast(1'b0),
        .m_axi_rready(NLW_U0_m_axi_rready_UNCONNECTED),
        .m_axi_rresp({1'b0,1'b0}),
        .m_axi_ruser(1'b0),
        .m_axi_rvalid(1'b0),
        .m_axi_wdata(NLW_U0_m_axi_wdata_UNCONNECTED[63:0]),
        .m_axi_wid(NLW_U0_m_axi_wid_UNCONNECTED[0]),
        .m_axi_wlast(NLW_U0_m_axi_wlast_UNCONNECTED),
        .m_axi_wready(1'b0),
        .m_axi_wstrb(NLW_U0_m_axi_wstrb_UNCONNECTED[7:0]),
        .m_axi_wuser(NLW_U0_m_axi_wuser_UNCONNECTED[0]),
        .m_axi_wvalid(NLW_U0_m_axi_wvalid_UNCONNECTED),
        .m_axis_tdata(NLW_U0_m_axis_tdata_UNCONNECTED[7:0]),
        .m_axis_tdest(NLW_U0_m_axis_tdest_UNCONNECTED[0]),
        .m_axis_tid(NLW_U0_m_axis_tid_UNCONNECTED[0]),
        .m_axis_tkeep(NLW_U0_m_axis_tkeep_UNCONNECTED[0]),
        .m_axis_tlast(NLW_U0_m_axis_tlast_UNCONNECTED),
        .m_axis_tready(1'b0),
        .m_axis_tstrb(NLW_U0_m_axis_tstrb_UNCONNECTED[0]),
        .m_axis_tuser(NLW_U0_m_axis_tuser_UNCONNECTED[3:0]),
        .m_axis_tvalid(NLW_U0_m_axis_tvalid_UNCONNECTED),
        .overflow(NLW_U0_overflow_UNCONNECTED),
        .prog_empty(NLW_U0_prog_empty_UNCONNECTED),
        .prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_empty_thresh_assert({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_empty_thresh_negate({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_full(NLW_U0_prog_full_UNCONNECTED),
        .prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_full_thresh_assert({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_full_thresh_negate({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rd_clk(1'b0),
        .rd_data_count(NLW_U0_rd_data_count_UNCONNECTED[6:0]),
        .rd_en(rd_en),
        .rd_rst(1'b0),
        .rd_rst_busy(NLW_U0_rd_rst_busy_UNCONNECTED),
        .rst(1'b0),
        .s_aclk(1'b0),
        .s_aclk_en(1'b0),
        .s_aresetn(1'b0),
        .s_axi_araddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arburst({1'b0,1'b0}),
        .s_axi_arcache({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arid(1'b0),
        .s_axi_arlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arlock(1'b0),
        .s_axi_arprot({1'b0,1'b0,1'b0}),
        .s_axi_arqos({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arready(NLW_U0_s_axi_arready_UNCONNECTED),
        .s_axi_arregion({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arsize({1'b0,1'b0,1'b0}),
        .s_axi_aruser(1'b0),
        .s_axi_arvalid(1'b0),
        .s_axi_awaddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awburst({1'b0,1'b0}),
        .s_axi_awcache({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awid(1'b0),
        .s_axi_awlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awlock(1'b0),
        .s_axi_awprot({1'b0,1'b0,1'b0}),
        .s_axi_awqos({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awready(NLW_U0_s_axi_awready_UNCONNECTED),
        .s_axi_awregion({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awsize({1'b0,1'b0,1'b0}),
        .s_axi_awuser(1'b0),
        .s_axi_awvalid(1'b0),
        .s_axi_bid(NLW_U0_s_axi_bid_UNCONNECTED[0]),
        .s_axi_bready(1'b0),
        .s_axi_bresp(NLW_U0_s_axi_bresp_UNCONNECTED[1:0]),
        .s_axi_buser(NLW_U0_s_axi_buser_UNCONNECTED[0]),
        .s_axi_bvalid(NLW_U0_s_axi_bvalid_UNCONNECTED),
        .s_axi_rdata(NLW_U0_s_axi_rdata_UNCONNECTED[63:0]),
        .s_axi_rid(NLW_U0_s_axi_rid_UNCONNECTED[0]),
        .s_axi_rlast(NLW_U0_s_axi_rlast_UNCONNECTED),
        .s_axi_rready(1'b0),
        .s_axi_rresp(NLW_U0_s_axi_rresp_UNCONNECTED[1:0]),
        .s_axi_ruser(NLW_U0_s_axi_ruser_UNCONNECTED[0]),
        .s_axi_rvalid(NLW_U0_s_axi_rvalid_UNCONNECTED),
        .s_axi_wdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wid(1'b0),
        .s_axi_wlast(1'b0),
        .s_axi_wready(NLW_U0_s_axi_wready_UNCONNECTED),
        .s_axi_wstrb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wuser(1'b0),
        .s_axi_wvalid(1'b0),
        .s_axis_tdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axis_tdest(1'b0),
        .s_axis_tid(1'b0),
        .s_axis_tkeep(1'b0),
        .s_axis_tlast(1'b0),
        .s_axis_tready(NLW_U0_s_axis_tready_UNCONNECTED),
        .s_axis_tstrb(1'b0),
        .s_axis_tuser({1'b0,1'b0,1'b0,1'b0}),
        .s_axis_tvalid(1'b0),
        .sbiterr(NLW_U0_sbiterr_UNCONNECTED),
        .sleep(1'b0),
        .srst(srst),
        .underflow(NLW_U0_underflow_UNCONNECTED),
        .valid(NLW_U0_valid_UNCONNECTED),
        .wr_ack(NLW_U0_wr_ack_UNCONNECTED),
        .wr_clk(1'b0),
        .wr_data_count(NLW_U0_wr_data_count_UNCONNECTED[6:0]),
        .wr_en(wr_en),
        .wr_rst(1'b0),
        .wr_rst_busy(NLW_U0_wr_rst_busy_UNCONNECTED));
endmodule

(* CHECK_LICENSE_TYPE = "rtcc_fifo_generator_1_0,fifo_generator_v13_2_6,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "rtcc_fifo_generator_1_0" *) 
(* X_CORE_INFO = "fifo_generator_v13_2_6,Vivado 2021.2.1" *) 
module zxnexys_zxrtc_0_0_rtcc_fifo_generator_1_0
   (clk,
    srst,
    din,
    wr_en,
    rd_en,
    dout,
    full,
    wr_ack,
    empty,
    underflow);
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 core_clk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME core_clk, FREQ_HZ 28000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN rtcc_clk_peripheral, INSERT_VIP 0" *) input clk;
  input srst;
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE WR_DATA" *) input [13:0]din;
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE WR_EN" *) input wr_en;
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_read:1.0 FIFO_READ RD_EN" *) input rd_en;
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_read:1.0 FIFO_READ RD_DATA" *) output [13:0]dout;
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE FULL" *) output full;
  output wr_ack;
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_read:1.0 FIFO_READ EMPTY" *) output empty;
  output underflow;

  wire \<const0> ;
  wire clk;
  wire [13:0]din;
  wire [13:0]dout;
  wire srst;
  wire underflow;
  wire wr_ack;
  wire wr_en;
  wire NLW_U0_almost_empty_UNCONNECTED;
  wire NLW_U0_almost_full_UNCONNECTED;
  wire NLW_U0_axi_ar_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_ar_overflow_UNCONNECTED;
  wire NLW_U0_axi_ar_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_ar_prog_full_UNCONNECTED;
  wire NLW_U0_axi_ar_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_ar_underflow_UNCONNECTED;
  wire NLW_U0_axi_aw_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_aw_overflow_UNCONNECTED;
  wire NLW_U0_axi_aw_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_aw_prog_full_UNCONNECTED;
  wire NLW_U0_axi_aw_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_aw_underflow_UNCONNECTED;
  wire NLW_U0_axi_b_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_b_overflow_UNCONNECTED;
  wire NLW_U0_axi_b_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_b_prog_full_UNCONNECTED;
  wire NLW_U0_axi_b_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_b_underflow_UNCONNECTED;
  wire NLW_U0_axi_r_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_r_overflow_UNCONNECTED;
  wire NLW_U0_axi_r_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_r_prog_full_UNCONNECTED;
  wire NLW_U0_axi_r_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_r_underflow_UNCONNECTED;
  wire NLW_U0_axi_w_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_w_overflow_UNCONNECTED;
  wire NLW_U0_axi_w_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_w_prog_full_UNCONNECTED;
  wire NLW_U0_axi_w_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_w_underflow_UNCONNECTED;
  wire NLW_U0_axis_dbiterr_UNCONNECTED;
  wire NLW_U0_axis_overflow_UNCONNECTED;
  wire NLW_U0_axis_prog_empty_UNCONNECTED;
  wire NLW_U0_axis_prog_full_UNCONNECTED;
  wire NLW_U0_axis_sbiterr_UNCONNECTED;
  wire NLW_U0_axis_underflow_UNCONNECTED;
  wire NLW_U0_dbiterr_UNCONNECTED;
  wire NLW_U0_empty_UNCONNECTED;
  wire NLW_U0_full_UNCONNECTED;
  wire NLW_U0_m_axi_arvalid_UNCONNECTED;
  wire NLW_U0_m_axi_awvalid_UNCONNECTED;
  wire NLW_U0_m_axi_bready_UNCONNECTED;
  wire NLW_U0_m_axi_rready_UNCONNECTED;
  wire NLW_U0_m_axi_wlast_UNCONNECTED;
  wire NLW_U0_m_axi_wvalid_UNCONNECTED;
  wire NLW_U0_m_axis_tlast_UNCONNECTED;
  wire NLW_U0_m_axis_tvalid_UNCONNECTED;
  wire NLW_U0_overflow_UNCONNECTED;
  wire NLW_U0_prog_empty_UNCONNECTED;
  wire NLW_U0_prog_full_UNCONNECTED;
  wire NLW_U0_rd_rst_busy_UNCONNECTED;
  wire NLW_U0_s_axi_arready_UNCONNECTED;
  wire NLW_U0_s_axi_awready_UNCONNECTED;
  wire NLW_U0_s_axi_bvalid_UNCONNECTED;
  wire NLW_U0_s_axi_rlast_UNCONNECTED;
  wire NLW_U0_s_axi_rvalid_UNCONNECTED;
  wire NLW_U0_s_axi_wready_UNCONNECTED;
  wire NLW_U0_s_axis_tready_UNCONNECTED;
  wire NLW_U0_sbiterr_UNCONNECTED;
  wire NLW_U0_valid_UNCONNECTED;
  wire NLW_U0_wr_rst_busy_UNCONNECTED;
  wire [4:0]NLW_U0_axi_ar_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_ar_rd_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_ar_wr_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_aw_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_aw_rd_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_aw_wr_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_b_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_b_rd_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_b_wr_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_r_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_r_rd_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_r_wr_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_w_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_w_rd_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_w_wr_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axis_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axis_rd_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axis_wr_data_count_UNCONNECTED;
  wire [6:0]NLW_U0_data_count_UNCONNECTED;
  wire [31:0]NLW_U0_m_axi_araddr_UNCONNECTED;
  wire [1:0]NLW_U0_m_axi_arburst_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_arcache_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_arid_UNCONNECTED;
  wire [7:0]NLW_U0_m_axi_arlen_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_arlock_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_arprot_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_arqos_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_arregion_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_arsize_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_aruser_UNCONNECTED;
  wire [31:0]NLW_U0_m_axi_awaddr_UNCONNECTED;
  wire [1:0]NLW_U0_m_axi_awburst_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_awcache_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_awid_UNCONNECTED;
  wire [7:0]NLW_U0_m_axi_awlen_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_awlock_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_awprot_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_awqos_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_awregion_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_awsize_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_awuser_UNCONNECTED;
  wire [63:0]NLW_U0_m_axi_wdata_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_wid_UNCONNECTED;
  wire [7:0]NLW_U0_m_axi_wstrb_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_wuser_UNCONNECTED;
  wire [7:0]NLW_U0_m_axis_tdata_UNCONNECTED;
  wire [0:0]NLW_U0_m_axis_tdest_UNCONNECTED;
  wire [0:0]NLW_U0_m_axis_tid_UNCONNECTED;
  wire [0:0]NLW_U0_m_axis_tkeep_UNCONNECTED;
  wire [0:0]NLW_U0_m_axis_tstrb_UNCONNECTED;
  wire [3:0]NLW_U0_m_axis_tuser_UNCONNECTED;
  wire [6:0]NLW_U0_rd_data_count_UNCONNECTED;
  wire [0:0]NLW_U0_s_axi_bid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_bresp_UNCONNECTED;
  wire [0:0]NLW_U0_s_axi_buser_UNCONNECTED;
  wire [63:0]NLW_U0_s_axi_rdata_UNCONNECTED;
  wire [0:0]NLW_U0_s_axi_rid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_rresp_UNCONNECTED;
  wire [0:0]NLW_U0_s_axi_ruser_UNCONNECTED;
  wire [6:0]NLW_U0_wr_data_count_UNCONNECTED;

  assign empty = \<const0> ;
  assign full = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* C_ADD_NGC_CONSTRAINT = "0" *) 
  (* C_APPLICATION_TYPE_AXIS = "0" *) 
  (* C_APPLICATION_TYPE_RACH = "0" *) 
  (* C_APPLICATION_TYPE_RDCH = "0" *) 
  (* C_APPLICATION_TYPE_WACH = "0" *) 
  (* C_APPLICATION_TYPE_WDCH = "0" *) 
  (* C_APPLICATION_TYPE_WRCH = "0" *) 
  (* C_AXIS_TDATA_WIDTH = "8" *) 
  (* C_AXIS_TDEST_WIDTH = "1" *) 
  (* C_AXIS_TID_WIDTH = "1" *) 
  (* C_AXIS_TKEEP_WIDTH = "1" *) 
  (* C_AXIS_TSTRB_WIDTH = "1" *) 
  (* C_AXIS_TUSER_WIDTH = "4" *) 
  (* C_AXIS_TYPE = "0" *) 
  (* C_AXI_ADDR_WIDTH = "32" *) 
  (* C_AXI_ARUSER_WIDTH = "1" *) 
  (* C_AXI_AWUSER_WIDTH = "1" *) 
  (* C_AXI_BUSER_WIDTH = "1" *) 
  (* C_AXI_DATA_WIDTH = "64" *) 
  (* C_AXI_ID_WIDTH = "1" *) 
  (* C_AXI_LEN_WIDTH = "8" *) 
  (* C_AXI_LOCK_WIDTH = "1" *) 
  (* C_AXI_RUSER_WIDTH = "1" *) 
  (* C_AXI_TYPE = "1" *) 
  (* C_AXI_WUSER_WIDTH = "1" *) 
  (* C_COMMON_CLOCK = "1" *) 
  (* C_COUNT_TYPE = "0" *) 
  (* C_DATA_COUNT_WIDTH = "7" *) 
  (* C_DEFAULT_VALUE = "BlankString" *) 
  (* C_DIN_WIDTH = "14" *) 
  (* C_DIN_WIDTH_AXIS = "1" *) 
  (* C_DIN_WIDTH_RACH = "32" *) 
  (* C_DIN_WIDTH_RDCH = "64" *) 
  (* C_DIN_WIDTH_WACH = "1" *) 
  (* C_DIN_WIDTH_WDCH = "64" *) 
  (* C_DIN_WIDTH_WRCH = "2" *) 
  (* C_DOUT_RST_VAL = "0" *) 
  (* C_DOUT_WIDTH = "14" *) 
  (* C_ENABLE_RLOCS = "0" *) 
  (* C_ENABLE_RST_SYNC = "1" *) 
  (* C_EN_SAFETY_CKT = "0" *) 
  (* C_ERROR_INJECTION_TYPE = "0" *) 
  (* C_ERROR_INJECTION_TYPE_AXIS = "0" *) 
  (* C_ERROR_INJECTION_TYPE_RACH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_RDCH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_WACH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_WDCH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_WRCH = "0" *) 
  (* C_FAMILY = "artix7" *) 
  (* C_FULL_FLAGS_RST_VAL = "0" *) 
  (* C_HAS_ALMOST_EMPTY = "0" *) 
  (* C_HAS_ALMOST_FULL = "0" *) 
  (* C_HAS_AXIS_TDATA = "1" *) 
  (* C_HAS_AXIS_TDEST = "0" *) 
  (* C_HAS_AXIS_TID = "0" *) 
  (* C_HAS_AXIS_TKEEP = "0" *) 
  (* C_HAS_AXIS_TLAST = "0" *) 
  (* C_HAS_AXIS_TREADY = "1" *) 
  (* C_HAS_AXIS_TSTRB = "0" *) 
  (* C_HAS_AXIS_TUSER = "1" *) 
  (* C_HAS_AXI_ARUSER = "0" *) 
  (* C_HAS_AXI_AWUSER = "0" *) 
  (* C_HAS_AXI_BUSER = "0" *) 
  (* C_HAS_AXI_ID = "0" *) 
  (* C_HAS_AXI_RD_CHANNEL = "1" *) 
  (* C_HAS_AXI_RUSER = "0" *) 
  (* C_HAS_AXI_WR_CHANNEL = "1" *) 
  (* C_HAS_AXI_WUSER = "0" *) 
  (* C_HAS_BACKUP = "0" *) 
  (* C_HAS_DATA_COUNT = "0" *) 
  (* C_HAS_DATA_COUNTS_AXIS = "0" *) 
  (* C_HAS_DATA_COUNTS_RACH = "0" *) 
  (* C_HAS_DATA_COUNTS_RDCH = "0" *) 
  (* C_HAS_DATA_COUNTS_WACH = "0" *) 
  (* C_HAS_DATA_COUNTS_WDCH = "0" *) 
  (* C_HAS_DATA_COUNTS_WRCH = "0" *) 
  (* C_HAS_INT_CLK = "0" *) 
  (* C_HAS_MASTER_CE = "0" *) 
  (* C_HAS_MEMINIT_FILE = "0" *) 
  (* C_HAS_OVERFLOW = "0" *) 
  (* C_HAS_PROG_FLAGS_AXIS = "0" *) 
  (* C_HAS_PROG_FLAGS_RACH = "0" *) 
  (* C_HAS_PROG_FLAGS_RDCH = "0" *) 
  (* C_HAS_PROG_FLAGS_WACH = "0" *) 
  (* C_HAS_PROG_FLAGS_WDCH = "0" *) 
  (* C_HAS_PROG_FLAGS_WRCH = "0" *) 
  (* C_HAS_RD_DATA_COUNT = "0" *) 
  (* C_HAS_RD_RST = "0" *) 
  (* C_HAS_RST = "0" *) 
  (* C_HAS_SLAVE_CE = "0" *) 
  (* C_HAS_SRST = "1" *) 
  (* C_HAS_UNDERFLOW = "1" *) 
  (* C_HAS_VALID = "0" *) 
  (* C_HAS_WR_ACK = "1" *) 
  (* C_HAS_WR_DATA_COUNT = "0" *) 
  (* C_HAS_WR_RST = "0" *) 
  (* C_IMPLEMENTATION_TYPE = "0" *) 
  (* C_IMPLEMENTATION_TYPE_AXIS = "1" *) 
  (* C_IMPLEMENTATION_TYPE_RACH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_RDCH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_WACH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_WDCH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_WRCH = "1" *) 
  (* C_INIT_WR_PNTR_VAL = "0" *) 
  (* C_INTERFACE_TYPE = "0" *) 
  (* C_MEMORY_TYPE = "1" *) 
  (* C_MIF_FILE_NAME = "BlankString" *) 
  (* C_MSGON_VAL = "1" *) 
  (* C_OPTIMIZATION_MODE = "0" *) 
  (* C_OVERFLOW_LOW = "0" *) 
  (* C_POWER_SAVING_MODE = "0" *) 
  (* C_PRELOAD_LATENCY = "0" *) 
  (* C_PRELOAD_REGS = "1" *) 
  (* C_PRIM_FIFO_TYPE = "512x36" *) 
  (* C_PRIM_FIFO_TYPE_AXIS = "1kx18" *) 
  (* C_PRIM_FIFO_TYPE_RACH = "512x36" *) 
  (* C_PRIM_FIFO_TYPE_RDCH = "1kx36" *) 
  (* C_PRIM_FIFO_TYPE_WACH = "512x36" *) 
  (* C_PRIM_FIFO_TYPE_WDCH = "1kx36" *) 
  (* C_PRIM_FIFO_TYPE_WRCH = "512x36" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL = "4" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_NEGATE_VAL = "5" *) 
  (* C_PROG_EMPTY_TYPE = "0" *) 
  (* C_PROG_EMPTY_TYPE_AXIS = "0" *) 
  (* C_PROG_EMPTY_TYPE_RACH = "0" *) 
  (* C_PROG_EMPTY_TYPE_RDCH = "0" *) 
  (* C_PROG_EMPTY_TYPE_WACH = "0" *) 
  (* C_PROG_EMPTY_TYPE_WDCH = "0" *) 
  (* C_PROG_EMPTY_TYPE_WRCH = "0" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL = "63" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_AXIS = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_RACH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_RDCH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_WACH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_WDCH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_WRCH = "1023" *) 
  (* C_PROG_FULL_THRESH_NEGATE_VAL = "62" *) 
  (* C_PROG_FULL_TYPE = "0" *) 
  (* C_PROG_FULL_TYPE_AXIS = "0" *) 
  (* C_PROG_FULL_TYPE_RACH = "0" *) 
  (* C_PROG_FULL_TYPE_RDCH = "0" *) 
  (* C_PROG_FULL_TYPE_WACH = "0" *) 
  (* C_PROG_FULL_TYPE_WDCH = "0" *) 
  (* C_PROG_FULL_TYPE_WRCH = "0" *) 
  (* C_RACH_TYPE = "0" *) 
  (* C_RDCH_TYPE = "0" *) 
  (* C_RD_DATA_COUNT_WIDTH = "7" *) 
  (* C_RD_DEPTH = "64" *) 
  (* C_RD_FREQ = "1" *) 
  (* C_RD_PNTR_WIDTH = "6" *) 
  (* C_REG_SLICE_MODE_AXIS = "0" *) 
  (* C_REG_SLICE_MODE_RACH = "0" *) 
  (* C_REG_SLICE_MODE_RDCH = "0" *) 
  (* C_REG_SLICE_MODE_WACH = "0" *) 
  (* C_REG_SLICE_MODE_WDCH = "0" *) 
  (* C_REG_SLICE_MODE_WRCH = "0" *) 
  (* C_SELECT_XPM = "0" *) 
  (* C_SYNCHRONIZER_STAGE = "2" *) 
  (* C_UNDERFLOW_LOW = "0" *) 
  (* C_USE_COMMON_OVERFLOW = "0" *) 
  (* C_USE_COMMON_UNDERFLOW = "0" *) 
  (* C_USE_DEFAULT_SETTINGS = "0" *) 
  (* C_USE_DOUT_RST = "1" *) 
  (* C_USE_ECC = "0" *) 
  (* C_USE_ECC_AXIS = "0" *) 
  (* C_USE_ECC_RACH = "0" *) 
  (* C_USE_ECC_RDCH = "0" *) 
  (* C_USE_ECC_WACH = "0" *) 
  (* C_USE_ECC_WDCH = "0" *) 
  (* C_USE_ECC_WRCH = "0" *) 
  (* C_USE_EMBEDDED_REG = "0" *) 
  (* C_USE_FIFO16_FLAGS = "0" *) 
  (* C_USE_FWFT_DATA_COUNT = "1" *) 
  (* C_USE_PIPELINE_REG = "0" *) 
  (* C_VALID_LOW = "0" *) 
  (* C_WACH_TYPE = "0" *) 
  (* C_WDCH_TYPE = "0" *) 
  (* C_WRCH_TYPE = "0" *) 
  (* C_WR_ACK_LOW = "0" *) 
  (* C_WR_DATA_COUNT_WIDTH = "7" *) 
  (* C_WR_DEPTH = "64" *) 
  (* C_WR_DEPTH_AXIS = "1024" *) 
  (* C_WR_DEPTH_RACH = "16" *) 
  (* C_WR_DEPTH_RDCH = "1024" *) 
  (* C_WR_DEPTH_WACH = "16" *) 
  (* C_WR_DEPTH_WDCH = "1024" *) 
  (* C_WR_DEPTH_WRCH = "16" *) 
  (* C_WR_FREQ = "1" *) 
  (* C_WR_PNTR_WIDTH = "6" *) 
  (* C_WR_PNTR_WIDTH_AXIS = "10" *) 
  (* C_WR_PNTR_WIDTH_RACH = "4" *) 
  (* C_WR_PNTR_WIDTH_RDCH = "10" *) 
  (* C_WR_PNTR_WIDTH_WACH = "4" *) 
  (* C_WR_PNTR_WIDTH_WDCH = "10" *) 
  (* C_WR_PNTR_WIDTH_WRCH = "4" *) 
  (* C_WR_RESPONSE_LATENCY = "1" *) 
  (* is_du_within_envelope = "true" *) 
  zxnexys_zxrtc_0_0_fifo_generator_v13_2_6__parameterized1 U0
       (.almost_empty(NLW_U0_almost_empty_UNCONNECTED),
        .almost_full(NLW_U0_almost_full_UNCONNECTED),
        .axi_ar_data_count(NLW_U0_axi_ar_data_count_UNCONNECTED[4:0]),
        .axi_ar_dbiterr(NLW_U0_axi_ar_dbiterr_UNCONNECTED),
        .axi_ar_injectdbiterr(1'b0),
        .axi_ar_injectsbiterr(1'b0),
        .axi_ar_overflow(NLW_U0_axi_ar_overflow_UNCONNECTED),
        .axi_ar_prog_empty(NLW_U0_axi_ar_prog_empty_UNCONNECTED),
        .axi_ar_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_ar_prog_full(NLW_U0_axi_ar_prog_full_UNCONNECTED),
        .axi_ar_prog_full_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_ar_rd_data_count(NLW_U0_axi_ar_rd_data_count_UNCONNECTED[4:0]),
        .axi_ar_sbiterr(NLW_U0_axi_ar_sbiterr_UNCONNECTED),
        .axi_ar_underflow(NLW_U0_axi_ar_underflow_UNCONNECTED),
        .axi_ar_wr_data_count(NLW_U0_axi_ar_wr_data_count_UNCONNECTED[4:0]),
        .axi_aw_data_count(NLW_U0_axi_aw_data_count_UNCONNECTED[4:0]),
        .axi_aw_dbiterr(NLW_U0_axi_aw_dbiterr_UNCONNECTED),
        .axi_aw_injectdbiterr(1'b0),
        .axi_aw_injectsbiterr(1'b0),
        .axi_aw_overflow(NLW_U0_axi_aw_overflow_UNCONNECTED),
        .axi_aw_prog_empty(NLW_U0_axi_aw_prog_empty_UNCONNECTED),
        .axi_aw_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_aw_prog_full(NLW_U0_axi_aw_prog_full_UNCONNECTED),
        .axi_aw_prog_full_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_aw_rd_data_count(NLW_U0_axi_aw_rd_data_count_UNCONNECTED[4:0]),
        .axi_aw_sbiterr(NLW_U0_axi_aw_sbiterr_UNCONNECTED),
        .axi_aw_underflow(NLW_U0_axi_aw_underflow_UNCONNECTED),
        .axi_aw_wr_data_count(NLW_U0_axi_aw_wr_data_count_UNCONNECTED[4:0]),
        .axi_b_data_count(NLW_U0_axi_b_data_count_UNCONNECTED[4:0]),
        .axi_b_dbiterr(NLW_U0_axi_b_dbiterr_UNCONNECTED),
        .axi_b_injectdbiterr(1'b0),
        .axi_b_injectsbiterr(1'b0),
        .axi_b_overflow(NLW_U0_axi_b_overflow_UNCONNECTED),
        .axi_b_prog_empty(NLW_U0_axi_b_prog_empty_UNCONNECTED),
        .axi_b_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_b_prog_full(NLW_U0_axi_b_prog_full_UNCONNECTED),
        .axi_b_prog_full_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_b_rd_data_count(NLW_U0_axi_b_rd_data_count_UNCONNECTED[4:0]),
        .axi_b_sbiterr(NLW_U0_axi_b_sbiterr_UNCONNECTED),
        .axi_b_underflow(NLW_U0_axi_b_underflow_UNCONNECTED),
        .axi_b_wr_data_count(NLW_U0_axi_b_wr_data_count_UNCONNECTED[4:0]),
        .axi_r_data_count(NLW_U0_axi_r_data_count_UNCONNECTED[10:0]),
        .axi_r_dbiterr(NLW_U0_axi_r_dbiterr_UNCONNECTED),
        .axi_r_injectdbiterr(1'b0),
        .axi_r_injectsbiterr(1'b0),
        .axi_r_overflow(NLW_U0_axi_r_overflow_UNCONNECTED),
        .axi_r_prog_empty(NLW_U0_axi_r_prog_empty_UNCONNECTED),
        .axi_r_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_r_prog_full(NLW_U0_axi_r_prog_full_UNCONNECTED),
        .axi_r_prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_r_rd_data_count(NLW_U0_axi_r_rd_data_count_UNCONNECTED[10:0]),
        .axi_r_sbiterr(NLW_U0_axi_r_sbiterr_UNCONNECTED),
        .axi_r_underflow(NLW_U0_axi_r_underflow_UNCONNECTED),
        .axi_r_wr_data_count(NLW_U0_axi_r_wr_data_count_UNCONNECTED[10:0]),
        .axi_w_data_count(NLW_U0_axi_w_data_count_UNCONNECTED[10:0]),
        .axi_w_dbiterr(NLW_U0_axi_w_dbiterr_UNCONNECTED),
        .axi_w_injectdbiterr(1'b0),
        .axi_w_injectsbiterr(1'b0),
        .axi_w_overflow(NLW_U0_axi_w_overflow_UNCONNECTED),
        .axi_w_prog_empty(NLW_U0_axi_w_prog_empty_UNCONNECTED),
        .axi_w_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_w_prog_full(NLW_U0_axi_w_prog_full_UNCONNECTED),
        .axi_w_prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_w_rd_data_count(NLW_U0_axi_w_rd_data_count_UNCONNECTED[10:0]),
        .axi_w_sbiterr(NLW_U0_axi_w_sbiterr_UNCONNECTED),
        .axi_w_underflow(NLW_U0_axi_w_underflow_UNCONNECTED),
        .axi_w_wr_data_count(NLW_U0_axi_w_wr_data_count_UNCONNECTED[10:0]),
        .axis_data_count(NLW_U0_axis_data_count_UNCONNECTED[10:0]),
        .axis_dbiterr(NLW_U0_axis_dbiterr_UNCONNECTED),
        .axis_injectdbiterr(1'b0),
        .axis_injectsbiterr(1'b0),
        .axis_overflow(NLW_U0_axis_overflow_UNCONNECTED),
        .axis_prog_empty(NLW_U0_axis_prog_empty_UNCONNECTED),
        .axis_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axis_prog_full(NLW_U0_axis_prog_full_UNCONNECTED),
        .axis_prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axis_rd_data_count(NLW_U0_axis_rd_data_count_UNCONNECTED[10:0]),
        .axis_sbiterr(NLW_U0_axis_sbiterr_UNCONNECTED),
        .axis_underflow(NLW_U0_axis_underflow_UNCONNECTED),
        .axis_wr_data_count(NLW_U0_axis_wr_data_count_UNCONNECTED[10:0]),
        .backup(1'b0),
        .backup_marker(1'b0),
        .clk(clk),
        .data_count(NLW_U0_data_count_UNCONNECTED[6:0]),
        .dbiterr(NLW_U0_dbiterr_UNCONNECTED),
        .din(din),
        .dout(dout),
        .empty(NLW_U0_empty_UNCONNECTED),
        .full(NLW_U0_full_UNCONNECTED),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .int_clk(1'b0),
        .m_aclk(1'b0),
        .m_aclk_en(1'b0),
        .m_axi_araddr(NLW_U0_m_axi_araddr_UNCONNECTED[31:0]),
        .m_axi_arburst(NLW_U0_m_axi_arburst_UNCONNECTED[1:0]),
        .m_axi_arcache(NLW_U0_m_axi_arcache_UNCONNECTED[3:0]),
        .m_axi_arid(NLW_U0_m_axi_arid_UNCONNECTED[0]),
        .m_axi_arlen(NLW_U0_m_axi_arlen_UNCONNECTED[7:0]),
        .m_axi_arlock(NLW_U0_m_axi_arlock_UNCONNECTED[0]),
        .m_axi_arprot(NLW_U0_m_axi_arprot_UNCONNECTED[2:0]),
        .m_axi_arqos(NLW_U0_m_axi_arqos_UNCONNECTED[3:0]),
        .m_axi_arready(1'b0),
        .m_axi_arregion(NLW_U0_m_axi_arregion_UNCONNECTED[3:0]),
        .m_axi_arsize(NLW_U0_m_axi_arsize_UNCONNECTED[2:0]),
        .m_axi_aruser(NLW_U0_m_axi_aruser_UNCONNECTED[0]),
        .m_axi_arvalid(NLW_U0_m_axi_arvalid_UNCONNECTED),
        .m_axi_awaddr(NLW_U0_m_axi_awaddr_UNCONNECTED[31:0]),
        .m_axi_awburst(NLW_U0_m_axi_awburst_UNCONNECTED[1:0]),
        .m_axi_awcache(NLW_U0_m_axi_awcache_UNCONNECTED[3:0]),
        .m_axi_awid(NLW_U0_m_axi_awid_UNCONNECTED[0]),
        .m_axi_awlen(NLW_U0_m_axi_awlen_UNCONNECTED[7:0]),
        .m_axi_awlock(NLW_U0_m_axi_awlock_UNCONNECTED[0]),
        .m_axi_awprot(NLW_U0_m_axi_awprot_UNCONNECTED[2:0]),
        .m_axi_awqos(NLW_U0_m_axi_awqos_UNCONNECTED[3:0]),
        .m_axi_awready(1'b0),
        .m_axi_awregion(NLW_U0_m_axi_awregion_UNCONNECTED[3:0]),
        .m_axi_awsize(NLW_U0_m_axi_awsize_UNCONNECTED[2:0]),
        .m_axi_awuser(NLW_U0_m_axi_awuser_UNCONNECTED[0]),
        .m_axi_awvalid(NLW_U0_m_axi_awvalid_UNCONNECTED),
        .m_axi_bid(1'b0),
        .m_axi_bready(NLW_U0_m_axi_bready_UNCONNECTED),
        .m_axi_bresp({1'b0,1'b0}),
        .m_axi_buser(1'b0),
        .m_axi_bvalid(1'b0),
        .m_axi_rdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .m_axi_rid(1'b0),
        .m_axi_rlast(1'b0),
        .m_axi_rready(NLW_U0_m_axi_rready_UNCONNECTED),
        .m_axi_rresp({1'b0,1'b0}),
        .m_axi_ruser(1'b0),
        .m_axi_rvalid(1'b0),
        .m_axi_wdata(NLW_U0_m_axi_wdata_UNCONNECTED[63:0]),
        .m_axi_wid(NLW_U0_m_axi_wid_UNCONNECTED[0]),
        .m_axi_wlast(NLW_U0_m_axi_wlast_UNCONNECTED),
        .m_axi_wready(1'b0),
        .m_axi_wstrb(NLW_U0_m_axi_wstrb_UNCONNECTED[7:0]),
        .m_axi_wuser(NLW_U0_m_axi_wuser_UNCONNECTED[0]),
        .m_axi_wvalid(NLW_U0_m_axi_wvalid_UNCONNECTED),
        .m_axis_tdata(NLW_U0_m_axis_tdata_UNCONNECTED[7:0]),
        .m_axis_tdest(NLW_U0_m_axis_tdest_UNCONNECTED[0]),
        .m_axis_tid(NLW_U0_m_axis_tid_UNCONNECTED[0]),
        .m_axis_tkeep(NLW_U0_m_axis_tkeep_UNCONNECTED[0]),
        .m_axis_tlast(NLW_U0_m_axis_tlast_UNCONNECTED),
        .m_axis_tready(1'b0),
        .m_axis_tstrb(NLW_U0_m_axis_tstrb_UNCONNECTED[0]),
        .m_axis_tuser(NLW_U0_m_axis_tuser_UNCONNECTED[3:0]),
        .m_axis_tvalid(NLW_U0_m_axis_tvalid_UNCONNECTED),
        .overflow(NLW_U0_overflow_UNCONNECTED),
        .prog_empty(NLW_U0_prog_empty_UNCONNECTED),
        .prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_empty_thresh_assert({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_empty_thresh_negate({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_full(NLW_U0_prog_full_UNCONNECTED),
        .prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_full_thresh_assert({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_full_thresh_negate({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rd_clk(1'b0),
        .rd_data_count(NLW_U0_rd_data_count_UNCONNECTED[6:0]),
        .rd_en(1'b1),
        .rd_rst(1'b0),
        .rd_rst_busy(NLW_U0_rd_rst_busy_UNCONNECTED),
        .rst(1'b0),
        .s_aclk(1'b0),
        .s_aclk_en(1'b0),
        .s_aresetn(1'b0),
        .s_axi_araddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arburst({1'b0,1'b0}),
        .s_axi_arcache({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arid(1'b0),
        .s_axi_arlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arlock(1'b0),
        .s_axi_arprot({1'b0,1'b0,1'b0}),
        .s_axi_arqos({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arready(NLW_U0_s_axi_arready_UNCONNECTED),
        .s_axi_arregion({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arsize({1'b0,1'b0,1'b0}),
        .s_axi_aruser(1'b0),
        .s_axi_arvalid(1'b0),
        .s_axi_awaddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awburst({1'b0,1'b0}),
        .s_axi_awcache({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awid(1'b0),
        .s_axi_awlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awlock(1'b0),
        .s_axi_awprot({1'b0,1'b0,1'b0}),
        .s_axi_awqos({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awready(NLW_U0_s_axi_awready_UNCONNECTED),
        .s_axi_awregion({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awsize({1'b0,1'b0,1'b0}),
        .s_axi_awuser(1'b0),
        .s_axi_awvalid(1'b0),
        .s_axi_bid(NLW_U0_s_axi_bid_UNCONNECTED[0]),
        .s_axi_bready(1'b0),
        .s_axi_bresp(NLW_U0_s_axi_bresp_UNCONNECTED[1:0]),
        .s_axi_buser(NLW_U0_s_axi_buser_UNCONNECTED[0]),
        .s_axi_bvalid(NLW_U0_s_axi_bvalid_UNCONNECTED),
        .s_axi_rdata(NLW_U0_s_axi_rdata_UNCONNECTED[63:0]),
        .s_axi_rid(NLW_U0_s_axi_rid_UNCONNECTED[0]),
        .s_axi_rlast(NLW_U0_s_axi_rlast_UNCONNECTED),
        .s_axi_rready(1'b0),
        .s_axi_rresp(NLW_U0_s_axi_rresp_UNCONNECTED[1:0]),
        .s_axi_ruser(NLW_U0_s_axi_ruser_UNCONNECTED[0]),
        .s_axi_rvalid(NLW_U0_s_axi_rvalid_UNCONNECTED),
        .s_axi_wdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wid(1'b0),
        .s_axi_wlast(1'b0),
        .s_axi_wready(NLW_U0_s_axi_wready_UNCONNECTED),
        .s_axi_wstrb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wuser(1'b0),
        .s_axi_wvalid(1'b0),
        .s_axis_tdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axis_tdest(1'b0),
        .s_axis_tid(1'b0),
        .s_axis_tkeep(1'b0),
        .s_axis_tlast(1'b0),
        .s_axis_tready(NLW_U0_s_axis_tready_UNCONNECTED),
        .s_axis_tstrb(1'b0),
        .s_axis_tuser({1'b0,1'b0,1'b0,1'b0}),
        .s_axis_tvalid(1'b0),
        .sbiterr(NLW_U0_sbiterr_UNCONNECTED),
        .sleep(1'b0),
        .srst(srst),
        .underflow(underflow),
        .valid(NLW_U0_valid_UNCONNECTED),
        .wr_ack(wr_ack),
        .wr_clk(1'b0),
        .wr_data_count(NLW_U0_wr_data_count_UNCONNECTED[6:0]),
        .wr_en(wr_en),
        .wr_rst(1'b0),
        .wr_rst_busy(NLW_U0_wr_rst_busy_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "rtcc_registers_0_0" *) 
module zxnexys_zxrtc_0_0_rtcc_registers_0_0
   (update_i_reg,
    \data_reg[1][6] ,
    \data_reg[4][0] ,
    \data_reg[4][7] ,
    \data_reg[4][6] ,
    \data_reg[4][5] ,
    \data_reg[4][4] ,
    \data_reg[1][0] ,
    \data_reg[1][7] ,
    \data_reg[2][0] ,
    \data_reg[2][7] ,
    \data_reg[2][6] ,
    \data_reg[2][5] ,
    \data_reg[2][4] ,
    \data_reg[0][0] ,
    \data_reg[0][7] ,
    \goreg_bm.dout_i_reg[11] ,
    \data_reg[5][0] ,
    \data_reg[5][7] ,
    \data_reg[5][6] ,
    \data_reg[5][5] ,
    \data_reg[5][4] ,
    \data_reg[3][2] ,
    \data_reg[3][1] ,
    \data_reg[3][0] ,
    wr_en,
    \refresh_reg[6]_inv ,
    update_i_reg_0,
    update_i_reg_1,
    update_i_reg_2,
    update_i_reg_3,
    \guf.guf1.underflow_i_reg ,
    \guf.guf1.underflow_i_reg_0 ,
    \goreg_bm.dout_i_reg[8] ,
    \goreg_bm.dout_i_reg[8]_0 ,
    \goreg_bm.dout_i_reg[12] ,
    \guf.guf1.underflow_i_reg_1 ,
    \refresh_reg[3] ,
    \data_reg[5][2] ,
    \guf.guf1.underflow_i_reg_2 ,
    \goreg_bm.dout_i_reg[4] ,
    \goreg_bm.dout_i_reg[5] ,
    \goreg_bm.dout_i_reg[9] ,
    \data_reg[6][4] ,
    \data_reg[5][4]_0 ,
    \goreg_bm.dout_i_reg[10] ,
    \goreg_bm.dout_i_reg[11]_0 ,
    \goreg_bm.dout_i_reg[8]_1 ,
    update_i_reg_4,
    \goreg_bm.dout_i_reg[8]_2 ,
    \goreg_bm.dout_i_reg[12]_0 ,
    \data_reg[0][0]_0 ,
    \refresh_reg[1] ,
    \goreg_bm.dout_i_reg[13] ,
    \goreg_bm.dout_i_reg[12]_1 ,
    update_t_reg,
    \goreg_bm.dout_i_reg[9]_0 ,
    \goreg_bm.dout_i_reg[12]_2 ,
    \data_reg[1][5] ,
    update_t_reg_0,
    update_t_reg_1,
    \data_reg[2][4]_0 ,
    \data_reg[2][2] ,
    \data_reg[2][1] ,
    \goreg_bm.dout_i_reg[4]_0 ,
    \goreg_bm.dout_i_reg[3] ,
    \data_reg[5][0]_0 ,
    \goreg_bm.dout_i_reg[5]_0 ,
    \goreg_bm.dout_i_reg[5]_1 ,
    \goreg_bm.dout_i_reg[13]_0 ,
    \goreg_bm.dout_i_reg[8]_3 ,
    \goreg_bm.dout_i_reg[9]_1 ,
    \goreg_bm.dout_i_reg[9]_2 ,
    \goreg_bm.dout_i_reg[9]_3 ,
    \goreg_bm.dout_i_reg[11]_1 ,
    \goreg_bm.dout_i_reg[12]_3 ,
    \goreg_bm.dout_i_reg[8]_4 ,
    \goreg_bm.dout_i_reg[10]_0 ,
    \goreg_bm.dout_i_reg[8]_5 ,
    \goreg_bm.dout_i_reg[10]_1 ,
    \goreg_bm.dout_i_reg[11]_2 ,
    \goreg_bm.dout_i_reg[10]_2 ,
    \goreg_bm.dout_i_reg[11]_3 ,
    \goreg_bm.dout_i_reg[13]_1 ,
    \goreg_bm.dout_i_reg[13]_2 ,
    \goreg_bm.dout_i_reg[10]_3 ,
    \goreg_bm.dout_i_reg[9]_4 ,
    \goreg_bm.dout_i_reg[8]_6 ,
    \goreg_bm.dout_i_reg[12]_4 ,
    \goreg_bm.dout_i_reg[9]_5 ,
    \guf.guf1.underflow_i_reg_3 ,
    \goreg_bm.dout_i_reg[9]_6 ,
    \goreg_bm.dout_i_reg[8]_7 ,
    \goreg_bm.dout_i_reg[8]_8 ,
    \goreg_bm.dout_i_reg[10]_4 ,
    \goreg_bm.dout_i_reg[11]_4 ,
    \goreg_bm.dout_i_reg[10]_5 ,
    \goreg_bm.dout_i_reg[8]_9 ,
    \goreg_bm.dout_i_reg[10]_6 ,
    \goreg_bm.dout_i_reg[11]_5 ,
    \guf.guf1.underflow_i_reg_4 ,
    \cnt_reg[2] ,
    \wr_data_reg[14] ,
    update_i_reg_5,
    clk_peripheral,
    \data_reg[4][0]_0 ,
    \data_reg[4][7]_0 ,
    \data_reg[4][6]_0 ,
    \data_reg[4][5]_0 ,
    \data_reg[4][4]_0 ,
    \data_reg[1][0]_0 ,
    \data_reg[1][7]_0 ,
    \data_reg[1][6]_0 ,
    \data_reg[1][5]_0 ,
    \data_reg[1][4] ,
    \data_reg[2][0]_0 ,
    \data_reg[2][7]_0 ,
    \data_reg[2][6]_0 ,
    \data_reg[2][5]_0 ,
    \data_reg[2][4]_1 ,
    \data_reg[0][0]_1 ,
    \data_reg[0][3] ,
    \data_reg[0][0]_2 ,
    \data_reg[0][7]_0 ,
    \data_reg[0][6] ,
    \data_reg[0][5] ,
    \data_reg[0][4] ,
    \data_reg[5][0]_1 ,
    \data_reg[5][7]_0 ,
    \data_reg[5][6]_0 ,
    \data_reg[5][5]_0 ,
    \data_reg[5][4]_1 ,
    \data_reg[3][5] ,
    D,
    \data_reg[3][2]_0 ,
    \data_reg[3][1]_0 ,
    \data_reg[3][0]_0 ,
    underflow,
    dout,
    rtc_0_rd_reg_o,
    Q,
    \data_reg[6][6] ,
    \data_reg[6][0] ,
    \data_reg[5][3] ,
    \data_reg[4][2] ,
    \data_reg[1][3] ,
    \data_reg[4][1] ,
    \data_reg[4][4]_1 ,
    \data_reg[28][0] ,
    \data_reg[6][7] ,
    \data_reg[26][0] ,
    \data_reg[6][6]_0 ,
    \data_reg[0][4]_0 ,
    \data_reg[2][4]_2 ,
    \data_reg[2][0]_1 ,
    \data_reg[1][0]_1 ,
    \data_reg[4][3] ,
    sda_o_i_2,
    \data_reg[6][4]_0 ,
    E,
    \data_reg[62][0] ,
    \data_reg[61][0] ,
    \data_reg[60][0] ,
    \data_reg[59][0] ,
    \data_reg[58][0] ,
    \data_reg[57][0] ,
    \data_reg[56][0] ,
    \data_reg[55][0] ,
    \data_reg[54][0] ,
    \data_reg[53][0] ,
    \data_reg[52][0] ,
    \data_reg[51][0] ,
    \data_reg[50][0] ,
    \data_reg[49][0] ,
    \data_reg[48][0] ,
    \data_reg[47][0] ,
    \data_reg[46][0] ,
    \data_reg[45][0] ,
    \data_reg[44][0] ,
    \data_reg[43][0] ,
    \data_reg[42][0] ,
    \data_reg[41][0] ,
    \data_reg[40][0] ,
    \data_reg[39][0] ,
    \data_reg[38][0] ,
    \data_reg[37][0] ,
    \data_reg[36][0] ,
    \data_reg[35][0] ,
    \data_reg[34][0] ,
    \data_reg[33][0] ,
    \data_reg[32][0] ,
    \data_reg[31][0] ,
    \data_reg[30][0] ,
    \data_reg[29][0] ,
    \data_reg[27][0] ,
    \data_reg[25][0] ,
    \data_reg[24][0] ,
    \data_reg[23][0] ,
    \data_reg[22][0] ,
    \data_reg[21][0] ,
    \data_reg[20][0] ,
    \data_reg[19][0] ,
    \data_reg[18][0] ,
    \data_reg[17][0] ,
    \data_reg[16][0] ,
    \data_reg[15][0] ,
    \data_reg[14][0] ,
    \data_reg[13][0] ,
    \data_reg[12][0] ,
    \data_reg[11][0] ,
    \data_reg[10][0] ,
    \data_reg[9][0] ,
    \data_reg[8][0] ,
    \data_reg[7][0] ,
    \wr_data_reg[11] );
  output update_i_reg;
  output \data_reg[1][6] ;
  output \data_reg[4][0] ;
  output \data_reg[4][7] ;
  output \data_reg[4][6] ;
  output \data_reg[4][5] ;
  output \data_reg[4][4] ;
  output [0:0]\data_reg[1][0] ;
  output [3:0]\data_reg[1][7] ;
  output \data_reg[2][0] ;
  output \data_reg[2][7] ;
  output \data_reg[2][6] ;
  output \data_reg[2][5] ;
  output \data_reg[2][4] ;
  output [0:0]\data_reg[0][0] ;
  output [3:0]\data_reg[0][7] ;
  output \goreg_bm.dout_i_reg[11] ;
  output \data_reg[5][0] ;
  output \data_reg[5][7] ;
  output \data_reg[5][6] ;
  output \data_reg[5][5] ;
  output \data_reg[5][4] ;
  output \data_reg[3][2] ;
  output \data_reg[3][1] ;
  output \data_reg[3][0] ;
  output wr_en;
  output [2:0]\refresh_reg[6]_inv ;
  output update_i_reg_0;
  output update_i_reg_1;
  output update_i_reg_2;
  output update_i_reg_3;
  output \guf.guf1.underflow_i_reg ;
  output \guf.guf1.underflow_i_reg_0 ;
  output \goreg_bm.dout_i_reg[8] ;
  output \goreg_bm.dout_i_reg[8]_0 ;
  output \goreg_bm.dout_i_reg[12] ;
  output \guf.guf1.underflow_i_reg_1 ;
  output [0:0]\refresh_reg[3] ;
  output \data_reg[5][2] ;
  output \guf.guf1.underflow_i_reg_2 ;
  output \goreg_bm.dout_i_reg[4] ;
  output \goreg_bm.dout_i_reg[5] ;
  output \goreg_bm.dout_i_reg[9] ;
  output [1:0]\data_reg[6][4] ;
  output \data_reg[5][4]_0 ;
  output \goreg_bm.dout_i_reg[10] ;
  output \goreg_bm.dout_i_reg[11]_0 ;
  output \goreg_bm.dout_i_reg[8]_1 ;
  output update_i_reg_4;
  output \goreg_bm.dout_i_reg[8]_2 ;
  output \goreg_bm.dout_i_reg[12]_0 ;
  output \data_reg[0][0]_0 ;
  output \refresh_reg[1] ;
  output \goreg_bm.dout_i_reg[13] ;
  output \goreg_bm.dout_i_reg[12]_1 ;
  output update_t_reg;
  output \goreg_bm.dout_i_reg[9]_0 ;
  output \goreg_bm.dout_i_reg[12]_2 ;
  output \data_reg[1][5] ;
  output update_t_reg_0;
  output update_t_reg_1;
  output \data_reg[2][4]_0 ;
  output \data_reg[2][2] ;
  output \data_reg[2][1] ;
  output \goreg_bm.dout_i_reg[4]_0 ;
  output \goreg_bm.dout_i_reg[3] ;
  output \data_reg[5][0]_0 ;
  output \goreg_bm.dout_i_reg[5]_0 ;
  output \goreg_bm.dout_i_reg[5]_1 ;
  output \goreg_bm.dout_i_reg[13]_0 ;
  output \goreg_bm.dout_i_reg[8]_3 ;
  output \goreg_bm.dout_i_reg[9]_1 ;
  output \goreg_bm.dout_i_reg[9]_2 ;
  output \goreg_bm.dout_i_reg[9]_3 ;
  output \goreg_bm.dout_i_reg[11]_1 ;
  output \goreg_bm.dout_i_reg[12]_3 ;
  output \goreg_bm.dout_i_reg[8]_4 ;
  output \goreg_bm.dout_i_reg[10]_0 ;
  output \goreg_bm.dout_i_reg[8]_5 ;
  output \goreg_bm.dout_i_reg[10]_1 ;
  output \goreg_bm.dout_i_reg[11]_2 ;
  output \goreg_bm.dout_i_reg[10]_2 ;
  output \goreg_bm.dout_i_reg[11]_3 ;
  output \goreg_bm.dout_i_reg[13]_1 ;
  output \goreg_bm.dout_i_reg[13]_2 ;
  output \goreg_bm.dout_i_reg[10]_3 ;
  output \goreg_bm.dout_i_reg[9]_4 ;
  output \goreg_bm.dout_i_reg[8]_6 ;
  output \goreg_bm.dout_i_reg[12]_4 ;
  output \goreg_bm.dout_i_reg[9]_5 ;
  output \guf.guf1.underflow_i_reg_3 ;
  output \goreg_bm.dout_i_reg[9]_6 ;
  output \goreg_bm.dout_i_reg[8]_7 ;
  output \goreg_bm.dout_i_reg[8]_8 ;
  output \goreg_bm.dout_i_reg[10]_4 ;
  output \goreg_bm.dout_i_reg[11]_4 ;
  output \goreg_bm.dout_i_reg[10]_5 ;
  output \goreg_bm.dout_i_reg[8]_9 ;
  output \goreg_bm.dout_i_reg[10]_6 ;
  output \goreg_bm.dout_i_reg[11]_5 ;
  output \guf.guf1.underflow_i_reg_4 ;
  output \cnt_reg[2] ;
  output [14:0]\wr_data_reg[14] ;
  input update_i_reg_5;
  input clk_peripheral;
  input \data_reg[4][0]_0 ;
  input \data_reg[4][7]_0 ;
  input \data_reg[4][6]_0 ;
  input \data_reg[4][5]_0 ;
  input \data_reg[4][4]_0 ;
  input \data_reg[1][0]_0 ;
  input \data_reg[1][7]_0 ;
  input \data_reg[1][6]_0 ;
  input \data_reg[1][5]_0 ;
  input \data_reg[1][4] ;
  input \data_reg[2][0]_0 ;
  input \data_reg[2][7]_0 ;
  input \data_reg[2][6]_0 ;
  input \data_reg[2][5]_0 ;
  input \data_reg[2][4]_1 ;
  input \data_reg[0][0]_1 ;
  input \data_reg[0][3] ;
  input \data_reg[0][0]_2 ;
  input \data_reg[0][7]_0 ;
  input \data_reg[0][6] ;
  input \data_reg[0][5] ;
  input \data_reg[0][4] ;
  input \data_reg[5][0]_1 ;
  input \data_reg[5][7]_0 ;
  input \data_reg[5][6]_0 ;
  input \data_reg[5][5]_0 ;
  input \data_reg[5][4]_1 ;
  input \data_reg[3][5] ;
  input [7:0]D;
  input \data_reg[3][2]_0 ;
  input \data_reg[3][1]_0 ;
  input \data_reg[3][0]_0 ;
  input underflow;
  input [9:0]dout;
  input [5:0]rtc_0_rd_reg_o;
  input [2:0]Q;
  input \data_reg[6][6] ;
  input \data_reg[6][0] ;
  input \data_reg[5][3] ;
  input \data_reg[4][2] ;
  input \data_reg[1][3] ;
  input \data_reg[4][1] ;
  input \data_reg[4][4]_1 ;
  input \data_reg[28][0] ;
  input [2:0]\data_reg[6][7] ;
  input \data_reg[26][0] ;
  input \data_reg[6][6]_0 ;
  input \data_reg[0][4]_0 ;
  input \data_reg[2][4]_2 ;
  input \data_reg[2][0]_1 ;
  input \data_reg[1][0]_1 ;
  input \data_reg[4][3] ;
  input [2:0]sda_o_i_2;
  input [1:0]\data_reg[6][4]_0 ;
  input [0:0]E;
  input [0:0]\data_reg[62][0] ;
  input [0:0]\data_reg[61][0] ;
  input [0:0]\data_reg[60][0] ;
  input [0:0]\data_reg[59][0] ;
  input [0:0]\data_reg[58][0] ;
  input [0:0]\data_reg[57][0] ;
  input [0:0]\data_reg[56][0] ;
  input [0:0]\data_reg[55][0] ;
  input [0:0]\data_reg[54][0] ;
  input [0:0]\data_reg[53][0] ;
  input [0:0]\data_reg[52][0] ;
  input [0:0]\data_reg[51][0] ;
  input [0:0]\data_reg[50][0] ;
  input [0:0]\data_reg[49][0] ;
  input [0:0]\data_reg[48][0] ;
  input [0:0]\data_reg[47][0] ;
  input [0:0]\data_reg[46][0] ;
  input [0:0]\data_reg[45][0] ;
  input [0:0]\data_reg[44][0] ;
  input [0:0]\data_reg[43][0] ;
  input [0:0]\data_reg[42][0] ;
  input [0:0]\data_reg[41][0] ;
  input [0:0]\data_reg[40][0] ;
  input [0:0]\data_reg[39][0] ;
  input [0:0]\data_reg[38][0] ;
  input [0:0]\data_reg[37][0] ;
  input [0:0]\data_reg[36][0] ;
  input [0:0]\data_reg[35][0] ;
  input [0:0]\data_reg[34][0] ;
  input [0:0]\data_reg[33][0] ;
  input [0:0]\data_reg[32][0] ;
  input [0:0]\data_reg[31][0] ;
  input [0:0]\data_reg[30][0] ;
  input [0:0]\data_reg[29][0] ;
  input [0:0]\data_reg[27][0] ;
  input [0:0]\data_reg[25][0] ;
  input [0:0]\data_reg[24][0] ;
  input [0:0]\data_reg[23][0] ;
  input [0:0]\data_reg[22][0] ;
  input [0:0]\data_reg[21][0] ;
  input [0:0]\data_reg[20][0] ;
  input [0:0]\data_reg[19][0] ;
  input [0:0]\data_reg[18][0] ;
  input [0:0]\data_reg[17][0] ;
  input [0:0]\data_reg[16][0] ;
  input [0:0]\data_reg[15][0] ;
  input [0:0]\data_reg[14][0] ;
  input [0:0]\data_reg[13][0] ;
  input [0:0]\data_reg[12][0] ;
  input [0:0]\data_reg[11][0] ;
  input [0:0]\data_reg[10][0] ;
  input [0:0]\data_reg[9][0] ;
  input [0:0]\data_reg[8][0] ;
  input [0:0]\data_reg[7][0] ;
  input [10:0]\wr_data_reg[11] ;

  wire [7:0]D;
  wire [0:0]E;
  wire [2:0]Q;
  wire clk_peripheral;
  wire \cnt_reg[2] ;
  wire [0:0]\data_reg[0][0] ;
  wire \data_reg[0][0]_0 ;
  wire \data_reg[0][0]_1 ;
  wire \data_reg[0][0]_2 ;
  wire \data_reg[0][3] ;
  wire \data_reg[0][4] ;
  wire \data_reg[0][4]_0 ;
  wire \data_reg[0][5] ;
  wire \data_reg[0][6] ;
  wire [3:0]\data_reg[0][7] ;
  wire \data_reg[0][7]_0 ;
  wire [0:0]\data_reg[10][0] ;
  wire [0:0]\data_reg[11][0] ;
  wire [0:0]\data_reg[12][0] ;
  wire [0:0]\data_reg[13][0] ;
  wire [0:0]\data_reg[14][0] ;
  wire [0:0]\data_reg[15][0] ;
  wire [0:0]\data_reg[16][0] ;
  wire [0:0]\data_reg[17][0] ;
  wire [0:0]\data_reg[18][0] ;
  wire [0:0]\data_reg[19][0] ;
  wire [0:0]\data_reg[1][0] ;
  wire \data_reg[1][0]_0 ;
  wire \data_reg[1][0]_1 ;
  wire \data_reg[1][3] ;
  wire \data_reg[1][4] ;
  wire \data_reg[1][5] ;
  wire \data_reg[1][5]_0 ;
  wire \data_reg[1][6] ;
  wire \data_reg[1][6]_0 ;
  wire [3:0]\data_reg[1][7] ;
  wire \data_reg[1][7]_0 ;
  wire [0:0]\data_reg[20][0] ;
  wire [0:0]\data_reg[21][0] ;
  wire [0:0]\data_reg[22][0] ;
  wire [0:0]\data_reg[23][0] ;
  wire [0:0]\data_reg[24][0] ;
  wire [0:0]\data_reg[25][0] ;
  wire \data_reg[26][0] ;
  wire [0:0]\data_reg[27][0] ;
  wire \data_reg[28][0] ;
  wire [0:0]\data_reg[29][0] ;
  wire \data_reg[2][0] ;
  wire \data_reg[2][0]_0 ;
  wire \data_reg[2][0]_1 ;
  wire \data_reg[2][1] ;
  wire \data_reg[2][2] ;
  wire \data_reg[2][4] ;
  wire \data_reg[2][4]_0 ;
  wire \data_reg[2][4]_1 ;
  wire \data_reg[2][4]_2 ;
  wire \data_reg[2][5] ;
  wire \data_reg[2][5]_0 ;
  wire \data_reg[2][6] ;
  wire \data_reg[2][6]_0 ;
  wire \data_reg[2][7] ;
  wire \data_reg[2][7]_0 ;
  wire [0:0]\data_reg[30][0] ;
  wire [0:0]\data_reg[31][0] ;
  wire [0:0]\data_reg[32][0] ;
  wire [0:0]\data_reg[33][0] ;
  wire [0:0]\data_reg[34][0] ;
  wire [0:0]\data_reg[35][0] ;
  wire [0:0]\data_reg[36][0] ;
  wire [0:0]\data_reg[37][0] ;
  wire [0:0]\data_reg[38][0] ;
  wire [0:0]\data_reg[39][0] ;
  wire \data_reg[3][0] ;
  wire \data_reg[3][0]_0 ;
  wire \data_reg[3][1] ;
  wire \data_reg[3][1]_0 ;
  wire \data_reg[3][2] ;
  wire \data_reg[3][2]_0 ;
  wire \data_reg[3][5] ;
  wire [0:0]\data_reg[40][0] ;
  wire [0:0]\data_reg[41][0] ;
  wire [0:0]\data_reg[42][0] ;
  wire [0:0]\data_reg[43][0] ;
  wire [0:0]\data_reg[44][0] ;
  wire [0:0]\data_reg[45][0] ;
  wire [0:0]\data_reg[46][0] ;
  wire [0:0]\data_reg[47][0] ;
  wire [0:0]\data_reg[48][0] ;
  wire [0:0]\data_reg[49][0] ;
  wire \data_reg[4][0] ;
  wire \data_reg[4][0]_0 ;
  wire \data_reg[4][1] ;
  wire \data_reg[4][2] ;
  wire \data_reg[4][3] ;
  wire \data_reg[4][4] ;
  wire \data_reg[4][4]_0 ;
  wire \data_reg[4][4]_1 ;
  wire \data_reg[4][5] ;
  wire \data_reg[4][5]_0 ;
  wire \data_reg[4][6] ;
  wire \data_reg[4][6]_0 ;
  wire \data_reg[4][7] ;
  wire \data_reg[4][7]_0 ;
  wire [0:0]\data_reg[50][0] ;
  wire [0:0]\data_reg[51][0] ;
  wire [0:0]\data_reg[52][0] ;
  wire [0:0]\data_reg[53][0] ;
  wire [0:0]\data_reg[54][0] ;
  wire [0:0]\data_reg[55][0] ;
  wire [0:0]\data_reg[56][0] ;
  wire [0:0]\data_reg[57][0] ;
  wire [0:0]\data_reg[58][0] ;
  wire [0:0]\data_reg[59][0] ;
  wire \data_reg[5][0] ;
  wire \data_reg[5][0]_0 ;
  wire \data_reg[5][0]_1 ;
  wire \data_reg[5][2] ;
  wire \data_reg[5][3] ;
  wire \data_reg[5][4] ;
  wire \data_reg[5][4]_0 ;
  wire \data_reg[5][4]_1 ;
  wire \data_reg[5][5] ;
  wire \data_reg[5][5]_0 ;
  wire \data_reg[5][6] ;
  wire \data_reg[5][6]_0 ;
  wire \data_reg[5][7] ;
  wire \data_reg[5][7]_0 ;
  wire [0:0]\data_reg[60][0] ;
  wire [0:0]\data_reg[61][0] ;
  wire [0:0]\data_reg[62][0] ;
  wire \data_reg[6][0] ;
  wire [1:0]\data_reg[6][4] ;
  wire [1:0]\data_reg[6][4]_0 ;
  wire \data_reg[6][6] ;
  wire \data_reg[6][6]_0 ;
  wire [2:0]\data_reg[6][7] ;
  wire [0:0]\data_reg[7][0] ;
  wire [0:0]\data_reg[8][0] ;
  wire [0:0]\data_reg[9][0] ;
  wire [9:0]dout;
  wire \goreg_bm.dout_i_reg[10] ;
  wire \goreg_bm.dout_i_reg[10]_0 ;
  wire \goreg_bm.dout_i_reg[10]_1 ;
  wire \goreg_bm.dout_i_reg[10]_2 ;
  wire \goreg_bm.dout_i_reg[10]_3 ;
  wire \goreg_bm.dout_i_reg[10]_4 ;
  wire \goreg_bm.dout_i_reg[10]_5 ;
  wire \goreg_bm.dout_i_reg[10]_6 ;
  wire \goreg_bm.dout_i_reg[11] ;
  wire \goreg_bm.dout_i_reg[11]_0 ;
  wire \goreg_bm.dout_i_reg[11]_1 ;
  wire \goreg_bm.dout_i_reg[11]_2 ;
  wire \goreg_bm.dout_i_reg[11]_3 ;
  wire \goreg_bm.dout_i_reg[11]_4 ;
  wire \goreg_bm.dout_i_reg[11]_5 ;
  wire \goreg_bm.dout_i_reg[12] ;
  wire \goreg_bm.dout_i_reg[12]_0 ;
  wire \goreg_bm.dout_i_reg[12]_1 ;
  wire \goreg_bm.dout_i_reg[12]_2 ;
  wire \goreg_bm.dout_i_reg[12]_3 ;
  wire \goreg_bm.dout_i_reg[12]_4 ;
  wire \goreg_bm.dout_i_reg[13] ;
  wire \goreg_bm.dout_i_reg[13]_0 ;
  wire \goreg_bm.dout_i_reg[13]_1 ;
  wire \goreg_bm.dout_i_reg[13]_2 ;
  wire \goreg_bm.dout_i_reg[3] ;
  wire \goreg_bm.dout_i_reg[4] ;
  wire \goreg_bm.dout_i_reg[4]_0 ;
  wire \goreg_bm.dout_i_reg[5] ;
  wire \goreg_bm.dout_i_reg[5]_0 ;
  wire \goreg_bm.dout_i_reg[5]_1 ;
  wire \goreg_bm.dout_i_reg[8] ;
  wire \goreg_bm.dout_i_reg[8]_0 ;
  wire \goreg_bm.dout_i_reg[8]_1 ;
  wire \goreg_bm.dout_i_reg[8]_2 ;
  wire \goreg_bm.dout_i_reg[8]_3 ;
  wire \goreg_bm.dout_i_reg[8]_4 ;
  wire \goreg_bm.dout_i_reg[8]_5 ;
  wire \goreg_bm.dout_i_reg[8]_6 ;
  wire \goreg_bm.dout_i_reg[8]_7 ;
  wire \goreg_bm.dout_i_reg[8]_8 ;
  wire \goreg_bm.dout_i_reg[8]_9 ;
  wire \goreg_bm.dout_i_reg[9] ;
  wire \goreg_bm.dout_i_reg[9]_0 ;
  wire \goreg_bm.dout_i_reg[9]_1 ;
  wire \goreg_bm.dout_i_reg[9]_2 ;
  wire \goreg_bm.dout_i_reg[9]_3 ;
  wire \goreg_bm.dout_i_reg[9]_4 ;
  wire \goreg_bm.dout_i_reg[9]_5 ;
  wire \goreg_bm.dout_i_reg[9]_6 ;
  wire \guf.guf1.underflow_i_reg ;
  wire \guf.guf1.underflow_i_reg_0 ;
  wire \guf.guf1.underflow_i_reg_1 ;
  wire \guf.guf1.underflow_i_reg_2 ;
  wire \guf.guf1.underflow_i_reg_3 ;
  wire \guf.guf1.underflow_i_reg_4 ;
  wire \refresh_reg[1] ;
  wire [0:0]\refresh_reg[3] ;
  wire [2:0]\refresh_reg[6]_inv ;
  wire [5:0]rtc_0_rd_reg_o;
  wire [2:0]sda_o_i_2;
  wire underflow;
  wire update_i_reg;
  wire update_i_reg_0;
  wire update_i_reg_1;
  wire update_i_reg_2;
  wire update_i_reg_3;
  wire update_i_reg_4;
  wire update_i_reg_5;
  wire update_t_reg;
  wire update_t_reg_0;
  wire update_t_reg_1;
  wire [10:0]\wr_data_reg[11] ;
  wire [14:0]\wr_data_reg[14] ;
  wire wr_en;

  zxnexys_zxrtc_0_0_registers inst
       (.D(D),
        .E(E),
        .Q(\refresh_reg[6]_inv [1:0]),
        .clk_peripheral(clk_peripheral),
        .\cnt_reg[2] (\cnt_reg[2] ),
        .\data_reg[0][0]_0 (\data_reg[0][0] ),
        .\data_reg[0][0]_1 (\data_reg[0][0]_0 ),
        .\data_reg[0][0]_2 (\data_reg[0][0]_1 ),
        .\data_reg[0][0]_3 (\data_reg[0][0]_2 ),
        .\data_reg[0][3]_0 (\data_reg[0][3] ),
        .\data_reg[0][4]_0 (\data_reg[0][4] ),
        .\data_reg[0][4]_1 (\data_reg[0][4]_0 ),
        .\data_reg[0][5]_0 (\data_reg[0][5] ),
        .\data_reg[0][6]_0 (\data_reg[0][6] ),
        .\data_reg[0][7]_0 (\data_reg[0][7] ),
        .\data_reg[0][7]_1 (\data_reg[0][7]_0 ),
        .\data_reg[10][0]_0 (\data_reg[10][0] ),
        .\data_reg[11][0]_0 (\data_reg[11][0] ),
        .\data_reg[12][0]_0 (\data_reg[12][0] ),
        .\data_reg[13][0]_0 (\data_reg[13][0] ),
        .\data_reg[14][0]_0 (\data_reg[14][0] ),
        .\data_reg[15][0]_0 (\data_reg[15][0] ),
        .\data_reg[16][0]_0 (\data_reg[16][0] ),
        .\data_reg[17][0]_0 (\data_reg[17][0] ),
        .\data_reg[18][0]_0 (\data_reg[18][0] ),
        .\data_reg[19][0]_0 (\data_reg[19][0] ),
        .\data_reg[1][0]_0 (\data_reg[1][0] ),
        .\data_reg[1][0]_1 (\data_reg[1][0]_0 ),
        .\data_reg[1][0]_2 (\data_reg[1][0]_1 ),
        .\data_reg[1][3]_0 (\data_reg[1][3] ),
        .\data_reg[1][4]_0 (\data_reg[1][4] ),
        .\data_reg[1][5]_0 (\data_reg[1][5] ),
        .\data_reg[1][5]_1 (\data_reg[1][5]_0 ),
        .\data_reg[1][6]_0 (\data_reg[1][6] ),
        .\data_reg[1][6]_1 (\data_reg[1][6]_0 ),
        .\data_reg[1][7]_0 (\data_reg[1][7] ),
        .\data_reg[1][7]_1 (\data_reg[1][7]_0 ),
        .\data_reg[20][0]_0 (\data_reg[20][0] ),
        .\data_reg[21][0]_0 (\data_reg[21][0] ),
        .\data_reg[22][0]_0 (\data_reg[22][0] ),
        .\data_reg[23][0]_0 (\data_reg[23][0] ),
        .\data_reg[24][0]_0 (\data_reg[24][0] ),
        .\data_reg[25][0]_0 (\data_reg[25][0] ),
        .\data_reg[26][0]_0 (\data_reg[26][0] ),
        .\data_reg[27][0]_0 (\data_reg[27][0] ),
        .\data_reg[28][0]_0 (\data_reg[28][0] ),
        .\data_reg[29][0]_0 (\data_reg[29][0] ),
        .\data_reg[2][0]_0 (\data_reg[2][0] ),
        .\data_reg[2][0]_1 (\data_reg[2][0]_0 ),
        .\data_reg[2][0]_2 (\data_reg[2][0]_1 ),
        .\data_reg[2][1]_0 (\data_reg[2][1] ),
        .\data_reg[2][2]_0 (\data_reg[2][2] ),
        .\data_reg[2][4]_0 (\data_reg[2][4] ),
        .\data_reg[2][4]_1 (\data_reg[2][4]_0 ),
        .\data_reg[2][4]_2 (\data_reg[2][4]_1 ),
        .\data_reg[2][4]_3 (\data_reg[2][4]_2 ),
        .\data_reg[2][5]_0 (\data_reg[2][5] ),
        .\data_reg[2][5]_1 (\data_reg[2][5]_0 ),
        .\data_reg[2][6]_0 (\data_reg[2][6] ),
        .\data_reg[2][6]_1 (\data_reg[2][6]_0 ),
        .\data_reg[2][7]_0 (\data_reg[2][7] ),
        .\data_reg[2][7]_1 (\data_reg[2][7]_0 ),
        .\data_reg[30][0]_0 (\data_reg[30][0] ),
        .\data_reg[31][0]_0 (\data_reg[31][0] ),
        .\data_reg[32][0]_0 (\data_reg[32][0] ),
        .\data_reg[33][0]_0 (\data_reg[33][0] ),
        .\data_reg[34][0]_0 (\data_reg[34][0] ),
        .\data_reg[35][0]_0 (\data_reg[35][0] ),
        .\data_reg[36][0]_0 (\data_reg[36][0] ),
        .\data_reg[37][0]_0 (\data_reg[37][0] ),
        .\data_reg[38][0]_0 (\data_reg[38][0] ),
        .\data_reg[39][0]_0 (\data_reg[39][0] ),
        .\data_reg[3][0]_0 (\data_reg[3][0] ),
        .\data_reg[3][0]_1 (\data_reg[3][0]_0 ),
        .\data_reg[3][1]_0 (\data_reg[3][1] ),
        .\data_reg[3][1]_1 (\data_reg[3][1]_0 ),
        .\data_reg[3][2]_0 (\data_reg[3][2] ),
        .\data_reg[3][2]_1 (\data_reg[3][2]_0 ),
        .\data_reg[3][5]_0 (\data_reg[3][5] ),
        .\data_reg[40][0]_0 (\data_reg[40][0] ),
        .\data_reg[41][0]_0 (\data_reg[41][0] ),
        .\data_reg[42][0]_0 (\data_reg[42][0] ),
        .\data_reg[43][0]_0 (\data_reg[43][0] ),
        .\data_reg[44][0]_0 (\data_reg[44][0] ),
        .\data_reg[45][0]_0 (\data_reg[45][0] ),
        .\data_reg[46][0]_0 (\data_reg[46][0] ),
        .\data_reg[47][0]_0 (\data_reg[47][0] ),
        .\data_reg[48][0]_0 (\data_reg[48][0] ),
        .\data_reg[49][0]_0 (\data_reg[49][0] ),
        .\data_reg[4][0]_0 (\data_reg[4][0] ),
        .\data_reg[4][0]_1 (\data_reg[4][0]_0 ),
        .\data_reg[4][1]_0 (\data_reg[4][1] ),
        .\data_reg[4][2]_0 (\data_reg[4][2] ),
        .\data_reg[4][3]_0 (\data_reg[4][3] ),
        .\data_reg[4][4]_0 (\data_reg[4][4] ),
        .\data_reg[4][4]_1 (\data_reg[4][4]_0 ),
        .\data_reg[4][4]_2 (\data_reg[4][4]_1 ),
        .\data_reg[4][5]_0 (\data_reg[4][5] ),
        .\data_reg[4][5]_1 (\data_reg[4][5]_0 ),
        .\data_reg[4][6]_0 (\data_reg[4][6] ),
        .\data_reg[4][6]_1 (\data_reg[4][6]_0 ),
        .\data_reg[4][7]_0 (\data_reg[4][7] ),
        .\data_reg[4][7]_1 (\data_reg[4][7]_0 ),
        .\data_reg[50][0]_0 (\data_reg[50][0] ),
        .\data_reg[51][0]_0 (\data_reg[51][0] ),
        .\data_reg[52][0]_0 (\data_reg[52][0] ),
        .\data_reg[53][0]_0 (\data_reg[53][0] ),
        .\data_reg[54][0]_0 (\data_reg[54][0] ),
        .\data_reg[55][0]_0 (\data_reg[55][0] ),
        .\data_reg[56][0]_0 (\data_reg[56][0] ),
        .\data_reg[57][0]_0 (\data_reg[57][0] ),
        .\data_reg[58][0]_0 (\data_reg[58][0] ),
        .\data_reg[59][0]_0 (\data_reg[59][0] ),
        .\data_reg[5][0]_0 (\data_reg[5][0] ),
        .\data_reg[5][0]_1 (\data_reg[5][0]_0 ),
        .\data_reg[5][0]_2 (\data_reg[5][0]_1 ),
        .\data_reg[5][2]_0 (\data_reg[5][2] ),
        .\data_reg[5][3]_0 (\data_reg[5][3] ),
        .\data_reg[5][4]_0 (\data_reg[5][4] ),
        .\data_reg[5][4]_1 (\data_reg[5][4]_0 ),
        .\data_reg[5][4]_2 (\data_reg[5][4]_1 ),
        .\data_reg[5][5]_0 (\data_reg[5][5] ),
        .\data_reg[5][5]_1 (\data_reg[5][5]_0 ),
        .\data_reg[5][6]_0 (\data_reg[5][6] ),
        .\data_reg[5][6]_1 (\data_reg[5][6]_0 ),
        .\data_reg[5][7]_0 (\data_reg[5][7] ),
        .\data_reg[5][7]_1 (\data_reg[5][7]_0 ),
        .\data_reg[60][0]_0 (\data_reg[60][0] ),
        .\data_reg[61][0]_0 (\data_reg[61][0] ),
        .\data_reg[62][0]_0 (\data_reg[62][0] ),
        .\data_reg[6][0]_0 (\data_reg[6][0] ),
        .\data_reg[6][4]_0 (\data_reg[6][4] ),
        .\data_reg[6][4]_1 (\data_reg[6][4]_0 ),
        .\data_reg[6][6]_0 (\data_reg[6][6] ),
        .\data_reg[6][6]_1 (\data_reg[6][6]_0 ),
        .\data_reg[6][7]_0 (\data_reg[6][7] ),
        .\data_reg[7][0]_0 (\data_reg[7][0] ),
        .\data_reg[8][0]_0 (\data_reg[8][0] ),
        .\data_reg[9][0]_0 (\data_reg[9][0] ),
        .dout(dout),
        .\goreg_bm.dout_i_reg[10] (\goreg_bm.dout_i_reg[10] ),
        .\goreg_bm.dout_i_reg[10]_0 (\goreg_bm.dout_i_reg[10]_0 ),
        .\goreg_bm.dout_i_reg[10]_1 (\goreg_bm.dout_i_reg[10]_1 ),
        .\goreg_bm.dout_i_reg[10]_2 (\goreg_bm.dout_i_reg[10]_2 ),
        .\goreg_bm.dout_i_reg[10]_3 (\goreg_bm.dout_i_reg[10]_3 ),
        .\goreg_bm.dout_i_reg[10]_4 (\goreg_bm.dout_i_reg[10]_4 ),
        .\goreg_bm.dout_i_reg[10]_5 (\goreg_bm.dout_i_reg[10]_5 ),
        .\goreg_bm.dout_i_reg[10]_6 (\goreg_bm.dout_i_reg[10]_6 ),
        .\goreg_bm.dout_i_reg[11] (\goreg_bm.dout_i_reg[11] ),
        .\goreg_bm.dout_i_reg[11]_0 (\goreg_bm.dout_i_reg[11]_0 ),
        .\goreg_bm.dout_i_reg[11]_1 (\goreg_bm.dout_i_reg[11]_1 ),
        .\goreg_bm.dout_i_reg[11]_2 (\goreg_bm.dout_i_reg[11]_2 ),
        .\goreg_bm.dout_i_reg[11]_3 (\goreg_bm.dout_i_reg[11]_3 ),
        .\goreg_bm.dout_i_reg[11]_4 (\goreg_bm.dout_i_reg[11]_4 ),
        .\goreg_bm.dout_i_reg[11]_5 (\goreg_bm.dout_i_reg[11]_5 ),
        .\goreg_bm.dout_i_reg[12] (\goreg_bm.dout_i_reg[12] ),
        .\goreg_bm.dout_i_reg[12]_0 (\goreg_bm.dout_i_reg[12]_0 ),
        .\goreg_bm.dout_i_reg[12]_1 (\goreg_bm.dout_i_reg[12]_1 ),
        .\goreg_bm.dout_i_reg[12]_2 (\goreg_bm.dout_i_reg[12]_2 ),
        .\goreg_bm.dout_i_reg[12]_3 (\goreg_bm.dout_i_reg[12]_3 ),
        .\goreg_bm.dout_i_reg[12]_4 (\goreg_bm.dout_i_reg[12]_4 ),
        .\goreg_bm.dout_i_reg[13] (\goreg_bm.dout_i_reg[13] ),
        .\goreg_bm.dout_i_reg[13]_0 (\goreg_bm.dout_i_reg[13]_0 ),
        .\goreg_bm.dout_i_reg[13]_1 (\goreg_bm.dout_i_reg[13]_1 ),
        .\goreg_bm.dout_i_reg[13]_2 (\goreg_bm.dout_i_reg[13]_2 ),
        .\goreg_bm.dout_i_reg[3] (\goreg_bm.dout_i_reg[3] ),
        .\goreg_bm.dout_i_reg[4] (\goreg_bm.dout_i_reg[4] ),
        .\goreg_bm.dout_i_reg[4]_0 (\goreg_bm.dout_i_reg[4]_0 ),
        .\goreg_bm.dout_i_reg[5] (\goreg_bm.dout_i_reg[5] ),
        .\goreg_bm.dout_i_reg[5]_0 (\goreg_bm.dout_i_reg[5]_0 ),
        .\goreg_bm.dout_i_reg[5]_1 (\goreg_bm.dout_i_reg[5]_1 ),
        .\goreg_bm.dout_i_reg[8] (\goreg_bm.dout_i_reg[8] ),
        .\goreg_bm.dout_i_reg[8]_0 (\goreg_bm.dout_i_reg[8]_0 ),
        .\goreg_bm.dout_i_reg[8]_1 (\goreg_bm.dout_i_reg[8]_1 ),
        .\goreg_bm.dout_i_reg[8]_2 (\goreg_bm.dout_i_reg[8]_2 ),
        .\goreg_bm.dout_i_reg[8]_3 (\goreg_bm.dout_i_reg[8]_3 ),
        .\goreg_bm.dout_i_reg[8]_4 (\goreg_bm.dout_i_reg[8]_4 ),
        .\goreg_bm.dout_i_reg[8]_5 (\goreg_bm.dout_i_reg[8]_5 ),
        .\goreg_bm.dout_i_reg[8]_6 (\goreg_bm.dout_i_reg[8]_6 ),
        .\goreg_bm.dout_i_reg[8]_7 (\goreg_bm.dout_i_reg[8]_7 ),
        .\goreg_bm.dout_i_reg[8]_8 (\goreg_bm.dout_i_reg[8]_8 ),
        .\goreg_bm.dout_i_reg[8]_9 (\goreg_bm.dout_i_reg[8]_9 ),
        .\goreg_bm.dout_i_reg[9] (\goreg_bm.dout_i_reg[9] ),
        .\goreg_bm.dout_i_reg[9]_0 (\goreg_bm.dout_i_reg[9]_0 ),
        .\goreg_bm.dout_i_reg[9]_1 (\goreg_bm.dout_i_reg[9]_1 ),
        .\goreg_bm.dout_i_reg[9]_2 (\goreg_bm.dout_i_reg[9]_2 ),
        .\goreg_bm.dout_i_reg[9]_3 (\goreg_bm.dout_i_reg[9]_3 ),
        .\goreg_bm.dout_i_reg[9]_4 (\goreg_bm.dout_i_reg[9]_4 ),
        .\goreg_bm.dout_i_reg[9]_5 (\goreg_bm.dout_i_reg[9]_5 ),
        .\goreg_bm.dout_i_reg[9]_6 (\goreg_bm.dout_i_reg[9]_6 ),
        .\guf.guf1.underflow_i_reg (\guf.guf1.underflow_i_reg ),
        .\guf.guf1.underflow_i_reg_0 (\guf.guf1.underflow_i_reg_0 ),
        .\guf.guf1.underflow_i_reg_1 (\guf.guf1.underflow_i_reg_1 ),
        .\guf.guf1.underflow_i_reg_2 (\guf.guf1.underflow_i_reg_2 ),
        .\guf.guf1.underflow_i_reg_3 (\guf.guf1.underflow_i_reg_3 ),
        .\guf.guf1.underflow_i_reg_4 (\guf.guf1.underflow_i_reg_4 ),
        .\refresh_reg[1]_0 (\refresh_reg[1] ),
        .\refresh_reg[3]_0 (\refresh_reg[3] ),
        .\refresh_reg[6]_inv_0 (\refresh_reg[6]_inv [2]),
        .rtc_0_rd_reg_o(rtc_0_rd_reg_o),
        .sda_o_i_2(sda_o_i_2),
        .underflow(underflow),
        .update_i_reg_0(update_i_reg),
        .update_i_reg_1(update_i_reg_0),
        .update_i_reg_2(update_i_reg_1),
        .update_i_reg_3(update_i_reg_2),
        .update_i_reg_4(update_i_reg_3),
        .update_i_reg_5(update_i_reg_4),
        .update_i_reg_6(update_i_reg_5),
        .update_t_reg(update_t_reg),
        .update_t_reg_0(update_t_reg_0),
        .update_t_reg_1(update_t_reg_1),
        .\wr_data_reg[11]_0 (\wr_data_reg[11] ),
        .\wr_data_reg[13]_0 (Q),
        .\wr_data_reg[14]_0 (\wr_data_reg[14] ),
        .wr_en(wr_en));
endmodule

(* ORIG_REF_NAME = "rtcc_rtc_0_0" *) 
module zxnexys_zxrtc_0_0_rtcc_rtc_0_0
   (D,
    scl_reg,
    i2c_rw_reg,
    update_t_reg,
    sda_o,
    rtc_0_rd_reg_o,
    Q,
    ack_reg,
    \bcnt_reg[0] ,
    \wr_reg_o_reg[3] ,
    update_t_reg_0,
    \data_o_reg[0] ,
    \data_o_reg[7] ,
    \wr_reg_o_reg[4] ,
    \wr_reg_o_reg[4]_0 ,
    \wr_reg_o_reg[5] ,
    \wr_reg_o_reg[5]_0 ,
    \wr_reg_o_reg[4]_1 ,
    \goreg_bm.dout_i_reg[13] ,
    \wr_reg_o_reg[5]_1 ,
    \wr_reg_o_reg[1] ,
    \wr_reg_o_reg[5]_2 ,
    \goreg_bm.dout_i_reg[13]_0 ,
    \goreg_bm.dout_i_reg[13]_1 ,
    \wr_reg_o_reg[3]_0 ,
    \wr_reg_o_reg[4]_2 ,
    \goreg_bm.dout_i_reg[12] ,
    update_t_reg_1,
    update_t_reg_2,
    \wr_reg_o_reg[4]_3 ,
    \wr_reg_o_reg[3]_1 ,
    \guf.guf1.underflow_i_reg ,
    \wr_reg_o_reg[5]_3 ,
    \goreg_bm.dout_i_reg[11] ,
    \goreg_bm.dout_i_reg[10] ,
    \wr_reg_o_reg[5]_4 ,
    \wr_reg_o_reg[0] ,
    \wr_reg_o_reg[3]_2 ,
    update_i_reg,
    \wr_reg_o_reg[3]_3 ,
    \goreg_bm.dout_i_reg[13]_2 ,
    \wr_reg_o_reg[5]_5 ,
    \wr_reg_o_reg[5]_6 ,
    \wr_reg_o_reg[5]_7 ,
    \goreg_bm.dout_i_reg[8] ,
    \wr_reg_o_reg[4]_4 ,
    \wr_reg_o_reg[3]_4 ,
    \wr_reg_o_reg[3]_5 ,
    \goreg_bm.dout_i_reg[13]_3 ,
    \wr_reg_o_reg[5]_8 ,
    \wr_reg_o_reg[4]_5 ,
    \goreg_bm.dout_i_reg[13]_4 ,
    \wr_reg_o_reg[3]_6 ,
    \goreg_bm.dout_i_reg[12]_0 ,
    \goreg_bm.dout_i_reg[12]_1 ,
    \goreg_bm.dout_i_reg[9] ,
    \wr_reg_o_reg[4]_6 ,
    \wr_reg_o_reg[5]_9 ,
    \wr_reg_o_reg[4]_7 ,
    \wr_reg_o_reg[1]_0 ,
    \goreg_bm.dout_i_reg[11]_0 ,
    \goreg_bm.dout_i_reg[11]_1 ,
    \data_o_reg[7]_0 ,
    \goreg_bm.dout_i_reg[6] ,
    \goreg_bm.dout_i_reg[11]_2 ,
    \wr_reg_o_reg[5]_10 ,
    \wr_reg_o_reg[0]_0 ,
    E,
    \wr_reg_o_reg[3]_7 ,
    \wr_reg_o_reg[5]_11 ,
    \data_o_reg[4] ,
    \goreg_bm.dout_i_reg[11]_3 ,
    \wr_reg_o_reg[5]_12 ,
    \goreg_bm.dout_i_reg[11]_4 ,
    \goreg_bm.dout_i_reg[11]_5 ,
    \wr_reg_o_reg[3]_8 ,
    \wr_reg_o_reg[4]_8 ,
    \wr_reg_o_reg[4]_9 ,
    \wr_reg_o_reg[4]_10 ,
    \goreg_bm.dout_i_reg[12]_2 ,
    \wr_reg_o_reg[4]_11 ,
    \data_o_reg[3] ,
    \wr_reg_o_reg[2] ,
    \data_o_reg[4]_0 ,
    \data_o_reg[0]_0 ,
    \data_o_reg[0]_1 ,
    \data_o_reg[0]_2 ,
    \data_o_reg[3]_0 ,
    \wr_reg_o_reg[2]_0 ,
    \data_o_reg[0]_3 ,
    \goreg_bm.dout_i_reg[0] ,
    \goreg_bm.dout_i_reg[1] ,
    \goreg_bm.dout_i_reg[2] ,
    \cnt_reg[2] ,
    \bcnt_reg[1] ,
    old_scl_reg,
    \cnt_reg[1] ,
    \bcnt_reg[1]_0 ,
    ack14_out,
    \bcnt_reg[0]_0 ,
    \cnt_reg[0] ,
    \wr_reg_o_reg[2]_1 ,
    \sda_sr_reg[1] ,
    \scl_sr_reg[1] ,
    clk_peripheral,
    sda_reg,
    scl_reg_0,
    i2c_rw_reg_0,
    update_t_reg_3,
    reset,
    sda_o_reg,
    \wr_data_reg[11] ,
    dout,
    \wr_data_reg[8] ,
    \wr_data_reg[11]_0 ,
    \data_reg[4][0] ,
    \data_reg[4][0]_0 ,
    underflow,
    \data_reg[20][0] ,
    \data_reg[62][0] ,
    \data_reg[62][0]_0 ,
    \data_reg[61][0] ,
    \data_reg[16][0] ,
    \data_reg[40][0] ,
    \data_reg[49][0] ,
    \data_reg[45][0] ,
    \data_reg[58][0] ,
    \data_reg[27][0] ,
    \data_reg[53][0] ,
    \data_reg[30][0] ,
    \data_reg[35][0] ,
    \data_reg[18][0] ,
    \data_reg[17][0] ,
    \data_reg[34][0] ,
    \data_reg[46][0] ,
    \data_reg[39][0] ,
    \data_reg[59][0] ,
    \data_reg[47][0] ,
    \data_reg[37][0] ,
    \data_reg[35][0]_0 ,
    \data_reg[8][0] ,
    \data_reg[19][0] ,
    \data_reg[19][0]_0 ,
    \data_reg[14][0] ,
    \data_reg[22][0] ,
    \data_reg[11][0] ,
    \data_reg[14][0]_0 ,
    \data_reg[47][0]_0 ,
    \data_reg[21][0] ,
    \data_reg[32][0] ,
    \data_reg[38][0] ,
    \data_reg[33][0] ,
    \data_reg[13][0] ,
    \data_reg[42][0] ,
    \data_reg[45][0]_0 ,
    \data_reg[33][0]_0 ,
    \data_reg[50][0] ,
    \data_reg[3][5] ,
    \data_reg[9][0] ,
    \data_reg[52][0] ,
    \data_reg[43][0] ,
    \data_reg[36][0] ,
    \data_reg[36][0]_0 ,
    \data_reg[12][0] ,
    \data_reg[3][5]_0 ,
    \data_reg[63][0] ,
    \data_reg[6][4] ,
    \data_reg[0][0] ,
    \data_reg[15][0] ,
    \data_reg[5][4] ,
    \data_reg[5][0] ,
    \data_reg[1][0] ,
    \data_reg[0][0]_0 ,
    \data_reg[0][3] ,
    \data_reg[2][0] ,
    \data_reg[2][0]_0 ,
    sda_o_reg_0,
    sda_i,
    scl_i);
  output [1:0]D;
  output scl_reg;
  output i2c_rw_reg;
  output update_t_reg;
  output sda_o;
  output [5:0]rtc_0_rd_reg_o;
  output [2:0]Q;
  output ack_reg;
  output \bcnt_reg[0] ;
  output [10:0]\wr_reg_o_reg[3] ;
  output update_t_reg_0;
  output \data_o_reg[0] ;
  output [4:0]\data_o_reg[7] ;
  output [0:0]\wr_reg_o_reg[4] ;
  output [0:0]\wr_reg_o_reg[4]_0 ;
  output [0:0]\wr_reg_o_reg[5] ;
  output [0:0]\wr_reg_o_reg[5]_0 ;
  output [0:0]\wr_reg_o_reg[4]_1 ;
  output [0:0]\goreg_bm.dout_i_reg[13] ;
  output [0:0]\wr_reg_o_reg[5]_1 ;
  output [0:0]\wr_reg_o_reg[1] ;
  output [0:0]\wr_reg_o_reg[5]_2 ;
  output [0:0]\goreg_bm.dout_i_reg[13]_0 ;
  output [0:0]\goreg_bm.dout_i_reg[13]_1 ;
  output [0:0]\wr_reg_o_reg[3]_0 ;
  output [0:0]\wr_reg_o_reg[4]_2 ;
  output [0:0]\goreg_bm.dout_i_reg[12] ;
  output [0:0]update_t_reg_1;
  output [0:0]update_t_reg_2;
  output [0:0]\wr_reg_o_reg[4]_3 ;
  output [0:0]\wr_reg_o_reg[3]_1 ;
  output [0:0]\guf.guf1.underflow_i_reg ;
  output [0:0]\wr_reg_o_reg[5]_3 ;
  output [0:0]\goreg_bm.dout_i_reg[11] ;
  output [0:0]\goreg_bm.dout_i_reg[10] ;
  output [0:0]\wr_reg_o_reg[5]_4 ;
  output [0:0]\wr_reg_o_reg[0] ;
  output [0:0]\wr_reg_o_reg[3]_2 ;
  output [0:0]update_i_reg;
  output [0:0]\wr_reg_o_reg[3]_3 ;
  output [0:0]\goreg_bm.dout_i_reg[13]_2 ;
  output [0:0]\wr_reg_o_reg[5]_5 ;
  output \wr_reg_o_reg[5]_6 ;
  output [0:0]\wr_reg_o_reg[5]_7 ;
  output [0:0]\goreg_bm.dout_i_reg[8] ;
  output [0:0]\wr_reg_o_reg[4]_4 ;
  output [0:0]\wr_reg_o_reg[3]_4 ;
  output [0:0]\wr_reg_o_reg[3]_5 ;
  output [0:0]\goreg_bm.dout_i_reg[13]_3 ;
  output [0:0]\wr_reg_o_reg[5]_8 ;
  output [0:0]\wr_reg_o_reg[4]_5 ;
  output [0:0]\goreg_bm.dout_i_reg[13]_4 ;
  output [0:0]\wr_reg_o_reg[3]_6 ;
  output [0:0]\goreg_bm.dout_i_reg[12]_0 ;
  output [0:0]\goreg_bm.dout_i_reg[12]_1 ;
  output [0:0]\goreg_bm.dout_i_reg[9] ;
  output [0:0]\wr_reg_o_reg[4]_6 ;
  output [0:0]\wr_reg_o_reg[5]_9 ;
  output [0:0]\wr_reg_o_reg[4]_7 ;
  output \wr_reg_o_reg[1]_0 ;
  output [0:0]\goreg_bm.dout_i_reg[11]_0 ;
  output [0:0]\goreg_bm.dout_i_reg[11]_1 ;
  output [7:0]\data_o_reg[7]_0 ;
  output \goreg_bm.dout_i_reg[6] ;
  output [0:0]\goreg_bm.dout_i_reg[11]_2 ;
  output [0:0]\wr_reg_o_reg[5]_10 ;
  output [0:0]\wr_reg_o_reg[0]_0 ;
  output [0:0]E;
  output [0:0]\wr_reg_o_reg[3]_7 ;
  output \wr_reg_o_reg[5]_11 ;
  output [1:0]\data_o_reg[4] ;
  output \goreg_bm.dout_i_reg[11]_3 ;
  output \wr_reg_o_reg[5]_12 ;
  output \goreg_bm.dout_i_reg[11]_4 ;
  output \goreg_bm.dout_i_reg[11]_5 ;
  output [0:0]\wr_reg_o_reg[3]_8 ;
  output [0:0]\wr_reg_o_reg[4]_8 ;
  output [0:0]\wr_reg_o_reg[4]_9 ;
  output \wr_reg_o_reg[4]_10 ;
  output \goreg_bm.dout_i_reg[12]_2 ;
  output \wr_reg_o_reg[4]_11 ;
  output \data_o_reg[3] ;
  output \wr_reg_o_reg[2] ;
  output \data_o_reg[4]_0 ;
  output \data_o_reg[0]_0 ;
  output \data_o_reg[0]_1 ;
  output \data_o_reg[0]_2 ;
  output \data_o_reg[3]_0 ;
  output \wr_reg_o_reg[2]_0 ;
  output \data_o_reg[0]_3 ;
  output \goreg_bm.dout_i_reg[0] ;
  output \goreg_bm.dout_i_reg[1] ;
  output \goreg_bm.dout_i_reg[2] ;
  output [2:0]\cnt_reg[2] ;
  output \bcnt_reg[1] ;
  output old_scl_reg;
  output \cnt_reg[1] ;
  output \bcnt_reg[1]_0 ;
  output ack14_out;
  output \bcnt_reg[0]_0 ;
  output \cnt_reg[0] ;
  output \wr_reg_o_reg[2]_1 ;
  output [1:0]\sda_sr_reg[1] ;
  output [1:0]\scl_sr_reg[1] ;
  input clk_peripheral;
  input sda_reg;
  input scl_reg_0;
  input i2c_rw_reg_0;
  input update_t_reg_3;
  input reset;
  input sda_o_reg;
  input \wr_data_reg[11] ;
  input [13:0]dout;
  input [2:0]\wr_data_reg[8] ;
  input [0:0]\wr_data_reg[11]_0 ;
  input \data_reg[4][0] ;
  input \data_reg[4][0]_0 ;
  input underflow;
  input \data_reg[20][0] ;
  input \data_reg[62][0] ;
  input \data_reg[62][0]_0 ;
  input \data_reg[61][0] ;
  input \data_reg[16][0] ;
  input \data_reg[40][0] ;
  input \data_reg[49][0] ;
  input \data_reg[45][0] ;
  input \data_reg[58][0] ;
  input \data_reg[27][0] ;
  input \data_reg[53][0] ;
  input \data_reg[30][0] ;
  input \data_reg[35][0] ;
  input \data_reg[18][0] ;
  input \data_reg[17][0] ;
  input \data_reg[34][0] ;
  input \data_reg[46][0] ;
  input \data_reg[39][0] ;
  input \data_reg[59][0] ;
  input \data_reg[47][0] ;
  input \data_reg[37][0] ;
  input \data_reg[35][0]_0 ;
  input \data_reg[8][0] ;
  input \data_reg[19][0] ;
  input \data_reg[19][0]_0 ;
  input \data_reg[14][0] ;
  input \data_reg[22][0] ;
  input \data_reg[11][0] ;
  input \data_reg[14][0]_0 ;
  input \data_reg[47][0]_0 ;
  input \data_reg[21][0] ;
  input \data_reg[32][0] ;
  input \data_reg[38][0] ;
  input \data_reg[33][0] ;
  input \data_reg[13][0] ;
  input \data_reg[42][0] ;
  input \data_reg[45][0]_0 ;
  input \data_reg[33][0]_0 ;
  input \data_reg[50][0] ;
  input \data_reg[3][5] ;
  input \data_reg[9][0] ;
  input \data_reg[52][0] ;
  input \data_reg[43][0] ;
  input \data_reg[36][0] ;
  input \data_reg[36][0]_0 ;
  input \data_reg[12][0] ;
  input \data_reg[3][5]_0 ;
  input \data_reg[63][0] ;
  input [1:0]\data_reg[6][4] ;
  input \data_reg[0][0] ;
  input \data_reg[15][0] ;
  input \data_reg[5][4] ;
  input \data_reg[5][0] ;
  input [0:0]\data_reg[1][0] ;
  input [0:0]\data_reg[0][0]_0 ;
  input \data_reg[0][3] ;
  input \data_reg[2][0] ;
  input \data_reg[2][0]_0 ;
  input sda_o_reg_0;
  input sda_i;
  input scl_i;

  wire [1:0]D;
  wire [0:0]E;
  wire [2:0]Q;
  wire ack14_out;
  wire ack_reg;
  wire \bcnt_reg[0] ;
  wire \bcnt_reg[0]_0 ;
  wire \bcnt_reg[1] ;
  wire \bcnt_reg[1]_0 ;
  wire clk_peripheral;
  wire \cnt_reg[0] ;
  wire \cnt_reg[1] ;
  wire [2:0]\cnt_reg[2] ;
  wire \data_o_reg[0] ;
  wire \data_o_reg[0]_0 ;
  wire \data_o_reg[0]_1 ;
  wire \data_o_reg[0]_2 ;
  wire \data_o_reg[0]_3 ;
  wire \data_o_reg[3] ;
  wire \data_o_reg[3]_0 ;
  wire [1:0]\data_o_reg[4] ;
  wire \data_o_reg[4]_0 ;
  wire [4:0]\data_o_reg[7] ;
  wire [7:0]\data_o_reg[7]_0 ;
  wire \data_reg[0][0] ;
  wire [0:0]\data_reg[0][0]_0 ;
  wire \data_reg[0][3] ;
  wire \data_reg[11][0] ;
  wire \data_reg[12][0] ;
  wire \data_reg[13][0] ;
  wire \data_reg[14][0] ;
  wire \data_reg[14][0]_0 ;
  wire \data_reg[15][0] ;
  wire \data_reg[16][0] ;
  wire \data_reg[17][0] ;
  wire \data_reg[18][0] ;
  wire \data_reg[19][0] ;
  wire \data_reg[19][0]_0 ;
  wire [0:0]\data_reg[1][0] ;
  wire \data_reg[20][0] ;
  wire \data_reg[21][0] ;
  wire \data_reg[22][0] ;
  wire \data_reg[27][0] ;
  wire \data_reg[2][0] ;
  wire \data_reg[2][0]_0 ;
  wire \data_reg[30][0] ;
  wire \data_reg[32][0] ;
  wire \data_reg[33][0] ;
  wire \data_reg[33][0]_0 ;
  wire \data_reg[34][0] ;
  wire \data_reg[35][0] ;
  wire \data_reg[35][0]_0 ;
  wire \data_reg[36][0] ;
  wire \data_reg[36][0]_0 ;
  wire \data_reg[37][0] ;
  wire \data_reg[38][0] ;
  wire \data_reg[39][0] ;
  wire \data_reg[3][5] ;
  wire \data_reg[3][5]_0 ;
  wire \data_reg[40][0] ;
  wire \data_reg[42][0] ;
  wire \data_reg[43][0] ;
  wire \data_reg[45][0] ;
  wire \data_reg[45][0]_0 ;
  wire \data_reg[46][0] ;
  wire \data_reg[47][0] ;
  wire \data_reg[47][0]_0 ;
  wire \data_reg[49][0] ;
  wire \data_reg[4][0] ;
  wire \data_reg[4][0]_0 ;
  wire \data_reg[50][0] ;
  wire \data_reg[52][0] ;
  wire \data_reg[53][0] ;
  wire \data_reg[58][0] ;
  wire \data_reg[59][0] ;
  wire \data_reg[5][0] ;
  wire \data_reg[5][4] ;
  wire \data_reg[61][0] ;
  wire \data_reg[62][0] ;
  wire \data_reg[62][0]_0 ;
  wire \data_reg[63][0] ;
  wire [1:0]\data_reg[6][4] ;
  wire \data_reg[8][0] ;
  wire \data_reg[9][0] ;
  wire [13:0]dout;
  wire \goreg_bm.dout_i_reg[0] ;
  wire [0:0]\goreg_bm.dout_i_reg[10] ;
  wire [0:0]\goreg_bm.dout_i_reg[11] ;
  wire [0:0]\goreg_bm.dout_i_reg[11]_0 ;
  wire [0:0]\goreg_bm.dout_i_reg[11]_1 ;
  wire [0:0]\goreg_bm.dout_i_reg[11]_2 ;
  wire \goreg_bm.dout_i_reg[11]_3 ;
  wire \goreg_bm.dout_i_reg[11]_4 ;
  wire \goreg_bm.dout_i_reg[11]_5 ;
  wire [0:0]\goreg_bm.dout_i_reg[12] ;
  wire [0:0]\goreg_bm.dout_i_reg[12]_0 ;
  wire [0:0]\goreg_bm.dout_i_reg[12]_1 ;
  wire \goreg_bm.dout_i_reg[12]_2 ;
  wire [0:0]\goreg_bm.dout_i_reg[13] ;
  wire [0:0]\goreg_bm.dout_i_reg[13]_0 ;
  wire [0:0]\goreg_bm.dout_i_reg[13]_1 ;
  wire [0:0]\goreg_bm.dout_i_reg[13]_2 ;
  wire [0:0]\goreg_bm.dout_i_reg[13]_3 ;
  wire [0:0]\goreg_bm.dout_i_reg[13]_4 ;
  wire \goreg_bm.dout_i_reg[1] ;
  wire \goreg_bm.dout_i_reg[2] ;
  wire \goreg_bm.dout_i_reg[6] ;
  wire [0:0]\goreg_bm.dout_i_reg[8] ;
  wire [0:0]\goreg_bm.dout_i_reg[9] ;
  wire [0:0]\guf.guf1.underflow_i_reg ;
  wire i2c_rw_reg;
  wire i2c_rw_reg_0;
  wire old_scl_reg;
  wire reset;
  wire [5:0]rtc_0_rd_reg_o;
  wire scl_i;
  wire scl_reg;
  wire scl_reg_0;
  wire [1:0]\scl_sr_reg[1] ;
  wire sda_i;
  wire sda_o;
  wire sda_o_reg;
  wire sda_o_reg_0;
  wire sda_reg;
  wire [1:0]\sda_sr_reg[1] ;
  wire underflow;
  wire [0:0]update_i_reg;
  wire update_t_reg;
  wire update_t_reg_0;
  wire [0:0]update_t_reg_1;
  wire [0:0]update_t_reg_2;
  wire update_t_reg_3;
  wire \wr_data_reg[11] ;
  wire [0:0]\wr_data_reg[11]_0 ;
  wire [2:0]\wr_data_reg[8] ;
  wire [0:0]\wr_reg_o_reg[0] ;
  wire [0:0]\wr_reg_o_reg[0]_0 ;
  wire [0:0]\wr_reg_o_reg[1] ;
  wire \wr_reg_o_reg[1]_0 ;
  wire \wr_reg_o_reg[2] ;
  wire \wr_reg_o_reg[2]_0 ;
  wire \wr_reg_o_reg[2]_1 ;
  wire [10:0]\wr_reg_o_reg[3] ;
  wire [0:0]\wr_reg_o_reg[3]_0 ;
  wire [0:0]\wr_reg_o_reg[3]_1 ;
  wire [0:0]\wr_reg_o_reg[3]_2 ;
  wire [0:0]\wr_reg_o_reg[3]_3 ;
  wire [0:0]\wr_reg_o_reg[3]_4 ;
  wire [0:0]\wr_reg_o_reg[3]_5 ;
  wire [0:0]\wr_reg_o_reg[3]_6 ;
  wire [0:0]\wr_reg_o_reg[3]_7 ;
  wire [0:0]\wr_reg_o_reg[3]_8 ;
  wire [0:0]\wr_reg_o_reg[4] ;
  wire [0:0]\wr_reg_o_reg[4]_0 ;
  wire [0:0]\wr_reg_o_reg[4]_1 ;
  wire \wr_reg_o_reg[4]_10 ;
  wire \wr_reg_o_reg[4]_11 ;
  wire [0:0]\wr_reg_o_reg[4]_2 ;
  wire [0:0]\wr_reg_o_reg[4]_3 ;
  wire [0:0]\wr_reg_o_reg[4]_4 ;
  wire [0:0]\wr_reg_o_reg[4]_5 ;
  wire [0:0]\wr_reg_o_reg[4]_6 ;
  wire [0:0]\wr_reg_o_reg[4]_7 ;
  wire [0:0]\wr_reg_o_reg[4]_8 ;
  wire [0:0]\wr_reg_o_reg[4]_9 ;
  wire [0:0]\wr_reg_o_reg[5] ;
  wire [0:0]\wr_reg_o_reg[5]_0 ;
  wire [0:0]\wr_reg_o_reg[5]_1 ;
  wire [0:0]\wr_reg_o_reg[5]_10 ;
  wire \wr_reg_o_reg[5]_11 ;
  wire \wr_reg_o_reg[5]_12 ;
  wire [0:0]\wr_reg_o_reg[5]_2 ;
  wire [0:0]\wr_reg_o_reg[5]_3 ;
  wire [0:0]\wr_reg_o_reg[5]_4 ;
  wire [0:0]\wr_reg_o_reg[5]_5 ;
  wire \wr_reg_o_reg[5]_6 ;
  wire [0:0]\wr_reg_o_reg[5]_7 ;
  wire [0:0]\wr_reg_o_reg[5]_8 ;
  wire [0:0]\wr_reg_o_reg[5]_9 ;

  zxnexys_zxrtc_0_0_rtc inst
       (.D(rtc_0_rd_reg_o),
        .E(E),
        .Q(Q),
        .ack14_out(ack14_out),
        .ack_reg_0(ack_reg),
        .\bcnt_reg[0]_0 (\bcnt_reg[0] ),
        .\bcnt_reg[0]_1 (\bcnt_reg[0]_0 ),
        .\bcnt_reg[1]_0 (\bcnt_reg[1] ),
        .\bcnt_reg[1]_1 (\bcnt_reg[1]_0 ),
        .clk_peripheral(clk_peripheral),
        .\cnt_reg[0]_0 (\cnt_reg[0] ),
        .\cnt_reg[1]_0 (\cnt_reg[1] ),
        .\cnt_reg[2]_0 (\cnt_reg[2] ),
        .\data_o_reg[0]_0 (\data_o_reg[0] ),
        .\data_o_reg[0]_1 (\data_o_reg[0]_0 ),
        .\data_o_reg[0]_2 (\data_o_reg[0]_1 ),
        .\data_o_reg[0]_3 (\data_o_reg[0]_2 ),
        .\data_o_reg[0]_4 (\data_o_reg[0]_3 ),
        .\data_o_reg[3]_0 (\data_o_reg[3] ),
        .\data_o_reg[3]_1 (\data_o_reg[3]_0 ),
        .\data_o_reg[4]_0 (\data_o_reg[4] ),
        .\data_o_reg[4]_1 (\data_o_reg[4]_0 ),
        .\data_o_reg[7]_0 (\data_o_reg[7]_0 ),
        .\data_o_reg[7]_1 (\data_o_reg[7] ),
        .\data_reg[0][0] (\data_reg[0][0] ),
        .\data_reg[0][0]_0 (\data_reg[0][0]_0 ),
        .\data_reg[0][3] (\data_reg[0][3] ),
        .\data_reg[11][0] (\data_reg[11][0] ),
        .\data_reg[12][0] (\data_reg[12][0] ),
        .\data_reg[13][0] (\data_reg[13][0] ),
        .\data_reg[14][0] (\data_reg[14][0] ),
        .\data_reg[14][0]_0 (\data_reg[14][0]_0 ),
        .\data_reg[15][0] (\data_reg[15][0] ),
        .\data_reg[16][0] (\data_reg[16][0] ),
        .\data_reg[17][0] (\data_reg[17][0] ),
        .\data_reg[18][0] (\data_reg[18][0] ),
        .\data_reg[19][0] (\data_reg[19][0] ),
        .\data_reg[19][0]_0 (\data_reg[19][0]_0 ),
        .\data_reg[1][0] (\data_reg[1][0] ),
        .\data_reg[20][0] (\data_reg[20][0] ),
        .\data_reg[21][0] (\data_reg[21][0] ),
        .\data_reg[22][0] (\data_reg[22][0] ),
        .\data_reg[27][0] (\data_reg[27][0] ),
        .\data_reg[2][0] (\data_reg[2][0] ),
        .\data_reg[2][0]_0 (\data_reg[2][0]_0 ),
        .\data_reg[30][0] (\data_reg[30][0] ),
        .\data_reg[32][0] (\data_reg[32][0] ),
        .\data_reg[33][0] (\data_reg[33][0] ),
        .\data_reg[33][0]_0 (\data_reg[33][0]_0 ),
        .\data_reg[34][0] (\data_reg[34][0] ),
        .\data_reg[35][0] (\data_reg[35][0] ),
        .\data_reg[35][0]_0 (\data_reg[35][0]_0 ),
        .\data_reg[36][0] (\data_reg[36][0] ),
        .\data_reg[36][0]_0 (\data_reg[36][0]_0 ),
        .\data_reg[37][0] (\data_reg[37][0] ),
        .\data_reg[38][0] (\data_reg[38][0] ),
        .\data_reg[39][0] (\data_reg[39][0] ),
        .\data_reg[3][5] (\data_reg[3][5] ),
        .\data_reg[3][5]_0 (\data_reg[3][5]_0 ),
        .\data_reg[40][0] (\data_reg[40][0] ),
        .\data_reg[42][0] (\data_reg[42][0] ),
        .\data_reg[43][0] (\data_reg[43][0] ),
        .\data_reg[45][0] (\data_reg[45][0] ),
        .\data_reg[45][0]_0 (\data_reg[45][0]_0 ),
        .\data_reg[46][0] (\data_reg[46][0] ),
        .\data_reg[47][0] (\data_reg[47][0] ),
        .\data_reg[47][0]_0 (\data_reg[47][0]_0 ),
        .\data_reg[49][0] (\data_reg[49][0] ),
        .\data_reg[4][0] (\data_reg[4][0] ),
        .\data_reg[4][0]_0 (\data_reg[4][0]_0 ),
        .\data_reg[50][0] (\data_reg[50][0] ),
        .\data_reg[52][0] (\data_reg[52][0] ),
        .\data_reg[53][0] (\data_reg[53][0] ),
        .\data_reg[58][0] (\data_reg[58][0] ),
        .\data_reg[59][0] (\data_reg[59][0] ),
        .\data_reg[5][0] (\data_reg[5][0] ),
        .\data_reg[5][4] (\data_reg[5][4] ),
        .\data_reg[61][0] (\data_reg[61][0] ),
        .\data_reg[62][0] (\data_reg[62][0] ),
        .\data_reg[62][0]_0 (\data_reg[62][0]_0 ),
        .\data_reg[63][0] (\data_reg[63][0] ),
        .\data_reg[6][4] (\data_reg[6][4] ),
        .\data_reg[8][0] (\data_reg[8][0] ),
        .\data_reg[9][0] (\data_reg[9][0] ),
        .dout(dout),
        .\goreg_bm.dout_i_reg[0] (\goreg_bm.dout_i_reg[0] ),
        .\goreg_bm.dout_i_reg[10] (\goreg_bm.dout_i_reg[10] ),
        .\goreg_bm.dout_i_reg[11] (\goreg_bm.dout_i_reg[11] ),
        .\goreg_bm.dout_i_reg[11]_0 (\goreg_bm.dout_i_reg[11]_0 ),
        .\goreg_bm.dout_i_reg[11]_1 (\goreg_bm.dout_i_reg[11]_1 ),
        .\goreg_bm.dout_i_reg[11]_2 (\goreg_bm.dout_i_reg[11]_2 ),
        .\goreg_bm.dout_i_reg[11]_3 (\goreg_bm.dout_i_reg[11]_3 ),
        .\goreg_bm.dout_i_reg[11]_4 (\goreg_bm.dout_i_reg[11]_4 ),
        .\goreg_bm.dout_i_reg[11]_5 (\goreg_bm.dout_i_reg[11]_5 ),
        .\goreg_bm.dout_i_reg[12] (\goreg_bm.dout_i_reg[12] ),
        .\goreg_bm.dout_i_reg[12]_0 (\goreg_bm.dout_i_reg[12]_0 ),
        .\goreg_bm.dout_i_reg[12]_1 (\goreg_bm.dout_i_reg[12]_1 ),
        .\goreg_bm.dout_i_reg[12]_2 (\goreg_bm.dout_i_reg[12]_2 ),
        .\goreg_bm.dout_i_reg[13] (\goreg_bm.dout_i_reg[13] ),
        .\goreg_bm.dout_i_reg[13]_0 (\goreg_bm.dout_i_reg[13]_0 ),
        .\goreg_bm.dout_i_reg[13]_1 (\goreg_bm.dout_i_reg[13]_1 ),
        .\goreg_bm.dout_i_reg[13]_2 (\goreg_bm.dout_i_reg[13]_2 ),
        .\goreg_bm.dout_i_reg[13]_3 (\goreg_bm.dout_i_reg[13]_3 ),
        .\goreg_bm.dout_i_reg[13]_4 (\goreg_bm.dout_i_reg[13]_4 ),
        .\goreg_bm.dout_i_reg[1] (\goreg_bm.dout_i_reg[1] ),
        .\goreg_bm.dout_i_reg[2] (\goreg_bm.dout_i_reg[2] ),
        .\goreg_bm.dout_i_reg[6] (\goreg_bm.dout_i_reg[6] ),
        .\goreg_bm.dout_i_reg[8] (\goreg_bm.dout_i_reg[8] ),
        .\goreg_bm.dout_i_reg[9] (\goreg_bm.dout_i_reg[9] ),
        .\guf.guf1.underflow_i_reg (\guf.guf1.underflow_i_reg ),
        .i2c_rw_reg_0(i2c_rw_reg),
        .i2c_rw_reg_1(i2c_rw_reg_0),
        .old_scl_reg_0(old_scl_reg),
        .reset(reset),
        .scl_i(scl_i),
        .scl_reg_0(scl_reg),
        .scl_reg_1(scl_reg_0),
        .\scl_sr_reg[1]_0 (\scl_sr_reg[1] ),
        .sda_i(sda_i),
        .sda_o(sda_o),
        .sda_o_reg_0(sda_o_reg),
        .sda_o_reg_1(sda_o_reg_0),
        .sda_reg_0(D[0]),
        .sda_reg_1(sda_reg),
        .\sda_sr_reg[1]_0 (\sda_sr_reg[1] ),
        .\tmp_reg[0]_0 (D[1]),
        .underflow(underflow),
        .update_i_reg(update_i_reg),
        .update_t_reg_0(update_t_reg),
        .update_t_reg_1(update_t_reg_0),
        .update_t_reg_2(update_t_reg_1),
        .update_t_reg_3(update_t_reg_2),
        .update_t_reg_4(update_t_reg_3),
        .\wr_data_reg[11] (\wr_data_reg[11] ),
        .\wr_data_reg[11]_0 (\wr_data_reg[11]_0 ),
        .\wr_data_reg[8] (\wr_data_reg[8] ),
        .\wr_reg_o_reg[0]_0 (\wr_reg_o_reg[0] ),
        .\wr_reg_o_reg[0]_1 (\wr_reg_o_reg[0]_0 ),
        .\wr_reg_o_reg[1]_0 (\wr_reg_o_reg[1] ),
        .\wr_reg_o_reg[1]_1 (\wr_reg_o_reg[1]_0 ),
        .\wr_reg_o_reg[2]_0 (\wr_reg_o_reg[2] ),
        .\wr_reg_o_reg[2]_1 (\wr_reg_o_reg[2]_0 ),
        .\wr_reg_o_reg[2]_2 (\wr_reg_o_reg[2]_1 ),
        .\wr_reg_o_reg[3]_0 (\wr_reg_o_reg[3] ),
        .\wr_reg_o_reg[3]_1 (\wr_reg_o_reg[3]_0 ),
        .\wr_reg_o_reg[3]_2 (\wr_reg_o_reg[3]_1 ),
        .\wr_reg_o_reg[3]_3 (\wr_reg_o_reg[3]_2 ),
        .\wr_reg_o_reg[3]_4 (\wr_reg_o_reg[3]_3 ),
        .\wr_reg_o_reg[3]_5 (\wr_reg_o_reg[3]_4 ),
        .\wr_reg_o_reg[3]_6 (\wr_reg_o_reg[3]_5 ),
        .\wr_reg_o_reg[3]_7 (\wr_reg_o_reg[3]_6 ),
        .\wr_reg_o_reg[3]_8 (\wr_reg_o_reg[3]_7 ),
        .\wr_reg_o_reg[3]_9 (\wr_reg_o_reg[3]_8 ),
        .\wr_reg_o_reg[4]_0 (\wr_reg_o_reg[4] ),
        .\wr_reg_o_reg[4]_1 (\wr_reg_o_reg[4]_0 ),
        .\wr_reg_o_reg[4]_10 (\wr_reg_o_reg[4]_9 ),
        .\wr_reg_o_reg[4]_11 (\wr_reg_o_reg[4]_10 ),
        .\wr_reg_o_reg[4]_12 (\wr_reg_o_reg[4]_11 ),
        .\wr_reg_o_reg[4]_2 (\wr_reg_o_reg[4]_1 ),
        .\wr_reg_o_reg[4]_3 (\wr_reg_o_reg[4]_2 ),
        .\wr_reg_o_reg[4]_4 (\wr_reg_o_reg[4]_3 ),
        .\wr_reg_o_reg[4]_5 (\wr_reg_o_reg[4]_4 ),
        .\wr_reg_o_reg[4]_6 (\wr_reg_o_reg[4]_5 ),
        .\wr_reg_o_reg[4]_7 (\wr_reg_o_reg[4]_6 ),
        .\wr_reg_o_reg[4]_8 (\wr_reg_o_reg[4]_7 ),
        .\wr_reg_o_reg[4]_9 (\wr_reg_o_reg[4]_8 ),
        .\wr_reg_o_reg[5]_0 (\wr_reg_o_reg[5] ),
        .\wr_reg_o_reg[5]_1 (\wr_reg_o_reg[5]_0 ),
        .\wr_reg_o_reg[5]_10 (\wr_reg_o_reg[5]_9 ),
        .\wr_reg_o_reg[5]_11 (\wr_reg_o_reg[5]_10 ),
        .\wr_reg_o_reg[5]_12 (\wr_reg_o_reg[5]_11 ),
        .\wr_reg_o_reg[5]_13 (\wr_reg_o_reg[5]_12 ),
        .\wr_reg_o_reg[5]_2 (\wr_reg_o_reg[5]_1 ),
        .\wr_reg_o_reg[5]_3 (\wr_reg_o_reg[5]_2 ),
        .\wr_reg_o_reg[5]_4 (\wr_reg_o_reg[5]_3 ),
        .\wr_reg_o_reg[5]_5 (\wr_reg_o_reg[5]_4 ),
        .\wr_reg_o_reg[5]_6 (\wr_reg_o_reg[5]_5 ),
        .\wr_reg_o_reg[5]_7 (\wr_reg_o_reg[5]_6 ),
        .\wr_reg_o_reg[5]_8 (\wr_reg_o_reg[5]_7 ),
        .\wr_reg_o_reg[5]_9 (\wr_reg_o_reg[5]_8 ));
endmodule

(* ORIG_REF_NAME = "rtcc_rtc_reset_0_0" *) 
module zxnexys_zxrtc_0_0_rtcc_rtc_reset_0_0
   (s_axi_aresetn,
    clk_peripheral,
    reset);
  output s_axi_aresetn;
  input clk_peripheral;
  input reset;

  wire clk_peripheral;
  wire reset;
  wire s_axi_aresetn;

  zxnexys_zxrtc_0_0_rtc_reset inst
       (.clk_peripheral(clk_peripheral),
        .reset(reset),
        .s_axi_aresetn(s_axi_aresetn));
endmodule

(* ORIG_REF_NAME = "rtcc_wrapper" *) 
module zxnexys_zxrtc_0_0_rtcc_wrapper
   (iic_rtcc_sda_t,
    iic_rtcc_scl_t,
    sda_o,
    clk_peripheral,
    reset,
    iic_rtcc_sda_i,
    iic_rtcc_scl_i,
    sda_i,
    scl_i);
  output iic_rtcc_sda_t;
  output iic_rtcc_scl_t;
  output sda_o;
  input clk_peripheral;
  input reset;
  input iic_rtcc_sda_i;
  input iic_rtcc_scl_i;
  input sda_i;
  input scl_i;

  wire [5:0]\axi_controller_0/inst/cState ;
  wire clk_peripheral;
  wire \data[0][4]_i_1_n_0 ;
  wire \data[0][5]_i_1_n_0 ;
  wire \data[0][6]_i_1_n_0 ;
  wire \data[0][7]_i_1_n_0 ;
  wire \data[1][4]_i_1_n_0 ;
  wire \data[1][5]_i_1_n_0 ;
  wire \data[1][6]_i_1_n_0 ;
  wire \data[1][7]_i_1_n_0 ;
  wire \data[2][4]_i_1_n_0 ;
  wire \data[2][5]_i_1_n_0 ;
  wire \data[2][6]_i_1_n_0 ;
  wire \data[2][7]_i_1_n_0 ;
  wire \data[3][0]_i_1_n_0 ;
  wire \data[3][1]_i_1_n_0 ;
  wire \data[3][2]_i_1_n_0 ;
  wire \data[4][4]_i_1_n_0 ;
  wire \data[4][5]_i_1_n_0 ;
  wire \data[4][6]_i_1_n_0 ;
  wire \data[4][7]_i_1_n_0 ;
  wire \data[5][4]_i_1_n_0 ;
  wire \data[5][5]_i_1_n_0 ;
  wire \data[5][6]_i_1_n_0 ;
  wire \data[5][7]_i_1_n_0 ;
  wire fifo_generator_1_underflow;
  wire i2c_rw_i_1_n_0;
  wire iic_rtcc_scl_i;
  wire iic_rtcc_scl_t;
  wire iic_rtcc_sda_i;
  wire iic_rtcc_sda_t;
  wire [0:0]\registers_0/data3 ;
  wire [7:4]\registers_0/data_reg[0]_1 ;
  wire [7:4]\registers_0/data_reg[1]_0 ;
  wire [2:0]\registers_0/data_reg[3]_3 ;
  wire \registers_0/inst/update_i ;
  wire [7:4]registers_0_fifo_read_RD_DATA;
  wire reset;
  wire \rtc_0/inst/ack14_out ;
  wire \rtc_0/p_0_in0_in ;
  wire [0:0]\rtc_0/tmp ;
  wire [7:4]rtc_0_data_o;
  wire rtc_0_update_t;
  wire rtcc_i_n_10;
  wire rtcc_i_n_11;
  wire rtcc_i_n_12;
  wire rtcc_i_n_13;
  wire rtcc_i_n_18;
  wire rtcc_i_n_20;
  wire rtcc_i_n_21;
  wire rtcc_i_n_26;
  wire rtcc_i_n_27;
  wire rtcc_i_n_28;
  wire rtcc_i_n_29;
  wire rtcc_i_n_30;
  wire rtcc_i_n_34;
  wire rtcc_i_n_35;
  wire rtcc_i_n_36;
  wire rtcc_i_n_37;
  wire rtcc_i_n_43;
  wire rtcc_i_n_45;
  wire rtcc_i_n_46;
  wire rtcc_i_n_48;
  wire rtcc_i_n_49;
  wire rtcc_i_n_51;
  wire rtcc_i_n_52;
  wire rtcc_i_n_53;
  wire rtcc_i_n_58;
  wire rtcc_i_n_59;
  wire rtcc_i_n_60;
  wire rtcc_i_n_61;
  wire rtcc_i_n_62;
  wire rtcc_i_n_63;
  wire rtcc_i_n_64;
  wire rtcc_i_n_65;
  wire rtcc_i_n_66;
  wire rtcc_i_n_67;
  wire rtcc_i_n_68;
  wire rtcc_i_n_69;
  wire rtcc_i_n_70;
  wire rtcc_i_n_71;
  wire rtcc_i_n_72;
  wire rtcc_i_n_73;
  wire rtcc_i_n_74;
  wire rtcc_i_n_75;
  wire rtcc_i_n_76;
  wire rtcc_i_n_77;
  wire rtcc_i_n_78;
  wire rtcc_i_n_79;
  wire rtcc_i_n_80;
  wire rtcc_i_n_81;
  wire rtcc_i_n_82;
  wire rtcc_i_n_83;
  wire rtcc_i_n_84;
  wire rtcc_i_n_86;
  wire rtcc_i_n_87;
  wire rtcc_i_n_88;
  wire rtcc_i_n_89;
  wire rtcc_i_n_9;
  wire rtcc_i_n_90;
  wire rtcc_i_n_91;
  wire rtcc_i_n_92;
  wire scl_i;
  wire scl_i_1_n_0;
  wire sda_i;
  wire sda_i_1_n_0;
  wire sda_o;
  wire sda_o_i_1_n_0;
  wire \timeout[13]_i_1_n_0 ;
  wire update_t_i_1_n_0;

  LUT6 #(
    .INIT(64'h88B8FFFFBBB80000)) 
    \data[0][4]_i_1 
       (.I0(rtc_0_data_o[4]),
        .I1(rtcc_i_n_58),
        .I2(registers_0_fifo_read_RD_DATA[4]),
        .I3(fifo_generator_1_underflow),
        .I4(rtcc_i_n_69),
        .I5(\registers_0/data_reg[0]_1 [4]),
        .O(\data[0][4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEB28FFFFEB280000)) 
    \data[0][5]_i_1 
       (.I0(rtc_0_data_o[5]),
        .I1(rtc_0_update_t),
        .I2(\registers_0/inst/update_i ),
        .I3(rtcc_i_n_91),
        .I4(rtcc_i_n_69),
        .I5(\registers_0/data_reg[0]_1 [5]),
        .O(\data[0][5]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hEFE0)) 
    \data[0][6]_i_1 
       (.I0(rtcc_i_n_46),
        .I1(rtcc_i_n_67),
        .I2(rtcc_i_n_69),
        .I3(\registers_0/data_reg[0]_1 [6]),
        .O(\data[0][6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEB28FFFFEB280000)) 
    \data[0][7]_i_1 
       (.I0(rtc_0_data_o[7]),
        .I1(rtc_0_update_t),
        .I2(\registers_0/inst/update_i ),
        .I3(registers_0_fifo_read_RD_DATA[7]),
        .I4(rtcc_i_n_70),
        .I5(\registers_0/data_reg[0]_1 [7]),
        .O(\data[0][7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h88B8FFFFBBB80000)) 
    \data[1][4]_i_1 
       (.I0(rtc_0_data_o[4]),
        .I1(rtcc_i_n_58),
        .I2(registers_0_fifo_read_RD_DATA[4]),
        .I3(fifo_generator_1_underflow),
        .I4(rtcc_i_n_73),
        .I5(\registers_0/data_reg[1]_0 [4]),
        .O(\data[1][4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEB28FFFFEB280000)) 
    \data[1][5]_i_1 
       (.I0(rtc_0_data_o[5]),
        .I1(rtc_0_update_t),
        .I2(\registers_0/inst/update_i ),
        .I3(rtcc_i_n_92),
        .I4(rtcc_i_n_73),
        .I5(\registers_0/data_reg[1]_0 [5]),
        .O(\data[1][5]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hEFE0)) 
    \data[1][6]_i_1 
       (.I0(rtcc_i_n_67),
        .I1(rtcc_i_n_45),
        .I2(rtcc_i_n_73),
        .I3(\registers_0/data_reg[1]_0 [6]),
        .O(\data[1][6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEB28FFFFEB280000)) 
    \data[1][7]_i_1 
       (.I0(rtc_0_data_o[7]),
        .I1(rtc_0_update_t),
        .I2(\registers_0/inst/update_i ),
        .I3(registers_0_fifo_read_RD_DATA[7]),
        .I4(rtcc_i_n_74),
        .I5(\registers_0/data_reg[1]_0 [7]),
        .O(\data[1][7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBBB8FFFFBBB80000)) 
    \data[2][4]_i_1 
       (.I0(rtc_0_data_o[4]),
        .I1(rtcc_i_n_58),
        .I2(rtcc_i_n_90),
        .I3(rtcc_i_n_89),
        .I4(rtcc_i_n_71),
        .I5(rtcc_i_n_21),
        .O(\data[2][4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEB28FFFFEB280000)) 
    \data[2][5]_i_1 
       (.I0(rtc_0_data_o[5]),
        .I1(rtc_0_update_t),
        .I2(\registers_0/inst/update_i ),
        .I3(rtcc_i_n_88),
        .I4(rtcc_i_n_71),
        .I5(rtcc_i_n_20),
        .O(\data[2][5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEB28FFFFEB280000)) 
    \data[2][6]_i_1 
       (.I0(rtc_0_data_o[6]),
        .I1(rtc_0_update_t),
        .I2(\registers_0/inst/update_i ),
        .I3(registers_0_fifo_read_RD_DATA[6]),
        .I4(rtcc_i_n_72),
        .I5(\registers_0/data3 ),
        .O(\data[2][6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEB28FFFFEB280000)) 
    \data[2][7]_i_1 
       (.I0(rtc_0_data_o[7]),
        .I1(rtc_0_update_t),
        .I2(\registers_0/inst/update_i ),
        .I3(registers_0_fifo_read_RD_DATA[7]),
        .I4(rtcc_i_n_72),
        .I5(rtcc_i_n_18),
        .O(\data[2][7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hEEEFEEE0)) 
    \data[3][0]_i_1 
       (.I0(rtcc_i_n_80),
        .I1(rtcc_i_n_78),
        .I2(rtcc_i_n_76),
        .I3(rtcc_i_n_34),
        .I4(\registers_0/data_reg[3]_3 [0]),
        .O(\data[3][0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBABABAFFEAEAEA00)) 
    \data[3][1]_i_1 
       (.I0(rtcc_i_n_64),
        .I1(\registers_0/data_reg[3]_3 [0]),
        .I2(rtcc_i_n_61),
        .I3(rtcc_i_n_76),
        .I4(rtcc_i_n_34),
        .I5(\registers_0/data_reg[3]_3 [1]),
        .O(\data[3][1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hEEEFEEE0)) 
    \data[3][2]_i_1 
       (.I0(rtcc_i_n_60),
        .I1(rtcc_i_n_79),
        .I2(rtcc_i_n_76),
        .I3(rtcc_i_n_34),
        .I4(\registers_0/data_reg[3]_3 [2]),
        .O(\data[3][2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFB8FF0000B800)) 
    \data[4][4]_i_1 
       (.I0(rtc_0_data_o[4]),
        .I1(rtcc_i_n_58),
        .I2(rtcc_i_n_62),
        .I3(rtcc_i_n_9),
        .I4(rtcc_i_n_65),
        .I5(rtcc_i_n_13),
        .O(\data[4][4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFB8FF0000B800)) 
    \data[4][5]_i_1 
       (.I0(rtc_0_data_o[5]),
        .I1(rtcc_i_n_58),
        .I2(rtcc_i_n_63),
        .I3(rtcc_i_n_9),
        .I4(rtcc_i_n_65),
        .I5(rtcc_i_n_12),
        .O(\data[4][5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEB28FFFFEB280000)) 
    \data[4][6]_i_1 
       (.I0(rtc_0_data_o[6]),
        .I1(rtc_0_update_t),
        .I2(\registers_0/inst/update_i ),
        .I3(registers_0_fifo_read_RD_DATA[6]),
        .I4(rtcc_i_n_75),
        .I5(rtcc_i_n_11),
        .O(\data[4][6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEB28FFFFEB280000)) 
    \data[4][7]_i_1 
       (.I0(rtc_0_data_o[7]),
        .I1(rtc_0_update_t),
        .I2(\registers_0/inst/update_i ),
        .I3(registers_0_fifo_read_RD_DATA[7]),
        .I4(rtcc_i_n_75),
        .I5(rtcc_i_n_10),
        .O(\data[4][7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \data[5][4]_i_1 
       (.I0(rtcc_i_n_77),
        .I1(rtcc_i_n_26),
        .I2(rtcc_i_n_68),
        .I3(rtcc_i_n_66),
        .I4(rtcc_i_n_30),
        .O(\data[5][4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEB28FFFFEB280000)) 
    \data[5][5]_i_1 
       (.I0(rtc_0_data_o[5]),
        .I1(rtc_0_update_t),
        .I2(\registers_0/inst/update_i ),
        .I3(registers_0_fifo_read_RD_DATA[5]),
        .I4(rtcc_i_n_59),
        .I5(rtcc_i_n_29),
        .O(\data[5][5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEB28FFFFEB280000)) 
    \data[5][6]_i_1 
       (.I0(rtc_0_data_o[6]),
        .I1(rtc_0_update_t),
        .I2(\registers_0/inst/update_i ),
        .I3(registers_0_fifo_read_RD_DATA[6]),
        .I4(rtcc_i_n_59),
        .I5(rtcc_i_n_28),
        .O(\data[5][6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEB28FFFFEB280000)) 
    \data[5][7]_i_1 
       (.I0(rtc_0_data_o[7]),
        .I1(rtc_0_update_t),
        .I2(\registers_0/inst/update_i ),
        .I3(registers_0_fifo_read_RD_DATA[7]),
        .I4(rtcc_i_n_59),
        .I5(rtcc_i_n_27),
        .O(\data[5][7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hBA338A00)) 
    i2c_rw_i_1
       (.I0(\rtc_0/tmp ),
        .I1(\rtc_0/inst/ack14_out ),
        .I2(reset),
        .I3(rtcc_i_n_81),
        .I4(rtcc_i_n_37),
        .O(i2c_rw_i_1_n_0));
  zxnexys_zxrtc_0_0_rtcc rtcc_i
       (.Q({\axi_controller_0/inst/cState [5:2],rtcc_i_n_43,\axi_controller_0/inst/cState [0]}),
        .ack14_out(\rtc_0/inst/ack14_out ),
        .ack_reg(rtcc_i_n_48),
        .\bcnt_reg[0] (rtcc_i_n_49),
        .\bcnt_reg[0]_0 (rtcc_i_n_86),
        .\bcnt_reg[1] (rtcc_i_n_81),
        .\bcnt_reg[1]_0 (rtcc_i_n_84),
        .clk_peripheral(clk_peripheral),
        .\cnt_reg[0] (rtcc_i_n_87),
        .\cnt_reg[1] (rtcc_i_n_83),
        .data3(\registers_0/data3 ),
        .\data_o_reg[4] (rtcc_i_n_77),
        .\data_o_reg[7] (rtc_0_data_o),
        .\data_reg[0][0] (rtcc_i_n_69),
        .\data_reg[0][4] (\data[0][4]_i_1_n_0 ),
        .\data_reg[0][5] (\data[0][5]_i_1_n_0 ),
        .\data_reg[0][6] (\data[0][6]_i_1_n_0 ),
        .\data_reg[0][7] (\registers_0/data_reg[0]_1 ),
        .\data_reg[0][7]_0 (\data[0][7]_i_1_n_0 ),
        .\data_reg[1][4] (\data[1][4]_i_1_n_0 ),
        .\data_reg[1][5] (rtcc_i_n_76),
        .\data_reg[1][5]_0 (\data[1][5]_i_1_n_0 ),
        .\data_reg[1][6] (rtcc_i_n_9),
        .\data_reg[1][6]_0 (\data[1][6]_i_1_n_0 ),
        .\data_reg[1][7] (\registers_0/data_reg[1]_0 ),
        .\data_reg[1][7]_0 (\data[1][7]_i_1_n_0 ),
        .\data_reg[2][1] (rtcc_i_n_89),
        .\data_reg[2][4] (rtcc_i_n_21),
        .\data_reg[2][4]_0 (rtcc_i_n_88),
        .\data_reg[2][4]_1 (\data[2][4]_i_1_n_0 ),
        .\data_reg[2][5] (rtcc_i_n_20),
        .\data_reg[2][5]_0 (\data[2][5]_i_1_n_0 ),
        .\data_reg[2][6] (\data[2][6]_i_1_n_0 ),
        .\data_reg[2][7] (rtcc_i_n_18),
        .\data_reg[2][7]_0 (\data[2][7]_i_1_n_0 ),
        .\data_reg[3][0] (\data[3][0]_i_1_n_0 ),
        .\data_reg[3][1] (\data[3][1]_i_1_n_0 ),
        .\data_reg[3][2] (\registers_0/data_reg[3]_3 ),
        .\data_reg[3][2]_0 (\data[3][2]_i_1_n_0 ),
        .\data_reg[4][4] (rtcc_i_n_13),
        .\data_reg[4][4]_0 (\data[4][4]_i_1_n_0 ),
        .\data_reg[4][5] (rtcc_i_n_12),
        .\data_reg[4][5]_0 (\data[4][5]_i_1_n_0 ),
        .\data_reg[4][6] (rtcc_i_n_11),
        .\data_reg[4][6]_0 (\data[4][6]_i_1_n_0 ),
        .\data_reg[4][7] (rtcc_i_n_10),
        .\data_reg[4][7]_0 (\data[4][7]_i_1_n_0 ),
        .\data_reg[5][4] (rtcc_i_n_30),
        .\data_reg[5][4]_0 (rtcc_i_n_66),
        .\data_reg[5][4]_1 (\data[5][4]_i_1_n_0 ),
        .\data_reg[5][5] (rtcc_i_n_29),
        .\data_reg[5][5]_0 (\data[5][5]_i_1_n_0 ),
        .\data_reg[5][6] (rtcc_i_n_28),
        .\data_reg[5][6]_0 (\data[5][6]_i_1_n_0 ),
        .\data_reg[5][7] (rtcc_i_n_27),
        .\data_reg[5][7]_0 (\data[5][7]_i_1_n_0 ),
        .dout(registers_0_fifo_read_RD_DATA),
        .\goreg_bm.dout_i_reg[0] (rtcc_i_n_80),
        .\goreg_bm.dout_i_reg[11] (rtcc_i_n_26),
        .\goreg_bm.dout_i_reg[11]_0 (rtcc_i_n_59),
        .\goreg_bm.dout_i_reg[11]_1 (rtcc_i_n_70),
        .\goreg_bm.dout_i_reg[12] (rtcc_i_n_73),
        .\goreg_bm.dout_i_reg[12]_0 (rtcc_i_n_74),
        .\goreg_bm.dout_i_reg[1] (rtcc_i_n_64),
        .\goreg_bm.dout_i_reg[2] (rtcc_i_n_60),
        .\goreg_bm.dout_i_reg[4] (rtcc_i_n_62),
        .\goreg_bm.dout_i_reg[4]_0 (rtcc_i_n_90),
        .\goreg_bm.dout_i_reg[5] (rtcc_i_n_63),
        .\goreg_bm.dout_i_reg[5]_0 (rtcc_i_n_91),
        .\goreg_bm.dout_i_reg[5]_1 (rtcc_i_n_92),
        .\goreg_bm.dout_i_reg[6] (rtcc_i_n_67),
        .\goreg_bm.dout_i_reg[9] (rtcc_i_n_65),
        .\guf.guf1.underflow_i_reg (rtcc_i_n_61),
        .i2c_rw_reg(rtcc_i_n_37),
        .i2c_rw_reg_0(i2c_rw_i_1_n_0),
        .iic_rtcc_scl_i(iic_rtcc_scl_i),
        .iic_rtcc_scl_t(iic_rtcc_scl_t),
        .iic_rtcc_sda_i(iic_rtcc_sda_i),
        .iic_rtcc_sda_t(iic_rtcc_sda_t),
        .old_scl_reg(rtcc_i_n_82),
        .reset(reset),
        .rtc_0_update_t(rtc_0_update_t),
        .scl_i(scl_i),
        .scl_reg(rtcc_i_n_36),
        .scl_reg_0(scl_i_1_n_0),
        .\scl_sr_reg[1] ({rtcc_i_n_52,rtcc_i_n_53}),
        .sda_i(sda_i),
        .sda_o(sda_o),
        .sda_o_reg(sda_o_i_1_n_0),
        .sda_reg(rtcc_i_n_35),
        .sda_reg_0(sda_i_1_n_0),
        .\sda_sr_reg[1] ({\rtc_0/p_0_in0_in ,rtcc_i_n_51}),
        .\timeout_reg[13] (\timeout[13]_i_1_n_0 ),
        .\tmp_reg[0] (\rtc_0/tmp ),
        .underflow(fifo_generator_1_underflow),
        .update_i(\registers_0/inst/update_i ),
        .update_i_reg(rtcc_i_n_45),
        .update_i_reg_0(rtcc_i_n_46),
        .update_t_reg(rtcc_i_n_58),
        .update_t_reg_0(rtcc_i_n_71),
        .update_t_reg_1(rtcc_i_n_78),
        .update_t_reg_2(rtcc_i_n_79),
        .update_t_reg_3(update_t_i_1_n_0),
        .\wr_reg_o_reg[2] (rtcc_i_n_75),
        .\wr_reg_o_reg[4] (rtcc_i_n_72),
        .\wr_reg_o_reg[5] (rtcc_i_n_34),
        .\wr_reg_o_reg[5]_0 (rtcc_i_n_68));
  LUT4 #(
    .INIT(16'hFE40)) 
    scl_i_1
       (.I0(reset),
        .I1(rtcc_i_n_52),
        .I2(rtcc_i_n_53),
        .I3(rtcc_i_n_36),
        .O(scl_i_1_n_0));
  LUT4 #(
    .INIT(16'hFE40)) 
    sda_i_1
       (.I0(reset),
        .I1(\rtc_0/p_0_in0_in ),
        .I2(rtcc_i_n_51),
        .I3(rtcc_i_n_35),
        .O(sda_i_1_n_0));
  LUT6 #(
    .INIT(64'hBABAFFFFBABAFF00)) 
    sda_o_i_1
       (.I0(rtcc_i_n_83),
        .I1(rtcc_i_n_84),
        .I2(rtcc_i_n_49),
        .I3(rtcc_i_n_87),
        .I4(rtcc_i_n_82),
        .I5(sda_o),
        .O(sda_o_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000101084)) 
    \timeout[13]_i_1 
       (.I0(rtcc_i_n_43),
        .I1(\axi_controller_0/inst/cState [5]),
        .I2(\axi_controller_0/inst/cState [3]),
        .I3(\axi_controller_0/inst/cState [2]),
        .I4(\axi_controller_0/inst/cState [4]),
        .I5(\axi_controller_0/inst/cState [0]),
        .O(\timeout[13]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFBF0040)) 
    update_t_i_1
       (.I0(rtcc_i_n_37),
        .I1(rtcc_i_n_86),
        .I2(rtcc_i_n_48),
        .I3(reset),
        .I4(rtc_0_update_t),
        .O(update_t_i_1_n_0));
endmodule

(* ORIG_REF_NAME = "shift8" *) 
module zxnexys_zxrtc_0_0_shift8
   (\data_int_reg[7]_0 ,
    Q,
    \data_int_reg[7]_1 ,
    shift_reg_en,
    \data_int_reg[1]_0 ,
    \LEVEL_1_GEN.master_sda_reg ,
    slave_sda_reg,
    state__0,
    \LEVEL_1_GEN.master_sda_reg_0 ,
    Tx_fifo_data_0,
    \data_int_reg[7]_2 ,
    s_axi_aclk,
    \data_int_reg[0]_0 );
  output \data_int_reg[7]_0 ;
  output [7:0]Q;
  output \data_int_reg[7]_1 ;
  input shift_reg_en;
  input \data_int_reg[1]_0 ;
  input \LEVEL_1_GEN.master_sda_reg ;
  input slave_sda_reg;
  input [2:0]state__0;
  input \LEVEL_1_GEN.master_sda_reg_0 ;
  input [6:0]Tx_fifo_data_0;
  input \data_int_reg[7]_2 ;
  input s_axi_aclk;
  input [0:0]\data_int_reg[0]_0 ;

  wire \LEVEL_1_GEN.master_sda_reg ;
  wire \LEVEL_1_GEN.master_sda_reg_0 ;
  wire [7:0]Q;
  wire [6:0]Tx_fifo_data_0;
  wire \data_int[7]_i_1_n_0 ;
  wire [0:0]\data_int_reg[0]_0 ;
  wire \data_int_reg[1]_0 ;
  wire \data_int_reg[7]_0 ;
  wire \data_int_reg[7]_1 ;
  wire \data_int_reg[7]_2 ;
  wire [7:1]p_2_in__0;
  wire s_axi_aclk;
  wire shift_reg_en;
  wire slave_sda_reg;
  wire [2:0]state__0;

  LUT6 #(
    .INIT(64'hFACFFFFFFACFFCFF)) 
    \LEVEL_1_GEN.master_sda_i_1 
       (.I0(\LEVEL_1_GEN.master_sda_reg ),
        .I1(Q[7]),
        .I2(state__0[2]),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .I5(\LEVEL_1_GEN.master_sda_reg_0 ),
        .O(\data_int_reg[7]_1 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \data_int[1]_i_1 
       (.I0(Tx_fifo_data_0[0]),
        .I1(\data_int_reg[1]_0 ),
        .I2(Q[0]),
        .O(p_2_in__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_int[2]_i_1 
       (.I0(Tx_fifo_data_0[1]),
        .I1(\data_int_reg[1]_0 ),
        .I2(Q[1]),
        .O(p_2_in__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_int[3]_i_1 
       (.I0(Tx_fifo_data_0[2]),
        .I1(\data_int_reg[1]_0 ),
        .I2(Q[2]),
        .O(p_2_in__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_int[4]_i_1 
       (.I0(Tx_fifo_data_0[3]),
        .I1(\data_int_reg[1]_0 ),
        .I2(Q[3]),
        .O(p_2_in__0[4]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_int[5]_i_1 
       (.I0(Tx_fifo_data_0[4]),
        .I1(\data_int_reg[1]_0 ),
        .I2(Q[4]),
        .O(p_2_in__0[5]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_int[6]_i_1 
       (.I0(Tx_fifo_data_0[5]),
        .I1(\data_int_reg[1]_0 ),
        .I2(Q[5]),
        .O(p_2_in__0[6]));
  LUT2 #(
    .INIT(4'hE)) 
    \data_int[7]_i_1 
       (.I0(shift_reg_en),
        .I1(\data_int_reg[1]_0 ),
        .O(\data_int[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_int[7]_i_2 
       (.I0(Tx_fifo_data_0[6]),
        .I1(\data_int_reg[1]_0 ),
        .I2(Q[6]),
        .O(p_2_in__0[7]));
  FDRE \data_int_reg[0] 
       (.C(s_axi_aclk),
        .CE(\data_int[7]_i_1_n_0 ),
        .D(\data_int_reg[0]_0 ),
        .Q(Q[0]),
        .R(\data_int_reg[7]_2 ));
  FDRE \data_int_reg[1] 
       (.C(s_axi_aclk),
        .CE(\data_int[7]_i_1_n_0 ),
        .D(p_2_in__0[1]),
        .Q(Q[1]),
        .R(\data_int_reg[7]_2 ));
  FDRE \data_int_reg[2] 
       (.C(s_axi_aclk),
        .CE(\data_int[7]_i_1_n_0 ),
        .D(p_2_in__0[2]),
        .Q(Q[2]),
        .R(\data_int_reg[7]_2 ));
  FDRE \data_int_reg[3] 
       (.C(s_axi_aclk),
        .CE(\data_int[7]_i_1_n_0 ),
        .D(p_2_in__0[3]),
        .Q(Q[3]),
        .R(\data_int_reg[7]_2 ));
  FDRE \data_int_reg[4] 
       (.C(s_axi_aclk),
        .CE(\data_int[7]_i_1_n_0 ),
        .D(p_2_in__0[4]),
        .Q(Q[4]),
        .R(\data_int_reg[7]_2 ));
  FDRE \data_int_reg[5] 
       (.C(s_axi_aclk),
        .CE(\data_int[7]_i_1_n_0 ),
        .D(p_2_in__0[5]),
        .Q(Q[5]),
        .R(\data_int_reg[7]_2 ));
  FDRE \data_int_reg[6] 
       (.C(s_axi_aclk),
        .CE(\data_int[7]_i_1_n_0 ),
        .D(p_2_in__0[6]),
        .Q(Q[6]),
        .R(\data_int_reg[7]_2 ));
  FDRE \data_int_reg[7] 
       (.C(s_axi_aclk),
        .CE(\data_int[7]_i_1_n_0 ),
        .D(p_2_in__0[7]),
        .Q(Q[7]),
        .R(\data_int_reg[7]_2 ));
  LUT6 #(
    .INIT(64'hFFCFCCAAFFFFFFFF)) 
    slave_sda_i_1
       (.I0(Q[7]),
        .I1(\LEVEL_1_GEN.master_sda_reg ),
        .I2(slave_sda_reg),
        .I3(state__0[0]),
        .I4(state__0[2]),
        .I5(state__0[1]),
        .O(\data_int_reg[7]_0 ));
endmodule

(* ORIG_REF_NAME = "shift8" *) 
module zxnexys_zxrtc_0_0_shift8_7
   (shift_reg_ld0,
    master_slave_reg,
    abgc_i_reg,
    detect_start_reg,
    \FSM_sequential_state_reg[1] ,
    detect_start_reg_0,
    aas_i_reg,
    \data_int_reg[0]_0 ,
    detect_start,
    state__0,
    shift_reg_ld_reg,
    Q,
    master_slave,
    \FSM_sequential_state_reg[1]_0 ,
    \FSM_sequential_state_reg[1]_1 ,
    Ro_prev,
    arb_lost,
    sda_sample,
    \FSM_sequential_state[2]_i_4_0 ,
    abgc_i_reg_0,
    abgc_i_reg_1,
    aas_i,
    aas_i_reg_0,
    srw_i_reg,
    \data_int_reg[0]_1 ,
    E,
    s_axi_aclk,
    \data_int_reg[0]_2 );
  output shift_reg_ld0;
  output master_slave_reg;
  output abgc_i_reg;
  output detect_start_reg;
  output \FSM_sequential_state_reg[1] ;
  output detect_start_reg_0;
  output aas_i_reg;
  output \data_int_reg[0]_0 ;
  input detect_start;
  input [2:0]state__0;
  input shift_reg_ld_reg;
  input [2:0]Q;
  input master_slave;
  input \FSM_sequential_state_reg[1]_0 ;
  input \FSM_sequential_state_reg[1]_1 ;
  input Ro_prev;
  input arb_lost;
  input sda_sample;
  input \FSM_sequential_state[2]_i_4_0 ;
  input abgc_i_reg_0;
  input abgc_i_reg_1;
  input aas_i;
  input aas_i_reg_0;
  input [0:0]srw_i_reg;
  input \data_int_reg[0]_1 ;
  input [0:0]E;
  input s_axi_aclk;
  input \data_int_reg[0]_2 ;

  wire [0:0]E;
  wire \FSM_sequential_state[1]_i_5_n_0 ;
  wire \FSM_sequential_state[2]_i_4_0 ;
  wire \FSM_sequential_state[2]_i_8_n_0 ;
  wire \FSM_sequential_state[2]_i_9_n_0 ;
  wire \FSM_sequential_state_reg[1] ;
  wire \FSM_sequential_state_reg[1]_0 ;
  wire \FSM_sequential_state_reg[1]_1 ;
  wire [2:0]Q;
  wire Ro_prev;
  wire aas_i;
  wire aas_i_reg;
  wire aas_i_reg_0;
  wire abgc_i_i_2_n_0;
  wire abgc_i_i_3_n_0;
  wire abgc_i_reg;
  wire abgc_i_reg_0;
  wire abgc_i_reg_1;
  wire arb_lost;
  wire \data_int_reg[0]_0 ;
  wire \data_int_reg[0]_1 ;
  wire \data_int_reg[0]_2 ;
  wire detect_start;
  wire detect_start_reg;
  wire detect_start_reg_0;
  wire [7:0]i2c_header;
  wire master_slave;
  wire master_slave_reg;
  wire s_axi_aclk;
  wire sda_sample;
  wire shift_reg_ld0;
  wire shift_reg_ld_i_2_n_0;
  wire shift_reg_ld_reg;
  wire slave_sda_i_3_n_0;
  wire [0:0]srw_i_reg;
  wire [2:0]state__0;

  LUT6 #(
    .INIT(64'h000E000EFF0F0F0F)) 
    \FSM_sequential_state[0]_i_2 
       (.I0(detect_start),
        .I1(\FSM_sequential_state[2]_i_8_n_0 ),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .I4(Ro_prev),
        .I5(state__0[2]),
        .O(detect_start_reg));
  LUT6 #(
    .INIT(64'hDDDDDCDCFFFFFCDC)) 
    \FSM_sequential_state[1]_i_2 
       (.I0(\FSM_sequential_state_reg[1]_0 ),
        .I1(\FSM_sequential_state_reg[1]_1 ),
        .I2(master_slave),
        .I3(Q[1]),
        .I4(abgc_i_reg),
        .I5(\FSM_sequential_state[1]_i_5_n_0 ),
        .O(master_slave_reg));
  LUT6 #(
    .INIT(64'hEFEFFFFFEFFFEFFF)) 
    \FSM_sequential_state[1]_i_5 
       (.I0(sda_sample),
        .I1(arb_lost),
        .I2(aas_i),
        .I3(i2c_header[0]),
        .I4(Q[1]),
        .I5(master_slave),
        .O(\FSM_sequential_state[1]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h000000007171FF71)) 
    \FSM_sequential_state[2]_i_4 
       (.I0(state__0[1]),
        .I1(state__0[2]),
        .I2(detect_start),
        .I3(\FSM_sequential_state[2]_i_8_n_0 ),
        .I4(\FSM_sequential_state[2]_i_9_n_0 ),
        .I5(state__0[0]),
        .O(\FSM_sequential_state_reg[1] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAAAAAAB)) 
    \FSM_sequential_state[2]_i_8 
       (.I0(master_slave),
        .I1(i2c_header[6]),
        .I2(i2c_header[4]),
        .I3(i2c_header[5]),
        .I4(slave_sda_i_3_n_0),
        .I5(abgc_i_reg_0),
        .O(\FSM_sequential_state[2]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFD8FFFFFFFF)) 
    \FSM_sequential_state[2]_i_9 
       (.I0(master_slave),
        .I1(Q[1]),
        .I2(i2c_header[0]),
        .I3(arb_lost),
        .I4(sda_sample),
        .I5(\FSM_sequential_state[2]_i_4_0 ),
        .O(\FSM_sequential_state[2]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'h00A80000)) 
    aas_i_i_1
       (.I0(abgc_i_reg),
        .I1(aas_i),
        .I2(aas_i_reg_0),
        .I3(abgc_i_reg_1),
        .I4(Q[0]),
        .O(aas_i_reg));
  LUT6 #(
    .INIT(64'h0000000044440400)) 
    abgc_i_i_1
       (.I0(detect_start),
        .I1(Q[0]),
        .I2(abgc_i_i_2_n_0),
        .I3(abgc_i_i_3_n_0),
        .I4(abgc_i_reg_0),
        .I5(abgc_i_reg_1),
        .O(detect_start_reg_0));
  LUT5 #(
    .INIT(32'hFFBFFFFF)) 
    abgc_i_i_2
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(state__0[2]),
        .I3(i2c_header[0]),
        .I4(Q[2]),
        .O(abgc_i_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    abgc_i_i_3
       (.I0(i2c_header[6]),
        .I1(i2c_header[4]),
        .I2(i2c_header[5]),
        .I3(slave_sda_i_3_n_0),
        .O(abgc_i_i_3_n_0));
  FDRE \data_int_reg[0] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\data_int_reg[0]_2 ),
        .Q(i2c_header[0]),
        .R(\data_int_reg[0]_1 ));
  FDRE \data_int_reg[1] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(i2c_header[0]),
        .Q(i2c_header[1]),
        .R(\data_int_reg[0]_1 ));
  FDRE \data_int_reg[2] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(i2c_header[1]),
        .Q(i2c_header[2]),
        .R(\data_int_reg[0]_1 ));
  FDRE \data_int_reg[3] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(i2c_header[2]),
        .Q(i2c_header[3]),
        .R(\data_int_reg[0]_1 ));
  FDRE \data_int_reg[4] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(i2c_header[3]),
        .Q(i2c_header[4]),
        .R(\data_int_reg[0]_1 ));
  FDRE \data_int_reg[5] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(i2c_header[4]),
        .Q(i2c_header[5]),
        .R(\data_int_reg[0]_1 ));
  FDRE \data_int_reg[6] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(i2c_header[5]),
        .Q(i2c_header[6]),
        .R(\data_int_reg[0]_1 ));
  FDRE \data_int_reg[7] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(i2c_header[6]),
        .Q(i2c_header[7]),
        .R(\data_int_reg[0]_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF0320)) 
    shift_reg_ld_i_1
       (.I0(detect_start),
        .I1(state__0[1]),
        .I2(state__0[2]),
        .I3(state__0[0]),
        .I4(shift_reg_ld_reg),
        .I5(shift_reg_ld_i_2_n_0),
        .O(shift_reg_ld0));
  LUT6 #(
    .INIT(64'h00C0000F00A00000)) 
    shift_reg_ld_i_2
       (.I0(i2c_header[0]),
        .I1(Q[1]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .I4(state__0[2]),
        .I5(master_slave),
        .O(shift_reg_ld_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT5 #(
    .INIT(32'hAAAAAAAB)) 
    slave_sda_i_2
       (.I0(abgc_i_reg_0),
        .I1(slave_sda_i_3_n_0),
        .I2(i2c_header[5]),
        .I3(i2c_header[4]),
        .I4(i2c_header[6]),
        .O(abgc_i_reg));
  LUT4 #(
    .INIT(16'hFFFE)) 
    slave_sda_i_3
       (.I0(i2c_header[3]),
        .I1(i2c_header[1]),
        .I2(i2c_header[7]),
        .I3(i2c_header[2]),
        .O(slave_sda_i_3_n_0));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    srw_i_i_1
       (.I0(i2c_header[0]),
        .I1(state__0[2]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .I4(srw_i_reg),
        .O(\data_int_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "slave_attachment" *) 
module zxnexys_zxrtc_0_0_slave_attachment
   (\GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8] ,
    Bus_RNW_reg_reg,
    s_axi_rvalid_i_reg_0,
    s_axi_bvalid_i_reg_0,
    Q,
    is_write_reg_0,
    is_read_reg_0,
    irpt_wrack,
    E,
    \WDATA_reg[5] ,
    Bus2IIC_WrCE,
    reset_trig0,
    sw_rst_cond,
    Bus2IIC_RdCE,
    \WDATA_reg[0] ,
    s_axi_rdata,
    AXI_IP2Bus_WrAck20,
    AXI_IP2Bus_RdAck20,
    AXI_Bus2IP_Reset,
    s_axi_aclk,
    s_axi_arvalid,
    Dtre,
    \s_axi_rdata_i[7]_i_7_0 ,
    \s_axi_rdata_i[7]_i_6_0 ,
    \s_axi_rdata_i[7]_i_6_1 ,
    \s_axi_rdata_i[6]_i_4_0 ,
    s_axi_aresetn,
    AXI_IP2Bus_RdAck1,
    AXI_IP2Bus_RdAck2,
    s_axi_wvalid,
    s_axi_awvalid,
    AXI_IP2Bus_WrAck1,
    AXI_IP2Bus_WrAck2,
    s_axi_wdata,
    \cr_i_reg[2] ,
    firstDynStartSeen,
    \cr_i_reg[2]_0 ,
    cr_txModeSelect_set,
    cr_txModeSelect_clr,
    sw_rst_cond_d1,
    \s_axi_rdata_i_reg[1]_0 ,
    p_1_in13_in,
    \s_axi_rdata_i_reg[7]_0 ,
    Tx_fifo_data_0,
    \s_axi_rdata_i_reg[7]_i_2_0 ,
    \s_axi_rdata_i_reg[2]_i_2_0 ,
    p_1_in10_in,
    \s_axi_rdata_i_reg[3]_0 ,
    Rc_fifo_data,
    \s_axi_rdata_i_reg[7]_i_2_1 ,
    s_axi_rready,
    s_axi_bready,
    \s_axi_rdata_i_reg[0]_0 ,
    p_1_in16_in,
    p_1_in7_in,
    p_1_in4_in,
    p_1_in1_in,
    p_1_in,
    \s_axi_rdata_i_reg[0]_i_2_0 ,
    \s_axi_rdata_i_reg[0]_i_2_1 ,
    s_axi_araddr,
    s_axi_awaddr,
    \GPO_GEN.gpo_i_reg[31] );
  output \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8] ;
  output Bus_RNW_reg_reg;
  output s_axi_rvalid_i_reg_0;
  output s_axi_bvalid_i_reg_0;
  output [1:0]Q;
  output is_write_reg_0;
  output is_read_reg_0;
  output irpt_wrack;
  output [0:0]E;
  output [1:0]\WDATA_reg[5] ;
  output [6:0]Bus2IIC_WrCE;
  output reset_trig0;
  output sw_rst_cond;
  output [0:0]Bus2IIC_RdCE;
  output \WDATA_reg[0] ;
  output [7:0]s_axi_rdata;
  output AXI_IP2Bus_WrAck20;
  output AXI_IP2Bus_RdAck20;
  input AXI_Bus2IP_Reset;
  input s_axi_aclk;
  input s_axi_arvalid;
  input Dtre;
  input [6:0]\s_axi_rdata_i[7]_i_7_0 ;
  input [5:0]\s_axi_rdata_i[7]_i_6_0 ;
  input [4:0]\s_axi_rdata_i[7]_i_6_1 ;
  input [5:0]\s_axi_rdata_i[6]_i_4_0 ;
  input s_axi_aresetn;
  input AXI_IP2Bus_RdAck1;
  input AXI_IP2Bus_RdAck2;
  input s_axi_wvalid;
  input s_axi_awvalid;
  input AXI_IP2Bus_WrAck1;
  input AXI_IP2Bus_WrAck2;
  input [4:0]s_axi_wdata;
  input [0:0]\cr_i_reg[2] ;
  input firstDynStartSeen;
  input \cr_i_reg[2]_0 ;
  input cr_txModeSelect_set;
  input cr_txModeSelect_clr;
  input sw_rst_cond_d1;
  input [0:0]\s_axi_rdata_i_reg[1]_0 ;
  input p_1_in13_in;
  input [7:0]\s_axi_rdata_i_reg[7]_0 ;
  input [7:0]Tx_fifo_data_0;
  input [7:0]\s_axi_rdata_i_reg[7]_i_2_0 ;
  input \s_axi_rdata_i_reg[2]_i_2_0 ;
  input p_1_in10_in;
  input \s_axi_rdata_i_reg[3]_0 ;
  input [0:7]Rc_fifo_data;
  input [7:0]\s_axi_rdata_i_reg[7]_i_2_1 ;
  input s_axi_rready;
  input s_axi_bready;
  input \s_axi_rdata_i_reg[0]_0 ;
  input p_1_in16_in;
  input p_1_in7_in;
  input p_1_in4_in;
  input p_1_in1_in;
  input p_1_in;
  input \s_axi_rdata_i_reg[0]_i_2_0 ;
  input \s_axi_rdata_i_reg[0]_i_2_1 ;
  input [4:0]s_axi_araddr;
  input [4:0]s_axi_awaddr;
  input \GPO_GEN.gpo_i_reg[31] ;

  wire AXI_Bus2IP_Reset;
  wire [24:31]AXI_IP2Bus_Data;
  wire AXI_IP2Bus_RdAck1;
  wire AXI_IP2Bus_RdAck2;
  wire AXI_IP2Bus_RdAck20;
  wire AXI_IP2Bus_WrAck1;
  wire AXI_IP2Bus_WrAck2;
  wire AXI_IP2Bus_WrAck20;
  wire [0:6]Bus2IIC_Addr;
  wire [0:0]Bus2IIC_RdCE;
  wire [6:0]Bus2IIC_WrCE;
  wire Bus_RNW_reg_reg;
  wire Dtre;
  wire [0:0]E;
  wire \FSM_onehot_state[0]_i_1_n_0 ;
  wire \FSM_onehot_state[1]_i_1_n_0 ;
  wire \FSM_onehot_state[2]_i_1_n_0 ;
  wire \FSM_onehot_state[3]_i_1_n_0 ;
  wire \FSM_onehot_state[3]_i_2_n_0 ;
  wire \FSM_onehot_state_reg_n_0_[0] ;
  wire \FSM_onehot_state_reg_n_0_[3] ;
  wire \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8] ;
  wire \GPO_GEN.gpo_i_reg[31] ;
  wire [3:0]\INCLUDE_DPHASE_TIMER.dpto_cnt_reg ;
  wire [1:0]Q;
  wire [0:7]Rc_fifo_data;
  wire [7:0]Tx_fifo_data_0;
  wire \WDATA_reg[0] ;
  wire [1:0]\WDATA_reg[5] ;
  wire \bus2ip_addr_i[2]_i_1_n_0 ;
  wire \bus2ip_addr_i[3]_i_1_n_0 ;
  wire \bus2ip_addr_i[5]_i_1_n_0 ;
  wire \bus2ip_addr_i[6]_i_1_n_0 ;
  wire \bus2ip_addr_i[8]_i_1_n_0 ;
  wire \bus2ip_addr_i[8]_i_2_n_0 ;
  wire bus2ip_rnw_i_reg_n_0;
  wire clear;
  wire [0:0]\cr_i_reg[2] ;
  wire \cr_i_reg[2]_0 ;
  wire cr_txModeSelect_clr;
  wire cr_txModeSelect_set;
  wire firstDynStartSeen;
  wire irpt_wrack;
  wire is_read_i_1_n_0;
  wire is_read_reg_0;
  wire is_read_reg_n_0;
  wire is_write_i_1_n_0;
  wire is_write_i_2_n_0;
  wire is_write_reg_0;
  wire is_write_reg_n_0;
  wire p_1_in;
  wire p_1_in10_in;
  wire p_1_in13_in;
  wire p_1_in16_in;
  wire p_1_in1_in;
  wire p_1_in4_in;
  wire p_1_in7_in;
  wire [3:0]plusOp;
  wire reset_trig0;
  wire rst;
  wire s_axi_aclk;
  wire [4:0]s_axi_araddr;
  wire s_axi_aresetn;
  wire s_axi_arvalid;
  wire [4:0]s_axi_awaddr;
  wire s_axi_awvalid;
  wire s_axi_bready;
  wire s_axi_bresp_i;
  wire s_axi_bvalid_i_i_1_n_0;
  wire s_axi_bvalid_i_reg_0;
  wire [7:0]s_axi_rdata;
  wire \s_axi_rdata_i[0]_i_3_n_0 ;
  wire \s_axi_rdata_i[0]_i_4_n_0 ;
  wire \s_axi_rdata_i[1]_i_2_n_0 ;
  wire \s_axi_rdata_i[1]_i_3_n_0 ;
  wire \s_axi_rdata_i[1]_i_4_n_0 ;
  wire \s_axi_rdata_i[1]_i_6_n_0 ;
  wire \s_axi_rdata_i[2]_i_3_n_0 ;
  wire \s_axi_rdata_i[2]_i_4_n_0 ;
  wire \s_axi_rdata_i[2]_i_6_n_0 ;
  wire \s_axi_rdata_i[3]_i_4_n_0 ;
  wire \s_axi_rdata_i[3]_i_5_n_0 ;
  wire \s_axi_rdata_i[3]_i_6_n_0 ;
  wire \s_axi_rdata_i[4]_i_3_n_0 ;
  wire \s_axi_rdata_i[4]_i_4_n_0 ;
  wire \s_axi_rdata_i[4]_i_5_n_0 ;
  wire \s_axi_rdata_i[4]_i_6_n_0 ;
  wire \s_axi_rdata_i[5]_i_3_n_0 ;
  wire \s_axi_rdata_i[5]_i_4_n_0 ;
  wire \s_axi_rdata_i[5]_i_5_n_0 ;
  wire \s_axi_rdata_i[5]_i_6_n_0 ;
  wire \s_axi_rdata_i[6]_i_3_n_0 ;
  wire [5:0]\s_axi_rdata_i[6]_i_4_0 ;
  wire \s_axi_rdata_i[6]_i_4_n_0 ;
  wire \s_axi_rdata_i[6]_i_5_n_0 ;
  wire \s_axi_rdata_i[6]_i_6_n_0 ;
  wire \s_axi_rdata_i[7]_i_10_n_0 ;
  wire [5:0]\s_axi_rdata_i[7]_i_6_0 ;
  wire [4:0]\s_axi_rdata_i[7]_i_6_1 ;
  wire \s_axi_rdata_i[7]_i_6_n_0 ;
  wire [6:0]\s_axi_rdata_i[7]_i_7_0 ;
  wire \s_axi_rdata_i[7]_i_7_n_0 ;
  wire \s_axi_rdata_i[7]_i_9_n_0 ;
  wire \s_axi_rdata_i_reg[0]_0 ;
  wire \s_axi_rdata_i_reg[0]_i_2_0 ;
  wire \s_axi_rdata_i_reg[0]_i_2_1 ;
  wire \s_axi_rdata_i_reg[0]_i_2_n_0 ;
  wire [0:0]\s_axi_rdata_i_reg[1]_0 ;
  wire \s_axi_rdata_i_reg[2]_i_2_0 ;
  wire \s_axi_rdata_i_reg[2]_i_2_n_0 ;
  wire \s_axi_rdata_i_reg[3]_0 ;
  wire \s_axi_rdata_i_reg[4]_i_2_n_0 ;
  wire \s_axi_rdata_i_reg[5]_i_2_n_0 ;
  wire \s_axi_rdata_i_reg[6]_i_2_n_0 ;
  wire [7:0]\s_axi_rdata_i_reg[7]_0 ;
  wire [7:0]\s_axi_rdata_i_reg[7]_i_2_0 ;
  wire [7:0]\s_axi_rdata_i_reg[7]_i_2_1 ;
  wire \s_axi_rdata_i_reg[7]_i_2_n_0 ;
  wire s_axi_rready;
  wire s_axi_rresp_i;
  wire s_axi_rvalid_i_i_1_n_0;
  wire s_axi_rvalid_i_reg_0;
  wire [4:0]s_axi_wdata;
  wire s_axi_wvalid;
  wire start2;
  wire start2_i_1_n_0;
  wire \state[0]_i_1_n_0 ;
  wire \state[1]_i_1_n_0 ;
  wire \state[1]_i_2_n_0 ;
  wire \state_reg_n_0_[0] ;
  wire \state_reg_n_0_[1] ;
  wire sw_rst_cond;
  wire sw_rst_cond_d1;

  LUT6 #(
    .INIT(64'h88888F888F888F88)) 
    \FSM_onehot_state[0]_i_1 
       (.I0(\FSM_onehot_state[3]_i_2_n_0 ),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .I2(s_axi_arvalid),
        .I3(\FSM_onehot_state_reg_n_0_[0] ),
        .I4(s_axi_wvalid),
        .I5(s_axi_awvalid),
        .O(\FSM_onehot_state[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_state[1]_i_1 
       (.I0(\FSM_onehot_state_reg_n_0_[0] ),
        .I1(s_axi_arvalid),
        .I2(is_read_reg_0),
        .I3(s_axi_rresp_i),
        .O(\FSM_onehot_state[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h4000FFFF40004000)) 
    \FSM_onehot_state[2]_i_1 
       (.I0(s_axi_arvalid),
        .I1(\FSM_onehot_state_reg_n_0_[0] ),
        .I2(s_axi_wvalid),
        .I3(s_axi_awvalid),
        .I4(is_write_reg_0),
        .I5(s_axi_bresp_i),
        .O(\FSM_onehot_state[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF888F888FFFFF888)) 
    \FSM_onehot_state[3]_i_1 
       (.I0(is_write_reg_0),
        .I1(s_axi_bresp_i),
        .I2(s_axi_rresp_i),
        .I3(is_read_reg_0),
        .I4(\FSM_onehot_state_reg_n_0_[3] ),
        .I5(\FSM_onehot_state[3]_i_2_n_0 ),
        .O(\FSM_onehot_state[3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \FSM_onehot_state[3]_i_2 
       (.I0(s_axi_rvalid_i_reg_0),
        .I1(s_axi_rready),
        .I2(s_axi_bvalid_i_reg_0),
        .I3(s_axi_bready),
        .O(\FSM_onehot_state[3]_i_2_n_0 ));
  (* FSM_ENCODED_STATES = "iSTATE:0010,iSTATE0:0100,iSTATE1:1000,iSTATE2:0001" *) 
  FDSE #(
    .INIT(1'b1)) 
    \FSM_onehot_state_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\FSM_onehot_state[0]_i_1_n_0 ),
        .Q(\FSM_onehot_state_reg_n_0_[0] ),
        .S(rst));
  (* FSM_ENCODED_STATES = "iSTATE:0010,iSTATE0:0100,iSTATE1:1000,iSTATE2:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\FSM_onehot_state[1]_i_1_n_0 ),
        .Q(s_axi_rresp_i),
        .R(rst));
  (* FSM_ENCODED_STATES = "iSTATE:0010,iSTATE0:0100,iSTATE1:1000,iSTATE2:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\FSM_onehot_state[2]_i_1_n_0 ),
        .Q(s_axi_bresp_i),
        .R(rst));
  (* FSM_ENCODED_STATES = "iSTATE:0010,iSTATE0:0100,iSTATE1:1000,iSTATE2:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\FSM_onehot_state[3]_i_1_n_0 ),
        .Q(\FSM_onehot_state_reg_n_0_[3] ),
        .R(rst));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \INCLUDE_DPHASE_TIMER.dpto_cnt[0]_i_1 
       (.I0(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg [0]),
        .O(plusOp[0]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \INCLUDE_DPHASE_TIMER.dpto_cnt[1]_i_1 
       (.I0(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg [0]),
        .I1(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg [1]),
        .O(plusOp[1]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \INCLUDE_DPHASE_TIMER.dpto_cnt[2]_i_1 
       (.I0(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg [2]),
        .I1(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg [1]),
        .I2(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg [0]),
        .O(plusOp[2]));
  LUT2 #(
    .INIT(4'h9)) 
    \INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_1 
       (.I0(\state_reg_n_0_[0] ),
        .I1(\state_reg_n_0_[1] ),
        .O(clear));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_2 
       (.I0(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg [3]),
        .I1(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg [0]),
        .I2(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg [1]),
        .I3(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg [2]),
        .O(plusOp[3]));
  FDRE \INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(plusOp[0]),
        .Q(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg [0]),
        .R(clear));
  FDRE \INCLUDE_DPHASE_TIMER.dpto_cnt_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(plusOp[1]),
        .Q(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg [1]),
        .R(clear));
  FDRE \INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(plusOp[2]),
        .Q(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg [2]),
        .R(clear));
  FDRE \INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(plusOp[3]),
        .Q(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg [3]),
        .R(clear));
  zxnexys_zxrtc_0_0_address_decoder I_DECODER
       (.AXI_IP2Bus_RdAck1(AXI_IP2Bus_RdAck1),
        .AXI_IP2Bus_RdAck2(AXI_IP2Bus_RdAck2),
        .AXI_IP2Bus_RdAck20(AXI_IP2Bus_RdAck20),
        .AXI_IP2Bus_WrAck1(AXI_IP2Bus_WrAck1),
        .AXI_IP2Bus_WrAck2(AXI_IP2Bus_WrAck2),
        .AXI_IP2Bus_WrAck20(AXI_IP2Bus_WrAck20),
        .AXI_IP2Bus_WrAck2_reg(bus2ip_rnw_i_reg_n_0),
        .Bus2IIC_RdCE(Bus2IIC_RdCE),
        .Bus2IIC_WrCE(Bus2IIC_WrCE),
        .Bus_RNW_reg_reg_0(Bus_RNW_reg_reg),
        .D({AXI_IP2Bus_Data[24],AXI_IP2Bus_Data[25],AXI_IP2Bus_Data[26],AXI_IP2Bus_Data[27],AXI_IP2Bus_Data[28],AXI_IP2Bus_Data[29],AXI_IP2Bus_Data[30],AXI_IP2Bus_Data[31]}),
        .E(E),
        .\GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_0 (\GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8] ),
        .\GPO_GEN.gpo_i_reg[31] (\GPO_GEN.gpo_i_reg[31] ),
        .\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 ({Bus2IIC_Addr[0],Q,Bus2IIC_Addr[5],Bus2IIC_Addr[6]}),
        .\MEM_DECODE_GEN[2].cs_out_i_reg[2]_1 (is_read_reg_n_0),
        .\MEM_DECODE_GEN[2].cs_out_i_reg[2]_2 (is_write_reg_n_0),
        .Q(start2),
        .\WDATA_reg[0] (\WDATA_reg[0] ),
        .\WDATA_reg[5] (\WDATA_reg[5] ),
        .\cr_i_reg[2] (\cr_i_reg[2] ),
        .\cr_i_reg[2]_0 ({\s_axi_rdata_i[7]_i_6_0 [3],\s_axi_rdata_i[7]_i_6_0 [1]}),
        .\cr_i_reg[2]_1 (\cr_i_reg[2]_0 ),
        .cr_txModeSelect_clr(cr_txModeSelect_clr),
        .cr_txModeSelect_set(cr_txModeSelect_set),
        .firstDynStartSeen(firstDynStartSeen),
        .irpt_wrack(irpt_wrack),
        .is_read_reg(is_read_reg_0),
        .is_write_reg(is_write_reg_0),
        .p_1_in(p_1_in),
        .p_1_in10_in(p_1_in10_in),
        .p_1_in13_in(p_1_in13_in),
        .p_1_in16_in(p_1_in16_in),
        .p_1_in1_in(p_1_in1_in),
        .p_1_in4_in(p_1_in4_in),
        .p_1_in7_in(p_1_in7_in),
        .reset_trig0(reset_trig0),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axi_arready_INST_0_0(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg ),
        .\s_axi_rdata_i_reg[0] (\s_axi_rdata_i_reg[0]_i_2_n_0 ),
        .\s_axi_rdata_i_reg[0]_0 (\s_axi_rdata_i_reg[0]_0 ),
        .\s_axi_rdata_i_reg[1] (\s_axi_rdata_i[1]_i_2_n_0 ),
        .\s_axi_rdata_i_reg[1]_0 (\s_axi_rdata_i[1]_i_3_n_0 ),
        .\s_axi_rdata_i_reg[1]_1 (\s_axi_rdata_i[1]_i_4_n_0 ),
        .\s_axi_rdata_i_reg[2] (\s_axi_rdata_i_reg[2]_i_2_n_0 ),
        .\s_axi_rdata_i_reg[3] (\s_axi_rdata_i_reg[3]_0 ),
        .\s_axi_rdata_i_reg[3]_0 (\s_axi_rdata_i[3]_i_4_n_0 ),
        .\s_axi_rdata_i_reg[3]_1 (\s_axi_rdata_i[3]_i_5_n_0 ),
        .\s_axi_rdata_i_reg[4] (\s_axi_rdata_i_reg[4]_i_2_n_0 ),
        .\s_axi_rdata_i_reg[5] (\s_axi_rdata_i_reg[5]_i_2_n_0 ),
        .\s_axi_rdata_i_reg[6] (\s_axi_rdata_i_reg[6]_i_2_n_0 ),
        .\s_axi_rdata_i_reg[7] (\s_axi_rdata_i_reg[7]_0 ),
        .\s_axi_rdata_i_reg[7]_0 (\s_axi_rdata_i_reg[7]_i_2_n_0 ),
        .s_axi_wdata(s_axi_wdata),
        .sw_rst_cond(sw_rst_cond),
        .sw_rst_cond_d1(sw_rst_cond_d1));
  LUT3 #(
    .INIT(8'hB8)) 
    \bus2ip_addr_i[2]_i_1 
       (.I0(s_axi_araddr[0]),
        .I1(s_axi_arvalid),
        .I2(s_axi_awaddr[0]),
        .O(\bus2ip_addr_i[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \bus2ip_addr_i[3]_i_1 
       (.I0(s_axi_araddr[1]),
        .I1(s_axi_arvalid),
        .I2(s_axi_awaddr[1]),
        .O(\bus2ip_addr_i[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \bus2ip_addr_i[5]_i_1 
       (.I0(s_axi_araddr[2]),
        .I1(s_axi_arvalid),
        .I2(s_axi_awaddr[2]),
        .O(\bus2ip_addr_i[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \bus2ip_addr_i[6]_i_1 
       (.I0(s_axi_araddr[3]),
        .I1(s_axi_arvalid),
        .I2(s_axi_awaddr[3]),
        .O(\bus2ip_addr_i[6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h03020202)) 
    \bus2ip_addr_i[8]_i_1 
       (.I0(s_axi_arvalid),
        .I1(\state_reg_n_0_[1] ),
        .I2(\state_reg_n_0_[0] ),
        .I3(s_axi_wvalid),
        .I4(s_axi_awvalid),
        .O(\bus2ip_addr_i[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \bus2ip_addr_i[8]_i_2 
       (.I0(s_axi_araddr[4]),
        .I1(s_axi_arvalid),
        .I2(s_axi_awaddr[4]),
        .O(\bus2ip_addr_i[8]_i_2_n_0 ));
  FDRE \bus2ip_addr_i_reg[2] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i[8]_i_1_n_0 ),
        .D(\bus2ip_addr_i[2]_i_1_n_0 ),
        .Q(Bus2IIC_Addr[6]),
        .R(rst));
  FDRE \bus2ip_addr_i_reg[3] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i[8]_i_1_n_0 ),
        .D(\bus2ip_addr_i[3]_i_1_n_0 ),
        .Q(Bus2IIC_Addr[5]),
        .R(rst));
  FDRE \bus2ip_addr_i_reg[5] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i[8]_i_1_n_0 ),
        .D(\bus2ip_addr_i[5]_i_1_n_0 ),
        .Q(Q[0]),
        .R(rst));
  FDRE \bus2ip_addr_i_reg[6] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i[8]_i_1_n_0 ),
        .D(\bus2ip_addr_i[6]_i_1_n_0 ),
        .Q(Q[1]),
        .R(rst));
  FDRE \bus2ip_addr_i_reg[8] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i[8]_i_1_n_0 ),
        .D(\bus2ip_addr_i[8]_i_2_n_0 ),
        .Q(Bus2IIC_Addr[0]),
        .R(rst));
  FDRE bus2ip_rnw_i_reg
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i[8]_i_1_n_0 ),
        .D(s_axi_arvalid),
        .Q(bus2ip_rnw_i_reg_n_0),
        .R(rst));
  LUT5 #(
    .INIT(32'h8BBB8888)) 
    is_read_i_1
       (.I0(s_axi_arvalid),
        .I1(\FSM_onehot_state_reg_n_0_[0] ),
        .I2(\FSM_onehot_state[3]_i_2_n_0 ),
        .I3(\FSM_onehot_state_reg_n_0_[3] ),
        .I4(is_read_reg_n_0),
        .O(is_read_i_1_n_0));
  FDRE is_read_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(is_read_i_1_n_0),
        .Q(is_read_reg_n_0),
        .R(rst));
  LUT6 #(
    .INIT(64'h0080FFFF00800000)) 
    is_write_i_1
       (.I0(s_axi_awvalid),
        .I1(s_axi_wvalid),
        .I2(\FSM_onehot_state_reg_n_0_[0] ),
        .I3(s_axi_arvalid),
        .I4(is_write_i_2_n_0),
        .I5(is_write_reg_n_0),
        .O(is_write_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFEAEAEAAAAAAAAA)) 
    is_write_i_2
       (.I0(\FSM_onehot_state_reg_n_0_[0] ),
        .I1(s_axi_rvalid_i_reg_0),
        .I2(s_axi_rready),
        .I3(s_axi_bvalid_i_reg_0),
        .I4(s_axi_bready),
        .I5(\FSM_onehot_state_reg_n_0_[3] ),
        .O(is_write_i_2_n_0));
  FDRE is_write_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(is_write_i_1_n_0),
        .Q(is_write_reg_n_0),
        .R(rst));
  FDRE rst_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(AXI_Bus2IP_Reset),
        .Q(rst),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h75553000)) 
    s_axi_bvalid_i_i_1
       (.I0(s_axi_bready),
        .I1(\state_reg_n_0_[0] ),
        .I2(\state_reg_n_0_[1] ),
        .I3(is_write_reg_0),
        .I4(s_axi_bvalid_i_reg_0),
        .O(s_axi_bvalid_i_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    s_axi_bvalid_i_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_axi_bvalid_i_i_1_n_0),
        .Q(s_axi_bvalid_i_reg_0),
        .R(rst));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \s_axi_rdata_i[0]_i_3 
       (.I0(Tx_fifo_data_0[0]),
        .I1(Q[0]),
        .I2(\s_axi_rdata_i_reg[7]_i_2_0 [0]),
        .I3(Q[1]),
        .I4(Bus2IIC_Addr[5]),
        .I5(\s_axi_rdata_i_reg[0]_i_2_1 ),
        .O(\s_axi_rdata_i[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \s_axi_rdata_i[0]_i_4 
       (.I0(Rc_fifo_data[7]),
        .I1(Q[0]),
        .I2(\s_axi_rdata_i_reg[7]_i_2_1 [0]),
        .I3(Q[1]),
        .I4(Bus2IIC_Addr[5]),
        .I5(\s_axi_rdata_i_reg[0]_i_2_0 ),
        .O(\s_axi_rdata_i[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEEEFFFFFFFEF)) 
    \s_axi_rdata_i[1]_i_2 
       (.I0(Bus2IIC_Addr[5]),
        .I1(Bus2IIC_Addr[6]),
        .I2(\s_axi_rdata_i[7]_i_6_0 [0]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(\s_axi_rdata_i_reg[1]_0 ),
        .O(\s_axi_rdata_i[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00C00FA000C000A0)) 
    \s_axi_rdata_i[1]_i_3 
       (.I0(Tx_fifo_data_0[1]),
        .I1(\s_axi_rdata_i_reg[7]_i_2_0 [1]),
        .I2(Bus2IIC_Addr[5]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\s_axi_rdata_i[7]_i_6_1 [0]),
        .O(\s_axi_rdata_i[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF22200020)) 
    \s_axi_rdata_i[1]_i_4 
       (.I0(Bus2IIC_Addr[5]),
        .I1(Q[1]),
        .I2(Rc_fifo_data[6]),
        .I3(Q[0]),
        .I4(\s_axi_rdata_i_reg[7]_i_2_1 [1]),
        .I5(\s_axi_rdata_i[1]_i_6_n_0 ),
        .O(\s_axi_rdata_i[1]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \s_axi_rdata_i[1]_i_6 
       (.I0(Bus2IIC_Addr[5]),
        .I1(\s_axi_rdata_i[7]_i_7_0 [0]),
        .I2(Q[1]),
        .I3(\s_axi_rdata_i[6]_i_4_0 [0]),
        .I4(Q[0]),
        .O(\s_axi_rdata_i[1]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hABFBFFFFABFB0000)) 
    \s_axi_rdata_i[2]_i_3 
       (.I0(Q[1]),
        .I1(Tx_fifo_data_0[2]),
        .I2(Q[0]),
        .I3(\s_axi_rdata_i_reg[7]_i_2_0 [2]),
        .I4(Bus2IIC_Addr[5]),
        .I5(\s_axi_rdata_i_reg[2]_i_2_0 ),
        .O(\s_axi_rdata_i[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hABFBFFFFABFB0000)) 
    \s_axi_rdata_i[2]_i_4 
       (.I0(Q[1]),
        .I1(Rc_fifo_data[5]),
        .I2(Q[0]),
        .I3(\s_axi_rdata_i_reg[7]_i_2_1 [2]),
        .I4(Bus2IIC_Addr[5]),
        .I5(\s_axi_rdata_i[2]_i_6_n_0 ),
        .O(\s_axi_rdata_i[2]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hABFB)) 
    \s_axi_rdata_i[2]_i_6 
       (.I0(Q[0]),
        .I1(\s_axi_rdata_i[6]_i_4_0 [1]),
        .I2(Q[1]),
        .I3(\s_axi_rdata_i[7]_i_7_0 [1]),
        .O(\s_axi_rdata_i[2]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0404040000000400)) 
    \s_axi_rdata_i[3]_i_4 
       (.I0(Q[1]),
        .I1(Bus2IIC_Addr[5]),
        .I2(Bus2IIC_Addr[6]),
        .I3(Tx_fifo_data_0[3]),
        .I4(Q[0]),
        .I5(\s_axi_rdata_i_reg[7]_i_2_0 [3]),
        .O(\s_axi_rdata_i[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hABFBFFFFABFB0000)) 
    \s_axi_rdata_i[3]_i_5 
       (.I0(Q[1]),
        .I1(Rc_fifo_data[4]),
        .I2(Q[0]),
        .I3(\s_axi_rdata_i_reg[7]_i_2_1 [3]),
        .I4(Bus2IIC_Addr[5]),
        .I5(\s_axi_rdata_i[3]_i_6_n_0 ),
        .O(\s_axi_rdata_i[3]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hABFB)) 
    \s_axi_rdata_i[3]_i_6 
       (.I0(Q[0]),
        .I1(\s_axi_rdata_i[6]_i_4_0 [2]),
        .I2(Q[1]),
        .I3(\s_axi_rdata_i[7]_i_7_0 [2]),
        .O(\s_axi_rdata_i[3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hABFBFFFFABFB0000)) 
    \s_axi_rdata_i[4]_i_3 
       (.I0(Q[1]),
        .I1(Tx_fifo_data_0[4]),
        .I2(Q[0]),
        .I3(\s_axi_rdata_i_reg[7]_i_2_0 [4]),
        .I4(Bus2IIC_Addr[5]),
        .I5(\s_axi_rdata_i[4]_i_5_n_0 ),
        .O(\s_axi_rdata_i[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hABFBFFFFABFB0000)) 
    \s_axi_rdata_i[4]_i_4 
       (.I0(Q[1]),
        .I1(Rc_fifo_data[3]),
        .I2(Q[0]),
        .I3(\s_axi_rdata_i_reg[7]_i_2_1 [4]),
        .I4(Bus2IIC_Addr[5]),
        .I5(\s_axi_rdata_i[4]_i_6_n_0 ),
        .O(\s_axi_rdata_i[4]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hABFB)) 
    \s_axi_rdata_i[4]_i_5 
       (.I0(Q[0]),
        .I1(\s_axi_rdata_i[7]_i_6_0 [2]),
        .I2(Q[1]),
        .I3(\s_axi_rdata_i[7]_i_6_1 [1]),
        .O(\s_axi_rdata_i[4]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hABFB)) 
    \s_axi_rdata_i[4]_i_6 
       (.I0(Q[0]),
        .I1(\s_axi_rdata_i[6]_i_4_0 [3]),
        .I2(Q[1]),
        .I3(\s_axi_rdata_i[7]_i_7_0 [3]),
        .O(\s_axi_rdata_i[4]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hABFBFFFFABFB0000)) 
    \s_axi_rdata_i[5]_i_3 
       (.I0(Q[1]),
        .I1(Tx_fifo_data_0[5]),
        .I2(Q[0]),
        .I3(\s_axi_rdata_i_reg[7]_i_2_0 [5]),
        .I4(Bus2IIC_Addr[5]),
        .I5(\s_axi_rdata_i[5]_i_5_n_0 ),
        .O(\s_axi_rdata_i[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hABFBFFFFABFB0000)) 
    \s_axi_rdata_i[5]_i_4 
       (.I0(Q[1]),
        .I1(Rc_fifo_data[2]),
        .I2(Q[0]),
        .I3(\s_axi_rdata_i_reg[7]_i_2_1 [5]),
        .I4(Bus2IIC_Addr[5]),
        .I5(\s_axi_rdata_i[5]_i_6_n_0 ),
        .O(\s_axi_rdata_i[5]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hABFB)) 
    \s_axi_rdata_i[5]_i_5 
       (.I0(Q[0]),
        .I1(\s_axi_rdata_i[7]_i_6_0 [3]),
        .I2(Q[1]),
        .I3(\s_axi_rdata_i[7]_i_6_1 [2]),
        .O(\s_axi_rdata_i[5]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hABFB)) 
    \s_axi_rdata_i[5]_i_6 
       (.I0(Q[0]),
        .I1(\s_axi_rdata_i[6]_i_4_0 [4]),
        .I2(Q[1]),
        .I3(\s_axi_rdata_i[7]_i_7_0 [4]),
        .O(\s_axi_rdata_i[5]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hABFBFFFFABFB0000)) 
    \s_axi_rdata_i[6]_i_3 
       (.I0(Q[1]),
        .I1(Tx_fifo_data_0[6]),
        .I2(Q[0]),
        .I3(\s_axi_rdata_i_reg[7]_i_2_0 [6]),
        .I4(Bus2IIC_Addr[5]),
        .I5(\s_axi_rdata_i[6]_i_5_n_0 ),
        .O(\s_axi_rdata_i[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hABFBFFFFABFB0000)) 
    \s_axi_rdata_i[6]_i_4 
       (.I0(Q[1]),
        .I1(Rc_fifo_data[1]),
        .I2(Q[0]),
        .I3(\s_axi_rdata_i_reg[7]_i_2_1 [6]),
        .I4(Bus2IIC_Addr[5]),
        .I5(\s_axi_rdata_i[6]_i_6_n_0 ),
        .O(\s_axi_rdata_i[6]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hABFB)) 
    \s_axi_rdata_i[6]_i_5 
       (.I0(Q[0]),
        .I1(\s_axi_rdata_i[7]_i_6_0 [4]),
        .I2(Q[1]),
        .I3(\s_axi_rdata_i[7]_i_6_1 [3]),
        .O(\s_axi_rdata_i[6]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hABFB)) 
    \s_axi_rdata_i[6]_i_6 
       (.I0(Q[0]),
        .I1(\s_axi_rdata_i[6]_i_4_0 [5]),
        .I2(Q[1]),
        .I3(\s_axi_rdata_i[7]_i_7_0 [5]),
        .O(\s_axi_rdata_i[6]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hABFB)) 
    \s_axi_rdata_i[7]_i_10 
       (.I0(Q[0]),
        .I1(Dtre),
        .I2(Q[1]),
        .I3(\s_axi_rdata_i[7]_i_7_0 [6]),
        .O(\s_axi_rdata_i[7]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hABFBFFFFABFB0000)) 
    \s_axi_rdata_i[7]_i_6 
       (.I0(Q[1]),
        .I1(Tx_fifo_data_0[7]),
        .I2(Q[0]),
        .I3(\s_axi_rdata_i_reg[7]_i_2_0 [7]),
        .I4(Bus2IIC_Addr[5]),
        .I5(\s_axi_rdata_i[7]_i_9_n_0 ),
        .O(\s_axi_rdata_i[7]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hABFBFFFFABFB0000)) 
    \s_axi_rdata_i[7]_i_7 
       (.I0(Q[1]),
        .I1(Rc_fifo_data[0]),
        .I2(Q[0]),
        .I3(\s_axi_rdata_i_reg[7]_i_2_1 [7]),
        .I4(Bus2IIC_Addr[5]),
        .I5(\s_axi_rdata_i[7]_i_10_n_0 ),
        .O(\s_axi_rdata_i[7]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hABFB)) 
    \s_axi_rdata_i[7]_i_9 
       (.I0(Q[0]),
        .I1(\s_axi_rdata_i[7]_i_6_0 [5]),
        .I2(Q[1]),
        .I3(\s_axi_rdata_i[7]_i_6_1 [4]),
        .O(\s_axi_rdata_i[7]_i_9_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[0] 
       (.C(s_axi_aclk),
        .CE(s_axi_rresp_i),
        .D(AXI_IP2Bus_Data[31]),
        .Q(s_axi_rdata[0]),
        .R(rst));
  MUXF7 \s_axi_rdata_i_reg[0]_i_2 
       (.I0(\s_axi_rdata_i[0]_i_3_n_0 ),
        .I1(\s_axi_rdata_i[0]_i_4_n_0 ),
        .O(\s_axi_rdata_i_reg[0]_i_2_n_0 ),
        .S(Bus2IIC_Addr[6]));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[1] 
       (.C(s_axi_aclk),
        .CE(s_axi_rresp_i),
        .D(AXI_IP2Bus_Data[30]),
        .Q(s_axi_rdata[1]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[2] 
       (.C(s_axi_aclk),
        .CE(s_axi_rresp_i),
        .D(AXI_IP2Bus_Data[29]),
        .Q(s_axi_rdata[2]),
        .R(rst));
  MUXF7 \s_axi_rdata_i_reg[2]_i_2 
       (.I0(\s_axi_rdata_i[2]_i_3_n_0 ),
        .I1(\s_axi_rdata_i[2]_i_4_n_0 ),
        .O(\s_axi_rdata_i_reg[2]_i_2_n_0 ),
        .S(Bus2IIC_Addr[6]));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[3] 
       (.C(s_axi_aclk),
        .CE(s_axi_rresp_i),
        .D(AXI_IP2Bus_Data[28]),
        .Q(s_axi_rdata[3]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[4] 
       (.C(s_axi_aclk),
        .CE(s_axi_rresp_i),
        .D(AXI_IP2Bus_Data[27]),
        .Q(s_axi_rdata[4]),
        .R(rst));
  MUXF7 \s_axi_rdata_i_reg[4]_i_2 
       (.I0(\s_axi_rdata_i[4]_i_3_n_0 ),
        .I1(\s_axi_rdata_i[4]_i_4_n_0 ),
        .O(\s_axi_rdata_i_reg[4]_i_2_n_0 ),
        .S(Bus2IIC_Addr[6]));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[5] 
       (.C(s_axi_aclk),
        .CE(s_axi_rresp_i),
        .D(AXI_IP2Bus_Data[26]),
        .Q(s_axi_rdata[5]),
        .R(rst));
  MUXF7 \s_axi_rdata_i_reg[5]_i_2 
       (.I0(\s_axi_rdata_i[5]_i_3_n_0 ),
        .I1(\s_axi_rdata_i[5]_i_4_n_0 ),
        .O(\s_axi_rdata_i_reg[5]_i_2_n_0 ),
        .S(Bus2IIC_Addr[6]));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[6] 
       (.C(s_axi_aclk),
        .CE(s_axi_rresp_i),
        .D(AXI_IP2Bus_Data[25]),
        .Q(s_axi_rdata[6]),
        .R(rst));
  MUXF7 \s_axi_rdata_i_reg[6]_i_2 
       (.I0(\s_axi_rdata_i[6]_i_3_n_0 ),
        .I1(\s_axi_rdata_i[6]_i_4_n_0 ),
        .O(\s_axi_rdata_i_reg[6]_i_2_n_0 ),
        .S(Bus2IIC_Addr[6]));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[7] 
       (.C(s_axi_aclk),
        .CE(s_axi_rresp_i),
        .D(AXI_IP2Bus_Data[24]),
        .Q(s_axi_rdata[7]),
        .R(rst));
  MUXF7 \s_axi_rdata_i_reg[7]_i_2 
       (.I0(\s_axi_rdata_i[7]_i_6_n_0 ),
        .I1(\s_axi_rdata_i[7]_i_7_n_0 ),
        .O(\s_axi_rdata_i_reg[7]_i_2_n_0 ),
        .S(Bus2IIC_Addr[6]));
  LUT5 #(
    .INIT(32'h75553000)) 
    s_axi_rvalid_i_i_1
       (.I0(s_axi_rready),
        .I1(\state_reg_n_0_[1] ),
        .I2(\state_reg_n_0_[0] ),
        .I3(is_read_reg_0),
        .I4(s_axi_rvalid_i_reg_0),
        .O(s_axi_rvalid_i_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    s_axi_rvalid_i_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_axi_rvalid_i_i_1_n_0),
        .Q(s_axi_rvalid_i_reg_0),
        .R(rst));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT5 #(
    .INIT(32'h00000F08)) 
    start2_i_1
       (.I0(s_axi_wvalid),
        .I1(s_axi_awvalid),
        .I2(\state_reg_n_0_[0] ),
        .I3(s_axi_arvalid),
        .I4(\state_reg_n_0_[1] ),
        .O(start2_i_1_n_0));
  FDRE start2_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(start2_i_1_n_0),
        .Q(start2),
        .R(rst));
  LUT5 #(
    .INIT(32'h3FBB3F88)) 
    \state[0]_i_1 
       (.I0(is_write_reg_0),
        .I1(\state_reg_n_0_[1] ),
        .I2(\FSM_onehot_state[3]_i_2_n_0 ),
        .I3(\state_reg_n_0_[0] ),
        .I4(s_axi_arvalid),
        .O(\state[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0FFFA3A30FFFA0A0)) 
    \state[1]_i_1 
       (.I0(is_read_reg_0),
        .I1(s_axi_arvalid),
        .I2(\state_reg_n_0_[0] ),
        .I3(\FSM_onehot_state[3]_i_2_n_0 ),
        .I4(\state_reg_n_0_[1] ),
        .I5(\state[1]_i_2_n_0 ),
        .O(\state[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \state[1]_i_2 
       (.I0(s_axi_wvalid),
        .I1(s_axi_awvalid),
        .O(\state[1]_i_2_n_0 ));
  FDRE \state_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\state[0]_i_1_n_0 ),
        .Q(\state_reg_n_0_[0] ),
        .R(rst));
  FDRE \state_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\state[1]_i_1_n_0 ),
        .Q(\state_reg_n_0_[1] ),
        .R(rst));
endmodule

(* ORIG_REF_NAME = "soft_reset" *) 
module zxnexys_zxrtc_0_0_soft_reset
   (sw_rst_cond_d1,
    AXI_Bus2IP_Reset,
    \RESET_FLOPS[3].RST_FLOPS_0 ,
    \RESET_FLOPS[3].RST_FLOPS_1 ,
    ctrlFifoDin,
    Bus2IIC_Reset,
    sw_rst_cond,
    s_axi_aclk,
    reset_trig0,
    s_axi_aresetn,
    Msms_set,
    \RD_FIFO_CNTRL.ro_prev_i_reg ,
    s_axi_wdata,
    Tx_fifo_rst);
  output sw_rst_cond_d1;
  output AXI_Bus2IP_Reset;
  output \RESET_FLOPS[3].RST_FLOPS_0 ;
  output \RESET_FLOPS[3].RST_FLOPS_1 ;
  output [0:1]ctrlFifoDin;
  output Bus2IIC_Reset;
  input sw_rst_cond;
  input s_axi_aclk;
  input reset_trig0;
  input s_axi_aresetn;
  input Msms_set;
  input \RD_FIFO_CNTRL.ro_prev_i_reg ;
  input [1:0]s_axi_wdata;
  input Tx_fifo_rst;

  wire AXI_Bus2IP_Reset;
  wire Bus2IIC_Reset;
  wire Msms_set;
  wire \RD_FIFO_CNTRL.ro_prev_i_reg ;
  wire \RESET_FLOPS[1].RST_FLOPS_i_1_n_0 ;
  wire \RESET_FLOPS[2].RST_FLOPS_i_1_n_0 ;
  wire \RESET_FLOPS[3].RST_FLOPS_0 ;
  wire \RESET_FLOPS[3].RST_FLOPS_1 ;
  wire \RESET_FLOPS[3].RST_FLOPS_i_1_n_0 ;
  wire S;
  wire Tx_fifo_rst;
  wire [0:1]ctrlFifoDin;
  wire [1:3]flop_q_chain;
  wire reset_trig0;
  wire s_axi_aclk;
  wire s_axi_aresetn;
  wire [1:0]s_axi_wdata;
  wire sw_rst_cond;
  wire sw_rst_cond_d1;

  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    \FIFO_RAM[0].SRL16E_I_i_1 
       (.I0(s_axi_wdata[1]),
        .I1(\RESET_FLOPS[3].RST_FLOPS_0 ),
        .I2(s_axi_aresetn),
        .I3(Tx_fifo_rst),
        .O(ctrlFifoDin[0]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    \FIFO_RAM[1].SRL16E_I_i_1 
       (.I0(s_axi_wdata[0]),
        .I1(\RESET_FLOPS[3].RST_FLOPS_0 ),
        .I2(s_axi_aresetn),
        .I3(Tx_fifo_rst),
        .O(ctrlFifoDin[1]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \RD_FIFO_CNTRL.ro_prev_i_i_1 
       (.I0(\RESET_FLOPS[3].RST_FLOPS_0 ),
        .I1(s_axi_aresetn),
        .I2(Msms_set),
        .I3(\RD_FIFO_CNTRL.ro_prev_i_reg ),
        .O(\RESET_FLOPS[3].RST_FLOPS_1 ));
  (* IS_CE_INVERTED = "1'b0" *) 
  (* IS_S_INVERTED = "1'b0" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \RESET_FLOPS[0].RST_FLOPS 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(S),
        .Q(flop_q_chain[1]),
        .R(AXI_Bus2IP_Reset));
  (* IS_CE_INVERTED = "1'b0" *) 
  (* IS_S_INVERTED = "1'b0" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \RESET_FLOPS[1].RST_FLOPS 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\RESET_FLOPS[1].RST_FLOPS_i_1_n_0 ),
        .Q(flop_q_chain[2]),
        .R(AXI_Bus2IP_Reset));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \RESET_FLOPS[1].RST_FLOPS_i_1 
       (.I0(S),
        .I1(flop_q_chain[1]),
        .O(\RESET_FLOPS[1].RST_FLOPS_i_1_n_0 ));
  (* IS_CE_INVERTED = "1'b0" *) 
  (* IS_S_INVERTED = "1'b0" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \RESET_FLOPS[2].RST_FLOPS 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\RESET_FLOPS[2].RST_FLOPS_i_1_n_0 ),
        .Q(flop_q_chain[3]),
        .R(AXI_Bus2IP_Reset));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \RESET_FLOPS[2].RST_FLOPS_i_1 
       (.I0(S),
        .I1(flop_q_chain[2]),
        .O(\RESET_FLOPS[2].RST_FLOPS_i_1_n_0 ));
  (* IS_CE_INVERTED = "1'b0" *) 
  (* IS_S_INVERTED = "1'b0" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \RESET_FLOPS[3].RST_FLOPS 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\RESET_FLOPS[3].RST_FLOPS_i_1_n_0 ),
        .Q(\RESET_FLOPS[3].RST_FLOPS_0 ),
        .R(AXI_Bus2IP_Reset));
  LUT2 #(
    .INIT(4'hE)) 
    \RESET_FLOPS[3].RST_FLOPS_i_1 
       (.I0(S),
        .I1(flop_q_chain[3]),
        .O(\RESET_FLOPS[3].RST_FLOPS_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \ip_irpt_enable_reg[7]_i_1 
       (.I0(\RESET_FLOPS[3].RST_FLOPS_0 ),
        .I1(s_axi_aresetn),
        .O(Bus2IIC_Reset));
  FDRE reset_trig_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(reset_trig0),
        .Q(S),
        .R(AXI_Bus2IP_Reset));
  LUT1 #(
    .INIT(2'h1)) 
    rst_i_1
       (.I0(s_axi_aresetn),
        .O(AXI_Bus2IP_Reset));
  FDRE sw_rst_cond_d1_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(sw_rst_cond),
        .Q(sw_rst_cond_d1),
        .R(AXI_Bus2IP_Reset));
endmodule

(* ORIG_REF_NAME = "upcnt_n" *) 
module zxnexys_zxrtc_0_0_upcnt_n
   (Q,
    S,
    \q_int_reg[0]_0 ,
    \FSM_onehot_scl_state_reg[1] ,
    E,
    D,
    DI,
    \q_int_reg[1]_0 ,
    \q_int_reg[0]_1 ,
    \q_int_reg[2]_0 ,
    \FSM_onehot_scl_state_reg[0] ,
    \FSM_onehot_scl_state_reg[0]_0 ,
    CO,
    \FSM_onehot_scl_state_reg[1]_0 ,
    \FSM_onehot_scl_state_reg[1]_1 ,
    \FSM_onehot_scl_state_reg[1]_2 ,
    \FSM_onehot_scl_state_reg[2] ,
    arb_lost,
    scndry_out,
    \q_int_reg[0]_2 ,
    \FSM_onehot_scl_state_reg[2]_0 ,
    \FSM_onehot_scl_state_reg[2]_1 ,
    \q_int_reg[0]_3 ,
    stop_scl_reg,
    \q_int_reg[0]_4 ,
    \q_int_reg[0]_5 ,
    \q_int_reg[0]_6 ,
    \q_int_reg[0]_7 ,
    s_axi_aclk);
  output [8:0]Q;
  output [2:0]S;
  output [2:0]\q_int_reg[0]_0 ;
  output \FSM_onehot_scl_state_reg[1] ;
  output [0:0]E;
  output [1:0]D;
  output [2:0]DI;
  output [3:0]\q_int_reg[1]_0 ;
  output [0:0]\q_int_reg[0]_1 ;
  output [2:0]\q_int_reg[2]_0 ;
  input [9:0]\FSM_onehot_scl_state_reg[0] ;
  input \FSM_onehot_scl_state_reg[0]_0 ;
  input [0:0]CO;
  input \FSM_onehot_scl_state_reg[1]_0 ;
  input \FSM_onehot_scl_state_reg[1]_1 ;
  input \FSM_onehot_scl_state_reg[1]_2 ;
  input \FSM_onehot_scl_state_reg[2] ;
  input arb_lost;
  input scndry_out;
  input [0:0]\q_int_reg[0]_2 ;
  input \FSM_onehot_scl_state_reg[2]_0 ;
  input [0:0]\FSM_onehot_scl_state_reg[2]_1 ;
  input [0:0]\q_int_reg[0]_3 ;
  input stop_scl_reg;
  input [0:0]\q_int_reg[0]_4 ;
  input [0:0]\q_int_reg[0]_5 ;
  input [0:0]\q_int_reg[0]_6 ;
  input \q_int_reg[0]_7 ;
  input s_axi_aclk;

  wire [0:0]CO;
  wire [1:0]D;
  wire [2:0]DI;
  wire [0:0]E;
  wire \FSM_onehot_scl_state[2]_i_3_n_0 ;
  wire \FSM_onehot_scl_state[9]_i_5_n_0 ;
  wire [9:0]\FSM_onehot_scl_state_reg[0] ;
  wire \FSM_onehot_scl_state_reg[0]_0 ;
  wire \FSM_onehot_scl_state_reg[1] ;
  wire \FSM_onehot_scl_state_reg[1]_0 ;
  wire \FSM_onehot_scl_state_reg[1]_1 ;
  wire \FSM_onehot_scl_state_reg[1]_2 ;
  wire \FSM_onehot_scl_state_reg[2] ;
  wire \FSM_onehot_scl_state_reg[2]_0 ;
  wire [0:0]\FSM_onehot_scl_state_reg[2]_1 ;
  wire [8:0]Q;
  wire [2:0]S;
  wire arb_lost;
  wire [8:0]p_0_in;
  wire \q_int[0]_i_1__0_n_0 ;
  wire \q_int[0]_i_4_n_0 ;
  wire \q_int[0]_i_5__0_n_0 ;
  wire \q_int[0]_i_6_n_0 ;
  wire \q_int[0]_i_7_n_0 ;
  wire \q_int[1]_i_2_n_0 ;
  wire \q_int[2]_i_2_n_0 ;
  wire \q_int[3]_i_2_n_0 ;
  wire \q_int[4]_i_2_n_0 ;
  wire \q_int[5]_i_2_n_0 ;
  wire \q_int[6]_i_2_n_0 ;
  wire [2:0]\q_int_reg[0]_0 ;
  wire [0:0]\q_int_reg[0]_1 ;
  wire [0:0]\q_int_reg[0]_2 ;
  wire [0:0]\q_int_reg[0]_3 ;
  wire [0:0]\q_int_reg[0]_4 ;
  wire [0:0]\q_int_reg[0]_5 ;
  wire [0:0]\q_int_reg[0]_6 ;
  wire \q_int_reg[0]_7 ;
  wire [3:0]\q_int_reg[1]_0 ;
  wire [2:0]\q_int_reg[2]_0 ;
  wire s_axi_aclk;
  wire scndry_out;
  wire stop_scl_reg;

  LUT6 #(
    .INIT(64'h4F4444444F444F44)) 
    \FSM_onehot_scl_state[1]_i_1 
       (.I0(CO),
        .I1(\FSM_onehot_scl_state_reg[0] [1]),
        .I2(\FSM_onehot_scl_state_reg[1]_0 ),
        .I3(\FSM_onehot_scl_state_reg[1]_1 ),
        .I4(\FSM_onehot_scl_state[2]_i_3_n_0 ),
        .I5(\FSM_onehot_scl_state_reg[1]_2 ),
        .O(D[0]));
  LUT5 #(
    .INIT(32'hFFFF1511)) 
    \FSM_onehot_scl_state[2]_i_1 
       (.I0(\FSM_onehot_scl_state_reg[1]_0 ),
        .I1(\FSM_onehot_scl_state_reg[1]_1 ),
        .I2(\FSM_onehot_scl_state[2]_i_3_n_0 ),
        .I3(\FSM_onehot_scl_state_reg[1]_2 ),
        .I4(\FSM_onehot_scl_state_reg[2] ),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hEEFEEEFEFFFFEEFE)) 
    \FSM_onehot_scl_state[2]_i_3 
       (.I0(\FSM_onehot_scl_state_reg[2]_0 ),
        .I1(\FSM_onehot_scl_state_reg[0] [5]),
        .I2(\FSM_onehot_scl_state_reg[0] [0]),
        .I3(\FSM_onehot_scl_state_reg[2]_1 ),
        .I4(\FSM_onehot_scl_state_reg[0] [1]),
        .I5(CO),
        .O(\FSM_onehot_scl_state[2]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT5 #(
    .INIT(32'hFFFEFFFF)) 
    \FSM_onehot_scl_state[9]_i_2 
       (.I0(\FSM_onehot_scl_state_reg[0]_0 ),
        .I1(\FSM_onehot_scl_state_reg[0] [1]),
        .I2(\FSM_onehot_scl_state_reg[0] [4]),
        .I3(\FSM_onehot_scl_state_reg[0] [9]),
        .I4(\FSM_onehot_scl_state[9]_i_5_n_0 ),
        .O(E));
  LUT6 #(
    .INIT(64'h555557F7FFFF57F7)) 
    \FSM_onehot_scl_state[9]_i_5 
       (.I0(\FSM_onehot_scl_state_reg[0] [7]),
        .I1(\q_int_reg[0]_3 ),
        .I2(stop_scl_reg),
        .I3(\q_int_reg[0]_4 ),
        .I4(\q_int_reg[0]_5 ),
        .I5(\q_int_reg[0]_6 ),
        .O(\FSM_onehot_scl_state[9]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h04)) 
    clk_cnt_en1_carry_i_1
       (.I0(Q[6]),
        .I1(Q[7]),
        .I2(Q[8]),
        .O(\q_int_reg[2]_0 [2]));
  LUT3 #(
    .INIT(8'h01)) 
    clk_cnt_en1_carry_i_2
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[3]),
        .O(\q_int_reg[2]_0 [1]));
  LUT3 #(
    .INIT(8'h08)) 
    clk_cnt_en1_carry_i_3
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(\q_int_reg[2]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_1
       (.I0(Q[8]),
        .O(\q_int_reg[0]_1 ));
  LUT2 #(
    .INIT(4'h8)) 
    i__carry_i_1
       (.I0(Q[6]),
        .I1(Q[7]),
        .O(DI[2]));
  LUT3 #(
    .INIT(8'h04)) 
    i__carry_i_1__3
       (.I0(Q[8]),
        .I1(Q[6]),
        .I2(Q[7]),
        .O(\q_int_reg[0]_0 [2]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry_i_2
       (.I0(Q[3]),
        .I1(Q[5]),
        .I2(Q[4]),
        .O(\q_int_reg[0]_0 [1]));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry_i_2__0
       (.I0(Q[5]),
        .I1(Q[4]),
        .O(DI[1]));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry_i_3__1
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(DI[0]));
  LUT3 #(
    .INIT(8'h01)) 
    i__carry_i_3__2
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\q_int_reg[0]_0 [0]));
  LUT2 #(
    .INIT(4'h2)) 
    i__carry_i_4
       (.I0(Q[7]),
        .I1(Q[6]),
        .O(\q_int_reg[1]_0 [3]));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry_i_5
       (.I0(Q[4]),
        .I1(Q[5]),
        .O(\q_int_reg[1]_0 [2]));
  LUT2 #(
    .INIT(4'h8)) 
    i__carry_i_6
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(\q_int_reg[1]_0 [1]));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry_i_7
       (.I0(Q[1]),
        .I1(Q[0]),
        .O(\q_int_reg[1]_0 [0]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \q_int[0]_i_1__0 
       (.I0(\FSM_onehot_scl_state_reg[1] ),
        .I1(\FSM_onehot_scl_state_reg[0] [5]),
        .I2(\FSM_onehot_scl_state_reg[0] [0]),
        .I3(\FSM_onehot_scl_state_reg[0] [7]),
        .I4(\FSM_onehot_scl_state_reg[0] [3]),
        .I5(\q_int[0]_i_4_n_0 ),
        .O(\q_int[0]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h00001110)) 
    \q_int[0]_i_2 
       (.I0(\q_int[0]_i_5__0_n_0 ),
        .I1(\q_int[0]_i_6_n_0 ),
        .I2(arb_lost),
        .I3(\FSM_onehot_scl_state[9]_i_5_n_0 ),
        .I4(\q_int[0]_i_7_n_0 ),
        .O(p_0_in[8]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \q_int[0]_i_3__0 
       (.I0(\FSM_onehot_scl_state_reg[0] [1]),
        .I1(\FSM_onehot_scl_state_reg[0] [4]),
        .I2(\FSM_onehot_scl_state_reg[0] [9]),
        .O(\FSM_onehot_scl_state_reg[1] ));
  LUT3 #(
    .INIT(8'hFE)) 
    \q_int[0]_i_4 
       (.I0(\FSM_onehot_scl_state_reg[0] [2]),
        .I1(\FSM_onehot_scl_state_reg[0] [8]),
        .I2(\FSM_onehot_scl_state_reg[0] [6]),
        .O(\q_int[0]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \q_int[0]_i_5__0 
       (.I0(\FSM_onehot_scl_state_reg[0] [0]),
        .I1(\FSM_onehot_scl_state_reg[2]_1 ),
        .I2(\FSM_onehot_scl_state_reg[1]_1 ),
        .O(\q_int[0]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFEFEFEFEFE)) 
    \q_int[0]_i_6 
       (.I0(\FSM_onehot_scl_state_reg[0] [6]),
        .I1(\FSM_onehot_scl_state_reg[0] [8]),
        .I2(\FSM_onehot_scl_state_reg[0] [2]),
        .I3(scndry_out),
        .I4(\q_int_reg[0]_2 ),
        .I5(\FSM_onehot_scl_state_reg[0] [4]),
        .O(\q_int[0]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT4 #(
    .INIT(16'h9555)) 
    \q_int[0]_i_7 
       (.I0(Q[8]),
        .I1(Q[6]),
        .I2(Q[7]),
        .I3(\q_int[2]_i_2_n_0 ),
        .O(\q_int[0]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h00001110)) 
    \q_int[1]_i_1 
       (.I0(\q_int[0]_i_5__0_n_0 ),
        .I1(\q_int[0]_i_6_n_0 ),
        .I2(arb_lost),
        .I3(\FSM_onehot_scl_state[9]_i_5_n_0 ),
        .I4(\q_int[1]_i_2_n_0 ),
        .O(p_0_in[7]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'h95)) 
    \q_int[1]_i_2 
       (.I0(Q[7]),
        .I1(Q[6]),
        .I2(\q_int[2]_i_2_n_0 ),
        .O(\q_int[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000111011100000)) 
    \q_int[2]_i_1 
       (.I0(\q_int[0]_i_5__0_n_0 ),
        .I1(\q_int[0]_i_6_n_0 ),
        .I2(arb_lost),
        .I3(\FSM_onehot_scl_state[9]_i_5_n_0 ),
        .I4(\q_int[2]_i_2_n_0 ),
        .I5(Q[6]),
        .O(p_0_in[6]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \q_int[2]_i_2 
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[5]),
        .I5(Q[4]),
        .O(\q_int[2]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00001110)) 
    \q_int[3]_i_1 
       (.I0(\q_int[0]_i_5__0_n_0 ),
        .I1(\q_int[0]_i_6_n_0 ),
        .I2(arb_lost),
        .I3(\FSM_onehot_scl_state[9]_i_5_n_0 ),
        .I4(\q_int[3]_i_2_n_0 ),
        .O(p_0_in[5]));
  LUT6 #(
    .INIT(64'h9555555555555555)) 
    \q_int[3]_i_2 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[3]),
        .I5(Q[2]),
        .O(\q_int[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h1110000000001110)) 
    \q_int[4]_i_1__0 
       (.I0(\q_int[0]_i_5__0_n_0 ),
        .I1(\q_int[0]_i_6_n_0 ),
        .I2(arb_lost),
        .I3(\FSM_onehot_scl_state[9]_i_5_n_0 ),
        .I4(\q_int[4]_i_2_n_0 ),
        .I5(Q[4]),
        .O(p_0_in[4]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \q_int[4]_i_2 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[3]),
        .I3(Q[2]),
        .O(\q_int[4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00001110)) 
    \q_int[5]_i_1__0 
       (.I0(\q_int[0]_i_5__0_n_0 ),
        .I1(\q_int[0]_i_6_n_0 ),
        .I2(arb_lost),
        .I3(\FSM_onehot_scl_state[9]_i_5_n_0 ),
        .I4(\q_int[5]_i_2_n_0 ),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT4 #(
    .INIT(16'h9555)) 
    \q_int[5]_i_2 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .O(\q_int[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h1110000000001110)) 
    \q_int[6]_i_1__0 
       (.I0(\q_int[0]_i_5__0_n_0 ),
        .I1(\q_int[0]_i_6_n_0 ),
        .I2(arb_lost),
        .I3(\FSM_onehot_scl_state[9]_i_5_n_0 ),
        .I4(\q_int[6]_i_2_n_0 ),
        .I5(Q[2]),
        .O(p_0_in[2]));
  LUT2 #(
    .INIT(4'h7)) 
    \q_int[6]_i_2 
       (.I0(Q[1]),
        .I1(Q[0]),
        .O(\q_int[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000111011100000)) 
    \q_int[7]_i_1__0 
       (.I0(\q_int[0]_i_5__0_n_0 ),
        .I1(\q_int[0]_i_6_n_0 ),
        .I2(arb_lost),
        .I3(\FSM_onehot_scl_state[9]_i_5_n_0 ),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(p_0_in[1]));
  LUT5 #(
    .INIT(32'h00001110)) 
    \q_int[8]_i_1__0 
       (.I0(\q_int[0]_i_5__0_n_0 ),
        .I1(\q_int[0]_i_6_n_0 ),
        .I2(arb_lost),
        .I3(\FSM_onehot_scl_state[9]_i_5_n_0 ),
        .I4(Q[0]),
        .O(p_0_in[0]));
  FDRE \q_int_reg[0] 
       (.C(s_axi_aclk),
        .CE(\q_int[0]_i_1__0_n_0 ),
        .D(p_0_in[8]),
        .Q(Q[8]),
        .R(\q_int_reg[0]_7 ));
  FDRE \q_int_reg[1] 
       (.C(s_axi_aclk),
        .CE(\q_int[0]_i_1__0_n_0 ),
        .D(p_0_in[7]),
        .Q(Q[7]),
        .R(\q_int_reg[0]_7 ));
  FDRE \q_int_reg[2] 
       (.C(s_axi_aclk),
        .CE(\q_int[0]_i_1__0_n_0 ),
        .D(p_0_in[6]),
        .Q(Q[6]),
        .R(\q_int_reg[0]_7 ));
  FDRE \q_int_reg[3] 
       (.C(s_axi_aclk),
        .CE(\q_int[0]_i_1__0_n_0 ),
        .D(p_0_in[5]),
        .Q(Q[5]),
        .R(\q_int_reg[0]_7 ));
  FDRE \q_int_reg[4] 
       (.C(s_axi_aclk),
        .CE(\q_int[0]_i_1__0_n_0 ),
        .D(p_0_in[4]),
        .Q(Q[4]),
        .R(\q_int_reg[0]_7 ));
  FDRE \q_int_reg[5] 
       (.C(s_axi_aclk),
        .CE(\q_int[0]_i_1__0_n_0 ),
        .D(p_0_in[3]),
        .Q(Q[3]),
        .R(\q_int_reg[0]_7 ));
  FDRE \q_int_reg[6] 
       (.C(s_axi_aclk),
        .CE(\q_int[0]_i_1__0_n_0 ),
        .D(p_0_in[2]),
        .Q(Q[2]),
        .R(\q_int_reg[0]_7 ));
  FDRE \q_int_reg[7] 
       (.C(s_axi_aclk),
        .CE(\q_int[0]_i_1__0_n_0 ),
        .D(p_0_in[1]),
        .Q(Q[1]),
        .R(\q_int_reg[0]_7 ));
  FDRE \q_int_reg[8] 
       (.C(s_axi_aclk),
        .CE(\q_int[0]_i_1__0_n_0 ),
        .D(p_0_in[0]),
        .Q(Q[0]),
        .R(\q_int_reg[0]_7 ));
  LUT3 #(
    .INIT(8'h04)) 
    stop_start_wait1_carry_i_1
       (.I0(Q[6]),
        .I1(Q[7]),
        .I2(Q[8]),
        .O(S[2]));
  LUT3 #(
    .INIT(8'h10)) 
    stop_start_wait1_carry_i_2
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[3]),
        .O(S[1]));
  LUT3 #(
    .INIT(8'h10)) 
    stop_start_wait1_carry_i_3
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(S[0]));
endmodule

(* ORIG_REF_NAME = "upcnt_n" *) 
module zxnexys_zxrtc_0_0_upcnt_n_8
   (S,
    tx_under_prev_i_reg,
    sda_setup,
    sda_rin_d1,
    \q_int_reg[8]_0 ,
    rsta_d1,
    Q,
    gen_stop,
    gen_stop_d1,
    tx_under_prev_d1,
    sda_setup_reg,
    CO,
    scndry_out,
    \q_int_reg[8]_1 ,
    s_axi_aclk);
  output [2:0]S;
  output tx_under_prev_i_reg;
  input sda_setup;
  input sda_rin_d1;
  input \q_int_reg[8]_0 ;
  input rsta_d1;
  input [0:0]Q;
  input gen_stop;
  input gen_stop_d1;
  input tx_under_prev_d1;
  input sda_setup_reg;
  input [0:0]CO;
  input scndry_out;
  input \q_int_reg[8]_1 ;
  input s_axi_aclk;

  wire [0:0]CO;
  wire [0:0]Q;
  wire [2:0]S;
  wire gen_stop;
  wire gen_stop_d1;
  wire [4:0]p_0_in__0;
  wire \q_int[0]_i_1_n_0 ;
  wire \q_int[0]_i_2__1_n_0 ;
  wire \q_int[0]_i_3_n_0 ;
  wire \q_int[0]_i_4__0_n_0 ;
  wire \q_int[0]_i_5_n_0 ;
  wire \q_int[1]_i_1__1_n_0 ;
  wire \q_int[2]_i_1__1_n_0 ;
  wire \q_int[2]_i_2__0_n_0 ;
  wire \q_int[3]_i_1__1_n_0 ;
  wire [0:8]q_int_reg;
  wire \q_int_reg[8]_0 ;
  wire \q_int_reg[8]_1 ;
  wire rsta_d1;
  wire s_axi_aclk;
  wire scndry_out;
  wire sda_rin_d1;
  wire sda_setup;
  wire sda_setup_reg;
  wire tx_under_prev_d1;
  wire tx_under_prev_i_reg;

  LUT3 #(
    .INIT(8'h01)) 
    i__carry_i_1__4
       (.I0(q_int_reg[0]),
        .I1(q_int_reg[1]),
        .I2(q_int_reg[2]),
        .O(S[2]));
  LUT3 #(
    .INIT(8'h04)) 
    i__carry_i_2__4
       (.I0(q_int_reg[3]),
        .I1(q_int_reg[5]),
        .I2(q_int_reg[4]),
        .O(S[1]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry_i_3__4
       (.I0(q_int_reg[6]),
        .I1(q_int_reg[8]),
        .I2(q_int_reg[7]),
        .O(S[0]));
  LUT2 #(
    .INIT(4'hE)) 
    \q_int[0]_i_1 
       (.I0(sda_setup),
        .I1(\q_int[0]_i_3_n_0 ),
        .O(\q_int[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT5 #(
    .INIT(32'h45551000)) 
    \q_int[0]_i_2__1 
       (.I0(\q_int[0]_i_3_n_0 ),
        .I1(\q_int[0]_i_4__0_n_0 ),
        .I2(q_int_reg[2]),
        .I3(q_int_reg[1]),
        .I4(q_int_reg[0]),
        .O(\q_int[0]_i_2__1_n_0 ));
  LUT3 #(
    .INIT(8'hF6)) 
    \q_int[0]_i_3 
       (.I0(sda_rin_d1),
        .I1(\q_int_reg[8]_0 ),
        .I2(\q_int[0]_i_5_n_0 ),
        .O(\q_int[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \q_int[0]_i_4__0 
       (.I0(q_int_reg[4]),
        .I1(q_int_reg[6]),
        .I2(q_int_reg[8]),
        .I3(q_int_reg[7]),
        .I4(q_int_reg[5]),
        .I5(q_int_reg[3]),
        .O(\q_int[0]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \q_int[0]_i_5 
       (.I0(rsta_d1),
        .I1(Q),
        .I2(gen_stop),
        .I3(gen_stop_d1),
        .I4(tx_under_prev_d1),
        .I5(sda_setup_reg),
        .O(\q_int[0]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT4 #(
    .INIT(16'h5104)) 
    \q_int[1]_i_1__1 
       (.I0(\q_int[0]_i_3_n_0 ),
        .I1(q_int_reg[2]),
        .I2(\q_int[0]_i_4__0_n_0 ),
        .I3(q_int_reg[1]),
        .O(\q_int[1]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h5155555504000000)) 
    \q_int[2]_i_1__1 
       (.I0(\q_int[0]_i_3_n_0 ),
        .I1(q_int_reg[4]),
        .I2(\q_int[2]_i_2__0_n_0 ),
        .I3(q_int_reg[5]),
        .I4(q_int_reg[3]),
        .I5(q_int_reg[2]),
        .O(\q_int[2]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \q_int[2]_i_2__0 
       (.I0(q_int_reg[7]),
        .I1(q_int_reg[8]),
        .I2(q_int_reg[6]),
        .O(\q_int[2]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'h51550400)) 
    \q_int[3]_i_1__1 
       (.I0(\q_int[0]_i_3_n_0 ),
        .I1(q_int_reg[5]),
        .I2(\q_int[2]_i_2__0_n_0 ),
        .I3(q_int_reg[4]),
        .I4(q_int_reg[3]),
        .O(\q_int[3]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h000000007FFF8000)) 
    \q_int[4]_i_1 
       (.I0(q_int_reg[6]),
        .I1(q_int_reg[8]),
        .I2(q_int_reg[7]),
        .I3(q_int_reg[5]),
        .I4(q_int_reg[4]),
        .I5(\q_int[0]_i_3_n_0 ),
        .O(p_0_in__0[4]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT5 #(
    .INIT(32'h00007F80)) 
    \q_int[5]_i_1 
       (.I0(q_int_reg[7]),
        .I1(q_int_reg[8]),
        .I2(q_int_reg[6]),
        .I3(q_int_reg[5]),
        .I4(\q_int[0]_i_3_n_0 ),
        .O(p_0_in__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT4 #(
    .INIT(16'h0078)) 
    \q_int[6]_i_1 
       (.I0(q_int_reg[8]),
        .I1(q_int_reg[7]),
        .I2(q_int_reg[6]),
        .I3(\q_int[0]_i_3_n_0 ),
        .O(p_0_in__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'h06)) 
    \q_int[7]_i_1 
       (.I0(q_int_reg[7]),
        .I1(q_int_reg[8]),
        .I2(\q_int[0]_i_3_n_0 ),
        .O(p_0_in__0[1]));
  LUT2 #(
    .INIT(4'h1)) 
    \q_int[8]_i_1 
       (.I0(q_int_reg[8]),
        .I1(\q_int[0]_i_3_n_0 ),
        .O(p_0_in__0[0]));
  FDRE \q_int_reg[0] 
       (.C(s_axi_aclk),
        .CE(\q_int[0]_i_1_n_0 ),
        .D(\q_int[0]_i_2__1_n_0 ),
        .Q(q_int_reg[0]),
        .R(\q_int_reg[8]_1 ));
  FDRE \q_int_reg[1] 
       (.C(s_axi_aclk),
        .CE(\q_int[0]_i_1_n_0 ),
        .D(\q_int[1]_i_1__1_n_0 ),
        .Q(q_int_reg[1]),
        .R(\q_int_reg[8]_1 ));
  FDRE \q_int_reg[2] 
       (.C(s_axi_aclk),
        .CE(\q_int[0]_i_1_n_0 ),
        .D(\q_int[2]_i_1__1_n_0 ),
        .Q(q_int_reg[2]),
        .R(\q_int_reg[8]_1 ));
  FDRE \q_int_reg[3] 
       (.C(s_axi_aclk),
        .CE(\q_int[0]_i_1_n_0 ),
        .D(\q_int[3]_i_1__1_n_0 ),
        .Q(q_int_reg[3]),
        .R(\q_int_reg[8]_1 ));
  FDRE \q_int_reg[4] 
       (.C(s_axi_aclk),
        .CE(\q_int[0]_i_1_n_0 ),
        .D(p_0_in__0[4]),
        .Q(q_int_reg[4]),
        .R(\q_int_reg[8]_1 ));
  FDRE \q_int_reg[5] 
       (.C(s_axi_aclk),
        .CE(\q_int[0]_i_1_n_0 ),
        .D(p_0_in__0[3]),
        .Q(q_int_reg[5]),
        .R(\q_int_reg[8]_1 ));
  FDRE \q_int_reg[6] 
       (.C(s_axi_aclk),
        .CE(\q_int[0]_i_1_n_0 ),
        .D(p_0_in__0[2]),
        .Q(q_int_reg[6]),
        .R(\q_int_reg[8]_1 ));
  FDRE \q_int_reg[7] 
       (.C(s_axi_aclk),
        .CE(\q_int[0]_i_1_n_0 ),
        .D(p_0_in__0[1]),
        .Q(q_int_reg[7]),
        .R(\q_int_reg[8]_1 ));
  FDRE \q_int_reg[8] 
       (.C(s_axi_aclk),
        .CE(\q_int[0]_i_1_n_0 ),
        .D(p_0_in__0[0]),
        .Q(q_int_reg[8]),
        .R(\q_int_reg[8]_1 ));
  LUT5 #(
    .INIT(32'h55FD00FC)) 
    sda_setup_i_1
       (.I0(CO),
        .I1(sda_setup_reg),
        .I2(\q_int[0]_i_3_n_0 ),
        .I3(scndry_out),
        .I4(sda_setup),
        .O(tx_under_prev_i_reg));
endmodule

(* ORIG_REF_NAME = "upcnt_n" *) 
module zxnexys_zxrtc_0_0_upcnt_n__parameterized0
   (\q_int_reg[2]_0 ,
    \q_int_reg[0]_0 ,
    \FSM_sequential_state_reg[2] ,
    \FSM_sequential_state_reg[1] ,
    \FSM_sequential_state_reg[0] ,
    EarlyAckDataState_reg,
    EarlyAckDataState_reg_0,
    detect_start,
    state__0,
    bit_cnt_en,
    \FSM_sequential_state_reg[0]_0 ,
    scl_falling_edge,
    dtc_i_reg,
    \FSM_sequential_state_reg[2]_0 ,
    \FSM_sequential_state_reg[2]_1 ,
    state0,
    \FSM_sequential_state_reg[1]_0 ,
    Q,
    \FSM_sequential_state_reg[1]_1 ,
    \FSM_sequential_state_reg[0]_1 ,
    \q_int_reg[0]_1 ,
    s_axi_aclk);
  output \q_int_reg[2]_0 ;
  output \q_int_reg[0]_0 ;
  output \FSM_sequential_state_reg[2] ;
  output \FSM_sequential_state_reg[1] ;
  output \FSM_sequential_state_reg[0] ;
  input EarlyAckDataState_reg;
  input EarlyAckDataState_reg_0;
  input detect_start;
  input [2:0]state__0;
  input bit_cnt_en;
  input \FSM_sequential_state_reg[0]_0 ;
  input scl_falling_edge;
  input dtc_i_reg;
  input \FSM_sequential_state_reg[2]_0 ;
  input \FSM_sequential_state_reg[2]_1 ;
  input state0;
  input \FSM_sequential_state_reg[1]_0 ;
  input [0:0]Q;
  input \FSM_sequential_state_reg[1]_1 ;
  input \FSM_sequential_state_reg[0]_1 ;
  input \q_int_reg[0]_1 ;
  input s_axi_aclk;

  wire EarlyAckDataState_reg;
  wire EarlyAckDataState_reg_0;
  wire \FSM_sequential_state[2]_i_2_n_0 ;
  wire \FSM_sequential_state[2]_i_6_n_0 ;
  wire \FSM_sequential_state_reg[0] ;
  wire \FSM_sequential_state_reg[0]_0 ;
  wire \FSM_sequential_state_reg[0]_1 ;
  wire \FSM_sequential_state_reg[1] ;
  wire \FSM_sequential_state_reg[1]_0 ;
  wire \FSM_sequential_state_reg[1]_1 ;
  wire \FSM_sequential_state_reg[2] ;
  wire \FSM_sequential_state_reg[2]_0 ;
  wire \FSM_sequential_state_reg[2]_1 ;
  wire [0:0]Q;
  wire [3:0]bit_cnt;
  wire bit_cnt_en;
  wire detect_start;
  wire dtc_i_reg;
  wire \q_int[0]_i_1__1_n_0 ;
  wire \q_int[0]_i_2__0_n_0 ;
  wire \q_int[0]_i_3__1_n_0 ;
  wire \q_int[1]_i_1__0_n_0 ;
  wire \q_int[2]_i_1__0_n_0 ;
  wire \q_int[3]_i_1__0_n_0 ;
  wire \q_int_reg[0]_0 ;
  wire \q_int_reg[0]_1 ;
  wire \q_int_reg[2]_0 ;
  wire s_axi_aclk;
  wire scl_falling_edge;
  wire state0;
  wire [2:0]state__0;

  LUT6 #(
    .INIT(64'h00000180FFFFFFFF)) 
    EarlyAckDataState_i_1
       (.I0(bit_cnt[1]),
        .I1(bit_cnt[0]),
        .I2(bit_cnt[2]),
        .I3(bit_cnt[3]),
        .I4(EarlyAckDataState_reg),
        .I5(EarlyAckDataState_reg_0),
        .O(\q_int_reg[2]_0 ));
  LUT5 #(
    .INIT(32'h0000E200)) 
    \FSM_sequential_state[0]_i_1 
       (.I0(state__0[0]),
        .I1(\FSM_sequential_state[2]_i_2_n_0 ),
        .I2(\FSM_sequential_state_reg[0]_1 ),
        .I3(Q),
        .I4(\FSM_sequential_state_reg[1]_1 ),
        .O(\FSM_sequential_state_reg[0] ));
  LUT5 #(
    .INIT(32'h0000E200)) 
    \FSM_sequential_state[1]_i_1 
       (.I0(state__0[1]),
        .I1(\FSM_sequential_state[2]_i_2_n_0 ),
        .I2(\FSM_sequential_state_reg[1]_0 ),
        .I3(Q),
        .I4(\FSM_sequential_state_reg[1]_1 ),
        .O(\FSM_sequential_state_reg[1] ));
  LUT6 #(
    .INIT(64'h00000000EEEE62A2)) 
    \FSM_sequential_state[2]_i_1 
       (.I0(state__0[2]),
        .I1(\FSM_sequential_state[2]_i_2_n_0 ),
        .I2(\FSM_sequential_state_reg[2]_0 ),
        .I3(state__0[1]),
        .I4(\FSM_sequential_state_reg[2]_1 ),
        .I5(state0),
        .O(\FSM_sequential_state_reg[2] ));
  LUT6 #(
    .INIT(64'h000000000FFECFEA)) 
    \FSM_sequential_state[2]_i_2 
       (.I0(detect_start),
        .I1(\FSM_sequential_state[2]_i_6_n_0 ),
        .I2(state__0[2]),
        .I3(state__0[0]),
        .I4(state__0[1]),
        .I5(\FSM_sequential_state_reg[0]_0 ),
        .O(\FSM_sequential_state[2]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h0010)) 
    \FSM_sequential_state[2]_i_6 
       (.I0(bit_cnt[1]),
        .I1(bit_cnt[0]),
        .I2(bit_cnt[3]),
        .I3(bit_cnt[2]),
        .O(\FSM_sequential_state[2]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h4000FFFF40000000)) 
    dtc_i_i_1
       (.I0(bit_cnt[3]),
        .I1(bit_cnt[2]),
        .I2(bit_cnt[0]),
        .I3(bit_cnt[1]),
        .I4(scl_falling_edge),
        .I5(dtc_i_reg),
        .O(\q_int_reg[0]_0 ));
  LUT5 #(
    .INIT(32'hEFFEEFEF)) 
    \q_int[0]_i_1__1 
       (.I0(bit_cnt_en),
        .I1(detect_start),
        .I2(state__0[2]),
        .I3(state__0[0]),
        .I4(state__0[1]),
        .O(\q_int[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT5 #(
    .INIT(32'h2AAA8000)) 
    \q_int[0]_i_2__0 
       (.I0(\q_int[0]_i_3__1_n_0 ),
        .I1(bit_cnt[1]),
        .I2(bit_cnt[0]),
        .I3(bit_cnt[2]),
        .I4(bit_cnt[3]),
        .O(\q_int[0]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT4 #(
    .INIT(16'h00D2)) 
    \q_int[0]_i_3__1 
       (.I0(state__0[1]),
        .I1(state__0[0]),
        .I2(state__0[2]),
        .I3(detect_start),
        .O(\q_int[0]_i_3__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT4 #(
    .INIT(16'h2A80)) 
    \q_int[1]_i_1__0 
       (.I0(\q_int[0]_i_3__1_n_0 ),
        .I1(bit_cnt[0]),
        .I2(bit_cnt[1]),
        .I3(bit_cnt[2]),
        .O(\q_int[1]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000414441440000)) 
    \q_int[2]_i_1__0 
       (.I0(detect_start),
        .I1(state__0[2]),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .I4(bit_cnt[0]),
        .I5(bit_cnt[1]),
        .O(\q_int[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT5 #(
    .INIT(32'h00004144)) 
    \q_int[3]_i_1__0 
       (.I0(detect_start),
        .I1(state__0[2]),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .I4(bit_cnt[0]),
        .O(\q_int[3]_i_1__0_n_0 ));
  FDRE \q_int_reg[0] 
       (.C(s_axi_aclk),
        .CE(\q_int[0]_i_1__1_n_0 ),
        .D(\q_int[0]_i_2__0_n_0 ),
        .Q(bit_cnt[3]),
        .R(\q_int_reg[0]_1 ));
  FDRE \q_int_reg[1] 
       (.C(s_axi_aclk),
        .CE(\q_int[0]_i_1__1_n_0 ),
        .D(\q_int[1]_i_1__0_n_0 ),
        .Q(bit_cnt[2]),
        .R(\q_int_reg[0]_1 ));
  FDRE \q_int_reg[2] 
       (.C(s_axi_aclk),
        .CE(\q_int[0]_i_1__1_n_0 ),
        .D(\q_int[2]_i_1__0_n_0 ),
        .Q(bit_cnt[1]),
        .R(\q_int_reg[0]_1 ));
  FDRE \q_int_reg[3] 
       (.C(s_axi_aclk),
        .CE(\q_int[0]_i_1__1_n_0 ),
        .D(\q_int[3]_i_1__0_n_0 ),
        .Q(bit_cnt[0]),
        .R(\q_int_reg[0]_1 ));
endmodule

(* ORIG_REF_NAME = "write" *) 
module zxnexys_zxrtc_0_0_write
   (BREADY_reg_0,
    s_axi_awvalid,
    s_axi_wvalid,
    Q,
    D,
    \FSM_sequential_cState_reg[5] ,
    \FSM_onehot_cState_reg[4]_0 ,
    rtc_rw_reg,
    \AWADDR_reg[8]_0 ,
    \WDATA_reg[9]_0 ,
    clk_peripheral,
    \FSM_onehot_cState_reg[4]_1 ,
    s_axi_bvalid,
    s_axi_wready,
    \FSM_sequential_cState_reg[5]_0 ,
    \FSM_sequential_cState_reg[2] ,
    \FSM_sequential_cState_reg[2]_0 ,
    \FSM_sequential_cState_reg[0] ,
    \FSM_sequential_cState_reg[0]_0 ,
    \FSM_sequential_cState_reg[4] ,
    \FSM_sequential_cState_reg[4]_0 ,
    \FSM_sequential_cState_reg[5]_1 ,
    \FSM_sequential_cState_reg[5]_2 ,
    \FSM_sequential_cState_reg[5]_3 ,
    \FSM_sequential_cState_reg[0]_1 ,
    \FSM_sequential_cState_reg[1] ,
    \FSM_sequential_cState_reg[2]_1 ,
    wr_ack,
    \FSM_sequential_cState_reg[2]_2 ,
    \FSM_sequential_cState[3]_i_2_0 ,
    \FSM_sequential_cState[1]_i_5 ,
    reset,
    \AWADDR_reg[8]_1 ,
    \WDATA_reg[9]_1 );
  output BREADY_reg_0;
  output s_axi_awvalid;
  output s_axi_wvalid;
  output [0:0]Q;
  output [4:0]D;
  output \FSM_sequential_cState_reg[5] ;
  output \FSM_onehot_cState_reg[4]_0 ;
  output rtc_rw_reg;
  output [4:0]\AWADDR_reg[8]_0 ;
  output [9:0]\WDATA_reg[9]_0 ;
  input clk_peripheral;
  input \FSM_onehot_cState_reg[4]_1 ;
  input s_axi_bvalid;
  input s_axi_wready;
  input [5:0]\FSM_sequential_cState_reg[5]_0 ;
  input \FSM_sequential_cState_reg[2] ;
  input \FSM_sequential_cState_reg[2]_0 ;
  input \FSM_sequential_cState_reg[0] ;
  input \FSM_sequential_cState_reg[0]_0 ;
  input \FSM_sequential_cState_reg[4] ;
  input \FSM_sequential_cState_reg[4]_0 ;
  input \FSM_sequential_cState_reg[5]_1 ;
  input \FSM_sequential_cState_reg[5]_2 ;
  input \FSM_sequential_cState_reg[5]_3 ;
  input \FSM_sequential_cState_reg[0]_1 ;
  input [0:0]\FSM_sequential_cState_reg[1] ;
  input \FSM_sequential_cState_reg[2]_1 ;
  input wr_ack;
  input \FSM_sequential_cState_reg[2]_2 ;
  input \FSM_sequential_cState[3]_i_2_0 ;
  input \FSM_sequential_cState[1]_i_5 ;
  input reset;
  input [4:0]\AWADDR_reg[8]_1 ;
  input [9:0]\WDATA_reg[9]_1 ;

  wire [4:0]\AWADDR_reg[8]_0 ;
  wire [4:0]\AWADDR_reg[8]_1 ;
  wire AWVALID_i_1_n_0;
  wire BREADY_i_1_n_0;
  wire BREADY_reg_0;
  wire [4:0]D;
  wire \FSM_onehot_cState[0]_i_1__0_n_0 ;
  wire \FSM_onehot_cState[1]_i_1_n_0 ;
  wire \FSM_onehot_cState[2]_i_1_n_0 ;
  wire \FSM_onehot_cState[3]_i_1_n_0 ;
  wire \FSM_onehot_cState[4]_i_1_n_0 ;
  wire \FSM_onehot_cState_reg[4]_0 ;
  wire \FSM_onehot_cState_reg[4]_1 ;
  wire \FSM_onehot_cState_reg_n_0_[0] ;
  wire \FSM_onehot_cState_reg_n_0_[1] ;
  wire \FSM_onehot_cState_reg_n_0_[2] ;
  wire \FSM_onehot_cState_reg_n_0_[3] ;
  wire \FSM_sequential_cState[0]_i_11_n_0 ;
  wire \FSM_sequential_cState[0]_i_12_n_0 ;
  wire \FSM_sequential_cState[0]_i_13_n_0 ;
  wire \FSM_sequential_cState[0]_i_4_n_0 ;
  wire \FSM_sequential_cState[1]_i_5 ;
  wire \FSM_sequential_cState[2]_i_2_n_0 ;
  wire \FSM_sequential_cState[2]_i_3_n_0 ;
  wire \FSM_sequential_cState[2]_i_5_n_0 ;
  wire \FSM_sequential_cState[3]_i_2_0 ;
  wire \FSM_sequential_cState[3]_i_2_n_0 ;
  wire \FSM_sequential_cState[3]_i_3_n_0 ;
  wire \FSM_sequential_cState[3]_i_4_n_0 ;
  wire \FSM_sequential_cState[3]_i_5_n_0 ;
  wire \FSM_sequential_cState[5]_i_2_n_0 ;
  wire \FSM_sequential_cState_reg[0] ;
  wire \FSM_sequential_cState_reg[0]_0 ;
  wire \FSM_sequential_cState_reg[0]_1 ;
  wire [0:0]\FSM_sequential_cState_reg[1] ;
  wire \FSM_sequential_cState_reg[2] ;
  wire \FSM_sequential_cState_reg[2]_0 ;
  wire \FSM_sequential_cState_reg[2]_1 ;
  wire \FSM_sequential_cState_reg[2]_2 ;
  wire \FSM_sequential_cState_reg[4] ;
  wire \FSM_sequential_cState_reg[4]_0 ;
  wire \FSM_sequential_cState_reg[5] ;
  wire [5:0]\FSM_sequential_cState_reg[5]_0 ;
  wire \FSM_sequential_cState_reg[5]_1 ;
  wire \FSM_sequential_cState_reg[5]_2 ;
  wire \FSM_sequential_cState_reg[5]_3 ;
  wire [0:0]Q;
  wire [9:0]\WDATA_reg[9]_0 ;
  wire [9:0]\WDATA_reg[9]_1 ;
  wire WVALID_i_1_n_0;
  wire clk_peripheral;
  wire reset;
  wire rtc_rw_reg;
  wire s_axi_awvalid;
  wire s_axi_bvalid;
  wire s_axi_wready;
  wire s_axi_wvalid;
  wire wr_ack;

  FDRE \AWADDR_reg[2] 
       (.C(clk_peripheral),
        .CE(\FSM_onehot_cState_reg_n_0_[1] ),
        .D(\AWADDR_reg[8]_1 [0]),
        .Q(\AWADDR_reg[8]_0 [0]),
        .R(1'b0));
  FDRE \AWADDR_reg[3] 
       (.C(clk_peripheral),
        .CE(\FSM_onehot_cState_reg_n_0_[1] ),
        .D(\AWADDR_reg[8]_1 [1]),
        .Q(\AWADDR_reg[8]_0 [1]),
        .R(1'b0));
  FDRE \AWADDR_reg[5] 
       (.C(clk_peripheral),
        .CE(\FSM_onehot_cState_reg_n_0_[1] ),
        .D(\AWADDR_reg[8]_1 [2]),
        .Q(\AWADDR_reg[8]_0 [2]),
        .R(1'b0));
  FDRE \AWADDR_reg[6] 
       (.C(clk_peripheral),
        .CE(\FSM_onehot_cState_reg_n_0_[1] ),
        .D(\AWADDR_reg[8]_1 [3]),
        .Q(\AWADDR_reg[8]_0 [3]),
        .R(1'b0));
  FDRE \AWADDR_reg[8] 
       (.C(clk_peripheral),
        .CE(\FSM_onehot_cState_reg_n_0_[1] ),
        .D(\AWADDR_reg[8]_1 [4]),
        .Q(\AWADDR_reg[8]_0 [4]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    AWVALID_i_1
       (.I0(\FSM_onehot_cState_reg_n_0_[1] ),
        .I1(\FSM_onehot_cState_reg_n_0_[0] ),
        .I2(s_axi_awvalid),
        .O(AWVALID_i_1_n_0));
  FDRE AWVALID_reg
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(AWVALID_i_1_n_0),
        .Q(s_axi_awvalid),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT4 #(
    .INIT(16'hABAA)) 
    BREADY_i_1
       (.I0(\FSM_onehot_cState_reg_n_0_[3] ),
        .I1(\FSM_onehot_cState_reg_n_0_[0] ),
        .I2(\FSM_onehot_cState_reg_n_0_[1] ),
        .I3(BREADY_reg_0),
        .O(BREADY_i_1_n_0));
  FDRE BREADY_reg
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(BREADY_i_1_n_0),
        .Q(BREADY_reg_0),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h54)) 
    \FSM_onehot_cState[0]_i_1__0 
       (.I0(\FSM_onehot_cState_reg[4]_1 ),
        .I1(Q),
        .I2(\FSM_onehot_cState_reg_n_0_[0] ),
        .O(\FSM_onehot_cState[0]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hF444)) 
    \FSM_onehot_cState[1]_i_1 
       (.I0(s_axi_wready),
        .I1(\FSM_onehot_cState_reg_n_0_[1] ),
        .I2(\FSM_onehot_cState_reg[4]_1 ),
        .I3(\FSM_onehot_cState_reg_n_0_[0] ),
        .O(\FSM_onehot_cState[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF444)) 
    \FSM_onehot_cState[2]_i_1 
       (.I0(s_axi_bvalid),
        .I1(\FSM_onehot_cState_reg_n_0_[2] ),
        .I2(s_axi_wready),
        .I3(\FSM_onehot_cState_reg_n_0_[1] ),
        .O(\FSM_onehot_cState[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF444)) 
    \FSM_onehot_cState[3]_i_1 
       (.I0(BREADY_reg_0),
        .I1(\FSM_onehot_cState_reg_n_0_[3] ),
        .I2(s_axi_bvalid),
        .I3(\FSM_onehot_cState_reg_n_0_[2] ),
        .O(\FSM_onehot_cState[3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \FSM_onehot_cState[4]_i_1 
       (.I0(Q),
        .I1(\FSM_onehot_cState_reg[4]_1 ),
        .I2(BREADY_reg_0),
        .I3(\FSM_onehot_cState_reg_n_0_[3] ),
        .O(\FSM_onehot_cState[4]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "stWrite0:00010,stWrite1:00100,stWrite2:01000,stWait:10000,stIdle:00001" *) 
  FDPE #(
    .INIT(1'b1)) 
    \FSM_onehot_cState_reg[0] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\FSM_onehot_cState[0]_i_1__0_n_0 ),
        .PRE(reset),
        .Q(\FSM_onehot_cState_reg_n_0_[0] ));
  (* FSM_ENCODED_STATES = "stWrite0:00010,stWrite1:00100,stWrite2:01000,stWait:10000,stIdle:00001" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_cState_reg[1] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .CLR(reset),
        .D(\FSM_onehot_cState[1]_i_1_n_0 ),
        .Q(\FSM_onehot_cState_reg_n_0_[1] ));
  (* FSM_ENCODED_STATES = "stWrite0:00010,stWrite1:00100,stWrite2:01000,stWait:10000,stIdle:00001" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_cState_reg[2] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .CLR(reset),
        .D(\FSM_onehot_cState[2]_i_1_n_0 ),
        .Q(\FSM_onehot_cState_reg_n_0_[2] ));
  (* FSM_ENCODED_STATES = "stWrite0:00010,stWrite1:00100,stWrite2:01000,stWait:10000,stIdle:00001" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_cState_reg[3] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .CLR(reset),
        .D(\FSM_onehot_cState[3]_i_1_n_0 ),
        .Q(\FSM_onehot_cState_reg_n_0_[3] ));
  (* FSM_ENCODED_STATES = "stWrite0:00010,stWrite1:00100,stWrite2:01000,stWait:10000,stIdle:00001" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_cState_reg[4] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .CLR(reset),
        .D(\FSM_onehot_cState[4]_i_1_n_0 ),
        .Q(Q));
  LUT6 #(
    .INIT(64'hFFFEFFFEFFFEEEFE)) 
    \FSM_sequential_cState[0]_i_1 
       (.I0(\FSM_sequential_cState_reg[0] ),
        .I1(\FSM_sequential_cState_reg[2]_0 ),
        .I2(\FSM_sequential_cState_reg[0]_0 ),
        .I3(\FSM_sequential_cState_reg[5]_0 [0]),
        .I4(\FSM_sequential_cState[0]_i_4_n_0 ),
        .I5(\FSM_sequential_cState_reg[5] ),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \FSM_sequential_cState[0]_i_11 
       (.I0(Q),
        .I1(\FSM_sequential_cState_reg[1] ),
        .I2(\FSM_sequential_cState_reg[5]_0 [3]),
        .O(\FSM_sequential_cState[0]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h005500110F550011)) 
    \FSM_sequential_cState[0]_i_12 
       (.I0(Q),
        .I1(\FSM_sequential_cState[1]_i_5 ),
        .I2(\FSM_sequential_cState_reg[5]_0 [4]),
        .I3(\FSM_sequential_cState_reg[5]_0 [2]),
        .I4(\FSM_sequential_cState_reg[5]_0 [3]),
        .I5(wr_ack),
        .O(\FSM_sequential_cState[0]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h0000003010D310D0)) 
    \FSM_sequential_cState[0]_i_13 
       (.I0(Q),
        .I1(\FSM_sequential_cState_reg[5]_0 [2]),
        .I2(\FSM_sequential_cState_reg[5]_0 [3]),
        .I3(\FSM_sequential_cState_reg[1] ),
        .I4(\FSM_sequential_cState_reg[5]_0 [5]),
        .I5(\FSM_sequential_cState_reg[5]_0 [4]),
        .O(\FSM_sequential_cState[0]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h2F20FFFF2F200000)) 
    \FSM_sequential_cState[0]_i_4 
       (.I0(\FSM_sequential_cState_reg[0]_1 ),
        .I1(\FSM_sequential_cState[0]_i_11_n_0 ),
        .I2(\FSM_sequential_cState_reg[5]_0 [5]),
        .I3(\FSM_sequential_cState[0]_i_12_n_0 ),
        .I4(\FSM_sequential_cState_reg[5]_0 [1]),
        .I5(\FSM_sequential_cState[0]_i_13_n_0 ),
        .O(\FSM_sequential_cState[0]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h04070004)) 
    \FSM_sequential_cState[0]_i_5 
       (.I0(\FSM_sequential_cState_reg[5]_0 [5]),
        .I1(\FSM_sequential_cState_reg[5]_0 [4]),
        .I2(Q),
        .I3(\FSM_sequential_cState_reg[5]_0 [3]),
        .I4(\FSM_sequential_cState_reg[5]_0 [2]),
        .O(\FSM_sequential_cState_reg[5] ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT4 #(
    .INIT(16'h000D)) 
    \FSM_sequential_cState[1]_i_10 
       (.I0(\FSM_sequential_cState[1]_i_5 ),
        .I1(\FSM_sequential_cState_reg[5]_0 [3]),
        .I2(Q),
        .I3(\FSM_sequential_cState_reg[5]_0 [2]),
        .O(rtc_rw_reg));
  LUT6 #(
    .INIT(64'hFFFF737FFFFF7474)) 
    \FSM_sequential_cState[1]_i_4 
       (.I0(Q),
        .I1(\FSM_sequential_cState_reg[5]_0 [4]),
        .I2(\FSM_sequential_cState_reg[5]_0 [2]),
        .I3(\FSM_sequential_cState_reg[1] ),
        .I4(\FSM_sequential_cState_reg[5]_0 [1]),
        .I5(\FSM_sequential_cState_reg[5]_0 [3]),
        .O(\FSM_onehot_cState_reg[4]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF4040FF4F)) 
    \FSM_sequential_cState[2]_i_1 
       (.I0(\FSM_sequential_cState[2]_i_2_n_0 ),
        .I1(\FSM_sequential_cState_reg[5]_0 [0]),
        .I2(\FSM_sequential_cState_reg[5]_0 [1]),
        .I3(\FSM_sequential_cState[2]_i_3_n_0 ),
        .I4(\FSM_sequential_cState_reg[2] ),
        .I5(\FSM_sequential_cState_reg[2]_0 ),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hAAAAAAA8A8AAAAA8)) 
    \FSM_sequential_cState[2]_i_2 
       (.I0(\FSM_sequential_cState[2]_i_5_n_0 ),
        .I1(\FSM_sequential_cState_reg[5]_0 [5]),
        .I2(\FSM_sequential_cState_reg[5]_0 [4]),
        .I3(\FSM_sequential_cState_reg[5]_0 [3]),
        .I4(Q),
        .I5(wr_ack),
        .O(\FSM_sequential_cState[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h000E00EE000ECEEE)) 
    \FSM_sequential_cState[2]_i_3 
       (.I0(\FSM_sequential_cState_reg[5]_3 ),
        .I1(\FSM_sequential_cState_reg[2]_1 ),
        .I2(wr_ack),
        .I3(\FSM_sequential_cState_reg[5]_0 [0]),
        .I4(\FSM_sequential_cState_reg[2]_2 ),
        .I5(Q),
        .O(\FSM_sequential_cState[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFBABFBBBFBFBFBBB)) 
    \FSM_sequential_cState[2]_i_5 
       (.I0(\FSM_sequential_cState_reg[5]_0 [2]),
        .I1(Q),
        .I2(\FSM_sequential_cState_reg[5]_0 [5]),
        .I3(\FSM_sequential_cState_reg[5]_0 [4]),
        .I4(\FSM_sequential_cState_reg[5]_0 [3]),
        .I5(\FSM_sequential_cState_reg[1] ),
        .O(\FSM_sequential_cState[2]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFBFAAAAAAAA)) 
    \FSM_sequential_cState[3]_i_1 
       (.I0(\FSM_sequential_cState_reg[2]_0 ),
        .I1(\FSM_sequential_cState_reg[5]_0 [2]),
        .I2(\FSM_sequential_cState_reg[5]_0 [1]),
        .I3(\FSM_sequential_cState_reg[5]_0 [4]),
        .I4(\FSM_sequential_cState_reg[5]_3 ),
        .I5(\FSM_sequential_cState[3]_i_2_n_0 ),
        .O(D[2]));
  LUT5 #(
    .INIT(32'hFFFFFF04)) 
    \FSM_sequential_cState[3]_i_2 
       (.I0(\FSM_sequential_cState[3]_i_3_n_0 ),
        .I1(\FSM_sequential_cState_reg[5]_0 [1]),
        .I2(\FSM_sequential_cState_reg[5]_0 [5]),
        .I3(\FSM_sequential_cState[3]_i_4_n_0 ),
        .I4(\FSM_sequential_cState[3]_i_5_n_0 ),
        .O(\FSM_sequential_cState[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFC00005F5CFFFF)) 
    \FSM_sequential_cState[3]_i_3 
       (.I0(Q),
        .I1(\FSM_sequential_cState[1]_i_5 ),
        .I2(\FSM_sequential_cState_reg[5]_0 [2]),
        .I3(\FSM_sequential_cState_reg[5]_0 [4]),
        .I4(\FSM_sequential_cState_reg[5]_0 [0]),
        .I5(\FSM_sequential_cState_reg[5]_0 [3]),
        .O(\FSM_sequential_cState[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000770F00000000)) 
    \FSM_sequential_cState[3]_i_4 
       (.I0(Q),
        .I1(\FSM_sequential_cState[3]_i_2_0 ),
        .I2(wr_ack),
        .I3(\FSM_sequential_cState_reg[5]_0 [4]),
        .I4(\FSM_sequential_cState_reg[5]_0 [5]),
        .I5(\FSM_sequential_cState_reg[5]_0 [3]),
        .O(\FSM_sequential_cState[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA80000000)) 
    \FSM_sequential_cState[3]_i_5 
       (.I0(\FSM_sequential_cState_reg[5]_1 ),
        .I1(\FSM_sequential_cState_reg[5]_0 [1]),
        .I2(\FSM_sequential_cState_reg[5]_0 [2]),
        .I3(Q),
        .I4(\FSM_sequential_cState_reg[5]_0 [0]),
        .I5(\FSM_sequential_cState_reg[5]_0 [3]),
        .O(\FSM_sequential_cState[3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000011101010)) 
    \FSM_sequential_cState[4]_i_1 
       (.I0(\FSM_sequential_cState[5]_i_2_n_0 ),
        .I1(\FSM_sequential_cState_reg[5]_0 [5]),
        .I2(\FSM_sequential_cState_reg[5]_0 [4]),
        .I3(\FSM_sequential_cState_reg[4] ),
        .I4(\FSM_sequential_cState_reg[4]_0 ),
        .I5(\FSM_sequential_cState_reg[2]_0 ),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hFFE2FFE2FFE2FFFF)) 
    \FSM_sequential_cState[5]_i_1 
       (.I0(\FSM_sequential_cState[5]_i_2_n_0 ),
        .I1(\FSM_sequential_cState_reg[5]_0 [5]),
        .I2(\FSM_sequential_cState_reg[5]_1 ),
        .I3(\FSM_sequential_cState_reg[2]_0 ),
        .I4(\FSM_sequential_cState_reg[5]_2 ),
        .I5(\FSM_sequential_cState_reg[5]_3 ),
        .O(D[4]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \FSM_sequential_cState[5]_i_2 
       (.I0(\FSM_sequential_cState_reg[5]_0 [4]),
        .I1(\FSM_sequential_cState_reg[5]_0 [3]),
        .I2(\FSM_sequential_cState_reg[5]_0 [0]),
        .I3(Q),
        .I4(\FSM_sequential_cState_reg[5]_0 [2]),
        .I5(\FSM_sequential_cState_reg[5]_0 [1]),
        .O(\FSM_sequential_cState[5]_i_2_n_0 ));
  FDRE \WDATA_reg[0] 
       (.C(clk_peripheral),
        .CE(\FSM_onehot_cState_reg_n_0_[1] ),
        .D(\WDATA_reg[9]_1 [0]),
        .Q(\WDATA_reg[9]_0 [0]),
        .R(1'b0));
  FDRE \WDATA_reg[1] 
       (.C(clk_peripheral),
        .CE(\FSM_onehot_cState_reg_n_0_[1] ),
        .D(\WDATA_reg[9]_1 [1]),
        .Q(\WDATA_reg[9]_0 [1]),
        .R(1'b0));
  FDRE \WDATA_reg[2] 
       (.C(clk_peripheral),
        .CE(\FSM_onehot_cState_reg_n_0_[1] ),
        .D(\WDATA_reg[9]_1 [2]),
        .Q(\WDATA_reg[9]_0 [2]),
        .R(1'b0));
  FDRE \WDATA_reg[3] 
       (.C(clk_peripheral),
        .CE(\FSM_onehot_cState_reg_n_0_[1] ),
        .D(\WDATA_reg[9]_1 [3]),
        .Q(\WDATA_reg[9]_0 [3]),
        .R(1'b0));
  FDRE \WDATA_reg[4] 
       (.C(clk_peripheral),
        .CE(\FSM_onehot_cState_reg_n_0_[1] ),
        .D(\WDATA_reg[9]_1 [4]),
        .Q(\WDATA_reg[9]_0 [4]),
        .R(1'b0));
  FDRE \WDATA_reg[5] 
       (.C(clk_peripheral),
        .CE(\FSM_onehot_cState_reg_n_0_[1] ),
        .D(\WDATA_reg[9]_1 [5]),
        .Q(\WDATA_reg[9]_0 [5]),
        .R(1'b0));
  FDRE \WDATA_reg[6] 
       (.C(clk_peripheral),
        .CE(\FSM_onehot_cState_reg_n_0_[1] ),
        .D(\WDATA_reg[9]_1 [6]),
        .Q(\WDATA_reg[9]_0 [6]),
        .R(1'b0));
  FDRE \WDATA_reg[7] 
       (.C(clk_peripheral),
        .CE(\FSM_onehot_cState_reg_n_0_[1] ),
        .D(\WDATA_reg[9]_1 [7]),
        .Q(\WDATA_reg[9]_0 [7]),
        .R(1'b0));
  FDRE \WDATA_reg[8] 
       (.C(clk_peripheral),
        .CE(\FSM_onehot_cState_reg_n_0_[1] ),
        .D(\WDATA_reg[9]_1 [8]),
        .Q(\WDATA_reg[9]_0 [8]),
        .R(1'b0));
  FDRE \WDATA_reg[9] 
       (.C(clk_peripheral),
        .CE(\FSM_onehot_cState_reg_n_0_[1] ),
        .D(\WDATA_reg[9]_1 [9]),
        .Q(\WDATA_reg[9]_0 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hF1F0)) 
    WVALID_i_1
       (.I0(\FSM_onehot_cState_reg_n_0_[2] ),
        .I1(\FSM_onehot_cState_reg_n_0_[0] ),
        .I2(\FSM_onehot_cState_reg_n_0_[1] ),
        .I3(s_axi_wvalid),
        .O(WVALID_i_1_n_0));
  FDRE WVALID_reg
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(WVALID_i_1_n_0),
        .Q(s_axi_wvalid),
        .R(1'b0));
endmodule
`pragma protect begin_protected
`pragma protect version = 1
`pragma protect encrypt_agent = "XILINX"
`pragma protect encrypt_agent_info = "Xilinx Encryption Tool 2021.2.1"
`pragma protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`pragma protect key_block
aVqOWmO2kbox0mE/FSHanEwKobOLQe90r+hmAo7nMLK+H7E7JJ1EWre9SQ+rgDCGTqGtAOcd2IYr
LnrfseYON6FXaWZqE0HNlTcO5g+Wvo7WF+LIbHDGPhQJOEC3FSFPFsOTr+1VfBDlhvp/6bDHeWgW
Hu+icfNGcKMPUQgfenc=

`pragma protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
o1DybZijQUNK+s7pVs010qjGCm5HEM19zKjMS/42O8MDzgi7b4P/G3+dpd1I77aC8iSEkJ6TNijV
+saU2J/tjzh5rJtpo1Azm2qjzzXLXe8DbTipJyIiAAevYgADjSQ1pqdLHiXeTyG6UK1SFkTtbmix
mR70qID+xjfSwomWUpgrQX2nVH3kzhyMIMCPSxiWk6VEddz8Nub8nEJJo9MeBzoreGokLrHEcFdy
8OPxftcYu0qhyrzFayUYgK9OXYM1kV5Lkcl/Fh8Bg8WIrZaPlOJsYbAcEMSuqTsJKsY4GPlUy9aX
lW8+1VVyKRG1e1HjR8/g8q/QIfPd//r/yQ/GTg==

`pragma protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`pragma protect key_block
RRjECH1hUuBwAgRdaCldPb2kBTT1oI+6s/r0yPmyiylg9NFpf0xsHS/vwCr8H8YcSaSA8jWUfYcz
wFO1QWJjsXWaFdszTZwOF3rqScb4Ncl2rq19Kl3yb/2FfSsNwONM1E8UH6DbpCph6JWRqesFSUak
xBtJh1zbE0ccEYtqgjQ=

`pragma protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
SsDTAreRtzfQsTKX5xmVyBU4PdmRNmD7I66peqVgSdEcBrG0ifJiliFTNK82WAPGi/43bgege1qi
SV1S3H91SmxWNs7nuKe5jB1DErprTbHGrqYmZ432lOmLFnNEsQqtJYzqQIGWEVVjR+1VYL1FqcrE
67KpzX4k+LVcy8Oksde2sTRkykQnjGHfdbs2VSwSwel/jOGztRgkIX2MvdNhXnPQWGZz6qFK5Txw
kEzKQT1i4J/6WxZam76vBOKvQb1qsnnLtcnJ74pc7YzGDF5q8vtakqDIVH8OZ0U2IuTRJcGX1AXd
r5UoUFnJXbTEnA/LtPU2sGiEMdlS+p0vttqUhg==

`pragma protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
ERjiV8Y4eTDePHV5K2Q8JgemkzXS4Al/8qsNpIHIx96bzs9hVwTlRyQSbz/ZROppp1ZBvKrxPWNJ
o/VuHR1FVmPPSO+H++FzbR/j6vRi99x6YJow74ANwYObUJb/KbKHbdNMkf1KmhjqJqjMzHOLM4iu
hdqENbzKVEze6RoN9T1+C4/vQg6J9a+GRF9Zf+RgUbaLGAGf6M2OmSV29v6jWdAP8+pG5D1qQdBo
19hHe8Vg+6rs51CT2gm45ONGhddapaAZSJaNjUa9Dkc0iqpfN6OGwgCRtMC8MiMddYE6yJrJGu2B
XExbeSrUFJ7tmewbLwnw61H+Yu1JFXNj8qQXIA==

`pragma protect key_keyowner="Xilinx", key_keyname="xilinxt_2021_01", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
MruDWeQouWio+4ns/wWveq++EhvDeRPJvtV9QT58f7ifwpjHAD/8Blv6tqERnEL91Ir8f2gAFKCZ
9S3zwEU3R5Nqae/hXFSQpiWgkvXeYV2wM0Y7wBnBLx9YW1uBk9ttk7TuQ9AWkAlkIcrteurSeg/r
ZltM08ggrfxtCLLttE7F//vG/n0GFl2stB1pO+/AUrCrJ82gAJLsRWPNxW21WBuk3bTY8Xw7LHeW
Oz3xvsq+YlGy+H9r5u/ErfGeSVIZzqJME5Rm+dTGouPW30HuAdr97HniBRat+EJ/gJ/DJGBLB33V
KaaIRxRLqGhqhJLRnRhCOjPRpNSMTsfs0VBQ0A==

`pragma protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
jNEAlYRVlpiwqmb7RhgNiLSaSZNezm/jmePz56j6Njfz2FS77VVPe2hBgaoZB7R/0u1HHTnQNTtE
UEh3nXlo5MXYlZkqGrad8hFo8zLCbAXmPclS5j2SGa2y8Qc45E/81nGkH1GuV5uPJwkpCNtN4o6G
UXcWqqsLwwNEYTaU3xF6wTGe5fEnJjr50WU60D8D4sVR2dEAyCxDE9NMpfRs/tASyu6rOWr1PcFQ
9bH48S95/OgT83TEXIiVlHnWQWU1feRrBe1xYTxw+JwxrRXc6XCIJA9DKW5ucOwU5rRD/LPXAs5Q
oV3K1BvEKBj0WReM0/iYo8YMzEpZQ4M+FXYBZA==

`pragma protect key_keyowner="Atrenta", key_keyname="ATR-SG-RSA-1", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=384)
`pragma protect key_block
MAepI0LtJ1S/x3AQIc+Z0ErOXLYn06JNnJkUOArh5w+6wzYi0VqM8APVSLtlQv5es20s9GtFAwZ0
ljjUQj+Lj0KpPg3fF5DyEbOk1HsXdzW72gFAO8eD00ka0lKqDaMbEX0V4FHdjVEIsMV6Qs7R8bFu
zZHBYf78zRPkvVeuzbPbbuBXCH3gWuMf+PS7yhnv8O7vzGsrsbLchQhCKDiAIJ7U7fEXLYVNG2QB
BZdySDCBLbfvQOBESpzjmo42yfC8Kc35fvS3vQIJbJ/xUlVWV8n57+gF2gAklGkyUtCBloYP7fZZ
TeZKF1swnvyeQPPhnZWw1E9k5RIrcwkZchWym2OQ3j/BLLAURq1IrMiHHfQK4KV5CL6mFbO7ekHk
hL5Ov6fmmSd07k1pe/W75L6dW8r+vkK3iNrhWYGEhKS3oEslBx0RFXKN32J2BrLxoedUQ7O6fE0Z
+7S2gt/XjTETd3nB6LjuaUlTwmYERe2hQO1WOhb1mAjUCUwAAbrAv9/N

`pragma protect key_keyowner="Cadence Design Systems.", key_keyname="CDS_RSA_KEY_VER_1", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
BN5gUd1lOhxu4K7douzWMmPqSDQ1N4wU2LiHlwJpc3sqMBLPrvSypiYAutYqHxJOKpQS+COa4yiO
xMbh+BgL4Hk8rkGPkNobbbYes0QNgArglJmUX/DzDnQEq2SH90NwceAUMZNfBYG5RAWpcwtwJAKN
od7ASb0vIEF6kvMdPirf8VtQlYBycc36aMRVBREUx5VhfxKydwp8fmkXSV69h6uHBxx3kEnLfDkW
YxwroBaxxq5ZctLkcKDDW6XOBpjSVFRTpuzUeGhWV4F1SJ+3BaFe5CGdRncH3ZFBkZu7AWPx+gzh
FIB2T0EghfC4xHD35+NJ3sQvmm4QCZFfqt+2kQ==

`pragma protect data_method = "AES128-CBC"
`pragma protect encoding = (enctype = "BASE64", line_length = 76, bytes = 145856)
`pragma protect data_block
0xJPkrUHcgpvGEcyU6DEp8BZOuPyXlCn1INgEEUMD1ju/vxtnmgY1zpdDIf/kdnF7hqa23ksGRZo
8Gwauv2AaQdZgxnfSO4u38tdEnQLYwXGi4/ILg+34ek3aRbR8EIfUYREPN456TH/Pu9F6qLAzzcE
wNYUgATBqWeAT+ypsiMejJzdiCMPjebbwv1FzOj90fne6hlsb1tAS65Wcu2d0NYzwUavM7gU2o+Q
Bk1iz4yrEDmlVsBJO+6zzjywXENqUuOQVG6V4RYygyBibJhv86vvtmvRdeXjDKpiQ7jpYVx6h5id
6lJgvCzJUAQtmAhPz7Ks49goIJl1o6q+0an4Hh6v+8ltF6A/9c5MOKwgH6hCX9qmvHpUEynVQuPV
pJHaEvjseixWjyTYtuYrsnfoOUSVBlDaj/1Hw/gDAveSh32joNEat1/Ayhj6k76yvqJFsvEt8IXD
2pB+namMHBQDZ8T0pilCKESFM/dC2+KuF+GS1LjfvL24x2R4lo8E30J86Wcbrn43ZaNG4UyNTKav
Nbz+7SmNCvxK7ootTT0N63QUGtOm3fmd2ZgYPA0CNNoQtADpsIpbmlHEsysEMcoUnbY9jEtSx5L5
gH0fobL8ACnqlwe7IoLVobaM/qOVidHd81+q83F89BUjUvQXuVa0cak+hJxLpOqMjm8SFDiRpCIm
6d55ZSAlyLk9kdzmqA0kBNLT+I9E9OepRgI12Ujf926GkmXx7uVOhV2846W/qnEEzD+uQPSsZoYH
VDuyOonjHcT9LJzTY1UWGHzrsoR7Sa/P/2noJmJl5VXsIrmJSUpjlD2vhWny6H7S/9w8g9QrIpQX
rLComEn0VIGH23H32jlk1fwXUNF14TgBwe6QiPdW8hxccLMki4rd96N6eGmjDsTkgnMF13qIUr0l
fg+DggBXTmZzVZru3cgRYzSBgtyGx+3OOMR8BnvI00NWPIFdr3xCceUPyzvdZXcN79ou1AQCgJ5i
sV0wTvLO4W5bPS6BkZrDxq/struGp82mf6yd9kkSQWsJLzb+mlYph/LAbe39VZAPYUnweL6Iaug8
ShiMMEGDxdlW6JlY7QNP/7ZNhSYZN85RCBAswGp95LOpKXv+JJOr7wUMQTQ+8/CgLPgczKTBJpYc
ze1V7isgf5zc4koqLBbBDKXvgpyIrTh1o+/pQz3qpPIrHivLDTWJPc8Qep5wF3seye+oNJlmMjSC
IMQsor3A0kG4xdTD/osZp572niE8925wjlTTzAjZpM2HwP2jZsOz3Q4VSjT+tc1Be4daPMtDE4GJ
K1tTFMSnhw6szpaLt2Ove/6utXKF5naaWbjIiq+XBWMjugOrMUL9v27ixeiXVsmPC1RAmkNL2zSG
wzZ2dbJlGKZNt3YDwEY2TXhPfU+vxfnuKOjdrYsLixN9I+gUBNlWX+QqGqYnvmGCuuhROITzNTxo
p+imCoA6OAd05do1u3R0Sha9qCpS92WUNK3BVG/6HE9Cf8KX/1SczxnbooyL9b5z/r4bQdOCh7pn
LMWGX2jDWPhDILrG/0+DlqR3BUaT7DKB55oOrzTdvuRXBCPGvnWRdhCRNdrT+tgSXUgQjpcb9AhB
EH7jwGF70PaF5WqEnEsk46yhC1gdRpIkecBACM2PRLyXFFxQzoJ89FCb7uXs87zuQkPeJXZAxtJo
FrshsOiDINYaDk6OibkwLh4Lo2MjHtDIxflHI5zOPnhvdgFUd/jfCfOCXDf6G+afpoDYzqpcoqz1
q6Khd/twMnJpYhuvX6i5Yot/21VGpdDrHaCSCiVQCxykR9n13JajuwNtGkgnfjrgfbf+kbztSerj
mmnAwqQ1po9bD5RIrZyKlphbM9MA2Fbs8MyQqYyfzxzprtb/o1opySkT/IFW4xVbDRPMLfAh2K8q
FLoRoJInuK0Vndrhze7PJQQZlANw40OIKyy0MUDNZGlYYrRY0srhZ03+yNB5W64iohniMoEOEifQ
ZoSETBwz5J9BYyWpP0ZBe51HvvH8H4yeEIZ7+irCLb4HhKZaxCthxrlupbmsLp5+aPT+vZQCTimZ
qJ+3qdb/x9h2ACmLjSiTixjdRlPlBeOJm07l4zwvdOKU8iovV8E3MeAaCxahA0WF2NsLJTt1IQS1
iFqMrC1091nMpm758DDoGU4cAMMggL6Ta3tXgjREhoNe2P3cMbYOmaM46512QFLP1ksB6YVnKqTV
CxGz7HSjZDoW20MQr47aZuihwBoQlfCeUuez3Xdmh1qMbQM9JYgDB3BQxSGf9alspSrLbMKSbEuj
d5gdaYeNWORCpiZEGjobGzB3SHyBngHicL6kgQoFPtgHIYI/2gx79UsinqPD9uESsVti+JvoFF27
RVxSwEz+tJrEQZbbV97OT+8ZGRYgU5UsbB5Q0hPmxubNHw1mdOIYEpvDKborlyoGrXJpOSwpISFF
XBNBiwPo+ba8gBHQZ8XuTuP8lCV/9MPgx+Ouc3kRQ+hrWf8JCzd055rQ4c22BGZVv8QtOZlYbkqK
0VPXILv+tnYwLSTwzRM33cpA5E8NeIlBdgteimmnq9TGdBtjahCwaRvjkjb++o2FiTsptGX0qSo3
NgESUUFU0cx88JNy1HUxFckrLcMR7VGPy4kkZK67QehQaHy59Hb24yiS0JpYa62MBzzs9Ba4CaEG
raMgcle5fXil1X/7ne7EPGb53vcAfRgYkZR171oJHX4nXnSSMcF67NgDqWz76G92N6Syd5IrJrnf
SBI9RzuV3yYBHce2JpjqKwTwtl/YNfuflsuXCwJM3f4y1BUlbbuIml6bY/CDXVQZU0E5g6Nhj/fL
pcBoo5galVFyNAStSrmfaQ3YYmGHgf5LwJMtvEEfNrhGN87vce91kPXIN2FxSASTAwpoptfUz3j3
+adtrphiLeWTHJE54tg7gbNkqYHkfxTe+r8ddrY+ZKmpWWHt9z5/zqpuju1nr7fzXFz2PJKMU2MD
FZp9wP0+D6bud5XWt5vXYYQ2zDK6yLFiJzTRjsltERMRXYKS53JfsC5YmVfGThVGl8+bdWHaFTcB
dxXX402qFyj+gudHeFdOYKI36tUqkWmJrtLHKGm4s3fpdVJv/S93+oUvioHJpE0iq8daBOR9JkYE
8Y9iFxoRpjNfNb9yNGWnW/Udh95DX700A/Of18NPMCTWY/+xr9l4LvWAFWR08YDK+cBCagzyYxVo
UAUVIrRQtgyZ7IQaY5Prxz5q1XsfN+dwBcBazaMg53KbtCK5h9Y+Nlpd9sUHqBUFawsUa9G4PWpS
K8VJNzaT/B2Ci//OIaMPCeotBoOQePAb/TnSpBJFqDAVrUC+Ec4HnmE228ZRtGqlElZrEr7SaIZa
/b03xrk4mtAxso55PRWWpamziU6MethMtByjRjTohg2qpP2dp4Z+rZsE4fIzMat5QcMhtNQh9NrP
H/aSO3EANJr52JcqLEKciMgyy7OIpwwBJcOKwmk1alZfPECMf8p+IefwHiylTCMqlIOeIHvNteO4
XHlfidgQ72xXhmDz6OpObizvx2qLA1iJd9sjTXf2i5ASPrNay/tM4eJUZ9AdyQGeBjmaGyoU9DRl
yce4oFH7GzTqR59Due3cAAbvzvLItF5AmVC6fEf7vjgB+dS7cTOZCpEx0uB4L03bx+P7mBcAwnXo
w/kRri/zLhLUV4KjdIRXOXkk8sooTBNN3dAuLhByNU1erdgiR2YyHMu6JY5Pnw/h66sRG/A+19D8
/N5XlbO3JT/JeJCsFizcvebSrQJFW84Z53nllbJLYMxsQmZfXcrNXTJDZE1b/xRVNdnh1tHiQIkb
EWaHSIXsAMxr/BZauAFSmgzNs57D5MoeY6Cw+EaZ6D1Xbo+FEonIfkd4rupjqt4qfOlqJ1o0QL/N
AjyyPQq++vt31xYB4ozrHdvMiJ2+XhH9neGlW6f3QZHS9BhNKtGhp7O4qzhh2fg7j3A3ErQIte9C
cuI0+gaPrskZrEB/irXyOhfLvU/8Pzh2vsBTokkQwbbvYlWevkiI766EM7Rd49kFeZdd5zwhRHqW
YPC52g8f5fu1mBVD8sLevPJGI/TCdPkeuO516W8XPr5pZ9mmAob7NvQqMtWKsZp7BIgEcaARfqGI
wPXynU3hZ3VQ6+MsfLYGGA8DFCqji5D6G0tyQz0oD46he8By3dNAC1WVUy7LOho7PL9e2OgdQPNP
8rKKhV1Fu9RMbxArUz1ua3+DKs/2ORYMoW2bPsKZSrNQRG/KirgfFhacJns/JdL3nxjdhV/QIIfV
zr9akr/GOEKmGC/vj7NFxCr/0clyF7juCrJTgk1iI2yUcp5ivh4OcSVTtquNlK8WGl9qRpXz8oaH
uFRK1wlV66mlQOVfUVVARZFReB0laZpflSO2adJax+HdgNI7xt6wBIwespXCFEdddSW11p/pugvX
EcSEjvqVlkHy6Kr7cVMYyyGJIkL8sRj2xsK0Fd0014p3Mf4SaxgE1oEDswv0Dgx8nM0XpjH1kAHg
YZemYR9ENTP2iBrSKvUEb+xJ+9H5mdw5hXT6FO8xN7A6/2N/4mEdcX28yqQSFdbcsgRNIP8R3e6o
QTJ93zVPCUonIVlc5Pe/yFrmRCOME/FLmf4aypO3aJ77i7DArJgZ+fxCRMrZ4eF38QipHYMEKiEE
wcMWbFg8trAYfeNe/fDF1lEDYKwMvWNDxVwf6Y7RZ7heb7X8U9Y+O4Y6aElcsqnkutEEzDdWq10u
qdAOM74HoX5U6WcNvB/p6a5T9CwlTkG/zdfGnMxXwoAx/RGlCpKHZ6jwdhEAhJ44Ue/Cc0A9Jh8X
Het5h6IxMa5ApTnSZN0IBHTKe+UHtus0JlPZ+kLYJ2SmnCAVO77Lg3DrgSQ3MOqYMyxymAddZOpt
XkVXoMyK9VaxjJ+sS8kTLbe9oML2pXD3yL9w0K1GS3kZrNsWhstHj9h9YdKm07Qh3qeynmFYOHPf
JHCgIMwfzoS3xeRgc4u0vNRAuFI80TJGapkPRN5Wy8pu1JvP18WWQj0TWbReTlTDIKXiycWnW4YB
KeeXjFvecNvUqUBRufOHyFnC9ss0CNRUEa4HHzF8jarx+jojmvVfaaT4WE2YggpfT3N1NeoeGu7e
AJkMBcKwbL6fa9FMWuGW7wLwyGyplAjqZXxoGuKClwon/OL+wyWVONqQB+tBU6fXpQ3/M/Pg+oTP
TOCZqWDRROpjlLdrUSUcOemlG1LEnAIAC35iFH4eCnZjHGG9CSXxZRvHiB3gKL9YLX+HsV6PHwfX
KGqikSOJT+E4JAYtfFyzyjbjc5T9MEh3HHd8RBCP12qORwkK0XrONZLO/L4vzAKdyJlh+Ekbaoxw
wkbJY+dubDxz8BjuUSKNKLTNCdbxp+5pQS6DHK7sn8VEthF1qA8HJkvz7jCJElLOyasJtHLaXVb5
nGBXtpjaU8+TEIybgYJtyc+L3sisA62VrZSVhBJ3cGhUiTukDOAm5tL4LLSrZulyJKgkLgr+x09b
0j36Iccy30MYFeYdK3Cx4VR4cV6hYIw9fllIW9J0Afu7RfA2d5Qilz8TwXtkbzNHogztMdgiE0DT
3i81mhenhJI33Sw+Bsp1Y4VXhJX/3jmut/y+hcwp0nlGQtyQCDO6ASJoknNw9XXUmZNl6Zp7gkrF
m+TYDqw+QjhNdbqXuy2pbhnCwoi5ac8KDYHVZLlDKAykn6nbEVa5TXdzVlkN6vIe4tL+PHnkc/eg
wxTJ71AbXUkWoy+7qS/VGpMn/tc1F4542CwYzujNGkyQSE4tWBIAeH1nyylEE1gD2nmW9Q23tNOM
pJ5t6z+6S+nCnBnIMI98A6FadDglPzHCzG2ZqcbBBAdDDeUwi+IkO5IlwmiWQPLaddxKd0RiOr3x
XUq3dvSVz5W+o3JksQDoJf5gJoOv6pBMblXwaMFDHq7y8DhHg7quNVyjxJLAEjuTdXXNh83OeRC3
WCqTVFaviocKjaH0AO3g/IQcWv9IdK5515RX5QmumnrhS6g5aAep4rrkjwgGcHEJ1gd77KdY4b8n
JCyfwTJ9DbM6Vzzzdj99WdrDOgUHHk9FHMqXs4yitOhrEIrXDFz3ePdmsZ/mZxkKiajhejq9s9Qb
Y8S7Qy3GChHG/eKzBsE041LUznS7g4iKJGnWLHxFqjAmEFvs31pFPEpyEeJ+Fo3rbpi2ZZHby/3d
jOTUVPxlOuM1APJ4h939PACV0R/UxHZuYu+jkpQb/zwIt383b6UT5yTpTsFa4crkAtrjVf62BdtL
Airzo3xvdFgZcSnF0s0i6mmIGNqGjWQGHGNV+H0XWiJL4cB8ZZ7xygajfvzNiam3R6PMOiaC+lNF
J3F8IqXPZkOzofNIrzjlgUwBEiRjYRk5V1DLfZM38KKuCFxO7WtySMln0t/vzAGo7tE8yfqYeS5s
Z7IbB309ckLHwE00RD+WKRxk16SvbgTARvUt1MRNfErjnI9J0Mn3YNwjNoRSRaKLAH4koRtNiPL5
bO1gUZv8ygYHHmKIsFk4w/B7S581sH4f44yZI++S0WiBW/OCAWeOr5TyNpU2PZNNgDqMQTHQ4Elf
UYEwHuVhHHKHUPNEXZYCKDiCSZdi/rBEQB5yfjPzjCgIvMXHElkfcvPTtc0X96gUR/x67P/lWne1
r5cMlxkVZFpeXtTCO393838qvtP+6cO8Ksm9hHL8HdLhMCDQj4WUxQbisqtTg01ubpNYA0wvbM6W
IS3hDUdPtwQKuml+zLQcImxpO1c8NI4VDnlYaMyin2etOytbkGk29nKNu01242RJPrjXRvX/TyBq
qNaVoiYxaYEaQSLZBYBfR6Q9GzfuNoPt3U30PzPeRceqZ5wN4cN+7LasobBPBfddnCVtKkjVqjTb
Cn/axHeszqpwNSokIr/55tVsh2pb2OlMglbNHVVo1HKkBu6M+HKnc/FEkPugqM4x3lPr8yc6rpMb
m7TEJPCeIRdZKhQcSo0bJiKB/Y1973H+R0WTQq+G+NjmFkGelwMGeoPMIZOQfiR3hZX+YEpc7TGH
NkEUfTdWSa/OA0DkPoQNcgjz+Um3kIw4G15vEs1MRp2XRVDKrNXZ2Nv4SBNgUhLi6H4bKhJnu0JJ
rK3ns7YKgscyEb6zYdniJh+QesoFdJTB9beOfYBPfWV4DMNnwGTCRZws5i/CEs0gU1FXdHWvTd69
C3qeil6CiJnDYMbhnSUh8RCofQv6uxuCZVOPgzVO2uR/YD0mBSC3TxgWcBfTfq6pOgrTkFctxVYC
An6ayDEpVYsQv+wHw9aQsH3GT0LwPTzYHhitUVzNhCyYGpiM3SrRDQiKXJMN1L4YuCRUYmBq/Xzx
21mtBZBuz/bR0xYpQxzzg1Xwaut0PyEnE2kOVxIPZcyFKR3Z0pzO2vDXKLaUFJQPGT25ki6mPPgI
zlTGObd17AJ+dLdOhGyQvZwj4Ju0/8+WNrP0ngiPs/dM2Co3CfV8rHIZmXgbyHC3b9mM/qq1C+hl
VTCOJ6hXipJMn6W3+3PAQ+4sQ25gYsqT0NosaIjYXEmegQCFAWDkrJBeJrP05GWos7d0qWco6qF5
yPY+0uInrowX7QF8yUi6+V6yF3kjOJF96EkMlQQI7C0NnBlTrY0sG4D22dxT5ac+WNHCE7d8xJmy
dff+Zr5RXeDsjoINYGFLYsnoEriPFUSjtW0pevRUgsUXFxY2BKLZ9/aNVV8641g5JxOTmsY2m8bb
tmHuOipddM902lw31gDooZLJSR9NA1b1aNlVT4yBncAwWBwez1QWkML8he1ulMgGsUW2ZjzMl4C/
ou5SSn3uZuc97MsWYN8CHy8/WBPqDrp7nANrAeRRCqns/D9IKgBs8JeOvdKdGcg1n+2BD5pUHNId
Y3dFr61JuKahNsG4fJoNV6e7QLA3uX5Vjh3jXduqaDEg+uQ9mNW4vkmwfpf/wHUHRC+8jiECRaT6
3r3Qtd6r+ATLuQJNQPiVn6VHuTw3AOie7cmqHK9G57QpCGs3GrSkZZ74Meim8GHvOtxFiJsyaFU+
bGMiQIGaeeOFSA79huRJ2XO+xgm+BB2I61TxO4mdKTvrT1JOagIyJKTVSc0ekfDeI21Ghio9yye9
oBUZPeSHeodsyO5ZtmQj/lV4GravQ8ZQUj9jCVEKsv02q8o8rPsR9CMrqO1EaE98QkkcnZxPpJ8V
RF/aKtswitG5joE0wbco9K5C2oQhIsNDX0HYSlspxsmGtyz7FeEvQgJxGULFy0dH0WU/1M/YYEpN
QBeo+gX+qd4+dWCXWcKVtrlhdkzxAsyEFx2K2xOQaV9ndJmNhX4aPWGE9eiBAgkhwmbKgIxBJ0Lc
o5tHjNGwZAgHgc6SlEhdjqsAarD0xy7u4CMKubFiJtS2n6i/woFqcNgs2eagc4phE1mdot5NbJ3f
INU3+EnVjmR3pxqAyCzbjGpjqqTC7KD6HePDrYzvdHm/Ng4nXKy/5tH2pOG0ibU7wuQ/mKdZiJXo
V15dN2uFOla3QlJKjHVYPGIt5xdrGip1eAF8jwhIw21u/aZ54QsAQKWNAeqYrwmKGANsH6kX77dq
UQvwiJewIfkAIUOS0OoK8J+U/XwCKw6IWQpnlIk1DKQXM3PFikrCGfn3TLI07zYWVzo0jeJTmJ3K
TjWIH+5gtzcw7ZMogSmY0QuFUO9OffDn2RmnJy8eSVPW0hmFuv6s84ZgyMkzeImFzxU1Vn8affTk
Xjc9XKp05LZBpJX0lc9BrJhz9DZMltiZ2nFM6GfDjzB99tPYwZy25qH6sybKS7U0QVEYIMXTtl46
XGrkdk40F93SqjR7HE+FDsRhRcydspBV13zGZqgVySCXW69H2GRHtGqPCyj1HokcrUlvquUr/frs
8ojW7Da5KhbwpHZh2sHMrcHc/BQTU4kC9pTuGNRcV4fmSYnbSl1Wrs21xGoOQftHE4HW1p8mEFiH
5lk3zc1V596yzXw92Yxkw3c2ojsTI7VP0fsvbbDrIGyCaaw/tf9z43tRpxMq1rF3XnH8Cm/f0Ne9
Vw9YMJtFJ75/Ww+t4BIs5/wG6p+KbtSjhOWeCOhulCDfrxZRUgNPlopMnKxa4AwaopoQWpLtcKlC
LGlByQEIoXL0kxGKrCsfVJOmHYIaxT0k5aHP+gPyQiqNH51VfPqAvpvcAbCZGWHpEjHPtrnthCTU
vVwTlTkDLq17lYILkxLDDNEi9hlRW57iVQXbscqp/SVoufzM5eHi/zqYuPhNCZnMqC2lc6kHxrmU
TsesmkZZXDprwZro5KJpYhDPBGAjmjT8Wt4izA931PrEV4iP8Cb72DrpAbd1BgJkSpKbP6vktwSF
FZX88rAdNUWMu3uZDP1Wrpt0+cMqRBDoEEXUHeRAJWACpLaCY5wzlfTpT9teBcLgmm9XcdHOYlJW
+7jZftwXeEjDptNZZU3vf6hdMDtogtHkl9+G4spRXb/wgwUZoxokCvu8WCJWDCKR7Oe6lL6CClqH
ZjUnpNU+Yr4t9xhPXKGPGKXPQlfXgT959jrfoE1RBmnb1va+ylX+JT8m4naEZNQ1Yjh8WI44MeQR
aEldYjCS3juZOsczgM0AX7gplnFmZnPP8jwc5rWWo80fKy2CR31wgnOJGcz3mIklE66ll9kpqghc
RVfue0HnM4zcp0Cy/xToEzLBuU1LU8ZQiKgYB+71+3JZ0ZH+fPEQWQDonDCVuA7yfq9plsRbueom
/zQ1aM+BYspPIaitP4KhLwYXBQEZceplRMX3D9Hm2GkhJb5zt9x3Vfu1+hTYUZyUOxLeo8Oa1eKR
ditnJI2wkodTRkNa3J+AN+x+T8oMqbN84uyacadI+V2+R1l7pJbSlqaiC6pk31vx1WPbKqOeQB6F
/rIhcllQf1oDAPRpvJ2QdvG010SJmtgGVcmpTbSRv6derclTcnDYHsfq9sW2HldFI/r/f/iAYNIR
qOevsKKlPLm9SdrLP0VcL0QDSDZAcvwv79JDeX3QF1zDa03+9+V15pPZm1s1zkmvmx71O0KTAGmc
CmwSOQy12ca7kZIXSxrv3y9by79D1TvACT74Fi5cVRDywKHAJxWmh0r4W/Zc9f4WHP8yk/iJJhPN
ukNnrQHnY6AYsJKulyr2zm/ppslG/BJys1RpyV63alYu+RwVqrbnvVrIBIIL6BWsSOfKh5dRL7J8
H6RiO0XEMqnYGzUBR43Fo4q6aGiUwN3SwTHK/lHtjRBrsF8P0DwI6q7JE5rV4euaRrd8s/gOJFUU
VS7gwh141hKIk0OvKl5XT52uvvG9cyh7qD5+Xl7Sx/nFjI1SCLC0rqNL9fiYoG+EYp9Nxz0c5mf+
SjMGnhCX5zwPv9EJd3/wVlD7Kjuqd7uHEyEL9jxUwNNHsAkczSPjobUTB3SoqVFil8NwXnm8B2CJ
g6fKv0nkY/6rYq4ZbMNLblT6QdTozBww3Y9tk1/RIe6MTeOUDG6Q8JQl2vDbZ8Z0qN/WpEw311+M
15m1K8VgUm6P8fMByoZoEUXZt2FI9dJdpPS1LEJAhyc3HcXEyg1NEgyP4LcCClp5ddgBG7zFDx2I
7Flh9arhj87tvGMV2K3bF0oDAobx6SXgEBVGWD0Jrh9AbPSXksvWwnutQVP94mtlSRM0Kasi4a3b
nvicUlYcSPZICrgPIkr44bzl2crzGPnMp0o7x6WhrSp5/x2O9Fl612/oTFuaUtaIT0L+8680N+He
Fkdbzb8Nvu4umnkRXhPujJRSzn5XeaHcqbGCZ9re4VE+7a1OGqgTq/oZc/Ay3vNWdSnpBjwHpkoZ
iexhvC25KybD3EGRkwKlUMXaeDM9ghcQQUmGGY0DMa+WEBZabHeRxopfOETN7pRG6xH2VhuLrCaj
A/OkYJNWUlPWbFuegBipLIT9RXf2V7ARrN/YEopmnh/vVQGuJOyRaj2wWlWl767ngz8bP1uGnZR+
rgm+648RZ2bQ1cn4mejH7Xucsjx5ebs9YMPiDZtm3rx3sk9RRIPEFy0tYL7Lz+0oAbtLqGghK0/d
QACXARmK47ff7AXX7xvkiMeeQclFoCuk5JsV3f3TTkHGgP4yoYtGNWeveqn3Hr/OF2RenlR7/IL3
eHFLQvKiaiXkt1lhb5jUB7hnZAARXLGHm+KK/+dponZab3+edFb6aVASmGjXMMHADVx5gHPyEDAJ
g4BtZGm5u/f3Db8apRJuQsJgywYmdRHpoLrrfxx7jK/5XAdQ1h3SX9VX7OG8dE6guJ+ZxyDEnWB2
a9AT0ND3WUZ0e55EFIRq3XsyCQ0Tzy8OFe7/5+FDOcxJRBUl5xLBwBtsD+tdvNFlGcSfUh0w5kFP
fwWFWqqSNTbT3nqPQ5e+t0Va9pLh/ckfVe/5Sj3Jc8JHhfSHqnwnSH/No1L10hAS3C8hKiiUh4Iz
x0ANmkkPjK66ReSCzWITgZP0dVD5nmeopFzdcFc1KjOoXpdf0MfiUwzETBi2ayNAVzvF5XuZzO/8
yeNKL8hbygIxl5C6mBHzTUGAm1r79JyxZuZ5YM6Zrx51B5913rCQ1z0vEWu3DxHOAoxEvnhjbUwr
T6mc79BOzuOPT7xMT671ZwTjmv5SCOutgLfVFjdGNBpaws0fXVHogQWWY3vfcxgbdXGgf/B3BTs+
lGmRB49Cgu2GMnsNp9p+1Sd5baSyDXm1bEzjzPSgY+LjSAO7UsHe+GHLuiT/G41B/4TjZgaZ55e4
VHPgJnHlQso+aibj2aMh9Qb1Hx+FXW/Rjnc+R4KmwvQzChcomkMo4Wi22iNwvnDpJaOEJk/KNhvg
QarHmFg1OL2WpqhRAAnHgV8GDYOnKBQP4E5/M/j8E1zNyD7WnRZsOky9T10PRr1JVvJjF8kcYtae
MFIbEG12Gr3RWPTC1FBf/urGs/jiPAXb5MmCq75joWUdj/Xk2UG8xE3zSTnFAkO5HnHKcnbW/Q9o
oFHJAhKXz+kIGsEUddtQuzSz6MXdr6PAUt+brf8CvTngWS9AaXdoCeGgWngFG4IOuj7keZG0YYRW
AyXxWOpK1z12OHDNagqgmFVEnBCekm+KQknEM9fWgZvSyO7ay0MDDkPhG7ITiR/ltJHKcXEwZxl3
Rc7EGyhdW98NSnjjqmCH1MP9Qqv1drY9nK+rTph/lyTcV2jDa5GqE7F09mqDazQp/iORG8bbx5Ep
WMJ8B0SWBbIuv+2t3r0YStJhCctKRyomubka8RVXfce2rTNJH94gxluw29EsqlnXGKDxN1SX4kfe
XnxsZ87fj+yxZqd08Ytrzx5uGqTtLhUvxWs8HNH60maG1xY8P2wxXAhqpDogYdtXkR6MSmyGwGZy
p/Ba5IRra7QU4Cvovuw9pJEjWlYuSTx06pxPgHWKMN9eOY4TLOgkH9IVKTG9w2+FYnDQUDRb4qe6
5Gi8u1C3FSnnM1axzalIIAWbLpbWCkZMD2DaAKVQZpWrYVmV/Z1HspTCWKPligaXTAMnuf5QH5cs
AHMkkDXDHdOGvhvxr9hygsYrcTT91RPkPK40CO9cfSYhLkMEOgbENz+7nSb5w+wF953Bv7meUjFU
Ibu9gdGjaIL16iqHM2y4Cjut0KBEAW/VV2crUr6r4tx5QKpnHaLww8/4tWLOxutMsbaqgJr5NdU1
xq4b2OQFFvZfB2hT7r5QKv7YqTJEwsJqVQsSBViC+68hh/v99fTYxsV/nz6E+rXOaa8qugtAAnWf
bkzyVTZDzgwzOyE8lpj0zePOdkH+CZTv7jxub1qHbEOxrWoe8/hDGM9R1JJT7HxnnIts8Qq9+ik7
mW1TNEkXeFgiD2fg+i+T3S2ypRw+mF9KVNmVrOZsaZ2fOFC2j5hPVAlCKcdjOoNEM73WLON91JS3
nEA/nO4OW5NTI2ocUztGGoQbnp0fwWvBl/81R3wZ6knAaSzcjmmjyuZA37dZJzZt6AFHaMn8+uZw
7sxxSg3x+Dibib1wsxBUMdXHM6LhxpoRmJJ3rx/QmTM6wJ2Rn1QiJomx3txsaMrJ+sdQ9MEUrR1C
xCuFa/LxD9sJXQHcB255o7m610U1De3p7A3baOs2zWhIGpMBksT0fTqsd/mToGsUKAe0dU0pGIVB
h5MJcAwL67DHXA69bl9Yk6iaD2723uFwLwjqYO01g5XuIsBDigScUrRI2sVS66UlgkRgxlNhRivH
h896Rz3hdywbG+UQV5gQIEHoA2LGVJ7mM+3w4ypDTDdfmkWxUWXEwdPOuRAO2iQnNL6cUqL8GDsd
JOQIlS3Y10HxZbytMxcrSInxOEnkXPwRX3mqnEKq7As8PNyWSS8IchsdTDoxR78JfELmlKCC/gbx
UvoD4rEisN3WgOLsSJH+dm6frQ6S6GvU4cG2QxG1+MD4OOKoX0QWtxZ77hPTj0iAAumKoZQMrM5D
G9NeoZzXGrW6TaY02G/uCJpPhNuvz1TxkbUiZrLcxc6+jaOY5kSQgYiX+PvutQfnDl5NWcgZwlZf
cyfpmMbpvZQ0gUlINogdvB9y6iZPMxNnnc9ECPESF7bH590XNf6qj+kzlru3OE/HK961NrZ3y4Kz
YtZzF1Pg1eyqFGVYp/6qGSL85mlQf/IKg4n6OAQr+gKGNkRWnDvBHjFeBQea8yyFQMg1TAuwJ/Th
0r6x9LapcAg5mSFROwfy0Cvqy5nDjSnmPHHr/GzdsgNrt87lT5YfxbBFYws8vI2bls3yAtGhMFUu
FNt9u6s/rqZZ26GHCUBqZC68Mr3WoY5+O0BuXhZycOepdUrZNj+dD27/w5eb4ir5xWSULIilcSOf
YnDqNnu25SBAPD6TwHpQL2LG4tlC46Dpuce2nm7l8AUZoJ3NTL+eIF3ik3QrEg8k1T1nyZx3Ks8c
sqy466WXqbJJoEtPApkZYATaLmvbvagE1KcRi54DgCrduT3XJ5qAg69bWJwpEi7pwgP+vWY42oqR
sbQb8AqK4b33SfVHJZSzyeFbM41/I9lHbj3fXS81R2KTbhOlkV+mdbZeSEWsC4gPrd3DqzdPUPcB
s2tHmLjq46vJJWGu6Ds7EJ955BtESWT5QkFNgzm5P9AB9e0b0J3TrHEx8oVCvMINK1S8BDETnxt/
RaOK0aDlyzEPm45LOacUL6GxI3N1L0Z4kHrVvvdMV+cDQylqRQ28nkR3Ce2KSc2Xo7bPBnWDRNYR
FfGUOao5M6IjBsZ24FarDjC8l/Z7sbB/O398lXUw+x+twWFCCIMqpcCrUcrAfryvTdpZQ2PCgLq/
AaZwkXHtKoZcNDEJH5ndYcE4GlSM7qNM7fSZ6qJ7qWa0t3q8ui11aLwOcBkK0bNsiwNROCOg6EFE
Oas2+2qJwYbWjf9LLadOEra3RxQX3PnSWL/dmaKYZW5MV6ju2h6gEbxRJDEB3mhHuPPMrpKBLyhj
8SchL9ZC3dA2qEFbnbnfDMTAfjaGwlfvOzoeu6sSrqgEyuMxLdML/0OPWeAiUmhi32KbJ/6In+DF
7UVNKD8+i3UNQSrmdf8iZ+2G+Yw/NLeuk9AaN4OI12Lnw5OYdtunl8AlTH2YaK8OjTgPZJx1AXg3
1rvxRMD02w/N5kZxkGj06E6tz06/FX5C6LOAc7Azst6iFUUNr/MBBXc64hfMvdtkF9XcOsDS/el2
fyeJrdoWcJ+ya5rtMMvEnnUqg/QofPPhSk9OyHvF8KZQgGp3YUTeF9sbpCgQ31jKfortPO10W7Q7
L/FiknKREmvADjDbEcPMSH8/k2/3sX/eXw08pqrhT/hdXLfRMd4X1ZQfZuPd72BA5Bk6YD/gCBfo
yLIomN4cPLH/CSsf4qDbUu4f6ceHVpW290nJrIk8xEk+mrYvTpPzVBKtzOtY+9laKL+PZGkC2JSW
dFWBnw/mdFwc0RbO6HW/Bru3IKcQAUIIT5aJJp2b73KXLooh1LulOC9W+mTLCtlq5IwT0QKJabds
aVaj5uEQO5YSNecVTgp+20DVyuihe5sY3X2m5XZqK4HWDSmdLvD9tWXzsbT0+zQ9WUhANdpJcJUi
eiWGIf7o2sdKUfbJhdvJKoOGqfPVAKVOY6AwUFVL0SShmNp98w0qE3Z0X5rvdFTT97yyQVpirYgP
f7QPIec0qztk6M4osjQKfqQlvhs4T0TqDFTJvWRkmxUdEfRHb3TQYXctuOmhoIFSN/1RE0cFlnYf
sK0E/EnHiYXNI/sWC+uBmJj2XxYUnzD1NGW1XWOWoqmpHHebexRwAqpbXLiQ1f8F8rSNE7MrrzS+
ajTX6KaEMFmguF2xfecFKvp+1P7ygeHX58RkwzwEc3s90MnAp0TLG8qQgWIyP19AOA233EHOf/E7
ILGtB4dyAGXZ9YylDouu2iN3gHVMjtPSd0345OvJ6ewbhHXUC+WdGjDwFa73sMdOb7T9XMWsPK67
Fhmvi28cmitKLZ/w8tPfJoFKbHT7VbYGURIT+HeG6e/YzzaHbt2ev7n9RPEfmXQHIGJFZPnbAp03
3JyzIsYUUpgJNVnFEkF8F6eX3qkN35IDGJujm185NnRJoPstaYGhLN0gdO0YIk7pUm8QUfqhpRAu
ueY7RpcyYmwlh7LIYDrmBzK/L916jltL8hGv1yLp+0YkSR9LysD7C/xtBRwyAmsHdOUcGwOXZA7v
XboavBV/aIf+U1IQmQbFe+wz20HZ70sImXlHujJJ6UBMkKOsHc8NX0QuefU3jPOJo/DjTtZdYFTd
pZK+TdgM4lb0fdDuhFutg9nMoYBQVXJqMiupD9WLztIUkmDPirADrD/IyHeyK5gPiVpFTgUumzvG
/tj5U0VOmxHt0Yks5+p59tB0mKfjIICsMQC+KhjZkJOE0iJExxwIJFbAN8XwSiItc5o/gzB4Spdq
wAz39DxT6f2VBfT1haHzvD9SAvNPgRDRZchZWGFviA2I7VEgvJDAfuqTySFsRNZTANIubyYdje+1
DMiPKYsnofZzIKXlWIq9/ukH1xj2M2NsNeeZv+9Yo9+ladj04QEHonEbdassPndIFqwVd8eEMIV+
GXrZNpzyxvdENiaNZHDwWkZhqUOoL3AzIT2/UwECrooMKX24PArjdm7WrDf9+WnbavMkuQSfw5Jl
PSoJx/p5RV1TXnmhc8r+DjA4a0oEPa44ex78sa4wBTt5f7cKyTuvGaXXHvVWHQcRuDm35Pm3OKXy
GMMd6cy9nIwyQKKrxmYAHJK05oPl07igudN2/Su70O4s5gfqjAV7tjbrDGsmqDCZaDOWdZupGNRN
ynfXLiUL14qoDl0gyG9NmLcTIglmfVxaW6vYb+xpuftabZVa6a4XPHsCBjupxSKLery27PYg6Nun
EHU+utc13lDSXurSCIdRJqQqMcL0vhJnxvEWQAMgPc7OvtEHOEFlODliL3hrw6+jGjtgiCEzOGzv
VfJb+DC9qzuJvyMH7VqtVZL+Ntq/VgNWJ0M2zZaJscie4BYNEhXtyf9bcqNAO+6cDXENLtA9Umii
IzroJCGYfsdsxf0lYgkaOMxnmAADnXYXlUHqbHkVeXTA9DS2pGKRxZmhHB+YMD+b8HORf73D3RgW
HECrQfzF8KjzIcPNYip5K6rn0258KdW/r6LVxcIUDhndO680WVAZRTxuvhXgdaoCI/Udslavmw1w
hNWVkurCmwHnEuRUtZGbr7mEdqIzJyFB0l+io7KaVJbmPa+n35XDJiG6z985rEklptCV6PzQnnOH
KQFLOeBLEqb97OBLNV53JCG5HpGnClsSxWDw/gaX/cGYniy6MduiC/ZEhik3b31Gbr3FL0D35oKw
p/9eganpkgMxV+7elLJzq/PeBs/B1W3Z1TOZdW0margzf4NeOEn1GEv37PgsVtq34hoRWNVKSriO
6kIVEJ8thvEyZ72vMfwqqkKTLoMnToFmyE+j+Mo7iTuyVkkJuFuPcsUuVfP82IeK1mwMlloinsyP
WIOUOI1g+h5zU9iOYer2PM9vn1Ql+PqHFDmeFcfh/bLxTeRPtXv42xSdErnvfV+60wkx0VE5InP9
QByU2BEfaExWkgpS8gNvcQOZKeRtPRLWgp2hMJHM8idK2maId2aEw0Fm5EHVMjWXEdILbLytwPda
lxHnz8NPuVD3KC+/VnMDE33zOoK0+q31cLxue6JkJCYL1IIY9rYpzTmS7GS9pd739Txs9q+TQa3m
aOJfSRo/3hP9QoFDFXqV6LrvWXz393eaFuzgdcd04bwFYb3e3Z24jg2qfYfkLhhUeN8MIS+QWUkz
i6fawhVsPs2CZrDcozAjXmMFW3oXoqS7lga+DLbIYbIRw0yq8TcLAii/wzsw/HtmdQC9oekoczxO
iNmIiD4FMpKk4lgB8DmyzGAaV88bzCKeT4o5/AkMvAG592tmtgLDC7DZur1pA528h+/FPvc0JATf
s7qiUF/NKehou/i/KxiVxdA48UQp4/Bt/HDMHzii10pUvTKz5RGHiZ44aXZUPHQnhdAJb6dpT/84
aD0W/D2eDq133DZ5jqcCRVdTbTlg/D0ulLpMXbmNVEO0d8EhEXgZx4QsLysMB8YAfnrNtqr8HmAd
O1MoHyIxKA1HK4bhOnAIXWuolP4/GnzicRcnW40JDLHIbRrFcMgPgQg3IOUYAeGMXER56oACHzLE
xNGFH7XjYsh2HgOUgZTIHVZGSkeErwJuttJJkmk4hY4KIzMuQON03gtE7Bk4AvOYU5dM0n1HDjdF
pSy/Kkd/QUI/AHQ27f/NgWNyuQ/rjRaa8T9Gse5Av3nUyENwZZKNc2s2G7zc2FkUgI1bDnCfMxo5
M1B+f4KedGLzTwJV+JBnNXHdHliOz8uPUEAQRcEbYp3MaCMrNBBbfK6yqGX2U6zeptHkNtcAwp/H
OZW2EHMGGa997qUCjJQroB3fCN9lI60Q8f2AoYvMaVG4mWlbETgqRky/HJXOFnSgyVt0Hw6uY8ML
j3O3LqTVXTSh5Tyjz/62T36P/GzMPEj7J15r1gb3DNbjJ0SqXjDEtD3HujpojoJL8yzLvggbsiQB
fl8oL8ljvpmlWVvOZHq6q4fqsU43n4XYWldfDlnzATH19aRYxBq38PN5VfpLfeQOPwaCsb0W50aM
XqYkl8pRhdAun22tELKtvB1R1NTXmsJ8tvPz/eqh9VJ6y2XJwOC2jHp/V9MibHxSY6JblDdKeDTd
fXZ/9tGLg7htzZcKmR559neu2pd5PrPilodjDoBtl1cT3i58s2eeJ2DGuyLzASzyw/XOJVaVVR/l
7PczjrN/YfrtSvySppxOzc7UoU/aJ/CmhK9OJ1DyLfR3PRumlaHeGI5G0JvWbU6bMok8QQyncwwc
rqxM0Q7pOnLVWwDspDnRH23mMAKhbUGEvezRw7MPhu+c5t+2g0MObffaAbX5NwN7A0zH/Q9vMCcH
KBb8IPXg53xB4n5M5+xQpy4QofGP3fSqVRegEO5PQaIWAtnQlk64lwOk+G74E2+EXQiSZBKNOHHa
IsZnBLiWYc941aJtWlw6i6gqB92VD8KO2cDmmmUzSK1dbmi4TVMVj/+QSv3YPeI8dsayOO1P13Kd
/YT8jtV1XVZcIy+kXLre7eXjmuFmgAfEARyIFC8h3nRivnRFJq0kXAPDzQU0HhslltVZL3eqH9bZ
pO4/IwvS+UlE0WK5+81KgNykXsrURu+QPovDawnung/UJYM8lVLUimjxLZJPl/KTYAwxystM/Fxi
464xzWCNs08HmfYf1vNtptIK0OUTpkA9ETe9wmzApnq6maLTDxidrIvajCTrqjy7b3Re8QyehoPf
cAgI+2wDlqo5HXdJPma1RUmeVPzV91FGn2Rb52xbTvlZSSJQbx0Snc5nYA+qnQU01K+kJ/lgW0/F
C2IW0u8np3gw3Pto0dVJukbFM9AOzby62aAQ2GLnedlDGbSOgwjB9aj7KM4CTghYdAngkhnF2r46
Lm3BA09wCWw1Vnqt4o+gR6ltJjJMTrB3QnH6BvWeVBAqlgtf2AXfdVH+nU8ffi6REOogibs3SJAq
+eanZwdeonY0I7WEUBvGVqme/XqEZGVUI3zSeng+jtoWVJA1jTDFVlgZAcVrQGjkgsbzL+IJy/cb
V85WFUk2GNwIyjJ7+oeDufz0hx0mtU3lCup10t4FGYPXj8WTt4SDN4yHFkew9ESL3tP85mD2Sb2d
VZnP+nXTufJczOlChA8fVzzsvi2DRrOCaANfy43cnPc46HUrLgl2XZLOL1WJZ4VpijH4oMmV7/pi
vfni2LUtaRDLgn0tFHqWsPfd3TTQmjx4cTBCRyFsWMK8+np/yo1nQSt6L2vIboVJrNK/D7SN3wtk
UUBhB45d2a/IwzFEqPjlMr1o57LENlUdH11wLCaLyRBLXFOust54M8O8zMWVSr0OQ5EVsf8u0Y0B
AfrXOZx090txFOftTIdbNtQ5e4eX1ikdMGwjeRDjm32zBXSFgspyzY5wK2dtGLDisycTW/rRdlNY
QmGG6rkptXBs8zDuiuUPH2OKIdmnzzCk7QuHmKUUQzbLT/ofOCksxUtnQhP2XGxRQmW1u55cOnjb
SGyasSWC8FUC28OE3tEipbicSmfEIdfVE4GxVteN12PpYFlW6Ukdh6LND1BZP9sh+MS3KqVHS8he
rhRYVLfKeP5ioooKVT0lT9hbihsSxPv6FGax+f5nKEY8zQgXzyjbOEhppkeKxMCLw1d+lh1p4RX2
IXzXlAxPbLmaiaca89iHo0U6AJC9MmWo3kRQo7scdIBzwBW8rZixEZS75AIVWIyhai/sTMgHOb9r
hdTPlBEpXIz6xEUi9jsxkrwIUXNw3f2ahijoX0yV4GXZHfpHjyYPl3UJItRGNgGG8ndmUuo3fSOn
cF3KEFKAkVdpUI7I8P1T+9pQZHocHi+tM1GDLJkCgmfIWznKQJ7U/KY97EvVcSIDhs37PDROYXXT
nGG/02DbF2Hm9Sq7wlx7h2BikKKVMvS64cahKh96YrpzeZAfVtm+G2+9/gyqRYTSWdnar6b8pbj1
h18Cq3P0BxhvEqvt0YIT+GNBjI4KXF9M8TcRJJDWmTCCIpledP6AOZ4LFHlYZ4cxx5T1FtAcWHak
LHpmigUKJ25Jmwe/7j+sBF/Pz70g79C6lg41jDi1nhysiqGRRafAaB8xdT+9vdCwJOPeuYWz5JCl
SDOCrp/xzLaUfz/+QD2jnz4cXDLc9QYgLfhL7bcMNTQuJpEC7+6H3GAFSJJBe8jjg3NivglUuphl
lMi2KHTS/9cwECkN5FIGO7FVdfV79rWiW79swTBWe3cDoA9Oo0D85HEZpicHNa8J6/8wJjeidhUF
RqICyP2hbi2yTd2VgYmYc4Hb8hR/+81ykO+mebLDFMcpmKbW//iBvshc8ZcJN+MuRqZbvZSvy7Yb
cdCEYox1lUvvUv1GfN6puu5JScCo7rvuiAclfxB+HKRe+5DASDQkAaT7F0Q3AMoH3lZIAMR5y2Tf
4mdpqctHspnLSqxglt+5zxOPHxEG3kXy3JAABCvEGHJS8b7vo4ujLgqc7jT4Bga9gTnrgd8muiM1
DW4k91oXwnPgPPVWCBG3NB8ImcLsS27XC+bkT9ERCWELqj2GpgrKyxI/HwAB3z1GjFIiginyAOFV
HIbM0qzxDeHfky/zOJZTHqXuGycqNi8L3tvIrbzTVJKOOLYmZDdCaNgYDvTPxKIaRE8OlxeP05sc
dp9DkkWUw/RTnMD/k3/yQUSQ2Ij5EOLed7kqFjrQmscY+o3A/SZtvSexPt5NRPYpqBxmynRoFA82
4Mcxh5f2kNymdQKrlZI69xuoaP6kuv+kmD1LjmouW1IMCUwYZkvkkBYBi11Bl8S2BB+iBZAZ5hpi
bbKU3/W2UvmARzVPrWb/YyC6mg0VKCDicmlGZ0u23Ky64nKXudj9VimXyUt6URMRWtO4ODGhQdAt
Diw9CRMKcqnNTWw/JQbFYbDRRYb+RjcwtUlcF/nGxRZynG42e3M3Jdzxgvzmhdt+u9D9MdRFizAo
4G05THjA7B9UDEjKBxGMMCwnLpHe1oVyUryLtTzNoU7EzigX1Y7WAPUpJ1BtN5GBAEssBEz4NPkm
GFaThUUzrFKeUSvZcr86JZNycPjf2oMikejWS5OUjDNrBWgBSuewloEtcbWgV7uHc006p7z9jQHl
SGfWd43XRLoth2Zjyf32SvnrxP+sG3ujxVhFHtrdYyrDYMc6kJFhdOjul6NJj+xMSOr0XuJWPpdb
PSVtLwSj3xj8lguf1S35NgWPMGlupqht054rzgH1LB2NX5LqeZMQ2KhByHQ5kOQRPjVC06jvp1Pp
KnHWD5C9lJfTLjpgAaeviajBjrccD46ZkLLAmyhw8OijeZzm9T8LijlQH/Ue+M5pk8Pu1y/jLVda
kf65RxXNZr3QCW9O86ArfunPrJk9NDuuKkao52zylDP2eZDO5K8yITb/hcneG5R/bIu5EsE1VT4s
7px9CvrAQbxHemzzncoijTeR3T8p/aTSu5CYQ6j79v5SR21SIhX/rk7SgoQn5YNj9+SDqp8/LuI0
MdkruAqmWWS1IMK1EDA5XNiZlG9ffHJ8hvhAbV/lnpK9AdYGey3pS65CETi9wu6fC/jghb63c4Jb
CxGw9lZ/j3y2ElVwbPnXAJJtqGS4Y9nnT0djLAwA0e/9o9QFc2+IbtgtbhEitpFsJdRjTxDd4w0U
Uj5TvlExlybdmHTOGVcskeB2Gd80wccBnhd8e2aalF0CdKz26fbQbG+JHnJnlV+8ZndST68p7T+Q
5dxyz6hoK61Te0JGPFt8IM7FzRGEAweiHXH8MxJxyVnvHlTVJlK20HwmTcN4maEPtPO8lfXO3ZCZ
0tzAbh9tusI3/O77fopNDXPE37C9qGYBMbY9crTJBT8vhBz1UE/0mSLvy+AwJJEIS6hjisYNe0Sc
PQq0+AsYlMaS8hTRCiINTqd8YJhmUdixa/ekrjbudgkmzWCW05QpMoYXy0K0mdEmxbWGqLjpNfZo
noU07t2y70+dYhB6xNjNmHnhUmBXQjNCWp1oTvmkbpS1dS0x5FoB0aTget9REgz2jW8aJOUAgET1
lWu7GAG5vYfAQWsAPGZl0lcg9fqahsF41za5PB7cWbTmUBiG4/pDMqdAsBa1WLBKcTPbsUEs5V8S
vhf7mpeHPqKrZWNtCE0QRMNRCsQvlyirsCH9w1/wfd7MIToNVr2aMYuYT+EzbQDsCdTOPKlsJ1QO
7dgk0CJo3LOEKaKjzf0fJ2QCQ/UHUfTcHfg6PqzxifDy+Wx1L2yAejbj4wxqmsNXSAEc0g6Dy/Ex
/nNNHO8JpByB2qYtd+KCpKA5mqVPJXNTjOtHp09J57Gspur7F70uQxIcoiRTO5pB9AaOhKiUOQQW
BFto1JgWDMq9+akSpNMw4tCYNoDoMVPwMUZ91iRf5Xs09P2eYSmBdcwVhFGQq2Y6JcoQMeRJpfnW
wOJnTu1U8dgqKs/i6mbkTxyepZvkRJBF/Cn7PGjA+wgkhzVkyNGDAhgxA6m4wsNPhs1N1vSoQ9hR
8tMKy7P5YjY8dgijxYIFr7u/5Gh9uAw5dtVIznBGQ8zmWdPVbdIv1OYvt2mreN+SKIODuja1Dd4P
riwZVvJ7eaJEI9pNRKG5jimh1fcY4Wb7W2+dQPXr1VJ1AAs4sqsJJrIRHvXr/H9oDcbw+sRKgntc
YYIOhORG+OMcI0cNUQT8XphVfAbduz6Fjo/QHmyQ9v0aGKRjO8KvZWkhOBTRvPQFz83/JEkBaERq
Rc/klSHzWDLfSeKS0SxqlXPkrklr1Fi2lJhgZd9FD0njGFILJzrZSjHwhlXn7/eqeETziT/yn/vT
3CJtxO4wC59W+xwSf5MX5ICwTVVoeX31WjfWDpZMNu2pZ/gyQUXCIWKRG+2RZ8MlD45GFdG05CS9
i79ji0wZ5Mgt6Vw9ZGUQj8E+GYOrfTX7nGoE9HoODK3q9NcPFApS1BzGT6qzigQGuwEYolCfCt3O
0xJ+NqjhP8TAVmnGj7B88Htp0Z1I5iEGed6oLrQvTmLJZe5FFzMU80gxxvh9AxKqd/klcs4icJ8o
6Jzq7TGPQ+nPZaFfs+fGxzNLihPN0Fqtj65HrI3Uf0mO81//L4+1T6V4ZNUU1ZPYD8gOfda0zwfe
k/Ewokgsbl4Q3tyqM349QnRpcqbduxmAWYRQBQlA+FkAxPU/N8pE9j5qEyhJYtDpZZN0ddYCWczZ
pWeMF/HmgrUwvue5i520dMrww/QthRHfMTfPuVVS0MaHbhe1sEn7L07Hf9s1AOWku1I5LLR/asqG
gp3LHbE29z9U8fI/xSyqBTYCzeEYoGD4suLmdc4khCyNKQeaKXRbj74JwhWEivgquwTJGUwl5mKU
tS376OcoDVGfaYDVsQVnPtzi5SqpLWA1NjqtoC3JzsCZpv1wt5XvHGtyz3eUHSJ43D1XmfM4q3Y2
iqHc35RMf/FHfvDYtPrX8KgU2mNwiZFgnNfwAjb539jla57lSBEUdb89BxPXKL1O5qmMAOJbI+ss
hYs1skx/15AycL+zUPP/XFoY5Dy0kIe0hBBVTolWZIBW/naRmfPwNj0SszZOXCs5gADi1dq1UNPv
ZP5kx5D6f8w1l6zoOKkhWt53Z00mVO7raOIje8TAtdFrs+XCdspRfKxZqUlHxmls2TM/3AF0tJ0/
sku1lqPNueKcx70oP+G3auHU/QrmXvzxKLMDdLCMvPXYkeAjeFyd4Knn7wFtkQvo9HN/hRjvsc2Z
PYzCinoujhKH1w7kon+fD/CY7HfWLxtUZ1J8AhVTi5NA3z1kkI80Nb2sauE/M9K0JDcu/CqKZIgC
REoA+LiN5APTk4KfSbr6FuwwI4qLpgKo732NcaOXU4tehfAkehD+IWvzdqf0P/2k5AsM/+MsQoXc
gbg0CBW4KIgGw62LwOblvrPofXyJUXKC6arhT1vgrcxgn8Avur2soPHpcj1t5o3cuDSnlqpvFt9q
zEihvhb5gzb1bklpq1aC/1O7kl0VShzg/JBBEWvF5mDDOO0TnCs4lTDgSMcYpJiakm1eBhI12Q7F
KMh2rZCTtQQo0pb9U8HuxFXJ+tpwuUbBdxvrRpYq1bzkbnxJz3tl5U90849N+ahCmiG6mVK8tKW/
jwrQffM3aV35KLrsmpuGCWWozZ3sbvb3fm9dSHBSFuAo0742vFGouA/ahZ30nN+Kk5sVuBQHK2FU
tkbk3+IdkAB0J9Joc+yNaKt/2W23P+bbqaVPKuU/ywc50lX6AOhP2jf4HuheYytekAOLhzOcu4lh
b0t28gOP855dBNVbSJgOLFNI8xIuIEvFn5vXpQ6dru4PELhYHWMVsDKVjjGIMDuZQC0xCkldf2rw
pYXU/RGT+sB+3brNf3++KN/8LGAcKfF+0spQJsGW0uNuMPVn6/3Wk0PgiZo0lUU3qvgDnskSY1r/
6M7H36L1OgJNBlnKdyN8U0SA9ucCVTEkrSo3mCENdXxYland2SwqprQddycvfX0oenPXLfvq81og
48+KlpcuNBfBA0TyAVuWNCr256ANJUUrNy9D9Js5II0EM464F5F0uusa5JaPxZpeweC6jalqhoV7
z0gxTHEw5MR3hnJ80puZ/BjOHb03gMmPq+T5OxhbCOq113k/Hm1S2gUUJ+VOf5PLE8Wibjc2TYBq
e8SanuP5Y02KyxfhJUVuqPqPdjxsFg0zsRkj6ALsy6Ej3swJvjt2f1Qhl3PxpxeSbPw9twWoG8eX
K7zz/VUWQicFPzcLU1ie0QH9G/PDbqKolA+rJHLb/oj0Fax9Z7+C29R06OXeN17PIJu1qwMFQpy2
5zQ7Y104ccEGdnnknt2FgDLG9m/ufqrYi0yfFpkozfybyaf4XfrbStPAzBOuiFFgJORLRywdcJV8
xMX1bIdIeJtSLFIsKMjtFwhQMcN9lQRiX81M+3QADvwJcc/wqLtR0mmuFR1yXn9ENYKMoC3LngJT
oFWuYn9B3vJ0lZpCsoDxsf81FxoFf252EVBFmrZIniNzGANJBpKXGFyJ8pfBdmlhrMIZ/yshzwi1
WfgxLx50F0nOQhujKmQeucHvOywlYbN7QGYtiSeFaGH2ZPOI/07tte5icZO2khamrm1XoOFz4Tya
6UiVXtDy5ps8SLuv4jRvABoY2/Os7WCrHA21C0JlWYHV5bfZ+W3YILDRpSP9Kgp9R1z9uUugphgD
VKVXhbz5vsX4HSen3aBgNvIjAH8Zy/1IF6CRWs2dkb8tyc9nB8SOuw/nIfAEk5QIT5VKyRxpOtHm
qyJXxf/WVVDnIMSZBFaMVwpIt8BCVuyzAi7YmFMbCm5SXfk4eky7k7etAtf+QrbYbtCw2m0vZgPS
d+l5Iyi8iRsj7Q63wyaCYTDNcYD9N9Fs/1r95xw478j7bGcnKcoOLWXqf79gcpNx9R3zsACeAFOj
WbpArnwXMV84sIajHy6xpF8uHkyYld9SDGSPgka1OCi2Q2nat6NxM0+OmCmrUVqcp/NI5UWXzeJ5
1FSUEjSnzVGx+e16RpZG9VR8upwNhjkRvKmv6g3Uic//vfLbPTdStIOqs/lOcbN43HkQq3vaxY9G
hwYyPMZzwUs1LpBQQVqGLvLS5AcofCLcHMFYsGPPDUZlt2wo6d1Q0eLbjwlquD954gE98iBl1bz9
HsVyR655ARg4zPfFNK+xq7Xjg/XH8JQlfyKoQSvYxS0xhMYJFbHSHhYKHoagXpJtDzDxwFyUKfO/
Ljz5slfWbXy1N9Ogzq+fwmdzfC/YrBgFpaOTCO0I3tzJ6DCLIj3O+4Mak+PzJDJragezXV9UYyAK
Sxun45v2rx4mHoooyTNoz4l1jNkJYS/IXfaFxSVCaRQX3F7uh+cWKeonWbmmhffuNs9n4u5KFcwq
lMOx77h+QgWUvsdBAguSzyYvkRTX+e24cZc/2c513IGwem9CU0dsJlFJbLD0vaapup0dwn20A8EQ
FyIWK/DpSn0BBD4XBuHckRfHrH0PxqhL2gIrmun3+RMVosj1B0vMQUPShPpqYWtOJ0ZGkN3PEMcs
OtIA/iq8QdSQGte90OU1jgC/KtvvgKrqkEEg8f8hp73m51I7DF3F3BzlO2nh9wMNxsmPHP6YNGcc
9x8YvnfkfXewZzjedix8IRwKRcTYKhMGf22mo0w6krO46qQbBH3ADdhT4Se1VXgE7iVLGlRplVSF
Ws6uobJPfHdwtuCBZ0zs7gM/OIXDReMFbI8XOFVEnxT4TbjqpCvB1giMlH+v+NS/7idA5gd2v8Ol
+jrsXpBMlq3lr+xhNiA1FWlbbI1NupAfKMATVMgwzR+E0HjalBxdaNl4vKBfrofqI2F+UrBrAwC/
43ZtKcmxwDXjhI+X4zRq6Kd9zA2BMMbDdEOrgUKrQ1Ql0VT3OdB1WFhdMPb/l77nIYVi4DxP5f19
pBAxfgpVy6f/L1n9XGlP/IroBmd0IvE4r6wH45ireFbfEjPp986QRKI7pC97qa5kfBNgDNxXl+km
R4zBcqds7RIm0VN5+Xfr09Xwg8bYa/AQC9u9pvlWshSzhEtF8wXuikx7Ez05fJ9BuiJ+qTL2t3Xy
IWrKSR/M/0DHo8ZsRPwV1TS57K311+Gm6BkvEVxDXAfUfRvRH8S0vxr+eLISRZnZHqpiVgIRnRur
iIcY8+MxqqCrRGlSkUX4YHwj1ABu6rCObycSqVqpCRgQi5wOKlWGbNz2LTm5cErXp5G8ff+CKEje
yKNbOyxwFGe0Y19NxpmRKwr+vFDFv3nAWqlPpp9mN41qGH8eJ2XDP+0Dd0mr5QUxoQbeuem7wF9u
kUSwBElMj6lO54KrvUsArLP4Q8DRJBs3hkqemn587WOxRKQhac7WNaEc/6a6owm5TfNpihvi5Tm+
DhKo9bMtyH+uG3SaRsxse6S/JAaCo8415BznfFBsigzeNziFyCFXMSHRNM8ZmZJrlclqpOLc7Rln
G2mcjYxh9AKbhWjbwOtl76juA1fs98Tmy3xTPbyNbi0RBm/Us9752DoHw2nFtNDPrXKF6ZPMtJbl
wLN4GAVVgAWfvHjYDczxshbFELVt1ohKR3+oFNON57F806eVz7/BzjpoynHkcYx3SaO6+36VIrvx
3Hr4ETJlwKhnAOYX2v9HQlBXi+L7m86TvHSDfiPo//GwEWN0rBD2/IiG0NedCC3O/IwdilumtWjH
KPk0Fy7FZVN+Bf+yOq1haXuvYuUFBBP/XI1bCEKY2XRwm/hn+UmF1NJgq0JdoNjrxCmfiacz9zZl
a8h63q9sB/KhxkCeH07Suo69C01IqoHmGmAZpb/ks79VXFuFdJ9cRdnSr83b7smZht8xQ1iZ90y7
OkuExL2QYKiIioJt2WcGpYQhsvuMI9KmCpIMvfcSEUBf9LvPt8tqfgSk7ZbPEurJYTXY/Q4kuffH
a7cYeY+E5WaVxmmkWO9S98a9yalgPaOy/5y8IXsfJCxMhSnsrZVOg3p4UFyEIu5hcwC1TkoXB+5U
kDdZeOxo+DOmb2gEWY35Jz/Y2wp6gztQ9qzrPj/y9BwYg9Ss2xxvLKXCK1useYohgfQW4CRFQNL6
3HmtDb+lZGCnWKeCwfowLsOciS8Nj2Q6jAvvQckfiiVSb5xUo9SY2ucUGqXQOJ2JW7p0xMwbtDuK
2cOKTUOMFgC6v+N97+cmPPyjunfD+UFU2XHSt3WoZhyyXYlV+D0G+nga/1kimPux2gkdhutCx/nM
bU/X5fQ5QH4caYX2FWREZQTt+GF3CY9QMYHiRFlReMAz9BCSFlc7mb4LGsI7K7DkMhtHC5/yeBj0
Fs0r4RoaP7IQBUpHe4zs1e+nYwl7Km1CJ6ZiE7rQZLGU0CU7DHO0QrXsGfCNbLDjrN8b3YIHZOCF
OFs2wlPaXwshBooclBmnDZQrPxH2TG82EXjx1dBgPk3XUQ/TYZw6ZwKRB1ah/lT0lAvuZeTs1RQs
Tdj+KtWTl3RcQag0tkaUAChsXeuCXmReyF4IXOd4w5KSyr0c9UvVxOfinaJhCBKdeKRduAbmjJoC
Qo/k0e7BYRu+CfbbXgKhyxkA27chXqNdHyXweVprfVE/Fz38i745sFOw0YaJWwjbYCgNUV/eX22M
m0YQX90Oh9j0JzRAyCzyReSpIA2PVkxEqVIka2Rje8lfnvdLL2INfNYCDwd87B1jVtUfLSf33biq
BMIHN17mpsDf2Q4k6eiu3E4RJNRO9lqkeTXA2IHGmLM7cC4V3NKPxebyMM9Qa9ObHKYz9fhUmVGI
Qp/N25+PyQoGqFisGWSYsyYHCXTNrCmIty7fm/ywCBg/yKUcAQ2LEerQdeDaj/qN1SMldxmFkS8A
wvGA6W3xn5pjpaSRbMXMGjsAiJS2w5Rv/nNYmFo5PY+fC+PSvJfPO8+7YcF0YHvx7qm2QUlc2DJe
kmg9Vn6rvvfUgYVGxVbBut7qJAv2/NcKh4Cw/kmCLFUq4eVgUWWIBO0fpFPjH+FVHdmT7JzWIlkK
OONSkFzVnoawy0x6FOMKfinihh53pXvauBdZaQNzg2bcmYzPYqSDVxaoqnZ0RWkqNKf/1JJd/Z8v
wKzh7i9tSOheRPMwBI5y8lPI0Gg8NK8wtYjlNw6zmyMtelii0jYY0NpuNVVVPvfW972tfMSdiCG7
f9Knsn+wbvKckNrp9tc2QqJp+GeDLgrpF0z4sHs5OqZTwpk7VErSfioPVnufx2jNVl/2loSfkgfE
FSQsM/HVXdmi+OY/JivPU1aoYfzJci5JJIRDLw7xExaXQUVLsRIRwqx55f+Ew8gXMmDzUJ0lfVqG
0b+PP5iHsraoDyevK5NPTf6cD9YvHMitc4GqwEQti4derM70ddObXOkmcSaMIrhKd76uSQ1rq2TF
7a4DcqPCKBD5H8JqIuiIlTTee+KXbjDoEejFjAPzS/3JRTbxQAF4FTB86wLdXrsxRuJ3vKeh4AT7
nJXz2+Qqc+OvLKn9np7u1b0V1qxKlQcKyNV9sSGTV//SUGK6dEBngJWUYj+L2KNdrgliobrsxw1R
RnFKuNQcKgSKugMpd85vtCrY9TpefyyMZecU/zrYtXG2O0BxFi9SWp5tlAdOvj99pl7LAurelInv
w1q6loyXef+de57IXzDw5HEbgY03so3aV9ndorQgJ0Tgu2yoRp8fQZAS5D9bS9KqRW9MFPn8iI8F
KLvOeehDXe1mVhjd//1IlaQcoY39PEvwnlgIh5zbgdDE95ZSP/hv6VE/WMw6iDjb6yAXVXVxEUKO
7oz7WPZljBCTLIMKnhMBIccyOORpmC6IG48w7rDGO8dDO2FbnVn9GKgJrR7jL8KS/u7hvE3Dkr5I
yCzSDYMbtm/+NOWoT0370rhcXhORFkNpl42mfA67ONeca0D/WyfRdDXE6tgGRN0hWCCoxaipMOoL
dAo/We2iQDsKLLntyUSSShklmx63vZZCnEX96LMIGyeYP4APt9XRLmMaL+1htnJgNNpPqI2G0Hq1
9kxo/lUZTf4VYWos9vOkkwhb8VmA7oogXGM8+nJ/nVrwreXjSrfQ5aqQvKMTrVQ7dR2NnPcIK593
auPGzYjbTbMy76Ee1sd42SZm6cxjewyqbsiU7ncxAzbp4AnonNrZ/386TjSCQ29guxsuoNNkTsT4
4nGup0Hcz+EjVY4mrMjhTLaJnPtELh+9x0HCbKElV/iSmCFybRTk6xBFhm47uIsi7DqnXq+yKeBu
MYchX7Lb/U/A+pMuvfjWfJNATf14UkMV4Ou/06cvQEf+gQ5bxKe9JDow/4PQYHxbHX86BAo7+fOh
wMhWMikX8IFVQWA4Mb23c1JfwluBIkH1MrzyLXz6gknam2mNrR/dEAORpJXapWhCf9+vHaUT0Cqd
A7IYyfsgW8ZkVRd5fxAqrzlJqQ+f4x9OuBGC30aUjf/zg8BabmebvTq4vauV+WDmaGB3MOExxb0o
3RF9DOWfReGK0fEcp0jRwulFzbSSWJZl9h9VGLF/VOiGeh9YrLFaSkkkovLsYd5YoFxFtJbO73hQ
KbsKH72dz2YGqgFC9h/Fnmm3qKTpTiIHmoZTnCnePek26yLcuja330TfB8GtQyBjT34hMOvQhW14
mZadwepSOnz69jnHHHH/SPZ2qWJHCXiemv0psM075KJjz1hbn17msnzhOW41NP1HhcQQtE7ExTQF
qNPVS3ZgFaqrySYtGO7PA8kugtfdlT9kqvLlM9kxfKnQXTBcDW8AIgeh9/R//j60YA1pzqqESZP4
m6RP+rW7Y3OQ5qZreD1zeoc6l6dOjbahOw88ifcrvwgGq7e4Q5Q/vuYY+tSWnQzSn1EKqY3uN1/e
CEo/tpXUXVuhzKNyyuikLRm3M4KqE2tTyTIgF8YoPSszSigDMreC0RSrQ1BYvhh53aRb5v5SoFCx
rBPiPQIpZ2UDBWESOahRiracoOwhsf0vrflErx9ap2Ihp1gsBgEcgAmQj5M9fDNWhXq9S+ESe8ip
k5fziBvrde7/DacvNhqbOAsY1MaZLuFKghMN+lXrDCymk0aCc22dxmaZziuIT/ZeZ2oqsp/LsA5K
/9FXqU8rNtcFSWlZUGO1j8/OCFt7+qY7w9GltmsWWRiE17KFKpygcxjdvS66z4wvTlw2NyBMWu4m
Cjyy99MmWglxv3/hSIweLiPupjIKyKekyT1vexzQ4I4+qKOHbkuDkzavneHlItQ/ElGeoBw7XqVb
BdJw/9sTS0bu9bYyKsAv/hP+3cFG54xZd8YYxBTO7sTm54+XidLC9az7btJme+0aZeXjXUgWehsi
TVLZLlZDfQF/FgXoEzZaQ//fIC33TVJWwHniXIUjdM57tjJx34Tqve10SbNdvhjLGzDuKJkhNVUH
pdcvZ+91BOoc5oR7IrKMoQaewX1JTVOL1Nbt1z8LsMmpW4S3J3bMe26T2QoRKk+NFQqaJ7pmvMoY
ib3vbGNEhev4Oc/du29Vutylr3DOonZkzbyCzUvIIZdtHxZwwICmtHI55UF9zJUP2pYHeFf0NhFI
8ujHqlTGLcEXZMf1oY0XCMcBYBU17RW079PzxMgiRrHScNstWPfF+Vmx26AEZaQt94wMxzwjmYHW
iT6wwPGzwwYxs78WDWvP1KBTT0bUaA4Vx4g9zsDLt12z+EIbiQrNeAGR6R1jKElBv24bMGRhNAby
XR25QErJdOOIe2Q3S+WrYYV6ccI51fvuIMM+3DR9UBpUEaRA7G+dqFIxwnFbTpLvW7ebrrraYX90
yDNdcaehzkj7oTCels5+h9ci26ZjcTMrKykY2Z3CeHQKCl6AFgl1Mh0XqZZ5tiygbI4xvQKq43RU
ZhUhV/V63UvigB71gyVV4ClmIEHarzcagD2jWV+AKswAnDCckuFHbrKpsy7EqD/ucXm5q0u/V1xi
Alhjh9EnvjkAXT74DmstjM2DJztCQQL9IezNOXKT/CB2gpUorVtfF/uDTnbOBivNmsNVEz8ke9GC
C5uzTASG/+wf/W9nIsncF1Ffccka7ToG7rL4ui6UFcPO095JM3ksivIVMW6HqojgngzdIj42USoo
q8e7f8oGddypTnOD/RcUg6azmXWf1B/YzF3TPLSOkYm8If3Sm2VtxniKNG3iwhy8eGhH7H/bJNHZ
nb/ekRT+MW29duhqZQNMsL64D2QdBhNM5HK/LvCUiRwZQXrodUJG3vioYZCPs5w1hjFJ/+cW3iSK
GfySvppvWIfT8iiMOO+8CAUGTJTbPtOPIS8yoLiAHLxb2FOySuRFMUtY8ZLW2mt1l6Y/tFV3e64F
VP3IJUzVf5pMLlymx9wTkew84L8rj1jojuFspAemE87GgGNkK5Qv3VXTOLLaLEHDjjyzr8uZMZyC
1eRxp823QSX5ZobqcBrjq6uDD4YhevBW3w/UQtnL2ozAGBVAehhXcol6rcVza7hkZs8aTojDp60t
I+sol3/qpFuYUnK005pdBMLHWhKjnt1aIwPS57dI+oZ03OBjxobi1RYgP4fb787as0vGWBKziU4D
TC7ZLed1tA2zssaxLEtf7WQyZvdI3ujwhmEl5UkQd/NqTi/WSUuXX25DlBDF6AGKJUQ8C+oCPB9g
ARlZgFVpKD0pL+jejdHahy6pEFFTvpmTTNaU0qvD+39BEUZy/JRT9QYDjGBdwihryweXmwviihYM
9cC5zOSaSY/zDxSTaV7D6bx2TGCHQaNfRclZuASmPlRXnog1bsGTKlh24mW3ymp5iJlCUXNQsHc1
o67D788byRtQ8XbMkdYVC/DJxzRUhYtuk1y7fSR+4Qk9adtky3nFka2OxNGuxlKGVk4xly4YJwXQ
bz+AuSaS2nuuGxvmzSPDtXgVd44fRQKAkS0nxiZCGzO5O6/+2rAz74o1mr0heKdFrFQ8qL9op6hI
NLDvr5X2gawvR5SAvM4/lKW9KLEu8E9GLGrAU2nMKO0GsGFVlhfeB0XuQo8d3XPRNSvwT2ESzafD
hquitsovccwnTyBs2MGfKC7bB5nRaWZiwKNqzHTTwrxoeVt1LammtOajojM0/PROdKgxoSwE9U7x
R1I0ZmUAbbIud7pjiBnNcftUWQhZq5bDnhauidfJKE5ShmuTXh/Ro6GKDwMZO40pqS48Iegsh6tU
lewN8m1iRW+02G5g0Y1vsaJf7jcX8OZHKgwzzIHGmPoykmWRGhE9aWKpSz6p8qkLSLVosfsnoIiD
jFbcZmujgvmNUwj5QtUZPELjDJ8IgAnaxW6rTd099uz2k7B4P4SdSTIEHtjXYExMyl57itsmOS51
m1amKY4W7AnEX3R1EMd9FzORM1TgzGY+QZxNjSffFDGyQ+Cn6euKKRWRKcXqsdmAur1VaOigNTh4
HsRvLd6l05lV8L4Wt4VnBY06d2RrGzPTarkneXWfjqVkrGu5BH+797LjzpKL/VF9AoLV9TOX3sjR
dqPafyijvmnKbNe4jHADXd6JGzE/LDOJi6CMpF9x/8wvwsvaId5pgQ1dlOoqL5c9+TRiWyig2vtR
THzRCAS04JhGzUyz6x/cEW+rrAunWJQ9sIUaz+CRG21O1ba9KrZE21+WDNiuWmnxGNfwxJfFwsQq
6zEjo4Qn4AN93DxtSEeLsm1u7rDj6XxABsqwit//Ja5FkkiJNQ75lvxWJl1BYB2ZNhhvjRI2vQoA
Ur1XqvfrzUcpaBEVhc8whXtCiWmtt6sdIuNFtbW57PpI7GCZkOrHSbpfm6uXH+DT0xz7jfG5O1wJ
PYYYF9F6yR3/thS0GVk7iHt/rh0mpm/5XF2qeuCnmxWHYswx61V/keya26SyrBKsE9c7ZCvY1NIS
mYecixKl5E58CKa3zfdSFsi53IruNBZESEzlKyA6qWkszjY7m6thlc8rBFnuo4KWFlwWdPBQ6F4E
pUJprlWlQfQ+uz/9qElxFPEJy7gB3HB+DHrknBi4Wsg6rCmJqPtV9yW0UKM0JsR/lmgqPfJMREz1
b2YuTRmoWqoiJt8bPiQW5mg31WsJbuHlpRsDp39JvyqvvEjbPHT01rqhi3dtudeGnidkQdzo2Bs2
eg+rXowWXcPvxBc4xkeHnFzXPLFgJuMjz45RB0yG7EjvK5t79Ep5kHHE5WpOkOnuLiDm3QNm+gWV
i5iZ+I6rdcFnYCEmt3IEMvH825Dj6O9B4Twm11WBquI5WeCusUpCOv/H04DRTKnc+l+JDK5KLBNP
DN7EApx6LPOY8d0+jM4P9t0IfoIE0bZ4ZYAMIVqHdDwpMtnvKHcJ72HgPAxxbDh6ocwBKaGkwUYS
MmyAOO47AWk8bzZgp6I0fe0zB3K8Ni7wtWcL2ksZpHKI6jR3/91b93JoxGX0xZq9qjlK7rGrtqzJ
z6b1g7WOoxlEuKeH6cp3Zxm4w1OUM8TTEjuQYFhVm4GdMBhdG4xpeEyTPiXo4gQre0Eh//AJdST8
Wz5lhD62gmK1ne3hrqu+tIfK4zmOPns2jxlpyuYuWs7c0rQtEgJb2s4ZhdTHiQVvaTtHFN2+T6Jq
uI/7+P5jl4gEU1YAw/uPFk1AxwrajZTOGd2uyeyF5GUnK/MS0h5XM//gIOnHgOXEfl7xbk8oWt70
22RJvNTUBPi0IWJhumz3wmP/ZGj5S/rBOO3QTlJxEISU8kc8vk6lpZSxwoBtgHV/KjBPPCyn2+Xm
6QyOV6JVu2wI81W6l7KT4GDOtZq/rjgh7VBwYglb3vsk8iH6h4V8PBw0hudZiIPvjwDaxV2gtVrp
G7qt9fgkasA65Aw8eZpNL6yDHywrvSvShFKnUPvuQMhJIjvA5iVKBRQIit/4P++ubw6piHbupynv
+w6cJrp7kVcC5VXciHYKSoesz993Qj2q/WupJrO0ateIfhEBX/tBYLgkAIoYrityYjMr030JZslE
eT+VbMN6Urn5mMZrgxj3Z3Zc0wuPbg7szWXAD6LgBCQ2HaqzbhbJWOYPARvpw1WhY4roE5n2RkBX
dMBLXB4EdE0uq3fFVrrxGgbQ0gLumy4dvG05eDEPu9Myyipzuj4VO52WY1vzD06oSvgrmdUbug/L
2ySOd6kc0DLBXZIMtlTO15YOUxhvmG2mwqk/CfUQ0+J0/mzcHWk8l8kl8gymz4/wRgatjchSVHc9
XWLcKGZq8EO1QydZx9T0x1rN2P+dbqAXiBokMhUJ2Qi0Ac9ZiEGHK+DsA9T65LZ9Um1TsmURvjyZ
hE0zxlxuZO4gltRdO2iq1W9k3dMGaB27tZXmTdxMMn56QuiiwdO6ZZ+OD6iByftEIF8rAE6FcT6r
MN2S6pX84SU/eGrELKX1JP4x1Aso3VJ/9LGZUHzExf2xlDASvYit7uEXmmQND6Dfjx8mvP4VmukL
7Ts0kEbg/ns40Sb2uCxMw+A/d1vGPMOmOVc90glEetyASx3o/iyMYUSxXSIBZUXCNH5F2er5xm+C
SwhLp8KgUqCWmfKaf07cR+dezay38/em8QtWRKaqr9zRsXvuhH28kbpQBTvNDcYIFJMQGILbwX3P
VJiJAPr0nLo0HtaFos60EG0gSFGYoWjyVia13BcSWaQ0KEryZq12XZCPb6W5ioAuN2yejzRrH8FK
Nr4eYuECS76aqcI8xwCVe74KLweIaP3cUdEfRpmfWoq723DzA8+ekSVJZR/1ny0sxwd75czDQDk9
WlPjau7G+nGdRNVBuSchkOm11WOXRCnKvYuZzJC4C5xiNt/Cp7NRQnMQDHCqMlMPVQID8ckLh7xJ
0DgXNTGXm7fjTKFGVbCVoFz7BXWfvhmFEu6nn4GQadEt59Le1jhCkUcc+vC/5pYrL66sIBOnzV/s
bgeKXYvtrq3VVV8HcHXRTu8jC6jzpbkgFY8VO74BQUJ3vhwy1zgBHmIBkvB1bWox4yjKWfedPLMK
6dejXW2DSyr30ehF91qMSWWfbOtDyORIdCjoRwoy2PxESPPOBLw0zbWgBGa6s49XmwLVMg/6d5BC
sxDGcJT//UJH2SuYpzJbbztKvP6PG4vjGod4VE0PRr9M22IBYIqSa17MAIZX25IPBVbKP81I6ZCv
2ALjPwfBnXYwiTjE194Dwnm/k0P+aBn5b8rve2cLx1CCyfvz8pP/t3ij4MWIO56dAhriBL2ztsAU
mcdm5frV0be8Rn2eIRz7CDkGJ9YNVcbK/CLJjVCrbPjh20x5R7Ca8KugD8buexLT32m3TKA/OzB2
ru0jruzTFxKljUlF9kHrFqUf001aLNkwB0T79T+dndnrz5ZuydeyMdoWsYFUjuPOItXR95OfoeFq
6MVan1A6Vj4Q3IyPj8vdHKD9NUnZ2Zf6ohfXe7fjZgHHFWwp1g5Vo2zcfNAu35XURzMnglPzSUzK
GpeJ/2zGPJjgm71GjG9ETcy82US+vs6srOB6UysDTs8gyzqmxgAJtmfNUFKeyveT/eHGLZVuX21v
doEukAdyDX3TVqy2yWgW1pAOK8Qkox8dncHvT9szXNq3UxGbvLz4+ps0MsVSywzLrd3232iAiTug
gB932VobDrHItdQVMlDAzZ08Bt/eZbVaNjjKxxBuMkP4rGzAmxkn6JzkzaQiYfq6gZ4s4bXh9j7x
HGQZzAJOQaRsSQ6Whr8rCSnx+LIQPE6HVGSKAjwswgX/4u5HDynH/wsHQLa3qea0M/eklz2jW23S
k4gQ+TqY73AksTAunw1f5BObVxOF/aB5gu8GlWojts/qgax3RNo0s6oEt6jfZAuORAZnfPF46hS8
swQ0zrOvsltSIO+XOHODRehAzQ5yZhmNMeyqDX93ooif6fARuprOCvXsKliFmuYIOFvxm32ux6Wy
0PAkm+tFPFCMZsl8eAu2mTs4eYFXjTb8Pa7Bi0ibj8XMqAFMs1epZQR4w4yAUdm0tDp24Hg7J+sB
disj/j8YSXV10DuRUCsKIVONbuSgfEZcVaVziLCH0EpKJDdUaeqhZmGx3ZFEqYNIJEfoKK19HHib
Sb743SXgSf2MoXz+pee2Qc6Fy069SsF7uN8kR/pNu/phrxnM51m/YMqyUSv7srFHs4hFBksiFVnr
UyeB/Y+m/SEQeZCN07F8hzD2jbSLeOeemBHwh09MIspq2E1e/cXmEijRT4yCqgcwJHAhaRg94ZXZ
KanYuGQ1pMkpGPRpappv32ZANN8kog5ZWBsKZjNQIPUty1DNpo+toPuvWRdLQKTC2AZUYUVWsaPZ
kiJvZfustSO+Ilyc6BbPSV7Og//eLnlfEjoCarzdFXkE/xwSD28ApbwdDfnKCV+MURDmoVV0G7XO
9oNwg4lUD/g9ifTfhzi7VyNC+6sYN+1qxPClX1Xa0uQinIm7c5M3vaE+m0Di2BPnY8xLKsyx41nU
6LnyMzzvQxBxer1Rh2t4z/bpticyWBaf//rVbKK8Q3NyKizo4fyLJG/WWRTl26IFbpkQS+cwBZjj
Li0Vh+d1VO3ITdIh3HsEe8NQjemk4uTvr8iTZMWlPDwRdSQL17y7Et1KmJgVcI/th3CLwoG50jMi
qw2s9T+ZRf8zE7rnKXI0SHhlV09bfn6wAhonArmhnV/YJEY7vjcLaKIQLnBG/3SpxhAZabXAuVoq
b+wNzrwFo3XXmeczACJp+ADHPw2xICLZCxJlLu7+Wl5CtCYqTM47OcaF7XIRO65MSAJjkzhoeBbj
4ljEwnCtMoevS3ZJYENd/lpLPU4C7QjuX5IiqrkLUSAkNyl9zu9szBLtMpWc0ckgdZk+hTnr99DW
kKAsi/jzlgf7ahkeINWemyGEqrS/hQvCpo8TQznDs2YysGDVgIplTjn27Esi1aR9GQy9Q4x/AmsK
/4a0zFI79nJLbG/xs8XaBHxcDKFxQ8bYPGG24tTfKTqsk/LmZM/UZJwjoxMHyNZM6J4y+VbimLx4
y2XQR3Mz8T9oI5W25fIASs31oKf9rYasjwIjvoPXUstvD0KBzjWESih+DzwD1OHRb6HGgGmPhFXQ
x6lWIA940fKQcw9O7bPCkysc9/kS7pDIyaYVSJk0vo7zEdH01icyzOy/YyP5YFF57pGpoUlDHAxX
iWj6JWOnBqCx8wXVZulPcvto+4xILaoo8KwBK7XBok6XeKPMj529Teg0HY7ZfyIcYXyihUxOmQ0i
BAzSm3aMzWiExy83kVgO6NPomjDjkthBO1L4l62a5Cpr5HPALP2GI+50oheQd1TRdym6ooSjk3sj
m3Q1zJVa+3oNDT+vqH2ny5KITkCqygOT4Bo8J9uvPY1ItJ3lLhbtEyYBCJfJPgOTS/HNwZWvLSc0
s3m5tSRFrZXXrpUqbykNk2pO5JqhQdWCUQnOaxexj3Q+L4ZZ4dGLqtronF7MdT9jj1CQ4QRB8BNg
R3DT6lky5TqewF1nbtnXs3d7/wFdTu9DqQImGgv0Bn6clnFHYNphrPC74FMNELpUZLnYP2aiJU9r
6OpGZiVJmvnmE6YtPYMsSwM15iYD4Tg9KZZ7FghKw1CmXZt4ghvd9BE1i9r2mD611PzzCFBeXdDJ
FgiT3fC376f0JMl+Lj6lriqtUepoS2xzQN0FYhZAj+FvfMM/6TXuJ6/aswccP3YoitxHdnwtMHIx
c85x5fpaDmkddJ8JoH+GKAJI/rNvfxwT/eJwdj6n0tRmtt7uQDNo4qxMx/4bxw4PNdZ3kSZyYONV
y3xKAXKQJfKTdLwpYSDNtL6VklL8Yle1SwGq0K/4OZCibtYpqJZ3ZznG5krQEcPNjRvFpiUHsBeC
URcLAA/j9GLcb4KG94hKiQMYyr6m0FOKXZTloD8FO84Dh+GXVD+igeTrjeBB+TZFr9Cq8UyWDQLN
K5opsPwA2rCoAyW1HE9MXMXnyHwW+K9PmecwmlSHoenlQLF84ic/VEJl6/JyMHp8wpBmnnz26rWw
SNKiHI2YT6metMAbFnvkprIL3PUih/6HKEZuawErDBzvC8NRRjyzAJoFi+6sEAssZ3EgPYVXvhCE
ID9a7bxNYN0AJ86kWjIhuXZ78o6DaITWXFpZtlgc5pk3s/RcK5af7DE0nk3U2TW9JDWfyGbAip4x
c93bZ/qHF4CI2KjrAngJpSm5V4HxpQnHCirPbaIK8XqbHjdS03qq5BqjXw81799CxYix4c+DcTxk
iKl4VAu/82Q3R8rECU//WtdTrwPM0ZYgucbY6qWe8QW3PLjxl/MciiLlN02Icqz167Qy8rrZgbTp
d1kDX0fLwdvlTO1tpmqvOx+7u7bgIHG3r2Ky1DQVqQh4JhAsUaiwKb/U4w7r6PZXa2pw+dDcHFp2
BnCRPa4IsUX8W+Kc2vo7ItixavK5iZ1E4svYwE4wT47jbfWy+At0hSjV1vjuCSj4yznBMaNTRxka
I+G1u413daUfVcEZT3VJuYul4ycp6evkbi1qIX9uNv6ZfUIl7fpbXk7FcSqlNXoaf5yzR950bzHS
8E+B2+WpSDkB7REelS/y6d3s489YCBda+8o7Fzs2YYwS2D7yPtg2Brhrulq/jLQfEw94vMmFP0ay
aJ5lrxxOiynSMuxk+hWB4YvG+e8FdpFmc9Hy9m1B4Et5h2Y4yHjEtghoxsizev3OX0L/m2pfjT9h
0osvGH5m4nJjqbUtaaNzaYIAfw8u9zjaWbguI8D8HmrWTE4869D9izCM5GA6m0g3ZzjVymXpItCt
rkGOsQQ+hDoVGpPCU4ue7NpaioCoakDyQ3dnfXvHqVIeO8Tx/V/qu4oN04WhYnDXj8UzkvH8/1hw
O65b/CPiB8AQ1XT3lu27fz4nhXnZ1+BlOrnuaXPc8thsGhAJ8OyVtzKUPJjtPZogpaCLnH0kg64s
pnD4NyAYJGSb48WkLy6kJ/ImY+E/kteIX3QT9IBZZRmCoYl5GBxmdQIz8jREzhNJ65tMK1ld5KDg
zj3aFdktBUohDdwWvyTE0WjChjYD9DM2NyShvUJzEuvq6jwDvnLy3NCGdR5c6WBIpXY7REMh4FAz
ayhTgNuRPr30BcoDcA5yr2TgsKBXez6/p58YTWlWv+fTj8Lt0A0mLjC8Sq0zP11koOq+F3fZRygo
fawHDsEecKj1HwVMK9mWnHGhKeos6bo0VPyaizuMC0K/8VhkAec5VXacQSZNcw+3dA4Gr2x5wYCo
H/eWrKuMnTpbd3XKd2WwMBJp1g8yFhjmVRIjyss+fWTCYITlJ3imZFYMwpg/DLEwtQJy/JLphvaX
xpfNJ6MhPwcJtr74fpPeIU9ujnht+pkwxNwP5yVF356ucYosxjYdtvauDcMVx57vCzDXHCH4sr3P
G3UZSkHH3JUQLV2lykHcZW1XB5m5wlVee5QwbgUjayBr6JcjX9dFfnOd4IpJ0v2/OrFWmoZxl5zh
xkVq9/w2DyvVtiv9fudkWPQPhl5kbRuvQacgKQwnq7fgqVsgo1M4DRe1TIwXL8YzOakBzUzZ1F60
PHS5M3kVLIu0dFF6/Ql6qrWzmKGWUuCEznW6YoM78LvfFR1PN56QmUkX12dlUsCJaS7KgV//q6lV
+S3StbgOqr4FTvCpgHzg1BIPhCJjFm17LiLMxIrWgMAFmvmeAb5mfwojbtKW3M2yi4bYKRm8WhMr
G4Ydm0g40y5bDwEoMMcNI/TIcAGvu0UuysnZBwgX9Dyj3KqMfV3k1JjlX/rXhJ5o6oENr2+/9XXq
tXa6zOSSOeD2DSz/+fMtsDG11Ip1BXGRigKVZ4YKRiVhgeC/SGS1yUNQZc+PMgeOIsdgR/bhPdmM
u7ULEqcpaBNlIy0xRD/20uP6C2d81jbJEvlRK+4nAkvq+hSjglmyl9CStchaxdXAhxjepEA+m08R
VOGQhI0EDYu50eyt1vlVHqIQTZQve0MCU2JpBMyesb11ejEqksEdCasAunD54BFF2vydxG35QVoB
HqyA2rlMFEmxRB6GWYPH4hGj3EpqxXYJbCdkn8ir935APqP3VICJbP3YWJrOjHwv41f51sKB2p8v
BkmWHhjNwHFor/3KIP0a04GuvzKYfVZOfYK+gIJwKUAjZqQ/jq5/J+51hBuJyiJ79/N0DT/GDuM8
3a6XQrosuCt5dT+t1LJwn0W5Bl2ELVBhRH7FIa7DEEP35Lz8PKhEBYIKOzT+bFI54TFvP8h+k3DJ
EZM03z6cXkYgoq8w7MA7FvBDnZbu1g982b+5GE5kDYZLGSDjC9TNNl93L1AGCjz7lQq8b1BL2vPK
bUJCMA2svSsQMSPOhi9+Iq026fPPrZA7Oro/t8NFkAjqMxmgUH26arq74A8ipJ8tgedfotXzFSAk
3xSHJfOTFPkdTy0m8bm2oQzaB+FCrJXCgiF4ADgoV/jUXYd+ABOavC2IaqH3rOGxKaLuVviCbstG
ZLAWMPMs0vILc1BbkoDASQjqCYOge5P6LSsIMFiM8xIMWUJWz4jBJniZnWH1031x/8KPqBB0hP7f
054LeyVGxxH/xRKItgkT2E6nlGR3LTUve+D144tLsk8tXxogA4cYo+nR9zEjZJJWeXiG6ct096iX
rYpMAGxEAnxS/lahS60fyFurRsjYKQzYs0l0rKLXJ4WKRrJwS7NvqmSl7qhhHZZMDmwEn07HM4jl
M4nc7/w2paxKHB/6tH4gZiSyqW+SO7PM7DkhzDl2q2sRJt8qe5JDFe6UB1nsqplNkdlM0teN1bPx
bMIcfIBf+94ic69tCzCCuYunY3jIgtMncWZWGH0AJ2kVmoevDEVVGlYhxrXlgLu/LYwX4h12jkun
q4VRqW5K5x/30PTDINVuZi2wCPxWbZjoU39Z0nCwTTYOBhIDTrjXCkY5t9BOc5T9p5c4b0GjS2k8
M9Cp+M+10KTfJUvy5LiM3fHzl1EYqOC9Bj39zfipdAF4VnoCacDrHHaRIy787jpBKsOHggxumm5I
VezAPIQlcR+MiyOr6ypVwRzBCsNfkspC7rDlK/Z0LRq5VuNY7k66vrkncivejzCWGN1tZSkJ9n89
f3PfF1ENbYl5mWJS5CjKQe1suqNBX3zUGxU/gN7T2vg7IoHogIRzBbTMEvBFZsCf9wHSImgB3qSo
nzbdRODeobCopAWi/4lw6Ia/xRZVxZQRDJIWPYfdPrl5yUqKf8R4ywGKoBfkJbeswt4QsdFk2iE4
HeMyUKrZ+mdh2Ua8AQoAGE7wphd4s2EezEj8p1MJxqagYoXRKwIABNJ9KyvxBtGlSVjDC1CEZ/B5
46ICX7w9pW+kt/3mUeYi6UHcyDRH6xtjPfpUshESopgECBZKvBfIMjg48JUG+H1YYY3eKmBaqCdq
IWw+AUqqTMjxcyGobUO4ja824b76adGq2R+W1ElLzsFz7TrgpglCrpV4RQQwi/9HYmga9q16kJEn
+2xyG8fPPDeNJg7PQwsl6bur7ugO8m3oJaO3AV7ZLNC3TRu7c/EQNi8S5h8stcSSbanzowoE4vgH
vqUPrSPQfyWp6Hmf0oC37WtrqRU/43uwwf3QKSfJbojP3DAhYwo7rrHgaOzj3LgG3bD+sLr+7QXS
OZYwRhUNYurKaN0rkeggfYjWiKg7hHV8H9SNWPKZQ1QcyTqPq1BquwChKT+HY8w9dF/+ekWsiS2N
0tJvIdP9b9/JGHQ4vV08OWCoTCWfPyGJSPgyW+Yg63jo0GTrcR1vUOiVJtVjsmqiSneq4HEHbBMP
XliGrLbIFpi9IfOy2NgVE0Y4pQJHBpcBw/J6/Of2NP/RWLkzhL84aOtADWs1q3rj5eGNiaf8SiAM
TEI8Gjcvj6PD9GmB67RmjHonqbeEZhmjg3z94cod8Q8SpF8tVKoyfTbOhNfuZCX4XGd85QFmcljv
GL/U4x4mSh+W7BvIx4obNfaC8KOhq3mNAn9fqCZvLzmAq5o6LkHMbbA8T7y3PY4BCdkMDKOqornv
mXG9QPCh9g7yt/tGrwLpS8onnek1TrjSjvggjQZ7IZSJeST2oE6EAgcdh2NF28YLdlUk/axHlyOG
E1DdHgjkpLogB80VllJ1oetb6+/d4lBzvE/hID5e/Sjm3RWUBH/hTnoq1obrw5l52oCb+Ahv7Jcs
eotUFFwThe+ay2u/xcaj61RG0fnLhBhK/DHMQ+N03YR0DOI14QzIuQdr+NiH8xJ7fk/r/1wPDVeH
NMTh3YFSJaJwpxjytUXM/xTPQhIdU1XzGCx2fBWXcj94GHgY83QfFshlnVMyjHK+xxVsxo6RISaj
xrws3koyyaGWwie2iwocLioOCT8YOYWwO6/Bi0HLjzbvJXN+L5MIldWmS4q8UWam4Y+M8SYC1jL4
aDfD+La5uNxQq/K0IP0UgOJt/cnA2KtwkSH7PUPGpoSa9FzVro4u4ufH33a8un2eTHcQ6ka3STMY
N1tl7JNpINK2qJjk0mQKVke+28RtDarIvESOc8k0UlZvQPHmLQ9iUJOsV/AaXZr21phR6AL3iiyc
a8k4Fpnmx7YmiZ7wtx3vrBm+UPlR9WVyWP6aNsvlSVIEZ6SFXwwsWKZbpDFm3HMMtcGtDmSOjFPp
1x2Nwu/HrpTv/SlwNExrNGzH+s+aOWuvZRCMIbCuPQf/LTebaod40an0vWcBF8vTUU3vSXr3hK2T
rj8qbUq2CBflIwFiT8FwbmkNjbKWMbWAu+psM9rsU8ghlm3EUJv+B0St8EaNGYAEyTR2jDtnbkb5
MY/f2wu9AwJRP0UMMrre9YdUYYQVP0+3LTyd43OhYepBMqI5DNqSs8Tay54k9rmlRmAmbpaVCF8/
E5gdekUbJA3VGcOxKIbDLvWa7mGzx2fqoq5OI2mj0NlvipyOBqe7vuUBgJHFyhE/wq/hDxae3Lp/
tZjddN0i9S00tBKOVmkorUny6Ph6rVpF+G0DFoiM7N2ya34A19lmkdbPiGtFOia7LMvm2voWdwtc
sXo1GDnr5rmvZ7xW6kkt7F32oIZNFnejEyoQ7kVf+ayTOi4Kvmw3PIoclaNnx9MQaYMUUh7N5966
rwpVpFf9g4hkRnMaOQZpms9zvAByk9zuPN8nuXafrxBA9S0BBNepiLvRMy1K2uISoWwNvtQc4GUA
t5MAay6kqrf9cXVb0RKo4Mx2VqL/hxBKWplOnwv0C7KzvBuciZQF51abYwYtp8MfZiEGKP9Gf2Rq
ILHK6jzOg6V+QwUZq9gCVI+qScv9oHFAblonDYN7vKPrlEYDwUI9arsK/FhXkZ75oW4j5JPWIzra
GXwoWU6RjRGPegF3dzVQrhpZ+LwvwPeQT7mjkh6HUxUn5FFaN/LcQvYm/gpE4WgYaxQF/CtbViLL
56RdhbDRjbwf6D1fRETIpPwDIME4cKcAFTirTP9OQRH/G5BZ5y8pyjdjL9KmqwrGQA4foXglZ1uW
8sVqiPOW9XoTqO+6ofbEfZTMKWK/F2By71PzOb/TnG21fHG2pG9uz9Qk7tnBhphsKJL8VTHIySOc
jlMx+RfrXYPi8I5cCK8cGBdelJLuSO3fb8P3v5DD9PK3rpJv9esimldl3yWCb4YeCcFeOpOiarg5
vEaZzjc5XKjr3wl1Eeq4qM0jLScBXcIWGzhRv9WiEunfVIQXsoB7H1KwQfDFqpEVOQSFr4baFsQu
xHCTFd+GrBJx+fNeNCwWWj6n2xSZxLKHGqdVspRBLXzGgmCOXD8AMZIZaf9gVljSlOFZDN1f2DpN
ieQ9sEObe38QLmnNaKpjKkmwytbdUTMknpuofdmdWWDRMBZyZkSLvU1h6IHrmbg1kRA1n7fIbPqW
ftJGwkxKbVRrBUUFO0y5G6a83mK8ISJamjAnDFLPpqKuqIzRZf2daH2ugMXxEzASi6Yw95CTLPZJ
NGFodu6KubtmHD7NnJ/fZUeDyIp/K2QY6T2i8yZyfK0CfiFa846Q6jOfT+hhpHhkwh3hr5mvdLeJ
qCo60IpDfY9QRFxUKleZjJgUHmv2bDcC2yHkWsSaq2SgXtP4sGINgUddccFDwIOz2DQGS4HyY7Nn
TrgWyRTF65qrRCzz43Rw9aP+HjYuijv9/YS+hL720IttkQT9h4X0bU5qNB+5GMJ9HfeKsZbq1VOJ
FWvWTrNh4rqtgAY6yQpprRGT1TIqULGAvAFd+nU5hbmuGjXDgbnsYcdO9Cmh9K0xJQgngk7dlUZ/
L0EDZG1j1CVFJvmuRyx/jYlP0G0GyrOBfARKvBwzcMs1iMzLK4EgrMtm8W4NFRjdNJvO2ll8xMyt
S1PdHFFo/TOMkus1Q5F/d/QWKo4u+cjzZIiCbVXMWSqK8Wqv3am4hi4aJKYN2CR5fpaTb+JpPDxi
y6aA6aQ4MgP0KKyj3v2Vn2nkdS35Jsm9rOZrw0Vrbve3/HQPKK76hJGwvt2m7XVZ8GrzReiPnm94
iW7CpwfQyVNGwSeS1HGxq0LU/eypSOzYHd483rYcPr0o2Bn2aRKOkr8yqksjVjXcypOFuJv+XB2Q
98hIqa6yL+hyBjnPnn4CVe822oXnXOuW1S/0jKR557Cq5wSdNssvs30o214/e22MyUq5rm+od/OP
6UdH6obSawTawaYShYH6ZJc4ukVaZAHYVkXKcAwYfPa9BwiKhxpoQ0obuhvOlWBda0HxA6/6+FiX
gQRttdLMvVx5MwUQPugPTKqseUeUBbM7z+kz83J/vIoCb0K+bV6ndxwQQpdna75pe9H69EuBHJjg
m5Uppldy0AtD7KdfZokRExfhkyh9xvfOW0Z+euQ5ddY6kwX0G4GirawIc4716OlZUIjEjHYOs/XP
B0N2KQLdX9Rp0GEJ3d96z+QHBE2R54usrcUvYImSKUsKzkE/2gavpcAfN+h7Fl8sAWYd1c8vcLVP
duBN3XsXKB5R8MuJtHDUOuLuZP9KIwJ1skc64APIJ1v+kVgdRTaf0+rL9S2Q3n+w8VGS9zjUDCxt
2DPJBHY1IV98xCE6VA8jX7fY7W52U07SgDlIGyZE4Ye5md4HT38PDm8M5brkeq8cprZIWALvVzAq
r6sC2DnejY6riFdriPjdFgq0fhNuHVnYGvNFGQmiBG3A9C/NjpSjttxmuI2VhEjApMsPGebZJbdG
bblpSZBZ21xMmsK+5NSMSvGBbRAYEHsodk42pD7rJx+ZW+QSFAkeeZWjduEDtIK2V8dMoxqNjP5N
Kfvxu5EpeE6AK0k1exZSlLquQPEhniwjTVENpVRQqDPhms02Z9FLnDqKSaYhcKat/AbGnrHi+xcg
HwaUmGdQKYnRuWJ6JGIa3WBeO9PGK4YobAgG01CGhZrAS7I9jzYsrkyLlvh4IXvPhEoQGOSkptAt
Ly1qA8gOsGmX18Fqdmtcb9Cgm4fq6V1mxV4mhGawIKKqp9Q7VFSBV+JiWRZHNfRNr5p1BFGgnkjb
vw+Gf4z2W8iuYYOhQijJMnd6fUDjegaZaNgGBn0R41SpnaLIWvjOrnsjmmhufLlxuvQnTk3eAWKh
r0HFW/gcsFL37SKz1QKkflMvq8wuzi4UAk5v6NnjGV4PX0sHpsREMYqyGJyDvhUsXIlixqlHEAMl
pwJCgyIrKA6JbH0mVVvk+pT+p5cIsKOvRgrxc2WKL14x3FGmVG/RxFRlOn1JT5uaBc0Ta9CWHkqq
xLTF5sOIk9jnB7pltjuz+1nN7lwGDEQ4d5+OoVDTTLkhpvC9KQecaZRBdnB1wchG7W812/KR8SBg
c/fFvTEib1ubq0iFB0jEkSIN02YBns4LoKrxh0CsW06IHS6XhDd6+ElvOewRmHzLleDC+I2joY+o
veYhMioPReHH1yVZtgNs9RRXnJOF+MZt627u68AJ544mOHd9GeKsRNgrJtkkJaKk41LcvHb8525s
IFigZ10Q/a/b//WwxAXC5lgqmUCVgTDBGDH1/9wYrK9CCUkwOivsmf2IMqajzJf9SvRbwkkr26kO
IXdwbJIO4YCd1yGXV6KPobiTqVbc9Egth1NqOYK+uVb5ufqdh1YiqLnuPSBUfAD+a61mhheQAIgs
VCNmsX5UH9NWuVaUCpUmCCcUnlf4FvLhZd+G7v2YxeH4rhHoQ7YhfFdAqZ71WRGhWZQLTHastA+N
ZbGbUj2VehhHBnW+lzqH+foaKzmgkYCNzHphdTaYJV06COK5ax1hbcOvxyfaMhBDIkzsesWM3aKi
0mHHmIHzZ4fA31t9hee7Nk4P45sKJmLl5k/kLzNkz+VSV48NKucekYPYnN8UB60IB81zim4gFHON
ShoNMgK8AVbAF6Zx484Rz4Cj1qk0vHBOCtQCME7SlRu6XxS5Ku0kZASWdPlJHjfrIctvKrftAj7o
QgdabzpSzGuWArqbmiox/OuscDaRAiofnl3T74hVq1Y6JbvVsmm/em3oNuFWoq7ekCgsCiRKMZqc
hNgonxnVmb+CgrfORb3a6BEl0KRFKigTs5reoMRZgC4tTSYRCC885U8vqv7NRxvsx05cHNNASZtK
SvCcRY9kVo3oyxr0ZUvxvIyuKKfvcGhwj0nLzTUQqdNSf4NuAcHK6TQGIGCds3WlH89e//P8KRBz
k/upxkapKB7BK9eRUmlcHUuJtUr55vwFHXesotlKjKWHFwCXeMSuVnhtWW3cLG7l8BETqRxIpV0G
bVIQsKvSCi7GvSz+Bo3CeTMqozp3M+6n9XwAaLy+LRHCwaNWkbupym4dFyYUXl2kCx/C6OY5lKi1
biA1osTtKssP5YV69eJ5YyD9M/LCl9Nzcr5Uz0ThypEq93X2ml/jqZY40T7h2tvhgA7hVysj98F4
HA3CfqbYRByJfX/07KK4/iWclSWfcl6jPlcaK/I7YzY2axKDHZLyGZKg/hu5YWT5U+Lz3dBbzdan
HcGNPMqD2A4utzsR/vgbkXVataXp/5AWaxxxEC6HfhhxVINhuKjQ77NJeYSn1sIx7XAnyporu6os
E+2HVyb9d4fM4VQQh6AAUSo+WwZY2yNWAx0DAAxGZrHkClk83eNDp3oBo7UAZRfqujNtu1e/uryb
j8mJJN20WGXaMSzTl4Mn6Qgq5b0Sw4XMpHbXheNUTDmWQEC7lRBGjsLrTCEsvprtytBsXw7g+lTl
tVgc31uAvu78A3fBrfu0yM9W6PgFbVqIvrh8RRSvgkfCUgUiyuMgCUO9reZeiO/tan6TxGahccqn
jlQnNRUdMANPzGYX4y8zle5+7c0Tcdmoh4/6O8ZwzBr3O6XsmrEtH3wtaumnMbFgDYcGG7kD4Wkx
DvT0KsPViL6yuWP6fgRJ6LKraDfQ9zSAVjaacEy5U3bOXJAOiersi5GD+f4iba3sPQNR8fPd/UTC
qWsXNnURSvKLM1g7HMPAQ9PV26wppUdOf9hIz1OUESYzfXWIlC0ixxUDzsmUpRtRCV6yBC19PRYb
uhs2oHxd+27S66tJm9zwMVb2qz7/ApwAxriagkAwITlPgIS1PrNj8ldQoWwBUTBZt+hgMS6El4te
luPYts+cv24vBpTnlUKBTsPkMsAHbi2AsbseQvyHF/qsrgKry/mLQXam+sq20xpzhlizm9/lbIv8
UrjioDvNrJ2520UFnXBjlXcQyTe9uovtOMW+KfRY/4p2+Huiv+2/CELjJTiX0TepdwCltPh2e43/
Lcx1geDKQ5gPJ6G+R+OmUs2AR8j86g5bf5ornSeQVwJH8shD6DzrVJUOjx0ZnmwQW0OvtX92eRs3
E2INcgN+aXY9BAFqGteODTitHOQh0NyvGGUKlqfar4ATgJsDZX8x6WPViDupuXmEL/pfyZe5MVXl
ygqUa5VQw4UApODlGwwxjsaWlm8F4HPGWZybuFrH/PC9ixSNiNra1c3IJFNKOB7wVMNxT/ibb/fr
aqU/+jqpZ/4IhWtTRNEe11bFy5iJt90UgXsj6Q5Q2LCI/wb/uEz61NuQjQsfGSfx4kUWYYmBqMph
sYUgenwpPaoKZTa4Uil+3GKdYd16NHxZDfv7DJoZd4tnCv25uLR7cymgtErcmiGBsgt0eFSRRS7p
796iSUKOW4jiOqtN51hf2JKrAqSYz74Zmn4Vob/vnGBEWGGbdEy04GthDZdGrKYUvWg7g725siuc
E9csfBCjcrGbHYnFZEhcqk8Qk5Id0FOWNeX3+KWPM+hmSau1OkN1ir9i7YmBxBDtBjcdqTvj+5Rl
5btBBPQ5fumrwNIr/X5a4AO3V6dpepiRiEPAdQKrilt0fw7tVf/FxXlS1wQiaY/oGOGz5M02zfsQ
LK0l26xsQLChwb4C7Actfw86D6EHg2iHUqRJZfW/gHxQdSmxJS8Tr+fBXPyRNlGl6e7WsGoQfppK
/Nq8U9YU2iUEEVMOLTtvwGLL/ZIT4qadLWawI1966/FQM+ondLsRdZ+W9qCeHltWoqCDdqvu7EM+
r1ha+S/QP7IACmQ/6kyYLqVeW3RxIe/oFSx2lRQv7/aiRWKPSsVMGGS1OdXyL3ANk6D7DbUlZRcx
Tz7L3AI+zdVEF+pOSZp1aL1TdstczSYRVFFsgLkdc7yRjvqcato2zNMr6Bbq8Toy/ZYetnvmW3yJ
+GtmN1K9JWkC2NVFI+OF6E+cdw0bhjd1x8j32dF48YBc75K5rJ3SbYG0lFy2mn26r5yM7IgFqxiY
7fB5qssW7CjSwDgmVtorvSR/nTAj5S6qH+Md6lQo6xvb15ADmHOFOA9SSveRbl/5YwOXsHj4thh2
7CRTNL6EMOIk6UtMjBa60D8T3nH27OgbsFP1kpB3RIEs+IRZBCkipCciMpj42danB+HLGTZZFhua
557vzGdqD3dXxh4ChHB8L6KAusfFrjIm1gV238dUMnyUz72NuYC9d4DUe9fPdp2TR1/Pe4DOWtKz
1WagIGVzA/eQxV+07HTpdueEPNYw9Y3KrISOqtTiB6h9K8PQ+QGewfGZxKwvbc0XrfmR9EEkzBtn
DTnKq++spY20ScCutNN+msg959YtUprMd12NmIn3S/a9rxgZsoQ1P+JYyVbEc5KRnQT754K+1t7w
xfVRUppc8NNRott5oafXh9zO2GfovnyqAnQpN4sJKhR+lWouHboRvuBf+pVSIRp9QDOxABwT8q7g
9D/f3EgKXFYqkF1u2TrY7TvqDEaZhWFLPL+VSzGdzAkGm1Lg71oQ9+otIjE14kBPeXi+WzzNqxfa
TQwq0fl+cpSLntxhc4QErzbA9sPkfxPMVA7MBUgHWcK+31ge56wYKERH3XowL5LdeVCiN6SLov/1
Vs0bb50mxOdJt4GgXEtHemX3+hHmT0adEQCLvIA7nND2UjqwRYqDSKJENnIb2MXgGeI9H7YNqJ+H
GWAtt1B7CT6VXKVgWlparjNjTj9VkH3495BMgaxPKHHBVGQlPACJ9/61bOjvlcBBMjtbnhweQHOy
FMR9ty53OHQHOqaPJWUAM61r4Ect4kJSij7l8P6KvMENW1npwtu1ngHpSa2taMI9mDAZkSwSzI0p
la8hEMsIKsAbu0zVGJwYto19PKHb8huvyb+l7e8Xkv6qpaLaBXc6CL+iqonc5zpzDDq9GEJOgeuD
TCl9CJGuHfd2crc8INtEsNMqhbHViwu0U6U+aQhGxns5c4AsJmrvrleWIjDa0SyPNvXvCIbR3nII
PA0SbmWkN+WPiljP/x/fRNkGj7Do2ISmb6tQH2ls/dbwlMVNaI3IkOV8xUt6uq0MJc+0bFQtyoHO
L9Jj30Yu5zBz6e+Y81I/1chMqweYd2ptO27Vq9QOf+vxubShbhaCzWNQBts+nLC/Pf8iDFq/8NkD
0fULTQzY4Mg8KIWWAbmLwaLfzIE1fP6hQvytLa4ISgAOUHYIWfAcC/rDFMMBwBqcVqKGEn8NVQBb
wo2HKVxQf2uuM19yg7Yd4fC4Nra+ml5Aae7H7D2bEn9ifDA4cXk7VA3QRR3CRX4qVgQFajZnLTeP
o1WZ0haErZi6vKr4yy7vEWuA3+/uHL9og02ABJtTboG+Pj1C5YrrW/i0FrJHOF8PDIzKei5LYWGv
V6zWmMe4KBiV0mV+P8HA7suPasfEn8iH23xAxKvdZUToggVbPh3gerQ5vvyN0bauZxISoWK7yo5s
PtG+gF6dxjNrQggv6tYZse0yUvLgtNGVfaup2pqlmJlIHk9EMnTqFYuVo39xq2M9UOy/HtTW0mMr
D3344WMU7NkgBHdPUD4jEys7hh4cLiR30Nv13SR/NFdLvD7dx/OxstqsPnNex+0IPksEqMIWWnk2
/qaIoFaSEHE6EZIfPzotsj57jSxGtsvqmwO+L9FJZWyXB9zmrRFo8za7Sag48WI+rjNeo0cbbqHG
s+Tl23vXuz1z60BiXD8LBk1YivWo4YKSuC1xSjGxSq8GVkSc6wAVU69ZCp7xJSts9nr7Am3kfJre
wUDBp0XgISQMjZne1ArYm+bzlBgJwoLoxa5++7/c+0gfCGYoQNOIOFKGnNhS9/+LnRjWddzdAcEn
fz6OyZfv3u1W//pEVi1NkqqkuhBWmtBmCuH/bvk73YVzN1gg2B8aWSBUi1DrTxgqxfYAlCJx7unW
FaEnsuESG/LZeRSP5kesNG1rzh0gS4RwrNH5eDG2u3b/32O8Z7LVRyVMpTCn5VWdKVvxwVByopr0
FRS8omwZEqEN8ttWFyRfr6fwnvOZv4TripZQR18REaWFqoDvqowm6/mLLwQTVbvFuiKTx2ji3RGW
IHNlBEAZmgn68MQpx2R0gIlh/2iklOq0O6NOmG/BWdc/xk3mpOmP30Kqj9KM0tdRsiTnA8tlWZv5
MBoAwzZh+2Qs4JZu/f98uAO+xZ6i/6zCuxctxptAwZ7h+r/9EWxhHnjLf1v8csLqQjoGJWg/zo5C
3xHTCHVYvw1ixubiFqipG+McT8drUlBNDlwA/trmh102bN467pmtuI7zWTPf92Lsq6Kc4YqXjas1
224s1i+/dK9EYOvYx53KePEOZgi54FU/VFWU7b7jgQKvuaQngB6Me5m+sfKdlZzNp78YEtQwWTMJ
GmvNox54kFBcAdl2pFvdsA0OsJBJlb2R1OUnNU4E8RRJ6NtQbepiwg7u6duJV5EBlq9BpXCZ1dcm
Iq0+rFhfjhzuGaC0UlBELY3/uyj5FKj6BzSu3QWH3krsZEllU1PfwKMkBQXWWI0IcrQxWM/KEQ9L
9LD5fGC3EzBPp+tQwpepMnOE7l23SfvWpIrGavkOhTZhWYKT8sKwgRVtsOpCj9mpZ+deBipQf0+8
Avuqdqrfb4dQPxMj5AKTs4w8W5d5no9Uh2i1n7k19uONqxelPuuQdzKfI/2aTgML3CHnGWHmLWEG
B0LA6KISNJfRH19rKixz3T/Ra96P0G6L1cTC3Mj1lL4eQtP9LFjS+uNiUYjS9K26niY0tFDiAxXZ
/g9mZMJOUdX4IAVKzbAUizMqH1YTruFdnJcSzk3n43o7/FCsxCBRZsTEa7JTpGTjYTnb7qjPK/mz
FAbbKa1hZ/5wUAxVCQ/PVpiDe/OZ3mrE8d6tciUx7+RvwX1hpz9VOoJWFOva5scKXh0CLQrpiSKR
IVcAKZF5cA3ShqKk6K0qXQfHE1GXJaBuLVCI7hqpeKQSstGK9M54Fe5bTb4aIUHIvzCrYIidN5r6
7EqesHh4b0vpKZtkaoRfF4kfLez5j83+XFiDytdA6mmkMv3NWt+9hkSK0XcFxlMf4FiUdArpBmqu
y+BMuZmDQA4pfRIv0irVcRdLzbLqLK84ty+ZmrWAeyac1GTUk/duR/RFSTfDpF/yCX94dMLhLeY1
RyfiFXDAutvM5tD5SLER4cOwkd6sG1/KQDtg6dTDyaB+/aWZXCYHeufHuiGKJbefEc9+LBcCeHh8
kNG7SnXMUa6j56r5WrXUdHKItg0hsKF0U9a8sG8HZqqpd6SEXmK7vzfwMbquNLY+TxLha2rgDuEh
cb7r1uKzN7dchSsHFegiEqzpeiHgqfY7xuDm8aEOcA2K1rfNvEOVrhz1623xSudaLgrKFszZq4yu
7TDb5Z4BAnr6JhvM6Bt7kn3tOyI81EKxTvmk9lQsMk7GU0srtYcorLsw1f6h1IWfgK07A3soAGJG
hK6YBzeWhg20Tao3aIqNV2DrGf9v16ZSDZJr0AiZ/94QzfSpSovFaJMjCyrt6ozejzqn2+2u+bgs
jFNLyVDpNXA8AjkZhkbvznjQrcSRGyM6ohPrAwguQ2kuLxqF1KnsBVfdAWbff2NBmGEDCfYvCqul
Jf+bcrPeqRijQ4V14g6mkVmNo3CoUi1S4t6Le1y39akbgVNhRTESXxMRmmZCMkR66pbtJl/KHKbb
ZDi/rVt+y5wVR/gf3+XFxhk7ZZTmR0u/wDZaoT3BQ0q2mmgsuY3SForQ0Sw3cYN/xKzFncwdLB9i
+BzQu3R234ec/0NHJNF+S8CrpgX2ECH4NeOCCn9xSOz6/wHv+59r/bMosX3DkkA1CVOJXxT+S/XM
UD9mtO+uvpkrKcH9eAkBAgjcoDKvdNZZRoa1uyZvt7QSm4x0+JcwfdiqsDqn2zpPnANqqdw7ultM
AoO6oIhyreAYgDDe0l/CFhjbwtZXvLyH6cw4DSIN/6wi5wx7tbuXdQh+Rzqrz5luxPOHCHYq7L59
FFh8m3NbW/b3goQtm9rxSa3ncVKQbJNUt1pusPt7d4bvhs+58H+PEUQ1EqIcVHfptg1zJh3CMkTK
6LaK5pMm4eqL27aqkeLRQN3vDXsIzfIhv7rJUdvMHHqfEQqffGdrVRgyWwzJnxfQgrkRl/PsarDq
YfjMt6ugagrW+iX+YicOI85B/xkR+cOag87q87Cz8qY/nLGg+BaM4Yx+iOLgJaAPiqfSCOUyDWVo
bj3U5njT9J0OQl8WwR6ZnfeAo4aHPMOq4+YZLaGAAyx5mDUN4pos2teG1vsrwX1ivzVS1rggZ3MG
5BjG+xzf0jb8Tmv/WVuBip3Zc/Q7RpwzPUtizXfmgbwF0Q4hz7GjMsaTW41fUL8R4b0BpuMPlBiD
P1vRZIkrN+AZ7q6+838IIif8T+1DbFDOWUQk5+nfzgpBx2TyV/S06+ZGov5D1w4otEV6YmwYa4A0
Ka5iGdr6CzHF6SnkjkG9tmcGg2CjRlS/9zwcQCeX9LxhWpCSwJB976gSxaUM57cVYBuhy+cWWLn1
Vlyx6k/Hp+7zuCJS3FVBk7tS8Id6ZUTD2Gdosbdw/4oq/7WK2FL8mS1wixkwOl8mZxK0V8xIpPnS
BDnqA6IsAZXxrALGyrssa8ew8YR8Qs8Hb8DYP+hM1RIzZeBMItA71rohx2S2I1pbFVtItSXv0zio
x3ESAuw2ys/HLNI4XktzWvxGR2tcIYpUFg9kb978j2vz4TFz3cwmlu3GbUoDARKVjD9URZLmr/Pv
bEFCwCdQdqv6vZkRIL9aLlLlRGzM4URwI9dJdkTt0utitN6fRbsvGLnRmAnDJVNi3/EFeXn7uKJd
7vS9h6Zc2lzpcVXV9wbo65s/4mvbYNIWTf5PHVha3lILxlAhujJSSflXjsFrLYNvN5Fnlu6ilJK8
WpEruaf4LV2kQ7X1YssASt3mBHm8omRB9Zui4adZXTUvjFm11OnwgbxPh89j+Uz3qSRlu8fLNvOk
RjAGkHCn0vwFRI2+wZRCAhoYGmwaIS8WnRb4kjeaWB/VyL1/2CvYcdxwtS1uUku7+PhUi3f5lLLB
O5BkZGKuEXMy70QwexdqlkkkXKLVgZXRmL0JSAAw6wpZFxjMAACK6P0YOzYZ8x3tS9rA2cl5iLqk
6GQ4Uva13U7K0sLgbCiFpAhBSzPYvaCdLdOo2lenJfMmHQFYagUOTG65QqF8RhVjbcNEgJN5yelv
xwn8C9lrnUnCGlE5sa6I/mDqVak5f1+kkGw2KGb9tsVa5Vwf5rK4NSDu/1PnCzQrWG6gmfMRlVok
YQVIcGf+XZAUfayRXkVomis6FeF9bLsksmkORaIrG7+gfmnc5gXlhMxyjoKtnBs2Vk/nLRKuxLZj
850Rz5+jWAN91OU8sMQndojmgudyZWTWxKdPSit+XN6zGFJvGMsIToO1gmjmCXH8+9UR4zyhkBGz
8oIpcG2t1hQxftpksiM9Ak3tP1kr3RuRysKc94pETr5/mwA34Q6W1ZneSHWcp+3QbicTuEP5KW0K
O34/6otoBDFARCS+OBiGWdbMBf+lnZazAB3ebAiVZ9lIFWI97dno43+ncwvzdCtJzQz9XASI9y8B
iGlQH7yHYEpjtgKGpQuAUMb4CZzjrv5M+gOA3l1JJeRFCtkjIqU9JeCniFkNbk/ERThvLzubB2bZ
47XMjAwZUnpc41b8uXuKSCeC+8e87tRKfdyDbXGxA17Tho3bqGKUtoOKbmHmNMrZD/KOQatnebrQ
IHDvblX81Z186nU7jYOqawJv5FQ4wDYxa3RjuioyhCe+TMMpb531/i4QrmiN3Fhd5ea0d3xGIwEa
zrZ2geeAtM6TA2y79WpIXNsREwg3SyqTPDp5KkxJ7RHyUN8z813HSFEcFap8EochXVkMafZuch5N
KqFj8DJbicWrw4QPNusirWhP965VJJ4EfDJ4e1diDF58EPoegKaXVQemhzEY4qghLv5Pfi4se+k8
JedcigZv99dj7WjyaRNm0xrHfNOtyAEvpzWgcbl7128cpHC9BnyoVBeynmsnYfWbvbCc6UTlK3tS
sToojnlu7yVeGAzLCYcCxMJNu81mcht3pcOPksztz69QcW+/x5iqnFE+coLgUDAGNYWYgJ7AONlD
4gBmUYNeouUldlATrtFA9MCRLrRBeCYCPQ//VMQeq0+RLCOyVTG81HqZIfOMaHb4NZo9aKIvls81
kQMIQp0x4aMk2zgRVdbARL5tx2zorCS/xI7Z/xLgGNT+i3Y55lU1Keu/SL79exR0RelHdKxSRjfY
rXGl3B2apm6tYK27z9HMyihurNd0rHIRHJgZ3HEfr5PAWay1kFDPnWEfrjwplY4GHqi7XqELPjpv
Krr7W36o/Adehe6KqKpd0qggssJ/HHXJGFbUR83oncYspF6bMlA98y88i8FT7KuUg4nPVUJUPqcq
/zHkiOImSejh+Xflu5PcgZuYxvT5sTag/bmGYPsTFQ8shDpeE9LcSk16oed9TGkwSxVpFNJEd6m1
0vysHofZFc+qo8ILrtSWV0Nu5Vv1OABw+CaIRZiwDEpd0sXUvDs1S5ys0+u8WjGGHnmqo3h9cUqw
GjSjlUsqUVJc6/5oHopTfBRcKClD0M9S09EJUZ2W2wvBioB8nCq2nvQq4a+W66Hr/UMg2JPthRBu
wtwDtGHn9P7GkYlLRoKiQIPPUaH4oyi5WBO/uB6VpT+xLmYZUS40zinrJOQRPGNsyCX1xaq0y/Jr
WEQYqgsaVIoX8je1F0JmZLAl3ab/LEA1JbgxkVQcziRDTW4dTc92JOpkGOxSaNH+/teHoP0MWHfm
p+Q9VD80WHtDgXP9es8BYLYnwWlkoi/8DRCOJ5QvtA+f2vdVWW4pPy6V/bADVlZO034XM9a+Kdu7
if0cq8zsGbm4relLT0uQ+BwdOmnhCddvGWU3vR0iDVlo+LRCybxJeBLXQENAALhsaHvHzAunWS2p
00MWVcZz7p2P/ODObwDccPo8jH5zqRjPEd8DKFI2mbjnj1ivTthRNblyGlGp/mPCm5AynKqB7epK
IGJonFgXQ21jdjEffPM1OEnkiSC/hoOx9FXAKAWxcKlNPEVLeAxo6BOmaO9I05jI6zxadRrESCJG
cXPzPReEuT5gW7R9rSiBerNZzzvwTREFsIdxEqlRkRiiCteNrMdCJxmFKA7Iv0RtgJK+dZbdJ/UA
Fj/4JYmvSFSyXIpZnr8Q+H+tLmnDmCHQ//rCdccWOIOCpdYtWQtfE4hmA9rJR3xe8aXWc7FzQKbr
KxcU8AdfiAjb96pKf6bqxbUMUYyc8Yra9/GVcVfhnZaSlWruY+q/sO2KrbJ2lAJw3iNdsJCJfvan
5HwC6/nuytVdmnx9CkSMFnDrmYiQx58TsiX0reCoA2Mkaik5cMWx4e0R1Q9LdMWtTTprJK/D2dl/
WBjJ6SJ/FaObYTMzAxyGNkwkz2DNR5hJDtcUYXadNsPgnZwJ9UqKRaMbM8uG0/i486KvVvDoVUlk
I0LdmVvHFhtz6jfmsHtWXFH68Cekb46y+cIRmfF5XMCd3zBGcuUe9fg8n9ttaeKq3y1TrEM9Rd+v
Uz8nGNAzz7XreY3qCn46IH0YzXse2B7kue+3zxVTLlp9Aa+xiYTPLwchqgq34/qpLSR+7k1iCtx/
LIgJHga7BYVSK9kmYHvvThbdtZp+u16nzGm4f7deb/laaiV/+FUW+omrZ7pnHexGW+atLe5HbwG5
QWRSV2jUDmsnl76iBErSEnXjHe16STN25ZA7Ft94v6SU0HlWxC5XPrI4TVFJrFFc/Ln1jxuViybZ
zd3Sq4Lkk8DhTx2WElLt4IEViM12ig6lu9K5+Yn9wmgswVaQAjqRo1K+I/vYZ9DclLfrKSx11K08
jkbjDyfdkz8xNXRXNQxGtot9pTYf9T7fFbXHWUExulBqGvzo+vFlp5QeFNQrHj+lxrp4Q+wb+RFx
rebuRI4GUI4DfMmvK5CtKd6XtmBWEvtBlOzPbNpgcxdNNRmN+kDETuybW7mRLhtnICSpQJazjsdv
NV8I1Fib8WdCllKavz0Vpqtj0fe0y4qQz2zSOwbB4OkYRXcOPxVIEujDYrd8s9M3stzy/teUO9A0
hUQXV2Rz3petc5k35MdEEnfsH0vSIC74pAtQohtppES9odue2WO1MS2jb16lggnRuGbx/HG24x63
uspTIHP4Wj3qLqGuvaFtaqVRDQAt1YIkKFo08nXLhXW1G2WeybT1GOkPi3JQ/HMqzv9s7+0PWMNK
kGwB/0N2QRpct13ChkeicjwiHWHBbGv0ZPPQlByHHYxGSzJonb0NNbiuYjsFXMP5jR+iSWvkymcf
fTi9quqCOXDeTuo3qxtr6M0g+D8zxTUNpksOccTNSvSh54SWSXdTJSrKFKQBcPOHUZq0AKkjrR3f
uxEH0SEDnemU/zsu2WR7Ei0x+oygH5XM95lsblvIMilJBbYh2HGISb0fmGNVkx1hpWh8b1cvEAFz
2c5BcgGHguQQNvjqpNXYdE281Y5Vyvy3IFs0oQH2GNq+5tfITKGw9U8bIO0Z4MH6Z1kiqZe/CG4P
RQRdzfxdUNtvl648GPgz/FxKbB0JFamzN6Vdc9A/444QDv+BitK0kUnUvUyERvh1BHykN/l1Totv
e2uxGcjLO58Q+JDM2yWdyrJ9VK8nRRUIRsO81WgmC/FPnZHbmbvLzvgwW70xugVEv9o+yKa8Kc34
gJURIdKc9tORPM3KHb/nfkLrSHuNcDK+dk1kb3vFPXVPdmBrMqJAbwcFL5mgnVYkWPIJJ6g7IWPu
x0VCfm3XnCO7uQkePb6jWfx+Ne5iwFfr9tEaZ4cvEj8ItYZU5qVZNd2MregKWdqfFaW1uVZtll02
gHEKJPZFJjJXnhdbz2+hrintymKuqOu4kiq/iES6A2PJkKG0JaPmRpHPU6xHosMlYUwyOMIhtCMK
s/0xFzp/VtpA0i5xqmcu+qr9m2l5V6FQqS82uiGELGNPD0+DCo39yP6VAPk2KRWuFDgT7+H0rJPM
2yII/BaJ75U9GlXxNTuUwIq+OO1CN3s1Y58rxaZt2WdaiB+GJu0tcUDWw0TucaatWmu3yDr1FAtA
RzzXPeVmZp61MU7kVBi7ybtXwqtNV3c3uaTetG3J0fSZpI2Dfmt3dKu4vHcEbwFIR/8n/Lua4/zD
UeVPvDxZu8oKC+Ozg02+Mgrxy2yNahdjpVM9KNdMjBVIJ5D3cNzeRrHLQU80qF4gGtNhc3+w8ohV
zLd+Y1p1qlNckrjaywYLpV59SMFg8ElmLHAkG2kiWfH6zVbyxTgazHAQ+1e/lGE/5Ocwz3FhHA3k
mLJl2t2+GjERrNYNq+awIn3VRsHtU7bq76hHFOGw8qwArT1NVBB4mATOkXS1wuvpY+oudXLzdrRi
u0+I1XA5VDnGBNKXX0/eqtNNXiAIGRA6CTKf6rW26EyEJ/mHyuKdmtt8HMj63Sthsncp/2YyvQPC
cY5no2sieM2glZ80BHzzmLXUJqA3dkf534QeXv/qG5lM8a2zZ5A3t1GC1S7QECrV9oXMko3lSav8
m/R1oTUG6AwRJk60BiAivthaOFoiGNzP8GlJePEiHr1iHrOOP0lF/2TFtvvDDWytVFd9afc5nU0v
CB/k/GuK2E0HdSNmNUQx20OSMgABbwetO92/x8jQt1JC7CYK8Mb1nKhUcmRd2oP5RKyjh1QaGp9F
VGZ7YrBcEoQ3Ir09RtqUjdKqNYkI/pDpQidoCtTOWneOlfVDPU55P3U0UXcmbSYOZxX/1X7qlrvd
7Y5MC7GnXrDaNS95CgORQGof/6J/R9riHbJHF13sOpEZFvUdFkiyvTBHJXirGFt8XpzuXdItN8wL
EPklzM1/mtWPmpbBRkyj7LB5Pcy5V5hzvPqrzsiHqGkbsNELY41ClRTMcip+TSqTLclbQvaD+Hl7
zWgI0NQFgC/HfhAcUN8j8I7eRkB4b88qkOm1Vg3JrAU/PCDLVMAr54/cImOkJOz0yn7OGe5sk7QK
XsXNCs1aNY08dia2F/fQidnxUGjCY65OLLb1x/7LkJNDwIjOoOk8rht4EOS8QSr4qlZV6uxkdqwd
ZVCmc/CWZNQ5YNe2cAIeb7EraLX1wq5C0V6Ucj0n5JxPfC6c01455ZP0aAUx/HCvhfgxSAng9NYm
6IDSEPqqHHcgfO4nH0qW80tv9AA9z8RFv8X8AAmWuAj4plWGYrdTEhojqnLEXSzI7z2ytZaFQTlC
TXP8hhhLFUwPYkVqQxZyJb3YkeJhirmbne5KOSNmVUQYn5H7xWtYEl53TbAbPsmO0vdq0U2rhIog
Sr/bSYKlwNB8yKudulxbk5TU+obQ7gaV7+vT332dtX3ygNix5TUMFEN+hERe9hdPbZrS5tiePpMq
ylHmhMqido5uONaLuUTyKHpCHvNUPKTHdZNdANZlHSuWxO22z0scvNd66MTkYGr+7HekZmr0butJ
CwZ+zdw9oNbNoZRNqY0tLhv7dJU6iJRy8mWQMZ9CXvwNIAzt41EvEa2yYxUNX37RdZGQcxWM2D24
qxfhR0jc0ckfiQlNOZgOVvIfesbNZsNWt0F3VN3gkrGvuhIU2KomV5V09M8zSqpVCP72el1Iq3p6
fU+kCh6we3C/EAIBPZqEguqQcd7LR4Y7Yiz9yRfBT0aWCeW+XGvGU/+r2/O1B0Anq8Bep5HzX9hw
fTM1gIQ5re7o1V3Qzy2lz2AWgSZs3mS+pBUj5i7GwPgHxiqxkEjmzH96azoa2p8LIi4YWzO+OhKy
BhRGujLrkOE/YgEkWsvAYWNbp20Gkfsf1E6/q8IzLJ+Tf84kblirZwbAFokUEUQZibeAYEKS9pjR
GuPLpv5zulIJUfsyvJHXjzsh5GHL7LxDjL258Q/SyJYiBUSYnipfJBCcyzjCWAm4cL4/bC1vQvdA
YrBpM0JLCH2o4g0TjaIKsGdWJIfq+xnUs97hRvQbCnZBN0wkAbYqW8p2NTtVaWTtXjrqUH2aNum1
7GzwM0qIz/xeTcYra+1qDPaKxTebvMmNNeEzsU882aTEBYH+SeNLsjhlfq2H4rWMGtVZAzOMogWd
7G7x4cf70nKDcGm4pG2whNNZjDAwFHTCJ5uQxpp3fSKrwLKp7QdF9UwInFpym6wocIEJepBKH/IZ
GN4GCJ3qt0pYgU14J0ZywXEzecEFNIGgtINHs/TQwXPkHanYaeuA+krKAQWbko0pmjfz9LqaOxXm
eiSBRCurSvfhqXgeNoi/7lpRD53FmwclfTOmv52QuJyjHVYy5L1helZjl/YJ+mKjSIA+grnGC99F
P5YfeMWCQPsFwWcjIyVn/tCaXkjx7vrfeXJOTXBYoasA0dsTaBCeT2Tf/JJZnnbGiR6Lz4mu/g0N
ob6BU0Y7dkbgaa/AgLQZ9vl75S+TSm3gqXGCe6SKcovHbA/aBRi5eZeaE7KdxYyfbd1B0h364DUS
k0fPHaGq9f8cTfpWVeu4GgA2YdxktOi4tXs7vzQEB12K9OvOWL5SljMsw3PkE1FJJ7HGSHklOgeI
Z3Xb20/3CphCJshl0UMDj8nYgWAwd07XG672ysy72IMDhp8C0NAPX7BX+htCA4ta4hCdLYPgdQLx
apjIaihdHM0RVH9rEgsn157px1WrKOHx714unqfAWp1Rvw9IYplW7EXhXxVyjSz7XT8/UDJ7YNF9
1jms+EuQCT0+hMZSkBhSHpeaRmFrt20HPtZMMnyQiAQA31A6wqKf86fLPRedzuc4fxHuTgsxC4e1
VPeHkYj221vOvs6sgpOPzQfQ27LCKEeHzr21fj5pyHAf7kofvdZ9Axx/FHXBHhRxnaZ3sSgKrxjX
4MYUzGYzdW1x56B2FR7ocinRpG7zLPMah/cqlBQX3LI/Whzt5eyrSmhDAlQCQtQl9fmwTzA2b/FR
J4rPQ0rgYezzZG6Ud4BxqwRGKjNngABQ969H2NQ2TzkZwcAA1lOwQueDbuIBIBK09URi4fTDw3z+
QjFLEXpDE96jma40egI9GnBLvxHmz7VjPOB2VO6FF6GEqZ55I7D7fTEJR4lIGUBNtPHZtS8AGBUB
EZhoyK4jLAVQKJcC2QfLapqMwFjiMxYpW4MYCgzt5t2WgHYe6dlxzgM42V6myys89ceB5jiHMv8E
61W5CAbPH7BqMLmeb9x+lvY4m3KUAOtPFvahN4oTjTP25cuVEpm5/FV30uufVrpaRZGAs/ARcUjQ
KEvfMCcXRSoMa9eo+oCuR/4HVfr20QgBBqjA6t0UJQfpAZqIqaaNbZTh2F23Mfub3NlgduAfIspF
TXYlD1jSRgQ+KD1B8xVVwfLMachMponVw/I3ljyGH9FX6DmPWPUWExN4p0GWrdPzT5kDOZwgybX1
kcPHaQyddb/ikf3xiNE79c90KT7W2bYFyQny93a2sBmhqGDRI2NSs027f8UHZpYo5iIbtPcfOfUX
Xx5NjjuMGLI4r+StzHrYFycVEmyHNPFNKi63/JO1/TBdHoqIvEo/BVL2Fb9ZXslzQwccpC+jCbPI
YUHikRm3xHqJwgugXxDRdRC0NDhDkkxUx78iS2lYknpx0w5wxqLH6EaeIXFMVa+BXzTxHcxw5T0E
g+S6uIo4lybg7yX51IBI5dK8v4nMv3U/SR3pMxhcjRc9pE+RLSoBG3EU2Mrjv/JYvotMCPSfue+a
BhMBYlTvRzY9xULfl8u/XcWYZie5V4B7U2J2Wj0tgGzZvuwVuAp73lc7KwAwmGrbwlGZc1XFnaYl
FbRWJ0IN3SAeCzPgYahVmmzBazTaohEvjHhErAUJyMP5K2C8lPYIwtnsKCy8V8iMGZqzp6pRb0ur
17SmA5h6t23UYy4BBHlQGpu2Pjfdh1HGyXR6hd2CfscM4Nb3zExNDa+swfROf9Hr1IUX5a8tW4Rn
fti2c9uFADfCs9geKLCjmK5p09iazDVfd8dR5wka/BP/m1i4VITCv0NRNSVPUG2nlS6SQX44s2If
Ud+MAYxym8zt+W7UZiV7A4T+PG0YG8UyamNskVdvgIJHZQp1m9/ImvyFtkbHWCKbUZ5GPfoQe3bb
2f1I9DyA0D6Vj4sgbJ24hOTv/u12b1QWb3KRzKhr5rk1je5UZmbpalFWO34MJcb4xr9Qw78IdG+2
cAn4SgO+uxlK8uBQ/2cfX9b9VpCQLRwdYPxFUSG7Q7PG1TXL9HeZ4dRmiP+Fj0TFvIuDd/hvuKqU
avbZAC+nAGWCm7yuucIzejWmkqDixN+bE6+shITZOO9H+JEbjTEH8mmA14snNf+4jy6uAixYHKO9
UHRHqG/UUVWRWja1qIarsO/JkKc8G6VhP1DBzKjORg0WmqpH0EWILhATbEJnXEsIWgpasMrBllko
+hyXTHUB4zWSsjovFVDRC3Gl842wfOsN7H6liXUVDf14K9UIk5cN5nWxtVu+HboPBm8ALpow0ST0
aNNL1FjOtFvuVyyuWqZuyyPjbKGCx1ANS2DEmbN+k2oUDXPTCJggPvQ6NdLHpYo2AJi3uALlgkbg
M+pBugwCfniZefteRnTC0ONvSa1GzOwIhr/3bIsW5yQWNSYladPxwOnFT67rL+rmR5bfDoSbyaZs
FTzwrs0GFCyta5x2jb/28Y841OL/uXmI31GSXQfm4zzNG2E4FLQyrfRnozQQlb69tptWINsjhO+5
wZ4dNzoKq5Kwa55ovgUhjlvGUxy6wusuTWqFGd+awHOl3PSFBlMVuFVkOURWHYHQVL9l3yNzTvHh
Iw+dxx6z1/7hbJZKQdi5Gjj6KK2vSesYDnE7ns0BZSdtqShbcq4l5ApD7qRECru+nKn5JFk/B0ow
vBUoVCwJP+VjH/qG3lDFnJEVFHpbRV/nrSu+E/meQeP9+tnobZBOvd+LnJvcktaYZyXvRnxTnzjq
2rbC16lX9/u9WSZj/12h7nvWHR4fPs52NF/Sk1KDjjF/1qs9c5vMNPzp+JKrLJvAscj159XxAO/D
s26U0m0P0VCsgyccoOeNa55d+cGKkYVtTURz5WkwpyWrAkk/atKoI1gu9YJU4fdoxK4I+t/7bhyr
2795LKuUFKyPqbLY9Mr4WgRsz7NaHJ6sj05d5GzKYhYDORTkKlsFt81mn2b5LyzO4Z8auqbaA2wj
5gXrxKH9aRgN9NXJzX/a2asF/M6BnKJPi9sQNmdO0B4dDHaa3JzhhDnKOMZsX2FSEc66eXmTo/7B
fQg3T5+91QsKGIxmvmL+fpudzmEcD7jKsjEqztxN6E+7g8PrPTg8V2EVrsVb371VQA3CfgMrVUiB
4itfu9i+CgWAg68JfvDiTkbz7ryCnPDJpMBPwwKeITNa6l9FuwYt8SA/BkWF+1b2lhsEa2JeQEXn
V03SAy4oU1CktZ5SygOEc+VrRf1UOnJcreAPmlb80ynPf+UdnfaLdaXAFUp3vVuyUG+dLvJBxHb2
icskbtSPf3foKy4GJbCN9wF9F6hM6u64MeqmXzgTaMTZfzxu/gXB3jNBmoH5XMgfLiy4+XENgDeH
L8wKW5UPDiU/4NQgLDUbROxl1B46Q3pYvifSiq8OpLv8VyosPlU0hKf1FIi1Kpp3clcLXQAYsoQk
PIP/gPKNUTAY6jb8U9X4b5fZUyezNamK5uUfl1Ts7NCcT8Hgnx3rHAErSmYhdbKZaoCBbzpecYOB
6vJcSByblyGyq8bdhLx2mRzPNJhxA/N96aZZd22DpiKK5DYJigIV2XFMnB7mRds7vvGHu7fog4HV
K+TRnKJFhrASX1k9JeIfkZwrUXSJgdJ7CnJtHXj55ND0aN3/BHEznEgIZ9OrpieSKSo5PsWJF9kZ
LFtd834uCE0S4tpE8f/BgdXDdOydOmku8GtlaM7DrUDu/9iMOL4+6vRSkestVxiiCHOUCgMYExua
mR/7mbCRQEEeToT7vnywos2xr5j9rig7ZlXhmCJMep9ogC3kL6LWBwBOVtFrqxT9lzkujVOVr4mF
Q7bAt+CUCZq8ek67t1Ou7+lE6qc9gnnMOVdIC1Lo3t/MWocBODF/FYFnAwTUCDEyTCvs/YTWHDSK
uVrudEe4tu0et/BkMd4KsKwD1fd+SBCjDqlhqAoFEIC/fheufhrgaW+J5OORAduZnakGuNEWdv5G
jeamd5JS6GEFI1uDv8gylwz7bKd8L7tKvkrlitVyria9yEajXXa+jCM0sHUdmXCOAq6PbE2gdrWI
sCWxgtJ0t+Ema0GyF4maJEdurFMjb9VjZPOnRvAxReSQ6eXSVf3hCULL0YUIf51BWsqFfCf850eW
kIGFwSzT6UevJ244v8SbLCkhuxb9c4yYLN9roSpKLfYfiWwmz8n1Ej96AaO6/I6zRyJZpkMIWkjo
xqE3lhaeNBehA/eS/xi96eFpVIz3QNWc/yzq3QIWgD0yZUjTAZEQ+//rsHT0aAT8Q82a9GBt9Lo8
8XJhL1s7FYKCMOY2ODEcRiNw++Ft6mcHXWD5xdSpbeiJVoB9PoQYM0PnX92PU25g2XuIL4wuYT1P
g4c1gXRG6NPHcLKzsCD6pgM8+maqjEmvDj4DLu9RmFd6NRvlGMNohJEz7eXBxKDqNLyGYbyTbbGO
odttojBdrcKRrjoiWr541t5Wt98XCgvNWI9inDC/ps4SJvDjsljota8y4lHY2q5lMmUm6vd9Qv3t
tM5XjxilUUEyBJ0bZKT18qTbB4t8rFaKniZ6JwoX2V+ntBPuN08JPA3DFok1QsGJZd/CIGPhhYh8
wGeAXvN48LrdOI/m4uLI9uyTblDRUY6bZ7dJYukUIuax0BM/gZRGZxTh9Q4F0qBBSQQIqPsVBHKN
YgykiMlwlMg1r1o/T0BOZfAaFIwG1QrhxdiVpTADx8PKf22lz8cDHCscdaOsbhqtSqykIuj1BfGN
+PEXXB9VgFuTCUFGtV4XP22zvawM/l12BUHo9PihM9I1UqT69AxrCMd4ZepBm9KEIcQ+OMjgiB0l
2RziVJR1V6ALT/D/mLCDgl7HZY7GQBLuTinNtZqxhbTmpJ/8dlIPiuOUrY3FTO3dM+L6maOLXyWp
sXOWoprL1/ZaklPHcyX8riMZ6EAJstFSscZz4OZ4S9fZukcC9c3kodxPqzCCIArl1lPkHPTQ5bMe
hARD1ocs8IV818np6/wpLO2xBDcq8qzHNRFMIFqAY1Elql+jKvy6c+ONjjk+7AtoHuo39Hw/eIrv
wAeJv3izVNSQE23rnrNG1t3oEPA/iwlzSlW0RNYYi8F+xcfff3cK+atXSXj/l2uRMIdFARYns8q8
+95fePDCFW6zqDiYLaF8S2HvCBkIleSd1FuDiy/Fa+MLnq9bcVE7zyrEnFyydLSfNqZZ9RAu0QRa
8MKJthPyJn1DjTTVDH7D8I/M3I6kQxftp/wHMc8pY/JDIrdJ9Huxno/hRaNLjCpQsEHK8BFv/Yb2
aEjaFLqBRxWoGIxl2/uRGLADeVLtpOOx6kyzonTqIPFWgChyDGDDKQf3MtHeKMCmqlm3SIagX9BI
Ch+5ei3/5dBKA60uWKeeUX8+oxOzJFiJI/4LL1YGCgxex6zkaXJ6fhQREFAXyEWrdE7ph2WNfKrn
Yo2FgkgaMhu/TVEwyTQYh2jVaZ5ebx8SM16H0tniamvD8g8oG+qx7uiCrGqSBkEwKsYQ1byN2Eik
PUZakACYuk6EXcJIjqpIna8viM5EFQR326IZBxx435d3QQbFrW7aNBg06Xb1Bi+lLmj0Oh5Mv4ei
dg9kVbbmNGCbWYeGP5M6CmaaWLYRkctVJ8HU6hr2UZd2gYoSBCfVuqInIMuMOqSHUS3vgMUZEX+T
jIvL0X29dLcnpK/NotOFYUGGCTgZKi/I6qvtdj82FxIvfe4KgAcZjk6WKkS/FHyhjX+mGLWX9RuU
L9GdmpZhmt6OsXlH9xo4KJS3CPQzwcVUMD4Fld1c1yhFdQ/MtydphXQYiK2YEt4Egd1Ejsd19E5g
K+piwZccMRVZbO4OEohqbbdvilibFjK8EDxaxLPpL1Lq/VZ+UkmTGCT1ab8P+H1yhmnlvDklfJcm
3aZoTjVdb5Ae51sXLhUobSgqXDmzNY26hSMTc6kX5JbxqU9f4CPFKDt8gCD35nTxfteSLDbIRW22
HY2l00Xn/MFNJtTsE6+N9EBfUK9vVy87uiHEK66hhRllRxlh+T3I1h/mR2fulPUPrRusMMAnCnST
f477Yt6jThNUfe0ge0PJiSVNeCjOJd1WzEG3e6/x8/9SPyU0MC2sOziugELOx29yn5lO4uPlfkWL
9GSs/u49pRzh9nLQOnKzPGX2pJCPtXLH44rcxSfoMbogSuZx/I08yyCFTExmrNWA4YhPeThXRPMn
BO+fuICdsBfwDudj+P7ZxX01CgWJ3sh4s9pPOM9Pu6Zd+hfzpmu+Vubq9ONVS4R4CWEVq2yoaC4C
KxxG1xFUzyJddT/4pCZ8e3htL3rJONRG9yd2JQ2/ZITLJ12mnvdhx5kqPw+ASOgD7yPDx7RD1uMn
GbUoT+STdwzKFWjeJ4C5RRx6GPIc7bXZy5sMWkOheyTy1O+RHrXh9+iA/m/kmeK9F4aUVR8WpmuP
GpIrTDLccz32asvLqS9tSroVjRKoxzfiNCwWVUBP4whGByMGNjXfsCkecLlCSlzfo9bOErtoZCSq
otW7fWg8GzCd707r7zecTxgjsVbKAwQWgfRmvQoVmO6DHtzkxyZi9E/VjUzBvM5723CIX7U11Izf
Sn2KJWo5+mGKuv0CN1cg+kuiG/EoIBTQqY1RezDMkgqhMScDjTIx1ONlVNyrV/WSz+rOTNKXGreq
3q5KCELotloUzE2/6H2cmKPMBZvvxoDOauXOOk+CbwfSlxo8DF7CfN8QQjsCj+thJs9x6CGOIZfS
iBGGbxiyyY2T6erv6mXKASRz+ka6DROC0t52dfisvvniA+pNtXclBjgJapXojsyAz6JA8xp7cvRv
EQon6vBNiR+8PLgGcHizlpORDw+abnWa2n/sBPy0GF93ibevh2czZBmi6c7rAvTG2ymAa1yWcOg7
zXTPSWIxPCSHT3QqHYi0P6mfuRyBvWeOS70qHjRe+cbqznBvzJjDlEkZ8CSnTHKRyTNaVnun7hO8
Hj16QuC0hHl/+oMz1rV0uo+rfESF/wDYCg8ZYZ1+q+WvsRRyWqNAA36DfKDeHGcXBXLRQrLiDmBF
4ryF7nNyLUXm+VOHKGZ+eNd79jms1v3F194IDLa2LBHohGoZEiTcaJRZnkcJ8Vr/ElTDlFAJ3GOE
oOsLpeGd0C28rZEz+wxtNOYP1jmQ5ovKwVdm1U8YWbIawBx4DFjaZ5i0QezA8M40DcNBkqdrtU0u
68wAPGn7fss+D1zfwSM4oNFsXe6SuEmK74VEwiHUWhclaOZI4teYMiCyUwcP9H5pa/P4bsJE3mun
aPmgwA8UDR5UnasFXfIpTKmtiFivYds3ukyNKpOJD/hpYsz9hUpJ3sQRko1x0jMFzQiCsCeXrEtq
LyjQcnFqvd2dS223fa8WidZv9vQC8ekwAc4NHbAaKQZwdtfnwxHqRKoZ9eX88PbM1gUfFQLb5rZE
0Ig/usym1JW3QqMTbGR5UiVBlYy9qppV1VS1ncUhQ2MYNkZtTyb1AgWsELvJtNwP0gNGC1Zqy54j
ivGnLsoa3+CCDTUF57ftRCrRapLb3NR1cgcp4eP7DJBq2+I91Mq2YI806C0UqYVfCK02pC8Dc+wt
qjxUzyDbRIVOZ2tBpe7CaXOV0UwZyHq2FNfjd3IoBlweEVc2Q/Ch9a5cIQbX+wcVTx4n9Z4L2jlB
5Kx5ThSlsbXrQX1lm6h3rrQqfD2hVumDHrhIQIBKvO/8ymwf6ri/UEhexNfEDDHm7EgUf1uxYgjB
Qc3+ZcExivJn9UFLazhtz6xS4lXbl31VZQRy9d9bBmQ5nXmfmexNKjHoIvjbv7pmOhbXEIuru/C0
4XBWJ8kuAS46Nt7Tg7oCIARDjBgx9LhcipYmIrAKt1f7d3yAaRYe/7eb3ipYkKLYsHAywcyBbQ2v
QQ0zVeJECBIeRs/Q7JXtoSw9TfxiBERQQoqGhE6LkuI43glclGXCfr5+CyKa9YMJsyxyxTZ8b3Op
NCyIiw90iZ2PjKABPqM5PZs4MbnoJbCcWOVZVFat1qubDX79GPammzKaroSIzfkUElzGBC9QSOkH
cAYVDjwS3g2yWjVO4nXaT+q4lAnFB5nnkkwjsk32IIr59m3+bU2M1GY8Xo0cInLa4v9lMWdYusMM
r6lhchtYlhDi3alETUrF9GCMlSoOLPTSWyDlChLqVlzEutCF/FqHAvMVhZubxYOPHirTg0s3y4qk
gPBQc1GvNZj+3yes+EFps0+TYOELQG9pptXb5slzMjA5AmMViYxtwW2sq8xTZ5+5GztOz5dZppre
bvk9+5ThKhGa5gFL56bHzwXDC156Twozb68Wh+xfCTroGHrV1O8qbudgpaS0f4zQRA+Ma6AQ9KYC
irS7lIHUJx+/fxK/TM4OgivHPFY42fNwl1HQXxR4Hjh/XAW3DmFjTVo57T5mDrXOzJL8wdvqSJTa
EeBG9zllgsLMzIrf2ZXlnzixRPfyLVQeZJUQoRUpKC3Fv/F9SNJlPMIElCgg805xM46tpgk8OCT0
MVhAnUzS1yDdmUr3j8hyikfCcqhl2EtSrCYFQGHRMZ9FDtSgKQoJ0UqNJZOsAbE3vUHPpR/FQxBD
jjPOyrbDFt19dZQOpwK7/5lqtLYL5PV6uoVQz8NVdamZ9FeT70y2v6VL96444MmltgHUh4R+rlTg
wPb4k84dr87NgU0e+nbPXQuH59oirAT7odK302YvsUdf3ZLBTQ5kVOui0W7Dl3Fh91P/9dIK3EgC
5Q468w6sVMtz+VsXcwc3PP4azEPvMhztAncs+O+MRYyssK+MCQTeu0FxAacb2szfsaTaBLG8dodq
EOgkbwhaTm+3E9XuaX89Ncq5JZssOM6fDaaWbgucLnkoCXBZKc+5C3ojLlg5GA1fVl06RJrPyQi4
xcdJXO5rJxnPaFbUlrHiDD3SM7hEjQOYnWrw0y/Myr9oW11RKd6kepmU8Ikljf2aGHv8biZ2dzOu
o2P4ZpjjQE/eZYTtZEbRXkfaB9DLGorlzkqMRmct3e9Q/X7n1eWFvf0/GgezlL+jNEm6Q/gC2/qo
a08KnFzjx8GI/mCnGgBFy3vmIL3T3oqW8oFt28c97wntwl/ddaa/Gdh+P8fuz+AMkm79CzWPy8Yh
/dvWTFuy/ksbh5TatTiKCWwHa6rlHA/9PRE8wUz9bHuZ6nSW9Ntma0nbdxn5Y1IpoLeZxarsghmf
gEsdiKNMvbz723c6+U9hphkOO2n61W52ym24Jo0dMLWZP0mO4U+uQuWDzfZprITTlBE33KJf32oI
ELt41PCqmRsEWdp+oml1ly23kWMzGwxIPjnC/47ZKnVbpCy3eQTt8GvgmxBjR/fzrpTcO9QUGd+8
/9SCt/dJmMMQjdy4WNXgmInfzMHsKouIOlzZPF+9UGldGNyXBCOnUnDZuojPJSDzHxlBtobgVCSm
2A7Ybu3y70KW+26prYImGeFSLAhm6HtbLe2bjDcYCDUAoDYzR7dWC8Cdf9XIphpmYHqOjp+aCADN
LhtcUNGcUKj+6G4Jzi06cvW4gjxXOtz7xPj4TjQ1wuCbSvcgMDyMCq5RJMJLZzel50uJvPlP92z5
UO7a4k6NvqdUVBdVZTcnyLlp/Juup0gegJhEe6yz7ZZ5km9grORM89qL27XDUXvY40e1IkpIUFP7
rmwJvqzby9Ad5Tlhlz3sxGUYGKyNV0Rq40Dt25B2fCq44LUZxrDaKI6za7DhtPA6Os6Z5ZHKI+y8
qbxKMck56WdrYBY8j0PwUUTWQVAs8iwwpXI16oaDPrehoI2mUqwDkAJwXrXI9NGoBSROn8oPIRgo
LGUTj1oUiDU8ybgGcf0kX+S9eSq8b1hS+W17hwwdF72R8b6KoKqXvPToqjfruH6F0J2s+1QhIHkY
OxI/sQwKDF1Jotswta/jcquGD1QXICL9jxYXdbkwQTkiQflh5D+iZDX/JPlruBqaqFnaTnZnQHI0
JRFhZoCJHQTmTXOQiBPgDxeIi78LaSl1nFTgJsX+1diy0xyUCZMWLJIDMEJ9gUl7SHbbt+nFUJCu
NGjeZUy9RB/Hy47KnhXpIgXlJHw1IOU8YLhMrOvoH/k3n1Xio3IB7pW6BZfBXz9sb7HQPhKqrbhS
7r/v0NN4oTekJSISNTYauioHTQT5bK9Y+ZqUmj4BfFf1JN4QVYvNstOS0cqxFWCaSXgll/ZK9jvB
Wp41ly6PiTu1ki1gn27WU2+y+DSRjZfifIYcVuqBAuvFMHCz8rRTAhjO3mVCw4m/RM4+ghTdboQ4
OHLzeyrIYKA8Vy+LynTLV2HU3NQMExJSEurbfgPfZZBMSvbPvZSi5qNJgeCfZcjnT9fyPSaK2Fej
v7NoKUbfLPFM9DcqKdFhXH77sXqHKSAuNuRyrMxo3hHhGdT0zGxTFJc17ATwNht5hPBSHsrAS+nT
cnWUr+7ikjGUXvtHWFd9m0lfyVZiYHLMut7K63tp7O8evHcIRS32i+HFUhUqBTzfC98tw67K2QPB
f6+YgCWziHEJAtk3kcPFrMeCYiqcaLJc2xdrx7GGKo8OE8rSSr5F2sLuuEgoewYhYKLTU0SnAVPl
F3OyGlcFkGY1OfpCkKT0HkfX5kizT53QMcwtdV5/SKDw6ycV1SfjsrEHhOEZK2Hcxog69nnfs6wS
nAzGs/1NcKiawt8R70hdzfKPydGnpzX5oQQqqUgzdtkGhISezik9hQ7WZZT72SonEy+74SZmEN8O
znvUMlvyg+2wsBjpixYS+RIK54tExd5XyXkL+OZ+arRwQshdf5RAe+7UMYUVhebks5O753I1vB5h
t8kpPoHCHCxG7T8+kdvj2+2N8L3IZ5SInFC4wzuFevQQ3079X/+udfxSReZk0QRUNfJrW8o+78gR
62EFo8tWhRen3UBNQfSe/HJZ6SevQAko1LUaXVgkGxJZYa6XeKfMF6N+uEmTTaSUDMPQ3UGHKEQX
6ETU+BMsrN/LilvV0KLhUsvs/XSURFxJmivYptaCjCxTmci+hCU8fLTis5gfnyiOiAKqxSKkx3F1
wuumoUopsuxP7QaqAU6x3kdUeIT+fdR7fwdUEkmSHV/w1Cyn4omhhyp/vcg/oMAcOI7eQw1QvNw2
jML72gMuO7FUKhZwMpEMwTc0+ABXrZqRctPU+rs2jcDGuQssQaDveTRlWIuCn1RKHF+ZyjulMnil
4Uf8x9qE1U4IEn8snVr92X9ZmXTuw4aCO99ZNz4ECdP6MZEgqofe/HkerGx1oy44s6ZaDnfbqvUq
ilJWxGvaCmuPPwFOhh0vLW2oAMzY7I47sDsBKe88YlI9GfVib6pgXY/iczKR9e7PHq4wz8jvrQt8
ZhraPXk7YXrtvpDzCjwC/+gvrLi786hR5a2wzQuOjzXif36IeLYpsH3N+8vmgGjtigszBDCgjZx5
/n+2cORmj70Jw4NbdElPPuRDB556nMFCOPYnMFv2FlSY3uDZ1irfxAA0Tt/WJTAJXU7vhgY2+1pd
rwzBiIXcVPfARwu669GQHM4l8geM2q4ZmWUOa4V+mcSWjdBBm4dD0Bs5wD+9N/p/FVkHJNerWtSU
vKzWdL6jy9jAjjS2voUuh2UFiHBIygCnbXNZHmcEtvQOns3kckbYh5/unoJzS0kGaR6edNsnJmW3
QRyOAwkS3df+gYKmimTOJIqHyLNz/UJhVbWo8qrVa4VLnfc1Lnk9V6IdmsKDW3ysiTVHBiDHJsra
EO1Kd3DfvPKn4mSR9IEhQk6redMc4F2mcqBX7VqqXy+IKpqmhTc4rHdkDyeqRGdJauVG7kyl+cBz
cfpQ/w0fPvuvgz0mCvURrnuRBw698dOvHkk6nRmkrlHftkRwu4phFh2f7FGYa5IuH9EddudbF70t
G7VfFngDyTt7mkRwJuecTigdWwk8nCh1h8mo6q/OfWdl8t3hMvJQ3XZdVxZ4xNMV6sew5Xo4lQL5
RMd/5jY3k20LUYEto9Qq1An96t7UWaDkFIUyZjk5XCvEOJOA+k960BBSPx5JrFwphwVxyQDLlzxe
knpSzYLt23UOH8QtPkpnOXayO1kzqi7TBccXLFGJVBooC8591pX7GLQtxdYac0Vgh7SB9ByuSg8m
4Gn9lAaWj7DcBvUbJyRPtbRXQ/DfJ/+DZf+PYREU8/qOsB83ezLRgwruvc1WioEMYmtpqyPz+tMs
6VTBuFAg57PxVpLApOmtZNRTTmBCvP9i6ABiqZMzoWZ1Loa1pqr+hlI0L57ByMJtxGApQWsEyfwQ
NKVUBTNhg1Jvub612fLTnKLToYN6h+wQtSs8cUdLNFIzK7pyVe/NXnkP9bkfJAADPNbxY59OxEoV
WYVkGbpzyQnOr+u1AO7M48f5YuNwCH1snPqSPzVb9TX5TKlqMLXt8v4IFXQVZOWddqP8ZtquAA4R
MB+XcOt4zF65rVqWnzK1TP8MZ6z4u1oDL9H0NueQkLduBuycpQOfWMy4kl2IImKMbSqxYtNJei6T
cQS9mPMp2zfatTXkCIs4vS4li7t/IAKFpqt1ob/iv3VTSOPh5d2WsYZOVZvPTVSEUpaq8rqXdGPl
dhXytsq/zSwPJMpzZv5MkTmHNBRbtEqfM0q0BOJFKtRy+Y8LRg6UB7voTe2h8yTep4xmlaI7ZCG2
3fFnwNfLsxAgJhecqdedON66WuXxi7VaHy9rjaqopKXMdYq70dTpxTGUU0Qp58IKNQScbkelQkX3
hGzGNeAkQIdrQk/IXAbFa8/QBbdjF3HeDiBJgKD9lEzmDAvJovU3SrqREd1O9Whq7sDVRDmGc1bV
jq+YHL3sgY6StgmN+5nhscMWSALQkuUi6dZCo8lTK7TRJnrs3VIWYglCwgK+SZZ12rubeJya6pTY
8AvbAr0EGt+ucWnLDzCF+ABPwfcK5wyYfRUMbKzdZZ3kRs3KFjmyzKtPFik/TJ5tM1opi00lgwZ6
MMlgP+gZJVwyGOOGtfQWdp5nz2vNir7ArM0mGU15osCV4HzozYW3VfSxlO/b5BRY87Up/pXpOOEL
FrAR9A22R8Jlq9Yb3JVlm5LVVwaH6lQtDTucfe/Nh5zhcur1iaH1py276BwvBbLWyE99YxDqek8O
GD1aNIbQYAEuVuw6quJ5iztOm6V0/LwKiSnZ+KEeIsjf3IddIAk5srJm6XQWhdM1myqusQc/iuoj
lZUHgmjxanwXDYvhrxCjU02sDz10V/Uxxk6e3oaOll7uAgn9B2EM6QlV1yjV/M6Bz1TjGy8eH8YZ
a3/rYwT8tFM5H0kjWvNcQ9eEkGfSxUrmjK/0ykrf2v+cuPDWAfl/hrJn4exSWdqNH6ax1XZe/az5
YOJgdktUpq5Favj3qjjMDC+IkfXSIDldWQ+lnTJ1rZUJ5uDu2MSwudILeVQ1bey0ZiZQfqMYxPo+
9xImnCVzM6z2aeGO0l7c20GfqqKwnWaIYUeJniQNFWK4AYbamUFrSzBdLB8oUC/gTVFhi2kUCDUW
bVReWjpHTq+9l48UXV+XrcASMQgg/S3jbEpvFwvMkGSr5H5ulFvWygJzr66O6aAHOTWbAwhUltxU
oBZnz0/DtrB6D4cBa8NZXDB1Z2+L7f75J4hgnbFEmHS4l+u1gcC9MEFmkbXOAB0qGEmHJ/JQDSVS
/jb1n6I5UPjcjtFCkUZSRUAHttHNAZKVcRuxGGqZwvG0iW90nuJslLFK2UAm6+872jEjGA4Zp8ph
Ntpp4o6ENU3Fqlt5nZgWjBzOfciGXulupyN6LQET3b0uAYHV4GvDPf/An/r47ATZ374dbXFOa04C
rDZaO2xJ41hlHIhVqa+9t9USSQDVEpfcNvoy5d9x43RkrKP851qTX7M5/lvJXyW9gbrZ+hxc+XhB
SqH8GwUyz3nG0RFufmpG3h/WpLDKsMAddPLL8WlgLvplJSx/qjSQstSa2ir4NLrf534vyK1UH2sD
14NrXrZoBI0t1t0jrAWkcxB2Wz/J82TeIUMa0fmLdRFHwYTZ/fiVb5rz2VfIhnlCfdEBzhL4b/Cd
BDeoE/5zH+tlDUcqylc7z2UtELCtDbwp3ihTP3Fsc8kiYJoQQdxGG9SG9CUSAOOfk7yowy4BVfYe
CJaGae43S0N+/ltO12H2CpJ+s29ANj5ABI6+yaQHPo21UgdL1iVjLUzdgh6pfKVBu1/DN319BjaX
UiJmc523kAlGeClrRzeokIupQdfZFSiQoXo+yH1yZmJIcJqNGBTRmopiUWQssBOkOHv0s8Z3BTT/
cgU6q0OeAcXz3Ph4vZP+mu740m0ZoLzbxFGp5dIv66ttE5bzfda+eXH22s45JbYXODUMY7dDWvYO
V2BbSzhspBjyCs61Jqutb2O9q3XhJtApddaSX9R2on+ZCLeoyGi5PsKO0qRtxzjURFfdfhpDFdc1
SdcVFynVfzQgMxneVcyYfW/b/E5nzZL6u5Iq3g594QmvfpZz8NjJp2OiAlOqOD/+1QF6ayjWLewX
8LN3wu3g5Rr3Sfv+ba3iKomOth39qabpxs3RokUsrSoSpct/9dhHI6qmlPR1OMF2aNDqJfON2RN8
Bl7VHWXRCCxCnXTZE0aa06oYh3wnYJQqQee/pnCxpk1R1RnpXtn1Ma2YInhl+kgKCnmaL8Rud69g
Y3S6mrkIWnde45ldicDAJRSjuFXQXGfGLe8jqu80wVokuLM9TsFGU5+IqpHgG+2C6dHAKDWR/z2I
xPU7zncb+80a8Z7k8kFW+btjcPEtJImbCQ354di4nYs0JheFeHtavmh9GuNDPgZxmON6bzaAZdAK
S/tihGH8aIfWaE26BjZ+UE5UTd3e+eRAXoAy6jK/QCRTV2WuFKRDJOB2XuLfQqiEukR8qObmGt76
skvHmpu4Hh0TmVKVopytx2cwbCsl7kX7STso0b3QuMUmFRqIAiq0NW7wyVAxo/T7hKQM6wgHX1An
DTbxvSv5Ia8OYUXHW4oFVMOQlleZpkH9JPKF9Q54RVFb7XkOhdN0qtNgI1akP7ca8rpBm4BzC1MV
LWr0TR58K0XE51VdjGruN8IykmvziR2z3oj8NrsnmO3RyC4Ih67rx6whpRVSv2uLHMkEv3GRZ8Ta
c5DSXPAgchKisXp+BgG50vswH3EaGgU6kNE7lwFb8I4UkkHpm9B8r1inf/qHdpBWiOgCz7lcmhNL
XQQhhnVeV+X2O9qI6B0WHzJ8LCwHjCt9IrwNG9/tTeeWcEeUsaWsuflENp9KcbZvDyzJI96EFh0E
Gq/ie4jE5rqvRBP8zDAnfFixCWBgO6rosN3pDZ0wzJFrfMabn06nYEfHwObfxVIyfj74cSpBSOy+
d+smDUqEV3WFsJu9YUPfUsGQDwt5d5IGsB4HKeleorDupx0wBdUdieq6UFh15X6mYEG5wiIZxQIy
hOkRJY1ddUolZneW4oRrX652rhsbnsDFnFN6CVAyHVJXpsTzpn9lvwI9prADNhHbGjA0pAAtvDXb
OoHjpll9hGoIjrr2rVXAUOE0Xr5RjooU/jFvSfrBFpBTt13Seq8hQr2OuAOF37jnUu0x1yP4yFHa
VViQehjnw3SQGFuP2KoIJdSL1FPqZtk807m2UcAkteaSDXri1zv6Q2EWi6xxjoT+PIERZhzsBuqz
ZL7cpowD9Aqn0zxr8qY/7k9ZLxD99t1q87Zmg+uyFfH6yLOjZhDsqwqomKGoRXLQ1sWP4oKyuFMI
7xTd3uYn3wpyEKwVwK0J4JRyDaVK9M8ftv7bJeufNRADqO5ur1Sfj/VbOdp9pQ1Y29lOrCK43qo7
T9VsVzkeG3aB7jXJWkqucdVyoBVxIyuZR1oZNOO6zDBaWsljEGJ3lTNGjarNa0AqwlzSkCYd5mXV
ivg/4Ex3Wjnn+NXwYyoGjFuOSAjT11ES6ewJHpsgDwenBmqHbHWphxaQzc9HHIultSTRySv8PQtH
s4VqPGRRLwPgAx6oIiawsOUGGNRWG/RetELIQrjh3hs2I2pszoQ5lDiq6owoF7v7nbOHoJMaEo6H
vT2A0jNDak5jPzti2r1qAzhDkoBIG+3QPavBNqz4n/3+cQY6f3aLOFgC6ib6R1OO9H0CsIGg2LdT
GRTxoaWLtJXhHJoInq/lZXw4G7GsMvD7Cx6WfbwjZtFMFxH3uSwSsh3KLqlOrkNQLJA77+hGoHG8
tor6ILcNM3NQ/4i2+mymfQ01Nedc2Ed4JZGpDoGIzWG8MsdBqpJCfIxv9n1N8JmRMpwwa7SYbbi9
dr1ux7KKwfNBYHfbr6iJxXH/7vRhl4ObnHkYf+xvZp3KjmykC49Hg+3JmrJqXj7aLTeE5W4IKjDz
6RsDWwQW05mO6gGZZJIA0H9dcaW8UL4XqvO311F67xlMY+3VrhfaGOOkjAqnbnFEKmbsnOb3KadI
FYC1U/U7dhpB4+M92pgUVPAuPuP2J/gcfbMWftv3G/CCr3y0IRdBM7bSeS5nWhAL/B2KIGTHw4MU
a/1q1nj2ynPdDc9/+F/fC2i2HUt1qzZn4UAm2wFOkT0d5wOzwUOlSOTU8JnzjJ6x2gNc8O/2uWEl
NLZAThvNJnC7zUvY6emGa7nwFUGUFKcsMP1b0b2wjL1It53rYDH5bwiJAB09Wa/7rLkn6an4Q3N/
CCIKVQYU1ul4BBZevrTPGogklgYnpIE3gnkq+WwFy1ipRfTb69QdeMGJzWP524SonNeLc2c/aFNq
TP4rtIR7e/oIe0T2TuBKccz+ARW7cmXbjV1OPyMFlpQ0C9u9PRUY9nYa1WIWeUSW1pRb8pGAHuwC
cxfdYDF+Lu1ZYbs37dkZkU4/jCGZ2gt6Gq+QD4Xyu2WNEx550XjSzlBOjP1NxF9RGztxp2DmAafW
tXw1bYPP8TerhA8ZYDBN402lknn5njj7IVrooCLmxBQBEPfd/x0Q0BucWj/F+BbV7JwDiT3xlKYK
5DJFUwjXASKGMuRx7yjAoap0GOlKR/Iohi0wMixTS1AkMWst/EpBeTA5Jwrnw0elPfMJELASHGrF
ekD5vn6aPg+9zj0UJ30HGipnbqAXYFzZjZXE5bHUwokoggd65pmmvI7a93P2kah2xARU4hw4S0xC
ytZPAgw/Yp+FKWGlVD6Ykhp+VvLDUzrxUOUEUzDINzs1qTMfHeUlP4Fmfd8DM3pQL60aAgQ4AoP5
FsLOLLL0suSg4dXkwiXMV0rfw7aD00CQe0EH5wSl8Ik5kgKLRwh7rjWr+T/IrQxaDwcy6Py51WT7
bVamWiOyJVa86S9oMVFqqOD3rgFNWj5Gd6wLxcOw9XKgbQA9vybN5mHnSjGAKrNEgx5aOqWyXC9t
WExrxmEqJyDXi1Rg1xzwuLaJ70SROH0aiU990GKDRNkrugnd7c6uWiE+emGazJeQOcXVcfIn6+3x
mZNAO2C35eMI/mcHtSnE3WgsBq5fHibTTGHBe4Uz3NEZh/VYhwnKcjHBR+jo+bPzYxAzsG5B45n8
1BhU1QYeMEih2f7CraMW1TqJt83ObB1ykvwiR3rSuGbO+FNWFiZPFtZVjvFEwc6zmHEaTEClEqM7
TCUXdnhM3lN71UoXl9LVOmVO1gvOydYUP6RLaZVQG4NITYIzXw37ieAoWNUifrOLf+gRNd1Py18x
54/OC17hSssOizcSbwe3W7pbrdq2h3+wwDSTd3NpJGxvfttij1FgIE9jEMl3XbdpbStgwlJWRzHv
oDTmdqExXp/p43vzcYG9dlvRXq5D6vQeZHQFFwvH641qb+uOrPLtpJGfErhNHw4kVP8d2HVPrcSe
OFkbVRtfwX2mIebWHk9G3E66/ffkHkStLEhY98oysaWu3oo8pGA6eoONYH22igA9J26kVJnRNuFo
WuJ5AXfVFyybGF7cf3/Y5sUtKZrENtaBgo3CHysQ3tp3s6DXc32t2efxSJohCV4uwgFzpuFl9iG7
vG6CGFxqNYOY/0GIx745yEdjV7MgbSuOQ5af3YfscfF7aIYF5thkD8EB0MWoq/JRIZV+SBldnbGs
Fm9SfSdFKeKm8C9aoKEdB/TPZ8jasPwDJr17qNuQ3zTXbfhKU64CRp3tOzgzBZecrQLfEHB9CR+W
LnaVs0QRB1k1hq4YPOStvisOsZjsEyOvH/oxvk2nYmy3egCVLygI2ZfkOXbKACHM5uYB3SWn005y
DZRitngqdaELA4o2DFCbNcVc4nGIJS92KgLWLJlhbIaBb6EesLK059wa+ClG3TmARyJ8Z0PRxpcu
uN/VGNt9iNqv3Uw8/W/FtRY2/cfIUiJi8jJizwtrDK/Mw/zE9F4HBzJCIwvrUfeA/jb9zoojjnF2
No9THR78RPfU1cYBFBM+nW6pPlL3BtK1lXNXnYh+H2DO0rkDTcbG1UBS4IKRsqSFhfNsBmL7tl8u
OrIZ48GZAU+QMWRXd4bVs+6v4/BGURfAObMRBsQule/MosJi4NzkXuw/izyW/4OZx97SfEsrgCFu
3M21SxqiqoXZstQzmns+pI3VaXQaSdR0+VKaPe+FMQT6CjLj0a+yK8kXM4HZoqZL8L3u8Rhc9rcG
OdruQkIdXw5bxO6ehOI85PbbRjMfOU6VO6wa15jWKwVnmLEpaTn+dOy+vDy7idhkwt4eUzcuK1/3
AaRh0Jjp+pDLk5XnelZWMyFTsjOGAg+IcU4sejERwUVwUpGEuYT+J4cyNBx1BnQ84Xu2Yaj5aR8A
BkV7DNfRnNNzxaTQ9yhVxh7pR1AQre90hU5zGGhFBituO0s5TmmXXbxdLlKq5NVAcWWoNV3GY/Zh
dpVIW/svMl4QSl45t2eDAR7H/3jrgFZI7t8ImWp5q0jsrD7VH+Mfr0thyNh+L/bTYlWECV+6RpcQ
5ofnoC6U41mfGLRqmAk01ExpLCYeCS4eLhC/+5Soe4fPuNTjkyBQnvU0ARwaOY5eMmu+fF3G+T00
1BH9o0gXz7oc17WgYMXm/n03eiFQnxY8o+rES73EWz/clTR9QAjXef//K6y8LRmDopC17iE8Gqs0
k16wB2ZID3YD19hlaI/bxuB2D/CQScota20vHB1O1oBnmkuKznOgwR1UZMYcoLeRbuoEGURUhfk9
UIzOJzRSgLzVIANGpe1AF51MM/7TgV24vINDNgjaM4QFvjPpEPaNpu+/NLSZjAAk6AUmUhEs4mRT
WXp20GDD5p8J53kxWVmSDn7j3keNbdNoDIHQEUO0RKHC+M7/bukl4tc7rHN64G+9kfjUBazoVz13
Ov5O5Hmc7WV//oIVP9pCUSYFHirRIxzcyCtohc9LEeY0wrDSIkWxChe52ZhVF0Nnjnta64lE6QQi
weWiYCvQnlibKcPkYl8Dh3npBEjCb2Urgf0TLWJuKimEnRCMzQOJ74I1cwuL5uNP/AWQZzLEqYbI
z7q4Yv0sI/t4GPxfTkPhd9kHjf41DpkMzSUqMzljgUcs3AAKfQRxKfjBib5OqNV4JUrMSjOcb1md
//1Cy+f/+hySEfoywv0P76hmM1cVbz5PCIUyqjIbB6kBX2mEp2eBd3aNhVHqbZC5yG/dxDMv19rC
4wq1KTGqec9tnXuI+XIeVLlDv3orbAYeXRrf+0BCmj+bHEC92mCy4cBv7uQDlO0mPp2FT7Q6gNdB
NLzaPrR4JlA5BXHDK7ufAoRgTu+PjC4R576nSJcgAomUTiY0urP7rWe6jzfwIjT954ypG9bmNXGQ
3bKfAJA8sG0d2tCmitLFS25l+UITQ3G36KKZYcNh7g2kPEQHGwpRaQZ0KvL6kK7tLIr7fS15nkIE
KyBrjbQlxww8UXNZshNgjZz9FWyvr9YGgSz30qctabjmPI3CHTvIgwIwCwQsqyysUrFlo180sScS
B71mOB/GccSBHA+086ber0Ti4Jv8GoXNU3zXmBEw7A2FbShGqYj4B/lUTf0+WoYajYea2ziPgtyU
ulXf/P7ckJZCqPkUvlr2iAtGOYBM+w5AcJfWFrm2PUC89riDCtlOhPp1WZWh8cuR73FHeiCND3o1
Ff/hOK0tmbruKpJ5LOEfvp5lgJbfG9v/nsUWSPuBmvgUSYhgtX7ArIlqwNmIa56y01YOmhaoSJgV
ogJz20t/yMayA/LwgbWGfSBPNMJbJuJ6Ml49oTdJgstJ39Gf4dfzo0/2PpRm/KAfzw/sH5j2Fk7N
ze0I4Y5NQJBVAVCJ5jgpBKOZwPl5xdjvqDDQr7a7KijPGh4895J8Uej31FDa0hre2KV1FQsZdvdS
wmJvY+f/7RpgRrDZj4ndkKfYPqL5Y0fJnS5sKjM/Ea0y6kaV89dNU/jO2bMu2U3tpo7JAduwbe9y
wVoaBvuOKjmmHM6db8dXki800jvvLVnQyDVZBVYcZ6BwLVt9mVWDv3o9tg5h1WNYcvPLJBrmZzHh
rvmyXB6d66fo4fRPY9uGpsHWB38aYXeb+MGXeNeXwL/6U9WdIalpQPre73WuNy0o7Dm4wOBRzbMn
pdScEQ65ivmQrbq6hJLKuXzradx8aBxGsHfOZRSjcbjhwoK4woHLVyr15XM6oAsmmK68Ppe0TM+2
je9/VpQfT0PV1dQ4OpTqYFKb9civ7a7mr6s2Sv7UU9TEnaIzfvQkszcbvY71+9Z2ZAQhs2X8LyM1
MEtUh6WP7fVUtdoL+eoUAjzMhXLCDUpDm/FDBYS1fstSy9woaZ7wG3g0LMgcnjqwU4Vy2KRgsky9
HHRH/V0FKFPpzlvBpZaKemqfuVrW+0at3COoADCruB/weVc/Tof3xtosDrhd+saa/9deiJigv+y8
B6H+NQ7i46b/k61iddLi+X/sOMtgJb6FQ9D6AOqzvQNZVwp/HG4+yZvTT6VEHu1mZxvC0PmisFvH
pwki33eBnuv0rfeBcFdZovjbpqlVnajZZfZcDMZh6LD+trmik2VkDYwl1kgflyxS9tYtJa3cSjqQ
6WfU1fEZ2VuB99fhHRO5zqGsy+X7Csvin/NW60UYL2bgL0e/uOylb803c/8YA1ljkSL3RjnsPNL0
Lz9oI4YxgIyFhpfJqKKC5UymLMVQclI1aHEuuC6Xa9KTkTL5+BkUd/DEz9b18bS+WrsuTC/jj++I
UVz76mTwqFlHt1hlh5+6axShv2vNz3NJhzTh2gHBVWeNnT0kfmic4sgyRMnyN62kV8RzIueuABm5
eYE5tgWHtnnm24i7YijwelTJ2mzNBfF37BOO52VIoTgILDPoBsRem39OmJxMwI0wbYEsSX4eggQ0
p2Js52qXF4XWIk/ez3z8pLxTRCXHWsIKnjHNDyjlMF1gF3pTLfv/opiwRbHxh4ScR81SxzKr9cdS
39KlGuJ/UModF9fG86O+oGIeOZtDOfuM868BIAowDhyi2NoVrdaobDWMdz8jmWg3dfo4eAXWSfWp
TFKHltbnlgkaE+KHlsROWSZELY8vDyl+GmxGDmmY57hCskbNvLhlojyV4D9W6dFihGshODw03bvS
SDx9I0KpHe0qi0/hmIffolXrUanKARDgMYcEF0FdwB4BSRsX1OTm32vIiM4lJ6fK0Tp9Q7qp0S56
O047uNXJqAjhlGe8SUKAU5WzTP+izo5Zs8CyqGvGON7L/XAqxPnnC9k3lFPcNL1GieJmlGr13ex5
AMwWzmQp9Qc3JXXpG+5fFpqgH4pgxIVTmChNA7JXi6beoohYH6M13acampM/5e1+qE4zaUVS4oCV
IjujzEX/Et1MhUXW+4z3TJ45DjvqsIL487cUDLLJwQf4klBPZgtaKylIleIpR3BdppsUVZO5b+kv
6YnT4qTfr7JxtfjW9eLk8Ha8cpJZw0ZiWr9TC9EtGZ75Ng8ip3XWNDpleA/ZLziclEeGsKr4HRXA
gcWx5tkX0AVizjnZD5D6IMUw2tx7Gk/nDwlCcRz4A5hI4nqcGLqztc58+czdNxYpIX7159XShjR9
QP8i6XBypIpWMBS7JgPTEMOw1wV18CKt0v+/kgq+bscntm6mgmsDuBfYrgQ1m6N+6KZ+5vbCcnJv
zoogvDQxT7ApIDk1dFURElP1c1rXeJLrbDbpBDepl0jsD0jI5C5qLS/CY+RTJ/70lMEq+fg9zruz
jXZXo34+AKof0Kl6/kKYCdceffEc6La4L2yEH+P5ZDqCG8FXDCPz9cLFTjJ9E0T6E+6ziCAktrYV
P4Xdc7Qk/RbJ+bN+7cWJM7w57W+yrGuu8h/aKGa6MOafO9EsGIa+AVIROD+iIJMzgUGWmJ3x+yse
/cPoSDFcZJBfdlJ80vFxrnoexJT7rS4QfYfrm2r4julAFAnbc9MlCNRyvfPZM3N4FcY7EOYrn5P7
X2NyomGMQDvo3Q+qb3b01sPc+ti9QAfqSmkiM6UKYZdvv/W+JzROXyP6XVpA8KMMSUrqURTrGvMp
qMZNYFTJzoInM8xuLW2gprCwYPaGc4/HKpJ38mXNcvEBBzkN1DhXaijc/lDL3hc8K4qiVay+PoVR
GFmewbefxBzUM5pFpPaWCCxV3H7uVXvByXRnpPA1bpELHmS/RK/Ow49Sd+1m3zIcl6BlhBks/Ikd
BpXD0qykzxrom3zh7IYqXfMkTbfgxmCsM+NMXSjYCQP75tSsP3IhmszA4og0B34IPU5nmszYGB4R
L0XF8infyTI4OSKxHQg/mJYN6taAZhxqfQiWL3XOjsKEpSAj18n2TkTywslK5lNfk5CeY9ha0Eaw
RwZKHOA4SznaE9Aq92nENPVNvIfDRTPXSBKK0SzqbpDd8ZmkygDSAzS8BQJq5L5+GtjJUaROsnMY
dj1+g6EczVU6dnsQDySa6CkkzezvVUv4nnr2mLwwyB+yzustQxtpytTHl/wLCWogs2BkrXaa+gWY
ubIItizlYY7WPbg9kFIDW2WekyI+NE7iL69QH/SwHJrmBIrpYBNEOpQETUawOHcwxEwXzZCRSa6k
Ak3mdnmETiFn/wVBLIsR4nJhIQUXiuNsSSmh5fGWhZk3gi21m8q5BSUhdx36MSPvW53z3iH7hd4U
SDB0JJJ5ImxKYx45WZJ67C2Y4TNtMbBRphZhcDuNPTwor+tP/nZafWASvGYq3hehOemQEd40Tr0L
5xF8epWsSZL0RssRJyIJqjsElPDW1q/Lcs483YILKMXgFJhcfIjTfsnafY9PNSvnvSqrI/GUmg5b
zAkuKDuodQ1UFfQE7dBt11yWRtX8SJkmOz/6prEXwnTB74B7+O/KM2HCjyKaASPJUlvYjwPs21hd
Gyr7xFvNFfFfqMVR2mGCRlacKwjEANlvm//Dfo90uz8svMTiMGm1M1yf6qznnt7zPyH8xOrsQDlO
JdzXArNS5D07jOQW2bw7r8a1SO4RuJ/NTFm8WI91ZNGKmBZ7ylbBPTrVN/F709CTfK81r/9jYS3J
SCGzdTTAeB6cbnOjGDEsH5eOYibWJLG4XaDIPeV6A50BOERraax7813C0orfj+8Zu3Pz7J6sTMGK
RTqnKX7NHcgDm2pCFiwgIY5BBuIEVpxHhjSp3WWdyFrZSQgoBvOrDc/9y9Kt+m86otGdY/eQFixa
9jHW6kcHEJxtUIsCCSrsep3bopAFwxwqc3FLmQXb7Nv4QZtK4pMTEqFQhXHCxjR3bdAMrZ2TF7ps
DVsnEQOCrah+NITvqJvrxUjyUQ2KBQ4YV+b/KsjRTJ1NEFUlR7IHXywouo0NBd1M3X/3DFKBL+Ta
AjfDdrgcjCrgShBPqdqMSE775czZ+gmfvtLDlBaBPCWX0oaDrOJWaZ2aBiphugtfb8OF6TEkYQZS
LujSJ+xbGekXm3/fv6jR0AELbRcnUCkVsUxSlWp9Z6erpCVnetVdAUIYJUyUSGnh5E7AJ62AJXg8
EYnJmIgj85zxKc/qq44cbXIEGhdbasWmVDlY5rZ4EhHdl4gvBDyQar7zwWGo75+4X9EUHRD9Lv5g
vwyWrPqRCwl+6gDRjkq43iBGA4BM7/cBlTi7zUSBkcfwln08+HALtdS51cATl5YiPrkrfQAVYyd4
sV6Wogm/l2qoqL0+C7ipDwxOa5V/3LggyL+2PSyzcGJkGblupDBLniflfoLiPUmAtNGLZF0F/62Y
tOhaCBCcCa8WF381azC9dep61nvloYEWzhhwbnQ8+vUJJHgRGXscj/7gycyb7k2MCJ7qZkzn6k2S
nZskTXrWf2TK4gcxsIPS/PGouw0yxsD1oCusfvMEOHecsiOSuQ86st+RM97b6BM04JX5tFD9l6WJ
5jerv+00e3PWXnhGTp19cGtZndZlY9oAasXcwDbxQ9l7heT2AwkmPCgnTG640w/P1gzymo+JSssC
o7GNKhZEi8Fm8OYuZXdeXgJoONTgDb1k1SApZCGLIsdoZDMqSz68wKJ3W4bsOAYlRMVqU89yiwXY
zH+bUzJFsoqQIQgTu4QwApL/3mjhTB0CqNwFR1VM70Srw4S3J1PwD+xYWjgwCotSVPI6IoaiI0iO
kVqIkZcQSGcXt4seUxeA0dXadScP29iQUQnnpoafJy/3i3VhSpNphxB0+y1D01WpI1C7s4HpKlb9
PmJSHfqQa2FdSTwDcnblL1OGS5LjvfeB4RPdKXQtDJbwWCLB5buCAsseb4th5DMAOsseLUFlX7Bt
1Pc3DsFlo9EX31ad1QOpsqSNGr8f9M4axswus6JgcymXLEl+nLJbHRul4bv3QnQPuKKn4Dukhx5n
mcv61vwtF1pXrjtI/+D8k1FNGpPNSyZ1zidmNE8wVg/J1BBGkBqG5Q/juycVwgt1M+eaO5ses2ey
+FwxnGHKCZ+Lihb4wLX/w4uGNst69OgYlU0ryNuVIAm83jZODj2QignUAvIvdr++QimL/Fk/a5Vo
i+XmXiWqDHEsVQvXjwY50RENaOeNuZS6MEudZOkri37cC6QYEzY804mDTdLfu1pLKFuoZ4Zm+4WM
3BXh8gRc5czkN4Csquzu5yhz9cb+AKDLM+0hcYh1S1lVoVdP6AsdIOcuVZhGAZxl8/HkxNeu9tge
Ec6F0eK/1ZRnYA1JxjrJpEGih/Sx5KCUR1ab2So/4mpRPRcji0H0+IAvxEK9XxthB4qD4fs8u4hT
YRJFH81KEP6mFG04t2VJdtcyYX78uks8grpgFko33JuZJ6BZOLCKRlNpfuLx0xVPMdxw3bCf0+x6
PCTYzspOmoCXmDU2KC6CO9pH8TPDqmj6U5/MEYIafQUTxc9AiVxoKHfz+3xCbO+prrXjzlwn8AqJ
+lL6npUg8IGacNIpy8nCrmS9vNTu3826tGcIW6OIIARc5ZkfPeeG8APFUNt8Wvrr2nYDTtfkk/fV
XW7iOG4w+AWxs6SyATfOXrIseuDifPPvU6Tmmndm/1e+n7zYv/wR7j7JbLJPDjkDI+orON94iMsy
orLrGlCjgL3YS+SncnFIRG10OU9ImGDsf4kc4P0HA+9eVJb0ilNtyhpLvCS9hHEOQoWGoS3BeuB6
f1cMzzC5aLV5AavniWTlyk+wVKbLWAwJzZJ1EBflSXsXf90lbO/Dbb+lylyhaGmu0XcGO3/rHrzz
l2gnq8LcCMd/nf4urI3aqn+A9jau/t/VnbkWoSpAqWukePlzHwxd0bJEFKEbinfYzg6JwOqHg7JV
M8SMgWbnQARL7csktyvBNR3wkJVC2Ffw/E8wCyZyOFSCe4qUluLviOZ8h/9EKQNpPW7GbFR9w9Kw
B14P4N35/LWit1nnuoO9ePV4nNu8ukFkwjBWFUvkZwJkFu9pYUvjyDPjbj8OJD6ogKttN37HMIXJ
CpG3QO8MyTpyeQbLLjoeYFqSLZswEr2IqZW39QaAZ3UkpzGQsrV8VG+BgX07CPMiZsYgqFmcpJYG
R4hWha/Md0w1fgSGt/SlX8PETpZhkWHUxqe8DQwep6lsc4awlUvfF/En3EsBVlUiWnFHFPZbT4Cn
Yn2/2vfLJiDYg2xfR+l3ayKJDU6AoefCODFu4rgL+e+sfIQsne7zNrWKCvCMT8YML6twVCBb+xMh
w9mRvejmTDjt40SKDgJYJJtzCZ1rvVXoRBiM1WHGIedHqfTCSEGkr3hhVTCNQkT9hviRGmH/JW4e
qL2Ju8w+/ADGdKaiHvvvMkEzq/K7RTk3q5Fc19eob/sog07TCk1xSy0ztvzHcK/V9VRydJlAhfsz
aVig1WNTgURTIPmCJ28Q8vhw81H706BOvh9Frni/dAifUbHUdD7ct6MBSzxdMoJSBCUojfY5LjCJ
nQrWTJy9ekniwBxvT2wHsct+7/I0Lm6jc97tsQzfJ6IV822aqwOFFBx6l6fgCEQ40phG7pZf3YCp
cecF1HcwYeWzKA/HERJbz9HdSjWzcHNGBVtm++Tak5Y/3bnwrLeHae5IM6F9t41LEVpl/72GxRUq
wtjl/6aPkCptLmvBa3bl7DebF2nfddYBdXilFevmzaFk2zYuh+MZZ3z/grobEVIvcm2WKx7eFvYO
qZN2iAEc3aKfMjPGR+q00YARxAHxSer6KcreAzcwxvOWg+VeioPaBEESi8n5FJShrfoYqfcZqSOW
zpTg6IrS/01QD3Th1XTQvuUbfcwEpC+xx83xc7MVfAVlwvNOTjbaXwQpXEMUjYEUqL0OmAzzuzh7
dNs18eT1wg0YbqHc7oiYKRJVr/aPEor58grytl++ELIYTuCE+YxwT2fj6+MF89yrNIXqPE/uffGU
Pf6erZffrLjbZgBjhDXR+BtM8miYI8euLwfAmprPBjRyHUZ1M+HnjGsZN/MQepVX8oAPdQJVFut1
3+a+Mub2Xh3IY+ztsdsZowLVO8ImSkCYbCA9/9b6li8iJzmYAWEsEBFCXav/ikawRnriduAte9B2
W4B9xGo0IxawSd5xFRv4Pn6w/6hDTpP0WG+7g9tsxhwwNFq42N090EqrisJSDWQciqIf3MVvUQU7
nL7tuXLakQ2LL+lVxDTsP2ZnzKTNOsl45Tpnjf85EjCTTM70zPUfxJUdq34jLKLggtfNSfQDMPTW
d16SYxnOBHjhll6LnWhEWVgVmnVfEVoEEyjEClaiDNocozxtuIgwqMosHdKJ6LUFTdYYPV5XuQc9
kqUkoGLTE8Ti0WzG6LW32kcg2DunwTBEOoJNDczMlBPReiORzM8dpXOkeDSLn8HZzLwkHma0qUKJ
4ITLu/yGViVgTewFl5HRPp2b1ZX0MJjjeK8hl3+/nHusjfPhumH7opAqExq65+1XSK6cUE3HfG5T
u57TpRQkgJfrxP7q5QxQimyfX3+9u3vCxsYrmFR+rZt6fu7d4qu8UYAZKEusiDBx1t+MQjf18O1+
pxnlfm2PHKvjSa07oQt7yYkTwxSpDxp4KKqUTyDMzbcHePnqzQ+h5qAN4GfSverEMjw6KiZ1+7y6
Qfb+3CGF9+4KhI7wuf1/bFV0LwbrZc05cvq/YbRj2y96n4HWXULf+iD7GaOmP4IXjon0NmxbEOUB
l41kGi3SCSrNCgkGpUzDCxYYeU7yXmxWOljpLAG0AXDRzcUqxxomB9YmQaC526TnPfDFGPnIsRQg
TJZT2ldlOCDMQ+uikSFdgRqxP2KtRqGhjOS8DJIdjY80v/uzN+u1X1/VG0YB+718dR8iUiwLUx+s
Jp9zH+Hx9Y3RbRPd06Jc559O4l1nnMLk6XgIx3/56M11aKeYC8W48XwVjpEYvWLTMd16NMBeoObW
oUhiw6thpkmJPetrPEEH+VAo0MPNxGgB3TIDpB04rox07SMFGQ3MmLFfDpzs8afOP67JoQbuF1RH
wewf7yhA1BqBH8dkgmM2WGAIj6QIMk0YC8GH3ivedYV2McKnmXmyAttwwEU8oJgX18tpXWSz1Q3w
1PZkPbnrNBEFLxfj7oFighoBA0OvA19VtFcuC3obosJEEHD9hoet4yKXlb7zi5OTMzDbxr8WZVpL
FKYQZ6AJ8vng5c7axPNBBbsbwYzYSXf9lOCPIUmL6lB0+w/rTqSaG/Z6SN4siRrtvNlZUgJkQfdl
AU/XfHYAoUipWBwWs70kbE9f9wyPMrB39wy9JRtnlnDKnUh4GGsR9uBjV4kGZab/SySLAhc/yaUw
cmJhTC545yV+VDQc1tfBId+K9Sh/pt83SSowdG3cGhXw3g/UQuRa4TjDXxL0MntqHxfq1859cFh0
0DY46s5TdWozrfqYwuQ53u8I8HzvemoHpuYzyhj1T8IICowlSNN1WmbqH62MTvHSSNTKRc9N4Q3F
JKbceJ/kLmDggwBRow4mEayANRt2o9hZa0+yM4xtfa9fcGMVyYzH/pNPZvoDus3q6M4h1T/WBfHz
Qj9GLTLcjejfXhbqAoWZLxAVFPf81DFL2p9XkiJ6eyPU8JbZrKxxYr+6mVmLBIPSFFyJcicwVSo+
YpxnuOPC7dv1wKdTYvNITt/q8k/r8MuYxk7TH62bzgwWVj5qenvJH7sRySdbfUzDOzhk6y247Ali
sgsb6vZz4+Q9Zk0/qsHcgprQ12Z0P4ADfjl9cGAOA3YdTQSjlVvHIVH8Eehk8Ta4OGWMv3OmOA7T
m9dPXwbqQoZ9iXjcm2G2iPPgF28Ffs4SsOjg2ivKIvETH//iH2bKn0kqlyvNaJddtVFiAU8i3rOK
uDyHtHaiv2i07Zvb+QUpAUiN6HOhkTyU4eFtC4n8kZT3Ryzt931VKZFwlXcuqghVosOM/kEzEVy7
UjIOKYcVgYON0QJhwtSHWWXX+XIAKCbgvj5hyvKXHTXnt8OxsnzmhLzfMcFue6RrgSP2RGY4qszP
tmBmDzL3s0Vw4mhgB04OSOEWwAoxjCeQZOTa/Ih5g2apn4ul1Kt8+IxWkS+0IhjRlxi7LqqVEn7R
r92/NhGoNoPG1qK/lFCgFeF3d8kOQlp2WYyjV/I/ABXiqmjZsdyPxc7ARRinXlIzecbQF1wGQUsQ
DRQDZ6WjWI1A4u26pFSfJfokHkAyfpREqzdWUqrWOYp8C6TbthwPs0jcqY/sV8qS1miPR9sW10tE
c0EwbtPFbVmqwkPeokm9YsyAY+VH7IaYHY2R/J9sWD8zneXtK2o/KLselwdfOE2bb3L8lUhLUg+V
o0wK+3ZbeVLpb4ojVSnJAkS5GgPguFr7CYAgbjhON4BL+B4N7auyqtILubf3OgGUJX9ZieUSrATV
l/k11ZIPZ6AesDNLk51oWWKKpatkky93uKYHm39IpsLCa9nUo/mkJtgpvafnmEiE3QDq1fYOu2JB
a8oZPO4uXI2I0ogHXhb1mv0lFHM5zEqEokmwHGnvBYEJjyraTArharJZvLpcwesq0vHiPP6dhnMX
pA2T4QXql3jbyWPFlDXt0v6pYMShX+QWyfE7d1Kq5rnjaFHAzwEGxMbCtOXu2u6k7OTYEZtrWd/q
xTM2ptexSdOb1+ereY0lmhKQGK3r/1sTbvG1Upwd1XRmdyY0xxKuqo/T7am2PLpJvMwRBnfjIOQO
aM4s477JTGOYY+jyk/FyLEP9Ps4KBJ8yEi1kLeKOljLNr6hXhQ10ow6JHZ/KzhgGpI8MSUrktFyx
9hec5LYUet6TWyPjXePHzIzKVj7y9by+i2viBcexYnCJ/yJyGxmH9GsDRkV7KQSALCtIKU1IMTBz
oh6KiWwHoUl6iCLEaShoTKcbkH5JfNplHwQEmtvomQgb+s3lMoZj85gsZ4EQJm3fSaErwgqTFHb8
N33jS66cdJ04BgDHZV2nT5fllMaLsCCEShvDU9P+USyeqjjJda4niZSh0+s6m5tknpWMoSmsW5Rd
XJTDwm2oaSvOoojF8zaxZxkj0k3DRJ+YFWlTYulNMze2/N7eIXHwxgx+QQJMEizUMzKCmBnfvHm0
Qa5mWZRBfv8+yABHzkQJFQnColnIIaZnK3PS01lOMtsYZZ0/59PpMzVgD/yPSM0rUHvNJdYWQTSf
jJNd+k51L+MCmTrn5ifUPGWvHWI3KAkKIHOZYtfoK6XumKQeAe2L8fMfSorIXSViRvqo8/Jl+JWU
XBYFp9tKmZGyKY2W1Hw3LfbWL1jmU+VRACLc+QACrA5lvEKdPudqQur2FtdPQIG/ZaZQV2pyqHa9
xZQvJQRLZbKIHLoCb3iL4rUViEmL3Vhxmdkxgh6/V5PLSFKMsOchqarifaSEEgrz4cqYPUbE75L+
bz87lW7/xUjSqSrt6iggx2bAp04WVhgqN2KY//zqWIDIYL8SM6i6xF77lLgukCzkULv1+/9m7TFU
94dRLPGpL/eq42FTX7K3hFPy+2Z2ZDXYfalrZCq8IbvwhLyTFkQWQEjZ6DHMuEmoDbYiZZ94e5RX
MrB6sNBR+UTluu6ErT0nXCsmmp6i/4h4++pf4bvD/3kK7VYA7U0mQqBlRdY5yDTRq/GoiElWCJJs
/cOqX8AxcqG9bho9irmd9tqkcZP0zAx2cKEKskoukZASRsG4fAETKnND20VPyKNl5lp0v+/4HesI
SqfKnUngfzyAdFHCdHUS9VnYGvGXk2CwXqy7Y0kmoCwtfTttsqUXOqq7cSElGYEQ64dZMSPrnYnJ
Y+PGAbHJFIuyO3jdIEflYBbAy5Icr86+xuxu2HZ6+4KgCzBBU6CFOGW+HqKsAwFeZitQFe8V2hee
K1VWUl9fslANzmRgNCvw3nVqbf22SWsVKlygBv5twjtcTkSeetUFztue+DcgE9I2UHQwifWAVVZ4
iDgiYIC0ZzeezUIfwFry5iivuh/ZF3GMCiADdPxLHZgLEj4RhTpiGD3gs/LmdGD1OTTg8XzcmBCe
OjElJF1ezTZClJuq8OmflGwheN8RKf+ilbQ1k3J2njZ2f1s6HFvqur1FReODHKOUq8tH/jW7X+Dd
roZUg92gW72cPXTNNc3XAgkDNr1gbHEGI7ndPhfdmbzypDOdg0KLOx2YitupNka4BbIBNdkK8+ig
ahnLNQCLBbkpM7BeukcDZ9UZMpEtPT88e9o4IUFp4xgbTEsylp1WGDfkMP0PmPayeyuOMtKWZNDL
6a9O1/Bj3ZYKjtaqZraUCRKdhoq60CZSqiHExGWrDS2sfzGGAMhjn8zVRCAY6FZ3dRWVqCUVSYpv
gxYDAfR8Ap3TqY7g/WwOQ1/BrMbDS0MdyXy82LQaUmO03tJf4SrTIpB/iYt5g4vXXEk/ea88tGP7
ozaiRtYgOKZ50Y3tItzAiqcxo6w15dMFpsJZW3bqoWUjjQdUyP1yXpE/H+jGE0y6x1CVPSP4wAp4
5PncIT+t+1rKTgwCjdktFZfkXcFyKPIVYU0/syAk9BF2RKIWXZgRvH5hpfiWEaOItXUsLyV4gxoD
rF9oeQqTcWgNoqC6YQvObH2qBKOqsX6flV3pHXyHA4uPG2JUBIrCY768GZSdXsO464WySXBasLB1
I7/bRjs1jmqlLrpqICHu2LO0AriYOVm4tPauu/Y/r0ilSCG76F6Aq+AVKwmxshprfpHblSMWVG86
QYYMMWMnEf1HpfL3VHuHNy7h5L69k5PorMZm8+E6KT/vvZ3LbgOX4AmFzBJaAFIlhFltqLFwyUUa
V1XqPYiICfhk7mhP480iZSoP/6pcF8NwHRcHl1IWQbL/keNi7AFK919esOxnquTmYBpPv6HP1Y3C
cfjtVYp65waEuWmgPYo0ATK42e4AIGWo+85h4hccGHk4P2IpPCMVh/Ei2yHiWExrR1ChUkP1K+if
l7ghYlYoxZ4twyRMqMpCOWa5QtERdxT6UCCnkzydhaJQAQ+k2U/THVW0zbH/tuGobAk6cQVpKOlN
/hdRopJ3aZ5AZUNs6NX5TU55BG+ag6Kf9G0Jc8/QltvPFD8k5RYCI7NSJOBnWPwU3O90k4hs4FdE
lgGgExGbjGLKf9sq8WMXzNOY3i7zRWF+A1j2cINv9kCj5VBpydkGWepKDV3pqSQUUeRIrJOqBK6J
/rJO1NG8BUmH4mYdYgz34qtLAj6XRJZMlHipiZri88rzO3m5yicWAM5ECadZRGwn61VKF18JsbH0
vi/8VTMBObTCW6dgcBU4dv8PFmI7f0sqS6zpnBdI0MdHrmou0dw4Vtgh3fe14grmL15pCgRtr26x
56D0O4wTy7MfS+VGRlS5pEKtAULakxjUXbmS6cjWRgTMdewnMe7BMJ88sDqLGDFU0hkP6t53h7Y9
10qBsXL4kSSRvO2eaV5ZU7Nt2h0NjtodcHtIz95X4m5XUSbA9qtkXdb4otWdKza8jL4LXskqLclu
tLsy7NBEP8ZChtRrVzxff0uiup4aJ2jXaFlkMmdPOKf85jKG3Bt5gmqE8Evxg9rranR4+c/mrml1
TVQA9kxRZGtywhBrOzUTPP6uOxF3o4NJGxvYjrfpGZufBxZoM1mH3aA4JZCbqi1EVdjDJKiuOn+5
KG0hvd/NFvmkMjlsunuL1DSAKacJMzjghi5RFWpYnLEDctYElSp/qJ4m0aZXEqDVVoSfkBuOTmOO
YvUaZ3ktdeJ0q8Omp37NXc/ukGtlQ8N4Lr4Sy4RrsBd9Li8eD8MQ+jLL4nsKXIxzWustxTZ00L31
ChZwo3/J9BuTtxztTmAIKncmKK5cRELNnHSx/uiLcq/BwhO0qrBtPJwewYRMpinwRMYgB25bUuBo
CxZ9CYP1Y0TL1DBjQYckMqkPsfJlPRghoJ2veRFbNuRlulLCCjM26biw/xQ1vqu6UZMLIsty3WIE
6oLeXn/pDQeEK/ywrXQoiuTcfxf9Em/qV99P/4GbZW4mH/8S/i29NJogqW34NTbxSBqaRaN+rWrf
+qwdWnF8gKI7zMr6T/mjALkwvwinrVC9nDuD2IzXklHhzj5iRaHhucsJ43YVfZWoGdYb9PWmSQ+O
+rcfsNJOEJXsJGvXWEXF7Rrj1nCqSUNemRjEGWhpb2ZAgk3axQaMZ4m79dDj6tjYXGmMFJESMOuO
x71I1bMxHTEgbY6R0DIgfd9IbfxSzl8kz8hBMTYGsn06QdUsW6Dxgme9pihIpwF4HfuF7fXbgpzz
2WcXGidLbTupBLCUU0vCaMinO6cYczX3lcb8mh4DrSOgmw5Ka6h1mpjT3S4bElyOLUdgraI75MZ9
d5p9XH6gNSd+xgLuf1rfsoB3nQgKQL425LUH5s9gssYNt5+VcBhgX2Q29/VsE/WlDZFIM8y2xFYD
l/ppwmtQIqifBpBefzCQ+rQzSjxAojkrDQ5Rm/Ih1eOB88BPapDWwHxxYTmwl1R1t4GRI68Bkeht
oj+SKfw1M/X9t9ibX5HrrRVU6qfJuXXYo3YJGeLjk6wYn3kuyLPmdYlYSPeFT+CbWm2Yo8j+aB5F
kcnffnoL/sc63BQaDhsPzLesZs7gokbA2qY3WuXimJa7G9NrMcyFQfxRtlng0Pj8Zxwq/B7p0FiV
O0PNLzruuhHG0Js4OhgSvs356DctyS9GHk4qsqz6a6LV8d83zSsrSaNljr5VOKSTLoF4vJZWGfnN
WrL1W6Un5Pmo3AcDqIwE4K12gok7WKM7i1OHn4QqD8/fzcwQmxYZogSe8NZ95SsyRRN++G2aooBc
0vTL5T2VJaRrqvBhzWwpDFARQng5k9PvqvG/fyxuPtdCGBgr9RKK2V3i5suoRhs0cRQdF41TGEPL
BcL/McJOCKaIwP9+f1R09nuez2gnJ3BOD/jiPC3dg8y+lVCKYErcpmyzu7jhAIvUonJt9Mn4QJc9
82jcg7TwjMjxHV3GCmFgt6kEL22LASKPPQ7aUOBqf2MlRYMQkKoRivPlcPAbmDUNl/mnsPOEQOl4
MyFDU7UFk+Z7xFHiZ1UJPgRbVBc5XLN6K0F71KDtTXdyrVXRgzeYMyZeqOJiF5BM7kZ7wKiunhmE
QKUiWq0mzACTs2IQ6i3k7P4WauKwjHKeIhuCsP0eX4kT0E7JHtcd2/3PsQ7yPpfvVUqfIAat44Oq
DuSE8DZVnN3/fLALxlO9c63rtfXEtayQgLYUxwIU9Booxeued39xIVns+Bv9pVlViCksKOMdxTiK
abqw2L8edwXE2+9X5G1v083urOl7IztfAtdwsgfLSgs0K0mGjxZQRC9Bs33AJZRljo0XTyx7a93+
cl0RC6sP3uG0ZBnpqtpXnlc2BPpdDfHvaVqAYfzd0vK7pA+yBpR51xKIMfK8/rE6aG1UZ/KIatbQ
9+mdIJxPp1N/0WLacLV0FAte3hxz0BncnMABqFXgaga0QNHNgTFHAXjpHi7rMzAyE958Mg9ezqxf
Hx/oZ3jCTcH3VxqWKogZyCA/HrFeVMVDlR+PBlBNMbdz1WsuXitRUPSIseoJIW7maVItDn/gJmQB
nqWMRIT9VQMzSXXsSLTWVHLs6nQT1On17GDxxR1aUppOt9eGVys/0mm1JZj7JzxiaPYn+jG9usxC
ENcLgLp9PNibWKmCGUzUv6I+/2FhyBF8qchNpt4YvumzjlNsxLpr1ov8yhayoWowtoSYzZJbSYOH
+VomBk+/rbOkEwamNqFDBV+Weim8vNKCS5vClP/G2jhXwckbF/8D2AkhDECi75F+oevagCh9UdKw
ZEe4K8pkBdt68dKgq0ODPjH7/X4fSSNqYtZZBSeMGANk7i/MFSLjmCzu6cX1J573J2zPa2aTxhsI
4ajHYyonztLAZZaVAooU0VU5eZctpSLUAeq+BCF8faI7FelfgVETXANmAx5q4IeMDxjUkLhGmKeW
WO7KLmD+V7UxPQuK5rZEjPYX5WdfRF9xdH+Nbgnh/ZCnz4Cyog94IFnVxdJ6bz01CtlY+LLn0uwu
K0hubQ4kIlHdCMq1XwbSlWqY5MQdegZGq390dRNNq9IN3dCyyNkBZSHqg6iifCCWXTsXKshZnnth
1DGGWh7eWG2rXQfcwg3dD06V6dcWhiQURPafjeSgMU8iQyN1xuzdPIA4prt48LNLEJHrqQuPEAoj
q4S8eJBTZr/Wft/+gufwbBbsNHU4JV4uYSvSGFWqvZfIcV0GKUKXoGS/c46+o+2PcYefMGsm4y+L
ILPv0QIHTKhi4SjizJwoOaRCSMVu5leINfodqdPWOQQBG0EYhiLGzju1JKPLqhsxKd16nHQFim88
J3FnckPO65WEqjzhC14PXJ3TofWbvRrL4n/jJaSMNX+stbqOP3ep99MwlnqVtYQJtGKIgCFe7DJA
wrwHCCRa0RDTqY30ViKfT5LZDeO3+KUshBKAqfJk7Gl8+OszcFUGmN9LWOinay2rFqSz3ZU2lflr
8BecfSjzC1AuM1LjKYkeuUv/55TXTVFpDA2YGRle4ZOHIte94L0VhvzJxpvXyPwVpVYAQdIV+lhl
TwiXfnho1RECsN0f5V9986ctnnmJ6HHFgPu/3nb8aytgH6Yd9HUnCK3gJSzj5OBBVb8OlQnto9rF
vzHnyInNTdaLkw3RGk8O6JHz6ffxXuLemGLZfyBsXNgVXYS5Pq0oNapbxE2K9rL7e1GNF25Jd6V1
bdymeFOQj4wUuotPpmEdQFQgS6Wq3nCyDylh4n506x+cXM19Zi6nYXYcwYuoPSgKACyZBV6C31SL
2aDbc5z4a9BLF2e8ZY02WzUQ4gFoXyXadSx2tm4c1cmA2xYSeuBnAqar/5AkJpWBHYgYyal/+Kfr
uQPSeKdVHi0KpF1jkDH2KmZGS29trpE516uHi7NTzaUqwCzloZVI/kJh+np9/3s6CJimHDLLYivY
25A9vl6lr81pBUZZGBCVmBb1OGjHbL4+ysnYik1MGSF/mgj3ziP2Z8ija0O8NUuYoPysBGQ/2fE0
uuUpqZKeH2EVBC/DKsHqwSzvnxdFmoHLyw+dmFY6ReggfH8SnuD2EKhVwAFhSByUsZuvD1Od1A7m
EzTtB0Y+7Y9pQNHl9nR06TmUosXwLDt91Og7lAq66bQbE6Amgkr8qYt8zl+lja5aGd8+1wH3GkMZ
0w7XZNsRBFQCFzyOw+aG4x1/5DkeLL27eNQpyVPZq+5PXjBhYOajNckOUFJPP9Saj9g0gSiFzbiH
QgaL/39zeemVL2/dWl2DNIeBXdbGeHxjLSH3SteORTYtDo7i/Oo/jez88KlLSMz++SQBnwTc8KA3
/iaNHRnlV4osyTydgkQYNpalQwtpnerE6Ewfpm0EzHV0BvrnQhJzgBWV6kexvPsIIuqoGgcr6tTf
Bss//wdcKWwrF9tkH06CFPgqJtql9a6x5yVvUjnrkqdBxtoTVzYVA5/V9IyfisNib2ZPObSWjNbc
anKFwx4LhYnJFnhmN6EyTx7ICw2c7QQg1DT9Kx+9Nm2iEuIuf/VUk+x9f5SeqlxDOWvHAEUzrraF
xwDCDNFT4MB7aBpXlJFBIG1au9T/FS7V3RM5m8i7UJOWxa+hxsHeXsED9/uUBukJSLYW/O0EDght
K7m7Nin8d2tF4ElbKPTKFaz09WCV3wniG6ApeHrcQ67UL4TBrmzFIplXR7RvLqhr/okEELTR7fUD
yxOiO3BU4bQNPn4eYCN79nrVlCH72CGcCU4QvO2fyXvuEn2u6Mf4dED4sA9hmQ8y0WYEYwj/FRlL
PTXm6N1ar81xQMSsBx4r7vG5q4a3zi+syOgKIgNwPCMqRSOD083bqz+6b/730ghWd5F/Uc+JMAIT
HmI+RP+6QqQnwyxmbKbnE5o4rGOJlpclFowwsydRDz0m4P/MXQ7RXuSzoFh9/5gzuGXcSjtjBQ3g
2y+NUiPiZJ9Qee1OOu0Gf1Cp6RGhlQ0HqeTAHsVfOAj7eXug4umgK3i/Nzs3ncrksH8nO8Q3Dv3B
r5luO1bungiYdJ8INHHp/Zsj4EdlJCvATF35WEtJ7Jmz8s/e2cYa2tVnnSAJ3r107Sl+VsYtY+uF
4Aw+UHRBIIvm/4HtGuuhxsC37MKoSNYhhD/jm3ie0ikyUsLu0/kXvx0BJLKq0LhLshbJp6c9ohKj
iFtolp3YgWA7Nx0+OMeXk+JhddkZHpofyAtZQya4CEBJHur96G1fJy3nrf252jTnovFLQF3YWfA8
IRhJI+NBo/jmCTwpeTdrLMXLUwe9haJG4/Z9EF6jkXMSZv5xWZUKxGnoh2cywAphd/g2onZU2qol
DdtcxGqVeooed1JsUFr7i1eNFU+oChEp8U5LjBVdxqpNNrdj/ild0LRAwUAeUhCAFsiwGQs9jl4q
fFx6ZWqvlri87FfpwX9iXjqvMj/gJkxlv+FaIftffkFapfp6TN9GIXgcC7kv14vfezJtSm22QAqm
uySpG/LynSftv8VPS0PbTa+Bjyl0nkT+ZRMXPLqEO33oP7KuOqgWHVpgO3G6m/QCAar+PaI42uYM
s/x+Z6IzNIP8DpqBvIzWe6lA69nep/WBTtAUz8WJfYNRIZAGiSI10WarUkXWU04xdWZE7VVCu5Be
E6BY8a/iDv/b285oSkDiw3nc2WugBWtDi65JusJSBvrX+GSVy6LkE4vJKXYYeBkLdTzxz/f50+il
H6sRAe/ZWc0bVGwecMoquj4FbvnBYttcNSqxE10ZEF8EE7zRUKEVyLlOUg3rQ31kGYJUjJ0r8xXO
jXqJ+0DpSd/rWVMWIgBR8fAqIC/NmVE80riHPcLiq2C3InJj82BRFZ9k3220oop74ZrQLAnaJUjx
4eONcSt0DsAhdkP1xTLaL8+eq2PyrgAD5LQsfnGEVfFfGJVtxDX/PxRQibAKh4k7BkFvji25pfZ9
hskxlxBsXWmRR86V3CCxriEaNn4Vv2P73TvbTZxylmtcuaoYMjDIDH5KGbw+AcOvLIdrFbh35ZcH
D0UvO4dcUgELg8ROEpLC8ywcwR8sZ5Pp92XUJ8rHxlpCUv9ghRtQmlaK7Z5qkomA7D6ayUD7qJYy
K8nWGzUZAZ8gRbTJVt9YzwdFs/r6ZQxXUavOAfH1WNr9vMmVi5WPwXIDDZhilEEsiPn/fZlIzg/H
HXPF3Df+K/Kn1n9CAISsgNMCyhKB2tNThcKvmO+0YcgT4KAl80D6zCOHGeM9uyjsJyAU/n1pfJ9w
g6RkD6zN4/jMS2y6jsHtlj+MHVdSB6VKZDDxGySLIC3a7Zrni7SSwjd7COJ3JEwDp0/F1erwKN3s
OwrzOWU9CohaMJnKuK2MySZxvUzEnf8oN+AJ93FHqMILvkXTg7afGqGcFf15cazYlmCA6S1/zdhI
jlia5s3m2bThzQcwHGZrAxGECwNEvXK0SX0zCBGH+MkZZg8NFdq3X3c0n/9HwG6Tt+cveze0peeV
AmnU5sWzVeGEToShF/mpvmKmqNxb7/Ug6Xrb1q2aVgLVXO2cQmlWaHTkZZzVZWgl9bQcirC5UZTq
H5rJPHtdMW17CGCXeOu4LM0Yu6DZs6LqJabtSruGkZLnm2geQtI43ObQH8/EaDHZaBQflYvJEi9w
0HAK1s9ILpe9h5Uq7ruMU+HefTDTcPEon1fjuovCx5HLJ55dbJu4HSGMPmcDGjFpwFL42cpnetYI
WokpFmwSG2xbsZNLkPWxYqLg+vOCsQ3t3dd4u+9zDvdmamjdYfQ50I3u6arZXIRurX8uerny4D+s
NdnqetBswf6Kjq83koQ9bNbXLqatORdi1mcO7lxz8IAlYcR7t4Psu0aaJc/5TkvsIfpZU/RJzx09
8dxyclDeWpw8DDgglQZhOg/gdJKAEyRw6GoGNdL2hSgZXRzL03oC4HRX62PBmLcj7zyYJw1x2nXY
QDeuKhtNNKcoF++AVPJiwCquPfy/kKhczbBa81AVdh/r9eiN0f1IfhhTC1gGBui38R9XxWV+XN3v
YVtYXxXxPg2koEuq6m2TY+NEn7vGk+D81eJixfFL9N3vw7J9dHtov2GgeFk2EJtTwyH578kClfy3
N7N4PeaddyDSqjEWI8ZOSG4gd7Pv7hMHkgeBkMLaZzOHx//IIfODL3/k0GoRLEZzGLngcifOAlRj
mVeSN9pQLhsbHYZmUWHIiUQ0Y8UxbnvnfITHHhMRI+r1zEIAhbqppvSU9w8vJdloT9hTjc77Woz4
Gz+yN5OSmricKWtqrC+Xd6avqRlF9kbjhySwt1/fEK3RkLrZFcZJ/PFHUXLQH4nb0nVMBj+f+gvd
DyV5YCDOcOV8X2VfZtQjmE8La9fYACjoM/xGrb7ntic244h9nJfKSYsWJmAdXP+/6gt8aQh18cef
OhWLxHDY65QMvPKEQ5TArfIDsqTai0zLUWw4ABIZqez/NQ82Z5Sfx1txKWgYRsKOrVeARSuNpNUf
VTcxVcvzfOSHXIM3+XN+kquBFhtT6X6NdcJb/4ti2MJTRqIbeRbcE0zu0iqAjweIVcZhnjaypjln
EY1sRLkWPjsxRRYWn77aL56RT7HIMsgPB/Y99nx47pi/DYx5hH1T7iTEis0V4as68lf3bTLJVPtg
5RZD/cQuwB+3/nHKv1eih0lbEYCuiFXtl0ijt3Ql+BJINjhsmGur/b8VcCuaicEPw5OGv1SbpLpl
tjIBODLbQlHCy/tbiYNrSQlifBXAUbNFIvUcGfNCPTHEL+mYqo9wFJ4RRQQX/bm3Wg+FmYZHGxsi
Eyq1yBeLAqWvlofIVm+qE9B1mKDliOtpEYd/fhs7zdhHL4+NVuUyylN2pJ3gvY5RXgX9jMhCGcxc
GYPjpUADKX7DdtIl5WGiSQrpnIULfa+LK2eepgkYyo7TQXPMwU53XfeUfv9uTs8X8SG6mFSiHuUm
IbgiBFo9JeDs1bbCQXbsxsoM+qIw8i7doFrwdId5srkwAVQNCY4vtc6SwAaMAQjyuWGs0Z7JxljE
xj4ynekQ4OPCaxywSAYcqJLa6OpJPgLrmyzpWJDbfcpG2EKAcaX1PDCU8AmYQTzuEhzfyGrh5eCR
1Ym9wDLLQEUcgKaneGgpOvAvjL2Vu6o1dRplZKO4/1LKH5s2aEfu/n4DizzdWQCjFaocD7uspAB3
3KCBzPY43SXCLyis4dstS63NY6dhilKS/U0dbohavKVM3dn0RZ7WHl7P6m0NpEUnJJSbh/hak1nX
OIzTxels8cQpJSLZ/G2Us2gxzoZhJyXV6owJaleFozVrw8vgkmzRCk83qjMK1jO9RFSMIjIpe/kf
0y1TffItGLsdMSdO2eAE7DUY78K+zJy3ugBgnf4Qb5XCWYKbUujnjXOF5RBQE3biqGhq2opW1SxT
Z4Qo/7d72fuT1Sc8Mu3c9qsXYM/xS/g4+lbRcmNo+nx4i2538EUzh5My9DcmZO8VZiAiGuH8LwmA
TLaO8yJ/Tv0PlLaJCkVJYTH1V7JuNK5u7z4mRTx7DEONxnwXUEgODxwqWC4k5whTYTpbgx3cKoMX
UtF3Xas5jumaET1S0A/iOnvK4MGbIwdvDh1eONlgXQwuuDxulYBx0lkNpZl8hklAmQOTPhUXk+Le
zA9cn42q6dQnxCzbFIMza14f7PNn/NisQxxYTDVQ/jFlxeNABv7GbXZk5stJaDv/24vZg2nCMipQ
RMF/QZZrmvWgv7/XqU7VSCQTJ2D5mfn7l3kpCWVKlq4KTb6moh9tLY+bLv1zaVVisthqwmpjVOJg
MyO+oO9nKI4eRx5UBbc3E0IMZmy4UXMW0vJpKbgugnEO76rg+nooEmnQXNGxE0bq+MBZeevvhlEt
zdXy4pnsQLEv5OL0tJbSDq6AZJSQIgC3OhDrBvLHxWYZLaiBQB+RztRLl6/50qPOT/O17wRjGpAu
tE1YbtnKF/XNMQZ6TEjCcqojiq98XqibLoGTLckaon2XpFb5NTvRNpLEeJypZ/8HikEVmt+2+qiS
scu2a7uMniO0mrlHIm4cdqpVBUykxs1TBQMGfg57ScTVgbelA260Sn8NQNaUVjH6SR/x3Xm9AriR
/GTkIXg3n5KKA8NriUC2OXAYjvw6Lx0D2muKtT24Gw56LS3zz8Jq4fd5zL5C44p0A2mgI5wJLpTS
otc3XB4TtFpVto+A0o/h5X7n1R7UPT8DQTXaVlngL3XdpBK1qEAajoIekPBV4B7Nu3ke1RjaBsit
8nA64Nk9+mkejmtp4UsBizcjL9BkZ/YA8ZhFwat7Ao73tTcLvp3n1xwSnAdjOPPgDNAKGn4cSkqd
gD5NLJEm9DE6fy1lJEXMDieUiup88/OyF6MJReoxnXgxSrykteg02EmBvmz10sdZtyIUNs7qUU+8
orknoj0zvCVPsoireHD2tKrGuojIQj4FvdGv1Dq9IGafKGUc+keIifR2pITjyVx58KPT7slf6xxI
qQFL896pJ4AohO4oID+TMUaX1AODpN4omxr2hmw3ur2srO/boWRUkCXgKXEerv72i+O6+aHivxiP
hfWMKbaWJQhwkjcClvx4nKrQCHCAqyLvRMXeuPpY/xS74Qa5lFJ7CcfmXfEjqpREVbo7N44yi46a
E53TNbLikWE3iern19BrzsT013wW4SP0EY0R2a3tWp8kRvdXyG5R4TZseiW62k+mHb7Mq6VlsSs3
Khpi6KWm1i5spzgW64Qakzn8DYV+vS8gopcP4fEWn2YUviIoTaMhEnGa7AEhdi9vSMyIuKDER/RO
qwdl8tv1iLH6+8KDlZHN/oaEEG37HkpPTNs6S+BFiAQRB2URk78FkLoExJq97MfSNMUm2I08WO2B
CYsCwiO/OQ8kRYppX6hgnMR9s7JKG32AxLW8b1m5+ry/4nEauFtqdFyz+GsfD52lj1QGdQCWoKfm
HABE2LZZ0FxwZtVLfx3xmwdxZfC4dcH9EuWnNSGSFre51OZt7GZv+eZl+8dD1u0sZjWR3j7Av/cZ
64lJhr3VCAJk9kiP7m+wFUjjCTkIgY5tnKrvggEr1X7Yr6IS7Ma3K5z2qUHtLbVnDIcV8SXWHsvQ
ec/jqNI4hCy+zW9TyA17ipMvrtI7o6MeTNZGvqvC3SiGjDrTZdgmnxCjFduvTDw7dvJzVuRRHql1
AOmQCe7GnDl0bYYmQuPG7FnIApTUli72WLPwyWkFxzAXkDF0767F93ht2ZYJjGxtHQyPFoJX0Kz0
IkSgL0vOUHXqZxxfzxsbZbD1aSdFHRgRyeYqk9WuFzk071Nv544ex/QXIje/JwdjEH9+r9p/X3OY
5BUq4swYxGLXadLkiFNJZU3aIBm7m39DNzWcEWX9l/mu7HOW1f4fArCHGaCFnxrsEoSnZe88y0vq
EJpUnzjyu8p3BQBQoELSESukoOTVGS/YSjFxRn3/jjl+9xXc2d2qWHvPM5w6jtQgF7GRO4fFLr8a
myNTCbrdpWO8WD7NqcZIaP0EVfCAJbwyZ4dZdJvBSodd0dD+yjXvPp/ssXBMyJMdi4fArLmzpaVO
hre1c0FbUSmw8sb5JSPrcVpR5dNAniVxOMJEDkfdJjEqEUVIZgwBegiRsP16PYlA/yTinWgGiOuG
VeQb8o/D4tn65Rc8OUlXx6MDCxu7dfcLzkJyQCOmFkoKsXWgSByZpfOOEnOigXG49qtpX+ltY4qR
WH94e+yMjKgVZo4ozlAX8XYNMh1MvDdSSCE2nIOZ59T23iT5kDeje2VkCIvZicHD4vgvPADF7PTk
25V0EECwjDS3lvbyc5cU7SOl9c2qr32W9DNm7WfeZ763++CCX4F4uRo0eVPFpVzHu9XWYXSp9N51
2uG2X+pfw7oEgbD21lQwuUi7O0eZ6zmaKdQ3cQ++94RrCOVBY2RITFaB1B8HOIFEVNJZDCsQhwx1
8aUmhKlAAS7mOXyt/2lZ0wJZmnt6wxkxp4CZiGhq2ajgpvJBT69wp0cxy8T9Xh7I94gCo6uNg3la
mX1q/B4aWCNs7f4C2fsoTm7Ds2zdhAZU/o15Sk4q9gpWc1F3gqfCwWLq5D9JxRXJ1+YHuhizT41x
1xPEtMBAhSTqcauojYaFgooBrfS05Z6f2hv52/j86H+ZpNpZGwG6AVZVGsXzFKmhXcpPMg2sYuIZ
NI/cs9KexS3PdB7pkVcjm4cTpAEU3mzLPJZs/OZkpRRTYtUefu1/NR8bmUCV/M9htRDZvQQwr5hh
3qP6GDd46gr6beycgMcWURBHLH1xhFIoX+13Fx3wg42f+U82lrcDsITWha2/8Gap0DGAfP31Zxwa
MHe3vnWc3UN+nzD0Kp5dQt2zPKX63GDSZ8APOg+3eRhAvxDhIVh8WcMB9bel8Ta4kXk+PnCagxp0
/zMRh0iiVH0efhUNE/hoRq8S3rJ2BJ6rB7/n3HtS4Cl7+arA6vCpOb7y3KJdLtiNPOAUSi1EEl5B
iCSgvfI9IZZ5Kz2/5HVnBx8OuZkPMVYX+D5+Wn1t+Vl0lQWgwHDn8pY+LK84jdjvLLpuKDMlYfwX
yL9m8dHKJ7pkowF0XGT3AnjL/CGN5rrH751wEs2ulmOHgra6jG5Ih4aN/DtqEu4ujsEuH7pH0j0Z
Iscjvzx+0jpHnWdAfyqZhV9pPelxj6pXDKgu/MaBPFYjvFjKj7jxJY3593NDivtZvfYEYGXrLJBq
fMLkDHnLEDx4ZAHGzfYvDtXJ+Z+YFhk4Og5ncSNSfSmHdJW5kP5bBqf+2sDXnYqrjV2LDBq+u1q7
QfdSNvgrUIh6Sh5TsVzK5rn7BGEFpnWqWxM0SQWLKXN3UgWCE5zfbpqcB7/aE5ASHHQX9W+gC+yk
dI76c5DExwi8B908czC3g9Zs2+IYEx7T49aAttf8yYyzuyxpi9UZVDRmZpXlzlGObsus5TiUqBDo
4vKue1xD9jd3jh9EJ7o1qlnT7Z1eXKRPKet3ZElAPdY1LzmDjv5dZ9l0epj0CksHsuUbZf1DtysN
3w3Iv2YzISYfwK+y7UVCe+XuGoeMjgin91XK+NXrgvyvp4PNUtReultNrwr9D3pS/flEHfYy80pS
BTY142iBarrfYvEGfL+0hyybifoRFDpZi026mJQOK1f+1gon9slpNnTSht6QzuYzJC0nwmtynjvf
iPMLE20kPfV2Rtz86OQF+QYnUyYUUOBjcZ3kcXC3Zejaz+YkT+V+7lWLRN+ML4EcBWNFk2UJqyoM
mYDDKEyhw2H97SMXESEVwsFuVwnlsQbiRXegdYaVLNP4gQm8dstJWbmQ5Rn4/2L3qCPHINEkCm4Y
pfTtCImqohPdV4l6SS6gfjQqpJOhrWY6paYQ1IzMyx6buKaw+yJ7ZH2q6hKU9jtXdov3nclUUiQC
PgSEe06YvxY+Wc7LJ2hLrQDEtdQqNzjhfVWVcUAUb9LQNmMLO4U/s4eKln8uQ4JCme5yV5+1FYRF
tIEgyHBm14pT/Js/cVH5IicN6YdV52m9R5rnZ7QIjY1qlqLvhYDJrh1d3DoVbiZtMcVnzyovPm6P
NFel0/6XR+Lpdy4tRWgRS++T1a5EWAs+C4j7guxKHIs0cP97AbCAsho9wejcKA4wJ+c047EbDs14
4E/2ELcPqsNqyE80BpAQ7X3aC+atiy5t3as4z/WmcJpYGx7s5tyXY6srP62N6rpqY9HSPh17pC3v
TVXAWX4CorP+aG+2tFHxE9wSMe3YpiDh9G28NZytP0ziuEDkT2SJqLiaFpkBdAEAsq9oDSnhZN1b
vmtXH9b9k6fksIW4TMvhoFpXv5UHU5OJ8vjwZyYlRbFnS3bwC9E7xrl+Jpc7qgQiazb4WEM1Fjgt
w7qoO/3xjUKrTvLzqdOp89U/4b6ViULgLuhaJBh2mQSsUXoqzH+HWAEOtA/PdzPcKNZ4hNa3TDV8
Z6UHCdFe343lqRMIrAMsVH/qkC+wvN5c2zGOk8/jBgGpeS428dMPAHvwyB3xSybQQWtfdWotMKSh
w3tWaURK3BnCydXiKnsTsxlPQeqFCIwc7Abd7t8/5KuFBZbPYS8LLDeadlkMiFu0fg/OWlA+dNaL
rNeGARfnMywmGWSg/xqKP6QBnQXcMihQMFRSgPTvf5djAxTG+Hlle4B/NfADOMVlX/ucpbt1FXCg
TTyTVvg2V0X2s+4HQzDU6NeT2qDqT0hTnAgzRo0OoAxYlAZCnduNMa/9Y5ka+ODz+RHu+SXw9Z8u
3f3rsupUIugoBzQ9IZgZGzu4YMdPlLy7cCHwL1URkRRBskT77bEw2xf4g2BZO058Ev9SgrUOdsSs
DxUbSLPRYOduDemjgC7P0H7kadQuUOSSDCtA4YH4DskncVHMypFv5TM/AeM2STFpD99KKec7dTzv
ajNIRa0GXZ1FSNadZL8ANTPClG9vOTblvh5+RSXRPcvpQFoVR4IQs15hwZbHEnmtKWUHR6kYrp7o
Ig3tLNrOKMORI+HKEtE9gPzAAkcyUzezPptHq4Z9FJsavCow9td2RDYTjjFCe8Yxde6ay3ZoLswf
WNG0FUGZxHfhuE4hVA0DBuxkJj/bWMm9Cj+bivVFkfbEIxWl1aaN2EuxyNIjvXUfMvVhCfGMGLf8
YT8LGaJzWvX6AGOaXEme/zpaTGOf9M8g5Kv1tT53TDL2OfxylkAbt0isU/SyBikpSLNLYUZlj5iT
8Le2XaTFvoDww5/yF8i6qhh07J2DvidX9vvHwZBOEiCWtWNVRaKJ33CfGKaPE5tJu/L0GxsFkD7e
OtgxSqVJGryhMXKPr2zmvAeV4ADd2uZOf6A4mswRyEcrv/TAzxRKUE/7bhy6t2fCtT20o0HbLCde
L6FSCk1pHrU3NHuGxQq05FAXLKvssVruv1wH/E22AneQi8dq7gzt8JCnc5H9/Nt/kOJNzMH0oMis
wTNXnguFs7WEhAn+PEVjXKp3tV02cnRMTOIi71zzVjCcHKCOs5UTvOuM0HLd7KdTEO1CbZxu5Wnj
iKflhwIZLBE5PzPu51K4oMFXt5oX3yNUShyyJ/FYAk4RmbcdtcxbbQJCNHxeXV3RjHMJMIL93P/U
VuG+Lb8+fFS9fJGgxXv85w0l/nP8f/4IVuZRzON1mAJj3uHdN4/zmFV+CrutbtWjX4qElvAV2lZw
sGXbAIbNxjV0L9cvDVRG1kkllTYacwW7CC8KlrAqYc3dzdDlNLv9yoV2teoqj94ddc0OaH6ar2Lk
/T96lCHG7/tIf/4xwZvYaCjYbPrDddkt01KQuc73bZRRupQQd8QZoHHRw5fL07cFf2UOyGGeVvru
nv8gk0gJOBnGoGCX8D03VQ/gGZft5NtP3/h8J5ydgG5E0EKMs2W0BAFrZDHYT59Bf1kCU158FbIC
SyzibNnMkjUDSrkadBGlhbzI/W8QHn3DhRoKF1NIg1HYi2UJScyqRa1yJ+uqYT8ARRYsHgWjgAUF
HtVrXo5Tfp7NAQLQtJ/ybjM6I8W/jGodYoHZelffjFzJdU5tVed8tXdKnRMq7eceSsNx1y/Gv/Ct
HjPEdZzHuXNo/5FGRJo2SrWa0kTIJ6LGqUqkExOlYwHW0g/gs3se7+KUEU0oPQrM9NTe6P9SwA+G
uvMF8Vkwiy1Qu4FuL8QQgBSCcKQXPBSD0/iX1YMbx1HXo3uIhvAD1r6XVXGnSBcaRNPXYc9SUc94
kduj4FqLWoXXhbZVymQWHB8736v/FAmH5WfCrhVgfSDC08UWjxUvxdvDTAxUGUYcJrrSw0UkIpAR
OjOx3AvqmsOo9797LZUweUGG+pZGkf9PM3R33ohR4aMXNxY9z+r2CmQGFQ9K5tqMpsjphmbk5qjy
L90M9nR5aCACci0DpSf0leF2TcZis4cBohAaLSx3zcT4/UtPqPKB+RoLf2ibjXN0Tzzzx/gqVBvx
II2Egu3G81/JhGjAeT4i3DJludhshP67yk3Dvar+Or9Co9xuoMSf8dRWqlT3+8+fiWEE5KLzd4Kt
8yFRBduDW+DrtznyMxiNfnIMP0MdJ2QsmjQD5uVZVNDy6igkPhIfEF73JG9o9QPXx3DGp26Cdnqx
E5HrzwOEi+823d9cu+JVr+T8BB5Bl6+/k01ajH2pjGzMRTwKqjfeEGobs3FjCnCqmkXsZ40OUdRE
C0wn0tqQ3Eg6jItfyQK1ifEJE3PXrDxQIWHapuXPO3Bs5+azKrCC5zcgCWcZaxRk/uUhzbGonQ8J
o7ev5bjmM94zHoC1P0O2YeqUvaskhoXLh4qExvzH70E8QKhWZQMm9Mxfo+/uH8SlSVjkhE2gv8/R
5lZUd+p9/7RKGfjthX2eun0yWogx4YUyNnoorM0XXCOvvJrIFEyWhIc/O6W6SgtHC7vfn+ez4kx4
zxnqAZpzwLR4LRFBhgvwBM8ue0ATE9IE5lhYySyGnGUSvtK6ppCqV1Y9hY0KO6r4BdHxKAmhXJx5
xCX3Wacjl5J1UWfDEt1KaUoumiqFpudv8gr8wvLCXmmh/PWUQWLtn//2zJ07lOwUOwWo6CIaDtWt
ApgccM0KzxhdNX/iGJXZmBINtkB8Yu2Ly+rcD1jJMaAYMqWhivWylOAIHppAI3WOEnBV4zNG37wM
4QZgB7xSWENk6/M2epC6UwdnwJFLKodbInQES2TkoRhISu56esPnt/Y3uvNPkx2vQL8frU0RAgt7
y83dMDBrulmApa5iB6rt9XX9jpADYjdyfhDmrUitEFrSjKu2Ji997iH/zxc3Xog3vrtvMX0W2+xR
T/uzep5cHQERKmZWsHIUnh+90Etgyk0P3/HCNgljxF9BeWYI23UgQ80YrUN8yNTiMcrdRMS7Mdky
6o/leSFKDEPtN3vy2F4IZdbGlph61wLx9W+ykU6DDtA+QCd2RxbFyEaEMa2rvTWjp41JL+/4SJoT
22+6KFQRXixMIwyaQAgJRRf3P9wL5D3lg+0vPsg6MZ9U3kx+tmhm+liSgXZaxpYlHNcNPnsnX8j9
3z6+Ih59x0vHgHrgxU/XfuMm2vMYbzKkudY48J9JH+258Rq4kDtJt1irGIc4bv4/Ea5S84wvi09y
N0w2mpife4/pCIL+EHWmi/dg9+kyMtcODA30/gujYm7lKQgt+NONFuKM0G1l0NG89A6yYpF5n3Gg
ya56znxspY2PqL45L1FNB3KB6o4c8hDBrEAbHZ5yvETkf5US42OhN7T9MWL2dn3nod34p+EpNcEB
HnuR6KN2caWzEsYyYAtvuDdtLVyVakxUA9rSiLWPnO+QKawZUz5TS1iyUAA5WXeTTAkQ96eBPcDs
mVAnTRiuSlUs8ArFbZVgsRp4XOwncE80/qWpk1exgzAWee2JUAb/SrxnOFr+iFQQ6NlZXsVsw3zH
cZCIYM6LTnNXhfIYfc+9fowB82yY2L6RmZICh7vd0eVifZxX8ZY4uoRP3D7IAlGchdpXmi0oqSY1
oiv3HoU66a7uAPTN/KVYvt5aj777YYkEc/Wi+1D7rTj3u3hdI0CHDTOoOE/dM9weaan6oOvl6Sy5
q463qATI/PaElSt6HxnsCDArXGJvcs5+ooUqmgXPluJUfXFvECMCvGqKic1n7jIn5xdIt/fDkg4C
EiPorEXIzMC6dyP0MpgBfyDsKGtskRSt8up4LLaE21JyC9izSO+Z+EdRDcUUb5PMotQJQ5sCGVYu
MM+hDP/iMUYJyGla7x+iT6lqqkV0virwsBsawCNWv3IfwuE1rq8jl1tP4K13LFZxWd6J9weOejys
B8fJTgi+V4scwjYxd8eMRmsDxpF7FpCAkFA9K0Ud745gpJsY1ArhmQv9SM/MfLGl4IwxjORhyYyC
okzk79lRLCXz4ZWgncGxqrU604G2r3wI0dZIVTX1LqTqXIRlXe1aWElZSNVRfmpL0W+6x69aTXnt
ZdExsKfkA5T9OsAi93JXILfXxI2cd9KSnZM1Suo9IJ7jC+Ab7g/PVJoUlJeYJipPAO+QJs7tSgzS
onXfHCg2D8mVPoSVH0knPoBnXBMPTv0cS42MOvOQPy/DmW+3xNr2h2rDETNrcmIifm4tWPFwlIK/
BvRE7AQTuJLv3PZHHoE+Tu6GklXVKCLqYMy509z8Dw+eiHWVBTbh7BCiXNMAPuHAp9Hmjza9JmKH
wzJTerTpXg1r9KHwinuD2kh8Q0tjnqAKbZim+TC3Pqg5XFQ17Cq8ay3rXsFiij6jDrCYzqK+SlhY
AYUYP3dasQ6Z7jyi0mT4jOC6bfCxlnvuZTRpHYLZAqJALKZ091zEGdEgr63X9lcNiUz07Hdn6SAh
hRBpiZWvvUj1ckCGUrZqp51mZfVY26QOPvk5uUii+81Rh6sRaBvlhmGdThE6Z/De0m8vMVhpK0gy
FdMM+rCAmQ1Z7kM1wXysWBnniASPAW+ZX8UjsWQkPRh4ZkB5vtTkY0FCa1ApNT0hR8odKR6f4len
u4iUtsdI7XA3njMALEQBnitH+SOc2upXkaKJJro/NlFQL324Oonf9S3lHdCOQc/YrHIKh9WC6xjo
ordZoOcy6psC+fpxDCBGNQZJDTwC+uEb/U0f5MyscgCqcnqW/zVUt75JSIPwINzW4WNcCs8Q6nuc
5uCbmt3Mjarz0Lk/Mwzvu/4yQMNPNoqCYqbXaNf85fsCHe+M5bMxEuTrd/2RC2EAiYoluMN9w6pN
FhVQcHpsIDclTvNLlF7xCaYn4zMVEDfWKCVqeqDvu/KOrR7cTChjRN/9SoSkI/jRQM0XLexd/Z2q
fIJPUS++PPFi9tgFw+opy95UHZRXEYCZdbg2lpOYFIpSjIoeLQ7LBpFotfouvjjyIlq2fvGxzbVP
a+L+wRPCNPWEXpXxX/ra2miNZqbKOUX3vErsp8WmurnKkz6bGFYzgs8vHYmMt2qlFVZqyqFVoTzt
Zm8dcpqqMvNxfKwK9bNJkj/djhP1VPWZXW9NLbFLE6D2HTUUYM6d0K3GFA6uRP5Ntb1dM9xWCHhD
UrmWAMGbszXpa07DZoIB36fPVYK+agoY+pud/46soz2rr2n8wNoBTJI6Jpy6U+vCskKdzivCX81c
4K7CJUyj9h/SndCixQ7OqrqoW2I11oiBzfrxiUDqu08C5qtrW+ejsugPjiOq/C/ENXsUIFOG95Cm
c2McHueP18geZoJds6cV5aCM0ZubCDoRanaSebI2QpzCeQScmaumph+brD7t7gvqD3rUOJsnGbZZ
ibooBexmdN2tq0CqO9Fz/Tmpn7hY59JjroC6opFcnVFMsB/EYNfTJWrGRft7qEt6lci4d1aPXuqO
DH80MHcLy42wfKo79Yju1wwZ1itsR2c5w1Bemh8Qpku4JW/tuNzqOJAEpTUmnfNSnBu9IppngqhF
GmTpmUIE55459kW2PdjjrVCko90SJfHNGUpcJguCafbJur9SyPNaTH6RMFSCjU2sRrcl5U+CLBYT
1feHVmO03cV0dRYUGtXPQojz65SSVZ1Fz7nvpQsUXX1RCyS4k1nrpkv/Delx1c88DC5LTIjpYaHD
gLW0pA/VpGajleaW+asQttg10mnIM0MQNcfSd/Zx+O8Ln+Ub0QU8PLLeacBXMIZrXygpPZzExgl3
Ui5KgloTC50s7YA1UkHnHoI2DkcsmKcN1K1d+NrZvzi189W5BQ8ozRhvNBtM1mWBI4oMO7ahP3ZN
ofkGrlT5mTtBdK1Y/eymmpkCabNSO0cLrbYtZIgJBg6gR0AKu/bGTWgyWA04uh++5PDDfxqkjmA9
s709M3DcIuDDD1Fk3ifuQb6fFach9ZwyJMGez++x7NHQSzYeE2Lt/dKV5EjxBPY/8+ryZrA4nTTj
TiKrYHQRbzQAIiVRCExyQhZ+x/wN/tMtU8c6cvs3v/J+KRRFkRSYzFalTH2NUEs0ujFpJH5SXe8u
MNVbflc1xlsLpsUBg05myE0gs2bEBXr7X0mDx52MBZqLT4re8igQNiCRAsM2+o2EhENca1pB6WAa
4bes09FDCjjc+OL9zw8QTNkSSIh7ezR/ZC9GLoon2HKE7CqDBJ8CXwCU/N9lQHQq2hD3sCNwu7I5
cyCcUfzedcdGLLvBFHtEYg0inmSXn09IklXonf2kUgoeRnrey7tmlqxOUsvFU9yvM2ryQIBMRTjl
18pZIq9hFYIflMgshCARmO7aBSj0yEOuOyJtoSzWG3AH6XHjJbXr8+aY5eSK0qEABRVe1lzE4BU6
rP+ruhWSEgD7PI6N+/wSOy+XDDLUzs8IUcHEHrQbtLhcIwBeTSkUHwnB0Mc5bKtUVVk4CHwnxbWl
I3LQ1/FO10EJRHFKxHVoRWoyO9St7isLZpwVDiVupjfMKpXmhD8F2eG1bmusZ+2PxEn5Fe3qS2kA
Qp7G0ihfO4frgZ2d6PoS1YrFcFPFj9PItzOmTKhQYKpPISwOVurqCeQbrgNY/t6sUvIVGQh+Wn/Y
tIS2mJCSINRB865PU9O+bDdu+FhKIxCa6Ij8vTCeF0lcIYD9LwqQsK6BNRGAAem3i1vZLl35Tc4l
4Qt1sk3QD0WfdnLDLYNyocisHPWdOIqgVywkzmTgKnJVxYjz6WyF7P7X75mR7n7LmTZHXws6Lmzk
7lwNWxexmjffqMOTOyRkj7VrWNJ78MEkiZSs7ui83r4wOm8PotCPlGyBGPmVDUGamXNzqCce+3kH
e0/Ga9t0alQjrX7UwCSkXLb5tOUd0WBl3iZKMBu/cLJrg57lVrcW1KrdKL6GtjCvycqXXufJf+kq
Hx/+L2OOABIyydCNRsLLw9vhJA78F7nloxTRImpQDc7JXsHxH27olYwH0XUwLpCZhydCXLnpKBv/
iy63333GsdCA9CcwtcUrVao+OG5pKLPZxqdWVlmEbF2GNAJ0cxN6IjsI8ZJNI5BdM8Sdha9wHOmb
nBzJnwRDP0xfT/FPhQ1YNkd2QRAMwZ0EaxWEoI3XDknMDeq+U1kDDB95bYRymR91JNQPhe4a95Qg
sowhEDmkAOJ/0Oit01V4Ci7rLL8A7RlYf40+PaQByfXhg6GGLY95GuyBlr4aoB2z7GbgmleXax9f
fI1WvtgENwp4xq26GeHYoxS/W6StqMcx4xzDwVFE9f7S0yFTK5rtzZM4i5VbrHByyOTKT9QJ3Azz
/QDTN72dqQaPT/RZJcdd+3WkPCx+BLhI90byyF0Npysi9hoondLrGLVKZ5nR+jSiuO46/QmYwIg6
tRnMDUQb7qi8oPuhh2yrTfJucs2rQUJl7APUpDUdleXPpYfy9GJiBVjEf+3yiEmdwR/yFoFHck1L
VUO0g0673c4PZ5FLPnyDjOOn0aiuITOqNWDrTyISjOGh0Z6WGY3Im1UfRkxCBXlOmw2LKQvZGVdG
kvywpWledBenynJ7qXgoUV39VAPdddlm3frn+kbSHoph0zr9uSZ3qEyDpTdRCrI0PNjU9rpSrehb
d6S7zlK0KOGPULiMtnoiEYUnUkJ93vChEA83sLfx6wK05SltpaBtL07BEOijcg1u9vpYtftDdTpf
lDQ4YI2A1df8WPa8yAdxJ0HNp7jzQup/it14btNn1N4N8jRKei7OmFZLSK4/06BxYGHZU10BRdzc
oKQapFzwY5/KtuKNo5Lm+q18jwV7oRpZ+UVZsIdySgvtgQMWUIwbHkb1ZscfTq3c+PXjLbC1Z/dr
G4R/qa+E7lzcrtVfXIjdEMwYl4HOkcx+fM495qwyCiryuUacmla7xOSDy+ilpUutWd4UPUIny4KY
b/Wd9VyeW4GxH5no3FnvYjUyHMOYEmapbdErZFPKAiYB+qa6U5DQO/jLNHuDr44aqSqtlaPmi8Ja
inCo2zZBFFBDdQZY0qUKeOuv8NFiE7ijJz3O0zM9stScN917+FMJPCmz1rEKEiMFOscqmPVwlzTM
b+NikvyLCk++bzpIZFD9goyMC3WkSB6RQ8YXNAa6dW1Fp/wMdYtwdBVSaplGrdumi4lU9Dlst0Vg
3maSgAWlBOZSob7etR9BtsBWZVvoOaWCcJ6Ai6IWE2SC0oTFjfAsmNrghA6L45C3zDe8s7m8ph7L
qKVrSJUAUGe8sj+4fXS8FqIl1l67KBPcYThzM/wIlof0QR1xcdAHLVR9j+jcKhY0qWMSwi2yNx//
FVPZimr0HVy/FNVz1oD1Sg7YqGuipHcOhQm9cnkfXYpab0wOChwvwR2CAKRoMxYf0LfL8D6jk+6+
5L0Edq80j9ov4Ypv1FfO//0mz+cuI6IUST5YK4P7C+2FxWHmPxmT/9gE0w3sktieCi48ma/gPk0U
4iN4tRT/UgwFL+9DznWjSADkz/JSJMJrtRajJBprOQi9LJri6tOBRVqtxYC4/K4ZUjlAMmjL8hp5
CjOZz6w7WWh0nrieOtV6W2V2IfizYzq0bqjrb/+z2ozY6P2i/TpjO7l7om6z8jNGk7AvuL0BtytV
ZQ3nGDRsjYOHTLAM0O8jGccuC4J5NdHqJSEAc1PXIypd5BmEp6g/kNcCix3zRr7FtZ9PN9w0p7nD
tOW0Nt5f6XG2GyvgVXaKUakNxcV8X8wcD35kQ7TcJw4EcfuPfkB7Z152Bn66d5hVUbItJJNvSa0D
NqZFHKnMJPI2eWcLmfR6myDwvPJzB2TYcQ9Q+A0VbFJExwuubzhebEFR/AUwpSw6OlTHRC2wz37E
WU3TVzE2z0oOapbKIbh3DnzEaEEG73LvM0HwmcorEM73rkkGIJKN5C2WalTbqXMHNN62OhPFK2d/
GLzRBTC4lvJLRZVWxelZKEwtgAsx2wjquIV/zbDN5VgFGqCtpQG0MyXdFlUd+9//a4srAwh/bjYv
o4eST2Liup8W+1F8t4lblIK/mdNIsrzvkqxSjwpChHfgQNju9Hc0oZOCRCTHn6fki0fZH5/LVSli
C4Pa7vK+NV9O2WuhRpeMFRdExNdcSJeYHb/V0f3UB9FgsMjR2fTe9IqrMb/ACUf/TU8wUuJ64hbm
oU78FNOKw2rHbkmH4whrtyHR7SR7gMzJoM2AkwvH2di+acZbtKNy7rTrOSjibdQHxyViKsvoLwKe
S0cMTNCkDJqWwzta+nMED12BDbN0imJEyka8rDeV7SDVB9ThPsR/J3Z4mtUJC2pr7/bZQ4C7ludI
PX4slpvZ+kwaOuQA6IIUvAgQ02KL5b8CLIBf5yXGhDTDqlipwYOojQiN65905Z29jEnUWxHIQyzz
9XcYD7DnGQAwOCImSSehBQCb3ZYY6H7HfZLIIWTKfe77kZxBXi9wGK2PiRD5qjXxq3PZGI0Vginm
ZDIna72AsxUxmyoPAGxDupWBTBqEQVawwAO/nXBbnC8yxG8hCY+maHKGgF6hvsEjK2Ink5hd72Sz
wQirlUrSyKGvA3kKtBk5whjnIYyIVtSj0CxPi3sif7CYAKkeVx/xcTVqGQcsyCiRVDte1GNzkMVQ
9jQuh98QE2UR9OMoUhX7I70FPeopriQL5kG65WFVtT2XfASjsNyVlZYehFIlyma86y3X1t5mwU3k
yOWsMtZFqQHgLF2fL9GM/aDGnvm9YWdQ5vfrdQ5NOk4xT8LKfWFi3JueigdOA0nnkfem5RkqlF2U
sA2prdJf2FnIdb2eR4foyu0HvIIIXHYm0GbVPFH2jtidvQcf6HqTNGITpHFDPi37/E7WkD+iPL4n
nSC0Wv6TaR9yikcYz65uAs59MbqfDxtySHSNPhy5SWdRn1c5vuROSHwIPTTSaNUBtqhbPmPOm4wn
/f5THkx9fyfBkpQFypUvYMH2WrTs1kin9QmJUWfF7KlDpifS8HEVWkpkHWWGjk0wz54bmFBzBnKc
EA0pMoaV2kuOBst0f5Pg7nhNq/1eeL49jItClmJBUyAwziCkHJJz5oFACy4UqWWoBbKgMieK4bW8
kY+zauAZXtUMhEVfvOQOpN6+HjuX/VBIGaavd5KNcyhlHlgrGYxMx5A4F7mS6trK770YIjYBTjuO
/OItPBj1nI3OPIDE0Kv5xVqKZ1095DNB0cQdVIoVCyByfDGI1OT+rEywma+tCRuoIjuLwyhRUI/g
XxeLcb4EiwuKWPgN+zQ0NPXx2AHk8Jpg3vym8h9F7WSMAPJv5c8Orcm7FWDsQYsBy/86IjtCIxue
/NPPgUKwDYswpxhensHuc9Jxp/GqhtyCj8n1CMbpkymtTpAmVMXtF369zlC8BKCBqQYTV/uJ1Byc
U5P//3XuPIV10jXOb2EvQLcBtaH9/2+nNCiaY6g8MLI0e+ke8dOBho9wBiFOkZcIwBpUYfzdPbJv
BBqVRby6Y/Q3CRWRb831xxI5pqTnlghkYzwnHZZLTPBv4kIzhcWDfU7DyJBVYLTsnPk0Ufv9e72+
lUfC/3oocpy0LLQYKjzDWGQ45Z9O4+PJFFJy7PGY9CFO07KCS2IsK/P+WiFk0K0Dw75Nngcy0V2L
cfy14HfDwPQaeBAknUqPfv1u1LGRmK7qTw/q8/SaWvk6mFpumN1ynIrHZMtL3nPYyrPUQLMWS6ds
cl9OuHSXVXbRLQ+mlngG0CIzq2LE7WXZvraO1AXCb03RqX/ZurYLXxnGgZxbNw7vOYQN5F0AH5+6
woIW/Vf6LsW+37s+jeTyveG/nCtgW2EPNLgYrQpYSpVyI401TaTz0YIFaUNv6VWXzDBUz5/pIFRv
bRf4N9blnVaYc/cNZMWC++1mk72QUT5/Fi0ytJj0HYAeM6pAGwIg3fsxe3UNSH4W3I3Bimu1r1Vt
ffgFNByRYP0TDkUhbkLKuewBITVfdARDDKqBnk/ctKJjDcYQLkvinV22+x1ZXNNXiyT2ebBaMru8
PgkMVMR30H0cDqndGREGIQbrCvEFXganRQ/A/J/EuwjI9MeL59XCu3PCLQXa6jiGmVuATD7Es8a8
gYoEpZdNoG3wyBGJ4L0Obf3U0jC0PN3+1qaJjq5urCFwPrrMwXco/8DRNFUSByPTv+xWGIrzFGF0
RV7l5FjK4mQh5wD9IkD6JcM+wRNdyqLye1ZS9pTezI9Vj5e1DYqXmiwYY4sX/ktxywi1aq9wY1Gz
YS83oZW78wnKFvswt9/RhjPBdx5Jfx+oIIyS4SCQjuGQvVd0epl4lYm9RZKVQy95N/lKzaiodEai
e6GavlWdGSFmzcxMpj1i1UKHDOO3MBqwa9Vy3D2OA1KeB6fsDXqzQ+nx8xRjVWzffPJ22/BBMIrS
6mtWnPSH8JX1Fz6xU/zupNLV1oSGTA3MHX4W/FISvOCJJomuqphxPjspATsqjXIVOsHtSbV+ft/q
uic4toHy8bSfHRj3fa0rC52W1FhQwrtrMqfFHYxrZ2PW7yPoZA4iusThKMLkXOPNT8sdj9sdI4JL
v5VOhNPBVB9vxJkmNapQY4f6doAKkSpdObCeVUBqzseRk3IfYn4BdI2P9+57/nYhrCbs7g+4Qv7X
Idm+PPBuWcGKIL2ahCob//7JjQTF1yhR4FOAa3f8fCAg8z1wsLHOrNI2BMJK99gbtvPDvtQ6JdBP
r8R4O0YsZmYLGt+A+jxUGEL5ac+o7qWLqDxSSf15s/imv1Sr3xd6ZKo0ecUFUggLI9i66MoiYEIC
s/UxPsF67wNm16BPlBUD+p9o3qSchdowF2MaspEnHRXtUF0OopXpo6rr/YH23/4LBvQCf4YXAEpl
Vlzl/ih6kY2Q1OCyi1ULa42rOjZrzOOAgg1r0gYlMu9lFZwrkNNRpC8LT2Ed1SxJrvSb5ZjYLuvx
H7okMq9L8Q7106QH+RT68UFP12T/kNb2X2FOBWYgbHLsM15arMN404RQIPJoF+g4Q7xK9oGaEriM
lj1szz/dtF7tlu/OXf9f97E3eAmrGxRngiNA/uEXTwFm1JbloR4yU5YgXLNrM3cUTkep4YOqDpGv
kBZxD6fk4z3H1HQUx0xgiwYkEivsRK7ujutOp0EgP+f4HayKUuFnyI4pCh8whBzDAVdmtsl3KBG9
3emcA8Qf/qUajEuIBUHBAZDdwtLS6Mp5heovtCVbLuyLyyygYXmzaMyM48+AWx8JWSmEoTL0TeAL
3uw4+0V+xAd8xuUqOdNP5hVpmv4LTyav/jUMKMHrwR4LLxPBJ1G7tHBMkWVUee9RvexoGicCWq/q
XNOnyHG8bt+tJgyYErdyvuqCpghxrWGRKmeWBMNj6GAFcg1Hljq5kyiWW+L3sbFC20m57jmefYCP
mJSd0yFYsIpkhsDkqRz9p0mPtSvg4S2/lAGYqNWotDMFuU7n/i6UU0eD5S1aYXZQNxSgwjdgloy5
PU3ARt/T2ZbahHTm8NZQGZa/seL3Q11ZG/0TrJk7U2F1Bx532gGpb4MZuTE9xexoyetzHF8YNql/
20juqkJnVu8rt4YoBEMRhH14sWcCPBokbZko7hjLskUvz48J1Mii1gHyuMFNNOUUJSIVwnhypLVb
dukRVh3QyQ8/xMW/S7u4eNUiHu6oya+PaIhen/hkd0hPW/wZGrkZgVki+1RpA1x3ZoLuLTz6jZPf
5KSngOzyPJ7UFku9K/I8vF0m6uQeP/DmKmqZD31ZC7vUjpzwuK4cILAuOme6T7SyJAEV+oEbo6HE
xhLs0laUnNLI4JTfPSFGKb7n00iBpdeaUZYZLI194zjCVr7Un4piOwIggRkV3l97240YNcEThGya
l4GFZ0jQMmf/nxgdXyELD4fLkwh77D4uncOX/LxqmBrvmj5etoLCMzXe25apSeDuBW2oiowPnfnR
ICh+OqTAoF8vlGMwUrBP8QO7vXpnmc3ZgYo191Pnprmd1GZ9vdtRBT+KRVyzjU40p0uFZ6fH156F
TiPvAwzTi9isuO1G8XhAvsk9FDYBILaHqDYTISK2O8S3k4ZeKE1iHel/u4JLaQ6qAxyclgBJmSUM
N3ZTaGquLx2eUhBtiDRhzlHZD+zM0+MRDWvViXnvDL3VISV/oE2Tea1YJcSvkIJZhLsxuOAG25Rw
NiisQN1CZ4FHWviVBzuzJdeUv5SGlp+a5kgQyJipdKI7roWWYGr9ec0k3JRuLQ3AjMr0dNWD8Pvq
dINb9WnIRA2rMktwGzmr84H37ollSJno6ljvelegw76E45Nt31mhvijTVnVA/Zi8kSTL1VtRXJuN
8lSCIQGqtt2Gm7pfKddGVzLMPSyEC4NSa2R/wCOdxEqTDayIe7VQ38OTRfY/n31zK3h26TxyyDtL
nFr4tN4oEYJsyH+y53lvmzYXez+UlzokDdGMugyZP212SX3niZ2040GDxySewVi0bVTrlZm9XNn2
0pGlDgXChkG55l4NDVD6NLlBbBLhv2RGz/trqdeWGVloC7NbX5qhTnzwM7+b0GTZ4UFJgqrM0qQZ
kXTky4GlBKxBG+A1l+b42k9ot8l/Uorl6I6XXTTrLe++D+w9jm1nO5ut+ma6dO13rT1vvoLA0MXT
3gqKH0BueSp7oHJbGYnE7MbiZqJdpAJD96dhnQ8iEJwcgNkmEhglkrQM/eknmWVytpzpkkQ/J0ji
u8vcU3sADUHvOIQBv8xvYQLD/XRTGAgo/L1tMrHi9UutMmTZvyD+RoAcmC5QFKwb9T8+HM/b0S3j
BLhu4fKiONvaOucxHlxNlL+Z08+Fx09G8RuWFjMQjFxEosJPA+0gywIacK4AxbyPUZAm8VdXfzqa
YI2sFdLzyq84go2T4Z1Xzh35DBaGjjXcRXfGTwuWCI8adq9Mh8obhwUZ6jmdt3tAqrGjcHIv/nEp
3J69z8/hF3+X/8wRcDUo5cnNuygBbBE2aSXK7Ahlrd+cH5JzcA7HnmoPg+tiZLC0SQnHAAqZiqqv
Ui0aVN+SDaCAfSbQ3s6q47OHQwzMiqOPCSujxZFNxzvOcVwcCE2WPEYpXFy+spxzWPKzmLRRoOku
00VAPFQjxioBJ5cZ2If1fkYav296aKrgCJhha0krsAy6L8fIlV1pJoK50cUbExE3lQd5Q9SMzgIo
I1bewqao/d5JyLP7vdD5b6W3fuJbxqi8xKe8YrqMGdYrcnbA5/VmK8yOdXiK+paOtqR45IKwF3GA
83Pe+eHVZ6mLLCsbVJPRUL4ymB0QmGOHnLtFsbbiDYot8r2UA5xtftDeaDs32qGOna0+m0ffPC9V
DPMapbQY2MLJ3G2nijt8CseT/WJNdQcoS6g6Msew+iEpwlijTJiDB4wOkjVwvLUuWuX7AyQS5hZt
9ow71dinIByzDH3u2Y1ElFv8K8LHmhwn1CcEyqNb2VRRUPL7sJ0zupTgys1wiUMDSXfmVp8/Whsp
f6ErifBlCM4aQAb9jjtYIjeSzwzVoqdfKFNY9aboJTJ3mkNvjaFzMGau8L4Jt8JL1W132dUGdvEd
jCTwLCtRipx8OITA/hjU/TZ0FTzzPF8CT9lIql5Ol4ROk/+MwYdargT6Wr8XeiLcH7VwCJNSW+aH
+6jhC+3vO3wAzxEtCussinYJ4begeNPkRUjp9LSFu2JVgTlCQ/l9jFAaTCqGZ+L4XBwAZPRhawkT
xSuPtyUJhXOCD4sk2SPcx5ZBviBzZl985cxBh9Q0YHpHAEs2rO1hUeQfHLuOz1ScmAehfRrzO7No
tCkLlBZhK1REmGjxBUB6nv2C2CCN68bJAAAxLLxdI6yZy4RfjS7oRxkzfQPuHhno9qxin/a6Asdy
sn5yu1D/R3H0gTrPuqA5kpFDC7J6Y67pjN21wGCmLAL80tmPfCr216fc8xfqqaBj0YNbL2+t5xcx
WyfUtCRcoEW9qS7gBQ+DP1LqDG1yCj8Mx5reyKdPzfiJBPH5lTtV9s5xy69icmVfaRyRJNU9ldYF
ow8+iZd0SxW4cDgsfgKR4hEoYO5jtmFsgcjhfy4RrR4ZyPYTwjD843XaO+QwRnS+2hsytao4sLj+
x2iVGDNjZSHbYn68lae05nKZBTkUPaDnW65ZetTqakESyzT2hDO6GjJekEVElBAzqQPZJZpZo02e
OgVoagSrd2423JB425PFPRjWS9I0sc49AYpcrThPMaTZj3iq/2XlWq2UoeK+E9fWybiVA86KDtED
nTcuSmuSK52gfJcJKXY5CrjkQtAXDTdt8M8g5y2PefQk3lsd/A/9Gszy3o0mUX3qX48sMJ7C/TE4
FZMtGsONivW9YmzurrUj2o/DYQ99f14jFlnC1kFcqWTf4QJ3ZLU/T6QPC5ulqBaaWCXYyNIk37HR
N/9nY3bcJXKP4LL9tZlTXxm2DPiUiz4viTDb7pilK/MPJDXIlr3U/nEdNpNgk958JKUZftzl2Whz
PIJSKO0mwK7SMjOBduOaKK2ICM/I3tKmWWy6FknjjvLy2WeM85b6SqZ4Xy7Id8yO+kNMOTqrJ7KL
dSscLk9TM6A9NhgeXInmrK4TbC3lBjGUKknXs/eDj/AkOM8jm8F4UbSl0aAWy8eoWmGe2vUvFbXS
MrEHn7tyTnzxL4k/dqYG6S8E9ccINn9EUB1z2bxph4kJC2267rmaU00qVMhvPv7657IQZIR+pbQQ
tVsCggPXzvUQBKE3pzMHn9fnFm3oaFE+Rjk+It7KtvcJK0LQYi9FFnn2dtSitOzj2hJxikuaL312
gAtpxyT6/hbv6p9ZFPg9LBIrzEDh/CqtzBXJQ1IZVAkFDqz6tzgA1Z9xG1SY4vihGPK5MWCWU5Dz
wvMK1JVNOOo5NhLPy9pnYb36/8f0Rg+7AK9e8ntFSiUUI9zIOHGrcPe6YHn1WfzBGHdCUCEYYuMA
lmEFM7qJ/Dr3YySEWyPRVFKImNxlamsVHvx39STfOZ9AF6uX3egKbqQh13DP0SyY2uVvCvEtnMMR
H1X2CZwwEVrc9JD2fnhMWgZZ9LN7IyGm7kzv+v6b+b+WxcZOudYQBbuZ9Qwe6gmZhN6v7oZCEv/D
hKICkSV5GHhNB6x35qpr1B8MTMpW4fEAxDd0YN0AbNtnJSijgqtss2Ep62EZ+zgo/MmKbRRiVD+V
OidkCjzrW36I5dnzCgzcCkXhy2nwSoLgsAvu3tMKZuCAZ5DgMTrFmtOvIA1Sq2MdPJAlEN4ExXnw
ePudHF8OME8aVrRv1yCvqSxWBBPbqtEO+hWiR9QQV8hBu9eCDwA9Vvz6k7iOSwFOIAmEXybVJxSb
x9MfB2djlV1JcHGG2hcDkyc4B/NcSr5JNMtDuNkBmgSfKTbOStvcDFlzCjct96H5lXY6LcyJFjUg
MbvfX/cV6dT8I0PyAa3N3ggdaC75aY/m6+gvbV2N/x4C5Troc81oysBJ/Sm6RyVFORkNtegle6Cu
J8WPwN6/Iu0l8ro2tmpqKH0Mzgb75DcpHcPSW4oogdOEsHxzNAXpl+gvyMBAFl54PjMTDnpVo0Sy
f241QSNblEiLtsImc33mu4ZuR4w1E2vGv84rgSeoDOoDJRmpj36ToK53drRgzE7N3nNcjPAL2ITm
H06YOKUf2HuKpQbnGq6+3D4OZOqKBTc7wRunsB8iudL9pW9HVMtSS9QipDZaIxNOi+AZUnQXiQaC
zjc+TNEj0tG5VRmr2X9+/EYTjwarh6eP9gSkZIk8+NqHx3hdlbofLri5yEVUGnfTuvM4ZHpY00Sh
2mLPBYLcjq8j0wODLBmQ40RfgLuYo2kpxv9v81GbSKqhtNeuI4/KBuk3a9f1WDT3Oiw8jEzeNEN3
1IaNnPSxMFsm08i/N+NSGy3lTE2SiPh6RwRqrXq7IU9ot6c8lDX+7cMQibbAMIvGdZmBJD4t9Kcx
A2S0Tra5NOXnNE33HhmfMppJ4qNQ4EoFMmQ6HeBNlm8hVBsEUlvIkrwR5Tr6GW8vsXzaIEwtfxZn
E5SSjscAYBC4/qLqqccQfDgnAjWIdHzCF3ATlj+bQOIUcb6ryDgky7/diI09pNTzV67tnxjnl52l
oyKa6Z6DoojyMLbCrIbVrYPUBCd+1mGetLeOrWvoulJsluRq8sw/Amm7m0/DNqvot4LOYIHQTvAk
iEXnFDf+6Fl3tM/KCH1mnkAXnerUcE5q7wno4e4fMdwpUNkWmXhPEHRT6jlJdvzeRn/LPgv0bVYS
pLRBpTd1M4daAdxOIeWeY7zZcOQDxs2RtCKbWvuB4wMaAuBU/Fg8TugtdbMhUPvfayIeG3Qltxoq
sNSoATlpQgtZvGj6VpgN+GdzFfjbOuzr7A48bH010JpMfRie/eviqhIwPrxOmR6N68PND7svR/RG
/8bZAkdDI/57mRp8DVEXAyC/rIykAKkaBFgtHaPzd4/HqLXSXCKEmwqhvobXfRU+NrEQ+nhg02lq
wuOFYAMtONhVChvySU3UyD9U/ITfaUwHIcxi5/+FaNUrKzRpaKZQEsevj2KK+uer57lsJV/tUUAb
n1uKq1O/65RNFlN3CDezi1dDAlPWyJ8oGhxLNjweQwkmUnw9rRlBnyNnPog2zOFWZVIdCUljLYIS
fImQ+aG+/KOr1J0IRTd11PNPVPAcM+3xysoOWRsH0aAU8/iU83TCHy3SehIFj6kYxaZqAHRGsjBL
J+13VJAGeR1fsjZKtALVRkZfH89tBQlFKLeiXvA6dGZEZIpN4fGqnMWzq5BQX2IciDhkePUBQ7bv
NchJlhYxeMLWup6gxlivHBE/p8E8XOvguBn7iItDpA9E/DYX8ZuDnjI6fDCk5vkNWK2M5eXKk77E
BSil2e9idO8FfMORiq8ROr8daCGy+ZR4SOap4BD1Z1GEg+5CGrjEiTAnny8XzU7Zw7cE2xY0pl3L
vRLEUoen1kqvNp7zU9sqBWV+hFUAYPlzCn22MCmOaMPAPHJBYcJsvY2xfUAjpbk7yZTZLe+j8aPb
bY/7YwOg1ZHZWMgoz0QtmEUEczyThzpnvByorrqSEziMiTDNQSylzx7brcyiBnbz8WotagUrJaYt
rMXKwci21WQGdQ/PMMdAHxZsNh7CEp1xjzrydNDy3qLZ+33z6WXRoyuYtA/P+ee+RQA9pccG1vYL
F2fEbDSJh3ldJzdT80q1L8SIfL5N2fvflXkcAVRjsgnA9xKQAira2Ark+b8bo4vRtrybBhrAAo2l
xSH8wUcu7K3mlg76A4NY763XKXpbLIWDwtJ0FLpq+gQfx/w8Aa5lAw4jmBbsqy0wQ9bIZCXoACxQ
ki7bQXHmd2Jf9Ksa1T039qdXmFKxuR2J/GWxz6AVXzJ1mUZZOEJuVf94fPMTTHopQGHBQythEVm5
aPgavS85lM8Cfx69qDf6U5yJrcXnbWtXQMaCcZ/GX/uS6ArJFqDJhINaEgc/sVhAFBsOJ+Bu7jhj
eYe6ZCQlQkZEkzMBVuzApwiJG/TCiMVs9k+mAq2Ud6wVGUsa/nZtV96XrFcr1fMOey/q6E+dVPTi
zhJdO1Df3fcOOQnspCDM+f+Qdddao7TeCiQ97nvBn3ElJoYlDH4SJKaVTzgsPVyjNdB9mC2wNHLP
mME+mhVWXuVAMQNvtzgG9d8DcHjNk6U/6mB+vxer30QRGc/lsuQRszhPVBhgtmDcW5eyzanocsb+
+2zqByW2QEJWA/eJaOKnVSK6Vj/Q1IbXsS9YFjVPiVFZ5n4fPidY0mC2hTq0yZoFoi7AqYvVYLy/
+nvF+D7zD6m6r0ApFkmNKOdmFUjwuex5i9Y5eIA3CmZX+4goLrEEE4r/ssAy723Os2wucnc2+IYo
VKlUvtk9MkNLyP3rRJgIOc75HsqY1bpn1FF4MrrKI9DUrBt4z7jiGdWhvQKunNOajF+7NO4wHztJ
gZKd3GYMPECOhMqaUgtclDhUxZoNU/La2S3pI+x4p6uBg6V2qTAh0tuSN0Cblb6cyTpKEDrnOdl0
PTMModfH08j1OW4C1FxHNZCay0GWDaMy8irBVrHJJIFZarbl/amEh64oWpqdnPkRvQccDU2SvZLc
InFn/9B7iKDLBgeKlk0kV7/cj242iHUt21bM2f7SlCF4HeQdb7i9tk38h3oJydzXHjSqbR1m60H3
n+roqXg6RqwMQMnsV9IDftKDxsS8p5PytxBWINF5LoV4Jt2nJRAyTWJmWS+KnAWpArq47zo+VVPW
jfqLTeDMmoTLb2uTejnrOzDpouyQoPoT4BhyHS0Q2HNYN9O7Vx5dX9u4xZAzAJTpvDgK7kfpQ35o
5hwGy6XKax1YXV0y6RwfaAQyksFwvwTG0x/0Ig4g6sP4hCRR0NTSXnCwo8AYtBQv620vPt0XfM+G
UuqKUdr+vla5P12Dvg2nKz4EbH5TgVA5ANgjTA4zhzHXo5h8/Ml7lDLbjc6BUqZiYPVPmuW24gdn
Pfqt69o2kCjLRu4219mnEAuwhPTalPu9c1HFOdLLP4BqP0duQ5tazZTuIJsGjT17d4MX4ioI55Ap
zLEKdS8JFXXZYR7eQgJZNpHivLIktA1YFmmHw8dCIQoz7HhbAjQOGLW29bF9ecMQzSLpDOnKIeqY
1zwzetFvu/pOOavwNnN/y4RPYDtaP2qzvfw3b0WYBbYr5t9JdrFaKOQdU/Rk55NJFuvaQy9DqbZD
/F1v7AncxDcxPUjFALPom732T6QQYVxjbzt07Zs+HmtW4C9Dx1+bg8cxtHKQruMdC5387tDptxoU
D+jaJa5PTlG/RJfmVRy4qMG0F0FX17sF54zMitWfWS6pqR5SCyvMXki29mo2FJe0yRBaJn78T74t
BYIejZeLvakWOzlY20bySlNf3FfQgi7WKoXD5VczWTttrhJHKoDzGeVv/6GjHZ3V0S2SA7IWpgT+
oZB5EuJQT09g4okNqmD+2tnUWtXIyjNKoUkcYC3r7on56Klw6ns3bB4zyCB01kK7Qt5/pZge56hx
xc42NpsQUMOtsiI6JfG450m3fHSIPxwBDobc3uuI4dlu54RBrqdoTcZ0qZBLdn8plxs5XcOGZr1K
R6VwFII++CJxVzrmjukrfFUnLBoENDBYRSo2nhIX02e4ZLn/fO4hgGLTA6iVIOGJp0upemBPZK6s
IONTPNKx0svHEaEOg7YMvtk9S9n4wc65TeG1IxCIlib0dfbBreIse25kXDl6s9Ol0aVfp4caT91X
6zS/MKxcKFiP+4Xf4PPUqYEl7QJdqj/Cd8li1TFTEZN1oJtrYas5g1CtHJ4BjjvOfgJrBvAz005M
kZujTdcA8RajcJKGO2BkspBgdN33uJd35SiVEtsixfDak10rK0l6RN0tGPAs9HrxpqOUWpAbcCdx
2p7tsKvLM2hOvGDCNhkgirz3IJqKWsUUVcZVPkz0OTAwK/sM6Se1myunilZ5bj6/CBvYM9FwIgJb
yYrc0jxfJDcgBj5zG6BS7+DBpQkgzBAHeYVg7tNxN803/693dh84I2J2KIpPKhtN0dginnYoy4f8
+j6n60G23SYc2Mb0VDzTIjoewb4KX1k6ZvlPwxg1hnskvLngiAvfn+WnREpu/+JNFOVw2sYB5N3J
14hdA+PIn5wk576fcTJtJVF2HFxFi+xCm41HTUonVMtIBCtjUD5lDG1dq3LOl/lqI3/6Uj4bbQPI
Y7Rlpito3Fg5XrXd0xE37Dx8IaQDCGumZbDUD/GM3PLBz8m7/ZZ86ZafRZH5U7O1BBVai2QxYuPo
Or7bacIrB7RC0ay0yerH+1FMcpPT58I37/o+JTx/BxB2TGJgQ2Jo4SL01FnPTkhgxP0lUsX/05ls
/gDPMzOK8sdwkPIKmOlbdzE8vtnBoCuACo61Trzz7ixFQfnmz9fcCm4DV3GUuK8Mnc5h1sAc1TCz
NH/3ZKivQ5Q0wly7vXMwahrsF8+fYbMjr/rYVk4e5iOzHFs7vZg62vlTePHYkvqGl3J6Lzzvthql
/sJzE4l4zyyIIuPSPU2h3NLJ/db8mrEFBIrDJ8Deg/citBEXQj/37RwxRvwr6FLBusLc1mPx345M
eW7VKTdJyGr7rCLfXrLafhp+ap0+IfRblLchec4bd6WtJLhVOz45l9ycrMKCT7rwmjj1g6bAzuv+
KWum3maiQ0qgvgooxvXw73lvn6UGUU4ZYH7g6f2YD9T2FLaVPjjlKkZ2wYP8+bEMNHhnG1pIWeAV
7WHgNPk6T+4LHlrnfqQ1ogBRG8rzPj6HfIV9fblgH+tug6NsC9AlU5qoEPR+a+raL3NeQ3v0WzaQ
gZeWa1Hi+1a5RyCjIDNcTgIvAw6p3K2yX19+ok3VhSqY4lQS1cUiZF1DrZxiy8hpWnUXVscD3Psi
NWrDBlT7RogpiiYJqCVBN4LvNwHu8xRsnrloxBx2xTssZnKPBGfeB6Rl9EJrzXM9BR0gVj5jewsu
Lg+W9rqTyLYGrbqU6QG+jdBYdEpcwFXPqKWMtWAsg+1NugBCgySH+/b6gxNhfNWos+qvOOqGWZb0
kvtkBfDNLchkMiE8jOt3w/sop9EgEW+FDkMuryP6YTJj+1wbjU53oyzOyiAs+by5JHASdq09QDED
0Bxce43rhyiDp1T4b6iuAI1ze1uWXAmW5GNnrBkSgU/LD/+np4r+TKi8Gtm7aYRVJjJGNcux0Eeb
RlbQiVmbBEu7OAplOfy0y5Sc6cQRJjcDebxfvhFPpzyPx5VONs9ELW26mVjmVI950QmhnQLH9kwE
rOfLhhx5/k+U090EtAkmukXWHEjVA1HTOFFpykYyTfSq4s/z0oBhBlSUOylxMbu2JTk7c3+Hyh7x
HHrqI/nZlK75NansQJeFj8l98dwyddl6PDzKASvSKbRMQk6qWAw1Y1a3BtZptFQkAWkC29OiZIen
thyuTPDxVWPBIFfiPv2sg73ieTPiNMaRCS5lQM15j4jsVsM6ffD7f6Go1RYAb8pWRwIu3+KMvQj8
/BZHJehqiJvliQRIujODJq9ehl7FXXwjHQcxL3gTLIvMGERYqG93arPeCkZtPStjzH9WEmO9xUyl
EXYQ/sd5rAd5j9mUeJBGX+4XVH8j20ovMJHITS0J7pAVIZxaPrZZAIIV3FxsUbb+X12vLk3R178M
Lk7aM0pE/iofViGmN1EN1KAxycSVdy20UiK1jrFZyMxQ2GbJRIGTKPze6m52T4i0t3bQnJauiDmZ
AzmvdQkQOPmPHUOK08RruluN1E74TCoTq/uAVLILhg77jEYYci7v1M61RoJOEjyhW02FcW/eGLUM
eptRCqe+lHSU6A6LQJAQL5zPvFj1536APBKNVviwJE3SEbrcnQS9npxh5yKDcQNfpL7H+56e4mP1
rw90oOOgwdSyZIS4xxpEEx5UwG1a96Gn65mP2N8dvB3m4NggjKw/ZzTe7QUxId4LJkRGfZq/m8bG
Lm4QmTcGI+latWDUjOLvPuV70PU9i46iAJ7sTUW7Z7BiQt0Y4PCfGLcVYeFvMPw+OAAHgBsR//ne
7PWOB54ces7v4rdfNdiVz6Y3RwnQklUzPK1X+aiOULLayLxyF6BpVRfJIs6PWovu8yWXEaDj5mQx
KywhgWT3V5aNBSduvAvhMtC1rs/mlLnrhu4F7EhsvG+/Pf2qgAJY4P3iV73EDFJ1sgoZz5C9SI7d
uw9OhIpr7NwWyKjKrUQK4fj8DE8b8lnWuhkQm5Qo0eScrGZReYAKCtn5pWC7ev0PjD1yBqzipjHw
FCw8s6kqrCVqkyOn2MThD/Tyx3jluwUwaKnmcfLsxAj4ARPZExSALC3Ud2sRikr+2DkwkV5aLENF
Bw7m8R7P5XTQiBumu5K2ddhujOnIrxbN9jiioPdskv6E0laFg/3ndN8FjMS04JMUkiRB2cxrkZfP
/CTCCzMx3lDQ+4+de33kHYGWMGUY9ktKMYV1C+V0OYFX5JfzK7iYSkXl/VPtnHSIE91EFJiHGB4n
khoD1lFLaFEqpwOWG50uD4Az/026+gYvqLDnmvwpmpe8V2GGJ1BVx1ijMB8F0Fnjm4YSUsCSd7cl
f1uIZY1lJk+z5ElN5oJr14nEAqc0GxHtIsJCV3Kssbs3hN6y4M8AZI5vg2yx+LhuXICIqYOXtZGm
XZ8eHfA3hWvAY84HyRuijZIYjXui7EUSPWHfLRtS1CuSyqik0uUSdFd8lZh7vOOJkKqwoWIz0WHO
969RE5EnJt/5vxmwDLxLytL589UHQzsYP0TSrlVIlTGkP2UyKts3GOBBnlhB5G9QUNkqAsbfSpI0
j9e7yhl+rRCMNLgbJmNVauVQmSkXnmvBtfHnU6Rfk+VXfzIGszmjPFlWE8YYwA7NCxdMPg1egaEM
/vY83pqcRt92t6OIBCkZewq2BAfbgSWJWK4tYv8QS0/rke8k+GZdi3vWeeTPlfsdZWtagueKNfpA
anYvV4lP1xb0KcOCrj1RlbH3Tzpbvto1fGUjlgnVM+UFM/Au5kP2hmIsafjjGrxGa0Sv6MVegw+7
SLFj1FvxKDkH9likLmjHPJXJIWk6QhjyQWOEFY3651QmBn+5sKBTtQ3LmWh3wGtD4moFsAiU3AmB
awdISU4M3hgSDxiV3uOShPalhk9CEFbBCrqqhWpSQVcwQUFQB+DtHpb01lBCEWoQh/Z6RzPsuF05
kQsnFB0aEOYWtT0ySdibMBVXCetLkK/U6CyUoLaA2t8R74dQmx8K3nJXJU/SLxexGpCxj+kJ8+BE
VVNW+eBXakmvF7sLeMlYa/c90B34EKhjVd1DdgprqzY81Svzr7RkjpBh7VHPwaepMk7zbZOUGoCy
ifzmNtQBRolDCyMsov5zjM2Imf6sYsyUVANlcLL0hOjIdEQ0LzUvSV9723bo1j88YSRzC4yL5rVP
Dgruw51NKddUSXMgIDB51viO587fYV0xKkqARoHuk6azqHgUnW+g0Ejs6YaoEqI1k18JIi9kaZfr
+N15rmYU12VvNwZErUpZneqZ3OesH4xaUG8hZ04x67AEnD/DpcIaui3AJJBwPdAFc7n+TaCVVimT
JvmSkh8m/rc8Oel1ISjBEG7Yrot/4Ys68RNHLIPYYc2cOpZ8eWBo7RKzChpEfjbfsUybMBuH5+j3
ioNzKDR41m8XqE7aVtVEuAgmy/R8arT5bsI7LVFKqk85LzAUyFisRDp4+9YDabcue3HM41a/rzG+
3inNrdekjIQIgOw0FrhXsmfPg6h6u8Tt21QzwUOopKeBVTQwm7u0FBK1iURS4pKkIzzLVJZXN7k+
YC6TiY/xwUbH3GlUmcoIKsIxi52zRK/1T7nK/nUfXpO7xUnLogDi8QEdUGcVq6PAsZmwgjfYyv9F
ViriDJPUP3TgRmE8St9HU73tk3daPwA6cwubWXIPtuzRjhUc5SqNt4d1eO1TOUjGeI6QmxokGniC
Nq+PcIPjY1cLtxgiZZY/Blcf7W7QbFJDo9wXA7qitLF95w5uVu3SqZR0b1f66nsDe7Ibjwt4gt/j
xbyNDhZg3hBs13Td9bHGuHCMzp5ULu5KS+dMHzDXkWS2W076bZMRUFvYTZEWIFk+KXLyCjWr1jAV
J/4uYzw18ljen4ADcZK/GxMcfzPJCkixCAnQERPyz1Fsmkv1H31gv3oR7NWwAiFTkAagSi1G2M+v
cq9Wc+Utma4UdESddVIpasHsDtcSm39beixJoZjvQODBBed7w3pzfsIeaX4YXvvGnO9k40Wfw999
c7Xuu/IpTUo9N2wceLURB4ZsYigDuqgmszj+dd02SwgO1vmxqHGCZtJpM+qg8Kh0RwTiVIdY09f6
KtleatIGjFNYNMIjxWDPH2CquJq065u9oFbyabkGb9gE8s6Y7r2I7RXtgurWwUSXeaspRwxGPTIg
wjSE7morOPHyij61xMoHj3uA88/guzk7qO7IhPNLW+/W1ZlHlujivZ/1RRZEWzpi8BP73KeD5rfK
0x9/my/manzGaSzSzsrAaaI/omrxj/e0/99tdQOUaD4iUO12u6ftorjtSqq2MNH6UVBr5AlMJWcP
JdvmHp7xvvMKZZMRnwfFP2PWgJRqlr7YWbAhP3cdt204DH0epMk58Ga1EE9T3Byx4gUFAbKohgHc
bhO/20opu0bQfuR07tCt6morGQvQjHx/w7wKJCdB4ct1chkr8GPvle/4Y4w4Iy/0oXMLoIJLQcwQ
Z4M/lB3jwoypBsK5gRqoKfgSYTHhFjcWsYrhcOPzEs7nVD3PHGexNJDeqK8tWR/HwcAAhqmNUQ+2
olTAzlTSWYmLqKCKmo0z/ZlouXTOAjmOuIgv4reA/yuNJ6N+yhfDHInk2cD2qCElNav2TNy3SLtv
oadE3bWc9TDitRQSkwYYGywZYLGPihaL/Yd3NzftA7aRyqM973ZfJdADzpqkhXKZnR9AqN20pDFB
cKm2qqvEfj43w8KEEXfZwBz1M+6RnV2OhlkfQAov4/8yi/TidlwXLYxkoFPOf8cHrXQ1+SoaXVGJ
iioPM687jav4X/Sq1p++fkYsq95pCEW5D0LcGzxtn6TjuDz25qWV+9cfdtz3AE3q4/jrud7Cw2c3
ux/0ongyQ+A98r/QMhbL/mT3av5zkZt6AfCJ92lxIM5PBerNCshu5ahjG2ufn2UgIrHby3XIepIC
HlbumWTTqbetd5HQaAzljpumpO75uLjz9m8asxJldx/xdIAnzcz+oC0eN3Fmk9VluWQrFeAphy8K
eBi8+n6ycmEop4jU6g7y7GM7g/kzc9cbVHaNqxgz5MjKEO9lY2NEo9KhZSRc3FNFGsnUtXRrayNt
th1YK0vm3w+4lCT/A8p6LczhTLzeZu/xHYgpnMIf6B9G7SD+p9r4kG2FOCJoQDfw0ocQud92hAqU
zSSs6csLXpb54q10mbrcWn94O10bh+O1vZWpB8guTBmSTWX54bAeSlb9Q123VV+aZ8vnjzdDdoTO
Lt9Foo3chkq62hkvNeW8xurJi56Jy3pN4svXoWw9rYVbIMXRTGYyAywPRAiYMYaECmwYOSt0q7qB
By5CbJJvwW/bcwTRSEZC9JQ3o5XHcV6npfxaAYe0WbtxHzKk2VS2yXOlu1kotFK3ZgRBkKXpl6Fw
reBI6eLTDu81oK4M/ROdcEnlLEY18kPYFhcW8wWsv0KoFFTYfFQnm85AoDHBuwbvy1JGmDPhRT3q
/JeHp4tWX3SWGv1uDas+aNtMfZ4nKtSMLxJrgDpbhblWeI++lA1GDRKsDl+r5rDi1TZtjuwXYqdA
TUwYK9T5E2/88gNGbDDADUiDRoalmjlPFozDBp2v5MWfgpfvaepJkGoK/TQvUuZqOtH4A3yJpJJZ
QquEZ357RsZD72LDUYTUXZluA1hED7MTkVo4nQrBcoYXaL143gNrS1pR9bXrzV7WZiMZw6xte5SU
kVr56r3hvU3lePcssvrzAHeCJxZ1I/4bl/r73e0a+WM8XgjTPNWNAfyBDa9I+3XF4K0WyYnjZjQ2
YGySCr4exTwMfaBoCOvh3QRUrjPsc39wDaOy/cm0CNU5/IwWv4LbSDVvJyf1iwI8hbEwCUbyZuDr
GAfTTkuyqQfONH8i5EmRBbAuwSvP6IzVvEyTvAhABlWgFXKHEeSM7aRXSpaEO4M8tt8HWWNEcAP0
e/rhXAdjJtZdTBECMPqB+zC0VCORTW/Tg8Kdv0ZYQYjHFt5DF1m8EXDMPNcRYVDU2jZT3wBrh9m+
uFQ5KOOVxg82CWHpCLGFmh8e5TSk1aOZtBoIE0v94e0kR5Se9qX/E0ReA1KPSrahN3R0M3LQHHzr
Dk6tjT7CYsxsXhUkX2tLqfDBOVcCvxuSRgkJWsBZV0Mi+NyQgEUXQhsXQrie/oejFTvRNI3E4fEo
AMFnpaSVlY0GHZOaLxNOi8Sf07k1PqQupojdm6PIqNbkYEKoONNiTOLCdOk/QBlmrQ/d/rqCfsMq
t9gQeJL7Vi+q10hxhT9EU73DkrdoSshzLDdVsanEpA2TndMykzN5+YMsOxIETA9cR3KuuFZkh57X
smMukVu49huA3c71DHjVz4CI0jerXklY7fDev6Ts9L920FV9xzpG5G8HAvIBZqAixWLywCdfnmkV
THuzmv45jRKBMa/9slUlI3dYo1uhY9f3OTQbKQ/QE1ChWomRQ6cchw+Qh2+1NXPZpnVIZwqrFFV8
//PLf/fwoSSVrSheFGAcdV0W7Ilrwq2l2YaAqRRqgN2/pi/VbWicafxTseayNwVIeOausl+V6ZAQ
ohjIwXmU4Azc/eSQmRjd7gMvL0hudKlSZoCQ2j31I6zBOk52j0qarXPPgv/M1FcSKNU4MFNP9VGP
2eVUgJ1DL61G4XfaIWYnFH7iemVhji7UDRsw1GknF+szp7Nl4x3DUOWFQRBd0VSUTP51mdvZl/+a
2eR7YpvpFiBtoOcgI31S9E6d7YaecqvHpIIVCyUE/5lLfXBis5tVw8ERUfAoIUG4UhQvYL7kJaW+
AvIAjKjPNLvCcavB2gqfzY9VkyqVuSLyM39eLnr6SRT08Osd0mxZfhRXi+Pjg4WTCjriJ2vLO6tw
2WKcSWoPPs0HQ6MKbj56znQDFjqWZZQYohXQKH2bgU1vldmqzXyhc0DzZtQDBp0WL8/cDYh8MwWg
/PhlWvuva+9DxgPJn25FtzR+wG8Qi7Fg499p40z3uuDaFOJsGSDp9WXD3uTtI4/OOnD84UggHO4b
0aGcQtHW/R2T1pHH4HnOYbJjACDqIDIGhPcIIL5ou6kpFtZE/v8C/RxbuwRWdpQtj3WVPW4THWdU
T1bNyuHTHVjmCvpp1Wclm9MBY2kLjgVvaeZaRwzqr+FbSLSzKOEetTuTbzSnGBlVlNhD/aOV4IXG
r3jTuiR0xPj3g2rXqzsAtvfCK9AhN3t2UJmVfsdtPiTJjYtUknGaMMqKSx54lKBuyAQU/k9eQ+mv
+lVi3KVkx/loJZGSFNsPFEuzNg+MAj6oCCAEYFifXSs9acdRgPYcJ9stl8uNfxQayrdCrGd+Uoac
g53P3fR+cLcXV9GoivkDJeE6Sgwhmx/K2XST8jFSWcNrCzXpvEXXO9nOc85K+CFnaEMIp2iAu/wk
hPVV+3aI5WizYTT3R91xflWckjj5RSTRN2TGpqnD8Dd453PfK/trTVgAdUmPDlV6KIJbfbDCT/Qz
Ke8WAg1rFj3e62jVzrAExYGWcgCp2Gky2U+sdU68lAwITTvMd1L/fL6V3hVRYDopmCpeuCCC/swo
7/Vllgx7vbjYtxgTjzy37ctcqYguqoA+KBIt51UWSH6SnYDWw1z01+6wyCUVh2CX/zE8QFNI6E/V
j0GDGKVWmr5zRnkcwbxQPDuGYAUr84KYalz+evYlbOfIaXxyYu/AFr5D95kmiAU27L+0NwFW8z5T
CEwCnX6Lj8aGoGGT4JuTbv8GW9hCUplV0g4QIurkp8e3P09eDLybWcEv78IA6Vx3krbmMnP7FCjO
lX0ERHRSLyWcWBVlg72kGOAEEyFkRW8mZnBVtlVNoV8+TlcvtodBIc5k0xawcjAIIq0LZhg+7hJs
ga9Rvpyvwyijrzr26PIXx1GLGOxhhghdSuPqzrEQq7yvq3b2BlgJIbVVON3NQKSBZPyBnZ/K6YY7
jgWqtmaD/3HYdmgkbnWxDiEB4+d59pxacLsPNr4TCU6BscQ7/MKfxE8d+qxglgBDASN2uf0HoAZy
gm2WDSh8QTYQ6VFhRQNnFleRw3mjsOLNiGhLa+TLH49LX1yKsGSAl49qOB5CKwSsabz/I/jiIzQq
Qr0VnLnlpuFvFn/KvTWGwCviSavUY5T0w0+FTG0gpKMdKFjgH0lFfsU31mizTuFxqlCew5OOmykx
a2dt4EBiV5QzmU92zXWdYC0/raaEF/KkBfdnhhrTEo2I6mSTO8Gx3P6FNmTGM9MQSxbLsJs9tZKv
yUJ2zcsD+0g79vMCvD4v5AflzSSLY7Tk2e7ArHrsKQZtOL3VDXDh8kAcBX6/7rdhQp7a1fk7I7eh
t4lt9HPCE0/RQ6/xC3q386yo7iIYDQJPRcb0slUZ8t2iLXA92WK5B276jMOfZ4g13JIyPINNP6uN
44rnxC87hnDm6y5JNbskWLUbYHLVT3d+AEKiFGy4+M3tdb8goWkPyc6o3r0Zuu2kBKuVT5gDGCJm
sVFxTtggTDJMBlkEQUIAV8w6KZCVlAKL+QeeOqLq8UKtA+pQ10/PilG8ZpZyNpJYZfKMN6VQPBF4
M0z50gR5W0IQAxt9YFPc88bXGukfzHkf7UirVsbNjLvCkX9mnfFKTtvbbClnN82aaJgXeTH3xuW3
wd55e9ONLZBidQJ0MWrG7qCduM4FGHtgJM1HArhFBybcLfVDfAAnK7xcUv0ONdc7lwRw2qttnW/4
2/HDuUfEEo/3HrplpUvec9wsGewzfVzIVr1aQSIM0NbnWOZBdiBsATyHfJBfZNrTO8lIBTzfxy6y
j2zoRlF3mcEAw0Xou7w98Fj7GQpqTRDGRkMyXczwTr3qbSoEO4ojXlVlPpqGk4TPeKsx4CKVl8ms
h6Urc9R9+LtOWp2nUI8qxVplRcpiVjSdl0cXHjeRCigJgHLR4ps9tCvBEaPRTBrjaz3TDGU5FZcA
GdNqd/xVAPTPGI5uQ9GWB++cUrXVcjfo5D++7B+MVwMgJFTsmvEag+ArFR5m5FGpwWH+IZRgOxdS
nzgOAw/tl7MI/Jzcdh6JpaPAjPIh5MLWYJ5lduOtf7bxX1le0KyWGkklyRnSzcfS5UnQf4/aYMQG
r4Wbt6HY+AgDPRiLrS7aIntcP65hWw17sUobH9Qbor2n1UQ6JMP6Hcu9wnhW7UJaSd6zPuooynRE
AI40IsGv0DbbTPOFzgZvrzohBH7R1Ys0xgWBZ6G/QsW9lrsc9HoXdJE3fhk1a6pYHKBFjjP+qP+e
Ooqwdy4DlIg0t9nNjDONcOSed/+zr9rsxYqbTSz50w0H9HWo2uA8b7sNOxTrtFQsZQDY7+9dR2qn
1mvNbaKl4CeETAhhRq1q6hLbR5+5hkmVRIn3PABmQJB2L5C+ODxjLG2pBuio5SQV3lN7v3pknjwe
kHs+wC1OT+cOagiWGA50pNgMcvZXGWBpr+hHQypjRauYDZabkueHof/tN0pRnLVv/iEo0LsRdrFb
mHzDoq1kfoSyXSOiMCJ6pEkQabWZVYim1b1LfHRSVuPq2428aHlJ9IvD8aHNiuttnuTQ1jW8Hmif
ucZvfFhin+qIm0nUpFp7U0kn+L3BBa/mWlEY4T3e/eFGGVHLB/SpB9tPmfLVl0HD/oMMze33c5d4
nvA2YjIQzzXftsGaK4xEaiPkL66M0z+RZAdDaWUy7PjYb5x6Hhv34TFC5drVtBM07DgpGQzJNyht
igF0UQT6/JXPxLQPaDd6tiUVvb8ZoNCOqT274H6a3lEqKDX/YSSTasmqJptdG+bmgFRyVmnXJ6Sx
rNR2gqABveRbceFLstGHDqlZcJOy3y92wwY7WeyJ0j71KJY7rT3OTY75eyLQmYs4M0VEXF+GS6Hx
RDlfLvgrOmmDnFzCooMNeaCWXHFB6m0f3D48tQ91XVTHvu2kzw6BCf7M5Gbb0fM23Iso8aaHQO0b
TWR1arS2p66ht0ZSfSBy7N8seZlq61S5ku2rJ9EcTcSAl+9ZRaMTZR01KhKIio6I2mB8dS2AOQfI
mTvHG4r8bpCPbiCWg0nhWzaEhSC4bXqkCnKV/MPS0s4xoxjbMWhye1GsUaStE4VL9cruSeZmRldD
soRhET4KKdjQ/ylU2oN1npqFnwWg+XOQ/VyCOlSulrG/N6+QHPr2xTLtQwVro5Z9j0WWAVeeinvL
UTg8j20Zfi9JkSZ0YEjc68gfkqEt7vmwdcBzCbFpDdifjJoDvGRSQK5/8bt56IKFqvho2eTVmZ95
Jn+SdL8jiGUv37E7aT2V4hsVeggmz4arQFnXjVNluZFLaj8xn68Y8PKMBmIn2cv3hrJTPvBByUJD
QrF7ewbulVmDhlLDAt7R7ix9Sv0t/VT5/q6Wr+OOCsZ9vMQdjQ2f34+QG8fPMibWTu1dj+uucL7g
EFg4/DkkW3aCU5dFVMylkvrChxgsa+KhuIWL7++ege9TZi3Hh0U8iVhwoy5dYaMHvXheIPanNNFO
yeCtPPj8F9lt5EeHEXgDsQ0AQsFhb1hJL087vgJb0LG3QZUHr5OJbAe2djFRda7U5MH7iQSAdZPe
6QnYsJ9g4ZOZEUKHES3yoqupuzdJbIF9ICqzyQ4AXt7RX9un9Of+BuE7kZnoaeU7RFScR8dQzLOh
FZJQLA0RRRt2XxQin3wJp9qG2IVdLH1VnatngOcYcgiz8nohTgzyslWNthEiWMPMlO6dcO7JwzTO
lj+pne5E84pQjIs0dzX2jzniBHaaOCDWf7nw7cHgzijnEBQhJVCLgoGkTYgQJXtDqGnaanjFSkh7
3kQVNH2y110LVz2wu3CZVBkW5/sxF6wZjeNHMfbmQnsdLjOMFnh40dgbT3hsm0U283Re9RTyQQYI
oM9kAD9AEMUq7PYxXxV2uGUCqNId5z61leS5LEfINMQWb33D2CHMc5xiQBDruA6EiOQk8dGS8W7l
PyoS+XOLHGHZYSYxrYqPtLBRR0+KTopNSGUj/5v11VxWOM2NOkwvQr0BnUaJs1tFZGkfe2uCXOTw
+/VIwNAqV5DdBjTtJOAdhKrnHJQ+w5dSc5nXRpXcwfYmajE4c0I7lyR1oArPM7TaUv049uZ4j1v1
U173iaCPdr2Z+45AMu5Zp2ed32zJhvVHVxOcMDjqhtI0cfh6zcErXZLl7z0uyCQGpRdaxGdckHoR
Ne32oonmjwxh2b9hxCgKbrdJ/sw7YN6axbLFoihXeKfs84Fgdrxsl5zCXTvGt6rFA4R/HEcEG+sm
eWvxsjERlyJo+XzVIXlJaws910glhImI8g9BaRjEClJdimaYWWypl0Oqi8mf7RillZKPCkBQiL3C
BIf/RbUmWhTXRzNset6KM/N1WSp6YlLNL0xIRg7PoHnLbVjO2S2UekYB/j0XNtZ6ljrArbGZVrN9
mb0KrYZ4oQRTwBuD4RrkQ+r1l0wLOi9HnB3LP+nVBTC3VOxty+6+pQgxbo5MhGXvs3uonwMVsK6C
bB6ZgHdTgbhcuaZcF144+kGmW6T9A57PicbVPAO+aS+ZZXZr4uhY2W1a/fx+t2BVoXN3F4SXHznf
/VN8EnPkao1gZqy42gVca1PXQA/qdgs3l7z/gIXvGegXvqtQG7vVmSS7qLyaSFMgzVJuyFxrZX6p
RwccUT/3ld9VjxjqCIyTIZQDj9t2NGLSCPvl7kT3jTGwP6CRF87DXocjv4qLZwQBA8XCnCd8cuyZ
jR00amGkYUwrGEItNecgiXrpq08yAMpFEK/+2tSqwAo93fmQqhi6EpSdvDnHYzFHRsMTeGsWfmUT
L6mEhjvB9DZ+dI08QAjWeK7vwAI9vqj198lKkv9dsGGHoKadjSU32HoKNQOiHChRsJFmenpAt+hp
X/pV30FoaV3bsCBiYQcphRri2RzbSQC900Ki2hLlHoW3jN5U9S3paadzxnR76KmW77gKqAsM2hls
2vRGHYuyCeQQ3MBAlU1qjCHvjwF0xE0ufspiFZDy+FJC41byfkM3ZQRQXw3qJg5uHvNeSykJYfcp
EawWahK7Y0TE1OIeXgfR0/JPtU/IWipXmv4yblZHrhjWzAFN7v14NY5YScGS61ZyqWRTeKBV7JBT
2vAZUUrRGscXO0mrt4uOgWzhoBYleQ3HuLl/pnLIwF5tzbXbpKfXOD36FiIzdKCZgdg6k3SFmrKe
RiT/vt/7YjZHQzDebbiJTFJy6QEovHRQrGTQmOzN78JkjcDb2oecsaX7vqr1k7tgPSghlIQO2ojL
3HoHQiTq60JvKFvr+lw8IQqbWHCJYhauqzR06r/CWq8D5th5GJOEeTTIgLk5ZXPRPSm3Nz04rCfy
wC5Guo6U0cMj6mzToA6rZ4mjRAJoKQiv4zrg1bcqWHzfe6NOuWotM9QghtIwPo53H2AvJb9YB5fB
v+6uUq1WrCIkfoYmVpU01a1Y0uPPnRq2qlUFfqYLIYgJZEqUFXwr4dHedYYq0iYst7lqSqGmv1wZ
16M1fMQjdhmP/cpNyWZmDAy/JoCifhwCvSdPxqBmBiOvKoW0N2Y7FMRgY719on37QOAWCUZxrfrK
bAEbaoVN6vwQ5SfRVUm7BLa4TUTiIX86rl2iEMjXIN8w6Mq0wutc58MBNuYKF1fauz9xHj/Y0Vka
GOHXczVb84O0frPjcRyChTlsEb6Os1I8kObVRjnXdTHw5MuUbEoV+s4bSWXGpDvreyukaCgAY27/
hBb3iAiDTHKv9+OmhGX7T1Nm6zdg/iAvZYr6bKXYuGzHSMgwhnLCvStroiNT6EtX1gBNSprCG8w6
7n+KhMVffU3ugeTYyTQchKvOrY4tx8tE1heQj2/V+XRF+qrAqwZtNa/OQhMAhVJTmYCfj7qLZj5g
hxmsnf278uQHSaKkurRG5yQZeFbaziENVz57L5QI6VoOHIgUgK8OOulVvw+Y4Daj32cniein8ZOc
H7yyZDozyGTzHyPj6CSjgf9boM1UQMKr5uHedxgDql9C7As+lZsQmDyXkkh6ASgXb6Qz8r1GKX05
h3YK218keI++a4wzFEVJR0M5GLKSnpNtPb1v1iJ5fhvV4bwV4Zi6ogprCEqHYKS8VfXVKNTcDLmV
ENw+7Egrh87HCLn5l25dLTfKGg2FGIqDoU1P45mNEPyvpZIE2pHetBtpNGGQlmobhg1eZj278MVM
slgBSSzmhBqwlDUguA1863CuvGkqQDHG61jHDCjN8lik0PNFG1L6JMsRG+eBfc+RllmZT7UVz2Nt
F6QDOro99S0mVC3uQKKXf+rnPMH9UkC10wUXl1vyvhRuTV90b+XEPFKAYR4HhJnUXnZykClx26hN
dLmiC0jWN9uxGXhibCDvWtKFbYD6Arasd6WyF6F2EGJzS9DjzIKC7CFSaavIGby9CAyviacofDlM
oilCc8GNvMV8q9wR2ZjWGsGd3eSjU86yfGrJVDoTRZGnnsqyK1nxptIDzBMGRGvB3f6WHimcvMAt
HIfFPGXT75yJs7Gt20YVd105zSEltXSmlZILVxIR8a0AD5rElQP2PJIQb9wbkr6ahK50tqG1xBRP
ZLfcKdlXblF7DJJiCED9W5eEhpfMfXBhBtL0+6yFxwfzzwzY4Rviaw1YpXHAOfpjb4dvvh2vqtDK
3djwpUUMu2dJot+Cd0M48AEJkJ6UpvPOalZ62kC283e7B8vwrj6Uw4phV2vkgAkfr1K0runZcswu
u1k4bnuuxAHMKSOxDAKGXxCYkmpi5Rh3ld2ajW1h/vYlr7mPrYcUxRu+mcF+leqDAHl9uab+HofS
sQOT4VrkB4NG4yCO1pNrUCpiKNLgtFThmkmPvW5S2BqN1hRPZl7aux5VDzCkxME4OfZfrRrViFiT
+miDP0Pa3+q89y9/NehGPE8sxjN7SGVc8ICRnln/C5pX1uaddwAjdvWvvG1o155wFr+8uBSK9KfX
tR4kO1yLaFAL1qsNyXhVjLJjXcUrdKNNDRBMnyYF8zR1Edhq+oLSCsp5DU62t82AS8jRJ+Gm7bDE
Y8TODlPWtT7nXS4GAod+vklQLDmU7NGGH4dgb6TxvWg+sXeVlaw116j0jejwn2IUYOA3jCwlW30N
rdCFxdzivxCehz6UPnPrvpNvdjbMbZmQ7iRgq95n8CjT/o9PkgiLpdMURYeLSwAupKFLHPjh0o4S
skuUBRuFK5RLR2lCPOMwpC71bUtnmpAdaPZ/2yMA5y9r4nH6L5gxcX8LUkflo3zr0lJJj5Da2Wsh
EYfgqxn8JMwA9/vvnr8oVIUQ4ouD6mj0lACbChrwNnRoFPP2kuuykINC9hHpIgR3ld1CazVPkXRc
RGVwjTc4+m1H8A8luNmT0dhSC4DQ5kIzYQb5Dg4ND0lYxYjYUR5mNCASx6x4SogH/C21UOmR6wls
R06+q2wPgO2off6JwDwRt0Fny1nG+uZatTvaEc+8DJYB1CLaRnVgr7kgigtMjPzumBOZ6zjJFfQN
uY1imwUMpUw9mHuG+g1utD5+2Fc9VZsgvntPP881uglXDJy83fLMVlZCjR1WrC+g4ifzPzoF8zGw
QOVEjf/qRnT85lLNXD/OZUAAyy8pTlf1a5P7drzp7imzrYZSONx0NbZCg9jYxSz8NdXXrmOSwjpA
TpXAPJIjKoNlsND+mA2bmRlMe/f3r5reLB1OYOIveZO5gf4TQSj1PpVL9z1eHKbZj9+tAHyC6eaU
Jg+dYTWsPR50BzWp+YWj6JeNHlrDYDUu8eCfpGgmtw6qO/+cU8FzwAmTzTpwAhXaXWB0GJFd+Yev
hIUuIUQNPsjTxGL7GqhiuGd7fZNetyOi3EYOMbuNKBbBjsLjGp6a5MMh/oQH4eZFzbQfz3Im1E7d
5E3aiTd6PqdLrKrb1S7S3vUcZfR9eV+QIf4RUdAjw+DxZqcEKyJShkMAIycQMj+0j3AKjQAqjEBo
IPS4mbl/6Tt2FAxkPEZTOmUdNqxo6EYPcBQI0yjpEtJkRS7Z5zkRFKLKtJBikywvNkbA3JVjKQ5Y
9VVeefWMbsRk0erl9bTlHF8KuXD00p3veaVnJnNGBeq2veYSyPMd+NNl79n/MoDwF0CoPc2wfjbg
vtykP8HZbljvXRt7Wv1ad7qkIjHkSfc7Bnzv+sbVqZsbugeVXYXWyAPTNUgZ8sbD6y2qZ/pLRuti
heZJz1Rw3kTzk+q8Tq9IUxAIMaqIaQZdM/icY53ljwrAnqrxJuAZi82ONpdJLbbm5L2j99pM4f82
0WMQE0mUpGUCjOEpUxCJbUll/hgSkuvu3HacmskJGk43FQVBjXKR4I2WfeV8pXNidtDryvdOrnCh
X+PH7GW83/UIi5TeWH9PbZxQYVpHgUbjNjOmK4yXOCax6zJ5vlIz0rhfF4H2BOpPGzQs9bI/VoBr
qxU6cHzi8DZoaSQUgnUcE4zbQOjnjUS+lzrIjSmRn2hHZRHFyy+eHAcoj40fQfLB132czl6R4X98
OfLwNGLHiiPCOJ6cAfIhY0j/S6MFB6z1AS3NRz4esoK8u7PK14+osNqa63n+PTdr1Eu2HHzW+bmQ
GwkI1JtQAG0Mj9PNKGgkO5iNJQfdG+fabfPtzIH9TIXPdywaUdetOCMBxUbsVQwfgDPOw5xzXY5M
3PmB3SbyfQUGQqkfS1lfal2BptgZLcN5oGllvTIL5fXC68BzaY8WbpOqjujS5fRSLNLN31jku//+
GtOy9tIbUWatJjWVgYMyTwC1LZz9otdSWKIKrnKVyY+rBVxlQ6braLpB8zPzkp7GBcLiXZK4rtQE
WZXVjsq7JF+nnOlhuXpCSm1Xjo/pIYfAtlruRhpm38CxuhUcVX6eo+kWLEVDw2xbh7pwH2SeFEUM
kSKWSVRwuIi5fzCSh142nMPAMtocnD0S2MOegs2mf21PgozFZj2O0x/JqpkTsrfTOF3QVzogeu1y
6Uv7ehujo8RpoB/DmxUiZgnrF+wgXo+GEXuK2Jodk/KQ/VvVEgSMu7rimB7pKFRsRSra32AdY4oD
gVPcWZL0rsLf96kTUT4R5ZNd9Tsw7Gg5VzbGqTapbFL7Tkx5kkn9ZKoVRC+amwk4H1KNEI2M+bWS
wFAs6xsWjjBw3ICai8mvFcQyhVBKOp/1pg5mmKHpBwLbs+n9PDXq8VWJL07io5brSFV0Wd/Wgm5u
CfebET2CqWuP0+5lqi1KOWjCAkbJQfzAkk/YDpqzVePkyzEyCClj7z2xvikcsmNauF3IRaaPHc9e
JiFpUY5v9Q40HWrwy/5VCa1HXBybcNDupxzb1luAe+ZeDu18NtYji7NoY++QH6l9pzUiIo6jLAtF
/VD5Eh9dYaJPIBfFZcKmxOby3jqhCjyXO7g7yzYmf9M/y78PJYyqukobk04Ka6FptemmejrlGC1t
FFsXSLnmiHtmOcYVOtZuDONt0rKSTDwG6lBclVXMQonYEz9KLglAcZhorxWUG3eSwDJdH+BAEEIJ
/C3sk/YFWKUhdPrL3135sJl/J22TN51b1Jd4V3rOEODZVPKE1XPadA3KY1K/ZtPFrteq1omDkziK
smztalh7UBCFFuakI7poP/g8HTezKR6VltheiIVDhSceY5rLySBaFOJLoO5Es1xl7rv4H7qmexVO
GhKmh2AsZMSUM+9PmrZciMbsMD/uYBQjSZn18xXpIgZqrErYWAlLhyCJ6e3CJUy2R2jeQk23YqGT
HkaG9sdZmmoStNds1fHoUTngDk/x1XK1PSb+6vXDrVY+FCIQIocEWcciY+z2lQtbwtuIqHbCu9+w
Y+PLdZ8zwFgChYGzfQJfy+gCbW9edxuiRa7d8KF8T3UHu+v7rUVjcQKcyHvUsHSeKss8bWm9RotT
zbhBbnLRIaJLjEfxaIK7U4SEVd9off9nxdDtp3aXcG8lVwufvuch/1ivdEEAOCMYrpLnpebXPuF8
XOClyxUT3LmWqLrL6iNgJl8tkLX2/hGB3pkkw96bysyE8HE1uJ+dA9NaTuo6l+kTb1SeFJnUQDxc
fUDZEBf63dtT60rjH/q+hT1T/unqNqlDVER3eT6/GG0Eg1J/b1LKh0j7qRlvwBmFs1jxNCAWSE9t
OA32Eangv6fWDAgPgTHd0kCb+3mcukGmOSNvX2jgc1S7RxD1FGJm00+zMsMoojgQUU9vqmgIfJXm
XwgqHXPKDCb2g+TBDIE0f3TGnWbSff3BOCdiVbjt4H2ryMYetGPGahauwWkLxwYwB9VeIdK1zKVY
W/c/X61Qg9iFMBBCRfJ8v9fVVr6OIq1dqXDDkaXl9hPIHBtTFfQp2aeQ1WGVuePdqxsPKHVozxo3
evDTgsxr1oniBfkswTcHDRUXqv6mN84qNh5vY/JeQhBIioIkBHaUCzQhodiMXW60NlbyDtkICCAU
MrqFDci+8k19GnNFlvHcaayXhrivLCi1JF/7BjJgu3sCGrpYlDPhciucrHjmG98OXRVSG8bzv4RE
gfhw9FFEJ7HvYofWzgtGjYWlk8Vb3gU3xG3f8vAijvNlUIsqH6Tjl8b6apzI0KnEGVsSwi/Pfh2w
8jkSjuoGxbs7kuWCst8gFOjrnwlJzltkY6gnwFYQ2xJj5TfAA+Bm5jFHmQHLYLcLcCYRoBfa5vVB
/Gd4+u+Eimh71Fp/G2Zi08i+OkiN+MblelAMBWQUVc/KrcqaBchtxbr/BiBrIcLd+VMxdfZBK0mq
kUn6XTHxRLjX5qpKoAebLoW5laILeD4ja20l6EebgZPSoVeYHzi2WlqIxA5/+zcx6ZTN4M26vBUp
EFteu4BA5ykShb7kUJxpMEviq2zxpWGZkwsEfs76MrkRtfF/bA5dsrbWVrf9nOMGmzaNzNpSRVsQ
DZ5btOmdaFnMXlnzyQHkyUB7G6jI//BJYbwhP/KdS+VFO1Gk7f6nIlFACKo93ax0kOSS0ekTKMxF
SliJp6XuXxXzB0G4lgN2pVYmdPmEpkGWhS7V7+WDJxvV5PeEmQvwtm7S2LEwQOXZZiY63sqI4+EB
r7o8DphQFx2fA4mhWj7A0GfUllAqpJ6x1DRiVDYelEm3/LF3GqwjFlHdriWrYTDDi6QpNHv1CipO
e0J0FPw8+5eKtz8hLwwQFwAYDnFF1G1x/f1de4aXLEao5wNfwixh+QZgqgY7q/ua/EEYFEwLPQZe
MlfaEyvHc5ZmJM8F6BV9Zbe1e+Hjc8hRyv2Q6ZeeKUCtRMqEaHEOux0Np9NCGa5ftf3LbHKcbFiG
FfB20PncHQ9RBoQW94PFXR3DjORb4NO2Qv6Ulmwva1wwrhy06oG8RFza3DR7MMkQ8eIj5zUHrpBH
Fneo9SrGCZUAO1VcYHa4vlPXrGKr+gDfWpBIaemDgSpC0kASqQrnXVx8fUEvwE7yiJTD+cLxQeaI
v+/azbu2i0rztB0SqoYJCjSCqPCq/TndtTkj5ulZW7PsHPRxGJh3cSdRZ9yWt0CiETkFkhC+L2/M
55tG0YttmndxDblg068Kcan46iu1AaOTymJIoAbYZxUWyAylOt7JOU+zklirmLcipfrTkOhLaPXY
U9wmqtb4IZC0bVWGVuEO1njn+E84udVDkXLdNwXR5VVoEyYdsPEx1hj7qxfude3CGcqpeFeWDGXb
aApvXMGuo9d746IJt8+ZesP1GxMoeBPvfw1VLU4KH2nAzzBWf6w4reb77iiSkIrDnZ33JNyWsVKv
/z0bfIif9xhBm+gmVYk00n8dV0IrLV25le0U5+0dIiho3XV+2kicd3A1usEQY99qlIOmbQtDBJf4
ngRz/m41gEvx86nmWsfG5nqv/cnG+TgREucWg5ph9rKP6YKQrwISZWaV1zSWhbyi8B2uru0xHquu
6FWBI4kxozNUUReS/2y9DNIO4V8vNnpEz3BPMtm06etQdWTirdlSOOd0L3zwA00kk7cve9ebZ/Oa
SM7q5yHBhbE5eaGoSaLfK37MR4HIFmnOBFV3y7JNAIsRxY9rS02rS58dazEsFhQL+AEQo9VPuv8+
VM9Ofw0ysru9bYpLAzoYwnhw4XblGFI+BUFF6Z2mfTkaWfMJb+EigWf108LEWPO3bs+R4cVr8QXg
4CCdAMdqWk2Akzv6NfDmIydVi/vV+sTb8TRmdjdYrFlu7zg9JTrD3F+WRJGo4P5FrFPpubbcXXqN
ZwyhSuS6ppZMhRwN+tEwjoVEsC/QFlrcxVZsqU708NxmUONBbAJd5bdrgR+DkFnqT7U+uqmvez/4
4kSrAGC7EramJSEmA2p9HIHi8iyVDRUlIuHdP4mQn3FGZNbzkMiJPd4PR8DVD/rM6sBQ05wcs8tY
coJYqYXrkzCe4xaTD3vI3UzjIbyN1FAuozJYhRFKmiGTPtO2wL6SyMNY4AnnkkrvN4vIaWFUD+eW
44nzRksN3GDiizYUfi/mWEWGbwINVYlEBTOmgXp0R1PmuvF1MryeSBRxDGSky5V6we/dV5uNf2ch
7LnrXHQIlU07QgEBfwXMDlaUV4lJDnCu6BcfW/O76p/KwuW9BO9WTTE1lWnBi0syfW/6ytf910en
rwS0b/tDNT9yPo1m/Z3K7Z7w5zVi2BBsWYAJ2om38boFtEq6rP8DP4fr+OEY2cPFgkjMgBWsflVT
XxIZ05N3qDgHIWH7CLSMYo12jZTMSuXIRKiYGVJGBcMyTztvtkWFmnwnf3Fha3SemgtDZhbSjQpy
1pHmZHh5PCnexFlcAFKeWiwC9lcqJ/lbPjIKQ+VIq5MeAkybLh+CZ14hWd523cSAoAcoQDBSrNud
qILR/WXVKEPLR1FLUKUWPLNkQD1540Qie7n9PRe1Hh4IrKPkvbmA3vj6M7B84m0l2XeJxMcPi+YS
RYv8+DRaFAR3Jayg2UwlxrCGkxYBZiscrhhakK7iq/OP5Ga3MMH5yROoMYfnY81NqCs+8zB5IRGn
WHgnT+WsE5cDnyhL5umDZzWw/IXvfg52+GCYAc89peCJqkOUtlrzgtrU7ASsijSNdU+zeDDgRAAB
Nre8T4U0epYuPChtVkg+grXIXZys6lYNeRJkVrh2KrDFN8qD8lw16MYiGRxj+6b98J2HWE9AtQz1
zc7B9MA62odrVG8cxeLY9/X/V/2kySjeW4OSx9GB3dh8WTcpa83+V5RvOqrUCaEB4YRQb4LHB3eH
ttu6ojMKSVgLLwu1ClI2BMeN24C5FZmuoCB5KGoXfOWHdsbqlYfVPw7q63hW2W1ab+BgFOYCrnEO
KYWTFGeO0U9m799JuS5E8NwNi477zwrtX9Ji1GntldjnITlbkTx1wq2wrVai5vduqalyVkDyWUCL
tUhvyJ3w3QO5ynXsenWDv+rLTdHXIGo5DE/tus+CB2R7FZAO9HM5Z6JCjCc7DMSx+h2Av5ASLXUl
yB9zNKfrfikmRaLxXeuKiqysQOLzSxEDOGDxmoTI/VelWda+6GE4Ra0SFZGRA1rJhUyqGgtlPphB
WqaZkMEw5OKwww3gwvXbDmyrsewdZAc8H7nJbR//64uy0McTvqbTo3pZH99YK1QsfyUN00W6i/es
Nv5eJdBXMKnyU6ovpRjEaIFK2I+PI40GTl4k6QIv6JXwq49KRKAZc430/WZJvy6xxPWtDKyOgVR1
UUhyQEr8ASsUNGLkPat5WBI7zejB9de4PctMV4Dit516FBDYosaIbrZMT+EhWwc3rhjFYr71A1L8
b0C46JUMXh1S1f7Bg83qpTCgc1Ei6uoGmcqjDEpVqP5X83R8zl3l5y29lunqrFa9D1Pca9B/SFJL
FhkQ54YQk1+Mj0r4JVAqcJIZjjK/Jed+mEOnckNcUngNjjMQ4yWvzM7J+yF1p98S7z/wjyqCpIfH
pyqTHOly37iSgUb4G1BSSm+fGBSyUR88tYG+bRuemeVHXC38iRrAG7Fgm0tSWsmDEWoIjLadbik7
w3OkCqnF0J/nvbS/EC5j41aniukauI0E7mRz6Q7KzGLklzltfE2lu0d0DYaivg6vf0LUZOzH1ql2
3e4m6YpQ97sV5p6wLiZblUI3Vj8Lyj2xR7tpzCeuEgoCrkbyIwZM+ca5sPD6zSiYQ2KX01e4LMez
VUcNJP1hgLxDgAcXBzWVELA3tFJdM8Hsg93Gmm9ZzEecTYCUW7a5AFR0rOYGlyTTYr5pmTv2w5mX
nhCJ0gM0NV2rXRnb8y3RZam2WTsmwF55UeDb3XmAEQetq9afn0nsSNSR6DI6H4NJy53AfGUPoZlb
D9a/adFICbfiDbx2nt5I0ZwBklWjYkRwUHtJR2UWUhBm3oaP6x0sfytRoTbSg7cqaCREC2l+T56u
gEwaBd8CuBComjfuGOTBK52OtpdBvb254wNZbQ6WbtgOWT7Oyk2MX0x+lPqS3VyjcAQZGcxEEKF6
o27PIO0M95yj40Qy4xtUscJHag7fsxiOtny/0zcMj44kxOabFf9roKTY6vDIG7+9/vlk4OwV8ukF
WR+ABKEs323gnbGw4HGBBkVPhU5tn2+pIcgT/gXfSfuQkP9me7tfcEz1zWHOzkXiRRmVxg7bRiyJ
6gH3vWUWMkw1rBy8/Xfayx0b6EBoLBZctIyjhj3gJHr6CosL0nV73RwbtrzyXKauQCV3TQAYDLxM
Tj6aEUyvB+L3jTMhFTwifwX0aqkeUAjqZoCeobjUpxClSlfHMKx/o5Ag/0kMttiE9gkr5EmjaY1x
zE3FQb4AlO09FXVR/OZwPU+h+IhOm88/LAhXf4AhcbU0ThNftc/hnW3xRqfRV+kX3VTEthwIOZoN
2uZCcXMbJHsl32aDofrsxHEv7bTs+/seaPVoxTpv3cvzcEmbtK3n6189I4bNBkOXj0SbNWcIdpxs
BWN8HW7CnwQFvo7/1c7gtLe1c/Sl1Zii+4r45k8N9SwlsBGsqpXUTQ0NlnRwyJcMStKL7QtE+/kv
PiYMcdcvKHsaOhiNpa383/3PVduFMHEOvW3unauGacWcJmEjFPUTh2DMQEC46LNPM0PsPfLdWKPE
7p3/YsMqlkicjJUBgE6LzQEBd0OH/BeYiPQ6sMjq8tD5djq6kduyqGNq4gjAfo5DV7b6QUvlV83b
4Z4XYSUw7cos6jIBLlz4p5sQlRFZ2z2e3a8u3d7smrlukRdH7Jmjz/nFVH75UILVyVkI60cma7d6
sc1Uu4o+tKkd8A/74Lh9HOzeFmgDyQtEsRgSngqtSYFFbTh7tlv2r4uPI1Q+ZFDzUVZkKRSzN6LI
/lJvJCpkBkEvYdIiicg79M/KA/vQDyM3SQ6z+9DGYScFdG3J9f56PHPu3KEdKueedypAqdR628D2
RxaT2gJs8HmFmZ8X6Ix4KypAE7ThlzI2N+OGfCJjWfugdXOqe1qDSuap1u3FoamZhiE1PFm00mf0
AZ0bJZk6bj2fS8W6sPUoGdWXePlzSeuOvFN49x0lFjtKwMJ57j/jzAmAY/sUr6AXDXdZ2uTEvwyJ
SFPpfGXUx2sBKXhpWoFBAwpuwr31Z1eTQedmLhcx0j7VzSEId5pcHVP9Mtw0nE7p4KOVfvPVu0iC
p9xL2Fyp6+ZpSf+wM6G0YkO3n0wr9sLqBcj7Ff8t1UOLmhLOQWqaVbA68TgG9WN9fZXzJh/00Gry
sSUj2Sdruskp108Twhmz4TvKMHEUh7dxvZzSXFUHBsPmKrZzVOLW3/aef5oThXBD7xplTKHwOkWj
G3Wh9dmMukuNNg5qXT/NwU12hFS5iQGYELgUZmm38UGPCgBwBt3bGaugQIA12aA6cOJHPU2ttYVj
A6CN+IyOK9odgGfq+V2oWC1lv2P64GDXhpi6Wiv9rXuYpXiwWgXOhPmHnK8y3akw6T/IdwIUcy/o
4d+gOC+4aMNprzJmug1WmtiF4MvZkOJpuF3Nvzdj+yIK2TqlllpdtqItpEjzWhIz3oYtGdke3V5I
/VbkomvYDbkayKfHa7FRiBA178gcXAksAG1067Jmg5YKg3nQjWI+xSybu2vIkr1Nap17OubOcAtm
2CM/sZrl/HSlSA9GC01SE1Ef7L0gBHuxO9Xb/SdFxoWL3KZfQudCweKp/x949gpntrmOjiRaoBbE
sGinM1VJrK5YpdfhorepievJuyVGRWREYs89GPsZdTjJcKMKDfopK82Dp7YQAmV2zoxMzs8UG6OX
8QtjCw9un1kZepft9+n8XMno3qm+Zu2dxHUc533Y3D/cc0die9vvjC8dErCbotPBJREALW3y7aUm
jK6QdddEAzfWxKKSAhoVYYO1VzUwhyPbMKrWySs17yhuKLcKYKBYoUGzh+aqkPEHOsIsRpHEdB7t
iVcQOz2nHMLBkB/ujRUTBFh8ep0yHHC/SAIHO42+/3YKVqQGcCgMgL/2ZPdK7INTdhNYk7NjhdBF
HFHE8+rcy6g9aUzQFSHUfwvNp4QSOUohJSbp4oRehsTESCUm5OtmjYenD68tcEaG1PnLI0WERomW
3Z3nWUUTIJB2zlNfx8EDJlUu2s/lq1ZxMxLry4A75GpH0fi1DkcDq3GRg+SBlEQODtemIt6f2HTh
8lyowzNBh1IG4xlAOA9g7fSEHrnTVxkp9Bia1O/gs5vCkLl5wnvxWsflEJ3GsFMqXQxdlyh18HBp
/7pGjjBTQFmi8y+spiC0B4anqIBaDE7WW9m8ZMENDd/7jfj3LCY+WZbndzan2j/E21a2ZaeaSBEt
qRZWFu4//iu++BBygMdc1IB2fFIqVyqCKHp8HKGTLog7j5Q9z5ulyfhmQQnKf6r2czvjrbOXLK/Z
eLQsgKWfZ/GV0MJW9O6dJCVm1HijTdy/iMYvMjQlirNbP+gRznkVTmSOdTgh4P+yd1GNhap27Igj
Ab+FF+rNIbkxasqTTj2Nj107LujR5IylckmMisye9PJArL43h46WRsazT1T9chszRD0jgGqRWGRT
Jk7MxalGV/hG5DyWkFsgZ5YZybYKH2salbd2/wcV33eKZ83GoVkeNTUUPy5KkD6rK1/aq6bgQs6Q
mlXSreW8lrCXLAc+ok5CEtF+KOGtJJ+abIJ7cLhJ/sG0y/n0o5xXDx/zGm8xYcPbICO9bI9afA8R
ax8fHyC753+e4iuMU6FrtpfXc+in4w4tGyBhBNA0eCjyj0NmJEJJCcgZ7mk5JBifiieAXbaWd9gI
HyKiYK1PmYdU5J4npGbrDuHyz/eZKiGv6Om4Avrfz91T4EOCzzCaPD4dajzIiR2X9WDZ1NrybhYd
VKPJ/IT0n237EPX/6Fu1Q1u5ordb6qAkHlQOCg6wW8hgZPv+joRc2/enM08tJrsQyn/ojvZeta3c
k5vfsT9mY1WBwkflMSxeQlwuGxhsmtxrsI0gK70ZNk5eV15R8DWo8UlMWR/q8DMp6pkz2Jii+Hyj
7TD6Wnod8zgcRs/JRxgfz6UaywYxaZ7r552ts5BSBoH5n/c3nljLdKFCcaQKbajq8VWY/+IBP9EI
hpGWDG68BQQY7dJUUSXtG3qY+x6s0G+JLPHz3mc1uideDb1SgFYRRDNU1qz58M5f4tzuu680xhLG
QgMOEjsd2SfddIH7+kmXfYrrdbja5NmO8menCTgorjqCtTRLSw6gsBwgyW6N/vNElHLSkalqJlVd
NFpLdGSSZRntcB/HPpg9XtOTB8fvk7L9yznd1QpiPkZRPqN08PTHKB48mRvuqdR4tk/iZhTvJ/XU
kHYNtM8X1ewoxQjf/A3zy8y2E3wv9PtYjqSwJsrkcfV7AA760FzTHxBtaadYoEG01Rl+RTOyYEk2
CnPWcAGaazFp0eQZ0qkYdb70Uw6Hq40dKowO75WNeMqPAwIDnRnPS/nC1cLjj30kt49sYjV7f8LE
ug/2DOf4mk/tjqBBHscb2jWapM7KCoLgkgVoX8wEJ2Y274nLqTG4kYFEpXyMnh5f8ljQ3z9qs31A
LJQ4ICUt4ZnxjBmzJLfUpvT1pEXF+38PFPKI0RwX6xZtyr8kXVE2SzkCJ/x71iz1t1eGYMong1rK
FN8Ej3SJoSHXzHpJ13QzEZ2J1wRzAiwvA7iiWsBIlzsb3IlQqBDqfG5RRPlx6EG466rfiohEoT6X
+W85t0apxNLKzLzmG7UJ4VrMZgxylK2RTMxwOJhUnml11cPgETpD7M8hhXjfg3woGMl++A4I14yn
Gjm+mnRTcXLkZAi9HGEONheG13Q6DV6guorKWykF6J+3w+e77+x5vth3gU4dcBJw0EA6j24o3qC7
pJCmWoOuWafTEXrLebE3yLkIQcjaxMRdn0KW0MZn2hBrByWqIARZrdJbVfUMjyv2krEHskwzKMoi
PmBZM00XzT4qhghpLMxKDnTBIBspzqiT+aTsyFkTLTFgrYBXMSEe87G03AoXJjmGyXtVXFzWjdDS
JTrUbfovo+o5HY7KHdCVhZ0sFpoF7uoMp4Gi6K0kjsVCuWlbb7E47OBFdju0qVMgrPWlEipT+8K4
gsG4AHk/j5MvHKgtSo+Z5t19nca0Dm4dqyWUs+6+4gZC4DP+MAcEEgZyu34YAwqsLY2d5B1/rRS7
+L1qbzySRmvzLBQrbSik77hFq1hEl0K9h6SwB4rvuP4N1UuObRbnbGpGIKTJK6wPIEFk4ul71f+c
2hfJ796L2XfhKduFL2FQUw4GtPN+OofbmyKSkdkLpCEM+oLOPeTa9vvKZCqKmO5WggwhrULkogiW
Nqp/ChRzvKKfbzBbbhST9bktzsCNle4/i69HjtLrT9EAP6kCikljR5EN4KGsk0F0aAUCk1uSVHpl
zffrlysLNC3Qsp/xoQazPvGAOO6Vt5dLnhN19pp+5pwvDJARyZoksqQq5Um6HLMp1sFYu5Ekx1qD
a1vN3rBIplFwoVbRXFMHRMnTd1i88x/ByZnN+6Gya2RjVkVu4M1mkVvvkekpjqiAJnNz7hX+godJ
dbkNUSTG4GJGevQTcwWDjgobfu4Nf7FlIWi/tzUh3oD1ZuOLvp6BtDQ2mxw5NJAHXRrnbh83Tm3Q
EO9pcow8lX4uoUJWsTnPp1v/JBH2jQ2zHwPhNCk29KfmM5EvxuJXZBe4zP1A4eeOoT5Byzg07DqF
Zw7SNdX3Oup8P1XgYRPNUNkC+a1xne3FcPH6QcujkqzwnWG4IL/tLIP+oXutdZi88TPgXuDGD9I3
Uhj/F3eOQS/M9WJxDpq6j/IcZC1iIjrneTO5ThkoULcyfzU10+Wc/RmJqoIHbkQTliTgD0dOIn/N
WtEZgk8AtTbdgff13fFeiPRetHDVRbB/+FGxk//v78Q5DlO5zuiC5TmXJn88e0PFnQeiwEHjgAUc
oSuKeGPgUUffvDAF8qc9J8ktf82I4ygQngiLDpvYAW4kfi1GBbBILg2ORgwgvG194BBUyUaKMeQE
3BLoqoNJl9jDL7Nr/Mb8keQ0lXhjh/I7aKZdAKZeH58LezaC+5PJIRBTbqcwvAKMRoptEDR8JnlY
stCFEhuUxSmZ8G113ICQHqk8DhPHxNkJ/sabEPHvlqsPDfeuk2yGdkzdhYJwTHbXyxT522NEh4Kk
okLBAdkcMpl9bVujGHyhyHVZgIuqd+HQbpb/zOCHYTI0KJHFXv9K4ciIAqTz5+vQVhi9XSJDGVTY
yRNSjXjI9taSzftJi6FQOfFluokDMRksizDVBjWKw/E+wSk9D01WJ1/4cN6ECLWb2NJUpPFnKCgH
KwXIft/x9griCozreDkBjxhqu/A+dqqD7BRIj0XfzSexJ3/Ixf/GHhtDbFkA8nPwYSH4IqRJqX1x
HqofS27MDJvnc760Vay+fpy0ef1YOQBb1moN5fVMTcmhvaVc+jcuPhAE80phGURnbKgCNec/RNuA
ZEBe+oHq6Tou7Jh3fBeOXAQ/Onqy6hCip5hQWHVYiE17O7Db79BiOiB4JLi7wxVesb6RSUxJnxxq
JBmqNg47YYDxHDpAcDLmsZdAJxzGhWNZq5JbtHNC2jbOuIVq1/p3N1LgQHB3Jj0TvPtXfcGhuhEl
X5g8uIcaTCxIYGQYVbusVDO3cdjTI3gtPa1KZOQStrRbOqK5a6+a0vIguBqzHEq/1tyuKT9RBm8s
ZIlJerXP86rpisfw9gWQ4fd6FnuY4sWcP4vM1MIanHsvWvjrpmyjEETH/qEQNOOaZbvP5p9Unpru
QnKd0w+qFjwsd3BQY6SrwoE3/pfUeKG9kG2/+r7bnhb/F8Z0bRBu8BqTroVNpNIzTbGIZao97lg+
VLd6LEW/kxJV5wVx8UryK+oxgI4tyiVD9M6IlCLXGT5BUEyzRVWOyP7A7vNrNCVmWKlBL5XWcI1F
XDe8pNw3TMslSjhelNjj4ZgPQSJ/CzCuYLn3Qf25GRXsZln9O5rT4O44XMN5SLZ/vxVNSnptpTlf
K/JUskTaxCiQBbUKT6lmVqRodrvdrHXql95I3luNgDiL6VjKsXOfaUGgEN9a5MSW+ng4up9Fw+xe
8QdXsCffS+9ORxE4RH8F9/coj3usOUlTNBF6Bd6i+3/uFrlS1DCnGn0Db3JJHFuqjnKO0LX0ocUY
+mAG3goamBDqsKLo3qZixJjkYKcaJONQs9l8fHqgeAFmsYlLGtP5A9F4tWHKAB4qEIyMHRdLIUn/
FoMUyO6jJIXCnN1ex/JvR2Bq6KnP3/v1/qLnLB3TFLs37hPoJN6u/QJGtUsHA0qIfRHe/3SHS/Ds
J8N7Ae6eKvdpt2fdjg+qoHjYajtvhDrhDkv0yk4UumrVt2DX5oFDFRr0Swgc45fYYqU1I0xYmLqN
8iOvgT6DOmaWO9Awd1s1ABdbXMShMGQSj6HvsZrk8G1RulHNMfkd64uPpBoNiodQy4xkEoMqBq+e
l3ke+Cwy6gliX6wk/ulIV/k0HAkLifNvbR5F0ovPSY1YC8C3cms8AUkQX3CrWgiRvyNibJzobeWa
rBSPqtHGRUErzwY4piCk13TCxHMVB0S1c0olSccTdTikAuINXYz36D8Oz7D42+7lC7p9f9MvhEi8
y5k6eMrK7h9A5VhAUPP3yJALLcnW1YCXvU2NdZBCYf+E05mnqCztdBomsvhy20LkRVvXMUamwI2W
uvC+ubm8su8CHGc8Ty5t8J867B/du8i7iRDq/e5lx2gVtu1yPlJ5u23J5cG7JKnKzeulb3gPXCT2
7EXS5jkG04cv+PjeB3dU26huTDoA2KnSraj9K/5QngeZdTNaSYTzHHjOwzMlTMyB1FkOv0Aa2qHX
DQWEsFF6RMnGkkSdNqfo29HPpEX621RByluWDFgArzXeBeCMmYYgLtKrcNWsS07x7RHbBYho040l
R+Eqhsb0sbuQgdQNwMsHrQQjeZ33Y71j9OwQ0Pgd+jQmPPoLO4c3rpUfrxO5Xyab+r9wfqsDVOqi
Y9tglUOKZXNLk1u71DrUyTkUwugplJsJPmaznoCuAI0IXzi4twUIPuL0Y17ilB1k1mfhXQFg7phJ
+/fZUDAn3HPQGhybG3JU1HzjaLcHJ5dtpj5RmXu9alu6qR03sYw1YcpfrzaOZwgWZMbIOIPvdCo2
/svWjXCjxJ8Or5SeEY3aVWkDnbHsXj7OHhwwVRK0rEGsqaIlCIorRabe8rR/TBZpFh+p/leuKRXN
eDbSV8kR/cGijA6CuBOxL3xUwup6dd2ALw1+324T34GkVV4h6wODgCRnGqRgO43xGZYQ5gEg136L
uQy7A109fE8PQXzdSUA5n6IOKEn2WzA02GR0149hHZC131bY6iDCeEx0/6ju3M+2oRJshKmwB3Gp
wXB3gq8MbpKUPB0OYNxsee55ryhxlL+8mRhxTiKOYaGqh2vqnJjw6IrQ5fx2JPTr/huRCKOSTtWX
pmN2BBCUoS9FPIL7jC7IaQOd6oOvIRFJ+5Wcf9zEG/H+pzqKvLKR5thREWc6TnkWajZjWE0rU6aD
d1RdBR7O6Mh7ThV3pbPbfeH/NLEazOylXJBWfzr94Fm4o1ipe3pdgeHX0tA5T2bYXPA3w/p3Yzwf
AzXZAbHaEnDm8NApo/N45uXpR1bLIVQm1ZUBr8RSgOjpX47yB+JIxZCdHZi96oP+Yx2gr3KAOX6Q
fvvS+/vxaAo2qHksT+PH74LufAVgubfBmsWd4n7WB2cy/5V08MKkhzjd1PvmgFyzaGSq89nyhmXp
7gvLjVsadqpyQJ4VZnLeHIwGfpBfG2jlDxVSAVxO8e2esfeyMzm4ljTRUa7apCIXozMaAQ8AHDkG
Y6QwGeV2NQdvKuYLWJkxR9r0aXdDJuzmA3Z0PY6BYKJ10+mJ7U+iWVNDGIZDJrWsbPkfEMQxn/8M
G7D56RBBi9vrq4YsLeO0tcXnYVMCFAMGhOQEcTPx6rtqKjzZlw8E1qHG4mq5K/FveOVqZa1vu+pe
8NWbDtmMUYO99lrBKj8Emn24hWXdDG36eqGQlkqyZURBIVAwvMZk8qtQy5OEwwFHbEUlDe1vbttV
MdG+HloEkGwej3S/+I/tLmq9sIPFnIY7ZEWnno8SLZfVs5k1p664qwb2hS5ADC9jjRPkpqN2b59/
pMTT1czteTFJxm1HvJgo3kG4wkIbfNtrJKybi9G2aiepNKijB9UV77pLetJZ0k51V3Y3IzEpiPvP
1n0Wl3lPng1cbH2e2KCFb8orIBNIQ1JMMh7XDlR65CiyG/hSG+M8GPZQZw2DvDbtHVdMpNJDfgHi
Pr+tBASwu/BxDaR5yVKoDq5DOXHlQae8oUAIjvwhDo13Qoc93Pq+AjLPmJKyRiVuWhwG9Tll9LEp
xNJW6eXP6Oy7XexoyrFJBo5Bs9svKQcHOig86WEYFkVlhuK5EikIn5XAc93iI923J0fBazN1BWA4
/V+hOshRODEyq/ocv93pkoE+LfuZ/GNSEduLyHnEFGpi918wWlrvs897k12pOIbVJz93Hz/0K4LE
l8Zw+nyAsTa6HcHEGH+tf4tPJJhtT4IeyEPuVaSlkgHnElRXB1ibsmNWVJ2EW90MffBxpimmqhA2
8TbD48n1MfogH2M0+PaR8L/wrwqDtbP9Q18gxbExc6Kr15XE1l15jyxzcbt20CXC8S6XCdzNw6Au
QpghU3O4FOj4bMAZTDFFc5b7AwhdxUmVEb7Fm+/KN/c33QgmM+Jfj00bbH0PvRQ0zIlxswu4VZxj
NS3EZdIwJqaF8oe7w64sL6nQJ7/PlRLKNvVKheKJjZsLSurM0KqA5uVlIpR38bnaNDf06Cy38vIL
DKXp9/vxHfMPKE1LzOhBqRpfqnISA23xHD3/Wf0wnHfbWtESqvIR31ifsZSrC2wZA741swgdRMt/
jrSnKH2a6weeQC+3lvPKxVBbOrQNjwV1iSoZFUfWUhWE2igNfC+OOcb0dIVIK4exVrgoJnEdorxA
6wIR+0YlZkafwJy3qt4+I7U6Kdj/TzUbndRDz5MnqK7z0iDlCF3Xn00qCiwMtYmzmTIjxXYPhy8d
oTrU41av1s4j9v+CsVRMsCEaKnPgXZmhkzSemFu/IJ+6aFO0yGcdPC1HEIdy2q4xN44EfLAF6VGZ
Vt/Mlb6+MiJRVXTq6XMxxYq0FxFcVM7laXjw6rR1TPghLR2QhdSCvjdehxpMzt4ANPSlenPEYYUf
ZiqSmXIWgN1AUvCStfsOwJjX3frW6M9BoFspJWq+fb4i1y8RVr7gQ3W7XrLfoyHdCd0cLgorfdfs
RtP6DCtGAPgbp/1rBLfvhg9Oho/vsobrlnITQv6CtX6tVn+5HAaGjvyKnaPnE8T0TEBJ2tsQ4lKC
aOG2JXr2h6zVYllQ+rHvLU8pXYl8R7CZqDGxeAvxncrS4P9VWdESCGxxNBxmDfkrq7t897bMm4jz
vghzV+da19Ix8ZQn1xVjtvoPJyksdXLg+tYkV4jD0i/mKh5JVUZ8wlDwWiNQQEQLmow2CNGSsPRk
DKcUD3S7KBTxFVB75dYuJZllyaOalPcL8Mr9aVJV6+gJzrKzulTMSr37laRlaGFfFj3jNiqnj8Ho
rpBD6igIQinYMvgMpkWy1a0Cp5qdS3cW/x6L5IUrbqL1qk9XW0ljd6BH+GOEsUC09JdHFgRO8dl2
ymSGfAFN3CHrcHW2FDnn60hv1niOuf0orGZllw+KzrzjT+OD8ZSPGF4nak4dp6lTi8gYmy3rZcgc
Ml0ez9UQZULNq7VynnLib5Za9vLq/l6qkCZG6Kil/6taylXKP8k8TdNHUAzaeZy1FUcdus692Bt+
TxvuTl8mZE8+zAPzNxg0J07C3KD8yFbkIn/hOmFr6FNZtNMAX0TCeGi5ZJkCVjMStJ0xB1Cg3CNa
v+WS4WzMVKXY68JAFbZRRvSUQ8Psu6PbLvTNjdFEdXJEJWZQLGpsP1Uf02oAHiisiYbz82tJ2PrP
4svRCXdLTEkBfhSLlAJVqa6IZUVqNWGs0iOt32esBClyxThos+B6Nx3rF3pURHwfBGtSdlhOFsAN
GrPMfMGqBkdm/awrc0dI8pPD+pbfhUpmUzSa5f2+pCpVifvsKICGtpxbniom59b4cgAD3t1kUarU
txkXhtJWjHrMFPzCq955TBmq4pZ2eF4dDSHkZ9QMt3XsceK+GgVJg45f1Zaoo5gEQQ9Ood5ZaBR+
egaSjXWkBrjtBHoAPGKVJKX5BceaJF3mLFrCgb0JaJZMqDW5+QG9b3mPiElwLzgo32EjzLrvi06C
yGN3pTsC0okS8l//CemhfttPfWh2raAnPHQ8N3r7R7XKVJ6ikseR2VbLZmzJdv37BFhmM4cRhV1t
1RkVO0QfydThgaeTIrmuFTosFXVCO2LphdHpnmbE2XtIivDC26nBCQ79VYKN4+t58JW1itQVYvY7
R8Ealjun0/s9mnpNBRjgyeJv/uyXg8+YQOrG8D+oiES+r6Jd4EiH3Zvtu1Z2QNuwsSPvbEf6p2ll
Wchde63h2GWfLzmao5EvcjsVTki1o6UzNvM9IDd6dJBYMAJQZeL7pracTIXgstblQrl3TAi79k2R
wwMB9dfnODzv0OH1vAulWCFTD8b7VGhkhe0fHjQLYRBUpF+UB37CjDbYtTT5fxj5rgtOaDpLO+oc
AJuUulgzklpeuZM4doNj/x7WSKRFZpLx7wF0zSzq+S4J8P/KhQhhv+k/MjLEyPIUYIVeB+oOsrLe
BcfN/1+9iRoEAsZwsxj2idSYg1Ycm+enjXMgqxrkdi1lCgShf3VK2RXMtZSyckEj7ouaE8ABIMnB
WsD2pIXgGM+IDVHYna4JBuIyaTCGe48NUGT885VC6zf0Ba2imrAByACpeMcM/EcWcLg8BMsY2CyA
bgT9DRbOsLBohALho5c98xp4dKJ3n0zug3CsYhw84VhJCK5WJKOq3hjhPm39NEpR+nfR1TAH68Ob
MCBpk4lF+fv0C+JYDz8Qa+2XlAU6qaPKCNoMmlY3XuOJ6MCEU/G3gW7DLLsgKMil8zmKxLl8kszV
PGgYaqBylUow/Pq1UX1G2gZB1OalnvqpMtR0KJFb8u7iHYux3w43uHo0UHhb1ON3ha0Jv0s2a5uF
cdAzGwSQIG0vSW3Mp5725sK3e11Q6eMDt4AoBN6cOs6JzsPc6Pb8lk1Hua4A2gnOF1dKCWSwfuAQ
G8afJOHox0tfMk3VZyMOPIk0l7vywPddGOA29oc8vHrKuTZgspqngc7k11gDzfO2xfyRIn81SOEw
AFH47FHs8SdHpEp0UHQV3/c5EXYCcCplZ93fE6lVXB1gwzY7tWItTga7SgGplYZ4uc+XzRuN+mbu
MD/Z85zvJP62/sHjoMKjL8u/U/OCSxV1ySzr46ML7mYcNVvZH7lpm8U8+1tsN/PheKEsnLJhT1ri
8yTMLRljsKRDHRAzqCc1w3U3YJANXOtyJWpeiKb3Peurfg/hIb9QRhPfELQ1bRYhDVr6zchIiDLD
Ta7L1oOrEjkWhGlVPfkl7ngdffxIWaZx/wG1VtFobhgzSVk0lkiuyBw1hu52Zs86VUZv5hvVf33f
s5opLIKfy4HakccAZqU3mUJNV4w8ZoXzZuJWTJEYi7IMcvCI584q9c56jXbFoHnH1Zt1RrFMFWE7
gDE4kAOClB/BbAf/Hygbdv8TsIUCH89HXc4AgY4mvJC8b2+pjM+xbBlDucyH0Td/yRWQnyUF0pel
vAWH1C74vhpt6daYTpynWVFSJzRIgkbW/Atg7w6+vZII+ZSnQVhRd5LQT0rS9RXOFHgIMbxFqNOC
W2pzRBKSLPpkPLrL5JLkl674lDJYXihVWoceFBVj13rt4Y3iULAVfRc/ymJzFzsrDk6Py76iaN7l
dsYpILfGAP8KbmfOvitiQwjX8FtUpy1gbS06edWDpALf/Cihf8awKye2cw9YBrS4ESwi1V6UDXnT
vQ6nMqBCgKW4EFhS89UGdC4XP9b1KjWz2tL+C1wwflDaosABiXPPk7Z59bJX13HLPJ8QLCzA6p6L
DTU8mCMMzYqKG7uQ66vsP0HPYyKz2gnRpAGSpIg3DmSmXk0t0Tur+K+TVsH/AkgdLjShErlK6hjZ
dVfUkPWkq3JUNJH7f/1bB242oLk4BZKngyL97u6jrb5GtZ6VQnhdhoDUyyB29add5aaJIutCZRpc
WGtoab7u1AE4tMsTSvTcLQqAtaeZEJQqQMZJcC3GTcojuMs4HklFq198WLx3UsmGGoeieP9I5iC7
vR+vECjbM0LHhzRYRfXOlEh9+ElYS2joLgfWD8c8/C/nadXVXDz3x+d0YoebFCnttZLw1ChqdWtu
8I4fvu60pEVP4gZ1mVrhWm7uucFoVlr/OmDXjYGPPNjo1jWu9T5p22/pd7HsFr6IniCHUfeDe1NJ
Bxf8M+6O4hshR7DckHN3fwCcDOTeKN7/R5bMOuuy8xhjn/w2GWvyOhS7Oznnp+j+RFdfRmAynRtA
LkaB/uVs1HXyXDKnQE1a2VZwkULy+57eJdOePcYR92ZDWLQ9JK1Zx26xU7meNNWpQi+AplTnzM5y
Tyt6fY5DyG1tKP4uy/NwRUHb4sb/hHsQ0JSSggPH9gNmebzU6HBbxvA3Wlns85s759PdXGUFA6et
Kn4jmnY7uyNgc971U/r0tAFI/PbX0wVFoEioPhek+cjZ/+GLcGaXtrno+KHa8y4Zsr61inHOjGaD
grCSAh+H4seY+BKZ8iYTgwSQ6TWlN5GOLYuDnjU5XVLcJ44d+XD/0bz0Xd1p4D2TpEvsCIyC42jE
OK68mkg8QEoN5gvrZyuZxpr+eaFIk1HKBVBXkjv+560Nrsu6SKLgs2I58+Sky3x/Qe06UVW52K0g
ZEZ0pdSV8iyEtltynAV6OD8ZXOTEZgtXn8ocLvmBoFLrLS1uGFHkwSh9jMD1+8UVlA+2PStSTTSZ
miJWaUK4Kj7G9Tz3GySZ5t+jjij5pm0QtkHO4yioElK81tH0BadktkiCnZFOvrIn27zLVn9Zdkx9
gZJhK3rICb1vDwLAsaeioK+PigSgdRG1eQr83fpNvwopVde0jm2VLu74OGjRP7fCATaf0Uze7wGf
4OU1BRfodZ480EagRLiRe91QbYJjOkGJsL3mNzpnaQmglyUNJfgS5DPwH3EL6LcQf82UkgPh0lfn
TBFRVRY7FOHUnXG80hV9jvb85RnMol7vfGtBjwlcZE5bR8JWPdNq0gSxl6eX70BrPaVJbkw79gyw
VauCM9L1XT9BT5tPhSzZxngB3I0BDg3xHp5k9d0qfvwN++pN0g0blAP+Joekawoz7Lsxb0LaEnYs
Z7D3W9E6F4AdAUFh6dcmP4yxWmaMQKL6iHmNrUhjlZE3pd5H/+kuDscYPxsAe2wwQsr9QKBVjKH2
KxeQYPyVCbWc3HKC8I6GjXBfJXNho+CIgzHyNysrB6e9mLTnyo65lcp0Vs13YGoFxxoXCOH+AnaY
QUVs5x4I0qybQjr4dW8YbmzTWRDIL6Zb/f8qx9k7qVp0sXJPooSdo1EmCX5G3WVvK57QMFrR6VDh
LN2MlC0ZnGqYGoLpQRyJu3gIQoDGKGLpXw2KTzg7XAyfrCCkFULzbsvugiwkir2p8nUDHkgYcXu2
LQbij6ZczcMwk576zesh9fQoKptbkUXeD0DDByt2/JBA7vZvBNKKvsz3Goyt1aQ/9jLNYk4KqJnL
EMXSmdW7Z+OB6fXKvhWcPDH4+uu2oW0UU2pFOOYGBPfElHfcHfibjXXCx+/jrWXdZYECwvgcIXFE
96pTKI2MxcxMM+0ixQYR2WWxRR+wxtdBOiM6B0DhVxiCNm9D/seaqErA/y8UFUG9oAb39E1VqN/b
2v3vLJczIXFyfem2kal6vOtKdE2JHb0SI++ofXLg4Q7oaheCF/zG3GryoO3au9C5cc2sp1XeaMkH
9Ev7cj3v0MeWIlXZLEg7beMP91oVneyQXPiB30VfU9j14Cm53OV7fmr9jN4xiuVek6NI0VoKz85w
bWc3dMEJyKSuZE5T53pdpXqymcgSs5QblywttR19xzZbC3pszRakXrjHPnlgIv8fNA9FjEBqFfX3
I1GLIFhHiNNf3A9gH1N0JDgInsydhHJBB9u1PTNfVG9UuFoDaLV0cCg/erNSQEfPMwy/y10HfVUw
GPuZ+a4d7YpprXRlYT3s9iQ9/szJlEj+dhwnXVajTjZgRxnPuGClYyVaXY2A4vY23R+iw2dR8r3n
yfJ9+aJ+287AkxYyNom4AZCLZnXVNpkkmCur3s0zjd8hFjqxXf9g3NAus9Y9vqtY3AljPwqymvZs
38Fp3HIdn1Rfz4TT1D8MbJjMoP7vxO6BYZMpMmMKBhSzdYqQccEvsaG4sjkflOHWtViqlQLq/RFa
0h2hk/CRnC2C1y4RufD8hDK3eaNQdSk6ZwE3mWhszmDovp02MgW+BGk5Z5SdGrfAjEmo5IWVhogf
wSKf6VjjcDZm16oOyuDGF/nBoDV5GlVADR7LPHHhcyHAayIU6KaG7kGVmcLLyZ4T7tfH16N+Bbzp
kb6fJi1itOgbsFbLg5og9CE6jMstd7o5jpdUWblqj2P6BRus4vwDYrq68xjl18nuD4ZyNFY6QpjJ
Vc30NRC2SWD3ig6mDDm9KpBhoUBMvFlcKjeWeXfD10Axzwc4CuwkacAfFWy/CFVPzDFD5yE42NUK
n0CDDy21PyPDbzXsR7eJnOyjLVd15noS+kVdgmfDhPbuaJK16p2+czJZK5mnLIuUbSzmq8EVleOy
CgTyOkq+dYuO/O/5y8e53eM3+cUN3J3HSRfvBYO0SsE0lHDt91iptPYGDWjrUmsIjTq+u5qbAViA
RZz+LwDa9ENhpt8TKd3XkhFgpqatZOkWUro0cJRzLIAaTVPuIgWfQt/MFyN2hH+rLqH8vEwx1b7g
HezN5JPpvCumn52PHOCjicKulVsJZOCHbsDi/WuQvPxS4OFrwj3bk3JhfKrgUSR14Luw9Wm6MP/9
d1xooOrENV0ZIXa4rCbn32VrM/cm1Ufwf+STBwyO0P/Js5EFRFu93so0BYGwpBzob9iDxomCMEqe
nYV/DnWXwt0BU9qJ2/sGMpp4DbjS+8bKIL2aJxj7eILI9Ja8FadM0cLSxLqUUHJH9gFJLu6L36b/
nex/j4CoAwVZpeTg078SnE0yuBywi01mGhSaJW1fcTAtYBsx33+SipXtMy0pCj5sWq0PtJpAEtpH
W1o2rsvU9nGs7PEyd8VflU4azz1JqkngwgITOn6E3/Ur8JSUrqp1XIG5ny2QOj2AR206FEu7Nreh
iGDVSMkwrCRsk3VqYeseG5nIYDLfXi2P+twv7HeGiNhoNjkS/smLMDyTt3YnR7mkDXCYGm4NBOQt
k7ZcdaM6qGRAZDUadE8JC3/tPT9y623xfBVKtvjbeUDtIE3GfWqW7t6QFgjEIUeDfwX2uKGMx8yy
Zlx8TiMECjlXjksqLe9ME7foTW9//FRVWn8rK+FV9MQ8DRer+48L2C52NwLygi8XiDHwKZuGjBiB
LCRcDfEdu7AQAmgJJtAochJYfGwks+W3Lm9YbCN0ADHxMwFhXvfh5VQarT2ofLFXi7cTvjBB7b9X
0qjEqYv+ZWE/mONto1w+vnqCbwW0Z6p32eYvxz46pd1eHe0zKRMY569Ev9xxASDLBe1JXMy8HfT8
NFDG3BJJj2fwIA5IqgR03yVyPw8BKDaYmVrK9BuFvbJWw11xYZU/cE6IRURow85oASSbuTcVNKqo
6++Ax6r2HsoKjwTTWWT3k4N4xUEqK323YrjTyQIRg7pPNgY27IzWFX7QhMJxY+ay/MQbyq63P08p
eLj9z107kqM+gqDCu1Mz+VRXaRN/vXIL1+fQnUWPqUci1u74I2+miIgrKDI7zqNkgUVNOuTXbdVg
h/arRpWzlVtp47AXCWhFomV6uIMvH0ej2TzOMltyeWChzSlklmS+7CYtGcfpFi4tRtyKKH3LxLHI
6SfrQuH541sCR79wc20Cdusv5xJnAclHRNTwNs+MmFuRusIHgW3RkpbHlOKHnNHp+Xjf8FuejUbP
6dybe0iOoQsvRl2sDoJVEc4d6Z/nx3xEaSSrQgm2sGBsxNvQ2KKZ7in2kxMrC+dh0C9AB+6k9TlY
jsk76aV5ZX/7M1ecEW7cwkb4JaFXBlHqvFNPw9htTQ849UdHE1oNAnLIV3NQnww/5JEnRmC+caTo
Btx62DWF8HNlFxxMeZwlHQ1baH2s55eO+B4VW4++iD4J1VKiqvAQoYdlp+e2L4qZZYmg4JSRINVJ
q63tRg4ijYZXQSnkilZeDu7o6wKOsfSK3Tv0vKaMUpmmAk8aJQVp6qvKOugHG5WxXCNb507zlHWG
Jz5HXaHPeCDbebfjr0tba9u4dKg35MhCW1eXwh6tiQp3dj4YyHAJiAXvCx5mRvS6J1otZsD3vySf
8sWF0pFkoj/e7tfcC6gQekEBvR0BeoLdvWQEfzs+OB90NhuQnvxfgyezD0wWBq301DLONuMJfYRZ
4xEuSlevUCv5hfSwCYrDGhvGWq5oiIbvM+nDUvFZJOLtE/3Cz3Z5lNgDrNsypyqru0wF8fBDcMrs
y0WOJjiyZMOLJSDglMFizYlW1O99M0zWZTJxIja5aJKaaP5K2WSP/JcJy1m/5ZVja0fSxe6tS0EB
iJYM8ls/oRkJhJ+xOxxSzsl/eP38WScvAvjUDCML+Nj10nbLjMCKAPYqJWB1pXGdmLRCMBsuGIwU
uM+YRQ5ki1hQTC0u1ELF4MCt4tFsH/AXiBSs6K2QEAfpxA+RRhix1B8aTHEi8g5AkePtJgsrPBQO
DsnXQOJOvqIcEpnZH4qchCeIDnvi4YVouUzZlyixUjTjA9+3Bu1FLaiT0LbhAW1WCr7YlJv69y77
a4LLFCJ6jcNe1ZAtG7aINnysgfnX4gjNUlL5kPq+cSwf50iHkkX+Vm7FUxOdU5ZkBZIvFIkBq+Pk
y515gnTO132EYn/+fyCcJML0wMaGEJwlrfF9IYeq1ghlnsup/I7iGQNb1k187x5ewqtInZCUmKjb
Flccoz92fVufzBjo8Xav0atiubIUZw1sSrxDD36wBI1xbaNBL5wXBG35aXUnA4pVHXRr34+w0/7H
f5V1VE3GH3oMDAOiMWllqjsLUOHOZbKlqh6+Nnqm4TMUsB7mdg1kMSVpGhF/eHlMSHK6KV6p5Jij
nYf3cQ5IkuG1QK7FXn+5liuutJBasDvH7rVkpY/XYcZthIWqr5Q4I3fvMAb/bY4d6m2AMbDCwiEr
ybSygfIHzPHP8cINu2zwyH9pWxVFj+dxSbF6LE0oVmhIHoT5jGQzQCL45YQT3JMO9b4dxPrdgSOm
UBR5wsdEy0RYRA/Wod/C9Zt2wbCo5eE5vHhxjIqcp9Kaq/pgwBEWlAyCWEspKptxNAB6wwV5AdIH
E37rApZxFjsM8nWh9qSwch+Al+kHt6ybVD/lp1d7TaPYLcCumaQ62uU70jVdzRCLWvxQC6ZY5/ck
HUPjzNDRgpiQUu+fCIurFJUdfbfX/rz9XT801XWW5ujGDl1b57/8l5qsD08e+y+IcL/iY5LrNzWo
Xe7nrYN8RIaX6+3DOBar4vt26rMUN3DDcbHO3sjN5I+CvqicTm4kAbYbEvfLjN4R8wbRFFsAoI8X
LBjSSWl31D6p1jOAKkeloS+rBIGDP8Uxi51jBIQiVeXEIDVvfv+PmpMrvjY7pNsc6biisKuUXWIZ
2X9u+eYmhmWnLAAyH3jLI+KOaNqNsFkhRY+vpOuaiX199fLMYRAw802M6HNJGAv/FfX98AK/Me0A
woH8eLCLspz9hvqE2WH8Pz1WICfnrDPfJ3Yi7OG9jwP3zZTQZGmvqkBq0FDcniBbLxqrIcu4Ei0G
IjrjOuJlmBe24kv/urznBSRCCmbWLraMeyr63vWZTCBYjs3yHPsiMCY6kC9WB7yJRUkd9KSWHyF/
LRgHHxi7omumf+Jfk++sRc0M7sAiBcNv0DZNFL8P7+28RstXjcQMGvMvj8pyinGr5oJ5XkRhqQQY
3rbqxINddRrLyT5oLszQPnnCQheHnbX8I82FvTiIGcZLBZP6nrFkFkn7+52uPIAA6t6kAS/ug64Z
hvl1hTJdPaAGNaifwrO3fjxeo1YH/gs1kunkxnQcowSR7ppgY5enOZ7MNmxV2PzSrf1uKL6DIW6U
jJ3LpxZKHUOnYwkK5zJy5YdEMsdDQwCsUa8hrvgq+WLYcIDUO3XbpkNS9pdZHLJriaWGwgjSAR87
4X7nRvGjeoiMcQXuXoN/bY2oail61Fxr7Phv8+GosZSi0zDuHqGFxIi+e1k8rBlnHEr86isB4Oww
EYu/DU4aJW8AyZmXzmpvo5UwnMS8SLiENMvgDGpGaQX0AfHLe0vjZZwVL0oG1WqUn5CNpOy69htL
mKrDSwOGqYtZYLGh2lBBcHU+Sw4PeEjP21oIPsD9KrOgZxnejo8BOutOTgQ9BRyK1mAaHUiyTB8Q
ZXzC7boCneZtgEqRFj+TMXtGJJCebOLRsf4NmoN7q92tJoXtoaYkzS3frAfDxt4V2hwT+q3l/F2z
Wx16GeofQUZgldiyoUdoQYQ4PzRes7ZEpbrFFbnp8Dg4ZhBeYAcuKBpTSj9HfWbJ30oRfFsjv3Zg
smJCXv7jSZw+pq0u7CCSnHGMVZ5O+UbByJQcf42dITNuH4d73npnxZd2tQMmJWC+76Zcd88JapwQ
wpYVh9C0IETeMiWGjA3st6HsMjR87Ew3REjx7XnMKOz+BGQIeTFT5uuPfAvxC0PZejxHM1uNiTZY
xwiBZLCeJj7WgoiKte00lZcB3JDtJoEzl2YXDBuASsODl6qxcj7SUwKrgf0ftwAFIpkq5JwTHraE
bqpOmUM5dZUsjTpXetYTrDUfZBpewddF20MvhjHdy4c5Vo6m3lBYYSgZe38pyDGcjzL6GUjyaBCR
EVOltyZCs/av4g8dFKW05roEmTX7yDjDybigkT6Fcl8DlYbQVCe8yf1TDXMP418EHzHRr2aQ3ALE
oD8H1HUFZ6u3B8bHucwEJWTWIGutPrdFH9OlDOeTqZgyAM66dh/58e1IRCsY/W1p/8y75dIYGus4
Wj96HKqwWv4R6+IrYrFIG74is6IyiiTbuvv8+0pQBxvjFrqhL9E9i3UYoOEIuJ43GEwXDaWN7MRj
qYX99pyFci1fIl+8VksA1tkHiYRm+JQqDy+eohbEOV2fh6C+KdLtnCsFj3xh5AGStV8X5dCZbNPJ
lL3SrnwhOzmCOpjqVkbu0+JaIiP3dVOR8iSq3RBEqwZM6y12odUmZRA/5hhsWa1z+13segFm8snB
E70lxYAhKnxrb5Ev1uzj5bxxDeCnVaGx53NtEOiYtYXSfvu7uEKfvFSPaaRFCxH4F9xlttOutAgy
hcc4EEtbINOAvYPGRl6HbVgHsEeY26mZvN6kbNyxqLWTYvV44m29gNrgPrprfXw/VfX/ZzVC3H+l
mWz1yD8/eUthcur4S08WXIiTXx78XZRPNKRfdMiAoeXbxUlvomqR9Z1kv2xu+h8mHFMfSzGheAiR
u/c1aQqqNj0oruouRdDaGZZvvVSEM8t0yLhp/mvFYSJPdeAyrMkLBVU1k29zXWqiBd3oqdReuQoz
Z1imPGVMPnCsetgKIqXPfQIcaB6EVy2BAn2cC6PVHGytva7o1LqDdsxhfcOnGHR0JnIlaA1n7jiW
Gh0Ltckq0H5UuSZjDlws/w/zgy32v/SpXRnxOxk5m0jZMIR+cBrr2MK7p1QMtKv0XqlxDRNjTGTM
Hhv+mGxDFB8uwYHGZlQH7LY6x1bObmLeMjIB5xjFBdn9YIiA/4UVtiRSZaXHlXkXIJbEn8It9I9D
u4MF1M6TQ3tb1fLxNKBBX4V+gQwLdOLJ03z83mAjV/JgtUM9EDKyPrp+LzW0yabPoSdjkhSBkR1+
drSZjteLX3eYdrR5UfmqJ4VcybITR8kexvhi7ceBWf8hX3s+gTS/N39D/NpTlDpLJnLEHJwYGoB3
83HAqXoj/kblku3ysltqO42L6OXL6eLXU9JRayor6Jjp0/4mgNrnIovp4o+l7PngzfdnGesMMCs5
VhIHgbYlb7WCRlf575N3hzfui1rob5qcgunEk/iC57OhJaXnkwapL++l3g+QXOW/hWTBjwuqVGl0
xgD4hWeiQpB/IoiaEVIdSVJ9Jo9XnZbRy6emgYsLUPhwAeB9AV8Iygd0m26mJPqgrQC4y4zHV8t9
QbnfX8mUUZqYmSaAgmB8HW8ZBMhSRb0JcS9CFVs/EsLFDMt01g8NYK4ZnUz2d/f7wN49cFmAG6Ga
DJ/Hgo9QWPk0VC4FwoEseYk/CFyRCuUEHD0dgmpW1Sow5mfSTGpSHPA4HIwGxAPhH/89XxFx/5fc
c7lQFEPobkGa4FiMKCSVe5G6kJql9DcXnwr9sX+BDyBJDOyLh3vsc5obB6qyWDNGAUBJlTmVu84C
aeBOTuAUBHtRdlsvLd/OnLyYPg3k9VD1O5sHcuqOZD76e6ilAhuuX4unryaFgMJS9PDHxBJYiQcm
5HjgrdeoJx55o8ejsfDLGIPjoCzZAQQ1MiqgSZctjr7RDzGjNFrqVgRl7ILH6w/vnuzpvgk3cHOS
EHEPXy66pHZhQsXzONQ7VHrWkAuDEVe1KaS5HOaDnvT3mSi1GtA8THOAdGVzgeZ0YcEyhuUg6wj3
Jmtf+4OaR/B3/Bi2PFif25W3VW7dtxUn2WOxO/aAAZj2hzPBzQRtKJYcsobSbHQoWXx2RH+8QDm0
gm1UZTm+boS5GfRZg08TDK8rkKU0E/dtuldX6JEhE/jrFIzto71XbUzBeiWkkg6hYRNhmp59rRc7
IGIC9jf8jvyJhVgyyTGopn11iaILIzqQCN/vlKGj/LlFBg0v58B6+/+LxtPijI1YG9Idm9DV2LD7
3HL/peAGkG6CbUC9PL3o5gAhaI6JEDZJOnZkao/mewYxmXwmfFPN8L+vDJ9NEs72O3vg1DsEa0Gj
ouznVsmvqP3hfvPEW6YyFeREjrxP+nTBkzls0Qi1F2abJ1rC2tkjQmt6uvW3F/z1IelnDYmUsIF6
mWxuSqRtX25wFOzlX1HhTI9MMMhl9/b2clzH8YsSK0MlHhN67Rpsb9TxW8xRiki1iP9LmR2WIWlg
vg54tQsjeuYtp0a9YgwF+kJsHZBwjGXdFQy3UhUNXfv91Zi374/E7oxuDlqmOo5Yhm1kGfuEr6gJ
XGlPot+JqoOuwOpbVOBgfDrd+jLUhjeE1fGwLCNbKP3Dst1yxAC0hIqGb18pzYfGWXq4+A0jKwdf
wtyHaiv2K1s5xf8LcZu6cgHwzqQ9i1C3IUVPZNK83sQzCfW9MtpzqEjIe9roDwbDe3wTcBA3C2bj
bt62dzsQGavCkZLWzy3+HrUQPiK0n3FALkZnneZbEluPMgmmPEsdtmqth2r8p4vOolL18zZ+KrXJ
qavZJwp2TYl7vN7kW5jXzXs+cDTRkoHmRJYHI4cI4GhLXggZyVC7IodEUq9Bo/5QrpNmdqv+Llon
/4rOM+GFAnpdMPaXR27ygapYdPWqsuTRFuHX04agiCVWWcKW6IG7gTNiBXjL8+72MLDJwnuZcOcg
fU4MS7Ui74T5OjpRsbFcKwqz1moeeRPljctgVk/kGVHVxlgtBd17zalxhWXdaIZej93Loc1ulkyw
2J/8RvWZ0dk1LWz7fbQaiacSweo/75+0wwZVk5nPCP02kZJ/XgB2IN0Q7GNalEGbsCHdOtHMRW2R
7TIgkJiQkowFVsWu5FMEziEwh4aMRvh5aK06JWjE6NHsoe0HTeBuGTtbi8HUdnidIeAFyadBiwF9
jT/fGzRBYNqtUg6n9vh4V8Ts5czBZkkTgPUfH0jr1lRcBOFRIcGhtd/9AP6cxuBFT49IdsvUxD+k
UDVZctGAZDjhb827Bqqi/qZyZGs0OvrdQfzo5DpxEN0bWf/qvieAP/whjrYBCCUAP0M1hPYIjZIQ
Ruzr6KOoRwkrRl4eCc/EsaJbCGyZtZBtR6Hf5QvIXrfm5vLvzlm4yFA5KaVh4uOUT/SUN5AmT8dw
g8AKbrnuINlkU4DMoKSUM/x7sWGoz4kOiTGSRfs7IvnUCldGWZ5oT2q/YHgD0ES9MrZwZae5SeVt
xnPUcWNSQ/ply7EPn9gBSdZ+wDDkQ982EmflDepx7q8WOEeA1yxL7OsdXqydAJtEmB5aGtCGhRPb
2Cp6p0rMlcMH79b16UkFfzQO+8OMcpFRL3wmqvHUqBEUiqtMsTfDIzINSlNfgriHa9ycSbEC3CgB
oA1QSrZ3co5QtAxWZzBUreyCvpBlFbNJUvLlsFo1OBeme0wlSk+zjXXiJ870GB/79Qj1fPBoC6ZI
Xm0EipZsr6dJAzoTtQ/fS0aatYTyMmqrNBda3EiX6aN2x9fjn+iGTTSjP42HuebCjpfwy8ljwOm7
UA7sj9hhMh2imFtrW5BL/blda81rgJNVIpL7PWIAnhTjPuzfFaBLELUEQS+et2H7Cvh5hzquDIL9
PmYPdpeHevUKucfdJVWBrTAeG4bcFg3usHf2goqFzhz4gh1//s48ctybLvuYnETy2BhMV0t/Yn58
V8y5m80YS8ukcyPAgwprrW91q57/vzGXIalwxrI/DfB8NbNoVvvZM1o8MeXr9aIGsrftkw7DRph9
xYqYpYew/OLwrJRnlbll69Izt56NvjdPKKhXEeT/rp5oZIffUF/ADwhinVwgHm1FRbHXnZXaw6xy
9DQdwfcIxp1DLQWUwS5vSzjG7eU/3IrmEZPRvM0vSAkZaya4kqHBBd2fdbXfvzwEhcEnNrtX4EGD
+1e9JUhmZ4BMBqlB9jkrbkeIa213AsYM9PE9gFtRRC9QOrfnx7U4eQy2mipquTxHclQ0brrIIuVd
bFLTV61lgk/BaH3dixTfUISMlpEHvmQLKIU3hZqdxN/+K5SGsGft1GbdX2rweWj2NXB8X8ra88bZ
0L0Id3B8ltmvW8xj4wT7OaFaxhDyIlDLOuuTqETDkG2b1r693l5EamwNMhhUPyHAnZ+baYVfaANp
ZMpyVB2rYDmth89vAaEXkKFT+cF3NadMB/6B2Bz2dyCpEFNmHUjkTywtVpz75weia4insPPn9mN7
RETa8Iaez3/uZRbFBlJNE3b+To6n7VLb30awqDWCOEnj61LKmlOejOml+zzJh+v3etBj3klI7mKu
kFTrD15Y1/vfDVLCGX1hxDFMfnUcCB/jZbHL8ZBMoXj7fVlzYxW0aYZHLinwgODP2WiH4HDtV9+3
sH5NQxRO2Uf2akCKkQMjHe4F3/fXDopia5+C4plkJBa7QF6Z99pVAipXaf6j3rdp16mpZ/XVwlNL
sliAguwGtilL2HJdnZr+yXNtwq7nJt2WuLG9SE15K+170hSY3WRlaELJUh9qrLYVVHdqZ7Vf520H
PmgvW/C21GsDw7l5tT2THG2s8HKKP/AsWlf5rhUW4DTOCXgvqx34+C8AWpfc1R24kmfnFEIW4a3B
m7qMdmn7dpXpOdsBSBXaUwbAHpeBxvXmqt1Fc3qGPExlp746682Z3V67oeYQIGFILd0IFaC98PR4
5GMnzEOounimXbyQBuSQxindN9/Tq6YMjLQ5wylrcrnTqBBCIY6jPugolvaYenht8PGJURWDgZ6I
88huNAkAAqaf4hNUSPYbZ/3if7bB5S+JFjhIYDnk9C5HQtGycW0oqHj5xSMED2rTjVkXC5u5hKKb
HjUNkv4Er9Di41v66aX5x6Gw9NGT6KDFczwJXurOYj5W6WytpP2I4H28FxP3iu2sUH/GpHmRI3pK
NtHk1iyTFTwtv1eD5BTDplhhqxfAIHXZ6JvgS8876wPUfNNzhTt0TnaDNMSQ9MobyW423YY4oiDR
74DNRa8G/oObXHJGeWmIJ2qaqy09IwDoU3IbK+Uf/r6rQqZatsvsM37CqJodpeuTUv/E06nTTIfj
EeHNJsPSEB0Xud6yt/YzbdemhYcAhO3TimgycjqO7vfpZi94aCSVx36Z0xg0pE2HSqjpbG+JP4uz
e9Q5L/HahgSl21pd0kwXnR9iXLm71fA1u76KXuMrn3rZEP4ZYLwkBaZGBOhuZ2+baxi4gFP/uIB9
gxdjB5MjHiCSYngLZbN8AeH8kmr7rqrtbD1UTnJ5pkYxYcNg2R/0NqXlSRqKjZysF+imkFFNQj5B
TeLMMwMM2VqV/KRfeA2/53UNOiYzo5kJh/i03b87b0Y0Ck7OR+uCrCenANCXiAspCsg+uv8aUCNt
fBf/rsmvNmPiKPIm2jpSOdMumfXosMm8AwwRlGydP2aRVi53ZmcY3uZsDzTilhFbVZXy9HXsM5Kf
CQyjRtv5zG85i3TkPTBQDtJvCUJxfSG6BOSwJeGPNoGd1pFoaLyEqCvMhAZoqqjb7Coy1b2x9crW
S71wdfUOk8ScQ8njNKjcZuVvHuFYZ9n4caXkCo+6R4obzQV6LiMXy84LNWN1qfWbvQKoB/Led8Xl
9iuIaOkXk85GpgMWu3DAHQQTv2GZD9QUEmJX5RYsfZV9oCGd8JBJqgN+GQgwTmqBVK7sf4mzuokf
/JPxFdrxOQMbGYX4u080NSHzqbP0F2y6aRUw4YVaEvs49WLso9T+p2qnLM2bSLvhnYdCr1xAZzUh
lkgF5IbT6RMAEo7wMJ+1UJJC33Le322VM07xQARVCSBTg9rDggsW6dJjS77ZPVUuHOEQ/AUgbOF5
CMFGSQQTVj+jgPVL+C3hyu4HGGTPd4d3VSlt0YW3eFKoxV5h9l76CV3PoljDjzNgYQpbfyOLWqyx
LPrd8Xl3wgOEOq/k7/A0+Rr1lze1xtknUL2XOFFzAlurn38x8DG4VugrJXgwlg65LoDj93R9vBRH
2JGzEb9tW+jIewqFrdBsy6SuY2iCCIfFIN87rVJxB/vocecp2DBLy0p6wCXRWAxmv9BHJI3TK5vv
s78+Tu8FzOxLvjQ9Ml0bxdyoI3D/1lTeB2QxM9IXKS3bb8FtrdqBIMRUH4pWbMtmyygbIPcltUrD
R+tVex4mBoiKkKWlZBxOykhJViDjjis6TG4Wippw/WfdCyuxOrm2Vdqj6we/yAP8r34/EZ/SdUeM
TJy3rY8T9VwyawPvkLlf6ko84J1HFgcoYXYGJ1nFM72Luokkr+Tmvakpvh6QkQ8TTVghAQIiRbZm
Xp2xNpoejKslNrcYLBh7SL2jA4VEf24gg/TQCBHsyOO13T+kkSZumdWkiV1gDBqu5QAVDf62KYxr
CydB1wcwPuen1vZyx+GWNPY9P5qJvEM+boE5Oj2K4Qjkev96/Iu7gOkQXnomUQU/U3vIAQFLiclo
zRxUvQAYKrBQ/weAqb9i6cn0HTwmEBo5eWy94ZK45rkMiE4qIe78iP7aZSHmBWir8oIqNu3utCVq
ST5yMTDp3/phlzkcaDL1ub6U2B5xyhKZ+Benji0rsDvH7gKE+ql8weDeQHGw+TwLq28hTMW27zZy
A5yvFLryWHy2y8CK05KEOYe85lTPFt9ijBwj2AOKP6p7G6eQZtCrs+sQntXmtXzICu2gvvKLK2rS
XffMS5Whr1TzYEmTHvv41kX1SLnjeC5dWzJ15UFkeGpbBElmbV2hIrgHZC8tTkTZygrId3eqlW96
JbsLGYU33kcfm3qoKURyRso/N+9h2h4z8uJZkLIitKixkzshrSw1L2iI2koiPLW4BKdPH6SevKmG
/wRhJyCd0znsuup5Iv41XrJ9ZlP7uuV8+QX/m+pBxQqiLyYcSeuK5kNO9/kcdjrFIbo0Cvl9AL9V
By94bOQEoGvpi12VVh+QN1ah8dBaf/lKXc5zoiXdJM1uFQ7Tc4V69hdFFJ8m1fllSMwN1GiWVXlD
rOo7tIQIX1EjdJwv/dhlHaHnn7WG34+o/7BYHkF9mCbCdwf6bEhmtc5TdVTUUyxBkXyjQDMLUOGQ
ZuFtt7J/Q/aoxWqMBrNkFnWRAP6oWDsTRVE2CwMnQ7CPhbpiZB6r9IYwJFraChErhub3DuFS4jtb
RZo75JkPmMHSWE3vTK9OrKGlQjbAUmPpQHKeVQsoKJb2ngSwYf/cjwE5ku2FwpkTJm6wXp45JwxY
REy1YjJaN3/Omw9mnurda7h6V0EKEy/5Bhs61N1ZKJh5fa3R01GupePg0bQb/njYGvT3F3a38R8r
bhmC3WpUcS4U8noRrNGKpJgTgYMbVvYO/EfFQWJk12UzmTEXhDZconrYR5kEb0D2IAq7ZGdi2rV8
J/yhv9QBQLe6S6CiqGJutl6mfMmTrOSEQ6fwFrN/n3L/89vUmZG5mrF3Jc75+qaa22B3TxGw9TAM
Qk+ll1huEeYYcpzmSQ9JgdRWhJP3+f4iKzi68ctEAk2Ff1N0RBjexG1Ken7yWalwMwyfiUllAgLR
LgPCaoS/qSa2QQhJJyLJMwkhN6831PjDlRLyjYZs7vP/aYJ+wCUlJxFjAf1q2gdqoFWTyAYo1K01
1YiNKNe9iGdZnx6i0g6nhoBoxcSgN2Jlxr+6NcqaYzFr8CXklYMMj7HrQnjR7rs3RfQDqF+KGI5j
daA5lpzfrPdjwYZO3DjQ2pnowlgUaDvp+9v3UkcEfBuJ2VtQ+N7yQxYWoPnR9EZWOvxiJO1WDTEu
qzAggX64IaKYntfvx4WVGwItxHf70k4Qp8KFFwdq+kDxxHvQPG2M2KrwwLVXGk1JSQLNrW3VUQ5c
D993jra6Wm/w/FNZfzz/9hEDXxmHdMKa+PBaJNtaqh9BixhMNmQiYffu4ZJbW3aaqhr5OEpAlSTo
Vo/G6WRWABSyMVGXS7EyVb0mFO41lIfkYTlazTv/89KoKc6GnT9yQrBcrCEA13ZkJmeGNQ8y91wY
zXrxY2dG952X9JLUqlg0/MoH3PpEab2B1ZaqztYDnVBkyknYmin63x+Fhgz+f3NB5DlukKy8L65C
DbXw1CX2TGs7V+QVzfPMalJB/XFRrAP45tvLdBljCI65OOQ1uwh4GcYQtceZmdklJYUMuJH2Cw9O
rmHqIEC0n1/Unv7SV5e2as7bWhRvnis3wFHBmrsLgJlqIa4p+R/tom++kGDUGeHRxlJ84Xo2S3F4
X8BHgbZ8Ozb2kxuKeU5KNf9tYKkr66bHj+0Ub35C8Amfnnc4Gc6G2W7JzP66Q3JoA3C/RuXSR+zB
jw6B7eYf8M5Nh0dA9kSMBVdsvSqC3ea/6WrvOhNMDsmrajqyR1GfUAWHx/xuVheZ3ptKCPG4cUzb
X5CDjO+w0+/zvEYZRnnW7qOdTWonKUMmfnoH84iS2GdFyUNK/PCLrMgr4JT9cL/SV5y55skU/nOY
NZXkmBWQeUxjqIRKQqzPaxKJs5uxtlrSyid3v7BJZdF60Q2peBN6H8LDKcPRv0s+T/lHtTf6Rq/s
cwcwXd4/INUtDfPrS6SvCFIvIGfgeHHp17o96Oy+3WY3NtE5e7aEYb3ZIJIBLPPIRk/Z0Is7tbNP
XTbnqnev+pbe4USCSRw2dn4Kq3sThywcpdDs1JjLKL1Go9kNkqx8tmLzlBwx4tRzSrbTp6ma6Phr
IPsxUYp5L9BOTdtOpX3Jg1UKJkC6KtV4cf552T5rYNby3KvcAHsB/4RmOeUcNVF7SBP1rSQsGN60
K2h5OEojxL6G45+2DYYqfECZxImjWCiT1GyyFIfqdLtFF3rMbH4yEBcad1I/hFiY29WOV1HgoUtj
fCDceRKOA4a/rnkcW3mJpXzhPApvf+3uroeKOXdy711zUYoPjiqVxrFZwTm0f5N5nF0SGWZ37G7e
ibXJJUphs+B0tdidZgKXun+OmqXO5nloXkPlj7L9rKHIQ4Ihy7oZvoFAu0WIiLOejhjSrNCTMFjs
WJZetxPJ3F0RKjuTxLGLdVvnCzAxNcb47m9MFu71+cQLZcNzUrh/ZhTyJ35cAtA/7w+4icfk2DI2
6SC42/2xfaxVmzNw6jhM/NugU7mE8z6qUpthyRzLWokUyBmdtvD7OeeZQ/jWF+rZVn2LUgleo+co
MObgFZ3xtqRBXk4Si11pn7eAmXyc9Abqd6FxXe9mRtdVM34cVD10NHs+KDn7S1ufrErLAiWaO5uy
k19Ls7pm/3LLJnYS6GDT39KXy7NZHZ5r+Y/ZfSBog8vI0fJ4j6YVGXJBPagvtui+s/mBzytzi7hd
uPkv7Ia/sVSclpyzEE0e4cvPFFGTfwCuLghM7p/9D2FLFgnfV/h9lgxQT9x5yHoG7FOjRnrQgAMB
lrJyrGU6aFdZCabxZibV2+e0Eh3001+2JuZd/5RPUBugU36T3TZRkczNbcXVcF1JV3Mrqz1QWwwi
o1zerFKlziuxRgzSawvKozKuLKZBdINvYZ9rhXHKuCnaYhErn88P0JXKniUlWXPbfmSO2bLmmj6N
0HZHQdRoZonI4SlJDtNdomhWmqhnUVAlYOD8rohvC2Q+xRxx964rd0n8BdViXBYgKEQIt3hMUYAk
FINb6/cx40KeA5sFigrp3IWkyqdWBzkWFiPY9rfAmd1L0fDF1C4W6VyAT5S4WTUlkWRrqBeHQBHV
qe9Pa5SoLXtoaw1xpHfF5i08r3avtbl32BXNIStkyNM5ntxHAsqj11xIpMly3bCcZ4ZkM0IhbNPr
wftbzSkji/nKFhEqtzMEUHFz32/gXCjBdFqYJDIlQlEj9Q4qEoEmbqbyEFQzAplBu7B64XsSwn32
tQAHOLHOxwyKBeGiYjZmwDDSrZ5OpNV0jWu/CmKviKWfewSX0/gSW2M2w06CcF1dRGtlzPD8fkdd
13We1oo33ovxgwWrOFkWh1dcbU2tG+Sh7UYJDiDUrUr/nV9voO4gAgbuYZR0SlNE0P33besEfwrj
condVE6tBOcPKjWBAqqd2eeFPUyYzmq5/dCrlKBlhMSKbWcSrKJ4T+iIACEBAjPmE6rEf/Whea8/
lcmJK2oyM+7cudTpqXHklNKAPc41iVSBGnJ1pGFGlw3eg7/1B+/+Lna0loZza+/J4QiS7gURXWdb
glFb+iNYv2FnktjFyuswOxibX64jaAkJxG5lUI2CuyO12CJUJTfSRfiW1eO27onAByXu65JRE6mj
z45mOt82SqEs6jK9tWas5ibEwl2jSzcxFBibUdIs1a3SJOG8eNpdLPPi9S/eTOD1avuhyrb3SMw5
uA4t4FxM8q3CzcXVrs/cZxHnI2n+PYp4/iAd6porltsTdTQOnumPXOP6tpRgcWaGhhGS5f+sYqX0
l9n8Vjz3WhzvK5WXsbDcDm8LKRdqDWbQevAl+cItq+kUK1uOBdxKRSZTIezRa5+rMb7eRbmOkMHU
9w9eeGMWwOxxnwjCKAYapqWHI76Poisa1hLL95lO5l4gvBb4fmPqOPvP+pDL8k3ySDhIt8XFO6jj
qN7+O5BHUetgd2fjgspUAQ6SRff92MxA53l8E62h6Qw5MUbg6JsOV+tENSyaLf6Hp5fv0lTc7Zd5
kF8sz2S/eZa1UcEJ0rXl6Kl9WU855hjzzULTkswHoQ+PH817clCGAlA/NBsWheKzsqW48uk/r3hD
E7wL7aOAMCoiqhZ32AtKd6OqP/EPKiapvD9TUXxDS6vsZYASwXw4gx39MkZhRie7/qcVJtS5xdda
EY6F0rZ+hccganhjf57OLDRKcviHgH3RXsCE6oW5dPdgh8z7gSgReJ4rIodgzvg2IaOGjQ95AXo8
RxQZhCLtD4dDV1EJp138jRoS/4dSJSJitTxWA8wpHXJdXyCwSnV22t8trMfrP6FF3tyqJql6zt1w
FmAM5wmT0FwTWqFHBt/xD9vY5j+R8irIXRK+fW+BxeSkdyJFQDtt1aHnvRSz37AOfEswZ6giiKP6
wMDmgO9CL9Zf2LhmoJSRYIKWBche8akEcw8lhmyI4QbRVNWFjQK38XYw4ofLPZzBTyUJSOFA1JVI
+QUeoj5IuNt/+IjhNm4YR0bMP+GJPBkFZstoW7RpCk6VUp9I/7bfX3K7z243QSmyMGlQD3q8D6RN
7V9shmmToZd2TBGBW1qqsBHpTfM0ERdorx9bl6sV9jf56jlfsoSsV51M7evvIqpaqH08JlMbPkpd
agmXFxuP/g2ck/BiFrpVLSIoQIilHZNXd801vdJeZDb6FAVb/A8R/68lwNKJfkugNp8rF7+ProAK
zyps1LMPf0lnTHpFSloHspC3tKOOHPhv77ANOyTFfFo/mZJKKGzYK5NqIp65Vo/T7zYu+VKQpXk7
Y/4LXQ1Azm1/FCfNAmbwlaqQ35t2vSO7pt9rPEMmZU1xrQyqd77FkZlWcs/gGC6o9IfWfbpZ5JWL
QfUmkXx+sQrMnTiQQxbwy0ZPT0Hl8hOlsvfkn/VV8anU5pbfK0wHdTffWhA46syIdg+3H0luVGOZ
e4ey0dcKPVL8ftoVb+0IdcutmW5bihuEKhQjJQKp8PGoEn7gNZ8pJ4n50v2WIqLS3RO82L68sJAc
f5iVwNkuHmuicFdK+Wqc7EduJpagA1eJQov41m7Z7rwg3BqTHEikX3QcniO1oKC5YdB36+x0fdjZ
869Ck6nKiymKEDX6Tj6Wr6hzEpMacUDjGTkPIBl/OMmy1aIxUWbQEU9x9Ed7U3Y1wPnvZSS9ZoiD
LYWRlKEf1mohOU82CFatnx20+lfR2tDsAdW26aJRusUJIyJCt1HjWF8CKMM5f+lS6hZUt0G9Czqh
Nxtz640ctdWu6RT/gtMYRmAMlW4oMZQz713xCOYN6z29bUuQxDkpsMCedIuvLVdnH3bOlkvQy67G
iJQk6wKKSFNgjaZAkbfebhtfkNvBCNldNiAPGu7AtbEUI6lXS9feOY63OsAGKT7ILB1FNKeUm4Q5
HKdr6hX8wG25jNfHVoemt+aGfBziuIMQQNnbQvS+k2Per/uY8Uy8Ip7M6x0Uy76fycZMnBzZ0nzV
3ALqfh/CpN+L3/r18gijfdB8ocNGJZvrA8LmfHlpA7eoB+csca+gjmJ3QZtAAzaIQHByF5lajHIA
VQM/cCSDb9Lr7gTladdKHO0iqGWd+PLggI6OTiGRKj+YGDRqCvMnDMlOwvx1r1Hv1Pqe1shtz3S1
7XzcTtPMEp17022BPQ7jJXqgG4mLQFCMaSkRRANi+8vcaVacrVXdOBD62oDk0izAH3h2gJjgzr3B
mHy0RZ+YMTUTLQVEERzDdHmUlei2st4t6PLWg+sDDVxQGX4e34o5FR//hjqGSadzEau+ZTxq9hVo
NnuoovEG+dxosWRx+hh9ECFJW89ZdiSJ+ReA4lN57m6QmKcyNef1LgvlKRH+5D6Ky5FGbz0qyzDx
UlkhfDp6PISdvNAZWM/ffhhTkFM/H7XwWYKz3GFWzQe/KcSfFHulqveU9kpVAehnrkbQvd2O+UJU
lkCICL1VkmIt5BoHywDXhCxTQthoTMxkTXSKdKo/syldBbdhwDcgOv2WQx8/CtIXgdsor+vvL82N
qC4MBJgo4EAjLaeq0uA8EurepwSy0yxsHFyqO7/Tk1KKXraBRTt7Lzr3JSqjYFeRKUw/odrTMTKK
WdgBJWis6CWRpwL/CDM4OI6FVL8SFba4iV1say7kf08pYCB9jcsEV8H1mxRZZXi3i0J4QazNmN47
tK1cY/D67xjjH3LZEhBTGPXKoUOKYfhKEDKIOnkWR6/mvCaFdiBLodRpy2CCvDH1ecI3Q798rzk8
B/04GKCBKem9wIxbBO0rLMDP2T901XUP6zdywHIx0nlVH3mAzFsWd3bxSE51cqYT5DtZq1L/zYY3
aC9xxJNaTeJVkulEjpXT5wqNndCkC8fTq/Afz3YzgFc6d0AcyXy8mY+aKpgpU5BMzxawnmOf4288
bMVNKSjNFMex2WVszpbhN/MSqZXCBuHndlW3pcQVbfpFTAbIXkAySnYTWi3YVT6Q7SjLw+iTwzUJ
w7L08oeR++Qgq3egTWoJnaDhOIv4Xbqe9J0iBBVPWVD/e+u3Qp0GPTQXM86XPWlr77gOJmUzchAc
glO7u4JA9/N62yYfKQGINeVAGv3ofTm8HBiAfiirueAzCjtNvPZCl/rnVTJNvzARoQdHD47MTP/m
l/0wfIlliZx30uFBtSDhIwBIVTg2005N1NYbAizisRZHoxLKNRr/6ViNXEU84z1rMFWQelPtmmpu
ZctGmznrs6Bsl3lNKGkpm3Jde/s69U4QkpHc5Amt/5ycwifHcesr8INdNGnOXIZ+5YElO6RUxaTd
1iqPvZD0mtJC/tWaequ0sMrg5mLV2o74JxNEiiBHkxTSl63kxS+pky1wUBMrbGuT3HVnZDDJH91V
/aUwcXs1xLMoWMMGtFQ4sQwIXOe5yP2sIXsIrJyogAhRXYmed6wH3+NYtauBXagokvsZD7OSFzbL
KC+uAtObUyn8IUDSg9cnq2hda71LSZoX3UihPnEG42ShX3PELdbhMxT1X9i+e0O+3kZaxLKCm0Es
pyVYjTPchSrFHWYCnCkCFcXVzln+sWCfAPs0N4i+ehbr2eOpph7Hzktc0/EmiSqLFRCaQzmrMrEI
no/3f8dFVsRbj8xEKnBlbwjnuzAbfsQxISVnKA9Zj2oIwqXtMDPUMB9PsnpV18Mon7FG25fEz5Mx
4wR/mpvWDrsLy+O8S9opMYoDw/p2b0BepsVWs6/Vxo0tWc/vztzbiJgUzry4fy7HZWz/0YIkVQ6l
+fWBDIHLORRP/KVkNNnbLxlELBuGHY3I9aOcD76Ewb99LDEV4gx70j4+OEqDNj6mjZGF+mCciWdD
qnWWMJiyU2SbfkxLYpGhTebFfypY/kEj5MECrtikUJLFFoKbRp/3tpw8A0195Q/l390Pzm3ElbiZ
voXE3EEs0QL+ND1PsLi/pP5riTQRbOJ9Bvhg76oQH6JszbJ6JtIjv5vMByq0Pf1RsHdKBpAq3ZXI
deilngEPhViXUlgcp6pH0n/7STQlEdCGsYtQPuAQD1R5LG6yiBFtb4kbqWwxM+8YF0NotBKNN9Mn
NMybswwnmECJSA2Em0t86ZriZZhM2LLd82IaF6dDo+1adra6s3rzyvQuxrI/H5+6hIQCO28lvnTv
pIU6n6YrcKhWxt0Vy7/dkpeLo5F2FpKlcdFIEviGF7HQTkVhOEX5qVLTTNHVZL5bEhvGPWwzdLOZ
dk8FI9VkLQhJeiCS02O2RqnQSrV5o2LWsyVnbfYe6HLUZHl3aoOoP4ly2lK77dM9iXz+pHiuZKxx
qyeDawowqalGqTRjUF7WOUYy5M7c18vlr5iF4lo8QLTtx8fVS8zZW11nZ9HmhkKEp+oho1HNDpSO
Iw1vfnzFrMOvfO0Kx778pf1+bxHBtsquOxZ/C3B1/tpZpgtc0ywBEfIldQ3NCjsfASi95PuEtvLz
Kt9Wf6lEPoXtpM7c2LrHm9zQlV+iKvL+PRveFdoGE4kHHbtd+DhEliNKqDazDH1bChkxDQkCdJJS
Xojo/pvB3C7+CpYQB6hrpAWT3QpubHJ1KoqcAMtz/B5zhwf7BAOlAD2D7d5IyqUyu0t0b1aKrKJX
WAcTNSJTjqPCDbUwlqAJfbo7X8k/sJ6dRxNMqfNUGzu6esmcyEMjqGqzVc26IkFXzQhS5FzJ+YJf
xVybluGyTGE0e7cAUH9iqPF0bv9yo/IXPcjodNDFOjmDSodsO8H5B/IR/e0pOwmQHlrVQfBs3skC
ya+zNPbwUVOoEydd+WCIdQS0pF4sWx/a3kxr5B0KxQVz3SLvvrksXYGgHi7ugE13S29sQGHYsjJ2
EtPcHKt3ztVJY8OGJfGt7bqultF7dPGPoJlSPMIQiC8rQwZl/NdD1EZgr/w/QBic1vz5Yf7KlCbV
tH7TeIpivgRmXLOBpct+Mqb0QhZnxrbiB7T4pSyz7MQD7gAWfGf3Y6jFbUXxYLShHHSD3QC5TkoW
WnCdCV2JsdCHInZIwAYYKEcERkX1k5T4l55pJl3hO5zh0sWAlyKqft22ZbrUiUDR0xesOgXYUJOu
4C5NO8zKIJsoius25rT25PW4LLxc/s4bGcpewafphs6oHfEBxt3+Kffije4Ug2AuQ7Sv9DrgTLm1
VG+HjXnYHCs9z3byVY4Lhg+/JmpAN+X0zhkoCGoJQpg8askk1oIga0b1XXKsiLVDqmtW6y7cflVd
ApaBk23+KmmfB+2d5Cq+z3Zo53wAmWiQcytA9zC1waXLrvXVw+BX4Y0yA1tq5weI24q2FrvrmSvL
rga2c0jBsHa/bMpjdy+q+tSzr6W7SJSBn/F5QO/ofz3d2MvVnJlvKGHhiYiQoPn6LgBYFrwCcNqf
uEWNtclRrb994kN9saWXx3yuNBWmLCL7JVsuyyaVi4PPhCE8a6GiglpElvdOLGHwDwvpNgBE+ndc
95rVenSpV0542+zYBokdhGtq3oQFqYgqEbQ/2GTY81IYv/ZKXg80Na/HUjJ67vzan1RWwMds/nA8
5p0QJ+f+8XzjfCaWS0n3mcpY+biBOdchekNjdbcXs7imPipG1rp4t5Naovdy8ZGKS4g3cITpO720
nwn3AmPy4poh83tcpAJUzKxgtvDJ5KO17VotrDyhnLYDGVVqczrPW//N0zl9mgPWoXCkCDvIK13o
sNdW03UvtWfJ3gCxVFlEWqcAsP7hDWFOm10b3oAqT19IRCkZrYs/9B1WKpZspuQCRRAbqPFYJjmm
flFgY6yqYw4ZCOXxR/3aK27xnkQ8j7Mmq6IBzfLVPkL74UctDAQd5t1G0+6uQ3fuS8VM9/S+e46u
MzqLpHeV+dLsppPhgTzlcK9pX2s16eQ+OpwUbVVd7H2CEAUYQ4D1Q6pYEEd4cpLQpusGaKHQwCBu
owPlqowAAuQOIsDJlINeqon6WUkBI0YbsGMMI1G1136TarTug+e/DaEQ4/ktg2ZzV6KHvtgbdcHW
Oj/UDeiunK469gPAk5J1aRBa7qqB2AJ6IFWuzlfw6Yk73tRiHuo9VPx+q5adh9BbiUOhXjXzMpxH
N/YmVSY+CpaCTCx/xO+V31fLCt7E4RFw9ZLA0jOyCIEZ0/lQc87LXh8mQkApyz04fapgHHMg3Syd
hC1mgvRmp7DdyFnzwTI0X4THC6z8xy8BzL/U/uT6MiZA/EcKs/jSXSCEQmPWLiiLHcMa0nDMdykw
nAJQ8x1DNFY91cea3gStd7hEsIz8SyqtIiJ4b90Muy/+H/xLmWUw9lm1yvfJkPuA0AaoBtq4QGV5
JySxnPAo6fzTN4OgAOY45AvGgNOmrgdYD7WCxyTRHZAA0FXu5TZv2J6BiRmtOlrgfHY133KjJUZb
QtR5vUFG1Lqogi7QdGrU3Tdx/k8Cu+NhnfadpljUngWh2aTRtU+S1FTLI5xdMqBETJuhXkcrtl68
mI2BCyb9ty9F6aw9uViZ6IOU0k6rQth8Wjtvck87OjKkvHVEgAM5vRiq8z+apZXfuI+dSxDwvP7u
min/aSza3JSuxP5bbtsMR3jXeN8r19ORx/9vgS7aiD02r8QbMisOfQYaQETnS3BeoQXa+NS94m2j
HKcXQ2cyf3PordWHTkYhYBBmFDIDcAaVY2JbQzXMpNQ1HABfQSiBiwI1JcNcx8xcnrj92Z7bv/ou
fWLJkA0ndBFQ+D9GsRzjfIyQzlJMqiMT9DevNAMXxfGEHiwgjNoir3ykxqk16y0v06tO8f0VmDa3
aKvD2pX86ABlt2O3kbKRV1fL1xGi7iD8OjcN7FBbaR2Gf795GPh7WpB4OXzkeOvfqeavb/6Nqa+b
wnIaNP0+mmV7nznuslvofO6tpjFDaxA+UwTYfiFepoUr9qR517lH5g5fRDFW0o/f+JsQO6wDqt8N
CrdqtG04/QpSeZVNXLgsoZ4GNBNwC6g+YNHlAguEJewyshG9t+oS+xJlbqpWl8M+OiRT14GKxQKc
C/4JxcQmsLTia63r1c8uWogbafVYblYTwCLvmEefuQF3/IbViHZEi5lUH/+X3SbFXvYlalLDuQ7E
138V/FHCK5S5QAP9t8HEUikEyK6jj2LUTFXENe1nppUgKqJ+qCBo1x3IMxXnQfZN9bGR6p1nMFt3
4FHt7Mw5FryTFlyzU5HcKfgm5w6qbrRnvDinr73PEt/IEWfm7Pq8mh8jnbYAwjuGZ7PBWPiLa0o4
fcxHa8NF6eACXE1FyWm231hPLV1P9z5DLko5L2p0Nzo+ojVOyUbjtf+Uiwqlh4EtpMWDLjdyyxOv
4zEEiD6RZHcQiMwQwAwADkxEYFxWJDfshEfpKxmN7myhSAbscZHHrwC2EEH4TeDw5HGdTh/IiweN
azreYtsfNO70wjgmSOs7ht2UJ+VPv1EqrGzFkcg+Zcrw3tII/Qoe+ctG/KogsXrhbC4mi+rhwCF1
UmNNRsj0AK4gOvqxlknCnLU25RZDMg3GefXXuWPXKnRSWRMXyxEGP1YikZfB0ORR2ynG5w/UcDdr
YZ39OXPXgm7nx514ByXU6SvwYeDjMgONAY3adcfY46ULO3ORZvCFh84yIKiKN9eZkMTYBYX60rap
7h+dd3QkkEpYeOVP+eW1ITP3j1mP9zkNCc4dCDfra/zbvDGQYiK56hfqmecdHpBUDK5h5c0oPesn
oqTrhVbGDXP1eLz5Q/+vuSgktZC0qfHAw5mdgmWsrlAMxgBjTM3O4lbftu4aosS6vcDI35E1wnZf
zcGouDRrwtao/YvYhG0ajNvpAATP8S1+KqNkO9ohCyeg5Ev4nAkz7vfdzBQQ3FZznZuj0PjBE+GU
UgKQcttQgS157DD7RFWssRybESo5/TX1kQKbzrEd6rCJx9XZdUJ+eg6NkvePXX4fHvTa7RRf1jeo
ipHSp1I7LS7W+fMMrFE6HbJ+hRywOGYILwA5fUm4gUkJVLLFkWOhjviPQNyNsxBjsGAWu8mJ4gqf
baVPzyZ1LbRn7f5IRchgaccB7HtFqksYa501QmAN6pHiVa/dgLtmIwNS3iI7sKcpPi2rFihNl5cc
WnSsJq3HxO+1Ymx15X5MGAyqG3rxuV6/e/Y2ZaTNanj5A+z4NJ4Jfu4ctAG9bi/7D+1IUobOaXI7
iiK+FpVVPc38boeu4psuuLlgW91FiRMogcmF9BDGSq0D7powPZvQfuulUdai/uRSMD7K/Z/ysz1M
hLwYZk59B+kvrNFhlfy4d3xhmKwb4k1QsRktvYu4PkQeZYcFCt73trLM2wy4jItER22jG3QR8a1N
jPFPSPwyRgB0RihhZh3EOQTkpyURFPIJoMPr+SlywiKGhRIAjgvmo4o3fmAlB2huhkMMYsFDVW3p
/iehyX3on9H9oqabPXFYWxoxXWzXt2M1+Ch9neY1y6SEosPFjIaRkQinbhNVg6y/dCR3ADKo8LU8
PS5twsyIi2lPAR8M3NO8viSC+PL9Ova29pdkIfOFMl90Ph5noBN0N3pVKAv7kI+StHIljdOQTWtb
664t5n3XQxPSmjSyq1w0m8vGQ4EW7EwEPua/mn7W6gxGYYSDlu1qPOINHg2Zs1s/tRErrK7RVGkM
gHIi7i4wDxr3vLVie9qLSHdvRlVnQ4EU+WE/9nuJbyPG+J6TolxrcQYJcJ6BqPKFc/rt3YMtrOt2
T3gdiFN5qDSQiv6U2Xc3uh/rHzlonZEi8ta4qLosOMTBO/Q1uXHnQcGfiFELaRJ5UiHv6Iw/4LtB
F5+AEFF1o8w2GWPPSxj8oonBaOs+vVsIRYwDnMN2OCn0+lrCPSXOFSJT986B7dL0dQl9C0jde7uv
2XhdyNVGuP8hfJbcKB4ITChteNRtTPqpfUE0wIHgUba6FABaqWEWPYokxQoBgIguvYuY80G9b12a
aXpzs9+eH54uHZH/ObZNwHxMXNSB2cdSQGEvRABnBr9Fi3nE4qN2m8Ek8PD6gM4uRLO17MaFXFOT
rsiIyOeBLilGigaayuLV2Hnwhk03NxfmXE9S9s92O4l4GRb+97oRsRjKlN80BcbC01LHB0ZkPuAp
F+Ipo6D1XE1aAbIbSFskR/OtR5yBjENDk2GKxEsCEuOixRVyLAHm9/eywk1gFaEZOLMvyy7FrqfT
C2rAQnVjbTIfmZAslUBV0Baon3BsuOhS9WvMKONTHBcAPZKN/MfHudpgaWXp8v9Aef5K5fmKYep/
641z0pgrPxNN1caDzmHICqrlRbWNsEEUKjC5Du9pWPMclFSGL9MM6QGdjVeF9VShe93a7mSLbJTP
NVOoGdNkSD/gzEOVfeO+dM7PBFPEep52qpR2PIA+h3KOYw+ln+ahHrvj/hOYSSKb5nd6Ii/lUGKn
lS1VbwXFuUxABl9wgivUpdN3K0cxgi5BRibilxm/kEegc1lk6d5IsuNj7DvzaQ7+HQWFqPCeTD4p
K1hxA4fXhufbiqsJVi1DWmvq+4kkT51GTbRcenbtIMMOLFGXH0SRApeRFdieo6A/Fu0cydDHtJUM
FS+qxS4uyKVY0f+6lDbt0v/xaeTpsyYnqjcKAQaBiTz6gzNaCApdvAhWYVgduHuM4O7c8iqaMkvd
gmr1AKdvA+3gQDigt9p0Js5KYYAg3wvVvDiKkBqERrIZZpv5XZLlYTEV0yfRtu2+Mm40Yz9qtJFk
S6U05zBPwZUUdZHxjjBzeYgEApwh532bG06XySk8JRmvLoebhaH4gPuMirWy28DCOPDdUL51LOF7
iEEfwOAlcRDbTuQ7lvhbIl9e/emGVwhr3FGjEiTyL7qNUDDENqJXfmbcssALZ5AgT2ZKCmZuxDtw
O4Ooe3i8tDP0x7ODkb+HKvGQXKUw6cDV7H8lh389zY6kXkQuhpE/tTKN7FMikOlg/PYHWXZGtVnR
n3bsV+dL64ksb8smbn1zilpm/bUxumzgb8X/6qyJS03N/gu0DtCAVxqjDwGggDP3WVT6rXry8aQA
Oqf8bqTDjS4YrzJHb++0YGcyATfjHp/a3rvOXBx2UzRuva6tEbGWqAN3HfwKFvpoFpCgEZhlygFF
s5m/GuHv0D6X2Xzi9euVPdQGfJPo0urjMypJWHpW+grKt/yey+CWXYOHZUzHYy81X0omImeUi8Rg
N3NxBXQTOwxj0vVom6LZFinGYdcUxJmWrxGjzHAj3DycESzKHabMXzqbHfdPdrcT5Xs3wDPkku7t
aUQR8RFMHeUnF54ZSJZGyqqrmLLPYBluzPUbnhJyPNxFRgnrgUGuzKItiQg3kWltD0Wvt+TVW7BV
hcNK1z4pw26u7U6wblZC7f7EGwQp1u+8hWoPH2ABvL+omtRRoVxE2sskEW9WXdz1MilkPWmTc02j
fOG2rdwH99R1t1CyYXwc3UFOgEUIJZu2AeiqB+WuvZF7BMJWMJeOtYPKEA85nc3a67iQYCVskwi9
336V1BfbtXPU0xsr/EcxzIlCjIyAH4v9Vnw8TNIkJqo5OrcIikQRMwICaAMTi24XXm59/iJYH+Lv
lQF33pgVw0bQH5SwvbFusRqtZILm1x7Z9R1EN7oCkPWj551/tbSCOQaoZEYuKvHLkLfApuaKZ8fZ
7Aux4NWPrDTzmSUoZJN0P00St0mY10E6OTUMzxK8YpUcfb47gTLnc2rz3dPleYi6P9PVRaiXEY6s
AzGOACA1Aoj24hDjiz63dt6rEGQ2rbCO85Tk9DKRlnUtunHa9h55zLZnne6vh8qtKg/CVpZ8/n69
dJMZ0tC8Pid33YQdRVT7Cy705a/QN2Y0ty30F5bsOR9X1VvWwpuFjNeTC+ltSw0RloFo6gHbFGPL
W0VFIzDuQFRvjBq+ettug+T4npHuRQvUIN/EKZwzdEVgqgWJpSvaGjGoib+dKiYgHp0ApJ30j5Mr
nKAhF9vRU5tjIH9s67C6wm0tmIn1uW4jh9lsCfyxiry3llN9zHkewvuTrpya7hC7wlTEVNfTCpMC
9CCRLHHvg79azTnuMWvSri99ILaCT/uPVteSd87CXz6ds6ms79+y7hc+X8v9VrWCzgm6dgqRfQSm
RcA+ePcYIb2SKARPCgreAqRp4Uuk7bP50FJKZ7meRSG6xihpBgQfOiR/1Or+v8I8Pm6rSUy0h+tO
LgY2081riB0S3GsB67dvFX2tejQfWYaiiswVboB8AHHqiHTeyiCja9n+6u3zwRS5GYPkRDzZPu2b
heWlAlW6Wzm8c6u3ik1if6vR6Sh1v8kwbCYyWZqAXxmcOipXQMxa6Qx2g5azh+ETX7ek7Pifvi1V
7WZWnrrVJ0YxvXsl/vTIloupQbxVuDeHeuxxvr550hSmNWfbrmjvs9vS3fNxzBWOSmQGNFlJnLyL
ORAkSdX5Whh5TKXxa5uvCR5hDzwhPyGuvhSc00nGJ+8qLYlzB5bN5uf2p4qWh1t9naFz+SpTa+0K
7IExH0zhvEbCXJOWu320EUlg6akwuQlTXhT5R1EmssHv2UaJUnYGzC/Gs2QGqmu4pdpAhUmW4liB
MrBlf/xfQ4D/FXRY2lScNjSY52eUtTHuryrLfMiad2dbi5ddaOJPU3v9kdn97d/TlV1ZDNbKkmXq
lAxfN0iV1sJVjvww1nzX93N7XBBGIAkYy/mldBBM0gxmc6xh/7z6ELrLGWbD58v6Qqwr4Uw4/S6M
pwokV8uP5CUowQr0YoFZVzrh+TTBl6ItzHuW+Jjy5MUUhGSmcEu7TDU7CxrLWBVCCwpQWmdUL3+U
/kk90/Cq2dHaU0DzaWhljjQSekD6ORiuZSyX6FWanrcZMp2BO38ZRtjQY95Tjkd+RoJfuELQHK7c
lbWNg6F7s4tgl5+ayZVJWTaGNBs5EmP4/FML3stw74WmXfJJQm0dCGvR9mPjIosDs8K6jCxp4XoD
RdMDWZSsmdTuFpzoBl5wHhTrSJ4egcHb+xdlW7hN3Uem7rSo/oFdNNZKDG0MzjFxjmGrgXeSfUUs
+X35XiL7aUQHPOG0BqD29axwto57rUVtaM9wI5FNRBx/x1wcgUid+PAIar1/BhfBtvtTDCycqVEB
AdOQ3TgIlneduJFH1xkxMAnl80oooRb/+YQiYwV2yXan6NiQlP8IF4KC3PQGpNJTnXVN2YPdnh6p
5qQkD+J0aqJbshS7Bd5/omtqI3quEEWsB8NUNYOXRMvTEhqjKBtuORy14nvrDrPPR5ha0gk23qsD
ermfbG+gYp95StKQz4SeIb0SToxGBsaFIPyOK6nqS1egg7pjlynZnGSkui4j1+yTp/HzhB2YVAcM
njwkEs3xZ5L3F87hiYpbRyJeRhFbapgJg2qo2EZ2FZbgL1vngiQ7Xln63moHBAuhlXAHodiQrkr5
Oo2Q81WEyRWHY2G1tMibP0X/OEpf6XWoW5bG0PS7qGe56bC28iUl4zpDn9l7FlElIonjkTNHGDok
RIO1Mkyc1phyNaFGkb+EvP/2B/cy7paDpQ9H3OxskaWVADB8BMBHgOwxjTEupwxNHtrGp2jXgu55
zfDeCPC6vZW0Bo/7pGSNgzer1s4SGRo9KOO5opWYSmwouLTByKDHLVeBrgOL3pevf/7WboKDpZK+
ZanS9qvq89fv3qm56dds6lHaBCktYP4tPtKKFREApOM9rhrMgkg1GXH4wJkPLgMw595h4sTrOjTP
KsHqBM6rd0z2/iT/+XWeG0Ct8M4ZKZToDTIBFbVy47Q2k3tWvumxgKAxWeOLl6prMJsKhUEXlZwP
zs2RnwDLrx2ymaapwUNo543fRM7EV/QxiSNppxBRKe+NNodzEIo91xSGOQqAm/vGaNqQt8lGibnK
OBDGCxjheyrr4hcyE0KlqY9Zk600KQUS5UjKObZEogGloX4HH08dbQfxk2D2TTBnHIDFxCDvZecV
/Ho5y4EfvXXg5gGSJ0nmKWgMVZYKiXXbvwAjzMTlSxB9Snpl1U7XLEwT1jCU8o+FBLvj3Dy5RSNb
cF0Oq/aeQqUlgFu1RcwZeG/GsUFM84rRESlJSoFpkPsonF0/Ezf079sftw4ZRz5YY90SuYCgHAOx
uvE0WXGDDUxXBCkg90Z/JB8edPjMOZiaOedmm3uUrgsuCZaxetcEkCO5qv1mzFEGTX0BxQYL74AL
ZXxqnh/FQto+l6N6a34RLwyNndjyKvGPoVDrtqvOoAjX/b3xHif0tS0la8qQtXSHJoe49yYMtnK+
XZD2ZBHiA6Q4KQgDJ978d2fCx1EU85QJLvTiy/m4qha0rYnlpI9ctPQNAOGcdqo+XHXqsJh0DTfL
oE/xOXDUK0rqg2tzzGp7NfLapOlr2OzKDJBIcFCj6WqDY+Y7tQlxjEOVreQ+KUOOTK3LhOzDkgAm
yxYwkBIVivEqZKDfLG4Mw4vQgF48ic0FXyAE8z/bhy/k0WxG0dOvadfEdGxmSqsFRZj6sXE5/xzb
SJmMqkw4We6opNNW2xL5hbYX+N/qzkrA9nAFri+pZ44N1OFcb+IbFr+/kUiVBVNXxh29417u7E5i
lzCNK2Y4hMrmIZBQGno8KxGhuckVaZAajorotTEIlLT/xoO6HRo/KZSKnKmTdpIWMX3vzU6jemGa
fykOh7di1C/j89ouvO9K+MHjOhQfS7lIEv1jsB58diipSbmBpiokCDuVHx2Hs6jVA1A/PKleu1ZY
wIAopkiyTIF09ExIspAtqKJH1iyEivy0odV+3e3kQjVSgqHcXr5mvFrVOlkSzH7ioOVRmus7qt7p
CbwRa5H4mNzEwRZZomfdh3cgt2PGq49m+czoogezxb/an3JKBszOl76BGLf6yrknYHoNcqZ/OF1Y
eZ02XvjvaI8yloeJte9j53/DubAzVpM86ENRcGsQCniJ5+ZrQpeyv175hxMdY0ffGFJE6+RAS9Ia
uWn4Xg5rKxzWKKdC5Rvf6Idm/Io2GYR+nR9XdxDUvaZMDTjh3tA7nQxtgDHxX650lg5LQY8YuE6F
cQqtAI3rYF0iQmV2I9Om/inZWKpucmG316A7FOkGo0ik6SF3HRkPi1IUOLYLyRnc8nXgVPIz+Pgu
E+feC0tgWuoHNsKcYlzH6g79PXgfFJ7G4VLLGBICX47uAkoVHCzOfwoKrTPvCciwm/oMr4sH8DxV
nDgIAtx7Wao98JtxMHI9hYQGQBAQG4kE7t710rxWJzKEpt5aDFZsCW69h2h1Lz0aLy5qKoVyVuxA
vOW6eNpQih6PsB/GB6doGTcJCaMrgwDf/Pqp/hlSYZ7u41b2/A9uTp21CtwHVqIc1uB6T+uSfh9x
9IFxOWuhCIRK/NxSZ/vAF702+lXtlJ4WDPK3jsClgZpsHD7Dk23lfw6OotYQA7cPPoZKl9vwL1H1
gC8ZBX2WgnulHcj643drOKvpPKTEebM7yD/xlt0MimYKApXOlahZ/KMF6tkRozI6tr+N1PDukExM
YtNkXQQzhJcyxmQCWLlheQufHBS0GRUuW4tTspGpV7NGq+3mjFm10Q8Wwk38n9DwmN7FWXpVJI98
gwFIzvcCaPHvXPupMNM9xmKPbcQJhL1tJIqqqySa+gQLCSIoSyjnb0r7Vm1CzGbQn3kskv8BDjOc
M3XiDFJU8rRMCKkMbAn08zmLutPy10f45aQVhcTrw+1gwoTXU8QwScwMNFV/h3aZlkIiBjsHYQS9
XXQ30jSpc4DbleQ/Xl1I1QCXog9PcTMVRPkO1hk26/gEfklv+OM0IYpmWfrVBAJaEymkajs8+ALW
kcDagfuHHcgu5H4akg0qEJCdzXaVoehXLI97mFPEtcpTckE79THQ/XdPR/mWE+5u7Q47ndNp1X+S
sS6gz41RCLB/98joou8tbjrK3QpRYoWEi4z/pUEaHvDrn2x5dIi5Dky/s2oWDXyb0ga+jl5zRmgE
AcHyQR5u2tmOgRkh8uSZkF3rk4oQtX9PpiFYFTbvooznXg6bKTkxe8ekyGJXiPtKwevtgxqiDOle
6+Kv3sKE+vnIhPymGYMBc/5IfpiwGlyOiOzGiMc55V1pa3sO6YSXGG0K1p459jg9fb4arriJ4mBA
YuOoifvVHKVvZEGvs6XB4tjTFxwhLQtVyX/UM5YQXO8y7qhqBZWFRXJ5M+HwIvNjE4gBUwxnB8KC
2y3Nov5ErQCHzON7HRobRKoYG2s1uZ4vQu0Bt2o8/zW7Nm7J+NHxP27JIYweXFVX89l7TTB3mosh
o2mEDDI9B3+VCb7LUfBuq1YjgcvevCfEW9J4BEWReyBy/PsMv/HFzqD9CpqqvPG8xnr/55QKkNR0
JslCleHdHihZWVPA6vdur6CfuZ5l9LN8C7ORs/vr+MCPqu1giiyBqyVinrfEDgQgIjmL5bd82Fh8
o7XNuYnkhBZTwKrD6vqVgK9LvMAc7JygWV1iAtfjLDieJu2wFyucPp5UmdWWpJXtsTIaQaZcmzHN
xENZjDtawVfxORUV/iH/8c0KH/Yn8LnyyA3DUJjBOKlxFk2/TYryR1mZnHpDZR4nlTComr/iqQDi
0RGfaKKYjfNiughtxLucQEqphamitRkqptw39FwDNjrHhkiUAtblg7wuM1pyzXY37cpBQN5E7yPo
NpQnxqYiCsGYxMgYRZlMbffjpNIs3Ux8bTwyFzoXs90BUfwCyCiQ2qoiE6r/LiL8sxgNWOmau8Bz
g7WkUjfDYl2Q02yV3qHO289CPWNJ7aY38p0c4PWn9tNsWRkxGL4kx9ztr4EO0Gzv36e2wgFT7Fr1
aceOh4LxfnInZ2iB0aKtzrolewt9UN83+pOnZ/kNptxmCBGnwcqG0NVOSlzYBjrVaYdz5RvOpNJQ
J8/kynvz/6d5IwWq6w+YlcEuMQWAGTErgqquo5+klhcl/dJ7xqvrIm4754VbOL5MxYoa4PBnOX/b
Jmw4282vyU8djlbOAANvEqoPBHk6gV2HvSjFbhFiBsjAvR+ntApedzOmSewE3oa4wYeL+Yfqk6nB
NwFSh9v68U4Z8v/81TqFHSvyKXgc6KrGl7QUEVnuDuJje6XVnVE78B7L6TVa8ocYmLIzo0oIWHoU
jTBETruTN7DquMuFNnfZyX7FmXkSX+awgQln7GTptqhJjKQu9yu9DY8c6saf/ZFhdbl9g+q/nzvB
S6U42H00QTuQRqYNp8IraJz04C3HJHnMK2tvZDjZDNvEw+Gft9vE22P7c+eY2oWr9CVUeHd9pp8a
cclk7N2fEHIwo/vimnFxl6hKLHuBgZlVxr1rnleudbJLgBKsCdjvr0xlebzrcf16lTp2YdUlFsLO
8ODwfz2XKzWmzKrzESn6ap0RSSF2UuS+DI87Q5AfYzRP1l6aZ6yl8uV512aOom78AK5ot7Nx/6UZ
HIblU4xpedXeyKOYlghgV+Bjc3EtsO/+l3UjffiLXiwRa6YAM0ECGWgSb9uY4C6c13RHxlX9IHWx
wc70lqsamgbm0oC5Yk1ykLXwhE7by8zx+ETc5zH49qunOimjCMAkVZwpl3YqR6omRjN0+qkgLiH2
E8HIzwj2X+dmzRsseAKJa/ERh2ZJAXdLmYzPSUpwO03g4ZhQ6qQGpjvOlQnIu5vXF/4zHB7iFRpI
wcIFrYTRWuktVgadqpQMn9PjomVXB7gMeIme72agsZ9GiBIABU5xw7jMqWVBdjKMyChInmwFbvnr
SfIQXTY7TcrWO5JIfVEeRqXV5ZfS/g/o9zXWyeSiZFW7zx+4X/mTlolW6FqJRGYgoC70mJ7Zgc3D
JElda6imUQa3eFwbqIUM3eKrveZTc5i9jgaGtOQ+1SvsP7zMXFPzRBvlFoROj+OXcbU4kpPLI3eP
7BRJUvcxyLz718b7IKpWjUcvUM5bdBWNsUUCAI8oRzb3feIh/8/n9D5fI5xOkMsrRborQjJxJQCt
9aoC+FOmTvitOVWPj43YRQse85MnbTngFlQWclWFzMKH46ZJdYlThLO+8f++s30JwWIXnlsMyZe3
OayXZ8fN9pKZdZ9jh4tQSPGYVbtx2bvXvkdzo4GKvgfPKMaZMhsxd7+RE0iWl++m5YvQQLKJFzJn
EyHNSkC76oX4MEAZ7+bSAAi+kvVvgUJweTMIECVrO+7IS2TpeHjD2B6zB9q18tm5WCybRbExIM6V
cYyepX8GtiNHb/r0NoPh6FMaxsjXiPwT1fcoVm9mlwjhQVtvbnA42V89E2M2PtRcwiQBQaNbT72P
TOxVZbp5cFE7dJZ/K/jWumONU0QO5+esVD9IWSG/lrThTjm4IJY/evMcWI1qmPbl1zzsgjnv+zQ8
klIQJhGSDL7WhBSiVi8xTtxsaXmVuNqWVRUit3zA+kEDzmGLYrAgeMifb9NKRI5GAuy5/pBOxL+K
1++N7fjN36rSh9AYZeCX9u1GILO/q1uxpaTMczSQuwTptuqnqlSsGqClDt99D0RvRvwKSuGhI5fc
OExvt5YB6azanorTuQ4ribsWzy0P+s5T2zgg+zxffqF/hRyjjPhyEjOswCkGHFrtkz3SBNstUcOP
dWULFqxrBziHT8VgU0ilImhHMvSptPRgtULEfYy0wrcn7yGkyq9ltU+9zNz34LYT1DmZp9TeXliz
SfSQNZkC7Xm1AEZ75+aBT35VIkUvMQSQ3k6pe6Zfx8Vd3pLigiHchJB2tLQqhC+ehuVqRya3tZRQ
xo6EIk/u7HhkO0muPIFMZRC7ru0cLDKOKU0nm6DAGDh0AwPqYF1V1AkuEOOATaVQMCKrfmB2Rbqj
UHR1XcbOhRIkom6p/LZEEdBvVx04uiRrQpCHMUlB0nfKuevmWjCfgL3UX10AaUYSnTDcNz3lWN2W
ngjl/boiPz6/L17vVmszdoGTnNO+Q1uxnqMaOKtVe/9LH+g7S8l9uFhkxngn5PecEqbXIDOiw8o2
FQMtSHpwSa1Y/vyVtQmMq8H13FJEw5JtjmIQghIHiCyQ7ZAqE1iY0UT9UUBoB6npumHMdGHdKp5g
AaaAadf7tdD9klus2L1HGE3oDz7sAWmrLiJPDF/22+TvMjBHvsi7MW0Ch4+2W75uemhfzOxAZLKk
mWWTIqG6qKQu6vDFeE2HgsFzVCTAWxTxe2tcqw4GebXNzdbsxEZ5gqTOfAFSGnUrRZ5eSoRYB5vi
6misYZWn/3bUSib/+hJjHc7NzFOoH3hLcS23a8pAMN9MvdABwv7d/RDe2z1so025rdRDiiu8zu8Q
5I/qW41G+IA82ftpSV4C6kiyMKw42BPsmlIjuljcBrFkxZSV+Na6BhRBJYQlrz6tOFeKYNPWhrjz
dp9QOWP5baI0J8q2xLEm3MlLX6WWbsZWmAZP3Dg87/Wi+n3iC7ZsCGc+M4mWnpClGwhGXpxkjzdO
UtMJGGGtBQCwjIydpayEz4w7Gr5PynhsfeIvlYuojA9esTrjLFBvUD7W9PCtew+mFdRdREbmvXso
NPX29zeegSi9yQd5McFzmb1+KJWCKJZ6SN+jii1aUCaz9iOW/KKQ4tqJSsMXUl89vQA/nfhRarEu
cN+8fNm/VXxUjZtWQJvorStbMGFaHuu1C+Rdh8JAtIpoeoNiDl3rGg0jCAIRkgg0U9tfd3Vea919
Lm4dSNDYCxwAZnIqd4bB6ukcH1R21/LKF12/Alu8CkHra68CgCiIzFNw39XesY7gyuDyXhr45YzT
yMe/PmyfiCxYRiSrAIk8EcRRJHa+gVlPFMlYb7nvZHBk6PFPLpNimxWrzeWPSCQo0yKYlNm/WlOA
pJwFrHP3F18LZZSku5je3X77YZwzlsh8QqfiWbofY/HtVlW9NMp2BSIho+3ZvzvpMrD2iDHFTlON
2JLJZGNDP3kgsYsJisuQTQH1udJMRhtZgkOk4ohZElo1vdqQmtIjRSGBxGYb0zoFCc47QcwQjOTA
6s2f6d2XtDilJ0rrmQmCY8QsUxVZ/L5pNqfV6YeLd1xYuCfFyKMzWAqaUyPdnEMAHagSuOpLdvVm
RzcJMhWNgP2kdp3AUQK66zDTnWzYNABFz+4bxilBxmtaeq4WHCRUMbHmodba9zMGuH4lonWxuHH3
1ZRmEf1Ar2ilN/c3E9seKU2KdDqVa9XQnVJB3lheVHwlaHampvibQMOQA91fxu51Kr6Z0S8V03Kb
jv8rZP87HxYc5cT8evd+ML+omTxoy6FhzNNMliiXMMpcUlpUO41UAexujpRmMInM+wSE//bjn/1p
Wd0mw1uQbJqGPNtZLdu2bEIbaFkXcKLsfnEvtyP/50mMh+0cRmxWNdDPHPlRnAETK72B/hEqJuZ4
4DCbxT1/iQ314eM1u94cMKNSZL56+ftfW9lzb64N19rMTHI1tnvEU9ac2Q+YeGfWWwuQKMSyf87x
52GtGbD4ANd8ef1zfeMOqq8hcrIPhGQAK2aiGTun4ZQZRr6U2d3bn5FTk0mF360BrH6Bt6S8bVxe
oL4RXiEUvRoxph2V9RQUrlkayI3VRcop4pcbXpHX2QNkzBRQoVNmr59kiHTlCMxcunSC+a/1Jz7r
aO5FmGaI4yx9NBwdtEA314LuaKnSlByXuTR1Xa7RfUblKFOGkzx7D8jDM+Z5rNx4t+5Eek6VvKje
5TPxaIr025XMhSZ+M9dU9xd8q6VK65LEwnA3FLbIabIzp4c1NiS/DazyvRiSScMZjOa2hizjfD6N
7V74t1rzbq/uEEmxYsA5eb1eNXEzIiSfvvzSu7r8elUeYj8Yz78K4l4lZ0jRxyLbnrm4ryghtAPX
r+AdlsIkz0X+2e2+eJjFmprhPmpVNC5VUn8O5DaLswO4YhpQ/pvo7KUhgwG/Y2SruqpP2BeQFlJk
P8rJPDofSupgi0v+ymVsbWpHoEa3U4hJmk3GpIUKcrrCA0LpaS++Enl8MsX8XW1p5Zk0IBa7byjJ
8RlBchgfKUW6XOHGaJr5LkGiwKeT0/TjiiovK7LmV6tdRKZ/5ujbta4QbvlWsTrRvCApejgBiHY/
8K26bHt9DwxuESmlW2JNwLhZQRI5mZ7pImYfz+g0/ofXkqWxNQgYyZ3SMszzfiVFZE0Y8k/V/7+2
Xewgn+K1rvEAlOJiojqm4gNoc5Iuz3+7TkuUg33uvxjKY+i68BhTOIyfeSuCvvC4uIil6OjGnvqJ
7mUxQnR4ayNjI26nnSC47BRDJNi7YJOy4Q+vL5jnBX3yO0UT53GgACQ6gEOL0Z8zIl81ebTiH+XS
jtFpmEpxoVIFaSvJO4pgopCJXK6KHLIZTEEhmkhO2/9VAohZwObZ5Ei0JULtRSU3ouN6VZ4A9IuL
6iyoT9VhcMi6wcUOmI1sil3ooboa6sf6xRql5rMEZkGIXui81SlWfgcseQKFzQHYTdQ=
`pragma protect end_protected
`pragma protect begin_protected
`pragma protect version = 1
`pragma protect encrypt_agent = "XILINX"
`pragma protect encrypt_agent_info = "Xilinx Encryption Tool 2021.2.1"
`pragma protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`pragma protect key_block
J8hsXOmRB+1guZQ2Nk0FZtLfh0P7QqEmRQcydlibT4v+ngXD7jsvCIEtJxcHigapAHqwoJaC2icx
wq4NBXaaQasGuZhuyNe/PPpECB8ZuNqGrDCrJk0bbg9Xn1D8rIa7c+APa4oE8vr1M9Hu1SP/ZhDR
lHpqyiE4WDAnEzbwQyM=

`pragma protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
i63XFcrth7UMoNjIDtJFdvGg204MKqP2xKW7VwmSMHfeqk2BaemK2RTrTWPOn7C3AVjA+hTK4rOe
unOr54b81VJDRu8VjCOcuyAVp7FwHRazyh6O+w0+2qZ/ITwpiQMvYN5PSAxZXf4otGqTguW6o/3u
BF159CigMrxWBpLAfCMh8HhjAcZFlKq8BDFWpRTS32VnqkUHr5zaovcuetRE9KYUPdi2iipUJzL3
c2YeEdGBNrXlLXJkUm35AJr+p7hYldueR7RTJJ0zcjyoUAElJTrIpLxxZI3OK2sEsPlq4hySV/3l
QcBbYMfwy09MlwTkU/pvtJsRxhQV6WxHq7SXxw==

`pragma protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`pragma protect key_block
RDQmlpcaT+HCd+1tYKm37UnwpPYv6X4YlDG2Ak6rJB9BafLB1qbTwItkV4W6M/1mgHOFS6ktffjn
cSIQt2i2Q5GzjNDarglbRP52NDHA7eaWQpIiPXnsDVSHZuYgzVLhrNz7LJ34j8xHOTsmdkLVjLlQ
EtV7DyiCqgJB2DKS5mI=

`pragma protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
K55/ElY2fz8rbuXXIoWjQxQ3b+VjopLPosX7f21HYlq1rpUzdKgjFt7ObQAbQx1YiOc8f9jXuM/m
zJBJTpngc6Qx1jpk4EUDFi2XNY9sAl30rz3CSjmOHJSQD3p8Ie3KdFgq/XSfxovcLGUavr7d1kOz
oWVSfP5Zufwy00wMgQpmlNFjD45ej6YaDWVZCCWEqSFAXFk+blS+0sfi50w7tcCEKgUwIU7mL2P7
AH+EdKUOqod5a7gdOIL71g23WA48QA1IzP2AcZYi1tWYwqm7jk4wiwxBEebeRZq9G+iOoKy1OCZe
WXQJke+ZnUGrSPhYdOreFVUfDPVT1ZUz6Qtvcw==

`pragma protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
jG1/RLqdb6ZvCa0CQPtlVwccI9kxjY1dGK59oHdEH2FJRkgAHZdDHNNysttliSit2WVZoA+z+WUK
sK8H2np17aGy97E/8N3IEQT06O5HUOlFY2gIeHRxwH5w/Hti8yl4Rk7Qi+uSLSCczFYOj8Yf18xA
VhHKm+k5wH81YevXTNvuT2x61PlfoPXX5n9mpGMFk0YLHucSW5y7GzkhGi/KXUhMA6QyFcLEaKjK
dMSB/BjkyqmL8sRXNdUeMVtBtOEtRBJd9RQ12yOExNLJ5uZ1dIZP8nS92kBezXuJ0E+bj3ty9TK6
63fhd0isCmFhFvYcYgABurHjoSJfzekRFPwSLg==

`pragma protect key_keyowner="Xilinx", key_keyname="xilinxt_2021_01", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
WuqFbvQ9JrQcMxwtdgJ4DcdxQwbZGq3I7qgQS3edaltTAODYFwstPsyO7J7LQlFdCuZQKRlSgqHf
+DqlZ+vyt1eprUTgGrdUkhClGjO07AFu9v9qANT+vXY9YYtit9bByGCkJW0CYCuLK+MiuJTu/S0k
EW5iu9/nFRQFbESR5a75+S4IdJucZmOQTCwx0mnyJ4zK8Gg5amcBzq6p8L3hulVbD6Lo43Pg/LJ2
EVV7wrcR0F2PkSawbHqsUiV9IaLKZSUIoo2evpKc0kY2gJfHuIOxM91wfaReDgElF29R0+PBs85g
ssYxK1G97T5zcY367N/1Z+pIwB4ASTJaGG89BA==

`pragma protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
f/nmh0AZcA7x/XphJkLLgcY29zKD6ZcVJTCGpuke4IS7QD6Io+BjDIo2sZo1kgLDhTmr2XhaMLyn
UQtXksvxeDmxIvyehpLc8qOSAI7nk2+s1WcZNgI/+KEt6CKoabIZMn+OjKoUb/aD/Z/9h6uVN62q
KGZ5a5e46ZiWZFZcP3QsA1zRSI7c+pdglcBUa71VnIy0dY3S0wR66do9hB5ugToJvKEjRQJfn1LP
O6B/pVN4JjMoE6KQmEvu8dRlgw7igp+Lv/htZRh12MpFiZFyg6VeG2gasx48sWZ1SjTxhJCr6TbB
2rnDn9kJh9LMhRl+GO24cmbKWTfRx4bGAuBDDw==

`pragma protect key_keyowner="Atrenta", key_keyname="ATR-SG-RSA-1", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=384)
`pragma protect key_block
sB6M6khQ/uuS2NXGvtnXy3EqGL5kDxMyFTIXCggphxKpYAWUro0jIYE0zHbgjn1Oct40Ig68YDad
1/V7bzQ+cBlwR7S37v9BtBy/XCeiqDOkr2QvhfPPcXMkS2tUSeY1pbXzETna8BNNh3jHRd8rBdvq
PKRBKnsuhBk7Aeawcj1VK+2KiKefeW1RIRlsU6sSoXcLSQK0vDLokJRdB6ysAvTYfCg5fy6LvCVu
kTYDOfyUkwr2VDOehRUVEKOsypqWQ0uzDy5jIk1KWUZ6LbQVB4/sBdO738X/rYpnlFJxFEXKPXWY
OdzxooePGEqXl8oI95pJyjzk94PgF2cXC+2t8kLSl/8gofQdLJhQzznjV3aVZeh27pQm97IPpNB/
lF1jGZZZAEMpQIn+NTtdBkMJyupUZjgJ2RK6Ai4UO1dr5p8Vm2eVv+3mYuW7+tJnOo6TZeGFasai
HeL5+WGyyKwOFKquEzu3cGlfqdX+W8lE6mFnAkA66KSxjPZjhilqNlya

`pragma protect key_keyowner="Cadence Design Systems.", key_keyname="CDS_RSA_KEY_VER_1", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
BkAOY1vsnAkqmm0eEA/wQWzBEMMfBuZMsoF+54mHrqGjQXAgVNcmruXtKEro44M5oTDZxv6OdWjd
/GPH3KDONusMi+v/6s8ivcJRYiXRnRWRCzR9FrCXFZON3/nDr9uMpjWgeR3DLXkKYguZTSq/RYdz
bJMZr+/CcNTfonh40oBQ6/qIjs5F262qKazE06lqRXaW7VVP9+rFFsNxl+aRzUHgTNxWmcaE6G4S
/l34hKNV24LrDcCdi/9klL38F1Z/GHc7ATT/zRxvtRCVdH4zoRX6M0ECVj4217qw40D0Z4TwLIK1
MX6ReYydDMgr/U1JEiIbYwmpUWTHUyRjMLNnHA==

`pragma protect key_keyowner="Synplicity", key_keyname="SYNP15_1", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
QEw/0/xhteu9TssoDElm66gUloAgiCJvDezwNuv7k0sJQid8NncR0r1l6ZxkychYUoQIgIrzJ43F
dpAaEVEPuPAU7Vq1wwItP/+9hLDTifthzGvPGAu/ZgT9hSLYRGE6iQXWJPzeX0k2g5TAsSIpft2C
q1it5dV4LlvRhQgKaGbvvldvsN81h+1AMIa32VghTOVVcq+HbmJ44kls36GWHHIFum24yLChQBZ/
zZ15NSFj75cAhUIUb5UNr/83yqSPVUaPfD9g6ORatQ4NSFIyZsTr9HeAxrUTtnARutR5xmKGHqIC
xY5TcEzmIEjRP+tyEwyLp0WPR46X6OAE315aig==

`pragma protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-PREC-RSA", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
PBU3IOumauHboJhMX6n/GgGMXEfI5zagnBupJTzHvLesjYPgWCo3FASzjBVtdeFbc01Y5F/hDtQ1
yIiq29KUYhA/aseKQFDG7y3wJDjBKh6aiZxQVth9NhQGR3AvYd5DYqTzTYnjOt6I5FXdP4IkH34J
HPbX5LBU/CoIf7kavZbOku9NXdbwzcjTTa/bYERzbK6EzyaLEhiM7tfYB5h2V2wjueV/wHZCjbno
Q5jN/Wdhu3obwAwJFSXqzAsXGTp1rrDaY0n7tEVw4iExQCW4e5XBAZ7yumgJRwG5kgDCZOtyFHh7
TF4a5WXuz3ZYpsHWbndE1aBvu+24baZZ5mrZ9w==

`pragma protect data_method = "AES128-CBC"
`pragma protect encoding = (enctype = "BASE64", line_length = 76, bytes = 42368)
`pragma protect data_block
ydQ6dmosSFbLGG6z0I10uPim3BK6FNuumakhuzWvBZ0beNB1zCCM9hf4lu/K4RgB8Hxsq5JaYlym
N5dYJZXe3SdBBOM8Jh3OwVENFqg8YetZVV5E1qUcQOTDLDYSBehNSKVc2/FZaxcrT7fcrahBTJ51
+BpMwK1bOrLfijgY3kluSK0AcB995bG+JPJ7NteH/W5AeIZXnPPLUxCFmlffx/9uNE6AQZ4Z8Vps
DaCuzYzanJXYx1kFClxjIoRshkQAqPupfbV1K8mwEQudBWKYvm8BhD0jlxKI7Ig0JzuGR17j67bu
7F6O4YFBBjMqrg5FucHd6hHuzUYiEGIpxxze+e1aS/btOeC/808mT2SUVOYPuoKZ/YalmCK4SDaL
cvf8mOulSgb+iuj7LG5XIhydE17ptiSyp2d9o55UiUMiuq/999qAAoQuNnU8OA4NM59Em0cQLkpg
HBOTUbehJSL8zE1sbnlwwnGhxI6h7SjdRDv1CQ0HARZviY0CzLAnvY5dFSppSqLh7vgmdn8FvwiY
51xDpq7ywyqY4tDSu5iqBBfh5AVGzPQTclyI+aIf/gxjs15xrVkspE8oUY6GAazUBlJSZaj0M2XA
sYuYhgc029nepVBGBTHLTkg/dd2EW9iAZVA72P7HYDkULqiS0yvv5nCUWcO8zvbtAUfyYpq/3kiU
TNOGe5JZtSfZBFc6VK7tTjT+XiGEzfDuw4XKVk+OUdkL4Er/h4CDH3zj370rptO/SaFDi6cl4whk
9FsmqKFHU1eHFBpqAFVLMMNxGdOIcoLJmOOHOE86U3etBIeOszb62TJLLLlSQscgTecI6NLZYHl1
OCce5zwfM0QtYB16ekplDQwh1EzC83bzhOKgEGg9MkBqgX1j1XTpb/DMbh9HkhIiySmLqW6dspco
5YoAghVvAc25Fb0vQkx0zI0l7Byqz22cTq4xfFyL/amgytkZesVhGTSegfktgB59EWV9daQHLpzP
ZlnQeF9tCjeXVMV8YVkKCs5+9f62gM9WYd1uJvUyD1G/rgfpvzkHWnNtuDwfJCQEPESop/eMtmXY
xDe4P65YZ/yX/TErMIl2IgOPsHtduoPNzzHIdEELp1aHU3KjyhPGU228p/ieWBaEnjE+Bi2XwRRU
SZPOA4q+6ZXQEQU5daLbdk5C2HURmz62jqhNuGnkjZw+6b6LxRBpVFtw0d+igAdc8my6Az8KDYHr
WZJAJ4miVnUtLKaTmmz93560w+lcPvgkeXurPDd8Dpu4oLwrYKjaaSa02AUJ7Xj1MASmgcw2a6bG
amxu3XnbVKnt9UZZADOyYUirCbxSZosnD5Kk+UpaLwQyIfQyck3VmwxA98JWaCUy/FaPORxXRSen
4NDf0WPD2X/tj7vrLYRxhQzq+4PbVGcWfj6hc7M0jBWVypyN005jPHd92lw1zzDVT53mVByAvKGk
goSXBE23TQoZGBlMSXCVKTsswguk5NGnivLYl85qbqBV4dHNqDhM0W+x7Hok6URwjmW8j4BYBxyI
zZPNtTnqWEmi5PsAYKVc5mjmDLLi2O4GLzHQCJVZ1BYsaT+uDZNF766lESpa7hkfPAgJzrPLcrNU
4szCM7weo+8GxmTja/n1EY4Luihfd3TOG5OQ3RJTtR5rUDFWaEmHCZWTI7e1/hUxQZNpU0WVsaYO
gQ2vo4O//MRHRmhRFP4S+s2n4Yu2dCVByf9IGTxYe6O45qb6Yb7RYwb7sbn1JB0pRSitgS56yAW+
TPD8VWVbAK9R2mQquRyJiy64zqSsJosFhzv7ORSL3L7K9wIlTJ6g2+fx5n/RK8twQVWEV6qLNjjo
BlolybWHTVwMDljwKYOMBBSFa6DKFILb6K8JI0QX1WFx0zicJDTp4iK4hwajZx6FM7U2zc9bEqEq
tW72MrKffRbaGJ8UzMlzk8B1VCbnOKp07v9khS4OPr9bTcLHy8dFxCcDSYqKohfNwzxukjdTkSjP
vt5Qcku2hodWuf/wouFlXVjPV/T4rrFE+vRmUXECJlREXnDty1GjT11k5OczzOe3k5RmrKWz3ZLi
at7tkXN17YB6zbnnbF6fOD0EVLM5PrEV7caieUf3qnaSppuzdi/qpXNkevmucREv4MakZMKNi2rD
/JMrIayr5C78H2Ih57F1kk/YtB9k+6NmCMC3w1ELZxxOqoDxD99sXPrX+NIRhtuOzTlGKPu4B+hH
Qhzc4C4UPlNW0u4UUaWECwdK4hs0xbOV/3xlHoksWwMg0lBZN+dT8/8CXUUf9vg+eFeWGITJEshr
/h0QZhWw/gvGDj6BKj/+cf6jyHS622AK29j+Fx0BQRxWdtU35xw/pXVWvJBmcMxi0TROeBe0Rq9a
jB6c4Gaiy+X66MFCuvBZXjA3RfSVsqCaEH/E544tRV6ZUNIgg803jHJVROgb20B3Omys/iTVbupg
5CSaTlpPYhjo9bBLrBaO48ZrmPNmK0lFPcobalNPi/UjrSMCSa6+SLtWQf5YDric9kiNb2hPbqqs
y77YDI5Wz8v7h0rjxXVfkb42CIkGgLNqau6IkJi39NNc+Qo2UAy8ARlRTz2zVCND6J7WudTUjYAd
GGoTUcCmG9nOvShaET3wJi8haKzEiQEXvknJYBiOx4sF+Hc1IPIsJ/QOn6CHMBRSj+WTGkNiKH8j
Jb+kQoyCaOc+EXPq+/AsGx0jUK2DVB+bxJPEToVMzu2PAMQ0GyVYNr5eSMqEc3/HlLv4ucZE0APj
s289fDU2Sp50w4jkA42IGVeoyjk2rPbrXEVsCXqLG0V0PXPbLQb3tPguDns5Rqw+srwUJE+h0cfw
MBmsibHZCXhU+0XquIIucbOzZvbABht3xrcXdldiXjGwQCP43a0U9P1kPIN9Qb4has4gyvVBlWDB
b62m8opTytqr+XDEHUf63PAbQMJ1+QrRA8+WsNhMF10E4JlMuM2O/FfuFX+bCcFgObZnA8WU33f+
Q56Ilv8MVrHQlYrgabNr4dzo3+U870xUV1wYXI2nR0qJSG8lMwkjtDKxzIpQWbJ/PeZNEv6ZWzJV
f7mJb7GGnmU6yRVqbxOeJIPy9pWHyW4WzLe8K0JJnxqj8BVde9LsZ3/i7OpcGcY6teAUDmR8aoZs
/vdLpoFdKLv+MrLBMswysjnLZSqmorUnb79/XX0txHwtiL8h0ORcwI/1e8aIfzr53DCymbgRgzzE
oOiIMamovYdlBdkzehDbYDtb1PVTEfzPQ5nBGnn+b2xSRRUNhfBUApKIGt0PZU6KxmqSySHnJQT3
dV8nOxDo3yXg3fMhqahnSRAg9joj9G+RF9K0sFAa+Exv4jxM9a0EnQhlJlQOsfn9hCkXoa1C/VvQ
vcvZ7QB7nSSlTovgn2qXV/+h0iNMj4/MFRccD7FPlGeyxiQ3a5PgvsRLXBSHkkBvRtf0eDtC1OlI
NJwV5/Hd+72IIyq5KXsJco/s3VsECoWHSESOiYOnb9FCeyPbv5nHI/w+DNLH/q0If3yjRPInLKPp
GSQJTyqXyiH+geVza2iYOuiy8ZvcZUAc1b6Ig8s1Jeaw+gkZkVa7mo+/9HKOq/A5/zoxgyn6WyZE
EhQBfwSm+f2bZLdbr3cU0JDxNrL3USld9FrZy74wzokRsFTML7sPDEsfINk/KZ7/93PBh5UYMO2a
C5NtJHFr8U/iNHmQ8prnK07CNbGg4b61QRdOrT0bCCcOhSxkTF+SrxMfhfso/BlO0Qes7bVSM14L
i67UqsmBct8e99GTRzPLE6mSsKCgXgm1vmp5ehz+H85FSLZClregfp99kC9EE+GKQx1/pBbf1Qpb
CAdzpYAZ3WW/vW2li5yqdsAnO/Osin7JskhTqbFCBdKMV+RMxUSixDk8hu1zh787SNZBAt7HUZi4
quumrEwoYjPhKOjF1/HVwTlWX1z+lYe3QSsjwdR0NCnuuHdhLgwZu7Yav8Ydff6YXaj6+VD5A0Zx
jFRXIh0tqFnobW0i8/eKjrfHfWiNgAPUHuIyiH8jT3l4P6x/oZXwPFya1leYX1RsM4krcMTDJ1F/
ukvuY7aeN+GEE4U01zpHrJcDdTaHxWDBncPLneHGyFgP78d0joypUeeRZVn51BueLWPiqUk5opbx
5R289bhFl1NejXjCTRLh+wsi1EKPHUakj8BQjij5RBNguJCKgFJ7jsOn4F7dyQrVdRRseSng/MrR
P03d/yLP37uuLfztvcDSDunSaFxxxpNkPBlEkRmNqFH9HtlVDQ4N84YsqCvSlSClW6JCnlyyag+V
xIxmuzfoJQ/fNzjvvWYaXuyL34BDqK0ULty+G/4GxIf44q1YbgdvgXZxFc+s0etvPQd5u8cCVOsV
rDcOXm8DVUmce+M6fR+eUfppMsC943hJCjj4/mdiVvRGxNQnzT2FqzGGejVcBW5KhSjPQUEA7rk2
lJnV6hz33xnMUaHVipQsgKoFhFwXqKW4f3G+bfQKqMGH1qDpXGB0vj2//VuuYJOqQgNfDKs/Vx3B
dWSNg/48DrsckhikVcfwV+PUWRTXSipK0KKVwevpGedPSew4tML5YWVqSUjza8uoGapgIx6DB8u7
cXhn9Sg5LSHLjYBQACwOVd6iu3UNlyqyHcqBEDv+mZm9p5Pd4NWpC/VahjaebOal9wOoSCyhYtxt
f1MSn2n9LZXUvFq3eMc0XDzcB05ln70dVr8B+Drno9ZfwJ/4iFsZvEbQzibYY6GK4Cpd7HSqn/py
K610lyFy/f73kzI1kOdHd3sSDg6YYpS9srLigK6PoyuXTBNVLaEDtzTgKzABS5vF/1Rf5ja/Gd86
2m3UEEiZPoxVINbjuu5UQ7LUMCc+PSBeTrMOMKtPCGyi+HuIgjEcsFjWiTSP5iTlTankJQfFUAJP
u7+8vkoTxTyfK76Z0KPkUg96GBJhOsIIWujo0e0WJyh+UJn6g2tLGfwwuKeJoXGTwPDuU/M04jzL
IaO9qnJEn9L5oHipiv1nYASxtjSw1xarPsHOc62fiaw9JLZ6KvA9joQlxD/Kl4GEzYLiC5cvGTTE
RaB07zSVRmndBXd5pxBeKc5849QJ2io7AbH8wC4HP+M5KoAiP9RMNqb96UOKRGTYBJ+v05M5TQKy
lyjPDPKxl+L3JsDLi7c2VA6KjljW2quIoWaKRPFMzXxO8eMorcX9rYSWJjw5wqyBQiU1JTCsWrUB
JHPf3zl9bC67OYJRZTS4pjUONF1nRN9ZSsXf+3Rf0/lqe1cr8Pvg6/ts0ahbGR5jbhtWPlHm41yL
EnclQLg0JdHQvbXpzfhBDnYgnoccKCbV1Q+HOyQ3NNTRxIPs9JA/5STy/7r2YFor+51Roa+3RJBM
wctxkYcPaugXgUNRCfXNf1/53nmpXs5wO2cPK2dpdC6CzTKi4/QyVCXRzGo1nbMn27mgAMylQQDY
+mqXKEDvDdSTu1u22bqkZ6a/3LmIGBoJhKbn/E3AYp2UHfkvptPiVAso+L6K55T5JgMQ+ijXBeTm
eBtgTZhoRMUh/9vFX3yNKaihvf+RT88k4W8sJCw5OTRU5P2dMHOUh2gncOuAyyaBUTwc6te6TpQK
uYKUF+QsypgzsHvwMtgDbSnocG1hJ5QKwHgMXc/WW+Go2+APb3iH/TuEpjMieqg1qNsbuYMoAcYQ
1VgzIa1zH8lLBNAPpemOMSiTR0iFvzcMKMSjJXq03fai361t+jq3ZUHGFyr2LRlohZwbQN775Aps
7njVcAxyc70f5iCCqNKoSsPVFZSvo4FxA2Gd9l5IPxhfV0uKquoPx9Ki280VN/6sbk8/pVdIHjh5
MTGGWlWt4Wn71rO2UhE2ncfZ0hFEx1Na3LR10zoegDs8XrLhvGVLsTv1V3iyB+vfe/t1dawkoiFs
KEc3nOaCr7h2f17ATxkVARquzrRrTs9QJMMN5xCQpgexZwGP5/YmMZkwzZcEEToGT6Q2Ydy3S0XE
FxduVTk5PX1u1dZlVn0Ond3WAA8brqGWCm+FpNW3sOk/gq+RryjCFedo+nS7EViSz//IMdhkEp1I
yS/MQgtzgFQVmGOfgKqbo3mek3G0wqOowWDpJEzHwXLqR+qu6CBEJMiiXYzRCOxg3zvokWbdkNlF
AD5l9z+kHarSkdllFwm5PSdK0gYCOS4djjvm6by6Mg19sq88At8+Yo/jYHHWZ3+2rTcqAiUR7DXF
Sb4EJl5AIuwsfCx6DhKvvXaQNR/N2VjrjPWqezE8RmTkbk/XYC+fuPigmW+PUBpxyBpImgUPL1F6
ylTb9rnsEBXGzRCRwkZpDEqLhpJ2oz3afEa372PIOZhE+pTm9XJYNcN3aneJjWMxil1qaLWveL0g
4dhNx/DTdlHSpG5I0oie9kWaVO0HRGnLnGo9aJ1NjRbw4jGQV6EILSeZAgVIdyY6t497eAnqpvOF
zzs+WFQaJ89l3LBN1iMfcJGo77C6Yfbkt+7Une/VgIWkiQJJDUuqccJSKD8lAxHrWPPR3JLC+YQ3
M6p1QjmO1R7gIQU7AFoXHWkNimEz0ocqQhqLeo07aJ485R6zl/ighQQ0VofneXEL8+uJThLmjb4w
EnMPaRJIati0/2NAKN7oDs7iYruzO1O1JUuZit781cr+ZmllW2cTUIF+4RA1URG/Wr4Nop+RPjt2
ltQX7MYj7japrXHihqSiLdfLkRmxuR67tS2cPOFPCK1Gqiy6ScCUQ4bSVQLywQ6xbt6Ed/YviDJb
u6ARzEJ4Mxo2pUJ6eULZwBeeKKAJ6CG1+b9926u97qH/Nks5ZshvKSITzJu9f6BYeRXzCEA3WV7B
dlv+c6vgCJcLt1E58UK6pwwgOyohZpz/o7/iLGpF4hHxKYPiBHfmjNmILUXx6BueTgIXS864pHDB
VzMWWK3yoUEaTBPgfYTz0Z30k32Wecxqdq1fbOcU/PliaiMBvZ2vXNeIsYS5t5eHdA90+zjc+HDw
iKVO5txk4PVmX3AnriPZ9OEkYTK/E16u9QUzukBazet+s4N05uyzw39OPI0xJa10BirQw1acL80F
BbJuUqPZU+UazYpGVnccpcsK+G+6GxMVt9+wN8vO/E5cBtuI9EJLo9//mze//iSVnEJGevSBjytR
UB18hei+KSqtWFj9xLjEBWpsleLHqpAPyIS/TCtsgC/Po/4hSx7zG+spDEXKJqRv9nrbp6Y4da5l
wwpp89j5P20LynOWjRyXHa0oJmPfVWCcLiRJNVumscfNNk1esq4umOVK3K7MR8UxNII4mHFXEnNU
hAURj1jR63QTUNKtbIQWJvFRAZTo6cQSGjsBICl4Yai0nqaiyh9xYnAM7WVpsFhlc0s8S4N3oXp4
D4gHoD9q/JXng1Sucr654hugCNVXTBpoeEo0xYToFA8MhVXnJErtzDJ6FRltBZAwAfNhXkPUQphD
d1VY4bgcSvlJWBKW3kfTmTbUVtij2wgkikMEVJB51Zx6+aGW+jMJ9n0DblT6n+v56VvqGWP3MXdH
dMpTVrUttgqm8swDw5Ggc/gZLUfr2p3hrTbRngPLeLSL7F85+8g8GoOkSS3Fno/39cHxtvEOjejz
DaiwaqHN6QZ/GX214MiUH/lHYCPsXD5B+vwDFDc3ZfdJHkdSI5yQxHa04xWkAQ9BKn/YCdw1Id/5
yO0aep6/v3A0pV0tyr6RLS8iZ+cZzeZq68QtiFCxrbGBsFmwZSlixmBUShP31RhoQT6Ok/UbIVIm
GbafqmnI9dLRq0UfrVc9sDCdV2/XrbWIN/BE4zzJcYwzBYc7D7h70K/AL+1nQT9SfeSXOoHknAa2
pbZtGdYlnKK5Oft4jlnlrN3B6cDaYyM7TPIxeSuhE8CtlZbkXzyQRT5Zy7KxRYD8CRc7RmXP6miS
4aM1fdhNt7yYwc8lC1xyfN1ER35iZAc12igW5D90Yg22LNUCXJ0cKuZ6USkmgEQ+g0QDtAr8bVId
lJy2HC9i2GfAxqlBMLGRLMYrIoKVRBbki1fgiJaYFlaAmSURclNFoEDZHQZUaZLhtsFUQNsXP8nn
kLPjhnPCrA0MMQcO/fxFO+k5z2u7pTazJNpRK7RTMgocHP0by5jQksN7qVFvn3b+H/j25I1OiF0C
bPOSLkFKmanHEigehalZfe5aniMCvPv1d+ASOPDRTFBe7cBv/NsSLIRK1Cw0uU9/e9fUj4GbXw0i
LmJiwfni2X4YL5uN0HAhXaerKLs9ISlxRJpp0WDKBcsmWCseQarcz934Hra+jvx2G41kE1pPS3yA
rRNIUAtHhknhThUC1aY7ooymuKFjQm3mwIQvHSrW9169rwUA5GhqhrjBnHt+FrkepxFzuhe/vXvz
9WDLy/C7HmtSB46wMukRE+DwV9PJTSkQSu4zXmlXBad4AWUAXFdtaaxZ9f1XIROsP9HZJtWFdSu1
EJXlflEMH0wahNzZ0pAVCoOPQVzNWn7t2wVGZQnEdRyJn7/4gWofUOaHzJbwfjOSQPEYzumAVHxl
8BI2oFbEwLXwuoF/QQ3KZbnJB0v/snSazwTpr+faOvWhnnwAXrDV2zBg/aQ1Alf+SnmQZKVVPZ5C
uSlrXR/HbwKICkX8NaZd5CZ/DZVHix6REE98pG+I3tNoVfa264okNjbwD87GqY5drK7LzQd3/tLb
tTbQGzcdKbWYp4Y/d2hjvBiEGj4L5DCtZptvYgC3FCsJ9JZiIMNQc5qjSOvdwk9hDv6In+oO6PkE
xQKAHgbpSODmZY4WVS/byolewc+pDB7/hmBLpVXkkxca1BiynCYVaEy4CKe707k6oLdE/qmkk0NG
feJtLtqPCYpGTILeYk1Rk26YEw9d22FZVYVt58Z+GMp2oJxUkIyhUS7SuG6qLXqLgdOMjRUyGSGf
SfkW5gJp3IrD8kOg9JMcJhbue7X5ddR46mTS4AeODd53OI6FJ+AdjG9t+g/z9AOyr7YmjEnNyzR2
JFcP5lCc+HZ66PA3dm6p6fSDijePNPJq8HAHDb+0n58icPW1Nje2VcYm9bZefBbHlIGMVNm8rAHg
OSYTrhTjbHdl0+8wxzuQIQkafCpYTtm0uo0dhis0kSsnmNooWumMwzG5OS/4hDUG6ZHZg7sjkgQw
qp3GoV2wiOG5i5XrlqRd3HjPbjmFcL1ue4wLT04oKjzNN+7y8Q1n8fjFuSGKLeX3+MJwlwmbGMq3
R6o5N0raJPm4es9Ifp4y6824TVi4Sh0S6BRrxekR/jDSzy4bpvcboaZKWMk0BcjnPfFFjUkDweN/
IKPrHz71BGTkrsMHPoedbNwF4setWPYjbQcJnW0ro8NQHvkRbJfdX4yL3QSmN6wJYlDHfQgJ2EvM
YjUQl4i4OHAcnwYR368/nJ4XtBCBU2YE6KUB2wMTNUzJlvY4jo/syxJ6sAWnhWHlXUwwctOi12Gb
21EYtv1yXihq+K491oRfAb49WuCqHmd/2z3G8MjJ6rk18Tkn36w7zlHq2nyB7n7KZc5fY3TWmGOC
aSaOXgDJF2edCBArxc8PrmWbocGLGSZdVlQARF6VwP+XOcYoWUQX0qF6IimfNeOP00uvLhaLSEyU
mwusWgB36E3FnCmx5nwmh5iLX4ULAHakBFBKbwLHnmm9jCLEgJsdZXkZw/lJRXtUMrYhVTDfE4q+
X3Xb2IN6x+VqjW8ils9eU2O9og7zUbrIMKsO7P0aW255Nw/apqwSfBI7eTGyGLXDXpL5fsTtWozG
pYe/ckq77/CtlwDwmhGvnw9dnSUSQgWGp/9Szx5YYiyQQu6cRYgVk0qA2k5cc2HcUECF5U8hgTAq
HesolSEVFWuapeV00oq77NcFQrRnhE1uePnQAlI4cAUFSq9My8y6NK359JhSsjKaxtE/8A/GNMBJ
R+nAzFiOr6g5CINrlKgQ1ZVAHs/d/ig6G18ZNiYpQc5VG+JudmW4f2RvseqFFPQOpP7ITDoGd4Zn
g4qQKi3lUn5ukz6pMadO4dSZ427ZbCygq9H3AturCC5VLp/rVBrzIZPvBdoIcU1psfETP2hdmdIe
rjxVVHAJ9n2sdNcoktfA5N+l98e3XIpokm5kcPMSy880Jo9eHzPpAZ8ewGKCcHRz6F4xSSzgHgOf
k0aAcAgupWryuttE+gJUL1bmeXjVniFaXaA5nTIQAN5S0iXlAdHHswWUMZZuRFY9MIUrtwq/u5TJ
TwFC7CtLvLd3WUOuffUD8issxNek6L1qgaY//FxF3IgrucOhTs767+ULi8qe4WCJgJJY6L3G/289
lHnwFig+SGIsdWdcZRiO6L+MqB+wGLihNwqoxP/VBc63qvySFtZTTWOtavfrkkq8gxsxJ/0fI1YE
zKmkV4nbhrcqs5goIRKbWkfQLDyRQrttvq/JpMzc2CjCK7PeMHMb0EF1k27o716kPinRQfT38P2Y
t6EpcNrnLSA5e1Pb5f1T3XRZ/9w8LbF8CRev6aAesOE1XCGT4XSFleBDsusUwCHUj2IULpObxR8E
7ra1/ZZNU3VRn+JWdlyI5Buw198WMzeXESm0rn5tG7kHutjLXKoFp8wKzLMdviJnPPKhqavc3puS
2gncXaxRgZDfcoS9atjiOV54QLcoWhhkXvHZsJktK05EgRL5tVsdMo245LPJQnz4CGVqz7APF8bT
0Hk65WpEnILJ4F7t4zQlWLpe5rbhPvJ9qFRMizR5G/c2qv3tFC4dXEb25DTvYyCxo5jTP8hKyvCn
668kocCGK/gQiljweIyoYGu055dRYmJ0EMHdgVixZDpXjuYmjhG7551aD7slyypwrPZ6mmbowd5C
VKbk1d1W+N6J9bm7dJNmozWcvaV0Xk9RpSvNW46bMb+ts778uujQwsDCb0Kd0YHoBMMWkmOHV5eR
U7MxwkK2NQj8d+Owx5T0Nea8LdYCnKTjjrXykqDh7wSROO+XipESJs3uSXu8QHPE75bxIklfjc+A
Rfy0Sm6qUPX2VbFD5any9FCx1bbNWhSIj+/AA7EL3yRZMf0f1anlTX2SIsfh/IG/L2rvlG8bDSGq
xtViRyJBMKEIkDCD/5IgF/wGRi8VIDm/reSZTkWD2gfDNAREATSTJ6QUQMqPYsh4ntY9YuhFivzF
meeiMl4tV9OvGPZC/J1aDQpbKpJ0yx+0H+nJwAPxNgXBtMkfQ8Vy2Z3GH33SWnfBnk4LWaQEoagS
btoWq5Y2Rw+Vr4NlsQo07jKtp+AQKvueodeCjpytT3C4C9AebDePOX9z+3v5Dvxi1IuVgZZRQnri
lE5n0dwbmxJBjHqkLSy8M6iXD4caDzmIVkTTuaVI8pzIAeEFRZsIJphBDB43HhoxRFtxujKPA9n9
cqxqzWmkSpckOVthZKIAl6zu0GxERijvWyi6KxCiFPQLBpgcYg33HRQM0uRePQXpJejs74VcaUoN
gmWo47Ss8JLEfD7uPbaUjc3y+Mt3FCMbRUtGMc8+Yht3FqfaLdBTeoyPdi3eio6qE63g/ZGFlf6N
i6ID3skbO43TyjI9qZaja6yYvJQvA6BBtgL68UXEBOd6dXACjqLijNzv7nr6fx0hg4srY51bO3LC
FmZ2tqGpS7BEOdhdAfh0EhpOh6W6s8QHzApS+z3pohJdiEwmKPjaLLx/CBbHaqS/QOAPZjVQZuLd
S83OaTnHcYPolLS2qetbq42WYLDsTa68f8XeoAHHRdhc7yyTNPGmGIamrU7RbEHTU87Z9ArHEaLu
15kY81FDQ5m/J3gjx6/Wq3Lle32LsHmrsl4Oy0V+3RxiXzKrLZTsEwlM1rB1NuTxSD50b+qAC0kV
wqINdPkgc75rxJjp5o7deSd7/aUiJCNfQzdE2ZQPCDj4cK0/JKwedVwlZgA0mZm1gVdnblxdbwic
054sa/llqvMKYOMn+2qRbQZsPpfl0Bkxvq3yyq2W3mY7/SSqekx4YmCblM3JDHyIj/AWcBXoLLiz
QKnvcznJufOSp7WZ+JpUHFbLFeCM6Mc+/oRYQKjYkqdfeIVWgeIf2+ozTiHIk26Jtio7NSFssq6D
SL24Q+2o2fuNO804Nf0kADSgijVk0OH04dWtxQOIoobRjiYl8Kpbbdcp5hlFpO5oq3UHnewgkE4R
HGiaKboqqxejqk4En/zIF8O18ZRnCPALlN4YJEo6e/Dk/IAuUkRoAXi8aRwFVZBhN55Hwun4JPAy
locYUYc7t4i0McR1d5JcHJrha/hX5XesirFeTQ4vTrWD9/XIG1R1IgG3JoAR9DlyxMuSblCZgunP
Q6x8r6ET8Nn2qdwLh1Q9Rlbhmkc5Fm29367LIyrpcgH73YZ5aVPLbbL3/Gm6YN6msJgUvJ7210aq
hagvfrM+3n2mn6eljriqkeQurGkb1nlk6jA+deqn/SJqUVbXUhVz/jPWWs0jMWSDB1dfBZcOOBMq
u/uGSmGV+glNDK4F/SIpLBBrNtoim+42lfESzyGFfvxYwzZITpowt1miskc+WWtUxxj3oQlw6lo7
ddihRImccJOfnSmQ5Y1+pPK4fmeDkKTKHhV0jZhzEcoiq/H1piYpORKaG3piYXN6gfAZouoVize6
D9dlvRgArM874pVrwX56ZYC+XvilItaksZjjuSHbYkfhxhWb9lq/M69QB+Q9dFfQiwUJZs0K1eQi
jF0626zcGF6rvvbtZLsVxMYr921Z1j8FqtXblKtCQq+nMRL1mWXnc98UAEgz9ODsqRWuw34EMLOd
uLVlY7m9Q1+Vr/OhxZIVD4aJ+TDmB4GutME2DKa9dlI5oTWJ6g8eAHIVwcuM4mHCFQMSfajltOIY
ftpWUbvUmcNu2sbpO5vkBM7CsBlOFxPJ4o6FsZ2NfN+OvjNeP+WNmdTFhtG3SftH9x8qMc/BKvIT
ez1I8syd4wAY0eHr38ovsKYxl8qevoN+B/W0MYwLDVkmrR+58KuAQ/XKGcG0Y7GOr1nxwFMQzPJ8
NCEujcqNQF70Hh7amhGL0GNdDqbNgsLpTNAjWPOg1L06nQHM6uNgJqMzb6BDZxWmFqB6MUH4NpRr
qoV0z1fQPBzPoWiOmLxdngKPMfa0uCYxblCQOxEqc9lP3HYSyTJro6dDlyXrrW98LrutDzyEZNU4
AefsbBVJ8gV20WZagNpQ93zMlm88BMOs1/57CEa2ALdFyleIrdC+slF+hFOE1UiQi1zveVHM6T3l
7BbJ15Y0nalhY9d2PpNO62EP1BlSdm6j3QLzL+e63l6NWe4RdRNwUUdlflTvsp/8uA8W/X1jqzt7
pxI/VMf4k+1/zpF+nl1fUlAp0esiMdn75CgH240kXSgD52XYwC2So/9BfiPpuQMxhT7nJpjtsSjM
la0Adn2FnYxOQZDzjwJbs5uTLK3FzXMkEeBe7xGdBQKcvrY/DNAQR1gRBZ4sK+UtFflA2PoCmkOA
/i3SD/tDub54/qauNmXIjSeHwEPlE/EmFyBDgTGdBCgIjIR8sHlJOZ65UUTqC5lvFQC6M8vj46SV
WWmUkcYCVpzVF4PX4c9T8lEQBjF//JT6OfcpW8t65FsMenlqqd3O50hVbvit0LtWb1ZJCgtuRdKt
U9Zduy1vDsvKmKxrGoLOf6zkAmg8X18Avoy1WDeGiI5n15UNaTbqICUp/k/zOW+n359vN1r4hKzO
8V/X5kS1uX6tj3cOZozhgjsXkFfS78CEQZ3gWWjxs050WuK3ca5ETBGccVRIgLwptn4BmjOo5nEn
pPcWcINhmloe4mjzyQjOq0RWfIzdYmQNBs1htN3DQWUZwxbTQ9D85vSI6O2xFnyLz42Bknqu/IBj
j68l68W6aRkUHyWeEtI4pgjd710v0Q/6OhXTxn4lCLDu0rwvL1lEtdCIjQZ9Br7nBfwFWTeKKXWp
IZWLr7pOrJuprMeh9uo/TiLB48YMicbtlQ+36BYx7Bm8zuSgpQsWDvBpN2KjlLzV2MfSwsC1f9bz
dMEoh3Xg6AuDRYYR1n8sCnRE0/GRDUysqoFkMGCiZ565+2uC5PjE8UoJxQaJl7bbYYCqoOzPTWln
35cipTg8pGe/IGkK6SPNHidOnx/TVt0xQly5iwoQ6p38lz6dhfNG6Cd3lsOUyq6Yb7pfSDC/G5hM
OxKRUN7GIq3L5/EULLSWXEVedu5kDnRC8JkCstz+c7X9Y3xy8uHUI4xby2u9ut4bxUfIgvlF6HYm
evOaOVdSz3J/hnT+oVE+1j5DcnrhA215/sjDp7XsnJY/57rVsElZg9vy6MN3XYRHbbG55lOvF4sg
DfRFEGbeLm4E442slSb2LknjN/NgkZlDCII2Tlz2T68DbdLlGMuCLsMG0jUL5f3VWmeKVjf0onP0
+T8yLfmrr3uOMJIJGtu5OZisexHeEmROT8zDHpkWSqxeMKKFyf7BVXNbkNDFH8kbSoanDDlCpwq2
OzhwKio/+amjlYz9m5Pim6lp8E8ahxDKFOna+f/dVjgWESJ5liVZ/rRhievVdiSA9OH+6J5HgERg
3hfBebpogkPxllIZ+KoCbWQryXUU0BFgdN7SAChydl4vy2B/sbaC7ZVlkYTAC2Zf4+tGq3vMycd9
tD6UC3V8cz+zyY6mUCijqzoBhpl5cHIPWqN0ChQ9M2dOvu414/dGHNAiveEDcNjDloev/psdjjTa
DZvWXgFI2TSSPMe21LeOMbph+oOJKQF3KhZkeLMN5xhiEZLYmgvCE8EenDZTPlYNqcmLYpCoWhKN
2DoCeAGolqY59HhtHKStB5uv15XhIVTnpOV7DeqQO/dVCURuGwScDtoFOYQi2qlAVXEXudEuIKbu
O+1ful9TiCrR4DH+UASqZ94MNXA63WzK1fiv53skQpm/Wwmb9oJItdZYmOW9rs2jCICAw6SR/5vM
7vRTsON5eMyeGZLqsNWnS8XZj5Wd2zWZVGEjdYxcKNdUmCH+4gKalxOLgNy/p79xTo1iLXWwhl0f
JN9UAdXFePIuAdHJAbiTLULGteOcIeT38tmWQEewr52B1epuLtYxSoJZyGanRmsLKvZ0cbdKf86T
0OIt2A2JA6cCQgqF6qsfOIpGuevhILwVEKEb+6+cfUyTX1Muo7UMO6rqs9qxbqza6gUwQOT9zjVe
uspwkuUikHlowHchBDAcAKulP6GgsiO4gy0d8yKrJtz33fAI/jjkR9C45IIfcbtzLq8g2Kz6G5ZL
gR2d9CzKaVWX60dlJb4sM9KmtbI10GRDj48iLFVWZvJRuVkjvqXF7Y+MVYJZJSvqOt8HSSCAyUvN
8EXp5bquHufbh1NI72Y/cdd51iLWV917u0cr+Xo9V73vL+sWB9LEaBBe3MDe5HZv4xUZvNgtTBV/
RhkulOHy2yq7JEhc6mGYdGV205mIw6ISLV1Wjb7f00ekrzSAaQsXtHMxK5vLSK5Xzp343z64Mop2
6S90/X/oOosbaWli4Rn3xbRA8f0tQr1WP4sLT1Ro3LBdzfbWR9LOfGRZmhVM6F6DuTqain8K4/Og
E7ZijfAH/VRFmWq9O48FGlcRpC+wNu5smBFHPOd0r6CIIaJZwjp/m8nfJ0vhQErrGCLhN7gUmWr7
D8SUdfsH/KhRQhQR/szYS0uAUjYoVJTPAQek7c00lelvQp4hpgM7XQWWXL7k59BiStVdXvHDlg/k
BSZxynYmwKCV6ToZknQSbjH6Sb1IpKNryvbRq3jDQl5wxvRwWWJjRhYI2jLaz1ZzrP++UJhZ4wdL
gMTgc/Ca36j/nNe6B8KJsQWrviGaWDwGt5UT/BzI9uDEsfcsIxJNDPavKgI9JQbiQtISUTybU8SG
DhfJl74EHGnHZg3CSWVM1PJH5oo4V+LS+jDZJ7n7Faysl7v8U4z7Dp4AMba92swdR1Rbkv9N0z5P
92krxffBUjxlKlPBJMY8CuRw/HRta3S1y+aAvym7hBhgQlwfmyrY11SxVL7yeZnOPhVywO35ipOP
Mq+CKyTlglwavqds5FjyQ9UQyroDqfYWqQX0Yo/OeiPEKJ+EWQmZsagOMs/MCNXP00MqKEJ1sSn5
UFFPMswra1g+kkm3G32uo9QwZO4q7XC5FuEiqPhcoaugBnFP8wiffGZ2SEG8VElvJUmRN9BRuk0W
o9l9hxISvJTWCZQZPY3zQjO1f0j0I/1Joio5rZKuYXVp/bygtCrDIyLrUrjqkBfoLLFTY8Li8PMJ
HGebt+INkvlS5UpikoArxXWPIPyoJBmtfbwWURte/y/JrbD55SUz/6zIHQ0Lpw9BcP2qTtPchUYK
11/reHFnmjn82/ACApwhhExoZP3UtrcGAqrExO7PF+rSx9LmVNzZKFjzv3v4rIz7DfdNURW56i9/
Amj/HiO+hfrxhUjLPbnAdMqrrLlQNfk4Z5MYT+kjOUU2UuvLK295GqdSeZPknHrSnZ0wPC07ujQ1
lyJMDe4bWlAsdN4Ox4JaC8y9pdtib/jyyBsY3QP+OGQDWCILYoYvA3rvfHNpUMci93nfWnUjmzLp
iFlyYBqa907OX6NQjg3F4bU+avr5xUcw0mjC34K0bsrKRJIxrqqqUO0oqHovkjTmn0TOQOXCyVAO
7WSeMrzSkLvV4T3LPoA+yRbEd92JExf6fPP7swbv2gOuuFTga9s05DXqfcLkcKLy4leh3ywMG6sg
DGRZDRlwVgtRuQaao7uewaXfpqLUOPiIVrrxyLEkgcUI0FV5Ej+Tu7nPHD8okXRLSe3+WogEyB5Q
2e2dT1n7bwTPNS4Sa6ZcB6RCXD6ZJQCpW0sbjVKHScGhCF1XyYmGTYNk2lMrFviUelTmsFRcEj+9
gveOwYeJ2HBnDM5+xmHFCkcJ0T8O3yFxcs+RgBTS4etSAkPsN4v6bkASOp7j0QcPSCMSe2+DgS9P
lSuxgxjL08oETSGTal2M2G4H9YZGuYYwiUfQhp9qqbOBeKV3NHVRUdrwLncsRhke39+7qtrZRt/X
zE4hL5B/AhJLG2KiuNp68sFr8PiC1AHOu5Gkf7B4Gk+S2nlOJmin1iCK/ATGbht3CAJFs6RrDeRd
YOmbY/R1ea4/2BHtaG2RGtKLDb5OQ7vUxxwqVs6cIAv5sQGpDT90IXnUyGkrnwIX4ljrAtW2YDSd
pQybqZTUz+Gn2rOSAAvsCiOFdHdQ/Epny/S5JaX4QuJxdQyf3EZF57eqG6grwQ4bzyRy5rM+sndh
wumjRs4RTnfG+/FC10XdYDR4e/28VlSNPhh22qlf23gCfhpANblEgu4eYc1wNLRL5N2zdnLK3uBg
DrmoxvEUt6+MWMbfu5eH6cziviyghfXObOEDl0wA9CbhTTm/TawVDkkpuuuTy09bUyC81FY9Xnrb
9oRilWR9uilPog2bNWRY6SsBui5ZhQfJvBuAJZZpXR/PV4YQGsU7wroZ2TFfgDcThToF+oi4K8Ij
vHg2v4+ycSsAFNDKHdHaI094G+/L8Zcq+ibY/SFvuO7tpJHiNlscIVqSG1K1U5B0hJVbk9GKgu2Q
BH8b/NjigJz2jJwUEbYCtdNtZ/uS4DYLxrOuTBpMPuRgxUEndJl7Nd0xm88TOTNguciSiyHjvnzB
K+LaqeKiuoLbJs+s2awiS2qrAoALI9GheLeRsOihqyefqNebvhM2s5St5/Y+5gw+gfmVGX1bCoUW
rMozvTFDqZgaaHgQ2ffdqJoXxGAlbvFJQ3Bh+5Sin1YKmjQKxGtyOw18padZgU0IU3qt5tQJthHD
hvMkELxoEDpD1v5bejl1BU/cGCgrFuqi939O5SkrIfX1Q2g0WkwRTYLAbl1Qa17nWsH4bxhCtN8R
23U7XRWe4Z8P2gdRclZ0PR3TwLEOhGRYtVo2vsP1F2HKgnmV0IslB0zOmo7VCV6KrsxVQvx9FxxD
l+58BokD6H4MgDXwveNu2WLY8SGqpGH7BGx+CZuVvsRzw9KE0wDHRMduG6cwiIKNA7sb4ab+qBsw
TXV8KYJmhfjY05RgDT/Npg+FF79HvXPxrqpK2++snee/nhE9lYltG7WMzc+p5qHtoxFFFdBmMrbe
EJsfoQ60plNq3a8B1GZnYXh4Cj0uY0sQTBlP8jfoUDMWNc1aCa9l9EsTahrYJ47aXy0FT1tqy7HS
DvLrVnx2r/lpsOHV643h9DUUSXcjFQv7sxu6jdX7nDtyRZ2eonhJASbQ4k0MxOXCDPXD5g2yigQB
31hnk1GaylbXS0hWEVFsWq7v2SR77Ktb9QbWo6d83WgaBHcA13XbIiZo3V8E/pMbN0q5UvAcDhq4
DBVzk32Q9AP0G2uGXuParjBJ9Fr6cMdkrUFDY9A/fOxZPjVYk/0TnfJfjp5GN62JN+bxkc6ybbuU
xvYcsA39za4vdAFxtU7o0L4hLuEfoQftzNLToN2S1Iw1F6uFvhkCbwr1O/L4fCLL32ME8Psf2C34
EPBjm+q1vLyERkczpjuCBH6c7XhqJTTiCfVh5Mei5EmpKrxfV8Y+jGPkce+UaOo66oPuBf0z/wFQ
TBtIZVXxx8wpKD0AnNhvFmuQy7eykC7wYOGy8/SBcZGhFik8PpRfsw8yBcEFAZw6ZfkRp3qmNPAr
zQIN3yEPpPgeL2DSVMrfDrA25nIgtCAkY6NMoUyT73G2CJNGG6+PNpqxuPTftdzKBVBt8H10/gaH
oE6VeglJg1WmdlCcN+Ij/I0h0yYSnrttCHAWUr0qQd5BNSinNvAYNksYULv/yKzx3YFWubP1T07z
gEnvSLQt7MnvPdMCVLdLiiev8fXU0mvdAWUIJqxX/y3x3tO81Tl3lk6Nal/lWPcr6Hgf/+ilhNYL
r1RLBCcWFNH232earwsG2Je8Ibt/mY+UX3RNuIrXPOdDFZX2MhBm82PqiI7wZFqEnWadLXkgvPBH
jniFQTvw6+STY4B6WzaMQgCPWJLf179hprMlNIv4h5hAz5q4w47uxw+LAYcgZOZ/mXKRk2dIrJCJ
+YKoDdsPq+P1qHB2R810cUQ1n5dW1FpdBoWh5lK8tLXcjTdyjJ7FPJYu5GV9SGcsotlUmZmOH0VM
hKEl9LxPk/mT6fT0Digu3q49r3gezKvw7RefSNauM75lEQuL7Nv90O4ICY/mMfY2xPOfMj7WpYNF
GqpOZ28OIgKg9I1PO+lfG+hhPFyRio+JUpXQCeadnEnctHunA9GuUYOeRjtUijkNHAuAstyCQ/MT
dkrAC3tJBF7G+3zvY3gi4dIEuEVUl0SRNS7Ycp71N1uvbDmrI341RkYlOQ8O/HpiO+uMGAYJSn7/
kEo8UOHwUtpkaOdSQ7Jv75lvlEsyELVjVWr52jrNnwo/cz1HV8DOg+MMEL2aPmul1Do3ElrSYqSE
3bNVSmumZcbe4dWINwbg13nFIl/pc6pomT1QWVPg2gScDVA8/602Tlb4vukcN+TVUXkBcVir61Yd
e1atGyQIuu+YDIa1Vm/64amHyvGRfn8PZoUHhBJDhV2aTHXuD/ZLd82vz5Oxib7ytBER7sC9sS8P
fqekVrq8uRyUIKKq4lU0zFPZNIHEMRnRiNzcQyoNFMmjUCbZGoLkcVGGFTKhfTE5H7Sl3wXU9WDW
NNr2v8FHr4LTWZ5jCVYUkT3giQK84y5nEVuK6+GFW1KrgduczMNQVSSAU3h8j/ExEWDeQ/aDEpKY
rQZSSjGal/w925UG/AnbRCnQh8AEIunhWCQlwXcuA2W95OpCUzfAiU/pKs7pBmlQkwjd6EpUoM/I
6vUTfkEolFZRLagjsqwHq+fopCcqAqrUETrqjF8lcTTNM0m8QM6wKDAAYTmQ2FsQQyRyUK/5fazU
bC523RTtu0r1KpSZomn4btnJz4ilbu0WljQVOFBxLpJF6KAtZlyYpkDUp6KnD61kEH+Mpf73a87x
bJsGdyMD29Cotvx1we3EU500qBga2EDoLXXTweEC+NF6ds/DeTh8QXVfvd0YIBTzW4EIqpC0hPub
Ecgsrzu2DK7P9Cal3qJ7CYOYkSVKd/RAzBU6bSxL3LeM/4WNeD7cyJXXkvo8iU9VwrI/e8w9DxX2
dKnMmKis0FiQANppq3ASsGbHWavNRzusBmsQ+i/+VUPTs00XyYHyTKLml+T30vwLXUbEQkAUHzNR
Idi3CW7Yk48j8FllsP+Dv9Dh7i4n3ZyW18fjs2Upy6n7CsqRV2+Zm34Gaf2XjuW+JTrlVOvmdAKi
41L6F1irpk6aYe9ZgFiWotzkn0QnCk5RZIY0ybWZxTLWPtxd0+rapbHEWsRELL/spnsdEjP9q0DX
c4UpRj+bTWEodQGikOsGSZyYY/rrEgY7sMuZews2BpouahlO8m3ATlOkno2lpJgM90Y9dzgAktT0
iP4ylkFnl1KBmzu9dRaySJDmggsdPFBmkFpacBvhtXaSLpbCwdDVXcmNAZRsrqLTcU62wOWqkVQE
/Nx8lq525g2Dt2RTYw1h/NvCsPhEtvMl6Ff3ICvr0FVaofHyvLsSTeDBXOw/+GOCDv5+EQPqhF7D
NMia2FaVV6Gf8IKI/tUlrOyYA8Enx/+GdlSgnpD3ZHqrEE5NbnaInzAsKzL44YBI7YpS9veShyQJ
dAo1oEV2IFBnE2kb89msbGyoDxiVwpxY7671iXYHkU6LnhOQoNBjZnwMAf+2VNKjCPWRkFgQwbrn
72rwrzKcDIiwAQqbqlhGfyqu2+z4TWLYlP8GJVATAckrtUbX8odGEQ5BGkw/n0f0oKrL/ZY6Ti/m
itNWllzsJQ/HPOibxcQ2E4sQhFIe9IFSgAazkdV0ZgyWJz66cDzBpPgpvbYIh2zmtU2NdIy0Lg4A
+9GwnvZinEPIGB3fjsuxjVldtj7ZRFyG53EkH3K8DLfyBPToaYXTT+XYtOdi0GATtjI1Bnssqp1d
qmgF5Do+eI/Ydvi9Jdcvwy/M12fyydM7H6kVcnoV/KRC/PEiL9rpU9pvAkQ71/8tlzR52W38SPz1
8RCfytRvZqyR8Ih62PN7A316CM5eelAF+VtF7GmaVRzWTNSWCmGgmmoLY+Ygb2IWiWAsyeNic8wD
Mq8IKOq43WMD3ZfuXQoOJUc0PnpAEEpdnnAbKIUnqpqfZoxw/+Gfk+91FnVsn19aksdK85RB3iOn
8MCB3HR1XVcuVuFww0AjnXKw9Y9JEOyLWzr+gQzmdaYz+lyoHAIZZXgaMfgEp9ZjhXJw7+2Ln71i
MspuTTgRFIFxFeuDpiSdU38EJAjXXoWsxNjEmTkewN1cOYEYubCt7eQ1SAMyN+I0SCMK1g10l5kL
Z2bLPLVmCK6XheGkY+GFDD/f5KGVb51Vpkg2L1DTZa39t3oownfoPER1EElkkH5k288qoLTqGAUk
I/RgOedNGYDSkubqEmVvbH3gmYkfuwtLt4LLQY2b/U/Nmv/Au7JiT+gmAlGtfFO09Vxjc+kYWCR0
wK73LzMmjxCSAkaCsZqHAnq3cH25WnEBV6YLwMkVnIUSS/pUQldvbQaaitt3Sikf6EQALuNyxRQe
WiMB73hYB4C8hX8DG+4NQ2SqJ4zjB7fZ7h6Ixu6/G+lbLl/+xJlhZRmOD81EEWaMzHF1hjPNRiBH
0mHaOIo0ug3rggcvuoaoEBqWzvl+MDqK21UDxaHN18tMVY24628Wao/UNYA7KdOlsuOCW16J3nPB
UYHLmpvST3PUaJvb7X7mVleE0Oe8xgkC3f9SmvW1Jzx2U4iTtfJ8e7haizUGQUrGDLg6x82iEqfd
yIdW8HorRT6gcN0J+zyMrlfkhym15bkKqNoHHprhK1z9KfCFJGWKPF6/0Qqay4JuQlCu6kXiQZcX
UzIyX7V8uD2YvNvejy6c4er+MmjUZIFH9c6McQwMkwoOclGoaNr0mYm+/HYFEu9GPxgDywPk49Ln
Y+mrwMP4qFoeWbuccDMphVEioGvpCOmpYy++Wdy4f9L5Q7HxdX3Ejj8fk0M6Mf1c0PeJl/S1lr9q
aHkCFl4Qy4cjNfZs2psbz3hm7zbiMX2Zde5fZ7t2zYfdvWNvt6zcKJcS5t4wDtadH34nGiOqbVRl
b6d6Sf4v4SNbiDB+KODQx1/PmAvaYofFcVcfqnY/A0cBF/6Qpr26RToiIjoYEx+9s0Gky1kgv2FX
g0tGZVkudZBer9OGrAtWf3yW1OPlGCOwl9QFzjhHlOkdwoL7MmqybHIYWP4WhDl8b17R6aKHFzVG
1NssE+WD/TgR07BO2IdR7ky2l6V3wavYO/ILfC2px1+PHzpkovDRZHfkOZmx4g7jxOm9/ge8Snyi
O3pVB98LK2ir4o7xZ5p7OOHaTEe2FWcYztreJPHN/PuueLGBO1lohEv1vGhz2rsi0wTuMTzihd/h
p44O7MSLsnKljf3ZSpuj3tqtHm/m+HR2OaJBmeeeB1whO/Qll8VP+Snm8+NLiGTSIHS+QZN4Q+Ia
79AlalPv4tTpxXcGkl5UDWDV7FU6wSWqfQelOtQn+dj4re2vJ9eqaEGrAqYRquddtr/2qeCQVJ5/
3nUicQnbb/6CQdlS5s+xb1bHnkrsBo0kgXgQuV3PwVJph3oO/IcRmT6CqW3rA+HZSWCJrM8bY2hX
+AV+oH5VvFYpDRZ9jgAsPHH0nu/qySpM2Jtum37DoAkP1VxTH6VJF3x9AadfqOIi7Udy1r8d1qtj
ReVVKw4+L2ragClWZgCR4nakKkyErlv5Qz6gYmuqZ4xUFDxrQarGeE8xE1knguiFjYszCWtlp3Qo
+V54dFg3+voR+DToZoXO2BS/8gyUgkLMJGIspTaatSmWdJ9Odxr0zT8c1DIseXWHgTEcCPkU1VX7
kfkP+fLmZ8rEW3diKebWAQXFhc4z9QsSSNOEuM65wL1Xcyuup1pP+GicObnu/Sk65LSS4u546r3/
ap5q/LM4zbjziQTibzptfcaUlzetXdoieOGlo8Yg8tvkLqACT/MRTBuIAPthWzKRMe3jsAKNe1FQ
oqtVs9z6GvMjbh1RCTuKa/uLeBO2YNPJ8bTicP8GtLyS9J0hav6byp+3UvcBgMvPBODj1EyB+Qw/
EBKEx+MNZDrbwmEOqcePM8S89eBoM4DvAKVaHuOhcUEjKOH24IgqOPZHCmxtJzdcG/Nam0lH47Je
Gu7lvdWeARoWSoIrCk7nwT01YF9jSQgLwAA1MyzYTuHxyBImfvZygtkdXEKlIjlG4Ln3dT823bGL
tlLFkSi0TyLGfeYtSj6RDrAjATYyizlY96//QjPqFcjBkp3Utq3Cr9oRnH08fHOxGWDuoWz7XHd+
6CiYD3+OnCc0TXhRo7nek0Ccrmx3OaEeDSOHUj3+8NTicyXsTcLOcMnqq0t2r0J/iFdaw48TAMot
NiP3LjcUmEalqC+AGnOzBREgw40IvOiklD1iKsKlyiUmv/jb47QIIYdudtG5p9Mh0EMm/+ReWaVB
eIz2InSZZ+97+vK6gMOGpMsUjg6IRhxGHUHmcg4Xp7o1sUz5bB6DkUq99aYLlf8WEl/PcGwlDuuR
Ymua2cLEvl/PiZHyCqR0vEQLEacUmmBPVO8krWMlOiDYjq26TkIsoyX6sJ9tJQQE98oyQFennvm3
Y9VUbQa37dWSqdszhowdTEPSGx07/yniS2HsDvHKsYdahKauNp4S7oGfE/VOsIrXZJm1T76lnCqQ
aUMMAg+b/u15MnTX6vuQOvJbzDmZPf0Gjc54HEg9j/tOiIiyrv+MleeUi90qoLWK5iMocAqD2/XB
ZEuujDhcVdHIhXcDc97S2zmMXx7+O92sr+8sHZe9GJVwv+Ns5Yl+W2OgvSlBcqOfp2nVfhFDJAoh
6GWsAlPfXQgKaLIR1CccHTv7XXVMZvKitDnwvvWwrli3Rxr/5aukuit09WY/+DhM8yTUPvy06fK2
faFThXBJN0cBaPuin58L5ACmaWVXoNqgfvJryAv3Pu3Ryygok0kUk7x2hTRZLKHF03+l6eGCOqTR
HE8nhO/qMkJkGc8L9+Br8I+KS7qKq1cyi1iTg+PMN2aWMlwR7u6R5uqHutlttGNdcMZ67rCh+L+A
sXB/FqOLXqZt9eGQDdnqrnDzgzLtVeYFNhMLSBdlah19gf/Jij6IDRlAnCI+p/IvCtBuvMJoRyTf
IFO+Fr/B3NItSI5z749l528fX73WqC1qeCEdL9mpqdnzf4d2+zlfD+KaS4zsk+Kidp1qtZYKlWlH
3dzO8mtNlrCJAnkwSA6swuEl4wb0dW1bLFKqFhMPunteafmM16alU1w33XdYncjIhN/KEYmUdBKB
wyElKbRBwFsbTcOw08YpF4LP2yl3vwlKWixaXTSu9cKGAnsWxvpxHlPa8Wz48/POzEdCJStSGKd1
dKtlCwMTR1RPRM4DN/1sknB+EcbCb+ry8lNxm21PlqkEJUhFO7ZkKBtb2s5TzfOqRpaBjHXjModg
pG7UCfTcc/HKAi3wyM2175h9TkP8sJhO3oGh6kd1JUkVGuIKZEdkQamw/2Cye2lzKD5S2zjtcyGq
Jk56p3kPw9AhPy+6Bsurmt0aW3UKE6Iv1PiTsOeCd7qqcIql/aCnI3Jl5co8jvvl8E9vOlcqH057
bprhfXeavKPU6YU/dIF9cMZ0PVm+C8bnxx1Q9uDmIerCy+g/Gz2xlaKyciZvIuiNKnvNbyF3E4bl
gvggX8mbU5Zfr/x1F27TFAGqcBpy8oVkJdgftX+TgcDt0Ebg7MoAWLUeaRvws5AvZn9jSX4Y8+pQ
HwKZ8iA+2x82eF8hXk937cQllpdl/cIjuRj1pI6EUQ6dwK+6iM1eyaikn1wTEc1rFod+aNIe/Vlp
fUhihM1Fucuon0ccoQQRhtzQLNf1htewL67LEhPqX/gto4nMrjKkuYTmOt95wWC1JnXzUvKy86oS
DoLl59PB2wx72c4o6WIeHxsZtI2z9rBN7pdsgBd47iKXDOYbY7d0E6wksQ9cLTG72DW6CWlLxE4b
o4rQ4iTfzAzc/jcagTKeAXFqdsN2FBLmSQVfta9D/9NzcoUg5QlSwVmNyLYvYTzsh8c3Mds5n3YF
wx4SK+39RAOoGa/M0k80T+3AgBtdxyljPFIbfQGUBm6k0RMRGjN4xpaPYU3DnRAZDHWWOn1Ua7qS
SDhL3QUvyz6TvCg5YP3+1yu78wc7D6AKWvDb0IVBf4rJeXaFHjFiGWsvB1J7rMkhuiNxkDJUcIsI
fS3komvWbJfZ3S2KUi5prpmsn2u1HBSILfJQt1TWE9hpjjzOF3li2ukWiN415SeDqmRI3AYPdaV1
V/vYf807jnPOjteResQT/02JSCU4G2NfnP4Z1+jLsIMA8Ug0+yfuZTsMmjr0aHCY+FE4Dgqf10nM
SQhBo2nmrMRk2twscpoFKdmCYDf9fz9rDo/qTs7y2OMRf0kgerw3JyfUJTpVX370j1RuOcr0PeNH
J6ItI24FYKr3glRwIZSweOxfmjYlpZJmwoKvaZig6NroSMKIs+a7f6ZfWkWp9P50dppIlXKd/87B
HsMIR9YAn2tRUv+lIFuDDlvLkSmT9le8RYeYQ3L+gOzg3MA7B/qldh3PbGac45yFgZvwK7X8aZDo
i1fdSZsPJ4+E9PxlKbnm69GzoI0eAcmjKwQPRESBCS0F0W/VU0wibNcCvg4MwBk/e/FxX/71SfBg
/KdHMHRF8NkfaVs3d6mSRYLUKCf0a3PnHFkKtle2LxdTmZkE/2FYTPijOglnXcWC38oSQkQ27zRt
FqYCKHNMdWQXPmTHipXqSsv7G0o3Aph1Gme2TkMn+FSqWddOHUwRXzEADi7oUWClowpSN3LzPp3d
JUSzDlFog7zOPjqoOUXv/oMdFLqtyptQIPKk9GS5idS0UF0R3I7jI2DIUcLMMAlMBXqff9UOFm8R
afF7NCtuZGBHacm75bw3PWDNeXbryM5d7c6ylJMsB3SsbYywLDsTxwNz/AYcPdGlv7krJRSEHEmu
dlZT6mL5iE3rKMn0j94Yi+Z1j7LH17AxUMEOlb0qGTswY1/Z+7L7kIKAiZFfEBFX1au6gjWjJ0wY
Y4sXuzS/JNnnBqeNvXG6Gd/FOXAmb+8W/8q0yuwCNwTEffhnWK/FPyD+2dYeisiWZuaZY0SUh2Dg
OiOmwaOF+3IqQgCkaySqLknYdvjDhrqx3C+nQj37M/EIm00LWRteY66EPJ1CQVd+eYARRjA4JERC
kws0XW1PthfKOX2Vq/XQFnWcDcN4eWMGu/clYD9/gPtR8+DRDVK4AwcN64hitTn6tmmBQVOusnLD
MSTDwJnNC8Nyxm746NY3dQ+PGm+dp5r+3Rw/JnXkTy+pLzhvNNCSxOMF84+mn/c6DzjN8dNMCMbn
bcDG4EmnTN/lo1fMhsiDnm2ekGC0RiO/PkHk0cRhD4msWe7a13EpRKE4qT8nMszGeIsv+pJulQlr
MO/cUBnjCQ9yQ1OHabwtb7P1u/b3INaq/0V6IGW02s17gnQj/eK7yNzpFwB5S+OO1ZJKEwM7b7Yg
OoNHcxnZ9KRqu56RqgKIUKrpTJEPSYRiZhJQ+VeB7pA2TxDpc3O/1GVR6msZlFMADJ75B01k+p2B
rn1CVMgGacid6A71duMlgnmFN7oolbL88SynXcZDICuoWkSbUce08opJZYBPnbqxVG1sMcGudNjD
0dhXRYA7VbERcYdgJ3rMCgcfeKMXc+Wt0okn/PVAgVhbyqIGTCS01gXG78EJCqupOhhHgcAFrxb0
fjdfwTpHbRG7StOeVO6DY2lGaaqkYkdqKJoZepjlINS3qKUL1t6X19V69m9/fkJmnp3lkVekCipQ
kzgPi0tJ+igrnKN0f4gmPlGGX57pj5xJa/gsHAqpc8Gd7uuujxJjmsh4e5XZW2OKO17VWlkRbH52
f0HWi1QwWzWlj682fDfKgr3OgTsiZ0wVaDI4iU8rt/OB+Sy+jrNpvVqD9ckJgeI4T3aLJRvzv8Fl
XT74BYHdYO4qfZHQt2c3qXuEkRNHDS3v8ALE0FO6TxkJx459KO4n4ytzOUZuiSfLBv46O+5fyY4E
G4PhGTB5VKfByEMLzNZTfQoPFAVrWrWooqqFE0aCyLYKDvpbI1oHyoJm2Wdo6RrBiHwNKylijyLB
ly/v2UjjEj80ArM6HPYJ5v43nMPiklciNBu0kmzoyC/TeBhjhen3HcEVNV8Z34eP8LdlYV4nxrcn
vu3LdrS/ts4fEj2pCVT4Fz2nxVBMrqNXCGxfW43QOHrxjZIxldcu9GO9GgUxi3HdXZm5sxZT3zrB
Q7n7s0YKUdjE2APd/CpBBtLzTlRgWWzrJoGLEKjxv2MJ3OSYzp4MdJSrxVMejMLpmaNILm1VMWNA
559tStTVgwvgsalJwbGdcT9VW/iWqRFrem4Pymaoc45fGI2nSUKeZ3KcM8XPRDXNrf3sQrLC6RV5
vF0ECevfyTTDotfMc6cACaW1WnKc7NKNs6MaDE8HNUA3+xKDNAHJgpslS0PL8VT+Y1HECuy5IoF7
QshhEA83wIN5DOrMfmZBZF2I8FtiO4G9JjUey/DIeZ9kU/65h9SQs8Pa7/F0Kfyw83Y1/y3ZJ+Af
KkNDVwFXI2AbXKhv2Iqm9AJI8rXAFYuW9QqDOJBvUFsT/Htw8fAZwz/u7tg3ajnX9aeLq/4TE/vf
pXMZnhuRiTlyiIn9wkopckv9mx53rUaRUVzlC1C42oYgU05ssTMBXJGjf/LrHxUycoCQN5SPDPWh
yFJgAJyfM1O6od0dJ5ycIdjf/ky4xIzIQsBQWch90hGSosI7Qwsc+oMo9/40gfXU7HooHENX6bTo
jL9F+jYl0ntLyk6yZO5L82Sc1peZbXRQiLDP+rnu3V0MQuyhX7B2oSHE5rJenyODFxiST7HlQ2/w
48sEcZEns95RU1PY5eDnRA8DTBwCjXBWcU/fh2Qk8l13LBFY5hmQxPJGlDMrMUWW2D0T2pK3WImh
y5uswdBYMXQZ5WSQ24FBioQFjwVLMHB1XW3kbchtKrSRF1YBq1aRS0aNXwSC79NzVYo6N3rTcI/k
d+zxhrvpWCBAIeFm0dBlWTU+qHhE/4lcPFL6nC5hCSpljjE70TDboVdgTvVKWOvLBshH+01sYwJI
w7gdlcvZTNAiulGT6wy+T7o9mWKSenhT6VZlYVbdu+8KNvBOmL784dmQcLCuNo3QT+5r0gYh3uaz
goOcACFRWpwvfKPbi5f3lsJrI9y6rhoHt/gs1P5cshv6Mcn8tj9TtQK4cFTHOA9WJeZRKYrKOkOU
fd20sWKIz0vWxKD+QN3OFKfeE63Q2XT/ZaSMHekwT1HtiaafDm9Hf58Z5ZPzIZ8PAFqI1rEeS4LV
c8y5FkVUosjEa5u7ecZDV2wq+FSM6ZXI8T+XuvlYSeLGBaIfFuXzxrRfH0ijhUeHsHaIOrcdVLIu
/QCKbzMMZNcE1i+IR6fR/CcMZlOWThnW2Vt25d6zasY2cVJOmc/MHrlRQL3B3MGhEldXqnnQpsOv
FoxLiD3Euy18XsENZAuokm9zDfzl+CB+9Ls2SXaBDZx7Oby707mDyI/yfKhT0/ogOiKe1/rLrUYm
wKjdnCux4/UZnOmPjxP24PRffvEnjPiNYi3Iff3zwIlmD5QNN0U1wI1Kc3h3/m/biqEHmOcnsiUr
EGakXbKFu+ZZWQGrD+KQYVO9ajq80uh6eTweLzif1Z2d7/iLBzdb1RSZbSrLWINC54Jx4QpW3Lqd
VtWWRZsn5+pQOKyJRZGldTt7wfd0vXEchP9FHAOVXlxIb2W2ZAXrFMBaZJNuVGEmNWympoINgLOF
AlX6R6UY2V036ZjxF/l8/7U+ceI3d/ykPO8Kgi1waUIldzDCZCnnFldtAp8mLbUv0kX3vkeYZJdV
WZrVTS+k3okdMhN8M2ciCeRoFXiyLtf2pYsWNm3ffLynxTuVrzVpLPmlymfqCx01afwWL0Oj+mMS
I5tced1zLt8uB1V6THZVov2ubnxSf6aEL4YDeLhN2bWHYiauxA/Kvabcu3l6yiZpORJBCtWkW1Sy
pLSVDprzx7qCQmdo5hYRQEtbqDPxnSx93iaK9wFFL/9YsDeI2RZ+iXByLMskOIbxbL7AZFTzyMoz
jarUjwEXC24Z9bu20j6Y10D0aloAXjd/RN8bMeLZUbdBF4B3AKTviaPJb9Pi5t+j20dy3JaK9WqQ
viGjL39MMguMC0hYAqdOYW5Byba7TXLAj0NNQFnXQdcxeLn/LQWGSMpfwxKON3ez1o6Wrs9zntHx
96cwbVgTUEevZTDvqXEdp4cpj7/6IPHN4lzJb6r7IfSQilf1S2BCAUpTcTqesP07y1PaQlmZvfSh
WUvaoZJgnqNkGUPeBsExPAYbnxTAtiRNMFdzpxElfL3MymfucLj7MZ5e7U9ZC/Hb7UH4pZekbryD
HuUeTecLJ6G4+eBKfcZqgfTUHy8EaXRUc0TvEmfvysXcs0p+NujcSarBHQTR47Od1jdo8Ak41Gf4
i8iQAU4FVJD1LSKHbS4YAgACDyIM+tEROQRVtIpb59NsTgdXahcKV9gVjKb4Vqpw4upQUyfjcWg2
rKIO9cIjYPiiJzzNawqUJlubRLsJ4QTKVzZhtnY0CnrbKjnqYKALQkthBtmNew0QxwCJ2/t8zwfD
9WyyPKjXQg27lGIBNTY35Tw50KBzVUAqxpIRX2pErrdmg7cygBPP1OPcrWCltZSiGPunwd4zu2V/
BK5TPobpBVYVp8KvPxiA45IdwQ0y6AV4XUrKWXRQAr85BEGRxa2Opaudu343K95teuYUZiCPaXcO
s2k912d+gEnw+IJ3GLr5BhvtJEGUjeGnno0JiXHfnHbu19KJc1p7K1hgcgoiVOWC0A1E380SQsbY
pW1WDOKiyEnmgYuPweiukngjfLKQDIdNGUwpLTKv7bVtljloN+PuCJXqKhmz4/3exAqA/AHqzJvU
g4U83uzwEqgJ/pq+pWNULkkNP+gaKw3L+xnaXQn9oVYF07O7Vh4qvos8POwDzYtWnUqt8IJNABFP
wWx+aRALFh3z/01QutYdrrwXV8T4MZme6IpiroVU+0a1spkzWRJDyITU9l4NT2AhXNJFd0yt9dey
i/y3EF2wYXl7+WL3xiifecXbmbPVj4QBxgZlqlKQgkLhqJSQEIg1nl/W5ruGE09yMB6Qyov3iBdW
69NSbsbBZmIpm478S/lA1XAkuGxVWjRloYn9awqYFjJjfbHxL4qTLj+rlqAV001o9cnGelC/E8lf
+ZwTiet7houPMNtF9q4vZeykcaXhTqOEE/kX/PEPU5cyJl3tYdENRsByhAnyr4/5murGwDSHsve4
PfN1imGoWFHF6b4fGEZEpPHtbpKE/pVnMJffEkAXSStX3yzedYo8X0j5VLLIWSdJAlZWvs287WDi
PXmOs9iogLO5/tvAyJ+TH6wEbRyPpWuGEJjkGgsZ0LlzvrLg8S6ehvsAICo0R4Ze41WfbJgcrVRx
/k5j0n4y0g70bzFLvTpzZIaRMl8lUq4GZfkRwAOii61rq8wOzuSgvIevzzEHYOKRGyksAu7ePodq
Hdf1kS7Fyk8i20nw39qt2NAKzm0xB3yOHn90ulG8e0OUEuh00YKZhPFaXqiLz2QSXFFDE6zXS+/I
wTYZTTTW2JTbtpleY9HRcD32n+A0HcyQxGdHEzbWwXFHbLZBTYOZU9mlnSQW1omryyI3vBreetSF
UX0tlEIV5gMMKhbwnReZH6Ri5VAC8qiTftWIB6wdbHYw5q2aXdT2BGfoOpYH2T6AjyBKwD3FpyEA
e7zDhMo5BU1yP9ucXjUaufL89ehPcovTXhcmSpIOm2b2jHgEVsZS+8W7KkHeYSMa0lwmLJWU0grF
3eUNrPflee32DHAw0W4mkvHISOLKDvsrvmrDIgg7+pnnO1ZEMZB4HN2X0LWtSyaYzLHeTQnsd0sT
Nlxf/WupcMly7Ay9o9LoVyHGb3hchEqJSddBbCUcCndGCdqppXzIRGYeF9NQ6a0Z2tQ2GGdKEy0j
cghw9uAHGrrCrZ+KHoykprvTxVkVaER2QHmdCiVcDlD+rHczDsv3l4becY/ep2ya4ec5F/fUMye7
QdUr6URXPNecOeAoYzsWncXKWl24bq90VwEJv0zINAMxargGtAF+UxBk3fiTN1ThYeRly0AfrwGn
xGXsaUNBRCNIGljoXAPgX6Jc24P09jlx01UGAIQifJbrpb/WtzqeO9rINF+dejRtctwZw2ZKdDTC
+DBCeys+wV2HtGDXa31SO3yu6ensFisoJd4Wh52Pudm6ErUGxWfcLTAGcDk0+gE+06xccPs9e/92
HDecYZiwF+WYqmGf+xbil0fnonYxwoZnqmGI/TXWXVOSERQEaTScu2f8QID5HN6IRMYQ3vV03wzW
1Z7qDILHNlRub6D+WO+PknzrYG5YM9Q/ZpSku4OTFhxrBYIS684b9aBO5EC2sN45bEnt3/ajSHj0
Xv+7RiOsaj/8qpbt+VlJ7HP69y2WxPkx/cRRD/6klmkWHkX9CfpTjBAozfCFKMgw5A6iWWn1H6mF
xgctCk5N2FhUwlCQ2US2Ri0d1NrZoFbDwvDtJMooU6dxhhxBNpzyJTZ9fuNqWIwx4JRilBD041wM
Gi3TKEy+/tJQtd/AClY+vuY/ohK+xDBmaBITjZcHc2P7N1FtxZ49fm4hxC3aanU1JLVFtfDZeXra
TgrDH3M2dNpLItlhr0WR7v1lEfa5R1y6JWsKLnELjjHuDH2tx/PwW1BhTeOy9u7TOzIWrF9235su
7+oHiZnQ/ZQ8k8ZR4nVM2ybAH/q9uFGAsjpezPbK6cOIl4y3sRMP/remsYqDmNgQES+IaLcTj6fW
Bc+/Tvj3NSTZ9SzeVfn5Dz1/bGPJ11dBXKdiC/pRab9YLi60tJujwtGFX5IKmwVNFCPiLYzCSzHm
2eEp5N2VLhKVa+XC1+4EQDSw+wpgkTNXjL/ojTAZZEJZzDLnUkRMLR/43s+C6maIFc1yxvVa/tE9
si9UE7w+Us5P8ysDRfgygDRFbXvDrXT8WAKGF3nghkLdhreP6eYyyh1zNQZGM+r6L+vhXAljFPEq
v+lJdjt+uay7nLAeQx8XFneG7vjIYFLbFuHfSprwU/EjISzpBtqotcFzfshln737k0IUqHDHy1Ft
dVWpqr2PSBr1bqdcCyhAFTU2JHlKXXRP1FTiLXoANUxLl1YIfJcgEYEKX/vUINnBImFKGucbjJaG
9wV87Jdz3Or/vSyRqRfWbuRQWCo/3jtYPAUJPaJJLdVY6OGDJ3BYK6FLUy+emrt2vjFqQngqluBf
qM21oe1bt9S5SZDXQb/6f6cfPuxlAFNX5XPnYiTr096rXXi+JwSyqNkJ57xBeON/myvEG5G74I/C
L4DhvCoPKyqFesb867I2e36LHWpidWo1GU0HiM0yGDSVzAcayRFGuO03ZpM95f2F2RJ9W7vKOhZg
8rcESB9Lfe8xCZAGVUc90bKINuidgtFRnPQRnfzLpp7yIKgqhwkpmmFfhrWdZYg4M5Vn+ap6ta//
0Omrv5Nt/QspwLwOMZDTwNiymVqPWX2L8vQGZ2sEoOZ8HzYiYuHNVvCeWU8vkfNT969SDjmP4wZM
VnuU2BfVSNHxlaU81/BnQKJkz/ZREuM/VzFBo40qnycwtHkaNVPhqr2slw4o8NBEuFZB5RBGlTFj
oi4t9VUq80ap7TlEUbQwllDyEuixe/F3lg10SXk2r6tORUlirzg6fcm3tLSG4y2MCph5rQRVMiX9
M8dlvI9CJZY7nzTlmrZibtnPgAEh55lI6yKo7jPhc8fM9ZvYoMFCelkl/pWr41P8uswwdaJvELPe
KIqJ2UOt/TZYz5FkjyYbYOMLOC8Ku41Cd7yRwK4HLt5h6YxN4leFmG8SuFgujEXvKOSS0k+T9Frw
2HqMQFA8/KeIf4kNkmMeJORwNbxsjZTaAq6UL1dTI8tPSYtER1cd1raAFWg1PI1qYt53URakqlIS
bEhqVl57T7Ym3iSnF/8hsFRsLdiadpw4rhCC1T5c6LpIMmP2++7RfRoJEhwwTtmvRiySzgieafLq
pQlu+oq2OO95h7IqFjacgD792cvRxBsFSszKJEY8nB2witljLKmy9pHxZv3CIFGFX4KciYjEmEPR
KKjFCzQnt09+EK+h/hrXIKYXHxpkwoyrHnFIPahbMLiyuGaLjDRxh/lxPepBP8MCOTkQ3+RaAi5q
m92Hsj37NLqK8jtaQWQy8+i3BxQeYvVm8r5v3Zig1tfDtXq+vUyHuMOnnQ+Nw8wI4eEzxt4Ei/vn
OFpehvY4R6IomUasF1diP9HTMUvH+7W1M14eZv+p8e1mcKsLCEtqzYILA8SYOovvQLaJtzG439N/
MOjiw4pTo4rnelqSfZt13eajVQRVAUDPy9kefmYXrYHdvO5SGBTAdek1rK69qcZig3q/eL/X4LL+
CU0BPSpsW9s4/s5Hx1Wx4m7pQtfP+IyRNQ75PBdPUfAmc8qysoehRqcWDMUINqF1BDsvyecSe3FA
CSJWwKKRupo11VDxZ7lB56Zp0QspRXxkUE4NnDoN+DghNZTo373o46ksF/IjNW9VZZ7egLlyrF0U
fSFpLn5BZsQKR0s1Zfi8aBaVzNIQfrIdkiFXl9GlhXu3TDH5pTQYITPSFGTBzqFh2v7gTNeglzS8
dGgAR8zLpcL7leI63Bf+SCa+odkL12+Xoak0bvjNyQ/1UX4bgWtpA+dRcg1WWVfr3Oah0YKAvnvV
nxu62lvk8rsW/46HTtWJoeTsXPndubIn1bm2kDu0ANblSdaMjM4jREFLhgkcksrcHT5oBC+KmEP+
Rwkce8eW3xo8J6RO/siLuPrMncV2zDMpNzfpDZYIzd4+XYqOu39APqN5EEQs616fq2POnAhRrxI/
iGPg7qvSxlXUL/+GHnJEjBBBiWZPuly8MaiJ63oLtaFG/q3bNNiss1RDkG+vedoEoKvcCtrbTLub
NJ5mp7C1+kZGYkALLGeSlpS9ENGn2ZARJ2mnmBRsFrMBxkPswA2nfEEAQF02hqthwQpHAcjdUZGL
zq9TKM2bEAJn8NJuIr4GnqIXxUxG0r2f2JWW1OMnRhgUi2YJhQumAnAxL7i77bzzYkhv4ywrhHjT
iLl9V3wO8QjEM9FEhB51gzmSWx1+SSqYCiLzxZsy8rKluAM2ubOjASu/zZmW0wWybRhHbINFsf64
IDKLYPX5+EYq86ih7G+bFkY+otNPTPFpLuZcNgXsMUtcVNcGN01QJBZjlYsvoHzOjIa62nAYIBsO
vB1UJlg4X2/sQNBFEEl+1+AlcZ0yG4q3qgBw65BPMon1aqARwJ6FXZ3kH+0K1koBbC5HB4ib3cFr
MdfaKRFX+QallL1kODJep5KQjgmYyWZjXdsYd6kuLMgOK8WekVRoliFrEntJjAKPpwgBJ/wZWZc1
lVv6xrD5pgZUvlOZk40Jr07nC4TD1yBkWGb4P9eSwurvAzXICVKImV12uvE6OuDHWhvLpmp0OAu9
/iHAkutLoisrToKRKjAS2YTKEZLz/85oo8B/2NWJYRXNxgfXkH9p1BLxq5VcNcUogyGBZV6pdVev
L4cXWddVVrC8Uai+O1c3pwmxM8opysuendOgV0dNyCmH3hQDVMj1lSMUEDDMW+RQBsy4rPA8xpTY
j8XilyLA5ugoIIfFAP0pKgCXCFFIezhNSi5P9CJ2HwcL+bzKCrO5OP7gI4VXcYVPmoBV4R+fBZzd
2If+Mu+6NbrVCF5NJDJmfi8k8mYuUZ13EeZpSlvzJOV2vqzTmqya0G0vSi6nAED7GhI/pcMUkQEx
3qoORNFvpLol2yJ41uWwvIBFTNR1xollnL6QkRIPD2lgZfBvUcK8G8tVMwXCO3LTTP9vcCV02owG
U2Xock8QClA49shF6KzxNLvAVwgAR+KF+bSZxipv561qKkxvM7qVFUcnSg6T7q1VwP5owAgfff72
YZYiu3Yz7f4MYLbonx6/pm+thTuf6hGMYLmNKNVoEAY1xOKQ3rvQbynFQSkgmJcAN0xNwcLMTrIm
6BUCWJQSSR5+htzLeSS8hq2/6H8r24mb5wJeRihlvezDhF0ax1fIs8UPpQ4jksM/iAdAuC9lpZzN
JV8znT0mU+A/gxmZF+wlt50pKZpaqFq/T2VNusj+uV7UB5TzyoJSl27mbZ6Yo4pbIrBUdp05gjDa
l5Yo5+XOz1tQAPYjYB2mb2y5qBeKe9zvTxpI3kkV8j/yEVn0Aruh4PPMCC00gBn2eiMdOgJvuLo7
9Ybq3hh+9J2N72U/zzhsi8+CvLnsmyvJxs8VjeKRHEq2Rr6ZikSz5gp/+hSItbZdT/GAL6Xx/zcE
zyKGZvowqX+QkIkdmI7325UwsJB9yh3QemzHQSJwq8IUAD5w9//e2E08GuXdAMeEBjZ8KwXQ3oGk
Bqjv/pygyWT/L+0nFu0qiWeRMKopI0LkZlCR8/hvhErD90U/M3hf9U+9fLdRDPtti+ALJNEI5UHw
kHX6rDEiTu1AI3f8FYODvikNE18sbxcMJs6S+kH0Tr96n2gMmzEpUztfJO9I0HldqfIYjRtRTqyj
8o8yAaDDBKxZKTS8zfxacSRtsuZXvZuoyTL9PlFcmZ/Jk7ZZMcwGK2RuXI4Ge3o9awmWlpQkzxpU
c9dH+iDn0c9Vx+ZH9APDMZfCIcbvFa4vaVEmbVhYbvwCtMSeUtxfg8x+Tmj9pTqvv/sl27/492I2
FxJ3sMQ9eUPGqf0CTmZNealyYOsUQn3iY8w/X9+wqxUSXEJvr1ifXQjm+hJYXB5JaOKDjiS+7apc
BSXwc1RLLKbXRW3HvD4Ecbw6X8r1aS+LGOtg0qtPnOhFuyaZM1oN1WV6kNOB/l2DH//1gvKhDb1b
C0Q1Mtht1wbEj6Pc0LShRq17NiDy7jx6BI+5aGZC0NFZl4BcLgfxxN110KIZ5gjvrcO7rkSJWKdq
uop53Bya2kDeh2HAF8aTKthLb9uRAQ7ibt8/CxtALI45KPaCNOGxy7ojBYFT1rrmDf4u/zAU7EE7
86mXuBYexxrCtkcka9JA3xjrdPND3bkBLL4VUJgTbpvadThM3lA3WnpOnHAgilizRLGYNGTw8tD8
jeM4gD5aozdVHRhSIvJUko9WCXc/1Th4dgOAqfslvfnDzWX5F2NNDUSzmALaGaY2ha2xfp3Mzx2b
OB5KHe9sRj8woq7BE3fLi1sJGelLhwchpsiArrThBidWW9Q7OxB0lYM4gCXrHrZYq9lY8tk1NGWt
9eSWJ3GJnZczyCAAU7s2HOot8cL+y93g2T2ICF/MAb3s4WLdRAQ+J8r50UkErtODAAs4w7CzU7HV
d0g9XFe7MG4HexjA6pc9Ntubw0PrO61TwNkxs4k/xPDRN4R5BMQXQDRC77leetonqPAJkCDwYldI
OGKWxHFNgcqsNtZpFRNQ90WQdQKohmqcbukjfpQIt0TYtPgo3SVi8HH+jRh2Q5w38ZfX4IZLqK6f
x9K+K0F0fxglE8rs7vYIZKfytcOSRDAzfw6B8iV3cGhASMgivkdJTuoDFMwYoT58CBzILNt9D2MN
OKwDxk+SoUB8Ifwq6C2sIufFbwcAGa0SEjJJoJxMzDqMF5ilXEgm+MPUREJ46Ip4Z1W0sFlt/hYS
WrpkMY/Nw9cuNjMJH1hk5Smn8vg4oezRoXhL/aDRewfGUOdT9iSO8FbTsgsGRKHcu0i4/A7lPL3f
QaZmjXM7cEKblEcinUShzDoLv9CXQeXaKdkCJrZ4X2Zhsa9TVY6KtJ+Xvaj9qLZCYXJx3dKrPGks
pCyfMZCWcgY1xMLSnXgZGHdWu1JqBf8apphDv+xkRz0lmHien45ZudYbR8Y3hjJvhu6vCoF6TPpx
z1YLVOLvfeT2aEoeuyj0+0/U2hGWcz8DGTg2tfxJy6mriSih4Sc6u+84SCuNfxgJnobQK1fa1zrm
nEx9hyHa6/2LtHswGmoIG4XUJG0k46NovqV/XFZEtm+4NPx7vYFeMVXOoahOlW3+Zq3WsJK2ZTpQ
YkrZMtalOMfHn4o3caACVpqVAI6PWaZlzqbNryGmfDeH8AxxENoSPtZ5/W+qt1OrocCYVXlrjGDF
Y5751LO7pCZdaT6xOIh1fmGwqnng/UK1YJXlQGKpe5/7c1GX6RIgg1bjKH8grOM5Xn9Vc+kIEJVn
ZmfwvhRlvbNpAhbCsjpaquuxb87lKVifdXHllMuF/K4o+nErQsS2fVssCZeu7dhcfqXKTwdKlCxq
Y+MQvF+SRxsSmjY8cQ+ssKjIjpfqmtuNvx7pWbQgzxypsHYeXUtskwIrqnR2ctxVthy2+1mcd0CP
vgTd5AYS7+KHV/1JgyLgMaMWqBpPYHObxxqRlkK8OxFjm6lnUrJ0wKSKT/XTJrNYAXgU3iMqX3pC
u+CI/xOcRB5evqk25atToTyNmm0yXA0E25dreUMfxI+7dFWP7H1Buo9vPcnOTZ/o1D/HFcRd3KdB
gl7BSI9PukjIjySrXKNthL7g1GfMB5AV/p/M6m5Rg6MqjdCjC6LXOi049NNGDIe5cJfZn4Pgz1rd
h9s2ny+yoddg8VyC2i3bhr7KGdm2uXhuHdGeZL8yo9ZiP0OhcUCY9LN7Ni+u27v+djpL6Og7rIh2
5xDuu8y7SMuMFvF6B9mJRG2RUGLORSExmz9Fdo9x68Axo9X53gfhuYt6XhCjcQSwbzKinZqJR0x0
5k88cEIlrW4MpLybB3Hb9ax4nEdw5A7F2eWyVBQ1CeWhrl9R1PBsMjWhX3HmV/tqtEe2Djuu0K2p
DYXgXyHu7xQndEGLOR2V3+q/DtuUYDsMJt34GfSuKVL3osj/aJKsMMFFiKf6KqTmAgRVp6voHFsd
DwN++cVsEJI8ynCaEIARZ9GU0oHR5F99MXimHsGelteIcJHeNkZRz/Ly3gMtV+AxOuPCyZHO+BCL
g2pXteEFwkgYRZK99GnLYvsgsnSy36tlLEtGHXkx6/f2/KZePCj/8uNxLBHtcCGMMM/uxdTUxeGP
meUoX1T/hmAqTbJfENzJgNDPW4POdOBiDepvTNz1ybjuDCg15R4W7vGvWY8gSFJehGFIHz3dvVs9
NIHllQ6UE9/p05oQzyDEZR1V9mtpG37UMP+2TxxzMMZXtisAyISypZEsXDDkzEMP6NganxZKjN4r
frWzkrGota73IOyERLSbh/AH9fBwJQxmVVibTFiWSvtLmu/lkSqvHEad9Dq/mnRSxnWQ1B0BSQX0
9Z/0XMb2rqN2LqAVQcqQeRlGqq1Neh5GW1adwrm3IqiWLO4uTbsMnw4D80hK+Vu+7WM4HQUz7RRq
4uVFVAH1WzcvqQky96haGUqwFVp96u9KD1Vf8l2C4FRo4rX77JHbrj2JyikDVHzP/b1s0kwdbm8E
Knm3zMD8pDZqf2HYsf/fQWKwCAX1qcOd1rAAahtyuikfViA21payNNIhOWk9sdGLr4l9q9uen7rj
qL4SAXnYf/1oc4PBPFvzVQV0f2spP0b/1lTURD5MCtUw+oxdlEDPwCyZeQJNGT69Cd7fZNmBHKkH
oaXoMTUhSIkGuj2xLALMVGfosBqGdjIbw5VVWfPOqDL/RUjW4rBonQnCI8LCO+gRRDcHKZjEIDi+
VgpAahyMVRlZCAS5tLx5ewpps5NahSVDcc7sLyglxCCWgshIppOlxuVQiKZp+CKmY+aavVpc7/m6
wzzrbFJB7ZG2UzGAtNLzK1E/iI2Tc7x9kHcq0anonNevoNFDmdOmxk5Hn6O/HT/8KkMqhmRvJQMi
G9/TWHIJQiOUSE/ySAum/wRTloQAtVpqIrXBDe3zGRgPjcgvJ4BPMoRIy0U5dofpMc9udVKvkQKt
66vL4QOIfoOuTzgrxWRU6+8LodiYxO00dbeODJcZpj1uMZD3h1acTKS5GaLA6hKXp5NIRSG+KTj0
uSLDB97OPjW39cOMJuRyf5h8IsksodRUNfgGxtmyw2GJkLw1YTVkpPFboT86I8Ms9Y9oaRgC55JP
99kzTEg+Ve5o57wHO+k5yIYzw/OvvvvQ5ApT4+NBgfGVKDY3HF5tVCYTh3o5AMZk7SryOTSYT5Yv
PZhi6gPImUDdyClQNwnFOH47fFTp3/+gMnG9Y1k6GR9/vHRVlTnim77SrZ93ZzxCkVfHG/WFiCo2
9bChr5gC10TORXTKUsManimcY0hxZP4pbglw6OujUr/0efwwqh6PRwzYEn+rmcqruoowbRs/KalN
h51TXomBoRRAeObo6NHJW7vU3YR0/PDIt/ki5eM78niEV7Toke8JJrFbm61BPrt7+a+vWbnaIwwd
mxAQ0+I5NFsyin5ei0+GgGfy+6JcAGI1Iol5KuJ722rHbtO5XuRXA5vi4dE8KRHZEGoatQHYxOzz
cPzTZk6uQJtWz8RQ5lsb27rTvM/nWrwynyFcETTqUKodSlEvvlWLGq2Oq5joqarcx8H6IiyjHp/P
3dZAsjumHfDrre0JU78+6nm1ll08sbTltKvCoE3TwNs8N4Dvx2zMTKlP4Zc68roI7H5x30Db5NNy
0vbczMrqLYTZZ8GlujGa3JZq4UMyo9vqAUcb6glDIs/4oLP/BoawUslX3i62PQyT8sB91auGbFjM
pNmmLUNQWAs4qFK3b9GOML7gBkYUHjozgDYtdwpo+ch54OAus8at+Rzbp1osOOhpJVsyBCe137F0
vowBJzyVql4X4TQbbSkgqx611MnnQM2WmMwHZn+RvGZe/sTQPdxxLHvgPw8rTdwZEOC3Q6wr6mbJ
7ddeUX+rjn4FhwnTvPJHPwS2Vy40OewDyO9bnWRM4ikJ8hWssH2iHViDQhZbDjPk5m3BnIiKnUMa
ZybLZE63wFIKhS6CPEJpIxrI7eo3Z9wuoc4emKqFZjafVjgXhCD0nHfaR9YiyUYUpeGexYi98in5
0S58Pb8qSxxaGztqTFrwOQu7XtCHWmJiik5Xf+k+wzv75xaM1DmgX5Eo6xEVzk2luSz5oCFmGqme
6RtKgCe17WnBNZd4g9JbnxEmjiGNUtqgw89wQ8VDBPCPvFciUoMZHS5FOadEOTy9qDIlgRSsqHuu
4GQB/TygjqVVbv0KLky/hKI8p2hG2Bimo8QHf2Bkze+pnzREI+UzS2R1/tQOHCRiXgdKg/PwiJqg
dklZnYeFjNqPpVa9hLlkUk1TdswgD5zxsfCXsq5uCvXj99QpYKRAHJSwaRbrJep9vow2enRGpYBY
ykwfdLAkfgfK+4ZbMgUJ3AwNqmXDORNmi7ZFO6M5ZfchSIe/3TR4r+ve7fHUiYd27kznRYwHj4K9
bIwOM66OuMKHL4UQPDTCWkkRGmWD8FdEOIjFCHwlYrhT+PNI9uf1KZgNPZLBsCT1C2RyOYC2d/Ol
m99AsodPQZzWwO81l8ykzRZKajKFDxKCVIO1QmzzM64EFygrvyK6ylimid++HXDYFOIp2qtr492h
jTvtzptrYIvGWpjrYlsh41RF5cg7oFrLsSw8c7Sm3HQ4wpPII7sMUusNdDA3JyVVvIEyNM+mZQS0
vfO+zwXqFauwgQ6WOr4UzQ+GxSqRSSzOxviYJ7gUfCDI0+9PZ5Z7byjwkObWnPazKx+jnFH7U3KX
Xw6nI0ODvDbEi97X8J/b4OPFi4vCSpnBvgH4b7Y5XkIf5yc5kOqI7pirxE8Pmdr7TUnns6AEIvHk
86oVsAM/gTpm82CJGup/R4ZlQwr88micfwH9AxR/aut+zikzksMxLSYV5UESSTNMeFJW4KNVDi8e
dWWR1Vm0VUmsKjpIcxbwBfKZK9ZvYqobfFInyiHgixvHywio1O1rMI2DUGbtGfeypPAhfYyT3dmN
W9zL4dB3MlxnQzhaHTe78QV1huO29KcjTT3CJThPnQ1gTGIX9WCqclMdJHbLxco9LHoaOtdSB2JK
e7CuTo47b4usu18Zn99NRR4tiEGV9b3BSMAKMuiimITBZtfH0QHeQq1t1Z7CC3+95DY8/f9aWEOv
A4g4v86m6HHCukPGRTejSBCbYzEmRrbjKMi3JNr2uN7uI3RM2TGzUAoO7jTM9MUnV960ZJOHVQLb
xIuAH+lVEPUeSpl4uK4RKZNv1dxjXf6Sv2JnIxtyk9mR1FosSFZzS+qP/3xpS/tfr3EpoxU3Cj9K
QXdGV8yrDU9i2QiQkf4kIWY64sZKtPMRrX0GWggaBNmow68AMQpGOjGmRHc7OhGaAwyg2PWs/T1G
nr6jTROEu88ln/t4eFchRARU1iGIo/rTwjmGVHCBXoWO1q+NLyb5OMuRaP2vEycyOY/NJaZ/z28E
DHvWIh6oRAsDjwyqr9kp0jKA3biMC/A4Tf9TOIHv8jUQEgWqFs1Se3dcwdSj6rUHzWVuTDuUvPGC
3bfPi9jGFNuz8R8udAxgedBdYzW12Rx7fVQSWw7np424zfpCQreLFArMS8/+8HWIeCnGPBf2YJyu
onEYqmoz+c5uCwLmszNyTFRcm25YirL3eptCAomKlu6ShjMDzSpneUQFEQWTkPPIKfaV5ptQrXMx
5tH1cK83/8tKxIkAURcUmtDWy4mOAg6mKl6u2HjAtEhR40jv083E1CsDQwiEYIDS84r4STGDMeQN
u6KPHmNIsbbH399HXE+pnWomNE1yXV4s0cxc0mF+n749oYxzOIytM477Uuw2mcyd1hkvhnoSs1nR
XJsDYMBdcoUJylgxcvQJTMA1F9ocmHsVD1kANgqkvHvoZKzKfVmTwKkKcy05tG0xnPgM6CC5v5v5
w8FTGqDFcE6O80w4w0V50H6cBsFYF640FqLkJPndS/h+zIaeZOz9LBKIgxq9EMmF5C02D7aaU1qo
ovaMymM1bDslDQu54bn3R6/fUtOj5j0X8fT/63APFhr8mTK3d5Io8kBDqwyMtXsz3RYCE7frwv6F
qBdYDH9UnUh8CghAOwkSL3zn5yLaLyiloOT4Hv6WdDh9c6C5NvQ5UDefHJR6EB1L5ka/qqEAw2NV
9Ke3bA3rnPmrbiAebg9eoLhhB8aWEqDY0BA/trB+248ia9oeMRXUtsJ9RhrzcxQ98bJVNIbum97k
wlArDgBct4tItg7jJHeoF5FLuUUwaFUbx6SVFo4yUDIyflR9wQsFvij8f0x8I8CDaVim7RIr/IpG
ehi9P2VcPQc0kctSEFV163yuVEtoeslBp5lhMuSFYLJJufqOi4r15LqUDUG2wqkFiRiathSyjLqA
eXHpdxxC6Gpzw1nL9dmB3O9FZ0Yf9h4IXn1Z+sOhiZyWVO8N3HlGUipUjTtMQD8TMrYDAyIw7Ezj
7l9BOpt46sB3XTQK7ZG9SKOVusJ14CVsnTroPgeMg15SGGQeXPMlCLf9rdO7T20JulpEx0d7iFOw
GaBEAmC330k6FzseLKoN50Kl73jRE4xIRyuiMz5PZZxpEj+0a2XGmSxRFYCjKMuzZO4Tcc1DheCc
qA/IbqLHDOJiffv9w08pHUUqfwc89W2O5xxFk+N65KDWEVQT+OkaJ0rIZNGO51QcwUkKbkqPjYU2
h6UpOL5abGSAVzM7URKAToJJwBl/LGQpd7Yf2NvPTNd+yCwkAuOm2tvJLcK5IVLMWtlzgcu7aNGq
IMYSAbiGWYi6C5aQvz6OO2+Th4NU6Iy8Xjw02H7zPSo4gy+jKWqznoSVVkyVPHb43+2G6iXi6uTt
PKFKjiVInV/gm9z1+t50XGCAS/XPRYJQklSJ6pTzwMQdhivCHRN9dAxhThv7iqDePRl4Yjz8pVdF
jxr9a/h3Cs1poDa1gh1xwPSoZb/RjS9yThpQWDKjr+qdb4Zj22w6RlGPbMAYOt9qsqj+UmJrvl5f
7ual80qzRX9GGrBlYsfZR0q9Cl+q0Krw4DogEGZOXW9X4YqrI2F46K15oGbU0/L7x1VrAXDdCUIy
+9Ikh264t2zple4qq+Rd0g0zwGZCioPLe+TaGvLL7aY+vG/KIOXxYnLML9zVlzfH4MqFC5sb4Lxq
976lk4CzqzYdHEET/dbDxF1LBNUpHyb5LLo2Hb70CdfqQC6dDAldQFewoablu7l5kEJ+3LyB0Al3
25MtGVZV/V+LwmRh/t9dp4Grrk0ZJ7GRfnyPHMCF0iS06A5jMTuod7aJ4EmPdMKayMslkFHKPzEy
Glli/eloYQdydXqktDvcR2ktNaS1WqWevrzLMvs/av7+4ZzMTPvaKk98NHA0mMbmWEwmuXE1UDNf
m2wlNc4C+wIB523jq4bZdH9RBo8t6fFru6lm41jRqYsOIAkiv/D09gxZ4a+WFPxQ64y68XGdT4MA
x16A310plJZyvNxTPCBuzean1TlYywJ9ZhJcvBF9acDPSTJFn39auhgtpFPCYHM34odbrSQDnXKv
/Lkd4Rx/B2i1iX3UDMz4xbFwQGyaQxW0eFv3pzY6s1GR179/L59kwZ0ifWyc4fekAg0x2wnGYPe8
+BSVPd6LNmAKpHCoq+scoyNLzylIrBx7pBzZUTU+9Jujtkycp+QFEjy1XCGsijBaBYJzHhBsCgsY
XwjzvpvGJM34TQQEB/v42XwXZA0PWBtIdne2b9fJJZoMM9EVKSF+EFWy+xUUXA+qqXzIgrk72aae
kz1r4a5WWd0hrf/DbJ5cHHrlPquVXEwCaWpcPJsbu0uguimXz/8XAYyAiy2o/eK0EuymxO1WULJF
OwQIkfvvfS9x+aqfMvgpIFtScJh1IkJ9KxbVSXdLx3P6xGCm8KA5O2GRx9yUmEAsBcoIH2gKnnh3
hZDkCVnJKdn4yD4NXKlax0Y4JeGDu4tD5aWbm7/d1BmfyCq0qVnDMSkNfzs6ZCLp6eqBqyp1Duy8
4096cE3EXZQDEOABLSxM8HxM39o8bPofvQbEHIx9sycus6hQDS1wLUtN2bCvPNN3vJmX9GsIS+7D
enB9fupe+l90RZ+AKlavEY6pADlWxk3NEzuSg9Uz9f9vWUDzvW07+VYuZUYQsXrY6gZxVgk0zGZt
RBt05H3l1lkv3gvUkfp52gY+wZxIunIoaaRnEIa9atPrLElSa5reqZBMYSQq5Gj5d0GmJ5xu674p
REtJv77RUDtRsju1rkRuRlioFcz4Y5+DXFLt3EW4zsmAYf/BF+1oXwSYk7UKxFGusmkH5+IxGb5J
bQVcwW0+d0WtJAeVIdKul5eYlw3lQzpc05LuS0ETDv5mU0zNlKVyk1fNucMQKc8SRh7rFMBnz0Va
jo1NcBa5AvyRLxxFOefs4l0L713fTUHaPeqkBjAFcHjCJ1WMgVM0IzyZ58MC1fc3cODrb7zLM+oe
fL52gkgRU0clZoMoLDXAto5t2kFteRfwNeyK/LLemqEkSPx34YjFRLBKdhmowX/nb2/OzJT6DhUy
tZDotcY4cpLlWcBrJEx/enoHl5ALUkc4y2oFmfGyMJP/tUW7BuDQrCgdkdUtVQMLI2LAkx2oyUcy
MqHGBMfqtwfTPHzZWvmIU2j2JzeBPR1yxkMEd9wsun0qY6+L3tGJD4deyaWFpx4ItJAe0VDD9kpV
TOKG81My7HRc4Eh98NaiyY/SY7l6z7j7VJob/S159+4TdTvDlCwd/kSENQOw5P32zqU4G2WDs+2x
hdBxfe5Qv1c2kNfpxaU5Y0bh+fMkxILaDEQlYYSlcTunYh+t5jIjNJHUkKqpDTOsvTNcZ8GLTRkv
rparegi4DjldYctaXuDJ8E564+oMFiSb6yG8haamzvfkOqsVbMK65v4WuGdmhtzPdZvwpTb4Th+C
R87N+HwTQo1N+kfb0HZgNaI82wpcG32vGuG3FVktrqV/TK3G/zifcqQE9oaE/YBk+GjrcHaAa9RF
b7BpQAEtwicnzRdTjgnhpGRaod2t3PJ8ja8O7kj8p53eJzS7fKGLi01Bj0wz4v5OO8XX4L2RRuJJ
wGO37tjhE0J8QpG0YJQpzAhWGyDNIsByv7c0icpKW66epYbpw9vuVs7Z5dihMsxiZ9nMjr3pkA+H
GmLA5wEmPogw4tOTIYogT+QSNQflBWxtrMUyOcCVRk+tPArMUPJQ4jjBchtR3OCFO2Amdx/6//3e
tZpUpOEIHrHXjIvscL+CJrDcADFjtEwDMXxWNTZ6H8lKhqZFxLGWyj9etp5rkMMvRJCUdi6fmXQh
LFtK6RsjiqIph9nX7IcGAbykdxzAkArziu6W7837qBwhFSds8g6tTDp1pJO/S5UMxZOfT8sxI+MK
Q/CDiIYlwyCDv8g5QDs8xT75DyoAgAb0hfzQL7AsKWCqIklfYfEMDMYfnj1bjFfY95NAvVlF51XA
OGfvpfeBgHS3lmaSfgJopAme8njv7fB0puVz8aaUb+xQNIPNUbX+5vrxfWJmesB83podSMtCWWvN
spA06S1hsLyXwRy24bRtY8o1cOZguPmx77MIXXMw2oPY8haANoE3wqgbJbvkAITKvjceavT+/N65
bdGqqP6olfPAstcWs/iJbLI9VWl63xojU18ikfaKghhMDwD/zSXmBJZEtaV7qKx22eTx+m/AT3IY
hGMC/zWroC3Va0k6P2lsGTPdmz28KqPFvXC5E+F1eFIClgDzSRkq6WjzWt8odOl+ti4Ocs+dp8qn
oWH00PseqLEtUGsz8vjNvxbu0mXG9WKGDn7qK0qSfMpXKmp4Citzja5LJPbFYe0g2oAf8rJezk50
eRPflnPGtWR+qw1ynBozg1wmy32x37V8iz0dAZoY5TvA6cT0ZGYsinmDnkSoDa6kAs2gRNyPA2zd
amojLiblovUuvUzFBbL15bpU8u6+eYbgcRQgdJJ2UdJuWPlr/r93jMzo8No+Y/xzq19P2DGQarJ0
2s0FNz9wTiIWVSTwqLuSH+QVrbihhA3TomF+QHZvhub+TPgE6GASrDEFJF+Dqd/euma957T167hs
WWMVSutRyf4IiUZ6BjlZ2fI1o6VnC3ZSN3Xs+ib8OJ2mnoqXiIpioN6IJ2hPZ7m3/kePWDbN18wK
10/zthdAtk3hn91NlzGU2J6lPFf87NhitUiFwRHz8RGc39zPqscTzfndhfTqEqX2VK+SPbDMynIK
/tYoJSBOT5SKNA3/kaJyxUgUk8OEjW7WXUEA2mdumRH3Ghv8FckmyxAv4dZvGtTlFNlJ3+xRRPvv
4WNYRIc6BStDoLgtcAUur68eP0w6eRP++qTJkIfyZwNvcUrlm94yygDmjom+6gr7h2DdgDQ5bBkJ
3I8RnMx+FovDbNMz9aCdHskS2a+YxqcUnfJqtkk7Cv/m8tCUdaqqqmYl5rli7/jtmeze1U4XG/HH
P9HMk47VFwAsRdcD5a/zvIbg+kBHPDI7xiOetJsjKRkCjvzhtUZLPxpyyE1o1+aAKNpySNWa8Lfl
brZ+KtNWimYvV52EuSChM/obWDUD09tsU67tUNljGRPcqbdlUy66vVe19X6vpxh8Lx+leL4SMp0r
ynZXP/6O0KqGJjIeuvDOMBtTCWrksuf1NoeSHg1ONz3qFeFK8gmb4gzR3jYsxR3dUScqXh9WsESJ
m1clSsJbfJoA1IWv99iRL9LDqyNrBmqywIg/Dt8VFpSrQvU6NuLuuNjqS7q/tI2CEZFIbCXKwLBd
Ga4AUCHPvc9TZtP+DeVU570RucejKE+YdiKbrxHa93DtqDPdGho4iRlneosPc/QFT0ISRN1fS46P
Vy5/nuzO2kN1WDbw9woa/gZwmKbjlnxpklzDpVnMikzb1D4z08fDEiOfGesnF0i5r7Hdu8Jnf3vk
YV2FX9/5Xzp718A0TCCf+kdpF2ub8ivXYVQ0cGpSREKG5xlkRWBZ3cBEst7JCq2Y0Tmf+lCyRi9X
R8OuLDvQn4sp3zL0qKImjUFP0e5JeNd0UFIadPw6GD2AMCnNjMkW1Gv8HuSopjUraKIJqphOaaIG
PXwcOF+KnnyJcTYj/kWIaIeuruNCLvY4KN89t//Rom2uRU43gCshNhUYVBCn7HUSh/kiFlRzfh0y
E9pl0ih59jBJM2g0ahN1XBs7IkOU5vUI++imcmLpkvUPgmu4fjFg45fqr+RqcRgDIrhfkyfDqUk3
5Ci83iJsBInpctLTl4JSnso7jwxzrX3tiLZojYG2Zg60lU9cAhToOBWhMpzTbuSPMH6VVlI2Ejgk
OhFIBT3TEnIVgBiXB3nCeekYfe157MnnMu+2Kwlto/p9Kg9lvtGmJ1QpFVL/g1EyeTTlSh10gPuL
Cte2jO+UqW9IeTiNQbxAi8nXdJIqinTZWX9ONRTaJOteOY2Feg29+7H1eVYPbLG9ev30DOaMOvfR
+IleCLgQ2ceUZU01jFtkh6xswReNSZKqrq8NNVriqFOCd8CEr9iUuV08RNviWuFiIU9ym4Rkj6jp
Fuq/lp3M7lXL6EjmvINu+cxo7KW/QFtF9KhkcXzgDlCAN8Q/euPODU1lfoyKpyS0ecT/YZCpgSIt
c/m+oLFjrbyYZKVbuHxjP+GIaRkrYkA1127DPM3ZEwLux93sXwh9zAg2dpMTDwSywqbg+6NVTmo6
3GQPVha+pG0SKKIx5YcV3P1tGRBpeWCAQ3o4LNujxsd2MjO+BdZV/7glTWHR2UaObgX+ZCp82oNB
Fdbj/lNRzQhpOLugllIT+Hob+e2l3ObyXl5+W/QBnavbAWfx7wfybgCE1UqurrCp7zcIg4dDjcx5
vQ44wjQXMMHwLTAYToqlHZ9rHMqPwXjRuHANQMWur7q/3JIw4dATsfnT+s3GhQMA7U23m5eVLdmd
z5Mri8hUyVkHSfpijQOf7rptOpcvHJANpu8vyTUd4T75KsExY40ddf82Cf82g3bxrkanzfCXqalZ
OjY/91gDcFoMZ8NFGhZIRbxTVn/mnka++1TRwk/gzhjrvRgTdNwKZTFUYQPD5s2dOBXSx+OrDO12
DNlHg1+zVoJMbCJ0ZooBT50fs3bJlHpDmV4Vu3rWoIy8Jr1zvQmFvxDEo99thIylbq5vmxEs9Yk4
1/Or/DLe+g0lbcJsypNlWPLqzfzt1CmhYc4b4F1q5G7uZOUM8hRz3lWPQPS6u0zdNDjk+opD7CHK
2padIblMAqLxwVED/END/Z0nltZ1O2LZvSdht42mQ4lq4fq8Fku8AOo0ssmRYuKsVSrgcV7Q1bw6
kzOIJovnYXP1y43PUhTFRlmemlGkT/OqdzU/zqIDwUqxpMSaR4jtwx2z91+iCvOMPJ+paCYcfbta
kpmGZ0v2pKz/AZ+VEfQmlL6PPOnskw5Au6tUOXw4ztdeEKiqurIG3TlvqMndg/QQ40KaTRtDYM6K
X6vvNAmExOmdgT0024i+767ooPWn+RV+FqwMp+RVUFnyp9gv1F3cTneKBMNIvFbjHOWIjUWcMa5G
5nk7IrqAGG1CmJ0SVt5bh9ahIEQqcZygNpbGk3xGGgWCevSEYjk+rRggIDlsPfsh0Ax9RA09Q1x2
tvRel0zVDZ4HfKTeoJW3HK33aBwt1CjVw0T+FpqP8rjDkvGyxquIySy+B/N+mF+V2zMCjlE+IqOy
w+dJ+7IcFKBiAeZbpYzq8PiPEs4y83iKKzGNpBR5Wi2s8MpWssSoVfOiF/d09OCmu1hMyVHyD6Y1
5vn7aidH1GJ75pUa8/fdlgv7KjhYKHYg773Qw8cprMR5GL/0tBvKpxUgcvIlL9SopICW9DanWGz6
2umaNjISnfMzwGsHqgpW9EelBO+3LH0rJPLcDABBcvA4Y3lCqpOKi1sj+EZPkw2LnDDBcPTm9b4m
B2Sbuehlju1UOyFvqKEX4Fqan9wIgQu8b+PCLCZGWzJk8wCF42dhPArIIQH+qEAVtfebH6bds+7y
BXP5P5oJ9tDt3nn4KeM2vr+JB5Zr4Ks7Zo0+QHO7Vxw0YCYnSs+wcdxyw517uEgsTr6bYiQtBsH/
dhuZTEAgJSz+z0MAA+43dmo4XZ+T/jENhiuMkgRrauKrO5DVC5iBVw5f7t6esq9Yd/UHDzqoN/4g
8YqCy7vhl8OqGm1u2uDv96PqscYWZtAy4DU1jjuG9vT7hgWBWywnmNlaJjdF0rQ+7IkNiBpXZFys
p2Iq7B9I4058vBvtGO8IPvVwPjeYISa4tfEnZoBFDgbLHALVpkavEZH2GQaYWw/81QoiwEttSUAw
wJyLWPIQ9xZBuOl+LlLv3TjkWUk1IkIUsemxSxgcvE+K9yhwkqmYJTDqXVna/ymvteDNKqaz2jwq
eQX80yUeSTSHRmo02ToYqbVolW/yYC59E0dZb5DWYAqrb7Zoo67ib8HrFCFN1qgZciKeNNX5vA0q
iMivQdCkQ7T73jh4LifUk0eUl0GThkl/J0f32sEL/CuZCu5oYm+7UPlacBAHccNisYioGiafNXLO
YbcSp8zo38gydgz9WO/ZYouYHC32OD6aHXoM+M3QmqLS8q2J8ZWsh1XhZJhCs2KKBFedEFIHnWit
o3UTm+VI90hYeeFCiaPLmY/NHML9wxsKI1I2d4WqJl872KHNRBPtvFPHJqru7sGbgzv+mx2LlV1R
Do+akU2hDvStMRAHAQZ/od6J7igiQ8lu8n+N4NzIgM10L/81UTkQdjX8PJ1ywc3dbuk2pvo64sN6
llL7dlxG48zfabKR/viGuk8jxx8tvWF6MwT0Z7WDbncqh6Kw+PVxL6yPvyT1FYq04SOpgw18TIH+
NmF/s/fTUhT15hZ7oeQUvT/NY9NIQp5+OuNc6m1qnD/wt0X0uXXk8V5fnAc07jXPvm57LOi8ric4
v93YUqGGZWQwrD3Vt5S+C0hwEHMnko5EtkaqvIm8WBpp7CEGmvCCr8wUpr8Q3+T6W8hrGnXx7JQy
f5Wem1PFhHwI8jC14v2YfQqxJaB8JNbqOdtKFdGI+IUziMaoP4/IxP4zeXnV8e+zw/9A64NjyUA1
0UJTRJSr3KVvYiGJk8PqSOuMpKKLERIBDM1WXGCZpikKA47F0ZenqNhfdKAoAwJLOOeD3pUfKsr5
vs1mNukkB6/IBfgBLE3Vfu72qw/BGitqBBGNmLRSZnrNjSCt9+JO9vTqZwgzwf2x8cZj7uXM6Ap+
p65XBoCfV7v/q1QZmOruVR+A24qPLVWA9/H9jVPEkLZYMcDrB9heomBqVFuJxAc7wtNw8c5AW5q3
IV0LmdgFOOAXaLhVtbWq3tupkiXMZCyxhfKKUTB9RVHSU6BDWictFNp8GMfIp/YRcBghvaUHisar
6cWoV62hwEx4m2s49YKcxV6UfNVvZrheTWTlPKH6xhWtyYDO6bXZx6t7B8weVIPoN0uGUakKpoZO
lgJguh2ujCg2SL5YdcU+wz7J+sq/jURSveQfdSR8pVb5YMRczU1YHLnPDVpTaVJvlD9GxdpWTkQH
eeUXPdnbNEAve5FyH702W/6DoYwSD6FBzAD9pkkSJ8oHi/KnmNzWX2WXoJIUNtH9KuaS9EfaM/Mo
XQHTPy5KC62A9yTQn1UCPDnBJPh0lI4DcskHoG4HPx2PpKhcTN0CXJsUJwg7cnFRv0Cjpqf2S4hc
UqTgNDF7GBjqy3MnQKO8lN3qn0q+GCTRWpiPPQQCBRLjZTjGnVrer8nx8BPGPMmkoavg3zLRf3zY
UwA1z+Cttk5CmlNAVM3cgyVRpOrHCppUFPSG5d4PjYmXiTpRGkow7MdrMUGrU+JATCccIkNJacdB
i4+p1cRkSIqMCp7G6LJ7dBvhIjT1POSfqOpPyqTIKBsZsRMQ8NEsP1Xecne6voaW7RXCJaKMJahY
mYjU4J9g4AzyNJxAeYu7Fr/nCi5h1uBZHhAmUnYZtN7BMAwKSHdmOOLwQQlmt86ceEasARUDE524
3cABxrjtFL26tsvZ3K9HzxcFoWXVzvFQIzKMMfJ+7YGPvln2q/oIpxRULHtbaT2pH1BVHCGiKLPE
FYwg3Pb4HxNRoT7EVVNoPD5Nb3kMTsIRm8RwjRmoRVNOd4sGAfQBIxFpE2GaTUWaLEAgdr3Uk7ZN
i2tBUH5a7YI67esxS2j/rBkwvQueR3k7SRtMbz23pfYlwfzAgYFuWMnUhWMVfJSTNLmqwk1NXvf2
tUf2NZyo0HUNTm99dQ6xWGbxOZcCuM31Z7YMRNUR8scuRFGn6TDafiR0SwWdquzVOL2+t5YZVUIx
rUHozOalVlOIAMKD0bJwZfG6TH2otG2fBB/8tN9ShLofjIx022v6P2/1CsaFFq/m1sWE1mHrwYsw
pL+Hbak9AJftxRaTDkYv18x/dc5OMz5hcysVbiHLbEgfJ+WqylrvvGz6DCMJFyOQKQQ9nNh24UGd
jCV0U2QE/DLmKndGvgoXYInFGnEh/PnoCgJmGcws1HJ+6q9b5m//tNWr+vnG6IUo7sYKyCGz1DBz
g0fnXHmFjuyiHI+5gKXWg9FPleDriV2SwmVZCgkFQ6D5lSqgiX/A4+i/FO5al6+btwMs9pzRjn1Q
OMVwFTO4hs5TH82/2wlfLlrLMh84Aw7mbc7LZhTjewCnggiE/b26t6Goj5wJOEybuUUmXV9E82jN
dWOMi11n8MY0fFCYhce/mGReknQ6yb+aLYxR+Np/VBmLrGJEbsGr398EWAreKnrM75OK/n0HRb7Q
UdfCehvWywgPx+w6kG8G4WF3CHGOx2sSq8wfka/42dyDLfHwFwe6eleKVjfA/FQYAzWYruFM1hWN
wMDlzsFLYpe3rAVBwrMe249V3iSjRRs9TQH7Z8UYPajYCmppPtCL8NU8wReIDmYW16KsiAmrNrwD
CVmETCjrqOG1IDpc74vqqR0PdnbD880Gzu1eqHdVABPqyCI7+0eBQ2mqbjlVsALJk4FndoOFdI75
3kofBfxT+Bc7f5abTAgcY7I2F13iAGLkGnnlUl2loYMRkBVHfwnIF18BTBQ/1OwlyQIOUoK+Chhj
9gfc7rXqu9W3xzJb9zguwcoKhc05qodAcULegIZBDpVTozlJe3Hn9YmnMjIOCzGmqBjSRL8evJVZ
LAKi9cYJvdu4roHH+Tv2Hjqjh+HK5RyDJ7wm9d7stDT+VHD24xowf1tfcBqL4ed/t4YXqEp/J9Yo
T7XJLe/5moAvC+0fNh3Oiu5eTbeQggnfzSPgZZpsTn7gLMs2WgHyUx/7a93NgFUcAlX3tIZn5OS/
nmBuzuWLw/aE94DmE0Y7MiCVOvRquUFILxrQBVWMb8zKWFIQLPlxX8i6k3PZLm8Cpn0t1qoQUfWN
qI0kpv2sqJ5WLz6aRVHlasDMPwklXCxl8rZXh7JI/wk0gwkiv8/BZgYWP3/0GTyOdEoa09Zdy5Bd
H8Sg6/11ckWlQVrdHh42sTe1lUuRLBekQrwAgvtjVZGG1h393R1Y1qK9Gw4ZiB5vhLeBCip3lT5X
uGu0eTKXo+4BsLCX0U12G6x6y99cBdDb3aUthLBA9ynat1oMJ61ZSipZbV+GMha9/+P/ueGIGwRt
jcr/u6DujdGnY7hyOx/OUxmzpfy6IJHmCuTVVNZXFwrS97muDJ01NSm+amfGq8ZP/zdU1B8SY4WT
MjEb+GZeQJ+iZyNuXYELLGQ2FpACQx7NXrw+Esv2GU/MSy1gQLLEJ8wbW4gg9kCunwuEpmKee+5D
yQ4v6TvkRLbckl77RDjRhRGtqklhbam8PJ4bzG7VeavozjbqLnOOL6ZJocCWAuHiY1ZV7Mtz11BU
5NYVWtdrcIxq4oCVrCfQBnpCazmVkJPdHFj3kQExQn5puRhZCSxLwYe0Offw15GJR9j1liA0isQh
WCY3LB5swBUoehUE2UaNSVKqCf3zbaXNH9b0bD662o2KdEXLs12UrWeZAP8i5u8qrvNftG30GwU2
Ic9DPS3E4ZumSwXUBfr+GtKiph0gMd+pmrnd0Ogf+d80qfso3KO5SER9SrwH2ABqirZ2FyIs9rYK
06RUu27U4uAd3GJhW9cqw1I1u6GKOFWpi2f8U4Eod/yocleVaeFLWIhEVgl1fyLm9l8HBTdqTmI3
DZ92qdXxgZEceFavUiaC8aIaLjb5H0cqj4+DpTYojAOqaTlAal7CwDKr/9B2VYKRn3Dcz4v+Gf+S
2IKp6rdpJ1agKUr9YobynkNIL9ui/6+e40b2rGTf2SSQc0nXawb3AlfNRbjFmE4bGLkG//orcQkO
A3Jj1/UMzWH8xqbbaxekDUiwEfVAe2MmzCtVTPgEj5fTnJgjsDf7OCztXFHHLJ5n7PT33BFoZA12
ON873pDcsRdIv6cz09ATy4nfsGTGLcI8CUNjOUCYyL3dw/Cwt4+kHWkkeii4Ws2yXljkXIdCEe4D
YHACn59Bc4fWKZB+umek5qN4BgtUXfGgVImpKK1e2o//tquFWjX8W/oPvJV60hevYB3g3JRmKu+g
iVuAKo2ohTOinaPWd2/4jN8j0Kp1Koo8M1vFzCcBT1nhdW2+bf8tkmY9EADyjG0+EAn+PdO2kLKz
Y9YgCF8O2AiYPiDAfvIUFwjGlFk8LgUI8sS/ywjoV0zcv94jSL/c+xJv8uhStJTUaNCYz4pR8cEP
y/EhxoQinqTQKZ8ZM63i+pqC3Gqx+32TciZiHaQPe2wzCTInlmfF/gosMzKOJI/mqG4ATM4dIs5O
cQq4x9mpgl5yjboMCtla4BAcOk5M6Z2nF93/gwk8z75Y+ez2pIJl5jD9m8sitvPoMEfNEmjLWSUk
lojbQAGDjM9tv0sytpuHmtwQFsdI0nfQiBYM0wr1grWj3HTxG/LR2PPnRsQVYU7/2x7U83JHFsJJ
ednQ35SR2RgXqC573VB7fSn0GK/aANqm26oBIAfZxUMtug+jrU3z1ngzM8lu09DKd/k0fDBI2HVh
s6b4moqBHa4Ui7EUaUwowrWLOmxO48bVMvJRPY/aF/TGrMaxy7QKWAJolED3Y/AtnLRMnE1BaVSz
Ey/FG1/Y7oIf7Dht5WOs+pq2YtC+gdwg57HIilx1GT0mOJcGq/UcfUGh9cIjFD1aa1wociyFQ6nR
RQkhQ2AWr3EFMG/5k5MXJW5Yd1lTHuQR3vKmKxZU+Ot7ox07x5Q/1I8iKrOPkII9vVezO2H7nqnE
rpkeBPgr6XU2b9RZVaf/J/EeP/ei6B6xt/Z/rRdVGRnHVeyr7+l1C1OtTzU5naDELwaJ3vG7iK+d
O7XaZGRLgLKwQCM06gKE2FMIfvFYvTPx09lqF0arKmxBM5yhvoc48h//ldMFZMM+L7iNwDBBbU5T
qjcLXrWoknEG+rNg5Xe+cfFwBP2g+ThsEPGh/sK47Qtfp//PxH71GNlsEcjg+Gzojr5fRdZ8hP4D
ikRXWxdzwOP69rDSH7oedy1OCPnr9Pnps1mcvdIzxdbQo24hvsvRDRBZwwP6n1UlCy1AeACo18tx
sDLGA56t2ybvi6gcIgoiJ048fAlAZtcfLlIgfCs1tcaj2DK/xQQViSteqg6/chJma6DJfqpDHEfX
4EQFwhe5FmExs4lvQSJnIUXLg16i2e5r9UlUSMUlLjSYnji2DJKot0OUPvyk7Xuj+TncHY6/7/on
HTcYZi5C/VhLsDB+nhFGKmNATGj9ZaG9pYNphqmCgXu/4wgZjp/4dGeBxIhhJmo+L7ApD0eYwrrH
ZHm/QEy6mm55AC4HHdWEXSQr2qt9BL9xqyLWnpEVNyZ0QGDMC1NUJjXfqXFXUhSa7IOU8CQ2Qp4s
icyBgrTjaMzkb5V0QShFLd/X+ndk2f+koUKTCO+TdSWkoaWpJz3ThAzMPOP3GZ5xbXAERs8jWTWX
loyzw4lrhAuL48uGumMyrdWzfU4L6+8pDNlmZ75gCyHg1j6Ms0+Ht3oYyprXYip8JT8D5eGrQtdM
VgPp65roANVJFRwifMpqpYXFUmuHAOYSwd3cRMioIvnhkiV39F/px6HxUUlSPPHRbg+vM5QoATdE
X1aLowyNAnbw0cxnfuKILoxIvJqGhSixnpLHvJov6YzkFye3RIkG3idwbvFEGtSGASwL0WOTv/xI
88jwXyqqOgatBLpRJslIJ4IpKvXCTHE4k4C4VUWVzWVepcxavopvm/kIe6E3PJMpxSI/hUfIqOXS
AIoIwCTZb95lkRkDjYmIi0P4G1OiA/t0M4dxuFUlRp5AY5wyFe1wwpTSyYEmxNatoXZab6sTGMh3
1zS/biYL9e+fjpK7YxOmQcpZh/zPgDgIKQusKim9SuzFdVhk89H0XefYUn+Ogn1P585w6yAlS4DP
qlApfeFREg01C7MqAo4y0mG4lvOiYGMJ1B9T6mbeOgGQCWEiHlcWNapgd2KpSuXuKp5ibfig/wxe
9Cx9IydM7Kn1GspYJmmtghyEh2aCu7vMYUIDNSSMf2HoKa+OI0Rqvm+uprwTmva7XNmtirVdwqJe
1lRbvevThDPjSGeuJADemg55+XTbZ2cqKhfTpQVhE6Vq9r6JnW/7ehVGqDj3Ey9/3ZTg1UcKaXkX
6sgdElPhW876/NCMRMXy/9ooXfy9n0kGm7LSpHrQoVnRjI7qyrJmhDh7VcFwXPF0QAUgMs9S8BCA
psnd2ITsP9kogEwykc1EqkZhIZPjO3/YQ10dtKfmglArHxrbzP7ne+Aazc74BHKAACkf3GTt05Dd
tNofAKfaKIhJGCUy27jM4ytvz9Cc/7ks+YYa6QmWn8OtsnaBTbjS5aEuJZHHlz6RhVM7vOXsxgYj
0kQyKrTiWkvRmdQTHGm1sh8ZJC9YO6Tis9BegY1LzJxqamUcx3jZEFEXatiDzk5v371zL+ALZNYj
3BuMyfvqF8ampkqZrXc6RDhHGouIXajHW0WWyYMaTY1Epp3r8yoNFDKBEJaKUmb94zBgdlNzsmmz
bNJBhI6UoQqXLFha6LJU2nBu9yiUaGquIK91VZDniM5Q4Yzw+o4vPAjI5R+3q2/0fF22y+7ux6Cs
A719+aCuLx8Bu8KWBDQcyTFRG5Qdm12ubR5LDJHP9n5J0F/3U3mIR2HsqDUXcsETN2OrWTwyLjhQ
gKyd7T1MpyYrY9C5LLFR6eUzUeoJt0eC8jnYZAaT3oiYt1tcjcf5LnqMWxWp99lYxyYro5fGY2Uv
jOUbo0DKZiJ/bZg1GwS3Z7iYTIEnb3Kjp+UG847BdAEee6ofydru/YsSKB4mqvDW7APFzXVj1SrD
jDdx/4rVHYUTqih6IcBEU6gF9hF+BJXJeiaWj7ym0E3W9R2yR5Ed0x+dFpPk79ly/QUboVUE3yA0
ZlDAljUJqqXi/rxFX7oKgp6wCQUtBJLhPmdZvJtUIGTrUcjj/S9ohZUCGY6LlTnYl1pFk8bQW3LF
NJ4UlyUA9ENxd2GPWDqWp/OYw+lX5xCWmUM/UNeNmr+TDAcKgqdm4odbDnMpC5ZTMbp4GboUJYve
p3k6OwhRcuwBMU+pW5ada/iyLEjXUcpURt9K814ShSkX2bjxTvMzrMdxtSQJjAB7jJHf9Mf1ZFB3
0sJ7FLrKUgnVcDxmrCClikEgm2sRaburyPXPec2yP8gYDu07FvOPnAtsMkTqWAb1FN0wgR03ydR0
pMxxM+7WqypbQ8FObC5s6v28vABNAE8Z7ZM1A1WH2Qzcv6QmdT2INJHYLmL06K8DvAtpwQgLA4fB
P/bOPW0uCyoJTbveesEOnrGcw3MCYkEo1kf06/HcnJr7qw6UtwIxJVC5FKVQEP0ewTCHZa+xBS0K
iT9N/lQ5dhcxaQ1GO98jELB6prWhwMqQqazV8KR8XEufXg9cxYn+2Dyln5cYRnt2f9cpQnWgKR9x
oGoDJA2+330imvB1WQ5Ji+2KBG62y2whar6DwhgMebKkd11eU4APYAERbMa0BRZ//nixSKFpo9nP
swK+IPbgDi7bY6CrAP19N+lgyG8QcRVnMy6Nj8FFGBLx22uSCMU4fQ95bZnAY9JBc0Mr6Kcc4Np+
oQdafkf56jpz9gJXuCVPTVbfmshqY2Bn15RTjDC7OupwNIXtAOh3BCt+G4vX0Mt7x7TSFWjapSh+
p+Dk7/SQAVfqhCNzUJlZRxM=
`pragma protect end_protected
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;
    parameter GRES_WIDTH = 10000;
    parameter GRES_START = 10000;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    wire GRESTORE;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;
    reg GRESTORE_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;
    assign (strong1, weak0) GRESTORE = GRESTORE_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

    initial begin 
	GRESTORE_int = 1'b0;
	#(GRES_START);
	GRESTORE_int = 1'b1;
	#(GRES_WIDTH);
	GRESTORE_int = 1'b0;
    end

endmodule
`endif
