{
  "module_name": "core-imp-def.json",
  "hash_id": "4cb90186af7c6590869776a63fb99f4660b06025f64d2a8ee0e003f212434853",
  "original_prompt": "Ingested from linux-6.6.14/tools/perf/pmu-events/arch/arm64/hisilicon/hip08/core-imp-def.json",
  "human_readable_source": "[\n    {\n        \"ArchStdEvent\": \"L1D_CACHE_RD\"\n    },\n    {\n        \"ArchStdEvent\": \"L1D_CACHE_WR\"\n    },\n    {\n        \"ArchStdEvent\": \"L1D_CACHE_REFILL_RD\"\n    },\n    {\n        \"ArchStdEvent\": \"L1D_CACHE_REFILL_WR\"\n    },\n    {\n        \"ArchStdEvent\": \"L1D_CACHE_WB_VICTIM\"\n    },\n    {\n        \"ArchStdEvent\": \"L1D_CACHE_WB_CLEAN\"\n    },\n    {\n        \"ArchStdEvent\": \"L1D_CACHE_INVAL\"\n    },\n    {\n        \"ArchStdEvent\": \"L1D_TLB_REFILL_RD\"\n    },\n    {\n        \"ArchStdEvent\": \"L1D_TLB_REFILL_WR\"\n    },\n    {\n        \"ArchStdEvent\": \"L1D_TLB_RD\"\n    },\n    {\n        \"ArchStdEvent\": \"L1D_TLB_WR\"\n    },\n    {\n        \"ArchStdEvent\": \"L2D_CACHE_RD\"\n    },\n    {\n        \"ArchStdEvent\": \"L2D_CACHE_WR\"\n    },\n    {\n        \"ArchStdEvent\": \"L2D_CACHE_REFILL_RD\"\n    },\n    {\n        \"ArchStdEvent\": \"L2D_CACHE_REFILL_WR\"\n    },\n    {\n        \"ArchStdEvent\": \"L2D_CACHE_WB_VICTIM\"\n    },\n    {\n        \"ArchStdEvent\": \"L2D_CACHE_WB_CLEAN\"\n    },\n    {\n        \"ArchStdEvent\": \"L2D_CACHE_INVAL\"\n    },\n    {\n        \"PublicDescription\": \"Level 1 instruction cache prefetch access count\",\n        \"EventCode\": \"0x102e\",\n        \"EventName\": \"L1I_CACHE_PRF\",\n        \"BriefDescription\": \"L1I cache prefetch access count\"\n    },\n    {\n        \"PublicDescription\": \"Level 1 instruction cache miss due to prefetch access count\",\n        \"EventCode\": \"0x102f\",\n        \"EventName\": \"L1I_CACHE_PRF_REFILL\",\n        \"BriefDescription\": \"L1I cache miss due to prefetch access count\"\n    },\n    {\n        \"PublicDescription\": \"Instruction queue is empty\",\n        \"EventCode\": \"0x1043\",\n        \"EventName\": \"IQ_IS_EMPTY\",\n        \"BriefDescription\": \"Instruction queue is empty\"\n    },\n    {\n        \"PublicDescription\": \"Instruction fetch stall cycles\",\n        \"EventCode\": \"0x1044\",\n        \"EventName\": \"IF_IS_STALL\",\n        \"BriefDescription\": \"Instruction fetch stall cycles\"\n    },\n    {\n        \"PublicDescription\": \"Instructions can receive, but not send\",\n        \"EventCode\": \"0x2014\",\n        \"EventName\": \"FETCH_BUBBLE\",\n        \"BriefDescription\": \"Instructions can receive, but not send\"\n    },\n    {\n        \"PublicDescription\": \"Prefetch request from LSU\",\n        \"EventCode\": \"0x6013\",\n        \"EventName\": \"PRF_REQ\",\n        \"BriefDescription\": \"Prefetch request from LSU\"\n    },\n    {\n        \"PublicDescription\": \"Hit on prefetched data\",\n        \"EventCode\": \"0x6014\",\n        \"EventName\": \"HIT_ON_PRF\",\n        \"BriefDescription\": \"Hit on prefetched data\"\n    },\n    {\n        \"PublicDescription\": \"Cycles of that the number of issuing micro operations are less than 4\",\n        \"EventCode\": \"0x7001\",\n        \"EventName\": \"EXE_STALL_CYCLE\",\n        \"BriefDescription\": \"Cycles of that the number of issue ups are less than 4\"\n    },\n    {\n        \"PublicDescription\": \"No any micro operation is issued and meanwhile any load operation is not resolved\",\n        \"EventCode\": \"0x7004\",\n        \"EventName\": \"MEM_STALL_ANYLOAD\",\n        \"BriefDescription\": \"No any micro operation is issued and meanwhile any load operation is not resolved\"\n    },\n    {\n        \"PublicDescription\": \"No any micro operation is issued and meanwhile there is any load operation missing L1 cache and pending data refill\",\n        \"EventCode\": \"0x7006\",\n        \"EventName\": \"MEM_STALL_L1MISS\",\n        \"BriefDescription\": \"No any micro operation is issued and meanwhile there is any load operation missing L1 cache and pending data refill\"\n    },\n    {\n        \"PublicDescription\": \"No any micro operation is issued and meanwhile there is any load operation missing both L1 and L2 cache and pending data refill from L3 cache\",\n        \"EventCode\": \"0x7007\",\n        \"EventName\": \"MEM_STALL_L2MISS\",\n        \"BriefDescription\": \"No any micro operation is issued and meanwhile there is any load operation missing both L1 and L2 cache and pending data refill from L3 cache\"\n    }\n]\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}