[
  {
    "name": "ADD_basic",
    "opcode": 3072,
    "operands": [
      16,
      32
    ],
    "expected": 48
  },
  {
    "name": "ADD_overflow",
    "opcode": 3072,
    "operands": [
      255,
      1
    ],
    "expected": 0
  },
  {
    "name": "ADD_carry",
    "opcode": 3072,
    "operands": [
      128,
      128
    ],
    "expected": 0
  },
  {
    "name": "SUB_basic",
    "opcode": 6144,
    "operands": [
      48,
      16
    ],
    "expected": 32
  },
  {
    "name": "SUB_borrow",
    "opcode": 6144,
    "operands": [
      16,
      32
    ],
    "expected": 240
  },
  {
    "name": "MUL_basic",
    "opcode": 39936,
    "operands": [
      5,
      6
    ],
    "expected": 30
  },
  {
    "name": "MULS_signed",
    "opcode": 512,
    "operands": [
      254,
      2
    ],
    "expected": 65532
  },
  {
    "name": "FMUL_fractional",
    "opcode": 776,
    "operands": [
      64,
      128
    ],
    "expected": 16384
  },
  {
    "name": "AND_basic",
    "opcode": 8192,
    "operands": [
      240,
      15
    ],
    "expected": 0
  },
  {
    "name": "OR_basic",
    "opcode": 10240,
    "operands": [
      240,
      15
    ],
    "expected": 255
  },
  {
    "name": "EOR_basic",
    "opcode": 9216,
    "operands": [
      170,
      85
    ],
    "expected": 255
  },
  {
    "name": "LSL_basic",
    "opcode": 3072,
    "operands": [
      64
    ],
    "expected": 128
  },
  {
    "name": "LSR_basic",
    "opcode": 37894,
    "operands": [
      128
    ],
    "expected": 64
  },
  {
    "name": "ROL_basic",
    "opcode": 7168,
    "operands": [
      128
    ],
    "expected": 0
  },
  {
    "name": "BREQ_taken",
    "opcode": 61441,
    "sreg": 2,
    "pc_offset": 5
  },
  {
    "name": "BRNE_not_taken",
    "opcode": 62465,
    "sreg": 2,
    "pc_offset": 0
  },
  {
    "name": "BRCS_taken",
    "opcode": 61440,
    "sreg": 1,
    "pc_offset": 3
  },
  {
    "name": "LDS_load",
    "opcode": 36864,
    "addr": 256,
    "data": 66
  },
  {
    "name": "STS_store",
    "opcode": 37376,
    "addr": 256,
    "data": 36
  },
  {
    "name": "LPM_flash",
    "opcode": 38344,
    "z_reg": 80,
    "expected": 52
  },
  {
    "name": "IN_port",
    "opcode": 45056,
    "port": 63,
    "expected": 0
  },
  {
    "name": "OUT_port",
    "opcode": 47104,
    "port": 63,
    "data": 255
  },
  {
    "name": "PUSH_reg",
    "opcode": 37391,
    "reg_data": 85,
    "sp_before": 8703
  },
  {
    "name": "POP_reg",
    "opcode": 36879,
    "sp_before": 8702,
    "expected": 85
  },
  {
    "name": "ADIW_basic",
    "opcode": 38400,
    "operands": [
      4660,
      1
    ],
    "expected": 4661
  },
  {
    "name": "SBIW_basic",
    "opcode": 38656,
    "operands": [
      4661,
      1
    ],
    "expected": 4660
  },
  {
    "name": "MOVW_copy",
    "opcode": 256,
    "operands": [
      4660
    ],
    "expected": 4660
  },
  {
    "name": "GPIO_PORTB_write",
    "addr": 37,
    "data": 255,
    "expected_pin": 255
  },
  {
    "name": "GPIO_DDRB_config",
    "addr": 36,
    "data": 255,
    "expected_ddr": 255
  },
  {
    "name": "GPIO_PINB_read",
    "addr": 35,
    "pin_input": 85,
    "expected": 85
  },
  {
    "name": "UART_baud_115200",
    "addr": 196,
    "data": 103,
    "baud": 115200
  },
  {
    "name": "UART_tx_data",
    "addr": 198,
    "data": 65,
    "expected_tx": 65
  },
  {
    "name": "UART_rx_data",
    "addr": 192,
    "rx_input": 66,
    "expected": 66
  },
  {
    "name": "SPI_master_mode",
    "addr": 44,
    "data": 92,
    "mode": "master"
  },
  {
    "name": "SPI_data_exchange",
    "addr": 46,
    "data": 170,
    "miso": 85,
    "expected": 85
  },
  {
    "name": "I2C_start_condition",
    "addr": 188,
    "data": 164,
    "expected_sda": 0
  },
  {
    "name": "I2C_address_send",
    "addr": 187,
    "data": 72,
    "slave_addr": 36
  },
  {
    "name": "ADC_channel_0",
    "addr": 124,
    "data": 0,
    "analog_in": 2.5,
    "expected": 512
  },
  {
    "name": "ADC_channel_5",
    "addr": 124,
    "data": 5,
    "analog_in": 1.25,
    "expected": 256
  },
  {
    "name": "PWM_timer0_50pc",
    "addr": 71,
    "data": 128,
    "duty_cycle": 50
  },
  {
    "name": "PWM_timer1_25pc",
    "addr": 136,
    "data": 64,
    "duty_cycle": 25
  },
  {
    "name": "TIMER0_overflow",
    "addr": 70,
    "data": 255,
    "cycles": 256
  },
  {
    "name": "TIMER1_compare",
    "addr": 137,
    "data": 128,
    "compare_val": 32768
  },
  {
    "name": "INT0_falling_edge",
    "vector": 1,
    "trigger": "falling",
    "pc_before": 256
  },
  {
    "name": "INT1_rising_edge",
    "vector": 2,
    "trigger": "rising",
    "pc_before": 512
  },
  {
    "name": "TIMER0_OVF_interrupt",
    "vector": 16,
    "timer": 0,
    "event": "overflow"
  },
  {
    "name": "TIMER1_COMPA_interrupt",
    "vector": 11,
    "timer": 1,
    "event": "compare_a"
  },
  {
    "name": "TIMER2_COMPB_interrupt",
    "vector": 8,
    "timer": 2,
    "event": "compare_b"
  },
  {
    "name": "USART_RX_interrupt",
    "vector": 18,
    "uart_data": 72
  },
  {
    "name": "SPI_STC_interrupt",
    "vector": 17,
    "spi_data": 170
  },
  {
    "name": "TWI_interrupt",
    "vector": 24,
    "i2c_event": "address_match"
  },
  {
    "name": "ADC_complete_interrupt",
    "vector": 21,
    "adc_result": 291
  },
  {
    "name": "IDLE_mode",
    "smcr": 1,
    "power_reduction": 30
  },
  {
    "name": "POWER_DOWN_mode",
    "smcr": 5,
    "power_reduction": 95
  },
  {
    "name": "STANDBY_mode",
    "smcr": 13,
    "power_reduction": 90
  },
  {
    "name": "MAX_FREQ_25MHz",
    "clock_period": 40,
    "instructions": 1000
  },
  {
    "name": "MIN_FREQ_1MHz",
    "clock_period": 1000,
    "instructions": 100
  },
  {
    "name": "STACK_overflow",
    "sp_init": 8704,
    "push_count": 1000
  },
  {
    "name": "STACK_underflow",
    "sp_init": 8448,
    "pop_count": 10
  },
  {
    "name": "FLASH_boundary",
    "addr": 32767,
    "operation": "read"
  },
  {
    "name": "SRAM_boundary",
    "addr": 8703,
    "operation": "write"
  },
  {
    "name": "EEPROM_boundary",
    "addr": 1023,
    "operation": "read"
  }
]