#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fffc8a64bd0 .scope module, "mips" "mips" 2 326;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /OUTPUT 32 "writedata"
v0x7fffc8a8e530_0 .net "aluop", 1 0, v0x7fffc8a88140_0;  1 drivers
v0x7fffc8a8e6a0_0 .net "aluout", 31 0, v0x7fffc8a8a730_0;  1 drivers
v0x7fffc8a8e7f0_0 .net "alusrc", 0 0, v0x7fffc8a88220_0;  1 drivers
v0x7fffc8a8e890_0 .net "branch", 0 0, v0x7fffc8a882c0_0;  1 drivers
o0x7fa3e47401f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fffc8a8e930_0 .net "clk", 0 0, o0x7fa3e47401f8;  0 drivers
v0x7fffc8a8e9d0_0 .net "data1", 31 0, L_0x7fffc8aa07e0;  1 drivers
v0x7fffc8a8eb00_0 .net "data2", 31 0, L_0x7fffc8aa0df0;  1 drivers
v0x7fffc8a8ec50_0 .net "funct", 10 0, L_0x7fffc8aa02d0;  1 drivers
v0x7fffc8a8ed10_0 .net "inst", 31 0, L_0x7fffc8a9f830;  1 drivers
v0x7fffc8a8ee60_0 .net "memread", 0 0, v0x7fffc8a884b0_0;  1 drivers
v0x7fffc8a8ef00_0 .net "memtoreg", 0 0, v0x7fffc8a88570_0;  1 drivers
v0x7fffc8a8efa0_0 .net "memwrite", 0 0, v0x7fffc8a88630_0;  1 drivers
v0x7fffc8a8f040_0 .net "readdata", 31 0, L_0x7fffc8aa15b0;  1 drivers
o0x7fa3e4741158 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fffc8a8f100_0 .net "rst", 0 0, o0x7fa3e4741158;  0 drivers
v0x7fffc8a8f1a0_0 .net "sigext", 31 0, v0x7fffc8a88040_0;  1 drivers
v0x7fffc8a8f2f0_0 .net "writedata", 31 0, L_0x7fffc8aa1670;  1 drivers
v0x7fffc8a8f3b0_0 .net "zero", 0 0, L_0x7fffc8aa10b0;  1 drivers
S_0x7fffc8a50870 .scope module, "decode" "decode" 2 337, 2 107 0, S_0x7fffc8a64bd0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "inst"
    .port_info 1 /INPUT 32 "writedata"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /OUTPUT 32 "data1"
    .port_info 4 /OUTPUT 32 "data2"
    .port_info 5 /OUTPUT 32 "ImmGen"
    .port_info 6 /OUTPUT 1 "alusrc"
    .port_info 7 /OUTPUT 1 "memread"
    .port_info 8 /OUTPUT 1 "memwrite"
    .port_info 9 /OUTPUT 1 "memtoreg"
    .port_info 10 /OUTPUT 1 "branch"
    .port_info 11 /OUTPUT 2 "aluop"
    .port_info 12 /OUTPUT 11 "funct"
v0x7fffc8a88a70_0 .net "ImmGen", 31 0, v0x7fffc8a88040_0;  alias, 1 drivers
v0x7fffc8a88b50_0 .net *"_s11", 0 0, L_0x7fffc8aa0150;  1 drivers
v0x7fffc8a88c10_0 .net *"_s13", 2 0, L_0x7fffc8aa0230;  1 drivers
v0x7fffc8a88cd0_0 .net *"_s9", 6 0, L_0x7fffc8aa00b0;  1 drivers
v0x7fffc8a88db0_0 .net "aluop", 1 0, v0x7fffc8a88140_0;  alias, 1 drivers
v0x7fffc8a88e70_0 .net "alusrc", 0 0, v0x7fffc8a88220_0;  alias, 1 drivers
v0x7fffc8a88f10_0 .net "branch", 0 0, v0x7fffc8a882c0_0;  alias, 1 drivers
v0x7fffc8a88fb0_0 .net "clk", 0 0, o0x7fa3e47401f8;  alias, 0 drivers
v0x7fffc8a89080_0 .net "data1", 31 0, L_0x7fffc8aa07e0;  alias, 1 drivers
v0x7fffc8a89150_0 .net "data2", 31 0, L_0x7fffc8aa0df0;  alias, 1 drivers
v0x7fffc8a89220_0 .net "funct", 10 0, L_0x7fffc8aa02d0;  alias, 1 drivers
v0x7fffc8a892c0_0 .net "inst", 31 0, L_0x7fffc8a9f830;  alias, 1 drivers
v0x7fffc8a89390_0 .net "memread", 0 0, v0x7fffc8a884b0_0;  alias, 1 drivers
v0x7fffc8a89460_0 .net "memtoreg", 0 0, v0x7fffc8a88570_0;  alias, 1 drivers
v0x7fffc8a89530_0 .net "memwrite", 0 0, v0x7fffc8a88630_0;  alias, 1 drivers
v0x7fffc8a89600_0 .net "opcode", 6 0, L_0x7fffc8a9fbe0;  1 drivers
v0x7fffc8a896d0_0 .net "rd", 4 0, L_0x7fffc8a9feb0;  1 drivers
v0x7fffc8a898b0_0 .net "regdst", 0 0, v0x7fffc8a887d0_0;  1 drivers
v0x7fffc8a89980_0 .net "regwrite", 0 0, v0x7fffc8a88890_0;  1 drivers
v0x7fffc8a89a20_0 .net "rs1", 4 0, L_0x7fffc8a9fcd0;  1 drivers
v0x7fffc8a89ac0_0 .net "rs2", 4 0, L_0x7fffc8a9fdc0;  1 drivers
v0x7fffc8a89b90_0 .net "writedata", 31 0, L_0x7fffc8aa1670;  alias, 1 drivers
L_0x7fffc8a9fbe0 .part L_0x7fffc8a9f830, 0, 7;
L_0x7fffc8a9fcd0 .part L_0x7fffc8a9f830, 15, 5;
L_0x7fffc8a9fdc0 .part L_0x7fffc8a9f830, 20, 5;
L_0x7fffc8a9feb0 .part L_0x7fffc8a9f830, 7, 5;
L_0x7fffc8aa00b0 .part L_0x7fffc8a9f830, 25, 7;
L_0x7fffc8aa0150 .part L_0x7fffc8a9f830, 30, 1;
L_0x7fffc8aa0230 .part L_0x7fffc8a9f830, 12, 3;
L_0x7fffc8aa02d0 .concat [ 3 1 7 0], L_0x7fffc8aa0230, L_0x7fffc8aa0150, L_0x7fffc8aa00b0;
S_0x7fffc8a58690 .scope module, "Registers" "Register_Bank" 2 124, 2 173 0, S_0x7fffc8a50870;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "regwrite"
    .port_info 2 /INPUT 5 "read_reg1"
    .port_info 3 /INPUT 5 "read_reg2"
    .port_info 4 /INPUT 5 "writereg"
    .port_info 5 /INPUT 32 "writedata"
    .port_info 6 /OUTPUT 32 "read_data1"
    .port_info 7 /OUTPUT 32 "read_data2"
L_0x7fffc8aa0500 .functor AND 1, v0x7fffc8a88890_0, L_0x7fffc8aa0460, C4<1>, C4<1>;
L_0x7fffc8aa0ae0 .functor AND 1, v0x7fffc8a88890_0, L_0x7fffc8aa09b0, C4<1>, C4<1>;
v0x7fffc8a69b60_0 .net *"_s0", 0 0, L_0x7fffc8aa0460;  1 drivers
v0x7fffc8a58f30_0 .net *"_s12", 0 0, L_0x7fffc8aa09b0;  1 drivers
v0x7fffc8a86c10_0 .net *"_s14", 0 0, L_0x7fffc8aa0ae0;  1 drivers
v0x7fffc8a86cb0_0 .net *"_s16", 31 0, L_0x7fffc8aa0be0;  1 drivers
v0x7fffc8a86d90_0 .net *"_s18", 6 0, L_0x7fffc8aa0cc0;  1 drivers
v0x7fffc8a86ec0_0 .net *"_s2", 0 0, L_0x7fffc8aa0500;  1 drivers
L_0x7fa3e46f00a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffc8a86f80_0 .net *"_s21", 1 0, L_0x7fa3e46f00a8;  1 drivers
v0x7fffc8a87060_0 .net *"_s4", 31 0, L_0x7fffc8aa05c0;  1 drivers
v0x7fffc8a87140_0 .net *"_s6", 6 0, L_0x7fffc8aa0660;  1 drivers
L_0x7fa3e46f0060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffc8a87220_0 .net *"_s9", 1 0, L_0x7fa3e46f0060;  1 drivers
v0x7fffc8a87300_0 .net "clk", 0 0, o0x7fa3e47401f8;  alias, 0 drivers
v0x7fffc8a873c0_0 .var/i "i", 31 0;
v0x7fffc8a874a0 .array "memory", 31 0, 31 0;
v0x7fffc8a87560_0 .net "read_data1", 31 0, L_0x7fffc8aa07e0;  alias, 1 drivers
v0x7fffc8a87640_0 .net "read_data2", 31 0, L_0x7fffc8aa0df0;  alias, 1 drivers
v0x7fffc8a87720_0 .net "read_reg1", 4 0, L_0x7fffc8a9fcd0;  alias, 1 drivers
v0x7fffc8a87800_0 .net "read_reg2", 4 0, L_0x7fffc8a9fdc0;  alias, 1 drivers
v0x7fffc8a879f0_0 .net "regwrite", 0 0, v0x7fffc8a88890_0;  alias, 1 drivers
v0x7fffc8a87ab0_0 .net "writedata", 31 0, L_0x7fffc8aa1670;  alias, 1 drivers
v0x7fffc8a87b90_0 .net "writereg", 4 0, L_0x7fffc8a9feb0;  alias, 1 drivers
E_0x7fffc8a3dee0 .event posedge, v0x7fffc8a87300_0;
L_0x7fffc8aa0460 .cmp/eq 5, L_0x7fffc8a9fcd0, L_0x7fffc8a9feb0;
L_0x7fffc8aa05c0 .array/port v0x7fffc8a874a0, L_0x7fffc8aa0660;
L_0x7fffc8aa0660 .concat [ 5 2 0 0], L_0x7fffc8a9fcd0, L_0x7fa3e46f0060;
L_0x7fffc8aa07e0 .functor MUXZ 32, L_0x7fffc8aa05c0, L_0x7fffc8aa1670, L_0x7fffc8aa0500, C4<>;
L_0x7fffc8aa09b0 .cmp/eq 5, L_0x7fffc8a9fdc0, L_0x7fffc8a9feb0;
L_0x7fffc8aa0be0 .array/port v0x7fffc8a874a0, L_0x7fffc8aa0cc0;
L_0x7fffc8aa0cc0 .concat [ 5 2 0 0], L_0x7fffc8a9fdc0, L_0x7fa3e46f00a8;
L_0x7fffc8aa0df0 .functor MUXZ 32, L_0x7fffc8aa0be0, L_0x7fffc8aa1670, L_0x7fffc8aa0ae0, C4<>;
S_0x7fffc8a87d70 .scope module, "control" "ControlUnit" 2 122, 2 128 0, S_0x7fffc8a50870;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "opcode"
    .port_info 1 /INPUT 32 "inst"
    .port_info 2 /OUTPUT 1 "regdst"
    .port_info 3 /OUTPUT 1 "alusrc"
    .port_info 4 /OUTPUT 1 "memtoreg"
    .port_info 5 /OUTPUT 1 "regwrite"
    .port_info 6 /OUTPUT 1 "memread"
    .port_info 7 /OUTPUT 1 "memwrite"
    .port_info 8 /OUTPUT 1 "branch"
    .port_info 9 /OUTPUT 2 "aluop"
    .port_info 10 /OUTPUT 32 "ImmGen"
v0x7fffc8a88040_0 .var "ImmGen", 31 0;
v0x7fffc8a88140_0 .var "aluop", 1 0;
v0x7fffc8a88220_0 .var "alusrc", 0 0;
v0x7fffc8a882c0_0 .var "branch", 0 0;
v0x7fffc8a88380_0 .net "inst", 31 0, L_0x7fffc8a9f830;  alias, 1 drivers
v0x7fffc8a884b0_0 .var "memread", 0 0;
v0x7fffc8a88570_0 .var "memtoreg", 0 0;
v0x7fffc8a88630_0 .var "memwrite", 0 0;
v0x7fffc8a886f0_0 .net "opcode", 6 0, L_0x7fffc8a9fbe0;  alias, 1 drivers
v0x7fffc8a887d0_0 .var "regdst", 0 0;
v0x7fffc8a88890_0 .var "regwrite", 0 0;
E_0x7fffc8a3d860 .event edge, v0x7fffc8a886f0_0;
S_0x7fffc8a89db0 .scope module, "execute" "execute" 2 340, 2 214 0, S_0x7fffc8a64bd0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1"
    .port_info 1 /INPUT 32 "in2"
    .port_info 2 /INPUT 32 "ImmGen"
    .port_info 3 /INPUT 1 "alusrc"
    .port_info 4 /INPUT 2 "aluop"
    .port_info 5 /INPUT 11 "funct"
    .port_info 6 /OUTPUT 1 "zero"
    .port_info 7 /OUTPUT 32 "aluout"
v0x7fffc8a8b310_0 .net "ImmGen", 31 0, v0x7fffc8a88040_0;  alias, 1 drivers
v0x7fffc8a8b420_0 .net "alu_B", 31 0, L_0x7fffc8aa0f30;  1 drivers
v0x7fffc8a8b4e0_0 .net "aluctrl", 3 0, v0x7fffc8a8ae20_0;  1 drivers
v0x7fffc8a8b5d0_0 .net "aluop", 1 0, v0x7fffc8a88140_0;  alias, 1 drivers
v0x7fffc8a8b670_0 .net "aluout", 31 0, v0x7fffc8a8a730_0;  alias, 1 drivers
v0x7fffc8a8b780_0 .net "alusrc", 0 0, v0x7fffc8a88220_0;  alias, 1 drivers
v0x7fffc8a8b870_0 .net "funct", 10 0, L_0x7fffc8aa02d0;  alias, 1 drivers
v0x7fffc8a8b960_0 .net "in1", 31 0, L_0x7fffc8aa07e0;  alias, 1 drivers
v0x7fffc8a8ba20_0 .net "in2", 31 0, L_0x7fffc8aa0df0;  alias, 1 drivers
v0x7fffc8a8bae0_0 .net "zero", 0 0, L_0x7fffc8aa10b0;  alias, 1 drivers
L_0x7fffc8aa0f30 .functor MUXZ 32, L_0x7fffc8aa0df0, v0x7fffc8a88040_0, v0x7fffc8a88220_0, C4<>;
S_0x7fffc8a8a0c0 .scope module, "alu" "ALU" 2 222, 2 254 0, S_0x7fffc8a89db0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "alucontrol"
    .port_info 1 /INPUT 32 "A"
    .port_info 2 /INPUT 32 "B"
    .port_info 3 /OUTPUT 32 "aluout"
    .port_info 4 /OUTPUT 1 "zero"
v0x7fffc8a8a380_0 .net "A", 31 0, L_0x7fffc8aa07e0;  alias, 1 drivers
v0x7fffc8a8a4b0_0 .net "B", 31 0, L_0x7fffc8aa0f30;  alias, 1 drivers
L_0x7fa3e46f00f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fffc8a8a590_0 .net/2u *"_s0", 31 0, L_0x7fa3e46f00f0;  1 drivers
v0x7fffc8a8a650_0 .net "alucontrol", 3 0, v0x7fffc8a8ae20_0;  alias, 1 drivers
v0x7fffc8a8a730_0 .var "aluout", 31 0;
v0x7fffc8a8a860_0 .net "zero", 0 0, L_0x7fffc8aa10b0;  alias, 1 drivers
E_0x7fffc8a3e2d0 .event edge, v0x7fffc8a8a4b0_0, v0x7fffc8a87560_0, v0x7fffc8a8a650_0;
L_0x7fffc8aa10b0 .cmp/eq 32, v0x7fffc8a8a730_0, L_0x7fa3e46f00f0;
S_0x7fffc8a8a9c0 .scope module, "alucontrol" "alucontrol" 2 224, 2 228 0, S_0x7fffc8a89db0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "aluop"
    .port_info 1 /INPUT 11 "funct"
    .port_info 2 /OUTPUT 4 "alucontrol"
v0x7fffc8a8ac40_0 .net *"_s3", 6 0, L_0x7fffc8aa11f0;  1 drivers
L_0x7fa3e46f0138 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fffc8a8ad40_0 .net *"_s7", 0 0, L_0x7fa3e46f0138;  1 drivers
v0x7fffc8a8ae20_0 .var "alucontrol", 3 0;
v0x7fffc8a8aef0_0 .net "aluop", 1 0, v0x7fffc8a88140_0;  alias, 1 drivers
v0x7fffc8a8afe0_0 .net "funct", 10 0, L_0x7fffc8aa02d0;  alias, 1 drivers
v0x7fffc8a8b0f0_0 .net "funct3", 3 0, L_0x7fffc8aa1150;  1 drivers
v0x7fffc8a8b1b0_0 .net "funct7", 7 0, L_0x7fffc8aa1290;  1 drivers
E_0x7fffc8a3e4d0 .event edge, v0x7fffc8a8b1b0_0, v0x7fffc8a8b0f0_0, v0x7fffc8a88140_0;
L_0x7fffc8aa1150 .part L_0x7fffc8aa02d0, 0, 4;
L_0x7fffc8aa11f0 .part L_0x7fffc8aa02d0, 4, 7;
L_0x7fffc8aa1290 .concat [ 7 1 0 0], L_0x7fffc8aa11f0, L_0x7fa3e46f0138;
S_0x7fffc8a8bcb0 .scope module, "fetch" "fetch" 2 334, 2 28 0, S_0x7fffc8a64bd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "zero"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /INPUT 1 "branch"
    .port_info 4 /INPUT 32 "sigext"
    .port_info 5 /OUTPUT 32 "inst"
L_0x7fffc8a9f690 .functor AND 1, v0x7fffc8a882c0_0, L_0x7fffc8aa10b0, C4<1>, C4<1>;
L_0x7fffc8a9f830 .functor BUFZ 32, L_0x7fffc8a9f990, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7fa3e46f0018 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x7fffc8a8c490_0 .net/2u *"_s0", 31 0, L_0x7fa3e46f0018;  1 drivers
v0x7fffc8a8c590_0 .net *"_s10", 31 0, L_0x7fffc8a9f990;  1 drivers
v0x7fffc8a8c670_0 .net *"_s13", 29 0, L_0x7fffc8a9fa60;  1 drivers
v0x7fffc8a8c730_0 .net *"_s4", 0 0, L_0x7fffc8a9f690;  1 drivers
v0x7fffc8a8c810_0 .net *"_s6", 31 0, L_0x7fffc8a9f790;  1 drivers
v0x7fffc8a8c940_0 .net "branch", 0 0, v0x7fffc8a882c0_0;  alias, 1 drivers
v0x7fffc8a8ca30_0 .net "clk", 0 0, o0x7fa3e47401f8;  alias, 0 drivers
v0x7fffc8a8cad0_0 .net "inst", 31 0, L_0x7fffc8a9f830;  alias, 1 drivers
v0x7fffc8a8cbe0 .array "inst_mem", 31 0, 31 0;
v0x7fffc8a8cd30_0 .net "new_pc", 31 0, L_0x7fffc8a9f8a0;  1 drivers
v0x7fffc8a8cdf0_0 .net "pc", 31 0, v0x7fffc8a8c290_0;  1 drivers
v0x7fffc8a8ce90_0 .net "pc_4", 31 0, L_0x7fffc8a9f5f0;  1 drivers
v0x7fffc8a8cf50_0 .net "rst", 0 0, o0x7fa3e4741158;  alias, 0 drivers
v0x7fffc8a8cff0_0 .net "sigext", 31 0, v0x7fffc8a88040_0;  alias, 1 drivers
v0x7fffc8a8d090_0 .net "zero", 0 0, L_0x7fffc8aa10b0;  alias, 1 drivers
L_0x7fffc8a9f5f0 .arith/sum 32, L_0x7fa3e46f0018, v0x7fffc8a8c290_0;
L_0x7fffc8a9f790 .arith/sum 32, L_0x7fffc8a9f5f0, v0x7fffc8a88040_0;
L_0x7fffc8a9f8a0 .functor MUXZ 32, L_0x7fffc8a9f5f0, L_0x7fffc8a9f790, L_0x7fffc8a9f690, C4<>;
L_0x7fffc8a9f990 .array/port v0x7fffc8a8cbe0, L_0x7fffc8a9fa60;
L_0x7fffc8a9fa60 .part v0x7fffc8a8c290_0, 2, 30;
S_0x7fffc8a8bed0 .scope module, "program_counter" "PC" 2 35, 2 63 0, S_0x7fffc8a8bcb0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc_in"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rst"
    .port_info 3 /OUTPUT 32 "pc_out"
v0x7fffc8a8c0a0_0 .net "clk", 0 0, o0x7fa3e47401f8;  alias, 0 drivers
v0x7fffc8a8c1b0_0 .net "pc_in", 31 0, L_0x7fffc8a9f8a0;  alias, 1 drivers
v0x7fffc8a8c290_0 .var "pc_out", 31 0;
v0x7fffc8a8c350_0 .net "rst", 0 0, o0x7fa3e4741158;  alias, 0 drivers
S_0x7fffc8a8d1f0 .scope module, "memory" "memory" 2 343, 2 289 0, S_0x7fffc8a64bd0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr"
    .port_info 1 /INPUT 32 "writedata"
    .port_info 2 /INPUT 1 "memread"
    .port_info 3 /INPUT 1 "memwrite"
    .port_info 4 /INPUT 1 "clk"
    .port_info 5 /OUTPUT 32 "readdata"
L_0x7fffc8aa15b0 .functor BUFZ 32, L_0x7fffc8aa1420, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fffc8a8d460_0 .net *"_s0", 31 0, L_0x7fffc8aa1420;  1 drivers
v0x7fffc8a8d560_0 .net *"_s3", 29 0, L_0x7fffc8aa14c0;  1 drivers
v0x7fffc8a8d640_0 .net "addr", 31 0, v0x7fffc8a8a730_0;  alias, 1 drivers
v0x7fffc8a8d730_0 .net "clk", 0 0, o0x7fa3e47401f8;  alias, 0 drivers
v0x7fffc8a8d860_0 .var/i "i", 31 0;
v0x7fffc8a8d940 .array "memory", 127 0, 31 0;
v0x7fffc8a8da00_0 .net "memread", 0 0, v0x7fffc8a884b0_0;  alias, 1 drivers
v0x7fffc8a8daf0_0 .net "memwrite", 0 0, v0x7fffc8a88630_0;  alias, 1 drivers
v0x7fffc8a8dbe0_0 .net "readdata", 31 0, L_0x7fffc8aa15b0;  alias, 1 drivers
v0x7fffc8a8dd50_0 .net "writedata", 31 0, L_0x7fffc8aa0df0;  alias, 1 drivers
L_0x7fffc8aa1420 .array/port v0x7fffc8a8d940, L_0x7fffc8aa14c0;
L_0x7fffc8aa14c0 .part v0x7fffc8a8a730_0, 2, 30;
S_0x7fffc8a8df10 .scope module, "writeback" "writeback" 2 346, 2 321 0, S_0x7fffc8a64bd0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "aluout"
    .port_info 1 /INPUT 32 "readdata"
    .port_info 2 /INPUT 1 "memtoreg"
    .port_info 3 /OUTPUT 32 "write_data"
v0x7fffc8a8e150_0 .net "aluout", 31 0, v0x7fffc8a8a730_0;  alias, 1 drivers
v0x7fffc8a8e230_0 .net "memtoreg", 0 0, v0x7fffc8a88570_0;  alias, 1 drivers
v0x7fffc8a8e340_0 .net "readdata", 31 0, L_0x7fffc8aa15b0;  alias, 1 drivers
v0x7fffc8a8e3e0_0 .net "write_data", 31 0, L_0x7fffc8aa1670;  alias, 1 drivers
L_0x7fffc8aa1670 .functor MUXZ 32, v0x7fffc8a8a730_0, L_0x7fffc8aa15b0, v0x7fffc8a88570_0, C4<>;
    .scope S_0x7fffc8a8bed0;
T_0 ;
    %wait E_0x7fffc8a3dee0;
    %load/vec4 v0x7fffc8a8c1b0_0;
    %assign/vec4 v0x7fffc8a8c290_0, 0;
    %load/vec4 v0x7fffc8a8c350_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fffc8a8c290_0, 0;
T_0.0 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7fffc8a8bcb0;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffc8a8cbe0, 0, 4;
    %pushi/vec4 5243155, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffc8a8cbe0, 0, 4;
    %end;
    .thread T_1;
    .scope S_0x7fffc8a87d70;
T_2 ;
    %wait E_0x7fffc8a3d860;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffc8a887d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffc8a88220_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffc8a88570_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffc8a88890_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffc8a884b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffc8a88630_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffc8a882c0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fffc8a88140_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fffc8a88040_0, 0;
    %load/vec4 v0x7fffc8a886f0_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %jmp T_2.5;
T_2.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffc8a887d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffc8a88890_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x7fffc8a88140_0, 0;
    %jmp T_2.5;
T_2.1 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffc8a882c0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x7fffc8a88140_0, 0;
    %load/vec4 v0x7fffc8a88380_0;
    %parti/s 1, 31, 6;
    %replicate 19;
    %load/vec4 v0x7fffc8a88380_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fffc8a88380_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fffc8a88380_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fffc8a88380_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %assign/vec4 v0x7fffc8a88040_0, 0;
    %jmp T_2.5;
T_2.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffc8a88220_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffc8a88890_0, 0;
    %load/vec4 v0x7fffc8a88380_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x7fffc8a88380_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x7fffc8a88040_0, 0;
    %jmp T_2.5;
T_2.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffc8a88220_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffc8a88570_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffc8a88890_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffc8a884b0_0, 0;
    %load/vec4 v0x7fffc8a88380_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x7fffc8a88380_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x7fffc8a88040_0, 0;
    %jmp T_2.5;
T_2.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffc8a88220_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffc8a88630_0, 0;
    %load/vec4 v0x7fffc8a88380_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x7fffc8a88380_0;
    %parti/s 7, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fffc8a88380_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x7fffc8a88040_0, 0;
    %jmp T_2.5;
T_2.5 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x7fffc8a58690;
T_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffc8a873c0_0, 0, 32;
T_3.0 ;
    %load/vec4 v0x7fffc8a873c0_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_3.1, 5;
    %load/vec4 v0x7fffc8a873c0_0;
    %ix/getv/s 3, v0x7fffc8a873c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffc8a874a0, 0, 4;
    %load/vec4 v0x7fffc8a873c0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x7fffc8a873c0_0, 0, 32;
    %jmp T_3.0;
T_3.1 ;
    %end;
    .thread T_3;
    .scope S_0x7fffc8a58690;
T_4 ;
    %wait E_0x7fffc8a3dee0;
    %load/vec4 v0x7fffc8a879f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0x7fffc8a87ab0_0;
    %load/vec4 v0x7fffc8a87b90_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffc8a874a0, 0, 4;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x7fffc8a8a0c0;
T_5 ;
    %wait E_0x7fffc8a3e2d0;
    %load/vec4 v0x7fffc8a8a650_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fffc8a8a730_0, 0;
    %jmp T_5.5;
T_5.0 ;
    %load/vec4 v0x7fffc8a8a380_0;
    %load/vec4 v0x7fffc8a8a4b0_0;
    %and;
    %assign/vec4 v0x7fffc8a8a730_0, 0;
    %jmp T_5.5;
T_5.1 ;
    %load/vec4 v0x7fffc8a8a380_0;
    %load/vec4 v0x7fffc8a8a4b0_0;
    %or;
    %assign/vec4 v0x7fffc8a8a730_0, 0;
    %jmp T_5.5;
T_5.2 ;
    %load/vec4 v0x7fffc8a8a380_0;
    %load/vec4 v0x7fffc8a8a4b0_0;
    %add;
    %assign/vec4 v0x7fffc8a8a730_0, 0;
    %jmp T_5.5;
T_5.3 ;
    %load/vec4 v0x7fffc8a8a380_0;
    %load/vec4 v0x7fffc8a8a4b0_0;
    %sub;
    %assign/vec4 v0x7fffc8a8a730_0, 0;
    %jmp T_5.5;
T_5.5 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x7fffc8a8a9c0;
T_6 ;
    %wait E_0x7fffc8a3e4d0;
    %load/vec4 v0x7fffc8a8aef0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %load/vec4 v0x7fffc8a8b0f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x7fffc8a8ae20_0, 0;
    %jmp T_6.9;
T_6.4 ;
    %load/vec4 v0x7fffc8a8b1b0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_6.10, 8;
    %pushi/vec4 2, 0, 4;
    %jmp/1 T_6.11, 8;
T_6.10 ; End of true expr.
    %pushi/vec4 6, 0, 4;
    %jmp/0 T_6.11, 8;
 ; End of false expr.
    %blend;
T_6.11;
    %assign/vec4 v0x7fffc8a8ae20_0, 0;
    %jmp T_6.9;
T_6.5 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x7fffc8a8ae20_0, 0;
    %jmp T_6.9;
T_6.6 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x7fffc8a8ae20_0, 0;
    %jmp T_6.9;
T_6.7 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fffc8a8ae20_0, 0;
    %jmp T_6.9;
T_6.9 ;
    %pop/vec4 1;
    %jmp T_6.3;
T_6.0 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x7fffc8a8ae20_0, 0;
    %jmp T_6.3;
T_6.1 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x7fffc8a8ae20_0, 0;
    %jmp T_6.3;
T_6.3 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x7fffc8a8d1f0;
T_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffc8a8d860_0, 0, 32;
T_7.0 ;
    %load/vec4 v0x7fffc8a8d860_0;
    %cmpi/s 127, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_7.1, 5;
    %load/vec4 v0x7fffc8a8d860_0;
    %ix/getv/s 3, v0x7fffc8a8d860_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffc8a8d940, 0, 4;
    %load/vec4 v0x7fffc8a8d860_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x7fffc8a8d860_0, 0, 32;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x7fffc8a8d1f0;
T_8 ;
    %wait E_0x7fffc8a3dee0;
    %load/vec4 v0x7fffc8a8daf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x7fffc8a8dd50_0;
    %load/vec4 v0x7fffc8a8d640_0;
    %parti/s 30, 2, 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffc8a8d940, 0, 4;
T_8.0 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "riscv-single.v";
