/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.
*/
(header "symbol" (version "1.2"))
(symbol
	(rect 16 16 304 208)
	(text "Inputs_Flip_Flop" (rect 5 0 104 19)(font "Intel Clear" (font_size 8)))
	(text "inst" (rect 8 171 24 188)(font "Intel Clear" ))
	(port
		(pt 0 32)
		(input)
		(text "Main_Waiting_In" (rect 0 0 97 19)(font "Intel Clear" (font_size 8)))
		(text "Main_Waiting_In" (rect 21 27 118 46)(font "Intel Clear" (font_size 8)))
		(line (pt 0 32)(pt 16 32))
	)
	(port
		(pt 0 48)
		(input)
		(text "Main_Waiting_In_1" (rect 0 0 113 19)(font "Intel Clear" (font_size 8)))
		(text "Main_Waiting_In_1" (rect 21 43 134 62)(font "Intel Clear" (font_size 8)))
		(line (pt 0 48)(pt 16 48))
	)
	(port
		(pt 0 64)
		(input)
		(text "Side_Waiting_In" (rect 0 0 96 19)(font "Intel Clear" (font_size 8)))
		(text "Side_Waiting_In" (rect 21 59 117 78)(font "Intel Clear" (font_size 8)))
		(line (pt 0 64)(pt 16 64))
	)
	(port
		(pt 0 80)
		(input)
		(text "Side_Waiting_In_1" (rect 0 0 112 19)(font "Intel Clear" (font_size 8)))
		(text "Side_Waiting_In_1" (rect 21 75 133 94)(font "Intel Clear" (font_size 8)))
		(line (pt 0 80)(pt 16 80))
	)
	(port
		(pt 0 96)
		(input)
		(text "People_Waiting_In" (rect 0 0 110 19)(font "Intel Clear" (font_size 8)))
		(text "People_Waiting_In" (rect 21 91 131 110)(font "Intel Clear" (font_size 8)))
		(line (pt 0 96)(pt 16 96))
	)
	(port
		(pt 0 112)
		(input)
		(text "Clock" (rect 0 0 31 19)(font "Intel Clear" (font_size 8)))
		(text "Clock" (rect 21 107 52 126)(font "Intel Clear" (font_size 8)))
		(line (pt 0 112)(pt 16 112))
	)
	(port
		(pt 0 128)
		(input)
		(text "Main_Reset" (rect 0 0 68 19)(font "Intel Clear" (font_size 8)))
		(text "Main_Reset" (rect 21 123 89 142)(font "Intel Clear" (font_size 8)))
		(line (pt 0 128)(pt 16 128))
	)
	(port
		(pt 0 144)
		(input)
		(text "Side_Reset" (rect 0 0 67 19)(font "Intel Clear" (font_size 8)))
		(text "Side_Reset" (rect 21 139 88 158)(font "Intel Clear" (font_size 8)))
		(line (pt 0 144)(pt 16 144))
	)
	(port
		(pt 0 160)
		(input)
		(text "People_Reset" (rect 0 0 81 19)(font "Intel Clear" (font_size 8)))
		(text "People_Reset" (rect 21 155 102 174)(font "Intel Clear" (font_size 8)))
		(line (pt 0 160)(pt 16 160))
	)
	(port
		(pt 288 32)
		(output)
		(text "Main_Waiting_Out" (rect 0 0 108 19)(font "Intel Clear" (font_size 8)))
		(text "Main_Waiting_Out" (rect 159 27 267 46)(font "Intel Clear" (font_size 8)))
		(line (pt 288 32)(pt 272 32))
	)
	(port
		(pt 288 48)
		(output)
		(text "Side_Waiting_Out" (rect 0 0 107 19)(font "Intel Clear" (font_size 8)))
		(text "Side_Waiting_Out" (rect 160 43 267 62)(font "Intel Clear" (font_size 8)))
		(line (pt 288 48)(pt 272 48))
	)
	(port
		(pt 288 64)
		(output)
		(text "People_Waiting_Out" (rect 0 0 121 19)(font "Intel Clear" (font_size 8)))
		(text "People_Waiting_Out" (rect 146 59 267 78)(font "Intel Clear" (font_size 8)))
		(line (pt 288 64)(pt 272 64))
	)
	(drawing
		(rectangle (rect 16 16 272 176))
	)
)
