# ECEN 520 Repository and Wiki


Welcome to the ECEn 520 repository. 
This repository will supplement Learning Suite by providing lecture slides, lecture notes, and [assignment descriptions](./assignments/Readme.md).

## Lecture Schedule 


| Date | Lecture |
| --- | --- |
| **Week 1** | |
| 9/4/2024 | [Class Overview](./lectures/class_overview.md) |
| 9/6/2024 | [SystemVerilog Review](./lectures/system_verilog_overview.md) |
| **Week 2** | |
| 9/9/2024 | [SystemVerilog Sequential Logic Design](./system_verilog_sequential.md) |
| 9/11/2024 | [FSM Design](./fsm_design.md) |
| 9/13/2024 | [FSM Glitches](./glitches.md) |
| **Week 3** | |
| 9/16/2024 | [RTL Design using ASM Diagrams](./rtl_asmd.md) |
| 9/18/2024 | [SystemVerilog testbenches](./testbenches.md) |
| 9/20/2024 | [Functions, Tasks, and Threads](./functions_tasks.md) |
| **Week 4** | |
| 9/23/2024 | [SystemVerilog Types](./systemverilog_types.md) |
| 9/25/2024 | [Sythesis Tools, Options, and Logs]() |
| 9/27/2024 | [Memories]() |
| **Week 5** | |
| 9/30/2024 | [SPI Controller](./spi.md) |
| 10/2/2024 | []() |
| 10/4/2024 | **Exam #1** |
| **Week 6** | |
| 10/7/2024 |  |
| 10/9/2024 | [Timing overview and review]() |
| 10/11/2024 | [Clock jitter, duty cycle, clock skew]() |
| **Week 7** | |
| 10/14/2024 | [Clock Skew Analylsis]() |
| 10/16/2024 | [Xilinx Clock Skew Timing reports]() |
| 10/18/2024 | [Pipelining and Retiming]() |
| **Week 8** | |
| 10/21/2024 | [Reset timing and strategies]() |
| 10/23/2024 | [Poor Sequential Design Practice]() |
| 10/25/2024 | [Metastability & Syncrhonizer design]() |
| **Week 9** | |
| 10/28/2024 | [Clock domain crossing]() |
| 10/30/2024 | [Handshaking]() |
| 11/1/2024 | [Data transfer across clock domains]() |
| **Week 10** | |
| 11/4/2024 | [MMCMs and FPGA clocks]() |
| 11/6/2024 | []() |
| 11/8/2024 | []() |


<!--
| Date | Lecture |
| 9/11/2023  | [Verlog 95](./unit1_notes.md#verilog-95) |
| 9/13/2023  | [Testbenches (Verilog 95)](./unit1_notes.md#verilog-95-testbenches) |
| 9/18/2023  | [FSM Design in HDL](./unit1_notes.md#fsmrtl-design-styles) |
| 9/20/2023  | [VHDL](./unit1_notes.md#vhdl) |
| 9/25/2023  | [Verilog 2001/SystemVerilog](./unit1_notes.md#verilog-2001system-verilog) |
| 9/27/2023  | [Digital Arithmetic](./unit1_notes.md#digital-arithmetic) |
| 10/2/2023  | [SPI Protocol](./unit1_notes.md#spi-protocol-assignment) |
| 10/4/2023  | [Poor Design Practice](./unit1_notes.md#poor-hdl-design-practices) |
| [Unit 2](./unit2_notes.md) | Digital Logic Timing |
| 10/9/2023  | [Synchronous Timing](./unit2_notes.md#synchronous-digital-timing) |
| 10/11/2023 | [Clock Skew](./unit2_notes.md#clock-skew-and-poor-timing-design) |
| 10/16/2023 | [Poor Synchronous Design/Pipelining](./unit2_notes.md#poor-timing-design-pipelineing-and-retiming) |
| 10/18/2023 | [Reset Strategies](./unit2_notes.md#reset-strategies-and-timing) |
| 10/23/2023 | [Metastability](./unit2_notes.md#metastability-and-synchronizer-design) |
| 10/25/2023 | [Handshaking](./unit2_notes.md#handshaking-and-clock-domain-crossing) |
| [Unit 3](./unit3_notes.md) | FPGA Architecture |
| 10/30/2023 | [Clock Management](./unit3_notes.md#fpga-clocking-approaches) |
| 11/1/2023  | [Memory Resources and Memory Synthesis](./unit3_notes.md#bram-memories) |
| 11/6/2023  | [FPGA Deep Dive](./unit3_notes.md#clb-architectures) |
| 11/8/2023  | [DSP and Arithmetic](./unit3_notes.md#dsp-blocks) |
| 11/13/2023 | [I/O Resources](./unit3_notes.md#fpga-select-io) |
| 11/15/2023 | No Class |
| [Unit 4](./unit4_notes.md) | IP Reuse |
| 11/20/2023 | [IP Integrator](./unit4_notes.md#ip-integrationip-integrator-tool) |
| 11/27/2023 | [Wishbone Bus](./unit4_notes.md#wishbone-bus) |
| 11/29/2023 | [AXI Bus](./unit4_notes.md#axi-bus) |
| 12/4/2023  | IP Simulation (No Reading) |
| 12/6/2023  | [Alternative HDLs](./unit4_notes.md#alternative-hdls-chisel-spinalhdl-and-migen) |
| 12/11/2023 | [DDR Memories and Interfacing](./unit4_notes.md#ddr-memory-interfacing) |
| 12/13/2023 | [Course Review/Exam Prep](./exam_review.md#final) |

-->