// Seed: 3479789219
module module_0 (
    input wire id_0,
    input supply0 id_1,
    input wire id_2,
    input wand id_3,
    output tri0 id_4
);
  reg id_6;
  assign id_6 = 1;
  uwire id_8;
  reg
      id_9,
      id_10,
      id_11,
      id_12,
      id_13,
      id_14,
      id_15,
      id_16,
      id_17,
      id_18,
      id_19,
      id_20,
      id_21,
      id_22,
      id_23;
  id_24(
      .id_0(id_8 !== id_12 == id_18),
      .id_1(),
      .id_2(id_6),
      .id_3(id_12),
      .id_4(1),
      .id_5(id_23),
      .id_6(id_16),
      .id_7("")
  );
  always @(posedge {
    1'h0 == id_0,
    !id_6
  } or {1{id_10}})
    if (1) begin : LABEL_0
      wait (1);
    end else begin : LABEL_0
      id_16 <= id_10;
    end
  wire id_25 = id_7;
  supply0 id_26;
  wire id_27;
  assign module_1.type_9 = 0;
  supply1 id_28;
  wire id_29;
  assign id_26 = 1;
  wire id_30;
  wire id_31;
  always @(posedge id_18) begin : LABEL_0
    #1 $display(1, id_28);
    id_11 <= 1;
  end
endmodule
module module_1 (
    input wire id_0,
    input wand id_1,
    input supply1 id_2,
    output uwire id_3,
    output tri0 id_4,
    input wor id_5,
    input uwire id_6,
    input tri1 id_7,
    output supply1 id_8,
    input supply1 id_9,
    input wand id_10,
    output tri0 id_11,
    input tri1 id_12,
    output wire id_13,
    output tri1 id_14,
    input tri0 id_15,
    input supply0 id_16,
    input tri1 id_17,
    input uwire id_18,
    input uwire id_19,
    input tri id_20,
    input wand id_21,
    input wire id_22,
    output uwire id_23,
    input uwire id_24
    , id_35,
    output wand id_25,
    output supply1 id_26,
    output supply1 id_27,
    output tri id_28,
    output uwire id_29,
    input tri0 id_30,
    input wire id_31,
    input tri1 id_32,
    input uwire id_33
);
  always if (1);
  assign id_8 = id_2 <= 1'h0;
  module_0 modCall_1 (
      id_33,
      id_22,
      id_2,
      id_32,
      id_4
  );
endmodule
