{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1575737563488 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Power Analyzer Quartus Prime " "Running Quartus Prime Power Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1575737563488 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 07 10:52:43 2019 " "Processing started: Sat Dec 07 10:52:43 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1575737563488 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Power Analyzer" 0 -1 1575737563488 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_pow --read_settings_files=off --write_settings_files=off MusicPlayer -c MusicPlayer " "Command: quartus_pow --read_settings_files=off --write_settings_files=off MusicPlayer -c MusicPlayer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Power Analyzer" 0 -1 1575737563488 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Power Analyzer" 0 -1 1575737564405 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Power Analyzer" 0 -1 1575737564499 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Power Analyzer" 0 -1 1575737564499 ""}
{ "Info" "ISTA_SDC_FOUND" "TimeConstraint.sdc " "Reading SDC File: 'TimeConstraint.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Power Analyzer" 0 -1 1575737567978 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "TimeConstraint.sdc 42 altera_reserved_tck port " "Ignored filter at TimeConstraint.sdc(42): altera_reserved_tck could not be matched with a port" {  } { { "C:/Users/Gkim9/Desktop/FinalProject/TimeConstraint.sdc" "" { Text "C:/Users/Gkim9/Desktop/FinalProject/TimeConstraint.sdc" 42 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Power Analyzer" 0 -1 1575737568025 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock TimeConstraint.sdc 42 Argument <targets> is an empty collection " "Ignored create_clock at TimeConstraint.sdc(42): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \{altera_reserved_tck\} -period 100.000 -waveform \{ 0.000 50.000 \} \[get_ports \{altera_reserved_tck\}\] " "create_clock -name \{altera_reserved_tck\} -period 100.000 -waveform \{ 0.000 50.000 \} \[get_ports \{altera_reserved_tck\}\]" {  } { { "C:/Users/Gkim9/Desktop/FinalProject/TimeConstraint.sdc" "" { Text "C:/Users/Gkim9/Desktop/FinalProject/TimeConstraint.sdc" 42 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1575737568025 ""}  } { { "C:/Users/Gkim9/Desktop/FinalProject/TimeConstraint.sdc" "" { Text "C:/Users/Gkim9/Desktop/FinalProject/TimeConstraint.sdc" 42 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1575737568025 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay TimeConstraint.sdc 76 Argument <targets> is an empty collection " "Ignored set_input_delay at TimeConstraint.sdc(76): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{altera_reserved_tck\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{altera_reserved_tck\}\]" {  } { { "C:/Users/Gkim9/Desktop/FinalProject/TimeConstraint.sdc" "" { Text "C:/Users/Gkim9/Desktop/FinalProject/TimeConstraint.sdc" 76 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1575737568025 ""}  } { { "C:/Users/Gkim9/Desktop/FinalProject/TimeConstraint.sdc" "" { Text "C:/Users/Gkim9/Desktop/FinalProject/TimeConstraint.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1575737568025 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay TimeConstraint.sdc 77 Argument <targets> is an empty collection " "Ignored set_input_delay at TimeConstraint.sdc(77): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{altera_reserved_tck\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{altera_reserved_tck\}\]" {  } { { "C:/Users/Gkim9/Desktop/FinalProject/TimeConstraint.sdc" "" { Text "C:/Users/Gkim9/Desktop/FinalProject/TimeConstraint.sdc" 77 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1575737568025 ""}  } { { "C:/Users/Gkim9/Desktop/FinalProject/TimeConstraint.sdc" "" { Text "C:/Users/Gkim9/Desktop/FinalProject/TimeConstraint.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1575737568025 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "TimeConstraint.sdc 78 altera_reserved_tdi port " "Ignored filter at TimeConstraint.sdc(78): altera_reserved_tdi could not be matched with a port" {  } { { "C:/Users/Gkim9/Desktop/FinalProject/TimeConstraint.sdc" "" { Text "C:/Users/Gkim9/Desktop/FinalProject/TimeConstraint.sdc" 78 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Power Analyzer" 0 -1 1575737568025 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay TimeConstraint.sdc 78 Argument <targets> is an empty collection " "Ignored set_input_delay at TimeConstraint.sdc(78): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{altera_reserved_tdi\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{altera_reserved_tdi\}\]" {  } { { "C:/Users/Gkim9/Desktop/FinalProject/TimeConstraint.sdc" "" { Text "C:/Users/Gkim9/Desktop/FinalProject/TimeConstraint.sdc" 78 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1575737568025 ""}  } { { "C:/Users/Gkim9/Desktop/FinalProject/TimeConstraint.sdc" "" { Text "C:/Users/Gkim9/Desktop/FinalProject/TimeConstraint.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1575737568025 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay TimeConstraint.sdc 79 Argument <targets> is an empty collection " "Ignored set_input_delay at TimeConstraint.sdc(79): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{altera_reserved_tdi\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{altera_reserved_tdi\}\]" {  } { { "C:/Users/Gkim9/Desktop/FinalProject/TimeConstraint.sdc" "" { Text "C:/Users/Gkim9/Desktop/FinalProject/TimeConstraint.sdc" 79 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1575737568025 ""}  } { { "C:/Users/Gkim9/Desktop/FinalProject/TimeConstraint.sdc" "" { Text "C:/Users/Gkim9/Desktop/FinalProject/TimeConstraint.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1575737568025 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "TimeConstraint.sdc 80 altera_reserved_tms port " "Ignored filter at TimeConstraint.sdc(80): altera_reserved_tms could not be matched with a port" {  } { { "C:/Users/Gkim9/Desktop/FinalProject/TimeConstraint.sdc" "" { Text "C:/Users/Gkim9/Desktop/FinalProject/TimeConstraint.sdc" 80 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Power Analyzer" 0 -1 1575737568025 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay TimeConstraint.sdc 80 Argument <targets> is an empty collection " "Ignored set_input_delay at TimeConstraint.sdc(80): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{altera_reserved_tms\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{altera_reserved_tms\}\]" {  } { { "C:/Users/Gkim9/Desktop/FinalProject/TimeConstraint.sdc" "" { Text "C:/Users/Gkim9/Desktop/FinalProject/TimeConstraint.sdc" 80 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1575737568025 ""}  } { { "C:/Users/Gkim9/Desktop/FinalProject/TimeConstraint.sdc" "" { Text "C:/Users/Gkim9/Desktop/FinalProject/TimeConstraint.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1575737568025 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay TimeConstraint.sdc 81 Argument <targets> is an empty collection " "Ignored set_input_delay at TimeConstraint.sdc(81): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{altera_reserved_tms\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{altera_reserved_tms\}\]" {  } { { "C:/Users/Gkim9/Desktop/FinalProject/TimeConstraint.sdc" "" { Text "C:/Users/Gkim9/Desktop/FinalProject/TimeConstraint.sdc" 81 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1575737568025 ""}  } { { "C:/Users/Gkim9/Desktop/FinalProject/TimeConstraint.sdc" "" { Text "C:/Users/Gkim9/Desktop/FinalProject/TimeConstraint.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1575737568025 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "TimeConstraint.sdc 89 LEDG\[0\] port " "Ignored filter at TimeConstraint.sdc(89): LEDG\[0\] could not be matched with a port" {  } { { "C:/Users/Gkim9/Desktop/FinalProject/TimeConstraint.sdc" "" { Text "C:/Users/Gkim9/Desktop/FinalProject/TimeConstraint.sdc" 89 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Power Analyzer" 0 -1 1575737568025 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay TimeConstraint.sdc 89 Argument <targets> is an empty collection " "Ignored set_output_delay at TimeConstraint.sdc(89): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDG\[0\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDG\[0\]\}\]" {  } { { "C:/Users/Gkim9/Desktop/FinalProject/TimeConstraint.sdc" "" { Text "C:/Users/Gkim9/Desktop/FinalProject/TimeConstraint.sdc" 89 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1575737568025 ""}  } { { "C:/Users/Gkim9/Desktop/FinalProject/TimeConstraint.sdc" "" { Text "C:/Users/Gkim9/Desktop/FinalProject/TimeConstraint.sdc" 89 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1575737568025 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "TimeConstraint.sdc 90 LEDG\[1\] port " "Ignored filter at TimeConstraint.sdc(90): LEDG\[1\] could not be matched with a port" {  } { { "C:/Users/Gkim9/Desktop/FinalProject/TimeConstraint.sdc" "" { Text "C:/Users/Gkim9/Desktop/FinalProject/TimeConstraint.sdc" 90 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Power Analyzer" 0 -1 1575737568025 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay TimeConstraint.sdc 90 Argument <targets> is an empty collection " "Ignored set_output_delay at TimeConstraint.sdc(90): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDG\[1\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDG\[1\]\}\]" {  } { { "C:/Users/Gkim9/Desktop/FinalProject/TimeConstraint.sdc" "" { Text "C:/Users/Gkim9/Desktop/FinalProject/TimeConstraint.sdc" 90 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1575737568025 ""}  } { { "C:/Users/Gkim9/Desktop/FinalProject/TimeConstraint.sdc" "" { Text "C:/Users/Gkim9/Desktop/FinalProject/TimeConstraint.sdc" 90 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1575737568025 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "TimeConstraint.sdc 91 LEDG\[2\] port " "Ignored filter at TimeConstraint.sdc(91): LEDG\[2\] could not be matched with a port" {  } { { "C:/Users/Gkim9/Desktop/FinalProject/TimeConstraint.sdc" "" { Text "C:/Users/Gkim9/Desktop/FinalProject/TimeConstraint.sdc" 91 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Power Analyzer" 0 -1 1575737568025 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay TimeConstraint.sdc 91 Argument <targets> is an empty collection " "Ignored set_output_delay at TimeConstraint.sdc(91): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDG\[2\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDG\[2\]\}\]" {  } { { "C:/Users/Gkim9/Desktop/FinalProject/TimeConstraint.sdc" "" { Text "C:/Users/Gkim9/Desktop/FinalProject/TimeConstraint.sdc" 91 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1575737568025 ""}  } { { "C:/Users/Gkim9/Desktop/FinalProject/TimeConstraint.sdc" "" { Text "C:/Users/Gkim9/Desktop/FinalProject/TimeConstraint.sdc" 91 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1575737568025 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "TimeConstraint.sdc 92 LEDG\[3\] port " "Ignored filter at TimeConstraint.sdc(92): LEDG\[3\] could not be matched with a port" {  } { { "C:/Users/Gkim9/Desktop/FinalProject/TimeConstraint.sdc" "" { Text "C:/Users/Gkim9/Desktop/FinalProject/TimeConstraint.sdc" 92 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Power Analyzer" 0 -1 1575737568025 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay TimeConstraint.sdc 92 Argument <targets> is an empty collection " "Ignored set_output_delay at TimeConstraint.sdc(92): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDG\[3\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDG\[3\]\}\]" {  } { { "C:/Users/Gkim9/Desktop/FinalProject/TimeConstraint.sdc" "" { Text "C:/Users/Gkim9/Desktop/FinalProject/TimeConstraint.sdc" 92 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1575737568041 ""}  } { { "C:/Users/Gkim9/Desktop/FinalProject/TimeConstraint.sdc" "" { Text "C:/Users/Gkim9/Desktop/FinalProject/TimeConstraint.sdc" 92 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1575737568041 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "TimeConstraint.sdc 93 LEDG\[4\] port " "Ignored filter at TimeConstraint.sdc(93): LEDG\[4\] could not be matched with a port" {  } { { "C:/Users/Gkim9/Desktop/FinalProject/TimeConstraint.sdc" "" { Text "C:/Users/Gkim9/Desktop/FinalProject/TimeConstraint.sdc" 93 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Power Analyzer" 0 -1 1575737568041 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay TimeConstraint.sdc 93 Argument <targets> is an empty collection " "Ignored set_output_delay at TimeConstraint.sdc(93): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDG\[4\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDG\[4\]\}\]" {  } { { "C:/Users/Gkim9/Desktop/FinalProject/TimeConstraint.sdc" "" { Text "C:/Users/Gkim9/Desktop/FinalProject/TimeConstraint.sdc" 93 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1575737568041 ""}  } { { "C:/Users/Gkim9/Desktop/FinalProject/TimeConstraint.sdc" "" { Text "C:/Users/Gkim9/Desktop/FinalProject/TimeConstraint.sdc" 93 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1575737568041 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "TimeConstraint.sdc 94 LEDG\[5\] port " "Ignored filter at TimeConstraint.sdc(94): LEDG\[5\] could not be matched with a port" {  } { { "C:/Users/Gkim9/Desktop/FinalProject/TimeConstraint.sdc" "" { Text "C:/Users/Gkim9/Desktop/FinalProject/TimeConstraint.sdc" 94 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Power Analyzer" 0 -1 1575737568041 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay TimeConstraint.sdc 94 Argument <targets> is an empty collection " "Ignored set_output_delay at TimeConstraint.sdc(94): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDG\[5\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDG\[5\]\}\]" {  } { { "C:/Users/Gkim9/Desktop/FinalProject/TimeConstraint.sdc" "" { Text "C:/Users/Gkim9/Desktop/FinalProject/TimeConstraint.sdc" 94 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1575737568041 ""}  } { { "C:/Users/Gkim9/Desktop/FinalProject/TimeConstraint.sdc" "" { Text "C:/Users/Gkim9/Desktop/FinalProject/TimeConstraint.sdc" 94 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1575737568041 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "TimeConstraint.sdc 95 LEDG\[6\] port " "Ignored filter at TimeConstraint.sdc(95): LEDG\[6\] could not be matched with a port" {  } { { "C:/Users/Gkim9/Desktop/FinalProject/TimeConstraint.sdc" "" { Text "C:/Users/Gkim9/Desktop/FinalProject/TimeConstraint.sdc" 95 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Power Analyzer" 0 -1 1575737568041 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay TimeConstraint.sdc 95 Argument <targets> is an empty collection " "Ignored set_output_delay at TimeConstraint.sdc(95): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDG\[6\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDG\[6\]\}\]" {  } { { "C:/Users/Gkim9/Desktop/FinalProject/TimeConstraint.sdc" "" { Text "C:/Users/Gkim9/Desktop/FinalProject/TimeConstraint.sdc" 95 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1575737568041 ""}  } { { "C:/Users/Gkim9/Desktop/FinalProject/TimeConstraint.sdc" "" { Text "C:/Users/Gkim9/Desktop/FinalProject/TimeConstraint.sdc" 95 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1575737568041 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "TimeConstraint.sdc 96 LEDG\[7\] port " "Ignored filter at TimeConstraint.sdc(96): LEDG\[7\] could not be matched with a port" {  } { { "C:/Users/Gkim9/Desktop/FinalProject/TimeConstraint.sdc" "" { Text "C:/Users/Gkim9/Desktop/FinalProject/TimeConstraint.sdc" 96 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Power Analyzer" 0 -1 1575737568041 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay TimeConstraint.sdc 96 Argument <targets> is an empty collection " "Ignored set_output_delay at TimeConstraint.sdc(96): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDG\[7\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDG\[7\]\}\]" {  } { { "C:/Users/Gkim9/Desktop/FinalProject/TimeConstraint.sdc" "" { Text "C:/Users/Gkim9/Desktop/FinalProject/TimeConstraint.sdc" 96 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1575737568041 ""}  } { { "C:/Users/Gkim9/Desktop/FinalProject/TimeConstraint.sdc" "" { Text "C:/Users/Gkim9/Desktop/FinalProject/TimeConstraint.sdc" 96 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1575737568041 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "TimeConstraint.sdc 97 altera_reserved_tdo port " "Ignored filter at TimeConstraint.sdc(97): altera_reserved_tdo could not be matched with a port" {  } { { "C:/Users/Gkim9/Desktop/FinalProject/TimeConstraint.sdc" "" { Text "C:/Users/Gkim9/Desktop/FinalProject/TimeConstraint.sdc" 97 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Power Analyzer" 0 -1 1575737568041 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay TimeConstraint.sdc 97 Argument <targets> is an empty collection " "Ignored set_output_delay at TimeConstraint.sdc(97): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{altera_reserved_tdo\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{altera_reserved_tdo\}\]" {  } { { "C:/Users/Gkim9/Desktop/FinalProject/TimeConstraint.sdc" "" { Text "C:/Users/Gkim9/Desktop/FinalProject/TimeConstraint.sdc" 97 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1575737568041 ""}  } { { "C:/Users/Gkim9/Desktop/FinalProject/TimeConstraint.sdc" "" { Text "C:/Users/Gkim9/Desktop/FinalProject/TimeConstraint.sdc" 97 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1575737568041 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "TimeConstraint.sdc 106 HEX0\[7\] port " "Ignored filter at TimeConstraint.sdc(106): HEX0\[7\] could not be matched with a port" {  } { { "C:/Users/Gkim9/Desktop/FinalProject/TimeConstraint.sdc" "" { Text "C:/Users/Gkim9/Desktop/FinalProject/TimeConstraint.sdc" 106 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Power Analyzer" 0 -1 1575737568041 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay TimeConstraint.sdc 106 Argument <targets> is an empty collection " "Ignored set_output_delay at TimeConstraint.sdc(106): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{HEX0\[7\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{HEX0\[7\]\}\]" {  } { { "C:/Users/Gkim9/Desktop/FinalProject/TimeConstraint.sdc" "" { Text "C:/Users/Gkim9/Desktop/FinalProject/TimeConstraint.sdc" 106 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1575737568041 ""}  } { { "C:/Users/Gkim9/Desktop/FinalProject/TimeConstraint.sdc" "" { Text "C:/Users/Gkim9/Desktop/FinalProject/TimeConstraint.sdc" 106 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1575737568041 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "TimeConstraint.sdc 115 HEX1\[7\] port " "Ignored filter at TimeConstraint.sdc(115): HEX1\[7\] could not be matched with a port" {  } { { "C:/Users/Gkim9/Desktop/FinalProject/TimeConstraint.sdc" "" { Text "C:/Users/Gkim9/Desktop/FinalProject/TimeConstraint.sdc" 115 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Power Analyzer" 0 -1 1575737568041 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay TimeConstraint.sdc 115 Argument <targets> is an empty collection " "Ignored set_output_delay at TimeConstraint.sdc(115): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{HEX1\[7\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{HEX1\[7\]\}\]" {  } { { "C:/Users/Gkim9/Desktop/FinalProject/TimeConstraint.sdc" "" { Text "C:/Users/Gkim9/Desktop/FinalProject/TimeConstraint.sdc" 115 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1575737568041 ""}  } { { "C:/Users/Gkim9/Desktop/FinalProject/TimeConstraint.sdc" "" { Text "C:/Users/Gkim9/Desktop/FinalProject/TimeConstraint.sdc" 115 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1575737568041 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "TimeConstraint.sdc 122 altera_reserved_tck clock " "Ignored filter at TimeConstraint.sdc(122): altera_reserved_tck could not be matched with a clock" {  } { { "C:/Users/Gkim9/Desktop/FinalProject/TimeConstraint.sdc" "" { Text "C:/Users/Gkim9/Desktop/FinalProject/TimeConstraint.sdc" 122 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Power Analyzer" 0 -1 1575737568041 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_groups TimeConstraint.sdc 122 Argument -group with value \[get_clocks \{altera_reserved_tck\}\] contains zero elements " "Ignored set_clock_groups at TimeConstraint.sdc(122): Argument -group with value \[get_clocks \{altera_reserved_tck\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_groups -asynchronous -group \[get_clocks \{altera_reserved_tck\}\]  " "set_clock_groups -asynchronous -group \[get_clocks \{altera_reserved_tck\}\] " {  } { { "C:/Users/Gkim9/Desktop/FinalProject/TimeConstraint.sdc" "" { Text "C:/Users/Gkim9/Desktop/FinalProject/TimeConstraint.sdc" 122 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1575737568041 ""}  } { { "C:/Users/Gkim9/Desktop/FinalProject/TimeConstraint.sdc" "" { Text "C:/Users/Gkim9/Desktop/FinalProject/TimeConstraint.sdc" 122 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1575737568041 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_groups TimeConstraint.sdc 123 Argument -group with value \[get_clocks \{altera_reserved_tck\}\] contains zero elements " "Ignored set_clock_groups at TimeConstraint.sdc(123): Argument -group with value \[get_clocks \{altera_reserved_tck\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_groups -asynchronous -group \[get_clocks \{altera_reserved_tck\}\]  " "set_clock_groups -asynchronous -group \[get_clocks \{altera_reserved_tck\}\] " {  } { { "C:/Users/Gkim9/Desktop/FinalProject/TimeConstraint.sdc" "" { Text "C:/Users/Gkim9/Desktop/FinalProject/TimeConstraint.sdc" 123 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1575737568041 ""}  } { { "C:/Users/Gkim9/Desktop/FinalProject/TimeConstraint.sdc" "" { Text "C:/Users/Gkim9/Desktop/FinalProject/TimeConstraint.sdc" 123 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1575737568041 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ControlUnit:MusicControlUnit\|audio_interface:audioInterface_instance\|i2c_counter\[9\] " "Node: ControlUnit:MusicControlUnit\|audio_interface:audioInterface_instance\|i2c_counter\[9\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ControlUnit:MusicControlUnit\|audio_interface:audioInterface_instance\|word_count\[3\] ControlUnit:MusicControlUnit\|audio_interface:audioInterface_instance\|i2c_counter\[9\] " "Register ControlUnit:MusicControlUnit\|audio_interface:audioInterface_instance\|word_count\[3\] is being clocked by ControlUnit:MusicControlUnit\|audio_interface:audioInterface_instance\|i2c_counter\[9\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1575737568134 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Power Analyzer" 0 -1 1575737568134 "|toplevel|ControlUnit:MusicControlUnit|audio_interface:audioInterface_instance|i2c_counter[9]"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: vga_clk_instance\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: vga_clk_instance\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1575737568369 ""}  } {  } 0 332056 "%1!s!" 0 0 "Power Analyzer" 0 -1 1575737568369 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "main_clk_50 (Rise) main_clk_50 (Rise) setup and hold " "From main_clk_50 (Rise) to main_clk_50 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1575737568369 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "main_clk_50 (Fall) main_clk_50 (Rise) setup and hold " "From main_clk_50 (Fall) to main_clk_50 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1575737568369 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Power Analyzer" 0 -1 1575737568369 ""}
{ "Info" "IPVA_PVA_START_CALCULATION" "" "Starting Vectorless Power Activity Estimation" {  } {  } 0 223000 "Starting Vectorless Power Activity Estimation" 0 0 "Power Analyzer" 0 -1 1575737568619 ""}
{ "Warning" "WPUTIL_PUTIL_NO_CLK_DOMAINS_FOUND" "" "Relative toggle rates could not be calculated because no clock domain could be identified for some nodes" {  } {  } 0 222013 "Relative toggle rates could not be calculated because no clock domain could be identified for some nodes" 0 0 "Power Analyzer" 0 -1 1575737568681 ""}
{ "Info" "IPVA_PVA_END_CALCULATION" "" "Completed Vectorless Power Activity Estimation" {  } {  } 0 223001 "Completed Vectorless Power Activity Estimation" 0 0 "Power Analyzer" 0 -1 1575737569525 ""}
{ "Info" "IPATFAM_USING_ADVANCED_IO_POWER" "" "Using Advanced I/O Power to simulate I/O buffers with the specified board trace model" {  } {  } 0 218000 "Using Advanced I/O Power to simulate I/O buffers with the specified board trace model" 0 0 "Power Analyzer" 0 -1 1575737569962 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Power Analyzer" 0 -1 1575737570806 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Power Analyzer" 0 -1 1575737575571 ""}
{ "Info" "IPAN_AVG_TOGGLE_RATE_PER_DESIGN" "2.890 millions of transitions / sec " "Average toggle rate for this design is 2.890 millions of transitions / sec" {  } {  } 0 215049 "Average toggle rate for this design is %1!s!" 0 0 "Power Analyzer" 0 -1 1575737596907 ""}
{ "Info" "IPAN_PAN_TOTAL_POWER_ESTIMATION" "347.94 mW " "Total thermal power estimate for the design is 347.94 mW" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Report_Window_01.qrpt" "" { Report "c:/intelfpga_lite/18.0/quartus/bin64/Report_Window_01.qrpt" "Compiler" "" "" "" "" { } "PowerPlay Power Analyzer Summary" } }  } 0 215031 "Total thermal power estimate for the design is %1!s!" 0 0 "Power Analyzer" 0 -1 1575737597298 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Power Analyzer 0 s 43 s Quartus Prime " "Quartus Prime Power Analyzer was successful. 0 errors, 43 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5229 " "Peak virtual memory: 5229 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1575737597891 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 07 10:53:17 2019 " "Processing ended: Sat Dec 07 10:53:17 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1575737597891 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:34 " "Elapsed time: 00:00:34" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1575737597891 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1575737597891 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Power Analyzer" 0 -1 1575737597891 ""}
