// Seed: 3590816746
module module_0 (
    id_1
);
  output wire id_1;
  wire id_2;
  wire id_3;
  assign module_1.id_11 = 0;
endmodule
module module_1 (
    input tri1 id_0,
    output supply1 id_1,
    input tri1 id_2,
    output wire id_3,
    input supply1 id_4,
    input tri id_5,
    output tri id_6,
    input supply0 id_7,
    output wire id_8,
    output tri id_9,
    input wand id_10,
    input supply0 id_11,
    input wand id_12,
    input wor id_13,
    input wire id_14,
    output wire id_15,
    output tri0 id_16,
    input supply1 id_17,
    output uwire id_18,
    output uwire id_19,
    input uwire id_20,
    output wor id_21,
    input wor id_22,
    id_25,
    input uwire id_23,
    id_26
);
  uwire id_27 = id_13;
  module_0 modCall_1 (id_26);
  wire id_28;
endmodule
