{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.0 Build 218 06/27/2010 SJ Full Version " "Info: Version 10.0 Build 218 06/27/2010 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 02 16:42:28 2011 " "Info: Processing started: Wed Mar 02 16:42:28 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off logic_analyzer_demo -c logic_analyzer_demo --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off logic_analyzer_demo -c logic_analyzer_demo --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_TAN_IS_DEPRECATED" "" "Warning: Classic Timing Analyzer will not be available in a future release of the Quartus II software. Use the TimeQuest Timing Analyzer to run timing analysis on your design. Convert all the project settings and the timing constraints to TimeQuest Timing Analyzer equivalents." {  } {  } 0 0 "Classic Timing Analyzer will not be available in a future release of the Quartus II software. Use the TimeQuest Timing Analyzer to run timing analysis on your design. Convert all the project settings and the timing constraints to TimeQuest Timing Analyzer equivalents." 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "SW\[4\] " "Info: Assuming node \"SW\[4\]\" is an undefined clock" {  } { { "logic_analyzer_demo.vhd" "" { Text "Z:/EE367/Labs/lab07/logic_analyzer_demo.vhd" 31 0 0 } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[4\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "SW\[3\] " "Info: Assuming node \"SW\[3\]\" is an undefined clock" {  } { { "logic_analyzer_demo.vhd" "" { Text "Z:/EE367/Labs/lab07/logic_analyzer_demo.vhd" 31 0 0 } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "CLOCK_50 " "Info: Assuming node \"CLOCK_50\" is an undefined clock" {  } { { "logic_analyzer_demo.vhd" "" { Text "Z:/EE367/Labs/lab07/logic_analyzer_demo.vhd" 33 0 0 } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "SW\[1\] " "Info: Assuming node \"SW\[1\]\" is an undefined clock" {  } { { "logic_analyzer_demo.vhd" "" { Text "Z:/EE367/Labs/lab07/logic_analyzer_demo.vhd" 31 0 0 } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "SW\[0\] " "Info: Assuming node \"SW\[0\]\" is an undefined clock" {  } { { "logic_analyzer_demo.vhd" "" { Text "Z:/EE367/Labs/lab07/logic_analyzer_demo.vhd" 31 0 0 } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "SW\[2\] " "Info: Assuming node \"SW\[2\]\" is an undefined clock" {  } { { "logic_analyzer_demo.vhd" "" { Text "Z:/EE367/Labs/lab07/logic_analyzer_demo.vhd" 31 0 0 } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "54 " "Warning: Found 54 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "clock_div:U1\|dflipflop:D20\|Q " "Info: Detected ripple clock \"clock_div:U1\|dflipflop:D20\|Q\" as buffer" {  } { { "dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock_div:U1\|dflipflop:D20\|Q" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clock_div:U1\|dflipflop:D21\|Q " "Info: Detected ripple clock \"clock_div:U1\|dflipflop:D21\|Q\" as buffer" {  } { { "dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock_div:U1\|dflipflop:D21\|Q" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clock_div:U1\|dflipflop:D16\|Q " "Info: Detected ripple clock \"clock_div:U1\|dflipflop:D16\|Q\" as buffer" {  } { { "dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock_div:U1\|dflipflop:D16\|Q" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clock_div:U1\|dflipflop:D17\|Q " "Info: Detected ripple clock \"clock_div:U1\|dflipflop:D17\|Q\" as buffer" {  } { { "dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock_div:U1\|dflipflop:D17\|Q" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clock_div:U1\|dflipflop:D25\|Q " "Info: Detected ripple clock \"clock_div:U1\|dflipflop:D25\|Q\" as buffer" {  } { { "dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock_div:U1\|dflipflop:D25\|Q" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clock_div:U1\|dflipflop:D24\|Q " "Info: Detected ripple clock \"clock_div:U1\|dflipflop:D24\|Q\" as buffer" {  } { { "dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock_div:U1\|dflipflop:D24\|Q" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clock_div:U1\|dflipflop:D29\|Q " "Info: Detected ripple clock \"clock_div:U1\|dflipflop:D29\|Q\" as buffer" {  } { { "dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock_div:U1\|dflipflop:D29\|Q" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clock_div:U1\|dflipflop:D28\|Q " "Info: Detected ripple clock \"clock_div:U1\|dflipflop:D28\|Q\" as buffer" {  } { { "dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock_div:U1\|dflipflop:D28\|Q" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clock_div:U1\|dflipflop:D4\|Q " "Info: Detected ripple clock \"clock_div:U1\|dflipflop:D4\|Q\" as buffer" {  } { { "dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock_div:U1\|dflipflop:D4\|Q" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clock_div:U1\|dflipflop:D5\|Q " "Info: Detected ripple clock \"clock_div:U1\|dflipflop:D5\|Q\" as buffer" {  } { { "dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock_div:U1\|dflipflop:D5\|Q" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clock_div:U1\|dflipflop:D1\|Q " "Info: Detected ripple clock \"clock_div:U1\|dflipflop:D1\|Q\" as buffer" {  } { { "dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock_div:U1\|dflipflop:D1\|Q" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clock_div:U1\|dflipflop:D13\|Q " "Info: Detected ripple clock \"clock_div:U1\|dflipflop:D13\|Q\" as buffer" {  } { { "dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock_div:U1\|dflipflop:D13\|Q" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clock_div:U1\|dflipflop:D12\|Q " "Info: Detected ripple clock \"clock_div:U1\|dflipflop:D12\|Q\" as buffer" {  } { { "dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock_div:U1\|dflipflop:D12\|Q" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clock_div:U1\|dflipflop:D8\|Q " "Info: Detected ripple clock \"clock_div:U1\|dflipflop:D8\|Q\" as buffer" {  } { { "dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock_div:U1\|dflipflop:D8\|Q" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clock_div:U1\|dflipflop:D9\|Q " "Info: Detected ripple clock \"clock_div:U1\|dflipflop:D9\|Q\" as buffer" {  } { { "dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock_div:U1\|dflipflop:D9\|Q" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "clock_div:U1\|Mux0~10 " "Info: Detected gated clock \"clock_div:U1\|Mux0~10\" as buffer" {  } { { "clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock_div:U1\|Mux0~10" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clock_div:U1\|dflipflop:D22\|Q " "Info: Detected ripple clock \"clock_div:U1\|dflipflop:D22\|Q\" as buffer" {  } { { "dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock_div:U1\|dflipflop:D22\|Q" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clock_div:U1\|dflipflop:D23\|Q " "Info: Detected ripple clock \"clock_div:U1\|dflipflop:D23\|Q\" as buffer" {  } { { "dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock_div:U1\|dflipflop:D23\|Q" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clock_div:U1\|dflipflop:D19\|Q " "Info: Detected ripple clock \"clock_div:U1\|dflipflop:D19\|Q\" as buffer" {  } { { "dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock_div:U1\|dflipflop:D19\|Q" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clock_div:U1\|dflipflop:D18\|Q " "Info: Detected ripple clock \"clock_div:U1\|dflipflop:D18\|Q\" as buffer" {  } { { "dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock_div:U1\|dflipflop:D18\|Q" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "clock_div:U1\|Mux0~8 " "Info: Detected gated clock \"clock_div:U1\|Mux0~8\" as buffer" {  } { { "clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock_div:U1\|Mux0~8" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clock_div:U1\|dflipflop:D26\|Q " "Info: Detected ripple clock \"clock_div:U1\|dflipflop:D26\|Q\" as buffer" {  } { { "dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock_div:U1\|dflipflop:D26\|Q" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clock_div:U1\|dflipflop:D27\|Q " "Info: Detected ripple clock \"clock_div:U1\|dflipflop:D27\|Q\" as buffer" {  } { { "dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock_div:U1\|dflipflop:D27\|Q" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "clock_div:U1\|Mux0~12 " "Info: Detected gated clock \"clock_div:U1\|Mux0~12\" as buffer" {  } { { "clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock_div:U1\|Mux0~12" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clock_div:U1\|dflipflop:D31\|Q " "Info: Detected ripple clock \"clock_div:U1\|dflipflop:D31\|Q\" as buffer" {  } { { "dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock_div:U1\|dflipflop:D31\|Q" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clock_div:U1\|dflipflop:D30\|Q " "Info: Detected ripple clock \"clock_div:U1\|dflipflop:D30\|Q\" as buffer" {  } { { "dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock_div:U1\|dflipflop:D30\|Q" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "clock_div:U1\|Mux0~14 " "Info: Detected gated clock \"clock_div:U1\|Mux0~14\" as buffer" {  } { { "clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock_div:U1\|Mux0~14" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clock_div:U1\|dflipflop:D7\|Q " "Info: Detected ripple clock \"clock_div:U1\|dflipflop:D7\|Q\" as buffer" {  } { { "dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock_div:U1\|dflipflop:D7\|Q" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "clock_div:U1\|Mux0~2 " "Info: Detected gated clock \"clock_div:U1\|Mux0~2\" as buffer" {  } { { "clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock_div:U1\|Mux0~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clock_div:U1\|dflipflop:D6\|Q " "Info: Detected ripple clock \"clock_div:U1\|dflipflop:D6\|Q\" as buffer" {  } { { "dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock_div:U1\|dflipflop:D6\|Q" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "clock_div:U1\|Mux0~0 " "Info: Detected gated clock \"clock_div:U1\|Mux0~0\" as buffer" {  } { { "clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock_div:U1\|Mux0~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clock_div:U1\|dflipflop:D2\|Q " "Info: Detected ripple clock \"clock_div:U1\|dflipflop:D2\|Q\" as buffer" {  } { { "dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock_div:U1\|dflipflop:D2\|Q" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clock_div:U1\|dflipflop:D3\|Q " "Info: Detected ripple clock \"clock_div:U1\|dflipflop:D3\|Q\" as buffer" {  } { { "dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock_div:U1\|dflipflop:D3\|Q" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clock_div:U1\|dflipflop:D15\|Q " "Info: Detected ripple clock \"clock_div:U1\|dflipflop:D15\|Q\" as buffer" {  } { { "dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock_div:U1\|dflipflop:D15\|Q" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clock_div:U1\|dflipflop:D14\|Q " "Info: Detected ripple clock \"clock_div:U1\|dflipflop:D14\|Q\" as buffer" {  } { { "dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock_div:U1\|dflipflop:D14\|Q" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "clock_div:U1\|Mux0~6 " "Info: Detected gated clock \"clock_div:U1\|Mux0~6\" as buffer" {  } { { "clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock_div:U1\|Mux0~6" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clock_div:U1\|dflipflop:D10\|Q " "Info: Detected ripple clock \"clock_div:U1\|dflipflop:D10\|Q\" as buffer" {  } { { "dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock_div:U1\|dflipflop:D10\|Q" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "clock_div:U1\|Mux0~4 " "Info: Detected gated clock \"clock_div:U1\|Mux0~4\" as buffer" {  } { { "clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock_div:U1\|Mux0~4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clock_div:U1\|dflipflop:D11\|Q " "Info: Detected ripple clock \"clock_div:U1\|dflipflop:D11\|Q\" as buffer" {  } { { "dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock_div:U1\|dflipflop:D11\|Q" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "clock_div:U1\|Mux0~11 " "Info: Detected gated clock \"clock_div:U1\|Mux0~11\" as buffer" {  } { { "clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock_div:U1\|Mux0~11" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "clock_div:U1\|Mux0~9 " "Info: Detected gated clock \"clock_div:U1\|Mux0~9\" as buffer" {  } { { "clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock_div:U1\|Mux0~9" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "clock_div:U1\|Mux0~13 " "Info: Detected gated clock \"clock_div:U1\|Mux0~13\" as buffer" {  } { { "clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock_div:U1\|Mux0~13" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "clock_div:U1\|Mux0~15 " "Info: Detected gated clock \"clock_div:U1\|Mux0~15\" as buffer" {  } { { "clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock_div:U1\|Mux0~15" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "clock_div:U1\|Mux0~3 " "Info: Detected gated clock \"clock_div:U1\|Mux0~3\" as buffer" {  } { { "clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock_div:U1\|Mux0~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "clock_div:U1\|Mux0~1 " "Info: Detected gated clock \"clock_div:U1\|Mux0~1\" as buffer" {  } { { "clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock_div:U1\|Mux0~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "clock_div:U1\|Mux0~7 " "Info: Detected gated clock \"clock_div:U1\|Mux0~7\" as buffer" {  } { { "clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock_div:U1\|Mux0~7" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "clock_div:U1\|Mux0~5 " "Info: Detected gated clock \"clock_div:U1\|Mux0~5\" as buffer" {  } { { "clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock_div:U1\|Mux0~5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "clock_div:U1\|Mux0~19 " "Info: Detected gated clock \"clock_div:U1\|Mux0~19\" as buffer" {  } { { "clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock_div:U1\|Mux0~19" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "clock_div:U1\|Mux0~20 " "Info: Detected gated clock \"clock_div:U1\|Mux0~20\" as buffer" {  } { { "clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock_div:U1\|Mux0~20" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "clock_div:U1\|Mux0~16 " "Info: Detected gated clock \"clock_div:U1\|Mux0~16\" as buffer" {  } { { "clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock_div:U1\|Mux0~16" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "clock_div:U1\|Mux0~17 " "Info: Detected gated clock \"clock_div:U1\|Mux0~17\" as buffer" {  } { { "clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock_div:U1\|Mux0~17" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "clock_div:U1\|Mux0~21 " "Info: Detected gated clock \"clock_div:U1\|Mux0~21\" as buffer" {  } { { "clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock_div:U1\|Mux0~21" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "clock_div:U1\|Mux0~18 " "Info: Detected gated clock \"clock_div:U1\|Mux0~18\" as buffer" {  } { { "clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock_div:U1\|Mux0~18" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "clock_div:U1\|Mux0 " "Info: Detected gated clock \"clock_div:U1\|Mux0\" as buffer" {  } { { "clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock_div:U1\|Mux0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "SW\[4\] register Counter_Out\[1\] register Counter_Out\[15\] 378.93 MHz 2.639 ns Internal " "Info: Clock \"SW\[4\]\" has Internal fmax of 378.93 MHz between source register \"Counter_Out\[1\]\" and destination register \"Counter_Out\[15\]\" (period= 2.639 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.425 ns + Longest register register " "Info: + Longest register to register delay is 2.425 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Counter_Out\[1\] 1 REG LCFF_X63_Y23_N3 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X63_Y23_N3; Fanout = 4; REG Node = 'Counter_Out\[1\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { Counter_Out[1] } "NODE_NAME" } } { "logic_analyzer_demo.vhd" "" { Text "Z:/EE367/Labs/lab07/logic_analyzer_demo.vhd" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.506 ns) + CELL(0.414 ns) 0.920 ns Counter_Out\[1\]~19 2 COMB LCCOMB_X63_Y23_N2 2 " "Info: 2: + IC(0.506 ns) + CELL(0.414 ns) = 0.920 ns; Loc. = LCCOMB_X63_Y23_N2; Fanout = 2; COMB Node = 'Counter_Out\[1\]~19'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.920 ns" { Counter_Out[1] Counter_Out[1]~19 } "NODE_NAME" } } { "logic_analyzer_demo.vhd" "" { Text "Z:/EE367/Labs/lab07/logic_analyzer_demo.vhd" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.991 ns Counter_Out\[2\]~21 3 COMB LCCOMB_X63_Y23_N4 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 0.991 ns; Loc. = LCCOMB_X63_Y23_N4; Fanout = 2; COMB Node = 'Counter_Out\[2\]~21'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Counter_Out[1]~19 Counter_Out[2]~21 } "NODE_NAME" } } { "logic_analyzer_demo.vhd" "" { Text "Z:/EE367/Labs/lab07/logic_analyzer_demo.vhd" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.062 ns Counter_Out\[3\]~23 4 COMB LCCOMB_X63_Y23_N6 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 1.062 ns; Loc. = LCCOMB_X63_Y23_N6; Fanout = 2; COMB Node = 'Counter_Out\[3\]~23'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Counter_Out[2]~21 Counter_Out[3]~23 } "NODE_NAME" } } { "logic_analyzer_demo.vhd" "" { Text "Z:/EE367/Labs/lab07/logic_analyzer_demo.vhd" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.133 ns Counter_Out\[4\]~25 5 COMB LCCOMB_X63_Y23_N8 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 1.133 ns; Loc. = LCCOMB_X63_Y23_N8; Fanout = 2; COMB Node = 'Counter_Out\[4\]~25'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Counter_Out[3]~23 Counter_Out[4]~25 } "NODE_NAME" } } { "logic_analyzer_demo.vhd" "" { Text "Z:/EE367/Labs/lab07/logic_analyzer_demo.vhd" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.204 ns Counter_Out\[5\]~27 6 COMB LCCOMB_X63_Y23_N10 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 1.204 ns; Loc. = LCCOMB_X63_Y23_N10; Fanout = 2; COMB Node = 'Counter_Out\[5\]~27'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Counter_Out[4]~25 Counter_Out[5]~27 } "NODE_NAME" } } { "logic_analyzer_demo.vhd" "" { Text "Z:/EE367/Labs/lab07/logic_analyzer_demo.vhd" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.275 ns Counter_Out\[6\]~29 7 COMB LCCOMB_X63_Y23_N12 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 1.275 ns; Loc. = LCCOMB_X63_Y23_N12; Fanout = 2; COMB Node = 'Counter_Out\[6\]~29'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Counter_Out[5]~27 Counter_Out[6]~29 } "NODE_NAME" } } { "logic_analyzer_demo.vhd" "" { Text "Z:/EE367/Labs/lab07/logic_analyzer_demo.vhd" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 1.434 ns Counter_Out\[7\]~31 8 COMB LCCOMB_X63_Y23_N14 2 " "Info: 8: + IC(0.000 ns) + CELL(0.159 ns) = 1.434 ns; Loc. = LCCOMB_X63_Y23_N14; Fanout = 2; COMB Node = 'Counter_Out\[7\]~31'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { Counter_Out[6]~29 Counter_Out[7]~31 } "NODE_NAME" } } { "logic_analyzer_demo.vhd" "" { Text "Z:/EE367/Labs/lab07/logic_analyzer_demo.vhd" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.505 ns Counter_Out\[8\]~33 9 COMB LCCOMB_X63_Y23_N16 2 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 1.505 ns; Loc. = LCCOMB_X63_Y23_N16; Fanout = 2; COMB Node = 'Counter_Out\[8\]~33'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Counter_Out[7]~31 Counter_Out[8]~33 } "NODE_NAME" } } { "logic_analyzer_demo.vhd" "" { Text "Z:/EE367/Labs/lab07/logic_analyzer_demo.vhd" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.576 ns Counter_Out\[9\]~35 10 COMB LCCOMB_X63_Y23_N18 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 1.576 ns; Loc. = LCCOMB_X63_Y23_N18; Fanout = 2; COMB Node = 'Counter_Out\[9\]~35'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Counter_Out[8]~33 Counter_Out[9]~35 } "NODE_NAME" } } { "logic_analyzer_demo.vhd" "" { Text "Z:/EE367/Labs/lab07/logic_analyzer_demo.vhd" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.647 ns Counter_Out\[10\]~37 11 COMB LCCOMB_X63_Y23_N20 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 1.647 ns; Loc. = LCCOMB_X63_Y23_N20; Fanout = 2; COMB Node = 'Counter_Out\[10\]~37'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Counter_Out[9]~35 Counter_Out[10]~37 } "NODE_NAME" } } { "logic_analyzer_demo.vhd" "" { Text "Z:/EE367/Labs/lab07/logic_analyzer_demo.vhd" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.718 ns Counter_Out\[11\]~39 12 COMB LCCOMB_X63_Y23_N22 2 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 1.718 ns; Loc. = LCCOMB_X63_Y23_N22; Fanout = 2; COMB Node = 'Counter_Out\[11\]~39'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Counter_Out[10]~37 Counter_Out[11]~39 } "NODE_NAME" } } { "logic_analyzer_demo.vhd" "" { Text "Z:/EE367/Labs/lab07/logic_analyzer_demo.vhd" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.789 ns Counter_Out\[12\]~41 13 COMB LCCOMB_X63_Y23_N24 2 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 1.789 ns; Loc. = LCCOMB_X63_Y23_N24; Fanout = 2; COMB Node = 'Counter_Out\[12\]~41'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Counter_Out[11]~39 Counter_Out[12]~41 } "NODE_NAME" } } { "logic_analyzer_demo.vhd" "" { Text "Z:/EE367/Labs/lab07/logic_analyzer_demo.vhd" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.860 ns Counter_Out\[13\]~43 14 COMB LCCOMB_X63_Y23_N26 2 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 1.860 ns; Loc. = LCCOMB_X63_Y23_N26; Fanout = 2; COMB Node = 'Counter_Out\[13\]~43'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Counter_Out[12]~41 Counter_Out[13]~43 } "NODE_NAME" } } { "logic_analyzer_demo.vhd" "" { Text "Z:/EE367/Labs/lab07/logic_analyzer_demo.vhd" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.931 ns Counter_Out\[14\]~45 15 COMB LCCOMB_X63_Y23_N28 1 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 1.931 ns; Loc. = LCCOMB_X63_Y23_N28; Fanout = 1; COMB Node = 'Counter_Out\[14\]~45'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Counter_Out[13]~43 Counter_Out[14]~45 } "NODE_NAME" } } { "logic_analyzer_demo.vhd" "" { Text "Z:/EE367/Labs/lab07/logic_analyzer_demo.vhd" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 2.341 ns Counter_Out\[15\]~46 16 COMB LCCOMB_X63_Y23_N30 1 " "Info: 16: + IC(0.000 ns) + CELL(0.410 ns) = 2.341 ns; Loc. = LCCOMB_X63_Y23_N30; Fanout = 1; COMB Node = 'Counter_Out\[15\]~46'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { Counter_Out[14]~45 Counter_Out[15]~46 } "NODE_NAME" } } { "logic_analyzer_demo.vhd" "" { Text "Z:/EE367/Labs/lab07/logic_analyzer_demo.vhd" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 2.425 ns Counter_Out\[15\] 17 REG LCFF_X63_Y23_N31 3 " "Info: 17: + IC(0.000 ns) + CELL(0.084 ns) = 2.425 ns; Loc. = LCFF_X63_Y23_N31; Fanout = 3; REG Node = 'Counter_Out\[15\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Counter_Out[15]~46 Counter_Out[15] } "NODE_NAME" } } { "logic_analyzer_demo.vhd" "" { Text "Z:/EE367/Labs/lab07/logic_analyzer_demo.vhd" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.919 ns ( 79.13 % ) " "Info: Total cell delay = 1.919 ns ( 79.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.506 ns ( 20.87 % ) " "Info: Total interconnect delay = 0.506 ns ( 20.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.425 ns" { Counter_Out[1] Counter_Out[1]~19 Counter_Out[2]~21 Counter_Out[3]~23 Counter_Out[4]~25 Counter_Out[5]~27 Counter_Out[6]~29 Counter_Out[7]~31 Counter_Out[8]~33 Counter_Out[9]~35 Counter_Out[10]~37 Counter_Out[11]~39 Counter_Out[12]~41 Counter_Out[13]~43 Counter_Out[14]~45 Counter_Out[15]~46 Counter_Out[15] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "2.425 ns" { Counter_Out[1] {} Counter_Out[1]~19 {} Counter_Out[2]~21 {} Counter_Out[3]~23 {} Counter_Out[4]~25 {} Counter_Out[5]~27 {} Counter_Out[6]~29 {} Counter_Out[7]~31 {} Counter_Out[8]~33 {} Counter_Out[9]~35 {} Counter_Out[10]~37 {} Counter_Out[11]~39 {} Counter_Out[12]~41 {} Counter_Out[13]~43 {} Counter_Out[14]~45 {} Counter_Out[15]~46 {} Counter_Out[15] {} } { 0.000ns 0.506ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.414ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SW\[4\] destination 5.793 ns + Shortest register " "Info: + Shortest clock path from clock \"SW\[4\]\" to destination register is 5.793 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns SW\[4\] 1 CLK PIN_AF14 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_AF14; Fanout = 2; CLK Node = 'SW\[4\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[4] } "NODE_NAME" } } { "logic_analyzer_demo.vhd" "" { Text "Z:/EE367/Labs/lab07/logic_analyzer_demo.vhd" 31 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.560 ns) + CELL(0.150 ns) 2.709 ns clock_div:U1\|Mux0 2 COMB LCCOMB_X46_Y17_N6 2 " "Info: 2: + IC(1.560 ns) + CELL(0.150 ns) = 2.709 ns; Loc. = LCCOMB_X46_Y17_N6; Fanout = 2; COMB Node = 'clock_div:U1\|Mux0'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.710 ns" { SW[4] clock_div:U1|Mux0 } "NODE_NAME" } } { "clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.535 ns) + CELL(0.000 ns) 4.244 ns clock_div:U1\|Mux0~clkctrl 3 COMB CLKCTRL_G5 16 " "Info: 3: + IC(1.535 ns) + CELL(0.000 ns) = 4.244 ns; Loc. = CLKCTRL_G5; Fanout = 16; COMB Node = 'clock_div:U1\|Mux0~clkctrl'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.535 ns" { clock_div:U1|Mux0 clock_div:U1|Mux0~clkctrl } "NODE_NAME" } } { "clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.012 ns) + CELL(0.537 ns) 5.793 ns Counter_Out\[15\] 4 REG LCFF_X63_Y23_N31 3 " "Info: 4: + IC(1.012 ns) + CELL(0.537 ns) = 5.793 ns; Loc. = LCFF_X63_Y23_N31; Fanout = 3; REG Node = 'Counter_Out\[15\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.549 ns" { clock_div:U1|Mux0~clkctrl Counter_Out[15] } "NODE_NAME" } } { "logic_analyzer_demo.vhd" "" { Text "Z:/EE367/Labs/lab07/logic_analyzer_demo.vhd" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.686 ns ( 29.10 % ) " "Info: Total cell delay = 1.686 ns ( 29.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.107 ns ( 70.90 % ) " "Info: Total interconnect delay = 4.107 ns ( 70.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "5.793 ns" { SW[4] clock_div:U1|Mux0 clock_div:U1|Mux0~clkctrl Counter_Out[15] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "5.793 ns" { SW[4] {} SW[4]~combout {} clock_div:U1|Mux0 {} clock_div:U1|Mux0~clkctrl {} Counter_Out[15] {} } { 0.000ns 0.000ns 1.560ns 1.535ns 1.012ns } { 0.000ns 0.999ns 0.150ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SW\[4\] source 5.793 ns - Longest register " "Info: - Longest clock path from clock \"SW\[4\]\" to source register is 5.793 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns SW\[4\] 1 CLK PIN_AF14 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_AF14; Fanout = 2; CLK Node = 'SW\[4\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[4] } "NODE_NAME" } } { "logic_analyzer_demo.vhd" "" { Text "Z:/EE367/Labs/lab07/logic_analyzer_demo.vhd" 31 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.560 ns) + CELL(0.150 ns) 2.709 ns clock_div:U1\|Mux0 2 COMB LCCOMB_X46_Y17_N6 2 " "Info: 2: + IC(1.560 ns) + CELL(0.150 ns) = 2.709 ns; Loc. = LCCOMB_X46_Y17_N6; Fanout = 2; COMB Node = 'clock_div:U1\|Mux0'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.710 ns" { SW[4] clock_div:U1|Mux0 } "NODE_NAME" } } { "clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.535 ns) + CELL(0.000 ns) 4.244 ns clock_div:U1\|Mux0~clkctrl 3 COMB CLKCTRL_G5 16 " "Info: 3: + IC(1.535 ns) + CELL(0.000 ns) = 4.244 ns; Loc. = CLKCTRL_G5; Fanout = 16; COMB Node = 'clock_div:U1\|Mux0~clkctrl'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.535 ns" { clock_div:U1|Mux0 clock_div:U1|Mux0~clkctrl } "NODE_NAME" } } { "clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.012 ns) + CELL(0.537 ns) 5.793 ns Counter_Out\[1\] 4 REG LCFF_X63_Y23_N3 4 " "Info: 4: + IC(1.012 ns) + CELL(0.537 ns) = 5.793 ns; Loc. = LCFF_X63_Y23_N3; Fanout = 4; REG Node = 'Counter_Out\[1\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.549 ns" { clock_div:U1|Mux0~clkctrl Counter_Out[1] } "NODE_NAME" } } { "logic_analyzer_demo.vhd" "" { Text "Z:/EE367/Labs/lab07/logic_analyzer_demo.vhd" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.686 ns ( 29.10 % ) " "Info: Total cell delay = 1.686 ns ( 29.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.107 ns ( 70.90 % ) " "Info: Total interconnect delay = 4.107 ns ( 70.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "5.793 ns" { SW[4] clock_div:U1|Mux0 clock_div:U1|Mux0~clkctrl Counter_Out[1] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "5.793 ns" { SW[4] {} SW[4]~combout {} clock_div:U1|Mux0 {} clock_div:U1|Mux0~clkctrl {} Counter_Out[1] {} } { 0.000ns 0.000ns 1.560ns 1.535ns 1.012ns } { 0.000ns 0.999ns 0.150ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "5.793 ns" { SW[4] clock_div:U1|Mux0 clock_div:U1|Mux0~clkctrl Counter_Out[15] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "5.793 ns" { SW[4] {} SW[4]~combout {} clock_div:U1|Mux0 {} clock_div:U1|Mux0~clkctrl {} Counter_Out[15] {} } { 0.000ns 0.000ns 1.560ns 1.535ns 1.012ns } { 0.000ns 0.999ns 0.150ns 0.000ns 0.537ns } "" } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "5.793 ns" { SW[4] clock_div:U1|Mux0 clock_div:U1|Mux0~clkctrl Counter_Out[1] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "5.793 ns" { SW[4] {} SW[4]~combout {} clock_div:U1|Mux0 {} clock_div:U1|Mux0~clkctrl {} Counter_Out[1] {} } { 0.000ns 0.000ns 1.560ns 1.535ns 1.012ns } { 0.000ns 0.999ns 0.150ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "logic_analyzer_demo.vhd" "" { Text "Z:/EE367/Labs/lab07/logic_analyzer_demo.vhd" 127 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "logic_analyzer_demo.vhd" "" { Text "Z:/EE367/Labs/lab07/logic_analyzer_demo.vhd" 127 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.425 ns" { Counter_Out[1] Counter_Out[1]~19 Counter_Out[2]~21 Counter_Out[3]~23 Counter_Out[4]~25 Counter_Out[5]~27 Counter_Out[6]~29 Counter_Out[7]~31 Counter_Out[8]~33 Counter_Out[9]~35 Counter_Out[10]~37 Counter_Out[11]~39 Counter_Out[12]~41 Counter_Out[13]~43 Counter_Out[14]~45 Counter_Out[15]~46 Counter_Out[15] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "2.425 ns" { Counter_Out[1] {} Counter_Out[1]~19 {} Counter_Out[2]~21 {} Counter_Out[3]~23 {} Counter_Out[4]~25 {} Counter_Out[5]~27 {} Counter_Out[6]~29 {} Counter_Out[7]~31 {} Counter_Out[8]~33 {} Counter_Out[9]~35 {} Counter_Out[10]~37 {} Counter_Out[11]~39 {} Counter_Out[12]~41 {} Counter_Out[13]~43 {} Counter_Out[14]~45 {} Counter_Out[15]~46 {} Counter_Out[15] {} } { 0.000ns 0.506ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.414ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.084ns } "" } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "5.793 ns" { SW[4] clock_div:U1|Mux0 clock_div:U1|Mux0~clkctrl Counter_Out[15] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "5.793 ns" { SW[4] {} SW[4]~combout {} clock_div:U1|Mux0 {} clock_div:U1|Mux0~clkctrl {} Counter_Out[15] {} } { 0.000ns 0.000ns 1.560ns 1.535ns 1.012ns } { 0.000ns 0.999ns 0.150ns 0.000ns 0.537ns } "" } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "5.793 ns" { SW[4] clock_div:U1|Mux0 clock_div:U1|Mux0~clkctrl Counter_Out[1] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "5.793 ns" { SW[4] {} SW[4]~combout {} clock_div:U1|Mux0 {} clock_div:U1|Mux0~clkctrl {} Counter_Out[1] {} } { 0.000ns 0.000ns 1.560ns 1.535ns 1.012ns } { 0.000ns 0.999ns 0.150ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "SW\[3\] register Counter_Out\[1\] register Counter_Out\[15\] 274.57 MHz 3.642 ns Internal " "Info: Clock \"SW\[3\]\" has Internal fmax of 274.57 MHz between source register \"Counter_Out\[1\]\" and destination register \"Counter_Out\[15\]\" (period= 3.642 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.425 ns + Longest register register " "Info: + Longest register to register delay is 2.425 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Counter_Out\[1\] 1 REG LCFF_X63_Y23_N3 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X63_Y23_N3; Fanout = 4; REG Node = 'Counter_Out\[1\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { Counter_Out[1] } "NODE_NAME" } } { "logic_analyzer_demo.vhd" "" { Text "Z:/EE367/Labs/lab07/logic_analyzer_demo.vhd" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.506 ns) + CELL(0.414 ns) 0.920 ns Counter_Out\[1\]~19 2 COMB LCCOMB_X63_Y23_N2 2 " "Info: 2: + IC(0.506 ns) + CELL(0.414 ns) = 0.920 ns; Loc. = LCCOMB_X63_Y23_N2; Fanout = 2; COMB Node = 'Counter_Out\[1\]~19'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.920 ns" { Counter_Out[1] Counter_Out[1]~19 } "NODE_NAME" } } { "logic_analyzer_demo.vhd" "" { Text "Z:/EE367/Labs/lab07/logic_analyzer_demo.vhd" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.991 ns Counter_Out\[2\]~21 3 COMB LCCOMB_X63_Y23_N4 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 0.991 ns; Loc. = LCCOMB_X63_Y23_N4; Fanout = 2; COMB Node = 'Counter_Out\[2\]~21'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Counter_Out[1]~19 Counter_Out[2]~21 } "NODE_NAME" } } { "logic_analyzer_demo.vhd" "" { Text "Z:/EE367/Labs/lab07/logic_analyzer_demo.vhd" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.062 ns Counter_Out\[3\]~23 4 COMB LCCOMB_X63_Y23_N6 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 1.062 ns; Loc. = LCCOMB_X63_Y23_N6; Fanout = 2; COMB Node = 'Counter_Out\[3\]~23'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Counter_Out[2]~21 Counter_Out[3]~23 } "NODE_NAME" } } { "logic_analyzer_demo.vhd" "" { Text "Z:/EE367/Labs/lab07/logic_analyzer_demo.vhd" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.133 ns Counter_Out\[4\]~25 5 COMB LCCOMB_X63_Y23_N8 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 1.133 ns; Loc. = LCCOMB_X63_Y23_N8; Fanout = 2; COMB Node = 'Counter_Out\[4\]~25'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Counter_Out[3]~23 Counter_Out[4]~25 } "NODE_NAME" } } { "logic_analyzer_demo.vhd" "" { Text "Z:/EE367/Labs/lab07/logic_analyzer_demo.vhd" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.204 ns Counter_Out\[5\]~27 6 COMB LCCOMB_X63_Y23_N10 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 1.204 ns; Loc. = LCCOMB_X63_Y23_N10; Fanout = 2; COMB Node = 'Counter_Out\[5\]~27'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Counter_Out[4]~25 Counter_Out[5]~27 } "NODE_NAME" } } { "logic_analyzer_demo.vhd" "" { Text "Z:/EE367/Labs/lab07/logic_analyzer_demo.vhd" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.275 ns Counter_Out\[6\]~29 7 COMB LCCOMB_X63_Y23_N12 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 1.275 ns; Loc. = LCCOMB_X63_Y23_N12; Fanout = 2; COMB Node = 'Counter_Out\[6\]~29'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Counter_Out[5]~27 Counter_Out[6]~29 } "NODE_NAME" } } { "logic_analyzer_demo.vhd" "" { Text "Z:/EE367/Labs/lab07/logic_analyzer_demo.vhd" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 1.434 ns Counter_Out\[7\]~31 8 COMB LCCOMB_X63_Y23_N14 2 " "Info: 8: + IC(0.000 ns) + CELL(0.159 ns) = 1.434 ns; Loc. = LCCOMB_X63_Y23_N14; Fanout = 2; COMB Node = 'Counter_Out\[7\]~31'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { Counter_Out[6]~29 Counter_Out[7]~31 } "NODE_NAME" } } { "logic_analyzer_demo.vhd" "" { Text "Z:/EE367/Labs/lab07/logic_analyzer_demo.vhd" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.505 ns Counter_Out\[8\]~33 9 COMB LCCOMB_X63_Y23_N16 2 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 1.505 ns; Loc. = LCCOMB_X63_Y23_N16; Fanout = 2; COMB Node = 'Counter_Out\[8\]~33'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Counter_Out[7]~31 Counter_Out[8]~33 } "NODE_NAME" } } { "logic_analyzer_demo.vhd" "" { Text "Z:/EE367/Labs/lab07/logic_analyzer_demo.vhd" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.576 ns Counter_Out\[9\]~35 10 COMB LCCOMB_X63_Y23_N18 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 1.576 ns; Loc. = LCCOMB_X63_Y23_N18; Fanout = 2; COMB Node = 'Counter_Out\[9\]~35'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Counter_Out[8]~33 Counter_Out[9]~35 } "NODE_NAME" } } { "logic_analyzer_demo.vhd" "" { Text "Z:/EE367/Labs/lab07/logic_analyzer_demo.vhd" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.647 ns Counter_Out\[10\]~37 11 COMB LCCOMB_X63_Y23_N20 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 1.647 ns; Loc. = LCCOMB_X63_Y23_N20; Fanout = 2; COMB Node = 'Counter_Out\[10\]~37'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Counter_Out[9]~35 Counter_Out[10]~37 } "NODE_NAME" } } { "logic_analyzer_demo.vhd" "" { Text "Z:/EE367/Labs/lab07/logic_analyzer_demo.vhd" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.718 ns Counter_Out\[11\]~39 12 COMB LCCOMB_X63_Y23_N22 2 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 1.718 ns; Loc. = LCCOMB_X63_Y23_N22; Fanout = 2; COMB Node = 'Counter_Out\[11\]~39'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Counter_Out[10]~37 Counter_Out[11]~39 } "NODE_NAME" } } { "logic_analyzer_demo.vhd" "" { Text "Z:/EE367/Labs/lab07/logic_analyzer_demo.vhd" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.789 ns Counter_Out\[12\]~41 13 COMB LCCOMB_X63_Y23_N24 2 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 1.789 ns; Loc. = LCCOMB_X63_Y23_N24; Fanout = 2; COMB Node = 'Counter_Out\[12\]~41'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Counter_Out[11]~39 Counter_Out[12]~41 } "NODE_NAME" } } { "logic_analyzer_demo.vhd" "" { Text "Z:/EE367/Labs/lab07/logic_analyzer_demo.vhd" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.860 ns Counter_Out\[13\]~43 14 COMB LCCOMB_X63_Y23_N26 2 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 1.860 ns; Loc. = LCCOMB_X63_Y23_N26; Fanout = 2; COMB Node = 'Counter_Out\[13\]~43'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Counter_Out[12]~41 Counter_Out[13]~43 } "NODE_NAME" } } { "logic_analyzer_demo.vhd" "" { Text "Z:/EE367/Labs/lab07/logic_analyzer_demo.vhd" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.931 ns Counter_Out\[14\]~45 15 COMB LCCOMB_X63_Y23_N28 1 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 1.931 ns; Loc. = LCCOMB_X63_Y23_N28; Fanout = 1; COMB Node = 'Counter_Out\[14\]~45'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Counter_Out[13]~43 Counter_Out[14]~45 } "NODE_NAME" } } { "logic_analyzer_demo.vhd" "" { Text "Z:/EE367/Labs/lab07/logic_analyzer_demo.vhd" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 2.341 ns Counter_Out\[15\]~46 16 COMB LCCOMB_X63_Y23_N30 1 " "Info: 16: + IC(0.000 ns) + CELL(0.410 ns) = 2.341 ns; Loc. = LCCOMB_X63_Y23_N30; Fanout = 1; COMB Node = 'Counter_Out\[15\]~46'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { Counter_Out[14]~45 Counter_Out[15]~46 } "NODE_NAME" } } { "logic_analyzer_demo.vhd" "" { Text "Z:/EE367/Labs/lab07/logic_analyzer_demo.vhd" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 2.425 ns Counter_Out\[15\] 17 REG LCFF_X63_Y23_N31 3 " "Info: 17: + IC(0.000 ns) + CELL(0.084 ns) = 2.425 ns; Loc. = LCFF_X63_Y23_N31; Fanout = 3; REG Node = 'Counter_Out\[15\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Counter_Out[15]~46 Counter_Out[15] } "NODE_NAME" } } { "logic_analyzer_demo.vhd" "" { Text "Z:/EE367/Labs/lab07/logic_analyzer_demo.vhd" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.919 ns ( 79.13 % ) " "Info: Total cell delay = 1.919 ns ( 79.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.506 ns ( 20.87 % ) " "Info: Total interconnect delay = 0.506 ns ( 20.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.425 ns" { Counter_Out[1] Counter_Out[1]~19 Counter_Out[2]~21 Counter_Out[3]~23 Counter_Out[4]~25 Counter_Out[5]~27 Counter_Out[6]~29 Counter_Out[7]~31 Counter_Out[8]~33 Counter_Out[9]~35 Counter_Out[10]~37 Counter_Out[11]~39 Counter_Out[12]~41 Counter_Out[13]~43 Counter_Out[14]~45 Counter_Out[15]~46 Counter_Out[15] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "2.425 ns" { Counter_Out[1] {} Counter_Out[1]~19 {} Counter_Out[2]~21 {} Counter_Out[3]~23 {} Counter_Out[4]~25 {} Counter_Out[5]~27 {} Counter_Out[6]~29 {} Counter_Out[7]~31 {} Counter_Out[8]~33 {} Counter_Out[9]~35 {} Counter_Out[10]~37 {} Counter_Out[11]~39 {} Counter_Out[12]~41 {} Counter_Out[13]~43 {} Counter_Out[14]~45 {} Counter_Out[15]~46 {} Counter_Out[15] {} } { 0.000ns 0.506ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.414ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-1.003 ns - Smallest " "Info: - Smallest clock skew is -1.003 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SW\[3\] destination 6.490 ns + Shortest register " "Info: + Shortest clock path from clock \"SW\[3\]\" to destination register is 6.490 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns SW\[3\] 1 CLK PIN_AE14 3 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_AE14; Fanout = 3; CLK Node = 'SW\[3\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[3] } "NODE_NAME" } } { "logic_analyzer_demo.vhd" "" { Text "Z:/EE367/Labs/lab07/logic_analyzer_demo.vhd" 31 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.726 ns) + CELL(0.150 ns) 2.875 ns clock_div:U1\|Mux0~21 2 COMB LCCOMB_X46_Y17_N14 1 " "Info: 2: + IC(1.726 ns) + CELL(0.150 ns) = 2.875 ns; Loc. = LCCOMB_X46_Y17_N14; Fanout = 1; COMB Node = 'clock_div:U1\|Mux0~21'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.876 ns" { SW[3] clock_div:U1|Mux0~21 } "NODE_NAME" } } { "clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.256 ns) + CELL(0.275 ns) 3.406 ns clock_div:U1\|Mux0 3 COMB LCCOMB_X46_Y17_N6 2 " "Info: 3: + IC(0.256 ns) + CELL(0.275 ns) = 3.406 ns; Loc. = LCCOMB_X46_Y17_N6; Fanout = 2; COMB Node = 'clock_div:U1\|Mux0'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.531 ns" { clock_div:U1|Mux0~21 clock_div:U1|Mux0 } "NODE_NAME" } } { "clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.535 ns) + CELL(0.000 ns) 4.941 ns clock_div:U1\|Mux0~clkctrl 4 COMB CLKCTRL_G5 16 " "Info: 4: + IC(1.535 ns) + CELL(0.000 ns) = 4.941 ns; Loc. = CLKCTRL_G5; Fanout = 16; COMB Node = 'clock_div:U1\|Mux0~clkctrl'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.535 ns" { clock_div:U1|Mux0 clock_div:U1|Mux0~clkctrl } "NODE_NAME" } } { "clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.012 ns) + CELL(0.537 ns) 6.490 ns Counter_Out\[15\] 5 REG LCFF_X63_Y23_N31 3 " "Info: 5: + IC(1.012 ns) + CELL(0.537 ns) = 6.490 ns; Loc. = LCFF_X63_Y23_N31; Fanout = 3; REG Node = 'Counter_Out\[15\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.549 ns" { clock_div:U1|Mux0~clkctrl Counter_Out[15] } "NODE_NAME" } } { "logic_analyzer_demo.vhd" "" { Text "Z:/EE367/Labs/lab07/logic_analyzer_demo.vhd" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.961 ns ( 30.22 % ) " "Info: Total cell delay = 1.961 ns ( 30.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.529 ns ( 69.78 % ) " "Info: Total interconnect delay = 4.529 ns ( 69.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "6.490 ns" { SW[3] clock_div:U1|Mux0~21 clock_div:U1|Mux0 clock_div:U1|Mux0~clkctrl Counter_Out[15] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "6.490 ns" { SW[3] {} SW[3]~combout {} clock_div:U1|Mux0~21 {} clock_div:U1|Mux0 {} clock_div:U1|Mux0~clkctrl {} Counter_Out[15] {} } { 0.000ns 0.000ns 1.726ns 0.256ns 1.535ns 1.012ns } { 0.000ns 0.999ns 0.150ns 0.275ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SW\[3\] source 7.493 ns - Longest register " "Info: - Longest clock path from clock \"SW\[3\]\" to source register is 7.493 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns SW\[3\] 1 CLK PIN_AE14 3 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_AE14; Fanout = 3; CLK Node = 'SW\[3\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[3] } "NODE_NAME" } } { "logic_analyzer_demo.vhd" "" { Text "Z:/EE367/Labs/lab07/logic_analyzer_demo.vhd" 31 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.170 ns) + CELL(0.438 ns) 2.607 ns clock_div:U1\|Mux0~18 2 COMB LCCOMB_X34_Y19_N22 1 " "Info: 2: + IC(1.170 ns) + CELL(0.438 ns) = 2.607 ns; Loc. = LCCOMB_X34_Y19_N22; Fanout = 1; COMB Node = 'clock_div:U1\|Mux0~18'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.608 ns" { SW[3] clock_div:U1|Mux0~18 } "NODE_NAME" } } { "clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.414 ns) + CELL(0.388 ns) 4.409 ns clock_div:U1\|Mux0 3 COMB LCCOMB_X46_Y17_N6 2 " "Info: 3: + IC(1.414 ns) + CELL(0.388 ns) = 4.409 ns; Loc. = LCCOMB_X46_Y17_N6; Fanout = 2; COMB Node = 'clock_div:U1\|Mux0'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.802 ns" { clock_div:U1|Mux0~18 clock_div:U1|Mux0 } "NODE_NAME" } } { "clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.535 ns) + CELL(0.000 ns) 5.944 ns clock_div:U1\|Mux0~clkctrl 4 COMB CLKCTRL_G5 16 " "Info: 4: + IC(1.535 ns) + CELL(0.000 ns) = 5.944 ns; Loc. = CLKCTRL_G5; Fanout = 16; COMB Node = 'clock_div:U1\|Mux0~clkctrl'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.535 ns" { clock_div:U1|Mux0 clock_div:U1|Mux0~clkctrl } "NODE_NAME" } } { "clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.012 ns) + CELL(0.537 ns) 7.493 ns Counter_Out\[1\] 5 REG LCFF_X63_Y23_N3 4 " "Info: 5: + IC(1.012 ns) + CELL(0.537 ns) = 7.493 ns; Loc. = LCFF_X63_Y23_N3; Fanout = 4; REG Node = 'Counter_Out\[1\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.549 ns" { clock_div:U1|Mux0~clkctrl Counter_Out[1] } "NODE_NAME" } } { "logic_analyzer_demo.vhd" "" { Text "Z:/EE367/Labs/lab07/logic_analyzer_demo.vhd" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.362 ns ( 31.52 % ) " "Info: Total cell delay = 2.362 ns ( 31.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.131 ns ( 68.48 % ) " "Info: Total interconnect delay = 5.131 ns ( 68.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "7.493 ns" { SW[3] clock_div:U1|Mux0~18 clock_div:U1|Mux0 clock_div:U1|Mux0~clkctrl Counter_Out[1] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "7.493 ns" { SW[3] {} SW[3]~combout {} clock_div:U1|Mux0~18 {} clock_div:U1|Mux0 {} clock_div:U1|Mux0~clkctrl {} Counter_Out[1] {} } { 0.000ns 0.000ns 1.170ns 1.414ns 1.535ns 1.012ns } { 0.000ns 0.999ns 0.438ns 0.388ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "6.490 ns" { SW[3] clock_div:U1|Mux0~21 clock_div:U1|Mux0 clock_div:U1|Mux0~clkctrl Counter_Out[15] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "6.490 ns" { SW[3] {} SW[3]~combout {} clock_div:U1|Mux0~21 {} clock_div:U1|Mux0 {} clock_div:U1|Mux0~clkctrl {} Counter_Out[15] {} } { 0.000ns 0.000ns 1.726ns 0.256ns 1.535ns 1.012ns } { 0.000ns 0.999ns 0.150ns 0.275ns 0.000ns 0.537ns } "" } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "7.493 ns" { SW[3] clock_div:U1|Mux0~18 clock_div:U1|Mux0 clock_div:U1|Mux0~clkctrl Counter_Out[1] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "7.493 ns" { SW[3] {} SW[3]~combout {} clock_div:U1|Mux0~18 {} clock_div:U1|Mux0 {} clock_div:U1|Mux0~clkctrl {} Counter_Out[1] {} } { 0.000ns 0.000ns 1.170ns 1.414ns 1.535ns 1.012ns } { 0.000ns 0.999ns 0.438ns 0.388ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "logic_analyzer_demo.vhd" "" { Text "Z:/EE367/Labs/lab07/logic_analyzer_demo.vhd" 127 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "logic_analyzer_demo.vhd" "" { Text "Z:/EE367/Labs/lab07/logic_analyzer_demo.vhd" 127 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.425 ns" { Counter_Out[1] Counter_Out[1]~19 Counter_Out[2]~21 Counter_Out[3]~23 Counter_Out[4]~25 Counter_Out[5]~27 Counter_Out[6]~29 Counter_Out[7]~31 Counter_Out[8]~33 Counter_Out[9]~35 Counter_Out[10]~37 Counter_Out[11]~39 Counter_Out[12]~41 Counter_Out[13]~43 Counter_Out[14]~45 Counter_Out[15]~46 Counter_Out[15] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "2.425 ns" { Counter_Out[1] {} Counter_Out[1]~19 {} Counter_Out[2]~21 {} Counter_Out[3]~23 {} Counter_Out[4]~25 {} Counter_Out[5]~27 {} Counter_Out[6]~29 {} Counter_Out[7]~31 {} Counter_Out[8]~33 {} Counter_Out[9]~35 {} Counter_Out[10]~37 {} Counter_Out[11]~39 {} Counter_Out[12]~41 {} Counter_Out[13]~43 {} Counter_Out[14]~45 {} Counter_Out[15]~46 {} Counter_Out[15] {} } { 0.000ns 0.506ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.414ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.084ns } "" } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "6.490 ns" { SW[3] clock_div:U1|Mux0~21 clock_div:U1|Mux0 clock_div:U1|Mux0~clkctrl Counter_Out[15] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "6.490 ns" { SW[3] {} SW[3]~combout {} clock_div:U1|Mux0~21 {} clock_div:U1|Mux0 {} clock_div:U1|Mux0~clkctrl {} Counter_Out[15] {} } { 0.000ns 0.000ns 1.726ns 0.256ns 1.535ns 1.012ns } { 0.000ns 0.999ns 0.150ns 0.275ns 0.000ns 0.537ns } "" } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "7.493 ns" { SW[3] clock_div:U1|Mux0~18 clock_div:U1|Mux0 clock_div:U1|Mux0~clkctrl Counter_Out[1] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "7.493 ns" { SW[3] {} SW[3]~combout {} clock_div:U1|Mux0~18 {} clock_div:U1|Mux0 {} clock_div:U1|Mux0~clkctrl {} Counter_Out[1] {} } { 0.000ns 0.000ns 1.170ns 1.414ns 1.535ns 1.012ns } { 0.000ns 0.999ns 0.438ns 0.388ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLOCK_50 register Counter_Out\[1\] register Counter_Out\[15\] 24.76 MHz 40.389 ns Internal " "Info: Clock \"CLOCK_50\" has Internal fmax of 24.76 MHz between source register \"Counter_Out\[1\]\" and destination register \"Counter_Out\[15\]\" (period= 40.389 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.425 ns + Longest register register " "Info: + Longest register to register delay is 2.425 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Counter_Out\[1\] 1 REG LCFF_X63_Y23_N3 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X63_Y23_N3; Fanout = 4; REG Node = 'Counter_Out\[1\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { Counter_Out[1] } "NODE_NAME" } } { "logic_analyzer_demo.vhd" "" { Text "Z:/EE367/Labs/lab07/logic_analyzer_demo.vhd" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.506 ns) + CELL(0.414 ns) 0.920 ns Counter_Out\[1\]~19 2 COMB LCCOMB_X63_Y23_N2 2 " "Info: 2: + IC(0.506 ns) + CELL(0.414 ns) = 0.920 ns; Loc. = LCCOMB_X63_Y23_N2; Fanout = 2; COMB Node = 'Counter_Out\[1\]~19'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.920 ns" { Counter_Out[1] Counter_Out[1]~19 } "NODE_NAME" } } { "logic_analyzer_demo.vhd" "" { Text "Z:/EE367/Labs/lab07/logic_analyzer_demo.vhd" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.991 ns Counter_Out\[2\]~21 3 COMB LCCOMB_X63_Y23_N4 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 0.991 ns; Loc. = LCCOMB_X63_Y23_N4; Fanout = 2; COMB Node = 'Counter_Out\[2\]~21'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Counter_Out[1]~19 Counter_Out[2]~21 } "NODE_NAME" } } { "logic_analyzer_demo.vhd" "" { Text "Z:/EE367/Labs/lab07/logic_analyzer_demo.vhd" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.062 ns Counter_Out\[3\]~23 4 COMB LCCOMB_X63_Y23_N6 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 1.062 ns; Loc. = LCCOMB_X63_Y23_N6; Fanout = 2; COMB Node = 'Counter_Out\[3\]~23'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Counter_Out[2]~21 Counter_Out[3]~23 } "NODE_NAME" } } { "logic_analyzer_demo.vhd" "" { Text "Z:/EE367/Labs/lab07/logic_analyzer_demo.vhd" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.133 ns Counter_Out\[4\]~25 5 COMB LCCOMB_X63_Y23_N8 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 1.133 ns; Loc. = LCCOMB_X63_Y23_N8; Fanout = 2; COMB Node = 'Counter_Out\[4\]~25'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Counter_Out[3]~23 Counter_Out[4]~25 } "NODE_NAME" } } { "logic_analyzer_demo.vhd" "" { Text "Z:/EE367/Labs/lab07/logic_analyzer_demo.vhd" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.204 ns Counter_Out\[5\]~27 6 COMB LCCOMB_X63_Y23_N10 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 1.204 ns; Loc. = LCCOMB_X63_Y23_N10; Fanout = 2; COMB Node = 'Counter_Out\[5\]~27'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Counter_Out[4]~25 Counter_Out[5]~27 } "NODE_NAME" } } { "logic_analyzer_demo.vhd" "" { Text "Z:/EE367/Labs/lab07/logic_analyzer_demo.vhd" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.275 ns Counter_Out\[6\]~29 7 COMB LCCOMB_X63_Y23_N12 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 1.275 ns; Loc. = LCCOMB_X63_Y23_N12; Fanout = 2; COMB Node = 'Counter_Out\[6\]~29'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Counter_Out[5]~27 Counter_Out[6]~29 } "NODE_NAME" } } { "logic_analyzer_demo.vhd" "" { Text "Z:/EE367/Labs/lab07/logic_analyzer_demo.vhd" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 1.434 ns Counter_Out\[7\]~31 8 COMB LCCOMB_X63_Y23_N14 2 " "Info: 8: + IC(0.000 ns) + CELL(0.159 ns) = 1.434 ns; Loc. = LCCOMB_X63_Y23_N14; Fanout = 2; COMB Node = 'Counter_Out\[7\]~31'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { Counter_Out[6]~29 Counter_Out[7]~31 } "NODE_NAME" } } { "logic_analyzer_demo.vhd" "" { Text "Z:/EE367/Labs/lab07/logic_analyzer_demo.vhd" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.505 ns Counter_Out\[8\]~33 9 COMB LCCOMB_X63_Y23_N16 2 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 1.505 ns; Loc. = LCCOMB_X63_Y23_N16; Fanout = 2; COMB Node = 'Counter_Out\[8\]~33'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Counter_Out[7]~31 Counter_Out[8]~33 } "NODE_NAME" } } { "logic_analyzer_demo.vhd" "" { Text "Z:/EE367/Labs/lab07/logic_analyzer_demo.vhd" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.576 ns Counter_Out\[9\]~35 10 COMB LCCOMB_X63_Y23_N18 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 1.576 ns; Loc. = LCCOMB_X63_Y23_N18; Fanout = 2; COMB Node = 'Counter_Out\[9\]~35'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Counter_Out[8]~33 Counter_Out[9]~35 } "NODE_NAME" } } { "logic_analyzer_demo.vhd" "" { Text "Z:/EE367/Labs/lab07/logic_analyzer_demo.vhd" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.647 ns Counter_Out\[10\]~37 11 COMB LCCOMB_X63_Y23_N20 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 1.647 ns; Loc. = LCCOMB_X63_Y23_N20; Fanout = 2; COMB Node = 'Counter_Out\[10\]~37'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Counter_Out[9]~35 Counter_Out[10]~37 } "NODE_NAME" } } { "logic_analyzer_demo.vhd" "" { Text "Z:/EE367/Labs/lab07/logic_analyzer_demo.vhd" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.718 ns Counter_Out\[11\]~39 12 COMB LCCOMB_X63_Y23_N22 2 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 1.718 ns; Loc. = LCCOMB_X63_Y23_N22; Fanout = 2; COMB Node = 'Counter_Out\[11\]~39'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Counter_Out[10]~37 Counter_Out[11]~39 } "NODE_NAME" } } { "logic_analyzer_demo.vhd" "" { Text "Z:/EE367/Labs/lab07/logic_analyzer_demo.vhd" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.789 ns Counter_Out\[12\]~41 13 COMB LCCOMB_X63_Y23_N24 2 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 1.789 ns; Loc. = LCCOMB_X63_Y23_N24; Fanout = 2; COMB Node = 'Counter_Out\[12\]~41'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Counter_Out[11]~39 Counter_Out[12]~41 } "NODE_NAME" } } { "logic_analyzer_demo.vhd" "" { Text "Z:/EE367/Labs/lab07/logic_analyzer_demo.vhd" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.860 ns Counter_Out\[13\]~43 14 COMB LCCOMB_X63_Y23_N26 2 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 1.860 ns; Loc. = LCCOMB_X63_Y23_N26; Fanout = 2; COMB Node = 'Counter_Out\[13\]~43'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Counter_Out[12]~41 Counter_Out[13]~43 } "NODE_NAME" } } { "logic_analyzer_demo.vhd" "" { Text "Z:/EE367/Labs/lab07/logic_analyzer_demo.vhd" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.931 ns Counter_Out\[14\]~45 15 COMB LCCOMB_X63_Y23_N28 1 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 1.931 ns; Loc. = LCCOMB_X63_Y23_N28; Fanout = 1; COMB Node = 'Counter_Out\[14\]~45'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Counter_Out[13]~43 Counter_Out[14]~45 } "NODE_NAME" } } { "logic_analyzer_demo.vhd" "" { Text "Z:/EE367/Labs/lab07/logic_analyzer_demo.vhd" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 2.341 ns Counter_Out\[15\]~46 16 COMB LCCOMB_X63_Y23_N30 1 " "Info: 16: + IC(0.000 ns) + CELL(0.410 ns) = 2.341 ns; Loc. = LCCOMB_X63_Y23_N30; Fanout = 1; COMB Node = 'Counter_Out\[15\]~46'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { Counter_Out[14]~45 Counter_Out[15]~46 } "NODE_NAME" } } { "logic_analyzer_demo.vhd" "" { Text "Z:/EE367/Labs/lab07/logic_analyzer_demo.vhd" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 2.425 ns Counter_Out\[15\] 17 REG LCFF_X63_Y23_N31 3 " "Info: 17: + IC(0.000 ns) + CELL(0.084 ns) = 2.425 ns; Loc. = LCFF_X63_Y23_N31; Fanout = 3; REG Node = 'Counter_Out\[15\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Counter_Out[15]~46 Counter_Out[15] } "NODE_NAME" } } { "logic_analyzer_demo.vhd" "" { Text "Z:/EE367/Labs/lab07/logic_analyzer_demo.vhd" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.919 ns ( 79.13 % ) " "Info: Total cell delay = 1.919 ns ( 79.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.506 ns ( 20.87 % ) " "Info: Total interconnect delay = 0.506 ns ( 20.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.425 ns" { Counter_Out[1] Counter_Out[1]~19 Counter_Out[2]~21 Counter_Out[3]~23 Counter_Out[4]~25 Counter_Out[5]~27 Counter_Out[6]~29 Counter_Out[7]~31 Counter_Out[8]~33 Counter_Out[9]~35 Counter_Out[10]~37 Counter_Out[11]~39 Counter_Out[12]~41 Counter_Out[13]~43 Counter_Out[14]~45 Counter_Out[15]~46 Counter_Out[15] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "2.425 ns" { Counter_Out[1] {} Counter_Out[1]~19 {} Counter_Out[2]~21 {} Counter_Out[3]~23 {} Counter_Out[4]~25 {} Counter_Out[5]~27 {} Counter_Out[6]~29 {} Counter_Out[7]~31 {} Counter_Out[8]~33 {} Counter_Out[9]~35 {} Counter_Out[10]~37 {} Counter_Out[11]~39 {} Counter_Out[12]~41 {} Counter_Out[13]~43 {} Counter_Out[14]~45 {} Counter_Out[15]~46 {} Counter_Out[15] {} } { 0.000ns 0.506ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.414ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-37.750 ns - Smallest " "Info: - Smallest clock skew is -37.750 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 9.419 ns + Shortest register " "Info: + Shortest clock path from clock \"CLOCK_50\" to destination register is 9.419 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 3 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "logic_analyzer_demo.vhd" "" { Text "Z:/EE367/Labs/lab07/logic_analyzer_demo.vhd" 33 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.527 ns) + CELL(0.438 ns) 2.964 ns clock_div:U1\|Mux0~0 2 COMB LCCOMB_X34_Y19_N4 1 " "Info: 2: + IC(1.527 ns) + CELL(0.438 ns) = 2.964 ns; Loc. = LCCOMB_X34_Y19_N4; Fanout = 1; COMB Node = 'clock_div:U1\|Mux0~0'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.965 ns" { CLOCK_50 clock_div:U1|Mux0~0 } "NODE_NAME" } } { "clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.275 ns) 3.496 ns clock_div:U1\|Mux0~1 3 COMB LCCOMB_X34_Y19_N28 1 " "Info: 3: + IC(0.257 ns) + CELL(0.275 ns) = 3.496 ns; Loc. = LCCOMB_X34_Y19_N28; Fanout = 1; COMB Node = 'clock_div:U1\|Mux0~1'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.532 ns" { clock_div:U1|Mux0~0 clock_div:U1|Mux0~1 } "NODE_NAME" } } { "clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.252 ns) + CELL(0.388 ns) 4.136 ns clock_div:U1\|Mux0~16 4 COMB LCCOMB_X34_Y19_N30 1 " "Info: 4: + IC(0.252 ns) + CELL(0.388 ns) = 4.136 ns; Loc. = LCCOMB_X34_Y19_N30; Fanout = 1; COMB Node = 'clock_div:U1\|Mux0~16'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.640 ns" { clock_div:U1|Mux0~1 clock_div:U1|Mux0~16 } "NODE_NAME" } } { "clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.150 ns) 4.533 ns clock_div:U1\|Mux0~18 5 COMB LCCOMB_X34_Y19_N22 1 " "Info: 5: + IC(0.247 ns) + CELL(0.150 ns) = 4.533 ns; Loc. = LCCOMB_X34_Y19_N22; Fanout = 1; COMB Node = 'clock_div:U1\|Mux0~18'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.397 ns" { clock_div:U1|Mux0~16 clock_div:U1|Mux0~18 } "NODE_NAME" } } { "clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.414 ns) + CELL(0.388 ns) 6.335 ns clock_div:U1\|Mux0 6 COMB LCCOMB_X46_Y17_N6 2 " "Info: 6: + IC(1.414 ns) + CELL(0.388 ns) = 6.335 ns; Loc. = LCCOMB_X46_Y17_N6; Fanout = 2; COMB Node = 'clock_div:U1\|Mux0'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.802 ns" { clock_div:U1|Mux0~18 clock_div:U1|Mux0 } "NODE_NAME" } } { "clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.535 ns) + CELL(0.000 ns) 7.870 ns clock_div:U1\|Mux0~clkctrl 7 COMB CLKCTRL_G5 16 " "Info: 7: + IC(1.535 ns) + CELL(0.000 ns) = 7.870 ns; Loc. = CLKCTRL_G5; Fanout = 16; COMB Node = 'clock_div:U1\|Mux0~clkctrl'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.535 ns" { clock_div:U1|Mux0 clock_div:U1|Mux0~clkctrl } "NODE_NAME" } } { "clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.012 ns) + CELL(0.537 ns) 9.419 ns Counter_Out\[15\] 8 REG LCFF_X63_Y23_N31 3 " "Info: 8: + IC(1.012 ns) + CELL(0.537 ns) = 9.419 ns; Loc. = LCFF_X63_Y23_N31; Fanout = 3; REG Node = 'Counter_Out\[15\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.549 ns" { clock_div:U1|Mux0~clkctrl Counter_Out[15] } "NODE_NAME" } } { "logic_analyzer_demo.vhd" "" { Text "Z:/EE367/Labs/lab07/logic_analyzer_demo.vhd" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.175 ns ( 33.71 % ) " "Info: Total cell delay = 3.175 ns ( 33.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.244 ns ( 66.29 % ) " "Info: Total interconnect delay = 6.244 ns ( 66.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "9.419 ns" { CLOCK_50 clock_div:U1|Mux0~0 clock_div:U1|Mux0~1 clock_div:U1|Mux0~16 clock_div:U1|Mux0~18 clock_div:U1|Mux0 clock_div:U1|Mux0~clkctrl Counter_Out[15] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "9.419 ns" { CLOCK_50 {} CLOCK_50~combout {} clock_div:U1|Mux0~0 {} clock_div:U1|Mux0~1 {} clock_div:U1|Mux0~16 {} clock_div:U1|Mux0~18 {} clock_div:U1|Mux0 {} clock_div:U1|Mux0~clkctrl {} Counter_Out[15] {} } { 0.000ns 0.000ns 1.527ns 0.257ns 0.252ns 0.247ns 1.414ns 1.535ns 1.012ns } { 0.000ns 0.999ns 0.438ns 0.275ns 0.388ns 0.150ns 0.388ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 47.169 ns - Longest register " "Info: - Longest clock path from clock \"CLOCK_50\" to source register is 47.169 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 3 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "logic_analyzer_demo.vhd" "" { Text "Z:/EE367/Labs/lab07/logic_analyzer_demo.vhd" 33 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.445 ns) + CELL(0.787 ns) 3.231 ns clock_div:U1\|dflipflop:D1\|Q 2 REG LCFF_X34_Y19_N13 3 " "Info: 2: + IC(1.445 ns) + CELL(0.787 ns) = 3.231 ns; Loc. = LCFF_X34_Y19_N13; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D1\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.232 ns" { CLOCK_50 clock_div:U1|dflipflop:D1|Q } "NODE_NAME" } } { "dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.297 ns) + CELL(0.787 ns) 4.315 ns clock_div:U1\|dflipflop:D2\|Q 3 REG LCFF_X34_Y19_N1 3 " "Info: 3: + IC(0.297 ns) + CELL(0.787 ns) = 4.315 ns; Loc. = LCFF_X34_Y19_N1; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D2\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.084 ns" { clock_div:U1|dflipflop:D1|Q clock_div:U1|dflipflop:D2|Q } "NODE_NAME" } } { "dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.700 ns) + CELL(0.787 ns) 5.802 ns clock_div:U1\|dflipflop:D3\|Q 4 REG LCFF_X33_Y20_N9 3 " "Info: 4: + IC(0.700 ns) + CELL(0.787 ns) = 5.802 ns; Loc. = LCFF_X33_Y20_N9; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D3\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.487 ns" { clock_div:U1|dflipflop:D2|Q clock_div:U1|dflipflop:D3|Q } "NODE_NAME" } } { "dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.787 ns) 6.879 ns clock_div:U1\|dflipflop:D4\|Q 5 REG LCFF_X33_Y20_N17 3 " "Info: 5: + IC(0.290 ns) + CELL(0.787 ns) = 6.879 ns; Loc. = LCFF_X33_Y20_N17; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D4\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.077 ns" { clock_div:U1|dflipflop:D3|Q clock_div:U1|dflipflop:D4|Q } "NODE_NAME" } } { "dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.491 ns) + CELL(0.787 ns) 8.157 ns clock_div:U1\|dflipflop:D5\|Q 6 REG LCFF_X34_Y20_N9 3 " "Info: 6: + IC(0.491 ns) + CELL(0.787 ns) = 8.157 ns; Loc. = LCFF_X34_Y20_N9; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D5\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.278 ns" { clock_div:U1|dflipflop:D4|Q clock_div:U1|dflipflop:D5|Q } "NODE_NAME" } } { "dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.787 ns) 9.234 ns clock_div:U1\|dflipflop:D6\|Q 7 REG LCFF_X34_Y20_N17 3 " "Info: 7: + IC(0.290 ns) + CELL(0.787 ns) = 9.234 ns; Loc. = LCFF_X34_Y20_N17; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D6\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.077 ns" { clock_div:U1|dflipflop:D5|Q clock_div:U1|dflipflop:D6|Q } "NODE_NAME" } } { "dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.686 ns) + CELL(0.787 ns) 10.707 ns clock_div:U1\|dflipflop:D7\|Q 8 REG LCFF_X35_Y20_N17 3 " "Info: 8: + IC(0.686 ns) + CELL(0.787 ns) = 10.707 ns; Loc. = LCFF_X35_Y20_N17; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D7\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.473 ns" { clock_div:U1|dflipflop:D6|Q clock_div:U1|dflipflop:D7|Q } "NODE_NAME" } } { "dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.291 ns) + CELL(0.787 ns) 11.785 ns clock_div:U1\|dflipflop:D8\|Q 9 REG LCFF_X35_Y20_N9 3 " "Info: 9: + IC(0.291 ns) + CELL(0.787 ns) = 11.785 ns; Loc. = LCFF_X35_Y20_N9; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D8\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.078 ns" { clock_div:U1|dflipflop:D7|Q clock_div:U1|dflipflop:D8|Q } "NODE_NAME" } } { "dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.772 ns) + CELL(0.787 ns) 13.344 ns clock_div:U1\|dflipflop:D9\|Q 10 REG LCFF_X34_Y18_N5 3 " "Info: 10: + IC(0.772 ns) + CELL(0.787 ns) = 13.344 ns; Loc. = LCFF_X34_Y18_N5; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D9\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.559 ns" { clock_div:U1|dflipflop:D8|Q clock_div:U1|dflipflop:D9|Q } "NODE_NAME" } } { "dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.471 ns) + CELL(0.787 ns) 14.602 ns clock_div:U1\|dflipflop:D10\|Q 11 REG LCFF_X35_Y18_N9 3 " "Info: 11: + IC(0.471 ns) + CELL(0.787 ns) = 14.602 ns; Loc. = LCFF_X35_Y18_N9; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D10\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.258 ns" { clock_div:U1|dflipflop:D9|Q clock_div:U1|dflipflop:D10|Q } "NODE_NAME" } } { "dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.787 ns) 15.679 ns clock_div:U1\|dflipflop:D11\|Q 12 REG LCFF_X35_Y18_N1 3 " "Info: 12: + IC(0.290 ns) + CELL(0.787 ns) = 15.679 ns; Loc. = LCFF_X35_Y18_N1; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D11\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.077 ns" { clock_div:U1|dflipflop:D10|Q clock_div:U1|dflipflop:D11|Q } "NODE_NAME" } } { "dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.764 ns) + CELL(0.787 ns) 17.230 ns clock_div:U1\|dflipflop:D12\|Q 13 REG LCFF_X36_Y19_N3 3 " "Info: 13: + IC(0.764 ns) + CELL(0.787 ns) = 17.230 ns; Loc. = LCFF_X36_Y19_N3; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D12\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.551 ns" { clock_div:U1|dflipflop:D11|Q clock_div:U1|dflipflop:D12|Q } "NODE_NAME" } } { "dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.296 ns) + CELL(0.787 ns) 18.313 ns clock_div:U1\|dflipflop:D13\|Q 14 REG LCFF_X36_Y19_N31 3 " "Info: 14: + IC(0.296 ns) + CELL(0.787 ns) = 18.313 ns; Loc. = LCFF_X36_Y19_N31; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D13\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.083 ns" { clock_div:U1|dflipflop:D12|Q clock_div:U1|dflipflop:D13|Q } "NODE_NAME" } } { "dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.436 ns) + CELL(0.787 ns) 19.536 ns clock_div:U1\|dflipflop:D14\|Q 15 REG LCFF_X35_Y19_N23 3 " "Info: 15: + IC(0.436 ns) + CELL(0.787 ns) = 19.536 ns; Loc. = LCFF_X35_Y19_N23; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D14\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.223 ns" { clock_div:U1|dflipflop:D13|Q clock_div:U1|dflipflop:D14|Q } "NODE_NAME" } } { "dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.295 ns) + CELL(0.787 ns) 20.618 ns clock_div:U1\|dflipflop:D15\|Q 16 REG LCFF_X35_Y19_N15 3 " "Info: 16: + IC(0.295 ns) + CELL(0.787 ns) = 20.618 ns; Loc. = LCFF_X35_Y19_N15; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D15\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.082 ns" { clock_div:U1|dflipflop:D14|Q clock_div:U1|dflipflop:D15|Q } "NODE_NAME" } } { "dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.703 ns) + CELL(0.787 ns) 22.108 ns clock_div:U1\|dflipflop:D16\|Q 17 REG LCFF_X33_Y19_N23 3 " "Info: 17: + IC(0.703 ns) + CELL(0.787 ns) = 22.108 ns; Loc. = LCFF_X33_Y19_N23; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D16\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.490 ns" { clock_div:U1|dflipflop:D15|Q clock_div:U1|dflipflop:D16|Q } "NODE_NAME" } } { "dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.298 ns) + CELL(0.787 ns) 23.193 ns clock_div:U1\|dflipflop:D17\|Q 18 REG LCFF_X33_Y19_N21 3 " "Info: 18: + IC(0.298 ns) + CELL(0.787 ns) = 23.193 ns; Loc. = LCFF_X33_Y19_N21; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D17\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.085 ns" { clock_div:U1|dflipflop:D16|Q clock_div:U1|dflipflop:D17|Q } "NODE_NAME" } } { "dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.175 ns) + CELL(0.787 ns) 25.155 ns clock_div:U1\|dflipflop:D18\|Q 19 REG LCFF_X45_Y19_N17 3 " "Info: 19: + IC(1.175 ns) + CELL(0.787 ns) = 25.155 ns; Loc. = LCFF_X45_Y19_N17; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D18\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.962 ns" { clock_div:U1|dflipflop:D17|Q clock_div:U1|dflipflop:D18|Q } "NODE_NAME" } } { "dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.291 ns) + CELL(0.787 ns) 26.233 ns clock_div:U1\|dflipflop:D19\|Q 20 REG LCFF_X45_Y19_N25 3 " "Info: 20: + IC(0.291 ns) + CELL(0.787 ns) = 26.233 ns; Loc. = LCFF_X45_Y19_N25; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D19\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.078 ns" { clock_div:U1|dflipflop:D18|Q clock_div:U1|dflipflop:D19|Q } "NODE_NAME" } } { "dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.763 ns) + CELL(0.787 ns) 27.783 ns clock_div:U1\|dflipflop:D20\|Q 21 REG LCFF_X45_Y18_N9 3 " "Info: 21: + IC(0.763 ns) + CELL(0.787 ns) = 27.783 ns; Loc. = LCFF_X45_Y18_N9; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D20\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.550 ns" { clock_div:U1|dflipflop:D19|Q clock_div:U1|dflipflop:D20|Q } "NODE_NAME" } } { "dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.787 ns) 28.860 ns clock_div:U1\|dflipflop:D21\|Q 22 REG LCFF_X45_Y18_N17 3 " "Info: 22: + IC(0.290 ns) + CELL(0.787 ns) = 28.860 ns; Loc. = LCFF_X45_Y18_N17; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D21\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.077 ns" { clock_div:U1|dflipflop:D20|Q clock_div:U1|dflipflop:D21|Q } "NODE_NAME" } } { "dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.691 ns) + CELL(0.787 ns) 30.338 ns clock_div:U1\|dflipflop:D22\|Q 23 REG LCFF_X44_Y17_N3 3 " "Info: 23: + IC(0.691 ns) + CELL(0.787 ns) = 30.338 ns; Loc. = LCFF_X44_Y17_N3; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D22\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.478 ns" { clock_div:U1|dflipflop:D21|Q clock_div:U1|dflipflop:D22|Q } "NODE_NAME" } } { "dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.296 ns) + CELL(0.787 ns) 31.421 ns clock_div:U1\|dflipflop:D23\|Q 24 REG LCFF_X44_Y17_N15 3 " "Info: 24: + IC(0.296 ns) + CELL(0.787 ns) = 31.421 ns; Loc. = LCFF_X44_Y17_N15; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D23\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.083 ns" { clock_div:U1|dflipflop:D22|Q clock_div:U1|dflipflop:D23|Q } "NODE_NAME" } } { "dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.430 ns) + CELL(0.787 ns) 32.638 ns clock_div:U1\|dflipflop:D24\|Q 25 REG LCFF_X45_Y17_N5 3 " "Info: 25: + IC(0.430 ns) + CELL(0.787 ns) = 32.638 ns; Loc. = LCFF_X45_Y17_N5; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D24\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.217 ns" { clock_div:U1|dflipflop:D23|Q clock_div:U1|dflipflop:D24|Q } "NODE_NAME" } } { "dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.787 ns) 33.715 ns clock_div:U1\|dflipflop:D25\|Q 26 REG LCFF_X45_Y17_N17 3 " "Info: 26: + IC(0.290 ns) + CELL(0.787 ns) = 33.715 ns; Loc. = LCFF_X45_Y17_N17; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D25\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.077 ns" { clock_div:U1|dflipflop:D24|Q clock_div:U1|dflipflop:D25|Q } "NODE_NAME" } } { "dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.691 ns) + CELL(0.787 ns) 35.193 ns clock_div:U1\|dflipflop:D26\|Q 27 REG LCFF_X49_Y17_N27 3 " "Info: 27: + IC(0.691 ns) + CELL(0.787 ns) = 35.193 ns; Loc. = LCFF_X49_Y17_N27; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D26\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.478 ns" { clock_div:U1|dflipflop:D25|Q clock_div:U1|dflipflop:D26|Q } "NODE_NAME" } } { "dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.698 ns) + CELL(0.787 ns) 36.678 ns clock_div:U1\|dflipflop:D27\|Q 28 REG LCFF_X46_Y17_N3 3 " "Info: 28: + IC(0.698 ns) + CELL(0.787 ns) = 36.678 ns; Loc. = LCFF_X46_Y17_N3; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D27\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.485 ns" { clock_div:U1|dflipflop:D26|Q clock_div:U1|dflipflop:D27|Q } "NODE_NAME" } } { "dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(0.787 ns) 37.765 ns clock_div:U1\|dflipflop:D28\|Q 29 REG LCFF_X46_Y17_N29 3 " "Info: 29: + IC(0.300 ns) + CELL(0.787 ns) = 37.765 ns; Loc. = LCFF_X46_Y17_N29; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D28\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.087 ns" { clock_div:U1|dflipflop:D27|Q clock_div:U1|dflipflop:D28|Q } "NODE_NAME" } } { "dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.471 ns) + CELL(0.787 ns) 39.023 ns clock_div:U1\|dflipflop:D29\|Q 30 REG LCFF_X47_Y17_N19 3 " "Info: 30: + IC(0.471 ns) + CELL(0.787 ns) = 39.023 ns; Loc. = LCFF_X47_Y17_N19; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D29\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.258 ns" { clock_div:U1|dflipflop:D28|Q clock_div:U1|dflipflop:D29|Q } "NODE_NAME" } } { "dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.295 ns) + CELL(0.787 ns) 40.105 ns clock_div:U1\|dflipflop:D30\|Q 31 REG LCFF_X47_Y17_N31 3 " "Info: 31: + IC(0.295 ns) + CELL(0.787 ns) = 40.105 ns; Loc. = LCFF_X47_Y17_N31; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D30\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.082 ns" { clock_div:U1|dflipflop:D29|Q clock_div:U1|dflipflop:D30|Q } "NODE_NAME" } } { "dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.428 ns) + CELL(0.787 ns) 41.320 ns clock_div:U1\|dflipflop:D31\|Q 32 REG LCFF_X48_Y17_N21 1 " "Info: 32: + IC(0.428 ns) + CELL(0.787 ns) = 41.320 ns; Loc. = LCFF_X48_Y17_N21; Fanout = 1; REG Node = 'clock_div:U1\|dflipflop:D31\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.215 ns" { clock_div:U1|dflipflop:D30|Q clock_div:U1|dflipflop:D31|Q } "NODE_NAME" } } { "dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.712 ns) + CELL(0.150 ns) 42.182 ns clock_div:U1\|Mux0~15 33 COMB LCCOMB_X46_Y17_N10 1 " "Info: 33: + IC(0.712 ns) + CELL(0.150 ns) = 42.182 ns; Loc. = LCCOMB_X46_Y17_N10; Fanout = 1; COMB Node = 'clock_div:U1\|Mux0~15'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.862 ns" { clock_div:U1|dflipflop:D31|Q clock_div:U1|Mux0~15 } "NODE_NAME" } } { "clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.263 ns) + CELL(0.438 ns) 42.883 ns clock_div:U1\|Mux0~20 34 COMB LCCOMB_X46_Y17_N8 1 " "Info: 34: + IC(0.263 ns) + CELL(0.438 ns) = 42.883 ns; Loc. = LCCOMB_X46_Y17_N8; Fanout = 1; COMB Node = 'clock_div:U1\|Mux0~20'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.701 ns" { clock_div:U1|Mux0~15 clock_div:U1|Mux0~20 } "NODE_NAME" } } { "clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.252 ns) + CELL(0.419 ns) 43.554 ns clock_div:U1\|Mux0~21 35 COMB LCCOMB_X46_Y17_N14 1 " "Info: 35: + IC(0.252 ns) + CELL(0.419 ns) = 43.554 ns; Loc. = LCCOMB_X46_Y17_N14; Fanout = 1; COMB Node = 'clock_div:U1\|Mux0~21'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.671 ns" { clock_div:U1|Mux0~20 clock_div:U1|Mux0~21 } "NODE_NAME" } } { "clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.256 ns) + CELL(0.275 ns) 44.085 ns clock_div:U1\|Mux0 36 COMB LCCOMB_X46_Y17_N6 2 " "Info: 36: + IC(0.256 ns) + CELL(0.275 ns) = 44.085 ns; Loc. = LCCOMB_X46_Y17_N6; Fanout = 2; COMB Node = 'clock_div:U1\|Mux0'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.531 ns" { clock_div:U1|Mux0~21 clock_div:U1|Mux0 } "NODE_NAME" } } { "clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.535 ns) + CELL(0.000 ns) 45.620 ns clock_div:U1\|Mux0~clkctrl 37 COMB CLKCTRL_G5 16 " "Info: 37: + IC(1.535 ns) + CELL(0.000 ns) = 45.620 ns; Loc. = CLKCTRL_G5; Fanout = 16; COMB Node = 'clock_div:U1\|Mux0~clkctrl'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.535 ns" { clock_div:U1|Mux0 clock_div:U1|Mux0~clkctrl } "NODE_NAME" } } { "clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.012 ns) + CELL(0.537 ns) 47.169 ns Counter_Out\[1\] 38 REG LCFF_X63_Y23_N3 4 " "Info: 38: + IC(1.012 ns) + CELL(0.537 ns) = 47.169 ns; Loc. = LCFF_X63_Y23_N3; Fanout = 4; REG Node = 'Counter_Out\[1\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.549 ns" { clock_div:U1|Mux0~clkctrl Counter_Out[1] } "NODE_NAME" } } { "logic_analyzer_demo.vhd" "" { Text "Z:/EE367/Labs/lab07/logic_analyzer_demo.vhd" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "27.215 ns ( 57.70 % ) " "Info: Total cell delay = 27.215 ns ( 57.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "19.954 ns ( 42.30 % ) " "Info: Total interconnect delay = 19.954 ns ( 42.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "47.169 ns" { CLOCK_50 clock_div:U1|dflipflop:D1|Q clock_div:U1|dflipflop:D2|Q clock_div:U1|dflipflop:D3|Q clock_div:U1|dflipflop:D4|Q clock_div:U1|dflipflop:D5|Q clock_div:U1|dflipflop:D6|Q clock_div:U1|dflipflop:D7|Q clock_div:U1|dflipflop:D8|Q clock_div:U1|dflipflop:D9|Q clock_div:U1|dflipflop:D10|Q clock_div:U1|dflipflop:D11|Q clock_div:U1|dflipflop:D12|Q clock_div:U1|dflipflop:D13|Q clock_div:U1|dflipflop:D14|Q clock_div:U1|dflipflop:D15|Q clock_div:U1|dflipflop:D16|Q clock_div:U1|dflipflop:D17|Q clock_div:U1|dflipflop:D18|Q clock_div:U1|dflipflop:D19|Q clock_div:U1|dflipflop:D20|Q clock_div:U1|dflipflop:D21|Q clock_div:U1|dflipflop:D22|Q clock_div:U1|dflipflop:D23|Q clock_div:U1|dflipflop:D24|Q clock_div:U1|dflipflop:D25|Q clock_div:U1|dflipflop:D26|Q clock_div:U1|dflipflop:D27|Q clock_div:U1|dflipflop:D28|Q clock_div:U1|dflipflop:D29|Q clock_div:U1|dflipflop:D30|Q clock_div:U1|dflipflop:D31|Q clock_div:U1|Mux0~15 clock_div:U1|Mux0~20 clock_div:U1|Mux0~21 clock_div:U1|Mux0 clock_div:U1|Mux0~clkctrl Counter_Out[1] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "47.169 ns" { CLOCK_50 {} CLOCK_50~combout {} clock_div:U1|dflipflop:D1|Q {} clock_div:U1|dflipflop:D2|Q {} clock_div:U1|dflipflop:D3|Q {} clock_div:U1|dflipflop:D4|Q {} clock_div:U1|dflipflop:D5|Q {} clock_div:U1|dflipflop:D6|Q {} clock_div:U1|dflipflop:D7|Q {} clock_div:U1|dflipflop:D8|Q {} clock_div:U1|dflipflop:D9|Q {} clock_div:U1|dflipflop:D10|Q {} clock_div:U1|dflipflop:D11|Q {} clock_div:U1|dflipflop:D12|Q {} clock_div:U1|dflipflop:D13|Q {} clock_div:U1|dflipflop:D14|Q {} clock_div:U1|dflipflop:D15|Q {} clock_div:U1|dflipflop:D16|Q {} clock_div:U1|dflipflop:D17|Q {} clock_div:U1|dflipflop:D18|Q {} clock_div:U1|dflipflop:D19|Q {} clock_div:U1|dflipflop:D20|Q {} clock_div:U1|dflipflop:D21|Q {} clock_div:U1|dflipflop:D22|Q {} clock_div:U1|dflipflop:D23|Q {} clock_div:U1|dflipflop:D24|Q {} clock_div:U1|dflipflop:D25|Q {} clock_div:U1|dflipflop:D26|Q {} clock_div:U1|dflipflop:D27|Q {} clock_div:U1|dflipflop:D28|Q {} clock_div:U1|dflipflop:D29|Q {} clock_div:U1|dflipflop:D30|Q {} clock_div:U1|dflipflop:D31|Q {} clock_div:U1|Mux0~15 {} clock_div:U1|Mux0~20 {} clock_div:U1|Mux0~21 {} clock_div:U1|Mux0 {} clock_div:U1|Mux0~clkctrl {} Counter_Out[1] {} } { 0.000ns 0.000ns 1.445ns 0.297ns 0.700ns 0.290ns 0.491ns 0.290ns 0.686ns 0.291ns 0.772ns 0.471ns 0.290ns 0.764ns 0.296ns 0.436ns 0.295ns 0.703ns 0.298ns 1.175ns 0.291ns 0.763ns 0.290ns 0.691ns 0.296ns 0.430ns 0.290ns 0.691ns 0.698ns 0.300ns 0.471ns 0.295ns 0.428ns 0.712ns 0.263ns 0.252ns 0.256ns 1.535ns 1.012ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.150ns 0.438ns 0.419ns 0.275ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "9.419 ns" { CLOCK_50 clock_div:U1|Mux0~0 clock_div:U1|Mux0~1 clock_div:U1|Mux0~16 clock_div:U1|Mux0~18 clock_div:U1|Mux0 clock_div:U1|Mux0~clkctrl Counter_Out[15] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "9.419 ns" { CLOCK_50 {} CLOCK_50~combout {} clock_div:U1|Mux0~0 {} clock_div:U1|Mux0~1 {} clock_div:U1|Mux0~16 {} clock_div:U1|Mux0~18 {} clock_div:U1|Mux0 {} clock_div:U1|Mux0~clkctrl {} Counter_Out[15] {} } { 0.000ns 0.000ns 1.527ns 0.257ns 0.252ns 0.247ns 1.414ns 1.535ns 1.012ns } { 0.000ns 0.999ns 0.438ns 0.275ns 0.388ns 0.150ns 0.388ns 0.000ns 0.537ns } "" } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "47.169 ns" { CLOCK_50 clock_div:U1|dflipflop:D1|Q clock_div:U1|dflipflop:D2|Q clock_div:U1|dflipflop:D3|Q clock_div:U1|dflipflop:D4|Q clock_div:U1|dflipflop:D5|Q clock_div:U1|dflipflop:D6|Q clock_div:U1|dflipflop:D7|Q clock_div:U1|dflipflop:D8|Q clock_div:U1|dflipflop:D9|Q clock_div:U1|dflipflop:D10|Q clock_div:U1|dflipflop:D11|Q clock_div:U1|dflipflop:D12|Q clock_div:U1|dflipflop:D13|Q clock_div:U1|dflipflop:D14|Q clock_div:U1|dflipflop:D15|Q clock_div:U1|dflipflop:D16|Q clock_div:U1|dflipflop:D17|Q clock_div:U1|dflipflop:D18|Q clock_div:U1|dflipflop:D19|Q clock_div:U1|dflipflop:D20|Q clock_div:U1|dflipflop:D21|Q clock_div:U1|dflipflop:D22|Q clock_div:U1|dflipflop:D23|Q clock_div:U1|dflipflop:D24|Q clock_div:U1|dflipflop:D25|Q clock_div:U1|dflipflop:D26|Q clock_div:U1|dflipflop:D27|Q clock_div:U1|dflipflop:D28|Q clock_div:U1|dflipflop:D29|Q clock_div:U1|dflipflop:D30|Q clock_div:U1|dflipflop:D31|Q clock_div:U1|Mux0~15 clock_div:U1|Mux0~20 clock_div:U1|Mux0~21 clock_div:U1|Mux0 clock_div:U1|Mux0~clkctrl Counter_Out[1] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "47.169 ns" { CLOCK_50 {} CLOCK_50~combout {} clock_div:U1|dflipflop:D1|Q {} clock_div:U1|dflipflop:D2|Q {} clock_div:U1|dflipflop:D3|Q {} clock_div:U1|dflipflop:D4|Q {} clock_div:U1|dflipflop:D5|Q {} clock_div:U1|dflipflop:D6|Q {} clock_div:U1|dflipflop:D7|Q {} clock_div:U1|dflipflop:D8|Q {} clock_div:U1|dflipflop:D9|Q {} clock_div:U1|dflipflop:D10|Q {} clock_div:U1|dflipflop:D11|Q {} clock_div:U1|dflipflop:D12|Q {} clock_div:U1|dflipflop:D13|Q {} clock_div:U1|dflipflop:D14|Q {} clock_div:U1|dflipflop:D15|Q {} clock_div:U1|dflipflop:D16|Q {} clock_div:U1|dflipflop:D17|Q {} clock_div:U1|dflipflop:D18|Q {} clock_div:U1|dflipflop:D19|Q {} clock_div:U1|dflipflop:D20|Q {} clock_div:U1|dflipflop:D21|Q {} clock_div:U1|dflipflop:D22|Q {} clock_div:U1|dflipflop:D23|Q {} clock_div:U1|dflipflop:D24|Q {} clock_div:U1|dflipflop:D25|Q {} clock_div:U1|dflipflop:D26|Q {} clock_div:U1|dflipflop:D27|Q {} clock_div:U1|dflipflop:D28|Q {} clock_div:U1|dflipflop:D29|Q {} clock_div:U1|dflipflop:D30|Q {} clock_div:U1|dflipflop:D31|Q {} clock_div:U1|Mux0~15 {} clock_div:U1|Mux0~20 {} clock_div:U1|Mux0~21 {} clock_div:U1|Mux0 {} clock_div:U1|Mux0~clkctrl {} Counter_Out[1] {} } { 0.000ns 0.000ns 1.445ns 0.297ns 0.700ns 0.290ns 0.491ns 0.290ns 0.686ns 0.291ns 0.772ns 0.471ns 0.290ns 0.764ns 0.296ns 0.436ns 0.295ns 0.703ns 0.298ns 1.175ns 0.291ns 0.763ns 0.290ns 0.691ns 0.296ns 0.430ns 0.290ns 0.691ns 0.698ns 0.300ns 0.471ns 0.295ns 0.428ns 0.712ns 0.263ns 0.252ns 0.256ns 1.535ns 1.012ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.150ns 0.438ns 0.419ns 0.275ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "logic_analyzer_demo.vhd" "" { Text "Z:/EE367/Labs/lab07/logic_analyzer_demo.vhd" 127 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "logic_analyzer_demo.vhd" "" { Text "Z:/EE367/Labs/lab07/logic_analyzer_demo.vhd" 127 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.425 ns" { Counter_Out[1] Counter_Out[1]~19 Counter_Out[2]~21 Counter_Out[3]~23 Counter_Out[4]~25 Counter_Out[5]~27 Counter_Out[6]~29 Counter_Out[7]~31 Counter_Out[8]~33 Counter_Out[9]~35 Counter_Out[10]~37 Counter_Out[11]~39 Counter_Out[12]~41 Counter_Out[13]~43 Counter_Out[14]~45 Counter_Out[15]~46 Counter_Out[15] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "2.425 ns" { Counter_Out[1] {} Counter_Out[1]~19 {} Counter_Out[2]~21 {} Counter_Out[3]~23 {} Counter_Out[4]~25 {} Counter_Out[5]~27 {} Counter_Out[6]~29 {} Counter_Out[7]~31 {} Counter_Out[8]~33 {} Counter_Out[9]~35 {} Counter_Out[10]~37 {} Counter_Out[11]~39 {} Counter_Out[12]~41 {} Counter_Out[13]~43 {} Counter_Out[14]~45 {} Counter_Out[15]~46 {} Counter_Out[15] {} } { 0.000ns 0.506ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.414ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.084ns } "" } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "9.419 ns" { CLOCK_50 clock_div:U1|Mux0~0 clock_div:U1|Mux0~1 clock_div:U1|Mux0~16 clock_div:U1|Mux0~18 clock_div:U1|Mux0 clock_div:U1|Mux0~clkctrl Counter_Out[15] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "9.419 ns" { CLOCK_50 {} CLOCK_50~combout {} clock_div:U1|Mux0~0 {} clock_div:U1|Mux0~1 {} clock_div:U1|Mux0~16 {} clock_div:U1|Mux0~18 {} clock_div:U1|Mux0 {} clock_div:U1|Mux0~clkctrl {} Counter_Out[15] {} } { 0.000ns 0.000ns 1.527ns 0.257ns 0.252ns 0.247ns 1.414ns 1.535ns 1.012ns } { 0.000ns 0.999ns 0.438ns 0.275ns 0.388ns 0.150ns 0.388ns 0.000ns 0.537ns } "" } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "47.169 ns" { CLOCK_50 clock_div:U1|dflipflop:D1|Q clock_div:U1|dflipflop:D2|Q clock_div:U1|dflipflop:D3|Q clock_div:U1|dflipflop:D4|Q clock_div:U1|dflipflop:D5|Q clock_div:U1|dflipflop:D6|Q clock_div:U1|dflipflop:D7|Q clock_div:U1|dflipflop:D8|Q clock_div:U1|dflipflop:D9|Q clock_div:U1|dflipflop:D10|Q clock_div:U1|dflipflop:D11|Q clock_div:U1|dflipflop:D12|Q clock_div:U1|dflipflop:D13|Q clock_div:U1|dflipflop:D14|Q clock_div:U1|dflipflop:D15|Q clock_div:U1|dflipflop:D16|Q clock_div:U1|dflipflop:D17|Q clock_div:U1|dflipflop:D18|Q clock_div:U1|dflipflop:D19|Q clock_div:U1|dflipflop:D20|Q clock_div:U1|dflipflop:D21|Q clock_div:U1|dflipflop:D22|Q clock_div:U1|dflipflop:D23|Q clock_div:U1|dflipflop:D24|Q clock_div:U1|dflipflop:D25|Q clock_div:U1|dflipflop:D26|Q clock_div:U1|dflipflop:D27|Q clock_div:U1|dflipflop:D28|Q clock_div:U1|dflipflop:D29|Q clock_div:U1|dflipflop:D30|Q clock_div:U1|dflipflop:D31|Q clock_div:U1|Mux0~15 clock_div:U1|Mux0~20 clock_div:U1|Mux0~21 clock_div:U1|Mux0 clock_div:U1|Mux0~clkctrl Counter_Out[1] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "47.169 ns" { CLOCK_50 {} CLOCK_50~combout {} clock_div:U1|dflipflop:D1|Q {} clock_div:U1|dflipflop:D2|Q {} clock_div:U1|dflipflop:D3|Q {} clock_div:U1|dflipflop:D4|Q {} clock_div:U1|dflipflop:D5|Q {} clock_div:U1|dflipflop:D6|Q {} clock_div:U1|dflipflop:D7|Q {} clock_div:U1|dflipflop:D8|Q {} clock_div:U1|dflipflop:D9|Q {} clock_div:U1|dflipflop:D10|Q {} clock_div:U1|dflipflop:D11|Q {} clock_div:U1|dflipflop:D12|Q {} clock_div:U1|dflipflop:D13|Q {} clock_div:U1|dflipflop:D14|Q {} clock_div:U1|dflipflop:D15|Q {} clock_div:U1|dflipflop:D16|Q {} clock_div:U1|dflipflop:D17|Q {} clock_div:U1|dflipflop:D18|Q {} clock_div:U1|dflipflop:D19|Q {} clock_div:U1|dflipflop:D20|Q {} clock_div:U1|dflipflop:D21|Q {} clock_div:U1|dflipflop:D22|Q {} clock_div:U1|dflipflop:D23|Q {} clock_div:U1|dflipflop:D24|Q {} clock_div:U1|dflipflop:D25|Q {} clock_div:U1|dflipflop:D26|Q {} clock_div:U1|dflipflop:D27|Q {} clock_div:U1|dflipflop:D28|Q {} clock_div:U1|dflipflop:D29|Q {} clock_div:U1|dflipflop:D30|Q {} clock_div:U1|dflipflop:D31|Q {} clock_div:U1|Mux0~15 {} clock_div:U1|Mux0~20 {} clock_div:U1|Mux0~21 {} clock_div:U1|Mux0 {} clock_div:U1|Mux0~clkctrl {} Counter_Out[1] {} } { 0.000ns 0.000ns 1.445ns 0.297ns 0.700ns 0.290ns 0.491ns 0.290ns 0.686ns 0.291ns 0.772ns 0.471ns 0.290ns 0.764ns 0.296ns 0.436ns 0.295ns 0.703ns 0.298ns 1.175ns 0.291ns 0.763ns 0.290ns 0.691ns 0.296ns 0.430ns 0.290ns 0.691ns 0.698ns 0.300ns 0.471ns 0.295ns 0.428ns 0.712ns 0.263ns 0.252ns 0.256ns 1.535ns 1.012ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.150ns 0.438ns 0.419ns 0.275ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "SW\[1\] register Counter_Out\[1\] register Counter_Out\[15\] 193.95 MHz 5.156 ns Internal " "Info: Clock \"SW\[1\]\" has Internal fmax of 193.95 MHz between source register \"Counter_Out\[1\]\" and destination register \"Counter_Out\[15\]\" (period= 5.156 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.425 ns + Longest register register " "Info: + Longest register to register delay is 2.425 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Counter_Out\[1\] 1 REG LCFF_X63_Y23_N3 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X63_Y23_N3; Fanout = 4; REG Node = 'Counter_Out\[1\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { Counter_Out[1] } "NODE_NAME" } } { "logic_analyzer_demo.vhd" "" { Text "Z:/EE367/Labs/lab07/logic_analyzer_demo.vhd" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.506 ns) + CELL(0.414 ns) 0.920 ns Counter_Out\[1\]~19 2 COMB LCCOMB_X63_Y23_N2 2 " "Info: 2: + IC(0.506 ns) + CELL(0.414 ns) = 0.920 ns; Loc. = LCCOMB_X63_Y23_N2; Fanout = 2; COMB Node = 'Counter_Out\[1\]~19'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.920 ns" { Counter_Out[1] Counter_Out[1]~19 } "NODE_NAME" } } { "logic_analyzer_demo.vhd" "" { Text "Z:/EE367/Labs/lab07/logic_analyzer_demo.vhd" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.991 ns Counter_Out\[2\]~21 3 COMB LCCOMB_X63_Y23_N4 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 0.991 ns; Loc. = LCCOMB_X63_Y23_N4; Fanout = 2; COMB Node = 'Counter_Out\[2\]~21'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Counter_Out[1]~19 Counter_Out[2]~21 } "NODE_NAME" } } { "logic_analyzer_demo.vhd" "" { Text "Z:/EE367/Labs/lab07/logic_analyzer_demo.vhd" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.062 ns Counter_Out\[3\]~23 4 COMB LCCOMB_X63_Y23_N6 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 1.062 ns; Loc. = LCCOMB_X63_Y23_N6; Fanout = 2; COMB Node = 'Counter_Out\[3\]~23'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Counter_Out[2]~21 Counter_Out[3]~23 } "NODE_NAME" } } { "logic_analyzer_demo.vhd" "" { Text "Z:/EE367/Labs/lab07/logic_analyzer_demo.vhd" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.133 ns Counter_Out\[4\]~25 5 COMB LCCOMB_X63_Y23_N8 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 1.133 ns; Loc. = LCCOMB_X63_Y23_N8; Fanout = 2; COMB Node = 'Counter_Out\[4\]~25'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Counter_Out[3]~23 Counter_Out[4]~25 } "NODE_NAME" } } { "logic_analyzer_demo.vhd" "" { Text "Z:/EE367/Labs/lab07/logic_analyzer_demo.vhd" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.204 ns Counter_Out\[5\]~27 6 COMB LCCOMB_X63_Y23_N10 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 1.204 ns; Loc. = LCCOMB_X63_Y23_N10; Fanout = 2; COMB Node = 'Counter_Out\[5\]~27'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Counter_Out[4]~25 Counter_Out[5]~27 } "NODE_NAME" } } { "logic_analyzer_demo.vhd" "" { Text "Z:/EE367/Labs/lab07/logic_analyzer_demo.vhd" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.275 ns Counter_Out\[6\]~29 7 COMB LCCOMB_X63_Y23_N12 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 1.275 ns; Loc. = LCCOMB_X63_Y23_N12; Fanout = 2; COMB Node = 'Counter_Out\[6\]~29'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Counter_Out[5]~27 Counter_Out[6]~29 } "NODE_NAME" } } { "logic_analyzer_demo.vhd" "" { Text "Z:/EE367/Labs/lab07/logic_analyzer_demo.vhd" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 1.434 ns Counter_Out\[7\]~31 8 COMB LCCOMB_X63_Y23_N14 2 " "Info: 8: + IC(0.000 ns) + CELL(0.159 ns) = 1.434 ns; Loc. = LCCOMB_X63_Y23_N14; Fanout = 2; COMB Node = 'Counter_Out\[7\]~31'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { Counter_Out[6]~29 Counter_Out[7]~31 } "NODE_NAME" } } { "logic_analyzer_demo.vhd" "" { Text "Z:/EE367/Labs/lab07/logic_analyzer_demo.vhd" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.505 ns Counter_Out\[8\]~33 9 COMB LCCOMB_X63_Y23_N16 2 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 1.505 ns; Loc. = LCCOMB_X63_Y23_N16; Fanout = 2; COMB Node = 'Counter_Out\[8\]~33'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Counter_Out[7]~31 Counter_Out[8]~33 } "NODE_NAME" } } { "logic_analyzer_demo.vhd" "" { Text "Z:/EE367/Labs/lab07/logic_analyzer_demo.vhd" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.576 ns Counter_Out\[9\]~35 10 COMB LCCOMB_X63_Y23_N18 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 1.576 ns; Loc. = LCCOMB_X63_Y23_N18; Fanout = 2; COMB Node = 'Counter_Out\[9\]~35'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Counter_Out[8]~33 Counter_Out[9]~35 } "NODE_NAME" } } { "logic_analyzer_demo.vhd" "" { Text "Z:/EE367/Labs/lab07/logic_analyzer_demo.vhd" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.647 ns Counter_Out\[10\]~37 11 COMB LCCOMB_X63_Y23_N20 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 1.647 ns; Loc. = LCCOMB_X63_Y23_N20; Fanout = 2; COMB Node = 'Counter_Out\[10\]~37'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Counter_Out[9]~35 Counter_Out[10]~37 } "NODE_NAME" } } { "logic_analyzer_demo.vhd" "" { Text "Z:/EE367/Labs/lab07/logic_analyzer_demo.vhd" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.718 ns Counter_Out\[11\]~39 12 COMB LCCOMB_X63_Y23_N22 2 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 1.718 ns; Loc. = LCCOMB_X63_Y23_N22; Fanout = 2; COMB Node = 'Counter_Out\[11\]~39'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Counter_Out[10]~37 Counter_Out[11]~39 } "NODE_NAME" } } { "logic_analyzer_demo.vhd" "" { Text "Z:/EE367/Labs/lab07/logic_analyzer_demo.vhd" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.789 ns Counter_Out\[12\]~41 13 COMB LCCOMB_X63_Y23_N24 2 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 1.789 ns; Loc. = LCCOMB_X63_Y23_N24; Fanout = 2; COMB Node = 'Counter_Out\[12\]~41'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Counter_Out[11]~39 Counter_Out[12]~41 } "NODE_NAME" } } { "logic_analyzer_demo.vhd" "" { Text "Z:/EE367/Labs/lab07/logic_analyzer_demo.vhd" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.860 ns Counter_Out\[13\]~43 14 COMB LCCOMB_X63_Y23_N26 2 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 1.860 ns; Loc. = LCCOMB_X63_Y23_N26; Fanout = 2; COMB Node = 'Counter_Out\[13\]~43'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Counter_Out[12]~41 Counter_Out[13]~43 } "NODE_NAME" } } { "logic_analyzer_demo.vhd" "" { Text "Z:/EE367/Labs/lab07/logic_analyzer_demo.vhd" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.931 ns Counter_Out\[14\]~45 15 COMB LCCOMB_X63_Y23_N28 1 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 1.931 ns; Loc. = LCCOMB_X63_Y23_N28; Fanout = 1; COMB Node = 'Counter_Out\[14\]~45'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Counter_Out[13]~43 Counter_Out[14]~45 } "NODE_NAME" } } { "logic_analyzer_demo.vhd" "" { Text "Z:/EE367/Labs/lab07/logic_analyzer_demo.vhd" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 2.341 ns Counter_Out\[15\]~46 16 COMB LCCOMB_X63_Y23_N30 1 " "Info: 16: + IC(0.000 ns) + CELL(0.410 ns) = 2.341 ns; Loc. = LCCOMB_X63_Y23_N30; Fanout = 1; COMB Node = 'Counter_Out\[15\]~46'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { Counter_Out[14]~45 Counter_Out[15]~46 } "NODE_NAME" } } { "logic_analyzer_demo.vhd" "" { Text "Z:/EE367/Labs/lab07/logic_analyzer_demo.vhd" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 2.425 ns Counter_Out\[15\] 17 REG LCFF_X63_Y23_N31 3 " "Info: 17: + IC(0.000 ns) + CELL(0.084 ns) = 2.425 ns; Loc. = LCFF_X63_Y23_N31; Fanout = 3; REG Node = 'Counter_Out\[15\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Counter_Out[15]~46 Counter_Out[15] } "NODE_NAME" } } { "logic_analyzer_demo.vhd" "" { Text "Z:/EE367/Labs/lab07/logic_analyzer_demo.vhd" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.919 ns ( 79.13 % ) " "Info: Total cell delay = 1.919 ns ( 79.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.506 ns ( 20.87 % ) " "Info: Total interconnect delay = 0.506 ns ( 20.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.425 ns" { Counter_Out[1] Counter_Out[1]~19 Counter_Out[2]~21 Counter_Out[3]~23 Counter_Out[4]~25 Counter_Out[5]~27 Counter_Out[6]~29 Counter_Out[7]~31 Counter_Out[8]~33 Counter_Out[9]~35 Counter_Out[10]~37 Counter_Out[11]~39 Counter_Out[12]~41 Counter_Out[13]~43 Counter_Out[14]~45 Counter_Out[15]~46 Counter_Out[15] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "2.425 ns" { Counter_Out[1] {} Counter_Out[1]~19 {} Counter_Out[2]~21 {} Counter_Out[3]~23 {} Counter_Out[4]~25 {} Counter_Out[5]~27 {} Counter_Out[6]~29 {} Counter_Out[7]~31 {} Counter_Out[8]~33 {} Counter_Out[9]~35 {} Counter_Out[10]~37 {} Counter_Out[11]~39 {} Counter_Out[12]~41 {} Counter_Out[13]~43 {} Counter_Out[14]~45 {} Counter_Out[15]~46 {} Counter_Out[15] {} } { 0.000ns 0.506ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.414ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-2.517 ns - Smallest " "Info: - Smallest clock skew is -2.517 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SW\[1\] destination 6.967 ns + Shortest register " "Info: + Shortest clock path from clock \"SW\[1\]\" to destination register is 6.967 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns SW\[1\] 1 CLK PIN_N26 17 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N26; Fanout = 17; CLK Node = 'SW\[1\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[1] } "NODE_NAME" } } { "logic_analyzer_demo.vhd" "" { Text "Z:/EE367/Labs/lab07/logic_analyzer_demo.vhd" 31 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.154 ns) + CELL(0.275 ns) 2.428 ns clock_div:U1\|Mux0~11 2 COMB LCCOMB_X46_Y17_N12 1 " "Info: 2: + IC(1.154 ns) + CELL(0.275 ns) = 2.428 ns; Loc. = LCCOMB_X46_Y17_N12; Fanout = 1; COMB Node = 'clock_div:U1\|Mux0~11'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.429 ns" { SW[1] clock_div:U1|Mux0~11 } "NODE_NAME" } } { "clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.243 ns) + CELL(0.150 ns) 2.821 ns clock_div:U1\|Mux0~19 3 COMB LCCOMB_X46_Y17_N4 1 " "Info: 3: + IC(0.243 ns) + CELL(0.150 ns) = 2.821 ns; Loc. = LCCOMB_X46_Y17_N4; Fanout = 1; COMB Node = 'clock_div:U1\|Mux0~19'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.393 ns" { clock_div:U1|Mux0~11 clock_div:U1|Mux0~19 } "NODE_NAME" } } { "clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.256 ns) + CELL(0.275 ns) 3.352 ns clock_div:U1\|Mux0~21 4 COMB LCCOMB_X46_Y17_N14 1 " "Info: 4: + IC(0.256 ns) + CELL(0.275 ns) = 3.352 ns; Loc. = LCCOMB_X46_Y17_N14; Fanout = 1; COMB Node = 'clock_div:U1\|Mux0~21'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.531 ns" { clock_div:U1|Mux0~19 clock_div:U1|Mux0~21 } "NODE_NAME" } } { "clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.256 ns) + CELL(0.275 ns) 3.883 ns clock_div:U1\|Mux0 5 COMB LCCOMB_X46_Y17_N6 2 " "Info: 5: + IC(0.256 ns) + CELL(0.275 ns) = 3.883 ns; Loc. = LCCOMB_X46_Y17_N6; Fanout = 2; COMB Node = 'clock_div:U1\|Mux0'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.531 ns" { clock_div:U1|Mux0~21 clock_div:U1|Mux0 } "NODE_NAME" } } { "clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.535 ns) + CELL(0.000 ns) 5.418 ns clock_div:U1\|Mux0~clkctrl 6 COMB CLKCTRL_G5 16 " "Info: 6: + IC(1.535 ns) + CELL(0.000 ns) = 5.418 ns; Loc. = CLKCTRL_G5; Fanout = 16; COMB Node = 'clock_div:U1\|Mux0~clkctrl'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.535 ns" { clock_div:U1|Mux0 clock_div:U1|Mux0~clkctrl } "NODE_NAME" } } { "clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.012 ns) + CELL(0.537 ns) 6.967 ns Counter_Out\[15\] 7 REG LCFF_X63_Y23_N31 3 " "Info: 7: + IC(1.012 ns) + CELL(0.537 ns) = 6.967 ns; Loc. = LCFF_X63_Y23_N31; Fanout = 3; REG Node = 'Counter_Out\[15\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.549 ns" { clock_div:U1|Mux0~clkctrl Counter_Out[15] } "NODE_NAME" } } { "logic_analyzer_demo.vhd" "" { Text "Z:/EE367/Labs/lab07/logic_analyzer_demo.vhd" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.511 ns ( 36.04 % ) " "Info: Total cell delay = 2.511 ns ( 36.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.456 ns ( 63.96 % ) " "Info: Total interconnect delay = 4.456 ns ( 63.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "6.967 ns" { SW[1] clock_div:U1|Mux0~11 clock_div:U1|Mux0~19 clock_div:U1|Mux0~21 clock_div:U1|Mux0 clock_div:U1|Mux0~clkctrl Counter_Out[15] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "6.967 ns" { SW[1] {} SW[1]~combout {} clock_div:U1|Mux0~11 {} clock_div:U1|Mux0~19 {} clock_div:U1|Mux0~21 {} clock_div:U1|Mux0 {} clock_div:U1|Mux0~clkctrl {} Counter_Out[15] {} } { 0.000ns 0.000ns 1.154ns 0.243ns 0.256ns 0.256ns 1.535ns 1.012ns } { 0.000ns 0.999ns 0.275ns 0.150ns 0.275ns 0.275ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SW\[1\] source 9.484 ns - Longest register " "Info: - Longest clock path from clock \"SW\[1\]\" to source register is 9.484 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns SW\[1\] 1 CLK PIN_N26 17 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N26; Fanout = 17; CLK Node = 'SW\[1\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[1] } "NODE_NAME" } } { "logic_analyzer_demo.vhd" "" { Text "Z:/EE367/Labs/lab07/logic_analyzer_demo.vhd" 31 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.457 ns) + CELL(0.275 ns) 2.731 ns clock_div:U1\|Mux0~4 2 COMB LCCOMB_X34_Y19_N18 1 " "Info: 2: + IC(1.457 ns) + CELL(0.275 ns) = 2.731 ns; Loc. = LCCOMB_X34_Y19_N18; Fanout = 1; COMB Node = 'clock_div:U1\|Mux0~4'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.732 ns" { SW[1] clock_div:U1|Mux0~4 } "NODE_NAME" } } { "clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.241 ns) + CELL(0.420 ns) 3.392 ns clock_div:U1\|Mux0~5 3 COMB LCCOMB_X34_Y19_N16 1 " "Info: 3: + IC(0.241 ns) + CELL(0.420 ns) = 3.392 ns; Loc. = LCCOMB_X34_Y19_N16; Fanout = 1; COMB Node = 'clock_div:U1\|Mux0~5'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.661 ns" { clock_div:U1|Mux0~4 clock_div:U1|Mux0~5 } "NODE_NAME" } } { "clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.270 ns) + CELL(0.408 ns) 4.070 ns clock_div:U1\|Mux0~17 4 COMB LCCOMB_X34_Y19_N8 1 " "Info: 4: + IC(0.270 ns) + CELL(0.408 ns) = 4.070 ns; Loc. = LCCOMB_X34_Y19_N8; Fanout = 1; COMB Node = 'clock_div:U1\|Mux0~17'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.678 ns" { clock_div:U1|Mux0~5 clock_div:U1|Mux0~17 } "NODE_NAME" } } { "clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.271 ns) 4.598 ns clock_div:U1\|Mux0~18 5 COMB LCCOMB_X34_Y19_N22 1 " "Info: 5: + IC(0.257 ns) + CELL(0.271 ns) = 4.598 ns; Loc. = LCCOMB_X34_Y19_N22; Fanout = 1; COMB Node = 'clock_div:U1\|Mux0~18'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.528 ns" { clock_div:U1|Mux0~17 clock_div:U1|Mux0~18 } "NODE_NAME" } } { "clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.414 ns) + CELL(0.388 ns) 6.400 ns clock_div:U1\|Mux0 6 COMB LCCOMB_X46_Y17_N6 2 " "Info: 6: + IC(1.414 ns) + CELL(0.388 ns) = 6.400 ns; Loc. = LCCOMB_X46_Y17_N6; Fanout = 2; COMB Node = 'clock_div:U1\|Mux0'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.802 ns" { clock_div:U1|Mux0~18 clock_div:U1|Mux0 } "NODE_NAME" } } { "clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.535 ns) + CELL(0.000 ns) 7.935 ns clock_div:U1\|Mux0~clkctrl 7 COMB CLKCTRL_G5 16 " "Info: 7: + IC(1.535 ns) + CELL(0.000 ns) = 7.935 ns; Loc. = CLKCTRL_G5; Fanout = 16; COMB Node = 'clock_div:U1\|Mux0~clkctrl'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.535 ns" { clock_div:U1|Mux0 clock_div:U1|Mux0~clkctrl } "NODE_NAME" } } { "clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.012 ns) + CELL(0.537 ns) 9.484 ns Counter_Out\[1\] 8 REG LCFF_X63_Y23_N3 4 " "Info: 8: + IC(1.012 ns) + CELL(0.537 ns) = 9.484 ns; Loc. = LCFF_X63_Y23_N3; Fanout = 4; REG Node = 'Counter_Out\[1\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.549 ns" { clock_div:U1|Mux0~clkctrl Counter_Out[1] } "NODE_NAME" } } { "logic_analyzer_demo.vhd" "" { Text "Z:/EE367/Labs/lab07/logic_analyzer_demo.vhd" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.298 ns ( 34.77 % ) " "Info: Total cell delay = 3.298 ns ( 34.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.186 ns ( 65.23 % ) " "Info: Total interconnect delay = 6.186 ns ( 65.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "9.484 ns" { SW[1] clock_div:U1|Mux0~4 clock_div:U1|Mux0~5 clock_div:U1|Mux0~17 clock_div:U1|Mux0~18 clock_div:U1|Mux0 clock_div:U1|Mux0~clkctrl Counter_Out[1] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "9.484 ns" { SW[1] {} SW[1]~combout {} clock_div:U1|Mux0~4 {} clock_div:U1|Mux0~5 {} clock_div:U1|Mux0~17 {} clock_div:U1|Mux0~18 {} clock_div:U1|Mux0 {} clock_div:U1|Mux0~clkctrl {} Counter_Out[1] {} } { 0.000ns 0.000ns 1.457ns 0.241ns 0.270ns 0.257ns 1.414ns 1.535ns 1.012ns } { 0.000ns 0.999ns 0.275ns 0.420ns 0.408ns 0.271ns 0.388ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "6.967 ns" { SW[1] clock_div:U1|Mux0~11 clock_div:U1|Mux0~19 clock_div:U1|Mux0~21 clock_div:U1|Mux0 clock_div:U1|Mux0~clkctrl Counter_Out[15] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "6.967 ns" { SW[1] {} SW[1]~combout {} clock_div:U1|Mux0~11 {} clock_div:U1|Mux0~19 {} clock_div:U1|Mux0~21 {} clock_div:U1|Mux0 {} clock_div:U1|Mux0~clkctrl {} Counter_Out[15] {} } { 0.000ns 0.000ns 1.154ns 0.243ns 0.256ns 0.256ns 1.535ns 1.012ns } { 0.000ns 0.999ns 0.275ns 0.150ns 0.275ns 0.275ns 0.000ns 0.537ns } "" } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "9.484 ns" { SW[1] clock_div:U1|Mux0~4 clock_div:U1|Mux0~5 clock_div:U1|Mux0~17 clock_div:U1|Mux0~18 clock_div:U1|Mux0 clock_div:U1|Mux0~clkctrl Counter_Out[1] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "9.484 ns" { SW[1] {} SW[1]~combout {} clock_div:U1|Mux0~4 {} clock_div:U1|Mux0~5 {} clock_div:U1|Mux0~17 {} clock_div:U1|Mux0~18 {} clock_div:U1|Mux0 {} clock_div:U1|Mux0~clkctrl {} Counter_Out[1] {} } { 0.000ns 0.000ns 1.457ns 0.241ns 0.270ns 0.257ns 1.414ns 1.535ns 1.012ns } { 0.000ns 0.999ns 0.275ns 0.420ns 0.408ns 0.271ns 0.388ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "logic_analyzer_demo.vhd" "" { Text "Z:/EE367/Labs/lab07/logic_analyzer_demo.vhd" 127 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "logic_analyzer_demo.vhd" "" { Text "Z:/EE367/Labs/lab07/logic_analyzer_demo.vhd" 127 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.425 ns" { Counter_Out[1] Counter_Out[1]~19 Counter_Out[2]~21 Counter_Out[3]~23 Counter_Out[4]~25 Counter_Out[5]~27 Counter_Out[6]~29 Counter_Out[7]~31 Counter_Out[8]~33 Counter_Out[9]~35 Counter_Out[10]~37 Counter_Out[11]~39 Counter_Out[12]~41 Counter_Out[13]~43 Counter_Out[14]~45 Counter_Out[15]~46 Counter_Out[15] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "2.425 ns" { Counter_Out[1] {} Counter_Out[1]~19 {} Counter_Out[2]~21 {} Counter_Out[3]~23 {} Counter_Out[4]~25 {} Counter_Out[5]~27 {} Counter_Out[6]~29 {} Counter_Out[7]~31 {} Counter_Out[8]~33 {} Counter_Out[9]~35 {} Counter_Out[10]~37 {} Counter_Out[11]~39 {} Counter_Out[12]~41 {} Counter_Out[13]~43 {} Counter_Out[14]~45 {} Counter_Out[15]~46 {} Counter_Out[15] {} } { 0.000ns 0.506ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.414ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.084ns } "" } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "6.967 ns" { SW[1] clock_div:U1|Mux0~11 clock_div:U1|Mux0~19 clock_div:U1|Mux0~21 clock_div:U1|Mux0 clock_div:U1|Mux0~clkctrl Counter_Out[15] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "6.967 ns" { SW[1] {} SW[1]~combout {} clock_div:U1|Mux0~11 {} clock_div:U1|Mux0~19 {} clock_div:U1|Mux0~21 {} clock_div:U1|Mux0 {} clock_div:U1|Mux0~clkctrl {} Counter_Out[15] {} } { 0.000ns 0.000ns 1.154ns 0.243ns 0.256ns 0.256ns 1.535ns 1.012ns } { 0.000ns 0.999ns 0.275ns 0.150ns 0.275ns 0.275ns 0.000ns 0.537ns } "" } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "9.484 ns" { SW[1] clock_div:U1|Mux0~4 clock_div:U1|Mux0~5 clock_div:U1|Mux0~17 clock_div:U1|Mux0~18 clock_div:U1|Mux0 clock_div:U1|Mux0~clkctrl Counter_Out[1] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "9.484 ns" { SW[1] {} SW[1]~combout {} clock_div:U1|Mux0~4 {} clock_div:U1|Mux0~5 {} clock_div:U1|Mux0~17 {} clock_div:U1|Mux0~18 {} clock_div:U1|Mux0 {} clock_div:U1|Mux0~clkctrl {} Counter_Out[1] {} } { 0.000ns 0.000ns 1.457ns 0.241ns 0.270ns 0.257ns 1.414ns 1.535ns 1.012ns } { 0.000ns 0.999ns 0.275ns 0.420ns 0.408ns 0.271ns 0.388ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "SW\[0\] register Counter_Out\[1\] register Counter_Out\[15\] 207.73 MHz 4.814 ns Internal " "Info: Clock \"SW\[0\]\" has Internal fmax of 207.73 MHz between source register \"Counter_Out\[1\]\" and destination register \"Counter_Out\[15\]\" (period= 4.814 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.425 ns + Longest register register " "Info: + Longest register to register delay is 2.425 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Counter_Out\[1\] 1 REG LCFF_X63_Y23_N3 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X63_Y23_N3; Fanout = 4; REG Node = 'Counter_Out\[1\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { Counter_Out[1] } "NODE_NAME" } } { "logic_analyzer_demo.vhd" "" { Text "Z:/EE367/Labs/lab07/logic_analyzer_demo.vhd" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.506 ns) + CELL(0.414 ns) 0.920 ns Counter_Out\[1\]~19 2 COMB LCCOMB_X63_Y23_N2 2 " "Info: 2: + IC(0.506 ns) + CELL(0.414 ns) = 0.920 ns; Loc. = LCCOMB_X63_Y23_N2; Fanout = 2; COMB Node = 'Counter_Out\[1\]~19'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.920 ns" { Counter_Out[1] Counter_Out[1]~19 } "NODE_NAME" } } { "logic_analyzer_demo.vhd" "" { Text "Z:/EE367/Labs/lab07/logic_analyzer_demo.vhd" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.991 ns Counter_Out\[2\]~21 3 COMB LCCOMB_X63_Y23_N4 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 0.991 ns; Loc. = LCCOMB_X63_Y23_N4; Fanout = 2; COMB Node = 'Counter_Out\[2\]~21'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Counter_Out[1]~19 Counter_Out[2]~21 } "NODE_NAME" } } { "logic_analyzer_demo.vhd" "" { Text "Z:/EE367/Labs/lab07/logic_analyzer_demo.vhd" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.062 ns Counter_Out\[3\]~23 4 COMB LCCOMB_X63_Y23_N6 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 1.062 ns; Loc. = LCCOMB_X63_Y23_N6; Fanout = 2; COMB Node = 'Counter_Out\[3\]~23'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Counter_Out[2]~21 Counter_Out[3]~23 } "NODE_NAME" } } { "logic_analyzer_demo.vhd" "" { Text "Z:/EE367/Labs/lab07/logic_analyzer_demo.vhd" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.133 ns Counter_Out\[4\]~25 5 COMB LCCOMB_X63_Y23_N8 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 1.133 ns; Loc. = LCCOMB_X63_Y23_N8; Fanout = 2; COMB Node = 'Counter_Out\[4\]~25'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Counter_Out[3]~23 Counter_Out[4]~25 } "NODE_NAME" } } { "logic_analyzer_demo.vhd" "" { Text "Z:/EE367/Labs/lab07/logic_analyzer_demo.vhd" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.204 ns Counter_Out\[5\]~27 6 COMB LCCOMB_X63_Y23_N10 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 1.204 ns; Loc. = LCCOMB_X63_Y23_N10; Fanout = 2; COMB Node = 'Counter_Out\[5\]~27'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Counter_Out[4]~25 Counter_Out[5]~27 } "NODE_NAME" } } { "logic_analyzer_demo.vhd" "" { Text "Z:/EE367/Labs/lab07/logic_analyzer_demo.vhd" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.275 ns Counter_Out\[6\]~29 7 COMB LCCOMB_X63_Y23_N12 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 1.275 ns; Loc. = LCCOMB_X63_Y23_N12; Fanout = 2; COMB Node = 'Counter_Out\[6\]~29'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Counter_Out[5]~27 Counter_Out[6]~29 } "NODE_NAME" } } { "logic_analyzer_demo.vhd" "" { Text "Z:/EE367/Labs/lab07/logic_analyzer_demo.vhd" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 1.434 ns Counter_Out\[7\]~31 8 COMB LCCOMB_X63_Y23_N14 2 " "Info: 8: + IC(0.000 ns) + CELL(0.159 ns) = 1.434 ns; Loc. = LCCOMB_X63_Y23_N14; Fanout = 2; COMB Node = 'Counter_Out\[7\]~31'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { Counter_Out[6]~29 Counter_Out[7]~31 } "NODE_NAME" } } { "logic_analyzer_demo.vhd" "" { Text "Z:/EE367/Labs/lab07/logic_analyzer_demo.vhd" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.505 ns Counter_Out\[8\]~33 9 COMB LCCOMB_X63_Y23_N16 2 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 1.505 ns; Loc. = LCCOMB_X63_Y23_N16; Fanout = 2; COMB Node = 'Counter_Out\[8\]~33'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Counter_Out[7]~31 Counter_Out[8]~33 } "NODE_NAME" } } { "logic_analyzer_demo.vhd" "" { Text "Z:/EE367/Labs/lab07/logic_analyzer_demo.vhd" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.576 ns Counter_Out\[9\]~35 10 COMB LCCOMB_X63_Y23_N18 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 1.576 ns; Loc. = LCCOMB_X63_Y23_N18; Fanout = 2; COMB Node = 'Counter_Out\[9\]~35'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Counter_Out[8]~33 Counter_Out[9]~35 } "NODE_NAME" } } { "logic_analyzer_demo.vhd" "" { Text "Z:/EE367/Labs/lab07/logic_analyzer_demo.vhd" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.647 ns Counter_Out\[10\]~37 11 COMB LCCOMB_X63_Y23_N20 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 1.647 ns; Loc. = LCCOMB_X63_Y23_N20; Fanout = 2; COMB Node = 'Counter_Out\[10\]~37'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Counter_Out[9]~35 Counter_Out[10]~37 } "NODE_NAME" } } { "logic_analyzer_demo.vhd" "" { Text "Z:/EE367/Labs/lab07/logic_analyzer_demo.vhd" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.718 ns Counter_Out\[11\]~39 12 COMB LCCOMB_X63_Y23_N22 2 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 1.718 ns; Loc. = LCCOMB_X63_Y23_N22; Fanout = 2; COMB Node = 'Counter_Out\[11\]~39'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Counter_Out[10]~37 Counter_Out[11]~39 } "NODE_NAME" } } { "logic_analyzer_demo.vhd" "" { Text "Z:/EE367/Labs/lab07/logic_analyzer_demo.vhd" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.789 ns Counter_Out\[12\]~41 13 COMB LCCOMB_X63_Y23_N24 2 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 1.789 ns; Loc. = LCCOMB_X63_Y23_N24; Fanout = 2; COMB Node = 'Counter_Out\[12\]~41'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Counter_Out[11]~39 Counter_Out[12]~41 } "NODE_NAME" } } { "logic_analyzer_demo.vhd" "" { Text "Z:/EE367/Labs/lab07/logic_analyzer_demo.vhd" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.860 ns Counter_Out\[13\]~43 14 COMB LCCOMB_X63_Y23_N26 2 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 1.860 ns; Loc. = LCCOMB_X63_Y23_N26; Fanout = 2; COMB Node = 'Counter_Out\[13\]~43'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Counter_Out[12]~41 Counter_Out[13]~43 } "NODE_NAME" } } { "logic_analyzer_demo.vhd" "" { Text "Z:/EE367/Labs/lab07/logic_analyzer_demo.vhd" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.931 ns Counter_Out\[14\]~45 15 COMB LCCOMB_X63_Y23_N28 1 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 1.931 ns; Loc. = LCCOMB_X63_Y23_N28; Fanout = 1; COMB Node = 'Counter_Out\[14\]~45'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Counter_Out[13]~43 Counter_Out[14]~45 } "NODE_NAME" } } { "logic_analyzer_demo.vhd" "" { Text "Z:/EE367/Labs/lab07/logic_analyzer_demo.vhd" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 2.341 ns Counter_Out\[15\]~46 16 COMB LCCOMB_X63_Y23_N30 1 " "Info: 16: + IC(0.000 ns) + CELL(0.410 ns) = 2.341 ns; Loc. = LCCOMB_X63_Y23_N30; Fanout = 1; COMB Node = 'Counter_Out\[15\]~46'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { Counter_Out[14]~45 Counter_Out[15]~46 } "NODE_NAME" } } { "logic_analyzer_demo.vhd" "" { Text "Z:/EE367/Labs/lab07/logic_analyzer_demo.vhd" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 2.425 ns Counter_Out\[15\] 17 REG LCFF_X63_Y23_N31 3 " "Info: 17: + IC(0.000 ns) + CELL(0.084 ns) = 2.425 ns; Loc. = LCFF_X63_Y23_N31; Fanout = 3; REG Node = 'Counter_Out\[15\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Counter_Out[15]~46 Counter_Out[15] } "NODE_NAME" } } { "logic_analyzer_demo.vhd" "" { Text "Z:/EE367/Labs/lab07/logic_analyzer_demo.vhd" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.919 ns ( 79.13 % ) " "Info: Total cell delay = 1.919 ns ( 79.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.506 ns ( 20.87 % ) " "Info: Total interconnect delay = 0.506 ns ( 20.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.425 ns" { Counter_Out[1] Counter_Out[1]~19 Counter_Out[2]~21 Counter_Out[3]~23 Counter_Out[4]~25 Counter_Out[5]~27 Counter_Out[6]~29 Counter_Out[7]~31 Counter_Out[8]~33 Counter_Out[9]~35 Counter_Out[10]~37 Counter_Out[11]~39 Counter_Out[12]~41 Counter_Out[13]~43 Counter_Out[14]~45 Counter_Out[15]~46 Counter_Out[15] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "2.425 ns" { Counter_Out[1] {} Counter_Out[1]~19 {} Counter_Out[2]~21 {} Counter_Out[3]~23 {} Counter_Out[4]~25 {} Counter_Out[5]~27 {} Counter_Out[6]~29 {} Counter_Out[7]~31 {} Counter_Out[8]~33 {} Counter_Out[9]~35 {} Counter_Out[10]~37 {} Counter_Out[11]~39 {} Counter_Out[12]~41 {} Counter_Out[13]~43 {} Counter_Out[14]~45 {} Counter_Out[15]~46 {} Counter_Out[15] {} } { 0.000ns 0.506ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.414ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-2.175 ns - Smallest " "Info: - Smallest clock skew is -2.175 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SW\[0\] destination 7.487 ns + Shortest register " "Info: + Shortest clock path from clock \"SW\[0\]\" to destination register is 7.487 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns SW\[0\] 1 CLK PIN_N25 9 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N25; Fanout = 9; CLK Node = 'SW\[0\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[0] } "NODE_NAME" } } { "logic_analyzer_demo.vhd" "" { Text "Z:/EE367/Labs/lab07/logic_analyzer_demo.vhd" 31 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.109 ns) + CELL(0.438 ns) 2.546 ns clock_div:U1\|Mux0~10 2 COMB LCCOMB_X46_Y17_N22 1 " "Info: 2: + IC(1.109 ns) + CELL(0.438 ns) = 2.546 ns; Loc. = LCCOMB_X46_Y17_N22; Fanout = 1; COMB Node = 'clock_div:U1\|Mux0~10'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.547 ns" { SW[0] clock_div:U1|Mux0~10 } "NODE_NAME" } } { "clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.252 ns) + CELL(0.150 ns) 2.948 ns clock_div:U1\|Mux0~11 3 COMB LCCOMB_X46_Y17_N12 1 " "Info: 3: + IC(0.252 ns) + CELL(0.150 ns) = 2.948 ns; Loc. = LCCOMB_X46_Y17_N12; Fanout = 1; COMB Node = 'clock_div:U1\|Mux0~11'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.402 ns" { clock_div:U1|Mux0~10 clock_div:U1|Mux0~11 } "NODE_NAME" } } { "clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.243 ns) + CELL(0.150 ns) 3.341 ns clock_div:U1\|Mux0~19 4 COMB LCCOMB_X46_Y17_N4 1 " "Info: 4: + IC(0.243 ns) + CELL(0.150 ns) = 3.341 ns; Loc. = LCCOMB_X46_Y17_N4; Fanout = 1; COMB Node = 'clock_div:U1\|Mux0~19'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.393 ns" { clock_div:U1|Mux0~11 clock_div:U1|Mux0~19 } "NODE_NAME" } } { "clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.256 ns) + CELL(0.275 ns) 3.872 ns clock_div:U1\|Mux0~21 5 COMB LCCOMB_X46_Y17_N14 1 " "Info: 5: + IC(0.256 ns) + CELL(0.275 ns) = 3.872 ns; Loc. = LCCOMB_X46_Y17_N14; Fanout = 1; COMB Node = 'clock_div:U1\|Mux0~21'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.531 ns" { clock_div:U1|Mux0~19 clock_div:U1|Mux0~21 } "NODE_NAME" } } { "clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.256 ns) + CELL(0.275 ns) 4.403 ns clock_div:U1\|Mux0 6 COMB LCCOMB_X46_Y17_N6 2 " "Info: 6: + IC(0.256 ns) + CELL(0.275 ns) = 4.403 ns; Loc. = LCCOMB_X46_Y17_N6; Fanout = 2; COMB Node = 'clock_div:U1\|Mux0'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.531 ns" { clock_div:U1|Mux0~21 clock_div:U1|Mux0 } "NODE_NAME" } } { "clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.535 ns) + CELL(0.000 ns) 5.938 ns clock_div:U1\|Mux0~clkctrl 7 COMB CLKCTRL_G5 16 " "Info: 7: + IC(1.535 ns) + CELL(0.000 ns) = 5.938 ns; Loc. = CLKCTRL_G5; Fanout = 16; COMB Node = 'clock_div:U1\|Mux0~clkctrl'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.535 ns" { clock_div:U1|Mux0 clock_div:U1|Mux0~clkctrl } "NODE_NAME" } } { "clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.012 ns) + CELL(0.537 ns) 7.487 ns Counter_Out\[15\] 8 REG LCFF_X63_Y23_N31 3 " "Info: 8: + IC(1.012 ns) + CELL(0.537 ns) = 7.487 ns; Loc. = LCFF_X63_Y23_N31; Fanout = 3; REG Node = 'Counter_Out\[15\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.549 ns" { clock_div:U1|Mux0~clkctrl Counter_Out[15] } "NODE_NAME" } } { "logic_analyzer_demo.vhd" "" { Text "Z:/EE367/Labs/lab07/logic_analyzer_demo.vhd" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.824 ns ( 37.72 % ) " "Info: Total cell delay = 2.824 ns ( 37.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.663 ns ( 62.28 % ) " "Info: Total interconnect delay = 4.663 ns ( 62.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "7.487 ns" { SW[0] clock_div:U1|Mux0~10 clock_div:U1|Mux0~11 clock_div:U1|Mux0~19 clock_div:U1|Mux0~21 clock_div:U1|Mux0 clock_div:U1|Mux0~clkctrl Counter_Out[15] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "7.487 ns" { SW[0] {} SW[0]~combout {} clock_div:U1|Mux0~10 {} clock_div:U1|Mux0~11 {} clock_div:U1|Mux0~19 {} clock_div:U1|Mux0~21 {} clock_div:U1|Mux0 {} clock_div:U1|Mux0~clkctrl {} Counter_Out[15] {} } { 0.000ns 0.000ns 1.109ns 0.252ns 0.243ns 0.256ns 0.256ns 1.535ns 1.012ns } { 0.000ns 0.999ns 0.438ns 0.150ns 0.150ns 0.275ns 0.275ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SW\[0\] source 9.662 ns - Longest register " "Info: - Longest clock path from clock \"SW\[0\]\" to source register is 9.662 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns SW\[0\] 1 CLK PIN_N25 9 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N25; Fanout = 9; CLK Node = 'SW\[0\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[0] } "NODE_NAME" } } { "logic_analyzer_demo.vhd" "" { Text "Z:/EE367/Labs/lab07/logic_analyzer_demo.vhd" 31 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.472 ns) + CELL(0.438 ns) 2.909 ns clock_div:U1\|Mux0~4 2 COMB LCCOMB_X34_Y19_N18 1 " "Info: 2: + IC(1.472 ns) + CELL(0.438 ns) = 2.909 ns; Loc. = LCCOMB_X34_Y19_N18; Fanout = 1; COMB Node = 'clock_div:U1\|Mux0~4'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.910 ns" { SW[0] clock_div:U1|Mux0~4 } "NODE_NAME" } } { "clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.241 ns) + CELL(0.420 ns) 3.570 ns clock_div:U1\|Mux0~5 3 COMB LCCOMB_X34_Y19_N16 1 " "Info: 3: + IC(0.241 ns) + CELL(0.420 ns) = 3.570 ns; Loc. = LCCOMB_X34_Y19_N16; Fanout = 1; COMB Node = 'clock_div:U1\|Mux0~5'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.661 ns" { clock_div:U1|Mux0~4 clock_div:U1|Mux0~5 } "NODE_NAME" } } { "clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.270 ns) + CELL(0.408 ns) 4.248 ns clock_div:U1\|Mux0~17 4 COMB LCCOMB_X34_Y19_N8 1 " "Info: 4: + IC(0.270 ns) + CELL(0.408 ns) = 4.248 ns; Loc. = LCCOMB_X34_Y19_N8; Fanout = 1; COMB Node = 'clock_div:U1\|Mux0~17'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.678 ns" { clock_div:U1|Mux0~5 clock_div:U1|Mux0~17 } "NODE_NAME" } } { "clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.271 ns) 4.776 ns clock_div:U1\|Mux0~18 5 COMB LCCOMB_X34_Y19_N22 1 " "Info: 5: + IC(0.257 ns) + CELL(0.271 ns) = 4.776 ns; Loc. = LCCOMB_X34_Y19_N22; Fanout = 1; COMB Node = 'clock_div:U1\|Mux0~18'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.528 ns" { clock_div:U1|Mux0~17 clock_div:U1|Mux0~18 } "NODE_NAME" } } { "clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.414 ns) + CELL(0.388 ns) 6.578 ns clock_div:U1\|Mux0 6 COMB LCCOMB_X46_Y17_N6 2 " "Info: 6: + IC(1.414 ns) + CELL(0.388 ns) = 6.578 ns; Loc. = LCCOMB_X46_Y17_N6; Fanout = 2; COMB Node = 'clock_div:U1\|Mux0'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.802 ns" { clock_div:U1|Mux0~18 clock_div:U1|Mux0 } "NODE_NAME" } } { "clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.535 ns) + CELL(0.000 ns) 8.113 ns clock_div:U1\|Mux0~clkctrl 7 COMB CLKCTRL_G5 16 " "Info: 7: + IC(1.535 ns) + CELL(0.000 ns) = 8.113 ns; Loc. = CLKCTRL_G5; Fanout = 16; COMB Node = 'clock_div:U1\|Mux0~clkctrl'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.535 ns" { clock_div:U1|Mux0 clock_div:U1|Mux0~clkctrl } "NODE_NAME" } } { "clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.012 ns) + CELL(0.537 ns) 9.662 ns Counter_Out\[1\] 8 REG LCFF_X63_Y23_N3 4 " "Info: 8: + IC(1.012 ns) + CELL(0.537 ns) = 9.662 ns; Loc. = LCFF_X63_Y23_N3; Fanout = 4; REG Node = 'Counter_Out\[1\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.549 ns" { clock_div:U1|Mux0~clkctrl Counter_Out[1] } "NODE_NAME" } } { "logic_analyzer_demo.vhd" "" { Text "Z:/EE367/Labs/lab07/logic_analyzer_demo.vhd" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.461 ns ( 35.82 % ) " "Info: Total cell delay = 3.461 ns ( 35.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.201 ns ( 64.18 % ) " "Info: Total interconnect delay = 6.201 ns ( 64.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "9.662 ns" { SW[0] clock_div:U1|Mux0~4 clock_div:U1|Mux0~5 clock_div:U1|Mux0~17 clock_div:U1|Mux0~18 clock_div:U1|Mux0 clock_div:U1|Mux0~clkctrl Counter_Out[1] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "9.662 ns" { SW[0] {} SW[0]~combout {} clock_div:U1|Mux0~4 {} clock_div:U1|Mux0~5 {} clock_div:U1|Mux0~17 {} clock_div:U1|Mux0~18 {} clock_div:U1|Mux0 {} clock_div:U1|Mux0~clkctrl {} Counter_Out[1] {} } { 0.000ns 0.000ns 1.472ns 0.241ns 0.270ns 0.257ns 1.414ns 1.535ns 1.012ns } { 0.000ns 0.999ns 0.438ns 0.420ns 0.408ns 0.271ns 0.388ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "7.487 ns" { SW[0] clock_div:U1|Mux0~10 clock_div:U1|Mux0~11 clock_div:U1|Mux0~19 clock_div:U1|Mux0~21 clock_div:U1|Mux0 clock_div:U1|Mux0~clkctrl Counter_Out[15] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "7.487 ns" { SW[0] {} SW[0]~combout {} clock_div:U1|Mux0~10 {} clock_div:U1|Mux0~11 {} clock_div:U1|Mux0~19 {} clock_div:U1|Mux0~21 {} clock_div:U1|Mux0 {} clock_div:U1|Mux0~clkctrl {} Counter_Out[15] {} } { 0.000ns 0.000ns 1.109ns 0.252ns 0.243ns 0.256ns 0.256ns 1.535ns 1.012ns } { 0.000ns 0.999ns 0.438ns 0.150ns 0.150ns 0.275ns 0.275ns 0.000ns 0.537ns } "" } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "9.662 ns" { SW[0] clock_div:U1|Mux0~4 clock_div:U1|Mux0~5 clock_div:U1|Mux0~17 clock_div:U1|Mux0~18 clock_div:U1|Mux0 clock_div:U1|Mux0~clkctrl Counter_Out[1] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "9.662 ns" { SW[0] {} SW[0]~combout {} clock_div:U1|Mux0~4 {} clock_div:U1|Mux0~5 {} clock_div:U1|Mux0~17 {} clock_div:U1|Mux0~18 {} clock_div:U1|Mux0 {} clock_div:U1|Mux0~clkctrl {} Counter_Out[1] {} } { 0.000ns 0.000ns 1.472ns 0.241ns 0.270ns 0.257ns 1.414ns 1.535ns 1.012ns } { 0.000ns 0.999ns 0.438ns 0.420ns 0.408ns 0.271ns 0.388ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "logic_analyzer_demo.vhd" "" { Text "Z:/EE367/Labs/lab07/logic_analyzer_demo.vhd" 127 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "logic_analyzer_demo.vhd" "" { Text "Z:/EE367/Labs/lab07/logic_analyzer_demo.vhd" 127 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.425 ns" { Counter_Out[1] Counter_Out[1]~19 Counter_Out[2]~21 Counter_Out[3]~23 Counter_Out[4]~25 Counter_Out[5]~27 Counter_Out[6]~29 Counter_Out[7]~31 Counter_Out[8]~33 Counter_Out[9]~35 Counter_Out[10]~37 Counter_Out[11]~39 Counter_Out[12]~41 Counter_Out[13]~43 Counter_Out[14]~45 Counter_Out[15]~46 Counter_Out[15] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "2.425 ns" { Counter_Out[1] {} Counter_Out[1]~19 {} Counter_Out[2]~21 {} Counter_Out[3]~23 {} Counter_Out[4]~25 {} Counter_Out[5]~27 {} Counter_Out[6]~29 {} Counter_Out[7]~31 {} Counter_Out[8]~33 {} Counter_Out[9]~35 {} Counter_Out[10]~37 {} Counter_Out[11]~39 {} Counter_Out[12]~41 {} Counter_Out[13]~43 {} Counter_Out[14]~45 {} Counter_Out[15]~46 {} Counter_Out[15] {} } { 0.000ns 0.506ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.414ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.084ns } "" } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "7.487 ns" { SW[0] clock_div:U1|Mux0~10 clock_div:U1|Mux0~11 clock_div:U1|Mux0~19 clock_div:U1|Mux0~21 clock_div:U1|Mux0 clock_div:U1|Mux0~clkctrl Counter_Out[15] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "7.487 ns" { SW[0] {} SW[0]~combout {} clock_div:U1|Mux0~10 {} clock_div:U1|Mux0~11 {} clock_div:U1|Mux0~19 {} clock_div:U1|Mux0~21 {} clock_div:U1|Mux0 {} clock_div:U1|Mux0~clkctrl {} Counter_Out[15] {} } { 0.000ns 0.000ns 1.109ns 0.252ns 0.243ns 0.256ns 0.256ns 1.535ns 1.012ns } { 0.000ns 0.999ns 0.438ns 0.150ns 0.150ns 0.275ns 0.275ns 0.000ns 0.537ns } "" } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "9.662 ns" { SW[0] clock_div:U1|Mux0~4 clock_div:U1|Mux0~5 clock_div:U1|Mux0~17 clock_div:U1|Mux0~18 clock_div:U1|Mux0 clock_div:U1|Mux0~clkctrl Counter_Out[1] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "9.662 ns" { SW[0] {} SW[0]~combout {} clock_div:U1|Mux0~4 {} clock_div:U1|Mux0~5 {} clock_div:U1|Mux0~17 {} clock_div:U1|Mux0~18 {} clock_div:U1|Mux0 {} clock_div:U1|Mux0~clkctrl {} Counter_Out[1] {} } { 0.000ns 0.000ns 1.472ns 0.241ns 0.270ns 0.257ns 1.414ns 1.535ns 1.012ns } { 0.000ns 0.999ns 0.438ns 0.420ns 0.408ns 0.271ns 0.388ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "SW\[2\] register Counter_Out\[1\] register Counter_Out\[15\] 254.52 MHz 3.929 ns Internal " "Info: Clock \"SW\[2\]\" has Internal fmax of 254.52 MHz between source register \"Counter_Out\[1\]\" and destination register \"Counter_Out\[15\]\" (period= 3.929 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.425 ns + Longest register register " "Info: + Longest register to register delay is 2.425 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Counter_Out\[1\] 1 REG LCFF_X63_Y23_N3 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X63_Y23_N3; Fanout = 4; REG Node = 'Counter_Out\[1\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { Counter_Out[1] } "NODE_NAME" } } { "logic_analyzer_demo.vhd" "" { Text "Z:/EE367/Labs/lab07/logic_analyzer_demo.vhd" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.506 ns) + CELL(0.414 ns) 0.920 ns Counter_Out\[1\]~19 2 COMB LCCOMB_X63_Y23_N2 2 " "Info: 2: + IC(0.506 ns) + CELL(0.414 ns) = 0.920 ns; Loc. = LCCOMB_X63_Y23_N2; Fanout = 2; COMB Node = 'Counter_Out\[1\]~19'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.920 ns" { Counter_Out[1] Counter_Out[1]~19 } "NODE_NAME" } } { "logic_analyzer_demo.vhd" "" { Text "Z:/EE367/Labs/lab07/logic_analyzer_demo.vhd" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.991 ns Counter_Out\[2\]~21 3 COMB LCCOMB_X63_Y23_N4 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 0.991 ns; Loc. = LCCOMB_X63_Y23_N4; Fanout = 2; COMB Node = 'Counter_Out\[2\]~21'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Counter_Out[1]~19 Counter_Out[2]~21 } "NODE_NAME" } } { "logic_analyzer_demo.vhd" "" { Text "Z:/EE367/Labs/lab07/logic_analyzer_demo.vhd" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.062 ns Counter_Out\[3\]~23 4 COMB LCCOMB_X63_Y23_N6 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 1.062 ns; Loc. = LCCOMB_X63_Y23_N6; Fanout = 2; COMB Node = 'Counter_Out\[3\]~23'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Counter_Out[2]~21 Counter_Out[3]~23 } "NODE_NAME" } } { "logic_analyzer_demo.vhd" "" { Text "Z:/EE367/Labs/lab07/logic_analyzer_demo.vhd" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.133 ns Counter_Out\[4\]~25 5 COMB LCCOMB_X63_Y23_N8 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 1.133 ns; Loc. = LCCOMB_X63_Y23_N8; Fanout = 2; COMB Node = 'Counter_Out\[4\]~25'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Counter_Out[3]~23 Counter_Out[4]~25 } "NODE_NAME" } } { "logic_analyzer_demo.vhd" "" { Text "Z:/EE367/Labs/lab07/logic_analyzer_demo.vhd" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.204 ns Counter_Out\[5\]~27 6 COMB LCCOMB_X63_Y23_N10 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 1.204 ns; Loc. = LCCOMB_X63_Y23_N10; Fanout = 2; COMB Node = 'Counter_Out\[5\]~27'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Counter_Out[4]~25 Counter_Out[5]~27 } "NODE_NAME" } } { "logic_analyzer_demo.vhd" "" { Text "Z:/EE367/Labs/lab07/logic_analyzer_demo.vhd" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.275 ns Counter_Out\[6\]~29 7 COMB LCCOMB_X63_Y23_N12 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 1.275 ns; Loc. = LCCOMB_X63_Y23_N12; Fanout = 2; COMB Node = 'Counter_Out\[6\]~29'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Counter_Out[5]~27 Counter_Out[6]~29 } "NODE_NAME" } } { "logic_analyzer_demo.vhd" "" { Text "Z:/EE367/Labs/lab07/logic_analyzer_demo.vhd" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 1.434 ns Counter_Out\[7\]~31 8 COMB LCCOMB_X63_Y23_N14 2 " "Info: 8: + IC(0.000 ns) + CELL(0.159 ns) = 1.434 ns; Loc. = LCCOMB_X63_Y23_N14; Fanout = 2; COMB Node = 'Counter_Out\[7\]~31'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { Counter_Out[6]~29 Counter_Out[7]~31 } "NODE_NAME" } } { "logic_analyzer_demo.vhd" "" { Text "Z:/EE367/Labs/lab07/logic_analyzer_demo.vhd" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.505 ns Counter_Out\[8\]~33 9 COMB LCCOMB_X63_Y23_N16 2 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 1.505 ns; Loc. = LCCOMB_X63_Y23_N16; Fanout = 2; COMB Node = 'Counter_Out\[8\]~33'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Counter_Out[7]~31 Counter_Out[8]~33 } "NODE_NAME" } } { "logic_analyzer_demo.vhd" "" { Text "Z:/EE367/Labs/lab07/logic_analyzer_demo.vhd" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.576 ns Counter_Out\[9\]~35 10 COMB LCCOMB_X63_Y23_N18 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 1.576 ns; Loc. = LCCOMB_X63_Y23_N18; Fanout = 2; COMB Node = 'Counter_Out\[9\]~35'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Counter_Out[8]~33 Counter_Out[9]~35 } "NODE_NAME" } } { "logic_analyzer_demo.vhd" "" { Text "Z:/EE367/Labs/lab07/logic_analyzer_demo.vhd" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.647 ns Counter_Out\[10\]~37 11 COMB LCCOMB_X63_Y23_N20 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 1.647 ns; Loc. = LCCOMB_X63_Y23_N20; Fanout = 2; COMB Node = 'Counter_Out\[10\]~37'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Counter_Out[9]~35 Counter_Out[10]~37 } "NODE_NAME" } } { "logic_analyzer_demo.vhd" "" { Text "Z:/EE367/Labs/lab07/logic_analyzer_demo.vhd" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.718 ns Counter_Out\[11\]~39 12 COMB LCCOMB_X63_Y23_N22 2 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 1.718 ns; Loc. = LCCOMB_X63_Y23_N22; Fanout = 2; COMB Node = 'Counter_Out\[11\]~39'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Counter_Out[10]~37 Counter_Out[11]~39 } "NODE_NAME" } } { "logic_analyzer_demo.vhd" "" { Text "Z:/EE367/Labs/lab07/logic_analyzer_demo.vhd" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.789 ns Counter_Out\[12\]~41 13 COMB LCCOMB_X63_Y23_N24 2 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 1.789 ns; Loc. = LCCOMB_X63_Y23_N24; Fanout = 2; COMB Node = 'Counter_Out\[12\]~41'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Counter_Out[11]~39 Counter_Out[12]~41 } "NODE_NAME" } } { "logic_analyzer_demo.vhd" "" { Text "Z:/EE367/Labs/lab07/logic_analyzer_demo.vhd" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.860 ns Counter_Out\[13\]~43 14 COMB LCCOMB_X63_Y23_N26 2 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 1.860 ns; Loc. = LCCOMB_X63_Y23_N26; Fanout = 2; COMB Node = 'Counter_Out\[13\]~43'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Counter_Out[12]~41 Counter_Out[13]~43 } "NODE_NAME" } } { "logic_analyzer_demo.vhd" "" { Text "Z:/EE367/Labs/lab07/logic_analyzer_demo.vhd" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.931 ns Counter_Out\[14\]~45 15 COMB LCCOMB_X63_Y23_N28 1 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 1.931 ns; Loc. = LCCOMB_X63_Y23_N28; Fanout = 1; COMB Node = 'Counter_Out\[14\]~45'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Counter_Out[13]~43 Counter_Out[14]~45 } "NODE_NAME" } } { "logic_analyzer_demo.vhd" "" { Text "Z:/EE367/Labs/lab07/logic_analyzer_demo.vhd" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 2.341 ns Counter_Out\[15\]~46 16 COMB LCCOMB_X63_Y23_N30 1 " "Info: 16: + IC(0.000 ns) + CELL(0.410 ns) = 2.341 ns; Loc. = LCCOMB_X63_Y23_N30; Fanout = 1; COMB Node = 'Counter_Out\[15\]~46'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { Counter_Out[14]~45 Counter_Out[15]~46 } "NODE_NAME" } } { "logic_analyzer_demo.vhd" "" { Text "Z:/EE367/Labs/lab07/logic_analyzer_demo.vhd" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 2.425 ns Counter_Out\[15\] 17 REG LCFF_X63_Y23_N31 3 " "Info: 17: + IC(0.000 ns) + CELL(0.084 ns) = 2.425 ns; Loc. = LCFF_X63_Y23_N31; Fanout = 3; REG Node = 'Counter_Out\[15\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Counter_Out[15]~46 Counter_Out[15] } "NODE_NAME" } } { "logic_analyzer_demo.vhd" "" { Text "Z:/EE367/Labs/lab07/logic_analyzer_demo.vhd" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.919 ns ( 79.13 % ) " "Info: Total cell delay = 1.919 ns ( 79.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.506 ns ( 20.87 % ) " "Info: Total interconnect delay = 0.506 ns ( 20.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.425 ns" { Counter_Out[1] Counter_Out[1]~19 Counter_Out[2]~21 Counter_Out[3]~23 Counter_Out[4]~25 Counter_Out[5]~27 Counter_Out[6]~29 Counter_Out[7]~31 Counter_Out[8]~33 Counter_Out[9]~35 Counter_Out[10]~37 Counter_Out[11]~39 Counter_Out[12]~41 Counter_Out[13]~43 Counter_Out[14]~45 Counter_Out[15]~46 Counter_Out[15] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "2.425 ns" { Counter_Out[1] {} Counter_Out[1]~19 {} Counter_Out[2]~21 {} Counter_Out[3]~23 {} Counter_Out[4]~25 {} Counter_Out[5]~27 {} Counter_Out[6]~29 {} Counter_Out[7]~31 {} Counter_Out[8]~33 {} Counter_Out[9]~35 {} Counter_Out[10]~37 {} Counter_Out[11]~39 {} Counter_Out[12]~41 {} Counter_Out[13]~43 {} Counter_Out[14]~45 {} Counter_Out[15]~46 {} Counter_Out[15] {} } { 0.000ns 0.506ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.414ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-1.290 ns - Smallest " "Info: - Smallest clock skew is -1.290 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SW\[2\] destination 6.645 ns + Shortest register " "Info: + Shortest clock path from clock \"SW\[2\]\" to destination register is 6.645 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns SW\[2\] 1 CLK PIN_P25 5 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P25; Fanout = 5; CLK Node = 'SW\[2\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[2] } "NODE_NAME" } } { "logic_analyzer_demo.vhd" "" { Text "Z:/EE367/Labs/lab07/logic_analyzer_demo.vhd" 31 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.085 ns) + CELL(0.275 ns) 2.359 ns clock_div:U1\|Mux0~20 2 COMB LCCOMB_X46_Y17_N8 1 " "Info: 2: + IC(1.085 ns) + CELL(0.275 ns) = 2.359 ns; Loc. = LCCOMB_X46_Y17_N8; Fanout = 1; COMB Node = 'clock_div:U1\|Mux0~20'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.360 ns" { SW[2] clock_div:U1|Mux0~20 } "NODE_NAME" } } { "clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.252 ns) + CELL(0.419 ns) 3.030 ns clock_div:U1\|Mux0~21 3 COMB LCCOMB_X46_Y17_N14 1 " "Info: 3: + IC(0.252 ns) + CELL(0.419 ns) = 3.030 ns; Loc. = LCCOMB_X46_Y17_N14; Fanout = 1; COMB Node = 'clock_div:U1\|Mux0~21'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.671 ns" { clock_div:U1|Mux0~20 clock_div:U1|Mux0~21 } "NODE_NAME" } } { "clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.256 ns) + CELL(0.275 ns) 3.561 ns clock_div:U1\|Mux0 4 COMB LCCOMB_X46_Y17_N6 2 " "Info: 4: + IC(0.256 ns) + CELL(0.275 ns) = 3.561 ns; Loc. = LCCOMB_X46_Y17_N6; Fanout = 2; COMB Node = 'clock_div:U1\|Mux0'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.531 ns" { clock_div:U1|Mux0~21 clock_div:U1|Mux0 } "NODE_NAME" } } { "clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.535 ns) + CELL(0.000 ns) 5.096 ns clock_div:U1\|Mux0~clkctrl 5 COMB CLKCTRL_G5 16 " "Info: 5: + IC(1.535 ns) + CELL(0.000 ns) = 5.096 ns; Loc. = CLKCTRL_G5; Fanout = 16; COMB Node = 'clock_div:U1\|Mux0~clkctrl'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.535 ns" { clock_div:U1|Mux0 clock_div:U1|Mux0~clkctrl } "NODE_NAME" } } { "clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.012 ns) + CELL(0.537 ns) 6.645 ns Counter_Out\[15\] 6 REG LCFF_X63_Y23_N31 3 " "Info: 6: + IC(1.012 ns) + CELL(0.537 ns) = 6.645 ns; Loc. = LCFF_X63_Y23_N31; Fanout = 3; REG Node = 'Counter_Out\[15\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.549 ns" { clock_div:U1|Mux0~clkctrl Counter_Out[15] } "NODE_NAME" } } { "logic_analyzer_demo.vhd" "" { Text "Z:/EE367/Labs/lab07/logic_analyzer_demo.vhd" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.505 ns ( 37.70 % ) " "Info: Total cell delay = 2.505 ns ( 37.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.140 ns ( 62.30 % ) " "Info: Total interconnect delay = 4.140 ns ( 62.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "6.645 ns" { SW[2] clock_div:U1|Mux0~20 clock_div:U1|Mux0~21 clock_div:U1|Mux0 clock_div:U1|Mux0~clkctrl Counter_Out[15] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "6.645 ns" { SW[2] {} SW[2]~combout {} clock_div:U1|Mux0~20 {} clock_div:U1|Mux0~21 {} clock_div:U1|Mux0 {} clock_div:U1|Mux0~clkctrl {} Counter_Out[15] {} } { 0.000ns 0.000ns 1.085ns 0.252ns 0.256ns 1.535ns 1.012ns } { 0.000ns 0.999ns 0.275ns 0.419ns 0.275ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SW\[2\] source 7.935 ns - Longest register " "Info: - Longest clock path from clock \"SW\[2\]\" to source register is 7.935 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns SW\[2\] 1 CLK PIN_P25 5 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P25; Fanout = 5; CLK Node = 'SW\[2\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[2] } "NODE_NAME" } } { "logic_analyzer_demo.vhd" "" { Text "Z:/EE367/Labs/lab07/logic_analyzer_demo.vhd" 31 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.372 ns) + CELL(0.150 ns) 2.521 ns clock_div:U1\|Mux0~17 2 COMB LCCOMB_X34_Y19_N8 1 " "Info: 2: + IC(1.372 ns) + CELL(0.150 ns) = 2.521 ns; Loc. = LCCOMB_X34_Y19_N8; Fanout = 1; COMB Node = 'clock_div:U1\|Mux0~17'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.522 ns" { SW[2] clock_div:U1|Mux0~17 } "NODE_NAME" } } { "clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.271 ns) 3.049 ns clock_div:U1\|Mux0~18 3 COMB LCCOMB_X34_Y19_N22 1 " "Info: 3: + IC(0.257 ns) + CELL(0.271 ns) = 3.049 ns; Loc. = LCCOMB_X34_Y19_N22; Fanout = 1; COMB Node = 'clock_div:U1\|Mux0~18'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.528 ns" { clock_div:U1|Mux0~17 clock_div:U1|Mux0~18 } "NODE_NAME" } } { "clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.414 ns) + CELL(0.388 ns) 4.851 ns clock_div:U1\|Mux0 4 COMB LCCOMB_X46_Y17_N6 2 " "Info: 4: + IC(1.414 ns) + CELL(0.388 ns) = 4.851 ns; Loc. = LCCOMB_X46_Y17_N6; Fanout = 2; COMB Node = 'clock_div:U1\|Mux0'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.802 ns" { clock_div:U1|Mux0~18 clock_div:U1|Mux0 } "NODE_NAME" } } { "clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.535 ns) + CELL(0.000 ns) 6.386 ns clock_div:U1\|Mux0~clkctrl 5 COMB CLKCTRL_G5 16 " "Info: 5: + IC(1.535 ns) + CELL(0.000 ns) = 6.386 ns; Loc. = CLKCTRL_G5; Fanout = 16; COMB Node = 'clock_div:U1\|Mux0~clkctrl'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.535 ns" { clock_div:U1|Mux0 clock_div:U1|Mux0~clkctrl } "NODE_NAME" } } { "clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.012 ns) + CELL(0.537 ns) 7.935 ns Counter_Out\[1\] 6 REG LCFF_X63_Y23_N3 4 " "Info: 6: + IC(1.012 ns) + CELL(0.537 ns) = 7.935 ns; Loc. = LCFF_X63_Y23_N3; Fanout = 4; REG Node = 'Counter_Out\[1\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.549 ns" { clock_div:U1|Mux0~clkctrl Counter_Out[1] } "NODE_NAME" } } { "logic_analyzer_demo.vhd" "" { Text "Z:/EE367/Labs/lab07/logic_analyzer_demo.vhd" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.345 ns ( 29.55 % ) " "Info: Total cell delay = 2.345 ns ( 29.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.590 ns ( 70.45 % ) " "Info: Total interconnect delay = 5.590 ns ( 70.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "7.935 ns" { SW[2] clock_div:U1|Mux0~17 clock_div:U1|Mux0~18 clock_div:U1|Mux0 clock_div:U1|Mux0~clkctrl Counter_Out[1] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "7.935 ns" { SW[2] {} SW[2]~combout {} clock_div:U1|Mux0~17 {} clock_div:U1|Mux0~18 {} clock_div:U1|Mux0 {} clock_div:U1|Mux0~clkctrl {} Counter_Out[1] {} } { 0.000ns 0.000ns 1.372ns 0.257ns 1.414ns 1.535ns 1.012ns } { 0.000ns 0.999ns 0.150ns 0.271ns 0.388ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "6.645 ns" { SW[2] clock_div:U1|Mux0~20 clock_div:U1|Mux0~21 clock_div:U1|Mux0 clock_div:U1|Mux0~clkctrl Counter_Out[15] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "6.645 ns" { SW[2] {} SW[2]~combout {} clock_div:U1|Mux0~20 {} clock_div:U1|Mux0~21 {} clock_div:U1|Mux0 {} clock_div:U1|Mux0~clkctrl {} Counter_Out[15] {} } { 0.000ns 0.000ns 1.085ns 0.252ns 0.256ns 1.535ns 1.012ns } { 0.000ns 0.999ns 0.275ns 0.419ns 0.275ns 0.000ns 0.537ns } "" } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "7.935 ns" { SW[2] clock_div:U1|Mux0~17 clock_div:U1|Mux0~18 clock_div:U1|Mux0 clock_div:U1|Mux0~clkctrl Counter_Out[1] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "7.935 ns" { SW[2] {} SW[2]~combout {} clock_div:U1|Mux0~17 {} clock_div:U1|Mux0~18 {} clock_div:U1|Mux0 {} clock_div:U1|Mux0~clkctrl {} Counter_Out[1] {} } { 0.000ns 0.000ns 1.372ns 0.257ns 1.414ns 1.535ns 1.012ns } { 0.000ns 0.999ns 0.150ns 0.271ns 0.388ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "logic_analyzer_demo.vhd" "" { Text "Z:/EE367/Labs/lab07/logic_analyzer_demo.vhd" 127 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "logic_analyzer_demo.vhd" "" { Text "Z:/EE367/Labs/lab07/logic_analyzer_demo.vhd" 127 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.425 ns" { Counter_Out[1] Counter_Out[1]~19 Counter_Out[2]~21 Counter_Out[3]~23 Counter_Out[4]~25 Counter_Out[5]~27 Counter_Out[6]~29 Counter_Out[7]~31 Counter_Out[8]~33 Counter_Out[9]~35 Counter_Out[10]~37 Counter_Out[11]~39 Counter_Out[12]~41 Counter_Out[13]~43 Counter_Out[14]~45 Counter_Out[15]~46 Counter_Out[15] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "2.425 ns" { Counter_Out[1] {} Counter_Out[1]~19 {} Counter_Out[2]~21 {} Counter_Out[3]~23 {} Counter_Out[4]~25 {} Counter_Out[5]~27 {} Counter_Out[6]~29 {} Counter_Out[7]~31 {} Counter_Out[8]~33 {} Counter_Out[9]~35 {} Counter_Out[10]~37 {} Counter_Out[11]~39 {} Counter_Out[12]~41 {} Counter_Out[13]~43 {} Counter_Out[14]~45 {} Counter_Out[15]~46 {} Counter_Out[15] {} } { 0.000ns 0.506ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.414ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.084ns } "" } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "6.645 ns" { SW[2] clock_div:U1|Mux0~20 clock_div:U1|Mux0~21 clock_div:U1|Mux0 clock_div:U1|Mux0~clkctrl Counter_Out[15] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "6.645 ns" { SW[2] {} SW[2]~combout {} clock_div:U1|Mux0~20 {} clock_div:U1|Mux0~21 {} clock_div:U1|Mux0 {} clock_div:U1|Mux0~clkctrl {} Counter_Out[15] {} } { 0.000ns 0.000ns 1.085ns 0.252ns 0.256ns 1.535ns 1.012ns } { 0.000ns 0.999ns 0.275ns 0.419ns 0.275ns 0.000ns 0.537ns } "" } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "7.935 ns" { SW[2] clock_div:U1|Mux0~17 clock_div:U1|Mux0~18 clock_div:U1|Mux0 clock_div:U1|Mux0~clkctrl Counter_Out[1] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "7.935 ns" { SW[2] {} SW[2]~combout {} clock_div:U1|Mux0~17 {} clock_div:U1|Mux0~18 {} clock_div:U1|Mux0 {} clock_div:U1|Mux0~clkctrl {} Counter_Out[1] {} } { 0.000ns 0.000ns 1.372ns 0.257ns 1.414ns 1.535ns 1.012ns } { 0.000ns 0.999ns 0.150ns 0.271ns 0.388ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "SW\[3\] 15 " "Warning: Circuit may not operate. Detected 15 non-operational path(s) clocked by clock \"SW\[3\]\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "Counter_Out\[15\] Counter_Out\[15\] SW\[3\] 472 ps " "Info: Found hold time violation between source  pin or register \"Counter_Out\[15\]\" and destination pin or register \"Counter_Out\[15\]\" for clock \"SW\[3\]\" (Hold time is 472 ps)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "1.003 ns + Largest " "Info: + Largest clock skew is 1.003 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SW\[3\] destination 7.493 ns + Longest register " "Info: + Longest clock path from clock \"SW\[3\]\" to destination register is 7.493 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns SW\[3\] 1 CLK PIN_AE14 3 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_AE14; Fanout = 3; CLK Node = 'SW\[3\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[3] } "NODE_NAME" } } { "logic_analyzer_demo.vhd" "" { Text "Z:/EE367/Labs/lab07/logic_analyzer_demo.vhd" 31 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.170 ns) + CELL(0.438 ns) 2.607 ns clock_div:U1\|Mux0~18 2 COMB LCCOMB_X34_Y19_N22 1 " "Info: 2: + IC(1.170 ns) + CELL(0.438 ns) = 2.607 ns; Loc. = LCCOMB_X34_Y19_N22; Fanout = 1; COMB Node = 'clock_div:U1\|Mux0~18'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.608 ns" { SW[3] clock_div:U1|Mux0~18 } "NODE_NAME" } } { "clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.414 ns) + CELL(0.388 ns) 4.409 ns clock_div:U1\|Mux0 3 COMB LCCOMB_X46_Y17_N6 2 " "Info: 3: + IC(1.414 ns) + CELL(0.388 ns) = 4.409 ns; Loc. = LCCOMB_X46_Y17_N6; Fanout = 2; COMB Node = 'clock_div:U1\|Mux0'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.802 ns" { clock_div:U1|Mux0~18 clock_div:U1|Mux0 } "NODE_NAME" } } { "clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.535 ns) + CELL(0.000 ns) 5.944 ns clock_div:U1\|Mux0~clkctrl 4 COMB CLKCTRL_G5 16 " "Info: 4: + IC(1.535 ns) + CELL(0.000 ns) = 5.944 ns; Loc. = CLKCTRL_G5; Fanout = 16; COMB Node = 'clock_div:U1\|Mux0~clkctrl'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.535 ns" { clock_div:U1|Mux0 clock_div:U1|Mux0~clkctrl } "NODE_NAME" } } { "clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.012 ns) + CELL(0.537 ns) 7.493 ns Counter_Out\[15\] 5 REG LCFF_X63_Y23_N31 3 " "Info: 5: + IC(1.012 ns) + CELL(0.537 ns) = 7.493 ns; Loc. = LCFF_X63_Y23_N31; Fanout = 3; REG Node = 'Counter_Out\[15\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.549 ns" { clock_div:U1|Mux0~clkctrl Counter_Out[15] } "NODE_NAME" } } { "logic_analyzer_demo.vhd" "" { Text "Z:/EE367/Labs/lab07/logic_analyzer_demo.vhd" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.362 ns ( 31.52 % ) " "Info: Total cell delay = 2.362 ns ( 31.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.131 ns ( 68.48 % ) " "Info: Total interconnect delay = 5.131 ns ( 68.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "7.493 ns" { SW[3] clock_div:U1|Mux0~18 clock_div:U1|Mux0 clock_div:U1|Mux0~clkctrl Counter_Out[15] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "7.493 ns" { SW[3] {} SW[3]~combout {} clock_div:U1|Mux0~18 {} clock_div:U1|Mux0 {} clock_div:U1|Mux0~clkctrl {} Counter_Out[15] {} } { 0.000ns 0.000ns 1.170ns 1.414ns 1.535ns 1.012ns } { 0.000ns 0.999ns 0.438ns 0.388ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SW\[3\] source 6.490 ns - Shortest register " "Info: - Shortest clock path from clock \"SW\[3\]\" to source register is 6.490 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns SW\[3\] 1 CLK PIN_AE14 3 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_AE14; Fanout = 3; CLK Node = 'SW\[3\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[3] } "NODE_NAME" } } { "logic_analyzer_demo.vhd" "" { Text "Z:/EE367/Labs/lab07/logic_analyzer_demo.vhd" 31 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.726 ns) + CELL(0.150 ns) 2.875 ns clock_div:U1\|Mux0~21 2 COMB LCCOMB_X46_Y17_N14 1 " "Info: 2: + IC(1.726 ns) + CELL(0.150 ns) = 2.875 ns; Loc. = LCCOMB_X46_Y17_N14; Fanout = 1; COMB Node = 'clock_div:U1\|Mux0~21'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.876 ns" { SW[3] clock_div:U1|Mux0~21 } "NODE_NAME" } } { "clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.256 ns) + CELL(0.275 ns) 3.406 ns clock_div:U1\|Mux0 3 COMB LCCOMB_X46_Y17_N6 2 " "Info: 3: + IC(0.256 ns) + CELL(0.275 ns) = 3.406 ns; Loc. = LCCOMB_X46_Y17_N6; Fanout = 2; COMB Node = 'clock_div:U1\|Mux0'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.531 ns" { clock_div:U1|Mux0~21 clock_div:U1|Mux0 } "NODE_NAME" } } { "clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.535 ns) + CELL(0.000 ns) 4.941 ns clock_div:U1\|Mux0~clkctrl 4 COMB CLKCTRL_G5 16 " "Info: 4: + IC(1.535 ns) + CELL(0.000 ns) = 4.941 ns; Loc. = CLKCTRL_G5; Fanout = 16; COMB Node = 'clock_div:U1\|Mux0~clkctrl'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.535 ns" { clock_div:U1|Mux0 clock_div:U1|Mux0~clkctrl } "NODE_NAME" } } { "clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.012 ns) + CELL(0.537 ns) 6.490 ns Counter_Out\[15\] 5 REG LCFF_X63_Y23_N31 3 " "Info: 5: + IC(1.012 ns) + CELL(0.537 ns) = 6.490 ns; Loc. = LCFF_X63_Y23_N31; Fanout = 3; REG Node = 'Counter_Out\[15\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.549 ns" { clock_div:U1|Mux0~clkctrl Counter_Out[15] } "NODE_NAME" } } { "logic_analyzer_demo.vhd" "" { Text "Z:/EE367/Labs/lab07/logic_analyzer_demo.vhd" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.961 ns ( 30.22 % ) " "Info: Total cell delay = 1.961 ns ( 30.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.529 ns ( 69.78 % ) " "Info: Total interconnect delay = 4.529 ns ( 69.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "6.490 ns" { SW[3] clock_div:U1|Mux0~21 clock_div:U1|Mux0 clock_div:U1|Mux0~clkctrl Counter_Out[15] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "6.490 ns" { SW[3] {} SW[3]~combout {} clock_div:U1|Mux0~21 {} clock_div:U1|Mux0 {} clock_div:U1|Mux0~clkctrl {} Counter_Out[15] {} } { 0.000ns 0.000ns 1.726ns 0.256ns 1.535ns 1.012ns } { 0.000ns 0.999ns 0.150ns 0.275ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "7.493 ns" { SW[3] clock_div:U1|Mux0~18 clock_div:U1|Mux0 clock_div:U1|Mux0~clkctrl Counter_Out[15] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "7.493 ns" { SW[3] {} SW[3]~combout {} clock_div:U1|Mux0~18 {} clock_div:U1|Mux0 {} clock_div:U1|Mux0~clkctrl {} Counter_Out[15] {} } { 0.000ns 0.000ns 1.170ns 1.414ns 1.535ns 1.012ns } { 0.000ns 0.999ns 0.438ns 0.388ns 0.000ns 0.537ns } "" } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "6.490 ns" { SW[3] clock_div:U1|Mux0~21 clock_div:U1|Mux0 clock_div:U1|Mux0~clkctrl Counter_Out[15] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "6.490 ns" { SW[3] {} SW[3]~combout {} clock_div:U1|Mux0~21 {} clock_div:U1|Mux0 {} clock_div:U1|Mux0~clkctrl {} Counter_Out[15] {} } { 0.000ns 0.000ns 1.726ns 0.256ns 1.535ns 1.012ns } { 0.000ns 0.999ns 0.150ns 0.275ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "logic_analyzer_demo.vhd" "" { Text "Z:/EE367/Labs/lab07/logic_analyzer_demo.vhd" 127 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.547 ns - Shortest register register " "Info: - Shortest register to register delay is 0.547 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Counter_Out\[15\] 1 REG LCFF_X63_Y23_N31 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X63_Y23_N31; Fanout = 3; REG Node = 'Counter_Out\[15\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { Counter_Out[15] } "NODE_NAME" } } { "logic_analyzer_demo.vhd" "" { Text "Z:/EE367/Labs/lab07/logic_analyzer_demo.vhd" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.313 ns) + CELL(0.150 ns) 0.463 ns Counter_Out\[15\]~46 2 COMB LCCOMB_X63_Y23_N30 1 " "Info: 2: + IC(0.313 ns) + CELL(0.150 ns) = 0.463 ns; Loc. = LCCOMB_X63_Y23_N30; Fanout = 1; COMB Node = 'Counter_Out\[15\]~46'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.463 ns" { Counter_Out[15] Counter_Out[15]~46 } "NODE_NAME" } } { "logic_analyzer_demo.vhd" "" { Text "Z:/EE367/Labs/lab07/logic_analyzer_demo.vhd" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.547 ns Counter_Out\[15\] 3 REG LCFF_X63_Y23_N31 3 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.547 ns; Loc. = LCFF_X63_Y23_N31; Fanout = 3; REG Node = 'Counter_Out\[15\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Counter_Out[15]~46 Counter_Out[15] } "NODE_NAME" } } { "logic_analyzer_demo.vhd" "" { Text "Z:/EE367/Labs/lab07/logic_analyzer_demo.vhd" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.234 ns ( 42.78 % ) " "Info: Total cell delay = 0.234 ns ( 42.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.313 ns ( 57.22 % ) " "Info: Total interconnect delay = 0.313 ns ( 57.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.547 ns" { Counter_Out[15] Counter_Out[15]~46 Counter_Out[15] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "0.547 ns" { Counter_Out[15] {} Counter_Out[15]~46 {} Counter_Out[15] {} } { 0.000ns 0.313ns 0.000ns } { 0.000ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "logic_analyzer_demo.vhd" "" { Text "Z:/EE367/Labs/lab07/logic_analyzer_demo.vhd" 127 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "7.493 ns" { SW[3] clock_div:U1|Mux0~18 clock_div:U1|Mux0 clock_div:U1|Mux0~clkctrl Counter_Out[15] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "7.493 ns" { SW[3] {} SW[3]~combout {} clock_div:U1|Mux0~18 {} clock_div:U1|Mux0 {} clock_div:U1|Mux0~clkctrl {} Counter_Out[15] {} } { 0.000ns 0.000ns 1.170ns 1.414ns 1.535ns 1.012ns } { 0.000ns 0.999ns 0.438ns 0.388ns 0.000ns 0.537ns } "" } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "6.490 ns" { SW[3] clock_div:U1|Mux0~21 clock_div:U1|Mux0 clock_div:U1|Mux0~clkctrl Counter_Out[15] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "6.490 ns" { SW[3] {} SW[3]~combout {} clock_div:U1|Mux0~21 {} clock_div:U1|Mux0 {} clock_div:U1|Mux0~clkctrl {} Counter_Out[15] {} } { 0.000ns 0.000ns 1.726ns 0.256ns 1.535ns 1.012ns } { 0.000ns 0.999ns 0.150ns 0.275ns 0.000ns 0.537ns } "" } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.547 ns" { Counter_Out[15] Counter_Out[15]~46 Counter_Out[15] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "0.547 ns" { Counter_Out[15] {} Counter_Out[15]~46 {} Counter_Out[15] {} } { 0.000ns 0.313ns 0.000ns } { 0.000ns 0.150ns 0.084ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "CLOCK_50 136 " "Warning: Circuit may not operate. Detected 136 non-operational path(s) clocked by clock \"CLOCK_50\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "Counter_Out\[15\] Counter_Out\[15\] CLOCK_50 37.219 ns " "Info: Found hold time violation between source  pin or register \"Counter_Out\[15\]\" and destination pin or register \"Counter_Out\[15\]\" for clock \"CLOCK_50\" (Hold time is 37.219 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "37.750 ns + Largest " "Info: + Largest clock skew is 37.750 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 47.169 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_50\" to destination register is 47.169 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 3 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "logic_analyzer_demo.vhd" "" { Text "Z:/EE367/Labs/lab07/logic_analyzer_demo.vhd" 33 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.445 ns) + CELL(0.787 ns) 3.231 ns clock_div:U1\|dflipflop:D1\|Q 2 REG LCFF_X34_Y19_N13 3 " "Info: 2: + IC(1.445 ns) + CELL(0.787 ns) = 3.231 ns; Loc. = LCFF_X34_Y19_N13; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D1\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.232 ns" { CLOCK_50 clock_div:U1|dflipflop:D1|Q } "NODE_NAME" } } { "dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.297 ns) + CELL(0.787 ns) 4.315 ns clock_div:U1\|dflipflop:D2\|Q 3 REG LCFF_X34_Y19_N1 3 " "Info: 3: + IC(0.297 ns) + CELL(0.787 ns) = 4.315 ns; Loc. = LCFF_X34_Y19_N1; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D2\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.084 ns" { clock_div:U1|dflipflop:D1|Q clock_div:U1|dflipflop:D2|Q } "NODE_NAME" } } { "dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.700 ns) + CELL(0.787 ns) 5.802 ns clock_div:U1\|dflipflop:D3\|Q 4 REG LCFF_X33_Y20_N9 3 " "Info: 4: + IC(0.700 ns) + CELL(0.787 ns) = 5.802 ns; Loc. = LCFF_X33_Y20_N9; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D3\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.487 ns" { clock_div:U1|dflipflop:D2|Q clock_div:U1|dflipflop:D3|Q } "NODE_NAME" } } { "dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.787 ns) 6.879 ns clock_div:U1\|dflipflop:D4\|Q 5 REG LCFF_X33_Y20_N17 3 " "Info: 5: + IC(0.290 ns) + CELL(0.787 ns) = 6.879 ns; Loc. = LCFF_X33_Y20_N17; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D4\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.077 ns" { clock_div:U1|dflipflop:D3|Q clock_div:U1|dflipflop:D4|Q } "NODE_NAME" } } { "dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.491 ns) + CELL(0.787 ns) 8.157 ns clock_div:U1\|dflipflop:D5\|Q 6 REG LCFF_X34_Y20_N9 3 " "Info: 6: + IC(0.491 ns) + CELL(0.787 ns) = 8.157 ns; Loc. = LCFF_X34_Y20_N9; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D5\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.278 ns" { clock_div:U1|dflipflop:D4|Q clock_div:U1|dflipflop:D5|Q } "NODE_NAME" } } { "dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.787 ns) 9.234 ns clock_div:U1\|dflipflop:D6\|Q 7 REG LCFF_X34_Y20_N17 3 " "Info: 7: + IC(0.290 ns) + CELL(0.787 ns) = 9.234 ns; Loc. = LCFF_X34_Y20_N17; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D6\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.077 ns" { clock_div:U1|dflipflop:D5|Q clock_div:U1|dflipflop:D6|Q } "NODE_NAME" } } { "dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.686 ns) + CELL(0.787 ns) 10.707 ns clock_div:U1\|dflipflop:D7\|Q 8 REG LCFF_X35_Y20_N17 3 " "Info: 8: + IC(0.686 ns) + CELL(0.787 ns) = 10.707 ns; Loc. = LCFF_X35_Y20_N17; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D7\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.473 ns" { clock_div:U1|dflipflop:D6|Q clock_div:U1|dflipflop:D7|Q } "NODE_NAME" } } { "dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.291 ns) + CELL(0.787 ns) 11.785 ns clock_div:U1\|dflipflop:D8\|Q 9 REG LCFF_X35_Y20_N9 3 " "Info: 9: + IC(0.291 ns) + CELL(0.787 ns) = 11.785 ns; Loc. = LCFF_X35_Y20_N9; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D8\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.078 ns" { clock_div:U1|dflipflop:D7|Q clock_div:U1|dflipflop:D8|Q } "NODE_NAME" } } { "dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.772 ns) + CELL(0.787 ns) 13.344 ns clock_div:U1\|dflipflop:D9\|Q 10 REG LCFF_X34_Y18_N5 3 " "Info: 10: + IC(0.772 ns) + CELL(0.787 ns) = 13.344 ns; Loc. = LCFF_X34_Y18_N5; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D9\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.559 ns" { clock_div:U1|dflipflop:D8|Q clock_div:U1|dflipflop:D9|Q } "NODE_NAME" } } { "dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.471 ns) + CELL(0.787 ns) 14.602 ns clock_div:U1\|dflipflop:D10\|Q 11 REG LCFF_X35_Y18_N9 3 " "Info: 11: + IC(0.471 ns) + CELL(0.787 ns) = 14.602 ns; Loc. = LCFF_X35_Y18_N9; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D10\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.258 ns" { clock_div:U1|dflipflop:D9|Q clock_div:U1|dflipflop:D10|Q } "NODE_NAME" } } { "dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.787 ns) 15.679 ns clock_div:U1\|dflipflop:D11\|Q 12 REG LCFF_X35_Y18_N1 3 " "Info: 12: + IC(0.290 ns) + CELL(0.787 ns) = 15.679 ns; Loc. = LCFF_X35_Y18_N1; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D11\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.077 ns" { clock_div:U1|dflipflop:D10|Q clock_div:U1|dflipflop:D11|Q } "NODE_NAME" } } { "dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.764 ns) + CELL(0.787 ns) 17.230 ns clock_div:U1\|dflipflop:D12\|Q 13 REG LCFF_X36_Y19_N3 3 " "Info: 13: + IC(0.764 ns) + CELL(0.787 ns) = 17.230 ns; Loc. = LCFF_X36_Y19_N3; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D12\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.551 ns" { clock_div:U1|dflipflop:D11|Q clock_div:U1|dflipflop:D12|Q } "NODE_NAME" } } { "dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.296 ns) + CELL(0.787 ns) 18.313 ns clock_div:U1\|dflipflop:D13\|Q 14 REG LCFF_X36_Y19_N31 3 " "Info: 14: + IC(0.296 ns) + CELL(0.787 ns) = 18.313 ns; Loc. = LCFF_X36_Y19_N31; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D13\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.083 ns" { clock_div:U1|dflipflop:D12|Q clock_div:U1|dflipflop:D13|Q } "NODE_NAME" } } { "dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.436 ns) + CELL(0.787 ns) 19.536 ns clock_div:U1\|dflipflop:D14\|Q 15 REG LCFF_X35_Y19_N23 3 " "Info: 15: + IC(0.436 ns) + CELL(0.787 ns) = 19.536 ns; Loc. = LCFF_X35_Y19_N23; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D14\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.223 ns" { clock_div:U1|dflipflop:D13|Q clock_div:U1|dflipflop:D14|Q } "NODE_NAME" } } { "dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.295 ns) + CELL(0.787 ns) 20.618 ns clock_div:U1\|dflipflop:D15\|Q 16 REG LCFF_X35_Y19_N15 3 " "Info: 16: + IC(0.295 ns) + CELL(0.787 ns) = 20.618 ns; Loc. = LCFF_X35_Y19_N15; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D15\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.082 ns" { clock_div:U1|dflipflop:D14|Q clock_div:U1|dflipflop:D15|Q } "NODE_NAME" } } { "dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.703 ns) + CELL(0.787 ns) 22.108 ns clock_div:U1\|dflipflop:D16\|Q 17 REG LCFF_X33_Y19_N23 3 " "Info: 17: + IC(0.703 ns) + CELL(0.787 ns) = 22.108 ns; Loc. = LCFF_X33_Y19_N23; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D16\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.490 ns" { clock_div:U1|dflipflop:D15|Q clock_div:U1|dflipflop:D16|Q } "NODE_NAME" } } { "dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.298 ns) + CELL(0.787 ns) 23.193 ns clock_div:U1\|dflipflop:D17\|Q 18 REG LCFF_X33_Y19_N21 3 " "Info: 18: + IC(0.298 ns) + CELL(0.787 ns) = 23.193 ns; Loc. = LCFF_X33_Y19_N21; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D17\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.085 ns" { clock_div:U1|dflipflop:D16|Q clock_div:U1|dflipflop:D17|Q } "NODE_NAME" } } { "dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.175 ns) + CELL(0.787 ns) 25.155 ns clock_div:U1\|dflipflop:D18\|Q 19 REG LCFF_X45_Y19_N17 3 " "Info: 19: + IC(1.175 ns) + CELL(0.787 ns) = 25.155 ns; Loc. = LCFF_X45_Y19_N17; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D18\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.962 ns" { clock_div:U1|dflipflop:D17|Q clock_div:U1|dflipflop:D18|Q } "NODE_NAME" } } { "dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.291 ns) + CELL(0.787 ns) 26.233 ns clock_div:U1\|dflipflop:D19\|Q 20 REG LCFF_X45_Y19_N25 3 " "Info: 20: + IC(0.291 ns) + CELL(0.787 ns) = 26.233 ns; Loc. = LCFF_X45_Y19_N25; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D19\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.078 ns" { clock_div:U1|dflipflop:D18|Q clock_div:U1|dflipflop:D19|Q } "NODE_NAME" } } { "dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.763 ns) + CELL(0.787 ns) 27.783 ns clock_div:U1\|dflipflop:D20\|Q 21 REG LCFF_X45_Y18_N9 3 " "Info: 21: + IC(0.763 ns) + CELL(0.787 ns) = 27.783 ns; Loc. = LCFF_X45_Y18_N9; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D20\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.550 ns" { clock_div:U1|dflipflop:D19|Q clock_div:U1|dflipflop:D20|Q } "NODE_NAME" } } { "dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.787 ns) 28.860 ns clock_div:U1\|dflipflop:D21\|Q 22 REG LCFF_X45_Y18_N17 3 " "Info: 22: + IC(0.290 ns) + CELL(0.787 ns) = 28.860 ns; Loc. = LCFF_X45_Y18_N17; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D21\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.077 ns" { clock_div:U1|dflipflop:D20|Q clock_div:U1|dflipflop:D21|Q } "NODE_NAME" } } { "dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.691 ns) + CELL(0.787 ns) 30.338 ns clock_div:U1\|dflipflop:D22\|Q 23 REG LCFF_X44_Y17_N3 3 " "Info: 23: + IC(0.691 ns) + CELL(0.787 ns) = 30.338 ns; Loc. = LCFF_X44_Y17_N3; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D22\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.478 ns" { clock_div:U1|dflipflop:D21|Q clock_div:U1|dflipflop:D22|Q } "NODE_NAME" } } { "dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.296 ns) + CELL(0.787 ns) 31.421 ns clock_div:U1\|dflipflop:D23\|Q 24 REG LCFF_X44_Y17_N15 3 " "Info: 24: + IC(0.296 ns) + CELL(0.787 ns) = 31.421 ns; Loc. = LCFF_X44_Y17_N15; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D23\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.083 ns" { clock_div:U1|dflipflop:D22|Q clock_div:U1|dflipflop:D23|Q } "NODE_NAME" } } { "dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.430 ns) + CELL(0.787 ns) 32.638 ns clock_div:U1\|dflipflop:D24\|Q 25 REG LCFF_X45_Y17_N5 3 " "Info: 25: + IC(0.430 ns) + CELL(0.787 ns) = 32.638 ns; Loc. = LCFF_X45_Y17_N5; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D24\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.217 ns" { clock_div:U1|dflipflop:D23|Q clock_div:U1|dflipflop:D24|Q } "NODE_NAME" } } { "dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.787 ns) 33.715 ns clock_div:U1\|dflipflop:D25\|Q 26 REG LCFF_X45_Y17_N17 3 " "Info: 26: + IC(0.290 ns) + CELL(0.787 ns) = 33.715 ns; Loc. = LCFF_X45_Y17_N17; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D25\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.077 ns" { clock_div:U1|dflipflop:D24|Q clock_div:U1|dflipflop:D25|Q } "NODE_NAME" } } { "dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.691 ns) + CELL(0.787 ns) 35.193 ns clock_div:U1\|dflipflop:D26\|Q 27 REG LCFF_X49_Y17_N27 3 " "Info: 27: + IC(0.691 ns) + CELL(0.787 ns) = 35.193 ns; Loc. = LCFF_X49_Y17_N27; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D26\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.478 ns" { clock_div:U1|dflipflop:D25|Q clock_div:U1|dflipflop:D26|Q } "NODE_NAME" } } { "dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.698 ns) + CELL(0.787 ns) 36.678 ns clock_div:U1\|dflipflop:D27\|Q 28 REG LCFF_X46_Y17_N3 3 " "Info: 28: + IC(0.698 ns) + CELL(0.787 ns) = 36.678 ns; Loc. = LCFF_X46_Y17_N3; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D27\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.485 ns" { clock_div:U1|dflipflop:D26|Q clock_div:U1|dflipflop:D27|Q } "NODE_NAME" } } { "dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(0.787 ns) 37.765 ns clock_div:U1\|dflipflop:D28\|Q 29 REG LCFF_X46_Y17_N29 3 " "Info: 29: + IC(0.300 ns) + CELL(0.787 ns) = 37.765 ns; Loc. = LCFF_X46_Y17_N29; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D28\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.087 ns" { clock_div:U1|dflipflop:D27|Q clock_div:U1|dflipflop:D28|Q } "NODE_NAME" } } { "dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.471 ns) + CELL(0.787 ns) 39.023 ns clock_div:U1\|dflipflop:D29\|Q 30 REG LCFF_X47_Y17_N19 3 " "Info: 30: + IC(0.471 ns) + CELL(0.787 ns) = 39.023 ns; Loc. = LCFF_X47_Y17_N19; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D29\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.258 ns" { clock_div:U1|dflipflop:D28|Q clock_div:U1|dflipflop:D29|Q } "NODE_NAME" } } { "dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.295 ns) + CELL(0.787 ns) 40.105 ns clock_div:U1\|dflipflop:D30\|Q 31 REG LCFF_X47_Y17_N31 3 " "Info: 31: + IC(0.295 ns) + CELL(0.787 ns) = 40.105 ns; Loc. = LCFF_X47_Y17_N31; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D30\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.082 ns" { clock_div:U1|dflipflop:D29|Q clock_div:U1|dflipflop:D30|Q } "NODE_NAME" } } { "dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.428 ns) + CELL(0.787 ns) 41.320 ns clock_div:U1\|dflipflop:D31\|Q 32 REG LCFF_X48_Y17_N21 1 " "Info: 32: + IC(0.428 ns) + CELL(0.787 ns) = 41.320 ns; Loc. = LCFF_X48_Y17_N21; Fanout = 1; REG Node = 'clock_div:U1\|dflipflop:D31\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.215 ns" { clock_div:U1|dflipflop:D30|Q clock_div:U1|dflipflop:D31|Q } "NODE_NAME" } } { "dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.712 ns) + CELL(0.150 ns) 42.182 ns clock_div:U1\|Mux0~15 33 COMB LCCOMB_X46_Y17_N10 1 " "Info: 33: + IC(0.712 ns) + CELL(0.150 ns) = 42.182 ns; Loc. = LCCOMB_X46_Y17_N10; Fanout = 1; COMB Node = 'clock_div:U1\|Mux0~15'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.862 ns" { clock_div:U1|dflipflop:D31|Q clock_div:U1|Mux0~15 } "NODE_NAME" } } { "clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.263 ns) + CELL(0.438 ns) 42.883 ns clock_div:U1\|Mux0~20 34 COMB LCCOMB_X46_Y17_N8 1 " "Info: 34: + IC(0.263 ns) + CELL(0.438 ns) = 42.883 ns; Loc. = LCCOMB_X46_Y17_N8; Fanout = 1; COMB Node = 'clock_div:U1\|Mux0~20'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.701 ns" { clock_div:U1|Mux0~15 clock_div:U1|Mux0~20 } "NODE_NAME" } } { "clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.252 ns) + CELL(0.419 ns) 43.554 ns clock_div:U1\|Mux0~21 35 COMB LCCOMB_X46_Y17_N14 1 " "Info: 35: + IC(0.252 ns) + CELL(0.419 ns) = 43.554 ns; Loc. = LCCOMB_X46_Y17_N14; Fanout = 1; COMB Node = 'clock_div:U1\|Mux0~21'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.671 ns" { clock_div:U1|Mux0~20 clock_div:U1|Mux0~21 } "NODE_NAME" } } { "clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.256 ns) + CELL(0.275 ns) 44.085 ns clock_div:U1\|Mux0 36 COMB LCCOMB_X46_Y17_N6 2 " "Info: 36: + IC(0.256 ns) + CELL(0.275 ns) = 44.085 ns; Loc. = LCCOMB_X46_Y17_N6; Fanout = 2; COMB Node = 'clock_div:U1\|Mux0'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.531 ns" { clock_div:U1|Mux0~21 clock_div:U1|Mux0 } "NODE_NAME" } } { "clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.535 ns) + CELL(0.000 ns) 45.620 ns clock_div:U1\|Mux0~clkctrl 37 COMB CLKCTRL_G5 16 " "Info: 37: + IC(1.535 ns) + CELL(0.000 ns) = 45.620 ns; Loc. = CLKCTRL_G5; Fanout = 16; COMB Node = 'clock_div:U1\|Mux0~clkctrl'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.535 ns" { clock_div:U1|Mux0 clock_div:U1|Mux0~clkctrl } "NODE_NAME" } } { "clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.012 ns) + CELL(0.537 ns) 47.169 ns Counter_Out\[15\] 38 REG LCFF_X63_Y23_N31 3 " "Info: 38: + IC(1.012 ns) + CELL(0.537 ns) = 47.169 ns; Loc. = LCFF_X63_Y23_N31; Fanout = 3; REG Node = 'Counter_Out\[15\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.549 ns" { clock_div:U1|Mux0~clkctrl Counter_Out[15] } "NODE_NAME" } } { "logic_analyzer_demo.vhd" "" { Text "Z:/EE367/Labs/lab07/logic_analyzer_demo.vhd" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "27.215 ns ( 57.70 % ) " "Info: Total cell delay = 27.215 ns ( 57.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "19.954 ns ( 42.30 % ) " "Info: Total interconnect delay = 19.954 ns ( 42.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "47.169 ns" { CLOCK_50 clock_div:U1|dflipflop:D1|Q clock_div:U1|dflipflop:D2|Q clock_div:U1|dflipflop:D3|Q clock_div:U1|dflipflop:D4|Q clock_div:U1|dflipflop:D5|Q clock_div:U1|dflipflop:D6|Q clock_div:U1|dflipflop:D7|Q clock_div:U1|dflipflop:D8|Q clock_div:U1|dflipflop:D9|Q clock_div:U1|dflipflop:D10|Q clock_div:U1|dflipflop:D11|Q clock_div:U1|dflipflop:D12|Q clock_div:U1|dflipflop:D13|Q clock_div:U1|dflipflop:D14|Q clock_div:U1|dflipflop:D15|Q clock_div:U1|dflipflop:D16|Q clock_div:U1|dflipflop:D17|Q clock_div:U1|dflipflop:D18|Q clock_div:U1|dflipflop:D19|Q clock_div:U1|dflipflop:D20|Q clock_div:U1|dflipflop:D21|Q clock_div:U1|dflipflop:D22|Q clock_div:U1|dflipflop:D23|Q clock_div:U1|dflipflop:D24|Q clock_div:U1|dflipflop:D25|Q clock_div:U1|dflipflop:D26|Q clock_div:U1|dflipflop:D27|Q clock_div:U1|dflipflop:D28|Q clock_div:U1|dflipflop:D29|Q clock_div:U1|dflipflop:D30|Q clock_div:U1|dflipflop:D31|Q clock_div:U1|Mux0~15 clock_div:U1|Mux0~20 clock_div:U1|Mux0~21 clock_div:U1|Mux0 clock_div:U1|Mux0~clkctrl Counter_Out[15] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "47.169 ns" { CLOCK_50 {} CLOCK_50~combout {} clock_div:U1|dflipflop:D1|Q {} clock_div:U1|dflipflop:D2|Q {} clock_div:U1|dflipflop:D3|Q {} clock_div:U1|dflipflop:D4|Q {} clock_div:U1|dflipflop:D5|Q {} clock_div:U1|dflipflop:D6|Q {} clock_div:U1|dflipflop:D7|Q {} clock_div:U1|dflipflop:D8|Q {} clock_div:U1|dflipflop:D9|Q {} clock_div:U1|dflipflop:D10|Q {} clock_div:U1|dflipflop:D11|Q {} clock_div:U1|dflipflop:D12|Q {} clock_div:U1|dflipflop:D13|Q {} clock_div:U1|dflipflop:D14|Q {} clock_div:U1|dflipflop:D15|Q {} clock_div:U1|dflipflop:D16|Q {} clock_div:U1|dflipflop:D17|Q {} clock_div:U1|dflipflop:D18|Q {} clock_div:U1|dflipflop:D19|Q {} clock_div:U1|dflipflop:D20|Q {} clock_div:U1|dflipflop:D21|Q {} clock_div:U1|dflipflop:D22|Q {} clock_div:U1|dflipflop:D23|Q {} clock_div:U1|dflipflop:D24|Q {} clock_div:U1|dflipflop:D25|Q {} clock_div:U1|dflipflop:D26|Q {} clock_div:U1|dflipflop:D27|Q {} clock_div:U1|dflipflop:D28|Q {} clock_div:U1|dflipflop:D29|Q {} clock_div:U1|dflipflop:D30|Q {} clock_div:U1|dflipflop:D31|Q {} clock_div:U1|Mux0~15 {} clock_div:U1|Mux0~20 {} clock_div:U1|Mux0~21 {} clock_div:U1|Mux0 {} clock_div:U1|Mux0~clkctrl {} Counter_Out[15] {} } { 0.000ns 0.000ns 1.445ns 0.297ns 0.700ns 0.290ns 0.491ns 0.290ns 0.686ns 0.291ns 0.772ns 0.471ns 0.290ns 0.764ns 0.296ns 0.436ns 0.295ns 0.703ns 0.298ns 1.175ns 0.291ns 0.763ns 0.290ns 0.691ns 0.296ns 0.430ns 0.290ns 0.691ns 0.698ns 0.300ns 0.471ns 0.295ns 0.428ns 0.712ns 0.263ns 0.252ns 0.256ns 1.535ns 1.012ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.150ns 0.438ns 0.419ns 0.275ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 9.419 ns - Shortest register " "Info: - Shortest clock path from clock \"CLOCK_50\" to source register is 9.419 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 3 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "logic_analyzer_demo.vhd" "" { Text "Z:/EE367/Labs/lab07/logic_analyzer_demo.vhd" 33 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.527 ns) + CELL(0.438 ns) 2.964 ns clock_div:U1\|Mux0~0 2 COMB LCCOMB_X34_Y19_N4 1 " "Info: 2: + IC(1.527 ns) + CELL(0.438 ns) = 2.964 ns; Loc. = LCCOMB_X34_Y19_N4; Fanout = 1; COMB Node = 'clock_div:U1\|Mux0~0'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.965 ns" { CLOCK_50 clock_div:U1|Mux0~0 } "NODE_NAME" } } { "clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.275 ns) 3.496 ns clock_div:U1\|Mux0~1 3 COMB LCCOMB_X34_Y19_N28 1 " "Info: 3: + IC(0.257 ns) + CELL(0.275 ns) = 3.496 ns; Loc. = LCCOMB_X34_Y19_N28; Fanout = 1; COMB Node = 'clock_div:U1\|Mux0~1'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.532 ns" { clock_div:U1|Mux0~0 clock_div:U1|Mux0~1 } "NODE_NAME" } } { "clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.252 ns) + CELL(0.388 ns) 4.136 ns clock_div:U1\|Mux0~16 4 COMB LCCOMB_X34_Y19_N30 1 " "Info: 4: + IC(0.252 ns) + CELL(0.388 ns) = 4.136 ns; Loc. = LCCOMB_X34_Y19_N30; Fanout = 1; COMB Node = 'clock_div:U1\|Mux0~16'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.640 ns" { clock_div:U1|Mux0~1 clock_div:U1|Mux0~16 } "NODE_NAME" } } { "clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.150 ns) 4.533 ns clock_div:U1\|Mux0~18 5 COMB LCCOMB_X34_Y19_N22 1 " "Info: 5: + IC(0.247 ns) + CELL(0.150 ns) = 4.533 ns; Loc. = LCCOMB_X34_Y19_N22; Fanout = 1; COMB Node = 'clock_div:U1\|Mux0~18'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.397 ns" { clock_div:U1|Mux0~16 clock_div:U1|Mux0~18 } "NODE_NAME" } } { "clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.414 ns) + CELL(0.388 ns) 6.335 ns clock_div:U1\|Mux0 6 COMB LCCOMB_X46_Y17_N6 2 " "Info: 6: + IC(1.414 ns) + CELL(0.388 ns) = 6.335 ns; Loc. = LCCOMB_X46_Y17_N6; Fanout = 2; COMB Node = 'clock_div:U1\|Mux0'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.802 ns" { clock_div:U1|Mux0~18 clock_div:U1|Mux0 } "NODE_NAME" } } { "clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.535 ns) + CELL(0.000 ns) 7.870 ns clock_div:U1\|Mux0~clkctrl 7 COMB CLKCTRL_G5 16 " "Info: 7: + IC(1.535 ns) + CELL(0.000 ns) = 7.870 ns; Loc. = CLKCTRL_G5; Fanout = 16; COMB Node = 'clock_div:U1\|Mux0~clkctrl'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.535 ns" { clock_div:U1|Mux0 clock_div:U1|Mux0~clkctrl } "NODE_NAME" } } { "clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.012 ns) + CELL(0.537 ns) 9.419 ns Counter_Out\[15\] 8 REG LCFF_X63_Y23_N31 3 " "Info: 8: + IC(1.012 ns) + CELL(0.537 ns) = 9.419 ns; Loc. = LCFF_X63_Y23_N31; Fanout = 3; REG Node = 'Counter_Out\[15\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.549 ns" { clock_div:U1|Mux0~clkctrl Counter_Out[15] } "NODE_NAME" } } { "logic_analyzer_demo.vhd" "" { Text "Z:/EE367/Labs/lab07/logic_analyzer_demo.vhd" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.175 ns ( 33.71 % ) " "Info: Total cell delay = 3.175 ns ( 33.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.244 ns ( 66.29 % ) " "Info: Total interconnect delay = 6.244 ns ( 66.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "9.419 ns" { CLOCK_50 clock_div:U1|Mux0~0 clock_div:U1|Mux0~1 clock_div:U1|Mux0~16 clock_div:U1|Mux0~18 clock_div:U1|Mux0 clock_div:U1|Mux0~clkctrl Counter_Out[15] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "9.419 ns" { CLOCK_50 {} CLOCK_50~combout {} clock_div:U1|Mux0~0 {} clock_div:U1|Mux0~1 {} clock_div:U1|Mux0~16 {} clock_div:U1|Mux0~18 {} clock_div:U1|Mux0 {} clock_div:U1|Mux0~clkctrl {} Counter_Out[15] {} } { 0.000ns 0.000ns 1.527ns 0.257ns 0.252ns 0.247ns 1.414ns 1.535ns 1.012ns } { 0.000ns 0.999ns 0.438ns 0.275ns 0.388ns 0.150ns 0.388ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "47.169 ns" { CLOCK_50 clock_div:U1|dflipflop:D1|Q clock_div:U1|dflipflop:D2|Q clock_div:U1|dflipflop:D3|Q clock_div:U1|dflipflop:D4|Q clock_div:U1|dflipflop:D5|Q clock_div:U1|dflipflop:D6|Q clock_div:U1|dflipflop:D7|Q clock_div:U1|dflipflop:D8|Q clock_div:U1|dflipflop:D9|Q clock_div:U1|dflipflop:D10|Q clock_div:U1|dflipflop:D11|Q clock_div:U1|dflipflop:D12|Q clock_div:U1|dflipflop:D13|Q clock_div:U1|dflipflop:D14|Q clock_div:U1|dflipflop:D15|Q clock_div:U1|dflipflop:D16|Q clock_div:U1|dflipflop:D17|Q clock_div:U1|dflipflop:D18|Q clock_div:U1|dflipflop:D19|Q clock_div:U1|dflipflop:D20|Q clock_div:U1|dflipflop:D21|Q clock_div:U1|dflipflop:D22|Q clock_div:U1|dflipflop:D23|Q clock_div:U1|dflipflop:D24|Q clock_div:U1|dflipflop:D25|Q clock_div:U1|dflipflop:D26|Q clock_div:U1|dflipflop:D27|Q clock_div:U1|dflipflop:D28|Q clock_div:U1|dflipflop:D29|Q clock_div:U1|dflipflop:D30|Q clock_div:U1|dflipflop:D31|Q clock_div:U1|Mux0~15 clock_div:U1|Mux0~20 clock_div:U1|Mux0~21 clock_div:U1|Mux0 clock_div:U1|Mux0~clkctrl Counter_Out[15] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "47.169 ns" { CLOCK_50 {} CLOCK_50~combout {} clock_div:U1|dflipflop:D1|Q {} clock_div:U1|dflipflop:D2|Q {} clock_div:U1|dflipflop:D3|Q {} clock_div:U1|dflipflop:D4|Q {} clock_div:U1|dflipflop:D5|Q {} clock_div:U1|dflipflop:D6|Q {} clock_div:U1|dflipflop:D7|Q {} clock_div:U1|dflipflop:D8|Q {} clock_div:U1|dflipflop:D9|Q {} clock_div:U1|dflipflop:D10|Q {} clock_div:U1|dflipflop:D11|Q {} clock_div:U1|dflipflop:D12|Q {} clock_div:U1|dflipflop:D13|Q {} clock_div:U1|dflipflop:D14|Q {} clock_div:U1|dflipflop:D15|Q {} clock_div:U1|dflipflop:D16|Q {} clock_div:U1|dflipflop:D17|Q {} clock_div:U1|dflipflop:D18|Q {} clock_div:U1|dflipflop:D19|Q {} clock_div:U1|dflipflop:D20|Q {} clock_div:U1|dflipflop:D21|Q {} clock_div:U1|dflipflop:D22|Q {} clock_div:U1|dflipflop:D23|Q {} clock_div:U1|dflipflop:D24|Q {} clock_div:U1|dflipflop:D25|Q {} clock_div:U1|dflipflop:D26|Q {} clock_div:U1|dflipflop:D27|Q {} clock_div:U1|dflipflop:D28|Q {} clock_div:U1|dflipflop:D29|Q {} clock_div:U1|dflipflop:D30|Q {} clock_div:U1|dflipflop:D31|Q {} clock_div:U1|Mux0~15 {} clock_div:U1|Mux0~20 {} clock_div:U1|Mux0~21 {} clock_div:U1|Mux0 {} clock_div:U1|Mux0~clkctrl {} Counter_Out[15] {} } { 0.000ns 0.000ns 1.445ns 0.297ns 0.700ns 0.290ns 0.491ns 0.290ns 0.686ns 0.291ns 0.772ns 0.471ns 0.290ns 0.764ns 0.296ns 0.436ns 0.295ns 0.703ns 0.298ns 1.175ns 0.291ns 0.763ns 0.290ns 0.691ns 0.296ns 0.430ns 0.290ns 0.691ns 0.698ns 0.300ns 0.471ns 0.295ns 0.428ns 0.712ns 0.263ns 0.252ns 0.256ns 1.535ns 1.012ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.150ns 0.438ns 0.419ns 0.275ns 0.000ns 0.537ns } "" } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "9.419 ns" { CLOCK_50 clock_div:U1|Mux0~0 clock_div:U1|Mux0~1 clock_div:U1|Mux0~16 clock_div:U1|Mux0~18 clock_div:U1|Mux0 clock_div:U1|Mux0~clkctrl Counter_Out[15] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "9.419 ns" { CLOCK_50 {} CLOCK_50~combout {} clock_div:U1|Mux0~0 {} clock_div:U1|Mux0~1 {} clock_div:U1|Mux0~16 {} clock_div:U1|Mux0~18 {} clock_div:U1|Mux0 {} clock_div:U1|Mux0~clkctrl {} Counter_Out[15] {} } { 0.000ns 0.000ns 1.527ns 0.257ns 0.252ns 0.247ns 1.414ns 1.535ns 1.012ns } { 0.000ns 0.999ns 0.438ns 0.275ns 0.388ns 0.150ns 0.388ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "logic_analyzer_demo.vhd" "" { Text "Z:/EE367/Labs/lab07/logic_analyzer_demo.vhd" 127 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.547 ns - Shortest register register " "Info: - Shortest register to register delay is 0.547 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Counter_Out\[15\] 1 REG LCFF_X63_Y23_N31 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X63_Y23_N31; Fanout = 3; REG Node = 'Counter_Out\[15\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { Counter_Out[15] } "NODE_NAME" } } { "logic_analyzer_demo.vhd" "" { Text "Z:/EE367/Labs/lab07/logic_analyzer_demo.vhd" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.313 ns) + CELL(0.150 ns) 0.463 ns Counter_Out\[15\]~46 2 COMB LCCOMB_X63_Y23_N30 1 " "Info: 2: + IC(0.313 ns) + CELL(0.150 ns) = 0.463 ns; Loc. = LCCOMB_X63_Y23_N30; Fanout = 1; COMB Node = 'Counter_Out\[15\]~46'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.463 ns" { Counter_Out[15] Counter_Out[15]~46 } "NODE_NAME" } } { "logic_analyzer_demo.vhd" "" { Text "Z:/EE367/Labs/lab07/logic_analyzer_demo.vhd" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.547 ns Counter_Out\[15\] 3 REG LCFF_X63_Y23_N31 3 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.547 ns; Loc. = LCFF_X63_Y23_N31; Fanout = 3; REG Node = 'Counter_Out\[15\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Counter_Out[15]~46 Counter_Out[15] } "NODE_NAME" } } { "logic_analyzer_demo.vhd" "" { Text "Z:/EE367/Labs/lab07/logic_analyzer_demo.vhd" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.234 ns ( 42.78 % ) " "Info: Total cell delay = 0.234 ns ( 42.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.313 ns ( 57.22 % ) " "Info: Total interconnect delay = 0.313 ns ( 57.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.547 ns" { Counter_Out[15] Counter_Out[15]~46 Counter_Out[15] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "0.547 ns" { Counter_Out[15] {} Counter_Out[15]~46 {} Counter_Out[15] {} } { 0.000ns 0.313ns 0.000ns } { 0.000ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "logic_analyzer_demo.vhd" "" { Text "Z:/EE367/Labs/lab07/logic_analyzer_demo.vhd" 127 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "47.169 ns" { CLOCK_50 clock_div:U1|dflipflop:D1|Q clock_div:U1|dflipflop:D2|Q clock_div:U1|dflipflop:D3|Q clock_div:U1|dflipflop:D4|Q clock_div:U1|dflipflop:D5|Q clock_div:U1|dflipflop:D6|Q clock_div:U1|dflipflop:D7|Q clock_div:U1|dflipflop:D8|Q clock_div:U1|dflipflop:D9|Q clock_div:U1|dflipflop:D10|Q clock_div:U1|dflipflop:D11|Q clock_div:U1|dflipflop:D12|Q clock_div:U1|dflipflop:D13|Q clock_div:U1|dflipflop:D14|Q clock_div:U1|dflipflop:D15|Q clock_div:U1|dflipflop:D16|Q clock_div:U1|dflipflop:D17|Q clock_div:U1|dflipflop:D18|Q clock_div:U1|dflipflop:D19|Q clock_div:U1|dflipflop:D20|Q clock_div:U1|dflipflop:D21|Q clock_div:U1|dflipflop:D22|Q clock_div:U1|dflipflop:D23|Q clock_div:U1|dflipflop:D24|Q clock_div:U1|dflipflop:D25|Q clock_div:U1|dflipflop:D26|Q clock_div:U1|dflipflop:D27|Q clock_div:U1|dflipflop:D28|Q clock_div:U1|dflipflop:D29|Q clock_div:U1|dflipflop:D30|Q clock_div:U1|dflipflop:D31|Q clock_div:U1|Mux0~15 clock_div:U1|Mux0~20 clock_div:U1|Mux0~21 clock_div:U1|Mux0 clock_div:U1|Mux0~clkctrl Counter_Out[15] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "47.169 ns" { CLOCK_50 {} CLOCK_50~combout {} clock_div:U1|dflipflop:D1|Q {} clock_div:U1|dflipflop:D2|Q {} clock_div:U1|dflipflop:D3|Q {} clock_div:U1|dflipflop:D4|Q {} clock_div:U1|dflipflop:D5|Q {} clock_div:U1|dflipflop:D6|Q {} clock_div:U1|dflipflop:D7|Q {} clock_div:U1|dflipflop:D8|Q {} clock_div:U1|dflipflop:D9|Q {} clock_div:U1|dflipflop:D10|Q {} clock_div:U1|dflipflop:D11|Q {} clock_div:U1|dflipflop:D12|Q {} clock_div:U1|dflipflop:D13|Q {} clock_div:U1|dflipflop:D14|Q {} clock_div:U1|dflipflop:D15|Q {} clock_div:U1|dflipflop:D16|Q {} clock_div:U1|dflipflop:D17|Q {} clock_div:U1|dflipflop:D18|Q {} clock_div:U1|dflipflop:D19|Q {} clock_div:U1|dflipflop:D20|Q {} clock_div:U1|dflipflop:D21|Q {} clock_div:U1|dflipflop:D22|Q {} clock_div:U1|dflipflop:D23|Q {} clock_div:U1|dflipflop:D24|Q {} clock_div:U1|dflipflop:D25|Q {} clock_div:U1|dflipflop:D26|Q {} clock_div:U1|dflipflop:D27|Q {} clock_div:U1|dflipflop:D28|Q {} clock_div:U1|dflipflop:D29|Q {} clock_div:U1|dflipflop:D30|Q {} clock_div:U1|dflipflop:D31|Q {} clock_div:U1|Mux0~15 {} clock_div:U1|Mux0~20 {} clock_div:U1|Mux0~21 {} clock_div:U1|Mux0 {} clock_div:U1|Mux0~clkctrl {} Counter_Out[15] {} } { 0.000ns 0.000ns 1.445ns 0.297ns 0.700ns 0.290ns 0.491ns 0.290ns 0.686ns 0.291ns 0.772ns 0.471ns 0.290ns 0.764ns 0.296ns 0.436ns 0.295ns 0.703ns 0.298ns 1.175ns 0.291ns 0.763ns 0.290ns 0.691ns 0.296ns 0.430ns 0.290ns 0.691ns 0.698ns 0.300ns 0.471ns 0.295ns 0.428ns 0.712ns 0.263ns 0.252ns 0.256ns 1.535ns 1.012ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.150ns 0.438ns 0.419ns 0.275ns 0.000ns 0.537ns } "" } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "9.419 ns" { CLOCK_50 clock_div:U1|Mux0~0 clock_div:U1|Mux0~1 clock_div:U1|Mux0~16 clock_div:U1|Mux0~18 clock_div:U1|Mux0 clock_div:U1|Mux0~clkctrl Counter_Out[15] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "9.419 ns" { CLOCK_50 {} CLOCK_50~combout {} clock_div:U1|Mux0~0 {} clock_div:U1|Mux0~1 {} clock_div:U1|Mux0~16 {} clock_div:U1|Mux0~18 {} clock_div:U1|Mux0 {} clock_div:U1|Mux0~clkctrl {} Counter_Out[15] {} } { 0.000ns 0.000ns 1.527ns 0.257ns 0.252ns 0.247ns 1.414ns 1.535ns 1.012ns } { 0.000ns 0.999ns 0.438ns 0.275ns 0.388ns 0.150ns 0.388ns 0.000ns 0.537ns } "" } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.547 ns" { Counter_Out[15] Counter_Out[15]~46 Counter_Out[15] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "0.547 ns" { Counter_Out[15] {} Counter_Out[15]~46 {} Counter_Out[15] {} } { 0.000ns 0.313ns 0.000ns } { 0.000ns 0.150ns 0.084ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "SW\[1\] 136 " "Warning: Circuit may not operate. Detected 136 non-operational path(s) clocked by clock \"SW\[1\]\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "Counter_Out\[15\] Counter_Out\[15\] SW\[1\] 1.986 ns " "Info: Found hold time violation between source  pin or register \"Counter_Out\[15\]\" and destination pin or register \"Counter_Out\[15\]\" for clock \"SW\[1\]\" (Hold time is 1.986 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "2.517 ns + Largest " "Info: + Largest clock skew is 2.517 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SW\[1\] destination 9.484 ns + Longest register " "Info: + Longest clock path from clock \"SW\[1\]\" to destination register is 9.484 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns SW\[1\] 1 CLK PIN_N26 17 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N26; Fanout = 17; CLK Node = 'SW\[1\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[1] } "NODE_NAME" } } { "logic_analyzer_demo.vhd" "" { Text "Z:/EE367/Labs/lab07/logic_analyzer_demo.vhd" 31 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.457 ns) + CELL(0.275 ns) 2.731 ns clock_div:U1\|Mux0~4 2 COMB LCCOMB_X34_Y19_N18 1 " "Info: 2: + IC(1.457 ns) + CELL(0.275 ns) = 2.731 ns; Loc. = LCCOMB_X34_Y19_N18; Fanout = 1; COMB Node = 'clock_div:U1\|Mux0~4'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.732 ns" { SW[1] clock_div:U1|Mux0~4 } "NODE_NAME" } } { "clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.241 ns) + CELL(0.420 ns) 3.392 ns clock_div:U1\|Mux0~5 3 COMB LCCOMB_X34_Y19_N16 1 " "Info: 3: + IC(0.241 ns) + CELL(0.420 ns) = 3.392 ns; Loc. = LCCOMB_X34_Y19_N16; Fanout = 1; COMB Node = 'clock_div:U1\|Mux0~5'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.661 ns" { clock_div:U1|Mux0~4 clock_div:U1|Mux0~5 } "NODE_NAME" } } { "clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.270 ns) + CELL(0.408 ns) 4.070 ns clock_div:U1\|Mux0~17 4 COMB LCCOMB_X34_Y19_N8 1 " "Info: 4: + IC(0.270 ns) + CELL(0.408 ns) = 4.070 ns; Loc. = LCCOMB_X34_Y19_N8; Fanout = 1; COMB Node = 'clock_div:U1\|Mux0~17'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.678 ns" { clock_div:U1|Mux0~5 clock_div:U1|Mux0~17 } "NODE_NAME" } } { "clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.271 ns) 4.598 ns clock_div:U1\|Mux0~18 5 COMB LCCOMB_X34_Y19_N22 1 " "Info: 5: + IC(0.257 ns) + CELL(0.271 ns) = 4.598 ns; Loc. = LCCOMB_X34_Y19_N22; Fanout = 1; COMB Node = 'clock_div:U1\|Mux0~18'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.528 ns" { clock_div:U1|Mux0~17 clock_div:U1|Mux0~18 } "NODE_NAME" } } { "clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.414 ns) + CELL(0.388 ns) 6.400 ns clock_div:U1\|Mux0 6 COMB LCCOMB_X46_Y17_N6 2 " "Info: 6: + IC(1.414 ns) + CELL(0.388 ns) = 6.400 ns; Loc. = LCCOMB_X46_Y17_N6; Fanout = 2; COMB Node = 'clock_div:U1\|Mux0'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.802 ns" { clock_div:U1|Mux0~18 clock_div:U1|Mux0 } "NODE_NAME" } } { "clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.535 ns) + CELL(0.000 ns) 7.935 ns clock_div:U1\|Mux0~clkctrl 7 COMB CLKCTRL_G5 16 " "Info: 7: + IC(1.535 ns) + CELL(0.000 ns) = 7.935 ns; Loc. = CLKCTRL_G5; Fanout = 16; COMB Node = 'clock_div:U1\|Mux0~clkctrl'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.535 ns" { clock_div:U1|Mux0 clock_div:U1|Mux0~clkctrl } "NODE_NAME" } } { "clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.012 ns) + CELL(0.537 ns) 9.484 ns Counter_Out\[15\] 8 REG LCFF_X63_Y23_N31 3 " "Info: 8: + IC(1.012 ns) + CELL(0.537 ns) = 9.484 ns; Loc. = LCFF_X63_Y23_N31; Fanout = 3; REG Node = 'Counter_Out\[15\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.549 ns" { clock_div:U1|Mux0~clkctrl Counter_Out[15] } "NODE_NAME" } } { "logic_analyzer_demo.vhd" "" { Text "Z:/EE367/Labs/lab07/logic_analyzer_demo.vhd" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.298 ns ( 34.77 % ) " "Info: Total cell delay = 3.298 ns ( 34.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.186 ns ( 65.23 % ) " "Info: Total interconnect delay = 6.186 ns ( 65.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "9.484 ns" { SW[1] clock_div:U1|Mux0~4 clock_div:U1|Mux0~5 clock_div:U1|Mux0~17 clock_div:U1|Mux0~18 clock_div:U1|Mux0 clock_div:U1|Mux0~clkctrl Counter_Out[15] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "9.484 ns" { SW[1] {} SW[1]~combout {} clock_div:U1|Mux0~4 {} clock_div:U1|Mux0~5 {} clock_div:U1|Mux0~17 {} clock_div:U1|Mux0~18 {} clock_div:U1|Mux0 {} clock_div:U1|Mux0~clkctrl {} Counter_Out[15] {} } { 0.000ns 0.000ns 1.457ns 0.241ns 0.270ns 0.257ns 1.414ns 1.535ns 1.012ns } { 0.000ns 0.999ns 0.275ns 0.420ns 0.408ns 0.271ns 0.388ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SW\[1\] source 6.967 ns - Shortest register " "Info: - Shortest clock path from clock \"SW\[1\]\" to source register is 6.967 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns SW\[1\] 1 CLK PIN_N26 17 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N26; Fanout = 17; CLK Node = 'SW\[1\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[1] } "NODE_NAME" } } { "logic_analyzer_demo.vhd" "" { Text "Z:/EE367/Labs/lab07/logic_analyzer_demo.vhd" 31 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.154 ns) + CELL(0.275 ns) 2.428 ns clock_div:U1\|Mux0~11 2 COMB LCCOMB_X46_Y17_N12 1 " "Info: 2: + IC(1.154 ns) + CELL(0.275 ns) = 2.428 ns; Loc. = LCCOMB_X46_Y17_N12; Fanout = 1; COMB Node = 'clock_div:U1\|Mux0~11'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.429 ns" { SW[1] clock_div:U1|Mux0~11 } "NODE_NAME" } } { "clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.243 ns) + CELL(0.150 ns) 2.821 ns clock_div:U1\|Mux0~19 3 COMB LCCOMB_X46_Y17_N4 1 " "Info: 3: + IC(0.243 ns) + CELL(0.150 ns) = 2.821 ns; Loc. = LCCOMB_X46_Y17_N4; Fanout = 1; COMB Node = 'clock_div:U1\|Mux0~19'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.393 ns" { clock_div:U1|Mux0~11 clock_div:U1|Mux0~19 } "NODE_NAME" } } { "clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.256 ns) + CELL(0.275 ns) 3.352 ns clock_div:U1\|Mux0~21 4 COMB LCCOMB_X46_Y17_N14 1 " "Info: 4: + IC(0.256 ns) + CELL(0.275 ns) = 3.352 ns; Loc. = LCCOMB_X46_Y17_N14; Fanout = 1; COMB Node = 'clock_div:U1\|Mux0~21'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.531 ns" { clock_div:U1|Mux0~19 clock_div:U1|Mux0~21 } "NODE_NAME" } } { "clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.256 ns) + CELL(0.275 ns) 3.883 ns clock_div:U1\|Mux0 5 COMB LCCOMB_X46_Y17_N6 2 " "Info: 5: + IC(0.256 ns) + CELL(0.275 ns) = 3.883 ns; Loc. = LCCOMB_X46_Y17_N6; Fanout = 2; COMB Node = 'clock_div:U1\|Mux0'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.531 ns" { clock_div:U1|Mux0~21 clock_div:U1|Mux0 } "NODE_NAME" } } { "clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.535 ns) + CELL(0.000 ns) 5.418 ns clock_div:U1\|Mux0~clkctrl 6 COMB CLKCTRL_G5 16 " "Info: 6: + IC(1.535 ns) + CELL(0.000 ns) = 5.418 ns; Loc. = CLKCTRL_G5; Fanout = 16; COMB Node = 'clock_div:U1\|Mux0~clkctrl'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.535 ns" { clock_div:U1|Mux0 clock_div:U1|Mux0~clkctrl } "NODE_NAME" } } { "clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.012 ns) + CELL(0.537 ns) 6.967 ns Counter_Out\[15\] 7 REG LCFF_X63_Y23_N31 3 " "Info: 7: + IC(1.012 ns) + CELL(0.537 ns) = 6.967 ns; Loc. = LCFF_X63_Y23_N31; Fanout = 3; REG Node = 'Counter_Out\[15\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.549 ns" { clock_div:U1|Mux0~clkctrl Counter_Out[15] } "NODE_NAME" } } { "logic_analyzer_demo.vhd" "" { Text "Z:/EE367/Labs/lab07/logic_analyzer_demo.vhd" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.511 ns ( 36.04 % ) " "Info: Total cell delay = 2.511 ns ( 36.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.456 ns ( 63.96 % ) " "Info: Total interconnect delay = 4.456 ns ( 63.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "6.967 ns" { SW[1] clock_div:U1|Mux0~11 clock_div:U1|Mux0~19 clock_div:U1|Mux0~21 clock_div:U1|Mux0 clock_div:U1|Mux0~clkctrl Counter_Out[15] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "6.967 ns" { SW[1] {} SW[1]~combout {} clock_div:U1|Mux0~11 {} clock_div:U1|Mux0~19 {} clock_div:U1|Mux0~21 {} clock_div:U1|Mux0 {} clock_div:U1|Mux0~clkctrl {} Counter_Out[15] {} } { 0.000ns 0.000ns 1.154ns 0.243ns 0.256ns 0.256ns 1.535ns 1.012ns } { 0.000ns 0.999ns 0.275ns 0.150ns 0.275ns 0.275ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "9.484 ns" { SW[1] clock_div:U1|Mux0~4 clock_div:U1|Mux0~5 clock_div:U1|Mux0~17 clock_div:U1|Mux0~18 clock_div:U1|Mux0 clock_div:U1|Mux0~clkctrl Counter_Out[15] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "9.484 ns" { SW[1] {} SW[1]~combout {} clock_div:U1|Mux0~4 {} clock_div:U1|Mux0~5 {} clock_div:U1|Mux0~17 {} clock_div:U1|Mux0~18 {} clock_div:U1|Mux0 {} clock_div:U1|Mux0~clkctrl {} Counter_Out[15] {} } { 0.000ns 0.000ns 1.457ns 0.241ns 0.270ns 0.257ns 1.414ns 1.535ns 1.012ns } { 0.000ns 0.999ns 0.275ns 0.420ns 0.408ns 0.271ns 0.388ns 0.000ns 0.537ns } "" } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "6.967 ns" { SW[1] clock_div:U1|Mux0~11 clock_div:U1|Mux0~19 clock_div:U1|Mux0~21 clock_div:U1|Mux0 clock_div:U1|Mux0~clkctrl Counter_Out[15] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "6.967 ns" { SW[1] {} SW[1]~combout {} clock_div:U1|Mux0~11 {} clock_div:U1|Mux0~19 {} clock_div:U1|Mux0~21 {} clock_div:U1|Mux0 {} clock_div:U1|Mux0~clkctrl {} Counter_Out[15] {} } { 0.000ns 0.000ns 1.154ns 0.243ns 0.256ns 0.256ns 1.535ns 1.012ns } { 0.000ns 0.999ns 0.275ns 0.150ns 0.275ns 0.275ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "logic_analyzer_demo.vhd" "" { Text "Z:/EE367/Labs/lab07/logic_analyzer_demo.vhd" 127 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.547 ns - Shortest register register " "Info: - Shortest register to register delay is 0.547 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Counter_Out\[15\] 1 REG LCFF_X63_Y23_N31 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X63_Y23_N31; Fanout = 3; REG Node = 'Counter_Out\[15\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { Counter_Out[15] } "NODE_NAME" } } { "logic_analyzer_demo.vhd" "" { Text "Z:/EE367/Labs/lab07/logic_analyzer_demo.vhd" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.313 ns) + CELL(0.150 ns) 0.463 ns Counter_Out\[15\]~46 2 COMB LCCOMB_X63_Y23_N30 1 " "Info: 2: + IC(0.313 ns) + CELL(0.150 ns) = 0.463 ns; Loc. = LCCOMB_X63_Y23_N30; Fanout = 1; COMB Node = 'Counter_Out\[15\]~46'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.463 ns" { Counter_Out[15] Counter_Out[15]~46 } "NODE_NAME" } } { "logic_analyzer_demo.vhd" "" { Text "Z:/EE367/Labs/lab07/logic_analyzer_demo.vhd" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.547 ns Counter_Out\[15\] 3 REG LCFF_X63_Y23_N31 3 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.547 ns; Loc. = LCFF_X63_Y23_N31; Fanout = 3; REG Node = 'Counter_Out\[15\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Counter_Out[15]~46 Counter_Out[15] } "NODE_NAME" } } { "logic_analyzer_demo.vhd" "" { Text "Z:/EE367/Labs/lab07/logic_analyzer_demo.vhd" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.234 ns ( 42.78 % ) " "Info: Total cell delay = 0.234 ns ( 42.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.313 ns ( 57.22 % ) " "Info: Total interconnect delay = 0.313 ns ( 57.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.547 ns" { Counter_Out[15] Counter_Out[15]~46 Counter_Out[15] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "0.547 ns" { Counter_Out[15] {} Counter_Out[15]~46 {} Counter_Out[15] {} } { 0.000ns 0.313ns 0.000ns } { 0.000ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "logic_analyzer_demo.vhd" "" { Text "Z:/EE367/Labs/lab07/logic_analyzer_demo.vhd" 127 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "9.484 ns" { SW[1] clock_div:U1|Mux0~4 clock_div:U1|Mux0~5 clock_div:U1|Mux0~17 clock_div:U1|Mux0~18 clock_div:U1|Mux0 clock_div:U1|Mux0~clkctrl Counter_Out[15] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "9.484 ns" { SW[1] {} SW[1]~combout {} clock_div:U1|Mux0~4 {} clock_div:U1|Mux0~5 {} clock_div:U1|Mux0~17 {} clock_div:U1|Mux0~18 {} clock_div:U1|Mux0 {} clock_div:U1|Mux0~clkctrl {} Counter_Out[15] {} } { 0.000ns 0.000ns 1.457ns 0.241ns 0.270ns 0.257ns 1.414ns 1.535ns 1.012ns } { 0.000ns 0.999ns 0.275ns 0.420ns 0.408ns 0.271ns 0.388ns 0.000ns 0.537ns } "" } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "6.967 ns" { SW[1] clock_div:U1|Mux0~11 clock_div:U1|Mux0~19 clock_div:U1|Mux0~21 clock_div:U1|Mux0 clock_div:U1|Mux0~clkctrl Counter_Out[15] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "6.967 ns" { SW[1] {} SW[1]~combout {} clock_div:U1|Mux0~11 {} clock_div:U1|Mux0~19 {} clock_div:U1|Mux0~21 {} clock_div:U1|Mux0 {} clock_div:U1|Mux0~clkctrl {} Counter_Out[15] {} } { 0.000ns 0.000ns 1.154ns 0.243ns 0.256ns 0.256ns 1.535ns 1.012ns } { 0.000ns 0.999ns 0.275ns 0.150ns 0.275ns 0.275ns 0.000ns 0.537ns } "" } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.547 ns" { Counter_Out[15] Counter_Out[15]~46 Counter_Out[15] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "0.547 ns" { Counter_Out[15] {} Counter_Out[15]~46 {} Counter_Out[15] {} } { 0.000ns 0.313ns 0.000ns } { 0.000ns 0.150ns 0.084ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "SW\[0\] 130 " "Warning: Circuit may not operate. Detected 130 non-operational path(s) clocked by clock \"SW\[0\]\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "Counter_Out\[15\] Counter_Out\[15\] SW\[0\] 1.644 ns " "Info: Found hold time violation between source  pin or register \"Counter_Out\[15\]\" and destination pin or register \"Counter_Out\[15\]\" for clock \"SW\[0\]\" (Hold time is 1.644 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "2.175 ns + Largest " "Info: + Largest clock skew is 2.175 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SW\[0\] destination 9.662 ns + Longest register " "Info: + Longest clock path from clock \"SW\[0\]\" to destination register is 9.662 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns SW\[0\] 1 CLK PIN_N25 9 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N25; Fanout = 9; CLK Node = 'SW\[0\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[0] } "NODE_NAME" } } { "logic_analyzer_demo.vhd" "" { Text "Z:/EE367/Labs/lab07/logic_analyzer_demo.vhd" 31 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.472 ns) + CELL(0.438 ns) 2.909 ns clock_div:U1\|Mux0~4 2 COMB LCCOMB_X34_Y19_N18 1 " "Info: 2: + IC(1.472 ns) + CELL(0.438 ns) = 2.909 ns; Loc. = LCCOMB_X34_Y19_N18; Fanout = 1; COMB Node = 'clock_div:U1\|Mux0~4'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.910 ns" { SW[0] clock_div:U1|Mux0~4 } "NODE_NAME" } } { "clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.241 ns) + CELL(0.420 ns) 3.570 ns clock_div:U1\|Mux0~5 3 COMB LCCOMB_X34_Y19_N16 1 " "Info: 3: + IC(0.241 ns) + CELL(0.420 ns) = 3.570 ns; Loc. = LCCOMB_X34_Y19_N16; Fanout = 1; COMB Node = 'clock_div:U1\|Mux0~5'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.661 ns" { clock_div:U1|Mux0~4 clock_div:U1|Mux0~5 } "NODE_NAME" } } { "clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.270 ns) + CELL(0.408 ns) 4.248 ns clock_div:U1\|Mux0~17 4 COMB LCCOMB_X34_Y19_N8 1 " "Info: 4: + IC(0.270 ns) + CELL(0.408 ns) = 4.248 ns; Loc. = LCCOMB_X34_Y19_N8; Fanout = 1; COMB Node = 'clock_div:U1\|Mux0~17'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.678 ns" { clock_div:U1|Mux0~5 clock_div:U1|Mux0~17 } "NODE_NAME" } } { "clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.271 ns) 4.776 ns clock_div:U1\|Mux0~18 5 COMB LCCOMB_X34_Y19_N22 1 " "Info: 5: + IC(0.257 ns) + CELL(0.271 ns) = 4.776 ns; Loc. = LCCOMB_X34_Y19_N22; Fanout = 1; COMB Node = 'clock_div:U1\|Mux0~18'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.528 ns" { clock_div:U1|Mux0~17 clock_div:U1|Mux0~18 } "NODE_NAME" } } { "clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.414 ns) + CELL(0.388 ns) 6.578 ns clock_div:U1\|Mux0 6 COMB LCCOMB_X46_Y17_N6 2 " "Info: 6: + IC(1.414 ns) + CELL(0.388 ns) = 6.578 ns; Loc. = LCCOMB_X46_Y17_N6; Fanout = 2; COMB Node = 'clock_div:U1\|Mux0'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.802 ns" { clock_div:U1|Mux0~18 clock_div:U1|Mux0 } "NODE_NAME" } } { "clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.535 ns) + CELL(0.000 ns) 8.113 ns clock_div:U1\|Mux0~clkctrl 7 COMB CLKCTRL_G5 16 " "Info: 7: + IC(1.535 ns) + CELL(0.000 ns) = 8.113 ns; Loc. = CLKCTRL_G5; Fanout = 16; COMB Node = 'clock_div:U1\|Mux0~clkctrl'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.535 ns" { clock_div:U1|Mux0 clock_div:U1|Mux0~clkctrl } "NODE_NAME" } } { "clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.012 ns) + CELL(0.537 ns) 9.662 ns Counter_Out\[15\] 8 REG LCFF_X63_Y23_N31 3 " "Info: 8: + IC(1.012 ns) + CELL(0.537 ns) = 9.662 ns; Loc. = LCFF_X63_Y23_N31; Fanout = 3; REG Node = 'Counter_Out\[15\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.549 ns" { clock_div:U1|Mux0~clkctrl Counter_Out[15] } "NODE_NAME" } } { "logic_analyzer_demo.vhd" "" { Text "Z:/EE367/Labs/lab07/logic_analyzer_demo.vhd" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.461 ns ( 35.82 % ) " "Info: Total cell delay = 3.461 ns ( 35.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.201 ns ( 64.18 % ) " "Info: Total interconnect delay = 6.201 ns ( 64.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "9.662 ns" { SW[0] clock_div:U1|Mux0~4 clock_div:U1|Mux0~5 clock_div:U1|Mux0~17 clock_div:U1|Mux0~18 clock_div:U1|Mux0 clock_div:U1|Mux0~clkctrl Counter_Out[15] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "9.662 ns" { SW[0] {} SW[0]~combout {} clock_div:U1|Mux0~4 {} clock_div:U1|Mux0~5 {} clock_div:U1|Mux0~17 {} clock_div:U1|Mux0~18 {} clock_div:U1|Mux0 {} clock_div:U1|Mux0~clkctrl {} Counter_Out[15] {} } { 0.000ns 0.000ns 1.472ns 0.241ns 0.270ns 0.257ns 1.414ns 1.535ns 1.012ns } { 0.000ns 0.999ns 0.438ns 0.420ns 0.408ns 0.271ns 0.388ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SW\[0\] source 7.487 ns - Shortest register " "Info: - Shortest clock path from clock \"SW\[0\]\" to source register is 7.487 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns SW\[0\] 1 CLK PIN_N25 9 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N25; Fanout = 9; CLK Node = 'SW\[0\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[0] } "NODE_NAME" } } { "logic_analyzer_demo.vhd" "" { Text "Z:/EE367/Labs/lab07/logic_analyzer_demo.vhd" 31 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.109 ns) + CELL(0.438 ns) 2.546 ns clock_div:U1\|Mux0~10 2 COMB LCCOMB_X46_Y17_N22 1 " "Info: 2: + IC(1.109 ns) + CELL(0.438 ns) = 2.546 ns; Loc. = LCCOMB_X46_Y17_N22; Fanout = 1; COMB Node = 'clock_div:U1\|Mux0~10'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.547 ns" { SW[0] clock_div:U1|Mux0~10 } "NODE_NAME" } } { "clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.252 ns) + CELL(0.150 ns) 2.948 ns clock_div:U1\|Mux0~11 3 COMB LCCOMB_X46_Y17_N12 1 " "Info: 3: + IC(0.252 ns) + CELL(0.150 ns) = 2.948 ns; Loc. = LCCOMB_X46_Y17_N12; Fanout = 1; COMB Node = 'clock_div:U1\|Mux0~11'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.402 ns" { clock_div:U1|Mux0~10 clock_div:U1|Mux0~11 } "NODE_NAME" } } { "clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.243 ns) + CELL(0.150 ns) 3.341 ns clock_div:U1\|Mux0~19 4 COMB LCCOMB_X46_Y17_N4 1 " "Info: 4: + IC(0.243 ns) + CELL(0.150 ns) = 3.341 ns; Loc. = LCCOMB_X46_Y17_N4; Fanout = 1; COMB Node = 'clock_div:U1\|Mux0~19'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.393 ns" { clock_div:U1|Mux0~11 clock_div:U1|Mux0~19 } "NODE_NAME" } } { "clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.256 ns) + CELL(0.275 ns) 3.872 ns clock_div:U1\|Mux0~21 5 COMB LCCOMB_X46_Y17_N14 1 " "Info: 5: + IC(0.256 ns) + CELL(0.275 ns) = 3.872 ns; Loc. = LCCOMB_X46_Y17_N14; Fanout = 1; COMB Node = 'clock_div:U1\|Mux0~21'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.531 ns" { clock_div:U1|Mux0~19 clock_div:U1|Mux0~21 } "NODE_NAME" } } { "clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.256 ns) + CELL(0.275 ns) 4.403 ns clock_div:U1\|Mux0 6 COMB LCCOMB_X46_Y17_N6 2 " "Info: 6: + IC(0.256 ns) + CELL(0.275 ns) = 4.403 ns; Loc. = LCCOMB_X46_Y17_N6; Fanout = 2; COMB Node = 'clock_div:U1\|Mux0'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.531 ns" { clock_div:U1|Mux0~21 clock_div:U1|Mux0 } "NODE_NAME" } } { "clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.535 ns) + CELL(0.000 ns) 5.938 ns clock_div:U1\|Mux0~clkctrl 7 COMB CLKCTRL_G5 16 " "Info: 7: + IC(1.535 ns) + CELL(0.000 ns) = 5.938 ns; Loc. = CLKCTRL_G5; Fanout = 16; COMB Node = 'clock_div:U1\|Mux0~clkctrl'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.535 ns" { clock_div:U1|Mux0 clock_div:U1|Mux0~clkctrl } "NODE_NAME" } } { "clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.012 ns) + CELL(0.537 ns) 7.487 ns Counter_Out\[15\] 8 REG LCFF_X63_Y23_N31 3 " "Info: 8: + IC(1.012 ns) + CELL(0.537 ns) = 7.487 ns; Loc. = LCFF_X63_Y23_N31; Fanout = 3; REG Node = 'Counter_Out\[15\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.549 ns" { clock_div:U1|Mux0~clkctrl Counter_Out[15] } "NODE_NAME" } } { "logic_analyzer_demo.vhd" "" { Text "Z:/EE367/Labs/lab07/logic_analyzer_demo.vhd" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.824 ns ( 37.72 % ) " "Info: Total cell delay = 2.824 ns ( 37.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.663 ns ( 62.28 % ) " "Info: Total interconnect delay = 4.663 ns ( 62.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "7.487 ns" { SW[0] clock_div:U1|Mux0~10 clock_div:U1|Mux0~11 clock_div:U1|Mux0~19 clock_div:U1|Mux0~21 clock_div:U1|Mux0 clock_div:U1|Mux0~clkctrl Counter_Out[15] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "7.487 ns" { SW[0] {} SW[0]~combout {} clock_div:U1|Mux0~10 {} clock_div:U1|Mux0~11 {} clock_div:U1|Mux0~19 {} clock_div:U1|Mux0~21 {} clock_div:U1|Mux0 {} clock_div:U1|Mux0~clkctrl {} Counter_Out[15] {} } { 0.000ns 0.000ns 1.109ns 0.252ns 0.243ns 0.256ns 0.256ns 1.535ns 1.012ns } { 0.000ns 0.999ns 0.438ns 0.150ns 0.150ns 0.275ns 0.275ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "9.662 ns" { SW[0] clock_div:U1|Mux0~4 clock_div:U1|Mux0~5 clock_div:U1|Mux0~17 clock_div:U1|Mux0~18 clock_div:U1|Mux0 clock_div:U1|Mux0~clkctrl Counter_Out[15] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "9.662 ns" { SW[0] {} SW[0]~combout {} clock_div:U1|Mux0~4 {} clock_div:U1|Mux0~5 {} clock_div:U1|Mux0~17 {} clock_div:U1|Mux0~18 {} clock_div:U1|Mux0 {} clock_div:U1|Mux0~clkctrl {} Counter_Out[15] {} } { 0.000ns 0.000ns 1.472ns 0.241ns 0.270ns 0.257ns 1.414ns 1.535ns 1.012ns } { 0.000ns 0.999ns 0.438ns 0.420ns 0.408ns 0.271ns 0.388ns 0.000ns 0.537ns } "" } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "7.487 ns" { SW[0] clock_div:U1|Mux0~10 clock_div:U1|Mux0~11 clock_div:U1|Mux0~19 clock_div:U1|Mux0~21 clock_div:U1|Mux0 clock_div:U1|Mux0~clkctrl Counter_Out[15] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "7.487 ns" { SW[0] {} SW[0]~combout {} clock_div:U1|Mux0~10 {} clock_div:U1|Mux0~11 {} clock_div:U1|Mux0~19 {} clock_div:U1|Mux0~21 {} clock_div:U1|Mux0 {} clock_div:U1|Mux0~clkctrl {} Counter_Out[15] {} } { 0.000ns 0.000ns 1.109ns 0.252ns 0.243ns 0.256ns 0.256ns 1.535ns 1.012ns } { 0.000ns 0.999ns 0.438ns 0.150ns 0.150ns 0.275ns 0.275ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "logic_analyzer_demo.vhd" "" { Text "Z:/EE367/Labs/lab07/logic_analyzer_demo.vhd" 127 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.547 ns - Shortest register register " "Info: - Shortest register to register delay is 0.547 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Counter_Out\[15\] 1 REG LCFF_X63_Y23_N31 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X63_Y23_N31; Fanout = 3; REG Node = 'Counter_Out\[15\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { Counter_Out[15] } "NODE_NAME" } } { "logic_analyzer_demo.vhd" "" { Text "Z:/EE367/Labs/lab07/logic_analyzer_demo.vhd" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.313 ns) + CELL(0.150 ns) 0.463 ns Counter_Out\[15\]~46 2 COMB LCCOMB_X63_Y23_N30 1 " "Info: 2: + IC(0.313 ns) + CELL(0.150 ns) = 0.463 ns; Loc. = LCCOMB_X63_Y23_N30; Fanout = 1; COMB Node = 'Counter_Out\[15\]~46'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.463 ns" { Counter_Out[15] Counter_Out[15]~46 } "NODE_NAME" } } { "logic_analyzer_demo.vhd" "" { Text "Z:/EE367/Labs/lab07/logic_analyzer_demo.vhd" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.547 ns Counter_Out\[15\] 3 REG LCFF_X63_Y23_N31 3 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.547 ns; Loc. = LCFF_X63_Y23_N31; Fanout = 3; REG Node = 'Counter_Out\[15\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Counter_Out[15]~46 Counter_Out[15] } "NODE_NAME" } } { "logic_analyzer_demo.vhd" "" { Text "Z:/EE367/Labs/lab07/logic_analyzer_demo.vhd" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.234 ns ( 42.78 % ) " "Info: Total cell delay = 0.234 ns ( 42.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.313 ns ( 57.22 % ) " "Info: Total interconnect delay = 0.313 ns ( 57.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.547 ns" { Counter_Out[15] Counter_Out[15]~46 Counter_Out[15] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "0.547 ns" { Counter_Out[15] {} Counter_Out[15]~46 {} Counter_Out[15] {} } { 0.000ns 0.313ns 0.000ns } { 0.000ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "logic_analyzer_demo.vhd" "" { Text "Z:/EE367/Labs/lab07/logic_analyzer_demo.vhd" 127 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "9.662 ns" { SW[0] clock_div:U1|Mux0~4 clock_div:U1|Mux0~5 clock_div:U1|Mux0~17 clock_div:U1|Mux0~18 clock_div:U1|Mux0 clock_div:U1|Mux0~clkctrl Counter_Out[15] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "9.662 ns" { SW[0] {} SW[0]~combout {} clock_div:U1|Mux0~4 {} clock_div:U1|Mux0~5 {} clock_div:U1|Mux0~17 {} clock_div:U1|Mux0~18 {} clock_div:U1|Mux0 {} clock_div:U1|Mux0~clkctrl {} Counter_Out[15] {} } { 0.000ns 0.000ns 1.472ns 0.241ns 0.270ns 0.257ns 1.414ns 1.535ns 1.012ns } { 0.000ns 0.999ns 0.438ns 0.420ns 0.408ns 0.271ns 0.388ns 0.000ns 0.537ns } "" } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "7.487 ns" { SW[0] clock_div:U1|Mux0~10 clock_div:U1|Mux0~11 clock_div:U1|Mux0~19 clock_div:U1|Mux0~21 clock_div:U1|Mux0 clock_div:U1|Mux0~clkctrl Counter_Out[15] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "7.487 ns" { SW[0] {} SW[0]~combout {} clock_div:U1|Mux0~10 {} clock_div:U1|Mux0~11 {} clock_div:U1|Mux0~19 {} clock_div:U1|Mux0~21 {} clock_div:U1|Mux0 {} clock_div:U1|Mux0~clkctrl {} Counter_Out[15] {} } { 0.000ns 0.000ns 1.109ns 0.252ns 0.243ns 0.256ns 0.256ns 1.535ns 1.012ns } { 0.000ns 0.999ns 0.438ns 0.150ns 0.150ns 0.275ns 0.275ns 0.000ns 0.537ns } "" } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.547 ns" { Counter_Out[15] Counter_Out[15]~46 Counter_Out[15] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "0.547 ns" { Counter_Out[15] {} Counter_Out[15]~46 {} Counter_Out[15] {} } { 0.000ns 0.313ns 0.000ns } { 0.000ns 0.150ns 0.084ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "SW\[2\] 36 " "Warning: Circuit may not operate. Detected 36 non-operational path(s) clocked by clock \"SW\[2\]\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "Counter_Out\[15\] Counter_Out\[15\] SW\[2\] 759 ps " "Info: Found hold time violation between source  pin or register \"Counter_Out\[15\]\" and destination pin or register \"Counter_Out\[15\]\" for clock \"SW\[2\]\" (Hold time is 759 ps)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "1.290 ns + Largest " "Info: + Largest clock skew is 1.290 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SW\[2\] destination 7.935 ns + Longest register " "Info: + Longest clock path from clock \"SW\[2\]\" to destination register is 7.935 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns SW\[2\] 1 CLK PIN_P25 5 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P25; Fanout = 5; CLK Node = 'SW\[2\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[2] } "NODE_NAME" } } { "logic_analyzer_demo.vhd" "" { Text "Z:/EE367/Labs/lab07/logic_analyzer_demo.vhd" 31 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.372 ns) + CELL(0.150 ns) 2.521 ns clock_div:U1\|Mux0~17 2 COMB LCCOMB_X34_Y19_N8 1 " "Info: 2: + IC(1.372 ns) + CELL(0.150 ns) = 2.521 ns; Loc. = LCCOMB_X34_Y19_N8; Fanout = 1; COMB Node = 'clock_div:U1\|Mux0~17'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.522 ns" { SW[2] clock_div:U1|Mux0~17 } "NODE_NAME" } } { "clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.271 ns) 3.049 ns clock_div:U1\|Mux0~18 3 COMB LCCOMB_X34_Y19_N22 1 " "Info: 3: + IC(0.257 ns) + CELL(0.271 ns) = 3.049 ns; Loc. = LCCOMB_X34_Y19_N22; Fanout = 1; COMB Node = 'clock_div:U1\|Mux0~18'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.528 ns" { clock_div:U1|Mux0~17 clock_div:U1|Mux0~18 } "NODE_NAME" } } { "clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.414 ns) + CELL(0.388 ns) 4.851 ns clock_div:U1\|Mux0 4 COMB LCCOMB_X46_Y17_N6 2 " "Info: 4: + IC(1.414 ns) + CELL(0.388 ns) = 4.851 ns; Loc. = LCCOMB_X46_Y17_N6; Fanout = 2; COMB Node = 'clock_div:U1\|Mux0'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.802 ns" { clock_div:U1|Mux0~18 clock_div:U1|Mux0 } "NODE_NAME" } } { "clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.535 ns) + CELL(0.000 ns) 6.386 ns clock_div:U1\|Mux0~clkctrl 5 COMB CLKCTRL_G5 16 " "Info: 5: + IC(1.535 ns) + CELL(0.000 ns) = 6.386 ns; Loc. = CLKCTRL_G5; Fanout = 16; COMB Node = 'clock_div:U1\|Mux0~clkctrl'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.535 ns" { clock_div:U1|Mux0 clock_div:U1|Mux0~clkctrl } "NODE_NAME" } } { "clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.012 ns) + CELL(0.537 ns) 7.935 ns Counter_Out\[15\] 6 REG LCFF_X63_Y23_N31 3 " "Info: 6: + IC(1.012 ns) + CELL(0.537 ns) = 7.935 ns; Loc. = LCFF_X63_Y23_N31; Fanout = 3; REG Node = 'Counter_Out\[15\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.549 ns" { clock_div:U1|Mux0~clkctrl Counter_Out[15] } "NODE_NAME" } } { "logic_analyzer_demo.vhd" "" { Text "Z:/EE367/Labs/lab07/logic_analyzer_demo.vhd" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.345 ns ( 29.55 % ) " "Info: Total cell delay = 2.345 ns ( 29.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.590 ns ( 70.45 % ) " "Info: Total interconnect delay = 5.590 ns ( 70.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "7.935 ns" { SW[2] clock_div:U1|Mux0~17 clock_div:U1|Mux0~18 clock_div:U1|Mux0 clock_div:U1|Mux0~clkctrl Counter_Out[15] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "7.935 ns" { SW[2] {} SW[2]~combout {} clock_div:U1|Mux0~17 {} clock_div:U1|Mux0~18 {} clock_div:U1|Mux0 {} clock_div:U1|Mux0~clkctrl {} Counter_Out[15] {} } { 0.000ns 0.000ns 1.372ns 0.257ns 1.414ns 1.535ns 1.012ns } { 0.000ns 0.999ns 0.150ns 0.271ns 0.388ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SW\[2\] source 6.645 ns - Shortest register " "Info: - Shortest clock path from clock \"SW\[2\]\" to source register is 6.645 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns SW\[2\] 1 CLK PIN_P25 5 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P25; Fanout = 5; CLK Node = 'SW\[2\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[2] } "NODE_NAME" } } { "logic_analyzer_demo.vhd" "" { Text "Z:/EE367/Labs/lab07/logic_analyzer_demo.vhd" 31 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.085 ns) + CELL(0.275 ns) 2.359 ns clock_div:U1\|Mux0~20 2 COMB LCCOMB_X46_Y17_N8 1 " "Info: 2: + IC(1.085 ns) + CELL(0.275 ns) = 2.359 ns; Loc. = LCCOMB_X46_Y17_N8; Fanout = 1; COMB Node = 'clock_div:U1\|Mux0~20'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.360 ns" { SW[2] clock_div:U1|Mux0~20 } "NODE_NAME" } } { "clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.252 ns) + CELL(0.419 ns) 3.030 ns clock_div:U1\|Mux0~21 3 COMB LCCOMB_X46_Y17_N14 1 " "Info: 3: + IC(0.252 ns) + CELL(0.419 ns) = 3.030 ns; Loc. = LCCOMB_X46_Y17_N14; Fanout = 1; COMB Node = 'clock_div:U1\|Mux0~21'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.671 ns" { clock_div:U1|Mux0~20 clock_div:U1|Mux0~21 } "NODE_NAME" } } { "clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.256 ns) + CELL(0.275 ns) 3.561 ns clock_div:U1\|Mux0 4 COMB LCCOMB_X46_Y17_N6 2 " "Info: 4: + IC(0.256 ns) + CELL(0.275 ns) = 3.561 ns; Loc. = LCCOMB_X46_Y17_N6; Fanout = 2; COMB Node = 'clock_div:U1\|Mux0'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.531 ns" { clock_div:U1|Mux0~21 clock_div:U1|Mux0 } "NODE_NAME" } } { "clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.535 ns) + CELL(0.000 ns) 5.096 ns clock_div:U1\|Mux0~clkctrl 5 COMB CLKCTRL_G5 16 " "Info: 5: + IC(1.535 ns) + CELL(0.000 ns) = 5.096 ns; Loc. = CLKCTRL_G5; Fanout = 16; COMB Node = 'clock_div:U1\|Mux0~clkctrl'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.535 ns" { clock_div:U1|Mux0 clock_div:U1|Mux0~clkctrl } "NODE_NAME" } } { "clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.012 ns) + CELL(0.537 ns) 6.645 ns Counter_Out\[15\] 6 REG LCFF_X63_Y23_N31 3 " "Info: 6: + IC(1.012 ns) + CELL(0.537 ns) = 6.645 ns; Loc. = LCFF_X63_Y23_N31; Fanout = 3; REG Node = 'Counter_Out\[15\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.549 ns" { clock_div:U1|Mux0~clkctrl Counter_Out[15] } "NODE_NAME" } } { "logic_analyzer_demo.vhd" "" { Text "Z:/EE367/Labs/lab07/logic_analyzer_demo.vhd" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.505 ns ( 37.70 % ) " "Info: Total cell delay = 2.505 ns ( 37.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.140 ns ( 62.30 % ) " "Info: Total interconnect delay = 4.140 ns ( 62.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "6.645 ns" { SW[2] clock_div:U1|Mux0~20 clock_div:U1|Mux0~21 clock_div:U1|Mux0 clock_div:U1|Mux0~clkctrl Counter_Out[15] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "6.645 ns" { SW[2] {} SW[2]~combout {} clock_div:U1|Mux0~20 {} clock_div:U1|Mux0~21 {} clock_div:U1|Mux0 {} clock_div:U1|Mux0~clkctrl {} Counter_Out[15] {} } { 0.000ns 0.000ns 1.085ns 0.252ns 0.256ns 1.535ns 1.012ns } { 0.000ns 0.999ns 0.275ns 0.419ns 0.275ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "7.935 ns" { SW[2] clock_div:U1|Mux0~17 clock_div:U1|Mux0~18 clock_div:U1|Mux0 clock_div:U1|Mux0~clkctrl Counter_Out[15] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "7.935 ns" { SW[2] {} SW[2]~combout {} clock_div:U1|Mux0~17 {} clock_div:U1|Mux0~18 {} clock_div:U1|Mux0 {} clock_div:U1|Mux0~clkctrl {} Counter_Out[15] {} } { 0.000ns 0.000ns 1.372ns 0.257ns 1.414ns 1.535ns 1.012ns } { 0.000ns 0.999ns 0.150ns 0.271ns 0.388ns 0.000ns 0.537ns } "" } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "6.645 ns" { SW[2] clock_div:U1|Mux0~20 clock_div:U1|Mux0~21 clock_div:U1|Mux0 clock_div:U1|Mux0~clkctrl Counter_Out[15] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "6.645 ns" { SW[2] {} SW[2]~combout {} clock_div:U1|Mux0~20 {} clock_div:U1|Mux0~21 {} clock_div:U1|Mux0 {} clock_div:U1|Mux0~clkctrl {} Counter_Out[15] {} } { 0.000ns 0.000ns 1.085ns 0.252ns 0.256ns 1.535ns 1.012ns } { 0.000ns 0.999ns 0.275ns 0.419ns 0.275ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "logic_analyzer_demo.vhd" "" { Text "Z:/EE367/Labs/lab07/logic_analyzer_demo.vhd" 127 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.547 ns - Shortest register register " "Info: - Shortest register to register delay is 0.547 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Counter_Out\[15\] 1 REG LCFF_X63_Y23_N31 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X63_Y23_N31; Fanout = 3; REG Node = 'Counter_Out\[15\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { Counter_Out[15] } "NODE_NAME" } } { "logic_analyzer_demo.vhd" "" { Text "Z:/EE367/Labs/lab07/logic_analyzer_demo.vhd" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.313 ns) + CELL(0.150 ns) 0.463 ns Counter_Out\[15\]~46 2 COMB LCCOMB_X63_Y23_N30 1 " "Info: 2: + IC(0.313 ns) + CELL(0.150 ns) = 0.463 ns; Loc. = LCCOMB_X63_Y23_N30; Fanout = 1; COMB Node = 'Counter_Out\[15\]~46'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.463 ns" { Counter_Out[15] Counter_Out[15]~46 } "NODE_NAME" } } { "logic_analyzer_demo.vhd" "" { Text "Z:/EE367/Labs/lab07/logic_analyzer_demo.vhd" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.547 ns Counter_Out\[15\] 3 REG LCFF_X63_Y23_N31 3 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.547 ns; Loc. = LCFF_X63_Y23_N31; Fanout = 3; REG Node = 'Counter_Out\[15\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Counter_Out[15]~46 Counter_Out[15] } "NODE_NAME" } } { "logic_analyzer_demo.vhd" "" { Text "Z:/EE367/Labs/lab07/logic_analyzer_demo.vhd" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.234 ns ( 42.78 % ) " "Info: Total cell delay = 0.234 ns ( 42.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.313 ns ( 57.22 % ) " "Info: Total interconnect delay = 0.313 ns ( 57.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.547 ns" { Counter_Out[15] Counter_Out[15]~46 Counter_Out[15] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "0.547 ns" { Counter_Out[15] {} Counter_Out[15]~46 {} Counter_Out[15] {} } { 0.000ns 0.313ns 0.000ns } { 0.000ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "logic_analyzer_demo.vhd" "" { Text "Z:/EE367/Labs/lab07/logic_analyzer_demo.vhd" 127 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "7.935 ns" { SW[2] clock_div:U1|Mux0~17 clock_div:U1|Mux0~18 clock_div:U1|Mux0 clock_div:U1|Mux0~clkctrl Counter_Out[15] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "7.935 ns" { SW[2] {} SW[2]~combout {} clock_div:U1|Mux0~17 {} clock_div:U1|Mux0~18 {} clock_div:U1|Mux0 {} clock_div:U1|Mux0~clkctrl {} Counter_Out[15] {} } { 0.000ns 0.000ns 1.372ns 0.257ns 1.414ns 1.535ns 1.012ns } { 0.000ns 0.999ns 0.150ns 0.271ns 0.388ns 0.000ns 0.537ns } "" } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "6.645 ns" { SW[2] clock_div:U1|Mux0~20 clock_div:U1|Mux0~21 clock_div:U1|Mux0 clock_div:U1|Mux0~clkctrl Counter_Out[15] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "6.645 ns" { SW[2] {} SW[2]~combout {} clock_div:U1|Mux0~20 {} clock_div:U1|Mux0~21 {} clock_div:U1|Mux0 {} clock_div:U1|Mux0~clkctrl {} Counter_Out[15] {} } { 0.000ns 0.000ns 1.085ns 0.252ns 0.256ns 1.535ns 1.012ns } { 0.000ns 0.999ns 0.275ns 0.419ns 0.275ns 0.000ns 0.537ns } "" } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.547 ns" { Counter_Out[15] Counter_Out[15]~46 Counter_Out[15] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "0.547 ns" { Counter_Out[15] {} Counter_Out[15]~46 {} Counter_Out[15] {} } { 0.000ns 0.313ns 0.000ns } { 0.000ns 0.150ns 0.084ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "Counter_Out\[15\] SW\[17\] SW\[4\] 3.546 ns register " "Info: tsu for register \"Counter_Out\[15\]\" (data pin = \"SW\[17\]\", clock pin = \"SW\[4\]\") is 3.546 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.375 ns + Longest pin register " "Info: + Longest pin to register delay is 9.375 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns SW\[17\] 1 PIN PIN_V2 29 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_V2; Fanout = 29; PIN Node = 'SW\[17\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[17] } "NODE_NAME" } } { "logic_analyzer_demo.vhd" "" { Text "Z:/EE367/Labs/lab07/logic_analyzer_demo.vhd" 31 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.625 ns) + CELL(0.393 ns) 7.870 ns Counter_Out\[1\]~19 2 COMB LCCOMB_X63_Y23_N2 2 " "Info: 2: + IC(6.625 ns) + CELL(0.393 ns) = 7.870 ns; Loc. = LCCOMB_X63_Y23_N2; Fanout = 2; COMB Node = 'Counter_Out\[1\]~19'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "7.018 ns" { SW[17] Counter_Out[1]~19 } "NODE_NAME" } } { "logic_analyzer_demo.vhd" "" { Text "Z:/EE367/Labs/lab07/logic_analyzer_demo.vhd" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.941 ns Counter_Out\[2\]~21 3 COMB LCCOMB_X63_Y23_N4 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 7.941 ns; Loc. = LCCOMB_X63_Y23_N4; Fanout = 2; COMB Node = 'Counter_Out\[2\]~21'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Counter_Out[1]~19 Counter_Out[2]~21 } "NODE_NAME" } } { "logic_analyzer_demo.vhd" "" { Text "Z:/EE367/Labs/lab07/logic_analyzer_demo.vhd" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.012 ns Counter_Out\[3\]~23 4 COMB LCCOMB_X63_Y23_N6 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 8.012 ns; Loc. = LCCOMB_X63_Y23_N6; Fanout = 2; COMB Node = 'Counter_Out\[3\]~23'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Counter_Out[2]~21 Counter_Out[3]~23 } "NODE_NAME" } } { "logic_analyzer_demo.vhd" "" { Text "Z:/EE367/Labs/lab07/logic_analyzer_demo.vhd" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.083 ns Counter_Out\[4\]~25 5 COMB LCCOMB_X63_Y23_N8 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 8.083 ns; Loc. = LCCOMB_X63_Y23_N8; Fanout = 2; COMB Node = 'Counter_Out\[4\]~25'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Counter_Out[3]~23 Counter_Out[4]~25 } "NODE_NAME" } } { "logic_analyzer_demo.vhd" "" { Text "Z:/EE367/Labs/lab07/logic_analyzer_demo.vhd" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.154 ns Counter_Out\[5\]~27 6 COMB LCCOMB_X63_Y23_N10 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 8.154 ns; Loc. = LCCOMB_X63_Y23_N10; Fanout = 2; COMB Node = 'Counter_Out\[5\]~27'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Counter_Out[4]~25 Counter_Out[5]~27 } "NODE_NAME" } } { "logic_analyzer_demo.vhd" "" { Text "Z:/EE367/Labs/lab07/logic_analyzer_demo.vhd" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.225 ns Counter_Out\[6\]~29 7 COMB LCCOMB_X63_Y23_N12 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 8.225 ns; Loc. = LCCOMB_X63_Y23_N12; Fanout = 2; COMB Node = 'Counter_Out\[6\]~29'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Counter_Out[5]~27 Counter_Out[6]~29 } "NODE_NAME" } } { "logic_analyzer_demo.vhd" "" { Text "Z:/EE367/Labs/lab07/logic_analyzer_demo.vhd" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 8.384 ns Counter_Out\[7\]~31 8 COMB LCCOMB_X63_Y23_N14 2 " "Info: 8: + IC(0.000 ns) + CELL(0.159 ns) = 8.384 ns; Loc. = LCCOMB_X63_Y23_N14; Fanout = 2; COMB Node = 'Counter_Out\[7\]~31'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { Counter_Out[6]~29 Counter_Out[7]~31 } "NODE_NAME" } } { "logic_analyzer_demo.vhd" "" { Text "Z:/EE367/Labs/lab07/logic_analyzer_demo.vhd" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.455 ns Counter_Out\[8\]~33 9 COMB LCCOMB_X63_Y23_N16 2 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 8.455 ns; Loc. = LCCOMB_X63_Y23_N16; Fanout = 2; COMB Node = 'Counter_Out\[8\]~33'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Counter_Out[7]~31 Counter_Out[8]~33 } "NODE_NAME" } } { "logic_analyzer_demo.vhd" "" { Text "Z:/EE367/Labs/lab07/logic_analyzer_demo.vhd" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.526 ns Counter_Out\[9\]~35 10 COMB LCCOMB_X63_Y23_N18 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 8.526 ns; Loc. = LCCOMB_X63_Y23_N18; Fanout = 2; COMB Node = 'Counter_Out\[9\]~35'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Counter_Out[8]~33 Counter_Out[9]~35 } "NODE_NAME" } } { "logic_analyzer_demo.vhd" "" { Text "Z:/EE367/Labs/lab07/logic_analyzer_demo.vhd" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.597 ns Counter_Out\[10\]~37 11 COMB LCCOMB_X63_Y23_N20 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 8.597 ns; Loc. = LCCOMB_X63_Y23_N20; Fanout = 2; COMB Node = 'Counter_Out\[10\]~37'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Counter_Out[9]~35 Counter_Out[10]~37 } "NODE_NAME" } } { "logic_analyzer_demo.vhd" "" { Text "Z:/EE367/Labs/lab07/logic_analyzer_demo.vhd" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.668 ns Counter_Out\[11\]~39 12 COMB LCCOMB_X63_Y23_N22 2 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 8.668 ns; Loc. = LCCOMB_X63_Y23_N22; Fanout = 2; COMB Node = 'Counter_Out\[11\]~39'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Counter_Out[10]~37 Counter_Out[11]~39 } "NODE_NAME" } } { "logic_analyzer_demo.vhd" "" { Text "Z:/EE367/Labs/lab07/logic_analyzer_demo.vhd" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.739 ns Counter_Out\[12\]~41 13 COMB LCCOMB_X63_Y23_N24 2 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 8.739 ns; Loc. = LCCOMB_X63_Y23_N24; Fanout = 2; COMB Node = 'Counter_Out\[12\]~41'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Counter_Out[11]~39 Counter_Out[12]~41 } "NODE_NAME" } } { "logic_analyzer_demo.vhd" "" { Text "Z:/EE367/Labs/lab07/logic_analyzer_demo.vhd" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.810 ns Counter_Out\[13\]~43 14 COMB LCCOMB_X63_Y23_N26 2 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 8.810 ns; Loc. = LCCOMB_X63_Y23_N26; Fanout = 2; COMB Node = 'Counter_Out\[13\]~43'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Counter_Out[12]~41 Counter_Out[13]~43 } "NODE_NAME" } } { "logic_analyzer_demo.vhd" "" { Text "Z:/EE367/Labs/lab07/logic_analyzer_demo.vhd" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.881 ns Counter_Out\[14\]~45 15 COMB LCCOMB_X63_Y23_N28 1 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 8.881 ns; Loc. = LCCOMB_X63_Y23_N28; Fanout = 1; COMB Node = 'Counter_Out\[14\]~45'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Counter_Out[13]~43 Counter_Out[14]~45 } "NODE_NAME" } } { "logic_analyzer_demo.vhd" "" { Text "Z:/EE367/Labs/lab07/logic_analyzer_demo.vhd" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 9.291 ns Counter_Out\[15\]~46 16 COMB LCCOMB_X63_Y23_N30 1 " "Info: 16: + IC(0.000 ns) + CELL(0.410 ns) = 9.291 ns; Loc. = LCCOMB_X63_Y23_N30; Fanout = 1; COMB Node = 'Counter_Out\[15\]~46'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { Counter_Out[14]~45 Counter_Out[15]~46 } "NODE_NAME" } } { "logic_analyzer_demo.vhd" "" { Text "Z:/EE367/Labs/lab07/logic_analyzer_demo.vhd" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 9.375 ns Counter_Out\[15\] 17 REG LCFF_X63_Y23_N31 3 " "Info: 17: + IC(0.000 ns) + CELL(0.084 ns) = 9.375 ns; Loc. = LCFF_X63_Y23_N31; Fanout = 3; REG Node = 'Counter_Out\[15\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Counter_Out[15]~46 Counter_Out[15] } "NODE_NAME" } } { "logic_analyzer_demo.vhd" "" { Text "Z:/EE367/Labs/lab07/logic_analyzer_demo.vhd" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.750 ns ( 29.33 % ) " "Info: Total cell delay = 2.750 ns ( 29.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.625 ns ( 70.67 % ) " "Info: Total interconnect delay = 6.625 ns ( 70.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "9.375 ns" { SW[17] Counter_Out[1]~19 Counter_Out[2]~21 Counter_Out[3]~23 Counter_Out[4]~25 Counter_Out[5]~27 Counter_Out[6]~29 Counter_Out[7]~31 Counter_Out[8]~33 Counter_Out[9]~35 Counter_Out[10]~37 Counter_Out[11]~39 Counter_Out[12]~41 Counter_Out[13]~43 Counter_Out[14]~45 Counter_Out[15]~46 Counter_Out[15] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "9.375 ns" { SW[17] {} SW[17]~combout {} Counter_Out[1]~19 {} Counter_Out[2]~21 {} Counter_Out[3]~23 {} Counter_Out[4]~25 {} Counter_Out[5]~27 {} Counter_Out[6]~29 {} Counter_Out[7]~31 {} Counter_Out[8]~33 {} Counter_Out[9]~35 {} Counter_Out[10]~37 {} Counter_Out[11]~39 {} Counter_Out[12]~41 {} Counter_Out[13]~43 {} Counter_Out[14]~45 {} Counter_Out[15]~46 {} Counter_Out[15] {} } { 0.000ns 0.000ns 6.625ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.852ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "logic_analyzer_demo.vhd" "" { Text "Z:/EE367/Labs/lab07/logic_analyzer_demo.vhd" 127 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SW\[4\] destination 5.793 ns - Shortest register " "Info: - Shortest clock path from clock \"SW\[4\]\" to destination register is 5.793 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns SW\[4\] 1 CLK PIN_AF14 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_AF14; Fanout = 2; CLK Node = 'SW\[4\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[4] } "NODE_NAME" } } { "logic_analyzer_demo.vhd" "" { Text "Z:/EE367/Labs/lab07/logic_analyzer_demo.vhd" 31 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.560 ns) + CELL(0.150 ns) 2.709 ns clock_div:U1\|Mux0 2 COMB LCCOMB_X46_Y17_N6 2 " "Info: 2: + IC(1.560 ns) + CELL(0.150 ns) = 2.709 ns; Loc. = LCCOMB_X46_Y17_N6; Fanout = 2; COMB Node = 'clock_div:U1\|Mux0'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.710 ns" { SW[4] clock_div:U1|Mux0 } "NODE_NAME" } } { "clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.535 ns) + CELL(0.000 ns) 4.244 ns clock_div:U1\|Mux0~clkctrl 3 COMB CLKCTRL_G5 16 " "Info: 3: + IC(1.535 ns) + CELL(0.000 ns) = 4.244 ns; Loc. = CLKCTRL_G5; Fanout = 16; COMB Node = 'clock_div:U1\|Mux0~clkctrl'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.535 ns" { clock_div:U1|Mux0 clock_div:U1|Mux0~clkctrl } "NODE_NAME" } } { "clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.012 ns) + CELL(0.537 ns) 5.793 ns Counter_Out\[15\] 4 REG LCFF_X63_Y23_N31 3 " "Info: 4: + IC(1.012 ns) + CELL(0.537 ns) = 5.793 ns; Loc. = LCFF_X63_Y23_N31; Fanout = 3; REG Node = 'Counter_Out\[15\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.549 ns" { clock_div:U1|Mux0~clkctrl Counter_Out[15] } "NODE_NAME" } } { "logic_analyzer_demo.vhd" "" { Text "Z:/EE367/Labs/lab07/logic_analyzer_demo.vhd" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.686 ns ( 29.10 % ) " "Info: Total cell delay = 1.686 ns ( 29.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.107 ns ( 70.90 % ) " "Info: Total interconnect delay = 4.107 ns ( 70.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "5.793 ns" { SW[4] clock_div:U1|Mux0 clock_div:U1|Mux0~clkctrl Counter_Out[15] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "5.793 ns" { SW[4] {} SW[4]~combout {} clock_div:U1|Mux0 {} clock_div:U1|Mux0~clkctrl {} Counter_Out[15] {} } { 0.000ns 0.000ns 1.560ns 1.535ns 1.012ns } { 0.000ns 0.999ns 0.150ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "9.375 ns" { SW[17] Counter_Out[1]~19 Counter_Out[2]~21 Counter_Out[3]~23 Counter_Out[4]~25 Counter_Out[5]~27 Counter_Out[6]~29 Counter_Out[7]~31 Counter_Out[8]~33 Counter_Out[9]~35 Counter_Out[10]~37 Counter_Out[11]~39 Counter_Out[12]~41 Counter_Out[13]~43 Counter_Out[14]~45 Counter_Out[15]~46 Counter_Out[15] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "9.375 ns" { SW[17] {} SW[17]~combout {} Counter_Out[1]~19 {} Counter_Out[2]~21 {} Counter_Out[3]~23 {} Counter_Out[4]~25 {} Counter_Out[5]~27 {} Counter_Out[6]~29 {} Counter_Out[7]~31 {} Counter_Out[8]~33 {} Counter_Out[9]~35 {} Counter_Out[10]~37 {} Counter_Out[11]~39 {} Counter_Out[12]~41 {} Counter_Out[13]~43 {} Counter_Out[14]~45 {} Counter_Out[15]~46 {} Counter_Out[15] {} } { 0.000ns 0.000ns 6.625ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.852ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.084ns } "" } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "5.793 ns" { SW[4] clock_div:U1|Mux0 clock_div:U1|Mux0~clkctrl Counter_Out[15] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "5.793 ns" { SW[4] {} SW[4]~combout {} clock_div:U1|Mux0 {} clock_div:U1|Mux0~clkctrl {} Counter_Out[15] {} } { 0.000ns 0.000ns 1.560ns 1.535ns 1.012ns } { 0.000ns 0.999ns 0.150ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLOCK_50 LEDR\[10\] Counter_Out\[10\] 54.918 ns register " "Info: tco from clock \"CLOCK_50\" to destination pin \"LEDR\[10\]\" through register \"Counter_Out\[10\]\" is 54.918 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 47.169 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_50\" to source register is 47.169 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 3 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "logic_analyzer_demo.vhd" "" { Text "Z:/EE367/Labs/lab07/logic_analyzer_demo.vhd" 33 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.445 ns) + CELL(0.787 ns) 3.231 ns clock_div:U1\|dflipflop:D1\|Q 2 REG LCFF_X34_Y19_N13 3 " "Info: 2: + IC(1.445 ns) + CELL(0.787 ns) = 3.231 ns; Loc. = LCFF_X34_Y19_N13; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D1\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.232 ns" { CLOCK_50 clock_div:U1|dflipflop:D1|Q } "NODE_NAME" } } { "dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.297 ns) + CELL(0.787 ns) 4.315 ns clock_div:U1\|dflipflop:D2\|Q 3 REG LCFF_X34_Y19_N1 3 " "Info: 3: + IC(0.297 ns) + CELL(0.787 ns) = 4.315 ns; Loc. = LCFF_X34_Y19_N1; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D2\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.084 ns" { clock_div:U1|dflipflop:D1|Q clock_div:U1|dflipflop:D2|Q } "NODE_NAME" } } { "dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.700 ns) + CELL(0.787 ns) 5.802 ns clock_div:U1\|dflipflop:D3\|Q 4 REG LCFF_X33_Y20_N9 3 " "Info: 4: + IC(0.700 ns) + CELL(0.787 ns) = 5.802 ns; Loc. = LCFF_X33_Y20_N9; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D3\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.487 ns" { clock_div:U1|dflipflop:D2|Q clock_div:U1|dflipflop:D3|Q } "NODE_NAME" } } { "dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.787 ns) 6.879 ns clock_div:U1\|dflipflop:D4\|Q 5 REG LCFF_X33_Y20_N17 3 " "Info: 5: + IC(0.290 ns) + CELL(0.787 ns) = 6.879 ns; Loc. = LCFF_X33_Y20_N17; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D4\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.077 ns" { clock_div:U1|dflipflop:D3|Q clock_div:U1|dflipflop:D4|Q } "NODE_NAME" } } { "dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.491 ns) + CELL(0.787 ns) 8.157 ns clock_div:U1\|dflipflop:D5\|Q 6 REG LCFF_X34_Y20_N9 3 " "Info: 6: + IC(0.491 ns) + CELL(0.787 ns) = 8.157 ns; Loc. = LCFF_X34_Y20_N9; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D5\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.278 ns" { clock_div:U1|dflipflop:D4|Q clock_div:U1|dflipflop:D5|Q } "NODE_NAME" } } { "dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.787 ns) 9.234 ns clock_div:U1\|dflipflop:D6\|Q 7 REG LCFF_X34_Y20_N17 3 " "Info: 7: + IC(0.290 ns) + CELL(0.787 ns) = 9.234 ns; Loc. = LCFF_X34_Y20_N17; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D6\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.077 ns" { clock_div:U1|dflipflop:D5|Q clock_div:U1|dflipflop:D6|Q } "NODE_NAME" } } { "dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.686 ns) + CELL(0.787 ns) 10.707 ns clock_div:U1\|dflipflop:D7\|Q 8 REG LCFF_X35_Y20_N17 3 " "Info: 8: + IC(0.686 ns) + CELL(0.787 ns) = 10.707 ns; Loc. = LCFF_X35_Y20_N17; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D7\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.473 ns" { clock_div:U1|dflipflop:D6|Q clock_div:U1|dflipflop:D7|Q } "NODE_NAME" } } { "dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.291 ns) + CELL(0.787 ns) 11.785 ns clock_div:U1\|dflipflop:D8\|Q 9 REG LCFF_X35_Y20_N9 3 " "Info: 9: + IC(0.291 ns) + CELL(0.787 ns) = 11.785 ns; Loc. = LCFF_X35_Y20_N9; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D8\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.078 ns" { clock_div:U1|dflipflop:D7|Q clock_div:U1|dflipflop:D8|Q } "NODE_NAME" } } { "dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.772 ns) + CELL(0.787 ns) 13.344 ns clock_div:U1\|dflipflop:D9\|Q 10 REG LCFF_X34_Y18_N5 3 " "Info: 10: + IC(0.772 ns) + CELL(0.787 ns) = 13.344 ns; Loc. = LCFF_X34_Y18_N5; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D9\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.559 ns" { clock_div:U1|dflipflop:D8|Q clock_div:U1|dflipflop:D9|Q } "NODE_NAME" } } { "dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.471 ns) + CELL(0.787 ns) 14.602 ns clock_div:U1\|dflipflop:D10\|Q 11 REG LCFF_X35_Y18_N9 3 " "Info: 11: + IC(0.471 ns) + CELL(0.787 ns) = 14.602 ns; Loc. = LCFF_X35_Y18_N9; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D10\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.258 ns" { clock_div:U1|dflipflop:D9|Q clock_div:U1|dflipflop:D10|Q } "NODE_NAME" } } { "dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.787 ns) 15.679 ns clock_div:U1\|dflipflop:D11\|Q 12 REG LCFF_X35_Y18_N1 3 " "Info: 12: + IC(0.290 ns) + CELL(0.787 ns) = 15.679 ns; Loc. = LCFF_X35_Y18_N1; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D11\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.077 ns" { clock_div:U1|dflipflop:D10|Q clock_div:U1|dflipflop:D11|Q } "NODE_NAME" } } { "dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.764 ns) + CELL(0.787 ns) 17.230 ns clock_div:U1\|dflipflop:D12\|Q 13 REG LCFF_X36_Y19_N3 3 " "Info: 13: + IC(0.764 ns) + CELL(0.787 ns) = 17.230 ns; Loc. = LCFF_X36_Y19_N3; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D12\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.551 ns" { clock_div:U1|dflipflop:D11|Q clock_div:U1|dflipflop:D12|Q } "NODE_NAME" } } { "dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.296 ns) + CELL(0.787 ns) 18.313 ns clock_div:U1\|dflipflop:D13\|Q 14 REG LCFF_X36_Y19_N31 3 " "Info: 14: + IC(0.296 ns) + CELL(0.787 ns) = 18.313 ns; Loc. = LCFF_X36_Y19_N31; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D13\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.083 ns" { clock_div:U1|dflipflop:D12|Q clock_div:U1|dflipflop:D13|Q } "NODE_NAME" } } { "dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.436 ns) + CELL(0.787 ns) 19.536 ns clock_div:U1\|dflipflop:D14\|Q 15 REG LCFF_X35_Y19_N23 3 " "Info: 15: + IC(0.436 ns) + CELL(0.787 ns) = 19.536 ns; Loc. = LCFF_X35_Y19_N23; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D14\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.223 ns" { clock_div:U1|dflipflop:D13|Q clock_div:U1|dflipflop:D14|Q } "NODE_NAME" } } { "dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.295 ns) + CELL(0.787 ns) 20.618 ns clock_div:U1\|dflipflop:D15\|Q 16 REG LCFF_X35_Y19_N15 3 " "Info: 16: + IC(0.295 ns) + CELL(0.787 ns) = 20.618 ns; Loc. = LCFF_X35_Y19_N15; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D15\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.082 ns" { clock_div:U1|dflipflop:D14|Q clock_div:U1|dflipflop:D15|Q } "NODE_NAME" } } { "dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.703 ns) + CELL(0.787 ns) 22.108 ns clock_div:U1\|dflipflop:D16\|Q 17 REG LCFF_X33_Y19_N23 3 " "Info: 17: + IC(0.703 ns) + CELL(0.787 ns) = 22.108 ns; Loc. = LCFF_X33_Y19_N23; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D16\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.490 ns" { clock_div:U1|dflipflop:D15|Q clock_div:U1|dflipflop:D16|Q } "NODE_NAME" } } { "dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.298 ns) + CELL(0.787 ns) 23.193 ns clock_div:U1\|dflipflop:D17\|Q 18 REG LCFF_X33_Y19_N21 3 " "Info: 18: + IC(0.298 ns) + CELL(0.787 ns) = 23.193 ns; Loc. = LCFF_X33_Y19_N21; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D17\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.085 ns" { clock_div:U1|dflipflop:D16|Q clock_div:U1|dflipflop:D17|Q } "NODE_NAME" } } { "dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.175 ns) + CELL(0.787 ns) 25.155 ns clock_div:U1\|dflipflop:D18\|Q 19 REG LCFF_X45_Y19_N17 3 " "Info: 19: + IC(1.175 ns) + CELL(0.787 ns) = 25.155 ns; Loc. = LCFF_X45_Y19_N17; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D18\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.962 ns" { clock_div:U1|dflipflop:D17|Q clock_div:U1|dflipflop:D18|Q } "NODE_NAME" } } { "dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.291 ns) + CELL(0.787 ns) 26.233 ns clock_div:U1\|dflipflop:D19\|Q 20 REG LCFF_X45_Y19_N25 3 " "Info: 20: + IC(0.291 ns) + CELL(0.787 ns) = 26.233 ns; Loc. = LCFF_X45_Y19_N25; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D19\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.078 ns" { clock_div:U1|dflipflop:D18|Q clock_div:U1|dflipflop:D19|Q } "NODE_NAME" } } { "dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.763 ns) + CELL(0.787 ns) 27.783 ns clock_div:U1\|dflipflop:D20\|Q 21 REG LCFF_X45_Y18_N9 3 " "Info: 21: + IC(0.763 ns) + CELL(0.787 ns) = 27.783 ns; Loc. = LCFF_X45_Y18_N9; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D20\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.550 ns" { clock_div:U1|dflipflop:D19|Q clock_div:U1|dflipflop:D20|Q } "NODE_NAME" } } { "dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.787 ns) 28.860 ns clock_div:U1\|dflipflop:D21\|Q 22 REG LCFF_X45_Y18_N17 3 " "Info: 22: + IC(0.290 ns) + CELL(0.787 ns) = 28.860 ns; Loc. = LCFF_X45_Y18_N17; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D21\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.077 ns" { clock_div:U1|dflipflop:D20|Q clock_div:U1|dflipflop:D21|Q } "NODE_NAME" } } { "dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.691 ns) + CELL(0.787 ns) 30.338 ns clock_div:U1\|dflipflop:D22\|Q 23 REG LCFF_X44_Y17_N3 3 " "Info: 23: + IC(0.691 ns) + CELL(0.787 ns) = 30.338 ns; Loc. = LCFF_X44_Y17_N3; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D22\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.478 ns" { clock_div:U1|dflipflop:D21|Q clock_div:U1|dflipflop:D22|Q } "NODE_NAME" } } { "dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.296 ns) + CELL(0.787 ns) 31.421 ns clock_div:U1\|dflipflop:D23\|Q 24 REG LCFF_X44_Y17_N15 3 " "Info: 24: + IC(0.296 ns) + CELL(0.787 ns) = 31.421 ns; Loc. = LCFF_X44_Y17_N15; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D23\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.083 ns" { clock_div:U1|dflipflop:D22|Q clock_div:U1|dflipflop:D23|Q } "NODE_NAME" } } { "dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.430 ns) + CELL(0.787 ns) 32.638 ns clock_div:U1\|dflipflop:D24\|Q 25 REG LCFF_X45_Y17_N5 3 " "Info: 25: + IC(0.430 ns) + CELL(0.787 ns) = 32.638 ns; Loc. = LCFF_X45_Y17_N5; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D24\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.217 ns" { clock_div:U1|dflipflop:D23|Q clock_div:U1|dflipflop:D24|Q } "NODE_NAME" } } { "dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.787 ns) 33.715 ns clock_div:U1\|dflipflop:D25\|Q 26 REG LCFF_X45_Y17_N17 3 " "Info: 26: + IC(0.290 ns) + CELL(0.787 ns) = 33.715 ns; Loc. = LCFF_X45_Y17_N17; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D25\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.077 ns" { clock_div:U1|dflipflop:D24|Q clock_div:U1|dflipflop:D25|Q } "NODE_NAME" } } { "dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.691 ns) + CELL(0.787 ns) 35.193 ns clock_div:U1\|dflipflop:D26\|Q 27 REG LCFF_X49_Y17_N27 3 " "Info: 27: + IC(0.691 ns) + CELL(0.787 ns) = 35.193 ns; Loc. = LCFF_X49_Y17_N27; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D26\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.478 ns" { clock_div:U1|dflipflop:D25|Q clock_div:U1|dflipflop:D26|Q } "NODE_NAME" } } { "dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.698 ns) + CELL(0.787 ns) 36.678 ns clock_div:U1\|dflipflop:D27\|Q 28 REG LCFF_X46_Y17_N3 3 " "Info: 28: + IC(0.698 ns) + CELL(0.787 ns) = 36.678 ns; Loc. = LCFF_X46_Y17_N3; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D27\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.485 ns" { clock_div:U1|dflipflop:D26|Q clock_div:U1|dflipflop:D27|Q } "NODE_NAME" } } { "dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(0.787 ns) 37.765 ns clock_div:U1\|dflipflop:D28\|Q 29 REG LCFF_X46_Y17_N29 3 " "Info: 29: + IC(0.300 ns) + CELL(0.787 ns) = 37.765 ns; Loc. = LCFF_X46_Y17_N29; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D28\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.087 ns" { clock_div:U1|dflipflop:D27|Q clock_div:U1|dflipflop:D28|Q } "NODE_NAME" } } { "dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.471 ns) + CELL(0.787 ns) 39.023 ns clock_div:U1\|dflipflop:D29\|Q 30 REG LCFF_X47_Y17_N19 3 " "Info: 30: + IC(0.471 ns) + CELL(0.787 ns) = 39.023 ns; Loc. = LCFF_X47_Y17_N19; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D29\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.258 ns" { clock_div:U1|dflipflop:D28|Q clock_div:U1|dflipflop:D29|Q } "NODE_NAME" } } { "dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.295 ns) + CELL(0.787 ns) 40.105 ns clock_div:U1\|dflipflop:D30\|Q 31 REG LCFF_X47_Y17_N31 3 " "Info: 31: + IC(0.295 ns) + CELL(0.787 ns) = 40.105 ns; Loc. = LCFF_X47_Y17_N31; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D30\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.082 ns" { clock_div:U1|dflipflop:D29|Q clock_div:U1|dflipflop:D30|Q } "NODE_NAME" } } { "dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.428 ns) + CELL(0.787 ns) 41.320 ns clock_div:U1\|dflipflop:D31\|Q 32 REG LCFF_X48_Y17_N21 1 " "Info: 32: + IC(0.428 ns) + CELL(0.787 ns) = 41.320 ns; Loc. = LCFF_X48_Y17_N21; Fanout = 1; REG Node = 'clock_div:U1\|dflipflop:D31\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.215 ns" { clock_div:U1|dflipflop:D30|Q clock_div:U1|dflipflop:D31|Q } "NODE_NAME" } } { "dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.712 ns) + CELL(0.150 ns) 42.182 ns clock_div:U1\|Mux0~15 33 COMB LCCOMB_X46_Y17_N10 1 " "Info: 33: + IC(0.712 ns) + CELL(0.150 ns) = 42.182 ns; Loc. = LCCOMB_X46_Y17_N10; Fanout = 1; COMB Node = 'clock_div:U1\|Mux0~15'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.862 ns" { clock_div:U1|dflipflop:D31|Q clock_div:U1|Mux0~15 } "NODE_NAME" } } { "clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.263 ns) + CELL(0.438 ns) 42.883 ns clock_div:U1\|Mux0~20 34 COMB LCCOMB_X46_Y17_N8 1 " "Info: 34: + IC(0.263 ns) + CELL(0.438 ns) = 42.883 ns; Loc. = LCCOMB_X46_Y17_N8; Fanout = 1; COMB Node = 'clock_div:U1\|Mux0~20'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.701 ns" { clock_div:U1|Mux0~15 clock_div:U1|Mux0~20 } "NODE_NAME" } } { "clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.252 ns) + CELL(0.419 ns) 43.554 ns clock_div:U1\|Mux0~21 35 COMB LCCOMB_X46_Y17_N14 1 " "Info: 35: + IC(0.252 ns) + CELL(0.419 ns) = 43.554 ns; Loc. = LCCOMB_X46_Y17_N14; Fanout = 1; COMB Node = 'clock_div:U1\|Mux0~21'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.671 ns" { clock_div:U1|Mux0~20 clock_div:U1|Mux0~21 } "NODE_NAME" } } { "clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.256 ns) + CELL(0.275 ns) 44.085 ns clock_div:U1\|Mux0 36 COMB LCCOMB_X46_Y17_N6 2 " "Info: 36: + IC(0.256 ns) + CELL(0.275 ns) = 44.085 ns; Loc. = LCCOMB_X46_Y17_N6; Fanout = 2; COMB Node = 'clock_div:U1\|Mux0'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.531 ns" { clock_div:U1|Mux0~21 clock_div:U1|Mux0 } "NODE_NAME" } } { "clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.535 ns) + CELL(0.000 ns) 45.620 ns clock_div:U1\|Mux0~clkctrl 37 COMB CLKCTRL_G5 16 " "Info: 37: + IC(1.535 ns) + CELL(0.000 ns) = 45.620 ns; Loc. = CLKCTRL_G5; Fanout = 16; COMB Node = 'clock_div:U1\|Mux0~clkctrl'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.535 ns" { clock_div:U1|Mux0 clock_div:U1|Mux0~clkctrl } "NODE_NAME" } } { "clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.012 ns) + CELL(0.537 ns) 47.169 ns Counter_Out\[10\] 38 REG LCFF_X63_Y23_N21 4 " "Info: 38: + IC(1.012 ns) + CELL(0.537 ns) = 47.169 ns; Loc. = LCFF_X63_Y23_N21; Fanout = 4; REG Node = 'Counter_Out\[10\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.549 ns" { clock_div:U1|Mux0~clkctrl Counter_Out[10] } "NODE_NAME" } } { "logic_analyzer_demo.vhd" "" { Text "Z:/EE367/Labs/lab07/logic_analyzer_demo.vhd" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "27.215 ns ( 57.70 % ) " "Info: Total cell delay = 27.215 ns ( 57.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "19.954 ns ( 42.30 % ) " "Info: Total interconnect delay = 19.954 ns ( 42.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "47.169 ns" { CLOCK_50 clock_div:U1|dflipflop:D1|Q clock_div:U1|dflipflop:D2|Q clock_div:U1|dflipflop:D3|Q clock_div:U1|dflipflop:D4|Q clock_div:U1|dflipflop:D5|Q clock_div:U1|dflipflop:D6|Q clock_div:U1|dflipflop:D7|Q clock_div:U1|dflipflop:D8|Q clock_div:U1|dflipflop:D9|Q clock_div:U1|dflipflop:D10|Q clock_div:U1|dflipflop:D11|Q clock_div:U1|dflipflop:D12|Q clock_div:U1|dflipflop:D13|Q clock_div:U1|dflipflop:D14|Q clock_div:U1|dflipflop:D15|Q clock_div:U1|dflipflop:D16|Q clock_div:U1|dflipflop:D17|Q clock_div:U1|dflipflop:D18|Q clock_div:U1|dflipflop:D19|Q clock_div:U1|dflipflop:D20|Q clock_div:U1|dflipflop:D21|Q clock_div:U1|dflipflop:D22|Q clock_div:U1|dflipflop:D23|Q clock_div:U1|dflipflop:D24|Q clock_div:U1|dflipflop:D25|Q clock_div:U1|dflipflop:D26|Q clock_div:U1|dflipflop:D27|Q clock_div:U1|dflipflop:D28|Q clock_div:U1|dflipflop:D29|Q clock_div:U1|dflipflop:D30|Q clock_div:U1|dflipflop:D31|Q clock_div:U1|Mux0~15 clock_div:U1|Mux0~20 clock_div:U1|Mux0~21 clock_div:U1|Mux0 clock_div:U1|Mux0~clkctrl Counter_Out[10] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "47.169 ns" { CLOCK_50 {} CLOCK_50~combout {} clock_div:U1|dflipflop:D1|Q {} clock_div:U1|dflipflop:D2|Q {} clock_div:U1|dflipflop:D3|Q {} clock_div:U1|dflipflop:D4|Q {} clock_div:U1|dflipflop:D5|Q {} clock_div:U1|dflipflop:D6|Q {} clock_div:U1|dflipflop:D7|Q {} clock_div:U1|dflipflop:D8|Q {} clock_div:U1|dflipflop:D9|Q {} clock_div:U1|dflipflop:D10|Q {} clock_div:U1|dflipflop:D11|Q {} clock_div:U1|dflipflop:D12|Q {} clock_div:U1|dflipflop:D13|Q {} clock_div:U1|dflipflop:D14|Q {} clock_div:U1|dflipflop:D15|Q {} clock_div:U1|dflipflop:D16|Q {} clock_div:U1|dflipflop:D17|Q {} clock_div:U1|dflipflop:D18|Q {} clock_div:U1|dflipflop:D19|Q {} clock_div:U1|dflipflop:D20|Q {} clock_div:U1|dflipflop:D21|Q {} clock_div:U1|dflipflop:D22|Q {} clock_div:U1|dflipflop:D23|Q {} clock_div:U1|dflipflop:D24|Q {} clock_div:U1|dflipflop:D25|Q {} clock_div:U1|dflipflop:D26|Q {} clock_div:U1|dflipflop:D27|Q {} clock_div:U1|dflipflop:D28|Q {} clock_div:U1|dflipflop:D29|Q {} clock_div:U1|dflipflop:D30|Q {} clock_div:U1|dflipflop:D31|Q {} clock_div:U1|Mux0~15 {} clock_div:U1|Mux0~20 {} clock_div:U1|Mux0~21 {} clock_div:U1|Mux0 {} clock_div:U1|Mux0~clkctrl {} Counter_Out[10] {} } { 0.000ns 0.000ns 1.445ns 0.297ns 0.700ns 0.290ns 0.491ns 0.290ns 0.686ns 0.291ns 0.772ns 0.471ns 0.290ns 0.764ns 0.296ns 0.436ns 0.295ns 0.703ns 0.298ns 1.175ns 0.291ns 0.763ns 0.290ns 0.691ns 0.296ns 0.430ns 0.290ns 0.691ns 0.698ns 0.300ns 0.471ns 0.295ns 0.428ns 0.712ns 0.263ns 0.252ns 0.256ns 1.535ns 1.012ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.150ns 0.438ns 0.419ns 0.275ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "logic_analyzer_demo.vhd" "" { Text "Z:/EE367/Labs/lab07/logic_analyzer_demo.vhd" 127 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.499 ns + Longest register pin " "Info: + Longest register to pin delay is 7.499 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Counter_Out\[10\] 1 REG LCFF_X63_Y23_N21 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X63_Y23_N21; Fanout = 4; REG Node = 'Counter_Out\[10\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { Counter_Out[10] } "NODE_NAME" } } { "logic_analyzer_demo.vhd" "" { Text "Z:/EE367/Labs/lab07/logic_analyzer_demo.vhd" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.721 ns) + CELL(2.778 ns) 7.499 ns LEDR\[10\] 2 PIN PIN_AA13 0 " "Info: 2: + IC(4.721 ns) + CELL(2.778 ns) = 7.499 ns; Loc. = PIN_AA13; Fanout = 0; PIN Node = 'LEDR\[10\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "7.499 ns" { Counter_Out[10] LEDR[10] } "NODE_NAME" } } { "logic_analyzer_demo.vhd" "" { Text "Z:/EE367/Labs/lab07/logic_analyzer_demo.vhd" 35 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.778 ns ( 37.04 % ) " "Info: Total cell delay = 2.778 ns ( 37.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.721 ns ( 62.96 % ) " "Info: Total interconnect delay = 4.721 ns ( 62.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "7.499 ns" { Counter_Out[10] LEDR[10] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "7.499 ns" { Counter_Out[10] {} LEDR[10] {} } { 0.000ns 4.721ns } { 0.000ns 2.778ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "47.169 ns" { CLOCK_50 clock_div:U1|dflipflop:D1|Q clock_div:U1|dflipflop:D2|Q clock_div:U1|dflipflop:D3|Q clock_div:U1|dflipflop:D4|Q clock_div:U1|dflipflop:D5|Q clock_div:U1|dflipflop:D6|Q clock_div:U1|dflipflop:D7|Q clock_div:U1|dflipflop:D8|Q clock_div:U1|dflipflop:D9|Q clock_div:U1|dflipflop:D10|Q clock_div:U1|dflipflop:D11|Q clock_div:U1|dflipflop:D12|Q clock_div:U1|dflipflop:D13|Q clock_div:U1|dflipflop:D14|Q clock_div:U1|dflipflop:D15|Q clock_div:U1|dflipflop:D16|Q clock_div:U1|dflipflop:D17|Q clock_div:U1|dflipflop:D18|Q clock_div:U1|dflipflop:D19|Q clock_div:U1|dflipflop:D20|Q clock_div:U1|dflipflop:D21|Q clock_div:U1|dflipflop:D22|Q clock_div:U1|dflipflop:D23|Q clock_div:U1|dflipflop:D24|Q clock_div:U1|dflipflop:D25|Q clock_div:U1|dflipflop:D26|Q clock_div:U1|dflipflop:D27|Q clock_div:U1|dflipflop:D28|Q clock_div:U1|dflipflop:D29|Q clock_div:U1|dflipflop:D30|Q clock_div:U1|dflipflop:D31|Q clock_div:U1|Mux0~15 clock_div:U1|Mux0~20 clock_div:U1|Mux0~21 clock_div:U1|Mux0 clock_div:U1|Mux0~clkctrl Counter_Out[10] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "47.169 ns" { CLOCK_50 {} CLOCK_50~combout {} clock_div:U1|dflipflop:D1|Q {} clock_div:U1|dflipflop:D2|Q {} clock_div:U1|dflipflop:D3|Q {} clock_div:U1|dflipflop:D4|Q {} clock_div:U1|dflipflop:D5|Q {} clock_div:U1|dflipflop:D6|Q {} clock_div:U1|dflipflop:D7|Q {} clock_div:U1|dflipflop:D8|Q {} clock_div:U1|dflipflop:D9|Q {} clock_div:U1|dflipflop:D10|Q {} clock_div:U1|dflipflop:D11|Q {} clock_div:U1|dflipflop:D12|Q {} clock_div:U1|dflipflop:D13|Q {} clock_div:U1|dflipflop:D14|Q {} clock_div:U1|dflipflop:D15|Q {} clock_div:U1|dflipflop:D16|Q {} clock_div:U1|dflipflop:D17|Q {} clock_div:U1|dflipflop:D18|Q {} clock_div:U1|dflipflop:D19|Q {} clock_div:U1|dflipflop:D20|Q {} clock_div:U1|dflipflop:D21|Q {} clock_div:U1|dflipflop:D22|Q {} clock_div:U1|dflipflop:D23|Q {} clock_div:U1|dflipflop:D24|Q {} clock_div:U1|dflipflop:D25|Q {} clock_div:U1|dflipflop:D26|Q {} clock_div:U1|dflipflop:D27|Q {} clock_div:U1|dflipflop:D28|Q {} clock_div:U1|dflipflop:D29|Q {} clock_div:U1|dflipflop:D30|Q {} clock_div:U1|dflipflop:D31|Q {} clock_div:U1|Mux0~15 {} clock_div:U1|Mux0~20 {} clock_div:U1|Mux0~21 {} clock_div:U1|Mux0 {} clock_div:U1|Mux0~clkctrl {} Counter_Out[10] {} } { 0.000ns 0.000ns 1.445ns 0.297ns 0.700ns 0.290ns 0.491ns 0.290ns 0.686ns 0.291ns 0.772ns 0.471ns 0.290ns 0.764ns 0.296ns 0.436ns 0.295ns 0.703ns 0.298ns 1.175ns 0.291ns 0.763ns 0.290ns 0.691ns 0.296ns 0.430ns 0.290ns 0.691ns 0.698ns 0.300ns 0.471ns 0.295ns 0.428ns 0.712ns 0.263ns 0.252ns 0.256ns 1.535ns 1.012ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.150ns 0.438ns 0.419ns 0.275ns 0.000ns 0.537ns } "" } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "7.499 ns" { Counter_Out[10] LEDR[10] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "7.499 ns" { Counter_Out[10] {} LEDR[10] {} } { 0.000ns 4.721ns } { 0.000ns 2.778ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "SW\[0\] GPIO_0\[33\] 10.946 ns Longest " "Info: Longest tpd from source pin \"SW\[0\]\" to destination pin \"GPIO_0\[33\]\" is 10.946 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns SW\[0\] 1 CLK PIN_N25 9 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N25; Fanout = 9; CLK Node = 'SW\[0\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[0] } "NODE_NAME" } } { "logic_analyzer_demo.vhd" "" { Text "Z:/EE367/Labs/lab07/logic_analyzer_demo.vhd" 31 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.472 ns) + CELL(0.438 ns) 2.909 ns clock_div:U1\|Mux0~4 2 COMB LCCOMB_X34_Y19_N18 1 " "Info: 2: + IC(1.472 ns) + CELL(0.438 ns) = 2.909 ns; Loc. = LCCOMB_X34_Y19_N18; Fanout = 1; COMB Node = 'clock_div:U1\|Mux0~4'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.910 ns" { SW[0] clock_div:U1|Mux0~4 } "NODE_NAME" } } { "clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.241 ns) + CELL(0.420 ns) 3.570 ns clock_div:U1\|Mux0~5 3 COMB LCCOMB_X34_Y19_N16 1 " "Info: 3: + IC(0.241 ns) + CELL(0.420 ns) = 3.570 ns; Loc. = LCCOMB_X34_Y19_N16; Fanout = 1; COMB Node = 'clock_div:U1\|Mux0~5'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.661 ns" { clock_div:U1|Mux0~4 clock_div:U1|Mux0~5 } "NODE_NAME" } } { "clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.270 ns) + CELL(0.408 ns) 4.248 ns clock_div:U1\|Mux0~17 4 COMB LCCOMB_X34_Y19_N8 1 " "Info: 4: + IC(0.270 ns) + CELL(0.408 ns) = 4.248 ns; Loc. = LCCOMB_X34_Y19_N8; Fanout = 1; COMB Node = 'clock_div:U1\|Mux0~17'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.678 ns" { clock_div:U1|Mux0~5 clock_div:U1|Mux0~17 } "NODE_NAME" } } { "clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.271 ns) 4.776 ns clock_div:U1\|Mux0~18 5 COMB LCCOMB_X34_Y19_N22 1 " "Info: 5: + IC(0.257 ns) + CELL(0.271 ns) = 4.776 ns; Loc. = LCCOMB_X34_Y19_N22; Fanout = 1; COMB Node = 'clock_div:U1\|Mux0~18'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.528 ns" { clock_div:U1|Mux0~17 clock_div:U1|Mux0~18 } "NODE_NAME" } } { "clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.414 ns) + CELL(0.388 ns) 6.578 ns clock_div:U1\|Mux0 6 COMB LCCOMB_X46_Y17_N6 2 " "Info: 6: + IC(1.414 ns) + CELL(0.388 ns) = 6.578 ns; Loc. = LCCOMB_X46_Y17_N6; Fanout = 2; COMB Node = 'clock_div:U1\|Mux0'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.802 ns" { clock_div:U1|Mux0~18 clock_div:U1|Mux0 } "NODE_NAME" } } { "clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.736 ns) + CELL(2.632 ns) 10.946 ns GPIO_0\[33\] 7 PIN PIN_L24 0 " "Info: 7: + IC(1.736 ns) + CELL(2.632 ns) = 10.946 ns; Loc. = PIN_L24; Fanout = 0; PIN Node = 'GPIO_0\[33\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "4.368 ns" { clock_div:U1|Mux0 GPIO_0[33] } "NODE_NAME" } } { "logic_analyzer_demo.vhd" "" { Text "Z:/EE367/Labs/lab07/logic_analyzer_demo.vhd" 37 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.556 ns ( 50.76 % ) " "Info: Total cell delay = 5.556 ns ( 50.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.390 ns ( 49.24 % ) " "Info: Total interconnect delay = 5.390 ns ( 49.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "10.946 ns" { SW[0] clock_div:U1|Mux0~4 clock_div:U1|Mux0~5 clock_div:U1|Mux0~17 clock_div:U1|Mux0~18 clock_div:U1|Mux0 GPIO_0[33] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "10.946 ns" { SW[0] {} SW[0]~combout {} clock_div:U1|Mux0~4 {} clock_div:U1|Mux0~5 {} clock_div:U1|Mux0~17 {} clock_div:U1|Mux0~18 {} clock_div:U1|Mux0 {} GPIO_0[33] {} } { 0.000ns 0.000ns 1.472ns 0.241ns 0.270ns 0.257ns 1.414ns 1.736ns } { 0.000ns 0.999ns 0.438ns 0.420ns 0.408ns 0.271ns 0.388ns 2.632ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "Counter_Out\[1\] SW\[17\] CLOCK_50 39.458 ns register " "Info: th for register \"Counter_Out\[1\]\" (data pin = \"SW\[17\]\", clock pin = \"CLOCK_50\") is 39.458 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 47.169 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_50\" to destination register is 47.169 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 3 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "logic_analyzer_demo.vhd" "" { Text "Z:/EE367/Labs/lab07/logic_analyzer_demo.vhd" 33 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.445 ns) + CELL(0.787 ns) 3.231 ns clock_div:U1\|dflipflop:D1\|Q 2 REG LCFF_X34_Y19_N13 3 " "Info: 2: + IC(1.445 ns) + CELL(0.787 ns) = 3.231 ns; Loc. = LCFF_X34_Y19_N13; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D1\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.232 ns" { CLOCK_50 clock_div:U1|dflipflop:D1|Q } "NODE_NAME" } } { "dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.297 ns) + CELL(0.787 ns) 4.315 ns clock_div:U1\|dflipflop:D2\|Q 3 REG LCFF_X34_Y19_N1 3 " "Info: 3: + IC(0.297 ns) + CELL(0.787 ns) = 4.315 ns; Loc. = LCFF_X34_Y19_N1; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D2\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.084 ns" { clock_div:U1|dflipflop:D1|Q clock_div:U1|dflipflop:D2|Q } "NODE_NAME" } } { "dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.700 ns) + CELL(0.787 ns) 5.802 ns clock_div:U1\|dflipflop:D3\|Q 4 REG LCFF_X33_Y20_N9 3 " "Info: 4: + IC(0.700 ns) + CELL(0.787 ns) = 5.802 ns; Loc. = LCFF_X33_Y20_N9; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D3\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.487 ns" { clock_div:U1|dflipflop:D2|Q clock_div:U1|dflipflop:D3|Q } "NODE_NAME" } } { "dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.787 ns) 6.879 ns clock_div:U1\|dflipflop:D4\|Q 5 REG LCFF_X33_Y20_N17 3 " "Info: 5: + IC(0.290 ns) + CELL(0.787 ns) = 6.879 ns; Loc. = LCFF_X33_Y20_N17; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D4\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.077 ns" { clock_div:U1|dflipflop:D3|Q clock_div:U1|dflipflop:D4|Q } "NODE_NAME" } } { "dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.491 ns) + CELL(0.787 ns) 8.157 ns clock_div:U1\|dflipflop:D5\|Q 6 REG LCFF_X34_Y20_N9 3 " "Info: 6: + IC(0.491 ns) + CELL(0.787 ns) = 8.157 ns; Loc. = LCFF_X34_Y20_N9; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D5\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.278 ns" { clock_div:U1|dflipflop:D4|Q clock_div:U1|dflipflop:D5|Q } "NODE_NAME" } } { "dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.787 ns) 9.234 ns clock_div:U1\|dflipflop:D6\|Q 7 REG LCFF_X34_Y20_N17 3 " "Info: 7: + IC(0.290 ns) + CELL(0.787 ns) = 9.234 ns; Loc. = LCFF_X34_Y20_N17; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D6\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.077 ns" { clock_div:U1|dflipflop:D5|Q clock_div:U1|dflipflop:D6|Q } "NODE_NAME" } } { "dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.686 ns) + CELL(0.787 ns) 10.707 ns clock_div:U1\|dflipflop:D7\|Q 8 REG LCFF_X35_Y20_N17 3 " "Info: 8: + IC(0.686 ns) + CELL(0.787 ns) = 10.707 ns; Loc. = LCFF_X35_Y20_N17; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D7\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.473 ns" { clock_div:U1|dflipflop:D6|Q clock_div:U1|dflipflop:D7|Q } "NODE_NAME" } } { "dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.291 ns) + CELL(0.787 ns) 11.785 ns clock_div:U1\|dflipflop:D8\|Q 9 REG LCFF_X35_Y20_N9 3 " "Info: 9: + IC(0.291 ns) + CELL(0.787 ns) = 11.785 ns; Loc. = LCFF_X35_Y20_N9; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D8\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.078 ns" { clock_div:U1|dflipflop:D7|Q clock_div:U1|dflipflop:D8|Q } "NODE_NAME" } } { "dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.772 ns) + CELL(0.787 ns) 13.344 ns clock_div:U1\|dflipflop:D9\|Q 10 REG LCFF_X34_Y18_N5 3 " "Info: 10: + IC(0.772 ns) + CELL(0.787 ns) = 13.344 ns; Loc. = LCFF_X34_Y18_N5; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D9\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.559 ns" { clock_div:U1|dflipflop:D8|Q clock_div:U1|dflipflop:D9|Q } "NODE_NAME" } } { "dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.471 ns) + CELL(0.787 ns) 14.602 ns clock_div:U1\|dflipflop:D10\|Q 11 REG LCFF_X35_Y18_N9 3 " "Info: 11: + IC(0.471 ns) + CELL(0.787 ns) = 14.602 ns; Loc. = LCFF_X35_Y18_N9; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D10\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.258 ns" { clock_div:U1|dflipflop:D9|Q clock_div:U1|dflipflop:D10|Q } "NODE_NAME" } } { "dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.787 ns) 15.679 ns clock_div:U1\|dflipflop:D11\|Q 12 REG LCFF_X35_Y18_N1 3 " "Info: 12: + IC(0.290 ns) + CELL(0.787 ns) = 15.679 ns; Loc. = LCFF_X35_Y18_N1; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D11\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.077 ns" { clock_div:U1|dflipflop:D10|Q clock_div:U1|dflipflop:D11|Q } "NODE_NAME" } } { "dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.764 ns) + CELL(0.787 ns) 17.230 ns clock_div:U1\|dflipflop:D12\|Q 13 REG LCFF_X36_Y19_N3 3 " "Info: 13: + IC(0.764 ns) + CELL(0.787 ns) = 17.230 ns; Loc. = LCFF_X36_Y19_N3; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D12\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.551 ns" { clock_div:U1|dflipflop:D11|Q clock_div:U1|dflipflop:D12|Q } "NODE_NAME" } } { "dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.296 ns) + CELL(0.787 ns) 18.313 ns clock_div:U1\|dflipflop:D13\|Q 14 REG LCFF_X36_Y19_N31 3 " "Info: 14: + IC(0.296 ns) + CELL(0.787 ns) = 18.313 ns; Loc. = LCFF_X36_Y19_N31; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D13\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.083 ns" { clock_div:U1|dflipflop:D12|Q clock_div:U1|dflipflop:D13|Q } "NODE_NAME" } } { "dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.436 ns) + CELL(0.787 ns) 19.536 ns clock_div:U1\|dflipflop:D14\|Q 15 REG LCFF_X35_Y19_N23 3 " "Info: 15: + IC(0.436 ns) + CELL(0.787 ns) = 19.536 ns; Loc. = LCFF_X35_Y19_N23; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D14\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.223 ns" { clock_div:U1|dflipflop:D13|Q clock_div:U1|dflipflop:D14|Q } "NODE_NAME" } } { "dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.295 ns) + CELL(0.787 ns) 20.618 ns clock_div:U1\|dflipflop:D15\|Q 16 REG LCFF_X35_Y19_N15 3 " "Info: 16: + IC(0.295 ns) + CELL(0.787 ns) = 20.618 ns; Loc. = LCFF_X35_Y19_N15; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D15\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.082 ns" { clock_div:U1|dflipflop:D14|Q clock_div:U1|dflipflop:D15|Q } "NODE_NAME" } } { "dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.703 ns) + CELL(0.787 ns) 22.108 ns clock_div:U1\|dflipflop:D16\|Q 17 REG LCFF_X33_Y19_N23 3 " "Info: 17: + IC(0.703 ns) + CELL(0.787 ns) = 22.108 ns; Loc. = LCFF_X33_Y19_N23; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D16\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.490 ns" { clock_div:U1|dflipflop:D15|Q clock_div:U1|dflipflop:D16|Q } "NODE_NAME" } } { "dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.298 ns) + CELL(0.787 ns) 23.193 ns clock_div:U1\|dflipflop:D17\|Q 18 REG LCFF_X33_Y19_N21 3 " "Info: 18: + IC(0.298 ns) + CELL(0.787 ns) = 23.193 ns; Loc. = LCFF_X33_Y19_N21; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D17\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.085 ns" { clock_div:U1|dflipflop:D16|Q clock_div:U1|dflipflop:D17|Q } "NODE_NAME" } } { "dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.175 ns) + CELL(0.787 ns) 25.155 ns clock_div:U1\|dflipflop:D18\|Q 19 REG LCFF_X45_Y19_N17 3 " "Info: 19: + IC(1.175 ns) + CELL(0.787 ns) = 25.155 ns; Loc. = LCFF_X45_Y19_N17; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D18\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.962 ns" { clock_div:U1|dflipflop:D17|Q clock_div:U1|dflipflop:D18|Q } "NODE_NAME" } } { "dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.291 ns) + CELL(0.787 ns) 26.233 ns clock_div:U1\|dflipflop:D19\|Q 20 REG LCFF_X45_Y19_N25 3 " "Info: 20: + IC(0.291 ns) + CELL(0.787 ns) = 26.233 ns; Loc. = LCFF_X45_Y19_N25; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D19\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.078 ns" { clock_div:U1|dflipflop:D18|Q clock_div:U1|dflipflop:D19|Q } "NODE_NAME" } } { "dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.763 ns) + CELL(0.787 ns) 27.783 ns clock_div:U1\|dflipflop:D20\|Q 21 REG LCFF_X45_Y18_N9 3 " "Info: 21: + IC(0.763 ns) + CELL(0.787 ns) = 27.783 ns; Loc. = LCFF_X45_Y18_N9; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D20\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.550 ns" { clock_div:U1|dflipflop:D19|Q clock_div:U1|dflipflop:D20|Q } "NODE_NAME" } } { "dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.787 ns) 28.860 ns clock_div:U1\|dflipflop:D21\|Q 22 REG LCFF_X45_Y18_N17 3 " "Info: 22: + IC(0.290 ns) + CELL(0.787 ns) = 28.860 ns; Loc. = LCFF_X45_Y18_N17; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D21\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.077 ns" { clock_div:U1|dflipflop:D20|Q clock_div:U1|dflipflop:D21|Q } "NODE_NAME" } } { "dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.691 ns) + CELL(0.787 ns) 30.338 ns clock_div:U1\|dflipflop:D22\|Q 23 REG LCFF_X44_Y17_N3 3 " "Info: 23: + IC(0.691 ns) + CELL(0.787 ns) = 30.338 ns; Loc. = LCFF_X44_Y17_N3; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D22\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.478 ns" { clock_div:U1|dflipflop:D21|Q clock_div:U1|dflipflop:D22|Q } "NODE_NAME" } } { "dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.296 ns) + CELL(0.787 ns) 31.421 ns clock_div:U1\|dflipflop:D23\|Q 24 REG LCFF_X44_Y17_N15 3 " "Info: 24: + IC(0.296 ns) + CELL(0.787 ns) = 31.421 ns; Loc. = LCFF_X44_Y17_N15; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D23\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.083 ns" { clock_div:U1|dflipflop:D22|Q clock_div:U1|dflipflop:D23|Q } "NODE_NAME" } } { "dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.430 ns) + CELL(0.787 ns) 32.638 ns clock_div:U1\|dflipflop:D24\|Q 25 REG LCFF_X45_Y17_N5 3 " "Info: 25: + IC(0.430 ns) + CELL(0.787 ns) = 32.638 ns; Loc. = LCFF_X45_Y17_N5; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D24\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.217 ns" { clock_div:U1|dflipflop:D23|Q clock_div:U1|dflipflop:D24|Q } "NODE_NAME" } } { "dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.787 ns) 33.715 ns clock_div:U1\|dflipflop:D25\|Q 26 REG LCFF_X45_Y17_N17 3 " "Info: 26: + IC(0.290 ns) + CELL(0.787 ns) = 33.715 ns; Loc. = LCFF_X45_Y17_N17; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D25\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.077 ns" { clock_div:U1|dflipflop:D24|Q clock_div:U1|dflipflop:D25|Q } "NODE_NAME" } } { "dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.691 ns) + CELL(0.787 ns) 35.193 ns clock_div:U1\|dflipflop:D26\|Q 27 REG LCFF_X49_Y17_N27 3 " "Info: 27: + IC(0.691 ns) + CELL(0.787 ns) = 35.193 ns; Loc. = LCFF_X49_Y17_N27; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D26\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.478 ns" { clock_div:U1|dflipflop:D25|Q clock_div:U1|dflipflop:D26|Q } "NODE_NAME" } } { "dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.698 ns) + CELL(0.787 ns) 36.678 ns clock_div:U1\|dflipflop:D27\|Q 28 REG LCFF_X46_Y17_N3 3 " "Info: 28: + IC(0.698 ns) + CELL(0.787 ns) = 36.678 ns; Loc. = LCFF_X46_Y17_N3; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D27\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.485 ns" { clock_div:U1|dflipflop:D26|Q clock_div:U1|dflipflop:D27|Q } "NODE_NAME" } } { "dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(0.787 ns) 37.765 ns clock_div:U1\|dflipflop:D28\|Q 29 REG LCFF_X46_Y17_N29 3 " "Info: 29: + IC(0.300 ns) + CELL(0.787 ns) = 37.765 ns; Loc. = LCFF_X46_Y17_N29; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D28\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.087 ns" { clock_div:U1|dflipflop:D27|Q clock_div:U1|dflipflop:D28|Q } "NODE_NAME" } } { "dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.471 ns) + CELL(0.787 ns) 39.023 ns clock_div:U1\|dflipflop:D29\|Q 30 REG LCFF_X47_Y17_N19 3 " "Info: 30: + IC(0.471 ns) + CELL(0.787 ns) = 39.023 ns; Loc. = LCFF_X47_Y17_N19; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D29\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.258 ns" { clock_div:U1|dflipflop:D28|Q clock_div:U1|dflipflop:D29|Q } "NODE_NAME" } } { "dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.295 ns) + CELL(0.787 ns) 40.105 ns clock_div:U1\|dflipflop:D30\|Q 31 REG LCFF_X47_Y17_N31 3 " "Info: 31: + IC(0.295 ns) + CELL(0.787 ns) = 40.105 ns; Loc. = LCFF_X47_Y17_N31; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D30\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.082 ns" { clock_div:U1|dflipflop:D29|Q clock_div:U1|dflipflop:D30|Q } "NODE_NAME" } } { "dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.428 ns) + CELL(0.787 ns) 41.320 ns clock_div:U1\|dflipflop:D31\|Q 32 REG LCFF_X48_Y17_N21 1 " "Info: 32: + IC(0.428 ns) + CELL(0.787 ns) = 41.320 ns; Loc. = LCFF_X48_Y17_N21; Fanout = 1; REG Node = 'clock_div:U1\|dflipflop:D31\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.215 ns" { clock_div:U1|dflipflop:D30|Q clock_div:U1|dflipflop:D31|Q } "NODE_NAME" } } { "dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.712 ns) + CELL(0.150 ns) 42.182 ns clock_div:U1\|Mux0~15 33 COMB LCCOMB_X46_Y17_N10 1 " "Info: 33: + IC(0.712 ns) + CELL(0.150 ns) = 42.182 ns; Loc. = LCCOMB_X46_Y17_N10; Fanout = 1; COMB Node = 'clock_div:U1\|Mux0~15'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.862 ns" { clock_div:U1|dflipflop:D31|Q clock_div:U1|Mux0~15 } "NODE_NAME" } } { "clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.263 ns) + CELL(0.438 ns) 42.883 ns clock_div:U1\|Mux0~20 34 COMB LCCOMB_X46_Y17_N8 1 " "Info: 34: + IC(0.263 ns) + CELL(0.438 ns) = 42.883 ns; Loc. = LCCOMB_X46_Y17_N8; Fanout = 1; COMB Node = 'clock_div:U1\|Mux0~20'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.701 ns" { clock_div:U1|Mux0~15 clock_div:U1|Mux0~20 } "NODE_NAME" } } { "clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.252 ns) + CELL(0.419 ns) 43.554 ns clock_div:U1\|Mux0~21 35 COMB LCCOMB_X46_Y17_N14 1 " "Info: 35: + IC(0.252 ns) + CELL(0.419 ns) = 43.554 ns; Loc. = LCCOMB_X46_Y17_N14; Fanout = 1; COMB Node = 'clock_div:U1\|Mux0~21'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.671 ns" { clock_div:U1|Mux0~20 clock_div:U1|Mux0~21 } "NODE_NAME" } } { "clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.256 ns) + CELL(0.275 ns) 44.085 ns clock_div:U1\|Mux0 36 COMB LCCOMB_X46_Y17_N6 2 " "Info: 36: + IC(0.256 ns) + CELL(0.275 ns) = 44.085 ns; Loc. = LCCOMB_X46_Y17_N6; Fanout = 2; COMB Node = 'clock_div:U1\|Mux0'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.531 ns" { clock_div:U1|Mux0~21 clock_div:U1|Mux0 } "NODE_NAME" } } { "clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.535 ns) + CELL(0.000 ns) 45.620 ns clock_div:U1\|Mux0~clkctrl 37 COMB CLKCTRL_G5 16 " "Info: 37: + IC(1.535 ns) + CELL(0.000 ns) = 45.620 ns; Loc. = CLKCTRL_G5; Fanout = 16; COMB Node = 'clock_div:U1\|Mux0~clkctrl'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.535 ns" { clock_div:U1|Mux0 clock_div:U1|Mux0~clkctrl } "NODE_NAME" } } { "clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.012 ns) + CELL(0.537 ns) 47.169 ns Counter_Out\[1\] 38 REG LCFF_X63_Y23_N3 4 " "Info: 38: + IC(1.012 ns) + CELL(0.537 ns) = 47.169 ns; Loc. = LCFF_X63_Y23_N3; Fanout = 4; REG Node = 'Counter_Out\[1\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.549 ns" { clock_div:U1|Mux0~clkctrl Counter_Out[1] } "NODE_NAME" } } { "logic_analyzer_demo.vhd" "" { Text "Z:/EE367/Labs/lab07/logic_analyzer_demo.vhd" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "27.215 ns ( 57.70 % ) " "Info: Total cell delay = 27.215 ns ( 57.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "19.954 ns ( 42.30 % ) " "Info: Total interconnect delay = 19.954 ns ( 42.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "47.169 ns" { CLOCK_50 clock_div:U1|dflipflop:D1|Q clock_div:U1|dflipflop:D2|Q clock_div:U1|dflipflop:D3|Q clock_div:U1|dflipflop:D4|Q clock_div:U1|dflipflop:D5|Q clock_div:U1|dflipflop:D6|Q clock_div:U1|dflipflop:D7|Q clock_div:U1|dflipflop:D8|Q clock_div:U1|dflipflop:D9|Q clock_div:U1|dflipflop:D10|Q clock_div:U1|dflipflop:D11|Q clock_div:U1|dflipflop:D12|Q clock_div:U1|dflipflop:D13|Q clock_div:U1|dflipflop:D14|Q clock_div:U1|dflipflop:D15|Q clock_div:U1|dflipflop:D16|Q clock_div:U1|dflipflop:D17|Q clock_div:U1|dflipflop:D18|Q clock_div:U1|dflipflop:D19|Q clock_div:U1|dflipflop:D20|Q clock_div:U1|dflipflop:D21|Q clock_div:U1|dflipflop:D22|Q clock_div:U1|dflipflop:D23|Q clock_div:U1|dflipflop:D24|Q clock_div:U1|dflipflop:D25|Q clock_div:U1|dflipflop:D26|Q clock_div:U1|dflipflop:D27|Q clock_div:U1|dflipflop:D28|Q clock_div:U1|dflipflop:D29|Q clock_div:U1|dflipflop:D30|Q clock_div:U1|dflipflop:D31|Q clock_div:U1|Mux0~15 clock_div:U1|Mux0~20 clock_div:U1|Mux0~21 clock_div:U1|Mux0 clock_div:U1|Mux0~clkctrl Counter_Out[1] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "47.169 ns" { CLOCK_50 {} CLOCK_50~combout {} clock_div:U1|dflipflop:D1|Q {} clock_div:U1|dflipflop:D2|Q {} clock_div:U1|dflipflop:D3|Q {} clock_div:U1|dflipflop:D4|Q {} clock_div:U1|dflipflop:D5|Q {} clock_div:U1|dflipflop:D6|Q {} clock_div:U1|dflipflop:D7|Q {} clock_div:U1|dflipflop:D8|Q {} clock_div:U1|dflipflop:D9|Q {} clock_div:U1|dflipflop:D10|Q {} clock_div:U1|dflipflop:D11|Q {} clock_div:U1|dflipflop:D12|Q {} clock_div:U1|dflipflop:D13|Q {} clock_div:U1|dflipflop:D14|Q {} clock_div:U1|dflipflop:D15|Q {} clock_div:U1|dflipflop:D16|Q {} clock_div:U1|dflipflop:D17|Q {} clock_div:U1|dflipflop:D18|Q {} clock_div:U1|dflipflop:D19|Q {} clock_div:U1|dflipflop:D20|Q {} clock_div:U1|dflipflop:D21|Q {} clock_div:U1|dflipflop:D22|Q {} clock_div:U1|dflipflop:D23|Q {} clock_div:U1|dflipflop:D24|Q {} clock_div:U1|dflipflop:D25|Q {} clock_div:U1|dflipflop:D26|Q {} clock_div:U1|dflipflop:D27|Q {} clock_div:U1|dflipflop:D28|Q {} clock_div:U1|dflipflop:D29|Q {} clock_div:U1|dflipflop:D30|Q {} clock_div:U1|dflipflop:D31|Q {} clock_div:U1|Mux0~15 {} clock_div:U1|Mux0~20 {} clock_div:U1|Mux0~21 {} clock_div:U1|Mux0 {} clock_div:U1|Mux0~clkctrl {} Counter_Out[1] {} } { 0.000ns 0.000ns 1.445ns 0.297ns 0.700ns 0.290ns 0.491ns 0.290ns 0.686ns 0.291ns 0.772ns 0.471ns 0.290ns 0.764ns 0.296ns 0.436ns 0.295ns 0.703ns 0.298ns 1.175ns 0.291ns 0.763ns 0.290ns 0.691ns 0.296ns 0.430ns 0.290ns 0.691ns 0.698ns 0.300ns 0.471ns 0.295ns 0.428ns 0.712ns 0.263ns 0.252ns 0.256ns 1.535ns 1.012ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.150ns 0.438ns 0.419ns 0.275ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "logic_analyzer_demo.vhd" "" { Text "Z:/EE367/Labs/lab07/logic_analyzer_demo.vhd" 127 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.977 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.977 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns SW\[17\] 1 PIN PIN_V2 29 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_V2; Fanout = 29; PIN Node = 'SW\[17\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[17] } "NODE_NAME" } } { "logic_analyzer_demo.vhd" "" { Text "Z:/EE367/Labs/lab07/logic_analyzer_demo.vhd" 31 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.625 ns) + CELL(0.416 ns) 7.893 ns Counter_Out\[1\]~18 2 COMB LCCOMB_X63_Y23_N2 1 " "Info: 2: + IC(6.625 ns) + CELL(0.416 ns) = 7.893 ns; Loc. = LCCOMB_X63_Y23_N2; Fanout = 1; COMB Node = 'Counter_Out\[1\]~18'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "7.041 ns" { SW[17] Counter_Out[1]~18 } "NODE_NAME" } } { "logic_analyzer_demo.vhd" "" { Text "Z:/EE367/Labs/lab07/logic_analyzer_demo.vhd" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 7.977 ns Counter_Out\[1\] 3 REG LCFF_X63_Y23_N3 4 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 7.977 ns; Loc. = LCFF_X63_Y23_N3; Fanout = 4; REG Node = 'Counter_Out\[1\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Counter_Out[1]~18 Counter_Out[1] } "NODE_NAME" } } { "logic_analyzer_demo.vhd" "" { Text "Z:/EE367/Labs/lab07/logic_analyzer_demo.vhd" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.352 ns ( 16.95 % ) " "Info: Total cell delay = 1.352 ns ( 16.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.625 ns ( 83.05 % ) " "Info: Total interconnect delay = 6.625 ns ( 83.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "7.977 ns" { SW[17] Counter_Out[1]~18 Counter_Out[1] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "7.977 ns" { SW[17] {} SW[17]~combout {} Counter_Out[1]~18 {} Counter_Out[1] {} } { 0.000ns 0.000ns 6.625ns 0.000ns } { 0.000ns 0.852ns 0.416ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "47.169 ns" { CLOCK_50 clock_div:U1|dflipflop:D1|Q clock_div:U1|dflipflop:D2|Q clock_div:U1|dflipflop:D3|Q clock_div:U1|dflipflop:D4|Q clock_div:U1|dflipflop:D5|Q clock_div:U1|dflipflop:D6|Q clock_div:U1|dflipflop:D7|Q clock_div:U1|dflipflop:D8|Q clock_div:U1|dflipflop:D9|Q clock_div:U1|dflipflop:D10|Q clock_div:U1|dflipflop:D11|Q clock_div:U1|dflipflop:D12|Q clock_div:U1|dflipflop:D13|Q clock_div:U1|dflipflop:D14|Q clock_div:U1|dflipflop:D15|Q clock_div:U1|dflipflop:D16|Q clock_div:U1|dflipflop:D17|Q clock_div:U1|dflipflop:D18|Q clock_div:U1|dflipflop:D19|Q clock_div:U1|dflipflop:D20|Q clock_div:U1|dflipflop:D21|Q clock_div:U1|dflipflop:D22|Q clock_div:U1|dflipflop:D23|Q clock_div:U1|dflipflop:D24|Q clock_div:U1|dflipflop:D25|Q clock_div:U1|dflipflop:D26|Q clock_div:U1|dflipflop:D27|Q clock_div:U1|dflipflop:D28|Q clock_div:U1|dflipflop:D29|Q clock_div:U1|dflipflop:D30|Q clock_div:U1|dflipflop:D31|Q clock_div:U1|Mux0~15 clock_div:U1|Mux0~20 clock_div:U1|Mux0~21 clock_div:U1|Mux0 clock_div:U1|Mux0~clkctrl Counter_Out[1] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "47.169 ns" { CLOCK_50 {} CLOCK_50~combout {} clock_div:U1|dflipflop:D1|Q {} clock_div:U1|dflipflop:D2|Q {} clock_div:U1|dflipflop:D3|Q {} clock_div:U1|dflipflop:D4|Q {} clock_div:U1|dflipflop:D5|Q {} clock_div:U1|dflipflop:D6|Q {} clock_div:U1|dflipflop:D7|Q {} clock_div:U1|dflipflop:D8|Q {} clock_div:U1|dflipflop:D9|Q {} clock_div:U1|dflipflop:D10|Q {} clock_div:U1|dflipflop:D11|Q {} clock_div:U1|dflipflop:D12|Q {} clock_div:U1|dflipflop:D13|Q {} clock_div:U1|dflipflop:D14|Q {} clock_div:U1|dflipflop:D15|Q {} clock_div:U1|dflipflop:D16|Q {} clock_div:U1|dflipflop:D17|Q {} clock_div:U1|dflipflop:D18|Q {} clock_div:U1|dflipflop:D19|Q {} clock_div:U1|dflipflop:D20|Q {} clock_div:U1|dflipflop:D21|Q {} clock_div:U1|dflipflop:D22|Q {} clock_div:U1|dflipflop:D23|Q {} clock_div:U1|dflipflop:D24|Q {} clock_div:U1|dflipflop:D25|Q {} clock_div:U1|dflipflop:D26|Q {} clock_div:U1|dflipflop:D27|Q {} clock_div:U1|dflipflop:D28|Q {} clock_div:U1|dflipflop:D29|Q {} clock_div:U1|dflipflop:D30|Q {} clock_div:U1|dflipflop:D31|Q {} clock_div:U1|Mux0~15 {} clock_div:U1|Mux0~20 {} clock_div:U1|Mux0~21 {} clock_div:U1|Mux0 {} clock_div:U1|Mux0~clkctrl {} Counter_Out[1] {} } { 0.000ns 0.000ns 1.445ns 0.297ns 0.700ns 0.290ns 0.491ns 0.290ns 0.686ns 0.291ns 0.772ns 0.471ns 0.290ns 0.764ns 0.296ns 0.436ns 0.295ns 0.703ns 0.298ns 1.175ns 0.291ns 0.763ns 0.290ns 0.691ns 0.296ns 0.430ns 0.290ns 0.691ns 0.698ns 0.300ns 0.471ns 0.295ns 0.428ns 0.712ns 0.263ns 0.252ns 0.256ns 1.535ns 1.012ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.150ns 0.438ns 0.419ns 0.275ns 0.000ns 0.537ns } "" } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "7.977 ns" { SW[17] Counter_Out[1]~18 Counter_Out[1] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "7.977 ns" { SW[17] {} SW[17]~combout {} Counter_Out[1]~18 {} Counter_Out[1] {} } { 0.000ns 0.000ns 6.625ns 0.000ns } { 0.000ns 0.852ns 0.416ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 8 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "174 " "Info: Peak virtual memory: 174 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 02 16:42:39 2011 " "Info: Processing ended: Wed Mar 02 16:42:39 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Info: Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
