# AMD BC-250 Windows Driver Project

## Who We Are

AMD BC-250 Windows 11 driver project by Keshass. Goal: fully working GPU driver for AMD BC-250 (Cyan Skillfish) on Windows 11.

**Everyone welcome!** GPU drivers, WDDM, Vulkan experience — or just want to help.

## Hardware

- **SoC:** AMD BC-250 (Cyan Skillfish) — 24 CU RDNA2, 8GB GDDR6 (BIOS P4.00G) / 512MB (BIOS P3.00)
- **GPU ID:** 0x9FFF9700 (PS5 custom)
- **Memory:** CPU and GPU share GDDR6 (UMA) — VRAM at 0xC0000000
- **GPU BAR5:** 0xFE800000 (512KB MMIO register space)
- **NBIO:** Does NOT block GC registers at BC-250 corrected offsets

---

## What We Discovered

### BC-250 Has Different Register Map Than Navi10

**Critical finding (2026-06-11):** BC-250 uses a non-standard BAR5 register layout. Standard Navi10 has GC registers starting at BAR5+0x0000. BC-250 has GC registers at shifted offsets:

```c
GC_BASE__INST0_SEG0 = 0x00001260  // Segment 0: most GC registers
GC_BASE__INST0_SEG1 = 0x0000A000  // Segment 1: other GC registers
```

Actual BAR5 offset = `GC_BASE_SEG + register_offset`

**Offset corrections for BC-250:**
| Register | Navi10 Offset | BC-250 Offset (SEG0=0x1260) |
|----------|--------------|-----------------------------|
| CC_GC_SHADER_ARRAY_CONFIG | 0x2004 | **0x3264** |
| GRBM_STATUS | 0x2000 | **0x3260** |
| SPI_PG_ENABLE_STATIC_WGP_MASK | 0x229C | **0x34FC** |
| RLC_PG_ALWAYS_ON_WGP_MASK | 0x2B04 | **0x3D64** |
| CP scratch (0x2074) | 0x2074 | **0x32D4** |
| SDMA (0x2600) | 0x2600 | **0x3860** |

**Impact:** All previous 0xFFFFFFFF reads at Navi10 offsets (0x2000-0x2FFF) were due to WRONG OFFSETS, not NBIO firewall. BC-250 simply doesn't have registers mapped at those addresses.

### NBIO Does NOT Block GC Registers

Confirmed via Linux CachyOS devmem and Windows driver tests:
- `0xFE803264` (CC_GC_SHADER_ARRAY_CONFIG) = **0x0** (all CUs disabled at array level)
- `0xFE8034FC` (SPI_PG_ENABLE_STATIC_WGP_MASK) = **0x2000** (only WGP 5 enabled)
- `0xFE803260` (GRBM_STATUS) = **0x0** (readable, no hang)
- `0xFE8032D4` (CP scratch) = **0x4D585042** (CP is alive!)
- `0xFE803860` (SDMA) = **0x8E0** (SDMA accessible)
- All at corrected offsets — **no freezing, no 0xFFFFFFFF**

### Register Access Summary

| Block | Access | Notes |
|-------|--------|-------|
| GPU_ID (0x0000) | Read ✅ | 0x9FFF9700 |
| HDP (0x05A0+) | Read ✅, Write ❌ | Coherency |
| GC config (0x3000-0x3008) | Read/Write ✅ | Graphics Core config |
| GC regs at corrected offsets (0x3260+) | Read/Write ✅ | GRBM, CC, SPI, CP, SDMA |
| MMHUB (0x5000-0x59D0) | Read/Write ✅ | 7 VMHUB instances |
| DF (0x1A0E8-0x1A33C) | Read ✅ | Data Fabric |
| NBIO (0xC0D4-0x1FC) | Read/Write ✅ | NBIO internal config |
| SMU v11.8 (C2PMSG 0x16A08+) | ❓ | SMU mailbox at corrected offsets |
| PSP C2PMSG | ❌ | Use PSP driver for PSP registers |

### Why Writes to CC/SPI Are Ignored

Despite reads working, writes to CC_GC_SHADER_ARRAY_CONFIG (0x3264) and SPI_PG_ENABLE_STATIC_WGP_MASK (0x34FC) are silently ignored. This is because:
1. GC block is likely **power-gated** — SMU must power up WGPs via `RequestActiveWgp` (message ID 0x18) first
2. CC_GC_SHADER_ARRAY_CONFIG is hardware-fused (0x0) — read-only after boot
3. SPI_PG_ENABLE_STATIC_WGP_MASK **is** writable at the register level (confirmed via Linux devmem: bits 8-14 toggle all 6 WGPs)
4. But writes have no effect until SMU powers up the GC domain

### SMU v11.8 Discovery

**Critical finding (2026-06-12):** BC-250 uses SMU v11.8, with different register offsets and protocol than Navi10's SMU v11.0.

**Register offsets** (MP1_BASE = 0x16000 in BAR5):
| Register | mm (DWORD) | BAR5 offset | Purpose |
|----------|-----------|-------------|---------|
| C2PMSG_66 | 0x0282 | **0x16A08** | Message register (write msg → triggers SMU) |
| C2PMSG_82 | 0x0292 | **0x16A48** | Argument register (write param, read result) |
| C2PMSG_83 | 0x0293 | **0x16A4C** | Extended data |
| C2PMSG_90 | 0x029A | **0x16A68** | Response register (0=busy, 1=OK, FF=err) |

**Protocol** (from Linux `smu_cmn.c`):
1. Write 0 → C2PMSG_90 (clear response)
2. Write param → C2PMSG_82 (argument)
3. Write msg → C2PMSG_66 (trigger SMU)
4. Poll C2PMSG_90 until !0 (1=OK, 0xFF=Failed)
5. Read result from C2PMSG_82

**Supported messages** (minimal APU-style set):
| ID | Message | Purpose |
|----|---------|---------|
| 0x1 | TestMessage | Ping SMU firmware |
| 0x2 | GetSmuVersion | Get firmware version |
| 0x18 | RequestActiveWgp | Power up WGP compute units |
| 0x1E | QueryActiveWgp | Query active WGP count |
| 0x2C | SetCoreEnableMask | Set CU enable mask |
| 0x3D | GetEnabledSmuFeatures | Query enabled DPM features |

**Notably absent:** PowerUpGfx (0x6), EnableDpmFeature, PowerUpSdma, SetFanSpeedPercent, ForceGfxClk — none of these exist on BC-250 SMU v11.8.

**Previous driver (WRONG):** param→C2PMSG_66, msg→C2PMSG_82, result→C2PMSG_83
**Corrected driver:** param→C2PMSG_82, msg→C2PMSG_66, result→C2PMSG_82

**THM Base:** Hardware test confirms **THM_BASE = 0x8000** (0x8000 returns 0x18 writable, 0x8008 returns temperature). Linux IP offset header (`cyan_skillfish_ip_offset.h`) suggests 0x16600 but this is **wrong on P4.00G BIOS** — that address is read-only zero.

### NBIO Signature Registers

- `NBIO[0xC100]` = **0xFEDCBAEF** — likely NBIO self-test pattern
- `NBIO[0xC180]` = **0xFEDCBADF** — likely NBIO self-test pattern

### MMHUB Structure — 7 VMHUB Instances

MMHUB contains 7 identical blocks (spaced 0x180 apart), each with 6 registers at: 0x5000, 0x5180, 0x5300, 0x5480, 0x5600, 0x5780, 0x5900.

### Data Fabric Registers

40 readable registers at 0x1A0E8-0x1A33C containing memory topology, port config, and MMIO range descriptors.

### Other Discoveries

- `DxgkInitialize()` NOT exported by dxgkrnl.sys on Windows 11 26100 — WDDM miniport impossible
- BasicDisplay (Microsoft) handles the WDDM miniport role — our driver coexists as WDM control device
- Cold boot resets `HardwareInitialized` flag — must call INIT_HARDWARE before MMIO access

---

## Current Status (v4.3.1)

### Working

- ✅ **IOCTL channel** — full communication between user-mode and kernel driver
- ✅ **INIT_HARDWARE (Flags=1)** — maps BAR5 (0xFE800000) + BAR0 (0xC0000000) via MmMapIoSpace
- ✅ **READ_REG** — reads any GPU register via BAR5 MMIO at corrected BC-250 offsets
- ✅ **WRITE_REG** — writes to MMHUB, GC config, GC registers at BC-250 offsets
- ✅ **GET_CAPS** — Version=430, GPUCLK=2000 MHz, CUs=24
- ✅ **GET_VRAM_INFO** — 8GB/16GB total VRAM (UMA shared)
- ✅ **GET_RESOURCE_BARS** — BAR addresses, MMIO state
- ✅ **ALLOC_VIDMEM** — contiguous memory allocation (PA returned)
- ✅ **WDDM coexistence** — BasicDisplay + our KMD on same DriverObject
- ✅ **Build + sign pipeline** — `build.bat` produces signed `atikmdag.sys`
- ✅ **Vulkan ICD** — 13/13 tests pass with official Vulkan loader
- ✅ **D3D9 UMD** — 45+ DDI functions, 5/5 adapter tests pass
- ✅ **IB packet + EOP fence**, GFX10 ring buffer, HDP Flush
- ✅ **SDMA copy/fill engine**, TDR reset
- ✅ **PSP proxy driver** — opens `\\.\AmdBcPsp`, direct PSP MMIO reads via PSP_IOCTL_READ_REG
- ✅ **GC_BASE=0x1260 offset correction applied** — all driver register defines use AMDBC250_REG_* macros
- ✅ **SMU v11.8 corrected offsets applied** — C2PMSG_66/82/90 at 0x16A08/0x16A48/0x16A68
- ✅ **SMU protocol fixed** — matches Linux smu_cmn.c (clear response → arg → msg → poll)
- ✅ **SMU message IDs updated** — BC-250 v11.8 set (no PowerUpGfx, use RequestActiveWgp)
- ✅ **THM_BASE corrected** — 0x16600 (was 0x8000)
- ✅ **Confirmed NBIO NOT blocking GC registers** — verified on both Linux devmem and Windows

### In Progress
- ⏳ **SMU communication testing** — need to verify TestMessage (0x1) + GetSmuVersion (0x2) with corrected offsets
- ⏳ **GC power-up via SMU** — send RequestActiveWgp (0x18) to enable WGPs
- ⏳ **CU enable** — use SetCoreEnableMask (0x2C) + SPI_PG_ENABLE_STATIC_WGP_MASK after SMU power-up
- ⏳ **CP firmware loading** — PFP/ME/CE/MEC from embedded firmware_data.h

### Known Limitations
- GC block likely power-gated — SMU must run RequestActiveWgp to enable WGPs
- CC_GC_SHADER_ARRAY_CONFIG=0x0 is hardware-fused (read-only) — CU enable via SMU SetCoreEnableMask only
- SPI_PG_ENABLE_STATIC_WGP_MASK **is** writable (confirmed: bits 8-14 toggle all 6 WGPs) but needs SMU power-up first
- BC-250 SMU v11.8 is minimal — no PowerUpGfx, no SetFanSpeedPercent, no ForceGfxClk
- SMU mailbox at old offsets (0x16104/0x16148/0x16168) returns 0 — SMU not responding (wrong registers)
- PSP ring (GPCOM) not supported by SOS firmware — TOS ring protocol not implemented
- VCN locked by Sony firmware
- DxgkDdiEscape unreachable via D3DKMTEscape — BasicDisplay handles it

---

## How to Build

### Prerequisites
- Visual Studio 2022 (Professional) — E:\Program Files\Microsoft Visual Studio\2022\Professional
- Windows WDK 10.0.26100.0 — E:\Program Files (x86)\Windows Kits\10
- Test signing: `bcdedit /set testsigning on` (Admin)
- Self-signed cert: `CN=AMD-BC250-Signer` in cert store

### Build Driver
```cmd
build.bat
```

### Build Tests
```cmd
test-tools\compile-wddm.bat      # Main WDDM+IOCTL test (S1-S24)
test-tools\compile-safe.bat      # Safe minimal test (read-only)
test-tools\compile-deep.bat      # Deep NBIO/DF/MMHUB scan + write test
```

### Install (IMPORTANT: always uninstall first!)
1. `build.bat` → `output\atikmdag.sys`
2. Device Manager → AMD Radeon BC-250 → **Uninstall device** (check "Delete driver")
3. **Reboot**
4. Device Manager → AMD Radeon BC-250 → Update Driver → Browse → `output\`
5. **Reboot**

### Test
```cmd
output\safe-test.exe             # Safe test — no crashes, all read-only
output\deep-test.exe             # Deep register scan + write test
output\test-wddm.exe             # Full WDDM + IOCTL tests (S1-S24)
output\test-driver-check.exe     # New IOCTL test (GPU_INFO, FIREWALL, REG_TEST)
```

**IMPORTANT:** Run `safe-test.exe` first to verify driver is loaded. If `safe-test.exe` crashes, the driver needs reinstallation.

---

## Architecture

```
┌─────────────────────────────────────────────────┐
│              User Applications                    │
├─────────────────────────────────────────────────┤
│    safe-test.exe / deep-test.exe / test-driver-   │
│    check.exe — DeviceIoControl → \\.\AMDBC250Dream│
├─────────────────────────────────────────────────┤
│         atikmdag.sys (KMD — WDM)                  │
│         ├── DriverEntry (manual g_PciDevExt)      │
│         ├── IRP_MJ_DEVICE_CONTROL handler         │
│         ├── INIT_HARDWARE (MMIO map, Flags=1)     │
│         ├── READ_REG / WRITE_REG (BAR5 MMIO)     │
│         │   └── GC regs at BC-250 offsets ✅      │
│         ├── GET_CAPS / GET_VRAM_INFO              │
│         ├── ALLOC_VIDMEM (MDL-based)              │
│         ├── PSP proxy (amdbc250_psp.c)            │
│         │   ├── Opens \\.\AmdBcPsp via IOCTL      │
│         │   ├── READ_REG via PSP_IOCTL_READ_REG   │
│         │   └── WRITE_REG via PSP_IOCTL_REG_PROG  │
│         ├── SMU v11.8 mailbox (power.c)          │
│         │   ├── C2PMSG_66/82/90 at 0x16A08+      │
│         │   ├── RequestActiveWgp → SMU firmware   │
│         │   └── SetCoreEnableMask → CU enable     │
│         ├── IOCTL_GET_GPU_INFO (0x80000C00)       │
│         └── PM4 ring buffer (needs CP firmware)   │
├─────────────────────────────────────────────────┤
│              AMD BC-250 GPU (Cyan Skillfish)       │
│              24 CU RDNA2, 8GB GDDR6, PSP v11     │
│              GC_BASE=0x1260, NBIO does NOT block  │
└─────────────────────────────────────────────────┘
```

### PSP Integration
Two approaches coexist:

1. **Integrated PSP (v11 legacy path)** — `src/kmd/amdbc250_psp_v11.c` compiled into driver for BAR5 mapping, MP0 discovery, SOS detection
2. **PSP proxy driver** — `src/kmd/amdbc250_psp.c` opens `\\.\AmdBcPsp` (separate `PspDriver.sys`) for register access via PSP IOCTLs when direct GPU MMIO is unavailable

Reference: Linux amdgpu `psp_v11_0_8.c` analysis in `docs/LINUX-AMDGPU-ANALYSIS.md`

---

## File Structure

```
├── src/kmd/                        # Kernel-Mode Driver
│   ├── amdbc250_dream_kmd.c        # DriverEntry, IOCTL dispatch, InitData
│   ├── amdbc250_dream_hw_init.c    # GPU init, ring buffers, display, PSP
│   ├── amdbc250_dream_power.c      # Power/thermal management
│   ├── amdbc250_dream_vm.c         # GPUVM, GART, page tables
│   ├── amdbc250_psp_v11.c          # PSP: BAR5 map, MP0 discovery, rings, NBIO unlock
│   └── firmware_data.h             # Embedded PSP firmware (SOS, ASD, TA)
├── src/umd/                        # User-Mode Driver
│   └── amdbc250_umd_v46.c          # D3D9 DDI (45+ functions)
├── src/vulkan/                     # Vulkan ICD
│   ├── bc250_vulkan_icd.c          # 80+ Vulkan functions
│   ├── bc250_aco_wrapper.c         # ACO shader compiler stub
│   └── bc250_shader.c              # SPIR-V → GFX10 ISA
├── inc/                            # Shared headers
│   ├── amdbc250_dream_kmd.h        # KMD structures, register offsets
│   ├── amdbc250_dream_hw.h         # Hardware register definitions
│   ├── amdbc250_psp_v11.h          # PSP context and API
│   └── amdbc250_ioctl.h            # IOCTL codes + structures
├── test-tools/                     # Test source + compile scripts
│   ├── safe-test.c                 # Safe minimal test (no crashes)
│   ├── deep-test.c                 # Deep NBIO/DF/MMHUB scan + write
│   ├── test-wddm.c                 # Full WDDM+IOCTL test (S1-S24)
│   ├── test-psp-init.c             # PSP init test (GPU BAR5, SOS detection)
│   ├── test-driver-check.c         # IOCTL test (GPU_INFO, FIREWALL, REG_TEST)
│   ├── compile-safe.bat            # Compile safe-test
│   ├── compile-deep.bat            # Compile deep-test
│   ├── compile-wddm.bat            # Compile test-wddm
│   └── compile-psp-init.bat        # Compile test-psp-init
├── docs/                           # Documentation
│   ├── NBIO-FIREWALL-ANALYSIS.md   # NBIO register map
│   ├── LINUX-AMDGPU-ANALYSIS.md    # Linux PSP v11.0_8 analysis
│   ├── UEFI-TOOLS-GUIDE.md         # UEFI shell setup_var
│   └── BIOS-SETTINGS.md            # BIOS settings
├── output/                         # Build output (signed drivers)
│   ├── atikmdag.sys                # KMD (signed, PSP integrated)
│   ├── amdbc250umd64.dll           # UMD
│   ├── amdbc250vulkan.dll          # Vulkan ICD
│   └── amdbc250_dream.inf          # Driver INF
├── build.bat                       # Build + sign driver
└── .gitignore                      # Excludes build artifacts, logs
```

---

## Register Access Map

All BC-250 GC registers use corrected offsets: `BAR5_offset = GC_BASE(0x1260) + register_offset`

### Readable Registers (confirmed)

| Block | BC-250 Offset | Description |
|-------|--------------|-------------|
| GPU_ID | 0x0000 | SoC identification (0x9FFF9700) |
| HDP | 0x05A0-0x05DC | Host Data Path config |
| GC config | 0x3000-0x3008 | Graphics Core config (WRITABLE) |
| GRBM_STATUS | **0x3260** (0x1260+0x2000) | Graphics Register Bus Manager |
| CC_GC_SHADER_ARRAY_CONFIG | **0x3264** (0x1260+0x2004) | = 0x0 (all CUs disabled) |
| CP scratch | **0x32D4** (0x1260+0x2074) | = 0x4D585042 (CP alive!) |
| SPI_PG_ENABLE_STATIC_WGP_MASK | **0x34FC** (0x1260+0x229C) | = 0x2000 (WGP 5 enabled) |
| SDMA | **0x3860** (0x1260+0x2600) | = 0x8E0 |
| MMHUB | 0x5000-0x59D0 | Memory Management Hub (WRITABLE) |
| DF | 0x1A0E8-0x1A33C | Data Fabric |
| NBIO | 0xC0D4-0x1FC | NBIO internal config |

### NBIO Firewall — What's Actually Blocked

NBIO on BC-250 does **NOT** block GRBM, CP, Scratch, or SDMA at corrected BC-250 offsets. The only blocks that remain inaccessible at any offset:

| Block | Notes |
|-------|-------|
| CLK | 0x0D00-0x0DFF — likely always blocked on PS5 derivatives |
| UVD | Video decoder, locked by Sony firmware |
| RSMU | 0xA000+ — System Management Unit |
| PSP C2PMSG | PSP-private registers, need PSP driver |
| SMU (direct) | SMU mailbox via C2PMSG_66/82/90 — uses different protocol |

### Writable Registers (confirmed)

| Register | Before | After | Notes |
|----------|--------|-------|-------|
| MMHUB[0x50D0] | 0x00004000 | 0x00000001 | VMHUB config |
| GC[0x3008] | 0x00000000 | 0x00000001 | Graphics Core config |
| HDP[0x05DC] | 0x00000000 | 0x00000000 | Writes silently ignored |
| CC_GC_SHADER_ARRAY_CONFIG[0x3264] | 0x00000000 | 0x00000000 | Read OK, writes ignored (GC power-gated) |
| SPI_PG_ENABLE_STATIC_WGP_MASK[0x34FC] | 0x00002000 | 0x00002000 | Read OK, writes ignored (GC power-gated) |

### IOCTL Reference

| IOCTL | Code | Description |
|-------|------|-------------|
| GET_GPU_INFO | 0x80000C00 | Returns GPU info (Vendor, Device, CUs, Shaders, Architecture) |
| GET_FIREWALL_STATUS | 0x80000C04 | Returns NBIO firewall status (allowed/blocked blocks) |
| TEST_REGISTER | 0x80000C08 | Tests register read/write (ReadBefore, WriteValue, ReadAfter, WriteSuccess) |

---

## Roadmap

### Next — SMU Communication + GC Power-Up
1. ✅ **GC_BASE=0x1260 discovered** — BC-250 register offset correction applied
2. ✅ **NBIO NOT blocking confirmed** — GRBM, CP, SDMA all readable at corrected offsets
3. ✅ **SMU v11.8 offsets discovered** — MP1_BASE=0x16000, C2PMSG_66/82/90 at corrected BAR5 offsets
4. ✅ **SMU protocol fixed** — matches Linux smu_cmn.c (clear C2PMSG_90 → arg C2PMSG_82 → msg C2PMSG_66 → poll C2PMSG_90)
5. ✅ **SMU message IDs updated** — BC-250 v11.8 set (RequestActiveWgp=0x18, SetCoreEnableMask=0x2C)
6. ⏳ **Test SMU communication** — TestMessage (0x1) + GetSmuVersion (0x2) with corrected offsets
7. **RequestActiveWgp (0x18)** — power up GC WGPs
8. **SetCoreEnableMask (0x2C)** — enable CUs via SMU
9. **CP firmware load** — embedded firmware_data.h (PFP/ME/CE/MEC) via CP DMA
10. **GFX ring init** — once GC is powered and CP firmware loaded

### Short Term
11. **Retry SPI writes** — SPI_PG_ENABLE_STATIC_WGP_MASK after SMU power-up (bits 8-14)
12. **PM4 command submission** — ring buffer init + first compute shader
13. **GPU compute** — basic compute via SDMA or GFX ring
14. **Real triangle rendering** — vertex buffer + PM4 draw

### Long Term
11. ACO shader compilation — DXBC/SPIR-V → GFX10 ISA
12. D3D9/D3D11 via IOCTL path
13. OpenGL ICD — Mesa radeonsi port
14. Ray tracing — RT core support

---

## License

Source code for educational purposes. Use at your own risk.
ACO compiler: MIT license (Mesa project).


## "If you need a tool and nobody has built it yet, then build it yourself."
