HiðŸ‘‹ I'm Y Srikanth. I'm using Xilinx Vivado 2022.1 for simulation of RTL codes(Verilog).
