#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Wed Oct 23 15:40:04 2019
# Process ID: 24260
# Current directory: D:/Documenten/UAsem3/DigitaleElektronica/Digitale_elektronica/project_Bresenham/project_Bresenham.runs/synth_1
# Command line: vivado.exe -log Bresenham.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Bresenham.tcl
# Log file: D:/Documenten/UAsem3/DigitaleElektronica/Digitale_elektronica/project_Bresenham/project_Bresenham.runs/synth_1/Bresenham.vds
# Journal file: D:/Documenten/UAsem3/DigitaleElektronica/Digitale_elektronica/project_Bresenham/project_Bresenham.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source Bresenham.tcl -notrace
Command: synth_design -top Bresenham -part xc7a100tcsg324-3
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 22648 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 470.254 ; gain = 173.965
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Bresenham' [D:/Documenten/UAsem3/DigitaleElektronica/Digitale_elektronica/project_Bresenham/project_Bresenham.srcs/sources_1/new/Bresenham.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'Bresenham' (1#1) [D:/Documenten/UAsem3/DigitaleElektronica/Digitale_elektronica/project_Bresenham/project_Bresenham.srcs/sources_1/new/Bresenham.vhd:21]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 533.375 ; gain = 237.086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:13 . Memory (MB): peak = 533.375 ; gain = 237.086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:13 . Memory (MB): peak = 533.375 ; gain = 237.086
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-3
INFO: [Synth 8-802] inferred FSM for state register 'State_reg' in module 'Bresenham'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   start |                              001 |                               00
               start_con |                              010 |                               01
                    busy |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'State_reg' using encoding 'one-hot' in module 'Bresenham'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:14 . Memory (MB): peak = 533.375 ; gain = 237.086
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 3     
	   2 Input     32 Bit       Adders := 4     
	   2 Input     31 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 13    
	               31 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   3 Input     32 Bit        Muxes := 3     
	   2 Input     31 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Bresenham 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 3     
	   2 Input     32 Bit       Adders := 4     
	   2 Input     31 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 13    
	               31 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   3 Input     32 Bit        Muxes := 3     
	   2 Input     31 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3886] merging instance 'sy_reg[0]' (FDE) to 'sx_reg[0]'
INFO: [Synth 8-3886] merging instance 'sy_reg[1]' (FDE) to 'sy_reg[2]'
INFO: [Synth 8-3886] merging instance 'sy_reg[2]' (FDE) to 'sy_reg[3]'
INFO: [Synth 8-3886] merging instance 'sy_reg[3]' (FDE) to 'sy_reg[4]'
INFO: [Synth 8-3886] merging instance 'sy_reg[4]' (FDE) to 'sy_reg[5]'
INFO: [Synth 8-3886] merging instance 'sy_reg[5]' (FDE) to 'sy_reg[6]'
INFO: [Synth 8-3886] merging instance 'sy_reg[6]' (FDE) to 'sy_reg[7]'
INFO: [Synth 8-3886] merging instance 'sy_reg[7]' (FDE) to 'sy_reg[8]'
INFO: [Synth 8-3886] merging instance 'sy_reg[8]' (FDE) to 'sy_reg[9]'
INFO: [Synth 8-3886] merging instance 'sy_reg[9]' (FDE) to 'sy_reg[10]'
INFO: [Synth 8-3886] merging instance 'sy_reg[10]' (FDE) to 'sy_reg[11]'
INFO: [Synth 8-3886] merging instance 'sy_reg[11]' (FDE) to 'sy_reg[12]'
INFO: [Synth 8-3886] merging instance 'sy_reg[12]' (FDE) to 'sy_reg[13]'
INFO: [Synth 8-3886] merging instance 'sy_reg[13]' (FDE) to 'sy_reg[14]'
INFO: [Synth 8-3886] merging instance 'sy_reg[14]' (FDE) to 'sy_reg[15]'
INFO: [Synth 8-3886] merging instance 'sy_reg[15]' (FDE) to 'sy_reg[16]'
INFO: [Synth 8-3886] merging instance 'sy_reg[16]' (FDE) to 'sy_reg[17]'
INFO: [Synth 8-3886] merging instance 'sy_reg[17]' (FDE) to 'sy_reg[18]'
INFO: [Synth 8-3886] merging instance 'sy_reg[18]' (FDE) to 'sy_reg[19]'
INFO: [Synth 8-3886] merging instance 'sy_reg[19]' (FDE) to 'sy_reg[20]'
INFO: [Synth 8-3886] merging instance 'sy_reg[20]' (FDE) to 'sy_reg[21]'
INFO: [Synth 8-3886] merging instance 'sy_reg[21]' (FDE) to 'sy_reg[22]'
INFO: [Synth 8-3886] merging instance 'sy_reg[22]' (FDE) to 'sy_reg[23]'
INFO: [Synth 8-3886] merging instance 'sy_reg[23]' (FDE) to 'sy_reg[24]'
INFO: [Synth 8-3886] merging instance 'sy_reg[24]' (FDE) to 'sy_reg[25]'
INFO: [Synth 8-3886] merging instance 'sy_reg[25]' (FDE) to 'sy_reg[26]'
INFO: [Synth 8-3886] merging instance 'sy_reg[26]' (FDE) to 'sy_reg[27]'
INFO: [Synth 8-3886] merging instance 'sy_reg[27]' (FDE) to 'sy_reg[28]'
INFO: [Synth 8-3886] merging instance 'sy_reg[28]' (FDE) to 'sy_reg[29]'
INFO: [Synth 8-3886] merging instance 'sy_reg[29]' (FDE) to 'sy_reg[30]'
INFO: [Synth 8-3886] merging instance 'sy_reg[30]' (FDE) to 'sy_reg[31]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\sx_reg[0] )
INFO: [Synth 8-3886] merging instance 'sx_reg[1]' (FDE) to 'sx_reg[2]'
INFO: [Synth 8-3886] merging instance 'sx_reg[2]' (FDE) to 'sx_reg[3]'
INFO: [Synth 8-3886] merging instance 'sx_reg[3]' (FDE) to 'sx_reg[4]'
INFO: [Synth 8-3886] merging instance 'sx_reg[4]' (FDE) to 'sx_reg[5]'
INFO: [Synth 8-3886] merging instance 'sx_reg[5]' (FDE) to 'sx_reg[6]'
INFO: [Synth 8-3886] merging instance 'sx_reg[6]' (FDE) to 'sx_reg[7]'
INFO: [Synth 8-3886] merging instance 'sx_reg[7]' (FDE) to 'sx_reg[8]'
INFO: [Synth 8-3886] merging instance 'sx_reg[8]' (FDE) to 'sx_reg[9]'
INFO: [Synth 8-3886] merging instance 'sx_reg[9]' (FDE) to 'sx_reg[10]'
INFO: [Synth 8-3886] merging instance 'sx_reg[10]' (FDE) to 'sx_reg[11]'
INFO: [Synth 8-3886] merging instance 'sx_reg[11]' (FDE) to 'sx_reg[12]'
INFO: [Synth 8-3886] merging instance 'sx_reg[12]' (FDE) to 'sx_reg[13]'
INFO: [Synth 8-3886] merging instance 'sx_reg[13]' (FDE) to 'sx_reg[14]'
INFO: [Synth 8-3886] merging instance 'sx_reg[14]' (FDE) to 'sx_reg[15]'
INFO: [Synth 8-3886] merging instance 'sx_reg[15]' (FDE) to 'sx_reg[16]'
INFO: [Synth 8-3886] merging instance 'sx_reg[16]' (FDE) to 'sx_reg[17]'
INFO: [Synth 8-3886] merging instance 'sx_reg[17]' (FDE) to 'sx_reg[18]'
INFO: [Synth 8-3886] merging instance 'sx_reg[18]' (FDE) to 'sx_reg[19]'
INFO: [Synth 8-3886] merging instance 'sx_reg[19]' (FDE) to 'sx_reg[20]'
INFO: [Synth 8-3886] merging instance 'sx_reg[20]' (FDE) to 'sx_reg[21]'
INFO: [Synth 8-3886] merging instance 'sx_reg[21]' (FDE) to 'sx_reg[22]'
INFO: [Synth 8-3886] merging instance 'sx_reg[22]' (FDE) to 'sx_reg[23]'
INFO: [Synth 8-3886] merging instance 'sx_reg[23]' (FDE) to 'sx_reg[24]'
INFO: [Synth 8-3886] merging instance 'sx_reg[24]' (FDE) to 'sx_reg[25]'
INFO: [Synth 8-3886] merging instance 'sx_reg[25]' (FDE) to 'sx_reg[26]'
INFO: [Synth 8-3886] merging instance 'sx_reg[26]' (FDE) to 'sx_reg[27]'
INFO: [Synth 8-3886] merging instance 'sx_reg[27]' (FDE) to 'sx_reg[28]'
INFO: [Synth 8-3886] merging instance 'sx_reg[28]' (FDE) to 'sx_reg[29]'
INFO: [Synth 8-3886] merging instance 'sx_reg[29]' (FDE) to 'sx_reg[30]'
INFO: [Synth 8-3886] merging instance 'sx_reg[30]' (FDE) to 'sx_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\e2_reg[0] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:27 . Memory (MB): peak = 709.539 ; gain = 413.250
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:28 . Memory (MB): peak = 709.539 ; gain = 413.250
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:28 . Memory (MB): peak = 709.539 ; gain = 413.250
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:21 ; elapsed = 00:00:31 . Memory (MB): peak = 709.539 ; gain = 413.250
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:21 ; elapsed = 00:00:31 . Memory (MB): peak = 709.539 ; gain = 413.250
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:21 ; elapsed = 00:00:31 . Memory (MB): peak = 709.539 ; gain = 413.250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:21 ; elapsed = 00:00:31 . Memory (MB): peak = 709.539 ; gain = 413.250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:31 . Memory (MB): peak = 709.539 ; gain = 413.250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:21 ; elapsed = 00:00:31 . Memory (MB): peak = 709.539 ; gain = 413.250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |   112|
|3     |LUT1   |    64|
|4     |LUT2   |   254|
|5     |LUT3   |    96|
|6     |LUT4   |   248|
|7     |LUT5   |    33|
|8     |LUT6   |    27|
|9     |FDRE   |   292|
|10    |FDSE   |    95|
|11    |IBUF   |   130|
|12    |OBUF   |    65|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |  1417|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:21 ; elapsed = 00:00:31 . Memory (MB): peak = 709.539 ; gain = 413.250
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:31 . Memory (MB): peak = 709.539 ; gain = 413.250
Synthesis Optimization Complete : Time (s): cpu = 00:00:21 ; elapsed = 00:00:31 . Memory (MB): peak = 709.539 ; gain = 413.250
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 112 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
WARNING: [Netlist 29-101] Netlist 'Bresenham' is not ideal for floorplanning, since the cellview 'Bresenham' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 812.652 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
76 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:45 . Memory (MB): peak = 812.652 ; gain = 516.363
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 812.652 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/Documenten/UAsem3/DigitaleElektronica/Digitale_elektronica/project_Bresenham/project_Bresenham.runs/synth_1/Bresenham.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Bresenham_utilization_synth.rpt -pb Bresenham_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Oct 23 15:40:57 2019...
