OpenROAD 41a51eaf4ca2171c92ff38afb91eb37bbd3f36da 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO]: Reading ODB at '/openlane/designs/simproc_system/runs/RUN_2025.11.09_18.29.08/tmp/routing/22-fill.odb'…
define_corners Typical
read_liberty -corner Typical /home/zerotoasic/asic_tools/pdk/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
Using 1e-12 for capacitance...
Using 1e+03 for resistance...
Using 1e-09 for time...
Using 1e+00 for voltage...
Using 1e-03 for current...
Using 1e-09 for power...
Using 1e-06 for distance...
Reading design constraints file at '/openlane/designs/simproc_system/runs/RUN_2025.11.09_18.29.08/tmp/17-simproc_system.sdc'…
[INFO ORD-0030] Using 2 thread(s).
[INFO DRT-0149] Reading tech and libs.

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       25
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   simproc_system
Die area:                 ( 0 0 ) ( 806675 817395 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     80036
Number of terminals:      50
Number of snets:          2
Number of nets:           15867

[INFO DRT-0167] List of default vias:
  Layer mcon
    default via: L1M1_PR
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
  Complete 10000 instances.
  Complete 20000 instances.
  Complete 30000 instances.
  Complete 40000 instances.
  Complete 50000 instances.
  Complete 60000 instances.
  Complete 70000 instances.
  Complete 80000 instances.
[INFO DRT-0164] Number of unique instances = 257.
[INFO DRT-0168] Init region query.
[INFO DRT-0018]   Complete 10000 insts.
[INFO DRT-0018]   Complete 20000 insts.
[INFO DRT-0018]   Complete 30000 insts.
[INFO DRT-0018]   Complete 40000 insts.
[INFO DRT-0018]   Complete 50000 insts.
[INFO DRT-0018]   Complete 60000 insts.
[INFO DRT-0018]   Complete 70000 insts.
[INFO DRT-0018]   Complete 80000 insts.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 815396.
[INFO DRT-0033] mcon shape region query size = 987763.
[INFO DRT-0033] met1 shape region query size = 195055.
[INFO DRT-0033] via shape region query size = 8790.
[INFO DRT-0033] met2 shape region query size = 5300.
[INFO DRT-0033] via2 shape region query size = 7032.
[INFO DRT-0033] met3 shape region query size = 5296.
[INFO DRT-0033] via3 shape region query size = 7032.
[INFO DRT-0033] met4 shape region query size = 1854.
[INFO DRT-0033] via4 shape region query size = 72.
[INFO DRT-0033] met5 shape region query size = 96.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 100 pins.
[INFO DRT-0076]   Complete 200 pins.
[INFO DRT-0076]   Complete 300 pins.
[INFO DRT-0076]   Complete 400 pins.
[INFO DRT-0076]   Complete 500 pins.
[INFO DRT-0076]   Complete 600 pins.
[INFO DRT-0076]   Complete 700 pins.
[INFO DRT-0076]   Complete 800 pins.
[INFO DRT-0076]   Complete 900 pins.
[INFO DRT-0078]   Complete 983 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0081]   Complete 239 unique inst patterns.
[INFO DRT-0082]   Complete 1000 groups.
[INFO DRT-0082]   Complete 2000 groups.
[INFO DRT-0082]   Complete 3000 groups.
[INFO DRT-0082]   Complete 4000 groups.
[INFO DRT-0082]   Complete 5000 groups.
[INFO DRT-0082]   Complete 6000 groups.
[INFO DRT-0082]   Complete 7000 groups.
[INFO DRT-0082]   Complete 8000 groups.
[INFO DRT-0082]   Complete 9000 groups.
[INFO DRT-0083]   Complete 10000 groups.
[INFO DRT-0084]   Complete 17525 groups.
#scanned instances     = 80036
#unique  instances     = 257
#stdCellGenAp          = 7349
#stdCellValidPlanarAp  = 57
#stdCellValidViaAp     = 5692
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 54651
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:25, elapsed time = 00:00:13, memory = 421.23 (MB), peak = 440.14 (MB)
[INFO DRT-0156] guideIn read 100000 guides.

Number of guides:     184624

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 116 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 118 STEP 6900 ;
[INFO DRT-0026]   Complete 10000 origin guides.
[INFO DRT-0026]   Complete 20000 origin guides.
[INFO DRT-0026]   Complete 30000 origin guides.
[INFO DRT-0026]   Complete 40000 origin guides.
[INFO DRT-0026]   Complete 50000 origin guides.
[INFO DRT-0026]   Complete 60000 origin guides.
[INFO DRT-0026]   Complete 70000 origin guides.
[INFO DRT-0026]   Complete 80000 origin guides.
[INFO DRT-0026]   Complete 90000 origin guides.
[INFO DRT-0027]   Complete 100000 origin guides.
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
  complete 10000 nets.
[INFO DRT-0178] Init guide query.
[INFO DRT-0029]   Complete 10000 nets (guide).
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 48806.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 44353.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 30276.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 8669.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 3588.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 502.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 82670 vertical wires in 3 frboxes and 53524 horizontal wires in 3 frboxes.
[INFO DRT-0186] Done with 13170 vertical wires in 3 frboxes and 17087 horizontal wires in 3 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:10, elapsed time = 00:00:05, memory = 607.49 (MB), peak = 754.24 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 607.49 (MB), peak = 754.24 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:09, memory = 1041.24 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:37, memory = 1698.21 (MB).
    Completing 30% with 4896 violations.
    elapsed time = 00:00:49, memory = 1358.38 (MB).
    Completing 40% with 4896 violations.
    elapsed time = 00:01:09, memory = 1711.12 (MB).
    Completing 50% with 4896 violations.
    elapsed time = 00:01:36, memory = 2076.57 (MB).
    Completing 60% with 9603 violations.
    elapsed time = 00:01:46, memory = 2068.18 (MB).
    Completing 70% with 9603 violations.
    elapsed time = 00:02:09, memory = 2068.80 (MB).
    Completing 80% with 13399 violations.
    elapsed time = 00:02:26, memory = 1381.01 (MB).
    Completing 90% with 13399 violations.
    elapsed time = 00:02:49, memory = 1747.63 (MB).
    Completing 100% with 17273 violations.
    elapsed time = 00:03:12, memory = 1316.73 (MB).
[INFO DRT-0199]   Number of violations = 23887.
Viol/Layer         li1   mcon   met1    via   met2   met3   met4   via4   met5
Cut Spacing          0     60      0      1      0      0      0      1      0
Metal Spacing       99      0   1666      0    547    214    118      0      9
Min Hole             0      0      4      0      0      0      0      0      0
Min Width            0      0      0      0      0      0      0      0      2
NS Metal             2      0      0      0      0      0      0      0      0
Recheck              3      0   3553      0   2068    621    337      0     32
Short                0      0  11236      4   2783    455     65      5      2
[INFO DRT-0267] cpu time = 00:06:21, elapsed time = 00:03:12, memory = 1385.61 (MB), peak = 2124.70 (MB)
Total wire length = 1698352 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 543260 um.
Total wire length on LAYER met2 = 593336 um.
Total wire length on LAYER met3 = 337030 um.
Total wire length on LAYER met4 = 189912 um.
Total wire length on LAYER met5 = 34812 um.
Total number of vias = 151609.
Up-via summary (total 151609):.

-------------------------
 FR_MASTERSLICE         0
            li1     56475
           met1     77375
           met2     11604
           met3      5468
           met4       687
-------------------------
                   151609


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 23887 violations.
    elapsed time = 00:00:09, memory = 1606.80 (MB).
    Completing 20% with 23887 violations.
    elapsed time = 00:00:37, memory = 1963.05 (MB).
    Completing 30% with 21089 violations.
    elapsed time = 00:00:45, memory = 1844.98 (MB).
    Completing 40% with 21089 violations.
    elapsed time = 00:01:04, memory = 1845.35 (MB).
    Completing 50% with 21089 violations.
    elapsed time = 00:01:25, memory = 2029.64 (MB).
    Completing 60% with 17852 violations.
    elapsed time = 00:01:34, memory = 1589.64 (MB).
    Completing 70% with 17852 violations.
    elapsed time = 00:02:01, memory = 2006.27 (MB).
    Completing 80% with 14554 violations.
    elapsed time = 00:02:15, memory = 1502.26 (MB).
    Completing 90% with 14554 violations.
    elapsed time = 00:02:34, memory = 1865.88 (MB).
    Completing 100% with 11521 violations.
    elapsed time = 00:02:53, memory = 2130.06 (MB).
[INFO DRT-0199]   Number of violations = 14717.
Viol/Layer        mcon   met1    via   met2   met3   met4
Cut Spacing          7      0      0      0      0      0
Metal Spacing        0   1021      0    317     84     27
Min Hole             0      1      0      0      0      0
Recheck              0      0      0      0   2977    219
Short                0   8369      3   1523    117     52
[INFO DRT-0267] cpu time = 00:05:44, elapsed time = 00:02:54, memory = 2130.31 (MB), peak = 2239.27 (MB)
Total wire length = 1692405 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 541589 um.
Total wire length on LAYER met2 = 591853 um.
Total wire length on LAYER met3 = 336629 um.
Total wire length on LAYER met4 = 188855 um.
Total wire length on LAYER met5 = 33478 um.
Total number of vias = 151575.
Up-via summary (total 151575):.

-------------------------
 FR_MASTERSLICE         0
            li1     56469
           met1     77646
           met2     11612
           met3      5270
           met4       578
-------------------------
                   151575


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 14717 violations.
    elapsed time = 00:00:08, memory = 2130.56 (MB).
    Completing 20% with 14717 violations.
    elapsed time = 00:00:30, memory = 2131.43 (MB).
    Completing 30% with 13763 violations.
    elapsed time = 00:00:39, memory = 1447.09 (MB).
    Completing 40% with 13763 violations.
    elapsed time = 00:01:00, memory = 1806.80 (MB).
    Completing 50% with 13763 violations.
    elapsed time = 00:01:17, memory = 2013.71 (MB).
    Completing 60% with 12744 violations.
    elapsed time = 00:01:30, memory = 1631.17 (MB).
    Completing 70% with 12744 violations.
    elapsed time = 00:01:51, memory = 1944.55 (MB).
    Completing 80% with 11762 violations.
    elapsed time = 00:01:59, memory = 1492.64 (MB).
    Completing 90% with 11762 violations.
    elapsed time = 00:02:22, memory = 1833.56 (MB).
    Completing 100% with 10979 violations.
    elapsed time = 00:02:36, memory = 1367.36 (MB).
[INFO DRT-0199]   Number of violations = 15360.
Viol/Layer        mcon   met1   met2   met3   met4
Cut Spacing         12      0      0      0      0
Metal Spacing        0   1051    330     79     28
Recheck              0    234      0   2792   1355
Short                0   8008   1309    107     55
[INFO DRT-0267] cpu time = 00:05:10, elapsed time = 00:02:38, memory = 1434.73 (MB), peak = 2239.27 (MB)
Total wire length = 1689288 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 541196 um.
Total wire length on LAYER met2 = 590692 um.
Total wire length on LAYER met3 = 336131 um.
Total wire length on LAYER met4 = 188398 um.
Total wire length on LAYER met5 = 32869 um.
Total number of vias = 151072.
Up-via summary (total 151072):.

-------------------------
 FR_MASTERSLICE         0
            li1     56468
           met1     77233
           met2     11657
           met3      5173
           met4       541
-------------------------
                   151072


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 15360 violations.
    elapsed time = 00:00:09, memory = 1604.70 (MB).
    Completing 20% with 15360 violations.
    elapsed time = 00:00:39, memory = 1917.82 (MB).
    Completing 30% with 10678 violations.
    elapsed time = 00:00:51, memory = 1408.05 (MB).
    Completing 40% with 10678 violations.
    elapsed time = 00:01:08, memory = 1763.81 (MB).
    Completing 50% with 10678 violations.
    elapsed time = 00:01:36, memory = 2189.17 (MB).
    Completing 60% with 8304 violations.
    elapsed time = 00:01:43, memory = 1586.63 (MB).
    Completing 70% with 8304 violations.
    elapsed time = 00:02:06, memory = 1876.06 (MB).
    Completing 80% with 5045 violations.
    elapsed time = 00:02:17, memory = 1424.88 (MB).
    Completing 90% with 5045 violations.
    elapsed time = 00:02:39, memory = 1671.31 (MB).
    Completing 100% with 2392 violations.
    elapsed time = 00:02:58, memory = 1367.35 (MB).
[INFO DRT-0199]   Number of violations = 2392.
Viol/Layer        mcon   met1    via   met2   met3   met4
Cut Spacing          1      0      2      0      0      0
Metal Spacing        0    375      0    141     46      5
Short                0   1453      0    335     33      1
[INFO DRT-0267] cpu time = 00:05:52, elapsed time = 00:02:58, memory = 1417.97 (MB), peak = 2239.27 (MB)
Total wire length = 1690570 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 520425 um.
Total wire length on LAYER met2 = 589133 um.
Total wire length on LAYER met3 = 355884 um.
Total wire length on LAYER met4 = 192366 um.
Total wire length on LAYER met5 = 32760 um.
Total number of vias = 157635.
Up-via summary (total 157635):.

-------------------------
 FR_MASTERSLICE         0
            li1     56468
           met1     80900
           met2     14164
           met3      5563
           met4       540
-------------------------
                   157635


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 2392 violations.
    elapsed time = 00:00:00, memory = 1446.72 (MB).
    Completing 20% with 2392 violations.
    elapsed time = 00:00:09, memory = 1722.66 (MB).
    Completing 30% with 1817 violations.
    elapsed time = 00:00:11, memory = 1373.43 (MB).
    Completing 40% with 1817 violations.
    elapsed time = 00:00:15, memory = 1514.06 (MB).
    Completing 50% with 1817 violations.
    elapsed time = 00:00:21, memory = 1650.18 (MB).
    Completing 60% with 1386 violations.
    elapsed time = 00:00:22, memory = 1442.26 (MB).
    Completing 70% with 1386 violations.
    elapsed time = 00:00:31, memory = 1619.89 (MB).
    Completing 80% with 972 violations.
    elapsed time = 00:00:34, memory = 1424.52 (MB).
    Completing 90% with 972 violations.
    elapsed time = 00:00:38, memory = 1555.02 (MB).
    Completing 100% with 281 violations.
    elapsed time = 00:00:42, memory = 1373.41 (MB).
[INFO DRT-0199]   Number of violations = 281.
Viol/Layer        mcon   met1   met2   met3   met4
Cut Spacing          1      0      0      0      0
Metal Spacing        0     57     36      9      1
Short                0    135     42      0      0
[INFO DRT-0267] cpu time = 00:01:23, elapsed time = 00:00:42, memory = 1390.79 (MB), peak = 2239.27 (MB)
Total wire length = 1690309 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 518851 um.
Total wire length on LAYER met2 = 588679 um.
Total wire length on LAYER met3 = 357248 um.
Total wire length on LAYER met4 = 192794 um.
Total wire length on LAYER met5 = 32735 um.
Total number of vias = 157866.
Up-via summary (total 157866):.

-------------------------
 FR_MASTERSLICE         0
            li1     56468
           met1     81008
           met2     14288
           met3      5563
           met4       539
-------------------------
                   157866


[INFO DRT-0195] Start 5th optimization iteration.
    Completing 10% with 281 violations.
    elapsed time = 00:00:00, memory = 1390.79 (MB).
    Completing 20% with 281 violations.
    elapsed time = 00:00:01, memory = 1495.41 (MB).
    Completing 30% with 256 violations.
    elapsed time = 00:00:01, memory = 1373.46 (MB).
    Completing 40% with 256 violations.
    elapsed time = 00:00:02, memory = 1485.09 (MB).
    Completing 50% with 256 violations.
    elapsed time = 00:00:03, memory = 1485.09 (MB).
    Completing 60% with 231 violations.
    elapsed time = 00:00:04, memory = 1373.41 (MB).
    Completing 70% with 231 violations.
    elapsed time = 00:00:07, memory = 1455.16 (MB).
    Completing 80% with 68 violations.
    elapsed time = 00:00:09, memory = 1374.49 (MB).
    Completing 90% with 68 violations.
    elapsed time = 00:00:11, memory = 1543.11 (MB).
    Completing 100% with 43 violations.
    elapsed time = 00:00:12, memory = 1373.46 (MB).
[INFO DRT-0199]   Number of violations = 43.
Viol/Layer        met1   met2
Metal Spacing        9      6
Short               15     13
[INFO DRT-0267] cpu time = 00:00:21, elapsed time = 00:00:13, memory = 1376.46 (MB), peak = 2239.27 (MB)
Total wire length = 1690287 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 518784 um.
Total wire length on LAYER met2 = 588646 um.
Total wire length on LAYER met3 = 357264 um.
Total wire length on LAYER met4 = 192838 um.
Total wire length on LAYER met5 = 32754 um.
Total number of vias = 157865.
Up-via summary (total 157865):.

-------------------------
 FR_MASTERSLICE         0
            li1     56468
           met1     81020
           met2     14279
           met3      5559
           met4       539
-------------------------
                   157865


[INFO DRT-0195] Start 6th optimization iteration.
    Completing 10% with 43 violations.
    elapsed time = 00:00:00, memory = 1376.46 (MB).
    Completing 20% with 43 violations.
    elapsed time = 00:00:00, memory = 1376.46 (MB).
    Completing 30% with 42 violations.
    elapsed time = 00:00:00, memory = 1376.46 (MB).
    Completing 40% with 42 violations.
    elapsed time = 00:00:00, memory = 1376.46 (MB).
    Completing 50% with 42 violations.
    elapsed time = 00:00:00, memory = 1376.46 (MB).
    Completing 60% with 24 violations.
    elapsed time = 00:00:01, memory = 1376.46 (MB).
    Completing 70% with 24 violations.
    elapsed time = 00:00:01, memory = 1376.46 (MB).
    Completing 80% with 24 violations.
    elapsed time = 00:00:01, memory = 1376.46 (MB).
    Completing 90% with 24 violations.
    elapsed time = 00:00:03, memory = 1449.83 (MB).
    Completing 100% with 24 violations.
    elapsed time = 00:00:04, memory = 1374.30 (MB).
[INFO DRT-0199]   Number of violations = 24.
Viol/Layer        met1   met2
Metal Spacing        8      4
Short                7      5
[INFO DRT-0267] cpu time = 00:00:06, elapsed time = 00:00:04, memory = 1374.30 (MB), peak = 2239.27 (MB)
Total wire length = 1690295 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 518788 um.
Total wire length on LAYER met2 = 588643 um.
Total wire length on LAYER met3 = 357272 um.
Total wire length on LAYER met4 = 192837 um.
Total wire length on LAYER met5 = 32754 um.
Total number of vias = 157859.
Up-via summary (total 157859):.

-------------------------
 FR_MASTERSLICE         0
            li1     56468
           met1     81009
           met2     14282
           met3      5561
           met4       539
-------------------------
                   157859


[INFO DRT-0195] Start 7th optimization iteration.
    Completing 10% with 24 violations.
    elapsed time = 00:00:00, memory = 1374.30 (MB).
    Completing 20% with 24 violations.
    elapsed time = 00:00:00, memory = 1374.30 (MB).
    Completing 30% with 24 violations.
    elapsed time = 00:00:00, memory = 1374.30 (MB).
    Completing 40% with 24 violations.
    elapsed time = 00:00:00, memory = 1374.30 (MB).
    Completing 50% with 24 violations.
    elapsed time = 00:00:02, memory = 1426.74 (MB).
    Completing 60% with 23 violations.
    elapsed time = 00:00:02, memory = 1374.14 (MB).
    Completing 70% with 23 violations.
    elapsed time = 00:00:02, memory = 1374.14 (MB).
    Completing 80% with 23 violations.
    elapsed time = 00:00:04, memory = 1374.23 (MB).
    Completing 90% with 23 violations.
    elapsed time = 00:00:05, memory = 1429.11 (MB).
    Completing 100% with 19 violations.
    elapsed time = 00:00:08, memory = 1374.23 (MB).
[INFO DRT-0199]   Number of violations = 19.
Viol/Layer        met1   met2
Metal Spacing        5      4
Short                5      5
[INFO DRT-0267] cpu time = 00:00:09, elapsed time = 00:00:08, memory = 1374.23 (MB), peak = 2239.27 (MB)
Total wire length = 1690299 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 518771 um.
Total wire length on LAYER met2 = 588663 um.
Total wire length on LAYER met3 = 357276 um.
Total wire length on LAYER met4 = 192833 um.
Total wire length on LAYER met5 = 32754 um.
Total number of vias = 157869.
Up-via summary (total 157869):.

-------------------------
 FR_MASTERSLICE         0
            li1     56468
           met1     81016
           met2     14287
           met3      5559
           met4       539
-------------------------
                   157869


[INFO DRT-0195] Start 8th optimization iteration.
    Completing 10% with 19 violations.
    elapsed time = 00:00:00, memory = 1374.23 (MB).
    Completing 20% with 19 violations.
    elapsed time = 00:00:00, memory = 1374.23 (MB).
    Completing 30% with 19 violations.
    elapsed time = 00:00:00, memory = 1374.23 (MB).
    Completing 40% with 19 violations.
    elapsed time = 00:00:00, memory = 1374.23 (MB).
    Completing 50% with 19 violations.
    elapsed time = 00:00:01, memory = 1450.48 (MB).
    Completing 60% with 18 violations.
    elapsed time = 00:00:01, memory = 1374.33 (MB).
    Completing 70% with 18 violations.
    elapsed time = 00:00:01, memory = 1374.33 (MB).
    Completing 80% with 18 violations.
    elapsed time = 00:00:01, memory = 1374.33 (MB).
    Completing 90% with 18 violations.
    elapsed time = 00:00:01, memory = 1466.83 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:02, memory = 1374.54 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:03, elapsed time = 00:00:02, memory = 1374.54 (MB), peak = 2239.27 (MB)
Total wire length = 1690240 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 518801 um.
Total wire length on LAYER met2 = 588624 um.
Total wire length on LAYER met3 = 357230 um.
Total wire length on LAYER met4 = 192829 um.
Total wire length on LAYER met5 = 32754 um.
Total number of vias = 157856.
Up-via summary (total 157856):.

-------------------------
 FR_MASTERSLICE         0
            li1     56468
           met1     81011
           met2     14280
           met3      5558
           met4       539
-------------------------
                   157856


[INFO DRT-0198] Complete detail routing.
Total wire length = 1690240 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 518801 um.
Total wire length on LAYER met2 = 588624 um.
Total wire length on LAYER met3 = 357230 um.
Total wire length on LAYER met4 = 192829 um.
Total wire length on LAYER met5 = 32754 um.
Total number of vias = 157856.
Up-via summary (total 157856):.

-------------------------
 FR_MASTERSLICE         0
            li1     56468
           met1     81011
           met2     14280
           met3      5558
           met4       539
-------------------------
                   157856


[INFO DRT-0267] cpu time = 00:25:13, elapsed time = 00:12:55, memory = 1374.54 (MB), peak = 2239.27 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cells…
Writing OpenROAD database to '/openlane/designs/simproc_system/runs/RUN_2025.11.09_18.29.08/results/routing/simproc_system.odb'…
Writing netlist to '/openlane/designs/simproc_system/runs/RUN_2025.11.09_18.29.08/results/routing/simproc_system.nl.v'…
Writing powered netlist to '/openlane/designs/simproc_system/runs/RUN_2025.11.09_18.29.08/results/routing/simproc_system.pnl.v'…
Writing layout to '/openlane/designs/simproc_system/runs/RUN_2025.11.09_18.29.08/results/routing/simproc_system.def'…
