{"related:KeGrXhFyrnEJ:scholar.google.com/&scioq=architecture+and+design&hl=en&as_sdt=0,5":[{"title":"A generic architecture for on-chip packet-switched interconnections","url":"https://link.springer.com/chapter/10.1007/978-1-4020-6488-3_9","authors":["P Guerrier","P Guerrier A Greiner"],"year":2008,"numCitations":1260,"pdf":"http://www.egr.unlv.edu/~meiyang/ecg702/proj/agenericarchitectureforonchippacketswitchedinterconnections.pdf","citationUrl":"http://scholar.google.com/scholar?cites=8191610191161844009&as_sdt=2005&sciodt=0,5&hl=en&scioq=architecture+and+design","relatedUrl":"http://scholar.google.com/scholar?q=related:KeGrXhFyrnEJ:scholar.google.com/&scioq=architecture+and+design&hl=en&as_sdt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=8191610191161844009&hl=en&as_sdt=0,5&scioq=architecture+and+design","publication":"Springer","p":1,"exp":1596362154152},{"title":"A network on chip architecture and design methodology","url":"https://ieeexplore.ieee.org/abstract/document/1016885/","authors":["S Kumar","S Kumar A Jantsch","S Kumar A Jantsch JP Soininen…"],"year":2002,"numCitations":1616,"pdf":"http://www.academia.edu/download/49942898/A_Network_on_Chip_Architecture_and_Desig20161028-5488-htvhl8.pdf","citationUrl":"http://scholar.google.com/scholar?cites=3065188286008466465&as_sdt=2005&sciodt=0,5&hl=en&scioq=architecture+and+design","relatedUrl":"http://scholar.google.com/scholar?q=related:IRw5jYG8iSoJ:scholar.google.com/&scioq=architecture+and+design&hl=en&as_sdt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=3065188286008466465&hl=en&as_sdt=0,5&scioq=architecture+and+design","publication":"ieeexplore.ieee.org"},{"title":"Route packets, not wires: on-chip inteconnection networks","url":"https://dl.acm.org/doi/abs/10.1145/378239.379048","authors":["WJ Dally","WJ Dally B Towles"],"year":2001,"numCitations":4208,"pdf":"http://www.liacs.leidenuniv.nl/~stefanovtp/courses/StudentenSeminarium/Papers/DT/RPNW.pdf","citationUrl":"http://scholar.google.com/scholar?cites=9712801218355401565&as_sdt=2005&sciodt=0,5&hl=en&scioq=architecture+and+design","relatedUrl":"http://scholar.google.com/scholar?q=related:XRMOWj_NyoYJ:scholar.google.com/&scioq=architecture+and+design&hl=en&as_sdt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=9712801218355401565&hl=en&as_sdt=0,5&scioq=architecture+and+design","publication":"dl.acm.org"},{"title":"An interconnect architecture for networking systems on chips","url":"https://ieeexplore.ieee.org/abstract/document/1044298/","authors":["F Karim","F Karim A Nguyen","F Karim A Nguyen S Dey"],"year":2002,"numCitations":406,"pdf":"http://gec.di.uminho.pt/DISCIP/MInf/ac0203/ICCA03/NetSOC1.pdf","citationUrl":"http://scholar.google.com/scholar?cites=4452198463263167365&as_sdt=2005&sciodt=0,5&hl=en&scioq=architecture+and+design","relatedUrl":"http://scholar.google.com/scholar?q=related:hVNX4OliyT0J:scholar.google.com/&scioq=architecture+and+design&hl=en&as_sdt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=4452198463263167365&hl=en&as_sdt=0,5&scioq=architecture+and+design","publication":"ieeexplore.ieee.org"},{"title":"Networks on chips: A new SoC paradigm","url":"https://ieeexplore.ieee.org/abstract/document/976921/","authors":["L Benini","L Benini G De Micheli"],"year":2002,"numCitations":4649,"pdf":"https://infoscience.epfl.ch/record/165542/files/00976921.pdf","citationUrl":"http://scholar.google.com/scholar?cites=11557091623274954702&as_sdt=2005&sciodt=0,5&hl=en&scioq=architecture+and+design","relatedUrl":"http://scholar.google.com/scholar?q=related:zj_yaZkJY6AJ:scholar.google.com/&scioq=architecture+and+design&hl=en&as_sdt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=11557091623274954702&hl=en&as_sdt=0,5&scioq=architecture+and+design","publication":"ieeexplore.ieee.org"},{"title":"Trade-offs in the design of a router with both guaranteed and best-effort services for networks on chip","url":"https://digital-library.theiet.org/content/journals/10.1049/ip-cdt_20030830","authors":["E Rijpkema","E Rijpkema K Goossens","E Rijpkema K Goossens A Rădulescu","E Rijpkema K Goossens A Rădulescu J Dielissen…"],"year":2003,"numCitations":666,"pdf":"http://citeseerx.ist.psu.edu/viewdoc/download?doi=10.1.1.58.245&rep=rep1&type=pdf","citationUrl":"http://scholar.google.com/scholar?cites=15692826714783131520&as_sdt=2005&sciodt=0,5&hl=en&scioq=architecture+and+design","relatedUrl":"http://scholar.google.com/scholar?q=related:gKdowMAeyNkJ:scholar.google.com/&scioq=architecture+and+design&hl=en&as_sdt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=15692826714783131520&hl=en&as_sdt=0,5&scioq=architecture+and+design","publication":"IET"},{"title":"QNoC: QoS architecture and design process for network on chip","url":"https://www.sciencedirect.com/science/article/pii/S1383762103001139","authors":["E Bolotin","E Bolotin I Cidon","E Bolotin I Cidon R Ginosar","E Bolotin I Cidon R Ginosar A Kolodny"],"year":2004,"numCitations":735,"pdf":"https://webee.technion.ac.il/Sites/People/bolotin/papers/QNoC.pdf","citationUrl":"http://scholar.google.com/scholar?cites=5574555171753480951&as_sdt=2005&sciodt=0,5&hl=en&scioq=architecture+and+design","relatedUrl":"http://scholar.google.com/scholar?q=related:99IuuWTMXE0J:scholar.google.com/&scioq=architecture+and+design&hl=en&as_sdt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=5574555171753480951&hl=en&as_sdt=0,5&scioq=architecture+and+design","publication":"Elsevier"},{"title":"Design of a switch for network on chip applications","url":"https://ieeexplore.ieee.org/abstract/document/1206235/","authors":["PP Pande","PP Pande C Grecu","PP Pande C Grecu A Ivanov…"],"year":2003,"numCitations":257,"pdf":"https://eecs.wsu.edu/~pande/Conference_Papers/ISCAS_2003.pdf","citationUrl":"http://scholar.google.com/scholar?cites=7939851441160092329&as_sdt=2005&sciodt=0,5&hl=en&scioq=architecture+and+design","relatedUrl":"http://scholar.google.com/scholar?q=related:qXq4j9EEMG4J:scholar.google.com/&scioq=architecture+and+design&hl=en&as_sdt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=7939851441160092329&hl=en&as_sdt=0,5&scioq=architecture+and+design","publication":"ieeexplore.ieee.org"},{"title":"Network on chip: An architecture for billion transistor era","url":"https://www.academia.edu/download/32403620/noc_billion.pdf","authors":["A Hemani","A Hemani A Jantsch","A Hemani A Jantsch S Kumar","A Hemani A Jantsch S Kumar A Postula…"],"year":2000,"numCitations":584,"pdf":"https://www.academia.edu/download/32403620/noc_billion.pdf","citationUrl":"http://scholar.google.com/scholar?cites=4860206585127420065&as_sdt=2005&sciodt=0,5&hl=en&scioq=architecture+and+design","relatedUrl":"http://scholar.google.com/scholar?q=related:ocCIgSPsckMJ:scholar.google.com/&scioq=architecture+and+design&hl=en&as_sdt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=4860206585127420065&hl=en&as_sdt=0,5&scioq=architecture+and+design","publication":"academia.edu"},{"title":"Performance evaluation and design trade-offs for network-on-chip interconnect architectures","url":"https://ieeexplore.ieee.org/abstract/document/1453503/","authors":["PP Pande","PP Pande C Grecu","PP Pande C Grecu M Jones…"],"year":2005,"numCitations":1019,"citationUrl":"http://scholar.google.com/scholar?cites=4525134365618265078&as_sdt=2005&sciodt=0,5&hl=en&scioq=architecture+and+design","relatedUrl":"http://scholar.google.com/scholar?q=related:9tuW97qBzD4J:scholar.google.com/&scioq=architecture+and+design&hl=en&as_sdt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=4525134365618265078&hl=en&as_sdt=0,5&scioq=architecture+and+design","publication":"ieeexplore.ieee.org"}]}