
---------- Begin Simulation Statistics ----------
host_inst_rate                                 122844                       # Simulator instruction rate (inst/s)
host_mem_usage                                 322708                       # Number of bytes of host memory used
host_seconds                                   162.81                       # Real time elapsed on the host
host_tick_rate                              606946977                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    20000008                       # Number of instructions simulated
sim_seconds                                  0.098816                       # Number of seconds simulated
sim_ticks                                 98816360000                       # Number of ticks simulated
system.cpu.dcache.ReadReq_accesses            4718740                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency 86013.948021                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency 84287.443819                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits                1806714                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency   250474853000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate          0.617119                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses              2912026                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits            331973                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency 217465988000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate     0.546767                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses         2580052                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses           1567315                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency 133581.884302                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency 137098.141394                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits                983010                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency   78052562907                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate         0.372806                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses              584305                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits            40030                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency  74619090907                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate     0.347266                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses         544275                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs 23940.193258                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets 42928.460624                       # average number of cycles each access was blocked
system.cpu.dcache.avg_refs                   1.274574                       # Average number of references to valid blocks.
system.cpu.dcache.blocked::no_mshrs            189746                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets           19339                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs   4542555910                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets    830193500                       # number of cycles access was blocked
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.demand_accesses             6286055                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency 93963.476544                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency 93487.358688                       # average overall mshr miss latency
system.cpu.dcache.demand_hits                 2789724                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency    328527415907                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate           0.556204                       # miss rate for demand accesses
system.cpu.dcache.demand_misses               3496331                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits             372003                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency 292085078907                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate      0.497025                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses          3124327                       # number of demand (read+write) MSHR misses
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.occ_%::0                   0.999752                       # Average percentage of cache occupancy
system.cpu.dcache.occ_%::1                  -0.001387                       # Average percentage of cache occupancy
system.cpu.dcache.occ_blocks::0           1023.746547                       # Average occupied blocks per context
system.cpu.dcache.occ_blocks::1             -1.419789                       # Average occupied blocks per context
system.cpu.dcache.overall_accesses            6286055                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency 93963.476544                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency 93487.358688                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_hits                2789724                       # number of overall hits
system.cpu.dcache.overall_miss_latency   328527415907                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate          0.556204                       # miss rate for overall accesses
system.cpu.dcache.overall_misses              3496331                       # number of overall misses
system.cpu.dcache.overall_mshr_hits            372003                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency 292085078907                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate     0.497025                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses         3124327                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.dcache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.dcache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.dcache.replacements                2599052                       # number of replacements
system.cpu.dcache.sampled_refs                2600076                       # Sample count of references to valid blocks.
system.cpu.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.dcache.tagsinuse               1023.036709                       # Cycle average of tags in use
system.cpu.dcache.total_refs                  3313988                       # Total number of references to valid blocks.
system.cpu.dcache.warmup_cycle           500957053000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks                   543830                       # number of writebacks
system.cpu.dtb.data_accesses                        1                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                            1                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                        1                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                            1                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.icache.ReadReq_accesses           13701497                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency 72363.281250                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency 69238.095238                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits               13701369                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency        9262500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate          0.000009                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses                  128                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits                 1                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency      8724000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses             126                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_refs               107884.795276                       # Average number of references to valid blocks.
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.demand_accesses            13701497                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency 72363.281250                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency 69238.095238                       # average overall mshr miss latency
system.cpu.icache.demand_hits                13701369                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency         9262500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate           0.000009                       # miss rate for demand accesses
system.cpu.icache.demand_misses                   128                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits                  1                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency      8724000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate      0.000009                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses              126                       # number of demand (read+write) MSHR misses
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.occ_%::0                   0.184663                       # Average percentage of cache occupancy
system.cpu.icache.occ_blocks::0             94.547400                       # Average occupied blocks per context
system.cpu.icache.overall_accesses           13701497                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency 72363.281250                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency 69238.095238                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.icache.overall_hits               13701369                       # number of overall hits
system.cpu.icache.overall_miss_latency        9262500                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate          0.000009                       # miss rate for overall accesses
system.cpu.icache.overall_misses                  128                       # number of overall misses
system.cpu.icache.overall_mshr_hits                 1                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency      8724000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate     0.000009                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses             126                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.icache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.icache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.sampled_refs                    127                       # Sample count of references to valid blocks.
system.cpu.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.icache.tagsinuse                 94.547400                       # Cycle average of tags in use
system.cpu.icache.total_refs                 13701369                       # Total number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks                        0                       # number of writebacks
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                       2                       # ITB accesses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_hits                           2                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                2                       # number of cpu cycles simulated
system.cpu.num_insts                                2                       # Number of instructions executed
system.cpu.num_refs                                 1                       # Number of memory references
system.cpu.workload.PROG:num_syscalls               0                       # Number of system calls
system.l2.HardPFReq_avg_mshr_miss_latency 80082.916879                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency    110799039979                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate                inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses               1383554                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_accesses                    20024                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency     85902.848723                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency 118353.415196                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits                        14934                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency            437245500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate                0.254195                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses                       5090                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_hits                    2484                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_miss_latency       308429000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate           0.130144                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses                  2606                       # number of ReadExReq MSHR misses
system.l2.ReadReq_accesses                    2580180                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_avg_miss_latency       170282.522135                       # average ReadReq miss latency
system.l2.ReadReq_avg_mshr_miss_latency  158645.901955                       # average ReadReq mshr miss latency
system.l2.ReadReq_hits                        1408601                       # number of ReadReq hits
system.l2.ReadReq_miss_latency           199499427000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_rate                  0.454069                       # miss rate for ReadReq accesses
system.l2.ReadReq_misses                      1171579                       # number of ReadReq misses
system.l2.ReadReq_mshr_hits                     39159                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_miss_latency      179653475000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate             0.438891                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_misses                 1132418                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_accesses                  524252                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_avg_miss_latency    139011.972832                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency 123772.689052                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_miss_latency         72877304781                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_rate                      1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_misses                    524252                       # number of UpgradeReq misses
system.l2.UpgradeReq_mshr_miss_latency    64888079781                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate                 1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses               524252                       # number of UpgradeReq MSHR misses
system.l2.Writeback_accesses                   543830                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_hits                       543830                       # number of Writeback hits
system.l2.avg_blocked_cycles::no_mshrs   13787.076271                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.l2.avg_refs                           0.763607                       # Average number of references to valid blocks.
system.l2.blocked::no_mshrs                       472                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs            6507500                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.demand_accesses                     2600204                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency        169917.515036                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency   158553.390942                       # average overall mshr miss latency
system.l2.demand_hits                         1423535                       # number of demand (read+write) hits
system.l2.demand_miss_latency            199936672500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate                   0.452529                       # miss rate for demand accesses
system.l2.demand_misses                       1176669                       # number of demand (read+write) misses
system.l2.demand_mshr_hits                      41643                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency       179961904000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate              0.436513                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses                  1135024                       # number of demand (read+write) MSHR misses
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.mshr_cap_events                           0                       # number of times MSHR cap was activated
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.occ_%::0                           0.584146                       # Average percentage of cache occupancy
system.l2.occ_%::1                           0.211132                       # Average percentage of cache occupancy
system.l2.occ_blocks::0                   9570.655213                       # Average occupied blocks per context
system.l2.occ_blocks::1                   3459.183376                       # Average occupied blocks per context
system.l2.overall_accesses                    2600204                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency       169917.515036                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency  115446.471771                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.l2.overall_hits                        1423535                       # number of overall hits
system.l2.overall_miss_latency           199936672500                       # number of overall miss cycles
system.l2.overall_miss_rate                  0.452529                       # miss rate for overall accesses
system.l2.overall_misses                      1176669                       # number of overall misses
system.l2.overall_mshr_hits                     41643                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency      290760943979                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate             0.968608                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses                 2518578                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.l2.prefetch_accuracy                  0.940965                       # ratio of good prefetches to total prefetches
system.l2.prefetch_hits                       1301876                       # number of prefetched blocks that were accessed
system.l2.prefetcher.num_hwpf_already_in_prefetcher      4409289                       # number of hwpf that were already in the prefetch queue
system.l2.prefetcher.num_hwpf_evicted         2669383                       # number of hwpf removed due to no buffer left
system.l2.prefetcher.num_hwpf_identified      9398199                       # number of hwpf identified
system.l2.prefetcher.num_hwpf_issued          1463851                       # number of hwpf issued
system.l2.prefetcher.num_hwpf_removed_MSHR_hit       855674                       # number of hwpf removed because MSHR allocated
system.l2.prefetcher.num_hwpf_span_page             0                       # number of hwpf spanning a virtual page
system.l2.prefetcher.num_hwpf_squashed_from_miss            0                       # number of hwpf that got squashed due to a miss aborting calculation time
system.l2.replacements                        2507122                       # number of replacements
system.l2.sampled_refs                        2518069                       # Sample count of references to valid blocks.
system.l2.soft_prefetch_mshr_full                   0                       # number of mshr full events for SW prefetching instrutions
system.l2.tagsinuse                      13029.838590                       # Cycle average of tags in use
system.l2.total_refs                          1922814                       # Total number of references to valid blocks.
system.l2.warmup_cycle                   501454272500                       # Cycle when the warmup percentage was hit.
system.l2.writebacks                           509912                       # number of writebacks
system.switch_cpus.dtb.data_accesses          2980716                       # DTB accesses
system.switch_cpus.dtb.data_acv                     0                       # DTB access violations
system.switch_cpus.dtb.data_hits              2962770                       # DTB hits
system.switch_cpus.dtb.data_misses              17946                       # DTB misses
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.read_accesses          2206932                       # DTB read accesses
system.switch_cpus.dtb.read_acv                     0                       # DTB read access violations
system.switch_cpus.dtb.read_hits              2189262                       # DTB read hits
system.switch_cpus.dtb.read_misses              17670                       # DTB read misses
system.switch_cpus.dtb.write_accesses          773784                       # DTB write accesses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_hits              773508                       # DTB write hits
system.switch_cpus.dtb.write_misses               276                       # DTB write misses
system.switch_cpus.idle_fraction                    1                       # Percentage of idle cycles
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.fetch_accesses        10017952                       # ITB accesses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_hits            10017948                       # ITB hits
system.switch_cpus.itb.fetch_misses                 4                       # ITB misses
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                0                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                119504775                       # number of cpu cycles simulated
system.switch_cpus.num_insts                 10000001                       # Number of instructions executed
system.switch_cpus.num_refs                   3733211                       # Number of memory references
system.switch_cpus_1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.BPredUnit.BTBHits        1432358                       # Number of BTB hits
system.switch_cpus_1.BPredUnit.BTBLookups      1565616                       # Number of BTB lookups
system.switch_cpus_1.BPredUnit.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus_1.BPredUnit.condIncorrect       150104                       # Number of conditional branches incorrect
system.switch_cpus_1.BPredUnit.condPredicted      1621852                       # Number of conditional branches predicted
system.switch_cpus_1.BPredUnit.lookups        1688846                       # Number of BP lookups
system.switch_cpus_1.BPredUnit.usedRAS          25184                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.commit.COM:branches      1112239                       # Number of branches committed
system.switch_cpus_1.commit.COM:bw_lim_events       466896                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.COM:bw_limited            0                       # number of insts not committed due to BW limits
system.switch_cpus_1.commit.COM:committed_per_cycle::samples     61262712                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::mean     0.166259                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::stdev     0.882520                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::0     57525962     93.90%     93.90% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::1      1805931      2.95%     96.85% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::2       699849      1.14%     97.99% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::3       244138      0.40%     98.39% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::4       298148      0.49%     98.88% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::5        56098      0.09%     98.97% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::6       120625      0.20%     99.16% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::7        45065      0.07%     99.24% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::8       466896      0.76%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::total     61262712                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:count        10185498                       # Number of instructions committed
system.switch_cpus_1.commit.COM:loads         3006543                       # Number of loads committed
system.switch_cpus_1.commit.COM:membars             0                       # Number of memory barriers committed
system.switch_cpus_1.commit.COM:refs          3800350                       # Number of memory references committed
system.switch_cpus_1.commit.COM:swp_count            0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.branchMispredicts       150095                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.commitCommittedInsts     10185498                       # The number of committed instructions
system.switch_cpus_1.commit.commitSquashedInsts      8009443                       # The number of squashed insts skipped by commit
system.switch_cpus_1.committedInsts          10000005                       # Number of Instructions Simulated
system.switch_cpus_1.committedInsts_total     10000005                       # Number of Instructions Simulated
system.switch_cpus_1.cpi                     7.812791                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               7.812791                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.DECODE:BlockedCycles     49195718                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DECODE:BranchMispred           10                       # Number of times decode detected a branch misprediction
system.switch_cpus_1.decode.DECODE:BranchResolved        41405                       # Number of times decode resolved a branch
system.switch_cpus_1.decode.DECODE:DecodedInsts     27056979                       # Number of instructions handled by decode
system.switch_cpus_1.decode.DECODE:IdleCycles      7571840                       # Number of cycles decode is idle
system.switch_cpus_1.decode.DECODE:RunCycles      4398165                       # Number of cycles decode is running
system.switch_cpus_1.decode.DECODE:SquashCycles      1347307                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.DECODE:SquashedInsts           42                       # Number of squashed instructions handled by decode
system.switch_cpus_1.decode.DECODE:UnblockCycles        96988                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.data_accesses        5044008                       # DTB accesses
system.switch_cpus_1.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.dtb.data_hits            4924749                       # DTB hits
system.switch_cpus_1.dtb.data_misses           119259                       # DTB misses
system.switch_cpus_1.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus_1.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus_1.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus_1.dtb.read_accesses        4028307                       # DTB read accesses
system.switch_cpus_1.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.dtb.read_hits            3911209                       # DTB read hits
system.switch_cpus_1.dtb.read_misses           117098                       # DTB read misses
system.switch_cpus_1.dtb.write_accesses       1015701                       # DTB write accesses
system.switch_cpus_1.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.dtb.write_hits           1013540                       # DTB write hits
system.switch_cpus_1.dtb.write_misses            2161                       # DTB write misses
system.switch_cpus_1.fetch.Branches           1688846                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines         3683547                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles             8283939                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes       186858                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts             27718134                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.SquashCycles        744547                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.021616                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles      3683547                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches      1457542                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              0.354779                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples     62610019                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     0.442711                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     1.697810                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0       58009639     92.65%     92.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1          74455      0.12%     92.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2         647874      1.03%     93.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3          91276      0.15%     93.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4         734491      1.17%     95.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5         123614      0.20%     95.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6         326496      0.52%     95.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7         258299      0.41%     96.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8        2343875      3.74%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total     62610019                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.idleCycles              15517926                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.EXEC:branches        1205759                       # Number of branches executed
system.switch_cpus_1.iew.EXEC:nop              255238                       # number of nop insts executed
system.switch_cpus_1.iew.EXEC:rate           0.177492                       # Inst execution rate
system.switch_cpus_1.iew.EXEC:refs            6701810                       # number of memory reference insts executed
system.switch_cpus_1.iew.EXEC:stores          1015701                       # Number of stores executed
system.switch_cpus_1.iew.EXEC:swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.WB:consumers         8239268                       # num instructions consuming a value
system.switch_cpus_1.iew.WB:count            12241535                       # cumulative count of insts written-back
system.switch_cpus_1.iew.WB:fanout           0.799960                       # average fanout of values written-back
system.switch_cpus_1.iew.WB:penalized               0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus_1.iew.WB:penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus_1.iew.WB:producers         6591087                       # num instructions producing a value
system.switch_cpus_1.iew.WB:rate             0.156686                       # insts written-back per cycle
system.switch_cpus_1.iew.WB:sent             12361817                       # cumulative count of insts sent to commit
system.switch_cpus_1.iew.branchMispredicts       150196                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.iewBlockCycles      40164690                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts      6483711                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts      2140392                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts      1793077                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts     18218224                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts      5686109                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts      1079824                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts     13867048                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents        45769                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents       197085                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles      1347307                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles       641263                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread.0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread.0.cacheBlocked      1453618                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread.0.forwLoads        53244                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread.0.ignoredResponses           42                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread.0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.memOrderViolation         8176                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread.0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread.0.squashedLoads      3477163                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread.0.squashedStores       999269                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents         8176                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect        20483                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect       129713                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.ipc                     0.127995                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.127995                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.ISSUE:FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntAlu      4912843     32.87%     32.87% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntMult            0      0.00%     32.87% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntDiv            0      0.00%     32.87% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatAdd      1402077      9.38%     42.25% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCmp       173624      1.16%     43.41% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCvt        37534      0.25%     43.66% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatMult      1397533      9.35%     53.01% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatDiv            9      0.00%     53.01% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatSqrt           14      0.00%     53.01% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemRead      5858264     39.19%     92.21% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemWrite      1164975      7.79%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::total     14946873                       # Type of FU issued
system.switch_cpus_1.iq.ISSUE:fu_busy_cnt       482757                       # FU busy when requested
system.switch_cpus_1.iq.ISSUE:fu_busy_rate     0.032298                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.ISSUE:fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntAlu           19      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntMult            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntDiv            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatAdd          506      0.10%      0.11% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCmp         1574      0.33%      0.43% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCvt            0      0.00%      0.43% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatMult       144862     30.01%     30.44% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatDiv            0      0.00%     30.44% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatSqrt            0      0.00%     30.44% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemRead       254270     52.67%     83.11% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemWrite        81526     16.89%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::samples     62610019                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::mean     0.238730                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::stdev     0.701646                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::0     52998964     84.65%     84.65% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::1      6820128     10.89%     95.54% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::2      1512606      2.42%     97.96% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::3       439821      0.70%     98.66% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::4       532077      0.85%     99.51% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::5       206284      0.33%     99.84% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::6        82516      0.13%     99.97% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::7        13738      0.02%     99.99% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::8         3885      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::total     62610019                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:rate           0.191313                       # Inst issue rate
system.switch_cpus_1.iq.iqInstsAdded         17962986                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued        14946873                       # Number of instructions issued
system.switch_cpus_1.iq.iqSquashedInstsExamined      7927255                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued       342900                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedOperandsExamined      7520980                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.itb.data_accesses              0                       # DTB accesses
system.switch_cpus_1.itb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.itb.data_hits                  0                       # DTB hits
system.switch_cpus_1.itb.data_misses                0                       # DTB misses
system.switch_cpus_1.itb.fetch_accesses       3683559                       # ITB accesses
system.switch_cpus_1.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.itb.fetch_hits           3683547                       # ITB hits
system.switch_cpus_1.itb.fetch_misses              12                       # ITB misses
system.switch_cpus_1.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.itb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.itb.read_misses                0                       # DTB read misses
system.switch_cpus_1.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.itb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.itb.write_misses               0                       # DTB write misses
system.switch_cpus_1.memDep0.conflictingLoads       827605                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores       268785                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads      6483711                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores      1793077                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.numCycles               78127945                       # number of cpu cycles simulated
system.switch_cpus_1.rename.RENAME:BlockCycles     46310452                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.RENAME:CommittedMaps      7339942                       # Number of HB maps that are committed
system.switch_cpus_1.rename.RENAME:IQFullEvents       155008                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.RENAME:IdleCycles      8211987                       # Number of cycles rename is idle
system.switch_cpus_1.rename.RENAME:LSQFullEvents      2653070                       # Number of times rename has blocked due to LSQ full
system.switch_cpus_1.rename.RENAME:ROBFullEvents        67217                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RENAME:RenameLookups     36986984                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RENAME:RenamedInsts     24624924                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RENAME:RenamedOperands     16640750                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RENAME:RunCycles      3902027                       # Number of cycles rename is running
system.switch_cpus_1.rename.RENAME:SquashCycles      1347307                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.RENAME:UnblockCycles      2838245                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.RENAME:UndoneMaps      9300738                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.RENAME:serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.RENAME:serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.RENAME:skidInsts      5059636                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.RENAME:tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.timesIdled                351168                       # Number of times that the entire CPU went into an idle state and unscheduled itself

---------- End Simulation Statistics   ----------
