read -sv run_verilog_mid/adder_32b_24_54_b9a9931877faff258db7218617007e2a.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_24_54_b9a9931877faff258db7218617007e2a_yosys.v
