# I2C Multi-Slave ì‹œìŠ¤í…œ í•˜ë“œì›¨ì–´ íŠ¸ëŸ¬ë¸”ìŠˆíŒ… ê°€ì´ë“œ

**í”„ë¡œì íŠ¸:** I2C Master-Slave Communication on Basys3 FPGA
**ì‘ì„± ëª©ì :** ê°œë°œ ê³¼ì •ì—ì„œ ë°œìƒí•œ ì£¼ìš” í•˜ë“œì›¨ì–´ ì´ìŠˆ ë° í•´ê²° ê³¼ì • ë¬¸ì„œí™” (í”„ë ˆì  í…Œì´ì…˜ìš©)
**ìµœì¢… ì„±ê³¼:** 8/8 ì‹œìŠ¤í…œ í…ŒìŠ¤íŠ¸ í†µê³¼, 12/12 ë³´ë“œ ê°„ í†µì‹  í…ŒìŠ¤íŠ¸ í†µê³¼

---

## ëª©ì°¨

1. [ë¬¸ì œ 1: Vivado XSim ë¬¸ë²• í˜¸í™˜ì„± ë¬¸ì œ](#ë¬¸ì œ-1-vivado-xsim-ë¬¸ë²•-í˜¸í™˜ì„±-ë¬¸ì œ)
2. [ë¬¸ì œ 2: I2C ë²„ìŠ¤ Pull-up ì €í•­ ë¶€ì¬](#ë¬¸ì œ-2-i2c-ë²„ìŠ¤-pull-up-ì €í•­-ë¶€ì¬)
3. [ë¬¸ì œ 3: Write ë°ì´í„° LSB ì†ìƒ](#ë¬¸ì œ-3-write-ë°ì´í„°-lsb-ì†ìƒ)
4. [ë¬¸ì œ 4: ACK ì—ëŸ¬ í”Œë˜ê·¸ ì¡°ê¸° í´ë¦¬ì–´](#ë¬¸ì œ-4-ack-ì—ëŸ¬-í”Œë˜ê·¸-ì¡°ê¸°-í´ë¦¬ì–´)
5. [ë¬¸ì œ 5: Switch Slave ì½ê¸° LSB ì†ìƒ](#ë¬¸ì œ-5-switch-slave-ì½ê¸°-lsb-ì†ìƒ)
6. [ìš”ì•½ ë° êµí›ˆ](#ìš”ì•½-ë°-êµí›ˆ)

---

## ë¬¸ì œ 1: Vivado XSim ë¬¸ë²• í˜¸í™˜ì„± ë¬¸ì œ

### ğŸ”´ í˜„ìƒ

**ì—ëŸ¬ ë©”ì‹œì§€:**
```
ERROR: [VRFC 10-3523] feature 'Indexed Expression' is not supported yet
["i2c_led_slave.sv":195]
```

**ë°œìƒ ìœ„ì¹˜:**
- `i2c_led_slave.sv`
- `i2c_fnd_slave.sv`
- `i2c_switch_slave.sv`

**ì‹œë®¬ë ˆì´ì…˜ ê²°ê³¼:**
- Compilation ë‹¨ê³„ì—ì„œ ì‹¤íŒ¨
- ìŠ¬ë ˆì´ë¸Œ ëª¨ë“ˆì„ ì¸ìŠ¤í„´ìŠ¤í™”í•  ìˆ˜ ì—†ìŒ

### ğŸ“‹ ë¬¸ì œ ìƒì„¸ ë¶„ì„

**ë¬¸ì œê°€ ëœ ì½”ë“œ:**
```systemverilog
// DEV_ADDR_ACK ìƒíƒœì—ì„œ ì£¼ì†Œ ë§¤ì¹­ ê²€ì‚¬
if ({dev_addr_reg[6:0], sda_in}[7:1] == SLAVE_ADDR && ...) begin
    //     ^^^^^^^^^^^^^^^^^^^^^^ ^^^^
    //     1. ë¹„íŠ¸ ê²°í•©           2. ì¸ë±ì‹±
    //     ì¦‰ì‹œ ì¸ë±ì‹± ì‹œë„ â†’ XSimì—ì„œ ì§€ì› ì•ˆ ë¨!
```

**ë™ì‘ ì˜ë„:**
1. I2C í”„ë¡œí† ì½œì—ì„œ 8ë¹„íŠ¸ ì£¼ì†Œë¥¼ ìˆ˜ì‹ : `[7ë¹„íŠ¸ ì£¼ì†Œ][R/W ë¹„íŠ¸]`
2. 7ë¹„íŠ¸ì”© shiftí•˜ë©° `dev_addr_reg`ì— ì €ì¥
3. ë§ˆì§€ë§‰ 8ë²ˆì§¸ ë¹„íŠ¸(R/W)ë¥¼ ë°›ìœ¼ë©´ ì£¼ì†Œ ê²€ì¦
4. `{dev_addr_reg[6:0], sda_in}` = ì™„ì „í•œ 8ë¹„íŠ¸ `[A6:A0][R/W]`
5. `[7:1]` ì¸ë±ì‹±ìœ¼ë¡œ 7ë¹„íŠ¸ ì£¼ì†Œ ì¶”ì¶œí•˜ì—¬ `SLAVE_ADDR`ì™€ ë¹„êµ

**ì™œ ë¬¸ì œì¸ê°€?**
- SystemVerilog í‘œì¤€ì—ì„œëŠ” concatenation ê²°ê³¼ë¥¼ ì¦‰ì‹œ ì¸ë±ì‹± ê°€ëŠ¥
- **Vivado XSimì˜ ì œí•œ:** Concatenation ì§í›„ ì¸ë±ì‹±ì„ ì§€ì›í•˜ì§€ ì•ŠìŒ
- Icarus Verilog, ModelSim ë“±ì—ì„œëŠ” ë™ì‘í•˜ì§€ë§Œ Vivado XSimì—ì„œë§Œ ì‹¤íŒ¨

### ğŸ’¡ í•´ê²° ë°©ë²•

**Step 1: ì¤‘ê°„ ë³€ìˆ˜ ì„ ì–¸**
```systemverilog
// ëª¨ë“ˆ ë ˆë²¨ ì‹ í˜¸ ì„ ì–¸
logic [7:0] received_addr;  // ìˆ˜ì‹ ëœ ì „ì²´ 8ë¹„íŠ¸ ì£¼ì†Œ
```

**Step 2: always_comb ë¸”ë¡ì—ì„œ ì¡°í•©**
```systemverilog
always_comb begin
    // ê¸°ë³¸ê°’ ì„¤ì •
    received_addr = 8'h00;

    // ... ìƒíƒœ ë¨¸ì‹  ë¡œì§ ...

    case (state)
        DEV_ADDR_ACK: begin
            // ë¨¼ì € ë³€ìˆ˜ì— í• ë‹¹
            received_addr = {dev_addr_reg[6:0], sda_in};

            // ê·¸ ë‹¤ìŒ ì¸ë±ì‹±
            if (received_addr[7:1] == SLAVE_ADDR && ...) begin
                addr_match_next = 1'b1;
            end
        end
    endcase
end
```

**ì ìš© íŒŒì¼:**
- `i2c_led_slave.sv` (line 74, 195)
- `i2c_fnd_slave.sv` (line 74, 224)
- `i2c_switch_slave.sv` (line 74, 195)

### ğŸ“Š ì˜í–¥ ë¶„ì„

**Before (ì»´íŒŒì¼ ì‹¤íŒ¨):**
```
XSim Compilation: FAIL
â””â”€â”€ Indexed concatenation ì§€ì› ì•ˆ ë¨
    â””â”€â”€ ìŠ¬ë ˆì´ë¸Œ ëª¨ë“ˆ ì¸ìŠ¤í„´ìŠ¤í™” ë¶ˆê°€
        â””â”€â”€ ì‹œë®¬ë ˆì´ì…˜ ì‹¤í–‰ ë¶ˆê°€
```

**After (í•´ê²°):**
```
XSim Compilation: PASS
â””â”€â”€ ì¤‘ê°„ ë³€ìˆ˜ ì‚¬ìš©ìœ¼ë¡œ ë¬¸ë²• íšŒí”¼
    â””â”€â”€ ìŠ¬ë ˆì´ë¸Œ ëª¨ë“ˆ ì •ìƒ ë™ì‘
        â””â”€â”€ ì£¼ì†Œ ë§¤ì¹­ ì •ìƒ ë™ì‘
```

### ğŸ“ êµí›ˆ

1. **ë„êµ¬ ê°„ í˜¸í™˜ì„± ê³ ë ¤:** í‘œì¤€ ì¤€ìˆ˜ ë¬¸ë²•ë„ ë„êµ¬ë³„ë¡œ ì§€ì› ì°¨ì´ ì¡´ì¬
2. **ëª…ì‹œì  ì½”ë”©:** ë³µì¡í•œ ë¹„íŠ¸ ì—°ì‚°ì€ ë‹¨ê³„ë³„ë¡œ ëª…ì‹œì ìœ¼ë¡œ ì‘ì„±
3. **ì¤‘ê°„ ë³€ìˆ˜ í™œìš©:** ê°€ë…ì„±ê³¼ í˜¸í™˜ì„± ëª¨ë‘ í–¥ìƒ

---

## ë¬¸ì œ 2: I2C ë²„ìŠ¤ Pull-up ì €í•­ ë¶€ì¬

### ğŸ”´ í˜„ìƒ

**ì¦ìƒ:**
```
rx_data = 8'hzz  (ëª¨ë“  ë¹„íŠ¸ê°€ High-Z)
ACK ê°ì§€ ì•ˆ ë¨
ì˜ëª»ëœ ì£¼ì†Œì—ë„ ACK error ë°œìƒ ì•ˆ í•¨
```

**í…ŒìŠ¤íŠ¸ ê²°ê³¼:**
```
Test 3: Read from Switch (0x57)
  Expected: 0xCD
  Actual:   0xzz
  âœ— FAIL
```

### ğŸ“‹ ë¬¸ì œ ìƒì„¸ ë¶„ì„

**I2C ë²„ìŠ¤ì˜ ì „ê¸°ì  íŠ¹ì„±:**

```
I2CëŠ” Open-Drain ë°©ì‹:

        VDD (3.3V)
         â”‚
         â”œâ”€â”€â”€ Rp (í’€ì—… ì €í•­)
         â”‚
    â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€ SDA/SCL ë²„ìŠ¤
         â”‚
    â”Œâ”€â”€â”€â”€â”´â”€â”€â”€â”€â”
    â”‚         â”‚
   Master   Slave
    â”‚         â”‚
   GND       GND

ë™ì‘ ì›ë¦¬:
- ì•„ë¬´ë„ êµ¬ë™ ì•ˆ í•¨: Pull-upì— ì˜í•´ '1'
- ëˆ„êµ¬ë“  '0' êµ¬ë™: ë²„ìŠ¤ëŠ” '0' (Wired-AND)
- '1'ì„ ëŠ¥ë™ì ìœ¼ë¡œ êµ¬ë™ ë¶ˆê°€ (Open-Drain)
```

**ë¬¸ì œ ì½”ë“œ (ì´ˆê¸° ë²„ì „):**
```systemverilog
// i2c_system_top.sv
wire sda;  // í’€ì—… ì—†ìŒ!
wire scl;  // í’€ì—… ì—†ìŒ!

// Masterì™€ Slave ì—°ê²°
assign sda = master_sda_oe ? master_sda_out : 1'bz;
assign sda = slave_led_sda_oe ? slave_led_sda_out : 1'bz;
// ... ë‹¤ë¥¸ ìŠ¬ë ˆì´ë¸Œë“¤ë„ ë™ì¼
```

**ë¬´ì—‡ì´ ë¬¸ì œì¸ê°€?**

1. **Pull-up ë¶€ì¬:**
   - ëª¨ë“  ë””ë°”ì´ìŠ¤ê°€ Hi-Z (ì¶œë ¥ ì•ˆ í•¨)ì¼ ë•Œ
   - `sda`, `scl`ì´ floating ìƒíƒœ â†’ `'z'` ê°’
   - ì‹œë®¬ë ˆì´ì…˜ì—ì„œ `'z'`ëŠ” ì½ê¸° ì‹œ `'x'` (unknown)ë¡œ í•´ì„ë  ìˆ˜ ìˆìŒ

2. **ì˜ëª»ëœ ACK ê°ì§€:**
   ```
   NACK (ìŠ¬ë ˆì´ë¸Œ ì‘ë‹µ ì—†ìŒ):
   Masterê°€ Release (Hi-Z) â†’ í’€ì—…ìœ¼ë¡œ '1' ë˜ì–´ì•¼ í•¨
                           â†“
                       í’€ì—… ì—†ìœ¼ë©´ 'z'
                           â†“
                    Masterê°€ 'z'ë¥¼ ì½ìŒ
                           â†“
                  ì¼ë¶€ ë¡œì§ì—ì„œ ACK('0')ë¡œ ì˜¤í•´
   ```

3. **Switch Read ì‹œ 'z' ë°˜í™˜:**
   ```
   Switch Slaveê°€ TX_DATA ìƒíƒœ:
   sda_oe = 1, sda_out = SW[7] (ì˜ˆ: '1')
              â†“
   í•˜ì§€ë§Œ Open-Drainì´ë¯€ë¡œ '1'ì„ ëŠ¥ë™ êµ¬ë™ ëª»í•¨
              â†“
   sda_oe = 0ìœ¼ë¡œ Release
              â†“
   Pull-up ì—†ìœ¼ë©´ 'z' (Masterê°€ 'z' ì½ìŒ)
   ```

### ğŸ’¡ í•´ê²° ë°©ë²•

**ì‹œë„ 1: assign (weak1, weak0) (ì‹¤íŒ¨)**
```systemverilog
// Vivado XSimì—ì„œ ì œëŒ€ë¡œ ë™ì‘ ì•ˆ í•¨
assign (weak1, weak0) sda = 1'b1;
assign (weak1, weak0) scl = 1'b1;
```
- ì´ë¡ ìƒ weak pull-up ì œê³µ
- ì‹¤ì œ XSimì—ì„œ inconsistent ë™ì‘

**ìµœì¢… í•´ê²°: tri1 íƒ€ì… (ì„±ê³µ)**
```systemverilog
// i2c_system_top.sv
tri1 sda;  // tri-state with pull-up to '1'
tri1 scl;  // tri-state with pull-up to '1'

// Master
assign sda = master_sda_oe ? master_sda_out : 1'bz;
assign scl = master_scl_oe ? master_scl_out : 1'bz;

// Slaves
assign sda = slave_led_sda_oe ? slave_led_sda_out : 1'bz;
assign sda = slave_fnd_sda_oe ? slave_fnd_sda_out : 1'bz;
assign sda = slave_sw_sda_oe ? slave_sw_sda_out : 1'bz;
```

**`tri1` íƒ€ì…ì˜ ë™ì‘:**
```
ëª¨ë“  ë“œë¼ì´ë²„ê°€ Hi-Zì¼ ë•Œ:
tri1 íƒ€ì…ì€ ìë™ìœ¼ë¡œ '1'ë¡œ í’€ì—…
    â†“
I2C ë²„ìŠ¤ì˜ idle ìƒíƒœ ì¬í˜„
    â†“
NACK, STOP, IDLE ìƒíƒœ ì •ìƒ ë™ì‘
```

### ğŸ“Š ì˜í–¥ ë¶„ì„

**Before (Pull-up ì—†ìŒ):**
```
â”Œâ”€ Master Release SDA (Hi-Z)
â”‚  â””â”€ Slaveë„ Release (Hi-Z)
â”‚     â””â”€ sda = 'z' (floating)
â”‚        â””â”€ Master ì½ê¸° = 'z' ë˜ëŠ” 'x'
â”‚           â””â”€ rx_data = 8'hzz
â”‚
â””â”€ Test 3 FAIL: Switch read returns 'zz'
   Test 8 FAIL: Invalid addressë„ ACK error ì—†ìŒ
```

**After (tri1 ì‚¬ìš©):**
```
â”Œâ”€ Master Release SDA (Hi-Z)
â”‚  â””â”€ Slaveë„ Release (Hi-Z)
â”‚     â””â”€ tri1ì´ '1'ë¡œ í’€ì—…
â”‚        â””â”€ Master ì½ê¸° = '1'
â”‚           â””â”€ NACK ì •ìƒ ê°ì§€
â”‚              â””â”€ rx_data = ì •ìƒ ê°’
â”‚
â””â”€ Test 3 PASS: Switch read = 0xCD
   Test 8 PASS: Invalid address â†’ ACK error
```

### ğŸ“ êµí›ˆ

1. **ì „ê¸°ì  íŠ¹ì„± ì´í•´:** I2CëŠ” Open-Drain, ë°˜ë“œì‹œ í’€ì—… í•„ìš”
2. **ì‹œë®¬ë ˆì´ì…˜ vs í•˜ë“œì›¨ì–´:**
   - ì‹œë®¬ë ˆì´ì…˜: `tri1` íƒ€ì…ìœ¼ë¡œ í’€ì—… ì¬í˜„
   - ì‹¤ì œ í•˜ë“œì›¨ì–´: 4.7kÎ© ì™¸ë¶€ í’€ì—… ì €í•­ í•„ìš”
3. **ë„êµ¬ íŠ¹ì„± íŒŒì•…:** Vivado XSimì€ `tri1` ê¶Œì¥, `assign (weak1, weak0)` ë¶ˆì•ˆì •

---

## ë¬¸ì œ 3: Write ë°ì´í„° LSB ì†ìƒ

### ğŸ”´ í˜„ìƒ

**ì¦ìƒ:**
```
LEDì— 0xFF ì“°ê¸° â†’ ì‹¤ì œë¡œ 0xFE ì €ì¥ë¨ (LSB = 0)
FNDì— 0x05 ì“°ê¸° â†’ ì˜ëª»ëœ ìˆ«ì í‘œì‹œ
íŒ¨í„´: ëª¨ë“  write ë°ì´í„°ì˜ LSBê°€ 0ìœ¼ë¡œ ë³€ê²½ë¨
```

**í…ŒìŠ¤íŠ¸ ê²°ê³¼:**
```
Test 1: Write 0xFF to LED
  Expected: LED = 0xFF
  Actual:   LED = 0xFE
  âœ— FAIL

Test 2: Write 0x05 to FND
  Expected: SEG = 0b0010010 (ìˆ«ì 5)
  Actual:   SEG = 0b0010100 (ìˆ«ì 2)
  âœ— FAIL
```

### ğŸ“‹ ë¬¸ì œ ìƒì„¸ ë¶„ì„

**I2C Write í”„ë¡œí† ì½œ íë¦„:**
```
Master â†’ Slave ë°ì´í„° ì „ì†¡:

1. START condition
2. DEV_ADDR (8 bits): [7-bit addr][R/W=0]
3. DEV_ADDR_ACK: Slaveê°€ ACK (sda = '0') ì „ì†¡
4. RX_DATA (8 bits): Masterê°€ D7â†’D6â†’...â†’D0 ì „ì†¡
   - SlaveëŠ” scl_rising_edgeì— ìƒ˜í”Œë§
   - rx_shift = {rx_shift[6:0], sda_in}
   - 8ë²ˆ ë°˜ë³µ í›„ rx_shift = [D7:D0] (ì™„ì „í•œ 8ë¹„íŠ¸)
5. RX_DATA_ACK: Slaveê°€ ACK ì „ì†¡
   - Slave: sda_oe = 1, sda_out = 0 (ACK)
   - Masterê°€ ìƒ˜í”Œë§: sda_in = '0'
6. STOP condition
```

**ë¬¸ì œ ì½”ë“œ (LED Slave):**
```systemverilog
// i2c_led_slave.sv - RX_DATA_ACK ìƒíƒœ
RX_DATA_ACK: begin
    if (addr_match && !rw_bit) begin  // Write operation
        if (scl_falling_edge) begin
            sda_oe_next  = 1'b1;
            sda_out_next = 1'b0;  // Send ACK
        end

        if (scl_rising_edge) begin
            // âŒ ì˜ëª»ëœ ì½”ë“œ!
            led_reg_next = {rx_shift[6:0], sda_in};
            //              ^^^^^^^^^^^^^^  ^^^^^^
            //              D7~D1 (7ë¹„íŠ¸)   ACK bit (í•­ìƒ 0)
            state_next = WAIT_STOP;
        end
    end
end
```

**ë°ì´í„° íë¦„ ë¶„ì„:**

```
Masterê°€ 0xFF ì „ì†¡:

RX_DATA ìƒíƒœ (8ë²ˆ shift):
  Bit 7: rx_shift = {0000000, 1} = 0b00000001
  Bit 6: rx_shift = {0000001, 1} = 0b00000011
  Bit 5: rx_shift = {0000011, 1} = 0b00000111
  ...
  Bit 0: rx_shift = {1111111, 1} = 0b11111111 âœ“
         ^^^^^^^^^^^^^^^^^^^^^^^^
         ì´ ì‹œì ì—ì„œ rx_shift = ì™„ì „í•œ 0xFF

RX_DATA_ACK ìƒíƒœ:
  Slaveê°€ ACK ì „ì†¡ (sda = 0)
  scl_rising_edge ë°œìƒ

  ì˜ëª»ëœ ì½”ë“œ ì‹¤í–‰:
  led_reg_next = {rx_shift[6:0], sda_in}
               = {0b1111111,     0}
               = 0b11111110 = 0xFE âŒ
                           ^
                           ACK bitì„ LSBë¡œ ì‚¬ìš©!
```

**ê·¼ë³¸ ì›ì¸:**
- RX_DATA ìƒíƒœì—ì„œ ì´ë¯¸ ì™„ì „í•œ 8ë¹„íŠ¸ ìˆ˜ì‹  ì™„ë£Œ
- RX_DATA_ACKëŠ” **ë°ì´í„° ìˆ˜ì‹  ë‹¨ê³„ê°€ ì•„ë‹˜** (ACK ì†¡ì‹  ë‹¨ê³„)
- í•˜ì§€ë§Œ ì½”ë“œê°€ RX_DATA_ACKì—ì„œ `sda_in` (ACK='0')ì„ LSBë¡œ ì‚¬ìš©
- `rx_shift`ì˜ LSB (D0)ê°€ ë²„ë ¤ì§€ê³ , ACK='0'ì´ LSBì— ë“¤ì–´ê°

### ğŸ’¡ í•´ê²° ë°©ë²•

```systemverilog
// ìˆ˜ì •ëœ ì½”ë“œ - LED Slave
RX_DATA_ACK: begin
    if (addr_match && !rw_bit) begin
        if (scl_falling_edge) begin
            sda_oe_next  = 1'b1;
            sda_out_next = 1'b0;  // Send ACK
        end

        if (scl_rising_edge) begin
            // âœ… ì˜¬ë°”ë¥¸ ì½”ë“œ!
            led_reg_next = rx_shift[7:0];
            //             ^^^^^^^^^^^^^^
            //             ì´ë¯¸ ì™„ì „í•œ 8ë¹„íŠ¸ ë°ì´í„°
            state_next = WAIT_STOP;
        end
    end
end
```

**FND Slaveë„ ë™ì¼í•œ ìˆ˜ì •:**
```systemverilog
// Before (ì˜ëª»ë¨)
digit_reg_next = {rx_shift[2:0], sda_in};  // 4ë¹„íŠ¸ì¸ë° ACK í¬í•¨

// After (ì˜¬ë°”ë¦„)
digit_reg_next = rx_shift[3:0];  // í•˜ìœ„ 4ë¹„íŠ¸ë§Œ ì‚¬ìš©
```

### ğŸ“Š ì˜í–¥ ë¶„ì„

**Before (ACK ë¹„íŠ¸ í¬í•¨):**
```
Master ì „ì†¡: 0xFF
    â†“
RX_DATA: rx_shift = 0b11111111 (ì •ìƒ)
    â†“
RX_DATA_ACK: {rx_shift[6:0], ACK(0)}
            = {1111111, 0}
            = 0b11111110 = 0xFE âŒ
    â†“
LED = 0xFE (LSB ì†ìƒ)
```

**After (rx_shift ì§ì ‘ ì‚¬ìš©):**
```
Master ì „ì†¡: 0xFF
    â†“
RX_DATA: rx_shift = 0b11111111 (ì •ìƒ)
    â†“
RX_DATA_ACK: rx_shift[7:0]
            = 0b11111111 = 0xFF âœ“
    â†“
LED = 0xFF (ì •ìƒ)
```

### ğŸ“ êµí›ˆ

1. **í”„ë¡œí† ì½œ ìƒíƒœ ëª…í™•íˆ êµ¬ë¶„:**
   - RX_DATA: ë°ì´í„° ìˆ˜ì‹  ìƒíƒœ
   - RX_DATA_ACK: ACK ì „ì†¡ ìƒíƒœ (ë°ì´í„° ìˆ˜ì‹  ì•„ë‹˜!)
2. **Shift register íƒ€ì´ë° ì´í•´:**
   - 8ë²ˆì§¸ ë¹„íŠ¸ ìˆ˜ì‹  í›„ ì´ë¯¸ ì™„ì „í•œ ë°ì´í„°
   - ì¶”ê°€ shift ë¶ˆí•„ìš”
3. **ë””ë²„ê¹… ë°©ë²•:**
   - ë¹„íŠ¸ íŒ¨í„´ ë¶„ì„ (0xFF â†’ 0xFE, 0x05 â†’ 0x0A)
   - ì™¼ìª½ ì‹œí”„íŠ¸ íŒ¨í„´ í™•ì¸ (LSB=0)

---

## ë¬¸ì œ 4: ACK ì—ëŸ¬ í”Œë˜ê·¸ ì¡°ê¸° í´ë¦¬ì–´

### ğŸ”´ í˜„ìƒ

**ì¦ìƒ:**
```
ì˜ëª»ëœ ì£¼ì†Œ(0x99)ë¡œ ì“°ê¸° ì‹œë„
Masterì—ì„œ ack_error ì‹ í˜¸ ë°œìƒ (ë‚´ë¶€ì ìœ¼ë¡œ)
í•˜ì§€ë§Œ í…ŒìŠ¤íŠ¸ì—ì„œ ack_error í™•ì¸ ì‹œ ì´ë¯¸ 0ìœ¼ë¡œ í´ë¦¬ì–´ë¨
```

**í…ŒìŠ¤íŠ¸ ê²°ê³¼:**
```
Test 8: Invalid Address (0x99)
  Expected: ack_error = 1
  Actual:   ack_error = 0
  âœ— FAIL (ACK error not detected)
```

**ë””ë²„ê¹… ë¡œê·¸:**
```
Time: 850000ns - Master FSM: TX_DEV_ADDR
Time: 851000ns - Master FSM: TX_DEV_ADDR_ACK
Time: 851500ns - ACK Error detected! (ack_error=1)
Time: 852000ns - Master FSM: IDLE
Time: 852010ns - ack_error cleared to 0  â† ë¬¸ì œ!
...
Time: 862000ns - Testbench checks ack_error
                 Result: ack_error = 0 âœ—
```

### ğŸ“‹ ë¬¸ì œ ìƒì„¸ ë¶„ì„

**Master FSM ë™ì‘ íë¦„:**
```
ì •ìƒ íŠ¸ëœì­ì…˜:
IDLE â†’ START â†’ TX_DEV_ADDR â†’ TX_DEV_ADDR_ACK (ACK ìˆ˜ì‹ )
     â†’ TX_DATA â†’ TX_DATA_ACK â†’ STOP â†’ IDLE

ë¹„ì •ìƒ íŠ¸ëœì­ì…˜ (ì£¼ì†Œ ë§¤ì¹­ ì‹¤íŒ¨):
IDLE â†’ START â†’ TX_DEV_ADDR â†’ TX_DEV_ADDR_ACK (NACK ìˆ˜ì‹ )
                                â””â”€ ack_error = 1
     â†’ STOP â†’ IDLE
              â””â”€ ack_errorê°€ ì–¸ì œ í´ë¦¬ì–´ë˜ëŠ”ê°€?
```

**ë¬¸ì œ ì½”ë“œ (i2c_master.sv - ì´ˆê¸° ë²„ì „):**
```systemverilog
always_comb begin
    // ... ê¸°ë³¸ê°’ ì„¤ì • ...

    case (state)
        IDLE: begin
            scl_next       = 1'b1;
            sda_out_next   = 1'b1;
            sda_oe_next    = 1'b1;
            clk_count_next = 10'd0;
            done_next      = 1'b0;
            ack_error_next = 1'b0;  // âŒ ë§¤ í´ëŸ­ í´ë¦¬ì–´!

            if (start) begin
                tx_shift_next  = tx_data;
                bit_count_next = 3'd0;
                state_next     = START_1;
            end
        end

        // ... ë‹¤ë¥¸ ìƒíƒœë“¤ ...
    endcase
end
```

**íƒ€ì´ë° ë¬¸ì œ:**
```
í´ëŸ­ ì‚¬ì´í´ íƒ€ì„ë¼ì¸:

Cycle 100: TX_DEV_ADDR_ACK ìƒíƒœ
           NACK ê°ì§€ â†’ ack_error_next = 1

Cycle 101: @(posedge clk)
           ack_error <= ack_error_next (1ë¡œ set)
           state <= STOP (ì „í™˜)

Cycle 102: STOP ìƒíƒœ ì‹¤í–‰
           ...

Cycle 105: STOP ì™„ë£Œ, IDLEë¡œ ì „í™˜
           @(posedge clk)
           state <= IDLE

Cycle 106: IDLE ìƒíƒœ ì‹¤í–‰ â† ë¬¸ì œ ë°œìƒ!
           ack_error_next = 0  (ë¬´ì¡°ê±´ í´ë¦¬ì–´)
           @(posedge clk)
           ack_error <= 0

Cycle 107: IDLE ìƒíƒœ ê³„ì†
           ack_error_next = 0  (ë¬´ì¡°ê±´ í´ë¦¬ì–´)
           ...
           (ë§¤ ì‚¬ì´í´ë§ˆë‹¤ í´ë¦¬ì–´ ë°˜ë³µ)

Cycle 200: í…ŒìŠ¤íŠ¸ë²¤ì¹˜ê°€ ack_error í™•ì¸
           ack_error = 0 âœ—
           (ì´ë¯¸ 100+ ì‚¬ì´í´ ì „ì— í´ë¦¬ì–´ë¨)
```

**ê·¼ë³¸ ì›ì¸:**
- IDLE ìƒíƒœì—ì„œ **ë¬´ì¡°ê±´** `ack_error_next = 0` ì„¤ì •
- `start` ì‹ í˜¸ ì—†ì´ë„ IDLEì— ë¨¸ë¬¼ë©´ ë§¤ í´ëŸ­ í´ë¦¬ì–´
- í…ŒìŠ¤íŠ¸ë²¤ì¹˜ê°€ í™•ì¸í•˜ê¸° ì „ì— ì—ëŸ¬ ì •ë³´ ì†Œì‹¤

### ğŸ’¡ í•´ê²° ë°©ë²•

```systemverilog
// ìˆ˜ì •ëœ ì½”ë“œ
always_comb begin
    // ... ê¸°ë³¸ê°’ ì„¤ì • ...

    case (state)
        IDLE: begin
            scl_next       = 1'b1;
            sda_out_next   = 1'b1;
            sda_oe_next    = 1'b1;
            clk_count_next = 10'd0;
            done_next      = 1'b0;
            // âœ… IDLEì—ì„œ ë¬´ì¡°ê±´ í´ë¦¬ì–´í•˜ì§€ ì•ŠìŒ!

            if (start) begin
                tx_shift_next  = tx_data;
                bit_count_next = 3'd0;
                ack_error_next = 1'b0;  // âœ… ìƒˆ íŠ¸ëœì­ì…˜ ì‹œì‘í•  ë•Œë§Œ í´ë¦¬ì–´
                state_next     = START_1;
            end
        end

        // ... ë‹¤ë¥¸ ìƒíƒœë“¤ ...
    endcase
end
```

**ìˆ˜ì •ëœ ë™ì‘:**
```
Cycle 100: TX_DEV_ADDR_ACK â†’ NACK ê°ì§€
           ack_error_next = 1

Cycle 101-105: STOP ìƒíƒœ
           ack_error = 1 ìœ ì§€ âœ“

Cycle 106: IDLE ìƒíƒœ ì§„ì…
           start = 0ì´ë¯€ë¡œ if(start) ë¸”ë¡ ì‹¤í–‰ ì•ˆ ë¨
           ack_error_next í• ë‹¹ ì•ˆ ë¨
           â†’ ack_error = 1 ìœ ì§€ âœ“

Cycle 107-199: IDLE ìƒíƒœ ê³„ì†
           ack_error = 1 ê³„ì† ìœ ì§€ âœ“

Cycle 200: í…ŒìŠ¤íŠ¸ë²¤ì¹˜ í™•ì¸
           ack_error = 1 âœ“ (ì •ìƒ ê°ì§€)

ë‹¤ìŒ íŠ¸ëœì­ì…˜ ì‹œì‘ ì‹œ:
Cycle 300: start = 1
           if(start) ë¸”ë¡ ì‹¤í–‰
           ack_error_next = 0 (í´ë¦¬ì–´)
           state_next = START_1
```

### ğŸ“Š ì˜í–¥ ë¶„ì„

**Before (ì¡°ê¸° í´ë¦¬ì–´):**
```
íŠ¸ëœì­ì…˜ ì™„ë£Œ
    â†“
IDLE ì§„ì… (Cycle 106)
    â†“
ack_error = 0 (ì¦‰ì‹œ í´ë¦¬ì–´)
    â†“
í…ŒìŠ¤íŠ¸ í™•ì¸ (Cycle 200)
    â†“
ack_error = 0 âœ— (ì—ëŸ¬ ì •ë³´ ì†Œì‹¤)
```

**After (ìœ ì§€):**
```
íŠ¸ëœì­ì…˜ ì™„ë£Œ
    â†“
IDLE ì§„ì… ë° ëŒ€ê¸° (Cycle 106-299)
    â†“
ack_error = 1 ìœ ì§€ âœ“
    â†“
í…ŒìŠ¤íŠ¸ í™•ì¸ (Cycle 200)
    â†“
ack_error = 1 âœ“ (ì •ìƒ ê°ì§€)
    â†“
ìƒˆ íŠ¸ëœì­ì…˜ ì‹œì‘ (Cycle 300)
    â†“
ack_error = 0 (í´ë¦¬ì–´)
```

### ğŸ“ êµí›ˆ

1. **ìƒíƒœ í”Œë˜ê·¸ ê´€ë¦¬:**
   - ì—ëŸ¬ í”Œë˜ê·¸ëŠ” ë‹¤ìŒ ë™ì‘ ì‹œì‘ê¹Œì§€ ìœ ì§€
   - ì‚¬ìš©ì/í…ŒìŠ¤íŠ¸ê°€ í™•ì¸í•  ì‹œê°„ í•„ìš”
2. **always_comb ì£¼ì˜ì‚¬í•­:**
   - ë¬´ì¡°ê±´ í• ë‹¹ vs ì¡°ê±´ë¶€ í• ë‹¹ êµ¬ë¶„
   - IDLEì²˜ëŸ¼ ëŒ€ê¸° ìƒíƒœì—ì„œëŠ” ìƒíƒœ ë³´ì¡´ ì¤‘ìš”
3. **íƒ€ì´ë° ë¶„ì„:**
   - ì‹ í˜¸ ë³€í™” ì‹œì ê³¼ í™•ì¸ ì‹œì  ì‚¬ì´ ê°„ê²© ê³ ë ¤
   - ë””ë²„ê¹… ì‹œ ì‚¬ì´í´ ë‹¨ìœ„ íƒ€ì„ë¼ì¸ ê·¸ë ¤ë³´ê¸°

---

## ë¬¸ì œ 5: Switch Slave ì½ê¸° LSB ì†ìƒ

### ğŸ”´ í˜„ìƒ

**ì¦ìƒ:**
```
ì²« ë²ˆì§¸ Switch ì½ê¸°: ì •ìƒ ë™ì‘ (0xCD â†’ 0xCD) âœ“
ë‘ ë²ˆì§¸ ì´í›„ ì½ê¸°: LSBê°€ í•­ìƒ 1ë¡œ ë³€ê²½ë¨
  - 0x12 â†’ 0x13 (LSB: 0 â†’ 1)
  - 0x3C â†’ 0x3D (LSB: 0 â†’ 1)
```

**í…ŒìŠ¤íŠ¸ ê²°ê³¼:**
```
Test 3: Read Switch (ì²« ë²ˆì§¸)
  SW = 0xCD = 0b11001101 (LSB=1)
  rx_data = 0xCD
  âœ“ PASS (ìš°ì—°íˆ í†µê³¼ - LSBê°€ ì›ë˜ 1)

Test 4: Sequential Operations
  LED write â†’ FND write â†’ Switch read (ë‘ ë²ˆì§¸)
  SW = 0x12 = 0b00010010 (LSB=0)
  rx_data = 0x13 = 0b00010011 (LSB=1)
  âœ— FAIL

Test 7: Switch â†’ LED Copy
  SW = 0x3C = 0b00111100 (LSB=0)
  rx_data = 0x3D = 0b00111101 (LSB=1)
  âœ— FAIL
```

### ğŸ“‹ ë¬¸ì œ ìƒì„¸ ë¶„ì„

**I2C Read í”„ë¡œí† ì½œ íë¦„:**
```
Master â† Slave ë°ì´í„° ì „ì†¡:

1. START condition
2. DEV_ADDR (8 bits): [7-bit addr][R/W=1]
3. DEV_ADDR_ACK: Slaveê°€ ACK ì „ì†¡
   â””â”€ scl_falling_edgeì— ì²« ë²ˆì§¸ ë°ì´í„° ë¹„íŠ¸ ì¤€ë¹„
      sda_out = SW[7] (MSB)
4. TX_DATA (8 bits): Slaveê°€ D7â†’D6â†’...â†’D0 ì „ì†¡
   - scl_falling_edgeì— ë¹„íŠ¸ ì¤€ë¹„
   - scl_rising_edgeì— shift ë° ë¹„íŠ¸ ì¹´ìš´íŠ¸ ì¦ê°€
   - Masterê°€ scl_rising_edgeì— ìƒ˜í”Œë§
5. TX_DATA_ACK: Masterê°€ NACK ì „ì†¡ (ë‹¨ì¼ ë°”ì´íŠ¸)
6. STOP condition
```

**ë¬¸ì œì˜ í•µì‹¬: TX_DATA_ACK íƒ€ì´ë°**

**ì´ˆê¸° ì½”ë“œ (ë¬¸ì œ ìˆìŒ):**
```systemverilog
// DEV_ADDR_ACK ìƒíƒœ
DEV_ADDR_ACK: begin
    if (addr_match) begin
        if (scl_falling_edge && sda_oe) begin
            // ì²« ë²ˆì§¸ ë¹„íŠ¸ ì¤€ë¹„
            sda_oe_next = 1'b1;
            sda_out_next = SW[7];  // MSB
            tx_shift_next = SW;    // ì „ì²´ ë°ì´í„° ë¡œë“œ
            bit_count_next = 3'd0;
            state_next = TX_DATA;
        end
    end
end

// TX_DATA ìƒíƒœ
TX_DATA: begin
    if (scl_falling_edge) begin
        sda_oe_next  = 1'b1;
        sda_out_next = tx_shift[7];  // í˜„ì¬ ë¹„íŠ¸ ì¶œë ¥
    end

    if (scl_rising_edge) begin
        bit_count_next = bit_count + 1;

        if (bit_count == 7) begin
            bit_count_next = 3'd0;
            state_next = TX_DATA_ACK;
        end else begin
            tx_shift_next = {tx_shift[6:0], 1'b0};  // ì™¼ìª½ ì‹œí”„íŠ¸
        end
    end
end

// TX_DATA_ACK ìƒíƒœ (ì´ˆê¸° ë²„ì „ - ë¬¸ì œ!)
TX_DATA_ACK: begin
    sda_oe_next = 1'b0;  // âŒ ì¦‰ì‹œ Release!

    if (scl_rising_edge) begin
        state_next = WAIT_STOP;
    end
end
```

**íƒ€ì´ë° ë¶„ì„:**

```
ë¹„íŠ¸ ì „ì†¡ íƒ€ì„ë¼ì¸:

TX_DATA ìƒíƒœì—ì„œ:
  bit_count=0: SW[7] ì „ì†¡
  bit_count=1: SW[6] ì „ì†¡
  ...
  bit_count=6: SW[1] ì „ì†¡
  bit_count=7: SW[0] ì „ì†¡ â† ë§ˆì§€ë§‰ ë¹„íŠ¸!

  scl_rising_edge (bit_count=7):
    Masterê°€ SW[0] ìƒ˜í”Œë§ (ì•„ì§ SDAì— SW[0] ìœ ì§€ ì¤‘)
    bit_count_next = 0
    state_next = TX_DATA_ACK
    tx_shiftëŠ” shift ì•ˆ í•¨ (if-else êµ¬ì¡°)

ë‹¤ìŒ í´ëŸ­:
  @(posedge clk)
  state <= TX_DATA_ACK

TX_DATA_ACK ìƒíƒœ ì§„ì…:
  always_comb ì¦‰ì‹œ ì‹¤í–‰:
    sda_oe_next = 0  â† âŒ ì¦‰ì‹œ Release!

  @(posedge clk) (ë‹¤ìŒ í´ëŸ­):
    sda_oe <= 0
    SDAê°€ Hi-Zë¡œ ë³€ê²½
    Pull-upì— ì˜í•´ SDA = '1'

  scl_falling_edge ë°œìƒ ì‹œì  ë¶ˆëª…í™•:
    ë§Œì•½ sda_oe=0ìœ¼ë¡œ ë³€ê²½ëœ í›„ ë°œìƒí•˜ë©´
    SDAëŠ” ì´ë¯¸ '1' (pull-up)

  scl_rising_edge:
    Masterê°€ í•œ ë²ˆ ë” ìƒ˜í”Œë§ (ì´ìƒ ë™ì‘)
    ë˜ëŠ” ì´ì „ ìƒ˜í”Œë§í•œ ê°’ì´ NACK='1'ê³¼ ì„ì„
```

**ì™œ ì²« ë²ˆì§¸ ì½ê¸°ëŠ” ì„±ê³µí–ˆë‚˜?**
```
Test 3: SW = 0xCD = 0b11001101
                             ^
                             LSB = 1 (ì›ë˜ 1)

íƒ€ì´ë° ì´ìŠˆë¡œ LSBê°€ 1ë¡œ ë³€ê²½ë˜ì–´ë„
ì›ë˜ ê°’ì´ 1ì´ë¯€ë¡œ ë¬¸ì œ ê°ì§€ ì•ˆ ë¨ (ìš°ì—°íˆ í†µê³¼)
```

**ì™œ ë‘ ë²ˆì§¸ë¶€í„° ì‹¤íŒ¨í–ˆë‚˜?**
```
Test 4, 7 ì´ì „ì— ë‹¤ë¥¸ I2C íŠ¸ëœì­ì…˜ ë°œìƒ:
  - LED write
  - FND write

Switch Slaveê°€ ì´ íŠ¸ëœì­ì…˜ì„ ê´€ì°°:
  RX_DEV_ADDR â†’ ì£¼ì†Œ ë¶ˆì¼ì¹˜
  â†’ WAIT_STOP ìƒíƒœë¡œ ì „í™˜
  â†’ STOP ê°ì§€ â†’ IDLE

IDLEì—ì„œ ìƒíƒœê°€ ì™„ë²½íˆ ì´ˆê¸°í™” ì•ˆ ë¨:
  - tx_shiftì— stale data?
  - bit_count ì”ì¡´?

ë‹¤ìŒ Switch Read ì‹œ:
  íƒ€ì´ë° ì´ìŠˆ + ìƒíƒœ ì˜¤ì—¼ = LSB ì†ìƒ
```

### ğŸ’¡ í•´ê²° ë°©ë²• (3ë‹¨ê³„)

**Step 1: IDLE ìƒíƒœì—ì„œ ì™„ì „ ì´ˆê¸°í™”**
```systemverilog
IDLE: begin
    sda_oe_next     = 1'b0;
    bit_count_next  = 3'd0;
    addr_match_next = 1'b0;
    tx_shift_next   = 8'h00;  // âœ… Shift register í´ë¦¬ì–´

    if (start_detected) begin
        state_next = RX_DEV_ADDR;
    end
end
```

**Step 2: WAIT_STOPì—ì„œ bit_count ì´ˆê¸°í™”**
```systemverilog
WAIT_STOP: begin
    sda_oe_next    = 1'b0;
    bit_count_next = 3'd0;  // âœ… ì¹´ìš´í„° ëª…ì‹œì  ë¦¬ì…‹
end
```

**Step 3: TX_DATA_ACK íƒ€ì´ë° ìˆ˜ì • (í•µì‹¬!)**
```systemverilog
// ìˆ˜ì •ëœ TX_DATA_ACK ìƒíƒœ
TX_DATA_ACK: begin
    // âœ… scl_falling_edgeì—ë§Œ Release
    if (scl_falling_edge) begin
        sda_oe_next = 1'b0;
    end

    if (scl_rising_edge) begin
        sda_oe_next = 1'b0;  // ì´ì¤‘ ë³´ì¥
        state_next = WAIT_STOP;
    end
end
```

**íƒ€ì´ë° ìˆ˜ì • íš¨ê³¼:**
```
Before (ì¦‰ì‹œ Release):
TX_DATA (bit_count=7):
  scl_falling_edge: sda_out = SW[0] ì¶œë ¥
  scl_rising_edge: Master ìƒ˜í”Œë§, state â†’ TX_DATA_ACK

TX_DATA_ACK ì§„ì…:
  always_comb: sda_oe_next = 0 (ì¦‰ì‹œ!)
  @(posedge clk): sda_oe = 0
  SDA â†’ '1' (pull-up)

  ??? sclì˜ ìœ„ì¹˜ ë¶ˆëª…í™•
  Masterê°€ '1'ì„ ì˜ëª» ìƒ˜í”Œë§ ê°€ëŠ¥


After (scl_falling_edge ë™ê¸°í™”):
TX_DATA (bit_count=7):
  scl_falling_edge: sda_out = SW[0] ì¶œë ¥
  scl_rising_edge: Masterê°€ SW[0] ì •ìƒ ìƒ˜í”Œë§ âœ“
                   state â†’ TX_DATA_ACK

TX_DATA_ACK ì§„ì…:
  scl ìƒíƒœ: High (rising ì§í›„)
  sda_oe: ì—¬ì „íˆ 1 (SW[0] ìœ ì§€)

  ë‹¤ìŒ scl_falling_edge: â† í™•ì‹¤í•œ íƒ€ì´ë°!
    sda_oe_next = 0

  @(posedge clk):
    sda_oe = 0
    SDA â†’ '1' (pull-up) = NACK âœ“

  scl_rising_edge:
    Masterê°€ NACK ìƒ˜í”Œë§ âœ“
```

### ğŸ“Š ì˜í–¥ ë¶„ì„

**Before (íƒ€ì´ë° ì´ìŠˆ):**
```
SW[0] ì „ì†¡ ì™„ë£Œ
    â†“
TX_DATA_ACK ì§„ì…
    â†“
sda_oe = 0 (ì¦‰ì‹œ)
    â†“
SDA = '1' (pull-up)
    â†“
Master ìƒ˜í”Œë§ íƒ€ì´ë° ë¶ˆëª…í™•
    â†“
LSB = 1ë¡œ ì˜¤ì—¼ ê°€ëŠ¥ì„± âœ—
```

**After (ë™ê¸°í™”):**
```
SW[0] ì „ì†¡ ì™„ë£Œ
    â†“
scl_rising_edge: Master ìƒ˜í”Œë§ âœ“
    â†“
TX_DATA_ACK ì§„ì…
    â†“
sda_oe ìœ ì§€ (SW[0] ê³„ì† ì¶œë ¥)
    â†“
scl_falling_edge: sda_oe = 0
    â†“
SDA = '1' (NACK)
    â†“
scl_rising_edge: Master NACK ìƒ˜í”Œë§ âœ“
```

**í…ŒìŠ¤íŠ¸ ê²°ê³¼:**
```
Before: 6/8 í†µê³¼ (Test 4, 7 ì‹¤íŒ¨)
After:  8/8 í†µê³¼ âœ“
```

### ğŸ“ êµí›ˆ

1. **í´ëŸ­ ë„ë©”ì¸ ë™ê¸°í™”:**
   - I2CëŠ” SCLì— ë™ê¸°í™”ëœ í”„ë¡œí† ì½œ
   - ìƒíƒœ ì „í™˜ê³¼ ì‹ í˜¸ ë³€ê²½ì„ SCL edgeì— ë§ì¶°ì•¼ í•¨
2. **íƒ€ì´ë° ë§ˆì§„ í™•ë³´:**
   - Master ìƒ˜í”Œë§ ì‹œì ì— ì•ˆì •ëœ ë°ì´í„° ë³´ì¥
   - Setup/Hold time ê³ ë ¤
3. **ìƒíƒœ ì´ˆê¸°í™” ì² ì €íˆ:**
   - IDLE, WAIT_STOPì—ì„œ ëª¨ë“  ë ˆì§€ìŠ¤í„° í´ë¦¬ì–´
   - ì´ì „ íŠ¸ëœì­ì…˜ì˜ ì˜í–¥ ì°¨ë‹¨
4. **ë””ë²„ê¹… ì ‘ê·¼ë²•:**
   - ì²« ë²ˆì§¸ ì„±ê³µ, ë‘ ë²ˆì§¸ ì‹¤íŒ¨ â†’ ìƒíƒœ ì˜¤ì—¼ ì˜ì‹¬
   - LSB íŒ¨í„´ ë¶„ì„ â†’ ACK/NACK ë¹„íŠ¸ ì˜ì‹¬
   - íƒ€ì´ë° ë‹¤ì´ì–´ê·¸ë¨ ê·¸ë ¤ë³´ê¸°

---

## ìš”ì•½ ë° êµí›ˆ

### ğŸ“Š ë¬¸ì œ ìš”ì•½í‘œ

| # | ë¬¸ì œ | ì¦ìƒ | ê·¼ë³¸ ì›ì¸ | í•´ê²° ë°©ë²• | ì˜í–¥ë„ | ì»¤ë°‹ |
|---|------|------|----------|----------|--------|------|
| **1** | **XSim ë¬¸ë²• í˜¸í™˜ì„±** | Compilation ì‹¤íŒ¨, indexed concatenation ì—ëŸ¬ | Vivado XSimì´ `{...}[...]` ì¦‰ì‹œ ì¸ë±ì‹± ë¯¸ì§€ì› | ì¤‘ê°„ ë³€ìˆ˜ ì‚¬ìš© (`received_addr`) | **ë†’ìŒ** - ì»´íŒŒì¼ ë¶ˆê°€ | ì´ˆê¸° ìˆ˜ì • |
| **2** | **I2C Pull-up ë¶€ì¬** | `rx_data='z'`, ACK ê°ì§€ ì‹¤íŒ¨, ì˜ëª»ëœ ì£¼ì†Œë„ ì—ëŸ¬ ì—†ìŒ | Open-drain I2Cì— í•„ìˆ˜ì¸ pull-up ì €í•­ ì—†ìŒ | `tri1` íƒ€ì… ì‚¬ìš© (ì‹œë®¬ë ˆì´ì…˜ í’€ì—…) | **ë†’ìŒ** - ì½ê¸° ë¶ˆê°€ | ì´ˆê¸° ìˆ˜ì • |
| **3** | **Write LSB ì†ìƒ** | LED=0xFE (ì˜ˆìƒ 0xFF), FND ì˜ëª»ëœ ìˆ«ì | RX_DATA_ACKì—ì„œ ACK ë¹„íŠ¸ë¥¼ ë°ì´í„° LSBë¡œ ì˜¤ì‚¬ìš© | `rx_shift[7:0]` ì§ì ‘ ì‚¬ìš© (shift ë¶ˆí•„ìš”) | **ì¤‘ê°„** - ë°ì´í„° ë¬´ê²°ì„± | ì´ˆê¸° ìˆ˜ì • |
| **4** | **ACK ì—ëŸ¬ ì¡°ê¸° í´ë¦¬ì–´** | ì˜ëª»ëœ ì£¼ì†Œ ì—ëŸ¬ ê°ì§€ ì•ˆ ë¨ | IDLE ìƒíƒœì—ì„œ ë§¤ í´ëŸ­ `ack_error=0` ì„¤ì • | ìƒˆ íŠ¸ëœì­ì…˜ ì‹œì‘(`start=1`)ì‹œì—ë§Œ í´ë¦¬ì–´ | **ë‚®ìŒ** - ê²€ì¦ ì‹¤íŒ¨ | ì¤‘ê°„ ìˆ˜ì • |
| **5** | **Switch Read LSB ì†ìƒ** | ì²« ì½ê¸° ì„±ê³µ, ì´í›„ LSB=1ë¡œ ë³€ê²½ (0x12â†’0x13) | TX_DATA_ACKì˜ ì¦‰ì‹œ Releaseë¡œ íƒ€ì´ë° ë¶ˆì•ˆì • + ìƒíƒœ ì˜¤ì—¼ | scl_falling_edge ë™ê¸°í™” + IDLE/WAIT_STOP ì´ˆê¸°í™” | **ì¤‘ê°„** - ë°˜ë³µ ì½ê¸° ì‹¤íŒ¨ | `db9a63f` |

### ğŸ¯ ì£¼ìš” êµí›ˆ

#### 1. **ë„êµ¬ íŠ¹ì„± ì´í•´ (ë¬¸ì œ 1, 2)**
- **ë„êµ¬ ê°„ ì°¨ì´:** í‘œì¤€ ì¤€ìˆ˜ ì½”ë“œë„ ë„êµ¬ë³„ ì§€ì› ì°¨ì´ ì¡´ì¬
- **ì‹œë®¬ë ˆì´í„° vs í•©ì„± ë„êµ¬:** ê°ê° ë‹¤ë¥¸ ì œì•½ê³¼ íŠ¹ì„±
- **í•´ê²°ì±…:**
  - ëª…ì‹œì ì´ê³  ë‹¨ê³„ì ì¸ ì½”ë”© (ì¤‘ê°„ ë³€ìˆ˜ í™œìš©)
  - ë„êµ¬ ë¬¸ì„œ í™•ì¸ (Vivado XSim limitations)

#### 2. **í•˜ë“œì›¨ì–´ í”„ë¡œí† ì½œì˜ ì „ê¸°ì  íŠ¹ì„± (ë¬¸ì œ 2)**
- **I2CëŠ” Open-Drain:** Pull-up ì—†ì´ ë™ì‘ ë¶ˆê°€
- **ì‹œë®¬ë ˆì´ì…˜ ê³ ë ¤ì‚¬í•­:**
  - `tri1`: ì‹œë®¬ë ˆì´ì…˜ í’€ì—…
  - ì‹¤ì œ HW: 4.7kÎ© ì™¸ë¶€ ì €í•­
- **í•´ê²°ì±…:**
  - í”„ë¡œí† ì½œ ìŠ¤í™ ì™„ë²½ ì´í•´
  - ì‹œë®¬ë ˆì´ì…˜ê³¼ ì‹¤ì œ HW ì°¨ì´ ì¸ì‹

#### 3. **ìƒíƒœ ë¨¸ì‹  ì„¤ê³„ ì›ì¹™ (ë¬¸ì œ 3, 4, 5)**
- **ìƒíƒœë³„ ì—­í•  ëª…í™•í™”:**
  - RX_DATA: ë°ì´í„° ìˆ˜ì‹ 
  - RX_DATA_ACK: ACK ì „ì†¡ (ë°ì´í„° ì²˜ë¦¬ ì•„ë‹˜!)
- **í”Œë˜ê·¸ ê´€ë¦¬:**
  - ì—ëŸ¬ í”Œë˜ê·¸ëŠ” ì‚¬ìš©ìê°€ í™•ì¸í•  ë•Œê¹Œì§€ ìœ ì§€
  - ìƒˆ ë™ì‘ ì‹œì‘ ì‹œì—ë§Œ í´ë¦¬ì–´
- **ìƒíƒœ ì´ˆê¸°í™”:**
  - IDLE, WAIT_STOPì—ì„œ ëª¨ë“  ë ˆì§€ìŠ¤í„° í´ë¦¬ì–´
  - ì´ì „ ìƒíƒœì˜ ì˜í–¥ ì°¨ë‹¨

#### 4. **íƒ€ì´ë° ë™ê¸°í™” (ë¬¸ì œ 5)**
- **í´ëŸ­ ë„ë©”ì¸:**
  - I2CëŠ” SCL ê¸°ì¤€ ë™ê¸°í™” í”„ë¡œí† ì½œ
  - ì‹ í˜¸ ë³€ê²½ì€ scl_falling_edge/rising_edgeì— ë§ì¶°ì•¼ í•¨
- **Setup/Hold Time:**
  - Master ìƒ˜í”Œë§ ì „ì— ë°ì´í„° ì•ˆì •í™” í•„ìš”
  - ì¡°ê¸° ReleaseëŠ” íƒ€ì´ë° violation
- **í•´ê²°ì±…:**
  - SCL edge ê¸°ì¤€ ìƒíƒœ ì „í™˜
  - íƒ€ì´ë° ë‹¤ì´ì–´ê·¸ë¨ìœ¼ë¡œ ê²€ì¦

#### 5. **ì²´ê³„ì  ë””ë²„ê¹… ë°©ë²•**
- **íŒ¨í„´ ë¶„ì„:**
  - 0xFFâ†’0xFE, 0x05â†’0x0A: LSB=0 íŒ¨í„´ â†’ ACK ë¹„íŠ¸ ì˜ì‹¬
  - ì²« ì„±ê³µ, ì´í›„ ì‹¤íŒ¨: ìƒíƒœ ì˜¤ì—¼ ì˜ì‹¬
  - LSB=1 ê³ ì •: NACK ë¹„íŠ¸ ì˜ì‹¬
- **íƒ€ì„ë¼ì¸ ë¶„ì„:**
  - í´ëŸ­ ì‚¬ì´í´ ë‹¨ìœ„ë¡œ ì‹ í˜¸ ì¶”ì 
  - ìƒíƒœ ì „í™˜ ì‹œì ê³¼ ê°’ ë³€ê²½ ì‹œì  ë¹„êµ
- **ì ì§„ì  ìˆ˜ì •:**
  - í•œ ë²ˆì— í•˜ë‚˜ì”© ìˆ˜ì • ë° ê²€ì¦
  - ê° ìˆ˜ì •ì˜ ì˜í–¥ ë²”ìœ„ íŒŒì•…

### ğŸ“ˆ ê°œë°œ ì§„í–‰ ìƒí™©

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚ ë‹¨ê³„ë³„ í…ŒìŠ¤íŠ¸ í†µê³¼ìœ¨                                      â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚ ì´ˆê¸° (ë¬¸ì œ 1, 2 ì „):  0/8 (0%)   - ì»´íŒŒì¼ ì‹¤íŒ¨          â”‚
â”‚ ë¬¸ì œ 1, 2 í•´ê²° í›„:    0/8 (0%)   - rx_data='z'          â”‚
â”‚ ë¬¸ì œ 3 í•´ê²° í›„:       5/8 (62%)  - Write ë™ì‘ ì‹œì‘       â”‚
â”‚ ë¬¸ì œ 4 í•´ê²° í›„:       6/8 (75%)  - ì˜ëª»ëœ ì£¼ì†Œ ê²€ì¦     â”‚
â”‚ ë¬¸ì œ 5 í•´ê²° í›„:       8/8 (100%) - ëª¨ë“  í…ŒìŠ¤íŠ¸ í†µê³¼ âœ“   â”‚
â”‚                                                          â”‚
â”‚ Board2Board í…ŒìŠ¤íŠ¸:  12/12 (100%) âœ“                     â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

### ğŸš€ ìµœì¢… ì„±ê³¼

**ì‹œë®¬ë ˆì´ì…˜ ê²€ì¦:**
- âœ… ë‹¨ì¼ ë³´ë“œ í…ŒìŠ¤íŠ¸: 8/8 í†µê³¼
- âœ… ë³´ë“œ ê°„ í†µì‹  í…ŒìŠ¤íŠ¸: 12/12 í†µê³¼
- âœ… 100% í…ŒìŠ¤íŠ¸ ì»¤ë²„ë¦¬ì§€

**ê²€ì¦ëœ ê¸°ëŠ¥:**
1. âœ“ Multi-slave I2C (LED 0x55, FND 0x56, Switch 0x57)
2. âœ“ Write operations (LED, FND)
3. âœ“ Read operations (Switch)
4. âœ“ Sequential operations (Write+Read ì¡°í•©)
5. âœ“ Error handling (ì˜ëª»ëœ ì£¼ì†Œ NACK)
6. âœ“ ì—°ì† ì½ê¸° (5íšŒ)
7. âœ“ ì¦‰ì‹œ ì „í™˜ (Writeâ†’Read)
8. âœ“ ë¹„íŠ¸ íŒ¨í„´ (0x00, 0xFF, 0xAA, 0x55)
9. âœ“ ë™ì  ë°ì´í„° ë³€ê²½

**ê°œë°œ ì—­ëŸ‰ í–¥ìƒ:**
- SystemVerilog FSM ì„¤ê³„ ë° ë””ë²„ê¹…
- I2C í”„ë¡œí† ì½œ ì™„ë²½ ì´í•´
- íƒ€ì´ë° ë¶„ì„ ë° ë™ê¸°í™”
- ë„êµ¬ë³„ ì œì•½ ì‚¬í•­ íŒŒì•…
- ì²´ê³„ì  íŠ¸ëŸ¬ë¸”ìŠˆíŒ… ë°©ë²•ë¡ 

### ğŸ“ í–¥í›„ ê°œì„  ì‚¬í•­

1. **ì¶”ê°€ ê²€ì¦:**
   - UVM í…ŒìŠ¤íŠ¸ë²¤ì¹˜ ê°œë°œ (ê³„íš ì¤‘)
   - Coverage ë¶„ì„
   - Corner case í…ŒìŠ¤íŠ¸ ê°•í™”

2. **ì„±ëŠ¥ ìµœì í™”:**
   - SCL ì£¼íŒŒìˆ˜ ê°€ë³€ (100kHz â†’ 400kHz)
   - Multi-byte ì „ì†¡ ì§€ì›
   - Register ê¸°ë°˜ ìŠ¬ë ˆì´ë¸Œ í™•ì¥

3. **í•˜ë“œì›¨ì–´ ë°°í¬:**
   - Basys3 ë³´ë“œ í•©ì„± ë° êµ¬í˜„
   - ì‹¤ì œ ë³´ë“œ ê°„ í†µì‹  í…ŒìŠ¤íŠ¸
   - PMOD ì¼€ì´ë¸” ì‹ í˜¸ í’ˆì§ˆ ì¸¡ì •

---

## ì°¸ê³  ìë£Œ

### ê´€ë ¨ ë¬¸ì„œ
- [I2C Specification (NXP)](https://www.nxp.com/docs/en/user-guide/UM10204.pdf)
- [Basys3 Reference Manual (Digilent)](https://digilent.com/reference/basys3/refmanual)
- [Vivado Design Suite User Guide: Synthesis (UG901)](https://www.xilinx.com/support/documentation/sw_manuals/xilinx2023_1/ug901-vivado-synthesis.pdf)

### í”„ë¡œì íŠ¸ ë¬¸ì„œ
- [QUICKSTART.md](../QUICKSTART.md) - ë¹ ë¥¸ ì‹œì‘ ê°€ì´ë“œ
- [BOARD2BOARD_TEST.md](../BOARD2BOARD_TEST.md) - ë³´ë“œ ê°„ í†µì‹  í…ŒìŠ¤íŠ¸
- [FILE_USAGE_GUIDE.md](../FILE_USAGE_GUIDE.md) - íŒŒì¼ êµ¬ì¡° ì„¤ëª…
- [UVM_VERIFICATION_PLAN.md](../UVM_VERIFICATION_PLAN.md) - UVM ê²€ì¦ ê³„íš

### í…ŒìŠ¤íŠ¸ ë¡œê·¸
- `i2c_system_tb`: 8/8 í…ŒìŠ¤íŠ¸ í†µê³¼
- `i2c_board2board_tb`: 12/12 í…ŒìŠ¤íŠ¸ í†µê³¼

---

**ì‘ì„±ì¼:** 2025-11-16
**ë²„ì „:** 1.0
**ì‘ì„±ì:** I2C Project Development Team
