Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date              : Tue Mar 15 22:48:06 2022
| Host              : lepus running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command           : report_timing_summary -file ./output/fc2_40/report/timing-summary.rpt
| Design            : top
| Device            : xcvu9p-flga2104
| Speed File        : -2L  PRODUCTION 1.27 02-28-2020
| Temperature Grade : E
--------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (10)
6. checking no_output_delay (22)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (22)
--------------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.063        0.000                      0                 1139        0.013        0.000                      0                 1139        2.217        0.000                       0                  1119  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
vclock  {0.000 2.492}        4.984           200.642         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
vclock              0.063        0.000                      0                 1139        0.013        0.000                      0                 1139        2.217        0.000                       0                  1119  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  vclock
  To Clock:  vclock

Setup :            0  Failing Endpoints,  Worst Slack        0.063ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.013ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.217ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.063ns  (required time - arrival time)
  Source:                 genblk1[31].reg_in/reg_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.492ns period=4.984ns})
  Destination:            reg_out/reg_out_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.492ns period=4.984ns})
  Path Group:             vclock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.984ns  (vclock rise@4.984ns - vclock rise@0.000ns)
  Data Path Delay:        4.725ns  (logic 2.504ns (52.995%)  route 2.221ns (47.005%))
  Logic Levels:           18  (CARRY8=10 LUT2=7 LUT5=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.041ns = ( 7.025 - 4.984 ) 
    Source Clock Delay      (SCD):    2.515ns
    Clock Pessimism Removal (CPR):    0.388ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.569ns (routing 0.582ns, distribution 0.987ns)
  Clock Net Delay (Destination): 1.385ns (routing 0.531ns, distribution 0.854ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclock rise edge)     0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.595     0.595 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.595    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.595 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.918    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.946 r  clk_IBUF_BUFG_inst/O
    X3Y8 (CLOCK_ROOT)    net (fo=1118, routed)        1.569     2.515    genblk1[31].reg_in/clk_IBUF_BUFG
    SLICE_X115Y521       FDRE                                         r  genblk1[31].reg_in/reg_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y521       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.594 r  genblk1[31].reg_in/reg_out_reg[0]/Q
                         net (fo=6, routed)           0.228     2.822    conv/mul15/reg_out[0]_i_151[0]
    SLICE_X115Y521       CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[4])
                                                      0.200     3.022 r  conv/mul15/z__0_carry/O[4]
                         net (fo=1, routed)           0.132     3.154    genblk1[30].reg_in/reg_out_reg[21]_i_193[2]
    SLICE_X115Y523       LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.122     3.276 r  genblk1[30].reg_in/reg_out[0]_i_148/O
                         net (fo=1, routed)           0.009     3.285    conv/add000066/reg_out[0]_i_28_3[2]
    SLICE_X115Y523       CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[5])
                                                      0.180     3.465 r  conv/add000066/reg_out_reg[0]_i_53/O[5]
                         net (fo=1, routed)           0.222     3.687    conv/add000066/reg_out_reg[0]_i_53_n_10
    SLICE_X118Y523       LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.148     3.835 r  conv/add000066/reg_out[0]_i_468/O
                         net (fo=1, routed)           0.011     3.846    conv/add000066/reg_out[0]_i_468_n_0
    SLICE_X118Y523       CARRY8 (Prop_CARRY8_SLICEL_S[5]_O[7])
                                                      0.134     3.980 r  conv/add000066/reg_out_reg[0]_i_287/O[7]
                         net (fo=1, routed)           0.230     4.210    conv/add000066/reg_out_reg[0]_i_287_n_8
    SLICE_X117Y524       LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.101     4.311 r  conv/add000066/reg_out[0]_i_129/O
                         net (fo=1, routed)           0.015     4.326    conv/add000066/reg_out[0]_i_129_n_0
    SLICE_X117Y524       CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117     4.443 r  conv/add000066/reg_out_reg[0]_i_52/CO[7]
                         net (fo=1, routed)           0.026     4.469    conv/add000066/reg_out_reg[0]_i_52_n_0
    SLICE_X117Y525       CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     4.525 r  conv/add000066/reg_out_reg[21]_i_45/O[0]
                         net (fo=1, routed)           0.238     4.763    conv/add000066/reg_out_reg[21]_i_45_n_15
    SLICE_X117Y520       LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.052     4.815 r  conv/add000066/reg_out[16]_i_36/O
                         net (fo=1, routed)           0.016     4.831    conv/add000066/reg_out[16]_i_36_n_0
    SLICE_X117Y520       CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[5])
                                                      0.237     5.068 r  conv/add000066/reg_out_reg[16]_i_20/O[5]
                         net (fo=2, routed)           0.331     5.399    conv/add000066/reg_out_reg[16]_i_20_n_10
    SLICE_X113Y518       LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.123     5.522 r  conv/add000066/reg_out[16]_i_23/O
                         net (fo=1, routed)           0.022     5.544    conv/add000066/reg_out[16]_i_23_n_0
    SLICE_X113Y518       CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     5.703 r  conv/add000066/reg_out_reg[16]_i_11/CO[7]
                         net (fo=1, routed)           0.026     5.729    conv/add000066/reg_out_reg[16]_i_11_n_0
    SLICE_X113Y519       CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.076     5.805 r  conv/add000066/reg_out_reg[21]_i_10/O[1]
                         net (fo=2, routed)           0.180     5.985    conv/add000066/reg_out_reg[21]_i_10_n_14
    SLICE_X113Y522       LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.100     6.085 r  conv/add000066/reg_out[21]_i_14/O
                         net (fo=1, routed)           0.016     6.101    conv/add000066/reg_out[21]_i_14_n_0
    SLICE_X113Y522       CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[4])
                                                      0.204     6.305 r  conv/add000066/reg_out_reg[21]_i_3/O[4]
                         net (fo=3, routed)           0.130     6.435    conv/add000066/reg_out_reg[21]_i_3_n_11
    SLICE_X114Y522       LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.122     6.557 r  conv/add000066/reg_out[21]_i_6/O
                         net (fo=1, routed)           0.009     6.566    conv/add000066/reg_out[21]_i_6_n_0
    SLICE_X114Y522       CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[5])
                                                      0.180     6.746 r  conv/add000066/reg_out_reg[21]_i_2/O[5]
                         net (fo=2, routed)           0.132     6.878    reg_out/a[21]
    SLICE_X114Y522       LUT2 (Prop_E5LUT_SLICEL_I0_O)
                                                      0.114     6.992 r  reg_out/reg_out[21]_i_1/O
                         net (fo=21, routed)          0.248     7.240    reg_out/reg_out[21]_i_1_n_0
    SLICE_X113Y522       FDRE                                         r  reg_out/reg_out_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock vclock rise edge)     4.984     4.984 r  
    AP13                                              0.000     4.984 r  clk (IN)
                         net (fo=0)                   0.000     4.984    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.345     5.329 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.329    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.329 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     5.616    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.640 r  clk_IBUF_BUFG_inst/O
    X3Y8 (CLOCK_ROOT)    net (fo=1118, routed)        1.385     7.025    reg_out/clk_IBUF_BUFG
    SLICE_X113Y522       FDRE                                         r  reg_out/reg_out_reg[6]/C
                         clock pessimism              0.388     7.412    
                         clock uncertainty           -0.035     7.377    
    SLICE_X113Y522       FDRE (Setup_DFF_SLICEM_C_R)
                                                     -0.074     7.303    reg_out/reg_out_reg[6]
  -------------------------------------------------------------------
                         required time                          7.303    
                         arrival time                          -7.240    
  -------------------------------------------------------------------
                         slack                                  0.063    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 demux/genblk1[49].z_reg[49][2]/C
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.492ns period=4.984ns})
  Destination:            genblk1[49].reg_in/reg_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.492ns period=4.984ns})
  Path Group:             vclock
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (vclock rise@0.000ns - vclock rise@0.000ns)
  Data Path Delay:        0.127ns  (logic 0.060ns (47.244%)  route 0.067ns (52.756%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.415ns
    Source Clock Delay      (SCD):    1.934ns
    Clock Pessimism Removal (CPR):    0.430ns
  Clock Net Delay (Source):      1.278ns (routing 0.531ns, distribution 0.747ns)
  Clock Net Delay (Destination): 1.469ns (routing 0.582ns, distribution 0.887ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclock rise edge)     0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.345     0.345 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.345    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     0.632    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.656 r  clk_IBUF_BUFG_inst/O
    X3Y8 (CLOCK_ROOT)    net (fo=1118, routed)        1.278     1.934    demux/clk_IBUF_BUFG
    SLICE_X109Y515       FDRE                                         r  demux/genblk1[49].z_reg[49][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y515       FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.060     1.994 r  demux/genblk1[49].z_reg[49][2]/Q
                         net (fo=1, routed)           0.067     2.061    genblk1[49].reg_in/D[2]
    SLICE_X109Y516       FDRE                                         r  genblk1[49].reg_in/reg_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclock rise edge)     0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.595     0.595 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.595    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.595 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.918    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.946 r  clk_IBUF_BUFG_inst/O
    X3Y8 (CLOCK_ROOT)    net (fo=1118, routed)        1.469     2.415    genblk1[49].reg_in/clk_IBUF_BUFG
    SLICE_X109Y516       FDRE                                         r  genblk1[49].reg_in/reg_out_reg[2]/C
                         clock pessimism             -0.430     1.985    
    SLICE_X109Y516       FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.062     2.047    genblk1[49].reg_in/reg_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.047    
                         arrival time                           2.061    
  -------------------------------------------------------------------
                         slack                                  0.013    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vclock
Waveform(ns):       { 0.000 2.492 }
Period(ns):         4.984
Sources:            { clk }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I  n/a            1.290         4.984       3.694      BUFGCE_X1Y194   clk_IBUF_BUFG_inst/I
Low Pulse Width   Slow    FDRE/C    n/a            0.275         2.492       2.217      SLICE_X114Y509  genblk1[122].reg_in/reg_out_reg[0]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         2.492       2.217      SLICE_X111Y521  demux/genblk1[40].z_reg[40][2]/C



