<profile>

<section name = "Vitis HLS Report for 'ClefiaKeySet128'" level="0">
<item name = "Date">Tue Dec  6 19:11:00 2022
</item>
<item name = "Version">2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)</item>
<item name = "Project">CLEFIA_ip</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 6.998 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">563, 563, 5.630 us, 5.630 us, 563, 563, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_1_fu_36">ClefiaKeySet128_Pipeline_VITIS_LOOP_116_1, 19, 19, 0.190 us, 0.190 us, 19, 19, no</column>
<column name="grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44">ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1, 353, 353, 3.530 us, 3.530 us, 353, 353, no</column>
<column name="grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116_fu_56">ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116, 10, 10, 0.100 us, 0.100 us, 10, 10, no</column>
<column name="grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115_fu_64">ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115, 19, 19, 0.190 us, 0.190 us, 19, 19, no</column>
<column name="grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70">ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1, 153, 153, 1.530 us, 1.530 us, 153, 153, no</column>
<column name="grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_117_fu_79">ClefiaKeySet128_Pipeline_VITIS_LOOP_116_117, 10, 10, 0.100 us, 0.100 us, 10, 10, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 2, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">4, -, 921, 3684, -</column>
<column name="Memory">1, -, 48, 6, 0</column>
<column name="Multiplexer">-, -, -, 388, -</column>
<column name="Register">-, -, 16, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">1, 0, ~0, 7, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_1_fu_36">ClefiaKeySet128_Pipeline_VITIS_LOOP_116_1, 0, 0, 20, 64, 0</column>
<column name="grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115_fu_64">ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115, 0, 0, 12, 60, 0</column>
<column name="grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116_fu_56">ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116, 0, 0, 19, 64, 0</column>
<column name="grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_117_fu_79">ClefiaKeySet128_Pipeline_VITIS_LOOP_116_117, 0, 0, 19, 84, 0</column>
<column name="grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44">ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1, 4, 0, 407, 1894, 0</column>
<column name="grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70">ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1, 0, 0, 444, 1518, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="con128_U">ClefiaKeySet128_con128_ROM_AUTO_1R, 1, 0, 0, 0, 240, 8, 1, 1920</column>
<column name="fin_U">ClefiaKeySet128_fin_RAM_AUTO_1R1W, 0, 16, 2, 0, 16, 8, 1, 128</column>
<column name="fout_U">ClefiaKeySet128_fin_RAM_AUTO_1R1W, 0, 16, 2, 0, 16, 8, 1, 128</column>
<column name="lk_U">ClefiaKeySet128_fin_RAM_AUTO_1R1W, 0, 16, 2, 0, 16, 8, 1, 128</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="ap_block_state4_on_subcall_done">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">59, 11, 1, 11</column>
<column name="con128_address0">14, 3, 8, 24</column>
<column name="con128_ce0">14, 3, 1, 3</column>
<column name="fin_address0">14, 3, 4, 12</column>
<column name="fin_ce0">14, 3, 1, 3</column>
<column name="fin_ce1">9, 2, 1, 2</column>
<column name="fin_d0">14, 3, 8, 24</column>
<column name="fin_we0">14, 3, 1, 3</column>
<column name="fin_we1">9, 2, 1, 2</column>
<column name="fout_address0">14, 3, 4, 12</column>
<column name="fout_ce0">14, 3, 1, 3</column>
<column name="fout_ce1">9, 2, 1, 2</column>
<column name="fout_we0">9, 2, 1, 2</column>
<column name="fout_we1">9, 2, 1, 2</column>
<column name="lk_address0">14, 3, 4, 12</column>
<column name="lk_ce0">14, 3, 1, 3</column>
<column name="lk_ce1">9, 2, 1, 2</column>
<column name="lk_d0">14, 3, 8, 24</column>
<column name="lk_we0">14, 3, 1, 3</column>
<column name="lk_we1">9, 2, 1, 2</column>
<column name="rk_address0">20, 4, 8, 32</column>
<column name="rk_ce0">20, 4, 1, 4</column>
<column name="rk_ce1">9, 2, 1, 2</column>
<column name="rk_d0">20, 4, 8, 32</column>
<column name="rk_we0">20, 4, 1, 4</column>
<column name="rk_we1">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">10, 0, 10, 0</column>
<column name="grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115_fu_64_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116_fu_56_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_117_fu_79_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_1_fu_36_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_ap_start_reg">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, ClefiaKeySet128, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, ClefiaKeySet128, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, ClefiaKeySet128, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, ClefiaKeySet128, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, ClefiaKeySet128, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, ClefiaKeySet128, return value</column>
<column name="rk_address0">out, 8, ap_memory, rk, array</column>
<column name="rk_ce0">out, 1, ap_memory, rk, array</column>
<column name="rk_we0">out, 1, ap_memory, rk, array</column>
<column name="rk_d0">out, 8, ap_memory, rk, array</column>
<column name="rk_address1">out, 8, ap_memory, rk, array</column>
<column name="rk_ce1">out, 1, ap_memory, rk, array</column>
<column name="rk_we1">out, 1, ap_memory, rk, array</column>
<column name="rk_d1">out, 8, ap_memory, rk, array</column>
</table>
</item>
</section>
</profile>
