Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : MyDesign
Version: P-2019.03-SP1
Date   : Thu Nov 11 00:52:22 2021
****************************************

Operating Conditions: slow   Library: NangateOpenCellLibrary_PDKv1_2_v2008_10_slow_nldm
Wire Load Model Mode: top

  Startpoint: state_c_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dut_sram_read_address_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                 0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  state_c_reg[0]/CK (DFFR_X1)                           0.0000     0.0000 r
  state_c_reg[0]/QN (DFFR_X1)                           0.5007     0.5007 r
  U738/ZN (NAND2_X2)                                    0.0904     0.5911 f
  U594/ZN (INV_X2)                                      0.0762     0.6673 r
  U486/ZN (NAND2_X1)                                    0.0605     0.7277 f
  U736/ZN (NAND2_X2)                                    0.1051     0.8329 r
  U573/ZN (INV_X2)                                      0.0651     0.8979 f
  U1037/ZN (OAI211_X4)                                  0.2355     1.1334 r
  U556/ZN (NAND2_X2)                                    0.1137     1.2471 f
  U505/ZN (NAND2_X1)                                    0.1642     1.4113 r
  U583/ZN (INV_X1)                                      0.0613     1.4726 f
  U588/ZN (NOR2_X1)                                     0.2108     1.6833 r
  U1345/ZN (NAND2_X2)                                   0.0991     1.7824 f
  U485/ZN (AND3_X2)                                     0.1972     1.9796 f
  dut_sram_read_address_reg[3]/D (DFFR_X2)              0.0000     1.9796 f
  data arrival time                                                1.9796

  clock clk (rise edge)                                 2.4390     2.4390
  clock network delay (ideal)                           0.0000     2.4390
  clock uncertainty                                    -0.0500     2.3890
  dut_sram_read_address_reg[3]/CK (DFFR_X2)             0.0000     2.3890 r
  library setup time                                   -0.4086     1.9804
  data required time                                               1.9804
  --------------------------------------------------------------------------
  data required time                                               1.9804
  data arrival time                                               -1.9796
  --------------------------------------------------------------------------
  slack (MET)                                                      0.0008


1
