5 e 181 * 0
8 /data/cf/uvpd1/sn3/trevorw/trevorw/projects/covered/diags/verilog -t main -vcd mbit_sel6.4.vcd -o mbit_sel6.4.cdd -v mbit_sel6.4.v -D DUMP
3 0 $root "$root" NA 0 0 1
3 0 main "main" mbit_sel6.4.v 1 17 1
1 b 0 c0000 1 0 31 0 32 17 3 0 0 0 0
1 b 0 c0000 1 0 31 0 32 17 7 0 0 0 0
1 b 0 c0000 1 0 31 0 32 17 b 0 0 0 0
1 b 0 c0000 1 0 31 0 32 17 f 0 0 0 0
3 0 foo "main.f0" mbit_sel6.4.v 20 29 1
2 1 27 150015 1 0 1004 0 0 32 48 0 0
2 2 27 f0011 0 1 1410 0 0 1 1 bar
2 3 27 f0015 2 36 6 1 2
1 incr 0 c0000 1 0 31 0 32 17 4 0 0 0 0
1 b 0 c0000 1 0 3 0 4 17 3 0 0 0 0
1 a 0 c0000 1 0 15 0 16 17 8421 0 0 0 0
1 c 0 c0000 1 0 3 0 4 17 1 0 0 0 0
1 bar 27 6000f 1 0 0 0 1 17 1 1 0 0 0
4 3 f 3 3
3 0 foo "main.f1" mbit_sel6.4.v 20 29 1
2 4 27 150015 1 0 1004 0 0 32 48 0 0
2 5 27 f0011 0 1 1410 0 0 2 1 bar
2 6 27 f0015 2 36 6 4 5
1 incr 0 c0000 1 0 31 0 32 17 4 0 0 0 0
1 b 0 c0000 1 0 3 0 4 17 7 0 0 0 0
1 a 0 c0000 1 0 15 0 16 17 8421 0 0 0 0
1 c 0 c0000 1 0 3 0 4 17 2 0 0 0 0
1 bar 27 6000f 1 0 1 0 2 17 3 3 0 0 0
4 6 f 6 6
3 0 foo "main.f2" mbit_sel6.4.v 20 29 1
2 7 27 150015 1 0 1004 0 0 32 48 0 0
2 8 27 f0011 0 1 1410 0 0 4 1 bar
2 9 27 f0015 2 36 6 7 8
1 incr 0 c0000 1 0 31 0 32 17 4 0 0 0 0
1 b 0 c0000 1 0 3 0 4 17 b 0 0 0 0
1 a 0 c0000 1 0 15 0 16 17 8421 0 0 0 0
1 c 0 c0000 1 0 3 0 4 17 4 0 0 0 0
1 bar 27 6000f 1 0 3 0 4 17 f f 0 0 0
4 9 f 9 9
3 0 foo "main.f3" mbit_sel6.4.v 20 29 1
2 10 27 150015 1 0 1004 0 0 32 48 0 0
2 11 27 f0011 0 1 1410 0 0 8 1 bar
2 12 27 f0015 2 36 6 10 11
1 incr 0 c0000 1 0 31 0 32 17 4 0 0 0 0
1 b 0 c0000 1 0 3 0 4 17 f 0 0 0 0
1 a 0 c0000 1 0 15 0 16 17 8421 0 0 0 0
1 c 0 c0000 1 0 3 0 4 17 8 0 0 0 0
1 bar 27 6000f 1 0 7 0 8 17 ff ff 0 0 0
4 12 f 12 12
3 1 main.$u0 "main.$u0" mbit_sel6.4.v 0 15 1
