Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Nov 28 11:21:50 2019
| Host         : PTO1002 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file tragaperras_timing_summary_routed.rpt -pb tragaperras_timing_summary_routed.pb -rpx tragaperras_timing_summary_routed.rpx -warn_on_violation
| Design       : tragaperras
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.958        0.000                      0                  314        0.166        0.000                      0                  314        4.500        0.000                       0                   183  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.958        0.000                      0                  314        0.166        0.000                      0                  314        4.500        0.000                       0                   183  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.958ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.166ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.958ns  (required time - arrival time)
  Source:                 modDebFin/count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            modDebFin/count_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.777ns  (logic 0.828ns (21.923%)  route 2.949ns (78.077%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=182, routed)         1.623     5.144    modDebFin/CLK
    SLICE_X58Y21         FDCE                                         r  modDebFin/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y21         FDCE (Prop_fdce_C_Q)         0.456     5.600 r  modDebFin/count_reg[7]/Q
                         net (fo=2, routed)           0.822     6.422    modDebFin/count_reg[7]
    SLICE_X59Y22         LUT4 (Prop_lut4_I1_O)        0.124     6.546 r  modDebFin/FSM_sequential_state[1]_i_3__0/O
                         net (fo=1, routed)           0.985     7.532    modDebFin/FSM_sequential_state[1]_i_3__0_n_0
    SLICE_X59Y23         LUT6 (Prop_lut6_I0_O)        0.124     7.656 f  modDebFin/FSM_sequential_state[1]_i_2__0/O
                         net (fo=3, routed)           0.493     8.148    modDebFin/FSM_sequential_state[1]_i_2__0_n_0
    SLICE_X59Y22         LUT4 (Prop_lut4_I3_O)        0.124     8.272 r  modDebFin/count[0]_i_1__0/O
                         net (fo=23, routed)          0.649     8.921    modDebFin/count[0]_i_1__0_n_0
    SLICE_X58Y22         FDCE                                         r  modDebFin/count_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=182, routed)         1.504    14.845    modDebFin/CLK
    SLICE_X58Y22         FDCE                                         r  modDebFin/count_reg[10]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X58Y22         FDCE (Setup_fdce_C_CE)      -0.205    14.879    modDebFin/count_reg[10]
  -------------------------------------------------------------------
                         required time                         14.879    
                         arrival time                          -8.921    
  -------------------------------------------------------------------
                         slack                                  5.958    

Slack (MET) :             5.958ns  (required time - arrival time)
  Source:                 modDebFin/count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            modDebFin/count_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.777ns  (logic 0.828ns (21.923%)  route 2.949ns (78.077%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=182, routed)         1.623     5.144    modDebFin/CLK
    SLICE_X58Y21         FDCE                                         r  modDebFin/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y21         FDCE (Prop_fdce_C_Q)         0.456     5.600 r  modDebFin/count_reg[7]/Q
                         net (fo=2, routed)           0.822     6.422    modDebFin/count_reg[7]
    SLICE_X59Y22         LUT4 (Prop_lut4_I1_O)        0.124     6.546 r  modDebFin/FSM_sequential_state[1]_i_3__0/O
                         net (fo=1, routed)           0.985     7.532    modDebFin/FSM_sequential_state[1]_i_3__0_n_0
    SLICE_X59Y23         LUT6 (Prop_lut6_I0_O)        0.124     7.656 f  modDebFin/FSM_sequential_state[1]_i_2__0/O
                         net (fo=3, routed)           0.493     8.148    modDebFin/FSM_sequential_state[1]_i_2__0_n_0
    SLICE_X59Y22         LUT4 (Prop_lut4_I3_O)        0.124     8.272 r  modDebFin/count[0]_i_1__0/O
                         net (fo=23, routed)          0.649     8.921    modDebFin/count[0]_i_1__0_n_0
    SLICE_X58Y22         FDCE                                         r  modDebFin/count_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=182, routed)         1.504    14.845    modDebFin/CLK
    SLICE_X58Y22         FDCE                                         r  modDebFin/count_reg[11]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X58Y22         FDCE (Setup_fdce_C_CE)      -0.205    14.879    modDebFin/count_reg[11]
  -------------------------------------------------------------------
                         required time                         14.879    
                         arrival time                          -8.921    
  -------------------------------------------------------------------
                         slack                                  5.958    

Slack (MET) :             5.958ns  (required time - arrival time)
  Source:                 modDebFin/count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            modDebFin/count_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.777ns  (logic 0.828ns (21.923%)  route 2.949ns (78.077%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=182, routed)         1.623     5.144    modDebFin/CLK
    SLICE_X58Y21         FDCE                                         r  modDebFin/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y21         FDCE (Prop_fdce_C_Q)         0.456     5.600 r  modDebFin/count_reg[7]/Q
                         net (fo=2, routed)           0.822     6.422    modDebFin/count_reg[7]
    SLICE_X59Y22         LUT4 (Prop_lut4_I1_O)        0.124     6.546 r  modDebFin/FSM_sequential_state[1]_i_3__0/O
                         net (fo=1, routed)           0.985     7.532    modDebFin/FSM_sequential_state[1]_i_3__0_n_0
    SLICE_X59Y23         LUT6 (Prop_lut6_I0_O)        0.124     7.656 f  modDebFin/FSM_sequential_state[1]_i_2__0/O
                         net (fo=3, routed)           0.493     8.148    modDebFin/FSM_sequential_state[1]_i_2__0_n_0
    SLICE_X59Y22         LUT4 (Prop_lut4_I3_O)        0.124     8.272 r  modDebFin/count[0]_i_1__0/O
                         net (fo=23, routed)          0.649     8.921    modDebFin/count[0]_i_1__0_n_0
    SLICE_X58Y22         FDCE                                         r  modDebFin/count_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=182, routed)         1.504    14.845    modDebFin/CLK
    SLICE_X58Y22         FDCE                                         r  modDebFin/count_reg[8]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X58Y22         FDCE (Setup_fdce_C_CE)      -0.205    14.879    modDebFin/count_reg[8]
  -------------------------------------------------------------------
                         required time                         14.879    
                         arrival time                          -8.921    
  -------------------------------------------------------------------
                         slack                                  5.958    

Slack (MET) :             5.958ns  (required time - arrival time)
  Source:                 modDebFin/count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            modDebFin/count_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.777ns  (logic 0.828ns (21.923%)  route 2.949ns (78.077%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=182, routed)         1.623     5.144    modDebFin/CLK
    SLICE_X58Y21         FDCE                                         r  modDebFin/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y21         FDCE (Prop_fdce_C_Q)         0.456     5.600 r  modDebFin/count_reg[7]/Q
                         net (fo=2, routed)           0.822     6.422    modDebFin/count_reg[7]
    SLICE_X59Y22         LUT4 (Prop_lut4_I1_O)        0.124     6.546 r  modDebFin/FSM_sequential_state[1]_i_3__0/O
                         net (fo=1, routed)           0.985     7.532    modDebFin/FSM_sequential_state[1]_i_3__0_n_0
    SLICE_X59Y23         LUT6 (Prop_lut6_I0_O)        0.124     7.656 f  modDebFin/FSM_sequential_state[1]_i_2__0/O
                         net (fo=3, routed)           0.493     8.148    modDebFin/FSM_sequential_state[1]_i_2__0_n_0
    SLICE_X59Y22         LUT4 (Prop_lut4_I3_O)        0.124     8.272 r  modDebFin/count[0]_i_1__0/O
                         net (fo=23, routed)          0.649     8.921    modDebFin/count[0]_i_1__0_n_0
    SLICE_X58Y22         FDCE                                         r  modDebFin/count_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=182, routed)         1.504    14.845    modDebFin/CLK
    SLICE_X58Y22         FDCE                                         r  modDebFin/count_reg[9]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X58Y22         FDCE (Setup_fdce_C_CE)      -0.205    14.879    modDebFin/count_reg[9]
  -------------------------------------------------------------------
                         required time                         14.879    
                         arrival time                          -8.921    
  -------------------------------------------------------------------
                         slack                                  5.958    

Slack (MET) :             6.013ns  (required time - arrival time)
  Source:                 modDebFin/count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            modDebFin/count_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.725ns  (logic 0.828ns (22.230%)  route 2.897ns (77.770%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=182, routed)         1.623     5.144    modDebFin/CLK
    SLICE_X58Y21         FDCE                                         r  modDebFin/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y21         FDCE (Prop_fdce_C_Q)         0.456     5.600 r  modDebFin/count_reg[7]/Q
                         net (fo=2, routed)           0.822     6.422    modDebFin/count_reg[7]
    SLICE_X59Y22         LUT4 (Prop_lut4_I1_O)        0.124     6.546 r  modDebFin/FSM_sequential_state[1]_i_3__0/O
                         net (fo=1, routed)           0.985     7.532    modDebFin/FSM_sequential_state[1]_i_3__0_n_0
    SLICE_X59Y23         LUT6 (Prop_lut6_I0_O)        0.124     7.656 f  modDebFin/FSM_sequential_state[1]_i_2__0/O
                         net (fo=3, routed)           0.493     8.148    modDebFin/FSM_sequential_state[1]_i_2__0_n_0
    SLICE_X59Y22         LUT4 (Prop_lut4_I3_O)        0.124     8.272 r  modDebFin/count[0]_i_1__0/O
                         net (fo=23, routed)          0.597     8.869    modDebFin/count[0]_i_1__0_n_0
    SLICE_X58Y20         FDCE                                         r  modDebFin/count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=182, routed)         1.507    14.848    modDebFin/CLK
    SLICE_X58Y20         FDCE                                         r  modDebFin/count_reg[0]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X58Y20         FDCE (Setup_fdce_C_CE)      -0.205    14.882    modDebFin/count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.882    
                         arrival time                          -8.869    
  -------------------------------------------------------------------
                         slack                                  6.013    

Slack (MET) :             6.013ns  (required time - arrival time)
  Source:                 modDebFin/count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            modDebFin/count_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.725ns  (logic 0.828ns (22.230%)  route 2.897ns (77.770%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=182, routed)         1.623     5.144    modDebFin/CLK
    SLICE_X58Y21         FDCE                                         r  modDebFin/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y21         FDCE (Prop_fdce_C_Q)         0.456     5.600 r  modDebFin/count_reg[7]/Q
                         net (fo=2, routed)           0.822     6.422    modDebFin/count_reg[7]
    SLICE_X59Y22         LUT4 (Prop_lut4_I1_O)        0.124     6.546 r  modDebFin/FSM_sequential_state[1]_i_3__0/O
                         net (fo=1, routed)           0.985     7.532    modDebFin/FSM_sequential_state[1]_i_3__0_n_0
    SLICE_X59Y23         LUT6 (Prop_lut6_I0_O)        0.124     7.656 f  modDebFin/FSM_sequential_state[1]_i_2__0/O
                         net (fo=3, routed)           0.493     8.148    modDebFin/FSM_sequential_state[1]_i_2__0_n_0
    SLICE_X59Y22         LUT4 (Prop_lut4_I3_O)        0.124     8.272 r  modDebFin/count[0]_i_1__0/O
                         net (fo=23, routed)          0.597     8.869    modDebFin/count[0]_i_1__0_n_0
    SLICE_X58Y20         FDCE                                         r  modDebFin/count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=182, routed)         1.507    14.848    modDebFin/CLK
    SLICE_X58Y20         FDCE                                         r  modDebFin/count_reg[1]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X58Y20         FDCE (Setup_fdce_C_CE)      -0.205    14.882    modDebFin/count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.882    
                         arrival time                          -8.869    
  -------------------------------------------------------------------
                         slack                                  6.013    

Slack (MET) :             6.013ns  (required time - arrival time)
  Source:                 modDebFin/count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            modDebFin/count_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.725ns  (logic 0.828ns (22.230%)  route 2.897ns (77.770%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=182, routed)         1.623     5.144    modDebFin/CLK
    SLICE_X58Y21         FDCE                                         r  modDebFin/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y21         FDCE (Prop_fdce_C_Q)         0.456     5.600 r  modDebFin/count_reg[7]/Q
                         net (fo=2, routed)           0.822     6.422    modDebFin/count_reg[7]
    SLICE_X59Y22         LUT4 (Prop_lut4_I1_O)        0.124     6.546 r  modDebFin/FSM_sequential_state[1]_i_3__0/O
                         net (fo=1, routed)           0.985     7.532    modDebFin/FSM_sequential_state[1]_i_3__0_n_0
    SLICE_X59Y23         LUT6 (Prop_lut6_I0_O)        0.124     7.656 f  modDebFin/FSM_sequential_state[1]_i_2__0/O
                         net (fo=3, routed)           0.493     8.148    modDebFin/FSM_sequential_state[1]_i_2__0_n_0
    SLICE_X59Y22         LUT4 (Prop_lut4_I3_O)        0.124     8.272 r  modDebFin/count[0]_i_1__0/O
                         net (fo=23, routed)          0.597     8.869    modDebFin/count[0]_i_1__0_n_0
    SLICE_X58Y20         FDCE                                         r  modDebFin/count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=182, routed)         1.507    14.848    modDebFin/CLK
    SLICE_X58Y20         FDCE                                         r  modDebFin/count_reg[2]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X58Y20         FDCE (Setup_fdce_C_CE)      -0.205    14.882    modDebFin/count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.882    
                         arrival time                          -8.869    
  -------------------------------------------------------------------
                         slack                                  6.013    

Slack (MET) :             6.013ns  (required time - arrival time)
  Source:                 modDebFin/count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            modDebFin/count_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.725ns  (logic 0.828ns (22.230%)  route 2.897ns (77.770%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=182, routed)         1.623     5.144    modDebFin/CLK
    SLICE_X58Y21         FDCE                                         r  modDebFin/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y21         FDCE (Prop_fdce_C_Q)         0.456     5.600 r  modDebFin/count_reg[7]/Q
                         net (fo=2, routed)           0.822     6.422    modDebFin/count_reg[7]
    SLICE_X59Y22         LUT4 (Prop_lut4_I1_O)        0.124     6.546 r  modDebFin/FSM_sequential_state[1]_i_3__0/O
                         net (fo=1, routed)           0.985     7.532    modDebFin/FSM_sequential_state[1]_i_3__0_n_0
    SLICE_X59Y23         LUT6 (Prop_lut6_I0_O)        0.124     7.656 f  modDebFin/FSM_sequential_state[1]_i_2__0/O
                         net (fo=3, routed)           0.493     8.148    modDebFin/FSM_sequential_state[1]_i_2__0_n_0
    SLICE_X59Y22         LUT4 (Prop_lut4_I3_O)        0.124     8.272 r  modDebFin/count[0]_i_1__0/O
                         net (fo=23, routed)          0.597     8.869    modDebFin/count[0]_i_1__0_n_0
    SLICE_X58Y20         FDCE                                         r  modDebFin/count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=182, routed)         1.507    14.848    modDebFin/CLK
    SLICE_X58Y20         FDCE                                         r  modDebFin/count_reg[3]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X58Y20         FDCE (Setup_fdce_C_CE)      -0.205    14.882    modDebFin/count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.882    
                         arrival time                          -8.869    
  -------------------------------------------------------------------
                         slack                                  6.013    

Slack (MET) :             6.041ns  (required time - arrival time)
  Source:                 modDebFin/count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            modDebFin/count_reg[20]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.677ns  (logic 0.828ns (22.521%)  route 2.849ns (77.479%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=182, routed)         1.623     5.144    modDebFin/CLK
    SLICE_X58Y21         FDCE                                         r  modDebFin/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y21         FDCE (Prop_fdce_C_Q)         0.456     5.600 r  modDebFin/count_reg[7]/Q
                         net (fo=2, routed)           0.822     6.422    modDebFin/count_reg[7]
    SLICE_X59Y22         LUT4 (Prop_lut4_I1_O)        0.124     6.546 r  modDebFin/FSM_sequential_state[1]_i_3__0/O
                         net (fo=1, routed)           0.985     7.532    modDebFin/FSM_sequential_state[1]_i_3__0_n_0
    SLICE_X59Y23         LUT6 (Prop_lut6_I0_O)        0.124     7.656 f  modDebFin/FSM_sequential_state[1]_i_2__0/O
                         net (fo=3, routed)           0.493     8.148    modDebFin/FSM_sequential_state[1]_i_2__0_n_0
    SLICE_X59Y22         LUT4 (Prop_lut4_I3_O)        0.124     8.272 r  modDebFin/count[0]_i_1__0/O
                         net (fo=23, routed)          0.548     8.821    modDebFin/count[0]_i_1__0_n_0
    SLICE_X58Y25         FDCE                                         r  modDebFin/count_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=182, routed)         1.501    14.842    modDebFin/CLK
    SLICE_X58Y25         FDCE                                         r  modDebFin/count_reg[20]/C
                         clock pessimism              0.260    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X58Y25         FDCE (Setup_fdce_C_CE)      -0.205    14.862    modDebFin/count_reg[20]
  -------------------------------------------------------------------
                         required time                         14.862    
                         arrival time                          -8.821    
  -------------------------------------------------------------------
                         slack                                  6.041    

Slack (MET) :             6.041ns  (required time - arrival time)
  Source:                 modDebFin/count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            modDebFin/count_reg[21]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.677ns  (logic 0.828ns (22.521%)  route 2.849ns (77.479%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=182, routed)         1.623     5.144    modDebFin/CLK
    SLICE_X58Y21         FDCE                                         r  modDebFin/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y21         FDCE (Prop_fdce_C_Q)         0.456     5.600 r  modDebFin/count_reg[7]/Q
                         net (fo=2, routed)           0.822     6.422    modDebFin/count_reg[7]
    SLICE_X59Y22         LUT4 (Prop_lut4_I1_O)        0.124     6.546 r  modDebFin/FSM_sequential_state[1]_i_3__0/O
                         net (fo=1, routed)           0.985     7.532    modDebFin/FSM_sequential_state[1]_i_3__0_n_0
    SLICE_X59Y23         LUT6 (Prop_lut6_I0_O)        0.124     7.656 f  modDebFin/FSM_sequential_state[1]_i_2__0/O
                         net (fo=3, routed)           0.493     8.148    modDebFin/FSM_sequential_state[1]_i_2__0_n_0
    SLICE_X59Y22         LUT4 (Prop_lut4_I3_O)        0.124     8.272 r  modDebFin/count[0]_i_1__0/O
                         net (fo=23, routed)          0.548     8.821    modDebFin/count[0]_i_1__0_n_0
    SLICE_X58Y25         FDCE                                         r  modDebFin/count_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=182, routed)         1.501    14.842    modDebFin/CLK
    SLICE_X58Y25         FDCE                                         r  modDebFin/count_reg[21]/C
                         clock pessimism              0.260    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X58Y25         FDCE (Setup_fdce_C_CE)      -0.205    14.862    modDebFin/count_reg[21]
  -------------------------------------------------------------------
                         required time                         14.862    
                         arrival time                          -8.821    
  -------------------------------------------------------------------
                         slack                                  6.041    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 modDataPath/modEffectGenerator/auxAtraer_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            modDataPath/modEffectGenerator/auxAtraer_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.189ns (66.182%)  route 0.097ns (33.818%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=182, routed)         0.582     1.465    modDataPath/modEffectGenerator/CLK
    SLICE_X58Y26         FDRE                                         r  modDataPath/modEffectGenerator/auxAtraer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y26         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  modDataPath/modEffectGenerator/auxAtraer_reg[3]/Q
                         net (fo=2, routed)           0.097     1.703    modController/auxAtraer_reg[30][3]
    SLICE_X59Y26         LUT4 (Prop_lut4_I0_O)        0.048     1.751 r  modController/auxAtraer[2]_i_1/O
                         net (fo=1, routed)           0.000     1.751    modDataPath/modEffectGenerator/auxAtraer_reg[31]_0[2]
    SLICE_X59Y26         FDRE                                         r  modDataPath/modEffectGenerator/auxAtraer_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=182, routed)         0.849     1.976    modDataPath/modEffectGenerator/CLK
    SLICE_X59Y26         FDRE                                         r  modDataPath/modEffectGenerator/auxAtraer_reg[2]/C
                         clock pessimism             -0.498     1.478    
    SLICE_X59Y26         FDRE (Hold_fdre_C_D)         0.107     1.585    modDataPath/modEffectGenerator/auxAtraer_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.751    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 modDataPath/modEffectGenerator/auxAtraer_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            modDataPath/modEffectGenerator/auxAtraer_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.212ns (69.227%)  route 0.094ns (30.773%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=182, routed)         0.586     1.469    modDataPath/modEffectGenerator/CLK
    SLICE_X64Y29         FDRE                                         r  modDataPath/modEffectGenerator/auxAtraer_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y29         FDRE (Prop_fdre_C_Q)         0.164     1.633 r  modDataPath/modEffectGenerator/auxAtraer_reg[15]/Q
                         net (fo=2, routed)           0.094     1.727    modController/auxAtraer_reg[30][15]
    SLICE_X65Y29         LUT4 (Prop_lut4_I0_O)        0.048     1.775 r  modController/auxAtraer[14]_i_1/O
                         net (fo=1, routed)           0.000     1.775    modDataPath/modEffectGenerator/auxAtraer_reg[31]_0[14]
    SLICE_X65Y29         FDRE                                         r  modDataPath/modEffectGenerator/auxAtraer_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=182, routed)         0.855     1.982    modDataPath/modEffectGenerator/CLK
    SLICE_X65Y29         FDRE                                         r  modDataPath/modEffectGenerator/auxAtraer_reg[14]/C
                         clock pessimism             -0.500     1.482    
    SLICE_X65Y29         FDRE (Hold_fdre_C_D)         0.107     1.589    modDataPath/modEffectGenerator/auxAtraer_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 modDataPath/modEffectGenerator/auxAtraer_reg[19]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            modDataPath/modEffectGenerator/auxAtraer_reg[18]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.189ns (50.092%)  route 0.188ns (49.908%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=182, routed)         0.586     1.469    modDataPath/modEffectGenerator/CLK
    SLICE_X63Y29         FDSE                                         r  modDataPath/modEffectGenerator/auxAtraer_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y29         FDSE (Prop_fdse_C_Q)         0.141     1.610 r  modDataPath/modEffectGenerator/auxAtraer_reg[19]/Q
                         net (fo=1, routed)           0.188     1.798    modController/auxAtraer_reg[30][19]
    SLICE_X64Y29         LUT4 (Prop_lut4_I0_O)        0.048     1.846 r  modController/auxAtraer[18]_i_1/O
                         net (fo=1, routed)           0.000     1.846    modDataPath/modEffectGenerator/auxAtraer_reg[31]_0[18]
    SLICE_X64Y29         FDSE                                         r  modDataPath/modEffectGenerator/auxAtraer_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=182, routed)         0.855     1.982    modDataPath/modEffectGenerator/CLK
    SLICE_X64Y29         FDSE                                         r  modDataPath/modEffectGenerator/auxAtraer_reg[18]/C
                         clock pessimism             -0.499     1.483    
    SLICE_X64Y29         FDSE (Hold_fdse_C_D)         0.131     1.614    modDataPath/modEffectGenerator/auxAtraer_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 modDebFin/XSyncAnterior_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            modDebFin/XSync_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.164ns (45.172%)  route 0.199ns (54.828%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=182, routed)         0.560     1.443    modDebFin/CLK
    SLICE_X56Y19         FDPE                                         r  modDebFin/XSyncAnterior_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y19         FDPE (Prop_fdpe_C_Q)         0.164     1.607 r  modDebFin/XSyncAnterior_reg/Q
                         net (fo=1, routed)           0.199     1.806    modDebFin/XSyncAnterior_reg_n_0
    SLICE_X59Y19         FDPE                                         r  modDebFin/XSync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=182, routed)         0.854     1.981    modDebFin/CLK
    SLICE_X59Y19         FDPE                                         r  modDebFin/XSync_reg/C
                         clock pessimism             -0.478     1.503    
    SLICE_X59Y19         FDPE (Hold_fdpe_C_D)         0.070     1.573    modDebFin/XSync_reg
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 modDataPath/cont5seg/num_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            modDataPath/cont5seg/num_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.331%)  route 0.149ns (41.669%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=182, routed)         0.582     1.465    modDataPath/cont5seg/CLK
    SLICE_X64Y25         FDRE                                         r  modDataPath/cont5seg/num_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDRE (Prop_fdre_C_Q)         0.164     1.629 f  modDataPath/cont5seg/num_reg[0]/Q
                         net (fo=5, routed)           0.149     1.778    modDataPath/cont5seg/salida[0]
    SLICE_X64Y25         LUT1 (Prop_lut1_I0_O)        0.045     1.823 r  modDataPath/cont5seg/num[0]_i_1__2/O
                         net (fo=1, routed)           0.000     1.823    modDataPath/cont5seg/num[0]_i_1__2_n_0
    SLICE_X64Y25         FDRE                                         r  modDataPath/cont5seg/num_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=182, routed)         0.850     1.977    modDataPath/cont5seg/CLK
    SLICE_X64Y25         FDRE                                         r  modDataPath/cont5seg/num_reg[0]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X64Y25         FDRE (Hold_fdre_C_D)         0.121     1.586    modDataPath/cont5seg/num_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 modDataPath/contDisplay1/num_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            modDataPath/contDisplay1/num_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.232ns (66.675%)  route 0.116ns (33.325%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=182, routed)         0.582     1.465    modDataPath/contDisplay1/CLK
    SLICE_X63Y24         FDRE                                         r  modDataPath/contDisplay1/num_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDRE (Prop_fdre_C_Q)         0.128     1.593 r  modDataPath/contDisplay1/num_reg[2]/Q
                         net (fo=11, routed)          0.116     1.709    modDataPath/contDisplay1/Q[2]
    SLICE_X63Y24         LUT4 (Prop_lut4_I2_O)        0.104     1.813 r  modDataPath/contDisplay1/num[3]_i_2__1/O
                         net (fo=1, routed)           0.000     1.813    modDataPath/contDisplay1/p_2_in[3]
    SLICE_X63Y24         FDRE                                         r  modDataPath/contDisplay1/num_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=182, routed)         0.850     1.977    modDataPath/contDisplay1/CLK
    SLICE_X63Y24         FDRE                                         r  modDataPath/contDisplay1/num_reg[3]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X63Y24         FDRE (Hold_fdre_C_D)         0.107     1.572    modDataPath/contDisplay1/num_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 modDataPath/cont5seg/num_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            modDataPath/cont5seg/num_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.213ns (56.973%)  route 0.161ns (43.027%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=182, routed)         0.582     1.465    modDataPath/cont5seg/CLK
    SLICE_X64Y25         FDRE                                         r  modDataPath/cont5seg/num_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDRE (Prop_fdre_C_Q)         0.164     1.629 r  modDataPath/cont5seg/num_reg[2]/Q
                         net (fo=4, routed)           0.161     1.790    modDataPath/cont5seg/salida[2]
    SLICE_X64Y25         LUT4 (Prop_lut4_I0_O)        0.049     1.839 r  modDataPath/cont5seg/num[3]_i_3/O
                         net (fo=1, routed)           0.000     1.839    modDataPath/cont5seg/num[3]_i_3_n_0
    SLICE_X64Y25         FDRE                                         r  modDataPath/cont5seg/num_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=182, routed)         0.850     1.977    modDataPath/cont5seg/CLK
    SLICE_X64Y25         FDRE                                         r  modDataPath/cont5seg/num_reg[3]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X64Y25         FDRE (Hold_fdre_C_D)         0.131     1.596    modDataPath/cont5seg/num_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 modDataPath/cont5seg/num_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            modDataPath/cont5seg/num_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.209ns (56.508%)  route 0.161ns (43.492%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=182, routed)         0.582     1.465    modDataPath/cont5seg/CLK
    SLICE_X64Y25         FDRE                                         r  modDataPath/cont5seg/num_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDRE (Prop_fdre_C_Q)         0.164     1.629 r  modDataPath/cont5seg/num_reg[2]/Q
                         net (fo=4, routed)           0.161     1.790    modDataPath/cont5seg/salida[2]
    SLICE_X64Y25         LUT3 (Prop_lut3_I2_O)        0.045     1.835 r  modDataPath/cont5seg/num[2]_i_1__0/O
                         net (fo=1, routed)           0.000     1.835    modDataPath/cont5seg/num[2]_i_1__0_n_0
    SLICE_X64Y25         FDRE                                         r  modDataPath/cont5seg/num_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=182, routed)         0.850     1.977    modDataPath/cont5seg/CLK
    SLICE_X64Y25         FDRE                                         r  modDataPath/cont5seg/num_reg[2]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X64Y25         FDRE (Hold_fdre_C_D)         0.121     1.586    modDataPath/cont5seg/num_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 modDataPath/contDisplay1/num_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            modDataPath/contDisplay1/num_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.226ns (66.090%)  route 0.116ns (33.910%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=182, routed)         0.582     1.465    modDataPath/contDisplay1/CLK
    SLICE_X63Y24         FDRE                                         r  modDataPath/contDisplay1/num_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDRE (Prop_fdre_C_Q)         0.128     1.593 r  modDataPath/contDisplay1/num_reg[2]/Q
                         net (fo=11, routed)          0.116     1.709    modDataPath/contDisplay1/Q[2]
    SLICE_X63Y24         LUT4 (Prop_lut4_I2_O)        0.098     1.807 r  modDataPath/contDisplay1/num[1]_i_1__1/O
                         net (fo=1, routed)           0.000     1.807    modDataPath/contDisplay1/p_2_in[1]
    SLICE_X63Y24         FDRE                                         r  modDataPath/contDisplay1/num_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=182, routed)         0.850     1.977    modDataPath/contDisplay1/CLK
    SLICE_X63Y24         FDRE                                         r  modDataPath/contDisplay1/num_reg[1]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X63Y24         FDRE (Hold_fdre_C_D)         0.092     1.557    modDataPath/contDisplay1/num_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 modDataPath/modDivisor/num_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            modDataPath/modDivisor/cuenta_display2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.189ns (50.916%)  route 0.182ns (49.084%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=182, routed)         0.582     1.465    modDataPath/modDivisor/CLK
    SLICE_X62Y25         FDRE                                         r  modDataPath/modDivisor/num_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y25         FDRE (Prop_fdre_C_Q)         0.141     1.606 f  modDataPath/modDivisor/num_reg[2]/Q
                         net (fo=6, routed)           0.182     1.788    modDataPath/modDivisor/num_reg_n_0_[2]
    SLICE_X63Y26         LUT5 (Prop_lut5_I2_O)        0.048     1.836 r  modDataPath/modDivisor/cuenta_display2_i_1/O
                         net (fo=1, routed)           0.000     1.836    modDataPath/modDivisor/cuenta_display2_i_1_n_0
    SLICE_X63Y26         FDRE                                         r  modDataPath/modDivisor/cuenta_display2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=182, routed)         0.851     1.978    modDataPath/modDivisor/CLK
    SLICE_X63Y26         FDRE                                         r  modDataPath/modDivisor/cuenta_display2_reg/C
                         clock pessimism             -0.499     1.479    
    SLICE_X63Y26         FDRE (Hold_fdre_C_D)         0.107     1.586    modDataPath/modDivisor/cuenta_display2_reg
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.250    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y24   modController/FSM_sequential_estado_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y25   modDataPath/contDisplay2/num_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y24   modDataPath/contDisplay2/num_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y24   modDataPath/contDisplay2/num_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y24   modDataPath/contDisplay2/num_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y25   modDataPath/modDivisor/num_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y27   modDataPath/modDivisor/num_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y26   modDataPath/modDivisor/num_reg[8]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y26   modDataPath/modDivisor/num_reg[9]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X59Y19   modDebFin/XSync_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y20   modDebFin/count_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y20   modDebInicio/count_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y20   modDebInicio/count_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y20   modDebInicio/count_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y20   modDebInicio/count_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y29   modDataPath/modDivisor/num_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y29   modDataPath/modDivisor/num_reg[19]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y29   modDataPath/modDivisor/num_reg[21]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y29   modDataPath/modDivisor/num_reg[22]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y24   modController/FSM_sequential_estado_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y25   modDataPath/contDisplay2/num_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y24   modDataPath/contDisplay2/num_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y24   modDataPath/contDisplay2/num_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y24   modDataPath/contDisplay2/num_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y25   modDataPath/modDivisor/num_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y27   modDataPath/modDivisor/num_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y26   modDataPath/modDivisor/num_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y26   modDataPath/modDivisor/num_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y27   modDataPath/modEffectGenerator/auxAtraer_reg[0]/C



