Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Sat Apr  5 15:49:20 2025
| Host         : Desktop running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xczu3eg
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   585 |
|    Minimum number of control sets                        |   585 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  1052 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   585 |
| >= 0 to < 4        |   173 |
| >= 4 to < 6        |   148 |
| >= 6 to < 8        |     8 |
| >= 8 to < 10       |    43 |
| >= 10 to < 12      |    76 |
| >= 12 to < 14      |     5 |
| >= 14 to < 16      |     0 |
| >= 16              |   132 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              84 |           36 |
| No           | No                    | Yes                    |              42 |           10 |
| No           | Yes                   | No                     |             919 |          352 |
| Yes          | No                    | No                     |           19295 |         3325 |
| Yes          | No                    | Yes                    |              60 |            9 |
| Yes          | Yes                   | No                     |            2972 |          786 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                Clock Signal                |                                                                                                                                      Enable Signal                                                                                                                                      |                                                                                                           Set/Reset Signal                                                                                                          | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                                   |                                                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/push                                                                                                                       |                                                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                                   |                                                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/load_s1                                                                                                                                                   |                                                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/push                                                                                                                       |                                                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                                   |                                                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[1].active_cnt[9]_i_1_n_0                                                                                                                | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_multi_thread.accept_cnt[1]_i_1_n_0                                                                                                                                   | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[0].active_cnt[1]_i_1_n_0                                                                                                                | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/E[0]                                                                                                                                                                           | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[7][2][1]_i_1_n_0                                                                                                                                                                                                                      | design_1_i/SAXI_ip_0/inst/reset                                                                                                                                                                                                     |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/last_rr_hot                                                                                                                           | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | design_1_i/axi_interconnect_0/s01_mmu/inst/register_slice_inst/ar.ar_pipe/aresetn_d_reg[0]_1                                                                                                                                        |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.s_ready_i[1]_i_1__0_n_0                                                                                                                  |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/aresetn_d_reg[0]                                                                                                                                     |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.s_ready_i[1]_i_1_n_0                                                                                                                     |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.splitter_aw_si/m_ready_d[1]_i_1_n_0                                                                                                  |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.splitter_aw_si/m_ready_d[1]_i_1__0_n_0                                                                                               |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_single_thread.accept_cnt[1]_i_1__0_n_0                                                                                                                              | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/s01_mmu/inst/decerr_slave_inst/E[0]                                                                                                                                                                                                                       | design_1_i/axi_interconnect_0/s01_mmu/inst/register_slice_inst/aw.aw_pipe/aresetn_d_reg[1]_0                                                                                                                                        |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[8][1][1]_i_1_n_0                                                                                                                                                                                                                      | design_1_i/SAXI_ip_0/inst/reset                                                                                                                                                                                                     |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/m_payload_i_reg[3]_0[0]                                                                                                                                                        | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[9][1][1]_i_1_n_0                                                                                                                                                                                                                      | design_1_i/SAXI_ip_0/inst/reset                                                                                                                                                                                                     |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/m_valid_i_reg_inv_1[0]                                                                                                                                                         | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/m_payload_i_reg[3]_1[0]                                                                                                                                                        | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[27][3][1]_i_1_n_0                                                                                                                                                                                                                     | design_1_i/SAXI_ip_0/inst/reset                                                                                                                                                                                                     |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[9][3][1]_i_1_n_0                                                                                                                                                                                                                      | design_1_i/SAXI_ip_0/inst/reset                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[3][2][1]_i_1_n_0                                                                                                                                                                                                                      | design_1_i/SAXI_ip_0/inst/reset                                                                                                                                                                                                     |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[4][2][1]_i_1_n_0                                                                                                                                                                                                                      | design_1_i/SAXI_ip_0/inst/reset                                                                                                                                                                                                     |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[4][1][1]_i_1_n_0                                                                                                                                                                                                                      | design_1_i/SAXI_ip_0/inst/reset                                                                                                                                                                                                     |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[3][3][1]_i_1_n_0                                                                                                                                                                                                                      | design_1_i/SAXI_ip_0/inst/reset                                                                                                                                                                                                     |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[4][0][1]_i_1_n_0                                                                                                                                                                                                                      | design_1_i/SAXI_ip_0/inst/reset                                                                                                                                                                                                     |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[6][1][1]_i_1_n_0                                                                                                                                                                                                                      | design_1_i/SAXI_ip_0/inst/reset                                                                                                                                                                                                     |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[4][3][1]_i_1_n_0                                                                                                                                                                                                                      | design_1_i/SAXI_ip_0/inst/reset                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[31][3][1]_i_1_n_0                                                                                                                                                                                                                     | design_1_i/SAXI_ip_0/inst/reset                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[9][0][1]_i_1_n_0                                                                                                                                                                                                                      | design_1_i/SAXI_ip_0/inst/reset                                                                                                                                                                                                     |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[9][2][1]_i_1_n_0                                                                                                                                                                                                                      | design_1_i/SAXI_ip_0/inst/reset                                                                                                                                                                                                     |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[3][0][1]_i_1_n_0                                                                                                                                                                                                                      | design_1_i/SAXI_ip_0/inst/reset                                                                                                                                                                                                     |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[3][1][1]_i_1_n_0                                                                                                                                                                                                                      | design_1_i/SAXI_ip_0/inst/reset                                                                                                                                                                                                     |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[31][2][1]_i_1_n_0                                                                                                                                                                                                                     | design_1_i/SAXI_ip_0/inst/reset                                                                                                                                                                                                     |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[31][1][1]_i_1_n_0                                                                                                                                                                                                                     | design_1_i/SAXI_ip_0/inst/reset                                                                                                                                                                                                     |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[30][3][1]_i_1_n_0                                                                                                                                                                                                                     | design_1_i/SAXI_ip_0/inst/reset                                                                                                                                                                                                     |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[31][0][1]_i_1_n_0                                                                                                                                                                                                                     | design_1_i/SAXI_ip_0/inst/reset                                                                                                                                                                                                     |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[30][1][1]_i_1_n_0                                                                                                                                                                                                                     | design_1_i/SAXI_ip_0/inst/reset                                                                                                                                                                                                     |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[2][3][1]_i_1_n_0                                                                                                                                                                                                                      | design_1_i/SAXI_ip_0/inst/reset                                                                                                                                                                                                     |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[30][2][1]_i_1_n_0                                                                                                                                                                                                                     | design_1_i/SAXI_ip_0/inst/reset                                                                                                                                                                                                     |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[2][2][1]_i_1_n_0                                                                                                                                                                                                                      | design_1_i/SAXI_ip_0/inst/reset                                                                                                                                                                                                     |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[30][0][1]_i_1_n_0                                                                                                                                                                                                                     | design_1_i/SAXI_ip_0/inst/reset                                                                                                                                                                                                     |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[29][0][1]_i_1_n_0                                                                                                                                                                                                                     | design_1_i/SAXI_ip_0/inst/reset                                                                                                                                                                                                     |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[2][1][1]_i_1_n_0                                                                                                                                                                                                                      | design_1_i/SAXI_ip_0/inst/reset                                                                                                                                                                                                     |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[29][2][1]_i_1_n_0                                                                                                                                                                                                                     | design_1_i/SAXI_ip_0/inst/reset                                                                                                                                                                                                     |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[28][2][1]_i_1_n_0                                                                                                                                                                                                                     | design_1_i/SAXI_ip_0/inst/reset                                                                                                                                                                                                     |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[29][1][1]_i_1_n_0                                                                                                                                                                                                                     | design_1_i/SAXI_ip_0/inst/reset                                                                                                                                                                                                     |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/last_rr_hot_reg[2][0]                                                                                                                                                          | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_rep[0].fifoaddr[1]_i_1_n_0                                                                                                                            | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WREADY_I                                                                                                                   | design_1_i/proc_sys_reset_0/U0/interconnect_aresetn[0]                                                                                                                                                                              |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_rep[0].fifoaddr[1]_i_1__0_n_0                                                                                                                         | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[2][0][1]_i_1_n_0                                                                                                                                                                                                                      | design_1_i/SAXI_ip_0/inst/reset                                                                                                                                                                                                     |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[29][3][1]_i_1_n_0                                                                                                                                                                                                                     | design_1_i/SAXI_ip_0/inst/reset                                                                                                                                                                                                     |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[28][3][1]_i_1_n_0                                                                                                                                                                                                                     | design_1_i/SAXI_ip_0/inst/reset                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[28][1][1]_i_1_n_0                                                                                                                                                                                                                     | design_1_i/SAXI_ip_0/inst/reset                                                                                                                                                                                                     |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[0][3][1]_i_1_n_0                                                                                                                                                                                                                      | design_1_i/SAXI_ip_0/inst/reset                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[0][0][1]_i_1_n_0                                                                                                                                                                                                                      | design_1_i/SAXI_ip_0/inst/reset                                                                                                                                                                                                     |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[10][2][1]_i_1_n_0                                                                                                                                                                                                                     | design_1_i/SAXI_ip_0/inst/reset                                                                                                                                                                                                     |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[0][2][1]_i_1_n_0                                                                                                                                                                                                                      | design_1_i/SAXI_ip_0/inst/reset                                                                                                                                                                                                     |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[10][0][1]_i_1_n_0                                                                                                                                                                                                                     | design_1_i/SAXI_ip_0/inst/reset                                                                                                                                                                                                     |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[10][1][1]_i_1_n_0                                                                                                                                                                                                                     | design_1_i/SAXI_ip_0/inst/reset                                                                                                                                                                                                     |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[0][1][1]_i_1_n_0                                                                                                                                                                                                                      | design_1_i/SAXI_ip_0/inst/reset                                                                                                                                                                                                     |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/miss                                                                                                                                                                                                                                              | design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/waiting_en                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[28][0][1]_i_1_n_0                                                                                                                                                                                                                     | design_1_i/SAXI_ip_0/inst/reset                                                                                                                                                                                                     |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[27][1][1]_i_1_n_0                                                                                                                                                                                                                     | design_1_i/SAXI_ip_0/inst/reset                                                                                                                                                                                                     |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[26][0][1]_i_1_n_0                                                                                                                                                                                                                     | design_1_i/SAXI_ip_0/inst/reset                                                                                                                                                                                                     |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[26][1][1]_i_1_n_0                                                                                                                                                                                                                     | design_1_i/SAXI_ip_0/inst/reset                                                                                                                                                                                                     |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[26][2][1]_i_1_n_0                                                                                                                                                                                                                     | design_1_i/SAXI_ip_0/inst/reset                                                                                                                                                                                                     |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[26][3][1]_i_1_n_0                                                                                                                                                                                                                     | design_1_i/SAXI_ip_0/inst/reset                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[25][3][1]_i_1_n_0                                                                                                                                                                                                                     | design_1_i/SAXI_ip_0/inst/reset                                                                                                                                                                                                     |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[27][0][1]_i_1_n_0                                                                                                                                                                                                                     | design_1_i/SAXI_ip_0/inst/reset                                                                                                                                                                                                     |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[27][2][1]_i_1_n_0                                                                                                                                                                                                                     | design_1_i/SAXI_ip_0/inst/reset                                                                                                                                                                                                     |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[11][1][1]_i_1_n_0                                                                                                                                                                                                                     | design_1_i/SAXI_ip_0/inst/reset                                                                                                                                                                                                     |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[11][2][1]_i_1_n_0                                                                                                                                                                                                                     | design_1_i/SAXI_ip_0/inst/reset                                                                                                                                                                                                     |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[12][0][1]_i_1_n_0                                                                                                                                                                                                                     | design_1_i/SAXI_ip_0/inst/reset                                                                                                                                                                                                     |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[10][3][1]_i_1_n_0                                                                                                                                                                                                                     | design_1_i/SAXI_ip_0/inst/reset                                                                                                                                                                                                     |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[11][0][1]_i_1_n_0                                                                                                                                                                                                                     | design_1_i/SAXI_ip_0/inst/reset                                                                                                                                                                                                     |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[11][3][1]_i_1_n_0                                                                                                                                                                                                                     | design_1_i/SAXI_ip_0/inst/reset                                                                                                                                                                                                     |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[13][1][1]_i_1_n_0                                                                                                                                                                                                                     | design_1_i/SAXI_ip_0/inst/reset                                                                                                                                                                                                     |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[12][3][1]_i_1_n_0                                                                                                                                                                                                                     | design_1_i/SAXI_ip_0/inst/reset                                                                                                                                                                                                     |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[12][1][1]_i_1_n_0                                                                                                                                                                                                                     | design_1_i/SAXI_ip_0/inst/reset                                                                                                                                                                                                     |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[12][2][1]_i_1_n_0                                                                                                                                                                                                                     | design_1_i/SAXI_ip_0/inst/reset                                                                                                                                                                                                     |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[13][0][1]_i_1_n_0                                                                                                                                                                                                                     | design_1_i/SAXI_ip_0/inst/reset                                                                                                                                                                                                     |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[14][1][1]_i_1_n_0                                                                                                                                                                                                                     | design_1_i/SAXI_ip_0/inst/reset                                                                                                                                                                                                     |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[13][3][1]_i_1_n_0                                                                                                                                                                                                                     | design_1_i/SAXI_ip_0/inst/reset                                                                                                                                                                                                     |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[14][0][1]_i_1_n_0                                                                                                                                                                                                                     | design_1_i/SAXI_ip_0/inst/reset                                                                                                                                                                                                     |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[13][2][1]_i_1_n_0                                                                                                                                                                                                                     | design_1_i/SAXI_ip_0/inst/reset                                                                                                                                                                                                     |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[15][3][1]_i_1_n_0                                                                                                                                                                                                                     | design_1_i/SAXI_ip_0/inst/reset                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[16][0][1]_i_1_n_0                                                                                                                                                                                                                     | design_1_i/SAXI_ip_0/inst/reset                                                                                                                                                                                                     |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[15][0][1]_i_1_n_0                                                                                                                                                                                                                     | design_1_i/SAXI_ip_0/inst/reset                                                                                                                                                                                                     |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[14][2][1]_i_1_n_0                                                                                                                                                                                                                     | design_1_i/SAXI_ip_0/inst/reset                                                                                                                                                                                                     |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[15][2][1]_i_1_n_0                                                                                                                                                                                                                     | design_1_i/SAXI_ip_0/inst/reset                                                                                                                                                                                                     |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[14][3][1]_i_1_n_0                                                                                                                                                                                                                     | design_1_i/SAXI_ip_0/inst/reset                                                                                                                                                                                                     |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[15][1][1]_i_1_n_0                                                                                                                                                                                                                     | design_1_i/SAXI_ip_0/inst/reset                                                                                                                                                                                                     |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[16][1][1]_i_1_n_0                                                                                                                                                                                                                     | design_1_i/SAXI_ip_0/inst/reset                                                                                                                                                                                                     |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[17][1][1]_i_1_n_0                                                                                                                                                                                                                     | design_1_i/SAXI_ip_0/inst/reset                                                                                                                                                                                                     |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[16][2][1]_i_1_n_0                                                                                                                                                                                                                     | design_1_i/SAXI_ip_0/inst/reset                                                                                                                                                                                                     |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[16][3][1]_i_1_n_0                                                                                                                                                                                                                     | design_1_i/SAXI_ip_0/inst/reset                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[17][2][1]_i_1_n_0                                                                                                                                                                                                                     | design_1_i/SAXI_ip_0/inst/reset                                                                                                                                                                                                     |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[17][3][1]_i_1_n_0                                                                                                                                                                                                                     | design_1_i/SAXI_ip_0/inst/reset                                                                                                                                                                                                     |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[17][0][1]_i_1_n_0                                                                                                                                                                                                                     | design_1_i/SAXI_ip_0/inst/reset                                                                                                                                                                                                     |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[18][1][1]_i_1_n_0                                                                                                                                                                                                                     | design_1_i/SAXI_ip_0/inst/reset                                                                                                                                                                                                     |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[18][0][1]_i_1_n_0                                                                                                                                                                                                                     | design_1_i/SAXI_ip_0/inst/reset                                                                                                                                                                                                     |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[18][3][1]_i_1_n_0                                                                                                                                                                                                                     | design_1_i/SAXI_ip_0/inst/reset                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[18][2][1]_i_1_n_0                                                                                                                                                                                                                     | design_1_i/SAXI_ip_0/inst/reset                                                                                                                                                                                                     |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[19][0][1]_i_1_n_0                                                                                                                                                                                                                     | design_1_i/SAXI_ip_0/inst/reset                                                                                                                                                                                                     |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[1][2][1]_i_1_n_0                                                                                                                                                                                                                      | design_1_i/SAXI_ip_0/inst/reset                                                                                                                                                                                                     |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[1][3][1]_i_1_n_0                                                                                                                                                                                                                      | design_1_i/SAXI_ip_0/inst/reset                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[19][3][1]_i_1_n_0                                                                                                                                                                                                                     | design_1_i/SAXI_ip_0/inst/reset                                                                                                                                                                                                     |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[20][1][1]_i_1_n_0                                                                                                                                                                                                                     | design_1_i/SAXI_ip_0/inst/reset                                                                                                                                                                                                     |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[1][0][1]_i_1_n_0                                                                                                                                                                                                                      | design_1_i/SAXI_ip_0/inst/reset                                                                                                                                                                                                     |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[1][1][1]_i_1_n_0                                                                                                                                                                                                                      | design_1_i/SAXI_ip_0/inst/reset                                                                                                                                                                                                     |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[20][0][1]_i_1_n_0                                                                                                                                                                                                                     | design_1_i/SAXI_ip_0/inst/reset                                                                                                                                                                                                     |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[19][1][1]_i_1_n_0                                                                                                                                                                                                                     | design_1_i/SAXI_ip_0/inst/reset                                                                                                                                                                                                     |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[19][2][1]_i_1_n_0                                                                                                                                                                                                                     | design_1_i/SAXI_ip_0/inst/reset                                                                                                                                                                                                     |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[20][3][1]_i_1_n_0                                                                                                                                                                                                                     | design_1_i/SAXI_ip_0/inst/reset                                                                                                                                                                                                     |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[20][2][1]_i_1_n_0                                                                                                                                                                                                                     | design_1_i/SAXI_ip_0/inst/reset                                                                                                                                                                                                     |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[21][1][1]_i_1_n_0                                                                                                                                                                                                                     | design_1_i/SAXI_ip_0/inst/reset                                                                                                                                                                                                     |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[21][0][1]_i_1_n_0                                                                                                                                                                                                                     | design_1_i/SAXI_ip_0/inst/reset                                                                                                                                                                                                     |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[21][3][1]_i_1_n_0                                                                                                                                                                                                                     | design_1_i/SAXI_ip_0/inst/reset                                                                                                                                                                                                     |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[21][2][1]_i_1_n_0                                                                                                                                                                                                                     | design_1_i/SAXI_ip_0/inst/reset                                                                                                                                                                                                     |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[22][1][1]_i_1_n_0                                                                                                                                                                                                                     | design_1_i/SAXI_ip_0/inst/reset                                                                                                                                                                                                     |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[22][2][1]_i_1_n_0                                                                                                                                                                                                                     | design_1_i/SAXI_ip_0/inst/reset                                                                                                                                                                                                     |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[22][0][1]_i_1_n_0                                                                                                                                                                                                                     | design_1_i/SAXI_ip_0/inst/reset                                                                                                                                                                                                     |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[23][3][1]_i_1_n_0                                                                                                                                                                                                                     | design_1_i/SAXI_ip_0/inst/reset                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[22][3][1]_i_1_n_0                                                                                                                                                                                                                     | design_1_i/SAXI_ip_0/inst/reset                                                                                                                                                                                                     |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[23][0][1]_i_1_n_0                                                                                                                                                                                                                     | design_1_i/SAXI_ip_0/inst/reset                                                                                                                                                                                                     |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[23][1][1]_i_1_n_0                                                                                                                                                                                                                     | design_1_i/SAXI_ip_0/inst/reset                                                                                                                                                                                                     |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[23][2][1]_i_1_n_0                                                                                                                                                                                                                     | design_1_i/SAXI_ip_0/inst/reset                                                                                                                                                                                                     |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[25][0][1]_i_1_n_0                                                                                                                                                                                                                     | design_1_i/SAXI_ip_0/inst/reset                                                                                                                                                                                                     |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[24][1][1]_i_1_n_0                                                                                                                                                                                                                     | design_1_i/SAXI_ip_0/inst/reset                                                                                                                                                                                                     |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[25][2][1]_i_1_n_0                                                                                                                                                                                                                     | design_1_i/SAXI_ip_0/inst/reset                                                                                                                                                                                                     |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[24][0][1]_i_1_n_0                                                                                                                                                                                                                     | design_1_i/SAXI_ip_0/inst/reset                                                                                                                                                                                                     |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[24][2][1]_i_1_n_0                                                                                                                                                                                                                     | design_1_i/SAXI_ip_0/inst/reset                                                                                                                                                                                                     |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[24][3][1]_i_1_n_0                                                                                                                                                                                                                     | design_1_i/SAXI_ip_0/inst/reset                                                                                                                                                                                                     |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[25][1][1]_i_1_n_0                                                                                                                                                                                                                     | design_1_i/SAXI_ip_0/inst/reset                                                                                                                                                                                                     |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[5][0][1]_i_1_n_0                                                                                                                                                                                                                      | design_1_i/SAXI_ip_0/inst/reset                                                                                                                                                                                                     |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[5][2][1]_i_1_n_0                                                                                                                                                                                                                      | design_1_i/SAXI_ip_0/inst/reset                                                                                                                                                                                                     |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[5][3][1]_i_1_n_0                                                                                                                                                                                                                      | design_1_i/SAXI_ip_0/inst/reset                                                                                                                                                                                                     |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[6][3][1]_i_1_n_0                                                                                                                                                                                                                      | design_1_i/SAXI_ip_0/inst/reset                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[6][0][1]_i_1_n_0                                                                                                                                                                                                                      | design_1_i/SAXI_ip_0/inst/reset                                                                                                                                                                                                     |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[6][2][1]_i_1_n_0                                                                                                                                                                                                                      | design_1_i/SAXI_ip_0/inst/reset                                                                                                                                                                                                     |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[5][1][1]_i_1_n_0                                                                                                                                                                                                                      | design_1_i/SAXI_ip_0/inst/reset                                                                                                                                                                                                     |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[7][0][1]_i_1_n_0                                                                                                                                                                                                                      | design_1_i/SAXI_ip_0/inst/reset                                                                                                                                                                                                     |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[7][1][1]_i_1_n_0                                                                                                                                                                                                                      | design_1_i/SAXI_ip_0/inst/reset                                                                                                                                                                                                     |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[8][3][1]_i_1_n_0                                                                                                                                                                                                                      | design_1_i/SAXI_ip_0/inst/reset                                                                                                                                                                                                     |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[8][0][1]_i_1_n_0                                                                                                                                                                                                                      | design_1_i/SAXI_ip_0/inst/reset                                                                                                                                                                                                     |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[7][3][1]_i_1_n_0                                                                                                                                                                                                                      | design_1_i/SAXI_ip_0/inst/reset                                                                                                                                                                                                     |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[8][2][1]_i_1_n_0                                                                                                                                                                                                                      | design_1_i/SAXI_ip_0/inst/reset                                                                                                                                                                                                     |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/grant_hot                                                                                                                                                                                                | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.grant_hot[1]_i_1__0_n_0                                                                                                                  |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/E[0]                                                                                                                                                                                                     | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.s_ready_i_reg[1]_0[0]                                                                                                                                                                        | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/grant_hot                                                                                                                                                                                                | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.grant_hot[1]_i_1_n_0                                                                                                                     |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/E[0]                                                                                                                                                                                                     | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/m_ready_d_reg[0]_0[0]                                                                                                                                                                                    | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/m_ready_d_reg[0][0]                                                                                                                                                                                      | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_single_thread.accept_cnt[1]_i_1_n_0                                                                                                                                  | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.accept_cnt[1]_i_1__0_n_0                                                                                                                               | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.splitter_aw_si/m_ready_d_reg[0]_0                                                                                                                                                        | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | design_1_i/axi_interconnect_0/s01_mmu/inst/register_slice_inst/aw.aw_pipe/aresetn_d_reg[1]_0                                                                                                                                        |                2 |              3 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/s01_mmu/inst/decerr_slave_inst/FSM_onehot_gen_axi.gen_write.write_cs[2]_i_1_n_0                                                                                                                                                                           | design_1_i/axi_interconnect_0/s01_mmu/inst/register_slice_inst/aw.aw_pipe/aresetn_d_reg[1]_0                                                                                                                                        |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/aresetn_d_reg[1]_0                                            |                2 |              3 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/aresetn_d_reg_n_0_[0]                                         |                2 |              3 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/p_1_in_0                                                                                                                                                                       |                                                                                                                                                                                                                                     |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/FSM_onehot_gen_axi.write_cs[2]_i_1_n_0                                                                                                                                                | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/dc1/p_2_in                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                     |                2 |              3 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/m_valid_i_reg_inv_0                                                                                                                                                            |                                                                                                                                                                                                                                     |                2 |              3 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                                             | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                                                 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/m_ready_d_reg[0]_1[0]                                                                                                                                                                                    | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                                             | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                 |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                                                 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                                             | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                 |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array[4][2][4]_i_1_n_0                                                                                                                                                                                                                        |                                                                                                                                                                                                                                     |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array[31][0][4]_i_1_n_0                                                                                                                                                                                                                       |                                                                                                                                                                                                                                     |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array[31][1][4]_i_1_n_0                                                                                                                                                                                                                       |                                                                                                                                                                                                                                     |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array[29][1][4]_i_1_n_0                                                                                                                                                                                                                       |                                                                                                                                                                                                                                     |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array[29][2][4]_i_1_n_0                                                                                                                                                                                                                       |                                                                                                                                                                                                                                     |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array[5][3][4]_i_1_n_0                                                                                                                                                                                                                        |                                                                                                                                                                                                                                     |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array[7][0][4]_i_1_n_0                                                                                                                                                                                                                        |                                                                                                                                                                                                                                     |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array[3][0][4]_i_1_n_0                                                                                                                                                                                                                        |                                                                                                                                                                                                                                     |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array[9][3][4]_i_1_n_0                                                                                                                                                                                                                        |                                                                                                                                                                                                                                     |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/doutBstrobe[4]_i_1_n_0                                                                                                                                                                                                                            | design_1_i/SAXI_ip_0/inst/reset                                                                                                                                                                                                     |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array[8][1][4]_i_1_n_0                                                                                                                                                                                                                        |                                                                                                                                                                                                                                     |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array[7][3][4]_i_1_n_0                                                                                                                                                                                                                        |                                                                                                                                                                                                                                     |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array[2][3][4]_i_1_n_0                                                                                                                                                                                                                        |                                                                                                                                                                                                                                     |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array[30][0][4]_i_1_n_0                                                                                                                                                                                                                       |                                                                                                                                                                                                                                     |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array[30][2][4]_i_1_n_0                                                                                                                                                                                                                       |                                                                                                                                                                                                                                     |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array[9][2][4]_i_1_n_0                                                                                                                                                                                                                        |                                                                                                                                                                                                                                     |                3 |              5 |         1.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array[8][0][4]_i_1_n_0                                                                                                                                                                                                                        |                                                                                                                                                                                                                                     |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array[5][1][4]_i_1_n_0                                                                                                                                                                                                                        |                                                                                                                                                                                                                                     |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array[2][0][4]_i_1_n_0                                                                                                                                                                                                                        |                                                                                                                                                                                                                                     |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array[28][3][4]_i_1_n_0                                                                                                                                                                                                                       |                                                                                                                                                                                                                                     |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array[4][1][4]_i_1_n_0                                                                                                                                                                                                                        |                                                                                                                                                                                                                                     |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/read_strobe[4]_i_1_n_0                                                                                                                                                                                                                            | design_1_i/SAXI_ip_0/inst/reset                                                                                                                                                                                                     |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array[4][0][4]_i_1_n_0                                                                                                                                                                                                                        |                                                                                                                                                                                                                                     |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array[6][3][4]_i_1_n_0                                                                                                                                                                                                                        |                                                                                                                                                                                                                                     |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array[29][0][4]_i_1_n_0                                                                                                                                                                                                                       |                                                                                                                                                                                                                                     |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array[6][2][4]_i_1_n_0                                                                                                                                                                                                                        |                                                                                                                                                                                                                                     |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array[30][1][4]_i_1_n_0                                                                                                                                                                                                                       |                                                                                                                                                                                                                                     |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array[29][3][4]_i_1_n_0                                                                                                                                                                                                                       |                                                                                                                                                                                                                                     |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array[28][2][4]_i_1_n_0                                                                                                                                                                                                                       |                                                                                                                                                                                                                                     |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array[2][2][4]_i_1_n_0                                                                                                                                                                                                                        |                                                                                                                                                                                                                                     |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array[16][0][4]_i_1_n_0                                                                                                                                                                                                                       |                                                                                                                                                                                                                                     |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array[24][1][4]_i_1_n_0                                                                                                                                                                                                                       |                                                                                                                                                                                                                                     |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array[21][3][4]_i_1_n_0                                                                                                                                                                                                                       |                                                                                                                                                                                                                                     |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array[1][2][4]_i_1_n_0                                                                                                                                                                                                                        |                                                                                                                                                                                                                                     |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array[21][0][4]_i_1_n_0                                                                                                                                                                                                                       |                                                                                                                                                                                                                                     |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array[18][0][4]_i_1_n_0                                                                                                                                                                                                                       |                                                                                                                                                                                                                                     |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array[1][0][4]_i_1_n_0                                                                                                                                                                                                                        |                                                                                                                                                                                                                                     |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array[26][1][4]_i_1_n_0                                                                                                                                                                                                                       |                                                                                                                                                                                                                                     |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array[15][3][4]_i_1_n_0                                                                                                                                                                                                                       |                                                                                                                                                                                                                                     |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array[20][0][4]_i_1_n_0                                                                                                                                                                                                                       |                                                                                                                                                                                                                                     |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array[27][3][4]_i_1_n_0                                                                                                                                                                                                                       |                                                                                                                                                                                                                                     |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array[27][0][4]_i_1_n_0                                                                                                                                                                                                                       |                                                                                                                                                                                                                                     |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array[25][2][4]_i_1_n_0                                                                                                                                                                                                                       |                                                                                                                                                                                                                                     |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array[26][2][4]_i_1_n_0                                                                                                                                                                                                                       |                                                                                                                                                                                                                                     |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array[25][1][4]_i_1_n_0                                                                                                                                                                                                                       |                                                                                                                                                                                                                                     |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array[25][0][4]_i_1_n_0                                                                                                                                                                                                                       |                                                                                                                                                                                                                                     |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array[18][1][4]_i_1_n_0                                                                                                                                                                                                                       |                                                                                                                                                                                                                                     |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array[26][3][4]_i_1_n_0                                                                                                                                                                                                                       |                                                                                                                                                                                                                                     |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array[24][0][4]_i_1_n_0                                                                                                                                                                                                                       |                                                                                                                                                                                                                                     |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array[17][2][4]_i_1_n_0                                                                                                                                                                                                                       |                                                                                                                                                                                                                                     |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array[23][3][4]_i_1_n_0                                                                                                                                                                                                                       |                                                                                                                                                                                                                                     |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array[17][1][4]_i_1_n_0                                                                                                                                                                                                                       |                                                                                                                                                                                                                                     |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array[24][3][4]_i_1_n_0                                                                                                                                                                                                                       |                                                                                                                                                                                                                                     |                3 |              5 |         1.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array[20][3][4]_i_1_n_0                                                                                                                                                                                                                       |                                                                                                                                                                                                                                     |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array[22][3][4]_i_1_n_0                                                                                                                                                                                                                       |                                                                                                                                                                                                                                     |                3 |              5 |         1.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array[19][0][4]_i_1_n_0                                                                                                                                                                                                                       |                                                                                                                                                                                                                                     |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array[19][1][4]_i_1_n_0                                                                                                                                                                                                                       |                                                                                                                                                                                                                                     |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array[21][1][4]_i_1_n_0                                                                                                                                                                                                                       |                                                                                                                                                                                                                                     |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array[23][0][4]_i_1_n_0                                                                                                                                                                                                                       |                                                                                                                                                                                                                                     |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array[17][0][4]_i_1_n_0                                                                                                                                                                                                                       |                                                                                                                                                                                                                                     |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array[18][3][4]_i_1_n_0                                                                                                                                                                                                                       |                                                                                                                                                                                                                                     |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array[21][2][4]_i_1_n_0                                                                                                                                                                                                                       |                                                                                                                                                                                                                                     |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array[18][2][4]_i_1_n_0                                                                                                                                                                                                                       |                                                                                                                                                                                                                                     |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array[16][1][4]_i_1_n_0                                                                                                                                                                                                                       |                                                                                                                                                                                                                                     |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array[20][2][4]_i_1_n_0                                                                                                                                                                                                                       |                                                                                                                                                                                                                                     |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array[28][1][4]_i_1_n_0                                                                                                                                                                                                                       |                                                                                                                                                                                                                                     |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array[28][0][4]_i_1_n_0                                                                                                                                                                                                                       |                                                                                                                                                                                                                                     |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/MAXI_ip_0/inst/readyB                                                                                                                                                                                                                                                        | design_1_i/SAXI_ip_0/inst/reset                                                                                                                                                                                                     |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array[27][2][4]_i_1_n_0                                                                                                                                                                                                                       |                                                                                                                                                                                                                                     |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array[27][1][4]_i_1_n_0                                                                                                                                                                                                                       |                                                                                                                                                                                                                                     |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array[26][0][4]_i_1_n_0                                                                                                                                                                                                                       |                                                                                                                                                                                                                                     |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array[24][2][4]_i_1_n_0                                                                                                                                                                                                                       |                                                                                                                                                                                                                                     |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array[23][2][4]_i_1_n_0                                                                                                                                                                                                                       |                                                                                                                                                                                                                                     |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array[19][2][4]_i_1_n_0                                                                                                                                                                                                                       |                                                                                                                                                                                                                                     |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array[22][1][4]_i_1_n_0                                                                                                                                                                                                                       |                                                                                                                                                                                                                                     |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array[19][3][4]_i_1_n_0                                                                                                                                                                                                                       |                                                                                                                                                                                                                                     |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array[20][1][4]_i_1_n_0                                                                                                                                                                                                                       |                                                                                                                                                                                                                                     |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array[17][3][4]_i_1_n_0                                                                                                                                                                                                                       |                                                                                                                                                                                                                                     |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array[16][2][4]_i_1_n_0                                                                                                                                                                                                                       |                                                                                                                                                                                                                                     |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array[25][3][4]_i_1_n_0                                                                                                                                                                                                                       |                                                                                                                                                                                                                                     |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array[22][2][4]_i_1_n_0                                                                                                                                                                                                                       |                                                                                                                                                                                                                                     |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array[1][1][4]_i_1_n_0                                                                                                                                                                                                                        |                                                                                                                                                                                                                                     |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array[23][1][4]_i_1_n_0                                                                                                                                                                                                                       |                                                                                                                                                                                                                                     |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array[22][0][4]_i_1_n_0                                                                                                                                                                                                                       |                                                                                                                                                                                                                                     |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array[16][3][4]_i_1_n_0                                                                                                                                                                                                                       |                                                                                                                                                                                                                                     |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array[0][0][4]_i_1_n_0                                                                                                                                                                                                                        |                                                                                                                                                                                                                                     |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array[15][2][4]_i_1_n_0                                                                                                                                                                                                                       |                                                                                                                                                                                                                                     |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array[15][1][4]_i_1_n_0                                                                                                                                                                                                                       |                                                                                                                                                                                                                                     |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array[15][0][4]_i_1_n_0                                                                                                                                                                                                                       |                                                                                                                                                                                                                                     |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array[14][3][4]_i_1_n_0                                                                                                                                                                                                                       |                                                                                                                                                                                                                                     |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array[14][0][4]_i_1_n_0                                                                                                                                                                                                                       |                                                                                                                                                                                                                                     |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array[14][2][4]_i_1_n_0                                                                                                                                                                                                                       |                                                                                                                                                                                                                                     |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array[11][3][4]_i_1_n_0                                                                                                                                                                                                                       |                                                                                                                                                                                                                                     |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array[10][2][4]_i_1_n_0                                                                                                                                                                                                                       |                                                                                                                                                                                                                                     |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array[14][1][4]_i_1_n_0                                                                                                                                                                                                                       |                                                                                                                                                                                                                                     |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array[13][3][4]_i_1_n_0                                                                                                                                                                                                                       |                                                                                                                                                                                                                                     |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array[12][2][4]_i_1_n_0                                                                                                                                                                                                                       |                                                                                                                                                                                                                                     |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array[0][1][4]_i_1_n_0                                                                                                                                                                                                                        |                                                                                                                                                                                                                                     |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array[10][3][4]_i_1_n_0                                                                                                                                                                                                                       |                                                                                                                                                                                                                                     |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array[12][0][4]_i_1_n_0                                                                                                                                                                                                                       |                                                                                                                                                                                                                                     |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array[13][0][4]_i_1_n_0                                                                                                                                                                                                                       |                                                                                                                                                                                                                                     |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array[1][3][4]_i_1_n_0                                                                                                                                                                                                                        |                                                                                                                                                                                                                                     |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array[13][2][4]_i_1_n_0                                                                                                                                                                                                                       |                                                                                                                                                                                                                                     |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array[13][1][4]_i_1_n_0                                                                                                                                                                                                                       |                                                                                                                                                                                                                                     |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array[11][1][4]_i_1_n_0                                                                                                                                                                                                                       |                                                                                                                                                                                                                                     |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array[10][0][4]_i_1_n_0                                                                                                                                                                                                                       |                                                                                                                                                                                                                                     |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array[0][2][4]_i_1_n_0                                                                                                                                                                                                                        |                                                                                                                                                                                                                                     |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array[12][1][4]_i_1_n_0                                                                                                                                                                                                                       |                                                                                                                                                                                                                                     |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array[11][0][4]_i_1_n_0                                                                                                                                                                                                                       |                                                                                                                                                                                                                                     |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/grant_hot                                                                                                                                                                                                | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array[10][1][4]_i_1_n_0                                                                                                                                                                                                                       |                                                                                                                                                                                                                                     |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_master_slots[1].r_issuing_cnt_reg[12][0]                                                                                                                                                             | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array[12][3][4]_i_1_n_0                                                                                                                                                                                                                       |                                                                                                                                                                                                                                     |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array[0][3][4]_i_1_n_0                                                                                                                                                                                                                        |                                                                                                                                                                                                                                     |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/grant_hot                                                                                                                                                                                                | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                3 |              5 |         1.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array[11][2][4]_i_1_n_0                                                                                                                                                                                                                       |                                                                                                                                                                                                                                     |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array[7][2][4]_i_1_n_0                                                                                                                                                                                                                        |                                                                                                                                                                                                                                     |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array[4][3][4]_i_1_n_0                                                                                                                                                                                                                        |                                                                                                                                                                                                                                     |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int                                                                                                                                                                                      |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array[9][1][4]_i_1_n_0                                                                                                                                                                                                                        |                                                                                                                                                                                                                                     |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array[8][2][4]_i_1_n_0                                                                                                                                                                                                                        |                                                                                                                                                                                                                                     |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array[6][0][4]_i_1_n_0                                                                                                                                                                                                                        |                                                                                                                                                                                                                                     |                3 |              5 |         1.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array[3][2][4]_i_1_n_0                                                                                                                                                                                                                        |                                                                                                                                                                                                                                     |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array[6][1][4]_i_1_n_0                                                                                                                                                                                                                        |                                                                                                                                                                                                                                     |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array[9][0][4]_i_1_n_0                                                                                                                                                                                                                        |                                                                                                                                                                                                                                     |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array[3][3][4]_i_1_n_0                                                                                                                                                                                                                        |                                                                                                                                                                                                                                     |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array[31][2][4]_i_1_n_0                                                                                                                                                                                                                       |                                                                                                                                                                                                                                     |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array[31][3][4]_i_1_n_0                                                                                                                                                                                                                       |                                                                                                                                                                                                                                     |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array[8][3][4]_i_1_n_0                                                                                                                                                                                                                        |                                                                                                                                                                                                                                     |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array[7][1][4]_i_1_n_0                                                                                                                                                                                                                        |                                                                                                                                                                                                                                     |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array[3][1][4]_i_1_n_0                                                                                                                                                                                                                        |                                                                                                                                                                                                                                     |                3 |              5 |         1.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array[2][1][4]_i_1_n_0                                                                                                                                                                                                                        |                                                                                                                                                                                                                                     |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array[30][3][4]_i_1_n_0                                                                                                                                                                                                                       |                                                                                                                                                                                                                                     |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/gen_master_slots[1].w_issuing_cnt_reg[12][0]                                                                                                                                   | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array[5][2][4]_i_1_n_0                                                                                                                                                                                                                        |                                                                                                                                                                                                                                     |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                  |                                                                                                                                                                                                                                     |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state_reg[0][0]                        |                                                                                                                                                                                                                                     |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array[5][0][4]_i_1_n_0                                                                                                                                                                                                                        |                                                                                                                                                                                                                                     |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/gen_id_queue.id_queue/USE_RTL_ADDR.addr_q                                                                                                                 | design_1_i/proc_sys_reset_0/U0/interconnect_aresetn[0]                                                                                                                                                                              |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                                               | design_1_i/proc_sys_reset_0/U0/interconnect_aresetn[0]                                                                                                                                                                              |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                                             | design_1_i/proc_sys_reset_0/U0/interconnect_aresetn[0]                                                                                                                                                                              |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/gen_id_queue.id_queue/USE_RTL_ADDR.addr_q                                                                                                               | design_1_i/proc_sys_reset_0/U0/interconnect_aresetn[0]                                                                                                                                                                              |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/s01_mmu/inst/register_slice_inst/aw.aw_pipe/E[0]                                                                                                                                                                                                          | design_1_i/axi_interconnect_0/s01_mmu/inst/register_slice_inst/aw.aw_pipe/aresetn_d_reg[1]_0                                                                                                                                        |                2 |              6 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/s01_mmu/inst/gen_write.w_cnt[5]_i_1_n_0                                                                                                                                                                                                                   | design_1_i/axi_interconnect_0/s01_mmu/inst/register_slice_inst/aw.aw_pipe/aresetn_d_reg[1]_0                                                                                                                                        |                1 |              6 |         6.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/empty_fwft_i_reg[0]                                                                                                                | design_1_i/proc_sys_reset_0/U0/interconnect_aresetn[0]                                                                                                                                                                              |                2 |              6 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/proc_sys_reset_0/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/SEQ/seq_clr                                                                                                                                                                                          |                1 |              6 |         6.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/aresetn_d_reg[0]_0                                                                                                         |                2 |              6 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/aresetn_d_reg[1]_0                                                                                                         |                3 |              6 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/s01_mmu/inst/register_slice_inst/ar.ar_pipe/s_ready_i_reg_0[0]                                                                                                                                                                                            | design_1_i/axi_interconnect_0/s01_mmu/inst/register_slice_inst/aw.aw_pipe/aresetn_d_reg[1]_0                                                                                                                                        |                1 |              6 |         6.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/command_ongoing_reg_0[0]                                                                                         | design_1_i/proc_sys_reset_0/U0/interconnect_aresetn[0]                                                                                                                                                                              |                1 |              6 |         6.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[15]_i_1_n_0                                  | design_1_i/proc_sys_reset_0/U0/interconnect_aresetn[0]                                                                                                                                                                              |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[7]_i_1_n_0                                   | design_1_i/proc_sys_reset_0/U0/interconnect_aresetn[0]                                                                                                                                                                              |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[2].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[87]_i_1_n_0                                  | design_1_i/proc_sys_reset_0/U0/interconnect_aresetn[0]                                                                                                                                                                              |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[119]_i_1_n_0                                 | design_1_i/proc_sys_reset_0/U0/interconnect_aresetn[0]                                                                                                                                                                              |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[111]_i_1_n_0                                 | design_1_i/proc_sys_reset_0/U0/interconnect_aresetn[0]                                                                                                                                                                              |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/axi_arready_reg_0[0]                                                                                                               | design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands[7]_i_1__0_n_0                                                                 |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[103]_i_1_n_0                                 | design_1_i/proc_sys_reset_0/U0/interconnect_aresetn[0]                                                                                                                                                                              |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/MAXI_ip_0/inst/write_index0                                                                                                                                                                                                                                                  | design_1_i/MAXI_ip_0/inst/write_index[7]_i_1_n_0                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[2].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[95]_i_1_n_0                                  | design_1_i/proc_sys_reset_0/U0/interconnect_aresetn[0]                                                                                                                                                                              |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[47]_i_1_n_0                                  | design_1_i/proc_sys_reset_0/U0/interconnect_aresetn[0]                                                                                                                                                                              |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_1_n_0                                  | design_1_i/proc_sys_reset_0/U0/interconnect_aresetn[0]                                                                                                                                                                              |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[2].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[79]_i_1_n_0                                  | design_1_i/proc_sys_reset_0/U0/interconnect_aresetn[0]                                                                                                                                                                              |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[2].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[71]_i_1_n_0                                  | design_1_i/proc_sys_reset_0/U0/interconnect_aresetn[0]                                                                                                                                                                              |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[55]_i_1_n_0                                  | design_1_i/proc_sys_reset_0/U0/interconnect_aresetn[0]                                                                                                                                                                              |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[39]_i_1_n_0                                  | design_1_i/proc_sys_reset_0/U0/interconnect_aresetn[0]                                                                                                                                                                              |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[31]_i_1_n_0                                  | design_1_i/proc_sys_reset_0/U0/interconnect_aresetn[0]                                                                                                                                                                              |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[23]_i_1_n_0                                  | design_1_i/proc_sys_reset_0/U0/interconnect_aresetn[0]                                                                                                                                                                              |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[127]_i_1_n_0                                 | design_1_i/proc_sys_reset_0/U0/interconnect_aresetn[0]                                                                                                                                                                              |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          |                                                                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/command_ongoing_reg_2[0]                                                                                         | design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands[7]_i_1_n_0                                                                  |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                                                                                                           | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/axi_araddr1                                                                                                                                                                                                                                                   | design_1_i/SAXI_ip_0/inst/axi_arlen_cntr[7]_i_1_n_0                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/p_1_in                                                                                                                                | design_1_i/proc_sys_reset_0/U0/interconnect_aresetn[0]                                                                                                                                                                              |                2 |              9 |         4.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/PS8_i_34[0]                                                                                                                     | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/PS8_i                                                                       |                3 |              9 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/PS8_i_40[0]                                                                                                                     | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/PS8_i                                                                       |                2 |              9 |         4.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/PS8_i_36[0]                                                                                                                     | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/PS8_i                                                                       |                4 |              9 |         2.25 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/PS8_i_41[0]                                                                                                                     | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/PS8_i                                                                       |                3 |              9 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/PS8_i_37[0]                                                                                                                     | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/PS8_i                                                                       |                4 |              9 |         2.25 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/PS8_i_35[0]                                                                                                                     | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/PS8_i                                                                       |                3 |              9 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/E[0]                                                                                                                              | design_1_i/proc_sys_reset_0/U0/interconnect_aresetn[0]                                                                                                                                                                              |                5 |              9 |         1.80 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[31]_3[0]                                                                        | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/PS8_i                                                                       |                4 |              9 |         2.25 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[31]_0[0]                                                                        | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/PS8_i                                                                       |                3 |              9 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[31]_2[0]                                                                        | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/PS8_i                                                                       |                5 |              9 |         1.80 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[31]_1[0]                                                                        | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/PS8_i                                                                       |                3 |              9 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/PS8_i_33[0]                                                                                                                     | design_1_i/proc_sys_reset_0/U0/interconnect_aresetn[0]                                                                                                                                                                              |                3 |              9 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/PS8_i_45[0]                                                                                                                     | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/PS8_i                                                                       |                2 |              9 |         4.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_171_in                                                                                                                         | design_1_i/proc_sys_reset_0/U0/interconnect_aresetn[0]                                                                                                                                                                              |                3 |              9 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/PS8_i_42[0]                                                                                                                     | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/PS8_i                                                                       |                3 |              9 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/PS8_i_39[0]                                                                                                                     | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/PS8_i                                                                       |                4 |              9 |         2.25 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/PS8_i_43[0]                                                                                                                     | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/PS8_i                                                                       |                4 |              9 |         2.25 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/pop_mi_data                                                                                                       | design_1_i/proc_sys_reset_0/U0/interconnect_aresetn[0]                                                                                                                                                                              |                3 |              9 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/PS8_i_38[0]                                                                                                                     | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/PS8_i                                                                       |                3 |              9 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/PS8_i_44[0]                                                                                                                     | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/PS8_i                                                                       |                3 |              9 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/il1/tag_array[16][9]_i_1_n_0                                                                                                                                                                                                                               | design_1_i/SAXI_ip_0/inst/reset                                                                                                                                                                                                     |                3 |             10 |         3.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/il1/tag_array[14][9]_i_1_n_0                                                                                                                                                                                                                               | design_1_i/SAXI_ip_0/inst/reset                                                                                                                                                                                                     |                6 |             10 |         1.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/il1/tag_array[1][9]_i_1_n_0                                                                                                                                                                                                                                | design_1_i/SAXI_ip_0/inst/reset                                                                                                                                                                                                     |                7 |             10 |         1.43 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/il1/tag_array[19][9]_i_1_n_0                                                                                                                                                                                                                               | design_1_i/SAXI_ip_0/inst/reset                                                                                                                                                                                                     |                6 |             10 |         1.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/il1/tag_array[12][9]_i_1_n_0                                                                                                                                                                                                                               | design_1_i/SAXI_ip_0/inst/reset                                                                                                                                                                                                     |                7 |             10 |         1.43 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/il1/tag_array[0][9]_i_1_n_0                                                                                                                                                                                                                                | design_1_i/SAXI_ip_0/inst/reset                                                                                                                                                                                                     |                7 |             10 |         1.43 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/il1/tag_array[13][9]_i_1_n_0                                                                                                                                                                                                                               | design_1_i/SAXI_ip_0/inst/reset                                                                                                                                                                                                     |                8 |             10 |         1.25 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/il1/tag_array[22][9]_i_1_n_0                                                                                                                                                                                                                               | design_1_i/SAXI_ip_0/inst/reset                                                                                                                                                                                                     |                6 |             10 |         1.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/il1/tag_array[21][9]_i_1_n_0                                                                                                                                                                                                                               | design_1_i/SAXI_ip_0/inst/reset                                                                                                                                                                                                     |                4 |             10 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/il1/tag_array[10][9]_i_1_n_0                                                                                                                                                                                                                               | design_1_i/SAXI_ip_0/inst/reset                                                                                                                                                                                                     |                5 |             10 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/il1/tag_array[15][9]_i_1_n_0                                                                                                                                                                                                                               | design_1_i/SAXI_ip_0/inst/reset                                                                                                                                                                                                     |                7 |             10 |         1.43 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/il1/tag_array[17][9]_i_1_n_0                                                                                                                                                                                                                               | design_1_i/SAXI_ip_0/inst/reset                                                                                                                                                                                                     |                9 |             10 |         1.11 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/il1/tag_array[11][9]_i_1_n_0                                                                                                                                                                                                                               | design_1_i/SAXI_ip_0/inst/reset                                                                                                                                                                                                     |                6 |             10 |         1.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/il1/tag_array[27][9]_i_1_n_0                                                                                                                                                                                                                               | design_1_i/SAXI_ip_0/inst/reset                                                                                                                                                                                                     |                8 |             10 |         1.25 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/il1/tag_array[26][9]_i_1_n_0                                                                                                                                                                                                                               | design_1_i/SAXI_ip_0/inst/reset                                                                                                                                                                                                     |                8 |             10 |         1.25 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/il1/tag_array[25][9]_i_1_n_0                                                                                                                                                                                                                               | design_1_i/SAXI_ip_0/inst/reset                                                                                                                                                                                                     |                7 |             10 |         1.43 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/il1/tag_array[24][9]_i_1_n_0                                                                                                                                                                                                                               | design_1_i/SAXI_ip_0/inst/reset                                                                                                                                                                                                     |                5 |             10 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/il1/tag_array[23][9]_i_1_n_0                                                                                                                                                                                                                               | design_1_i/SAXI_ip_0/inst/reset                                                                                                                                                                                                     |                6 |             10 |         1.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/s01_mmu/inst/register_slice_inst/aw.aw_pipe/mr_axi_awvalid                                                                                                                                                                                                |                                                                                                                                                                                                                                     |                3 |             10 |         3.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/MAXI_ip_0/inst/wnextc1                                                                                                                                                                                                                                                       | design_1_i/SAXI_ip_0/inst/reset                                                                                                                                                                                                     |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/il1/tag_array[9][9]_i_1_n_0                                                                                                                                                                                                                                | design_1_i/SAXI_ip_0/inst/reset                                                                                                                                                                                                     |                6 |             10 |         1.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/il1/tag_array[33][9]_i_1_n_0                                                                                                                                                                                                                               | design_1_i/SAXI_ip_0/inst/reset                                                                                                                                                                                                     |                7 |             10 |         1.43 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/il1/tag_array[20][9]_i_1_n_0                                                                                                                                                                                                                               | design_1_i/SAXI_ip_0/inst/reset                                                                                                                                                                                                     |                7 |             10 |         1.43 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/il1/tag_array[28][9]_i_1_n_0                                                                                                                                                                                                                               | design_1_i/SAXI_ip_0/inst/reset                                                                                                                                                                                                     |                8 |             10 |         1.25 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/il1/tag_array[63][9]_i_1_n_0                                                                                                                                                                                                                               | design_1_i/SAXI_ip_0/inst/reset                                                                                                                                                                                                     |                4 |             10 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/il1/tag_array[38][9]_i_1_n_0                                                                                                                                                                                                                               | design_1_i/SAXI_ip_0/inst/reset                                                                                                                                                                                                     |                7 |             10 |         1.43 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/il1/tag_array[49][9]_i_1_n_0                                                                                                                                                                                                                               | design_1_i/SAXI_ip_0/inst/reset                                                                                                                                                                                                     |                7 |             10 |         1.43 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/il1/tag_array[44][9]_i_1_n_0                                                                                                                                                                                                                               | design_1_i/SAXI_ip_0/inst/reset                                                                                                                                                                                                     |                7 |             10 |         1.43 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/il1/tag_array[59][9]_i_1_n_0                                                                                                                                                                                                                               | design_1_i/SAXI_ip_0/inst/reset                                                                                                                                                                                                     |                5 |             10 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/il1/tag_array[35][9]_i_1_n_0                                                                                                                                                                                                                               | design_1_i/SAXI_ip_0/inst/reset                                                                                                                                                                                                     |                5 |             10 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/il1/tag_array[42][9]_i_1_n_0                                                                                                                                                                                                                               | design_1_i/SAXI_ip_0/inst/reset                                                                                                                                                                                                     |                7 |             10 |         1.43 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/il1/tag_array[57][9]_i_1_n_0                                                                                                                                                                                                                               | design_1_i/SAXI_ip_0/inst/reset                                                                                                                                                                                                     |                5 |             10 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                   | design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                   |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            | design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                   |                1 |             10 |        10.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/il1/tag_array[61][9]_i_1_n_0                                                                                                                                                                                                                               | design_1_i/SAXI_ip_0/inst/reset                                                                                                                                                                                                     |                4 |             10 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0] | design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0] |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/il1/tag_array[51][9]_i_1_n_0                                                                                                                                                                                                                               | design_1_i/SAXI_ip_0/inst/reset                                                                                                                                                                                                     |                6 |             10 |         1.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          | design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0] |                1 |             10 |        10.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/il1/tag_array[43][9]_i_1_n_0                                                                                                                                                                                                                               | design_1_i/SAXI_ip_0/inst/reset                                                                                                                                                                                                     |                7 |             10 |         1.43 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/il1/tag_array[48][9]_i_1_n_0                                                                                                                                                                                                                               | design_1_i/SAXI_ip_0/inst/reset                                                                                                                                                                                                     |                8 |             10 |         1.25 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/il1/tag_array[50][9]_i_1_n_0                                                                                                                                                                                                                               | design_1_i/SAXI_ip_0/inst/reset                                                                                                                                                                                                     |                5 |             10 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/il1/tag_array[2][9]_i_1_n_0                                                                                                                                                                                                                                | design_1_i/SAXI_ip_0/inst/reset                                                                                                                                                                                                     |                9 |             10 |         1.11 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/il1/tag_array[30][9]_i_1_n_0                                                                                                                                                                                                                               | design_1_i/SAXI_ip_0/inst/reset                                                                                                                                                                                                     |                9 |             10 |         1.11 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/il1/tag_array[32][9]_i_1_n_0                                                                                                                                                                                                                               | design_1_i/SAXI_ip_0/inst/reset                                                                                                                                                                                                     |                7 |             10 |         1.43 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/il1/tag_array[40][9]_i_1_n_0                                                                                                                                                                                                                               | design_1_i/SAXI_ip_0/inst/reset                                                                                                                                                                                                     |               10 |             10 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/il1/tag_array[45][9]_i_1_n_0                                                                                                                                                                                                                               | design_1_i/SAXI_ip_0/inst/reset                                                                                                                                                                                                     |                7 |             10 |         1.43 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/il1/tag_array[52][9]_i_1_n_0                                                                                                                                                                                                                               | design_1_i/SAXI_ip_0/inst/reset                                                                                                                                                                                                     |                6 |             10 |         1.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/il1/tag_array[36][9]_i_1_n_0                                                                                                                                                                                                                               | design_1_i/SAXI_ip_0/inst/reset                                                                                                                                                                                                     |                5 |             10 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/il1/tag_array[39][9]_i_1_n_0                                                                                                                                                                                                                               | design_1_i/SAXI_ip_0/inst/reset                                                                                                                                                                                                     |                5 |             10 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/il1/tag_array[55][9]_i_1_n_0                                                                                                                                                                                                                               | design_1_i/SAXI_ip_0/inst/reset                                                                                                                                                                                                     |                5 |             10 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/il1/tag_array[60][9]_i_1_n_0                                                                                                                                                                                                                               | design_1_i/SAXI_ip_0/inst/reset                                                                                                                                                                                                     |                5 |             10 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/il1/tag_array[58][9]_i_1_n_0                                                                                                                                                                                                                               | design_1_i/SAXI_ip_0/inst/reset                                                                                                                                                                                                     |                4 |             10 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/il1/tag_array[62][9]_i_1_n_0                                                                                                                                                                                                                               | design_1_i/SAXI_ip_0/inst/reset                                                                                                                                                                                                     |                6 |             10 |         1.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          | design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                 |                1 |             10 |        10.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                 | design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                 |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/il1/tag_array[6][9]_i_1_n_0                                                                                                                                                                                                                                | design_1_i/SAXI_ip_0/inst/reset                                                                                                                                                                                                     |                7 |             10 |         1.43 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/il1/tag_array[37][9]_i_1_n_0                                                                                                                                                                                                                               | design_1_i/SAXI_ip_0/inst/reset                                                                                                                                                                                                     |                7 |             10 |         1.43 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/il1/tag_array[54][9]_i_1_n_0                                                                                                                                                                                                                               | design_1_i/SAXI_ip_0/inst/reset                                                                                                                                                                                                     |                7 |             10 |         1.43 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/il1/tag_array[47][9]_i_1_n_0                                                                                                                                                                                                                               | design_1_i/SAXI_ip_0/inst/reset                                                                                                                                                                                                     |                5 |             10 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/il1/tag_array[31][9]_i_1_n_0                                                                                                                                                                                                                               | design_1_i/SAXI_ip_0/inst/reset                                                                                                                                                                                                     |                5 |             10 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/il1/tag_array[3][9]_i_1_n_0                                                                                                                                                                                                                                | design_1_i/SAXI_ip_0/inst/reset                                                                                                                                                                                                     |                8 |             10 |         1.25 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/il1/tag_array[4][9]_i_1_n_0                                                                                                                                                                                                                                | design_1_i/SAXI_ip_0/inst/reset                                                                                                                                                                                                     |                8 |             10 |         1.25 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/il1/tag_array[29][9]_i_1_n_0                                                                                                                                                                                                                               | design_1_i/SAXI_ip_0/inst/reset                                                                                                                                                                                                     |                8 |             10 |         1.25 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/il1/tag_array[34][9]_i_1_n_0                                                                                                                                                                                                                               | design_1_i/SAXI_ip_0/inst/reset                                                                                                                                                                                                     |                6 |             10 |         1.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/il1/tag_array[46][9]_i_1_n_0                                                                                                                                                                                                                               | design_1_i/SAXI_ip_0/inst/reset                                                                                                                                                                                                     |                7 |             10 |         1.43 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/il1/tag_array[53][9]_i_1_n_0                                                                                                                                                                                                                               | design_1_i/SAXI_ip_0/inst/reset                                                                                                                                                                                                     |                7 |             10 |         1.43 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/il1/tag_array[56][9]_i_1_n_0                                                                                                                                                                                                                               | design_1_i/SAXI_ip_0/inst/reset                                                                                                                                                                                                     |                5 |             10 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/il1/tag_array[5][9]_i_1_n_0                                                                                                                                                                                                                                | design_1_i/SAXI_ip_0/inst/reset                                                                                                                                                                                                     |                6 |             10 |         1.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/il1/tag_array[41][9]_i_1_n_0                                                                                                                                                                                                                               | design_1_i/SAXI_ip_0/inst/reset                                                                                                                                                                                                     |                6 |             10 |         1.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/addrB[20]_i_1_n_0                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                     |                5 |             10 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/enB                                                                                                                                                                                                                                               | design_1_i/SAXI_ip_0/inst/reset                                                                                                                                                                                                     |                4 |             10 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/il1/tag_array[8][9]_i_1_n_0                                                                                                                                                                                                                                | design_1_i/SAXI_ip_0/inst/reset                                                                                                                                                                                                     |                8 |             10 |         1.25 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/s01_mmu/inst/register_slice_inst/ar.ar_pipe/m_payload_i[20]_i_1_n_0                                                                                                                                                                                       |                                                                                                                                                                                                                                     |                3 |             10 |         3.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/axi_araddr11_out                                                                                                                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                3 |             10 |         3.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/il1/tag_array[18][9]_i_1_n_0                                                                                                                                                                                                                               | design_1_i/SAXI_ip_0/inst/reset                                                                                                                                                                                                     |                8 |             10 |         1.25 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/il1/tag_array[7][9]_i_1_n_0                                                                                                                                                                                                                                | design_1_i/SAXI_ip_0/inst/reset                                                                                                                                                                                                     |                8 |             10 |         1.25 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                   |                3 |             12 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                 |                2 |             12 |         6.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0] |                2 |             12 |         6.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/axi_rvalid_reg_3[0]                                                                                                                | design_1_i/proc_sys_reset_0/U0/interconnect_aresetn[0]                                                                                                                                                                              |                6 |             13 |         2.17 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/E[0]                                                                                                                             | design_1_i/proc_sys_reset_0/U0/interconnect_aresetn[0]                                                                                                                                                                              |                4 |             13 |         3.25 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/il1/i___63_n_0                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                     |                8 |             16 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/en_pending_write[0]_i_1_n_0                                                                                                                                                                                                                       |                                                                                                                                                                                                                                     |                6 |             16 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                8 |             16 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/M_READY_I_0                                                                                                                        | design_1_i/proc_sys_reset_0/U0/interconnect_aresetn[0]                                                                                                                                                                              |                4 |             17 |         4.25 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/gen_id_queue.id_queue/M_READY_I                                                                                                                         | design_1_i/proc_sys_reset_0/U0/interconnect_aresetn[0]                                                                                                                                                                              |                4 |             17 |         4.25 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |               12 |             21 |         1.75 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/StartAddress[20]_i_2_n_0                                                                                                                                                                                                                                      | design_1_i/SAXI_ip_0/inst/StartAddress[20]_i_1_n_0                                                                                                                                                                                  |                4 |             21 |         5.25 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/reset                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                     |                7 |             23 |         3.29 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/axi_arready_reg_0[0]                                                                                                               | design_1_i/proc_sys_reset_0/U0/interconnect_aresetn[0]                                                                                                                                                                              |                7 |             27 |         3.86 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/command_ongoing_reg_2[0]                                                                                         | design_1_i/proc_sys_reset_0/U0/interconnect_aresetn[0]                                                                                                                                                                              |                9 |             27 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                  |                                                                                                                                                                                                                                     |                3 |             28 |         9.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state_reg[0][0]                                        |                                                                                                                                                                                                                                     |                7 |             28 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/axi_araddr[27]_i_1_n_0                                                                                                                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                9 |             28 |         3.11 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state_reg[0][0]                                          |                                                                                                                                                                                                                                     |                7 |             29 |         4.14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                    |                                                                                                                                                                                                                                     |                3 |             29 |         9.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/StackPointer[3]_i_2_n_0                                                                                                                                                                                                                                       | design_1_i/SAXI_ip_0/inst/StackPointer[3]_i_1_n_0                                                                                                                                                                                   |                7 |             30 |         4.29 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/axi_rvalid_reg[0]                                                                                                                  | design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N[0]                                        |               17 |             32 |         1.88 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/axi_rvalid_reg_1[0]                                                                                                                | design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N[0]                                        |               15 |             32 |         2.13 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/axi_rvalid_reg_0[0]                                                                                                                | design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N[0]                                        |               18 |             32 |         1.78 |
|  design_1_i/SAXI_ip_0/axi_rdata            |                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                     |               10 |             32 |         3.20 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/axi_rvalid_reg_2[0]                                                                                                                | design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N[0]                                        |               18 |             32 |         1.78 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          |                                                                                                                                                                                                                                     |                3 |             34 |        11.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/M_READY_I                                                                                                                          | design_1_i/proc_sys_reset_0/U0/interconnect_aresetn[0]                                                                                                                                                                              |                6 |             34 |         5.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                                       | design_1_i/proc_sys_reset_0/U0/interconnect_aresetn[0]                                                                                                                                                                              |                6 |             34 |         5.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            |                                                                                                                                                                                                                                     |                3 |             34 |        11.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                            |                                                                                                                                                                                                                                     |               17 |             40 |         2.35 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                              |                                                                                                                                                                                                                                     |               19 |             42 |         2.21 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/il1/enI                                                                                                                                                                                                                                                    | design_1_i/SAXI_ip_0/inst/reset                                                                                                                                                                                                     |               31 |             43 |         1.39 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                                       |                                                                                                                                                                                                                                     |                8 |             49 |         6.12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                                     |                                                                                                                                                                                                                                     |                8 |             49 |         6.12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                     |               27 |             53 |         1.96 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/dc1/p_2_in                                                                                                                                                                                                                                        | design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/we_local[0]_rep_i_1_n_0                                                                                                                                                                       |               47 |             60 |         1.28 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/interconnect_aresetn[0]                                                                                                                                                                              |               30 |             65 |         2.17 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_1_in                                                                                                                                                                                                   | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |               13 |             66 |         5.08 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_1_in                                                                                                                                                                                                   | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |               14 |             66 |         4.71 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                              | design_1_i/proc_sys_reset_0/U0/interconnect_aresetn[0]                                                                                                                                                                              |               21 |             79 |         3.76 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                            | design_1_i/proc_sys_reset_0/U0/interconnect_aresetn[0]                                                                                                                                                                              |               25 |             79 |         3.16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/E[0]                                                                                                                                            |                                                                                                                                                                                                                                     |               10 |             81 |         8.10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/E[0]                                                                                                                                            |                                                                                                                                                                                                                                     |                9 |             81 |         9.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/MAXI_ip_0/inst/FIFOout[15][127]_i_1_n_0                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                     |              118 |            128 |         1.08 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/MAXI_ip_0/inst/FIFOout[7][127]_i_1_n_0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                     |              113 |            128 |         1.13 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/MAXI_ip_0/inst/FIFOout[54][127]_i_1_n_0                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                     |               89 |            128 |         1.44 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/MAXI_ip_0/inst/FIFOout[55][127]_i_1_n_0                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                     |               86 |            128 |         1.49 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/MAXI_ip_0/inst/FIFOout[30][127]_i_1_n_0                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                     |               42 |            128 |         3.05 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/MAXI_ip_0/inst/FIFOout[31][127]_i_1_n_0                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                     |               93 |            128 |         1.38 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/MAXI_ip_0/inst/FIFOout[33][127]_i_1_n_0                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                     |              101 |            128 |         1.27 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/MAXI_ip_0/inst/FIFOout[56][127]_i_1_n_0                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                     |              111 |            128 |         1.15 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/MAXI_ip_0/inst/FIFOout[87][127]_i_1_n_0                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                     |              109 |            128 |         1.17 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/MAXI_ip_0/inst/FIFOout[127][127]_i_1_n_0                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                     |              116 |            128 |         1.10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/MAXI_ip_0/inst/FIFOout[14][127]_i_1_n_0                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                     |               82 |            128 |         1.56 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/MAXI_ip_0/inst/FIFOout[96][127]_i_1_n_0                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                     |              110 |            128 |         1.16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/MAXI_ip_0/inst/FIFOout[75][127]_i_1_n_0                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                     |               89 |            128 |         1.44 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/MAXI_ip_0/inst/FIFOout[88][127]_i_1_n_0                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                     |              112 |            128 |         1.14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/MAXI_ip_0/inst/FIFOout[21][127]_i_1_n_0                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                     |              100 |            128 |         1.28 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/MAXI_ip_0/inst/FIFOout[68][127]_i_1_n_0                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                     |              112 |            128 |         1.14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/MAXI_ip_0/inst/FIFOout[122][127]_i_1_n_0                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                     |              110 |            128 |         1.16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/MAXI_ip_0/inst/FIFOout[23][127]_i_1_n_0                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                     |              108 |            128 |         1.19 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/MAXI_ip_0/inst/FIFOout[27][127]_i_1_n_0                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                     |              103 |            128 |         1.24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/MAXI_ip_0/inst/FIFOout[92][127]_i_1_n_0                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                     |              114 |            128 |         1.12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/MAXI_ip_0/inst/FIFOout[124][127]_i_1_n_0                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                     |              111 |            128 |         1.15 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/MAXI_ip_0/inst/FIFOout[91][127]_i_1_n_0                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                     |              106 |            128 |         1.21 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/MAXI_ip_0/inst/FIFOout[121][127]_i_1_n_0                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                     |              109 |            128 |         1.17 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/MAXI_ip_0/inst/FIFOout[104][127]_i_1_n_0                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                     |              114 |            128 |         1.12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/MAXI_ip_0/inst/FIFOout[120][127]_i_1_n_0                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                     |              110 |            128 |         1.16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/MAXI_ip_0/inst/FIFOout[103][127]_i_1_n_0                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                     |              107 |            128 |         1.20 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/MAXI_ip_0/inst/FIFOout[76][127]_i_1_n_0                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                     |              118 |            128 |         1.08 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/MAXI_ip_0/inst/FIFOout[11][127]_i_1_n_0                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                     |              114 |            128 |         1.12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/MAXI_ip_0/inst/FIFOout[108][127]_i_1_n_0                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                     |              115 |            128 |         1.11 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/MAXI_ip_0/inst/FIFOout[107][127]_i_1_n_0                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                     |               99 |            128 |         1.29 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/MAXI_ip_0/inst/FIFOout[115][127]_i_1_n_0                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                     |              113 |            128 |         1.13 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/MAXI_ip_0/inst/FIFOout[112][127]_i_1_n_0                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                     |              114 |            128 |         1.12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/MAXI_ip_0/inst/FIFOout[84][127]_i_1_n_0                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                     |              114 |            128 |         1.12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/MAXI_ip_0/inst/FIFOin[0][127]_i_1_n_0                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                     |               30 |            128 |         4.27 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/MAXI_ip_0/inst/FIFOin[2][127]_i_1_n_0                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                     |               33 |            128 |         3.88 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/MAXI_ip_0/inst/FIFOout[38][127]_i_1_n_0                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                     |               82 |            128 |         1.56 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/MAXI_ip_0/inst/FIFOout[72][127]_i_1_n_0                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                     |              115 |            128 |         1.11 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/MAXI_ip_0/inst/FIFOout[100][127]_i_1_n_0                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                     |              106 |            128 |         1.21 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/MAXI_ip_0/inst/FIFOout[60][127]_i_1_n_0                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                     |              117 |            128 |         1.09 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/MAXI_ip_0/inst/FIFOout[5][127]_i_1_n_0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                     |              115 |            128 |         1.11 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/MAXI_ip_0/inst/FIFOout[64][127]_i_1_n_0                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                     |              113 |            128 |         1.13 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/MAXI_ip_0/inst/FIFOin[1][127]_i_1_n_0                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                     |               35 |            128 |         3.66 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/MAXI_ip_0/inst/FIFOout[80][127]_i_1_n_0                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                     |              121 |            128 |         1.06 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/MAXI_ip_0/inst/FIFOout[36][127]_i_1_n_0                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                     |              111 |            128 |         1.15 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/MAXI_ip_0/inst/FIFOout[35][127]_i_1_n_0                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                     |              107 |            128 |         1.20 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/MAXI_ip_0/inst/FIFOin                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                     |               31 |            128 |         4.13 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/MAXI_ip_0/inst/FIFOout[44][127]_i_1_n_0                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                     |              112 |            128 |         1.14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/MAXI_ip_0/inst/FIFOout[123][127]_i_1_n_0                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                     |               89 |            128 |         1.44 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/MAXI_ip_0/inst/FIFOout[43][127]_i_1_n_0                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                     |              107 |            128 |         1.20 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/MAXI_ip_0/inst/FIFOout[52][127]_i_1_n_0                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                     |              114 |            128 |         1.12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/MAXI_ip_0/inst/FIFOout[53][127]_i_1_n_0                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                     |              122 |            128 |         1.05 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/E[0]                                                                                                                                                                     |                                                                                                                                                                                                                                     |               32 |            129 |         4.03 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                |                                                                                                                                                                                                                                     |               33 |            129 |         3.91 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/m_valid_i_reg[0]                                                                                                                  | design_1_i/proc_sys_reset_0/U0/interconnect_aresetn[0]                                                                                                                                                                              |               17 |            130 |         7.65 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/m_valid_i_reg[0]                                                                                                                   |                                                                                                                                                                                                                                     |               28 |            131 |         4.68 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/s_ready_i_reg_0                                                                                                   |                                                                                                                                                                                                                                     |               30 |            131 |         4.37 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                |                                                                                                                                                                                                                                     |               25 |            132 |         5.28 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/p_1_in_0                                                                                                                                                                       |                                                                                                                                                                                                                                     |               22 |            132 |         6.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/MAXI_ip_0/inst/FIFOout[32][127]_i_1_n_0                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                     |              155 |            256 |         1.65 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/MAXI_ip_0/inst/FIFOout[12][127]_i_1_n_0                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                     |              181 |            256 |         1.41 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/MAXI_ip_0/inst/FIFOout[20][127]_i_1_n_0                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                     |              139 |            256 |         1.84 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/MAXI_ip_0/inst/FIFOout[28][127]_i_1_n_0                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                     |              142 |            256 |         1.80 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/MAXI_ip_0/inst/FIFOout[125][127]_i_1_n_0                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                     |              178 |            256 |         1.44 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/MAXI_ip_0/inst/FIFOout[74][127]_i_1_n_0                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                     |              173 |            256 |         1.48 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/MAXI_ip_0/inst/FIFOout[105][127]_i_1_n_0                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                     |              182 |            256 |         1.41 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/MAXI_ip_0/inst/FIFOout[113][127]_i_1_n_0                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                     |              121 |            256 |         2.12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/MAXI_ip_0/inst/FIFOout[101][127]_i_1_n_0                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                     |              182 |            256 |         1.41 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/MAXI_ip_0/inst/FIFOout[89][127]_i_1_n_0                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                     |              190 |            256 |         1.35 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/MAXI_ip_0/inst/FIFOout[4][127]_i_1_n_0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                     |              120 |            256 |         2.13 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/MAXI_ip_0/inst/FIFOout[37][127]_i_1_n_0                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                     |              145 |            256 |         1.77 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/MAXI_ip_0/inst/FIFOout[85][127]_i_1_n_0                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                     |              190 |            256 |         1.35 |
|  design_1_i/SAXI_ip_0/c0/dc2/en            |                                                                                                                                                                                                                                                                                         | design_1_i/SAXI_ip_0/inst/reset                                                                                                                                                                                                     |              108 |            300 |         2.78 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/write_strobe[0]_rep_i_1_n_0                                                                                                                                                                                                                       | design_1_i/SAXI_ip_0/inst/reset                                                                                                                                                                                                     |              112 |            300 |         2.68 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/miss                                                                                                                                                                                                                                              | design_1_i/SAXI_ip_0/inst/reset                                                                                                                                                                                                     |              120 |            306 |         2.55 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/MAXI_ip_0/inst/FIFOout[93][127]_i_1_n_0                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                     |              192 |            384 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/MAXI_ip_0/inst/FIFOout[77][127]_i_1_n_0                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                     |              213 |            384 |         1.80 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/MAXI_ip_0/inst/FIFOout[58][127]_i_1_n_0                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                     |              236 |            384 |         1.63 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/MAXI_ip_0/inst/FIFOout[97][127]_i_1_n_0                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                     |              188 |            384 |         2.04 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/MAXI_ip_0/inst/FIFOout[24][127]_i_1_n_0                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                     |              210 |            384 |         1.83 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/MAXI_ip_0/inst/FIFOout[81][127]_i_1_n_0                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                     |              192 |            384 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/MAXI_ip_0/inst/FIFOout[62][127]_i_1_n_0                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                     |              241 |            384 |         1.59 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/MAXI_ip_0/inst/FIFOout[65][127]_i_1_n_0                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                     |              246 |            384 |         1.56 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/MAXI_ip_0/inst/FIFOout[46][127]_i_1_n_0                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                     |              218 |            384 |         1.76 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/MAXI_ip_0/inst/FIFOout[109][127]_i_1_n_0                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                     |              182 |            384 |         2.11 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/MAXI_ip_0/inst/FIFOout[8][127]_i_1_n_0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                     |              143 |            384 |         2.69 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/MAXI_ip_0/inst/FIFOout[69][127]_i_1_n_0                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                     |              248 |            384 |         1.55 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/MAXI_ip_0/inst/FIFOout[40][127]_i_1_n_0                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                     |              230 |            384 |         1.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | design_1_i/SAXI_ip_0/inst/reset                                                                                                                                                                                                     |              194 |            485 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/MAXI_ip_0/inst/FIFOout[117][127]_i_1_n_0                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                     |              235 |            512 |         2.18 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/MAXI_ip_0/inst/FIFOout[0][127]_i_1_n_0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                     |              146 |            512 |         3.51 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/wdata[511]_i_1_n_0                                                                                                                                                                                                                                |                                                                                                                                                                                                                                     |               78 |            512 |         6.56 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/MAXI_ip_0/inst/FIFOout[48][127]_i_1_n_0                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                     |              224 |            512 |         2.29 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/MAXI_ip_0/inst/FIFOout[16][127]_i_1_n_0                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                     |              297 |            512 |         1.72 |
+--------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


