// Seed: 1571732884
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_3 = id_2;
endmodule
module module_1 (
    output supply0 id_0,
    output wire id_1,
    input uwire id_2,
    input tri id_3,
    output supply1 id_4,
    input supply1 id_5,
    input supply0 id_6,
    input wire id_7,
    output wand id_8,
    output tri0 id_9,
    input wand id_10,
    input wor id_11,
    input tri1 id_12,
    output tri1 id_13,
    input wire id_14,
    input uwire id_15,
    input tri id_16,
    output supply1 id_17
);
  logic id_19;
  module_0 modCall_1 (
      id_19,
      id_19,
      id_19
  );
endmodule
