#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Wed Dec 20 15:05:26 2023
# Process ID: 7520
# Current directory: B:/Vivado_Projects/EEX7436_NEW5/EEX7436_Project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5400 B:\Vivado_Projects\EEX7436_NEW5\EEX7436_Project\EEX7436_Project.xpr
# Log file: B:/Vivado_Projects/EEX7436_NEW5/EEX7436_Project/vivado.log
# Journal file: B:/Vivado_Projects/EEX7436_NEW5/EEX7436_Project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project B:/Vivado_Projects/EEX7436_NEW5/EEX7436_Project/EEX7436_Project.xpr
update_compile_order -fileset sources_1
import_files -norecurse {B:/Vivado_Projects/IP_cores/ZynqOLED-master/ZynqOLED-master/src/oledControl.v B:/Vivado_Projects/IP_cores/ZynqOLED-master/ZynqOLED-master/src/charROM.v B:/Vivado_Projects/IP_cores/ZynqOLED-master/ZynqOLED-master/src/delayGen.v B:/Vivado_Projects/IP_cores/ZynqOLED-master/ZynqOLED-master/src/top.v B:/Vivado_Projects/IP_cores/ZynqOLED-master/ZynqOLED-master/src/spiControl.v}
update_compile_order -fileset sources_1
open_bd_design {B:/Vivado_Projects/EEX7436_NEW5/EEX7436_Project/EEX7436_Project.srcs/sources_1/bd/design_1/design_1.bd}
create_bd_cell -type module -reference top top_0
connect_bd_net [get_bd_ports clk_0] [get_bd_pins top_0/clock]
connect_bd_net [get_bd_ports ctr_rst_0] [get_bd_pins top_0/reset]
startgroup
make_bd_pins_external  [get_bd_pins top_0/oled_spi_clk]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins top_0/oled_spi_data]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins top_0/oled_vdd]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins top_0/oled_vbat]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins top_0/oled_reset_n]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins top_0/oled_dc_n]
endgroup
save_bd_design
update_compile_order -fileset sources_1
update_module_reference design_1_top_0_0
regenerate_bd_layout
close_bd_design [get_bd_designs design_1]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
open_project {B:/Vivado_Projects/EEX7436_NEW4 - Copy/EEX7436_Project/EEX7436_Project.xpr}
update_compile_order -fileset sources_1
generate_target Simulation [get_files {B:/Vivado_Projects/EEX7436_NEW4 - Copy/EEX7436_Project/EEX7436_Project.srcs/sources_1/bd/design_1/design_1.bd}]
export_ip_user_files -of_objects [get_files {B:/Vivado_Projects/EEX7436_NEW4 - Copy/EEX7436_Project/EEX7436_Project.srcs/sources_1/bd/design_1/design_1.bd}] -no_script -sync -force -quiet
export_simulation -of_objects [get_files {{B:/Vivado_Projects/EEX7436_NEW4 - Copy/EEX7436_Project/EEX7436_Project.srcs/sources_1/bd/design_1/design_1.bd}}] -directory {B:/Vivado_Projects/EEX7436_NEW4 - Copy/EEX7436_Project/EEX7436_Project.ip_user_files/sim_scripts} -ip_user_files_dir {B:/Vivado_Projects/EEX7436_NEW4 - Copy/EEX7436_Project/EEX7436_Project.ip_user_files} -ipstatic_source_dir {B:/Vivado_Projects/EEX7436_NEW4 - Copy/EEX7436_Project/EEX7436_Project.ip_user_files/ipstatic} -lib_map_path [list {modelsim=B:/Vivado_Projects/EEX7436_NEW4 - Copy/EEX7436_Project/EEX7436_Project.cache/compile_simlib/modelsim} {questa=B:/Vivado_Projects/EEX7436_NEW4 - Copy/EEX7436_Project/EEX7436_Project.cache/compile_simlib/questa} {riviera=B:/Vivado_Projects/EEX7436_NEW4 - Copy/EEX7436_Project/EEX7436_Project.cache/compile_simlib/riviera} {activehdl=B:/Vivado_Projects/EEX7436_NEW4 - Copy/EEX7436_Project/EEX7436_Project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
close_project
open_project B:/Vivado_Projects/EEX7436_NEW3/EEX7436_Project/EEX7436_Project.xpr
close_project
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {B:/Vivado_Projects/EEX7436_NEW5/EEX7436_Project/EEX7436_Project.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {B:/Vivado_Projects/EEX7436_NEW5/EEX7436_Project/EEX7436_Project.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
launch_simulation
close_hw_manager
close_project
open_project B:/Vivado_Projects/EEX7436_NEW3/EEX7436_Project/EEX7436_Project.xpr
update_compile_order -fileset sources_1
launch_simulation
close_project
open_project B:/Vivado_Projects/EEX7436_NEW4/EEX7436_Project/EEX7436_Project.xpr
update_compile_order -fileset sources_1
launch_simulation
open_wave_config B:/Vivado_Projects/EEX7436_NEW4/EEX7436_Project/Block_1_wrapper_behav.wcfg
source design_1_wrapper.tcl
restart
add_force {/design_1_wrapper/clk_0} -radix hex {0 0ns} {1 50000ps} -repeat_every 100000ps
add_force {/design_1_wrapper/ctr_rst_0} -radix hex {1 0ns} -cancel_after 30
add_force {/design_1_wrapper/rd_0} -radix hex {0 0ns}
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 10000 ns
run 10000 ns
run 10000 ns
run 10000 ns
run 10000 ns
run 10000 ns
run 10000 ns
run 10000 ns
run 10000 ns
run 10000 ns
run 10000 ns
run 10000 ns
run 10000 ns
run 10000 ns
run 10000 ns
run 10000 ns
run 10000 ns
run 10000 ns
run 10000 ns
run 10000 ns
run 10000 ns
run 10000 ns
run 10000 ns
run 10000 ns
run 10000 ns
run 10000 ns
run 10000 ns
run 10000 ns
run 10000 ns
run 10000 ns
run 10000 ns
run 10000 ns
run 10000 ns
run 10000 ns
run 10000 ns
run 10000 ns
run 10000 ns
run 10000 ns
run 10000 ns
run 10000 ns
run 10000 ns
run 10000 ns
run 10000 ns
run 10000 ns
run 10000 ns
run 10000 ns
run 10000 ns
run 10000 ns
run 10000 ns
run 10000 ns
run 10000 ns
run 10000 ns
run 10000 ns
run 10000 ns
run 10000 ns
close_sim
close_project
open_project {B:/Vivado_Projects/EEX7436_NEW4 - Copy/EEX7436_Project/EEX7436_Project.xpr}
update_compile_order -fileset sources_1
generate_target Simulation [get_files {B:/Vivado_Projects/EEX7436_NEW4 - Copy/EEX7436_Project/EEX7436_Project.srcs/sources_1/bd/design_1/design_1.bd}]
export_ip_user_files -of_objects [get_files {B:/Vivado_Projects/EEX7436_NEW4 - Copy/EEX7436_Project/EEX7436_Project.srcs/sources_1/bd/design_1/design_1.bd}] -no_script -sync -force -quiet
export_simulation -of_objects [get_files {{B:/Vivado_Projects/EEX7436_NEW4 - Copy/EEX7436_Project/EEX7436_Project.srcs/sources_1/bd/design_1/design_1.bd}}] -directory {B:/Vivado_Projects/EEX7436_NEW4 - Copy/EEX7436_Project/EEX7436_Project.ip_user_files/sim_scripts} -ip_user_files_dir {B:/Vivado_Projects/EEX7436_NEW4 - Copy/EEX7436_Project/EEX7436_Project.ip_user_files} -ipstatic_source_dir {B:/Vivado_Projects/EEX7436_NEW4 - Copy/EEX7436_Project/EEX7436_Project.ip_user_files/ipstatic} -lib_map_path [list {modelsim=B:/Vivado_Projects/EEX7436_NEW4 - Copy/EEX7436_Project/EEX7436_Project.cache/compile_simlib/modelsim} {questa=B:/Vivado_Projects/EEX7436_NEW4 - Copy/EEX7436_Project/EEX7436_Project.cache/compile_simlib/questa} {riviera=B:/Vivado_Projects/EEX7436_NEW4 - Copy/EEX7436_Project/EEX7436_Project.cache/compile_simlib/riviera} {activehdl=B:/Vivado_Projects/EEX7436_NEW4 - Copy/EEX7436_Project/EEX7436_Project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
update_module_reference design_1_Processor_0_0
generate_target Simulation [get_files {B:/Vivado_Projects/EEX7436_NEW4 - Copy/EEX7436_Project/EEX7436_Project.srcs/sources_1/bd/design_1/design_1.bd}]
export_ip_user_files -of_objects [get_files {B:/Vivado_Projects/EEX7436_NEW4 - Copy/EEX7436_Project/EEX7436_Project.srcs/sources_1/bd/design_1/design_1.bd}] -no_script -sync -force -quiet
export_simulation -of_objects [get_files {{B:/Vivado_Projects/EEX7436_NEW4 - Copy/EEX7436_Project/EEX7436_Project.srcs/sources_1/bd/design_1/design_1.bd}}] -directory {B:/Vivado_Projects/EEX7436_NEW4 - Copy/EEX7436_Project/EEX7436_Project.ip_user_files/sim_scripts} -ip_user_files_dir {B:/Vivado_Projects/EEX7436_NEW4 - Copy/EEX7436_Project/EEX7436_Project.ip_user_files} -ipstatic_source_dir {B:/Vivado_Projects/EEX7436_NEW4 - Copy/EEX7436_Project/EEX7436_Project.ip_user_files/ipstatic} -lib_map_path [list {modelsim=B:/Vivado_Projects/EEX7436_NEW4 - Copy/EEX7436_Project/EEX7436_Project.cache/compile_simlib/modelsim} {questa=B:/Vivado_Projects/EEX7436_NEW4 - Copy/EEX7436_Project/EEX7436_Project.cache/compile_simlib/questa} {riviera=B:/Vivado_Projects/EEX7436_NEW4 - Copy/EEX7436_Project/EEX7436_Project.cache/compile_simlib/riviera} {activehdl=B:/Vivado_Projects/EEX7436_NEW4 - Copy/EEX7436_Project/EEX7436_Project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
open_wave_config {B:/Vivado_Projects/EEX7436_NEW4 - Copy/EEX7436_Project/Block_1_wrapper_behav.wcfg}
source design_1_wrapper.tcl
restart
add_force {/design_1_wrapper/clk_0} -radix hex {0 0ns} {1 5000ps} -repeat_every 10000ps
add_force {/design_1_wrapper/ctr_rst_0} -radix hex {1 0ns} -cancel_after 30ns
add_force {/design_1_wrapper/rd_0} -radix hex {0 0ns}
run 10000 ns
add_force {/design_1_wrapper/actuator_rd_item_0} -radix hex {0 0ns}
add_force {/design_1_wrapper/actuator_rd_index_0} -radix hex {1 0ns}
run 10000 ns
add_force {/design_1_wrapper/actuator_rd_index_0} -radix hex {2 0ns}
run 10000 ns
open_bd_design {B:/Vivado_Projects/EEX7436_NEW4 - Copy/EEX7436_Project/EEX7436_Project.srcs/sources_1/bd/design_1/design_1.bd}
close_bd_design [get_bd_designs design_1]
save_wave_config {B:/Vivado_Projects/EEX7436_NEW4 - Copy/EEX7436_Project/Block_1_wrapper_behav.wcfg}
close_sim
