onerror {resume}
quietly WaveActivateNextPane {} 0
add wave -noupdate -group top /sim_aurora_lane/rst_n_i
add wave -noupdate -group top /sim_aurora_lane/rst2_n_i
add wave -noupdate -group top /sim_aurora_lane/clk_rx_i
add wave -noupdate -group top /sim_aurora_lane/clk_serdes_i
add wave -noupdate -group top /sim_aurora_lane/clk_ddr_i
add wave -noupdate -group top /sim_aurora_lane/rx_data_i_p
add wave -noupdate -group top /sim_aurora_lane/rx_polarity
add wave -noupdate -group top /sim_aurora_lane/rx_data_out
add wave -noupdate -group top /sim_aurora_lane/rx_header_out
add wave -noupdate -group top /sim_aurora_lane/rx_status
add wave -noupdate -group top /sim_aurora_lane/rx_valid
add wave -noupdate -group top /sim_aurora_lane/tx_data
add wave -noupdate -group top /sim_aurora_lane/tx_data_s
add wave -noupdate -group top /sim_aurora_lane/tx_data_t
add wave -noupdate -group top /sim_aurora_lane/tx_counter
add wave -noupdate -group top /sim_aurora_lane/cnt
add wave -noupdate -group top /sim_aurora_lane/tx_data_valid
add wave -noupdate -group top -radix unsigned /sim_aurora_lane/u_aurora_rx_lane/sync_cnt
add wave -noupdate -group top /sim_aurora_lane/last_rx_cnt
add wave -noupdate -group top /sim_aurora_lane/curr_rx_cnt
add wave -noupdate -group internal /sim_aurora_lane/u_aurora_rx_lane/rst_n_i
add wave -noupdate -group internal /sim_aurora_lane/u_aurora_rx_lane/clk_rx_i
add wave -noupdate -group internal /sim_aurora_lane/u_aurora_rx_lane/clk_serdes_i
add wave -noupdate -group internal /sim_aurora_lane/u_aurora_rx_lane/rx_data_i_p
add wave -noupdate -group internal /sim_aurora_lane/u_aurora_rx_lane/rx_data_i_n
add wave -noupdate -group internal /sim_aurora_lane/u_aurora_rx_lane/rx_polarity_i
add wave -noupdate -group internal /sim_aurora_lane/u_aurora_rx_lane/rx_data_o
add wave -noupdate -group internal /sim_aurora_lane/u_aurora_rx_lane/rx_header_o
add wave -noupdate -group internal /sim_aurora_lane/u_aurora_rx_lane/rx_valid_o
add wave -noupdate -group internal /sim_aurora_lane/u_aurora_rx_lane/rx_stat_o
add wave -noupdate -group internal /sim_aurora_lane/u_aurora_rx_lane/c_SLIP_SERDES_MAX
add wave -noupdate -group internal /sim_aurora_lane/u_aurora_rx_lane/c_SERDES8_CYCLE
add wave -noupdate -group internal /sim_aurora_lane/u_aurora_rx_lane/rst
add wave -noupdate -group internal /sim_aurora_lane/u_aurora_rx_lane/serdes_idelay_rdy
add wave -noupdate -group internal /sim_aurora_lane/u_aurora_rx_lane/serdes_data8
add wave -noupdate -group internal /sim_aurora_lane/u_aurora_rx_lane/serdes_data8_s
add wave -noupdate -group internal /sim_aurora_lane/u_aurora_rx_lane/serdes_data8_d
add wave -noupdate -group internal /sim_aurora_lane/u_aurora_rx_lane/serdes_lock
add wave -noupdate -group internal /sim_aurora_lane/u_aurora_rx_lane/serdes_data32_shift
add wave -noupdate -group internal /sim_aurora_lane/u_aurora_rx_lane/serdes_data32
add wave -noupdate -group internal /sim_aurora_lane/u_aurora_rx_lane/serdes_data32_valid
add wave -noupdate -group internal /sim_aurora_lane/u_aurora_rx_lane/serdes8_cnt
add wave -noupdate -group internal /sim_aurora_lane/u_aurora_rx_lane/serdes_cnt
add wave -noupdate -group internal /sim_aurora_lane/u_aurora_rx_lane/gearbox_data66
add wave -noupdate -group internal /sim_aurora_lane/u_aurora_rx_lane/gearbox_data66_valid
add wave -noupdate -group internal /sim_aurora_lane/u_aurora_rx_lane/gearbox_data66_valid_d
add wave -noupdate -group internal /sim_aurora_lane/u_aurora_rx_lane/gearbox_slip
add wave -noupdate -group internal /sim_aurora_lane/u_aurora_rx_lane/scrambled_data66
add wave -noupdate -group internal /sim_aurora_lane/u_aurora_rx_lane/scrambled_data_valid
add wave -noupdate -group internal /sim_aurora_lane/u_aurora_rx_lane/scrambled_data_valid_d
add wave -noupdate -group internal /sim_aurora_lane/u_aurora_rx_lane/descrambled_data
add wave -noupdate -group internal /sim_aurora_lane/u_aurora_rx_lane/descrambled_header
add wave -noupdate -group internal /sim_aurora_lane/u_aurora_rx_lane/descrambled_data_valid
add wave -noupdate -group internal /sim_aurora_lane/u_aurora_rx_lane/sync_cnt
add wave -noupdate -group gbox /sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/rst_i
add wave -noupdate -group gbox /sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/clk_i
add wave -noupdate -group gbox /sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/data32_i
add wave -noupdate -group gbox /sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/data32_valid_i
add wave -noupdate -group gbox /sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/slip_i
add wave -noupdate -group gbox /sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/buffer194
add wave -noupdate -group gbox /sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/data66_o
add wave -noupdate -group gbox /sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/data66_valid_o
add wave -noupdate -group gbox -radix unsigned /sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/gearbox_cnt
add wave -noupdate -group gbox -radix unsigned /sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/data66_cnt
add wave -noupdate -group gbox /sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/shift_cnt
add wave -noupdate -group gbox /sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/slip_cnt
add wave -noupdate -group gbox /sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/data66_t
add wave -noupdate -group gbox /sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/data66_t_valid
add wave -noupdate -group gbox -radix unsigned /sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/blk_idx_offset
add wave -noupdate -group gbox -radix decimal /sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/block_msb_idx
add wave -noupdate -group gbox -radix decimal /sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/block_lsb_idx
add wave -noupdate -group gbox /sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/data66_buf
add wave -noupdate -group gbox /sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/data66_buf_empty
add wave -noupdate -group gbox /sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/data66_buf_read
add wave -noupdate -group gbox /sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/data66_buf2
add wave -noupdate -group gbox /sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/data66_buf2_empty
add wave -noupdate -group gbox /sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/data66_buf2_read
add wave -noupdate -expand -group sync /sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_block_sync/rst_i
add wave -noupdate -expand -group sync /sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_block_sync/clk_i
add wave -noupdate -expand -group sync /sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_block_sync/gbox_buffer
add wave -noupdate -expand -group sync /sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_block_sync/gbox_cnt
add wave -noupdate -expand -group sync /sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_block_sync/buffer_dv
add wave -noupdate -expand -group sync /sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_block_sync/block_offset
add wave -noupdate -expand -group sync /sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_block_sync/buffer
add wave -noupdate -expand -group sync /sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_block_sync/headers
add wave -noupdate -expand -group sync -radix unsigned -childformat {{{/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt[65]} -radix unsigned} {{/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt[64]} -radix unsigned} {{/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt[63]} -radix unsigned} {{/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt[62]} -radix unsigned} {{/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt[61]} -radix unsigned} {{/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt[60]} -radix unsigned} {{/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt[59]} -radix unsigned} {{/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt[58]} -radix unsigned} {{/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt[57]} -radix unsigned} {{/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt[56]} -radix unsigned} {{/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt[55]} -radix unsigned} {{/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt[54]} -radix unsigned} {{/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt[53]} -radix unsigned} {{/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt[52]} -radix unsigned} {{/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt[51]} -radix unsigned} {{/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt[50]} -radix unsigned} {{/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt[49]} -radix unsigned} {{/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt[48]} -radix unsigned} {{/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt[47]} -radix unsigned} {{/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt[46]} -radix unsigned} {{/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt[45]} -radix unsigned} {{/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt[44]} -radix unsigned} {{/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt[43]} -radix unsigned} {{/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt[42]} -radix unsigned} {{/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt[41]} -radix unsigned} {{/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt[40]} -radix unsigned} {{/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt[39]} -radix unsigned} {{/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt[38]} -radix unsigned} {{/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt[37]} -radix unsigned} {{/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt[36]} -radix unsigned} {{/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt[35]} -radix unsigned} {{/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt[34]} -radix unsigned} {{/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt[33]} -radix unsigned} {{/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt[32]} -radix unsigned} {{/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt[31]} -radix unsigned} {{/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt[30]} -radix unsigned} {{/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt[29]} -radix unsigned} {{/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt[28]} -radix unsigned} {{/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt[27]} -radix unsigned} {{/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt[26]} -radix unsigned} {{/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt[25]} -radix unsigned} {{/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt[24]} -radix unsigned} {{/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt[23]} -radix unsigned} {{/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt[22]} -radix unsigned} {{/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt[21]} -radix unsigned} {{/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt[20]} -radix unsigned} {{/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt[19]} -radix unsigned} {{/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt[18]} -radix unsigned} {{/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt[17]} -radix unsigned} {{/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt[16]} -radix unsigned} {{/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt[15]} -radix unsigned} {{/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt[14]} -radix unsigned} {{/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt[13]} -radix unsigned} {{/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt[12]} -radix unsigned} {{/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt[11]} -radix unsigned} {{/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt[10]} -radix unsigned} {{/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt[9]} -radix unsigned} {{/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt[8]} -radix unsigned} {{/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt[7]} -radix unsigned} {{/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt[6]} -radix unsigned} {{/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt[5]} -radix unsigned} {{/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt[4]} -radix unsigned} {{/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt[3]} -radix unsigned} {{/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt[2]} -radix unsigned} {{/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt[1]} -radix unsigned} {{/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt[0]} -radix unsigned}} -subitemconfig {{/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt[65]} {-height 15 -radix unsigned} {/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt[64]} {-height 15 -radix unsigned} {/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt[63]} {-height 15 -radix unsigned} {/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt[62]} {-height 15 -radix unsigned} {/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt[61]} {-height 15 -radix unsigned} {/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt[60]} {-height 15 -radix unsigned} {/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt[59]} {-height 15 -radix unsigned} {/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt[58]} {-height 15 -radix unsigned} {/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt[57]} {-height 15 -radix unsigned} {/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt[56]} {-height 15 -radix unsigned} {/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt[55]} {-height 15 -radix unsigned} {/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt[54]} {-height 15 -radix unsigned} {/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt[53]} {-height 15 -radix unsigned} {/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt[52]} {-height 15 -radix unsigned} {/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt[51]} {-height 15 -radix unsigned} {/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt[50]} {-height 15 -radix unsigned} {/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt[49]} {-height 15 -radix unsigned} {/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt[48]} {-height 15 -radix unsigned} {/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt[47]} {-height 15 -radix unsigned} {/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt[46]} {-height 15 -radix unsigned} {/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt[45]} {-height 15 -radix unsigned} {/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt[44]} {-height 15 -radix unsigned} {/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt[43]} {-height 15 -radix unsigned} {/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt[42]} {-height 15 -radix unsigned} {/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt[41]} {-height 15 -radix unsigned} {/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt[40]} {-height 15 -radix unsigned} {/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt[39]} {-height 15 -radix unsigned} {/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt[38]} {-height 15 -radix unsigned} {/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt[37]} {-height 15 -radix unsigned} {/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt[36]} {-height 15 -radix unsigned} {/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt[35]} {-height 15 -radix unsigned} {/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt[34]} {-height 15 -radix unsigned} {/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt[33]} {-height 15 -radix unsigned} {/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt[32]} {-height 15 -radix unsigned} {/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt[31]} {-height 15 -radix unsigned} {/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt[30]} {-height 15 -radix unsigned} {/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt[29]} {-height 15 -radix unsigned} {/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt[28]} {-height 15 -radix unsigned} {/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt[27]} {-height 15 -radix unsigned} {/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt[26]} {-height 15 -radix unsigned} {/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt[25]} {-height 15 -radix unsigned} {/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt[24]} {-height 15 -radix unsigned} {/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt[23]} {-height 15 -radix unsigned} {/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt[22]} {-height 15 -radix unsigned} {/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt[21]} {-height 15 -radix unsigned} {/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt[20]} {-height 15 -radix unsigned} {/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt[19]} {-height 15 -radix unsigned} {/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt[18]} {-height 15 -radix unsigned} {/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt[17]} {-height 15 -radix unsigned} {/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt[16]} {-height 15 -radix unsigned} {/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt[15]} {-height 15 -radix unsigned} {/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt[14]} {-height 15 -radix unsigned} {/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt[13]} {-height 15 -radix unsigned} {/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt[12]} {-height 15 -radix unsigned} {/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt[11]} {-height 15 -radix unsigned} {/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt[10]} {-height 15 -radix unsigned} {/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt[9]} {-height 15 -radix unsigned} {/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt[8]} {-height 15 -radix unsigned} {/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt[7]} {-height 15 -radix unsigned} {/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt[6]} {-height 15 -radix unsigned} {/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt[5]} {-height 15 -radix unsigned} {/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt[4]} {-height 15 -radix unsigned} {/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt[3]} {-height 15 -radix unsigned} {/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt[2]} {-height 15 -radix unsigned} {/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt[1]} {-height 15 -radix unsigned} {/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt[0]} {-height 15 -radix unsigned}} /sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt
add wave -noupdate -expand -group sync -radix unsigned -childformat {{{/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt_reg[65]} -radix unsigned} {{/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt_reg[64]} -radix unsigned} {{/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt_reg[63]} -radix unsigned} {{/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt_reg[62]} -radix unsigned} {{/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt_reg[61]} -radix unsigned} {{/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt_reg[60]} -radix unsigned} {{/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt_reg[59]} -radix unsigned} {{/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt_reg[58]} -radix unsigned} {{/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt_reg[57]} -radix unsigned} {{/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt_reg[56]} -radix unsigned} {{/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt_reg[55]} -radix unsigned} {{/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt_reg[54]} -radix unsigned} {{/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt_reg[53]} -radix unsigned} {{/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt_reg[52]} -radix unsigned} {{/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt_reg[51]} -radix unsigned} {{/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt_reg[50]} -radix unsigned} {{/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt_reg[49]} -radix unsigned} {{/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt_reg[48]} -radix unsigned} {{/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt_reg[47]} -radix unsigned} {{/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt_reg[46]} -radix unsigned} {{/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt_reg[45]} -radix unsigned} {{/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt_reg[44]} -radix unsigned} {{/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt_reg[43]} -radix unsigned} {{/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt_reg[42]} -radix unsigned} {{/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt_reg[41]} -radix unsigned} {{/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt_reg[40]} -radix unsigned} {{/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt_reg[39]} -radix unsigned} {{/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt_reg[38]} -radix unsigned} {{/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt_reg[37]} -radix unsigned} {{/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt_reg[36]} -radix unsigned} {{/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt_reg[35]} -radix unsigned} {{/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt_reg[34]} -radix unsigned} {{/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt_reg[33]} -radix unsigned} {{/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt_reg[32]} -radix unsigned} {{/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt_reg[31]} -radix unsigned} {{/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt_reg[30]} -radix unsigned} {{/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt_reg[29]} -radix unsigned} {{/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt_reg[28]} -radix unsigned} {{/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt_reg[27]} -radix unsigned} {{/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt_reg[26]} -radix unsigned} {{/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt_reg[25]} -radix unsigned} {{/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt_reg[24]} -radix unsigned} {{/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt_reg[23]} -radix unsigned} {{/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt_reg[22]} -radix unsigned} {{/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt_reg[21]} -radix unsigned} {{/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt_reg[20]} -radix unsigned} {{/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt_reg[19]} -radix unsigned} {{/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt_reg[18]} -radix unsigned} {{/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt_reg[17]} -radix unsigned} {{/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt_reg[16]} -radix unsigned} {{/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt_reg[15]} -radix unsigned} {{/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt_reg[14]} -radix unsigned} {{/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt_reg[13]} -radix unsigned} {{/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt_reg[12]} -radix unsigned} {{/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt_reg[11]} -radix unsigned} {{/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt_reg[10]} -radix unsigned} {{/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt_reg[9]} -radix unsigned} {{/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt_reg[8]} -radix unsigned} {{/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt_reg[7]} -radix unsigned} {{/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt_reg[6]} -radix unsigned} {{/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt_reg[5]} -radix unsigned} {{/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt_reg[4]} -radix unsigned} {{/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt_reg[3]} -radix unsigned} {{/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt_reg[2]} -radix unsigned} {{/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt_reg[1]} -radix unsigned} {{/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt_reg[0]} -radix unsigned}} -subitemconfig {{/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt_reg[65]} {-height 15 -radix unsigned} {/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt_reg[64]} {-height 15 -radix unsigned} {/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt_reg[63]} {-height 15 -radix unsigned} {/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt_reg[62]} {-height 15 -radix unsigned} {/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt_reg[61]} {-height 15 -radix unsigned} {/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt_reg[60]} {-height 15 -radix unsigned} {/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt_reg[59]} {-height 15 -radix unsigned} {/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt_reg[58]} {-height 15 -radix unsigned} {/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt_reg[57]} {-height 15 -radix unsigned} {/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt_reg[56]} {-height 15 -radix unsigned} {/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt_reg[55]} {-height 15 -radix unsigned} {/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt_reg[54]} {-height 15 -radix unsigned} {/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt_reg[53]} {-height 15 -radix unsigned} {/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt_reg[52]} {-height 15 -radix unsigned} {/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt_reg[51]} {-height 15 -radix unsigned} {/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt_reg[50]} {-height 15 -radix unsigned} {/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt_reg[49]} {-height 15 -radix unsigned} {/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt_reg[48]} {-height 15 -radix unsigned} {/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt_reg[47]} {-height 15 -radix unsigned} {/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt_reg[46]} {-height 15 -radix unsigned} {/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt_reg[45]} {-height 15 -radix unsigned} {/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt_reg[44]} {-height 15 -radix unsigned} {/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt_reg[43]} {-height 15 -radix unsigned} {/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt_reg[42]} {-height 15 -radix unsigned} {/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt_reg[41]} {-height 15 -radix unsigned} {/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt_reg[40]} {-height 15 -radix unsigned} {/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt_reg[39]} {-height 15 -radix unsigned} {/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt_reg[38]} {-height 15 -radix unsigned} {/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt_reg[37]} {-height 15 -radix unsigned} {/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt_reg[36]} {-height 15 -radix unsigned} {/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt_reg[35]} {-height 15 -radix unsigned} {/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt_reg[34]} {-height 15 -radix unsigned} {/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt_reg[33]} {-height 15 -radix unsigned} {/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt_reg[32]} {-height 15 -radix unsigned} {/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt_reg[31]} {-height 15 -radix unsigned} {/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt_reg[30]} {-height 15 -radix unsigned} {/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt_reg[29]} {-height 15 -radix unsigned} {/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt_reg[28]} {-height 15 -radix unsigned} {/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt_reg[27]} {-height 15 -radix unsigned} {/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt_reg[26]} {-height 15 -radix unsigned} {/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt_reg[25]} {-height 15 -radix unsigned} {/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt_reg[24]} {-height 15 -radix unsigned} {/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt_reg[23]} {-height 15 -radix unsigned} {/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt_reg[22]} {-height 15 -radix unsigned} {/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt_reg[21]} {-height 15 -radix unsigned} {/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt_reg[20]} {-height 15 -radix unsigned} {/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt_reg[19]} {-height 15 -radix unsigned} {/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt_reg[18]} {-height 15 -radix unsigned} {/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt_reg[17]} {-height 15 -radix unsigned} {/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt_reg[16]} {-height 15 -radix unsigned} {/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt_reg[15]} {-height 15 -radix unsigned} {/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt_reg[14]} {-height 15 -radix unsigned} {/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt_reg[13]} {-height 15 -radix unsigned} {/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt_reg[12]} {-height 15 -radix unsigned} {/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt_reg[11]} {-height 15 -radix unsigned} {/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt_reg[10]} {-height 15 -radix unsigned} {/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt_reg[9]} {-height 15 -radix unsigned} {/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt_reg[8]} {-height 15 -radix unsigned} {/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt_reg[7]} {-height 15 -radix unsigned} {/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt_reg[6]} {-height 15 -radix unsigned} {/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt_reg[5]} {-height 15 -radix unsigned} {/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt_reg[4]} {-height 15 -radix unsigned} {/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt_reg[3]} {-height 15 -radix unsigned} {/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt_reg[2]} {-height 15 -radix unsigned} {/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt_reg[1]} {-height 15 -radix unsigned} {/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt_reg[0]} {-height 15 -radix unsigned}} /sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt_reg
add wave -noupdate -expand -group sync -radix unsigned /sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_block_sync/max_cnt_stg1
add wave -noupdate -expand -group sync -radix unsigned /sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_block_sync/max_cnt_stg1_reg
add wave -noupdate -expand -group sync -radix unsigned /sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_block_sync/offset_stg1
add wave -noupdate -expand -group sync -radix unsigned /sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_block_sync/offset_stg1_reg
add wave -noupdate -expand -group sync -radix unsigned /sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_block_sync/max_cnt_stg2
add wave -noupdate -expand -group sync -radix unsigned /sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_block_sync/offset_stg2
add wave -noupdate -expand -group sync -radix unsigned /sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_block_sync/max_cnt_stg3
add wave -noupdate -expand -group sync -radix unsigned /sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_block_sync/offset_stg3
add wave -noupdate -radix unsigned /sim_aurora_lane/i
TreeUpdate [SetDefaultTree]
WaveRestoreCursors {{Cursor 1} {1593106540 fs} 0}
quietly wave cursor active 1
configure wave -namecolwidth 230
configure wave -valuecolwidth 100
configure wave -justifyvalue left
configure wave -signalnamewidth 1
configure wave -snapdistance 10
configure wave -datasetprefix 0
configure wave -rowmargin 4
configure wave -childrowmargin 2
configure wave -gridoffset 0
configure wave -gridperiod 1
configure wave -griddelta 40
configure wave -timeline 0
configure wave -timelineunits ns
update
WaveRestoreZoom {553065346 fs} {1782099522 fs}
