{"vcs1":{"timestamp_begin":1681691051.221597892, "rt":0.92, "ut":0.23, "st":0.12}}
{"vcselab":{"timestamp_begin":1681691052.176852985, "rt":1.29, "ut":0.20, "st":0.13}}
{"link":{"timestamp_begin":1681691053.495518051, "rt":1.04, "ut":0.07, "st":0.36}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1681691050.925222087}
{"VCS_COMP_START_TIME": 1681691050.925222087}
{"VCS_COMP_END_TIME": 1681691055.267679032}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 340560}}
{"stitch_vcselab": {"peak_mem": 222604}}
