preamble	,	V_13
bus	,	V_30
MII_ADDR_C45	,	V_35
C22	,	V_37
cavium_mdiobus_write	,	F_7
C45	,	V_12
pending	,	V_27
cvmx_smix_rd_dat	,	V_32
cavium_mdiobus	,	V_1
SMI_CLK	,	V_10
phy_id	,	V_14
smi_rd	,	V_33
cvmx_smix_clk	,	V_5
timeout	,	V_20
phy_op	,	V_23
mode	,	V_7
smi_clk	,	V_6
SMI_WR_DAT	,	V_22
dat	,	V_21
SMI_RD_DAT	,	V_38
priv	,	V_31
u16	,	T_1
__delay	,	F_5
val	,	V_39
op	,	V_34
oct_mdio_writeq	,	F_3
smi_wr	,	V_19
cvmx_smix_cmd	,	V_16
mii_bus	,	V_29
cavium_mdiobus_mode	,	V_3
EIO	,	V_28
cavium_mdiobus_c45_addr	,	F_4
smi_cmd	,	V_17
m	,	V_4
oct_mdio_readq	,	F_2
cvmx_smix_wr_dat	,	V_18
p	,	V_2
SMI_CMD	,	V_26
cavium_mdiobus_set_mode	,	F_1
u64	,	V_8
register_base	,	V_9
r	,	V_36
s	,	V_11
reg_adr	,	V_25
phy_adr	,	V_24
cavium_mdiobus_read	,	F_6
regnum	,	V_15
