Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Tue Dec 23 16:52:04 2025
| Host         : R328-40 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file dino_top_timing_summary_routed.rpt -pb dino_top_timing_summary_routed.pb -rpx dino_top_timing_summary_routed.rpx -warn_on_violation
| Design       : dino_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 45 register/latch pins with no clock driven by root clock pin: B/clk1/out_clk_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: display_inst/clk_divider_reg[15]/Q (HIGH)

 There are 322 register/latch pins with no clock driven by root clock pin: pclk_gen/num_reg[1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: sc/clk_cnt_reg[8]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: tone_active_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 1338 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 45 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.469        0.000                      0                  452        0.132        0.000                      0                  452        4.500        0.000                       0                   329  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.469        0.000                      0                  452        0.132        0.000                      0                  452        4.500        0.000                       0                   329  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.469ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.132ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.469ns  (required time - arrival time)
  Source:                 tone_counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tone_counter_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.291ns  (logic 1.211ns (22.889%)  route 4.080ns (77.111%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=328, routed)         1.630     5.151    clk_IBUF_BUFG
    SLICE_X3Y16          FDCE                                         r  tone_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y16          FDCE (Prop_fdce_C_Q)         0.419     5.570 r  tone_counter_reg[4]/Q
                         net (fo=3, routed)           0.669     6.239    tone_counter_reg_n_0_[4]
    SLICE_X3Y17          LUT4 (Prop_lut4_I0_O)        0.296     6.535 r  tone_freq[20]_i_11/O
                         net (fo=1, routed)           0.404     6.939    tone_freq[20]_i_11_n_0
    SLICE_X3Y16          LUT5 (Prop_lut5_I4_O)        0.124     7.063 f  tone_freq[20]_i_7/O
                         net (fo=1, routed)           0.945     8.008    tone_freq[20]_i_7_n_0
    SLICE_X3Y20          LUT4 (Prop_lut4_I1_O)        0.124     8.132 f  tone_freq[20]_i_3/O
                         net (fo=5, routed)           0.774     8.906    tone_freq[20]_i_3_n_0
    SLICE_X6Y19          LUT2 (Prop_lut2_I1_O)        0.124     9.030 r  tone_counter[31]_i_4/O
                         net (fo=33, routed)          0.463     9.493    tone_counter[31]_i_4_n_0
    SLICE_X6Y20          LUT6 (Prop_lut6_I5_O)        0.124     9.617 r  tone_counter[31]_i_1/O
                         net (fo=32, routed)          0.825    10.442    tone_counter[31]_i_1_n_0
    SLICE_X3Y16          FDCE                                         r  tone_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=328, routed)         1.512    14.853    clk_IBUF_BUFG
    SLICE_X3Y16          FDCE                                         r  tone_counter_reg[0]/C
                         clock pessimism              0.298    15.151    
                         clock uncertainty           -0.035    15.116    
    SLICE_X3Y16          FDCE (Setup_fdce_C_CE)      -0.205    14.911    tone_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.911    
                         arrival time                         -10.442    
  -------------------------------------------------------------------
                         slack                                  4.469    

Slack (MET) :             4.469ns  (required time - arrival time)
  Source:                 tone_counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tone_counter_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.291ns  (logic 1.211ns (22.889%)  route 4.080ns (77.111%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=328, routed)         1.630     5.151    clk_IBUF_BUFG
    SLICE_X3Y16          FDCE                                         r  tone_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y16          FDCE (Prop_fdce_C_Q)         0.419     5.570 r  tone_counter_reg[4]/Q
                         net (fo=3, routed)           0.669     6.239    tone_counter_reg_n_0_[4]
    SLICE_X3Y17          LUT4 (Prop_lut4_I0_O)        0.296     6.535 r  tone_freq[20]_i_11/O
                         net (fo=1, routed)           0.404     6.939    tone_freq[20]_i_11_n_0
    SLICE_X3Y16          LUT5 (Prop_lut5_I4_O)        0.124     7.063 f  tone_freq[20]_i_7/O
                         net (fo=1, routed)           0.945     8.008    tone_freq[20]_i_7_n_0
    SLICE_X3Y20          LUT4 (Prop_lut4_I1_O)        0.124     8.132 f  tone_freq[20]_i_3/O
                         net (fo=5, routed)           0.774     8.906    tone_freq[20]_i_3_n_0
    SLICE_X6Y19          LUT2 (Prop_lut2_I1_O)        0.124     9.030 r  tone_counter[31]_i_4/O
                         net (fo=33, routed)          0.463     9.493    tone_counter[31]_i_4_n_0
    SLICE_X6Y20          LUT6 (Prop_lut6_I5_O)        0.124     9.617 r  tone_counter[31]_i_1/O
                         net (fo=32, routed)          0.825    10.442    tone_counter[31]_i_1_n_0
    SLICE_X3Y16          FDCE                                         r  tone_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=328, routed)         1.512    14.853    clk_IBUF_BUFG
    SLICE_X3Y16          FDCE                                         r  tone_counter_reg[2]/C
                         clock pessimism              0.298    15.151    
                         clock uncertainty           -0.035    15.116    
    SLICE_X3Y16          FDCE (Setup_fdce_C_CE)      -0.205    14.911    tone_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.911    
                         arrival time                         -10.442    
  -------------------------------------------------------------------
                         slack                                  4.469    

Slack (MET) :             4.469ns  (required time - arrival time)
  Source:                 tone_counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tone_counter_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.291ns  (logic 1.211ns (22.889%)  route 4.080ns (77.111%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=328, routed)         1.630     5.151    clk_IBUF_BUFG
    SLICE_X3Y16          FDCE                                         r  tone_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y16          FDCE (Prop_fdce_C_Q)         0.419     5.570 r  tone_counter_reg[4]/Q
                         net (fo=3, routed)           0.669     6.239    tone_counter_reg_n_0_[4]
    SLICE_X3Y17          LUT4 (Prop_lut4_I0_O)        0.296     6.535 r  tone_freq[20]_i_11/O
                         net (fo=1, routed)           0.404     6.939    tone_freq[20]_i_11_n_0
    SLICE_X3Y16          LUT5 (Prop_lut5_I4_O)        0.124     7.063 f  tone_freq[20]_i_7/O
                         net (fo=1, routed)           0.945     8.008    tone_freq[20]_i_7_n_0
    SLICE_X3Y20          LUT4 (Prop_lut4_I1_O)        0.124     8.132 f  tone_freq[20]_i_3/O
                         net (fo=5, routed)           0.774     8.906    tone_freq[20]_i_3_n_0
    SLICE_X6Y19          LUT2 (Prop_lut2_I1_O)        0.124     9.030 r  tone_counter[31]_i_4/O
                         net (fo=33, routed)          0.463     9.493    tone_counter[31]_i_4_n_0
    SLICE_X6Y20          LUT6 (Prop_lut6_I5_O)        0.124     9.617 r  tone_counter[31]_i_1/O
                         net (fo=32, routed)          0.825    10.442    tone_counter[31]_i_1_n_0
    SLICE_X3Y16          FDCE                                         r  tone_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=328, routed)         1.512    14.853    clk_IBUF_BUFG
    SLICE_X3Y16          FDCE                                         r  tone_counter_reg[3]/C
                         clock pessimism              0.298    15.151    
                         clock uncertainty           -0.035    15.116    
    SLICE_X3Y16          FDCE (Setup_fdce_C_CE)      -0.205    14.911    tone_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.911    
                         arrival time                         -10.442    
  -------------------------------------------------------------------
                         slack                                  4.469    

Slack (MET) :             4.469ns  (required time - arrival time)
  Source:                 tone_counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tone_counter_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.291ns  (logic 1.211ns (22.889%)  route 4.080ns (77.111%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=328, routed)         1.630     5.151    clk_IBUF_BUFG
    SLICE_X3Y16          FDCE                                         r  tone_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y16          FDCE (Prop_fdce_C_Q)         0.419     5.570 r  tone_counter_reg[4]/Q
                         net (fo=3, routed)           0.669     6.239    tone_counter_reg_n_0_[4]
    SLICE_X3Y17          LUT4 (Prop_lut4_I0_O)        0.296     6.535 r  tone_freq[20]_i_11/O
                         net (fo=1, routed)           0.404     6.939    tone_freq[20]_i_11_n_0
    SLICE_X3Y16          LUT5 (Prop_lut5_I4_O)        0.124     7.063 f  tone_freq[20]_i_7/O
                         net (fo=1, routed)           0.945     8.008    tone_freq[20]_i_7_n_0
    SLICE_X3Y20          LUT4 (Prop_lut4_I1_O)        0.124     8.132 f  tone_freq[20]_i_3/O
                         net (fo=5, routed)           0.774     8.906    tone_freq[20]_i_3_n_0
    SLICE_X6Y19          LUT2 (Prop_lut2_I1_O)        0.124     9.030 r  tone_counter[31]_i_4/O
                         net (fo=33, routed)          0.463     9.493    tone_counter[31]_i_4_n_0
    SLICE_X6Y20          LUT6 (Prop_lut6_I5_O)        0.124     9.617 r  tone_counter[31]_i_1/O
                         net (fo=32, routed)          0.825    10.442    tone_counter[31]_i_1_n_0
    SLICE_X3Y16          FDCE                                         r  tone_counter_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=328, routed)         1.512    14.853    clk_IBUF_BUFG
    SLICE_X3Y16          FDCE                                         r  tone_counter_reg[4]/C
                         clock pessimism              0.298    15.151    
                         clock uncertainty           -0.035    15.116    
    SLICE_X3Y16          FDCE (Setup_fdce_C_CE)      -0.205    14.911    tone_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.911    
                         arrival time                         -10.442    
  -------------------------------------------------------------------
                         slack                                  4.469    

Slack (MET) :             4.585ns  (required time - arrival time)
  Source:                 tone_counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tone_counter_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.150ns  (logic 1.211ns (23.515%)  route 3.939ns (76.485%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=328, routed)         1.630     5.151    clk_IBUF_BUFG
    SLICE_X3Y16          FDCE                                         r  tone_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y16          FDCE (Prop_fdce_C_Q)         0.419     5.570 r  tone_counter_reg[4]/Q
                         net (fo=3, routed)           0.669     6.239    tone_counter_reg_n_0_[4]
    SLICE_X3Y17          LUT4 (Prop_lut4_I0_O)        0.296     6.535 r  tone_freq[20]_i_11/O
                         net (fo=1, routed)           0.404     6.939    tone_freq[20]_i_11_n_0
    SLICE_X3Y16          LUT5 (Prop_lut5_I4_O)        0.124     7.063 f  tone_freq[20]_i_7/O
                         net (fo=1, routed)           0.945     8.008    tone_freq[20]_i_7_n_0
    SLICE_X3Y20          LUT4 (Prop_lut4_I1_O)        0.124     8.132 f  tone_freq[20]_i_3/O
                         net (fo=5, routed)           0.774     8.906    tone_freq[20]_i_3_n_0
    SLICE_X6Y19          LUT2 (Prop_lut2_I1_O)        0.124     9.030 r  tone_counter[31]_i_4/O
                         net (fo=33, routed)          0.463     9.493    tone_counter[31]_i_4_n_0
    SLICE_X6Y20          LUT6 (Prop_lut6_I5_O)        0.124     9.617 r  tone_counter[31]_i_1/O
                         net (fo=32, routed)          0.684    10.301    tone_counter[31]_i_1_n_0
    SLICE_X3Y17          FDCE                                         r  tone_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=328, routed)         1.511    14.852    clk_IBUF_BUFG
    SLICE_X3Y17          FDCE                                         r  tone_counter_reg[1]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X3Y17          FDCE (Setup_fdce_C_CE)      -0.205    14.886    tone_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.886    
                         arrival time                         -10.301    
  -------------------------------------------------------------------
                         slack                                  4.585    

Slack (MET) :             4.585ns  (required time - arrival time)
  Source:                 tone_counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tone_counter_reg[30]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.150ns  (logic 1.211ns (23.515%)  route 3.939ns (76.485%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=328, routed)         1.630     5.151    clk_IBUF_BUFG
    SLICE_X3Y16          FDCE                                         r  tone_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y16          FDCE (Prop_fdce_C_Q)         0.419     5.570 r  tone_counter_reg[4]/Q
                         net (fo=3, routed)           0.669     6.239    tone_counter_reg_n_0_[4]
    SLICE_X3Y17          LUT4 (Prop_lut4_I0_O)        0.296     6.535 r  tone_freq[20]_i_11/O
                         net (fo=1, routed)           0.404     6.939    tone_freq[20]_i_11_n_0
    SLICE_X3Y16          LUT5 (Prop_lut5_I4_O)        0.124     7.063 f  tone_freq[20]_i_7/O
                         net (fo=1, routed)           0.945     8.008    tone_freq[20]_i_7_n_0
    SLICE_X3Y20          LUT4 (Prop_lut4_I1_O)        0.124     8.132 f  tone_freq[20]_i_3/O
                         net (fo=5, routed)           0.774     8.906    tone_freq[20]_i_3_n_0
    SLICE_X6Y19          LUT2 (Prop_lut2_I1_O)        0.124     9.030 r  tone_counter[31]_i_4/O
                         net (fo=33, routed)          0.463     9.493    tone_counter[31]_i_4_n_0
    SLICE_X6Y20          LUT6 (Prop_lut6_I5_O)        0.124     9.617 r  tone_counter[31]_i_1/O
                         net (fo=32, routed)          0.684    10.301    tone_counter[31]_i_1_n_0
    SLICE_X3Y17          FDCE                                         r  tone_counter_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=328, routed)         1.511    14.852    clk_IBUF_BUFG
    SLICE_X3Y17          FDCE                                         r  tone_counter_reg[30]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X3Y17          FDCE (Setup_fdce_C_CE)      -0.205    14.886    tone_counter_reg[30]
  -------------------------------------------------------------------
                         required time                         14.886    
                         arrival time                         -10.301    
  -------------------------------------------------------------------
                         slack                                  4.585    

Slack (MET) :             4.585ns  (required time - arrival time)
  Source:                 tone_counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tone_counter_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.150ns  (logic 1.211ns (23.515%)  route 3.939ns (76.485%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=328, routed)         1.630     5.151    clk_IBUF_BUFG
    SLICE_X3Y16          FDCE                                         r  tone_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y16          FDCE (Prop_fdce_C_Q)         0.419     5.570 r  tone_counter_reg[4]/Q
                         net (fo=3, routed)           0.669     6.239    tone_counter_reg_n_0_[4]
    SLICE_X3Y17          LUT4 (Prop_lut4_I0_O)        0.296     6.535 r  tone_freq[20]_i_11/O
                         net (fo=1, routed)           0.404     6.939    tone_freq[20]_i_11_n_0
    SLICE_X3Y16          LUT5 (Prop_lut5_I4_O)        0.124     7.063 f  tone_freq[20]_i_7/O
                         net (fo=1, routed)           0.945     8.008    tone_freq[20]_i_7_n_0
    SLICE_X3Y20          LUT4 (Prop_lut4_I1_O)        0.124     8.132 f  tone_freq[20]_i_3/O
                         net (fo=5, routed)           0.774     8.906    tone_freq[20]_i_3_n_0
    SLICE_X6Y19          LUT2 (Prop_lut2_I1_O)        0.124     9.030 r  tone_counter[31]_i_4/O
                         net (fo=33, routed)          0.463     9.493    tone_counter[31]_i_4_n_0
    SLICE_X6Y20          LUT6 (Prop_lut6_I5_O)        0.124     9.617 r  tone_counter[31]_i_1/O
                         net (fo=32, routed)          0.684    10.301    tone_counter[31]_i_1_n_0
    SLICE_X3Y17          FDCE                                         r  tone_counter_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=328, routed)         1.511    14.852    clk_IBUF_BUFG
    SLICE_X3Y17          FDCE                                         r  tone_counter_reg[5]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X3Y17          FDCE (Setup_fdce_C_CE)      -0.205    14.886    tone_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         14.886    
                         arrival time                         -10.301    
  -------------------------------------------------------------------
                         slack                                  4.585    

Slack (MET) :             4.585ns  (required time - arrival time)
  Source:                 tone_counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tone_counter_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.150ns  (logic 1.211ns (23.515%)  route 3.939ns (76.485%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=328, routed)         1.630     5.151    clk_IBUF_BUFG
    SLICE_X3Y16          FDCE                                         r  tone_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y16          FDCE (Prop_fdce_C_Q)         0.419     5.570 r  tone_counter_reg[4]/Q
                         net (fo=3, routed)           0.669     6.239    tone_counter_reg_n_0_[4]
    SLICE_X3Y17          LUT4 (Prop_lut4_I0_O)        0.296     6.535 r  tone_freq[20]_i_11/O
                         net (fo=1, routed)           0.404     6.939    tone_freq[20]_i_11_n_0
    SLICE_X3Y16          LUT5 (Prop_lut5_I4_O)        0.124     7.063 f  tone_freq[20]_i_7/O
                         net (fo=1, routed)           0.945     8.008    tone_freq[20]_i_7_n_0
    SLICE_X3Y20          LUT4 (Prop_lut4_I1_O)        0.124     8.132 f  tone_freq[20]_i_3/O
                         net (fo=5, routed)           0.774     8.906    tone_freq[20]_i_3_n_0
    SLICE_X6Y19          LUT2 (Prop_lut2_I1_O)        0.124     9.030 r  tone_counter[31]_i_4/O
                         net (fo=33, routed)          0.463     9.493    tone_counter[31]_i_4_n_0
    SLICE_X6Y20          LUT6 (Prop_lut6_I5_O)        0.124     9.617 r  tone_counter[31]_i_1/O
                         net (fo=32, routed)          0.684    10.301    tone_counter[31]_i_1_n_0
    SLICE_X3Y17          FDCE                                         r  tone_counter_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=328, routed)         1.511    14.852    clk_IBUF_BUFG
    SLICE_X3Y17          FDCE                                         r  tone_counter_reg[6]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X3Y17          FDCE (Setup_fdce_C_CE)      -0.205    14.886    tone_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         14.886    
                         arrival time                         -10.301    
  -------------------------------------------------------------------
                         slack                                  4.585    

Slack (MET) :             4.585ns  (required time - arrival time)
  Source:                 tone_counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tone_counter_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.150ns  (logic 1.211ns (23.515%)  route 3.939ns (76.485%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=328, routed)         1.630     5.151    clk_IBUF_BUFG
    SLICE_X3Y16          FDCE                                         r  tone_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y16          FDCE (Prop_fdce_C_Q)         0.419     5.570 r  tone_counter_reg[4]/Q
                         net (fo=3, routed)           0.669     6.239    tone_counter_reg_n_0_[4]
    SLICE_X3Y17          LUT4 (Prop_lut4_I0_O)        0.296     6.535 r  tone_freq[20]_i_11/O
                         net (fo=1, routed)           0.404     6.939    tone_freq[20]_i_11_n_0
    SLICE_X3Y16          LUT5 (Prop_lut5_I4_O)        0.124     7.063 f  tone_freq[20]_i_7/O
                         net (fo=1, routed)           0.945     8.008    tone_freq[20]_i_7_n_0
    SLICE_X3Y20          LUT4 (Prop_lut4_I1_O)        0.124     8.132 f  tone_freq[20]_i_3/O
                         net (fo=5, routed)           0.774     8.906    tone_freq[20]_i_3_n_0
    SLICE_X6Y19          LUT2 (Prop_lut2_I1_O)        0.124     9.030 r  tone_counter[31]_i_4/O
                         net (fo=33, routed)          0.463     9.493    tone_counter[31]_i_4_n_0
    SLICE_X6Y20          LUT6 (Prop_lut6_I5_O)        0.124     9.617 r  tone_counter[31]_i_1/O
                         net (fo=32, routed)          0.684    10.301    tone_counter[31]_i_1_n_0
    SLICE_X3Y17          FDCE                                         r  tone_counter_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=328, routed)         1.511    14.852    clk_IBUF_BUFG
    SLICE_X3Y17          FDCE                                         r  tone_counter_reg[7]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X3Y17          FDCE (Setup_fdce_C_CE)      -0.205    14.886    tone_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         14.886    
                         arrival time                         -10.301    
  -------------------------------------------------------------------
                         slack                                  4.585    

Slack (MET) :             4.585ns  (required time - arrival time)
  Source:                 tone_counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tone_counter_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.150ns  (logic 1.211ns (23.515%)  route 3.939ns (76.485%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=328, routed)         1.630     5.151    clk_IBUF_BUFG
    SLICE_X3Y16          FDCE                                         r  tone_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y16          FDCE (Prop_fdce_C_Q)         0.419     5.570 r  tone_counter_reg[4]/Q
                         net (fo=3, routed)           0.669     6.239    tone_counter_reg_n_0_[4]
    SLICE_X3Y17          LUT4 (Prop_lut4_I0_O)        0.296     6.535 r  tone_freq[20]_i_11/O
                         net (fo=1, routed)           0.404     6.939    tone_freq[20]_i_11_n_0
    SLICE_X3Y16          LUT5 (Prop_lut5_I4_O)        0.124     7.063 f  tone_freq[20]_i_7/O
                         net (fo=1, routed)           0.945     8.008    tone_freq[20]_i_7_n_0
    SLICE_X3Y20          LUT4 (Prop_lut4_I1_O)        0.124     8.132 f  tone_freq[20]_i_3/O
                         net (fo=5, routed)           0.774     8.906    tone_freq[20]_i_3_n_0
    SLICE_X6Y19          LUT2 (Prop_lut2_I1_O)        0.124     9.030 r  tone_counter[31]_i_4/O
                         net (fo=33, routed)          0.463     9.493    tone_counter[31]_i_4_n_0
    SLICE_X6Y20          LUT6 (Prop_lut6_I5_O)        0.124     9.617 r  tone_counter[31]_i_1/O
                         net (fo=32, routed)          0.684    10.301    tone_counter[31]_i_1_n_0
    SLICE_X3Y17          FDCE                                         r  tone_counter_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=328, routed)         1.511    14.852    clk_IBUF_BUFG
    SLICE_X3Y17          FDCE                                         r  tone_counter_reg[8]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X3Y17          FDCE (Setup_fdce_C_CE)      -0.205    14.886    tone_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         14.886    
                         arrival time                         -10.301    
  -------------------------------------------------------------------
                         slack                                  4.585    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 kbd_decoder/inst/Ps2Interface_i/bits_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kbd_decoder/inst/Ps2Interface_i/FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.186ns (70.098%)  route 0.079ns (29.902%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.452ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=328, routed)         0.569     1.452    kbd_decoder/inst/Ps2Interface_i/clk_IBUF_BUFG
    SLICE_X57Y1          FDCE                                         r  kbd_decoder/inst/Ps2Interface_i/bits_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y1          FDCE (Prop_fdce_C_Q)         0.141     1.593 r  kbd_decoder/inst/Ps2Interface_i/bits_count_reg[2]/Q
                         net (fo=7, routed)           0.079     1.672    kbd_decoder/inst/Ps2Interface_i/bits_count_reg_n_0_[2]
    SLICE_X56Y1          LUT6 (Prop_lut6_I2_O)        0.045     1.717 r  kbd_decoder/inst/Ps2Interface_i/FSM_onehot_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.717    kbd_decoder/inst/Ps2Interface_i/FSM_onehot_state[0]_i_1_n_0
    SLICE_X56Y1          FDCE                                         r  kbd_decoder/inst/Ps2Interface_i/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=328, routed)         0.838     1.965    kbd_decoder/inst/Ps2Interface_i/clk_IBUF_BUFG
    SLICE_X56Y1          FDCE                                         r  kbd_decoder/inst/Ps2Interface_i/FSM_onehot_state_reg[0]/C
                         clock pessimism             -0.500     1.465    
    SLICE_X56Y1          FDCE (Hold_fdce_C_D)         0.120     1.585    kbd_decoder/inst/Ps2Interface_i/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.717    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 frame_count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frame_count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.421%)  route 0.098ns (34.579%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.452ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=328, routed)         0.569     1.452    clk_IBUF_BUFG
    SLICE_X57Y0          FDCE                                         r  frame_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y0          FDCE (Prop_fdce_C_Q)         0.141     1.593 f  frame_count_reg[4]/Q
                         net (fo=5, routed)           0.098     1.691    frame_count[4]
    SLICE_X56Y0          LUT6 (Prop_lut6_I3_O)        0.045     1.736 r  frame_count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.736    frame_count[2]_i_1_n_0
    SLICE_X56Y0          FDCE                                         r  frame_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=328, routed)         0.838     1.965    clk_IBUF_BUFG
    SLICE_X56Y0          FDCE                                         r  frame_count_reg[2]/C
                         clock pessimism             -0.500     1.465    
    SLICE_X56Y0          FDCE (Hold_fdce_C_D)         0.121     1.586    frame_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.736    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 kbd_decoder/inst/Ps2Interface_i/clk_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kbd_decoder/inst/Ps2Interface_i/clk_count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.209%)  route 0.099ns (34.791%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=328, routed)         0.565     1.448    kbd_decoder/inst/Ps2Interface_i/clk_IBUF_BUFG
    SLICE_X47Y0          FDCE                                         r  kbd_decoder/inst/Ps2Interface_i/clk_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y0          FDCE (Prop_fdce_C_Q)         0.141     1.589 r  kbd_decoder/inst/Ps2Interface_i/clk_count_reg[1]/Q
                         net (fo=5, routed)           0.099     1.688    kbd_decoder/inst/Ps2Interface_i/clk_count[1]
    SLICE_X46Y0          LUT6 (Prop_lut6_I3_O)        0.045     1.733 r  kbd_decoder/inst/Ps2Interface_i/clk_count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.733    kbd_decoder/inst/Ps2Interface_i/clk_count[0]_i_1_n_0
    SLICE_X46Y0          FDCE                                         r  kbd_decoder/inst/Ps2Interface_i/clk_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=328, routed)         0.835     1.962    kbd_decoder/inst/Ps2Interface_i/clk_IBUF_BUFG
    SLICE_X46Y0          FDCE                                         r  kbd_decoder/inst/Ps2Interface_i/clk_count_reg[0]/C
                         clock pessimism             -0.501     1.461    
    SLICE_X46Y0          FDCE (Hold_fdce_C_D)         0.120     1.581    kbd_decoder/inst/Ps2Interface_i/clk_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.733    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 frame_count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frame_count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.186ns (64.964%)  route 0.100ns (35.036%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.452ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=328, routed)         0.569     1.452    clk_IBUF_BUFG
    SLICE_X57Y0          FDCE                                         r  frame_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y0          FDCE (Prop_fdce_C_Q)         0.141     1.593 r  frame_count_reg[4]/Q
                         net (fo=5, routed)           0.100     1.693    frame_count[4]
    SLICE_X56Y0          LUT6 (Prop_lut6_I3_O)        0.045     1.738 r  frame_count[5]_i_2/O
                         net (fo=1, routed)           0.000     1.738    frame_count[5]_i_2_n_0
    SLICE_X56Y0          FDCE                                         r  frame_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=328, routed)         0.838     1.965    clk_IBUF_BUFG
    SLICE_X56Y0          FDCE                                         r  frame_count_reg[5]/C
                         clock pessimism             -0.500     1.465    
    SLICE_X56Y0          FDCE (Hold_fdce_C_D)         0.120     1.585    frame_count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.738    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 kbd_decoder/inst/Ps2Interface_i/clk_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kbd_decoder/inst/Ps2Interface_i/clk_count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.765%)  route 0.110ns (37.235%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=328, routed)         0.565     1.448    kbd_decoder/inst/Ps2Interface_i/clk_IBUF_BUFG
    SLICE_X47Y1          FDCE                                         r  kbd_decoder/inst/Ps2Interface_i/clk_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y1          FDCE (Prop_fdce_C_Q)         0.141     1.589 r  kbd_decoder/inst/Ps2Interface_i/clk_count_reg[3]/Q
                         net (fo=5, routed)           0.110     1.699    kbd_decoder/inst/Ps2Interface_i/clk_count[3]
    SLICE_X46Y1          LUT6 (Prop_lut6_I0_O)        0.045     1.744 r  kbd_decoder/inst/Ps2Interface_i/clk_count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.744    kbd_decoder/inst/Ps2Interface_i/clk_count[2]_i_1_n_0
    SLICE_X46Y1          FDCE                                         r  kbd_decoder/inst/Ps2Interface_i/clk_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=328, routed)         0.835     1.962    kbd_decoder/inst/Ps2Interface_i/clk_IBUF_BUFG
    SLICE_X46Y1          FDCE                                         r  kbd_decoder/inst/Ps2Interface_i/clk_count_reg[2]/C
                         clock pessimism             -0.501     1.461    
    SLICE_X46Y1          FDCE (Hold_fdce_C_D)         0.120     1.581    kbd_decoder/inst/Ps2Interface_i/clk_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.744    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 kbd_decoder/inst/Ps2Interface_i/data_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kbd_decoder/inst/Ps2Interface_i/data_count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.836%)  route 0.147ns (44.164%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=328, routed)         0.567     1.450    kbd_decoder/inst/Ps2Interface_i/clk_IBUF_BUFG
    SLICE_X49Y0          FDCE                                         r  kbd_decoder/inst/Ps2Interface_i/data_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y0          FDCE (Prop_fdce_C_Q)         0.141     1.591 r  kbd_decoder/inst/Ps2Interface_i/data_count_reg[2]/Q
                         net (fo=5, routed)           0.147     1.738    kbd_decoder/inst/Ps2Interface_i/data_count[2]
    SLICE_X52Y0          LUT6 (Prop_lut6_I1_O)        0.045     1.783 r  kbd_decoder/inst/Ps2Interface_i/data_count[3]_i_1/O
                         net (fo=1, routed)           0.000     1.783    kbd_decoder/inst/Ps2Interface_i/data_count[3]_i_1_n_0
    SLICE_X52Y0          FDCE                                         r  kbd_decoder/inst/Ps2Interface_i/data_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=328, routed)         0.838     1.965    kbd_decoder/inst/Ps2Interface_i/clk_IBUF_BUFG
    SLICE_X52Y0          FDCE                                         r  kbd_decoder/inst/Ps2Interface_i/data_count_reg[3]/C
                         clock pessimism             -0.478     1.487    
    SLICE_X52Y0          FDCE (Hold_fdce_C_D)         0.121     1.608    kbd_decoder/inst/Ps2Interface_i/data_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 kbd_decoder/inst/Ps2Interface_i/rx_data_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kbd_decoder/inst/key_in_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (51.989%)  route 0.130ns (48.011%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=328, routed)         0.595     1.478    kbd_decoder/inst/Ps2Interface_i/clk_IBUF_BUFG
    SLICE_X59Y2          FDCE                                         r  kbd_decoder/inst/Ps2Interface_i/rx_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y2          FDCE (Prop_fdce_C_Q)         0.141     1.619 r  kbd_decoder/inst/Ps2Interface_i/rx_data_reg[3]/Q
                         net (fo=4, routed)           0.130     1.749    kbd_decoder/inst/rx_data[3]
    SLICE_X60Y2          FDCE                                         r  kbd_decoder/inst/key_in_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=328, routed)         0.865     1.992    kbd_decoder/inst/clk_IBUF_BUFG
    SLICE_X60Y2          FDCE                                         r  kbd_decoder/inst/key_in_reg[3]/C
                         clock pessimism             -0.498     1.494    
    SLICE_X60Y2          FDCE (Hold_fdce_C_D)         0.076     1.570    kbd_decoder/inst/key_in_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.749    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 kbd_decoder/inst/Ps2Interface_i/frame_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kbd_decoder/inst/Ps2Interface_i/rx_data_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.141ns (56.418%)  route 0.109ns (43.582%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=328, routed)         0.595     1.478    kbd_decoder/inst/Ps2Interface_i/clk_IBUF_BUFG
    SLICE_X58Y2          FDCE                                         r  kbd_decoder/inst/Ps2Interface_i/frame_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y2          FDCE (Prop_fdce_C_Q)         0.141     1.619 r  kbd_decoder/inst/Ps2Interface_i/frame_reg[1]/Q
                         net (fo=4, routed)           0.109     1.728    kbd_decoder/inst/Ps2Interface_i/p_0_in[0]
    SLICE_X59Y2          FDCE                                         r  kbd_decoder/inst/Ps2Interface_i/rx_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=328, routed)         0.865     1.992    kbd_decoder/inst/Ps2Interface_i/clk_IBUF_BUFG
    SLICE_X59Y2          FDCE                                         r  kbd_decoder/inst/Ps2Interface_i/rx_data_reg[0]/C
                         clock pessimism             -0.501     1.491    
    SLICE_X59Y2          FDCE (Hold_fdce_C_D)         0.057     1.548    kbd_decoder/inst/Ps2Interface_i/rx_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.728    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 db_duck/shift_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db_duck/shift_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.215%)  route 0.129ns (47.785%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=328, routed)         0.566     1.449    db_duck/clk_IBUF_BUFG
    SLICE_X48Y3          FDRE                                         r  db_duck/shift_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y3          FDRE (Prop_fdre_C_Q)         0.141     1.590 r  db_duck/shift_reg_reg[0]/Q
                         net (fo=2, routed)           0.129     1.719    db_duck/shift_reg_reg_n_0_[0]
    SLICE_X49Y1          FDRE                                         r  db_duck/shift_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=328, routed)         0.837     1.964    db_duck/clk_IBUF_BUFG
    SLICE_X49Y1          FDRE                                         r  db_duck/shift_reg_reg[1]/C
                         clock pessimism             -0.498     1.466    
    SLICE_X49Y1          FDRE (Hold_fdre_C_D)         0.070     1.536    db_duck/shift_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.719    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 B/u1/count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B/u1/trig_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.014%)  route 0.158ns (45.986%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=328, routed)         0.589     1.472    B/u1/clk_IBUF_BUFG
    SLICE_X5Y60          FDCE                                         r  B/u1/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y60          FDCE (Prop_fdce_C_Q)         0.141     1.613 f  B/u1/count_reg[7]/Q
                         net (fo=3, routed)           0.158     1.772    B/u1/count[7]
    SLICE_X2Y61          LUT5 (Prop_lut5_I3_O)        0.045     1.817 r  B/u1/trig_i_1/O
                         net (fo=1, routed)           0.000     1.817    B/u1/next_trig
    SLICE_X2Y61          FDCE                                         r  B/u1/trig_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=328, routed)         0.861     1.989    B/u1/clk_IBUF_BUFG
    SLICE_X2Y61          FDCE                                         r  B/u1/trig_reg/C
                         clock pessimism             -0.478     1.511    
    SLICE_X2Y61          FDCE (Hold_fdce_C_D)         0.120     1.631    B/u1/trig_reg
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.185    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y40   B/clk1/cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y40   B/clk1/cnt_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y40   B/clk1/cnt_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y40   B/clk1/cnt_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y40   B/clk1/cnt_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y39   B/clk1/cnt_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y39   B/clk1/cnt_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y40   B/clk1/out_clk_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y60    B/u1/count_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y60    B/u1/count_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y61    B/u1/count_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y63    B/u1/count_reg[19]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y59    B/u1/count_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y63    B/u1/count_reg[20]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y63    B/u1/count_reg[21]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y63    B/u1/count_reg[23]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y59    B/u1/count_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y59    B/u1/count_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y59    B/u1/count_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y39   B/clk1/cnt_reg[5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y39   B/clk1/cnt_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y3    db_duck/shift_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y6    db_pause/shift_reg_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y6    db_pause/shift_reg_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y6    db_pause/shift_reg_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y6    db_pause/shift_reg_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y6    db_pause/shift_reg_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y5    db_pause/shift_reg_reg[6]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y2    display_inst/clk_divider_reg[0]/C



