-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
-- Version: 2019.2.1
-- Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity xFResizeAreaUpScale_s is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    stream_in_data_V_dout : IN STD_LOGIC_VECTOR (23 downto 0);
    stream_in_data_V_empty_n : IN STD_LOGIC;
    stream_in_data_V_read : OUT STD_LOGIC;
    resize_out_data_V_din : OUT STD_LOGIC_VECTOR (23 downto 0);
    resize_out_data_V_full_n : IN STD_LOGIC;
    resize_out_data_V_write : OUT STD_LOGIC );
end;


architecture behav of xFResizeAreaUpScale_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (16 downto 0) := "00000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (16 downto 0) := "00000000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (16 downto 0) := "00000000100000000";
    constant ap_ST_fsm_pp2_stage0 : STD_LOGIC_VECTOR (16 downto 0) := "00000001000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (16 downto 0) := "00000010000000000";
    constant ap_ST_fsm_pp3_stage0 : STD_LOGIC_VECTOR (16 downto 0) := "00000100000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (16 downto 0) := "00001000000000000";
    constant ap_ST_fsm_state16 : STD_LOGIC_VECTOR (16 downto 0) := "00010000000000000";
    constant ap_ST_fsm_state17 : STD_LOGIC_VECTOR (16 downto 0) := "00100000000000000";
    constant ap_ST_fsm_pp4_stage0 : STD_LOGIC_VECTOR (16 downto 0) := "01000000000000000";
    constant ap_ST_fsm_state21 : STD_LOGIC_VECTOR (16 downto 0) := "10000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv11_0 : STD_LOGIC_VECTOR (10 downto 0) := "00000000000";
    constant ap_const_lv43_0 : STD_LOGIC_VECTOR (42 downto 0) := "0000000000000000000000000000000000000000000";
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv42_0 : STD_LOGIC_VECTOR (41 downto 0) := "000000000000000000000000000000000000000000";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_lv13_0 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000000";
    constant ap_const_lv17_140 : STD_LOGIC_VECTOR (16 downto 0) := "00000000101000000";
    constant ap_const_lv20_500 : STD_LOGIC_VECTOR (19 downto 0) := "00000000010100000000";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv16_1 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000001";
    constant ap_const_lv16_FFFF : STD_LOGIC_VECTOR (15 downto 0) := "1111111111111111";
    constant ap_const_lv16_2 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000010";
    constant ap_const_lv20_0 : STD_LOGIC_VECTOR (19 downto 0) := "00000000000000000000";
    constant ap_const_lv24_0 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    constant ap_const_lv45_14000000000 : STD_LOGIC_VECTOR (44 downto 0) := "000010100000000000000000000000000000000000000";
    constant ap_const_lv45_B400000000 : STD_LOGIC_VECTOR (44 downto 0) := "000001011010000000000000000000000000000000000";
    constant ap_const_lv45_50000000000 : STD_LOGIC_VECTOR (44 downto 0) := "001010000000000000000000000000000000000000000";
    constant ap_const_lv45_2D000000000 : STD_LOGIC_VECTOR (44 downto 0) := "000101101000000000000000000000000000000000000";
    constant ap_const_lv12_500 : STD_LOGIC_VECTOR (11 downto 0) := "010100000000";
    constant ap_const_lv12_2D0 : STD_LOGIC_VECTOR (11 downto 0) := "001011010000";
    constant ap_const_lv12_140 : STD_LOGIC_VECTOR (11 downto 0) := "000101000000";
    constant ap_const_lv12_B4 : STD_LOGIC_VECTOR (11 downto 0) := "000010110100";
    constant ap_const_lv11_500 : STD_LOGIC_VECTOR (10 downto 0) := "10100000000";
    constant ap_const_lv11_1 : STD_LOGIC_VECTOR (10 downto 0) := "00000000001";
    constant ap_const_lv43_68DB8 : STD_LOGIC_VECTOR (42 downto 0) := "0000000000000000000000001101000110110111000";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_2A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101010";
    constant ap_const_lv14_1 : STD_LOGIC_VECTOR (13 downto 0) := "00000000000001";
    constant ap_const_lv32_3A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111010";
    constant ap_const_lv10_2D0 : STD_LOGIC_VECTOR (9 downto 0) := "1011010000";
    constant ap_const_lv10_1 : STD_LOGIC_VECTOR (9 downto 0) := "0000000001";
    constant ap_const_lv42_68DB8 : STD_LOGIC_VECTOR (41 downto 0) := "000000000000000000000001101000110110111000";
    constant ap_const_lv32_29 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101001";
    constant ap_const_lv10_B3 : STD_LOGIC_VECTOR (9 downto 0) := "0010110011";
    constant ap_const_lv13_B3 : STD_LOGIC_VECTOR (12 downto 0) := "0000010110011";
    constant ap_const_lv9_140 : STD_LOGIC_VECTOR (8 downto 0) := "101000000";
    constant ap_const_lv9_1 : STD_LOGIC_VECTOR (8 downto 0) := "000000001";
    constant ap_const_lv17_280 : STD_LOGIC_VECTOR (16 downto 0) := "00000001010000000";
    constant ap_const_lv13_1 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000001";
    constant ap_const_lv17_1 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000001";
    constant ap_const_lv10_2CF : STD_LOGIC_VECTOR (9 downto 0) := "1011001111";
    constant ap_const_lv16_B4 : STD_LOGIC_VECTOR (15 downto 0) := "0000000010110100";
    constant ap_const_lv11_140 : STD_LOGIC_VECTOR (10 downto 0) := "00101000000";
    constant ap_const_lv20_1 : STD_LOGIC_VECTOR (19 downto 0) := "00000000000000000001";
    constant ap_const_lv13_140 : STD_LOGIC_VECTOR (12 downto 0) := "0000101000000";
    constant ap_const_lv14_140 : STD_LOGIC_VECTOR (13 downto 0) := "00000101000000";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal stream_in_data_V_blk_n : STD_LOGIC;
    signal ap_CS_fsm_pp2_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp2_stage0 : signal is "none";
    signal ap_enable_reg_pp2_iter1 : STD_LOGIC := '0';
    signal ap_block_pp2_stage0 : BOOLEAN;
    signal icmp_ln733_reg_2494 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp3_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp3_stage0 : signal is "none";
    signal ap_enable_reg_pp3_iter1 : STD_LOGIC := '0';
    signal ap_block_pp3_stage0 : BOOLEAN;
    signal icmp_ln740_reg_2508 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp4_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp4_stage0 : signal is "none";
    signal ap_enable_reg_pp4_iter1 : STD_LOGIC := '0';
    signal ap_block_pp4_stage0 : BOOLEAN;
    signal and_ln887_reg_2651 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln813_reg_2731 : STD_LOGIC_VECTOR (0 downto 0);
    signal resize_out_data_V_blk_n : STD_LOGIC;
    signal ap_enable_reg_pp4_iter2 : STD_LOGIC := '0';
    signal icmp_ln805_reg_2709 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln805_reg_2709_pp4_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal t_V_5_reg_641 : STD_LOGIC_VECTOR (8 downto 0);
    signal index_assign_reg_653 : STD_LOGIC_VECTOR (8 downto 0);
    signal t_V_6_reg_664 : STD_LOGIC_VECTOR (12 downto 0);
    signal index_assign_2_reg_676 : STD_LOGIC_VECTOR (16 downto 0);
    signal r_V_reg_813 : STD_LOGIC_VECTOR (10 downto 0);
    signal index_assign_3_reg_824 : STD_LOGIC_VECTOR (19 downto 0);
    signal grp_xFUDivAreaUp_2_fu_984_ap_return : STD_LOGIC_VECTOR (37 downto 0);
    signal reg_1159 : STD_LOGIC_VECTOR (37 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal grp_xFUDivAreaUp_2_fu_984_ap_ready : STD_LOGIC;
    signal grp_xFUDivAreaUp_2_fu_984_ap_done : STD_LOGIC;
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal trunc_ln669_fu_1163_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln669_reg_2432 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal tmp_s_reg_2437 : STD_LOGIC_VECTOR (37 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal zext_ln669_fu_1167_p1 : STD_LOGIC_VECTOR (42 downto 0);
    signal zext_ln669_reg_2442 : STD_LOGIC_VECTOR (42 downto 0);
    signal zext_ln669_1_fu_1170_p1 : STD_LOGIC_VECTOR (57 downto 0);
    signal zext_ln669_1_reg_2447 : STD_LOGIC_VECTOR (57 downto 0);
    signal x_V_fu_1180_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal add_ln673_1_fu_1193_p2 : STD_LOGIC_VECTOR (42 downto 0);
    signal icmp_ln887_fu_1174_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1597_fu_1276_p1 : STD_LOGIC_VECTOR (41 downto 0);
    signal zext_ln1597_reg_2468 : STD_LOGIC_VECTOR (41 downto 0);
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal zext_ln1597_1_fu_1280_p1 : STD_LOGIC_VECTOR (57 downto 0);
    signal zext_ln1597_1_reg_2473 : STD_LOGIC_VECTOR (57 downto 0);
    signal x_V_1_fu_1290_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal add_ln709_1_fu_1303_p2 : STD_LOGIC_VECTOR (41 downto 0);
    signal icmp_ln887_7_fu_1284_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln733_fu_1411_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state10_pp2_stage0_iter0 : BOOLEAN;
    signal ap_block_state11_pp2_stage0_iter1 : BOOLEAN;
    signal ap_block_pp2_stage0_11001 : BOOLEAN;
    signal x_V_2_fu_1417_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal x_V_2_reg_2498 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_enable_reg_pp2_iter0 : STD_LOGIC := '0';
    signal add_ln736_fu_1423_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal icmp_ln740_fu_1434_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state13_pp3_stage0_iter0 : BOOLEAN;
    signal ap_block_state14_pp3_stage0_iter1 : BOOLEAN;
    signal ap_block_pp3_stage0_11001 : BOOLEAN;
    signal x_V_3_fu_1440_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal x_V_3_reg_2512 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_enable_reg_pp3_iter0 : STD_LOGIC := '0';
    signal read_index_fu_1446_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal ret_V_6_fu_1463_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal ret_V_6_reg_2573 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_CS_fsm_state16 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state16 : signal is "none";
    signal lind1_V_5_fu_1527_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal lind1_V_5_reg_2578 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln887_10_fu_1457_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal lind1_V_6_fu_1535_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal lind1_V_6_reg_2585 : STD_LOGIC_VECTOR (15 downto 0);
    signal t_V_9_fu_1543_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal t_V_9_reg_2592 : STD_LOGIC_VECTOR (15 downto 0);
    signal out_j_V_1_fu_1551_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal out_j_V_1_reg_2599 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln887_11_fu_1565_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln887_11_reg_2614 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln887_12_fu_1576_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln887_12_reg_2624 : STD_LOGIC_VECTOR (0 downto 0);
    signal Vweight_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal Yweight_reg_2629 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state17 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state17 : signal is "none";
    signal p_0887_3_fu_1726_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal p_0887_3_reg_2636 : STD_LOGIC_VECTOR (1 downto 0);
    signal p_01010_3_fu_1750_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal p_01010_3_reg_2641 : STD_LOGIC_VECTOR (1 downto 0);
    signal p_0893_3_fu_1774_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal p_0893_3_reg_2646 : STD_LOGIC_VECTOR (1 downto 0);
    signal and_ln887_fu_1788_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal write_index_fu_1793_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal write_index_reg_2656 : STD_LOGIC_VECTOR (19 downto 0);
    signal icmp_ln879_8_fu_1799_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln879_8_reg_2661 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln879_9_fu_1805_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln879_9_reg_2665 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln879_10_fu_1811_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln879_10_reg_2669 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln879_11_fu_1817_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln879_11_reg_2674 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln879_12_fu_1823_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln879_12_reg_2679 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln879_13_fu_1829_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln879_13_reg_2684 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln879_2_fu_1835_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln879_2_reg_2689 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln879_3_fu_1841_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln879_3_reg_2694 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln879_4_fu_1847_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln879_4_reg_2699 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln879_10_fu_1859_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln879_10_reg_2704 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln805_fu_1865_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state18_pp4_stage0_iter0 : BOOLEAN;
    signal ap_predicate_op305_read_state19 : BOOLEAN;
    signal ap_block_state19_pp4_stage0_iter1 : BOOLEAN;
    signal ap_block_state20_pp4_stage0_iter2 : BOOLEAN;
    signal ap_block_pp4_stage0_11001 : BOOLEAN;
    signal i_V_fu_1871_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_enable_reg_pp4_iter0 : STD_LOGIC := '0';
    signal zext_ln544_11_fu_1877_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln544_11_reg_2718 : STD_LOGIC_VECTOR (63 downto 0);
    signal and_ln813_fu_1888_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln813_reg_2731_pp4_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln910_fu_1893_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal icmp_ln887_13_fu_1899_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln887_13_reg_2740 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln887_15_fu_1922_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln887_15_reg_2769 : STD_LOGIC_VECTOR (0 downto 0);
    signal lbuf_in1_V_addr_7_gep_fu_442_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal lbuf_in2_V_addr_8_gep_fu_449_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal lbuf_in0_V_addr_8_gep_fu_456_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal lbuf_in0_V_addr_5_gep_fu_463_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal lbuf_in2_V_addr_5_gep_fu_470_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal lbuf_in1_V_addr_6_gep_fu_477_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal icmp_ln887_18_fu_1957_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln887_18_reg_2828 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln887_17_fu_1985_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln887_17_reg_2852 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln887_16_fu_2013_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln887_16_reg_2876 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln748_fu_2426_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_CS_fsm_state21 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state21 : signal is "none";
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal ap_block_pp2_stage0_subdone : BOOLEAN;
    signal ap_condition_pp2_exit_iter0_state10 : STD_LOGIC;
    signal ap_CS_fsm_state12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal ap_block_pp3_stage0_subdone : BOOLEAN;
    signal ap_condition_pp3_exit_iter0_state13 : STD_LOGIC;
    signal ap_block_pp4_stage0_subdone : BOOLEAN;
    signal ap_condition_pp4_exit_iter0_state18 : STD_LOGIC;
    signal lbuf_in0_V_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal lbuf_in0_V_ce0 : STD_LOGIC;
    signal lbuf_in0_V_we0 : STD_LOGIC;
    signal lbuf_in0_V_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal lbuf_in0_V_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal lbuf_in0_V_ce1 : STD_LOGIC;
    signal lbuf_in0_V_q1 : STD_LOGIC_VECTOR (23 downto 0);
    signal lbuf_in1_V_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal lbuf_in1_V_ce0 : STD_LOGIC;
    signal lbuf_in1_V_we0 : STD_LOGIC;
    signal lbuf_in1_V_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal lbuf_in1_V_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal lbuf_in1_V_ce1 : STD_LOGIC;
    signal lbuf_in1_V_q1 : STD_LOGIC_VECTOR (23 downto 0);
    signal lbuf_in2_V_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal lbuf_in2_V_ce0 : STD_LOGIC;
    signal lbuf_in2_V_we0 : STD_LOGIC;
    signal lbuf_in2_V_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal lbuf_in2_V_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal lbuf_in2_V_ce1 : STD_LOGIC;
    signal lbuf_in2_V_q1 : STD_LOGIC_VECTOR (23 downto 0);
    signal Hoffset_V_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal Hoffset_V_ce0 : STD_LOGIC;
    signal Hoffset_V_we0 : STD_LOGIC;
    signal Hoffset_V_d0 : STD_LOGIC_VECTOR (12 downto 0);
    signal Hoffset_V_q0 : STD_LOGIC_VECTOR (12 downto 0);
    signal Voffset_V_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal Voffset_V_ce0 : STD_LOGIC;
    signal Voffset_V_we0 : STD_LOGIC;
    signal Voffset_V_d0 : STD_LOGIC_VECTOR (12 downto 0);
    signal Voffset_V_q0 : STD_LOGIC_VECTOR (12 downto 0);
    signal Voffset_V_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal Voffset_V_ce1 : STD_LOGIC;
    signal Voffset_V_q1 : STD_LOGIC_VECTOR (12 downto 0);
    signal Hweight_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal Hweight_ce0 : STD_LOGIC;
    signal Hweight_we0 : STD_LOGIC;
    signal Hweight_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal Hweight_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal Vweight_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal Vweight_ce0 : STD_LOGIC;
    signal Vweight_we0 : STD_LOGIC;
    signal Vweight_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_xFUDivAreaUp_2_fu_984_ap_start : STD_LOGIC;
    signal grp_xFUDivAreaUp_2_fu_984_ap_idle : STD_LOGIC;
    signal grp_xFUDivAreaUp_2_fu_984_in_n : STD_LOGIC_VECTOR (44 downto 0);
    signal grp_xFUDivAreaUp_2_fu_984_in_d : STD_LOGIC_VECTOR (11 downto 0);
    signal Pixels_CoreProcessUpArea_2_fu_1024_ap_ready : STD_LOGIC;
    signal Pixels_CoreProcessUpArea_2_fu_1024_A0 : STD_LOGIC_VECTOR (7 downto 0);
    signal Pixels_CoreProcessUpArea_2_fu_1024_B0 : STD_LOGIC_VECTOR (7 downto 0);
    signal Pixels_CoreProcessUpArea_2_fu_1024_A1 : STD_LOGIC_VECTOR (7 downto 0);
    signal Pixels_CoreProcessUpArea_2_fu_1024_B1 : STD_LOGIC_VECTOR (7 downto 0);
    signal Pixels_CoreProcessUpArea_2_fu_1024_ap_return : STD_LOGIC_VECTOR (7 downto 0);
    signal Pixels_0_1_CoreProcessUpArea_2_fu_1035_ap_ready : STD_LOGIC;
    signal Pixels_0_1_CoreProcessUpArea_2_fu_1035_A0 : STD_LOGIC_VECTOR (7 downto 0);
    signal Pixels_0_1_CoreProcessUpArea_2_fu_1035_B0 : STD_LOGIC_VECTOR (7 downto 0);
    signal Pixels_0_1_CoreProcessUpArea_2_fu_1035_A1 : STD_LOGIC_VECTOR (7 downto 0);
    signal Pixels_0_1_CoreProcessUpArea_2_fu_1035_B1 : STD_LOGIC_VECTOR (7 downto 0);
    signal Pixels_0_1_CoreProcessUpArea_2_fu_1035_ap_return : STD_LOGIC_VECTOR (7 downto 0);
    signal Pixels_0_2_CoreProcessUpArea_2_fu_1046_ap_ready : STD_LOGIC;
    signal Pixels_0_2_CoreProcessUpArea_2_fu_1046_A0 : STD_LOGIC_VECTOR (7 downto 0);
    signal Pixels_0_2_CoreProcessUpArea_2_fu_1046_B0 : STD_LOGIC_VECTOR (7 downto 0);
    signal Pixels_0_2_CoreProcessUpArea_2_fu_1046_A1 : STD_LOGIC_VECTOR (7 downto 0);
    signal Pixels_0_2_CoreProcessUpArea_2_fu_1046_B1 : STD_LOGIC_VECTOR (7 downto 0);
    signal Pixels_0_2_CoreProcessUpArea_2_fu_1046_ap_return : STD_LOGIC_VECTOR (7 downto 0);
    signal call_ret1_xfExtractPixels_fu_1057_ap_ready : STD_LOGIC;
    signal call_ret1_xfExtractPixels_fu_1057_ap_return_0 : STD_LOGIC_VECTOR (23 downto 0);
    signal call_ret1_xfExtractPixels_fu_1057_ap_return_1 : STD_LOGIC_VECTOR (23 downto 0);
    signal call_ret1_xfExtractPixels_fu_1057_ap_return_2 : STD_LOGIC_VECTOR (23 downto 0);
    signal call_ret1_xfExtractPixels_fu_1057_ap_return_3 : STD_LOGIC_VECTOR (23 downto 0);
    signal call_ret_xfExtractPixels_fu_1069_ap_ready : STD_LOGIC;
    signal call_ret_xfExtractPixels_fu_1069_ap_return_0 : STD_LOGIC_VECTOR (23 downto 0);
    signal call_ret_xfExtractPixels_fu_1069_ap_return_1 : STD_LOGIC_VECTOR (23 downto 0);
    signal call_ret_xfExtractPixels_fu_1069_ap_return_2 : STD_LOGIC_VECTOR (23 downto 0);
    signal call_ret_xfExtractPixels_fu_1069_ap_return_3 : STD_LOGIC_VECTOR (23 downto 0);
    signal call_ret2_xfExtractPixels_fu_1081_ap_ready : STD_LOGIC;
    signal call_ret2_xfExtractPixels_fu_1081_ap_return_0 : STD_LOGIC_VECTOR (23 downto 0);
    signal call_ret2_xfExtractPixels_fu_1081_ap_return_1 : STD_LOGIC_VECTOR (23 downto 0);
    signal call_ret2_xfExtractPixels_fu_1081_ap_return_2 : STD_LOGIC_VECTOR (23 downto 0);
    signal call_ret2_xfExtractPixels_fu_1081_ap_return_3 : STD_LOGIC_VECTOR (23 downto 0);
    signal call_ret3_xfExtractPixels_fu_1093_ap_ready : STD_LOGIC;
    signal call_ret3_xfExtractPixels_fu_1093_ap_return_0 : STD_LOGIC_VECTOR (23 downto 0);
    signal call_ret3_xfExtractPixels_fu_1093_ap_return_1 : STD_LOGIC_VECTOR (23 downto 0);
    signal call_ret3_xfExtractPixels_fu_1093_ap_return_2 : STD_LOGIC_VECTOR (23 downto 0);
    signal call_ret3_xfExtractPixels_fu_1093_ap_return_3 : STD_LOGIC_VECTOR (23 downto 0);
    signal t_V_reg_597 : STD_LOGIC_VECTOR (10 downto 0);
    signal phi_mul_reg_608 : STD_LOGIC_VECTOR (42 downto 0);
    signal t_V_4_reg_619 : STD_LOGIC_VECTOR (9 downto 0);
    signal phi_mul474_reg_630 : STD_LOGIC_VECTOR (41 downto 0);
    signal ap_phi_mux_t_V_5_phi_fu_645_p4 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_phi_mux_t_V_6_phi_fu_668_p4 : STD_LOGIC_VECTOR (12 downto 0);
    signal indvars_iv_reg_687 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_CS_fsm_state15 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state15 : signal is "none";
    signal t_V_10_reg_699 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_0887_0_reg_710 : STD_LOGIC_VECTOR (1 downto 0);
    signal p_01010_0_reg_722 : STD_LOGIC_VECTOR (1 downto 0);
    signal p_0893_0_reg_734 : STD_LOGIC_VECTOR (1 downto 0);
    signal p_0821_0_reg_746 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_0823_0_reg_757 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_0831_0_reg_768 : STD_LOGIC_VECTOR (15 downto 0);
    signal lind1_V_7_reg_779 : STD_LOGIC_VECTOR (15 downto 0);
    signal write_index_0_reg_790 : STD_LOGIC_VECTOR (19 downto 0);
    signal read_flag_0_reg_802 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_D1_V_1_0_phi_fu_837_p26 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_phi_reg_pp4_iter2_D1_V_1_0_reg_834 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_phi_mux_D1_V_0_1_phi_fu_881_p26 : STD_LOGIC_VECTOR (23 downto 0);
    signal D1_0_V_1_fu_2149_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_phi_reg_pp4_iter2_D1_V_0_1_reg_878 : STD_LOGIC_VECTOR (23 downto 0);
    signal D1_0_V_fu_1150_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal D1_0_V_2_fu_1114_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal D1_0_V_3_fu_1123_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_phi_mux_D0_V_1_2_phi_fu_912_p26 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_phi_reg_pp4_iter2_D0_V_1_2_reg_909 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_phi_mux_D0_V_0_5_phi_fu_956_p26 : STD_LOGIC_VECTOR (23 downto 0);
    signal D0_0_V_8_fu_2103_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_phi_reg_pp4_iter2_D0_V_0_5_reg_953 : STD_LOGIC_VECTOR (23 downto 0);
    signal select_ln887_fu_1132_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal select_ln887_6_fu_1141_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal select_ln887_8_fu_1105_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_xFUDivAreaUp_2_fu_984_ap_start_reg : STD_LOGIC := '0';
    signal zext_ln544_fu_1186_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_12_fu_1260_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal Hweight_addr_gep_fu_273_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln544_5_fu_1296_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_15_fu_1369_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal Vweight_addr_gep_fu_305_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln544_7_fu_1429_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln544_8_fu_1452_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln544_9_fu_1559_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln544_10_fu_1571_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln544_12_fu_1909_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln544_13_fu_1928_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln544_17_fu_1945_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln544_19_fu_1963_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln544_16_fu_1973_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln544_18_fu_1991_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln544_14_fu_2001_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln544_15_fu_2019_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal line0_0_V_2_fu_216 : STD_LOGIC_VECTOR (23 downto 0);
    signal line0_1_V_2_fu_220 : STD_LOGIC_VECTOR (23 downto 0);
    signal line0_2_V_2_fu_224 : STD_LOGIC_VECTOR (23 downto 0);
    signal line0_3_V_2_fu_228 : STD_LOGIC_VECTOR (23 downto 0);
    signal line1_0_V_2_fu_232 : STD_LOGIC_VECTOR (23 downto 0);
    signal line1_1_V_2_fu_236 : STD_LOGIC_VECTOR (23 downto 0);
    signal line1_2_V_2_fu_240 : STD_LOGIC_VECTOR (23 downto 0);
    signal line1_3_V_2_fu_244 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_block_pp4_stage0_01001 : BOOLEAN;
    signal trunc_ln678_fu_1268_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln714_fu_1387_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln673_fu_1198_p2 : STD_LOGIC_VECTOR (42 downto 0);
    signal tmp_10_fu_1204_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_11_fu_1219_p3 : STD_LOGIC_VECTOR (42 downto 0);
    signal zext_ln215_8_fu_1231_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal ret_V_fu_1235_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln544_fu_1245_p0 : STD_LOGIC_VECTOR (11 downto 0);
    signal mul_ln544_fu_1245_p1 : STD_LOGIC_VECTOR (37 downto 0);
    signal mul_ln544_fu_1245_p2 : STD_LOGIC_VECTOR (57 downto 0);
    signal zext_ln215_fu_1227_p1 : STD_LOGIC_VECTOR (58 downto 0);
    signal zext_ln1472_fu_1250_p1 : STD_LOGIC_VECTOR (58 downto 0);
    signal Xtemp_fu_1254_p2 : STD_LOGIC_VECTOR (58 downto 0);
    signal trunc_ln1597_fu_1273_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln709_fu_1308_p2 : STD_LOGIC_VECTOR (41 downto 0);
    signal tmp_13_fu_1314_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_14_fu_1328_p3 : STD_LOGIC_VECTOR (41 downto 0);
    signal zext_ln215_10_fu_1340_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal ret_V_3_fu_1344_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln544_1_fu_1354_p0 : STD_LOGIC_VECTOR (10 downto 0);
    signal mul_ln544_1_fu_1354_p1 : STD_LOGIC_VECTOR (37 downto 0);
    signal mul_ln544_1_fu_1354_p2 : STD_LOGIC_VECTOR (57 downto 0);
    signal zext_ln215_9_fu_1336_p1 : STD_LOGIC_VECTOR (58 downto 0);
    signal zext_ln1472_1_fu_1359_p1 : STD_LOGIC_VECTOR (58 downto 0);
    signal Ytemp_fu_1363_p2 : STD_LOGIC_VECTOR (58 downto 0);
    signal icmp_ln887_8_fu_1377_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln714_fu_1383_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal offset_temp_V_fu_1324_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal icmp_ln887_9_fu_1396_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln879_1_fu_1475_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln879_fu_1469_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal lind1_V_fu_1481_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal lind1_V_2_fu_1489_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal lind1_V_3_fu_1497_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal lind1_V_4_fu_1505_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal t_V_7_fu_1513_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal out_j_V_fu_1521_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln879_fu_1582_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln215_11_fu_1591_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal ret_V_4_fu_1595_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln1353_fu_1601_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln879_7_fu_1625_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln879_2_fu_1586_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln879_3_fu_1605_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln879_5_fu_1615_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln879_4_fu_1610_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln879_fu_1654_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln879_1_fu_1660_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln879_fu_1666_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln879_6_fu_1620_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln879_fu_1672_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp80_fu_1678_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln782_fu_1630_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal and_ln879_2_fu_1692_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln879_1_fu_1698_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp145_fu_1704_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp88_fu_1710_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_93_fu_1720_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp83_fu_1716_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal sel_tmp81_fu_1684_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal select_ln782_1_fu_1638_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal sel_tmp108_fu_1742_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal sel_tmp106_fu_1734_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal select_ln782_2_fu_1646_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal sel_tmp133_fu_1766_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal sel_tmp131_fu_1758_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal icmp_ln791_fu_1782_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln879_5_fu_1853_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln887_14_fu_1882_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal rhs_V_4_fu_1905_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln1353_5_fu_1916_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal rhs_V_3_fu_1941_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln1353_4_fu_1951_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal rhs_V_2_fu_1969_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln1353_3_fu_1979_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal rhs_V_fu_1997_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln1353_fu_2007_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal and_ln879_3_fu_2025_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln879_4_fu_2029_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln879_5_fu_2042_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal D0_0_V_3_fu_2034_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal and_ln879_6_fu_2055_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln879_7_fu_2059_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln879_8_fu_2064_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal D0_0_V_4_fu_2047_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal and_ln879_9_fu_2077_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal D0_0_V_5_fu_2069_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal and_ln879_11_fu_2090_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal D0_0_V_6_fu_2082_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal D0_0_V_7_fu_2095_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal select_ln879_fu_2117_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal select_ln879_1_fu_2125_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal select_ln879_2_fu_2133_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal select_ln879_3_fu_2141_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_idle_pp2 : STD_LOGIC;
    signal ap_enable_pp2 : STD_LOGIC;
    signal ap_idle_pp3 : STD_LOGIC;
    signal ap_enable_pp3 : STD_LOGIC;
    signal ap_idle_pp4 : STD_LOGIC;
    signal ap_enable_pp4 : STD_LOGIC;
    signal mul_ln544_1_fu_1354_p00 : STD_LOGIC_VECTOR (57 downto 0);
    signal mul_ln544_fu_1245_p00 : STD_LOGIC_VECTOR (57 downto 0);
    signal ap_condition_381 : BOOLEAN;
    signal ap_condition_400 : BOOLEAN;
    signal ap_condition_407 : BOOLEAN;
    signal ap_condition_439 : BOOLEAN;
    signal ap_condition_455 : BOOLEAN;
    signal ap_condition_90 : BOOLEAN;
    signal ap_condition_374 : BOOLEAN;
    signal ap_condition_388 : BOOLEAN;
    signal ap_condition_421 : BOOLEAN;
    signal ap_condition_471 : BOOLEAN;
    signal ap_condition_348 : BOOLEAN;
    signal ap_condition_430 : BOOLEAN;
    signal ap_condition_446 : BOOLEAN;
    signal ap_condition_462 : BOOLEAN;
    signal ap_condition_367 : BOOLEAN;
    signal ap_condition_394 : BOOLEAN;
    signal ap_condition_414 : BOOLEAN;

    component xFUDivAreaUp_2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        in_n : IN STD_LOGIC_VECTOR (44 downto 0);
        in_d : IN STD_LOGIC_VECTOR (11 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (37 downto 0) );
    end component;


    component CoreProcessUpArea_2 IS
    port (
        ap_ready : OUT STD_LOGIC;
        A0 : IN STD_LOGIC_VECTOR (7 downto 0);
        B0 : IN STD_LOGIC_VECTOR (7 downto 0);
        A1 : IN STD_LOGIC_VECTOR (7 downto 0);
        B1 : IN STD_LOGIC_VECTOR (7 downto 0);
        Wx : IN STD_LOGIC_VECTOR (31 downto 0);
        Wy : IN STD_LOGIC_VECTOR (31 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component xfExtractPixels IS
    port (
        ap_ready : OUT STD_LOGIC;
        tmp_buf_0_V_read : IN STD_LOGIC_VECTOR (23 downto 0);
        tmp_buf_1_V_read : IN STD_LOGIC_VECTOR (23 downto 0);
        tmp_buf_2_V_read : IN STD_LOGIC_VECTOR (23 downto 0);
        tmp_buf_3_V_read : IN STD_LOGIC_VECTOR (23 downto 0);
        val1_V_read : IN STD_LOGIC_VECTOR (23 downto 0);
        pos_r : IN STD_LOGIC_VECTOR (0 downto 0);
        ap_return_0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        ap_return_1 : OUT STD_LOGIC_VECTOR (23 downto 0);
        ap_return_2 : OUT STD_LOGIC_VECTOR (23 downto 0);
        ap_return_3 : OUT STD_LOGIC_VECTOR (23 downto 0) );
    end component;


    component xFResizeAreaUpScabck IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (23 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        address1 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (23 downto 0) );
    end component;


    component xFResizeAreaUpScabfk IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (12 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (12 downto 0) );
    end component;


    component xFResizeAreaUpScabgk IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (12 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        address1 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (12 downto 0) );
    end component;


    component xFResizeAreaUpScabhl IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component xFResizeAreaUpScabil IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;



begin
    lbuf_in0_V_U : component xFResizeAreaUpScabck
    generic map (
        DataWidth => 24,
        AddressRange => 320,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => lbuf_in0_V_address0,
        ce0 => lbuf_in0_V_ce0,
        we0 => lbuf_in0_V_we0,
        d0 => stream_in_data_V_dout,
        q0 => lbuf_in0_V_q0,
        address1 => lbuf_in0_V_address1,
        ce1 => lbuf_in0_V_ce1,
        q1 => lbuf_in0_V_q1);

    lbuf_in1_V_U : component xFResizeAreaUpScabck
    generic map (
        DataWidth => 24,
        AddressRange => 320,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => lbuf_in1_V_address0,
        ce0 => lbuf_in1_V_ce0,
        we0 => lbuf_in1_V_we0,
        d0 => stream_in_data_V_dout,
        q0 => lbuf_in1_V_q0,
        address1 => lbuf_in1_V_address1,
        ce1 => lbuf_in1_V_ce1,
        q1 => lbuf_in1_V_q1);

    lbuf_in2_V_U : component xFResizeAreaUpScabck
    generic map (
        DataWidth => 24,
        AddressRange => 320,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => lbuf_in2_V_address0,
        ce0 => lbuf_in2_V_ce0,
        we0 => lbuf_in2_V_we0,
        d0 => stream_in_data_V_dout,
        q0 => lbuf_in2_V_q0,
        address1 => lbuf_in2_V_address1,
        ce1 => lbuf_in2_V_ce1,
        q1 => lbuf_in2_V_q1);

    Hoffset_V_U : component xFResizeAreaUpScabfk
    generic map (
        DataWidth => 13,
        AddressRange => 1280,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => Hoffset_V_address0,
        ce0 => Hoffset_V_ce0,
        we0 => Hoffset_V_we0,
        d0 => Hoffset_V_d0,
        q0 => Hoffset_V_q0);

    Voffset_V_U : component xFResizeAreaUpScabgk
    generic map (
        DataWidth => 13,
        AddressRange => 720,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => Voffset_V_address0,
        ce0 => Voffset_V_ce0,
        we0 => Voffset_V_we0,
        d0 => Voffset_V_d0,
        q0 => Voffset_V_q0,
        address1 => Voffset_V_address1,
        ce1 => Voffset_V_ce1,
        q1 => Voffset_V_q1);

    Hweight_U : component xFResizeAreaUpScabhl
    generic map (
        DataWidth => 32,
        AddressRange => 1280,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => Hweight_address0,
        ce0 => Hweight_ce0,
        we0 => Hweight_we0,
        d0 => Hweight_d0,
        q0 => Hweight_q0);

    Vweight_U : component xFResizeAreaUpScabil
    generic map (
        DataWidth => 32,
        AddressRange => 721,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => Vweight_address0,
        ce0 => Vweight_ce0,
        we0 => Vweight_we0,
        d0 => Vweight_d0,
        q0 => Vweight_q0);

    grp_xFUDivAreaUp_2_fu_984 : component xFUDivAreaUp_2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_xFUDivAreaUp_2_fu_984_ap_start,
        ap_done => grp_xFUDivAreaUp_2_fu_984_ap_done,
        ap_idle => grp_xFUDivAreaUp_2_fu_984_ap_idle,
        ap_ready => grp_xFUDivAreaUp_2_fu_984_ap_ready,
        in_n => grp_xFUDivAreaUp_2_fu_984_in_n,
        in_d => grp_xFUDivAreaUp_2_fu_984_in_d,
        ap_return => grp_xFUDivAreaUp_2_fu_984_ap_return);

    Pixels_CoreProcessUpArea_2_fu_1024 : component CoreProcessUpArea_2
    port map (
        ap_ready => Pixels_CoreProcessUpArea_2_fu_1024_ap_ready,
        A0 => Pixels_CoreProcessUpArea_2_fu_1024_A0,
        B0 => Pixels_CoreProcessUpArea_2_fu_1024_B0,
        A1 => Pixels_CoreProcessUpArea_2_fu_1024_A1,
        B1 => Pixels_CoreProcessUpArea_2_fu_1024_B1,
        Wx => Hweight_q0,
        Wy => Yweight_reg_2629,
        ap_return => Pixels_CoreProcessUpArea_2_fu_1024_ap_return);

    Pixels_0_1_CoreProcessUpArea_2_fu_1035 : component CoreProcessUpArea_2
    port map (
        ap_ready => Pixels_0_1_CoreProcessUpArea_2_fu_1035_ap_ready,
        A0 => Pixels_0_1_CoreProcessUpArea_2_fu_1035_A0,
        B0 => Pixels_0_1_CoreProcessUpArea_2_fu_1035_B0,
        A1 => Pixels_0_1_CoreProcessUpArea_2_fu_1035_A1,
        B1 => Pixels_0_1_CoreProcessUpArea_2_fu_1035_B1,
        Wx => Hweight_q0,
        Wy => Yweight_reg_2629,
        ap_return => Pixels_0_1_CoreProcessUpArea_2_fu_1035_ap_return);

    Pixels_0_2_CoreProcessUpArea_2_fu_1046 : component CoreProcessUpArea_2
    port map (
        ap_ready => Pixels_0_2_CoreProcessUpArea_2_fu_1046_ap_ready,
        A0 => Pixels_0_2_CoreProcessUpArea_2_fu_1046_A0,
        B0 => Pixels_0_2_CoreProcessUpArea_2_fu_1046_B0,
        A1 => Pixels_0_2_CoreProcessUpArea_2_fu_1046_A1,
        B1 => Pixels_0_2_CoreProcessUpArea_2_fu_1046_B1,
        Wx => Hweight_q0,
        Wy => Yweight_reg_2629,
        ap_return => Pixels_0_2_CoreProcessUpArea_2_fu_1046_ap_return);

    call_ret1_xfExtractPixels_fu_1057 : component xfExtractPixels
    port map (
        ap_ready => call_ret1_xfExtractPixels_fu_1057_ap_ready,
        tmp_buf_0_V_read => line0_0_V_2_fu_216,
        tmp_buf_1_V_read => line0_1_V_2_fu_220,
        tmp_buf_2_V_read => line0_2_V_2_fu_224,
        tmp_buf_3_V_read => line0_3_V_2_fu_228,
        val1_V_read => ap_phi_mux_D0_V_0_5_phi_fu_956_p26,
        pos_r => ap_const_lv1_0,
        ap_return_0 => call_ret1_xfExtractPixels_fu_1057_ap_return_0,
        ap_return_1 => call_ret1_xfExtractPixels_fu_1057_ap_return_1,
        ap_return_2 => call_ret1_xfExtractPixels_fu_1057_ap_return_2,
        ap_return_3 => call_ret1_xfExtractPixels_fu_1057_ap_return_3);

    call_ret_xfExtractPixels_fu_1069 : component xfExtractPixels
    port map (
        ap_ready => call_ret_xfExtractPixels_fu_1069_ap_ready,
        tmp_buf_0_V_read => line1_0_V_2_fu_232,
        tmp_buf_1_V_read => line1_1_V_2_fu_236,
        tmp_buf_2_V_read => line1_2_V_2_fu_240,
        tmp_buf_3_V_read => line1_3_V_2_fu_244,
        val1_V_read => ap_phi_mux_D1_V_0_1_phi_fu_881_p26,
        pos_r => ap_const_lv1_0,
        ap_return_0 => call_ret_xfExtractPixels_fu_1069_ap_return_0,
        ap_return_1 => call_ret_xfExtractPixels_fu_1069_ap_return_1,
        ap_return_2 => call_ret_xfExtractPixels_fu_1069_ap_return_2,
        ap_return_3 => call_ret_xfExtractPixels_fu_1069_ap_return_3);

    call_ret2_xfExtractPixels_fu_1081 : component xfExtractPixels
    port map (
        ap_ready => call_ret2_xfExtractPixels_fu_1081_ap_ready,
        tmp_buf_0_V_read => call_ret1_xfExtractPixels_fu_1057_ap_return_0,
        tmp_buf_1_V_read => call_ret1_xfExtractPixels_fu_1057_ap_return_1,
        tmp_buf_2_V_read => call_ret1_xfExtractPixels_fu_1057_ap_return_2,
        tmp_buf_3_V_read => call_ret1_xfExtractPixels_fu_1057_ap_return_3,
        val1_V_read => ap_phi_mux_D0_V_1_2_phi_fu_912_p26,
        pos_r => ap_const_lv1_1,
        ap_return_0 => call_ret2_xfExtractPixels_fu_1081_ap_return_0,
        ap_return_1 => call_ret2_xfExtractPixels_fu_1081_ap_return_1,
        ap_return_2 => call_ret2_xfExtractPixels_fu_1081_ap_return_2,
        ap_return_3 => call_ret2_xfExtractPixels_fu_1081_ap_return_3);

    call_ret3_xfExtractPixels_fu_1093 : component xfExtractPixels
    port map (
        ap_ready => call_ret3_xfExtractPixels_fu_1093_ap_ready,
        tmp_buf_0_V_read => call_ret_xfExtractPixels_fu_1069_ap_return_0,
        tmp_buf_1_V_read => call_ret_xfExtractPixels_fu_1069_ap_return_1,
        tmp_buf_2_V_read => call_ret_xfExtractPixels_fu_1069_ap_return_2,
        tmp_buf_3_V_read => call_ret_xfExtractPixels_fu_1069_ap_return_3,
        val1_V_read => ap_phi_mux_D1_V_1_0_phi_fu_837_p26,
        pos_r => ap_const_lv1_1,
        ap_return_0 => call_ret3_xfExtractPixels_fu_1093_ap_return_0,
        ap_return_1 => call_ret3_xfExtractPixels_fu_1093_ap_return_1,
        ap_return_2 => call_ret3_xfExtractPixels_fu_1093_ap_return_2,
        ap_return_3 => call_ret3_xfExtractPixels_fu_1093_ap_return_3);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp2_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp2_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp2_stage0_subdone) and (ap_const_logic_1 = ap_condition_pp2_exit_iter0_state10) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then 
                    ap_enable_reg_pp2_iter0 <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
                    ap_enable_reg_pp2_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp2_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp2_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp2_stage0_subdone) and (ap_const_logic_1 = ap_condition_pp2_exit_iter0_state10))) then 
                    ap_enable_reg_pp2_iter1 <= (ap_const_logic_1 xor ap_condition_pp2_exit_iter0_state10);
                elsif ((ap_const_boolean_0 = ap_block_pp2_stage0_subdone)) then 
                    ap_enable_reg_pp2_iter1 <= ap_enable_reg_pp2_iter0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
                    ap_enable_reg_pp2_iter1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp3_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp3_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp3_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0) and (ap_const_logic_1 = ap_condition_pp3_exit_iter0_state13))) then 
                    ap_enable_reg_pp3_iter0 <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
                    ap_enable_reg_pp3_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp3_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp3_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp3_stage0_subdone) and (ap_const_logic_1 = ap_condition_pp3_exit_iter0_state13))) then 
                    ap_enable_reg_pp3_iter1 <= (ap_const_logic_1 xor ap_condition_pp3_exit_iter0_state13);
                elsif ((ap_const_boolean_0 = ap_block_pp3_stage0_subdone)) then 
                    ap_enable_reg_pp3_iter1 <= ap_enable_reg_pp3_iter0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
                    ap_enable_reg_pp3_iter1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp4_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp4_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp4_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (ap_const_logic_1 = ap_condition_pp4_exit_iter0_state18))) then 
                    ap_enable_reg_pp4_iter0 <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
                    ap_enable_reg_pp4_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp4_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp4_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp4_stage0_subdone)) then
                    if ((ap_const_logic_1 = ap_condition_pp4_exit_iter0_state18)) then 
                        ap_enable_reg_pp4_iter1 <= (ap_const_logic_1 xor ap_condition_pp4_exit_iter0_state18);
                    elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                        ap_enable_reg_pp4_iter1 <= ap_enable_reg_pp4_iter0;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp4_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp4_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp4_stage0_subdone)) then 
                    ap_enable_reg_pp4_iter2 <= ap_enable_reg_pp4_iter1;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
                    ap_enable_reg_pp4_iter2 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_xFUDivAreaUp_2_fu_984_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_xFUDivAreaUp_2_fu_984_ap_start_reg <= ap_const_logic_0;
            else
                if ((((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((ap_const_logic_1 = ap_CS_fsm_state3) and (grp_xFUDivAreaUp_2_fu_984_ap_done = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_state2) and (grp_xFUDivAreaUp_2_fu_984_ap_done = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_state4) and (grp_xFUDivAreaUp_2_fu_984_ap_done = ap_const_logic_1)))) then 
                    grp_xFUDivAreaUp_2_fu_984_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_xFUDivAreaUp_2_fu_984_ap_ready = ap_const_logic_1)) then 
                    grp_xFUDivAreaUp_2_fu_984_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    index_assign_2_reg_676_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
                index_assign_2_reg_676 <= ap_const_lv17_140;
            elsif (((icmp_ln740_fu_1434_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
                index_assign_2_reg_676 <= read_index_fu_1446_p2;
            end if; 
        end if;
    end process;

    index_assign_3_reg_824_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln805_fu_1865_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
                index_assign_3_reg_824 <= add_ln910_fu_1893_p2;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
                index_assign_3_reg_824 <= write_index_0_reg_790;
            end if; 
        end if;
    end process;

    index_assign_reg_653_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
                index_assign_reg_653 <= ap_const_lv9_0;
            elsif (((icmp_ln733_fu_1411_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1))) then 
                index_assign_reg_653 <= add_ln736_fu_1423_p2;
            end if; 
        end if;
    end process;

    indvars_iv_reg_687_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
                indvars_iv_reg_687 <= ap_const_lv20_500;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
                indvars_iv_reg_687 <= add_ln748_fu_2426_p2;
            end if; 
        end if;
    end process;

    lind1_V_7_reg_779_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
                lind1_V_7_reg_779 <= ap_const_lv16_2;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
                lind1_V_7_reg_779 <= out_j_V_1_reg_2599;
            end if; 
        end if;
    end process;

    p_01010_0_reg_722_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
                p_01010_0_reg_722 <= ap_const_lv2_1;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
                p_01010_0_reg_722 <= p_01010_3_reg_2641;
            end if; 
        end if;
    end process;

    p_0821_0_reg_746_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
                p_0821_0_reg_746 <= ap_const_lv16_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
                p_0821_0_reg_746 <= lind1_V_5_reg_2578;
            end if; 
        end if;
    end process;

    p_0823_0_reg_757_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
                p_0823_0_reg_757 <= ap_const_lv16_1;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
                p_0823_0_reg_757 <= lind1_V_6_reg_2585;
            end if; 
        end if;
    end process;

    p_0831_0_reg_768_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
                p_0831_0_reg_768 <= ap_const_lv16_FFFF;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
                p_0831_0_reg_768 <= t_V_9_reg_2592;
            end if; 
        end if;
    end process;

    p_0887_0_reg_710_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
                p_0887_0_reg_710 <= ap_const_lv2_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
                p_0887_0_reg_710 <= p_0887_3_reg_2636;
            end if; 
        end if;
    end process;

    p_0893_0_reg_734_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
                p_0893_0_reg_734 <= ap_const_lv2_2;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
                p_0893_0_reg_734 <= p_0893_3_reg_2646;
            end if; 
        end if;
    end process;

    phi_mul474_reg_630_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                phi_mul474_reg_630 <= ap_const_lv42_0;
            elsif (((icmp_ln887_7_fu_1284_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
                phi_mul474_reg_630 <= add_ln709_1_fu_1303_p2;
            end if; 
        end if;
    end process;

    phi_mul_reg_608_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln887_fu_1174_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                phi_mul_reg_608 <= add_ln673_1_fu_1193_p2;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state5) and (grp_xFUDivAreaUp_2_fu_984_ap_done = ap_const_logic_1))) then 
                phi_mul_reg_608 <= ap_const_lv43_0;
            end if; 
        end if;
    end process;

    r_V_reg_813_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln805_fu_1865_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
                r_V_reg_813 <= i_V_fu_1871_p2;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
                r_V_reg_813 <= ap_const_lv11_0;
            end if; 
        end if;
    end process;

    read_flag_0_reg_802_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
                read_flag_0_reg_802 <= ap_const_lv1_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
                read_flag_0_reg_802 <= and_ln887_reg_2651;
            end if; 
        end if;
    end process;

    t_V_10_reg_699_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
                t_V_10_reg_699 <= ap_const_lv10_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
                t_V_10_reg_699 <= ret_V_6_reg_2573;
            end if; 
        end if;
    end process;

    t_V_4_reg_619_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                t_V_4_reg_619 <= ap_const_lv10_0;
            elsif (((icmp_ln887_7_fu_1284_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
                t_V_4_reg_619 <= x_V_1_fu_1290_p2;
            end if; 
        end if;
    end process;

    t_V_5_reg_641_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
                t_V_5_reg_641 <= ap_const_lv9_0;
            elsif (((icmp_ln733_reg_2494 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then 
                t_V_5_reg_641 <= x_V_2_reg_2498;
            end if; 
        end if;
    end process;

    t_V_6_reg_664_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
                t_V_6_reg_664 <= ap_const_lv13_0;
            elsif (((icmp_ln740_reg_2508 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
                t_V_6_reg_664 <= x_V_3_reg_2512;
            end if; 
        end if;
    end process;

    t_V_reg_597_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln887_fu_1174_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                t_V_reg_597 <= x_V_fu_1180_p2;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state5) and (grp_xFUDivAreaUp_2_fu_984_ap_done = ap_const_logic_1))) then 
                t_V_reg_597 <= ap_const_lv11_0;
            end if; 
        end if;
    end process;

    write_index_0_reg_790_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
                write_index_0_reg_790 <= ap_const_lv20_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
                write_index_0_reg_790 <= write_index_reg_2656;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state17)) then
                Yweight_reg_2629 <= Vweight_q0;
                and_ln879_10_reg_2704 <= and_ln879_10_fu_1859_p2;
                and_ln887_reg_2651 <= and_ln887_fu_1788_p2;
                icmp_ln879_10_reg_2669 <= icmp_ln879_10_fu_1811_p2;
                icmp_ln879_11_reg_2674 <= icmp_ln879_11_fu_1817_p2;
                icmp_ln879_12_reg_2679 <= icmp_ln879_12_fu_1823_p2;
                icmp_ln879_13_reg_2684 <= icmp_ln879_13_fu_1829_p2;
                icmp_ln879_8_reg_2661 <= icmp_ln879_8_fu_1799_p2;
                icmp_ln879_9_reg_2665 <= icmp_ln879_9_fu_1805_p2;
                p_01010_3_reg_2641 <= p_01010_3_fu_1750_p3;
                p_0887_3_reg_2636 <= p_0887_3_fu_1726_p3;
                p_0893_3_reg_2646 <= p_0893_3_fu_1774_p3;
                write_index_reg_2656 <= write_index_fu_1793_p2;
                xor_ln879_2_reg_2689 <= xor_ln879_2_fu_1835_p2;
                xor_ln879_3_reg_2694 <= xor_ln879_3_fu_1841_p2;
                xor_ln879_4_reg_2699 <= xor_ln879_4_fu_1847_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = and_ln887_reg_2651) and (icmp_ln805_fu_1865_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0))) then
                and_ln813_reg_2731 <= and_ln813_fu_1888_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0))) then
                and_ln813_reg_2731_pp4_iter1_reg <= and_ln813_reg_2731;
                icmp_ln805_reg_2709 <= icmp_ln805_fu_1865_p2;
                icmp_ln805_reg_2709_pp4_iter1_reg <= icmp_ln805_reg_2709;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then
                icmp_ln733_reg_2494 <= icmp_ln733_fu_1411_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then
                icmp_ln740_reg_2508 <= icmp_ln740_fu_1434_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln887_10_fu_1457_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state16))) then
                icmp_ln887_11_reg_2614 <= icmp_ln887_11_fu_1565_p2;
                icmp_ln887_12_reg_2624 <= icmp_ln887_12_fu_1576_p2;
                lind1_V_5_reg_2578 <= lind1_V_5_fu_1527_p3;
                lind1_V_6_reg_2585 <= lind1_V_6_fu_1535_p3;
                out_j_V_1_reg_2599 <= out_j_V_1_fu_1551_p3;
                t_V_9_reg_2592 <= t_V_9_fu_1543_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln805_reg_2709 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0))) then
                icmp_ln887_13_reg_2740 <= icmp_ln887_13_fu_1899_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (((ap_const_lv1_0 = and_ln887_reg_2651) and (icmp_ln805_reg_2709 = ap_const_lv1_0)) or ((ap_const_lv1_0 = and_ln813_reg_2731) and (icmp_ln805_reg_2709 = ap_const_lv1_0))))) then
                icmp_ln887_15_reg_2769 <= icmp_ln887_15_fu_1922_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = and_ln813_reg_2731) and (icmp_ln879_8_reg_2661 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln887_reg_2651) and (icmp_ln805_reg_2709 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0))) then
                icmp_ln887_16_reg_2876 <= icmp_ln887_16_fu_2013_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = and_ln813_reg_2731) and (icmp_ln879_9_reg_2665 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln887_reg_2651) and (icmp_ln879_8_reg_2661 = ap_const_lv1_0) and (icmp_ln805_reg_2709 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0))) then
                icmp_ln887_17_reg_2852 <= icmp_ln887_17_fu_1985_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = and_ln813_reg_2731) and (ap_const_lv1_1 = and_ln887_reg_2651) and (icmp_ln879_9_reg_2665 = ap_const_lv1_0) and (icmp_ln879_8_reg_2661 = ap_const_lv1_0) and (icmp_ln805_reg_2709 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0))) then
                icmp_ln887_18_reg_2828 <= icmp_ln887_18_fu_1957_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln805_reg_2709_pp4_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1))) then
                line0_0_V_2_fu_216 <= call_ret2_xfExtractPixels_fu_1081_ap_return_0;
                line0_1_V_2_fu_220 <= call_ret2_xfExtractPixels_fu_1081_ap_return_1;
                line0_2_V_2_fu_224 <= call_ret2_xfExtractPixels_fu_1081_ap_return_2;
                line0_3_V_2_fu_228 <= call_ret2_xfExtractPixels_fu_1081_ap_return_3;
                line1_0_V_2_fu_232 <= call_ret3_xfExtractPixels_fu_1093_ap_return_0;
                line1_1_V_2_fu_236 <= call_ret3_xfExtractPixels_fu_1093_ap_return_1;
                line1_2_V_2_fu_240 <= call_ret3_xfExtractPixels_fu_1093_ap_return_2;
                line1_3_V_2_fu_244 <= call_ret3_xfExtractPixels_fu_1093_ap_return_3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_logic_1 = ap_CS_fsm_state5) and (grp_xFUDivAreaUp_2_fu_984_ap_done = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_state4) and (grp_xFUDivAreaUp_2_fu_984_ap_done = ap_const_logic_1)))) then
                reg_1159 <= grp_xFUDivAreaUp_2_fu_984_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state16)) then
                ret_V_6_reg_2573 <= ret_V_6_fu_1463_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state3) and (grp_xFUDivAreaUp_2_fu_984_ap_done = ap_const_logic_1))) then
                tmp_s_reg_2437 <= grp_xFUDivAreaUp_2_fu_984_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state2) and (grp_xFUDivAreaUp_2_fu_984_ap_done = ap_const_logic_1))) then
                trunc_ln669_reg_2432 <= trunc_ln669_fu_1163_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1))) then
                x_V_2_reg_2498 <= x_V_2_fu_1417_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then
                x_V_3_reg_2512 <= x_V_3_fu_1440_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state7)) then
                    zext_ln1597_1_reg_2473(37 downto 0) <= zext_ln1597_1_fu_1280_p1(37 downto 0);
                    zext_ln1597_reg_2468(31 downto 0) <= zext_ln1597_fu_1276_p1(31 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln805_fu_1865_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0))) then
                    zext_ln544_11_reg_2718(10 downto 0) <= zext_ln544_11_fu_1877_p1(10 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state5) and (grp_xFUDivAreaUp_2_fu_984_ap_done = ap_const_logic_1))) then
                    zext_ln669_1_reg_2447(37 downto 0) <= zext_ln669_1_fu_1170_p1(37 downto 0);
                    zext_ln669_reg_2442(31 downto 0) <= zext_ln669_fu_1167_p1(31 downto 0);
            end if;
        end if;
    end process;
    zext_ln669_reg_2442(42 downto 32) <= "00000000000";
    zext_ln669_1_reg_2447(57 downto 38) <= "00000000000000000000";
    zext_ln1597_reg_2468(41 downto 32) <= "0000000000";
    zext_ln1597_1_reg_2473(57 downto 38) <= "00000000000000000000";
    zext_ln544_11_reg_2718(63 downto 11) <= "00000000000000000000000000000000000000000000000000000";

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_enable_reg_pp4_iter1, ap_enable_reg_pp4_iter2, ap_CS_fsm_state4, grp_xFUDivAreaUp_2_fu_984_ap_done, ap_CS_fsm_state5, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state6, icmp_ln887_fu_1174_p2, ap_CS_fsm_state8, icmp_ln887_7_fu_1284_p2, icmp_ln733_fu_1411_p2, ap_enable_reg_pp2_iter0, icmp_ln740_fu_1434_p2, ap_enable_reg_pp3_iter0, ap_CS_fsm_state16, icmp_ln887_10_fu_1457_p2, icmp_ln805_fu_1865_p2, ap_enable_reg_pp4_iter0, ap_block_pp2_stage0_subdone, ap_block_pp3_stage0_subdone, ap_block_pp4_stage0_subdone)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state2) and (grp_xFUDivAreaUp_2_fu_984_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state3) and (grp_xFUDivAreaUp_2_fu_984_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state4 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state4) and (grp_xFUDivAreaUp_2_fu_984_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state5 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state5) and (grp_xFUDivAreaUp_2_fu_984_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state6;
                else
                    ap_NS_fsm <= ap_ST_fsm_state5;
                end if;
            when ap_ST_fsm_state6 => 
                if (((icmp_ln887_fu_1174_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                    ap_NS_fsm <= ap_ST_fsm_state6;
                else
                    ap_NS_fsm <= ap_ST_fsm_state7;
                end if;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                if (((icmp_ln887_7_fu_1284_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state8))) then
                    ap_NS_fsm <= ap_ST_fsm_state8;
                else
                    ap_NS_fsm <= ap_ST_fsm_state9;
                end if;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_pp2_stage0;
            when ap_ST_fsm_pp2_stage0 => 
                if (not(((icmp_ln733_fu_1411_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp2_stage0_subdone) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1)))) then
                    ap_NS_fsm <= ap_ST_fsm_pp2_stage0;
                elsif (((icmp_ln733_fu_1411_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp2_stage0_subdone) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state12;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp2_stage0;
                end if;
            when ap_ST_fsm_state12 => 
                ap_NS_fsm <= ap_ST_fsm_pp3_stage0;
            when ap_ST_fsm_pp3_stage0 => 
                if (not(((icmp_ln740_fu_1434_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp3_stage0_subdone) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)))) then
                    ap_NS_fsm <= ap_ST_fsm_pp3_stage0;
                elsif (((icmp_ln740_fu_1434_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp3_stage0_subdone) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state15;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp3_stage0;
                end if;
            when ap_ST_fsm_state15 => 
                ap_NS_fsm <= ap_ST_fsm_state16;
            when ap_ST_fsm_state16 => 
                if (((icmp_ln887_10_fu_1457_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state16))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state17;
                end if;
            when ap_ST_fsm_state17 => 
                ap_NS_fsm <= ap_ST_fsm_pp4_stage0;
            when ap_ST_fsm_pp4_stage0 => 
                if ((not(((icmp_ln805_fu_1865_p2 = ap_const_lv1_1) and (ap_enable_reg_pp4_iter1 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp4_stage0_subdone) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) and not(((ap_enable_reg_pp4_iter1 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp4_stage0_subdone) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1))))) then
                    ap_NS_fsm <= ap_ST_fsm_pp4_stage0;
                elsif ((((icmp_ln805_fu_1865_p2 = ap_const_lv1_1) and (ap_enable_reg_pp4_iter1 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp4_stage0_subdone) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_enable_reg_pp4_iter1 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp4_stage0_subdone) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1)))) then
                    ap_NS_fsm <= ap_ST_fsm_state21;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp4_stage0;
                end if;
            when ap_ST_fsm_state21 => 
                ap_NS_fsm <= ap_ST_fsm_state16;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXX";
        end case;
    end process;
    D0_0_V_3_fu_2034_p3 <= 
        lbuf_in0_V_q0 when (and_ln879_4_fu_2029_p2(0) = '1') else 
        lbuf_in2_V_q0;
    D0_0_V_4_fu_2047_p3 <= 
        lbuf_in0_V_q0 when (and_ln879_5_fu_2042_p2(0) = '1') else 
        D0_0_V_3_fu_2034_p3;
    D0_0_V_5_fu_2069_p3 <= 
        lbuf_in1_V_q0 when (and_ln879_8_fu_2064_p2(0) = '1') else 
        D0_0_V_4_fu_2047_p3;
    D0_0_V_6_fu_2082_p3 <= 
        lbuf_in1_V_q0 when (and_ln879_9_fu_2077_p2(0) = '1') else 
        D0_0_V_5_fu_2069_p3;
    D0_0_V_7_fu_2095_p3 <= 
        lbuf_in2_V_q0 when (and_ln879_11_fu_2090_p2(0) = '1') else 
        D0_0_V_6_fu_2082_p3;
    D0_0_V_8_fu_2103_p3 <= 
        D0_0_V_7_fu_2095_p3 when (icmp_ln887_13_reg_2740(0) = '1') else 
        ap_const_lv24_0;
    D1_0_V_1_fu_2149_p3 <= 
        select_ln879_3_fu_2141_p3 when (icmp_ln887_13_reg_2740(0) = '1') else 
        ap_const_lv24_0;
    D1_0_V_2_fu_1114_p3 <= 
        lbuf_in0_V_q0 when (icmp_ln887_13_reg_2740(0) = '1') else 
        ap_const_lv24_0;
    D1_0_V_3_fu_1123_p3 <= 
        lbuf_in1_V_q0 when (icmp_ln887_13_reg_2740(0) = '1') else 
        ap_const_lv24_0;
    D1_0_V_fu_1150_p3 <= 
        lbuf_in2_V_q0 when (icmp_ln887_13_reg_2740(0) = '1') else 
        ap_const_lv24_0;

    Hoffset_V_address0_assign_proc : process(ap_CS_fsm_pp4_stage0, ap_block_pp4_stage0, ap_CS_fsm_state6, ap_enable_reg_pp4_iter0, zext_ln544_11_fu_1877_p1, zext_ln544_fu_1186_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp4_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            Hoffset_V_address0 <= zext_ln544_11_fu_1877_p1(11 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            Hoffset_V_address0 <= zext_ln544_fu_1186_p1(11 - 1 downto 0);
        else 
            Hoffset_V_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    Hoffset_V_ce0_assign_proc : process(ap_CS_fsm_pp4_stage0, ap_CS_fsm_state6, ap_block_pp4_stage0_11001, ap_enable_reg_pp4_iter0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state6) or ((ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)))) then 
            Hoffset_V_ce0 <= ap_const_logic_1;
        else 
            Hoffset_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    Hoffset_V_d0 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_10_fu_1204_p4),13));

    Hoffset_V_we0_assign_proc : process(ap_CS_fsm_state6, icmp_ln887_fu_1174_p2)
    begin
        if (((icmp_ln887_fu_1174_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            Hoffset_V_we0 <= ap_const_logic_1;
        else 
            Hoffset_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    Hweight_addr_gep_fu_273_p3 <= zext_ln544_fu_1186_p1(11 - 1 downto 0);

    Hweight_address0_assign_proc : process(ap_CS_fsm_pp4_stage0, ap_enable_reg_pp4_iter1, ap_block_pp4_stage0, ap_CS_fsm_state6, icmp_ln887_fu_1174_p2, zext_ln544_11_reg_2718, zext_ln544_fu_1186_p1, tmp_12_fu_1260_p3, Hweight_addr_gep_fu_273_p3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp4_stage0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0))) then 
            Hweight_address0 <= zext_ln544_11_reg_2718(11 - 1 downto 0);
        elsif (((tmp_12_fu_1260_p3 = ap_const_lv1_1) and (icmp_ln887_fu_1174_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            Hweight_address0 <= Hweight_addr_gep_fu_273_p3;
        elsif (((icmp_ln887_fu_1174_p2 = ap_const_lv1_1) and (tmp_12_fu_1260_p3 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            Hweight_address0 <= zext_ln544_fu_1186_p1(11 - 1 downto 0);
        else 
            Hweight_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    Hweight_ce0_assign_proc : process(ap_CS_fsm_pp4_stage0, ap_enable_reg_pp4_iter1, ap_CS_fsm_state6, icmp_ln887_fu_1174_p2, ap_block_pp4_stage0_11001, tmp_12_fu_1260_p3)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)) or ((tmp_12_fu_1260_p3 = ap_const_lv1_1) and (icmp_ln887_fu_1174_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((icmp_ln887_fu_1174_p2 = ap_const_lv1_1) and (tmp_12_fu_1260_p3 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)))) then 
            Hweight_ce0 <= ap_const_logic_1;
        else 
            Hweight_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    Hweight_d0_assign_proc : process(ap_CS_fsm_state6, icmp_ln887_fu_1174_p2, tmp_12_fu_1260_p3, trunc_ln678_fu_1268_p1)
    begin
        if (((icmp_ln887_fu_1174_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
            if ((tmp_12_fu_1260_p3 = ap_const_lv1_1)) then 
                Hweight_d0 <= ap_const_lv32_0;
            elsif ((tmp_12_fu_1260_p3 = ap_const_lv1_0)) then 
                Hweight_d0 <= trunc_ln678_fu_1268_p1;
            else 
                Hweight_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            Hweight_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    Hweight_we0_assign_proc : process(ap_CS_fsm_state6, icmp_ln887_fu_1174_p2, tmp_12_fu_1260_p3)
    begin
        if ((((tmp_12_fu_1260_p3 = ap_const_lv1_1) and (icmp_ln887_fu_1174_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((icmp_ln887_fu_1174_p2 = ap_const_lv1_1) and (tmp_12_fu_1260_p3 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)))) then 
            Hweight_we0 <= ap_const_logic_1;
        else 
            Hweight_we0 <= ap_const_logic_0;
        end if; 
    end process;

    Pixels_0_1_CoreProcessUpArea_2_fu_1035_A0 <= call_ret2_xfExtractPixels_fu_1081_ap_return_0(15 downto 8);
    Pixels_0_1_CoreProcessUpArea_2_fu_1035_A1 <= call_ret3_xfExtractPixels_fu_1093_ap_return_0(15 downto 8);
    Pixels_0_1_CoreProcessUpArea_2_fu_1035_B0 <= call_ret2_xfExtractPixels_fu_1081_ap_return_1(15 downto 8);
    Pixels_0_1_CoreProcessUpArea_2_fu_1035_B1 <= call_ret3_xfExtractPixels_fu_1093_ap_return_1(15 downto 8);
    Pixels_0_2_CoreProcessUpArea_2_fu_1046_A0 <= call_ret2_xfExtractPixels_fu_1081_ap_return_0(23 downto 16);
    Pixels_0_2_CoreProcessUpArea_2_fu_1046_A1 <= call_ret3_xfExtractPixels_fu_1093_ap_return_0(23 downto 16);
    Pixels_0_2_CoreProcessUpArea_2_fu_1046_B0 <= call_ret2_xfExtractPixels_fu_1081_ap_return_1(23 downto 16);
    Pixels_0_2_CoreProcessUpArea_2_fu_1046_B1 <= call_ret3_xfExtractPixels_fu_1093_ap_return_1(23 downto 16);
    Pixels_CoreProcessUpArea_2_fu_1024_A0 <= call_ret2_xfExtractPixels_fu_1081_ap_return_0(8 - 1 downto 0);
    Pixels_CoreProcessUpArea_2_fu_1024_A1 <= call_ret3_xfExtractPixels_fu_1093_ap_return_0(8 - 1 downto 0);
    Pixels_CoreProcessUpArea_2_fu_1024_B0 <= call_ret2_xfExtractPixels_fu_1081_ap_return_1(8 - 1 downto 0);
    Pixels_CoreProcessUpArea_2_fu_1024_B1 <= call_ret3_xfExtractPixels_fu_1093_ap_return_1(8 - 1 downto 0);

    Voffset_V_address0_assign_proc : process(ap_CS_fsm_state8, ap_CS_fsm_state16, zext_ln544_5_fu_1296_p1, zext_ln544_9_fu_1559_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            Voffset_V_address0 <= zext_ln544_9_fu_1559_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            Voffset_V_address0 <= zext_ln544_5_fu_1296_p1(10 - 1 downto 0);
        else 
            Voffset_V_address0 <= "XXXXXXXXXX";
        end if; 
    end process;

    Voffset_V_address1 <= zext_ln544_10_fu_1571_p1(10 - 1 downto 0);

    Voffset_V_ce0_assign_proc : process(ap_CS_fsm_state8, ap_CS_fsm_state16)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            Voffset_V_ce0 <= ap_const_logic_1;
        else 
            Voffset_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    Voffset_V_ce1_assign_proc : process(ap_CS_fsm_state16)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            Voffset_V_ce1 <= ap_const_logic_1;
        else 
            Voffset_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    Voffset_V_d0 <= 
        ap_const_lv13_B3 when (icmp_ln887_9_fu_1396_p2(0) = '1') else 
        offset_temp_V_fu_1324_p1;

    Voffset_V_we0_assign_proc : process(ap_CS_fsm_state8, icmp_ln887_7_fu_1284_p2)
    begin
        if (((icmp_ln887_7_fu_1284_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            Voffset_V_we0 <= ap_const_logic_1;
        else 
            Voffset_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    Vweight_addr_gep_fu_305_p3 <= zext_ln544_5_fu_1296_p1(10 - 1 downto 0);

    Vweight_address0_assign_proc : process(ap_CS_fsm_state8, icmp_ln887_7_fu_1284_p2, ap_CS_fsm_state16, zext_ln544_5_fu_1296_p1, tmp_15_fu_1369_p3, Vweight_addr_gep_fu_305_p3, zext_ln544_9_fu_1559_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            Vweight_address0 <= zext_ln544_9_fu_1559_p1(10 - 1 downto 0);
        elsif (((tmp_15_fu_1369_p3 = ap_const_lv1_1) and (icmp_ln887_7_fu_1284_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            Vweight_address0 <= Vweight_addr_gep_fu_305_p3;
        elsif (((icmp_ln887_7_fu_1284_p2 = ap_const_lv1_1) and (tmp_15_fu_1369_p3 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            Vweight_address0 <= zext_ln544_5_fu_1296_p1(10 - 1 downto 0);
        else 
            Vweight_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    Vweight_ce0_assign_proc : process(ap_CS_fsm_state8, icmp_ln887_7_fu_1284_p2, ap_CS_fsm_state16, tmp_15_fu_1369_p3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state16) or ((tmp_15_fu_1369_p3 = ap_const_lv1_1) and (icmp_ln887_7_fu_1284_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state8)) or ((icmp_ln887_7_fu_1284_p2 = ap_const_lv1_1) and (tmp_15_fu_1369_p3 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state8)))) then 
            Vweight_ce0 <= ap_const_logic_1;
        else 
            Vweight_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    Vweight_d0_assign_proc : process(ap_CS_fsm_state8, icmp_ln887_7_fu_1284_p2, tmp_15_fu_1369_p3, select_ln714_fu_1387_p3)
    begin
        if (((icmp_ln887_7_fu_1284_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state8))) then
            if ((tmp_15_fu_1369_p3 = ap_const_lv1_1)) then 
                Vweight_d0 <= ap_const_lv32_0;
            elsif ((tmp_15_fu_1369_p3 = ap_const_lv1_0)) then 
                Vweight_d0 <= select_ln714_fu_1387_p3;
            else 
                Vweight_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            Vweight_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    Vweight_we0_assign_proc : process(ap_CS_fsm_state8, icmp_ln887_7_fu_1284_p2, tmp_15_fu_1369_p3)
    begin
        if ((((tmp_15_fu_1369_p3 = ap_const_lv1_1) and (icmp_ln887_7_fu_1284_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state8)) or ((icmp_ln887_7_fu_1284_p2 = ap_const_lv1_1) and (tmp_15_fu_1369_p3 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state8)))) then 
            Vweight_we0 <= ap_const_logic_1;
        else 
            Vweight_we0 <= ap_const_logic_0;
        end if; 
    end process;

    Xtemp_fu_1254_p2 <= std_logic_vector(unsigned(zext_ln215_fu_1227_p1) - unsigned(zext_ln1472_fu_1250_p1));
    Ytemp_fu_1363_p2 <= std_logic_vector(unsigned(zext_ln215_9_fu_1336_p1) - unsigned(zext_ln1472_1_fu_1359_p1));
    add_ln1353_3_fu_1979_p2 <= std_logic_vector(unsigned(rhs_V_2_fu_1969_p1) + unsigned(ap_const_lv14_1));
    add_ln1353_4_fu_1951_p2 <= std_logic_vector(unsigned(rhs_V_3_fu_1941_p1) + unsigned(ap_const_lv14_1));
    add_ln1353_5_fu_1916_p2 <= std_logic_vector(unsigned(rhs_V_4_fu_1905_p1) + unsigned(ap_const_lv14_1));
    add_ln1353_fu_2007_p2 <= std_logic_vector(unsigned(rhs_V_fu_1997_p1) + unsigned(ap_const_lv14_1));
    add_ln673_1_fu_1193_p2 <= std_logic_vector(unsigned(phi_mul_reg_608) + unsigned(zext_ln669_reg_2442));
    add_ln673_fu_1198_p2 <= std_logic_vector(unsigned(phi_mul_reg_608) + unsigned(ap_const_lv43_68DB8));
    add_ln709_1_fu_1303_p2 <= std_logic_vector(unsigned(phi_mul474_reg_630) + unsigned(zext_ln1597_reg_2468));
    add_ln709_fu_1308_p2 <= std_logic_vector(unsigned(phi_mul474_reg_630) + unsigned(ap_const_lv42_68DB8));
    add_ln736_fu_1423_p2 <= std_logic_vector(unsigned(index_assign_reg_653) + unsigned(ap_const_lv9_1));
    add_ln748_fu_2426_p2 <= std_logic_vector(unsigned(indvars_iv_reg_687) + unsigned(ap_const_lv20_500));
    add_ln910_fu_1893_p2 <= std_logic_vector(unsigned(ap_const_lv20_1) + unsigned(index_assign_3_reg_824));
    and_ln813_fu_1888_p2 <= (icmp_ln887_14_fu_1882_p2 and icmp_ln887_12_reg_2624);
    and_ln879_10_fu_1859_p2 <= (xor_ln879_5_fu_1853_p2 and icmp_ln879_13_fu_1829_p2);
    and_ln879_11_fu_2090_p2 <= (and_ln879_6_fu_2055_p2 and and_ln879_10_reg_2704);
    and_ln879_1_fu_1660_p2 <= (icmp_ln879_5_fu_1615_p2 and icmp_ln879_4_fu_1610_p2);
    and_ln879_2_fu_1692_p2 <= (icmp_ln879_3_fu_1605_p2 and icmp_ln879_2_fu_1586_p2);
    and_ln879_3_fu_2025_p2 <= (icmp_ln887_13_reg_2740 and icmp_ln879_10_reg_2669);
    and_ln879_4_fu_2029_p2 <= (icmp_ln879_11_reg_2674 and and_ln879_3_fu_2025_p2);
    and_ln879_5_fu_2042_p2 <= (xor_ln879_2_reg_2689 and and_ln879_3_fu_2025_p2);
    and_ln879_6_fu_2055_p2 <= (xor_ln879_3_reg_2694 and icmp_ln887_13_reg_2740);
    and_ln879_7_fu_2059_p2 <= (icmp_ln879_12_reg_2679 and and_ln879_6_fu_2055_p2);
    and_ln879_8_fu_2064_p2 <= (icmp_ln879_13_reg_2684 and and_ln879_7_fu_2059_p2);
    and_ln879_9_fu_2077_p2 <= (xor_ln879_4_reg_2699 and and_ln879_7_fu_2059_p2);
    and_ln879_fu_1654_p2 <= (icmp_ln879_3_fu_1605_p2 and icmp_ln879_2_fu_1586_p2);
    and_ln887_fu_1788_p2 <= (icmp_ln887_11_reg_2614 and icmp_ln791_fu_1782_p2);
    ap_CS_fsm_pp2_stage0 <= ap_CS_fsm(9);
    ap_CS_fsm_pp3_stage0 <= ap_CS_fsm(11);
    ap_CS_fsm_pp4_stage0 <= ap_CS_fsm(15);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state12 <= ap_CS_fsm(10);
    ap_CS_fsm_state15 <= ap_CS_fsm(12);
    ap_CS_fsm_state16 <= ap_CS_fsm(13);
    ap_CS_fsm_state17 <= ap_CS_fsm(14);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state21 <= ap_CS_fsm(16);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);
        ap_block_pp2_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp2_stage0_11001_assign_proc : process(stream_in_data_V_empty_n, ap_enable_reg_pp2_iter1, icmp_ln733_reg_2494)
    begin
                ap_block_pp2_stage0_11001 <= ((icmp_ln733_reg_2494 = ap_const_lv1_0) and (stream_in_data_V_empty_n = ap_const_logic_0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1));
    end process;


    ap_block_pp2_stage0_subdone_assign_proc : process(stream_in_data_V_empty_n, ap_enable_reg_pp2_iter1, icmp_ln733_reg_2494)
    begin
                ap_block_pp2_stage0_subdone <= ((icmp_ln733_reg_2494 = ap_const_lv1_0) and (stream_in_data_V_empty_n = ap_const_logic_0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1));
    end process;

        ap_block_pp3_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp3_stage0_11001_assign_proc : process(stream_in_data_V_empty_n, ap_enable_reg_pp3_iter1, icmp_ln740_reg_2508)
    begin
                ap_block_pp3_stage0_11001 <= ((icmp_ln740_reg_2508 = ap_const_lv1_0) and (stream_in_data_V_empty_n = ap_const_logic_0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1));
    end process;


    ap_block_pp3_stage0_subdone_assign_proc : process(stream_in_data_V_empty_n, ap_enable_reg_pp3_iter1, icmp_ln740_reg_2508)
    begin
                ap_block_pp3_stage0_subdone <= ((icmp_ln740_reg_2508 = ap_const_lv1_0) and (stream_in_data_V_empty_n = ap_const_logic_0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1));
    end process;

        ap_block_pp4_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp4_stage0_01001_assign_proc : process(stream_in_data_V_empty_n, resize_out_data_V_full_n, ap_enable_reg_pp4_iter1, ap_enable_reg_pp4_iter2, icmp_ln805_reg_2709_pp4_iter1_reg, ap_predicate_op305_read_state19)
    begin
                ap_block_pp4_stage0_01001 <= (((stream_in_data_V_empty_n = ap_const_logic_0) and (ap_predicate_op305_read_state19 = ap_const_boolean_1) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1)) or ((icmp_ln805_reg_2709_pp4_iter1_reg = ap_const_lv1_0) and (resize_out_data_V_full_n = ap_const_logic_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1)));
    end process;


    ap_block_pp4_stage0_11001_assign_proc : process(stream_in_data_V_empty_n, resize_out_data_V_full_n, ap_enable_reg_pp4_iter1, ap_enable_reg_pp4_iter2, icmp_ln805_reg_2709_pp4_iter1_reg, ap_predicate_op305_read_state19)
    begin
                ap_block_pp4_stage0_11001 <= (((stream_in_data_V_empty_n = ap_const_logic_0) and (ap_predicate_op305_read_state19 = ap_const_boolean_1) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1)) or ((icmp_ln805_reg_2709_pp4_iter1_reg = ap_const_lv1_0) and (resize_out_data_V_full_n = ap_const_logic_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1)));
    end process;


    ap_block_pp4_stage0_subdone_assign_proc : process(stream_in_data_V_empty_n, resize_out_data_V_full_n, ap_enable_reg_pp4_iter1, ap_enable_reg_pp4_iter2, icmp_ln805_reg_2709_pp4_iter1_reg, ap_predicate_op305_read_state19)
    begin
                ap_block_pp4_stage0_subdone <= (((stream_in_data_V_empty_n = ap_const_logic_0) and (ap_predicate_op305_read_state19 = ap_const_boolean_1) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1)) or ((icmp_ln805_reg_2709_pp4_iter1_reg = ap_const_lv1_0) and (resize_out_data_V_full_n = ap_const_logic_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1)));
    end process;

        ap_block_state10_pp2_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state11_pp2_stage0_iter1_assign_proc : process(stream_in_data_V_empty_n, icmp_ln733_reg_2494)
    begin
                ap_block_state11_pp2_stage0_iter1 <= ((icmp_ln733_reg_2494 = ap_const_lv1_0) and (stream_in_data_V_empty_n = ap_const_logic_0));
    end process;

        ap_block_state13_pp3_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state14_pp3_stage0_iter1_assign_proc : process(stream_in_data_V_empty_n, icmp_ln740_reg_2508)
    begin
                ap_block_state14_pp3_stage0_iter1 <= ((icmp_ln740_reg_2508 = ap_const_lv1_0) and (stream_in_data_V_empty_n = ap_const_logic_0));
    end process;

        ap_block_state18_pp4_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state19_pp4_stage0_iter1_assign_proc : process(stream_in_data_V_empty_n, ap_predicate_op305_read_state19)
    begin
                ap_block_state19_pp4_stage0_iter1 <= ((stream_in_data_V_empty_n = ap_const_logic_0) and (ap_predicate_op305_read_state19 = ap_const_boolean_1));
    end process;


    ap_block_state20_pp4_stage0_iter2_assign_proc : process(resize_out_data_V_full_n, icmp_ln805_reg_2709_pp4_iter1_reg)
    begin
                ap_block_state20_pp4_stage0_iter2 <= ((icmp_ln805_reg_2709_pp4_iter1_reg = ap_const_lv1_0) and (resize_out_data_V_full_n = ap_const_logic_0));
    end process;


    ap_condition_348_assign_proc : process(and_ln887_reg_2651, and_ln813_reg_2731, icmp_ln805_reg_2709)
    begin
                ap_condition_348 <= (((ap_const_lv1_0 = and_ln887_reg_2651) and (icmp_ln805_reg_2709 = ap_const_lv1_0)) or ((ap_const_lv1_0 = and_ln813_reg_2731) and (icmp_ln805_reg_2709 = ap_const_lv1_0)));
    end process;


    ap_condition_367_assign_proc : process(and_ln887_reg_2651, and_ln813_reg_2731, icmp_ln805_reg_2709, icmp_ln879_10_reg_2669, icmp_ln879_12_reg_2679, icmp_ln887_15_fu_1922_p2)
    begin
                ap_condition_367 <= (((icmp_ln887_15_fu_1922_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln887_reg_2651) and (icmp_ln879_12_reg_2679 = ap_const_lv1_0) and (icmp_ln879_10_reg_2669 = ap_const_lv1_0) and (icmp_ln805_reg_2709 = ap_const_lv1_0)) or ((icmp_ln887_15_fu_1922_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln813_reg_2731) and (icmp_ln879_12_reg_2679 = ap_const_lv1_0) and (icmp_ln879_10_reg_2669 = ap_const_lv1_0) and (icmp_ln805_reg_2709 = ap_const_lv1_0)));
    end process;


    ap_condition_374_assign_proc : process(and_ln887_reg_2651, and_ln813_reg_2731, icmp_ln805_reg_2709, icmp_ln879_10_reg_2669, icmp_ln879_12_reg_2679, icmp_ln879_13_reg_2684, icmp_ln887_15_fu_1922_p2)
    begin
                ap_condition_374 <= (((icmp_ln887_15_fu_1922_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln887_reg_2651) and (icmp_ln879_13_reg_2684 = ap_const_lv1_0) and (icmp_ln879_12_reg_2679 = ap_const_lv1_0) and (icmp_ln879_10_reg_2669 = ap_const_lv1_0) and (icmp_ln805_reg_2709 = ap_const_lv1_0)) or ((icmp_ln887_15_fu_1922_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln813_reg_2731) and (icmp_ln879_13_reg_2684 = ap_const_lv1_0) and (icmp_ln879_12_reg_2679 = ap_const_lv1_0) and (icmp_ln879_10_reg_2669 = ap_const_lv1_0) and (icmp_ln805_reg_2709 = ap_const_lv1_0)));
    end process;


    ap_condition_381_assign_proc : process(and_ln887_reg_2651, and_ln813_reg_2731, icmp_ln805_reg_2709, icmp_ln879_10_reg_2669, icmp_ln879_12_reg_2679, icmp_ln879_13_reg_2684, icmp_ln887_15_fu_1922_p2)
    begin
                ap_condition_381 <= (((icmp_ln887_15_fu_1922_p2 = ap_const_lv1_1) and (icmp_ln879_13_reg_2684 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln887_reg_2651) and (icmp_ln879_12_reg_2679 = ap_const_lv1_0) and (icmp_ln879_10_reg_2669 = ap_const_lv1_0) and (icmp_ln805_reg_2709 = ap_const_lv1_0)) or ((icmp_ln887_15_fu_1922_p2 = ap_const_lv1_1) and (icmp_ln879_13_reg_2684 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln813_reg_2731) and (icmp_ln879_12_reg_2679 = ap_const_lv1_0) and (icmp_ln879_10_reg_2669 = ap_const_lv1_0) and (icmp_ln805_reg_2709 = ap_const_lv1_0)));
    end process;


    ap_condition_388_assign_proc : process(and_ln887_reg_2651, and_ln813_reg_2731, icmp_ln805_reg_2709, icmp_ln879_10_reg_2669, icmp_ln879_12_reg_2679, icmp_ln887_15_fu_1922_p2)
    begin
                ap_condition_388 <= (((icmp_ln887_15_fu_1922_p2 = ap_const_lv1_1) and (icmp_ln879_12_reg_2679 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln887_reg_2651) and (icmp_ln879_10_reg_2669 = ap_const_lv1_0) and (icmp_ln805_reg_2709 = ap_const_lv1_0)) or ((icmp_ln887_15_fu_1922_p2 = ap_const_lv1_1) and (icmp_ln879_12_reg_2679 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln813_reg_2731) and (icmp_ln879_10_reg_2669 = ap_const_lv1_0) and (icmp_ln805_reg_2709 = ap_const_lv1_0)));
    end process;


    ap_condition_394_assign_proc : process(and_ln887_reg_2651, and_ln813_reg_2731, icmp_ln805_reg_2709, icmp_ln879_10_reg_2669, icmp_ln879_12_reg_2679, icmp_ln879_13_reg_2684, icmp_ln887_15_fu_1922_p2)
    begin
                ap_condition_394 <= (((icmp_ln887_15_fu_1922_p2 = ap_const_lv1_1) and (icmp_ln879_12_reg_2679 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln887_reg_2651) and (icmp_ln879_13_reg_2684 = ap_const_lv1_0) and (icmp_ln879_10_reg_2669 = ap_const_lv1_0) and (icmp_ln805_reg_2709 = ap_const_lv1_0)) or ((icmp_ln887_15_fu_1922_p2 = ap_const_lv1_1) and (icmp_ln879_12_reg_2679 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln813_reg_2731) and (icmp_ln879_13_reg_2684 = ap_const_lv1_0) and (icmp_ln879_10_reg_2669 = ap_const_lv1_0) and (icmp_ln805_reg_2709 = ap_const_lv1_0)));
    end process;


    ap_condition_400_assign_proc : process(and_ln887_reg_2651, and_ln813_reg_2731, icmp_ln805_reg_2709, icmp_ln879_10_reg_2669, icmp_ln879_12_reg_2679, icmp_ln879_13_reg_2684, icmp_ln887_15_fu_1922_p2)
    begin
                ap_condition_400 <= (((icmp_ln887_15_fu_1922_p2 = ap_const_lv1_1) and (icmp_ln879_13_reg_2684 = ap_const_lv1_1) and (icmp_ln879_12_reg_2679 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln887_reg_2651) and (icmp_ln879_10_reg_2669 = ap_const_lv1_0) and (icmp_ln805_reg_2709 = ap_const_lv1_0)) or ((icmp_ln887_15_fu_1922_p2 = ap_const_lv1_1) and (icmp_ln879_13_reg_2684 = ap_const_lv1_1) and (icmp_ln879_12_reg_2679 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln813_reg_2731) and (icmp_ln879_10_reg_2669 = ap_const_lv1_0) and (icmp_ln805_reg_2709 = ap_const_lv1_0)));
    end process;


    ap_condition_407_assign_proc : process(and_ln887_reg_2651, and_ln813_reg_2731, icmp_ln805_reg_2709, icmp_ln879_10_reg_2669, icmp_ln887_15_fu_1922_p2)
    begin
                ap_condition_407 <= (((icmp_ln887_15_fu_1922_p2 = ap_const_lv1_1) and (icmp_ln879_10_reg_2669 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln887_reg_2651) and (icmp_ln805_reg_2709 = ap_const_lv1_0)) or ((icmp_ln887_15_fu_1922_p2 = ap_const_lv1_1) and (icmp_ln879_10_reg_2669 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln813_reg_2731) and (icmp_ln805_reg_2709 = ap_const_lv1_0)));
    end process;


    ap_condition_414_assign_proc : process(and_ln887_reg_2651, and_ln813_reg_2731, icmp_ln805_reg_2709, icmp_ln879_10_reg_2669, icmp_ln879_11_reg_2674, icmp_ln887_15_fu_1922_p2)
    begin
                ap_condition_414 <= (((icmp_ln887_15_fu_1922_p2 = ap_const_lv1_1) and (icmp_ln879_10_reg_2669 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln887_reg_2651) and (icmp_ln879_11_reg_2674 = ap_const_lv1_0) and (icmp_ln805_reg_2709 = ap_const_lv1_0)) or ((icmp_ln887_15_fu_1922_p2 = ap_const_lv1_1) and (icmp_ln879_10_reg_2669 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln813_reg_2731) and (icmp_ln879_11_reg_2674 = ap_const_lv1_0) and (icmp_ln805_reg_2709 = ap_const_lv1_0)));
    end process;


    ap_condition_421_assign_proc : process(and_ln887_reg_2651, and_ln813_reg_2731, icmp_ln805_reg_2709, icmp_ln879_10_reg_2669, icmp_ln879_11_reg_2674, icmp_ln887_15_fu_1922_p2)
    begin
                ap_condition_421 <= (((icmp_ln887_15_fu_1922_p2 = ap_const_lv1_1) and (icmp_ln879_11_reg_2674 = ap_const_lv1_1) and (icmp_ln879_10_reg_2669 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln887_reg_2651) and (icmp_ln805_reg_2709 = ap_const_lv1_0)) or ((icmp_ln887_15_fu_1922_p2 = ap_const_lv1_1) and (icmp_ln879_11_reg_2674 = ap_const_lv1_1) and (icmp_ln879_10_reg_2669 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln813_reg_2731) and (icmp_ln805_reg_2709 = ap_const_lv1_0)));
    end process;


    ap_condition_430_assign_proc : process(and_ln887_reg_2651, and_ln813_reg_2731, icmp_ln805_reg_2709, icmp_ln879_8_reg_2661, icmp_ln879_9_reg_2665)
    begin
                ap_condition_430 <= ((ap_const_lv1_1 = and_ln813_reg_2731) and (ap_const_lv1_1 = and_ln887_reg_2651) and (icmp_ln879_9_reg_2665 = ap_const_lv1_0) and (icmp_ln879_8_reg_2661 = ap_const_lv1_0) and (icmp_ln805_reg_2709 = ap_const_lv1_0));
    end process;


    ap_condition_439_assign_proc : process(and_ln887_reg_2651, and_ln813_reg_2731, icmp_ln805_reg_2709, icmp_ln879_8_reg_2661, icmp_ln879_9_reg_2665, icmp_ln887_18_fu_1957_p2)
    begin
                ap_condition_439 <= ((ap_const_lv1_1 = and_ln813_reg_2731) and (icmp_ln887_18_fu_1957_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln887_reg_2651) and (icmp_ln879_9_reg_2665 = ap_const_lv1_0) and (icmp_ln879_8_reg_2661 = ap_const_lv1_0) and (icmp_ln805_reg_2709 = ap_const_lv1_0));
    end process;


    ap_condition_446_assign_proc : process(and_ln887_reg_2651, and_ln813_reg_2731, icmp_ln805_reg_2709, icmp_ln879_8_reg_2661, icmp_ln879_9_reg_2665)
    begin
                ap_condition_446 <= ((ap_const_lv1_1 = and_ln813_reg_2731) and (icmp_ln879_9_reg_2665 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln887_reg_2651) and (icmp_ln879_8_reg_2661 = ap_const_lv1_0) and (icmp_ln805_reg_2709 = ap_const_lv1_0));
    end process;


    ap_condition_455_assign_proc : process(and_ln887_reg_2651, and_ln813_reg_2731, icmp_ln805_reg_2709, icmp_ln879_8_reg_2661, icmp_ln879_9_reg_2665, icmp_ln887_17_fu_1985_p2)
    begin
                ap_condition_455 <= ((ap_const_lv1_1 = and_ln813_reg_2731) and (icmp_ln887_17_fu_1985_p2 = ap_const_lv1_1) and (icmp_ln879_9_reg_2665 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln887_reg_2651) and (icmp_ln879_8_reg_2661 = ap_const_lv1_0) and (icmp_ln805_reg_2709 = ap_const_lv1_0));
    end process;


    ap_condition_462_assign_proc : process(and_ln887_reg_2651, and_ln813_reg_2731, icmp_ln805_reg_2709, icmp_ln879_8_reg_2661)
    begin
                ap_condition_462 <= ((ap_const_lv1_1 = and_ln813_reg_2731) and (icmp_ln879_8_reg_2661 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln887_reg_2651) and (icmp_ln805_reg_2709 = ap_const_lv1_0));
    end process;


    ap_condition_471_assign_proc : process(and_ln887_reg_2651, and_ln813_reg_2731, icmp_ln805_reg_2709, icmp_ln879_8_reg_2661, icmp_ln887_16_fu_2013_p2)
    begin
                ap_condition_471 <= ((ap_const_lv1_1 = and_ln813_reg_2731) and (icmp_ln887_16_fu_2013_p2 = ap_const_lv1_1) and (icmp_ln879_8_reg_2661 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln887_reg_2651) and (icmp_ln805_reg_2709 = ap_const_lv1_0));
    end process;


    ap_condition_90_assign_proc : process(ap_CS_fsm_pp4_stage0, ap_enable_reg_pp4_iter1, ap_block_pp4_stage0)
    begin
                ap_condition_90 <= ((ap_const_boolean_0 = ap_block_pp4_stage0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0));
    end process;


    ap_condition_pp2_exit_iter0_state10_assign_proc : process(icmp_ln733_fu_1411_p2)
    begin
        if ((icmp_ln733_fu_1411_p2 = ap_const_lv1_1)) then 
            ap_condition_pp2_exit_iter0_state10 <= ap_const_logic_1;
        else 
            ap_condition_pp2_exit_iter0_state10 <= ap_const_logic_0;
        end if; 
    end process;


    ap_condition_pp3_exit_iter0_state13_assign_proc : process(icmp_ln740_fu_1434_p2)
    begin
        if ((icmp_ln740_fu_1434_p2 = ap_const_lv1_1)) then 
            ap_condition_pp3_exit_iter0_state13 <= ap_const_logic_1;
        else 
            ap_condition_pp3_exit_iter0_state13 <= ap_const_logic_0;
        end if; 
    end process;


    ap_condition_pp4_exit_iter0_state18_assign_proc : process(icmp_ln805_fu_1865_p2)
    begin
        if ((icmp_ln805_fu_1865_p2 = ap_const_lv1_1)) then 
            ap_condition_pp4_exit_iter0_state18 <= ap_const_logic_1;
        else 
            ap_condition_pp4_exit_iter0_state18 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state16, icmp_ln887_10_fu_1457_p2)
    begin
        if ((((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((icmp_ln887_10_fu_1457_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state16)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;

    ap_enable_pp2 <= (ap_idle_pp2 xor ap_const_logic_1);
    ap_enable_pp3 <= (ap_idle_pp3 xor ap_const_logic_1);
    ap_enable_pp4 <= (ap_idle_pp4 xor ap_const_logic_1);

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp2_assign_proc : process(ap_enable_reg_pp2_iter1, ap_enable_reg_pp2_iter0)
    begin
        if (((ap_enable_reg_pp2_iter1 = ap_const_logic_0) and (ap_enable_reg_pp2_iter0 = ap_const_logic_0))) then 
            ap_idle_pp2 <= ap_const_logic_1;
        else 
            ap_idle_pp2 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp3_assign_proc : process(ap_enable_reg_pp3_iter1, ap_enable_reg_pp3_iter0)
    begin
        if (((ap_enable_reg_pp3_iter1 = ap_const_logic_0) and (ap_enable_reg_pp3_iter0 = ap_const_logic_0))) then 
            ap_idle_pp3 <= ap_const_logic_1;
        else 
            ap_idle_pp3 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp4_assign_proc : process(ap_enable_reg_pp4_iter1, ap_enable_reg_pp4_iter2, ap_enable_reg_pp4_iter0)
    begin
        if (((ap_enable_reg_pp4_iter1 = ap_const_logic_0) and (ap_enable_reg_pp4_iter0 = ap_const_logic_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_0))) then 
            ap_idle_pp4 <= ap_const_logic_1;
        else 
            ap_idle_pp4 <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_D0_V_0_5_phi_fu_956_p26_assign_proc : process(and_ln887_reg_2651, icmp_ln805_reg_2709_pp4_iter1_reg, icmp_ln879_8_reg_2661, icmp_ln879_9_reg_2665, icmp_ln879_10_reg_2669, icmp_ln879_11_reg_2674, icmp_ln879_12_reg_2679, icmp_ln879_13_reg_2684, and_ln813_reg_2731_pp4_iter1_reg, icmp_ln887_15_reg_2769, icmp_ln887_18_reg_2828, icmp_ln887_17_reg_2852, icmp_ln887_16_reg_2876, D0_0_V_8_fu_2103_p3, ap_phi_reg_pp4_iter2_D0_V_0_5_reg_953, select_ln887_fu_1132_p3, select_ln887_6_fu_1141_p3, select_ln887_8_fu_1105_p3)
    begin
        if ((((ap_const_lv1_1 = and_ln813_reg_2731_pp4_iter1_reg) and (ap_const_lv1_1 = and_ln887_reg_2651) and (icmp_ln887_18_reg_2828 = ap_const_lv1_0) and (icmp_ln879_9_reg_2665 = ap_const_lv1_0) and (icmp_ln879_8_reg_2661 = ap_const_lv1_0) and (icmp_ln805_reg_2709_pp4_iter1_reg = ap_const_lv1_0)) or ((icmp_ln887_18_reg_2828 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln813_reg_2731_pp4_iter1_reg) and (ap_const_lv1_1 = and_ln887_reg_2651) and (icmp_ln879_9_reg_2665 = ap_const_lv1_0) and (icmp_ln879_8_reg_2661 = ap_const_lv1_0) and (icmp_ln805_reg_2709_pp4_iter1_reg = ap_const_lv1_0)))) then 
            ap_phi_mux_D0_V_0_5_phi_fu_956_p26 <= select_ln887_8_fu_1105_p3;
        elsif ((((ap_const_lv1_1 = and_ln813_reg_2731_pp4_iter1_reg) and (icmp_ln879_9_reg_2665 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln887_reg_2651) and (icmp_ln887_17_reg_2852 = ap_const_lv1_0) and (icmp_ln879_8_reg_2661 = ap_const_lv1_0) and (icmp_ln805_reg_2709_pp4_iter1_reg = ap_const_lv1_0)) or ((icmp_ln887_17_reg_2852 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln813_reg_2731_pp4_iter1_reg) and (icmp_ln879_9_reg_2665 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln887_reg_2651) and (icmp_ln879_8_reg_2661 = ap_const_lv1_0) and (icmp_ln805_reg_2709_pp4_iter1_reg = ap_const_lv1_0)))) then 
            ap_phi_mux_D0_V_0_5_phi_fu_956_p26 <= select_ln887_6_fu_1141_p3;
        elsif ((((ap_const_lv1_1 = and_ln813_reg_2731_pp4_iter1_reg) and (icmp_ln879_8_reg_2661 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln887_reg_2651) and (icmp_ln887_16_reg_2876 = ap_const_lv1_0) and (icmp_ln805_reg_2709_pp4_iter1_reg = ap_const_lv1_0)) or ((icmp_ln887_16_reg_2876 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln813_reg_2731_pp4_iter1_reg) and (icmp_ln879_8_reg_2661 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln887_reg_2651) and (icmp_ln805_reg_2709_pp4_iter1_reg = ap_const_lv1_0)))) then 
            ap_phi_mux_D0_V_0_5_phi_fu_956_p26 <= select_ln887_fu_1132_p3;
        elsif ((((icmp_ln887_15_reg_2769 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln813_reg_2731_pp4_iter1_reg) and (icmp_ln805_reg_2709_pp4_iter1_reg = ap_const_lv1_0)) or ((icmp_ln887_15_reg_2769 = ap_const_lv1_1) and (icmp_ln879_11_reg_2674 = ap_const_lv1_1) and (icmp_ln879_10_reg_2669 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln813_reg_2731_pp4_iter1_reg) and (icmp_ln805_reg_2709_pp4_iter1_reg = ap_const_lv1_0)) or ((icmp_ln887_15_reg_2769 = ap_const_lv1_1) and (icmp_ln879_10_reg_2669 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln813_reg_2731_pp4_iter1_reg) and (icmp_ln879_11_reg_2674 = ap_const_lv1_0) and (icmp_ln805_reg_2709_pp4_iter1_reg = ap_const_lv1_0)) or ((icmp_ln887_15_reg_2769 = ap_const_lv1_1) and (icmp_ln879_13_reg_2684 = ap_const_lv1_1) and (icmp_ln879_12_reg_2679 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln813_reg_2731_pp4_iter1_reg) and (icmp_ln879_10_reg_2669 = ap_const_lv1_0) and (icmp_ln805_reg_2709_pp4_iter1_reg = ap_const_lv1_0)) or ((icmp_ln887_15_reg_2769 = ap_const_lv1_1) and (icmp_ln879_12_reg_2679 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln813_reg_2731_pp4_iter1_reg) and (icmp_ln879_13_reg_2684 = ap_const_lv1_0) and (icmp_ln879_10_reg_2669 = ap_const_lv1_0) and (icmp_ln805_reg_2709_pp4_iter1_reg = ap_const_lv1_0)) or ((icmp_ln887_15_reg_2769 = ap_const_lv1_1) and (icmp_ln879_13_reg_2684 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln813_reg_2731_pp4_iter1_reg) and (icmp_ln879_12_reg_2679 = ap_const_lv1_0) and (icmp_ln879_10_reg_2669 = ap_const_lv1_0) and (icmp_ln805_reg_2709_pp4_iter1_reg = ap_const_lv1_0)) or ((icmp_ln887_15_reg_2769 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln813_reg_2731_pp4_iter1_reg) and (icmp_ln879_13_reg_2684 = ap_const_lv1_0) and (icmp_ln879_12_reg_2679 = ap_const_lv1_0) and (icmp_ln879_10_reg_2669 = ap_const_lv1_0) and (icmp_ln805_reg_2709_pp4_iter1_reg = ap_const_lv1_0)) or ((ap_const_lv1_0 = and_ln887_reg_2651) and (icmp_ln887_15_reg_2769 = ap_const_lv1_0) and (icmp_ln805_reg_2709_pp4_iter1_reg = ap_const_lv1_0)) or ((icmp_ln887_15_reg_2769 = ap_const_lv1_1) and (icmp_ln879_11_reg_2674 = ap_const_lv1_1) and (icmp_ln879_10_reg_2669 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln887_reg_2651) and (icmp_ln805_reg_2709_pp4_iter1_reg = ap_const_lv1_0)) or ((icmp_ln887_15_reg_2769 = ap_const_lv1_1) and (icmp_ln879_10_reg_2669 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln887_reg_2651) and (icmp_ln879_11_reg_2674 = ap_const_lv1_0) and (icmp_ln805_reg_2709_pp4_iter1_reg = ap_const_lv1_0)) or ((icmp_ln887_15_reg_2769 = ap_const_lv1_1) and (icmp_ln879_13_reg_2684 = ap_const_lv1_1) and (icmp_ln879_12_reg_2679 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln887_reg_2651) and (icmp_ln879_10_reg_2669 = ap_const_lv1_0) and (icmp_ln805_reg_2709_pp4_iter1_reg = ap_const_lv1_0)) or ((icmp_ln887_15_reg_2769 = ap_const_lv1_1) and (icmp_ln879_12_reg_2679 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln887_reg_2651) and (icmp_ln879_13_reg_2684 = ap_const_lv1_0) and (icmp_ln879_10_reg_2669 = ap_const_lv1_0) and (icmp_ln805_reg_2709_pp4_iter1_reg = ap_const_lv1_0)) or ((icmp_ln887_15_reg_2769 = ap_const_lv1_1) and (icmp_ln879_13_reg_2684 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln887_reg_2651) and (icmp_ln879_12_reg_2679 = ap_const_lv1_0) and (icmp_ln879_10_reg_2669 = ap_const_lv1_0) and (icmp_ln805_reg_2709_pp4_iter1_reg = ap_const_lv1_0)) or ((icmp_ln887_15_reg_2769 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln887_reg_2651) and (icmp_ln879_13_reg_2684 = ap_const_lv1_0) and (icmp_ln879_12_reg_2679 = ap_const_lv1_0) and (icmp_ln879_10_reg_2669 = ap_const_lv1_0) and (icmp_ln805_reg_2709_pp4_iter1_reg = ap_const_lv1_0)))) then 
            ap_phi_mux_D0_V_0_5_phi_fu_956_p26 <= D0_0_V_8_fu_2103_p3;
        else 
            ap_phi_mux_D0_V_0_5_phi_fu_956_p26 <= ap_phi_reg_pp4_iter2_D0_V_0_5_reg_953;
        end if; 
    end process;


    ap_phi_mux_D0_V_1_2_phi_fu_912_p26_assign_proc : process(and_ln887_reg_2651, icmp_ln805_reg_2709_pp4_iter1_reg, icmp_ln879_8_reg_2661, icmp_ln879_9_reg_2665, icmp_ln879_10_reg_2669, icmp_ln879_11_reg_2674, icmp_ln879_12_reg_2679, icmp_ln879_13_reg_2684, and_ln813_reg_2731_pp4_iter1_reg, icmp_ln887_15_reg_2769, icmp_ln887_18_reg_2828, icmp_ln887_17_reg_2852, icmp_ln887_16_reg_2876, lbuf_in0_V_q1, lbuf_in1_V_q1, lbuf_in2_V_q1, ap_phi_reg_pp4_iter2_D0_V_1_2_reg_909)
    begin
        if ((((ap_const_lv1_1 = and_ln813_reg_2731_pp4_iter1_reg) and (icmp_ln879_8_reg_2661 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln887_reg_2651) and (icmp_ln887_16_reg_2876 = ap_const_lv1_0) and (icmp_ln805_reg_2709_pp4_iter1_reg = ap_const_lv1_0)) or ((ap_const_lv1_1 = and_ln813_reg_2731_pp4_iter1_reg) and (icmp_ln879_9_reg_2665 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln887_reg_2651) and (icmp_ln887_17_reg_2852 = ap_const_lv1_0) and (icmp_ln879_8_reg_2661 = ap_const_lv1_0) and (icmp_ln805_reg_2709_pp4_iter1_reg = ap_const_lv1_0)) or ((ap_const_lv1_1 = and_ln813_reg_2731_pp4_iter1_reg) and (ap_const_lv1_1 = and_ln887_reg_2651) and (icmp_ln887_18_reg_2828 = ap_const_lv1_0) and (icmp_ln879_9_reg_2665 = ap_const_lv1_0) and (icmp_ln879_8_reg_2661 = ap_const_lv1_0) and (icmp_ln805_reg_2709_pp4_iter1_reg = ap_const_lv1_0)) or ((icmp_ln887_15_reg_2769 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln813_reg_2731_pp4_iter1_reg) and (icmp_ln805_reg_2709_pp4_iter1_reg = ap_const_lv1_0)) or ((ap_const_lv1_0 = and_ln887_reg_2651) and (icmp_ln887_15_reg_2769 = ap_const_lv1_0) and (icmp_ln805_reg_2709_pp4_iter1_reg = ap_const_lv1_0)))) then 
            ap_phi_mux_D0_V_1_2_phi_fu_912_p26 <= ap_const_lv24_0;
        elsif ((((icmp_ln887_17_reg_2852 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln813_reg_2731_pp4_iter1_reg) and (icmp_ln879_9_reg_2665 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln887_reg_2651) and (icmp_ln879_8_reg_2661 = ap_const_lv1_0) and (icmp_ln805_reg_2709_pp4_iter1_reg = ap_const_lv1_0)) or ((icmp_ln887_15_reg_2769 = ap_const_lv1_1) and (icmp_ln879_13_reg_2684 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln813_reg_2731_pp4_iter1_reg) and (icmp_ln879_12_reg_2679 = ap_const_lv1_0) and (icmp_ln879_10_reg_2669 = ap_const_lv1_0) and (icmp_ln805_reg_2709_pp4_iter1_reg = ap_const_lv1_0)) or ((icmp_ln887_15_reg_2769 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln813_reg_2731_pp4_iter1_reg) and (icmp_ln879_13_reg_2684 = ap_const_lv1_0) and (icmp_ln879_12_reg_2679 = ap_const_lv1_0) and (icmp_ln879_10_reg_2669 = ap_const_lv1_0) and (icmp_ln805_reg_2709_pp4_iter1_reg = ap_const_lv1_0)) or ((icmp_ln887_15_reg_2769 = ap_const_lv1_1) and (icmp_ln879_13_reg_2684 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln887_reg_2651) and (icmp_ln879_12_reg_2679 = ap_const_lv1_0) and (icmp_ln879_10_reg_2669 = ap_const_lv1_0) and (icmp_ln805_reg_2709_pp4_iter1_reg = ap_const_lv1_0)) or ((icmp_ln887_15_reg_2769 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln887_reg_2651) and (icmp_ln879_13_reg_2684 = ap_const_lv1_0) and (icmp_ln879_12_reg_2679 = ap_const_lv1_0) and (icmp_ln879_10_reg_2669 = ap_const_lv1_0) and (icmp_ln805_reg_2709_pp4_iter1_reg = ap_const_lv1_0)))) then 
            ap_phi_mux_D0_V_1_2_phi_fu_912_p26 <= lbuf_in2_V_q1;
        elsif ((((icmp_ln887_16_reg_2876 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln813_reg_2731_pp4_iter1_reg) and (icmp_ln879_8_reg_2661 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln887_reg_2651) and (icmp_ln805_reg_2709_pp4_iter1_reg = ap_const_lv1_0)) or ((icmp_ln887_15_reg_2769 = ap_const_lv1_1) and (icmp_ln879_13_reg_2684 = ap_const_lv1_1) and (icmp_ln879_12_reg_2679 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln813_reg_2731_pp4_iter1_reg) and (icmp_ln879_10_reg_2669 = ap_const_lv1_0) and (icmp_ln805_reg_2709_pp4_iter1_reg = ap_const_lv1_0)) or ((icmp_ln887_15_reg_2769 = ap_const_lv1_1) and (icmp_ln879_12_reg_2679 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln813_reg_2731_pp4_iter1_reg) and (icmp_ln879_13_reg_2684 = ap_const_lv1_0) and (icmp_ln879_10_reg_2669 = ap_const_lv1_0) and (icmp_ln805_reg_2709_pp4_iter1_reg = ap_const_lv1_0)) or ((icmp_ln887_15_reg_2769 = ap_const_lv1_1) and (icmp_ln879_13_reg_2684 = ap_const_lv1_1) and (icmp_ln879_12_reg_2679 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln887_reg_2651) and (icmp_ln879_10_reg_2669 = ap_const_lv1_0) and (icmp_ln805_reg_2709_pp4_iter1_reg = ap_const_lv1_0)) or ((icmp_ln887_15_reg_2769 = ap_const_lv1_1) and (icmp_ln879_12_reg_2679 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln887_reg_2651) and (icmp_ln879_13_reg_2684 = ap_const_lv1_0) and (icmp_ln879_10_reg_2669 = ap_const_lv1_0) and (icmp_ln805_reg_2709_pp4_iter1_reg = ap_const_lv1_0)))) then 
            ap_phi_mux_D0_V_1_2_phi_fu_912_p26 <= lbuf_in1_V_q1;
        elsif ((((icmp_ln887_18_reg_2828 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln813_reg_2731_pp4_iter1_reg) and (ap_const_lv1_1 = and_ln887_reg_2651) and (icmp_ln879_9_reg_2665 = ap_const_lv1_0) and (icmp_ln879_8_reg_2661 = ap_const_lv1_0) and (icmp_ln805_reg_2709_pp4_iter1_reg = ap_const_lv1_0)) or ((icmp_ln887_15_reg_2769 = ap_const_lv1_1) and (icmp_ln879_11_reg_2674 = ap_const_lv1_1) and (icmp_ln879_10_reg_2669 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln813_reg_2731_pp4_iter1_reg) and (icmp_ln805_reg_2709_pp4_iter1_reg = ap_const_lv1_0)) or ((icmp_ln887_15_reg_2769 = ap_const_lv1_1) and (icmp_ln879_10_reg_2669 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln813_reg_2731_pp4_iter1_reg) and (icmp_ln879_11_reg_2674 = ap_const_lv1_0) and (icmp_ln805_reg_2709_pp4_iter1_reg = ap_const_lv1_0)) or ((icmp_ln887_15_reg_2769 = ap_const_lv1_1) and (icmp_ln879_11_reg_2674 = ap_const_lv1_1) and (icmp_ln879_10_reg_2669 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln887_reg_2651) and (icmp_ln805_reg_2709_pp4_iter1_reg = ap_const_lv1_0)) or ((icmp_ln887_15_reg_2769 = ap_const_lv1_1) and (icmp_ln879_10_reg_2669 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln887_reg_2651) and (icmp_ln879_11_reg_2674 = ap_const_lv1_0) and (icmp_ln805_reg_2709_pp4_iter1_reg = ap_const_lv1_0)))) then 
            ap_phi_mux_D0_V_1_2_phi_fu_912_p26 <= lbuf_in0_V_q1;
        else 
            ap_phi_mux_D0_V_1_2_phi_fu_912_p26 <= ap_phi_reg_pp4_iter2_D0_V_1_2_reg_909;
        end if; 
    end process;


    ap_phi_mux_D1_V_0_1_phi_fu_881_p26_assign_proc : process(and_ln887_reg_2651, icmp_ln805_reg_2709_pp4_iter1_reg, icmp_ln879_8_reg_2661, icmp_ln879_9_reg_2665, icmp_ln879_10_reg_2669, icmp_ln879_11_reg_2674, icmp_ln879_12_reg_2679, icmp_ln879_13_reg_2684, and_ln813_reg_2731_pp4_iter1_reg, icmp_ln887_15_reg_2769, icmp_ln887_18_reg_2828, icmp_ln887_17_reg_2852, icmp_ln887_16_reg_2876, D1_0_V_1_fu_2149_p3, ap_phi_reg_pp4_iter2_D1_V_0_1_reg_878, D1_0_V_fu_1150_p3, D1_0_V_2_fu_1114_p3, D1_0_V_3_fu_1123_p3)
    begin
        if ((((ap_const_lv1_1 = and_ln813_reg_2731_pp4_iter1_reg) and (ap_const_lv1_1 = and_ln887_reg_2651) and (icmp_ln887_18_reg_2828 = ap_const_lv1_0) and (icmp_ln879_9_reg_2665 = ap_const_lv1_0) and (icmp_ln879_8_reg_2661 = ap_const_lv1_0) and (icmp_ln805_reg_2709_pp4_iter1_reg = ap_const_lv1_0)) or ((icmp_ln887_18_reg_2828 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln813_reg_2731_pp4_iter1_reg) and (ap_const_lv1_1 = and_ln887_reg_2651) and (icmp_ln879_9_reg_2665 = ap_const_lv1_0) and (icmp_ln879_8_reg_2661 = ap_const_lv1_0) and (icmp_ln805_reg_2709_pp4_iter1_reg = ap_const_lv1_0)))) then 
            ap_phi_mux_D1_V_0_1_phi_fu_881_p26 <= D1_0_V_3_fu_1123_p3;
        elsif ((((ap_const_lv1_1 = and_ln813_reg_2731_pp4_iter1_reg) and (icmp_ln879_9_reg_2665 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln887_reg_2651) and (icmp_ln887_17_reg_2852 = ap_const_lv1_0) and (icmp_ln879_8_reg_2661 = ap_const_lv1_0) and (icmp_ln805_reg_2709_pp4_iter1_reg = ap_const_lv1_0)) or ((icmp_ln887_17_reg_2852 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln813_reg_2731_pp4_iter1_reg) and (icmp_ln879_9_reg_2665 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln887_reg_2651) and (icmp_ln879_8_reg_2661 = ap_const_lv1_0) and (icmp_ln805_reg_2709_pp4_iter1_reg = ap_const_lv1_0)))) then 
            ap_phi_mux_D1_V_0_1_phi_fu_881_p26 <= D1_0_V_2_fu_1114_p3;
        elsif ((((ap_const_lv1_1 = and_ln813_reg_2731_pp4_iter1_reg) and (icmp_ln879_8_reg_2661 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln887_reg_2651) and (icmp_ln887_16_reg_2876 = ap_const_lv1_0) and (icmp_ln805_reg_2709_pp4_iter1_reg = ap_const_lv1_0)) or ((icmp_ln887_16_reg_2876 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln813_reg_2731_pp4_iter1_reg) and (icmp_ln879_8_reg_2661 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln887_reg_2651) and (icmp_ln805_reg_2709_pp4_iter1_reg = ap_const_lv1_0)))) then 
            ap_phi_mux_D1_V_0_1_phi_fu_881_p26 <= D1_0_V_fu_1150_p3;
        elsif ((((icmp_ln887_15_reg_2769 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln813_reg_2731_pp4_iter1_reg) and (icmp_ln805_reg_2709_pp4_iter1_reg = ap_const_lv1_0)) or ((icmp_ln887_15_reg_2769 = ap_const_lv1_1) and (icmp_ln879_11_reg_2674 = ap_const_lv1_1) and (icmp_ln879_10_reg_2669 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln813_reg_2731_pp4_iter1_reg) and (icmp_ln805_reg_2709_pp4_iter1_reg = ap_const_lv1_0)) or ((icmp_ln887_15_reg_2769 = ap_const_lv1_1) and (icmp_ln879_10_reg_2669 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln813_reg_2731_pp4_iter1_reg) and (icmp_ln879_11_reg_2674 = ap_const_lv1_0) and (icmp_ln805_reg_2709_pp4_iter1_reg = ap_const_lv1_0)) or ((icmp_ln887_15_reg_2769 = ap_const_lv1_1) and (icmp_ln879_13_reg_2684 = ap_const_lv1_1) and (icmp_ln879_12_reg_2679 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln813_reg_2731_pp4_iter1_reg) and (icmp_ln879_10_reg_2669 = ap_const_lv1_0) and (icmp_ln805_reg_2709_pp4_iter1_reg = ap_const_lv1_0)) or ((icmp_ln887_15_reg_2769 = ap_const_lv1_1) and (icmp_ln879_12_reg_2679 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln813_reg_2731_pp4_iter1_reg) and (icmp_ln879_13_reg_2684 = ap_const_lv1_0) and (icmp_ln879_10_reg_2669 = ap_const_lv1_0) and (icmp_ln805_reg_2709_pp4_iter1_reg = ap_const_lv1_0)) or ((icmp_ln887_15_reg_2769 = ap_const_lv1_1) and (icmp_ln879_13_reg_2684 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln813_reg_2731_pp4_iter1_reg) and (icmp_ln879_12_reg_2679 = ap_const_lv1_0) and (icmp_ln879_10_reg_2669 = ap_const_lv1_0) and (icmp_ln805_reg_2709_pp4_iter1_reg = ap_const_lv1_0)) or ((icmp_ln887_15_reg_2769 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln813_reg_2731_pp4_iter1_reg) and (icmp_ln879_13_reg_2684 = ap_const_lv1_0) and (icmp_ln879_12_reg_2679 = ap_const_lv1_0) and (icmp_ln879_10_reg_2669 = ap_const_lv1_0) and (icmp_ln805_reg_2709_pp4_iter1_reg = ap_const_lv1_0)) or ((ap_const_lv1_0 = and_ln887_reg_2651) and (icmp_ln887_15_reg_2769 = ap_const_lv1_0) and (icmp_ln805_reg_2709_pp4_iter1_reg = ap_const_lv1_0)) or ((icmp_ln887_15_reg_2769 = ap_const_lv1_1) and (icmp_ln879_11_reg_2674 = ap_const_lv1_1) and (icmp_ln879_10_reg_2669 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln887_reg_2651) and (icmp_ln805_reg_2709_pp4_iter1_reg = ap_const_lv1_0)) or ((icmp_ln887_15_reg_2769 = ap_const_lv1_1) and (icmp_ln879_10_reg_2669 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln887_reg_2651) and (icmp_ln879_11_reg_2674 = ap_const_lv1_0) and (icmp_ln805_reg_2709_pp4_iter1_reg = ap_const_lv1_0)) or ((icmp_ln887_15_reg_2769 = ap_const_lv1_1) and (icmp_ln879_13_reg_2684 = ap_const_lv1_1) and (icmp_ln879_12_reg_2679 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln887_reg_2651) and (icmp_ln879_10_reg_2669 = ap_const_lv1_0) and (icmp_ln805_reg_2709_pp4_iter1_reg = ap_const_lv1_0)) or ((icmp_ln887_15_reg_2769 = ap_const_lv1_1) and (icmp_ln879_12_reg_2679 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln887_reg_2651) and (icmp_ln879_13_reg_2684 = ap_const_lv1_0) and (icmp_ln879_10_reg_2669 = ap_const_lv1_0) and (icmp_ln805_reg_2709_pp4_iter1_reg = ap_const_lv1_0)) or ((icmp_ln887_15_reg_2769 = ap_const_lv1_1) and (icmp_ln879_13_reg_2684 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln887_reg_2651) and (icmp_ln879_12_reg_2679 = ap_const_lv1_0) and (icmp_ln879_10_reg_2669 = ap_const_lv1_0) and (icmp_ln805_reg_2709_pp4_iter1_reg = ap_const_lv1_0)) or ((icmp_ln887_15_reg_2769 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln887_reg_2651) and (icmp_ln879_13_reg_2684 = ap_const_lv1_0) and (icmp_ln879_12_reg_2679 = ap_const_lv1_0) and (icmp_ln879_10_reg_2669 = ap_const_lv1_0) and (icmp_ln805_reg_2709_pp4_iter1_reg = ap_const_lv1_0)))) then 
            ap_phi_mux_D1_V_0_1_phi_fu_881_p26 <= D1_0_V_1_fu_2149_p3;
        else 
            ap_phi_mux_D1_V_0_1_phi_fu_881_p26 <= ap_phi_reg_pp4_iter2_D1_V_0_1_reg_878;
        end if; 
    end process;


    ap_phi_mux_D1_V_1_0_phi_fu_837_p26_assign_proc : process(and_ln887_reg_2651, icmp_ln805_reg_2709_pp4_iter1_reg, icmp_ln879_8_reg_2661, icmp_ln879_9_reg_2665, icmp_ln879_10_reg_2669, icmp_ln879_11_reg_2674, icmp_ln879_12_reg_2679, icmp_ln879_13_reg_2684, and_ln813_reg_2731_pp4_iter1_reg, icmp_ln887_15_reg_2769, icmp_ln887_18_reg_2828, icmp_ln887_17_reg_2852, icmp_ln887_16_reg_2876, lbuf_in0_V_q1, lbuf_in1_V_q1, lbuf_in2_V_q1, ap_phi_reg_pp4_iter2_D1_V_1_0_reg_834)
    begin
        if ((((ap_const_lv1_1 = and_ln813_reg_2731_pp4_iter1_reg) and (icmp_ln879_8_reg_2661 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln887_reg_2651) and (icmp_ln887_16_reg_2876 = ap_const_lv1_0) and (icmp_ln805_reg_2709_pp4_iter1_reg = ap_const_lv1_0)) or ((ap_const_lv1_1 = and_ln813_reg_2731_pp4_iter1_reg) and (icmp_ln879_9_reg_2665 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln887_reg_2651) and (icmp_ln887_17_reg_2852 = ap_const_lv1_0) and (icmp_ln879_8_reg_2661 = ap_const_lv1_0) and (icmp_ln805_reg_2709_pp4_iter1_reg = ap_const_lv1_0)) or ((ap_const_lv1_1 = and_ln813_reg_2731_pp4_iter1_reg) and (ap_const_lv1_1 = and_ln887_reg_2651) and (icmp_ln887_18_reg_2828 = ap_const_lv1_0) and (icmp_ln879_9_reg_2665 = ap_const_lv1_0) and (icmp_ln879_8_reg_2661 = ap_const_lv1_0) and (icmp_ln805_reg_2709_pp4_iter1_reg = ap_const_lv1_0)) or ((icmp_ln887_15_reg_2769 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln813_reg_2731_pp4_iter1_reg) and (icmp_ln805_reg_2709_pp4_iter1_reg = ap_const_lv1_0)) or ((ap_const_lv1_0 = and_ln887_reg_2651) and (icmp_ln887_15_reg_2769 = ap_const_lv1_0) and (icmp_ln805_reg_2709_pp4_iter1_reg = ap_const_lv1_0)))) then 
            ap_phi_mux_D1_V_1_0_phi_fu_837_p26 <= ap_const_lv24_0;
        elsif ((((icmp_ln887_17_reg_2852 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln813_reg_2731_pp4_iter1_reg) and (icmp_ln879_9_reg_2665 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln887_reg_2651) and (icmp_ln879_8_reg_2661 = ap_const_lv1_0) and (icmp_ln805_reg_2709_pp4_iter1_reg = ap_const_lv1_0)) or ((icmp_ln887_15_reg_2769 = ap_const_lv1_1) and (icmp_ln879_13_reg_2684 = ap_const_lv1_1) and (icmp_ln879_12_reg_2679 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln813_reg_2731_pp4_iter1_reg) and (icmp_ln879_10_reg_2669 = ap_const_lv1_0) and (icmp_ln805_reg_2709_pp4_iter1_reg = ap_const_lv1_0)) or ((icmp_ln887_15_reg_2769 = ap_const_lv1_1) and (icmp_ln879_13_reg_2684 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln813_reg_2731_pp4_iter1_reg) and (icmp_ln879_12_reg_2679 = ap_const_lv1_0) and (icmp_ln879_10_reg_2669 = ap_const_lv1_0) and (icmp_ln805_reg_2709_pp4_iter1_reg = ap_const_lv1_0)) or ((icmp_ln887_15_reg_2769 = ap_const_lv1_1) and (icmp_ln879_13_reg_2684 = ap_const_lv1_1) and (icmp_ln879_12_reg_2679 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln887_reg_2651) and (icmp_ln879_10_reg_2669 = ap_const_lv1_0) and (icmp_ln805_reg_2709_pp4_iter1_reg = ap_const_lv1_0)) or ((icmp_ln887_15_reg_2769 = ap_const_lv1_1) and (icmp_ln879_13_reg_2684 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln887_reg_2651) and (icmp_ln879_12_reg_2679 = ap_const_lv1_0) and (icmp_ln879_10_reg_2669 = ap_const_lv1_0) and (icmp_ln805_reg_2709_pp4_iter1_reg = ap_const_lv1_0)))) then 
            ap_phi_mux_D1_V_1_0_phi_fu_837_p26 <= lbuf_in0_V_q1;
        elsif ((((icmp_ln887_16_reg_2876 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln813_reg_2731_pp4_iter1_reg) and (icmp_ln879_8_reg_2661 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln887_reg_2651) and (icmp_ln805_reg_2709_pp4_iter1_reg = ap_const_lv1_0)) or ((icmp_ln887_15_reg_2769 = ap_const_lv1_1) and (icmp_ln879_10_reg_2669 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln813_reg_2731_pp4_iter1_reg) and (icmp_ln879_11_reg_2674 = ap_const_lv1_0) and (icmp_ln805_reg_2709_pp4_iter1_reg = ap_const_lv1_0)) or ((icmp_ln887_15_reg_2769 = ap_const_lv1_1) and (icmp_ln879_12_reg_2679 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln813_reg_2731_pp4_iter1_reg) and (icmp_ln879_13_reg_2684 = ap_const_lv1_0) and (icmp_ln879_10_reg_2669 = ap_const_lv1_0) and (icmp_ln805_reg_2709_pp4_iter1_reg = ap_const_lv1_0)) or ((icmp_ln887_15_reg_2769 = ap_const_lv1_1) and (icmp_ln879_10_reg_2669 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln887_reg_2651) and (icmp_ln879_11_reg_2674 = ap_const_lv1_0) and (icmp_ln805_reg_2709_pp4_iter1_reg = ap_const_lv1_0)) or ((icmp_ln887_15_reg_2769 = ap_const_lv1_1) and (icmp_ln879_12_reg_2679 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln887_reg_2651) and (icmp_ln879_13_reg_2684 = ap_const_lv1_0) and (icmp_ln879_10_reg_2669 = ap_const_lv1_0) and (icmp_ln805_reg_2709_pp4_iter1_reg = ap_const_lv1_0)))) then 
            ap_phi_mux_D1_V_1_0_phi_fu_837_p26 <= lbuf_in2_V_q1;
        elsif ((((icmp_ln887_18_reg_2828 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln813_reg_2731_pp4_iter1_reg) and (ap_const_lv1_1 = and_ln887_reg_2651) and (icmp_ln879_9_reg_2665 = ap_const_lv1_0) and (icmp_ln879_8_reg_2661 = ap_const_lv1_0) and (icmp_ln805_reg_2709_pp4_iter1_reg = ap_const_lv1_0)) or ((icmp_ln887_15_reg_2769 = ap_const_lv1_1) and (icmp_ln879_11_reg_2674 = ap_const_lv1_1) and (icmp_ln879_10_reg_2669 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln813_reg_2731_pp4_iter1_reg) and (icmp_ln805_reg_2709_pp4_iter1_reg = ap_const_lv1_0)) or ((icmp_ln887_15_reg_2769 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln813_reg_2731_pp4_iter1_reg) and (icmp_ln879_13_reg_2684 = ap_const_lv1_0) and (icmp_ln879_12_reg_2679 = ap_const_lv1_0) and (icmp_ln879_10_reg_2669 = ap_const_lv1_0) and (icmp_ln805_reg_2709_pp4_iter1_reg = ap_const_lv1_0)) or ((icmp_ln887_15_reg_2769 = ap_const_lv1_1) and (icmp_ln879_11_reg_2674 = ap_const_lv1_1) and (icmp_ln879_10_reg_2669 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln887_reg_2651) and (icmp_ln805_reg_2709_pp4_iter1_reg = ap_const_lv1_0)) or ((icmp_ln887_15_reg_2769 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln887_reg_2651) and (icmp_ln879_13_reg_2684 = ap_const_lv1_0) and (icmp_ln879_12_reg_2679 = ap_const_lv1_0) and (icmp_ln879_10_reg_2669 = ap_const_lv1_0) and (icmp_ln805_reg_2709_pp4_iter1_reg = ap_const_lv1_0)))) then 
            ap_phi_mux_D1_V_1_0_phi_fu_837_p26 <= lbuf_in1_V_q1;
        else 
            ap_phi_mux_D1_V_1_0_phi_fu_837_p26 <= ap_phi_reg_pp4_iter2_D1_V_1_0_reg_834;
        end if; 
    end process;


    ap_phi_mux_t_V_5_phi_fu_645_p4_assign_proc : process(ap_CS_fsm_pp2_stage0, ap_enable_reg_pp2_iter1, ap_block_pp2_stage0, icmp_ln733_reg_2494, t_V_5_reg_641, x_V_2_reg_2498)
    begin
        if (((icmp_ln733_reg_2494 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp2_stage0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then 
            ap_phi_mux_t_V_5_phi_fu_645_p4 <= x_V_2_reg_2498;
        else 
            ap_phi_mux_t_V_5_phi_fu_645_p4 <= t_V_5_reg_641;
        end if; 
    end process;


    ap_phi_mux_t_V_6_phi_fu_668_p4_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, ap_block_pp3_stage0, icmp_ln740_reg_2508, t_V_6_reg_664, x_V_3_reg_2512)
    begin
        if (((ap_const_boolean_0 = ap_block_pp3_stage0) and (icmp_ln740_reg_2508 = ap_const_lv1_0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
            ap_phi_mux_t_V_6_phi_fu_668_p4 <= x_V_3_reg_2512;
        else 
            ap_phi_mux_t_V_6_phi_fu_668_p4 <= t_V_6_reg_664;
        end if; 
    end process;

    ap_phi_reg_pp4_iter2_D0_V_0_5_reg_953 <= "XXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp4_iter2_D0_V_1_2_reg_909 <= "XXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp4_iter2_D1_V_0_1_reg_878 <= "XXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp4_iter2_D1_V_1_0_reg_834 <= "XXXXXXXXXXXXXXXXXXXXXXXX";

    ap_predicate_op305_read_state19_assign_proc : process(and_ln887_reg_2651, and_ln813_reg_2731)
    begin
                ap_predicate_op305_read_state19 <= ((ap_const_lv1_1 = and_ln813_reg_2731) and (ap_const_lv1_1 = and_ln887_reg_2651));
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state16, icmp_ln887_10_fu_1457_p2)
    begin
        if (((icmp_ln887_10_fu_1457_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state16))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    empty_93_fu_1720_p2 <= (sel_tmp88_fu_1710_p2 or and_ln879_fu_1654_p2);
    grp_xFUDivAreaUp_2_fu_984_ap_start <= grp_xFUDivAreaUp_2_fu_984_ap_start_reg;

    grp_xFUDivAreaUp_2_fu_984_in_d_assign_proc : process(ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state2, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_xFUDivAreaUp_2_fu_984_in_d <= ap_const_lv12_B4;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_xFUDivAreaUp_2_fu_984_in_d <= ap_const_lv12_140;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            grp_xFUDivAreaUp_2_fu_984_in_d <= ap_const_lv12_2D0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_xFUDivAreaUp_2_fu_984_in_d <= ap_const_lv12_500;
        else 
            grp_xFUDivAreaUp_2_fu_984_in_d <= "XXXXXXXXXXXX";
        end if; 
    end process;


    grp_xFUDivAreaUp_2_fu_984_in_n_assign_proc : process(ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state2, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_xFUDivAreaUp_2_fu_984_in_n <= ap_const_lv45_2D000000000;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_xFUDivAreaUp_2_fu_984_in_n <= ap_const_lv45_50000000000;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            grp_xFUDivAreaUp_2_fu_984_in_n <= ap_const_lv45_B400000000;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_xFUDivAreaUp_2_fu_984_in_n <= ap_const_lv45_14000000000;
        else 
            grp_xFUDivAreaUp_2_fu_984_in_n <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    i_V_fu_1871_p2 <= std_logic_vector(unsigned(r_V_reg_813) + unsigned(ap_const_lv11_1));
    icmp_ln733_fu_1411_p2 <= "1" when (index_assign_reg_653 = ap_const_lv9_140) else "0";
    icmp_ln740_fu_1434_p2 <= "1" when (index_assign_2_reg_676 = ap_const_lv17_280) else "0";
    icmp_ln791_fu_1782_p2 <= "0" when (Voffset_V_q1 = Voffset_V_q0) else "1";
    icmp_ln805_fu_1865_p2 <= "1" when (index_assign_3_reg_824 = indvars_iv_reg_687) else "0";
    icmp_ln879_10_fu_1811_p2 <= "1" when (p_0887_3_fu_1726_p3 = ap_const_lv2_0) else "0";
    icmp_ln879_11_fu_1817_p2 <= "1" when (p_01010_3_fu_1750_p3 = ap_const_lv2_1) else "0";
    icmp_ln879_12_fu_1823_p2 <= "1" when (p_0887_3_fu_1726_p3 = ap_const_lv2_1) else "0";
    icmp_ln879_13_fu_1829_p2 <= "1" when (p_01010_3_fu_1750_p3 = ap_const_lv2_0) else "0";
    icmp_ln879_1_fu_1475_p2 <= "1" when (p_0893_0_reg_734 = ap_const_lv2_1) else "0";
    icmp_ln879_2_fu_1586_p2 <= "1" when (zext_ln879_fu_1582_p1 = lind1_V_5_reg_2578) else "0";
    icmp_ln879_3_fu_1605_p2 <= "1" when (zext_ln1353_fu_1601_p1 = lind1_V_6_reg_2585) else "0";
    icmp_ln879_4_fu_1610_p2 <= "1" when (zext_ln879_fu_1582_p1 = lind1_V_6_reg_2585) else "0";
    icmp_ln879_5_fu_1615_p2 <= "1" when (zext_ln1353_fu_1601_p1 = t_V_9_reg_2592) else "0";
    icmp_ln879_6_fu_1620_p2 <= "1" when (zext_ln879_fu_1582_p1 = t_V_9_reg_2592) else "0";
    icmp_ln879_7_fu_1625_p2 <= "1" when (zext_ln1353_fu_1601_p1 = lind1_V_5_reg_2578) else "0";
    icmp_ln879_8_fu_1799_p2 <= "1" when (p_0893_3_fu_1774_p3 = ap_const_lv2_0) else "0";
    icmp_ln879_9_fu_1805_p2 <= "1" when (p_0893_3_fu_1774_p3 = ap_const_lv2_1) else "0";
    icmp_ln879_fu_1469_p2 <= "1" when (p_0893_0_reg_734 = ap_const_lv2_2) else "0";
    icmp_ln887_10_fu_1457_p2 <= "1" when (unsigned(t_V_10_reg_699) < unsigned(ap_const_lv10_2D0)) else "0";
    icmp_ln887_11_fu_1565_p2 <= "1" when (unsigned(t_V_10_reg_699) < unsigned(ap_const_lv10_2CF)) else "0";
    icmp_ln887_12_fu_1576_p2 <= "1" when (unsigned(out_j_V_1_fu_1551_p3) < unsigned(ap_const_lv16_B4)) else "0";
    icmp_ln887_13_fu_1899_p2 <= "1" when (unsigned(Hoffset_V_q0) < unsigned(ap_const_lv13_140)) else "0";
    icmp_ln887_14_fu_1882_p2 <= "1" when (unsigned(r_V_reg_813) < unsigned(ap_const_lv11_140)) else "0";
    icmp_ln887_15_fu_1922_p2 <= "1" when (unsigned(add_ln1353_5_fu_1916_p2) < unsigned(ap_const_lv14_140)) else "0";
    icmp_ln887_16_fu_2013_p2 <= "1" when (unsigned(add_ln1353_fu_2007_p2) < unsigned(ap_const_lv14_140)) else "0";
    icmp_ln887_17_fu_1985_p2 <= "1" when (unsigned(add_ln1353_3_fu_1979_p2) < unsigned(ap_const_lv14_140)) else "0";
    icmp_ln887_18_fu_1957_p2 <= "1" when (unsigned(add_ln1353_4_fu_1951_p2) < unsigned(ap_const_lv14_140)) else "0";
    icmp_ln887_7_fu_1284_p2 <= "1" when (unsigned(t_V_4_reg_619) < unsigned(ap_const_lv10_2D0)) else "0";
    icmp_ln887_8_fu_1377_p2 <= "1" when (unsigned(tmp_13_fu_1314_p4) < unsigned(ap_const_lv10_B3)) else "0";
    icmp_ln887_9_fu_1396_p2 <= "1" when (unsigned(offset_temp_V_fu_1324_p1) > unsigned(ap_const_lv13_B3)) else "0";
    icmp_ln887_fu_1174_p2 <= "1" when (unsigned(t_V_reg_597) < unsigned(ap_const_lv11_500)) else "0";
    lbuf_in0_V_addr_5_gep_fu_463_p3 <= zext_ln544_13_fu_1928_p1(9 - 1 downto 0);
    lbuf_in0_V_addr_8_gep_fu_456_p3 <= zext_ln544_13_fu_1928_p1(9 - 1 downto 0);

    lbuf_in0_V_address0_assign_proc : process(ap_CS_fsm_pp2_stage0, ap_enable_reg_pp2_iter1, ap_block_pp2_stage0, ap_CS_fsm_pp4_stage0, ap_enable_reg_pp4_iter1, ap_block_pp4_stage0, and_ln887_reg_2651, and_ln813_reg_2731, icmp_ln805_reg_2709, icmp_ln879_8_reg_2661, icmp_ln879_9_reg_2665, zext_ln544_11_reg_2718, zext_ln544_7_fu_1429_p1, zext_ln544_12_fu_1909_p1, zext_ln544_17_fu_1945_p1, zext_ln544_16_fu_1973_p1)
    begin
        if (((ap_const_lv1_1 = and_ln813_reg_2731) and (icmp_ln879_8_reg_2661 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln887_reg_2651) and (ap_const_boolean_0 = ap_block_pp4_stage0) and (icmp_ln805_reg_2709 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0))) then 
            lbuf_in0_V_address0 <= zext_ln544_11_reg_2718(9 - 1 downto 0);
        elsif (((ap_const_lv1_1 = and_ln813_reg_2731) and (icmp_ln879_9_reg_2665 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln887_reg_2651) and (ap_const_boolean_0 = ap_block_pp4_stage0) and (icmp_ln879_8_reg_2661 = ap_const_lv1_0) and (icmp_ln805_reg_2709 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0))) then 
            lbuf_in0_V_address0 <= zext_ln544_16_fu_1973_p1(9 - 1 downto 0);
        elsif (((ap_const_lv1_1 = and_ln813_reg_2731) and (ap_const_lv1_1 = and_ln887_reg_2651) and (ap_const_boolean_0 = ap_block_pp4_stage0) and (icmp_ln879_9_reg_2665 = ap_const_lv1_0) and (icmp_ln879_8_reg_2661 = ap_const_lv1_0) and (icmp_ln805_reg_2709 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0))) then 
            lbuf_in0_V_address0 <= zext_ln544_17_fu_1945_p1(9 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (((ap_const_lv1_0 = and_ln887_reg_2651) and (icmp_ln805_reg_2709 = ap_const_lv1_0)) or ((ap_const_lv1_0 = and_ln813_reg_2731) and (icmp_ln805_reg_2709 = ap_const_lv1_0))))) then 
            lbuf_in0_V_address0 <= zext_ln544_12_fu_1909_p1(9 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp2_stage0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then 
            lbuf_in0_V_address0 <= zext_ln544_7_fu_1429_p1(9 - 1 downto 0);
        else 
            lbuf_in0_V_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    lbuf_in0_V_address1_assign_proc : process(lbuf_in0_V_addr_8_gep_fu_456_p3, lbuf_in0_V_addr_5_gep_fu_463_p3, zext_ln544_13_fu_1928_p1, zext_ln544_19_fu_1963_p1, zext_ln544_18_fu_1991_p1, ap_condition_381, ap_condition_400, ap_condition_407, ap_condition_439, ap_condition_455, ap_condition_90)
    begin
        if ((ap_const_boolean_1 = ap_condition_90)) then
            if ((ap_const_boolean_1 = ap_condition_455)) then 
                lbuf_in0_V_address1 <= zext_ln544_18_fu_1991_p1(9 - 1 downto 0);
            elsif ((ap_const_boolean_1 = ap_condition_439)) then 
                lbuf_in0_V_address1 <= zext_ln544_19_fu_1963_p1(9 - 1 downto 0);
            elsif ((ap_const_boolean_1 = ap_condition_407)) then 
                lbuf_in0_V_address1 <= lbuf_in0_V_addr_5_gep_fu_463_p3;
            elsif ((ap_const_boolean_1 = ap_condition_400)) then 
                lbuf_in0_V_address1 <= lbuf_in0_V_addr_8_gep_fu_456_p3;
            elsif ((ap_const_boolean_1 = ap_condition_381)) then 
                lbuf_in0_V_address1 <= zext_ln544_13_fu_1928_p1(9 - 1 downto 0);
            else 
                lbuf_in0_V_address1 <= "XXXXXXXXX";
            end if;
        else 
            lbuf_in0_V_address1 <= "XXXXXXXXX";
        end if; 
    end process;


    lbuf_in0_V_ce0_assign_proc : process(ap_CS_fsm_pp2_stage0, ap_enable_reg_pp2_iter1, ap_CS_fsm_pp4_stage0, ap_enable_reg_pp4_iter1, and_ln887_reg_2651, and_ln813_reg_2731, icmp_ln805_reg_2709, ap_block_pp2_stage0_11001, icmp_ln879_8_reg_2661, icmp_ln879_9_reg_2665, ap_block_pp4_stage0_11001)
    begin
        if ((((ap_const_lv1_1 = and_ln813_reg_2731) and (icmp_ln879_8_reg_2661 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln887_reg_2651) and (icmp_ln805_reg_2709 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)) or ((ap_const_lv1_1 = and_ln813_reg_2731) and (icmp_ln879_9_reg_2665 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln887_reg_2651) and (icmp_ln879_8_reg_2661 = ap_const_lv1_0) and (icmp_ln805_reg_2709 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)) or ((ap_const_lv1_1 = and_ln813_reg_2731) and (ap_const_lv1_1 = and_ln887_reg_2651) and (icmp_ln879_9_reg_2665 = ap_const_lv1_0) and (icmp_ln879_8_reg_2661 = ap_const_lv1_0) and (icmp_ln805_reg_2709 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)) or ((ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (((ap_const_lv1_0 = and_ln887_reg_2651) and (icmp_ln805_reg_2709 = ap_const_lv1_0)) or ((ap_const_lv1_0 = and_ln813_reg_2731) and (icmp_ln805_reg_2709 = ap_const_lv1_0)))) or ((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0)))) then 
            lbuf_in0_V_ce0 <= ap_const_logic_1;
        else 
            lbuf_in0_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    lbuf_in0_V_ce1_assign_proc : process(ap_CS_fsm_pp4_stage0, ap_enable_reg_pp4_iter1, and_ln887_reg_2651, and_ln813_reg_2731, icmp_ln805_reg_2709, icmp_ln879_8_reg_2661, icmp_ln879_9_reg_2665, icmp_ln879_10_reg_2669, icmp_ln879_12_reg_2679, icmp_ln879_13_reg_2684, ap_block_pp4_stage0_11001, icmp_ln887_15_fu_1922_p2, icmp_ln887_18_fu_1957_p2, icmp_ln887_17_fu_1985_p2)
    begin
        if ((((ap_const_lv1_1 = and_ln813_reg_2731) and (icmp_ln887_17_fu_1985_p2 = ap_const_lv1_1) and (icmp_ln879_9_reg_2665 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln887_reg_2651) and (icmp_ln879_8_reg_2661 = ap_const_lv1_0) and (icmp_ln805_reg_2709 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)) or ((ap_const_lv1_1 = and_ln813_reg_2731) and (icmp_ln887_18_fu_1957_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln887_reg_2651) and (icmp_ln879_9_reg_2665 = ap_const_lv1_0) and (icmp_ln879_8_reg_2661 = ap_const_lv1_0) and (icmp_ln805_reg_2709 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)) or ((ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (((icmp_ln887_15_fu_1922_p2 = ap_const_lv1_1) and (icmp_ln879_10_reg_2669 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln887_reg_2651) and (icmp_ln805_reg_2709 = ap_const_lv1_0)) or ((icmp_ln887_15_fu_1922_p2 = ap_const_lv1_1) and (icmp_ln879_10_reg_2669 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln813_reg_2731) and (icmp_ln805_reg_2709 = ap_const_lv1_0)))) or ((ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (((icmp_ln887_15_fu_1922_p2 = ap_const_lv1_1) and (icmp_ln879_13_reg_2684 = ap_const_lv1_1) and (icmp_ln879_12_reg_2679 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln887_reg_2651) and (icmp_ln879_10_reg_2669 = ap_const_lv1_0) and (icmp_ln805_reg_2709 = ap_const_lv1_0)) or ((icmp_ln887_15_fu_1922_p2 = ap_const_lv1_1) and (icmp_ln879_13_reg_2684 = ap_const_lv1_1) and (icmp_ln879_12_reg_2679 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln813_reg_2731) and (icmp_ln879_10_reg_2669 = ap_const_lv1_0) and (icmp_ln805_reg_2709 = ap_const_lv1_0)))) or ((ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (((icmp_ln887_15_fu_1922_p2 = ap_const_lv1_1) and (icmp_ln879_13_reg_2684 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln887_reg_2651) and (icmp_ln879_12_reg_2679 = ap_const_lv1_0) and (icmp_ln879_10_reg_2669 = ap_const_lv1_0) and (icmp_ln805_reg_2709 = ap_const_lv1_0)) or ((icmp_ln887_15_fu_1922_p2 = ap_const_lv1_1) and (icmp_ln879_13_reg_2684 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln813_reg_2731) and (icmp_ln879_12_reg_2679 = ap_const_lv1_0) and (icmp_ln879_10_reg_2669 = ap_const_lv1_0) and (icmp_ln805_reg_2709 = ap_const_lv1_0)))))) then 
            lbuf_in0_V_ce1 <= ap_const_logic_1;
        else 
            lbuf_in0_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    lbuf_in0_V_we0_assign_proc : process(ap_CS_fsm_pp2_stage0, ap_enable_reg_pp2_iter1, icmp_ln733_reg_2494, ap_CS_fsm_pp4_stage0, ap_enable_reg_pp4_iter1, and_ln887_reg_2651, and_ln813_reg_2731, icmp_ln805_reg_2709, ap_block_pp2_stage0_11001, icmp_ln879_8_reg_2661, ap_block_pp4_stage0_11001)
    begin
        if ((((ap_const_lv1_1 = and_ln813_reg_2731) and (icmp_ln879_8_reg_2661 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln887_reg_2651) and (icmp_ln805_reg_2709 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)) or ((icmp_ln733_reg_2494 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0)))) then 
            lbuf_in0_V_we0 <= ap_const_logic_1;
        else 
            lbuf_in0_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    lbuf_in1_V_addr_6_gep_fu_477_p3 <= zext_ln544_13_fu_1928_p1(9 - 1 downto 0);
    lbuf_in1_V_addr_7_gep_fu_442_p3 <= zext_ln544_13_fu_1928_p1(9 - 1 downto 0);

    lbuf_in1_V_address0_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, ap_block_pp3_stage0, ap_CS_fsm_pp4_stage0, ap_enable_reg_pp4_iter1, ap_block_pp4_stage0, and_ln887_reg_2651, and_ln813_reg_2731, icmp_ln805_reg_2709, icmp_ln879_8_reg_2661, icmp_ln879_9_reg_2665, zext_ln544_11_reg_2718, zext_ln544_8_fu_1452_p1, zext_ln544_12_fu_1909_p1, zext_ln544_17_fu_1945_p1, zext_ln544_14_fu_2001_p1)
    begin
        if (((ap_const_lv1_1 = and_ln813_reg_2731) and (icmp_ln879_8_reg_2661 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln887_reg_2651) and (ap_const_boolean_0 = ap_block_pp4_stage0) and (icmp_ln805_reg_2709 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0))) then 
            lbuf_in1_V_address0 <= zext_ln544_14_fu_2001_p1(9 - 1 downto 0);
        elsif (((ap_const_lv1_1 = and_ln813_reg_2731) and (icmp_ln879_9_reg_2665 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln887_reg_2651) and (ap_const_boolean_0 = ap_block_pp4_stage0) and (icmp_ln879_8_reg_2661 = ap_const_lv1_0) and (icmp_ln805_reg_2709 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0))) then 
            lbuf_in1_V_address0 <= zext_ln544_11_reg_2718(9 - 1 downto 0);
        elsif (((ap_const_lv1_1 = and_ln813_reg_2731) and (ap_const_lv1_1 = and_ln887_reg_2651) and (ap_const_boolean_0 = ap_block_pp4_stage0) and (icmp_ln879_9_reg_2665 = ap_const_lv1_0) and (icmp_ln879_8_reg_2661 = ap_const_lv1_0) and (icmp_ln805_reg_2709 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0))) then 
            lbuf_in1_V_address0 <= zext_ln544_17_fu_1945_p1(9 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (((ap_const_lv1_0 = and_ln887_reg_2651) and (icmp_ln805_reg_2709 = ap_const_lv1_0)) or ((ap_const_lv1_0 = and_ln813_reg_2731) and (icmp_ln805_reg_2709 = ap_const_lv1_0))))) then 
            lbuf_in1_V_address0 <= zext_ln544_12_fu_1909_p1(9 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
            lbuf_in1_V_address0 <= zext_ln544_8_fu_1452_p1(9 - 1 downto 0);
        else 
            lbuf_in1_V_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    lbuf_in1_V_address1_assign_proc : process(lbuf_in1_V_addr_7_gep_fu_442_p3, lbuf_in1_V_addr_6_gep_fu_477_p3, zext_ln544_13_fu_1928_p1, zext_ln544_19_fu_1963_p1, zext_ln544_15_fu_2019_p1, ap_condition_439, ap_condition_90, ap_condition_374, ap_condition_388, ap_condition_421, ap_condition_471)
    begin
        if ((ap_const_boolean_1 = ap_condition_90)) then
            if ((ap_const_boolean_1 = ap_condition_471)) then 
                lbuf_in1_V_address1 <= zext_ln544_15_fu_2019_p1(9 - 1 downto 0);
            elsif ((ap_const_boolean_1 = ap_condition_439)) then 
                lbuf_in1_V_address1 <= zext_ln544_19_fu_1963_p1(9 - 1 downto 0);
            elsif ((ap_const_boolean_1 = ap_condition_421)) then 
                lbuf_in1_V_address1 <= lbuf_in1_V_addr_6_gep_fu_477_p3;
            elsif ((ap_const_boolean_1 = ap_condition_388)) then 
                lbuf_in1_V_address1 <= lbuf_in1_V_addr_7_gep_fu_442_p3;
            elsif ((ap_const_boolean_1 = ap_condition_374)) then 
                lbuf_in1_V_address1 <= zext_ln544_13_fu_1928_p1(9 - 1 downto 0);
            else 
                lbuf_in1_V_address1 <= "XXXXXXXXX";
            end if;
        else 
            lbuf_in1_V_address1 <= "XXXXXXXXX";
        end if; 
    end process;


    lbuf_in1_V_ce0_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, ap_CS_fsm_pp4_stage0, ap_enable_reg_pp4_iter1, and_ln887_reg_2651, and_ln813_reg_2731, icmp_ln805_reg_2709, ap_block_pp3_stage0_11001, icmp_ln879_8_reg_2661, icmp_ln879_9_reg_2665, ap_block_pp4_stage0_11001)
    begin
        if ((((ap_const_lv1_1 = and_ln813_reg_2731) and (icmp_ln879_8_reg_2661 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln887_reg_2651) and (icmp_ln805_reg_2709 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)) or ((ap_const_lv1_1 = and_ln813_reg_2731) and (icmp_ln879_9_reg_2665 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln887_reg_2651) and (icmp_ln879_8_reg_2661 = ap_const_lv1_0) and (icmp_ln805_reg_2709 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)) or ((ap_const_lv1_1 = and_ln813_reg_2731) and (ap_const_lv1_1 = and_ln887_reg_2651) and (icmp_ln879_9_reg_2665 = ap_const_lv1_0) and (icmp_ln879_8_reg_2661 = ap_const_lv1_0) and (icmp_ln805_reg_2709 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)) or ((ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (((ap_const_lv1_0 = and_ln887_reg_2651) and (icmp_ln805_reg_2709 = ap_const_lv1_0)) or ((ap_const_lv1_0 = and_ln813_reg_2731) and (icmp_ln805_reg_2709 = ap_const_lv1_0)))) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            lbuf_in1_V_ce0 <= ap_const_logic_1;
        else 
            lbuf_in1_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    lbuf_in1_V_ce1_assign_proc : process(ap_CS_fsm_pp4_stage0, ap_enable_reg_pp4_iter1, and_ln887_reg_2651, and_ln813_reg_2731, icmp_ln805_reg_2709, icmp_ln879_8_reg_2661, icmp_ln879_9_reg_2665, icmp_ln879_10_reg_2669, icmp_ln879_11_reg_2674, icmp_ln879_12_reg_2679, icmp_ln879_13_reg_2684, ap_block_pp4_stage0_11001, icmp_ln887_15_fu_1922_p2, icmp_ln887_18_fu_1957_p2, icmp_ln887_16_fu_2013_p2)
    begin
        if ((((ap_const_lv1_1 = and_ln813_reg_2731) and (icmp_ln887_16_fu_2013_p2 = ap_const_lv1_1) and (icmp_ln879_8_reg_2661 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln887_reg_2651) and (icmp_ln805_reg_2709 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)) or ((ap_const_lv1_1 = and_ln813_reg_2731) and (icmp_ln887_18_fu_1957_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln887_reg_2651) and (icmp_ln879_9_reg_2665 = ap_const_lv1_0) and (icmp_ln879_8_reg_2661 = ap_const_lv1_0) and (icmp_ln805_reg_2709 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)) or ((ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (((icmp_ln887_15_fu_1922_p2 = ap_const_lv1_1) and (icmp_ln879_11_reg_2674 = ap_const_lv1_1) and (icmp_ln879_10_reg_2669 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln887_reg_2651) and (icmp_ln805_reg_2709 = ap_const_lv1_0)) or ((icmp_ln887_15_fu_1922_p2 = ap_const_lv1_1) and (icmp_ln879_11_reg_2674 = ap_const_lv1_1) and (icmp_ln879_10_reg_2669 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln813_reg_2731) and (icmp_ln805_reg_2709 = ap_const_lv1_0)))) or ((ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (((icmp_ln887_15_fu_1922_p2 = ap_const_lv1_1) and (icmp_ln879_12_reg_2679 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln887_reg_2651) and (icmp_ln879_10_reg_2669 = ap_const_lv1_0) and (icmp_ln805_reg_2709 = ap_const_lv1_0)) or ((icmp_ln887_15_fu_1922_p2 = ap_const_lv1_1) and (icmp_ln879_12_reg_2679 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln813_reg_2731) and (icmp_ln879_10_reg_2669 = ap_const_lv1_0) and (icmp_ln805_reg_2709 = ap_const_lv1_0)))) or ((ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (((icmp_ln887_15_fu_1922_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln887_reg_2651) and (icmp_ln879_13_reg_2684 = ap_const_lv1_0) and (icmp_ln879_12_reg_2679 = ap_const_lv1_0) and (icmp_ln879_10_reg_2669 = ap_const_lv1_0) and (icmp_ln805_reg_2709 = ap_const_lv1_0)) or ((icmp_ln887_15_fu_1922_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln813_reg_2731) and (icmp_ln879_13_reg_2684 = ap_const_lv1_0) and (icmp_ln879_12_reg_2679 = ap_const_lv1_0) and (icmp_ln879_10_reg_2669 = ap_const_lv1_0) and (icmp_ln805_reg_2709 = ap_const_lv1_0)))))) then 
            lbuf_in1_V_ce1 <= ap_const_logic_1;
        else 
            lbuf_in1_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    lbuf_in1_V_we0_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, icmp_ln740_reg_2508, ap_CS_fsm_pp4_stage0, ap_enable_reg_pp4_iter1, and_ln887_reg_2651, and_ln813_reg_2731, icmp_ln805_reg_2709, ap_block_pp3_stage0_11001, icmp_ln879_8_reg_2661, icmp_ln879_9_reg_2665, ap_block_pp4_stage0_11001)
    begin
        if ((((ap_const_lv1_1 = and_ln813_reg_2731) and (icmp_ln879_9_reg_2665 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln887_reg_2651) and (icmp_ln879_8_reg_2661 = ap_const_lv1_0) and (icmp_ln805_reg_2709 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)) or ((icmp_ln740_reg_2508 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            lbuf_in1_V_we0 <= ap_const_logic_1;
        else 
            lbuf_in1_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    lbuf_in2_V_addr_5_gep_fu_470_p3 <= zext_ln544_13_fu_1928_p1(9 - 1 downto 0);
    lbuf_in2_V_addr_8_gep_fu_449_p3 <= zext_ln544_13_fu_1928_p1(9 - 1 downto 0);

    lbuf_in2_V_address0_assign_proc : process(zext_ln544_11_reg_2718, zext_ln544_12_fu_1909_p1, zext_ln544_16_fu_1973_p1, zext_ln544_14_fu_2001_p1, ap_condition_90, ap_condition_348, ap_condition_430, ap_condition_446, ap_condition_462)
    begin
        if ((ap_const_boolean_1 = ap_condition_90)) then
            if ((ap_const_boolean_1 = ap_condition_462)) then 
                lbuf_in2_V_address0 <= zext_ln544_14_fu_2001_p1(9 - 1 downto 0);
            elsif ((ap_const_boolean_1 = ap_condition_446)) then 
                lbuf_in2_V_address0 <= zext_ln544_16_fu_1973_p1(9 - 1 downto 0);
            elsif ((ap_const_boolean_1 = ap_condition_430)) then 
                lbuf_in2_V_address0 <= zext_ln544_11_reg_2718(9 - 1 downto 0);
            elsif ((ap_const_boolean_1 = ap_condition_348)) then 
                lbuf_in2_V_address0 <= zext_ln544_12_fu_1909_p1(9 - 1 downto 0);
            else 
                lbuf_in2_V_address0 <= "XXXXXXXXX";
            end if;
        else 
            lbuf_in2_V_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    lbuf_in2_V_address1_assign_proc : process(lbuf_in2_V_addr_8_gep_fu_449_p3, lbuf_in2_V_addr_5_gep_fu_470_p3, zext_ln544_13_fu_1928_p1, zext_ln544_18_fu_1991_p1, zext_ln544_15_fu_2019_p1, ap_condition_455, ap_condition_90, ap_condition_471, ap_condition_367, ap_condition_394, ap_condition_414)
    begin
        if ((ap_const_boolean_1 = ap_condition_90)) then
            if ((ap_const_boolean_1 = ap_condition_471)) then 
                lbuf_in2_V_address1 <= zext_ln544_15_fu_2019_p1(9 - 1 downto 0);
            elsif ((ap_const_boolean_1 = ap_condition_455)) then 
                lbuf_in2_V_address1 <= zext_ln544_18_fu_1991_p1(9 - 1 downto 0);
            elsif ((ap_const_boolean_1 = ap_condition_414)) then 
                lbuf_in2_V_address1 <= lbuf_in2_V_addr_5_gep_fu_470_p3;
            elsif ((ap_const_boolean_1 = ap_condition_394)) then 
                lbuf_in2_V_address1 <= lbuf_in2_V_addr_8_gep_fu_449_p3;
            elsif ((ap_const_boolean_1 = ap_condition_367)) then 
                lbuf_in2_V_address1 <= zext_ln544_13_fu_1928_p1(9 - 1 downto 0);
            else 
                lbuf_in2_V_address1 <= "XXXXXXXXX";
            end if;
        else 
            lbuf_in2_V_address1 <= "XXXXXXXXX";
        end if; 
    end process;


    lbuf_in2_V_ce0_assign_proc : process(ap_CS_fsm_pp4_stage0, ap_enable_reg_pp4_iter1, and_ln887_reg_2651, and_ln813_reg_2731, icmp_ln805_reg_2709, icmp_ln879_8_reg_2661, icmp_ln879_9_reg_2665, ap_block_pp4_stage0_11001)
    begin
        if ((((ap_const_lv1_1 = and_ln813_reg_2731) and (icmp_ln879_8_reg_2661 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln887_reg_2651) and (icmp_ln805_reg_2709 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)) or ((ap_const_lv1_1 = and_ln813_reg_2731) and (icmp_ln879_9_reg_2665 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln887_reg_2651) and (icmp_ln879_8_reg_2661 = ap_const_lv1_0) and (icmp_ln805_reg_2709 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)) or ((ap_const_lv1_1 = and_ln813_reg_2731) and (ap_const_lv1_1 = and_ln887_reg_2651) and (icmp_ln879_9_reg_2665 = ap_const_lv1_0) and (icmp_ln879_8_reg_2661 = ap_const_lv1_0) and (icmp_ln805_reg_2709 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)) or ((ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (((ap_const_lv1_0 = and_ln887_reg_2651) and (icmp_ln805_reg_2709 = ap_const_lv1_0)) or ((ap_const_lv1_0 = and_ln813_reg_2731) and (icmp_ln805_reg_2709 = ap_const_lv1_0)))))) then 
            lbuf_in2_V_ce0 <= ap_const_logic_1;
        else 
            lbuf_in2_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    lbuf_in2_V_ce1_assign_proc : process(ap_CS_fsm_pp4_stage0, ap_enable_reg_pp4_iter1, and_ln887_reg_2651, and_ln813_reg_2731, icmp_ln805_reg_2709, icmp_ln879_8_reg_2661, icmp_ln879_9_reg_2665, icmp_ln879_10_reg_2669, icmp_ln879_11_reg_2674, icmp_ln879_12_reg_2679, icmp_ln879_13_reg_2684, ap_block_pp4_stage0_11001, icmp_ln887_15_fu_1922_p2, icmp_ln887_17_fu_1985_p2, icmp_ln887_16_fu_2013_p2)
    begin
        if ((((ap_const_lv1_1 = and_ln813_reg_2731) and (icmp_ln887_16_fu_2013_p2 = ap_const_lv1_1) and (icmp_ln879_8_reg_2661 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln887_reg_2651) and (icmp_ln805_reg_2709 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)) or ((ap_const_lv1_1 = and_ln813_reg_2731) and (icmp_ln887_17_fu_1985_p2 = ap_const_lv1_1) and (icmp_ln879_9_reg_2665 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln887_reg_2651) and (icmp_ln879_8_reg_2661 = ap_const_lv1_0) and (icmp_ln805_reg_2709 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)) or ((ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (((icmp_ln887_15_fu_1922_p2 = ap_const_lv1_1) and (icmp_ln879_10_reg_2669 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln887_reg_2651) and (icmp_ln879_11_reg_2674 = ap_const_lv1_0) and (icmp_ln805_reg_2709 = ap_const_lv1_0)) or ((icmp_ln887_15_fu_1922_p2 = ap_const_lv1_1) and (icmp_ln879_10_reg_2669 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln813_reg_2731) and (icmp_ln879_11_reg_2674 = ap_const_lv1_0) and (icmp_ln805_reg_2709 = ap_const_lv1_0)))) or ((ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (((icmp_ln887_15_fu_1922_p2 = ap_const_lv1_1) and (icmp_ln879_12_reg_2679 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln887_reg_2651) and (icmp_ln879_13_reg_2684 = ap_const_lv1_0) and (icmp_ln879_10_reg_2669 = ap_const_lv1_0) and (icmp_ln805_reg_2709 = ap_const_lv1_0)) or ((icmp_ln887_15_fu_1922_p2 = ap_const_lv1_1) and (icmp_ln879_12_reg_2679 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln813_reg_2731) and (icmp_ln879_13_reg_2684 = ap_const_lv1_0) and (icmp_ln879_10_reg_2669 = ap_const_lv1_0) and (icmp_ln805_reg_2709 = ap_const_lv1_0)))) or ((ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (((icmp_ln887_15_fu_1922_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln887_reg_2651) and (icmp_ln879_12_reg_2679 = ap_const_lv1_0) and (icmp_ln879_10_reg_2669 = ap_const_lv1_0) and (icmp_ln805_reg_2709 = ap_const_lv1_0)) or ((icmp_ln887_15_fu_1922_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln813_reg_2731) and (icmp_ln879_12_reg_2679 = ap_const_lv1_0) and (icmp_ln879_10_reg_2669 = ap_const_lv1_0) and (icmp_ln805_reg_2709 = ap_const_lv1_0)))))) then 
            lbuf_in2_V_ce1 <= ap_const_logic_1;
        else 
            lbuf_in2_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    lbuf_in2_V_we0_assign_proc : process(ap_CS_fsm_pp4_stage0, ap_enable_reg_pp4_iter1, and_ln887_reg_2651, and_ln813_reg_2731, icmp_ln805_reg_2709, icmp_ln879_8_reg_2661, icmp_ln879_9_reg_2665, ap_block_pp4_stage0_11001)
    begin
        if (((ap_const_lv1_1 = and_ln813_reg_2731) and (ap_const_lv1_1 = and_ln887_reg_2651) and (icmp_ln879_9_reg_2665 = ap_const_lv1_0) and (icmp_ln879_8_reg_2661 = ap_const_lv1_0) and (icmp_ln805_reg_2709 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0))) then 
            lbuf_in2_V_we0 <= ap_const_logic_1;
        else 
            lbuf_in2_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    lind1_V_2_fu_1489_p3 <= 
        lind1_V_7_reg_779 when (icmp_ln879_1_fu_1475_p2(0) = '1') else 
        p_0823_0_reg_757;
    lind1_V_3_fu_1497_p3 <= 
        p_0821_0_reg_746 when (icmp_ln879_fu_1469_p2(0) = '1') else 
        lind1_V_fu_1481_p3;
    lind1_V_4_fu_1505_p3 <= 
        p_0823_0_reg_757 when (icmp_ln879_fu_1469_p2(0) = '1') else 
        lind1_V_2_fu_1489_p3;
    lind1_V_5_fu_1527_p3 <= 
        lind1_V_3_fu_1497_p3 when (read_flag_0_reg_802(0) = '1') else 
        p_0821_0_reg_746;
    lind1_V_6_fu_1535_p3 <= 
        lind1_V_4_fu_1505_p3 when (read_flag_0_reg_802(0) = '1') else 
        p_0823_0_reg_757;
    lind1_V_fu_1481_p3 <= 
        p_0821_0_reg_746 when (icmp_ln879_1_fu_1475_p2(0) = '1') else 
        lind1_V_7_reg_779;
    mul_ln544_1_fu_1354_p0 <= mul_ln544_1_fu_1354_p00(11 - 1 downto 0);
    mul_ln544_1_fu_1354_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ret_V_3_fu_1344_p2),58));
    mul_ln544_1_fu_1354_p1 <= zext_ln1597_1_reg_2473(38 - 1 downto 0);
    mul_ln544_1_fu_1354_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(mul_ln544_1_fu_1354_p0) * unsigned(mul_ln544_1_fu_1354_p1), 58));
    mul_ln544_fu_1245_p0 <= mul_ln544_fu_1245_p00(12 - 1 downto 0);
    mul_ln544_fu_1245_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ret_V_fu_1235_p2),58));
    mul_ln544_fu_1245_p1 <= zext_ln669_1_reg_2447(38 - 1 downto 0);
    mul_ln544_fu_1245_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(mul_ln544_fu_1245_p0) * unsigned(mul_ln544_fu_1245_p1), 58));
    offset_temp_V_fu_1324_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_13_fu_1314_p4),13));
    or_ln879_fu_1666_p2 <= (and_ln879_fu_1654_p2 or and_ln879_1_fu_1660_p2);
    out_j_V_1_fu_1551_p3 <= 
        out_j_V_fu_1521_p2 when (read_flag_0_reg_802(0) = '1') else 
        lind1_V_7_reg_779;
    out_j_V_fu_1521_p2 <= std_logic_vector(unsigned(lind1_V_7_reg_779) + unsigned(ap_const_lv16_1));
    p_01010_3_fu_1750_p3 <= 
        sel_tmp108_fu_1742_p3 when (empty_93_fu_1720_p2(0) = '1') else 
        sel_tmp106_fu_1734_p3;
    p_0887_3_fu_1726_p3 <= 
        sel_tmp83_fu_1716_p1 when (empty_93_fu_1720_p2(0) = '1') else 
        sel_tmp81_fu_1684_p3;
    p_0893_3_fu_1774_p3 <= 
        sel_tmp133_fu_1766_p3 when (empty_93_fu_1720_p2(0) = '1') else 
        sel_tmp131_fu_1758_p3;
    read_index_fu_1446_p2 <= std_logic_vector(unsigned(index_assign_2_reg_676) + unsigned(ap_const_lv17_1));

    resize_out_data_V_blk_n_assign_proc : process(resize_out_data_V_full_n, ap_block_pp4_stage0, ap_enable_reg_pp4_iter2, icmp_ln805_reg_2709_pp4_iter1_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp4_stage0) and (icmp_ln805_reg_2709_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1))) then 
            resize_out_data_V_blk_n <= resize_out_data_V_full_n;
        else 
            resize_out_data_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    resize_out_data_V_din <= ((Pixels_0_2_CoreProcessUpArea_2_fu_1046_ap_return & Pixels_0_1_CoreProcessUpArea_2_fu_1035_ap_return) & Pixels_CoreProcessUpArea_2_fu_1024_ap_return);

    resize_out_data_V_write_assign_proc : process(ap_enable_reg_pp4_iter2, icmp_ln805_reg_2709_pp4_iter1_reg, ap_block_pp4_stage0_11001)
    begin
        if (((icmp_ln805_reg_2709_pp4_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1))) then 
            resize_out_data_V_write <= ap_const_logic_1;
        else 
            resize_out_data_V_write <= ap_const_logic_0;
        end if; 
    end process;

    ret_V_3_fu_1344_p2 <= std_logic_vector(unsigned(zext_ln215_10_fu_1340_p1) + unsigned(ap_const_lv14_1));
    ret_V_4_fu_1595_p2 <= std_logic_vector(unsigned(zext_ln215_11_fu_1591_p1) + unsigned(ap_const_lv14_1));
    ret_V_6_fu_1463_p2 <= std_logic_vector(unsigned(t_V_10_reg_699) + unsigned(ap_const_lv10_1));
    ret_V_fu_1235_p2 <= std_logic_vector(unsigned(zext_ln215_8_fu_1231_p1) + unsigned(ap_const_lv14_1));
    rhs_V_2_fu_1969_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(Hoffset_V_q0),14));
    rhs_V_3_fu_1941_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(Hoffset_V_q0),14));
    rhs_V_4_fu_1905_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(Hoffset_V_q0),14));
    rhs_V_fu_1997_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(Hoffset_V_q0),14));
    sel_tmp106_fu_1734_p3 <= 
        select_ln782_1_fu_1638_p3 when (sel_tmp80_fu_1678_p2(0) = '1') else 
        p_01010_0_reg_722;
    sel_tmp108_fu_1742_p3 <= 
        ap_const_lv2_2 when (sel_tmp88_fu_1710_p2(0) = '1') else 
        ap_const_lv2_1;
    sel_tmp131_fu_1758_p3 <= 
        select_ln782_2_fu_1646_p3 when (sel_tmp80_fu_1678_p2(0) = '1') else 
        p_0893_0_reg_734;
    sel_tmp133_fu_1766_p3 <= 
        ap_const_lv2_0 when (sel_tmp88_fu_1710_p2(0) = '1') else 
        ap_const_lv2_2;
    sel_tmp80_fu_1678_p2 <= (xor_ln879_fu_1672_p2 and icmp_ln879_6_fu_1620_p2);
    sel_tmp81_fu_1684_p3 <= 
        select_ln782_fu_1630_p3 when (sel_tmp80_fu_1678_p2(0) = '1') else 
        p_0887_0_reg_710;
    sel_tmp83_fu_1716_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sel_tmp88_fu_1710_p2),2));
    sel_tmp88_fu_1710_p2 <= (tmp145_fu_1704_p2 and icmp_ln879_4_fu_1610_p2);
    select_ln714_fu_1387_p3 <= 
        trunc_ln714_fu_1383_p1 when (icmp_ln887_8_fu_1377_p2(0) = '1') else 
        ap_const_lv32_0;
    select_ln782_1_fu_1638_p3 <= 
        ap_const_lv2_0 when (icmp_ln879_7_fu_1625_p2(0) = '1') else 
        p_01010_0_reg_722;
    select_ln782_2_fu_1646_p3 <= 
        ap_const_lv2_1 when (icmp_ln879_7_fu_1625_p2(0) = '1') else 
        p_0893_0_reg_734;
    select_ln782_fu_1630_p3 <= 
        ap_const_lv2_2 when (icmp_ln879_7_fu_1625_p2(0) = '1') else 
        p_0887_0_reg_710;
    select_ln879_1_fu_2125_p3 <= 
        lbuf_in0_V_q0 when (and_ln879_8_fu_2064_p2(0) = '1') else 
        select_ln879_fu_2117_p3;
    select_ln879_2_fu_2133_p3 <= 
        lbuf_in2_V_q0 when (and_ln879_9_fu_2077_p2(0) = '1') else 
        select_ln879_1_fu_2125_p3;
    select_ln879_3_fu_2141_p3 <= 
        lbuf_in0_V_q0 when (and_ln879_11_fu_2090_p2(0) = '1') else 
        select_ln879_2_fu_2133_p3;
    select_ln879_fu_2117_p3 <= 
        lbuf_in2_V_q0 when (and_ln879_5_fu_2042_p2(0) = '1') else 
        lbuf_in1_V_q0;
    select_ln887_6_fu_1141_p3 <= 
        lbuf_in2_V_q0 when (icmp_ln887_13_reg_2740(0) = '1') else 
        ap_const_lv24_0;
    select_ln887_8_fu_1105_p3 <= 
        lbuf_in0_V_q0 when (icmp_ln887_13_reg_2740(0) = '1') else 
        ap_const_lv24_0;
    select_ln887_fu_1132_p3 <= 
        lbuf_in1_V_q0 when (icmp_ln887_13_reg_2740(0) = '1') else 
        ap_const_lv24_0;

    stream_in_data_V_blk_n_assign_proc : process(stream_in_data_V_empty_n, ap_CS_fsm_pp2_stage0, ap_enable_reg_pp2_iter1, ap_block_pp2_stage0, icmp_ln733_reg_2494, ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, ap_block_pp3_stage0, icmp_ln740_reg_2508, ap_CS_fsm_pp4_stage0, ap_enable_reg_pp4_iter1, ap_block_pp4_stage0, and_ln887_reg_2651, and_ln813_reg_2731)
    begin
        if ((((ap_const_lv1_1 = and_ln813_reg_2731) and (ap_const_lv1_1 = and_ln887_reg_2651) and (ap_const_boolean_0 = ap_block_pp4_stage0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)) or ((ap_const_boolean_0 = ap_block_pp3_stage0) and (icmp_ln740_reg_2508 = ap_const_lv1_0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)) or ((icmp_ln733_reg_2494 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp2_stage0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0)))) then 
            stream_in_data_V_blk_n <= stream_in_data_V_empty_n;
        else 
            stream_in_data_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    stream_in_data_V_read_assign_proc : process(ap_CS_fsm_pp2_stage0, ap_enable_reg_pp2_iter1, icmp_ln733_reg_2494, ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, icmp_ln740_reg_2508, ap_CS_fsm_pp4_stage0, ap_enable_reg_pp4_iter1, ap_block_pp2_stage0_11001, ap_block_pp3_stage0_11001, ap_predicate_op305_read_state19, ap_block_pp4_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (ap_predicate_op305_read_state19 = ap_const_boolean_1) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)) or ((icmp_ln740_reg_2508 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)) or ((icmp_ln733_reg_2494 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0)))) then 
            stream_in_data_V_read <= ap_const_logic_1;
        else 
            stream_in_data_V_read <= ap_const_logic_0;
        end if; 
    end process;

    t_V_7_fu_1513_p3 <= 
        lind1_V_7_reg_779 when (icmp_ln879_fu_1469_p2(0) = '1') else 
        p_0831_0_reg_768;
    t_V_9_fu_1543_p3 <= 
        t_V_7_fu_1513_p3 when (read_flag_0_reg_802(0) = '1') else 
        p_0831_0_reg_768;
    tmp145_fu_1704_p2 <= (xor_ln879_1_fu_1698_p2 and icmp_ln879_5_fu_1615_p2);
    tmp_10_fu_1204_p4 <= add_ln673_fu_1198_p2(42 downto 32);
    tmp_11_fu_1219_p3 <= (x_V_fu_1180_p2 & ap_const_lv32_0);
    tmp_12_fu_1260_p3 <= Xtemp_fu_1254_p2(58 downto 58);
    tmp_13_fu_1314_p4 <= add_ln709_fu_1308_p2(41 downto 32);
    tmp_14_fu_1328_p3 <= (x_V_1_fu_1290_p2 & ap_const_lv32_0);
    tmp_15_fu_1369_p3 <= Ytemp_fu_1363_p2(58 downto 58);
    trunc_ln1597_fu_1273_p1 <= tmp_s_reg_2437(32 - 1 downto 0);
    trunc_ln669_fu_1163_p1 <= grp_xFUDivAreaUp_2_fu_984_ap_return(32 - 1 downto 0);
    trunc_ln678_fu_1268_p1 <= Xtemp_fu_1254_p2(32 - 1 downto 0);
    trunc_ln714_fu_1383_p1 <= Ytemp_fu_1363_p2(32 - 1 downto 0);
    write_index_fu_1793_p2 <= std_logic_vector(unsigned(write_index_0_reg_790) + unsigned(ap_const_lv20_500));
    x_V_1_fu_1290_p2 <= std_logic_vector(unsigned(t_V_4_reg_619) + unsigned(ap_const_lv10_1));
    x_V_2_fu_1417_p2 <= std_logic_vector(unsigned(ap_phi_mux_t_V_5_phi_fu_645_p4) + unsigned(ap_const_lv9_1));
    x_V_3_fu_1440_p2 <= std_logic_vector(unsigned(ap_phi_mux_t_V_6_phi_fu_668_p4) + unsigned(ap_const_lv13_1));
    x_V_fu_1180_p2 <= std_logic_vector(unsigned(t_V_reg_597) + unsigned(ap_const_lv11_1));
    xor_ln879_1_fu_1698_p2 <= (ap_const_lv1_1 xor and_ln879_2_fu_1692_p2);
    xor_ln879_2_fu_1835_p2 <= (icmp_ln879_11_fu_1817_p2 xor ap_const_lv1_1);
    xor_ln879_3_fu_1841_p2 <= (icmp_ln879_10_fu_1811_p2 xor ap_const_lv1_1);
    xor_ln879_4_fu_1847_p2 <= (icmp_ln879_13_fu_1829_p2 xor ap_const_lv1_1);
    xor_ln879_5_fu_1853_p2 <= (icmp_ln879_12_fu_1823_p2 xor ap_const_lv1_1);
    xor_ln879_fu_1672_p2 <= (or_ln879_fu_1666_p2 xor ap_const_lv1_1);
    zext_ln1353_fu_1601_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ret_V_4_fu_1595_p2),16));
    zext_ln1472_1_fu_1359_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(mul_ln544_1_fu_1354_p2),59));
    zext_ln1472_fu_1250_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(mul_ln544_fu_1245_p2),59));
    zext_ln1597_1_fu_1280_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(reg_1159),58));
    zext_ln1597_fu_1276_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln1597_fu_1273_p1),42));
    zext_ln215_10_fu_1340_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_13_fu_1314_p4),14));
    zext_ln215_11_fu_1591_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(Voffset_V_q0),14));
    zext_ln215_8_fu_1231_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_10_fu_1204_p4),14));
    zext_ln215_9_fu_1336_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_14_fu_1328_p3),59));
    zext_ln215_fu_1227_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_11_fu_1219_p3),59));
    zext_ln544_10_fu_1571_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ret_V_6_fu_1463_p2),64));
    zext_ln544_11_fu_1877_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(r_V_reg_813),64));
    zext_ln544_12_fu_1909_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(Hoffset_V_q0),64));
    zext_ln544_13_fu_1928_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln1353_5_fu_1916_p2),64));
    zext_ln544_14_fu_2001_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(Hoffset_V_q0),64));
    zext_ln544_15_fu_2019_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln1353_fu_2007_p2),64));
    zext_ln544_16_fu_1973_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(Hoffset_V_q0),64));
    zext_ln544_17_fu_1945_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(Hoffset_V_q0),64));
    zext_ln544_18_fu_1991_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln1353_3_fu_1979_p2),64));
    zext_ln544_19_fu_1963_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln1353_4_fu_1951_p2),64));
    zext_ln544_5_fu_1296_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(t_V_4_reg_619),64));
    zext_ln544_7_fu_1429_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(t_V_5_reg_641),64));
    zext_ln544_8_fu_1452_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(t_V_6_reg_664),64));
    zext_ln544_9_fu_1559_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(t_V_10_reg_699),64));
    zext_ln544_fu_1186_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(t_V_reg_597),64));
    zext_ln669_1_fu_1170_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(reg_1159),58));
    zext_ln669_fu_1167_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln669_reg_2432),43));
    zext_ln879_fu_1582_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(Voffset_V_q0),16));
end behav;
