module module_0 (
    id_1,
    id_2,
    input [id_1 : id_2] id_3,
    id_4
);
  always @(posedge id_3[id_1==1'b0] or negedge id_3) begin
    if (id_1 || id_2[1]) begin
      id_4[1] <= #1 id_3;
      id_3 <= id_2[id_1];
    end else begin
      if (id_5) begin
        id_5 <= (1'h0);
      end else begin
        id_6[1] <= id_6[id_6];
      end
    end
  end
  assign id_7 = id_7;
  parameter id_8 = (1);
  id_9 id_10 (
      .id_8 (id_11),
      .id_8 (id_9),
      .id_7 (id_9),
      .id_11((id_9)),
      .id_8 (id_9),
      .id_11(id_7[id_9[id_9^1]])
  );
  logic id_12 (
      .id_7 (id_9),
      .id_11(1),
      1'b0
  );
  assign id_8 = 1;
  id_13 id_14 (
      .id_11(id_12),
      .id_9 (id_9),
      .id_9 ((1))
  );
  logic id_15;
  id_16 id_17 (
      .id_16(id_7[1]),
      .id_13(id_8),
      .id_10(id_11)
  );
  logic id_18;
  logic id_19 (
      .id_18(1),
      1
  );
  logic id_20;
  id_21 id_22 (
      .id_16(id_11),
      .id_18(id_18)
  );
  logic id_23;
  id_24 id_25 (
      .id_10(1),
      .id_11(id_21),
      .id_22(id_9)
  );
  logic id_26;
  id_27 id_28 (
      .id_13(1),
      .id_13(id_24),
      .id_25(1)
  );
  id_29 id_30 (
      .id_22(1),
      .id_13(id_8),
      .id_21(id_29[1] & 1'b0 | id_13),
      .id_18(id_15),
      .id_24(1),
      .id_21(1)
  );
  initial begin
    id_16[1'd0] <= id_15;
  end
  id_31 id_32 (
      id_33,
      .id_33(id_31),
      id_33,
      .id_33(id_31[1'b0])
  );
  id_34 id_35 (
      .id_32(1'b0),
      .id_31(1),
      .id_32(id_34),
      .id_31(1)
  );
  id_36 id_37 (
      .id_36(id_32),
      .id_33(1),
      .id_32(id_38),
      .  id_34  (  id_36  |  id_36  |  id_32  |  id_35  [  id_35  ]  |  id_36  |  id_36  |  1 'd0 |  (  id_36  &  id_35  )  |  id_39  |  ~  (  id_33  )  |  1  |  id_39  |  1  |  id_32  |  id_32  |  id_31  |  id_38  |  id_33  [  id_34  :  id_38  ]  |  1  |  id_34  |  id_35  |  ~  id_33  |  id_39  |  id_35  |  id_33  |  id_36  |  id_39  [  1  ]  |  id_35  [  1  ]  |  id_36  [  id_32  ]  |  1  |  1  |  (  1  )  |  id_34  |  id_36  |  id_33  )  ,
      .id_34(id_35),
      .id_34((1))
  );
  logic id_40 (
      id_36,
      id_32,
      1,
      .id_39(id_38[id_31]),
      id_37
  );
  logic id_41;
  id_42 id_43 (
      .id_39(id_34 - id_38),
      .id_42(1),
      .id_38(1 & 1)
  );
  assign id_38 = id_42 ? 1 : id_41 ? id_43 : 1;
  id_44 id_45 (
      .id_37(1),
      .id_35(id_34),
      .id_39(id_44[id_40]),
      .id_31(id_32)
  );
  logic [id_31 : id_37] id_46 = 1 == id_45;
  always @(negedge id_32)
    if (id_37[id_34]) begin
      id_36[(id_42)] <= id_34;
    end
  assign id_47 = 1 & id_47;
  id_48 id_49 (
      .id_47(id_47[1]),
      .id_50(id_47)
  );
  logic id_51;
  id_52 id_53 (
      .id_52(1),
      {
        id_50,
        id_51,
        (1),
        id_49[1] ^ id_47 & id_51 & id_51 & id_48 & 1'b0 & 1,
        id_52[id_51],
        1,
        1,
        1 & 1 & id_49 & id_52 & id_51 & id_50,
        id_48[id_48[1'd0]],
        1'b0,
        1,
        1'h0,
        id_50,
        id_49#(
            .id_52(id_47),
            .id_47(1),
            .id_49(1'b0),
            .id_51(id_47)
        ),
        id_51[id_51],
        1'h0,
        1'b0,
        id_49,
        id_51[(id_49)],
        id_47,
        id_48,
        id_49,
        1'b0,
        1'b0,
        id_47,
        id_54,
        1,
        ~id_48,
        id_47[id_52],
        1,
        1'b0,
        1,
        id_51[id_50[id_49]] - 1'b0,
        id_50,
        id_48,
        id_51,
        1,
        ~id_52,
        1,
        (1),
        id_52,
        id_49,
        id_52,
        id_48,
        id_54,
        id_49,
        1,
        id_51[id_51],
        id_50,
        id_50,
        id_51,
        id_48[id_50],
        id_51,
        id_47,
        id_52[id_54],
        id_50[1],
        1,
        1,
        1'h0,
        id_48,
        1,
        id_47,
        id_52[id_49[id_49]],
        id_52,
        id_48,
        id_54,
        1,
        1,
        id_54,
        id_50,
        1,
        id_52,
        id_52,
        1,
        id_50,
        id_54,
        ~(id_52),
        id_52
      },
      .id_50(1'b0)
  );
  id_55 id_56 (
      .id_49(id_54 == id_52),
      .id_50((id_54))
  );
  id_57 id_58 (
      .id_47(id_55),
      .id_48(id_50[1]),
      .id_47(id_49),
      .id_47(id_49),
      .id_48(1),
      .id_57(id_56[1'd0]),
      .id_54((id_55)),
      .id_51(id_53[id_47]),
      .id_54(1)
  );
  logic id_59;
  id_60 id_61 (
      .id_52(1),
      .id_58(id_48),
      .id_58(1)
  );
  logic id_62;
  logic [id_56 : 1 'b0] id_63;
  id_64 id_65 (
      .id_48(id_64),
      .id_50(id_56[1])
  );
endmodule
