// Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, the Altera Quartus II License Agreement,
// the Altera MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Altera and sold by Altera or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition"

// DATE "04/10/2018 01:14:46"

// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

// 
// This Verilog file should be used for ModelSim-Altera (SystemVerilog) only
// 

`timescale 1 ps/ 1 ps

module test (
	Clk,
	Reset,
	Shutter,
	Run,
	SCCB_Run,
	Cam_vsync,
	Cam_href,
	Cam_pclk,
	Cam_data,
	Cam_pwdn,
	Cam_reset_N,
	Cam_sdioc,
	Cam_xclk,
	Cam_sdiod,
	VGA_R,
	VGA_G,
	VGA_B,
	VGA_CLK,
	VGA_SYNC_N,
	VGA_BLANK_N,
	VGA_VS,
	VGA_HS,
	SRAM_ADDR,
	SRAM_DQ,
	SRAM_OE_N,
	SRAM_WE_N,
	SRAM_CE_N,
	SRAM_LB_N,
	SRAM_UB_N,
	LEDR1,
	LEDR2,
	LEDR3,
	LEDR4,
	LEDR5,
	LEDR6,
	LEDR7,
	HEX0,
	HEX1,
	HEX2,
	HEX3,
	HEX4,
	HEX5,
	HEX6,
	HEX7,
	sdram_wire_addr,
	sdram_wire_ba,
	sdram_wire_cas_n,
	sdram_wire_cke,
	sdram_wire_cs_n,
	sdram_wire_dq,
	sdram_wire_dqm,
	sdram_wire_ras_n,
	sdram_wire_we_n,
	sdram_wire_clk,
	SW1,
	SW2,
	SW14,
	SW15,
	SW16,
	SW17);
input 	reg Clk ;
input 	reg Reset ;
input 	reg Shutter ;
input 	reg Run ;
input 	reg SCCB_Run ;
input 	reg Cam_vsync ;
input 	reg Cam_href ;
input 	reg Cam_pclk ;
input 	logic [7:0] Cam_data ;
output 	reg Cam_pwdn ;
output 	reg Cam_reset_N ;
output 	reg Cam_sdioc ;
output 	reg Cam_xclk ;
inout 	reg Cam_sdiod ;
output 	logic [7:0] VGA_R ;
output 	logic [7:0] VGA_G ;
output 	logic [7:0] VGA_B ;
output 	reg VGA_CLK ;
output 	reg VGA_SYNC_N ;
output 	reg VGA_BLANK_N ;
output 	reg VGA_VS ;
output 	reg VGA_HS ;
output 	logic [19:0] SRAM_ADDR ;
inout 	logic [15:0] SRAM_DQ ;
output 	reg SRAM_OE_N ;
output 	reg SRAM_WE_N ;
output 	reg SRAM_CE_N ;
output 	reg SRAM_LB_N ;
output 	reg SRAM_UB_N ;
output 	reg LEDR1 ;
output 	reg LEDR2 ;
output 	reg LEDR3 ;
output 	reg LEDR4 ;
output 	reg LEDR5 ;
output 	reg LEDR6 ;
output 	reg LEDR7 ;
output 	logic [6:0] HEX0 ;
output 	logic [6:0] HEX1 ;
output 	logic [6:0] HEX2 ;
output 	logic [6:0] HEX3 ;
output 	logic [6:0] HEX4 ;
output 	logic [6:0] HEX5 ;
output 	logic [6:0] HEX6 ;
output 	logic [6:0] HEX7 ;
output 	logic [12:0] sdram_wire_addr ;
output 	logic [1:0] sdram_wire_ba ;
output 	reg sdram_wire_cas_n ;
output 	reg sdram_wire_cke ;
output 	reg sdram_wire_cs_n ;
inout 	logic [31:0] sdram_wire_dq ;
output 	logic [3:0] sdram_wire_dqm ;
output 	reg sdram_wire_ras_n ;
output 	reg sdram_wire_we_n ;
output 	reg sdram_wire_clk ;
input 	reg SW1 ;
input 	reg SW2 ;
input 	reg SW14 ;
input 	reg SW15 ;
input 	reg SW16 ;
input 	reg SW17 ;

// Design Ports Information
// Shutter	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Cam_pwdn	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Cam_reset_N	=>  Location: PIN_M25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Cam_sdioc	=>  Location: PIN_AC15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Cam_xclk	=>  Location: PIN_AD25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[0]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[1]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[2]	=>  Location: PIN_D10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[3]	=>  Location: PIN_F12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[4]	=>  Location: PIN_G10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[5]	=>  Location: PIN_J12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[6]	=>  Location: PIN_H8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[7]	=>  Location: PIN_H10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[0]	=>  Location: PIN_G8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[1]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[2]	=>  Location: PIN_F8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[3]	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[4]	=>  Location: PIN_C8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[5]	=>  Location: PIN_B8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[6]	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[7]	=>  Location: PIN_C9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[0]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[1]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[2]	=>  Location: PIN_C11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[3]	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[4]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[5]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[6]	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[7]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_CLK	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_SYNC_N	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_BLANK_N	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_VS	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_HS	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_ADDR[0]	=>  Location: PIN_AB7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_ADDR[1]	=>  Location: PIN_AD7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_ADDR[2]	=>  Location: PIN_AE7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_ADDR[3]	=>  Location: PIN_AC7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_ADDR[4]	=>  Location: PIN_AB6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_ADDR[5]	=>  Location: PIN_AE6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_ADDR[6]	=>  Location: PIN_AB5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_ADDR[7]	=>  Location: PIN_AC5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_ADDR[8]	=>  Location: PIN_AF5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_ADDR[9]	=>  Location: PIN_T7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_ADDR[10]	=>  Location: PIN_AF2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_ADDR[11]	=>  Location: PIN_AD3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_ADDR[12]	=>  Location: PIN_AB4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_ADDR[13]	=>  Location: PIN_AC3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_ADDR[14]	=>  Location: PIN_AA4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_ADDR[15]	=>  Location: PIN_AB11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_ADDR[16]	=>  Location: PIN_AC11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_ADDR[17]	=>  Location: PIN_AB9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_ADDR[18]	=>  Location: PIN_AB8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_ADDR[19]	=>  Location: PIN_T8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_OE_N	=>  Location: PIN_AD5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_WE_N	=>  Location: PIN_AE8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_CE_N	=>  Location: PIN_AF8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_LB_N	=>  Location: PIN_AD4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_UB_N	=>  Location: PIN_AC4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR1	=>  Location: PIN_F19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR2	=>  Location: PIN_E19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR3	=>  Location: PIN_F21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR4	=>  Location: PIN_F18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR5	=>  Location: PIN_E18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR6	=>  Location: PIN_J19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR7	=>  Location: PIN_H19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[0]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[1]	=>  Location: PIN_F22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[2]	=>  Location: PIN_E17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[3]	=>  Location: PIN_L26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[4]	=>  Location: PIN_L25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[5]	=>  Location: PIN_J22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[6]	=>  Location: PIN_H22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[0]	=>  Location: PIN_M24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[1]	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[2]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[3]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[4]	=>  Location: PIN_W25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[5]	=>  Location: PIN_U23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[6]	=>  Location: PIN_U24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[0]	=>  Location: PIN_AA25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[1]	=>  Location: PIN_AA26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[2]	=>  Location: PIN_Y25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[3]	=>  Location: PIN_W26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[4]	=>  Location: PIN_Y26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[5]	=>  Location: PIN_W27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[6]	=>  Location: PIN_W28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[0]	=>  Location: PIN_V21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[1]	=>  Location: PIN_U21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[2]	=>  Location: PIN_AB20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[3]	=>  Location: PIN_AA21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[4]	=>  Location: PIN_AD24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[5]	=>  Location: PIN_AF23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[6]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[0]	=>  Location: PIN_AB19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[1]	=>  Location: PIN_AA19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[2]	=>  Location: PIN_AG21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[3]	=>  Location: PIN_AH21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[4]	=>  Location: PIN_AE19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[5]	=>  Location: PIN_AF19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[6]	=>  Location: PIN_AE18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[0]	=>  Location: PIN_AD18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[1]	=>  Location: PIN_AC18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[2]	=>  Location: PIN_AB18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[3]	=>  Location: PIN_AH19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[4]	=>  Location: PIN_AG19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[5]	=>  Location: PIN_AF18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[6]	=>  Location: PIN_AH18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX6[0]	=>  Location: PIN_AA17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX6[1]	=>  Location: PIN_AB16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX6[2]	=>  Location: PIN_AA16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX6[3]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX6[4]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX6[5]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX6[6]	=>  Location: PIN_AC17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX7[0]	=>  Location: PIN_AD17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX7[1]	=>  Location: PIN_AE17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX7[2]	=>  Location: PIN_AG17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX7[3]	=>  Location: PIN_AH17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX7[4]	=>  Location: PIN_AF17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX7[5]	=>  Location: PIN_AG18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX7[6]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sdram_wire_addr[0]	=>  Location: PIN_R6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sdram_wire_addr[1]	=>  Location: PIN_V8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sdram_wire_addr[2]	=>  Location: PIN_U8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sdram_wire_addr[3]	=>  Location: PIN_P1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sdram_wire_addr[4]	=>  Location: PIN_V5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sdram_wire_addr[5]	=>  Location: PIN_W8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sdram_wire_addr[6]	=>  Location: PIN_W7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sdram_wire_addr[7]	=>  Location: PIN_AA7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sdram_wire_addr[8]	=>  Location: PIN_Y5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sdram_wire_addr[9]	=>  Location: PIN_Y6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sdram_wire_addr[10]	=>  Location: PIN_R5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sdram_wire_addr[11]	=>  Location: PIN_AA5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sdram_wire_addr[12]	=>  Location: PIN_Y7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sdram_wire_ba[0]	=>  Location: PIN_U7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sdram_wire_ba[1]	=>  Location: PIN_R4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sdram_wire_cas_n	=>  Location: PIN_V7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sdram_wire_cke	=>  Location: PIN_AA6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sdram_wire_cs_n	=>  Location: PIN_T4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sdram_wire_dqm[0]	=>  Location: PIN_U2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sdram_wire_dqm[1]	=>  Location: PIN_W4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sdram_wire_dqm[2]	=>  Location: PIN_K8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sdram_wire_dqm[3]	=>  Location: PIN_N8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sdram_wire_ras_n	=>  Location: PIN_U6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sdram_wire_we_n	=>  Location: PIN_V6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sdram_wire_clk	=>  Location: PIN_AE5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW1	=>  Location: PIN_AC28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW2	=>  Location: PIN_AC27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW14	=>  Location: PIN_AA23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW15	=>  Location: PIN_AA22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW16	=>  Location: PIN_Y24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW17	=>  Location: PIN_Y23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sdram_wire_dq[0]	=>  Location: PIN_W3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sdram_wire_dq[1]	=>  Location: PIN_W2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sdram_wire_dq[2]	=>  Location: PIN_V4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sdram_wire_dq[3]	=>  Location: PIN_W1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sdram_wire_dq[4]	=>  Location: PIN_V3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sdram_wire_dq[5]	=>  Location: PIN_V2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sdram_wire_dq[6]	=>  Location: PIN_V1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sdram_wire_dq[7]	=>  Location: PIN_U3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sdram_wire_dq[8]	=>  Location: PIN_Y3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sdram_wire_dq[9]	=>  Location: PIN_Y4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sdram_wire_dq[10]	=>  Location: PIN_AB1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sdram_wire_dq[11]	=>  Location: PIN_AA3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sdram_wire_dq[12]	=>  Location: PIN_AB2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sdram_wire_dq[13]	=>  Location: PIN_AC1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sdram_wire_dq[14]	=>  Location: PIN_AB3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sdram_wire_dq[15]	=>  Location: PIN_AC2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sdram_wire_dq[16]	=>  Location: PIN_M8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sdram_wire_dq[17]	=>  Location: PIN_L8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sdram_wire_dq[18]	=>  Location: PIN_P2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sdram_wire_dq[19]	=>  Location: PIN_N3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sdram_wire_dq[20]	=>  Location: PIN_N4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sdram_wire_dq[21]	=>  Location: PIN_M4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sdram_wire_dq[22]	=>  Location: PIN_M7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sdram_wire_dq[23]	=>  Location: PIN_L7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sdram_wire_dq[24]	=>  Location: PIN_U5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sdram_wire_dq[25]	=>  Location: PIN_R7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sdram_wire_dq[26]	=>  Location: PIN_R1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sdram_wire_dq[27]	=>  Location: PIN_R2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sdram_wire_dq[28]	=>  Location: PIN_R3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sdram_wire_dq[29]	=>  Location: PIN_T3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sdram_wire_dq[30]	=>  Location: PIN_U4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sdram_wire_dq[31]	=>  Location: PIN_U1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Cam_sdiod	=>  Location: PIN_AB22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_DQ[0]	=>  Location: PIN_AH3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_DQ[1]	=>  Location: PIN_AF4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_DQ[2]	=>  Location: PIN_AG4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_DQ[3]	=>  Location: PIN_AH4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_DQ[4]	=>  Location: PIN_AF6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_DQ[5]	=>  Location: PIN_AG6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_DQ[6]	=>  Location: PIN_AH6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_DQ[7]	=>  Location: PIN_AF7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_DQ[8]	=>  Location: PIN_AD1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_DQ[9]	=>  Location: PIN_AD2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_DQ[10]	=>  Location: PIN_AE2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_DQ[11]	=>  Location: PIN_AE1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_DQ[12]	=>  Location: PIN_AE3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_DQ[13]	=>  Location: PIN_AE4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_DQ[14]	=>  Location: PIN_AF3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_DQ[15]	=>  Location: PIN_AG3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Reset	=>  Location: PIN_R24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Run	=>  Location: PIN_M21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Clk	=>  Location: PIN_Y2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Cam_pclk	=>  Location: PIN_AH25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Cam_href	=>  Location: PIN_AE24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SCCB_Run	=>  Location: PIN_M23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Cam_data[5]	=>  Location: PIN_AE20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Cam_data[6]	=>  Location: PIN_AF26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Cam_data[7]	=>  Location: PIN_AH22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Cam_data[2]	=>  Location: PIN_AH26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Cam_data[3]	=>  Location: PIN_AF20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Cam_data[4]	=>  Location: PIN_AG23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Cam_data[0]	=>  Location: PIN_AG26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Cam_data[1]	=>  Location: PIN_AH23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Cam_vsync	=>  Location: PIN_AG22,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("test_7_1200mv_0c_v_slow.sdo");
// synopsys translate_on

wire \Shutter~input_o ;
wire \SW1~input_o ;
wire \SW2~input_o ;
wire \SW14~input_o ;
wire \SW15~input_o ;
wire \SW16~input_o ;
wire \SW17~input_o ;
wire \sdram_wire_dq[0]~input_o ;
wire \sdram_wire_dq[1]~input_o ;
wire \sdram_wire_dq[2]~input_o ;
wire \sdram_wire_dq[3]~input_o ;
wire \sdram_wire_dq[4]~input_o ;
wire \sdram_wire_dq[5]~input_o ;
wire \sdram_wire_dq[6]~input_o ;
wire \sdram_wire_dq[7]~input_o ;
wire \sdram_wire_dq[8]~input_o ;
wire \sdram_wire_dq[9]~input_o ;
wire \sdram_wire_dq[10]~input_o ;
wire \sdram_wire_dq[11]~input_o ;
wire \sdram_wire_dq[12]~input_o ;
wire \sdram_wire_dq[13]~input_o ;
wire \sdram_wire_dq[14]~input_o ;
wire \sdram_wire_dq[15]~input_o ;
wire \sdram_wire_dq[16]~input_o ;
wire \sdram_wire_dq[17]~input_o ;
wire \sdram_wire_dq[18]~input_o ;
wire \sdram_wire_dq[19]~input_o ;
wire \sdram_wire_dq[20]~input_o ;
wire \sdram_wire_dq[21]~input_o ;
wire \sdram_wire_dq[22]~input_o ;
wire \sdram_wire_dq[23]~input_o ;
wire \sdram_wire_dq[24]~input_o ;
wire \sdram_wire_dq[25]~input_o ;
wire \sdram_wire_dq[26]~input_o ;
wire \sdram_wire_dq[27]~input_o ;
wire \sdram_wire_dq[28]~input_o ;
wire \sdram_wire_dq[29]~input_o ;
wire \sdram_wire_dq[30]~input_o ;
wire \sdram_wire_dq[31]~input_o ;
wire \Cam_sdiod~input_o ;
wire \SRAM_DQ[0]~input_o ;
wire \SRAM_DQ[1]~input_o ;
wire \SRAM_DQ[2]~input_o ;
wire \SRAM_DQ[3]~input_o ;
wire \SRAM_DQ[4]~input_o ;
wire \SRAM_DQ[5]~input_o ;
wire \SRAM_DQ[6]~input_o ;
wire \SRAM_DQ[7]~input_o ;
wire \SRAM_DQ[8]~input_o ;
wire \SRAM_DQ[9]~input_o ;
wire \SRAM_DQ[10]~input_o ;
wire \SRAM_DQ[11]~input_o ;
wire \SRAM_DQ[12]~input_o ;
wire \SRAM_DQ[13]~input_o ;
wire \SRAM_DQ[14]~input_o ;
wire \SRAM_DQ[15]~input_o ;
wire \sdram_wire_dq[0]~output_o ;
wire \sdram_wire_dq[1]~output_o ;
wire \sdram_wire_dq[2]~output_o ;
wire \sdram_wire_dq[3]~output_o ;
wire \sdram_wire_dq[4]~output_o ;
wire \sdram_wire_dq[5]~output_o ;
wire \sdram_wire_dq[6]~output_o ;
wire \sdram_wire_dq[7]~output_o ;
wire \sdram_wire_dq[8]~output_o ;
wire \sdram_wire_dq[9]~output_o ;
wire \sdram_wire_dq[10]~output_o ;
wire \sdram_wire_dq[11]~output_o ;
wire \sdram_wire_dq[12]~output_o ;
wire \sdram_wire_dq[13]~output_o ;
wire \sdram_wire_dq[14]~output_o ;
wire \sdram_wire_dq[15]~output_o ;
wire \sdram_wire_dq[16]~output_o ;
wire \sdram_wire_dq[17]~output_o ;
wire \sdram_wire_dq[18]~output_o ;
wire \sdram_wire_dq[19]~output_o ;
wire \sdram_wire_dq[20]~output_o ;
wire \sdram_wire_dq[21]~output_o ;
wire \sdram_wire_dq[22]~output_o ;
wire \sdram_wire_dq[23]~output_o ;
wire \sdram_wire_dq[24]~output_o ;
wire \sdram_wire_dq[25]~output_o ;
wire \sdram_wire_dq[26]~output_o ;
wire \sdram_wire_dq[27]~output_o ;
wire \sdram_wire_dq[28]~output_o ;
wire \sdram_wire_dq[29]~output_o ;
wire \sdram_wire_dq[30]~output_o ;
wire \sdram_wire_dq[31]~output_o ;
wire \Cam_sdiod~output_o ;
wire \SRAM_DQ[0]~output_o ;
wire \SRAM_DQ[1]~output_o ;
wire \SRAM_DQ[2]~output_o ;
wire \SRAM_DQ[3]~output_o ;
wire \SRAM_DQ[4]~output_o ;
wire \SRAM_DQ[5]~output_o ;
wire \SRAM_DQ[6]~output_o ;
wire \SRAM_DQ[7]~output_o ;
wire \SRAM_DQ[8]~output_o ;
wire \SRAM_DQ[9]~output_o ;
wire \SRAM_DQ[10]~output_o ;
wire \SRAM_DQ[11]~output_o ;
wire \SRAM_DQ[12]~output_o ;
wire \SRAM_DQ[13]~output_o ;
wire \SRAM_DQ[14]~output_o ;
wire \SRAM_DQ[15]~output_o ;
wire \Cam_pwdn~output_o ;
wire \Cam_reset_N~output_o ;
wire \Cam_sdioc~output_o ;
wire \Cam_xclk~output_o ;
wire \VGA_R[0]~output_o ;
wire \VGA_R[1]~output_o ;
wire \VGA_R[2]~output_o ;
wire \VGA_R[3]~output_o ;
wire \VGA_R[4]~output_o ;
wire \VGA_R[5]~output_o ;
wire \VGA_R[6]~output_o ;
wire \VGA_R[7]~output_o ;
wire \VGA_G[0]~output_o ;
wire \VGA_G[1]~output_o ;
wire \VGA_G[2]~output_o ;
wire \VGA_G[3]~output_o ;
wire \VGA_G[4]~output_o ;
wire \VGA_G[5]~output_o ;
wire \VGA_G[6]~output_o ;
wire \VGA_G[7]~output_o ;
wire \VGA_B[0]~output_o ;
wire \VGA_B[1]~output_o ;
wire \VGA_B[2]~output_o ;
wire \VGA_B[3]~output_o ;
wire \VGA_B[4]~output_o ;
wire \VGA_B[5]~output_o ;
wire \VGA_B[6]~output_o ;
wire \VGA_B[7]~output_o ;
wire \VGA_CLK~output_o ;
wire \VGA_SYNC_N~output_o ;
wire \VGA_BLANK_N~output_o ;
wire \VGA_VS~output_o ;
wire \VGA_HS~output_o ;
wire \SRAM_ADDR[0]~output_o ;
wire \SRAM_ADDR[1]~output_o ;
wire \SRAM_ADDR[2]~output_o ;
wire \SRAM_ADDR[3]~output_o ;
wire \SRAM_ADDR[4]~output_o ;
wire \SRAM_ADDR[5]~output_o ;
wire \SRAM_ADDR[6]~output_o ;
wire \SRAM_ADDR[7]~output_o ;
wire \SRAM_ADDR[8]~output_o ;
wire \SRAM_ADDR[9]~output_o ;
wire \SRAM_ADDR[10]~output_o ;
wire \SRAM_ADDR[11]~output_o ;
wire \SRAM_ADDR[12]~output_o ;
wire \SRAM_ADDR[13]~output_o ;
wire \SRAM_ADDR[14]~output_o ;
wire \SRAM_ADDR[15]~output_o ;
wire \SRAM_ADDR[16]~output_o ;
wire \SRAM_ADDR[17]~output_o ;
wire \SRAM_ADDR[18]~output_o ;
wire \SRAM_ADDR[19]~output_o ;
wire \SRAM_OE_N~output_o ;
wire \SRAM_WE_N~output_o ;
wire \SRAM_CE_N~output_o ;
wire \SRAM_LB_N~output_o ;
wire \SRAM_UB_N~output_o ;
wire \LEDR1~output_o ;
wire \LEDR2~output_o ;
wire \LEDR3~output_o ;
wire \LEDR4~output_o ;
wire \LEDR5~output_o ;
wire \LEDR6~output_o ;
wire \LEDR7~output_o ;
wire \HEX0[0]~output_o ;
wire \HEX0[1]~output_o ;
wire \HEX0[2]~output_o ;
wire \HEX0[3]~output_o ;
wire \HEX0[4]~output_o ;
wire \HEX0[5]~output_o ;
wire \HEX0[6]~output_o ;
wire \HEX1[0]~output_o ;
wire \HEX1[1]~output_o ;
wire \HEX1[2]~output_o ;
wire \HEX1[3]~output_o ;
wire \HEX1[4]~output_o ;
wire \HEX1[5]~output_o ;
wire \HEX1[6]~output_o ;
wire \HEX2[0]~output_o ;
wire \HEX2[1]~output_o ;
wire \HEX2[2]~output_o ;
wire \HEX2[3]~output_o ;
wire \HEX2[4]~output_o ;
wire \HEX2[5]~output_o ;
wire \HEX2[6]~output_o ;
wire \HEX3[0]~output_o ;
wire \HEX3[1]~output_o ;
wire \HEX3[2]~output_o ;
wire \HEX3[3]~output_o ;
wire \HEX3[4]~output_o ;
wire \HEX3[5]~output_o ;
wire \HEX3[6]~output_o ;
wire \HEX4[0]~output_o ;
wire \HEX4[1]~output_o ;
wire \HEX4[2]~output_o ;
wire \HEX4[3]~output_o ;
wire \HEX4[4]~output_o ;
wire \HEX4[5]~output_o ;
wire \HEX4[6]~output_o ;
wire \HEX5[0]~output_o ;
wire \HEX5[1]~output_o ;
wire \HEX5[2]~output_o ;
wire \HEX5[3]~output_o ;
wire \HEX5[4]~output_o ;
wire \HEX5[5]~output_o ;
wire \HEX5[6]~output_o ;
wire \HEX6[0]~output_o ;
wire \HEX6[1]~output_o ;
wire \HEX6[2]~output_o ;
wire \HEX6[3]~output_o ;
wire \HEX6[4]~output_o ;
wire \HEX6[5]~output_o ;
wire \HEX6[6]~output_o ;
wire \HEX7[0]~output_o ;
wire \HEX7[1]~output_o ;
wire \HEX7[2]~output_o ;
wire \HEX7[3]~output_o ;
wire \HEX7[4]~output_o ;
wire \HEX7[5]~output_o ;
wire \HEX7[6]~output_o ;
wire \sdram_wire_addr[0]~output_o ;
wire \sdram_wire_addr[1]~output_o ;
wire \sdram_wire_addr[2]~output_o ;
wire \sdram_wire_addr[3]~output_o ;
wire \sdram_wire_addr[4]~output_o ;
wire \sdram_wire_addr[5]~output_o ;
wire \sdram_wire_addr[6]~output_o ;
wire \sdram_wire_addr[7]~output_o ;
wire \sdram_wire_addr[8]~output_o ;
wire \sdram_wire_addr[9]~output_o ;
wire \sdram_wire_addr[10]~output_o ;
wire \sdram_wire_addr[11]~output_o ;
wire \sdram_wire_addr[12]~output_o ;
wire \sdram_wire_ba[0]~output_o ;
wire \sdram_wire_ba[1]~output_o ;
wire \sdram_wire_cas_n~output_o ;
wire \sdram_wire_cke~output_o ;
wire \sdram_wire_cs_n~output_o ;
wire \sdram_wire_dqm[0]~output_o ;
wire \sdram_wire_dqm[1]~output_o ;
wire \sdram_wire_dqm[2]~output_o ;
wire \sdram_wire_dqm[3]~output_o ;
wire \sdram_wire_ras_n~output_o ;
wire \sdram_wire_we_n~output_o ;
wire \sdram_wire_clk~output_o ;
wire \Clk~input_o ;
wire \Clk~inputclkctrl_outclk ;
wire \Reset~input_o ;
wire \Add0~0_combout ;
wire \freq_counter~16_combout ;
wire \freq_counter[2]~5_combout ;
wire \Add0~1 ;
wire \Add0~2_combout ;
wire \freq_counter~14_combout ;
wire \Add0~3 ;
wire \Add0~4_combout ;
wire \freq_counter~15_combout ;
wire \Add0~5 ;
wire \Add0~6_combout ;
wire \freq_counter~13_combout ;
wire \Add0~7 ;
wire \Add0~8_combout ;
wire \freq_counter~17_combout ;
wire \Add0~9 ;
wire \Add0~10_combout ;
wire \freq_counter~18_combout ;
wire \Add0~11 ;
wire \Add0~12_combout ;
wire \freq_counter~4_combout ;
wire \Add0~13 ;
wire \Add0~14_combout ;
wire \freq_counter~6_combout ;
wire \Add0~15 ;
wire \Add0~16_combout ;
wire \freq_counter~7_combout ;
wire \Add0~17 ;
wire \Add0~18_combout ;
wire \freq_counter~8_combout ;
wire \LessThan0~4_combout ;
wire \Add0~19 ;
wire \Add0~20_combout ;
wire \freq_counter~9_combout ;
wire \Add0~21 ;
wire \Add0~22_combout ;
wire \freq_counter~10_combout ;
wire \Add0~23 ;
wire \Add0~24_combout ;
wire \freq_counter~11_combout ;
wire \Add0~25 ;
wire \Add0~26_combout ;
wire \freq_counter~12_combout ;
wire \LessThan0~5_combout ;
wire \Equal0~0_combout ;
wire \Equal0~1_combout ;
wire \LessThan0~7_combout ;
wire \Add0~27 ;
wire \Add0~28_combout ;
wire \freq_counter[14]~2_combout ;
wire \freq_counter[15]~19_combout ;
wire \Add0~29 ;
wire \Add0~30_combout ;
wire \freq_counter[15]~3_combout ;
wire \LessThan0~6_combout ;
wire \Equal0~2_combout ;
wire \SCCB_clk~0_combout ;
wire \SCCB_clk~feeder_combout ;
wire \SCCB_clk~q ;
wire \SCCB_clk~clkctrl_outclk ;
wire \sccb|prep_sig2~0_combout ;
wire \SCCB_Run~input_o ;
wire \sccb|state~17_combout ;
wire \sccb|state.HALT~feeder_combout ;
wire \sccb|state.HALT~q ;
wire \sccb|state_counter[0]~5_combout ;
wire \sccb|Selector18~0_combout ;
wire \sccb|state.Phase1~q ;
wire \sccb|Selector19~0_combout ;
wire \sccb|state.Phase2~q ;
wire \sccb|sdioc~2_combout ;
wire \sccb|sdiod~28_combout ;
wire \sccb|cam_clk~5_combout ;
wire \sccb|cam_clk~q ;
wire \sccb|state_counter[3]~9_combout ;
wire \sccb|state_counter[0]~6 ;
wire \sccb|state_counter[1]~7_combout ;
wire \sccb|state_counter[1]~8 ;
wire \sccb|state_counter[2]~14_combout ;
wire \sccb|state_counter[2]~15 ;
wire \sccb|state_counter[3]~16_combout ;
wire \sccb|state_counter[3]~17 ;
wire \sccb|state_counter[4]~18_combout ;
wire \sccb|Equal0~0_combout ;
wire \sccb|Equal4~0_combout ;
wire \sccb|state_counter[0]~10_combout ;
wire \sccb|state_counter[0]~11_combout ;
wire \sccb|state_counter[0]~12_combout ;
wire \sccb|state_counter[0]~13_combout ;
wire \sccb|Equal0~1_combout ;
wire \sccb|Equal3~0_combout ;
wire \sccb|Selector20~0_combout ;
wire \sccb|state.INPUT~q ;
wire \sccb|garbage2[0]~8_combout ;
wire \sccb|garbage2[7]~20_combout ;
wire \sccb|garbage2[0]~9 ;
wire \sccb|garbage2[1]~10_combout ;
wire \sccb|garbage2[1]~11 ;
wire \sccb|garbage2[2]~12_combout ;
wire \sccb|garbage2[2]~13 ;
wire \sccb|garbage2[3]~14_combout ;
wire \sccb|garbage2[3]~15 ;
wire \sccb|garbage2[4]~16_combout ;
wire \sccb|Equal2~1_combout ;
wire \sccb|garbage2[4]~17 ;
wire \sccb|garbage2[5]~18_combout ;
wire \sccb|garbage2[5]~19 ;
wire \sccb|garbage2[6]~21_combout ;
wire \sccb|garbage2[6]~22 ;
wire \sccb|garbage2[7]~23_combout ;
wire \sccb|Equal2~0_combout ;
wire \sccb|Equal2~2_combout ;
wire \sccb|Selector21~0_combout ;
wire \sccb|state.BREAK~q ;
wire \sccb|Selector22~0_combout ;
wire \sccb|state.Phase3~q ;
wire \sccb|Selector23~0_combout ;
wire \sccb|state.Phase4~q ;
wire \sccb|garbage[0]~16_combout ;
wire \sccb|SCCB_COUNTER[0]~10_combout ;
wire \sccb|SCCB_COUNTER[2]~9_combout ;
wire \sccb|SCCB_COUNTER[0]~11 ;
wire \sccb|SCCB_COUNTER[1]~12_combout ;
wire \sccb|SCCB_COUNTER[1]~13 ;
wire \sccb|SCCB_COUNTER[2]~14_combout ;
wire \sccb|SCCB_COUNTER[2]~15 ;
wire \sccb|SCCB_COUNTER[3]~16_combout ;
wire \sccb|SCCB_COUNTER[3]~17 ;
wire \sccb|SCCB_COUNTER[4]~18_combout ;
wire \sccb|SCCB_COUNTER[4]~19 ;
wire \sccb|SCCB_COUNTER[5]~20_combout ;
wire \sccb|Sub_address~28_combout ;
wire \sccb|garbage[0]~22_combout ;
wire \sccb|SCCB_COUNTER[5]~21 ;
wire \sccb|SCCB_COUNTER[6]~22_combout ;
wire \sccb|SCCB_COUNTER[6]~23 ;
wire \sccb|SCCB_COUNTER[7]~24_combout ;
wire \sccb|garbage[0]~24_combout ;
wire \sccb|garbage[0]~23_combout ;
wire \sccb|garbage[0]~25_combout ;
wire \sccb|garbage[0]~26_combout ;
wire \sccb|garbage[0]~17 ;
wire \sccb|garbage[1]~18_combout ;
wire \sccb|garbage[1]~19 ;
wire \sccb|garbage[2]~20_combout ;
wire \sccb|garbage[2]~21 ;
wire \sccb|garbage[3]~27_combout ;
wire \sccb|Equal5~0_combout ;
wire \sccb|garbage[3]~28 ;
wire \sccb|garbage[4]~29_combout ;
wire \sccb|garbage[4]~30 ;
wire \sccb|garbage[5]~31_combout ;
wire \sccb|garbage[5]~32 ;
wire \sccb|garbage[6]~33_combout ;
wire \sccb|garbage[6]~34 ;
wire \sccb|garbage[7]~35_combout ;
wire \sccb|Equal5~1_combout ;
wire \sccb|garbage[7]~36 ;
wire \sccb|garbage[8]~37_combout ;
wire \sccb|garbage[8]~38 ;
wire \sccb|garbage[9]~39_combout ;
wire \sccb|garbage[9]~40 ;
wire \sccb|garbage[10]~41_combout ;
wire \sccb|garbage[10]~42 ;
wire \sccb|garbage[11]~43_combout ;
wire \sccb|garbage[11]~44 ;
wire \sccb|garbage[12]~45_combout ;
wire \sccb|garbage[12]~46 ;
wire \sccb|garbage[13]~47_combout ;
wire \sccb|garbage[13]~48 ;
wire \sccb|garbage[14]~49_combout ;
wire \sccb|garbage[14]~50 ;
wire \sccb|garbage[15]~51_combout ;
wire \sccb|Equal5~3_combout ;
wire \sccb|Equal5~2_combout ;
wire \sccb|Equal5~4_combout ;
wire \sccb|Selector24~0_combout ;
wire \sccb|state.FIN~q ;
wire \sccb|Selector16~0_combout ;
wire \sccb|state.STOP~q ;
wire \sccb|prep_sig2~q ;
wire \sccb|Selector17~0_combout ;
wire \sccb|state.PREP~q ;
wire \sccb|prep_sig1~0_combout ;
wire \sccb|prep_sig1~q ;
wire \sccb|curr_data~6_combout ;
wire \sccb|LessThan2~0_combout ;
wire \sccb|sdiod~18_combout ;
wire \sccb|Write_data~45_combout ;
wire \sccb|Write_data~41_combout ;
wire \sccb|Write_data~36_combout ;
wire \sccb|Write_data~42_combout ;
wire \sccb|Write_data~43_combout ;
wire \sccb|Write_data~44_combout ;
wire \sccb|Write_data~46_combout ;
wire \sccb|Write_data[0]~38_combout ;
wire \sccb|Write_data[0]~39_combout ;
wire \sccb|Write_data~35_combout ;
wire \sccb|Write_data~32_combout ;
wire \sccb|Write_data~59_combout ;
wire \sccb|Write_data~33_combout ;
wire \sccb|Write_data~34_combout ;
wire \sccb|Write_data~37_combout ;
wire \sccb|Write_data~24_combout ;
wire \sccb|Write_data~23_combout ;
wire \sccb|Write_data~30_combout ;
wire \sccb|Write_data~27_combout ;
wire \sccb|Write_data~26_combout ;
wire \sccb|Write_data~31_combout ;
wire \sccb|Write_data~64_combout ;
wire \sccb|Write_data~65_combout ;
wire \sccb|Write_data~10_combout ;
wire \sccb|Write_data~11_combout ;
wire \sccb|Write_data~61_combout ;
wire \sccb|Write_data~40_combout ;
wire \sccb|Mux2~0_combout ;
wire \sccb|Mux2~1_combout ;
wire \sccb|Write_data~56_combout ;
wire \sccb|Write_data~57_combout ;
wire \sccb|Write_data~55_combout ;
wire \sccb|Write_data~60_combout ;
wire \sccb|Write_data~58_combout ;
wire \sccb|Write_data~62_combout ;
wire \sccb|Write_data~63_combout ;
wire \sccb|Write_data~48_combout ;
wire \sccb|Write_data~47_combout ;
wire \sccb|Write_data~49_combout ;
wire \sccb|Write_data~50_combout ;
wire \sccb|Write_data~18_combout ;
wire \sccb|Write_data~19_combout ;
wire \sccb|Write_data~15_combout ;
wire \sccb|Write_data~16_combout ;
wire \sccb|Write_data~28_combout ;
wire \sccb|Write_data~29_combout ;
wire \sccb|Write_data~53_combout ;
wire \sccb|Write_data~51_combout ;
wire \sccb|Write_data~52_combout ;
wire \sccb|Write_data~54_combout ;
wire \sccb|Mux2~2_combout ;
wire \sccb|Mux2~3_combout ;
wire \sccb|sdiod~5_combout ;
wire \sccb|sdiod~27_combout ;
wire \sccb|sdiod~10_combout ;
wire \sccb|curr_data~8_combout ;
wire \sccb|curr_data~9_combout ;
wire \sccb|curr_data~10_combout ;
wire \sccb|curr_data~5_combout ;
wire \sccb|curr_data~4_combout ;
wire \sccb|curr_data~12_combout ;
wire \sccb|curr_data~7_combout ;
wire \sccb|sdiod~15_combout ;
wire \sccb|Sub_address~50_combout ;
wire \sccb|Sub_address~51_combout ;
wire \sccb|Sub_address~53_combout ;
wire \sccb|Sub_address~52_combout ;
wire \sccb|Sub_address~54_combout ;
wire \sccb|Sub_address~55_combout ;
wire \sccb|Sub_address[4]~feeder_combout ;
wire \sccb|Sub_address~48_combout ;
wire \sccb|Sub_address~49_combout ;
wire \sccb|Sub_address~44_combout ;
wire \sccb|Sub_address~43_combout ;
wire \sccb|Sub_address~46_combout ;
wire \sccb|Sub_address~45_combout ;
wire \sccb|Sub_address~47_combout ;
wire \sccb|Mux1~2_combout ;
wire \sccb|Sub_address~40_combout ;
wire \sccb|Sub_address~41_combout ;
wire \sccb|Sub_address~29_combout ;
wire \sccb|Sub_address~38_combout ;
wire \sccb|Sub_address~39_combout ;
wire \sccb|Sub_address~42_combout ;
wire \sccb|Mux1~3_combout ;
wire \sccb|Sub_address~7_combout ;
wire \sccb|Sub_address~6_combout ;
wire \sccb|Sub_address~3_combout ;
wire \sccb|Sub_address~4_combout ;
wire \sccb|Sub_address~24_combout ;
wire \sccb|Sub_address~25_combout ;
wire \sccb|Sub_address[1]~feeder_combout ;
wire \sccb|Sub_address~31_combout ;
wire \sccb|Sub_address~30_combout ;
wire \sccb|Sub_address~32_combout ;
wire \sccb|Sub_address~57_combout ;
wire \sccb|Sub_address~58_combout ;
wire \sccb|Sub_address~33_combout ;
wire \sccb|Sub_address~15_combout ;
wire \sccb|Sub_address~14_combout ;
wire \sccb|Sub_address~56_combout ;
wire \sccb|Sub_address~35_combout ;
wire \sccb|Sub_address~34_combout ;
wire \sccb|Sub_address~36_combout ;
wire \sccb|Sub_address~37_combout ;
wire \sccb|Mux1~0_combout ;
wire \sccb|Sub_address~23_combout ;
wire \sccb|Sub_address~22_combout ;
wire \sccb|Sub_address~20_combout ;
wire \sccb|Sub_address~19_combout ;
wire \sccb|Sub_address~26_combout ;
wire \sccb|Sub_address~27_combout ;
wire \sccb|Mux1~1_combout ;
wire \sccb|sdiod~13_combout ;
wire \sccb|curr_data~13_combout ;
wire \sccb|curr_data~11_combout ;
wire \sccb|curr_data~q ;
wire \sccb|sdiod~16_combout ;
wire \sccb|sdiod~8_combout ;
wire \sccb|sdiod~9_combout ;
wire \sccb|sdiod~6_combout ;
wire \sccb|sdiod~7_combout ;
wire \sccb|sdiod~11_combout ;
wire \sccb|sdiod~29_combout ;
wire \sccb|sdiod~12_combout ;
wire \sccb|sdiod~14_combout ;
wire \sccb|sdiod~17_combout ;
wire \sccb|sdiod~24_combout ;
wire \sccb|sdiod~25_combout ;
wire \sccb|sdiod~19_combout ;
wire \sccb|sdiod~20_combout ;
wire \sccb|sdiod~21_combout ;
wire \sccb|sdiod~22_combout ;
wire \sccb|sdiod~23_combout ;
wire \sccb|sdiod~26_combout ;
wire \sccb|sdiod~reg0_q ;
wire \sccb|sdiod~en_q ;
wire \sccb|sdioc~3_combout ;
wire \sccb|sdioc~4_combout ;
wire \sccb|sdioc~5_combout ;
wire \sccb|sdioc~6_combout ;
wire \sccb|sdioc~feeder_combout ;
wire \sccb|sdioc~q ;
wire \Inoutmodule|VGA_Clk~0_combout ;
wire \Inoutmodule|VGA_Clk~feeder_combout ;
wire \Inoutmodule|VGA_Clk~q ;
wire \Cam_pclk~input_o ;
wire \Inoutmodule|horizontal_counter[0]~20_combout ;
wire \Inoutmodule|Equal6~1_combout ;
wire \Inoutmodule|LessThan2~1_combout ;
wire \Inoutmodule|horizontal_counter[15]~51 ;
wire \Inoutmodule|horizontal_counter[16]~52_combout ;
wire \Run~input_o ;
wire \Inoutmodule|state.SLEEP~0_combout ;
wire \Inoutmodule|state.SLEEP~q ;
wire \Cam_vsync~input_o ;
wire \Inoutmodule|Selector0~0_combout ;
wire \Inoutmodule|Selector2~0_combout ;
wire \Inoutmodule|state.RUN~q ;
wire \Inoutmodule|Selector0~1_combout ;
wire \Inoutmodule|state.PREP~q ;
wire \Inoutmodule|byte_num~0_combout ;
wire \Cam_href~input_o ;
wire \Inoutmodule|counter[0]~18_combout ;
wire \Inoutmodule|byte_num~q ;
wire \Inoutmodule|VRAM_in[13]~0_combout ;
wire \Inoutmodule|horizontal_counter[7]~55_combout ;
wire \Inoutmodule|horizontal_counter[16]~53 ;
wire \Inoutmodule|horizontal_counter[17]~56_combout ;
wire \Inoutmodule|horizontal_counter[17]~57 ;
wire \Inoutmodule|horizontal_counter[18]~58_combout ;
wire \Inoutmodule|horizontal_counter[18]~59 ;
wire \Inoutmodule|horizontal_counter[19]~60_combout ;
wire \Inoutmodule|LessThan2~0_combout ;
wire \Inoutmodule|LessThan2~2_combout ;
wire \Inoutmodule|Equal6~0_combout ;
wire \Inoutmodule|Equal6~2_combout ;
wire \Inoutmodule|Equal6~3_combout ;
wire \Inoutmodule|horizontal_counter[15]~54_combout ;
wire \Inoutmodule|horizontal_counter[0]~21 ;
wire \Inoutmodule|horizontal_counter[1]~22_combout ;
wire \Inoutmodule|horizontal_counter[1]~23 ;
wire \Inoutmodule|horizontal_counter[2]~24_combout ;
wire \Inoutmodule|horizontal_counter[2]~25 ;
wire \Inoutmodule|horizontal_counter[3]~26_combout ;
wire \Inoutmodule|horizontal_counter[3]~27 ;
wire \Inoutmodule|horizontal_counter[4]~28_combout ;
wire \Inoutmodule|horizontal_counter[4]~29 ;
wire \Inoutmodule|horizontal_counter[5]~30_combout ;
wire \Inoutmodule|horizontal_counter[5]~31 ;
wire \Inoutmodule|horizontal_counter[6]~32_combout ;
wire \Inoutmodule|horizontal_counter[6]~33 ;
wire \Inoutmodule|horizontal_counter[7]~34_combout ;
wire \Inoutmodule|horizontal_counter[7]~35 ;
wire \Inoutmodule|horizontal_counter[8]~36_combout ;
wire \Inoutmodule|horizontal_counter[8]~37 ;
wire \Inoutmodule|horizontal_counter[9]~38_combout ;
wire \Inoutmodule|horizontal_counter[9]~39 ;
wire \Inoutmodule|horizontal_counter[10]~40_combout ;
wire \Inoutmodule|horizontal_counter[10]~41 ;
wire \Inoutmodule|horizontal_counter[11]~42_combout ;
wire \Inoutmodule|horizontal_counter[11]~43 ;
wire \Inoutmodule|horizontal_counter[12]~44_combout ;
wire \Inoutmodule|horizontal_counter[12]~45 ;
wire \Inoutmodule|horizontal_counter[13]~46_combout ;
wire \Inoutmodule|horizontal_counter[13]~47 ;
wire \Inoutmodule|horizontal_counter[14]~48_combout ;
wire \Inoutmodule|horizontal_counter[14]~49 ;
wire \Inoutmodule|horizontal_counter[15]~50_combout ;
wire \Inoutmodule|vertical_counter[0]~20_combout ;
wire \Inoutmodule|vertical_counter[0]~40_combout ;
wire \Inoutmodule|vertical_counter[0]~21 ;
wire \Inoutmodule|vertical_counter[1]~22_combout ;
wire \Inoutmodule|vertical_counter[1]~23 ;
wire \Inoutmodule|vertical_counter[2]~24_combout ;
wire \Inoutmodule|vertical_counter[2]~25 ;
wire \Inoutmodule|vertical_counter[3]~26_combout ;
wire \Inoutmodule|vertical_counter[3]~27 ;
wire \Inoutmodule|vertical_counter[4]~28_combout ;
wire \Inoutmodule|vertical_counter[4]~29 ;
wire \Inoutmodule|vertical_counter[5]~30_combout ;
wire \Inoutmodule|vertical_counter[5]~31 ;
wire \Inoutmodule|vertical_counter[6]~32_combout ;
wire \Inoutmodule|vertical_counter[6]~33 ;
wire \Inoutmodule|vertical_counter[7]~34_combout ;
wire \Inoutmodule|vertical_counter[7]~35 ;
wire \Inoutmodule|vertical_counter[8]~36_combout ;
wire \Inoutmodule|Add2~1 ;
wire \Inoutmodule|Add2~3 ;
wire \Inoutmodule|Add2~5 ;
wire \Inoutmodule|Add2~7 ;
wire \Inoutmodule|Add2~9 ;
wire \Inoutmodule|Add2~11 ;
wire \Inoutmodule|Add2~12_combout ;
wire \Inoutmodule|Add2~10_combout ;
wire \Inoutmodule|Add2~8_combout ;
wire \Inoutmodule|Add2~6_combout ;
wire \Inoutmodule|Add2~4_combout ;
wire \Inoutmodule|Add2~2_combout ;
wire \Inoutmodule|Add2~0_combout ;
wire \Inoutmodule|VRAM_wraddress[7]~14 ;
wire \Inoutmodule|VRAM_wraddress[8]~16 ;
wire \Inoutmodule|VRAM_wraddress[9]~18 ;
wire \Inoutmodule|VRAM_wraddress[10]~20 ;
wire \Inoutmodule|VRAM_wraddress[11]~22 ;
wire \Inoutmodule|VRAM_wraddress[12]~24 ;
wire \Inoutmodule|VRAM_wraddress[13]~26 ;
wire \Inoutmodule|VRAM_wraddress[14]~28 ;
wire \Inoutmodule|VRAM_wraddress[15]~29_combout ;
wire \Inoutmodule|LessThan1~0_combout ;
wire \Inoutmodule|vertical_counter[8]~37 ;
wire \Inoutmodule|vertical_counter[9]~38_combout ;
wire \Inoutmodule|vertical_counter[9]~39 ;
wire \Inoutmodule|vertical_counter[10]~41_combout ;
wire \Inoutmodule|vertical_counter[10]~42 ;
wire \Inoutmodule|vertical_counter[11]~43_combout ;
wire \Inoutmodule|LessThan1~1_combout ;
wire \Inoutmodule|vertical_counter[11]~44 ;
wire \Inoutmodule|vertical_counter[12]~45_combout ;
wire \Inoutmodule|vertical_counter[12]~46 ;
wire \Inoutmodule|vertical_counter[13]~47_combout ;
wire \Inoutmodule|vertical_counter[13]~48 ;
wire \Inoutmodule|vertical_counter[14]~49_combout ;
wire \Inoutmodule|vertical_counter[14]~50 ;
wire \Inoutmodule|vertical_counter[15]~51_combout ;
wire \Inoutmodule|LessThan1~2_combout ;
wire \Inoutmodule|vertical_counter[15]~52 ;
wire \Inoutmodule|vertical_counter[16]~53_combout ;
wire \Inoutmodule|vertical_counter[16]~54 ;
wire \Inoutmodule|vertical_counter[17]~55_combout ;
wire \Inoutmodule|vertical_counter[17]~56 ;
wire \Inoutmodule|vertical_counter[18]~57_combout ;
wire \Inoutmodule|vertical_counter[18]~58 ;
wire \Inoutmodule|vertical_counter[19]~59_combout ;
wire \Inoutmodule|LessThan1~3_combout ;
wire \Inoutmodule|LessThan1~4_combout ;
wire \Inoutmodule|VRAM_wraddress[16]~35_combout ;
wire \Inoutmodule|VRAM_wraddress[14]~27_combout ;
wire \Inoutmodule|Add2~13 ;
wire \Inoutmodule|Add2~14_combout ;
wire \Inoutmodule|VRAM_wraddress[15]~30 ;
wire \Inoutmodule|VRAM_wraddress[16]~31_combout ;
wire \Inoutmodule|VRAM_wren~0_combout ;
wire \Inoutmodule|VRAM_wren~q ;
wire \Inoutmodule|Add2~15 ;
wire \Inoutmodule|Add2~16_combout ;
wire \Inoutmodule|VRAM_wraddress[16]~32 ;
wire \Inoutmodule|VRAM_wraddress[17]~33_combout ;
wire \Inoutmodule|comb~2_combout ;
wire \Inoutmodule|VRAM_wraddress[13]~25_combout ;
wire \Inoutmodule|VGA_Clk~clkctrl_outclk ;
wire \Inoutmodule|Add8~0_combout ;
wire \Inoutmodule|vc~3_combout ;
wire \Inoutmodule|Add7~0_combout ;
wire \Inoutmodule|Add7~1 ;
wire \Inoutmodule|Add7~2_combout ;
wire \Inoutmodule|Add7~3 ;
wire \Inoutmodule|Add7~4_combout ;
wire \Inoutmodule|Add7~5 ;
wire \Inoutmodule|Add7~6_combout ;
wire \Inoutmodule|Add7~7 ;
wire \Inoutmodule|Add7~8_combout ;
wire \Inoutmodule|Add7~9 ;
wire \Inoutmodule|Add7~10_combout ;
wire \Inoutmodule|hc~2_combout ;
wire \Inoutmodule|Equal7~1_combout ;
wire \Inoutmodule|Add7~11 ;
wire \Inoutmodule|Add7~12_combout ;
wire \Inoutmodule|Add7~13 ;
wire \Inoutmodule|Add7~14_combout ;
wire \Inoutmodule|Add7~15 ;
wire \Inoutmodule|Add7~16_combout ;
wire \Inoutmodule|hc~1_combout ;
wire \Inoutmodule|Add7~17 ;
wire \Inoutmodule|Add7~18_combout ;
wire \Inoutmodule|hc~0_combout ;
wire \Inoutmodule|Equal7~0_combout ;
wire \Inoutmodule|Equal7~2_combout ;
wire \Inoutmodule|Add8~1 ;
wire \Inoutmodule|Add8~2_combout ;
wire \Inoutmodule|Add8~3 ;
wire \Inoutmodule|Add8~4_combout ;
wire \Inoutmodule|vc~2_combout ;
wire \Inoutmodule|Equal8~1_combout ;
wire \Inoutmodule|Add8~13 ;
wire \Inoutmodule|Add8~14_combout ;
wire \Inoutmodule|Add8~15 ;
wire \Inoutmodule|Add8~16_combout ;
wire \Inoutmodule|Add8~17 ;
wire \Inoutmodule|Add8~18_combout ;
wire \Inoutmodule|vc~0_combout ;
wire \Inoutmodule|Equal8~0_combout ;
wire \Inoutmodule|Equal8~2_combout ;
wire \Inoutmodule|Add8~5 ;
wire \Inoutmodule|Add8~6_combout ;
wire \Inoutmodule|vc~1_combout ;
wire \Inoutmodule|Add8~7 ;
wire \Inoutmodule|Add8~8_combout ;
wire \Inoutmodule|Add8~9 ;
wire \Inoutmodule|Add8~10_combout ;
wire \Inoutmodule|Add8~11 ;
wire \Inoutmodule|Add8~12_combout ;
wire \Inoutmodule|Add0~1 ;
wire \Inoutmodule|Add0~3 ;
wire \Inoutmodule|Add0~5 ;
wire \Inoutmodule|Add0~7 ;
wire \Inoutmodule|Add0~8_combout ;
wire \Inoutmodule|Add0~6_combout ;
wire \Inoutmodule|Add0~4_combout ;
wire \Inoutmodule|Add0~2_combout ;
wire \Inoutmodule|Add0~0_combout ;
wire \Inoutmodule|Add1~1 ;
wire \Inoutmodule|Add1~3 ;
wire \Inoutmodule|Add1~5 ;
wire \Inoutmodule|Add1~7 ;
wire \Inoutmodule|Add1~9 ;
wire \Inoutmodule|Add1~11 ;
wire \Inoutmodule|Add1~12_combout ;
wire \Inoutmodule|Add0~9 ;
wire \Inoutmodule|Add0~11 ;
wire \Inoutmodule|Add0~12_combout ;
wire \Inoutmodule|Add0~10_combout ;
wire \Inoutmodule|Add1~13 ;
wire \Inoutmodule|Add1~15 ;
wire \Inoutmodule|Add1~16_combout ;
wire \Inoutmodule|Add1~14_combout ;
wire \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1204w[3]~0_combout ;
wire \Cam_data[5]~input_o ;
wire \Inoutmodule|temp~0_combout ;
wire \Inoutmodule|temp[5]~1_combout ;
wire \Inoutmodule|temp[5]~2_combout ;
wire \Inoutmodule|LessThan2~3_combout ;
wire \Inoutmodule|LessThan2~4_combout ;
wire \Inoutmodule|encryption_trigger~q ;
wire \Inoutmodule|encryption_module1|always0~0_combout ;
wire \Inoutmodule|encryption_module1|always0~0clkctrl_outclk ;
wire \Inoutmodule|encryption_module1|R_prev~31_combout ;
wire \Inoutmodule|encryption_module1|R_prev~19_combout ;
wire \Inoutmodule|encryption_module1|R_prev~29_combout ;
wire \Inoutmodule|encryption_module1|R_prev~24_combout ;
wire \Inoutmodule|encryption_module1|R_prev~17_combout ;
wire \Inoutmodule|encryption_module1|R_prev~27_combout ;
wire \Inoutmodule|encryption_module1|R_prev~22_combout ;
wire \Inoutmodule|encryption_module1|R_prev~15_combout ;
wire \Inoutmodule|encryption_module1|R_prev~32_combout ;
wire \Inoutmodule|encryption_module1|R_prev~20_combout ;
wire \Inoutmodule|encryption_module1|R_prev~30_combout ;
wire \Inoutmodule|encryption_module1|R_prev~25_combout ;
wire \Inoutmodule|encryption_module1|R_prev~23_combout ;
wire \Inoutmodule|encryption_module1|R_prev~28_combout ;
wire \Inoutmodule|encryption_module1|R_prev~26_combout ;
wire \Inoutmodule|encryption_module1|R_prev~21_combout ;
wire \Inoutmodule|encryption_module1|Equal0~6_combout ;
wire \Inoutmodule|encryption_module1|Equal0~5_combout ;
wire \Inoutmodule|encryption_module1|Equal0~8_combout ;
wire \Inoutmodule|encryption_module1|Equal0~7_combout ;
wire \Inoutmodule|encryption_module1|Equal0~9_combout ;
wire \Inoutmodule|encryption_module1|R_prev~4_combout ;
wire \Inoutmodule|encryption_module1|R_prev~14_combout ;
wire \Inoutmodule|encryption_module1|R_prev~11_combout ;
wire \Inoutmodule|encryption_module1|R_prev~13_combout ;
wire \Inoutmodule|encryption_module1|R_prev~18_combout ;
wire \Inoutmodule|encryption_module1|R_prev~16_combout ;
wire \Inoutmodule|encryption_module1|R_prev~12_combout ;
wire \Inoutmodule|encryption_module1|R_prev~8_combout ;
wire \Inoutmodule|encryption_module1|Equal0~1_combout ;
wire \Inoutmodule|encryption_module1|Equal0~0_combout ;
wire \Inoutmodule|encryption_module1|Equal0~3_combout ;
wire \Inoutmodule|encryption_module1|Equal0~2_combout ;
wire \Inoutmodule|encryption_module1|Equal0~4_combout ;
wire \Inoutmodule|encryption_module1|R_prev~9_combout ;
wire \Inoutmodule|encryption_module1|R_prev~10_combout ;
wire \Inoutmodule|encryption_module1|R_prev~7_combout ;
wire \Inoutmodule|encryption_module1|R_prev~6_combout ;
wire \Inoutmodule|encryption_module1|R_prev[3]~feeder_combout ;
wire \Inoutmodule|encryption_module1|R_prev~5_combout ;
wire \Inoutmodule|VRAM_in~1_combout ;
wire \Inoutmodule|VRAM_wraddress[0]~feeder_combout ;
wire \Inoutmodule|VRAM_wraddress[1]~feeder_combout ;
wire \Inoutmodule|VRAM_wraddress[2]~feeder_combout ;
wire \Inoutmodule|VRAM_wraddress[3]~feeder_combout ;
wire \Inoutmodule|VRAM_wraddress[4]~feeder_combout ;
wire \Inoutmodule|VRAM_wraddress[5]~feeder_combout ;
wire \Inoutmodule|VRAM_wraddress[6]~feeder_combout ;
wire \Inoutmodule|VRAM_wraddress[7]~13_combout ;
wire \Inoutmodule|VRAM_wraddress[8]~15_combout ;
wire \Inoutmodule|VRAM_wraddress[9]~17_combout ;
wire \Inoutmodule|VRAM_wraddress[10]~19_combout ;
wire \Inoutmodule|VRAM_wraddress[11]~21_combout ;
wire \Inoutmodule|VRAM_wraddress[12]~23_combout ;
wire \Inoutmodule|Add1~0_combout ;
wire \Inoutmodule|Add1~2_combout ;
wire \Inoutmodule|Add1~4_combout ;
wire \Inoutmodule|Add1~6_combout ;
wire \Inoutmodule|Add1~8_combout ;
wire \Inoutmodule|Add1~10_combout ;
wire \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a29~portbdataout ;
wire \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a13~portbdataout ;
wire \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1215w[3]~0_combout ;
wire \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a45~portbdataout ;
wire \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~2_combout ;
wire \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1226w[3]~0_combout ;
wire \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a61~portbdataout ;
wire \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~3_combout ;
wire \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1259w[3]~0_combout ;
wire \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a109~portbdataout ;
wire \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1248w[3]~0_combout ;
wire \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a93~portbdataout ;
wire \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|rden_decode_b|w_anode1237w[3]~0_combout ;
wire \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a77~portbdataout ;
wire \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~0_combout ;
wire \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1270w[3]~0_combout ;
wire \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a125~portbdataout ;
wire \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~1_combout ;
wire \Inoutmodule|Red[0]~10_combout ;
wire \Inoutmodule|LessThan6~0_combout ;
wire \Inoutmodule|LessThan0~0_combout ;
wire \Inoutmodule|Add0~13 ;
wire \Inoutmodule|Add0~14_combout ;
wire \Inoutmodule|Add1~17 ;
wire \Inoutmodule|Add1~18_combout ;
wire \Inoutmodule|Add0~15 ;
wire \Inoutmodule|Add0~16_combout ;
wire \Inoutmodule|Add1~19 ;
wire \Inoutmodule|Add1~20_combout ;
wire \Inoutmodule|Red[0]~11_combout ;
wire \Inoutmodule|Red[0]~12_combout ;
wire \Inoutmodule|comb~0_combout ;
wire \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a109~portbdataout ;
wire \Inoutmodule|comb~1_combout ;
wire \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a45~portbdataout ;
wire \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a45~portbdataout ;
wire \Inoutmodule|Red[0]~2_combout ;
wire \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a109~portbdataout ;
wire \Inoutmodule|Red[0]~3_combout ;
wire \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a77~portbdataout ;
wire \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a13~portbdataout ;
wire \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a77~portbdataout ;
wire \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a13~portbdataout ;
wire \Inoutmodule|Red[0]~4_combout ;
wire \Inoutmodule|Red[0]~5_combout ;
wire \Inoutmodule|Red[0]~6_combout ;
wire \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a125~portbdataout ;
wire \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a61~portbdataout ;
wire \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a61~portbdataout ;
wire \Inoutmodule|Red[0]~7_combout ;
wire \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a125~portbdataout ;
wire \Inoutmodule|Red[0]~8_combout ;
wire \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a29~portbdataout ;
wire \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a93~portbdataout ;
wire \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a93~portbdataout ;
wire \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a29~portbdataout ;
wire \Inoutmodule|Red[0]~0_combout ;
wire \Inoutmodule|Red[0]~1_combout ;
wire \Inoutmodule|Red[0]~9_combout ;
wire \Inoutmodule|Red[0]~13_combout ;
wire \Cam_data[6]~input_o ;
wire \Inoutmodule|temp~3_combout ;
wire \Inoutmodule|VRAM_in~2_combout ;
wire \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a62~portbdataout ;
wire \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a46~portbdataout ;
wire \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a14~portbdataout ;
wire \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~6_combout ;
wire \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a30~portbdataout ;
wire \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~7_combout ;
wire \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a126~portbdataout ;
wire \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a94~portbdataout ;
wire \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a78~portbdataout ;
wire \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~4_combout ;
wire \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a110~portbdataout ;
wire \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~5_combout ;
wire \Inoutmodule|Red[1]~14_combout ;
wire \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a110~portbdataout ;
wire \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a46~portbdataout ;
wire \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a46~portbdataout ;
wire \Inoutmodule|Red[1]~15_combout ;
wire \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a110~portbdataout ;
wire \Inoutmodule|Red[1]~16_combout ;
wire \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a126~portbdataout ;
wire \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a126~portbdataout ;
wire \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a62~portbdataout ;
wire \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a62~portbdataout ;
wire \Inoutmodule|Red[1]~22_combout ;
wire \Inoutmodule|Red[1]~23_combout ;
wire \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a30~portbdataout ;
wire \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a94~portbdataout ;
wire \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a30~portbdataout ;
wire \Inoutmodule|Red[1]~17_combout ;
wire \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a94~portbdataout ;
wire \Inoutmodule|Red[1]~18_combout ;
wire \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a78~portbdataout ;
wire \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a78~portbdataout ;
wire \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a14~portbdataout ;
wire \Inoutmodule|Red[1]~19_combout ;
wire \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a14~portbdataout ;
wire \Inoutmodule|Red[1]~20_combout ;
wire \Inoutmodule|Red[1]~21_combout ;
wire \Inoutmodule|Red[1]~24_combout ;
wire \Inoutmodule|Red[1]~25_combout ;
wire \Cam_data[7]~input_o ;
wire \Inoutmodule|temp~4_combout ;
wire \Inoutmodule|VRAM_in~3_combout ;
wire \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a63~portbdataout ;
wire \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a63~portbdataout ;
wire \Inoutmodule|Red[2]~34_combout ;
wire \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a127~portbdataout ;
wire \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a127~portbdataout ;
wire \Inoutmodule|Red[2]~35_combout ;
wire \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a31~portbdataout ;
wire \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a95~portbdataout ;
wire \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a95~portbdataout ;
wire \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a31~portbdataout ;
wire \Inoutmodule|Red[2]~27_combout ;
wire \Inoutmodule|Red[2]~28_combout ;
wire \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a79~portbdataout ;
wire \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a15~portbdataout ;
wire \Inoutmodule|Red[2]~31_combout ;
wire \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a79~portbdataout ;
wire \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a15~portbdataout ;
wire \Inoutmodule|Red[2]~32_combout ;
wire \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a111~portbdataout ;
wire \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a111~portbdataout ;
wire \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a47~portbdataout ;
wire \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a47~portbdataout ;
wire \Inoutmodule|Red[2]~29_combout ;
wire \Inoutmodule|Red[2]~30_combout ;
wire \Inoutmodule|Red[2]~33_combout ;
wire \Inoutmodule|Red[2]~36_combout ;
wire \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a63~portbdataout ;
wire \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a47~portbdataout ;
wire \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a15~portbdataout ;
wire \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~10_combout ;
wire \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a31~portbdataout ;
wire \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~11_combout ;
wire \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a127~portbdataout ;
wire \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a111~portbdataout ;
wire \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a95~portbdataout ;
wire \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a79~portbdataout ;
wire \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~8_combout ;
wire \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~9_combout ;
wire \Inoutmodule|Red[2]~26_combout ;
wire \Inoutmodule|Red[2]~37_combout ;
wire \Cam_data[3]~input_o ;
wire \Inoutmodule|temp~5_combout ;
wire \Inoutmodule|VRAM_in~4_combout ;
wire \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a59~portbdataout ;
wire \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a59~portbdataout ;
wire \Inoutmodule|Red[3]~46_combout ;
wire \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a123~portbdataout ;
wire \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a123~portbdataout ;
wire \Inoutmodule|Red[3]~47_combout ;
wire \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a43~portbdataout ;
wire \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a43~portbdataout ;
wire \Inoutmodule|Red[3]~39_combout ;
wire \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a107~portbdataout ;
wire \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a107~portbdataout ;
wire \Inoutmodule|Red[3]~40_combout ;
wire \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a11~portbdataout ;
wire \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a11~portbdataout ;
wire \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a75~portbdataout ;
wire \Inoutmodule|Red[3]~43_combout ;
wire \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a75~portbdataout ;
wire \Inoutmodule|Red[3]~44_combout ;
wire \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a27~portbdataout ;
wire \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a91~portbdataout ;
wire \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a27~portbdataout ;
wire \Inoutmodule|Red[3]~41_combout ;
wire \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a91~portbdataout ;
wire \Inoutmodule|Red[3]~42_combout ;
wire \Inoutmodule|Red[3]~45_combout ;
wire \Inoutmodule|Red[3]~48_combout ;
wire \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a27~portbdataout ;
wire \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a11~portbdataout ;
wire \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a43~portbdataout ;
wire \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~14_combout ;
wire \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a59~portbdataout ;
wire \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~15_combout ;
wire \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a123~portbdataout ;
wire \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a75~portbdataout ;
wire \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a91~portbdataout ;
wire \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~12_combout ;
wire \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a107~portbdataout ;
wire \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~13_combout ;
wire \Inoutmodule|Red[3]~38_combout ;
wire \Inoutmodule|Red[3]~49_combout ;
wire \Cam_data[4]~input_o ;
wire \Inoutmodule|temp~6_combout ;
wire \Inoutmodule|VRAM_in~5_combout ;
wire \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a124~portbdataout ;
wire \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a108~portbdataout ;
wire \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a76~portbdataout ;
wire \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a92~portbdataout ;
wire \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~16_combout ;
wire \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~17_combout ;
wire \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a60~portbdataout ;
wire \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a28~portbdataout ;
wire \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a44~portbdataout ;
wire \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a12~portbdataout ;
wire \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~18_combout ;
wire \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~19_combout ;
wire \Inoutmodule|Red[4]~50_combout ;
wire \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a28~portbdataout ;
wire \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a92~portbdataout ;
wire \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a92~portbdataout ;
wire \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a28~portbdataout ;
wire \Inoutmodule|Red[4]~51_combout ;
wire \Inoutmodule|Red[4]~52_combout ;
wire \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a12~portbdataout ;
wire \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a76~portbdataout ;
wire \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a12~portbdataout ;
wire \Inoutmodule|Red[4]~55_combout ;
wire \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a76~portbdataout ;
wire \Inoutmodule|Red[4]~56_combout ;
wire \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a108~portbdataout ;
wire \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a108~portbdataout ;
wire \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a44~portbdataout ;
wire \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a44~portbdataout ;
wire \Inoutmodule|Red[4]~53_combout ;
wire \Inoutmodule|Red[4]~54_combout ;
wire \Inoutmodule|Red[4]~57_combout ;
wire \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a124~portbdataout ;
wire \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a124~portbdataout ;
wire \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a60~portbdataout ;
wire \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a60~portbdataout ;
wire \Inoutmodule|Red[4]~58_combout ;
wire \Inoutmodule|Red[4]~59_combout ;
wire \Inoutmodule|Red[4]~60_combout ;
wire \Inoutmodule|Red[4]~61_combout ;
wire \Cam_data[1]~input_o ;
wire \Inoutmodule|temp~7_combout ;
wire \Inoutmodule|encryption_module1|G_prev~19_combout ;
wire \Inoutmodule|encryption_module1|G_prev~22_combout ;
wire \Inoutmodule|encryption_module1|G_prev~27_combout ;
wire \Inoutmodule|encryption_module1|G_prev~20_combout ;
wire \Inoutmodule|encryption_module1|G_prev~28_combout ;
wire \Inoutmodule|encryption_module1|G_prev~35_combout ;
wire \Inoutmodule|encryption_module1|G_prev~33_combout ;
wire \Inoutmodule|encryption_module1|G_prev~40_combout ;
wire \Inoutmodule|encryption_module1|G_prev~36_combout ;
wire \Inoutmodule|encryption_module1|G_prev~31_combout ;
wire \Inoutmodule|encryption_module1|G_prev~29_combout ;
wire \Inoutmodule|encryption_module1|G_prev~34_combout ;
wire \Inoutmodule|encryption_module1|G_prev~32_combout ;
wire \Inoutmodule|encryption_module1|G_prev~39_combout ;
wire \Inoutmodule|encryption_module1|G_prev~30_combout ;
wire \Inoutmodule|encryption_module1|G_prev~23_combout ;
wire \Inoutmodule|encryption_module1|G_prev~21_combout ;
wire \Inoutmodule|encryption_module1|G_prev~15_combout ;
wire \Inoutmodule|encryption_module1|Equal1~5_combout ;
wire \Inoutmodule|encryption_module1|Equal1~6_combout ;
wire \Inoutmodule|encryption_module1|Equal1~7_combout ;
wire \Inoutmodule|encryption_module1|Equal1~8_combout ;
wire \Inoutmodule|encryption_module1|Equal1~9_combout ;
wire \Inoutmodule|encryption_module1|G_prev~10_combout ;
wire \Inoutmodule|encryption_module1|G_prev~14_combout ;
wire \Inoutmodule|encryption_module1|G_prev~26_combout ;
wire \Inoutmodule|encryption_module1|G_prev~24_combout ;
wire \Inoutmodule|encryption_module1|G_prev~18_combout ;
wire \Inoutmodule|encryption_module1|G_prev~38_combout ;
wire \Inoutmodule|encryption_module1|G_prev~17_combout ;
wire \Inoutmodule|encryption_module1|G_prev~12_combout ;
wire \Inoutmodule|encryption_module1|G_prev~16_combout ;
wire \Inoutmodule|encryption_module1|G_prev~11_combout ;
wire \Inoutmodule|encryption_module1|Equal1~0_combout ;
wire \Inoutmodule|encryption_module1|Equal1~1_combout ;
wire \Inoutmodule|encryption_module1|Equal1~3_combout ;
wire \Inoutmodule|encryption_module1|Equal1~2_combout ;
wire \Inoutmodule|encryption_module1|Equal1~4_combout ;
wire \Inoutmodule|encryption_module1|G_prev~8_combout ;
wire \Inoutmodule|encryption_module1|G_prev~9_combout ;
wire \Inoutmodule|encryption_module1|G_prev~25_combout ;
wire \Inoutmodule|encryption_module1|G_prev~13_combout ;
wire \Inoutmodule|encryption_module1|G_prev~37_combout ;
wire \Inoutmodule|VRAM_in~6_combout ;
wire \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a73~portbdataout ;
wire \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a73~portbdataout ;
wire \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a9~portbdataout ;
wire \Inoutmodule|Green[0]~5_combout ;
wire \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a9~portbdataout ;
wire \Inoutmodule|Green[0]~6_combout ;
wire \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a89~portbdataout ;
wire \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a25~portbdataout ;
wire \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a89~portbdataout ;
wire \Inoutmodule|Green[0]~3_combout ;
wire \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a25~portbdataout ;
wire \Inoutmodule|Green[0]~4_combout ;
wire \Inoutmodule|Green[0]~7_combout ;
wire \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a105~portbdataout ;
wire \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a41~portbdataout ;
wire \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a41~portbdataout ;
wire \Inoutmodule|Green[0]~1_combout ;
wire \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a105~portbdataout ;
wire \Inoutmodule|Green[0]~2_combout ;
wire \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a57~portbdataout ;
wire \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a57~portbdataout ;
wire \Inoutmodule|Green[0]~8_combout ;
wire \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a121~portbdataout ;
wire \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a121~portbdataout ;
wire \Inoutmodule|Green[0]~9_combout ;
wire \Inoutmodule|Green[0]~10_combout ;
wire \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a25~portbdataout ;
wire \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a41~portbdataout ;
wire \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a9~portbdataout ;
wire \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~22_combout ;
wire \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a57~portbdataout ;
wire \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~23_combout ;
wire \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a73~portbdataout ;
wire \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a89~portbdataout ;
wire \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~20_combout ;
wire \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a121~portbdataout ;
wire \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a105~portbdataout ;
wire \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~21_combout ;
wire \Inoutmodule|Green[0]~0_combout ;
wire \Inoutmodule|Green[0]~11_combout ;
wire \Cam_data[2]~input_o ;
wire \Inoutmodule|temp~8_combout ;
wire \Inoutmodule|VRAM_in~7_combout ;
wire \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a106~portbdataout ;
wire \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a74~portbdataout ;
wire \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a90~portbdataout ;
wire \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~24_combout ;
wire \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a122~portbdataout ;
wire \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~25_combout ;
wire \Inoutmodule|Green[1]~12_combout ;
wire \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a58~portbdataout ;
wire \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a26~portbdataout ;
wire \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a42~portbdataout ;
wire \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a10~portbdataout ;
wire \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~26_combout ;
wire \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~27_combout ;
wire \Inoutmodule|Green[1]~13_combout ;
wire \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a26~portbdataout ;
wire \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a42~portbdataout ;
wire \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a10~portbdataout ;
wire \Inoutmodule|Green[1]~14_combout ;
wire \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a58~portbdataout ;
wire \Inoutmodule|Green[1]~15_combout ;
wire \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a26~portbdataout ;
wire \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a42~portbdataout ;
wire \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a10~portbdataout ;
wire \Inoutmodule|Green[1]~18_combout ;
wire \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a58~portbdataout ;
wire \Inoutmodule|Green[1]~19_combout ;
wire \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a90~portbdataout ;
wire \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a74~portbdataout ;
wire \Inoutmodule|Green[1]~16_combout ;
wire \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a122~portbdataout ;
wire \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a106~portbdataout ;
wire \Inoutmodule|Green[1]~17_combout ;
wire \Inoutmodule|Green[1]~20_combout ;
wire \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a74~portbdataout ;
wire \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a90~portbdataout ;
wire \Inoutmodule|Green[1]~21_combout ;
wire \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a122~portbdataout ;
wire \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a106~portbdataout ;
wire \Inoutmodule|Green[1]~22_combout ;
wire \Inoutmodule|Green[1]~23_combout ;
wire \Inoutmodule|Green[1]~24_combout ;
wire \Inoutmodule|VRAM_in~8_combout ;
wire \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a21~portbdataout ;
wire \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a53~portbdataout ;
wire \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a5~portbdataout ;
wire \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a37~portbdataout ;
wire \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~30_combout ;
wire \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~31_combout ;
wire \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a117~portbdataout ;
wire \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a101~portbdataout ;
wire \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a85~portbdataout ;
wire \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a69~portbdataout ;
wire \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~28_combout ;
wire \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~29_combout ;
wire \Inoutmodule|Green[2]~25_combout ;
wire \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a69~portbdataout ;
wire \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a69~portbdataout ;
wire \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a5~portbdataout ;
wire \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a5~portbdataout ;
wire \Inoutmodule|Green[2]~30_combout ;
wire \Inoutmodule|Green[2]~31_combout ;
wire \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a37~portbdataout ;
wire \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a101~portbdataout ;
wire \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a37~portbdataout ;
wire \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a101~portbdataout ;
wire \Inoutmodule|Green[2]~28_combout ;
wire \Inoutmodule|Green[2]~29_combout ;
wire \Inoutmodule|Green[2]~32_combout ;
wire \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a53~portbdataout ;
wire \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a117~portbdataout ;
wire \Inoutmodule|Green[2]~33_combout ;
wire \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a53~portbdataout ;
wire \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a117~portbdataout ;
wire \Inoutmodule|Green[2]~34_combout ;
wire \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a85~portbdataout ;
wire \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a21~portbdataout ;
wire \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a21~portbdataout ;
wire \Inoutmodule|Green[2]~26_combout ;
wire \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a85~portbdataout ;
wire \Inoutmodule|Green[2]~27_combout ;
wire \Inoutmodule|Green[2]~35_combout ;
wire \Inoutmodule|Green[2]~36_combout ;
wire \Inoutmodule|VRAM_in~9_combout ;
wire \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a54~portbdataout ;
wire \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a22~portbdataout ;
wire \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a38~portbdataout ;
wire \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a6~portbdataout ;
wire \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~34_combout ;
wire \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~35_combout ;
wire \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a86~portbdataout ;
wire \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a70~portbdataout ;
wire \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~32_combout ;
wire \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a118~portbdataout ;
wire \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a102~portbdataout ;
wire \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~33_combout ;
wire \Inoutmodule|Green[3]~37_combout ;
wire \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a86~portbdataout ;
wire \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a102~portbdataout ;
wire \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a70~portbdataout ;
wire \Inoutmodule|Green[3]~38_combout ;
wire \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a118~portbdataout ;
wire \Inoutmodule|Green[3]~39_combout ;
wire \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a54~portbdataout ;
wire \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a6~portbdataout ;
wire \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a22~portbdataout ;
wire \Inoutmodule|Green[3]~42_combout ;
wire \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a38~portbdataout ;
wire \Inoutmodule|Green[3]~43_combout ;
wire \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a54~portbdataout ;
wire \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a38~portbdataout ;
wire \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a22~portbdataout ;
wire \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a6~portbdataout ;
wire \Inoutmodule|Green[3]~40_combout ;
wire \Inoutmodule|Green[3]~41_combout ;
wire \Inoutmodule|Green[3]~44_combout ;
wire \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a86~portbdataout ;
wire \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a118~portbdataout ;
wire \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a70~portbdataout ;
wire \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a102~portbdataout ;
wire \Inoutmodule|Green[3]~45_combout ;
wire \Inoutmodule|Green[3]~46_combout ;
wire \Inoutmodule|Green[3]~47_combout ;
wire \Inoutmodule|Green[3]~48_combout ;
wire \Inoutmodule|VRAM_in~10_combout ;
wire \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a87~portbdataout ;
wire \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a23~portbdataout ;
wire \Inoutmodule|Green[4]~52_combout ;
wire \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a23~portbdataout ;
wire \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a87~portbdataout ;
wire \Inoutmodule|Green[4]~53_combout ;
wire \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a71~portbdataout ;
wire \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a7~portbdataout ;
wire \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a7~portbdataout ;
wire \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a71~portbdataout ;
wire \Inoutmodule|Green[4]~54_combout ;
wire \Inoutmodule|Green[4]~55_combout ;
wire \Inoutmodule|Green[4]~56_combout ;
wire \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a55~portbdataout ;
wire \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a55~portbdataout ;
wire \Inoutmodule|Green[4]~57_combout ;
wire \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a119~portbdataout ;
wire \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a119~portbdataout ;
wire \Inoutmodule|Green[4]~58_combout ;
wire \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a39~portbdataout ;
wire \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a39~portbdataout ;
wire \Inoutmodule|Green[4]~50_combout ;
wire \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a103~portbdataout ;
wire \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a103~portbdataout ;
wire \Inoutmodule|Green[4]~51_combout ;
wire \Inoutmodule|Green[4]~59_combout ;
wire \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a7~portbdataout ;
wire \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a39~portbdataout ;
wire \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~38_combout ;
wire \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a23~portbdataout ;
wire \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a55~portbdataout ;
wire \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~39_combout ;
wire \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a103~portbdataout ;
wire \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a71~portbdataout ;
wire \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a87~portbdataout ;
wire \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~36_combout ;
wire \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a119~portbdataout ;
wire \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~37_combout ;
wire \Inoutmodule|Green[4]~49_combout ;
wire \Inoutmodule|Green[4]~60_combout ;
wire \Cam_data[0]~input_o ;
wire \Inoutmodule|temp~9_combout ;
wire \Inoutmodule|VRAM_in~11_combout ;
wire \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a24~portbdataout ;
wire \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a8~portbdataout ;
wire \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a40~portbdataout ;
wire \Inoutmodule|Green[5]~62_combout ;
wire \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a56~portbdataout ;
wire \Inoutmodule|Green[5]~63_combout ;
wire \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a120~portbdataout ;
wire \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a104~portbdataout ;
wire \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a72~portbdataout ;
wire \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a88~portbdataout ;
wire \Inoutmodule|Green[5]~69_combout ;
wire \Inoutmodule|Green[5]~70_combout ;
wire \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a24~portbdataout ;
wire \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a40~portbdataout ;
wire \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a8~portbdataout ;
wire \Inoutmodule|Green[5]~66_combout ;
wire \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a56~portbdataout ;
wire \Inoutmodule|Green[5]~67_combout ;
wire \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a120~portbdataout ;
wire \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a72~portbdataout ;
wire \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a88~portbdataout ;
wire \Inoutmodule|Green[5]~64_combout ;
wire \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a104~portbdataout ;
wire \Inoutmodule|Green[5]~65_combout ;
wire \Inoutmodule|Green[5]~68_combout ;
wire \Inoutmodule|Green[5]~71_combout ;
wire \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a56~portbdataout ;
wire \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a24~portbdataout ;
wire \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a8~portbdataout ;
wire \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a40~portbdataout ;
wire \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~42_combout ;
wire \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~43_combout ;
wire \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a120~portbdataout ;
wire \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a72~portbdataout ;
wire \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a88~portbdataout ;
wire \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~40_combout ;
wire \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a104~portbdataout ;
wire \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~41_combout ;
wire \Inoutmodule|Green[5]~61_combout ;
wire \Inoutmodule|Green[5]~72_combout ;
wire \Inoutmodule|encryption_module1|B_prev[4]~feeder_combout ;
wire \Inoutmodule|encryption_module1|B_prev~9_combout ;
wire \Inoutmodule|encryption_module1|B_prev~33_combout ;
wire \Inoutmodule|encryption_module1|B_prev~17_combout ;
wire \Inoutmodule|encryption_module1|B_prev~29_combout ;
wire \Inoutmodule|encryption_module1|B_prev~24_combout ;
wire \Inoutmodule|encryption_module1|B_prev~35_combout ;
wire \Inoutmodule|encryption_module1|B_prev~22_combout ;
wire \Inoutmodule|encryption_module1|B_prev~32_combout ;
wire \Inoutmodule|encryption_module1|B_prev~27_combout ;
wire \Inoutmodule|encryption_module1|B_prev~25_combout ;
wire \Inoutmodule|encryption_module1|B_prev~23_combout ;
wire \Inoutmodule|encryption_module1|B_prev~28_combout ;
wire \Inoutmodule|encryption_module1|B_prev~34_combout ;
wire \Inoutmodule|encryption_module1|B_prev~31_combout ;
wire \Inoutmodule|encryption_module1|B_prev~26_combout ;
wire \Inoutmodule|encryption_module1|B_prev~19_combout ;
wire \Inoutmodule|encryption_module1|B_prev~30_combout ;
wire \Inoutmodule|encryption_module1|Equal2~8_combout ;
wire \Inoutmodule|encryption_module1|Equal2~6_combout ;
wire \Inoutmodule|encryption_module1|Equal2~5_combout ;
wire \Inoutmodule|encryption_module1|Equal2~7_combout ;
wire \Inoutmodule|encryption_module1|Equal2~9_combout ;
wire \Inoutmodule|encryption_module1|B_prev~6_combout ;
wire \Inoutmodule|encryption_module1|B_prev~16_combout ;
wire \Inoutmodule|encryption_module1|B_prev~11_combout ;
wire \Inoutmodule|encryption_module1|B_prev~15_combout ;
wire \Inoutmodule|encryption_module1|B_prev~20_combout ;
wire \Inoutmodule|encryption_module1|B_prev~18_combout ;
wire \Inoutmodule|encryption_module1|B_prev~13_combout ;
wire \Inoutmodule|encryption_module1|Equal2~2_combout ;
wire \Inoutmodule|encryption_module1|Equal2~0_combout ;
wire \Inoutmodule|encryption_module1|Equal2~1_combout ;
wire \Inoutmodule|encryption_module1|Equal2~3_combout ;
wire \Inoutmodule|encryption_module1|Equal2~4_combout ;
wire \Inoutmodule|encryption_module1|B_prev~7_combout ;
wire \Inoutmodule|encryption_module1|B_prev~12_combout ;
wire \Inoutmodule|encryption_module1|B_prev~10_combout ;
wire \Inoutmodule|encryption_module1|B_prev~21_combout ;
wire \Inoutmodule|encryption_module1|B_prev~14_combout ;
wire \Inoutmodule|encryption_module1|B_prev~8_combout ;
wire \Inoutmodule|VRAM_in~12_combout ;
wire \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a114~portbdataout ;
wire \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a114~portbdataout ;
wire \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a50~portbdataout ;
wire \Inoutmodule|Blue[0]~8_combout ;
wire \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a50~portbdataout ;
wire \Inoutmodule|Blue[0]~9_combout ;
wire \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a34~portbdataout ;
wire \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a98~portbdataout ;
wire \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a34~portbdataout ;
wire \Inoutmodule|Blue[0]~3_combout ;
wire \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a98~portbdataout ;
wire \Inoutmodule|Blue[0]~4_combout ;
wire \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a66~portbdataout ;
wire \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a66~portbdataout ;
wire \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a2~portbdataout ;
wire \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a2~portbdataout ;
wire \Inoutmodule|Blue[0]~5_combout ;
wire \Inoutmodule|Blue[0]~6_combout ;
wire \Inoutmodule|Blue[0]~7_combout ;
wire \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a82~portbdataout ;
wire \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a18~portbdataout ;
wire \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a18~portbdataout ;
wire \Inoutmodule|Blue[0]~1_combout ;
wire \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a82~portbdataout ;
wire \Inoutmodule|Blue[0]~2_combout ;
wire \Inoutmodule|Blue[0]~10_combout ;
wire \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a114~portbdataout ;
wire \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a98~portbdataout ;
wire \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a82~portbdataout ;
wire \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a66~portbdataout ;
wire \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~44_combout ;
wire \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~45_combout ;
wire \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a18~portbdataout ;
wire \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a50~portbdataout ;
wire \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a34~portbdataout ;
wire \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a2~portbdataout ;
wire \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~46_combout ;
wire \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~47_combout ;
wire \Inoutmodule|Blue[0]~0_combout ;
wire \Inoutmodule|Blue[0]~11_combout ;
wire \Inoutmodule|VRAM_in~13_combout ;
wire \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a19~portbdataout ;
wire \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a3~portbdataout ;
wire \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a35~portbdataout ;
wire \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~50_combout ;
wire \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a51~portbdataout ;
wire \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~51_combout ;
wire \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a115~portbdataout ;
wire \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a83~portbdataout ;
wire \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a67~portbdataout ;
wire \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~48_combout ;
wire \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a99~portbdataout ;
wire \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~49_combout ;
wire \Inoutmodule|Blue[1]~12_combout ;
wire \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a83~portbdataout ;
wire \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a115~portbdataout ;
wire \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a99~portbdataout ;
wire \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a67~portbdataout ;
wire \Inoutmodule|Blue[1]~13_combout ;
wire \Inoutmodule|Blue[1]~14_combout ;
wire \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a99~portbdataout ;
wire \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a67~portbdataout ;
wire \Inoutmodule|Blue[1]~20_combout ;
wire \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a115~portbdataout ;
wire \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a83~portbdataout ;
wire \Inoutmodule|Blue[1]~21_combout ;
wire \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a35~portbdataout ;
wire \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a19~portbdataout ;
wire \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a3~portbdataout ;
wire \Inoutmodule|Blue[1]~15_combout ;
wire \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a51~portbdataout ;
wire \Inoutmodule|Blue[1]~16_combout ;
wire \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a3~portbdataout ;
wire \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a19~portbdataout ;
wire \Inoutmodule|Blue[1]~17_combout ;
wire \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a35~portbdataout ;
wire \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a51~portbdataout ;
wire \Inoutmodule|Blue[1]~18_combout ;
wire \Inoutmodule|Blue[1]~19_combout ;
wire \Inoutmodule|Blue[1]~22_combout ;
wire \Inoutmodule|Blue[1]~23_combout ;
wire \Inoutmodule|VRAM_in~14_combout ;
wire \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a84~portbdataout ;
wire \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a20~portbdataout ;
wire \Inoutmodule|Blue[2]~27_combout ;
wire \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a20~portbdataout ;
wire \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a84~portbdataout ;
wire \Inoutmodule|Blue[2]~28_combout ;
wire \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a4~portbdataout ;
wire \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a68~portbdataout ;
wire \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a4~portbdataout ;
wire \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a68~portbdataout ;
wire \Inoutmodule|Blue[2]~29_combout ;
wire \Inoutmodule|Blue[2]~30_combout ;
wire \Inoutmodule|Blue[2]~31_combout ;
wire \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a36~portbdataout ;
wire \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a36~portbdataout ;
wire \Inoutmodule|Blue[2]~25_combout ;
wire \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a100~portbdataout ;
wire \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a100~portbdataout ;
wire \Inoutmodule|Blue[2]~26_combout ;
wire \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a116~portbdataout ;
wire \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a116~portbdataout ;
wire \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a52~portbdataout ;
wire \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a52~portbdataout ;
wire \Inoutmodule|Blue[2]~32_combout ;
wire \Inoutmodule|Blue[2]~33_combout ;
wire \Inoutmodule|Blue[2]~34_combout ;
wire \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a100~portbdataout ;
wire \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a84~portbdataout ;
wire \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a68~portbdataout ;
wire \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~52_combout ;
wire \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a116~portbdataout ;
wire \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~53_combout ;
wire \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a20~portbdataout ;
wire \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a52~portbdataout ;
wire \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a36~portbdataout ;
wire \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a4~portbdataout ;
wire \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~54_combout ;
wire \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~55_combout ;
wire \Inoutmodule|Blue[2]~24_combout ;
wire \Inoutmodule|Blue[2]~35_combout ;
wire \Inoutmodule|VRAM_in~15_combout ;
wire \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a0~portbdataout ;
wire \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a32~portbdataout ;
wire \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~58_combout ;
wire \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a48~portbdataout ;
wire \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a16~portbdataout ;
wire \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~59_combout ;
wire \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a64~portbdataout ;
wire \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a80~portbdataout ;
wire \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~56_combout ;
wire \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a96~portbdataout ;
wire \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a112~portbdataout ;
wire \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~57_combout ;
wire \Inoutmodule|Blue[3]~36_combout ;
wire \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a48~portbdataout ;
wire \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a32~portbdataout ;
wire \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a0~portbdataout ;
wire \Inoutmodule|Blue[3]~37_combout ;
wire \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a16~portbdataout ;
wire \Inoutmodule|Blue[3]~38_combout ;
wire \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a112~portbdataout ;
wire \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a96~portbdataout ;
wire \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a80~portbdataout ;
wire \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a64~portbdataout ;
wire \Inoutmodule|Blue[3]~39_combout ;
wire \Inoutmodule|Blue[3]~40_combout ;
wire \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a32~portbdataout ;
wire \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a0~portbdataout ;
wire \Inoutmodule|Blue[3]~41_combout ;
wire \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a48~portbdataout ;
wire \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a16~portbdataout ;
wire \Inoutmodule|Blue[3]~42_combout ;
wire \Inoutmodule|Blue[3]~43_combout ;
wire \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a64~portbdataout ;
wire \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a80~portbdataout ;
wire \Inoutmodule|Blue[3]~44_combout ;
wire \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a96~portbdataout ;
wire \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a112~portbdataout ;
wire \Inoutmodule|Blue[3]~45_combout ;
wire \Inoutmodule|Blue[3]~46_combout ;
wire \Inoutmodule|Blue[3]~47_combout ;
wire \Inoutmodule|VRAM_in~16_combout ;
wire \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a81~portbdataout ;
wire \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a65~portbdataout ;
wire \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~60_combout ;
wire \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a113~portbdataout ;
wire \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a97~portbdataout ;
wire \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~61_combout ;
wire \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a1~portbdataout ;
wire \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a33~portbdataout ;
wire \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~62_combout ;
wire \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a49~portbdataout ;
wire \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a17~portbdataout ;
wire \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~63_combout ;
wire \Inoutmodule|Blue[4]~48_combout ;
wire \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a49~portbdataout ;
wire \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a113~portbdataout ;
wire \Inoutmodule|Blue[4]~56_combout ;
wire \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a49~portbdataout ;
wire \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a113~portbdataout ;
wire \Inoutmodule|Blue[4]~57_combout ;
wire \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a33~portbdataout ;
wire \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a33~portbdataout ;
wire \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a97~portbdataout ;
wire \Inoutmodule|Blue[4]~51_combout ;
wire \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a97~portbdataout ;
wire \Inoutmodule|Blue[4]~52_combout ;
wire \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a1~portbdataout ;
wire \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a1~portbdataout ;
wire \Inoutmodule|Blue[4]~53_combout ;
wire \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a65~portbdataout ;
wire \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a65~portbdataout ;
wire \Inoutmodule|Blue[4]~54_combout ;
wire \Inoutmodule|Blue[4]~55_combout ;
wire \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a81~portbdataout ;
wire \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a81~portbdataout ;
wire \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a17~portbdataout ;
wire \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a17~portbdataout ;
wire \Inoutmodule|Blue[4]~49_combout ;
wire \Inoutmodule|Blue[4]~50_combout ;
wire \Inoutmodule|Blue[4]~58_combout ;
wire \Inoutmodule|Blue[4]~59_combout ;
wire \Inoutmodule|always8~0_combout ;
wire \Inoutmodule|always8~1_combout ;
wire \Inoutmodule|Equal9~0_combout ;
wire \Inoutmodule|Equal9~1_combout ;
wire \Inoutmodule|Add8~19 ;
wire \Inoutmodule|Add8~20_combout ;
wire \Inoutmodule|Equal9~2_combout ;
wire \Inoutmodule|vs~q ;
wire \Inoutmodule|always6~0_combout ;
wire \Inoutmodule|Add7~19 ;
wire \Inoutmodule|Add7~20_combout ;
wire \Inoutmodule|always6~1_combout ;
wire \Inoutmodule|hs~q ;
wire \Inoutmodule|counter[0]~16_combout ;
wire \Inoutmodule|counter[0]~17 ;
wire \Inoutmodule|counter[1]~19_combout ;
wire \Inoutmodule|counter[1]~20 ;
wire \Inoutmodule|counter[2]~21_combout ;
wire \Inoutmodule|counter[2]~22 ;
wire \Inoutmodule|counter[3]~23_combout ;
wire \hex0|WideOr6~0_combout ;
wire \hex0|WideOr5~0_combout ;
wire \hex0|WideOr4~0_combout ;
wire \hex0|WideOr3~0_combout ;
wire \hex0|WideOr2~0_combout ;
wire \hex0|WideOr1~0_combout ;
wire \hex0|WideOr0~0_combout ;
wire \Inoutmodule|counter[3]~24 ;
wire \Inoutmodule|counter[4]~25_combout ;
wire \Inoutmodule|counter[4]~26 ;
wire \Inoutmodule|counter[5]~27_combout ;
wire \Inoutmodule|counter[5]~28 ;
wire \Inoutmodule|counter[6]~29_combout ;
wire \Inoutmodule|counter[6]~30 ;
wire \Inoutmodule|counter[7]~31_combout ;
wire \hex1|WideOr6~0_combout ;
wire \hex1|WideOr5~0_combout ;
wire \hex1|WideOr4~0_combout ;
wire \hex1|WideOr3~0_combout ;
wire \hex1|WideOr2~0_combout ;
wire \hex1|WideOr1~0_combout ;
wire \hex1|WideOr0~0_combout ;
wire \Inoutmodule|counter[7]~32 ;
wire \Inoutmodule|counter[8]~33_combout ;
wire \Inoutmodule|counter[8]~34 ;
wire \Inoutmodule|counter[9]~35_combout ;
wire \Inoutmodule|counter[9]~36 ;
wire \Inoutmodule|counter[10]~37_combout ;
wire \Inoutmodule|counter[10]~38 ;
wire \Inoutmodule|counter[11]~39_combout ;
wire \hex2|WideOr6~0_combout ;
wire \hex2|WideOr5~0_combout ;
wire \hex2|WideOr4~0_combout ;
wire \hex2|WideOr3~0_combout ;
wire \hex2|WideOr2~0_combout ;
wire \hex2|WideOr1~0_combout ;
wire \hex2|WideOr0~0_combout ;
wire \Inoutmodule|counter[11]~40 ;
wire \Inoutmodule|counter[12]~41_combout ;
wire \Inoutmodule|counter[12]~42 ;
wire \Inoutmodule|counter[13]~43_combout ;
wire \Inoutmodule|counter[13]~44 ;
wire \Inoutmodule|counter[14]~45_combout ;
wire \Inoutmodule|counter[14]~46 ;
wire \Inoutmodule|counter[15]~47_combout ;
wire \hex3|WideOr6~0_combout ;
wire \hex3|WideOr5~0_combout ;
wire \hex3|WideOr4~0_combout ;
wire \hex3|WideOr3~0_combout ;
wire \hex3|WideOr2~0_combout ;
wire \hex3|WideOr1~0_combout ;
wire \hex3|WideOr0~0_combout ;
wire [3:0] \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|decode2|w_anode1175w ;
wire [3:0] \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|decode2|w_anode1165w ;
wire [3:0] \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|decode2|w_anode1155w ;
wire [3:0] \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|decode2|w_anode1145w ;
wire [3:0] \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|decode2|w_anode1135w ;
wire [3:0] \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|decode2|w_anode1125w ;
wire [3:0] \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|decode2|w_anode1115w ;
wire [3:0] \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|decode2|w_anode1098w ;
wire [3:0] \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|rden_decode_b|w_anode1186w ;
wire [15:0] freq_counter;
wire [19:0] \Inoutmodule|vertical_counter ;
wire [9:0] \Inoutmodule|vc ;
wire [7:0] \Inoutmodule|temp ;
wire [19:0] \Inoutmodule|horizontal_counter ;
wire [9:0] \Inoutmodule|hc ;
wire [20:0] \Inoutmodule|counter ;
wire [17:0] \Inoutmodule|VRAM_wraddress ;
wire [15:0] \Inoutmodule|VRAM_in ;
wire [3:0] \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|decode2|w_anode1175w ;
wire [3:0] \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|decode2|w_anode1165w ;
wire [3:0] \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|decode2|w_anode1155w ;
wire [3:0] \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|decode2|w_anode1145w ;
wire [3:0] \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|decode2|w_anode1135w ;
wire [3:0] \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|decode2|w_anode1125w ;
wire [3:0] \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|decode2|w_anode1115w ;
wire [3:0] \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|decode2|w_anode1098w ;
wire [31:0] \Inoutmodule|encryption_module1|R_xor2 ;
wire [31:0] \Inoutmodule|encryption_module1|R_xor1 ;
wire [31:0] \Inoutmodule|encryption_module1|R_prev ;
wire [31:0] \Inoutmodule|encryption_module1|G_xor2 ;
wire [31:0] \Inoutmodule|encryption_module1|G_xor1 ;
wire [31:0] \Inoutmodule|encryption_module1|G_prev ;
wire [31:0] \Inoutmodule|encryption_module1|B_xor2 ;
wire [31:0] \Inoutmodule|encryption_module1|B_xor1 ;
wire [31:0] \Inoutmodule|encryption_module1|B_prev ;
wire [4:0] \sccb|state_counter ;
wire [7:0] \sccb|garbage2 ;
wire [15:0] \sccb|garbage ;
wire [7:0] \sccb|Write_data ;
wire [7:0] \sccb|Sub_address ;
wire [7:0] \sccb|SCCB_COUNTER ;
wire [3:0] \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|decode2|w_anode1175w ;
wire [3:0] \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|decode2|w_anode1165w ;
wire [3:0] \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|decode2|w_anode1155w ;
wire [3:0] \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|decode2|w_anode1145w ;
wire [3:0] \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|decode2|w_anode1135w ;
wire [3:0] \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|decode2|w_anode1125w ;
wire [3:0] \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|decode2|w_anode1115w ;
wire [3:0] \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|decode2|w_anode1098w ;
wire [2:0] \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b ;
wire [2:0] \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|address_reg_b ;

wire [0:0] \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a29_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a93_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a29_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a93_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a109_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a45_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a45_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a109_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a77_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a77_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a125_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a61_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a61_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a125_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a109_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a93_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a77_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a125_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a29_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a45_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a61_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a110_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a94_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a78_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a126_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a30_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a46_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a62_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a110_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a46_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a46_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a110_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a30_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a94_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a30_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a94_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a78_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a78_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a126_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a62_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a62_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a126_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a111_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a95_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a79_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a127_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a31_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a47_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a63_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a31_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a95_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a31_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a95_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a111_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a47_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a47_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a111_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a79_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a79_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a127_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a63_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a63_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a127_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a107_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a91_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a75_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a123_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a27_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a43_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a59_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a107_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a43_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a43_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a107_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a27_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a91_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a27_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a91_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a75_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a75_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a123_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a59_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a59_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a123_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a108_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a92_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a76_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a124_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a44_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a60_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a92_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a92_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a108_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a44_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a44_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a108_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a76_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a76_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a124_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a60_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a60_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a124_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a105_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a89_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a73_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a121_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a25_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a41_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a57_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a105_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a41_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a41_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a105_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a25_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a89_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a25_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a89_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a73_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a73_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a121_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a57_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a57_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a121_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a106_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a90_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a74_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a122_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a26_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a42_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a58_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a26_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a42_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a58_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a106_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a90_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a74_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a122_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a26_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a42_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a58_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a106_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a90_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a74_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a122_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a101_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a85_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a69_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a117_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a21_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a37_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a53_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a85_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a21_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a21_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a85_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a37_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a101_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a37_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a101_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a69_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a69_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a53_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a117_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a53_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a117_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a102_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a86_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a70_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a118_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a38_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a54_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a86_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a102_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a70_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a118_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a38_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a54_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a38_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a54_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a86_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a102_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a70_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a118_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a103_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a87_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a71_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a119_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a39_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a55_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a103_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a39_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a39_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a103_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a87_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a87_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a71_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a71_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a119_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a55_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a55_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a119_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a104_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a88_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a72_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a120_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a40_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a56_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a40_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a56_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a104_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a88_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a72_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a120_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a40_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a56_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a104_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a88_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a72_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a120_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a98_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a82_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a66_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a114_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a34_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a50_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a82_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a82_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a34_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a98_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a34_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a98_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a66_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a66_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a50_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a114_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a50_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a114_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a99_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a83_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a67_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a115_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a19_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a35_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a51_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a83_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a99_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a67_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a115_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a35_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a19_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a51_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a35_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a19_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a51_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a83_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a99_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a67_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a115_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a100_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a84_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a68_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a116_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a36_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a52_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a100_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a36_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a36_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a100_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a84_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a84_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a68_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a68_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a116_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a52_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a52_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a116_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a96_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a80_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a112_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a96_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a80_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a112_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a96_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a80_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a112_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a97_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a81_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a65_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a113_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a17_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a33_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a49_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a81_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a17_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a17_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a81_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a33_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a97_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a33_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a97_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a65_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a65_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a49_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a113_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a49_PORTBDATAOUT_bus ;
wire [0:0] \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a113_PORTBDATAOUT_bus ;

assign \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a29~portbdataout  = \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a29_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a93~portbdataout  = \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a93_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a29~portbdataout  = \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a29_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a93~portbdataout  = \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a93_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a109~portbdataout  = \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a109_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a45~portbdataout  = \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a45_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a45~portbdataout  = \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a45_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a109~portbdataout  = \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a109_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a13~portbdataout  = \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a77~portbdataout  = \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a77_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a13~portbdataout  = \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a77~portbdataout  = \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a77_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a125~portbdataout  = \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a125_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a61~portbdataout  = \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a61_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a61~portbdataout  = \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a61_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a125~portbdataout  = \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a125_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a109~portbdataout  = \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a109_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a93~portbdataout  = \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a93_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a77~portbdataout  = \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a77_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a125~portbdataout  = \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a125_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a29~portbdataout  = \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a29_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a45~portbdataout  = \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a45_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a13~portbdataout  = \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a61~portbdataout  = \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a61_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a110~portbdataout  = \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a110_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a94~portbdataout  = \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a94_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a78~portbdataout  = \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a78_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a126~portbdataout  = \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a126_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a30~portbdataout  = \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a30_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a46~portbdataout  = \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a46_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a14~portbdataout  = \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a62~portbdataout  = \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a62_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a110~portbdataout  = \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a110_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a46~portbdataout  = \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a46_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a46~portbdataout  = \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a46_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a110~portbdataout  = \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a110_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a30~portbdataout  = \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a30_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a94~portbdataout  = \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a94_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a30~portbdataout  = \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a30_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a94~portbdataout  = \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a94_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a14~portbdataout  = \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a78~portbdataout  = \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a78_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a14~portbdataout  = \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a78~portbdataout  = \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a78_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a126~portbdataout  = \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a126_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a62~portbdataout  = \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a62_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a62~portbdataout  = \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a62_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a126~portbdataout  = \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a126_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a111~portbdataout  = \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a111_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a95~portbdataout  = \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a95_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a79~portbdataout  = \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a79_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a127~portbdataout  = \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a127_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a31~portbdataout  = \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a31_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a47~portbdataout  = \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a47_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a15~portbdataout  = \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a63~portbdataout  = \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a63_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a31~portbdataout  = \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a31_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a95~portbdataout  = \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a95_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a31~portbdataout  = \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a31_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a95~portbdataout  = \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a95_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a111~portbdataout  = \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a111_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a47~portbdataout  = \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a47_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a47~portbdataout  = \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a47_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a111~portbdataout  = \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a111_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a15~portbdataout  = \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a79~portbdataout  = \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a79_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a15~portbdataout  = \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a79~portbdataout  = \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a79_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a127~portbdataout  = \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a127_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a63~portbdataout  = \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a63_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a63~portbdataout  = \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a63_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a127~portbdataout  = \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a127_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a107~portbdataout  = \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a107_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a91~portbdataout  = \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a91_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a75~portbdataout  = \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a75_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a123~portbdataout  = \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a123_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a27~portbdataout  = \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a27_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a43~portbdataout  = \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a43_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a11~portbdataout  = \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a59~portbdataout  = \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a59_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a107~portbdataout  = \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a107_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a43~portbdataout  = \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a43_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a43~portbdataout  = \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a43_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a107~portbdataout  = \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a107_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a27~portbdataout  = \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a27_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a91~portbdataout  = \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a91_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a27~portbdataout  = \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a27_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a91~portbdataout  = \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a91_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a11~portbdataout  = \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a75~portbdataout  = \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a75_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a11~portbdataout  = \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a75~portbdataout  = \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a75_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a123~portbdataout  = \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a123_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a59~portbdataout  = \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a59_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a59~portbdataout  = \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a59_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a123~portbdataout  = \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a123_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a108~portbdataout  = \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a108_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a92~portbdataout  = \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a92_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a76~portbdataout  = \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a76_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a124~portbdataout  = \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a124_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a28~portbdataout  = \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a44~portbdataout  = \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a44_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a12~portbdataout  = \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a60~portbdataout  = \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a60_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a28~portbdataout  = \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a92~portbdataout  = \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a92_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a28~portbdataout  = \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a92~portbdataout  = \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a92_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a108~portbdataout  = \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a108_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a44~portbdataout  = \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a44_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a44~portbdataout  = \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a44_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a108~portbdataout  = \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a108_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a12~portbdataout  = \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a76~portbdataout  = \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a76_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a12~portbdataout  = \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a76~portbdataout  = \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a76_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a124~portbdataout  = \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a124_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a60~portbdataout  = \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a60_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a60~portbdataout  = \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a60_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a124~portbdataout  = \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a124_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a105~portbdataout  = \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a105_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a89~portbdataout  = \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a89_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a73~portbdataout  = \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a73_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a121~portbdataout  = \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a121_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a25~portbdataout  = \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a25_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a41~portbdataout  = \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a41_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a9~portbdataout  = \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a57~portbdataout  = \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a57_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a105~portbdataout  = \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a105_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a41~portbdataout  = \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a41_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a41~portbdataout  = \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a41_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a105~portbdataout  = \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a105_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a25~portbdataout  = \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a25_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a89~portbdataout  = \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a89_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a25~portbdataout  = \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a25_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a89~portbdataout  = \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a89_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a9~portbdataout  = \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a73~portbdataout  = \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a73_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a9~portbdataout  = \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a73~portbdataout  = \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a73_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a121~portbdataout  = \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a121_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a57~portbdataout  = \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a57_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a57~portbdataout  = \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a57_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a121~portbdataout  = \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a121_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a106~portbdataout  = \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a106_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a90~portbdataout  = \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a90_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a74~portbdataout  = \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a74_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a122~portbdataout  = \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a122_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a26~portbdataout  = \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a26_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a42~portbdataout  = \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a42_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a10~portbdataout  = \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a58~portbdataout  = \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a58_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a26~portbdataout  = \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a26_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a42~portbdataout  = \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a42_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a10~portbdataout  = \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a58~portbdataout  = \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a58_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a106~portbdataout  = \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a106_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a90~portbdataout  = \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a90_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a74~portbdataout  = \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a74_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a122~portbdataout  = \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a122_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a26~portbdataout  = \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a26_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a42~portbdataout  = \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a42_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a10~portbdataout  = \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a58~portbdataout  = \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a58_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a106~portbdataout  = \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a106_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a90~portbdataout  = \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a90_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a74~portbdataout  = \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a74_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a122~portbdataout  = \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a122_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a101~portbdataout  = \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a101_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a85~portbdataout  = \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a85_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a69~portbdataout  = \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a69_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a117~portbdataout  = \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a117_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a21~portbdataout  = \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a21_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a37~portbdataout  = \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a37_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a5~portbdataout  = \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a53~portbdataout  = \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a53_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a85~portbdataout  = \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a85_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a21~portbdataout  = \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a21_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a21~portbdataout  = \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a21_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a85~portbdataout  = \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a85_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a37~portbdataout  = \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a37_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a101~portbdataout  = \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a101_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a37~portbdataout  = \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a37_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a101~portbdataout  = \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a101_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a69~portbdataout  = \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a69_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a5~portbdataout  = \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a5~portbdataout  = \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a69~portbdataout  = \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a69_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a53~portbdataout  = \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a53_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a117~portbdataout  = \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a117_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a53~portbdataout  = \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a53_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a117~portbdataout  = \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a117_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a102~portbdataout  = \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a102_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a86~portbdataout  = \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a86_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a70~portbdataout  = \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a70_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a118~portbdataout  = \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a118_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a22~portbdataout  = \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a38~portbdataout  = \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a38_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a6~portbdataout  = \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a54~portbdataout  = \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a54_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a86~portbdataout  = \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a86_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a102~portbdataout  = \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a102_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a70~portbdataout  = \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a70_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a118~portbdataout  = \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a118_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a38~portbdataout  = \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a38_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a22~portbdataout  = \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a6~portbdataout  = \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a54~portbdataout  = \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a54_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a38~portbdataout  = \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a38_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a22~portbdataout  = \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a6~portbdataout  = \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a54~portbdataout  = \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a54_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a86~portbdataout  = \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a86_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a102~portbdataout  = \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a102_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a70~portbdataout  = \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a70_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a118~portbdataout  = \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a118_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a103~portbdataout  = \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a103_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a87~portbdataout  = \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a87_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a71~portbdataout  = \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a71_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a119~portbdataout  = \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a119_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a23~portbdataout  = \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a39~portbdataout  = \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a39_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a7~portbdataout  = \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a55~portbdataout  = \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a55_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a103~portbdataout  = \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a103_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a39~portbdataout  = \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a39_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a39~portbdataout  = \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a39_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a103~portbdataout  = \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a103_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a23~portbdataout  = \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a87~portbdataout  = \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a87_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a23~portbdataout  = \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a87~portbdataout  = \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a87_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a7~portbdataout  = \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a71~portbdataout  = \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a71_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a7~portbdataout  = \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a71~portbdataout  = \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a71_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a119~portbdataout  = \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a119_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a55~portbdataout  = \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a55_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a55~portbdataout  = \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a55_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a119~portbdataout  = \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a119_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a104~portbdataout  = \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a104_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a88~portbdataout  = \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a88_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a72~portbdataout  = \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a72_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a120~portbdataout  = \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a120_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a24~portbdataout  = \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a40~portbdataout  = \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a40_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a8~portbdataout  = \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a56~portbdataout  = \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a56_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a24~portbdataout  = \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a40~portbdataout  = \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a40_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a8~portbdataout  = \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a56~portbdataout  = \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a56_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a104~portbdataout  = \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a104_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a88~portbdataout  = \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a88_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a72~portbdataout  = \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a72_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a120~portbdataout  = \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a120_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a24~portbdataout  = \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a40~portbdataout  = \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a40_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a8~portbdataout  = \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a56~portbdataout  = \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a56_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a104~portbdataout  = \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a104_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a88~portbdataout  = \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a88_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a72~portbdataout  = \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a72_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a120~portbdataout  = \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a120_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a98~portbdataout  = \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a98_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a82~portbdataout  = \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a82_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a66~portbdataout  = \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a66_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a114~portbdataout  = \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a114_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a18~portbdataout  = \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a34~portbdataout  = \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a34_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a2~portbdataout  = \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a50~portbdataout  = \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a50_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a82~portbdataout  = \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a82_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a18~portbdataout  = \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a18~portbdataout  = \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a82~portbdataout  = \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a82_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a34~portbdataout  = \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a34_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a98~portbdataout  = \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a98_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a34~portbdataout  = \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a34_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a98~portbdataout  = \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a98_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a66~portbdataout  = \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a66_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a2~portbdataout  = \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a2~portbdataout  = \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a66~portbdataout  = \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a66_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a50~portbdataout  = \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a50_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a114~portbdataout  = \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a114_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a50~portbdataout  = \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a50_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a114~portbdataout  = \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a114_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a99~portbdataout  = \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a99_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a83~portbdataout  = \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a83_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a67~portbdataout  = \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a67_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a115~portbdataout  = \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a115_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a19~portbdataout  = \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a19_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a35~portbdataout  = \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a35_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a3~portbdataout  = \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a51~portbdataout  = \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a51_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a83~portbdataout  = \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a83_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a99~portbdataout  = \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a99_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a67~portbdataout  = \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a67_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a115~portbdataout  = \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a115_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a35~portbdataout  = \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a35_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a19~portbdataout  = \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a19_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a3~portbdataout  = \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a51~portbdataout  = \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a51_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a35~portbdataout  = \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a35_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a19~portbdataout  = \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a19_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a3~portbdataout  = \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a51~portbdataout  = \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a51_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a83~portbdataout  = \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a83_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a99~portbdataout  = \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a99_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a67~portbdataout  = \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a67_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a115~portbdataout  = \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a115_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a100~portbdataout  = \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a100_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a84~portbdataout  = \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a84_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a68~portbdataout  = \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a68_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a116~portbdataout  = \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a116_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a20~portbdataout  = \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a36~portbdataout  = \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a36_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a4~portbdataout  = \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a52~portbdataout  = \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a52_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a100~portbdataout  = \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a100_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a36~portbdataout  = \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a36_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a36~portbdataout  = \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a36_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a100~portbdataout  = \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a100_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a20~portbdataout  = \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a84~portbdataout  = \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a84_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a20~portbdataout  = \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a84~portbdataout  = \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a84_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a4~portbdataout  = \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a68~portbdataout  = \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a68_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a4~portbdataout  = \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a68~portbdataout  = \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a68_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a116~portbdataout  = \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a116_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a52~portbdataout  = \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a52_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a52~portbdataout  = \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a52_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a116~portbdataout  = \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a116_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a96~portbdataout  = \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a96_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a80~portbdataout  = \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a80_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a64~portbdataout  = \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a112~portbdataout  = \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a112_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a16~portbdataout  = \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a32~portbdataout  = \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a0~portbdataout  = \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a48~portbdataout  = \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a16~portbdataout  = \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a32~portbdataout  = \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a0~portbdataout  = \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a48~portbdataout  = \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a96~portbdataout  = \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a96_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a80~portbdataout  = \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a80_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a64~portbdataout  = \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a112~portbdataout  = \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a112_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a16~portbdataout  = \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a32~portbdataout  = \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a0~portbdataout  = \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a48~portbdataout  = \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a96~portbdataout  = \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a96_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a80~portbdataout  = \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a80_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a64~portbdataout  = \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a112~portbdataout  = \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a112_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a97~portbdataout  = \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a97_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a81~portbdataout  = \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a81_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a65~portbdataout  = \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a65_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a113~portbdataout  = \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a113_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a17~portbdataout  = \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a17_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a33~portbdataout  = \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a33_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a1~portbdataout  = \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a49~portbdataout  = \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a49_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a81~portbdataout  = \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a81_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a17~portbdataout  = \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a17_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a17~portbdataout  = \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a17_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a81~portbdataout  = \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a81_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a33~portbdataout  = \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a33_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a97~portbdataout  = \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a97_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a33~portbdataout  = \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a33_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a97~portbdataout  = \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a97_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a65~portbdataout  = \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a65_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a1~portbdataout  = \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a1~portbdataout  = \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a65~portbdataout  = \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a65_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a49~portbdataout  = \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a49_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a113~portbdataout  = \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a113_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a49~portbdataout  = \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a49_PORTBDATAOUT_bus [0];

assign \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a113~portbdataout  = \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a113_PORTBDATAOUT_bus [0];

// Location: IOOBUF_X0_Y13_N2
cycloneive_io_obuf \sdram_wire_dq[0]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sdram_wire_dq[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \sdram_wire_dq[0]~output .bus_hold = "false";
defparam \sdram_wire_dq[0]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y26_N16
cycloneive_io_obuf \sdram_wire_dq[1]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sdram_wire_dq[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \sdram_wire_dq[1]~output .bus_hold = "false";
defparam \sdram_wire_dq[1]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y29_N16
cycloneive_io_obuf \sdram_wire_dq[2]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sdram_wire_dq[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \sdram_wire_dq[2]~output .bus_hold = "false";
defparam \sdram_wire_dq[2]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y25_N16
cycloneive_io_obuf \sdram_wire_dq[3]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sdram_wire_dq[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \sdram_wire_dq[3]~output .bus_hold = "false";
defparam \sdram_wire_dq[3]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y29_N23
cycloneive_io_obuf \sdram_wire_dq[4]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sdram_wire_dq[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \sdram_wire_dq[4]~output .bus_hold = "false";
defparam \sdram_wire_dq[4]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y28_N16
cycloneive_io_obuf \sdram_wire_dq[5]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sdram_wire_dq[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \sdram_wire_dq[5]~output .bus_hold = "false";
defparam \sdram_wire_dq[5]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y28_N23
cycloneive_io_obuf \sdram_wire_dq[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sdram_wire_dq[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \sdram_wire_dq[6]~output .bus_hold = "false";
defparam \sdram_wire_dq[6]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y34_N9
cycloneive_io_obuf \sdram_wire_dq[7]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sdram_wire_dq[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \sdram_wire_dq[7]~output .bus_hold = "false";
defparam \sdram_wire_dq[7]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y24_N16
cycloneive_io_obuf \sdram_wire_dq[8]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sdram_wire_dq[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \sdram_wire_dq[8]~output .bus_hold = "false";
defparam \sdram_wire_dq[8]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y24_N9
cycloneive_io_obuf \sdram_wire_dq[9]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sdram_wire_dq[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \sdram_wire_dq[9]~output .bus_hold = "false";
defparam \sdram_wire_dq[9]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y27_N23
cycloneive_io_obuf \sdram_wire_dq[10]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sdram_wire_dq[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \sdram_wire_dq[10]~output .bus_hold = "false";
defparam \sdram_wire_dq[10]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N9
cycloneive_io_obuf \sdram_wire_dq[11]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sdram_wire_dq[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \sdram_wire_dq[11]~output .bus_hold = "false";
defparam \sdram_wire_dq[11]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y27_N16
cycloneive_io_obuf \sdram_wire_dq[12]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sdram_wire_dq[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \sdram_wire_dq[12]~output .bus_hold = "false";
defparam \sdram_wire_dq[12]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N16
cycloneive_io_obuf \sdram_wire_dq[13]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sdram_wire_dq[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \sdram_wire_dq[13]~output .bus_hold = "false";
defparam \sdram_wire_dq[13]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N23
cycloneive_io_obuf \sdram_wire_dq[14]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sdram_wire_dq[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \sdram_wire_dq[14]~output .bus_hold = "false";
defparam \sdram_wire_dq[14]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y24_N23
cycloneive_io_obuf \sdram_wire_dq[15]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sdram_wire_dq[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \sdram_wire_dq[15]~output .bus_hold = "false";
defparam \sdram_wire_dq[15]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y45_N16
cycloneive_io_obuf \sdram_wire_dq[16]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sdram_wire_dq[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \sdram_wire_dq[16]~output .bus_hold = "false";
defparam \sdram_wire_dq[16]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y48_N9
cycloneive_io_obuf \sdram_wire_dq[17]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sdram_wire_dq[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \sdram_wire_dq[17]~output .bus_hold = "false";
defparam \sdram_wire_dq[17]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y43_N16
cycloneive_io_obuf \sdram_wire_dq[18]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sdram_wire_dq[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \sdram_wire_dq[18]~output .bus_hold = "false";
defparam \sdram_wire_dq[18]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y46_N23
cycloneive_io_obuf \sdram_wire_dq[19]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sdram_wire_dq[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \sdram_wire_dq[19]~output .bus_hold = "false";
defparam \sdram_wire_dq[19]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y46_N16
cycloneive_io_obuf \sdram_wire_dq[20]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sdram_wire_dq[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \sdram_wire_dq[20]~output .bus_hold = "false";
defparam \sdram_wire_dq[20]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y52_N23
cycloneive_io_obuf \sdram_wire_dq[21]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sdram_wire_dq[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \sdram_wire_dq[21]~output .bus_hold = "false";
defparam \sdram_wire_dq[21]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y45_N23
cycloneive_io_obuf \sdram_wire_dq[22]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sdram_wire_dq[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \sdram_wire_dq[22]~output .bus_hold = "false";
defparam \sdram_wire_dq[22]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y47_N16
cycloneive_io_obuf \sdram_wire_dq[23]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sdram_wire_dq[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \sdram_wire_dq[23]~output .bus_hold = "false";
defparam \sdram_wire_dq[23]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y24_N2
cycloneive_io_obuf \sdram_wire_dq[24]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sdram_wire_dq[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \sdram_wire_dq[24]~output .bus_hold = "false";
defparam \sdram_wire_dq[24]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y35_N16
cycloneive_io_obuf \sdram_wire_dq[25]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sdram_wire_dq[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \sdram_wire_dq[25]~output .bus_hold = "false";
defparam \sdram_wire_dq[25]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y35_N9
cycloneive_io_obuf \sdram_wire_dq[26]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sdram_wire_dq[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \sdram_wire_dq[26]~output .bus_hold = "false";
defparam \sdram_wire_dq[26]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y35_N2
cycloneive_io_obuf \sdram_wire_dq[27]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sdram_wire_dq[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \sdram_wire_dq[27]~output .bus_hold = "false";
defparam \sdram_wire_dq[27]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y34_N23
cycloneive_io_obuf \sdram_wire_dq[28]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sdram_wire_dq[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \sdram_wire_dq[28]~output .bus_hold = "false";
defparam \sdram_wire_dq[28]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y32_N16
cycloneive_io_obuf \sdram_wire_dq[29]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sdram_wire_dq[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \sdram_wire_dq[29]~output .bus_hold = "false";
defparam \sdram_wire_dq[29]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y34_N16
cycloneive_io_obuf \sdram_wire_dq[30]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sdram_wire_dq[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \sdram_wire_dq[30]~output .bus_hold = "false";
defparam \sdram_wire_dq[30]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y30_N9
cycloneive_io_obuf \sdram_wire_dq[31]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sdram_wire_dq[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \sdram_wire_dq[31]~output .bus_hold = "false";
defparam \sdram_wire_dq[31]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X107_Y0_N2
cycloneive_io_obuf \Cam_sdiod~output (
	.i(\sccb|sdiod~reg0_q ),
	.oe(\sccb|sdiod~en_q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Cam_sdiod~output_o ),
	.obar());
// synopsys translate_off
defparam \Cam_sdiod~output .bus_hold = "false";
defparam \Cam_sdiod~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N9
cycloneive_io_obuf \SRAM_DQ[0]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_DQ[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_DQ[0]~output .bus_hold = "false";
defparam \SRAM_DQ[0]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N2
cycloneive_io_obuf \SRAM_DQ[1]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_DQ[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_DQ[1]~output .bus_hold = "false";
defparam \SRAM_DQ[1]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N23
cycloneive_io_obuf \SRAM_DQ[2]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_DQ[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_DQ[2]~output .bus_hold = "false";
defparam \SRAM_DQ[2]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N16
cycloneive_io_obuf \SRAM_DQ[3]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_DQ[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_DQ[3]~output .bus_hold = "false";
defparam \SRAM_DQ[3]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N16
cycloneive_io_obuf \SRAM_DQ[4]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_DQ[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_DQ[4]~output .bus_hold = "false";
defparam \SRAM_DQ[4]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N23
cycloneive_io_obuf \SRAM_DQ[5]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_DQ[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_DQ[5]~output .bus_hold = "false";
defparam \SRAM_DQ[5]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N16
cycloneive_io_obuf \SRAM_DQ[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_DQ[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_DQ[6]~output .bus_hold = "false";
defparam \SRAM_DQ[6]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N9
cycloneive_io_obuf \SRAM_DQ[7]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_DQ[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_DQ[7]~output .bus_hold = "false";
defparam \SRAM_DQ[7]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N16
cycloneive_io_obuf \SRAM_DQ[8]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_DQ[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_DQ[8]~output .bus_hold = "false";
defparam \SRAM_DQ[8]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y22_N23
cycloneive_io_obuf \SRAM_DQ[9]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_DQ[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_DQ[9]~output .bus_hold = "false";
defparam \SRAM_DQ[9]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y17_N16
cycloneive_io_obuf \SRAM_DQ[10]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_DQ[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_DQ[10]~output .bus_hold = "false";
defparam \SRAM_DQ[10]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y16_N16
cycloneive_io_obuf \SRAM_DQ[11]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_DQ[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_DQ[11]~output .bus_hold = "false";
defparam \SRAM_DQ[11]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y7_N9
cycloneive_io_obuf \SRAM_DQ[12]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_DQ[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_DQ[12]~output .bus_hold = "false";
defparam \SRAM_DQ[12]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N23
cycloneive_io_obuf \SRAM_DQ[13]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_DQ[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_DQ[13]~output .bus_hold = "false";
defparam \SRAM_DQ[13]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N23
cycloneive_io_obuf \SRAM_DQ[14]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_DQ[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_DQ[14]~output .bus_hold = "false";
defparam \SRAM_DQ[14]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N16
cycloneive_io_obuf \SRAM_DQ[15]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_DQ[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_DQ[15]~output .bus_hold = "false";
defparam \SRAM_DQ[15]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X115_Y17_N2
cycloneive_io_obuf \Cam_pwdn~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Cam_pwdn~output_o ),
	.obar());
// synopsys translate_off
defparam \Cam_pwdn~output .bus_hold = "false";
defparam \Cam_pwdn~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y47_N23
cycloneive_io_obuf \Cam_reset_N~output (
	.i(!\Reset~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Cam_reset_N~output_o ),
	.obar());
// synopsys translate_off
defparam \Cam_reset_N~output .bus_hold = "false";
defparam \Cam_reset_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N23
cycloneive_io_obuf \Cam_sdioc~output (
	.i(\sccb|sdioc~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Cam_sdioc~output_o ),
	.obar());
// synopsys translate_off
defparam \Cam_sdioc~output .bus_hold = "false";
defparam \Cam_sdioc~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X100_Y0_N23
cycloneive_io_obuf \Cam_xclk~output (
	.i(\Inoutmodule|VGA_Clk~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Cam_xclk~output_o ),
	.obar());
// synopsys translate_off
defparam \Cam_xclk~output .bus_hold = "false";
defparam \Cam_xclk~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y73_N2
cycloneive_io_obuf \VGA_R[0]~output (
	.i(\Inoutmodule|Red[0]~13_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_R[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_R[0]~output .bus_hold = "false";
defparam \VGA_R[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y73_N2
cycloneive_io_obuf \VGA_R[1]~output (
	.i(\Inoutmodule|Red[1]~25_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_R[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_R[1]~output .bus_hold = "false";
defparam \VGA_R[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y73_N23
cycloneive_io_obuf \VGA_R[2]~output (
	.i(\Inoutmodule|Red[2]~37_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_R[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_R[2]~output .bus_hold = "false";
defparam \VGA_R[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y73_N9
cycloneive_io_obuf \VGA_R[3]~output (
	.i(\Inoutmodule|Red[3]~49_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_R[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_R[3]~output .bus_hold = "false";
defparam \VGA_R[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N9
cycloneive_io_obuf \VGA_R[4]~output (
	.i(\Inoutmodule|Red[4]~61_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_R[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_R[4]~output .bus_hold = "false";
defparam \VGA_R[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y73_N9
cycloneive_io_obuf \VGA_R[5]~output (
	.i(\Inoutmodule|Red[0]~13_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_R[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_R[5]~output .bus_hold = "false";
defparam \VGA_R[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N23
cycloneive_io_obuf \VGA_R[6]~output (
	.i(\Inoutmodule|Red[1]~25_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_R[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_R[6]~output .bus_hold = "false";
defparam \VGA_R[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N16
cycloneive_io_obuf \VGA_R[7]~output (
	.i(\Inoutmodule|Red[2]~37_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_R[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_R[7]~output .bus_hold = "false";
defparam \VGA_R[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N16
cycloneive_io_obuf \VGA_G[0]~output (
	.i(\Inoutmodule|Green[0]~11_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_G[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_G[0]~output .bus_hold = "false";
defparam \VGA_G[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y73_N16
cycloneive_io_obuf \VGA_G[1]~output (
	.i(\Inoutmodule|Green[1]~24_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_G[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_G[1]~output .bus_hold = "false";
defparam \VGA_G[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N9
cycloneive_io_obuf \VGA_G[2]~output (
	.i(\Inoutmodule|Green[2]~36_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_G[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_G[2]~output .bus_hold = "false";
defparam \VGA_G[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y73_N23
cycloneive_io_obuf \VGA_G[3]~output (
	.i(\Inoutmodule|Green[3]~48_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_G[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_G[3]~output .bus_hold = "false";
defparam \VGA_G[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y73_N9
cycloneive_io_obuf \VGA_G[4]~output (
	.i(\Inoutmodule|Green[4]~60_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_G[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_G[4]~output .bus_hold = "false";
defparam \VGA_G[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y73_N2
cycloneive_io_obuf \VGA_G[5]~output (
	.i(\Inoutmodule|Green[5]~72_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_G[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_G[5]~output .bus_hold = "false";
defparam \VGA_G[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N2
cycloneive_io_obuf \VGA_G[6]~output (
	.i(\Inoutmodule|Green[0]~11_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_G[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_G[6]~output .bus_hold = "false";
defparam \VGA_G[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N16
cycloneive_io_obuf \VGA_G[7]~output (
	.i(\Inoutmodule|Green[1]~24_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_G[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_G[7]~output .bus_hold = "false";
defparam \VGA_G[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N9
cycloneive_io_obuf \VGA_B[0]~output (
	.i(\Inoutmodule|Blue[0]~11_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_B[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_B[0]~output .bus_hold = "false";
defparam \VGA_B[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N2
cycloneive_io_obuf \VGA_B[1]~output (
	.i(\Inoutmodule|Blue[1]~23_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_B[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_B[1]~output .bus_hold = "false";
defparam \VGA_B[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N2
cycloneive_io_obuf \VGA_B[2]~output (
	.i(\Inoutmodule|Blue[2]~35_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_B[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_B[2]~output .bus_hold = "false";
defparam \VGA_B[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y73_N9
cycloneive_io_obuf \VGA_B[3]~output (
	.i(\Inoutmodule|Blue[3]~47_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_B[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_B[3]~output .bus_hold = "false";
defparam \VGA_B[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y73_N2
cycloneive_io_obuf \VGA_B[4]~output (
	.i(\Inoutmodule|Blue[4]~59_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_B[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_B[4]~output .bus_hold = "false";
defparam \VGA_B[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N16
cycloneive_io_obuf \VGA_B[5]~output (
	.i(\Inoutmodule|Blue[0]~11_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_B[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_B[5]~output .bus_hold = "false";
defparam \VGA_B[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N9
cycloneive_io_obuf \VGA_B[6]~output (
	.i(\Inoutmodule|Blue[1]~23_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_B[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_B[6]~output .bus_hold = "false";
defparam \VGA_B[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N23
cycloneive_io_obuf \VGA_B[7]~output (
	.i(\Inoutmodule|Blue[2]~35_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_B[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_B[7]~output .bus_hold = "false";
defparam \VGA_B[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y73_N2
cycloneive_io_obuf \VGA_CLK~output (
	.i(\Inoutmodule|VGA_Clk~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_CLK~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_CLK~output .bus_hold = "false";
defparam \VGA_CLK~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y73_N16
cycloneive_io_obuf \VGA_SYNC_N~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_SYNC_N~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_SYNC_N~output .bus_hold = "false";
defparam \VGA_SYNC_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y73_N9
cycloneive_io_obuf \VGA_BLANK_N~output (
	.i(!\Inoutmodule|always8~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_BLANK_N~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_BLANK_N~output .bus_hold = "false";
defparam \VGA_BLANK_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y73_N2
cycloneive_io_obuf \VGA_VS~output (
	.i(\Inoutmodule|vs~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_VS~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_VS~output .bus_hold = "false";
defparam \VGA_VS~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N16
cycloneive_io_obuf \VGA_HS~output (
	.i(\Inoutmodule|hs~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_HS~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_HS~output .bus_hold = "false";
defparam \VGA_HS~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N2
cycloneive_io_obuf \SRAM_ADDR[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_ADDR[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[0]~output .bus_hold = "false";
defparam \SRAM_ADDR[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N2
cycloneive_io_obuf \SRAM_ADDR[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_ADDR[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[1]~output .bus_hold = "false";
defparam \SRAM_ADDR[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N16
cycloneive_io_obuf \SRAM_ADDR[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_ADDR[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[2]~output .bus_hold = "false";
defparam \SRAM_ADDR[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N2
cycloneive_io_obuf \SRAM_ADDR[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_ADDR[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[3]~output .bus_hold = "false";
defparam \SRAM_ADDR[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y4_N9
cycloneive_io_obuf \SRAM_ADDR[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_ADDR[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[4]~output .bus_hold = "false";
defparam \SRAM_ADDR[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N16
cycloneive_io_obuf \SRAM_ADDR[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_ADDR[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[5]~output .bus_hold = "false";
defparam \SRAM_ADDR[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y4_N23
cycloneive_io_obuf \SRAM_ADDR[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_ADDR[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[6]~output .bus_hold = "false";
defparam \SRAM_ADDR[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y5_N16
cycloneive_io_obuf \SRAM_ADDR[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_ADDR[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[7]~output .bus_hold = "false";
defparam \SRAM_ADDR[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N16
cycloneive_io_obuf \SRAM_ADDR[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_ADDR[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[8]~output .bus_hold = "false";
defparam \SRAM_ADDR[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y31_N16
cycloneive_io_obuf \SRAM_ADDR[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_ADDR[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[9]~output .bus_hold = "false";
defparam \SRAM_ADDR[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y6_N2
cycloneive_io_obuf \SRAM_ADDR[10]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_ADDR[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[10]~output .bus_hold = "false";
defparam \SRAM_ADDR[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y22_N16
cycloneive_io_obuf \SRAM_ADDR[11]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_ADDR[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[11]~output .bus_hold = "false";
defparam \SRAM_ADDR[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y8_N23
cycloneive_io_obuf \SRAM_ADDR[12]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_ADDR[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[12]~output .bus_hold = "false";
defparam \SRAM_ADDR[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N23
cycloneive_io_obuf \SRAM_ADDR[13]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_ADDR[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[13]~output .bus_hold = "false";
defparam \SRAM_ADDR[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N2
cycloneive_io_obuf \SRAM_ADDR[14]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_ADDR[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[14]~output .bus_hold = "false";
defparam \SRAM_ADDR[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y0_N9
cycloneive_io_obuf \SRAM_ADDR[15]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_ADDR[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[15]~output .bus_hold = "false";
defparam \SRAM_ADDR[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N9
cycloneive_io_obuf \SRAM_ADDR[16]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_ADDR[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[16]~output .bus_hold = "false";
defparam \SRAM_ADDR[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N9
cycloneive_io_obuf \SRAM_ADDR[17]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_ADDR[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[17]~output .bus_hold = "false";
defparam \SRAM_ADDR[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N2
cycloneive_io_obuf \SRAM_ADDR[18]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_ADDR[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[18]~output .bus_hold = "false";
defparam \SRAM_ADDR[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y20_N16
cycloneive_io_obuf \SRAM_ADDR[19]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_ADDR[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[19]~output .bus_hold = "false";
defparam \SRAM_ADDR[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N23
cycloneive_io_obuf \SRAM_OE_N~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_OE_N~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_OE_N~output .bus_hold = "false";
defparam \SRAM_OE_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N23
cycloneive_io_obuf \SRAM_WE_N~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_WE_N~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_WE_N~output .bus_hold = "false";
defparam \SRAM_WE_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N16
cycloneive_io_obuf \SRAM_CE_N~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_CE_N~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_CE_N~output .bus_hold = "false";
defparam \SRAM_CE_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N9
cycloneive_io_obuf \SRAM_LB_N~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_LB_N~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_LB_N~output .bus_hold = "false";
defparam \SRAM_LB_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y4_N2
cycloneive_io_obuf \SRAM_UB_N~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_UB_N~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_UB_N~output .bus_hold = "false";
defparam \SRAM_UB_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y73_N2
cycloneive_io_obuf \LEDR1~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR1~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR1~output .bus_hold = "false";
defparam \LEDR1~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y73_N9
cycloneive_io_obuf \LEDR2~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR2~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR2~output .bus_hold = "false";
defparam \LEDR2~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N16
cycloneive_io_obuf \LEDR3~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR3~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR3~output .bus_hold = "false";
defparam \LEDR3~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N16
cycloneive_io_obuf \LEDR4~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR4~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR4~output .bus_hold = "false";
defparam \LEDR4~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N9
cycloneive_io_obuf \LEDR5~output (
	.i(\Reset~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR5~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR5~output .bus_hold = "false";
defparam \LEDR5~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N9
cycloneive_io_obuf \LEDR6~output (
	.i(\Run~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR6~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR6~output .bus_hold = "false";
defparam \LEDR6~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N2
cycloneive_io_obuf \LEDR7~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR7~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR7~output .bus_hold = "false";
defparam \LEDR7~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N23
cycloneive_io_obuf \HEX0[0]~output (
	.i(\hex0|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N23
cycloneive_io_obuf \HEX0[1]~output (
	.i(\hex0|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N23
cycloneive_io_obuf \HEX0[2]~output (
	.i(\hex0|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y50_N2
cycloneive_io_obuf \HEX0[3]~output (
	.i(\hex0|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y54_N16
cycloneive_io_obuf \HEX0[4]~output (
	.i(\hex0|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y67_N16
cycloneive_io_obuf \HEX0[5]~output (
	.i(\hex0|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y69_N2
cycloneive_io_obuf \HEX0[6]~output (
	.i(!\hex0|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y41_N2
cycloneive_io_obuf \HEX1[0]~output (
	.i(\hex1|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[0]~output .bus_hold = "false";
defparam \HEX1[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y30_N9
cycloneive_io_obuf \HEX1[1]~output (
	.i(\hex1|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[1]~output .bus_hold = "false";
defparam \HEX1[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y25_N23
cycloneive_io_obuf \HEX1[2]~output (
	.i(\hex1|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[2]~output .bus_hold = "false";
defparam \HEX1[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y30_N2
cycloneive_io_obuf \HEX1[3]~output (
	.i(\hex1|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[3]~output .bus_hold = "false";
defparam \HEX1[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y20_N9
cycloneive_io_obuf \HEX1[4]~output (
	.i(\hex1|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[4]~output .bus_hold = "false";
defparam \HEX1[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y22_N2
cycloneive_io_obuf \HEX1[5]~output (
	.i(\hex1|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[5]~output .bus_hold = "false";
defparam \HEX1[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y28_N9
cycloneive_io_obuf \HEX1[6]~output (
	.i(!\hex1|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[6]~output .bus_hold = "false";
defparam \HEX1[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y17_N9
cycloneive_io_obuf \HEX2[0]~output (
	.i(\hex2|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[0]~output .bus_hold = "false";
defparam \HEX2[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y16_N2
cycloneive_io_obuf \HEX2[1]~output (
	.i(\hex2|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[1]~output .bus_hold = "false";
defparam \HEX2[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y19_N9
cycloneive_io_obuf \HEX2[2]~output (
	.i(\hex2|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[2]~output .bus_hold = "false";
defparam \HEX2[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y19_N2
cycloneive_io_obuf \HEX2[3]~output (
	.i(\hex2|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[3]~output .bus_hold = "false";
defparam \HEX2[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y18_N2
cycloneive_io_obuf \HEX2[4]~output (
	.i(\hex2|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[4]~output .bus_hold = "false";
defparam \HEX2[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y20_N2
cycloneive_io_obuf \HEX2[5]~output (
	.i(\hex2|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[5]~output .bus_hold = "false";
defparam \HEX2[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y21_N16
cycloneive_io_obuf \HEX2[6]~output (
	.i(!\hex2|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[6]~output .bus_hold = "false";
defparam \HEX2[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y25_N16
cycloneive_io_obuf \HEX3[0]~output (
	.i(\hex3|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[0]~output .bus_hold = "false";
defparam \HEX3[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y29_N2
cycloneive_io_obuf \HEX3[1]~output (
	.i(\hex3|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[1]~output .bus_hold = "false";
defparam \HEX3[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X100_Y0_N2
cycloneive_io_obuf \HEX3[2]~output (
	.i(\hex3|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[2]~output .bus_hold = "false";
defparam \HEX3[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X111_Y0_N2
cycloneive_io_obuf \HEX3[3]~output (
	.i(\hex3|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[3]~output .bus_hold = "false";
defparam \HEX3[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N23
cycloneive_io_obuf \HEX3[4]~output (
	.i(\hex3|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[4]~output .bus_hold = "false";
defparam \HEX3[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N9
cycloneive_io_obuf \HEX3[5]~output (
	.i(\hex3|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[5]~output .bus_hold = "false";
defparam \HEX3[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N2
cycloneive_io_obuf \HEX3[6]~output (
	.i(!\hex3|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[6]~output .bus_hold = "false";
defparam \HEX3[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X98_Y0_N23
cycloneive_io_obuf \HEX4[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[0]~output .bus_hold = "false";
defparam \HEX4[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y0_N9
cycloneive_io_obuf \HEX4[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[1]~output .bus_hold = "false";
defparam \HEX4[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N9
cycloneive_io_obuf \HEX4[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[2]~output .bus_hold = "false";
defparam \HEX4[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N2
cycloneive_io_obuf \HEX4[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[3]~output .bus_hold = "false";
defparam \HEX4[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N23
cycloneive_io_obuf \HEX4[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[4]~output .bus_hold = "false";
defparam \HEX4[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N16
cycloneive_io_obuf \HEX4[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[5]~output .bus_hold = "false";
defparam \HEX4[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N23
cycloneive_io_obuf \HEX4[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[6]~output .bus_hold = "false";
defparam \HEX4[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y0_N9
cycloneive_io_obuf \HEX5[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[0]~output .bus_hold = "false";
defparam \HEX5[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y0_N16
cycloneive_io_obuf \HEX5[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[1]~output .bus_hold = "false";
defparam \HEX5[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X98_Y0_N16
cycloneive_io_obuf \HEX5[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[2]~output .bus_hold = "false";
defparam \HEX5[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N2
cycloneive_io_obuf \HEX5[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[3]~output .bus_hold = "false";
defparam \HEX5[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N9
cycloneive_io_obuf \HEX5[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[4]~output .bus_hold = "false";
defparam \HEX5[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N16
cycloneive_io_obuf \HEX5[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[5]~output .bus_hold = "false";
defparam \HEX5[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y0_N2
cycloneive_io_obuf \HEX5[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[6]~output .bus_hold = "false";
defparam \HEX5[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N23
cycloneive_io_obuf \HEX6[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX6[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX6[0]~output .bus_hold = "false";
defparam \HEX6[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N2
cycloneive_io_obuf \HEX6[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX6[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX6[1]~output .bus_hold = "false";
defparam \HEX6[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N9
cycloneive_io_obuf \HEX6[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX6[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX6[2]~output .bus_hold = "false";
defparam \HEX6[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N16
cycloneive_io_obuf \HEX6[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX6[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX6[3]~output .bus_hold = "false";
defparam \HEX6[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N16
cycloneive_io_obuf \HEX6[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX6[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX6[4]~output .bus_hold = "false";
defparam \HEX6[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N23
cycloneive_io_obuf \HEX6[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX6[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX6[5]~output .bus_hold = "false";
defparam \HEX6[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N23
cycloneive_io_obuf \HEX6[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX6[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX6[6]~output .bus_hold = "false";
defparam \HEX6[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N16
cycloneive_io_obuf \HEX7[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX7[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX7[0]~output .bus_hold = "false";
defparam \HEX7[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N9
cycloneive_io_obuf \HEX7[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX7[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX7[1]~output .bus_hold = "false";
defparam \HEX7[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N23
cycloneive_io_obuf \HEX7[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX7[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX7[2]~output .bus_hold = "false";
defparam \HEX7[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N16
cycloneive_io_obuf \HEX7[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX7[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX7[3]~output .bus_hold = "false";
defparam \HEX7[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N2
cycloneive_io_obuf \HEX7[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX7[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX7[4]~output .bus_hold = "false";
defparam \HEX7[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y0_N9
cycloneive_io_obuf \HEX7[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX7[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX7[5]~output .bus_hold = "false";
defparam \HEX7[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N23
cycloneive_io_obuf \HEX7[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX7[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX7[6]~output .bus_hold = "false";
defparam \HEX7[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y34_N2
cycloneive_io_obuf \sdram_wire_addr[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sdram_wire_addr[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \sdram_wire_addr[0]~output .bus_hold = "false";
defparam \sdram_wire_addr[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y15_N23
cycloneive_io_obuf \sdram_wire_addr[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sdram_wire_addr[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \sdram_wire_addr[1]~output .bus_hold = "false";
defparam \sdram_wire_addr[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N23
cycloneive_io_obuf \sdram_wire_addr[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sdram_wire_addr[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \sdram_wire_addr[2]~output .bus_hold = "false";
defparam \sdram_wire_addr[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y42_N2
cycloneive_io_obuf \sdram_wire_addr[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sdram_wire_addr[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \sdram_wire_addr[3]~output .bus_hold = "false";
defparam \sdram_wire_addr[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y15_N16
cycloneive_io_obuf \sdram_wire_addr[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sdram_wire_addr[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \sdram_wire_addr[4]~output .bus_hold = "false";
defparam \sdram_wire_addr[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y11_N16
cycloneive_io_obuf \sdram_wire_addr[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sdram_wire_addr[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \sdram_wire_addr[5]~output .bus_hold = "false";
defparam \sdram_wire_addr[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y12_N23
cycloneive_io_obuf \sdram_wire_addr[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sdram_wire_addr[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \sdram_wire_addr[6]~output .bus_hold = "false";
defparam \sdram_wire_addr[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y9_N16
cycloneive_io_obuf \sdram_wire_addr[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sdram_wire_addr[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \sdram_wire_addr[7]~output .bus_hold = "false";
defparam \sdram_wire_addr[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y12_N16
cycloneive_io_obuf \sdram_wire_addr[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sdram_wire_addr[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \sdram_wire_addr[8]~output .bus_hold = "false";
defparam \sdram_wire_addr[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y13_N9
cycloneive_io_obuf \sdram_wire_addr[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sdram_wire_addr[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \sdram_wire_addr[9]~output .bus_hold = "false";
defparam \sdram_wire_addr[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y32_N23
cycloneive_io_obuf \sdram_wire_addr[10]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sdram_wire_addr[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \sdram_wire_addr[10]~output .bus_hold = "false";
defparam \sdram_wire_addr[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y10_N23
cycloneive_io_obuf \sdram_wire_addr[11]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sdram_wire_addr[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \sdram_wire_addr[11]~output .bus_hold = "false";
defparam \sdram_wire_addr[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y11_N23
cycloneive_io_obuf \sdram_wire_addr[12]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sdram_wire_addr[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \sdram_wire_addr[12]~output .bus_hold = "false";
defparam \sdram_wire_addr[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N16
cycloneive_io_obuf \sdram_wire_ba[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sdram_wire_ba[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \sdram_wire_ba[0]~output .bus_hold = "false";
defparam \sdram_wire_ba[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y33_N16
cycloneive_io_obuf \sdram_wire_ba[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sdram_wire_ba[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \sdram_wire_ba[1]~output .bus_hold = "false";
defparam \sdram_wire_ba[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y14_N2
cycloneive_io_obuf \sdram_wire_cas_n~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sdram_wire_cas_n~output_o ),
	.obar());
// synopsys translate_off
defparam \sdram_wire_cas_n~output .bus_hold = "false";
defparam \sdram_wire_cas_n~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y10_N16
cycloneive_io_obuf \sdram_wire_cke~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sdram_wire_cke~output_o ),
	.obar());
// synopsys translate_off
defparam \sdram_wire_cke~output .bus_hold = "false";
defparam \sdram_wire_cke~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y33_N23
cycloneive_io_obuf \sdram_wire_cs_n~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sdram_wire_cs_n~output_o ),
	.obar());
// synopsys translate_off
defparam \sdram_wire_cs_n~output .bus_hold = "false";
defparam \sdram_wire_cs_n~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y30_N2
cycloneive_io_obuf \sdram_wire_dqm[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sdram_wire_dqm[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \sdram_wire_dqm[0]~output .bus_hold = "false";
defparam \sdram_wire_dqm[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y14_N9
cycloneive_io_obuf \sdram_wire_dqm[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sdram_wire_dqm[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \sdram_wire_dqm[1]~output .bus_hold = "false";
defparam \sdram_wire_dqm[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y48_N2
cycloneive_io_obuf \sdram_wire_dqm[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sdram_wire_dqm[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \sdram_wire_dqm[2]~output .bus_hold = "false";
defparam \sdram_wire_dqm[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y42_N9
cycloneive_io_obuf \sdram_wire_dqm[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sdram_wire_dqm[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \sdram_wire_dqm[3]~output .bus_hold = "false";
defparam \sdram_wire_dqm[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y25_N23
cycloneive_io_obuf \sdram_wire_ras_n~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sdram_wire_ras_n~output_o ),
	.obar());
// synopsys translate_off
defparam \sdram_wire_ras_n~output .bus_hold = "false";
defparam \sdram_wire_ras_n~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y16_N23
cycloneive_io_obuf \sdram_wire_we_n~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sdram_wire_we_n~output_o ),
	.obar());
// synopsys translate_off
defparam \sdram_wire_we_n~output .bus_hold = "false";
defparam \sdram_wire_we_n~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N23
cycloneive_io_obuf \sdram_wire_clk~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sdram_wire_clk~output_o ),
	.obar());
// synopsys translate_off
defparam \sdram_wire_clk~output .bus_hold = "false";
defparam \sdram_wire_clk~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N15
cycloneive_io_ibuf \Clk~input (
	.i(Clk),
	.ibar(gnd),
	.o(\Clk~input_o ));
// synopsys translate_off
defparam \Clk~input .bus_hold = "false";
defparam \Clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneive_clkctrl \Clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\Clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\Clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \Clk~inputclkctrl .clock_type = "global clock";
defparam \Clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X115_Y35_N22
cycloneive_io_ibuf \Reset~input (
	.i(Reset),
	.ibar(gnd),
	.o(\Reset~input_o ));
// synopsys translate_off
defparam \Reset~input .bus_hold = "false";
defparam \Reset~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X69_Y22_N0
cycloneive_lcell_comb \Add0~0 (
// Equation(s):
// \Add0~0_combout  = freq_counter[0] $ (VCC)
// \Add0~1  = CARRY(freq_counter[0])

	.dataa(freq_counter[0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add0~0_combout ),
	.cout(\Add0~1 ));
// synopsys translate_off
defparam \Add0~0 .lut_mask = 16'h55AA;
defparam \Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y22_N16
cycloneive_lcell_comb \freq_counter~16 (
// Equation(s):
// \freq_counter~16_combout  = (!freq_counter[15] & (\Reset~input_o  & (\Add0~0_combout  & \freq_counter[15]~19_combout )))

	.dataa(freq_counter[15]),
	.datab(\Reset~input_o ),
	.datac(\Add0~0_combout ),
	.datad(\freq_counter[15]~19_combout ),
	.cin(gnd),
	.combout(\freq_counter~16_combout ),
	.cout());
// synopsys translate_off
defparam \freq_counter~16 .lut_mask = 16'h4000;
defparam \freq_counter~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y22_N30
cycloneive_lcell_comb \freq_counter[2]~5 (
// Equation(s):
// \freq_counter[2]~5_combout  = (((!freq_counter[15] & \freq_counter[15]~19_combout )) # (!\Equal0~2_combout )) # (!\Reset~input_o )

	.dataa(freq_counter[15]),
	.datab(\Reset~input_o ),
	.datac(\Equal0~2_combout ),
	.datad(\freq_counter[15]~19_combout ),
	.cin(gnd),
	.combout(\freq_counter[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \freq_counter[2]~5 .lut_mask = 16'h7F3F;
defparam \freq_counter[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y22_N17
dffeas \freq_counter[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\freq_counter~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\freq_counter[2]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(freq_counter[0]),
	.prn(vcc));
// synopsys translate_off
defparam \freq_counter[0] .is_wysiwyg = "true";
defparam \freq_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y22_N2
cycloneive_lcell_comb \Add0~2 (
// Equation(s):
// \Add0~2_combout  = (freq_counter[1] & (!\Add0~1 )) # (!freq_counter[1] & ((\Add0~1 ) # (GND)))
// \Add0~3  = CARRY((!\Add0~1 ) # (!freq_counter[1]))

	.dataa(gnd),
	.datab(freq_counter[1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~1 ),
	.combout(\Add0~2_combout ),
	.cout(\Add0~3 ));
// synopsys translate_off
defparam \Add0~2 .lut_mask = 16'h3C3F;
defparam \Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y22_N4
cycloneive_lcell_comb \freq_counter~14 (
// Equation(s):
// \freq_counter~14_combout  = (\freq_counter[15]~19_combout  & (\Reset~input_o  & (!freq_counter[15] & \Add0~2_combout )))

	.dataa(\freq_counter[15]~19_combout ),
	.datab(\Reset~input_o ),
	.datac(freq_counter[15]),
	.datad(\Add0~2_combout ),
	.cin(gnd),
	.combout(\freq_counter~14_combout ),
	.cout());
// synopsys translate_off
defparam \freq_counter~14 .lut_mask = 16'h0800;
defparam \freq_counter~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y22_N5
dffeas \freq_counter[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\freq_counter~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\freq_counter[2]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(freq_counter[1]),
	.prn(vcc));
// synopsys translate_off
defparam \freq_counter[1] .is_wysiwyg = "true";
defparam \freq_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y22_N4
cycloneive_lcell_comb \Add0~4 (
// Equation(s):
// \Add0~4_combout  = (freq_counter[2] & (\Add0~3  $ (GND))) # (!freq_counter[2] & (!\Add0~3  & VCC))
// \Add0~5  = CARRY((freq_counter[2] & !\Add0~3 ))

	.dataa(freq_counter[2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~3 ),
	.combout(\Add0~4_combout ),
	.cout(\Add0~5 ));
// synopsys translate_off
defparam \Add0~4 .lut_mask = 16'hA50A;
defparam \Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y22_N14
cycloneive_lcell_comb \freq_counter~15 (
// Equation(s):
// \freq_counter~15_combout  = (\freq_counter[15]~19_combout  & (\Reset~input_o  & (!freq_counter[15] & \Add0~4_combout )))

	.dataa(\freq_counter[15]~19_combout ),
	.datab(\Reset~input_o ),
	.datac(freq_counter[15]),
	.datad(\Add0~4_combout ),
	.cin(gnd),
	.combout(\freq_counter~15_combout ),
	.cout());
// synopsys translate_off
defparam \freq_counter~15 .lut_mask = 16'h0800;
defparam \freq_counter~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y22_N15
dffeas \freq_counter[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\freq_counter~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\freq_counter[2]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(freq_counter[2]),
	.prn(vcc));
// synopsys translate_off
defparam \freq_counter[2] .is_wysiwyg = "true";
defparam \freq_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y22_N6
cycloneive_lcell_comb \Add0~6 (
// Equation(s):
// \Add0~6_combout  = (freq_counter[3] & (!\Add0~5 )) # (!freq_counter[3] & ((\Add0~5 ) # (GND)))
// \Add0~7  = CARRY((!\Add0~5 ) # (!freq_counter[3]))

	.dataa(gnd),
	.datab(freq_counter[3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~5 ),
	.combout(\Add0~6_combout ),
	.cout(\Add0~7 ));
// synopsys translate_off
defparam \Add0~6 .lut_mask = 16'h3C3F;
defparam \Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y22_N6
cycloneive_lcell_comb \freq_counter~13 (
// Equation(s):
// \freq_counter~13_combout  = (\freq_counter[15]~19_combout  & (\Reset~input_o  & (!freq_counter[15] & \Add0~6_combout )))

	.dataa(\freq_counter[15]~19_combout ),
	.datab(\Reset~input_o ),
	.datac(freq_counter[15]),
	.datad(\Add0~6_combout ),
	.cin(gnd),
	.combout(\freq_counter~13_combout ),
	.cout());
// synopsys translate_off
defparam \freq_counter~13 .lut_mask = 16'h0800;
defparam \freq_counter~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y22_N7
dffeas \freq_counter[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\freq_counter~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\freq_counter[2]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(freq_counter[3]),
	.prn(vcc));
// synopsys translate_off
defparam \freq_counter[3] .is_wysiwyg = "true";
defparam \freq_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y22_N8
cycloneive_lcell_comb \Add0~8 (
// Equation(s):
// \Add0~8_combout  = (freq_counter[4] & (\Add0~7  $ (GND))) # (!freq_counter[4] & (!\Add0~7  & VCC))
// \Add0~9  = CARRY((freq_counter[4] & !\Add0~7 ))

	.dataa(gnd),
	.datab(freq_counter[4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~7 ),
	.combout(\Add0~8_combout ),
	.cout(\Add0~9 ));
// synopsys translate_off
defparam \Add0~8 .lut_mask = 16'hC30C;
defparam \Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y22_N6
cycloneive_lcell_comb \freq_counter~17 (
// Equation(s):
// \freq_counter~17_combout  = (!freq_counter[15] & (\Reset~input_o  & (\Add0~8_combout  & \freq_counter[15]~19_combout )))

	.dataa(freq_counter[15]),
	.datab(\Reset~input_o ),
	.datac(\Add0~8_combout ),
	.datad(\freq_counter[15]~19_combout ),
	.cin(gnd),
	.combout(\freq_counter~17_combout ),
	.cout());
// synopsys translate_off
defparam \freq_counter~17 .lut_mask = 16'h4000;
defparam \freq_counter~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y22_N7
dffeas \freq_counter[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\freq_counter~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\freq_counter[2]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(freq_counter[4]),
	.prn(vcc));
// synopsys translate_off
defparam \freq_counter[4] .is_wysiwyg = "true";
defparam \freq_counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y22_N10
cycloneive_lcell_comb \Add0~10 (
// Equation(s):
// \Add0~10_combout  = (freq_counter[5] & (!\Add0~9 )) # (!freq_counter[5] & ((\Add0~9 ) # (GND)))
// \Add0~11  = CARRY((!\Add0~9 ) # (!freq_counter[5]))

	.dataa(freq_counter[5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~9 ),
	.combout(\Add0~10_combout ),
	.cout(\Add0~11 ));
// synopsys translate_off
defparam \Add0~10 .lut_mask = 16'h5A5F;
defparam \Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y22_N2
cycloneive_lcell_comb \freq_counter~18 (
// Equation(s):
// \freq_counter~18_combout  = (!freq_counter[15] & (\Reset~input_o  & (\Add0~10_combout  & \freq_counter[15]~19_combout )))

	.dataa(freq_counter[15]),
	.datab(\Reset~input_o ),
	.datac(\Add0~10_combout ),
	.datad(\freq_counter[15]~19_combout ),
	.cin(gnd),
	.combout(\freq_counter~18_combout ),
	.cout());
// synopsys translate_off
defparam \freq_counter~18 .lut_mask = 16'h4000;
defparam \freq_counter~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y22_N3
dffeas \freq_counter[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\freq_counter~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\freq_counter[2]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(freq_counter[5]),
	.prn(vcc));
// synopsys translate_off
defparam \freq_counter[5] .is_wysiwyg = "true";
defparam \freq_counter[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y22_N12
cycloneive_lcell_comb \Add0~12 (
// Equation(s):
// \Add0~12_combout  = (freq_counter[6] & (\Add0~11  $ (GND))) # (!freq_counter[6] & (!\Add0~11  & VCC))
// \Add0~13  = CARRY((freq_counter[6] & !\Add0~11 ))

	.dataa(freq_counter[6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~11 ),
	.combout(\Add0~12_combout ),
	.cout(\Add0~13 ));
// synopsys translate_off
defparam \Add0~12 .lut_mask = 16'hA50A;
defparam \Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y22_N22
cycloneive_lcell_comb \freq_counter~4 (
// Equation(s):
// \freq_counter~4_combout  = (!freq_counter[15] & (\Reset~input_o  & (\Add0~12_combout  & \freq_counter[15]~19_combout )))

	.dataa(freq_counter[15]),
	.datab(\Reset~input_o ),
	.datac(\Add0~12_combout ),
	.datad(\freq_counter[15]~19_combout ),
	.cin(gnd),
	.combout(\freq_counter~4_combout ),
	.cout());
// synopsys translate_off
defparam \freq_counter~4 .lut_mask = 16'h4000;
defparam \freq_counter~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y22_N23
dffeas \freq_counter[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\freq_counter~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\freq_counter[2]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(freq_counter[6]),
	.prn(vcc));
// synopsys translate_off
defparam \freq_counter[6] .is_wysiwyg = "true";
defparam \freq_counter[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y22_N14
cycloneive_lcell_comb \Add0~14 (
// Equation(s):
// \Add0~14_combout  = (freq_counter[7] & (!\Add0~13 )) # (!freq_counter[7] & ((\Add0~13 ) # (GND)))
// \Add0~15  = CARRY((!\Add0~13 ) # (!freq_counter[7]))

	.dataa(freq_counter[7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~13 ),
	.combout(\Add0~14_combout ),
	.cout(\Add0~15 ));
// synopsys translate_off
defparam \Add0~14 .lut_mask = 16'h5A5F;
defparam \Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y22_N8
cycloneive_lcell_comb \freq_counter~6 (
// Equation(s):
// \freq_counter~6_combout  = (\Reset~input_o  & (\freq_counter[15]~19_combout  & (!freq_counter[15] & \Add0~14_combout )))

	.dataa(\Reset~input_o ),
	.datab(\freq_counter[15]~19_combout ),
	.datac(freq_counter[15]),
	.datad(\Add0~14_combout ),
	.cin(gnd),
	.combout(\freq_counter~6_combout ),
	.cout());
// synopsys translate_off
defparam \freq_counter~6 .lut_mask = 16'h0800;
defparam \freq_counter~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y22_N9
dffeas \freq_counter[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\freq_counter~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\freq_counter[2]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(freq_counter[7]),
	.prn(vcc));
// synopsys translate_off
defparam \freq_counter[7] .is_wysiwyg = "true";
defparam \freq_counter[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y22_N16
cycloneive_lcell_comb \Add0~16 (
// Equation(s):
// \Add0~16_combout  = (freq_counter[8] & (\Add0~15  $ (GND))) # (!freq_counter[8] & (!\Add0~15  & VCC))
// \Add0~17  = CARRY((freq_counter[8] & !\Add0~15 ))

	.dataa(gnd),
	.datab(freq_counter[8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~15 ),
	.combout(\Add0~16_combout ),
	.cout(\Add0~17 ));
// synopsys translate_off
defparam \Add0~16 .lut_mask = 16'hC30C;
defparam \Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y22_N12
cycloneive_lcell_comb \freq_counter~7 (
// Equation(s):
// \freq_counter~7_combout  = (!freq_counter[15] & (\Reset~input_o  & (\Add0~16_combout  & \freq_counter[15]~19_combout )))

	.dataa(freq_counter[15]),
	.datab(\Reset~input_o ),
	.datac(\Add0~16_combout ),
	.datad(\freq_counter[15]~19_combout ),
	.cin(gnd),
	.combout(\freq_counter~7_combout ),
	.cout());
// synopsys translate_off
defparam \freq_counter~7 .lut_mask = 16'h4000;
defparam \freq_counter~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y22_N13
dffeas \freq_counter[8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\freq_counter~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\freq_counter[2]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(freq_counter[8]),
	.prn(vcc));
// synopsys translate_off
defparam \freq_counter[8] .is_wysiwyg = "true";
defparam \freq_counter[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y22_N18
cycloneive_lcell_comb \Add0~18 (
// Equation(s):
// \Add0~18_combout  = (freq_counter[9] & (!\Add0~17 )) # (!freq_counter[9] & ((\Add0~17 ) # (GND)))
// \Add0~19  = CARRY((!\Add0~17 ) # (!freq_counter[9]))

	.dataa(gnd),
	.datab(freq_counter[9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~17 ),
	.combout(\Add0~18_combout ),
	.cout(\Add0~19 ));
// synopsys translate_off
defparam \Add0~18 .lut_mask = 16'h3C3F;
defparam \Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y22_N16
cycloneive_lcell_comb \freq_counter~8 (
// Equation(s):
// \freq_counter~8_combout  = (\Reset~input_o  & (\freq_counter[15]~19_combout  & (!freq_counter[15] & \Add0~18_combout )))

	.dataa(\Reset~input_o ),
	.datab(\freq_counter[15]~19_combout ),
	.datac(freq_counter[15]),
	.datad(\Add0~18_combout ),
	.cin(gnd),
	.combout(\freq_counter~8_combout ),
	.cout());
// synopsys translate_off
defparam \freq_counter~8 .lut_mask = 16'h0800;
defparam \freq_counter~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y22_N17
dffeas \freq_counter[9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\freq_counter~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\freq_counter[2]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(freq_counter[9]),
	.prn(vcc));
// synopsys translate_off
defparam \freq_counter[9] .is_wysiwyg = "true";
defparam \freq_counter[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y22_N14
cycloneive_lcell_comb \LessThan0~4 (
// Equation(s):
// \LessThan0~4_combout  = (!freq_counter[8] & (!freq_counter[7] & (!freq_counter[6] & !freq_counter[9])))

	.dataa(freq_counter[8]),
	.datab(freq_counter[7]),
	.datac(freq_counter[6]),
	.datad(freq_counter[9]),
	.cin(gnd),
	.combout(\LessThan0~4_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan0~4 .lut_mask = 16'h0001;
defparam \LessThan0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y22_N20
cycloneive_lcell_comb \Add0~20 (
// Equation(s):
// \Add0~20_combout  = (freq_counter[10] & (\Add0~19  $ (GND))) # (!freq_counter[10] & (!\Add0~19  & VCC))
// \Add0~21  = CARRY((freq_counter[10] & !\Add0~19 ))

	.dataa(freq_counter[10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~19 ),
	.combout(\Add0~20_combout ),
	.cout(\Add0~21 ));
// synopsys translate_off
defparam \Add0~20 .lut_mask = 16'hA50A;
defparam \Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y22_N8
cycloneive_lcell_comb \freq_counter~9 (
// Equation(s):
// \freq_counter~9_combout  = (!freq_counter[15] & (\Reset~input_o  & (\Add0~20_combout  & \freq_counter[15]~19_combout )))

	.dataa(freq_counter[15]),
	.datab(\Reset~input_o ),
	.datac(\Add0~20_combout ),
	.datad(\freq_counter[15]~19_combout ),
	.cin(gnd),
	.combout(\freq_counter~9_combout ),
	.cout());
// synopsys translate_off
defparam \freq_counter~9 .lut_mask = 16'h4000;
defparam \freq_counter~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y22_N9
dffeas \freq_counter[10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\freq_counter~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\freq_counter[2]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(freq_counter[10]),
	.prn(vcc));
// synopsys translate_off
defparam \freq_counter[10] .is_wysiwyg = "true";
defparam \freq_counter[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y22_N22
cycloneive_lcell_comb \Add0~22 (
// Equation(s):
// \Add0~22_combout  = (freq_counter[11] & (!\Add0~21 )) # (!freq_counter[11] & ((\Add0~21 ) # (GND)))
// \Add0~23  = CARRY((!\Add0~21 ) # (!freq_counter[11]))

	.dataa(freq_counter[11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~21 ),
	.combout(\Add0~22_combout ),
	.cout(\Add0~23 ));
// synopsys translate_off
defparam \Add0~22 .lut_mask = 16'h5A5F;
defparam \Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y22_N26
cycloneive_lcell_comb \freq_counter~10 (
// Equation(s):
// \freq_counter~10_combout  = (\freq_counter[15]~19_combout  & (\Reset~input_o  & (!freq_counter[15] & \Add0~22_combout )))

	.dataa(\freq_counter[15]~19_combout ),
	.datab(\Reset~input_o ),
	.datac(freq_counter[15]),
	.datad(\Add0~22_combout ),
	.cin(gnd),
	.combout(\freq_counter~10_combout ),
	.cout());
// synopsys translate_off
defparam \freq_counter~10 .lut_mask = 16'h0800;
defparam \freq_counter~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y22_N27
dffeas \freq_counter[11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\freq_counter~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\freq_counter[2]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(freq_counter[11]),
	.prn(vcc));
// synopsys translate_off
defparam \freq_counter[11] .is_wysiwyg = "true";
defparam \freq_counter[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y22_N24
cycloneive_lcell_comb \Add0~24 (
// Equation(s):
// \Add0~24_combout  = (freq_counter[12] & (\Add0~23  $ (GND))) # (!freq_counter[12] & (!\Add0~23  & VCC))
// \Add0~25  = CARRY((freq_counter[12] & !\Add0~23 ))

	.dataa(gnd),
	.datab(freq_counter[12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~23 ),
	.combout(\Add0~24_combout ),
	.cout(\Add0~25 ));
// synopsys translate_off
defparam \Add0~24 .lut_mask = 16'hC30C;
defparam \Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y22_N24
cycloneive_lcell_comb \freq_counter~11 (
// Equation(s):
// \freq_counter~11_combout  = (\freq_counter[15]~19_combout  & (\Reset~input_o  & (!freq_counter[15] & \Add0~24_combout )))

	.dataa(\freq_counter[15]~19_combout ),
	.datab(\Reset~input_o ),
	.datac(freq_counter[15]),
	.datad(\Add0~24_combout ),
	.cin(gnd),
	.combout(\freq_counter~11_combout ),
	.cout());
// synopsys translate_off
defparam \freq_counter~11 .lut_mask = 16'h0800;
defparam \freq_counter~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y22_N25
dffeas \freq_counter[12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\freq_counter~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\freq_counter[2]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(freq_counter[12]),
	.prn(vcc));
// synopsys translate_off
defparam \freq_counter[12] .is_wysiwyg = "true";
defparam \freq_counter[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y22_N26
cycloneive_lcell_comb \Add0~26 (
// Equation(s):
// \Add0~26_combout  = (freq_counter[13] & (!\Add0~25 )) # (!freq_counter[13] & ((\Add0~25 ) # (GND)))
// \Add0~27  = CARRY((!\Add0~25 ) # (!freq_counter[13]))

	.dataa(gnd),
	.datab(freq_counter[13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~25 ),
	.combout(\Add0~26_combout ),
	.cout(\Add0~27 ));
// synopsys translate_off
defparam \Add0~26 .lut_mask = 16'h3C3F;
defparam \Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y22_N18
cycloneive_lcell_comb \freq_counter~12 (
// Equation(s):
// \freq_counter~12_combout  = (\freq_counter[15]~19_combout  & (\Reset~input_o  & (!freq_counter[15] & \Add0~26_combout )))

	.dataa(\freq_counter[15]~19_combout ),
	.datab(\Reset~input_o ),
	.datac(freq_counter[15]),
	.datad(\Add0~26_combout ),
	.cin(gnd),
	.combout(\freq_counter~12_combout ),
	.cout());
// synopsys translate_off
defparam \freq_counter~12 .lut_mask = 16'h0800;
defparam \freq_counter~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y22_N19
dffeas \freq_counter[13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\freq_counter~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\freq_counter[2]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(freq_counter[13]),
	.prn(vcc));
// synopsys translate_off
defparam \freq_counter[13] .is_wysiwyg = "true";
defparam \freq_counter[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y22_N28
cycloneive_lcell_comb \LessThan0~5 (
// Equation(s):
// \LessThan0~5_combout  = (!freq_counter[11] & (!freq_counter[13] & (!freq_counter[10] & !freq_counter[12])))

	.dataa(freq_counter[11]),
	.datab(freq_counter[13]),
	.datac(freq_counter[10]),
	.datad(freq_counter[12]),
	.cin(gnd),
	.combout(\LessThan0~5_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan0~5 .lut_mask = 16'h0001;
defparam \LessThan0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y22_N22
cycloneive_lcell_comb \Equal0~0 (
// Equation(s):
// \Equal0~0_combout  = (freq_counter[3] & (freq_counter[1] & (freq_counter[2] & freq_counter[0])))

	.dataa(freq_counter[3]),
	.datab(freq_counter[1]),
	.datac(freq_counter[2]),
	.datad(freq_counter[0]),
	.cin(gnd),
	.combout(\Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~0 .lut_mask = 16'h8000;
defparam \Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y22_N28
cycloneive_lcell_comb \Equal0~1 (
// Equation(s):
// \Equal0~1_combout  = (freq_counter[4] & (freq_counter[5] & \Equal0~0_combout ))

	.dataa(freq_counter[4]),
	.datab(freq_counter[5]),
	.datac(gnd),
	.datad(\Equal0~0_combout ),
	.cin(gnd),
	.combout(\Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~1 .lut_mask = 16'h8800;
defparam \Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y22_N24
cycloneive_lcell_comb \LessThan0~7 (
// Equation(s):
// \LessThan0~7_combout  = (!\Equal0~1_combout  & (\LessThan0~4_combout  & \LessThan0~5_combout ))

	.dataa(gnd),
	.datab(\Equal0~1_combout ),
	.datac(\LessThan0~4_combout ),
	.datad(\LessThan0~5_combout ),
	.cin(gnd),
	.combout(\LessThan0~7_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan0~7 .lut_mask = 16'h3000;
defparam \LessThan0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y22_N28
cycloneive_lcell_comb \Add0~28 (
// Equation(s):
// \Add0~28_combout  = (freq_counter[14] & (\Add0~27  $ (GND))) # (!freq_counter[14] & (!\Add0~27  & VCC))
// \Add0~29  = CARRY((freq_counter[14] & !\Add0~27 ))

	.dataa(freq_counter[14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~27 ),
	.combout(\Add0~28_combout ),
	.cout(\Add0~29 ));
// synopsys translate_off
defparam \Add0~28 .lut_mask = 16'hA50A;
defparam \Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y22_N12
cycloneive_lcell_comb \freq_counter[14]~2 (
// Equation(s):
// \freq_counter[14]~2_combout  = (freq_counter[14]) # ((!freq_counter[15] & (\LessThan0~7_combout  & \Add0~28_combout )))

	.dataa(freq_counter[15]),
	.datab(\LessThan0~7_combout ),
	.datac(freq_counter[14]),
	.datad(\Add0~28_combout ),
	.cin(gnd),
	.combout(\freq_counter[14]~2_combout ),
	.cout());
// synopsys translate_off
defparam \freq_counter[14]~2 .lut_mask = 16'hF4F0;
defparam \freq_counter[14]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y22_N13
dffeas \freq_counter[14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\freq_counter[14]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(freq_counter[14]),
	.prn(vcc));
// synopsys translate_off
defparam \freq_counter[14] .is_wysiwyg = "true";
defparam \freq_counter[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y22_N20
cycloneive_lcell_comb \freq_counter[15]~19 (
// Equation(s):
// \freq_counter[15]~19_combout  = (\LessThan0~4_combout  & (\LessThan0~5_combout  & (!freq_counter[14] & !\Equal0~1_combout )))

	.dataa(\LessThan0~4_combout ),
	.datab(\LessThan0~5_combout ),
	.datac(freq_counter[14]),
	.datad(\Equal0~1_combout ),
	.cin(gnd),
	.combout(\freq_counter[15]~19_combout ),
	.cout());
// synopsys translate_off
defparam \freq_counter[15]~19 .lut_mask = 16'h0008;
defparam \freq_counter[15]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y22_N30
cycloneive_lcell_comb \Add0~30 (
// Equation(s):
// \Add0~30_combout  = \Add0~29  $ (freq_counter[15])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(freq_counter[15]),
	.cin(\Add0~29 ),
	.combout(\Add0~30_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~30 .lut_mask = 16'h0FF0;
defparam \Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y22_N30
cycloneive_lcell_comb \freq_counter[15]~3 (
// Equation(s):
// \freq_counter[15]~3_combout  = (freq_counter[15]) # ((\freq_counter[15]~19_combout  & \Add0~30_combout ))

	.dataa(\freq_counter[15]~19_combout ),
	.datab(gnd),
	.datac(freq_counter[15]),
	.datad(\Add0~30_combout ),
	.cin(gnd),
	.combout(\freq_counter[15]~3_combout ),
	.cout());
// synopsys translate_off
defparam \freq_counter[15]~3 .lut_mask = 16'hFAF0;
defparam \freq_counter[15]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y22_N31
dffeas \freq_counter[15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\freq_counter[15]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(freq_counter[15]),
	.prn(vcc));
// synopsys translate_off
defparam \freq_counter[15] .is_wysiwyg = "true";
defparam \freq_counter[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y22_N26
cycloneive_lcell_comb \LessThan0~6 (
// Equation(s):
// \LessThan0~6_combout  = (\LessThan0~4_combout  & \LessThan0~5_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\LessThan0~4_combout ),
	.datad(\LessThan0~5_combout ),
	.cin(gnd),
	.combout(\LessThan0~6_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan0~6 .lut_mask = 16'hF000;
defparam \LessThan0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y22_N4
cycloneive_lcell_comb \Equal0~2 (
// Equation(s):
// \Equal0~2_combout  = (freq_counter[15]) # ((freq_counter[14]) # ((!\Equal0~1_combout ) # (!\LessThan0~6_combout )))

	.dataa(freq_counter[15]),
	.datab(freq_counter[14]),
	.datac(\LessThan0~6_combout ),
	.datad(\Equal0~1_combout ),
	.cin(gnd),
	.combout(\Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~2 .lut_mask = 16'hEFFF;
defparam \Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y22_N18
cycloneive_lcell_comb \SCCB_clk~0 (
// Equation(s):
// \SCCB_clk~0_combout  = \Equal0~2_combout  $ (!\SCCB_clk~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Equal0~2_combout ),
	.datad(\SCCB_clk~q ),
	.cin(gnd),
	.combout(\SCCB_clk~0_combout ),
	.cout());
// synopsys translate_off
defparam \SCCB_clk~0 .lut_mask = 16'hF00F;
defparam \SCCB_clk~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y22_N0
cycloneive_lcell_comb \SCCB_clk~feeder (
// Equation(s):
// \SCCB_clk~feeder_combout  = \SCCB_clk~0_combout 

	.dataa(gnd),
	.datab(\SCCB_clk~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\SCCB_clk~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SCCB_clk~feeder .lut_mask = 16'hCCCC;
defparam \SCCB_clk~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y22_N1
dffeas SCCB_clk(
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\SCCB_clk~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SCCB_clk~q ),
	.prn(vcc));
// synopsys translate_off
defparam SCCB_clk.is_wysiwyg = "true";
defparam SCCB_clk.power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G17
cycloneive_clkctrl \SCCB_clk~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\SCCB_clk~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\SCCB_clk~clkctrl_outclk ));
// synopsys translate_off
defparam \SCCB_clk~clkctrl .clock_type = "global clock";
defparam \SCCB_clk~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N4
cycloneive_lcell_comb \sccb|prep_sig2~0 (
// Equation(s):
// \sccb|prep_sig2~0_combout  = (\sccb|prep_sig2~q ) # ((\sccb|prep_sig1~q  & \sccb|state.PREP~q ))

	.dataa(\sccb|prep_sig1~q ),
	.datab(gnd),
	.datac(\sccb|prep_sig2~q ),
	.datad(\sccb|state.PREP~q ),
	.cin(gnd),
	.combout(\sccb|prep_sig2~0_combout ),
	.cout());
// synopsys translate_off
defparam \sccb|prep_sig2~0 .lut_mask = 16'hFAF0;
defparam \sccb|prep_sig2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y40_N8
cycloneive_io_ibuf \SCCB_Run~input (
	.i(SCCB_Run),
	.ibar(gnd),
	.o(\SCCB_Run~input_o ));
// synopsys translate_off
defparam \SCCB_Run~input .bus_hold = "false";
defparam \SCCB_Run~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N28
cycloneive_lcell_comb \sccb|state~17 (
// Equation(s):
// \sccb|state~17_combout  = (\Reset~input_o  & ((\sccb|state.HALT~q ) # (!\SCCB_Run~input_o )))

	.dataa(gnd),
	.datab(\SCCB_Run~input_o ),
	.datac(\Reset~input_o ),
	.datad(\sccb|state.HALT~q ),
	.cin(gnd),
	.combout(\sccb|state~17_combout ),
	.cout());
// synopsys translate_off
defparam \sccb|state~17 .lut_mask = 16'hF030;
defparam \sccb|state~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N28
cycloneive_lcell_comb \sccb|state.HALT~feeder (
// Equation(s):
// \sccb|state.HALT~feeder_combout  = \sccb|state~17_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sccb|state~17_combout ),
	.cin(gnd),
	.combout(\sccb|state.HALT~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sccb|state.HALT~feeder .lut_mask = 16'hFF00;
defparam \sccb|state.HALT~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y38_N29
dffeas \sccb|state.HALT (
	.clk(\SCCB_clk~clkctrl_outclk ),
	.d(\sccb|state.HALT~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sccb|state.HALT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sccb|state.HALT .is_wysiwyg = "true";
defparam \sccb|state.HALT .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N10
cycloneive_lcell_comb \sccb|state_counter[0]~5 (
// Equation(s):
// \sccb|state_counter[0]~5_combout  = \sccb|state_counter [0] $ (VCC)
// \sccb|state_counter[0]~6  = CARRY(\sccb|state_counter [0])

	.dataa(\sccb|state_counter [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\sccb|state_counter[0]~5_combout ),
	.cout(\sccb|state_counter[0]~6 ));
// synopsys translate_off
defparam \sccb|state_counter[0]~5 .lut_mask = 16'h55AA;
defparam \sccb|state_counter[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N22
cycloneive_lcell_comb \sccb|Selector18~0 (
// Equation(s):
// \sccb|Selector18~0_combout  = (\sccb|prep_sig2~q  & ((\sccb|state.PREP~q ) # ((\sccb|Equal3~0_combout  & \sccb|state.Phase1~q )))) # (!\sccb|prep_sig2~q  & (\sccb|Equal3~0_combout  & (\sccb|state.Phase1~q )))

	.dataa(\sccb|prep_sig2~q ),
	.datab(\sccb|Equal3~0_combout ),
	.datac(\sccb|state.Phase1~q ),
	.datad(\sccb|state.PREP~q ),
	.cin(gnd),
	.combout(\sccb|Selector18~0_combout ),
	.cout());
// synopsys translate_off
defparam \sccb|Selector18~0 .lut_mask = 16'hEAC0;
defparam \sccb|Selector18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y39_N23
dffeas \sccb|state.Phase1 (
	.clk(\SCCB_clk~clkctrl_outclk ),
	.d(\sccb|Selector18~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sccb|state.Phase1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sccb|state.Phase1 .is_wysiwyg = "true";
defparam \sccb|state.Phase1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N20
cycloneive_lcell_comb \sccb|Selector19~0 (
// Equation(s):
// \sccb|Selector19~0_combout  = (\sccb|Equal3~0_combout  & ((\sccb|state.Phase2~q ))) # (!\sccb|Equal3~0_combout  & (\sccb|state.Phase1~q ))

	.dataa(\sccb|state.Phase1~q ),
	.datab(gnd),
	.datac(\sccb|state.Phase2~q ),
	.datad(\sccb|Equal3~0_combout ),
	.cin(gnd),
	.combout(\sccb|Selector19~0_combout ),
	.cout());
// synopsys translate_off
defparam \sccb|Selector19~0 .lut_mask = 16'hF0AA;
defparam \sccb|Selector19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y39_N21
dffeas \sccb|state.Phase2 (
	.clk(\SCCB_clk~clkctrl_outclk ),
	.d(\sccb|Selector19~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sccb|state.Phase2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sccb|state.Phase2 .is_wysiwyg = "true";
defparam \sccb|state.Phase2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N6
cycloneive_lcell_comb \sccb|sdioc~2 (
// Equation(s):
// \sccb|sdioc~2_combout  = (!\sccb|state.INPUT~q  & (!\sccb|state.Phase1~q  & !\sccb|state.Phase2~q ))

	.dataa(gnd),
	.datab(\sccb|state.INPUT~q ),
	.datac(\sccb|state.Phase1~q ),
	.datad(\sccb|state.Phase2~q ),
	.cin(gnd),
	.combout(\sccb|sdioc~2_combout ),
	.cout());
// synopsys translate_off
defparam \sccb|sdioc~2 .lut_mask = 16'h0003;
defparam \sccb|sdioc~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N26
cycloneive_lcell_comb \sccb|sdiod~28 (
// Equation(s):
// \sccb|sdiod~28_combout  = ((!\sccb|state.BREAK~q  & ((\sccb|state.Phase3~q ) # (\sccb|state.Phase4~q )))) # (!\sccb|sdioc~2_combout )

	.dataa(\sccb|state.Phase3~q ),
	.datab(\sccb|sdioc~2_combout ),
	.datac(\sccb|state.Phase4~q ),
	.datad(\sccb|state.BREAK~q ),
	.cin(gnd),
	.combout(\sccb|sdiod~28_combout ),
	.cout());
// synopsys translate_off
defparam \sccb|sdiod~28 .lut_mask = 16'h33FB;
defparam \sccb|sdiod~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N24
cycloneive_lcell_comb \sccb|cam_clk~5 (
// Equation(s):
// \sccb|cam_clk~5_combout  = \sccb|cam_clk~q  $ (((\sccb|sdiod~28_combout  & !\sccb|state.PREP~q )))

	.dataa(\sccb|sdiod~28_combout ),
	.datab(gnd),
	.datac(\sccb|cam_clk~q ),
	.datad(\sccb|state.PREP~q ),
	.cin(gnd),
	.combout(\sccb|cam_clk~5_combout ),
	.cout());
// synopsys translate_off
defparam \sccb|cam_clk~5 .lut_mask = 16'hF05A;
defparam \sccb|cam_clk~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y39_N25
dffeas \sccb|cam_clk (
	.clk(\SCCB_clk~clkctrl_outclk ),
	.d(\sccb|cam_clk~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\sccb|state.STOP~q ),
	.sload(gnd),
	.ena(\sccb|state.HALT~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sccb|cam_clk~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sccb|cam_clk .is_wysiwyg = "true";
defparam \sccb|cam_clk .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N0
cycloneive_lcell_comb \sccb|state_counter[3]~9 (
// Equation(s):
// \sccb|state_counter[3]~9_combout  = (\sccb|cam_clk~q ) # (\sccb|state.STOP~q )

	.dataa(gnd),
	.datab(\sccb|cam_clk~q ),
	.datac(\sccb|state.STOP~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sccb|state_counter[3]~9_combout ),
	.cout());
// synopsys translate_off
defparam \sccb|state_counter[3]~9 .lut_mask = 16'hFCFC;
defparam \sccb|state_counter[3]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N12
cycloneive_lcell_comb \sccb|state_counter[1]~7 (
// Equation(s):
// \sccb|state_counter[1]~7_combout  = (\sccb|state_counter [1] & (!\sccb|state_counter[0]~6 )) # (!\sccb|state_counter [1] & ((\sccb|state_counter[0]~6 ) # (GND)))
// \sccb|state_counter[1]~8  = CARRY((!\sccb|state_counter[0]~6 ) # (!\sccb|state_counter [1]))

	.dataa(gnd),
	.datab(\sccb|state_counter [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sccb|state_counter[0]~6 ),
	.combout(\sccb|state_counter[1]~7_combout ),
	.cout(\sccb|state_counter[1]~8 ));
// synopsys translate_off
defparam \sccb|state_counter[1]~7 .lut_mask = 16'h3C3F;
defparam \sccb|state_counter[1]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y39_N13
dffeas \sccb|state_counter[1] (
	.clk(\SCCB_clk~clkctrl_outclk ),
	.d(\sccb|state_counter[1]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\sccb|state_counter[3]~9_combout ),
	.sload(gnd),
	.ena(\sccb|state_counter[0]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sccb|state_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \sccb|state_counter[1] .is_wysiwyg = "true";
defparam \sccb|state_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N14
cycloneive_lcell_comb \sccb|state_counter[2]~14 (
// Equation(s):
// \sccb|state_counter[2]~14_combout  = (\sccb|state_counter [2] & (\sccb|state_counter[1]~8  $ (GND))) # (!\sccb|state_counter [2] & (!\sccb|state_counter[1]~8  & VCC))
// \sccb|state_counter[2]~15  = CARRY((\sccb|state_counter [2] & !\sccb|state_counter[1]~8 ))

	.dataa(\sccb|state_counter [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\sccb|state_counter[1]~8 ),
	.combout(\sccb|state_counter[2]~14_combout ),
	.cout(\sccb|state_counter[2]~15 ));
// synopsys translate_off
defparam \sccb|state_counter[2]~14 .lut_mask = 16'hA50A;
defparam \sccb|state_counter[2]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y39_N15
dffeas \sccb|state_counter[2] (
	.clk(\SCCB_clk~clkctrl_outclk ),
	.d(\sccb|state_counter[2]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\sccb|state_counter[3]~9_combout ),
	.sload(gnd),
	.ena(\sccb|state_counter[0]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sccb|state_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \sccb|state_counter[2] .is_wysiwyg = "true";
defparam \sccb|state_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N16
cycloneive_lcell_comb \sccb|state_counter[3]~16 (
// Equation(s):
// \sccb|state_counter[3]~16_combout  = (\sccb|state_counter [3] & (!\sccb|state_counter[2]~15 )) # (!\sccb|state_counter [3] & ((\sccb|state_counter[2]~15 ) # (GND)))
// \sccb|state_counter[3]~17  = CARRY((!\sccb|state_counter[2]~15 ) # (!\sccb|state_counter [3]))

	.dataa(\sccb|state_counter [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\sccb|state_counter[2]~15 ),
	.combout(\sccb|state_counter[3]~16_combout ),
	.cout(\sccb|state_counter[3]~17 ));
// synopsys translate_off
defparam \sccb|state_counter[3]~16 .lut_mask = 16'h5A5F;
defparam \sccb|state_counter[3]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y39_N17
dffeas \sccb|state_counter[3] (
	.clk(\SCCB_clk~clkctrl_outclk ),
	.d(\sccb|state_counter[3]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\sccb|state_counter[3]~9_combout ),
	.sload(gnd),
	.ena(\sccb|state_counter[0]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sccb|state_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \sccb|state_counter[3] .is_wysiwyg = "true";
defparam \sccb|state_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N18
cycloneive_lcell_comb \sccb|state_counter[4]~18 (
// Equation(s):
// \sccb|state_counter[4]~18_combout  = \sccb|state_counter[3]~17  $ (!\sccb|state_counter [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sccb|state_counter [4]),
	.cin(\sccb|state_counter[3]~17 ),
	.combout(\sccb|state_counter[4]~18_combout ),
	.cout());
// synopsys translate_off
defparam \sccb|state_counter[4]~18 .lut_mask = 16'hF00F;
defparam \sccb|state_counter[4]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y39_N19
dffeas \sccb|state_counter[4] (
	.clk(\SCCB_clk~clkctrl_outclk ),
	.d(\sccb|state_counter[4]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\sccb|state_counter[3]~9_combout ),
	.sload(gnd),
	.ena(\sccb|state_counter[0]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sccb|state_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \sccb|state_counter[4] .is_wysiwyg = "true";
defparam \sccb|state_counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N28
cycloneive_lcell_comb \sccb|Equal0~0 (
// Equation(s):
// \sccb|Equal0~0_combout  = (!\sccb|state_counter [0] & (\sccb|state_counter [3] & (!\sccb|state_counter [2] & !\sccb|state_counter [4])))

	.dataa(\sccb|state_counter [0]),
	.datab(\sccb|state_counter [3]),
	.datac(\sccb|state_counter [2]),
	.datad(\sccb|state_counter [4]),
	.cin(gnd),
	.combout(\sccb|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \sccb|Equal0~0 .lut_mask = 16'h0004;
defparam \sccb|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N30
cycloneive_lcell_comb \sccb|Equal4~0 (
// Equation(s):
// \sccb|Equal4~0_combout  = (\sccb|state_counter [1] & \sccb|Equal0~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\sccb|state_counter [1]),
	.datad(\sccb|Equal0~0_combout ),
	.cin(gnd),
	.combout(\sccb|Equal4~0_combout ),
	.cout());
// synopsys translate_off
defparam \sccb|Equal4~0 .lut_mask = 16'hF000;
defparam \sccb|Equal4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N8
cycloneive_lcell_comb \sccb|state_counter[0]~10 (
// Equation(s):
// \sccb|state_counter[0]~10_combout  = (\sccb|state.Phase4~q  & (\sccb|cam_clk~q  & (!\sccb|Equal4~0_combout ))) # (!\sccb|state.Phase4~q  & (((\sccb|cam_clk~q  & !\sccb|Equal4~0_combout )) # (!\sccb|state.INPUT~q )))

	.dataa(\sccb|state.Phase4~q ),
	.datab(\sccb|cam_clk~q ),
	.datac(\sccb|Equal4~0_combout ),
	.datad(\sccb|state.INPUT~q ),
	.cin(gnd),
	.combout(\sccb|state_counter[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \sccb|state_counter[0]~10 .lut_mask = 16'h0C5D;
defparam \sccb|state_counter[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N18
cycloneive_lcell_comb \sccb|state_counter[0]~11 (
// Equation(s):
// \sccb|state_counter[0]~11_combout  = (!\sccb|state.Phase1~q  & (!\sccb|state.Phase3~q  & !\sccb|state.Phase2~q ))

	.dataa(\sccb|state.Phase1~q ),
	.datab(\sccb|state.Phase3~q ),
	.datac(gnd),
	.datad(\sccb|state.Phase2~q ),
	.cin(gnd),
	.combout(\sccb|state_counter[0]~11_combout ),
	.cout());
// synopsys translate_off
defparam \sccb|state_counter[0]~11 .lut_mask = 16'h0011;
defparam \sccb|state_counter[0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N24
cycloneive_lcell_comb \sccb|state_counter[0]~12 (
// Equation(s):
// \sccb|state_counter[0]~12_combout  = (\sccb|state_counter[0]~11_combout  & (((\sccb|state_counter[0]~10_combout )))) # (!\sccb|state_counter[0]~11_combout  & (\sccb|Equal3~0_combout  & (\sccb|cam_clk~q )))

	.dataa(\sccb|Equal3~0_combout ),
	.datab(\sccb|cam_clk~q ),
	.datac(\sccb|state_counter[0]~10_combout ),
	.datad(\sccb|state_counter[0]~11_combout ),
	.cin(gnd),
	.combout(\sccb|state_counter[0]~12_combout ),
	.cout());
// synopsys translate_off
defparam \sccb|state_counter[0]~12 .lut_mask = 16'hF088;
defparam \sccb|state_counter[0]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N2
cycloneive_lcell_comb \sccb|state_counter[0]~13 (
// Equation(s):
// \sccb|state_counter[0]~13_combout  = (\sccb|state.HALT~q  & ((\sccb|state.STOP~q ) # (!\sccb|state_counter[0]~12_combout )))

	.dataa(\sccb|state.HALT~q ),
	.datab(gnd),
	.datac(\sccb|state.STOP~q ),
	.datad(\sccb|state_counter[0]~12_combout ),
	.cin(gnd),
	.combout(\sccb|state_counter[0]~13_combout ),
	.cout());
// synopsys translate_off
defparam \sccb|state_counter[0]~13 .lut_mask = 16'hA0AA;
defparam \sccb|state_counter[0]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y39_N11
dffeas \sccb|state_counter[0] (
	.clk(\SCCB_clk~clkctrl_outclk ),
	.d(\sccb|state_counter[0]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\sccb|state_counter[3]~9_combout ),
	.sload(gnd),
	.ena(\sccb|state_counter[0]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sccb|state_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \sccb|state_counter[0] .is_wysiwyg = "true";
defparam \sccb|state_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N20
cycloneive_lcell_comb \sccb|Equal0~1 (
// Equation(s):
// \sccb|Equal0~1_combout  = (\sccb|state_counter [3] & (!\sccb|state_counter [2] & !\sccb|state_counter [4]))

	.dataa(gnd),
	.datab(\sccb|state_counter [3]),
	.datac(\sccb|state_counter [2]),
	.datad(\sccb|state_counter [4]),
	.cin(gnd),
	.combout(\sccb|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \sccb|Equal0~1 .lut_mask = 16'h000C;
defparam \sccb|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N22
cycloneive_lcell_comb \sccb|Equal3~0 (
// Equation(s):
// \sccb|Equal3~0_combout  = ((\sccb|state_counter [1]) # (!\sccb|Equal0~1_combout )) # (!\sccb|state_counter [0])

	.dataa(\sccb|state_counter [0]),
	.datab(gnd),
	.datac(\sccb|state_counter [1]),
	.datad(\sccb|Equal0~1_combout ),
	.cin(gnd),
	.combout(\sccb|Equal3~0_combout ),
	.cout());
// synopsys translate_off
defparam \sccb|Equal3~0 .lut_mask = 16'hF5FF;
defparam \sccb|Equal3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N16
cycloneive_lcell_comb \sccb|Selector20~0 (
// Equation(s):
// \sccb|Selector20~0_combout  = (\sccb|Equal3~0_combout  & (!\sccb|Equal4~0_combout  & (\sccb|state.INPUT~q ))) # (!\sccb|Equal3~0_combout  & ((\sccb|state.Phase2~q ) # ((!\sccb|Equal4~0_combout  & \sccb|state.INPUT~q ))))

	.dataa(\sccb|Equal3~0_combout ),
	.datab(\sccb|Equal4~0_combout ),
	.datac(\sccb|state.INPUT~q ),
	.datad(\sccb|state.Phase2~q ),
	.cin(gnd),
	.combout(\sccb|Selector20~0_combout ),
	.cout());
// synopsys translate_off
defparam \sccb|Selector20~0 .lut_mask = 16'h7530;
defparam \sccb|Selector20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y39_N17
dffeas \sccb|state.INPUT (
	.clk(\SCCB_clk~clkctrl_outclk ),
	.d(\sccb|Selector20~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sccb|state.INPUT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sccb|state.INPUT .is_wysiwyg = "true";
defparam \sccb|state.INPUT .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y39_N16
cycloneive_lcell_comb \sccb|garbage2[0]~8 (
// Equation(s):
// \sccb|garbage2[0]~8_combout  = \sccb|garbage2 [0] $ (VCC)
// \sccb|garbage2[0]~9  = CARRY(\sccb|garbage2 [0])

	.dataa(gnd),
	.datab(\sccb|garbage2 [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\sccb|garbage2[0]~8_combout ),
	.cout(\sccb|garbage2[0]~9 ));
// synopsys translate_off
defparam \sccb|garbage2[0]~8 .lut_mask = 16'h33CC;
defparam \sccb|garbage2[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y39_N2
cycloneive_lcell_comb \sccb|garbage2[7]~20 (
// Equation(s):
// \sccb|garbage2[7]~20_combout  = (\sccb|state.HALT~q  & ((\sccb|state.BREAK~q ) # (\sccb|state.STOP~q )))

	.dataa(\sccb|state.BREAK~q ),
	.datab(gnd),
	.datac(\sccb|state.STOP~q ),
	.datad(\sccb|state.HALT~q ),
	.cin(gnd),
	.combout(\sccb|garbage2[7]~20_combout ),
	.cout());
// synopsys translate_off
defparam \sccb|garbage2[7]~20 .lut_mask = 16'hFA00;
defparam \sccb|garbage2[7]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y39_N17
dffeas \sccb|garbage2[0] (
	.clk(\SCCB_clk~clkctrl_outclk ),
	.d(\sccb|garbage2[0]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\sccb|state.STOP~q ),
	.sload(gnd),
	.ena(\sccb|garbage2[7]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sccb|garbage2 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \sccb|garbage2[0] .is_wysiwyg = "true";
defparam \sccb|garbage2[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y39_N18
cycloneive_lcell_comb \sccb|garbage2[1]~10 (
// Equation(s):
// \sccb|garbage2[1]~10_combout  = (\sccb|garbage2 [1] & (!\sccb|garbage2[0]~9 )) # (!\sccb|garbage2 [1] & ((\sccb|garbage2[0]~9 ) # (GND)))
// \sccb|garbage2[1]~11  = CARRY((!\sccb|garbage2[0]~9 ) # (!\sccb|garbage2 [1]))

	.dataa(gnd),
	.datab(\sccb|garbage2 [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sccb|garbage2[0]~9 ),
	.combout(\sccb|garbage2[1]~10_combout ),
	.cout(\sccb|garbage2[1]~11 ));
// synopsys translate_off
defparam \sccb|garbage2[1]~10 .lut_mask = 16'h3C3F;
defparam \sccb|garbage2[1]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X65_Y39_N19
dffeas \sccb|garbage2[1] (
	.clk(\SCCB_clk~clkctrl_outclk ),
	.d(\sccb|garbage2[1]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\sccb|state.STOP~q ),
	.sload(gnd),
	.ena(\sccb|garbage2[7]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sccb|garbage2 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \sccb|garbage2[1] .is_wysiwyg = "true";
defparam \sccb|garbage2[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y39_N20
cycloneive_lcell_comb \sccb|garbage2[2]~12 (
// Equation(s):
// \sccb|garbage2[2]~12_combout  = (\sccb|garbage2 [2] & (\sccb|garbage2[1]~11  $ (GND))) # (!\sccb|garbage2 [2] & (!\sccb|garbage2[1]~11  & VCC))
// \sccb|garbage2[2]~13  = CARRY((\sccb|garbage2 [2] & !\sccb|garbage2[1]~11 ))

	.dataa(gnd),
	.datab(\sccb|garbage2 [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sccb|garbage2[1]~11 ),
	.combout(\sccb|garbage2[2]~12_combout ),
	.cout(\sccb|garbage2[2]~13 ));
// synopsys translate_off
defparam \sccb|garbage2[2]~12 .lut_mask = 16'hC30C;
defparam \sccb|garbage2[2]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X65_Y39_N21
dffeas \sccb|garbage2[2] (
	.clk(\SCCB_clk~clkctrl_outclk ),
	.d(\sccb|garbage2[2]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\sccb|state.STOP~q ),
	.sload(gnd),
	.ena(\sccb|garbage2[7]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sccb|garbage2 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \sccb|garbage2[2] .is_wysiwyg = "true";
defparam \sccb|garbage2[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y39_N22
cycloneive_lcell_comb \sccb|garbage2[3]~14 (
// Equation(s):
// \sccb|garbage2[3]~14_combout  = (\sccb|garbage2 [3] & (!\sccb|garbage2[2]~13 )) # (!\sccb|garbage2 [3] & ((\sccb|garbage2[2]~13 ) # (GND)))
// \sccb|garbage2[3]~15  = CARRY((!\sccb|garbage2[2]~13 ) # (!\sccb|garbage2 [3]))

	.dataa(\sccb|garbage2 [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\sccb|garbage2[2]~13 ),
	.combout(\sccb|garbage2[3]~14_combout ),
	.cout(\sccb|garbage2[3]~15 ));
// synopsys translate_off
defparam \sccb|garbage2[3]~14 .lut_mask = 16'h5A5F;
defparam \sccb|garbage2[3]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X65_Y39_N23
dffeas \sccb|garbage2[3] (
	.clk(\SCCB_clk~clkctrl_outclk ),
	.d(\sccb|garbage2[3]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\sccb|state.STOP~q ),
	.sload(gnd),
	.ena(\sccb|garbage2[7]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sccb|garbage2 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \sccb|garbage2[3] .is_wysiwyg = "true";
defparam \sccb|garbage2[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y39_N24
cycloneive_lcell_comb \sccb|garbage2[4]~16 (
// Equation(s):
// \sccb|garbage2[4]~16_combout  = (\sccb|garbage2 [4] & (\sccb|garbage2[3]~15  $ (GND))) # (!\sccb|garbage2 [4] & (!\sccb|garbage2[3]~15  & VCC))
// \sccb|garbage2[4]~17  = CARRY((\sccb|garbage2 [4] & !\sccb|garbage2[3]~15 ))

	.dataa(gnd),
	.datab(\sccb|garbage2 [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sccb|garbage2[3]~15 ),
	.combout(\sccb|garbage2[4]~16_combout ),
	.cout(\sccb|garbage2[4]~17 ));
// synopsys translate_off
defparam \sccb|garbage2[4]~16 .lut_mask = 16'hC30C;
defparam \sccb|garbage2[4]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X65_Y39_N25
dffeas \sccb|garbage2[4] (
	.clk(\SCCB_clk~clkctrl_outclk ),
	.d(\sccb|garbage2[4]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\sccb|state.STOP~q ),
	.sload(gnd),
	.ena(\sccb|garbage2[7]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sccb|garbage2 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \sccb|garbage2[4] .is_wysiwyg = "true";
defparam \sccb|garbage2[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y39_N10
cycloneive_lcell_comb \sccb|Equal2~1 (
// Equation(s):
// \sccb|Equal2~1_combout  = (\sccb|garbage2 [2] & (!\sccb|garbage2 [1] & (!\sccb|garbage2 [3] & \sccb|garbage2 [4])))

	.dataa(\sccb|garbage2 [2]),
	.datab(\sccb|garbage2 [1]),
	.datac(\sccb|garbage2 [3]),
	.datad(\sccb|garbage2 [4]),
	.cin(gnd),
	.combout(\sccb|Equal2~1_combout ),
	.cout());
// synopsys translate_off
defparam \sccb|Equal2~1 .lut_mask = 16'h0200;
defparam \sccb|Equal2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y39_N26
cycloneive_lcell_comb \sccb|garbage2[5]~18 (
// Equation(s):
// \sccb|garbage2[5]~18_combout  = (\sccb|garbage2 [5] & (!\sccb|garbage2[4]~17 )) # (!\sccb|garbage2 [5] & ((\sccb|garbage2[4]~17 ) # (GND)))
// \sccb|garbage2[5]~19  = CARRY((!\sccb|garbage2[4]~17 ) # (!\sccb|garbage2 [5]))

	.dataa(\sccb|garbage2 [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\sccb|garbage2[4]~17 ),
	.combout(\sccb|garbage2[5]~18_combout ),
	.cout(\sccb|garbage2[5]~19 ));
// synopsys translate_off
defparam \sccb|garbage2[5]~18 .lut_mask = 16'h5A5F;
defparam \sccb|garbage2[5]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X65_Y39_N27
dffeas \sccb|garbage2[5] (
	.clk(\SCCB_clk~clkctrl_outclk ),
	.d(\sccb|garbage2[5]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\sccb|state.STOP~q ),
	.sload(gnd),
	.ena(\sccb|garbage2[7]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sccb|garbage2 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \sccb|garbage2[5] .is_wysiwyg = "true";
defparam \sccb|garbage2[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y39_N28
cycloneive_lcell_comb \sccb|garbage2[6]~21 (
// Equation(s):
// \sccb|garbage2[6]~21_combout  = (\sccb|garbage2 [6] & (\sccb|garbage2[5]~19  $ (GND))) # (!\sccb|garbage2 [6] & (!\sccb|garbage2[5]~19  & VCC))
// \sccb|garbage2[6]~22  = CARRY((\sccb|garbage2 [6] & !\sccb|garbage2[5]~19 ))

	.dataa(gnd),
	.datab(\sccb|garbage2 [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sccb|garbage2[5]~19 ),
	.combout(\sccb|garbage2[6]~21_combout ),
	.cout(\sccb|garbage2[6]~22 ));
// synopsys translate_off
defparam \sccb|garbage2[6]~21 .lut_mask = 16'hC30C;
defparam \sccb|garbage2[6]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X65_Y39_N29
dffeas \sccb|garbage2[6] (
	.clk(\SCCB_clk~clkctrl_outclk ),
	.d(\sccb|garbage2[6]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\sccb|state.STOP~q ),
	.sload(gnd),
	.ena(\sccb|garbage2[7]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sccb|garbage2 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \sccb|garbage2[6] .is_wysiwyg = "true";
defparam \sccb|garbage2[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y39_N30
cycloneive_lcell_comb \sccb|garbage2[7]~23 (
// Equation(s):
// \sccb|garbage2[7]~23_combout  = \sccb|garbage2 [7] $ (\sccb|garbage2[6]~22 )

	.dataa(\sccb|garbage2 [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\sccb|garbage2[6]~22 ),
	.combout(\sccb|garbage2[7]~23_combout ),
	.cout());
// synopsys translate_off
defparam \sccb|garbage2[7]~23 .lut_mask = 16'h5A5A;
defparam \sccb|garbage2[7]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X65_Y39_N31
dffeas \sccb|garbage2[7] (
	.clk(\SCCB_clk~clkctrl_outclk ),
	.d(\sccb|garbage2[7]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\sccb|state.STOP~q ),
	.sload(gnd),
	.ena(\sccb|garbage2[7]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sccb|garbage2 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \sccb|garbage2[7] .is_wysiwyg = "true";
defparam \sccb|garbage2[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y39_N0
cycloneive_lcell_comb \sccb|Equal2~0 (
// Equation(s):
// \sccb|Equal2~0_combout  = (!\sccb|garbage2 [7] & (!\sccb|garbage2 [5] & !\sccb|garbage2 [6]))

	.dataa(\sccb|garbage2 [7]),
	.datab(gnd),
	.datac(\sccb|garbage2 [5]),
	.datad(\sccb|garbage2 [6]),
	.cin(gnd),
	.combout(\sccb|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \sccb|Equal2~0 .lut_mask = 16'h0005;
defparam \sccb|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y39_N8
cycloneive_lcell_comb \sccb|Equal2~2 (
// Equation(s):
// \sccb|Equal2~2_combout  = (\sccb|Equal2~1_combout  & (!\sccb|garbage2 [0] & \sccb|Equal2~0_combout ))

	.dataa(\sccb|Equal2~1_combout ),
	.datab(\sccb|garbage2 [0]),
	.datac(gnd),
	.datad(\sccb|Equal2~0_combout ),
	.cin(gnd),
	.combout(\sccb|Equal2~2_combout ),
	.cout());
// synopsys translate_off
defparam \sccb|Equal2~2 .lut_mask = 16'h2200;
defparam \sccb|Equal2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N30
cycloneive_lcell_comb \sccb|Selector21~0 (
// Equation(s):
// \sccb|Selector21~0_combout  = (\sccb|state.INPUT~q  & ((\sccb|Equal4~0_combout ) # ((\sccb|state.BREAK~q  & !\sccb|Equal2~2_combout )))) # (!\sccb|state.INPUT~q  & (((\sccb|state.BREAK~q  & !\sccb|Equal2~2_combout ))))

	.dataa(\sccb|state.INPUT~q ),
	.datab(\sccb|Equal4~0_combout ),
	.datac(\sccb|state.BREAK~q ),
	.datad(\sccb|Equal2~2_combout ),
	.cin(gnd),
	.combout(\sccb|Selector21~0_combout ),
	.cout());
// synopsys translate_off
defparam \sccb|Selector21~0 .lut_mask = 16'h88F8;
defparam \sccb|Selector21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y39_N31
dffeas \sccb|state.BREAK (
	.clk(\SCCB_clk~clkctrl_outclk ),
	.d(\sccb|Selector21~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sccb|state.BREAK~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sccb|state.BREAK .is_wysiwyg = "true";
defparam \sccb|state.BREAK .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N8
cycloneive_lcell_comb \sccb|Selector22~0 (
// Equation(s):
// \sccb|Selector22~0_combout  = (\sccb|state.BREAK~q  & ((\sccb|Equal2~2_combout ) # ((\sccb|Equal3~0_combout  & \sccb|state.Phase3~q )))) # (!\sccb|state.BREAK~q  & (\sccb|Equal3~0_combout  & (\sccb|state.Phase3~q )))

	.dataa(\sccb|state.BREAK~q ),
	.datab(\sccb|Equal3~0_combout ),
	.datac(\sccb|state.Phase3~q ),
	.datad(\sccb|Equal2~2_combout ),
	.cin(gnd),
	.combout(\sccb|Selector22~0_combout ),
	.cout());
// synopsys translate_off
defparam \sccb|Selector22~0 .lut_mask = 16'hEAC0;
defparam \sccb|Selector22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y39_N9
dffeas \sccb|state.Phase3 (
	.clk(\SCCB_clk~clkctrl_outclk ),
	.d(\sccb|Selector22~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sccb|state.Phase3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sccb|state.Phase3 .is_wysiwyg = "true";
defparam \sccb|state.Phase3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N26
cycloneive_lcell_comb \sccb|Selector23~0 (
// Equation(s):
// \sccb|Selector23~0_combout  = (\sccb|state.Phase3~q  & (((\sccb|state.Phase4~q  & !\sccb|Equal4~0_combout )) # (!\sccb|Equal3~0_combout ))) # (!\sccb|state.Phase3~q  & (((\sccb|state.Phase4~q  & !\sccb|Equal4~0_combout ))))

	.dataa(\sccb|state.Phase3~q ),
	.datab(\sccb|Equal3~0_combout ),
	.datac(\sccb|state.Phase4~q ),
	.datad(\sccb|Equal4~0_combout ),
	.cin(gnd),
	.combout(\sccb|Selector23~0_combout ),
	.cout());
// synopsys translate_off
defparam \sccb|Selector23~0 .lut_mask = 16'h22F2;
defparam \sccb|Selector23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y39_N27
dffeas \sccb|state.Phase4 (
	.clk(\SCCB_clk~clkctrl_outclk ),
	.d(\sccb|Selector23~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sccb|state.Phase4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sccb|state.Phase4 .is_wysiwyg = "true";
defparam \sccb|state.Phase4 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N0
cycloneive_lcell_comb \sccb|garbage[0]~16 (
// Equation(s):
// \sccb|garbage[0]~16_combout  = \sccb|garbage [0] $ (VCC)
// \sccb|garbage[0]~17  = CARRY(\sccb|garbage [0])

	.dataa(gnd),
	.datab(\sccb|garbage [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\sccb|garbage[0]~16_combout ),
	.cout(\sccb|garbage[0]~17 ));
// synopsys translate_off
defparam \sccb|garbage[0]~16 .lut_mask = 16'h33CC;
defparam \sccb|garbage[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N10
cycloneive_lcell_comb \sccb|SCCB_COUNTER[0]~10 (
// Equation(s):
// \sccb|SCCB_COUNTER[0]~10_combout  = \sccb|SCCB_COUNTER [0] $ (VCC)
// \sccb|SCCB_COUNTER[0]~11  = CARRY(\sccb|SCCB_COUNTER [0])

	.dataa(\sccb|SCCB_COUNTER [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\sccb|SCCB_COUNTER[0]~10_combout ),
	.cout(\sccb|SCCB_COUNTER[0]~11 ));
// synopsys translate_off
defparam \sccb|SCCB_COUNTER[0]~10 .lut_mask = 16'h55AA;
defparam \sccb|SCCB_COUNTER[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N14
cycloneive_lcell_comb \sccb|SCCB_COUNTER[2]~9 (
// Equation(s):
// \sccb|SCCB_COUNTER[2]~9_combout  = (\sccb|state.HALT~q  & !\sccb|state.STOP~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\sccb|state.HALT~q ),
	.datad(\sccb|state.STOP~q ),
	.cin(gnd),
	.combout(\sccb|SCCB_COUNTER[2]~9_combout ),
	.cout());
// synopsys translate_off
defparam \sccb|SCCB_COUNTER[2]~9 .lut_mask = 16'h00F0;
defparam \sccb|SCCB_COUNTER[2]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y38_N11
dffeas \sccb|SCCB_COUNTER[0] (
	.clk(\SCCB_clk~clkctrl_outclk ),
	.d(\sccb|SCCB_COUNTER[0]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\sccb|state.HALT~q ),
	.sload(gnd),
	.ena(!\sccb|SCCB_COUNTER[2]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sccb|SCCB_COUNTER [0]),
	.prn(vcc));
// synopsys translate_off
defparam \sccb|SCCB_COUNTER[0] .is_wysiwyg = "true";
defparam \sccb|SCCB_COUNTER[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N12
cycloneive_lcell_comb \sccb|SCCB_COUNTER[1]~12 (
// Equation(s):
// \sccb|SCCB_COUNTER[1]~12_combout  = (\sccb|SCCB_COUNTER [1] & (!\sccb|SCCB_COUNTER[0]~11 )) # (!\sccb|SCCB_COUNTER [1] & ((\sccb|SCCB_COUNTER[0]~11 ) # (GND)))
// \sccb|SCCB_COUNTER[1]~13  = CARRY((!\sccb|SCCB_COUNTER[0]~11 ) # (!\sccb|SCCB_COUNTER [1]))

	.dataa(\sccb|SCCB_COUNTER [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\sccb|SCCB_COUNTER[0]~11 ),
	.combout(\sccb|SCCB_COUNTER[1]~12_combout ),
	.cout(\sccb|SCCB_COUNTER[1]~13 ));
// synopsys translate_off
defparam \sccb|SCCB_COUNTER[1]~12 .lut_mask = 16'h5A5F;
defparam \sccb|SCCB_COUNTER[1]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y38_N13
dffeas \sccb|SCCB_COUNTER[1] (
	.clk(\SCCB_clk~clkctrl_outclk ),
	.d(\sccb|SCCB_COUNTER[1]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\sccb|state.HALT~q ),
	.sload(gnd),
	.ena(!\sccb|SCCB_COUNTER[2]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sccb|SCCB_COUNTER [1]),
	.prn(vcc));
// synopsys translate_off
defparam \sccb|SCCB_COUNTER[1] .is_wysiwyg = "true";
defparam \sccb|SCCB_COUNTER[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N14
cycloneive_lcell_comb \sccb|SCCB_COUNTER[2]~14 (
// Equation(s):
// \sccb|SCCB_COUNTER[2]~14_combout  = (\sccb|SCCB_COUNTER [2] & (\sccb|SCCB_COUNTER[1]~13  $ (GND))) # (!\sccb|SCCB_COUNTER [2] & (!\sccb|SCCB_COUNTER[1]~13  & VCC))
// \sccb|SCCB_COUNTER[2]~15  = CARRY((\sccb|SCCB_COUNTER [2] & !\sccb|SCCB_COUNTER[1]~13 ))

	.dataa(gnd),
	.datab(\sccb|SCCB_COUNTER [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sccb|SCCB_COUNTER[1]~13 ),
	.combout(\sccb|SCCB_COUNTER[2]~14_combout ),
	.cout(\sccb|SCCB_COUNTER[2]~15 ));
// synopsys translate_off
defparam \sccb|SCCB_COUNTER[2]~14 .lut_mask = 16'hC30C;
defparam \sccb|SCCB_COUNTER[2]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y38_N15
dffeas \sccb|SCCB_COUNTER[2] (
	.clk(\SCCB_clk~clkctrl_outclk ),
	.d(\sccb|SCCB_COUNTER[2]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\sccb|state.HALT~q ),
	.sload(gnd),
	.ena(!\sccb|SCCB_COUNTER[2]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sccb|SCCB_COUNTER [2]),
	.prn(vcc));
// synopsys translate_off
defparam \sccb|SCCB_COUNTER[2] .is_wysiwyg = "true";
defparam \sccb|SCCB_COUNTER[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N16
cycloneive_lcell_comb \sccb|SCCB_COUNTER[3]~16 (
// Equation(s):
// \sccb|SCCB_COUNTER[3]~16_combout  = (\sccb|SCCB_COUNTER [3] & (!\sccb|SCCB_COUNTER[2]~15 )) # (!\sccb|SCCB_COUNTER [3] & ((\sccb|SCCB_COUNTER[2]~15 ) # (GND)))
// \sccb|SCCB_COUNTER[3]~17  = CARRY((!\sccb|SCCB_COUNTER[2]~15 ) # (!\sccb|SCCB_COUNTER [3]))

	.dataa(gnd),
	.datab(\sccb|SCCB_COUNTER [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sccb|SCCB_COUNTER[2]~15 ),
	.combout(\sccb|SCCB_COUNTER[3]~16_combout ),
	.cout(\sccb|SCCB_COUNTER[3]~17 ));
// synopsys translate_off
defparam \sccb|SCCB_COUNTER[3]~16 .lut_mask = 16'h3C3F;
defparam \sccb|SCCB_COUNTER[3]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y38_N17
dffeas \sccb|SCCB_COUNTER[3] (
	.clk(\SCCB_clk~clkctrl_outclk ),
	.d(\sccb|SCCB_COUNTER[3]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\sccb|state.HALT~q ),
	.sload(gnd),
	.ena(!\sccb|SCCB_COUNTER[2]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sccb|SCCB_COUNTER [3]),
	.prn(vcc));
// synopsys translate_off
defparam \sccb|SCCB_COUNTER[3] .is_wysiwyg = "true";
defparam \sccb|SCCB_COUNTER[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N18
cycloneive_lcell_comb \sccb|SCCB_COUNTER[4]~18 (
// Equation(s):
// \sccb|SCCB_COUNTER[4]~18_combout  = (\sccb|SCCB_COUNTER [4] & (\sccb|SCCB_COUNTER[3]~17  $ (GND))) # (!\sccb|SCCB_COUNTER [4] & (!\sccb|SCCB_COUNTER[3]~17  & VCC))
// \sccb|SCCB_COUNTER[4]~19  = CARRY((\sccb|SCCB_COUNTER [4] & !\sccb|SCCB_COUNTER[3]~17 ))

	.dataa(gnd),
	.datab(\sccb|SCCB_COUNTER [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sccb|SCCB_COUNTER[3]~17 ),
	.combout(\sccb|SCCB_COUNTER[4]~18_combout ),
	.cout(\sccb|SCCB_COUNTER[4]~19 ));
// synopsys translate_off
defparam \sccb|SCCB_COUNTER[4]~18 .lut_mask = 16'hC30C;
defparam \sccb|SCCB_COUNTER[4]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y38_N19
dffeas \sccb|SCCB_COUNTER[4] (
	.clk(\SCCB_clk~clkctrl_outclk ),
	.d(\sccb|SCCB_COUNTER[4]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\sccb|state.HALT~q ),
	.sload(gnd),
	.ena(!\sccb|SCCB_COUNTER[2]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sccb|SCCB_COUNTER [4]),
	.prn(vcc));
// synopsys translate_off
defparam \sccb|SCCB_COUNTER[4] .is_wysiwyg = "true";
defparam \sccb|SCCB_COUNTER[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N20
cycloneive_lcell_comb \sccb|SCCB_COUNTER[5]~20 (
// Equation(s):
// \sccb|SCCB_COUNTER[5]~20_combout  = (\sccb|SCCB_COUNTER [5] & (!\sccb|SCCB_COUNTER[4]~19 )) # (!\sccb|SCCB_COUNTER [5] & ((\sccb|SCCB_COUNTER[4]~19 ) # (GND)))
// \sccb|SCCB_COUNTER[5]~21  = CARRY((!\sccb|SCCB_COUNTER[4]~19 ) # (!\sccb|SCCB_COUNTER [5]))

	.dataa(gnd),
	.datab(\sccb|SCCB_COUNTER [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sccb|SCCB_COUNTER[4]~19 ),
	.combout(\sccb|SCCB_COUNTER[5]~20_combout ),
	.cout(\sccb|SCCB_COUNTER[5]~21 ));
// synopsys translate_off
defparam \sccb|SCCB_COUNTER[5]~20 .lut_mask = 16'h3C3F;
defparam \sccb|SCCB_COUNTER[5]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y38_N21
dffeas \sccb|SCCB_COUNTER[5] (
	.clk(\SCCB_clk~clkctrl_outclk ),
	.d(\sccb|SCCB_COUNTER[5]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\sccb|state.HALT~q ),
	.sload(gnd),
	.ena(!\sccb|SCCB_COUNTER[2]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sccb|SCCB_COUNTER [5]),
	.prn(vcc));
// synopsys translate_off
defparam \sccb|SCCB_COUNTER[5] .is_wysiwyg = "true";
defparam \sccb|SCCB_COUNTER[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N2
cycloneive_lcell_comb \sccb|Sub_address~28 (
// Equation(s):
// \sccb|Sub_address~28_combout  = (\sccb|SCCB_COUNTER [3] & \sccb|SCCB_COUNTER [5])

	.dataa(gnd),
	.datab(\sccb|SCCB_COUNTER [3]),
	.datac(gnd),
	.datad(\sccb|SCCB_COUNTER [5]),
	.cin(gnd),
	.combout(\sccb|Sub_address~28_combout ),
	.cout());
// synopsys translate_off
defparam \sccb|Sub_address~28 .lut_mask = 16'hCC00;
defparam \sccb|Sub_address~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N4
cycloneive_lcell_comb \sccb|garbage[0]~22 (
// Equation(s):
// \sccb|garbage[0]~22_combout  = (\sccb|SCCB_COUNTER [1] & \sccb|SCCB_COUNTER [0])

	.dataa(\sccb|SCCB_COUNTER [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(\sccb|SCCB_COUNTER [0]),
	.cin(gnd),
	.combout(\sccb|garbage[0]~22_combout ),
	.cout());
// synopsys translate_off
defparam \sccb|garbage[0]~22 .lut_mask = 16'hAA00;
defparam \sccb|garbage[0]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N22
cycloneive_lcell_comb \sccb|SCCB_COUNTER[6]~22 (
// Equation(s):
// \sccb|SCCB_COUNTER[6]~22_combout  = (\sccb|SCCB_COUNTER [6] & (\sccb|SCCB_COUNTER[5]~21  $ (GND))) # (!\sccb|SCCB_COUNTER [6] & (!\sccb|SCCB_COUNTER[5]~21  & VCC))
// \sccb|SCCB_COUNTER[6]~23  = CARRY((\sccb|SCCB_COUNTER [6] & !\sccb|SCCB_COUNTER[5]~21 ))

	.dataa(\sccb|SCCB_COUNTER [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\sccb|SCCB_COUNTER[5]~21 ),
	.combout(\sccb|SCCB_COUNTER[6]~22_combout ),
	.cout(\sccb|SCCB_COUNTER[6]~23 ));
// synopsys translate_off
defparam \sccb|SCCB_COUNTER[6]~22 .lut_mask = 16'hA50A;
defparam \sccb|SCCB_COUNTER[6]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y38_N23
dffeas \sccb|SCCB_COUNTER[6] (
	.clk(\SCCB_clk~clkctrl_outclk ),
	.d(\sccb|SCCB_COUNTER[6]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\sccb|state.HALT~q ),
	.sload(gnd),
	.ena(!\sccb|SCCB_COUNTER[2]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sccb|SCCB_COUNTER [6]),
	.prn(vcc));
// synopsys translate_off
defparam \sccb|SCCB_COUNTER[6] .is_wysiwyg = "true";
defparam \sccb|SCCB_COUNTER[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N24
cycloneive_lcell_comb \sccb|SCCB_COUNTER[7]~24 (
// Equation(s):
// \sccb|SCCB_COUNTER[7]~24_combout  = \sccb|SCCB_COUNTER[6]~23  $ (\sccb|SCCB_COUNTER [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sccb|SCCB_COUNTER [7]),
	.cin(\sccb|SCCB_COUNTER[6]~23 ),
	.combout(\sccb|SCCB_COUNTER[7]~24_combout ),
	.cout());
// synopsys translate_off
defparam \sccb|SCCB_COUNTER[7]~24 .lut_mask = 16'h0FF0;
defparam \sccb|SCCB_COUNTER[7]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y38_N25
dffeas \sccb|SCCB_COUNTER[7] (
	.clk(\SCCB_clk~clkctrl_outclk ),
	.d(\sccb|SCCB_COUNTER[7]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\sccb|state.HALT~q ),
	.sload(gnd),
	.ena(!\sccb|SCCB_COUNTER[2]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sccb|SCCB_COUNTER [7]),
	.prn(vcc));
// synopsys translate_off
defparam \sccb|SCCB_COUNTER[7] .is_wysiwyg = "true";
defparam \sccb|SCCB_COUNTER[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N6
cycloneive_lcell_comb \sccb|garbage[0]~24 (
// Equation(s):
// \sccb|garbage[0]~24_combout  = (!\sccb|SCCB_COUNTER [6] & !\sccb|SCCB_COUNTER [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(\sccb|SCCB_COUNTER [6]),
	.datad(\sccb|SCCB_COUNTER [7]),
	.cin(gnd),
	.combout(\sccb|garbage[0]~24_combout ),
	.cout());
// synopsys translate_off
defparam \sccb|garbage[0]~24 .lut_mask = 16'h000F;
defparam \sccb|garbage[0]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N24
cycloneive_lcell_comb \sccb|garbage[0]~23 (
// Equation(s):
// \sccb|garbage[0]~23_combout  = (!\sccb|SCCB_COUNTER [2] & \sccb|SCCB_COUNTER [4])

	.dataa(\sccb|SCCB_COUNTER [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(\sccb|SCCB_COUNTER [4]),
	.cin(gnd),
	.combout(\sccb|garbage[0]~23_combout ),
	.cout());
// synopsys translate_off
defparam \sccb|garbage[0]~23 .lut_mask = 16'h5500;
defparam \sccb|garbage[0]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N6
cycloneive_lcell_comb \sccb|garbage[0]~25 (
// Equation(s):
// \sccb|garbage[0]~25_combout  = (\sccb|Sub_address~28_combout  & (\sccb|garbage[0]~22_combout  & (\sccb|garbage[0]~24_combout  & \sccb|garbage[0]~23_combout )))

	.dataa(\sccb|Sub_address~28_combout ),
	.datab(\sccb|garbage[0]~22_combout ),
	.datac(\sccb|garbage[0]~24_combout ),
	.datad(\sccb|garbage[0]~23_combout ),
	.cin(gnd),
	.combout(\sccb|garbage[0]~25_combout ),
	.cout());
// synopsys translate_off
defparam \sccb|garbage[0]~25 .lut_mask = 16'h8000;
defparam \sccb|garbage[0]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N16
cycloneive_lcell_comb \sccb|garbage[0]~26 (
// Equation(s):
// \sccb|garbage[0]~26_combout  = (\sccb|state.HALT~q  & ((\sccb|state.STOP~q ) # ((\sccb|state.FIN~q  & !\sccb|garbage[0]~25_combout ))))

	.dataa(\sccb|state.FIN~q ),
	.datab(\sccb|state.HALT~q ),
	.datac(\sccb|state.STOP~q ),
	.datad(\sccb|garbage[0]~25_combout ),
	.cin(gnd),
	.combout(\sccb|garbage[0]~26_combout ),
	.cout());
// synopsys translate_off
defparam \sccb|garbage[0]~26 .lut_mask = 16'hC0C8;
defparam \sccb|garbage[0]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y40_N1
dffeas \sccb|garbage[0] (
	.clk(\SCCB_clk~clkctrl_outclk ),
	.d(\sccb|garbage[0]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\sccb|state.STOP~q ),
	.sload(gnd),
	.ena(\sccb|garbage[0]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sccb|garbage [0]),
	.prn(vcc));
// synopsys translate_off
defparam \sccb|garbage[0] .is_wysiwyg = "true";
defparam \sccb|garbage[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N2
cycloneive_lcell_comb \sccb|garbage[1]~18 (
// Equation(s):
// \sccb|garbage[1]~18_combout  = (\sccb|garbage [1] & (!\sccb|garbage[0]~17 )) # (!\sccb|garbage [1] & ((\sccb|garbage[0]~17 ) # (GND)))
// \sccb|garbage[1]~19  = CARRY((!\sccb|garbage[0]~17 ) # (!\sccb|garbage [1]))

	.dataa(gnd),
	.datab(\sccb|garbage [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sccb|garbage[0]~17 ),
	.combout(\sccb|garbage[1]~18_combout ),
	.cout(\sccb|garbage[1]~19 ));
// synopsys translate_off
defparam \sccb|garbage[1]~18 .lut_mask = 16'h3C3F;
defparam \sccb|garbage[1]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y40_N3
dffeas \sccb|garbage[1] (
	.clk(\SCCB_clk~clkctrl_outclk ),
	.d(\sccb|garbage[1]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\sccb|state.STOP~q ),
	.sload(gnd),
	.ena(\sccb|garbage[0]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sccb|garbage [1]),
	.prn(vcc));
// synopsys translate_off
defparam \sccb|garbage[1] .is_wysiwyg = "true";
defparam \sccb|garbage[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N4
cycloneive_lcell_comb \sccb|garbage[2]~20 (
// Equation(s):
// \sccb|garbage[2]~20_combout  = (\sccb|garbage [2] & (\sccb|garbage[1]~19  $ (GND))) # (!\sccb|garbage [2] & (!\sccb|garbage[1]~19  & VCC))
// \sccb|garbage[2]~21  = CARRY((\sccb|garbage [2] & !\sccb|garbage[1]~19 ))

	.dataa(gnd),
	.datab(\sccb|garbage [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sccb|garbage[1]~19 ),
	.combout(\sccb|garbage[2]~20_combout ),
	.cout(\sccb|garbage[2]~21 ));
// synopsys translate_off
defparam \sccb|garbage[2]~20 .lut_mask = 16'hC30C;
defparam \sccb|garbage[2]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y40_N5
dffeas \sccb|garbage[2] (
	.clk(\SCCB_clk~clkctrl_outclk ),
	.d(\sccb|garbage[2]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\sccb|state.STOP~q ),
	.sload(gnd),
	.ena(\sccb|garbage[0]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sccb|garbage [2]),
	.prn(vcc));
// synopsys translate_off
defparam \sccb|garbage[2] .is_wysiwyg = "true";
defparam \sccb|garbage[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N6
cycloneive_lcell_comb \sccb|garbage[3]~27 (
// Equation(s):
// \sccb|garbage[3]~27_combout  = (\sccb|garbage [3] & (!\sccb|garbage[2]~21 )) # (!\sccb|garbage [3] & ((\sccb|garbage[2]~21 ) # (GND)))
// \sccb|garbage[3]~28  = CARRY((!\sccb|garbage[2]~21 ) # (!\sccb|garbage [3]))

	.dataa(\sccb|garbage [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\sccb|garbage[2]~21 ),
	.combout(\sccb|garbage[3]~27_combout ),
	.cout(\sccb|garbage[3]~28 ));
// synopsys translate_off
defparam \sccb|garbage[3]~27 .lut_mask = 16'h5A5F;
defparam \sccb|garbage[3]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y40_N7
dffeas \sccb|garbage[3] (
	.clk(\SCCB_clk~clkctrl_outclk ),
	.d(\sccb|garbage[3]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\sccb|state.STOP~q ),
	.sload(gnd),
	.ena(\sccb|garbage[0]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sccb|garbage [3]),
	.prn(vcc));
// synopsys translate_off
defparam \sccb|garbage[3] .is_wysiwyg = "true";
defparam \sccb|garbage[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N12
cycloneive_lcell_comb \sccb|Equal5~0 (
// Equation(s):
// \sccb|Equal5~0_combout  = (!\sccb|garbage [0] & (!\sccb|garbage [3] & (\sccb|garbage [2] & !\sccb|garbage [1])))

	.dataa(\sccb|garbage [0]),
	.datab(\sccb|garbage [3]),
	.datac(\sccb|garbage [2]),
	.datad(\sccb|garbage [1]),
	.cin(gnd),
	.combout(\sccb|Equal5~0_combout ),
	.cout());
// synopsys translate_off
defparam \sccb|Equal5~0 .lut_mask = 16'h0010;
defparam \sccb|Equal5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N8
cycloneive_lcell_comb \sccb|garbage[4]~29 (
// Equation(s):
// \sccb|garbage[4]~29_combout  = (\sccb|garbage [4] & (\sccb|garbage[3]~28  $ (GND))) # (!\sccb|garbage [4] & (!\sccb|garbage[3]~28  & VCC))
// \sccb|garbage[4]~30  = CARRY((\sccb|garbage [4] & !\sccb|garbage[3]~28 ))

	.dataa(gnd),
	.datab(\sccb|garbage [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sccb|garbage[3]~28 ),
	.combout(\sccb|garbage[4]~29_combout ),
	.cout(\sccb|garbage[4]~30 ));
// synopsys translate_off
defparam \sccb|garbage[4]~29 .lut_mask = 16'hC30C;
defparam \sccb|garbage[4]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y40_N9
dffeas \sccb|garbage[4] (
	.clk(\SCCB_clk~clkctrl_outclk ),
	.d(\sccb|garbage[4]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\sccb|state.STOP~q ),
	.sload(gnd),
	.ena(\sccb|garbage[0]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sccb|garbage [4]),
	.prn(vcc));
// synopsys translate_off
defparam \sccb|garbage[4] .is_wysiwyg = "true";
defparam \sccb|garbage[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N10
cycloneive_lcell_comb \sccb|garbage[5]~31 (
// Equation(s):
// \sccb|garbage[5]~31_combout  = (\sccb|garbage [5] & (!\sccb|garbage[4]~30 )) # (!\sccb|garbage [5] & ((\sccb|garbage[4]~30 ) # (GND)))
// \sccb|garbage[5]~32  = CARRY((!\sccb|garbage[4]~30 ) # (!\sccb|garbage [5]))

	.dataa(\sccb|garbage [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\sccb|garbage[4]~30 ),
	.combout(\sccb|garbage[5]~31_combout ),
	.cout(\sccb|garbage[5]~32 ));
// synopsys translate_off
defparam \sccb|garbage[5]~31 .lut_mask = 16'h5A5F;
defparam \sccb|garbage[5]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y40_N11
dffeas \sccb|garbage[5] (
	.clk(\SCCB_clk~clkctrl_outclk ),
	.d(\sccb|garbage[5]~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\sccb|state.STOP~q ),
	.sload(gnd),
	.ena(\sccb|garbage[0]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sccb|garbage [5]),
	.prn(vcc));
// synopsys translate_off
defparam \sccb|garbage[5] .is_wysiwyg = "true";
defparam \sccb|garbage[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N12
cycloneive_lcell_comb \sccb|garbage[6]~33 (
// Equation(s):
// \sccb|garbage[6]~33_combout  = (\sccb|garbage [6] & (\sccb|garbage[5]~32  $ (GND))) # (!\sccb|garbage [6] & (!\sccb|garbage[5]~32  & VCC))
// \sccb|garbage[6]~34  = CARRY((\sccb|garbage [6] & !\sccb|garbage[5]~32 ))

	.dataa(\sccb|garbage [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\sccb|garbage[5]~32 ),
	.combout(\sccb|garbage[6]~33_combout ),
	.cout(\sccb|garbage[6]~34 ));
// synopsys translate_off
defparam \sccb|garbage[6]~33 .lut_mask = 16'hA50A;
defparam \sccb|garbage[6]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y40_N13
dffeas \sccb|garbage[6] (
	.clk(\SCCB_clk~clkctrl_outclk ),
	.d(\sccb|garbage[6]~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\sccb|state.STOP~q ),
	.sload(gnd),
	.ena(\sccb|garbage[0]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sccb|garbage [6]),
	.prn(vcc));
// synopsys translate_off
defparam \sccb|garbage[6] .is_wysiwyg = "true";
defparam \sccb|garbage[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N14
cycloneive_lcell_comb \sccb|garbage[7]~35 (
// Equation(s):
// \sccb|garbage[7]~35_combout  = (\sccb|garbage [7] & (!\sccb|garbage[6]~34 )) # (!\sccb|garbage [7] & ((\sccb|garbage[6]~34 ) # (GND)))
// \sccb|garbage[7]~36  = CARRY((!\sccb|garbage[6]~34 ) # (!\sccb|garbage [7]))

	.dataa(gnd),
	.datab(\sccb|garbage [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sccb|garbage[6]~34 ),
	.combout(\sccb|garbage[7]~35_combout ),
	.cout(\sccb|garbage[7]~36 ));
// synopsys translate_off
defparam \sccb|garbage[7]~35 .lut_mask = 16'h3C3F;
defparam \sccb|garbage[7]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y40_N15
dffeas \sccb|garbage[7] (
	.clk(\SCCB_clk~clkctrl_outclk ),
	.d(\sccb|garbage[7]~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\sccb|state.STOP~q ),
	.sload(gnd),
	.ena(\sccb|garbage[0]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sccb|garbage [7]),
	.prn(vcc));
// synopsys translate_off
defparam \sccb|garbage[7] .is_wysiwyg = "true";
defparam \sccb|garbage[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N18
cycloneive_lcell_comb \sccb|Equal5~1 (
// Equation(s):
// \sccb|Equal5~1_combout  = (!\sccb|garbage [5] & (!\sccb|garbage [6] & (!\sccb|garbage [7] & \sccb|garbage [4])))

	.dataa(\sccb|garbage [5]),
	.datab(\sccb|garbage [6]),
	.datac(\sccb|garbage [7]),
	.datad(\sccb|garbage [4]),
	.cin(gnd),
	.combout(\sccb|Equal5~1_combout ),
	.cout());
// synopsys translate_off
defparam \sccb|Equal5~1 .lut_mask = 16'h0100;
defparam \sccb|Equal5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N16
cycloneive_lcell_comb \sccb|garbage[8]~37 (
// Equation(s):
// \sccb|garbage[8]~37_combout  = (\sccb|garbage [8] & (\sccb|garbage[7]~36  $ (GND))) # (!\sccb|garbage [8] & (!\sccb|garbage[7]~36  & VCC))
// \sccb|garbage[8]~38  = CARRY((\sccb|garbage [8] & !\sccb|garbage[7]~36 ))

	.dataa(gnd),
	.datab(\sccb|garbage [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sccb|garbage[7]~36 ),
	.combout(\sccb|garbage[8]~37_combout ),
	.cout(\sccb|garbage[8]~38 ));
// synopsys translate_off
defparam \sccb|garbage[8]~37 .lut_mask = 16'hC30C;
defparam \sccb|garbage[8]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y40_N17
dffeas \sccb|garbage[8] (
	.clk(\SCCB_clk~clkctrl_outclk ),
	.d(\sccb|garbage[8]~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\sccb|state.STOP~q ),
	.sload(gnd),
	.ena(\sccb|garbage[0]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sccb|garbage [8]),
	.prn(vcc));
// synopsys translate_off
defparam \sccb|garbage[8] .is_wysiwyg = "true";
defparam \sccb|garbage[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N18
cycloneive_lcell_comb \sccb|garbage[9]~39 (
// Equation(s):
// \sccb|garbage[9]~39_combout  = (\sccb|garbage [9] & (!\sccb|garbage[8]~38 )) # (!\sccb|garbage [9] & ((\sccb|garbage[8]~38 ) # (GND)))
// \sccb|garbage[9]~40  = CARRY((!\sccb|garbage[8]~38 ) # (!\sccb|garbage [9]))

	.dataa(gnd),
	.datab(\sccb|garbage [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sccb|garbage[8]~38 ),
	.combout(\sccb|garbage[9]~39_combout ),
	.cout(\sccb|garbage[9]~40 ));
// synopsys translate_off
defparam \sccb|garbage[9]~39 .lut_mask = 16'h3C3F;
defparam \sccb|garbage[9]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y40_N19
dffeas \sccb|garbage[9] (
	.clk(\SCCB_clk~clkctrl_outclk ),
	.d(\sccb|garbage[9]~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\sccb|state.STOP~q ),
	.sload(gnd),
	.ena(\sccb|garbage[0]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sccb|garbage [9]),
	.prn(vcc));
// synopsys translate_off
defparam \sccb|garbage[9] .is_wysiwyg = "true";
defparam \sccb|garbage[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N20
cycloneive_lcell_comb \sccb|garbage[10]~41 (
// Equation(s):
// \sccb|garbage[10]~41_combout  = (\sccb|garbage [10] & (\sccb|garbage[9]~40  $ (GND))) # (!\sccb|garbage [10] & (!\sccb|garbage[9]~40  & VCC))
// \sccb|garbage[10]~42  = CARRY((\sccb|garbage [10] & !\sccb|garbage[9]~40 ))

	.dataa(gnd),
	.datab(\sccb|garbage [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sccb|garbage[9]~40 ),
	.combout(\sccb|garbage[10]~41_combout ),
	.cout(\sccb|garbage[10]~42 ));
// synopsys translate_off
defparam \sccb|garbage[10]~41 .lut_mask = 16'hC30C;
defparam \sccb|garbage[10]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y40_N21
dffeas \sccb|garbage[10] (
	.clk(\SCCB_clk~clkctrl_outclk ),
	.d(\sccb|garbage[10]~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\sccb|state.STOP~q ),
	.sload(gnd),
	.ena(\sccb|garbage[0]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sccb|garbage [10]),
	.prn(vcc));
// synopsys translate_off
defparam \sccb|garbage[10] .is_wysiwyg = "true";
defparam \sccb|garbage[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N22
cycloneive_lcell_comb \sccb|garbage[11]~43 (
// Equation(s):
// \sccb|garbage[11]~43_combout  = (\sccb|garbage [11] & (!\sccb|garbage[10]~42 )) # (!\sccb|garbage [11] & ((\sccb|garbage[10]~42 ) # (GND)))
// \sccb|garbage[11]~44  = CARRY((!\sccb|garbage[10]~42 ) # (!\sccb|garbage [11]))

	.dataa(\sccb|garbage [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\sccb|garbage[10]~42 ),
	.combout(\sccb|garbage[11]~43_combout ),
	.cout(\sccb|garbage[11]~44 ));
// synopsys translate_off
defparam \sccb|garbage[11]~43 .lut_mask = 16'h5A5F;
defparam \sccb|garbage[11]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y40_N23
dffeas \sccb|garbage[11] (
	.clk(\SCCB_clk~clkctrl_outclk ),
	.d(\sccb|garbage[11]~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\sccb|state.STOP~q ),
	.sload(gnd),
	.ena(\sccb|garbage[0]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sccb|garbage [11]),
	.prn(vcc));
// synopsys translate_off
defparam \sccb|garbage[11] .is_wysiwyg = "true";
defparam \sccb|garbage[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N24
cycloneive_lcell_comb \sccb|garbage[12]~45 (
// Equation(s):
// \sccb|garbage[12]~45_combout  = (\sccb|garbage [12] & (\sccb|garbage[11]~44  $ (GND))) # (!\sccb|garbage [12] & (!\sccb|garbage[11]~44  & VCC))
// \sccb|garbage[12]~46  = CARRY((\sccb|garbage [12] & !\sccb|garbage[11]~44 ))

	.dataa(gnd),
	.datab(\sccb|garbage [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sccb|garbage[11]~44 ),
	.combout(\sccb|garbage[12]~45_combout ),
	.cout(\sccb|garbage[12]~46 ));
// synopsys translate_off
defparam \sccb|garbage[12]~45 .lut_mask = 16'hC30C;
defparam \sccb|garbage[12]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y40_N25
dffeas \sccb|garbage[12] (
	.clk(\SCCB_clk~clkctrl_outclk ),
	.d(\sccb|garbage[12]~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\sccb|state.STOP~q ),
	.sload(gnd),
	.ena(\sccb|garbage[0]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sccb|garbage [12]),
	.prn(vcc));
// synopsys translate_off
defparam \sccb|garbage[12] .is_wysiwyg = "true";
defparam \sccb|garbage[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N26
cycloneive_lcell_comb \sccb|garbage[13]~47 (
// Equation(s):
// \sccb|garbage[13]~47_combout  = (\sccb|garbage [13] & (!\sccb|garbage[12]~46 )) # (!\sccb|garbage [13] & ((\sccb|garbage[12]~46 ) # (GND)))
// \sccb|garbage[13]~48  = CARRY((!\sccb|garbage[12]~46 ) # (!\sccb|garbage [13]))

	.dataa(\sccb|garbage [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\sccb|garbage[12]~46 ),
	.combout(\sccb|garbage[13]~47_combout ),
	.cout(\sccb|garbage[13]~48 ));
// synopsys translate_off
defparam \sccb|garbage[13]~47 .lut_mask = 16'h5A5F;
defparam \sccb|garbage[13]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y40_N27
dffeas \sccb|garbage[13] (
	.clk(\SCCB_clk~clkctrl_outclk ),
	.d(\sccb|garbage[13]~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\sccb|state.STOP~q ),
	.sload(gnd),
	.ena(\sccb|garbage[0]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sccb|garbage [13]),
	.prn(vcc));
// synopsys translate_off
defparam \sccb|garbage[13] .is_wysiwyg = "true";
defparam \sccb|garbage[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N28
cycloneive_lcell_comb \sccb|garbage[14]~49 (
// Equation(s):
// \sccb|garbage[14]~49_combout  = (\sccb|garbage [14] & (\sccb|garbage[13]~48  $ (GND))) # (!\sccb|garbage [14] & (!\sccb|garbage[13]~48  & VCC))
// \sccb|garbage[14]~50  = CARRY((\sccb|garbage [14] & !\sccb|garbage[13]~48 ))

	.dataa(gnd),
	.datab(\sccb|garbage [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sccb|garbage[13]~48 ),
	.combout(\sccb|garbage[14]~49_combout ),
	.cout(\sccb|garbage[14]~50 ));
// synopsys translate_off
defparam \sccb|garbage[14]~49 .lut_mask = 16'hC30C;
defparam \sccb|garbage[14]~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y40_N29
dffeas \sccb|garbage[14] (
	.clk(\SCCB_clk~clkctrl_outclk ),
	.d(\sccb|garbage[14]~49_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\sccb|state.STOP~q ),
	.sload(gnd),
	.ena(\sccb|garbage[0]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sccb|garbage [14]),
	.prn(vcc));
// synopsys translate_off
defparam \sccb|garbage[14] .is_wysiwyg = "true";
defparam \sccb|garbage[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N30
cycloneive_lcell_comb \sccb|garbage[15]~51 (
// Equation(s):
// \sccb|garbage[15]~51_combout  = \sccb|garbage [15] $ (\sccb|garbage[14]~50 )

	.dataa(\sccb|garbage [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\sccb|garbage[14]~50 ),
	.combout(\sccb|garbage[15]~51_combout ),
	.cout());
// synopsys translate_off
defparam \sccb|garbage[15]~51 .lut_mask = 16'h5A5A;
defparam \sccb|garbage[15]~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y40_N31
dffeas \sccb|garbage[15] (
	.clk(\SCCB_clk~clkctrl_outclk ),
	.d(\sccb|garbage[15]~51_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\sccb|state.STOP~q ),
	.sload(gnd),
	.ena(\sccb|garbage[0]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sccb|garbage [15]),
	.prn(vcc));
// synopsys translate_off
defparam \sccb|garbage[15] .is_wysiwyg = "true";
defparam \sccb|garbage[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N30
cycloneive_lcell_comb \sccb|Equal5~3 (
// Equation(s):
// \sccb|Equal5~3_combout  = (!\sccb|garbage [15] & (!\sccb|garbage [12] & (!\sccb|garbage [13] & !\sccb|garbage [14])))

	.dataa(\sccb|garbage [15]),
	.datab(\sccb|garbage [12]),
	.datac(\sccb|garbage [13]),
	.datad(\sccb|garbage [14]),
	.cin(gnd),
	.combout(\sccb|Equal5~3_combout ),
	.cout());
// synopsys translate_off
defparam \sccb|Equal5~3 .lut_mask = 16'h0001;
defparam \sccb|Equal5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N28
cycloneive_lcell_comb \sccb|Equal5~2 (
// Equation(s):
// \sccb|Equal5~2_combout  = (!\sccb|garbage [11] & (!\sccb|garbage [10] & (!\sccb|garbage [8] & !\sccb|garbage [9])))

	.dataa(\sccb|garbage [11]),
	.datab(\sccb|garbage [10]),
	.datac(\sccb|garbage [8]),
	.datad(\sccb|garbage [9]),
	.cin(gnd),
	.combout(\sccb|Equal5~2_combout ),
	.cout());
// synopsys translate_off
defparam \sccb|Equal5~2 .lut_mask = 16'h0001;
defparam \sccb|Equal5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N16
cycloneive_lcell_comb \sccb|Equal5~4 (
// Equation(s):
// \sccb|Equal5~4_combout  = (\sccb|Equal5~0_combout  & (\sccb|Equal5~1_combout  & (\sccb|Equal5~3_combout  & \sccb|Equal5~2_combout )))

	.dataa(\sccb|Equal5~0_combout ),
	.datab(\sccb|Equal5~1_combout ),
	.datac(\sccb|Equal5~3_combout ),
	.datad(\sccb|Equal5~2_combout ),
	.cin(gnd),
	.combout(\sccb|Equal5~4_combout ),
	.cout());
// synopsys translate_off
defparam \sccb|Equal5~4 .lut_mask = 16'h8000;
defparam \sccb|Equal5~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N4
cycloneive_lcell_comb \sccb|Selector24~0 (
// Equation(s):
// \sccb|Selector24~0_combout  = (\sccb|state.Phase4~q  & ((\sccb|Equal4~0_combout ) # ((\sccb|state.FIN~q  & !\sccb|Equal5~4_combout )))) # (!\sccb|state.Phase4~q  & (((\sccb|state.FIN~q  & !\sccb|Equal5~4_combout ))))

	.dataa(\sccb|state.Phase4~q ),
	.datab(\sccb|Equal4~0_combout ),
	.datac(\sccb|state.FIN~q ),
	.datad(\sccb|Equal5~4_combout ),
	.cin(gnd),
	.combout(\sccb|Selector24~0_combout ),
	.cout());
// synopsys translate_off
defparam \sccb|Selector24~0 .lut_mask = 16'h88F8;
defparam \sccb|Selector24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y39_N5
dffeas \sccb|state.FIN (
	.clk(\SCCB_clk~clkctrl_outclk ),
	.d(\sccb|Selector24~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sccb|state.FIN~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sccb|state.FIN .is_wysiwyg = "true";
defparam \sccb|state.FIN .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N12
cycloneive_lcell_comb \sccb|Selector16~0 (
// Equation(s):
// \sccb|Selector16~0_combout  = (\sccb|state.HALT~q  & (\sccb|state.FIN~q  & ((\sccb|Equal5~4_combout )))) # (!\sccb|state.HALT~q  & (((\sccb|state.FIN~q  & \sccb|Equal5~4_combout )) # (!\SCCB_Run~input_o )))

	.dataa(\sccb|state.HALT~q ),
	.datab(\sccb|state.FIN~q ),
	.datac(\SCCB_Run~input_o ),
	.datad(\sccb|Equal5~4_combout ),
	.cin(gnd),
	.combout(\sccb|Selector16~0_combout ),
	.cout());
// synopsys translate_off
defparam \sccb|Selector16~0 .lut_mask = 16'hCD05;
defparam \sccb|Selector16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y39_N13
dffeas \sccb|state.STOP (
	.clk(\SCCB_clk~clkctrl_outclk ),
	.d(\sccb|Selector16~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sccb|state.STOP~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sccb|state.STOP .is_wysiwyg = "true";
defparam \sccb|state.STOP .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y39_N5
dffeas \sccb|prep_sig2 (
	.clk(\SCCB_clk~clkctrl_outclk ),
	.d(\sccb|prep_sig2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\sccb|state.STOP~q ),
	.sload(gnd),
	.ena(\sccb|state.HALT~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sccb|prep_sig2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sccb|prep_sig2 .is_wysiwyg = "true";
defparam \sccb|prep_sig2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N10
cycloneive_lcell_comb \sccb|Selector17~0 (
// Equation(s):
// \sccb|Selector17~0_combout  = (\sccb|state.STOP~q ) # ((!\sccb|prep_sig2~q  & \sccb|state.PREP~q ))

	.dataa(\sccb|prep_sig2~q ),
	.datab(\sccb|state.STOP~q ),
	.datac(\sccb|state.PREP~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sccb|Selector17~0_combout ),
	.cout());
// synopsys translate_off
defparam \sccb|Selector17~0 .lut_mask = 16'hDCDC;
defparam \sccb|Selector17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y39_N11
dffeas \sccb|state.PREP (
	.clk(\SCCB_clk~clkctrl_outclk ),
	.d(\sccb|Selector17~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sccb|state.PREP~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sccb|state.PREP .is_wysiwyg = "true";
defparam \sccb|state.PREP .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N10
cycloneive_lcell_comb \sccb|prep_sig1~0 (
// Equation(s):
// \sccb|prep_sig1~0_combout  = (\sccb|prep_sig1~q ) # (\sccb|state.PREP~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\sccb|prep_sig1~q ),
	.datad(\sccb|state.PREP~q ),
	.cin(gnd),
	.combout(\sccb|prep_sig1~0_combout ),
	.cout());
// synopsys translate_off
defparam \sccb|prep_sig1~0 .lut_mask = 16'hFFF0;
defparam \sccb|prep_sig1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y39_N11
dffeas \sccb|prep_sig1 (
	.clk(\SCCB_clk~clkctrl_outclk ),
	.d(\sccb|prep_sig1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\sccb|state.STOP~q ),
	.sload(gnd),
	.ena(\sccb|state.HALT~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sccb|prep_sig1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sccb|prep_sig1 .is_wysiwyg = "true";
defparam \sccb|prep_sig1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N6
cycloneive_lcell_comb \sccb|curr_data~6 (
// Equation(s):
// \sccb|curr_data~6_combout  = (!\sccb|cam_clk~q  & (\sccb|state.HALT~q  & (!\sccb|state.STOP~q  & !\sccb|state.PREP~q )))

	.dataa(\sccb|cam_clk~q ),
	.datab(\sccb|state.HALT~q ),
	.datac(\sccb|state.STOP~q ),
	.datad(\sccb|state.PREP~q ),
	.cin(gnd),
	.combout(\sccb|curr_data~6_combout ),
	.cout());
// synopsys translate_off
defparam \sccb|curr_data~6 .lut_mask = 16'h0004;
defparam \sccb|curr_data~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N4
cycloneive_lcell_comb \sccb|LessThan2~0 (
// Equation(s):
// \sccb|LessThan2~0_combout  = (\sccb|state_counter [4]) # (\sccb|state_counter [3])

	.dataa(gnd),
	.datab(\sccb|state_counter [4]),
	.datac(gnd),
	.datad(\sccb|state_counter [3]),
	.cin(gnd),
	.combout(\sccb|LessThan2~0_combout ),
	.cout());
// synopsys translate_off
defparam \sccb|LessThan2~0 .lut_mask = 16'hFFCC;
defparam \sccb|LessThan2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N24
cycloneive_lcell_comb \sccb|sdiod~18 (
// Equation(s):
// \sccb|sdiod~18_combout  = (!\sccb|state.Phase1~q  & !\sccb|state.Phase2~q )

	.dataa(\sccb|state.Phase1~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\sccb|state.Phase2~q ),
	.cin(gnd),
	.combout(\sccb|sdiod~18_combout ),
	.cout());
// synopsys translate_off
defparam \sccb|sdiod~18 .lut_mask = 16'h0055;
defparam \sccb|sdiod~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N30
cycloneive_lcell_comb \sccb|Write_data~45 (
// Equation(s):
// \sccb|Write_data~45_combout  = (\sccb|SCCB_COUNTER [4] & (!\sccb|SCCB_COUNTER [3] & ((\sccb|SCCB_COUNTER [0]) # (!\sccb|SCCB_COUNTER [1])))) # (!\sccb|SCCB_COUNTER [4] & (\sccb|SCCB_COUNTER [1] & (\sccb|SCCB_COUNTER [3])))

	.dataa(\sccb|SCCB_COUNTER [1]),
	.datab(\sccb|SCCB_COUNTER [4]),
	.datac(\sccb|SCCB_COUNTER [3]),
	.datad(\sccb|SCCB_COUNTER [0]),
	.cin(gnd),
	.combout(\sccb|Write_data~45_combout ),
	.cout());
// synopsys translate_off
defparam \sccb|Write_data~45 .lut_mask = 16'h2C24;
defparam \sccb|Write_data~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N28
cycloneive_lcell_comb \sccb|Write_data~41 (
// Equation(s):
// \sccb|Write_data~41_combout  = (\sccb|SCCB_COUNTER [3] & \sccb|SCCB_COUNTER [4])

	.dataa(gnd),
	.datab(\sccb|SCCB_COUNTER [3]),
	.datac(gnd),
	.datad(\sccb|SCCB_COUNTER [4]),
	.cin(gnd),
	.combout(\sccb|Write_data~41_combout ),
	.cout());
// synopsys translate_off
defparam \sccb|Write_data~41 .lut_mask = 16'hCC00;
defparam \sccb|Write_data~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N2
cycloneive_lcell_comb \sccb|Write_data~36 (
// Equation(s):
// \sccb|Write_data~36_combout  = (\sccb|SCCB_COUNTER [5] & !\sccb|SCCB_COUNTER [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(\sccb|SCCB_COUNTER [5]),
	.datad(\sccb|SCCB_COUNTER [4]),
	.cin(gnd),
	.combout(\sccb|Write_data~36_combout ),
	.cout());
// synopsys translate_off
defparam \sccb|Write_data~36 .lut_mask = 16'h00F0;
defparam \sccb|Write_data~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N4
cycloneive_lcell_comb \sccb|Write_data~42 (
// Equation(s):
// \sccb|Write_data~42_combout  = (\sccb|SCCB_COUNTER [2] & (((!\sccb|SCCB_COUNTER [1] & !\sccb|SCCB_COUNTER [0])))) # (!\sccb|SCCB_COUNTER [2] & (!\sccb|SCCB_COUNTER [3]))

	.dataa(\sccb|SCCB_COUNTER [2]),
	.datab(\sccb|SCCB_COUNTER [3]),
	.datac(\sccb|SCCB_COUNTER [1]),
	.datad(\sccb|SCCB_COUNTER [0]),
	.cin(gnd),
	.combout(\sccb|Write_data~42_combout ),
	.cout());
// synopsys translate_off
defparam \sccb|Write_data~42 .lut_mask = 16'h111B;
defparam \sccb|Write_data~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N2
cycloneive_lcell_comb \sccb|Write_data~43 (
// Equation(s):
// \sccb|Write_data~43_combout  = (\sccb|SCCB_COUNTER [5] & (((!\sccb|SCCB_COUNTER [0]) # (!\sccb|SCCB_COUNTER [1])))) # (!\sccb|SCCB_COUNTER [5] & ((\sccb|SCCB_COUNTER [2] & ((\sccb|SCCB_COUNTER [0]))) # (!\sccb|SCCB_COUNTER [2] & ((\sccb|SCCB_COUNTER [1]) 
// # (!\sccb|SCCB_COUNTER [0])))))

	.dataa(\sccb|SCCB_COUNTER [2]),
	.datab(\sccb|SCCB_COUNTER [5]),
	.datac(\sccb|SCCB_COUNTER [1]),
	.datad(\sccb|SCCB_COUNTER [0]),
	.cin(gnd),
	.combout(\sccb|Write_data~43_combout ),
	.cout());
// synopsys translate_off
defparam \sccb|Write_data~43 .lut_mask = 16'h3EDD;
defparam \sccb|Write_data~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N0
cycloneive_lcell_comb \sccb|Write_data~44 (
// Equation(s):
// \sccb|Write_data~44_combout  = (\sccb|Write_data~41_combout  & ((\sccb|Write_data~43_combout ) # ((\sccb|Write_data~36_combout  & \sccb|Write_data~42_combout )))) # (!\sccb|Write_data~41_combout  & (\sccb|Write_data~36_combout  & 
// (\sccb|Write_data~42_combout )))

	.dataa(\sccb|Write_data~41_combout ),
	.datab(\sccb|Write_data~36_combout ),
	.datac(\sccb|Write_data~42_combout ),
	.datad(\sccb|Write_data~43_combout ),
	.cin(gnd),
	.combout(\sccb|Write_data~44_combout ),
	.cout());
// synopsys translate_off
defparam \sccb|Write_data~44 .lut_mask = 16'hEAC0;
defparam \sccb|Write_data~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N14
cycloneive_lcell_comb \sccb|Write_data~46 (
// Equation(s):
// \sccb|Write_data~46_combout  = (\sccb|Write_data~44_combout ) # ((\sccb|SCCB_COUNTER [2] & (!\sccb|SCCB_COUNTER [5] & \sccb|Write_data~45_combout )))

	.dataa(\sccb|SCCB_COUNTER [2]),
	.datab(\sccb|SCCB_COUNTER [5]),
	.datac(\sccb|Write_data~45_combout ),
	.datad(\sccb|Write_data~44_combout ),
	.cin(gnd),
	.combout(\sccb|Write_data~46_combout ),
	.cout());
// synopsys translate_off
defparam \sccb|Write_data~46 .lut_mask = 16'hFF20;
defparam \sccb|Write_data~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N8
cycloneive_lcell_comb \sccb|Write_data[0]~38 (
// Equation(s):
// \sccb|Write_data[0]~38_combout  = (\sccb|SCCB_COUNTER [3] & (\sccb|SCCB_COUNTER [5] & (\sccb|SCCB_COUNTER [2] & \sccb|SCCB_COUNTER [4])))

	.dataa(\sccb|SCCB_COUNTER [3]),
	.datab(\sccb|SCCB_COUNTER [5]),
	.datac(\sccb|SCCB_COUNTER [2]),
	.datad(\sccb|SCCB_COUNTER [4]),
	.cin(gnd),
	.combout(\sccb|Write_data[0]~38_combout ),
	.cout());
// synopsys translate_off
defparam \sccb|Write_data[0]~38 .lut_mask = 16'h8000;
defparam \sccb|Write_data[0]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N26
cycloneive_lcell_comb \sccb|Write_data[0]~39 (
// Equation(s):
// \sccb|Write_data[0]~39_combout  = ((\sccb|garbage[0]~24_combout  & (!\sccb|Write_data[0]~38_combout  & \sccb|state.FIN~q ))) # (!\sccb|state.HALT~q )

	.dataa(\sccb|garbage[0]~24_combout ),
	.datab(\sccb|state.HALT~q ),
	.datac(\sccb|Write_data[0]~38_combout ),
	.datad(\sccb|state.FIN~q ),
	.cin(gnd),
	.combout(\sccb|Write_data[0]~39_combout ),
	.cout());
// synopsys translate_off
defparam \sccb|Write_data[0]~39 .lut_mask = 16'h3B33;
defparam \sccb|Write_data[0]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y39_N15
dffeas \sccb|Write_data[0] (
	.clk(\SCCB_clk~clkctrl_outclk ),
	.d(\sccb|Write_data~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\sccb|state.HALT~q ),
	.sload(gnd),
	.ena(\sccb|Write_data[0]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sccb|Write_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \sccb|Write_data[0] .is_wysiwyg = "true";
defparam \sccb|Write_data[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N12
cycloneive_lcell_comb \sccb|Write_data~35 (
// Equation(s):
// \sccb|Write_data~35_combout  = (\sccb|SCCB_COUNTER [1] & (!\sccb|SCCB_COUNTER [2] & ((!\sccb|SCCB_COUNTER [0])))) # (!\sccb|SCCB_COUNTER [1] & (\sccb|SCCB_COUNTER [3] $ (((\sccb|SCCB_COUNTER [0]) # (!\sccb|SCCB_COUNTER [2])))))

	.dataa(\sccb|SCCB_COUNTER [2]),
	.datab(\sccb|SCCB_COUNTER [3]),
	.datac(\sccb|SCCB_COUNTER [1]),
	.datad(\sccb|SCCB_COUNTER [0]),
	.cin(gnd),
	.combout(\sccb|Write_data~35_combout ),
	.cout());
// synopsys translate_off
defparam \sccb|Write_data~35 .lut_mask = 16'h0359;
defparam \sccb|Write_data~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N26
cycloneive_lcell_comb \sccb|Write_data~32 (
// Equation(s):
// \sccb|Write_data~32_combout  = (\sccb|SCCB_COUNTER [1] & ((\sccb|SCCB_COUNTER [2] & ((!\sccb|SCCB_COUNTER [0]))) # (!\sccb|SCCB_COUNTER [2] & (\sccb|SCCB_COUNTER [4] & \sccb|SCCB_COUNTER [0])))) # (!\sccb|SCCB_COUNTER [1] & (((\sccb|SCCB_COUNTER [4]))))

	.dataa(\sccb|SCCB_COUNTER [2]),
	.datab(\sccb|SCCB_COUNTER [4]),
	.datac(\sccb|SCCB_COUNTER [1]),
	.datad(\sccb|SCCB_COUNTER [0]),
	.cin(gnd),
	.combout(\sccb|Write_data~32_combout ),
	.cout());
// synopsys translate_off
defparam \sccb|Write_data~32 .lut_mask = 16'h4CAC;
defparam \sccb|Write_data~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N8
cycloneive_lcell_comb \sccb|Write_data~59 (
// Equation(s):
// \sccb|Write_data~59_combout  = (!\sccb|SCCB_COUNTER [5] & (\sccb|Write_data~32_combout  & \sccb|SCCB_COUNTER [3]))

	.dataa(\sccb|SCCB_COUNTER [5]),
	.datab(gnd),
	.datac(\sccb|Write_data~32_combout ),
	.datad(\sccb|SCCB_COUNTER [3]),
	.cin(gnd),
	.combout(\sccb|Write_data~59_combout ),
	.cout());
// synopsys translate_off
defparam \sccb|Write_data~59 .lut_mask = 16'h5000;
defparam \sccb|Write_data~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N4
cycloneive_lcell_comb \sccb|Write_data~33 (
// Equation(s):
// \sccb|Write_data~33_combout  = (\sccb|SCCB_COUNTER [1] & (\sccb|SCCB_COUNTER [2] & ((\sccb|SCCB_COUNTER [5]) # (\sccb|SCCB_COUNTER [0])))) # (!\sccb|SCCB_COUNTER [1] & (\sccb|SCCB_COUNTER [0] & (\sccb|SCCB_COUNTER [2] $ (!\sccb|SCCB_COUNTER [5]))))

	.dataa(\sccb|SCCB_COUNTER [2]),
	.datab(\sccb|SCCB_COUNTER [1]),
	.datac(\sccb|SCCB_COUNTER [5]),
	.datad(\sccb|SCCB_COUNTER [0]),
	.cin(gnd),
	.combout(\sccb|Write_data~33_combout ),
	.cout());
// synopsys translate_off
defparam \sccb|Write_data~33 .lut_mask = 16'hA980;
defparam \sccb|Write_data~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N18
cycloneive_lcell_comb \sccb|Write_data~34 (
// Equation(s):
// \sccb|Write_data~34_combout  = (!\sccb|SCCB_COUNTER [3] & (\sccb|Write_data~33_combout  & \sccb|SCCB_COUNTER [4]))

	.dataa(gnd),
	.datab(\sccb|SCCB_COUNTER [3]),
	.datac(\sccb|Write_data~33_combout ),
	.datad(\sccb|SCCB_COUNTER [4]),
	.cin(gnd),
	.combout(\sccb|Write_data~34_combout ),
	.cout());
// synopsys translate_off
defparam \sccb|Write_data~34 .lut_mask = 16'h3000;
defparam \sccb|Write_data~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N16
cycloneive_lcell_comb \sccb|Write_data~37 (
// Equation(s):
// \sccb|Write_data~37_combout  = (\sccb|Write_data~59_combout ) # ((\sccb|Write_data~34_combout ) # ((\sccb|Write_data~35_combout  & \sccb|Write_data~36_combout )))

	.dataa(\sccb|Write_data~35_combout ),
	.datab(\sccb|Write_data~36_combout ),
	.datac(\sccb|Write_data~59_combout ),
	.datad(\sccb|Write_data~34_combout ),
	.cin(gnd),
	.combout(\sccb|Write_data~37_combout ),
	.cout());
// synopsys translate_off
defparam \sccb|Write_data~37 .lut_mask = 16'hFFF8;
defparam \sccb|Write_data~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y38_N17
dffeas \sccb|Write_data[1] (
	.clk(\SCCB_clk~clkctrl_outclk ),
	.d(\sccb|Write_data~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\sccb|state.HALT~q ),
	.sload(gnd),
	.ena(\sccb|Write_data[0]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sccb|Write_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \sccb|Write_data[1] .is_wysiwyg = "true";
defparam \sccb|Write_data[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N10
cycloneive_lcell_comb \sccb|Write_data~24 (
// Equation(s):
// \sccb|Write_data~24_combout  = (\sccb|SCCB_COUNTER [0] & (!\sccb|SCCB_COUNTER [1] & ((\sccb|SCCB_COUNTER [2]) # (!\sccb|SCCB_COUNTER [4])))) # (!\sccb|SCCB_COUNTER [0] & (\sccb|SCCB_COUNTER [2] & (!\sccb|SCCB_COUNTER [4])))

	.dataa(\sccb|SCCB_COUNTER [2]),
	.datab(\sccb|SCCB_COUNTER [4]),
	.datac(\sccb|SCCB_COUNTER [1]),
	.datad(\sccb|SCCB_COUNTER [0]),
	.cin(gnd),
	.combout(\sccb|Write_data~24_combout ),
	.cout());
// synopsys translate_off
defparam \sccb|Write_data~24 .lut_mask = 16'h0B22;
defparam \sccb|Write_data~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N20
cycloneive_lcell_comb \sccb|Write_data~23 (
// Equation(s):
// \sccb|Write_data~23_combout  = (\sccb|SCCB_COUNTER [1] & (!\sccb|SCCB_COUNTER [0] & (\sccb|SCCB_COUNTER [2] $ (!\sccb|SCCB_COUNTER [4])))) # (!\sccb|SCCB_COUNTER [1] & (!\sccb|SCCB_COUNTER [2] & (\sccb|SCCB_COUNTER [4] & \sccb|SCCB_COUNTER [0])))

	.dataa(\sccb|SCCB_COUNTER [2]),
	.datab(\sccb|SCCB_COUNTER [4]),
	.datac(\sccb|SCCB_COUNTER [1]),
	.datad(\sccb|SCCB_COUNTER [0]),
	.cin(gnd),
	.combout(\sccb|Write_data~23_combout ),
	.cout());
// synopsys translate_off
defparam \sccb|Write_data~23 .lut_mask = 16'h0490;
defparam \sccb|Write_data~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N14
cycloneive_lcell_comb \sccb|Write_data~30 (
// Equation(s):
// \sccb|Write_data~30_combout  = (\sccb|SCCB_COUNTER [5] & (((\sccb|SCCB_COUNTER [3])))) # (!\sccb|SCCB_COUNTER [5] & ((\sccb|SCCB_COUNTER [3] & (\sccb|Write_data~24_combout )) # (!\sccb|SCCB_COUNTER [3] & ((\sccb|Write_data~23_combout )))))

	.dataa(\sccb|Write_data~24_combout ),
	.datab(\sccb|Write_data~23_combout ),
	.datac(\sccb|SCCB_COUNTER [5]),
	.datad(\sccb|SCCB_COUNTER [3]),
	.cin(gnd),
	.combout(\sccb|Write_data~30_combout ),
	.cout());
// synopsys translate_off
defparam \sccb|Write_data~30 .lut_mask = 16'hFA0C;
defparam \sccb|Write_data~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N24
cycloneive_lcell_comb \sccb|Write_data~27 (
// Equation(s):
// \sccb|Write_data~27_combout  = (\sccb|SCCB_COUNTER [4] & (((\sccb|SCCB_COUNTER [1] & \sccb|SCCB_COUNTER [0])))) # (!\sccb|SCCB_COUNTER [4] & (\sccb|SCCB_COUNTER [2] & (!\sccb|SCCB_COUNTER [1] & !\sccb|SCCB_COUNTER [0])))

	.dataa(\sccb|SCCB_COUNTER [2]),
	.datab(\sccb|SCCB_COUNTER [4]),
	.datac(\sccb|SCCB_COUNTER [1]),
	.datad(\sccb|SCCB_COUNTER [0]),
	.cin(gnd),
	.combout(\sccb|Write_data~27_combout ),
	.cout());
// synopsys translate_off
defparam \sccb|Write_data~27 .lut_mask = 16'hC002;
defparam \sccb|Write_data~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N28
cycloneive_lcell_comb \sccb|Write_data~26 (
// Equation(s):
// \sccb|Write_data~26_combout  = (\sccb|SCCB_COUNTER [2] & (\sccb|SCCB_COUNTER [4] & (!\sccb|SCCB_COUNTER [1]))) # (!\sccb|SCCB_COUNTER [2] & ((\sccb|SCCB_COUNTER [1] & ((\sccb|SCCB_COUNTER [0]))) # (!\sccb|SCCB_COUNTER [1] & (!\sccb|SCCB_COUNTER [4] & 
// !\sccb|SCCB_COUNTER [0]))))

	.dataa(\sccb|SCCB_COUNTER [2]),
	.datab(\sccb|SCCB_COUNTER [4]),
	.datac(\sccb|SCCB_COUNTER [1]),
	.datad(\sccb|SCCB_COUNTER [0]),
	.cin(gnd),
	.combout(\sccb|Write_data~26_combout ),
	.cout());
// synopsys translate_off
defparam \sccb|Write_data~26 .lut_mask = 16'h5809;
defparam \sccb|Write_data~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N16
cycloneive_lcell_comb \sccb|Write_data~31 (
// Equation(s):
// \sccb|Write_data~31_combout  = (\sccb|Write_data~30_combout  & ((\sccb|Write_data~27_combout ) # ((!\sccb|SCCB_COUNTER [5])))) # (!\sccb|Write_data~30_combout  & (((\sccb|SCCB_COUNTER [5] & \sccb|Write_data~26_combout ))))

	.dataa(\sccb|Write_data~30_combout ),
	.datab(\sccb|Write_data~27_combout ),
	.datac(\sccb|SCCB_COUNTER [5]),
	.datad(\sccb|Write_data~26_combout ),
	.cin(gnd),
	.combout(\sccb|Write_data~31_combout ),
	.cout());
// synopsys translate_off
defparam \sccb|Write_data~31 .lut_mask = 16'hDA8A;
defparam \sccb|Write_data~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y39_N17
dffeas \sccb|Write_data[2] (
	.clk(\SCCB_clk~clkctrl_outclk ),
	.d(\sccb|Write_data~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\sccb|state.HALT~q ),
	.sload(gnd),
	.ena(\sccb|Write_data[0]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sccb|Write_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \sccb|Write_data[2] .is_wysiwyg = "true";
defparam \sccb|Write_data[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N4
cycloneive_lcell_comb \sccb|Write_data~64 (
// Equation(s):
// \sccb|Write_data~64_combout  = (\sccb|SCCB_COUNTER [3] & (\sccb|SCCB_COUNTER [4] $ (((\sccb|SCCB_COUNTER [1] & !\sccb|SCCB_COUNTER [0]))))) # (!\sccb|SCCB_COUNTER [3] & (!\sccb|SCCB_COUNTER [1] & (\sccb|SCCB_COUNTER [0] & \sccb|SCCB_COUNTER [4])))

	.dataa(\sccb|SCCB_COUNTER [3]),
	.datab(\sccb|SCCB_COUNTER [1]),
	.datac(\sccb|SCCB_COUNTER [0]),
	.datad(\sccb|SCCB_COUNTER [4]),
	.cin(gnd),
	.combout(\sccb|Write_data~64_combout ),
	.cout());
// synopsys translate_off
defparam \sccb|Write_data~64 .lut_mask = 16'hB208;
defparam \sccb|Write_data~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N10
cycloneive_lcell_comb \sccb|Write_data~65 (
// Equation(s):
// \sccb|Write_data~65_combout  = (\sccb|SCCB_COUNTER [2] & (!\sccb|Write_data~64_combout  & (\sccb|SCCB_COUNTER [0] & \sccb|SCCB_COUNTER [3]))) # (!\sccb|SCCB_COUNTER [2] & (\sccb|Write_data~64_combout  & ((\sccb|SCCB_COUNTER [0]) # (\sccb|SCCB_COUNTER 
// [3]))))

	.dataa(\sccb|SCCB_COUNTER [2]),
	.datab(\sccb|Write_data~64_combout ),
	.datac(\sccb|SCCB_COUNTER [0]),
	.datad(\sccb|SCCB_COUNTER [3]),
	.cin(gnd),
	.combout(\sccb|Write_data~65_combout ),
	.cout());
// synopsys translate_off
defparam \sccb|Write_data~65 .lut_mask = 16'h6440;
defparam \sccb|Write_data~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N30
cycloneive_lcell_comb \sccb|Write_data~10 (
// Equation(s):
// \sccb|Write_data~10_combout  = (\sccb|SCCB_COUNTER [0] & (!\sccb|SCCB_COUNTER [3] & ((!\sccb|SCCB_COUNTER [1]) # (!\sccb|SCCB_COUNTER [2])))) # (!\sccb|SCCB_COUNTER [0] & (\sccb|SCCB_COUNTER [1] $ (((\sccb|SCCB_COUNTER [2] & \sccb|SCCB_COUNTER [3])))))

	.dataa(\sccb|SCCB_COUNTER [2]),
	.datab(\sccb|SCCB_COUNTER [1]),
	.datac(\sccb|SCCB_COUNTER [0]),
	.datad(\sccb|SCCB_COUNTER [3]),
	.cin(gnd),
	.combout(\sccb|Write_data~10_combout ),
	.cout());
// synopsys translate_off
defparam \sccb|Write_data~10 .lut_mask = 16'h067C;
defparam \sccb|Write_data~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N20
cycloneive_lcell_comb \sccb|Write_data~11 (
// Equation(s):
// \sccb|Write_data~11_combout  = (\sccb|SCCB_COUNTER [3] & (((\sccb|SCCB_COUNTER [1] & !\sccb|SCCB_COUNTER [0])))) # (!\sccb|SCCB_COUNTER [3] & (\sccb|SCCB_COUNTER [2] & ((\sccb|SCCB_COUNTER [0]) # (!\sccb|SCCB_COUNTER [1]))))

	.dataa(\sccb|SCCB_COUNTER [2]),
	.datab(\sccb|SCCB_COUNTER [1]),
	.datac(\sccb|SCCB_COUNTER [0]),
	.datad(\sccb|SCCB_COUNTER [3]),
	.cin(gnd),
	.combout(\sccb|Write_data~11_combout ),
	.cout());
// synopsys translate_off
defparam \sccb|Write_data~11 .lut_mask = 16'h0CA2;
defparam \sccb|Write_data~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N18
cycloneive_lcell_comb \sccb|Write_data~61 (
// Equation(s):
// \sccb|Write_data~61_combout  = (\sccb|SCCB_COUNTER [4] & ((\sccb|Write_data~11_combout ))) # (!\sccb|SCCB_COUNTER [4] & (\sccb|Write_data~10_combout ))

	.dataa(\sccb|Write_data~10_combout ),
	.datab(\sccb|SCCB_COUNTER [4]),
	.datac(gnd),
	.datad(\sccb|Write_data~11_combout ),
	.cin(gnd),
	.combout(\sccb|Write_data~61_combout ),
	.cout());
// synopsys translate_off
defparam \sccb|Write_data~61 .lut_mask = 16'hEE22;
defparam \sccb|Write_data~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N0
cycloneive_lcell_comb \sccb|Write_data~40 (
// Equation(s):
// \sccb|Write_data~40_combout  = (\sccb|SCCB_COUNTER [5] & ((\sccb|Write_data~61_combout ))) # (!\sccb|SCCB_COUNTER [5] & (\sccb|Write_data~65_combout ))

	.dataa(\sccb|Write_data~65_combout ),
	.datab(\sccb|SCCB_COUNTER [5]),
	.datac(gnd),
	.datad(\sccb|Write_data~61_combout ),
	.cin(gnd),
	.combout(\sccb|Write_data~40_combout ),
	.cout());
// synopsys translate_off
defparam \sccb|Write_data~40 .lut_mask = 16'hEE22;
defparam \sccb|Write_data~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y38_N1
dffeas \sccb|Write_data[3] (
	.clk(\SCCB_clk~clkctrl_outclk ),
	.d(\sccb|Write_data~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\sccb|state.HALT~q ),
	.sload(gnd),
	.ena(\sccb|Write_data[0]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sccb|Write_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \sccb|Write_data[3] .is_wysiwyg = "true";
defparam \sccb|Write_data[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N6
cycloneive_lcell_comb \sccb|Mux2~0 (
// Equation(s):
// \sccb|Mux2~0_combout  = (\sccb|state_counter [1] & (((\sccb|state_counter [0])))) # (!\sccb|state_counter [1] & ((\sccb|state_counter [0] & (\sccb|Write_data [2])) # (!\sccb|state_counter [0] & ((\sccb|Write_data [3])))))

	.dataa(\sccb|Write_data [2]),
	.datab(\sccb|Write_data [3]),
	.datac(\sccb|state_counter [1]),
	.datad(\sccb|state_counter [0]),
	.cin(gnd),
	.combout(\sccb|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \sccb|Mux2~0 .lut_mask = 16'hFA0C;
defparam \sccb|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N8
cycloneive_lcell_comb \sccb|Mux2~1 (
// Equation(s):
// \sccb|Mux2~1_combout  = (\sccb|state_counter [1] & ((\sccb|Mux2~0_combout  & (\sccb|Write_data [0])) # (!\sccb|Mux2~0_combout  & ((\sccb|Write_data [1]))))) # (!\sccb|state_counter [1] & (((\sccb|Mux2~0_combout ))))

	.dataa(\sccb|Write_data [0]),
	.datab(\sccb|state_counter [1]),
	.datac(\sccb|Write_data [1]),
	.datad(\sccb|Mux2~0_combout ),
	.cin(gnd),
	.combout(\sccb|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \sccb|Mux2~1 .lut_mask = 16'hBBC0;
defparam \sccb|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N22
cycloneive_lcell_comb \sccb|Write_data~56 (
// Equation(s):
// \sccb|Write_data~56_combout  = (\sccb|SCCB_COUNTER [1] & (\sccb|SCCB_COUNTER [2] & (\sccb|SCCB_COUNTER [3] & \sccb|SCCB_COUNTER [0]))) # (!\sccb|SCCB_COUNTER [1] & (\sccb|SCCB_COUNTER [2] $ (\sccb|SCCB_COUNTER [3] $ (\sccb|SCCB_COUNTER [0]))))

	.dataa(\sccb|SCCB_COUNTER [2]),
	.datab(\sccb|SCCB_COUNTER [3]),
	.datac(\sccb|SCCB_COUNTER [1]),
	.datad(\sccb|SCCB_COUNTER [0]),
	.cin(gnd),
	.combout(\sccb|Write_data~56_combout ),
	.cout());
// synopsys translate_off
defparam \sccb|Write_data~56 .lut_mask = 16'h8906;
defparam \sccb|Write_data~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N12
cycloneive_lcell_comb \sccb|Write_data~57 (
// Equation(s):
// \sccb|Write_data~57_combout  = (\sccb|SCCB_COUNTER [4] & (((\sccb|Write_data~56_combout )))) # (!\sccb|SCCB_COUNTER [4] & (!\sccb|SCCB_COUNTER [0] & (\sccb|SCCB_COUNTER [3])))

	.dataa(\sccb|SCCB_COUNTER [0]),
	.datab(\sccb|SCCB_COUNTER [3]),
	.datac(\sccb|Write_data~56_combout ),
	.datad(\sccb|SCCB_COUNTER [4]),
	.cin(gnd),
	.combout(\sccb|Write_data~57_combout ),
	.cout());
// synopsys translate_off
defparam \sccb|Write_data~57 .lut_mask = 16'hF044;
defparam \sccb|Write_data~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N20
cycloneive_lcell_comb \sccb|Write_data~55 (
// Equation(s):
// \sccb|Write_data~55_combout  = (\sccb|SCCB_COUNTER [2] & (!\sccb|SCCB_COUNTER [3] & ((!\sccb|SCCB_COUNTER [0])))) # (!\sccb|SCCB_COUNTER [2] & (((\sccb|SCCB_COUNTER [1] & \sccb|SCCB_COUNTER [0]))))

	.dataa(\sccb|SCCB_COUNTER [2]),
	.datab(\sccb|SCCB_COUNTER [3]),
	.datac(\sccb|SCCB_COUNTER [1]),
	.datad(\sccb|SCCB_COUNTER [0]),
	.cin(gnd),
	.combout(\sccb|Write_data~55_combout ),
	.cout());
// synopsys translate_off
defparam \sccb|Write_data~55 .lut_mask = 16'h5022;
defparam \sccb|Write_data~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N18
cycloneive_lcell_comb \sccb|Write_data~60 (
// Equation(s):
// \sccb|Write_data~60_combout  = (\sccb|SCCB_COUNTER [5] & ((\sccb|SCCB_COUNTER [4] & (\sccb|SCCB_COUNTER [3])) # (!\sccb|SCCB_COUNTER [4] & ((\sccb|Write_data~55_combout )))))

	.dataa(\sccb|SCCB_COUNTER [3]),
	.datab(\sccb|SCCB_COUNTER [4]),
	.datac(\sccb|SCCB_COUNTER [5]),
	.datad(\sccb|Write_data~55_combout ),
	.cin(gnd),
	.combout(\sccb|Write_data~60_combout ),
	.cout());
// synopsys translate_off
defparam \sccb|Write_data~60 .lut_mask = 16'hB080;
defparam \sccb|Write_data~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N6
cycloneive_lcell_comb \sccb|Write_data~58 (
// Equation(s):
// \sccb|Write_data~58_combout  = (\sccb|Write_data~60_combout ) # ((\sccb|Write_data~57_combout  & !\sccb|SCCB_COUNTER [5]))

	.dataa(\sccb|Write_data~57_combout ),
	.datab(\sccb|SCCB_COUNTER [5]),
	.datac(gnd),
	.datad(\sccb|Write_data~60_combout ),
	.cin(gnd),
	.combout(\sccb|Write_data~58_combout ),
	.cout());
// synopsys translate_off
defparam \sccb|Write_data~58 .lut_mask = 16'hFF22;
defparam \sccb|Write_data~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y39_N7
dffeas \sccb|Write_data[4] (
	.clk(\SCCB_clk~clkctrl_outclk ),
	.d(\sccb|Write_data~58_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\sccb|state.HALT~q ),
	.sload(gnd),
	.ena(\sccb|Write_data[0]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sccb|Write_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \sccb|Write_data[4] .is_wysiwyg = "true";
defparam \sccb|Write_data[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N20
cycloneive_lcell_comb \sccb|Write_data~62 (
// Equation(s):
// \sccb|Write_data~62_combout  = (\sccb|SCCB_COUNTER [1] & (\sccb|SCCB_COUNTER [5] $ (((\sccb|SCCB_COUNTER [0] & !\sccb|SCCB_COUNTER [2]))))) # (!\sccb|SCCB_COUNTER [1] & (!\sccb|SCCB_COUNTER [0] & (\sccb|SCCB_COUNTER [2] & \sccb|SCCB_COUNTER [5])))

	.dataa(\sccb|SCCB_COUNTER [1]),
	.datab(\sccb|SCCB_COUNTER [0]),
	.datac(\sccb|SCCB_COUNTER [2]),
	.datad(\sccb|SCCB_COUNTER [5]),
	.cin(gnd),
	.combout(\sccb|Write_data~62_combout ),
	.cout());
// synopsys translate_off
defparam \sccb|Write_data~62 .lut_mask = 16'hB208;
defparam \sccb|Write_data~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N22
cycloneive_lcell_comb \sccb|Write_data~63 (
// Equation(s):
// \sccb|Write_data~63_combout  = (\sccb|Write_data~62_combout  & (\sccb|SCCB_COUNTER [2] $ (((\sccb|SCCB_COUNTER [1] & \sccb|SCCB_COUNTER [3])))))

	.dataa(\sccb|SCCB_COUNTER [1]),
	.datab(\sccb|Write_data~62_combout ),
	.datac(\sccb|SCCB_COUNTER [2]),
	.datad(\sccb|SCCB_COUNTER [3]),
	.cin(gnd),
	.combout(\sccb|Write_data~63_combout ),
	.cout());
// synopsys translate_off
defparam \sccb|Write_data~63 .lut_mask = 16'h48C0;
defparam \sccb|Write_data~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N8
cycloneive_lcell_comb \sccb|Write_data~48 (
// Equation(s):
// \sccb|Write_data~48_combout  = (\sccb|SCCB_COUNTER [2] & (!\sccb|SCCB_COUNTER [3] & (!\sccb|SCCB_COUNTER [1] & \sccb|SCCB_COUNTER [0]))) # (!\sccb|SCCB_COUNTER [2] & (((\sccb|SCCB_COUNTER [3] & \sccb|SCCB_COUNTER [1])) # (!\sccb|SCCB_COUNTER [0])))

	.dataa(\sccb|SCCB_COUNTER [2]),
	.datab(\sccb|SCCB_COUNTER [3]),
	.datac(\sccb|SCCB_COUNTER [1]),
	.datad(\sccb|SCCB_COUNTER [0]),
	.cin(gnd),
	.combout(\sccb|Write_data~48_combout ),
	.cout());
// synopsys translate_off
defparam \sccb|Write_data~48 .lut_mask = 16'h4255;
defparam \sccb|Write_data~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N18
cycloneive_lcell_comb \sccb|Write_data~47 (
// Equation(s):
// \sccb|Write_data~47_combout  = (\sccb|SCCB_COUNTER [5] & (\sccb|SCCB_COUNTER [3] & (!\sccb|SCCB_COUNTER [1] & \sccb|SCCB_COUNTER [0])))

	.dataa(\sccb|SCCB_COUNTER [5]),
	.datab(\sccb|SCCB_COUNTER [3]),
	.datac(\sccb|SCCB_COUNTER [1]),
	.datad(\sccb|SCCB_COUNTER [0]),
	.cin(gnd),
	.combout(\sccb|Write_data~47_combout ),
	.cout());
// synopsys translate_off
defparam \sccb|Write_data~47 .lut_mask = 16'h0800;
defparam \sccb|Write_data~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N14
cycloneive_lcell_comb \sccb|Write_data~49 (
// Equation(s):
// \sccb|Write_data~49_combout  = (\sccb|SCCB_COUNTER [4] & ((\sccb|Write_data~47_combout ) # ((!\sccb|SCCB_COUNTER [5] & \sccb|Write_data~48_combout ))))

	.dataa(\sccb|SCCB_COUNTER [5]),
	.datab(\sccb|Write_data~48_combout ),
	.datac(\sccb|SCCB_COUNTER [4]),
	.datad(\sccb|Write_data~47_combout ),
	.cin(gnd),
	.combout(\sccb|Write_data~49_combout ),
	.cout());
// synopsys translate_off
defparam \sccb|Write_data~49 .lut_mask = 16'hF040;
defparam \sccb|Write_data~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N12
cycloneive_lcell_comb \sccb|Write_data~50 (
// Equation(s):
// \sccb|Write_data~50_combout  = (\sccb|Write_data~49_combout ) # ((!\sccb|SCCB_COUNTER [4] & \sccb|Write_data~63_combout ))

	.dataa(\sccb|SCCB_COUNTER [4]),
	.datab(gnd),
	.datac(\sccb|Write_data~63_combout ),
	.datad(\sccb|Write_data~49_combout ),
	.cin(gnd),
	.combout(\sccb|Write_data~50_combout ),
	.cout());
// synopsys translate_off
defparam \sccb|Write_data~50 .lut_mask = 16'hFF50;
defparam \sccb|Write_data~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y40_N13
dffeas \sccb|Write_data[6] (
	.clk(\SCCB_clk~clkctrl_outclk ),
	.d(\sccb|Write_data~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\sccb|state.HALT~q ),
	.sload(gnd),
	.ena(\sccb|Write_data[0]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sccb|Write_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \sccb|Write_data[6] .is_wysiwyg = "true";
defparam \sccb|Write_data[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N24
cycloneive_lcell_comb \sccb|Write_data~18 (
// Equation(s):
// \sccb|Write_data~18_combout  = (\sccb|SCCB_COUNTER [2] & (!\sccb|SCCB_COUNTER [3] & (\sccb|SCCB_COUNTER [4] $ (\sccb|SCCB_COUNTER [5])))) # (!\sccb|SCCB_COUNTER [2] & (((!\sccb|SCCB_COUNTER [5] & \sccb|SCCB_COUNTER [3]))))

	.dataa(\sccb|SCCB_COUNTER [2]),
	.datab(\sccb|SCCB_COUNTER [4]),
	.datac(\sccb|SCCB_COUNTER [5]),
	.datad(\sccb|SCCB_COUNTER [3]),
	.cin(gnd),
	.combout(\sccb|Write_data~18_combout ),
	.cout());
// synopsys translate_off
defparam \sccb|Write_data~18 .lut_mask = 16'h0528;
defparam \sccb|Write_data~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N26
cycloneive_lcell_comb \sccb|Write_data~19 (
// Equation(s):
// \sccb|Write_data~19_combout  = (\sccb|SCCB_COUNTER [2] & (!\sccb|SCCB_COUNTER [4] & (!\sccb|SCCB_COUNTER [5] & \sccb|SCCB_COUNTER [3])))

	.dataa(\sccb|SCCB_COUNTER [2]),
	.datab(\sccb|SCCB_COUNTER [4]),
	.datac(\sccb|SCCB_COUNTER [5]),
	.datad(\sccb|SCCB_COUNTER [3]),
	.cin(gnd),
	.combout(\sccb|Write_data~19_combout ),
	.cout());
// synopsys translate_off
defparam \sccb|Write_data~19 .lut_mask = 16'h0200;
defparam \sccb|Write_data~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N28
cycloneive_lcell_comb \sccb|Write_data~15 (
// Equation(s):
// \sccb|Write_data~15_combout  = (\sccb|SCCB_COUNTER [5] & (!\sccb|SCCB_COUNTER [4] & (\sccb|SCCB_COUNTER [2] $ (\sccb|SCCB_COUNTER [3])))) # (!\sccb|SCCB_COUNTER [5] & (\sccb|SCCB_COUNTER [3] & (\sccb|SCCB_COUNTER [2] $ (\sccb|SCCB_COUNTER [4]))))

	.dataa(\sccb|SCCB_COUNTER [5]),
	.datab(\sccb|SCCB_COUNTER [2]),
	.datac(\sccb|SCCB_COUNTER [3]),
	.datad(\sccb|SCCB_COUNTER [4]),
	.cin(gnd),
	.combout(\sccb|Write_data~15_combout ),
	.cout());
// synopsys translate_off
defparam \sccb|Write_data~15 .lut_mask = 16'h1068;
defparam \sccb|Write_data~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N10
cycloneive_lcell_comb \sccb|Write_data~16 (
// Equation(s):
// \sccb|Write_data~16_combout  = (\sccb|SCCB_COUNTER [5] & ((\sccb|SCCB_COUNTER [3] & ((\sccb|SCCB_COUNTER [4]))) # (!\sccb|SCCB_COUNTER [3] & (\sccb|SCCB_COUNTER [2] & !\sccb|SCCB_COUNTER [4])))) # (!\sccb|SCCB_COUNTER [5] & (\sccb|SCCB_COUNTER [2] & 
// ((\sccb|SCCB_COUNTER [4]))))

	.dataa(\sccb|SCCB_COUNTER [5]),
	.datab(\sccb|SCCB_COUNTER [2]),
	.datac(\sccb|SCCB_COUNTER [3]),
	.datad(\sccb|SCCB_COUNTER [4]),
	.cin(gnd),
	.combout(\sccb|Write_data~16_combout ),
	.cout());
// synopsys translate_off
defparam \sccb|Write_data~16 .lut_mask = 16'hE408;
defparam \sccb|Write_data~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N10
cycloneive_lcell_comb \sccb|Write_data~28 (
// Equation(s):
// \sccb|Write_data~28_combout  = (\sccb|SCCB_COUNTER [1] & (((\sccb|SCCB_COUNTER [0])))) # (!\sccb|SCCB_COUNTER [1] & ((\sccb|SCCB_COUNTER [0] & ((\sccb|Write_data~16_combout ))) # (!\sccb|SCCB_COUNTER [0] & (\sccb|Write_data~15_combout ))))

	.dataa(\sccb|SCCB_COUNTER [1]),
	.datab(\sccb|Write_data~15_combout ),
	.datac(\sccb|Write_data~16_combout ),
	.datad(\sccb|SCCB_COUNTER [0]),
	.cin(gnd),
	.combout(\sccb|Write_data~28_combout ),
	.cout());
// synopsys translate_off
defparam \sccb|Write_data~28 .lut_mask = 16'hFA44;
defparam \sccb|Write_data~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N8
cycloneive_lcell_comb \sccb|Write_data~29 (
// Equation(s):
// \sccb|Write_data~29_combout  = (\sccb|SCCB_COUNTER [1] & ((\sccb|Write_data~28_combout  & ((\sccb|Write_data~19_combout ))) # (!\sccb|Write_data~28_combout  & (\sccb|Write_data~18_combout )))) # (!\sccb|SCCB_COUNTER [1] & (((\sccb|Write_data~28_combout 
// ))))

	.dataa(\sccb|SCCB_COUNTER [1]),
	.datab(\sccb|Write_data~18_combout ),
	.datac(\sccb|Write_data~19_combout ),
	.datad(\sccb|Write_data~28_combout ),
	.cin(gnd),
	.combout(\sccb|Write_data~29_combout ),
	.cout());
// synopsys translate_off
defparam \sccb|Write_data~29 .lut_mask = 16'hF588;
defparam \sccb|Write_data~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y39_N9
dffeas \sccb|Write_data[5] (
	.clk(\SCCB_clk~clkctrl_outclk ),
	.d(\sccb|Write_data~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\sccb|state.HALT~q ),
	.sload(gnd),
	.ena(\sccb|Write_data[0]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sccb|Write_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \sccb|Write_data[5] .is_wysiwyg = "true";
defparam \sccb|Write_data[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N22
cycloneive_lcell_comb \sccb|Write_data~53 (
// Equation(s):
// \sccb|Write_data~53_combout  = (!\sccb|SCCB_COUNTER [5] & (!\sccb|SCCB_COUNTER [1] & (!\sccb|SCCB_COUNTER [3] & !\sccb|SCCB_COUNTER [4])))

	.dataa(\sccb|SCCB_COUNTER [5]),
	.datab(\sccb|SCCB_COUNTER [1]),
	.datac(\sccb|SCCB_COUNTER [3]),
	.datad(\sccb|SCCB_COUNTER [4]),
	.cin(gnd),
	.combout(\sccb|Write_data~53_combout ),
	.cout());
// synopsys translate_off
defparam \sccb|Write_data~53 .lut_mask = 16'h0001;
defparam \sccb|Write_data~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N12
cycloneive_lcell_comb \sccb|Write_data~51 (
// Equation(s):
// \sccb|Write_data~51_combout  = (\sccb|SCCB_COUNTER [3] & (\sccb|SCCB_COUNTER [0] & (!\sccb|SCCB_COUNTER [5] & \sccb|SCCB_COUNTER [2]))) # (!\sccb|SCCB_COUNTER [3] & (\sccb|SCCB_COUNTER [0] $ (((\sccb|SCCB_COUNTER [2]) # (!\sccb|SCCB_COUNTER [5])))))

	.dataa(\sccb|SCCB_COUNTER [0]),
	.datab(\sccb|SCCB_COUNTER [3]),
	.datac(\sccb|SCCB_COUNTER [5]),
	.datad(\sccb|SCCB_COUNTER [2]),
	.cin(gnd),
	.combout(\sccb|Write_data~51_combout ),
	.cout());
// synopsys translate_off
defparam \sccb|Write_data~51 .lut_mask = 16'h1921;
defparam \sccb|Write_data~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N30
cycloneive_lcell_comb \sccb|Write_data~52 (
// Equation(s):
// \sccb|Write_data~52_combout  = (\sccb|SCCB_COUNTER [4] & ((\sccb|Write_data~47_combout ) # ((\sccb|Write_data~51_combout  & \sccb|SCCB_COUNTER [1]))))

	.dataa(\sccb|Write_data~51_combout ),
	.datab(\sccb|SCCB_COUNTER [4]),
	.datac(\sccb|SCCB_COUNTER [1]),
	.datad(\sccb|Write_data~47_combout ),
	.cin(gnd),
	.combout(\sccb|Write_data~52_combout ),
	.cout());
// synopsys translate_off
defparam \sccb|Write_data~52 .lut_mask = 16'hCC80;
defparam \sccb|Write_data~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N20
cycloneive_lcell_comb \sccb|Write_data~54 (
// Equation(s):
// \sccb|Write_data~54_combout  = (\sccb|Write_data~52_combout ) # ((\sccb|Write_data~53_combout  & !\sccb|SCCB_COUNTER [2]))

	.dataa(\sccb|Write_data~53_combout ),
	.datab(\sccb|SCCB_COUNTER [2]),
	.datac(gnd),
	.datad(\sccb|Write_data~52_combout ),
	.cin(gnd),
	.combout(\sccb|Write_data~54_combout ),
	.cout());
// synopsys translate_off
defparam \sccb|Write_data~54 .lut_mask = 16'hFF22;
defparam \sccb|Write_data~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y39_N21
dffeas \sccb|Write_data[7] (
	.clk(\SCCB_clk~clkctrl_outclk ),
	.d(\sccb|Write_data~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\sccb|state.HALT~q ),
	.ena(\sccb|Write_data[0]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sccb|Write_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \sccb|Write_data[7] .is_wysiwyg = "true";
defparam \sccb|Write_data[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N18
cycloneive_lcell_comb \sccb|Mux2~2 (
// Equation(s):
// \sccb|Mux2~2_combout  = (\sccb|state_counter [1] & ((\sccb|Write_data [5]) # ((\sccb|state_counter [0])))) # (!\sccb|state_counter [1] & (((\sccb|Write_data [7] & !\sccb|state_counter [0]))))

	.dataa(\sccb|Write_data [5]),
	.datab(\sccb|Write_data [7]),
	.datac(\sccb|state_counter [1]),
	.datad(\sccb|state_counter [0]),
	.cin(gnd),
	.combout(\sccb|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \sccb|Mux2~2 .lut_mask = 16'hF0AC;
defparam \sccb|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N24
cycloneive_lcell_comb \sccb|Mux2~3 (
// Equation(s):
// \sccb|Mux2~3_combout  = (\sccb|state_counter [0] & ((\sccb|Mux2~2_combout  & (\sccb|Write_data [4])) # (!\sccb|Mux2~2_combout  & ((\sccb|Write_data [6]))))) # (!\sccb|state_counter [0] & (((\sccb|Mux2~2_combout ))))

	.dataa(\sccb|state_counter [0]),
	.datab(\sccb|Write_data [4]),
	.datac(\sccb|Write_data [6]),
	.datad(\sccb|Mux2~2_combout ),
	.cin(gnd),
	.combout(\sccb|Mux2~3_combout ),
	.cout());
// synopsys translate_off
defparam \sccb|Mux2~3 .lut_mask = 16'hDDA0;
defparam \sccb|Mux2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N14
cycloneive_lcell_comb \sccb|sdiod~5 (
// Equation(s):
// \sccb|sdiod~5_combout  = (\sccb|state.INPUT~q  & ((\sccb|state_counter [2] & (\sccb|Mux2~1_combout )) # (!\sccb|state_counter [2] & ((\sccb|Mux2~3_combout )))))

	.dataa(\sccb|state.INPUT~q ),
	.datab(\sccb|state_counter [2]),
	.datac(\sccb|Mux2~1_combout ),
	.datad(\sccb|Mux2~3_combout ),
	.cin(gnd),
	.combout(\sccb|sdiod~5_combout ),
	.cout());
// synopsys translate_off
defparam \sccb|sdiod~5 .lut_mask = 16'hA280;
defparam \sccb|sdiod~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N30
cycloneive_lcell_comb \sccb|sdiod~27 (
// Equation(s):
// \sccb|sdiod~27_combout  = (\sccb|state.Phase4~q  & (!\sccb|state_counter [1] & (\sccb|Equal0~1_combout  & !\sccb|state_counter [0])))

	.dataa(\sccb|state.Phase4~q ),
	.datab(\sccb|state_counter [1]),
	.datac(\sccb|Equal0~1_combout ),
	.datad(\sccb|state_counter [0]),
	.cin(gnd),
	.combout(\sccb|sdiod~27_combout ),
	.cout());
// synopsys translate_off
defparam \sccb|sdiod~27 .lut_mask = 16'h0020;
defparam \sccb|sdiod~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N0
cycloneive_lcell_comb \sccb|sdiod~10 (
// Equation(s):
// \sccb|sdiod~10_combout  = (\sccb|state.Phase3~q  & ((\sccb|state_counter [2] & (\sccb|state_counter [1])) # (!\sccb|state_counter [2] & (!\sccb|state_counter [1] & \sccb|state_counter [0]))))

	.dataa(\sccb|state_counter [2]),
	.datab(\sccb|state_counter [1]),
	.datac(\sccb|state.Phase3~q ),
	.datad(\sccb|state_counter [0]),
	.cin(gnd),
	.combout(\sccb|sdiod~10_combout ),
	.cout());
// synopsys translate_off
defparam \sccb|sdiod~10 .lut_mask = 16'h9080;
defparam \sccb|sdiod~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N12
cycloneive_lcell_comb \sccb|curr_data~8 (
// Equation(s):
// \sccb|curr_data~8_combout  = (!\sccb|state.BREAK~q  & !\sccb|state.INPUT~q )

	.dataa(\sccb|state.BREAK~q ),
	.datab(gnd),
	.datac(\sccb|state.INPUT~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sccb|curr_data~8_combout ),
	.cout());
// synopsys translate_off
defparam \sccb|curr_data~8 .lut_mask = 16'h0505;
defparam \sccb|curr_data~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N0
cycloneive_lcell_comb \sccb|curr_data~9 (
// Equation(s):
// \sccb|curr_data~9_combout  = (\sccb|curr_data~8_combout  & ((\sccb|LessThan2~0_combout  & (\sccb|sdiod~27_combout )) # (!\sccb|LessThan2~0_combout  & ((\sccb|sdiod~10_combout )))))

	.dataa(\sccb|sdiod~27_combout ),
	.datab(\sccb|LessThan2~0_combout ),
	.datac(\sccb|sdiod~10_combout ),
	.datad(\sccb|curr_data~8_combout ),
	.cin(gnd),
	.combout(\sccb|curr_data~9_combout ),
	.cout());
// synopsys translate_off
defparam \sccb|curr_data~9 .lut_mask = 16'hB800;
defparam \sccb|curr_data~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N2
cycloneive_lcell_comb \sccb|curr_data~10 (
// Equation(s):
// \sccb|curr_data~10_combout  = (\sccb|sdiod~18_combout  & ((\sccb|curr_data~9_combout ) # ((!\sccb|LessThan2~0_combout  & \sccb|sdiod~5_combout ))))

	.dataa(\sccb|LessThan2~0_combout ),
	.datab(\sccb|sdiod~18_combout ),
	.datac(\sccb|sdiod~5_combout ),
	.datad(\sccb|curr_data~9_combout ),
	.cin(gnd),
	.combout(\sccb|curr_data~10_combout ),
	.cout());
// synopsys translate_off
defparam \sccb|curr_data~10 .lut_mask = 16'hCC40;
defparam \sccb|curr_data~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N4
cycloneive_lcell_comb \sccb|curr_data~5 (
// Equation(s):
// \sccb|curr_data~5_combout  = (\sccb|sdioc~2_combout  & ((\sccb|state.BREAK~q ) # ((!\sccb|state.Phase3~q  & !\sccb|LessThan2~0_combout ))))

	.dataa(\sccb|state.BREAK~q ),
	.datab(\sccb|state.Phase3~q ),
	.datac(\sccb|sdioc~2_combout ),
	.datad(\sccb|LessThan2~0_combout ),
	.cin(gnd),
	.combout(\sccb|curr_data~5_combout ),
	.cout());
// synopsys translate_off
defparam \sccb|curr_data~5 .lut_mask = 16'hA0B0;
defparam \sccb|curr_data~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N0
cycloneive_lcell_comb \sccb|curr_data~4 (
// Equation(s):
// \sccb|curr_data~4_combout  = (\sccb|state.Phase2~q ) # ((\sccb|state.Phase1~q ) # ((!\sccb|state.Phase4~q  & !\sccb|state.INPUT~q )))

	.dataa(\sccb|state.Phase4~q ),
	.datab(\sccb|state.Phase2~q ),
	.datac(\sccb|state.Phase1~q ),
	.datad(\sccb|state.INPUT~q ),
	.cin(gnd),
	.combout(\sccb|curr_data~4_combout ),
	.cout());
// synopsys translate_off
defparam \sccb|curr_data~4 .lut_mask = 16'hFCFD;
defparam \sccb|curr_data~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N26
cycloneive_lcell_comb \sccb|curr_data~12 (
// Equation(s):
// \sccb|curr_data~12_combout  = (\sccb|Equal3~0_combout  & (((\sccb|state_counter [3]) # (\sccb|state_counter [4])))) # (!\sccb|Equal3~0_combout  & (\sccb|curr_data~4_combout  & ((\sccb|state_counter [3]) # (\sccb|state_counter [4]))))

	.dataa(\sccb|Equal3~0_combout ),
	.datab(\sccb|curr_data~4_combout ),
	.datac(\sccb|state_counter [3]),
	.datad(\sccb|state_counter [4]),
	.cin(gnd),
	.combout(\sccb|curr_data~12_combout ),
	.cout());
// synopsys translate_off
defparam \sccb|curr_data~12 .lut_mask = 16'hEEE0;
defparam \sccb|curr_data~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N26
cycloneive_lcell_comb \sccb|curr_data~7 (
// Equation(s):
// \sccb|curr_data~7_combout  = (\sccb|curr_data~q  & (((\sccb|curr_data~5_combout ) # (\sccb|curr_data~12_combout )) # (!\sccb|curr_data~6_combout )))

	.dataa(\sccb|curr_data~6_combout ),
	.datab(\sccb|curr_data~q ),
	.datac(\sccb|curr_data~5_combout ),
	.datad(\sccb|curr_data~12_combout ),
	.cin(gnd),
	.combout(\sccb|curr_data~7_combout ),
	.cout());
// synopsys translate_off
defparam \sccb|curr_data~7 .lut_mask = 16'hCCC4;
defparam \sccb|curr_data~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N30
cycloneive_lcell_comb \sccb|sdiod~15 (
// Equation(s):
// \sccb|sdiod~15_combout  = (\sccb|state.Phase1~q  & ((\sccb|state_counter [2] & (\sccb|state_counter [1] & !\sccb|state_counter [0])) # (!\sccb|state_counter [2] & (!\sccb|state_counter [1] & \sccb|state_counter [0]))))

	.dataa(\sccb|state_counter [2]),
	.datab(\sccb|state_counter [1]),
	.datac(\sccb|state_counter [0]),
	.datad(\sccb|state.Phase1~q ),
	.cin(gnd),
	.combout(\sccb|sdiod~15_combout ),
	.cout());
// synopsys translate_off
defparam \sccb|sdiod~15 .lut_mask = 16'h1800;
defparam \sccb|sdiod~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N20
cycloneive_lcell_comb \sccb|Sub_address~50 (
// Equation(s):
// \sccb|Sub_address~50_combout  = (\sccb|SCCB_COUNTER [2] & ((\sccb|SCCB_COUNTER [0] & ((!\sccb|SCCB_COUNTER [1]))) # (!\sccb|SCCB_COUNTER [0] & (\sccb|SCCB_COUNTER [5])))) # (!\sccb|SCCB_COUNTER [2] & (((\sccb|SCCB_COUNTER [1]) # (\sccb|SCCB_COUNTER [0])) 
// # (!\sccb|SCCB_COUNTER [5])))

	.dataa(\sccb|SCCB_COUNTER [2]),
	.datab(\sccb|SCCB_COUNTER [5]),
	.datac(\sccb|SCCB_COUNTER [1]),
	.datad(\sccb|SCCB_COUNTER [0]),
	.cin(gnd),
	.combout(\sccb|Sub_address~50_combout ),
	.cout());
// synopsys translate_off
defparam \sccb|Sub_address~50 .lut_mask = 16'h5FD9;
defparam \sccb|Sub_address~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N30
cycloneive_lcell_comb \sccb|Sub_address~51 (
// Equation(s):
// \sccb|Sub_address~51_combout  = (!\sccb|SCCB_COUNTER [3] & ((\sccb|SCCB_COUNTER [4]) # (\sccb|Sub_address~50_combout )))

	.dataa(gnd),
	.datab(\sccb|SCCB_COUNTER [4]),
	.datac(\sccb|SCCB_COUNTER [3]),
	.datad(\sccb|Sub_address~50_combout ),
	.cin(gnd),
	.combout(\sccb|Sub_address~51_combout ),
	.cout());
// synopsys translate_off
defparam \sccb|Sub_address~51 .lut_mask = 16'h0F0C;
defparam \sccb|Sub_address~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N26
cycloneive_lcell_comb \sccb|Sub_address~53 (
// Equation(s):
// \sccb|Sub_address~53_combout  = (\sccb|SCCB_COUNTER [2] & (((\sccb|SCCB_COUNTER [3])))) # (!\sccb|SCCB_COUNTER [2] & (\sccb|SCCB_COUNTER [1] $ (((\sccb|SCCB_COUNTER [0])))))

	.dataa(\sccb|SCCB_COUNTER [2]),
	.datab(\sccb|SCCB_COUNTER [1]),
	.datac(\sccb|SCCB_COUNTER [3]),
	.datad(\sccb|SCCB_COUNTER [0]),
	.cin(gnd),
	.combout(\sccb|Sub_address~53_combout ),
	.cout());
// synopsys translate_off
defparam \sccb|Sub_address~53 .lut_mask = 16'hB1E4;
defparam \sccb|Sub_address~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N8
cycloneive_lcell_comb \sccb|Sub_address~52 (
// Equation(s):
// \sccb|Sub_address~52_combout  = (\sccb|SCCB_COUNTER [5]) # ((!\sccb|SCCB_COUNTER [1] & ((\sccb|SCCB_COUNTER [2]) # (!\sccb|SCCB_COUNTER [0]))))

	.dataa(\sccb|SCCB_COUNTER [2]),
	.datab(\sccb|SCCB_COUNTER [5]),
	.datac(\sccb|SCCB_COUNTER [1]),
	.datad(\sccb|SCCB_COUNTER [0]),
	.cin(gnd),
	.combout(\sccb|Sub_address~52_combout ),
	.cout());
// synopsys translate_off
defparam \sccb|Sub_address~52 .lut_mask = 16'hCECF;
defparam \sccb|Sub_address~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N4
cycloneive_lcell_comb \sccb|Sub_address~54 (
// Equation(s):
// \sccb|Sub_address~54_combout  = (\sccb|SCCB_COUNTER [4] & (((\sccb|Sub_address~52_combout )))) # (!\sccb|SCCB_COUNTER [4] & (\sccb|Sub_address~53_combout  & ((!\sccb|SCCB_COUNTER [5]))))

	.dataa(\sccb|Sub_address~53_combout ),
	.datab(\sccb|SCCB_COUNTER [4]),
	.datac(\sccb|Sub_address~52_combout ),
	.datad(\sccb|SCCB_COUNTER [5]),
	.cin(gnd),
	.combout(\sccb|Sub_address~54_combout ),
	.cout());
// synopsys translate_off
defparam \sccb|Sub_address~54 .lut_mask = 16'hC0E2;
defparam \sccb|Sub_address~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N18
cycloneive_lcell_comb \sccb|Sub_address~55 (
// Equation(s):
// \sccb|Sub_address~55_combout  = (\sccb|Sub_address~51_combout ) # ((\sccb|Sub_address~54_combout ) # ((\sccb|garbage[0]~22_combout  & \sccb|Sub_address~28_combout )))

	.dataa(\sccb|Sub_address~51_combout ),
	.datab(\sccb|Sub_address~54_combout ),
	.datac(\sccb|garbage[0]~22_combout ),
	.datad(\sccb|Sub_address~28_combout ),
	.cin(gnd),
	.combout(\sccb|Sub_address~55_combout ),
	.cout());
// synopsys translate_off
defparam \sccb|Sub_address~55 .lut_mask = 16'hFEEE;
defparam \sccb|Sub_address~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N14
cycloneive_lcell_comb \sccb|Sub_address[4]~feeder (
// Equation(s):
// \sccb|Sub_address[4]~feeder_combout  = \sccb|Sub_address~55_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sccb|Sub_address~55_combout ),
	.cin(gnd),
	.combout(\sccb|Sub_address[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sccb|Sub_address[4]~feeder .lut_mask = 16'hFF00;
defparam \sccb|Sub_address[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y38_N15
dffeas \sccb|Sub_address[4] (
	.clk(\SCCB_clk~clkctrl_outclk ),
	.d(\sccb|Sub_address[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\sccb|state.HALT~q ),
	.ena(\sccb|Write_data[0]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sccb|Sub_address [4]),
	.prn(vcc));
// synopsys translate_off
defparam \sccb|Sub_address[4] .is_wysiwyg = "true";
defparam \sccb|Sub_address[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N16
cycloneive_lcell_comb \sccb|Sub_address~48 (
// Equation(s):
// \sccb|Sub_address~48_combout  = (\sccb|SCCB_COUNTER [2] & ((\sccb|SCCB_COUNTER [5]) # ((\sccb|SCCB_COUNTER [1] & !\sccb|SCCB_COUNTER [0]))))

	.dataa(\sccb|SCCB_COUNTER [1]),
	.datab(\sccb|SCCB_COUNTER [2]),
	.datac(\sccb|SCCB_COUNTER [0]),
	.datad(\sccb|SCCB_COUNTER [5]),
	.cin(gnd),
	.combout(\sccb|Sub_address~48_combout ),
	.cout());
// synopsys translate_off
defparam \sccb|Sub_address~48 .lut_mask = 16'hCC08;
defparam \sccb|Sub_address~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N30
cycloneive_lcell_comb \sccb|Sub_address~49 (
// Equation(s):
// \sccb|Sub_address~49_combout  = (\sccb|SCCB_COUNTER [4] & (((\sccb|SCCB_COUNTER [5] & !\sccb|SCCB_COUNTER [3])))) # (!\sccb|SCCB_COUNTER [4] & (\sccb|Sub_address~48_combout  & (\sccb|SCCB_COUNTER [5] $ (!\sccb|SCCB_COUNTER [3]))))

	.dataa(\sccb|SCCB_COUNTER [4]),
	.datab(\sccb|Sub_address~48_combout ),
	.datac(\sccb|SCCB_COUNTER [5]),
	.datad(\sccb|SCCB_COUNTER [3]),
	.cin(gnd),
	.combout(\sccb|Sub_address~49_combout ),
	.cout());
// synopsys translate_off
defparam \sccb|Sub_address~49 .lut_mask = 16'h40A4;
defparam \sccb|Sub_address~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y40_N31
dffeas \sccb|Sub_address[7] (
	.clk(\SCCB_clk~clkctrl_outclk ),
	.d(\sccb|Sub_address~49_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\sccb|state.HALT~q ),
	.sload(gnd),
	.ena(\sccb|Write_data[0]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sccb|Sub_address [7]),
	.prn(vcc));
// synopsys translate_off
defparam \sccb|Sub_address[7] .is_wysiwyg = "true";
defparam \sccb|Sub_address[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N26
cycloneive_lcell_comb \sccb|Sub_address~44 (
// Equation(s):
// \sccb|Sub_address~44_combout  = (\sccb|SCCB_COUNTER [1] & (\sccb|SCCB_COUNTER [4] $ (((\sccb|SCCB_COUNTER [0] & \sccb|SCCB_COUNTER [5]))))) # (!\sccb|SCCB_COUNTER [1] & (((\sccb|SCCB_COUNTER [5] & \sccb|SCCB_COUNTER [4]))))

	.dataa(\sccb|SCCB_COUNTER [1]),
	.datab(\sccb|SCCB_COUNTER [0]),
	.datac(\sccb|SCCB_COUNTER [5]),
	.datad(\sccb|SCCB_COUNTER [4]),
	.cin(gnd),
	.combout(\sccb|Sub_address~44_combout ),
	.cout());
// synopsys translate_off
defparam \sccb|Sub_address~44 .lut_mask = 16'h7A80;
defparam \sccb|Sub_address~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N0
cycloneive_lcell_comb \sccb|Sub_address~43 (
// Equation(s):
// \sccb|Sub_address~43_combout  = (\sccb|SCCB_COUNTER [0] & (\sccb|SCCB_COUNTER [1] $ (((\sccb|SCCB_COUNTER [5]) # (!\sccb|SCCB_COUNTER [4]))))) # (!\sccb|SCCB_COUNTER [0] & (\sccb|SCCB_COUNTER [5] & ((\sccb|SCCB_COUNTER [1]) # (\sccb|SCCB_COUNTER [4]))))

	.dataa(\sccb|SCCB_COUNTER [1]),
	.datab(\sccb|SCCB_COUNTER [0]),
	.datac(\sccb|SCCB_COUNTER [5]),
	.datad(\sccb|SCCB_COUNTER [4]),
	.cin(gnd),
	.combout(\sccb|Sub_address~43_combout ),
	.cout());
// synopsys translate_off
defparam \sccb|Sub_address~43 .lut_mask = 16'h7864;
defparam \sccb|Sub_address~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N2
cycloneive_lcell_comb \sccb|Sub_address~46 (
// Equation(s):
// \sccb|Sub_address~46_combout  = (\sccb|Sub_address~44_combout  & ((\sccb|SCCB_COUNTER [5] & ((\sccb|Sub_address~43_combout ) # (!\sccb|SCCB_COUNTER [2]))) # (!\sccb|SCCB_COUNTER [5] & (\sccb|SCCB_COUNTER [2])))) # (!\sccb|Sub_address~44_combout  & 
// (((!\sccb|SCCB_COUNTER [2] & \sccb|Sub_address~43_combout ))))

	.dataa(\sccb|Sub_address~44_combout ),
	.datab(\sccb|SCCB_COUNTER [5]),
	.datac(\sccb|SCCB_COUNTER [2]),
	.datad(\sccb|Sub_address~43_combout ),
	.cin(gnd),
	.combout(\sccb|Sub_address~46_combout ),
	.cout());
// synopsys translate_off
defparam \sccb|Sub_address~46 .lut_mask = 16'hAD28;
defparam \sccb|Sub_address~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N28
cycloneive_lcell_comb \sccb|Sub_address~45 (
// Equation(s):
// \sccb|Sub_address~45_combout  = (\sccb|Sub_address~44_combout  & (\sccb|Sub_address~43_combout  $ (((!\sccb|SCCB_COUNTER [2]) # (!\sccb|SCCB_COUNTER [5]))))) # (!\sccb|Sub_address~44_combout  & ((\sccb|SCCB_COUNTER [5]) # ((\sccb|SCCB_COUNTER [2] & 
// \sccb|Sub_address~43_combout ))))

	.dataa(\sccb|Sub_address~44_combout ),
	.datab(\sccb|SCCB_COUNTER [5]),
	.datac(\sccb|SCCB_COUNTER [2]),
	.datad(\sccb|Sub_address~43_combout ),
	.cin(gnd),
	.combout(\sccb|Sub_address~45_combout ),
	.cout());
// synopsys translate_off
defparam \sccb|Sub_address~45 .lut_mask = 16'hD46E;
defparam \sccb|Sub_address~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N24
cycloneive_lcell_comb \sccb|Sub_address~47 (
// Equation(s):
// \sccb|Sub_address~47_combout  = (\sccb|SCCB_COUNTER [3] & (\sccb|Sub_address~46_combout )) # (!\sccb|SCCB_COUNTER [3] & ((\sccb|Sub_address~45_combout )))

	.dataa(\sccb|SCCB_COUNTER [3]),
	.datab(\sccb|Sub_address~46_combout ),
	.datac(gnd),
	.datad(\sccb|Sub_address~45_combout ),
	.cin(gnd),
	.combout(\sccb|Sub_address~47_combout ),
	.cout());
// synopsys translate_off
defparam \sccb|Sub_address~47 .lut_mask = 16'hDD88;
defparam \sccb|Sub_address~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y40_N25
dffeas \sccb|Sub_address[5] (
	.clk(\SCCB_clk~clkctrl_outclk ),
	.d(\sccb|Sub_address~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\sccb|state.HALT~q ),
	.sload(gnd),
	.ena(\sccb|Write_data[0]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sccb|Sub_address [5]),
	.prn(vcc));
// synopsys translate_off
defparam \sccb|Sub_address[5] .is_wysiwyg = "true";
defparam \sccb|Sub_address[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N14
cycloneive_lcell_comb \sccb|Mux1~2 (
// Equation(s):
// \sccb|Mux1~2_combout  = (\sccb|state_counter [0] & (((\sccb|state_counter [1])))) # (!\sccb|state_counter [0] & ((\sccb|state_counter [1] & ((\sccb|Sub_address [5]))) # (!\sccb|state_counter [1] & (\sccb|Sub_address [7]))))

	.dataa(\sccb|Sub_address [7]),
	.datab(\sccb|state_counter [0]),
	.datac(\sccb|state_counter [1]),
	.datad(\sccb|Sub_address [5]),
	.cin(gnd),
	.combout(\sccb|Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \sccb|Mux1~2 .lut_mask = 16'hF2C2;
defparam \sccb|Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N28
cycloneive_lcell_comb \sccb|Sub_address~40 (
// Equation(s):
// \sccb|Sub_address~40_combout  = (\sccb|SCCB_COUNTER [3] & ((\sccb|SCCB_COUNTER [2]) # (\sccb|SCCB_COUNTER [1] $ (!\sccb|SCCB_COUNTER [0]))))

	.dataa(\sccb|SCCB_COUNTER [2]),
	.datab(\sccb|SCCB_COUNTER [1]),
	.datac(\sccb|SCCB_COUNTER [3]),
	.datad(\sccb|SCCB_COUNTER [0]),
	.cin(gnd),
	.combout(\sccb|Sub_address~40_combout ),
	.cout());
// synopsys translate_off
defparam \sccb|Sub_address~40 .lut_mask = 16'hE0B0;
defparam \sccb|Sub_address~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N2
cycloneive_lcell_comb \sccb|Sub_address~41 (
// Equation(s):
// \sccb|Sub_address~41_combout  = (\sccb|Sub_address~40_combout ) # ((!\sccb|SCCB_COUNTER [1] & (\sccb|garbage[0]~23_combout  & !\sccb|SCCB_COUNTER [3])))

	.dataa(\sccb|SCCB_COUNTER [1]),
	.datab(\sccb|garbage[0]~23_combout ),
	.datac(\sccb|SCCB_COUNTER [3]),
	.datad(\sccb|Sub_address~40_combout ),
	.cin(gnd),
	.combout(\sccb|Sub_address~41_combout ),
	.cout());
// synopsys translate_off
defparam \sccb|Sub_address~41 .lut_mask = 16'hFF04;
defparam \sccb|Sub_address~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N22
cycloneive_lcell_comb \sccb|Sub_address~29 (
// Equation(s):
// \sccb|Sub_address~29_combout  = (!\sccb|SCCB_COUNTER [3] & \sccb|SCCB_COUNTER [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\sccb|SCCB_COUNTER [3]),
	.datad(\sccb|SCCB_COUNTER [2]),
	.cin(gnd),
	.combout(\sccb|Sub_address~29_combout ),
	.cout());
// synopsys translate_off
defparam \sccb|Sub_address~29 .lut_mask = 16'h0F00;
defparam \sccb|Sub_address~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N12
cycloneive_lcell_comb \sccb|Sub_address~38 (
// Equation(s):
// \sccb|Sub_address~38_combout  = (\sccb|SCCB_COUNTER [3] & ((\sccb|SCCB_COUNTER [4] & (!\sccb|SCCB_COUNTER [1])) # (!\sccb|SCCB_COUNTER [4] & ((!\sccb|SCCB_COUNTER [2])))))

	.dataa(\sccb|SCCB_COUNTER [1]),
	.datab(\sccb|SCCB_COUNTER [4]),
	.datac(\sccb|SCCB_COUNTER [3]),
	.datad(\sccb|SCCB_COUNTER [2]),
	.cin(gnd),
	.combout(\sccb|Sub_address~38_combout ),
	.cout());
// synopsys translate_off
defparam \sccb|Sub_address~38 .lut_mask = 16'h4070;
defparam \sccb|Sub_address~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N10
cycloneive_lcell_comb \sccb|Sub_address~39 (
// Equation(s):
// \sccb|Sub_address~39_combout  = (\sccb|Sub_address~38_combout ) # ((\sccb|Sub_address~29_combout  & (!\sccb|SCCB_COUNTER [4] & \sccb|garbage[0]~22_combout )))

	.dataa(\sccb|Sub_address~29_combout ),
	.datab(\sccb|SCCB_COUNTER [4]),
	.datac(\sccb|garbage[0]~22_combout ),
	.datad(\sccb|Sub_address~38_combout ),
	.cin(gnd),
	.combout(\sccb|Sub_address~39_combout ),
	.cout());
// synopsys translate_off
defparam \sccb|Sub_address~39 .lut_mask = 16'hFF20;
defparam \sccb|Sub_address~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N0
cycloneive_lcell_comb \sccb|Sub_address~42 (
// Equation(s):
// \sccb|Sub_address~42_combout  = (\sccb|SCCB_COUNTER [5] & (((\sccb|Sub_address~39_combout )))) # (!\sccb|SCCB_COUNTER [5] & (\sccb|Sub_address~41_combout  & (!\sccb|Write_data~41_combout )))

	.dataa(\sccb|Sub_address~41_combout ),
	.datab(\sccb|Write_data~41_combout ),
	.datac(\sccb|Sub_address~39_combout ),
	.datad(\sccb|SCCB_COUNTER [5]),
	.cin(gnd),
	.combout(\sccb|Sub_address~42_combout ),
	.cout());
// synopsys translate_off
defparam \sccb|Sub_address~42 .lut_mask = 16'hF022;
defparam \sccb|Sub_address~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y38_N1
dffeas \sccb|Sub_address[6] (
	.clk(\SCCB_clk~clkctrl_outclk ),
	.d(\sccb|Sub_address~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\sccb|state.HALT~q ),
	.sload(gnd),
	.ena(\sccb|Write_data[0]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sccb|Sub_address [6]),
	.prn(vcc));
// synopsys translate_off
defparam \sccb|Sub_address[6] .is_wysiwyg = "true";
defparam \sccb|Sub_address[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N8
cycloneive_lcell_comb \sccb|Mux1~3 (
// Equation(s):
// \sccb|Mux1~3_combout  = (\sccb|state_counter [0] & ((\sccb|Mux1~2_combout  & (\sccb|Sub_address [4])) # (!\sccb|Mux1~2_combout  & ((\sccb|Sub_address [6]))))) # (!\sccb|state_counter [0] & (((\sccb|Mux1~2_combout ))))

	.dataa(\sccb|Sub_address [4]),
	.datab(\sccb|state_counter [0]),
	.datac(\sccb|Mux1~2_combout ),
	.datad(\sccb|Sub_address [6]),
	.cin(gnd),
	.combout(\sccb|Mux1~3_combout ),
	.cout());
// synopsys translate_off
defparam \sccb|Mux1~3 .lut_mask = 16'hBCB0;
defparam \sccb|Mux1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N22
cycloneive_lcell_comb \sccb|Sub_address~7 (
// Equation(s):
// \sccb|Sub_address~7_combout  = (\sccb|SCCB_COUNTER [3]) # ((!\sccb|SCCB_COUNTER [1] & \sccb|SCCB_COUNTER [5]))

	.dataa(gnd),
	.datab(\sccb|SCCB_COUNTER [3]),
	.datac(\sccb|SCCB_COUNTER [1]),
	.datad(\sccb|SCCB_COUNTER [5]),
	.cin(gnd),
	.combout(\sccb|Sub_address~7_combout ),
	.cout());
// synopsys translate_off
defparam \sccb|Sub_address~7 .lut_mask = 16'hCFCC;
defparam \sccb|Sub_address~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N28
cycloneive_lcell_comb \sccb|Sub_address~6 (
// Equation(s):
// \sccb|Sub_address~6_combout  = (\sccb|SCCB_COUNTER [3] & (((\sccb|SCCB_COUNTER [5]) # (!\sccb|SCCB_COUNTER [1])) # (!\sccb|SCCB_COUNTER [2]))) # (!\sccb|SCCB_COUNTER [3] & ((\sccb|SCCB_COUNTER [5] & ((\sccb|SCCB_COUNTER [1]))) # (!\sccb|SCCB_COUNTER [5] & 
// (\sccb|SCCB_COUNTER [2]))))

	.dataa(\sccb|SCCB_COUNTER [2]),
	.datab(\sccb|SCCB_COUNTER [3]),
	.datac(\sccb|SCCB_COUNTER [1]),
	.datad(\sccb|SCCB_COUNTER [5]),
	.cin(gnd),
	.combout(\sccb|Sub_address~6_combout ),
	.cout());
// synopsys translate_off
defparam \sccb|Sub_address~6 .lut_mask = 16'hFC6E;
defparam \sccb|Sub_address~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N20
cycloneive_lcell_comb \sccb|Sub_address~3 (
// Equation(s):
// \sccb|Sub_address~3_combout  = (\sccb|SCCB_COUNTER [2] & (\sccb|SCCB_COUNTER [3] & (\sccb|SCCB_COUNTER [1]))) # (!\sccb|SCCB_COUNTER [2] & (\sccb|SCCB_COUNTER [3] $ (((!\sccb|SCCB_COUNTER [5])))))

	.dataa(\sccb|SCCB_COUNTER [2]),
	.datab(\sccb|SCCB_COUNTER [3]),
	.datac(\sccb|SCCB_COUNTER [1]),
	.datad(\sccb|SCCB_COUNTER [5]),
	.cin(gnd),
	.combout(\sccb|Sub_address~3_combout ),
	.cout());
// synopsys translate_off
defparam \sccb|Sub_address~3 .lut_mask = 16'hC491;
defparam \sccb|Sub_address~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N2
cycloneive_lcell_comb \sccb|Sub_address~4 (
// Equation(s):
// \sccb|Sub_address~4_combout  = (\sccb|SCCB_COUNTER [3] & (\sccb|SCCB_COUNTER [5] $ (((\sccb|SCCB_COUNTER [1]) # (!\sccb|SCCB_COUNTER [2]))))) # (!\sccb|SCCB_COUNTER [3] & ((\sccb|SCCB_COUNTER [5] & (!\sccb|SCCB_COUNTER [2])) # (!\sccb|SCCB_COUNTER [5] & 
// ((!\sccb|SCCB_COUNTER [1])))))

	.dataa(\sccb|SCCB_COUNTER [2]),
	.datab(\sccb|SCCB_COUNTER [3]),
	.datac(\sccb|SCCB_COUNTER [1]),
	.datad(\sccb|SCCB_COUNTER [5]),
	.cin(gnd),
	.combout(\sccb|Sub_address~4_combout ),
	.cout());
// synopsys translate_off
defparam \sccb|Sub_address~4 .lut_mask = 16'h19C7;
defparam \sccb|Sub_address~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N24
cycloneive_lcell_comb \sccb|Sub_address~24 (
// Equation(s):
// \sccb|Sub_address~24_combout  = (\sccb|SCCB_COUNTER [0] & (((\sccb|SCCB_COUNTER [4]) # (\sccb|Sub_address~4_combout )))) # (!\sccb|SCCB_COUNTER [0] & (\sccb|Sub_address~3_combout  & (!\sccb|SCCB_COUNTER [4])))

	.dataa(\sccb|SCCB_COUNTER [0]),
	.datab(\sccb|Sub_address~3_combout ),
	.datac(\sccb|SCCB_COUNTER [4]),
	.datad(\sccb|Sub_address~4_combout ),
	.cin(gnd),
	.combout(\sccb|Sub_address~24_combout ),
	.cout());
// synopsys translate_off
defparam \sccb|Sub_address~24 .lut_mask = 16'hAEA4;
defparam \sccb|Sub_address~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N10
cycloneive_lcell_comb \sccb|Sub_address~25 (
// Equation(s):
// \sccb|Sub_address~25_combout  = (\sccb|SCCB_COUNTER [4] & ((\sccb|Sub_address~24_combout  & (\sccb|Sub_address~7_combout )) # (!\sccb|Sub_address~24_combout  & ((\sccb|Sub_address~6_combout ))))) # (!\sccb|SCCB_COUNTER [4] & 
// (((\sccb|Sub_address~24_combout ))))

	.dataa(\sccb|Sub_address~7_combout ),
	.datab(\sccb|Sub_address~6_combout ),
	.datac(\sccb|SCCB_COUNTER [4]),
	.datad(\sccb|Sub_address~24_combout ),
	.cin(gnd),
	.combout(\sccb|Sub_address~25_combout ),
	.cout());
// synopsys translate_off
defparam \sccb|Sub_address~25 .lut_mask = 16'hAFC0;
defparam \sccb|Sub_address~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N4
cycloneive_lcell_comb \sccb|Sub_address[1]~feeder (
// Equation(s):
// \sccb|Sub_address[1]~feeder_combout  = \sccb|Sub_address~25_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sccb|Sub_address~25_combout ),
	.cin(gnd),
	.combout(\sccb|Sub_address[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sccb|Sub_address[1]~feeder .lut_mask = 16'hFF00;
defparam \sccb|Sub_address[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y40_N5
dffeas \sccb|Sub_address[1] (
	.clk(\SCCB_clk~clkctrl_outclk ),
	.d(\sccb|Sub_address[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\sccb|state.HALT~q ),
	.ena(\sccb|Write_data[0]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sccb|Sub_address [1]),
	.prn(vcc));
// synopsys translate_off
defparam \sccb|Sub_address[1] .is_wysiwyg = "true";
defparam \sccb|Sub_address[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N16
cycloneive_lcell_comb \sccb|Sub_address~31 (
// Equation(s):
// \sccb|Sub_address~31_combout  = (\sccb|SCCB_COUNTER [2] & (!\sccb|SCCB_COUNTER [1] & ((\sccb|SCCB_COUNTER [3]) # (!\sccb|SCCB_COUNTER [0])))) # (!\sccb|SCCB_COUNTER [2] & (((!\sccb|SCCB_COUNTER [0] & !\sccb|SCCB_COUNTER [3]))))

	.dataa(\sccb|SCCB_COUNTER [2]),
	.datab(\sccb|SCCB_COUNTER [1]),
	.datac(\sccb|SCCB_COUNTER [0]),
	.datad(\sccb|SCCB_COUNTER [3]),
	.cin(gnd),
	.combout(\sccb|Sub_address~31_combout ),
	.cout());
// synopsys translate_off
defparam \sccb|Sub_address~31 .lut_mask = 16'h2207;
defparam \sccb|Sub_address~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N14
cycloneive_lcell_comb \sccb|Sub_address~30 (
// Equation(s):
// \sccb|Sub_address~30_combout  = (\sccb|SCCB_COUNTER [2] & (!\sccb|SCCB_COUNTER [3] & ((!\sccb|SCCB_COUNTER [4])))) # (!\sccb|SCCB_COUNTER [2] & (\sccb|SCCB_COUNTER [3] & (\sccb|SCCB_COUNTER [1])))

	.dataa(\sccb|SCCB_COUNTER [2]),
	.datab(\sccb|SCCB_COUNTER [3]),
	.datac(\sccb|SCCB_COUNTER [1]),
	.datad(\sccb|SCCB_COUNTER [4]),
	.cin(gnd),
	.combout(\sccb|Sub_address~30_combout ),
	.cout());
// synopsys translate_off
defparam \sccb|Sub_address~30 .lut_mask = 16'h4062;
defparam \sccb|Sub_address~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N26
cycloneive_lcell_comb \sccb|Sub_address~32 (
// Equation(s):
// \sccb|Sub_address~32_combout  = (!\sccb|SCCB_COUNTER [5] & ((\sccb|Sub_address~30_combout ) # ((\sccb|Sub_address~31_combout  & \sccb|SCCB_COUNTER [4]))))

	.dataa(\sccb|Sub_address~31_combout ),
	.datab(\sccb|SCCB_COUNTER [5]),
	.datac(\sccb|Sub_address~30_combout ),
	.datad(\sccb|SCCB_COUNTER [4]),
	.cin(gnd),
	.combout(\sccb|Sub_address~32_combout ),
	.cout());
// synopsys translate_off
defparam \sccb|Sub_address~32 .lut_mask = 16'h3230;
defparam \sccb|Sub_address~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N12
cycloneive_lcell_comb \sccb|Sub_address~57 (
// Equation(s):
// \sccb|Sub_address~57_combout  = (\sccb|SCCB_COUNTER [2] & ((\sccb|SCCB_COUNTER [1] & (!\sccb|SCCB_COUNTER [0])) # (!\sccb|SCCB_COUNTER [1] & ((!\sccb|SCCB_COUNTER [4]))))) # (!\sccb|SCCB_COUNTER [2] & (\sccb|SCCB_COUNTER [1] $ (\sccb|SCCB_COUNTER [0] $ 
// (!\sccb|SCCB_COUNTER [4]))))

	.dataa(\sccb|SCCB_COUNTER [2]),
	.datab(\sccb|SCCB_COUNTER [1]),
	.datac(\sccb|SCCB_COUNTER [0]),
	.datad(\sccb|SCCB_COUNTER [4]),
	.cin(gnd),
	.combout(\sccb|Sub_address~57_combout ),
	.cout());
// synopsys translate_off
defparam \sccb|Sub_address~57 .lut_mask = 16'h1C6B;
defparam \sccb|Sub_address~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N6
cycloneive_lcell_comb \sccb|Sub_address~58 (
// Equation(s):
// \sccb|Sub_address~58_combout  = (\sccb|SCCB_COUNTER [1] & ((\sccb|SCCB_COUNTER [3] & (\sccb|Sub_address~57_combout )) # (!\sccb|SCCB_COUNTER [3] & ((!\sccb|SCCB_COUNTER [4]))))) # (!\sccb|SCCB_COUNTER [1] & (\sccb|Sub_address~57_combout  & 
// (\sccb|SCCB_COUNTER [3] $ (\sccb|SCCB_COUNTER [4]))))

	.dataa(\sccb|Sub_address~57_combout ),
	.datab(\sccb|SCCB_COUNTER [3]),
	.datac(\sccb|SCCB_COUNTER [1]),
	.datad(\sccb|SCCB_COUNTER [4]),
	.cin(gnd),
	.combout(\sccb|Sub_address~58_combout ),
	.cout());
// synopsys translate_off
defparam \sccb|Sub_address~58 .lut_mask = 16'h82B8;
defparam \sccb|Sub_address~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N2
cycloneive_lcell_comb \sccb|Sub_address~33 (
// Equation(s):
// \sccb|Sub_address~33_combout  = (\sccb|Sub_address~32_combout ) # ((\sccb|SCCB_COUNTER [5] & \sccb|Sub_address~58_combout ))

	.dataa(\sccb|Sub_address~32_combout ),
	.datab(\sccb|SCCB_COUNTER [5]),
	.datac(gnd),
	.datad(\sccb|Sub_address~58_combout ),
	.cin(gnd),
	.combout(\sccb|Sub_address~33_combout ),
	.cout());
// synopsys translate_off
defparam \sccb|Sub_address~33 .lut_mask = 16'hEEAA;
defparam \sccb|Sub_address~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y38_N3
dffeas \sccb|Sub_address[2] (
	.clk(\SCCB_clk~clkctrl_outclk ),
	.d(\sccb|Sub_address~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\sccb|state.HALT~q ),
	.sload(gnd),
	.ena(\sccb|Write_data[0]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sccb|Sub_address [2]),
	.prn(vcc));
// synopsys translate_off
defparam \sccb|Sub_address[2] .is_wysiwyg = "true";
defparam \sccb|Sub_address[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N0
cycloneive_lcell_comb \sccb|Sub_address~15 (
// Equation(s):
// \sccb|Sub_address~15_combout  = (\sccb|SCCB_COUNTER [1] & (\sccb|SCCB_COUNTER [0] $ (((\sccb|SCCB_COUNTER [3]) # (!\sccb|SCCB_COUNTER [2])))))

	.dataa(\sccb|SCCB_COUNTER [2]),
	.datab(\sccb|SCCB_COUNTER [3]),
	.datac(\sccb|SCCB_COUNTER [1]),
	.datad(\sccb|SCCB_COUNTER [0]),
	.cin(gnd),
	.combout(\sccb|Sub_address~15_combout ),
	.cout());
// synopsys translate_off
defparam \sccb|Sub_address~15 .lut_mask = 16'h20D0;
defparam \sccb|Sub_address~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N30
cycloneive_lcell_comb \sccb|Sub_address~14 (
// Equation(s):
// \sccb|Sub_address~14_combout  = (\sccb|SCCB_COUNTER [3] & (((!\sccb|SCCB_COUNTER [0]) # (!\sccb|SCCB_COUNTER [1])))) # (!\sccb|SCCB_COUNTER [3] & ((\sccb|SCCB_COUNTER [2]) # ((!\sccb|SCCB_COUNTER [1] & !\sccb|SCCB_COUNTER [0]))))

	.dataa(\sccb|SCCB_COUNTER [2]),
	.datab(\sccb|SCCB_COUNTER [3]),
	.datac(\sccb|SCCB_COUNTER [1]),
	.datad(\sccb|SCCB_COUNTER [0]),
	.cin(gnd),
	.combout(\sccb|Sub_address~14_combout ),
	.cout());
// synopsys translate_off
defparam \sccb|Sub_address~14 .lut_mask = 16'h2EEF;
defparam \sccb|Sub_address~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N6
cycloneive_lcell_comb \sccb|Sub_address~56 (
// Equation(s):
// \sccb|Sub_address~56_combout  = (\sccb|SCCB_COUNTER [4] & (\sccb|Sub_address~15_combout )) # (!\sccb|SCCB_COUNTER [4] & ((\sccb|Sub_address~14_combout )))

	.dataa(gnd),
	.datab(\sccb|Sub_address~15_combout ),
	.datac(\sccb|Sub_address~14_combout ),
	.datad(\sccb|SCCB_COUNTER [4]),
	.cin(gnd),
	.combout(\sccb|Sub_address~56_combout ),
	.cout());
// synopsys translate_off
defparam \sccb|Sub_address~56 .lut_mask = 16'hCCF0;
defparam \sccb|Sub_address~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N22
cycloneive_lcell_comb \sccb|Sub_address~35 (
// Equation(s):
// \sccb|Sub_address~35_combout  = (\sccb|SCCB_COUNTER [0] & (\sccb|SCCB_COUNTER [3] $ (((!\sccb|SCCB_COUNTER [1] & \sccb|SCCB_COUNTER [4]))))) # (!\sccb|SCCB_COUNTER [0] & (\sccb|SCCB_COUNTER [4] & ((\sccb|SCCB_COUNTER [3]) # (\sccb|SCCB_COUNTER [1]))))

	.dataa(\sccb|SCCB_COUNTER [3]),
	.datab(\sccb|SCCB_COUNTER [1]),
	.datac(\sccb|SCCB_COUNTER [0]),
	.datad(\sccb|SCCB_COUNTER [4]),
	.cin(gnd),
	.combout(\sccb|Sub_address~35_combout ),
	.cout());
// synopsys translate_off
defparam \sccb|Sub_address~35 .lut_mask = 16'h9EA0;
defparam \sccb|Sub_address~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N8
cycloneive_lcell_comb \sccb|Sub_address~34 (
// Equation(s):
// \sccb|Sub_address~34_combout  = (\sccb|SCCB_COUNTER [1] & (!\sccb|SCCB_COUNTER [3] & (\sccb|SCCB_COUNTER [0] $ (!\sccb|SCCB_COUNTER [4])))) # (!\sccb|SCCB_COUNTER [1] & ((\sccb|SCCB_COUNTER [4] & ((\sccb|SCCB_COUNTER [0]))) # (!\sccb|SCCB_COUNTER [4] & 
// (!\sccb|SCCB_COUNTER [3]))))

	.dataa(\sccb|SCCB_COUNTER [3]),
	.datab(\sccb|SCCB_COUNTER [1]),
	.datac(\sccb|SCCB_COUNTER [0]),
	.datad(\sccb|SCCB_COUNTER [4]),
	.cin(gnd),
	.combout(\sccb|Sub_address~34_combout ),
	.cout());
// synopsys translate_off
defparam \sccb|Sub_address~34 .lut_mask = 16'h7015;
defparam \sccb|Sub_address~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N24
cycloneive_lcell_comb \sccb|Sub_address~36 (
// Equation(s):
// \sccb|Sub_address~36_combout  = (!\sccb|SCCB_COUNTER [5] & ((\sccb|SCCB_COUNTER [2] & ((\sccb|Sub_address~34_combout ))) # (!\sccb|SCCB_COUNTER [2] & (\sccb|Sub_address~35_combout ))))

	.dataa(\sccb|Sub_address~35_combout ),
	.datab(\sccb|SCCB_COUNTER [5]),
	.datac(\sccb|Sub_address~34_combout ),
	.datad(\sccb|SCCB_COUNTER [2]),
	.cin(gnd),
	.combout(\sccb|Sub_address~36_combout ),
	.cout());
// synopsys translate_off
defparam \sccb|Sub_address~36 .lut_mask = 16'h3022;
defparam \sccb|Sub_address~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N28
cycloneive_lcell_comb \sccb|Sub_address~37 (
// Equation(s):
// \sccb|Sub_address~37_combout  = (\sccb|Sub_address~36_combout ) # ((\sccb|SCCB_COUNTER [5] & \sccb|Sub_address~56_combout ))

	.dataa(gnd),
	.datab(\sccb|SCCB_COUNTER [5]),
	.datac(\sccb|Sub_address~56_combout ),
	.datad(\sccb|Sub_address~36_combout ),
	.cin(gnd),
	.combout(\sccb|Sub_address~37_combout ),
	.cout());
// synopsys translate_off
defparam \sccb|Sub_address~37 .lut_mask = 16'hFFC0;
defparam \sccb|Sub_address~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y38_N29
dffeas \sccb|Sub_address[3] (
	.clk(\SCCB_clk~clkctrl_outclk ),
	.d(\sccb|Sub_address~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\sccb|state.HALT~q ),
	.sload(gnd),
	.ena(\sccb|Write_data[0]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sccb|Sub_address [3]),
	.prn(vcc));
// synopsys translate_off
defparam \sccb|Sub_address[3] .is_wysiwyg = "true";
defparam \sccb|Sub_address[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N26
cycloneive_lcell_comb \sccb|Mux1~0 (
// Equation(s):
// \sccb|Mux1~0_combout  = (\sccb|state_counter [1] & (((\sccb|state_counter [0])))) # (!\sccb|state_counter [1] & ((\sccb|state_counter [0] & (\sccb|Sub_address [2])) # (!\sccb|state_counter [0] & ((\sccb|Sub_address [3])))))

	.dataa(\sccb|Sub_address [2]),
	.datab(\sccb|state_counter [1]),
	.datac(\sccb|state_counter [0]),
	.datad(\sccb|Sub_address [3]),
	.cin(gnd),
	.combout(\sccb|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \sccb|Mux1~0 .lut_mask = 16'hE3E0;
defparam \sccb|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N8
cycloneive_lcell_comb \sccb|Sub_address~23 (
// Equation(s):
// \sccb|Sub_address~23_combout  = (\sccb|SCCB_COUNTER [1] & (!\sccb|SCCB_COUNTER [0] & ((!\sccb|SCCB_COUNTER [4])))) # (!\sccb|SCCB_COUNTER [1] & (\sccb|SCCB_COUNTER [0] $ (((\sccb|SCCB_COUNTER [2] & !\sccb|SCCB_COUNTER [4])))))

	.dataa(\sccb|SCCB_COUNTER [1]),
	.datab(\sccb|SCCB_COUNTER [0]),
	.datac(\sccb|SCCB_COUNTER [2]),
	.datad(\sccb|SCCB_COUNTER [4]),
	.cin(gnd),
	.combout(\sccb|Sub_address~23_combout ),
	.cout());
// synopsys translate_off
defparam \sccb|Sub_address~23 .lut_mask = 16'h4436;
defparam \sccb|Sub_address~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N18
cycloneive_lcell_comb \sccb|Sub_address~22 (
// Equation(s):
// \sccb|Sub_address~22_combout  = (\sccb|SCCB_COUNTER [0] & (((!\sccb|SCCB_COUNTER [4])))) # (!\sccb|SCCB_COUNTER [0] & ((\sccb|SCCB_COUNTER [2] & ((\sccb|SCCB_COUNTER [4]))) # (!\sccb|SCCB_COUNTER [2] & ((!\sccb|SCCB_COUNTER [4]) # (!\sccb|SCCB_COUNTER 
// [1])))))

	.dataa(\sccb|SCCB_COUNTER [1]),
	.datab(\sccb|SCCB_COUNTER [0]),
	.datac(\sccb|SCCB_COUNTER [2]),
	.datad(\sccb|SCCB_COUNTER [4]),
	.cin(gnd),
	.combout(\sccb|Sub_address~22_combout ),
	.cout());
// synopsys translate_off
defparam \sccb|Sub_address~22 .lut_mask = 16'h31CF;
defparam \sccb|Sub_address~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N4
cycloneive_lcell_comb \sccb|Sub_address~20 (
// Equation(s):
// \sccb|Sub_address~20_combout  = (\sccb|SCCB_COUNTER [1] & (\sccb|SCCB_COUNTER [0] $ (((\sccb|SCCB_COUNTER [2] & \sccb|SCCB_COUNTER [4]))))) # (!\sccb|SCCB_COUNTER [1] & (\sccb|SCCB_COUNTER [0] & (\sccb|SCCB_COUNTER [2] $ (\sccb|SCCB_COUNTER [4]))))

	.dataa(\sccb|SCCB_COUNTER [1]),
	.datab(\sccb|SCCB_COUNTER [0]),
	.datac(\sccb|SCCB_COUNTER [2]),
	.datad(\sccb|SCCB_COUNTER [4]),
	.cin(gnd),
	.combout(\sccb|Sub_address~20_combout ),
	.cout());
// synopsys translate_off
defparam \sccb|Sub_address~20 .lut_mask = 16'h2CC8;
defparam \sccb|Sub_address~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N10
cycloneive_lcell_comb \sccb|Sub_address~19 (
// Equation(s):
// \sccb|Sub_address~19_combout  = (\sccb|SCCB_COUNTER [4] & (\sccb|SCCB_COUNTER [1] $ (((!\sccb|SCCB_COUNTER [0] & \sccb|SCCB_COUNTER [2]))))) # (!\sccb|SCCB_COUNTER [4] & (\sccb|SCCB_COUNTER [0] & (!\sccb|SCCB_COUNTER [2] & \sccb|SCCB_COUNTER [1])))

	.dataa(\sccb|SCCB_COUNTER [4]),
	.datab(\sccb|SCCB_COUNTER [0]),
	.datac(\sccb|SCCB_COUNTER [2]),
	.datad(\sccb|SCCB_COUNTER [1]),
	.cin(gnd),
	.combout(\sccb|Sub_address~19_combout ),
	.cout());
// synopsys translate_off
defparam \sccb|Sub_address~19 .lut_mask = 16'h8E20;
defparam \sccb|Sub_address~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N14
cycloneive_lcell_comb \sccb|Sub_address~26 (
// Equation(s):
// \sccb|Sub_address~26_combout  = (\sccb|SCCB_COUNTER [3] & ((\sccb|SCCB_COUNTER [5]) # ((\sccb|Sub_address~20_combout )))) # (!\sccb|SCCB_COUNTER [3] & (!\sccb|SCCB_COUNTER [5] & ((\sccb|Sub_address~19_combout ))))

	.dataa(\sccb|SCCB_COUNTER [3]),
	.datab(\sccb|SCCB_COUNTER [5]),
	.datac(\sccb|Sub_address~20_combout ),
	.datad(\sccb|Sub_address~19_combout ),
	.cin(gnd),
	.combout(\sccb|Sub_address~26_combout ),
	.cout());
// synopsys translate_off
defparam \sccb|Sub_address~26 .lut_mask = 16'hB9A8;
defparam \sccb|Sub_address~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N6
cycloneive_lcell_comb \sccb|Sub_address~27 (
// Equation(s):
// \sccb|Sub_address~27_combout  = (\sccb|Sub_address~26_combout  & ((\sccb|Sub_address~23_combout ) # ((!\sccb|SCCB_COUNTER [5])))) # (!\sccb|Sub_address~26_combout  & (((\sccb|Sub_address~22_combout  & \sccb|SCCB_COUNTER [5]))))

	.dataa(\sccb|Sub_address~23_combout ),
	.datab(\sccb|Sub_address~22_combout ),
	.datac(\sccb|Sub_address~26_combout ),
	.datad(\sccb|SCCB_COUNTER [5]),
	.cin(gnd),
	.combout(\sccb|Sub_address~27_combout ),
	.cout());
// synopsys translate_off
defparam \sccb|Sub_address~27 .lut_mask = 16'hACF0;
defparam \sccb|Sub_address~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y40_N7
dffeas \sccb|Sub_address[0] (
	.clk(\SCCB_clk~clkctrl_outclk ),
	.d(\sccb|Sub_address~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\sccb|state.HALT~q ),
	.sload(gnd),
	.ena(\sccb|Write_data[0]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sccb|Sub_address [0]),
	.prn(vcc));
// synopsys translate_off
defparam \sccb|Sub_address[0] .is_wysiwyg = "true";
defparam \sccb|Sub_address[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N24
cycloneive_lcell_comb \sccb|Mux1~1 (
// Equation(s):
// \sccb|Mux1~1_combout  = (\sccb|state_counter [1] & ((\sccb|Mux1~0_combout  & ((\sccb|Sub_address [0]))) # (!\sccb|Mux1~0_combout  & (\sccb|Sub_address [1])))) # (!\sccb|state_counter [1] & (((\sccb|Mux1~0_combout ))))

	.dataa(\sccb|Sub_address [1]),
	.datab(\sccb|state_counter [1]),
	.datac(\sccb|Mux1~0_combout ),
	.datad(\sccb|Sub_address [0]),
	.cin(gnd),
	.combout(\sccb|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \sccb|Mux1~1 .lut_mask = 16'hF838;
defparam \sccb|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N18
cycloneive_lcell_comb \sccb|sdiod~13 (
// Equation(s):
// \sccb|sdiod~13_combout  = (\sccb|state.Phase2~q  & ((\sccb|state_counter [2] & ((\sccb|Mux1~1_combout ))) # (!\sccb|state_counter [2] & (\sccb|Mux1~3_combout ))))

	.dataa(\sccb|state_counter [2]),
	.datab(\sccb|state.Phase2~q ),
	.datac(\sccb|Mux1~3_combout ),
	.datad(\sccb|Mux1~1_combout ),
	.cin(gnd),
	.combout(\sccb|sdiod~13_combout ),
	.cout());
// synopsys translate_off
defparam \sccb|sdiod~13 .lut_mask = 16'hC840;
defparam \sccb|sdiod~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N2
cycloneive_lcell_comb \sccb|curr_data~13 (
// Equation(s):
// \sccb|curr_data~13_combout  = (!\sccb|state_counter [3] & (!\sccb|state_counter [4] & ((\sccb|sdiod~15_combout ) # (\sccb|sdiod~13_combout ))))

	.dataa(\sccb|sdiod~15_combout ),
	.datab(\sccb|state_counter [3]),
	.datac(\sccb|state_counter [4]),
	.datad(\sccb|sdiod~13_combout ),
	.cin(gnd),
	.combout(\sccb|curr_data~13_combout ),
	.cout());
// synopsys translate_off
defparam \sccb|curr_data~13 .lut_mask = 16'h0302;
defparam \sccb|curr_data~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N16
cycloneive_lcell_comb \sccb|curr_data~11 (
// Equation(s):
// \sccb|curr_data~11_combout  = (\sccb|curr_data~7_combout ) # ((\sccb|curr_data~6_combout  & ((\sccb|curr_data~10_combout ) # (\sccb|curr_data~13_combout ))))

	.dataa(\sccb|curr_data~6_combout ),
	.datab(\sccb|curr_data~10_combout ),
	.datac(\sccb|curr_data~7_combout ),
	.datad(\sccb|curr_data~13_combout ),
	.cin(gnd),
	.combout(\sccb|curr_data~11_combout ),
	.cout());
// synopsys translate_off
defparam \sccb|curr_data~11 .lut_mask = 16'hFAF8;
defparam \sccb|curr_data~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y39_N17
dffeas \sccb|curr_data (
	.clk(\SCCB_clk~clkctrl_outclk ),
	.d(\sccb|curr_data~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sccb|curr_data~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sccb|curr_data .is_wysiwyg = "true";
defparam \sccb|curr_data .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N28
cycloneive_lcell_comb \sccb|sdiod~16 (
// Equation(s):
// \sccb|sdiod~16_combout  = (\sccb|cam_clk~q  & (\sccb|curr_data~q  & ((\sccb|sdiod~28_combout )))) # (!\sccb|cam_clk~q  & (((\sccb|sdiod~15_combout ))))

	.dataa(\sccb|cam_clk~q ),
	.datab(\sccb|curr_data~q ),
	.datac(\sccb|sdiod~15_combout ),
	.datad(\sccb|sdiod~28_combout ),
	.cin(gnd),
	.combout(\sccb|sdiod~16_combout ),
	.cout());
// synopsys translate_off
defparam \sccb|sdiod~16 .lut_mask = 16'hD850;
defparam \sccb|sdiod~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N30
cycloneive_lcell_comb \sccb|sdiod~8 (
// Equation(s):
// \sccb|sdiod~8_combout  = (!\sccb|state.BREAK~q  & !\sccb|cam_clk~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\sccb|state.BREAK~q ),
	.datad(\sccb|cam_clk~q ),
	.cin(gnd),
	.combout(\sccb|sdiod~8_combout ),
	.cout());
// synopsys translate_off
defparam \sccb|sdiod~8 .lut_mask = 16'h000F;
defparam \sccb|sdiod~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N6
cycloneive_lcell_comb \sccb|sdiod~9 (
// Equation(s):
// \sccb|sdiod~9_combout  = (\sccb|state.Phase4~q  & (!\sccb|state_counter [1] & (!\sccb|state.Phase3~q  & \sccb|Equal0~0_combout )))

	.dataa(\sccb|state.Phase4~q ),
	.datab(\sccb|state_counter [1]),
	.datac(\sccb|state.Phase3~q ),
	.datad(\sccb|Equal0~0_combout ),
	.cin(gnd),
	.combout(\sccb|sdiod~9_combout ),
	.cout());
// synopsys translate_off
defparam \sccb|sdiod~9 .lut_mask = 16'h0200;
defparam \sccb|sdiod~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y39_N4
cycloneive_lcell_comb \sccb|sdiod~6 (
// Equation(s):
// \sccb|sdiod~6_combout  = (\sccb|garbage2 [3] & (((!\sccb|garbage2 [2])))) # (!\sccb|garbage2 [3] & (\sccb|garbage2 [1] & (\sccb|garbage2 [2] & \sccb|garbage2 [0])))

	.dataa(\sccb|garbage2 [3]),
	.datab(\sccb|garbage2 [1]),
	.datac(\sccb|garbage2 [2]),
	.datad(\sccb|garbage2 [0]),
	.cin(gnd),
	.combout(\sccb|sdiod~6_combout ),
	.cout());
// synopsys translate_off
defparam \sccb|sdiod~6 .lut_mask = 16'h4A0A;
defparam \sccb|sdiod~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y39_N6
cycloneive_lcell_comb \sccb|sdiod~7 (
// Equation(s):
// \sccb|sdiod~7_combout  = (\sccb|state.BREAK~q  & (!\sccb|garbage2 [4] & (\sccb|sdiod~6_combout  & \sccb|Equal2~0_combout )))

	.dataa(\sccb|state.BREAK~q ),
	.datab(\sccb|garbage2 [4]),
	.datac(\sccb|sdiod~6_combout ),
	.datad(\sccb|Equal2~0_combout ),
	.cin(gnd),
	.combout(\sccb|sdiod~7_combout ),
	.cout());
// synopsys translate_off
defparam \sccb|sdiod~7 .lut_mask = 16'h2000;
defparam \sccb|sdiod~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N22
cycloneive_lcell_comb \sccb|sdiod~11 (
// Equation(s):
// \sccb|sdiod~11_combout  = (\sccb|sdiod~7_combout ) # ((\sccb|sdiod~8_combout  & ((\sccb|sdiod~10_combout ) # (\sccb|sdiod~9_combout ))))

	.dataa(\sccb|sdiod~8_combout ),
	.datab(\sccb|sdiod~10_combout ),
	.datac(\sccb|sdiod~9_combout ),
	.datad(\sccb|sdiod~7_combout ),
	.cin(gnd),
	.combout(\sccb|sdiod~11_combout ),
	.cout());
// synopsys translate_off
defparam \sccb|sdiod~11 .lut_mask = 16'hFFA8;
defparam \sccb|sdiod~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N12
cycloneive_lcell_comb \sccb|sdiod~29 (
// Equation(s):
// \sccb|sdiod~29_combout  = (!\sccb|cam_clk~q  & (!\sccb|state_counter [3] & (!\sccb|state_counter [4] & \sccb|sdiod~5_combout )))

	.dataa(\sccb|cam_clk~q ),
	.datab(\sccb|state_counter [3]),
	.datac(\sccb|state_counter [4]),
	.datad(\sccb|sdiod~5_combout ),
	.cin(gnd),
	.combout(\sccb|sdiod~29_combout ),
	.cout());
// synopsys translate_off
defparam \sccb|sdiod~29 .lut_mask = 16'h0100;
defparam \sccb|sdiod~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N16
cycloneive_lcell_comb \sccb|sdiod~12 (
// Equation(s):
// \sccb|sdiod~12_combout  = (!\sccb|state.Phase2~q  & ((\sccb|sdiod~29_combout ) # ((!\sccb|state.INPUT~q  & \sccb|sdiod~11_combout ))))

	.dataa(\sccb|state.INPUT~q ),
	.datab(\sccb|state.Phase2~q ),
	.datac(\sccb|sdiod~11_combout ),
	.datad(\sccb|sdiod~29_combout ),
	.cin(gnd),
	.combout(\sccb|sdiod~12_combout ),
	.cout());
// synopsys translate_off
defparam \sccb|sdiod~12 .lut_mask = 16'h3310;
defparam \sccb|sdiod~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N20
cycloneive_lcell_comb \sccb|sdiod~14 (
// Equation(s):
// \sccb|sdiod~14_combout  = (!\sccb|state.Phase1~q  & ((\sccb|sdiod~12_combout ) # ((\sccb|sdiod~13_combout  & !\sccb|cam_clk~q ))))

	.dataa(\sccb|state.Phase1~q ),
	.datab(\sccb|sdiod~13_combout ),
	.datac(\sccb|cam_clk~q ),
	.datad(\sccb|sdiod~12_combout ),
	.cin(gnd),
	.combout(\sccb|sdiod~14_combout ),
	.cout());
// synopsys translate_off
defparam \sccb|sdiod~14 .lut_mask = 16'h5504;
defparam \sccb|sdiod~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N0
cycloneive_lcell_comb \sccb|sdiod~17 (
// Equation(s):
// \sccb|sdiod~17_combout  = (\sccb|state.PREP~q  & (!\sccb|prep_sig1~q )) # (!\sccb|state.PREP~q  & (((\sccb|sdiod~16_combout ) # (\sccb|sdiod~14_combout ))))

	.dataa(\sccb|prep_sig1~q ),
	.datab(\sccb|sdiod~16_combout ),
	.datac(\sccb|state.PREP~q ),
	.datad(\sccb|sdiod~14_combout ),
	.cin(gnd),
	.combout(\sccb|sdiod~17_combout ),
	.cout());
// synopsys translate_off
defparam \sccb|sdiod~17 .lut_mask = 16'h5F5C;
defparam \sccb|sdiod~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N2
cycloneive_lcell_comb \sccb|sdiod~24 (
// Equation(s):
// \sccb|sdiod~24_combout  = (\sccb|state.Phase1~q ) # ((\sccb|state.Phase2~q ) # ((!\sccb|state.INPUT~q  & \sccb|state.Phase3~q )))

	.dataa(\sccb|state.Phase1~q ),
	.datab(\sccb|state.INPUT~q ),
	.datac(\sccb|state.Phase3~q ),
	.datad(\sccb|state.Phase2~q ),
	.cin(gnd),
	.combout(\sccb|sdiod~24_combout ),
	.cout());
// synopsys translate_off
defparam \sccb|sdiod~24 .lut_mask = 16'hFFBA;
defparam \sccb|sdiod~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N22
cycloneive_lcell_comb \sccb|sdiod~25 (
// Equation(s):
// \sccb|sdiod~25_combout  = (\sccb|sdiod~24_combout  & ((\sccb|cam_clk~q  & ((\sccb|Equal3~0_combout ))) # (!\sccb|cam_clk~q  & (!\sccb|LessThan2~0_combout ))))

	.dataa(\sccb|LessThan2~0_combout ),
	.datab(\sccb|cam_clk~q ),
	.datac(\sccb|sdiod~24_combout ),
	.datad(\sccb|Equal3~0_combout ),
	.cin(gnd),
	.combout(\sccb|sdiod~25_combout ),
	.cout());
// synopsys translate_off
defparam \sccb|sdiod~25 .lut_mask = 16'hD010;
defparam \sccb|sdiod~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N4
cycloneive_lcell_comb \sccb|sdiod~19 (
// Equation(s):
// \sccb|sdiod~19_combout  = (\sccb|state.INPUT~q  & ((\sccb|cam_clk~q  & ((\sccb|Equal3~0_combout ))) # (!\sccb|cam_clk~q  & ((!\sccb|Equal3~0_combout ) # (!\sccb|LessThan2~0_combout )))))

	.dataa(\sccb|LessThan2~0_combout ),
	.datab(\sccb|cam_clk~q ),
	.datac(\sccb|state.INPUT~q ),
	.datad(\sccb|Equal3~0_combout ),
	.cin(gnd),
	.combout(\sccb|sdiod~19_combout ),
	.cout());
// synopsys translate_off
defparam \sccb|sdiod~19 .lut_mask = 16'hD030;
defparam \sccb|sdiod~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N6
cycloneive_lcell_comb \sccb|sdiod~20 (
// Equation(s):
// \sccb|sdiod~20_combout  = (\sccb|cam_clk~q  & (\sccb|state_counter [1] $ ((\sccb|state_counter [0])))) # (!\sccb|cam_clk~q  & (!\sccb|state_counter [1] & ((\sccb|LessThan2~0_combout ))))

	.dataa(\sccb|cam_clk~q ),
	.datab(\sccb|state_counter [1]),
	.datac(\sccb|state_counter [0]),
	.datad(\sccb|LessThan2~0_combout ),
	.cin(gnd),
	.combout(\sccb|sdiod~20_combout ),
	.cout());
// synopsys translate_off
defparam \sccb|sdiod~20 .lut_mask = 16'h3928;
defparam \sccb|sdiod~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N28
cycloneive_lcell_comb \sccb|sdiod~21 (
// Equation(s):
// \sccb|sdiod~21_combout  = (\sccb|state.Phase4~q  & (((\sccb|Equal0~1_combout  & \sccb|sdiod~20_combout )))) # (!\sccb|state.Phase4~q  & (\sccb|state.FIN~q ))

	.dataa(\sccb|state.Phase4~q ),
	.datab(\sccb|state.FIN~q ),
	.datac(\sccb|Equal0~1_combout ),
	.datad(\sccb|sdiod~20_combout ),
	.cin(gnd),
	.combout(\sccb|sdiod~21_combout ),
	.cout());
// synopsys translate_off
defparam \sccb|sdiod~21 .lut_mask = 16'hE444;
defparam \sccb|sdiod~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N10
cycloneive_lcell_comb \sccb|sdiod~22 (
// Equation(s):
// \sccb|sdiod~22_combout  = (\sccb|state.BREAK~q ) # ((!\sccb|state.Phase3~q  & \sccb|sdiod~21_combout ))

	.dataa(\sccb|state.Phase3~q ),
	.datab(gnd),
	.datac(\sccb|state.BREAK~q ),
	.datad(\sccb|sdiod~21_combout ),
	.cin(gnd),
	.combout(\sccb|sdiod~22_combout ),
	.cout());
// synopsys translate_off
defparam \sccb|sdiod~22 .lut_mask = 16'hF5F0;
defparam \sccb|sdiod~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N12
cycloneive_lcell_comb \sccb|sdiod~23 (
// Equation(s):
// \sccb|sdiod~23_combout  = (\sccb|sdiod~18_combout  & ((\sccb|sdiod~19_combout ) # ((!\sccb|state.INPUT~q  & \sccb|sdiod~22_combout ))))

	.dataa(\sccb|state.INPUT~q ),
	.datab(\sccb|sdiod~18_combout ),
	.datac(\sccb|sdiod~19_combout ),
	.datad(\sccb|sdiod~22_combout ),
	.cin(gnd),
	.combout(\sccb|sdiod~23_combout ),
	.cout());
// synopsys translate_off
defparam \sccb|sdiod~23 .lut_mask = 16'hC4C0;
defparam \sccb|sdiod~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N8
cycloneive_lcell_comb \sccb|sdiod~26 (
// Equation(s):
// \sccb|sdiod~26_combout  = (\sccb|state.PREP~q ) # (((\sccb|sdiod~25_combout ) # (\sccb|sdiod~23_combout )) # (!\sccb|SCCB_COUNTER[2]~9_combout ))

	.dataa(\sccb|state.PREP~q ),
	.datab(\sccb|SCCB_COUNTER[2]~9_combout ),
	.datac(\sccb|sdiod~25_combout ),
	.datad(\sccb|sdiod~23_combout ),
	.cin(gnd),
	.combout(\sccb|sdiod~26_combout ),
	.cout());
// synopsys translate_off
defparam \sccb|sdiod~26 .lut_mask = 16'hFFFB;
defparam \sccb|sdiod~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y39_N1
dffeas \sccb|sdiod~reg0 (
	.clk(\SCCB_clk~clkctrl_outclk ),
	.d(\sccb|sdiod~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sccb|sdiod~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sccb|sdiod~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sccb|sdiod~reg0 .is_wysiwyg = "true";
defparam \sccb|sdiod~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y39_N15
dffeas \sccb|sdiod~en (
	.clk(\SCCB_clk~clkctrl_outclk ),
	.d(\sccb|SCCB_COUNTER[2]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sccb|sdiod~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sccb|sdiod~en_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sccb|sdiod~en .is_wysiwyg = "true";
defparam \sccb|sdiod~en .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N2
cycloneive_lcell_comb \sccb|sdioc~3 (
// Equation(s):
// \sccb|sdioc~3_combout  = (!\sccb|state.Phase4~q  & !\sccb|state.Phase3~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\sccb|state.Phase4~q ),
	.datad(\sccb|state.Phase3~q ),
	.cin(gnd),
	.combout(\sccb|sdioc~3_combout ),
	.cout());
// synopsys translate_off
defparam \sccb|sdioc~3 .lut_mask = 16'h000F;
defparam \sccb|sdioc~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N16
cycloneive_lcell_comb \sccb|sdioc~4 (
// Equation(s):
// \sccb|sdioc~4_combout  = (\sccb|state.BREAK~q ) # ((\sccb|sdioc~3_combout  & ((\sccb|sdioc~q ) # (\sccb|state.FIN~q ))))

	.dataa(\sccb|state.BREAK~q ),
	.datab(\sccb|sdioc~q ),
	.datac(\sccb|state.FIN~q ),
	.datad(\sccb|sdioc~3_combout ),
	.cin(gnd),
	.combout(\sccb|sdioc~4_combout ),
	.cout());
// synopsys translate_off
defparam \sccb|sdioc~4 .lut_mask = 16'hFEAA;
defparam \sccb|sdioc~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N18
cycloneive_lcell_comb \sccb|sdioc~5 (
// Equation(s):
// \sccb|sdioc~5_combout  = (\sccb|state.PREP~q ) # ((\sccb|state.STOP~q ) # ((\sccb|sdioc~2_combout  & \sccb|sdioc~4_combout )))

	.dataa(\sccb|state.PREP~q ),
	.datab(\sccb|state.STOP~q ),
	.datac(\sccb|sdioc~2_combout ),
	.datad(\sccb|sdioc~4_combout ),
	.cin(gnd),
	.combout(\sccb|sdioc~5_combout ),
	.cout());
// synopsys translate_off
defparam \sccb|sdioc~5 .lut_mask = 16'hFEEE;
defparam \sccb|sdioc~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N20
cycloneive_lcell_comb \sccb|sdioc~6 (
// Equation(s):
// \sccb|sdioc~6_combout  = (\sccb|sdioc~5_combout ) # ((\sccb|cam_clk~q  & ((!\sccb|sdioc~2_combout ) # (!\sccb|sdioc~3_combout ))))

	.dataa(\sccb|cam_clk~q ),
	.datab(\sccb|sdioc~3_combout ),
	.datac(\sccb|sdioc~2_combout ),
	.datad(\sccb|sdioc~5_combout ),
	.cin(gnd),
	.combout(\sccb|sdioc~6_combout ),
	.cout());
// synopsys translate_off
defparam \sccb|sdioc~6 .lut_mask = 16'hFF2A;
defparam \sccb|sdioc~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N0
cycloneive_lcell_comb \sccb|sdioc~feeder (
// Equation(s):
// \sccb|sdioc~feeder_combout  = \sccb|sdioc~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sccb|sdioc~6_combout ),
	.cin(gnd),
	.combout(\sccb|sdioc~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sccb|sdioc~feeder .lut_mask = 16'hFF00;
defparam \sccb|sdioc~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y38_N1
dffeas \sccb|sdioc (
	.clk(\SCCB_clk~clkctrl_outclk ),
	.d(\sccb|sdioc~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\sccb|state.HALT~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sccb|sdioc~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sccb|sdioc .is_wysiwyg = "true";
defparam \sccb|sdioc .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y14_N30
cycloneive_lcell_comb \Inoutmodule|VGA_Clk~0 (
// Equation(s):
// \Inoutmodule|VGA_Clk~0_combout  = !\Inoutmodule|VGA_Clk~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\Inoutmodule|VGA_Clk~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Inoutmodule|VGA_Clk~0_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|VGA_Clk~0 .lut_mask = 16'h0F0F;
defparam \Inoutmodule|VGA_Clk~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y14_N28
cycloneive_lcell_comb \Inoutmodule|VGA_Clk~feeder (
// Equation(s):
// \Inoutmodule|VGA_Clk~feeder_combout  = \Inoutmodule|VGA_Clk~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\Inoutmodule|VGA_Clk~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Inoutmodule|VGA_Clk~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|VGA_Clk~feeder .lut_mask = 16'hF0F0;
defparam \Inoutmodule|VGA_Clk~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y14_N29
dffeas \Inoutmodule|VGA_Clk (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\Inoutmodule|VGA_Clk~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inoutmodule|VGA_Clk~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Inoutmodule|VGA_Clk .is_wysiwyg = "true";
defparam \Inoutmodule|VGA_Clk .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X91_Y0_N15
cycloneive_io_ibuf \Cam_pclk~input (
	.i(Cam_pclk),
	.ibar(gnd),
	.o(\Cam_pclk~input_o ));
// synopsys translate_off
defparam \Cam_pclk~input .bus_hold = "false";
defparam \Cam_pclk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X68_Y26_N12
cycloneive_lcell_comb \Inoutmodule|horizontal_counter[0]~20 (
// Equation(s):
// \Inoutmodule|horizontal_counter[0]~20_combout  = \Inoutmodule|horizontal_counter [0] $ (VCC)
// \Inoutmodule|horizontal_counter[0]~21  = CARRY(\Inoutmodule|horizontal_counter [0])

	.dataa(\Inoutmodule|horizontal_counter [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Inoutmodule|horizontal_counter[0]~20_combout ),
	.cout(\Inoutmodule|horizontal_counter[0]~21 ));
// synopsys translate_off
defparam \Inoutmodule|horizontal_counter[0]~20 .lut_mask = 16'h55AA;
defparam \Inoutmodule|horizontal_counter[0]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y26_N8
cycloneive_lcell_comb \Inoutmodule|Equal6~1 (
// Equation(s):
// \Inoutmodule|Equal6~1_combout  = (((!\Inoutmodule|horizontal_counter [2]) # (!\Inoutmodule|horizontal_counter [1])) # (!\Inoutmodule|horizontal_counter [3])) # (!\Inoutmodule|horizontal_counter [0])

	.dataa(\Inoutmodule|horizontal_counter [0]),
	.datab(\Inoutmodule|horizontal_counter [3]),
	.datac(\Inoutmodule|horizontal_counter [1]),
	.datad(\Inoutmodule|horizontal_counter [2]),
	.cin(gnd),
	.combout(\Inoutmodule|Equal6~1_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|Equal6~1 .lut_mask = 16'h7FFF;
defparam \Inoutmodule|Equal6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y25_N22
cycloneive_lcell_comb \Inoutmodule|LessThan2~1 (
// Equation(s):
// \Inoutmodule|LessThan2~1_combout  = (!\Inoutmodule|horizontal_counter [15] & (!\Inoutmodule|horizontal_counter [11] & (!\Inoutmodule|horizontal_counter [12] & !\Inoutmodule|horizontal_counter [10])))

	.dataa(\Inoutmodule|horizontal_counter [15]),
	.datab(\Inoutmodule|horizontal_counter [11]),
	.datac(\Inoutmodule|horizontal_counter [12]),
	.datad(\Inoutmodule|horizontal_counter [10]),
	.cin(gnd),
	.combout(\Inoutmodule|LessThan2~1_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|LessThan2~1 .lut_mask = 16'h0001;
defparam \Inoutmodule|LessThan2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y25_N10
cycloneive_lcell_comb \Inoutmodule|horizontal_counter[15]~50 (
// Equation(s):
// \Inoutmodule|horizontal_counter[15]~50_combout  = (\Inoutmodule|horizontal_counter [15] & (!\Inoutmodule|horizontal_counter[14]~49 )) # (!\Inoutmodule|horizontal_counter [15] & ((\Inoutmodule|horizontal_counter[14]~49 ) # (GND)))
// \Inoutmodule|horizontal_counter[15]~51  = CARRY((!\Inoutmodule|horizontal_counter[14]~49 ) # (!\Inoutmodule|horizontal_counter [15]))

	.dataa(\Inoutmodule|horizontal_counter [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Inoutmodule|horizontal_counter[14]~49 ),
	.combout(\Inoutmodule|horizontal_counter[15]~50_combout ),
	.cout(\Inoutmodule|horizontal_counter[15]~51 ));
// synopsys translate_off
defparam \Inoutmodule|horizontal_counter[15]~50 .lut_mask = 16'h5A5F;
defparam \Inoutmodule|horizontal_counter[15]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y25_N12
cycloneive_lcell_comb \Inoutmodule|horizontal_counter[16]~52 (
// Equation(s):
// \Inoutmodule|horizontal_counter[16]~52_combout  = (\Inoutmodule|horizontal_counter [16] & (\Inoutmodule|horizontal_counter[15]~51  $ (GND))) # (!\Inoutmodule|horizontal_counter [16] & (!\Inoutmodule|horizontal_counter[15]~51  & VCC))
// \Inoutmodule|horizontal_counter[16]~53  = CARRY((\Inoutmodule|horizontal_counter [16] & !\Inoutmodule|horizontal_counter[15]~51 ))

	.dataa(\Inoutmodule|horizontal_counter [16]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Inoutmodule|horizontal_counter[15]~51 ),
	.combout(\Inoutmodule|horizontal_counter[16]~52_combout ),
	.cout(\Inoutmodule|horizontal_counter[16]~53 ));
// synopsys translate_off
defparam \Inoutmodule|horizontal_counter[16]~52 .lut_mask = 16'hA50A;
defparam \Inoutmodule|horizontal_counter[16]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: IOIBUF_X115_Y53_N15
cycloneive_io_ibuf \Run~input (
	.i(Run),
	.ibar(gnd),
	.o(\Run~input_o ));
// synopsys translate_off
defparam \Run~input .bus_hold = "false";
defparam \Run~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X67_Y30_N26
cycloneive_lcell_comb \Inoutmodule|state.SLEEP~0 (
// Equation(s):
// \Inoutmodule|state.SLEEP~0_combout  = (\Inoutmodule|state.SLEEP~q ) # (!\Run~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Inoutmodule|state.SLEEP~q ),
	.datad(\Run~input_o ),
	.cin(gnd),
	.combout(\Inoutmodule|state.SLEEP~0_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|state.SLEEP~0 .lut_mask = 16'hF0FF;
defparam \Inoutmodule|state.SLEEP~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y30_N27
dffeas \Inoutmodule|state.SLEEP (
	.clk(\Cam_pclk~input_o ),
	.d(\Inoutmodule|state.SLEEP~0_combout ),
	.asdata(vcc),
	.clrn(\Reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inoutmodule|state.SLEEP~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Inoutmodule|state.SLEEP .is_wysiwyg = "true";
defparam \Inoutmodule|state.SLEEP .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X79_Y0_N8
cycloneive_io_ibuf \Cam_vsync~input (
	.i(Cam_vsync),
	.ibar(gnd),
	.o(\Cam_vsync~input_o ));
// synopsys translate_off
defparam \Cam_vsync~input .bus_hold = "false";
defparam \Cam_vsync~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X67_Y30_N0
cycloneive_lcell_comb \Inoutmodule|Selector0~0 (
// Equation(s):
// \Inoutmodule|Selector0~0_combout  = (!\Inoutmodule|state.SLEEP~q  & !\Run~input_o )

	.dataa(\Inoutmodule|state.SLEEP~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Run~input_o ),
	.cin(gnd),
	.combout(\Inoutmodule|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|Selector0~0 .lut_mask = 16'h0055;
defparam \Inoutmodule|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y30_N28
cycloneive_lcell_comb \Inoutmodule|Selector2~0 (
// Equation(s):
// \Inoutmodule|Selector2~0_combout  = (\Inoutmodule|state.SLEEP~q  & (!\Inoutmodule|state.PREP~q  & !\Cam_vsync~input_o ))

	.dataa(\Inoutmodule|state.SLEEP~q ),
	.datab(gnd),
	.datac(\Inoutmodule|state.PREP~q ),
	.datad(\Cam_vsync~input_o ),
	.cin(gnd),
	.combout(\Inoutmodule|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|Selector2~0 .lut_mask = 16'h000A;
defparam \Inoutmodule|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y30_N29
dffeas \Inoutmodule|state.RUN (
	.clk(\Cam_pclk~input_o ),
	.d(\Inoutmodule|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(\Reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inoutmodule|state.RUN~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Inoutmodule|state.RUN .is_wysiwyg = "true";
defparam \Inoutmodule|state.RUN .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y30_N30
cycloneive_lcell_comb \Inoutmodule|Selector0~1 (
// Equation(s):
// \Inoutmodule|Selector0~1_combout  = (\Inoutmodule|Selector0~0_combout ) # ((\Cam_vsync~input_o  & ((\Inoutmodule|state.RUN~q ))) # (!\Cam_vsync~input_o  & (\Inoutmodule|state.PREP~q )))

	.dataa(\Cam_vsync~input_o ),
	.datab(\Inoutmodule|Selector0~0_combout ),
	.datac(\Inoutmodule|state.PREP~q ),
	.datad(\Inoutmodule|state.RUN~q ),
	.cin(gnd),
	.combout(\Inoutmodule|Selector0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|Selector0~1 .lut_mask = 16'hFEDC;
defparam \Inoutmodule|Selector0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y30_N31
dffeas \Inoutmodule|state.PREP (
	.clk(\Cam_pclk~input_o ),
	.d(\Inoutmodule|Selector0~1_combout ),
	.asdata(vcc),
	.clrn(\Reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inoutmodule|state.PREP~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Inoutmodule|state.PREP .is_wysiwyg = "true";
defparam \Inoutmodule|state.PREP .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y30_N4
cycloneive_lcell_comb \Inoutmodule|byte_num~0 (
// Equation(s):
// \Inoutmodule|byte_num~0_combout  = (!\Inoutmodule|byte_num~q  & !\Inoutmodule|state.PREP~q )

	.dataa(\Inoutmodule|byte_num~q ),
	.datab(gnd),
	.datac(\Inoutmodule|state.PREP~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Inoutmodule|byte_num~0_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|byte_num~0 .lut_mask = 16'h0505;
defparam \Inoutmodule|byte_num~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X100_Y0_N15
cycloneive_io_ibuf \Cam_href~input (
	.i(Cam_href),
	.ibar(gnd),
	.o(\Cam_href~input_o ));
// synopsys translate_off
defparam \Cam_href~input .bus_hold = "false";
defparam \Cam_href~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X67_Y30_N12
cycloneive_lcell_comb \Inoutmodule|counter[0]~18 (
// Equation(s):
// \Inoutmodule|counter[0]~18_combout  = (\Inoutmodule|state.SLEEP~q  & ((\Inoutmodule|state.PREP~q ) # ((\Cam_href~input_o  & \Inoutmodule|state.RUN~q ))))

	.dataa(\Cam_href~input_o ),
	.datab(\Inoutmodule|state.RUN~q ),
	.datac(\Inoutmodule|state.PREP~q ),
	.datad(\Inoutmodule|state.SLEEP~q ),
	.cin(gnd),
	.combout(\Inoutmodule|counter[0]~18_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|counter[0]~18 .lut_mask = 16'hF800;
defparam \Inoutmodule|counter[0]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y30_N1
dffeas \Inoutmodule|byte_num (
	.clk(\Cam_pclk~input_o ),
	.d(gnd),
	.asdata(\Inoutmodule|byte_num~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Inoutmodule|counter[0]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inoutmodule|byte_num~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Inoutmodule|byte_num .is_wysiwyg = "true";
defparam \Inoutmodule|byte_num .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y30_N18
cycloneive_lcell_comb \Inoutmodule|VRAM_in[13]~0 (
// Equation(s):
// \Inoutmodule|VRAM_in[13]~0_combout  = (\Inoutmodule|byte_num~q  & (\Cam_href~input_o  & \Inoutmodule|state.RUN~q ))

	.dataa(\Inoutmodule|byte_num~q ),
	.datab(gnd),
	.datac(\Cam_href~input_o ),
	.datad(\Inoutmodule|state.RUN~q ),
	.cin(gnd),
	.combout(\Inoutmodule|VRAM_in[13]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|VRAM_in[13]~0 .lut_mask = 16'hA000;
defparam \Inoutmodule|VRAM_in[13]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y25_N26
cycloneive_lcell_comb \Inoutmodule|horizontal_counter[7]~55 (
// Equation(s):
// \Inoutmodule|horizontal_counter[7]~55_combout  = (\Inoutmodule|state.SLEEP~q  & ((\Inoutmodule|VRAM_in[13]~0_combout ) # (\Inoutmodule|state.PREP~q )))

	.dataa(\Inoutmodule|state.SLEEP~q ),
	.datab(\Inoutmodule|VRAM_in[13]~0_combout ),
	.datac(\Inoutmodule|state.PREP~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Inoutmodule|horizontal_counter[7]~55_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|horizontal_counter[7]~55 .lut_mask = 16'hA8A8;
defparam \Inoutmodule|horizontal_counter[7]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y25_N13
dffeas \Inoutmodule|horizontal_counter[16] (
	.clk(\Cam_pclk~input_o ),
	.d(\Inoutmodule|horizontal_counter[16]~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Inoutmodule|horizontal_counter[15]~54_combout ),
	.sload(gnd),
	.ena(\Inoutmodule|horizontal_counter[7]~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inoutmodule|horizontal_counter [16]),
	.prn(vcc));
// synopsys translate_off
defparam \Inoutmodule|horizontal_counter[16] .is_wysiwyg = "true";
defparam \Inoutmodule|horizontal_counter[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y25_N14
cycloneive_lcell_comb \Inoutmodule|horizontal_counter[17]~56 (
// Equation(s):
// \Inoutmodule|horizontal_counter[17]~56_combout  = (\Inoutmodule|horizontal_counter [17] & (!\Inoutmodule|horizontal_counter[16]~53 )) # (!\Inoutmodule|horizontal_counter [17] & ((\Inoutmodule|horizontal_counter[16]~53 ) # (GND)))
// \Inoutmodule|horizontal_counter[17]~57  = CARRY((!\Inoutmodule|horizontal_counter[16]~53 ) # (!\Inoutmodule|horizontal_counter [17]))

	.dataa(gnd),
	.datab(\Inoutmodule|horizontal_counter [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Inoutmodule|horizontal_counter[16]~53 ),
	.combout(\Inoutmodule|horizontal_counter[17]~56_combout ),
	.cout(\Inoutmodule|horizontal_counter[17]~57 ));
// synopsys translate_off
defparam \Inoutmodule|horizontal_counter[17]~56 .lut_mask = 16'h3C3F;
defparam \Inoutmodule|horizontal_counter[17]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X68_Y25_N15
dffeas \Inoutmodule|horizontal_counter[17] (
	.clk(\Cam_pclk~input_o ),
	.d(\Inoutmodule|horizontal_counter[17]~56_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Inoutmodule|horizontal_counter[15]~54_combout ),
	.sload(gnd),
	.ena(\Inoutmodule|horizontal_counter[7]~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inoutmodule|horizontal_counter [17]),
	.prn(vcc));
// synopsys translate_off
defparam \Inoutmodule|horizontal_counter[17] .is_wysiwyg = "true";
defparam \Inoutmodule|horizontal_counter[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y25_N16
cycloneive_lcell_comb \Inoutmodule|horizontal_counter[18]~58 (
// Equation(s):
// \Inoutmodule|horizontal_counter[18]~58_combout  = (\Inoutmodule|horizontal_counter [18] & (\Inoutmodule|horizontal_counter[17]~57  $ (GND))) # (!\Inoutmodule|horizontal_counter [18] & (!\Inoutmodule|horizontal_counter[17]~57  & VCC))
// \Inoutmodule|horizontal_counter[18]~59  = CARRY((\Inoutmodule|horizontal_counter [18] & !\Inoutmodule|horizontal_counter[17]~57 ))

	.dataa(gnd),
	.datab(\Inoutmodule|horizontal_counter [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Inoutmodule|horizontal_counter[17]~57 ),
	.combout(\Inoutmodule|horizontal_counter[18]~58_combout ),
	.cout(\Inoutmodule|horizontal_counter[18]~59 ));
// synopsys translate_off
defparam \Inoutmodule|horizontal_counter[18]~58 .lut_mask = 16'hC30C;
defparam \Inoutmodule|horizontal_counter[18]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X68_Y25_N17
dffeas \Inoutmodule|horizontal_counter[18] (
	.clk(\Cam_pclk~input_o ),
	.d(\Inoutmodule|horizontal_counter[18]~58_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Inoutmodule|horizontal_counter[15]~54_combout ),
	.sload(gnd),
	.ena(\Inoutmodule|horizontal_counter[7]~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inoutmodule|horizontal_counter [18]),
	.prn(vcc));
// synopsys translate_off
defparam \Inoutmodule|horizontal_counter[18] .is_wysiwyg = "true";
defparam \Inoutmodule|horizontal_counter[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y25_N18
cycloneive_lcell_comb \Inoutmodule|horizontal_counter[19]~60 (
// Equation(s):
// \Inoutmodule|horizontal_counter[19]~60_combout  = \Inoutmodule|horizontal_counter [19] $ (\Inoutmodule|horizontal_counter[18]~59 )

	.dataa(gnd),
	.datab(\Inoutmodule|horizontal_counter [19]),
	.datac(gnd),
	.datad(gnd),
	.cin(\Inoutmodule|horizontal_counter[18]~59 ),
	.combout(\Inoutmodule|horizontal_counter[19]~60_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|horizontal_counter[19]~60 .lut_mask = 16'h3C3C;
defparam \Inoutmodule|horizontal_counter[19]~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X68_Y25_N19
dffeas \Inoutmodule|horizontal_counter[19] (
	.clk(\Cam_pclk~input_o ),
	.d(\Inoutmodule|horizontal_counter[19]~60_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Inoutmodule|horizontal_counter[15]~54_combout ),
	.sload(gnd),
	.ena(\Inoutmodule|horizontal_counter[7]~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inoutmodule|horizontal_counter [19]),
	.prn(vcc));
// synopsys translate_off
defparam \Inoutmodule|horizontal_counter[19] .is_wysiwyg = "true";
defparam \Inoutmodule|horizontal_counter[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y25_N28
cycloneive_lcell_comb \Inoutmodule|LessThan2~0 (
// Equation(s):
// \Inoutmodule|LessThan2~0_combout  = (!\Inoutmodule|horizontal_counter [16] & (!\Inoutmodule|horizontal_counter [17] & (!\Inoutmodule|horizontal_counter [14] & !\Inoutmodule|horizontal_counter [13])))

	.dataa(\Inoutmodule|horizontal_counter [16]),
	.datab(\Inoutmodule|horizontal_counter [17]),
	.datac(\Inoutmodule|horizontal_counter [14]),
	.datad(\Inoutmodule|horizontal_counter [13]),
	.cin(gnd),
	.combout(\Inoutmodule|LessThan2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|LessThan2~0 .lut_mask = 16'h0001;
defparam \Inoutmodule|LessThan2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y25_N24
cycloneive_lcell_comb \Inoutmodule|LessThan2~2 (
// Equation(s):
// \Inoutmodule|LessThan2~2_combout  = (\Inoutmodule|LessThan2~1_combout  & (!\Inoutmodule|horizontal_counter [19] & (!\Inoutmodule|horizontal_counter [18] & \Inoutmodule|LessThan2~0_combout )))

	.dataa(\Inoutmodule|LessThan2~1_combout ),
	.datab(\Inoutmodule|horizontal_counter [19]),
	.datac(\Inoutmodule|horizontal_counter [18]),
	.datad(\Inoutmodule|LessThan2~0_combout ),
	.cin(gnd),
	.combout(\Inoutmodule|LessThan2~2_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|LessThan2~2 .lut_mask = 16'h0200;
defparam \Inoutmodule|LessThan2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y26_N6
cycloneive_lcell_comb \Inoutmodule|Equal6~0 (
// Equation(s):
// \Inoutmodule|Equal6~0_combout  = ((\Inoutmodule|horizontal_counter [8]) # ((\Inoutmodule|horizontal_counter [7]) # (!\Inoutmodule|horizontal_counter [6]))) # (!\Inoutmodule|horizontal_counter [9])

	.dataa(\Inoutmodule|horizontal_counter [9]),
	.datab(\Inoutmodule|horizontal_counter [8]),
	.datac(\Inoutmodule|horizontal_counter [7]),
	.datad(\Inoutmodule|horizontal_counter [6]),
	.cin(gnd),
	.combout(\Inoutmodule|Equal6~0_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|Equal6~0 .lut_mask = 16'hFDFF;
defparam \Inoutmodule|Equal6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y26_N10
cycloneive_lcell_comb \Inoutmodule|Equal6~2 (
// Equation(s):
// \Inoutmodule|Equal6~2_combout  = (!\Inoutmodule|horizontal_counter [4]) # (!\Inoutmodule|horizontal_counter [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(\Inoutmodule|horizontal_counter [5]),
	.datad(\Inoutmodule|horizontal_counter [4]),
	.cin(gnd),
	.combout(\Inoutmodule|Equal6~2_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|Equal6~2 .lut_mask = 16'h0FFF;
defparam \Inoutmodule|Equal6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y25_N30
cycloneive_lcell_comb \Inoutmodule|Equal6~3 (
// Equation(s):
// \Inoutmodule|Equal6~3_combout  = (\Inoutmodule|Equal6~1_combout ) # (((\Inoutmodule|Equal6~0_combout ) # (\Inoutmodule|Equal6~2_combout )) # (!\Inoutmodule|LessThan2~2_combout ))

	.dataa(\Inoutmodule|Equal6~1_combout ),
	.datab(\Inoutmodule|LessThan2~2_combout ),
	.datac(\Inoutmodule|Equal6~0_combout ),
	.datad(\Inoutmodule|Equal6~2_combout ),
	.cin(gnd),
	.combout(\Inoutmodule|Equal6~3_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|Equal6~3 .lut_mask = 16'hFFFB;
defparam \Inoutmodule|Equal6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y25_N20
cycloneive_lcell_comb \Inoutmodule|horizontal_counter[15]~54 (
// Equation(s):
// \Inoutmodule|horizontal_counter[15]~54_combout  = (\Inoutmodule|state.PREP~q ) # (!\Inoutmodule|Equal6~3_combout )

	.dataa(\Inoutmodule|Equal6~3_combout ),
	.datab(gnd),
	.datac(\Inoutmodule|state.PREP~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Inoutmodule|horizontal_counter[15]~54_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|horizontal_counter[15]~54 .lut_mask = 16'hF5F5;
defparam \Inoutmodule|horizontal_counter[15]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y26_N13
dffeas \Inoutmodule|horizontal_counter[0] (
	.clk(\Cam_pclk~input_o ),
	.d(\Inoutmodule|horizontal_counter[0]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Inoutmodule|horizontal_counter[15]~54_combout ),
	.sload(gnd),
	.ena(\Inoutmodule|horizontal_counter[7]~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inoutmodule|horizontal_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Inoutmodule|horizontal_counter[0] .is_wysiwyg = "true";
defparam \Inoutmodule|horizontal_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y26_N14
cycloneive_lcell_comb \Inoutmodule|horizontal_counter[1]~22 (
// Equation(s):
// \Inoutmodule|horizontal_counter[1]~22_combout  = (\Inoutmodule|horizontal_counter [1] & (!\Inoutmodule|horizontal_counter[0]~21 )) # (!\Inoutmodule|horizontal_counter [1] & ((\Inoutmodule|horizontal_counter[0]~21 ) # (GND)))
// \Inoutmodule|horizontal_counter[1]~23  = CARRY((!\Inoutmodule|horizontal_counter[0]~21 ) # (!\Inoutmodule|horizontal_counter [1]))

	.dataa(gnd),
	.datab(\Inoutmodule|horizontal_counter [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Inoutmodule|horizontal_counter[0]~21 ),
	.combout(\Inoutmodule|horizontal_counter[1]~22_combout ),
	.cout(\Inoutmodule|horizontal_counter[1]~23 ));
// synopsys translate_off
defparam \Inoutmodule|horizontal_counter[1]~22 .lut_mask = 16'h3C3F;
defparam \Inoutmodule|horizontal_counter[1]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X68_Y26_N15
dffeas \Inoutmodule|horizontal_counter[1] (
	.clk(\Cam_pclk~input_o ),
	.d(\Inoutmodule|horizontal_counter[1]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Inoutmodule|horizontal_counter[15]~54_combout ),
	.sload(gnd),
	.ena(\Inoutmodule|horizontal_counter[7]~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inoutmodule|horizontal_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Inoutmodule|horizontal_counter[1] .is_wysiwyg = "true";
defparam \Inoutmodule|horizontal_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y26_N16
cycloneive_lcell_comb \Inoutmodule|horizontal_counter[2]~24 (
// Equation(s):
// \Inoutmodule|horizontal_counter[2]~24_combout  = (\Inoutmodule|horizontal_counter [2] & (\Inoutmodule|horizontal_counter[1]~23  $ (GND))) # (!\Inoutmodule|horizontal_counter [2] & (!\Inoutmodule|horizontal_counter[1]~23  & VCC))
// \Inoutmodule|horizontal_counter[2]~25  = CARRY((\Inoutmodule|horizontal_counter [2] & !\Inoutmodule|horizontal_counter[1]~23 ))

	.dataa(gnd),
	.datab(\Inoutmodule|horizontal_counter [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Inoutmodule|horizontal_counter[1]~23 ),
	.combout(\Inoutmodule|horizontal_counter[2]~24_combout ),
	.cout(\Inoutmodule|horizontal_counter[2]~25 ));
// synopsys translate_off
defparam \Inoutmodule|horizontal_counter[2]~24 .lut_mask = 16'hC30C;
defparam \Inoutmodule|horizontal_counter[2]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X68_Y26_N17
dffeas \Inoutmodule|horizontal_counter[2] (
	.clk(\Cam_pclk~input_o ),
	.d(\Inoutmodule|horizontal_counter[2]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Inoutmodule|horizontal_counter[15]~54_combout ),
	.sload(gnd),
	.ena(\Inoutmodule|horizontal_counter[7]~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inoutmodule|horizontal_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Inoutmodule|horizontal_counter[2] .is_wysiwyg = "true";
defparam \Inoutmodule|horizontal_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y26_N18
cycloneive_lcell_comb \Inoutmodule|horizontal_counter[3]~26 (
// Equation(s):
// \Inoutmodule|horizontal_counter[3]~26_combout  = (\Inoutmodule|horizontal_counter [3] & (!\Inoutmodule|horizontal_counter[2]~25 )) # (!\Inoutmodule|horizontal_counter [3] & ((\Inoutmodule|horizontal_counter[2]~25 ) # (GND)))
// \Inoutmodule|horizontal_counter[3]~27  = CARRY((!\Inoutmodule|horizontal_counter[2]~25 ) # (!\Inoutmodule|horizontal_counter [3]))

	.dataa(gnd),
	.datab(\Inoutmodule|horizontal_counter [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Inoutmodule|horizontal_counter[2]~25 ),
	.combout(\Inoutmodule|horizontal_counter[3]~26_combout ),
	.cout(\Inoutmodule|horizontal_counter[3]~27 ));
// synopsys translate_off
defparam \Inoutmodule|horizontal_counter[3]~26 .lut_mask = 16'h3C3F;
defparam \Inoutmodule|horizontal_counter[3]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X68_Y26_N19
dffeas \Inoutmodule|horizontal_counter[3] (
	.clk(\Cam_pclk~input_o ),
	.d(\Inoutmodule|horizontal_counter[3]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Inoutmodule|horizontal_counter[15]~54_combout ),
	.sload(gnd),
	.ena(\Inoutmodule|horizontal_counter[7]~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inoutmodule|horizontal_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Inoutmodule|horizontal_counter[3] .is_wysiwyg = "true";
defparam \Inoutmodule|horizontal_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y26_N20
cycloneive_lcell_comb \Inoutmodule|horizontal_counter[4]~28 (
// Equation(s):
// \Inoutmodule|horizontal_counter[4]~28_combout  = (\Inoutmodule|horizontal_counter [4] & (\Inoutmodule|horizontal_counter[3]~27  $ (GND))) # (!\Inoutmodule|horizontal_counter [4] & (!\Inoutmodule|horizontal_counter[3]~27  & VCC))
// \Inoutmodule|horizontal_counter[4]~29  = CARRY((\Inoutmodule|horizontal_counter [4] & !\Inoutmodule|horizontal_counter[3]~27 ))

	.dataa(gnd),
	.datab(\Inoutmodule|horizontal_counter [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Inoutmodule|horizontal_counter[3]~27 ),
	.combout(\Inoutmodule|horizontal_counter[4]~28_combout ),
	.cout(\Inoutmodule|horizontal_counter[4]~29 ));
// synopsys translate_off
defparam \Inoutmodule|horizontal_counter[4]~28 .lut_mask = 16'hC30C;
defparam \Inoutmodule|horizontal_counter[4]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X68_Y26_N21
dffeas \Inoutmodule|horizontal_counter[4] (
	.clk(\Cam_pclk~input_o ),
	.d(\Inoutmodule|horizontal_counter[4]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Inoutmodule|horizontal_counter[15]~54_combout ),
	.sload(gnd),
	.ena(\Inoutmodule|horizontal_counter[7]~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inoutmodule|horizontal_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Inoutmodule|horizontal_counter[4] .is_wysiwyg = "true";
defparam \Inoutmodule|horizontal_counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y26_N22
cycloneive_lcell_comb \Inoutmodule|horizontal_counter[5]~30 (
// Equation(s):
// \Inoutmodule|horizontal_counter[5]~30_combout  = (\Inoutmodule|horizontal_counter [5] & (!\Inoutmodule|horizontal_counter[4]~29 )) # (!\Inoutmodule|horizontal_counter [5] & ((\Inoutmodule|horizontal_counter[4]~29 ) # (GND)))
// \Inoutmodule|horizontal_counter[5]~31  = CARRY((!\Inoutmodule|horizontal_counter[4]~29 ) # (!\Inoutmodule|horizontal_counter [5]))

	.dataa(\Inoutmodule|horizontal_counter [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Inoutmodule|horizontal_counter[4]~29 ),
	.combout(\Inoutmodule|horizontal_counter[5]~30_combout ),
	.cout(\Inoutmodule|horizontal_counter[5]~31 ));
// synopsys translate_off
defparam \Inoutmodule|horizontal_counter[5]~30 .lut_mask = 16'h5A5F;
defparam \Inoutmodule|horizontal_counter[5]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X68_Y26_N23
dffeas \Inoutmodule|horizontal_counter[5] (
	.clk(\Cam_pclk~input_o ),
	.d(\Inoutmodule|horizontal_counter[5]~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Inoutmodule|horizontal_counter[15]~54_combout ),
	.sload(gnd),
	.ena(\Inoutmodule|horizontal_counter[7]~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inoutmodule|horizontal_counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Inoutmodule|horizontal_counter[5] .is_wysiwyg = "true";
defparam \Inoutmodule|horizontal_counter[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y26_N24
cycloneive_lcell_comb \Inoutmodule|horizontal_counter[6]~32 (
// Equation(s):
// \Inoutmodule|horizontal_counter[6]~32_combout  = (\Inoutmodule|horizontal_counter [6] & (\Inoutmodule|horizontal_counter[5]~31  $ (GND))) # (!\Inoutmodule|horizontal_counter [6] & (!\Inoutmodule|horizontal_counter[5]~31  & VCC))
// \Inoutmodule|horizontal_counter[6]~33  = CARRY((\Inoutmodule|horizontal_counter [6] & !\Inoutmodule|horizontal_counter[5]~31 ))

	.dataa(gnd),
	.datab(\Inoutmodule|horizontal_counter [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Inoutmodule|horizontal_counter[5]~31 ),
	.combout(\Inoutmodule|horizontal_counter[6]~32_combout ),
	.cout(\Inoutmodule|horizontal_counter[6]~33 ));
// synopsys translate_off
defparam \Inoutmodule|horizontal_counter[6]~32 .lut_mask = 16'hC30C;
defparam \Inoutmodule|horizontal_counter[6]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X68_Y26_N25
dffeas \Inoutmodule|horizontal_counter[6] (
	.clk(\Cam_pclk~input_o ),
	.d(\Inoutmodule|horizontal_counter[6]~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Inoutmodule|horizontal_counter[15]~54_combout ),
	.sload(gnd),
	.ena(\Inoutmodule|horizontal_counter[7]~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inoutmodule|horizontal_counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Inoutmodule|horizontal_counter[6] .is_wysiwyg = "true";
defparam \Inoutmodule|horizontal_counter[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y26_N26
cycloneive_lcell_comb \Inoutmodule|horizontal_counter[7]~34 (
// Equation(s):
// \Inoutmodule|horizontal_counter[7]~34_combout  = (\Inoutmodule|horizontal_counter [7] & (!\Inoutmodule|horizontal_counter[6]~33 )) # (!\Inoutmodule|horizontal_counter [7] & ((\Inoutmodule|horizontal_counter[6]~33 ) # (GND)))
// \Inoutmodule|horizontal_counter[7]~35  = CARRY((!\Inoutmodule|horizontal_counter[6]~33 ) # (!\Inoutmodule|horizontal_counter [7]))

	.dataa(\Inoutmodule|horizontal_counter [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Inoutmodule|horizontal_counter[6]~33 ),
	.combout(\Inoutmodule|horizontal_counter[7]~34_combout ),
	.cout(\Inoutmodule|horizontal_counter[7]~35 ));
// synopsys translate_off
defparam \Inoutmodule|horizontal_counter[7]~34 .lut_mask = 16'h5A5F;
defparam \Inoutmodule|horizontal_counter[7]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X68_Y26_N27
dffeas \Inoutmodule|horizontal_counter[7] (
	.clk(\Cam_pclk~input_o ),
	.d(\Inoutmodule|horizontal_counter[7]~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Inoutmodule|horizontal_counter[15]~54_combout ),
	.sload(gnd),
	.ena(\Inoutmodule|horizontal_counter[7]~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inoutmodule|horizontal_counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Inoutmodule|horizontal_counter[7] .is_wysiwyg = "true";
defparam \Inoutmodule|horizontal_counter[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y26_N28
cycloneive_lcell_comb \Inoutmodule|horizontal_counter[8]~36 (
// Equation(s):
// \Inoutmodule|horizontal_counter[8]~36_combout  = (\Inoutmodule|horizontal_counter [8] & (\Inoutmodule|horizontal_counter[7]~35  $ (GND))) # (!\Inoutmodule|horizontal_counter [8] & (!\Inoutmodule|horizontal_counter[7]~35  & VCC))
// \Inoutmodule|horizontal_counter[8]~37  = CARRY((\Inoutmodule|horizontal_counter [8] & !\Inoutmodule|horizontal_counter[7]~35 ))

	.dataa(gnd),
	.datab(\Inoutmodule|horizontal_counter [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Inoutmodule|horizontal_counter[7]~35 ),
	.combout(\Inoutmodule|horizontal_counter[8]~36_combout ),
	.cout(\Inoutmodule|horizontal_counter[8]~37 ));
// synopsys translate_off
defparam \Inoutmodule|horizontal_counter[8]~36 .lut_mask = 16'hC30C;
defparam \Inoutmodule|horizontal_counter[8]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X68_Y26_N29
dffeas \Inoutmodule|horizontal_counter[8] (
	.clk(\Cam_pclk~input_o ),
	.d(\Inoutmodule|horizontal_counter[8]~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Inoutmodule|horizontal_counter[15]~54_combout ),
	.sload(gnd),
	.ena(\Inoutmodule|horizontal_counter[7]~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inoutmodule|horizontal_counter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \Inoutmodule|horizontal_counter[8] .is_wysiwyg = "true";
defparam \Inoutmodule|horizontal_counter[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y26_N30
cycloneive_lcell_comb \Inoutmodule|horizontal_counter[9]~38 (
// Equation(s):
// \Inoutmodule|horizontal_counter[9]~38_combout  = (\Inoutmodule|horizontal_counter [9] & (!\Inoutmodule|horizontal_counter[8]~37 )) # (!\Inoutmodule|horizontal_counter [9] & ((\Inoutmodule|horizontal_counter[8]~37 ) # (GND)))
// \Inoutmodule|horizontal_counter[9]~39  = CARRY((!\Inoutmodule|horizontal_counter[8]~37 ) # (!\Inoutmodule|horizontal_counter [9]))

	.dataa(\Inoutmodule|horizontal_counter [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Inoutmodule|horizontal_counter[8]~37 ),
	.combout(\Inoutmodule|horizontal_counter[9]~38_combout ),
	.cout(\Inoutmodule|horizontal_counter[9]~39 ));
// synopsys translate_off
defparam \Inoutmodule|horizontal_counter[9]~38 .lut_mask = 16'h5A5F;
defparam \Inoutmodule|horizontal_counter[9]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X68_Y26_N31
dffeas \Inoutmodule|horizontal_counter[9] (
	.clk(\Cam_pclk~input_o ),
	.d(\Inoutmodule|horizontal_counter[9]~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Inoutmodule|horizontal_counter[15]~54_combout ),
	.sload(gnd),
	.ena(\Inoutmodule|horizontal_counter[7]~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inoutmodule|horizontal_counter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \Inoutmodule|horizontal_counter[9] .is_wysiwyg = "true";
defparam \Inoutmodule|horizontal_counter[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y25_N0
cycloneive_lcell_comb \Inoutmodule|horizontal_counter[10]~40 (
// Equation(s):
// \Inoutmodule|horizontal_counter[10]~40_combout  = (\Inoutmodule|horizontal_counter [10] & (\Inoutmodule|horizontal_counter[9]~39  $ (GND))) # (!\Inoutmodule|horizontal_counter [10] & (!\Inoutmodule|horizontal_counter[9]~39  & VCC))
// \Inoutmodule|horizontal_counter[10]~41  = CARRY((\Inoutmodule|horizontal_counter [10] & !\Inoutmodule|horizontal_counter[9]~39 ))

	.dataa(gnd),
	.datab(\Inoutmodule|horizontal_counter [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Inoutmodule|horizontal_counter[9]~39 ),
	.combout(\Inoutmodule|horizontal_counter[10]~40_combout ),
	.cout(\Inoutmodule|horizontal_counter[10]~41 ));
// synopsys translate_off
defparam \Inoutmodule|horizontal_counter[10]~40 .lut_mask = 16'hC30C;
defparam \Inoutmodule|horizontal_counter[10]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X68_Y25_N1
dffeas \Inoutmodule|horizontal_counter[10] (
	.clk(\Cam_pclk~input_o ),
	.d(\Inoutmodule|horizontal_counter[10]~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Inoutmodule|horizontal_counter[15]~54_combout ),
	.sload(gnd),
	.ena(\Inoutmodule|horizontal_counter[7]~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inoutmodule|horizontal_counter [10]),
	.prn(vcc));
// synopsys translate_off
defparam \Inoutmodule|horizontal_counter[10] .is_wysiwyg = "true";
defparam \Inoutmodule|horizontal_counter[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y25_N2
cycloneive_lcell_comb \Inoutmodule|horizontal_counter[11]~42 (
// Equation(s):
// \Inoutmodule|horizontal_counter[11]~42_combout  = (\Inoutmodule|horizontal_counter [11] & (!\Inoutmodule|horizontal_counter[10]~41 )) # (!\Inoutmodule|horizontal_counter [11] & ((\Inoutmodule|horizontal_counter[10]~41 ) # (GND)))
// \Inoutmodule|horizontal_counter[11]~43  = CARRY((!\Inoutmodule|horizontal_counter[10]~41 ) # (!\Inoutmodule|horizontal_counter [11]))

	.dataa(gnd),
	.datab(\Inoutmodule|horizontal_counter [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Inoutmodule|horizontal_counter[10]~41 ),
	.combout(\Inoutmodule|horizontal_counter[11]~42_combout ),
	.cout(\Inoutmodule|horizontal_counter[11]~43 ));
// synopsys translate_off
defparam \Inoutmodule|horizontal_counter[11]~42 .lut_mask = 16'h3C3F;
defparam \Inoutmodule|horizontal_counter[11]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X68_Y25_N3
dffeas \Inoutmodule|horizontal_counter[11] (
	.clk(\Cam_pclk~input_o ),
	.d(\Inoutmodule|horizontal_counter[11]~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Inoutmodule|horizontal_counter[15]~54_combout ),
	.sload(gnd),
	.ena(\Inoutmodule|horizontal_counter[7]~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inoutmodule|horizontal_counter [11]),
	.prn(vcc));
// synopsys translate_off
defparam \Inoutmodule|horizontal_counter[11] .is_wysiwyg = "true";
defparam \Inoutmodule|horizontal_counter[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y25_N4
cycloneive_lcell_comb \Inoutmodule|horizontal_counter[12]~44 (
// Equation(s):
// \Inoutmodule|horizontal_counter[12]~44_combout  = (\Inoutmodule|horizontal_counter [12] & (\Inoutmodule|horizontal_counter[11]~43  $ (GND))) # (!\Inoutmodule|horizontal_counter [12] & (!\Inoutmodule|horizontal_counter[11]~43  & VCC))
// \Inoutmodule|horizontal_counter[12]~45  = CARRY((\Inoutmodule|horizontal_counter [12] & !\Inoutmodule|horizontal_counter[11]~43 ))

	.dataa(gnd),
	.datab(\Inoutmodule|horizontal_counter [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Inoutmodule|horizontal_counter[11]~43 ),
	.combout(\Inoutmodule|horizontal_counter[12]~44_combout ),
	.cout(\Inoutmodule|horizontal_counter[12]~45 ));
// synopsys translate_off
defparam \Inoutmodule|horizontal_counter[12]~44 .lut_mask = 16'hC30C;
defparam \Inoutmodule|horizontal_counter[12]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X68_Y25_N5
dffeas \Inoutmodule|horizontal_counter[12] (
	.clk(\Cam_pclk~input_o ),
	.d(\Inoutmodule|horizontal_counter[12]~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Inoutmodule|horizontal_counter[15]~54_combout ),
	.sload(gnd),
	.ena(\Inoutmodule|horizontal_counter[7]~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inoutmodule|horizontal_counter [12]),
	.prn(vcc));
// synopsys translate_off
defparam \Inoutmodule|horizontal_counter[12] .is_wysiwyg = "true";
defparam \Inoutmodule|horizontal_counter[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y25_N6
cycloneive_lcell_comb \Inoutmodule|horizontal_counter[13]~46 (
// Equation(s):
// \Inoutmodule|horizontal_counter[13]~46_combout  = (\Inoutmodule|horizontal_counter [13] & (!\Inoutmodule|horizontal_counter[12]~45 )) # (!\Inoutmodule|horizontal_counter [13] & ((\Inoutmodule|horizontal_counter[12]~45 ) # (GND)))
// \Inoutmodule|horizontal_counter[13]~47  = CARRY((!\Inoutmodule|horizontal_counter[12]~45 ) # (!\Inoutmodule|horizontal_counter [13]))

	.dataa(\Inoutmodule|horizontal_counter [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Inoutmodule|horizontal_counter[12]~45 ),
	.combout(\Inoutmodule|horizontal_counter[13]~46_combout ),
	.cout(\Inoutmodule|horizontal_counter[13]~47 ));
// synopsys translate_off
defparam \Inoutmodule|horizontal_counter[13]~46 .lut_mask = 16'h5A5F;
defparam \Inoutmodule|horizontal_counter[13]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X68_Y25_N7
dffeas \Inoutmodule|horizontal_counter[13] (
	.clk(\Cam_pclk~input_o ),
	.d(\Inoutmodule|horizontal_counter[13]~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Inoutmodule|horizontal_counter[15]~54_combout ),
	.sload(gnd),
	.ena(\Inoutmodule|horizontal_counter[7]~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inoutmodule|horizontal_counter [13]),
	.prn(vcc));
// synopsys translate_off
defparam \Inoutmodule|horizontal_counter[13] .is_wysiwyg = "true";
defparam \Inoutmodule|horizontal_counter[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y25_N8
cycloneive_lcell_comb \Inoutmodule|horizontal_counter[14]~48 (
// Equation(s):
// \Inoutmodule|horizontal_counter[14]~48_combout  = (\Inoutmodule|horizontal_counter [14] & (\Inoutmodule|horizontal_counter[13]~47  $ (GND))) # (!\Inoutmodule|horizontal_counter [14] & (!\Inoutmodule|horizontal_counter[13]~47  & VCC))
// \Inoutmodule|horizontal_counter[14]~49  = CARRY((\Inoutmodule|horizontal_counter [14] & !\Inoutmodule|horizontal_counter[13]~47 ))

	.dataa(gnd),
	.datab(\Inoutmodule|horizontal_counter [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Inoutmodule|horizontal_counter[13]~47 ),
	.combout(\Inoutmodule|horizontal_counter[14]~48_combout ),
	.cout(\Inoutmodule|horizontal_counter[14]~49 ));
// synopsys translate_off
defparam \Inoutmodule|horizontal_counter[14]~48 .lut_mask = 16'hC30C;
defparam \Inoutmodule|horizontal_counter[14]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X68_Y25_N9
dffeas \Inoutmodule|horizontal_counter[14] (
	.clk(\Cam_pclk~input_o ),
	.d(\Inoutmodule|horizontal_counter[14]~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Inoutmodule|horizontal_counter[15]~54_combout ),
	.sload(gnd),
	.ena(\Inoutmodule|horizontal_counter[7]~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inoutmodule|horizontal_counter [14]),
	.prn(vcc));
// synopsys translate_off
defparam \Inoutmodule|horizontal_counter[14] .is_wysiwyg = "true";
defparam \Inoutmodule|horizontal_counter[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y25_N11
dffeas \Inoutmodule|horizontal_counter[15] (
	.clk(\Cam_pclk~input_o ),
	.d(\Inoutmodule|horizontal_counter[15]~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Inoutmodule|horizontal_counter[15]~54_combout ),
	.sload(gnd),
	.ena(\Inoutmodule|horizontal_counter[7]~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inoutmodule|horizontal_counter [15]),
	.prn(vcc));
// synopsys translate_off
defparam \Inoutmodule|horizontal_counter[15] .is_wysiwyg = "true";
defparam \Inoutmodule|horizontal_counter[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y24_N12
cycloneive_lcell_comb \Inoutmodule|vertical_counter[0]~20 (
// Equation(s):
// \Inoutmodule|vertical_counter[0]~20_combout  = \Inoutmodule|vertical_counter [0] $ (VCC)
// \Inoutmodule|vertical_counter[0]~21  = CARRY(\Inoutmodule|vertical_counter [0])

	.dataa(\Inoutmodule|vertical_counter [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Inoutmodule|vertical_counter[0]~20_combout ),
	.cout(\Inoutmodule|vertical_counter[0]~21 ));
// synopsys translate_off
defparam \Inoutmodule|vertical_counter[0]~20 .lut_mask = 16'h55AA;
defparam \Inoutmodule|vertical_counter[0]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y24_N10
cycloneive_lcell_comb \Inoutmodule|vertical_counter[0]~40 (
// Equation(s):
// \Inoutmodule|vertical_counter[0]~40_combout  = (\Inoutmodule|state.SLEEP~q  & ((\Inoutmodule|state.PREP~q ) # ((!\Inoutmodule|Equal6~3_combout  & \Inoutmodule|VRAM_in[13]~0_combout ))))

	.dataa(\Inoutmodule|Equal6~3_combout ),
	.datab(\Inoutmodule|VRAM_in[13]~0_combout ),
	.datac(\Inoutmodule|state.PREP~q ),
	.datad(\Inoutmodule|state.SLEEP~q ),
	.cin(gnd),
	.combout(\Inoutmodule|vertical_counter[0]~40_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|vertical_counter[0]~40 .lut_mask = 16'hF400;
defparam \Inoutmodule|vertical_counter[0]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y24_N13
dffeas \Inoutmodule|vertical_counter[0] (
	.clk(\Cam_pclk~input_o ),
	.d(\Inoutmodule|vertical_counter[0]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Inoutmodule|state.PREP~q ),
	.sload(gnd),
	.ena(\Inoutmodule|vertical_counter[0]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inoutmodule|vertical_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Inoutmodule|vertical_counter[0] .is_wysiwyg = "true";
defparam \Inoutmodule|vertical_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y24_N14
cycloneive_lcell_comb \Inoutmodule|vertical_counter[1]~22 (
// Equation(s):
// \Inoutmodule|vertical_counter[1]~22_combout  = (\Inoutmodule|vertical_counter [1] & (!\Inoutmodule|vertical_counter[0]~21 )) # (!\Inoutmodule|vertical_counter [1] & ((\Inoutmodule|vertical_counter[0]~21 ) # (GND)))
// \Inoutmodule|vertical_counter[1]~23  = CARRY((!\Inoutmodule|vertical_counter[0]~21 ) # (!\Inoutmodule|vertical_counter [1]))

	.dataa(gnd),
	.datab(\Inoutmodule|vertical_counter [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Inoutmodule|vertical_counter[0]~21 ),
	.combout(\Inoutmodule|vertical_counter[1]~22_combout ),
	.cout(\Inoutmodule|vertical_counter[1]~23 ));
// synopsys translate_off
defparam \Inoutmodule|vertical_counter[1]~22 .lut_mask = 16'h3C3F;
defparam \Inoutmodule|vertical_counter[1]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X68_Y24_N15
dffeas \Inoutmodule|vertical_counter[1] (
	.clk(\Cam_pclk~input_o ),
	.d(\Inoutmodule|vertical_counter[1]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Inoutmodule|state.PREP~q ),
	.sload(gnd),
	.ena(\Inoutmodule|vertical_counter[0]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inoutmodule|vertical_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Inoutmodule|vertical_counter[1] .is_wysiwyg = "true";
defparam \Inoutmodule|vertical_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y24_N16
cycloneive_lcell_comb \Inoutmodule|vertical_counter[2]~24 (
// Equation(s):
// \Inoutmodule|vertical_counter[2]~24_combout  = (\Inoutmodule|vertical_counter [2] & (\Inoutmodule|vertical_counter[1]~23  $ (GND))) # (!\Inoutmodule|vertical_counter [2] & (!\Inoutmodule|vertical_counter[1]~23  & VCC))
// \Inoutmodule|vertical_counter[2]~25  = CARRY((\Inoutmodule|vertical_counter [2] & !\Inoutmodule|vertical_counter[1]~23 ))

	.dataa(gnd),
	.datab(\Inoutmodule|vertical_counter [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Inoutmodule|vertical_counter[1]~23 ),
	.combout(\Inoutmodule|vertical_counter[2]~24_combout ),
	.cout(\Inoutmodule|vertical_counter[2]~25 ));
// synopsys translate_off
defparam \Inoutmodule|vertical_counter[2]~24 .lut_mask = 16'hC30C;
defparam \Inoutmodule|vertical_counter[2]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X68_Y24_N17
dffeas \Inoutmodule|vertical_counter[2] (
	.clk(\Cam_pclk~input_o ),
	.d(\Inoutmodule|vertical_counter[2]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Inoutmodule|state.PREP~q ),
	.sload(gnd),
	.ena(\Inoutmodule|vertical_counter[0]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inoutmodule|vertical_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Inoutmodule|vertical_counter[2] .is_wysiwyg = "true";
defparam \Inoutmodule|vertical_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y24_N18
cycloneive_lcell_comb \Inoutmodule|vertical_counter[3]~26 (
// Equation(s):
// \Inoutmodule|vertical_counter[3]~26_combout  = (\Inoutmodule|vertical_counter [3] & (!\Inoutmodule|vertical_counter[2]~25 )) # (!\Inoutmodule|vertical_counter [3] & ((\Inoutmodule|vertical_counter[2]~25 ) # (GND)))
// \Inoutmodule|vertical_counter[3]~27  = CARRY((!\Inoutmodule|vertical_counter[2]~25 ) # (!\Inoutmodule|vertical_counter [3]))

	.dataa(gnd),
	.datab(\Inoutmodule|vertical_counter [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Inoutmodule|vertical_counter[2]~25 ),
	.combout(\Inoutmodule|vertical_counter[3]~26_combout ),
	.cout(\Inoutmodule|vertical_counter[3]~27 ));
// synopsys translate_off
defparam \Inoutmodule|vertical_counter[3]~26 .lut_mask = 16'h3C3F;
defparam \Inoutmodule|vertical_counter[3]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X68_Y24_N19
dffeas \Inoutmodule|vertical_counter[3] (
	.clk(\Cam_pclk~input_o ),
	.d(\Inoutmodule|vertical_counter[3]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Inoutmodule|state.PREP~q ),
	.sload(gnd),
	.ena(\Inoutmodule|vertical_counter[0]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inoutmodule|vertical_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Inoutmodule|vertical_counter[3] .is_wysiwyg = "true";
defparam \Inoutmodule|vertical_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y24_N20
cycloneive_lcell_comb \Inoutmodule|vertical_counter[4]~28 (
// Equation(s):
// \Inoutmodule|vertical_counter[4]~28_combout  = (\Inoutmodule|vertical_counter [4] & (\Inoutmodule|vertical_counter[3]~27  $ (GND))) # (!\Inoutmodule|vertical_counter [4] & (!\Inoutmodule|vertical_counter[3]~27  & VCC))
// \Inoutmodule|vertical_counter[4]~29  = CARRY((\Inoutmodule|vertical_counter [4] & !\Inoutmodule|vertical_counter[3]~27 ))

	.dataa(gnd),
	.datab(\Inoutmodule|vertical_counter [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Inoutmodule|vertical_counter[3]~27 ),
	.combout(\Inoutmodule|vertical_counter[4]~28_combout ),
	.cout(\Inoutmodule|vertical_counter[4]~29 ));
// synopsys translate_off
defparam \Inoutmodule|vertical_counter[4]~28 .lut_mask = 16'hC30C;
defparam \Inoutmodule|vertical_counter[4]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X68_Y24_N21
dffeas \Inoutmodule|vertical_counter[4] (
	.clk(\Cam_pclk~input_o ),
	.d(\Inoutmodule|vertical_counter[4]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Inoutmodule|state.PREP~q ),
	.sload(gnd),
	.ena(\Inoutmodule|vertical_counter[0]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inoutmodule|vertical_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Inoutmodule|vertical_counter[4] .is_wysiwyg = "true";
defparam \Inoutmodule|vertical_counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y24_N22
cycloneive_lcell_comb \Inoutmodule|vertical_counter[5]~30 (
// Equation(s):
// \Inoutmodule|vertical_counter[5]~30_combout  = (\Inoutmodule|vertical_counter [5] & (!\Inoutmodule|vertical_counter[4]~29 )) # (!\Inoutmodule|vertical_counter [5] & ((\Inoutmodule|vertical_counter[4]~29 ) # (GND)))
// \Inoutmodule|vertical_counter[5]~31  = CARRY((!\Inoutmodule|vertical_counter[4]~29 ) # (!\Inoutmodule|vertical_counter [5]))

	.dataa(\Inoutmodule|vertical_counter [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Inoutmodule|vertical_counter[4]~29 ),
	.combout(\Inoutmodule|vertical_counter[5]~30_combout ),
	.cout(\Inoutmodule|vertical_counter[5]~31 ));
// synopsys translate_off
defparam \Inoutmodule|vertical_counter[5]~30 .lut_mask = 16'h5A5F;
defparam \Inoutmodule|vertical_counter[5]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X68_Y24_N23
dffeas \Inoutmodule|vertical_counter[5] (
	.clk(\Cam_pclk~input_o ),
	.d(\Inoutmodule|vertical_counter[5]~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Inoutmodule|state.PREP~q ),
	.sload(gnd),
	.ena(\Inoutmodule|vertical_counter[0]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inoutmodule|vertical_counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Inoutmodule|vertical_counter[5] .is_wysiwyg = "true";
defparam \Inoutmodule|vertical_counter[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y24_N24
cycloneive_lcell_comb \Inoutmodule|vertical_counter[6]~32 (
// Equation(s):
// \Inoutmodule|vertical_counter[6]~32_combout  = (\Inoutmodule|vertical_counter [6] & (\Inoutmodule|vertical_counter[5]~31  $ (GND))) # (!\Inoutmodule|vertical_counter [6] & (!\Inoutmodule|vertical_counter[5]~31  & VCC))
// \Inoutmodule|vertical_counter[6]~33  = CARRY((\Inoutmodule|vertical_counter [6] & !\Inoutmodule|vertical_counter[5]~31 ))

	.dataa(gnd),
	.datab(\Inoutmodule|vertical_counter [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Inoutmodule|vertical_counter[5]~31 ),
	.combout(\Inoutmodule|vertical_counter[6]~32_combout ),
	.cout(\Inoutmodule|vertical_counter[6]~33 ));
// synopsys translate_off
defparam \Inoutmodule|vertical_counter[6]~32 .lut_mask = 16'hC30C;
defparam \Inoutmodule|vertical_counter[6]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X68_Y24_N25
dffeas \Inoutmodule|vertical_counter[6] (
	.clk(\Cam_pclk~input_o ),
	.d(\Inoutmodule|vertical_counter[6]~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Inoutmodule|state.PREP~q ),
	.sload(gnd),
	.ena(\Inoutmodule|vertical_counter[0]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inoutmodule|vertical_counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Inoutmodule|vertical_counter[6] .is_wysiwyg = "true";
defparam \Inoutmodule|vertical_counter[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y24_N26
cycloneive_lcell_comb \Inoutmodule|vertical_counter[7]~34 (
// Equation(s):
// \Inoutmodule|vertical_counter[7]~34_combout  = (\Inoutmodule|vertical_counter [7] & (!\Inoutmodule|vertical_counter[6]~33 )) # (!\Inoutmodule|vertical_counter [7] & ((\Inoutmodule|vertical_counter[6]~33 ) # (GND)))
// \Inoutmodule|vertical_counter[7]~35  = CARRY((!\Inoutmodule|vertical_counter[6]~33 ) # (!\Inoutmodule|vertical_counter [7]))

	.dataa(\Inoutmodule|vertical_counter [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Inoutmodule|vertical_counter[6]~33 ),
	.combout(\Inoutmodule|vertical_counter[7]~34_combout ),
	.cout(\Inoutmodule|vertical_counter[7]~35 ));
// synopsys translate_off
defparam \Inoutmodule|vertical_counter[7]~34 .lut_mask = 16'h5A5F;
defparam \Inoutmodule|vertical_counter[7]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X68_Y24_N27
dffeas \Inoutmodule|vertical_counter[7] (
	.clk(\Cam_pclk~input_o ),
	.d(\Inoutmodule|vertical_counter[7]~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Inoutmodule|state.PREP~q ),
	.sload(gnd),
	.ena(\Inoutmodule|vertical_counter[0]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inoutmodule|vertical_counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Inoutmodule|vertical_counter[7] .is_wysiwyg = "true";
defparam \Inoutmodule|vertical_counter[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y24_N28
cycloneive_lcell_comb \Inoutmodule|vertical_counter[8]~36 (
// Equation(s):
// \Inoutmodule|vertical_counter[8]~36_combout  = (\Inoutmodule|vertical_counter [8] & (\Inoutmodule|vertical_counter[7]~35  $ (GND))) # (!\Inoutmodule|vertical_counter [8] & (!\Inoutmodule|vertical_counter[7]~35  & VCC))
// \Inoutmodule|vertical_counter[8]~37  = CARRY((\Inoutmodule|vertical_counter [8] & !\Inoutmodule|vertical_counter[7]~35 ))

	.dataa(gnd),
	.datab(\Inoutmodule|vertical_counter [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Inoutmodule|vertical_counter[7]~35 ),
	.combout(\Inoutmodule|vertical_counter[8]~36_combout ),
	.cout(\Inoutmodule|vertical_counter[8]~37 ));
// synopsys translate_off
defparam \Inoutmodule|vertical_counter[8]~36 .lut_mask = 16'hC30C;
defparam \Inoutmodule|vertical_counter[8]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X68_Y24_N29
dffeas \Inoutmodule|vertical_counter[8] (
	.clk(\Cam_pclk~input_o ),
	.d(\Inoutmodule|vertical_counter[8]~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Inoutmodule|state.PREP~q ),
	.sload(gnd),
	.ena(\Inoutmodule|vertical_counter[0]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inoutmodule|vertical_counter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \Inoutmodule|vertical_counter[8] .is_wysiwyg = "true";
defparam \Inoutmodule|vertical_counter[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y24_N8
cycloneive_lcell_comb \Inoutmodule|Add2~0 (
// Equation(s):
// \Inoutmodule|Add2~0_combout  = (\Inoutmodule|vertical_counter [0] & (\Inoutmodule|vertical_counter [2] $ (VCC))) # (!\Inoutmodule|vertical_counter [0] & (\Inoutmodule|vertical_counter [2] & VCC))
// \Inoutmodule|Add2~1  = CARRY((\Inoutmodule|vertical_counter [0] & \Inoutmodule|vertical_counter [2]))

	.dataa(\Inoutmodule|vertical_counter [0]),
	.datab(\Inoutmodule|vertical_counter [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Inoutmodule|Add2~0_combout ),
	.cout(\Inoutmodule|Add2~1 ));
// synopsys translate_off
defparam \Inoutmodule|Add2~0 .lut_mask = 16'h6688;
defparam \Inoutmodule|Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y24_N10
cycloneive_lcell_comb \Inoutmodule|Add2~2 (
// Equation(s):
// \Inoutmodule|Add2~2_combout  = (\Inoutmodule|vertical_counter [1] & ((\Inoutmodule|vertical_counter [3] & (\Inoutmodule|Add2~1  & VCC)) # (!\Inoutmodule|vertical_counter [3] & (!\Inoutmodule|Add2~1 )))) # (!\Inoutmodule|vertical_counter [1] & 
// ((\Inoutmodule|vertical_counter [3] & (!\Inoutmodule|Add2~1 )) # (!\Inoutmodule|vertical_counter [3] & ((\Inoutmodule|Add2~1 ) # (GND)))))
// \Inoutmodule|Add2~3  = CARRY((\Inoutmodule|vertical_counter [1] & (!\Inoutmodule|vertical_counter [3] & !\Inoutmodule|Add2~1 )) # (!\Inoutmodule|vertical_counter [1] & ((!\Inoutmodule|Add2~1 ) # (!\Inoutmodule|vertical_counter [3]))))

	.dataa(\Inoutmodule|vertical_counter [1]),
	.datab(\Inoutmodule|vertical_counter [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Inoutmodule|Add2~1 ),
	.combout(\Inoutmodule|Add2~2_combout ),
	.cout(\Inoutmodule|Add2~3 ));
// synopsys translate_off
defparam \Inoutmodule|Add2~2 .lut_mask = 16'h9617;
defparam \Inoutmodule|Add2~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y24_N12
cycloneive_lcell_comb \Inoutmodule|Add2~4 (
// Equation(s):
// \Inoutmodule|Add2~4_combout  = ((\Inoutmodule|vertical_counter [4] $ (\Inoutmodule|vertical_counter [2] $ (!\Inoutmodule|Add2~3 )))) # (GND)
// \Inoutmodule|Add2~5  = CARRY((\Inoutmodule|vertical_counter [4] & ((\Inoutmodule|vertical_counter [2]) # (!\Inoutmodule|Add2~3 ))) # (!\Inoutmodule|vertical_counter [4] & (\Inoutmodule|vertical_counter [2] & !\Inoutmodule|Add2~3 )))

	.dataa(\Inoutmodule|vertical_counter [4]),
	.datab(\Inoutmodule|vertical_counter [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Inoutmodule|Add2~3 ),
	.combout(\Inoutmodule|Add2~4_combout ),
	.cout(\Inoutmodule|Add2~5 ));
// synopsys translate_off
defparam \Inoutmodule|Add2~4 .lut_mask = 16'h698E;
defparam \Inoutmodule|Add2~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y24_N14
cycloneive_lcell_comb \Inoutmodule|Add2~6 (
// Equation(s):
// \Inoutmodule|Add2~6_combout  = (\Inoutmodule|vertical_counter [5] & ((\Inoutmodule|vertical_counter [3] & (\Inoutmodule|Add2~5  & VCC)) # (!\Inoutmodule|vertical_counter [3] & (!\Inoutmodule|Add2~5 )))) # (!\Inoutmodule|vertical_counter [5] & 
// ((\Inoutmodule|vertical_counter [3] & (!\Inoutmodule|Add2~5 )) # (!\Inoutmodule|vertical_counter [3] & ((\Inoutmodule|Add2~5 ) # (GND)))))
// \Inoutmodule|Add2~7  = CARRY((\Inoutmodule|vertical_counter [5] & (!\Inoutmodule|vertical_counter [3] & !\Inoutmodule|Add2~5 )) # (!\Inoutmodule|vertical_counter [5] & ((!\Inoutmodule|Add2~5 ) # (!\Inoutmodule|vertical_counter [3]))))

	.dataa(\Inoutmodule|vertical_counter [5]),
	.datab(\Inoutmodule|vertical_counter [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Inoutmodule|Add2~5 ),
	.combout(\Inoutmodule|Add2~6_combout ),
	.cout(\Inoutmodule|Add2~7 ));
// synopsys translate_off
defparam \Inoutmodule|Add2~6 .lut_mask = 16'h9617;
defparam \Inoutmodule|Add2~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y24_N16
cycloneive_lcell_comb \Inoutmodule|Add2~8 (
// Equation(s):
// \Inoutmodule|Add2~8_combout  = ((\Inoutmodule|vertical_counter [4] $ (\Inoutmodule|vertical_counter [6] $ (!\Inoutmodule|Add2~7 )))) # (GND)
// \Inoutmodule|Add2~9  = CARRY((\Inoutmodule|vertical_counter [4] & ((\Inoutmodule|vertical_counter [6]) # (!\Inoutmodule|Add2~7 ))) # (!\Inoutmodule|vertical_counter [4] & (\Inoutmodule|vertical_counter [6] & !\Inoutmodule|Add2~7 )))

	.dataa(\Inoutmodule|vertical_counter [4]),
	.datab(\Inoutmodule|vertical_counter [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Inoutmodule|Add2~7 ),
	.combout(\Inoutmodule|Add2~8_combout ),
	.cout(\Inoutmodule|Add2~9 ));
// synopsys translate_off
defparam \Inoutmodule|Add2~8 .lut_mask = 16'h698E;
defparam \Inoutmodule|Add2~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y24_N18
cycloneive_lcell_comb \Inoutmodule|Add2~10 (
// Equation(s):
// \Inoutmodule|Add2~10_combout  = (\Inoutmodule|vertical_counter [7] & ((\Inoutmodule|vertical_counter [5] & (\Inoutmodule|Add2~9  & VCC)) # (!\Inoutmodule|vertical_counter [5] & (!\Inoutmodule|Add2~9 )))) # (!\Inoutmodule|vertical_counter [7] & 
// ((\Inoutmodule|vertical_counter [5] & (!\Inoutmodule|Add2~9 )) # (!\Inoutmodule|vertical_counter [5] & ((\Inoutmodule|Add2~9 ) # (GND)))))
// \Inoutmodule|Add2~11  = CARRY((\Inoutmodule|vertical_counter [7] & (!\Inoutmodule|vertical_counter [5] & !\Inoutmodule|Add2~9 )) # (!\Inoutmodule|vertical_counter [7] & ((!\Inoutmodule|Add2~9 ) # (!\Inoutmodule|vertical_counter [5]))))

	.dataa(\Inoutmodule|vertical_counter [7]),
	.datab(\Inoutmodule|vertical_counter [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Inoutmodule|Add2~9 ),
	.combout(\Inoutmodule|Add2~10_combout ),
	.cout(\Inoutmodule|Add2~11 ));
// synopsys translate_off
defparam \Inoutmodule|Add2~10 .lut_mask = 16'h9617;
defparam \Inoutmodule|Add2~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y24_N20
cycloneive_lcell_comb \Inoutmodule|Add2~12 (
// Equation(s):
// \Inoutmodule|Add2~12_combout  = ((\Inoutmodule|vertical_counter [6] $ (\Inoutmodule|vertical_counter [8] $ (!\Inoutmodule|Add2~11 )))) # (GND)
// \Inoutmodule|Add2~13  = CARRY((\Inoutmodule|vertical_counter [6] & ((\Inoutmodule|vertical_counter [8]) # (!\Inoutmodule|Add2~11 ))) # (!\Inoutmodule|vertical_counter [6] & (\Inoutmodule|vertical_counter [8] & !\Inoutmodule|Add2~11 )))

	.dataa(\Inoutmodule|vertical_counter [6]),
	.datab(\Inoutmodule|vertical_counter [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Inoutmodule|Add2~11 ),
	.combout(\Inoutmodule|Add2~12_combout ),
	.cout(\Inoutmodule|Add2~13 ));
// synopsys translate_off
defparam \Inoutmodule|Add2~12 .lut_mask = 16'h698E;
defparam \Inoutmodule|Add2~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y25_N8
cycloneive_lcell_comb \Inoutmodule|VRAM_wraddress[7]~13 (
// Equation(s):
// \Inoutmodule|VRAM_wraddress[7]~13_combout  = (\Inoutmodule|horizontal_counter [7] & (\Inoutmodule|vertical_counter [0] $ (VCC))) # (!\Inoutmodule|horizontal_counter [7] & (\Inoutmodule|vertical_counter [0] & VCC))
// \Inoutmodule|VRAM_wraddress[7]~14  = CARRY((\Inoutmodule|horizontal_counter [7] & \Inoutmodule|vertical_counter [0]))

	.dataa(\Inoutmodule|horizontal_counter [7]),
	.datab(\Inoutmodule|vertical_counter [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Inoutmodule|VRAM_wraddress[7]~13_combout ),
	.cout(\Inoutmodule|VRAM_wraddress[7]~14 ));
// synopsys translate_off
defparam \Inoutmodule|VRAM_wraddress[7]~13 .lut_mask = 16'h6688;
defparam \Inoutmodule|VRAM_wraddress[7]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y25_N10
cycloneive_lcell_comb \Inoutmodule|VRAM_wraddress[8]~15 (
// Equation(s):
// \Inoutmodule|VRAM_wraddress[8]~15_combout  = (\Inoutmodule|vertical_counter [1] & ((\Inoutmodule|horizontal_counter [8] & (\Inoutmodule|VRAM_wraddress[7]~14  & VCC)) # (!\Inoutmodule|horizontal_counter [8] & (!\Inoutmodule|VRAM_wraddress[7]~14 )))) # 
// (!\Inoutmodule|vertical_counter [1] & ((\Inoutmodule|horizontal_counter [8] & (!\Inoutmodule|VRAM_wraddress[7]~14 )) # (!\Inoutmodule|horizontal_counter [8] & ((\Inoutmodule|VRAM_wraddress[7]~14 ) # (GND)))))
// \Inoutmodule|VRAM_wraddress[8]~16  = CARRY((\Inoutmodule|vertical_counter [1] & (!\Inoutmodule|horizontal_counter [8] & !\Inoutmodule|VRAM_wraddress[7]~14 )) # (!\Inoutmodule|vertical_counter [1] & ((!\Inoutmodule|VRAM_wraddress[7]~14 ) # 
// (!\Inoutmodule|horizontal_counter [8]))))

	.dataa(\Inoutmodule|vertical_counter [1]),
	.datab(\Inoutmodule|horizontal_counter [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Inoutmodule|VRAM_wraddress[7]~14 ),
	.combout(\Inoutmodule|VRAM_wraddress[8]~15_combout ),
	.cout(\Inoutmodule|VRAM_wraddress[8]~16 ));
// synopsys translate_off
defparam \Inoutmodule|VRAM_wraddress[8]~15 .lut_mask = 16'h9617;
defparam \Inoutmodule|VRAM_wraddress[8]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y25_N12
cycloneive_lcell_comb \Inoutmodule|VRAM_wraddress[9]~17 (
// Equation(s):
// \Inoutmodule|VRAM_wraddress[9]~17_combout  = ((\Inoutmodule|horizontal_counter [9] $ (\Inoutmodule|Add2~0_combout  $ (!\Inoutmodule|VRAM_wraddress[8]~16 )))) # (GND)
// \Inoutmodule|VRAM_wraddress[9]~18  = CARRY((\Inoutmodule|horizontal_counter [9] & ((\Inoutmodule|Add2~0_combout ) # (!\Inoutmodule|VRAM_wraddress[8]~16 ))) # (!\Inoutmodule|horizontal_counter [9] & (\Inoutmodule|Add2~0_combout  & 
// !\Inoutmodule|VRAM_wraddress[8]~16 )))

	.dataa(\Inoutmodule|horizontal_counter [9]),
	.datab(\Inoutmodule|Add2~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Inoutmodule|VRAM_wraddress[8]~16 ),
	.combout(\Inoutmodule|VRAM_wraddress[9]~17_combout ),
	.cout(\Inoutmodule|VRAM_wraddress[9]~18 ));
// synopsys translate_off
defparam \Inoutmodule|VRAM_wraddress[9]~17 .lut_mask = 16'h698E;
defparam \Inoutmodule|VRAM_wraddress[9]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y25_N14
cycloneive_lcell_comb \Inoutmodule|VRAM_wraddress[10]~19 (
// Equation(s):
// \Inoutmodule|VRAM_wraddress[10]~19_combout  = (\Inoutmodule|Add2~2_combout  & ((\Inoutmodule|horizontal_counter [10] & (\Inoutmodule|VRAM_wraddress[9]~18  & VCC)) # (!\Inoutmodule|horizontal_counter [10] & (!\Inoutmodule|VRAM_wraddress[9]~18 )))) # 
// (!\Inoutmodule|Add2~2_combout  & ((\Inoutmodule|horizontal_counter [10] & (!\Inoutmodule|VRAM_wraddress[9]~18 )) # (!\Inoutmodule|horizontal_counter [10] & ((\Inoutmodule|VRAM_wraddress[9]~18 ) # (GND)))))
// \Inoutmodule|VRAM_wraddress[10]~20  = CARRY((\Inoutmodule|Add2~2_combout  & (!\Inoutmodule|horizontal_counter [10] & !\Inoutmodule|VRAM_wraddress[9]~18 )) # (!\Inoutmodule|Add2~2_combout  & ((!\Inoutmodule|VRAM_wraddress[9]~18 ) # 
// (!\Inoutmodule|horizontal_counter [10]))))

	.dataa(\Inoutmodule|Add2~2_combout ),
	.datab(\Inoutmodule|horizontal_counter [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Inoutmodule|VRAM_wraddress[9]~18 ),
	.combout(\Inoutmodule|VRAM_wraddress[10]~19_combout ),
	.cout(\Inoutmodule|VRAM_wraddress[10]~20 ));
// synopsys translate_off
defparam \Inoutmodule|VRAM_wraddress[10]~19 .lut_mask = 16'h9617;
defparam \Inoutmodule|VRAM_wraddress[10]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y25_N16
cycloneive_lcell_comb \Inoutmodule|VRAM_wraddress[11]~21 (
// Equation(s):
// \Inoutmodule|VRAM_wraddress[11]~21_combout  = ((\Inoutmodule|Add2~4_combout  $ (\Inoutmodule|horizontal_counter [11] $ (!\Inoutmodule|VRAM_wraddress[10]~20 )))) # (GND)
// \Inoutmodule|VRAM_wraddress[11]~22  = CARRY((\Inoutmodule|Add2~4_combout  & ((\Inoutmodule|horizontal_counter [11]) # (!\Inoutmodule|VRAM_wraddress[10]~20 ))) # (!\Inoutmodule|Add2~4_combout  & (\Inoutmodule|horizontal_counter [11] & 
// !\Inoutmodule|VRAM_wraddress[10]~20 )))

	.dataa(\Inoutmodule|Add2~4_combout ),
	.datab(\Inoutmodule|horizontal_counter [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Inoutmodule|VRAM_wraddress[10]~20 ),
	.combout(\Inoutmodule|VRAM_wraddress[11]~21_combout ),
	.cout(\Inoutmodule|VRAM_wraddress[11]~22 ));
// synopsys translate_off
defparam \Inoutmodule|VRAM_wraddress[11]~21 .lut_mask = 16'h698E;
defparam \Inoutmodule|VRAM_wraddress[11]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y25_N18
cycloneive_lcell_comb \Inoutmodule|VRAM_wraddress[12]~23 (
// Equation(s):
// \Inoutmodule|VRAM_wraddress[12]~23_combout  = (\Inoutmodule|Add2~6_combout  & ((\Inoutmodule|horizontal_counter [12] & (\Inoutmodule|VRAM_wraddress[11]~22  & VCC)) # (!\Inoutmodule|horizontal_counter [12] & (!\Inoutmodule|VRAM_wraddress[11]~22 )))) # 
// (!\Inoutmodule|Add2~6_combout  & ((\Inoutmodule|horizontal_counter [12] & (!\Inoutmodule|VRAM_wraddress[11]~22 )) # (!\Inoutmodule|horizontal_counter [12] & ((\Inoutmodule|VRAM_wraddress[11]~22 ) # (GND)))))
// \Inoutmodule|VRAM_wraddress[12]~24  = CARRY((\Inoutmodule|Add2~6_combout  & (!\Inoutmodule|horizontal_counter [12] & !\Inoutmodule|VRAM_wraddress[11]~22 )) # (!\Inoutmodule|Add2~6_combout  & ((!\Inoutmodule|VRAM_wraddress[11]~22 ) # 
// (!\Inoutmodule|horizontal_counter [12]))))

	.dataa(\Inoutmodule|Add2~6_combout ),
	.datab(\Inoutmodule|horizontal_counter [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Inoutmodule|VRAM_wraddress[11]~22 ),
	.combout(\Inoutmodule|VRAM_wraddress[12]~23_combout ),
	.cout(\Inoutmodule|VRAM_wraddress[12]~24 ));
// synopsys translate_off
defparam \Inoutmodule|VRAM_wraddress[12]~23 .lut_mask = 16'h9617;
defparam \Inoutmodule|VRAM_wraddress[12]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y25_N20
cycloneive_lcell_comb \Inoutmodule|VRAM_wraddress[13]~25 (
// Equation(s):
// \Inoutmodule|VRAM_wraddress[13]~25_combout  = ((\Inoutmodule|horizontal_counter [13] $ (\Inoutmodule|Add2~8_combout  $ (!\Inoutmodule|VRAM_wraddress[12]~24 )))) # (GND)
// \Inoutmodule|VRAM_wraddress[13]~26  = CARRY((\Inoutmodule|horizontal_counter [13] & ((\Inoutmodule|Add2~8_combout ) # (!\Inoutmodule|VRAM_wraddress[12]~24 ))) # (!\Inoutmodule|horizontal_counter [13] & (\Inoutmodule|Add2~8_combout  & 
// !\Inoutmodule|VRAM_wraddress[12]~24 )))

	.dataa(\Inoutmodule|horizontal_counter [13]),
	.datab(\Inoutmodule|Add2~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Inoutmodule|VRAM_wraddress[12]~24 ),
	.combout(\Inoutmodule|VRAM_wraddress[13]~25_combout ),
	.cout(\Inoutmodule|VRAM_wraddress[13]~26 ));
// synopsys translate_off
defparam \Inoutmodule|VRAM_wraddress[13]~25 .lut_mask = 16'h698E;
defparam \Inoutmodule|VRAM_wraddress[13]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y25_N22
cycloneive_lcell_comb \Inoutmodule|VRAM_wraddress[14]~27 (
// Equation(s):
// \Inoutmodule|VRAM_wraddress[14]~27_combout  = (\Inoutmodule|horizontal_counter [14] & ((\Inoutmodule|Add2~10_combout  & (\Inoutmodule|VRAM_wraddress[13]~26  & VCC)) # (!\Inoutmodule|Add2~10_combout  & (!\Inoutmodule|VRAM_wraddress[13]~26 )))) # 
// (!\Inoutmodule|horizontal_counter [14] & ((\Inoutmodule|Add2~10_combout  & (!\Inoutmodule|VRAM_wraddress[13]~26 )) # (!\Inoutmodule|Add2~10_combout  & ((\Inoutmodule|VRAM_wraddress[13]~26 ) # (GND)))))
// \Inoutmodule|VRAM_wraddress[14]~28  = CARRY((\Inoutmodule|horizontal_counter [14] & (!\Inoutmodule|Add2~10_combout  & !\Inoutmodule|VRAM_wraddress[13]~26 )) # (!\Inoutmodule|horizontal_counter [14] & ((!\Inoutmodule|VRAM_wraddress[13]~26 ) # 
// (!\Inoutmodule|Add2~10_combout ))))

	.dataa(\Inoutmodule|horizontal_counter [14]),
	.datab(\Inoutmodule|Add2~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Inoutmodule|VRAM_wraddress[13]~26 ),
	.combout(\Inoutmodule|VRAM_wraddress[14]~27_combout ),
	.cout(\Inoutmodule|VRAM_wraddress[14]~28 ));
// synopsys translate_off
defparam \Inoutmodule|VRAM_wraddress[14]~27 .lut_mask = 16'h9617;
defparam \Inoutmodule|VRAM_wraddress[14]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y25_N24
cycloneive_lcell_comb \Inoutmodule|VRAM_wraddress[15]~29 (
// Equation(s):
// \Inoutmodule|VRAM_wraddress[15]~29_combout  = ((\Inoutmodule|horizontal_counter [15] $ (\Inoutmodule|Add2~12_combout  $ (!\Inoutmodule|VRAM_wraddress[14]~28 )))) # (GND)
// \Inoutmodule|VRAM_wraddress[15]~30  = CARRY((\Inoutmodule|horizontal_counter [15] & ((\Inoutmodule|Add2~12_combout ) # (!\Inoutmodule|VRAM_wraddress[14]~28 ))) # (!\Inoutmodule|horizontal_counter [15] & (\Inoutmodule|Add2~12_combout  & 
// !\Inoutmodule|VRAM_wraddress[14]~28 )))

	.dataa(\Inoutmodule|horizontal_counter [15]),
	.datab(\Inoutmodule|Add2~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Inoutmodule|VRAM_wraddress[14]~28 ),
	.combout(\Inoutmodule|VRAM_wraddress[15]~29_combout ),
	.cout(\Inoutmodule|VRAM_wraddress[15]~30 ));
// synopsys translate_off
defparam \Inoutmodule|VRAM_wraddress[15]~29 .lut_mask = 16'h698E;
defparam \Inoutmodule|VRAM_wraddress[15]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y24_N0
cycloneive_lcell_comb \Inoutmodule|LessThan1~0 (
// Equation(s):
// \Inoutmodule|LessThan1~0_combout  = (((!\Inoutmodule|vertical_counter [4]) # (!\Inoutmodule|vertical_counter [5])) # (!\Inoutmodule|vertical_counter [6])) # (!\Inoutmodule|vertical_counter [7])

	.dataa(\Inoutmodule|vertical_counter [7]),
	.datab(\Inoutmodule|vertical_counter [6]),
	.datac(\Inoutmodule|vertical_counter [5]),
	.datad(\Inoutmodule|vertical_counter [4]),
	.cin(gnd),
	.combout(\Inoutmodule|LessThan1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|LessThan1~0 .lut_mask = 16'h7FFF;
defparam \Inoutmodule|LessThan1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y24_N30
cycloneive_lcell_comb \Inoutmodule|vertical_counter[9]~38 (
// Equation(s):
// \Inoutmodule|vertical_counter[9]~38_combout  = (\Inoutmodule|vertical_counter [9] & (!\Inoutmodule|vertical_counter[8]~37 )) # (!\Inoutmodule|vertical_counter [9] & ((\Inoutmodule|vertical_counter[8]~37 ) # (GND)))
// \Inoutmodule|vertical_counter[9]~39  = CARRY((!\Inoutmodule|vertical_counter[8]~37 ) # (!\Inoutmodule|vertical_counter [9]))

	.dataa(\Inoutmodule|vertical_counter [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Inoutmodule|vertical_counter[8]~37 ),
	.combout(\Inoutmodule|vertical_counter[9]~38_combout ),
	.cout(\Inoutmodule|vertical_counter[9]~39 ));
// synopsys translate_off
defparam \Inoutmodule|vertical_counter[9]~38 .lut_mask = 16'h5A5F;
defparam \Inoutmodule|vertical_counter[9]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X68_Y24_N31
dffeas \Inoutmodule|vertical_counter[9] (
	.clk(\Cam_pclk~input_o ),
	.d(\Inoutmodule|vertical_counter[9]~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Inoutmodule|state.PREP~q ),
	.sload(gnd),
	.ena(\Inoutmodule|vertical_counter[0]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inoutmodule|vertical_counter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \Inoutmodule|vertical_counter[9] .is_wysiwyg = "true";
defparam \Inoutmodule|vertical_counter[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y23_N0
cycloneive_lcell_comb \Inoutmodule|vertical_counter[10]~41 (
// Equation(s):
// \Inoutmodule|vertical_counter[10]~41_combout  = (\Inoutmodule|vertical_counter [10] & (\Inoutmodule|vertical_counter[9]~39  $ (GND))) # (!\Inoutmodule|vertical_counter [10] & (!\Inoutmodule|vertical_counter[9]~39  & VCC))
// \Inoutmodule|vertical_counter[10]~42  = CARRY((\Inoutmodule|vertical_counter [10] & !\Inoutmodule|vertical_counter[9]~39 ))

	.dataa(gnd),
	.datab(\Inoutmodule|vertical_counter [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Inoutmodule|vertical_counter[9]~39 ),
	.combout(\Inoutmodule|vertical_counter[10]~41_combout ),
	.cout(\Inoutmodule|vertical_counter[10]~42 ));
// synopsys translate_off
defparam \Inoutmodule|vertical_counter[10]~41 .lut_mask = 16'hC30C;
defparam \Inoutmodule|vertical_counter[10]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X68_Y23_N1
dffeas \Inoutmodule|vertical_counter[10] (
	.clk(\Cam_pclk~input_o ),
	.d(\Inoutmodule|vertical_counter[10]~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Inoutmodule|state.PREP~q ),
	.sload(gnd),
	.ena(\Inoutmodule|vertical_counter[0]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inoutmodule|vertical_counter [10]),
	.prn(vcc));
// synopsys translate_off
defparam \Inoutmodule|vertical_counter[10] .is_wysiwyg = "true";
defparam \Inoutmodule|vertical_counter[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y23_N2
cycloneive_lcell_comb \Inoutmodule|vertical_counter[11]~43 (
// Equation(s):
// \Inoutmodule|vertical_counter[11]~43_combout  = (\Inoutmodule|vertical_counter [11] & (!\Inoutmodule|vertical_counter[10]~42 )) # (!\Inoutmodule|vertical_counter [11] & ((\Inoutmodule|vertical_counter[10]~42 ) # (GND)))
// \Inoutmodule|vertical_counter[11]~44  = CARRY((!\Inoutmodule|vertical_counter[10]~42 ) # (!\Inoutmodule|vertical_counter [11]))

	.dataa(gnd),
	.datab(\Inoutmodule|vertical_counter [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Inoutmodule|vertical_counter[10]~42 ),
	.combout(\Inoutmodule|vertical_counter[11]~43_combout ),
	.cout(\Inoutmodule|vertical_counter[11]~44 ));
// synopsys translate_off
defparam \Inoutmodule|vertical_counter[11]~43 .lut_mask = 16'h3C3F;
defparam \Inoutmodule|vertical_counter[11]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X68_Y23_N3
dffeas \Inoutmodule|vertical_counter[11] (
	.clk(\Cam_pclk~input_o ),
	.d(\Inoutmodule|vertical_counter[11]~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Inoutmodule|state.PREP~q ),
	.sload(gnd),
	.ena(\Inoutmodule|vertical_counter[0]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inoutmodule|vertical_counter [11]),
	.prn(vcc));
// synopsys translate_off
defparam \Inoutmodule|vertical_counter[11] .is_wysiwyg = "true";
defparam \Inoutmodule|vertical_counter[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y23_N24
cycloneive_lcell_comb \Inoutmodule|LessThan1~1 (
// Equation(s):
// \Inoutmodule|LessThan1~1_combout  = (!\Inoutmodule|vertical_counter [9] & (!\Inoutmodule|vertical_counter [11] & (!\Inoutmodule|vertical_counter [8] & !\Inoutmodule|vertical_counter [10])))

	.dataa(\Inoutmodule|vertical_counter [9]),
	.datab(\Inoutmodule|vertical_counter [11]),
	.datac(\Inoutmodule|vertical_counter [8]),
	.datad(\Inoutmodule|vertical_counter [10]),
	.cin(gnd),
	.combout(\Inoutmodule|LessThan1~1_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|LessThan1~1 .lut_mask = 16'h0001;
defparam \Inoutmodule|LessThan1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y23_N4
cycloneive_lcell_comb \Inoutmodule|vertical_counter[12]~45 (
// Equation(s):
// \Inoutmodule|vertical_counter[12]~45_combout  = (\Inoutmodule|vertical_counter [12] & (\Inoutmodule|vertical_counter[11]~44  $ (GND))) # (!\Inoutmodule|vertical_counter [12] & (!\Inoutmodule|vertical_counter[11]~44  & VCC))
// \Inoutmodule|vertical_counter[12]~46  = CARRY((\Inoutmodule|vertical_counter [12] & !\Inoutmodule|vertical_counter[11]~44 ))

	.dataa(gnd),
	.datab(\Inoutmodule|vertical_counter [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Inoutmodule|vertical_counter[11]~44 ),
	.combout(\Inoutmodule|vertical_counter[12]~45_combout ),
	.cout(\Inoutmodule|vertical_counter[12]~46 ));
// synopsys translate_off
defparam \Inoutmodule|vertical_counter[12]~45 .lut_mask = 16'hC30C;
defparam \Inoutmodule|vertical_counter[12]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X68_Y23_N5
dffeas \Inoutmodule|vertical_counter[12] (
	.clk(\Cam_pclk~input_o ),
	.d(\Inoutmodule|vertical_counter[12]~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Inoutmodule|state.PREP~q ),
	.sload(gnd),
	.ena(\Inoutmodule|vertical_counter[0]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inoutmodule|vertical_counter [12]),
	.prn(vcc));
// synopsys translate_off
defparam \Inoutmodule|vertical_counter[12] .is_wysiwyg = "true";
defparam \Inoutmodule|vertical_counter[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y23_N6
cycloneive_lcell_comb \Inoutmodule|vertical_counter[13]~47 (
// Equation(s):
// \Inoutmodule|vertical_counter[13]~47_combout  = (\Inoutmodule|vertical_counter [13] & (!\Inoutmodule|vertical_counter[12]~46 )) # (!\Inoutmodule|vertical_counter [13] & ((\Inoutmodule|vertical_counter[12]~46 ) # (GND)))
// \Inoutmodule|vertical_counter[13]~48  = CARRY((!\Inoutmodule|vertical_counter[12]~46 ) # (!\Inoutmodule|vertical_counter [13]))

	.dataa(\Inoutmodule|vertical_counter [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Inoutmodule|vertical_counter[12]~46 ),
	.combout(\Inoutmodule|vertical_counter[13]~47_combout ),
	.cout(\Inoutmodule|vertical_counter[13]~48 ));
// synopsys translate_off
defparam \Inoutmodule|vertical_counter[13]~47 .lut_mask = 16'h5A5F;
defparam \Inoutmodule|vertical_counter[13]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X68_Y23_N7
dffeas \Inoutmodule|vertical_counter[13] (
	.clk(\Cam_pclk~input_o ),
	.d(\Inoutmodule|vertical_counter[13]~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Inoutmodule|state.PREP~q ),
	.sload(gnd),
	.ena(\Inoutmodule|vertical_counter[0]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inoutmodule|vertical_counter [13]),
	.prn(vcc));
// synopsys translate_off
defparam \Inoutmodule|vertical_counter[13] .is_wysiwyg = "true";
defparam \Inoutmodule|vertical_counter[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y23_N8
cycloneive_lcell_comb \Inoutmodule|vertical_counter[14]~49 (
// Equation(s):
// \Inoutmodule|vertical_counter[14]~49_combout  = (\Inoutmodule|vertical_counter [14] & (\Inoutmodule|vertical_counter[13]~48  $ (GND))) # (!\Inoutmodule|vertical_counter [14] & (!\Inoutmodule|vertical_counter[13]~48  & VCC))
// \Inoutmodule|vertical_counter[14]~50  = CARRY((\Inoutmodule|vertical_counter [14] & !\Inoutmodule|vertical_counter[13]~48 ))

	.dataa(gnd),
	.datab(\Inoutmodule|vertical_counter [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Inoutmodule|vertical_counter[13]~48 ),
	.combout(\Inoutmodule|vertical_counter[14]~49_combout ),
	.cout(\Inoutmodule|vertical_counter[14]~50 ));
// synopsys translate_off
defparam \Inoutmodule|vertical_counter[14]~49 .lut_mask = 16'hC30C;
defparam \Inoutmodule|vertical_counter[14]~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X68_Y23_N9
dffeas \Inoutmodule|vertical_counter[14] (
	.clk(\Cam_pclk~input_o ),
	.d(\Inoutmodule|vertical_counter[14]~49_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Inoutmodule|state.PREP~q ),
	.sload(gnd),
	.ena(\Inoutmodule|vertical_counter[0]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inoutmodule|vertical_counter [14]),
	.prn(vcc));
// synopsys translate_off
defparam \Inoutmodule|vertical_counter[14] .is_wysiwyg = "true";
defparam \Inoutmodule|vertical_counter[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y23_N10
cycloneive_lcell_comb \Inoutmodule|vertical_counter[15]~51 (
// Equation(s):
// \Inoutmodule|vertical_counter[15]~51_combout  = (\Inoutmodule|vertical_counter [15] & (!\Inoutmodule|vertical_counter[14]~50 )) # (!\Inoutmodule|vertical_counter [15] & ((\Inoutmodule|vertical_counter[14]~50 ) # (GND)))
// \Inoutmodule|vertical_counter[15]~52  = CARRY((!\Inoutmodule|vertical_counter[14]~50 ) # (!\Inoutmodule|vertical_counter [15]))

	.dataa(\Inoutmodule|vertical_counter [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Inoutmodule|vertical_counter[14]~50 ),
	.combout(\Inoutmodule|vertical_counter[15]~51_combout ),
	.cout(\Inoutmodule|vertical_counter[15]~52 ));
// synopsys translate_off
defparam \Inoutmodule|vertical_counter[15]~51 .lut_mask = 16'h5A5F;
defparam \Inoutmodule|vertical_counter[15]~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X68_Y23_N11
dffeas \Inoutmodule|vertical_counter[15] (
	.clk(\Cam_pclk~input_o ),
	.d(\Inoutmodule|vertical_counter[15]~51_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Inoutmodule|state.PREP~q ),
	.sload(gnd),
	.ena(\Inoutmodule|vertical_counter[0]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inoutmodule|vertical_counter [15]),
	.prn(vcc));
// synopsys translate_off
defparam \Inoutmodule|vertical_counter[15] .is_wysiwyg = "true";
defparam \Inoutmodule|vertical_counter[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y23_N22
cycloneive_lcell_comb \Inoutmodule|LessThan1~2 (
// Equation(s):
// \Inoutmodule|LessThan1~2_combout  = (!\Inoutmodule|vertical_counter [15] & (!\Inoutmodule|vertical_counter [14] & (!\Inoutmodule|vertical_counter [12] & !\Inoutmodule|vertical_counter [13])))

	.dataa(\Inoutmodule|vertical_counter [15]),
	.datab(\Inoutmodule|vertical_counter [14]),
	.datac(\Inoutmodule|vertical_counter [12]),
	.datad(\Inoutmodule|vertical_counter [13]),
	.cin(gnd),
	.combout(\Inoutmodule|LessThan1~2_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|LessThan1~2 .lut_mask = 16'h0001;
defparam \Inoutmodule|LessThan1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y23_N12
cycloneive_lcell_comb \Inoutmodule|vertical_counter[16]~53 (
// Equation(s):
// \Inoutmodule|vertical_counter[16]~53_combout  = (\Inoutmodule|vertical_counter [16] & (\Inoutmodule|vertical_counter[15]~52  $ (GND))) # (!\Inoutmodule|vertical_counter [16] & (!\Inoutmodule|vertical_counter[15]~52  & VCC))
// \Inoutmodule|vertical_counter[16]~54  = CARRY((\Inoutmodule|vertical_counter [16] & !\Inoutmodule|vertical_counter[15]~52 ))

	.dataa(\Inoutmodule|vertical_counter [16]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Inoutmodule|vertical_counter[15]~52 ),
	.combout(\Inoutmodule|vertical_counter[16]~53_combout ),
	.cout(\Inoutmodule|vertical_counter[16]~54 ));
// synopsys translate_off
defparam \Inoutmodule|vertical_counter[16]~53 .lut_mask = 16'hA50A;
defparam \Inoutmodule|vertical_counter[16]~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X68_Y23_N13
dffeas \Inoutmodule|vertical_counter[16] (
	.clk(\Cam_pclk~input_o ),
	.d(\Inoutmodule|vertical_counter[16]~53_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Inoutmodule|state.PREP~q ),
	.sload(gnd),
	.ena(\Inoutmodule|vertical_counter[0]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inoutmodule|vertical_counter [16]),
	.prn(vcc));
// synopsys translate_off
defparam \Inoutmodule|vertical_counter[16] .is_wysiwyg = "true";
defparam \Inoutmodule|vertical_counter[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y23_N14
cycloneive_lcell_comb \Inoutmodule|vertical_counter[17]~55 (
// Equation(s):
// \Inoutmodule|vertical_counter[17]~55_combout  = (\Inoutmodule|vertical_counter [17] & (!\Inoutmodule|vertical_counter[16]~54 )) # (!\Inoutmodule|vertical_counter [17] & ((\Inoutmodule|vertical_counter[16]~54 ) # (GND)))
// \Inoutmodule|vertical_counter[17]~56  = CARRY((!\Inoutmodule|vertical_counter[16]~54 ) # (!\Inoutmodule|vertical_counter [17]))

	.dataa(gnd),
	.datab(\Inoutmodule|vertical_counter [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Inoutmodule|vertical_counter[16]~54 ),
	.combout(\Inoutmodule|vertical_counter[17]~55_combout ),
	.cout(\Inoutmodule|vertical_counter[17]~56 ));
// synopsys translate_off
defparam \Inoutmodule|vertical_counter[17]~55 .lut_mask = 16'h3C3F;
defparam \Inoutmodule|vertical_counter[17]~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X68_Y23_N15
dffeas \Inoutmodule|vertical_counter[17] (
	.clk(\Cam_pclk~input_o ),
	.d(\Inoutmodule|vertical_counter[17]~55_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Inoutmodule|state.PREP~q ),
	.sload(gnd),
	.ena(\Inoutmodule|vertical_counter[0]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inoutmodule|vertical_counter [17]),
	.prn(vcc));
// synopsys translate_off
defparam \Inoutmodule|vertical_counter[17] .is_wysiwyg = "true";
defparam \Inoutmodule|vertical_counter[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y23_N16
cycloneive_lcell_comb \Inoutmodule|vertical_counter[18]~57 (
// Equation(s):
// \Inoutmodule|vertical_counter[18]~57_combout  = (\Inoutmodule|vertical_counter [18] & (\Inoutmodule|vertical_counter[17]~56  $ (GND))) # (!\Inoutmodule|vertical_counter [18] & (!\Inoutmodule|vertical_counter[17]~56  & VCC))
// \Inoutmodule|vertical_counter[18]~58  = CARRY((\Inoutmodule|vertical_counter [18] & !\Inoutmodule|vertical_counter[17]~56 ))

	.dataa(gnd),
	.datab(\Inoutmodule|vertical_counter [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Inoutmodule|vertical_counter[17]~56 ),
	.combout(\Inoutmodule|vertical_counter[18]~57_combout ),
	.cout(\Inoutmodule|vertical_counter[18]~58 ));
// synopsys translate_off
defparam \Inoutmodule|vertical_counter[18]~57 .lut_mask = 16'hC30C;
defparam \Inoutmodule|vertical_counter[18]~57 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X68_Y23_N17
dffeas \Inoutmodule|vertical_counter[18] (
	.clk(\Cam_pclk~input_o ),
	.d(\Inoutmodule|vertical_counter[18]~57_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Inoutmodule|state.PREP~q ),
	.sload(gnd),
	.ena(\Inoutmodule|vertical_counter[0]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inoutmodule|vertical_counter [18]),
	.prn(vcc));
// synopsys translate_off
defparam \Inoutmodule|vertical_counter[18] .is_wysiwyg = "true";
defparam \Inoutmodule|vertical_counter[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y23_N18
cycloneive_lcell_comb \Inoutmodule|vertical_counter[19]~59 (
// Equation(s):
// \Inoutmodule|vertical_counter[19]~59_combout  = \Inoutmodule|vertical_counter [19] $ (\Inoutmodule|vertical_counter[18]~58 )

	.dataa(gnd),
	.datab(\Inoutmodule|vertical_counter [19]),
	.datac(gnd),
	.datad(gnd),
	.cin(\Inoutmodule|vertical_counter[18]~58 ),
	.combout(\Inoutmodule|vertical_counter[19]~59_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|vertical_counter[19]~59 .lut_mask = 16'h3C3C;
defparam \Inoutmodule|vertical_counter[19]~59 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X68_Y23_N19
dffeas \Inoutmodule|vertical_counter[19] (
	.clk(\Cam_pclk~input_o ),
	.d(\Inoutmodule|vertical_counter[19]~59_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Inoutmodule|state.PREP~q ),
	.sload(gnd),
	.ena(\Inoutmodule|vertical_counter[0]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inoutmodule|vertical_counter [19]),
	.prn(vcc));
// synopsys translate_off
defparam \Inoutmodule|vertical_counter[19] .is_wysiwyg = "true";
defparam \Inoutmodule|vertical_counter[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y23_N28
cycloneive_lcell_comb \Inoutmodule|LessThan1~3 (
// Equation(s):
// \Inoutmodule|LessThan1~3_combout  = (!\Inoutmodule|vertical_counter [16] & (!\Inoutmodule|vertical_counter [18] & (!\Inoutmodule|vertical_counter [17] & !\Inoutmodule|vertical_counter [19])))

	.dataa(\Inoutmodule|vertical_counter [16]),
	.datab(\Inoutmodule|vertical_counter [18]),
	.datac(\Inoutmodule|vertical_counter [17]),
	.datad(\Inoutmodule|vertical_counter [19]),
	.cin(gnd),
	.combout(\Inoutmodule|LessThan1~3_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|LessThan1~3 .lut_mask = 16'h0001;
defparam \Inoutmodule|LessThan1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y23_N26
cycloneive_lcell_comb \Inoutmodule|LessThan1~4 (
// Equation(s):
// \Inoutmodule|LessThan1~4_combout  = (\Inoutmodule|LessThan1~0_combout  & (\Inoutmodule|LessThan1~1_combout  & (\Inoutmodule|LessThan1~2_combout  & \Inoutmodule|LessThan1~3_combout )))

	.dataa(\Inoutmodule|LessThan1~0_combout ),
	.datab(\Inoutmodule|LessThan1~1_combout ),
	.datac(\Inoutmodule|LessThan1~2_combout ),
	.datad(\Inoutmodule|LessThan1~3_combout ),
	.cin(gnd),
	.combout(\Inoutmodule|LessThan1~4_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|LessThan1~4 .lut_mask = 16'h8000;
defparam \Inoutmodule|LessThan1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y26_N2
cycloneive_lcell_comb \Inoutmodule|VRAM_wraddress[16]~35 (
// Equation(s):
// \Inoutmodule|VRAM_wraddress[16]~35_combout  = (\Inoutmodule|byte_num~q  & (\Inoutmodule|state.RUN~q  & (\Cam_href~input_o  & \Inoutmodule|LessThan1~4_combout )))

	.dataa(\Inoutmodule|byte_num~q ),
	.datab(\Inoutmodule|state.RUN~q ),
	.datac(\Cam_href~input_o ),
	.datad(\Inoutmodule|LessThan1~4_combout ),
	.cin(gnd),
	.combout(\Inoutmodule|VRAM_wraddress[16]~35_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|VRAM_wraddress[16]~35 .lut_mask = 16'h8000;
defparam \Inoutmodule|VRAM_wraddress[16]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y25_N25
dffeas \Inoutmodule|VRAM_wraddress[15] (
	.clk(\Cam_pclk~input_o ),
	.d(\Inoutmodule|VRAM_wraddress[15]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Inoutmodule|VRAM_wraddress[16]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inoutmodule|VRAM_wraddress [15]),
	.prn(vcc));
// synopsys translate_off
defparam \Inoutmodule|VRAM_wraddress[15] .is_wysiwyg = "true";
defparam \Inoutmodule|VRAM_wraddress[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y25_N23
dffeas \Inoutmodule|VRAM_wraddress[14] (
	.clk(\Cam_pclk~input_o ),
	.d(\Inoutmodule|VRAM_wraddress[14]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Inoutmodule|VRAM_wraddress[16]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inoutmodule|VRAM_wraddress [14]),
	.prn(vcc));
// synopsys translate_off
defparam \Inoutmodule|VRAM_wraddress[14] .is_wysiwyg = "true";
defparam \Inoutmodule|VRAM_wraddress[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y24_N22
cycloneive_lcell_comb \Inoutmodule|Add2~14 (
// Equation(s):
// \Inoutmodule|Add2~14_combout  = (\Inoutmodule|vertical_counter [9] & ((\Inoutmodule|vertical_counter [7] & (\Inoutmodule|Add2~13  & VCC)) # (!\Inoutmodule|vertical_counter [7] & (!\Inoutmodule|Add2~13 )))) # (!\Inoutmodule|vertical_counter [9] & 
// ((\Inoutmodule|vertical_counter [7] & (!\Inoutmodule|Add2~13 )) # (!\Inoutmodule|vertical_counter [7] & ((\Inoutmodule|Add2~13 ) # (GND)))))
// \Inoutmodule|Add2~15  = CARRY((\Inoutmodule|vertical_counter [9] & (!\Inoutmodule|vertical_counter [7] & !\Inoutmodule|Add2~13 )) # (!\Inoutmodule|vertical_counter [9] & ((!\Inoutmodule|Add2~13 ) # (!\Inoutmodule|vertical_counter [7]))))

	.dataa(\Inoutmodule|vertical_counter [9]),
	.datab(\Inoutmodule|vertical_counter [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Inoutmodule|Add2~13 ),
	.combout(\Inoutmodule|Add2~14_combout ),
	.cout(\Inoutmodule|Add2~15 ));
// synopsys translate_off
defparam \Inoutmodule|Add2~14 .lut_mask = 16'h9617;
defparam \Inoutmodule|Add2~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y25_N26
cycloneive_lcell_comb \Inoutmodule|VRAM_wraddress[16]~31 (
// Equation(s):
// \Inoutmodule|VRAM_wraddress[16]~31_combout  = (\Inoutmodule|horizontal_counter [16] & ((\Inoutmodule|Add2~14_combout  & (\Inoutmodule|VRAM_wraddress[15]~30  & VCC)) # (!\Inoutmodule|Add2~14_combout  & (!\Inoutmodule|VRAM_wraddress[15]~30 )))) # 
// (!\Inoutmodule|horizontal_counter [16] & ((\Inoutmodule|Add2~14_combout  & (!\Inoutmodule|VRAM_wraddress[15]~30 )) # (!\Inoutmodule|Add2~14_combout  & ((\Inoutmodule|VRAM_wraddress[15]~30 ) # (GND)))))
// \Inoutmodule|VRAM_wraddress[16]~32  = CARRY((\Inoutmodule|horizontal_counter [16] & (!\Inoutmodule|Add2~14_combout  & !\Inoutmodule|VRAM_wraddress[15]~30 )) # (!\Inoutmodule|horizontal_counter [16] & ((!\Inoutmodule|VRAM_wraddress[15]~30 ) # 
// (!\Inoutmodule|Add2~14_combout ))))

	.dataa(\Inoutmodule|horizontal_counter [16]),
	.datab(\Inoutmodule|Add2~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Inoutmodule|VRAM_wraddress[15]~30 ),
	.combout(\Inoutmodule|VRAM_wraddress[16]~31_combout ),
	.cout(\Inoutmodule|VRAM_wraddress[16]~32 ));
// synopsys translate_off
defparam \Inoutmodule|VRAM_wraddress[16]~31 .lut_mask = 16'h9617;
defparam \Inoutmodule|VRAM_wraddress[16]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X66_Y25_N27
dffeas \Inoutmodule|VRAM_wraddress[16] (
	.clk(\Cam_pclk~input_o ),
	.d(\Inoutmodule|VRAM_wraddress[16]~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Inoutmodule|VRAM_wraddress[16]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inoutmodule|VRAM_wraddress [16]),
	.prn(vcc));
// synopsys translate_off
defparam \Inoutmodule|VRAM_wraddress[16] .is_wysiwyg = "true";
defparam \Inoutmodule|VRAM_wraddress[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y25_N8
cycloneive_lcell_comb \Inoutmodule|VRAM_wren~0 (
// Equation(s):
// \Inoutmodule|VRAM_wren~0_combout  = (\Inoutmodule|state.RUN~q  & (\Cam_href~input_o  & (\Inoutmodule|byte_num~q ))) # (!\Inoutmodule|state.RUN~q  & (((\Inoutmodule|VRAM_wren~q ))))

	.dataa(\Cam_href~input_o ),
	.datab(\Inoutmodule|byte_num~q ),
	.datac(\Inoutmodule|VRAM_wren~q ),
	.datad(\Inoutmodule|state.RUN~q ),
	.cin(gnd),
	.combout(\Inoutmodule|VRAM_wren~0_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|VRAM_wren~0 .lut_mask = 16'h88F0;
defparam \Inoutmodule|VRAM_wren~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y25_N9
dffeas \Inoutmodule|VRAM_wren (
	.clk(\Cam_pclk~input_o ),
	.d(\Inoutmodule|VRAM_wren~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Inoutmodule|state.PREP~q ),
	.sload(gnd),
	.ena(\Inoutmodule|state.SLEEP~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inoutmodule|VRAM_wren~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Inoutmodule|VRAM_wren .is_wysiwyg = "true";
defparam \Inoutmodule|VRAM_wren .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y24_N24
cycloneive_lcell_comb \Inoutmodule|Add2~16 (
// Equation(s):
// \Inoutmodule|Add2~16_combout  = \Inoutmodule|vertical_counter [10] $ (\Inoutmodule|Add2~15  $ (!\Inoutmodule|vertical_counter [8]))

	.dataa(gnd),
	.datab(\Inoutmodule|vertical_counter [10]),
	.datac(gnd),
	.datad(\Inoutmodule|vertical_counter [8]),
	.cin(\Inoutmodule|Add2~15 ),
	.combout(\Inoutmodule|Add2~16_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|Add2~16 .lut_mask = 16'h3CC3;
defparam \Inoutmodule|Add2~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y25_N28
cycloneive_lcell_comb \Inoutmodule|VRAM_wraddress[17]~33 (
// Equation(s):
// \Inoutmodule|VRAM_wraddress[17]~33_combout  = \Inoutmodule|Add2~16_combout  $ (\Inoutmodule|VRAM_wraddress[16]~32  $ (!\Inoutmodule|horizontal_counter [17]))

	.dataa(gnd),
	.datab(\Inoutmodule|Add2~16_combout ),
	.datac(gnd),
	.datad(\Inoutmodule|horizontal_counter [17]),
	.cin(\Inoutmodule|VRAM_wraddress[16]~32 ),
	.combout(\Inoutmodule|VRAM_wraddress[17]~33_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|VRAM_wraddress[17]~33 .lut_mask = 16'h3CC3;
defparam \Inoutmodule|VRAM_wraddress[17]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X66_Y25_N29
dffeas \Inoutmodule|VRAM_wraddress[17] (
	.clk(\Cam_pclk~input_o ),
	.d(\Inoutmodule|VRAM_wraddress[17]~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Inoutmodule|VRAM_wraddress[16]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inoutmodule|VRAM_wraddress [17]),
	.prn(vcc));
// synopsys translate_off
defparam \Inoutmodule|VRAM_wraddress[17] .is_wysiwyg = "true";
defparam \Inoutmodule|VRAM_wraddress[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y25_N26
cycloneive_lcell_comb \Inoutmodule|comb~2 (
// Equation(s):
// \Inoutmodule|comb~2_combout  = (!\Inoutmodule|VRAM_wraddress [16] & (\Inoutmodule|VRAM_wren~q  & \Inoutmodule|VRAM_wraddress [17]))

	.dataa(gnd),
	.datab(\Inoutmodule|VRAM_wraddress [16]),
	.datac(\Inoutmodule|VRAM_wren~q ),
	.datad(\Inoutmodule|VRAM_wraddress [17]),
	.cin(gnd),
	.combout(\Inoutmodule|comb~2_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|comb~2 .lut_mask = 16'h3000;
defparam \Inoutmodule|comb~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y25_N21
dffeas \Inoutmodule|VRAM_wraddress[13] (
	.clk(\Cam_pclk~input_o ),
	.d(\Inoutmodule|VRAM_wraddress[13]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Inoutmodule|VRAM_wraddress[16]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inoutmodule|VRAM_wraddress [13]),
	.prn(vcc));
// synopsys translate_off
defparam \Inoutmodule|VRAM_wraddress[13] .is_wysiwyg = "true";
defparam \Inoutmodule|VRAM_wraddress[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y25_N16
cycloneive_lcell_comb \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|decode2|w_anode1115w[3] (
// Equation(s):
// \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|decode2|w_anode1115w [3] = (!\Inoutmodule|VRAM_wraddress [15] & (!\Inoutmodule|VRAM_wraddress [14] & (\Inoutmodule|comb~2_combout  & \Inoutmodule|VRAM_wraddress [13])))

	.dataa(\Inoutmodule|VRAM_wraddress [15]),
	.datab(\Inoutmodule|VRAM_wraddress [14]),
	.datac(\Inoutmodule|comb~2_combout ),
	.datad(\Inoutmodule|VRAM_wraddress [13]),
	.cin(gnd),
	.combout(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|decode2|w_anode1115w [3]),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|decode2|w_anode1115w[3] .lut_mask = 16'h1000;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|decode2|w_anode1115w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G16
cycloneive_clkctrl \Inoutmodule|VGA_Clk~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\Inoutmodule|VGA_Clk~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\Inoutmodule|VGA_Clk~clkctrl_outclk ));
// synopsys translate_off
defparam \Inoutmodule|VGA_Clk~clkctrl .clock_type = "global clock";
defparam \Inoutmodule|VGA_Clk~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N10
cycloneive_lcell_comb \Inoutmodule|Add8~0 (
// Equation(s):
// \Inoutmodule|Add8~0_combout  = \Inoutmodule|vc [0] $ (VCC)
// \Inoutmodule|Add8~1  = CARRY(\Inoutmodule|vc [0])

	.dataa(\Inoutmodule|vc [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Inoutmodule|Add8~0_combout ),
	.cout(\Inoutmodule|Add8~1 ));
// synopsys translate_off
defparam \Inoutmodule|Add8~0 .lut_mask = 16'h55AA;
defparam \Inoutmodule|Add8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N2
cycloneive_lcell_comb \Inoutmodule|vc~3 (
// Equation(s):
// \Inoutmodule|vc~3_combout  = (\Inoutmodule|Add8~0_combout  & !\Inoutmodule|Equal8~2_combout )

	.dataa(\Inoutmodule|Add8~0_combout ),
	.datab(gnd),
	.datac(\Inoutmodule|Equal8~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Inoutmodule|vc~3_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|vc~3 .lut_mask = 16'h0A0A;
defparam \Inoutmodule|vc~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y30_N0
cycloneive_lcell_comb \Inoutmodule|Add7~0 (
// Equation(s):
// \Inoutmodule|Add7~0_combout  = \Inoutmodule|hc [0] $ (VCC)
// \Inoutmodule|Add7~1  = CARRY(\Inoutmodule|hc [0])

	.dataa(gnd),
	.datab(\Inoutmodule|hc [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Inoutmodule|Add7~0_combout ),
	.cout(\Inoutmodule|Add7~1 ));
// synopsys translate_off
defparam \Inoutmodule|Add7~0 .lut_mask = 16'h33CC;
defparam \Inoutmodule|Add7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y30_N1
dffeas \Inoutmodule|hc[0] (
	.clk(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.d(\Inoutmodule|Add7~0_combout ),
	.asdata(vcc),
	.clrn(\Reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inoutmodule|hc [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Inoutmodule|hc[0] .is_wysiwyg = "true";
defparam \Inoutmodule|hc[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y30_N2
cycloneive_lcell_comb \Inoutmodule|Add7~2 (
// Equation(s):
// \Inoutmodule|Add7~2_combout  = (\Inoutmodule|hc [1] & (!\Inoutmodule|Add7~1 )) # (!\Inoutmodule|hc [1] & ((\Inoutmodule|Add7~1 ) # (GND)))
// \Inoutmodule|Add7~3  = CARRY((!\Inoutmodule|Add7~1 ) # (!\Inoutmodule|hc [1]))

	.dataa(gnd),
	.datab(\Inoutmodule|hc [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Inoutmodule|Add7~1 ),
	.combout(\Inoutmodule|Add7~2_combout ),
	.cout(\Inoutmodule|Add7~3 ));
// synopsys translate_off
defparam \Inoutmodule|Add7~2 .lut_mask = 16'h3C3F;
defparam \Inoutmodule|Add7~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X65_Y30_N3
dffeas \Inoutmodule|hc[1] (
	.clk(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.d(\Inoutmodule|Add7~2_combout ),
	.asdata(vcc),
	.clrn(\Reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inoutmodule|hc [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Inoutmodule|hc[1] .is_wysiwyg = "true";
defparam \Inoutmodule|hc[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y30_N4
cycloneive_lcell_comb \Inoutmodule|Add7~4 (
// Equation(s):
// \Inoutmodule|Add7~4_combout  = (\Inoutmodule|hc [2] & (\Inoutmodule|Add7~3  $ (GND))) # (!\Inoutmodule|hc [2] & (!\Inoutmodule|Add7~3  & VCC))
// \Inoutmodule|Add7~5  = CARRY((\Inoutmodule|hc [2] & !\Inoutmodule|Add7~3 ))

	.dataa(gnd),
	.datab(\Inoutmodule|hc [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Inoutmodule|Add7~3 ),
	.combout(\Inoutmodule|Add7~4_combout ),
	.cout(\Inoutmodule|Add7~5 ));
// synopsys translate_off
defparam \Inoutmodule|Add7~4 .lut_mask = 16'hC30C;
defparam \Inoutmodule|Add7~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X65_Y30_N5
dffeas \Inoutmodule|hc[2] (
	.clk(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.d(\Inoutmodule|Add7~4_combout ),
	.asdata(vcc),
	.clrn(\Reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inoutmodule|hc [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Inoutmodule|hc[2] .is_wysiwyg = "true";
defparam \Inoutmodule|hc[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y30_N6
cycloneive_lcell_comb \Inoutmodule|Add7~6 (
// Equation(s):
// \Inoutmodule|Add7~6_combout  = (\Inoutmodule|hc [3] & (!\Inoutmodule|Add7~5 )) # (!\Inoutmodule|hc [3] & ((\Inoutmodule|Add7~5 ) # (GND)))
// \Inoutmodule|Add7~7  = CARRY((!\Inoutmodule|Add7~5 ) # (!\Inoutmodule|hc [3]))

	.dataa(\Inoutmodule|hc [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Inoutmodule|Add7~5 ),
	.combout(\Inoutmodule|Add7~6_combout ),
	.cout(\Inoutmodule|Add7~7 ));
// synopsys translate_off
defparam \Inoutmodule|Add7~6 .lut_mask = 16'h5A5F;
defparam \Inoutmodule|Add7~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X65_Y30_N7
dffeas \Inoutmodule|hc[3] (
	.clk(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.d(\Inoutmodule|Add7~6_combout ),
	.asdata(vcc),
	.clrn(\Reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inoutmodule|hc [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Inoutmodule|hc[3] .is_wysiwyg = "true";
defparam \Inoutmodule|hc[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y30_N8
cycloneive_lcell_comb \Inoutmodule|Add7~8 (
// Equation(s):
// \Inoutmodule|Add7~8_combout  = (\Inoutmodule|hc [4] & (\Inoutmodule|Add7~7  $ (GND))) # (!\Inoutmodule|hc [4] & (!\Inoutmodule|Add7~7  & VCC))
// \Inoutmodule|Add7~9  = CARRY((\Inoutmodule|hc [4] & !\Inoutmodule|Add7~7 ))

	.dataa(\Inoutmodule|hc [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Inoutmodule|Add7~7 ),
	.combout(\Inoutmodule|Add7~8_combout ),
	.cout(\Inoutmodule|Add7~9 ));
// synopsys translate_off
defparam \Inoutmodule|Add7~8 .lut_mask = 16'hA50A;
defparam \Inoutmodule|Add7~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X65_Y30_N9
dffeas \Inoutmodule|hc[4] (
	.clk(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.d(\Inoutmodule|Add7~8_combout ),
	.asdata(vcc),
	.clrn(\Reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inoutmodule|hc [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Inoutmodule|hc[4] .is_wysiwyg = "true";
defparam \Inoutmodule|hc[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y30_N10
cycloneive_lcell_comb \Inoutmodule|Add7~10 (
// Equation(s):
// \Inoutmodule|Add7~10_combout  = (\Inoutmodule|hc [5] & (!\Inoutmodule|Add7~9 )) # (!\Inoutmodule|hc [5] & ((\Inoutmodule|Add7~9 ) # (GND)))
// \Inoutmodule|Add7~11  = CARRY((!\Inoutmodule|Add7~9 ) # (!\Inoutmodule|hc [5]))

	.dataa(gnd),
	.datab(\Inoutmodule|hc [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Inoutmodule|Add7~9 ),
	.combout(\Inoutmodule|Add7~10_combout ),
	.cout(\Inoutmodule|Add7~11 ));
// synopsys translate_off
defparam \Inoutmodule|Add7~10 .lut_mask = 16'h3C3F;
defparam \Inoutmodule|Add7~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y30_N24
cycloneive_lcell_comb \Inoutmodule|hc~2 (
// Equation(s):
// \Inoutmodule|hc~2_combout  = (\Inoutmodule|Add7~10_combout  & !\Inoutmodule|Equal7~2_combout )

	.dataa(\Inoutmodule|Add7~10_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Inoutmodule|Equal7~2_combout ),
	.cin(gnd),
	.combout(\Inoutmodule|hc~2_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|hc~2 .lut_mask = 16'h00AA;
defparam \Inoutmodule|hc~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y30_N25
dffeas \Inoutmodule|hc[5] (
	.clk(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.d(\Inoutmodule|hc~2_combout ),
	.asdata(vcc),
	.clrn(\Reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inoutmodule|hc [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Inoutmodule|hc[5] .is_wysiwyg = "true";
defparam \Inoutmodule|hc[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y30_N20
cycloneive_lcell_comb \Inoutmodule|Equal7~1 (
// Equation(s):
// \Inoutmodule|Equal7~1_combout  = (\Inoutmodule|hc [2] & (!\Inoutmodule|hc [5] & (\Inoutmodule|hc [3] & \Inoutmodule|hc [4])))

	.dataa(\Inoutmodule|hc [2]),
	.datab(\Inoutmodule|hc [5]),
	.datac(\Inoutmodule|hc [3]),
	.datad(\Inoutmodule|hc [4]),
	.cin(gnd),
	.combout(\Inoutmodule|Equal7~1_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|Equal7~1 .lut_mask = 16'h2000;
defparam \Inoutmodule|Equal7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y30_N12
cycloneive_lcell_comb \Inoutmodule|Add7~12 (
// Equation(s):
// \Inoutmodule|Add7~12_combout  = (\Inoutmodule|hc [6] & (\Inoutmodule|Add7~11  $ (GND))) # (!\Inoutmodule|hc [6] & (!\Inoutmodule|Add7~11  & VCC))
// \Inoutmodule|Add7~13  = CARRY((\Inoutmodule|hc [6] & !\Inoutmodule|Add7~11 ))

	.dataa(gnd),
	.datab(\Inoutmodule|hc [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Inoutmodule|Add7~11 ),
	.combout(\Inoutmodule|Add7~12_combout ),
	.cout(\Inoutmodule|Add7~13 ));
// synopsys translate_off
defparam \Inoutmodule|Add7~12 .lut_mask = 16'hC30C;
defparam \Inoutmodule|Add7~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X65_Y30_N13
dffeas \Inoutmodule|hc[6] (
	.clk(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.d(\Inoutmodule|Add7~12_combout ),
	.asdata(vcc),
	.clrn(\Reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inoutmodule|hc [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Inoutmodule|hc[6] .is_wysiwyg = "true";
defparam \Inoutmodule|hc[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y30_N14
cycloneive_lcell_comb \Inoutmodule|Add7~14 (
// Equation(s):
// \Inoutmodule|Add7~14_combout  = (\Inoutmodule|hc [7] & (!\Inoutmodule|Add7~13 )) # (!\Inoutmodule|hc [7] & ((\Inoutmodule|Add7~13 ) # (GND)))
// \Inoutmodule|Add7~15  = CARRY((!\Inoutmodule|Add7~13 ) # (!\Inoutmodule|hc [7]))

	.dataa(\Inoutmodule|hc [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Inoutmodule|Add7~13 ),
	.combout(\Inoutmodule|Add7~14_combout ),
	.cout(\Inoutmodule|Add7~15 ));
// synopsys translate_off
defparam \Inoutmodule|Add7~14 .lut_mask = 16'h5A5F;
defparam \Inoutmodule|Add7~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X65_Y30_N15
dffeas \Inoutmodule|hc[7] (
	.clk(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.d(\Inoutmodule|Add7~14_combout ),
	.asdata(vcc),
	.clrn(\Reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inoutmodule|hc [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Inoutmodule|hc[7] .is_wysiwyg = "true";
defparam \Inoutmodule|hc[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y30_N16
cycloneive_lcell_comb \Inoutmodule|Add7~16 (
// Equation(s):
// \Inoutmodule|Add7~16_combout  = (\Inoutmodule|hc [8] & (\Inoutmodule|Add7~15  $ (GND))) # (!\Inoutmodule|hc [8] & (!\Inoutmodule|Add7~15  & VCC))
// \Inoutmodule|Add7~17  = CARRY((\Inoutmodule|hc [8] & !\Inoutmodule|Add7~15 ))

	.dataa(gnd),
	.datab(\Inoutmodule|hc [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Inoutmodule|Add7~15 ),
	.combout(\Inoutmodule|Add7~16_combout ),
	.cout(\Inoutmodule|Add7~17 ));
// synopsys translate_off
defparam \Inoutmodule|Add7~16 .lut_mask = 16'hC30C;
defparam \Inoutmodule|Add7~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y30_N28
cycloneive_lcell_comb \Inoutmodule|hc~1 (
// Equation(s):
// \Inoutmodule|hc~1_combout  = (\Inoutmodule|Add7~16_combout  & !\Inoutmodule|Equal7~2_combout )

	.dataa(gnd),
	.datab(\Inoutmodule|Add7~16_combout ),
	.datac(gnd),
	.datad(\Inoutmodule|Equal7~2_combout ),
	.cin(gnd),
	.combout(\Inoutmodule|hc~1_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|hc~1 .lut_mask = 16'h00CC;
defparam \Inoutmodule|hc~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y30_N29
dffeas \Inoutmodule|hc[8] (
	.clk(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.d(\Inoutmodule|hc~1_combout ),
	.asdata(vcc),
	.clrn(\Reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inoutmodule|hc [8]),
	.prn(vcc));
// synopsys translate_off
defparam \Inoutmodule|hc[8] .is_wysiwyg = "true";
defparam \Inoutmodule|hc[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y30_N18
cycloneive_lcell_comb \Inoutmodule|Add7~18 (
// Equation(s):
// \Inoutmodule|Add7~18_combout  = (\Inoutmodule|hc [9] & (!\Inoutmodule|Add7~17 )) # (!\Inoutmodule|hc [9] & ((\Inoutmodule|Add7~17 ) # (GND)))
// \Inoutmodule|Add7~19  = CARRY((!\Inoutmodule|Add7~17 ) # (!\Inoutmodule|hc [9]))

	.dataa(\Inoutmodule|hc [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Inoutmodule|Add7~17 ),
	.combout(\Inoutmodule|Add7~18_combout ),
	.cout(\Inoutmodule|Add7~19 ));
// synopsys translate_off
defparam \Inoutmodule|Add7~18 .lut_mask = 16'h5A5F;
defparam \Inoutmodule|Add7~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y30_N26
cycloneive_lcell_comb \Inoutmodule|hc~0 (
// Equation(s):
// \Inoutmodule|hc~0_combout  = (\Inoutmodule|Add7~18_combout  & !\Inoutmodule|Equal7~2_combout )

	.dataa(gnd),
	.datab(\Inoutmodule|Add7~18_combout ),
	.datac(gnd),
	.datad(\Inoutmodule|Equal7~2_combout ),
	.cin(gnd),
	.combout(\Inoutmodule|hc~0_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|hc~0 .lut_mask = 16'h00CC;
defparam \Inoutmodule|hc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y30_N27
dffeas \Inoutmodule|hc[9] (
	.clk(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.d(\Inoutmodule|hc~0_combout ),
	.asdata(vcc),
	.clrn(\Reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inoutmodule|hc [9]),
	.prn(vcc));
// synopsys translate_off
defparam \Inoutmodule|hc[9] .is_wysiwyg = "true";
defparam \Inoutmodule|hc[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y30_N22
cycloneive_lcell_comb \Inoutmodule|Equal7~0 (
// Equation(s):
// \Inoutmodule|Equal7~0_combout  = (\Inoutmodule|hc [9] & (!\Inoutmodule|hc [6] & (!\Inoutmodule|hc [7] & \Inoutmodule|hc [8])))

	.dataa(\Inoutmodule|hc [9]),
	.datab(\Inoutmodule|hc [6]),
	.datac(\Inoutmodule|hc [7]),
	.datad(\Inoutmodule|hc [8]),
	.cin(gnd),
	.combout(\Inoutmodule|Equal7~0_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|Equal7~0 .lut_mask = 16'h0200;
defparam \Inoutmodule|Equal7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y30_N6
cycloneive_lcell_comb \Inoutmodule|Equal7~2 (
// Equation(s):
// \Inoutmodule|Equal7~2_combout  = (\Inoutmodule|hc [0] & (\Inoutmodule|Equal7~1_combout  & (\Inoutmodule|Equal7~0_combout  & \Inoutmodule|hc [1])))

	.dataa(\Inoutmodule|hc [0]),
	.datab(\Inoutmodule|Equal7~1_combout ),
	.datac(\Inoutmodule|Equal7~0_combout ),
	.datad(\Inoutmodule|hc [1]),
	.cin(gnd),
	.combout(\Inoutmodule|Equal7~2_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|Equal7~2 .lut_mask = 16'h8000;
defparam \Inoutmodule|Equal7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y30_N3
dffeas \Inoutmodule|vc[0] (
	.clk(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.d(\Inoutmodule|vc~3_combout ),
	.asdata(vcc),
	.clrn(\Reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Inoutmodule|Equal7~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inoutmodule|vc [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Inoutmodule|vc[0] .is_wysiwyg = "true";
defparam \Inoutmodule|vc[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N12
cycloneive_lcell_comb \Inoutmodule|Add8~2 (
// Equation(s):
// \Inoutmodule|Add8~2_combout  = (\Inoutmodule|vc [1] & (!\Inoutmodule|Add8~1 )) # (!\Inoutmodule|vc [1] & ((\Inoutmodule|Add8~1 ) # (GND)))
// \Inoutmodule|Add8~3  = CARRY((!\Inoutmodule|Add8~1 ) # (!\Inoutmodule|vc [1]))

	.dataa(\Inoutmodule|vc [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Inoutmodule|Add8~1 ),
	.combout(\Inoutmodule|Add8~2_combout ),
	.cout(\Inoutmodule|Add8~3 ));
// synopsys translate_off
defparam \Inoutmodule|Add8~2 .lut_mask = 16'h5A5F;
defparam \Inoutmodule|Add8~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X61_Y30_N5
dffeas \Inoutmodule|vc[1] (
	.clk(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Inoutmodule|Add8~2_combout ),
	.clrn(\Reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Inoutmodule|Equal7~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inoutmodule|vc [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Inoutmodule|vc[1] .is_wysiwyg = "true";
defparam \Inoutmodule|vc[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N14
cycloneive_lcell_comb \Inoutmodule|Add8~4 (
// Equation(s):
// \Inoutmodule|Add8~4_combout  = (\Inoutmodule|vc [2] & (\Inoutmodule|Add8~3  $ (GND))) # (!\Inoutmodule|vc [2] & (!\Inoutmodule|Add8~3  & VCC))
// \Inoutmodule|Add8~5  = CARRY((\Inoutmodule|vc [2] & !\Inoutmodule|Add8~3 ))

	.dataa(\Inoutmodule|vc [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Inoutmodule|Add8~3 ),
	.combout(\Inoutmodule|Add8~4_combout ),
	.cout(\Inoutmodule|Add8~5 ));
// synopsys translate_off
defparam \Inoutmodule|Add8~4 .lut_mask = 16'hA50A;
defparam \Inoutmodule|Add8~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N30
cycloneive_lcell_comb \Inoutmodule|vc~2 (
// Equation(s):
// \Inoutmodule|vc~2_combout  = (!\Inoutmodule|Equal8~2_combout  & \Inoutmodule|Add8~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Inoutmodule|Equal8~2_combout ),
	.datad(\Inoutmodule|Add8~4_combout ),
	.cin(gnd),
	.combout(\Inoutmodule|vc~2_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|vc~2 .lut_mask = 16'h0F00;
defparam \Inoutmodule|vc~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y30_N31
dffeas \Inoutmodule|vc[2] (
	.clk(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.d(\Inoutmodule|vc~2_combout ),
	.asdata(vcc),
	.clrn(\Reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Inoutmodule|Equal7~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inoutmodule|vc [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Inoutmodule|vc[2] .is_wysiwyg = "true";
defparam \Inoutmodule|vc[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N6
cycloneive_lcell_comb \Inoutmodule|Equal8~1 (
// Equation(s):
// \Inoutmodule|Equal8~1_combout  = (!\Inoutmodule|vc [4] & (\Inoutmodule|vc [2] & (!\Inoutmodule|vc [5] & \Inoutmodule|vc [3])))

	.dataa(\Inoutmodule|vc [4]),
	.datab(\Inoutmodule|vc [2]),
	.datac(\Inoutmodule|vc [5]),
	.datad(\Inoutmodule|vc [3]),
	.cin(gnd),
	.combout(\Inoutmodule|Equal8~1_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|Equal8~1 .lut_mask = 16'h0400;
defparam \Inoutmodule|Equal8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N22
cycloneive_lcell_comb \Inoutmodule|Add8~12 (
// Equation(s):
// \Inoutmodule|Add8~12_combout  = (\Inoutmodule|vc [6] & (\Inoutmodule|Add8~11  $ (GND))) # (!\Inoutmodule|vc [6] & (!\Inoutmodule|Add8~11  & VCC))
// \Inoutmodule|Add8~13  = CARRY((\Inoutmodule|vc [6] & !\Inoutmodule|Add8~11 ))

	.dataa(gnd),
	.datab(\Inoutmodule|vc [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Inoutmodule|Add8~11 ),
	.combout(\Inoutmodule|Add8~12_combout ),
	.cout(\Inoutmodule|Add8~13 ));
// synopsys translate_off
defparam \Inoutmodule|Add8~12 .lut_mask = 16'hC30C;
defparam \Inoutmodule|Add8~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N24
cycloneive_lcell_comb \Inoutmodule|Add8~14 (
// Equation(s):
// \Inoutmodule|Add8~14_combout  = (\Inoutmodule|vc [7] & (!\Inoutmodule|Add8~13 )) # (!\Inoutmodule|vc [7] & ((\Inoutmodule|Add8~13 ) # (GND)))
// \Inoutmodule|Add8~15  = CARRY((!\Inoutmodule|Add8~13 ) # (!\Inoutmodule|vc [7]))

	.dataa(gnd),
	.datab(\Inoutmodule|vc [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Inoutmodule|Add8~13 ),
	.combout(\Inoutmodule|Add8~14_combout ),
	.cout(\Inoutmodule|Add8~15 ));
// synopsys translate_off
defparam \Inoutmodule|Add8~14 .lut_mask = 16'h3C3F;
defparam \Inoutmodule|Add8~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X61_Y30_N17
dffeas \Inoutmodule|vc[7] (
	.clk(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Inoutmodule|Add8~14_combout ),
	.clrn(\Reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Inoutmodule|Equal7~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inoutmodule|vc [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Inoutmodule|vc[7] .is_wysiwyg = "true";
defparam \Inoutmodule|vc[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N26
cycloneive_lcell_comb \Inoutmodule|Add8~16 (
// Equation(s):
// \Inoutmodule|Add8~16_combout  = (\Inoutmodule|vc [8] & (\Inoutmodule|Add8~15  $ (GND))) # (!\Inoutmodule|vc [8] & (!\Inoutmodule|Add8~15  & VCC))
// \Inoutmodule|Add8~17  = CARRY((\Inoutmodule|vc [8] & !\Inoutmodule|Add8~15 ))

	.dataa(gnd),
	.datab(\Inoutmodule|vc [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Inoutmodule|Add8~15 ),
	.combout(\Inoutmodule|Add8~16_combout ),
	.cout(\Inoutmodule|Add8~17 ));
// synopsys translate_off
defparam \Inoutmodule|Add8~16 .lut_mask = 16'hC30C;
defparam \Inoutmodule|Add8~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y30_N9
dffeas \Inoutmodule|vc[8] (
	.clk(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Inoutmodule|Add8~16_combout ),
	.clrn(\Reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Inoutmodule|Equal7~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inoutmodule|vc [8]),
	.prn(vcc));
// synopsys translate_off
defparam \Inoutmodule|vc[8] .is_wysiwyg = "true";
defparam \Inoutmodule|vc[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N28
cycloneive_lcell_comb \Inoutmodule|Add8~18 (
// Equation(s):
// \Inoutmodule|Add8~18_combout  = (\Inoutmodule|vc [9] & (!\Inoutmodule|Add8~17 )) # (!\Inoutmodule|vc [9] & ((\Inoutmodule|Add8~17 ) # (GND)))
// \Inoutmodule|Add8~19  = CARRY((!\Inoutmodule|Add8~17 ) # (!\Inoutmodule|vc [9]))

	.dataa(gnd),
	.datab(\Inoutmodule|vc [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Inoutmodule|Add8~17 ),
	.combout(\Inoutmodule|Add8~18_combout ),
	.cout(\Inoutmodule|Add8~19 ));
// synopsys translate_off
defparam \Inoutmodule|Add8~18 .lut_mask = 16'h3C3F;
defparam \Inoutmodule|Add8~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N0
cycloneive_lcell_comb \Inoutmodule|vc~0 (
// Equation(s):
// \Inoutmodule|vc~0_combout  = (!\Inoutmodule|Equal8~2_combout  & \Inoutmodule|Add8~18_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Inoutmodule|Equal8~2_combout ),
	.datad(\Inoutmodule|Add8~18_combout ),
	.cin(gnd),
	.combout(\Inoutmodule|vc~0_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|vc~0 .lut_mask = 16'h0F00;
defparam \Inoutmodule|vc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y30_N1
dffeas \Inoutmodule|vc[9] (
	.clk(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.d(\Inoutmodule|vc~0_combout ),
	.asdata(vcc),
	.clrn(\Reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Inoutmodule|Equal7~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inoutmodule|vc [9]),
	.prn(vcc));
// synopsys translate_off
defparam \Inoutmodule|vc[9] .is_wysiwyg = "true";
defparam \Inoutmodule|vc[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N28
cycloneive_lcell_comb \Inoutmodule|Equal8~0 (
// Equation(s):
// \Inoutmodule|Equal8~0_combout  = (!\Inoutmodule|vc [7] & (!\Inoutmodule|vc [8] & (\Inoutmodule|vc [9] & !\Inoutmodule|vc [6])))

	.dataa(\Inoutmodule|vc [7]),
	.datab(\Inoutmodule|vc [8]),
	.datac(\Inoutmodule|vc [9]),
	.datad(\Inoutmodule|vc [6]),
	.cin(gnd),
	.combout(\Inoutmodule|Equal8~0_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|Equal8~0 .lut_mask = 16'h0010;
defparam \Inoutmodule|Equal8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N4
cycloneive_lcell_comb \Inoutmodule|Equal8~2 (
// Equation(s):
// \Inoutmodule|Equal8~2_combout  = (!\Inoutmodule|vc [0] & (\Inoutmodule|Equal8~1_combout  & (!\Inoutmodule|vc [1] & \Inoutmodule|Equal8~0_combout )))

	.dataa(\Inoutmodule|vc [0]),
	.datab(\Inoutmodule|Equal8~1_combout ),
	.datac(\Inoutmodule|vc [1]),
	.datad(\Inoutmodule|Equal8~0_combout ),
	.cin(gnd),
	.combout(\Inoutmodule|Equal8~2_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|Equal8~2 .lut_mask = 16'h0400;
defparam \Inoutmodule|Equal8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N16
cycloneive_lcell_comb \Inoutmodule|Add8~6 (
// Equation(s):
// \Inoutmodule|Add8~6_combout  = (\Inoutmodule|vc [3] & (!\Inoutmodule|Add8~5 )) # (!\Inoutmodule|vc [3] & ((\Inoutmodule|Add8~5 ) # (GND)))
// \Inoutmodule|Add8~7  = CARRY((!\Inoutmodule|Add8~5 ) # (!\Inoutmodule|vc [3]))

	.dataa(gnd),
	.datab(\Inoutmodule|vc [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Inoutmodule|Add8~5 ),
	.combout(\Inoutmodule|Add8~6_combout ),
	.cout(\Inoutmodule|Add8~7 ));
// synopsys translate_off
defparam \Inoutmodule|Add8~6 .lut_mask = 16'h3C3F;
defparam \Inoutmodule|Add8~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N26
cycloneive_lcell_comb \Inoutmodule|vc~1 (
// Equation(s):
// \Inoutmodule|vc~1_combout  = (!\Inoutmodule|Equal8~2_combout  & \Inoutmodule|Add8~6_combout )

	.dataa(gnd),
	.datab(\Inoutmodule|Equal8~2_combout ),
	.datac(\Inoutmodule|Add8~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Inoutmodule|vc~1_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|vc~1 .lut_mask = 16'h3030;
defparam \Inoutmodule|vc~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y30_N27
dffeas \Inoutmodule|vc[3] (
	.clk(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.d(\Inoutmodule|vc~1_combout ),
	.asdata(vcc),
	.clrn(\Reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Inoutmodule|Equal7~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inoutmodule|vc [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Inoutmodule|vc[3] .is_wysiwyg = "true";
defparam \Inoutmodule|vc[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N18
cycloneive_lcell_comb \Inoutmodule|Add8~8 (
// Equation(s):
// \Inoutmodule|Add8~8_combout  = (\Inoutmodule|vc [4] & (\Inoutmodule|Add8~7  $ (GND))) # (!\Inoutmodule|vc [4] & (!\Inoutmodule|Add8~7  & VCC))
// \Inoutmodule|Add8~9  = CARRY((\Inoutmodule|vc [4] & !\Inoutmodule|Add8~7 ))

	.dataa(\Inoutmodule|vc [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Inoutmodule|Add8~7 ),
	.combout(\Inoutmodule|Add8~8_combout ),
	.cout(\Inoutmodule|Add8~9 ));
// synopsys translate_off
defparam \Inoutmodule|Add8~8 .lut_mask = 16'hA50A;
defparam \Inoutmodule|Add8~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X61_Y30_N29
dffeas \Inoutmodule|vc[4] (
	.clk(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Inoutmodule|Add8~8_combout ),
	.clrn(\Reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Inoutmodule|Equal7~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inoutmodule|vc [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Inoutmodule|vc[4] .is_wysiwyg = "true";
defparam \Inoutmodule|vc[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N20
cycloneive_lcell_comb \Inoutmodule|Add8~10 (
// Equation(s):
// \Inoutmodule|Add8~10_combout  = (\Inoutmodule|vc [5] & (!\Inoutmodule|Add8~9 )) # (!\Inoutmodule|vc [5] & ((\Inoutmodule|Add8~9 ) # (GND)))
// \Inoutmodule|Add8~11  = CARRY((!\Inoutmodule|Add8~9 ) # (!\Inoutmodule|vc [5]))

	.dataa(gnd),
	.datab(\Inoutmodule|vc [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Inoutmodule|Add8~9 ),
	.combout(\Inoutmodule|Add8~10_combout ),
	.cout(\Inoutmodule|Add8~11 ));
// synopsys translate_off
defparam \Inoutmodule|Add8~10 .lut_mask = 16'h3C3F;
defparam \Inoutmodule|Add8~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X61_Y30_N7
dffeas \Inoutmodule|vc[5] (
	.clk(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Inoutmodule|Add8~10_combout ),
	.clrn(\Reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Inoutmodule|Equal7~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inoutmodule|vc [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Inoutmodule|vc[5] .is_wysiwyg = "true";
defparam \Inoutmodule|vc[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y30_N13
dffeas \Inoutmodule|vc[6] (
	.clk(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Inoutmodule|Add8~12_combout ),
	.clrn(\Reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Inoutmodule|Equal7~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inoutmodule|vc [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Inoutmodule|vc[6] .is_wysiwyg = "true";
defparam \Inoutmodule|vc[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N8
cycloneive_lcell_comb \Inoutmodule|Add0~0 (
// Equation(s):
// \Inoutmodule|Add0~0_combout  = (\Inoutmodule|vc [2] & (\Inoutmodule|vc [0] $ (VCC))) # (!\Inoutmodule|vc [2] & (\Inoutmodule|vc [0] & VCC))
// \Inoutmodule|Add0~1  = CARRY((\Inoutmodule|vc [2] & \Inoutmodule|vc [0]))

	.dataa(\Inoutmodule|vc [2]),
	.datab(\Inoutmodule|vc [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Inoutmodule|Add0~0_combout ),
	.cout(\Inoutmodule|Add0~1 ));
// synopsys translate_off
defparam \Inoutmodule|Add0~0 .lut_mask = 16'h6688;
defparam \Inoutmodule|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N10
cycloneive_lcell_comb \Inoutmodule|Add0~2 (
// Equation(s):
// \Inoutmodule|Add0~2_combout  = (\Inoutmodule|vc [3] & ((\Inoutmodule|vc [1] & (\Inoutmodule|Add0~1  & VCC)) # (!\Inoutmodule|vc [1] & (!\Inoutmodule|Add0~1 )))) # (!\Inoutmodule|vc [3] & ((\Inoutmodule|vc [1] & (!\Inoutmodule|Add0~1 )) # (!\Inoutmodule|vc 
// [1] & ((\Inoutmodule|Add0~1 ) # (GND)))))
// \Inoutmodule|Add0~3  = CARRY((\Inoutmodule|vc [3] & (!\Inoutmodule|vc [1] & !\Inoutmodule|Add0~1 )) # (!\Inoutmodule|vc [3] & ((!\Inoutmodule|Add0~1 ) # (!\Inoutmodule|vc [1]))))

	.dataa(\Inoutmodule|vc [3]),
	.datab(\Inoutmodule|vc [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Inoutmodule|Add0~1 ),
	.combout(\Inoutmodule|Add0~2_combout ),
	.cout(\Inoutmodule|Add0~3 ));
// synopsys translate_off
defparam \Inoutmodule|Add0~2 .lut_mask = 16'h9617;
defparam \Inoutmodule|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N12
cycloneive_lcell_comb \Inoutmodule|Add0~4 (
// Equation(s):
// \Inoutmodule|Add0~4_combout  = ((\Inoutmodule|vc [2] $ (\Inoutmodule|vc [4] $ (!\Inoutmodule|Add0~3 )))) # (GND)
// \Inoutmodule|Add0~5  = CARRY((\Inoutmodule|vc [2] & ((\Inoutmodule|vc [4]) # (!\Inoutmodule|Add0~3 ))) # (!\Inoutmodule|vc [2] & (\Inoutmodule|vc [4] & !\Inoutmodule|Add0~3 )))

	.dataa(\Inoutmodule|vc [2]),
	.datab(\Inoutmodule|vc [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Inoutmodule|Add0~3 ),
	.combout(\Inoutmodule|Add0~4_combout ),
	.cout(\Inoutmodule|Add0~5 ));
// synopsys translate_off
defparam \Inoutmodule|Add0~4 .lut_mask = 16'h698E;
defparam \Inoutmodule|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N14
cycloneive_lcell_comb \Inoutmodule|Add0~6 (
// Equation(s):
// \Inoutmodule|Add0~6_combout  = (\Inoutmodule|vc [5] & ((\Inoutmodule|vc [3] & (\Inoutmodule|Add0~5  & VCC)) # (!\Inoutmodule|vc [3] & (!\Inoutmodule|Add0~5 )))) # (!\Inoutmodule|vc [5] & ((\Inoutmodule|vc [3] & (!\Inoutmodule|Add0~5 )) # (!\Inoutmodule|vc 
// [3] & ((\Inoutmodule|Add0~5 ) # (GND)))))
// \Inoutmodule|Add0~7  = CARRY((\Inoutmodule|vc [5] & (!\Inoutmodule|vc [3] & !\Inoutmodule|Add0~5 )) # (!\Inoutmodule|vc [5] & ((!\Inoutmodule|Add0~5 ) # (!\Inoutmodule|vc [3]))))

	.dataa(\Inoutmodule|vc [5]),
	.datab(\Inoutmodule|vc [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Inoutmodule|Add0~5 ),
	.combout(\Inoutmodule|Add0~6_combout ),
	.cout(\Inoutmodule|Add0~7 ));
// synopsys translate_off
defparam \Inoutmodule|Add0~6 .lut_mask = 16'h9617;
defparam \Inoutmodule|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N16
cycloneive_lcell_comb \Inoutmodule|Add0~8 (
// Equation(s):
// \Inoutmodule|Add0~8_combout  = ((\Inoutmodule|vc [6] $ (\Inoutmodule|vc [4] $ (!\Inoutmodule|Add0~7 )))) # (GND)
// \Inoutmodule|Add0~9  = CARRY((\Inoutmodule|vc [6] & ((\Inoutmodule|vc [4]) # (!\Inoutmodule|Add0~7 ))) # (!\Inoutmodule|vc [6] & (\Inoutmodule|vc [4] & !\Inoutmodule|Add0~7 )))

	.dataa(\Inoutmodule|vc [6]),
	.datab(\Inoutmodule|vc [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Inoutmodule|Add0~7 ),
	.combout(\Inoutmodule|Add0~8_combout ),
	.cout(\Inoutmodule|Add0~9 ));
// synopsys translate_off
defparam \Inoutmodule|Add0~8 .lut_mask = 16'h698E;
defparam \Inoutmodule|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N10
cycloneive_lcell_comb \Inoutmodule|Add1~0 (
// Equation(s):
// \Inoutmodule|Add1~0_combout  = (\Inoutmodule|vc [0] & (\Inoutmodule|hc [7] $ (VCC))) # (!\Inoutmodule|vc [0] & (\Inoutmodule|hc [7] & VCC))
// \Inoutmodule|Add1~1  = CARRY((\Inoutmodule|vc [0] & \Inoutmodule|hc [7]))

	.dataa(\Inoutmodule|vc [0]),
	.datab(\Inoutmodule|hc [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Inoutmodule|Add1~0_combout ),
	.cout(\Inoutmodule|Add1~1 ));
// synopsys translate_off
defparam \Inoutmodule|Add1~0 .lut_mask = 16'h6688;
defparam \Inoutmodule|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N12
cycloneive_lcell_comb \Inoutmodule|Add1~2 (
// Equation(s):
// \Inoutmodule|Add1~2_combout  = (\Inoutmodule|hc [8] & ((\Inoutmodule|vc [1] & (\Inoutmodule|Add1~1  & VCC)) # (!\Inoutmodule|vc [1] & (!\Inoutmodule|Add1~1 )))) # (!\Inoutmodule|hc [8] & ((\Inoutmodule|vc [1] & (!\Inoutmodule|Add1~1 )) # (!\Inoutmodule|vc 
// [1] & ((\Inoutmodule|Add1~1 ) # (GND)))))
// \Inoutmodule|Add1~3  = CARRY((\Inoutmodule|hc [8] & (!\Inoutmodule|vc [1] & !\Inoutmodule|Add1~1 )) # (!\Inoutmodule|hc [8] & ((!\Inoutmodule|Add1~1 ) # (!\Inoutmodule|vc [1]))))

	.dataa(\Inoutmodule|hc [8]),
	.datab(\Inoutmodule|vc [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Inoutmodule|Add1~1 ),
	.combout(\Inoutmodule|Add1~2_combout ),
	.cout(\Inoutmodule|Add1~3 ));
// synopsys translate_off
defparam \Inoutmodule|Add1~2 .lut_mask = 16'h9617;
defparam \Inoutmodule|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N14
cycloneive_lcell_comb \Inoutmodule|Add1~4 (
// Equation(s):
// \Inoutmodule|Add1~4_combout  = ((\Inoutmodule|Add0~0_combout  $ (\Inoutmodule|hc [9] $ (!\Inoutmodule|Add1~3 )))) # (GND)
// \Inoutmodule|Add1~5  = CARRY((\Inoutmodule|Add0~0_combout  & ((\Inoutmodule|hc [9]) # (!\Inoutmodule|Add1~3 ))) # (!\Inoutmodule|Add0~0_combout  & (\Inoutmodule|hc [9] & !\Inoutmodule|Add1~3 )))

	.dataa(\Inoutmodule|Add0~0_combout ),
	.datab(\Inoutmodule|hc [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Inoutmodule|Add1~3 ),
	.combout(\Inoutmodule|Add1~4_combout ),
	.cout(\Inoutmodule|Add1~5 ));
// synopsys translate_off
defparam \Inoutmodule|Add1~4 .lut_mask = 16'h698E;
defparam \Inoutmodule|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N16
cycloneive_lcell_comb \Inoutmodule|Add1~6 (
// Equation(s):
// \Inoutmodule|Add1~6_combout  = (\Inoutmodule|Add0~2_combout  & (!\Inoutmodule|Add1~5 )) # (!\Inoutmodule|Add0~2_combout  & ((\Inoutmodule|Add1~5 ) # (GND)))
// \Inoutmodule|Add1~7  = CARRY((!\Inoutmodule|Add1~5 ) # (!\Inoutmodule|Add0~2_combout ))

	.dataa(\Inoutmodule|Add0~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Inoutmodule|Add1~5 ),
	.combout(\Inoutmodule|Add1~6_combout ),
	.cout(\Inoutmodule|Add1~7 ));
// synopsys translate_off
defparam \Inoutmodule|Add1~6 .lut_mask = 16'h5A5F;
defparam \Inoutmodule|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N18
cycloneive_lcell_comb \Inoutmodule|Add1~8 (
// Equation(s):
// \Inoutmodule|Add1~8_combout  = (\Inoutmodule|Add0~4_combout  & (\Inoutmodule|Add1~7  $ (GND))) # (!\Inoutmodule|Add0~4_combout  & (!\Inoutmodule|Add1~7  & VCC))
// \Inoutmodule|Add1~9  = CARRY((\Inoutmodule|Add0~4_combout  & !\Inoutmodule|Add1~7 ))

	.dataa(\Inoutmodule|Add0~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Inoutmodule|Add1~7 ),
	.combout(\Inoutmodule|Add1~8_combout ),
	.cout(\Inoutmodule|Add1~9 ));
// synopsys translate_off
defparam \Inoutmodule|Add1~8 .lut_mask = 16'hA50A;
defparam \Inoutmodule|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N20
cycloneive_lcell_comb \Inoutmodule|Add1~10 (
// Equation(s):
// \Inoutmodule|Add1~10_combout  = (\Inoutmodule|Add0~6_combout  & (!\Inoutmodule|Add1~9 )) # (!\Inoutmodule|Add0~6_combout  & ((\Inoutmodule|Add1~9 ) # (GND)))
// \Inoutmodule|Add1~11  = CARRY((!\Inoutmodule|Add1~9 ) # (!\Inoutmodule|Add0~6_combout ))

	.dataa(\Inoutmodule|Add0~6_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Inoutmodule|Add1~9 ),
	.combout(\Inoutmodule|Add1~10_combout ),
	.cout(\Inoutmodule|Add1~11 ));
// synopsys translate_off
defparam \Inoutmodule|Add1~10 .lut_mask = 16'h5A5F;
defparam \Inoutmodule|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N22
cycloneive_lcell_comb \Inoutmodule|Add1~12 (
// Equation(s):
// \Inoutmodule|Add1~12_combout  = (\Inoutmodule|Add0~8_combout  & (\Inoutmodule|Add1~11  $ (GND))) # (!\Inoutmodule|Add0~8_combout  & (!\Inoutmodule|Add1~11  & VCC))
// \Inoutmodule|Add1~13  = CARRY((\Inoutmodule|Add0~8_combout  & !\Inoutmodule|Add1~11 ))

	.dataa(\Inoutmodule|Add0~8_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Inoutmodule|Add1~11 ),
	.combout(\Inoutmodule|Add1~12_combout ),
	.cout(\Inoutmodule|Add1~13 ));
// synopsys translate_off
defparam \Inoutmodule|Add1~12 .lut_mask = 16'hA50A;
defparam \Inoutmodule|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N18
cycloneive_lcell_comb \Inoutmodule|Add0~10 (
// Equation(s):
// \Inoutmodule|Add0~10_combout  = (\Inoutmodule|vc [5] & ((\Inoutmodule|vc [7] & (\Inoutmodule|Add0~9  & VCC)) # (!\Inoutmodule|vc [7] & (!\Inoutmodule|Add0~9 )))) # (!\Inoutmodule|vc [5] & ((\Inoutmodule|vc [7] & (!\Inoutmodule|Add0~9 )) # 
// (!\Inoutmodule|vc [7] & ((\Inoutmodule|Add0~9 ) # (GND)))))
// \Inoutmodule|Add0~11  = CARRY((\Inoutmodule|vc [5] & (!\Inoutmodule|vc [7] & !\Inoutmodule|Add0~9 )) # (!\Inoutmodule|vc [5] & ((!\Inoutmodule|Add0~9 ) # (!\Inoutmodule|vc [7]))))

	.dataa(\Inoutmodule|vc [5]),
	.datab(\Inoutmodule|vc [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Inoutmodule|Add0~9 ),
	.combout(\Inoutmodule|Add0~10_combout ),
	.cout(\Inoutmodule|Add0~11 ));
// synopsys translate_off
defparam \Inoutmodule|Add0~10 .lut_mask = 16'h9617;
defparam \Inoutmodule|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N20
cycloneive_lcell_comb \Inoutmodule|Add0~12 (
// Equation(s):
// \Inoutmodule|Add0~12_combout  = ((\Inoutmodule|vc [6] $ (\Inoutmodule|vc [8] $ (!\Inoutmodule|Add0~11 )))) # (GND)
// \Inoutmodule|Add0~13  = CARRY((\Inoutmodule|vc [6] & ((\Inoutmodule|vc [8]) # (!\Inoutmodule|Add0~11 ))) # (!\Inoutmodule|vc [6] & (\Inoutmodule|vc [8] & !\Inoutmodule|Add0~11 )))

	.dataa(\Inoutmodule|vc [6]),
	.datab(\Inoutmodule|vc [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Inoutmodule|Add0~11 ),
	.combout(\Inoutmodule|Add0~12_combout ),
	.cout(\Inoutmodule|Add0~13 ));
// synopsys translate_off
defparam \Inoutmodule|Add0~12 .lut_mask = 16'h698E;
defparam \Inoutmodule|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N24
cycloneive_lcell_comb \Inoutmodule|Add1~14 (
// Equation(s):
// \Inoutmodule|Add1~14_combout  = (\Inoutmodule|Add0~10_combout  & (!\Inoutmodule|Add1~13 )) # (!\Inoutmodule|Add0~10_combout  & ((\Inoutmodule|Add1~13 ) # (GND)))
// \Inoutmodule|Add1~15  = CARRY((!\Inoutmodule|Add1~13 ) # (!\Inoutmodule|Add0~10_combout ))

	.dataa(gnd),
	.datab(\Inoutmodule|Add0~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Inoutmodule|Add1~13 ),
	.combout(\Inoutmodule|Add1~14_combout ),
	.cout(\Inoutmodule|Add1~15 ));
// synopsys translate_off
defparam \Inoutmodule|Add1~14 .lut_mask = 16'h3C3F;
defparam \Inoutmodule|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N26
cycloneive_lcell_comb \Inoutmodule|Add1~16 (
// Equation(s):
// \Inoutmodule|Add1~16_combout  = (\Inoutmodule|Add0~12_combout  & (\Inoutmodule|Add1~15  $ (GND))) # (!\Inoutmodule|Add0~12_combout  & (!\Inoutmodule|Add1~15  & VCC))
// \Inoutmodule|Add1~17  = CARRY((\Inoutmodule|Add0~12_combout  & !\Inoutmodule|Add1~15 ))

	.dataa(gnd),
	.datab(\Inoutmodule|Add0~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Inoutmodule|Add1~15 ),
	.combout(\Inoutmodule|Add1~16_combout ),
	.cout(\Inoutmodule|Add1~17 ));
// synopsys translate_off
defparam \Inoutmodule|Add1~16 .lut_mask = 16'hC30C;
defparam \Inoutmodule|Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N6
cycloneive_lcell_comb \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1204w[3]~0 (
// Equation(s):
// \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1204w[3]~0_combout  = (\Inoutmodule|Add1~12_combout  & (!\Inoutmodule|Add1~16_combout  & !\Inoutmodule|Add1~14_combout ))

	.dataa(\Inoutmodule|Add1~12_combout ),
	.datab(gnd),
	.datac(\Inoutmodule|Add1~16_combout ),
	.datad(\Inoutmodule|Add1~14_combout ),
	.cin(gnd),
	.combout(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1204w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1204w[3]~0 .lut_mask = 16'h000A;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1204w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X85_Y0_N22
cycloneive_io_ibuf \Cam_data[5]~input (
	.i(Cam_data[5]),
	.ibar(gnd),
	.o(\Cam_data[5]~input_o ));
// synopsys translate_off
defparam \Cam_data[5]~input .bus_hold = "false";
defparam \Cam_data[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X73_Y26_N16
cycloneive_lcell_comb \Inoutmodule|temp~0 (
// Equation(s):
// \Inoutmodule|temp~0_combout  = (!\Inoutmodule|state.PREP~q  & \Cam_data[5]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Inoutmodule|state.PREP~q ),
	.datad(\Cam_data[5]~input_o ),
	.cin(gnd),
	.combout(\Inoutmodule|temp~0_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|temp~0 .lut_mask = 16'h0F00;
defparam \Inoutmodule|temp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y26_N20
cycloneive_lcell_comb \Inoutmodule|temp[5]~1 (
// Equation(s):
// \Inoutmodule|temp[5]~1_combout  = (!\Inoutmodule|state.PREP~q  & (((\Inoutmodule|byte_num~q ) # (!\Cam_href~input_o )) # (!\Inoutmodule|state.RUN~q )))

	.dataa(\Inoutmodule|state.PREP~q ),
	.datab(\Inoutmodule|state.RUN~q ),
	.datac(\Cam_href~input_o ),
	.datad(\Inoutmodule|byte_num~q ),
	.cin(gnd),
	.combout(\Inoutmodule|temp[5]~1_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|temp[5]~1 .lut_mask = 16'h5515;
defparam \Inoutmodule|temp[5]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y26_N20
cycloneive_lcell_comb \Inoutmodule|temp[5]~2 (
// Equation(s):
// \Inoutmodule|temp[5]~2_combout  = (!\Inoutmodule|temp[5]~1_combout  & \Inoutmodule|state.SLEEP~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Inoutmodule|temp[5]~1_combout ),
	.datad(\Inoutmodule|state.SLEEP~q ),
	.cin(gnd),
	.combout(\Inoutmodule|temp[5]~2_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|temp[5]~2 .lut_mask = 16'h0F00;
defparam \Inoutmodule|temp[5]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y26_N17
dffeas \Inoutmodule|temp[5] (
	.clk(\Cam_pclk~input_o ),
	.d(\Inoutmodule|temp~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Inoutmodule|temp[5]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inoutmodule|temp [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Inoutmodule|temp[5] .is_wysiwyg = "true";
defparam \Inoutmodule|temp[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y26_N4
cycloneive_lcell_comb \Inoutmodule|LessThan2~3 (
// Equation(s):
// \Inoutmodule|LessThan2~3_combout  = (!\Inoutmodule|horizontal_counter [9] & (((!\Inoutmodule|horizontal_counter [7] & !\Inoutmodule|horizontal_counter [6])) # (!\Inoutmodule|horizontal_counter [8])))

	.dataa(\Inoutmodule|horizontal_counter [9]),
	.datab(\Inoutmodule|horizontal_counter [8]),
	.datac(\Inoutmodule|horizontal_counter [7]),
	.datad(\Inoutmodule|horizontal_counter [6]),
	.cin(gnd),
	.combout(\Inoutmodule|LessThan2~3_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|LessThan2~3 .lut_mask = 16'h1115;
defparam \Inoutmodule|LessThan2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y26_N12
cycloneive_lcell_comb \Inoutmodule|LessThan2~4 (
// Equation(s):
// \Inoutmodule|LessThan2~4_combout  = (\Inoutmodule|LessThan2~3_combout  & \Inoutmodule|LessThan2~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Inoutmodule|LessThan2~3_combout ),
	.datad(\Inoutmodule|LessThan2~2_combout ),
	.cin(gnd),
	.combout(\Inoutmodule|LessThan2~4_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|LessThan2~4 .lut_mask = 16'hF000;
defparam \Inoutmodule|LessThan2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y14_N1
dffeas \Inoutmodule|encryption_trigger (
	.clk(\Cam_pclk~input_o ),
	.d(gnd),
	.asdata(\Inoutmodule|byte_num~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Inoutmodule|counter[0]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inoutmodule|encryption_trigger~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Inoutmodule|encryption_trigger .is_wysiwyg = "true";
defparam \Inoutmodule|encryption_trigger .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y14_N0
cycloneive_lcell_comb \Inoutmodule|encryption_module1|always0~0 (
// Equation(s):
// \Inoutmodule|encryption_module1|always0~0_combout  = LCELL((\Inoutmodule|encryption_trigger~q  & \Inoutmodule|VGA_Clk~q ))

	.dataa(gnd),
	.datab(gnd),
	.datac(\Inoutmodule|encryption_trigger~q ),
	.datad(\Inoutmodule|VGA_Clk~q ),
	.cin(gnd),
	.combout(\Inoutmodule|encryption_module1|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|encryption_module1|always0~0 .lut_mask = 16'hF000;
defparam \Inoutmodule|encryption_module1|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G19
cycloneive_clkctrl \Inoutmodule|encryption_module1|always0~0clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\Inoutmodule|encryption_module1|always0~0_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\Inoutmodule|encryption_module1|always0~0clkctrl_outclk ));
// synopsys translate_off
defparam \Inoutmodule|encryption_module1|always0~0clkctrl .clock_type = "global clock";
defparam \Inoutmodule|encryption_module1|always0~0clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X76_Y30_N12
cycloneive_lcell_comb \Inoutmodule|encryption_module1|R_prev~31 (
// Equation(s):
// \Inoutmodule|encryption_module1|R_prev~31_combout  = \Inoutmodule|encryption_module1|R_prev [12] $ (\Inoutmodule|encryption_module1|R_prev [25] $ (\Inoutmodule|encryption_module1|R_xor2 [20]))

	.dataa(gnd),
	.datab(\Inoutmodule|encryption_module1|R_prev [12]),
	.datac(\Inoutmodule|encryption_module1|R_prev [25]),
	.datad(\Inoutmodule|encryption_module1|R_xor2 [20]),
	.cin(gnd),
	.combout(\Inoutmodule|encryption_module1|R_prev~31_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|encryption_module1|R_prev~31 .lut_mask = 16'hC33C;
defparam \Inoutmodule|encryption_module1|R_prev~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y30_N13
dffeas \Inoutmodule|encryption_module1|R_prev[25] (
	.clk(\Inoutmodule|encryption_module1|always0~0clkctrl_outclk ),
	.d(\Inoutmodule|encryption_module1|R_prev~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inoutmodule|encryption_module1|R_prev [25]),
	.prn(vcc));
// synopsys translate_off
defparam \Inoutmodule|encryption_module1|R_prev[25] .is_wysiwyg = "true";
defparam \Inoutmodule|encryption_module1|R_prev[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y30_N22
cycloneive_lcell_comb \Inoutmodule|encryption_module1|R_xor1[25] (
// Equation(s):
// \Inoutmodule|encryption_module1|R_xor1 [25] = \Inoutmodule|encryption_module1|R_prev [25] $ (\Inoutmodule|encryption_module1|R_prev [12])

	.dataa(gnd),
	.datab(gnd),
	.datac(\Inoutmodule|encryption_module1|R_prev [25]),
	.datad(\Inoutmodule|encryption_module1|R_prev [12]),
	.cin(gnd),
	.combout(\Inoutmodule|encryption_module1|R_xor1 [25]),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|encryption_module1|R_xor1[25] .lut_mask = 16'h0FF0;
defparam \Inoutmodule|encryption_module1|R_xor1[25] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y30_N8
cycloneive_lcell_comb \Inoutmodule|encryption_module1|R_prev~19 (
// Equation(s):
// \Inoutmodule|encryption_module1|R_prev~19_combout  = \Inoutmodule|encryption_module1|R_xor1 [25] $ (\Inoutmodule|encryption_module1|R_prev [5] $ (\Inoutmodule|encryption_module1|R_prev [18] $ (\Inoutmodule|encryption_module1|R_xor2 [13])))

	.dataa(\Inoutmodule|encryption_module1|R_xor1 [25]),
	.datab(\Inoutmodule|encryption_module1|R_prev [5]),
	.datac(\Inoutmodule|encryption_module1|R_prev [18]),
	.datad(\Inoutmodule|encryption_module1|R_xor2 [13]),
	.cin(gnd),
	.combout(\Inoutmodule|encryption_module1|R_prev~19_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|encryption_module1|R_prev~19 .lut_mask = 16'h6996;
defparam \Inoutmodule|encryption_module1|R_prev~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y30_N9
dffeas \Inoutmodule|encryption_module1|R_prev[18] (
	.clk(\Inoutmodule|encryption_module1|always0~0clkctrl_outclk ),
	.d(\Inoutmodule|encryption_module1|R_prev~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inoutmodule|encryption_module1|R_prev [18]),
	.prn(vcc));
// synopsys translate_off
defparam \Inoutmodule|encryption_module1|R_prev[18] .is_wysiwyg = "true";
defparam \Inoutmodule|encryption_module1|R_prev[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y30_N24
cycloneive_lcell_comb \Inoutmodule|encryption_module1|R_prev~29 (
// Equation(s):
// \Inoutmodule|encryption_module1|R_prev~29_combout  = \Inoutmodule|encryption_module1|R_prev [25] $ (\Inoutmodule|encryption_module1|R_prev [17] $ (\Inoutmodule|encryption_module1|R_prev [30] $ (\Inoutmodule|encryption_module1|R_prev [12])))

	.dataa(\Inoutmodule|encryption_module1|R_prev [25]),
	.datab(\Inoutmodule|encryption_module1|R_prev [17]),
	.datac(\Inoutmodule|encryption_module1|R_prev [30]),
	.datad(\Inoutmodule|encryption_module1|R_prev [12]),
	.cin(gnd),
	.combout(\Inoutmodule|encryption_module1|R_prev~29_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|encryption_module1|R_prev~29 .lut_mask = 16'h6996;
defparam \Inoutmodule|encryption_module1|R_prev~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y30_N25
dffeas \Inoutmodule|encryption_module1|R_prev[30] (
	.clk(\Inoutmodule|encryption_module1|always0~0clkctrl_outclk ),
	.d(\Inoutmodule|encryption_module1|R_prev~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inoutmodule|encryption_module1|R_prev [30]),
	.prn(vcc));
// synopsys translate_off
defparam \Inoutmodule|encryption_module1|R_prev[30] .is_wysiwyg = "true";
defparam \Inoutmodule|encryption_module1|R_prev[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y30_N10
cycloneive_lcell_comb \Inoutmodule|encryption_module1|R_xor2[23] (
// Equation(s):
// \Inoutmodule|encryption_module1|R_xor2 [23] = \Inoutmodule|encryption_module1|R_prev [23] $ (\Inoutmodule|encryption_module1|R_prev [17] $ (\Inoutmodule|encryption_module1|R_prev [10] $ (\Inoutmodule|encryption_module1|R_prev [30])))

	.dataa(\Inoutmodule|encryption_module1|R_prev [23]),
	.datab(\Inoutmodule|encryption_module1|R_prev [17]),
	.datac(\Inoutmodule|encryption_module1|R_prev [10]),
	.datad(\Inoutmodule|encryption_module1|R_prev [30]),
	.cin(gnd),
	.combout(\Inoutmodule|encryption_module1|R_xor2 [23]),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|encryption_module1|R_xor2[23] .lut_mask = 16'h6996;
defparam \Inoutmodule|encryption_module1|R_xor2[23] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y30_N12
cycloneive_lcell_comb \Inoutmodule|encryption_module1|R_prev~24 (
// Equation(s):
// \Inoutmodule|encryption_module1|R_prev~24_combout  = \Inoutmodule|encryption_module1|R_xor2 [23] $ (\Inoutmodule|encryption_module1|R_prev [18] $ (\Inoutmodule|encryption_module1|R_xor1 [25] $ (\Inoutmodule|encryption_module1|R_prev [5])))

	.dataa(\Inoutmodule|encryption_module1|R_xor2 [23]),
	.datab(\Inoutmodule|encryption_module1|R_prev [18]),
	.datac(\Inoutmodule|encryption_module1|R_xor1 [25]),
	.datad(\Inoutmodule|encryption_module1|R_prev [5]),
	.cin(gnd),
	.combout(\Inoutmodule|encryption_module1|R_prev~24_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|encryption_module1|R_prev~24 .lut_mask = 16'h6996;
defparam \Inoutmodule|encryption_module1|R_prev~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y30_N13
dffeas \Inoutmodule|encryption_module1|R_prev[23] (
	.clk(\Inoutmodule|encryption_module1|always0~0clkctrl_outclk ),
	.d(\Inoutmodule|encryption_module1|R_prev~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inoutmodule|encryption_module1|R_prev [23]),
	.prn(vcc));
// synopsys translate_off
defparam \Inoutmodule|encryption_module1|R_prev[23] .is_wysiwyg = "true";
defparam \Inoutmodule|encryption_module1|R_prev[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y30_N28
cycloneive_lcell_comb \Inoutmodule|encryption_module1|R_xor2[16] (
// Equation(s):
// \Inoutmodule|encryption_module1|R_xor2 [16] = \Inoutmodule|encryption_module1|R_prev [3] $ (\Inoutmodule|encryption_module1|R_prev [16] $ (\Inoutmodule|encryption_module1|R_prev [10] $ (\Inoutmodule|encryption_module1|R_prev [23])))

	.dataa(\Inoutmodule|encryption_module1|R_prev [3]),
	.datab(\Inoutmodule|encryption_module1|R_prev [16]),
	.datac(\Inoutmodule|encryption_module1|R_prev [10]),
	.datad(\Inoutmodule|encryption_module1|R_prev [23]),
	.cin(gnd),
	.combout(\Inoutmodule|encryption_module1|R_xor2 [16]),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|encryption_module1|R_xor2[16] .lut_mask = 16'h6996;
defparam \Inoutmodule|encryption_module1|R_xor2[16] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y30_N24
cycloneive_lcell_comb \Inoutmodule|encryption_module1|R_prev~17 (
// Equation(s):
// \Inoutmodule|encryption_module1|R_prev~17_combout  = \Inoutmodule|encryption_module1|R_prev [11] $ (\Inoutmodule|encryption_module1|R_prev [5] $ (\Inoutmodule|encryption_module1|R_prev [18] $ (\Inoutmodule|encryption_module1|R_xor2 [16])))

	.dataa(\Inoutmodule|encryption_module1|R_prev [11]),
	.datab(\Inoutmodule|encryption_module1|R_prev [5]),
	.datac(\Inoutmodule|encryption_module1|R_prev [18]),
	.datad(\Inoutmodule|encryption_module1|R_xor2 [16]),
	.cin(gnd),
	.combout(\Inoutmodule|encryption_module1|R_prev~17_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|encryption_module1|R_prev~17 .lut_mask = 16'h6996;
defparam \Inoutmodule|encryption_module1|R_prev~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y30_N25
dffeas \Inoutmodule|encryption_module1|R_prev[16] (
	.clk(\Inoutmodule|encryption_module1|always0~0clkctrl_outclk ),
	.d(\Inoutmodule|encryption_module1|R_prev~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inoutmodule|encryption_module1|R_prev [16]),
	.prn(vcc));
// synopsys translate_off
defparam \Inoutmodule|encryption_module1|R_prev[16] .is_wysiwyg = "true";
defparam \Inoutmodule|encryption_module1|R_prev[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y30_N4
cycloneive_lcell_comb \Inoutmodule|encryption_module1|R_prev~27 (
// Equation(s):
// \Inoutmodule|encryption_module1|R_prev~27_combout  = \Inoutmodule|encryption_module1|R_prev [15] $ (\Inoutmodule|encryption_module1|R_prev [28] $ (\Inoutmodule|encryption_module1|R_xor2 [23]))

	.dataa(gnd),
	.datab(\Inoutmodule|encryption_module1|R_prev [15]),
	.datac(\Inoutmodule|encryption_module1|R_prev [28]),
	.datad(\Inoutmodule|encryption_module1|R_xor2 [23]),
	.cin(gnd),
	.combout(\Inoutmodule|encryption_module1|R_prev~27_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|encryption_module1|R_prev~27 .lut_mask = 16'hC33C;
defparam \Inoutmodule|encryption_module1|R_prev~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y30_N5
dffeas \Inoutmodule|encryption_module1|R_prev[28] (
	.clk(\Inoutmodule|encryption_module1|always0~0clkctrl_outclk ),
	.d(\Inoutmodule|encryption_module1|R_prev~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inoutmodule|encryption_module1|R_prev [28]),
	.prn(vcc));
// synopsys translate_off
defparam \Inoutmodule|encryption_module1|R_prev[28] .is_wysiwyg = "true";
defparam \Inoutmodule|encryption_module1|R_prev[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y30_N0
cycloneive_lcell_comb \Inoutmodule|encryption_module1|R_xor2[21] (
// Equation(s):
// \Inoutmodule|encryption_module1|R_xor2 [21] = \Inoutmodule|encryption_module1|R_prev [21] $ (\Inoutmodule|encryption_module1|R_prev [8] $ (\Inoutmodule|encryption_module1|R_prev [28] $ (\Inoutmodule|encryption_module1|R_prev [15])))

	.dataa(\Inoutmodule|encryption_module1|R_prev [21]),
	.datab(\Inoutmodule|encryption_module1|R_prev [8]),
	.datac(\Inoutmodule|encryption_module1|R_prev [28]),
	.datad(\Inoutmodule|encryption_module1|R_prev [15]),
	.cin(gnd),
	.combout(\Inoutmodule|encryption_module1|R_xor2 [21]),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|encryption_module1|R_xor2[21] .lut_mask = 16'h6996;
defparam \Inoutmodule|encryption_module1|R_xor2[21] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y30_N30
cycloneive_lcell_comb \Inoutmodule|encryption_module1|R_prev~22 (
// Equation(s):
// \Inoutmodule|encryption_module1|R_prev~22_combout  = \Inoutmodule|encryption_module1|R_xor2 [16] $ (\Inoutmodule|encryption_module1|R_xor2 [21])

	.dataa(gnd),
	.datab(\Inoutmodule|encryption_module1|R_xor2 [16]),
	.datac(gnd),
	.datad(\Inoutmodule|encryption_module1|R_xor2 [21]),
	.cin(gnd),
	.combout(\Inoutmodule|encryption_module1|R_prev~22_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|encryption_module1|R_prev~22 .lut_mask = 16'h33CC;
defparam \Inoutmodule|encryption_module1|R_prev~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y30_N31
dffeas \Inoutmodule|encryption_module1|R_prev[21] (
	.clk(\Inoutmodule|encryption_module1|always0~0clkctrl_outclk ),
	.d(\Inoutmodule|encryption_module1|R_prev~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inoutmodule|encryption_module1|R_prev [21]),
	.prn(vcc));
// synopsys translate_off
defparam \Inoutmodule|encryption_module1|R_prev[21] .is_wysiwyg = "true";
defparam \Inoutmodule|encryption_module1|R_prev[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y30_N6
cycloneive_lcell_comb \Inoutmodule|encryption_module1|R_xor2[14] (
// Equation(s):
// \Inoutmodule|encryption_module1|R_xor2 [14] = \Inoutmodule|encryption_module1|R_prev [1] $ (\Inoutmodule|encryption_module1|R_prev [14] $ (\Inoutmodule|encryption_module1|R_prev [21] $ (\Inoutmodule|encryption_module1|R_prev [8])))

	.dataa(\Inoutmodule|encryption_module1|R_prev [1]),
	.datab(\Inoutmodule|encryption_module1|R_prev [14]),
	.datac(\Inoutmodule|encryption_module1|R_prev [21]),
	.datad(\Inoutmodule|encryption_module1|R_prev [8]),
	.cin(gnd),
	.combout(\Inoutmodule|encryption_module1|R_xor2 [14]),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|encryption_module1|R_xor2[14] .lut_mask = 16'h6996;
defparam \Inoutmodule|encryption_module1|R_xor2[14] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y30_N28
cycloneive_lcell_comb \Inoutmodule|encryption_module1|R_prev~15 (
// Equation(s):
// \Inoutmodule|encryption_module1|R_prev~15_combout  = \Inoutmodule|encryption_module1|R_prev [3] $ (\Inoutmodule|encryption_module1|R_prev [9] $ (\Inoutmodule|encryption_module1|R_prev [16] $ (\Inoutmodule|encryption_module1|R_xor2 [14])))

	.dataa(\Inoutmodule|encryption_module1|R_prev [3]),
	.datab(\Inoutmodule|encryption_module1|R_prev [9]),
	.datac(\Inoutmodule|encryption_module1|R_prev [16]),
	.datad(\Inoutmodule|encryption_module1|R_xor2 [14]),
	.cin(gnd),
	.combout(\Inoutmodule|encryption_module1|R_prev~15_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|encryption_module1|R_prev~15 .lut_mask = 16'h6996;
defparam \Inoutmodule|encryption_module1|R_prev~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y30_N29
dffeas \Inoutmodule|encryption_module1|R_prev[14] (
	.clk(\Inoutmodule|encryption_module1|always0~0clkctrl_outclk ),
	.d(\Inoutmodule|encryption_module1|R_prev~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inoutmodule|encryption_module1|R_prev [14]),
	.prn(vcc));
// synopsys translate_off
defparam \Inoutmodule|encryption_module1|R_prev[14] .is_wysiwyg = "true";
defparam \Inoutmodule|encryption_module1|R_prev[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y30_N6
cycloneive_lcell_comb \Inoutmodule|encryption_module1|R_prev~32 (
// Equation(s):
// \Inoutmodule|encryption_module1|R_prev~32_combout  = \Inoutmodule|encryption_module1|R_prev [13] $ (\Inoutmodule|encryption_module1|R_prev [26] $ (\Inoutmodule|encryption_module1|R_xor2 [21]))

	.dataa(\Inoutmodule|encryption_module1|R_prev [13]),
	.datab(gnd),
	.datac(\Inoutmodule|encryption_module1|R_prev [26]),
	.datad(\Inoutmodule|encryption_module1|R_xor2 [21]),
	.cin(gnd),
	.combout(\Inoutmodule|encryption_module1|R_prev~32_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|encryption_module1|R_prev~32 .lut_mask = 16'hA55A;
defparam \Inoutmodule|encryption_module1|R_prev~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y30_N7
dffeas \Inoutmodule|encryption_module1|R_prev[26] (
	.clk(\Inoutmodule|encryption_module1|always0~0clkctrl_outclk ),
	.d(\Inoutmodule|encryption_module1|R_prev~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inoutmodule|encryption_module1|R_prev [26]),
	.prn(vcc));
// synopsys translate_off
defparam \Inoutmodule|encryption_module1|R_prev[26] .is_wysiwyg = "true";
defparam \Inoutmodule|encryption_module1|R_prev[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y30_N18
cycloneive_lcell_comb \Inoutmodule|encryption_module1|R_xor1[26] (
// Equation(s):
// \Inoutmodule|encryption_module1|R_xor1 [26] = \Inoutmodule|encryption_module1|R_prev [13] $ (\Inoutmodule|encryption_module1|R_prev [26])

	.dataa(gnd),
	.datab(gnd),
	.datac(\Inoutmodule|encryption_module1|R_prev [13]),
	.datad(\Inoutmodule|encryption_module1|R_prev [26]),
	.cin(gnd),
	.combout(\Inoutmodule|encryption_module1|R_xor1 [26]),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|encryption_module1|R_xor1[26] .lut_mask = 16'h0FF0;
defparam \Inoutmodule|encryption_module1|R_xor1[26] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y30_N2
cycloneive_lcell_comb \Inoutmodule|encryption_module1|R_prev~20 (
// Equation(s):
// \Inoutmodule|encryption_module1|R_prev~20_combout  = \Inoutmodule|encryption_module1|R_xor2 [14] $ (\Inoutmodule|encryption_module1|R_prev [6] $ (\Inoutmodule|encryption_module1|R_prev [19] $ (\Inoutmodule|encryption_module1|R_xor1 [26])))

	.dataa(\Inoutmodule|encryption_module1|R_xor2 [14]),
	.datab(\Inoutmodule|encryption_module1|R_prev [6]),
	.datac(\Inoutmodule|encryption_module1|R_prev [19]),
	.datad(\Inoutmodule|encryption_module1|R_xor1 [26]),
	.cin(gnd),
	.combout(\Inoutmodule|encryption_module1|R_prev~20_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|encryption_module1|R_prev~20 .lut_mask = 16'h6996;
defparam \Inoutmodule|encryption_module1|R_prev~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y30_N3
dffeas \Inoutmodule|encryption_module1|R_prev[19] (
	.clk(\Inoutmodule|encryption_module1|always0~0clkctrl_outclk ),
	.d(\Inoutmodule|encryption_module1|R_prev~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inoutmodule|encryption_module1|R_prev [19]),
	.prn(vcc));
// synopsys translate_off
defparam \Inoutmodule|encryption_module1|R_prev[19] .is_wysiwyg = "true";
defparam \Inoutmodule|encryption_module1|R_prev[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y30_N20
cycloneive_lcell_comb \Inoutmodule|encryption_module1|R_prev~30 (
// Equation(s):
// \Inoutmodule|encryption_module1|R_prev~30_combout  = \Inoutmodule|encryption_module1|R_prev [13] $ (\Inoutmodule|encryption_module1|R_prev [26] $ (\Inoutmodule|encryption_module1|R_prev [31] $ (\Inoutmodule|encryption_module1|R_prev [18])))

	.dataa(\Inoutmodule|encryption_module1|R_prev [13]),
	.datab(\Inoutmodule|encryption_module1|R_prev [26]),
	.datac(\Inoutmodule|encryption_module1|R_prev [31]),
	.datad(\Inoutmodule|encryption_module1|R_prev [18]),
	.cin(gnd),
	.combout(\Inoutmodule|encryption_module1|R_prev~30_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|encryption_module1|R_prev~30 .lut_mask = 16'h6996;
defparam \Inoutmodule|encryption_module1|R_prev~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y30_N21
dffeas \Inoutmodule|encryption_module1|R_prev[31] (
	.clk(\Inoutmodule|encryption_module1|always0~0clkctrl_outclk ),
	.d(\Inoutmodule|encryption_module1|R_prev~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inoutmodule|encryption_module1|R_prev [31]),
	.prn(vcc));
// synopsys translate_off
defparam \Inoutmodule|encryption_module1|R_prev[31] .is_wysiwyg = "true";
defparam \Inoutmodule|encryption_module1|R_prev[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y30_N20
cycloneive_lcell_comb \Inoutmodule|encryption_module1|R_xor2[24] (
// Equation(s):
// \Inoutmodule|encryption_module1|R_xor2 [24] = \Inoutmodule|encryption_module1|R_prev [24] $ (\Inoutmodule|encryption_module1|R_prev [11] $ (\Inoutmodule|encryption_module1|R_prev [18] $ (\Inoutmodule|encryption_module1|R_prev [31])))

	.dataa(\Inoutmodule|encryption_module1|R_prev [24]),
	.datab(\Inoutmodule|encryption_module1|R_prev [11]),
	.datac(\Inoutmodule|encryption_module1|R_prev [18]),
	.datad(\Inoutmodule|encryption_module1|R_prev [31]),
	.cin(gnd),
	.combout(\Inoutmodule|encryption_module1|R_xor2 [24]),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|encryption_module1|R_xor2[24] .lut_mask = 16'h6996;
defparam \Inoutmodule|encryption_module1|R_xor2[24] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y30_N8
cycloneive_lcell_comb \Inoutmodule|encryption_module1|R_prev~25 (
// Equation(s):
// \Inoutmodule|encryption_module1|R_prev~25_combout  = \Inoutmodule|encryption_module1|R_prev [6] $ (\Inoutmodule|encryption_module1|R_xor1 [26] $ (\Inoutmodule|encryption_module1|R_prev [19] $ (\Inoutmodule|encryption_module1|R_xor2 [24])))

	.dataa(\Inoutmodule|encryption_module1|R_prev [6]),
	.datab(\Inoutmodule|encryption_module1|R_xor1 [26]),
	.datac(\Inoutmodule|encryption_module1|R_prev [19]),
	.datad(\Inoutmodule|encryption_module1|R_xor2 [24]),
	.cin(gnd),
	.combout(\Inoutmodule|encryption_module1|R_prev~25_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|encryption_module1|R_prev~25 .lut_mask = 16'h6996;
defparam \Inoutmodule|encryption_module1|R_prev~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y30_N9
dffeas \Inoutmodule|encryption_module1|R_prev[24] (
	.clk(\Inoutmodule|encryption_module1|always0~0clkctrl_outclk ),
	.d(\Inoutmodule|encryption_module1|R_prev~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inoutmodule|encryption_module1|R_prev [24]),
	.prn(vcc));
// synopsys translate_off
defparam \Inoutmodule|encryption_module1|R_prev[24] .is_wysiwyg = "true";
defparam \Inoutmodule|encryption_module1|R_prev[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y30_N2
cycloneive_lcell_comb \Inoutmodule|encryption_module1|R_xor2[17] (
// Equation(s):
// \Inoutmodule|encryption_module1|R_xor2 [17] = \Inoutmodule|encryption_module1|R_prev [24] $ (\Inoutmodule|encryption_module1|R_prev [4] $ (\Inoutmodule|encryption_module1|R_prev [11] $ (\Inoutmodule|encryption_module1|R_prev [17])))

	.dataa(\Inoutmodule|encryption_module1|R_prev [24]),
	.datab(\Inoutmodule|encryption_module1|R_prev [4]),
	.datac(\Inoutmodule|encryption_module1|R_prev [11]),
	.datad(\Inoutmodule|encryption_module1|R_prev [17]),
	.cin(gnd),
	.combout(\Inoutmodule|encryption_module1|R_xor2 [17]),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|encryption_module1|R_xor2[17] .lut_mask = 16'h6996;
defparam \Inoutmodule|encryption_module1|R_xor2[17] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y30_N22
cycloneive_lcell_comb \Inoutmodule|encryption_module1|R_prev~23 (
// Equation(s):
// \Inoutmodule|encryption_module1|R_prev~23_combout  = \Inoutmodule|encryption_module1|R_xor2 [22] $ (\Inoutmodule|encryption_module1|R_xor2 [17])

	.dataa(gnd),
	.datab(gnd),
	.datac(\Inoutmodule|encryption_module1|R_xor2 [22]),
	.datad(\Inoutmodule|encryption_module1|R_xor2 [17]),
	.cin(gnd),
	.combout(\Inoutmodule|encryption_module1|R_prev~23_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|encryption_module1|R_prev~23 .lut_mask = 16'h0FF0;
defparam \Inoutmodule|encryption_module1|R_prev~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y30_N23
dffeas \Inoutmodule|encryption_module1|R_prev[22] (
	.clk(\Inoutmodule|encryption_module1|always0~0clkctrl_outclk ),
	.d(\Inoutmodule|encryption_module1|R_prev~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inoutmodule|encryption_module1|R_prev [22]),
	.prn(vcc));
// synopsys translate_off
defparam \Inoutmodule|encryption_module1|R_prev[22] .is_wysiwyg = "true";
defparam \Inoutmodule|encryption_module1|R_prev[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y30_N4
cycloneive_lcell_comb \Inoutmodule|encryption_module1|R_prev~28 (
// Equation(s):
// \Inoutmodule|encryption_module1|R_prev~28_combout  = \Inoutmodule|encryption_module1|R_prev [16] $ (\Inoutmodule|encryption_module1|R_prev [29] $ (\Inoutmodule|encryption_module1|R_xor2 [24]))

	.dataa(\Inoutmodule|encryption_module1|R_prev [16]),
	.datab(gnd),
	.datac(\Inoutmodule|encryption_module1|R_prev [29]),
	.datad(\Inoutmodule|encryption_module1|R_xor2 [24]),
	.cin(gnd),
	.combout(\Inoutmodule|encryption_module1|R_prev~28_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|encryption_module1|R_prev~28 .lut_mask = 16'hA55A;
defparam \Inoutmodule|encryption_module1|R_prev~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y30_N5
dffeas \Inoutmodule|encryption_module1|R_prev[29] (
	.clk(\Inoutmodule|encryption_module1|always0~0clkctrl_outclk ),
	.d(\Inoutmodule|encryption_module1|R_prev~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inoutmodule|encryption_module1|R_prev [29]),
	.prn(vcc));
// synopsys translate_off
defparam \Inoutmodule|encryption_module1|R_prev[29] .is_wysiwyg = "true";
defparam \Inoutmodule|encryption_module1|R_prev[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y30_N26
cycloneive_lcell_comb \Inoutmodule|encryption_module1|R_xor2[22] (
// Equation(s):
// \Inoutmodule|encryption_module1|R_xor2 [22] = \Inoutmodule|encryption_module1|R_prev [22] $ (\Inoutmodule|encryption_module1|R_prev [29] $ (\Inoutmodule|encryption_module1|R_prev [16] $ (\Inoutmodule|encryption_module1|R_prev [9])))

	.dataa(\Inoutmodule|encryption_module1|R_prev [22]),
	.datab(\Inoutmodule|encryption_module1|R_prev [29]),
	.datac(\Inoutmodule|encryption_module1|R_prev [16]),
	.datad(\Inoutmodule|encryption_module1|R_prev [9]),
	.cin(gnd),
	.combout(\Inoutmodule|encryption_module1|R_xor2 [22]),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|encryption_module1|R_xor2[22] .lut_mask = 16'h6996;
defparam \Inoutmodule|encryption_module1|R_xor2[22] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y30_N14
cycloneive_lcell_comb \Inoutmodule|encryption_module1|R_prev~26 (
// Equation(s):
// \Inoutmodule|encryption_module1|R_prev~26_combout  = \Inoutmodule|encryption_module1|R_prev [14] $ (\Inoutmodule|encryption_module1|R_prev [27] $ (\Inoutmodule|encryption_module1|R_xor2 [22]))

	.dataa(gnd),
	.datab(\Inoutmodule|encryption_module1|R_prev [14]),
	.datac(\Inoutmodule|encryption_module1|R_prev [27]),
	.datad(\Inoutmodule|encryption_module1|R_xor2 [22]),
	.cin(gnd),
	.combout(\Inoutmodule|encryption_module1|R_prev~26_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|encryption_module1|R_prev~26 .lut_mask = 16'hC33C;
defparam \Inoutmodule|encryption_module1|R_prev~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y30_N15
dffeas \Inoutmodule|encryption_module1|R_prev[27] (
	.clk(\Inoutmodule|encryption_module1|always0~0clkctrl_outclk ),
	.d(\Inoutmodule|encryption_module1|R_prev~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inoutmodule|encryption_module1|R_prev [27]),
	.prn(vcc));
// synopsys translate_off
defparam \Inoutmodule|encryption_module1|R_prev[27] .is_wysiwyg = "true";
defparam \Inoutmodule|encryption_module1|R_prev[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y30_N16
cycloneive_lcell_comb \Inoutmodule|encryption_module1|R_xor2[20] (
// Equation(s):
// \Inoutmodule|encryption_module1|R_xor2 [20] = \Inoutmodule|encryption_module1|R_prev [20] $ (\Inoutmodule|encryption_module1|R_prev [14] $ (\Inoutmodule|encryption_module1|R_prev [27] $ (\Inoutmodule|encryption_module1|R_prev [7])))

	.dataa(\Inoutmodule|encryption_module1|R_prev [20]),
	.datab(\Inoutmodule|encryption_module1|R_prev [14]),
	.datac(\Inoutmodule|encryption_module1|R_prev [27]),
	.datad(\Inoutmodule|encryption_module1|R_prev [7]),
	.cin(gnd),
	.combout(\Inoutmodule|encryption_module1|R_xor2 [20]),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|encryption_module1|R_xor2[20] .lut_mask = 16'h6996;
defparam \Inoutmodule|encryption_module1|R_xor2[20] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y30_N24
cycloneive_lcell_comb \Inoutmodule|encryption_module1|R_xor2[15] (
// Equation(s):
// \Inoutmodule|encryption_module1|R_xor2 [15] = \Inoutmodule|encryption_module1|R_prev [2] $ (\Inoutmodule|encryption_module1|R_prev [15] $ (\Inoutmodule|encryption_module1|R_prev [22] $ (\Inoutmodule|encryption_module1|R_prev [9])))

	.dataa(\Inoutmodule|encryption_module1|R_prev [2]),
	.datab(\Inoutmodule|encryption_module1|R_prev [15]),
	.datac(\Inoutmodule|encryption_module1|R_prev [22]),
	.datad(\Inoutmodule|encryption_module1|R_prev [9]),
	.cin(gnd),
	.combout(\Inoutmodule|encryption_module1|R_xor2 [15]),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|encryption_module1|R_xor2[15] .lut_mask = 16'h6996;
defparam \Inoutmodule|encryption_module1|R_xor2[15] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y30_N12
cycloneive_lcell_comb \Inoutmodule|encryption_module1|R_prev~21 (
// Equation(s):
// \Inoutmodule|encryption_module1|R_prev~21_combout  = \Inoutmodule|encryption_module1|R_xor2 [20] $ (\Inoutmodule|encryption_module1|R_xor2 [15])

	.dataa(gnd),
	.datab(gnd),
	.datac(\Inoutmodule|encryption_module1|R_xor2 [20]),
	.datad(\Inoutmodule|encryption_module1|R_xor2 [15]),
	.cin(gnd),
	.combout(\Inoutmodule|encryption_module1|R_prev~21_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|encryption_module1|R_prev~21 .lut_mask = 16'h0FF0;
defparam \Inoutmodule|encryption_module1|R_prev~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y30_N13
dffeas \Inoutmodule|encryption_module1|R_prev[20] (
	.clk(\Inoutmodule|encryption_module1|always0~0clkctrl_outclk ),
	.d(\Inoutmodule|encryption_module1|R_prev~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inoutmodule|encryption_module1|R_prev [20]),
	.prn(vcc));
// synopsys translate_off
defparam \Inoutmodule|encryption_module1|R_prev[20] .is_wysiwyg = "true";
defparam \Inoutmodule|encryption_module1|R_prev[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y30_N6
cycloneive_lcell_comb \Inoutmodule|encryption_module1|Equal0~6 (
// Equation(s):
// \Inoutmodule|encryption_module1|Equal0~6_combout  = (!\Inoutmodule|encryption_module1|R_prev [23] & (!\Inoutmodule|encryption_module1|R_prev [21] & (!\Inoutmodule|encryption_module1|R_prev [20] & !\Inoutmodule|encryption_module1|R_prev [22])))

	.dataa(\Inoutmodule|encryption_module1|R_prev [23]),
	.datab(\Inoutmodule|encryption_module1|R_prev [21]),
	.datac(\Inoutmodule|encryption_module1|R_prev [20]),
	.datad(\Inoutmodule|encryption_module1|R_prev [22]),
	.cin(gnd),
	.combout(\Inoutmodule|encryption_module1|Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|encryption_module1|Equal0~6 .lut_mask = 16'h0001;
defparam \Inoutmodule|encryption_module1|Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y30_N4
cycloneive_lcell_comb \Inoutmodule|encryption_module1|Equal0~5 (
// Equation(s):
// \Inoutmodule|encryption_module1|Equal0~5_combout  = (!\Inoutmodule|encryption_module1|R_prev [18] & (!\Inoutmodule|encryption_module1|R_prev [17] & (!\Inoutmodule|encryption_module1|R_prev [19] & !\Inoutmodule|encryption_module1|R_prev [16])))

	.dataa(\Inoutmodule|encryption_module1|R_prev [18]),
	.datab(\Inoutmodule|encryption_module1|R_prev [17]),
	.datac(\Inoutmodule|encryption_module1|R_prev [19]),
	.datad(\Inoutmodule|encryption_module1|R_prev [16]),
	.cin(gnd),
	.combout(\Inoutmodule|encryption_module1|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|encryption_module1|Equal0~5 .lut_mask = 16'h0001;
defparam \Inoutmodule|encryption_module1|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y30_N26
cycloneive_lcell_comb \Inoutmodule|encryption_module1|Equal0~8 (
// Equation(s):
// \Inoutmodule|encryption_module1|Equal0~8_combout  = (!\Inoutmodule|encryption_module1|R_prev [31] & (!\Inoutmodule|encryption_module1|R_prev [30] & (!\Inoutmodule|encryption_module1|R_prev [28] & !\Inoutmodule|encryption_module1|R_prev [29])))

	.dataa(\Inoutmodule|encryption_module1|R_prev [31]),
	.datab(\Inoutmodule|encryption_module1|R_prev [30]),
	.datac(\Inoutmodule|encryption_module1|R_prev [28]),
	.datad(\Inoutmodule|encryption_module1|R_prev [29]),
	.cin(gnd),
	.combout(\Inoutmodule|encryption_module1|Equal0~8_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|encryption_module1|Equal0~8 .lut_mask = 16'h0001;
defparam \Inoutmodule|encryption_module1|Equal0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y30_N18
cycloneive_lcell_comb \Inoutmodule|encryption_module1|Equal0~7 (
// Equation(s):
// \Inoutmodule|encryption_module1|Equal0~7_combout  = (!\Inoutmodule|encryption_module1|R_prev [25] & (!\Inoutmodule|encryption_module1|R_prev [26] & (!\Inoutmodule|encryption_module1|R_prev [24] & !\Inoutmodule|encryption_module1|R_prev [27])))

	.dataa(\Inoutmodule|encryption_module1|R_prev [25]),
	.datab(\Inoutmodule|encryption_module1|R_prev [26]),
	.datac(\Inoutmodule|encryption_module1|R_prev [24]),
	.datad(\Inoutmodule|encryption_module1|R_prev [27]),
	.cin(gnd),
	.combout(\Inoutmodule|encryption_module1|Equal0~7_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|encryption_module1|Equal0~7 .lut_mask = 16'h0001;
defparam \Inoutmodule|encryption_module1|Equal0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y30_N28
cycloneive_lcell_comb \Inoutmodule|encryption_module1|Equal0~9 (
// Equation(s):
// \Inoutmodule|encryption_module1|Equal0~9_combout  = (\Inoutmodule|encryption_module1|Equal0~6_combout  & (\Inoutmodule|encryption_module1|Equal0~5_combout  & (\Inoutmodule|encryption_module1|Equal0~8_combout  & 
// \Inoutmodule|encryption_module1|Equal0~7_combout )))

	.dataa(\Inoutmodule|encryption_module1|Equal0~6_combout ),
	.datab(\Inoutmodule|encryption_module1|Equal0~5_combout ),
	.datac(\Inoutmodule|encryption_module1|Equal0~8_combout ),
	.datad(\Inoutmodule|encryption_module1|Equal0~7_combout ),
	.cin(gnd),
	.combout(\Inoutmodule|encryption_module1|Equal0~9_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|encryption_module1|Equal0~9 .lut_mask = 16'h8000;
defparam \Inoutmodule|encryption_module1|Equal0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y30_N14
cycloneive_lcell_comb \Inoutmodule|encryption_module1|R_prev~4 (
// Equation(s):
// \Inoutmodule|encryption_module1|R_prev~4_combout  = (\Inoutmodule|encryption_module1|Equal0~4_combout  & ((\Inoutmodule|encryption_module1|Equal0~9_combout ) # (\Inoutmodule|encryption_module1|R_prev [7] $ (\Inoutmodule|encryption_module1|R_prev [0])))) # 
// (!\Inoutmodule|encryption_module1|Equal0~4_combout  & (\Inoutmodule|encryption_module1|R_prev [7] $ ((\Inoutmodule|encryption_module1|R_prev [0]))))

	.dataa(\Inoutmodule|encryption_module1|Equal0~4_combout ),
	.datab(\Inoutmodule|encryption_module1|R_prev [7]),
	.datac(\Inoutmodule|encryption_module1|R_prev [0]),
	.datad(\Inoutmodule|encryption_module1|Equal0~9_combout ),
	.cin(gnd),
	.combout(\Inoutmodule|encryption_module1|R_prev~4_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|encryption_module1|R_prev~4 .lut_mask = 16'hBE3C;
defparam \Inoutmodule|encryption_module1|R_prev~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y30_N15
dffeas \Inoutmodule|encryption_module1|R_prev[0] (
	.clk(\Inoutmodule|encryption_module1|always0~0clkctrl_outclk ),
	.d(\Inoutmodule|encryption_module1|R_prev~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inoutmodule|encryption_module1|R_prev [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Inoutmodule|encryption_module1|R_prev[0] .is_wysiwyg = "true";
defparam \Inoutmodule|encryption_module1|R_prev[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y30_N12
cycloneive_lcell_comb \Inoutmodule|encryption_module1|R_xor2[13] (
// Equation(s):
// \Inoutmodule|encryption_module1|R_xor2 [13] = \Inoutmodule|encryption_module1|R_prev [13] $ (\Inoutmodule|encryption_module1|R_prev [7] $ (\Inoutmodule|encryption_module1|R_prev [20] $ (\Inoutmodule|encryption_module1|R_prev [0])))

	.dataa(\Inoutmodule|encryption_module1|R_prev [13]),
	.datab(\Inoutmodule|encryption_module1|R_prev [7]),
	.datac(\Inoutmodule|encryption_module1|R_prev [20]),
	.datad(\Inoutmodule|encryption_module1|R_prev [0]),
	.cin(gnd),
	.combout(\Inoutmodule|encryption_module1|R_xor2 [13]),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|encryption_module1|R_xor2[13] .lut_mask = 16'h6996;
defparam \Inoutmodule|encryption_module1|R_xor2[13] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y30_N8
cycloneive_lcell_comb \Inoutmodule|encryption_module1|R_prev~14 (
// Equation(s):
// \Inoutmodule|encryption_module1|R_prev~14_combout  = \Inoutmodule|encryption_module1|R_prev [15] $ (\Inoutmodule|encryption_module1|R_prev [2] $ (\Inoutmodule|encryption_module1|R_prev [8] $ (\Inoutmodule|encryption_module1|R_xor2 [13])))

	.dataa(\Inoutmodule|encryption_module1|R_prev [15]),
	.datab(\Inoutmodule|encryption_module1|R_prev [2]),
	.datac(\Inoutmodule|encryption_module1|R_prev [8]),
	.datad(\Inoutmodule|encryption_module1|R_xor2 [13]),
	.cin(gnd),
	.combout(\Inoutmodule|encryption_module1|R_prev~14_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|encryption_module1|R_prev~14 .lut_mask = 16'h6996;
defparam \Inoutmodule|encryption_module1|R_prev~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y30_N9
dffeas \Inoutmodule|encryption_module1|R_prev[13] (
	.clk(\Inoutmodule|encryption_module1|always0~0clkctrl_outclk ),
	.d(\Inoutmodule|encryption_module1|R_prev~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inoutmodule|encryption_module1|R_prev [13]),
	.prn(vcc));
// synopsys translate_off
defparam \Inoutmodule|encryption_module1|R_prev[13] .is_wysiwyg = "true";
defparam \Inoutmodule|encryption_module1|R_prev[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y30_N0
cycloneive_lcell_comb \Inoutmodule|encryption_module1|R_xor2[6] (
// Equation(s):
// \Inoutmodule|encryption_module1|R_xor2 [6] = \Inoutmodule|encryption_module1|R_prev [6] $ (\Inoutmodule|encryption_module1|R_prev [13] $ (\Inoutmodule|encryption_module1|R_prev [0]))

	.dataa(\Inoutmodule|encryption_module1|R_prev [6]),
	.datab(gnd),
	.datac(\Inoutmodule|encryption_module1|R_prev [13]),
	.datad(\Inoutmodule|encryption_module1|R_prev [0]),
	.cin(gnd),
	.combout(\Inoutmodule|encryption_module1|R_xor2 [6]),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|encryption_module1|R_xor2[6] .lut_mask = 16'hA55A;
defparam \Inoutmodule|encryption_module1|R_xor2[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y30_N6
cycloneive_lcell_comb \Inoutmodule|encryption_module1|R_prev~11 (
// Equation(s):
// \Inoutmodule|encryption_module1|R_prev~11_combout  = \Inoutmodule|encryption_module1|R_prev [1] $ (\Inoutmodule|encryption_module1|R_prev [8] $ (\Inoutmodule|encryption_module1|R_xor2 [6]))

	.dataa(gnd),
	.datab(\Inoutmodule|encryption_module1|R_prev [1]),
	.datac(\Inoutmodule|encryption_module1|R_prev [8]),
	.datad(\Inoutmodule|encryption_module1|R_xor2 [6]),
	.cin(gnd),
	.combout(\Inoutmodule|encryption_module1|R_prev~11_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|encryption_module1|R_prev~11 .lut_mask = 16'hC33C;
defparam \Inoutmodule|encryption_module1|R_prev~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y30_N7
dffeas \Inoutmodule|encryption_module1|R_prev[6] (
	.clk(\Inoutmodule|encryption_module1|always0~0clkctrl_outclk ),
	.d(\Inoutmodule|encryption_module1|R_prev~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inoutmodule|encryption_module1|R_prev [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Inoutmodule|encryption_module1|R_prev[6] .is_wysiwyg = "true";
defparam \Inoutmodule|encryption_module1|R_prev[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y30_N2
cycloneive_lcell_comb \Inoutmodule|encryption_module1|R_prev~13 (
// Equation(s):
// \Inoutmodule|encryption_module1|R_prev~13_combout  = \Inoutmodule|encryption_module1|R_prev [6] $ (\Inoutmodule|encryption_module1|R_prev [19] $ (\Inoutmodule|encryption_module1|R_prev [12] $ (\Inoutmodule|encryption_module1|R_xor2 [7])))

	.dataa(\Inoutmodule|encryption_module1|R_prev [6]),
	.datab(\Inoutmodule|encryption_module1|R_prev [19]),
	.datac(\Inoutmodule|encryption_module1|R_prev [12]),
	.datad(\Inoutmodule|encryption_module1|R_xor2 [7]),
	.cin(gnd),
	.combout(\Inoutmodule|encryption_module1|R_prev~13_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|encryption_module1|R_prev~13 .lut_mask = 16'h6996;
defparam \Inoutmodule|encryption_module1|R_prev~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y30_N3
dffeas \Inoutmodule|encryption_module1|R_prev[12] (
	.clk(\Inoutmodule|encryption_module1|always0~0clkctrl_outclk ),
	.d(\Inoutmodule|encryption_module1|R_prev~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inoutmodule|encryption_module1|R_prev [12]),
	.prn(vcc));
// synopsys translate_off
defparam \Inoutmodule|encryption_module1|R_prev[12] .is_wysiwyg = "true";
defparam \Inoutmodule|encryption_module1|R_prev[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y30_N18
cycloneive_lcell_comb \Inoutmodule|encryption_module1|R_prev~18 (
// Equation(s):
// \Inoutmodule|encryption_module1|R_prev~18_combout  = \Inoutmodule|encryption_module1|R_prev [12] $ (\Inoutmodule|encryption_module1|R_prev [6] $ (\Inoutmodule|encryption_module1|R_prev [19] $ (\Inoutmodule|encryption_module1|R_xor2 [17])))

	.dataa(\Inoutmodule|encryption_module1|R_prev [12]),
	.datab(\Inoutmodule|encryption_module1|R_prev [6]),
	.datac(\Inoutmodule|encryption_module1|R_prev [19]),
	.datad(\Inoutmodule|encryption_module1|R_xor2 [17]),
	.cin(gnd),
	.combout(\Inoutmodule|encryption_module1|R_prev~18_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|encryption_module1|R_prev~18 .lut_mask = 16'h6996;
defparam \Inoutmodule|encryption_module1|R_prev~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y30_N19
dffeas \Inoutmodule|encryption_module1|R_prev[17] (
	.clk(\Inoutmodule|encryption_module1|always0~0clkctrl_outclk ),
	.d(\Inoutmodule|encryption_module1|R_prev~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inoutmodule|encryption_module1|R_prev [17]),
	.prn(vcc));
// synopsys translate_off
defparam \Inoutmodule|encryption_module1|R_prev[17] .is_wysiwyg = "true";
defparam \Inoutmodule|encryption_module1|R_prev[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y30_N22
cycloneive_lcell_comb \Inoutmodule|encryption_module1|R_prev~16 (
// Equation(s):
// \Inoutmodule|encryption_module1|R_prev~16_combout  = \Inoutmodule|encryption_module1|R_prev [10] $ (\Inoutmodule|encryption_module1|R_prev [17] $ (\Inoutmodule|encryption_module1|R_prev [4] $ (\Inoutmodule|encryption_module1|R_xor2 [15])))

	.dataa(\Inoutmodule|encryption_module1|R_prev [10]),
	.datab(\Inoutmodule|encryption_module1|R_prev [17]),
	.datac(\Inoutmodule|encryption_module1|R_prev [4]),
	.datad(\Inoutmodule|encryption_module1|R_xor2 [15]),
	.cin(gnd),
	.combout(\Inoutmodule|encryption_module1|R_prev~16_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|encryption_module1|R_prev~16 .lut_mask = 16'h6996;
defparam \Inoutmodule|encryption_module1|R_prev~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y30_N23
dffeas \Inoutmodule|encryption_module1|R_prev[15] (
	.clk(\Inoutmodule|encryption_module1|always0~0clkctrl_outclk ),
	.d(\Inoutmodule|encryption_module1|R_prev~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inoutmodule|encryption_module1|R_prev [15]),
	.prn(vcc));
// synopsys translate_off
defparam \Inoutmodule|encryption_module1|R_prev[15] .is_wysiwyg = "true";
defparam \Inoutmodule|encryption_module1|R_prev[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y30_N14
cycloneive_lcell_comb \Inoutmodule|encryption_module1|R_prev~12 (
// Equation(s):
// \Inoutmodule|encryption_module1|R_prev~12_combout  = \Inoutmodule|encryption_module1|R_prev [2] $ (\Inoutmodule|encryption_module1|R_prev [15] $ (\Inoutmodule|encryption_module1|R_prev [8] $ (\Inoutmodule|encryption_module1|R_xor2 [3])))

	.dataa(\Inoutmodule|encryption_module1|R_prev [2]),
	.datab(\Inoutmodule|encryption_module1|R_prev [15]),
	.datac(\Inoutmodule|encryption_module1|R_prev [8]),
	.datad(\Inoutmodule|encryption_module1|R_xor2 [3]),
	.cin(gnd),
	.combout(\Inoutmodule|encryption_module1|R_prev~12_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|encryption_module1|R_prev~12 .lut_mask = 16'h6996;
defparam \Inoutmodule|encryption_module1|R_prev~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y30_N15
dffeas \Inoutmodule|encryption_module1|R_prev[8] (
	.clk(\Inoutmodule|encryption_module1|always0~0clkctrl_outclk ),
	.d(\Inoutmodule|encryption_module1|R_prev~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inoutmodule|encryption_module1|R_prev [8]),
	.prn(vcc));
// synopsys translate_off
defparam \Inoutmodule|encryption_module1|R_prev[8] .is_wysiwyg = "true";
defparam \Inoutmodule|encryption_module1|R_prev[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y30_N18
cycloneive_lcell_comb \Inoutmodule|encryption_module1|R_xor2[1] (
// Equation(s):
// \Inoutmodule|encryption_module1|R_xor2 [1] = \Inoutmodule|encryption_module1|R_prev [1] $ (\Inoutmodule|encryption_module1|R_prev [8])

	.dataa(gnd),
	.datab(gnd),
	.datac(\Inoutmodule|encryption_module1|R_prev [1]),
	.datad(\Inoutmodule|encryption_module1|R_prev [8]),
	.cin(gnd),
	.combout(\Inoutmodule|encryption_module1|R_xor2 [1]),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|encryption_module1|R_xor2[1] .lut_mask = 16'h0FF0;
defparam \Inoutmodule|encryption_module1|R_xor2[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y30_N19
dffeas \Inoutmodule|encryption_module1|R_prev[1] (
	.clk(\Inoutmodule|encryption_module1|always0~0clkctrl_outclk ),
	.d(\Inoutmodule|encryption_module1|R_xor2 [1]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inoutmodule|encryption_module1|R_prev [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Inoutmodule|encryption_module1|R_prev[1] .is_wysiwyg = "true";
defparam \Inoutmodule|encryption_module1|R_prev[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y30_N26
cycloneive_lcell_comb \Inoutmodule|encryption_module1|R_xor2[7] (
// Equation(s):
// \Inoutmodule|encryption_module1|R_xor2 [7] = \Inoutmodule|encryption_module1|R_prev [1] $ (\Inoutmodule|encryption_module1|R_prev [7] $ (\Inoutmodule|encryption_module1|R_prev [14]))

	.dataa(gnd),
	.datab(\Inoutmodule|encryption_module1|R_prev [1]),
	.datac(\Inoutmodule|encryption_module1|R_prev [7]),
	.datad(\Inoutmodule|encryption_module1|R_prev [14]),
	.cin(gnd),
	.combout(\Inoutmodule|encryption_module1|R_xor2 [7]),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|encryption_module1|R_xor2[7] .lut_mask = 16'hC33C;
defparam \Inoutmodule|encryption_module1|R_xor2[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y30_N24
cycloneive_lcell_comb \Inoutmodule|encryption_module1|R_prev~8 (
// Equation(s):
// \Inoutmodule|encryption_module1|R_prev~8_combout  = \Inoutmodule|encryption_module1|R_prev [9] $ (\Inoutmodule|encryption_module1|R_xor2 [7] $ (\Inoutmodule|encryption_module1|R_prev [2]))

	.dataa(gnd),
	.datab(\Inoutmodule|encryption_module1|R_prev [9]),
	.datac(\Inoutmodule|encryption_module1|R_xor2 [7]),
	.datad(\Inoutmodule|encryption_module1|R_prev [2]),
	.cin(gnd),
	.combout(\Inoutmodule|encryption_module1|R_prev~8_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|encryption_module1|R_prev~8 .lut_mask = 16'hC33C;
defparam \Inoutmodule|encryption_module1|R_prev~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y30_N25
dffeas \Inoutmodule|encryption_module1|R_prev[7] (
	.clk(\Inoutmodule|encryption_module1|always0~0clkctrl_outclk ),
	.d(\Inoutmodule|encryption_module1|R_prev~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inoutmodule|encryption_module1|R_prev [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Inoutmodule|encryption_module1|R_prev[7] .is_wysiwyg = "true";
defparam \Inoutmodule|encryption_module1|R_prev[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y30_N16
cycloneive_lcell_comb \Inoutmodule|encryption_module1|Equal0~1 (
// Equation(s):
// \Inoutmodule|encryption_module1|Equal0~1_combout  = (!\Inoutmodule|encryption_module1|R_prev [4] & (!\Inoutmodule|encryption_module1|R_prev [7] & (!\Inoutmodule|encryption_module1|R_prev [6] & !\Inoutmodule|encryption_module1|R_prev [5])))

	.dataa(\Inoutmodule|encryption_module1|R_prev [4]),
	.datab(\Inoutmodule|encryption_module1|R_prev [7]),
	.datac(\Inoutmodule|encryption_module1|R_prev [6]),
	.datad(\Inoutmodule|encryption_module1|R_prev [5]),
	.cin(gnd),
	.combout(\Inoutmodule|encryption_module1|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|encryption_module1|Equal0~1 .lut_mask = 16'h0001;
defparam \Inoutmodule|encryption_module1|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y30_N0
cycloneive_lcell_comb \Inoutmodule|encryption_module1|Equal0~0 (
// Equation(s):
// \Inoutmodule|encryption_module1|Equal0~0_combout  = (!\Inoutmodule|encryption_module1|R_prev [2] & (!\Inoutmodule|encryption_module1|R_prev [0] & (!\Inoutmodule|encryption_module1|R_prev [1] & !\Inoutmodule|encryption_module1|R_prev [3])))

	.dataa(\Inoutmodule|encryption_module1|R_prev [2]),
	.datab(\Inoutmodule|encryption_module1|R_prev [0]),
	.datac(\Inoutmodule|encryption_module1|R_prev [1]),
	.datad(\Inoutmodule|encryption_module1|R_prev [3]),
	.cin(gnd),
	.combout(\Inoutmodule|encryption_module1|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|encryption_module1|Equal0~0 .lut_mask = 16'h0001;
defparam \Inoutmodule|encryption_module1|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y30_N8
cycloneive_lcell_comb \Inoutmodule|encryption_module1|Equal0~3 (
// Equation(s):
// \Inoutmodule|encryption_module1|Equal0~3_combout  = (!\Inoutmodule|encryption_module1|R_prev [14] & (!\Inoutmodule|encryption_module1|R_prev [12] & (!\Inoutmodule|encryption_module1|R_prev [15] & !\Inoutmodule|encryption_module1|R_prev [13])))

	.dataa(\Inoutmodule|encryption_module1|R_prev [14]),
	.datab(\Inoutmodule|encryption_module1|R_prev [12]),
	.datac(\Inoutmodule|encryption_module1|R_prev [15]),
	.datad(\Inoutmodule|encryption_module1|R_prev [13]),
	.cin(gnd),
	.combout(\Inoutmodule|encryption_module1|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|encryption_module1|Equal0~3 .lut_mask = 16'h0001;
defparam \Inoutmodule|encryption_module1|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y30_N16
cycloneive_lcell_comb \Inoutmodule|encryption_module1|Equal0~2 (
// Equation(s):
// \Inoutmodule|encryption_module1|Equal0~2_combout  = (!\Inoutmodule|encryption_module1|R_prev [8] & (!\Inoutmodule|encryption_module1|R_prev [9] & (!\Inoutmodule|encryption_module1|R_prev [10] & !\Inoutmodule|encryption_module1|R_prev [11])))

	.dataa(\Inoutmodule|encryption_module1|R_prev [8]),
	.datab(\Inoutmodule|encryption_module1|R_prev [9]),
	.datac(\Inoutmodule|encryption_module1|R_prev [10]),
	.datad(\Inoutmodule|encryption_module1|R_prev [11]),
	.cin(gnd),
	.combout(\Inoutmodule|encryption_module1|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|encryption_module1|Equal0~2 .lut_mask = 16'h0001;
defparam \Inoutmodule|encryption_module1|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y30_N10
cycloneive_lcell_comb \Inoutmodule|encryption_module1|Equal0~4 (
// Equation(s):
// \Inoutmodule|encryption_module1|Equal0~4_combout  = (\Inoutmodule|encryption_module1|Equal0~1_combout  & (\Inoutmodule|encryption_module1|Equal0~0_combout  & (\Inoutmodule|encryption_module1|Equal0~3_combout  & 
// \Inoutmodule|encryption_module1|Equal0~2_combout )))

	.dataa(\Inoutmodule|encryption_module1|Equal0~1_combout ),
	.datab(\Inoutmodule|encryption_module1|Equal0~0_combout ),
	.datac(\Inoutmodule|encryption_module1|Equal0~3_combout ),
	.datad(\Inoutmodule|encryption_module1|Equal0~2_combout ),
	.cin(gnd),
	.combout(\Inoutmodule|encryption_module1|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|encryption_module1|Equal0~4 .lut_mask = 16'h8000;
defparam \Inoutmodule|encryption_module1|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y30_N30
cycloneive_lcell_comb \Inoutmodule|encryption_module1|R_prev~9 (
// Equation(s):
// \Inoutmodule|encryption_module1|R_prev~9_combout  = \Inoutmodule|encryption_module1|R_prev [5] $ (\Inoutmodule|encryption_module1|R_prev [7] $ (\Inoutmodule|encryption_module1|R_prev [0] $ (\Inoutmodule|encryption_module1|R_prev [12])))

	.dataa(\Inoutmodule|encryption_module1|R_prev [5]),
	.datab(\Inoutmodule|encryption_module1|R_prev [7]),
	.datac(\Inoutmodule|encryption_module1|R_prev [0]),
	.datad(\Inoutmodule|encryption_module1|R_prev [12]),
	.cin(gnd),
	.combout(\Inoutmodule|encryption_module1|R_prev~9_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|encryption_module1|R_prev~9 .lut_mask = 16'h6996;
defparam \Inoutmodule|encryption_module1|R_prev~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y30_N22
cycloneive_lcell_comb \Inoutmodule|encryption_module1|R_prev~10 (
// Equation(s):
// \Inoutmodule|encryption_module1|R_prev~10_combout  = (\Inoutmodule|encryption_module1|R_prev~9_combout ) # ((\Inoutmodule|encryption_module1|Equal0~4_combout  & \Inoutmodule|encryption_module1|Equal0~9_combout ))

	.dataa(\Inoutmodule|encryption_module1|Equal0~4_combout ),
	.datab(gnd),
	.datac(\Inoutmodule|encryption_module1|R_prev~9_combout ),
	.datad(\Inoutmodule|encryption_module1|Equal0~9_combout ),
	.cin(gnd),
	.combout(\Inoutmodule|encryption_module1|R_prev~10_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|encryption_module1|R_prev~10 .lut_mask = 16'hFAF0;
defparam \Inoutmodule|encryption_module1|R_prev~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y30_N23
dffeas \Inoutmodule|encryption_module1|R_prev[5] (
	.clk(\Inoutmodule|encryption_module1|always0~0clkctrl_outclk ),
	.d(\Inoutmodule|encryption_module1|R_prev~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inoutmodule|encryption_module1|R_prev [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Inoutmodule|encryption_module1|R_prev[5] .is_wysiwyg = "true";
defparam \Inoutmodule|encryption_module1|R_prev[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y30_N14
cycloneive_lcell_comb \Inoutmodule|encryption_module1|R_prev~7 (
// Equation(s):
// \Inoutmodule|encryption_module1|R_prev~7_combout  = \Inoutmodule|encryption_module1|R_prev [5] $ (\Inoutmodule|encryption_module1|R_prev [18] $ (\Inoutmodule|encryption_module1|R_prev [11] $ (\Inoutmodule|encryption_module1|R_xor2 [6])))

	.dataa(\Inoutmodule|encryption_module1|R_prev [5]),
	.datab(\Inoutmodule|encryption_module1|R_prev [18]),
	.datac(\Inoutmodule|encryption_module1|R_prev [11]),
	.datad(\Inoutmodule|encryption_module1|R_xor2 [6]),
	.cin(gnd),
	.combout(\Inoutmodule|encryption_module1|R_prev~7_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|encryption_module1|R_prev~7 .lut_mask = 16'h6996;
defparam \Inoutmodule|encryption_module1|R_prev~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y30_N15
dffeas \Inoutmodule|encryption_module1|R_prev[11] (
	.clk(\Inoutmodule|encryption_module1|always0~0clkctrl_outclk ),
	.d(\Inoutmodule|encryption_module1|R_prev~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inoutmodule|encryption_module1|R_prev [11]),
	.prn(vcc));
// synopsys translate_off
defparam \Inoutmodule|encryption_module1|R_prev[11] .is_wysiwyg = "true";
defparam \Inoutmodule|encryption_module1|R_prev[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y30_N16
cycloneive_lcell_comb \Inoutmodule|encryption_module1|R_xor2[4] (
// Equation(s):
// \Inoutmodule|encryption_module1|R_xor2 [4] = \Inoutmodule|encryption_module1|R_prev [11] $ (\Inoutmodule|encryption_module1|R_prev [4])

	.dataa(gnd),
	.datab(\Inoutmodule|encryption_module1|R_prev [11]),
	.datac(\Inoutmodule|encryption_module1|R_prev [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Inoutmodule|encryption_module1|R_xor2 [4]),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|encryption_module1|R_xor2[4] .lut_mask = 16'h3C3C;
defparam \Inoutmodule|encryption_module1|R_xor2[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y30_N17
dffeas \Inoutmodule|encryption_module1|R_prev[4] (
	.clk(\Inoutmodule|encryption_module1|always0~0clkctrl_outclk ),
	.d(\Inoutmodule|encryption_module1|R_xor2 [4]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inoutmodule|encryption_module1|R_prev [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Inoutmodule|encryption_module1|R_prev[4] .is_wysiwyg = "true";
defparam \Inoutmodule|encryption_module1|R_prev[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y30_N2
cycloneive_lcell_comb \Inoutmodule|encryption_module1|R_xor2[5] (
// Equation(s):
// \Inoutmodule|encryption_module1|R_xor2 [5] = \Inoutmodule|encryption_module1|R_prev [5] $ (\Inoutmodule|encryption_module1|R_prev [12])

	.dataa(gnd),
	.datab(\Inoutmodule|encryption_module1|R_prev [5]),
	.datac(gnd),
	.datad(\Inoutmodule|encryption_module1|R_prev [12]),
	.cin(gnd),
	.combout(\Inoutmodule|encryption_module1|R_xor2 [5]),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|encryption_module1|R_xor2[5] .lut_mask = 16'h33CC;
defparam \Inoutmodule|encryption_module1|R_xor2[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y30_N26
cycloneive_lcell_comb \Inoutmodule|encryption_module1|R_prev~6 (
// Equation(s):
// \Inoutmodule|encryption_module1|R_prev~6_combout  = \Inoutmodule|encryption_module1|R_prev [4] $ (\Inoutmodule|encryption_module1|R_prev [17] $ (\Inoutmodule|encryption_module1|R_prev [10] $ (\Inoutmodule|encryption_module1|R_xor2 [5])))

	.dataa(\Inoutmodule|encryption_module1|R_prev [4]),
	.datab(\Inoutmodule|encryption_module1|R_prev [17]),
	.datac(\Inoutmodule|encryption_module1|R_prev [10]),
	.datad(\Inoutmodule|encryption_module1|R_xor2 [5]),
	.cin(gnd),
	.combout(\Inoutmodule|encryption_module1|R_prev~6_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|encryption_module1|R_prev~6 .lut_mask = 16'h6996;
defparam \Inoutmodule|encryption_module1|R_prev~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y30_N27
dffeas \Inoutmodule|encryption_module1|R_prev[10] (
	.clk(\Inoutmodule|encryption_module1|always0~0clkctrl_outclk ),
	.d(\Inoutmodule|encryption_module1|R_prev~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inoutmodule|encryption_module1|R_prev [10]),
	.prn(vcc));
// synopsys translate_off
defparam \Inoutmodule|encryption_module1|R_prev[10] .is_wysiwyg = "true";
defparam \Inoutmodule|encryption_module1|R_prev[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y30_N28
cycloneive_lcell_comb \Inoutmodule|encryption_module1|R_xor2[3] (
// Equation(s):
// \Inoutmodule|encryption_module1|R_xor2 [3] = \Inoutmodule|encryption_module1|R_prev [3] $ (\Inoutmodule|encryption_module1|R_prev [10])

	.dataa(\Inoutmodule|encryption_module1|R_prev [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(\Inoutmodule|encryption_module1|R_prev [10]),
	.cin(gnd),
	.combout(\Inoutmodule|encryption_module1|R_xor2 [3]),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|encryption_module1|R_xor2[3] .lut_mask = 16'h55AA;
defparam \Inoutmodule|encryption_module1|R_xor2[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y30_N10
cycloneive_lcell_comb \Inoutmodule|encryption_module1|R_prev[3]~feeder (
// Equation(s):
// \Inoutmodule|encryption_module1|R_prev[3]~feeder_combout  = \Inoutmodule|encryption_module1|R_xor2 [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Inoutmodule|encryption_module1|R_xor2 [3]),
	.cin(gnd),
	.combout(\Inoutmodule|encryption_module1|R_prev[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|encryption_module1|R_prev[3]~feeder .lut_mask = 16'hFF00;
defparam \Inoutmodule|encryption_module1|R_prev[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y30_N11
dffeas \Inoutmodule|encryption_module1|R_prev[3] (
	.clk(\Inoutmodule|encryption_module1|always0~0clkctrl_outclk ),
	.d(\Inoutmodule|encryption_module1|R_prev[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inoutmodule|encryption_module1|R_prev [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Inoutmodule|encryption_module1|R_prev[3] .is_wysiwyg = "true";
defparam \Inoutmodule|encryption_module1|R_prev[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y30_N20
cycloneive_lcell_comb \Inoutmodule|encryption_module1|R_prev~5 (
// Equation(s):
// \Inoutmodule|encryption_module1|R_prev~5_combout  = \Inoutmodule|encryption_module1|R_prev [3] $ (\Inoutmodule|encryption_module1|R_prev [16] $ (\Inoutmodule|encryption_module1|R_prev [9] $ (\Inoutmodule|encryption_module1|R_xor2 [4])))

	.dataa(\Inoutmodule|encryption_module1|R_prev [3]),
	.datab(\Inoutmodule|encryption_module1|R_prev [16]),
	.datac(\Inoutmodule|encryption_module1|R_prev [9]),
	.datad(\Inoutmodule|encryption_module1|R_xor2 [4]),
	.cin(gnd),
	.combout(\Inoutmodule|encryption_module1|R_prev~5_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|encryption_module1|R_prev~5 .lut_mask = 16'h6996;
defparam \Inoutmodule|encryption_module1|R_prev~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y30_N21
dffeas \Inoutmodule|encryption_module1|R_prev[9] (
	.clk(\Inoutmodule|encryption_module1|always0~0clkctrl_outclk ),
	.d(\Inoutmodule|encryption_module1|R_prev~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inoutmodule|encryption_module1|R_prev [9]),
	.prn(vcc));
// synopsys translate_off
defparam \Inoutmodule|encryption_module1|R_prev[9] .is_wysiwyg = "true";
defparam \Inoutmodule|encryption_module1|R_prev[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y30_N10
cycloneive_lcell_comb \Inoutmodule|encryption_module1|R_xor2[2] (
// Equation(s):
// \Inoutmodule|encryption_module1|R_xor2 [2] = \Inoutmodule|encryption_module1|R_prev [2] $ (\Inoutmodule|encryption_module1|R_prev [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(\Inoutmodule|encryption_module1|R_prev [2]),
	.datad(\Inoutmodule|encryption_module1|R_prev [9]),
	.cin(gnd),
	.combout(\Inoutmodule|encryption_module1|R_xor2 [2]),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|encryption_module1|R_xor2[2] .lut_mask = 16'h0FF0;
defparam \Inoutmodule|encryption_module1|R_xor2[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y30_N11
dffeas \Inoutmodule|encryption_module1|R_prev[2] (
	.clk(\Inoutmodule|encryption_module1|always0~0clkctrl_outclk ),
	.d(\Inoutmodule|encryption_module1|R_xor2 [2]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inoutmodule|encryption_module1|R_prev [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Inoutmodule|encryption_module1|R_prev[2] .is_wysiwyg = "true";
defparam \Inoutmodule|encryption_module1|R_prev[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y30_N0
cycloneive_lcell_comb \Inoutmodule|VRAM_in~1 (
// Equation(s):
// \Inoutmodule|VRAM_in~1_combout  = (\Inoutmodule|LessThan1~4_combout  & (\Inoutmodule|temp [5] $ (((!\Inoutmodule|LessThan2~4_combout  & \Inoutmodule|encryption_module1|R_prev [2])))))

	.dataa(\Inoutmodule|temp [5]),
	.datab(\Inoutmodule|LessThan2~4_combout ),
	.datac(\Inoutmodule|encryption_module1|R_prev [2]),
	.datad(\Inoutmodule|LessThan1~4_combout ),
	.cin(gnd),
	.combout(\Inoutmodule|VRAM_in~1_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|VRAM_in~1 .lut_mask = 16'h9A00;
defparam \Inoutmodule|VRAM_in~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y30_N1
dffeas \Inoutmodule|VRAM_in[13] (
	.clk(\Cam_pclk~input_o ),
	.d(\Inoutmodule|VRAM_in~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Inoutmodule|VRAM_in[13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inoutmodule|VRAM_in [13]),
	.prn(vcc));
// synopsys translate_off
defparam \Inoutmodule|VRAM_in[13] .is_wysiwyg = "true";
defparam \Inoutmodule|VRAM_in[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y26_N20
cycloneive_lcell_comb \Inoutmodule|VRAM_wraddress[0]~feeder (
// Equation(s):
// \Inoutmodule|VRAM_wraddress[0]~feeder_combout  = \Inoutmodule|horizontal_counter [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Inoutmodule|horizontal_counter [0]),
	.cin(gnd),
	.combout(\Inoutmodule|VRAM_wraddress[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|VRAM_wraddress[0]~feeder .lut_mask = 16'hFF00;
defparam \Inoutmodule|VRAM_wraddress[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y26_N21
dffeas \Inoutmodule|VRAM_wraddress[0] (
	.clk(\Cam_pclk~input_o ),
	.d(\Inoutmodule|VRAM_wraddress[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Inoutmodule|VRAM_wraddress[16]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inoutmodule|VRAM_wraddress [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Inoutmodule|VRAM_wraddress[0] .is_wysiwyg = "true";
defparam \Inoutmodule|VRAM_wraddress[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y26_N8
cycloneive_lcell_comb \Inoutmodule|VRAM_wraddress[1]~feeder (
// Equation(s):
// \Inoutmodule|VRAM_wraddress[1]~feeder_combout  = \Inoutmodule|horizontal_counter [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(\Inoutmodule|horizontal_counter [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Inoutmodule|VRAM_wraddress[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|VRAM_wraddress[1]~feeder .lut_mask = 16'hF0F0;
defparam \Inoutmodule|VRAM_wraddress[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y26_N9
dffeas \Inoutmodule|VRAM_wraddress[1] (
	.clk(\Cam_pclk~input_o ),
	.d(\Inoutmodule|VRAM_wraddress[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Inoutmodule|VRAM_wraddress[16]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inoutmodule|VRAM_wraddress [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Inoutmodule|VRAM_wraddress[1] .is_wysiwyg = "true";
defparam \Inoutmodule|VRAM_wraddress[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y26_N14
cycloneive_lcell_comb \Inoutmodule|VRAM_wraddress[2]~feeder (
// Equation(s):
// \Inoutmodule|VRAM_wraddress[2]~feeder_combout  = \Inoutmodule|horizontal_counter [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Inoutmodule|horizontal_counter [2]),
	.cin(gnd),
	.combout(\Inoutmodule|VRAM_wraddress[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|VRAM_wraddress[2]~feeder .lut_mask = 16'hFF00;
defparam \Inoutmodule|VRAM_wraddress[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y26_N15
dffeas \Inoutmodule|VRAM_wraddress[2] (
	.clk(\Cam_pclk~input_o ),
	.d(\Inoutmodule|VRAM_wraddress[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Inoutmodule|VRAM_wraddress[16]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inoutmodule|VRAM_wraddress [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Inoutmodule|VRAM_wraddress[2] .is_wysiwyg = "true";
defparam \Inoutmodule|VRAM_wraddress[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y26_N28
cycloneive_lcell_comb \Inoutmodule|VRAM_wraddress[3]~feeder (
// Equation(s):
// \Inoutmodule|VRAM_wraddress[3]~feeder_combout  = \Inoutmodule|horizontal_counter [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Inoutmodule|horizontal_counter [3]),
	.cin(gnd),
	.combout(\Inoutmodule|VRAM_wraddress[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|VRAM_wraddress[3]~feeder .lut_mask = 16'hFF00;
defparam \Inoutmodule|VRAM_wraddress[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y26_N29
dffeas \Inoutmodule|VRAM_wraddress[3] (
	.clk(\Cam_pclk~input_o ),
	.d(\Inoutmodule|VRAM_wraddress[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Inoutmodule|VRAM_wraddress[16]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inoutmodule|VRAM_wraddress [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Inoutmodule|VRAM_wraddress[3] .is_wysiwyg = "true";
defparam \Inoutmodule|VRAM_wraddress[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y26_N10
cycloneive_lcell_comb \Inoutmodule|VRAM_wraddress[4]~feeder (
// Equation(s):
// \Inoutmodule|VRAM_wraddress[4]~feeder_combout  = \Inoutmodule|horizontal_counter [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(\Inoutmodule|horizontal_counter [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Inoutmodule|VRAM_wraddress[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|VRAM_wraddress[4]~feeder .lut_mask = 16'hF0F0;
defparam \Inoutmodule|VRAM_wraddress[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y26_N11
dffeas \Inoutmodule|VRAM_wraddress[4] (
	.clk(\Cam_pclk~input_o ),
	.d(\Inoutmodule|VRAM_wraddress[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Inoutmodule|VRAM_wraddress[16]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inoutmodule|VRAM_wraddress [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Inoutmodule|VRAM_wraddress[4] .is_wysiwyg = "true";
defparam \Inoutmodule|VRAM_wraddress[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y26_N12
cycloneive_lcell_comb \Inoutmodule|VRAM_wraddress[5]~feeder (
// Equation(s):
// \Inoutmodule|VRAM_wraddress[5]~feeder_combout  = \Inoutmodule|horizontal_counter [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Inoutmodule|horizontal_counter [5]),
	.cin(gnd),
	.combout(\Inoutmodule|VRAM_wraddress[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|VRAM_wraddress[5]~feeder .lut_mask = 16'hFF00;
defparam \Inoutmodule|VRAM_wraddress[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y26_N13
dffeas \Inoutmodule|VRAM_wraddress[5] (
	.clk(\Cam_pclk~input_o ),
	.d(\Inoutmodule|VRAM_wraddress[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Inoutmodule|VRAM_wraddress[16]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inoutmodule|VRAM_wraddress [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Inoutmodule|VRAM_wraddress[5] .is_wysiwyg = "true";
defparam \Inoutmodule|VRAM_wraddress[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y26_N18
cycloneive_lcell_comb \Inoutmodule|VRAM_wraddress[6]~feeder (
// Equation(s):
// \Inoutmodule|VRAM_wraddress[6]~feeder_combout  = \Inoutmodule|horizontal_counter [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Inoutmodule|horizontal_counter [6]),
	.cin(gnd),
	.combout(\Inoutmodule|VRAM_wraddress[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|VRAM_wraddress[6]~feeder .lut_mask = 16'hFF00;
defparam \Inoutmodule|VRAM_wraddress[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y26_N19
dffeas \Inoutmodule|VRAM_wraddress[6] (
	.clk(\Cam_pclk~input_o ),
	.d(\Inoutmodule|VRAM_wraddress[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Inoutmodule|VRAM_wraddress[16]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inoutmodule|VRAM_wraddress [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Inoutmodule|VRAM_wraddress[6] .is_wysiwyg = "true";
defparam \Inoutmodule|VRAM_wraddress[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y25_N9
dffeas \Inoutmodule|VRAM_wraddress[7] (
	.clk(\Cam_pclk~input_o ),
	.d(\Inoutmodule|VRAM_wraddress[7]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Inoutmodule|VRAM_wraddress[16]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inoutmodule|VRAM_wraddress [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Inoutmodule|VRAM_wraddress[7] .is_wysiwyg = "true";
defparam \Inoutmodule|VRAM_wraddress[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y25_N11
dffeas \Inoutmodule|VRAM_wraddress[8] (
	.clk(\Cam_pclk~input_o ),
	.d(\Inoutmodule|VRAM_wraddress[8]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Inoutmodule|VRAM_wraddress[16]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inoutmodule|VRAM_wraddress [8]),
	.prn(vcc));
// synopsys translate_off
defparam \Inoutmodule|VRAM_wraddress[8] .is_wysiwyg = "true";
defparam \Inoutmodule|VRAM_wraddress[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y25_N13
dffeas \Inoutmodule|VRAM_wraddress[9] (
	.clk(\Cam_pclk~input_o ),
	.d(\Inoutmodule|VRAM_wraddress[9]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Inoutmodule|VRAM_wraddress[16]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inoutmodule|VRAM_wraddress [9]),
	.prn(vcc));
// synopsys translate_off
defparam \Inoutmodule|VRAM_wraddress[9] .is_wysiwyg = "true";
defparam \Inoutmodule|VRAM_wraddress[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y25_N15
dffeas \Inoutmodule|VRAM_wraddress[10] (
	.clk(\Cam_pclk~input_o ),
	.d(\Inoutmodule|VRAM_wraddress[10]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Inoutmodule|VRAM_wraddress[16]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inoutmodule|VRAM_wraddress [10]),
	.prn(vcc));
// synopsys translate_off
defparam \Inoutmodule|VRAM_wraddress[10] .is_wysiwyg = "true";
defparam \Inoutmodule|VRAM_wraddress[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y25_N17
dffeas \Inoutmodule|VRAM_wraddress[11] (
	.clk(\Cam_pclk~input_o ),
	.d(\Inoutmodule|VRAM_wraddress[11]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Inoutmodule|VRAM_wraddress[16]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inoutmodule|VRAM_wraddress [11]),
	.prn(vcc));
// synopsys translate_off
defparam \Inoutmodule|VRAM_wraddress[11] .is_wysiwyg = "true";
defparam \Inoutmodule|VRAM_wraddress[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y25_N19
dffeas \Inoutmodule|VRAM_wraddress[12] (
	.clk(\Cam_pclk~input_o ),
	.d(\Inoutmodule|VRAM_wraddress[12]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Inoutmodule|VRAM_wraddress[16]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inoutmodule|VRAM_wraddress [12]),
	.prn(vcc));
// synopsys translate_off
defparam \Inoutmodule|VRAM_wraddress[12] .is_wysiwyg = "true";
defparam \Inoutmodule|VRAM_wraddress[12] .power_up = "low";
// synopsys translate_on

// Location: M9K_X15_Y21_N0
cycloneive_ram_block \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a29 (
	.portawe(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|decode2|w_anode1115w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|decode2|w_anode1115w [3]),
	.ena1(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1204w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [13]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a29_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a29 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a29 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a29 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory3|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a29 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a29 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_bit_number = 13;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a29 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a29 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a29 .port_b_first_bit_number = 13;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a29 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a29 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a29 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a29 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a29 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a29 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X65_Y25_N12
cycloneive_lcell_comb \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|decode2|w_anode1098w[3] (
// Equation(s):
// \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|decode2|w_anode1098w [3] = (!\Inoutmodule|VRAM_wraddress [15] & (!\Inoutmodule|VRAM_wraddress [14] & (\Inoutmodule|comb~2_combout  & !\Inoutmodule|VRAM_wraddress [13])))

	.dataa(\Inoutmodule|VRAM_wraddress [15]),
	.datab(\Inoutmodule|VRAM_wraddress [14]),
	.datac(\Inoutmodule|comb~2_combout ),
	.datad(\Inoutmodule|VRAM_wraddress [13]),
	.cin(gnd),
	.combout(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|decode2|w_anode1098w [3]),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|decode2|w_anode1098w[3] .lut_mask = 16'h0010;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|decode2|w_anode1098w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N0
cycloneive_lcell_comb \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|rden_decode_b|w_anode1186w[3] (
// Equation(s):
// \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|rden_decode_b|w_anode1186w [3] = (!\Inoutmodule|Add1~12_combout  & (!\Inoutmodule|Add1~16_combout  & !\Inoutmodule|Add1~14_combout ))

	.dataa(\Inoutmodule|Add1~12_combout ),
	.datab(gnd),
	.datac(\Inoutmodule|Add1~16_combout ),
	.datad(\Inoutmodule|Add1~14_combout ),
	.cin(gnd),
	.combout(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|rden_decode_b|w_anode1186w [3]),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|rden_decode_b|w_anode1186w[3] .lut_mask = 16'h0005;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|rden_decode_b|w_anode1186w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y22_N0
cycloneive_ram_block \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|decode2|w_anode1098w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|decode2|w_anode1098w [3]),
	.ena1(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|rden_decode_b|w_anode1186w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [13]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a13 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory3|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a13 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a13 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a13 .port_b_first_bit_number = 13;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a13 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a13 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a13 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a13 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a13 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M9K";
// synopsys translate_on

// Location: FF_X62_Y30_N23
dffeas \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|address_reg_b[0] (
	.clk(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.d(\Inoutmodule|Add1~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|address_reg_b[0] .is_wysiwyg = "true";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y30_N29
dffeas \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b[0] (
	.clk(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|address_reg_b [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b[0] .is_wysiwyg = "true";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y25_N18
cycloneive_lcell_comb \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|decode2|w_anode1125w[3] (
// Equation(s):
// \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|decode2|w_anode1125w [3] = (!\Inoutmodule|VRAM_wraddress [15] & (\Inoutmodule|VRAM_wraddress [14] & (\Inoutmodule|comb~2_combout  & !\Inoutmodule|VRAM_wraddress [13])))

	.dataa(\Inoutmodule|VRAM_wraddress [15]),
	.datab(\Inoutmodule|VRAM_wraddress [14]),
	.datac(\Inoutmodule|comb~2_combout ),
	.datad(\Inoutmodule|VRAM_wraddress [13]),
	.cin(gnd),
	.combout(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|decode2|w_anode1125w [3]),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|decode2|w_anode1125w[3] .lut_mask = 16'h0040;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|decode2|w_anode1125w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N18
cycloneive_lcell_comb \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1215w[3]~0 (
// Equation(s):
// \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1215w[3]~0_combout  = (!\Inoutmodule|Add1~12_combout  & (!\Inoutmodule|Add1~16_combout  & \Inoutmodule|Add1~14_combout ))

	.dataa(gnd),
	.datab(\Inoutmodule|Add1~12_combout ),
	.datac(\Inoutmodule|Add1~16_combout ),
	.datad(\Inoutmodule|Add1~14_combout ),
	.cin(gnd),
	.combout(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1215w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1215w[3]~0 .lut_mask = 16'h0300;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1215w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y27_N0
cycloneive_ram_block \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a45 (
	.portawe(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|decode2|w_anode1125w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|decode2|w_anode1125w [3]),
	.ena1(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1215w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [13]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a45_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a45 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a45 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a45 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a45 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a45 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory3|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a45 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a45 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a45 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a45 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a45 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a45 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a45 .port_a_first_bit_number = 13;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a45 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a45 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a45 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a45 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a45 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a45 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a45 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a45 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a45 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a45 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a45 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a45 .port_b_first_bit_number = 13;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a45 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a45 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a45 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a45 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a45 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a45 .ram_block_type = "M9K";
// synopsys translate_on

// Location: FF_X62_Y30_N25
dffeas \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|address_reg_b[1] (
	.clk(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.d(\Inoutmodule|Add1~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|address_reg_b[1] .is_wysiwyg = "true";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|address_reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y30_N21
dffeas \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b[1] (
	.clk(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|address_reg_b [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b[1] .is_wysiwyg = "true";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N0
cycloneive_lcell_comb \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~2 (
// Equation(s):
// \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~2_combout  = (\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [0] & (((\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b 
// [1])))) # (!\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// ((\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a45~portbdataout ))) # (!\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// (\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a13~portbdataout ))))

	.dataa(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a13~portbdataout ),
	.datab(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datac(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a45~portbdataout ),
	.datad(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.cin(gnd),
	.combout(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~2_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~2 .lut_mask = 16'hFC22;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y25_N22
cycloneive_lcell_comb \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|decode2|w_anode1135w[3] (
// Equation(s):
// \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|decode2|w_anode1135w [3] = (!\Inoutmodule|VRAM_wraddress [15] & (\Inoutmodule|VRAM_wraddress [14] & (\Inoutmodule|comb~2_combout  & \Inoutmodule|VRAM_wraddress [13])))

	.dataa(\Inoutmodule|VRAM_wraddress [15]),
	.datab(\Inoutmodule|VRAM_wraddress [14]),
	.datac(\Inoutmodule|comb~2_combout ),
	.datad(\Inoutmodule|VRAM_wraddress [13]),
	.cin(gnd),
	.combout(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|decode2|w_anode1135w [3]),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|decode2|w_anode1135w[3] .lut_mask = 16'h4000;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|decode2|w_anode1135w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N26
cycloneive_lcell_comb \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1226w[3]~0 (
// Equation(s):
// \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1226w[3]~0_combout  = (\Inoutmodule|Add1~12_combout  & (!\Inoutmodule|Add1~16_combout  & \Inoutmodule|Add1~14_combout ))

	.dataa(gnd),
	.datab(\Inoutmodule|Add1~12_combout ),
	.datac(\Inoutmodule|Add1~16_combout ),
	.datad(\Inoutmodule|Add1~14_combout ),
	.cin(gnd),
	.combout(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1226w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1226w[3]~0 .lut_mask = 16'h0C00;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1226w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y23_N0
cycloneive_ram_block \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a61 (
	.portawe(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|decode2|w_anode1135w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|decode2|w_anode1135w [3]),
	.ena1(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1226w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [13]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a61_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a61 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a61 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a61 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a61 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a61 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory3|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a61 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a61 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a61 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a61 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a61 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a61 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a61 .port_a_first_bit_number = 13;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a61 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a61 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a61 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a61 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a61 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a61 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a61 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a61 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a61 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a61 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a61 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a61 .port_b_first_bit_number = 13;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a61 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a61 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a61 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a61 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a61 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a61 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N14
cycloneive_lcell_comb \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~3 (
// Equation(s):
// \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~3_combout  = (\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~2_combout  & 
// (((\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a61~portbdataout ) # (!\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [0])))) # 
// (!\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~2_combout  & (\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a29~portbdataout  & 
// (\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [0])))

	.dataa(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a29~portbdataout ),
	.datab(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~2_combout ),
	.datac(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datad(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a61~portbdataout ),
	.cin(gnd),
	.combout(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~3_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~3 .lut_mask = 16'hEC2C;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y30_N27
dffeas \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|address_reg_b[2] (
	.clk(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.d(\Inoutmodule|Add1~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|address_reg_b [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|address_reg_b[2] .is_wysiwyg = "true";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|address_reg_b[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y30_N13
dffeas \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b[2] (
	.clk(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|address_reg_b [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b[2] .is_wysiwyg = "true";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y25_N20
cycloneive_lcell_comb \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|decode2|w_anode1165w[3] (
// Equation(s):
// \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|decode2|w_anode1165w [3] = (\Inoutmodule|VRAM_wraddress [15] & (\Inoutmodule|VRAM_wraddress [14] & (\Inoutmodule|comb~2_combout  & !\Inoutmodule|VRAM_wraddress [13])))

	.dataa(\Inoutmodule|VRAM_wraddress [15]),
	.datab(\Inoutmodule|VRAM_wraddress [14]),
	.datac(\Inoutmodule|comb~2_combout ),
	.datad(\Inoutmodule|VRAM_wraddress [13]),
	.cin(gnd),
	.combout(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|decode2|w_anode1165w [3]),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|decode2|w_anode1165w[3] .lut_mask = 16'h0080;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|decode2|w_anode1165w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N4
cycloneive_lcell_comb \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1259w[3]~0 (
// Equation(s):
// \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1259w[3]~0_combout  = (!\Inoutmodule|Add1~12_combout  & (\Inoutmodule|Add1~16_combout  & \Inoutmodule|Add1~14_combout ))

	.dataa(\Inoutmodule|Add1~12_combout ),
	.datab(gnd),
	.datac(\Inoutmodule|Add1~16_combout ),
	.datad(\Inoutmodule|Add1~14_combout ),
	.cin(gnd),
	.combout(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1259w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1259w[3]~0 .lut_mask = 16'h5000;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1259w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y24_N0
cycloneive_ram_block \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a109 (
	.portawe(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|decode2|w_anode1165w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|decode2|w_anode1165w [3]),
	.ena1(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1259w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [13]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a109_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a109 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a109 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a109 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a109 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a109 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory3|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a109 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a109 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a109 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a109 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a109 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a109 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a109 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a109 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a109 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a109 .port_a_first_bit_number = 13;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a109 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a109 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a109 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a109 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a109 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a109 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a109 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a109 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a109 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a109 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a109 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a109 .port_b_first_bit_number = 13;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a109 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a109 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a109 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a109 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a109 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a109 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X65_Y25_N30
cycloneive_lcell_comb \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|decode2|w_anode1155w[3] (
// Equation(s):
// \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|decode2|w_anode1155w [3] = (\Inoutmodule|VRAM_wraddress [15] & (!\Inoutmodule|VRAM_wraddress [14] & (\Inoutmodule|comb~2_combout  & \Inoutmodule|VRAM_wraddress [13])))

	.dataa(\Inoutmodule|VRAM_wraddress [15]),
	.datab(\Inoutmodule|VRAM_wraddress [14]),
	.datac(\Inoutmodule|comb~2_combout ),
	.datad(\Inoutmodule|VRAM_wraddress [13]),
	.cin(gnd),
	.combout(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|decode2|w_anode1155w [3]),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|decode2|w_anode1155w[3] .lut_mask = 16'h2000;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|decode2|w_anode1155w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N2
cycloneive_lcell_comb \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1248w[3]~0 (
// Equation(s):
// \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1248w[3]~0_combout  = (\Inoutmodule|Add1~12_combout  & (\Inoutmodule|Add1~16_combout  & !\Inoutmodule|Add1~14_combout ))

	.dataa(\Inoutmodule|Add1~12_combout ),
	.datab(gnd),
	.datac(\Inoutmodule|Add1~16_combout ),
	.datad(\Inoutmodule|Add1~14_combout ),
	.cin(gnd),
	.combout(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1248w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1248w[3]~0 .lut_mask = 16'h00A0;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1248w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y24_N0
cycloneive_ram_block \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a93 (
	.portawe(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|decode2|w_anode1155w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|decode2|w_anode1155w [3]),
	.ena1(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1248w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [13]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a93_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a93 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a93 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a93 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a93 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a93 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory3|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a93 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a93 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a93 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a93 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a93 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a93 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a93 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a93 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a93 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a93 .port_a_first_bit_number = 13;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a93 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a93 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a93 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a93 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a93 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a93 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a93 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a93 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a93 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a93 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a93 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a93 .port_b_first_bit_number = 13;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a93 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a93 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a93 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a93 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a93 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a93 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X65_Y25_N28
cycloneive_lcell_comb \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|decode2|w_anode1145w[3] (
// Equation(s):
// \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|decode2|w_anode1145w [3] = (\Inoutmodule|VRAM_wraddress [15] & (!\Inoutmodule|VRAM_wraddress [14] & (\Inoutmodule|comb~2_combout  & !\Inoutmodule|VRAM_wraddress [13])))

	.dataa(\Inoutmodule|VRAM_wraddress [15]),
	.datab(\Inoutmodule|VRAM_wraddress [14]),
	.datac(\Inoutmodule|comb~2_combout ),
	.datad(\Inoutmodule|VRAM_wraddress [13]),
	.cin(gnd),
	.combout(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|decode2|w_anode1145w [3]),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|decode2|w_anode1145w[3] .lut_mask = 16'h0020;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|decode2|w_anode1145w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N8
cycloneive_lcell_comb \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|rden_decode_b|w_anode1237w[3]~0 (
// Equation(s):
// \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|rden_decode_b|w_anode1237w[3]~0_combout  = (!\Inoutmodule|Add1~12_combout  & (\Inoutmodule|Add1~16_combout  & !\Inoutmodule|Add1~14_combout ))

	.dataa(\Inoutmodule|Add1~12_combout ),
	.datab(gnd),
	.datac(\Inoutmodule|Add1~16_combout ),
	.datad(\Inoutmodule|Add1~14_combout ),
	.cin(gnd),
	.combout(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|rden_decode_b|w_anode1237w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|rden_decode_b|w_anode1237w[3]~0 .lut_mask = 16'h0050;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|rden_decode_b|w_anode1237w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y16_N0
cycloneive_ram_block \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a77 (
	.portawe(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|decode2|w_anode1145w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|decode2|w_anode1145w [3]),
	.ena1(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|rden_decode_b|w_anode1237w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [13]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a77_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a77 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a77 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a77 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a77 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a77 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory3|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a77 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a77 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a77 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a77 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a77 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a77 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a77 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a77 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a77 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a77 .port_a_first_bit_number = 13;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a77 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a77 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a77 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a77 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a77 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a77 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a77 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a77 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a77 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a77 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a77 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a77 .port_b_first_bit_number = 13;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a77 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a77 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a77 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a77 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a77 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a77 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N20
cycloneive_lcell_comb \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~0 (
// Equation(s):
// \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~0_combout  = (\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// ((\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a93~portbdataout ) # ((\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [1])))) # 
// (!\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [0] & (((\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a77~portbdataout  & 
// !\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [1]))))

	.dataa(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a93~portbdataout ),
	.datab(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datac(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a77~portbdataout ),
	.datad(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.cin(gnd),
	.combout(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~0 .lut_mask = 16'hCCB8;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y25_N2
cycloneive_lcell_comb \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|decode2|w_anode1175w[3] (
// Equation(s):
// \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|decode2|w_anode1175w [3] = (\Inoutmodule|VRAM_wraddress [15] & (\Inoutmodule|VRAM_wraddress [14] & (\Inoutmodule|comb~2_combout  & \Inoutmodule|VRAM_wraddress [13])))

	.dataa(\Inoutmodule|VRAM_wraddress [15]),
	.datab(\Inoutmodule|VRAM_wraddress [14]),
	.datac(\Inoutmodule|comb~2_combout ),
	.datad(\Inoutmodule|VRAM_wraddress [13]),
	.cin(gnd),
	.combout(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|decode2|w_anode1175w [3]),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|decode2|w_anode1175w[3] .lut_mask = 16'h8000;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|decode2|w_anode1175w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N24
cycloneive_lcell_comb \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1270w[3]~0 (
// Equation(s):
// \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1270w[3]~0_combout  = (\Inoutmodule|Add1~14_combout  & (\Inoutmodule|Add1~16_combout  & \Inoutmodule|Add1~12_combout ))

	.dataa(gnd),
	.datab(\Inoutmodule|Add1~14_combout ),
	.datac(\Inoutmodule|Add1~16_combout ),
	.datad(\Inoutmodule|Add1~12_combout ),
	.cin(gnd),
	.combout(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1270w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1270w[3]~0 .lut_mask = 16'hC000;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1270w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y28_N0
cycloneive_ram_block \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a125 (
	.portawe(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|decode2|w_anode1175w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|decode2|w_anode1175w [3]),
	.ena1(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1270w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [13]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a125_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a125 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a125 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a125 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a125 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a125 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory3|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a125 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a125 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a125 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a125 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a125 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a125 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a125 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a125 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a125 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a125 .port_a_first_bit_number = 13;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a125 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a125 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a125 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a125 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a125 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a125 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a125 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a125 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a125 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a125 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a125 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a125 .port_b_first_bit_number = 13;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a125 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a125 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a125 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a125 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a125 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a125 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N18
cycloneive_lcell_comb \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~1 (
// Equation(s):
// \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~1_combout  = (\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~0_combout  & 
// (((\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a125~portbdataout ) # (!\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [1])))) # 
// (!\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~0_combout  & (\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a109~portbdataout  & 
// ((\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [1]))))

	.dataa(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a109~portbdataout ),
	.datab(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~0_combout ),
	.datac(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a125~portbdataout ),
	.datad(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.cin(gnd),
	.combout(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~1_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~1 .lut_mask = 16'hE2CC;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N12
cycloneive_lcell_comb \Inoutmodule|Red[0]~10 (
// Equation(s):
// \Inoutmodule|Red[0]~10_combout  = (\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [2] & ((\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~1_combout ))) # 
// (!\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [2] & (\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~3_combout ))

	.dataa(gnd),
	.datab(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~3_combout ),
	.datac(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datad(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~1_combout ),
	.cin(gnd),
	.combout(\Inoutmodule|Red[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|Red[0]~10 .lut_mask = 16'hFC0C;
defparam \Inoutmodule|Red[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N28
cycloneive_lcell_comb \Inoutmodule|LessThan6~0 (
// Equation(s):
// \Inoutmodule|LessThan6~0_combout  = (\Inoutmodule|vc [6] & (\Inoutmodule|vc [7] & \Inoutmodule|vc [5]))

	.dataa(\Inoutmodule|vc [6]),
	.datab(\Inoutmodule|vc [7]),
	.datac(gnd),
	.datad(\Inoutmodule|vc [5]),
	.cin(gnd),
	.combout(\Inoutmodule|LessThan6~0_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|LessThan6~0 .lut_mask = 16'h8800;
defparam \Inoutmodule|LessThan6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N8
cycloneive_lcell_comb \Inoutmodule|LessThan0~0 (
// Equation(s):
// \Inoutmodule|LessThan0~0_combout  = (!\Inoutmodule|vc [9] & (!\Inoutmodule|vc [8] & ((!\Inoutmodule|LessThan6~0_combout ) # (!\Inoutmodule|vc [4]))))

	.dataa(\Inoutmodule|vc [9]),
	.datab(\Inoutmodule|vc [4]),
	.datac(\Inoutmodule|vc [8]),
	.datad(\Inoutmodule|LessThan6~0_combout ),
	.cin(gnd),
	.combout(\Inoutmodule|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|LessThan0~0 .lut_mask = 16'h0105;
defparam \Inoutmodule|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N22
cycloneive_lcell_comb \Inoutmodule|Add0~14 (
// Equation(s):
// \Inoutmodule|Add0~14_combout  = (\Inoutmodule|vc [9] & ((\Inoutmodule|vc [7] & (\Inoutmodule|Add0~13  & VCC)) # (!\Inoutmodule|vc [7] & (!\Inoutmodule|Add0~13 )))) # (!\Inoutmodule|vc [9] & ((\Inoutmodule|vc [7] & (!\Inoutmodule|Add0~13 )) # 
// (!\Inoutmodule|vc [7] & ((\Inoutmodule|Add0~13 ) # (GND)))))
// \Inoutmodule|Add0~15  = CARRY((\Inoutmodule|vc [9] & (!\Inoutmodule|vc [7] & !\Inoutmodule|Add0~13 )) # (!\Inoutmodule|vc [9] & ((!\Inoutmodule|Add0~13 ) # (!\Inoutmodule|vc [7]))))

	.dataa(\Inoutmodule|vc [9]),
	.datab(\Inoutmodule|vc [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Inoutmodule|Add0~13 ),
	.combout(\Inoutmodule|Add0~14_combout ),
	.cout(\Inoutmodule|Add0~15 ));
// synopsys translate_off
defparam \Inoutmodule|Add0~14 .lut_mask = 16'h9617;
defparam \Inoutmodule|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N28
cycloneive_lcell_comb \Inoutmodule|Add1~18 (
// Equation(s):
// \Inoutmodule|Add1~18_combout  = (\Inoutmodule|Add0~14_combout  & (!\Inoutmodule|Add1~17 )) # (!\Inoutmodule|Add0~14_combout  & ((\Inoutmodule|Add1~17 ) # (GND)))
// \Inoutmodule|Add1~19  = CARRY((!\Inoutmodule|Add1~17 ) # (!\Inoutmodule|Add0~14_combout ))

	.dataa(gnd),
	.datab(\Inoutmodule|Add0~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Inoutmodule|Add1~17 ),
	.combout(\Inoutmodule|Add1~18_combout ),
	.cout(\Inoutmodule|Add1~19 ));
// synopsys translate_off
defparam \Inoutmodule|Add1~18 .lut_mask = 16'h3C3F;
defparam \Inoutmodule|Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N24
cycloneive_lcell_comb \Inoutmodule|Add0~16 (
// Equation(s):
// \Inoutmodule|Add0~16_combout  = \Inoutmodule|vc [8] $ (!\Inoutmodule|Add0~15 )

	.dataa(gnd),
	.datab(\Inoutmodule|vc [8]),
	.datac(gnd),
	.datad(gnd),
	.cin(\Inoutmodule|Add0~15 ),
	.combout(\Inoutmodule|Add0~16_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|Add0~16 .lut_mask = 16'hC3C3;
defparam \Inoutmodule|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N30
cycloneive_lcell_comb \Inoutmodule|Add1~20 (
// Equation(s):
// \Inoutmodule|Add1~20_combout  = \Inoutmodule|Add1~19  $ (!\Inoutmodule|Add0~16_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Inoutmodule|Add0~16_combout ),
	.cin(\Inoutmodule|Add1~19 ),
	.combout(\Inoutmodule|Add1~20_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|Add1~20 .lut_mask = 16'hF00F;
defparam \Inoutmodule|Add1~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y51_N20
cycloneive_lcell_comb \Inoutmodule|Red[0]~11 (
// Equation(s):
// \Inoutmodule|Red[0]~11_combout  = (\Inoutmodule|LessThan0~0_combout  & (!\Inoutmodule|Add1~18_combout  & \Inoutmodule|Add1~20_combout ))

	.dataa(gnd),
	.datab(\Inoutmodule|LessThan0~0_combout ),
	.datac(\Inoutmodule|Add1~18_combout ),
	.datad(\Inoutmodule|Add1~20_combout ),
	.cin(gnd),
	.combout(\Inoutmodule|Red[0]~11_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|Red[0]~11 .lut_mask = 16'h0C00;
defparam \Inoutmodule|Red[0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y51_N18
cycloneive_lcell_comb \Inoutmodule|Red[0]~12 (
// Equation(s):
// \Inoutmodule|Red[0]~12_combout  = (\Inoutmodule|LessThan0~0_combout  & !\Inoutmodule|Add1~20_combout )

	.dataa(gnd),
	.datab(\Inoutmodule|LessThan0~0_combout ),
	.datac(gnd),
	.datad(\Inoutmodule|Add1~20_combout ),
	.cin(gnd),
	.combout(\Inoutmodule|Red[0]~12_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|Red[0]~12 .lut_mask = 16'h00CC;
defparam \Inoutmodule|Red[0]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y25_N10
cycloneive_lcell_comb \Inoutmodule|comb~0 (
// Equation(s):
// \Inoutmodule|comb~0_combout  = (!\Inoutmodule|VRAM_wraddress [17] & (\Inoutmodule|VRAM_wren~q  & \Inoutmodule|VRAM_wraddress [16]))

	.dataa(gnd),
	.datab(\Inoutmodule|VRAM_wraddress [17]),
	.datac(\Inoutmodule|VRAM_wren~q ),
	.datad(\Inoutmodule|VRAM_wraddress [16]),
	.cin(gnd),
	.combout(\Inoutmodule|comb~0_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|comb~0 .lut_mask = 16'h3000;
defparam \Inoutmodule|comb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y25_N0
cycloneive_lcell_comb \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|decode2|w_anode1165w[3] (
// Equation(s):
// \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|decode2|w_anode1165w [3] = (\Inoutmodule|VRAM_wraddress [14] & (!\Inoutmodule|VRAM_wraddress [13] & (\Inoutmodule|VRAM_wraddress [15] & \Inoutmodule|comb~0_combout )))

	.dataa(\Inoutmodule|VRAM_wraddress [14]),
	.datab(\Inoutmodule|VRAM_wraddress [13]),
	.datac(\Inoutmodule|VRAM_wraddress [15]),
	.datad(\Inoutmodule|comb~0_combout ),
	.cin(gnd),
	.combout(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|decode2|w_anode1165w [3]),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|decode2|w_anode1165w[3] .lut_mask = 16'h2000;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|decode2|w_anode1165w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y8_N0
cycloneive_ram_block \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a109 (
	.portawe(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|decode2|w_anode1165w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|decode2|w_anode1165w [3]),
	.ena1(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1259w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [13]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a109_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a109 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a109 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a109 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a109 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a109 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory2|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a109 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a109 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a109 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a109 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a109 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a109 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a109 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a109 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a109 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a109 .port_a_first_bit_number = 13;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a109 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a109 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a109 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a109 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a109 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a109 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a109 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a109 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a109 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a109 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a109 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a109 .port_b_first_bit_number = 13;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a109 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a109 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a109 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a109 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a109 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a109 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X66_Y25_N4
cycloneive_lcell_comb \Inoutmodule|comb~1 (
// Equation(s):
// \Inoutmodule|comb~1_combout  = (!\Inoutmodule|VRAM_wraddress [17] & (!\Inoutmodule|VRAM_wraddress [16] & \Inoutmodule|VRAM_wren~q ))

	.dataa(gnd),
	.datab(\Inoutmodule|VRAM_wraddress [17]),
	.datac(\Inoutmodule|VRAM_wraddress [16]),
	.datad(\Inoutmodule|VRAM_wren~q ),
	.cin(gnd),
	.combout(\Inoutmodule|comb~1_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|comb~1 .lut_mask = 16'h0300;
defparam \Inoutmodule|comb~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y25_N6
cycloneive_lcell_comb \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|decode2|w_anode1125w[3] (
// Equation(s):
// \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|decode2|w_anode1125w [3] = (!\Inoutmodule|VRAM_wraddress [13] & (!\Inoutmodule|VRAM_wraddress [15] & (\Inoutmodule|VRAM_wraddress [14] & \Inoutmodule|comb~1_combout )))

	.dataa(\Inoutmodule|VRAM_wraddress [13]),
	.datab(\Inoutmodule|VRAM_wraddress [15]),
	.datac(\Inoutmodule|VRAM_wraddress [14]),
	.datad(\Inoutmodule|comb~1_combout ),
	.cin(gnd),
	.combout(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|decode2|w_anode1125w [3]),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|decode2|w_anode1125w[3] .lut_mask = 16'h1000;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|decode2|w_anode1125w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y24_N0
cycloneive_ram_block \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a45 (
	.portawe(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|decode2|w_anode1125w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|decode2|w_anode1125w [3]),
	.ena1(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1215w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [13]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a45_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a45 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a45 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a45 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a45 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a45 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a45 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a45 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a45 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a45 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a45 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a45 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a45 .port_a_first_bit_number = 13;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a45 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a45 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a45 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a45 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a45 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a45 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a45 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a45 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a45 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a45 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a45 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a45 .port_b_first_bit_number = 13;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a45 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a45 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a45 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a45 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a45 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a45 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X65_Y25_N14
cycloneive_lcell_comb \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|decode2|w_anode1125w[3] (
// Equation(s):
// \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|decode2|w_anode1125w [3] = (!\Inoutmodule|VRAM_wraddress [15] & (\Inoutmodule|comb~0_combout  & (!\Inoutmodule|VRAM_wraddress [13] & \Inoutmodule|VRAM_wraddress [14])))

	.dataa(\Inoutmodule|VRAM_wraddress [15]),
	.datab(\Inoutmodule|comb~0_combout ),
	.datac(\Inoutmodule|VRAM_wraddress [13]),
	.datad(\Inoutmodule|VRAM_wraddress [14]),
	.cin(gnd),
	.combout(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|decode2|w_anode1125w [3]),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|decode2|w_anode1125w[3] .lut_mask = 16'h0400;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|decode2|w_anode1125w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y18_N0
cycloneive_ram_block \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a45 (
	.portawe(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|decode2|w_anode1125w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|decode2|w_anode1125w [3]),
	.ena1(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1215w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [13]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a45_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a45 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a45 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a45 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a45 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a45 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory2|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a45 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a45 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a45 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a45 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a45 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a45 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a45 .port_a_first_bit_number = 13;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a45 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a45 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a45 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a45 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a45 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a45 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a45 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a45 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a45 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a45 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a45 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a45 .port_b_first_bit_number = 13;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a45 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a45 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a45 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a45 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a45 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a45 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X63_Y12_N4
cycloneive_lcell_comb \Inoutmodule|Red[0]~2 (
// Equation(s):
// \Inoutmodule|Red[0]~2_combout  = (\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [2] & (((\Inoutmodule|Add1~18_combout )))) # (!\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [2] & 
// ((\Inoutmodule|Add1~18_combout  & ((\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a45~portbdataout ))) # (!\Inoutmodule|Add1~18_combout  & (\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a45~portbdataout 
// ))))

	.dataa(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a45~portbdataout ),
	.datab(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a45~portbdataout ),
	.datac(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datad(\Inoutmodule|Add1~18_combout ),
	.cin(gnd),
	.combout(\Inoutmodule|Red[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|Red[0]~2 .lut_mask = 16'hFC0A;
defparam \Inoutmodule|Red[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y25_N4
cycloneive_lcell_comb \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|decode2|w_anode1165w[3] (
// Equation(s):
// \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|decode2|w_anode1165w [3] = (!\Inoutmodule|VRAM_wraddress [13] & (\Inoutmodule|VRAM_wraddress [14] & (\Inoutmodule|comb~1_combout  & \Inoutmodule|VRAM_wraddress [15])))

	.dataa(\Inoutmodule|VRAM_wraddress [13]),
	.datab(\Inoutmodule|VRAM_wraddress [14]),
	.datac(\Inoutmodule|comb~1_combout ),
	.datad(\Inoutmodule|VRAM_wraddress [15]),
	.cin(gnd),
	.combout(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|decode2|w_anode1165w [3]),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|decode2|w_anode1165w[3] .lut_mask = 16'h4000;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|decode2|w_anode1165w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y8_N0
cycloneive_ram_block \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a109 (
	.portawe(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|decode2|w_anode1165w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|decode2|w_anode1165w [3]),
	.ena1(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1259w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [13]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a109_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a109 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a109 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a109 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a109 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a109 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a109 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a109 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a109 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a109 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a109 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a109 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a109 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a109 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a109 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a109 .port_a_first_bit_number = 13;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a109 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a109 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a109 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a109 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a109 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a109 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a109 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a109 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a109 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a109 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a109 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a109 .port_b_first_bit_number = 13;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a109 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a109 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a109 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a109 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a109 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a109 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X63_Y12_N30
cycloneive_lcell_comb \Inoutmodule|Red[0]~3 (
// Equation(s):
// \Inoutmodule|Red[0]~3_combout  = (\Inoutmodule|Red[0]~2_combout  & ((\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a109~portbdataout ) # ((!\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [2])))) # 
// (!\Inoutmodule|Red[0]~2_combout  & (((\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [2] & \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a109~portbdataout ))))

	.dataa(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a109~portbdataout ),
	.datab(\Inoutmodule|Red[0]~2_combout ),
	.datac(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datad(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a109~portbdataout ),
	.cin(gnd),
	.combout(\Inoutmodule|Red[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|Red[0]~3 .lut_mask = 16'hBC8C;
defparam \Inoutmodule|Red[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y25_N6
cycloneive_lcell_comb \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|decode2|w_anode1145w[3] (
// Equation(s):
// \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|decode2|w_anode1145w [3] = (!\Inoutmodule|VRAM_wraddress [13] & (!\Inoutmodule|VRAM_wraddress [14] & (\Inoutmodule|VRAM_wraddress [15] & \Inoutmodule|comb~0_combout )))

	.dataa(\Inoutmodule|VRAM_wraddress [13]),
	.datab(\Inoutmodule|VRAM_wraddress [14]),
	.datac(\Inoutmodule|VRAM_wraddress [15]),
	.datad(\Inoutmodule|comb~0_combout ),
	.cin(gnd),
	.combout(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|decode2|w_anode1145w [3]),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|decode2|w_anode1145w[3] .lut_mask = 16'h1000;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|decode2|w_anode1145w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y9_N0
cycloneive_ram_block \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a77 (
	.portawe(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|decode2|w_anode1145w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|decode2|w_anode1145w [3]),
	.ena1(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|rden_decode_b|w_anode1237w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [13]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a77_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a77 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a77 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a77 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a77 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a77 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory2|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a77 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a77 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a77 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a77 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a77 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a77 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a77 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a77 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a77 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a77 .port_a_first_bit_number = 13;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a77 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a77 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a77 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a77 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a77 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a77 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a77 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a77 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a77 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a77 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a77 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a77 .port_b_first_bit_number = 13;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a77 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a77 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a77 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a77 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a77 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a77 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X65_Y25_N0
cycloneive_lcell_comb \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|decode2|w_anode1098w[3] (
// Equation(s):
// \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|decode2|w_anode1098w [3] = (!\Inoutmodule|VRAM_wraddress [13] & (!\Inoutmodule|VRAM_wraddress [14] & (!\Inoutmodule|VRAM_wraddress [15] & \Inoutmodule|comb~0_combout )))

	.dataa(\Inoutmodule|VRAM_wraddress [13]),
	.datab(\Inoutmodule|VRAM_wraddress [14]),
	.datac(\Inoutmodule|VRAM_wraddress [15]),
	.datad(\Inoutmodule|comb~0_combout ),
	.cin(gnd),
	.combout(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|decode2|w_anode1098w [3]),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|decode2|w_anode1098w[3] .lut_mask = 16'h0100;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|decode2|w_anode1098w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y2_N0
cycloneive_ram_block \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|decode2|w_anode1098w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|decode2|w_anode1098w [3]),
	.ena1(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|rden_decode_b|w_anode1186w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [13]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a13 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory2|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a13 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a13 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a13 .port_b_first_bit_number = 13;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a13 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a13 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a13 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a13 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a13 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X66_Y25_N30
cycloneive_lcell_comb \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|decode2|w_anode1145w[3] (
// Equation(s):
// \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|decode2|w_anode1145w [3] = (!\Inoutmodule|VRAM_wraddress [14] & (!\Inoutmodule|VRAM_wraddress [13] & (\Inoutmodule|comb~1_combout  & \Inoutmodule|VRAM_wraddress [15])))

	.dataa(\Inoutmodule|VRAM_wraddress [14]),
	.datab(\Inoutmodule|VRAM_wraddress [13]),
	.datac(\Inoutmodule|comb~1_combout ),
	.datad(\Inoutmodule|VRAM_wraddress [15]),
	.cin(gnd),
	.combout(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|decode2|w_anode1145w [3]),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|decode2|w_anode1145w[3] .lut_mask = 16'h1000;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|decode2|w_anode1145w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y4_N0
cycloneive_ram_block \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a77 (
	.portawe(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|decode2|w_anode1145w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|decode2|w_anode1145w [3]),
	.ena1(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|rden_decode_b|w_anode1237w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [13]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a77_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a77 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a77 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a77 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a77 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a77 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a77 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a77 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a77 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a77 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a77 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a77 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a77 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a77 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a77 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a77 .port_a_first_bit_number = 13;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a77 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a77 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a77 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a77 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a77 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a77 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a77 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a77 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a77 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a77 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a77 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a77 .port_b_first_bit_number = 13;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a77 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a77 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a77 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a77 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a77 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a77 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X67_Y25_N24
cycloneive_lcell_comb \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|decode2|w_anode1098w[3] (
// Equation(s):
// \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|decode2|w_anode1098w [3] = (!\Inoutmodule|VRAM_wraddress [13] & (!\Inoutmodule|VRAM_wraddress [14] & (\Inoutmodule|comb~1_combout  & !\Inoutmodule|VRAM_wraddress [15])))

	.dataa(\Inoutmodule|VRAM_wraddress [13]),
	.datab(\Inoutmodule|VRAM_wraddress [14]),
	.datac(\Inoutmodule|comb~1_combout ),
	.datad(\Inoutmodule|VRAM_wraddress [15]),
	.cin(gnd),
	.combout(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|decode2|w_anode1098w [3]),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|decode2|w_anode1098w[3] .lut_mask = 16'h0010;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|decode2|w_anode1098w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y2_N0
cycloneive_ram_block \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|decode2|w_anode1098w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|decode2|w_anode1098w [3]),
	.ena1(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|rden_decode_b|w_anode1186w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [13]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a13 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a13 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a13 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a13 .port_b_first_bit_number = 13;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a13 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a13 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a13 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a13 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a13 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X63_Y12_N24
cycloneive_lcell_comb \Inoutmodule|Red[0]~4 (
// Equation(s):
// \Inoutmodule|Red[0]~4_combout  = (\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [2] & ((\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a77~portbdataout ) # ((\Inoutmodule|Add1~18_combout )))) # 
// (!\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [2] & (((\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a13~portbdataout  & !\Inoutmodule|Add1~18_combout ))))

	.dataa(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a77~portbdataout ),
	.datab(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a13~portbdataout ),
	.datac(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datad(\Inoutmodule|Add1~18_combout ),
	.cin(gnd),
	.combout(\Inoutmodule|Red[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|Red[0]~4 .lut_mask = 16'hF0AC;
defparam \Inoutmodule|Red[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y12_N6
cycloneive_lcell_comb \Inoutmodule|Red[0]~5 (
// Equation(s):
// \Inoutmodule|Red[0]~5_combout  = (\Inoutmodule|Add1~18_combout  & ((\Inoutmodule|Red[0]~4_combout  & (\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a77~portbdataout )) # (!\Inoutmodule|Red[0]~4_combout  & 
// ((\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a13~portbdataout ))))) # (!\Inoutmodule|Add1~18_combout  & (((\Inoutmodule|Red[0]~4_combout ))))

	.dataa(\Inoutmodule|Add1~18_combout ),
	.datab(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a77~portbdataout ),
	.datac(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a13~portbdataout ),
	.datad(\Inoutmodule|Red[0]~4_combout ),
	.cin(gnd),
	.combout(\Inoutmodule|Red[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|Red[0]~5 .lut_mask = 16'hDDA0;
defparam \Inoutmodule|Red[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y12_N16
cycloneive_lcell_comb \Inoutmodule|Red[0]~6 (
// Equation(s):
// \Inoutmodule|Red[0]~6_combout  = (\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [0] & (\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [1])) # 
// (!\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [1] & (\Inoutmodule|Red[0]~3_combout )) # 
// (!\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\Inoutmodule|Red[0]~5_combout )))))

	.dataa(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datab(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datac(\Inoutmodule|Red[0]~3_combout ),
	.datad(\Inoutmodule|Red[0]~5_combout ),
	.cin(gnd),
	.combout(\Inoutmodule|Red[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|Red[0]~6 .lut_mask = 16'hD9C8;
defparam \Inoutmodule|Red[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y25_N30
cycloneive_lcell_comb \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|decode2|w_anode1175w[3] (
// Equation(s):
// \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|decode2|w_anode1175w [3] = (\Inoutmodule|VRAM_wraddress [13] & (\Inoutmodule|VRAM_wraddress [14] & (\Inoutmodule|VRAM_wraddress [15] & \Inoutmodule|comb~1_combout )))

	.dataa(\Inoutmodule|VRAM_wraddress [13]),
	.datab(\Inoutmodule|VRAM_wraddress [14]),
	.datac(\Inoutmodule|VRAM_wraddress [15]),
	.datad(\Inoutmodule|comb~1_combout ),
	.cin(gnd),
	.combout(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|decode2|w_anode1175w [3]),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|decode2|w_anode1175w[3] .lut_mask = 16'h8000;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|decode2|w_anode1175w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y17_N0
cycloneive_ram_block \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a125 (
	.portawe(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|decode2|w_anode1175w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|decode2|w_anode1175w [3]),
	.ena1(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1270w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [13]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a125_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a125 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a125 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a125 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a125 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a125 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a125 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a125 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a125 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a125 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a125 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a125 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a125 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a125 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a125 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a125 .port_a_first_bit_number = 13;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a125 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a125 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a125 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a125 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a125 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a125 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a125 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a125 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a125 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a125 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a125 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a125 .port_b_first_bit_number = 13;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a125 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a125 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a125 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a125 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a125 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a125 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X65_Y25_N24
cycloneive_lcell_comb \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|decode2|w_anode1135w[3] (
// Equation(s):
// \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|decode2|w_anode1135w [3] = (!\Inoutmodule|VRAM_wraddress [15] & (\Inoutmodule|comb~0_combout  & (\Inoutmodule|VRAM_wraddress [13] & \Inoutmodule|VRAM_wraddress [14])))

	.dataa(\Inoutmodule|VRAM_wraddress [15]),
	.datab(\Inoutmodule|comb~0_combout ),
	.datac(\Inoutmodule|VRAM_wraddress [13]),
	.datad(\Inoutmodule|VRAM_wraddress [14]),
	.cin(gnd),
	.combout(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|decode2|w_anode1135w [3]),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|decode2|w_anode1135w[3] .lut_mask = 16'h4000;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|decode2|w_anode1135w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y15_N0
cycloneive_ram_block \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a61 (
	.portawe(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|decode2|w_anode1135w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|decode2|w_anode1135w [3]),
	.ena1(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1226w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [13]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a61_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a61 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a61 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a61 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a61 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a61 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory2|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a61 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a61 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a61 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a61 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a61 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a61 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a61 .port_a_first_bit_number = 13;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a61 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a61 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a61 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a61 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a61 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a61 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a61 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a61 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a61 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a61 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a61 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a61 .port_b_first_bit_number = 13;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a61 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a61 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a61 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a61 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a61 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a61 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X67_Y25_N0
cycloneive_lcell_comb \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|decode2|w_anode1135w[3] (
// Equation(s):
// \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|decode2|w_anode1135w [3] = (\Inoutmodule|VRAM_wraddress [13] & (!\Inoutmodule|VRAM_wraddress [15] & (\Inoutmodule|VRAM_wraddress [14] & \Inoutmodule|comb~1_combout )))

	.dataa(\Inoutmodule|VRAM_wraddress [13]),
	.datab(\Inoutmodule|VRAM_wraddress [15]),
	.datac(\Inoutmodule|VRAM_wraddress [14]),
	.datad(\Inoutmodule|comb~1_combout ),
	.cin(gnd),
	.combout(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|decode2|w_anode1135w [3]),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|decode2|w_anode1135w[3] .lut_mask = 16'h2000;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|decode2|w_anode1135w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y16_N0
cycloneive_ram_block \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a61 (
	.portawe(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|decode2|w_anode1135w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|decode2|w_anode1135w [3]),
	.ena1(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1226w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [13]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a61_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a61 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a61 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a61 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a61 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a61 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a61 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a61 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a61 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a61 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a61 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a61 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a61 .port_a_first_bit_number = 13;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a61 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a61 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a61 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a61 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a61 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a61 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a61 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a61 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a61 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a61 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a61 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a61 .port_b_first_bit_number = 13;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a61 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a61 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a61 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a61 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a61 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a61 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X63_Y12_N26
cycloneive_lcell_comb \Inoutmodule|Red[0]~7 (
// Equation(s):
// \Inoutmodule|Red[0]~7_combout  = (\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [2] & (((\Inoutmodule|Add1~18_combout )))) # (!\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [2] & 
// ((\Inoutmodule|Add1~18_combout  & (\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a61~portbdataout )) # (!\Inoutmodule|Add1~18_combout  & ((\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a61~portbdataout 
// )))))

	.dataa(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a61~portbdataout ),
	.datab(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a61~portbdataout ),
	.datac(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datad(\Inoutmodule|Add1~18_combout ),
	.cin(gnd),
	.combout(\Inoutmodule|Red[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|Red[0]~7 .lut_mask = 16'hFA0C;
defparam \Inoutmodule|Red[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y25_N2
cycloneive_lcell_comb \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|decode2|w_anode1175w[3] (
// Equation(s):
// \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|decode2|w_anode1175w [3] = (\Inoutmodule|VRAM_wraddress [14] & (\Inoutmodule|VRAM_wraddress [13] & (\Inoutmodule|VRAM_wraddress [15] & \Inoutmodule|comb~0_combout )))

	.dataa(\Inoutmodule|VRAM_wraddress [14]),
	.datab(\Inoutmodule|VRAM_wraddress [13]),
	.datac(\Inoutmodule|VRAM_wraddress [15]),
	.datad(\Inoutmodule|comb~0_combout ),
	.cin(gnd),
	.combout(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|decode2|w_anode1175w [3]),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|decode2|w_anode1175w[3] .lut_mask = 16'h8000;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|decode2|w_anode1175w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y20_N0
cycloneive_ram_block \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a125 (
	.portawe(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|decode2|w_anode1175w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|decode2|w_anode1175w [3]),
	.ena1(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1270w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [13]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a125_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a125 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a125 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a125 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a125 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a125 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory2|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a125 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a125 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a125 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a125 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a125 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a125 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a125 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a125 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a125 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a125 .port_a_first_bit_number = 13;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a125 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a125 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a125 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a125 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a125 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a125 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a125 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a125 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a125 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a125 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a125 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a125 .port_b_first_bit_number = 13;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a125 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a125 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a125 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a125 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a125 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a125 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X63_Y12_N8
cycloneive_lcell_comb \Inoutmodule|Red[0]~8 (
// Equation(s):
// \Inoutmodule|Red[0]~8_combout  = (\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [2] & ((\Inoutmodule|Red[0]~7_combout  & ((\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a125~portbdataout ))) # 
// (!\Inoutmodule|Red[0]~7_combout  & (\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a125~portbdataout )))) # (!\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [2] & (((\Inoutmodule|Red[0]~7_combout 
// ))))

	.dataa(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datab(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a125~portbdataout ),
	.datac(\Inoutmodule|Red[0]~7_combout ),
	.datad(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a125~portbdataout ),
	.cin(gnd),
	.combout(\Inoutmodule|Red[0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|Red[0]~8 .lut_mask = 16'hF858;
defparam \Inoutmodule|Red[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y25_N4
cycloneive_lcell_comb \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|decode2|w_anode1115w[3] (
// Equation(s):
// \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|decode2|w_anode1115w [3] = (\Inoutmodule|VRAM_wraddress [13] & (!\Inoutmodule|VRAM_wraddress [14] & (!\Inoutmodule|VRAM_wraddress [15] & \Inoutmodule|comb~0_combout )))

	.dataa(\Inoutmodule|VRAM_wraddress [13]),
	.datab(\Inoutmodule|VRAM_wraddress [14]),
	.datac(\Inoutmodule|VRAM_wraddress [15]),
	.datad(\Inoutmodule|comb~0_combout ),
	.cin(gnd),
	.combout(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|decode2|w_anode1115w [3]),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|decode2|w_anode1115w[3] .lut_mask = 16'h0200;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|decode2|w_anode1115w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y3_N0
cycloneive_ram_block \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a29 (
	.portawe(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|decode2|w_anode1115w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|decode2|w_anode1115w [3]),
	.ena1(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1204w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [13]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a29_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a29 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a29 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a29 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory2|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a29 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a29 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_bit_number = 13;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a29 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a29 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a29 .port_b_first_bit_number = 13;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a29 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a29 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a29 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a29 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a29 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a29 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X66_Y25_N6
cycloneive_lcell_comb \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|decode2|w_anode1155w[3] (
// Equation(s):
// \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|decode2|w_anode1155w [3] = (!\Inoutmodule|VRAM_wraddress [14] & (\Inoutmodule|VRAM_wraddress [13] & (\Inoutmodule|VRAM_wraddress [15] & \Inoutmodule|comb~0_combout )))

	.dataa(\Inoutmodule|VRAM_wraddress [14]),
	.datab(\Inoutmodule|VRAM_wraddress [13]),
	.datac(\Inoutmodule|VRAM_wraddress [15]),
	.datad(\Inoutmodule|comb~0_combout ),
	.cin(gnd),
	.combout(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|decode2|w_anode1155w [3]),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|decode2|w_anode1155w[3] .lut_mask = 16'h4000;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|decode2|w_anode1155w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y12_N0
cycloneive_ram_block \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a93 (
	.portawe(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|decode2|w_anode1155w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|decode2|w_anode1155w [3]),
	.ena1(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1248w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [13]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a93_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a93 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a93 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a93 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a93 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a93 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory2|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a93 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a93 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a93 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a93 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a93 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a93 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a93 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a93 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a93 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a93 .port_a_first_bit_number = 13;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a93 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a93 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a93 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a93 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a93 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a93 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a93 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a93 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a93 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a93 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a93 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a93 .port_b_first_bit_number = 13;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a93 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a93 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a93 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a93 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a93 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a93 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X67_Y25_N8
cycloneive_lcell_comb \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|decode2|w_anode1155w[3] (
// Equation(s):
// \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|decode2|w_anode1155w [3] = (\Inoutmodule|VRAM_wraddress [13] & (!\Inoutmodule|VRAM_wraddress [14] & (\Inoutmodule|comb~1_combout  & \Inoutmodule|VRAM_wraddress [15])))

	.dataa(\Inoutmodule|VRAM_wraddress [13]),
	.datab(\Inoutmodule|VRAM_wraddress [14]),
	.datac(\Inoutmodule|comb~1_combout ),
	.datad(\Inoutmodule|VRAM_wraddress [15]),
	.cin(gnd),
	.combout(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|decode2|w_anode1155w [3]),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|decode2|w_anode1155w[3] .lut_mask = 16'h2000;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|decode2|w_anode1155w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y5_N0
cycloneive_ram_block \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a93 (
	.portawe(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|decode2|w_anode1155w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|decode2|w_anode1155w [3]),
	.ena1(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1248w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [13]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a93_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a93 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a93 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a93 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a93 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a93 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a93 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a93 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a93 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a93 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a93 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a93 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a93 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a93 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a93 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a93 .port_a_first_bit_number = 13;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a93 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a93 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a93 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a93 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a93 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a93 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a93 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a93 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a93 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a93 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a93 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a93 .port_b_first_bit_number = 13;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a93 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a93 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a93 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a93 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a93 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a93 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X67_Y25_N26
cycloneive_lcell_comb \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|decode2|w_anode1115w[3] (
// Equation(s):
// \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|decode2|w_anode1115w [3] = (\Inoutmodule|VRAM_wraddress [13] & (!\Inoutmodule|VRAM_wraddress [14] & (\Inoutmodule|comb~1_combout  & !\Inoutmodule|VRAM_wraddress [15])))

	.dataa(\Inoutmodule|VRAM_wraddress [13]),
	.datab(\Inoutmodule|VRAM_wraddress [14]),
	.datac(\Inoutmodule|comb~1_combout ),
	.datad(\Inoutmodule|VRAM_wraddress [15]),
	.cin(gnd),
	.combout(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|decode2|w_anode1115w [3]),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|decode2|w_anode1115w[3] .lut_mask = 16'h0020;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|decode2|w_anode1115w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y6_N0
cycloneive_ram_block \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a29 (
	.portawe(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|decode2|w_anode1115w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|decode2|w_anode1115w [3]),
	.ena1(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1204w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [13]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a29_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a29 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a29 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a29 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a29 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a29 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_bit_number = 13;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a29 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a29 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a29 .port_b_first_bit_number = 13;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a29 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a29 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a29 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a29 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a29 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a29 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X63_Y12_N0
cycloneive_lcell_comb \Inoutmodule|Red[0]~0 (
// Equation(s):
// \Inoutmodule|Red[0]~0_combout  = (\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [2] & ((\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a93~portbdataout ) # ((\Inoutmodule|Add1~18_combout )))) # 
// (!\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [2] & (((\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a29~portbdataout  & !\Inoutmodule|Add1~18_combout ))))

	.dataa(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a93~portbdataout ),
	.datab(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a29~portbdataout ),
	.datac(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datad(\Inoutmodule|Add1~18_combout ),
	.cin(gnd),
	.combout(\Inoutmodule|Red[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|Red[0]~0 .lut_mask = 16'hF0AC;
defparam \Inoutmodule|Red[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y12_N18
cycloneive_lcell_comb \Inoutmodule|Red[0]~1 (
// Equation(s):
// \Inoutmodule|Red[0]~1_combout  = (\Inoutmodule|Add1~18_combout  & ((\Inoutmodule|Red[0]~0_combout  & ((\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a93~portbdataout ))) # (!\Inoutmodule|Red[0]~0_combout  & 
// (\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a29~portbdataout )))) # (!\Inoutmodule|Add1~18_combout  & (((\Inoutmodule|Red[0]~0_combout ))))

	.dataa(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a29~portbdataout ),
	.datab(\Inoutmodule|Add1~18_combout ),
	.datac(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a93~portbdataout ),
	.datad(\Inoutmodule|Red[0]~0_combout ),
	.cin(gnd),
	.combout(\Inoutmodule|Red[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|Red[0]~1 .lut_mask = 16'hF388;
defparam \Inoutmodule|Red[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y12_N14
cycloneive_lcell_comb \Inoutmodule|Red[0]~9 (
// Equation(s):
// \Inoutmodule|Red[0]~9_combout  = (\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\Inoutmodule|Red[0]~6_combout  & (\Inoutmodule|Red[0]~8_combout )) # (!\Inoutmodule|Red[0]~6_combout  & 
// ((\Inoutmodule|Red[0]~1_combout ))))) # (!\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [0] & (\Inoutmodule|Red[0]~6_combout ))

	.dataa(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datab(\Inoutmodule|Red[0]~6_combout ),
	.datac(\Inoutmodule|Red[0]~8_combout ),
	.datad(\Inoutmodule|Red[0]~1_combout ),
	.cin(gnd),
	.combout(\Inoutmodule|Red[0]~9_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|Red[0]~9 .lut_mask = 16'hE6C4;
defparam \Inoutmodule|Red[0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y51_N20
cycloneive_lcell_comb \Inoutmodule|Red[0]~13 (
// Equation(s):
// \Inoutmodule|Red[0]~13_combout  = (\Inoutmodule|Red[0]~10_combout  & ((\Inoutmodule|Red[0]~11_combout ) # ((\Inoutmodule|Red[0]~12_combout  & \Inoutmodule|Red[0]~9_combout )))) # (!\Inoutmodule|Red[0]~10_combout  & (((\Inoutmodule|Red[0]~12_combout  & 
// \Inoutmodule|Red[0]~9_combout ))))

	.dataa(\Inoutmodule|Red[0]~10_combout ),
	.datab(\Inoutmodule|Red[0]~11_combout ),
	.datac(\Inoutmodule|Red[0]~12_combout ),
	.datad(\Inoutmodule|Red[0]~9_combout ),
	.cin(gnd),
	.combout(\Inoutmodule|Red[0]~13_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|Red[0]~13 .lut_mask = 16'hF888;
defparam \Inoutmodule|Red[0]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X89_Y0_N1
cycloneive_io_ibuf \Cam_data[6]~input (
	.i(Cam_data[6]),
	.ibar(gnd),
	.o(\Cam_data[6]~input_o ));
// synopsys translate_off
defparam \Cam_data[6]~input .bus_hold = "false";
defparam \Cam_data[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X73_Y26_N2
cycloneive_lcell_comb \Inoutmodule|temp~3 (
// Equation(s):
// \Inoutmodule|temp~3_combout  = (!\Inoutmodule|state.PREP~q  & \Cam_data[6]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Inoutmodule|state.PREP~q ),
	.datad(\Cam_data[6]~input_o ),
	.cin(gnd),
	.combout(\Inoutmodule|temp~3_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|temp~3 .lut_mask = 16'h0F00;
defparam \Inoutmodule|temp~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y26_N3
dffeas \Inoutmodule|temp[6] (
	.clk(\Cam_pclk~input_o ),
	.d(\Inoutmodule|temp~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Inoutmodule|temp[5]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inoutmodule|temp [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Inoutmodule|temp[6] .is_wysiwyg = "true";
defparam \Inoutmodule|temp[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y30_N20
cycloneive_lcell_comb \Inoutmodule|VRAM_in~2 (
// Equation(s):
// \Inoutmodule|VRAM_in~2_combout  = (\Inoutmodule|LessThan1~4_combout  & (\Inoutmodule|temp [6] $ (((\Inoutmodule|encryption_module1|R_prev [3] & !\Inoutmodule|LessThan2~4_combout )))))

	.dataa(\Inoutmodule|temp [6]),
	.datab(\Inoutmodule|LessThan1~4_combout ),
	.datac(\Inoutmodule|encryption_module1|R_prev [3]),
	.datad(\Inoutmodule|LessThan2~4_combout ),
	.cin(gnd),
	.combout(\Inoutmodule|VRAM_in~2_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|VRAM_in~2 .lut_mask = 16'h8848;
defparam \Inoutmodule|VRAM_in~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y30_N21
dffeas \Inoutmodule|VRAM_in[14] (
	.clk(\Cam_pclk~input_o ),
	.d(\Inoutmodule|VRAM_in~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Inoutmodule|VRAM_in[13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inoutmodule|VRAM_in [14]),
	.prn(vcc));
// synopsys translate_off
defparam \Inoutmodule|VRAM_in[14] .is_wysiwyg = "true";
defparam \Inoutmodule|VRAM_in[14] .power_up = "low";
// synopsys translate_on

// Location: M9K_X64_Y50_N0
cycloneive_ram_block \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a62 (
	.portawe(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|decode2|w_anode1135w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|decode2|w_anode1135w [3]),
	.ena1(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1226w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [14]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a62_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a62 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a62 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a62 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a62 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a62 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory3|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a62 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a62 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a62 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a62 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a62 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a62 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a62 .port_a_first_bit_number = 14;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a62 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a62 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a62 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a62 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a62 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a62 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a62 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a62 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a62 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a62 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a62 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a62 .port_b_first_bit_number = 14;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a62 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a62 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a62 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a62 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a62 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a62 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y54_N0
cycloneive_ram_block \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a46 (
	.portawe(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|decode2|w_anode1125w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|decode2|w_anode1125w [3]),
	.ena1(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1215w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [14]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a46_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a46 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a46 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a46 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a46 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a46 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory3|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a46 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a46 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a46 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a46 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a46 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a46 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a46 .port_a_first_bit_number = 14;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a46 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a46 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a46 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a46 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a46 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a46 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a46 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a46 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a46 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a46 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a46 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a46 .port_b_first_bit_number = 14;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a46 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a46 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a46 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a46 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a46 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a46 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y62_N0
cycloneive_ram_block \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|decode2|w_anode1098w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|decode2|w_anode1098w [3]),
	.ena1(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|rden_decode_b|w_anode1186w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [14]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a14 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory3|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a14 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a14 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a14 .port_b_first_bit_number = 14;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a14 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a14 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a14 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a14 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a14 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X77_Y51_N20
cycloneive_lcell_comb \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~6 (
// Equation(s):
// \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~6_combout  = (\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [0]) 
// # ((\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a46~portbdataout )))) # (!\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// (!\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a14~portbdataout ))))

	.dataa(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datab(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datac(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a46~portbdataout ),
	.datad(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a14~portbdataout ),
	.cin(gnd),
	.combout(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~6_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~6 .lut_mask = 16'hB9A8;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y62_N0
cycloneive_ram_block \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a30 (
	.portawe(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|decode2|w_anode1115w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|decode2|w_anode1115w [3]),
	.ena1(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1204w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [14]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a30_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a30 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a30 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a30 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory3|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a30 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a30 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_bit_number = 14;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a30 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a30 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a30 .port_b_first_bit_number = 14;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a30 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a30 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a30 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a30 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a30 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a30 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X77_Y51_N22
cycloneive_lcell_comb \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~7 (
// Equation(s):
// \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~7_combout  = (\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~6_combout  & ((\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a62~portbdataout 
// ) # ((!\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [0])))) # (!\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~6_combout  & 
// (((\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a30~portbdataout  & \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [0]))))

	.dataa(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a62~portbdataout ),
	.datab(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~6_combout ),
	.datac(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a30~portbdataout ),
	.datad(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.cin(gnd),
	.combout(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~7_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~7 .lut_mask = 16'hB8CC;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y44_N0
cycloneive_ram_block \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a126 (
	.portawe(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|decode2|w_anode1175w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|decode2|w_anode1175w [3]),
	.ena1(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1270w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [14]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a126_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a126 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a126 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a126 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a126 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a126 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory3|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a126 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a126 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a126 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a126 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a126 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a126 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a126 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a126 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a126 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a126 .port_a_first_bit_number = 14;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a126 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a126 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a126 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a126 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a126 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a126 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a126 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a126 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a126 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a126 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a126 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a126 .port_b_first_bit_number = 14;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a126 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a126 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a126 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a126 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a126 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a126 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X104_Y58_N0
cycloneive_ram_block \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a94 (
	.portawe(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|decode2|w_anode1155w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|decode2|w_anode1155w [3]),
	.ena1(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1248w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [14]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a94_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a94 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a94 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a94 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a94 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a94 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory3|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a94 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a94 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a94 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a94 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a94 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a94 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a94 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a94 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a94 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a94 .port_a_first_bit_number = 14;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a94 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a94 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a94 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a94 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a94 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a94 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a94 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a94 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a94 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a94 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a94 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a94 .port_b_first_bit_number = 14;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a94 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a94 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a94 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a94 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a94 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a94 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y54_N0
cycloneive_ram_block \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a78 (
	.portawe(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|decode2|w_anode1145w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|decode2|w_anode1145w [3]),
	.ena1(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|rden_decode_b|w_anode1237w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [14]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a78_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a78 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a78 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a78 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a78 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a78 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory3|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a78 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a78 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a78 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a78 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a78 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a78 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a78 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a78 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a78 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a78 .port_a_first_bit_number = 14;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a78 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a78 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a78 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a78 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a78 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a78 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a78 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a78 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a78 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a78 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a78 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a78 .port_b_first_bit_number = 14;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a78 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a78 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a78 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a78 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a78 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a78 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X77_Y51_N4
cycloneive_lcell_comb \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~4 (
// Equation(s):
// \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~4_combout  = (\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [1] & (\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [0])) 
// # (!\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// (\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a94~portbdataout )) # (!\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// ((\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a78~portbdataout )))))

	.dataa(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datab(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datac(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a94~portbdataout ),
	.datad(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a78~portbdataout ),
	.cin(gnd),
	.combout(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~4_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~4 .lut_mask = 16'hD9C8;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y67_N0
cycloneive_ram_block \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a110 (
	.portawe(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|decode2|w_anode1165w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|decode2|w_anode1165w [3]),
	.ena1(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1259w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [14]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a110_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a110 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a110 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a110 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a110 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a110 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory3|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a110 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a110 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a110 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a110 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a110 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a110 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a110 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a110 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a110 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a110 .port_a_first_bit_number = 14;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a110 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a110 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a110 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a110 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a110 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a110 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a110 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a110 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a110 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a110 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a110 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a110 .port_b_first_bit_number = 14;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a110 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a110 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a110 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a110 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a110 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a110 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X77_Y51_N18
cycloneive_lcell_comb \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~5 (
// Equation(s):
// \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~5_combout  = (\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~4_combout  & 
// ((\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a126~portbdataout ) # ((!\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [1])))) # 
// (!\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~4_combout  & (((\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a110~portbdataout  & 
// \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [1]))))

	.dataa(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a126~portbdataout ),
	.datab(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~4_combout ),
	.datac(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a110~portbdataout ),
	.datad(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.cin(gnd),
	.combout(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~5_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~5 .lut_mask = 16'hB8CC;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y51_N8
cycloneive_lcell_comb \Inoutmodule|Red[1]~14 (
// Equation(s):
// \Inoutmodule|Red[1]~14_combout  = (\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [2] & ((\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~5_combout ))) # 
// (!\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [2] & (\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~7_combout ))

	.dataa(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~7_combout ),
	.datab(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~5_combout ),
	.datac(gnd),
	.datad(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.cin(gnd),
	.combout(\Inoutmodule|Red[1]~14_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|Red[1]~14 .lut_mask = 16'hCCAA;
defparam \Inoutmodule|Red[1]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y40_N0
cycloneive_ram_block \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a110 (
	.portawe(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|decode2|w_anode1165w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|decode2|w_anode1165w [3]),
	.ena1(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1259w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [14]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a110_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a110 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a110 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a110 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a110 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a110 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory2|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a110 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a110 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a110 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a110 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a110 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a110 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a110 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a110 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a110 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a110 .port_a_first_bit_number = 14;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a110 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a110 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a110 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a110 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a110 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a110 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a110 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a110 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a110 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a110 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a110 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a110 .port_b_first_bit_number = 14;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a110 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a110 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a110 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a110 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a110 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a110 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y62_N0
cycloneive_ram_block \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a46 (
	.portawe(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|decode2|w_anode1125w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|decode2|w_anode1125w [3]),
	.ena1(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1215w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [14]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a46_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a46 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a46 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a46 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a46 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a46 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory2|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a46 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a46 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a46 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a46 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a46 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a46 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a46 .port_a_first_bit_number = 14;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a46 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a46 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a46 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a46 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a46 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a46 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a46 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a46 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a46 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a46 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a46 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a46 .port_b_first_bit_number = 14;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a46 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a46 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a46 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a46 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a46 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a46 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y37_N0
cycloneive_ram_block \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a46 (
	.portawe(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|decode2|w_anode1125w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|decode2|w_anode1125w [3]),
	.ena1(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1215w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [14]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a46_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a46 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a46 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a46 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a46 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a46 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a46 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a46 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a46 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a46 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a46 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a46 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a46 .port_a_first_bit_number = 14;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a46 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a46 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a46 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a46 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a46 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a46 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a46 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a46 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a46 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a46 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a46 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a46 .port_b_first_bit_number = 14;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a46 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a46 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a46 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a46 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a46 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a46 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X52_Y44_N4
cycloneive_lcell_comb \Inoutmodule|Red[1]~15 (
// Equation(s):
// \Inoutmodule|Red[1]~15_combout  = (\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [2] & (((\Inoutmodule|Add1~18_combout )))) # (!\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [2] & 
// ((\Inoutmodule|Add1~18_combout  & (\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a46~portbdataout )) # (!\Inoutmodule|Add1~18_combout  & ((\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a46~portbdataout 
// )))))

	.dataa(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datab(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a46~portbdataout ),
	.datac(\Inoutmodule|Add1~18_combout ),
	.datad(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a46~portbdataout ),
	.cin(gnd),
	.combout(\Inoutmodule|Red[1]~15_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|Red[1]~15 .lut_mask = 16'hE5E0;
defparam \Inoutmodule|Red[1]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y67_N0
cycloneive_ram_block \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a110 (
	.portawe(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|decode2|w_anode1165w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|decode2|w_anode1165w [3]),
	.ena1(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1259w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [14]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a110_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a110 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a110 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a110 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a110 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a110 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a110 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a110 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a110 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a110 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a110 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a110 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a110 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a110 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a110 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a110 .port_a_first_bit_number = 14;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a110 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a110 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a110 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a110 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a110 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a110 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a110 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a110 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a110 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a110 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a110 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a110 .port_b_first_bit_number = 14;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a110 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a110 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a110 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a110 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a110 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a110 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X52_Y44_N30
cycloneive_lcell_comb \Inoutmodule|Red[1]~16 (
// Equation(s):
// \Inoutmodule|Red[1]~16_combout  = (\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [2] & ((\Inoutmodule|Red[1]~15_combout  & (\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a110~portbdataout )) # 
// (!\Inoutmodule|Red[1]~15_combout  & ((\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a110~portbdataout ))))) # (!\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [2] & 
// (((\Inoutmodule|Red[1]~15_combout ))))

	.dataa(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datab(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a110~portbdataout ),
	.datac(\Inoutmodule|Red[1]~15_combout ),
	.datad(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a110~portbdataout ),
	.cin(gnd),
	.combout(\Inoutmodule|Red[1]~16_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|Red[1]~16 .lut_mask = 16'hDAD0;
defparam \Inoutmodule|Red[1]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y37_N0
cycloneive_ram_block \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a126 (
	.portawe(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|decode2|w_anode1175w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|decode2|w_anode1175w [3]),
	.ena1(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1270w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [14]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a126_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a126 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a126 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a126 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a126 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a126 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a126 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a126 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a126 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a126 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a126 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a126 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a126 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a126 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a126 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a126 .port_a_first_bit_number = 14;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a126 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a126 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a126 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a126 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a126 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a126 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a126 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a126 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a126 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a126 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a126 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a126 .port_b_first_bit_number = 14;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a126 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a126 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a126 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a126 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a126 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a126 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y33_N0
cycloneive_ram_block \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a126 (
	.portawe(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|decode2|w_anode1175w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|decode2|w_anode1175w [3]),
	.ena1(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1270w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [14]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a126_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a126 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a126 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a126 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a126 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a126 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory2|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a126 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a126 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a126 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a126 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a126 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a126 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a126 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a126 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a126 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a126 .port_a_first_bit_number = 14;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a126 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a126 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a126 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a126 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a126 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a126 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a126 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a126 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a126 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a126 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a126 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a126 .port_b_first_bit_number = 14;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a126 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a126 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a126 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a126 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a126 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a126 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y38_N0
cycloneive_ram_block \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a62 (
	.portawe(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|decode2|w_anode1135w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|decode2|w_anode1135w [3]),
	.ena1(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1226w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [14]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a62_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a62 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a62 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a62 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a62 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a62 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a62 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a62 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a62 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a62 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a62 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a62 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a62 .port_a_first_bit_number = 14;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a62 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a62 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a62 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a62 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a62 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a62 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a62 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a62 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a62 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a62 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a62 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a62 .port_b_first_bit_number = 14;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a62 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a62 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a62 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a62 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a62 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a62 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y46_N0
cycloneive_ram_block \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a62 (
	.portawe(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|decode2|w_anode1135w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|decode2|w_anode1135w [3]),
	.ena1(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1226w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [14]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a62_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a62 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a62 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a62 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a62 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a62 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory2|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a62 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a62 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a62 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a62 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a62 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a62 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a62 .port_a_first_bit_number = 14;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a62 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a62 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a62 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a62 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a62 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a62 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a62 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a62 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a62 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a62 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a62 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a62 .port_b_first_bit_number = 14;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a62 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a62 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a62 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a62 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a62 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a62 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X52_Y44_N2
cycloneive_lcell_comb \Inoutmodule|Red[1]~22 (
// Equation(s):
// \Inoutmodule|Red[1]~22_combout  = (\Inoutmodule|Add1~18_combout  & (((\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [2]) # (\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a62~portbdataout )))) # 
// (!\Inoutmodule|Add1~18_combout  & (\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a62~portbdataout  & (!\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [2])))

	.dataa(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a62~portbdataout ),
	.datab(\Inoutmodule|Add1~18_combout ),
	.datac(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datad(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a62~portbdataout ),
	.cin(gnd),
	.combout(\Inoutmodule|Red[1]~22_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|Red[1]~22 .lut_mask = 16'hCEC2;
defparam \Inoutmodule|Red[1]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y44_N20
cycloneive_lcell_comb \Inoutmodule|Red[1]~23 (
// Equation(s):
// \Inoutmodule|Red[1]~23_combout  = (\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [2] & ((\Inoutmodule|Red[1]~22_combout  & ((\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a126~portbdataout ))) # 
// (!\Inoutmodule|Red[1]~22_combout  & (\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a126~portbdataout )))) # (!\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [2] & (((\Inoutmodule|Red[1]~22_combout 
// ))))

	.dataa(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a126~portbdataout ),
	.datab(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a126~portbdataout ),
	.datac(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datad(\Inoutmodule|Red[1]~22_combout ),
	.cin(gnd),
	.combout(\Inoutmodule|Red[1]~23_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|Red[1]~23 .lut_mask = 16'hCFA0;
defparam \Inoutmodule|Red[1]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y60_N0
cycloneive_ram_block \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a30 (
	.portawe(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|decode2|w_anode1115w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|decode2|w_anode1115w [3]),
	.ena1(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1204w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [14]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a30_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a30 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a30 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a30 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory2|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a30 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a30 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_bit_number = 14;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a30 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a30 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a30 .port_b_first_bit_number = 14;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a30 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a30 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a30 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a30 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a30 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a30 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y40_N0
cycloneive_ram_block \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a94 (
	.portawe(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|decode2|w_anode1155w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|decode2|w_anode1155w [3]),
	.ena1(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1248w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [14]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a94_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a94 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a94 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a94 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a94 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a94 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a94 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a94 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a94 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a94 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a94 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a94 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a94 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a94 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a94 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a94 .port_a_first_bit_number = 14;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a94 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a94 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a94 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a94 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a94 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a94 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a94 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a94 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a94 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a94 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a94 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a94 .port_b_first_bit_number = 14;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a94 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a94 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a94 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a94 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a94 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a94 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y45_N0
cycloneive_ram_block \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a30 (
	.portawe(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|decode2|w_anode1115w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|decode2|w_anode1115w [3]),
	.ena1(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1204w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [14]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a30_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a30 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a30 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a30 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a30 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a30 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_bit_number = 14;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a30 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a30 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a30 .port_b_first_bit_number = 14;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a30 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a30 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a30 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a30 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a30 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a30 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X52_Y44_N16
cycloneive_lcell_comb \Inoutmodule|Red[1]~17 (
// Equation(s):
// \Inoutmodule|Red[1]~17_combout  = (\Inoutmodule|Add1~18_combout  & (((\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [2])))) # (!\Inoutmodule|Add1~18_combout  & 
// ((\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [2] & (\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a94~portbdataout )) # 
// (!\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [2] & ((\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a30~portbdataout )))))

	.dataa(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a94~portbdataout ),
	.datab(\Inoutmodule|Add1~18_combout ),
	.datac(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datad(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a30~portbdataout ),
	.cin(gnd),
	.combout(\Inoutmodule|Red[1]~17_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|Red[1]~17 .lut_mask = 16'hE3E0;
defparam \Inoutmodule|Red[1]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y44_N0
cycloneive_ram_block \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a94 (
	.portawe(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|decode2|w_anode1155w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|decode2|w_anode1155w [3]),
	.ena1(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1248w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [14]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a94_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a94 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a94 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a94 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a94 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a94 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory2|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a94 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a94 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a94 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a94 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a94 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a94 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a94 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a94 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a94 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a94 .port_a_first_bit_number = 14;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a94 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a94 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a94 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a94 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a94 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a94 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a94 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a94 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a94 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a94 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a94 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a94 .port_b_first_bit_number = 14;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a94 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a94 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a94 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a94 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a94 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a94 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X52_Y44_N6
cycloneive_lcell_comb \Inoutmodule|Red[1]~18 (
// Equation(s):
// \Inoutmodule|Red[1]~18_combout  = (\Inoutmodule|Red[1]~17_combout  & (((\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a94~portbdataout ) # (!\Inoutmodule|Add1~18_combout )))) # (!\Inoutmodule|Red[1]~17_combout  & 
// (\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a30~portbdataout  & (\Inoutmodule|Add1~18_combout )))

	.dataa(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a30~portbdataout ),
	.datab(\Inoutmodule|Red[1]~17_combout ),
	.datac(\Inoutmodule|Add1~18_combout ),
	.datad(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a94~portbdataout ),
	.cin(gnd),
	.combout(\Inoutmodule|Red[1]~18_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|Red[1]~18 .lut_mask = 16'hEC2C;
defparam \Inoutmodule|Red[1]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y51_N0
cycloneive_ram_block \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a78 (
	.portawe(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|decode2|w_anode1145w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|decode2|w_anode1145w [3]),
	.ena1(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|rden_decode_b|w_anode1237w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [14]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a78_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a78 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a78 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a78 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a78 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a78 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory2|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a78 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a78 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a78 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a78 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a78 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a78 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a78 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a78 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a78 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a78 .port_a_first_bit_number = 14;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a78 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a78 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a78 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a78 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a78 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a78 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a78 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a78 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a78 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a78 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a78 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a78 .port_b_first_bit_number = 14;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a78 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a78 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a78 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a78 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a78 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a78 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y44_N0
cycloneive_ram_block \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a78 (
	.portawe(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|decode2|w_anode1145w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|decode2|w_anode1145w [3]),
	.ena1(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|rden_decode_b|w_anode1237w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [14]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a78_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a78 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a78 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a78 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a78 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a78 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a78 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a78 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a78 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a78 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a78 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a78 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a78 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a78 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a78 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a78 .port_a_first_bit_number = 14;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a78 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a78 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a78 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a78 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a78 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a78 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a78 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a78 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a78 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a78 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a78 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a78 .port_b_first_bit_number = 14;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a78 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a78 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a78 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a78 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a78 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a78 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y41_N0
cycloneive_ram_block \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|decode2|w_anode1098w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|decode2|w_anode1098w [3]),
	.ena1(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|rden_decode_b|w_anode1186w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [14]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a14 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a14 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a14 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a14 .port_b_first_bit_number = 14;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a14 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a14 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a14 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a14 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a14 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X52_Y44_N8
cycloneive_lcell_comb \Inoutmodule|Red[1]~19 (
// Equation(s):
// \Inoutmodule|Red[1]~19_combout  = (\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [2] & ((\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a78~portbdataout ) # ((\Inoutmodule|Add1~18_combout )))) # 
// (!\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [2] & (((!\Inoutmodule|Add1~18_combout  & \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a14~portbdataout ))))

	.dataa(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datab(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a78~portbdataout ),
	.datac(\Inoutmodule|Add1~18_combout ),
	.datad(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a14~portbdataout ),
	.cin(gnd),
	.combout(\Inoutmodule|Red[1]~19_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|Red[1]~19 .lut_mask = 16'hADA8;
defparam \Inoutmodule|Red[1]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X104_Y64_N0
cycloneive_ram_block \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|decode2|w_anode1098w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|decode2|w_anode1098w [3]),
	.ena1(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|rden_decode_b|w_anode1186w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [14]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a14 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory2|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a14 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a14 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a14 .port_b_first_bit_number = 14;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a14 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a14 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a14 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a14 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a14 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X52_Y44_N18
cycloneive_lcell_comb \Inoutmodule|Red[1]~20 (
// Equation(s):
// \Inoutmodule|Red[1]~20_combout  = (\Inoutmodule|Add1~18_combout  & ((\Inoutmodule|Red[1]~19_combout  & (\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a78~portbdataout )) # (!\Inoutmodule|Red[1]~19_combout  & 
// ((\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a14~portbdataout ))))) # (!\Inoutmodule|Add1~18_combout  & (((\Inoutmodule|Red[1]~19_combout ))))

	.dataa(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a78~portbdataout ),
	.datab(\Inoutmodule|Add1~18_combout ),
	.datac(\Inoutmodule|Red[1]~19_combout ),
	.datad(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a14~portbdataout ),
	.cin(gnd),
	.combout(\Inoutmodule|Red[1]~20_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|Red[1]~20 .lut_mask = 16'hBCB0;
defparam \Inoutmodule|Red[1]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y44_N0
cycloneive_lcell_comb \Inoutmodule|Red[1]~21 (
// Equation(s):
// \Inoutmodule|Red[1]~21_combout  = (\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [1] & (((\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [0])))) # 
// (!\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [0] & (\Inoutmodule|Red[1]~18_combout )) # 
// (!\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\Inoutmodule|Red[1]~20_combout )))))

	.dataa(\Inoutmodule|Red[1]~18_combout ),
	.datab(\Inoutmodule|Red[1]~20_combout ),
	.datac(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datad(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.cin(gnd),
	.combout(\Inoutmodule|Red[1]~21_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|Red[1]~21 .lut_mask = 16'hFA0C;
defparam \Inoutmodule|Red[1]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y44_N22
cycloneive_lcell_comb \Inoutmodule|Red[1]~24 (
// Equation(s):
// \Inoutmodule|Red[1]~24_combout  = (\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\Inoutmodule|Red[1]~21_combout  & ((\Inoutmodule|Red[1]~23_combout ))) # (!\Inoutmodule|Red[1]~21_combout  & 
// (\Inoutmodule|Red[1]~16_combout )))) # (!\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [1] & (((\Inoutmodule|Red[1]~21_combout ))))

	.dataa(\Inoutmodule|Red[1]~16_combout ),
	.datab(\Inoutmodule|Red[1]~23_combout ),
	.datac(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datad(\Inoutmodule|Red[1]~21_combout ),
	.cin(gnd),
	.combout(\Inoutmodule|Red[1]~24_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|Red[1]~24 .lut_mask = 16'hCFA0;
defparam \Inoutmodule|Red[1]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y51_N24
cycloneive_lcell_comb \Inoutmodule|Red[1]~25 (
// Equation(s):
// \Inoutmodule|Red[1]~25_combout  = (\Inoutmodule|Red[0]~12_combout  & ((\Inoutmodule|Red[1]~24_combout ) # ((\Inoutmodule|Red[0]~11_combout  & \Inoutmodule|Red[1]~14_combout )))) # (!\Inoutmodule|Red[0]~12_combout  & (\Inoutmodule|Red[0]~11_combout  & 
// (\Inoutmodule|Red[1]~14_combout )))

	.dataa(\Inoutmodule|Red[0]~12_combout ),
	.datab(\Inoutmodule|Red[0]~11_combout ),
	.datac(\Inoutmodule|Red[1]~14_combout ),
	.datad(\Inoutmodule|Red[1]~24_combout ),
	.cin(gnd),
	.combout(\Inoutmodule|Red[1]~25_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|Red[1]~25 .lut_mask = 16'hEAC0;
defparam \Inoutmodule|Red[1]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X79_Y0_N1
cycloneive_io_ibuf \Cam_data[7]~input (
	.i(Cam_data[7]),
	.ibar(gnd),
	.o(\Cam_data[7]~input_o ));
// synopsys translate_off
defparam \Cam_data[7]~input .bus_hold = "false";
defparam \Cam_data[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X73_Y26_N24
cycloneive_lcell_comb \Inoutmodule|temp~4 (
// Equation(s):
// \Inoutmodule|temp~4_combout  = (!\Inoutmodule|state.PREP~q  & \Cam_data[7]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Inoutmodule|state.PREP~q ),
	.datad(\Cam_data[7]~input_o ),
	.cin(gnd),
	.combout(\Inoutmodule|temp~4_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|temp~4 .lut_mask = 16'h0F00;
defparam \Inoutmodule|temp~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y26_N25
dffeas \Inoutmodule|temp[7] (
	.clk(\Cam_pclk~input_o ),
	.d(\Inoutmodule|temp~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Inoutmodule|temp[5]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inoutmodule|temp [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Inoutmodule|temp[7] .is_wysiwyg = "true";
defparam \Inoutmodule|temp[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y30_N30
cycloneive_lcell_comb \Inoutmodule|VRAM_in~3 (
// Equation(s):
// \Inoutmodule|VRAM_in~3_combout  = (\Inoutmodule|LessThan1~4_combout  & (\Inoutmodule|temp [7] $ (((\Inoutmodule|encryption_module1|R_prev [4] & !\Inoutmodule|LessThan2~4_combout )))))

	.dataa(\Inoutmodule|temp [7]),
	.datab(\Inoutmodule|LessThan1~4_combout ),
	.datac(\Inoutmodule|encryption_module1|R_prev [4]),
	.datad(\Inoutmodule|LessThan2~4_combout ),
	.cin(gnd),
	.combout(\Inoutmodule|VRAM_in~3_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|VRAM_in~3 .lut_mask = 16'h8848;
defparam \Inoutmodule|VRAM_in~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y30_N31
dffeas \Inoutmodule|VRAM_in[15] (
	.clk(\Cam_pclk~input_o ),
	.d(\Inoutmodule|VRAM_in~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Inoutmodule|VRAM_in[13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inoutmodule|VRAM_in [15]),
	.prn(vcc));
// synopsys translate_off
defparam \Inoutmodule|VRAM_in[15] .is_wysiwyg = "true";
defparam \Inoutmodule|VRAM_in[15] .power_up = "low";
// synopsys translate_on

// Location: M9K_X51_Y36_N0
cycloneive_ram_block \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a63 (
	.portawe(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|decode2|w_anode1135w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|decode2|w_anode1135w [3]),
	.ena1(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1226w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [15]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a63_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a63 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a63 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a63 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a63 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a63 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a63 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a63 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a63 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a63 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a63 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a63 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a63 .port_a_first_bit_number = 15;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a63 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a63 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a63 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a63 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a63 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a63 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a63 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a63 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a63 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a63 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a63 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a63 .port_b_first_bit_number = 15;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a63 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a63 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a63 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a63 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a63 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a63 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y40_N0
cycloneive_ram_block \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a63 (
	.portawe(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|decode2|w_anode1135w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|decode2|w_anode1135w [3]),
	.ena1(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1226w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [15]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a63_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a63 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a63 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a63 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a63 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a63 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory2|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a63 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a63 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a63 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a63 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a63 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a63 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a63 .port_a_first_bit_number = 15;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a63 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a63 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a63 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a63 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a63 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a63 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a63 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a63 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a63 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a63 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a63 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a63 .port_b_first_bit_number = 15;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a63 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a63 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a63 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a63 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a63 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a63 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X52_Y44_N10
cycloneive_lcell_comb \Inoutmodule|Red[2]~34 (
// Equation(s):
// \Inoutmodule|Red[2]~34_combout  = (\Inoutmodule|Add1~18_combout  & (((\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [2]) # (\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a63~portbdataout )))) # 
// (!\Inoutmodule|Add1~18_combout  & (\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a63~portbdataout  & (!\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [2])))

	.dataa(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a63~portbdataout ),
	.datab(\Inoutmodule|Add1~18_combout ),
	.datac(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datad(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a63~portbdataout ),
	.cin(gnd),
	.combout(\Inoutmodule|Red[2]~34_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|Red[2]~34 .lut_mask = 16'hCEC2;
defparam \Inoutmodule|Red[2]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X104_Y36_N0
cycloneive_ram_block \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a127 (
	.portawe(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|decode2|w_anode1175w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|decode2|w_anode1175w [3]),
	.ena1(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1270w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [15]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a127_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a127 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a127 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a127 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a127 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a127 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a127 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a127 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a127 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a127 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a127 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a127 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a127 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a127 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a127 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a127 .port_a_first_bit_number = 15;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a127 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a127 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a127 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a127 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a127 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a127 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a127 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a127 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a127 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a127 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a127 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a127 .port_b_first_bit_number = 15;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a127 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a127 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a127 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a127 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a127 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a127 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y33_N0
cycloneive_ram_block \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a127 (
	.portawe(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|decode2|w_anode1175w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|decode2|w_anode1175w [3]),
	.ena1(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1270w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [15]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a127_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a127 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a127 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a127 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a127 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a127 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory2|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a127 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a127 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a127 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a127 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a127 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a127 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a127 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a127 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a127 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a127 .port_a_first_bit_number = 15;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a127 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a127 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a127 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a127 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a127 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a127 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a127 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a127 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a127 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a127 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a127 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a127 .port_b_first_bit_number = 15;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a127 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a127 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a127 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a127 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a127 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a127 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X52_Y44_N12
cycloneive_lcell_comb \Inoutmodule|Red[2]~35 (
// Equation(s):
// \Inoutmodule|Red[2]~35_combout  = (\Inoutmodule|Red[2]~34_combout  & (((\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a127~portbdataout ) # (!\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [2])))) 
// # (!\Inoutmodule|Red[2]~34_combout  & (\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a127~portbdataout  & (\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [2])))

	.dataa(\Inoutmodule|Red[2]~34_combout ),
	.datab(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a127~portbdataout ),
	.datac(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datad(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a127~portbdataout ),
	.cin(gnd),
	.combout(\Inoutmodule|Red[2]~35_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|Red[2]~35 .lut_mask = 16'hEA4A;
defparam \Inoutmodule|Red[2]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y56_N0
cycloneive_ram_block \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a31 (
	.portawe(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|decode2|w_anode1115w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|decode2|w_anode1115w [3]),
	.ena1(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1204w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [15]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a31_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a31 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a31 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a31 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory2|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a31 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a31 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_bit_number = 15;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a31 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a31 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a31 .port_b_first_bit_number = 15;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a31 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a31 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a31 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a31 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a31 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a31 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y43_N0
cycloneive_ram_block \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a95 (
	.portawe(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|decode2|w_anode1155w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|decode2|w_anode1155w [3]),
	.ena1(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1248w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [15]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a95_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a95 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a95 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a95 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a95 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a95 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory2|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a95 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a95 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a95 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a95 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a95 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a95 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a95 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a95 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a95 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a95 .port_a_first_bit_number = 15;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a95 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a95 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a95 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a95 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a95 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a95 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a95 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a95 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a95 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a95 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a95 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a95 .port_b_first_bit_number = 15;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a95 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a95 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a95 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a95 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a95 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a95 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y29_N0
cycloneive_ram_block \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a95 (
	.portawe(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|decode2|w_anode1155w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|decode2|w_anode1155w [3]),
	.ena1(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1248w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [15]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a95_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a95 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a95 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a95 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a95 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a95 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a95 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a95 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a95 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a95 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a95 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a95 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a95 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a95 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a95 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a95 .port_a_first_bit_number = 15;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a95 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a95 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a95 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a95 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a95 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a95 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a95 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a95 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a95 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a95 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a95 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a95 .port_b_first_bit_number = 15;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a95 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a95 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a95 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a95 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a95 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a95 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y30_N0
cycloneive_ram_block \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a31 (
	.portawe(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|decode2|w_anode1115w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|decode2|w_anode1115w [3]),
	.ena1(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1204w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [15]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a31_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a31 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a31 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a31 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a31 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a31 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_bit_number = 15;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a31 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a31 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a31 .port_b_first_bit_number = 15;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a31 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a31 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a31 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a31 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a31 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a31 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X60_Y28_N8
cycloneive_lcell_comb \Inoutmodule|Red[2]~27 (
// Equation(s):
// \Inoutmodule|Red[2]~27_combout  = (\Inoutmodule|Add1~18_combout  & (((\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [2])))) # (!\Inoutmodule|Add1~18_combout  & 
// ((\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [2] & (\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a95~portbdataout )) # 
// (!\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [2] & ((\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a31~portbdataout )))))

	.dataa(\Inoutmodule|Add1~18_combout ),
	.datab(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a95~portbdataout ),
	.datac(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a31~portbdataout ),
	.datad(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.cin(gnd),
	.combout(\Inoutmodule|Red[2]~27_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|Red[2]~27 .lut_mask = 16'hEE50;
defparam \Inoutmodule|Red[2]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y44_N28
cycloneive_lcell_comb \Inoutmodule|Red[2]~28 (
// Equation(s):
// \Inoutmodule|Red[2]~28_combout  = (\Inoutmodule|Add1~18_combout  & ((\Inoutmodule|Red[2]~27_combout  & ((\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a95~portbdataout ))) # (!\Inoutmodule|Red[2]~27_combout  & 
// (\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a31~portbdataout )))) # (!\Inoutmodule|Add1~18_combout  & (((\Inoutmodule|Red[2]~27_combout ))))

	.dataa(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a31~portbdataout ),
	.datab(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a95~portbdataout ),
	.datac(\Inoutmodule|Add1~18_combout ),
	.datad(\Inoutmodule|Red[2]~27_combout ),
	.cin(gnd),
	.combout(\Inoutmodule|Red[2]~28_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|Red[2]~28 .lut_mask = 16'hCFA0;
defparam \Inoutmodule|Red[2]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X104_Y47_N0
cycloneive_ram_block \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a79 (
	.portawe(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|decode2|w_anode1145w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|decode2|w_anode1145w [3]),
	.ena1(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|rden_decode_b|w_anode1237w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [15]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a79_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a79 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a79 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a79 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a79 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a79 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a79 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a79 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a79 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a79 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a79 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a79 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a79 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a79 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a79 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a79 .port_a_first_bit_number = 15;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a79 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a79 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a79 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a79 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a79 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a79 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a79 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a79 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a79 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a79 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a79 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a79 .port_b_first_bit_number = 15;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a79 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a79 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a79 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a79 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a79 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a79 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X104_Y45_N0
cycloneive_ram_block \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|decode2|w_anode1098w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|decode2|w_anode1098w [3]),
	.ena1(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|rden_decode_b|w_anode1186w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [15]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a15 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a15 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a15 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a15 .port_b_first_bit_number = 15;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a15 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a15 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a15 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a15 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a15 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X77_Y43_N8
cycloneive_lcell_comb \Inoutmodule|Red[2]~31 (
// Equation(s):
// \Inoutmodule|Red[2]~31_combout  = (\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [2] & ((\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a79~portbdataout ) # ((\Inoutmodule|Add1~18_combout )))) # 
// (!\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [2] & (((\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a15~portbdataout  & !\Inoutmodule|Add1~18_combout ))))

	.dataa(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a79~portbdataout ),
	.datab(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datac(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a15~portbdataout ),
	.datad(\Inoutmodule|Add1~18_combout ),
	.cin(gnd),
	.combout(\Inoutmodule|Red[2]~31_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|Red[2]~31 .lut_mask = 16'hCCB8;
defparam \Inoutmodule|Red[2]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y47_N0
cycloneive_ram_block \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a79 (
	.portawe(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|decode2|w_anode1145w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|decode2|w_anode1145w [3]),
	.ena1(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|rden_decode_b|w_anode1237w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [15]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a79_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a79 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a79 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a79 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a79 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a79 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory2|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a79 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a79 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a79 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a79 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a79 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a79 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a79 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a79 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a79 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a79 .port_a_first_bit_number = 15;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a79 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a79 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a79 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a79 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a79 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a79 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a79 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a79 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a79 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a79 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a79 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a79 .port_b_first_bit_number = 15;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a79 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a79 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a79 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a79 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a79 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a79 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y59_N0
cycloneive_ram_block \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|decode2|w_anode1098w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|decode2|w_anode1098w [3]),
	.ena1(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|rden_decode_b|w_anode1186w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [15]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a15 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory2|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a15 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a15 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a15 .port_b_first_bit_number = 15;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a15 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a15 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a15 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a15 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a15 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X77_Y43_N26
cycloneive_lcell_comb \Inoutmodule|Red[2]~32 (
// Equation(s):
// \Inoutmodule|Red[2]~32_combout  = (\Inoutmodule|Add1~18_combout  & ((\Inoutmodule|Red[2]~31_combout  & (\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a79~portbdataout )) # (!\Inoutmodule|Red[2]~31_combout  & 
// ((\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a15~portbdataout ))))) # (!\Inoutmodule|Add1~18_combout  & (\Inoutmodule|Red[2]~31_combout ))

	.dataa(\Inoutmodule|Add1~18_combout ),
	.datab(\Inoutmodule|Red[2]~31_combout ),
	.datac(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a79~portbdataout ),
	.datad(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a15~portbdataout ),
	.cin(gnd),
	.combout(\Inoutmodule|Red[2]~32_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|Red[2]~32 .lut_mask = 16'hE6C4;
defparam \Inoutmodule|Red[2]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y55_N0
cycloneive_ram_block \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a111 (
	.portawe(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|decode2|w_anode1165w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|decode2|w_anode1165w [3]),
	.ena1(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1259w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [15]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a111_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a111 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a111 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a111 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a111 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a111 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a111 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a111 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a111 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a111 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a111 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a111 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a111 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a111 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a111 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a111 .port_a_first_bit_number = 15;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a111 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a111 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a111 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a111 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a111 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a111 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a111 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a111 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a111 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a111 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a111 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a111 .port_b_first_bit_number = 15;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a111 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a111 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a111 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a111 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a111 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a111 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X104_Y40_N0
cycloneive_ram_block \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a111 (
	.portawe(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|decode2|w_anode1165w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|decode2|w_anode1165w [3]),
	.ena1(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1259w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [15]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a111_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a111 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a111 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a111 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a111 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a111 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory2|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a111 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a111 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a111 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a111 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a111 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a111 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a111 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a111 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a111 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a111 .port_a_first_bit_number = 15;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a111 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a111 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a111 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a111 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a111 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a111 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a111 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a111 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a111 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a111 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a111 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a111 .port_b_first_bit_number = 15;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a111 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a111 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a111 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a111 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a111 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a111 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y42_N0
cycloneive_ram_block \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a47 (
	.portawe(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|decode2|w_anode1125w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|decode2|w_anode1125w [3]),
	.ena1(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1215w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [15]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a47_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a47 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a47 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a47 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a47 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a47 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory2|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a47 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a47 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a47 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a47 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a47 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a47 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a47 .port_a_first_bit_number = 15;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a47 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a47 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a47 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a47 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a47 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a47 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a47 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a47 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a47 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a47 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a47 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a47 .port_b_first_bit_number = 15;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a47 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a47 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a47 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a47 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a47 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a47 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y38_N0
cycloneive_ram_block \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a47 (
	.portawe(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|decode2|w_anode1125w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|decode2|w_anode1125w [3]),
	.ena1(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1215w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [15]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a47_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a47 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a47 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a47 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a47 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a47 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a47 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a47 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a47 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a47 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a47 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a47 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a47 .port_a_first_bit_number = 15;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a47 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a47 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a47 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a47 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a47 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a47 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a47 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a47 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a47 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a47 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a47 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a47 .port_b_first_bit_number = 15;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a47 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a47 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a47 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a47 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a47 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a47 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X77_Y43_N20
cycloneive_lcell_comb \Inoutmodule|Red[2]~29 (
// Equation(s):
// \Inoutmodule|Red[2]~29_combout  = (\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [2] & (((\Inoutmodule|Add1~18_combout )))) # (!\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [2] & 
// ((\Inoutmodule|Add1~18_combout  & (\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a47~portbdataout )) # (!\Inoutmodule|Add1~18_combout  & ((\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a47~portbdataout 
// )))))

	.dataa(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a47~portbdataout ),
	.datab(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datac(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a47~portbdataout ),
	.datad(\Inoutmodule|Add1~18_combout ),
	.cin(gnd),
	.combout(\Inoutmodule|Red[2]~29_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|Red[2]~29 .lut_mask = 16'hEE30;
defparam \Inoutmodule|Red[2]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y43_N18
cycloneive_lcell_comb \Inoutmodule|Red[2]~30 (
// Equation(s):
// \Inoutmodule|Red[2]~30_combout  = (\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [2] & ((\Inoutmodule|Red[2]~29_combout  & ((\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a111~portbdataout ))) # 
// (!\Inoutmodule|Red[2]~29_combout  & (\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a111~portbdataout )))) # (!\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [2] & (((\Inoutmodule|Red[2]~29_combout 
// ))))

	.dataa(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a111~portbdataout ),
	.datab(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datac(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a111~portbdataout ),
	.datad(\Inoutmodule|Red[2]~29_combout ),
	.cin(gnd),
	.combout(\Inoutmodule|Red[2]~30_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|Red[2]~30 .lut_mask = 16'hF388;
defparam \Inoutmodule|Red[2]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y43_N24
cycloneive_lcell_comb \Inoutmodule|Red[2]~33 (
// Equation(s):
// \Inoutmodule|Red[2]~33_combout  = (\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [0]) # ((\Inoutmodule|Red[2]~30_combout )))) # 
// (!\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [1] & (!\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [0] & (\Inoutmodule|Red[2]~32_combout )))

	.dataa(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datab(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datac(\Inoutmodule|Red[2]~32_combout ),
	.datad(\Inoutmodule|Red[2]~30_combout ),
	.cin(gnd),
	.combout(\Inoutmodule|Red[2]~33_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|Red[2]~33 .lut_mask = 16'hBA98;
defparam \Inoutmodule|Red[2]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y44_N26
cycloneive_lcell_comb \Inoutmodule|Red[2]~36 (
// Equation(s):
// \Inoutmodule|Red[2]~36_combout  = (\Inoutmodule|Red[2]~33_combout  & ((\Inoutmodule|Red[2]~35_combout ) # ((!\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [0])))) # (!\Inoutmodule|Red[2]~33_combout  & 
// (((\Inoutmodule|Red[2]~28_combout  & \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [0]))))

	.dataa(\Inoutmodule|Red[2]~35_combout ),
	.datab(\Inoutmodule|Red[2]~28_combout ),
	.datac(\Inoutmodule|Red[2]~33_combout ),
	.datad(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.cin(gnd),
	.combout(\Inoutmodule|Red[2]~36_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|Red[2]~36 .lut_mask = 16'hACF0;
defparam \Inoutmodule|Red[2]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y49_N0
cycloneive_ram_block \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a63 (
	.portawe(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|decode2|w_anode1135w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|decode2|w_anode1135w [3]),
	.ena1(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1226w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [15]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a63_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a63 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a63 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a63 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a63 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a63 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory3|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a63 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a63 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a63 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a63 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a63 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a63 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a63 .port_a_first_bit_number = 15;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a63 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a63 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a63 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a63 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a63 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a63 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a63 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a63 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a63 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a63 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a63 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a63 .port_b_first_bit_number = 15;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a63 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a63 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a63 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a63 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a63 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a63 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y43_N0
cycloneive_ram_block \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a47 (
	.portawe(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|decode2|w_anode1125w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|decode2|w_anode1125w [3]),
	.ena1(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1215w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [15]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a47_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a47 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a47 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a47 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a47 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a47 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory3|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a47 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a47 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a47 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a47 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a47 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a47 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a47 .port_a_first_bit_number = 15;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a47 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a47 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a47 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a47 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a47 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a47 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a47 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a47 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a47 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a47 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a47 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a47 .port_b_first_bit_number = 15;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a47 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a47 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a47 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a47 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a47 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a47 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y59_N0
cycloneive_ram_block \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|decode2|w_anode1098w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|decode2|w_anode1098w [3]),
	.ena1(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|rden_decode_b|w_anode1186w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [15]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a15 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory3|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a15 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a15 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a15 .port_b_first_bit_number = 15;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a15 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a15 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a15 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a15 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a15 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X38_Y51_N4
cycloneive_lcell_comb \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~10 (
// Equation(s):
// \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~10_combout  = (\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// ((\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a47~portbdataout ) # ((\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [0])))) # 
// (!\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [1] & (((!\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a15~portbdataout ))))

	.dataa(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a47~portbdataout ),
	.datab(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datac(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datad(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a15~portbdataout ),
	.cin(gnd),
	.combout(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~10_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~10 .lut_mask = 16'hCBC8;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y59_N0
cycloneive_ram_block \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a31 (
	.portawe(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|decode2|w_anode1115w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|decode2|w_anode1115w [3]),
	.ena1(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1204w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [15]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a31_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a31 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a31 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a31 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory3|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a31 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a31 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_bit_number = 15;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a31 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a31 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a31 .port_b_first_bit_number = 15;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a31 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a31 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a31 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a31 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a31 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a31 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X38_Y51_N10
cycloneive_lcell_comb \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~11 (
// Equation(s):
// \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~11_combout  = (\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~10_combout  & 
// (\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a63~portbdataout )) # (!\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~10_combout  & 
// ((\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a31~portbdataout ))))) # (!\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// (((\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~10_combout ))))

	.dataa(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datab(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a63~portbdataout ),
	.datac(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~10_combout ),
	.datad(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a31~portbdataout ),
	.cin(gnd),
	.combout(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~11_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~11 .lut_mask = 16'hDAD0;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y43_N0
cycloneive_ram_block \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a127 (
	.portawe(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|decode2|w_anode1175w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|decode2|w_anode1175w [3]),
	.ena1(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1270w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [15]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a127_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a127 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a127 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a127 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a127 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a127 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory3|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a127 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a127 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a127 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a127 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a127 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a127 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a127 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a127 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a127 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a127 .port_a_first_bit_number = 15;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a127 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a127 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a127 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a127 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a127 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a127 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a127 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a127 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a127 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a127 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a127 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a127 .port_b_first_bit_number = 15;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a127 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a127 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a127 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a127 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a127 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a127 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y55_N0
cycloneive_ram_block \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a111 (
	.portawe(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|decode2|w_anode1165w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|decode2|w_anode1165w [3]),
	.ena1(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1259w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [15]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a111_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a111 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a111 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a111 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a111 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a111 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory3|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a111 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a111 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a111 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a111 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a111 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a111 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a111 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a111 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a111 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a111 .port_a_first_bit_number = 15;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a111 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a111 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a111 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a111 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a111 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a111 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a111 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a111 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a111 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a111 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a111 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a111 .port_b_first_bit_number = 15;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a111 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a111 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a111 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a111 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a111 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a111 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y58_N0
cycloneive_ram_block \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a95 (
	.portawe(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|decode2|w_anode1155w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|decode2|w_anode1155w [3]),
	.ena1(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1248w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [15]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a95_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a95 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a95 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a95 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a95 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a95 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory3|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a95 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a95 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a95 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a95 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a95 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a95 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a95 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a95 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a95 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a95 .port_a_first_bit_number = 15;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a95 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a95 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a95 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a95 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a95 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a95 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a95 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a95 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a95 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a95 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a95 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a95 .port_b_first_bit_number = 15;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a95 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a95 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a95 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a95 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a95 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a95 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y57_N0
cycloneive_ram_block \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a79 (
	.portawe(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|decode2|w_anode1145w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|decode2|w_anode1145w [3]),
	.ena1(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|rden_decode_b|w_anode1237w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [15]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a79_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a79 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a79 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a79 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a79 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a79 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory3|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a79 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a79 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a79 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a79 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a79 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a79 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a79 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a79 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a79 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a79 .port_a_first_bit_number = 15;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a79 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a79 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a79 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a79 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a79 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a79 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a79 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a79 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a79 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a79 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a79 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a79 .port_b_first_bit_number = 15;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a79 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a79 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a79 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a79 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a79 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a79 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X38_Y51_N28
cycloneive_lcell_comb \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~8 (
// Equation(s):
// \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~8_combout  = (\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// ((\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a95~portbdataout ) # ((\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [1])))) # 
// (!\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [0] & (((!\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a79~portbdataout ))))

	.dataa(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datab(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a95~portbdataout ),
	.datac(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datad(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a79~portbdataout ),
	.cin(gnd),
	.combout(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~8_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~8 .lut_mask = 16'hADA8;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y51_N26
cycloneive_lcell_comb \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~9 (
// Equation(s):
// \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~9_combout  = (\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~8_combout  & 
// (\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a127~portbdataout )) # (!\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~8_combout  & 
// ((\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a111~portbdataout ))))) # (!\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// (((\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~8_combout ))))

	.dataa(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a127~portbdataout ),
	.datab(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a111~portbdataout ),
	.datac(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datad(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~8_combout ),
	.cin(gnd),
	.combout(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~9_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~9 .lut_mask = 16'hAFC0;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y51_N14
cycloneive_lcell_comb \Inoutmodule|Red[2]~26 (
// Equation(s):
// \Inoutmodule|Red[2]~26_combout  = (\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [2] & ((\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~9_combout ))) # 
// (!\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [2] & (\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~11_combout ))

	.dataa(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~11_combout ),
	.datab(gnd),
	.datac(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datad(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~9_combout ),
	.cin(gnd),
	.combout(\Inoutmodule|Red[2]~26_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|Red[2]~26 .lut_mask = 16'hFA0A;
defparam \Inoutmodule|Red[2]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y51_N28
cycloneive_lcell_comb \Inoutmodule|Red[2]~37 (
// Equation(s):
// \Inoutmodule|Red[2]~37_combout  = (\Inoutmodule|Red[2]~36_combout  & ((\Inoutmodule|Red[0]~12_combout ) # ((\Inoutmodule|Red[0]~11_combout  & \Inoutmodule|Red[2]~26_combout )))) # (!\Inoutmodule|Red[2]~36_combout  & (\Inoutmodule|Red[0]~11_combout  & 
// (\Inoutmodule|Red[2]~26_combout )))

	.dataa(\Inoutmodule|Red[2]~36_combout ),
	.datab(\Inoutmodule|Red[0]~11_combout ),
	.datac(\Inoutmodule|Red[2]~26_combout ),
	.datad(\Inoutmodule|Red[0]~12_combout ),
	.cin(gnd),
	.combout(\Inoutmodule|Red[2]~37_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|Red[2]~37 .lut_mask = 16'hEAC0;
defparam \Inoutmodule|Red[2]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X85_Y0_N15
cycloneive_io_ibuf \Cam_data[3]~input (
	.i(Cam_data[3]),
	.ibar(gnd),
	.o(\Cam_data[3]~input_o ));
// synopsys translate_off
defparam \Cam_data[3]~input .bus_hold = "false";
defparam \Cam_data[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X73_Y26_N22
cycloneive_lcell_comb \Inoutmodule|temp~5 (
// Equation(s):
// \Inoutmodule|temp~5_combout  = (!\Inoutmodule|state.PREP~q  & \Cam_data[3]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Inoutmodule|state.PREP~q ),
	.datad(\Cam_data[3]~input_o ),
	.cin(gnd),
	.combout(\Inoutmodule|temp~5_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|temp~5 .lut_mask = 16'h0F00;
defparam \Inoutmodule|temp~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y26_N23
dffeas \Inoutmodule|temp[3] (
	.clk(\Cam_pclk~input_o ),
	.d(\Inoutmodule|temp~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Inoutmodule|temp[5]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inoutmodule|temp [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Inoutmodule|temp[3] .is_wysiwyg = "true";
defparam \Inoutmodule|temp[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y30_N20
cycloneive_lcell_comb \Inoutmodule|VRAM_in~4 (
// Equation(s):
// \Inoutmodule|VRAM_in~4_combout  = (\Inoutmodule|LessThan1~4_combout  & (\Inoutmodule|temp [3] $ (((!\Inoutmodule|LessThan2~4_combout  & \Inoutmodule|encryption_module1|R_prev [0])))))

	.dataa(\Inoutmodule|temp [3]),
	.datab(\Inoutmodule|LessThan2~4_combout ),
	.datac(\Inoutmodule|encryption_module1|R_prev [0]),
	.datad(\Inoutmodule|LessThan1~4_combout ),
	.cin(gnd),
	.combout(\Inoutmodule|VRAM_in~4_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|VRAM_in~4 .lut_mask = 16'h9A00;
defparam \Inoutmodule|VRAM_in~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y30_N21
dffeas \Inoutmodule|VRAM_in[11] (
	.clk(\Cam_pclk~input_o ),
	.d(\Inoutmodule|VRAM_in~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Inoutmodule|VRAM_in[13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inoutmodule|VRAM_in [11]),
	.prn(vcc));
// synopsys translate_off
defparam \Inoutmodule|VRAM_in[11] .is_wysiwyg = "true";
defparam \Inoutmodule|VRAM_in[11] .power_up = "low";
// synopsys translate_on

// Location: M9K_X104_Y43_N0
cycloneive_ram_block \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a59 (
	.portawe(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|decode2|w_anode1135w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|decode2|w_anode1135w [3]),
	.ena1(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1226w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [11]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a59_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a59 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a59 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a59 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a59 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a59 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory2|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a59 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a59 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a59 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a59 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a59 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a59 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a59 .port_a_first_bit_number = 11;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a59 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a59 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a59 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a59 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a59 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a59 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a59 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a59 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a59 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a59 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a59 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a59 .port_b_first_bit_number = 11;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a59 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a59 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a59 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a59 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a59 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a59 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X104_Y33_N0
cycloneive_ram_block \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a59 (
	.portawe(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|decode2|w_anode1135w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|decode2|w_anode1135w [3]),
	.ena1(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1226w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [11]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a59_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a59 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a59 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a59 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a59 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a59 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a59 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a59 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a59 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a59 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a59 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a59 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a59 .port_a_first_bit_number = 11;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a59 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a59 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a59 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a59 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a59 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a59 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a59 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a59 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a59 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a59 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a59 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a59 .port_b_first_bit_number = 11;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a59 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a59 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a59 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a59 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a59 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a59 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X77_Y43_N30
cycloneive_lcell_comb \Inoutmodule|Red[3]~46 (
// Equation(s):
// \Inoutmodule|Red[3]~46_combout  = (\Inoutmodule|Add1~18_combout  & ((\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [2]) # ((\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a59~portbdataout )))) # 
// (!\Inoutmodule|Add1~18_combout  & (!\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [2] & ((\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a59~portbdataout ))))

	.dataa(\Inoutmodule|Add1~18_combout ),
	.datab(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datac(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a59~portbdataout ),
	.datad(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a59~portbdataout ),
	.cin(gnd),
	.combout(\Inoutmodule|Red[3]~46_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|Red[3]~46 .lut_mask = 16'hB9A8;
defparam \Inoutmodule|Red[3]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y30_N0
cycloneive_ram_block \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a123 (
	.portawe(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|decode2|w_anode1175w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|decode2|w_anode1175w [3]),
	.ena1(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1270w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [11]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a123_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a123 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a123 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a123 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a123 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a123 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory2|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a123 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a123 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a123 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a123 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a123 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a123 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a123 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a123 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a123 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a123 .port_a_first_bit_number = 11;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a123 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a123 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a123 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a123 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a123 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a123 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a123 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a123 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a123 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a123 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a123 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a123 .port_b_first_bit_number = 11;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a123 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a123 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a123 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a123 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a123 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a123 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y35_N0
cycloneive_ram_block \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a123 (
	.portawe(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|decode2|w_anode1175w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|decode2|w_anode1175w [3]),
	.ena1(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1270w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [11]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a123_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a123 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a123 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a123 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a123 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a123 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a123 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a123 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a123 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a123 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a123 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a123 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a123 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a123 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a123 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a123 .port_a_first_bit_number = 11;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a123 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a123 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a123 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a123 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a123 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a123 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a123 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a123 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a123 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a123 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a123 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a123 .port_b_first_bit_number = 11;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a123 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a123 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a123 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a123 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a123 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a123 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X77_Y43_N12
cycloneive_lcell_comb \Inoutmodule|Red[3]~47 (
// Equation(s):
// \Inoutmodule|Red[3]~47_combout  = (\Inoutmodule|Red[3]~46_combout  & (((\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a123~portbdataout )) # (!\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [2]))) 
// # (!\Inoutmodule|Red[3]~46_combout  & (\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [2] & ((\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a123~portbdataout ))))

	.dataa(\Inoutmodule|Red[3]~46_combout ),
	.datab(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datac(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a123~portbdataout ),
	.datad(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a123~portbdataout ),
	.cin(gnd),
	.combout(\Inoutmodule|Red[3]~47_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|Red[3]~47 .lut_mask = 16'hE6A2;
defparam \Inoutmodule|Red[3]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y39_N0
cycloneive_ram_block \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a43 (
	.portawe(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|decode2|w_anode1125w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|decode2|w_anode1125w [3]),
	.ena1(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1215w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [11]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a43_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a43 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a43 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a43 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a43 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a43 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a43 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a43 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a43 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a43 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a43 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a43 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a43 .port_a_first_bit_number = 11;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a43 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a43 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a43 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a43 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a43 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a43 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a43 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a43 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a43 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a43 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a43 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a43 .port_b_first_bit_number = 11;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a43 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a43 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a43 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a43 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a43 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a43 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y43_N0
cycloneive_ram_block \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a43 (
	.portawe(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|decode2|w_anode1125w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|decode2|w_anode1125w [3]),
	.ena1(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1215w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [11]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a43_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a43 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a43 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a43 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a43 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a43 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory2|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a43 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a43 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a43 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a43 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a43 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a43 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a43 .port_a_first_bit_number = 11;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a43 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a43 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a43 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a43 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a43 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a43 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a43 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a43 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a43 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a43 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a43 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a43 .port_b_first_bit_number = 11;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a43 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a43 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a43 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a43 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a43 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a43 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X77_Y43_N22
cycloneive_lcell_comb \Inoutmodule|Red[3]~39 (
// Equation(s):
// \Inoutmodule|Red[3]~39_combout  = (\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [2] & (((\Inoutmodule|Add1~18_combout )))) # (!\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [2] & 
// ((\Inoutmodule|Add1~18_combout  & ((\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a43~portbdataout ))) # (!\Inoutmodule|Add1~18_combout  & (\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a43~portbdataout 
// ))))

	.dataa(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a43~portbdataout ),
	.datab(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datac(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a43~portbdataout ),
	.datad(\Inoutmodule|Add1~18_combout ),
	.cin(gnd),
	.combout(\Inoutmodule|Red[3]~39_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|Red[3]~39 .lut_mask = 16'hFC22;
defparam \Inoutmodule|Red[3]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y58_N0
cycloneive_ram_block \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a107 (
	.portawe(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|decode2|w_anode1165w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|decode2|w_anode1165w [3]),
	.ena1(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1259w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [11]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a107_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a107 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a107 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a107 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a107 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a107 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a107 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a107 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a107 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a107 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a107 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a107 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a107 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a107 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a107 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a107 .port_a_first_bit_number = 11;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a107 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a107 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a107 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a107 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a107 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a107 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a107 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a107 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a107 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a107 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a107 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a107 .port_b_first_bit_number = 11;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a107 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a107 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a107 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a107 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a107 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a107 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X104_Y39_N0
cycloneive_ram_block \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a107 (
	.portawe(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|decode2|w_anode1165w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|decode2|w_anode1165w [3]),
	.ena1(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1259w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [11]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a107_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a107 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a107 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a107 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a107 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a107 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory2|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a107 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a107 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a107 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a107 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a107 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a107 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a107 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a107 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a107 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a107 .port_a_first_bit_number = 11;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a107 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a107 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a107 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a107 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a107 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a107 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a107 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a107 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a107 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a107 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a107 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a107 .port_b_first_bit_number = 11;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a107 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a107 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a107 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a107 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a107 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a107 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X77_Y43_N28
cycloneive_lcell_comb \Inoutmodule|Red[3]~40 (
// Equation(s):
// \Inoutmodule|Red[3]~40_combout  = (\Inoutmodule|Red[3]~39_combout  & (((\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a107~portbdataout ) # (!\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [2])))) 
// # (!\Inoutmodule|Red[3]~39_combout  & (\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a107~portbdataout  & (\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [2])))

	.dataa(\Inoutmodule|Red[3]~39_combout ),
	.datab(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a107~portbdataout ),
	.datac(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datad(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a107~portbdataout ),
	.cin(gnd),
	.combout(\Inoutmodule|Red[3]~40_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|Red[3]~40 .lut_mask = 16'hEA4A;
defparam \Inoutmodule|Red[3]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y63_N0
cycloneive_ram_block \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|decode2|w_anode1098w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|decode2|w_anode1098w [3]),
	.ena1(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|rden_decode_b|w_anode1186w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [11]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a11 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory2|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a11 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a11 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a11 .port_b_first_bit_number = 11;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a11 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a11 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a11 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a11 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a11 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X104_Y41_N0
cycloneive_ram_block \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|decode2|w_anode1098w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|decode2|w_anode1098w [3]),
	.ena1(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|rden_decode_b|w_anode1186w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [11]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a11 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a11 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a11 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a11 .port_b_first_bit_number = 11;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a11 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a11 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a11 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a11 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a11 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X104_Y50_N0
cycloneive_ram_block \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a75 (
	.portawe(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|decode2|w_anode1145w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|decode2|w_anode1145w [3]),
	.ena1(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|rden_decode_b|w_anode1237w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [11]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a75_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a75 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a75 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a75 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a75 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a75 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a75 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a75 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a75 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a75 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a75 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a75 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a75 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a75 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a75 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a75 .port_a_first_bit_number = 11;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a75 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a75 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a75 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a75 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a75 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a75 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a75 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a75 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a75 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a75 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a75 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a75 .port_b_first_bit_number = 11;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a75 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a75 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a75 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a75 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a75 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a75 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X77_Y43_N4
cycloneive_lcell_comb \Inoutmodule|Red[3]~43 (
// Equation(s):
// \Inoutmodule|Red[3]~43_combout  = (\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [2] & (((\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a75~portbdataout ) # (\Inoutmodule|Add1~18_combout )))) # 
// (!\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [2] & (\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a11~portbdataout  & ((!\Inoutmodule|Add1~18_combout ))))

	.dataa(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a11~portbdataout ),
	.datab(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a75~portbdataout ),
	.datac(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datad(\Inoutmodule|Add1~18_combout ),
	.cin(gnd),
	.combout(\Inoutmodule|Red[3]~43_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|Red[3]~43 .lut_mask = 16'hF0CA;
defparam \Inoutmodule|Red[3]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X104_Y54_N0
cycloneive_ram_block \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a75 (
	.portawe(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|decode2|w_anode1145w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|decode2|w_anode1145w [3]),
	.ena1(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|rden_decode_b|w_anode1237w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [11]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a75_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a75 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a75 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a75 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a75 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a75 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory2|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a75 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a75 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a75 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a75 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a75 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a75 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a75 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a75 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a75 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a75 .port_a_first_bit_number = 11;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a75 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a75 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a75 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a75 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a75 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a75 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a75 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a75 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a75 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a75 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a75 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a75 .port_b_first_bit_number = 11;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a75 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a75 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a75 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a75 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a75 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a75 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X77_Y43_N10
cycloneive_lcell_comb \Inoutmodule|Red[3]~44 (
// Equation(s):
// \Inoutmodule|Red[3]~44_combout  = (\Inoutmodule|Add1~18_combout  & ((\Inoutmodule|Red[3]~43_combout  & ((\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a75~portbdataout ))) # (!\Inoutmodule|Red[3]~43_combout  & 
// (\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a11~portbdataout )))) # (!\Inoutmodule|Add1~18_combout  & (((\Inoutmodule|Red[3]~43_combout ))))

	.dataa(\Inoutmodule|Add1~18_combout ),
	.datab(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a11~portbdataout ),
	.datac(\Inoutmodule|Red[3]~43_combout ),
	.datad(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a75~portbdataout ),
	.cin(gnd),
	.combout(\Inoutmodule|Red[3]~44_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|Red[3]~44 .lut_mask = 16'hF858;
defparam \Inoutmodule|Red[3]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y65_N0
cycloneive_ram_block \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a27 (
	.portawe(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|decode2|w_anode1115w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|decode2|w_anode1115w [3]),
	.ena1(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1204w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [11]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a27_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a27 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a27 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory2|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a27 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a27 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_bit_number = 11;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a27 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a27 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a27 .port_b_first_bit_number = 11;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a27 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a27 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a27 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a27 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a27 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a27 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y50_N0
cycloneive_ram_block \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a91 (
	.portawe(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|decode2|w_anode1155w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|decode2|w_anode1155w [3]),
	.ena1(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1248w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [11]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a91_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a91 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a91 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a91 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a91 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a91 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a91 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a91 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a91 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a91 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a91 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a91 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a91 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a91 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a91 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a91 .port_a_first_bit_number = 11;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a91 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a91 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a91 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a91 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a91 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a91 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a91 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a91 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a91 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a91 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a91 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a91 .port_b_first_bit_number = 11;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a91 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a91 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a91 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a91 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a91 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a91 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y49_N0
cycloneive_ram_block \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a27 (
	.portawe(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|decode2|w_anode1115w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|decode2|w_anode1115w [3]),
	.ena1(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1204w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [11]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a27_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a27 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a27 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a27 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a27 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_bit_number = 11;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a27 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a27 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a27 .port_b_first_bit_number = 11;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a27 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a27 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a27 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a27 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a27 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a27 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X77_Y51_N14
cycloneive_lcell_comb \Inoutmodule|Red[3]~41 (
// Equation(s):
// \Inoutmodule|Red[3]~41_combout  = (\Inoutmodule|Add1~18_combout  & (((\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [2])))) # (!\Inoutmodule|Add1~18_combout  & 
// ((\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [2] & (\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a91~portbdataout )) # 
// (!\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [2] & ((\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a27~portbdataout )))))

	.dataa(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a91~portbdataout ),
	.datab(\Inoutmodule|Add1~18_combout ),
	.datac(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a27~portbdataout ),
	.datad(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.cin(gnd),
	.combout(\Inoutmodule|Red[3]~41_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|Red[3]~41 .lut_mask = 16'hEE30;
defparam \Inoutmodule|Red[3]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X104_Y42_N0
cycloneive_ram_block \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a91 (
	.portawe(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|decode2|w_anode1155w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|decode2|w_anode1155w [3]),
	.ena1(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1248w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [11]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a91_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a91 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a91 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a91 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a91 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a91 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory2|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a91 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a91 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a91 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a91 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a91 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a91 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a91 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a91 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a91 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a91 .port_a_first_bit_number = 11;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a91 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a91 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a91 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a91 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a91 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a91 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a91 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a91 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a91 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a91 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a91 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a91 .port_b_first_bit_number = 11;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a91 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a91 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a91 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a91 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a91 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a91 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X77_Y43_N14
cycloneive_lcell_comb \Inoutmodule|Red[3]~42 (
// Equation(s):
// \Inoutmodule|Red[3]~42_combout  = (\Inoutmodule|Red[3]~41_combout  & (((\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a91~portbdataout ) # (!\Inoutmodule|Add1~18_combout )))) # (!\Inoutmodule|Red[3]~41_combout  & 
// (\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a27~portbdataout  & ((\Inoutmodule|Add1~18_combout ))))

	.dataa(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a27~portbdataout ),
	.datab(\Inoutmodule|Red[3]~41_combout ),
	.datac(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a91~portbdataout ),
	.datad(\Inoutmodule|Add1~18_combout ),
	.cin(gnd),
	.combout(\Inoutmodule|Red[3]~42_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|Red[3]~42 .lut_mask = 16'hE2CC;
defparam \Inoutmodule|Red[3]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y43_N16
cycloneive_lcell_comb \Inoutmodule|Red[3]~45 (
// Equation(s):
// \Inoutmodule|Red[3]~45_combout  = (\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [0] & (((\Inoutmodule|Red[3]~42_combout ) # (\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [1])))) # 
// (!\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [0] & (\Inoutmodule|Red[3]~44_combout  & ((!\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [1]))))

	.dataa(\Inoutmodule|Red[3]~44_combout ),
	.datab(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datac(\Inoutmodule|Red[3]~42_combout ),
	.datad(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.cin(gnd),
	.combout(\Inoutmodule|Red[3]~45_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|Red[3]~45 .lut_mask = 16'hCCE2;
defparam \Inoutmodule|Red[3]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y43_N2
cycloneive_lcell_comb \Inoutmodule|Red[3]~48 (
// Equation(s):
// \Inoutmodule|Red[3]~48_combout  = (\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\Inoutmodule|Red[3]~45_combout  & (\Inoutmodule|Red[3]~47_combout )) # (!\Inoutmodule|Red[3]~45_combout  & 
// ((\Inoutmodule|Red[3]~40_combout ))))) # (!\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [1] & (((\Inoutmodule|Red[3]~45_combout ))))

	.dataa(\Inoutmodule|Red[3]~47_combout ),
	.datab(\Inoutmodule|Red[3]~40_combout ),
	.datac(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datad(\Inoutmodule|Red[3]~45_combout ),
	.cin(gnd),
	.combout(\Inoutmodule|Red[3]~48_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|Red[3]~48 .lut_mask = 16'hAFC0;
defparam \Inoutmodule|Red[3]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y64_N0
cycloneive_ram_block \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a27 (
	.portawe(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|decode2|w_anode1115w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|decode2|w_anode1115w [3]),
	.ena1(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1204w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [11]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a27_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a27 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a27 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory3|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a27 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a27 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_bit_number = 11;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a27 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a27 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a27 .port_b_first_bit_number = 11;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a27 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a27 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a27 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a27 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a27 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a27 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X104_Y62_N0
cycloneive_ram_block \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|decode2|w_anode1098w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|decode2|w_anode1098w [3]),
	.ena1(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|rden_decode_b|w_anode1186w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [11]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a11 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory3|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a11 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a11 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a11 .port_b_first_bit_number = 11;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a11 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a11 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a11 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a11 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a11 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y58_N0
cycloneive_ram_block \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a43 (
	.portawe(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|decode2|w_anode1125w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|decode2|w_anode1125w [3]),
	.ena1(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1215w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [11]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a43_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a43 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a43 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a43 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a43 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a43 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory3|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a43 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a43 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a43 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a43 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a43 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a43 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a43 .port_a_first_bit_number = 11;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a43 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a43 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a43 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a43 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a43 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a43 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a43 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a43 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a43 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a43 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a43 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a43 .port_b_first_bit_number = 11;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a43 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a43 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a43 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a43 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a43 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a43 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X72_Y53_N8
cycloneive_lcell_comb \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~14 (
// Equation(s):
// \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~14_combout  = (\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// (((\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a43~portbdataout ) # (\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [0])))) # 
// (!\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [1] & (\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a11~portbdataout  & 
// ((!\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [0]))))

	.dataa(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a11~portbdataout ),
	.datab(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datac(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a43~portbdataout ),
	.datad(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.cin(gnd),
	.combout(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~14_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~14 .lut_mask = 16'hCCE2;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y42_N0
cycloneive_ram_block \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a59 (
	.portawe(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|decode2|w_anode1135w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|decode2|w_anode1135w [3]),
	.ena1(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1226w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [11]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a59_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a59 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a59 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a59 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a59 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a59 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory3|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a59 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a59 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a59 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a59 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a59 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a59 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a59 .port_a_first_bit_number = 11;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a59 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a59 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a59 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a59 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a59 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a59 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a59 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a59 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a59 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a59 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a59 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a59 .port_b_first_bit_number = 11;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a59 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a59 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a59 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a59 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a59 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a59 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X72_Y53_N30
cycloneive_lcell_comb \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~15 (
// Equation(s):
// \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~15_combout  = (\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~14_combout  & 
// ((\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a59~portbdataout ))) # (!\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~14_combout  & 
// (\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a27~portbdataout )))) # (!\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// (((\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~14_combout ))))

	.dataa(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a27~portbdataout ),
	.datab(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datac(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~14_combout ),
	.datad(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a59~portbdataout ),
	.cin(gnd),
	.combout(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~15_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~15 .lut_mask = 16'hF838;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X104_Y46_N0
cycloneive_ram_block \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a123 (
	.portawe(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|decode2|w_anode1175w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|decode2|w_anode1175w [3]),
	.ena1(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1270w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [11]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a123_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a123 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a123 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a123 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a123 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a123 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory3|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a123 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a123 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a123 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a123 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a123 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a123 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a123 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a123 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a123 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a123 .port_a_first_bit_number = 11;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a123 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a123 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a123 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a123 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a123 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a123 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a123 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a123 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a123 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a123 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a123 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a123 .port_b_first_bit_number = 11;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a123 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a123 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a123 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a123 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a123 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a123 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y56_N0
cycloneive_ram_block \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a75 (
	.portawe(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|decode2|w_anode1145w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|decode2|w_anode1145w [3]),
	.ena1(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|rden_decode_b|w_anode1237w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [11]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a75_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a75 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a75 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a75 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a75 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a75 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory3|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a75 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a75 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a75 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a75 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a75 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a75 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a75 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a75 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a75 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a75 .port_a_first_bit_number = 11;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a75 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a75 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a75 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a75 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a75 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a75 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a75 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a75 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a75 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a75 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a75 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a75 .port_b_first_bit_number = 11;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a75 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a75 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a75 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a75 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a75 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a75 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X104_Y57_N0
cycloneive_ram_block \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a91 (
	.portawe(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|decode2|w_anode1155w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|decode2|w_anode1155w [3]),
	.ena1(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1248w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [11]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a91_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a91 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a91 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a91 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a91 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a91 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory3|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a91 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a91 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a91 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a91 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a91 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a91 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a91 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a91 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a91 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a91 .port_a_first_bit_number = 11;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a91 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a91 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a91 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a91 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a91 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a91 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a91 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a91 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a91 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a91 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a91 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a91 .port_b_first_bit_number = 11;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a91 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a91 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a91 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a91 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a91 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a91 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X72_Y53_N16
cycloneive_lcell_comb \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~12 (
// Equation(s):
// \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~12_combout  = (\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [1] & (((\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b 
// [0])))) # (!\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// ((\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a91~portbdataout ))) # (!\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// (\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a75~portbdataout ))))

	.dataa(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a75~portbdataout ),
	.datab(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datac(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a91~portbdataout ),
	.datad(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.cin(gnd),
	.combout(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~12_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~12 .lut_mask = 16'hFC22;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y69_N0
cycloneive_ram_block \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a107 (
	.portawe(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|decode2|w_anode1165w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|decode2|w_anode1165w [3]),
	.ena1(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1259w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [11]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a107_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a107 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a107 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a107 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a107 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a107 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory3|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a107 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a107 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a107 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a107 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a107 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a107 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a107 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a107 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a107 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a107 .port_a_first_bit_number = 11;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a107 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a107 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a107 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a107 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a107 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a107 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a107 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a107 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a107 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a107 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a107 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a107 .port_b_first_bit_number = 11;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a107 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a107 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a107 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a107 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a107 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a107 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X72_Y53_N14
cycloneive_lcell_comb \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~13 (
// Equation(s):
// \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~13_combout  = (\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~12_combout  & 
// ((\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a123~portbdataout ) # ((!\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [1])))) # 
// (!\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~12_combout  & (((\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a107~portbdataout ))))

	.dataa(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a123~portbdataout ),
	.datab(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~12_combout ),
	.datac(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datad(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a107~portbdataout ),
	.cin(gnd),
	.combout(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~13_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~13 .lut_mask = 16'hBC8C;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y53_N12
cycloneive_lcell_comb \Inoutmodule|Red[3]~38 (
// Equation(s):
// \Inoutmodule|Red[3]~38_combout  = (\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [2] & ((\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~13_combout ))) # 
// (!\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [2] & (\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~15_combout ))

	.dataa(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~15_combout ),
	.datab(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~13_combout ),
	.datac(gnd),
	.datad(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.cin(gnd),
	.combout(\Inoutmodule|Red[3]~38_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|Red[3]~38 .lut_mask = 16'hCCAA;
defparam \Inoutmodule|Red[3]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y51_N10
cycloneive_lcell_comb \Inoutmodule|Red[3]~49 (
// Equation(s):
// \Inoutmodule|Red[3]~49_combout  = (\Inoutmodule|Red[3]~48_combout  & ((\Inoutmodule|Red[0]~12_combout ) # ((\Inoutmodule|Red[0]~11_combout  & \Inoutmodule|Red[3]~38_combout )))) # (!\Inoutmodule|Red[3]~48_combout  & (\Inoutmodule|Red[0]~11_combout  & 
// (\Inoutmodule|Red[3]~38_combout )))

	.dataa(\Inoutmodule|Red[3]~48_combout ),
	.datab(\Inoutmodule|Red[0]~11_combout ),
	.datac(\Inoutmodule|Red[3]~38_combout ),
	.datad(\Inoutmodule|Red[0]~12_combout ),
	.cin(gnd),
	.combout(\Inoutmodule|Red[3]~49_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|Red[3]~49 .lut_mask = 16'hEAC0;
defparam \Inoutmodule|Red[3]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X81_Y0_N22
cycloneive_io_ibuf \Cam_data[4]~input (
	.i(Cam_data[4]),
	.ibar(gnd),
	.o(\Cam_data[4]~input_o ));
// synopsys translate_off
defparam \Cam_data[4]~input .bus_hold = "false";
defparam \Cam_data[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X73_Y26_N28
cycloneive_lcell_comb \Inoutmodule|temp~6 (
// Equation(s):
// \Inoutmodule|temp~6_combout  = (\Cam_data[4]~input_o  & !\Inoutmodule|state.PREP~q )

	.dataa(gnd),
	.datab(\Cam_data[4]~input_o ),
	.datac(\Inoutmodule|state.PREP~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Inoutmodule|temp~6_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|temp~6 .lut_mask = 16'h0C0C;
defparam \Inoutmodule|temp~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y26_N29
dffeas \Inoutmodule|temp[4] (
	.clk(\Cam_pclk~input_o ),
	.d(\Inoutmodule|temp~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Inoutmodule|temp[5]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inoutmodule|temp [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Inoutmodule|temp[4] .is_wysiwyg = "true";
defparam \Inoutmodule|temp[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y30_N4
cycloneive_lcell_comb \Inoutmodule|VRAM_in~5 (
// Equation(s):
// \Inoutmodule|VRAM_in~5_combout  = (\Inoutmodule|LessThan1~4_combout  & (\Inoutmodule|temp [4] $ (((\Inoutmodule|encryption_module1|R_prev [1] & !\Inoutmodule|LessThan2~4_combout )))))

	.dataa(\Inoutmodule|temp [4]),
	.datab(\Inoutmodule|LessThan1~4_combout ),
	.datac(\Inoutmodule|encryption_module1|R_prev [1]),
	.datad(\Inoutmodule|LessThan2~4_combout ),
	.cin(gnd),
	.combout(\Inoutmodule|VRAM_in~5_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|VRAM_in~5 .lut_mask = 16'h8848;
defparam \Inoutmodule|VRAM_in~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y30_N5
dffeas \Inoutmodule|VRAM_in[12] (
	.clk(\Cam_pclk~input_o ),
	.d(\Inoutmodule|VRAM_in~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Inoutmodule|VRAM_in[13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inoutmodule|VRAM_in [12]),
	.prn(vcc));
// synopsys translate_off
defparam \Inoutmodule|VRAM_in[12] .is_wysiwyg = "true";
defparam \Inoutmodule|VRAM_in[12] .power_up = "low";
// synopsys translate_on

// Location: M9K_X37_Y44_N0
cycloneive_ram_block \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a124 (
	.portawe(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|decode2|w_anode1175w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|decode2|w_anode1175w [3]),
	.ena1(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1270w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [12]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a124_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a124 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a124 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a124 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a124 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a124 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory3|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a124 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a124 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a124 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a124 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a124 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a124 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a124 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a124 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a124 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a124 .port_a_first_bit_number = 12;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a124 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a124 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a124 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a124 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a124 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a124 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a124 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a124 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a124 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a124 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a124 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a124 .port_b_first_bit_number = 12;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a124 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a124 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a124 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a124 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a124 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a124 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y65_N0
cycloneive_ram_block \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a108 (
	.portawe(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|decode2|w_anode1165w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|decode2|w_anode1165w [3]),
	.ena1(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1259w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [12]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a108_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a108 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a108 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a108 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a108 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a108 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory3|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a108 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a108 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a108 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a108 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a108 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a108 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a108 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a108 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a108 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a108 .port_a_first_bit_number = 12;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a108 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a108 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a108 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a108 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a108 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a108 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a108 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a108 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a108 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a108 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a108 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a108 .port_b_first_bit_number = 12;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a108 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a108 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a108 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a108 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a108 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a108 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y56_N0
cycloneive_ram_block \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a76 (
	.portawe(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|decode2|w_anode1145w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|decode2|w_anode1145w [3]),
	.ena1(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|rden_decode_b|w_anode1237w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [12]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a76_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a76 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a76 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a76 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a76 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a76 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory3|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a76 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a76 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a76 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a76 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a76 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a76 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a76 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a76 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a76 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a76 .port_a_first_bit_number = 12;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a76 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a76 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a76 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a76 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a76 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a76 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a76 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a76 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a76 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a76 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a76 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a76 .port_b_first_bit_number = 12;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a76 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a76 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a76 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a76 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a76 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a76 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y54_N0
cycloneive_ram_block \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a92 (
	.portawe(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|decode2|w_anode1155w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|decode2|w_anode1155w [3]),
	.ena1(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1248w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [12]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a92_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a92 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a92 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a92 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a92 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a92 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory3|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a92 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a92 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a92 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a92 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a92 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a92 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a92 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a92 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a92 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a92 .port_a_first_bit_number = 12;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a92 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a92 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a92 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a92 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a92 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a92 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a92 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a92 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a92 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a92 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a92 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a92 .port_b_first_bit_number = 12;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a92 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a92 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a92 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a92 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a92 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a92 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X38_Y51_N20
cycloneive_lcell_comb \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~16 (
// Equation(s):
// \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~16_combout  = (\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [0] & (((\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b 
// [1]) # (\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a92~portbdataout )))) # (!\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// (\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a76~portbdataout  & (!\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [1])))

	.dataa(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datab(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a76~portbdataout ),
	.datac(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datad(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a92~portbdataout ),
	.cin(gnd),
	.combout(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~16_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~16 .lut_mask = 16'hAEA4;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y51_N22
cycloneive_lcell_comb \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~17 (
// Equation(s):
// \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~17_combout  = (\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~16_combout  & 
// (\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a124~portbdataout )) # (!\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~16_combout  & 
// ((\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a108~portbdataout ))))) # (!\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// (((\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~16_combout ))))

	.dataa(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a124~portbdataout ),
	.datab(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datac(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a108~portbdataout ),
	.datad(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~16_combout ),
	.cin(gnd),
	.combout(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~17_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~17 .lut_mask = 16'hBBC0;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y50_N0
cycloneive_ram_block \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a60 (
	.portawe(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|decode2|w_anode1135w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|decode2|w_anode1135w [3]),
	.ena1(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1226w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [12]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a60_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a60 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a60 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a60 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a60 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a60 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory3|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a60 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a60 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a60 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a60 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a60 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a60 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a60 .port_a_first_bit_number = 12;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a60 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a60 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a60 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a60 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a60 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a60 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a60 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a60 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a60 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a60 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a60 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a60 .port_b_first_bit_number = 12;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a60 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a60 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a60 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a60 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a60 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a60 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y63_N0
cycloneive_ram_block \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a28 (
	.portawe(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|decode2|w_anode1115w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|decode2|w_anode1115w [3]),
	.ena1(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1204w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [12]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a28 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a28 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory3|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a28 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a28 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_bit_number = 12;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a28 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a28 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a28 .port_b_first_bit_number = 12;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a28 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a28 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a28 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a28 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a28 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a28 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y51_N0
cycloneive_ram_block \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a44 (
	.portawe(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|decode2|w_anode1125w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|decode2|w_anode1125w [3]),
	.ena1(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1215w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [12]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a44_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a44 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a44 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a44 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a44 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a44 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory3|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a44 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a44 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a44 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a44 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a44 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a44 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a44 .port_a_first_bit_number = 12;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a44 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a44 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a44 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a44 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a44 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a44 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a44 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a44 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a44 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a44 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a44 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a44 .port_b_first_bit_number = 12;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a44 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a44 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a44 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a44 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a44 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a44 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y62_N0
cycloneive_ram_block \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|decode2|w_anode1098w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|decode2|w_anode1098w [3]),
	.ena1(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|rden_decode_b|w_anode1186w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [12]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a12 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory3|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a12 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a12 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a12 .port_b_first_bit_number = 12;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a12 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a12 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a12 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a12 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a12 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X38_Y51_N24
cycloneive_lcell_comb \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~18 (
// Equation(s):
// \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~18_combout  = (\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [0] & (((\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b 
// [1])))) # (!\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// (\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a44~portbdataout )) # (!\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// ((\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a12~portbdataout )))))

	.dataa(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datab(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a44~portbdataout ),
	.datac(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datad(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a12~portbdataout ),
	.cin(gnd),
	.combout(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~18_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~18 .lut_mask = 16'hE5E0;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y51_N14
cycloneive_lcell_comb \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~19 (
// Equation(s):
// \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~19_combout  = (\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~18_combout  & 
// (\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a60~portbdataout )) # (!\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~18_combout  & 
// ((\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a28~portbdataout ))))) # (!\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// (((\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~18_combout ))))

	.dataa(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datab(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a60~portbdataout ),
	.datac(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a28~portbdataout ),
	.datad(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~18_combout ),
	.cin(gnd),
	.combout(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~19_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~19 .lut_mask = 16'hDDA0;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y51_N8
cycloneive_lcell_comb \Inoutmodule|Red[4]~50 (
// Equation(s):
// \Inoutmodule|Red[4]~50_combout  = (\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [2] & (\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~17_combout )) # 
// (!\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [2] & ((\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~19_combout )))

	.dataa(gnd),
	.datab(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~17_combout ),
	.datac(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datad(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~19_combout ),
	.cin(gnd),
	.combout(\Inoutmodule|Red[4]~50_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|Red[4]~50 .lut_mask = 16'hCFC0;
defparam \Inoutmodule|Red[4]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y63_N0
cycloneive_ram_block \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a28 (
	.portawe(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|decode2|w_anode1115w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|decode2|w_anode1115w [3]),
	.ena1(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1204w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [12]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a28 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a28 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory2|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a28 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a28 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_bit_number = 12;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a28 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a28 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a28 .port_b_first_bit_number = 12;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a28 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a28 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a28 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a28 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a28 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a28 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X104_Y44_N0
cycloneive_ram_block \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a92 (
	.portawe(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|decode2|w_anode1155w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|decode2|w_anode1155w [3]),
	.ena1(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1248w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [12]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a92_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a92 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a92 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a92 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a92 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a92 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory2|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a92 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a92 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a92 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a92 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a92 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a92 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a92 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a92 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a92 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a92 .port_a_first_bit_number = 12;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a92 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a92 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a92 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a92 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a92 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a92 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a92 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a92 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a92 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a92 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a92 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a92 .port_b_first_bit_number = 12;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a92 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a92 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a92 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a92 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a92 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a92 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y52_N0
cycloneive_ram_block \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a92 (
	.portawe(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|decode2|w_anode1155w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|decode2|w_anode1155w [3]),
	.ena1(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1248w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [12]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a92_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a92 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a92 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a92 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a92 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a92 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a92 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a92 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a92 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a92 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a92 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a92 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a92 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a92 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a92 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a92 .port_a_first_bit_number = 12;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a92 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a92 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a92 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a92 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a92 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a92 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a92 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a92 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a92 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a92 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a92 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a92 .port_b_first_bit_number = 12;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a92 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a92 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a92 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a92 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a92 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a92 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X104_Y52_N0
cycloneive_ram_block \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a28 (
	.portawe(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|decode2|w_anode1115w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|decode2|w_anode1115w [3]),
	.ena1(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1204w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [12]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a28 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a28 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a28 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a28 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_bit_number = 12;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a28 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a28 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a28 .port_b_first_bit_number = 12;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a28 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a28 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a28 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a28 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a28 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a28 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X65_Y52_N28
cycloneive_lcell_comb \Inoutmodule|Red[4]~51 (
// Equation(s):
// \Inoutmodule|Red[4]~51_combout  = (\Inoutmodule|Add1~18_combout  & (\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [2])) # (!\Inoutmodule|Add1~18_combout  & 
// ((\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [2] & (\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a92~portbdataout )) # 
// (!\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [2] & ((\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a28~portbdataout )))))

	.dataa(\Inoutmodule|Add1~18_combout ),
	.datab(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datac(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a92~portbdataout ),
	.datad(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a28~portbdataout ),
	.cin(gnd),
	.combout(\Inoutmodule|Red[4]~51_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|Red[4]~51 .lut_mask = 16'hD9C8;
defparam \Inoutmodule|Red[4]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y52_N10
cycloneive_lcell_comb \Inoutmodule|Red[4]~52 (
// Equation(s):
// \Inoutmodule|Red[4]~52_combout  = (\Inoutmodule|Add1~18_combout  & ((\Inoutmodule|Red[4]~51_combout  & ((\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a92~portbdataout ))) # (!\Inoutmodule|Red[4]~51_combout  & 
// (\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a28~portbdataout )))) # (!\Inoutmodule|Add1~18_combout  & (((\Inoutmodule|Red[4]~51_combout ))))

	.dataa(\Inoutmodule|Add1~18_combout ),
	.datab(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a28~portbdataout ),
	.datac(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a92~portbdataout ),
	.datad(\Inoutmodule|Red[4]~51_combout ),
	.cin(gnd),
	.combout(\Inoutmodule|Red[4]~52_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|Red[4]~52 .lut_mask = 16'hF588;
defparam \Inoutmodule|Red[4]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X104_Y60_N0
cycloneive_ram_block \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|decode2|w_anode1098w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|decode2|w_anode1098w [3]),
	.ena1(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|rden_decode_b|w_anode1186w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [12]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a12 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory2|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a12 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a12 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a12 .port_b_first_bit_number = 12;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a12 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a12 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a12 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a12 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a12 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y51_N0
cycloneive_ram_block \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a76 (
	.portawe(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|decode2|w_anode1145w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|decode2|w_anode1145w [3]),
	.ena1(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|rden_decode_b|w_anode1237w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [12]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a76_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a76 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a76 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a76 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a76 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a76 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a76 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a76 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a76 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a76 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a76 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a76 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a76 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a76 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a76 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a76 .port_a_first_bit_number = 12;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a76 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a76 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a76 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a76 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a76 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a76 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a76 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a76 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a76 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a76 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a76 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a76 .port_b_first_bit_number = 12;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a76 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a76 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a76 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a76 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a76 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a76 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y60_N0
cycloneive_ram_block \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|decode2|w_anode1098w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|decode2|w_anode1098w [3]),
	.ena1(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|rden_decode_b|w_anode1186w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [12]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a12 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a12 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a12 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a12 .port_b_first_bit_number = 12;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a12 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a12 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a12 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a12 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a12 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X65_Y52_N24
cycloneive_lcell_comb \Inoutmodule|Red[4]~55 (
// Equation(s):
// \Inoutmodule|Red[4]~55_combout  = (\Inoutmodule|Add1~18_combout  & (\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [2])) # (!\Inoutmodule|Add1~18_combout  & 
// ((\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [2] & (\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a76~portbdataout )) # 
// (!\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [2] & ((\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a12~portbdataout )))))

	.dataa(\Inoutmodule|Add1~18_combout ),
	.datab(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datac(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a76~portbdataout ),
	.datad(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a12~portbdataout ),
	.cin(gnd),
	.combout(\Inoutmodule|Red[4]~55_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|Red[4]~55 .lut_mask = 16'hD9C8;
defparam \Inoutmodule|Red[4]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X104_Y56_N0
cycloneive_ram_block \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a76 (
	.portawe(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|decode2|w_anode1145w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|decode2|w_anode1145w [3]),
	.ena1(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|rden_decode_b|w_anode1237w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [12]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a76_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a76 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a76 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a76 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a76 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a76 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory2|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a76 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a76 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a76 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a76 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a76 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a76 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a76 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a76 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a76 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a76 .port_a_first_bit_number = 12;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a76 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a76 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a76 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a76 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a76 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a76 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a76 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a76 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a76 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a76 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a76 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a76 .port_b_first_bit_number = 12;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a76 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a76 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a76 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a76 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a76 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a76 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X65_Y52_N22
cycloneive_lcell_comb \Inoutmodule|Red[4]~56 (
// Equation(s):
// \Inoutmodule|Red[4]~56_combout  = (\Inoutmodule|Red[4]~55_combout  & (((\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a76~portbdataout ) # (!\Inoutmodule|Add1~18_combout )))) # (!\Inoutmodule|Red[4]~55_combout  & 
// (\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a12~portbdataout  & ((\Inoutmodule|Add1~18_combout ))))

	.dataa(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a12~portbdataout ),
	.datab(\Inoutmodule|Red[4]~55_combout ),
	.datac(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a76~portbdataout ),
	.datad(\Inoutmodule|Add1~18_combout ),
	.cin(gnd),
	.combout(\Inoutmodule|Red[4]~56_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|Red[4]~56 .lut_mask = 16'hE2CC;
defparam \Inoutmodule|Red[4]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y70_N0
cycloneive_ram_block \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a108 (
	.portawe(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|decode2|w_anode1165w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|decode2|w_anode1165w [3]),
	.ena1(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1259w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [12]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a108_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a108 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a108 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a108 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a108 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a108 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a108 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a108 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a108 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a108 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a108 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a108 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a108 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a108 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a108 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a108 .port_a_first_bit_number = 12;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a108 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a108 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a108 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a108 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a108 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a108 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a108 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a108 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a108 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a108 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a108 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a108 .port_b_first_bit_number = 12;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a108 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a108 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a108 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a108 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a108 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a108 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y39_N0
cycloneive_ram_block \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a108 (
	.portawe(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|decode2|w_anode1165w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|decode2|w_anode1165w [3]),
	.ena1(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1259w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [12]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a108_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a108 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a108 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a108 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a108 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a108 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory2|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a108 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a108 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a108 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a108 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a108 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a108 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a108 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a108 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a108 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a108 .port_a_first_bit_number = 12;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a108 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a108 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a108 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a108 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a108 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a108 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a108 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a108 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a108 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a108 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a108 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a108 .port_b_first_bit_number = 12;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a108 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a108 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a108 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a108 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a108 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a108 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y52_N0
cycloneive_ram_block \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a44 (
	.portawe(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|decode2|w_anode1125w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|decode2|w_anode1125w [3]),
	.ena1(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1215w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [12]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a44_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a44 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a44 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a44 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a44 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a44 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a44 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a44 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a44 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a44 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a44 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a44 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a44 .port_a_first_bit_number = 12;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a44 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a44 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a44 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a44 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a44 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a44 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a44 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a44 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a44 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a44 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a44 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a44 .port_b_first_bit_number = 12;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a44 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a44 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a44 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a44 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a44 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a44 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y68_N0
cycloneive_ram_block \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a44 (
	.portawe(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|decode2|w_anode1125w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|decode2|w_anode1125w [3]),
	.ena1(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1215w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [12]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a44_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a44 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a44 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a44 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a44 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a44 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory2|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a44 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a44 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a44 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a44 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a44 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a44 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a44 .port_a_first_bit_number = 12;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a44 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a44 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a44 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a44 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a44 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a44 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a44 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a44 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a44 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a44 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a44 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a44 .port_b_first_bit_number = 12;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a44 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a44 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a44 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a44 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a44 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a44 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X65_Y52_N0
cycloneive_lcell_comb \Inoutmodule|Red[4]~53 (
// Equation(s):
// \Inoutmodule|Red[4]~53_combout  = (\Inoutmodule|Add1~18_combout  & (((\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [2]) # (\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a44~portbdataout )))) # 
// (!\Inoutmodule|Add1~18_combout  & (\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a44~portbdataout  & (!\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [2])))

	.dataa(\Inoutmodule|Add1~18_combout ),
	.datab(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a44~portbdataout ),
	.datac(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datad(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a44~portbdataout ),
	.cin(gnd),
	.combout(\Inoutmodule|Red[4]~53_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|Red[4]~53 .lut_mask = 16'hAEA4;
defparam \Inoutmodule|Red[4]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y52_N30
cycloneive_lcell_comb \Inoutmodule|Red[4]~54 (
// Equation(s):
// \Inoutmodule|Red[4]~54_combout  = (\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [2] & ((\Inoutmodule|Red[4]~53_combout  & ((\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a108~portbdataout ))) # 
// (!\Inoutmodule|Red[4]~53_combout  & (\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a108~portbdataout )))) # (!\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [2] & (((\Inoutmodule|Red[4]~53_combout 
// ))))

	.dataa(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a108~portbdataout ),
	.datab(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datac(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a108~portbdataout ),
	.datad(\Inoutmodule|Red[4]~53_combout ),
	.cin(gnd),
	.combout(\Inoutmodule|Red[4]~54_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|Red[4]~54 .lut_mask = 16'hF388;
defparam \Inoutmodule|Red[4]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y52_N4
cycloneive_lcell_comb \Inoutmodule|Red[4]~57 (
// Equation(s):
// \Inoutmodule|Red[4]~57_combout  = (\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [1] & (((\Inoutmodule|Red[4]~54_combout ) # (\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [0])))) # 
// (!\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [1] & (\Inoutmodule|Red[4]~56_combout  & ((!\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [0]))))

	.dataa(\Inoutmodule|Red[4]~56_combout ),
	.datab(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datac(\Inoutmodule|Red[4]~54_combout ),
	.datad(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.cin(gnd),
	.combout(\Inoutmodule|Red[4]~57_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|Red[4]~57 .lut_mask = 16'hCCE2;
defparam \Inoutmodule|Red[4]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y36_N0
cycloneive_ram_block \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a124 (
	.portawe(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|decode2|w_anode1175w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|decode2|w_anode1175w [3]),
	.ena1(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1270w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [12]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a124_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a124 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a124 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a124 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a124 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a124 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a124 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a124 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a124 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a124 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a124 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a124 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a124 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a124 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a124 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a124 .port_a_first_bit_number = 12;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a124 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a124 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a124 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a124 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a124 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a124 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a124 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a124 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a124 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a124 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a124 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a124 .port_b_first_bit_number = 12;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a124 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a124 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a124 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a124 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a124 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a124 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y32_N0
cycloneive_ram_block \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a124 (
	.portawe(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|decode2|w_anode1175w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|decode2|w_anode1175w [3]),
	.ena1(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1270w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [12]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a124_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a124 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a124 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a124 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a124 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a124 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory2|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a124 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a124 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a124 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a124 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a124 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a124 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a124 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a124 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a124 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a124 .port_a_first_bit_number = 12;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a124 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a124 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a124 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a124 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a124 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a124 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a124 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a124 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a124 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a124 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a124 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a124 .port_b_first_bit_number = 12;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a124 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a124 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a124 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a124 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a124 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a124 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y38_N0
cycloneive_ram_block \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a60 (
	.portawe(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|decode2|w_anode1135w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|decode2|w_anode1135w [3]),
	.ena1(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1226w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [12]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a60_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a60 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a60 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a60 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a60 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a60 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a60 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a60 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a60 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a60 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a60 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a60 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a60 .port_a_first_bit_number = 12;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a60 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a60 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a60 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a60 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a60 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a60 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a60 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a60 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a60 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a60 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a60 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a60 .port_b_first_bit_number = 12;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a60 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a60 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a60 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a60 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a60 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a60 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y47_N0
cycloneive_ram_block \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a60 (
	.portawe(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|decode2|w_anode1135w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|decode2|w_anode1135w [3]),
	.ena1(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1226w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [12]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a60_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a60 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a60 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a60 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a60 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a60 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory2|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a60 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a60 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a60 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a60 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a60 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a60 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a60 .port_a_first_bit_number = 12;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a60 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a60 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a60 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a60 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a60 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a60 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a60 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a60 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a60 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a60 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a60 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a60 .port_b_first_bit_number = 12;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a60 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a60 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a60 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a60 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a60 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a60 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X65_Y52_N2
cycloneive_lcell_comb \Inoutmodule|Red[4]~58 (
// Equation(s):
// \Inoutmodule|Red[4]~58_combout  = (\Inoutmodule|Add1~18_combout  & ((\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [2]) # ((\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a60~portbdataout )))) # 
// (!\Inoutmodule|Add1~18_combout  & (!\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [2] & (\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a60~portbdataout )))

	.dataa(\Inoutmodule|Add1~18_combout ),
	.datab(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datac(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a60~portbdataout ),
	.datad(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a60~portbdataout ),
	.cin(gnd),
	.combout(\Inoutmodule|Red[4]~58_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|Red[4]~58 .lut_mask = 16'hBA98;
defparam \Inoutmodule|Red[4]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y52_N8
cycloneive_lcell_comb \Inoutmodule|Red[4]~59 (
// Equation(s):
// \Inoutmodule|Red[4]~59_combout  = (\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [2] & ((\Inoutmodule|Red[4]~58_combout  & ((\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a124~portbdataout ))) # 
// (!\Inoutmodule|Red[4]~58_combout  & (\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a124~portbdataout )))) # (!\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [2] & (((\Inoutmodule|Red[4]~58_combout 
// ))))

	.dataa(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a124~portbdataout ),
	.datab(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datac(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a124~portbdataout ),
	.datad(\Inoutmodule|Red[4]~58_combout ),
	.cin(gnd),
	.combout(\Inoutmodule|Red[4]~59_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|Red[4]~59 .lut_mask = 16'hF388;
defparam \Inoutmodule|Red[4]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y52_N14
cycloneive_lcell_comb \Inoutmodule|Red[4]~60 (
// Equation(s):
// \Inoutmodule|Red[4]~60_combout  = (\Inoutmodule|Red[4]~57_combout  & (((\Inoutmodule|Red[4]~59_combout ) # (!\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [0])))) # (!\Inoutmodule|Red[4]~57_combout  & 
// (\Inoutmodule|Red[4]~52_combout  & ((\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [0]))))

	.dataa(\Inoutmodule|Red[4]~52_combout ),
	.datab(\Inoutmodule|Red[4]~57_combout ),
	.datac(\Inoutmodule|Red[4]~59_combout ),
	.datad(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.cin(gnd),
	.combout(\Inoutmodule|Red[4]~60_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|Red[4]~60 .lut_mask = 16'hE2CC;
defparam \Inoutmodule|Red[4]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y51_N22
cycloneive_lcell_comb \Inoutmodule|Red[4]~61 (
// Equation(s):
// \Inoutmodule|Red[4]~61_combout  = (\Inoutmodule|Red[0]~12_combout  & ((\Inoutmodule|Red[4]~60_combout ) # ((\Inoutmodule|Red[0]~11_combout  & \Inoutmodule|Red[4]~50_combout )))) # (!\Inoutmodule|Red[0]~12_combout  & (\Inoutmodule|Red[0]~11_combout  & 
// (\Inoutmodule|Red[4]~50_combout )))

	.dataa(\Inoutmodule|Red[0]~12_combout ),
	.datab(\Inoutmodule|Red[0]~11_combout ),
	.datac(\Inoutmodule|Red[4]~50_combout ),
	.datad(\Inoutmodule|Red[4]~60_combout ),
	.cin(gnd),
	.combout(\Inoutmodule|Red[4]~61_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|Red[4]~61 .lut_mask = 16'hEAC0;
defparam \Inoutmodule|Red[4]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X81_Y0_N15
cycloneive_io_ibuf \Cam_data[1]~input (
	.i(Cam_data[1]),
	.ibar(gnd),
	.o(\Cam_data[1]~input_o ));
// synopsys translate_off
defparam \Cam_data[1]~input .bus_hold = "false";
defparam \Cam_data[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X73_Y26_N6
cycloneive_lcell_comb \Inoutmodule|temp~7 (
// Equation(s):
// \Inoutmodule|temp~7_combout  = (!\Inoutmodule|state.PREP~q  & \Cam_data[1]~input_o )

	.dataa(gnd),
	.datab(\Inoutmodule|state.PREP~q ),
	.datac(\Cam_data[1]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Inoutmodule|temp~7_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|temp~7 .lut_mask = 16'h3030;
defparam \Inoutmodule|temp~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y26_N7
dffeas \Inoutmodule|temp[1] (
	.clk(\Cam_pclk~input_o ),
	.d(\Inoutmodule|temp~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Inoutmodule|temp[5]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inoutmodule|temp [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Inoutmodule|temp[1] .is_wysiwyg = "true";
defparam \Inoutmodule|temp[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y34_N20
cycloneive_lcell_comb \Inoutmodule|encryption_module1|G_prev~19 (
// Equation(s):
// \Inoutmodule|encryption_module1|G_prev~19_combout  = \Inoutmodule|encryption_module1|G_prev [19] $ (\Inoutmodule|encryption_module1|G_prev [6] $ (\Inoutmodule|encryption_module1|G_prev [12] $ (\Inoutmodule|encryption_module1|G_xor2 [7])))

	.dataa(\Inoutmodule|encryption_module1|G_prev [19]),
	.datab(\Inoutmodule|encryption_module1|G_prev [6]),
	.datac(\Inoutmodule|encryption_module1|G_prev [12]),
	.datad(\Inoutmodule|encryption_module1|G_xor2 [7]),
	.cin(gnd),
	.combout(\Inoutmodule|encryption_module1|G_prev~19_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|encryption_module1|G_prev~19 .lut_mask = 16'h6996;
defparam \Inoutmodule|encryption_module1|G_prev~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y34_N21
dffeas \Inoutmodule|encryption_module1|G_prev[12] (
	.clk(\Inoutmodule|encryption_module1|always0~0clkctrl_outclk ),
	.d(\Inoutmodule|encryption_module1|G_prev~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inoutmodule|encryption_module1|G_prev [12]),
	.prn(vcc));
// synopsys translate_off
defparam \Inoutmodule|encryption_module1|G_prev[12] .is_wysiwyg = "true";
defparam \Inoutmodule|encryption_module1|G_prev[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y34_N24
cycloneive_lcell_comb \Inoutmodule|encryption_module1|G_xor2[15] (
// Equation(s):
// \Inoutmodule|encryption_module1|G_xor2 [15] = \Inoutmodule|encryption_module1|G_prev [9] $ (\Inoutmodule|encryption_module1|G_prev [15] $ (\Inoutmodule|encryption_module1|G_prev [2] $ (\Inoutmodule|encryption_module1|G_prev [22])))

	.dataa(\Inoutmodule|encryption_module1|G_prev [9]),
	.datab(\Inoutmodule|encryption_module1|G_prev [15]),
	.datac(\Inoutmodule|encryption_module1|G_prev [2]),
	.datad(\Inoutmodule|encryption_module1|G_prev [22]),
	.cin(gnd),
	.combout(\Inoutmodule|encryption_module1|G_xor2 [15]),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|encryption_module1|G_xor2[15] .lut_mask = 16'h6996;
defparam \Inoutmodule|encryption_module1|G_xor2[15] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y34_N12
cycloneive_lcell_comb \Inoutmodule|encryption_module1|G_prev~22 (
// Equation(s):
// \Inoutmodule|encryption_module1|G_prev~22_combout  = \Inoutmodule|encryption_module1|G_prev [10] $ (\Inoutmodule|encryption_module1|G_prev [4] $ (\Inoutmodule|encryption_module1|G_prev [17] $ (\Inoutmodule|encryption_module1|G_xor2 [15])))

	.dataa(\Inoutmodule|encryption_module1|G_prev [10]),
	.datab(\Inoutmodule|encryption_module1|G_prev [4]),
	.datac(\Inoutmodule|encryption_module1|G_prev [17]),
	.datad(\Inoutmodule|encryption_module1|G_xor2 [15]),
	.cin(gnd),
	.combout(\Inoutmodule|encryption_module1|G_prev~22_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|encryption_module1|G_prev~22 .lut_mask = 16'h6996;
defparam \Inoutmodule|encryption_module1|G_prev~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y34_N13
dffeas \Inoutmodule|encryption_module1|G_prev[15] (
	.clk(\Inoutmodule|encryption_module1|always0~0clkctrl_outclk ),
	.d(\Inoutmodule|encryption_module1|G_prev~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inoutmodule|encryption_module1|G_prev [15]),
	.prn(vcc));
// synopsys translate_off
defparam \Inoutmodule|encryption_module1|G_prev[15] .is_wysiwyg = "true";
defparam \Inoutmodule|encryption_module1|G_prev[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y34_N8
cycloneive_lcell_comb \Inoutmodule|encryption_module1|G_prev~27 (
// Equation(s):
// \Inoutmodule|encryption_module1|G_prev~27_combout  = \Inoutmodule|encryption_module1|G_xor2 [20] $ (\Inoutmodule|encryption_module1|G_xor2 [15])

	.dataa(gnd),
	.datab(\Inoutmodule|encryption_module1|G_xor2 [20]),
	.datac(gnd),
	.datad(\Inoutmodule|encryption_module1|G_xor2 [15]),
	.cin(gnd),
	.combout(\Inoutmodule|encryption_module1|G_prev~27_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|encryption_module1|G_prev~27 .lut_mask = 16'h33CC;
defparam \Inoutmodule|encryption_module1|G_prev~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y34_N9
dffeas \Inoutmodule|encryption_module1|G_prev[20] (
	.clk(\Inoutmodule|encryption_module1|always0~0clkctrl_outclk ),
	.d(\Inoutmodule|encryption_module1|G_prev~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inoutmodule|encryption_module1|G_prev [20]),
	.prn(vcc));
// synopsys translate_off
defparam \Inoutmodule|encryption_module1|G_prev[20] .is_wysiwyg = "true";
defparam \Inoutmodule|encryption_module1|G_prev[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y34_N18
cycloneive_lcell_comb \Inoutmodule|encryption_module1|G_xor2[13] (
// Equation(s):
// \Inoutmodule|encryption_module1|G_xor2 [13] = \Inoutmodule|encryption_module1|G_prev [13] $ (\Inoutmodule|encryption_module1|G_prev [20] $ (\Inoutmodule|encryption_module1|G_prev [7] $ (\Inoutmodule|encryption_module1|G_prev [0])))

	.dataa(\Inoutmodule|encryption_module1|G_prev [13]),
	.datab(\Inoutmodule|encryption_module1|G_prev [20]),
	.datac(\Inoutmodule|encryption_module1|G_prev [7]),
	.datad(\Inoutmodule|encryption_module1|G_prev [0]),
	.cin(gnd),
	.combout(\Inoutmodule|encryption_module1|G_xor2 [13]),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|encryption_module1|G_xor2[13] .lut_mask = 16'h6996;
defparam \Inoutmodule|encryption_module1|G_xor2[13] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y34_N22
cycloneive_lcell_comb \Inoutmodule|encryption_module1|G_prev~20 (
// Equation(s):
// \Inoutmodule|encryption_module1|G_prev~20_combout  = \Inoutmodule|encryption_module1|G_prev [8] $ (\Inoutmodule|encryption_module1|G_prev [15] $ (\Inoutmodule|encryption_module1|G_prev [2] $ (\Inoutmodule|encryption_module1|G_xor2 [13])))

	.dataa(\Inoutmodule|encryption_module1|G_prev [8]),
	.datab(\Inoutmodule|encryption_module1|G_prev [15]),
	.datac(\Inoutmodule|encryption_module1|G_prev [2]),
	.datad(\Inoutmodule|encryption_module1|G_xor2 [13]),
	.cin(gnd),
	.combout(\Inoutmodule|encryption_module1|G_prev~20_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|encryption_module1|G_prev~20 .lut_mask = 16'h6996;
defparam \Inoutmodule|encryption_module1|G_prev~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y34_N23
dffeas \Inoutmodule|encryption_module1|G_prev[13] (
	.clk(\Inoutmodule|encryption_module1|always0~0clkctrl_outclk ),
	.d(\Inoutmodule|encryption_module1|G_prev~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inoutmodule|encryption_module1|G_prev [13]),
	.prn(vcc));
// synopsys translate_off
defparam \Inoutmodule|encryption_module1|G_prev[13] .is_wysiwyg = "true";
defparam \Inoutmodule|encryption_module1|G_prev[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y34_N0
cycloneive_lcell_comb \Inoutmodule|encryption_module1|G_prev~28 (
// Equation(s):
// \Inoutmodule|encryption_module1|G_prev~28_combout  = \Inoutmodule|encryption_module1|G_xor2 [21] $ (\Inoutmodule|encryption_module1|G_xor2 [16])

	.dataa(\Inoutmodule|encryption_module1|G_xor2 [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(\Inoutmodule|encryption_module1|G_xor2 [16]),
	.cin(gnd),
	.combout(\Inoutmodule|encryption_module1|G_prev~28_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|encryption_module1|G_prev~28 .lut_mask = 16'h55AA;
defparam \Inoutmodule|encryption_module1|G_prev~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y34_N1
dffeas \Inoutmodule|encryption_module1|G_prev[21] (
	.clk(\Inoutmodule|encryption_module1|always0~0clkctrl_outclk ),
	.d(\Inoutmodule|encryption_module1|G_prev~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inoutmodule|encryption_module1|G_prev [21]),
	.prn(vcc));
// synopsys translate_off
defparam \Inoutmodule|encryption_module1|G_prev[21] .is_wysiwyg = "true";
defparam \Inoutmodule|encryption_module1|G_prev[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y34_N16
cycloneive_lcell_comb \Inoutmodule|encryption_module1|G_prev~35 (
// Equation(s):
// \Inoutmodule|encryption_module1|G_prev~35_combout  = \Inoutmodule|encryption_module1|G_prev [25] $ (\Inoutmodule|encryption_module1|G_prev [17] $ (\Inoutmodule|encryption_module1|G_prev [30] $ (\Inoutmodule|encryption_module1|G_prev [12])))

	.dataa(\Inoutmodule|encryption_module1|G_prev [25]),
	.datab(\Inoutmodule|encryption_module1|G_prev [17]),
	.datac(\Inoutmodule|encryption_module1|G_prev [30]),
	.datad(\Inoutmodule|encryption_module1|G_prev [12]),
	.cin(gnd),
	.combout(\Inoutmodule|encryption_module1|G_prev~35_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|encryption_module1|G_prev~35 .lut_mask = 16'h6996;
defparam \Inoutmodule|encryption_module1|G_prev~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y34_N17
dffeas \Inoutmodule|encryption_module1|G_prev[30] (
	.clk(\Inoutmodule|encryption_module1|always0~0clkctrl_outclk ),
	.d(\Inoutmodule|encryption_module1|G_prev~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inoutmodule|encryption_module1|G_prev [30]),
	.prn(vcc));
// synopsys translate_off
defparam \Inoutmodule|encryption_module1|G_prev[30] .is_wysiwyg = "true";
defparam \Inoutmodule|encryption_module1|G_prev[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y34_N28
cycloneive_lcell_comb \Inoutmodule|encryption_module1|G_xor2[23] (
// Equation(s):
// \Inoutmodule|encryption_module1|G_xor2 [23] = \Inoutmodule|encryption_module1|G_prev [17] $ (\Inoutmodule|encryption_module1|G_prev [10] $ (\Inoutmodule|encryption_module1|G_prev [30] $ (\Inoutmodule|encryption_module1|G_prev [23])))

	.dataa(\Inoutmodule|encryption_module1|G_prev [17]),
	.datab(\Inoutmodule|encryption_module1|G_prev [10]),
	.datac(\Inoutmodule|encryption_module1|G_prev [30]),
	.datad(\Inoutmodule|encryption_module1|G_prev [23]),
	.cin(gnd),
	.combout(\Inoutmodule|encryption_module1|G_xor2 [23]),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|encryption_module1|G_xor2[23] .lut_mask = 16'h6996;
defparam \Inoutmodule|encryption_module1|G_xor2[23] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y34_N14
cycloneive_lcell_comb \Inoutmodule|encryption_module1|G_prev~33 (
// Equation(s):
// \Inoutmodule|encryption_module1|G_prev~33_combout  = \Inoutmodule|encryption_module1|G_prev [15] $ (\Inoutmodule|encryption_module1|G_prev [28] $ (\Inoutmodule|encryption_module1|G_xor2 [23]))

	.dataa(\Inoutmodule|encryption_module1|G_prev [15]),
	.datab(gnd),
	.datac(\Inoutmodule|encryption_module1|G_prev [28]),
	.datad(\Inoutmodule|encryption_module1|G_xor2 [23]),
	.cin(gnd),
	.combout(\Inoutmodule|encryption_module1|G_prev~33_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|encryption_module1|G_prev~33 .lut_mask = 16'hA55A;
defparam \Inoutmodule|encryption_module1|G_prev~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y34_N15
dffeas \Inoutmodule|encryption_module1|G_prev[28] (
	.clk(\Inoutmodule|encryption_module1|always0~0clkctrl_outclk ),
	.d(\Inoutmodule|encryption_module1|G_prev~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inoutmodule|encryption_module1|G_prev [28]),
	.prn(vcc));
// synopsys translate_off
defparam \Inoutmodule|encryption_module1|G_prev[28] .is_wysiwyg = "true";
defparam \Inoutmodule|encryption_module1|G_prev[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y34_N12
cycloneive_lcell_comb \Inoutmodule|encryption_module1|G_xor2[21] (
// Equation(s):
// \Inoutmodule|encryption_module1|G_xor2 [21] = \Inoutmodule|encryption_module1|G_prev [8] $ (\Inoutmodule|encryption_module1|G_prev [21] $ (\Inoutmodule|encryption_module1|G_prev [28] $ (\Inoutmodule|encryption_module1|G_prev [15])))

	.dataa(\Inoutmodule|encryption_module1|G_prev [8]),
	.datab(\Inoutmodule|encryption_module1|G_prev [21]),
	.datac(\Inoutmodule|encryption_module1|G_prev [28]),
	.datad(\Inoutmodule|encryption_module1|G_prev [15]),
	.cin(gnd),
	.combout(\Inoutmodule|encryption_module1|G_xor2 [21]),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|encryption_module1|G_xor2[21] .lut_mask = 16'h6996;
defparam \Inoutmodule|encryption_module1|G_xor2[21] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y34_N26
cycloneive_lcell_comb \Inoutmodule|encryption_module1|G_prev~40 (
// Equation(s):
// \Inoutmodule|encryption_module1|G_prev~40_combout  = \Inoutmodule|encryption_module1|G_prev [13] $ (\Inoutmodule|encryption_module1|G_prev [26] $ (\Inoutmodule|encryption_module1|G_xor2 [21]))

	.dataa(gnd),
	.datab(\Inoutmodule|encryption_module1|G_prev [13]),
	.datac(\Inoutmodule|encryption_module1|G_prev [26]),
	.datad(\Inoutmodule|encryption_module1|G_xor2 [21]),
	.cin(gnd),
	.combout(\Inoutmodule|encryption_module1|G_prev~40_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|encryption_module1|G_prev~40 .lut_mask = 16'hC33C;
defparam \Inoutmodule|encryption_module1|G_prev~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y34_N27
dffeas \Inoutmodule|encryption_module1|G_prev[26] (
	.clk(\Inoutmodule|encryption_module1|always0~0clkctrl_outclk ),
	.d(\Inoutmodule|encryption_module1|G_prev~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inoutmodule|encryption_module1|G_prev [26]),
	.prn(vcc));
// synopsys translate_off
defparam \Inoutmodule|encryption_module1|G_prev[26] .is_wysiwyg = "true";
defparam \Inoutmodule|encryption_module1|G_prev[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y34_N0
cycloneive_lcell_comb \Inoutmodule|encryption_module1|G_prev~36 (
// Equation(s):
// \Inoutmodule|encryption_module1|G_prev~36_combout  = \Inoutmodule|encryption_module1|G_prev [26] $ (\Inoutmodule|encryption_module1|G_prev [18] $ (\Inoutmodule|encryption_module1|G_prev [31] $ (\Inoutmodule|encryption_module1|G_prev [13])))

	.dataa(\Inoutmodule|encryption_module1|G_prev [26]),
	.datab(\Inoutmodule|encryption_module1|G_prev [18]),
	.datac(\Inoutmodule|encryption_module1|G_prev [31]),
	.datad(\Inoutmodule|encryption_module1|G_prev [13]),
	.cin(gnd),
	.combout(\Inoutmodule|encryption_module1|G_prev~36_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|encryption_module1|G_prev~36 .lut_mask = 16'h6996;
defparam \Inoutmodule|encryption_module1|G_prev~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y34_N1
dffeas \Inoutmodule|encryption_module1|G_prev[31] (
	.clk(\Inoutmodule|encryption_module1|always0~0clkctrl_outclk ),
	.d(\Inoutmodule|encryption_module1|G_prev~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inoutmodule|encryption_module1|G_prev [31]),
	.prn(vcc));
// synopsys translate_off
defparam \Inoutmodule|encryption_module1|G_prev[31] .is_wysiwyg = "true";
defparam \Inoutmodule|encryption_module1|G_prev[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y34_N10
cycloneive_lcell_comb \Inoutmodule|encryption_module1|G_xor2[24] (
// Equation(s):
// \Inoutmodule|encryption_module1|G_xor2 [24] = \Inoutmodule|encryption_module1|G_prev [24] $ (\Inoutmodule|encryption_module1|G_prev [31] $ (\Inoutmodule|encryption_module1|G_prev [11] $ (\Inoutmodule|encryption_module1|G_prev [18])))

	.dataa(\Inoutmodule|encryption_module1|G_prev [24]),
	.datab(\Inoutmodule|encryption_module1|G_prev [31]),
	.datac(\Inoutmodule|encryption_module1|G_prev [11]),
	.datad(\Inoutmodule|encryption_module1|G_prev [18]),
	.cin(gnd),
	.combout(\Inoutmodule|encryption_module1|G_xor2 [24]),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|encryption_module1|G_xor2[24] .lut_mask = 16'h6996;
defparam \Inoutmodule|encryption_module1|G_xor2[24] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y34_N6
cycloneive_lcell_comb \Inoutmodule|encryption_module1|G_xor1[26] (
// Equation(s):
// \Inoutmodule|encryption_module1|G_xor1 [26] = \Inoutmodule|encryption_module1|G_prev [26] $ (\Inoutmodule|encryption_module1|G_prev [13])

	.dataa(gnd),
	.datab(gnd),
	.datac(\Inoutmodule|encryption_module1|G_prev [26]),
	.datad(\Inoutmodule|encryption_module1|G_prev [13]),
	.cin(gnd),
	.combout(\Inoutmodule|encryption_module1|G_xor1 [26]),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|encryption_module1|G_xor1[26] .lut_mask = 16'h0FF0;
defparam \Inoutmodule|encryption_module1|G_xor1[26] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y34_N12
cycloneive_lcell_comb \Inoutmodule|encryption_module1|G_prev~31 (
// Equation(s):
// \Inoutmodule|encryption_module1|G_prev~31_combout  = \Inoutmodule|encryption_module1|G_prev [6] $ (\Inoutmodule|encryption_module1|G_prev [19] $ (\Inoutmodule|encryption_module1|G_xor2 [24] $ (\Inoutmodule|encryption_module1|G_xor1 [26])))

	.dataa(\Inoutmodule|encryption_module1|G_prev [6]),
	.datab(\Inoutmodule|encryption_module1|G_prev [19]),
	.datac(\Inoutmodule|encryption_module1|G_xor2 [24]),
	.datad(\Inoutmodule|encryption_module1|G_xor1 [26]),
	.cin(gnd),
	.combout(\Inoutmodule|encryption_module1|G_prev~31_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|encryption_module1|G_prev~31 .lut_mask = 16'h6996;
defparam \Inoutmodule|encryption_module1|G_prev~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y34_N13
dffeas \Inoutmodule|encryption_module1|G_prev[24] (
	.clk(\Inoutmodule|encryption_module1|always0~0clkctrl_outclk ),
	.d(\Inoutmodule|encryption_module1|G_prev~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inoutmodule|encryption_module1|G_prev [24]),
	.prn(vcc));
// synopsys translate_off
defparam \Inoutmodule|encryption_module1|G_prev[24] .is_wysiwyg = "true";
defparam \Inoutmodule|encryption_module1|G_prev[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y34_N4
cycloneive_lcell_comb \Inoutmodule|encryption_module1|G_xor2[17] (
// Equation(s):
// \Inoutmodule|encryption_module1|G_xor2 [17] = \Inoutmodule|encryption_module1|G_prev [24] $ (\Inoutmodule|encryption_module1|G_prev [11] $ (\Inoutmodule|encryption_module1|G_prev [17] $ (\Inoutmodule|encryption_module1|G_prev [4])))

	.dataa(\Inoutmodule|encryption_module1|G_prev [24]),
	.datab(\Inoutmodule|encryption_module1|G_prev [11]),
	.datac(\Inoutmodule|encryption_module1|G_prev [17]),
	.datad(\Inoutmodule|encryption_module1|G_prev [4]),
	.cin(gnd),
	.combout(\Inoutmodule|encryption_module1|G_xor2 [17]),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|encryption_module1|G_xor2[17] .lut_mask = 16'h6996;
defparam \Inoutmodule|encryption_module1|G_xor2[17] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y34_N22
cycloneive_lcell_comb \Inoutmodule|encryption_module1|G_prev~29 (
// Equation(s):
// \Inoutmodule|encryption_module1|G_prev~29_combout  = \Inoutmodule|encryption_module1|G_xor2 [22] $ (\Inoutmodule|encryption_module1|G_xor2 [17])

	.dataa(gnd),
	.datab(\Inoutmodule|encryption_module1|G_xor2 [22]),
	.datac(gnd),
	.datad(\Inoutmodule|encryption_module1|G_xor2 [17]),
	.cin(gnd),
	.combout(\Inoutmodule|encryption_module1|G_prev~29_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|encryption_module1|G_prev~29 .lut_mask = 16'h33CC;
defparam \Inoutmodule|encryption_module1|G_prev~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y34_N23
dffeas \Inoutmodule|encryption_module1|G_prev[22] (
	.clk(\Inoutmodule|encryption_module1|always0~0clkctrl_outclk ),
	.d(\Inoutmodule|encryption_module1|G_prev~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inoutmodule|encryption_module1|G_prev [22]),
	.prn(vcc));
// synopsys translate_off
defparam \Inoutmodule|encryption_module1|G_prev[22] .is_wysiwyg = "true";
defparam \Inoutmodule|encryption_module1|G_prev[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y34_N22
cycloneive_lcell_comb \Inoutmodule|encryption_module1|G_prev~34 (
// Equation(s):
// \Inoutmodule|encryption_module1|G_prev~34_combout  = \Inoutmodule|encryption_module1|G_prev [16] $ (\Inoutmodule|encryption_module1|G_prev [29] $ (\Inoutmodule|encryption_module1|G_xor2 [24]))

	.dataa(\Inoutmodule|encryption_module1|G_prev [16]),
	.datab(gnd),
	.datac(\Inoutmodule|encryption_module1|G_prev [29]),
	.datad(\Inoutmodule|encryption_module1|G_xor2 [24]),
	.cin(gnd),
	.combout(\Inoutmodule|encryption_module1|G_prev~34_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|encryption_module1|G_prev~34 .lut_mask = 16'hA55A;
defparam \Inoutmodule|encryption_module1|G_prev~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y34_N23
dffeas \Inoutmodule|encryption_module1|G_prev[29] (
	.clk(\Inoutmodule|encryption_module1|always0~0clkctrl_outclk ),
	.d(\Inoutmodule|encryption_module1|G_prev~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inoutmodule|encryption_module1|G_prev [29]),
	.prn(vcc));
// synopsys translate_off
defparam \Inoutmodule|encryption_module1|G_prev[29] .is_wysiwyg = "true";
defparam \Inoutmodule|encryption_module1|G_prev[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y34_N18
cycloneive_lcell_comb \Inoutmodule|encryption_module1|G_xor2[22] (
// Equation(s):
// \Inoutmodule|encryption_module1|G_xor2 [22] = \Inoutmodule|encryption_module1|G_prev [22] $ (\Inoutmodule|encryption_module1|G_prev [29] $ (\Inoutmodule|encryption_module1|G_prev [16] $ (\Inoutmodule|encryption_module1|G_prev [9])))

	.dataa(\Inoutmodule|encryption_module1|G_prev [22]),
	.datab(\Inoutmodule|encryption_module1|G_prev [29]),
	.datac(\Inoutmodule|encryption_module1|G_prev [16]),
	.datad(\Inoutmodule|encryption_module1|G_prev [9]),
	.cin(gnd),
	.combout(\Inoutmodule|encryption_module1|G_xor2 [22]),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|encryption_module1|G_xor2[22] .lut_mask = 16'h6996;
defparam \Inoutmodule|encryption_module1|G_xor2[22] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y34_N6
cycloneive_lcell_comb \Inoutmodule|encryption_module1|G_prev~32 (
// Equation(s):
// \Inoutmodule|encryption_module1|G_prev~32_combout  = \Inoutmodule|encryption_module1|G_prev [14] $ (\Inoutmodule|encryption_module1|G_prev [27] $ (\Inoutmodule|encryption_module1|G_xor2 [22]))

	.dataa(\Inoutmodule|encryption_module1|G_prev [14]),
	.datab(gnd),
	.datac(\Inoutmodule|encryption_module1|G_prev [27]),
	.datad(\Inoutmodule|encryption_module1|G_xor2 [22]),
	.cin(gnd),
	.combout(\Inoutmodule|encryption_module1|G_prev~32_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|encryption_module1|G_prev~32 .lut_mask = 16'hA55A;
defparam \Inoutmodule|encryption_module1|G_prev~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y34_N7
dffeas \Inoutmodule|encryption_module1|G_prev[27] (
	.clk(\Inoutmodule|encryption_module1|always0~0clkctrl_outclk ),
	.d(\Inoutmodule|encryption_module1|G_prev~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inoutmodule|encryption_module1|G_prev [27]),
	.prn(vcc));
// synopsys translate_off
defparam \Inoutmodule|encryption_module1|G_prev[27] .is_wysiwyg = "true";
defparam \Inoutmodule|encryption_module1|G_prev[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y34_N2
cycloneive_lcell_comb \Inoutmodule|encryption_module1|G_xor2[20] (
// Equation(s):
// \Inoutmodule|encryption_module1|G_xor2 [20] = \Inoutmodule|encryption_module1|G_prev [27] $ (\Inoutmodule|encryption_module1|G_prev [20] $ (\Inoutmodule|encryption_module1|G_prev [7] $ (\Inoutmodule|encryption_module1|G_prev [14])))

	.dataa(\Inoutmodule|encryption_module1|G_prev [27]),
	.datab(\Inoutmodule|encryption_module1|G_prev [20]),
	.datac(\Inoutmodule|encryption_module1|G_prev [7]),
	.datad(\Inoutmodule|encryption_module1|G_prev [14]),
	.cin(gnd),
	.combout(\Inoutmodule|encryption_module1|G_xor2 [20]),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|encryption_module1|G_xor2[20] .lut_mask = 16'h6996;
defparam \Inoutmodule|encryption_module1|G_xor2[20] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y34_N4
cycloneive_lcell_comb \Inoutmodule|encryption_module1|G_prev~39 (
// Equation(s):
// \Inoutmodule|encryption_module1|G_prev~39_combout  = \Inoutmodule|encryption_module1|G_prev [12] $ (\Inoutmodule|encryption_module1|G_prev [25] $ (\Inoutmodule|encryption_module1|G_xor2 [20]))

	.dataa(gnd),
	.datab(\Inoutmodule|encryption_module1|G_prev [12]),
	.datac(\Inoutmodule|encryption_module1|G_prev [25]),
	.datad(\Inoutmodule|encryption_module1|G_xor2 [20]),
	.cin(gnd),
	.combout(\Inoutmodule|encryption_module1|G_prev~39_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|encryption_module1|G_prev~39 .lut_mask = 16'hC33C;
defparam \Inoutmodule|encryption_module1|G_prev~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y34_N5
dffeas \Inoutmodule|encryption_module1|G_prev[25] (
	.clk(\Inoutmodule|encryption_module1|always0~0clkctrl_outclk ),
	.d(\Inoutmodule|encryption_module1|G_prev~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inoutmodule|encryption_module1|G_prev [25]),
	.prn(vcc));
// synopsys translate_off
defparam \Inoutmodule|encryption_module1|G_prev[25] .is_wysiwyg = "true";
defparam \Inoutmodule|encryption_module1|G_prev[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y34_N30
cycloneive_lcell_comb \Inoutmodule|encryption_module1|G_xor1[25] (
// Equation(s):
// \Inoutmodule|encryption_module1|G_xor1 [25] = \Inoutmodule|encryption_module1|G_prev [25] $ (\Inoutmodule|encryption_module1|G_prev [12])

	.dataa(gnd),
	.datab(gnd),
	.datac(\Inoutmodule|encryption_module1|G_prev [25]),
	.datad(\Inoutmodule|encryption_module1|G_prev [12]),
	.cin(gnd),
	.combout(\Inoutmodule|encryption_module1|G_xor1 [25]),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|encryption_module1|G_xor1[25] .lut_mask = 16'h0FF0;
defparam \Inoutmodule|encryption_module1|G_xor1[25] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y34_N24
cycloneive_lcell_comb \Inoutmodule|encryption_module1|G_prev~30 (
// Equation(s):
// \Inoutmodule|encryption_module1|G_prev~30_combout  = \Inoutmodule|encryption_module1|G_xor1 [25] $ (\Inoutmodule|encryption_module1|G_prev [18] $ (\Inoutmodule|encryption_module1|G_prev [5] $ (\Inoutmodule|encryption_module1|G_xor2 [23])))

	.dataa(\Inoutmodule|encryption_module1|G_xor1 [25]),
	.datab(\Inoutmodule|encryption_module1|G_prev [18]),
	.datac(\Inoutmodule|encryption_module1|G_prev [5]),
	.datad(\Inoutmodule|encryption_module1|G_xor2 [23]),
	.cin(gnd),
	.combout(\Inoutmodule|encryption_module1|G_prev~30_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|encryption_module1|G_prev~30 .lut_mask = 16'h6996;
defparam \Inoutmodule|encryption_module1|G_prev~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y34_N25
dffeas \Inoutmodule|encryption_module1|G_prev[23] (
	.clk(\Inoutmodule|encryption_module1|always0~0clkctrl_outclk ),
	.d(\Inoutmodule|encryption_module1|G_prev~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inoutmodule|encryption_module1|G_prev [23]),
	.prn(vcc));
// synopsys translate_off
defparam \Inoutmodule|encryption_module1|G_prev[23] .is_wysiwyg = "true";
defparam \Inoutmodule|encryption_module1|G_prev[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y34_N28
cycloneive_lcell_comb \Inoutmodule|encryption_module1|G_xor2[16] (
// Equation(s):
// \Inoutmodule|encryption_module1|G_xor2 [16] = \Inoutmodule|encryption_module1|G_prev [10] $ (\Inoutmodule|encryption_module1|G_prev [23] $ (\Inoutmodule|encryption_module1|G_prev [16] $ (\Inoutmodule|encryption_module1|G_prev [3])))

	.dataa(\Inoutmodule|encryption_module1|G_prev [10]),
	.datab(\Inoutmodule|encryption_module1|G_prev [23]),
	.datac(\Inoutmodule|encryption_module1|G_prev [16]),
	.datad(\Inoutmodule|encryption_module1|G_prev [3]),
	.cin(gnd),
	.combout(\Inoutmodule|encryption_module1|G_xor2 [16]),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|encryption_module1|G_xor2[16] .lut_mask = 16'h6996;
defparam \Inoutmodule|encryption_module1|G_xor2[16] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y34_N30
cycloneive_lcell_comb \Inoutmodule|encryption_module1|G_prev~23 (
// Equation(s):
// \Inoutmodule|encryption_module1|G_prev~23_combout  = \Inoutmodule|encryption_module1|G_prev [18] $ (\Inoutmodule|encryption_module1|G_prev [11] $ (\Inoutmodule|encryption_module1|G_prev [5] $ (\Inoutmodule|encryption_module1|G_xor2 [16])))

	.dataa(\Inoutmodule|encryption_module1|G_prev [18]),
	.datab(\Inoutmodule|encryption_module1|G_prev [11]),
	.datac(\Inoutmodule|encryption_module1|G_prev [5]),
	.datad(\Inoutmodule|encryption_module1|G_xor2 [16]),
	.cin(gnd),
	.combout(\Inoutmodule|encryption_module1|G_prev~23_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|encryption_module1|G_prev~23 .lut_mask = 16'h6996;
defparam \Inoutmodule|encryption_module1|G_prev~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y34_N31
dffeas \Inoutmodule|encryption_module1|G_prev[16] (
	.clk(\Inoutmodule|encryption_module1|always0~0clkctrl_outclk ),
	.d(\Inoutmodule|encryption_module1|G_prev~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inoutmodule|encryption_module1|G_prev [16]),
	.prn(vcc));
// synopsys translate_off
defparam \Inoutmodule|encryption_module1|G_prev[16] .is_wysiwyg = "true";
defparam \Inoutmodule|encryption_module1|G_prev[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y34_N2
cycloneive_lcell_comb \Inoutmodule|encryption_module1|G_xor2[14] (
// Equation(s):
// \Inoutmodule|encryption_module1|G_xor2 [14] = \Inoutmodule|encryption_module1|G_prev [8] $ (\Inoutmodule|encryption_module1|G_prev [14] $ (\Inoutmodule|encryption_module1|G_prev [21] $ (\Inoutmodule|encryption_module1|G_prev [1])))

	.dataa(\Inoutmodule|encryption_module1|G_prev [8]),
	.datab(\Inoutmodule|encryption_module1|G_prev [14]),
	.datac(\Inoutmodule|encryption_module1|G_prev [21]),
	.datad(\Inoutmodule|encryption_module1|G_prev [1]),
	.cin(gnd),
	.combout(\Inoutmodule|encryption_module1|G_xor2 [14]),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|encryption_module1|G_xor2[14] .lut_mask = 16'h6996;
defparam \Inoutmodule|encryption_module1|G_xor2[14] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y34_N6
cycloneive_lcell_comb \Inoutmodule|encryption_module1|G_prev~21 (
// Equation(s):
// \Inoutmodule|encryption_module1|G_prev~21_combout  = \Inoutmodule|encryption_module1|G_prev [3] $ (\Inoutmodule|encryption_module1|G_prev [9] $ (\Inoutmodule|encryption_module1|G_prev [16] $ (\Inoutmodule|encryption_module1|G_xor2 [14])))

	.dataa(\Inoutmodule|encryption_module1|G_prev [3]),
	.datab(\Inoutmodule|encryption_module1|G_prev [9]),
	.datac(\Inoutmodule|encryption_module1|G_prev [16]),
	.datad(\Inoutmodule|encryption_module1|G_xor2 [14]),
	.cin(gnd),
	.combout(\Inoutmodule|encryption_module1|G_prev~21_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|encryption_module1|G_prev~21 .lut_mask = 16'h6996;
defparam \Inoutmodule|encryption_module1|G_prev~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y34_N7
dffeas \Inoutmodule|encryption_module1|G_prev[14] (
	.clk(\Inoutmodule|encryption_module1|always0~0clkctrl_outclk ),
	.d(\Inoutmodule|encryption_module1|G_prev~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inoutmodule|encryption_module1|G_prev [14]),
	.prn(vcc));
// synopsys translate_off
defparam \Inoutmodule|encryption_module1|G_prev[14] .is_wysiwyg = "true";
defparam \Inoutmodule|encryption_module1|G_prev[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y34_N28
cycloneive_lcell_comb \Inoutmodule|encryption_module1|G_xor2[7] (
// Equation(s):
// \Inoutmodule|encryption_module1|G_xor2 [7] = \Inoutmodule|encryption_module1|G_prev [7] $ (\Inoutmodule|encryption_module1|G_prev [1] $ (\Inoutmodule|encryption_module1|G_prev [14]))

	.dataa(\Inoutmodule|encryption_module1|G_prev [7]),
	.datab(gnd),
	.datac(\Inoutmodule|encryption_module1|G_prev [1]),
	.datad(\Inoutmodule|encryption_module1|G_prev [14]),
	.cin(gnd),
	.combout(\Inoutmodule|encryption_module1|G_xor2 [7]),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|encryption_module1|G_xor2[7] .lut_mask = 16'hA55A;
defparam \Inoutmodule|encryption_module1|G_xor2[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y34_N26
cycloneive_lcell_comb \Inoutmodule|encryption_module1|G_prev~15 (
// Equation(s):
// \Inoutmodule|encryption_module1|G_prev~15_combout  = \Inoutmodule|encryption_module1|G_prev [2] $ (\Inoutmodule|encryption_module1|G_prev [9] $ (\Inoutmodule|encryption_module1|G_xor2 [7]))

	.dataa(\Inoutmodule|encryption_module1|G_prev [2]),
	.datab(gnd),
	.datac(\Inoutmodule|encryption_module1|G_prev [9]),
	.datad(\Inoutmodule|encryption_module1|G_xor2 [7]),
	.cin(gnd),
	.combout(\Inoutmodule|encryption_module1|G_prev~15_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|encryption_module1|G_prev~15 .lut_mask = 16'hA55A;
defparam \Inoutmodule|encryption_module1|G_prev~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y34_N27
dffeas \Inoutmodule|encryption_module1|G_prev[7] (
	.clk(\Inoutmodule|encryption_module1|always0~0clkctrl_outclk ),
	.d(\Inoutmodule|encryption_module1|G_prev~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inoutmodule|encryption_module1|G_prev [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Inoutmodule|encryption_module1|G_prev[7] .is_wysiwyg = "true";
defparam \Inoutmodule|encryption_module1|G_prev[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y34_N14
cycloneive_lcell_comb \Inoutmodule|encryption_module1|Equal1~5 (
// Equation(s):
// \Inoutmodule|encryption_module1|Equal1~5_combout  = (!\Inoutmodule|encryption_module1|G_prev [16] & (!\Inoutmodule|encryption_module1|G_prev [19] & (!\Inoutmodule|encryption_module1|G_prev [17] & !\Inoutmodule|encryption_module1|G_prev [18])))

	.dataa(\Inoutmodule|encryption_module1|G_prev [16]),
	.datab(\Inoutmodule|encryption_module1|G_prev [19]),
	.datac(\Inoutmodule|encryption_module1|G_prev [17]),
	.datad(\Inoutmodule|encryption_module1|G_prev [18]),
	.cin(gnd),
	.combout(\Inoutmodule|encryption_module1|Equal1~5_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|encryption_module1|Equal1~5 .lut_mask = 16'h0001;
defparam \Inoutmodule|encryption_module1|Equal1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y34_N10
cycloneive_lcell_comb \Inoutmodule|encryption_module1|Equal1~6 (
// Equation(s):
// \Inoutmodule|encryption_module1|Equal1~6_combout  = (!\Inoutmodule|encryption_module1|G_prev [20] & (!\Inoutmodule|encryption_module1|G_prev [22] & (!\Inoutmodule|encryption_module1|G_prev [21] & !\Inoutmodule|encryption_module1|G_prev [23])))

	.dataa(\Inoutmodule|encryption_module1|G_prev [20]),
	.datab(\Inoutmodule|encryption_module1|G_prev [22]),
	.datac(\Inoutmodule|encryption_module1|G_prev [21]),
	.datad(\Inoutmodule|encryption_module1|G_prev [23]),
	.cin(gnd),
	.combout(\Inoutmodule|encryption_module1|Equal1~6_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|encryption_module1|Equal1~6 .lut_mask = 16'h0001;
defparam \Inoutmodule|encryption_module1|Equal1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y34_N8
cycloneive_lcell_comb \Inoutmodule|encryption_module1|Equal1~7 (
// Equation(s):
// \Inoutmodule|encryption_module1|Equal1~7_combout  = (!\Inoutmodule|encryption_module1|G_prev [27] & (!\Inoutmodule|encryption_module1|G_prev [26] & (!\Inoutmodule|encryption_module1|G_prev [24] & !\Inoutmodule|encryption_module1|G_prev [25])))

	.dataa(\Inoutmodule|encryption_module1|G_prev [27]),
	.datab(\Inoutmodule|encryption_module1|G_prev [26]),
	.datac(\Inoutmodule|encryption_module1|G_prev [24]),
	.datad(\Inoutmodule|encryption_module1|G_prev [25]),
	.cin(gnd),
	.combout(\Inoutmodule|encryption_module1|Equal1~7_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|encryption_module1|Equal1~7 .lut_mask = 16'h0001;
defparam \Inoutmodule|encryption_module1|Equal1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y34_N10
cycloneive_lcell_comb \Inoutmodule|encryption_module1|Equal1~8 (
// Equation(s):
// \Inoutmodule|encryption_module1|Equal1~8_combout  = (!\Inoutmodule|encryption_module1|G_prev [29] & (!\Inoutmodule|encryption_module1|G_prev [31] & (!\Inoutmodule|encryption_module1|G_prev [30] & !\Inoutmodule|encryption_module1|G_prev [28])))

	.dataa(\Inoutmodule|encryption_module1|G_prev [29]),
	.datab(\Inoutmodule|encryption_module1|G_prev [31]),
	.datac(\Inoutmodule|encryption_module1|G_prev [30]),
	.datad(\Inoutmodule|encryption_module1|G_prev [28]),
	.cin(gnd),
	.combout(\Inoutmodule|encryption_module1|Equal1~8_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|encryption_module1|Equal1~8 .lut_mask = 16'h0001;
defparam \Inoutmodule|encryption_module1|Equal1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y34_N28
cycloneive_lcell_comb \Inoutmodule|encryption_module1|Equal1~9 (
// Equation(s):
// \Inoutmodule|encryption_module1|Equal1~9_combout  = (\Inoutmodule|encryption_module1|Equal1~5_combout  & (\Inoutmodule|encryption_module1|Equal1~6_combout  & (\Inoutmodule|encryption_module1|Equal1~7_combout  & 
// \Inoutmodule|encryption_module1|Equal1~8_combout )))

	.dataa(\Inoutmodule|encryption_module1|Equal1~5_combout ),
	.datab(\Inoutmodule|encryption_module1|Equal1~6_combout ),
	.datac(\Inoutmodule|encryption_module1|Equal1~7_combout ),
	.datad(\Inoutmodule|encryption_module1|Equal1~8_combout ),
	.cin(gnd),
	.combout(\Inoutmodule|encryption_module1|Equal1~9_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|encryption_module1|Equal1~9 .lut_mask = 16'h8000;
defparam \Inoutmodule|encryption_module1|Equal1~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y34_N12
cycloneive_lcell_comb \Inoutmodule|encryption_module1|G_prev~10 (
// Equation(s):
// \Inoutmodule|encryption_module1|G_prev~10_combout  = (\Inoutmodule|encryption_module1|Equal1~9_combout  & ((\Inoutmodule|encryption_module1|Equal1~4_combout ) # (\Inoutmodule|encryption_module1|G_prev [7] $ (\Inoutmodule|encryption_module1|G_prev [0])))) 
// # (!\Inoutmodule|encryption_module1|Equal1~9_combout  & (\Inoutmodule|encryption_module1|G_prev [7] $ ((\Inoutmodule|encryption_module1|G_prev [0]))))

	.dataa(\Inoutmodule|encryption_module1|G_prev [7]),
	.datab(\Inoutmodule|encryption_module1|Equal1~9_combout ),
	.datac(\Inoutmodule|encryption_module1|G_prev [0]),
	.datad(\Inoutmodule|encryption_module1|Equal1~4_combout ),
	.cin(gnd),
	.combout(\Inoutmodule|encryption_module1|G_prev~10_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|encryption_module1|G_prev~10 .lut_mask = 16'hDE5A;
defparam \Inoutmodule|encryption_module1|G_prev~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y34_N13
dffeas \Inoutmodule|encryption_module1|G_prev[0] (
	.clk(\Inoutmodule|encryption_module1|always0~0clkctrl_outclk ),
	.d(\Inoutmodule|encryption_module1|G_prev~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inoutmodule|encryption_module1|G_prev [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Inoutmodule|encryption_module1|G_prev[0] .is_wysiwyg = "true";
defparam \Inoutmodule|encryption_module1|G_prev[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y34_N8
cycloneive_lcell_comb \Inoutmodule|encryption_module1|G_xor2[6] (
// Equation(s):
// \Inoutmodule|encryption_module1|G_xor2 [6] = \Inoutmodule|encryption_module1|G_prev [6] $ (\Inoutmodule|encryption_module1|G_prev [0] $ (\Inoutmodule|encryption_module1|G_prev [13]))

	.dataa(gnd),
	.datab(\Inoutmodule|encryption_module1|G_prev [6]),
	.datac(\Inoutmodule|encryption_module1|G_prev [0]),
	.datad(\Inoutmodule|encryption_module1|G_prev [13]),
	.cin(gnd),
	.combout(\Inoutmodule|encryption_module1|G_xor2 [6]),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|encryption_module1|G_xor2[6] .lut_mask = 16'hC33C;
defparam \Inoutmodule|encryption_module1|G_xor2[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y34_N4
cycloneive_lcell_comb \Inoutmodule|encryption_module1|G_prev~14 (
// Equation(s):
// \Inoutmodule|encryption_module1|G_prev~14_combout  = \Inoutmodule|encryption_module1|G_prev [8] $ (\Inoutmodule|encryption_module1|G_xor2 [6] $ (\Inoutmodule|encryption_module1|G_prev [1]))

	.dataa(\Inoutmodule|encryption_module1|G_prev [8]),
	.datab(gnd),
	.datac(\Inoutmodule|encryption_module1|G_xor2 [6]),
	.datad(\Inoutmodule|encryption_module1|G_prev [1]),
	.cin(gnd),
	.combout(\Inoutmodule|encryption_module1|G_prev~14_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|encryption_module1|G_prev~14 .lut_mask = 16'hA55A;
defparam \Inoutmodule|encryption_module1|G_prev~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y34_N5
dffeas \Inoutmodule|encryption_module1|G_prev[6] (
	.clk(\Inoutmodule|encryption_module1|always0~0clkctrl_outclk ),
	.d(\Inoutmodule|encryption_module1|G_prev~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inoutmodule|encryption_module1|G_prev [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Inoutmodule|encryption_module1|G_prev[6] .is_wysiwyg = "true";
defparam \Inoutmodule|encryption_module1|G_prev[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y34_N24
cycloneive_lcell_comb \Inoutmodule|encryption_module1|G_prev~26 (
// Equation(s):
// \Inoutmodule|encryption_module1|G_prev~26_combout  = \Inoutmodule|encryption_module1|G_prev [6] $ (\Inoutmodule|encryption_module1|G_xor2 [14] $ (\Inoutmodule|encryption_module1|G_prev [19] $ (\Inoutmodule|encryption_module1|G_xor1 [26])))

	.dataa(\Inoutmodule|encryption_module1|G_prev [6]),
	.datab(\Inoutmodule|encryption_module1|G_xor2 [14]),
	.datac(\Inoutmodule|encryption_module1|G_prev [19]),
	.datad(\Inoutmodule|encryption_module1|G_xor1 [26]),
	.cin(gnd),
	.combout(\Inoutmodule|encryption_module1|G_prev~26_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|encryption_module1|G_prev~26 .lut_mask = 16'h6996;
defparam \Inoutmodule|encryption_module1|G_prev~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y34_N25
dffeas \Inoutmodule|encryption_module1|G_prev[19] (
	.clk(\Inoutmodule|encryption_module1|always0~0clkctrl_outclk ),
	.d(\Inoutmodule|encryption_module1|G_prev~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inoutmodule|encryption_module1|G_prev [19]),
	.prn(vcc));
// synopsys translate_off
defparam \Inoutmodule|encryption_module1|G_prev[19] .is_wysiwyg = "true";
defparam \Inoutmodule|encryption_module1|G_prev[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y34_N8
cycloneive_lcell_comb \Inoutmodule|encryption_module1|G_prev~24 (
// Equation(s):
// \Inoutmodule|encryption_module1|G_prev~24_combout  = \Inoutmodule|encryption_module1|G_prev [19] $ (\Inoutmodule|encryption_module1|G_prev [6] $ (\Inoutmodule|encryption_module1|G_xor2 [17] $ (\Inoutmodule|encryption_module1|G_prev [12])))

	.dataa(\Inoutmodule|encryption_module1|G_prev [19]),
	.datab(\Inoutmodule|encryption_module1|G_prev [6]),
	.datac(\Inoutmodule|encryption_module1|G_xor2 [17]),
	.datad(\Inoutmodule|encryption_module1|G_prev [12]),
	.cin(gnd),
	.combout(\Inoutmodule|encryption_module1|G_prev~24_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|encryption_module1|G_prev~24 .lut_mask = 16'h6996;
defparam \Inoutmodule|encryption_module1|G_prev~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y34_N9
dffeas \Inoutmodule|encryption_module1|G_prev[17] (
	.clk(\Inoutmodule|encryption_module1|always0~0clkctrl_outclk ),
	.d(\Inoutmodule|encryption_module1|G_prev~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inoutmodule|encryption_module1|G_prev [17]),
	.prn(vcc));
// synopsys translate_off
defparam \Inoutmodule|encryption_module1|G_prev[17] .is_wysiwyg = "true";
defparam \Inoutmodule|encryption_module1|G_prev[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y34_N10
cycloneive_lcell_comb \Inoutmodule|encryption_module1|G_xor2[5] (
// Equation(s):
// \Inoutmodule|encryption_module1|G_xor2 [5] = \Inoutmodule|encryption_module1|G_prev [5] $ (\Inoutmodule|encryption_module1|G_prev [12])

	.dataa(gnd),
	.datab(gnd),
	.datac(\Inoutmodule|encryption_module1|G_prev [5]),
	.datad(\Inoutmodule|encryption_module1|G_prev [12]),
	.cin(gnd),
	.combout(\Inoutmodule|encryption_module1|G_xor2 [5]),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|encryption_module1|G_xor2[5] .lut_mask = 16'h0FF0;
defparam \Inoutmodule|encryption_module1|G_xor2[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y34_N20
cycloneive_lcell_comb \Inoutmodule|encryption_module1|G_prev~18 (
// Equation(s):
// \Inoutmodule|encryption_module1|G_prev~18_combout  = \Inoutmodule|encryption_module1|G_prev [4] $ (\Inoutmodule|encryption_module1|G_prev [17] $ (\Inoutmodule|encryption_module1|G_prev [10] $ (\Inoutmodule|encryption_module1|G_xor2 [5])))

	.dataa(\Inoutmodule|encryption_module1|G_prev [4]),
	.datab(\Inoutmodule|encryption_module1|G_prev [17]),
	.datac(\Inoutmodule|encryption_module1|G_prev [10]),
	.datad(\Inoutmodule|encryption_module1|G_xor2 [5]),
	.cin(gnd),
	.combout(\Inoutmodule|encryption_module1|G_prev~18_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|encryption_module1|G_prev~18 .lut_mask = 16'h6996;
defparam \Inoutmodule|encryption_module1|G_prev~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y34_N21
dffeas \Inoutmodule|encryption_module1|G_prev[10] (
	.clk(\Inoutmodule|encryption_module1|always0~0clkctrl_outclk ),
	.d(\Inoutmodule|encryption_module1|G_prev~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inoutmodule|encryption_module1|G_prev [10]),
	.prn(vcc));
// synopsys translate_off
defparam \Inoutmodule|encryption_module1|G_prev[10] .is_wysiwyg = "true";
defparam \Inoutmodule|encryption_module1|G_prev[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y34_N14
cycloneive_lcell_comb \Inoutmodule|encryption_module1|G_prev~38 (
// Equation(s):
// \Inoutmodule|encryption_module1|G_prev~38_combout  = (\Inoutmodule|encryption_module1|Equal1~9_combout  & ((\Inoutmodule|encryption_module1|Equal1~4_combout ) # (\Inoutmodule|encryption_module1|G_prev [10] $ (\Inoutmodule|encryption_module1|G_prev [3])))) 
// # (!\Inoutmodule|encryption_module1|Equal1~9_combout  & (\Inoutmodule|encryption_module1|G_prev [10] $ ((\Inoutmodule|encryption_module1|G_prev [3]))))

	.dataa(\Inoutmodule|encryption_module1|G_prev [10]),
	.datab(\Inoutmodule|encryption_module1|Equal1~9_combout ),
	.datac(\Inoutmodule|encryption_module1|G_prev [3]),
	.datad(\Inoutmodule|encryption_module1|Equal1~4_combout ),
	.cin(gnd),
	.combout(\Inoutmodule|encryption_module1|G_prev~38_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|encryption_module1|G_prev~38 .lut_mask = 16'hDE5A;
defparam \Inoutmodule|encryption_module1|G_prev~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y34_N15
dffeas \Inoutmodule|encryption_module1|G_prev[3] (
	.clk(\Inoutmodule|encryption_module1|always0~0clkctrl_outclk ),
	.d(\Inoutmodule|encryption_module1|G_prev~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inoutmodule|encryption_module1|G_prev [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Inoutmodule|encryption_module1|G_prev[3] .is_wysiwyg = "true";
defparam \Inoutmodule|encryption_module1|G_prev[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y34_N16
cycloneive_lcell_comb \Inoutmodule|encryption_module1|G_xor2[4] (
// Equation(s):
// \Inoutmodule|encryption_module1|G_xor2 [4] = \Inoutmodule|encryption_module1|G_prev [4] $ (\Inoutmodule|encryption_module1|G_prev [11])

	.dataa(gnd),
	.datab(gnd),
	.datac(\Inoutmodule|encryption_module1|G_prev [4]),
	.datad(\Inoutmodule|encryption_module1|G_prev [11]),
	.cin(gnd),
	.combout(\Inoutmodule|encryption_module1|G_xor2 [4]),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|encryption_module1|G_xor2[4] .lut_mask = 16'h0FF0;
defparam \Inoutmodule|encryption_module1|G_xor2[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y34_N30
cycloneive_lcell_comb \Inoutmodule|encryption_module1|G_prev~17 (
// Equation(s):
// \Inoutmodule|encryption_module1|G_prev~17_combout  = \Inoutmodule|encryption_module1|G_prev [3] $ (\Inoutmodule|encryption_module1|G_prev [16] $ (\Inoutmodule|encryption_module1|G_prev [9] $ (\Inoutmodule|encryption_module1|G_xor2 [4])))

	.dataa(\Inoutmodule|encryption_module1|G_prev [3]),
	.datab(\Inoutmodule|encryption_module1|G_prev [16]),
	.datac(\Inoutmodule|encryption_module1|G_prev [9]),
	.datad(\Inoutmodule|encryption_module1|G_xor2 [4]),
	.cin(gnd),
	.combout(\Inoutmodule|encryption_module1|G_prev~17_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|encryption_module1|G_prev~17 .lut_mask = 16'h6996;
defparam \Inoutmodule|encryption_module1|G_prev~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y34_N31
dffeas \Inoutmodule|encryption_module1|G_prev[9] (
	.clk(\Inoutmodule|encryption_module1|always0~0clkctrl_outclk ),
	.d(\Inoutmodule|encryption_module1|G_prev~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inoutmodule|encryption_module1|G_prev [9]),
	.prn(vcc));
// synopsys translate_off
defparam \Inoutmodule|encryption_module1|G_prev[9] .is_wysiwyg = "true";
defparam \Inoutmodule|encryption_module1|G_prev[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y34_N20
cycloneive_lcell_comb \Inoutmodule|encryption_module1|G_prev~12 (
// Equation(s):
// \Inoutmodule|encryption_module1|G_prev~12_combout  = (\Inoutmodule|encryption_module1|Equal1~9_combout  & ((\Inoutmodule|encryption_module1|Equal1~4_combout ) # (\Inoutmodule|encryption_module1|G_prev [9] $ (\Inoutmodule|encryption_module1|G_prev [2])))) 
// # (!\Inoutmodule|encryption_module1|Equal1~9_combout  & (\Inoutmodule|encryption_module1|G_prev [9] $ ((\Inoutmodule|encryption_module1|G_prev [2]))))

	.dataa(\Inoutmodule|encryption_module1|G_prev [9]),
	.datab(\Inoutmodule|encryption_module1|Equal1~9_combout ),
	.datac(\Inoutmodule|encryption_module1|G_prev [2]),
	.datad(\Inoutmodule|encryption_module1|Equal1~4_combout ),
	.cin(gnd),
	.combout(\Inoutmodule|encryption_module1|G_prev~12_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|encryption_module1|G_prev~12 .lut_mask = 16'hDE5A;
defparam \Inoutmodule|encryption_module1|G_prev~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y34_N21
dffeas \Inoutmodule|encryption_module1|G_prev[2] (
	.clk(\Inoutmodule|encryption_module1|always0~0clkctrl_outclk ),
	.d(\Inoutmodule|encryption_module1|G_prev~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inoutmodule|encryption_module1|G_prev [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Inoutmodule|encryption_module1|G_prev[2] .is_wysiwyg = "true";
defparam \Inoutmodule|encryption_module1|G_prev[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y34_N2
cycloneive_lcell_comb \Inoutmodule|encryption_module1|G_xor2[3] (
// Equation(s):
// \Inoutmodule|encryption_module1|G_xor2 [3] = \Inoutmodule|encryption_module1|G_prev [10] $ (\Inoutmodule|encryption_module1|G_prev [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(\Inoutmodule|encryption_module1|G_prev [10]),
	.datad(\Inoutmodule|encryption_module1|G_prev [3]),
	.cin(gnd),
	.combout(\Inoutmodule|encryption_module1|G_xor2 [3]),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|encryption_module1|G_xor2[3] .lut_mask = 16'h0FF0;
defparam \Inoutmodule|encryption_module1|G_xor2[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y34_N26
cycloneive_lcell_comb \Inoutmodule|encryption_module1|G_prev~16 (
// Equation(s):
// \Inoutmodule|encryption_module1|G_prev~16_combout  = \Inoutmodule|encryption_module1|G_prev [2] $ (\Inoutmodule|encryption_module1|G_prev [15] $ (\Inoutmodule|encryption_module1|G_prev [8] $ (\Inoutmodule|encryption_module1|G_xor2 [3])))

	.dataa(\Inoutmodule|encryption_module1|G_prev [2]),
	.datab(\Inoutmodule|encryption_module1|G_prev [15]),
	.datac(\Inoutmodule|encryption_module1|G_prev [8]),
	.datad(\Inoutmodule|encryption_module1|G_xor2 [3]),
	.cin(gnd),
	.combout(\Inoutmodule|encryption_module1|G_prev~16_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|encryption_module1|G_prev~16 .lut_mask = 16'h6996;
defparam \Inoutmodule|encryption_module1|G_prev~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y34_N27
dffeas \Inoutmodule|encryption_module1|G_prev[8] (
	.clk(\Inoutmodule|encryption_module1|always0~0clkctrl_outclk ),
	.d(\Inoutmodule|encryption_module1|G_prev~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inoutmodule|encryption_module1|G_prev [8]),
	.prn(vcc));
// synopsys translate_off
defparam \Inoutmodule|encryption_module1|G_prev[8] .is_wysiwyg = "true";
defparam \Inoutmodule|encryption_module1|G_prev[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y34_N22
cycloneive_lcell_comb \Inoutmodule|encryption_module1|G_prev~11 (
// Equation(s):
// \Inoutmodule|encryption_module1|G_prev~11_combout  = (\Inoutmodule|encryption_module1|Equal1~9_combout  & ((\Inoutmodule|encryption_module1|Equal1~4_combout ) # (\Inoutmodule|encryption_module1|G_prev [8] $ (\Inoutmodule|encryption_module1|G_prev [1])))) 
// # (!\Inoutmodule|encryption_module1|Equal1~9_combout  & (\Inoutmodule|encryption_module1|G_prev [8] $ ((\Inoutmodule|encryption_module1|G_prev [1]))))

	.dataa(\Inoutmodule|encryption_module1|G_prev [8]),
	.datab(\Inoutmodule|encryption_module1|Equal1~9_combout ),
	.datac(\Inoutmodule|encryption_module1|G_prev [1]),
	.datad(\Inoutmodule|encryption_module1|Equal1~4_combout ),
	.cin(gnd),
	.combout(\Inoutmodule|encryption_module1|G_prev~11_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|encryption_module1|G_prev~11 .lut_mask = 16'hDE5A;
defparam \Inoutmodule|encryption_module1|G_prev~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y34_N23
dffeas \Inoutmodule|encryption_module1|G_prev[1] (
	.clk(\Inoutmodule|encryption_module1|always0~0clkctrl_outclk ),
	.d(\Inoutmodule|encryption_module1|G_prev~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inoutmodule|encryption_module1|G_prev [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Inoutmodule|encryption_module1|G_prev[1] .is_wysiwyg = "true";
defparam \Inoutmodule|encryption_module1|G_prev[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y34_N24
cycloneive_lcell_comb \Inoutmodule|encryption_module1|Equal1~0 (
// Equation(s):
// \Inoutmodule|encryption_module1|Equal1~0_combout  = (!\Inoutmodule|encryption_module1|G_prev [1] & (!\Inoutmodule|encryption_module1|G_prev [2] & (!\Inoutmodule|encryption_module1|G_prev [3] & !\Inoutmodule|encryption_module1|G_prev [0])))

	.dataa(\Inoutmodule|encryption_module1|G_prev [1]),
	.datab(\Inoutmodule|encryption_module1|G_prev [2]),
	.datac(\Inoutmodule|encryption_module1|G_prev [3]),
	.datad(\Inoutmodule|encryption_module1|G_prev [0]),
	.cin(gnd),
	.combout(\Inoutmodule|encryption_module1|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|encryption_module1|Equal1~0 .lut_mask = 16'h0001;
defparam \Inoutmodule|encryption_module1|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y34_N0
cycloneive_lcell_comb \Inoutmodule|encryption_module1|Equal1~1 (
// Equation(s):
// \Inoutmodule|encryption_module1|Equal1~1_combout  = (!\Inoutmodule|encryption_module1|G_prev [4] & (!\Inoutmodule|encryption_module1|G_prev [5] & (!\Inoutmodule|encryption_module1|G_prev [7] & !\Inoutmodule|encryption_module1|G_prev [6])))

	.dataa(\Inoutmodule|encryption_module1|G_prev [4]),
	.datab(\Inoutmodule|encryption_module1|G_prev [5]),
	.datac(\Inoutmodule|encryption_module1|G_prev [7]),
	.datad(\Inoutmodule|encryption_module1|G_prev [6]),
	.cin(gnd),
	.combout(\Inoutmodule|encryption_module1|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|encryption_module1|Equal1~1 .lut_mask = 16'h0001;
defparam \Inoutmodule|encryption_module1|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y34_N14
cycloneive_lcell_comb \Inoutmodule|encryption_module1|Equal1~3 (
// Equation(s):
// \Inoutmodule|encryption_module1|Equal1~3_combout  = (!\Inoutmodule|encryption_module1|G_prev [15] & (!\Inoutmodule|encryption_module1|G_prev [12] & (!\Inoutmodule|encryption_module1|G_prev [13] & !\Inoutmodule|encryption_module1|G_prev [14])))

	.dataa(\Inoutmodule|encryption_module1|G_prev [15]),
	.datab(\Inoutmodule|encryption_module1|G_prev [12]),
	.datac(\Inoutmodule|encryption_module1|G_prev [13]),
	.datad(\Inoutmodule|encryption_module1|G_prev [14]),
	.cin(gnd),
	.combout(\Inoutmodule|encryption_module1|Equal1~3_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|encryption_module1|Equal1~3 .lut_mask = 16'h0001;
defparam \Inoutmodule|encryption_module1|Equal1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y34_N6
cycloneive_lcell_comb \Inoutmodule|encryption_module1|Equal1~2 (
// Equation(s):
// \Inoutmodule|encryption_module1|Equal1~2_combout  = (!\Inoutmodule|encryption_module1|G_prev [9] & (!\Inoutmodule|encryption_module1|G_prev [11] & (!\Inoutmodule|encryption_module1|G_prev [8] & !\Inoutmodule|encryption_module1|G_prev [10])))

	.dataa(\Inoutmodule|encryption_module1|G_prev [9]),
	.datab(\Inoutmodule|encryption_module1|G_prev [11]),
	.datac(\Inoutmodule|encryption_module1|G_prev [8]),
	.datad(\Inoutmodule|encryption_module1|G_prev [10]),
	.cin(gnd),
	.combout(\Inoutmodule|encryption_module1|Equal1~2_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|encryption_module1|Equal1~2 .lut_mask = 16'h0001;
defparam \Inoutmodule|encryption_module1|Equal1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y34_N16
cycloneive_lcell_comb \Inoutmodule|encryption_module1|Equal1~4 (
// Equation(s):
// \Inoutmodule|encryption_module1|Equal1~4_combout  = (\Inoutmodule|encryption_module1|Equal1~0_combout  & (\Inoutmodule|encryption_module1|Equal1~1_combout  & (\Inoutmodule|encryption_module1|Equal1~3_combout  & 
// \Inoutmodule|encryption_module1|Equal1~2_combout )))

	.dataa(\Inoutmodule|encryption_module1|Equal1~0_combout ),
	.datab(\Inoutmodule|encryption_module1|Equal1~1_combout ),
	.datac(\Inoutmodule|encryption_module1|Equal1~3_combout ),
	.datad(\Inoutmodule|encryption_module1|Equal1~2_combout ),
	.cin(gnd),
	.combout(\Inoutmodule|encryption_module1|Equal1~4_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|encryption_module1|Equal1~4 .lut_mask = 16'h8000;
defparam \Inoutmodule|encryption_module1|Equal1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y34_N2
cycloneive_lcell_comb \Inoutmodule|encryption_module1|G_prev~8 (
// Equation(s):
// \Inoutmodule|encryption_module1|G_prev~8_combout  = \Inoutmodule|encryption_module1|G_prev [5] $ (\Inoutmodule|encryption_module1|G_prev [0] $ (\Inoutmodule|encryption_module1|G_prev [12] $ (\Inoutmodule|encryption_module1|G_prev [7])))

	.dataa(\Inoutmodule|encryption_module1|G_prev [5]),
	.datab(\Inoutmodule|encryption_module1|G_prev [0]),
	.datac(\Inoutmodule|encryption_module1|G_prev [12]),
	.datad(\Inoutmodule|encryption_module1|G_prev [7]),
	.cin(gnd),
	.combout(\Inoutmodule|encryption_module1|G_prev~8_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|encryption_module1|G_prev~8 .lut_mask = 16'h6996;
defparam \Inoutmodule|encryption_module1|G_prev~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y34_N30
cycloneive_lcell_comb \Inoutmodule|encryption_module1|G_prev~9 (
// Equation(s):
// \Inoutmodule|encryption_module1|G_prev~9_combout  = (\Inoutmodule|encryption_module1|G_prev~8_combout ) # ((\Inoutmodule|encryption_module1|Equal1~4_combout  & \Inoutmodule|encryption_module1|Equal1~9_combout ))

	.dataa(gnd),
	.datab(\Inoutmodule|encryption_module1|Equal1~4_combout ),
	.datac(\Inoutmodule|encryption_module1|G_prev~8_combout ),
	.datad(\Inoutmodule|encryption_module1|Equal1~9_combout ),
	.cin(gnd),
	.combout(\Inoutmodule|encryption_module1|G_prev~9_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|encryption_module1|G_prev~9 .lut_mask = 16'hFCF0;
defparam \Inoutmodule|encryption_module1|G_prev~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y34_N31
dffeas \Inoutmodule|encryption_module1|G_prev[5] (
	.clk(\Inoutmodule|encryption_module1|always0~0clkctrl_outclk ),
	.d(\Inoutmodule|encryption_module1|G_prev~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inoutmodule|encryption_module1|G_prev [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Inoutmodule|encryption_module1|G_prev[5] .is_wysiwyg = "true";
defparam \Inoutmodule|encryption_module1|G_prev[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y34_N18
cycloneive_lcell_comb \Inoutmodule|encryption_module1|G_prev~25 (
// Equation(s):
// \Inoutmodule|encryption_module1|G_prev~25_combout  = \Inoutmodule|encryption_module1|G_prev [5] $ (\Inoutmodule|encryption_module1|G_xor1 [25] $ (\Inoutmodule|encryption_module1|G_prev [18] $ (\Inoutmodule|encryption_module1|G_xor2 [13])))

	.dataa(\Inoutmodule|encryption_module1|G_prev [5]),
	.datab(\Inoutmodule|encryption_module1|G_xor1 [25]),
	.datac(\Inoutmodule|encryption_module1|G_prev [18]),
	.datad(\Inoutmodule|encryption_module1|G_xor2 [13]),
	.cin(gnd),
	.combout(\Inoutmodule|encryption_module1|G_prev~25_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|encryption_module1|G_prev~25 .lut_mask = 16'h6996;
defparam \Inoutmodule|encryption_module1|G_prev~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y34_N19
dffeas \Inoutmodule|encryption_module1|G_prev[18] (
	.clk(\Inoutmodule|encryption_module1|always0~0clkctrl_outclk ),
	.d(\Inoutmodule|encryption_module1|G_prev~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inoutmodule|encryption_module1|G_prev [18]),
	.prn(vcc));
// synopsys translate_off
defparam \Inoutmodule|encryption_module1|G_prev[18] .is_wysiwyg = "true";
defparam \Inoutmodule|encryption_module1|G_prev[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y34_N20
cycloneive_lcell_comb \Inoutmodule|encryption_module1|G_prev~13 (
// Equation(s):
// \Inoutmodule|encryption_module1|G_prev~13_combout  = \Inoutmodule|encryption_module1|G_prev [18] $ (\Inoutmodule|encryption_module1|G_prev [5] $ (\Inoutmodule|encryption_module1|G_prev [11] $ (\Inoutmodule|encryption_module1|G_xor2 [6])))

	.dataa(\Inoutmodule|encryption_module1|G_prev [18]),
	.datab(\Inoutmodule|encryption_module1|G_prev [5]),
	.datac(\Inoutmodule|encryption_module1|G_prev [11]),
	.datad(\Inoutmodule|encryption_module1|G_xor2 [6]),
	.cin(gnd),
	.combout(\Inoutmodule|encryption_module1|G_prev~13_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|encryption_module1|G_prev~13 .lut_mask = 16'h6996;
defparam \Inoutmodule|encryption_module1|G_prev~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y34_N21
dffeas \Inoutmodule|encryption_module1|G_prev[11] (
	.clk(\Inoutmodule|encryption_module1|always0~0clkctrl_outclk ),
	.d(\Inoutmodule|encryption_module1|G_prev~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inoutmodule|encryption_module1|G_prev [11]),
	.prn(vcc));
// synopsys translate_off
defparam \Inoutmodule|encryption_module1|G_prev[11] .is_wysiwyg = "true";
defparam \Inoutmodule|encryption_module1|G_prev[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y34_N0
cycloneive_lcell_comb \Inoutmodule|encryption_module1|G_prev~37 (
// Equation(s):
// \Inoutmodule|encryption_module1|G_prev~37_combout  = (\Inoutmodule|encryption_module1|Equal1~9_combout  & ((\Inoutmodule|encryption_module1|Equal1~4_combout ) # (\Inoutmodule|encryption_module1|G_prev [11] $ (\Inoutmodule|encryption_module1|G_prev [4])))) 
// # (!\Inoutmodule|encryption_module1|Equal1~9_combout  & (\Inoutmodule|encryption_module1|G_prev [11] $ ((\Inoutmodule|encryption_module1|G_prev [4]))))

	.dataa(\Inoutmodule|encryption_module1|G_prev [11]),
	.datab(\Inoutmodule|encryption_module1|Equal1~9_combout ),
	.datac(\Inoutmodule|encryption_module1|G_prev [4]),
	.datad(\Inoutmodule|encryption_module1|Equal1~4_combout ),
	.cin(gnd),
	.combout(\Inoutmodule|encryption_module1|G_prev~37_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|encryption_module1|G_prev~37 .lut_mask = 16'hDE5A;
defparam \Inoutmodule|encryption_module1|G_prev~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y34_N1
dffeas \Inoutmodule|encryption_module1|G_prev[4] (
	.clk(\Inoutmodule|encryption_module1|always0~0clkctrl_outclk ),
	.d(\Inoutmodule|encryption_module1|G_prev~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inoutmodule|encryption_module1|G_prev [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Inoutmodule|encryption_module1|G_prev[4] .is_wysiwyg = "true";
defparam \Inoutmodule|encryption_module1|G_prev[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y34_N20
cycloneive_lcell_comb \Inoutmodule|VRAM_in~6 (
// Equation(s):
// \Inoutmodule|VRAM_in~6_combout  = (\Inoutmodule|LessThan1~4_combout  & (\Inoutmodule|temp [1] $ (((!\Inoutmodule|LessThan2~4_combout  & \Inoutmodule|encryption_module1|G_prev [4])))))

	.dataa(\Inoutmodule|temp [1]),
	.datab(\Inoutmodule|LessThan2~4_combout ),
	.datac(\Inoutmodule|LessThan1~4_combout ),
	.datad(\Inoutmodule|encryption_module1|G_prev [4]),
	.cin(gnd),
	.combout(\Inoutmodule|VRAM_in~6_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|VRAM_in~6 .lut_mask = 16'h90A0;
defparam \Inoutmodule|VRAM_in~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y34_N21
dffeas \Inoutmodule|VRAM_in[9] (
	.clk(\Cam_pclk~input_o ),
	.d(\Inoutmodule|VRAM_in~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Inoutmodule|VRAM_in[13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inoutmodule|VRAM_in [9]),
	.prn(vcc));
// synopsys translate_off
defparam \Inoutmodule|VRAM_in[9] .is_wysiwyg = "true";
defparam \Inoutmodule|VRAM_in[9] .power_up = "low";
// synopsys translate_on

// Location: M9K_X104_Y20_N0
cycloneive_ram_block \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a73 (
	.portawe(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|decode2|w_anode1145w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|decode2|w_anode1145w [3]),
	.ena1(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|rden_decode_b|w_anode1237w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [9]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a73_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a73 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a73 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a73 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a73 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a73 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory2|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a73 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a73 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a73 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a73 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a73 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a73 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a73 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a73 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a73 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a73 .port_a_first_bit_number = 9;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a73 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a73 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a73 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a73 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a73 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a73 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a73 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a73 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a73 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a73 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a73 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a73 .port_b_first_bit_number = 9;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a73 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a73 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a73 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a73 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a73 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a73 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X104_Y23_N0
cycloneive_ram_block \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a73 (
	.portawe(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|decode2|w_anode1145w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|decode2|w_anode1145w [3]),
	.ena1(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|rden_decode_b|w_anode1237w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [9]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a73_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a73 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a73 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a73 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a73 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a73 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a73 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a73 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a73 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a73 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a73 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a73 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a73 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a73 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a73 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a73 .port_a_first_bit_number = 9;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a73 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a73 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a73 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a73 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a73 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a73 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a73 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a73 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a73 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a73 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a73 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a73 .port_b_first_bit_number = 9;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a73 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a73 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a73 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a73 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a73 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a73 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y17_N0
cycloneive_ram_block \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|decode2|w_anode1098w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|decode2|w_anode1098w [3]),
	.ena1(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|rden_decode_b|w_anode1186w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [9]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a9 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a9 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a9 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a9 .port_b_first_bit_number = 9;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a9 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a9 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a9 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a9 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a9 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X77_Y19_N4
cycloneive_lcell_comb \Inoutmodule|Green[0]~5 (
// Equation(s):
// \Inoutmodule|Green[0]~5_combout  = (\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [2] & ((\Inoutmodule|Add1~18_combout ) # ((\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a73~portbdataout )))) # 
// (!\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [2] & (!\Inoutmodule|Add1~18_combout  & ((\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a9~portbdataout ))))

	.dataa(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datab(\Inoutmodule|Add1~18_combout ),
	.datac(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a73~portbdataout ),
	.datad(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a9~portbdataout ),
	.cin(gnd),
	.combout(\Inoutmodule|Green[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|Green[0]~5 .lut_mask = 16'hB9A8;
defparam \Inoutmodule|Green[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X104_Y8_N0
cycloneive_ram_block \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|decode2|w_anode1098w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|decode2|w_anode1098w [3]),
	.ena1(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|rden_decode_b|w_anode1186w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [9]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a9 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory2|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a9 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a9 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a9 .port_b_first_bit_number = 9;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a9 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a9 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a9 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a9 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a9 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X77_Y19_N10
cycloneive_lcell_comb \Inoutmodule|Green[0]~6 (
// Equation(s):
// \Inoutmodule|Green[0]~6_combout  = (\Inoutmodule|Green[0]~5_combout  & ((\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a73~portbdataout ) # ((!\Inoutmodule|Add1~18_combout )))) # (!\Inoutmodule|Green[0]~5_combout  & 
// (((\Inoutmodule|Add1~18_combout  & \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a9~portbdataout ))))

	.dataa(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a73~portbdataout ),
	.datab(\Inoutmodule|Green[0]~5_combout ),
	.datac(\Inoutmodule|Add1~18_combout ),
	.datad(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a9~portbdataout ),
	.cin(gnd),
	.combout(\Inoutmodule|Green[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|Green[0]~6 .lut_mask = 16'hBC8C;
defparam \Inoutmodule|Green[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X104_Y19_N0
cycloneive_ram_block \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a89 (
	.portawe(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|decode2|w_anode1155w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|decode2|w_anode1155w [3]),
	.ena1(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1248w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [9]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a89_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a89 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a89 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a89 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a89 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a89 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory2|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a89 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a89 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a89 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a89 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a89 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a89 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a89 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a89 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a89 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a89 .port_a_first_bit_number = 9;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a89 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a89 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a89 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a89 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a89 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a89 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a89 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a89 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a89 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a89 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a89 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a89 .port_b_first_bit_number = 9;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a89 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a89 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a89 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a89 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a89 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a89 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X104_Y21_N0
cycloneive_ram_block \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a25 (
	.portawe(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|decode2|w_anode1115w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|decode2|w_anode1115w [3]),
	.ena1(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1204w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [9]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a25_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a25 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a25 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a25 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a25 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_bit_number = 9;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a25 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a25 .port_b_first_bit_number = 9;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a25 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a25 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a25 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a25 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a25 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a25 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y21_N0
cycloneive_ram_block \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a89 (
	.portawe(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|decode2|w_anode1155w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|decode2|w_anode1155w [3]),
	.ena1(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1248w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [9]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a89_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a89 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a89 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a89 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a89 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a89 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a89 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a89 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a89 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a89 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a89 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a89 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a89 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a89 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a89 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a89 .port_a_first_bit_number = 9;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a89 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a89 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a89 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a89 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a89 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a89 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a89 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a89 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a89 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a89 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a89 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a89 .port_b_first_bit_number = 9;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a89 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a89 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a89 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a89 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a89 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a89 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X77_Y19_N28
cycloneive_lcell_comb \Inoutmodule|Green[0]~3 (
// Equation(s):
// \Inoutmodule|Green[0]~3_combout  = (\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [2] & ((\Inoutmodule|Add1~18_combout ) # ((\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a89~portbdataout )))) # 
// (!\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [2] & (!\Inoutmodule|Add1~18_combout  & (\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a25~portbdataout )))

	.dataa(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datab(\Inoutmodule|Add1~18_combout ),
	.datac(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a25~portbdataout ),
	.datad(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a89~portbdataout ),
	.cin(gnd),
	.combout(\Inoutmodule|Green[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|Green[0]~3 .lut_mask = 16'hBA98;
defparam \Inoutmodule|Green[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X104_Y13_N0
cycloneive_ram_block \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a25 (
	.portawe(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|decode2|w_anode1115w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|decode2|w_anode1115w [3]),
	.ena1(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1204w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [9]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a25_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a25 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a25 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory2|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a25 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a25 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_bit_number = 9;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a25 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a25 .port_b_first_bit_number = 9;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a25 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a25 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a25 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a25 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a25 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a25 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X77_Y19_N18
cycloneive_lcell_comb \Inoutmodule|Green[0]~4 (
// Equation(s):
// \Inoutmodule|Green[0]~4_combout  = (\Inoutmodule|Green[0]~3_combout  & ((\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a89~portbdataout ) # ((!\Inoutmodule|Add1~18_combout )))) # (!\Inoutmodule|Green[0]~3_combout  & 
// (((\Inoutmodule|Add1~18_combout  & \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a25~portbdataout ))))

	.dataa(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a89~portbdataout ),
	.datab(\Inoutmodule|Green[0]~3_combout ),
	.datac(\Inoutmodule|Add1~18_combout ),
	.datad(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a25~portbdataout ),
	.cin(gnd),
	.combout(\Inoutmodule|Green[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|Green[0]~4 .lut_mask = 16'hBC8C;
defparam \Inoutmodule|Green[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y19_N16
cycloneive_lcell_comb \Inoutmodule|Green[0]~7 (
// Equation(s):
// \Inoutmodule|Green[0]~7_combout  = (\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [0] & (((\Inoutmodule|Green[0]~4_combout ) # (\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [1])))) # 
// (!\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [0] & (\Inoutmodule|Green[0]~6_combout  & ((!\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [1]))))

	.dataa(\Inoutmodule|Green[0]~6_combout ),
	.datab(\Inoutmodule|Green[0]~4_combout ),
	.datac(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datad(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.cin(gnd),
	.combout(\Inoutmodule|Green[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|Green[0]~7 .lut_mask = 16'hF0CA;
defparam \Inoutmodule|Green[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X104_Y27_N0
cycloneive_ram_block \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a105 (
	.portawe(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|decode2|w_anode1165w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|decode2|w_anode1165w [3]),
	.ena1(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1259w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [9]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a105_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a105 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a105 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a105 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a105 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a105 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a105 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a105 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a105 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a105 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a105 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a105 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a105 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a105 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a105 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a105 .port_a_first_bit_number = 9;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a105 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a105 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a105 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a105 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a105 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a105 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a105 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a105 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a105 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a105 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a105 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a105 .port_b_first_bit_number = 9;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a105 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a105 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a105 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a105 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a105 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a105 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y29_N0
cycloneive_ram_block \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a41 (
	.portawe(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|decode2|w_anode1125w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|decode2|w_anode1125w [3]),
	.ena1(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1215w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [9]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a41_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a41 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a41 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a41 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a41 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a41 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory2|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a41 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a41 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a41 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a41 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a41 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a41 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a41 .port_a_first_bit_number = 9;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a41 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a41 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a41 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a41 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a41 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a41 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a41 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a41 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a41 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a41 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a41 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a41 .port_b_first_bit_number = 9;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a41 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a41 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a41 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a41 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a41 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a41 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y32_N0
cycloneive_ram_block \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a41 (
	.portawe(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|decode2|w_anode1125w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|decode2|w_anode1125w [3]),
	.ena1(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1215w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [9]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a41_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a41 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a41 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a41 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a41 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a41 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a41 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a41 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a41 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a41 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a41 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a41 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a41 .port_a_first_bit_number = 9;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a41 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a41 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a41 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a41 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a41 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a41 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a41 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a41 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a41 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a41 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a41 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a41 .port_b_first_bit_number = 9;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a41 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a41 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a41 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a41 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a41 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a41 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X77_Y31_N28
cycloneive_lcell_comb \Inoutmodule|Green[0]~1 (
// Equation(s):
// \Inoutmodule|Green[0]~1_combout  = (\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [2] & (((\Inoutmodule|Add1~18_combout )))) # (!\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [2] & 
// ((\Inoutmodule|Add1~18_combout  & (\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a41~portbdataout )) # (!\Inoutmodule|Add1~18_combout  & ((\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a41~portbdataout 
// )))))

	.dataa(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datab(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a41~portbdataout ),
	.datac(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a41~portbdataout ),
	.datad(\Inoutmodule|Add1~18_combout ),
	.cin(gnd),
	.combout(\Inoutmodule|Green[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|Green[0]~1 .lut_mask = 16'hEE50;
defparam \Inoutmodule|Green[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X104_Y38_N0
cycloneive_ram_block \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a105 (
	.portawe(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|decode2|w_anode1165w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|decode2|w_anode1165w [3]),
	.ena1(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1259w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [9]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a105_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a105 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a105 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a105 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a105 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a105 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory2|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a105 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a105 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a105 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a105 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a105 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a105 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a105 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a105 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a105 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a105 .port_a_first_bit_number = 9;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a105 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a105 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a105 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a105 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a105 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a105 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a105 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a105 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a105 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a105 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a105 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a105 .port_b_first_bit_number = 9;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a105 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a105 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a105 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a105 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a105 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a105 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X77_Y31_N22
cycloneive_lcell_comb \Inoutmodule|Green[0]~2 (
// Equation(s):
// \Inoutmodule|Green[0]~2_combout  = (\Inoutmodule|Green[0]~1_combout  & (((\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a105~portbdataout ) # (!\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b 
// [2])))) # (!\Inoutmodule|Green[0]~1_combout  & (\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a105~portbdataout  & ((\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [2]))))

	.dataa(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a105~portbdataout ),
	.datab(\Inoutmodule|Green[0]~1_combout ),
	.datac(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a105~portbdataout ),
	.datad(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.cin(gnd),
	.combout(\Inoutmodule|Green[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|Green[0]~2 .lut_mask = 16'hE2CC;
defparam \Inoutmodule|Green[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y12_N0
cycloneive_ram_block \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a57 (
	.portawe(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|decode2|w_anode1135w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|decode2|w_anode1135w [3]),
	.ena1(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1226w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [9]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a57_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a57 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a57 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a57 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a57 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a57 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a57 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a57 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a57 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a57 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a57 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a57 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a57 .port_a_first_bit_number = 9;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a57 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a57 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a57 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a57 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a57 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a57 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a57 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a57 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a57 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a57 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a57 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a57 .port_b_first_bit_number = 9;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a57 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a57 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a57 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a57 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a57 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a57 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y20_N0
cycloneive_ram_block \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a57 (
	.portawe(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|decode2|w_anode1135w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|decode2|w_anode1135w [3]),
	.ena1(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1226w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [9]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a57_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a57 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a57 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a57 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a57 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a57 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory2|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a57 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a57 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a57 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a57 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a57 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a57 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a57 .port_a_first_bit_number = 9;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a57 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a57 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a57 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a57 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a57 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a57 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a57 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a57 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a57 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a57 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a57 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a57 .port_b_first_bit_number = 9;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a57 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a57 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a57 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a57 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a57 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a57 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X77_Y19_N6
cycloneive_lcell_comb \Inoutmodule|Green[0]~8 (
// Equation(s):
// \Inoutmodule|Green[0]~8_combout  = (\Inoutmodule|Add1~18_combout  & (((\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a57~portbdataout ) # (\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [2])))) # 
// (!\Inoutmodule|Add1~18_combout  & (\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a57~portbdataout  & ((!\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [2]))))

	.dataa(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a57~portbdataout ),
	.datab(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a57~portbdataout ),
	.datac(\Inoutmodule|Add1~18_combout ),
	.datad(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.cin(gnd),
	.combout(\Inoutmodule|Green[0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|Green[0]~8 .lut_mask = 16'hF0CA;
defparam \Inoutmodule|Green[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y19_N0
cycloneive_ram_block \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a121 (
	.portawe(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|decode2|w_anode1175w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|decode2|w_anode1175w [3]),
	.ena1(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1270w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [9]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a121_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a121 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a121 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a121 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a121 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a121 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory2|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a121 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a121 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a121 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a121 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a121 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a121 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a121 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a121 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a121 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a121 .port_a_first_bit_number = 9;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a121 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a121 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a121 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a121 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a121 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a121 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a121 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a121 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a121 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a121 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a121 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a121 .port_b_first_bit_number = 9;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a121 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a121 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a121 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a121 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a121 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a121 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y22_N0
cycloneive_ram_block \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a121 (
	.portawe(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|decode2|w_anode1175w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|decode2|w_anode1175w [3]),
	.ena1(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1270w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [9]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a121_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a121 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a121 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a121 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a121 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a121 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a121 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a121 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a121 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a121 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a121 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a121 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a121 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a121 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a121 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a121 .port_a_first_bit_number = 9;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a121 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a121 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a121 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a121 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a121 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a121 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a121 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a121 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a121 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a121 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a121 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a121 .port_b_first_bit_number = 9;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a121 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a121 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a121 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a121 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a121 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a121 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X77_Y19_N20
cycloneive_lcell_comb \Inoutmodule|Green[0]~9 (
// Equation(s):
// \Inoutmodule|Green[0]~9_combout  = (\Inoutmodule|Green[0]~8_combout  & ((\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a121~portbdataout ) # ((!\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b 
// [2])))) # (!\Inoutmodule|Green[0]~8_combout  & (((\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a121~portbdataout  & \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [2]))))

	.dataa(\Inoutmodule|Green[0]~8_combout ),
	.datab(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a121~portbdataout ),
	.datac(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a121~portbdataout ),
	.datad(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.cin(gnd),
	.combout(\Inoutmodule|Green[0]~9_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|Green[0]~9 .lut_mask = 16'hD8AA;
defparam \Inoutmodule|Green[0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y19_N26
cycloneive_lcell_comb \Inoutmodule|Green[0]~10 (
// Equation(s):
// \Inoutmodule|Green[0]~10_combout  = (\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\Inoutmodule|Green[0]~7_combout  & ((\Inoutmodule|Green[0]~9_combout ))) # (!\Inoutmodule|Green[0]~7_combout  & 
// (\Inoutmodule|Green[0]~2_combout )))) # (!\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [1] & (\Inoutmodule|Green[0]~7_combout ))

	.dataa(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datab(\Inoutmodule|Green[0]~7_combout ),
	.datac(\Inoutmodule|Green[0]~2_combout ),
	.datad(\Inoutmodule|Green[0]~9_combout ),
	.cin(gnd),
	.combout(\Inoutmodule|Green[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|Green[0]~10 .lut_mask = 16'hEC64;
defparam \Inoutmodule|Green[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y61_N0
cycloneive_ram_block \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a25 (
	.portawe(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|decode2|w_anode1115w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|decode2|w_anode1115w [3]),
	.ena1(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1204w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [9]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a25_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a25 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a25 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory3|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a25 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a25 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_bit_number = 9;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a25 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a25 .port_b_first_bit_number = 9;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a25 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a25 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a25 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a25 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a25 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a25 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y57_N0
cycloneive_ram_block \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a41 (
	.portawe(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|decode2|w_anode1125w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|decode2|w_anode1125w [3]),
	.ena1(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1215w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [9]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a41_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a41 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a41 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a41 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a41 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a41 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory3|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a41 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a41 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a41 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a41 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a41 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a41 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a41 .port_a_first_bit_number = 9;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a41 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a41 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a41 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a41 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a41 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a41 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a41 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a41 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a41 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a41 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a41 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a41 .port_b_first_bit_number = 9;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a41 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a41 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a41 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a41 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a41 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a41 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X104_Y61_N0
cycloneive_ram_block \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|decode2|w_anode1098w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|decode2|w_anode1098w [3]),
	.ena1(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|rden_decode_b|w_anode1186w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [9]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a9 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory3|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a9 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a9 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a9 .port_b_first_bit_number = 9;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a9 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a9 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a9 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a9 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a9 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X72_Y53_N2
cycloneive_lcell_comb \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~22 (
// Equation(s):
// \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~22_combout  = (\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// ((\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a41~portbdataout ) # ((\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [0])))) # 
// (!\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [1] & (((\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a9~portbdataout  & 
// !\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [0]))))

	.dataa(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a41~portbdataout ),
	.datab(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datac(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a9~portbdataout ),
	.datad(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.cin(gnd),
	.combout(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~22_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~22 .lut_mask = 16'hCCB8;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y49_N0
cycloneive_ram_block \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a57 (
	.portawe(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|decode2|w_anode1135w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|decode2|w_anode1135w [3]),
	.ena1(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1226w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [9]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a57_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a57 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a57 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a57 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a57 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a57 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory3|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a57 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a57 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a57 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a57 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a57 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a57 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a57 .port_a_first_bit_number = 9;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a57 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a57 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a57 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a57 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a57 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a57 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a57 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a57 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a57 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a57 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a57 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a57 .port_b_first_bit_number = 9;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a57 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a57 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a57 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a57 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a57 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a57 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X72_Y53_N4
cycloneive_lcell_comb \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~23 (
// Equation(s):
// \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~23_combout  = (\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~22_combout  & 
// (((\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a57~portbdataout ) # (!\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [0])))) # 
// (!\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~22_combout  & (\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a25~portbdataout  & 
// ((\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [0]))))

	.dataa(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a25~portbdataout ),
	.datab(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~22_combout ),
	.datac(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a57~portbdataout ),
	.datad(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.cin(gnd),
	.combout(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~23_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~23 .lut_mask = 16'hE2CC;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y53_N0
cycloneive_ram_block \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a73 (
	.portawe(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|decode2|w_anode1145w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|decode2|w_anode1145w [3]),
	.ena1(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|rden_decode_b|w_anode1237w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [9]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a73_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a73 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a73 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a73 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a73 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a73 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory3|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a73 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a73 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a73 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a73 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a73 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a73 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a73 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a73 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a73 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a73 .port_a_first_bit_number = 9;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a73 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a73 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a73 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a73 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a73 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a73 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a73 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a73 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a73 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a73 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a73 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a73 .port_b_first_bit_number = 9;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a73 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a73 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a73 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a73 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a73 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a73 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X104_Y59_N0
cycloneive_ram_block \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a89 (
	.portawe(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|decode2|w_anode1155w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|decode2|w_anode1155w [3]),
	.ena1(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1248w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [9]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a89_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a89 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a89 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a89 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a89 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a89 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory3|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a89 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a89 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a89 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a89 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a89 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a89 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a89 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a89 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a89 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a89 .port_a_first_bit_number = 9;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a89 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a89 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a89 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a89 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a89 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a89 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a89 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a89 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a89 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a89 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a89 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a89 .port_b_first_bit_number = 9;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a89 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a89 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a89 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a89 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a89 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a89 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X72_Y53_N10
cycloneive_lcell_comb \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~20 (
// Equation(s):
// \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~20_combout  = (\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [1] & (((\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b 
// [0])))) # (!\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// ((\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a89~portbdataout ))) # (!\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// (\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a73~portbdataout ))))

	.dataa(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a73~portbdataout ),
	.datab(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datac(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a89~portbdataout ),
	.datad(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.cin(gnd),
	.combout(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~20_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~20 .lut_mask = 16'hFC22;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y45_N0
cycloneive_ram_block \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a121 (
	.portawe(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|decode2|w_anode1175w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|decode2|w_anode1175w [3]),
	.ena1(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1270w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [9]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a121_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a121 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a121 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a121 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a121 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a121 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory3|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a121 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a121 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a121 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a121 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a121 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a121 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a121 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a121 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a121 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a121 .port_a_first_bit_number = 9;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a121 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a121 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a121 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a121 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a121 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a121 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a121 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a121 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a121 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a121 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a121 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a121 .port_b_first_bit_number = 9;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a121 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a121 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a121 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a121 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a121 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a121 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y60_N0
cycloneive_ram_block \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a105 (
	.portawe(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|decode2|w_anode1165w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|decode2|w_anode1165w [3]),
	.ena1(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1259w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [9]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a105_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a105 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a105 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a105 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a105 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a105 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory3|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a105 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a105 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a105 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a105 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a105 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a105 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a105 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a105 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a105 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a105 .port_a_first_bit_number = 9;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a105 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a105 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a105 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a105 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a105 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a105 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a105 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a105 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a105 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a105 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a105 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a105 .port_b_first_bit_number = 9;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a105 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a105 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a105 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a105 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a105 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a105 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X72_Y53_N28
cycloneive_lcell_comb \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~21 (
// Equation(s):
// \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~21_combout  = (\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~20_combout  & 
// (((\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a121~portbdataout )) # (!\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [1]))) # 
// (!\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~20_combout  & (\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// ((\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a105~portbdataout ))))

	.dataa(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~20_combout ),
	.datab(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datac(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a121~portbdataout ),
	.datad(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a105~portbdataout ),
	.cin(gnd),
	.combout(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~21_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~21 .lut_mask = 16'hE6A2;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y53_N6
cycloneive_lcell_comb \Inoutmodule|Green[0]~0 (
// Equation(s):
// \Inoutmodule|Green[0]~0_combout  = (\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [2] & ((\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~21_combout ))) # 
// (!\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [2] & (\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~23_combout ))

	.dataa(gnd),
	.datab(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datac(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~23_combout ),
	.datad(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~21_combout ),
	.cin(gnd),
	.combout(\Inoutmodule|Green[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|Green[0]~0 .lut_mask = 16'hFC30;
defparam \Inoutmodule|Green[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y51_N0
cycloneive_lcell_comb \Inoutmodule|Green[0]~11 (
// Equation(s):
// \Inoutmodule|Green[0]~11_combout  = (\Inoutmodule|Green[0]~10_combout  & ((\Inoutmodule|Red[0]~12_combout ) # ((\Inoutmodule|Red[0]~11_combout  & \Inoutmodule|Green[0]~0_combout )))) # (!\Inoutmodule|Green[0]~10_combout  & (\Inoutmodule|Red[0]~11_combout  
// & ((\Inoutmodule|Green[0]~0_combout ))))

	.dataa(\Inoutmodule|Green[0]~10_combout ),
	.datab(\Inoutmodule|Red[0]~11_combout ),
	.datac(\Inoutmodule|Red[0]~12_combout ),
	.datad(\Inoutmodule|Green[0]~0_combout ),
	.cin(gnd),
	.combout(\Inoutmodule|Green[0]~11_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|Green[0]~11 .lut_mask = 16'hECA0;
defparam \Inoutmodule|Green[0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X113_Y0_N1
cycloneive_io_ibuf \Cam_data[2]~input (
	.i(Cam_data[2]),
	.ibar(gnd),
	.o(\Cam_data[2]~input_o ));
// synopsys translate_off
defparam \Cam_data[2]~input .bus_hold = "false";
defparam \Cam_data[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X73_Y26_N8
cycloneive_lcell_comb \Inoutmodule|temp~8 (
// Equation(s):
// \Inoutmodule|temp~8_combout  = (!\Inoutmodule|state.PREP~q  & \Cam_data[2]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Inoutmodule|state.PREP~q ),
	.datad(\Cam_data[2]~input_o ),
	.cin(gnd),
	.combout(\Inoutmodule|temp~8_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|temp~8 .lut_mask = 16'h0F00;
defparam \Inoutmodule|temp~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y26_N9
dffeas \Inoutmodule|temp[2] (
	.clk(\Cam_pclk~input_o ),
	.d(\Inoutmodule|temp~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Inoutmodule|temp[5]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inoutmodule|temp [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Inoutmodule|temp[2] .is_wysiwyg = "true";
defparam \Inoutmodule|temp[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y34_N10
cycloneive_lcell_comb \Inoutmodule|VRAM_in~7 (
// Equation(s):
// \Inoutmodule|VRAM_in~7_combout  = (\Inoutmodule|LessThan1~4_combout  & (\Inoutmodule|temp [2] $ (((\Inoutmodule|encryption_module1|G_prev [5] & !\Inoutmodule|LessThan2~4_combout )))))

	.dataa(\Inoutmodule|temp [2]),
	.datab(\Inoutmodule|LessThan1~4_combout ),
	.datac(\Inoutmodule|encryption_module1|G_prev [5]),
	.datad(\Inoutmodule|LessThan2~4_combout ),
	.cin(gnd),
	.combout(\Inoutmodule|VRAM_in~7_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|VRAM_in~7 .lut_mask = 16'h8848;
defparam \Inoutmodule|VRAM_in~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y34_N11
dffeas \Inoutmodule|VRAM_in[10] (
	.clk(\Cam_pclk~input_o ),
	.d(\Inoutmodule|VRAM_in~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Inoutmodule|VRAM_in[13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inoutmodule|VRAM_in [10]),
	.prn(vcc));
// synopsys translate_off
defparam \Inoutmodule|VRAM_in[10] .is_wysiwyg = "true";
defparam \Inoutmodule|VRAM_in[10] .power_up = "low";
// synopsys translate_on

// Location: M9K_X15_Y44_N0
cycloneive_ram_block \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a106 (
	.portawe(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|decode2|w_anode1165w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|decode2|w_anode1165w [3]),
	.ena1(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1259w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [10]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a106_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a106 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a106 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a106 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a106 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a106 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory3|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a106 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a106 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a106 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a106 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a106 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a106 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a106 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a106 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a106 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a106 .port_a_first_bit_number = 10;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a106 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a106 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a106 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a106 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a106 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a106 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a106 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a106 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a106 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a106 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a106 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a106 .port_b_first_bit_number = 10;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a106 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a106 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a106 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a106 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a106 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a106 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X15_Y42_N0
cycloneive_ram_block \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a74 (
	.portawe(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|decode2|w_anode1145w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|decode2|w_anode1145w [3]),
	.ena1(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|rden_decode_b|w_anode1237w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [10]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a74_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a74 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a74 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a74 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a74 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a74 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory3|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a74 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a74 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a74 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a74 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a74 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a74 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a74 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a74 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a74 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a74 .port_a_first_bit_number = 10;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a74 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a74 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a74 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a74 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a74 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a74 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a74 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a74 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a74 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a74 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a74 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a74 .port_b_first_bit_number = 10;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a74 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a74 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a74 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a74 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a74 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a74 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y37_N0
cycloneive_ram_block \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a90 (
	.portawe(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|decode2|w_anode1155w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|decode2|w_anode1155w [3]),
	.ena1(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1248w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [10]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a90_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a90 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a90 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a90 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a90 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a90 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory3|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a90 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a90 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a90 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a90 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a90 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a90 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a90 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a90 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a90 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a90 .port_a_first_bit_number = 10;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a90 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a90 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a90 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a90 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a90 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a90 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a90 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a90 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a90 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a90 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a90 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a90 .port_b_first_bit_number = 10;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a90 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a90 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a90 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a90 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a90 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a90 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X38_Y34_N8
cycloneive_lcell_comb \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~24 (
// Equation(s):
// \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~24_combout  = (\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [0] & (((\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b 
// [1]) # (\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a90~portbdataout )))) # (!\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// (\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a74~portbdataout  & (!\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [1])))

	.dataa(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a74~portbdataout ),
	.datab(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datac(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datad(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a90~portbdataout ),
	.cin(gnd),
	.combout(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~24_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~24 .lut_mask = 16'hCEC2;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y34_N0
cycloneive_ram_block \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a122 (
	.portawe(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|decode2|w_anode1175w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|decode2|w_anode1175w [3]),
	.ena1(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1270w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [10]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a122_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a122 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a122 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a122 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a122 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a122 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory3|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a122 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a122 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a122 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a122 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a122 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a122 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a122 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a122 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a122 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a122 .port_a_first_bit_number = 10;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a122 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a122 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a122 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a122 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a122 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a122 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a122 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a122 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a122 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a122 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a122 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a122 .port_b_first_bit_number = 10;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a122 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a122 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a122 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a122 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a122 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a122 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X38_Y34_N26
cycloneive_lcell_comb \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~25 (
// Equation(s):
// \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~25_combout  = (\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~24_combout  & 
// ((\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a122~portbdataout ))) # (!\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~24_combout  & 
// (\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a106~portbdataout )))) # (!\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// (((\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~24_combout ))))

	.dataa(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datab(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a106~portbdataout ),
	.datac(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~24_combout ),
	.datad(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a122~portbdataout ),
	.cin(gnd),
	.combout(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~25_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~25 .lut_mask = 16'hF858;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y53_N8
cycloneive_lcell_comb \Inoutmodule|Green[1]~12 (
// Equation(s):
// \Inoutmodule|Green[1]~12_combout  = (!\Inoutmodule|Add1~18_combout  & \Inoutmodule|Add1~20_combout )

	.dataa(gnd),
	.datab(\Inoutmodule|Add1~18_combout ),
	.datac(gnd),
	.datad(\Inoutmodule|Add1~20_combout ),
	.cin(gnd),
	.combout(\Inoutmodule|Green[1]~12_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|Green[1]~12 .lut_mask = 16'h3300;
defparam \Inoutmodule|Green[1]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y41_N0
cycloneive_ram_block \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a58 (
	.portawe(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|decode2|w_anode1135w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|decode2|w_anode1135w [3]),
	.ena1(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1226w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [10]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a58_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a58 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a58 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a58 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a58 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a58 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory3|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a58 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a58 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a58 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a58 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a58 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a58 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a58 .port_a_first_bit_number = 10;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a58 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a58 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a58 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a58 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a58 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a58 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a58 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a58 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a58 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a58 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a58 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a58 .port_b_first_bit_number = 10;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a58 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a58 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a58 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a58 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a58 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a58 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X15_Y43_N0
cycloneive_ram_block \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a26 (
	.portawe(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|decode2|w_anode1115w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|decode2|w_anode1115w [3]),
	.ena1(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1204w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [10]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a26_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a26 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a26 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory3|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a26 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a26 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_bit_number = 10;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a26 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a26 .port_b_first_bit_number = 10;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a26 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a26 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a26 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a26 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a26 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a26 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y36_N0
cycloneive_ram_block \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a42 (
	.portawe(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|decode2|w_anode1125w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|decode2|w_anode1125w [3]),
	.ena1(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1215w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [10]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a42_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a42 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a42 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a42 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a42 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a42 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory3|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a42 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a42 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a42 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a42 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a42 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a42 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a42 .port_a_first_bit_number = 10;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a42 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a42 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a42 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a42 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a42 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a42 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a42 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a42 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a42 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a42 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a42 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a42 .port_b_first_bit_number = 10;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a42 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a42 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a42 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a42 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a42 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a42 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X15_Y40_N0
cycloneive_ram_block \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|decode2|w_anode1098w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|decode2|w_anode1098w [3]),
	.ena1(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|rden_decode_b|w_anode1186w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [10]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a10 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory3|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a10 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a10 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a10 .port_b_first_bit_number = 10;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a10 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a10 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a10 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a10 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a10 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X38_Y34_N28
cycloneive_lcell_comb \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~26 (
// Equation(s):
// \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~26_combout  = (\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// ((\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a42~portbdataout ) # ((\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [0])))) # 
// (!\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [1] & (((!\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a10~portbdataout ))))

	.dataa(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datab(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a42~portbdataout ),
	.datac(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datad(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a10~portbdataout ),
	.cin(gnd),
	.combout(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~26_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~26 .lut_mask = 16'hADA8;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y34_N10
cycloneive_lcell_comb \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~27 (
// Equation(s):
// \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~27_combout  = (\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~26_combout  & 
// (\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a58~portbdataout )) # (!\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~26_combout  & 
// ((\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a26~portbdataout ))))) # (!\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// (((\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~26_combout ))))

	.dataa(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a58~portbdataout ),
	.datab(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a26~portbdataout ),
	.datac(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datad(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~26_combout ),
	.cin(gnd),
	.combout(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~27_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~27 .lut_mask = 16'hAFC0;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y34_N0
cycloneive_lcell_comb \Inoutmodule|Green[1]~13 (
// Equation(s):
// \Inoutmodule|Green[1]~13_combout  = (\Inoutmodule|Green[1]~12_combout  & ((\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [2] & (\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~25_combout )) # 
// (!\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [2] & ((\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~27_combout )))))

	.dataa(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~25_combout ),
	.datab(\Inoutmodule|Green[1]~12_combout ),
	.datac(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datad(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~27_combout ),
	.cin(gnd),
	.combout(\Inoutmodule|Green[1]~13_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|Green[1]~13 .lut_mask = 16'h8C80;
defparam \Inoutmodule|Green[1]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y42_N0
cycloneive_ram_block \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a26 (
	.portawe(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|decode2|w_anode1115w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|decode2|w_anode1115w [3]),
	.ena1(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1204w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [10]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a26_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a26 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a26 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory2|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a26 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a26 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_bit_number = 10;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a26 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a26 .port_b_first_bit_number = 10;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a26 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a26 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a26 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a26 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a26 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a26 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y48_N0
cycloneive_ram_block \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a42 (
	.portawe(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|decode2|w_anode1125w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|decode2|w_anode1125w [3]),
	.ena1(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1215w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [10]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a42_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a42 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a42 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a42 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a42 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a42 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory2|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a42 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a42 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a42 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a42 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a42 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a42 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a42 .port_a_first_bit_number = 10;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a42 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a42 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a42 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a42 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a42 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a42 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a42 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a42 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a42 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a42 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a42 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a42 .port_b_first_bit_number = 10;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a42 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a42 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a42 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a42 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a42 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a42 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y48_N0
cycloneive_ram_block \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|decode2|w_anode1098w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|decode2|w_anode1098w [3]),
	.ena1(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|rden_decode_b|w_anode1186w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [10]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a10 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory2|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a10 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a10 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a10 .port_b_first_bit_number = 10;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a10 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a10 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a10 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a10 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a10 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X50_Y48_N28
cycloneive_lcell_comb \Inoutmodule|Green[1]~14 (
// Equation(s):
// \Inoutmodule|Green[1]~14_combout  = (\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [0] & (((\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [1])))) # 
// (!\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// (\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a42~portbdataout )) # (!\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// ((\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a10~portbdataout )))))

	.dataa(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a42~portbdataout ),
	.datab(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datac(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datad(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a10~portbdataout ),
	.cin(gnd),
	.combout(\Inoutmodule|Green[1]~14_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|Green[1]~14 .lut_mask = 16'hE3E0;
defparam \Inoutmodule|Green[1]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y48_N0
cycloneive_ram_block \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a58 (
	.portawe(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|decode2|w_anode1135w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|decode2|w_anode1135w [3]),
	.ena1(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1226w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [10]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a58_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a58 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a58 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a58 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a58 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a58 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory2|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a58 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a58 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a58 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a58 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a58 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a58 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a58 .port_a_first_bit_number = 10;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a58 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a58 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a58 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a58 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a58 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a58 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a58 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a58 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a58 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a58 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a58 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a58 .port_b_first_bit_number = 10;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a58 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a58 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a58 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a58 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a58 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a58 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X50_Y48_N30
cycloneive_lcell_comb \Inoutmodule|Green[1]~15 (
// Equation(s):
// \Inoutmodule|Green[1]~15_combout  = (\Inoutmodule|Green[1]~14_combout  & (((\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a58~portbdataout ) # (!\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b 
// [0])))) # (!\Inoutmodule|Green[1]~14_combout  & (\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a26~portbdataout  & (\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [0])))

	.dataa(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a26~portbdataout ),
	.datab(\Inoutmodule|Green[1]~14_combout ),
	.datac(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datad(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a58~portbdataout ),
	.cin(gnd),
	.combout(\Inoutmodule|Green[1]~15_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|Green[1]~15 .lut_mask = 16'hEC2C;
defparam \Inoutmodule|Green[1]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X104_Y17_N0
cycloneive_ram_block \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a26 (
	.portawe(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|decode2|w_anode1115w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|decode2|w_anode1115w [3]),
	.ena1(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1204w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [10]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a26_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a26 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a26 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a26 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a26 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_bit_number = 10;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a26 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a26 .port_b_first_bit_number = 10;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a26 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a26 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a26 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a26 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a26 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a26 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y24_N0
cycloneive_ram_block \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a42 (
	.portawe(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|decode2|w_anode1125w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|decode2|w_anode1125w [3]),
	.ena1(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1215w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [10]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a42_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a42 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a42 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a42 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a42 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a42 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a42 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a42 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a42 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a42 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a42 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a42 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a42 .port_a_first_bit_number = 10;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a42 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a42 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a42 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a42 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a42 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a42 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a42 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a42 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a42 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a42 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a42 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a42 .port_b_first_bit_number = 10;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a42 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a42 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a42 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a42 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a42 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a42 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X104_Y28_N0
cycloneive_ram_block \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|decode2|w_anode1098w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|decode2|w_anode1098w [3]),
	.ena1(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|rden_decode_b|w_anode1186w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [10]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a10 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a10 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a10 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a10 .port_b_first_bit_number = 10;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a10 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a10 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a10 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a10 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a10 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X77_Y19_N8
cycloneive_lcell_comb \Inoutmodule|Green[1]~18 (
// Equation(s):
// \Inoutmodule|Green[1]~18_combout  = (\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [0] & (((\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [1])))) # 
// (!\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// (\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a42~portbdataout )) # (!\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// ((\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a10~portbdataout )))))

	.dataa(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datab(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a42~portbdataout ),
	.datac(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a10~portbdataout ),
	.datad(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.cin(gnd),
	.combout(\Inoutmodule|Green[1]~18_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|Green[1]~18 .lut_mask = 16'hEE50;
defparam \Inoutmodule|Green[1]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y26_N0
cycloneive_ram_block \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a58 (
	.portawe(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|decode2|w_anode1135w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|decode2|w_anode1135w [3]),
	.ena1(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1226w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [10]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a58_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a58 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a58 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a58 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a58 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a58 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a58 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a58 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a58 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a58 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a58 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a58 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a58 .port_a_first_bit_number = 10;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a58 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a58 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a58 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a58 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a58 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a58 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a58 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a58 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a58 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a58 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a58 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a58 .port_b_first_bit_number = 10;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a58 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a58 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a58 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a58 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a58 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a58 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X77_Y19_N14
cycloneive_lcell_comb \Inoutmodule|Green[1]~19 (
// Equation(s):
// \Inoutmodule|Green[1]~19_combout  = (\Inoutmodule|Green[1]~18_combout  & (((\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a58~portbdataout ) # (!\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b 
// [0])))) # (!\Inoutmodule|Green[1]~18_combout  & (\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a26~portbdataout  & (\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [0])))

	.dataa(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a26~portbdataout ),
	.datab(\Inoutmodule|Green[1]~18_combout ),
	.datac(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datad(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a58~portbdataout ),
	.cin(gnd),
	.combout(\Inoutmodule|Green[1]~19_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|Green[1]~19 .lut_mask = 16'hEC2C;
defparam \Inoutmodule|Green[1]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y15_N0
cycloneive_ram_block \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a90 (
	.portawe(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|decode2|w_anode1155w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|decode2|w_anode1155w [3]),
	.ena1(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1248w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [10]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a90_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a90 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a90 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a90 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a90 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a90 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a90 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a90 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a90 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a90 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a90 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a90 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a90 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a90 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a90 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a90 .port_a_first_bit_number = 10;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a90 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a90 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a90 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a90 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a90 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a90 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a90 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a90 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a90 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a90 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a90 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a90 .port_b_first_bit_number = 10;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a90 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a90 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a90 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a90 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a90 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a90 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X104_Y5_N0
cycloneive_ram_block \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a74 (
	.portawe(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|decode2|w_anode1145w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|decode2|w_anode1145w [3]),
	.ena1(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|rden_decode_b|w_anode1237w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [10]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a74_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a74 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a74 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a74 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a74 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a74 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a74 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a74 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a74 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a74 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a74 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a74 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a74 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a74 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a74 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a74 .port_a_first_bit_number = 10;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a74 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a74 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a74 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a74 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a74 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a74 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a74 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a74 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a74 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a74 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a74 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a74 .port_b_first_bit_number = 10;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a74 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a74 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a74 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a74 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a74 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a74 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X77_Y19_N12
cycloneive_lcell_comb \Inoutmodule|Green[1]~16 (
// Equation(s):
// \Inoutmodule|Green[1]~16_combout  = (\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a90~portbdataout ) # 
// ((\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [1])))) # (!\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// (((\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a74~portbdataout  & !\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [1]))))

	.dataa(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a90~portbdataout ),
	.datab(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a74~portbdataout ),
	.datac(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datad(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.cin(gnd),
	.combout(\Inoutmodule|Green[1]~16_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|Green[1]~16 .lut_mask = 16'hF0AC;
defparam \Inoutmodule|Green[1]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y14_N0
cycloneive_ram_block \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a122 (
	.portawe(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|decode2|w_anode1175w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|decode2|w_anode1175w [3]),
	.ena1(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1270w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [10]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a122_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a122 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a122 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a122 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a122 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a122 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a122 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a122 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a122 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a122 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a122 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a122 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a122 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a122 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a122 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a122 .port_a_first_bit_number = 10;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a122 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a122 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a122 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a122 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a122 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a122 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a122 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a122 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a122 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a122 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a122 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a122 .port_b_first_bit_number = 10;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a122 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a122 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a122 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a122 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a122 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a122 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X104_Y9_N0
cycloneive_ram_block \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a106 (
	.portawe(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|decode2|w_anode1165w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|decode2|w_anode1165w [3]),
	.ena1(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1259w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [10]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a106_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a106 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a106 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a106 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a106 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a106 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a106 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a106 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a106 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a106 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a106 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a106 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a106 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a106 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a106 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a106 .port_a_first_bit_number = 10;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a106 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a106 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a106 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a106 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a106 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a106 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a106 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a106 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a106 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a106 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a106 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a106 .port_b_first_bit_number = 10;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a106 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a106 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a106 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a106 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a106 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a106 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X77_Y19_N2
cycloneive_lcell_comb \Inoutmodule|Green[1]~17 (
// Equation(s):
// \Inoutmodule|Green[1]~17_combout  = (\Inoutmodule|Green[1]~16_combout  & ((\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a122~portbdataout ) # ((!\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b 
// [1])))) # (!\Inoutmodule|Green[1]~16_combout  & (((\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a106~portbdataout  & \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [1]))))

	.dataa(\Inoutmodule|Green[1]~16_combout ),
	.datab(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a122~portbdataout ),
	.datac(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a106~portbdataout ),
	.datad(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.cin(gnd),
	.combout(\Inoutmodule|Green[1]~17_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|Green[1]~17 .lut_mask = 16'hD8AA;
defparam \Inoutmodule|Green[1]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y19_N24
cycloneive_lcell_comb \Inoutmodule|Green[1]~20 (
// Equation(s):
// \Inoutmodule|Green[1]~20_combout  = (\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [2] & ((\Inoutmodule|Add1~18_combout ) # ((\Inoutmodule|Green[1]~17_combout )))) # 
// (!\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [2] & (!\Inoutmodule|Add1~18_combout  & (\Inoutmodule|Green[1]~19_combout )))

	.dataa(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datab(\Inoutmodule|Add1~18_combout ),
	.datac(\Inoutmodule|Green[1]~19_combout ),
	.datad(\Inoutmodule|Green[1]~17_combout ),
	.cin(gnd),
	.combout(\Inoutmodule|Green[1]~20_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|Green[1]~20 .lut_mask = 16'hBA98;
defparam \Inoutmodule|Green[1]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y2_N0
cycloneive_ram_block \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a74 (
	.portawe(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|decode2|w_anode1145w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|decode2|w_anode1145w [3]),
	.ena1(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|rden_decode_b|w_anode1237w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [10]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a74_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a74 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a74 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a74 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a74 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a74 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory2|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a74 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a74 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a74 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a74 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a74 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a74 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a74 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a74 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a74 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a74 .port_a_first_bit_number = 10;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a74 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a74 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a74 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a74 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a74 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a74 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a74 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a74 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a74 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a74 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a74 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a74 .port_b_first_bit_number = 10;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a74 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a74 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a74 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a74 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a74 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a74 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y6_N0
cycloneive_ram_block \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a90 (
	.portawe(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|decode2|w_anode1155w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|decode2|w_anode1155w [3]),
	.ena1(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1248w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [10]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a90_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a90 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a90 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a90 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a90 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a90 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory2|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a90 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a90 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a90 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a90 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a90 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a90 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a90 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a90 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a90 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a90 .port_a_first_bit_number = 10;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a90 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a90 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a90 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a90 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a90 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a90 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a90 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a90 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a90 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a90 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a90 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a90 .port_b_first_bit_number = 10;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a90 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a90 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a90 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a90 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a90 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a90 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X77_Y19_N22
cycloneive_lcell_comb \Inoutmodule|Green[1]~21 (
// Equation(s):
// \Inoutmodule|Green[1]~21_combout  = (\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [1] & (((\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [0])))) # 
// (!\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// ((\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a90~portbdataout ))) # (!\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// (\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a74~portbdataout ))))

	.dataa(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datab(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a74~portbdataout ),
	.datac(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datad(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a90~portbdataout ),
	.cin(gnd),
	.combout(\Inoutmodule|Green[1]~21_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|Green[1]~21 .lut_mask = 16'hF4A4;
defparam \Inoutmodule|Green[1]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y16_N0
cycloneive_ram_block \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a122 (
	.portawe(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|decode2|w_anode1175w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|decode2|w_anode1175w [3]),
	.ena1(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1270w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [10]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a122_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a122 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a122 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a122 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a122 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a122 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory2|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a122 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a122 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a122 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a122 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a122 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a122 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a122 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a122 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a122 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a122 .port_a_first_bit_number = 10;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a122 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a122 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a122 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a122 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a122 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a122 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a122 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a122 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a122 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a122 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a122 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a122 .port_b_first_bit_number = 10;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a122 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a122 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a122 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a122 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a122 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a122 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X104_Y18_N0
cycloneive_ram_block \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a106 (
	.portawe(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|decode2|w_anode1165w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|decode2|w_anode1165w [3]),
	.ena1(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1259w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [10]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a106_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a106 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a106 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a106 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a106 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a106 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory2|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a106 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a106 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a106 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a106 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a106 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a106 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a106 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a106 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a106 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a106 .port_a_first_bit_number = 10;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a106 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a106 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a106 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a106 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a106 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a106 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a106 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a106 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a106 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a106 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a106 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a106 .port_b_first_bit_number = 10;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a106 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a106 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a106 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a106 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a106 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a106 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X77_Y19_N0
cycloneive_lcell_comb \Inoutmodule|Green[1]~22 (
// Equation(s):
// \Inoutmodule|Green[1]~22_combout  = (\Inoutmodule|Green[1]~21_combout  & ((\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a122~portbdataout ) # ((!\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b 
// [1])))) # (!\Inoutmodule|Green[1]~21_combout  & (((\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a106~portbdataout  & \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [1]))))

	.dataa(\Inoutmodule|Green[1]~21_combout ),
	.datab(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a122~portbdataout ),
	.datac(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a106~portbdataout ),
	.datad(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.cin(gnd),
	.combout(\Inoutmodule|Green[1]~22_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|Green[1]~22 .lut_mask = 16'hD8AA;
defparam \Inoutmodule|Green[1]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y19_N30
cycloneive_lcell_comb \Inoutmodule|Green[1]~23 (
// Equation(s):
// \Inoutmodule|Green[1]~23_combout  = (\Inoutmodule|Green[1]~20_combout  & (((\Inoutmodule|Green[1]~22_combout ) # (!\Inoutmodule|Add1~18_combout )))) # (!\Inoutmodule|Green[1]~20_combout  & (\Inoutmodule|Green[1]~15_combout  & (\Inoutmodule|Add1~18_combout 
// )))

	.dataa(\Inoutmodule|Green[1]~15_combout ),
	.datab(\Inoutmodule|Green[1]~20_combout ),
	.datac(\Inoutmodule|Add1~18_combout ),
	.datad(\Inoutmodule|Green[1]~22_combout ),
	.cin(gnd),
	.combout(\Inoutmodule|Green[1]~23_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|Green[1]~23 .lut_mask = 16'hEC2C;
defparam \Inoutmodule|Green[1]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y34_N2
cycloneive_lcell_comb \Inoutmodule|Green[1]~24 (
// Equation(s):
// \Inoutmodule|Green[1]~24_combout  = (\Inoutmodule|LessThan0~0_combout  & ((\Inoutmodule|Green[1]~13_combout ) # ((!\Inoutmodule|Add1~20_combout  & \Inoutmodule|Green[1]~23_combout ))))

	.dataa(\Inoutmodule|Add1~20_combout ),
	.datab(\Inoutmodule|Green[1]~13_combout ),
	.datac(\Inoutmodule|Green[1]~23_combout ),
	.datad(\Inoutmodule|LessThan0~0_combout ),
	.cin(gnd),
	.combout(\Inoutmodule|Green[1]~24_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|Green[1]~24 .lut_mask = 16'hDC00;
defparam \Inoutmodule|Green[1]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y34_N24
cycloneive_lcell_comb \Inoutmodule|VRAM_in~8 (
// Equation(s):
// \Inoutmodule|VRAM_in~8_combout  = (\Inoutmodule|LessThan1~4_combout  & (\Cam_data[5]~input_o  $ (((\Inoutmodule|encryption_module1|G_prev [0] & !\Inoutmodule|LessThan2~4_combout )))))

	.dataa(\Cam_data[5]~input_o ),
	.datab(\Inoutmodule|LessThan1~4_combout ),
	.datac(\Inoutmodule|encryption_module1|G_prev [0]),
	.datad(\Inoutmodule|LessThan2~4_combout ),
	.cin(gnd),
	.combout(\Inoutmodule|VRAM_in~8_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|VRAM_in~8 .lut_mask = 16'h8848;
defparam \Inoutmodule|VRAM_in~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y34_N25
dffeas \Inoutmodule|VRAM_in[5] (
	.clk(\Cam_pclk~input_o ),
	.d(\Inoutmodule|VRAM_in~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Inoutmodule|VRAM_in[13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inoutmodule|VRAM_in [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Inoutmodule|VRAM_in[5] .is_wysiwyg = "true";
defparam \Inoutmodule|VRAM_in[5] .power_up = "low";
// synopsys translate_on

// Location: M9K_X64_Y63_N0
cycloneive_ram_block \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a21 (
	.portawe(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|decode2|w_anode1115w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|decode2|w_anode1115w [3]),
	.ena1(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1204w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [5]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a21_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a21 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a21 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory3|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a21 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a21 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_bit_number = 5;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a21 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a21 .port_b_first_bit_number = 5;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a21 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a21 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a21 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a21 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a21 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a21 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y46_N0
cycloneive_ram_block \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a53 (
	.portawe(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|decode2|w_anode1135w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|decode2|w_anode1135w [3]),
	.ena1(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1226w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [5]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a53_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a53 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a53 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a53 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a53 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a53 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory3|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a53 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a53 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a53 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a53 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a53 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a53 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a53 .port_a_first_bit_number = 5;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a53 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a53 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a53 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a53 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a53 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a53 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a53 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a53 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a53 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a53 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a53 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a53 .port_b_first_bit_number = 5;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a53 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a53 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a53 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a53 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a53 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a53 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y61_N0
cycloneive_ram_block \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|decode2|w_anode1098w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|decode2|w_anode1098w [3]),
	.ena1(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|rden_decode_b|w_anode1186w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [5]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a5 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory3|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a5 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a5 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a5 .port_b_first_bit_number = 5;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a5 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a5 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a5 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a5 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a5 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y53_N0
cycloneive_ram_block \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a37 (
	.portawe(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|decode2|w_anode1125w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|decode2|w_anode1125w [3]),
	.ena1(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1215w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [5]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a37_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a37 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a37 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a37 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory3|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a37 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a37 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a37 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_bit_number = 5;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a37 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a37 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a37 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a37 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a37 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a37 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a37 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a37 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a37 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a37 .port_b_first_bit_number = 5;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a37 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a37 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a37 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a37 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a37 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a37 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X72_Y53_N20
cycloneive_lcell_comb \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~30 (
// Equation(s):
// \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~30_combout  = (\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// (((\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a37~portbdataout ) # (\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [0])))) # 
// (!\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [1] & (\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a5~portbdataout  & 
// ((!\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [0]))))

	.dataa(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a5~portbdataout ),
	.datab(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datac(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a37~portbdataout ),
	.datad(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.cin(gnd),
	.combout(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~30_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~30 .lut_mask = 16'hCCE2;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y53_N26
cycloneive_lcell_comb \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~31 (
// Equation(s):
// \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~31_combout  = (\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~30_combout  & 
// ((\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a53~portbdataout ))) # (!\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~30_combout  & 
// (\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a21~portbdataout )))) # (!\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// (((\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~30_combout ))))

	.dataa(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a21~portbdataout ),
	.datab(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datac(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a53~portbdataout ),
	.datad(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~30_combout ),
	.cin(gnd),
	.combout(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~31_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~31 .lut_mask = 16'hF388;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y46_N0
cycloneive_ram_block \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a117 (
	.portawe(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|decode2|w_anode1175w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|decode2|w_anode1175w [3]),
	.ena1(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1270w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [5]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a117_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a117 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a117 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a117 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a117 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a117 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory3|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a117 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a117 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a117 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a117 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a117 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a117 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a117 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a117 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a117 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a117 .port_a_first_bit_number = 5;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a117 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a117 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a117 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a117 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a117 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a117 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a117 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a117 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a117 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a117 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a117 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a117 .port_b_first_bit_number = 5;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a117 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a117 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a117 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a117 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a117 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a117 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y69_N0
cycloneive_ram_block \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a101 (
	.portawe(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|decode2|w_anode1165w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|decode2|w_anode1165w [3]),
	.ena1(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1259w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [5]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a101_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a101 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a101 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a101 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a101 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a101 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory3|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a101 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a101 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a101 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a101 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a101 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a101 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a101 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a101 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a101 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a101 .port_a_first_bit_number = 5;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a101 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a101 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a101 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a101 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a101 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a101 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a101 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a101 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a101 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a101 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a101 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a101 .port_b_first_bit_number = 5;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a101 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a101 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a101 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a101 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a101 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a101 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X104_Y53_N0
cycloneive_ram_block \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a85 (
	.portawe(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|decode2|w_anode1155w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|decode2|w_anode1155w [3]),
	.ena1(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1248w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [5]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a85_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a85 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a85 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a85 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a85 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a85 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory3|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a85 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a85 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a85 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a85 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a85 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a85 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a85 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a85 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a85 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a85 .port_a_first_bit_number = 5;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a85 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a85 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a85 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a85 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a85 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a85 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a85 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a85 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a85 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a85 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a85 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a85 .port_b_first_bit_number = 5;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a85 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a85 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a85 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a85 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a85 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a85 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y57_N0
cycloneive_ram_block \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a69 (
	.portawe(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|decode2|w_anode1145w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|decode2|w_anode1145w [3]),
	.ena1(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|rden_decode_b|w_anode1237w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [5]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a69_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a69 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a69 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a69 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a69 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a69 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory3|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a69 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a69 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a69 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a69 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a69 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a69 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a69 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a69 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a69 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a69 .port_a_first_bit_number = 5;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a69 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a69 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a69 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a69 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a69 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a69 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a69 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a69 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a69 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a69 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a69 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a69 .port_b_first_bit_number = 5;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a69 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a69 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a69 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a69 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a69 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a69 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X72_Y53_N24
cycloneive_lcell_comb \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~28 (
// Equation(s):
// \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~28_combout  = (\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [1] & (((\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b 
// [0])))) # (!\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// (\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a85~portbdataout )) # (!\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// ((\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a69~portbdataout )))))

	.dataa(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a85~portbdataout ),
	.datab(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datac(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a69~portbdataout ),
	.datad(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.cin(gnd),
	.combout(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~28_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~28 .lut_mask = 16'hEE30;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y53_N18
cycloneive_lcell_comb \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~29 (
// Equation(s):
// \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~29_combout  = (\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~28_combout  & 
// (\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a117~portbdataout )) # (!\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~28_combout  & 
// ((\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a101~portbdataout ))))) # (!\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// (((\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~28_combout ))))

	.dataa(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a117~portbdataout ),
	.datab(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datac(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a101~portbdataout ),
	.datad(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~28_combout ),
	.cin(gnd),
	.combout(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~29_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~29 .lut_mask = 16'hBBC0;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y53_N0
cycloneive_lcell_comb \Inoutmodule|Green[2]~25 (
// Equation(s):
// \Inoutmodule|Green[2]~25_combout  = (\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [2] & ((\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~29_combout ))) # 
// (!\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [2] & (\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~31_combout ))

	.dataa(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~31_combout ),
	.datab(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~29_combout ),
	.datac(gnd),
	.datad(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.cin(gnd),
	.combout(\Inoutmodule|Green[2]~25_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|Green[2]~25 .lut_mask = 16'hCCAA;
defparam \Inoutmodule|Green[2]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X104_Y49_N0
cycloneive_ram_block \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a69 (
	.portawe(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|decode2|w_anode1145w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|decode2|w_anode1145w [3]),
	.ena1(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|rden_decode_b|w_anode1237w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [5]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a69_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a69 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a69 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a69 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a69 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a69 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory2|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a69 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a69 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a69 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a69 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a69 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a69 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a69 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a69 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a69 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a69 .port_a_first_bit_number = 5;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a69 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a69 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a69 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a69 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a69 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a69 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a69 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a69 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a69 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a69 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a69 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a69 .port_b_first_bit_number = 5;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a69 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a69 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a69 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a69 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a69 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a69 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X104_Y51_N0
cycloneive_ram_block \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a69 (
	.portawe(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|decode2|w_anode1145w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|decode2|w_anode1145w [3]),
	.ena1(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|rden_decode_b|w_anode1237w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [5]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a69_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a69 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a69 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a69 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a69 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a69 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a69 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a69 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a69 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a69 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a69 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a69 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a69 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a69 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a69 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a69 .port_a_first_bit_number = 5;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a69 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a69 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a69 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a69 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a69 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a69 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a69 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a69 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a69 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a69 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a69 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a69 .port_b_first_bit_number = 5;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a69 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a69 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a69 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a69 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a69 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a69 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y51_N0
cycloneive_ram_block \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|decode2|w_anode1098w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|decode2|w_anode1098w [3]),
	.ena1(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|rden_decode_b|w_anode1186w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [5]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a5 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a5 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a5 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a5 .port_b_first_bit_number = 5;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a5 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a5 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a5 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a5 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a5 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y64_N0
cycloneive_ram_block \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|decode2|w_anode1098w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|decode2|w_anode1098w [3]),
	.ena1(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|rden_decode_b|w_anode1186w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [5]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a5 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory2|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a5 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a5 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a5 .port_b_first_bit_number = 5;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a5 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a5 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a5 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a5 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a5 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X77_Y51_N12
cycloneive_lcell_comb \Inoutmodule|Green[2]~30 (
// Equation(s):
// \Inoutmodule|Green[2]~30_combout  = (\Inoutmodule|Add1~18_combout  & (((\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a5~portbdataout ) # (\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [2])))) # 
// (!\Inoutmodule|Add1~18_combout  & (\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a5~portbdataout  & ((!\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [2]))))

	.dataa(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a5~portbdataout ),
	.datab(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a5~portbdataout ),
	.datac(\Inoutmodule|Add1~18_combout ),
	.datad(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.cin(gnd),
	.combout(\Inoutmodule|Green[2]~30_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|Green[2]~30 .lut_mask = 16'hF0CA;
defparam \Inoutmodule|Green[2]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y51_N10
cycloneive_lcell_comb \Inoutmodule|Green[2]~31 (
// Equation(s):
// \Inoutmodule|Green[2]~31_combout  = (\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [2] & ((\Inoutmodule|Green[2]~30_combout  & (\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a69~portbdataout )) # 
// (!\Inoutmodule|Green[2]~30_combout  & ((\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a69~portbdataout ))))) # (!\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [2] & 
// (((\Inoutmodule|Green[2]~30_combout ))))

	.dataa(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datab(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a69~portbdataout ),
	.datac(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a69~portbdataout ),
	.datad(\Inoutmodule|Green[2]~30_combout ),
	.cin(gnd),
	.combout(\Inoutmodule|Green[2]~31_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|Green[2]~31 .lut_mask = 16'hDDA0;
defparam \Inoutmodule|Green[2]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y66_N0
cycloneive_ram_block \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a37 (
	.portawe(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|decode2|w_anode1125w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|decode2|w_anode1125w [3]),
	.ena1(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1215w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [5]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a37_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a37 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a37 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a37 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory2|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a37 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a37 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a37 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_bit_number = 5;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a37 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a37 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a37 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a37 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a37 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a37 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a37 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a37 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a37 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a37 .port_b_first_bit_number = 5;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a37 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a37 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a37 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a37 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a37 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a37 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y40_N0
cycloneive_ram_block \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a101 (
	.portawe(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|decode2|w_anode1165w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|decode2|w_anode1165w [3]),
	.ena1(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1259w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [5]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a101_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a101 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a101 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a101 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a101 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a101 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory2|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a101 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a101 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a101 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a101 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a101 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a101 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a101 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a101 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a101 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a101 .port_a_first_bit_number = 5;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a101 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a101 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a101 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a101 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a101 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a101 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a101 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a101 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a101 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a101 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a101 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a101 .port_b_first_bit_number = 5;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a101 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a101 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a101 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a101 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a101 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a101 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y48_N0
cycloneive_ram_block \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a37 (
	.portawe(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|decode2|w_anode1125w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|decode2|w_anode1125w [3]),
	.ena1(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1215w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [5]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a37_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a37 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a37 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a37 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a37 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a37 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a37 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_bit_number = 5;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a37 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a37 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a37 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a37 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a37 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a37 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a37 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a37 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a37 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a37 .port_b_first_bit_number = 5;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a37 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a37 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a37 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a37 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a37 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a37 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y70_N0
cycloneive_ram_block \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a101 (
	.portawe(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|decode2|w_anode1165w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|decode2|w_anode1165w [3]),
	.ena1(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1259w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [5]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a101_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a101 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a101 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a101 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a101 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a101 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a101 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a101 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a101 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a101 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a101 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a101 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a101 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a101 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a101 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a101 .port_a_first_bit_number = 5;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a101 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a101 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a101 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a101 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a101 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a101 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a101 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a101 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a101 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a101 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a101 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a101 .port_b_first_bit_number = 5;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a101 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a101 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a101 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a101 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a101 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a101 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X77_Y51_N24
cycloneive_lcell_comb \Inoutmodule|Green[2]~28 (
// Equation(s):
// \Inoutmodule|Green[2]~28_combout  = (\Inoutmodule|Add1~18_combout  & (((\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [2])))) # (!\Inoutmodule|Add1~18_combout  & 
// ((\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [2] & ((\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a101~portbdataout ))) # 
// (!\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [2] & (\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a37~portbdataout ))))

	.dataa(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a37~portbdataout ),
	.datab(\Inoutmodule|Add1~18_combout ),
	.datac(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a101~portbdataout ),
	.datad(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.cin(gnd),
	.combout(\Inoutmodule|Green[2]~28_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|Green[2]~28 .lut_mask = 16'hFC22;
defparam \Inoutmodule|Green[2]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y51_N26
cycloneive_lcell_comb \Inoutmodule|Green[2]~29 (
// Equation(s):
// \Inoutmodule|Green[2]~29_combout  = (\Inoutmodule|Add1~18_combout  & ((\Inoutmodule|Green[2]~28_combout  & ((\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a101~portbdataout ))) # (!\Inoutmodule|Green[2]~28_combout  & 
// (\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a37~portbdataout )))) # (!\Inoutmodule|Add1~18_combout  & (((\Inoutmodule|Green[2]~28_combout ))))

	.dataa(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a37~portbdataout ),
	.datab(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a101~portbdataout ),
	.datac(\Inoutmodule|Add1~18_combout ),
	.datad(\Inoutmodule|Green[2]~28_combout ),
	.cin(gnd),
	.combout(\Inoutmodule|Green[2]~29_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|Green[2]~29 .lut_mask = 16'hCFA0;
defparam \Inoutmodule|Green[2]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y51_N0
cycloneive_lcell_comb \Inoutmodule|Green[2]~32 (
// Equation(s):
// \Inoutmodule|Green[2]~32_combout  = (\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [0] & (((\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [1])))) # 
// (!\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\Inoutmodule|Green[2]~29_combout ))) # 
// (!\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [1] & (\Inoutmodule|Green[2]~31_combout ))))

	.dataa(\Inoutmodule|Green[2]~31_combout ),
	.datab(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datac(\Inoutmodule|Green[2]~29_combout ),
	.datad(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.cin(gnd),
	.combout(\Inoutmodule|Green[2]~32_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|Green[2]~32 .lut_mask = 16'hFC22;
defparam \Inoutmodule|Green[2]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X104_Y35_N0
cycloneive_ram_block \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a53 (
	.portawe(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|decode2|w_anode1135w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|decode2|w_anode1135w [3]),
	.ena1(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1226w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [5]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a53_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a53 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a53 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a53 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a53 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a53 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a53 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a53 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a53 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a53 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a53 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a53 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a53 .port_a_first_bit_number = 5;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a53 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a53 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a53 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a53 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a53 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a53 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a53 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a53 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a53 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a53 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a53 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a53 .port_b_first_bit_number = 5;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a53 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a53 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a53 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a53 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a53 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a53 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y34_N0
cycloneive_ram_block \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a117 (
	.portawe(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|decode2|w_anode1175w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|decode2|w_anode1175w [3]),
	.ena1(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1270w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [5]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a117_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a117 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a117 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a117 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a117 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a117 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a117 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a117 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a117 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a117 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a117 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a117 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a117 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a117 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a117 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a117 .port_a_first_bit_number = 5;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a117 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a117 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a117 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a117 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a117 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a117 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a117 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a117 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a117 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a117 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a117 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a117 .port_b_first_bit_number = 5;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a117 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a117 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a117 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a117 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a117 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a117 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X77_Y51_N6
cycloneive_lcell_comb \Inoutmodule|Green[2]~33 (
// Equation(s):
// \Inoutmodule|Green[2]~33_combout  = (\Inoutmodule|Add1~18_combout  & (((\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [2])))) # (!\Inoutmodule|Add1~18_combout  & 
// ((\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [2] & ((\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a117~portbdataout ))) # 
// (!\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [2] & (\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a53~portbdataout ))))

	.dataa(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a53~portbdataout ),
	.datab(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a117~portbdataout ),
	.datac(\Inoutmodule|Add1~18_combout ),
	.datad(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.cin(gnd),
	.combout(\Inoutmodule|Green[2]~33_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|Green[2]~33 .lut_mask = 16'hFC0A;
defparam \Inoutmodule|Green[2]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X104_Y48_N0
cycloneive_ram_block \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a53 (
	.portawe(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|decode2|w_anode1135w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|decode2|w_anode1135w [3]),
	.ena1(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1226w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [5]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a53_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a53 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a53 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a53 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a53 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a53 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory2|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a53 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a53 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a53 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a53 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a53 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a53 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a53 .port_a_first_bit_number = 5;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a53 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a53 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a53 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a53 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a53 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a53 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a53 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a53 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a53 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a53 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a53 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a53 .port_b_first_bit_number = 5;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a53 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a53 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a53 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a53 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a53 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a53 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y33_N0
cycloneive_ram_block \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a117 (
	.portawe(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|decode2|w_anode1175w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|decode2|w_anode1175w [3]),
	.ena1(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1270w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [5]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a117_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a117 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a117 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a117 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a117 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a117 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory2|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a117 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a117 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a117 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a117 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a117 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a117 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a117 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a117 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a117 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a117 .port_a_first_bit_number = 5;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a117 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a117 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a117 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a117 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a117 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a117 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a117 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a117 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a117 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a117 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a117 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a117 .port_b_first_bit_number = 5;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a117 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a117 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a117 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a117 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a117 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a117 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X77_Y51_N28
cycloneive_lcell_comb \Inoutmodule|Green[2]~34 (
// Equation(s):
// \Inoutmodule|Green[2]~34_combout  = (\Inoutmodule|Green[2]~33_combout  & (((\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a117~portbdataout )) # (!\Inoutmodule|Add1~18_combout ))) # (!\Inoutmodule|Green[2]~33_combout  & 
// (\Inoutmodule|Add1~18_combout  & (\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a53~portbdataout )))

	.dataa(\Inoutmodule|Green[2]~33_combout ),
	.datab(\Inoutmodule|Add1~18_combout ),
	.datac(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a53~portbdataout ),
	.datad(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a117~portbdataout ),
	.cin(gnd),
	.combout(\Inoutmodule|Green[2]~34_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|Green[2]~34 .lut_mask = 16'hEA62;
defparam \Inoutmodule|Green[2]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y41_N0
cycloneive_ram_block \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a85 (
	.portawe(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|decode2|w_anode1155w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|decode2|w_anode1155w [3]),
	.ena1(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1248w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [5]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a85_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a85 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a85 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a85 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a85 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a85 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory2|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a85 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a85 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a85 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a85 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a85 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a85 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a85 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a85 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a85 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a85 .port_a_first_bit_number = 5;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a85 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a85 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a85 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a85 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a85 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a85 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a85 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a85 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a85 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a85 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a85 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a85 .port_b_first_bit_number = 5;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a85 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a85 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a85 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a85 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a85 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a85 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y55_N0
cycloneive_ram_block \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a21 (
	.portawe(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|decode2|w_anode1115w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|decode2|w_anode1115w [3]),
	.ena1(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1204w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [5]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a21_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a21 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a21 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a21 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a21 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_bit_number = 5;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a21 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a21 .port_b_first_bit_number = 5;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a21 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a21 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a21 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a21 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a21 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a21 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y65_N0
cycloneive_ram_block \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a21 (
	.portawe(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|decode2|w_anode1115w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|decode2|w_anode1115w [3]),
	.ena1(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1204w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [5]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a21_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a21 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a21 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory2|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a21 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a21 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_bit_number = 5;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a21 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a21 .port_b_first_bit_number = 5;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a21 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a21 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a21 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a21 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a21 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a21 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X77_Y51_N16
cycloneive_lcell_comb \Inoutmodule|Green[2]~26 (
// Equation(s):
// \Inoutmodule|Green[2]~26_combout  = (\Inoutmodule|Add1~18_combout  & (((\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a21~portbdataout ) # (\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [2])))) # 
// (!\Inoutmodule|Add1~18_combout  & (\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a21~portbdataout  & ((!\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [2]))))

	.dataa(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a21~portbdataout ),
	.datab(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a21~portbdataout ),
	.datac(\Inoutmodule|Add1~18_combout ),
	.datad(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.cin(gnd),
	.combout(\Inoutmodule|Green[2]~26_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|Green[2]~26 .lut_mask = 16'hF0CA;
defparam \Inoutmodule|Green[2]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X104_Y55_N0
cycloneive_ram_block \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a85 (
	.portawe(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|decode2|w_anode1155w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|decode2|w_anode1155w [3]),
	.ena1(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1248w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [5]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a85_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a85 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a85 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a85 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a85 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a85 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a85 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a85 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a85 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a85 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a85 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a85 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a85 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a85 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a85 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a85 .port_a_first_bit_number = 5;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a85 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a85 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a85 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a85 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a85 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a85 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a85 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a85 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a85 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a85 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a85 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a85 .port_b_first_bit_number = 5;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a85 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a85 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a85 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a85 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a85 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a85 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X77_Y51_N30
cycloneive_lcell_comb \Inoutmodule|Green[2]~27 (
// Equation(s):
// \Inoutmodule|Green[2]~27_combout  = (\Inoutmodule|Green[2]~26_combout  & ((\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a85~portbdataout ) # ((!\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b 
// [2])))) # (!\Inoutmodule|Green[2]~26_combout  & (((\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a85~portbdataout  & \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [2]))))

	.dataa(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a85~portbdataout ),
	.datab(\Inoutmodule|Green[2]~26_combout ),
	.datac(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a85~portbdataout ),
	.datad(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.cin(gnd),
	.combout(\Inoutmodule|Green[2]~27_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|Green[2]~27 .lut_mask = 16'hB8CC;
defparam \Inoutmodule|Green[2]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y51_N2
cycloneive_lcell_comb \Inoutmodule|Green[2]~35 (
// Equation(s):
// \Inoutmodule|Green[2]~35_combout  = (\Inoutmodule|Green[2]~32_combout  & ((\Inoutmodule|Green[2]~34_combout ) # ((!\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [0])))) # (!\Inoutmodule|Green[2]~32_combout  & 
// (((\Inoutmodule|Green[2]~27_combout  & \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [0]))))

	.dataa(\Inoutmodule|Green[2]~32_combout ),
	.datab(\Inoutmodule|Green[2]~34_combout ),
	.datac(\Inoutmodule|Green[2]~27_combout ),
	.datad(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.cin(gnd),
	.combout(\Inoutmodule|Green[2]~35_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|Green[2]~35 .lut_mask = 16'hD8AA;
defparam \Inoutmodule|Green[2]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y51_N6
cycloneive_lcell_comb \Inoutmodule|Green[2]~36 (
// Equation(s):
// \Inoutmodule|Green[2]~36_combout  = (\Inoutmodule|Green[2]~25_combout  & ((\Inoutmodule|Red[0]~11_combout ) # ((\Inoutmodule|Green[2]~35_combout  & \Inoutmodule|Red[0]~12_combout )))) # (!\Inoutmodule|Green[2]~25_combout  & 
// (((\Inoutmodule|Green[2]~35_combout  & \Inoutmodule|Red[0]~12_combout ))))

	.dataa(\Inoutmodule|Green[2]~25_combout ),
	.datab(\Inoutmodule|Red[0]~11_combout ),
	.datac(\Inoutmodule|Green[2]~35_combout ),
	.datad(\Inoutmodule|Red[0]~12_combout ),
	.cin(gnd),
	.combout(\Inoutmodule|Green[2]~36_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|Green[2]~36 .lut_mask = 16'hF888;
defparam \Inoutmodule|Green[2]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y34_N4
cycloneive_lcell_comb \Inoutmodule|VRAM_in~9 (
// Equation(s):
// \Inoutmodule|VRAM_in~9_combout  = (\Inoutmodule|LessThan1~4_combout  & (\Cam_data[6]~input_o  $ (((\Inoutmodule|encryption_module1|G_prev [1] & !\Inoutmodule|LessThan2~4_combout )))))

	.dataa(\Cam_data[6]~input_o ),
	.datab(\Inoutmodule|encryption_module1|G_prev [1]),
	.datac(\Inoutmodule|LessThan1~4_combout ),
	.datad(\Inoutmodule|LessThan2~4_combout ),
	.cin(gnd),
	.combout(\Inoutmodule|VRAM_in~9_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|VRAM_in~9 .lut_mask = 16'hA060;
defparam \Inoutmodule|VRAM_in~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y34_N5
dffeas \Inoutmodule|VRAM_in[6] (
	.clk(\Cam_pclk~input_o ),
	.d(\Inoutmodule|VRAM_in~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Inoutmodule|VRAM_in[13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inoutmodule|VRAM_in [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Inoutmodule|VRAM_in[6] .is_wysiwyg = "true";
defparam \Inoutmodule|VRAM_in[6] .power_up = "low";
// synopsys translate_on

// Location: M9K_X37_Y38_N0
cycloneive_ram_block \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a54 (
	.portawe(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|decode2|w_anode1135w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|decode2|w_anode1135w [3]),
	.ena1(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1226w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [6]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a54_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a54 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a54 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a54 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a54 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a54 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory3|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a54 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a54 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a54 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a54 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a54 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a54 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a54 .port_a_first_bit_number = 6;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a54 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a54 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a54 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a54 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a54 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a54 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a54 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a54 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a54 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a54 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a54 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a54 .port_b_first_bit_number = 6;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a54 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a54 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a54 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a54 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a54 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a54 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X15_Y38_N0
cycloneive_ram_block \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a22 (
	.portawe(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|decode2|w_anode1115w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|decode2|w_anode1115w [3]),
	.ena1(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1204w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [6]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a22 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a22 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory3|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a22 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a22 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_bit_number = 6;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a22 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a22 .port_b_first_bit_number = 6;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a22 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a22 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a22 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a22 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a22 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a22 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y34_N0
cycloneive_ram_block \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a38 (
	.portawe(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|decode2|w_anode1125w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|decode2|w_anode1125w [3]),
	.ena1(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1215w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [6]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a38_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a38 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a38 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a38 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory3|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a38 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a38 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a38 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_bit_number = 6;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a38 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a38 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a38 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a38 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a38 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a38 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a38 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a38 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a38 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a38 .port_b_first_bit_number = 6;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a38 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a38 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a38 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a38 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a38 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a38 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X15_Y39_N0
cycloneive_ram_block \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|decode2|w_anode1098w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|decode2|w_anode1098w [3]),
	.ena1(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|rden_decode_b|w_anode1186w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [6]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a6 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory3|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a6 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a6 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a6 .port_b_first_bit_number = 6;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a6 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a6 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a6 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a6 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a6 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X38_Y34_N20
cycloneive_lcell_comb \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~34 (
// Equation(s):
// \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~34_combout  = (\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// ((\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a38~portbdataout ) # ((\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [0])))) # 
// (!\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [1] & (((!\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a6~portbdataout ))))

	.dataa(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datab(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a38~portbdataout ),
	.datac(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datad(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a6~portbdataout ),
	.cin(gnd),
	.combout(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~34_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~34 .lut_mask = 16'hADA8;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y34_N22
cycloneive_lcell_comb \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~35 (
// Equation(s):
// \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~35_combout  = (\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~34_combout  & 
// (\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a54~portbdataout )) # (!\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~34_combout  & 
// ((\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a22~portbdataout ))))) # (!\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// (((\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~34_combout ))))

	.dataa(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a54~portbdataout ),
	.datab(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a22~portbdataout ),
	.datac(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datad(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~34_combout ),
	.cin(gnd),
	.combout(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~35_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~35 .lut_mask = 16'hAFC0;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y39_N0
cycloneive_ram_block \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a86 (
	.portawe(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|decode2|w_anode1155w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|decode2|w_anode1155w [3]),
	.ena1(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1248w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [6]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a86_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a86 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a86 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a86 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a86 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a86 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory3|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a86 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a86 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a86 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a86 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a86 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a86 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a86 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a86 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a86 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a86 .port_a_first_bit_number = 6;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a86 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a86 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a86 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a86 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a86 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a86 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a86 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a86 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a86 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a86 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a86 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a86 .port_b_first_bit_number = 6;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a86 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a86 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a86 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a86 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a86 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a86 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y37_N0
cycloneive_ram_block \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a70 (
	.portawe(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|decode2|w_anode1145w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|decode2|w_anode1145w [3]),
	.ena1(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|rden_decode_b|w_anode1237w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [6]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a70_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a70 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a70 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a70 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a70 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a70 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory3|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a70 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a70 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a70 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a70 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a70 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a70 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a70 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a70 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a70 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a70 .port_a_first_bit_number = 6;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a70 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a70 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a70 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a70 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a70 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a70 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a70 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a70 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a70 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a70 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a70 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a70 .port_b_first_bit_number = 6;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a70 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a70 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a70 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a70 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a70 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a70 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X43_Y31_N20
cycloneive_lcell_comb \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~32 (
// Equation(s):
// \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~32_combout  = (\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [1] & (((\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b 
// [0])))) # (!\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// (\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a86~portbdataout )) # (!\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// ((\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a70~portbdataout )))))

	.dataa(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datab(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a86~portbdataout ),
	.datac(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a70~portbdataout ),
	.datad(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.cin(gnd),
	.combout(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~32_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~32 .lut_mask = 16'hEE50;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y29_N0
cycloneive_ram_block \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a118 (
	.portawe(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|decode2|w_anode1175w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|decode2|w_anode1175w [3]),
	.ena1(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1270w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [6]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a118_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a118 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a118 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a118 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a118 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a118 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory3|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a118 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a118 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a118 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a118 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a118 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a118 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a118 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a118 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a118 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a118 .port_a_first_bit_number = 6;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a118 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a118 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a118 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a118 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a118 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a118 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a118 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a118 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a118 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a118 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a118 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a118 .port_b_first_bit_number = 6;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a118 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a118 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a118 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a118 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a118 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a118 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X15_Y33_N0
cycloneive_ram_block \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a102 (
	.portawe(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|decode2|w_anode1165w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|decode2|w_anode1165w [3]),
	.ena1(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1259w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [6]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a102_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a102 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a102 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a102 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a102 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a102 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory3|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a102 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a102 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a102 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a102 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a102 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a102 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a102 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a102 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a102 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a102 .port_a_first_bit_number = 6;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a102 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a102 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a102 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a102 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a102 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a102 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a102 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a102 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a102 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a102 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a102 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a102 .port_b_first_bit_number = 6;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a102 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a102 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a102 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a102 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a102 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a102 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X43_Y31_N6
cycloneive_lcell_comb \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~33 (
// Equation(s):
// \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~33_combout  = (\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~32_combout  & 
// (\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a118~portbdataout )) # (!\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~32_combout  & 
// ((\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a102~portbdataout ))))) # (!\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// (\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~32_combout ))

	.dataa(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datab(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~32_combout ),
	.datac(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a118~portbdataout ),
	.datad(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a102~portbdataout ),
	.cin(gnd),
	.combout(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~33_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~33 .lut_mask = 16'hE6C4;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y34_N16
cycloneive_lcell_comb \Inoutmodule|Green[3]~37 (
// Equation(s):
// \Inoutmodule|Green[3]~37_combout  = (\Inoutmodule|Green[1]~12_combout  & ((\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [2] & ((\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~33_combout ))) # 
// (!\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [2] & (\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~35_combout ))))

	.dataa(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~35_combout ),
	.datab(\Inoutmodule|Green[1]~12_combout ),
	.datac(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datad(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~33_combout ),
	.cin(gnd),
	.combout(\Inoutmodule|Green[3]~37_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|Green[3]~37 .lut_mask = 16'hC808;
defparam \Inoutmodule|Green[3]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y5_N0
cycloneive_ram_block \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a86 (
	.portawe(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|decode2|w_anode1155w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|decode2|w_anode1155w [3]),
	.ena1(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1248w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [6]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a86_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a86 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a86 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a86 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a86 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a86 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a86 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a86 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a86 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a86 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a86 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a86 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a86 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a86 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a86 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a86 .port_a_first_bit_number = 6;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a86 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a86 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a86 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a86 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a86 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a86 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a86 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a86 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a86 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a86 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a86 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a86 .port_b_first_bit_number = 6;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a86 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a86 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a86 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a86 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a86 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a86 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y9_N0
cycloneive_ram_block \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a102 (
	.portawe(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|decode2|w_anode1165w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|decode2|w_anode1165w [3]),
	.ena1(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1259w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [6]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a102_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a102 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a102 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a102 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a102 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a102 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a102 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a102 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a102 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a102 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a102 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a102 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a102 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a102 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a102 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a102 .port_a_first_bit_number = 6;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a102 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a102 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a102 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a102 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a102 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a102 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a102 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a102 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a102 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a102 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a102 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a102 .port_b_first_bit_number = 6;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a102 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a102 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a102 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a102 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a102 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a102 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X104_Y7_N0
cycloneive_ram_block \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a70 (
	.portawe(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|decode2|w_anode1145w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|decode2|w_anode1145w [3]),
	.ena1(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|rden_decode_b|w_anode1237w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [6]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a70_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a70 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a70 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a70 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a70 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a70 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a70 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a70 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a70 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a70 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a70 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a70 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a70 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a70 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a70 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a70 .port_a_first_bit_number = 6;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a70 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a70 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a70 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a70 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a70 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a70 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a70 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a70 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a70 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a70 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a70 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a70 .port_b_first_bit_number = 6;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a70 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a70 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a70 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a70 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a70 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a70 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X72_Y11_N16
cycloneive_lcell_comb \Inoutmodule|Green[3]~38 (
// Equation(s):
// \Inoutmodule|Green[3]~38_combout  = (\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a102~portbdataout ) # 
// ((\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [0])))) # (!\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// (((!\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [0] & \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a70~portbdataout ))))

	.dataa(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a102~portbdataout ),
	.datab(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datac(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datad(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a70~portbdataout ),
	.cin(gnd),
	.combout(\Inoutmodule|Green[3]~38_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|Green[3]~38 .lut_mask = 16'hCBC8;
defparam \Inoutmodule|Green[3]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y10_N0
cycloneive_ram_block \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a118 (
	.portawe(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|decode2|w_anode1175w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|decode2|w_anode1175w [3]),
	.ena1(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1270w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [6]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a118_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a118 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a118 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a118 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a118 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a118 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a118 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a118 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a118 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a118 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a118 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a118 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a118 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a118 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a118 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a118 .port_a_first_bit_number = 6;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a118 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a118 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a118 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a118 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a118 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a118 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a118 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a118 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a118 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a118 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a118 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a118 .port_b_first_bit_number = 6;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a118 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a118 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a118 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a118 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a118 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a118 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X72_Y11_N14
cycloneive_lcell_comb \Inoutmodule|Green[3]~39 (
// Equation(s):
// \Inoutmodule|Green[3]~39_combout  = (\Inoutmodule|Green[3]~38_combout  & (((\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a118~portbdataout ) # (!\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b 
// [0])))) # (!\Inoutmodule|Green[3]~38_combout  & (\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a86~portbdataout  & (\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [0])))

	.dataa(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a86~portbdataout ),
	.datab(\Inoutmodule|Green[3]~38_combout ),
	.datac(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datad(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a118~portbdataout ),
	.cin(gnd),
	.combout(\Inoutmodule|Green[3]~39_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|Green[3]~39 .lut_mask = 16'hEC2C;
defparam \Inoutmodule|Green[3]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y13_N0
cycloneive_ram_block \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a54 (
	.portawe(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|decode2|w_anode1135w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|decode2|w_anode1135w [3]),
	.ena1(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1226w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [6]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a54_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a54 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a54 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a54 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a54 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a54 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a54 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a54 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a54 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a54 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a54 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a54 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a54 .port_a_first_bit_number = 6;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a54 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a54 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a54 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a54 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a54 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a54 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a54 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a54 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a54 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a54 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a54 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a54 .port_b_first_bit_number = 6;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a54 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a54 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a54 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a54 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a54 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a54 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y1_N0
cycloneive_ram_block \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|decode2|w_anode1098w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|decode2|w_anode1098w [3]),
	.ena1(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|rden_decode_b|w_anode1186w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [6]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a6 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a6 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a6 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a6 .port_b_first_bit_number = 6;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a6 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a6 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a6 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a6 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a6 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X104_Y25_N0
cycloneive_ram_block \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a22 (
	.portawe(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|decode2|w_anode1115w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|decode2|w_anode1115w [3]),
	.ena1(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1204w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [6]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a22 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a22 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a22 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a22 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_bit_number = 6;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a22 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a22 .port_b_first_bit_number = 6;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a22 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a22 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a22 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a22 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a22 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a22 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X72_Y11_N20
cycloneive_lcell_comb \Inoutmodule|Green[3]~42 (
// Equation(s):
// \Inoutmodule|Green[3]~42_combout  = (\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [1] & (((\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [0])))) # 
// (!\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// ((\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a22~portbdataout ))) # (!\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// (\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a6~portbdataout ))))

	.dataa(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a6~portbdataout ),
	.datab(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datac(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datad(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a22~portbdataout ),
	.cin(gnd),
	.combout(\Inoutmodule|Green[3]~42_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|Green[3]~42 .lut_mask = 16'hF2C2;
defparam \Inoutmodule|Green[3]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y26_N0
cycloneive_ram_block \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a38 (
	.portawe(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|decode2|w_anode1125w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|decode2|w_anode1125w [3]),
	.ena1(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1215w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [6]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a38_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a38 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a38 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a38 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a38 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a38 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a38 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_bit_number = 6;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a38 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a38 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a38 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a38 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a38 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a38 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a38 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a38 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a38 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a38 .port_b_first_bit_number = 6;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a38 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a38 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a38 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a38 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a38 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a38 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X72_Y11_N18
cycloneive_lcell_comb \Inoutmodule|Green[3]~43 (
// Equation(s):
// \Inoutmodule|Green[3]~43_combout  = (\Inoutmodule|Green[3]~42_combout  & ((\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a54~portbdataout ) # ((!\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b 
// [1])))) # (!\Inoutmodule|Green[3]~42_combout  & (((\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [1] & \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a38~portbdataout ))))

	.dataa(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a54~portbdataout ),
	.datab(\Inoutmodule|Green[3]~42_combout ),
	.datac(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datad(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a38~portbdataout ),
	.cin(gnd),
	.combout(\Inoutmodule|Green[3]~43_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|Green[3]~43 .lut_mask = 16'hBC8C;
defparam \Inoutmodule|Green[3]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y11_N0
cycloneive_ram_block \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a54 (
	.portawe(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|decode2|w_anode1135w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|decode2|w_anode1135w [3]),
	.ena1(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1226w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [6]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a54_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a54 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a54 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a54 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a54 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a54 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory2|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a54 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a54 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a54 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a54 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a54 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a54 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a54 .port_a_first_bit_number = 6;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a54 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a54 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a54 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a54 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a54 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a54 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a54 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a54 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a54 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a54 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a54 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a54 .port_b_first_bit_number = 6;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a54 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a54 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a54 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a54 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a54 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a54 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y22_N0
cycloneive_ram_block \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a38 (
	.portawe(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|decode2|w_anode1125w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|decode2|w_anode1125w [3]),
	.ena1(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1215w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [6]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a38_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a38 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a38 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a38 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory2|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a38 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a38 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a38 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_bit_number = 6;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a38 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a38 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a38 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a38 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a38 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a38 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a38 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a38 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a38 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a38 .port_b_first_bit_number = 6;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a38 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a38 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a38 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a38 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a38 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a38 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y3_N0
cycloneive_ram_block \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a22 (
	.portawe(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|decode2|w_anode1115w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|decode2|w_anode1115w [3]),
	.ena1(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1204w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [6]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a22 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a22 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory2|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a22 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a22 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_bit_number = 6;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a22 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a22 .port_b_first_bit_number = 6;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a22 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a22 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a22 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a22 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a22 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a22 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X104_Y1_N0
cycloneive_ram_block \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|decode2|w_anode1098w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|decode2|w_anode1098w [3]),
	.ena1(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|rden_decode_b|w_anode1186w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [6]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a6 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory2|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a6 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a6 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a6 .port_b_first_bit_number = 6;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a6 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a6 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a6 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a6 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a6 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X72_Y11_N24
cycloneive_lcell_comb \Inoutmodule|Green[3]~40 (
// Equation(s):
// \Inoutmodule|Green[3]~40_combout  = (\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [1] & (((\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [0])))) # 
// (!\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// (\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a22~portbdataout )) # (!\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// ((\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a6~portbdataout )))))

	.dataa(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a22~portbdataout ),
	.datab(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datac(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datad(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a6~portbdataout ),
	.cin(gnd),
	.combout(\Inoutmodule|Green[3]~40_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|Green[3]~40 .lut_mask = 16'hE3E0;
defparam \Inoutmodule|Green[3]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y11_N22
cycloneive_lcell_comb \Inoutmodule|Green[3]~41 (
// Equation(s):
// \Inoutmodule|Green[3]~41_combout  = (\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\Inoutmodule|Green[3]~40_combout  & (\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a54~portbdataout )) # 
// (!\Inoutmodule|Green[3]~40_combout  & ((\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a38~portbdataout ))))) # (!\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// (((\Inoutmodule|Green[3]~40_combout ))))

	.dataa(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a54~portbdataout ),
	.datab(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datac(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a38~portbdataout ),
	.datad(\Inoutmodule|Green[3]~40_combout ),
	.cin(gnd),
	.combout(\Inoutmodule|Green[3]~41_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|Green[3]~41 .lut_mask = 16'hBBC0;
defparam \Inoutmodule|Green[3]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y11_N4
cycloneive_lcell_comb \Inoutmodule|Green[3]~44 (
// Equation(s):
// \Inoutmodule|Green[3]~44_combout  = (\Inoutmodule|Add1~18_combout  & (((\Inoutmodule|Green[3]~41_combout ) # (\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [2])))) # (!\Inoutmodule|Add1~18_combout  & 
// (\Inoutmodule|Green[3]~43_combout  & ((!\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [2]))))

	.dataa(\Inoutmodule|Green[3]~43_combout ),
	.datab(\Inoutmodule|Add1~18_combout ),
	.datac(\Inoutmodule|Green[3]~41_combout ),
	.datad(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.cin(gnd),
	.combout(\Inoutmodule|Green[3]~44_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|Green[3]~44 .lut_mask = 16'hCCE2;
defparam \Inoutmodule|Green[3]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X104_Y22_N0
cycloneive_ram_block \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a86 (
	.portawe(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|decode2|w_anode1155w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|decode2|w_anode1155w [3]),
	.ena1(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1248w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [6]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a86_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a86 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a86 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a86 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a86 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a86 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory2|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a86 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a86 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a86 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a86 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a86 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a86 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a86 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a86 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a86 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a86 .port_a_first_bit_number = 6;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a86 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a86 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a86 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a86 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a86 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a86 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a86 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a86 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a86 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a86 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a86 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a86 .port_b_first_bit_number = 6;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a86 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a86 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a86 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a86 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a86 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a86 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y11_N0
cycloneive_ram_block \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a118 (
	.portawe(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|decode2|w_anode1175w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|decode2|w_anode1175w [3]),
	.ena1(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1270w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [6]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a118_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a118 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a118 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a118 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a118 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a118 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory2|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a118 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a118 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a118 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a118 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a118 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a118 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a118 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a118 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a118 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a118 .port_a_first_bit_number = 6;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a118 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a118 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a118 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a118 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a118 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a118 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a118 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a118 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a118 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a118 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a118 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a118 .port_b_first_bit_number = 6;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a118 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a118 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a118 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a118 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a118 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a118 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X104_Y6_N0
cycloneive_ram_block \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a70 (
	.portawe(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|decode2|w_anode1145w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|decode2|w_anode1145w [3]),
	.ena1(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|rden_decode_b|w_anode1237w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [6]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a70_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a70 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a70 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a70 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a70 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a70 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory2|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a70 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a70 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a70 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a70 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a70 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a70 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a70 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a70 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a70 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a70 .port_a_first_bit_number = 6;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a70 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a70 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a70 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a70 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a70 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a70 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a70 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a70 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a70 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a70 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a70 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a70 .port_b_first_bit_number = 6;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a70 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a70 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a70 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a70 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a70 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a70 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y7_N0
cycloneive_ram_block \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a102 (
	.portawe(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|decode2|w_anode1165w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|decode2|w_anode1165w [3]),
	.ena1(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1259w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [6]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a102_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a102 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a102 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a102 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a102 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a102 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory2|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a102 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a102 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a102 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a102 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a102 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a102 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a102 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a102 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a102 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a102 .port_a_first_bit_number = 6;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a102 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a102 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a102 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a102 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a102 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a102 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a102 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a102 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a102 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a102 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a102 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a102 .port_b_first_bit_number = 6;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a102 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a102 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a102 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a102 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a102 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a102 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X72_Y11_N2
cycloneive_lcell_comb \Inoutmodule|Green[3]~45 (
// Equation(s):
// \Inoutmodule|Green[3]~45_combout  = (\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [1] & (((\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [0]) # 
// (\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a102~portbdataout )))) # (!\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// (\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a70~portbdataout  & (!\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [0])))

	.dataa(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a70~portbdataout ),
	.datab(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datac(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datad(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a102~portbdataout ),
	.cin(gnd),
	.combout(\Inoutmodule|Green[3]~45_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|Green[3]~45 .lut_mask = 16'hCEC2;
defparam \Inoutmodule|Green[3]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y11_N28
cycloneive_lcell_comb \Inoutmodule|Green[3]~46 (
// Equation(s):
// \Inoutmodule|Green[3]~46_combout  = (\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\Inoutmodule|Green[3]~45_combout  & ((\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a118~portbdataout 
// ))) # (!\Inoutmodule|Green[3]~45_combout  & (\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a86~portbdataout )))) # (!\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// (((\Inoutmodule|Green[3]~45_combout ))))

	.dataa(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a86~portbdataout ),
	.datab(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datac(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a118~portbdataout ),
	.datad(\Inoutmodule|Green[3]~45_combout ),
	.cin(gnd),
	.combout(\Inoutmodule|Green[3]~46_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|Green[3]~46 .lut_mask = 16'hF388;
defparam \Inoutmodule|Green[3]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y11_N30
cycloneive_lcell_comb \Inoutmodule|Green[3]~47 (
// Equation(s):
// \Inoutmodule|Green[3]~47_combout  = (\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [2] & ((\Inoutmodule|Green[3]~44_combout  & ((\Inoutmodule|Green[3]~46_combout ))) # (!\Inoutmodule|Green[3]~44_combout  & 
// (\Inoutmodule|Green[3]~39_combout )))) # (!\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [2] & (((\Inoutmodule|Green[3]~44_combout ))))

	.dataa(\Inoutmodule|Green[3]~39_combout ),
	.datab(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datac(\Inoutmodule|Green[3]~44_combout ),
	.datad(\Inoutmodule|Green[3]~46_combout ),
	.cin(gnd),
	.combout(\Inoutmodule|Green[3]~47_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|Green[3]~47 .lut_mask = 16'hF838;
defparam \Inoutmodule|Green[3]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y34_N6
cycloneive_lcell_comb \Inoutmodule|Green[3]~48 (
// Equation(s):
// \Inoutmodule|Green[3]~48_combout  = (\Inoutmodule|LessThan0~0_combout  & ((\Inoutmodule|Green[3]~37_combout ) # ((!\Inoutmodule|Add1~20_combout  & \Inoutmodule|Green[3]~47_combout ))))

	.dataa(\Inoutmodule|Add1~20_combout ),
	.datab(\Inoutmodule|Green[3]~37_combout ),
	.datac(\Inoutmodule|Green[3]~47_combout ),
	.datad(\Inoutmodule|LessThan0~0_combout ),
	.cin(gnd),
	.combout(\Inoutmodule|Green[3]~48_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|Green[3]~48 .lut_mask = 16'hDC00;
defparam \Inoutmodule|Green[3]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y34_N14
cycloneive_lcell_comb \Inoutmodule|VRAM_in~10 (
// Equation(s):
// \Inoutmodule|VRAM_in~10_combout  = (\Inoutmodule|LessThan1~4_combout  & (\Cam_data[7]~input_o  $ (((\Inoutmodule|encryption_module1|G_prev [2] & !\Inoutmodule|LessThan2~4_combout )))))

	.dataa(\Cam_data[7]~input_o ),
	.datab(\Inoutmodule|LessThan1~4_combout ),
	.datac(\Inoutmodule|encryption_module1|G_prev [2]),
	.datad(\Inoutmodule|LessThan2~4_combout ),
	.cin(gnd),
	.combout(\Inoutmodule|VRAM_in~10_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|VRAM_in~10 .lut_mask = 16'h8848;
defparam \Inoutmodule|VRAM_in~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y34_N15
dffeas \Inoutmodule|VRAM_in[7] (
	.clk(\Cam_pclk~input_o ),
	.d(\Inoutmodule|VRAM_in~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Inoutmodule|VRAM_in[13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inoutmodule|VRAM_in [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Inoutmodule|VRAM_in[7] .is_wysiwyg = "true";
defparam \Inoutmodule|VRAM_in[7] .power_up = "low";
// synopsys translate_on

// Location: M9K_X37_Y9_N0
cycloneive_ram_block \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a87 (
	.portawe(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|decode2|w_anode1155w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|decode2|w_anode1155w [3]),
	.ena1(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1248w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [7]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a87_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a87 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a87 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a87 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a87 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a87 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a87 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a87 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a87 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a87 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a87 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a87 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a87 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a87 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a87 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a87 .port_a_first_bit_number = 7;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a87 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a87 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a87 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a87 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a87 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a87 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a87 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a87 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a87 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a87 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a87 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a87 .port_b_first_bit_number = 7;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a87 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a87 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a87 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a87 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a87 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a87 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y6_N0
cycloneive_ram_block \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a23 (
	.portawe(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|decode2|w_anode1115w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|decode2|w_anode1115w [3]),
	.ena1(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1204w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [7]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a23 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a23 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a23 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a23 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_bit_number = 7;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a23 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a23 .port_b_first_bit_number = 7;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a23 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a23 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a23 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a23 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a23 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a23 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X38_Y10_N8
cycloneive_lcell_comb \Inoutmodule|Green[4]~52 (
// Equation(s):
// \Inoutmodule|Green[4]~52_combout  = (\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [2] & ((\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a87~portbdataout ) # ((\Inoutmodule|Add1~18_combout )))) # 
// (!\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [2] & (((!\Inoutmodule|Add1~18_combout  & \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a23~portbdataout ))))

	.dataa(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a87~portbdataout ),
	.datab(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datac(\Inoutmodule|Add1~18_combout ),
	.datad(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a23~portbdataout ),
	.cin(gnd),
	.combout(\Inoutmodule|Green[4]~52_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|Green[4]~52 .lut_mask = 16'hCBC8;
defparam \Inoutmodule|Green[4]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y10_N0
cycloneive_ram_block \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a23 (
	.portawe(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|decode2|w_anode1115w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|decode2|w_anode1115w [3]),
	.ena1(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1204w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [7]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a23 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a23 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory2|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a23 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a23 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_bit_number = 7;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a23 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a23 .port_b_first_bit_number = 7;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a23 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a23 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a23 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a23 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a23 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a23 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y8_N0
cycloneive_ram_block \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a87 (
	.portawe(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|decode2|w_anode1155w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|decode2|w_anode1155w [3]),
	.ena1(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1248w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [7]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a87_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a87 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a87 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a87 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a87 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a87 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory2|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a87 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a87 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a87 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a87 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a87 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a87 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a87 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a87 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a87 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a87 .port_a_first_bit_number = 7;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a87 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a87 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a87 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a87 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a87 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a87 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a87 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a87 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a87 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a87 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a87 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a87 .port_b_first_bit_number = 7;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a87 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a87 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a87 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a87 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a87 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a87 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X38_Y10_N18
cycloneive_lcell_comb \Inoutmodule|Green[4]~53 (
// Equation(s):
// \Inoutmodule|Green[4]~53_combout  = (\Inoutmodule|Green[4]~52_combout  & (((\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a87~portbdataout ) # (!\Inoutmodule|Add1~18_combout )))) # (!\Inoutmodule|Green[4]~52_combout  & 
// (\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a23~portbdataout  & (\Inoutmodule|Add1~18_combout )))

	.dataa(\Inoutmodule|Green[4]~52_combout ),
	.datab(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a23~portbdataout ),
	.datac(\Inoutmodule|Add1~18_combout ),
	.datad(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a87~portbdataout ),
	.cin(gnd),
	.combout(\Inoutmodule|Green[4]~53_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|Green[4]~53 .lut_mask = 16'hEA4A;
defparam \Inoutmodule|Green[4]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y6_N0
cycloneive_ram_block \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a71 (
	.portawe(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|decode2|w_anode1145w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|decode2|w_anode1145w [3]),
	.ena1(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|rden_decode_b|w_anode1237w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [7]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a71_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a71 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a71 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a71 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a71 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a71 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory2|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a71 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a71 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a71 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a71 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a71 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a71 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a71 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a71 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a71 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a71 .port_a_first_bit_number = 7;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a71 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a71 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a71 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a71 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a71 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a71 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a71 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a71 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a71 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a71 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a71 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a71 .port_b_first_bit_number = 7;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a71 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a71 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a71 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a71 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a71 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a71 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X15_Y7_N0
cycloneive_ram_block \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|decode2|w_anode1098w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|decode2|w_anode1098w [3]),
	.ena1(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|rden_decode_b|w_anode1186w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [7]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a7 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory2|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a7 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a7 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a7 .port_b_first_bit_number = 7;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a7 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a7 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a7 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a7 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a7 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y3_N0
cycloneive_ram_block \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|decode2|w_anode1098w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|decode2|w_anode1098w [3]),
	.ena1(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|rden_decode_b|w_anode1186w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [7]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a7 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a7 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a7 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a7 .port_b_first_bit_number = 7;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a7 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a7 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a7 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a7 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a7 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y7_N0
cycloneive_ram_block \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a71 (
	.portawe(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|decode2|w_anode1145w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|decode2|w_anode1145w [3]),
	.ena1(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|rden_decode_b|w_anode1237w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [7]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a71_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a71 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a71 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a71 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a71 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a71 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a71 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a71 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a71 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a71 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a71 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a71 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a71 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a71 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a71 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a71 .port_a_first_bit_number = 7;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a71 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a71 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a71 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a71 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a71 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a71 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a71 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a71 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a71 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a71 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a71 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a71 .port_b_first_bit_number = 7;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a71 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a71 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a71 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a71 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a71 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a71 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X38_Y10_N20
cycloneive_lcell_comb \Inoutmodule|Green[4]~54 (
// Equation(s):
// \Inoutmodule|Green[4]~54_combout  = (\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [2] & (((\Inoutmodule|Add1~18_combout ) # (\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a71~portbdataout )))) # 
// (!\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [2] & (\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a7~portbdataout  & (!\Inoutmodule|Add1~18_combout )))

	.dataa(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a7~portbdataout ),
	.datab(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datac(\Inoutmodule|Add1~18_combout ),
	.datad(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a71~portbdataout ),
	.cin(gnd),
	.combout(\Inoutmodule|Green[4]~54_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|Green[4]~54 .lut_mask = 16'hCEC2;
defparam \Inoutmodule|Green[4]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y10_N30
cycloneive_lcell_comb \Inoutmodule|Green[4]~55 (
// Equation(s):
// \Inoutmodule|Green[4]~55_combout  = (\Inoutmodule|Add1~18_combout  & ((\Inoutmodule|Green[4]~54_combout  & (\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a71~portbdataout )) # (!\Inoutmodule|Green[4]~54_combout  & 
// ((\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a7~portbdataout ))))) # (!\Inoutmodule|Add1~18_combout  & (((\Inoutmodule|Green[4]~54_combout ))))

	.dataa(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a71~portbdataout ),
	.datab(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a7~portbdataout ),
	.datac(\Inoutmodule|Add1~18_combout ),
	.datad(\Inoutmodule|Green[4]~54_combout ),
	.cin(gnd),
	.combout(\Inoutmodule|Green[4]~55_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|Green[4]~55 .lut_mask = 16'hAFC0;
defparam \Inoutmodule|Green[4]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y10_N12
cycloneive_lcell_comb \Inoutmodule|Green[4]~56 (
// Equation(s):
// \Inoutmodule|Green[4]~56_combout  = (\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [1] & (((\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [0])))) # 
// (!\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [0] & (\Inoutmodule|Green[4]~53_combout )) # 
// (!\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\Inoutmodule|Green[4]~55_combout )))))

	.dataa(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datab(\Inoutmodule|Green[4]~53_combout ),
	.datac(\Inoutmodule|Green[4]~55_combout ),
	.datad(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.cin(gnd),
	.combout(\Inoutmodule|Green[4]~56_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|Green[4]~56 .lut_mask = 16'hEE50;
defparam \Inoutmodule|Green[4]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y11_N0
cycloneive_ram_block \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a55 (
	.portawe(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|decode2|w_anode1135w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|decode2|w_anode1135w [3]),
	.ena1(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1226w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [7]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a55_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a55 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a55 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a55 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a55 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a55 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a55 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a55 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a55 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a55 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a55 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a55 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a55 .port_a_first_bit_number = 7;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a55 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a55 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a55 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a55 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a55 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a55 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a55 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a55 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a55 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a55 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a55 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a55 .port_b_first_bit_number = 7;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a55 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a55 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a55 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a55 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a55 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a55 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X15_Y11_N0
cycloneive_ram_block \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a55 (
	.portawe(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|decode2|w_anode1135w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|decode2|w_anode1135w [3]),
	.ena1(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1226w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [7]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a55_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a55 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a55 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a55 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a55 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a55 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory2|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a55 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a55 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a55 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a55 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a55 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a55 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a55 .port_a_first_bit_number = 7;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a55 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a55 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a55 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a55 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a55 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a55 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a55 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a55 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a55 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a55 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a55 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a55 .port_b_first_bit_number = 7;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a55 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a55 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a55 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a55 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a55 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a55 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X38_Y10_N26
cycloneive_lcell_comb \Inoutmodule|Green[4]~57 (
// Equation(s):
// \Inoutmodule|Green[4]~57_combout  = (\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [2] & (((\Inoutmodule|Add1~18_combout )))) # (!\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [2] & 
// ((\Inoutmodule|Add1~18_combout  & ((\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a55~portbdataout ))) # (!\Inoutmodule|Add1~18_combout  & (\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a55~portbdataout 
// ))))

	.dataa(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a55~portbdataout ),
	.datab(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datac(\Inoutmodule|Add1~18_combout ),
	.datad(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a55~portbdataout ),
	.cin(gnd),
	.combout(\Inoutmodule|Green[4]~57_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|Green[4]~57 .lut_mask = 16'hF2C2;
defparam \Inoutmodule|Green[4]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y17_N0
cycloneive_ram_block \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a119 (
	.portawe(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|decode2|w_anode1175w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|decode2|w_anode1175w [3]),
	.ena1(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1270w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [7]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a119_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a119 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a119 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a119 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a119 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a119 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory2|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a119 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a119 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a119 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a119 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a119 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a119 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a119 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a119 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a119 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a119 .port_a_first_bit_number = 7;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a119 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a119 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a119 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a119 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a119 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a119 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a119 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a119 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a119 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a119 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a119 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a119 .port_b_first_bit_number = 7;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a119 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a119 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a119 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a119 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a119 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a119 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y10_N0
cycloneive_ram_block \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a119 (
	.portawe(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|decode2|w_anode1175w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|decode2|w_anode1175w [3]),
	.ena1(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1270w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [7]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a119_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a119 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a119 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a119 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a119 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a119 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a119 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a119 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a119 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a119 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a119 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a119 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a119 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a119 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a119 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a119 .port_a_first_bit_number = 7;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a119 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a119 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a119 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a119 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a119 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a119 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a119 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a119 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a119 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a119 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a119 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a119 .port_b_first_bit_number = 7;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a119 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a119 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a119 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a119 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a119 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a119 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X38_Y10_N28
cycloneive_lcell_comb \Inoutmodule|Green[4]~58 (
// Equation(s):
// \Inoutmodule|Green[4]~58_combout  = (\Inoutmodule|Green[4]~57_combout  & (((\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a119~portbdataout )) # (!\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b 
// [2]))) # (!\Inoutmodule|Green[4]~57_combout  & (\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [2] & ((\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a119~portbdataout ))))

	.dataa(\Inoutmodule|Green[4]~57_combout ),
	.datab(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datac(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a119~portbdataout ),
	.datad(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a119~portbdataout ),
	.cin(gnd),
	.combout(\Inoutmodule|Green[4]~58_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|Green[4]~58 .lut_mask = 16'hE6A2;
defparam \Inoutmodule|Green[4]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y19_N0
cycloneive_ram_block \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a39 (
	.portawe(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|decode2|w_anode1125w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|decode2|w_anode1125w [3]),
	.ena1(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1215w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [7]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a39_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a39 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a39 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a39 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory2|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a39 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a39 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a39 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_bit_number = 7;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a39 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a39 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a39 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a39 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a39 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a39 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a39 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a39 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a39 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a39 .port_b_first_bit_number = 7;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a39 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a39 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a39 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a39 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a39 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a39 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y24_N0
cycloneive_ram_block \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a39 (
	.portawe(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|decode2|w_anode1125w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|decode2|w_anode1125w [3]),
	.ena1(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1215w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [7]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a39_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a39 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a39 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a39 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a39 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a39 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a39 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_bit_number = 7;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a39 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a39 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a39 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a39 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a39 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a39 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a39 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a39 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a39 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a39 .port_b_first_bit_number = 7;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a39 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a39 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a39 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a39 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a39 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a39 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X45_Y13_N12
cycloneive_lcell_comb \Inoutmodule|Green[4]~50 (
// Equation(s):
// \Inoutmodule|Green[4]~50_combout  = (\Inoutmodule|Add1~18_combout  & ((\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [2]) # ((\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a39~portbdataout )))) # 
// (!\Inoutmodule|Add1~18_combout  & (!\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [2] & ((\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a39~portbdataout ))))

	.dataa(\Inoutmodule|Add1~18_combout ),
	.datab(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datac(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a39~portbdataout ),
	.datad(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a39~portbdataout ),
	.cin(gnd),
	.combout(\Inoutmodule|Green[4]~50_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|Green[4]~50 .lut_mask = 16'hB9A8;
defparam \Inoutmodule|Green[4]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y9_N0
cycloneive_ram_block \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a103 (
	.portawe(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|decode2|w_anode1165w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|decode2|w_anode1165w [3]),
	.ena1(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1259w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [7]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a103_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a103 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a103 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a103 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a103 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a103 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a103 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a103 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a103 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a103 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a103 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a103 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a103 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a103 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a103 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a103 .port_a_first_bit_number = 7;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a103 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a103 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a103 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a103 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a103 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a103 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a103 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a103 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a103 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a103 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a103 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a103 .port_b_first_bit_number = 7;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a103 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a103 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a103 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a103 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a103 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a103 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y8_N0
cycloneive_ram_block \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a103 (
	.portawe(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|decode2|w_anode1165w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|decode2|w_anode1165w [3]),
	.ena1(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1259w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [7]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a103_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a103 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a103 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a103 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a103 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a103 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory2|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a103 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a103 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a103 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a103 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a103 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a103 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a103 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a103 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a103 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a103 .port_a_first_bit_number = 7;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a103 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a103 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a103 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a103 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a103 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a103 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a103 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a103 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a103 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a103 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a103 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a103 .port_b_first_bit_number = 7;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a103 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a103 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a103 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a103 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a103 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a103 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X45_Y13_N26
cycloneive_lcell_comb \Inoutmodule|Green[4]~51 (
// Equation(s):
// \Inoutmodule|Green[4]~51_combout  = (\Inoutmodule|Green[4]~50_combout  & (((\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a103~portbdataout ) # (!\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b 
// [2])))) # (!\Inoutmodule|Green[4]~50_combout  & (\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a103~portbdataout  & (\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [2])))

	.dataa(\Inoutmodule|Green[4]~50_combout ),
	.datab(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a103~portbdataout ),
	.datac(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datad(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a103~portbdataout ),
	.cin(gnd),
	.combout(\Inoutmodule|Green[4]~51_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|Green[4]~51 .lut_mask = 16'hEA4A;
defparam \Inoutmodule|Green[4]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y10_N22
cycloneive_lcell_comb \Inoutmodule|Green[4]~59 (
// Equation(s):
// \Inoutmodule|Green[4]~59_combout  = (\Inoutmodule|Green[4]~56_combout  & ((\Inoutmodule|Green[4]~58_combout ) # ((!\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [1])))) # (!\Inoutmodule|Green[4]~56_combout  & 
// (((\Inoutmodule|Green[4]~51_combout  & \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [1]))))

	.dataa(\Inoutmodule|Green[4]~56_combout ),
	.datab(\Inoutmodule|Green[4]~58_combout ),
	.datac(\Inoutmodule|Green[4]~51_combout ),
	.datad(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.cin(gnd),
	.combout(\Inoutmodule|Green[4]~59_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|Green[4]~59 .lut_mask = 16'hD8AA;
defparam \Inoutmodule|Green[4]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y22_N0
cycloneive_ram_block \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|decode2|w_anode1098w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|decode2|w_anode1098w [3]),
	.ena1(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|rden_decode_b|w_anode1186w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [7]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a7 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory3|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a7 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a7 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a7 .port_b_first_bit_number = 7;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a7 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a7 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a7 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a7 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a7 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y26_N0
cycloneive_ram_block \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a39 (
	.portawe(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|decode2|w_anode1125w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|decode2|w_anode1125w [3]),
	.ena1(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1215w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [7]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a39_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a39 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a39 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a39 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory3|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a39 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a39 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a39 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_bit_number = 7;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a39 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a39 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a39 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a39 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a39 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a39 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a39 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a39 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a39 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a39 .port_b_first_bit_number = 7;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a39 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a39 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a39 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a39 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a39 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a39 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N22
cycloneive_lcell_comb \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~38 (
// Equation(s):
// \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~38_combout  = (\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [0] & (((\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b 
// [1])))) # (!\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// ((\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a39~portbdataout ))) # (!\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// (\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a7~portbdataout ))))

	.dataa(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a7~portbdataout ),
	.datab(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datac(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a39~portbdataout ),
	.datad(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.cin(gnd),
	.combout(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~38_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~38 .lut_mask = 16'hFC22;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y20_N0
cycloneive_ram_block \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a23 (
	.portawe(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|decode2|w_anode1115w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|decode2|w_anode1115w [3]),
	.ena1(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1204w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [7]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a23 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a23 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory3|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a23 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a23 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_bit_number = 7;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a23 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a23 .port_b_first_bit_number = 7;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a23 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a23 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a23 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a23 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a23 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a23 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X15_Y26_N0
cycloneive_ram_block \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a55 (
	.portawe(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|decode2|w_anode1135w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|decode2|w_anode1135w [3]),
	.ena1(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1226w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [7]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a55_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a55 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a55 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a55 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a55 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a55 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory3|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a55 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a55 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a55 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a55 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a55 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a55 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a55 .port_a_first_bit_number = 7;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a55 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a55 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a55 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a55 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a55 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a55 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a55 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a55 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a55 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a55 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a55 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a55 .port_b_first_bit_number = 7;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a55 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a55 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a55 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a55 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a55 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a55 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N16
cycloneive_lcell_comb \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~39 (
// Equation(s):
// \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~39_combout  = (\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~38_combout  & 
// (((\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a55~portbdataout ) # (!\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [0])))) # 
// (!\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~38_combout  & (\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a23~portbdataout  & 
// (\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [0])))

	.dataa(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~38_combout ),
	.datab(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a23~portbdataout ),
	.datac(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datad(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a55~portbdataout ),
	.cin(gnd),
	.combout(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~39_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~39 .lut_mask = 16'hEA4A;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y23_N0
cycloneive_ram_block \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a103 (
	.portawe(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|decode2|w_anode1165w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|decode2|w_anode1165w [3]),
	.ena1(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1259w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [7]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a103_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a103 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a103 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a103 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a103 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a103 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory3|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a103 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a103 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a103 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a103 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a103 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a103 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a103 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a103 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a103 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a103 .port_a_first_bit_number = 7;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a103 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a103 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a103 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a103 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a103 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a103 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a103 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a103 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a103 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a103 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a103 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a103 .port_b_first_bit_number = 7;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a103 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a103 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a103 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a103 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a103 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a103 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X15_Y19_N0
cycloneive_ram_block \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a71 (
	.portawe(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|decode2|w_anode1145w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|decode2|w_anode1145w [3]),
	.ena1(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|rden_decode_b|w_anode1237w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [7]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a71_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a71 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a71 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a71 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a71 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a71 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory3|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a71 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a71 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a71 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a71 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a71 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a71 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a71 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a71 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a71 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a71 .port_a_first_bit_number = 7;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a71 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a71 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a71 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a71 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a71 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a71 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a71 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a71 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a71 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a71 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a71 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a71 .port_b_first_bit_number = 7;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a71 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a71 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a71 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a71 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a71 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a71 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y25_N0
cycloneive_ram_block \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a87 (
	.portawe(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|decode2|w_anode1155w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|decode2|w_anode1155w [3]),
	.ena1(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1248w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [7]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a87_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a87 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a87 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a87 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a87 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a87 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory3|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a87 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a87 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a87 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a87 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a87 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a87 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a87 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a87 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a87 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a87 .port_a_first_bit_number = 7;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a87 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a87 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a87 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a87 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a87 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a87 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a87 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a87 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a87 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a87 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a87 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a87 .port_b_first_bit_number = 7;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a87 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a87 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a87 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a87 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a87 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a87 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N2
cycloneive_lcell_comb \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~36 (
// Equation(s):
// \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~36_combout  = (\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// (((\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a87~portbdataout ) # (\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [1])))) # 
// (!\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [0] & (\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a71~portbdataout  & 
// ((!\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [1]))))

	.dataa(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a71~portbdataout ),
	.datab(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datac(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a87~portbdataout ),
	.datad(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.cin(gnd),
	.combout(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~36_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~36 .lut_mask = 16'hCCE2;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y29_N0
cycloneive_ram_block \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a119 (
	.portawe(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|decode2|w_anode1175w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|decode2|w_anode1175w [3]),
	.ena1(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1270w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [7]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a119_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a119 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a119 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a119 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a119 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a119 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory3|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a119 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a119 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a119 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a119 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a119 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a119 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a119 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a119 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a119 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a119 .port_a_first_bit_number = 7;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a119 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a119 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a119 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a119 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a119 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a119 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a119 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a119 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a119 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a119 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a119 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a119 .port_b_first_bit_number = 7;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a119 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a119 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a119 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a119 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a119 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a119 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N28
cycloneive_lcell_comb \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~37 (
// Equation(s):
// \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~37_combout  = (\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~36_combout  & 
// (((\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a119~portbdataout ) # (!\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [1])))) # 
// (!\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~36_combout  & (\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a103~portbdataout  & 
// ((\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [1]))))

	.dataa(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a103~portbdataout ),
	.datab(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~36_combout ),
	.datac(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a119~portbdataout ),
	.datad(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.cin(gnd),
	.combout(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~37_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~37 .lut_mask = 16'hE2CC;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N30
cycloneive_lcell_comb \Inoutmodule|Green[4]~49 (
// Equation(s):
// \Inoutmodule|Green[4]~49_combout  = (\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [2] & ((\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~37_combout ))) # 
// (!\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [2] & (\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~39_combout ))

	.dataa(gnd),
	.datab(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~39_combout ),
	.datac(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datad(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~37_combout ),
	.cin(gnd),
	.combout(\Inoutmodule|Green[4]~49_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|Green[4]~49 .lut_mask = 16'hFC0C;
defparam \Inoutmodule|Green[4]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y51_N24
cycloneive_lcell_comb \Inoutmodule|Green[4]~60 (
// Equation(s):
// \Inoutmodule|Green[4]~60_combout  = (\Inoutmodule|Green[4]~59_combout  & ((\Inoutmodule|Red[0]~12_combout ) # ((\Inoutmodule|Red[0]~11_combout  & \Inoutmodule|Green[4]~49_combout )))) # (!\Inoutmodule|Green[4]~59_combout  & (\Inoutmodule|Red[0]~11_combout 
//  & (\Inoutmodule|Green[4]~49_combout )))

	.dataa(\Inoutmodule|Green[4]~59_combout ),
	.datab(\Inoutmodule|Red[0]~11_combout ),
	.datac(\Inoutmodule|Green[4]~49_combout ),
	.datad(\Inoutmodule|Red[0]~12_combout ),
	.cin(gnd),
	.combout(\Inoutmodule|Green[4]~60_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|Green[4]~60 .lut_mask = 16'hEAC0;
defparam \Inoutmodule|Green[4]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X113_Y0_N8
cycloneive_io_ibuf \Cam_data[0]~input (
	.i(Cam_data[0]),
	.ibar(gnd),
	.o(\Cam_data[0]~input_o ));
// synopsys translate_off
defparam \Cam_data[0]~input .bus_hold = "false";
defparam \Cam_data[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X73_Y26_N10
cycloneive_lcell_comb \Inoutmodule|temp~9 (
// Equation(s):
// \Inoutmodule|temp~9_combout  = (\Cam_data[0]~input_o  & !\Inoutmodule|state.PREP~q )

	.dataa(gnd),
	.datab(\Cam_data[0]~input_o ),
	.datac(\Inoutmodule|state.PREP~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Inoutmodule|temp~9_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|temp~9 .lut_mask = 16'h0C0C;
defparam \Inoutmodule|temp~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y26_N11
dffeas \Inoutmodule|temp[0] (
	.clk(\Cam_pclk~input_o ),
	.d(\Inoutmodule|temp~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Inoutmodule|temp[5]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inoutmodule|temp [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Inoutmodule|temp[0] .is_wysiwyg = "true";
defparam \Inoutmodule|temp[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y34_N18
cycloneive_lcell_comb \Inoutmodule|VRAM_in~11 (
// Equation(s):
// \Inoutmodule|VRAM_in~11_combout  = (\Inoutmodule|LessThan1~4_combout  & (\Inoutmodule|temp [0] $ (((\Inoutmodule|encryption_module1|G_prev [3] & !\Inoutmodule|LessThan2~4_combout )))))

	.dataa(\Inoutmodule|temp [0]),
	.datab(\Inoutmodule|encryption_module1|G_prev [3]),
	.datac(\Inoutmodule|LessThan1~4_combout ),
	.datad(\Inoutmodule|LessThan2~4_combout ),
	.cin(gnd),
	.combout(\Inoutmodule|VRAM_in~11_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|VRAM_in~11 .lut_mask = 16'hA060;
defparam \Inoutmodule|VRAM_in~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y34_N19
dffeas \Inoutmodule|VRAM_in[8] (
	.clk(\Cam_pclk~input_o ),
	.d(\Inoutmodule|VRAM_in~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Inoutmodule|VRAM_in[13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inoutmodule|VRAM_in [8]),
	.prn(vcc));
// synopsys translate_off
defparam \Inoutmodule|VRAM_in[8] .is_wysiwyg = "true";
defparam \Inoutmodule|VRAM_in[8] .power_up = "low";
// synopsys translate_on

// Location: M9K_X15_Y5_N0
cycloneive_ram_block \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a24 (
	.portawe(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|decode2|w_anode1115w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|decode2|w_anode1115w [3]),
	.ena1(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1204w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [8]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a24 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a24 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory2|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a24 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a24 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_bit_number = 8;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a24 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a24 .port_b_first_bit_number = 8;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a24 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a24 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a24 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a24 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a24 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a24 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y3_N0
cycloneive_ram_block \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|decode2|w_anode1098w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|decode2|w_anode1098w [3]),
	.ena1(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|rden_decode_b|w_anode1186w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [8]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a8 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory2|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a8 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a8 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a8 .port_b_first_bit_number = 8;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a8 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a8 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a8 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a8 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a8 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y18_N0
cycloneive_ram_block \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a40 (
	.portawe(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|decode2|w_anode1125w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|decode2|w_anode1125w [3]),
	.ena1(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1215w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [8]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a40_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a40 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a40 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a40 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a40 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a40 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory2|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a40 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a40 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a40 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a40 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a40 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a40 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a40 .port_a_first_bit_number = 8;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a40 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a40 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a40 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a40 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a40 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a40 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a40 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a40 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a40 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a40 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a40 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a40 .port_b_first_bit_number = 8;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a40 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a40 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a40 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a40 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a40 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a40 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X38_Y10_N4
cycloneive_lcell_comb \Inoutmodule|Green[5]~62 (
// Equation(s):
// \Inoutmodule|Green[5]~62_combout  = (\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [1] & (((\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a40~portbdataout ) # 
// (\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [0])))) # (!\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// (\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a8~portbdataout  & ((!\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [0]))))

	.dataa(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datab(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a8~portbdataout ),
	.datac(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a40~portbdataout ),
	.datad(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.cin(gnd),
	.combout(\Inoutmodule|Green[5]~62_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|Green[5]~62 .lut_mask = 16'hAAE4;
defparam \Inoutmodule|Green[5]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y14_N0
cycloneive_ram_block \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a56 (
	.portawe(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|decode2|w_anode1135w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|decode2|w_anode1135w [3]),
	.ena1(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1226w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [8]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a56_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a56 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a56 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a56 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a56 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a56 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory2|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a56 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a56 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a56 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a56 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a56 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a56 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a56 .port_a_first_bit_number = 8;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a56 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a56 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a56 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a56 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a56 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a56 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a56 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a56 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a56 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a56 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a56 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a56 .port_b_first_bit_number = 8;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a56 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a56 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a56 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a56 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a56 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a56 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X38_Y10_N10
cycloneive_lcell_comb \Inoutmodule|Green[5]~63 (
// Equation(s):
// \Inoutmodule|Green[5]~63_combout  = (\Inoutmodule|Green[5]~62_combout  & (((\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a56~portbdataout ) # (!\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b 
// [0])))) # (!\Inoutmodule|Green[5]~62_combout  & (\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a24~portbdataout  & ((\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [0]))))

	.dataa(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a24~portbdataout ),
	.datab(\Inoutmodule|Green[5]~62_combout ),
	.datac(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a56~portbdataout ),
	.datad(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.cin(gnd),
	.combout(\Inoutmodule|Green[5]~63_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|Green[5]~63 .lut_mask = 16'hE2CC;
defparam \Inoutmodule|Green[5]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y14_N0
cycloneive_ram_block \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a120 (
	.portawe(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|decode2|w_anode1175w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|decode2|w_anode1175w [3]),
	.ena1(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1270w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [8]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a120_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a120 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a120 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a120 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a120 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a120 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory2|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a120 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a120 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a120 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a120 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a120 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a120 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a120 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a120 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a120 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a120 .port_a_first_bit_number = 8;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a120 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a120 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a120 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a120 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a120 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a120 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a120 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a120 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a120 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a120 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a120 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a120 .port_b_first_bit_number = 8;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a120 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a120 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a120 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a120 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a120 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a120 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y6_N0
cycloneive_ram_block \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a104 (
	.portawe(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|decode2|w_anode1165w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|decode2|w_anode1165w [3]),
	.ena1(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1259w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [8]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a104_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a104 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a104 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a104 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a104 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a104 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory2|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a104 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a104 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a104 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a104 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a104 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a104 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a104 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a104 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a104 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a104 .port_a_first_bit_number = 8;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a104 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a104 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a104 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a104 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a104 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a104 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a104 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a104 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a104 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a104 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a104 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a104 .port_b_first_bit_number = 8;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a104 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a104 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a104 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a104 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a104 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a104 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X15_Y8_N0
cycloneive_ram_block \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a72 (
	.portawe(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|decode2|w_anode1145w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|decode2|w_anode1145w [3]),
	.ena1(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|rden_decode_b|w_anode1237w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [8]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a72_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a72 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a72 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a72 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a72 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a72 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory2|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a72 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a72 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a72 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a72 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a72 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a72 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a72 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a72 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a72 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a72 .port_a_first_bit_number = 8;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a72 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a72 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a72 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a72 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a72 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a72 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a72 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a72 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a72 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a72 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a72 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a72 .port_b_first_bit_number = 8;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a72 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a72 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a72 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a72 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a72 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a72 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y10_N0
cycloneive_ram_block \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a88 (
	.portawe(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|decode2|w_anode1155w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|decode2|w_anode1155w [3]),
	.ena1(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1248w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [8]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a88_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a88 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a88 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a88 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a88 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a88 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory2|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a88 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a88 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a88 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a88 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a88 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a88 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a88 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a88 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a88 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a88 .port_a_first_bit_number = 8;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a88 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a88 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a88 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a88 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a88 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a88 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a88 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a88 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a88 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a88 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a88 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a88 .port_b_first_bit_number = 8;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a88 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a88 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a88 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a88 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a88 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a88 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X38_Y10_N24
cycloneive_lcell_comb \Inoutmodule|Green[5]~69 (
// Equation(s):
// \Inoutmodule|Green[5]~69_combout  = (\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [1] & (((\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [0])))) # 
// (!\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// ((\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a88~portbdataout ))) # (!\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// (\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a72~portbdataout ))))

	.dataa(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datab(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a72~portbdataout ),
	.datac(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datad(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a88~portbdataout ),
	.cin(gnd),
	.combout(\Inoutmodule|Green[5]~69_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|Green[5]~69 .lut_mask = 16'hF4A4;
defparam \Inoutmodule|Green[5]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y10_N14
cycloneive_lcell_comb \Inoutmodule|Green[5]~70 (
// Equation(s):
// \Inoutmodule|Green[5]~70_combout  = (\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\Inoutmodule|Green[5]~69_combout  & (\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a120~portbdataout )) 
// # (!\Inoutmodule|Green[5]~69_combout  & ((\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a104~portbdataout ))))) # (!\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// (((\Inoutmodule|Green[5]~69_combout ))))

	.dataa(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datab(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a120~portbdataout ),
	.datac(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a104~portbdataout ),
	.datad(\Inoutmodule|Green[5]~69_combout ),
	.cin(gnd),
	.combout(\Inoutmodule|Green[5]~70_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|Green[5]~70 .lut_mask = 16'hDDA0;
defparam \Inoutmodule|Green[5]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y17_N0
cycloneive_ram_block \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a24 (
	.portawe(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|decode2|w_anode1115w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|decode2|w_anode1115w [3]),
	.ena1(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1204w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [8]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a24 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a24 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a24 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a24 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_bit_number = 8;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a24 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a24 .port_b_first_bit_number = 8;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a24 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a24 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a24 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a24 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a24 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a24 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y31_N0
cycloneive_ram_block \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a40 (
	.portawe(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|decode2|w_anode1125w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|decode2|w_anode1125w [3]),
	.ena1(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1215w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [8]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a40_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a40 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a40 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a40 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a40 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a40 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a40 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a40 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a40 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a40 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a40 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a40 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a40 .port_a_first_bit_number = 8;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a40 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a40 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a40 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a40 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a40 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a40 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a40 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a40 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a40 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a40 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a40 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a40 .port_b_first_bit_number = 8;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a40 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a40 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a40 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a40 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a40 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a40 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y27_N0
cycloneive_ram_block \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|decode2|w_anode1098w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|decode2|w_anode1098w [3]),
	.ena1(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|rden_decode_b|w_anode1186w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [8]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a8 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a8 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a8 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a8 .port_b_first_bit_number = 8;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a8 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a8 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a8 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a8 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a8 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X43_Y31_N16
cycloneive_lcell_comb \Inoutmodule|Green[5]~66 (
// Equation(s):
// \Inoutmodule|Green[5]~66_combout  = (\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a40~portbdataout ) # 
// ((\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [0])))) # (!\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// (((\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a8~portbdataout  & !\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [0]))))

	.dataa(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a40~portbdataout ),
	.datab(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a8~portbdataout ),
	.datac(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datad(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.cin(gnd),
	.combout(\Inoutmodule|Green[5]~66_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|Green[5]~66 .lut_mask = 16'hF0AC;
defparam \Inoutmodule|Green[5]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y17_N0
cycloneive_ram_block \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a56 (
	.portawe(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|decode2|w_anode1135w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|decode2|w_anode1135w [3]),
	.ena1(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1226w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [8]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a56_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a56 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a56 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a56 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a56 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a56 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a56 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a56 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a56 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a56 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a56 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a56 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a56 .port_a_first_bit_number = 8;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a56 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a56 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a56 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a56 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a56 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a56 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a56 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a56 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a56 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a56 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a56 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a56 .port_b_first_bit_number = 8;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a56 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a56 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a56 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a56 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a56 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a56 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X50_Y21_N4
cycloneive_lcell_comb \Inoutmodule|Green[5]~67 (
// Equation(s):
// \Inoutmodule|Green[5]~67_combout  = (\Inoutmodule|Green[5]~66_combout  & (((\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a56~portbdataout ) # (!\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b 
// [0])))) # (!\Inoutmodule|Green[5]~66_combout  & (\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a24~portbdataout  & (\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [0])))

	.dataa(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a24~portbdataout ),
	.datab(\Inoutmodule|Green[5]~66_combout ),
	.datac(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datad(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a56~portbdataout ),
	.cin(gnd),
	.combout(\Inoutmodule|Green[5]~67_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|Green[5]~67 .lut_mask = 16'hEC2C;
defparam \Inoutmodule|Green[5]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X104_Y26_N0
cycloneive_ram_block \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a120 (
	.portawe(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|decode2|w_anode1175w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|decode2|w_anode1175w [3]),
	.ena1(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1270w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [8]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a120_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a120 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a120 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a120 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a120 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a120 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a120 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a120 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a120 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a120 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a120 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a120 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a120 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a120 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a120 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a120 .port_a_first_bit_number = 8;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a120 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a120 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a120 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a120 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a120 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a120 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a120 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a120 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a120 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a120 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a120 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a120 .port_b_first_bit_number = 8;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a120 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a120 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a120 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a120 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a120 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a120 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y4_N0
cycloneive_ram_block \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a72 (
	.portawe(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|decode2|w_anode1145w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|decode2|w_anode1145w [3]),
	.ena1(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|rden_decode_b|w_anode1237w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [8]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a72_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a72 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a72 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a72 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a72 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a72 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a72 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a72 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a72 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a72 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a72 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a72 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a72 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a72 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a72 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a72 .port_a_first_bit_number = 8;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a72 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a72 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a72 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a72 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a72 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a72 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a72 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a72 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a72 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a72 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a72 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a72 .port_b_first_bit_number = 8;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a72 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a72 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a72 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a72 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a72 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a72 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y5_N0
cycloneive_ram_block \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a88 (
	.portawe(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|decode2|w_anode1155w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|decode2|w_anode1155w [3]),
	.ena1(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1248w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [8]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a88_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a88 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a88 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a88 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a88 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a88 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a88 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a88 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a88 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a88 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a88 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a88 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a88 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a88 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a88 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a88 .port_a_first_bit_number = 8;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a88 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a88 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a88 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a88 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a88 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a88 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a88 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a88 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a88 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a88 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a88 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a88 .port_b_first_bit_number = 8;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a88 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a88 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a88 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a88 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a88 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a88 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X45_Y13_N16
cycloneive_lcell_comb \Inoutmodule|Green[5]~64 (
// Equation(s):
// \Inoutmodule|Green[5]~64_combout  = (\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [1] & (((\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [0])))) # 
// (!\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// ((\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a88~portbdataout ))) # (!\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// (\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a72~portbdataout ))))

	.dataa(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datab(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a72~portbdataout ),
	.datac(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datad(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a88~portbdataout ),
	.cin(gnd),
	.combout(\Inoutmodule|Green[5]~64_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|Green[5]~64 .lut_mask = 16'hF4A4;
defparam \Inoutmodule|Green[5]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y7_N0
cycloneive_ram_block \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a104 (
	.portawe(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|decode2|w_anode1165w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|decode2|w_anode1165w [3]),
	.ena1(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1259w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [8]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a104_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a104 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a104 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a104 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a104 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a104 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a104 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a104 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a104 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a104 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a104 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a104 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a104 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a104 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a104 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a104 .port_a_first_bit_number = 8;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a104 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a104 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a104 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a104 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a104 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a104 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a104 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a104 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a104 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a104 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a104 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a104 .port_b_first_bit_number = 8;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a104 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a104 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a104 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a104 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a104 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a104 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X45_Y13_N18
cycloneive_lcell_comb \Inoutmodule|Green[5]~65 (
// Equation(s):
// \Inoutmodule|Green[5]~65_combout  = (\Inoutmodule|Green[5]~64_combout  & ((\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a120~portbdataout ) # ((!\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b 
// [1])))) # (!\Inoutmodule|Green[5]~64_combout  & (((\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [1] & \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a104~portbdataout ))))

	.dataa(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a120~portbdataout ),
	.datab(\Inoutmodule|Green[5]~64_combout ),
	.datac(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datad(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a104~portbdataout ),
	.cin(gnd),
	.combout(\Inoutmodule|Green[5]~65_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|Green[5]~65 .lut_mask = 16'hBC8C;
defparam \Inoutmodule|Green[5]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y13_N24
cycloneive_lcell_comb \Inoutmodule|Green[5]~68 (
// Equation(s):
// \Inoutmodule|Green[5]~68_combout  = (\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [2] & (((\Inoutmodule|Add1~18_combout ) # (\Inoutmodule|Green[5]~65_combout )))) # 
// (!\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [2] & (\Inoutmodule|Green[5]~67_combout  & (!\Inoutmodule|Add1~18_combout )))

	.dataa(\Inoutmodule|Green[5]~67_combout ),
	.datab(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datac(\Inoutmodule|Add1~18_combout ),
	.datad(\Inoutmodule|Green[5]~65_combout ),
	.cin(gnd),
	.combout(\Inoutmodule|Green[5]~68_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|Green[5]~68 .lut_mask = 16'hCEC2;
defparam \Inoutmodule|Green[5]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y10_N0
cycloneive_lcell_comb \Inoutmodule|Green[5]~71 (
// Equation(s):
// \Inoutmodule|Green[5]~71_combout  = (\Inoutmodule|Add1~18_combout  & ((\Inoutmodule|Green[5]~68_combout  & ((\Inoutmodule|Green[5]~70_combout ))) # (!\Inoutmodule|Green[5]~68_combout  & (\Inoutmodule|Green[5]~63_combout )))) # 
// (!\Inoutmodule|Add1~18_combout  & (((\Inoutmodule|Green[5]~68_combout ))))

	.dataa(\Inoutmodule|Green[5]~63_combout ),
	.datab(\Inoutmodule|Green[5]~70_combout ),
	.datac(\Inoutmodule|Add1~18_combout ),
	.datad(\Inoutmodule|Green[5]~68_combout ),
	.cin(gnd),
	.combout(\Inoutmodule|Green[5]~71_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|Green[5]~71 .lut_mask = 16'hCFA0;
defparam \Inoutmodule|Green[5]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y32_N0
cycloneive_ram_block \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a56 (
	.portawe(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|decode2|w_anode1135w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|decode2|w_anode1135w [3]),
	.ena1(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1226w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [8]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a56_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a56 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a56 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a56 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a56 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a56 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory3|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a56 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a56 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a56 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a56 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a56 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a56 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a56 .port_a_first_bit_number = 8;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a56 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a56 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a56 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a56 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a56 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a56 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a56 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a56 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a56 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a56 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a56 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a56 .port_b_first_bit_number = 8;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a56 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a56 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a56 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a56 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a56 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a56 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X15_Y35_N0
cycloneive_ram_block \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a24 (
	.portawe(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|decode2|w_anode1115w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|decode2|w_anode1115w [3]),
	.ena1(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1204w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [8]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a24 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a24 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory3|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a24 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a24 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_bit_number = 8;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a24 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a24 .port_b_first_bit_number = 8;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a24 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a24 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a24 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a24 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a24 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a24 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X104_Y34_N0
cycloneive_ram_block \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|decode2|w_anode1098w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|decode2|w_anode1098w [3]),
	.ena1(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|rden_decode_b|w_anode1186w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [8]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a8 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory3|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a8 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a8 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a8 .port_b_first_bit_number = 8;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a8 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a8 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a8 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a8 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a8 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y30_N0
cycloneive_ram_block \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a40 (
	.portawe(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|decode2|w_anode1125w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|decode2|w_anode1125w [3]),
	.ena1(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1215w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [8]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a40_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a40 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a40 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a40 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a40 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a40 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory3|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a40 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a40 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a40 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a40 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a40 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a40 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a40 .port_a_first_bit_number = 8;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a40 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a40 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a40 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a40 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a40 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a40 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a40 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a40 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a40 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a40 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a40 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a40 .port_b_first_bit_number = 8;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a40 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a40 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a40 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a40 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a40 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a40 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X38_Y34_N12
cycloneive_lcell_comb \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~42 (
// Equation(s):
// \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~42_combout  = (\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [0] & (((\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b 
// [1])))) # (!\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// ((\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a40~portbdataout ))) # (!\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// (\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a8~portbdataout ))))

	.dataa(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a8~portbdataout ),
	.datab(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datac(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datad(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a40~portbdataout ),
	.cin(gnd),
	.combout(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~42_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~42 .lut_mask = 16'hF2C2;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y34_N30
cycloneive_lcell_comb \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~43 (
// Equation(s):
// \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~43_combout  = (\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~42_combout  & 
// (\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a56~portbdataout )) # (!\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~42_combout  & 
// ((\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a24~portbdataout ))))) # (!\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// (((\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~42_combout ))))

	.dataa(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a56~portbdataout ),
	.datab(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a24~portbdataout ),
	.datac(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datad(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~42_combout ),
	.cin(gnd),
	.combout(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~43_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~43 .lut_mask = 16'hAFC0;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y33_N0
cycloneive_ram_block \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a120 (
	.portawe(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|decode2|w_anode1175w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|decode2|w_anode1175w [3]),
	.ena1(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1270w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [8]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a120_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a120 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a120 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a120 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a120 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a120 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory3|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a120 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a120 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a120 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a120 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a120 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a120 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a120 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a120 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a120 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a120 .port_a_first_bit_number = 8;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a120 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a120 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a120 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a120 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a120 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a120 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a120 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a120 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a120 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a120 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a120 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a120 .port_b_first_bit_number = 8;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a120 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a120 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a120 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a120 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a120 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a120 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y35_N0
cycloneive_ram_block \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a72 (
	.portawe(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|decode2|w_anode1145w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|decode2|w_anode1145w [3]),
	.ena1(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|rden_decode_b|w_anode1237w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [8]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a72_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a72 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a72 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a72 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a72 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a72 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory3|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a72 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a72 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a72 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a72 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a72 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a72 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a72 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a72 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a72 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a72 .port_a_first_bit_number = 8;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a72 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a72 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a72 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a72 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a72 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a72 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a72 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a72 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a72 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a72 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a72 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a72 .port_b_first_bit_number = 8;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a72 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a72 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a72 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a72 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a72 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a72 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y34_N0
cycloneive_ram_block \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a88 (
	.portawe(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|decode2|w_anode1155w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|decode2|w_anode1155w [3]),
	.ena1(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1248w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [8]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a88_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a88 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a88 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a88 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a88 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a88 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory3|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a88 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a88 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a88 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a88 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a88 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a88 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a88 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a88 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a88 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a88 .port_a_first_bit_number = 8;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a88 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a88 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a88 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a88 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a88 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a88 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a88 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a88 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a88 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a88 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a88 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a88 .port_b_first_bit_number = 8;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a88 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a88 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a88 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a88 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a88 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a88 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X38_Y34_N4
cycloneive_lcell_comb \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~40 (
// Equation(s):
// \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~40_combout  = (\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [1] & (((\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b 
// [0])))) # (!\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// ((\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a88~portbdataout ))) # (!\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// (\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a72~portbdataout ))))

	.dataa(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datab(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a72~portbdataout ),
	.datac(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datad(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a88~portbdataout ),
	.cin(gnd),
	.combout(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~40_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~40 .lut_mask = 16'hF4A4;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y34_N0
cycloneive_ram_block \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a104 (
	.portawe(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|decode2|w_anode1165w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|decode2|w_anode1165w [3]),
	.ena1(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1259w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [8]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a104_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a104 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a104 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a104 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a104 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a104 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory3|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a104 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a104 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a104 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a104 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a104 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a104 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a104 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a104 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a104 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a104 .port_a_first_bit_number = 8;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a104 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a104 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a104 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a104 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a104 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a104 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a104 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a104 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a104 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a104 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a104 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a104 .port_b_first_bit_number = 8;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a104 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a104 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a104 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a104 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a104 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a104 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X38_Y34_N18
cycloneive_lcell_comb \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~41 (
// Equation(s):
// \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~41_combout  = (\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~40_combout  & 
// ((\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a120~portbdataout ) # ((!\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [1])))) # 
// (!\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~40_combout  & (((\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a104~portbdataout ))))

	.dataa(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a120~portbdataout ),
	.datab(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~40_combout ),
	.datac(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datad(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a104~portbdataout ),
	.cin(gnd),
	.combout(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~41_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~41 .lut_mask = 16'hBC8C;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y34_N24
cycloneive_lcell_comb \Inoutmodule|Green[5]~61 (
// Equation(s):
// \Inoutmodule|Green[5]~61_combout  = (\Inoutmodule|Green[1]~12_combout  & ((\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [2] & ((\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~41_combout ))) # 
// (!\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [2] & (\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~43_combout ))))

	.dataa(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~43_combout ),
	.datab(\Inoutmodule|Green[1]~12_combout ),
	.datac(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datad(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~41_combout ),
	.cin(gnd),
	.combout(\Inoutmodule|Green[5]~61_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|Green[5]~61 .lut_mask = 16'hC808;
defparam \Inoutmodule|Green[5]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y34_N14
cycloneive_lcell_comb \Inoutmodule|Green[5]~72 (
// Equation(s):
// \Inoutmodule|Green[5]~72_combout  = (\Inoutmodule|LessThan0~0_combout  & ((\Inoutmodule|Green[5]~61_combout ) # ((!\Inoutmodule|Add1~20_combout  & \Inoutmodule|Green[5]~71_combout ))))

	.dataa(\Inoutmodule|Add1~20_combout ),
	.datab(\Inoutmodule|LessThan0~0_combout ),
	.datac(\Inoutmodule|Green[5]~71_combout ),
	.datad(\Inoutmodule|Green[5]~61_combout ),
	.cin(gnd),
	.combout(\Inoutmodule|Green[5]~72_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|Green[5]~72 .lut_mask = 16'hCC40;
defparam \Inoutmodule|Green[5]~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y20_N6
cycloneive_lcell_comb \Inoutmodule|encryption_module1|B_prev[4]~feeder (
// Equation(s):
// \Inoutmodule|encryption_module1|B_prev[4]~feeder_combout  = \Inoutmodule|encryption_module1|B_xor2 [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Inoutmodule|encryption_module1|B_xor2 [4]),
	.cin(gnd),
	.combout(\Inoutmodule|encryption_module1|B_prev[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|encryption_module1|B_prev[4]~feeder .lut_mask = 16'hFF00;
defparam \Inoutmodule|encryption_module1|B_prev[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y20_N7
dffeas \Inoutmodule|encryption_module1|B_prev[4] (
	.clk(\Inoutmodule|encryption_module1|always0~0clkctrl_outclk ),
	.d(\Inoutmodule|encryption_module1|B_prev[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inoutmodule|encryption_module1|B_prev [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Inoutmodule|encryption_module1|B_prev[4] .is_wysiwyg = "true";
defparam \Inoutmodule|encryption_module1|B_prev[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y20_N0
cycloneive_lcell_comb \Inoutmodule|encryption_module1|B_xor2[5] (
// Equation(s):
// \Inoutmodule|encryption_module1|B_xor2 [5] = \Inoutmodule|encryption_module1|B_prev [12] $ (\Inoutmodule|encryption_module1|B_prev [5])

	.dataa(\Inoutmodule|encryption_module1|B_prev [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(\Inoutmodule|encryption_module1|B_prev [5]),
	.cin(gnd),
	.combout(\Inoutmodule|encryption_module1|B_xor2 [5]),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|encryption_module1|B_xor2[5] .lut_mask = 16'h55AA;
defparam \Inoutmodule|encryption_module1|B_xor2[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y20_N16
cycloneive_lcell_comb \Inoutmodule|encryption_module1|B_prev~9 (
// Equation(s):
// \Inoutmodule|encryption_module1|B_prev~9_combout  = \Inoutmodule|encryption_module1|B_prev [4] $ (\Inoutmodule|encryption_module1|B_prev [17] $ (\Inoutmodule|encryption_module1|B_prev [10] $ (\Inoutmodule|encryption_module1|B_xor2 [5])))

	.dataa(\Inoutmodule|encryption_module1|B_prev [4]),
	.datab(\Inoutmodule|encryption_module1|B_prev [17]),
	.datac(\Inoutmodule|encryption_module1|B_prev [10]),
	.datad(\Inoutmodule|encryption_module1|B_xor2 [5]),
	.cin(gnd),
	.combout(\Inoutmodule|encryption_module1|B_prev~9_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|encryption_module1|B_prev~9 .lut_mask = 16'h6996;
defparam \Inoutmodule|encryption_module1|B_prev~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y20_N17
dffeas \Inoutmodule|encryption_module1|B_prev[10] (
	.clk(\Inoutmodule|encryption_module1|always0~0clkctrl_outclk ),
	.d(\Inoutmodule|encryption_module1|B_prev~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inoutmodule|encryption_module1|B_prev [10]),
	.prn(vcc));
// synopsys translate_off
defparam \Inoutmodule|encryption_module1|B_prev[10] .is_wysiwyg = "true";
defparam \Inoutmodule|encryption_module1|B_prev[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y20_N0
cycloneive_lcell_comb \Inoutmodule|encryption_module1|B_prev~33 (
// Equation(s):
// \Inoutmodule|encryption_module1|B_prev~33_combout  = (\Inoutmodule|encryption_module1|Equal2~9_combout  & ((\Inoutmodule|encryption_module1|Equal2~4_combout ) # (\Inoutmodule|encryption_module1|B_prev [10] $ (\Inoutmodule|encryption_module1|B_prev [3])))) 
// # (!\Inoutmodule|encryption_module1|Equal2~9_combout  & (\Inoutmodule|encryption_module1|B_prev [10] $ ((\Inoutmodule|encryption_module1|B_prev [3]))))

	.dataa(\Inoutmodule|encryption_module1|B_prev [10]),
	.datab(\Inoutmodule|encryption_module1|Equal2~9_combout ),
	.datac(\Inoutmodule|encryption_module1|B_prev [3]),
	.datad(\Inoutmodule|encryption_module1|Equal2~4_combout ),
	.cin(gnd),
	.combout(\Inoutmodule|encryption_module1|B_prev~33_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|encryption_module1|B_prev~33 .lut_mask = 16'hDE5A;
defparam \Inoutmodule|encryption_module1|B_prev~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y20_N1
dffeas \Inoutmodule|encryption_module1|B_prev[3] (
	.clk(\Inoutmodule|encryption_module1|always0~0clkctrl_outclk ),
	.d(\Inoutmodule|encryption_module1|B_prev~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inoutmodule|encryption_module1|B_prev [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Inoutmodule|encryption_module1|B_prev[3] .is_wysiwyg = "true";
defparam \Inoutmodule|encryption_module1|B_prev[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y20_N20
cycloneive_lcell_comb \Inoutmodule|encryption_module1|B_prev~17 (
// Equation(s):
// \Inoutmodule|encryption_module1|B_prev~17_combout  = \Inoutmodule|encryption_module1|B_prev [9] $ (\Inoutmodule|encryption_module1|B_prev [16] $ (\Inoutmodule|encryption_module1|B_prev [3] $ (\Inoutmodule|encryption_module1|B_xor2 [14])))

	.dataa(\Inoutmodule|encryption_module1|B_prev [9]),
	.datab(\Inoutmodule|encryption_module1|B_prev [16]),
	.datac(\Inoutmodule|encryption_module1|B_prev [3]),
	.datad(\Inoutmodule|encryption_module1|B_xor2 [14]),
	.cin(gnd),
	.combout(\Inoutmodule|encryption_module1|B_prev~17_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|encryption_module1|B_prev~17 .lut_mask = 16'h6996;
defparam \Inoutmodule|encryption_module1|B_prev~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y20_N21
dffeas \Inoutmodule|encryption_module1|B_prev[14] (
	.clk(\Inoutmodule|encryption_module1|always0~0clkctrl_outclk ),
	.d(\Inoutmodule|encryption_module1|B_prev~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inoutmodule|encryption_module1|B_prev [14]),
	.prn(vcc));
// synopsys translate_off
defparam \Inoutmodule|encryption_module1|B_prev[14] .is_wysiwyg = "true";
defparam \Inoutmodule|encryption_module1|B_prev[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y20_N12
cycloneive_lcell_comb \Inoutmodule|encryption_module1|B_prev~29 (
// Equation(s):
// \Inoutmodule|encryption_module1|B_prev~29_combout  = \Inoutmodule|encryption_module1|B_prev [15] $ (\Inoutmodule|encryption_module1|B_prev [28] $ (\Inoutmodule|encryption_module1|B_xor2 [23]))

	.dataa(gnd),
	.datab(\Inoutmodule|encryption_module1|B_prev [15]),
	.datac(\Inoutmodule|encryption_module1|B_prev [28]),
	.datad(\Inoutmodule|encryption_module1|B_xor2 [23]),
	.cin(gnd),
	.combout(\Inoutmodule|encryption_module1|B_prev~29_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|encryption_module1|B_prev~29 .lut_mask = 16'hC33C;
defparam \Inoutmodule|encryption_module1|B_prev~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y20_N13
dffeas \Inoutmodule|encryption_module1|B_prev[28] (
	.clk(\Inoutmodule|encryption_module1|always0~0clkctrl_outclk ),
	.d(\Inoutmodule|encryption_module1|B_prev~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inoutmodule|encryption_module1|B_prev [28]),
	.prn(vcc));
// synopsys translate_off
defparam \Inoutmodule|encryption_module1|B_prev[28] .is_wysiwyg = "true";
defparam \Inoutmodule|encryption_module1|B_prev[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y20_N10
cycloneive_lcell_comb \Inoutmodule|encryption_module1|B_xor2[21] (
// Equation(s):
// \Inoutmodule|encryption_module1|B_xor2 [21] = \Inoutmodule|encryption_module1|B_prev [28] $ (\Inoutmodule|encryption_module1|B_prev [21] $ (\Inoutmodule|encryption_module1|B_prev [8] $ (\Inoutmodule|encryption_module1|B_prev [15])))

	.dataa(\Inoutmodule|encryption_module1|B_prev [28]),
	.datab(\Inoutmodule|encryption_module1|B_prev [21]),
	.datac(\Inoutmodule|encryption_module1|B_prev [8]),
	.datad(\Inoutmodule|encryption_module1|B_prev [15]),
	.cin(gnd),
	.combout(\Inoutmodule|encryption_module1|B_xor2 [21]),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|encryption_module1|B_xor2[21] .lut_mask = 16'h6996;
defparam \Inoutmodule|encryption_module1|B_xor2[21] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y20_N0
cycloneive_lcell_comb \Inoutmodule|encryption_module1|B_prev~24 (
// Equation(s):
// \Inoutmodule|encryption_module1|B_prev~24_combout  = \Inoutmodule|encryption_module1|B_xor2 [16] $ (\Inoutmodule|encryption_module1|B_xor2 [21])

	.dataa(gnd),
	.datab(gnd),
	.datac(\Inoutmodule|encryption_module1|B_xor2 [16]),
	.datad(\Inoutmodule|encryption_module1|B_xor2 [21]),
	.cin(gnd),
	.combout(\Inoutmodule|encryption_module1|B_prev~24_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|encryption_module1|B_prev~24 .lut_mask = 16'h0FF0;
defparam \Inoutmodule|encryption_module1|B_prev~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y20_N1
dffeas \Inoutmodule|encryption_module1|B_prev[21] (
	.clk(\Inoutmodule|encryption_module1|always0~0clkctrl_outclk ),
	.d(\Inoutmodule|encryption_module1|B_prev~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inoutmodule|encryption_module1|B_prev [21]),
	.prn(vcc));
// synopsys translate_off
defparam \Inoutmodule|encryption_module1|B_prev[21] .is_wysiwyg = "true";
defparam \Inoutmodule|encryption_module1|B_prev[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y20_N2
cycloneive_lcell_comb \Inoutmodule|encryption_module1|B_xor2[14] (
// Equation(s):
// \Inoutmodule|encryption_module1|B_xor2 [14] = \Inoutmodule|encryption_module1|B_prev [14] $ (\Inoutmodule|encryption_module1|B_prev [21] $ (\Inoutmodule|encryption_module1|B_prev [8] $ (\Inoutmodule|encryption_module1|B_prev [1])))

	.dataa(\Inoutmodule|encryption_module1|B_prev [14]),
	.datab(\Inoutmodule|encryption_module1|B_prev [21]),
	.datac(\Inoutmodule|encryption_module1|B_prev [8]),
	.datad(\Inoutmodule|encryption_module1|B_prev [1]),
	.cin(gnd),
	.combout(\Inoutmodule|encryption_module1|B_xor2 [14]),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|encryption_module1|B_xor2[14] .lut_mask = 16'h6996;
defparam \Inoutmodule|encryption_module1|B_xor2[14] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y20_N30
cycloneive_lcell_comb \Inoutmodule|encryption_module1|B_prev~35 (
// Equation(s):
// \Inoutmodule|encryption_module1|B_prev~35_combout  = \Inoutmodule|encryption_module1|B_prev [13] $ (\Inoutmodule|encryption_module1|B_prev [26] $ (\Inoutmodule|encryption_module1|B_xor2 [21]))

	.dataa(gnd),
	.datab(\Inoutmodule|encryption_module1|B_prev [13]),
	.datac(\Inoutmodule|encryption_module1|B_prev [26]),
	.datad(\Inoutmodule|encryption_module1|B_xor2 [21]),
	.cin(gnd),
	.combout(\Inoutmodule|encryption_module1|B_prev~35_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|encryption_module1|B_prev~35 .lut_mask = 16'hC33C;
defparam \Inoutmodule|encryption_module1|B_prev~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y20_N31
dffeas \Inoutmodule|encryption_module1|B_prev[26] (
	.clk(\Inoutmodule|encryption_module1|always0~0clkctrl_outclk ),
	.d(\Inoutmodule|encryption_module1|B_prev~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inoutmodule|encryption_module1|B_prev [26]),
	.prn(vcc));
// synopsys translate_off
defparam \Inoutmodule|encryption_module1|B_prev[26] .is_wysiwyg = "true";
defparam \Inoutmodule|encryption_module1|B_prev[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y20_N22
cycloneive_lcell_comb \Inoutmodule|encryption_module1|B_xor1[26] (
// Equation(s):
// \Inoutmodule|encryption_module1|B_xor1 [26] = \Inoutmodule|encryption_module1|B_prev [26] $ (\Inoutmodule|encryption_module1|B_prev [13])

	.dataa(\Inoutmodule|encryption_module1|B_prev [26]),
	.datab(\Inoutmodule|encryption_module1|B_prev [13]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\Inoutmodule|encryption_module1|B_xor1 [26]),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|encryption_module1|B_xor1[26] .lut_mask = 16'h6666;
defparam \Inoutmodule|encryption_module1|B_xor1[26] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y20_N4
cycloneive_lcell_comb \Inoutmodule|encryption_module1|B_prev~22 (
// Equation(s):
// \Inoutmodule|encryption_module1|B_prev~22_combout  = \Inoutmodule|encryption_module1|B_xor2 [14] $ (\Inoutmodule|encryption_module1|B_prev [6] $ (\Inoutmodule|encryption_module1|B_prev [19] $ (\Inoutmodule|encryption_module1|B_xor1 [26])))

	.dataa(\Inoutmodule|encryption_module1|B_xor2 [14]),
	.datab(\Inoutmodule|encryption_module1|B_prev [6]),
	.datac(\Inoutmodule|encryption_module1|B_prev [19]),
	.datad(\Inoutmodule|encryption_module1|B_xor1 [26]),
	.cin(gnd),
	.combout(\Inoutmodule|encryption_module1|B_prev~22_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|encryption_module1|B_prev~22 .lut_mask = 16'h6996;
defparam \Inoutmodule|encryption_module1|B_prev~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y20_N5
dffeas \Inoutmodule|encryption_module1|B_prev[19] (
	.clk(\Inoutmodule|encryption_module1|always0~0clkctrl_outclk ),
	.d(\Inoutmodule|encryption_module1|B_prev~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inoutmodule|encryption_module1|B_prev [19]),
	.prn(vcc));
// synopsys translate_off
defparam \Inoutmodule|encryption_module1|B_prev[19] .is_wysiwyg = "true";
defparam \Inoutmodule|encryption_module1|B_prev[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y20_N20
cycloneive_lcell_comb \Inoutmodule|encryption_module1|B_prev~32 (
// Equation(s):
// \Inoutmodule|encryption_module1|B_prev~32_combout  = \Inoutmodule|encryption_module1|B_prev [18] $ (\Inoutmodule|encryption_module1|B_prev [13] $ (\Inoutmodule|encryption_module1|B_prev [31] $ (\Inoutmodule|encryption_module1|B_prev [26])))

	.dataa(\Inoutmodule|encryption_module1|B_prev [18]),
	.datab(\Inoutmodule|encryption_module1|B_prev [13]),
	.datac(\Inoutmodule|encryption_module1|B_prev [31]),
	.datad(\Inoutmodule|encryption_module1|B_prev [26]),
	.cin(gnd),
	.combout(\Inoutmodule|encryption_module1|B_prev~32_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|encryption_module1|B_prev~32 .lut_mask = 16'h6996;
defparam \Inoutmodule|encryption_module1|B_prev~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y20_N21
dffeas \Inoutmodule|encryption_module1|B_prev[31] (
	.clk(\Inoutmodule|encryption_module1|always0~0clkctrl_outclk ),
	.d(\Inoutmodule|encryption_module1|B_prev~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inoutmodule|encryption_module1|B_prev [31]),
	.prn(vcc));
// synopsys translate_off
defparam \Inoutmodule|encryption_module1|B_prev[31] .is_wysiwyg = "true";
defparam \Inoutmodule|encryption_module1|B_prev[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y20_N4
cycloneive_lcell_comb \Inoutmodule|encryption_module1|B_xor2[24] (
// Equation(s):
// \Inoutmodule|encryption_module1|B_xor2 [24] = \Inoutmodule|encryption_module1|B_prev [11] $ (\Inoutmodule|encryption_module1|B_prev [24] $ (\Inoutmodule|encryption_module1|B_prev [31] $ (\Inoutmodule|encryption_module1|B_prev [18])))

	.dataa(\Inoutmodule|encryption_module1|B_prev [11]),
	.datab(\Inoutmodule|encryption_module1|B_prev [24]),
	.datac(\Inoutmodule|encryption_module1|B_prev [31]),
	.datad(\Inoutmodule|encryption_module1|B_prev [18]),
	.cin(gnd),
	.combout(\Inoutmodule|encryption_module1|B_xor2 [24]),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|encryption_module1|B_xor2[24] .lut_mask = 16'h6996;
defparam \Inoutmodule|encryption_module1|B_xor2[24] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y20_N10
cycloneive_lcell_comb \Inoutmodule|encryption_module1|B_prev~27 (
// Equation(s):
// \Inoutmodule|encryption_module1|B_prev~27_combout  = \Inoutmodule|encryption_module1|B_prev [6] $ (\Inoutmodule|encryption_module1|B_prev [19] $ (\Inoutmodule|encryption_module1|B_xor2 [24] $ (\Inoutmodule|encryption_module1|B_xor1 [26])))

	.dataa(\Inoutmodule|encryption_module1|B_prev [6]),
	.datab(\Inoutmodule|encryption_module1|B_prev [19]),
	.datac(\Inoutmodule|encryption_module1|B_xor2 [24]),
	.datad(\Inoutmodule|encryption_module1|B_xor1 [26]),
	.cin(gnd),
	.combout(\Inoutmodule|encryption_module1|B_prev~27_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|encryption_module1|B_prev~27 .lut_mask = 16'h6996;
defparam \Inoutmodule|encryption_module1|B_prev~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y20_N11
dffeas \Inoutmodule|encryption_module1|B_prev[24] (
	.clk(\Inoutmodule|encryption_module1|always0~0clkctrl_outclk ),
	.d(\Inoutmodule|encryption_module1|B_prev~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inoutmodule|encryption_module1|B_prev [24]),
	.prn(vcc));
// synopsys translate_off
defparam \Inoutmodule|encryption_module1|B_prev[24] .is_wysiwyg = "true";
defparam \Inoutmodule|encryption_module1|B_prev[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y20_N18
cycloneive_lcell_comb \Inoutmodule|encryption_module1|B_xor2[17] (
// Equation(s):
// \Inoutmodule|encryption_module1|B_xor2 [17] = \Inoutmodule|encryption_module1|B_prev [24] $ (\Inoutmodule|encryption_module1|B_prev [17] $ (\Inoutmodule|encryption_module1|B_prev [11] $ (\Inoutmodule|encryption_module1|B_prev [4])))

	.dataa(\Inoutmodule|encryption_module1|B_prev [24]),
	.datab(\Inoutmodule|encryption_module1|B_prev [17]),
	.datac(\Inoutmodule|encryption_module1|B_prev [11]),
	.datad(\Inoutmodule|encryption_module1|B_prev [4]),
	.cin(gnd),
	.combout(\Inoutmodule|encryption_module1|B_xor2 [17]),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|encryption_module1|B_xor2[17] .lut_mask = 16'h6996;
defparam \Inoutmodule|encryption_module1|B_xor2[17] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y20_N18
cycloneive_lcell_comb \Inoutmodule|encryption_module1|B_xor2[22] (
// Equation(s):
// \Inoutmodule|encryption_module1|B_xor2 [22] = \Inoutmodule|encryption_module1|B_prev [22] $ (\Inoutmodule|encryption_module1|B_prev [29] $ (\Inoutmodule|encryption_module1|B_prev [9] $ (\Inoutmodule|encryption_module1|B_prev [16])))

	.dataa(\Inoutmodule|encryption_module1|B_prev [22]),
	.datab(\Inoutmodule|encryption_module1|B_prev [29]),
	.datac(\Inoutmodule|encryption_module1|B_prev [9]),
	.datad(\Inoutmodule|encryption_module1|B_prev [16]),
	.cin(gnd),
	.combout(\Inoutmodule|encryption_module1|B_xor2 [22]),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|encryption_module1|B_xor2[22] .lut_mask = 16'h6996;
defparam \Inoutmodule|encryption_module1|B_xor2[22] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y20_N30
cycloneive_lcell_comb \Inoutmodule|encryption_module1|B_prev~25 (
// Equation(s):
// \Inoutmodule|encryption_module1|B_prev~25_combout  = \Inoutmodule|encryption_module1|B_xor2 [17] $ (\Inoutmodule|encryption_module1|B_xor2 [22])

	.dataa(gnd),
	.datab(\Inoutmodule|encryption_module1|B_xor2 [17]),
	.datac(gnd),
	.datad(\Inoutmodule|encryption_module1|B_xor2 [22]),
	.cin(gnd),
	.combout(\Inoutmodule|encryption_module1|B_prev~25_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|encryption_module1|B_prev~25 .lut_mask = 16'h33CC;
defparam \Inoutmodule|encryption_module1|B_prev~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y20_N31
dffeas \Inoutmodule|encryption_module1|B_prev[22] (
	.clk(\Inoutmodule|encryption_module1|always0~0clkctrl_outclk ),
	.d(\Inoutmodule|encryption_module1|B_prev~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inoutmodule|encryption_module1|B_prev [22]),
	.prn(vcc));
// synopsys translate_off
defparam \Inoutmodule|encryption_module1|B_prev[22] .is_wysiwyg = "true";
defparam \Inoutmodule|encryption_module1|B_prev[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y20_N14
cycloneive_lcell_comb \Inoutmodule|encryption_module1|B_xor2[15] (
// Equation(s):
// \Inoutmodule|encryption_module1|B_xor2 [15] = \Inoutmodule|encryption_module1|B_prev [22] $ (\Inoutmodule|encryption_module1|B_prev [2] $ (\Inoutmodule|encryption_module1|B_prev [9] $ (\Inoutmodule|encryption_module1|B_prev [15])))

	.dataa(\Inoutmodule|encryption_module1|B_prev [22]),
	.datab(\Inoutmodule|encryption_module1|B_prev [2]),
	.datac(\Inoutmodule|encryption_module1|B_prev [9]),
	.datad(\Inoutmodule|encryption_module1|B_prev [15]),
	.cin(gnd),
	.combout(\Inoutmodule|encryption_module1|B_xor2 [15]),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|encryption_module1|B_xor2[15] .lut_mask = 16'h6996;
defparam \Inoutmodule|encryption_module1|B_xor2[15] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y20_N8
cycloneive_lcell_comb \Inoutmodule|encryption_module1|B_prev~23 (
// Equation(s):
// \Inoutmodule|encryption_module1|B_prev~23_combout  = \Inoutmodule|encryption_module1|B_xor2 [15] $ (\Inoutmodule|encryption_module1|B_xor2 [20])

	.dataa(gnd),
	.datab(gnd),
	.datac(\Inoutmodule|encryption_module1|B_xor2 [15]),
	.datad(\Inoutmodule|encryption_module1|B_xor2 [20]),
	.cin(gnd),
	.combout(\Inoutmodule|encryption_module1|B_prev~23_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|encryption_module1|B_prev~23 .lut_mask = 16'h0FF0;
defparam \Inoutmodule|encryption_module1|B_prev~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y20_N9
dffeas \Inoutmodule|encryption_module1|B_prev[20] (
	.clk(\Inoutmodule|encryption_module1|always0~0clkctrl_outclk ),
	.d(\Inoutmodule|encryption_module1|B_prev~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inoutmodule|encryption_module1|B_prev [20]),
	.prn(vcc));
// synopsys translate_off
defparam \Inoutmodule|encryption_module1|B_prev[20] .is_wysiwyg = "true";
defparam \Inoutmodule|encryption_module1|B_prev[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y20_N20
cycloneive_lcell_comb \Inoutmodule|encryption_module1|B_prev~28 (
// Equation(s):
// \Inoutmodule|encryption_module1|B_prev~28_combout  = \Inoutmodule|encryption_module1|B_prev [14] $ (\Inoutmodule|encryption_module1|B_prev [27] $ (\Inoutmodule|encryption_module1|B_xor2 [22]))

	.dataa(gnd),
	.datab(\Inoutmodule|encryption_module1|B_prev [14]),
	.datac(\Inoutmodule|encryption_module1|B_prev [27]),
	.datad(\Inoutmodule|encryption_module1|B_xor2 [22]),
	.cin(gnd),
	.combout(\Inoutmodule|encryption_module1|B_prev~28_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|encryption_module1|B_prev~28 .lut_mask = 16'hC33C;
defparam \Inoutmodule|encryption_module1|B_prev~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y20_N21
dffeas \Inoutmodule|encryption_module1|B_prev[27] (
	.clk(\Inoutmodule|encryption_module1|always0~0clkctrl_outclk ),
	.d(\Inoutmodule|encryption_module1|B_prev~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inoutmodule|encryption_module1|B_prev [27]),
	.prn(vcc));
// synopsys translate_off
defparam \Inoutmodule|encryption_module1|B_prev[27] .is_wysiwyg = "true";
defparam \Inoutmodule|encryption_module1|B_prev[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y20_N12
cycloneive_lcell_comb \Inoutmodule|encryption_module1|B_xor2[20] (
// Equation(s):
// \Inoutmodule|encryption_module1|B_xor2 [20] = \Inoutmodule|encryption_module1|B_prev [20] $ (\Inoutmodule|encryption_module1|B_prev [27] $ (\Inoutmodule|encryption_module1|B_prev [7] $ (\Inoutmodule|encryption_module1|B_prev [14])))

	.dataa(\Inoutmodule|encryption_module1|B_prev [20]),
	.datab(\Inoutmodule|encryption_module1|B_prev [27]),
	.datac(\Inoutmodule|encryption_module1|B_prev [7]),
	.datad(\Inoutmodule|encryption_module1|B_prev [14]),
	.cin(gnd),
	.combout(\Inoutmodule|encryption_module1|B_xor2 [20]),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|encryption_module1|B_xor2[20] .lut_mask = 16'h6996;
defparam \Inoutmodule|encryption_module1|B_xor2[20] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y20_N24
cycloneive_lcell_comb \Inoutmodule|encryption_module1|B_prev~34 (
// Equation(s):
// \Inoutmodule|encryption_module1|B_prev~34_combout  = \Inoutmodule|encryption_module1|B_prev [12] $ (\Inoutmodule|encryption_module1|B_prev [25] $ (\Inoutmodule|encryption_module1|B_xor2 [20]))

	.dataa(\Inoutmodule|encryption_module1|B_prev [12]),
	.datab(gnd),
	.datac(\Inoutmodule|encryption_module1|B_prev [25]),
	.datad(\Inoutmodule|encryption_module1|B_xor2 [20]),
	.cin(gnd),
	.combout(\Inoutmodule|encryption_module1|B_prev~34_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|encryption_module1|B_prev~34 .lut_mask = 16'hA55A;
defparam \Inoutmodule|encryption_module1|B_prev~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y20_N25
dffeas \Inoutmodule|encryption_module1|B_prev[25] (
	.clk(\Inoutmodule|encryption_module1|always0~0clkctrl_outclk ),
	.d(\Inoutmodule|encryption_module1|B_prev~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inoutmodule|encryption_module1|B_prev [25]),
	.prn(vcc));
// synopsys translate_off
defparam \Inoutmodule|encryption_module1|B_prev[25] .is_wysiwyg = "true";
defparam \Inoutmodule|encryption_module1|B_prev[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y20_N26
cycloneive_lcell_comb \Inoutmodule|encryption_module1|B_prev~31 (
// Equation(s):
// \Inoutmodule|encryption_module1|B_prev~31_combout  = \Inoutmodule|encryption_module1|B_prev [12] $ (\Inoutmodule|encryption_module1|B_prev [17] $ (\Inoutmodule|encryption_module1|B_prev [25] $ (\Inoutmodule|encryption_module1|B_prev [30])))

	.dataa(\Inoutmodule|encryption_module1|B_prev [12]),
	.datab(\Inoutmodule|encryption_module1|B_prev [17]),
	.datac(\Inoutmodule|encryption_module1|B_prev [25]),
	.datad(\Inoutmodule|encryption_module1|B_prev [30]),
	.cin(gnd),
	.combout(\Inoutmodule|encryption_module1|B_prev~31_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|encryption_module1|B_prev~31 .lut_mask = 16'h6996;
defparam \Inoutmodule|encryption_module1|B_prev~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y20_N23
dffeas \Inoutmodule|encryption_module1|B_prev[30] (
	.clk(\Inoutmodule|encryption_module1|always0~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\Inoutmodule|encryption_module1|B_prev~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inoutmodule|encryption_module1|B_prev [30]),
	.prn(vcc));
// synopsys translate_off
defparam \Inoutmodule|encryption_module1|B_prev[30] .is_wysiwyg = "true";
defparam \Inoutmodule|encryption_module1|B_prev[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y20_N14
cycloneive_lcell_comb \Inoutmodule|encryption_module1|B_xor2[23] (
// Equation(s):
// \Inoutmodule|encryption_module1|B_xor2 [23] = \Inoutmodule|encryption_module1|B_prev [17] $ (\Inoutmodule|encryption_module1|B_prev [10] $ (\Inoutmodule|encryption_module1|B_prev [23] $ (\Inoutmodule|encryption_module1|B_prev [30])))

	.dataa(\Inoutmodule|encryption_module1|B_prev [17]),
	.datab(\Inoutmodule|encryption_module1|B_prev [10]),
	.datac(\Inoutmodule|encryption_module1|B_prev [23]),
	.datad(\Inoutmodule|encryption_module1|B_prev [30]),
	.cin(gnd),
	.combout(\Inoutmodule|encryption_module1|B_xor2 [23]),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|encryption_module1|B_xor2[23] .lut_mask = 16'h6996;
defparam \Inoutmodule|encryption_module1|B_xor2[23] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y20_N28
cycloneive_lcell_comb \Inoutmodule|encryption_module1|B_xor1[25] (
// Equation(s):
// \Inoutmodule|encryption_module1|B_xor1 [25] = \Inoutmodule|encryption_module1|B_prev [25] $ (\Inoutmodule|encryption_module1|B_prev [12])

	.dataa(gnd),
	.datab(gnd),
	.datac(\Inoutmodule|encryption_module1|B_prev [25]),
	.datad(\Inoutmodule|encryption_module1|B_prev [12]),
	.cin(gnd),
	.combout(\Inoutmodule|encryption_module1|B_xor1 [25]),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|encryption_module1|B_xor1[25] .lut_mask = 16'h0FF0;
defparam \Inoutmodule|encryption_module1|B_xor1[25] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y20_N20
cycloneive_lcell_comb \Inoutmodule|encryption_module1|B_prev~26 (
// Equation(s):
// \Inoutmodule|encryption_module1|B_prev~26_combout  = \Inoutmodule|encryption_module1|B_prev [18] $ (\Inoutmodule|encryption_module1|B_prev [5] $ (\Inoutmodule|encryption_module1|B_xor2 [23] $ (\Inoutmodule|encryption_module1|B_xor1 [25])))

	.dataa(\Inoutmodule|encryption_module1|B_prev [18]),
	.datab(\Inoutmodule|encryption_module1|B_prev [5]),
	.datac(\Inoutmodule|encryption_module1|B_xor2 [23]),
	.datad(\Inoutmodule|encryption_module1|B_xor1 [25]),
	.cin(gnd),
	.combout(\Inoutmodule|encryption_module1|B_prev~26_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|encryption_module1|B_prev~26 .lut_mask = 16'h6996;
defparam \Inoutmodule|encryption_module1|B_prev~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y20_N21
dffeas \Inoutmodule|encryption_module1|B_prev[23] (
	.clk(\Inoutmodule|encryption_module1|always0~0clkctrl_outclk ),
	.d(\Inoutmodule|encryption_module1|B_prev~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inoutmodule|encryption_module1|B_prev [23]),
	.prn(vcc));
// synopsys translate_off
defparam \Inoutmodule|encryption_module1|B_prev[23] .is_wysiwyg = "true";
defparam \Inoutmodule|encryption_module1|B_prev[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y20_N8
cycloneive_lcell_comb \Inoutmodule|encryption_module1|B_xor2[16] (
// Equation(s):
// \Inoutmodule|encryption_module1|B_xor2 [16] = \Inoutmodule|encryption_module1|B_prev [10] $ (\Inoutmodule|encryption_module1|B_prev [16] $ (\Inoutmodule|encryption_module1|B_prev [3] $ (\Inoutmodule|encryption_module1|B_prev [23])))

	.dataa(\Inoutmodule|encryption_module1|B_prev [10]),
	.datab(\Inoutmodule|encryption_module1|B_prev [16]),
	.datac(\Inoutmodule|encryption_module1|B_prev [3]),
	.datad(\Inoutmodule|encryption_module1|B_prev [23]),
	.cin(gnd),
	.combout(\Inoutmodule|encryption_module1|B_xor2 [16]),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|encryption_module1|B_xor2[16] .lut_mask = 16'h6996;
defparam \Inoutmodule|encryption_module1|B_xor2[16] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y20_N24
cycloneive_lcell_comb \Inoutmodule|encryption_module1|B_prev~19 (
// Equation(s):
// \Inoutmodule|encryption_module1|B_prev~19_combout  = \Inoutmodule|encryption_module1|B_prev [11] $ (\Inoutmodule|encryption_module1|B_prev [5] $ (\Inoutmodule|encryption_module1|B_prev [18] $ (\Inoutmodule|encryption_module1|B_xor2 [16])))

	.dataa(\Inoutmodule|encryption_module1|B_prev [11]),
	.datab(\Inoutmodule|encryption_module1|B_prev [5]),
	.datac(\Inoutmodule|encryption_module1|B_prev [18]),
	.datad(\Inoutmodule|encryption_module1|B_xor2 [16]),
	.cin(gnd),
	.combout(\Inoutmodule|encryption_module1|B_prev~19_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|encryption_module1|B_prev~19 .lut_mask = 16'h6996;
defparam \Inoutmodule|encryption_module1|B_prev~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y20_N25
dffeas \Inoutmodule|encryption_module1|B_prev[16] (
	.clk(\Inoutmodule|encryption_module1|always0~0clkctrl_outclk ),
	.d(\Inoutmodule|encryption_module1|B_prev~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inoutmodule|encryption_module1|B_prev [16]),
	.prn(vcc));
// synopsys translate_off
defparam \Inoutmodule|encryption_module1|B_prev[16] .is_wysiwyg = "true";
defparam \Inoutmodule|encryption_module1|B_prev[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y20_N2
cycloneive_lcell_comb \Inoutmodule|encryption_module1|B_prev~30 (
// Equation(s):
// \Inoutmodule|encryption_module1|B_prev~30_combout  = \Inoutmodule|encryption_module1|B_prev [16] $ (\Inoutmodule|encryption_module1|B_prev [29] $ (\Inoutmodule|encryption_module1|B_xor2 [24]))

	.dataa(gnd),
	.datab(\Inoutmodule|encryption_module1|B_prev [16]),
	.datac(\Inoutmodule|encryption_module1|B_prev [29]),
	.datad(\Inoutmodule|encryption_module1|B_xor2 [24]),
	.cin(gnd),
	.combout(\Inoutmodule|encryption_module1|B_prev~30_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|encryption_module1|B_prev~30 .lut_mask = 16'hC33C;
defparam \Inoutmodule|encryption_module1|B_prev~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y20_N3
dffeas \Inoutmodule|encryption_module1|B_prev[29] (
	.clk(\Inoutmodule|encryption_module1|always0~0clkctrl_outclk ),
	.d(\Inoutmodule|encryption_module1|B_prev~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inoutmodule|encryption_module1|B_prev [29]),
	.prn(vcc));
// synopsys translate_off
defparam \Inoutmodule|encryption_module1|B_prev[29] .is_wysiwyg = "true";
defparam \Inoutmodule|encryption_module1|B_prev[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y20_N8
cycloneive_lcell_comb \Inoutmodule|encryption_module1|Equal2~8 (
// Equation(s):
// \Inoutmodule|encryption_module1|Equal2~8_combout  = (!\Inoutmodule|encryption_module1|B_prev [29] & (!\Inoutmodule|encryption_module1|B_prev [30] & (!\Inoutmodule|encryption_module1|B_prev [31] & !\Inoutmodule|encryption_module1|B_prev [28])))

	.dataa(\Inoutmodule|encryption_module1|B_prev [29]),
	.datab(\Inoutmodule|encryption_module1|B_prev [30]),
	.datac(\Inoutmodule|encryption_module1|B_prev [31]),
	.datad(\Inoutmodule|encryption_module1|B_prev [28]),
	.cin(gnd),
	.combout(\Inoutmodule|encryption_module1|Equal2~8_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|encryption_module1|Equal2~8 .lut_mask = 16'h0001;
defparam \Inoutmodule|encryption_module1|Equal2~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y20_N24
cycloneive_lcell_comb \Inoutmodule|encryption_module1|Equal2~6 (
// Equation(s):
// \Inoutmodule|encryption_module1|Equal2~6_combout  = (!\Inoutmodule|encryption_module1|B_prev [22] & (!\Inoutmodule|encryption_module1|B_prev [20] & (!\Inoutmodule|encryption_module1|B_prev [21] & !\Inoutmodule|encryption_module1|B_prev [23])))

	.dataa(\Inoutmodule|encryption_module1|B_prev [22]),
	.datab(\Inoutmodule|encryption_module1|B_prev [20]),
	.datac(\Inoutmodule|encryption_module1|B_prev [21]),
	.datad(\Inoutmodule|encryption_module1|B_prev [23]),
	.cin(gnd),
	.combout(\Inoutmodule|encryption_module1|Equal2~6_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|encryption_module1|Equal2~6 .lut_mask = 16'h0001;
defparam \Inoutmodule|encryption_module1|Equal2~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y20_N6
cycloneive_lcell_comb \Inoutmodule|encryption_module1|Equal2~5 (
// Equation(s):
// \Inoutmodule|encryption_module1|Equal2~5_combout  = (!\Inoutmodule|encryption_module1|B_prev [18] & (!\Inoutmodule|encryption_module1|B_prev [16] & (!\Inoutmodule|encryption_module1|B_prev [19] & !\Inoutmodule|encryption_module1|B_prev [17])))

	.dataa(\Inoutmodule|encryption_module1|B_prev [18]),
	.datab(\Inoutmodule|encryption_module1|B_prev [16]),
	.datac(\Inoutmodule|encryption_module1|B_prev [19]),
	.datad(\Inoutmodule|encryption_module1|B_prev [17]),
	.cin(gnd),
	.combout(\Inoutmodule|encryption_module1|Equal2~5_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|encryption_module1|Equal2~5 .lut_mask = 16'h0001;
defparam \Inoutmodule|encryption_module1|Equal2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y20_N6
cycloneive_lcell_comb \Inoutmodule|encryption_module1|Equal2~7 (
// Equation(s):
// \Inoutmodule|encryption_module1|Equal2~7_combout  = (!\Inoutmodule|encryption_module1|B_prev [27] & (!\Inoutmodule|encryption_module1|B_prev [26] & (!\Inoutmodule|encryption_module1|B_prev [25] & !\Inoutmodule|encryption_module1|B_prev [24])))

	.dataa(\Inoutmodule|encryption_module1|B_prev [27]),
	.datab(\Inoutmodule|encryption_module1|B_prev [26]),
	.datac(\Inoutmodule|encryption_module1|B_prev [25]),
	.datad(\Inoutmodule|encryption_module1|B_prev [24]),
	.cin(gnd),
	.combout(\Inoutmodule|encryption_module1|Equal2~7_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|encryption_module1|Equal2~7 .lut_mask = 16'h0001;
defparam \Inoutmodule|encryption_module1|Equal2~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y20_N2
cycloneive_lcell_comb \Inoutmodule|encryption_module1|Equal2~9 (
// Equation(s):
// \Inoutmodule|encryption_module1|Equal2~9_combout  = (\Inoutmodule|encryption_module1|Equal2~8_combout  & (\Inoutmodule|encryption_module1|Equal2~6_combout  & (\Inoutmodule|encryption_module1|Equal2~5_combout  & 
// \Inoutmodule|encryption_module1|Equal2~7_combout )))

	.dataa(\Inoutmodule|encryption_module1|Equal2~8_combout ),
	.datab(\Inoutmodule|encryption_module1|Equal2~6_combout ),
	.datac(\Inoutmodule|encryption_module1|Equal2~5_combout ),
	.datad(\Inoutmodule|encryption_module1|Equal2~7_combout ),
	.cin(gnd),
	.combout(\Inoutmodule|encryption_module1|Equal2~9_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|encryption_module1|Equal2~9 .lut_mask = 16'h8000;
defparam \Inoutmodule|encryption_module1|Equal2~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y20_N14
cycloneive_lcell_comb \Inoutmodule|encryption_module1|B_prev~6 (
// Equation(s):
// \Inoutmodule|encryption_module1|B_prev~6_combout  = (\Inoutmodule|encryption_module1|Equal2~4_combout  & ((\Inoutmodule|encryption_module1|Equal2~9_combout ) # (\Inoutmodule|encryption_module1|B_prev [7] $ (\Inoutmodule|encryption_module1|B_prev [0])))) # 
// (!\Inoutmodule|encryption_module1|Equal2~4_combout  & (\Inoutmodule|encryption_module1|B_prev [7] $ ((\Inoutmodule|encryption_module1|B_prev [0]))))

	.dataa(\Inoutmodule|encryption_module1|Equal2~4_combout ),
	.datab(\Inoutmodule|encryption_module1|B_prev [7]),
	.datac(\Inoutmodule|encryption_module1|B_prev [0]),
	.datad(\Inoutmodule|encryption_module1|Equal2~9_combout ),
	.cin(gnd),
	.combout(\Inoutmodule|encryption_module1|B_prev~6_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|encryption_module1|B_prev~6 .lut_mask = 16'hBE3C;
defparam \Inoutmodule|encryption_module1|B_prev~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y20_N15
dffeas \Inoutmodule|encryption_module1|B_prev[0] (
	.clk(\Inoutmodule|encryption_module1|always0~0clkctrl_outclk ),
	.d(\Inoutmodule|encryption_module1|B_prev~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inoutmodule|encryption_module1|B_prev [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Inoutmodule|encryption_module1|B_prev[0] .is_wysiwyg = "true";
defparam \Inoutmodule|encryption_module1|B_prev[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y20_N28
cycloneive_lcell_comb \Inoutmodule|encryption_module1|B_xor2[13] (
// Equation(s):
// \Inoutmodule|encryption_module1|B_xor2 [13] = \Inoutmodule|encryption_module1|B_prev [13] $ (\Inoutmodule|encryption_module1|B_prev [0] $ (\Inoutmodule|encryption_module1|B_prev [20] $ (\Inoutmodule|encryption_module1|B_prev [7])))

	.dataa(\Inoutmodule|encryption_module1|B_prev [13]),
	.datab(\Inoutmodule|encryption_module1|B_prev [0]),
	.datac(\Inoutmodule|encryption_module1|B_prev [20]),
	.datad(\Inoutmodule|encryption_module1|B_prev [7]),
	.cin(gnd),
	.combout(\Inoutmodule|encryption_module1|B_xor2 [13]),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|encryption_module1|B_xor2[13] .lut_mask = 16'h6996;
defparam \Inoutmodule|encryption_module1|B_xor2[13] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y20_N14
cycloneive_lcell_comb \Inoutmodule|encryption_module1|B_prev~16 (
// Equation(s):
// \Inoutmodule|encryption_module1|B_prev~16_combout  = \Inoutmodule|encryption_module1|B_prev [8] $ (\Inoutmodule|encryption_module1|B_prev [15] $ (\Inoutmodule|encryption_module1|B_prev [2] $ (\Inoutmodule|encryption_module1|B_xor2 [13])))

	.dataa(\Inoutmodule|encryption_module1|B_prev [8]),
	.datab(\Inoutmodule|encryption_module1|B_prev [15]),
	.datac(\Inoutmodule|encryption_module1|B_prev [2]),
	.datad(\Inoutmodule|encryption_module1|B_xor2 [13]),
	.cin(gnd),
	.combout(\Inoutmodule|encryption_module1|B_prev~16_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|encryption_module1|B_prev~16 .lut_mask = 16'h6996;
defparam \Inoutmodule|encryption_module1|B_prev~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y20_N15
dffeas \Inoutmodule|encryption_module1|B_prev[13] (
	.clk(\Inoutmodule|encryption_module1|always0~0clkctrl_outclk ),
	.d(\Inoutmodule|encryption_module1|B_prev~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inoutmodule|encryption_module1|B_prev [13]),
	.prn(vcc));
// synopsys translate_off
defparam \Inoutmodule|encryption_module1|B_prev[13] .is_wysiwyg = "true";
defparam \Inoutmodule|encryption_module1|B_prev[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y20_N18
cycloneive_lcell_comb \Inoutmodule|encryption_module1|B_xor2[6] (
// Equation(s):
// \Inoutmodule|encryption_module1|B_xor2 [6] = \Inoutmodule|encryption_module1|B_prev [13] $ (\Inoutmodule|encryption_module1|B_prev [0] $ (\Inoutmodule|encryption_module1|B_prev [6]))

	.dataa(gnd),
	.datab(\Inoutmodule|encryption_module1|B_prev [13]),
	.datac(\Inoutmodule|encryption_module1|B_prev [0]),
	.datad(\Inoutmodule|encryption_module1|B_prev [6]),
	.cin(gnd),
	.combout(\Inoutmodule|encryption_module1|B_xor2 [6]),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|encryption_module1|B_xor2[6] .lut_mask = 16'hC33C;
defparam \Inoutmodule|encryption_module1|B_xor2[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y20_N16
cycloneive_lcell_comb \Inoutmodule|encryption_module1|B_prev~11 (
// Equation(s):
// \Inoutmodule|encryption_module1|B_prev~11_combout  = \Inoutmodule|encryption_module1|B_prev [8] $ (\Inoutmodule|encryption_module1|B_prev [1] $ (\Inoutmodule|encryption_module1|B_xor2 [6]))

	.dataa(\Inoutmodule|encryption_module1|B_prev [8]),
	.datab(\Inoutmodule|encryption_module1|B_prev [1]),
	.datac(gnd),
	.datad(\Inoutmodule|encryption_module1|B_xor2 [6]),
	.cin(gnd),
	.combout(\Inoutmodule|encryption_module1|B_prev~11_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|encryption_module1|B_prev~11 .lut_mask = 16'h9966;
defparam \Inoutmodule|encryption_module1|B_prev~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y20_N17
dffeas \Inoutmodule|encryption_module1|B_prev[6] (
	.clk(\Inoutmodule|encryption_module1|always0~0clkctrl_outclk ),
	.d(\Inoutmodule|encryption_module1|B_prev~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inoutmodule|encryption_module1|B_prev [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Inoutmodule|encryption_module1|B_prev[6] .is_wysiwyg = "true";
defparam \Inoutmodule|encryption_module1|B_prev[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y20_N12
cycloneive_lcell_comb \Inoutmodule|encryption_module1|B_prev~15 (
// Equation(s):
// \Inoutmodule|encryption_module1|B_prev~15_combout  = \Inoutmodule|encryption_module1|B_prev [6] $ (\Inoutmodule|encryption_module1|B_prev [19] $ (\Inoutmodule|encryption_module1|B_prev [12] $ (\Inoutmodule|encryption_module1|B_xor2 [7])))

	.dataa(\Inoutmodule|encryption_module1|B_prev [6]),
	.datab(\Inoutmodule|encryption_module1|B_prev [19]),
	.datac(\Inoutmodule|encryption_module1|B_prev [12]),
	.datad(\Inoutmodule|encryption_module1|B_xor2 [7]),
	.cin(gnd),
	.combout(\Inoutmodule|encryption_module1|B_prev~15_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|encryption_module1|B_prev~15 .lut_mask = 16'h6996;
defparam \Inoutmodule|encryption_module1|B_prev~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y20_N13
dffeas \Inoutmodule|encryption_module1|B_prev[12] (
	.clk(\Inoutmodule|encryption_module1|always0~0clkctrl_outclk ),
	.d(\Inoutmodule|encryption_module1|B_prev~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inoutmodule|encryption_module1|B_prev [12]),
	.prn(vcc));
// synopsys translate_off
defparam \Inoutmodule|encryption_module1|B_prev[12] .is_wysiwyg = "true";
defparam \Inoutmodule|encryption_module1|B_prev[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y20_N2
cycloneive_lcell_comb \Inoutmodule|encryption_module1|B_prev~20 (
// Equation(s):
// \Inoutmodule|encryption_module1|B_prev~20_combout  = \Inoutmodule|encryption_module1|B_prev [12] $ (\Inoutmodule|encryption_module1|B_prev [6] $ (\Inoutmodule|encryption_module1|B_prev [19] $ (\Inoutmodule|encryption_module1|B_xor2 [17])))

	.dataa(\Inoutmodule|encryption_module1|B_prev [12]),
	.datab(\Inoutmodule|encryption_module1|B_prev [6]),
	.datac(\Inoutmodule|encryption_module1|B_prev [19]),
	.datad(\Inoutmodule|encryption_module1|B_xor2 [17]),
	.cin(gnd),
	.combout(\Inoutmodule|encryption_module1|B_prev~20_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|encryption_module1|B_prev~20 .lut_mask = 16'h6996;
defparam \Inoutmodule|encryption_module1|B_prev~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y20_N3
dffeas \Inoutmodule|encryption_module1|B_prev[17] (
	.clk(\Inoutmodule|encryption_module1|always0~0clkctrl_outclk ),
	.d(\Inoutmodule|encryption_module1|B_prev~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inoutmodule|encryption_module1|B_prev [17]),
	.prn(vcc));
// synopsys translate_off
defparam \Inoutmodule|encryption_module1|B_prev[17] .is_wysiwyg = "true";
defparam \Inoutmodule|encryption_module1|B_prev[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y20_N22
cycloneive_lcell_comb \Inoutmodule|encryption_module1|B_prev~18 (
// Equation(s):
// \Inoutmodule|encryption_module1|B_prev~18_combout  = \Inoutmodule|encryption_module1|B_prev [4] $ (\Inoutmodule|encryption_module1|B_prev [17] $ (\Inoutmodule|encryption_module1|B_xor2 [15] $ (\Inoutmodule|encryption_module1|B_prev [10])))

	.dataa(\Inoutmodule|encryption_module1|B_prev [4]),
	.datab(\Inoutmodule|encryption_module1|B_prev [17]),
	.datac(\Inoutmodule|encryption_module1|B_xor2 [15]),
	.datad(\Inoutmodule|encryption_module1|B_prev [10]),
	.cin(gnd),
	.combout(\Inoutmodule|encryption_module1|B_prev~18_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|encryption_module1|B_prev~18 .lut_mask = 16'h6996;
defparam \Inoutmodule|encryption_module1|B_prev~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y20_N23
dffeas \Inoutmodule|encryption_module1|B_prev[15] (
	.clk(\Inoutmodule|encryption_module1|always0~0clkctrl_outclk ),
	.d(\Inoutmodule|encryption_module1|B_prev~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inoutmodule|encryption_module1|B_prev [15]),
	.prn(vcc));
// synopsys translate_off
defparam \Inoutmodule|encryption_module1|B_prev[15] .is_wysiwyg = "true";
defparam \Inoutmodule|encryption_module1|B_prev[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y20_N6
cycloneive_lcell_comb \Inoutmodule|encryption_module1|B_xor2[3] (
// Equation(s):
// \Inoutmodule|encryption_module1|B_xor2 [3] = \Inoutmodule|encryption_module1|B_prev [3] $ (\Inoutmodule|encryption_module1|B_prev [10])

	.dataa(gnd),
	.datab(gnd),
	.datac(\Inoutmodule|encryption_module1|B_prev [3]),
	.datad(\Inoutmodule|encryption_module1|B_prev [10]),
	.cin(gnd),
	.combout(\Inoutmodule|encryption_module1|B_xor2 [3]),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|encryption_module1|B_xor2[3] .lut_mask = 16'h0FF0;
defparam \Inoutmodule|encryption_module1|B_xor2[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y20_N10
cycloneive_lcell_comb \Inoutmodule|encryption_module1|B_prev~13 (
// Equation(s):
// \Inoutmodule|encryption_module1|B_prev~13_combout  = \Inoutmodule|encryption_module1|B_prev [2] $ (\Inoutmodule|encryption_module1|B_prev [15] $ (\Inoutmodule|encryption_module1|B_prev [8] $ (\Inoutmodule|encryption_module1|B_xor2 [3])))

	.dataa(\Inoutmodule|encryption_module1|B_prev [2]),
	.datab(\Inoutmodule|encryption_module1|B_prev [15]),
	.datac(\Inoutmodule|encryption_module1|B_prev [8]),
	.datad(\Inoutmodule|encryption_module1|B_xor2 [3]),
	.cin(gnd),
	.combout(\Inoutmodule|encryption_module1|B_prev~13_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|encryption_module1|B_prev~13 .lut_mask = 16'h6996;
defparam \Inoutmodule|encryption_module1|B_prev~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y20_N11
dffeas \Inoutmodule|encryption_module1|B_prev[8] (
	.clk(\Inoutmodule|encryption_module1|always0~0clkctrl_outclk ),
	.d(\Inoutmodule|encryption_module1|B_prev~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inoutmodule|encryption_module1|B_prev [8]),
	.prn(vcc));
// synopsys translate_off
defparam \Inoutmodule|encryption_module1|B_prev[8] .is_wysiwyg = "true";
defparam \Inoutmodule|encryption_module1|B_prev[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y20_N30
cycloneive_lcell_comb \Inoutmodule|encryption_module1|Equal2~2 (
// Equation(s):
// \Inoutmodule|encryption_module1|Equal2~2_combout  = (!\Inoutmodule|encryption_module1|B_prev [9] & (!\Inoutmodule|encryption_module1|B_prev [8] & (!\Inoutmodule|encryption_module1|B_prev [10] & !\Inoutmodule|encryption_module1|B_prev [11])))

	.dataa(\Inoutmodule|encryption_module1|B_prev [9]),
	.datab(\Inoutmodule|encryption_module1|B_prev [8]),
	.datac(\Inoutmodule|encryption_module1|B_prev [10]),
	.datad(\Inoutmodule|encryption_module1|B_prev [11]),
	.cin(gnd),
	.combout(\Inoutmodule|encryption_module1|Equal2~2_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|encryption_module1|Equal2~2 .lut_mask = 16'h0001;
defparam \Inoutmodule|encryption_module1|Equal2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y20_N28
cycloneive_lcell_comb \Inoutmodule|encryption_module1|Equal2~0 (
// Equation(s):
// \Inoutmodule|encryption_module1|Equal2~0_combout  = (!\Inoutmodule|encryption_module1|B_prev [1] & (!\Inoutmodule|encryption_module1|B_prev [3] & (!\Inoutmodule|encryption_module1|B_prev [0] & !\Inoutmodule|encryption_module1|B_prev [2])))

	.dataa(\Inoutmodule|encryption_module1|B_prev [1]),
	.datab(\Inoutmodule|encryption_module1|B_prev [3]),
	.datac(\Inoutmodule|encryption_module1|B_prev [0]),
	.datad(\Inoutmodule|encryption_module1|B_prev [2]),
	.cin(gnd),
	.combout(\Inoutmodule|encryption_module1|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|encryption_module1|Equal2~0 .lut_mask = 16'h0001;
defparam \Inoutmodule|encryption_module1|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y20_N4
cycloneive_lcell_comb \Inoutmodule|encryption_module1|Equal2~1 (
// Equation(s):
// \Inoutmodule|encryption_module1|Equal2~1_combout  = (!\Inoutmodule|encryption_module1|B_prev [7] & (!\Inoutmodule|encryption_module1|B_prev [5] & (!\Inoutmodule|encryption_module1|B_prev [6] & !\Inoutmodule|encryption_module1|B_prev [4])))

	.dataa(\Inoutmodule|encryption_module1|B_prev [7]),
	.datab(\Inoutmodule|encryption_module1|B_prev [5]),
	.datac(\Inoutmodule|encryption_module1|B_prev [6]),
	.datad(\Inoutmodule|encryption_module1|B_prev [4]),
	.cin(gnd),
	.combout(\Inoutmodule|encryption_module1|Equal2~1_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|encryption_module1|Equal2~1 .lut_mask = 16'h0001;
defparam \Inoutmodule|encryption_module1|Equal2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y20_N12
cycloneive_lcell_comb \Inoutmodule|encryption_module1|Equal2~3 (
// Equation(s):
// \Inoutmodule|encryption_module1|Equal2~3_combout  = (!\Inoutmodule|encryption_module1|B_prev [15] & (!\Inoutmodule|encryption_module1|B_prev [14] & (!\Inoutmodule|encryption_module1|B_prev [12] & !\Inoutmodule|encryption_module1|B_prev [13])))

	.dataa(\Inoutmodule|encryption_module1|B_prev [15]),
	.datab(\Inoutmodule|encryption_module1|B_prev [14]),
	.datac(\Inoutmodule|encryption_module1|B_prev [12]),
	.datad(\Inoutmodule|encryption_module1|B_prev [13]),
	.cin(gnd),
	.combout(\Inoutmodule|encryption_module1|Equal2~3_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|encryption_module1|Equal2~3 .lut_mask = 16'h0001;
defparam \Inoutmodule|encryption_module1|Equal2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y20_N10
cycloneive_lcell_comb \Inoutmodule|encryption_module1|Equal2~4 (
// Equation(s):
// \Inoutmodule|encryption_module1|Equal2~4_combout  = (\Inoutmodule|encryption_module1|Equal2~2_combout  & (\Inoutmodule|encryption_module1|Equal2~0_combout  & (\Inoutmodule|encryption_module1|Equal2~1_combout  & 
// \Inoutmodule|encryption_module1|Equal2~3_combout )))

	.dataa(\Inoutmodule|encryption_module1|Equal2~2_combout ),
	.datab(\Inoutmodule|encryption_module1|Equal2~0_combout ),
	.datac(\Inoutmodule|encryption_module1|Equal2~1_combout ),
	.datad(\Inoutmodule|encryption_module1|Equal2~3_combout ),
	.cin(gnd),
	.combout(\Inoutmodule|encryption_module1|Equal2~4_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|encryption_module1|Equal2~4 .lut_mask = 16'h8000;
defparam \Inoutmodule|encryption_module1|Equal2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y20_N16
cycloneive_lcell_comb \Inoutmodule|encryption_module1|B_prev~7 (
// Equation(s):
// \Inoutmodule|encryption_module1|B_prev~7_combout  = (\Inoutmodule|encryption_module1|Equal2~4_combout  & ((\Inoutmodule|encryption_module1|Equal2~9_combout ) # (\Inoutmodule|encryption_module1|B_prev [8] $ (\Inoutmodule|encryption_module1|B_prev [1])))) # 
// (!\Inoutmodule|encryption_module1|Equal2~4_combout  & (\Inoutmodule|encryption_module1|B_prev [8] $ ((\Inoutmodule|encryption_module1|B_prev [1]))))

	.dataa(\Inoutmodule|encryption_module1|Equal2~4_combout ),
	.datab(\Inoutmodule|encryption_module1|B_prev [8]),
	.datac(\Inoutmodule|encryption_module1|B_prev [1]),
	.datad(\Inoutmodule|encryption_module1|Equal2~9_combout ),
	.cin(gnd),
	.combout(\Inoutmodule|encryption_module1|B_prev~7_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|encryption_module1|B_prev~7 .lut_mask = 16'hBE3C;
defparam \Inoutmodule|encryption_module1|B_prev~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y20_N17
dffeas \Inoutmodule|encryption_module1|B_prev[1] (
	.clk(\Inoutmodule|encryption_module1|always0~0clkctrl_outclk ),
	.d(\Inoutmodule|encryption_module1|B_prev~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inoutmodule|encryption_module1|B_prev [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Inoutmodule|encryption_module1|B_prev[1] .is_wysiwyg = "true";
defparam \Inoutmodule|encryption_module1|B_prev[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y20_N28
cycloneive_lcell_comb \Inoutmodule|encryption_module1|B_xor2[7] (
// Equation(s):
// \Inoutmodule|encryption_module1|B_xor2 [7] = \Inoutmodule|encryption_module1|B_prev [7] $ (\Inoutmodule|encryption_module1|B_prev [1] $ (\Inoutmodule|encryption_module1|B_prev [14]))

	.dataa(gnd),
	.datab(\Inoutmodule|encryption_module1|B_prev [7]),
	.datac(\Inoutmodule|encryption_module1|B_prev [1]),
	.datad(\Inoutmodule|encryption_module1|B_prev [14]),
	.cin(gnd),
	.combout(\Inoutmodule|encryption_module1|B_xor2 [7]),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|encryption_module1|B_xor2[7] .lut_mask = 16'hC33C;
defparam \Inoutmodule|encryption_module1|B_xor2[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y20_N4
cycloneive_lcell_comb \Inoutmodule|encryption_module1|B_prev~12 (
// Equation(s):
// \Inoutmodule|encryption_module1|B_prev~12_combout  = \Inoutmodule|encryption_module1|B_prev [2] $ (\Inoutmodule|encryption_module1|B_prev [9] $ (\Inoutmodule|encryption_module1|B_xor2 [7]))

	.dataa(gnd),
	.datab(\Inoutmodule|encryption_module1|B_prev [2]),
	.datac(\Inoutmodule|encryption_module1|B_prev [9]),
	.datad(\Inoutmodule|encryption_module1|B_xor2 [7]),
	.cin(gnd),
	.combout(\Inoutmodule|encryption_module1|B_prev~12_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|encryption_module1|B_prev~12 .lut_mask = 16'hC33C;
defparam \Inoutmodule|encryption_module1|B_prev~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y20_N5
dffeas \Inoutmodule|encryption_module1|B_prev[7] (
	.clk(\Inoutmodule|encryption_module1|always0~0clkctrl_outclk ),
	.d(\Inoutmodule|encryption_module1|B_prev~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inoutmodule|encryption_module1|B_prev [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Inoutmodule|encryption_module1|B_prev[7] .is_wysiwyg = "true";
defparam \Inoutmodule|encryption_module1|B_prev[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y20_N18
cycloneive_lcell_comb \Inoutmodule|encryption_module1|B_prev~10 (
// Equation(s):
// \Inoutmodule|encryption_module1|B_prev~10_combout  = \Inoutmodule|encryption_module1|B_prev [7] $ (\Inoutmodule|encryption_module1|B_prev [0] $ (\Inoutmodule|encryption_module1|B_prev [5] $ (\Inoutmodule|encryption_module1|B_prev [12])))

	.dataa(\Inoutmodule|encryption_module1|B_prev [7]),
	.datab(\Inoutmodule|encryption_module1|B_prev [0]),
	.datac(\Inoutmodule|encryption_module1|B_prev [5]),
	.datad(\Inoutmodule|encryption_module1|B_prev [12]),
	.cin(gnd),
	.combout(\Inoutmodule|encryption_module1|B_prev~10_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|encryption_module1|B_prev~10 .lut_mask = 16'h6996;
defparam \Inoutmodule|encryption_module1|B_prev~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y20_N19
dffeas \Inoutmodule|encryption_module1|B_prev[5] (
	.clk(\Inoutmodule|encryption_module1|always0~0clkctrl_outclk ),
	.d(\Inoutmodule|encryption_module1|B_prev~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inoutmodule|encryption_module1|B_prev [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Inoutmodule|encryption_module1|B_prev[5] .is_wysiwyg = "true";
defparam \Inoutmodule|encryption_module1|B_prev[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y20_N26
cycloneive_lcell_comb \Inoutmodule|encryption_module1|B_prev~21 (
// Equation(s):
// \Inoutmodule|encryption_module1|B_prev~21_combout  = \Inoutmodule|encryption_module1|B_prev [5] $ (\Inoutmodule|encryption_module1|B_xor1 [25] $ (\Inoutmodule|encryption_module1|B_prev [18] $ (\Inoutmodule|encryption_module1|B_xor2 [13])))

	.dataa(\Inoutmodule|encryption_module1|B_prev [5]),
	.datab(\Inoutmodule|encryption_module1|B_xor1 [25]),
	.datac(\Inoutmodule|encryption_module1|B_prev [18]),
	.datad(\Inoutmodule|encryption_module1|B_xor2 [13]),
	.cin(gnd),
	.combout(\Inoutmodule|encryption_module1|B_prev~21_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|encryption_module1|B_prev~21 .lut_mask = 16'h6996;
defparam \Inoutmodule|encryption_module1|B_prev~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y20_N27
dffeas \Inoutmodule|encryption_module1|B_prev[18] (
	.clk(\Inoutmodule|encryption_module1|always0~0clkctrl_outclk ),
	.d(\Inoutmodule|encryption_module1|B_prev~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inoutmodule|encryption_module1|B_prev [18]),
	.prn(vcc));
// synopsys translate_off
defparam \Inoutmodule|encryption_module1|B_prev[18] .is_wysiwyg = "true";
defparam \Inoutmodule|encryption_module1|B_prev[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y20_N30
cycloneive_lcell_comb \Inoutmodule|encryption_module1|B_prev~14 (
// Equation(s):
// \Inoutmodule|encryption_module1|B_prev~14_combout  = \Inoutmodule|encryption_module1|B_prev [18] $ (\Inoutmodule|encryption_module1|B_prev [5] $ (\Inoutmodule|encryption_module1|B_prev [11] $ (\Inoutmodule|encryption_module1|B_xor2 [6])))

	.dataa(\Inoutmodule|encryption_module1|B_prev [18]),
	.datab(\Inoutmodule|encryption_module1|B_prev [5]),
	.datac(\Inoutmodule|encryption_module1|B_prev [11]),
	.datad(\Inoutmodule|encryption_module1|B_xor2 [6]),
	.cin(gnd),
	.combout(\Inoutmodule|encryption_module1|B_prev~14_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|encryption_module1|B_prev~14 .lut_mask = 16'h6996;
defparam \Inoutmodule|encryption_module1|B_prev~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y20_N31
dffeas \Inoutmodule|encryption_module1|B_prev[11] (
	.clk(\Inoutmodule|encryption_module1|always0~0clkctrl_outclk ),
	.d(\Inoutmodule|encryption_module1|B_prev~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inoutmodule|encryption_module1|B_prev [11]),
	.prn(vcc));
// synopsys translate_off
defparam \Inoutmodule|encryption_module1|B_prev[11] .is_wysiwyg = "true";
defparam \Inoutmodule|encryption_module1|B_prev[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y20_N22
cycloneive_lcell_comb \Inoutmodule|encryption_module1|B_xor2[4] (
// Equation(s):
// \Inoutmodule|encryption_module1|B_xor2 [4] = \Inoutmodule|encryption_module1|B_prev [11] $ (\Inoutmodule|encryption_module1|B_prev [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(\Inoutmodule|encryption_module1|B_prev [11]),
	.datad(\Inoutmodule|encryption_module1|B_prev [4]),
	.cin(gnd),
	.combout(\Inoutmodule|encryption_module1|B_xor2 [4]),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|encryption_module1|B_xor2[4] .lut_mask = 16'h0FF0;
defparam \Inoutmodule|encryption_module1|B_xor2[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y20_N26
cycloneive_lcell_comb \Inoutmodule|encryption_module1|B_prev~8 (
// Equation(s):
// \Inoutmodule|encryption_module1|B_prev~8_combout  = \Inoutmodule|encryption_module1|B_xor2 [4] $ (\Inoutmodule|encryption_module1|B_prev [16] $ (\Inoutmodule|encryption_module1|B_prev [9] $ (\Inoutmodule|encryption_module1|B_prev [3])))

	.dataa(\Inoutmodule|encryption_module1|B_xor2 [4]),
	.datab(\Inoutmodule|encryption_module1|B_prev [16]),
	.datac(\Inoutmodule|encryption_module1|B_prev [9]),
	.datad(\Inoutmodule|encryption_module1|B_prev [3]),
	.cin(gnd),
	.combout(\Inoutmodule|encryption_module1|B_prev~8_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|encryption_module1|B_prev~8 .lut_mask = 16'h6996;
defparam \Inoutmodule|encryption_module1|B_prev~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y20_N27
dffeas \Inoutmodule|encryption_module1|B_prev[9] (
	.clk(\Inoutmodule|encryption_module1|always0~0clkctrl_outclk ),
	.d(\Inoutmodule|encryption_module1|B_prev~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inoutmodule|encryption_module1|B_prev [9]),
	.prn(vcc));
// synopsys translate_off
defparam \Inoutmodule|encryption_module1|B_prev[9] .is_wysiwyg = "true";
defparam \Inoutmodule|encryption_module1|B_prev[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y20_N24
cycloneive_lcell_comb \Inoutmodule|encryption_module1|B_xor2[2] (
// Equation(s):
// \Inoutmodule|encryption_module1|B_xor2 [2] = \Inoutmodule|encryption_module1|B_prev [9] $ (\Inoutmodule|encryption_module1|B_prev [2])

	.dataa(\Inoutmodule|encryption_module1|B_prev [9]),
	.datab(gnd),
	.datac(\Inoutmodule|encryption_module1|B_prev [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Inoutmodule|encryption_module1|B_xor2 [2]),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|encryption_module1|B_xor2[2] .lut_mask = 16'h5A5A;
defparam \Inoutmodule|encryption_module1|B_xor2[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y20_N25
dffeas \Inoutmodule|encryption_module1|B_prev[2] (
	.clk(\Inoutmodule|encryption_module1|always0~0clkctrl_outclk ),
	.d(\Inoutmodule|encryption_module1|B_xor2 [2]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inoutmodule|encryption_module1|B_prev [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Inoutmodule|encryption_module1|B_prev[2] .is_wysiwyg = "true";
defparam \Inoutmodule|encryption_module1|B_prev[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y20_N0
cycloneive_lcell_comb \Inoutmodule|VRAM_in~12 (
// Equation(s):
// \Inoutmodule|VRAM_in~12_combout  = (\Inoutmodule|LessThan1~4_combout  & (\Cam_data[2]~input_o  $ (((\Inoutmodule|encryption_module1|B_prev [2] & !\Inoutmodule|LessThan2~4_combout )))))

	.dataa(\Cam_data[2]~input_o ),
	.datab(\Inoutmodule|encryption_module1|B_prev [2]),
	.datac(\Inoutmodule|LessThan2~4_combout ),
	.datad(\Inoutmodule|LessThan1~4_combout ),
	.cin(gnd),
	.combout(\Inoutmodule|VRAM_in~12_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|VRAM_in~12 .lut_mask = 16'hA600;
defparam \Inoutmodule|VRAM_in~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y20_N1
dffeas \Inoutmodule|VRAM_in[2] (
	.clk(\Cam_pclk~input_o ),
	.d(\Inoutmodule|VRAM_in~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Inoutmodule|VRAM_in[13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inoutmodule|VRAM_in [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Inoutmodule|VRAM_in[2] .is_wysiwyg = "true";
defparam \Inoutmodule|VRAM_in[2] .power_up = "low";
// synopsys translate_on

// Location: M9K_X78_Y26_N0
cycloneive_ram_block \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a114 (
	.portawe(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|decode2|w_anode1175w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|decode2|w_anode1175w [3]),
	.ena1(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1270w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [2]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a114_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a114 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a114 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a114 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a114 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a114 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory2|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a114 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a114 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a114 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a114 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a114 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a114 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a114 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a114 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a114 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a114 .port_a_first_bit_number = 2;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a114 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a114 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a114 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a114 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a114 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a114 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a114 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a114 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a114 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a114 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a114 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a114 .port_b_first_bit_number = 2;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a114 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a114 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a114 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a114 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a114 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a114 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X104_Y30_N0
cycloneive_ram_block \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a114 (
	.portawe(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|decode2|w_anode1175w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|decode2|w_anode1175w [3]),
	.ena1(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1270w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [2]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a114_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a114 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a114 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a114 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a114 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a114 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a114 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a114 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a114 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a114 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a114 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a114 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a114 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a114 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a114 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a114 .port_a_first_bit_number = 2;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a114 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a114 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a114 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a114 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a114 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a114 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a114 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a114 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a114 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a114 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a114 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a114 .port_b_first_bit_number = 2;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a114 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a114 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a114 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a114 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a114 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a114 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y27_N0
cycloneive_ram_block \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a50 (
	.portawe(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|decode2|w_anode1135w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|decode2|w_anode1135w [3]),
	.ena1(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1226w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [2]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a50_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a50 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a50 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a50 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a50 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a50 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a50 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a50 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a50 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a50 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a50 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a50 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a50 .port_a_first_bit_number = 2;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a50 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a50 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a50 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a50 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a50 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a50 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a50 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a50 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a50 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a50 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a50 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a50 .port_b_first_bit_number = 2;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a50 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a50 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a50 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a50 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a50 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a50 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X77_Y31_N2
cycloneive_lcell_comb \Inoutmodule|Blue[0]~8 (
// Equation(s):
// \Inoutmodule|Blue[0]~8_combout  = (\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [2] & ((\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a114~portbdataout ) # ((\Inoutmodule|Add1~18_combout )))) # 
// (!\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [2] & (((\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a50~portbdataout  & !\Inoutmodule|Add1~18_combout ))))

	.dataa(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datab(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a114~portbdataout ),
	.datac(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a50~portbdataout ),
	.datad(\Inoutmodule|Add1~18_combout ),
	.cin(gnd),
	.combout(\Inoutmodule|Blue[0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|Blue[0]~8 .lut_mask = 16'hAAD8;
defparam \Inoutmodule|Blue[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X104_Y32_N0
cycloneive_ram_block \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a50 (
	.portawe(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|decode2|w_anode1135w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|decode2|w_anode1135w [3]),
	.ena1(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1226w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [2]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a50_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a50 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a50 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a50 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a50 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a50 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory2|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a50 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a50 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a50 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a50 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a50 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a50 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a50 .port_a_first_bit_number = 2;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a50 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a50 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a50 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a50 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a50 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a50 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a50 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a50 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a50 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a50 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a50 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a50 .port_b_first_bit_number = 2;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a50 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a50 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a50 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a50 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a50 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a50 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X77_Y31_N12
cycloneive_lcell_comb \Inoutmodule|Blue[0]~9 (
// Equation(s):
// \Inoutmodule|Blue[0]~9_combout  = (\Inoutmodule|Blue[0]~8_combout  & ((\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a114~portbdataout ) # ((!\Inoutmodule|Add1~18_combout )))) # (!\Inoutmodule|Blue[0]~8_combout  & 
// (((\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a50~portbdataout  & \Inoutmodule|Add1~18_combout ))))

	.dataa(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a114~portbdataout ),
	.datab(\Inoutmodule|Blue[0]~8_combout ),
	.datac(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a50~portbdataout ),
	.datad(\Inoutmodule|Add1~18_combout ),
	.cin(gnd),
	.combout(\Inoutmodule|Blue[0]~9_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|Blue[0]~9 .lut_mask = 16'hB8CC;
defparam \Inoutmodule|Blue[0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y31_N0
cycloneive_ram_block \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a34 (
	.portawe(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|decode2|w_anode1125w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|decode2|w_anode1125w [3]),
	.ena1(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1215w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [2]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a34_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a34 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a34 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a34 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory2|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a34 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a34 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a34 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_bit_number = 2;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a34 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a34 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a34 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a34 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a34 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a34 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a34 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a34 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a34 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a34 .port_b_first_bit_number = 2;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a34 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a34 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a34 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a34 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a34 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a34 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X104_Y10_N0
cycloneive_ram_block \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a98 (
	.portawe(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|decode2|w_anode1165w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|decode2|w_anode1165w [3]),
	.ena1(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1259w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [2]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a98_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a98 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a98 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a98 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a98 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a98 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a98 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a98 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a98 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a98 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a98 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a98 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a98 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a98 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a98 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a98 .port_a_first_bit_number = 2;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a98 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a98 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a98 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a98 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a98 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a98 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a98 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a98 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a98 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a98 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a98 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a98 .port_b_first_bit_number = 2;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a98 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a98 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a98 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a98 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a98 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a98 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y28_N0
cycloneive_ram_block \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a34 (
	.portawe(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|decode2|w_anode1125w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|decode2|w_anode1125w [3]),
	.ena1(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1215w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [2]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a34_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a34 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a34 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a34 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a34 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a34 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a34 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_bit_number = 2;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a34 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a34 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a34 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a34 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a34 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a34 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a34 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a34 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a34 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a34 .port_b_first_bit_number = 2;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a34 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a34 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a34 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a34 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a34 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a34 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X77_Y31_N24
cycloneive_lcell_comb \Inoutmodule|Blue[0]~3 (
// Equation(s):
// \Inoutmodule|Blue[0]~3_combout  = (\Inoutmodule|Add1~18_combout  & (((\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [2])))) # (!\Inoutmodule|Add1~18_combout  & 
// ((\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [2] & (\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a98~portbdataout )) # 
// (!\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [2] & ((\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a34~portbdataout )))))

	.dataa(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a98~portbdataout ),
	.datab(\Inoutmodule|Add1~18_combout ),
	.datac(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a34~portbdataout ),
	.datad(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.cin(gnd),
	.combout(\Inoutmodule|Blue[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|Blue[0]~3 .lut_mask = 16'hEE30;
defparam \Inoutmodule|Blue[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X104_Y12_N0
cycloneive_ram_block \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a98 (
	.portawe(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|decode2|w_anode1165w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|decode2|w_anode1165w [3]),
	.ena1(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1259w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [2]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a98_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a98 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a98 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a98 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a98 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a98 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory2|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a98 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a98 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a98 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a98 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a98 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a98 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a98 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a98 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a98 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a98 .port_a_first_bit_number = 2;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a98 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a98 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a98 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a98 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a98 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a98 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a98 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a98 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a98 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a98 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a98 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a98 .port_b_first_bit_number = 2;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a98 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a98 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a98 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a98 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a98 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a98 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X77_Y31_N26
cycloneive_lcell_comb \Inoutmodule|Blue[0]~4 (
// Equation(s):
// \Inoutmodule|Blue[0]~4_combout  = (\Inoutmodule|Blue[0]~3_combout  & (((\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a98~portbdataout ) # (!\Inoutmodule|Add1~18_combout )))) # (!\Inoutmodule|Blue[0]~3_combout  & 
// (\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a34~portbdataout  & ((\Inoutmodule|Add1~18_combout ))))

	.dataa(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a34~portbdataout ),
	.datab(\Inoutmodule|Blue[0]~3_combout ),
	.datac(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a98~portbdataout ),
	.datad(\Inoutmodule|Add1~18_combout ),
	.cin(gnd),
	.combout(\Inoutmodule|Blue[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|Blue[0]~4 .lut_mask = 16'hE2CC;
defparam \Inoutmodule|Blue[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X104_Y37_N0
cycloneive_ram_block \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a66 (
	.portawe(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|decode2|w_anode1145w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|decode2|w_anode1145w [3]),
	.ena1(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|rden_decode_b|w_anode1237w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [2]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a66_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a66 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a66 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a66 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a66 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a66 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory2|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a66 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a66 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a66 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a66 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a66 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a66 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a66 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a66 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a66 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a66 .port_a_first_bit_number = 2;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a66 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a66 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a66 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a66 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a66 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a66 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a66 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a66 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a66 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a66 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a66 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a66 .port_b_first_bit_number = 2;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a66 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a66 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a66 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a66 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a66 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a66 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X104_Y2_N0
cycloneive_ram_block \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a66 (
	.portawe(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|decode2|w_anode1145w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|decode2|w_anode1145w [3]),
	.ena1(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|rden_decode_b|w_anode1237w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [2]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a66_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a66 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a66 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a66 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a66 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a66 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a66 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a66 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a66 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a66 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a66 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a66 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a66 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a66 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a66 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a66 .port_a_first_bit_number = 2;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a66 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a66 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a66 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a66 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a66 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a66 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a66 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a66 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a66 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a66 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a66 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a66 .port_b_first_bit_number = 2;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a66 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a66 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a66 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a66 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a66 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a66 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X104_Y16_N0
cycloneive_ram_block \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|decode2|w_anode1098w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|decode2|w_anode1098w [3]),
	.ena1(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|rden_decode_b|w_anode1186w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [2]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a2 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory2|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a2 .port_b_first_bit_number = 2;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a2 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a2 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X104_Y15_N0
cycloneive_ram_block \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|decode2|w_anode1098w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|decode2|w_anode1098w [3]),
	.ena1(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|rden_decode_b|w_anode1186w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [2]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a2 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a2 .port_b_first_bit_number = 2;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a2 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a2 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X77_Y31_N16
cycloneive_lcell_comb \Inoutmodule|Blue[0]~5 (
// Equation(s):
// \Inoutmodule|Blue[0]~5_combout  = (\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [2] & (((\Inoutmodule|Add1~18_combout )))) # (!\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [2] & 
// ((\Inoutmodule|Add1~18_combout  & (\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a2~portbdataout )) # (!\Inoutmodule|Add1~18_combout  & ((\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a2~portbdataout 
// )))))

	.dataa(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datab(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a2~portbdataout ),
	.datac(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a2~portbdataout ),
	.datad(\Inoutmodule|Add1~18_combout ),
	.cin(gnd),
	.combout(\Inoutmodule|Blue[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|Blue[0]~5 .lut_mask = 16'hEE50;
defparam \Inoutmodule|Blue[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y31_N14
cycloneive_lcell_comb \Inoutmodule|Blue[0]~6 (
// Equation(s):
// \Inoutmodule|Blue[0]~6_combout  = (\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [2] & ((\Inoutmodule|Blue[0]~5_combout  & (\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a66~portbdataout )) # 
// (!\Inoutmodule|Blue[0]~5_combout  & ((\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a66~portbdataout ))))) # (!\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [2] & (((\Inoutmodule|Blue[0]~5_combout 
// ))))

	.dataa(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datab(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a66~portbdataout ),
	.datac(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a66~portbdataout ),
	.datad(\Inoutmodule|Blue[0]~5_combout ),
	.cin(gnd),
	.combout(\Inoutmodule|Blue[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|Blue[0]~6 .lut_mask = 16'hDDA0;
defparam \Inoutmodule|Blue[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y31_N20
cycloneive_lcell_comb \Inoutmodule|Blue[0]~7 (
// Equation(s):
// \Inoutmodule|Blue[0]~7_combout  = (\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [0] & (((\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [1])))) # 
// (!\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [1] & (\Inoutmodule|Blue[0]~4_combout )) # 
// (!\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\Inoutmodule|Blue[0]~6_combout )))))

	.dataa(\Inoutmodule|Blue[0]~4_combout ),
	.datab(\Inoutmodule|Blue[0]~6_combout ),
	.datac(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datad(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.cin(gnd),
	.combout(\Inoutmodule|Blue[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|Blue[0]~7 .lut_mask = 16'hFA0C;
defparam \Inoutmodule|Blue[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X104_Y24_N0
cycloneive_ram_block \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a82 (
	.portawe(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|decode2|w_anode1155w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|decode2|w_anode1155w [3]),
	.ena1(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1248w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [2]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a82_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a82 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a82 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a82 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a82 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a82 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory2|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a82 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a82 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a82 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a82 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a82 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a82 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a82 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a82 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a82 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a82 .port_a_first_bit_number = 2;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a82 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a82 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a82 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a82 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a82 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a82 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a82 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a82 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a82 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a82 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a82 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a82 .port_b_first_bit_number = 2;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a82 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a82 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a82 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a82 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a82 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a82 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X104_Y14_N0
cycloneive_ram_block \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a18 (
	.portawe(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|decode2|w_anode1115w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|decode2|w_anode1115w [3]),
	.ena1(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1204w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [2]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a18 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a18 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a18 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a18 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_bit_number = 2;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a18 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a18 .port_b_first_bit_number = 2;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a18 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a18 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a18 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a18 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a18 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a18 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X15_Y31_N0
cycloneive_ram_block \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a18 (
	.portawe(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|decode2|w_anode1115w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|decode2|w_anode1115w [3]),
	.ena1(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1204w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [2]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a18 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a18 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory2|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a18 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a18 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_bit_number = 2;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a18 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a18 .port_b_first_bit_number = 2;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a18 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a18 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a18 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a18 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a18 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a18 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X77_Y31_N4
cycloneive_lcell_comb \Inoutmodule|Blue[0]~1 (
// Equation(s):
// \Inoutmodule|Blue[0]~1_combout  = (\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [2] & (((\Inoutmodule|Add1~18_combout )))) # (!\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [2] & 
// ((\Inoutmodule|Add1~18_combout  & ((\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a18~portbdataout ))) # (!\Inoutmodule|Add1~18_combout  & (\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a18~portbdataout 
// ))))

	.dataa(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datab(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a18~portbdataout ),
	.datac(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a18~portbdataout ),
	.datad(\Inoutmodule|Add1~18_combout ),
	.cin(gnd),
	.combout(\Inoutmodule|Blue[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|Blue[0]~1 .lut_mask = 16'hFA44;
defparam \Inoutmodule|Blue[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X104_Y29_N0
cycloneive_ram_block \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a82 (
	.portawe(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|decode2|w_anode1155w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|decode2|w_anode1155w [3]),
	.ena1(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1248w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [2]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a82_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a82 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a82 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a82 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a82 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a82 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a82 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a82 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a82 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a82 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a82 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a82 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a82 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a82 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a82 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a82 .port_a_first_bit_number = 2;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a82 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a82 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a82 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a82 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a82 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a82 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a82 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a82 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a82 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a82 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a82 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a82 .port_b_first_bit_number = 2;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a82 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a82 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a82 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a82 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a82 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a82 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X77_Y31_N18
cycloneive_lcell_comb \Inoutmodule|Blue[0]~2 (
// Equation(s):
// \Inoutmodule|Blue[0]~2_combout  = (\Inoutmodule|Blue[0]~1_combout  & ((\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a82~portbdataout ) # ((!\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [2])))) 
// # (!\Inoutmodule|Blue[0]~1_combout  & (((\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a82~portbdataout  & \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [2]))))

	.dataa(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a82~portbdataout ),
	.datab(\Inoutmodule|Blue[0]~1_combout ),
	.datac(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a82~portbdataout ),
	.datad(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.cin(gnd),
	.combout(\Inoutmodule|Blue[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|Blue[0]~2 .lut_mask = 16'hB8CC;
defparam \Inoutmodule|Blue[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y31_N10
cycloneive_lcell_comb \Inoutmodule|Blue[0]~10 (
// Equation(s):
// \Inoutmodule|Blue[0]~10_combout  = (\Inoutmodule|Blue[0]~7_combout  & ((\Inoutmodule|Blue[0]~9_combout ) # ((!\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [0])))) # (!\Inoutmodule|Blue[0]~7_combout  & 
// (((\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [0] & \Inoutmodule|Blue[0]~2_combout ))))

	.dataa(\Inoutmodule|Blue[0]~9_combout ),
	.datab(\Inoutmodule|Blue[0]~7_combout ),
	.datac(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datad(\Inoutmodule|Blue[0]~2_combout ),
	.cin(gnd),
	.combout(\Inoutmodule|Blue[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|Blue[0]~10 .lut_mask = 16'hBC8C;
defparam \Inoutmodule|Blue[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X104_Y31_N0
cycloneive_ram_block \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a114 (
	.portawe(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|decode2|w_anode1175w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|decode2|w_anode1175w [3]),
	.ena1(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1270w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [2]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a114_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a114 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a114 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a114 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a114 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a114 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory3|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a114 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a114 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a114 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a114 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a114 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a114 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a114 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a114 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a114 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a114 .port_a_first_bit_number = 2;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a114 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a114 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a114 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a114 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a114 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a114 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a114 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a114 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a114 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a114 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a114 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a114 .port_b_first_bit_number = 2;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a114 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a114 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a114 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a114 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a114 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a114 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X15_Y32_N0
cycloneive_ram_block \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a98 (
	.portawe(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|decode2|w_anode1165w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|decode2|w_anode1165w [3]),
	.ena1(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1259w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [2]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a98_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a98 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a98 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a98 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a98 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a98 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory3|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a98 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a98 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a98 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a98 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a98 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a98 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a98 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a98 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a98 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a98 .port_a_first_bit_number = 2;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a98 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a98 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a98 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a98 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a98 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a98 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a98 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a98 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a98 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a98 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a98 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a98 .port_b_first_bit_number = 2;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a98 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a98 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a98 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a98 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a98 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a98 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y32_N0
cycloneive_ram_block \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a82 (
	.portawe(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|decode2|w_anode1155w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|decode2|w_anode1155w [3]),
	.ena1(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1248w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [2]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a82_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a82 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a82 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a82 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a82 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a82 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory3|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a82 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a82 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a82 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a82 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a82 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a82 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a82 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a82 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a82 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a82 .port_a_first_bit_number = 2;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a82 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a82 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a82 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a82 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a82 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a82 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a82 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a82 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a82 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a82 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a82 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a82 .port_b_first_bit_number = 2;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a82 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a82 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a82 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a82 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a82 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a82 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X15_Y37_N0
cycloneive_ram_block \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a66 (
	.portawe(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|decode2|w_anode1145w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|decode2|w_anode1145w [3]),
	.ena1(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|rden_decode_b|w_anode1237w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [2]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a66_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a66 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a66 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a66 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a66 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a66 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory3|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a66 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a66 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a66 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a66 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a66 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a66 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a66 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a66 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a66 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a66 .port_a_first_bit_number = 2;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a66 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a66 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a66 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a66 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a66 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a66 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a66 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a66 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a66 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a66 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a66 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a66 .port_b_first_bit_number = 2;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a66 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a66 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a66 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a66 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a66 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a66 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X43_Y31_N2
cycloneive_lcell_comb \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~44 (
// Equation(s):
// \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~44_combout  = (\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [1] & (((\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b 
// [0])))) # (!\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// (\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a82~portbdataout )) # (!\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// ((\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a66~portbdataout )))))

	.dataa(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a82~portbdataout ),
	.datab(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a66~portbdataout ),
	.datac(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datad(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.cin(gnd),
	.combout(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~44_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~44 .lut_mask = 16'hFA0C;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y31_N4
cycloneive_lcell_comb \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~45 (
// Equation(s):
// \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~45_combout  = (\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~44_combout  & 
// (\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a114~portbdataout )) # (!\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~44_combout  & 
// ((\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a98~portbdataout ))))) # (!\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// (((\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~44_combout ))))

	.dataa(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a114~portbdataout ),
	.datab(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a98~portbdataout ),
	.datac(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datad(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~44_combout ),
	.cin(gnd),
	.combout(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~45_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~45 .lut_mask = 16'hAFC0;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y36_N0
cycloneive_ram_block \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a18 (
	.portawe(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|decode2|w_anode1115w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|decode2|w_anode1115w [3]),
	.ena1(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1204w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [2]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a18 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a18 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory3|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a18 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a18 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_bit_number = 2;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a18 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a18 .port_b_first_bit_number = 2;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a18 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a18 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a18 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a18 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a18 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a18 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X15_Y30_N0
cycloneive_ram_block \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a50 (
	.portawe(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|decode2|w_anode1135w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|decode2|w_anode1135w [3]),
	.ena1(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1226w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [2]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a50_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a50 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a50 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a50 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a50 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a50 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory3|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a50 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a50 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a50 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a50 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a50 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a50 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a50 .port_a_first_bit_number = 2;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a50 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a50 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a50 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a50 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a50 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a50 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a50 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a50 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a50 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a50 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a50 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a50 .port_b_first_bit_number = 2;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a50 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a50 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a50 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a50 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a50 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a50 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y31_N0
cycloneive_ram_block \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a34 (
	.portawe(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|decode2|w_anode1125w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|decode2|w_anode1125w [3]),
	.ena1(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1215w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [2]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a34_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a34 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a34 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a34 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory3|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a34 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a34 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a34 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_bit_number = 2;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a34 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a34 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a34 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a34 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a34 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a34 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a34 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a34 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a34 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a34 .port_b_first_bit_number = 2;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a34 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a34 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a34 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a34 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a34 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a34 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X15_Y29_N0
cycloneive_ram_block \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|decode2|w_anode1098w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|decode2|w_anode1098w [3]),
	.ena1(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|rden_decode_b|w_anode1186w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [2]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a2 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory3|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a2 .port_b_first_bit_number = 2;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a2 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a2 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X43_Y31_N18
cycloneive_lcell_comb \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~46 (
// Equation(s):
// \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~46_combout  = (\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// ((\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a34~portbdataout ) # ((\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [0])))) # 
// (!\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [1] & (((\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a2~portbdataout  & 
// !\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [0]))))

	.dataa(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a34~portbdataout ),
	.datab(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a2~portbdataout ),
	.datac(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datad(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.cin(gnd),
	.combout(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~46_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~46 .lut_mask = 16'hF0AC;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y31_N28
cycloneive_lcell_comb \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~47 (
// Equation(s):
// \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~47_combout  = (\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~46_combout  & 
// ((\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a50~portbdataout ))) # (!\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~46_combout  & 
// (\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a18~portbdataout )))) # (!\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// (((\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~46_combout ))))

	.dataa(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a18~portbdataout ),
	.datab(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datac(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a50~portbdataout ),
	.datad(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~46_combout ),
	.cin(gnd),
	.combout(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~47_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~47 .lut_mask = 16'hF388;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y31_N14
cycloneive_lcell_comb \Inoutmodule|Blue[0]~0 (
// Equation(s):
// \Inoutmodule|Blue[0]~0_combout  = (\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [2] & (\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~45_combout )) # 
// (!\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [2] & ((\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~47_combout )))

	.dataa(gnd),
	.datab(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datac(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~45_combout ),
	.datad(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~47_combout ),
	.cin(gnd),
	.combout(\Inoutmodule|Blue[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|Blue[0]~0 .lut_mask = 16'hF3C0;
defparam \Inoutmodule|Blue[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y51_N4
cycloneive_lcell_comb \Inoutmodule|Blue[0]~11 (
// Equation(s):
// \Inoutmodule|Blue[0]~11_combout  = (\Inoutmodule|Blue[0]~10_combout  & ((\Inoutmodule|Red[0]~12_combout ) # ((\Inoutmodule|Red[0]~11_combout  & \Inoutmodule|Blue[0]~0_combout )))) # (!\Inoutmodule|Blue[0]~10_combout  & (\Inoutmodule|Red[0]~11_combout  & 
// (\Inoutmodule|Blue[0]~0_combout )))

	.dataa(\Inoutmodule|Blue[0]~10_combout ),
	.datab(\Inoutmodule|Red[0]~11_combout ),
	.datac(\Inoutmodule|Blue[0]~0_combout ),
	.datad(\Inoutmodule|Red[0]~12_combout ),
	.cin(gnd),
	.combout(\Inoutmodule|Blue[0]~11_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|Blue[0]~11 .lut_mask = 16'hEAC0;
defparam \Inoutmodule|Blue[0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y20_N26
cycloneive_lcell_comb \Inoutmodule|VRAM_in~13 (
// Equation(s):
// \Inoutmodule|VRAM_in~13_combout  = (\Inoutmodule|LessThan1~4_combout  & (\Cam_data[3]~input_o  $ (((\Inoutmodule|encryption_module1|B_prev [3] & !\Inoutmodule|LessThan2~4_combout )))))

	.dataa(\Inoutmodule|LessThan1~4_combout ),
	.datab(\Inoutmodule|encryption_module1|B_prev [3]),
	.datac(\Inoutmodule|LessThan2~4_combout ),
	.datad(\Cam_data[3]~input_o ),
	.cin(gnd),
	.combout(\Inoutmodule|VRAM_in~13_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|VRAM_in~13 .lut_mask = 16'hA208;
defparam \Inoutmodule|VRAM_in~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y20_N27
dffeas \Inoutmodule|VRAM_in[3] (
	.clk(\Cam_pclk~input_o ),
	.d(\Inoutmodule|VRAM_in~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Inoutmodule|VRAM_in[13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inoutmodule|VRAM_in [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Inoutmodule|VRAM_in[3] .is_wysiwyg = "true";
defparam \Inoutmodule|VRAM_in[3] .power_up = "low";
// synopsys translate_on

// Location: M9K_X37_Y61_N0
cycloneive_ram_block \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a19 (
	.portawe(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|decode2|w_anode1115w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|decode2|w_anode1115w [3]),
	.ena1(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1204w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [3]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a19_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a19 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a19 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory3|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a19 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a19 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_bit_number = 3;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a19 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a19 .port_b_first_bit_number = 3;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a19 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a19 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a19 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a19 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a19 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a19 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y61_N0
cycloneive_ram_block \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|decode2|w_anode1098w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|decode2|w_anode1098w [3]),
	.ena1(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|rden_decode_b|w_anode1186w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [3]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a3 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory3|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a3 .port_b_first_bit_number = 3;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a3 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a3 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y53_N0
cycloneive_ram_block \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a35 (
	.portawe(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|decode2|w_anode1125w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|decode2|w_anode1125w [3]),
	.ena1(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1215w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [3]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a35_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a35 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a35 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a35 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a35 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a35 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory3|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a35 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a35 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a35 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a35 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a35 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a35 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a35 .port_a_first_bit_number = 3;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a35 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a35 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a35 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a35 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a35 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a35 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a35 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a35 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a35 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a35 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a35 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a35 .port_b_first_bit_number = 3;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a35 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a35 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a35 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a35 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a35 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a35 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X48_Y53_N18
cycloneive_lcell_comb \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~50 (
// Equation(s):
// \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~50_combout  = (\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [0] & (((\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b 
// [1])))) # (!\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// ((\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a35~portbdataout ))) # (!\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// (\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a3~portbdataout ))))

	.dataa(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datab(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a3~portbdataout ),
	.datac(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datad(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a35~portbdataout ),
	.cin(gnd),
	.combout(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~50_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~50 .lut_mask = 16'hF4A4;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y50_N0
cycloneive_ram_block \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a51 (
	.portawe(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|decode2|w_anode1135w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|decode2|w_anode1135w [3]),
	.ena1(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1226w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [3]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a51_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a51 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a51 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a51 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a51 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a51 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory3|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a51 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a51 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a51 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a51 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a51 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a51 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a51 .port_a_first_bit_number = 3;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a51 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a51 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a51 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a51 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a51 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a51 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a51 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a51 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a51 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a51 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a51 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a51 .port_b_first_bit_number = 3;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a51 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a51 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a51 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a51 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a51 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a51 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X48_Y53_N0
cycloneive_lcell_comb \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~51 (
// Equation(s):
// \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~51_combout  = (\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~50_combout  & 
// (((\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a51~portbdataout ) # (!\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [0])))) # 
// (!\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~50_combout  & (\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a19~portbdataout  & 
// (\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [0])))

	.dataa(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a19~portbdataout ),
	.datab(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~50_combout ),
	.datac(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datad(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a51~portbdataout ),
	.cin(gnd),
	.combout(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~51_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~51 .lut_mask = 16'hEC2C;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y46_N0
cycloneive_ram_block \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a115 (
	.portawe(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|decode2|w_anode1175w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|decode2|w_anode1175w [3]),
	.ena1(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1270w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [3]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a115_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a115 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a115 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a115 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a115 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a115 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory3|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a115 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a115 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a115 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a115 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a115 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a115 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a115 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a115 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a115 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a115 .port_a_first_bit_number = 3;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a115 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a115 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a115 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a115 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a115 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a115 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a115 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a115 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a115 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a115 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a115 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a115 .port_b_first_bit_number = 3;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a115 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a115 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a115 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a115 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a115 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a115 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y55_N0
cycloneive_ram_block \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a83 (
	.portawe(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|decode2|w_anode1155w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|decode2|w_anode1155w [3]),
	.ena1(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1248w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [3]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a83_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a83 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a83 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a83 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a83 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a83 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory3|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a83 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a83 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a83 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a83 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a83 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a83 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a83 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a83 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a83 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a83 .port_a_first_bit_number = 3;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a83 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a83 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a83 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a83 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a83 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a83 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a83 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a83 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a83 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a83 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a83 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a83 .port_b_first_bit_number = 3;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a83 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a83 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a83 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a83 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a83 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a83 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y57_N0
cycloneive_ram_block \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a67 (
	.portawe(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|decode2|w_anode1145w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|decode2|w_anode1145w [3]),
	.ena1(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|rden_decode_b|w_anode1237w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [3]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a67_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a67 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a67 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a67 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a67 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a67 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory3|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a67 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a67 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a67 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a67 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a67 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a67 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a67 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a67 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a67 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a67 .port_a_first_bit_number = 3;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a67 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a67 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a67 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a67 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a67 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a67 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a67 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a67 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a67 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a67 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a67 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a67 .port_b_first_bit_number = 3;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a67 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a67 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a67 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a67 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a67 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a67 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X48_Y53_N2
cycloneive_lcell_comb \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~48 (
// Equation(s):
// \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~48_combout  = (\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// ((\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a83~portbdataout ) # ((\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [1])))) # 
// (!\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [0] & (((\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a67~portbdataout  & 
// !\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [1]))))

	.dataa(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datab(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a83~portbdataout ),
	.datac(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a67~portbdataout ),
	.datad(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.cin(gnd),
	.combout(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~48_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~48 .lut_mask = 16'hAAD8;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y66_N0
cycloneive_ram_block \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a99 (
	.portawe(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|decode2|w_anode1165w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|decode2|w_anode1165w [3]),
	.ena1(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1259w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [3]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a99_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a99 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a99 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a99 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a99 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a99 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory3|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a99 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a99 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a99 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a99 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a99 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a99 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a99 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a99 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a99 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a99 .port_a_first_bit_number = 3;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a99 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a99 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a99 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a99 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a99 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a99 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a99 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a99 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a99 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a99 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a99 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a99 .port_b_first_bit_number = 3;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a99 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a99 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a99 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a99 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a99 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a99 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X48_Y53_N12
cycloneive_lcell_comb \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~49 (
// Equation(s):
// \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~49_combout  = (\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~48_combout  & 
// ((\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a115~portbdataout ) # ((!\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [1])))) # 
// (!\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~48_combout  & (((\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a99~portbdataout ))))

	.dataa(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a115~portbdataout ),
	.datab(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~48_combout ),
	.datac(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datad(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a99~portbdataout ),
	.cin(gnd),
	.combout(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~49_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~49 .lut_mask = 16'hBC8C;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y53_N22
cycloneive_lcell_comb \Inoutmodule|Blue[1]~12 (
// Equation(s):
// \Inoutmodule|Blue[1]~12_combout  = (\Inoutmodule|Green[1]~12_combout  & ((\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [2] & ((\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~49_combout ))) # 
// (!\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [2] & (\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~51_combout ))))

	.dataa(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datab(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~51_combout ),
	.datac(\Inoutmodule|Green[1]~12_combout ),
	.datad(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~49_combout ),
	.cin(gnd),
	.combout(\Inoutmodule|Blue[1]~12_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|Blue[1]~12 .lut_mask = 16'hE040;
defparam \Inoutmodule|Blue[1]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y22_N0
cycloneive_ram_block \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a83 (
	.portawe(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|decode2|w_anode1155w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|decode2|w_anode1155w [3]),
	.ena1(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1248w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [3]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a83_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a83 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a83 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a83 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a83 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a83 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a83 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a83 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a83 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a83 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a83 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a83 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a83 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a83 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a83 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a83 .port_a_first_bit_number = 3;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a83 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a83 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a83 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a83 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a83 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a83 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a83 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a83 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a83 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a83 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a83 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a83 .port_b_first_bit_number = 3;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a83 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a83 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a83 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a83 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a83 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a83 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y23_N0
cycloneive_ram_block \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a115 (
	.portawe(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|decode2|w_anode1175w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|decode2|w_anode1175w [3]),
	.ena1(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1270w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [3]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a115_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a115 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a115 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a115 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a115 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a115 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a115 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a115 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a115 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a115 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a115 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a115 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a115 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a115 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a115 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a115 .port_a_first_bit_number = 3;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a115 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a115 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a115 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a115 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a115 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a115 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a115 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a115 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a115 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a115 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a115 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a115 .port_b_first_bit_number = 3;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a115 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a115 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a115 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a115 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a115 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a115 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y23_N0
cycloneive_ram_block \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a99 (
	.portawe(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|decode2|w_anode1165w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|decode2|w_anode1165w [3]),
	.ena1(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1259w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [3]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a99_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a99 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a99 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a99 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a99 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a99 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a99 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a99 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a99 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a99 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a99 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a99 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a99 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a99 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a99 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a99 .port_a_first_bit_number = 3;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a99 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a99 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a99 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a99 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a99 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a99 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a99 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a99 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a99 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a99 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a99 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a99 .port_b_first_bit_number = 3;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a99 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a99 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a99 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a99 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a99 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a99 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y18_N0
cycloneive_ram_block \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a67 (
	.portawe(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|decode2|w_anode1145w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|decode2|w_anode1145w [3]),
	.ena1(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|rden_decode_b|w_anode1237w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [3]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a67_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a67 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a67 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a67 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a67 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a67 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a67 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a67 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a67 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a67 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a67 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a67 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a67 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a67 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a67 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a67 .port_a_first_bit_number = 3;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a67 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a67 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a67 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a67 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a67 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a67 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a67 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a67 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a67 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a67 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a67 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a67 .port_b_first_bit_number = 3;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a67 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a67 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a67 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a67 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a67 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a67 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N24
cycloneive_lcell_comb \Inoutmodule|Blue[1]~13 (
// Equation(s):
// \Inoutmodule|Blue[1]~13_combout  = (\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [0] & (((\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [1])))) # 
// (!\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// (\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a99~portbdataout )) # (!\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// ((\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a67~portbdataout )))))

	.dataa(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a99~portbdataout ),
	.datab(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datac(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a67~portbdataout ),
	.datad(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.cin(gnd),
	.combout(\Inoutmodule|Blue[1]~13_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|Blue[1]~13 .lut_mask = 16'hEE30;
defparam \Inoutmodule|Blue[1]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N10
cycloneive_lcell_comb \Inoutmodule|Blue[1]~14 (
// Equation(s):
// \Inoutmodule|Blue[1]~14_combout  = (\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\Inoutmodule|Blue[1]~13_combout  & ((\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a115~portbdataout ))) # 
// (!\Inoutmodule|Blue[1]~13_combout  & (\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a83~portbdataout )))) # (!\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [0] & (((\Inoutmodule|Blue[1]~13_combout 
// ))))

	.dataa(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a83~portbdataout ),
	.datab(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datac(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a115~portbdataout ),
	.datad(\Inoutmodule|Blue[1]~13_combout ),
	.cin(gnd),
	.combout(\Inoutmodule|Blue[1]~14_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|Blue[1]~14 .lut_mask = 16'hF388;
defparam \Inoutmodule|Blue[1]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y23_N0
cycloneive_ram_block \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a99 (
	.portawe(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|decode2|w_anode1165w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|decode2|w_anode1165w [3]),
	.ena1(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1259w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [3]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a99_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a99 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a99 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a99 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a99 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a99 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory2|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a99 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a99 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a99 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a99 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a99 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a99 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a99 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a99 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a99 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a99 .port_a_first_bit_number = 3;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a99 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a99 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a99 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a99 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a99 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a99 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a99 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a99 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a99 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a99 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a99 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a99 .port_b_first_bit_number = 3;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a99 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a99 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a99 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a99 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a99 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a99 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y15_N0
cycloneive_ram_block \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a67 (
	.portawe(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|decode2|w_anode1145w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|decode2|w_anode1145w [3]),
	.ena1(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|rden_decode_b|w_anode1237w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [3]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a67_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a67 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a67 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a67 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a67 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a67 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory2|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a67 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a67 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a67 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a67 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a67 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a67 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a67 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a67 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a67 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a67 .port_a_first_bit_number = 3;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a67 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a67 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a67 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a67 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a67 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a67 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a67 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a67 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a67 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a67 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a67 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a67 .port_b_first_bit_number = 3;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a67 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a67 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a67 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a67 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a67 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a67 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N6
cycloneive_lcell_comb \Inoutmodule|Blue[1]~20 (
// Equation(s):
// \Inoutmodule|Blue[1]~20_combout  = (\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [0] & (((\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [1])))) # 
// (!\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// (\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a99~portbdataout )) # (!\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// ((\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a67~portbdataout )))))

	.dataa(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a99~portbdataout ),
	.datab(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a67~portbdataout ),
	.datac(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datad(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.cin(gnd),
	.combout(\Inoutmodule|Blue[1]~20_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|Blue[1]~20 .lut_mask = 16'hFA0C;
defparam \Inoutmodule|Blue[1]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y20_N0
cycloneive_ram_block \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a115 (
	.portawe(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|decode2|w_anode1175w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|decode2|w_anode1175w [3]),
	.ena1(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1270w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [3]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a115_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a115 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a115 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a115 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a115 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a115 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory2|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a115 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a115 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a115 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a115 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a115 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a115 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a115 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a115 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a115 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a115 .port_a_first_bit_number = 3;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a115 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a115 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a115 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a115 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a115 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a115 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a115 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a115 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a115 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a115 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a115 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a115 .port_b_first_bit_number = 3;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a115 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a115 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a115 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a115 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a115 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a115 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y21_N0
cycloneive_ram_block \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a83 (
	.portawe(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|decode2|w_anode1155w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|decode2|w_anode1155w [3]),
	.ena1(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1248w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [3]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a83_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a83 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a83 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a83 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a83 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a83 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory2|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a83 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a83 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a83 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a83 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a83 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a83 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a83 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a83 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a83 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a83 .port_a_first_bit_number = 3;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a83 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a83 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a83 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a83 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a83 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a83 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a83 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a83 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a83 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a83 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a83 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a83 .port_b_first_bit_number = 3;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a83 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a83 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a83 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a83 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a83 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a83 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N4
cycloneive_lcell_comb \Inoutmodule|Blue[1]~21 (
// Equation(s):
// \Inoutmodule|Blue[1]~21_combout  = (\Inoutmodule|Blue[1]~20_combout  & ((\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a115~portbdataout ) # ((!\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b 
// [0])))) # (!\Inoutmodule|Blue[1]~20_combout  & (((\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [0] & \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a83~portbdataout ))))

	.dataa(\Inoutmodule|Blue[1]~20_combout ),
	.datab(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a115~portbdataout ),
	.datac(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datad(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a83~portbdataout ),
	.cin(gnd),
	.combout(\Inoutmodule|Blue[1]~21_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|Blue[1]~21 .lut_mask = 16'hDA8A;
defparam \Inoutmodule|Blue[1]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y66_N0
cycloneive_ram_block \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a35 (
	.portawe(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|decode2|w_anode1125w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|decode2|w_anode1125w [3]),
	.ena1(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1215w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [3]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a35_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a35 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a35 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a35 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a35 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a35 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory2|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a35 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a35 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a35 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a35 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a35 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a35 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a35 .port_a_first_bit_number = 3;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a35 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a35 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a35 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a35 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a35 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a35 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a35 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a35 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a35 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a35 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a35 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a35 .port_b_first_bit_number = 3;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a35 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a35 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a35 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a35 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a35 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a35 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X15_Y50_N0
cycloneive_ram_block \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a19 (
	.portawe(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|decode2|w_anode1115w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|decode2|w_anode1115w [3]),
	.ena1(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1204w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [3]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a19_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a19 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a19 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory2|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a19 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a19 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_bit_number = 3;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a19 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a19 .port_b_first_bit_number = 3;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a19 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a19 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a19 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a19 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a19 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a19 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X15_Y51_N0
cycloneive_ram_block \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|decode2|w_anode1098w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|decode2|w_anode1098w [3]),
	.ena1(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|rden_decode_b|w_anode1186w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [3]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a3 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory2|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a3 .port_b_first_bit_number = 3;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a3 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a3 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X38_Y51_N16
cycloneive_lcell_comb \Inoutmodule|Blue[1]~15 (
// Equation(s):
// \Inoutmodule|Blue[1]~15_combout  = (\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [1] & (((\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [0])))) # 
// (!\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// (\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a19~portbdataout )) # (!\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// ((\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a3~portbdataout )))))

	.dataa(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a19~portbdataout ),
	.datab(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datac(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datad(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a3~portbdataout ),
	.cin(gnd),
	.combout(\Inoutmodule|Blue[1]~15_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|Blue[1]~15 .lut_mask = 16'hE3E0;
defparam \Inoutmodule|Blue[1]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y46_N0
cycloneive_ram_block \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a51 (
	.portawe(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|decode2|w_anode1135w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|decode2|w_anode1135w [3]),
	.ena1(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1226w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [3]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a51_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a51 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a51 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a51 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a51 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a51 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory2|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a51 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a51 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a51 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a51 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a51 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a51 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a51 .port_a_first_bit_number = 3;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a51 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a51 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a51 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a51 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a51 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a51 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a51 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a51 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a51 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a51 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a51 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a51 .port_b_first_bit_number = 3;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a51 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a51 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a51 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a51 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a51 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a51 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X38_Y51_N6
cycloneive_lcell_comb \Inoutmodule|Blue[1]~16 (
// Equation(s):
// \Inoutmodule|Blue[1]~16_combout  = (\Inoutmodule|Blue[1]~15_combout  & (((\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a51~portbdataout ) # (!\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b 
// [1])))) # (!\Inoutmodule|Blue[1]~15_combout  & (\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a35~portbdataout  & (\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [1])))

	.dataa(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a35~portbdataout ),
	.datab(\Inoutmodule|Blue[1]~15_combout ),
	.datac(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datad(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a51~portbdataout ),
	.cin(gnd),
	.combout(\Inoutmodule|Blue[1]~16_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|Blue[1]~16 .lut_mask = 16'hEC2C;
defparam \Inoutmodule|Blue[1]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y15_N0
cycloneive_ram_block \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|decode2|w_anode1098w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|decode2|w_anode1098w [3]),
	.ena1(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|rden_decode_b|w_anode1186w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [3]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a3 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a3 .port_b_first_bit_number = 3;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a3 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a3 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X15_Y15_N0
cycloneive_ram_block \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a19 (
	.portawe(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|decode2|w_anode1115w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|decode2|w_anode1115w [3]),
	.ena1(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1204w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [3]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a19_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a19 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a19 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a19 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a19 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_bit_number = 3;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a19 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a19 .port_b_first_bit_number = 3;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a19 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a19 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a19 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a19 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a19 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a19 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X52_Y15_N24
cycloneive_lcell_comb \Inoutmodule|Blue[1]~17 (
// Equation(s):
// \Inoutmodule|Blue[1]~17_combout  = (\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [1] & (((\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [0])))) # 
// (!\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// ((\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a19~portbdataout ))) # (!\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// (\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a3~portbdataout ))))

	.dataa(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datab(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a3~portbdataout ),
	.datac(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a19~portbdataout ),
	.datad(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.cin(gnd),
	.combout(\Inoutmodule|Blue[1]~17_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|Blue[1]~17 .lut_mask = 16'hFA44;
defparam \Inoutmodule|Blue[1]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y25_N0
cycloneive_ram_block \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a35 (
	.portawe(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|decode2|w_anode1125w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|decode2|w_anode1125w [3]),
	.ena1(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1215w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [3]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a35_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a35 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a35 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a35 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a35 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a35 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a35 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a35 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a35 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a35 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a35 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a35 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a35 .port_a_first_bit_number = 3;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a35 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a35 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a35 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a35 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a35 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a35 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a35 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a35 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a35 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a35 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a35 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a35 .port_b_first_bit_number = 3;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a35 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a35 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a35 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a35 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a35 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a35 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y21_N0
cycloneive_ram_block \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a51 (
	.portawe(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|decode2|w_anode1135w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|decode2|w_anode1135w [3]),
	.ena1(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1226w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [3]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a51_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a51 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a51 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a51 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a51 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a51 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a51 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a51 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a51 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a51 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a51 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a51 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a51 .port_a_first_bit_number = 3;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a51 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a51 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a51 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a51 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a51 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a51 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a51 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a51 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a51 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a51 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a51 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a51 .port_b_first_bit_number = 3;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a51 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a51 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a51 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a51 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a51 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a51 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X52_Y21_N0
cycloneive_lcell_comb \Inoutmodule|Blue[1]~18 (
// Equation(s):
// \Inoutmodule|Blue[1]~18_combout  = (\Inoutmodule|Blue[1]~17_combout  & (((\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a51~portbdataout )) # (!\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [1]))) 
// # (!\Inoutmodule|Blue[1]~17_combout  & (\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [1] & (\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a35~portbdataout )))

	.dataa(\Inoutmodule|Blue[1]~17_combout ),
	.datab(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datac(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a35~portbdataout ),
	.datad(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a51~portbdataout ),
	.cin(gnd),
	.combout(\Inoutmodule|Blue[1]~18_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|Blue[1]~18 .lut_mask = 16'hEA62;
defparam \Inoutmodule|Blue[1]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N8
cycloneive_lcell_comb \Inoutmodule|Blue[1]~19 (
// Equation(s):
// \Inoutmodule|Blue[1]~19_combout  = (\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [2] & (((\Inoutmodule|Add1~18_combout )))) # (!\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [2] & 
// ((\Inoutmodule|Add1~18_combout  & (\Inoutmodule|Blue[1]~16_combout )) # (!\Inoutmodule|Add1~18_combout  & ((\Inoutmodule|Blue[1]~18_combout )))))

	.dataa(\Inoutmodule|Blue[1]~16_combout ),
	.datab(\Inoutmodule|Blue[1]~18_combout ),
	.datac(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datad(\Inoutmodule|Add1~18_combout ),
	.cin(gnd),
	.combout(\Inoutmodule|Blue[1]~19_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|Blue[1]~19 .lut_mask = 16'hFA0C;
defparam \Inoutmodule|Blue[1]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N26
cycloneive_lcell_comb \Inoutmodule|Blue[1]~22 (
// Equation(s):
// \Inoutmodule|Blue[1]~22_combout  = (\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [2] & ((\Inoutmodule|Blue[1]~19_combout  & ((\Inoutmodule|Blue[1]~21_combout ))) # (!\Inoutmodule|Blue[1]~19_combout  & 
// (\Inoutmodule|Blue[1]~14_combout )))) # (!\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [2] & (((\Inoutmodule|Blue[1]~19_combout ))))

	.dataa(\Inoutmodule|Blue[1]~14_combout ),
	.datab(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datac(\Inoutmodule|Blue[1]~21_combout ),
	.datad(\Inoutmodule|Blue[1]~19_combout ),
	.cin(gnd),
	.combout(\Inoutmodule|Blue[1]~22_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|Blue[1]~22 .lut_mask = 16'hF388;
defparam \Inoutmodule|Blue[1]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y53_N24
cycloneive_lcell_comb \Inoutmodule|Blue[1]~23 (
// Equation(s):
// \Inoutmodule|Blue[1]~23_combout  = (\Inoutmodule|LessThan0~0_combout  & ((\Inoutmodule|Blue[1]~12_combout ) # ((!\Inoutmodule|Add1~20_combout  & \Inoutmodule|Blue[1]~22_combout ))))

	.dataa(\Inoutmodule|Add1~20_combout ),
	.datab(\Inoutmodule|LessThan0~0_combout ),
	.datac(\Inoutmodule|Blue[1]~12_combout ),
	.datad(\Inoutmodule|Blue[1]~22_combout ),
	.cin(gnd),
	.combout(\Inoutmodule|Blue[1]~23_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|Blue[1]~23 .lut_mask = 16'hC4C0;
defparam \Inoutmodule|Blue[1]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y20_N8
cycloneive_lcell_comb \Inoutmodule|VRAM_in~14 (
// Equation(s):
// \Inoutmodule|VRAM_in~14_combout  = (\Inoutmodule|LessThan1~4_combout  & (\Cam_data[4]~input_o  $ (((\Inoutmodule|encryption_module1|B_prev [4] & !\Inoutmodule|LessThan2~4_combout )))))

	.dataa(\Inoutmodule|LessThan1~4_combout ),
	.datab(\Cam_data[4]~input_o ),
	.datac(\Inoutmodule|encryption_module1|B_prev [4]),
	.datad(\Inoutmodule|LessThan2~4_combout ),
	.cin(gnd),
	.combout(\Inoutmodule|VRAM_in~14_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|VRAM_in~14 .lut_mask = 16'h8828;
defparam \Inoutmodule|VRAM_in~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y20_N9
dffeas \Inoutmodule|VRAM_in[4] (
	.clk(\Cam_pclk~input_o ),
	.d(\Inoutmodule|VRAM_in~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Inoutmodule|VRAM_in[13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inoutmodule|VRAM_in [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Inoutmodule|VRAM_in[4] .is_wysiwyg = "true";
defparam \Inoutmodule|VRAM_in[4] .power_up = "low";
// synopsys translate_on

// Location: M9K_X37_Y12_N0
cycloneive_ram_block \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a84 (
	.portawe(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|decode2|w_anode1155w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|decode2|w_anode1155w [3]),
	.ena1(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1248w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [4]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a84_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a84 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a84 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a84 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a84 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a84 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a84 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a84 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a84 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a84 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a84 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a84 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a84 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a84 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a84 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a84 .port_a_first_bit_number = 4;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a84 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a84 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a84 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a84 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a84 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a84 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a84 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a84 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a84 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a84 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a84 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a84 .port_b_first_bit_number = 4;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a84 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a84 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a84 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a84 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a84 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a84 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y11_N0
cycloneive_ram_block \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a20 (
	.portawe(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|decode2|w_anode1115w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|decode2|w_anode1115w [3]),
	.ena1(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1204w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [4]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a20 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a20 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a20 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a20 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_bit_number = 4;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a20 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a20 .port_b_first_bit_number = 4;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a20 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a20 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a20 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a20 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a20 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a20 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X45_Y13_N10
cycloneive_lcell_comb \Inoutmodule|Blue[2]~27 (
// Equation(s):
// \Inoutmodule|Blue[2]~27_combout  = (\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [2] & ((\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a84~portbdataout ) # ((\Inoutmodule|Add1~18_combout )))) # 
// (!\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [2] & (((!\Inoutmodule|Add1~18_combout  & \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a20~portbdataout ))))

	.dataa(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a84~portbdataout ),
	.datab(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datac(\Inoutmodule|Add1~18_combout ),
	.datad(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a20~portbdataout ),
	.cin(gnd),
	.combout(\Inoutmodule|Blue[2]~27_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|Blue[2]~27 .lut_mask = 16'hCBC8;
defparam \Inoutmodule|Blue[2]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y13_N0
cycloneive_ram_block \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a20 (
	.portawe(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|decode2|w_anode1115w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|decode2|w_anode1115w [3]),
	.ena1(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1204w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [4]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a20 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a20 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory2|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a20 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a20 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_bit_number = 4;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a20 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a20 .port_b_first_bit_number = 4;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a20 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a20 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a20 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a20 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a20 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a20 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y16_N0
cycloneive_ram_block \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a84 (
	.portawe(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|decode2|w_anode1155w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|decode2|w_anode1155w [3]),
	.ena1(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1248w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [4]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a84_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a84 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a84 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a84 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a84 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a84 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory2|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a84 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a84 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a84 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a84 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a84 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a84 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a84 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a84 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a84 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a84 .port_a_first_bit_number = 4;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a84 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a84 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a84 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a84 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a84 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a84 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a84 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a84 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a84 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a84 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a84 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a84 .port_b_first_bit_number = 4;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a84 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a84 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a84 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a84 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a84 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a84 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X45_Y13_N0
cycloneive_lcell_comb \Inoutmodule|Blue[2]~28 (
// Equation(s):
// \Inoutmodule|Blue[2]~28_combout  = (\Inoutmodule|Blue[2]~27_combout  & (((\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a84~portbdataout ) # (!\Inoutmodule|Add1~18_combout )))) # (!\Inoutmodule|Blue[2]~27_combout  & 
// (\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a20~portbdataout  & (\Inoutmodule|Add1~18_combout )))

	.dataa(\Inoutmodule|Blue[2]~27_combout ),
	.datab(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a20~portbdataout ),
	.datac(\Inoutmodule|Add1~18_combout ),
	.datad(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a84~portbdataout ),
	.cin(gnd),
	.combout(\Inoutmodule|Blue[2]~28_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|Blue[2]~28 .lut_mask = 16'hEA4A;
defparam \Inoutmodule|Blue[2]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y1_N0
cycloneive_ram_block \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|decode2|w_anode1098w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|decode2|w_anode1098w [3]),
	.ena1(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|rden_decode_b|w_anode1186w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [4]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a4 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory2|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a4 .port_b_first_bit_number = 4;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a4 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a4 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a4 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a4 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y2_N0
cycloneive_ram_block \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a68 (
	.portawe(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|decode2|w_anode1145w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|decode2|w_anode1145w [3]),
	.ena1(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|rden_decode_b|w_anode1237w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [4]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a68_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a68 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a68 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a68 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a68 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a68 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory2|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a68 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a68 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a68 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a68 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a68 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a68 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a68 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a68 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a68 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a68 .port_a_first_bit_number = 4;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a68 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a68 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a68 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a68 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a68 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a68 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a68 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a68 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a68 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a68 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a68 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a68 .port_b_first_bit_number = 4;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a68 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a68 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a68 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a68 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a68 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a68 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y1_N0
cycloneive_ram_block \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|decode2|w_anode1098w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|decode2|w_anode1098w [3]),
	.ena1(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|rden_decode_b|w_anode1186w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [4]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a4 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a4 .port_b_first_bit_number = 4;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a4 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a4 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a4 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a4 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y5_N0
cycloneive_ram_block \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a68 (
	.portawe(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|decode2|w_anode1145w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|decode2|w_anode1145w [3]),
	.ena1(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|rden_decode_b|w_anode1237w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [4]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a68_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a68 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a68 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a68 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a68 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a68 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a68 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a68 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a68 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a68 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a68 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a68 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a68 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a68 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a68 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a68 .port_a_first_bit_number = 4;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a68 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a68 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a68 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a68 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a68 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a68 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a68 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a68 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a68 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a68 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a68 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a68 .port_b_first_bit_number = 4;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a68 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a68 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a68 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a68 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a68 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a68 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X45_Y13_N2
cycloneive_lcell_comb \Inoutmodule|Blue[2]~29 (
// Equation(s):
// \Inoutmodule|Blue[2]~29_combout  = (\Inoutmodule|Add1~18_combout  & (\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [2])) # (!\Inoutmodule|Add1~18_combout  & 
// ((\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [2] & ((\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a68~portbdataout ))) # 
// (!\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [2] & (\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a4~portbdataout ))))

	.dataa(\Inoutmodule|Add1~18_combout ),
	.datab(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datac(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a4~portbdataout ),
	.datad(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a68~portbdataout ),
	.cin(gnd),
	.combout(\Inoutmodule|Blue[2]~29_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|Blue[2]~29 .lut_mask = 16'hDC98;
defparam \Inoutmodule|Blue[2]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y13_N28
cycloneive_lcell_comb \Inoutmodule|Blue[2]~30 (
// Equation(s):
// \Inoutmodule|Blue[2]~30_combout  = (\Inoutmodule|Add1~18_combout  & ((\Inoutmodule|Blue[2]~29_combout  & ((\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a68~portbdataout ))) # (!\Inoutmodule|Blue[2]~29_combout  & 
// (\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a4~portbdataout )))) # (!\Inoutmodule|Add1~18_combout  & (((\Inoutmodule|Blue[2]~29_combout ))))

	.dataa(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a4~portbdataout ),
	.datab(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a68~portbdataout ),
	.datac(\Inoutmodule|Add1~18_combout ),
	.datad(\Inoutmodule|Blue[2]~29_combout ),
	.cin(gnd),
	.combout(\Inoutmodule|Blue[2]~30_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|Blue[2]~30 .lut_mask = 16'hCFA0;
defparam \Inoutmodule|Blue[2]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y13_N14
cycloneive_lcell_comb \Inoutmodule|Blue[2]~31 (
// Equation(s):
// \Inoutmodule|Blue[2]~31_combout  = (\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [1] & (((\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [0])))) # 
// (!\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [0] & (\Inoutmodule|Blue[2]~28_combout )) # 
// (!\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\Inoutmodule|Blue[2]~30_combout )))))

	.dataa(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datab(\Inoutmodule|Blue[2]~28_combout ),
	.datac(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datad(\Inoutmodule|Blue[2]~30_combout ),
	.cin(gnd),
	.combout(\Inoutmodule|Blue[2]~31_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|Blue[2]~31 .lut_mask = 16'hE5E0;
defparam \Inoutmodule|Blue[2]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y18_N0
cycloneive_ram_block \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a36 (
	.portawe(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|decode2|w_anode1125w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|decode2|w_anode1125w [3]),
	.ena1(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1215w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [4]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a36_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a36 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a36 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a36 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory2|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a36 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a36 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a36 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_bit_number = 4;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a36 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a36 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a36 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a36 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a36 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a36 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a36 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a36 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a36 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a36 .port_b_first_bit_number = 4;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a36 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a36 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a36 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a36 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a36 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a36 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y25_N0
cycloneive_ram_block \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a36 (
	.portawe(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|decode2|w_anode1125w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|decode2|w_anode1125w [3]),
	.ena1(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1215w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [4]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a36_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a36 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a36 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a36 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a36 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a36 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a36 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_bit_number = 4;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a36 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a36 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a36 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a36 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a36 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a36 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a36 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a36 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a36 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a36 .port_b_first_bit_number = 4;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a36 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a36 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a36 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a36 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a36 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a36 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X45_Y13_N22
cycloneive_lcell_comb \Inoutmodule|Blue[2]~25 (
// Equation(s):
// \Inoutmodule|Blue[2]~25_combout  = (\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [2] & (((\Inoutmodule|Add1~18_combout )))) # (!\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [2] & 
// ((\Inoutmodule|Add1~18_combout  & (\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a36~portbdataout )) # (!\Inoutmodule|Add1~18_combout  & ((\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a36~portbdataout 
// )))))

	.dataa(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a36~portbdataout ),
	.datab(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datac(\Inoutmodule|Add1~18_combout ),
	.datad(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a36~portbdataout ),
	.cin(gnd),
	.combout(\Inoutmodule|Blue[2]~25_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|Blue[2]~25 .lut_mask = 16'hE3E0;
defparam \Inoutmodule|Blue[2]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y20_N0
cycloneive_ram_block \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a100 (
	.portawe(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|decode2|w_anode1165w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|decode2|w_anode1165w [3]),
	.ena1(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1259w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [4]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a100_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a100 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a100 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a100 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a100 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a100 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a100 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a100 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a100 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a100 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a100 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a100 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a100 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a100 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a100 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a100 .port_a_first_bit_number = 4;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a100 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a100 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a100 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a100 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a100 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a100 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a100 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a100 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a100 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a100 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a100 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a100 .port_b_first_bit_number = 4;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a100 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a100 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a100 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a100 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a100 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a100 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y13_N0
cycloneive_ram_block \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a100 (
	.portawe(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|decode2|w_anode1165w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|decode2|w_anode1165w [3]),
	.ena1(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1259w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [4]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a100_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a100 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a100 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a100 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a100 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a100 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory2|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a100 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a100 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a100 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a100 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a100 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a100 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a100 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a100 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a100 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a100 .port_a_first_bit_number = 4;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a100 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a100 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a100 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a100 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a100 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a100 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a100 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a100 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a100 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a100 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a100 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a100 .port_b_first_bit_number = 4;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a100 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a100 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a100 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a100 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a100 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a100 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X45_Y13_N8
cycloneive_lcell_comb \Inoutmodule|Blue[2]~26 (
// Equation(s):
// \Inoutmodule|Blue[2]~26_combout  = (\Inoutmodule|Blue[2]~25_combout  & (((\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a100~portbdataout ) # (!\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b 
// [2])))) # (!\Inoutmodule|Blue[2]~25_combout  & (\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a100~portbdataout  & (\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [2])))

	.dataa(\Inoutmodule|Blue[2]~25_combout ),
	.datab(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a100~portbdataout ),
	.datac(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datad(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a100~portbdataout ),
	.cin(gnd),
	.combout(\Inoutmodule|Blue[2]~26_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|Blue[2]~26 .lut_mask = 16'hEA4A;
defparam \Inoutmodule|Blue[2]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y16_N0
cycloneive_ram_block \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a116 (
	.portawe(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|decode2|w_anode1175w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|decode2|w_anode1175w [3]),
	.ena1(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1270w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [4]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a116_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a116 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a116 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a116 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a116 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a116 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory2|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a116 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a116 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a116 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a116 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a116 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a116 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a116 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a116 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a116 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a116 .port_a_first_bit_number = 4;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a116 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a116 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a116 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a116 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a116 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a116 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a116 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a116 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a116 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a116 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a116 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a116 .port_b_first_bit_number = 4;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a116 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a116 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a116 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a116 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a116 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a116 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y13_N0
cycloneive_ram_block \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a116 (
	.portawe(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|decode2|w_anode1175w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|decode2|w_anode1175w [3]),
	.ena1(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1270w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [4]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a116_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a116 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a116 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a116 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a116 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a116 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a116 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a116 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a116 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a116 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a116 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a116 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a116 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a116 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a116 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a116 .port_a_first_bit_number = 4;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a116 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a116 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a116 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a116 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a116 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a116 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a116 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a116 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a116 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a116 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a116 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a116 .port_b_first_bit_number = 4;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a116 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a116 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a116 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a116 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a116 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a116 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y14_N0
cycloneive_ram_block \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a52 (
	.portawe(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|decode2|w_anode1135w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|decode2|w_anode1135w [3]),
	.ena1(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1226w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [4]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a52_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a52 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a52 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a52 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a52 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a52 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a52 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a52 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a52 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a52 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a52 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a52 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a52 .port_a_first_bit_number = 4;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a52 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a52 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a52 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a52 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a52 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a52 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a52 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a52 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a52 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a52 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a52 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a52 .port_b_first_bit_number = 4;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a52 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a52 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a52 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a52 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a52 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a52 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y13_N0
cycloneive_ram_block \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a52 (
	.portawe(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|decode2|w_anode1135w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|decode2|w_anode1135w [3]),
	.ena1(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1226w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [4]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a52_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a52 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a52 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a52 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a52 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a52 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory2|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a52 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a52 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a52 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a52 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a52 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a52 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a52 .port_a_first_bit_number = 4;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a52 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a52 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a52 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a52 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a52 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a52 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a52 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a52 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a52 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a52 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a52 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a52 .port_b_first_bit_number = 4;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a52 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a52 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a52 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a52 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a52 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a52 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X45_Y13_N20
cycloneive_lcell_comb \Inoutmodule|Blue[2]~32 (
// Equation(s):
// \Inoutmodule|Blue[2]~32_combout  = (\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [2] & (((\Inoutmodule|Add1~18_combout )))) # (!\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [2] & 
// ((\Inoutmodule|Add1~18_combout  & ((\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a52~portbdataout ))) # (!\Inoutmodule|Add1~18_combout  & (\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a52~portbdataout 
// ))))

	.dataa(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a52~portbdataout ),
	.datab(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datac(\Inoutmodule|Add1~18_combout ),
	.datad(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a52~portbdataout ),
	.cin(gnd),
	.combout(\Inoutmodule|Blue[2]~32_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|Blue[2]~32 .lut_mask = 16'hF2C2;
defparam \Inoutmodule|Blue[2]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y13_N6
cycloneive_lcell_comb \Inoutmodule|Blue[2]~33 (
// Equation(s):
// \Inoutmodule|Blue[2]~33_combout  = (\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [2] & ((\Inoutmodule|Blue[2]~32_combout  & (\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a116~portbdataout )) # 
// (!\Inoutmodule|Blue[2]~32_combout  & ((\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a116~portbdataout ))))) # (!\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [2] & 
// (((\Inoutmodule|Blue[2]~32_combout ))))

	.dataa(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a116~portbdataout ),
	.datab(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datac(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a116~portbdataout ),
	.datad(\Inoutmodule|Blue[2]~32_combout ),
	.cin(gnd),
	.combout(\Inoutmodule|Blue[2]~33_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|Blue[2]~33 .lut_mask = 16'hBBC0;
defparam \Inoutmodule|Blue[2]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y13_N4
cycloneive_lcell_comb \Inoutmodule|Blue[2]~34 (
// Equation(s):
// \Inoutmodule|Blue[2]~34_combout  = (\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\Inoutmodule|Blue[2]~31_combout  & ((\Inoutmodule|Blue[2]~33_combout ))) # (!\Inoutmodule|Blue[2]~31_combout  & 
// (\Inoutmodule|Blue[2]~26_combout )))) # (!\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [1] & (\Inoutmodule|Blue[2]~31_combout ))

	.dataa(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datab(\Inoutmodule|Blue[2]~31_combout ),
	.datac(\Inoutmodule|Blue[2]~26_combout ),
	.datad(\Inoutmodule|Blue[2]~33_combout ),
	.cin(gnd),
	.combout(\Inoutmodule|Blue[2]~34_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|Blue[2]~34 .lut_mask = 16'hEC64;
defparam \Inoutmodule|Blue[2]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y25_N0
cycloneive_ram_block \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a100 (
	.portawe(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|decode2|w_anode1165w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|decode2|w_anode1165w [3]),
	.ena1(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1259w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [4]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a100_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a100 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a100 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a100 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a100 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a100 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory3|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a100 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a100 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a100 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a100 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a100 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a100 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a100 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a100 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a100 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a100 .port_a_first_bit_number = 4;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a100 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a100 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a100 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a100 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a100 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a100 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a100 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a100 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a100 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a100 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a100 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a100 .port_b_first_bit_number = 4;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a100 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a100 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a100 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a100 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a100 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a100 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y28_N0
cycloneive_ram_block \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a84 (
	.portawe(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|decode2|w_anode1155w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|decode2|w_anode1155w [3]),
	.ena1(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1248w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [4]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a84_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a84 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a84 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a84 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a84 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a84 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory3|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a84 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a84 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a84 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a84 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a84 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a84 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a84 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a84 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a84 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a84 .port_a_first_bit_number = 4;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a84 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a84 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a84 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a84 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a84 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a84 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a84 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a84 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a84 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a84 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a84 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a84 .port_b_first_bit_number = 4;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a84 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a84 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a84 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a84 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a84 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a84 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X15_Y18_N0
cycloneive_ram_block \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a68 (
	.portawe(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|decode2|w_anode1145w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|decode2|w_anode1145w [3]),
	.ena1(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|rden_decode_b|w_anode1237w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [4]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a68_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a68 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a68 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a68 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a68 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a68 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory3|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a68 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a68 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a68 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a68 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a68 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a68 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a68 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a68 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a68 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a68 .port_a_first_bit_number = 4;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a68 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a68 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a68 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a68 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a68 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a68 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a68 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a68 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a68 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a68 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a68 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a68 .port_b_first_bit_number = 4;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a68 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a68 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a68 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a68 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a68 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a68 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X43_Y31_N8
cycloneive_lcell_comb \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~52 (
// Equation(s):
// \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~52_combout  = (\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [1] & (((\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b 
// [0])))) # (!\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// (\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a84~portbdataout )) # (!\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// ((\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a68~portbdataout )))))

	.dataa(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a84~portbdataout ),
	.datab(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a68~portbdataout ),
	.datac(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datad(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.cin(gnd),
	.combout(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~52_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~52 .lut_mask = 16'hFA0C;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y28_N0
cycloneive_ram_block \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a116 (
	.portawe(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|decode2|w_anode1175w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|decode2|w_anode1175w [3]),
	.ena1(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1270w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [4]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a116_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a116 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a116 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a116 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a116 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a116 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory3|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a116 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a116 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a116 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a116 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a116 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a116 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a116 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a116 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a116 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a116 .port_a_first_bit_number = 4;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a116 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a116 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a116 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a116 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a116 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a116 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a116 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a116 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a116 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a116 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a116 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a116 .port_b_first_bit_number = 4;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a116 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a116 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a116 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a116 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a116 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a116 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X43_Y31_N26
cycloneive_lcell_comb \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~53 (
// Equation(s):
// \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~53_combout  = (\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~52_combout  & 
// (((\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a116~portbdataout ) # (!\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [1])))) # 
// (!\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~52_combout  & (\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a100~portbdataout  & 
// (\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [1])))

	.dataa(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a100~portbdataout ),
	.datab(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~52_combout ),
	.datac(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datad(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a116~portbdataout ),
	.cin(gnd),
	.combout(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~53_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~53 .lut_mask = 16'hEC2C;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y27_N0
cycloneive_ram_block \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a20 (
	.portawe(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|decode2|w_anode1115w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|decode2|w_anode1115w [3]),
	.ena1(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1204w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [4]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a20 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a20 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory3|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a20 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a20 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_bit_number = 4;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a20 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a20 .port_b_first_bit_number = 4;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a20 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a20 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a20 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a20 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a20 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a20 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y19_N0
cycloneive_ram_block \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a52 (
	.portawe(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|decode2|w_anode1135w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|decode2|w_anode1135w [3]),
	.ena1(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1226w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [4]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a52_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a52 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a52 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a52 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a52 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a52 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory3|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a52 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a52 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a52 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a52 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a52 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a52 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a52 .port_a_first_bit_number = 4;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a52 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a52 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a52 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a52 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a52 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a52 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a52 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a52 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a52 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a52 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a52 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a52 .port_b_first_bit_number = 4;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a52 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a52 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a52 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a52 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a52 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a52 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y27_N0
cycloneive_ram_block \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a36 (
	.portawe(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|decode2|w_anode1125w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|decode2|w_anode1125w [3]),
	.ena1(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1215w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [4]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a36_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a36 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a36 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a36 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory3|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a36 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a36 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a36 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_bit_number = 4;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a36 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a36 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a36 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a36 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a36 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a36 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a36 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a36 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a36 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a36 .port_b_first_bit_number = 4;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a36 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a36 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a36 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a36 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a36 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a36 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X15_Y28_N0
cycloneive_ram_block \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|decode2|w_anode1098w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|decode2|w_anode1098w [3]),
	.ena1(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|rden_decode_b|w_anode1186w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [4]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a4 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory3|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a4 .port_b_first_bit_number = 4;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a4 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a4 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a4 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a4 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X43_Y31_N12
cycloneive_lcell_comb \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~54 (
// Equation(s):
// \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~54_combout  = (\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// ((\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a36~portbdataout ) # ((\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [0])))) # 
// (!\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [1] & (((\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a4~portbdataout  & 
// !\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [0]))))

	.dataa(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a36~portbdataout ),
	.datab(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a4~portbdataout ),
	.datac(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datad(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.cin(gnd),
	.combout(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~54_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~54 .lut_mask = 16'hF0AC;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y31_N10
cycloneive_lcell_comb \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~55 (
// Equation(s):
// \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~55_combout  = (\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~54_combout  & 
// ((\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a52~portbdataout ))) # (!\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~54_combout  & 
// (\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a20~portbdataout )))) # (!\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// (((\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~54_combout ))))

	.dataa(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a20~portbdataout ),
	.datab(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datac(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a52~portbdataout ),
	.datad(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~54_combout ),
	.cin(gnd),
	.combout(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~55_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~55 .lut_mask = 16'hF388;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y31_N24
cycloneive_lcell_comb \Inoutmodule|Blue[2]~24 (
// Equation(s):
// \Inoutmodule|Blue[2]~24_combout  = (\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [2] & (\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~53_combout )) # 
// (!\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [2] & ((\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~55_combout )))

	.dataa(gnd),
	.datab(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datac(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~53_combout ),
	.datad(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~55_combout ),
	.cin(gnd),
	.combout(\Inoutmodule|Blue[2]~24_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|Blue[2]~24 .lut_mask = 16'hF3C0;
defparam \Inoutmodule|Blue[2]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y51_N30
cycloneive_lcell_comb \Inoutmodule|Blue[2]~35 (
// Equation(s):
// \Inoutmodule|Blue[2]~35_combout  = (\Inoutmodule|Blue[2]~34_combout  & ((\Inoutmodule|Red[0]~12_combout ) # ((\Inoutmodule|Red[0]~11_combout  & \Inoutmodule|Blue[2]~24_combout )))) # (!\Inoutmodule|Blue[2]~34_combout  & (\Inoutmodule|Red[0]~11_combout  & 
// (\Inoutmodule|Blue[2]~24_combout )))

	.dataa(\Inoutmodule|Blue[2]~34_combout ),
	.datab(\Inoutmodule|Red[0]~11_combout ),
	.datac(\Inoutmodule|Blue[2]~24_combout ),
	.datad(\Inoutmodule|Red[0]~12_combout ),
	.cin(gnd),
	.combout(\Inoutmodule|Blue[2]~35_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|Blue[2]~35 .lut_mask = 16'hEAC0;
defparam \Inoutmodule|Blue[2]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y20_N16
cycloneive_lcell_comb \Inoutmodule|VRAM_in~15 (
// Equation(s):
// \Inoutmodule|VRAM_in~15_combout  = (\Inoutmodule|LessThan1~4_combout  & (\Cam_data[0]~input_o  $ (((\Inoutmodule|encryption_module1|B_prev [0] & !\Inoutmodule|LessThan2~4_combout )))))

	.dataa(\Inoutmodule|encryption_module1|B_prev [0]),
	.datab(\Cam_data[0]~input_o ),
	.datac(\Inoutmodule|LessThan2~4_combout ),
	.datad(\Inoutmodule|LessThan1~4_combout ),
	.cin(gnd),
	.combout(\Inoutmodule|VRAM_in~15_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|VRAM_in~15 .lut_mask = 16'hC600;
defparam \Inoutmodule|VRAM_in~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y20_N17
dffeas \Inoutmodule|VRAM_in[0] (
	.clk(\Cam_pclk~input_o ),
	.d(\Inoutmodule|VRAM_in~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Inoutmodule|VRAM_in[13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inoutmodule|VRAM_in [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Inoutmodule|VRAM_in[0] .is_wysiwyg = "true";
defparam \Inoutmodule|VRAM_in[0] .power_up = "low";
// synopsys translate_on

// Location: M9K_X37_Y60_N0
cycloneive_ram_block \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|decode2|w_anode1098w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|decode2|w_anode1098w [3]),
	.ena1(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|rden_decode_b|w_anode1186w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [0]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a0 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory3|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a0 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y54_N0
cycloneive_ram_block \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a32 (
	.portawe(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|decode2|w_anode1125w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|decode2|w_anode1125w [3]),
	.ena1(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1215w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [0]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a32 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a32 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a32 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory3|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a32 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a32 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a32 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_bit_number = 0;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a32 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a32 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a32 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a32 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a32 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a32 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a32 .port_b_first_bit_number = 0;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a32 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a32 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a32 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a32 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a32 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a32 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X48_Y53_N10
cycloneive_lcell_comb \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~58 (
// Equation(s):
// \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~58_combout  = (\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [0] & (((\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b 
// [1])))) # (!\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// ((\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a32~portbdataout ))) # (!\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// (\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a0~portbdataout ))))

	.dataa(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datab(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a0~portbdataout ),
	.datac(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datad(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a32~portbdataout ),
	.cin(gnd),
	.combout(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~58_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~58 .lut_mask = 16'hF4A4;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y49_N0
cycloneive_ram_block \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a48 (
	.portawe(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|decode2|w_anode1135w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|decode2|w_anode1135w [3]),
	.ena1(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1226w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [0]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a48 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a48 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a48 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a48 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a48 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory3|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a48 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a48 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a48 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a48 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a48 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a48 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a48 .port_a_first_bit_number = 0;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a48 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a48 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a48 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a48 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a48 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a48 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a48 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a48 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a48 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a48 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a48 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a48 .port_b_first_bit_number = 0;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a48 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a48 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a48 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a48 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a48 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a48 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y64_N0
cycloneive_ram_block \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a16 (
	.portawe(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|decode2|w_anode1115w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|decode2|w_anode1115w [3]),
	.ena1(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1204w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [0]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a16 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a16 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory3|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a16 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a16 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_bit_number = 0;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a16 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a16 .port_b_first_bit_number = 0;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a16 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a16 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a16 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a16 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a16 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a16 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X48_Y53_N4
cycloneive_lcell_comb \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~59 (
// Equation(s):
// \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~59_combout  = (\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~58_combout  & 
// ((\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a48~portbdataout ) # ((!\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [0])))) # 
// (!\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~58_combout  & (((\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a16~portbdataout ))))

	.dataa(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~58_combout ),
	.datab(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a48~portbdataout ),
	.datac(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datad(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a16~portbdataout ),
	.cin(gnd),
	.combout(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~59_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~59 .lut_mask = 16'hDA8A;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y53_N0
cycloneive_ram_block \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a64 (
	.portawe(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|decode2|w_anode1145w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|decode2|w_anode1145w [3]),
	.ena1(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|rden_decode_b|w_anode1237w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [0]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a64 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a64 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a64 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a64 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a64 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory3|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a64 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a64 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a64 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a64 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a64 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a64 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a64 .port_a_first_bit_number = 0;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a64 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a64 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a64 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a64 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a64 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a64 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a64 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a64 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a64 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a64 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a64 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a64 .port_b_first_bit_number = 0;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a64 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a64 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a64 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a64 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a64 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a64 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y58_N0
cycloneive_ram_block \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a80 (
	.portawe(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|decode2|w_anode1155w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|decode2|w_anode1155w [3]),
	.ena1(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1248w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [0]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a80_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a80 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a80 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a80 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a80 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a80 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory3|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a80 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a80 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a80 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a80 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a80 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a80 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a80 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a80 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a80 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a80 .port_a_first_bit_number = 0;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a80 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a80 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a80 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a80 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a80 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a80 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a80 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a80 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a80 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a80 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a80 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a80 .port_b_first_bit_number = 0;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a80 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a80 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a80 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a80 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a80 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a80 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X48_Y53_N30
cycloneive_lcell_comb \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~56 (
// Equation(s):
// \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~56_combout  = (\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [0] & (((\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b 
// [1]) # (\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a80~portbdataout )))) # (!\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// (\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a64~portbdataout  & (!\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [1])))

	.dataa(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datab(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a64~portbdataout ),
	.datac(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datad(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a80~portbdataout ),
	.cin(gnd),
	.combout(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~56_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~56 .lut_mask = 16'hAEA4;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y68_N0
cycloneive_ram_block \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a96 (
	.portawe(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|decode2|w_anode1165w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|decode2|w_anode1165w [3]),
	.ena1(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1259w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [0]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a96_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a96 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a96 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a96 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a96 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a96 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory3|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a96 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a96 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a96 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a96 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a96 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a96 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a96 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a96 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a96 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a96 .port_a_first_bit_number = 0;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a96 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a96 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a96 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a96 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a96 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a96 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a96 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a96 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a96 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a96 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a96 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a96 .port_b_first_bit_number = 0;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a96 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a96 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a96 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a96 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a96 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a96 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y45_N0
cycloneive_ram_block \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a112 (
	.portawe(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|decode2|w_anode1175w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|decode2|w_anode1175w [3]),
	.ena1(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1270w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [0]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a112_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a112 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a112 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a112 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a112 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a112 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory3|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a112 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a112 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a112 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a112 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a112 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a112 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a112 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a112 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a112 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a112 .port_a_first_bit_number = 0;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a112 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a112 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a112 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a112 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a112 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a112 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a112 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a112 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a112 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a112 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a112 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a112 .port_b_first_bit_number = 0;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a112 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a112 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a112 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a112 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a112 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a112 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X48_Y53_N28
cycloneive_lcell_comb \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~57 (
// Equation(s):
// \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~57_combout  = (\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~56_combout  & 
// (((\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a112~portbdataout )) # (!\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [1]))) # 
// (!\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~56_combout  & (\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// (\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a96~portbdataout )))

	.dataa(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~56_combout ),
	.datab(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datac(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a96~portbdataout ),
	.datad(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a112~portbdataout ),
	.cin(gnd),
	.combout(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~57_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~57 .lut_mask = 16'hEA62;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y53_N14
cycloneive_lcell_comb \Inoutmodule|Blue[3]~36 (
// Equation(s):
// \Inoutmodule|Blue[3]~36_combout  = (\Inoutmodule|Green[1]~12_combout  & ((\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [2] & ((\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~57_combout ))) # 
// (!\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [2] & (\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~59_combout ))))

	.dataa(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datab(\Inoutmodule|Green[1]~12_combout ),
	.datac(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~59_combout ),
	.datad(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~57_combout ),
	.cin(gnd),
	.combout(\Inoutmodule|Blue[3]~36_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|Blue[3]~36 .lut_mask = 16'hC840;
defparam \Inoutmodule|Blue[3]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y49_N0
cycloneive_ram_block \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a48 (
	.portawe(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|decode2|w_anode1135w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|decode2|w_anode1135w [3]),
	.ena1(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1226w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [0]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a48 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a48 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a48 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a48 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a48 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory2|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a48 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a48 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a48 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a48 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a48 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a48 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a48 .port_a_first_bit_number = 0;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a48 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a48 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a48 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a48 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a48 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a48 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a48 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a48 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a48 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a48 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a48 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a48 .port_b_first_bit_number = 0;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a48 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a48 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a48 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a48 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a48 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a48 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y67_N0
cycloneive_ram_block \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a32 (
	.portawe(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|decode2|w_anode1125w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|decode2|w_anode1125w [3]),
	.ena1(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1215w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [0]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a32 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a32 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a32 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory2|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a32 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a32 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a32 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_bit_number = 0;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a32 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a32 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a32 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a32 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a32 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a32 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a32 .port_b_first_bit_number = 0;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a32 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a32 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a32 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a32 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a32 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a32 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y64_N0
cycloneive_ram_block \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|decode2|w_anode1098w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|decode2|w_anode1098w [3]),
	.ena1(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|rden_decode_b|w_anode1186w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [0]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a0 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory2|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a0 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X48_Y53_N20
cycloneive_lcell_comb \Inoutmodule|Blue[3]~37 (
// Equation(s):
// \Inoutmodule|Blue[3]~37_combout  = (\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a32~portbdataout ) # 
// ((\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [0])))) # (!\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// (((\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a0~portbdataout  & !\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [0]))))

	.dataa(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a32~portbdataout ),
	.datab(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datac(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a0~portbdataout ),
	.datad(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.cin(gnd),
	.combout(\Inoutmodule|Blue[3]~37_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|Blue[3]~37 .lut_mask = 16'hCCB8;
defparam \Inoutmodule|Blue[3]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y65_N0
cycloneive_ram_block \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a16 (
	.portawe(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|decode2|w_anode1115w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|decode2|w_anode1115w [3]),
	.ena1(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1204w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [0]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a16 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a16 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory2|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a16 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a16 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_bit_number = 0;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a16 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a16 .port_b_first_bit_number = 0;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a16 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a16 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a16 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a16 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a16 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a16 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X48_Y53_N6
cycloneive_lcell_comb \Inoutmodule|Blue[3]~38 (
// Equation(s):
// \Inoutmodule|Blue[3]~38_combout  = (\Inoutmodule|Blue[3]~37_combout  & ((\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a48~portbdataout ) # ((!\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b 
// [0])))) # (!\Inoutmodule|Blue[3]~37_combout  & (((\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [0] & \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a16~portbdataout ))))

	.dataa(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a48~portbdataout ),
	.datab(\Inoutmodule|Blue[3]~37_combout ),
	.datac(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datad(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a16~portbdataout ),
	.cin(gnd),
	.combout(\Inoutmodule|Blue[3]~38_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|Blue[3]~38 .lut_mask = 16'hBC8C;
defparam \Inoutmodule|Blue[3]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y35_N0
cycloneive_ram_block \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a112 (
	.portawe(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|decode2|w_anode1175w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|decode2|w_anode1175w [3]),
	.ena1(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1270w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [0]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a112_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a112 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a112 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a112 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a112 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a112 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a112 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a112 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a112 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a112 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a112 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a112 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a112 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a112 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a112 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a112 .port_a_first_bit_number = 0;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a112 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a112 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a112 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a112 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a112 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a112 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a112 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a112 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a112 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a112 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a112 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a112 .port_b_first_bit_number = 0;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a112 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a112 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a112 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a112 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a112 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a112 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y68_N0
cycloneive_ram_block \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a96 (
	.portawe(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|decode2|w_anode1165w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|decode2|w_anode1165w [3]),
	.ena1(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1259w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [0]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a96_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a96 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a96 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a96 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a96 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a96 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a96 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a96 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a96 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a96 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a96 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a96 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a96 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a96 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a96 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a96 .port_a_first_bit_number = 0;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a96 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a96 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a96 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a96 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a96 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a96 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a96 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a96 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a96 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a96 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a96 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a96 .port_b_first_bit_number = 0;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a96 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a96 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a96 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a96 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a96 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a96 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y52_N0
cycloneive_ram_block \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a80 (
	.portawe(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|decode2|w_anode1155w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|decode2|w_anode1155w [3]),
	.ena1(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1248w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [0]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a80_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a80 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a80 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a80 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a80 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a80 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a80 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a80 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a80 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a80 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a80 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a80 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a80 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a80 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a80 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a80 .port_a_first_bit_number = 0;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a80 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a80 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a80 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a80 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a80 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a80 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a80 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a80 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a80 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a80 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a80 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a80 .port_b_first_bit_number = 0;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a80 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a80 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a80 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a80 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a80 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a80 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y45_N0
cycloneive_ram_block \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a64 (
	.portawe(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|decode2|w_anode1145w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|decode2|w_anode1145w [3]),
	.ena1(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|rden_decode_b|w_anode1237w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [0]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a64 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a64 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a64 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a64 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a64 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a64 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a64 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a64 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a64 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a64 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a64 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a64 .port_a_first_bit_number = 0;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a64 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a64 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a64 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a64 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a64 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a64 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a64 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a64 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a64 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a64 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a64 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a64 .port_b_first_bit_number = 0;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a64 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a64 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a64 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a64 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a64 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a64 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X65_Y52_N20
cycloneive_lcell_comb \Inoutmodule|Blue[3]~39 (
// Equation(s):
// \Inoutmodule|Blue[3]~39_combout  = (\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [1] & (((\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [0])))) # 
// (!\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// (\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a80~portbdataout )) # (!\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// ((\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a64~portbdataout )))))

	.dataa(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a80~portbdataout ),
	.datab(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a64~portbdataout ),
	.datac(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datad(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.cin(gnd),
	.combout(\Inoutmodule|Blue[3]~39_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|Blue[3]~39 .lut_mask = 16'hFA0C;
defparam \Inoutmodule|Blue[3]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y52_N26
cycloneive_lcell_comb \Inoutmodule|Blue[3]~40 (
// Equation(s):
// \Inoutmodule|Blue[3]~40_combout  = (\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\Inoutmodule|Blue[3]~39_combout  & (\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a112~portbdataout )) # 
// (!\Inoutmodule|Blue[3]~39_combout  & ((\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a96~portbdataout ))))) # (!\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// (((\Inoutmodule|Blue[3]~39_combout ))))

	.dataa(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a112~portbdataout ),
	.datab(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a96~portbdataout ),
	.datac(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datad(\Inoutmodule|Blue[3]~39_combout ),
	.cin(gnd),
	.combout(\Inoutmodule|Blue[3]~40_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|Blue[3]~40 .lut_mask = 16'hAFC0;
defparam \Inoutmodule|Blue[3]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y52_N0
cycloneive_ram_block \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a32 (
	.portawe(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|decode2|w_anode1125w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|decode2|w_anode1125w [3]),
	.ena1(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1215w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [0]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a32 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a32 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a32 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a32 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a32 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a32 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_bit_number = 0;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a32 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a32 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a32 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a32 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a32 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a32 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a32 .port_b_first_bit_number = 0;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a32 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a32 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a32 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a32 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a32 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a32 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y59_N0
cycloneive_ram_block \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|decode2|w_anode1098w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|decode2|w_anode1098w [3]),
	.ena1(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|rden_decode_b|w_anode1186w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [0]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a0 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a0 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X65_Y52_N12
cycloneive_lcell_comb \Inoutmodule|Blue[3]~41 (
// Equation(s):
// \Inoutmodule|Blue[3]~41_combout  = (\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a32~portbdataout ) # 
// ((\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [0])))) # (!\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// (((\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a0~portbdataout  & !\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [0]))))

	.dataa(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a32~portbdataout ),
	.datab(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a0~portbdataout ),
	.datac(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datad(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.cin(gnd),
	.combout(\Inoutmodule|Blue[3]~41_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|Blue[3]~41 .lut_mask = 16'hF0AC;
defparam \Inoutmodule|Blue[3]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y36_N0
cycloneive_ram_block \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a48 (
	.portawe(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|decode2|w_anode1135w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|decode2|w_anode1135w [3]),
	.ena1(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1226w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [0]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a48 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a48 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a48 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a48 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a48 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a48 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a48 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a48 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a48 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a48 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a48 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a48 .port_a_first_bit_number = 0;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a48 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a48 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a48 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a48 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a48 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a48 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a48 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a48 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a48 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a48 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a48 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a48 .port_b_first_bit_number = 0;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a48 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a48 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a48 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a48 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a48 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a48 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y56_N0
cycloneive_ram_block \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a16 (
	.portawe(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|decode2|w_anode1115w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|decode2|w_anode1115w [3]),
	.ena1(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1204w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [0]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a16 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a16 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a16 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a16 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_bit_number = 0;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a16 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a16 .port_b_first_bit_number = 0;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a16 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a16 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a16 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a16 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a16 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a16 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X65_Y52_N6
cycloneive_lcell_comb \Inoutmodule|Blue[3]~42 (
// Equation(s):
// \Inoutmodule|Blue[3]~42_combout  = (\Inoutmodule|Blue[3]~41_combout  & ((\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a48~portbdataout ) # ((!\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [0])))) 
// # (!\Inoutmodule|Blue[3]~41_combout  & (((\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a16~portbdataout  & \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [0]))))

	.dataa(\Inoutmodule|Blue[3]~41_combout ),
	.datab(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a48~portbdataout ),
	.datac(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a16~portbdataout ),
	.datad(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.cin(gnd),
	.combout(\Inoutmodule|Blue[3]~42_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|Blue[3]~42 .lut_mask = 16'hD8AA;
defparam \Inoutmodule|Blue[3]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y52_N16
cycloneive_lcell_comb \Inoutmodule|Blue[3]~43 (
// Equation(s):
// \Inoutmodule|Blue[3]~43_combout  = (\Inoutmodule|Add1~18_combout  & (\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [2])) # (!\Inoutmodule|Add1~18_combout  & 
// ((\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [2] & (\Inoutmodule|Blue[3]~40_combout )) # (!\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [2] & ((\Inoutmodule|Blue[3]~42_combout )))))

	.dataa(\Inoutmodule|Add1~18_combout ),
	.datab(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datac(\Inoutmodule|Blue[3]~40_combout ),
	.datad(\Inoutmodule|Blue[3]~42_combout ),
	.cin(gnd),
	.combout(\Inoutmodule|Blue[3]~43_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|Blue[3]~43 .lut_mask = 16'hD9C8;
defparam \Inoutmodule|Blue[3]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y31_N0
cycloneive_ram_block \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a64 (
	.portawe(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|decode2|w_anode1145w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|decode2|w_anode1145w [3]),
	.ena1(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|rden_decode_b|w_anode1237w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [0]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a64 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a64 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a64 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a64 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a64 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory2|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a64 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a64 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a64 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a64 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a64 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a64 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a64 .port_a_first_bit_number = 0;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a64 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a64 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a64 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a64 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a64 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a64 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a64 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a64 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a64 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a64 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a64 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a64 .port_b_first_bit_number = 0;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a64 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a64 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a64 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a64 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a64 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a64 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y35_N0
cycloneive_ram_block \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a80 (
	.portawe(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|decode2|w_anode1155w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|decode2|w_anode1155w [3]),
	.ena1(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1248w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [0]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a80_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a80 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a80 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a80 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a80 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a80 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory2|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a80 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a80 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a80 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a80 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a80 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a80 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a80 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a80 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a80 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a80 .port_a_first_bit_number = 0;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a80 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a80 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a80 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a80 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a80 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a80 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a80 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a80 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a80 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a80 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a80 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a80 .port_b_first_bit_number = 0;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a80 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a80 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a80 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a80 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a80 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a80 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X43_Y31_N30
cycloneive_lcell_comb \Inoutmodule|Blue[3]~44 (
// Equation(s):
// \Inoutmodule|Blue[3]~44_combout  = (\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [1] & (((\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [0])))) # 
// (!\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// ((\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a80~portbdataout ))) # (!\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// (\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a64~portbdataout ))))

	.dataa(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a64~portbdataout ),
	.datab(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a80~portbdataout ),
	.datac(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datad(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.cin(gnd),
	.combout(\Inoutmodule|Blue[3]~44_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|Blue[3]~44 .lut_mask = 16'hFC0A;
defparam \Inoutmodule|Blue[3]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y39_N0
cycloneive_ram_block \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a96 (
	.portawe(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|decode2|w_anode1165w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|decode2|w_anode1165w [3]),
	.ena1(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1259w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [0]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a96_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a96 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a96 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a96 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a96 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a96 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory2|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a96 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a96 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a96 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a96 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a96 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a96 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a96 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a96 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a96 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a96 .port_a_first_bit_number = 0;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a96 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a96 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a96 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a96 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a96 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a96 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a96 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a96 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a96 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a96 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a96 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a96 .port_b_first_bit_number = 0;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a96 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a96 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a96 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a96 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a96 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a96 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y30_N0
cycloneive_ram_block \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a112 (
	.portawe(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|decode2|w_anode1175w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|decode2|w_anode1175w [3]),
	.ena1(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1270w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [0]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a112_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a112 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a112 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a112 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a112 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a112 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory2|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a112 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a112 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a112 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a112 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a112 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a112 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a112 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a112 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a112 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a112 .port_a_first_bit_number = 0;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a112 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a112 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a112 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a112 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a112 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a112 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a112 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a112 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a112 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a112 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a112 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a112 .port_b_first_bit_number = 0;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a112 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a112 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a112 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a112 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a112 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a112 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X47_Y31_N16
cycloneive_lcell_comb \Inoutmodule|Blue[3]~45 (
// Equation(s):
// \Inoutmodule|Blue[3]~45_combout  = (\Inoutmodule|Blue[3]~44_combout  & (((\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a112~portbdataout ) # (!\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b 
// [1])))) # (!\Inoutmodule|Blue[3]~44_combout  & (\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a96~portbdataout  & (\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [1])))

	.dataa(\Inoutmodule|Blue[3]~44_combout ),
	.datab(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a96~portbdataout ),
	.datac(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datad(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a112~portbdataout ),
	.cin(gnd),
	.combout(\Inoutmodule|Blue[3]~45_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|Blue[3]~45 .lut_mask = 16'hEA4A;
defparam \Inoutmodule|Blue[3]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y53_N16
cycloneive_lcell_comb \Inoutmodule|Blue[3]~46 (
// Equation(s):
// \Inoutmodule|Blue[3]~46_combout  = (\Inoutmodule|Add1~18_combout  & ((\Inoutmodule|Blue[3]~43_combout  & ((\Inoutmodule|Blue[3]~45_combout ))) # (!\Inoutmodule|Blue[3]~43_combout  & (\Inoutmodule|Blue[3]~38_combout )))) # (!\Inoutmodule|Add1~18_combout  & 
// (((\Inoutmodule|Blue[3]~43_combout ))))

	.dataa(\Inoutmodule|Blue[3]~38_combout ),
	.datab(\Inoutmodule|Add1~18_combout ),
	.datac(\Inoutmodule|Blue[3]~43_combout ),
	.datad(\Inoutmodule|Blue[3]~45_combout ),
	.cin(gnd),
	.combout(\Inoutmodule|Blue[3]~46_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|Blue[3]~46 .lut_mask = 16'hF838;
defparam \Inoutmodule|Blue[3]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y53_N26
cycloneive_lcell_comb \Inoutmodule|Blue[3]~47 (
// Equation(s):
// \Inoutmodule|Blue[3]~47_combout  = (\Inoutmodule|LessThan0~0_combout  & ((\Inoutmodule|Blue[3]~36_combout ) # ((!\Inoutmodule|Add1~20_combout  & \Inoutmodule|Blue[3]~46_combout ))))

	.dataa(\Inoutmodule|Add1~20_combout ),
	.datab(\Inoutmodule|LessThan0~0_combout ),
	.datac(\Inoutmodule|Blue[3]~36_combout ),
	.datad(\Inoutmodule|Blue[3]~46_combout ),
	.cin(gnd),
	.combout(\Inoutmodule|Blue[3]~47_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|Blue[3]~47 .lut_mask = 16'hC4C0;
defparam \Inoutmodule|Blue[3]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y20_N22
cycloneive_lcell_comb \Inoutmodule|VRAM_in~16 (
// Equation(s):
// \Inoutmodule|VRAM_in~16_combout  = (\Inoutmodule|LessThan1~4_combout  & (\Cam_data[1]~input_o  $ (((\Inoutmodule|encryption_module1|B_prev [1] & !\Inoutmodule|LessThan2~4_combout )))))

	.dataa(\Inoutmodule|encryption_module1|B_prev [1]),
	.datab(\Inoutmodule|LessThan1~4_combout ),
	.datac(\Inoutmodule|LessThan2~4_combout ),
	.datad(\Cam_data[1]~input_o ),
	.cin(gnd),
	.combout(\Inoutmodule|VRAM_in~16_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|VRAM_in~16 .lut_mask = 16'hC408;
defparam \Inoutmodule|VRAM_in~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y20_N23
dffeas \Inoutmodule|VRAM_in[1] (
	.clk(\Cam_pclk~input_o ),
	.d(\Inoutmodule|VRAM_in~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Inoutmodule|VRAM_in[13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inoutmodule|VRAM_in [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Inoutmodule|VRAM_in[1] .is_wysiwyg = "true";
defparam \Inoutmodule|VRAM_in[1] .power_up = "low";
// synopsys translate_on

// Location: M9K_X37_Y47_N0
cycloneive_ram_block \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a81 (
	.portawe(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|decode2|w_anode1155w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|decode2|w_anode1155w [3]),
	.ena1(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1248w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [1]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a81_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a81 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a81 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a81 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a81 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a81 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory3|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a81 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a81 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a81 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a81 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a81 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a81 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a81 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a81 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a81 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a81 .port_a_first_bit_number = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a81 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a81 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a81 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a81 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a81 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a81 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a81 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a81 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a81 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a81 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a81 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a81 .port_b_first_bit_number = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a81 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a81 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a81 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a81 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a81 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a81 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X15_Y47_N0
cycloneive_ram_block \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a65 (
	.portawe(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|decode2|w_anode1145w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|decode2|w_anode1145w [3]),
	.ena1(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|rden_decode_b|w_anode1237w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [1]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a65_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a65 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a65 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a65 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a65 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a65 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory3|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a65 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a65 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a65 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a65 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a65 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a65 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a65 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a65 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a65 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a65 .port_a_first_bit_number = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a65 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a65 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a65 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a65 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a65 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a65 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a65 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a65 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a65 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a65 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a65 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a65 .port_b_first_bit_number = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a65 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a65 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a65 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a65 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a65 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a65 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X38_Y51_N12
cycloneive_lcell_comb \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~60 (
// Equation(s):
// \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~60_combout  = (\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// ((\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a81~portbdataout ) # ((\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [1])))) # 
// (!\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [0] & (((!\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a65~portbdataout ))))

	.dataa(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datab(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a81~portbdataout ),
	.datac(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datad(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a65~portbdataout ),
	.cin(gnd),
	.combout(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~60_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~60 .lut_mask = 16'hADA8;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y41_N0
cycloneive_ram_block \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a113 (
	.portawe(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|decode2|w_anode1175w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|decode2|w_anode1175w [3]),
	.ena1(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1270w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [1]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a113_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a113 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a113 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a113 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a113 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a113 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory3|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a113 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a113 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a113 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a113 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a113 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a113 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a113 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a113 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a113 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a113 .port_a_first_bit_number = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a113 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a113 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a113 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a113 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a113 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a113 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a113 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a113 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a113 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a113 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a113 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a113 .port_b_first_bit_number = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a113 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a113 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a113 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a113 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a113 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a113 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X15_Y48_N0
cycloneive_ram_block \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a97 (
	.portawe(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|decode2|w_anode1165w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|decode2|w_anode1165w [3]),
	.ena1(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1259w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [1]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a97_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a97 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a97 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a97 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a97 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a97 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory3|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a97 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a97 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a97 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a97 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a97 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a97 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a97 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a97 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a97 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a97 .port_a_first_bit_number = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a97 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a97 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a97 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a97 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a97 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a97 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a97 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a97 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a97 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a97 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a97 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a97 .port_b_first_bit_number = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a97 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a97 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a97 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a97 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a97 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a97 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X38_Y51_N30
cycloneive_lcell_comb \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~61 (
// Equation(s):
// \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~61_combout  = (\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~60_combout  & 
// (((\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a113~portbdataout )) # (!\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [1]))) # 
// (!\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~60_combout  & (\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// ((\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a97~portbdataout ))))

	.dataa(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~60_combout ),
	.datab(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datac(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a113~portbdataout ),
	.datad(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a97~portbdataout ),
	.cin(gnd),
	.combout(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~61_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~61 .lut_mask = 16'hE6A2;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y45_N0
cycloneive_ram_block \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|decode2|w_anode1098w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|decode2|w_anode1098w [3]),
	.ena1(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|rden_decode_b|w_anode1186w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [1]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a1 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory3|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a1 .port_b_first_bit_number = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a1 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a1 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y41_N0
cycloneive_ram_block \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a33 (
	.portawe(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|decode2|w_anode1125w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|decode2|w_anode1125w [3]),
	.ena1(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1215w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [1]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a33_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a33 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a33 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a33 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a33 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a33 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory3|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a33 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a33 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a33 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a33 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a33 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a33 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a33 .port_a_first_bit_number = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a33 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a33 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a33 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a33 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a33 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a33 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a33 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a33 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a33 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a33 .port_b_first_bit_number = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a33 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a33 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a33 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a33 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a33 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a33 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X52_Y44_N24
cycloneive_lcell_comb \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~62 (
// Equation(s):
// \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~62_combout  = (\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [0] & (((\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b 
// [1])))) # (!\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// ((\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a33~portbdataout ))) # (!\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// (\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a1~portbdataout ))))

	.dataa(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datab(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a1~portbdataout ),
	.datac(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datad(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a33~portbdataout ),
	.cin(gnd),
	.combout(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~62_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~62 .lut_mask = 16'hF4A4;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y47_N0
cycloneive_ram_block \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a49 (
	.portawe(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|decode2|w_anode1135w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|decode2|w_anode1135w [3]),
	.ena1(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1226w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [1]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a49_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a49 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a49 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a49 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a49 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a49 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory3|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a49 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a49 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a49 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a49 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a49 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a49 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a49 .port_a_first_bit_number = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a49 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a49 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a49 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a49 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a49 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a49 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a49 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a49 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a49 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a49 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a49 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a49 .port_b_first_bit_number = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a49 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a49 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a49 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a49 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a49 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a49 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y42_N0
cycloneive_ram_block \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a17 (
	.portawe(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|decode2|w_anode1115w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|decode2|w_anode1115w [3]),
	.ena1(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1204w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [1]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a17_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a17 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a17 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory3|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a17 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a17 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_bit_number = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a17 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a17 .port_b_first_bit_number = 1;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a17 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a17 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a17 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a17 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a17 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a17 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X52_Y44_N14
cycloneive_lcell_comb \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~63 (
// Equation(s):
// \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~63_combout  = (\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~62_combout  & 
// (\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a49~portbdataout )) # (!\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~62_combout  & 
// ((\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a17~portbdataout ))))) # (!\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// (\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~62_combout ))

	.dataa(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datab(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~62_combout ),
	.datac(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a49~portbdataout ),
	.datad(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|ram_block1a17~portbdataout ),
	.cin(gnd),
	.combout(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~63_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~63 .lut_mask = 16'hE6C4;
defparam \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y51_N12
cycloneive_lcell_comb \Inoutmodule|Blue[4]~48 (
// Equation(s):
// \Inoutmodule|Blue[4]~48_combout  = (\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [2] & (\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~61_combout )) # 
// (!\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [2] & ((\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~63_combout )))

	.dataa(gnd),
	.datab(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~61_combout ),
	.datac(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datad(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|mux3|_~63_combout ),
	.cin(gnd),
	.combout(\Inoutmodule|Blue[4]~48_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|Blue[4]~48 .lut_mask = 16'hCFC0;
defparam \Inoutmodule|Blue[4]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y21_N0
cycloneive_ram_block \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a49 (
	.portawe(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|decode2|w_anode1135w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|decode2|w_anode1135w [3]),
	.ena1(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1226w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [1]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a49_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a49 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a49 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a49 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a49 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a49 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a49 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a49 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a49 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a49 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a49 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a49 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a49 .port_a_first_bit_number = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a49 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a49 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a49 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a49 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a49 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a49 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a49 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a49 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a49 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a49 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a49 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a49 .port_b_first_bit_number = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a49 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a49 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a49 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a49 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a49 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a49 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y14_N0
cycloneive_ram_block \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a113 (
	.portawe(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|decode2|w_anode1175w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|decode2|w_anode1175w [3]),
	.ena1(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1270w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [1]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a113_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a113 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a113 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a113 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a113 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a113 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a113 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a113 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a113 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a113 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a113 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a113 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a113 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a113 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a113 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a113 .port_a_first_bit_number = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a113 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a113 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a113 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a113 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a113 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a113 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a113 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a113 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a113 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a113 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a113 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a113 .port_b_first_bit_number = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a113 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a113 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a113 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a113 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a113 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a113 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X63_Y12_N22
cycloneive_lcell_comb \Inoutmodule|Blue[4]~56 (
// Equation(s):
// \Inoutmodule|Blue[4]~56_combout  = (\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [2] & (((\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a113~portbdataout ) # (\Inoutmodule|Add1~18_combout )))) # 
// (!\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [2] & (\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a49~portbdataout  & ((!\Inoutmodule|Add1~18_combout ))))

	.dataa(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a49~portbdataout ),
	.datab(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a113~portbdataout ),
	.datac(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datad(\Inoutmodule|Add1~18_combout ),
	.cin(gnd),
	.combout(\Inoutmodule|Blue[4]~56_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|Blue[4]~56 .lut_mask = 16'hF0CA;
defparam \Inoutmodule|Blue[4]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y12_N0
cycloneive_ram_block \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a49 (
	.portawe(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|decode2|w_anode1135w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|decode2|w_anode1135w [3]),
	.ena1(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1226w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [1]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a49_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a49 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a49 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a49 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a49 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a49 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory2|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a49 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a49 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a49 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a49 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a49 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a49 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a49 .port_a_first_bit_number = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a49 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a49 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a49 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a49 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a49 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a49 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a49 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a49 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a49 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a49 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a49 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a49 .port_b_first_bit_number = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a49 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a49 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a49 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a49 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a49 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a49 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y12_N0
cycloneive_ram_block \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a113 (
	.portawe(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|decode2|w_anode1175w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|decode2|w_anode1175w [3]),
	.ena1(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1270w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [1]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a113_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a113 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a113 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a113 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a113 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a113 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory2|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a113 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a113 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a113 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a113 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a113 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a113 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a113 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a113 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a113 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a113 .port_a_first_bit_number = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a113 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a113 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a113 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a113 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a113 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a113 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a113 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a113 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a113 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a113 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a113 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a113 .port_b_first_bit_number = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a113 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a113 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a113 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a113 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a113 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a113 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X63_Y12_N20
cycloneive_lcell_comb \Inoutmodule|Blue[4]~57 (
// Equation(s):
// \Inoutmodule|Blue[4]~57_combout  = (\Inoutmodule|Blue[4]~56_combout  & (((\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a113~portbdataout ) # (!\Inoutmodule|Add1~18_combout )))) # (!\Inoutmodule|Blue[4]~56_combout  & 
// (\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a49~portbdataout  & ((\Inoutmodule|Add1~18_combout ))))

	.dataa(\Inoutmodule|Blue[4]~56_combout ),
	.datab(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a49~portbdataout ),
	.datac(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a113~portbdataout ),
	.datad(\Inoutmodule|Add1~18_combout ),
	.cin(gnd),
	.combout(\Inoutmodule|Blue[4]~57_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|Blue[4]~57 .lut_mask = 16'hE4AA;
defparam \Inoutmodule|Blue[4]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y19_N0
cycloneive_ram_block \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a33 (
	.portawe(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|decode2|w_anode1125w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|decode2|w_anode1125w [3]),
	.ena1(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1215w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [1]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a33_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a33 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a33 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a33 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a33 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a33 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory2|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a33 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a33 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a33 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a33 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a33 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a33 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a33 .port_a_first_bit_number = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a33 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a33 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a33 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a33 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a33 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a33 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a33 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a33 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a33 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a33 .port_b_first_bit_number = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a33 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a33 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a33 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a33 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a33 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a33 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y25_N0
cycloneive_ram_block \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a33 (
	.portawe(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|decode2|w_anode1125w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|decode2|w_anode1125w [3]),
	.ena1(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1215w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [1]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a33_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a33 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a33 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a33 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a33 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a33 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a33 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a33 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a33 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a33 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a33 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a33 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a33 .port_a_first_bit_number = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a33 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a33 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a33 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a33 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a33 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a33 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a33 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a33 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a33 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a33 .port_b_first_bit_number = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a33 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a33 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a33 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a33 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a33 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a33 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y7_N0
cycloneive_ram_block \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a97 (
	.portawe(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|decode2|w_anode1165w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|decode2|w_anode1165w [3]),
	.ena1(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1259w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [1]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a97_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a97 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a97 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a97 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a97 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a97 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a97 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a97 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a97 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a97 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a97 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a97 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a97 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a97 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a97 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a97 .port_a_first_bit_number = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a97 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a97 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a97 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a97 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a97 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a97 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a97 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a97 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a97 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a97 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a97 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a97 .port_b_first_bit_number = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a97 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a97 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a97 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a97 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a97 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a97 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X72_Y11_N26
cycloneive_lcell_comb \Inoutmodule|Blue[4]~51 (
// Equation(s):
// \Inoutmodule|Blue[4]~51_combout  = (\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [2] & (((\Inoutmodule|Add1~18_combout ) # (\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a97~portbdataout )))) # 
// (!\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [2] & (\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a33~portbdataout  & (!\Inoutmodule|Add1~18_combout )))

	.dataa(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a33~portbdataout ),
	.datab(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datac(\Inoutmodule|Add1~18_combout ),
	.datad(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a97~portbdataout ),
	.cin(gnd),
	.combout(\Inoutmodule|Blue[4]~51_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|Blue[4]~51 .lut_mask = 16'hCEC2;
defparam \Inoutmodule|Blue[4]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y9_N0
cycloneive_ram_block \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a97 (
	.portawe(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|decode2|w_anode1165w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|decode2|w_anode1165w [3]),
	.ena1(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1259w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [1]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a97_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a97 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a97 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a97 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a97 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a97 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory2|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a97 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a97 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a97 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a97 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a97 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a97 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a97 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a97 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a97 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a97 .port_a_first_bit_number = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a97 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a97 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a97 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a97 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a97 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a97 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a97 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a97 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a97 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a97 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a97 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a97 .port_b_first_bit_number = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a97 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a97 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a97 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a97 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a97 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a97 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X72_Y11_N12
cycloneive_lcell_comb \Inoutmodule|Blue[4]~52 (
// Equation(s):
// \Inoutmodule|Blue[4]~52_combout  = (\Inoutmodule|Add1~18_combout  & ((\Inoutmodule|Blue[4]~51_combout  & ((\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a97~portbdataout ))) # (!\Inoutmodule|Blue[4]~51_combout  & 
// (\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a33~portbdataout )))) # (!\Inoutmodule|Add1~18_combout  & (((\Inoutmodule|Blue[4]~51_combout ))))

	.dataa(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a33~portbdataout ),
	.datab(\Inoutmodule|Add1~18_combout ),
	.datac(\Inoutmodule|Blue[4]~51_combout ),
	.datad(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a97~portbdataout ),
	.cin(gnd),
	.combout(\Inoutmodule|Blue[4]~52_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|Blue[4]~52 .lut_mask = 16'hF838;
defparam \Inoutmodule|Blue[4]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y1_N0
cycloneive_ram_block \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|decode2|w_anode1098w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|decode2|w_anode1098w [3]),
	.ena1(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|rden_decode_b|w_anode1186w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [1]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a1 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory2|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a1 .port_b_first_bit_number = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a1 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a1 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X104_Y11_N0
cycloneive_ram_block \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|decode2|w_anode1098w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|decode2|w_anode1098w [3]),
	.ena1(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|rden_decode_b|w_anode1186w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [1]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a1 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a1 .port_b_first_bit_number = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a1 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a1 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X72_Y11_N6
cycloneive_lcell_comb \Inoutmodule|Blue[4]~53 (
// Equation(s):
// \Inoutmodule|Blue[4]~53_combout  = (\Inoutmodule|Add1~18_combout  & ((\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [2]) # ((\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a1~portbdataout )))) # 
// (!\Inoutmodule|Add1~18_combout  & (!\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [2] & ((\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a1~portbdataout ))))

	.dataa(\Inoutmodule|Add1~18_combout ),
	.datab(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datac(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a1~portbdataout ),
	.datad(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a1~portbdataout ),
	.cin(gnd),
	.combout(\Inoutmodule|Blue[4]~53_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|Blue[4]~53 .lut_mask = 16'hB9A8;
defparam \Inoutmodule|Blue[4]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y2_N0
cycloneive_ram_block \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a65 (
	.portawe(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|decode2|w_anode1145w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|decode2|w_anode1145w [3]),
	.ena1(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|rden_decode_b|w_anode1237w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [1]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a65_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a65 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a65 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a65 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a65 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a65 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory2|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a65 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a65 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a65 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a65 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a65 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a65 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a65 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a65 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a65 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a65 .port_a_first_bit_number = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a65 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a65 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a65 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a65 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a65 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a65 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a65 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a65 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a65 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a65 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a65 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a65 .port_b_first_bit_number = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a65 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a65 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a65 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a65 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a65 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a65 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X104_Y4_N0
cycloneive_ram_block \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a65 (
	.portawe(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|decode2|w_anode1145w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|decode2|w_anode1145w [3]),
	.ena1(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|rden_decode_b|w_anode1237w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [1]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a65_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a65 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a65 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a65 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a65 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a65 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a65 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a65 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a65 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a65 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a65 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a65 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a65 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a65 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a65 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a65 .port_a_first_bit_number = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a65 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a65 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a65 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a65 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a65 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a65 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a65 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a65 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a65 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a65 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a65 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a65 .port_b_first_bit_number = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a65 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a65 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a65 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a65 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a65 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a65 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X72_Y11_N0
cycloneive_lcell_comb \Inoutmodule|Blue[4]~54 (
// Equation(s):
// \Inoutmodule|Blue[4]~54_combout  = (\Inoutmodule|Blue[4]~53_combout  & ((\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a65~portbdataout ) # ((!\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b 
// [2])))) # (!\Inoutmodule|Blue[4]~53_combout  & (((\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a65~portbdataout  & \Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [2]))))

	.dataa(\Inoutmodule|Blue[4]~53_combout ),
	.datab(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a65~portbdataout ),
	.datac(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a65~portbdataout ),
	.datad(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.cin(gnd),
	.combout(\Inoutmodule|Blue[4]~54_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|Blue[4]~54 .lut_mask = 16'hD8AA;
defparam \Inoutmodule|Blue[4]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y11_N10
cycloneive_lcell_comb \Inoutmodule|Blue[4]~55 (
// Equation(s):
// \Inoutmodule|Blue[4]~55_combout  = (\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\Inoutmodule|Blue[4]~52_combout ) # ((\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [0])))) # 
// (!\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [1] & (((!\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [0] & \Inoutmodule|Blue[4]~54_combout ))))

	.dataa(\Inoutmodule|Blue[4]~52_combout ),
	.datab(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datac(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datad(\Inoutmodule|Blue[4]~54_combout ),
	.cin(gnd),
	.combout(\Inoutmodule|Blue[4]~55_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|Blue[4]~55 .lut_mask = 16'hCBC8;
defparam \Inoutmodule|Blue[4]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y4_N0
cycloneive_ram_block \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a81 (
	.portawe(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|decode2|w_anode1155w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|decode2|w_anode1155w [3]),
	.ena1(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1248w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [1]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a81_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a81 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a81 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a81 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a81 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a81 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory2|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a81 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a81 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a81 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a81 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a81 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a81 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a81 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a81 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a81 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a81 .port_a_first_bit_number = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a81 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a81 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a81 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a81 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a81 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a81 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a81 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a81 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a81 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a81 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a81 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a81 .port_b_first_bit_number = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a81 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a81 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a81 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a81 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a81 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a81 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y10_N0
cycloneive_ram_block \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a81 (
	.portawe(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|decode2|w_anode1155w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|decode2|w_anode1155w [3]),
	.ena1(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1248w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [1]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a81_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a81 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a81 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a81 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a81 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a81 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a81 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a81 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a81 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a81 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a81 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a81 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a81 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a81 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a81 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a81 .port_a_first_bit_number = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a81 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a81 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a81 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a81 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a81 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a81 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a81 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a81 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a81 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a81 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a81 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a81 .port_b_first_bit_number = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a81 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a81 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a81 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a81 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a81 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a81 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X104_Y3_N0
cycloneive_ram_block \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a17 (
	.portawe(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|decode2|w_anode1115w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|decode2|w_anode1115w [3]),
	.ena1(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1204w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [1]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a17_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a17 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a17 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory2|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a17 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a17 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_bit_number = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a17 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a17 .port_b_first_bit_number = 1;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a17 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a17 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a17 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a17 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a17 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a17 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y4_N0
cycloneive_ram_block \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a17 (
	.portawe(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|decode2|w_anode1115w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Cam_pclk~input_o ),
	.clk1(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.ena0(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|decode2|w_anode1115w [3]),
	.ena1(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|rden_decode_b|w_anode1204w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inoutmodule|VRAM_in [1]}),
	.portaaddr({\Inoutmodule|VRAM_wraddress [12],\Inoutmodule|VRAM_wraddress [11],\Inoutmodule|VRAM_wraddress [10],\Inoutmodule|VRAM_wraddress [9],\Inoutmodule|VRAM_wraddress [8],\Inoutmodule|VRAM_wraddress [7],\Inoutmodule|VRAM_wraddress [6],\Inoutmodule|VRAM_wraddress [5],\Inoutmodule|VRAM_wraddress [4],
\Inoutmodule|VRAM_wraddress [3],\Inoutmodule|VRAM_wraddress [2],\Inoutmodule|VRAM_wraddress [1],\Inoutmodule|VRAM_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inoutmodule|Add1~10_combout ,\Inoutmodule|Add1~8_combout ,\Inoutmodule|Add1~6_combout ,\Inoutmodule|Add1~4_combout ,\Inoutmodule|Add1~2_combout ,\Inoutmodule|Add1~0_combout ,\Inoutmodule|hc [6],\Inoutmodule|hc [5],\Inoutmodule|hc [4],\Inoutmodule|hc [3],\Inoutmodule|hc [2],
\Inoutmodule|hc [1],\Inoutmodule|hc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a17_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a17 .clk1_core_clock_enable = "ena1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a17 .logical_ram_name = "Image_Input:Inoutmodule|VRAM:VideoMemory|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a17 .mixed_port_feed_through_mode = "dont_care";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a17 .operation_mode = "dual_port";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_bit_number = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_out_clear = "none";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_out_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a17 .port_b_first_address = 0;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a17 .port_b_first_bit_number = 1;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a17 .port_b_last_address = 8191;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a17 .port_b_logical_ram_depth = 65536;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a17 .port_b_logical_ram_width = 16;
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a17 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a17 .port_b_read_enable_clock = "clock1";
defparam \Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a17 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X72_Y11_N8
cycloneive_lcell_comb \Inoutmodule|Blue[4]~49 (
// Equation(s):
// \Inoutmodule|Blue[4]~49_combout  = (\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [2] & (((\Inoutmodule|Add1~18_combout )))) # (!\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [2] & 
// ((\Inoutmodule|Add1~18_combout  & (\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a17~portbdataout )) # (!\Inoutmodule|Add1~18_combout  & ((\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a17~portbdataout 
// )))))

	.dataa(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a17~portbdataout ),
	.datab(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datac(\Inoutmodule|Add1~18_combout ),
	.datad(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a17~portbdataout ),
	.cin(gnd),
	.combout(\Inoutmodule|Blue[4]~49_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|Blue[4]~49 .lut_mask = 16'hE3E0;
defparam \Inoutmodule|Blue[4]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y12_N28
cycloneive_lcell_comb \Inoutmodule|Blue[4]~50 (
// Equation(s):
// \Inoutmodule|Blue[4]~50_combout  = (\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [2] & ((\Inoutmodule|Blue[4]~49_combout  & (\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a81~portbdataout )) # 
// (!\Inoutmodule|Blue[4]~49_combout  & ((\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a81~portbdataout ))))) # (!\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [2] & 
// (((\Inoutmodule|Blue[4]~49_combout ))))

	.dataa(\Inoutmodule|VideoMemory2|altsyncram_component|auto_generated|ram_block1a81~portbdataout ),
	.datab(\Inoutmodule|VideoMemory|altsyncram_component|auto_generated|ram_block1a81~portbdataout ),
	.datac(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datad(\Inoutmodule|Blue[4]~49_combout ),
	.cin(gnd),
	.combout(\Inoutmodule|Blue[4]~50_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|Blue[4]~50 .lut_mask = 16'hAFC0;
defparam \Inoutmodule|Blue[4]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y12_N10
cycloneive_lcell_comb \Inoutmodule|Blue[4]~58 (
// Equation(s):
// \Inoutmodule|Blue[4]~58_combout  = (\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\Inoutmodule|Blue[4]~55_combout  & (\Inoutmodule|Blue[4]~57_combout )) # (!\Inoutmodule|Blue[4]~55_combout  & 
// ((\Inoutmodule|Blue[4]~50_combout ))))) # (!\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [0] & (((\Inoutmodule|Blue[4]~55_combout ))))

	.dataa(\Inoutmodule|VideoMemory3|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datab(\Inoutmodule|Blue[4]~57_combout ),
	.datac(\Inoutmodule|Blue[4]~55_combout ),
	.datad(\Inoutmodule|Blue[4]~50_combout ),
	.cin(gnd),
	.combout(\Inoutmodule|Blue[4]~58_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|Blue[4]~58 .lut_mask = 16'hDAD0;
defparam \Inoutmodule|Blue[4]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y51_N26
cycloneive_lcell_comb \Inoutmodule|Blue[4]~59 (
// Equation(s):
// \Inoutmodule|Blue[4]~59_combout  = (\Inoutmodule|Blue[4]~48_combout  & ((\Inoutmodule|Red[0]~11_combout ) # ((\Inoutmodule|Blue[4]~58_combout  & \Inoutmodule|Red[0]~12_combout )))) # (!\Inoutmodule|Blue[4]~48_combout  & (((\Inoutmodule|Blue[4]~58_combout  
// & \Inoutmodule|Red[0]~12_combout ))))

	.dataa(\Inoutmodule|Blue[4]~48_combout ),
	.datab(\Inoutmodule|Red[0]~11_combout ),
	.datac(\Inoutmodule|Blue[4]~58_combout ),
	.datad(\Inoutmodule|Red[0]~12_combout ),
	.cin(gnd),
	.combout(\Inoutmodule|Blue[4]~59_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|Blue[4]~59 .lut_mask = 16'hF888;
defparam \Inoutmodule|Blue[4]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y30_N24
cycloneive_lcell_comb \Inoutmodule|always8~0 (
// Equation(s):
// \Inoutmodule|always8~0_combout  = (\Inoutmodule|vc [9]) # ((\Inoutmodule|hc [9] & ((\Inoutmodule|hc [7]) # (\Inoutmodule|hc [8]))))

	.dataa(\Inoutmodule|hc [9]),
	.datab(\Inoutmodule|hc [7]),
	.datac(\Inoutmodule|vc [9]),
	.datad(\Inoutmodule|hc [8]),
	.cin(gnd),
	.combout(\Inoutmodule|always8~0_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|always8~0 .lut_mask = 16'hFAF8;
defparam \Inoutmodule|always8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N2
cycloneive_lcell_comb \Inoutmodule|always8~1 (
// Equation(s):
// \Inoutmodule|always8~1_combout  = (\Inoutmodule|always8~0_combout ) # ((\Inoutmodule|LessThan6~0_combout  & \Inoutmodule|vc [8]))

	.dataa(gnd),
	.datab(\Inoutmodule|LessThan6~0_combout ),
	.datac(\Inoutmodule|vc [8]),
	.datad(\Inoutmodule|always8~0_combout ),
	.cin(gnd),
	.combout(\Inoutmodule|always8~1_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|always8~1 .lut_mask = 16'hFFC0;
defparam \Inoutmodule|always8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N6
cycloneive_lcell_comb \Inoutmodule|Equal9~0 (
// Equation(s):
// \Inoutmodule|Equal9~0_combout  = (\Inoutmodule|Add8~2_combout  & (\Inoutmodule|Add8~6_combout  & (!\Inoutmodule|Add8~4_combout  & !\Inoutmodule|Add8~8_combout )))

	.dataa(\Inoutmodule|Add8~2_combout ),
	.datab(\Inoutmodule|Add8~6_combout ),
	.datac(\Inoutmodule|Add8~4_combout ),
	.datad(\Inoutmodule|Add8~8_combout ),
	.cin(gnd),
	.combout(\Inoutmodule|Equal9~0_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|Equal9~0 .lut_mask = 16'h0008;
defparam \Inoutmodule|Equal9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N0
cycloneive_lcell_comb \Inoutmodule|Equal9~1 (
// Equation(s):
// \Inoutmodule|Equal9~1_combout  = (\Inoutmodule|Equal9~0_combout  & (\Inoutmodule|Add8~14_combout  & (\Inoutmodule|Add8~12_combout  & \Inoutmodule|Add8~10_combout )))

	.dataa(\Inoutmodule|Equal9~0_combout ),
	.datab(\Inoutmodule|Add8~14_combout ),
	.datac(\Inoutmodule|Add8~12_combout ),
	.datad(\Inoutmodule|Add8~10_combout ),
	.cin(gnd),
	.combout(\Inoutmodule|Equal9~1_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|Equal9~1 .lut_mask = 16'h8000;
defparam \Inoutmodule|Equal9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N30
cycloneive_lcell_comb \Inoutmodule|Add8~20 (
// Equation(s):
// \Inoutmodule|Add8~20_combout  = !\Inoutmodule|Add8~19 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\Inoutmodule|Add8~19 ),
	.combout(\Inoutmodule|Add8~20_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|Add8~20 .lut_mask = 16'h0F0F;
defparam \Inoutmodule|Add8~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N4
cycloneive_lcell_comb \Inoutmodule|Equal9~2 (
// Equation(s):
// \Inoutmodule|Equal9~2_combout  = (((\Inoutmodule|Add8~20_combout ) # (\Inoutmodule|Add8~18_combout )) # (!\Inoutmodule|Equal9~1_combout )) # (!\Inoutmodule|Add8~16_combout )

	.dataa(\Inoutmodule|Add8~16_combout ),
	.datab(\Inoutmodule|Equal9~1_combout ),
	.datac(\Inoutmodule|Add8~20_combout ),
	.datad(\Inoutmodule|Add8~18_combout ),
	.cin(gnd),
	.combout(\Inoutmodule|Equal9~2_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|Equal9~2 .lut_mask = 16'hFFF7;
defparam \Inoutmodule|Equal9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y30_N5
dffeas \Inoutmodule|vs (
	.clk(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.d(\Inoutmodule|Equal9~2_combout ),
	.asdata(vcc),
	.clrn(\Reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inoutmodule|vs~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Inoutmodule|vs .is_wysiwyg = "true";
defparam \Inoutmodule|vs .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y30_N30
cycloneive_lcell_comb \Inoutmodule|always6~0 (
// Equation(s):
// \Inoutmodule|always6~0_combout  = (\Inoutmodule|Add7~16_combout ) # ((\Inoutmodule|Add7~10_combout  & (\Inoutmodule|Add7~8_combout  & \Inoutmodule|Add7~12_combout )) # (!\Inoutmodule|Add7~10_combout  & (!\Inoutmodule|Add7~8_combout  & 
// !\Inoutmodule|Add7~12_combout )))

	.dataa(\Inoutmodule|Add7~10_combout ),
	.datab(\Inoutmodule|Add7~16_combout ),
	.datac(\Inoutmodule|Add7~8_combout ),
	.datad(\Inoutmodule|Add7~12_combout ),
	.cin(gnd),
	.combout(\Inoutmodule|always6~0_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|always6~0 .lut_mask = 16'hECCD;
defparam \Inoutmodule|always6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y30_N20
cycloneive_lcell_comb \Inoutmodule|Add7~20 (
// Equation(s):
// \Inoutmodule|Add7~20_combout  = !\Inoutmodule|Add7~19 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\Inoutmodule|Add7~19 ),
	.combout(\Inoutmodule|Add7~20_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|Add7~20 .lut_mask = 16'h0F0F;
defparam \Inoutmodule|Add7~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y30_N22
cycloneive_lcell_comb \Inoutmodule|always6~1 (
// Equation(s):
// \Inoutmodule|always6~1_combout  = (\Inoutmodule|always6~0_combout ) # ((\Inoutmodule|Add7~20_combout ) # ((!\Inoutmodule|Add7~18_combout ) # (!\Inoutmodule|Add7~14_combout )))

	.dataa(\Inoutmodule|always6~0_combout ),
	.datab(\Inoutmodule|Add7~20_combout ),
	.datac(\Inoutmodule|Add7~14_combout ),
	.datad(\Inoutmodule|Add7~18_combout ),
	.cin(gnd),
	.combout(\Inoutmodule|always6~1_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|always6~1 .lut_mask = 16'hEFFF;
defparam \Inoutmodule|always6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y30_N23
dffeas \Inoutmodule|hs (
	.clk(\Inoutmodule|VGA_Clk~clkctrl_outclk ),
	.d(\Inoutmodule|always6~1_combout ),
	.asdata(vcc),
	.clrn(\Reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inoutmodule|hs~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Inoutmodule|hs .is_wysiwyg = "true";
defparam \Inoutmodule|hs .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X95_Y27_N0
cycloneive_lcell_comb \Inoutmodule|counter[0]~16 (
// Equation(s):
// \Inoutmodule|counter[0]~16_combout  = (\Inoutmodule|byte_num~q  & (\Inoutmodule|counter [0] $ (VCC))) # (!\Inoutmodule|byte_num~q  & (\Inoutmodule|counter [0] & VCC))
// \Inoutmodule|counter[0]~17  = CARRY((\Inoutmodule|byte_num~q  & \Inoutmodule|counter [0]))

	.dataa(\Inoutmodule|byte_num~q ),
	.datab(\Inoutmodule|counter [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Inoutmodule|counter[0]~16_combout ),
	.cout(\Inoutmodule|counter[0]~17 ));
// synopsys translate_off
defparam \Inoutmodule|counter[0]~16 .lut_mask = 16'h6688;
defparam \Inoutmodule|counter[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X95_Y27_N1
dffeas \Inoutmodule|counter[0] (
	.clk(\Cam_pclk~input_o ),
	.d(\Inoutmodule|counter[0]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Inoutmodule|state.PREP~q ),
	.sload(gnd),
	.ena(\Inoutmodule|counter[0]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inoutmodule|counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Inoutmodule|counter[0] .is_wysiwyg = "true";
defparam \Inoutmodule|counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X95_Y27_N2
cycloneive_lcell_comb \Inoutmodule|counter[1]~19 (
// Equation(s):
// \Inoutmodule|counter[1]~19_combout  = (\Inoutmodule|counter [1] & (!\Inoutmodule|counter[0]~17 )) # (!\Inoutmodule|counter [1] & ((\Inoutmodule|counter[0]~17 ) # (GND)))
// \Inoutmodule|counter[1]~20  = CARRY((!\Inoutmodule|counter[0]~17 ) # (!\Inoutmodule|counter [1]))

	.dataa(gnd),
	.datab(\Inoutmodule|counter [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Inoutmodule|counter[0]~17 ),
	.combout(\Inoutmodule|counter[1]~19_combout ),
	.cout(\Inoutmodule|counter[1]~20 ));
// synopsys translate_off
defparam \Inoutmodule|counter[1]~19 .lut_mask = 16'h3C3F;
defparam \Inoutmodule|counter[1]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X95_Y27_N3
dffeas \Inoutmodule|counter[1] (
	.clk(\Cam_pclk~input_o ),
	.d(\Inoutmodule|counter[1]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Inoutmodule|state.PREP~q ),
	.sload(gnd),
	.ena(\Inoutmodule|counter[0]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inoutmodule|counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Inoutmodule|counter[1] .is_wysiwyg = "true";
defparam \Inoutmodule|counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X95_Y27_N4
cycloneive_lcell_comb \Inoutmodule|counter[2]~21 (
// Equation(s):
// \Inoutmodule|counter[2]~21_combout  = (\Inoutmodule|counter [2] & (\Inoutmodule|counter[1]~20  $ (GND))) # (!\Inoutmodule|counter [2] & (!\Inoutmodule|counter[1]~20  & VCC))
// \Inoutmodule|counter[2]~22  = CARRY((\Inoutmodule|counter [2] & !\Inoutmodule|counter[1]~20 ))

	.dataa(gnd),
	.datab(\Inoutmodule|counter [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Inoutmodule|counter[1]~20 ),
	.combout(\Inoutmodule|counter[2]~21_combout ),
	.cout(\Inoutmodule|counter[2]~22 ));
// synopsys translate_off
defparam \Inoutmodule|counter[2]~21 .lut_mask = 16'hC30C;
defparam \Inoutmodule|counter[2]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X95_Y27_N5
dffeas \Inoutmodule|counter[2] (
	.clk(\Cam_pclk~input_o ),
	.d(\Inoutmodule|counter[2]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Inoutmodule|state.PREP~q ),
	.sload(gnd),
	.ena(\Inoutmodule|counter[0]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inoutmodule|counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Inoutmodule|counter[2] .is_wysiwyg = "true";
defparam \Inoutmodule|counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X95_Y27_N6
cycloneive_lcell_comb \Inoutmodule|counter[3]~23 (
// Equation(s):
// \Inoutmodule|counter[3]~23_combout  = (\Inoutmodule|counter [3] & (!\Inoutmodule|counter[2]~22 )) # (!\Inoutmodule|counter [3] & ((\Inoutmodule|counter[2]~22 ) # (GND)))
// \Inoutmodule|counter[3]~24  = CARRY((!\Inoutmodule|counter[2]~22 ) # (!\Inoutmodule|counter [3]))

	.dataa(\Inoutmodule|counter [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Inoutmodule|counter[2]~22 ),
	.combout(\Inoutmodule|counter[3]~23_combout ),
	.cout(\Inoutmodule|counter[3]~24 ));
// synopsys translate_off
defparam \Inoutmodule|counter[3]~23 .lut_mask = 16'h5A5F;
defparam \Inoutmodule|counter[3]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X95_Y27_N7
dffeas \Inoutmodule|counter[3] (
	.clk(\Cam_pclk~input_o ),
	.d(\Inoutmodule|counter[3]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Inoutmodule|state.PREP~q ),
	.sload(gnd),
	.ena(\Inoutmodule|counter[0]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inoutmodule|counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Inoutmodule|counter[3] .is_wysiwyg = "true";
defparam \Inoutmodule|counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y50_N4
cycloneive_lcell_comb \hex0|WideOr6~0 (
// Equation(s):
// \hex0|WideOr6~0_combout  = (\Inoutmodule|counter [2] & (!\Inoutmodule|counter [1] & (\Inoutmodule|counter [0] $ (!\Inoutmodule|counter [3])))) # (!\Inoutmodule|counter [2] & (\Inoutmodule|counter [0] & (\Inoutmodule|counter [1] $ (!\Inoutmodule|counter 
// [3]))))

	.dataa(\Inoutmodule|counter [0]),
	.datab(\Inoutmodule|counter [2]),
	.datac(\Inoutmodule|counter [1]),
	.datad(\Inoutmodule|counter [3]),
	.cin(gnd),
	.combout(\hex0|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex0|WideOr6~0 .lut_mask = 16'h2806;
defparam \hex0|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y50_N6
cycloneive_lcell_comb \hex0|WideOr5~0 (
// Equation(s):
// \hex0|WideOr5~0_combout  = (\Inoutmodule|counter [1] & ((\Inoutmodule|counter [0] & ((\Inoutmodule|counter [3]))) # (!\Inoutmodule|counter [0] & (\Inoutmodule|counter [2])))) # (!\Inoutmodule|counter [1] & (\Inoutmodule|counter [2] & (\Inoutmodule|counter 
// [0] $ (\Inoutmodule|counter [3]))))

	.dataa(\Inoutmodule|counter [0]),
	.datab(\Inoutmodule|counter [2]),
	.datac(\Inoutmodule|counter [1]),
	.datad(\Inoutmodule|counter [3]),
	.cin(gnd),
	.combout(\hex0|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex0|WideOr5~0 .lut_mask = 16'hE448;
defparam \hex0|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y50_N12
cycloneive_lcell_comb \hex0|WideOr4~0 (
// Equation(s):
// \hex0|WideOr4~0_combout  = (\Inoutmodule|counter [2] & (\Inoutmodule|counter [3] & ((\Inoutmodule|counter [1]) # (!\Inoutmodule|counter [0])))) # (!\Inoutmodule|counter [2] & (!\Inoutmodule|counter [0] & (\Inoutmodule|counter [1] & !\Inoutmodule|counter 
// [3])))

	.dataa(\Inoutmodule|counter [0]),
	.datab(\Inoutmodule|counter [2]),
	.datac(\Inoutmodule|counter [1]),
	.datad(\Inoutmodule|counter [3]),
	.cin(gnd),
	.combout(\hex0|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex0|WideOr4~0 .lut_mask = 16'hC410;
defparam \hex0|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y50_N10
cycloneive_lcell_comb \hex0|WideOr3~0 (
// Equation(s):
// \hex0|WideOr3~0_combout  = (\Inoutmodule|counter [1] & ((\Inoutmodule|counter [0] & (\Inoutmodule|counter [2])) # (!\Inoutmodule|counter [0] & (!\Inoutmodule|counter [2] & \Inoutmodule|counter [3])))) # (!\Inoutmodule|counter [1] & (!\Inoutmodule|counter 
// [3] & (\Inoutmodule|counter [0] $ (\Inoutmodule|counter [2]))))

	.dataa(\Inoutmodule|counter [0]),
	.datab(\Inoutmodule|counter [2]),
	.datac(\Inoutmodule|counter [1]),
	.datad(\Inoutmodule|counter [3]),
	.cin(gnd),
	.combout(\hex0|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex0|WideOr3~0 .lut_mask = 16'h9086;
defparam \hex0|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y50_N24
cycloneive_lcell_comb \hex0|WideOr2~0 (
// Equation(s):
// \hex0|WideOr2~0_combout  = (\Inoutmodule|counter [1] & (\Inoutmodule|counter [0] & ((!\Inoutmodule|counter [3])))) # (!\Inoutmodule|counter [1] & ((\Inoutmodule|counter [2] & ((!\Inoutmodule|counter [3]))) # (!\Inoutmodule|counter [2] & 
// (\Inoutmodule|counter [0]))))

	.dataa(\Inoutmodule|counter [0]),
	.datab(\Inoutmodule|counter [2]),
	.datac(\Inoutmodule|counter [1]),
	.datad(\Inoutmodule|counter [3]),
	.cin(gnd),
	.combout(\hex0|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex0|WideOr2~0 .lut_mask = 16'h02AE;
defparam \hex0|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y50_N2
cycloneive_lcell_comb \hex0|WideOr1~0 (
// Equation(s):
// \hex0|WideOr1~0_combout  = (\Inoutmodule|counter [0] & (\Inoutmodule|counter [3] $ (((\Inoutmodule|counter [1]) # (!\Inoutmodule|counter [2]))))) # (!\Inoutmodule|counter [0] & (!\Inoutmodule|counter [2] & (\Inoutmodule|counter [1] & !\Inoutmodule|counter 
// [3])))

	.dataa(\Inoutmodule|counter [0]),
	.datab(\Inoutmodule|counter [2]),
	.datac(\Inoutmodule|counter [1]),
	.datad(\Inoutmodule|counter [3]),
	.cin(gnd),
	.combout(\hex0|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex0|WideOr1~0 .lut_mask = 16'h08B2;
defparam \hex0|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y50_N20
cycloneive_lcell_comb \hex0|WideOr0~0 (
// Equation(s):
// \hex0|WideOr0~0_combout  = (\Inoutmodule|counter [0] & ((\Inoutmodule|counter [3]) # (\Inoutmodule|counter [2] $ (\Inoutmodule|counter [1])))) # (!\Inoutmodule|counter [0] & ((\Inoutmodule|counter [1]) # (\Inoutmodule|counter [2] $ (\Inoutmodule|counter 
// [3]))))

	.dataa(\Inoutmodule|counter [0]),
	.datab(\Inoutmodule|counter [2]),
	.datac(\Inoutmodule|counter [1]),
	.datad(\Inoutmodule|counter [3]),
	.cin(gnd),
	.combout(\hex0|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex0|WideOr0~0 .lut_mask = 16'hFB7C;
defparam \hex0|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X95_Y27_N8
cycloneive_lcell_comb \Inoutmodule|counter[4]~25 (
// Equation(s):
// \Inoutmodule|counter[4]~25_combout  = (\Inoutmodule|counter [4] & (\Inoutmodule|counter[3]~24  $ (GND))) # (!\Inoutmodule|counter [4] & (!\Inoutmodule|counter[3]~24  & VCC))
// \Inoutmodule|counter[4]~26  = CARRY((\Inoutmodule|counter [4] & !\Inoutmodule|counter[3]~24 ))

	.dataa(gnd),
	.datab(\Inoutmodule|counter [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Inoutmodule|counter[3]~24 ),
	.combout(\Inoutmodule|counter[4]~25_combout ),
	.cout(\Inoutmodule|counter[4]~26 ));
// synopsys translate_off
defparam \Inoutmodule|counter[4]~25 .lut_mask = 16'hC30C;
defparam \Inoutmodule|counter[4]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X95_Y27_N9
dffeas \Inoutmodule|counter[4] (
	.clk(\Cam_pclk~input_o ),
	.d(\Inoutmodule|counter[4]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Inoutmodule|state.PREP~q ),
	.sload(gnd),
	.ena(\Inoutmodule|counter[0]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inoutmodule|counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Inoutmodule|counter[4] .is_wysiwyg = "true";
defparam \Inoutmodule|counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X95_Y27_N10
cycloneive_lcell_comb \Inoutmodule|counter[5]~27 (
// Equation(s):
// \Inoutmodule|counter[5]~27_combout  = (\Inoutmodule|counter [5] & (!\Inoutmodule|counter[4]~26 )) # (!\Inoutmodule|counter [5] & ((\Inoutmodule|counter[4]~26 ) # (GND)))
// \Inoutmodule|counter[5]~28  = CARRY((!\Inoutmodule|counter[4]~26 ) # (!\Inoutmodule|counter [5]))

	.dataa(\Inoutmodule|counter [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Inoutmodule|counter[4]~26 ),
	.combout(\Inoutmodule|counter[5]~27_combout ),
	.cout(\Inoutmodule|counter[5]~28 ));
// synopsys translate_off
defparam \Inoutmodule|counter[5]~27 .lut_mask = 16'h5A5F;
defparam \Inoutmodule|counter[5]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X95_Y27_N11
dffeas \Inoutmodule|counter[5] (
	.clk(\Cam_pclk~input_o ),
	.d(\Inoutmodule|counter[5]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Inoutmodule|state.PREP~q ),
	.sload(gnd),
	.ena(\Inoutmodule|counter[0]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inoutmodule|counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Inoutmodule|counter[5] .is_wysiwyg = "true";
defparam \Inoutmodule|counter[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X95_Y27_N12
cycloneive_lcell_comb \Inoutmodule|counter[6]~29 (
// Equation(s):
// \Inoutmodule|counter[6]~29_combout  = (\Inoutmodule|counter [6] & (\Inoutmodule|counter[5]~28  $ (GND))) # (!\Inoutmodule|counter [6] & (!\Inoutmodule|counter[5]~28  & VCC))
// \Inoutmodule|counter[6]~30  = CARRY((\Inoutmodule|counter [6] & !\Inoutmodule|counter[5]~28 ))

	.dataa(\Inoutmodule|counter [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Inoutmodule|counter[5]~28 ),
	.combout(\Inoutmodule|counter[6]~29_combout ),
	.cout(\Inoutmodule|counter[6]~30 ));
// synopsys translate_off
defparam \Inoutmodule|counter[6]~29 .lut_mask = 16'hA50A;
defparam \Inoutmodule|counter[6]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X95_Y27_N13
dffeas \Inoutmodule|counter[6] (
	.clk(\Cam_pclk~input_o ),
	.d(\Inoutmodule|counter[6]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Inoutmodule|state.PREP~q ),
	.sload(gnd),
	.ena(\Inoutmodule|counter[0]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inoutmodule|counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Inoutmodule|counter[6] .is_wysiwyg = "true";
defparam \Inoutmodule|counter[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X95_Y27_N14
cycloneive_lcell_comb \Inoutmodule|counter[7]~31 (
// Equation(s):
// \Inoutmodule|counter[7]~31_combout  = (\Inoutmodule|counter [7] & (!\Inoutmodule|counter[6]~30 )) # (!\Inoutmodule|counter [7] & ((\Inoutmodule|counter[6]~30 ) # (GND)))
// \Inoutmodule|counter[7]~32  = CARRY((!\Inoutmodule|counter[6]~30 ) # (!\Inoutmodule|counter [7]))

	.dataa(gnd),
	.datab(\Inoutmodule|counter [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Inoutmodule|counter[6]~30 ),
	.combout(\Inoutmodule|counter[7]~31_combout ),
	.cout(\Inoutmodule|counter[7]~32 ));
// synopsys translate_off
defparam \Inoutmodule|counter[7]~31 .lut_mask = 16'h3C3F;
defparam \Inoutmodule|counter[7]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X95_Y27_N15
dffeas \Inoutmodule|counter[7] (
	.clk(\Cam_pclk~input_o ),
	.d(\Inoutmodule|counter[7]~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Inoutmodule|state.PREP~q ),
	.sload(gnd),
	.ena(\Inoutmodule|counter[0]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inoutmodule|counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Inoutmodule|counter[7] .is_wysiwyg = "true";
defparam \Inoutmodule|counter[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y26_N0
cycloneive_lcell_comb \hex1|WideOr6~0 (
// Equation(s):
// \hex1|WideOr6~0_combout  = (\Inoutmodule|counter [7] & (\Inoutmodule|counter [4] & (\Inoutmodule|counter [5] $ (\Inoutmodule|counter [6])))) # (!\Inoutmodule|counter [7] & (!\Inoutmodule|counter [5] & (\Inoutmodule|counter [6] $ (\Inoutmodule|counter 
// [4]))))

	.dataa(\Inoutmodule|counter [7]),
	.datab(\Inoutmodule|counter [5]),
	.datac(\Inoutmodule|counter [6]),
	.datad(\Inoutmodule|counter [4]),
	.cin(gnd),
	.combout(\hex1|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex1|WideOr6~0 .lut_mask = 16'h2910;
defparam \hex1|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y26_N2
cycloneive_lcell_comb \hex1|WideOr5~0 (
// Equation(s):
// \hex1|WideOr5~0_combout  = (\Inoutmodule|counter [7] & ((\Inoutmodule|counter [4] & (\Inoutmodule|counter [5])) # (!\Inoutmodule|counter [4] & ((\Inoutmodule|counter [6]))))) # (!\Inoutmodule|counter [7] & (\Inoutmodule|counter [6] & (\Inoutmodule|counter 
// [5] $ (\Inoutmodule|counter [4]))))

	.dataa(\Inoutmodule|counter [7]),
	.datab(\Inoutmodule|counter [5]),
	.datac(\Inoutmodule|counter [6]),
	.datad(\Inoutmodule|counter [4]),
	.cin(gnd),
	.combout(\hex1|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex1|WideOr5~0 .lut_mask = 16'h98E0;
defparam \hex1|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y26_N28
cycloneive_lcell_comb \hex1|WideOr4~0 (
// Equation(s):
// \hex1|WideOr4~0_combout  = (\Inoutmodule|counter [7] & (\Inoutmodule|counter [6] & ((\Inoutmodule|counter [5]) # (!\Inoutmodule|counter [4])))) # (!\Inoutmodule|counter [7] & (\Inoutmodule|counter [5] & (!\Inoutmodule|counter [6] & !\Inoutmodule|counter 
// [4])))

	.dataa(\Inoutmodule|counter [7]),
	.datab(\Inoutmodule|counter [5]),
	.datac(\Inoutmodule|counter [6]),
	.datad(\Inoutmodule|counter [4]),
	.cin(gnd),
	.combout(\hex1|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex1|WideOr4~0 .lut_mask = 16'h80A4;
defparam \hex1|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y26_N10
cycloneive_lcell_comb \hex1|WideOr3~0 (
// Equation(s):
// \hex1|WideOr3~0_combout  = (\Inoutmodule|counter [5] & ((\Inoutmodule|counter [6] & ((\Inoutmodule|counter [4]))) # (!\Inoutmodule|counter [6] & (\Inoutmodule|counter [7] & !\Inoutmodule|counter [4])))) # (!\Inoutmodule|counter [5] & 
// (!\Inoutmodule|counter [7] & (\Inoutmodule|counter [6] $ (\Inoutmodule|counter [4]))))

	.dataa(\Inoutmodule|counter [7]),
	.datab(\Inoutmodule|counter [5]),
	.datac(\Inoutmodule|counter [6]),
	.datad(\Inoutmodule|counter [4]),
	.cin(gnd),
	.combout(\hex1|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex1|WideOr3~0 .lut_mask = 16'hC118;
defparam \hex1|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y26_N20
cycloneive_lcell_comb \hex1|WideOr2~0 (
// Equation(s):
// \hex1|WideOr2~0_combout  = (\Inoutmodule|counter [5] & (!\Inoutmodule|counter [7] & ((\Inoutmodule|counter [4])))) # (!\Inoutmodule|counter [5] & ((\Inoutmodule|counter [6] & (!\Inoutmodule|counter [7])) # (!\Inoutmodule|counter [6] & 
// ((\Inoutmodule|counter [4])))))

	.dataa(\Inoutmodule|counter [7]),
	.datab(\Inoutmodule|counter [5]),
	.datac(\Inoutmodule|counter [6]),
	.datad(\Inoutmodule|counter [4]),
	.cin(gnd),
	.combout(\hex1|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex1|WideOr2~0 .lut_mask = 16'h5710;
defparam \hex1|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y26_N22
cycloneive_lcell_comb \hex1|WideOr1~0 (
// Equation(s):
// \hex1|WideOr1~0_combout  = (\Inoutmodule|counter [5] & (!\Inoutmodule|counter [7] & ((\Inoutmodule|counter [4]) # (!\Inoutmodule|counter [6])))) # (!\Inoutmodule|counter [5] & (\Inoutmodule|counter [4] & (\Inoutmodule|counter [7] $ (!\Inoutmodule|counter 
// [6]))))

	.dataa(\Inoutmodule|counter [7]),
	.datab(\Inoutmodule|counter [5]),
	.datac(\Inoutmodule|counter [6]),
	.datad(\Inoutmodule|counter [4]),
	.cin(gnd),
	.combout(\hex1|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex1|WideOr1~0 .lut_mask = 16'h6504;
defparam \hex1|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y26_N12
cycloneive_lcell_comb \hex1|WideOr0~0 (
// Equation(s):
// \hex1|WideOr0~0_combout  = (\Inoutmodule|counter [4] & ((\Inoutmodule|counter [7]) # (\Inoutmodule|counter [5] $ (\Inoutmodule|counter [6])))) # (!\Inoutmodule|counter [4] & ((\Inoutmodule|counter [5]) # (\Inoutmodule|counter [7] $ (\Inoutmodule|counter 
// [6]))))

	.dataa(\Inoutmodule|counter [7]),
	.datab(\Inoutmodule|counter [5]),
	.datac(\Inoutmodule|counter [6]),
	.datad(\Inoutmodule|counter [4]),
	.cin(gnd),
	.combout(\hex1|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex1|WideOr0~0 .lut_mask = 16'hBEDE;
defparam \hex1|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X95_Y27_N16
cycloneive_lcell_comb \Inoutmodule|counter[8]~33 (
// Equation(s):
// \Inoutmodule|counter[8]~33_combout  = (\Inoutmodule|counter [8] & (\Inoutmodule|counter[7]~32  $ (GND))) # (!\Inoutmodule|counter [8] & (!\Inoutmodule|counter[7]~32  & VCC))
// \Inoutmodule|counter[8]~34  = CARRY((\Inoutmodule|counter [8] & !\Inoutmodule|counter[7]~32 ))

	.dataa(gnd),
	.datab(\Inoutmodule|counter [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Inoutmodule|counter[7]~32 ),
	.combout(\Inoutmodule|counter[8]~33_combout ),
	.cout(\Inoutmodule|counter[8]~34 ));
// synopsys translate_off
defparam \Inoutmodule|counter[8]~33 .lut_mask = 16'hC30C;
defparam \Inoutmodule|counter[8]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X95_Y27_N17
dffeas \Inoutmodule|counter[8] (
	.clk(\Cam_pclk~input_o ),
	.d(\Inoutmodule|counter[8]~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Inoutmodule|state.PREP~q ),
	.sload(gnd),
	.ena(\Inoutmodule|counter[0]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inoutmodule|counter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \Inoutmodule|counter[8] .is_wysiwyg = "true";
defparam \Inoutmodule|counter[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X95_Y27_N18
cycloneive_lcell_comb \Inoutmodule|counter[9]~35 (
// Equation(s):
// \Inoutmodule|counter[9]~35_combout  = (\Inoutmodule|counter [9] & (!\Inoutmodule|counter[8]~34 )) # (!\Inoutmodule|counter [9] & ((\Inoutmodule|counter[8]~34 ) # (GND)))
// \Inoutmodule|counter[9]~36  = CARRY((!\Inoutmodule|counter[8]~34 ) # (!\Inoutmodule|counter [9]))

	.dataa(gnd),
	.datab(\Inoutmodule|counter [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Inoutmodule|counter[8]~34 ),
	.combout(\Inoutmodule|counter[9]~35_combout ),
	.cout(\Inoutmodule|counter[9]~36 ));
// synopsys translate_off
defparam \Inoutmodule|counter[9]~35 .lut_mask = 16'h3C3F;
defparam \Inoutmodule|counter[9]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X95_Y27_N19
dffeas \Inoutmodule|counter[9] (
	.clk(\Cam_pclk~input_o ),
	.d(\Inoutmodule|counter[9]~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Inoutmodule|state.PREP~q ),
	.sload(gnd),
	.ena(\Inoutmodule|counter[0]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inoutmodule|counter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \Inoutmodule|counter[9] .is_wysiwyg = "true";
defparam \Inoutmodule|counter[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X95_Y27_N20
cycloneive_lcell_comb \Inoutmodule|counter[10]~37 (
// Equation(s):
// \Inoutmodule|counter[10]~37_combout  = (\Inoutmodule|counter [10] & (\Inoutmodule|counter[9]~36  $ (GND))) # (!\Inoutmodule|counter [10] & (!\Inoutmodule|counter[9]~36  & VCC))
// \Inoutmodule|counter[10]~38  = CARRY((\Inoutmodule|counter [10] & !\Inoutmodule|counter[9]~36 ))

	.dataa(gnd),
	.datab(\Inoutmodule|counter [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Inoutmodule|counter[9]~36 ),
	.combout(\Inoutmodule|counter[10]~37_combout ),
	.cout(\Inoutmodule|counter[10]~38 ));
// synopsys translate_off
defparam \Inoutmodule|counter[10]~37 .lut_mask = 16'hC30C;
defparam \Inoutmodule|counter[10]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X95_Y27_N21
dffeas \Inoutmodule|counter[10] (
	.clk(\Cam_pclk~input_o ),
	.d(\Inoutmodule|counter[10]~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Inoutmodule|state.PREP~q ),
	.sload(gnd),
	.ena(\Inoutmodule|counter[0]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inoutmodule|counter [10]),
	.prn(vcc));
// synopsys translate_off
defparam \Inoutmodule|counter[10] .is_wysiwyg = "true";
defparam \Inoutmodule|counter[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X95_Y27_N22
cycloneive_lcell_comb \Inoutmodule|counter[11]~39 (
// Equation(s):
// \Inoutmodule|counter[11]~39_combout  = (\Inoutmodule|counter [11] & (!\Inoutmodule|counter[10]~38 )) # (!\Inoutmodule|counter [11] & ((\Inoutmodule|counter[10]~38 ) # (GND)))
// \Inoutmodule|counter[11]~40  = CARRY((!\Inoutmodule|counter[10]~38 ) # (!\Inoutmodule|counter [11]))

	.dataa(\Inoutmodule|counter [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Inoutmodule|counter[10]~38 ),
	.combout(\Inoutmodule|counter[11]~39_combout ),
	.cout(\Inoutmodule|counter[11]~40 ));
// synopsys translate_off
defparam \Inoutmodule|counter[11]~39 .lut_mask = 16'h5A5F;
defparam \Inoutmodule|counter[11]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X95_Y27_N23
dffeas \Inoutmodule|counter[11] (
	.clk(\Cam_pclk~input_o ),
	.d(\Inoutmodule|counter[11]~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Inoutmodule|state.PREP~q ),
	.sload(gnd),
	.ena(\Inoutmodule|counter[0]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inoutmodule|counter [11]),
	.prn(vcc));
// synopsys translate_off
defparam \Inoutmodule|counter[11] .is_wysiwyg = "true";
defparam \Inoutmodule|counter[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y19_N20
cycloneive_lcell_comb \hex2|WideOr6~0 (
// Equation(s):
// \hex2|WideOr6~0_combout  = (\Inoutmodule|counter [10] & (!\Inoutmodule|counter [9] & (\Inoutmodule|counter [11] $ (!\Inoutmodule|counter [8])))) # (!\Inoutmodule|counter [10] & (\Inoutmodule|counter [8] & (\Inoutmodule|counter [9] $ (!\Inoutmodule|counter 
// [11]))))

	.dataa(\Inoutmodule|counter [9]),
	.datab(\Inoutmodule|counter [10]),
	.datac(\Inoutmodule|counter [11]),
	.datad(\Inoutmodule|counter [8]),
	.cin(gnd),
	.combout(\hex2|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex2|WideOr6~0 .lut_mask = 16'h6104;
defparam \hex2|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y19_N14
cycloneive_lcell_comb \hex2|WideOr5~0 (
// Equation(s):
// \hex2|WideOr5~0_combout  = (\Inoutmodule|counter [9] & ((\Inoutmodule|counter [8] & ((\Inoutmodule|counter [11]))) # (!\Inoutmodule|counter [8] & (\Inoutmodule|counter [10])))) # (!\Inoutmodule|counter [9] & (\Inoutmodule|counter [10] & 
// (\Inoutmodule|counter [11] $ (\Inoutmodule|counter [8]))))

	.dataa(\Inoutmodule|counter [9]),
	.datab(\Inoutmodule|counter [10]),
	.datac(\Inoutmodule|counter [11]),
	.datad(\Inoutmodule|counter [8]),
	.cin(gnd),
	.combout(\hex2|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex2|WideOr5~0 .lut_mask = 16'hA4C8;
defparam \hex2|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y19_N4
cycloneive_lcell_comb \hex2|WideOr4~0 (
// Equation(s):
// \hex2|WideOr4~0_combout  = (\Inoutmodule|counter [10] & (\Inoutmodule|counter [11] & ((\Inoutmodule|counter [9]) # (!\Inoutmodule|counter [8])))) # (!\Inoutmodule|counter [10] & (\Inoutmodule|counter [9] & (!\Inoutmodule|counter [11] & 
// !\Inoutmodule|counter [8])))

	.dataa(\Inoutmodule|counter [9]),
	.datab(\Inoutmodule|counter [10]),
	.datac(\Inoutmodule|counter [11]),
	.datad(\Inoutmodule|counter [8]),
	.cin(gnd),
	.combout(\hex2|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex2|WideOr4~0 .lut_mask = 16'h80C2;
defparam \hex2|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y19_N26
cycloneive_lcell_comb \hex2|WideOr3~0 (
// Equation(s):
// \hex2|WideOr3~0_combout  = (\Inoutmodule|counter [9] & ((\Inoutmodule|counter [10] & ((\Inoutmodule|counter [8]))) # (!\Inoutmodule|counter [10] & (\Inoutmodule|counter [11] & !\Inoutmodule|counter [8])))) # (!\Inoutmodule|counter [9] & 
// (!\Inoutmodule|counter [11] & (\Inoutmodule|counter [10] $ (\Inoutmodule|counter [8]))))

	.dataa(\Inoutmodule|counter [9]),
	.datab(\Inoutmodule|counter [10]),
	.datac(\Inoutmodule|counter [11]),
	.datad(\Inoutmodule|counter [8]),
	.cin(gnd),
	.combout(\hex2|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex2|WideOr3~0 .lut_mask = 16'h8924;
defparam \hex2|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y19_N28
cycloneive_lcell_comb \hex2|WideOr2~0 (
// Equation(s):
// \hex2|WideOr2~0_combout  = (\Inoutmodule|counter [9] & (((!\Inoutmodule|counter [11] & \Inoutmodule|counter [8])))) # (!\Inoutmodule|counter [9] & ((\Inoutmodule|counter [10] & (!\Inoutmodule|counter [11])) # (!\Inoutmodule|counter [10] & 
// ((\Inoutmodule|counter [8])))))

	.dataa(\Inoutmodule|counter [9]),
	.datab(\Inoutmodule|counter [10]),
	.datac(\Inoutmodule|counter [11]),
	.datad(\Inoutmodule|counter [8]),
	.cin(gnd),
	.combout(\hex2|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex2|WideOr2~0 .lut_mask = 16'h1F04;
defparam \hex2|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y19_N10
cycloneive_lcell_comb \hex2|WideOr1~0 (
// Equation(s):
// \hex2|WideOr1~0_combout  = (\Inoutmodule|counter [9] & (!\Inoutmodule|counter [11] & ((\Inoutmodule|counter [8]) # (!\Inoutmodule|counter [10])))) # (!\Inoutmodule|counter [9] & (\Inoutmodule|counter [8] & (\Inoutmodule|counter [10] $ 
// (!\Inoutmodule|counter [11]))))

	.dataa(\Inoutmodule|counter [9]),
	.datab(\Inoutmodule|counter [10]),
	.datac(\Inoutmodule|counter [11]),
	.datad(\Inoutmodule|counter [8]),
	.cin(gnd),
	.combout(\hex2|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex2|WideOr1~0 .lut_mask = 16'h4B02;
defparam \hex2|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y19_N0
cycloneive_lcell_comb \hex2|WideOr0~0 (
// Equation(s):
// \hex2|WideOr0~0_combout  = (\Inoutmodule|counter [8] & ((\Inoutmodule|counter [11]) # (\Inoutmodule|counter [9] $ (\Inoutmodule|counter [10])))) # (!\Inoutmodule|counter [8] & ((\Inoutmodule|counter [9]) # (\Inoutmodule|counter [10] $ 
// (\Inoutmodule|counter [11]))))

	.dataa(\Inoutmodule|counter [9]),
	.datab(\Inoutmodule|counter [10]),
	.datac(\Inoutmodule|counter [11]),
	.datad(\Inoutmodule|counter [8]),
	.cin(gnd),
	.combout(\hex2|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex2|WideOr0~0 .lut_mask = 16'hF6BE;
defparam \hex2|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X95_Y27_N24
cycloneive_lcell_comb \Inoutmodule|counter[12]~41 (
// Equation(s):
// \Inoutmodule|counter[12]~41_combout  = (\Inoutmodule|counter [12] & (\Inoutmodule|counter[11]~40  $ (GND))) # (!\Inoutmodule|counter [12] & (!\Inoutmodule|counter[11]~40  & VCC))
// \Inoutmodule|counter[12]~42  = CARRY((\Inoutmodule|counter [12] & !\Inoutmodule|counter[11]~40 ))

	.dataa(gnd),
	.datab(\Inoutmodule|counter [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Inoutmodule|counter[11]~40 ),
	.combout(\Inoutmodule|counter[12]~41_combout ),
	.cout(\Inoutmodule|counter[12]~42 ));
// synopsys translate_off
defparam \Inoutmodule|counter[12]~41 .lut_mask = 16'hC30C;
defparam \Inoutmodule|counter[12]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X95_Y27_N25
dffeas \Inoutmodule|counter[12] (
	.clk(\Cam_pclk~input_o ),
	.d(\Inoutmodule|counter[12]~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Inoutmodule|state.PREP~q ),
	.sload(gnd),
	.ena(\Inoutmodule|counter[0]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inoutmodule|counter [12]),
	.prn(vcc));
// synopsys translate_off
defparam \Inoutmodule|counter[12] .is_wysiwyg = "true";
defparam \Inoutmodule|counter[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X95_Y27_N26
cycloneive_lcell_comb \Inoutmodule|counter[13]~43 (
// Equation(s):
// \Inoutmodule|counter[13]~43_combout  = (\Inoutmodule|counter [13] & (!\Inoutmodule|counter[12]~42 )) # (!\Inoutmodule|counter [13] & ((\Inoutmodule|counter[12]~42 ) # (GND)))
// \Inoutmodule|counter[13]~44  = CARRY((!\Inoutmodule|counter[12]~42 ) # (!\Inoutmodule|counter [13]))

	.dataa(\Inoutmodule|counter [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Inoutmodule|counter[12]~42 ),
	.combout(\Inoutmodule|counter[13]~43_combout ),
	.cout(\Inoutmodule|counter[13]~44 ));
// synopsys translate_off
defparam \Inoutmodule|counter[13]~43 .lut_mask = 16'h5A5F;
defparam \Inoutmodule|counter[13]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X95_Y27_N27
dffeas \Inoutmodule|counter[13] (
	.clk(\Cam_pclk~input_o ),
	.d(\Inoutmodule|counter[13]~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Inoutmodule|state.PREP~q ),
	.sload(gnd),
	.ena(\Inoutmodule|counter[0]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inoutmodule|counter [13]),
	.prn(vcc));
// synopsys translate_off
defparam \Inoutmodule|counter[13] .is_wysiwyg = "true";
defparam \Inoutmodule|counter[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X95_Y27_N28
cycloneive_lcell_comb \Inoutmodule|counter[14]~45 (
// Equation(s):
// \Inoutmodule|counter[14]~45_combout  = (\Inoutmodule|counter [14] & (\Inoutmodule|counter[13]~44  $ (GND))) # (!\Inoutmodule|counter [14] & (!\Inoutmodule|counter[13]~44  & VCC))
// \Inoutmodule|counter[14]~46  = CARRY((\Inoutmodule|counter [14] & !\Inoutmodule|counter[13]~44 ))

	.dataa(gnd),
	.datab(\Inoutmodule|counter [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Inoutmodule|counter[13]~44 ),
	.combout(\Inoutmodule|counter[14]~45_combout ),
	.cout(\Inoutmodule|counter[14]~46 ));
// synopsys translate_off
defparam \Inoutmodule|counter[14]~45 .lut_mask = 16'hC30C;
defparam \Inoutmodule|counter[14]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X95_Y27_N29
dffeas \Inoutmodule|counter[14] (
	.clk(\Cam_pclk~input_o ),
	.d(\Inoutmodule|counter[14]~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Inoutmodule|state.PREP~q ),
	.sload(gnd),
	.ena(\Inoutmodule|counter[0]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inoutmodule|counter [14]),
	.prn(vcc));
// synopsys translate_off
defparam \Inoutmodule|counter[14] .is_wysiwyg = "true";
defparam \Inoutmodule|counter[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X95_Y27_N30
cycloneive_lcell_comb \Inoutmodule|counter[15]~47 (
// Equation(s):
// \Inoutmodule|counter[15]~47_combout  = \Inoutmodule|counter [15] $ (\Inoutmodule|counter[14]~46 )

	.dataa(\Inoutmodule|counter [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\Inoutmodule|counter[14]~46 ),
	.combout(\Inoutmodule|counter[15]~47_combout ),
	.cout());
// synopsys translate_off
defparam \Inoutmodule|counter[15]~47 .lut_mask = 16'h5A5A;
defparam \Inoutmodule|counter[15]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X95_Y27_N31
dffeas \Inoutmodule|counter[15] (
	.clk(\Cam_pclk~input_o ),
	.d(\Inoutmodule|counter[15]~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Inoutmodule|state.PREP~q ),
	.sload(gnd),
	.ena(\Inoutmodule|counter[0]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inoutmodule|counter [15]),
	.prn(vcc));
// synopsys translate_off
defparam \Inoutmodule|counter[15] .is_wysiwyg = "true";
defparam \Inoutmodule|counter[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y26_N0
cycloneive_lcell_comb \hex3|WideOr6~0 (
// Equation(s):
// \hex3|WideOr6~0_combout  = (\Inoutmodule|counter [15] & (\Inoutmodule|counter [12] & (\Inoutmodule|counter [13] $ (\Inoutmodule|counter [14])))) # (!\Inoutmodule|counter [15] & (!\Inoutmodule|counter [13] & (\Inoutmodule|counter [12] $ 
// (\Inoutmodule|counter [14]))))

	.dataa(\Inoutmodule|counter [12]),
	.datab(\Inoutmodule|counter [15]),
	.datac(\Inoutmodule|counter [13]),
	.datad(\Inoutmodule|counter [14]),
	.cin(gnd),
	.combout(\hex3|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex3|WideOr6~0 .lut_mask = 16'h0982;
defparam \hex3|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y26_N14
cycloneive_lcell_comb \hex3|WideOr5~0 (
// Equation(s):
// \hex3|WideOr5~0_combout  = (\Inoutmodule|counter [15] & ((\Inoutmodule|counter [12] & (\Inoutmodule|counter [13])) # (!\Inoutmodule|counter [12] & ((\Inoutmodule|counter [14]))))) # (!\Inoutmodule|counter [15] & (\Inoutmodule|counter [14] & 
// (\Inoutmodule|counter [12] $ (\Inoutmodule|counter [13]))))

	.dataa(\Inoutmodule|counter [12]),
	.datab(\Inoutmodule|counter [15]),
	.datac(\Inoutmodule|counter [13]),
	.datad(\Inoutmodule|counter [14]),
	.cin(gnd),
	.combout(\hex3|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex3|WideOr5~0 .lut_mask = 16'hD680;
defparam \hex3|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y26_N4
cycloneive_lcell_comb \hex3|WideOr4~0 (
// Equation(s):
// \hex3|WideOr4~0_combout  = (\Inoutmodule|counter [15] & (\Inoutmodule|counter [14] & ((\Inoutmodule|counter [13]) # (!\Inoutmodule|counter [12])))) # (!\Inoutmodule|counter [15] & (!\Inoutmodule|counter [12] & (\Inoutmodule|counter [13] & 
// !\Inoutmodule|counter [14])))

	.dataa(\Inoutmodule|counter [12]),
	.datab(\Inoutmodule|counter [15]),
	.datac(\Inoutmodule|counter [13]),
	.datad(\Inoutmodule|counter [14]),
	.cin(gnd),
	.combout(\hex3|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex3|WideOr4~0 .lut_mask = 16'hC410;
defparam \hex3|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y26_N30
cycloneive_lcell_comb \hex3|WideOr3~0 (
// Equation(s):
// \hex3|WideOr3~0_combout  = (\Inoutmodule|counter [13] & ((\Inoutmodule|counter [12] & ((\Inoutmodule|counter [14]))) # (!\Inoutmodule|counter [12] & (\Inoutmodule|counter [15] & !\Inoutmodule|counter [14])))) # (!\Inoutmodule|counter [13] & 
// (!\Inoutmodule|counter [15] & (\Inoutmodule|counter [12] $ (\Inoutmodule|counter [14]))))

	.dataa(\Inoutmodule|counter [12]),
	.datab(\Inoutmodule|counter [15]),
	.datac(\Inoutmodule|counter [13]),
	.datad(\Inoutmodule|counter [14]),
	.cin(gnd),
	.combout(\hex3|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex3|WideOr3~0 .lut_mask = 16'hA142;
defparam \hex3|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y26_N20
cycloneive_lcell_comb \hex3|WideOr2~0 (
// Equation(s):
// \hex3|WideOr2~0_combout  = (\Inoutmodule|counter [13] & (\Inoutmodule|counter [12] & (!\Inoutmodule|counter [15]))) # (!\Inoutmodule|counter [13] & ((\Inoutmodule|counter [14] & ((!\Inoutmodule|counter [15]))) # (!\Inoutmodule|counter [14] & 
// (\Inoutmodule|counter [12]))))

	.dataa(\Inoutmodule|counter [12]),
	.datab(\Inoutmodule|counter [15]),
	.datac(\Inoutmodule|counter [13]),
	.datad(\Inoutmodule|counter [14]),
	.cin(gnd),
	.combout(\hex3|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex3|WideOr2~0 .lut_mask = 16'h232A;
defparam \hex3|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y26_N22
cycloneive_lcell_comb \hex3|WideOr1~0 (
// Equation(s):
// \hex3|WideOr1~0_combout  = (\Inoutmodule|counter [12] & (\Inoutmodule|counter [15] $ (((\Inoutmodule|counter [13]) # (!\Inoutmodule|counter [14]))))) # (!\Inoutmodule|counter [12] & (!\Inoutmodule|counter [15] & (\Inoutmodule|counter [13] & 
// !\Inoutmodule|counter [14])))

	.dataa(\Inoutmodule|counter [12]),
	.datab(\Inoutmodule|counter [15]),
	.datac(\Inoutmodule|counter [13]),
	.datad(\Inoutmodule|counter [14]),
	.cin(gnd),
	.combout(\hex3|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex3|WideOr1~0 .lut_mask = 16'h2832;
defparam \hex3|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y26_N12
cycloneive_lcell_comb \hex3|WideOr0~0 (
// Equation(s):
// \hex3|WideOr0~0_combout  = (\Inoutmodule|counter [12] & ((\Inoutmodule|counter [15]) # (\Inoutmodule|counter [13] $ (\Inoutmodule|counter [14])))) # (!\Inoutmodule|counter [12] & ((\Inoutmodule|counter [13]) # (\Inoutmodule|counter [15] $ 
// (\Inoutmodule|counter [14]))))

	.dataa(\Inoutmodule|counter [12]),
	.datab(\Inoutmodule|counter [15]),
	.datac(\Inoutmodule|counter [13]),
	.datad(\Inoutmodule|counter [14]),
	.cin(gnd),
	.combout(\hex3|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex3|WideOr0~0 .lut_mask = 16'hDBFC;
defparam \hex3|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y42_N15
cycloneive_io_ibuf \Shutter~input (
	.i(Shutter),
	.ibar(gnd),
	.o(\Shutter~input_o ));
// synopsys translate_off
defparam \Shutter~input .bus_hold = "false";
defparam \Shutter~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y14_N1
cycloneive_io_ibuf \SW1~input (
	.i(SW1),
	.ibar(gnd),
	.o(\SW1~input_o ));
// synopsys translate_off
defparam \SW1~input .bus_hold = "false";
defparam \SW1~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y15_N8
cycloneive_io_ibuf \SW2~input (
	.i(SW2),
	.ibar(gnd),
	.o(\SW2~input_o ));
// synopsys translate_off
defparam \SW2~input .bus_hold = "false";
defparam \SW2~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y10_N8
cycloneive_io_ibuf \SW14~input (
	.i(SW14),
	.ibar(gnd),
	.o(\SW14~input_o ));
// synopsys translate_off
defparam \SW14~input .bus_hold = "false";
defparam \SW14~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y6_N15
cycloneive_io_ibuf \SW15~input (
	.i(SW15),
	.ibar(gnd),
	.o(\SW15~input_o ));
// synopsys translate_off
defparam \SW15~input .bus_hold = "false";
defparam \SW15~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y13_N1
cycloneive_io_ibuf \SW16~input (
	.i(SW16),
	.ibar(gnd),
	.o(\SW16~input_o ));
// synopsys translate_off
defparam \SW16~input .bus_hold = "false";
defparam \SW16~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y14_N8
cycloneive_io_ibuf \SW17~input (
	.i(SW17),
	.ibar(gnd),
	.o(\SW17~input_o ));
// synopsys translate_off
defparam \SW17~input .bus_hold = "false";
defparam \SW17~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y13_N1
cycloneive_io_ibuf \sdram_wire_dq[0]~input (
	.i(sdram_wire_dq[0]),
	.ibar(gnd),
	.o(\sdram_wire_dq[0]~input_o ));
// synopsys translate_off
defparam \sdram_wire_dq[0]~input .bus_hold = "false";
defparam \sdram_wire_dq[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y26_N15
cycloneive_io_ibuf \sdram_wire_dq[1]~input (
	.i(sdram_wire_dq[1]),
	.ibar(gnd),
	.o(\sdram_wire_dq[1]~input_o ));
// synopsys translate_off
defparam \sdram_wire_dq[1]~input .bus_hold = "false";
defparam \sdram_wire_dq[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y29_N15
cycloneive_io_ibuf \sdram_wire_dq[2]~input (
	.i(sdram_wire_dq[2]),
	.ibar(gnd),
	.o(\sdram_wire_dq[2]~input_o ));
// synopsys translate_off
defparam \sdram_wire_dq[2]~input .bus_hold = "false";
defparam \sdram_wire_dq[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y25_N15
cycloneive_io_ibuf \sdram_wire_dq[3]~input (
	.i(sdram_wire_dq[3]),
	.ibar(gnd),
	.o(\sdram_wire_dq[3]~input_o ));
// synopsys translate_off
defparam \sdram_wire_dq[3]~input .bus_hold = "false";
defparam \sdram_wire_dq[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y29_N22
cycloneive_io_ibuf \sdram_wire_dq[4]~input (
	.i(sdram_wire_dq[4]),
	.ibar(gnd),
	.o(\sdram_wire_dq[4]~input_o ));
// synopsys translate_off
defparam \sdram_wire_dq[4]~input .bus_hold = "false";
defparam \sdram_wire_dq[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y28_N15
cycloneive_io_ibuf \sdram_wire_dq[5]~input (
	.i(sdram_wire_dq[5]),
	.ibar(gnd),
	.o(\sdram_wire_dq[5]~input_o ));
// synopsys translate_off
defparam \sdram_wire_dq[5]~input .bus_hold = "false";
defparam \sdram_wire_dq[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y28_N22
cycloneive_io_ibuf \sdram_wire_dq[6]~input (
	.i(sdram_wire_dq[6]),
	.ibar(gnd),
	.o(\sdram_wire_dq[6]~input_o ));
// synopsys translate_off
defparam \sdram_wire_dq[6]~input .bus_hold = "false";
defparam \sdram_wire_dq[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y34_N8
cycloneive_io_ibuf \sdram_wire_dq[7]~input (
	.i(sdram_wire_dq[7]),
	.ibar(gnd),
	.o(\sdram_wire_dq[7]~input_o ));
// synopsys translate_off
defparam \sdram_wire_dq[7]~input .bus_hold = "false";
defparam \sdram_wire_dq[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y24_N15
cycloneive_io_ibuf \sdram_wire_dq[8]~input (
	.i(sdram_wire_dq[8]),
	.ibar(gnd),
	.o(\sdram_wire_dq[8]~input_o ));
// synopsys translate_off
defparam \sdram_wire_dq[8]~input .bus_hold = "false";
defparam \sdram_wire_dq[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y24_N8
cycloneive_io_ibuf \sdram_wire_dq[9]~input (
	.i(sdram_wire_dq[9]),
	.ibar(gnd),
	.o(\sdram_wire_dq[9]~input_o ));
// synopsys translate_off
defparam \sdram_wire_dq[9]~input .bus_hold = "false";
defparam \sdram_wire_dq[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y27_N22
cycloneive_io_ibuf \sdram_wire_dq[10]~input (
	.i(sdram_wire_dq[10]),
	.ibar(gnd),
	.o(\sdram_wire_dq[10]~input_o ));
// synopsys translate_off
defparam \sdram_wire_dq[10]~input .bus_hold = "false";
defparam \sdram_wire_dq[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y19_N8
cycloneive_io_ibuf \sdram_wire_dq[11]~input (
	.i(sdram_wire_dq[11]),
	.ibar(gnd),
	.o(\sdram_wire_dq[11]~input_o ));
// synopsys translate_off
defparam \sdram_wire_dq[11]~input .bus_hold = "false";
defparam \sdram_wire_dq[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y27_N15
cycloneive_io_ibuf \sdram_wire_dq[12]~input (
	.i(sdram_wire_dq[12]),
	.ibar(gnd),
	.o(\sdram_wire_dq[12]~input_o ));
// synopsys translate_off
defparam \sdram_wire_dq[12]~input .bus_hold = "false";
defparam \sdram_wire_dq[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y23_N15
cycloneive_io_ibuf \sdram_wire_dq[13]~input (
	.i(sdram_wire_dq[13]),
	.ibar(gnd),
	.o(\sdram_wire_dq[13]~input_o ));
// synopsys translate_off
defparam \sdram_wire_dq[13]~input .bus_hold = "false";
defparam \sdram_wire_dq[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y21_N22
cycloneive_io_ibuf \sdram_wire_dq[14]~input (
	.i(sdram_wire_dq[14]),
	.ibar(gnd),
	.o(\sdram_wire_dq[14]~input_o ));
// synopsys translate_off
defparam \sdram_wire_dq[14]~input .bus_hold = "false";
defparam \sdram_wire_dq[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y24_N22
cycloneive_io_ibuf \sdram_wire_dq[15]~input (
	.i(sdram_wire_dq[15]),
	.ibar(gnd),
	.o(\sdram_wire_dq[15]~input_o ));
// synopsys translate_off
defparam \sdram_wire_dq[15]~input .bus_hold = "false";
defparam \sdram_wire_dq[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y45_N15
cycloneive_io_ibuf \sdram_wire_dq[16]~input (
	.i(sdram_wire_dq[16]),
	.ibar(gnd),
	.o(\sdram_wire_dq[16]~input_o ));
// synopsys translate_off
defparam \sdram_wire_dq[16]~input .bus_hold = "false";
defparam \sdram_wire_dq[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y48_N8
cycloneive_io_ibuf \sdram_wire_dq[17]~input (
	.i(sdram_wire_dq[17]),
	.ibar(gnd),
	.o(\sdram_wire_dq[17]~input_o ));
// synopsys translate_off
defparam \sdram_wire_dq[17]~input .bus_hold = "false";
defparam \sdram_wire_dq[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y43_N15
cycloneive_io_ibuf \sdram_wire_dq[18]~input (
	.i(sdram_wire_dq[18]),
	.ibar(gnd),
	.o(\sdram_wire_dq[18]~input_o ));
// synopsys translate_off
defparam \sdram_wire_dq[18]~input .bus_hold = "false";
defparam \sdram_wire_dq[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y46_N22
cycloneive_io_ibuf \sdram_wire_dq[19]~input (
	.i(sdram_wire_dq[19]),
	.ibar(gnd),
	.o(\sdram_wire_dq[19]~input_o ));
// synopsys translate_off
defparam \sdram_wire_dq[19]~input .bus_hold = "false";
defparam \sdram_wire_dq[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y46_N15
cycloneive_io_ibuf \sdram_wire_dq[20]~input (
	.i(sdram_wire_dq[20]),
	.ibar(gnd),
	.o(\sdram_wire_dq[20]~input_o ));
// synopsys translate_off
defparam \sdram_wire_dq[20]~input .bus_hold = "false";
defparam \sdram_wire_dq[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y52_N22
cycloneive_io_ibuf \sdram_wire_dq[21]~input (
	.i(sdram_wire_dq[21]),
	.ibar(gnd),
	.o(\sdram_wire_dq[21]~input_o ));
// synopsys translate_off
defparam \sdram_wire_dq[21]~input .bus_hold = "false";
defparam \sdram_wire_dq[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y45_N22
cycloneive_io_ibuf \sdram_wire_dq[22]~input (
	.i(sdram_wire_dq[22]),
	.ibar(gnd),
	.o(\sdram_wire_dq[22]~input_o ));
// synopsys translate_off
defparam \sdram_wire_dq[22]~input .bus_hold = "false";
defparam \sdram_wire_dq[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y47_N15
cycloneive_io_ibuf \sdram_wire_dq[23]~input (
	.i(sdram_wire_dq[23]),
	.ibar(gnd),
	.o(\sdram_wire_dq[23]~input_o ));
// synopsys translate_off
defparam \sdram_wire_dq[23]~input .bus_hold = "false";
defparam \sdram_wire_dq[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y24_N1
cycloneive_io_ibuf \sdram_wire_dq[24]~input (
	.i(sdram_wire_dq[24]),
	.ibar(gnd),
	.o(\sdram_wire_dq[24]~input_o ));
// synopsys translate_off
defparam \sdram_wire_dq[24]~input .bus_hold = "false";
defparam \sdram_wire_dq[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y35_N15
cycloneive_io_ibuf \sdram_wire_dq[25]~input (
	.i(sdram_wire_dq[25]),
	.ibar(gnd),
	.o(\sdram_wire_dq[25]~input_o ));
// synopsys translate_off
defparam \sdram_wire_dq[25]~input .bus_hold = "false";
defparam \sdram_wire_dq[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y35_N8
cycloneive_io_ibuf \sdram_wire_dq[26]~input (
	.i(sdram_wire_dq[26]),
	.ibar(gnd),
	.o(\sdram_wire_dq[26]~input_o ));
// synopsys translate_off
defparam \sdram_wire_dq[26]~input .bus_hold = "false";
defparam \sdram_wire_dq[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y35_N1
cycloneive_io_ibuf \sdram_wire_dq[27]~input (
	.i(sdram_wire_dq[27]),
	.ibar(gnd),
	.o(\sdram_wire_dq[27]~input_o ));
// synopsys translate_off
defparam \sdram_wire_dq[27]~input .bus_hold = "false";
defparam \sdram_wire_dq[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y34_N22
cycloneive_io_ibuf \sdram_wire_dq[28]~input (
	.i(sdram_wire_dq[28]),
	.ibar(gnd),
	.o(\sdram_wire_dq[28]~input_o ));
// synopsys translate_off
defparam \sdram_wire_dq[28]~input .bus_hold = "false";
defparam \sdram_wire_dq[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y32_N15
cycloneive_io_ibuf \sdram_wire_dq[29]~input (
	.i(sdram_wire_dq[29]),
	.ibar(gnd),
	.o(\sdram_wire_dq[29]~input_o ));
// synopsys translate_off
defparam \sdram_wire_dq[29]~input .bus_hold = "false";
defparam \sdram_wire_dq[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y34_N15
cycloneive_io_ibuf \sdram_wire_dq[30]~input (
	.i(sdram_wire_dq[30]),
	.ibar(gnd),
	.o(\sdram_wire_dq[30]~input_o ));
// synopsys translate_off
defparam \sdram_wire_dq[30]~input .bus_hold = "false";
defparam \sdram_wire_dq[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y30_N8
cycloneive_io_ibuf \sdram_wire_dq[31]~input (
	.i(sdram_wire_dq[31]),
	.ibar(gnd),
	.o(\sdram_wire_dq[31]~input_o ));
// synopsys translate_off
defparam \sdram_wire_dq[31]~input .bus_hold = "false";
defparam \sdram_wire_dq[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X107_Y0_N1
cycloneive_io_ibuf \Cam_sdiod~input (
	.i(Cam_sdiod),
	.ibar(gnd),
	.o(\Cam_sdiod~input_o ));
// synopsys translate_off
defparam \Cam_sdiod~input .bus_hold = "false";
defparam \Cam_sdiod~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X5_Y0_N8
cycloneive_io_ibuf \SRAM_DQ[0]~input (
	.i(SRAM_DQ[0]),
	.ibar(gnd),
	.o(\SRAM_DQ[0]~input_o ));
// synopsys translate_off
defparam \SRAM_DQ[0]~input .bus_hold = "false";
defparam \SRAM_DQ[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X1_Y0_N1
cycloneive_io_ibuf \SRAM_DQ[1]~input (
	.i(SRAM_DQ[1]),
	.ibar(gnd),
	.o(\SRAM_DQ[1]~input_o ));
// synopsys translate_off
defparam \SRAM_DQ[1]~input .bus_hold = "false";
defparam \SRAM_DQ[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X9_Y0_N22
cycloneive_io_ibuf \SRAM_DQ[2]~input (
	.i(SRAM_DQ[2]),
	.ibar(gnd),
	.o(\SRAM_DQ[2]~input_o ));
// synopsys translate_off
defparam \SRAM_DQ[2]~input .bus_hold = "false";
defparam \SRAM_DQ[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X9_Y0_N15
cycloneive_io_ibuf \SRAM_DQ[3]~input (
	.i(SRAM_DQ[3]),
	.ibar(gnd),
	.o(\SRAM_DQ[3]~input_o ));
// synopsys translate_off
defparam \SRAM_DQ[3]~input .bus_hold = "false";
defparam \SRAM_DQ[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X7_Y0_N15
cycloneive_io_ibuf \SRAM_DQ[4]~input (
	.i(SRAM_DQ[4]),
	.ibar(gnd),
	.o(\SRAM_DQ[4]~input_o ));
// synopsys translate_off
defparam \SRAM_DQ[4]~input .bus_hold = "false";
defparam \SRAM_DQ[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X11_Y0_N22
cycloneive_io_ibuf \SRAM_DQ[5]~input (
	.i(SRAM_DQ[5]),
	.ibar(gnd),
	.o(\SRAM_DQ[5]~input_o ));
// synopsys translate_off
defparam \SRAM_DQ[5]~input .bus_hold = "false";
defparam \SRAM_DQ[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X11_Y0_N15
cycloneive_io_ibuf \SRAM_DQ[6]~input (
	.i(SRAM_DQ[6]),
	.ibar(gnd),
	.o(\SRAM_DQ[6]~input_o ));
// synopsys translate_off
defparam \SRAM_DQ[6]~input .bus_hold = "false";
defparam \SRAM_DQ[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X20_Y0_N8
cycloneive_io_ibuf \SRAM_DQ[7]~input (
	.i(SRAM_DQ[7]),
	.ibar(gnd),
	.o(\SRAM_DQ[7]~input_o ));
// synopsys translate_off
defparam \SRAM_DQ[7]~input .bus_hold = "false";
defparam \SRAM_DQ[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y21_N15
cycloneive_io_ibuf \SRAM_DQ[8]~input (
	.i(SRAM_DQ[8]),
	.ibar(gnd),
	.o(\SRAM_DQ[8]~input_o ));
// synopsys translate_off
defparam \SRAM_DQ[8]~input .bus_hold = "false";
defparam \SRAM_DQ[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y22_N22
cycloneive_io_ibuf \SRAM_DQ[9]~input (
	.i(SRAM_DQ[9]),
	.ibar(gnd),
	.o(\SRAM_DQ[9]~input_o ));
// synopsys translate_off
defparam \SRAM_DQ[9]~input .bus_hold = "false";
defparam \SRAM_DQ[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y17_N15
cycloneive_io_ibuf \SRAM_DQ[10]~input (
	.i(SRAM_DQ[10]),
	.ibar(gnd),
	.o(\SRAM_DQ[10]~input_o ));
// synopsys translate_off
defparam \SRAM_DQ[10]~input .bus_hold = "false";
defparam \SRAM_DQ[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y16_N15
cycloneive_io_ibuf \SRAM_DQ[11]~input (
	.i(SRAM_DQ[11]),
	.ibar(gnd),
	.o(\SRAM_DQ[11]~input_o ));
// synopsys translate_off
defparam \SRAM_DQ[11]~input .bus_hold = "false";
defparam \SRAM_DQ[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y7_N8
cycloneive_io_ibuf \SRAM_DQ[12]~input (
	.i(SRAM_DQ[12]),
	.ibar(gnd),
	.o(\SRAM_DQ[12]~input_o ));
// synopsys translate_off
defparam \SRAM_DQ[12]~input .bus_hold = "false";
defparam \SRAM_DQ[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X3_Y0_N22
cycloneive_io_ibuf \SRAM_DQ[13]~input (
	.i(SRAM_DQ[13]),
	.ibar(gnd),
	.o(\SRAM_DQ[13]~input_o ));
// synopsys translate_off
defparam \SRAM_DQ[13]~input .bus_hold = "false";
defparam \SRAM_DQ[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X7_Y0_N22
cycloneive_io_ibuf \SRAM_DQ[14]~input (
	.i(SRAM_DQ[14]),
	.ibar(gnd),
	.o(\SRAM_DQ[14]~input_o ));
// synopsys translate_off
defparam \SRAM_DQ[14]~input .bus_hold = "false";
defparam \SRAM_DQ[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X3_Y0_N15
cycloneive_io_ibuf \SRAM_DQ[15]~input (
	.i(SRAM_DQ[15]),
	.ibar(gnd),
	.o(\SRAM_DQ[15]~input_o ));
// synopsys translate_off
defparam \SRAM_DQ[15]~input .bus_hold = "false";
defparam \SRAM_DQ[15]~input .simulate_z_as = "z";
// synopsys translate_on

assign Cam_pwdn = \Cam_pwdn~output_o ;

assign Cam_reset_N = \Cam_reset_N~output_o ;

assign Cam_sdioc = \Cam_sdioc~output_o ;

assign Cam_xclk = \Cam_xclk~output_o ;

assign VGA_R[0] = \VGA_R[0]~output_o ;

assign VGA_R[1] = \VGA_R[1]~output_o ;

assign VGA_R[2] = \VGA_R[2]~output_o ;

assign VGA_R[3] = \VGA_R[3]~output_o ;

assign VGA_R[4] = \VGA_R[4]~output_o ;

assign VGA_R[5] = \VGA_R[5]~output_o ;

assign VGA_R[6] = \VGA_R[6]~output_o ;

assign VGA_R[7] = \VGA_R[7]~output_o ;

assign VGA_G[0] = \VGA_G[0]~output_o ;

assign VGA_G[1] = \VGA_G[1]~output_o ;

assign VGA_G[2] = \VGA_G[2]~output_o ;

assign VGA_G[3] = \VGA_G[3]~output_o ;

assign VGA_G[4] = \VGA_G[4]~output_o ;

assign VGA_G[5] = \VGA_G[5]~output_o ;

assign VGA_G[6] = \VGA_G[6]~output_o ;

assign VGA_G[7] = \VGA_G[7]~output_o ;

assign VGA_B[0] = \VGA_B[0]~output_o ;

assign VGA_B[1] = \VGA_B[1]~output_o ;

assign VGA_B[2] = \VGA_B[2]~output_o ;

assign VGA_B[3] = \VGA_B[3]~output_o ;

assign VGA_B[4] = \VGA_B[4]~output_o ;

assign VGA_B[5] = \VGA_B[5]~output_o ;

assign VGA_B[6] = \VGA_B[6]~output_o ;

assign VGA_B[7] = \VGA_B[7]~output_o ;

assign VGA_CLK = \VGA_CLK~output_o ;

assign VGA_SYNC_N = \VGA_SYNC_N~output_o ;

assign VGA_BLANK_N = \VGA_BLANK_N~output_o ;

assign VGA_VS = \VGA_VS~output_o ;

assign VGA_HS = \VGA_HS~output_o ;

assign SRAM_ADDR[0] = \SRAM_ADDR[0]~output_o ;

assign SRAM_ADDR[1] = \SRAM_ADDR[1]~output_o ;

assign SRAM_ADDR[2] = \SRAM_ADDR[2]~output_o ;

assign SRAM_ADDR[3] = \SRAM_ADDR[3]~output_o ;

assign SRAM_ADDR[4] = \SRAM_ADDR[4]~output_o ;

assign SRAM_ADDR[5] = \SRAM_ADDR[5]~output_o ;

assign SRAM_ADDR[6] = \SRAM_ADDR[6]~output_o ;

assign SRAM_ADDR[7] = \SRAM_ADDR[7]~output_o ;

assign SRAM_ADDR[8] = \SRAM_ADDR[8]~output_o ;

assign SRAM_ADDR[9] = \SRAM_ADDR[9]~output_o ;

assign SRAM_ADDR[10] = \SRAM_ADDR[10]~output_o ;

assign SRAM_ADDR[11] = \SRAM_ADDR[11]~output_o ;

assign SRAM_ADDR[12] = \SRAM_ADDR[12]~output_o ;

assign SRAM_ADDR[13] = \SRAM_ADDR[13]~output_o ;

assign SRAM_ADDR[14] = \SRAM_ADDR[14]~output_o ;

assign SRAM_ADDR[15] = \SRAM_ADDR[15]~output_o ;

assign SRAM_ADDR[16] = \SRAM_ADDR[16]~output_o ;

assign SRAM_ADDR[17] = \SRAM_ADDR[17]~output_o ;

assign SRAM_ADDR[18] = \SRAM_ADDR[18]~output_o ;

assign SRAM_ADDR[19] = \SRAM_ADDR[19]~output_o ;

assign SRAM_OE_N = \SRAM_OE_N~output_o ;

assign SRAM_WE_N = \SRAM_WE_N~output_o ;

assign SRAM_CE_N = \SRAM_CE_N~output_o ;

assign SRAM_LB_N = \SRAM_LB_N~output_o ;

assign SRAM_UB_N = \SRAM_UB_N~output_o ;

assign LEDR1 = \LEDR1~output_o ;

assign LEDR2 = \LEDR2~output_o ;

assign LEDR3 = \LEDR3~output_o ;

assign LEDR4 = \LEDR4~output_o ;

assign LEDR5 = \LEDR5~output_o ;

assign LEDR6 = \LEDR6~output_o ;

assign LEDR7 = \LEDR7~output_o ;

assign HEX0[0] = \HEX0[0]~output_o ;

assign HEX0[1] = \HEX0[1]~output_o ;

assign HEX0[2] = \HEX0[2]~output_o ;

assign HEX0[3] = \HEX0[3]~output_o ;

assign HEX0[4] = \HEX0[4]~output_o ;

assign HEX0[5] = \HEX0[5]~output_o ;

assign HEX0[6] = \HEX0[6]~output_o ;

assign HEX1[0] = \HEX1[0]~output_o ;

assign HEX1[1] = \HEX1[1]~output_o ;

assign HEX1[2] = \HEX1[2]~output_o ;

assign HEX1[3] = \HEX1[3]~output_o ;

assign HEX1[4] = \HEX1[4]~output_o ;

assign HEX1[5] = \HEX1[5]~output_o ;

assign HEX1[6] = \HEX1[6]~output_o ;

assign HEX2[0] = \HEX2[0]~output_o ;

assign HEX2[1] = \HEX2[1]~output_o ;

assign HEX2[2] = \HEX2[2]~output_o ;

assign HEX2[3] = \HEX2[3]~output_o ;

assign HEX2[4] = \HEX2[4]~output_o ;

assign HEX2[5] = \HEX2[5]~output_o ;

assign HEX2[6] = \HEX2[6]~output_o ;

assign HEX3[0] = \HEX3[0]~output_o ;

assign HEX3[1] = \HEX3[1]~output_o ;

assign HEX3[2] = \HEX3[2]~output_o ;

assign HEX3[3] = \HEX3[3]~output_o ;

assign HEX3[4] = \HEX3[4]~output_o ;

assign HEX3[5] = \HEX3[5]~output_o ;

assign HEX3[6] = \HEX3[6]~output_o ;

assign HEX4[0] = \HEX4[0]~output_o ;

assign HEX4[1] = \HEX4[1]~output_o ;

assign HEX4[2] = \HEX4[2]~output_o ;

assign HEX4[3] = \HEX4[3]~output_o ;

assign HEX4[4] = \HEX4[4]~output_o ;

assign HEX4[5] = \HEX4[5]~output_o ;

assign HEX4[6] = \HEX4[6]~output_o ;

assign HEX5[0] = \HEX5[0]~output_o ;

assign HEX5[1] = \HEX5[1]~output_o ;

assign HEX5[2] = \HEX5[2]~output_o ;

assign HEX5[3] = \HEX5[3]~output_o ;

assign HEX5[4] = \HEX5[4]~output_o ;

assign HEX5[5] = \HEX5[5]~output_o ;

assign HEX5[6] = \HEX5[6]~output_o ;

assign HEX6[0] = \HEX6[0]~output_o ;

assign HEX6[1] = \HEX6[1]~output_o ;

assign HEX6[2] = \HEX6[2]~output_o ;

assign HEX6[3] = \HEX6[3]~output_o ;

assign HEX6[4] = \HEX6[4]~output_o ;

assign HEX6[5] = \HEX6[5]~output_o ;

assign HEX6[6] = \HEX6[6]~output_o ;

assign HEX7[0] = \HEX7[0]~output_o ;

assign HEX7[1] = \HEX7[1]~output_o ;

assign HEX7[2] = \HEX7[2]~output_o ;

assign HEX7[3] = \HEX7[3]~output_o ;

assign HEX7[4] = \HEX7[4]~output_o ;

assign HEX7[5] = \HEX7[5]~output_o ;

assign HEX7[6] = \HEX7[6]~output_o ;

assign sdram_wire_addr[0] = \sdram_wire_addr[0]~output_o ;

assign sdram_wire_addr[1] = \sdram_wire_addr[1]~output_o ;

assign sdram_wire_addr[2] = \sdram_wire_addr[2]~output_o ;

assign sdram_wire_addr[3] = \sdram_wire_addr[3]~output_o ;

assign sdram_wire_addr[4] = \sdram_wire_addr[4]~output_o ;

assign sdram_wire_addr[5] = \sdram_wire_addr[5]~output_o ;

assign sdram_wire_addr[6] = \sdram_wire_addr[6]~output_o ;

assign sdram_wire_addr[7] = \sdram_wire_addr[7]~output_o ;

assign sdram_wire_addr[8] = \sdram_wire_addr[8]~output_o ;

assign sdram_wire_addr[9] = \sdram_wire_addr[9]~output_o ;

assign sdram_wire_addr[10] = \sdram_wire_addr[10]~output_o ;

assign sdram_wire_addr[11] = \sdram_wire_addr[11]~output_o ;

assign sdram_wire_addr[12] = \sdram_wire_addr[12]~output_o ;

assign sdram_wire_ba[0] = \sdram_wire_ba[0]~output_o ;

assign sdram_wire_ba[1] = \sdram_wire_ba[1]~output_o ;

assign sdram_wire_cas_n = \sdram_wire_cas_n~output_o ;

assign sdram_wire_cke = \sdram_wire_cke~output_o ;

assign sdram_wire_cs_n = \sdram_wire_cs_n~output_o ;

assign sdram_wire_dqm[0] = \sdram_wire_dqm[0]~output_o ;

assign sdram_wire_dqm[1] = \sdram_wire_dqm[1]~output_o ;

assign sdram_wire_dqm[2] = \sdram_wire_dqm[2]~output_o ;

assign sdram_wire_dqm[3] = \sdram_wire_dqm[3]~output_o ;

assign sdram_wire_ras_n = \sdram_wire_ras_n~output_o ;

assign sdram_wire_we_n = \sdram_wire_we_n~output_o ;

assign sdram_wire_clk = \sdram_wire_clk~output_o ;

assign sdram_wire_dq[0] = \sdram_wire_dq[0]~output_o ;

assign sdram_wire_dq[1] = \sdram_wire_dq[1]~output_o ;

assign sdram_wire_dq[2] = \sdram_wire_dq[2]~output_o ;

assign sdram_wire_dq[3] = \sdram_wire_dq[3]~output_o ;

assign sdram_wire_dq[4] = \sdram_wire_dq[4]~output_o ;

assign sdram_wire_dq[5] = \sdram_wire_dq[5]~output_o ;

assign sdram_wire_dq[6] = \sdram_wire_dq[6]~output_o ;

assign sdram_wire_dq[7] = \sdram_wire_dq[7]~output_o ;

assign sdram_wire_dq[8] = \sdram_wire_dq[8]~output_o ;

assign sdram_wire_dq[9] = \sdram_wire_dq[9]~output_o ;

assign sdram_wire_dq[10] = \sdram_wire_dq[10]~output_o ;

assign sdram_wire_dq[11] = \sdram_wire_dq[11]~output_o ;

assign sdram_wire_dq[12] = \sdram_wire_dq[12]~output_o ;

assign sdram_wire_dq[13] = \sdram_wire_dq[13]~output_o ;

assign sdram_wire_dq[14] = \sdram_wire_dq[14]~output_o ;

assign sdram_wire_dq[15] = \sdram_wire_dq[15]~output_o ;

assign sdram_wire_dq[16] = \sdram_wire_dq[16]~output_o ;

assign sdram_wire_dq[17] = \sdram_wire_dq[17]~output_o ;

assign sdram_wire_dq[18] = \sdram_wire_dq[18]~output_o ;

assign sdram_wire_dq[19] = \sdram_wire_dq[19]~output_o ;

assign sdram_wire_dq[20] = \sdram_wire_dq[20]~output_o ;

assign sdram_wire_dq[21] = \sdram_wire_dq[21]~output_o ;

assign sdram_wire_dq[22] = \sdram_wire_dq[22]~output_o ;

assign sdram_wire_dq[23] = \sdram_wire_dq[23]~output_o ;

assign sdram_wire_dq[24] = \sdram_wire_dq[24]~output_o ;

assign sdram_wire_dq[25] = \sdram_wire_dq[25]~output_o ;

assign sdram_wire_dq[26] = \sdram_wire_dq[26]~output_o ;

assign sdram_wire_dq[27] = \sdram_wire_dq[27]~output_o ;

assign sdram_wire_dq[28] = \sdram_wire_dq[28]~output_o ;

assign sdram_wire_dq[29] = \sdram_wire_dq[29]~output_o ;

assign sdram_wire_dq[30] = \sdram_wire_dq[30]~output_o ;

assign sdram_wire_dq[31] = \sdram_wire_dq[31]~output_o ;

assign Cam_sdiod = \Cam_sdiod~output_o ;

assign SRAM_DQ[0] = \SRAM_DQ[0]~output_o ;

assign SRAM_DQ[1] = \SRAM_DQ[1]~output_o ;

assign SRAM_DQ[2] = \SRAM_DQ[2]~output_o ;

assign SRAM_DQ[3] = \SRAM_DQ[3]~output_o ;

assign SRAM_DQ[4] = \SRAM_DQ[4]~output_o ;

assign SRAM_DQ[5] = \SRAM_DQ[5]~output_o ;

assign SRAM_DQ[6] = \SRAM_DQ[6]~output_o ;

assign SRAM_DQ[7] = \SRAM_DQ[7]~output_o ;

assign SRAM_DQ[8] = \SRAM_DQ[8]~output_o ;

assign SRAM_DQ[9] = \SRAM_DQ[9]~output_o ;

assign SRAM_DQ[10] = \SRAM_DQ[10]~output_o ;

assign SRAM_DQ[11] = \SRAM_DQ[11]~output_o ;

assign SRAM_DQ[12] = \SRAM_DQ[12]~output_o ;

assign SRAM_DQ[13] = \SRAM_DQ[13]~output_o ;

assign SRAM_DQ[14] = \SRAM_DQ[14]~output_o ;

assign SRAM_DQ[15] = \SRAM_DQ[15]~output_o ;

endmodule
