// Seed: 3964565970
`timescale 1ps / 1 ps
module module_0 (
    output id_0
    , id_6, id_7,
    output logic id_1,
    input id_2,
    input id_3,
    input id_4,
    input logic id_5
    , id_8
);
  type_12(
      1'h0, 1 & id_0[{1'b0, 'b0}], id_3
  );
  logic id_9;
endmodule
