/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire [13:0] _03_;
  reg [14:0] celloutsig_0_0z;
  reg [9:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_15z;
  wire [2:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [3:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [2:0] celloutsig_0_23z;
  wire [5:0] celloutsig_0_24z;
  wire [5:0] celloutsig_0_25z;
  wire celloutsig_0_27z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [2:0] celloutsig_0_31z;
  wire celloutsig_0_33z;
  wire [3:0] celloutsig_0_35z;
  wire [3:0] celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire celloutsig_0_38z;
  wire celloutsig_0_39z;
  wire [3:0] celloutsig_0_3z;
  wire [2:0] celloutsig_0_41z;
  wire celloutsig_0_4z;
  wire celloutsig_0_50z;
  wire celloutsig_0_55z;
  reg [19:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_70z;
  wire [28:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_92z;
  wire celloutsig_0_93z;
  wire [12:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [5:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [14:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [2:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [6:0] celloutsig_1_5z;
  wire [6:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  reg [8:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [191:0] clkin_data;
  wire [191:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_33z = !(celloutsig_0_31z[2] ? celloutsig_0_16z[1] : celloutsig_0_0z[9]);
  assign celloutsig_0_37z = !(celloutsig_0_5z[19] ? celloutsig_0_4z : celloutsig_0_2z);
  assign celloutsig_0_38z = !(celloutsig_0_36z[1] ? celloutsig_0_0z[5] : celloutsig_0_10z[4]);
  assign celloutsig_0_39z = !(celloutsig_0_0z[7] ? celloutsig_0_24z[3] : celloutsig_0_37z);
  assign celloutsig_0_50z = !(celloutsig_0_25z[1] ? celloutsig_0_27z : celloutsig_0_41z[2]);
  assign celloutsig_0_55z = !(celloutsig_0_13z ? celloutsig_0_25z[1] : celloutsig_0_50z);
  assign celloutsig_0_8z = !(celloutsig_0_1z ? celloutsig_0_4z : in_data[12]);
  assign celloutsig_0_93z = !(celloutsig_0_24z[2] ? celloutsig_0_33z : celloutsig_0_55z);
  assign celloutsig_1_1z = !(celloutsig_1_0z ? celloutsig_1_0z : in_data[158]);
  assign celloutsig_1_2z = !(celloutsig_1_1z ? celloutsig_1_1z : in_data[109]);
  assign celloutsig_1_9z = !(celloutsig_1_8z[2] ? celloutsig_1_4z : celloutsig_1_2z);
  assign celloutsig_1_10z = !(celloutsig_1_2z ? in_data[110] : celloutsig_1_2z);
  assign celloutsig_1_12z = !(celloutsig_1_10z ? celloutsig_1_4z : celloutsig_1_0z);
  assign celloutsig_1_13z = !(in_data[102] ? celloutsig_1_7z : celloutsig_1_4z);
  assign celloutsig_1_14z = !(in_data[103] ? celloutsig_1_13z : celloutsig_1_8z[7]);
  assign celloutsig_1_17z = !(celloutsig_1_15z ? celloutsig_1_3z[1] : celloutsig_1_14z);
  assign celloutsig_0_12z = !(celloutsig_0_2z ? celloutsig_0_0z[9] : celloutsig_0_1z);
  assign celloutsig_0_13z = !(celloutsig_0_5z[19] ? celloutsig_0_11z : celloutsig_0_6z);
  assign celloutsig_0_17z = !(celloutsig_0_12z ? celloutsig_0_6z : celloutsig_0_12z);
  assign celloutsig_0_2z = !(celloutsig_0_0z[2] ? celloutsig_0_0z[1] : celloutsig_0_1z);
  assign celloutsig_0_29z = !(celloutsig_0_17z ? celloutsig_0_2z : celloutsig_0_23z[1]);
  assign celloutsig_0_4z = in_data[10] | ~(celloutsig_0_2z);
  assign celloutsig_0_6z = celloutsig_0_1z | ~(celloutsig_0_0z[3]);
  assign celloutsig_0_70z = celloutsig_0_35z[0] | ~(celloutsig_0_55z);
  assign celloutsig_0_92z = celloutsig_0_39z | ~(celloutsig_0_70z);
  assign celloutsig_1_0z = in_data[141] | ~(in_data[119]);
  assign celloutsig_1_4z = celloutsig_1_0z | ~(celloutsig_1_2z);
  assign celloutsig_1_7z = celloutsig_1_6z[2] | ~(celloutsig_1_5z[6]);
  assign celloutsig_1_15z = celloutsig_1_13z | ~(celloutsig_1_12z);
  assign celloutsig_0_11z = celloutsig_0_1z | ~(celloutsig_0_7z[7]);
  assign celloutsig_1_18z = celloutsig_1_15z | ~(celloutsig_1_12z);
  assign celloutsig_0_1z = celloutsig_0_0z[11] | ~(celloutsig_0_0z[5]);
  assign celloutsig_0_15z = in_data[6] | ~(celloutsig_0_3z[3]);
  assign celloutsig_0_19z = celloutsig_0_9z[4] | ~(celloutsig_0_12z);
  assign celloutsig_0_22z = celloutsig_0_12z | ~(_02_);
  assign celloutsig_0_27z = celloutsig_0_21z[3] | ~(celloutsig_0_1z);
  assign celloutsig_0_31z = { in_data[93], celloutsig_0_1z, celloutsig_0_22z } + { celloutsig_0_9z[8], celloutsig_0_19z, celloutsig_0_17z };
  assign celloutsig_0_3z = celloutsig_0_0z[7:4] + celloutsig_0_0z[4:1];
  assign celloutsig_0_35z = { celloutsig_0_5z[0], celloutsig_0_19z, celloutsig_0_15z, celloutsig_0_22z } + { _02_, _03_[8], _01_, celloutsig_0_4z };
  assign celloutsig_0_36z = { _01_, _00_, _03_[5:4] } + { celloutsig_0_25z[2:0], celloutsig_0_29z };
  assign celloutsig_0_41z = { celloutsig_0_31z[0], celloutsig_0_19z, celloutsig_0_38z } + { celloutsig_0_19z, celloutsig_0_37z, celloutsig_0_2z };
  assign celloutsig_0_7z = { celloutsig_0_5z[14:3], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_6z } + in_data[80:52];
  assign celloutsig_0_9z = in_data[59:47] + { celloutsig_0_5z[8:1], celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_1z };
  assign celloutsig_1_3z = { celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_2z } + { celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_2z };
  assign celloutsig_1_5z = { celloutsig_1_3z[2:1], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_4z } + { celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_2z };
  assign celloutsig_1_6z = in_data[125:119] + { celloutsig_1_5z[6:1], celloutsig_1_1z };
  assign celloutsig_1_11z = { celloutsig_1_8z[2:0], celloutsig_1_3z } + { celloutsig_1_8z[8:4], celloutsig_1_7z };
  assign celloutsig_1_19z = { celloutsig_1_3z[1:0], celloutsig_1_4z, celloutsig_1_9z, celloutsig_1_2z, celloutsig_1_15z, celloutsig_1_10z, celloutsig_1_15z, celloutsig_1_11z, celloutsig_1_18z } + { celloutsig_1_11z[3:1], celloutsig_1_14z, celloutsig_1_17z, celloutsig_1_8z, celloutsig_1_1z };
  assign celloutsig_0_16z = { celloutsig_0_0z[8:7], celloutsig_0_13z } + { celloutsig_0_7z[24:23], celloutsig_0_13z };
  assign celloutsig_0_21z = celloutsig_0_5z[7:4] + { celloutsig_0_16z, celloutsig_0_1z };
  assign celloutsig_0_23z = { celloutsig_0_7z[16], celloutsig_0_17z, celloutsig_0_4z } + { celloutsig_0_16z[2:1], celloutsig_0_19z };
  assign celloutsig_0_24z = { celloutsig_0_9z[3:0], celloutsig_0_2z, celloutsig_0_22z } + { celloutsig_0_0z[12:10], celloutsig_0_16z };
  assign celloutsig_0_25z = { celloutsig_0_21z[2:0], celloutsig_0_12z, celloutsig_0_22z, celloutsig_0_15z } + { celloutsig_0_10z[2:1], celloutsig_0_21z };
  reg [6:0] _57_;
  always_ff @(negedge clkin_data[128], negedge clkin_data[64])
    if (!clkin_data[64]) _57_ <= 7'h00;
    else _57_ <= { celloutsig_0_5z[19:14], celloutsig_0_6z };
  assign { _03_[10], _02_, _03_[8], _01_, _00_, _03_[5:4] } = _57_;
  always_latch
    if (clkin_data[64]) celloutsig_0_0z = 15'h0000;
    else if (!celloutsig_1_19z[0]) celloutsig_0_0z = in_data[27:13];
  always_latch
    if (!clkin_data[64]) celloutsig_0_5z = 20'h00000;
    else if (!clkin_data[0]) celloutsig_0_5z = { in_data[62:60], celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_0z };
  always_latch
    if (!clkin_data[64]) celloutsig_0_10z = 10'h000;
    else if (!clkin_data[0]) celloutsig_0_10z = { celloutsig_0_0z[9:2], celloutsig_0_1z, celloutsig_0_8z };
  always_latch
    if (clkin_data[96]) celloutsig_1_8z = 9'h000;
    else if (!clkin_data[32]) celloutsig_1_8z = { celloutsig_1_6z[4:0], celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_0z };
  assign { _03_[13:11], _03_[9], _03_[7:6], _03_[3:0] } = { celloutsig_0_11z, celloutsig_0_15z, celloutsig_0_13z, _02_, _01_, _00_, celloutsig_0_27z, celloutsig_0_31z };
  assign { out_data[128], out_data[110:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_92z, celloutsig_0_93z };
endmodule
