Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Sat Oct 26 01:23:29 2019
| Host         : kasai.inf.ed.ac.uk running 64-bit Scientific Linux release 7.6 (Nitrogen)
| Command      : report_bus_skew -warn_on_violation -file top_bus_skew_routed.rpt -pb top_bus_skew_routed.pb -rpx top_bus_skew_routed.rpx
| Design       : top
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------------------------------------------------------------

Bus Skew Report

Table of Contents
-----------------
1. Bus Skew Report Summary
2. Bus Skew Report Per Constraint

1. Bus Skew Report Summary
--------------------------

Id  Position  From                            To                              Corner  Requirement(ns)  Actual(ns)  Slack(ns)
--  --------  ------------------------------  ------------------------------  ------  ---------------  ----------  ---------
1   29        [get_cells {u_cpu/u_control_unit/px_*_reg[*]}]
                                              [get_cells u_dvi_display/u_frame_buffer/*]
                                                                              Slow             20.000       8.894     11.106
2   31        [get_cells u_dvi_display/u_frame_buffer/fb_memory_reg*]
                                              [get_cells {u_cpu/u_control_unit/px_read_data_r_reg[*]}]
                                                                              Slow              8.000       4.818      3.182


2. Bus Skew Report Per Constraint
---------------------------------

Id: 1
set_bus_skew -from [get_cells {u_cpu/u_control_unit/px_*_reg[*]}] -to [get_cells u_dvi_display/u_frame_buffer/*] 20.000
Requirement: 20.000ns
Endpoints: 865

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
cpu_clk               pixel_clk             u_dvi_display/u_frame_buffer/fb_memory_reg_0_11/ADDRARDADDR[15]
                                                                            u_dvi_display/u_frame_buffer/fb_memory_reg_1_18/DIADI[0]
                                                                                                            Slow         8.894     11.106


Slack (MET) :             11.106ns  (requirement - actual skew)
  Endpoint Source:        u_cpu/u_control_unit/px_address_r_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk)
  Endpoint Destination:   u_dvi_display/u_frame_buffer/fb_memory_reg_0_11/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by pixel_clk)
  Reference Source:       u_cpu/u_control_unit/px_write_data_r_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk)
  Reference Destination:  u_dvi_display/u_frame_buffer/fb_memory_reg_1_18/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by pixel_clk)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            20.000ns
  Endpoint Relative Delay:    6.101ns
  Reference Relative Delay:  -2.990ns
  Relative CRPR:              0.616ns
  Uncertainty:                0.419ns
  Actual Bus Skew:            8.894ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2797, routed)        1.968    -0.748    u_cpu/u_control_unit/clk
    SLICE_X105Y117       FDCE                                         r  u_cpu/u_control_unit/px_address_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y117       FDCE (Prop_fdce_C_Q)         0.456    -0.292 r  u_cpu/u_control_unit/px_address_r_reg[15]/Q
                         net (fo=4, routed)           1.043     0.751    u_dvi_display/u_frame_buffer/px_row_address[7]
    SLICE_X105Y112       LUT4 (Prop_lut4_I3_O)        0.124     0.875 r  u_dvi_display/u_frame_buffer/fb_memory_reg_1_21_i_2/O
                         net (fo=22, routed)          6.408     7.283    u_dvi_display/u_frame_buffer/fb_memory_reg_1_21_i_2_n_0
    RAMB36_X2Y22         RAMB36E1                                     r  u_dvi_display/u_frame_buffer/fb_memory_reg_0_11/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           1.612     1.612    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    -1.813 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    -0.088    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         1.694     1.697    u_dvi_display/u_frame_buffer/clk
    RAMB36_X2Y22         RAMB36E1                                     r  u_dvi_display/u_frame_buffer/fb_memory_reg_0_11/CLKARDCLK
                         clock pessimism              0.000     1.697    
    RAMB36_X2Y22         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515     1.182    u_dvi_display/u_frame_buffer/fb_memory_reg_0_11
  -------------------------------------------------------------------
                         data arrival                           7.283    
                         clock arrival                          1.182    
  -------------------------------------------------------------------
                         relative delay                         6.101    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2797, routed)        1.772    -1.397    u_cpu/u_control_unit/clk
    SLICE_X103Y119       FDCE                                         r  u_cpu/u_control_unit/px_write_data_r_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y119       FDCE (Prop_fdce_C_Q)         0.367    -1.030 r  u_cpu/u_control_unit/px_write_data_r_reg[18]/Q
                         net (fo=3, routed)           0.452    -0.577    u_dvi_display/u_frame_buffer/px_write_data[18]
    RAMB36_X5Y24         RAMB36E1                                     r  u_dvi_display/u_frame_buffer/fb_memory_reg_1_18/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           1.806     1.806    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         2.004     2.007    u_dvi_display/u_frame_buffer/clk
    RAMB36_X5Y24         RAMB36E1                                     r  u_dvi_display/u_frame_buffer/fb_memory_reg_1_18/CLKARDCLK
                         clock pessimism              0.000     2.007    
    RAMB36_X5Y24         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.405     2.412    u_dvi_display/u_frame_buffer/fb_memory_reg_1_18
  -------------------------------------------------------------------
                         data arrival                          -0.577    
                         clock arrival                          2.412    
  -------------------------------------------------------------------
                         relative delay                        -2.990    



Id: 2
set_bus_skew -from [get_cells u_dvi_display/u_frame_buffer/fb_memory_reg*] -to [get_cells {u_cpu/u_control_unit/px_read_data_r_reg[*]}] 8.000
Requirement: 8.000ns
Endpoints: 16

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
pixel_clk             cpu_clk               u_cpu/u_control_unit/px_read_data_r_reg[11]/D
                                                                            u_cpu/u_control_unit/px_read_data_r_reg[15]/D
                                                                                                            Slow         4.818      3.182


Slack (MET) :             3.182ns  (requirement - actual skew)
  Endpoint Source:        u_dvi_display/u_frame_buffer/fb_memory_reg_0_11/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by pixel_clk)
  Endpoint Destination:   u_cpu/u_control_unit/px_read_data_r_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by cpu_clk)
  Reference Source:       u_dvi_display/u_frame_buffer/fb_memory_reg_1_15/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by pixel_clk)
  Reference Destination:  u_cpu/u_control_unit/px_read_data_r_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by cpu_clk)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            8.000ns
  Endpoint Relative Delay:    9.629ns
  Reference Relative Delay:   4.669ns
  Relative CRPR:              0.616ns
  Uncertainty:                0.474ns
  Actual Bus Skew:            4.818ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           1.806     1.806    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         1.884     1.887    u_dvi_display/u_frame_buffer/clk
    RAMB36_X2Y22         RAMB36E1                                     r  u_dvi_display/u_frame_buffer/fb_memory_reg_0_11/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y22         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     4.759 r  u_dvi_display/u_frame_buffer/fb_memory_reg_0_11/CASCADEOUTA
                         net (fo=1, routed)           0.065     4.825    u_dvi_display/u_frame_buffer/fb_memory_reg_0_11_n_0
    RAMB36_X2Y23         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     5.250 r  u_dvi_display/u_frame_buffer/fb_memory_reg_1_11/DOADO[0]
                         net (fo=2, routed)           2.940     8.190    u_cpu/u_control_unit/px_read_data[11]
    SLICE_X98Y116        LUT6 (Prop_lut6_I0_O)        0.124     8.314 r  u_cpu/u_control_unit/px_read_data_r[11]_i_1/O
                         net (fo=1, routed)           0.000     8.314    u_cpu/u_control_unit/px_read_data_nxt[11]
    SLICE_X98Y116        FDCE                                         r  u_cpu/u_control_unit/px_read_data_r_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2797, routed)        1.775    -1.394    u_cpu/u_control_unit/clk
    SLICE_X98Y116        FDCE                                         r  u_cpu/u_control_unit/px_read_data_r_reg[11]/C
                         clock pessimism              0.000    -1.394    
    SLICE_X98Y116        FDCE (Setup_fdce_C_D)        0.079    -1.315    u_cpu/u_control_unit/px_read_data_r_reg[11]
  -------------------------------------------------------------------
                         data arrival                           8.314    
                         clock arrival                         -1.315    
  -------------------------------------------------------------------
                         relative delay                         9.629    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           1.612     1.612    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    -1.813 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    -0.088    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         1.822     1.825    u_dvi_display/u_frame_buffer/clk
    RAMB36_X5Y26         RAMB36E1                                     r  u_dvi_display/u_frame_buffer/fb_memory_reg_1_15/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y26         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      1.353     3.178 r  u_dvi_display/u_frame_buffer/fb_memory_reg_1_15/DOADO[0]
                         net (fo=2, routed)           0.910     4.087    u_cpu/u_control_unit/px_read_data[15]
    SLICE_X105Y119       LUT6 (Prop_lut6_I0_O)        0.100     4.187 r  u_cpu/u_control_unit/px_read_data_r[15]_i_2/O
                         net (fo=1, routed)           0.000     4.187    u_cpu/u_control_unit/px_read_data_nxt[15]
    SLICE_X105Y119       FDCE                                         r  u_cpu/u_control_unit/px_read_data_r_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2797, routed)        1.965    -0.751    u_cpu/u_control_unit/clk
    SLICE_X105Y119       FDCE                                         r  u_cpu/u_control_unit/px_read_data_r_reg[15]/C
                         clock pessimism              0.000    -0.751    
    SLICE_X105Y119       FDCE (Hold_fdce_C_D)         0.270    -0.481    u_cpu/u_control_unit/px_read_data_r_reg[15]
  -------------------------------------------------------------------
                         data arrival                           4.187    
                         clock arrival                         -0.481    
  -------------------------------------------------------------------
                         relative delay                         4.669    



