

================================================================
== Vivado HLS Report for 'myproject'
================================================================
* Date:           Mon Nov  7 15:42:26 2022

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu9p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 3.574 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |        2|        2| 10.000 ns | 10.000 ns |    1|    1| function |
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|     21|        -|        -|    -|
|Expression           |        -|      -|        0|      873|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        -|      -|        -|        -|    -|
|Memory               |        -|      -|        -|        -|    -|
|Multiplexer          |        -|      -|        -|       36|    -|
|Register             |        -|      -|      752|        -|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |        0|     21|      752|      909|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1440|   2280|   788160|   394080|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |        0|   ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4320|   6840|  2364480|  1182240|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |        0|   ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    +-----------------------------------------------+-------------------------------------------+----------------+
    |                    Instance                   |                   Module                  |   Expression   |
    +-----------------------------------------------+-------------------------------------------+----------------+
    |myproject_am_addmul_12s_14s_12s_20_1_1_U7      |myproject_am_addmul_12s_14s_12s_20_1_1     | i0 * (i1 + i2) |
    |myproject_am_addmul_12s_14s_12s_20_1_1_U16     |myproject_am_addmul_12s_14s_12s_20_1_1     | i0 * (i1 + i2) |
    |myproject_am_submul_14s_12s_12s_20_1_1_U20     |myproject_am_submul_14s_12s_12s_20_1_1     | i0 * (i1 - i2) |
    |myproject_mac_mul_sub_12s_24s_24ns_24_1_1_U13  |myproject_mac_mul_sub_12s_24s_24ns_24_1_1  |  i0 * i1 - i2  |
    |myproject_mac_muladd_12s_24s_24ns_24_1_1_U6    |myproject_mac_muladd_12s_24s_24ns_24_1_1   |  i0 * i1 + i2  |
    |myproject_mul_mul_12s_12s_20_1_1_U1            |myproject_mul_mul_12s_12s_20_1_1           |     i0 * i1    |
    |myproject_mul_mul_12s_12s_20_1_1_U14           |myproject_mul_mul_12s_12s_20_1_1           |     i0 * i1    |
    |myproject_mul_mul_12s_12s_20_1_1_U15           |myproject_mul_mul_12s_12s_20_1_1           |     i0 * i1    |
    |myproject_mul_mul_12s_12s_20_1_1_U18           |myproject_mul_mul_12s_12s_20_1_1           |     i0 * i1    |
    |myproject_mul_mul_12s_12s_20_1_1_U19           |myproject_mul_mul_12s_12s_20_1_1           |     i0 * i1    |
    |myproject_mul_mul_12s_12s_24_1_1_U2            |myproject_mul_mul_12s_12s_24_1_1           |     i0 * i0    |
    |myproject_mul_mul_12s_12s_24_1_1_U4            |myproject_mul_mul_12s_12s_24_1_1           |     i0 * i0    |
    |myproject_mul_mul_12s_12s_24_1_1_U5            |myproject_mul_mul_12s_12s_24_1_1           |     i0 * i1    |
    |myproject_mul_mul_12s_13s_20_1_1_U8            |myproject_mul_mul_12s_13s_20_1_1           |     i0 * i1    |
    |myproject_mul_mul_12s_13s_25_1_1_U3            |myproject_mul_mul_12s_13s_25_1_1           |     i0 * i1    |
    |myproject_mul_mul_12s_14s_20_1_1_U11           |myproject_mul_mul_12s_14s_20_1_1           |     i0 * i1    |
    |myproject_mul_mul_12s_14s_20_1_1_U17           |myproject_mul_mul_12s_14s_20_1_1           |     i0 * i1    |
    |myproject_mul_mul_12s_15s_20_1_1_U12           |myproject_mul_mul_12s_15s_20_1_1           |     i0 * i1    |
    |myproject_mul_mul_12s_24s_24_1_1_U9            |myproject_mul_mul_12s_24s_24_1_1           |     i0 * i1    |
    |myproject_mul_mul_12s_24s_24_1_1_U10           |myproject_mul_mul_12s_24s_24_1_1           |     i0 * i1    |
    |myproject_mul_mul_6ns_12s_16_1_1_U21           |myproject_mul_mul_6ns_12s_16_1_1           |     i0 * i1    |
    +-----------------------------------------------+-------------------------------------------+----------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |add_ln1192_11_fu_748_p2           |     +    |      0|  0|  28|          24|          24|
    |add_ln1192_12_fu_765_p2           |     +    |      0|  0|  28|          24|          24|
    |add_ln1192_1_fu_307_p2            |     +    |      0|  0|  28|          24|          24|
    |add_ln1192_2_fu_529_p2            |     +    |      0|  0|  28|          24|          24|
    |add_ln1192_3_fu_541_p2            |     +    |      0|  0|  28|          24|          24|
    |add_ln1192_5_fu_380_p2            |     +    |      0|  0|  28|          28|          28|
    |add_ln1192_6_fu_591_p2            |     +    |      0|  0|  28|          28|          28|
    |add_ln1192_8_fu_664_p2            |     +    |      0|  0|  28|          24|          24|
    |add_ln1192_9_fu_692_p2            |     +    |      0|  0|  28|          24|          24|
    |ret_V_1_fu_640_p2                 |     +    |      0|  0|  28|          21|          28|
    |ret_V_2_fu_698_p2                 |     +    |      0|  0|  28|          16|          24|
    |ret_V_3_fu_805_p2                 |     +    |      0|  0|  28|          17|          24|
    |ret_V_5_fu_502_p2                 |     +    |      0|  0|  28|          20|          28|
    |ret_V_fu_564_p2                   |     +    |      0|  0|  28|          17|          24|
    |grp_fu_854_p2                     |     -    |      0|  0|  31|          24|          24|
    |r_V_16_fu_401_p2                  |     -    |      0|  0|  22|          15|          15|
    |r_V_17_fu_620_p2                  |     -    |      0|  0|  23|          16|          16|
    |r_V_20_fu_461_p2                  |     -    |      0|  0|  22|          15|          15|
    |ret_V_4_fu_483_p2                 |     -    |      0|  0|  35|          28|          28|
    |sub_ln1192_10_fu_735_p2           |     -    |      0|  0|  28|          24|          24|
    |sub_ln1192_11_fu_782_p2           |     -    |      0|  0|  28|          24|          24|
    |sub_ln1192_12_fu_799_p2           |     -    |      0|  0|  28|          24|          24|
    |sub_ln1192_13_fu_496_p2           |     -    |      0|  0|  28|          28|          28|
    |sub_ln1192_1_fu_330_p2            |     -    |      0|  0|  28|          24|          24|
    |sub_ln1192_2_fu_558_p2            |     -    |      0|  0|  28|          24|          24|
    |sub_ln1192_3_fu_367_p2            |     -    |      0|  0|  28|          28|          28|
    |sub_ln1192_4_fu_603_p2            |     -    |      0|  0|  28|          28|          28|
    |sub_ln1192_5_fu_634_p2            |     -    |      0|  0|  28|          28|          28|
    |sub_ln1192_7_fu_431_p2            |     -    |      0|  0|  31|          24|          24|
    |sub_ln1192_8_fu_679_p2            |     -    |      0|  0|  28|          24|          24|
    |sub_ln1192_9_fu_722_p2            |     -    |      0|  0|  31|           1|          24|
    |ap_block_pp0_stage0_01001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 873|         697|         758|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |x_V_ap_vld_in_sig  |   9|          2|    1|          2|
    |x_V_ap_vld_preg    |   9|          2|    1|          2|
    |x_V_blk_n          |   9|          2|    1|          2|
    |x_V_in_sig         |   9|          2|  192|        384|
    +-------------------+----+-----------+-----+-----------+
    |Total              |  36|          8|  195|        390|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------+-----+----+-----+-----------+
    |              Name              |  FF | LUT| Bits| Const Bits|
    +--------------------------------+-----+----+-----+-----------+
    |add_ln1192_5_reg_1060           |   24|   0|   28|          4|
    |ap_CS_fsm                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1         |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2         |    1|   0|    1|          0|
    |mul_ln1192_10_reg_1080          |   20|   0|   20|          0|
    |mul_ln1192_11_reg_1085          |   20|   0|   20|          0|
    |mul_ln1192_13_reg_1090          |   20|   0|   20|          0|
    |mul_ln1192_14_reg_1095          |   20|   0|   20|          0|
    |mul_ln1192_15_reg_1100          |   20|   0|   20|          0|
    |mul_ln1192_3_reg_1055           |   20|   0|   20|          0|
    |mul_ln1192_6_reg_1065           |   20|   0|   20|          0|
    |mul_ln1192_7_reg_1070           |   20|   0|   20|          0|
    |mul_ln1192_reg_988              |   20|   0|   20|          0|
    |p_Val2_5_reg_993                |   12|   0|   12|          0|
    |p_Val2_5_reg_993_pp0_iter1_reg  |   12|   0|   12|          0|
    |r_V_13_reg_1004                 |   24|   0|   24|          0|
    |r_V_14_reg_1016                 |   12|   0|   13|          1|
    |r_V_14_reg_1016_pp0_iter1_reg   |   12|   0|   13|          1|
    |r_V_4_reg_1026                  |   24|   0|   24|          0|
    |r_V_8_reg_1045                  |   24|   0|   24|          0|
    |sext_ln1117_reg_975             |   24|   0|   24|          0|
    |sext_ln1192_reg_969             |   20|   0|   20|          0|
    |sub_ln1192_1_reg_1050           |   24|   0|   24|          0|
    |sub_ln1192_7_reg_1075           |   24|   0|   24|          0|
    |tmp_1_reg_961                   |   12|   0|   12|          0|
    |tmp_1_reg_961_pp0_iter1_reg     |   12|   0|   12|          0|
    |tmp_2_reg_980                   |   12|   0|   12|          0|
    |tmp_2_reg_980_pp0_iter1_reg     |   12|   0|   12|          0|
    |tmp_4_reg_1010                  |   12|   0|   12|          0|
    |tmp_5_reg_1036                  |   12|   0|   12|          0|
    |tmp_5_reg_1036_pp0_iter1_reg    |   12|   0|   12|          0|
    |trunc_ln1192_1_reg_1031         |   20|   0|   20|          0|
    |trunc_ln1192_reg_1021           |   24|   0|   24|          0|
    |trunc_ln708_4_reg_1105          |   12|   0|   12|          0|
    |x_V_ap_vld_preg                 |    1|   0|    1|          0|
    |x_V_preg                        |  192|   0|  192|          0|
    +--------------------------------+-----+----+-----+-----------+
    |Total                           |  752|   0|  758|          6|
    +--------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |  in |    1| ap_ctrl_hs |   myproject  | return value |
|ap_rst        |  in |    1| ap_ctrl_hs |   myproject  | return value |
|ap_start      |  in |    1| ap_ctrl_hs |   myproject  | return value |
|ap_done       | out |    1| ap_ctrl_hs |   myproject  | return value |
|ap_idle       | out |    1| ap_ctrl_hs |   myproject  | return value |
|ap_ready      | out |    1| ap_ctrl_hs |   myproject  | return value |
|x_V_ap_vld    |  in |    1|   ap_vld   |      x_V     |    pointer   |
|x_V           |  in |  192|   ap_vld   |      x_V     |    pointer   |
|y_0_V         | out |   12|   ap_vld   |     y_0_V    |    pointer   |
|y_0_V_ap_vld  | out |    1|   ap_vld   |     y_0_V    |    pointer   |
|y_1_V         | out |   12|   ap_vld   |     y_1_V    |    pointer   |
|y_1_V_ap_vld  | out |    1|   ap_vld   |     y_1_V    |    pointer   |
|y_2_V         | out |   12|   ap_vld   |     y_2_V    |    pointer   |
|y_2_V_ap_vld  | out |    1|   ap_vld   |     y_2_V    |    pointer   |
|y_3_V         | out |   12|   ap_vld   |     y_3_V    |    pointer   |
|y_3_V_ap_vld  | out |    1|   ap_vld   |     y_3_V    |    pointer   |
|y_4_V         | out |   12|   ap_vld   |     y_4_V    |    pointer   |
|y_4_V_ap_vld  | out |    1|   ap_vld   |     y_4_V    |    pointer   |
+--------------+-----+-----+------------+--------------+--------------+

