
Ambiente de Verificación
========================

.. figure:: media/bg.png
   :scale: 50%

.. pull-quote::

   linux - docker - xilinx/vivado - gtkwave


Requerimientos
--------------

* Linux/Ubuntu
* make
* git
* docker.io
* approx 7G:naboo 25G:tatooine
* gtkwave

Repositorio
-----------


Github `Privado <https://github.com/mjalvar/ucr-verif>`__
`Público <https://github.com/mjalvar/ucr-verif-public>`__

::

        repo
        ├── Makefile
        ├── docker
        ├── sphinx
        ├── doc
        │   ├── index.html
        ├── sources
        │   ├── env.sh
        │   ├── counter
        │   └── mem-control
        └── test-sim
            ├── sim.vcd
            ├── top_sim.wdb
            ├── xelab.log
            ├── xsim.dir
            ├── xsim.log
            └── xvlog.log

Docker Imagen
-------------

Descargar la última imagen docker para el ambiente de verif:

::

   make pull

   docker images
   REPOSITORY             TAG       IMAGE ID       CREATED      SIZE
   mjalvar/vivado-naboo   v0.0.2    4c5906cbca51   7 days ago   20.6GB

Crear un container desde la imagen:

::

   make

   docker ps
   CONTAINER ID   IMAGE                         COMMAND   CREATED         STATUS         PORTS     NAMES
   0e9b398d2f92   mjalvar/vivado-naboo:v0.0.2   "bash"    3 seconds ago   Up 2 seconds             peaceful_hofstadter


Hola mundo
----------

Dentro del container:
::

   source /home/developer/code/env.sh counter

El script env.sh setea las variables
::

   $PROJ
   $TESTSIM
   alias make='make -f $PROJ/utils/Makefile'

Correr un test:
::

   cd $TESTSIM
   mkdir counter
   cd !$
   make


Output
------
::

   [counter] /home/developer/test-sim/counter $ make

   --- Compiling source files
   xvlog -sv -L uvm --incr /home/developer/code/counter/rtl/dut.v -i /home/developer/code/counter/rtl
   INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/developer/code/counter/rtl/dut.v" into library work
   INFO: [VRFC 10-311] analyzing module dut
   xvlog -sv -L uvm --incr /home/developer/code/counter/dv/tb.v -i /home/developer/code/counter/dv
   INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/developer/code/counter/dv/tb.v" into library work
   INFO: [VRFC 10-311] analyzing module tb
   touch .comp.timestamp

   --- Elaborating
   xelab tb -s tb -timescale 1ns/1ns -debug wave
   Vivado Simulator v2020.3.0
   Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
   Running: /tools/Xilinx/Vivado/2020.3/bin/unwrapped/lnx64.o/xelab tb -s tb -timescale 1ns/1ns -debug wave
   Multi-threading is on. Using 2 slave threads.
   Starting static elaboration
   Pass Through NonSizing Optimizer
   WARNING: [VRFC 10-3645] port 'overflow' remains unconnected for this instance [/home/developer/code/counter/dv/tb.v:45]
   Completed static elaboration
   Starting simulation data flow analysis
   Completed simulation data flow analysis
   Time Resolution for simulation is 1ps
   Compiling module work.dut
   Compiling module work.tb
   Built simulation snapshot tb

   ****** Webtalk v2020.3 (64-bit)
   **** SW Build 3173277 on Wed Apr  7 05:07:21 MDT 2021
   **** IP Build 3174024 on Wed Apr  7 23:42:35 MDT 2021
      ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

   source /home/developer/test-sim/counter/xsim.dir/tb/webtalk/xsim_webtalk.tcl -notrace
   INFO: [Common 17-206] Exiting Webtalk at Sun May 16 21:53:16 2021...
   touch .elab.timestamp

   --- Simulation
   xsim tb --stats -tclbatch /home/developer/code/common/utils/xsim.tcl

   ****** xsim v2020.3 (64-bit)
   **** SW Build 3173277 on Wed Apr  7 05:07:21 MDT 2021
   **** IP Build 3174024 on Wed Apr  7 23:42:35 MDT 2021
      ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

   source xsim.dir/tb/xsim_script.tcl
   # xsim {tb} -autoloadwcfg -tclbatch {/home/developer/code/common/utils/xsim.tcl} -stats
   Vivado Simulator v2020.3.0
   Time resolution is 1 ps
   source /home/developer/code/common/utils/xsim.tcl
   ## log_wave -recursive *
   ## run all
   Starting simulation
   $finish called at time : 2020 ns : File "/home/developer/code/counter/dv/tb.v" Line 34
   ## exit
   INFO: Simulation Memory Usage: 115560 KB (Peak: 172832 KB)
   INFO: Simulation CPU Usage: 10 ms
   INFO: [Common 17-206] Exiting xsim at Sun May 16 21:53:31 2021...
   [counter] /home/developer/test-sim/counter
