Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Mon Jun  2 02:45:54 2025
| Host         : archlinux running 64-bit Arch Linux
| Command      : report_control_sets -verbose -file alinx_ax7203_control_sets.rpt
| Design       : alinx_ax7203
| Device       : xc7a200t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   152 |
|    Minimum number of control sets                        |   152 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   343 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   152 |
| >= 0 to < 4        |    24 |
| >= 4 to < 6        |    25 |
| >= 6 to < 8        |     3 |
| >= 8 to < 10       |    12 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |    13 |
| >= 16              |    74 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             894 |          302 |
| No           | No                    | Yes                    |              24 |            8 |
| No           | Yes                   | No                     |            1601 |          501 |
| Yes          | No                    | No                     |            1383 |          460 |
| Yes          | No                    | Yes                    |              48 |           14 |
| Yes          | Yes                   | No                     |            1259 |          398 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------+------------------+----------------+--------------+
|   Clock Signal   |                                       Enable Signal                                       |                       Set/Reset Signal                      | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------+------------------+----------------+--------------+
|  sys_clk         |                                                                                           | basesoc_sdram_tfawcon_ready_i_1_n_0                         |                1 |              1 |         1.00 |
|  sys_clk         |                                                                                           | basesoc_sdram_bankmachine3_twtpcon_ready_i_1_n_0            |                1 |              1 |         1.00 |
|  sys_clk         |                                                                                           | basesoc_sdram_bankmachine0_twtpcon_ready_i_1_n_0            |                1 |              1 |         1.00 |
|  sys_clk         | basesoc_serial_tx_rs232phytx_next_value_ce1                                               | sys_rst                                                     |                1 |              1 |         1.00 |
|  sys_clk         |                                                                                           | basesoc_sdram_bankmachine1_twtpcon_ready_i_1_n_0            |                1 |              1 |         1.00 |
|  sys_clk         |                                                                                           | basesoc_sdram_bankmachine2_twtpcon_ready_i_1_n_0            |                1 |              1 |         1.00 |
|  crg_clkout_buf3 |                                                                                           |                                                             |                1 |              1 |         1.00 |
|  sys_clk         |                                                                                           | basesoc_sdram_bankmachine5_twtpcon_ready_i_1_n_0            |                1 |              1 |         1.00 |
|  sys_clk         |                                                                                           | basesoc_sdram_twtrcon_ready_i_1_n_0                         |                1 |              1 |         1.00 |
|  sys_clk         |                                                                                           | basesoc_sdram_bankmachine6_twtpcon_ready_i_1_n_0            |                1 |              1 |         1.00 |
|  sys_clk         |                                                                                           | basesoc_sdram_bankmachine7_twtpcon_ready_i_1_n_0            |                1 |              1 |         1.00 |
|  sys_clk         |                                                                                           | basesoc_sdram_trrdcon_ready_i_1_n_0                         |                1 |              1 |         1.00 |
|  sys_clk         |                                                                                           | basesoc_sdram_bankmachine4_twtpcon_ready_i_1_n_0            |                1 |              1 |         1.00 |
|  sys_clk         |                                                                                           | basesoc_sdram_bankmachine6_trccon_ready_i_1_n_0             |                1 |              2 |         2.00 |
|  sys_clk         |                                                                                           | basesoc_sdram_bankmachine7_trccon_ready_i_1_n_0             |                1 |              2 |         2.00 |
|  sys_clk         |                                                                                           | basesoc_sdram_bankmachine5_trccon_ready_i_1_n_0             |                1 |              2 |         2.00 |
|  sys_clk         |                                                                                           | xilinxasyncresetsynchronizerimpl0                           |                1 |              2 |         2.00 |
|  crg_clkout_buf3 |                                                                                           | xilinxasyncresetsynchronizerimpl0                           |                1 |              2 |         2.00 |
|  sys_clk         |                                                                                           | basesoc_sdram_bankmachine0_trccon_ready_i_1_n_0             |                1 |              2 |         2.00 |
|  sys_clk         |                                                                                           | basesoc_sdram_bankmachine1_trascon_ready_i_1_n_0            |                1 |              2 |         2.00 |
|  sys_clk         |                                                                                           | basesoc_sdram_bankmachine2_trascon_ready_i_1_n_0            |                1 |              2 |         2.00 |
|  sys_clk         |                                                                                           | basesoc_sdram_bankmachine4_trccon_ready_i_1_n_0             |                2 |              2 |         1.00 |
|  sys_clk         |                                                                                           | basesoc_sdram_bankmachine3_trascon_ready_i_1_n_0            |                1 |              2 |         2.00 |
|  sys_clk         | VexRiscv/_zz_iBus_rsp_valid                                                               | VexRiscv/dataCache_1/basesoc_reset_re_reg                   |                1 |              3 |         3.00 |
|  sys_clk         | VexRiscv/IBusCachedPlugin_cache/E[0]                                                      | sys_rst                                                     |                1 |              4 |         4.00 |
|  sys_clk         | basesoc_uart_tx_fifo_syncfifo_re                                                          | sys_rst                                                     |                1 |              4 |         4.00 |
|  sys_clk         | VexRiscv/IBusCachedPlugin_cache/basesoc_sdram_bankmachine4_level_reg[0][0]                | sys_rst                                                     |                2 |              4 |         2.00 |
|  sys_clk         | basesoc_sdram_time1[3]_i_1_n_0                                                            | sys_rst                                                     |                1 |              4 |         4.00 |
|  sys_clk         | VexRiscv/IBusCachedPlugin_cache/FSM_sequential_litedramwishbone2native_state_reg[0]_8[0]  | sys_rst                                                     |                2 |              4 |         2.00 |
|  sys_clk         | VexRiscv/IBusCachedPlugin_cache/FSM_sequential_litedramwishbone2native_state_reg[0]_9[0]  | sys_rst                                                     |                1 |              4 |         4.00 |
|  sys_clk         | VexRiscv/IBusCachedPlugin_cache/FSM_sequential_litedramwishbone2native_state_reg[0]_10[0] | sys_rst                                                     |                1 |              4 |         4.00 |
|  sys_clk         | VexRiscv/IBusCachedPlugin_cache/FSM_sequential_litedramwishbone2native_state_reg[0]_11[0] | sys_rst                                                     |                2 |              4 |         2.00 |
|  sys_clk         | VexRiscv/IBusCachedPlugin_cache/basesoc_sdram_bankmachine5_level_reg[1][0]                | sys_rst                                                     |                1 |              4 |         4.00 |
|  sys_clk         | basesoc_uart_rx_fifo_syncfifo_re                                                          | sys_rst                                                     |                1 |              4 |         4.00 |
|  sys_clk         | storage_2_reg_0_15_0_5_i_1_n_0                                                            | sys_rst                                                     |                1 |              4 |         4.00 |
|  sys_clk         | basesoc_rx_tick                                                                           | p_15_in                                                     |                1 |              4 |         4.00 |
|  sys_clk         | multiplexer_next_state                                                                    | sys_rst                                                     |                1 |              4 |         4.00 |
|  sys_clk         | VexRiscv/IBusCachedPlugin_cache/basesoc_sdram_bankmachine6_level_reg[0][0]                | sys_rst                                                     |                2 |              4 |         2.00 |
|  sys_clk         | csr_bankarray_csrbank1_dly_sel0_re                                                        | sys_rst                                                     |                2 |              4 |         2.00 |
|  sys_clk         | basesoc_tx_tick                                                                           | p_11_in                                                     |                1 |              4 |         4.00 |
|  sys_clk         | basesoc_uart_tx_fifo_wrport_we__0                                                         | sys_rst                                                     |                1 |              4 |         4.00 |
|  crg_clkout_buf3 | crg_reset_counter[3]_i_1_n_0                                                              | idelay_rst                                                  |                1 |              4 |         4.00 |
|  sys_clk         | basesoc_sdram_time0[4]_i_1_n_0                                                            | sys_rst                                                     |                3 |              5 |         1.67 |
|  sys_clk         | csr_bankarray_csrbank1_half_sys8x_taps0_re                                                | sys_rst                                                     |                1 |              5 |         5.00 |
|  sys_clk         | VexRiscv/IBusCachedPlugin_cache/when_CsrPlugin_l1390                                      |                                                             |                2 |              5 |         2.50 |
|  sys_clk         | basesoc_uart_rx_fifo_level0[4]_i_1_n_0                                                    | sys_rst                                                     |                2 |              5 |         2.50 |
|  sys_clk         | basesoc_uart_tx_fifo_level0[4]_i_1_n_0                                                    | sys_rst                                                     |                1 |              5 |         5.00 |
|  sys_clk         | basesoc_sdram_zqcs_executer_trigger[4]_i_1_n_0                                            | sys_rst                                                     |                2 |              5 |         2.50 |
|  sys_clk         |                                                                                           | csr_bankarray_interface1_bank_bus_dat_r[4]_i_1_n_0          |                2 |              5 |         2.50 |
|  sys_clk         |                                                                                           | VexRiscv/dataCache_1/SR[0]                                  |                2 |              6 |         3.00 |
|  sys_clk         | basesoc_sdram_sequencer_trigger                                                           | sys_rst                                                     |                2 |              6 |         3.00 |
|  sys_clk         | basesoc_tx_data1_in0                                                                      |                                                             |                1 |              7 |         7.00 |
|  sys_clk         |                                                                                           | csr_bankarray_interface5_bank_bus_dat_r[7]_i_1_n_0          |                3 |              8 |         2.67 |
|  sys_clk         | basesoc_uart_tx_fifo_syncfifo_re                                                          |                                                             |                2 |              8 |         4.00 |
|  sys_clk         | VexRiscv/dataCache_1/stageB_flusher_counter[7]_i_2_n_0                                    | VexRiscv/dataCache_1/stageB_flusher_counter[7]_i_1_n_0      |                2 |              8 |         4.00 |
|  crg_clkin       |                                                                                           |                                                             |                4 |              8 |         2.00 |
|  sys_clk         | basesoc_sdram_phaseinjector2_command_storage[7]_i_1_n_0                                   | sys_rst                                                     |                2 |              8 |         4.00 |
|  sys_clk         | basesoc_rx_data_rs232phyrx_next_value_ce1                                                 |                                                             |                2 |              8 |         4.00 |
|  sys_clk         | basesoc_uart_rx_fifo_syncfifo_re                                                          |                                                             |                2 |              8 |         4.00 |
|  sys_clk         | VexRiscv/IBusCachedPlugin_cache/when_InstructionCache_l338                                | VexRiscv/IBusCachedPlugin_cache/when_InstructionCache_l351  |                2 |              8 |         4.00 |
|  sys_clk         | basesoc_sdram_phaseinjector0_command_storage[7]_i_1_n_0                                   | sys_rst                                                     |                2 |              8 |         4.00 |
|  sys_clk         | csr_bankarray_csrbank3_dfii_pi1_command0_re                                               | sys_rst                                                     |                2 |              8 |         4.00 |
|  sys_clk         | csr_bankarray_csrbank3_dfii_pi3_command0_re                                               | sys_rst                                                     |                3 |              8 |         2.67 |
|  sys_clk         |                                                                                           | basesoc_sdram_timer_count1[8]_i_1_n_0                       |                2 |              9 |         4.50 |
|  sys_clk         | basesoc_sdram_storage[3]_i_1_n_0                                                          | sys_rst                                                     |                6 |             12 |         2.00 |
|  sys_clk         | basesoc_sdram_bankmachine7_row_col_n_addr_sel                                             | sys_rst                                                     |                4 |             15 |         3.75 |
|  sys_clk         | basesoc_sdram_bankmachine1_row_col_n_addr_sel                                             | sys_rst                                                     |                5 |             15 |         3.00 |
|  sys_clk         | csr_bankarray_csrbank3_dfii_pi2_address0_re                                               |                                                             |                4 |             15 |         3.75 |
|  sys_clk         | csr_bankarray_csrbank3_dfii_pi3_address0_re                                               |                                                             |                4 |             15 |         3.75 |
|  sys_clk         | basesoc_sdram_phaseinjector0_address_storage[14]_i_1_n_0                                  |                                                             |                3 |             15 |         5.00 |
|  sys_clk         | basesoc_sdram_bankmachine4_row_col_n_addr_sel                                             | sys_rst                                                     |                4 |             15 |         3.75 |
|  sys_clk         | csr_bankarray_csrbank3_dfii_pi1_address0_re                                               |                                                             |                3 |             15 |         5.00 |
|  sys_clk         | VexRiscv/IBusCachedPlugin_cache/bankmachine2_state_reg[2]                                 | sys_rst                                                     |                4 |             15 |         3.75 |
|  sys_clk         | VexRiscv/IBusCachedPlugin_cache/basesoc_sdram_bankmachine6_row_col_n_addr_sel             | sys_rst                                                     |                4 |             15 |         3.75 |
|  sys_clk         | basesoc_sdram_bankmachine0_row[14]_i_1_n_0                                                | sys_rst                                                     |                5 |             15 |         3.00 |
|  sys_clk         | VexRiscv/IBusCachedPlugin_cache/bankmachine3_state_reg[2]                                 | sys_rst                                                     |                4 |             15 |         3.75 |
|  sys_clk         | VexRiscv/IBusCachedPlugin_cache/interface1_adr_wishbone2csr_next_value_ce1                | FSM_onehot_wishbone2csr_state_reg_n_0_[1]                   |                4 |             15 |         3.75 |
|  sys_clk         | basesoc_sdram_bankmachine5_row_col_n_addr_sel                                             | sys_rst                                                     |                4 |             15 |         3.75 |
|  sys_clk         | basesoc_uart_tx_fifo_wrport_we__0                                                         |                                                             |                2 |             16 |         8.00 |
|  sys_clk         | storage_2_reg_0_15_0_5_i_1_n_0                                                            |                                                             |                2 |             16 |         8.00 |
|  sys_clk         | csr_bankarray_csrbank2_phase_inc0_re                                                      | sys_rst                                                     |                3 |             19 |         6.33 |
|  sys_clk         |                                                                                           | csr_bankarray_interface2_bank_bus_dat_r[18]_i_1_n_0         |                4 |             19 |         4.75 |
|  sys_clk         | VexRiscv/IBusCachedPlugin_cache/count_reg_19_sn_1                                         | VexRiscv/IBusCachedPlugin_cache/FDPE_1                      |                5 |             20 |         4.00 |
|  sys_clk         | cordic_dac/aux_d1                                                                         | sys_rst                                                     |                5 |             24 |         4.80 |
|  sys_clk         | basesoc_sdram_bankmachine3_syncfifo3_re                                                   | sys_rst                                                     |                7 |             24 |         3.43 |
|  sys_clk         | basesoc_sdram_bankmachine1_syncfifo1_re                                                   | sys_rst                                                     |                7 |             24 |         3.43 |
|  sys_clk         |                                                                                           | VexRiscv/dataCache_1/basesoc_reset_re_reg                   |               16 |             24 |         1.50 |
|  sys_clk         | a7ddrphy_bitslip24_value10                                                                | a7ddrphy_bitslip31_value1                                   |               12 |             24 |         2.00 |
|  sys_clk         | a7ddrphy_bitslip8_value10                                                                 | a7ddrphy_bitslip15_value1                                   |               13 |             24 |         1.85 |
|  sys_clk         | a7ddrphy_bitslip16_value10                                                                | a7ddrphy_bitslip23_value1                                   |               10 |             24 |         2.40 |
|  sys_clk         | basesoc_sdram_bankmachine0_syncfifo0_re                                                   | sys_rst                                                     |                6 |             24 |         4.00 |
|  sys_clk         | basesoc_sdram_bankmachine4_syncfifo4_re                                                   | sys_rst                                                     |                9 |             24 |         2.67 |
|  sys_clk         | cordic_dac/u_cordic/E[0]                                                                  | sys_rst                                                     |                9 |             24 |         2.67 |
|  sys_clk         | a7ddrphy_bitslip0_value30                                                                 | a7ddrphy_bitslip7_value1                                    |               11 |             24 |         2.18 |
|  sys_clk         | basesoc_sdram_bankmachine6_syncfifo6_re                                                   | sys_rst                                                     |                7 |             24 |         3.43 |
|  sys_clk         | basesoc_sdram_bankmachine2_syncfifo2_re                                                   | sys_rst                                                     |                7 |             24 |         3.43 |
|  sys_clk         | VexRiscv/IBusCachedPlugin_cache/basesoc_sdram_bankmachine5_syncfifo5_re                   | sys_rst                                                     |                6 |             24 |         4.00 |
|  sys_clk         | basesoc_sdram_bankmachine7_syncfifo7_re                                                   | sys_rst                                                     |                6 |             24 |         4.00 |
|  sys_clk         |                                                                                           | basesoc_sdram_zqcs_timer_count1[0]_i_1_n_0                  |                7 |             26 |         3.71 |
|  sys_clk         | VexRiscv/IBusCachedPlugin_cache/lineLoader_address[31]_i_1_n_0                            |                                                             |                8 |             27 |         3.38 |
|  sys_clk         | VexRiscv/dataCache_1/E[0]                                                                 |                                                             |                9 |             30 |         3.33 |
|  sys_clk         | VexRiscv/dataCache_1/stageB_mmuRsp_physicalAddress[30]_i_1_n_0                            |                                                             |               12 |             30 |         2.50 |
|  sys_clk         |                                                                                           | p_15_in                                                     |                8 |             30 |         3.75 |
|  sys_clk         | VexRiscv/IBusCachedPlugin_cache/IBusCachedPlugin_fetchPc_booted_reg                       | VexRiscv/IBusCachedPlugin_cache/FDPE_1_0                    |               12 |             30 |         2.50 |
|  sys_clk         | a7ddrphy_bitslip2_value00                                                                 | a7ddrphy_bitslip23_value0                                   |               14 |             30 |         2.14 |
|  sys_clk         | a7ddrphy_bitslip1_value00                                                                 | a7ddrphy_bitslip15_value0                                   |               12 |             30 |         2.50 |
|  sys_clk         | VexRiscv/dataCache_1/execute_CsrPlugin_csr_773_reg[0]                                     |                                                             |                6 |             30 |         5.00 |
|  sys_clk         | a7ddrphy_bitslip0_value00                                                                 | a7ddrphy_bitslip7_value0                                    |               16 |             30 |         1.88 |
|  sys_clk         | a7ddrphy_bitslip3_value00                                                                 | a7ddrphy_bitslip31_value0                                   |               14 |             30 |         2.14 |
|  sys_clk         |                                                                                           | p_11_in                                                     |                8 |             30 |         3.75 |
|  sys_clk         | VexRiscv/dataCache_1/memory_DivPlugin_div_done_reg_1[0]                                   |                                                             |                8 |             32 |         4.00 |
|  sys_clk         | basesoc_bus_errors                                                                        | sys_rst                                                     |                8 |             32 |         4.00 |
|  sys_clk         | csr_bankarray_csrbank4_load0_re                                                           | sys_rst                                                     |                8 |             32 |         4.00 |
|  sys_clk         | VexRiscv/memory_DivPlugin_div_result                                                      |                                                             |                8 |             32 |         4.00 |
|  sys_clk         | VexRiscv/memory_DivPlugin_rs1[0]                                                          | VexRiscv/dataCache_1/memory_DivPlugin_div_counter_willClear |                5 |             32 |         6.40 |
|  sys_clk         | basesoc_sdram_phaseinjector2_wrdata_storage[63]_i_1_n_0                                   |                                                             |                7 |             32 |         4.57 |
|  sys_clk         | VexRiscv/dataCache_1/execute_arbitration_isValid_reg_2[0]                                 |                                                             |               26 |             32 |         1.23 |
|  sys_clk         | VexRiscv/dataCache_1/execute_CsrPlugin_csr_3008_reg[0]                                    | VexRiscv/dataCache_1/basesoc_reset_re_reg                   |                9 |             32 |         3.56 |
|  sys_clk         | VexRiscv/IBusCachedPlugin_cache/FSM_sequential_litedramwishbone2native_state_reg[0]_6     |                                                             |                4 |             32 |         8.00 |
|  sys_clk         | csr_bankarray_csrbank4_reload0_re                                                         | sys_rst                                                     |                7 |             32 |         4.57 |
|  sys_clk         | basesoc_sdram_phaseinjector1_wrdata_storage[63]_i_1_n_0                                   |                                                             |                5 |             32 |         6.40 |
|  sys_clk         | basesoc_sdram_phaseinjector1_wrdata_storage[31]_i_1_n_0                                   |                                                             |                8 |             32 |         4.00 |
|  sys_clk         | basesoc_timer_update_value_re                                                             | sys_rst                                                     |                7 |             32 |         4.57 |
|  sys_clk         | csr_bankarray_csrbank0_scratch0_re                                                        | sys_rst                                                     |                5 |             32 |         6.40 |
|  sys_clk         | basesoc_sdram_phaseinjector0_wrdata_storage[31]_i_1_n_0                                   |                                                             |                8 |             32 |         4.00 |
|  sys_clk         | VexRiscv/CsrPlugin_hadException                                                           |                                                             |                7 |             32 |         4.57 |
|  sys_clk         | basesoc_sdram_phaseinjector3_wrdata_storage[63]_i_1_n_0                                   |                                                             |               12 |             32 |         2.67 |
|  sys_clk         |                                                                                           | csr_bankarray_interface3_bank_bus_dat_r[31]_i_1_n_0         |               21 |             32 |         1.52 |
|  sys_clk         | VexRiscv/IBusCachedPlugin_cache/FSM_sequential_litedramwishbone2native_state_reg[0]_2     |                                                             |                4 |             32 |         8.00 |
|  sys_clk         | VexRiscv/IBusCachedPlugin_cache/FSM_sequential_litedramwishbone2native_state_reg[0]_3     |                                                             |                4 |             32 |         8.00 |
|  sys_clk         | VexRiscv/IBusCachedPlugin_cache/FSM_sequential_litedramwishbone2native_state_reg[0]_4     |                                                             |                4 |             32 |         8.00 |
|  sys_clk         | VexRiscv/IBusCachedPlugin_cache/FSM_sequential_litedramwishbone2native_state_reg[0]_5     |                                                             |                4 |             32 |         8.00 |
|  sys_clk         | interface1_dat_w_wishbone2csr_next_value_ce0                                              |                                                             |               12 |             32 |         2.67 |
|  sys_clk         | VexRiscv/IBusCachedPlugin_cache/FSM_sequential_litedramwishbone2native_state_reg[0]_0     |                                                             |                4 |             32 |         8.00 |
|  sys_clk         | VexRiscv/IBusCachedPlugin_cache/FSM_sequential_litedramwishbone2native_state_reg[0]_1     |                                                             |                4 |             32 |         8.00 |
|  sys_clk         | basesoc_sdram_phaseinjector3_wrdata_storage[31]_i_1_n_0                                   |                                                             |                8 |             32 |         4.00 |
|  sys_clk         | VexRiscv/IBusCachedPlugin_cache/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr      |                                                             |               18 |             32 |         1.78 |
|  sys_clk         |                                                                                           | csr_bankarray_interface4_bank_bus_dat_r[31]_i_1_n_0         |               10 |             32 |         3.20 |
|  sys_clk         | VexRiscv/IBusCachedPlugin_cache/FSM_sequential_litedramwishbone2native_state_reg[0]_7     |                                                             |                4 |             32 |         8.00 |
|  sys_clk         | basesoc_sdram_phaseinjector0_wrdata_storage[63]_i_1_n_0                                   |                                                             |                5 |             32 |         6.40 |
|  sys_clk         | basesoc_sdram_phaseinjector2_wrdata_storage[31]_i_1_n_0                                   |                                                             |                9 |             32 |         3.56 |
|  sys_clk         |                                                                                           | csr_bankarray_interface0_bank_bus_dat_r[31]_i_1_n_0         |               14 |             32 |         2.29 |
|  sys_clk         | VexRiscv/IBusCachedPlugin_cache/IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_ready    |                                                             |               23 |             64 |         2.78 |
|  sys_clk         | VexRiscv/IBusCachedPlugin_cache/toplevel_dataCache_1_io_mem_cmd_s2mPipe_rValid_reg[0]     |                                                             |               22 |             70 |         3.18 |
|  sys_clk         | VexRiscv/toplevel_dataCache_1_io_mem_cmd_rValidN                                          |                                                             |               23 |             70 |         3.04 |
|  sys_clk         | VexRiscv/dataCache_1/when_CsrPlugin_l1259_3                                               |                                                             |               56 |            140 |         2.50 |
|  sys_clk         | VexRiscv/dataCache_1/when_CsrPlugin_l1259_1                                               |                                                             |               60 |            162 |         2.70 |
|  sys_clk         | VexRiscv/dataCache_1/memory_DivPlugin_div_counter_willClear                               |                                                             |               77 |            216 |         2.81 |
|  sys_clk         | basesoc_sdram_phaseinjector0_rddata_status[63]_i_1_n_0                                    | sys_rst                                                     |               79 |            256 |         3.24 |
|  sys_clk         |                                                                                           | basesoc_sdram_master_p0_wrdata_mask[3]                      |               67 |            256 |         3.82 |
|  sys_clk         |                                                                                           |                                                             |              297 |            890 |         3.00 |
|  sys_clk         |                                                                                           | sys_rst                                                     |              323 |           1085 |         3.36 |
+------------------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------+------------------+----------------+--------------+


