Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Tue Feb  7 21:22:27 2023
| Host         : coding running 64-bit Ubuntu 20.04.5 LTS
| Command      : report_control_sets -verbose -file leon3mp_control_sets_placed.rpt
| Design       : leon3mp
| Device       : xc7a100ti
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   110 |
|    Minimum number of control sets                        |   110 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   325 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   110 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |    26 |
| >= 6 to < 8        |     9 |
| >= 8 to < 10       |    14 |
| >= 10 to < 12      |     5 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     2 |
| >= 16              |    50 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             343 |          178 |
| No           | No                    | Yes                    |              19 |            4 |
| No           | Yes                   | No                     |            1340 |          465 |
| Yes          | No                    | No                     |            1292 |          538 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             841 |          337 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------+--------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+------------------+----------------+
|             Clock Signal            |                                     Enable Signal                                    |                                         Set/Reset Signal                                        | Slice Load Count | Bel Load Count |
+-------------------------------------+--------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+------------------+----------------+
|  nomig.clockers0/clkgen0/xc7l.v/in0 | eth0.e1/m100.u0/ethc0/v[mdioen]                                                      | rst0/p_0_in                                                                                     |                1 |              1 |
|  eth0.etxc_pad/xcv2.u0/o            | eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r[tx_en]_i_1_n_0                        | eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/tx_rst/rstout_reg_inv_0                                      |                1 |              1 |
|  eth0.etxc_pad/xcv2.u0/o            | eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r[byte_count][10]_i_1_n_0               |                                                                                                 |                1 |              3 |
|  eth0.erxc_pad/xcv2.u0/o            | eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[en]__0                            |                                                                                                 |                1 |              4 |
|  nomig.clockers0/clkgen0/xc7l.v/in0 | leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r[w][s][pil]                                   | leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r[w][s][pil][3]_i_1_n_0                                   |                1 |              4 |
|  eth0.etxc_pad/xcv2.u0/o            | eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/FSM_sequential_gmiimode0.r[main_state][3]_i_1_n_0 | eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/tx_rst/rstout_reg_inv_0                                      |                3 |              4 |
|  eth0.etxc_pad/xcv2.u0/o            | eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r[cnt][3]_i_1_n_0                       | eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/tx_rst/rstout_reg_inv_0                                      |                1 |              4 |
|  eth0.etxc_pad/xcv2.u0/o            |                                                                                      | eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r[crc][30]_i_1_n_0                                 |                2 |              4 |
|  nomig.clockers0/clkgen0/xc7l.v/in0 | leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r[w][s][icc]                                   |                                                                                                 |                3 |              4 |
|  nomig.clockers0/clkgen0/xc7l.v/in0 | eth0.e1/m100.u0/ethc0/v[tpnt]                                                        | rst0/p_0_in                                                                                     |                3 |              4 |
|  eth0.erxc_pad/xcv2.u0/o            | eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/FSM_sequential_gmiimode0.r[rx_state][3]_i_1_n_0   | eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/rx_rst/SR[0]                                                 |                2 |              4 |
|  nomig.clockers0/clkgen0/xc7l.v/in0 | eth0.e1/m100.u0/ethc0/FSM_sequential_r[mdio_state][3]_i_1_n_0                        | rst0/p_0_in                                                                                     |                2 |              4 |
|  eth0.erxc_pad/xcv2.u0/o            | eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r[data][7]_i_1_n_0                      |                                                                                                 |                1 |              4 |
|  eth0.erxc_pad/xcv2.u0/o            | eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r[data][3]_i_1_n_0                      |                                                                                                 |                1 |              4 |
|  eth0.erxc_pad/xcv2.u0/o            | eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r[data][31]_i_1__0_n_0                  |                                                                                                 |                2 |              4 |
|  eth0.erxc_pad/xcv2.u0/o            | eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r[data][27]_i_1_n_0                     |                                                                                                 |                1 |              4 |
|  eth0.erxc_pad/xcv2.u0/o            | eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r[data][23]_i_1_n_0                     |                                                                                                 |                1 |              4 |
|  eth0.erxc_pad/xcv2.u0/o            | eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r[data][19]_i_1_n_0                     |                                                                                                 |                1 |              4 |
|  eth0.erxc_pad/xcv2.u0/o            | eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r[data][15]_i_1_n_0                     |                                                                                                 |                3 |              4 |
|  eth0.erxc_pad/xcv2.u0/o            | eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r[data][11]_i_1_n_0                     |                                                                                                 |                1 |              4 |
|  nomig.clockers0/clkgen0/xc7l.v/in0 | eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/E[0]                                              | rst0/p_0_in                                                                                     |                1 |              4 |
|  nomig.clockers0/clkgen0/xc7l.v/in0 | eth0.e1/m100.u0/ethc0/FSM_sequential_r[edclrstate][3]_i_1_n_0                        | rst0/p_0_in                                                                                     |                2 |              4 |
|  nomig.clockers0/clkgen0/xc7l.v/in0 | eth0.e1/m100.u0/ethc0/r[capbil][4]_i_1_n_0                                           |                                                                                                 |                1 |              4 |
|  nomig.clockers0/clkgen0/xc7l.v/in0 | eth0.e1/m100.u0/ethc0/r[ecnt][3]_i_1_n_0                                             | rst0/p_0_in                                                                                     |                2 |              4 |
|  eth0.etxc_pad/xcv2.u0/o            | eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r[ifg_cycls][4]_i_1_n_0                 | eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/tx_rst/rstout_reg_inv_0                                      |                2 |              5 |
|  eth0.etxc_pad/xcv2.u0/o            | eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r[retry_cnt][4]_i_1_n_0                 | eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/tx_rst/rstout_reg_inv_0                                      |                1 |              5 |
|  nomig.clockers0/clkgen0/xc7l.v/in0 |                                                                                      | nomig.gen_ahbram.mig_ahbram/SS[0]                                                               |                2 |              5 |
|  nomig.clockers0/clkgen0/xc7l.v/in0 | leon3gen.cpu[0].u0/leon3x0/vhdl.p0/mgen.div0/r[cnt]                                  | leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/vhdl.rst_reg                                   |                1 |              5 |
|  nomig.clockers0/clkgen0/xc7l.v/in0 | eth0.e1/m100.u0/ethc0/v[cnt]                                                         | rst0/p_0_in                                                                                     |                3 |              5 |
|  eth0.erxc_pad/xcv2.u0/o            |                                                                                      | eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/rx_rst/r[4]_i_1__0_n_0                                       |                1 |              6 |
|  nomig.clockers0/clkgen0/xc7l.v/in0 | leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/r_reg[read]0                        |                                                                                                 |                4 |              6 |
|  eth0.etxc_pad/xcv2.u0/o            |                                                                                      | eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/tx_rst/r[4]_i_1_n_0                                          |                1 |              6 |
|  nomig.clockers0/clkgen0/xc7l.v/in0 | eth0.e1/m100.u0/ethc0/r[rxdsel][9]_i_1_n_0                                           | rst0/p_0_in                                                                                     |                2 |              7 |
|  eth0.erxc_pad/xcv2.u0/o            |                                                                                      |                                                                                                 |                4 |              7 |
|  nomig.clockers0/clkgen0/xc7l.v/in0 | ahb0/ahbmi[hready]                                                                   | rst0/p_0_in                                                                                     |                6 |              7 |
|  nomig.clockers0/clkgen0/xc7l.v/in0 | eth0.e1/m100.u0/ethc0/r[txdsel][9]_i_1_n_0                                           | rst0/p_0_in                                                                                     |                2 |              7 |
|  nomig.clockers0/clkgen0/xc7l.v/in0 |                                                                                      | rst0/async.r[4]_i_1_n_0                                                                         |                2 |              7 |
|  eth0.etxc_pad/xcv2.u0/o            | eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r[slot_count][6]_i_1_n_0                | eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/tx_rst/rstout_reg_inv_0                                      |                2 |              7 |
|  nomig.clockers0/clkgen0/xc7l.v/in0 | eth0.e1/m100.u0/ethc0/ahb0/r_reg[txdstate][0][0]                                     | rst0/p_0_in                                                                                     |                4 |              8 |
|  nomig.clockers0/clkgen0/xc7l.v/in0 | eth0.e1/m100.u0/ethc0/r[tfrpnt][7]_i_1_n_0                                           | rst0/p_0_in                                                                                     |                4 |              8 |
|  eth0.etxc_pad/xcv2.u0/o            | eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r[txd][3]_i_1_n_0                       |                                                                                                 |                2 |              8 |
|  nomig.clockers0/clkgen0/xc7l.v/in0 | eth0.e1/m100.u0/ethc0/r[rcntl][7]_i_1_n_0                                            | rst0/p_0_in                                                                                     |                7 |              8 |
|  nomig.clockers0/clkgen0/xc7l.v/in0 | eth0.e1/m100.u0/ethc0/r[rcntm][7]_i_1_n_0                                            | rst0/p_0_in                                                                                     |                7 |              8 |
|  eth0.etxc_pad/xcv2.u0/o            | eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r[byte_count][10]_i_1_n_0               | eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r[byte_count][9]_i_1_n_0                           |                5 |              8 |
|  nomig.clockers0/clkgen0/xc7l.v/in0 | leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r[w][s][tt]                                    | leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/vhdl.rst_reg_0                                 |                4 |              8 |
|  nomig.clockers0/clkgen0/xc7l.v/in0 | leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/r2_reg[wren]_1[0]                   |                                                                                                 |                2 |              9 |
|  nomig.clockers0/clkgen0/xc7l.v/in0 | leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/icache0/r_reg[holdn]_0                      |                                                                                                 |                4 |              9 |
|  nomig.clockers0/clkgen0/xc7l.v/in0 | leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/icache0/r_reg[flush2]_0                     | leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/i___2_n_0                                              |                2 |              9 |
|  nomig.clockers0/clkgen0/xc7l.v/in0 | leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/r2_reg[wren]_2[0]                   |                                                                                                 |                2 |              9 |
|  nomig.clockers0/clkgen0/xc7l.v/in0 | leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/r[faddr][8]_i_1__0_n_0              | leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/i___32_n_0                                             |                4 |              9 |
|  nomig.clockers0/clkgen0/xc7l.v/in0 | leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/r1_reg[wren]_2[0]                   |                                                                                                 |                3 |              9 |
|  nomig.clockers0/clkgen0/xc7l.v/in0 | leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/r1_reg[wren]_1[0]                   |                                                                                                 |                2 |              9 |
|  eth0.etxc_pad/xcv2.u0/o            | eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r[delay_val][9]_i_1_n_0                 | eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/tx_rst/rstout_reg_inv_0                                      |                5 |             10 |
|  nomig.clockers0/clkgen0/xc7l.v/in0 | eth0.e1/m100.u0/ethc0/r[rxcnt][10]_i_1_n_0                                           | rst0/p_0_in                                                                                     |                5 |             11 |
|  nomig.clockers0/clkgen0/xc7l.v/in0 | eth0.e1/m100.u0/ethc0/r_reg[txlength]0                                               |                                                                                                 |                6 |             11 |
|  eth0.erxc_pad/xcv2.u0/o            | eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/v[byte_count]                                     | eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/rx_rst/SR[0]                                                 |                6 |             11 |
|  nomig.clockers0/clkgen0/xc7l.v/in0 | eth0.e1/m100.u0/ethc0/ahb0/r_reg[txden][0]                                           | rst0/p_0_in                                                                                     |                8 |             11 |
|  eth0.etxc_pad/xcv2.u0/o            |                                                                                      |                                                                                                 |                9 |             12 |
|  nomig.clockers0/clkgen0/xc7l.v/in0 | eth0.e1/m100.u0/ethc0/v[seq]                                                         | rst0/p_0_in                                                                                     |                4 |             14 |
|  eth0.erxc_pad/xcv2.u0/o            |                                                                                      | eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/rx_rst/SR[0]                                                 |                6 |             15 |
|  nomig.clockers0/clkgen0/xc7l.v/in0 | leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/icache0/v[valid][1]_531                     |                                                                                                 |                8 |             16 |
|  nomig.clockers0/clkgen0/xc7l.v/in0 | eth0.e1/m100.u0/ethc0/r[rmsto][data][18]_i_1_n_0                                     | eth0.e1/m100.u0/ethc0/r[rmsto][data][31]_i_1_n_0                                                |                3 |             16 |
|  nomig.clockers0/clkgen0/xc7l.v/in0 | eth0.e1/m100.u0/ethc0/r[rmsto][data][18]_i_1_n_0                                     |                                                                                                 |                3 |             16 |
|  eth0.erxc_pad/xcv2.u0/o            | eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/v[lentype]                                        | eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/rx_rst/SR[0]                                                 |                4 |             16 |
|  nomig.clockers0/clkgen0/xc7l.v/in0 | eth0.e1/m100.u0/ethc0/v[udpsrc]                                                      | rst0/p_0_in                                                                                     |                9 |             16 |
|  nomig.clockers0/clkgen0/xc7l.v/in0 | eth0.e1/m100.u0/ethc0/r[ipcrc][17]_i_1_n_0                                           |                                                                                                 |                8 |             18 |
|  nomig.clockers0/clkgen0/xc7l.v/in0 | leon3gen.cpu[0].u0/leon3x0/vhdl.cmem0/dme.dtags1.dt1.dt0[1].dtags0/rwcol0/__2/i__n_0 | leon3gen.cpu[0].u0/leon3x0/vhdl.cmem0/dme.dtags1.dt1.dt0[1].dtags0/rwcol0/r1[wdata][17]_i_1_n_0 |                6 |             18 |
|  nomig.clockers0/clkgen0/xc7l.v/in0 | leon3gen.cpu[0].u0/leon3x0/vhdl.cmem0/dme.dtags1.dt1.dt0[0].dtags0/rwcol0/__2/i__n_0 | leon3gen.cpu[0].u0/leon3x0/vhdl.cmem0/dme.dtags1.dt1.dt0[0].dtags0/rwcol0/r1[wdata][17]_i_1_n_0 |                8 |             18 |
|  nomig.clockers0/clkgen0/xc7l.v/in0 | ahb0/ahbmi[hready]                                                                   |                                                                                                 |               10 |             19 |
|  nomig.clockers0/clkgen0/xc7l.v/in0 | leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r[w][s][tba]                                   | leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/vhdl.rst_reg_0                                 |                9 |             20 |
|  nomig.clockers0/clkgen0/xc7l.v/in0 | eth0.e1/m100.u0/ethc0/v[rxbytecount]                                                 | rst0/p_0_in                                                                                     |                8 |             22 |
|  nomig.clockers0/clkgen0/xc7l.v/in0 | eth0.e1/m100.u0/ethc0/v[nak]                                                         | rst0/p_0_in                                                                                     |               11 |             22 |
|  eth0.etxc_pad/xcv2.u0/o            |                                                                                      | eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/tx_rst/rstout_reg_inv_0                                      |               11 |             24 |
|  eth0.etxc_pad/xcv2.u0/o            |                                                                                      | eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r[crc][26]_i_1_n_0                                 |               11 |             26 |
|  nomig.clockers0/clkgen0/xc7l.v/in0 | leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/r_reg[holdn]_3                      | leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/vhdl.rst_reg_0                                 |               22 |             26 |
|  nomig.clockers0/clkgen0/xc7l.v/in0 | eth0.e1/m100.u0/ethc0/ahb0/E[0]                                                      |                                                                                                 |               10 |             27 |
|  nomig.clockers0/clkgen0/xc7l.v/in0 | leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/r_reg[holdn]_5                      |                                                                                                 |                9 |             27 |
|  nomig.clockers0/clkgen0/xc7l.v/in0 | leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/wpr[3][mask]                                   | leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/wpgen[3].wpg0.wpr[3][mask][31]_i_1_n_0                    |               13 |             30 |
|  nomig.clockers0/clkgen0/xc7l.v/in0 | leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/wpr[0][addr]                                   | leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/wpgen[0].wpg0.wpr[0][addr][31]_i_1_n_0                    |                8 |             30 |
|  nomig.clockers0/clkgen0/xc7l.v/in0 | leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/wpr[0][mask]                                   | leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/wpgen[0].wpg0.wpr[0][mask][31]_i_1_n_0                    |                9 |             30 |
|  nomig.clockers0/clkgen0/xc7l.v/in0 | leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/wpr[1][mask]                                   | leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/wpgen[1].wpg0.wpr[1][mask][31]_i_1_n_0                    |                7 |             30 |
|  nomig.clockers0/clkgen0/xc7l.v/in0 | leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/wpr[2][addr]                                   | leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/wpgen[2].wpg0.wpr[2][addr][31]_i_1_n_0                    |                6 |             30 |
|  nomig.clockers0/clkgen0/xc7l.v/in0 | leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/wpr[2][mask]                                   | leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/wpgen[2].wpg0.wpr[2][mask][31]_i_1_n_0                    |                8 |             30 |
|  nomig.clockers0/clkgen0/xc7l.v/in0 | leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/wpr[3][addr]                                   | leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/wpgen[3].wpg0.wpr[3][addr][31]_i_1_n_0                    |                8 |             30 |
|  nomig.clockers0/clkgen0/xc7l.v/in0 | leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/wpr[1][addr]                                   | leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/wpgen[1].wpg0.wpr[1][addr][31]_i_1_n_0                    |               10 |             30 |
|  nomig.clockers0/clkgen0/xc7l.v/in0 | eth0.e1/m100.u0/ethc0/r[txaddr][31]_i_1_n_0                                          | rst0/p_0_in                                                                                     |               14 |             30 |
|  nomig.clockers0/clkgen0/xc7l.v/in0 | eth0.e1/m100.u0/ethc0/v[rxaddr]                                                      | rst0/p_0_in                                                                                     |               13 |             30 |
|  nomig.clockers0/clkgen0/xc7l.v/in0 | leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/ir[addr]                                       |                                                                                                 |               19 |             30 |
|  nomig.clockers0/clkgen0/xc7l.v/in0 | leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r[d][pc][31]_i_1_n_0                           |                                                                                                 |               11 |             30 |
|  nomig.clockers0/clkgen0/xc7l.v/in0 | eth0.e1/m100.u0/ethc0/ahb0/r_reg[txdstate][0]_0                                      | rst0/p_0_in                                                                                     |                8 |             31 |
|  nomig.clockers0/clkgen0/xc7l.v/in0 | eth0.e1/m100.u0/ethc0/ahb0/FSM_sequential_r_reg[rxdstate][1]                         | rst0/p_0_in                                                                                     |                8 |             31 |
|  nomig.clockers0/clkgen0/xc7l.v/in0 | leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/v[wb][data2]                        | leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/vhdl.rst_reg                                   |               14 |             32 |
|  eth0.etxc_pad/xcv2.u0/o            | eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/v[data]                                           |                                                                                                 |                7 |             32 |
|  eth0.erxc_pad/xcv2.u0/o            | eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r[crc][31]_i_1__0_n_0                   |                                                                                                 |                8 |             32 |
|  eth0.erxc_pad/xcv2.u0/o            | eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/v[dataout]                                        |                                                                                                 |               14 |             32 |
|  nomig.clockers0/clkgen0/xc7l.v/in0 | eth0.e1/m100.u0/ethc0/ahb0/r_reg[txdstate][3][0]                                     | rst0/p_0_in                                                                                     |               12 |             32 |
|  nomig.clockers0/clkgen0/xc7l.v/in0 | leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r[w][s][y]                                     | leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r[w][s][y][31]_i_1_n_0                                    |               16 |             32 |
|  nomig.clockers0/clkgen0/xc7l.v/in0 | eth0.e1/m100.u0/ethc0/v[check]                                                       |                                                                                                 |                7 |             32 |
|  nomig.clockers0/clkgen0/xc7l.v/in0 | leon3gen.cpu[0].u0/leon3x0/vhdl.p0/mgen.div0/syncrregs.r[x][31]_i_1_n_0              |                                                                                                 |               12 |             32 |
|  nomig.clockers0/clkgen0/xc7l.v/in0 | leon3gen.cpu[0].u0/leon3x0/vhdl.p0/mgen.div0/syncrregs.r[x][63]_i_1_n_0              |                                                                                                 |               27 |             32 |
|  nomig.clockers0/clkgen0/xc7l.v/in0 | eth0.e1/m100.u0/ethc0/v[tfrpnt]1                                                     |                                                                                                 |                9 |             33 |
|  nomig.clockers0/clkgen0/xc7l.v/in0 | leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/r_reg[holdn]_4[0]                   |                                                                                                 |               23 |             33 |
|  nomig.clockers0/clkgen0/xc7l.v/in0 | eth0.e1/m100.u0/ethc0/rxwrite                                                        |                                                                                                 |                6 |             48 |
|  nomig.clockers0/clkgen0/xc7l.v/in0 | leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/r_reg[m][ctrl][ld][0]               |                                                                                                 |               33 |             64 |
|  nomig.clockers0/clkgen0/xc7l.v/in0 |                                                                                      | leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/vhdl.rst_reg                                   |               59 |             89 |
|  nomig.clockers0/clkgen0/xc7l.v/in0 |                                                                                      | rst0/p_0_in                                                                                     |               84 |            153 |
|  nomig.clockers0/clkgen0/xc7l.v/in0 |                                                                                      |                                                                                                 |              165 |            324 |
|  nomig.clockers0/clkgen0/xc7l.v/in0 |                                                                                      | leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/icache0/p_4_out                                        |              145 |            512 |
|  nomig.clockers0/clkgen0/xc7l.v/in0 |                                                                                      | leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/r_reg[flush_n_0_2]                             |              145 |            512 |
|  nomig.clockers0/clkgen0/xc7l.v/in0 | leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/r_reg[holdn]_3                      |                                                                                                 |              278 |            670 |
+-------------------------------------+--------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+------------------+----------------+


