(pcb "C:\Users\slu4\Documents\KiCAD\Ultimate UART CPU\8-Bit CPU 32k.dsn"
  (parser
    (string_quote ")
    (space_in_quoted_tokens on)
    (host_cad "KiCad's Pcbnew")
    (host_version "(5.1.5)-3")
  )
  (resolution um 10)
  (unit um)
  (structure
    (layer F.Cu
      (type signal)
      (property
        (index 0)
      )
    )
    (layer B.Cu
      (type signal)
      (property
        (index 1)
      )
    )
    (boundary
      (path pcb 0  217170 -155575  41275 -155575  41275 -42545  217170 -42545
            217170 -155575)
    )
    (via "Via[0-1]_800:400_um")
    (rule
      (width 250)
      (clearance 200.1)
      (clearance 200.1 (type default_smd))
      (clearance 50 (type smd_smd))
    )
  )
  (placement
    (component Button_Switch_THT:SW_PUSH_6mm
      (place SW1 204470 -152400 front 180 (PN RESET))
    )
    (component "Oscillator:Oscillator_DIP-14"
      (place X1 44450 -102235 front 270 (PN 1.8432MHz))
    )
    (component "Package_DIP:DIP-14_W7.62mm"
      (place U1 83820 -102235 front 0 (PN 74HC04))
      (place U44 57150 -102235 front 0 (PN 74HC00))
      (place U40 69850 -102235 front 0 (PN 74HC08))
      (place U18 207010 -74295 front 0 (PN 74HC02))
      (place U19 207010 -102235 front 0 (PN 74HC08))
      (place U39 153670 -102235 front 0 (PN 74HC164))
      (place U12 194310 -74295 front 0 (PN 74HC86))
    )
    (component Resistor_THT:R_Axial_DIN0207_L6.3mm_D2.5mm_P7.62mm_Horizontal
      (place R9 205105 -143510 front 180 (PN 470))
      (place R3 52070 -130175 front 90 (PN 470))
      (place R5 59690 -130175 front 90 (PN 470))
      (place R6 63500 -130175 front 90 (PN 470))
    )
    (component Capacitor_THT:CP_Radial_D7.5mm_P2.50mm
      (place C52 202565 -135890 front 180 (PN 47Âµ))
    )
    (component Capacitor_THT:C_Disc_D5.0mm_W2.5mm_P2.50mm
      (place C20 144780 -130810 front 180 (PN 100nF))
      (place C19 62230 -70485 front 180 (PN 100nF))
      (place C18 172680 -130810 front 180 (PN 100nF))
      (place C17 120650 -69850 front 180 (PN 100nF))
      (place C16 199390 -70485 front 180 (PN 100nF))
      (place C15 74930 -70485 front 180 (PN 100nF))
      (place C14 186690 -130810 front 180 (PN 100nF))
      (place C13 158750 -130810 front 180 (PN 100nF))
      (place C12 199350 -98425 front 180 (PN 100nF))
      (place C11 158710 -98425 front 180 (PN 100nF))
      (place C10 74930 -98425 front 180 (PN 100nF))
      (place C9 172680 -70485 front 180 (PN 100nF))
      (place C8 49530 -70485 front 180 (PN 100nF))
      (place C7 158750 -70485 front 180 (PN 100nF))
      (place C6 172720 -98425 front 180 (PN 100nF))
      (place C5 212090 -98425 front 180 (PN 100nF))
      (place C4 88900 -98425 front 180 (PN 100nF))
      (place C3 109855 -67310 front 180 (PN 100nF))
      (place C2 62230 -98425 front 180 (PN 100nF))
      (place C1 212090 -70485 front 180 (PN 100nF))
      (place C24 88900 -130175 front 0 (PN 200p))
      (place C23 78105 -130175 front 0 (PN 200p))
      (place C22 88900 -122555 front 0 (PN 200p))
      (place C21 78105 -122555 front 0 (PN 200p))
    )
    (component Connector_PinSocket_2.54mm:PinSocket_1x06_P2.54mm_Vertical
      (place J1 214630 -152400 front 180 (PN UART))
    )
    (component Resistor_THT:R_Axial_DIN0207_L6.3mm_D2.5mm_P7.62mm_Horizontal::1
      (place R1 44450 -122555 front 270 (PN 470))
      (place R2 48260 -130175 front 90 (PN 470))
      (place R4 55880 -130175 front 90 (PN 470))
      (place R7 67310 -130175 front 90 (PN 470))
      (place R8 71120 -130175 front 90 (PN 470))
    )
    (component "Package_DIP:DIP-16_W7.62mm"
      (place U2 153670 -45720 front 0 (PN 74HC173))
      (place U5 44450 -74295 front 0 (PN 74HC173))
      (place U6 57150 -74295 front 0 (PN 74HC173))
      (place U17 207010 -45720 front 0 (PN 74HC173))
      (place U26 44450 -134620 front 0 (PN 74HC161))
      (place U30 69850 -134620 front 0 (PN 74HC161))
      (place U34 181610 -134620 front 0 (PN 74HC161))
      (place U42 167640 -134620 front 0 (PN 74HC161))
      (place U45 153670 -134620 front 0 (PN 74HC165))
      (place U46 57150 -45720 front 0 (PN 74HC161))
      (place U51 97790 -45720 front 0 (PN 74HC161))
      (place U20 181610 -102235 front 0 (PN 74HC173))
    )
    (component "Package_DIP:DIP-16_W7.62mm::1"
      (place U3 167640 -45720 front 0 (PN 74HC173))
      (place U8 69850 -74295 front 0 (PN 74HC173))
      (place U11 83820 -74295 front 0 (PN 74HC161))
      (place U13 167640 -74295 front 0 (PN 74HC283))
      (place U14 153670 -74295 front 0 (PN 74HC283))
      (place U10 194310 -45720 front 0 (PN 74HC173))
      (place U28 57150 -134620 front 0 (PN 74HC161))
      (place U33 83820 -134620 front 0 (PN 74HC161))
      (place U43 139700 -134620 front 0 (PN 74HC165))
      (place U49 69850 -45720 front 0 (PN 74HC161))
      (place U52 111760 -45720 front 0 (PN 74HC161))
      (place U37 194310 -102235 front 0 (PN 74HC193))
    )
    (component "Package_DIP:DIP-20_W7.62mm"
      (place U4 139700 -45720 front 0 (PN 74HC245))
      (place U15 139700 -74295 front 0 (PN 74HC245))
    )
    (component "Package_DIP:DIP-14_W7.62mm::1"
      (place U16 181610 -74295 front 0 (PN 74HC86))
      (place U48 44450 -45720 front 0 (PN 74HC00))
      (place U35 167640 -102235 front 0 (PN 74HC00))
    )
    (component "Package_DIP:DIP-20_W7.62mm::1"
      (place U23 181610 -45720 front 0 (PN 74HC245))
      (place U50 83820 -45720 front 0 (PN 74HC245))
      (place U53 125730 -45720 front 0 (PN 74HC245))
      (place U41 139700 -102235 front 0 (PN 74HC245))
    )
    (component "Package_DIP:DIP-28_W15.24mm"
      (place U32 118110 -119380 front 0 (PN "CY62256 32k RAM"))
    )
    (component "Package_DIP:DIP-32_W15.24mm_Socket"
      (place U31 97790 -114300 front 0 (PN "SST39SF010A ROM"))
      (place U9 118110 -73660 front 0 (PN "SST39SF010A LSB"))
    )
    (component "Package_DIP:DIP-32_W15.24mm_Socket::1"
      (place U7 97790 -71120 front 0 (PN "SST39SF010A MSB"))
    )
  )
  (library
    (image Button_Switch_THT:SW_PUSH_6mm
      (outline (path signal 100  5265.56 -2250  5183.92 -2817.85  4945.6 -3339.7  4569.91 -3773.26
            4087.3 -4083.42  3536.84 -4245.05  2963.16 -4245.05  2412.7 -4083.42
            1930.09 -3773.26  1554.4 -3339.7  1316.08 -2817.85  1234.44 -2250
            1316.08 -1682.15  1554.4 -1160.3  1930.09 -726.738  2412.7 -416.578
            2963.16 -254.951  3536.84 -254.951  4087.3 -416.578  4569.91 -726.738
            4945.6 -1160.3  5183.92 -1682.15  5265.56 -2250))
      (outline (path signal 120  6750 -3000  6750 -1500))
      (outline (path signal 120  5500 1000  1000 1000))
      (outline (path signal 120  -250 -1500  -250 -3000))
      (outline (path signal 120  1000 -5500  5500 -5500))
      (outline (path signal 50  8000 1250  8000 -5750))
      (outline (path signal 50  7750 -6000  -1250 -6000))
      (outline (path signal 50  -1500 -5750  -1500 1250))
      (outline (path signal 50  -1250 1500  7750 1500))
      (outline (path signal 50  -1500 -6000  -1250 -6000))
      (outline (path signal 50  -1500 -5750  -1500 -6000))
      (outline (path signal 50  -1500 1500  -1250 1500))
      (outline (path signal 50  -1500 1250  -1500 1500))
      (outline (path signal 50  8000 1500  8000 1250))
      (outline (path signal 50  7750 1500  8000 1500))
      (outline (path signal 50  8000 -6000  8000 -5750))
      (outline (path signal 50  7750 -6000  8000 -6000))
      (outline (path signal 100  250 750  3250 750))
      (outline (path signal 100  250 -5250  250 750))
      (outline (path signal 100  6250 -5250  250 -5250))
      (outline (path signal 100  6250 750  6250 -5250))
      (outline (path signal 100  3250 750  6250 750))
      (pin Round[A]Pad_2000_um (rotate 90) 1 6500 0)
      (pin Round[A]Pad_2000_um (rotate 90) 2 6500 -4500)
      (pin Round[A]Pad_2000_um (rotate 90) 1@1 0 0)
      (pin Round[A]Pad_2000_um (rotate 90) 2@1 0 -4500)
    )
    (image "Oscillator:Oscillator_DIP-14"
      (outline (path signal 100  -2730 -2540  -2730 9510))
      (outline (path signal 100  -2080 10160  17320 10160))
      (outline (path signal 100  17970 9510  17970 -1890))
      (outline (path signal 100  -2730 -2540  17320 -2540))
      (outline (path signal 120  -2830 -2640  17320 -2640))
      (outline (path signal 120  18070 -1890  18070 9510))
      (outline (path signal 120  17320 10260  -2080 10260))
      (outline (path signal 120  -2830 9510  -2830 -2640))
      (outline (path signal 100  -1730 -1540  16620 -1540))
      (outline (path signal 100  -1730 -1540  -1730 8810))
      (outline (path signal 100  -1380 9160  16620 9160))
      (outline (path signal 100  16970 -1190  16970 8810))
      (outline (path signal 50  -2980 -2790  18220 -2790))
      (outline (path signal 50  -2980 10410  -2980 -2790))
      (outline (path signal 50  18220 10410  -2980 10410))
      (outline (path signal 50  18220 -2790  18220 10410))
      (pin Round[A]Pad_1600_um 7 15240 0)
      (pin Round[A]Pad_1600_um 8 15240 7620)
      (pin Round[A]Pad_1600_um 14 0 7620)
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
    )
    (image "Package_DIP:DIP-14_W7.62mm"
      (outline (path signal 50  8700 1550  -1100 1550))
      (outline (path signal 50  8700 -16800  8700 1550))
      (outline (path signal 50  -1100 -16800  8700 -16800))
      (outline (path signal 50  -1100 1550  -1100 -16800))
      (outline (path signal 120  6460 1330  4810 1330))
      (outline (path signal 120  6460 -16570  6460 1330))
      (outline (path signal 120  1160 -16570  6460 -16570))
      (outline (path signal 120  1160 1330  1160 -16570))
      (outline (path signal 120  2810 1330  1160 1330))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 100  635 -16510  635 270))
      (outline (path signal 100  6985 -16510  635 -16510))
      (outline (path signal 100  6985 1270  6985 -16510))
      (outline (path signal 100  1635 1270  6985 1270))
      (pin Oval[A]Pad_1600x1600_um 14 7620 0)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 13 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 12 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 11 7620 -7620)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 10 7620 -10160)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 9 7620 -12700)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 8 7620 -15240)
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
    )
    (image Resistor_THT:R_Axial_DIN0207_L6.3mm_D2.5mm_P7.62mm_Horizontal
      (outline (path signal 50  8670 1500  -1050 1500))
      (outline (path signal 50  8670 -1500  8670 1500))
      (outline (path signal 50  -1050 -1500  8670 -1500))
      (outline (path signal 50  -1050 1500  -1050 -1500))
      (outline (path signal 120  7080 -1370  7080 -1040))
      (outline (path signal 120  540 -1370  7080 -1370))
      (outline (path signal 120  540 -1040  540 -1370))
      (outline (path signal 120  7080 1370  7080 1040))
      (outline (path signal 120  540 1370  7080 1370))
      (outline (path signal 120  540 1040  540 1370))
      (outline (path signal 100  7620 0  6960 0))
      (outline (path signal 100  0 0  660 0))
      (outline (path signal 100  6960 1250  660 1250))
      (outline (path signal 100  6960 -1250  6960 1250))
      (outline (path signal 100  660 -1250  6960 -1250))
      (outline (path signal 100  660 1250  660 -1250))
      (pin Oval[A]Pad_1600x1600_um 2 7620 0)
      (pin Round[A]Pad_1600_um 1 0 0)
    )
    (image Capacitor_THT:CP_Radial_D7.5mm_P2.50mm
      (outline (path signal 120  -2517.21 2550  -2517.21 1800))
      (outline (path signal 120  -2892.21 2175  -2142.21 2175))
      (outline (path signal 120  5091 441  5091 -441))
      (outline (path signal 120  5051 693  5051 -693))
      (outline (path signal 120  5011 877  5011 -877))
      (outline (path signal 120  4971 1028  4971 -1028))
      (outline (path signal 120  4931 1158  4931 -1158))
      (outline (path signal 120  4891 1275  4891 -1275))
      (outline (path signal 120  4851 1381  4851 -1381))
      (outline (path signal 120  4811 1478  4811 -1478))
      (outline (path signal 120  4771 1569  4771 -1569))
      (outline (path signal 120  4731 1654  4731 -1654))
      (outline (path signal 120  4691 1733  4691 -1733))
      (outline (path signal 120  4651 1809  4651 -1809))
      (outline (path signal 120  4611 1881  4611 -1881))
      (outline (path signal 120  4571 1949  4571 -1949))
      (outline (path signal 120  4531 2014  4531 -2014))
      (outline (path signal 120  4491 2077  4491 -2077))
      (outline (path signal 120  4451 2137  4451 -2137))
      (outline (path signal 120  4411 2195  4411 -2195))
      (outline (path signal 120  4371 2250  4371 -2250))
      (outline (path signal 120  4331 2304  4331 -2304))
      (outline (path signal 120  4291 2355  4291 -2355))
      (outline (path signal 120  4251 2405  4251 -2405))
      (outline (path signal 120  4211 2454  4211 -2454))
      (outline (path signal 120  4171 2500  4171 -2500))
      (outline (path signal 120  4131 2546  4131 -2546))
      (outline (path signal 120  4091 2589  4091 -2589))
      (outline (path signal 120  4051 2632  4051 -2632))
      (outline (path signal 120  4011 2673  4011 -2673))
      (outline (path signal 120  3971 2713  3971 -2713))
      (outline (path signal 120  3931 2752  3931 -2752))
      (outline (path signal 120  3891 2790  3891 -2790))
      (outline (path signal 120  3851 2827  3851 -2827))
      (outline (path signal 120  3811 2863  3811 -2863))
      (outline (path signal 120  3771 2898  3771 -2898))
      (outline (path signal 120  3731 2931  3731 -2931))
      (outline (path signal 120  3691 2964  3691 -2964))
      (outline (path signal 120  3651 2996  3651 -2996))
      (outline (path signal 120  3611 3028  3611 -3028))
      (outline (path signal 120  3571 3058  3571 -3058))
      (outline (path signal 120  3531 -1040  3531 -3088))
      (outline (path signal 120  3531 3088  3531 1040))
      (outline (path signal 120  3491 -1040  3491 -3116))
      (outline (path signal 120  3491 3116  3491 1040))
      (outline (path signal 120  3451 -1040  3451 -3144))
      (outline (path signal 120  3451 3144  3451 1040))
      (outline (path signal 120  3411 -1040  3411 -3172))
      (outline (path signal 120  3411 3172  3411 1040))
      (outline (path signal 120  3371 -1040  3371 -3198))
      (outline (path signal 120  3371 3198  3371 1040))
      (outline (path signal 120  3331 -1040  3331 -3224))
      (outline (path signal 120  3331 3224  3331 1040))
      (outline (path signal 120  3291 -1040  3291 -3249))
      (outline (path signal 120  3291 3249  3291 1040))
      (outline (path signal 120  3251 -1040  3251 -3274))
      (outline (path signal 120  3251 3274  3251 1040))
      (outline (path signal 120  3211 -1040  3211 -3297))
      (outline (path signal 120  3211 3297  3211 1040))
      (outline (path signal 120  3171 -1040  3171 -3321))
      (outline (path signal 120  3171 3321  3171 1040))
      (outline (path signal 120  3131 -1040  3131 -3343))
      (outline (path signal 120  3131 3343  3131 1040))
      (outline (path signal 120  3091 -1040  3091 -3365))
      (outline (path signal 120  3091 3365  3091 1040))
      (outline (path signal 120  3051 -1040  3051 -3386))
      (outline (path signal 120  3051 3386  3051 1040))
      (outline (path signal 120  3011 -1040  3011 -3407))
      (outline (path signal 120  3011 3407  3011 1040))
      (outline (path signal 120  2971 -1040  2971 -3427))
      (outline (path signal 120  2971 3427  2971 1040))
      (outline (path signal 120  2931 -1040  2931 -3447))
      (outline (path signal 120  2931 3447  2931 1040))
      (outline (path signal 120  2891 -1040  2891 -3466))
      (outline (path signal 120  2891 3466  2891 1040))
      (outline (path signal 120  2851 -1040  2851 -3484))
      (outline (path signal 120  2851 3484  2851 1040))
      (outline (path signal 120  2811 -1040  2811 -3502))
      (outline (path signal 120  2811 3502  2811 1040))
      (outline (path signal 120  2771 -1040  2771 -3520))
      (outline (path signal 120  2771 3520  2771 1040))
      (outline (path signal 120  2731 -1040  2731 -3536))
      (outline (path signal 120  2731 3536  2731 1040))
      (outline (path signal 120  2691 -1040  2691 -3553))
      (outline (path signal 120  2691 3553  2691 1040))
      (outline (path signal 120  2651 -1040  2651 -3568))
      (outline (path signal 120  2651 3568  2651 1040))
      (outline (path signal 120  2611 -1040  2611 -3584))
      (outline (path signal 120  2611 3584  2611 1040))
      (outline (path signal 120  2571 -1040  2571 -3598))
      (outline (path signal 120  2571 3598  2571 1040))
      (outline (path signal 120  2531 -1040  2531 -3613))
      (outline (path signal 120  2531 3613  2531 1040))
      (outline (path signal 120  2491 -1040  2491 -3626))
      (outline (path signal 120  2491 3626  2491 1040))
      (outline (path signal 120  2451 -1040  2451 -3640))
      (outline (path signal 120  2451 3640  2451 1040))
      (outline (path signal 120  2411 -1040  2411 -3653))
      (outline (path signal 120  2411 3653  2411 1040))
      (outline (path signal 120  2371 -1040  2371 -3665))
      (outline (path signal 120  2371 3665  2371 1040))
      (outline (path signal 120  2331 -1040  2331 -3677))
      (outline (path signal 120  2331 3677  2331 1040))
      (outline (path signal 120  2291 -1040  2291 -3688))
      (outline (path signal 120  2291 3688  2291 1040))
      (outline (path signal 120  2251 -1040  2251 -3699))
      (outline (path signal 120  2251 3699  2251 1040))
      (outline (path signal 120  2211 -1040  2211 -3710))
      (outline (path signal 120  2211 3710  2211 1040))
      (outline (path signal 120  2171 -1040  2171 -3720))
      (outline (path signal 120  2171 3720  2171 1040))
      (outline (path signal 120  2131 -1040  2131 -3729))
      (outline (path signal 120  2131 3729  2131 1040))
      (outline (path signal 120  2091 -1040  2091 -3738))
      (outline (path signal 120  2091 3738  2091 1040))
      (outline (path signal 120  2051 -1040  2051 -3747))
      (outline (path signal 120  2051 3747  2051 1040))
      (outline (path signal 120  2011 -1040  2011 -3755))
      (outline (path signal 120  2011 3755  2011 1040))
      (outline (path signal 120  1971 -1040  1971 -3763))
      (outline (path signal 120  1971 3763  1971 1040))
      (outline (path signal 120  1930 -1040  1930 -3770))
      (outline (path signal 120  1930 3770  1930 1040))
      (outline (path signal 120  1890 -1040  1890 -3777))
      (outline (path signal 120  1890 3777  1890 1040))
      (outline (path signal 120  1850 -1040  1850 -3784))
      (outline (path signal 120  1850 3784  1850 1040))
      (outline (path signal 120  1810 -1040  1810 -3790))
      (outline (path signal 120  1810 3790  1810 1040))
      (outline (path signal 120  1770 -1040  1770 -3795))
      (outline (path signal 120  1770 3795  1770 1040))
      (outline (path signal 120  1730 -1040  1730 -3801))
      (outline (path signal 120  1730 3801  1730 1040))
      (outline (path signal 120  1690 -1040  1690 -3805))
      (outline (path signal 120  1690 3805  1690 1040))
      (outline (path signal 120  1650 -1040  1650 -3810))
      (outline (path signal 120  1650 3810  1650 1040))
      (outline (path signal 120  1610 -1040  1610 -3814))
      (outline (path signal 120  1610 3814  1610 1040))
      (outline (path signal 120  1570 -1040  1570 -3817))
      (outline (path signal 120  1570 3817  1570 1040))
      (outline (path signal 120  1530 -1040  1530 -3820))
      (outline (path signal 120  1530 3820  1530 1040))
      (outline (path signal 120  1490 -1040  1490 -3823))
      (outline (path signal 120  1490 3823  1490 1040))
      (outline (path signal 120  1450 3825  1450 -3825))
      (outline (path signal 120  1410 3827  1410 -3827))
      (outline (path signal 120  1370 3829  1370 -3829))
      (outline (path signal 120  1330 3830  1330 -3830))
      (outline (path signal 120  1290 3830  1290 -3830))
      (outline (path signal 120  1250 3830  1250 -3830))
      (outline (path signal 100  -1586.23 2012.5  -1586.23 1262.5))
      (outline (path signal 100  -1961.23 1637.5  -1211.23 1637.5))
      (outline (path signal 50  5250 0  5168.12 -805.194  4925.83 -1577.42  4533.05 -2285.07
            4005.87 -2899.17  3365.86 -3394.58  2639.22 -3751.01  1855.71 -3953.87
            1047.4 -3994.87  247.39 -3872.31  -511.577 -3591.22  -1198.42 -3163.1
            -1785.03 -2605.49  -2247.39 -1941.21  -2566.56 -1197.45  -2729.48 -404.673
            -2729.48 404.673  -2566.56 1197.45  -2247.39 1941.21  -1785.03 2605.49
            -1198.42 3163.1  -511.577 3591.22  247.39 3872.31  1047.4 3994.87
            1855.71 3953.87  2639.22 3751.01  3365.86 3394.58  4005.87 2899.17
            4533.05 2285.07  4925.83 1577.42  5168.12 805.194  5250 0))
      (outline (path signal 120  5120 0  5040.78 -779.025  4806.37 -1526.16  4426.35 -2210.81
            3916.3 -2804.95  3297.09 -3284.25  2594.07 -3629.1  1836.03 -3825.37
            1053.99 -3865.03  279.975 -3746.46  -454.325 -3474.5  -1118.85 -3060.3
            -1686.39 -2520.81  -2133.72 -1878.12  -2442.52 -1158.54  -2600.14 -391.521
            -2600.14 391.521  -2442.52 1158.54  -2133.72 1878.12  -1686.39 2520.81
            -1118.85 3060.3  -454.325 3474.5  279.975 3746.46  1053.99 3865.03
            1836.03 3825.37  2594.07 3629.1  3297.09 3284.25  3916.3 2804.95
            4426.35 2210.81  4806.37 1526.16  5040.78 779.025  5120 0))
      (outline (path signal 100  5000 0  4918.05 -779.669  4675.8 -1525.26  4283.81 -2204.2
            3759.24 -2786.79  3125 -3247.59  2408.81 -3566.46  1641.98 -3729.46
            858.018 -3729.46  91.186 -3566.46  -625 -3247.59  -1259.24 -2786.79
            -1783.81 -2204.2  -2175.8 -1525.26  -2418.05 -779.669  -2500 0
            -2418.05 779.669  -2175.8 1525.26  -1783.81 2204.2  -1259.24 2786.79
            -625 3247.59  91.186 3566.46  858.018 3729.46  1641.98 3729.46
            2408.81 3566.46  3125 3247.59  3759.24 2786.79  4283.81 2204.2
            4675.8 1525.26  4918.05 779.669  5000 0))
      (pin Round[A]Pad_1600_um 2 2500 0)
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
    )
    (image Capacitor_THT:C_Disc_D5.0mm_W2.5mm_P2.50mm
      (outline (path signal 50  4000 1500  -1500 1500))
      (outline (path signal 50  4000 -1500  4000 1500))
      (outline (path signal 50  -1500 -1500  4000 -1500))
      (outline (path signal 50  -1500 1500  -1500 -1500))
      (outline (path signal 120  3870 1370  3870 -1370))
      (outline (path signal 120  -1370 1370  -1370 -1370))
      (outline (path signal 120  -1370 -1370  3870 -1370))
      (outline (path signal 120  -1370 1370  3870 1370))
      (outline (path signal 100  3750 1250  -1250 1250))
      (outline (path signal 100  3750 -1250  3750 1250))
      (outline (path signal 100  -1250 -1250  3750 -1250))
      (outline (path signal 100  -1250 1250  -1250 -1250))
      (pin Round[A]Pad_1600_um 2 2500 0)
      (pin Round[A]Pad_1600_um 1 0 0)
    )
    (image Connector_PinSocket_2.54mm:PinSocket_1x06_P2.54mm_Vertical
      (outline (path signal 50  -1800 -14450  -1800 1800))
      (outline (path signal 50  1750 -14450  -1800 -14450))
      (outline (path signal 50  1750 1800  1750 -14450))
      (outline (path signal 50  -1800 1800  1750 1800))
      (outline (path signal 120  0 1330  1330 1330))
      (outline (path signal 120  1330 1330  1330 0))
      (outline (path signal 120  1330 -1270  1330 -14030))
      (outline (path signal 120  -1330 -14030  1330 -14030))
      (outline (path signal 120  -1330 -1270  -1330 -14030))
      (outline (path signal 120  -1330 -1270  1330 -1270))
      (outline (path signal 100  -1270 -13970  -1270 1270))
      (outline (path signal 100  1270 -13970  -1270 -13970))
      (outline (path signal 100  1270 635  1270 -13970))
      (outline (path signal 100  635 1270  1270 635))
      (outline (path signal 100  -1270 1270  635 1270))
      (pin Oval[A]Pad_1700x1700_um 6 0 -12700)
      (pin Oval[A]Pad_1700x1700_um 5 0 -10160)
      (pin Oval[A]Pad_1700x1700_um 4 0 -7620)
      (pin Oval[A]Pad_1700x1700_um 3 0 -5080)
      (pin Oval[A]Pad_1700x1700_um 2 0 -2540)
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
    )
    (image Resistor_THT:R_Axial_DIN0207_L6.3mm_D2.5mm_P7.62mm_Horizontal::1
      (outline (path signal 100  660 1250  660 -1250))
      (outline (path signal 100  660 -1250  6960 -1250))
      (outline (path signal 100  6960 -1250  6960 1250))
      (outline (path signal 100  6960 1250  660 1250))
      (outline (path signal 100  0 0  660 0))
      (outline (path signal 100  7620 0  6960 0))
      (outline (path signal 120  540 1040  540 1370))
      (outline (path signal 120  540 1370  7080 1370))
      (outline (path signal 120  7080 1370  7080 1040))
      (outline (path signal 120  540 -1040  540 -1370))
      (outline (path signal 120  540 -1370  7080 -1370))
      (outline (path signal 120  7080 -1370  7080 -1040))
      (outline (path signal 50  -1050 1500  -1050 -1500))
      (outline (path signal 50  -1050 -1500  8670 -1500))
      (outline (path signal 50  8670 -1500  8670 1500))
      (outline (path signal 50  8670 1500  -1050 1500))
      (pin Round[A]Pad_1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 2 7620 0)
    )
    (image "Package_DIP:DIP-16_W7.62mm"
      (outline (path signal 50  8700 1550  -1100 1550))
      (outline (path signal 50  8700 -19300  8700 1550))
      (outline (path signal 50  -1100 -19300  8700 -19300))
      (outline (path signal 50  -1100 1550  -1100 -19300))
      (outline (path signal 120  6460 1330  4810 1330))
      (outline (path signal 120  6460 -19110  6460 1330))
      (outline (path signal 120  1160 -19110  6460 -19110))
      (outline (path signal 120  1160 1330  1160 -19110))
      (outline (path signal 120  2810 1330  1160 1330))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 100  635 -19050  635 270))
      (outline (path signal 100  6985 -19050  635 -19050))
      (outline (path signal 100  6985 1270  6985 -19050))
      (outline (path signal 100  1635 1270  6985 1270))
      (pin Oval[A]Pad_1600x1600_um 16 7620 0)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 15 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 14 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 13 7620 -7620)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 12 7620 -10160)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 11 7620 -12700)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 10 7620 -15240)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 9 7620 -17780)
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
    )
    (image "Package_DIP:DIP-16_W7.62mm::1"
      (outline (path signal 100  1635 1270  6985 1270))
      (outline (path signal 100  6985 1270  6985 -19050))
      (outline (path signal 100  6985 -19050  635 -19050))
      (outline (path signal 100  635 -19050  635 270))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 120  2810 1330  1160 1330))
      (outline (path signal 120  1160 1330  1160 -19110))
      (outline (path signal 120  1160 -19110  6460 -19110))
      (outline (path signal 120  6460 -19110  6460 1330))
      (outline (path signal 120  6460 1330  4810 1330))
      (outline (path signal 50  -1100 1550  -1100 -19300))
      (outline (path signal 50  -1100 -19300  8700 -19300))
      (outline (path signal 50  8700 -19300  8700 1550))
      (outline (path signal 50  8700 1550  -1100 1550))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 9 7620 -17780)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 10 7620 -15240)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 11 7620 -12700)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 12 7620 -10160)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 13 7620 -7620)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 14 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 15 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 16 7620 0)
    )
    (image "Package_DIP:DIP-20_W7.62mm"
      (outline (path signal 50  8700 1550  -1100 1550))
      (outline (path signal 50  8700 -24400  8700 1550))
      (outline (path signal 50  -1100 -24400  8700 -24400))
      (outline (path signal 50  -1100 1550  -1100 -24400))
      (outline (path signal 120  6460 1330  4810 1330))
      (outline (path signal 120  6460 -24190  6460 1330))
      (outline (path signal 120  1160 -24190  6460 -24190))
      (outline (path signal 120  1160 1330  1160 -24190))
      (outline (path signal 120  2810 1330  1160 1330))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 100  635 -24130  635 270))
      (outline (path signal 100  6985 -24130  635 -24130))
      (outline (path signal 100  6985 1270  6985 -24130))
      (outline (path signal 100  1635 1270  6985 1270))
      (pin Oval[A]Pad_1600x1600_um 20 7620 0)
      (pin Oval[A]Pad_1600x1600_um 10 0 -22860)
      (pin Oval[A]Pad_1600x1600_um 19 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 9 0 -20320)
      (pin Oval[A]Pad_1600x1600_um 18 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 17 7620 -7620)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 16 7620 -10160)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 15 7620 -12700)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 14 7620 -15240)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 13 7620 -17780)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 12 7620 -20320)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 11 7620 -22860)
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
    )
    (image "Package_DIP:DIP-14_W7.62mm::1"
      (outline (path signal 100  1635 1270  6985 1270))
      (outline (path signal 100  6985 1270  6985 -16510))
      (outline (path signal 100  6985 -16510  635 -16510))
      (outline (path signal 100  635 -16510  635 270))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 120  2810 1330  1160 1330))
      (outline (path signal 120  1160 1330  1160 -16570))
      (outline (path signal 120  1160 -16570  6460 -16570))
      (outline (path signal 120  6460 -16570  6460 1330))
      (outline (path signal 120  6460 1330  4810 1330))
      (outline (path signal 50  -1100 1550  -1100 -16800))
      (outline (path signal 50  -1100 -16800  8700 -16800))
      (outline (path signal 50  8700 -16800  8700 1550))
      (outline (path signal 50  8700 1550  -1100 1550))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 8 7620 -15240)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 9 7620 -12700)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 10 7620 -10160)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 11 7620 -7620)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 12 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 13 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 14 7620 0)
    )
    (image "Package_DIP:DIP-20_W7.62mm::1"
      (outline (path signal 100  1635 1270  6985 1270))
      (outline (path signal 100  6985 1270  6985 -24130))
      (outline (path signal 100  6985 -24130  635 -24130))
      (outline (path signal 100  635 -24130  635 270))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 120  2810 1330  1160 1330))
      (outline (path signal 120  1160 1330  1160 -24190))
      (outline (path signal 120  1160 -24190  6460 -24190))
      (outline (path signal 120  6460 -24190  6460 1330))
      (outline (path signal 120  6460 1330  4810 1330))
      (outline (path signal 50  -1100 1550  -1100 -24400))
      (outline (path signal 50  -1100 -24400  8700 -24400))
      (outline (path signal 50  8700 -24400  8700 1550))
      (outline (path signal 50  8700 1550  -1100 1550))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 11 7620 -22860)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 12 7620 -20320)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 13 7620 -17780)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 14 7620 -15240)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 15 7620 -12700)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 16 7620 -10160)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 17 7620 -7620)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 18 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 9 0 -20320)
      (pin Oval[A]Pad_1600x1600_um 19 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 10 0 -22860)
      (pin Oval[A]Pad_1600x1600_um 20 7620 0)
    )
    (image "Package_DIP:DIP-28_W15.24mm"
      (outline (path signal 100  1255 1270  14985 1270))
      (outline (path signal 100  14985 1270  14985 -34290))
      (outline (path signal 100  14985 -34290  255 -34290))
      (outline (path signal 100  255 -34290  255 270))
      (outline (path signal 100  255 270  1255 1270))
      (outline (path signal 120  6620 1330  1160 1330))
      (outline (path signal 120  1160 1330  1160 -34350))
      (outline (path signal 120  1160 -34350  14080 -34350))
      (outline (path signal 120  14080 -34350  14080 1330))
      (outline (path signal 120  14080 1330  8620 1330))
      (outline (path signal 50  -1050 1550  -1050 -34550))
      (outline (path signal 50  -1050 -34550  16300 -34550))
      (outline (path signal 50  16300 -34550  16300 1550))
      (outline (path signal 50  16300 1550  -1050 1550))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 15 15240 -33020)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 16 15240 -30480)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 17 15240 -27940)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 18 15240 -25400)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 19 15240 -22860)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 20 15240 -20320)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 21 15240 -17780)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 22 15240 -15240)
      (pin Oval[A]Pad_1600x1600_um 9 0 -20320)
      (pin Oval[A]Pad_1600x1600_um 23 15240 -12700)
      (pin Oval[A]Pad_1600x1600_um 10 0 -22860)
      (pin Oval[A]Pad_1600x1600_um 24 15240 -10160)
      (pin Oval[A]Pad_1600x1600_um 11 0 -25400)
      (pin Oval[A]Pad_1600x1600_um 25 15240 -7620)
      (pin Oval[A]Pad_1600x1600_um 12 0 -27940)
      (pin Oval[A]Pad_1600x1600_um 26 15240 -5080)
      (pin Oval[A]Pad_1600x1600_um 13 0 -30480)
      (pin Oval[A]Pad_1600x1600_um 27 15240 -2540)
      (pin Oval[A]Pad_1600x1600_um 14 0 -33020)
      (pin Oval[A]Pad_1600x1600_um 28 15240 0)
    )
    (image "Package_DIP:DIP-32_W15.24mm_Socket"
      (outline (path signal 100  1255 1270  14985 1270))
      (outline (path signal 100  14985 1270  14985 -39370))
      (outline (path signal 100  14985 -39370  255 -39370))
      (outline (path signal 100  255 -39370  255 270))
      (outline (path signal 100  255 270  1255 1270))
      (outline (path signal 100  -1270 1330  -1270 -39430))
      (outline (path signal 100  -1270 -39430  16510 -39430))
      (outline (path signal 100  16510 -39430  16510 1330))
      (outline (path signal 100  16510 1330  -1270 1330))
      (outline (path signal 120  6620 1330  1160 1330))
      (outline (path signal 120  1160 1330  1160 -39430))
      (outline (path signal 120  1160 -39430  14080 -39430))
      (outline (path signal 120  14080 -39430  14080 1330))
      (outline (path signal 120  14080 1330  8620 1330))
      (outline (path signal 120  -1330 1390  -1330 -39490))
      (outline (path signal 120  -1330 -39490  16570 -39490))
      (outline (path signal 120  16570 -39490  16570 1390))
      (outline (path signal 120  16570 1390  -1330 1390))
      (outline (path signal 50  -1550 1600  -1550 -39700))
      (outline (path signal 50  -1550 -39700  16800 -39700))
      (outline (path signal 50  16800 -39700  16800 1600))
      (outline (path signal 50  16800 1600  -1550 1600))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 17 15240 -38100)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 18 15240 -35560)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 19 15240 -33020)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 20 15240 -30480)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 21 15240 -27940)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 22 15240 -25400)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 23 15240 -22860)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 24 15240 -20320)
      (pin Oval[A]Pad_1600x1600_um 9 0 -20320)
      (pin Oval[A]Pad_1600x1600_um 25 15240 -17780)
      (pin Oval[A]Pad_1600x1600_um 10 0 -22860)
      (pin Oval[A]Pad_1600x1600_um 26 15240 -15240)
      (pin Oval[A]Pad_1600x1600_um 11 0 -25400)
      (pin Oval[A]Pad_1600x1600_um 27 15240 -12700)
      (pin Oval[A]Pad_1600x1600_um 12 0 -27940)
      (pin Oval[A]Pad_1600x1600_um 28 15240 -10160)
      (pin Oval[A]Pad_1600x1600_um 13 0 -30480)
      (pin Oval[A]Pad_1600x1600_um 29 15240 -7620)
      (pin Oval[A]Pad_1600x1600_um 14 0 -33020)
      (pin Oval[A]Pad_1600x1600_um 30 15240 -5080)
      (pin Oval[A]Pad_1600x1600_um 15 0 -35560)
      (pin Oval[A]Pad_1600x1600_um 31 15240 -2540)
      (pin Oval[A]Pad_1600x1600_um 16 0 -38100)
      (pin Oval[A]Pad_1600x1600_um 32 15240 0)
    )
    (image "Package_DIP:DIP-32_W15.24mm_Socket::1"
      (outline (path signal 50  16800 1600  -1550 1600))
      (outline (path signal 50  16800 -39700  16800 1600))
      (outline (path signal 50  -1550 -39700  16800 -39700))
      (outline (path signal 50  -1550 1600  -1550 -39700))
      (outline (path signal 120  16570 1390  -1330 1390))
      (outline (path signal 120  16570 -39490  16570 1390))
      (outline (path signal 120  -1330 -39490  16570 -39490))
      (outline (path signal 120  -1330 1390  -1330 -39490))
      (outline (path signal 120  14080 1330  8620 1330))
      (outline (path signal 120  14080 -39430  14080 1330))
      (outline (path signal 120  1160 -39430  14080 -39430))
      (outline (path signal 120  1160 1330  1160 -39430))
      (outline (path signal 120  6620 1330  1160 1330))
      (outline (path signal 100  16510 1330  -1270 1330))
      (outline (path signal 100  16510 -39430  16510 1330))
      (outline (path signal 100  -1270 -39430  16510 -39430))
      (outline (path signal 100  -1270 1330  -1270 -39430))
      (outline (path signal 100  255 270  1255 1270))
      (outline (path signal 100  255 -39370  255 270))
      (outline (path signal 100  14985 -39370  255 -39370))
      (outline (path signal 100  14985 1270  14985 -39370))
      (outline (path signal 100  1255 1270  14985 1270))
      (pin Oval[A]Pad_1600x1600_um 32 15240 0)
      (pin Oval[A]Pad_1600x1600_um 16 0 -38100)
      (pin Oval[A]Pad_1600x1600_um 31 15240 -2540)
      (pin Oval[A]Pad_1600x1600_um 15 0 -35560)
      (pin Oval[A]Pad_1600x1600_um 30 15240 -5080)
      (pin Oval[A]Pad_1600x1600_um 14 0 -33020)
      (pin Oval[A]Pad_1600x1600_um 29 15240 -7620)
      (pin Oval[A]Pad_1600x1600_um 13 0 -30480)
      (pin Oval[A]Pad_1600x1600_um 28 15240 -10160)
      (pin Oval[A]Pad_1600x1600_um 12 0 -27940)
      (pin Oval[A]Pad_1600x1600_um 27 15240 -12700)
      (pin Oval[A]Pad_1600x1600_um 11 0 -25400)
      (pin Oval[A]Pad_1600x1600_um 26 15240 -15240)
      (pin Oval[A]Pad_1600x1600_um 10 0 -22860)
      (pin Oval[A]Pad_1600x1600_um 25 15240 -17780)
      (pin Oval[A]Pad_1600x1600_um 9 0 -20320)
      (pin Oval[A]Pad_1600x1600_um 24 15240 -20320)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 23 15240 -22860)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 22 15240 -25400)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 21 15240 -27940)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 20 15240 -30480)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 19 15240 -33020)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 18 15240 -35560)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 17 15240 -38100)
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
    )
    (padstack Round[A]Pad_1600_um
      (shape (circle F.Cu 1600))
      (shape (circle B.Cu 1600))
      (attach off)
    )
    (padstack Round[A]Pad_2000_um
      (shape (circle F.Cu 2000))
      (shape (circle B.Cu 2000))
      (attach off)
    )
    (padstack Oval[A]Pad_1600x1600_um
      (shape (path F.Cu 1600  0 0  0 0))
      (shape (path B.Cu 1600  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_1700x1700_um
      (shape (path F.Cu 1700  0 0  0 0))
      (shape (path B.Cu 1700  0 0  0 0))
      (attach off)
    )
    (padstack Rect[A]Pad_1600x1600_um
      (shape (rect F.Cu -800 -800 800 800))
      (shape (rect B.Cu -800 -800 800 800))
      (attach off)
    )
    (padstack Rect[A]Pad_1700x1700_um
      (shape (rect F.Cu -850 -850 850 850))
      (shape (rect B.Cu -850 -850 850 850))
      (attach off)
    )
    (padstack "Via[0-1]_800:400_um"
      (shape (circle F.Cu 800))
      (shape (circle B.Cu 800))
      (attach off)
    )
  )
  (network
    (net +5V
      (pins X1-14 U1-14 R9-2 C52-2 C20-1 C19-1 C18-1 C17-1 C16-1 C15-1 C14-1 C13-1
        C12-1 C11-1 C10-1 C9-1 C8-1 C7-1 C6-1 C5-1 C4-1 C3-1 C2-1 C1-1 U44-14 U40-14
        U18-14 U19-14 U39-14 U39-9 U39-2 J1-3 R1-1 R2-2 R3-2 R4-2 R5-2 R6-2 R7-2 R8-2
        U2-16 U3-16 U4-20 U4-1 U5-16 U6-16 U8-16 U11-9 U11-10 U11-7 U11-16 U12-14
        U13-16 U14-16 U15-20 U16-14 U10-16 U17-16 U23-1 U23-20 U26-16 U26-1 U28-1
        U28-16 U30-16 U30-1 U32-28 U33-1 U33-16 U34-16 U34-7 U34-10 U34-9 U42-16 U42-7
        U42-10 U42-9 U43-6 U43-16 U45-16 U45-14 U45-13 U45-12 U45-4 U45-11 U45-3 U45-10
        U46-16 U48-14 U49-16 U50-20 U51-16 U52-16 U53-20 U31-32 U35-14 U41-1 U41-20
        U7-32 U7-31 U9-31 U9-32 U20-16 U37-9 U37-5 U37-15 U37-16)
    )
    (net GND
      (pins SW1-1 SW1-1@1 X1-7 U1-7 C52-1 C20-2 C19-2 C18-2 C17-2 C16-2 C15-2 C14-2
        C13-2 C12-2 C11-2 C10-2 C9-2 C8-2 C7-2 C6-2 C5-2 C4-2 C3-2 C2-2 C1-2 U44-7
        U40-7 U40-13 U40-12 C24-1 C23-1 C22-1 C21-1 U18-7 U19-7 U39-7 J1-1 U2-8 U2-15
        U2-2 U2-1 U3-1 U3-2 U3-15 U3-8 U4-10 U5-8 U5-15 U5-11 U5-2 U5-1 U6-8 U6-15
        U6-12 U6-11 U6-2 U6-1 U8-1 U8-2 U8-15 U8-8 U11-8 U12-7 U13-8 U14-8 U15-10
        U15-1 U16-7 U10-1 U10-2 U10-15 U10-8 U17-8 U17-15 U17-2 U17-1 U23-10 U26-8
        U28-8 U30-8 U32-14 U33-8 U34-8 U42-8 U43-5 U43-15 U43-8 U45-8 U45-15 U46-8
        U48-7 U49-8 U50-1 U50-10 U51-8 U52-8 U53-1 U53-10 U31-2 U31-3 U31-16 U35-7
        U41-10 U7-16 U7-29 U7-28 U7-24 U7-22 U7-3 U7-2 U9-2 U9-3 U9-22 U9-24 U9-28
        U9-29 U9-16 U20-8 U20-15 U20-13 U20-12 U20-11 U20-10 U20-2 U20-9 U20-1 U37-1
        U37-10 U37-14 U37-8)
    )
    (net "/UART Receiver/RX"
      (pins U39-1 J1-4 U35-1)
    )
    (net "/UART Transmitter/TX"
      (pins J1-5 U43-9)
    )
    (net "/Control Logic/~HI"
      (pins U1-2 U44-1 U40-2 U6-9 U8-9 U48-9 U48-5)
    )
    (net /ALU/BUS7
      (pins R1-2 U2-11 U4-11 U15-9 U10-11 U23-11 U26-6 U30-6 U32-19 U45-5 U46-6 U50-9
        U51-6 U53-9 U31-21 U41-18)
    )
    (net /ALU/BUS6
      (pins R2-1 U2-12 U4-12 U15-8 U10-12 U23-12 U26-5 U30-5 U32-18 U45-6 U46-5 U50-8
        U51-5 U53-8 U31-20 U41-17)
    )
    (net /ALU/BUS5
      (pins R3-1 U2-13 U4-13 U6-13 U15-7 U10-13 U23-13 U26-4 U30-4 U32-17 U43-11 U46-4
        U50-7 U51-4 U53-7 U31-19 U41-16)
    )
    (net /ALU/BUS4
      (pins R4-1 U2-14 U4-14 U6-14 U15-6 U10-14 U23-14 U26-3 U30-3 U32-16 U43-12 U46-3
        U50-6 U51-3 U53-6 U31-18 U41-15)
    )
    (net /ALU/BUS3
      (pins R5-1 U3-11 U4-15 U8-11 U15-5 U17-11 U23-15 U28-6 U32-15 U33-6 U43-13 U49-6
        U50-5 U52-6 U53-5 U31-17 U41-14)
    )
    (net /ALU/BUS2
      (pins R6-1 U3-12 U4-16 U8-12 U15-4 U17-12 U23-16 U28-5 U32-13 U33-5 U43-14 U49-5
        U50-4 U52-5 U53-4 U31-15 U41-13)
    )
    (net /ALU/BUS1
      (pins R7-1 U3-13 U4-17 U8-13 U15-3 U17-13 U23-17 U28-4 U32-12 U33-4 U43-3 U49-4
        U50-3 U52-4 U53-3 U31-14 U41-12)
    )
    (net /ALU/BUS0
      (pins R8-1 U3-14 U4-18 U8-14 U15-2 U17-14 U23-18 U28-3 U32-11 U33-3 U43-4 U49-3
        U50-2 U52-3 U53-2 U31-13 U41-11)
    )
    (net CLOCK
      (pins X1-8 U1-13 U44-13 U44-10 U2-7 U3-7 U5-7 U6-7 U8-7 U10-7 U17-7 U26-2 U28-2
        U30-2 U33-2 U34-2 U42-2 U46-2 U49-2 U51-2 U52-2 U35-13)
    )
    (net "Net-(U1-Pad6)"
      (pins U1-6 U20-14)
    )
    (net ~CLOCK
      (pins U1-12 U11-2 U20-7)
    )
    (net "Net-(U1-Pad4)"
      (pins U1-4 U6-10 U8-10)
    )
    (net /Memory/M15
      (pins U1-9 U26-11 U31-22)
    )
    (net "/Control Logic/HI"
      (pins U1-1 U44-5 U40-9 C23-2 U48-1 U48-13 U9-21)
    )
    (net /ALU/A7
      (pins U2-6 U4-9 U13-12)
    )
    (net /ALU/A6
      (pins U2-5 U4-8 U13-14)
    )
    (net /ALU/A5
      (pins U2-4 U4-7 U13-3)
    )
    (net /ALU/A4
      (pins U2-3 U4-6 U13-5)
    )
    (net "/Control Logic/~AI"
      (pins U2-10 U2-9 U3-9 U3-10 U9-17)
    )
    (net /ALU/A0
      (pins U3-3 U4-2 U14-5)
    )
    (net /ALU/A1
      (pins U3-4 U4-3 U14-3)
    )
    (net /ALU/A2
      (pins U3-5 U4-4 U14-14)
    )
    (net /ALU/A3
      (pins U3-6 U4-5 U14-12)
    )
    (net "/Control Logic/~AO"
      (pins U4-19 U9-15)
    )
    (net /ALU/FLAG_Z
      (pins U19-6 U5-14)
    )
    (net /ALU/FLAG_C
      (pins U5-13 U13-9)
    )
    (net "Net-(U5-Pad5)"
      (pins U5-5 U7-4 U9-4)
    )
    (net /ALU/FLAG_N
      (pins U18-12 U5-12 U13-10 U15-11)
    )
    (net "Net-(U5-Pad4)"
      (pins U5-4 U7-25 U9-25)
    )
    (net "Net-(U5-Pad3)"
      (pins U5-3 U7-23 U9-23)
    )
    (net /ALU/~EO
      (pins U5-10 U5-9 U15-19 U7-13)
    )
    (net "Net-(U6-Pad4)"
      (pins U6-4 U7-26 U9-26)
    )
    (net "Net-(U6-Pad3)"
      (pins U6-3 U7-27 U9-27)
    )
    (net "Net-(U7-Pad5)"
      (pins U8-6 U7-5 U9-5)
    )
    (net "Net-(U7-Pad6)"
      (pins U8-5 U7-6 U9-6)
    )
    (net "Net-(U11-Pad11)"
      (pins U11-11 U7-9 U9-9)
    )
    (net "Net-(U11-Pad12)"
      (pins U11-12 U7-10 U9-10)
    )
    (net "Net-(U11-Pad13)"
      (pins U11-13 U7-11 U9-11)
    )
    (net "Net-(U11-Pad14)"
      (pins U11-14 U7-12 U9-12)
    )
    (net /ALU/ES
      (pins U12-12 U12-4 U12-9 U12-1 U16-1 U16-9 U16-4 U16-12 U7-14)
    )
    (net /ALU/EC
      (pins U14-7 U7-15)
    )
    (net "/Control Logic/~BI"
      (pins U10-9 U10-10 U17-10 U17-9 U9-14)
    )
    (net "/Control Logic/~RO"
      (pins U32-22 U31-24 U9-18)
    )
    (net /ALU/B4
      (pins U12-13 U10-3 U23-6)
    )
    (net "Net-(U12-Pad6)"
      (pins U12-6 U13-15)
    )
    (net /ALU/B6
      (pins U12-5 U10-5 U23-8)
    )
    (net "Net-(U12-Pad11)"
      (pins U12-11 U13-6)
    )
    (net /ALU/B5
      (pins U12-10 U10-4 U23-7)
    )
    (net "Net-(U12-Pad3)"
      (pins U12-3 U13-11)
    )
    (net /ALU/B7
      (pins U12-2 U10-6 U23-9)
    )
    (net "Net-(U12-Pad8)"
      (pins U12-8 U13-2)
    )
    (net "Net-(U13-Pad1)"
      (pins U18-9 U13-1 U15-13)
    )
    (net "Net-(U13-Pad4)"
      (pins U18-8 U13-4 U15-14)
    )
    (net "Net-(U13-Pad13)"
      (pins U18-11 U13-13 U15-12)
    )
    (net "Net-(U13-Pad7)"
      (pins U13-7 U14-9)
    )
    (net "Net-(U14-Pad1)"
      (pins U18-3 U14-1 U15-17)
    )
    (net "Net-(U14-Pad2)"
      (pins U14-2 U16-8)
    )
    (net "Net-(U14-Pad10)"
      (pins U18-6 U14-10 U15-15)
    )
    (net "Net-(U14-Pad11)"
      (pins U14-11 U16-3)
    )
    (net "Net-(U14-Pad4)"
      (pins U18-2 U14-4 U15-18)
    )
    (net "Net-(U14-Pad13)"
      (pins U18-5 U14-13 U15-16)
    )
    (net "Net-(U14-Pad6)"
      (pins U14-6 U16-11)
    )
    (net "Net-(U14-Pad15)"
      (pins U14-15 U16-6)
    )
    (net /ALU/B3
      (pins U16-2 U17-6 U23-5)
    )
    (net /ALU/B1
      (pins U16-10 U17-4 U23-3)
    )
    (net /ALU/B2
      (pins U16-5 U17-5 U23-4)
    )
    (net /ALU/B0
      (pins U16-13 U17-3 U23-2)
    )
    (net "Net-(U18-Pad13)"
      (pins U18-13 U19-13)
    )
    (net "Net-(U18-Pad4)"
      (pins U18-4 U19-2)
    )
    (net "Net-(U18-Pad10)"
      (pins U18-10 U19-12)
    )
    (net "Net-(U18-Pad1)"
      (pins U18-1 U19-1)
    )
    (net "Net-(U19-Pad3)"
      (pins U19-4 U19-3)
    )
    (net "Net-(U19-Pad11)"
      (pins U19-5 U19-11)
    )
    (net /Memory/M12
      (pins U26-14 U32-8 U31-4)
    )
    (net /Memory/M13
      (pins U26-13 U32-9 U31-28)
    )
    (net /Memory/M14
      (pins U26-12 U32-10 U31-29)
    )
    (net "Net-(U26-Pad10)"
      (pins U26-10 U28-15)
    )
    (net "Net-(U28-Pad10)"
      (pins U28-10 U30-15)
    )
    (net /Memory/M11
      (pins U28-11 U32-7 U31-25)
    )
    (net /Memory/M10
      (pins U28-12 U32-6 U31-23)
    )
    (net /Memory/M9
      (pins U28-13 U32-5 U31-26)
    )
    (net /Memory/M8
      (pins U28-14 U32-4 U31-27)
    )
    (net /Memory/M4
      (pins U30-14 U32-26 U31-8)
    )
    (net /Memory/M5
      (pins U30-13 U32-1 U31-7)
    )
    (net /Memory/M6
      (pins U30-12 U32-2 U31-6)
    )
    (net /Memory/M7
      (pins U30-11 U32-3 U31-5)
    )
    (net "Net-(U30-Pad10)"
      (pins U30-10 U33-15)
    )
    (net /Memory/M3
      (pins U32-25 U33-11 U31-9)
    )
    (net /Memory/M2
      (pins U32-24 U33-12 U31-10)
    )
    (net /Memory/M1
      (pins U32-23 U33-13 U31-11)
    )
    (net /Memory/M0
      (pins U32-21 U33-14 U31-12)
    )
    (net "Net-(U34-Pad11)"
      (pins U39-8 U34-11 U37-4)
    )
    (net "Net-(U42-Pad11)"
      (pins U42-11 U43-2 U45-2)
    )
    (net "Net-(U43-Pad10)"
      (pins U43-10 U45-9)
    )
    (net "Net-(U46-Pad14)"
      (pins U46-14 U50-14)
    )
    (net "Net-(U46-Pad13)"
      (pins U46-13 U50-13)
    )
    (net "Net-(U46-Pad12)"
      (pins U46-12 U50-12)
    )
    (net "Net-(U46-Pad11)"
      (pins U46-11 U50-11)
    )
    (net "Net-(U46-Pad10)"
      (pins U46-10 U49-15)
    )
    (net "Net-(U49-Pad10)"
      (pins U49-10 U51-15)
    )
    (net "Net-(U49-Pad11)"
      (pins U49-11 U50-15)
    )
    (net "Net-(U49-Pad12)"
      (pins U49-12 U50-16)
    )
    (net "Net-(U49-Pad13)"
      (pins U49-13 U50-17)
    )
    (net "Net-(U49-Pad14)"
      (pins U49-14 U50-18)
    )
    (net "Net-(U51-Pad14)"
      (pins U51-14 U53-14)
    )
    (net "Net-(U51-Pad13)"
      (pins U51-13 U53-13)
    )
    (net "Net-(U51-Pad12)"
      (pins U51-12 U53-12)
    )
    (net "Net-(U51-Pad11)"
      (pins U51-11 U53-11)
    )
    (net "Net-(U51-Pad10)"
      (pins U51-10 U52-15)
    )
    (net "Net-(U52-Pad11)"
      (pins U52-11 U53-15)
    )
    (net "Net-(U52-Pad12)"
      (pins U52-12 U53-16)
    )
    (net "Net-(U52-Pad13)"
      (pins U52-13 U53-17)
    )
    (net "Net-(U52-Pad14)"
      (pins U52-14 U53-18)
    )
    (net "Net-(U1-Pad10)"
      (pins U1-10 U35-12)
    )
    (net "/Control Logic/~BO"
      (pins U23-19 U9-13)
    )
    (net "Net-(U46-Pad9)"
      (pins U46-9 U48-11 U49-9)
    )
    (net "Net-(U48-Pad8)"
      (pins U48-8 U51-9 U52-9)
    )
    (net "Net-(U48-Pad3)"
      (pins U48-3 U50-19)
    )
    (net "Net-(U48-Pad6)"
      (pins U48-6 U53-19)
    )
    (net "Net-(U35-Pad2)"
      (pins U35-2 U35-6)
    )
    (net "/Control Logic/TO"
      (pins U40-3 U35-10)
    )
    (net "/Control Logic/CI"
      (pins U48-10 U48-12 U7-21)
    )
    (net "/Control Logic/CO"
      (pins U48-2 U48-4 U7-20)
    )
    (net "/Control Logic/TI"
      (pins U44-12 U40-8)
    )
    (net "/Control Logic/MI"
      (pins U44-4 U44-2 U9-20)
    )
    (net "/Control Logic/RI"
      (pins U44-9 C24-2 U9-19)
    )
    (net "Net-(U19-Pad8)"
      (pins U19-8 U34-1)
    )
    (net "Net-(U26-Pad9)"
      (pins U44-6 U26-9 U28-9)
    )
    (net "Net-(U30-Pad9)"
      (pins U44-3 U30-9 U33-9)
    )
    (net "Net-(U31-Pad31)"
      (pins U44-8 U32-27 U31-31)
    )
    (net "Net-(U1-Pad5)"
      (pins U1-5 U19-10 U37-13)
    )
    (net "Net-(U1-Pad11)"
      (pins U1-11 U35-8 U41-19)
    )
    (net "/Control Logic/CE"
      (pins U1-3 U26-7 U28-7 U30-7 U33-10 U33-7 U46-7 U49-7 U51-7 U52-10 U52-7 U7-19)
    )
    (net "Net-(U19-Pad9)"
      (pins U19-9 U35-3 U35-4 U37-11)
    )
    (net "Net-(U35-Pad11)"
      (pins U35-11 U35-5)
    )
    (net "Net-(U39-Pad13)"
      (pins U39-13 U41-9)
    )
    (net "Net-(U39-Pad6)"
      (pins U39-6 U41-5)
    )
    (net "Net-(U39-Pad12)"
      (pins U39-12 U41-8)
    )
    (net "Net-(U39-Pad5)"
      (pins U39-5 U41-4)
    )
    (net "Net-(U39-Pad11)"
      (pins U39-11 U41-7)
    )
    (net "Net-(U39-Pad4)"
      (pins U39-4 U41-3)
    )
    (net "Net-(U39-Pad10)"
      (pins U39-10 U41-6)
    )
    (net "Net-(U39-Pad3)"
      (pins U39-3 U41-2)
    )
    (net ~RESET
      (pins SW1-2 SW1-2@1 R9-1 U40-4 U46-1 U49-1 U51-1 U52-1)
    )
    (net "Net-(U7-Pad8)"
      (pins U8-3 U7-8 U9-8)
    )
    (net "Net-(U7-Pad7)"
      (pins U8-4 U7-7 U9-7)
    )
    (net "Net-(U20-Pad3)"
      (pins U35-9 U20-3)
    )
    (net "Net-(C21-Pad2)"
      (pins U40-10 U40-1 C21-2 U7-18)
    )
    (net "Net-(C22-Pad2)"
      (pins U40-5 C22-2 U7-17)
    )
    (net "Net-(U1-Pad8)"
      (pins U1-8 U32-20)
    )
    (net "Net-(U11-Pad1)"
      (pins U40-6 U11-1)
    )
    (net "Net-(U42-Pad1)"
      (pins U44-11 U42-1 U43-1 U45-1)
    )
    (class kicad_default "" /ALU/A0 /ALU/A1 /ALU/A2 /ALU/A3 /ALU/A4 /ALU/A5
      /ALU/A6 /ALU/A7 /ALU/B0 /ALU/B1 /ALU/B2 /ALU/B3 /ALU/B4 /ALU/B5 /ALU/B6
      /ALU/B7 /ALU/BUS0 /ALU/BUS1 /ALU/BUS2 /ALU/BUS3 /ALU/BUS4 /ALU/BUS5
      /ALU/BUS6 /ALU/BUS7 /ALU/EC /ALU/ES /ALU/FLAG_C /ALU/FLAG_N /ALU/FLAG_Z
      /ALU/~EO "/Control Logic/CE" "/Control Logic/CI" "/Control Logic/CO"
      "/Control Logic/HI" "/Control Logic/MI" "/Control Logic/RI" "/Control Logic/TI"
      "/Control Logic/TO" "/Control Logic/~AI" "/Control Logic/~AO" "/Control Logic/~BI"
      "/Control Logic/~BO" "/Control Logic/~HI" "/Control Logic/~RO" /Memory/M0
      /Memory/M1 /Memory/M10 /Memory/M11 /Memory/M12 /Memory/M13 /Memory/M14
      /Memory/M15 /Memory/M2 /Memory/M3 /Memory/M4 /Memory/M5 /Memory/M6 /Memory/M7
      /Memory/M8 /Memory/M9 "/UART Receiver/RX" "/UART Transmitter/TX" CLOCK
      GND "Net-(C21-Pad2)" "Net-(C22-Pad2)" "Net-(U1-Pad10)" "Net-(U1-Pad11)"
      "Net-(U1-Pad4)" "Net-(U1-Pad5)" "Net-(U1-Pad6)" "Net-(U1-Pad8)" "Net-(U11-Pad1)"
      "Net-(U11-Pad11)" "Net-(U11-Pad12)" "Net-(U11-Pad13)" "Net-(U11-Pad14)"
      "Net-(U12-Pad11)" "Net-(U12-Pad3)" "Net-(U12-Pad6)" "Net-(U12-Pad8)"
      "Net-(U13-Pad1)" "Net-(U13-Pad13)" "Net-(U13-Pad4)" "Net-(U13-Pad7)"
      "Net-(U14-Pad1)" "Net-(U14-Pad10)" "Net-(U14-Pad11)" "Net-(U14-Pad13)"
      "Net-(U14-Pad15)" "Net-(U14-Pad2)" "Net-(U14-Pad4)" "Net-(U14-Pad6)"
      "Net-(U18-Pad1)" "Net-(U18-Pad10)" "Net-(U18-Pad13)" "Net-(U18-Pad4)"
      "Net-(U19-Pad11)" "Net-(U19-Pad3)" "Net-(U19-Pad8)" "Net-(U19-Pad9)"
      "Net-(U20-Pad3)" "Net-(U26-Pad10)" "Net-(U26-Pad9)" "Net-(U28-Pad10)"
      "Net-(U30-Pad10)" "Net-(U30-Pad9)" "Net-(U31-Pad31)" "Net-(U34-Pad11)"
      "Net-(U35-Pad11)" "Net-(U35-Pad2)" "Net-(U39-Pad10)" "Net-(U39-Pad11)"
      "Net-(U39-Pad12)" "Net-(U39-Pad13)" "Net-(U39-Pad3)" "Net-(U39-Pad4)"
      "Net-(U39-Pad5)" "Net-(U39-Pad6)" "Net-(U42-Pad1)" "Net-(U42-Pad11)"
      "Net-(U43-Pad10)" "Net-(U46-Pad10)" "Net-(U46-Pad11)" "Net-(U46-Pad12)"
      "Net-(U46-Pad13)" "Net-(U46-Pad14)" "Net-(U46-Pad9)" "Net-(U48-Pad3)"
      "Net-(U48-Pad6)" "Net-(U48-Pad8)" "Net-(U49-Pad10)" "Net-(U49-Pad11)"
      "Net-(U49-Pad12)" "Net-(U49-Pad13)" "Net-(U49-Pad14)" "Net-(U5-Pad3)"
      "Net-(U5-Pad4)" "Net-(U5-Pad5)" "Net-(U51-Pad10)" "Net-(U51-Pad11)"
      "Net-(U51-Pad12)" "Net-(U51-Pad13)" "Net-(U51-Pad14)" "Net-(U52-Pad11)"
      "Net-(U52-Pad12)" "Net-(U52-Pad13)" "Net-(U52-Pad14)" "Net-(U6-Pad3)"
      "Net-(U6-Pad4)" "Net-(U7-Pad5)" "Net-(U7-Pad6)" "Net-(U7-Pad7)" "Net-(U7-Pad8)"
      ~CLOCK ~RESET
      (circuit
        (use_via Via[0-1]_800:400_um)
      )
      (rule
        (width 250)
        (clearance 200.1)
      )
    )
    (class Power +5V
      (circuit
        (use_via Via[0-1]_800:400_um)
      )
      (rule
        (width 500)
        (clearance 200.1)
      )
    )
  )
  (wiring
  )
)
