Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Mon Feb 27 00:05:21 2023
| Host         : brian-desktopPC running 64-bit Manjaro Linux
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file OTTER_Wrapper_timing_summary_routed.rpt -pb OTTER_Wrapper_timing_summary_routed.pb -rpx OTTER_Wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : OTTER_Wrapper
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  256         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (256)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1828)
5. checking no_input_delay (17)
6. checking no_output_delay (27)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (256)
--------------------------
 There are 13 register/latch pins with no clock driven by root clock pin: SSG_DISP/CathMod/s_clk_500_reg/Q (HIGH)

 There are 243 register/latch pins with no clock driven by root clock pin: clk_50_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1828)
---------------------------------------------------
 There are 1828 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (17)
-------------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (27)
--------------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.612        0.000                      0                   42        0.262        0.000                      0                   42        4.500        0.000                       0                    23  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.612        0.000                      0                   42        0.262        0.000                      0                   42        4.500        0.000                       0                    23  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.612ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.262ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.612ns  (required time - arrival time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.897ns  (logic 1.891ns (38.612%)  route 3.006ns (61.388%))
  Logic Levels:           4  (CARRY4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14.793 - 10.000 ) 
    Source Clock Delay      (SCD):    5.093ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.572     5.093    SSG_DISP/CathMod/CLK
    SLICE_X55Y0          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y0          FDRE (Prop_fdre_C_Q)         0.456     5.549 r  SSG_DISP/CathMod/clk_div_counter_reg[2]/Q
                         net (fo=2, routed)           0.450     5.999    SSG_DISP/CathMod/clk_div_counter_reg[2]
    SLICE_X57Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.673 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.673    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6_n_0
    SLICE_X57Y1          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.007 f  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10/O[1]
                         net (fo=1, routed)           0.807     7.814    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10_n_6
    SLICE_X56Y1          LUT6 (Prop_lut6_I1_O)        0.303     8.117 r  SSG_DISP/CathMod/clk_div_counter[0]_i_4/O
                         net (fo=2, routed)           0.841     8.958    SSG_DISP/CathMod/clk_div_counter[0]_i_4_n_0
    SLICE_X56Y2          LUT5 (Prop_lut5_I1_O)        0.124     9.082 r  SSG_DISP/CathMod/clk_div_counter[0]_i_1/O
                         net (fo=20, routed)          0.909     9.991    SSG_DISP/CathMod/clear
    SLICE_X55Y3          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.452    14.793    SSG_DISP/CathMod/CLK
    SLICE_X55Y3          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[12]/C
                         clock pessimism              0.274    15.067    
                         clock uncertainty           -0.035    15.032    
    SLICE_X55Y3          FDRE (Setup_fdre_C_R)       -0.429    14.603    SSG_DISP/CathMod/clk_div_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         14.603    
                         arrival time                          -9.991    
  -------------------------------------------------------------------
                         slack                                  4.612    

Slack (MET) :             4.612ns  (required time - arrival time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.897ns  (logic 1.891ns (38.612%)  route 3.006ns (61.388%))
  Logic Levels:           4  (CARRY4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14.793 - 10.000 ) 
    Source Clock Delay      (SCD):    5.093ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.572     5.093    SSG_DISP/CathMod/CLK
    SLICE_X55Y0          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y0          FDRE (Prop_fdre_C_Q)         0.456     5.549 r  SSG_DISP/CathMod/clk_div_counter_reg[2]/Q
                         net (fo=2, routed)           0.450     5.999    SSG_DISP/CathMod/clk_div_counter_reg[2]
    SLICE_X57Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.673 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.673    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6_n_0
    SLICE_X57Y1          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.007 f  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10/O[1]
                         net (fo=1, routed)           0.807     7.814    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10_n_6
    SLICE_X56Y1          LUT6 (Prop_lut6_I1_O)        0.303     8.117 r  SSG_DISP/CathMod/clk_div_counter[0]_i_4/O
                         net (fo=2, routed)           0.841     8.958    SSG_DISP/CathMod/clk_div_counter[0]_i_4_n_0
    SLICE_X56Y2          LUT5 (Prop_lut5_I1_O)        0.124     9.082 r  SSG_DISP/CathMod/clk_div_counter[0]_i_1/O
                         net (fo=20, routed)          0.909     9.991    SSG_DISP/CathMod/clear
    SLICE_X55Y3          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.452    14.793    SSG_DISP/CathMod/CLK
    SLICE_X55Y3          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[13]/C
                         clock pessimism              0.274    15.067    
                         clock uncertainty           -0.035    15.032    
    SLICE_X55Y3          FDRE (Setup_fdre_C_R)       -0.429    14.603    SSG_DISP/CathMod/clk_div_counter_reg[13]
  -------------------------------------------------------------------
                         required time                         14.603    
                         arrival time                          -9.991    
  -------------------------------------------------------------------
                         slack                                  4.612    

Slack (MET) :             4.612ns  (required time - arrival time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.897ns  (logic 1.891ns (38.612%)  route 3.006ns (61.388%))
  Logic Levels:           4  (CARRY4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14.793 - 10.000 ) 
    Source Clock Delay      (SCD):    5.093ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.572     5.093    SSG_DISP/CathMod/CLK
    SLICE_X55Y0          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y0          FDRE (Prop_fdre_C_Q)         0.456     5.549 r  SSG_DISP/CathMod/clk_div_counter_reg[2]/Q
                         net (fo=2, routed)           0.450     5.999    SSG_DISP/CathMod/clk_div_counter_reg[2]
    SLICE_X57Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.673 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.673    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6_n_0
    SLICE_X57Y1          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.007 f  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10/O[1]
                         net (fo=1, routed)           0.807     7.814    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10_n_6
    SLICE_X56Y1          LUT6 (Prop_lut6_I1_O)        0.303     8.117 r  SSG_DISP/CathMod/clk_div_counter[0]_i_4/O
                         net (fo=2, routed)           0.841     8.958    SSG_DISP/CathMod/clk_div_counter[0]_i_4_n_0
    SLICE_X56Y2          LUT5 (Prop_lut5_I1_O)        0.124     9.082 r  SSG_DISP/CathMod/clk_div_counter[0]_i_1/O
                         net (fo=20, routed)          0.909     9.991    SSG_DISP/CathMod/clear
    SLICE_X55Y3          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.452    14.793    SSG_DISP/CathMod/CLK
    SLICE_X55Y3          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[14]/C
                         clock pessimism              0.274    15.067    
                         clock uncertainty           -0.035    15.032    
    SLICE_X55Y3          FDRE (Setup_fdre_C_R)       -0.429    14.603    SSG_DISP/CathMod/clk_div_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         14.603    
                         arrival time                          -9.991    
  -------------------------------------------------------------------
                         slack                                  4.612    

Slack (MET) :             4.612ns  (required time - arrival time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.897ns  (logic 1.891ns (38.612%)  route 3.006ns (61.388%))
  Logic Levels:           4  (CARRY4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14.793 - 10.000 ) 
    Source Clock Delay      (SCD):    5.093ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.572     5.093    SSG_DISP/CathMod/CLK
    SLICE_X55Y0          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y0          FDRE (Prop_fdre_C_Q)         0.456     5.549 r  SSG_DISP/CathMod/clk_div_counter_reg[2]/Q
                         net (fo=2, routed)           0.450     5.999    SSG_DISP/CathMod/clk_div_counter_reg[2]
    SLICE_X57Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.673 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.673    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6_n_0
    SLICE_X57Y1          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.007 f  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10/O[1]
                         net (fo=1, routed)           0.807     7.814    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10_n_6
    SLICE_X56Y1          LUT6 (Prop_lut6_I1_O)        0.303     8.117 r  SSG_DISP/CathMod/clk_div_counter[0]_i_4/O
                         net (fo=2, routed)           0.841     8.958    SSG_DISP/CathMod/clk_div_counter[0]_i_4_n_0
    SLICE_X56Y2          LUT5 (Prop_lut5_I1_O)        0.124     9.082 r  SSG_DISP/CathMod/clk_div_counter[0]_i_1/O
                         net (fo=20, routed)          0.909     9.991    SSG_DISP/CathMod/clear
    SLICE_X55Y3          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.452    14.793    SSG_DISP/CathMod/CLK
    SLICE_X55Y3          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[15]/C
                         clock pessimism              0.274    15.067    
                         clock uncertainty           -0.035    15.032    
    SLICE_X55Y3          FDRE (Setup_fdre_C_R)       -0.429    14.603    SSG_DISP/CathMod/clk_div_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         14.603    
                         arrival time                          -9.991    
  -------------------------------------------------------------------
                         slack                                  4.612    

Slack (MET) :             4.756ns  (required time - arrival time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.754ns  (logic 1.891ns (39.774%)  route 2.863ns (60.226%))
  Logic Levels:           4  (CARRY4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 14.794 - 10.000 ) 
    Source Clock Delay      (SCD):    5.093ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.572     5.093    SSG_DISP/CathMod/CLK
    SLICE_X55Y0          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y0          FDRE (Prop_fdre_C_Q)         0.456     5.549 r  SSG_DISP/CathMod/clk_div_counter_reg[2]/Q
                         net (fo=2, routed)           0.450     5.999    SSG_DISP/CathMod/clk_div_counter_reg[2]
    SLICE_X57Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.673 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.673    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6_n_0
    SLICE_X57Y1          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.007 f  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10/O[1]
                         net (fo=1, routed)           0.807     7.814    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10_n_6
    SLICE_X56Y1          LUT6 (Prop_lut6_I1_O)        0.303     8.117 r  SSG_DISP/CathMod/clk_div_counter[0]_i_4/O
                         net (fo=2, routed)           0.841     8.958    SSG_DISP/CathMod/clk_div_counter[0]_i_4_n_0
    SLICE_X56Y2          LUT5 (Prop_lut5_I1_O)        0.124     9.082 r  SSG_DISP/CathMod/clk_div_counter[0]_i_1/O
                         net (fo=20, routed)          0.766     9.848    SSG_DISP/CathMod/clear
    SLICE_X55Y1          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.453    14.794    SSG_DISP/CathMod/CLK
    SLICE_X55Y1          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[4]/C
                         clock pessimism              0.274    15.068    
                         clock uncertainty           -0.035    15.033    
    SLICE_X55Y1          FDRE (Setup_fdre_C_R)       -0.429    14.604    SSG_DISP/CathMod/clk_div_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.604    
                         arrival time                          -9.848    
  -------------------------------------------------------------------
                         slack                                  4.756    

Slack (MET) :             4.756ns  (required time - arrival time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.754ns  (logic 1.891ns (39.774%)  route 2.863ns (60.226%))
  Logic Levels:           4  (CARRY4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 14.794 - 10.000 ) 
    Source Clock Delay      (SCD):    5.093ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.572     5.093    SSG_DISP/CathMod/CLK
    SLICE_X55Y0          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y0          FDRE (Prop_fdre_C_Q)         0.456     5.549 r  SSG_DISP/CathMod/clk_div_counter_reg[2]/Q
                         net (fo=2, routed)           0.450     5.999    SSG_DISP/CathMod/clk_div_counter_reg[2]
    SLICE_X57Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.673 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.673    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6_n_0
    SLICE_X57Y1          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.007 f  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10/O[1]
                         net (fo=1, routed)           0.807     7.814    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10_n_6
    SLICE_X56Y1          LUT6 (Prop_lut6_I1_O)        0.303     8.117 r  SSG_DISP/CathMod/clk_div_counter[0]_i_4/O
                         net (fo=2, routed)           0.841     8.958    SSG_DISP/CathMod/clk_div_counter[0]_i_4_n_0
    SLICE_X56Y2          LUT5 (Prop_lut5_I1_O)        0.124     9.082 r  SSG_DISP/CathMod/clk_div_counter[0]_i_1/O
                         net (fo=20, routed)          0.766     9.848    SSG_DISP/CathMod/clear
    SLICE_X55Y1          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.453    14.794    SSG_DISP/CathMod/CLK
    SLICE_X55Y1          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[5]/C
                         clock pessimism              0.274    15.068    
                         clock uncertainty           -0.035    15.033    
    SLICE_X55Y1          FDRE (Setup_fdre_C_R)       -0.429    14.604    SSG_DISP/CathMod/clk_div_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         14.604    
                         arrival time                          -9.848    
  -------------------------------------------------------------------
                         slack                                  4.756    

Slack (MET) :             4.756ns  (required time - arrival time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.754ns  (logic 1.891ns (39.774%)  route 2.863ns (60.226%))
  Logic Levels:           4  (CARRY4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 14.794 - 10.000 ) 
    Source Clock Delay      (SCD):    5.093ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.572     5.093    SSG_DISP/CathMod/CLK
    SLICE_X55Y0          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y0          FDRE (Prop_fdre_C_Q)         0.456     5.549 r  SSG_DISP/CathMod/clk_div_counter_reg[2]/Q
                         net (fo=2, routed)           0.450     5.999    SSG_DISP/CathMod/clk_div_counter_reg[2]
    SLICE_X57Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.673 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.673    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6_n_0
    SLICE_X57Y1          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.007 f  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10/O[1]
                         net (fo=1, routed)           0.807     7.814    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10_n_6
    SLICE_X56Y1          LUT6 (Prop_lut6_I1_O)        0.303     8.117 r  SSG_DISP/CathMod/clk_div_counter[0]_i_4/O
                         net (fo=2, routed)           0.841     8.958    SSG_DISP/CathMod/clk_div_counter[0]_i_4_n_0
    SLICE_X56Y2          LUT5 (Prop_lut5_I1_O)        0.124     9.082 r  SSG_DISP/CathMod/clk_div_counter[0]_i_1/O
                         net (fo=20, routed)          0.766     9.848    SSG_DISP/CathMod/clear
    SLICE_X55Y1          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.453    14.794    SSG_DISP/CathMod/CLK
    SLICE_X55Y1          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[6]/C
                         clock pessimism              0.274    15.068    
                         clock uncertainty           -0.035    15.033    
    SLICE_X55Y1          FDRE (Setup_fdre_C_R)       -0.429    14.604    SSG_DISP/CathMod/clk_div_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         14.604    
                         arrival time                          -9.848    
  -------------------------------------------------------------------
                         slack                                  4.756    

Slack (MET) :             4.756ns  (required time - arrival time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.754ns  (logic 1.891ns (39.774%)  route 2.863ns (60.226%))
  Logic Levels:           4  (CARRY4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 14.794 - 10.000 ) 
    Source Clock Delay      (SCD):    5.093ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.572     5.093    SSG_DISP/CathMod/CLK
    SLICE_X55Y0          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y0          FDRE (Prop_fdre_C_Q)         0.456     5.549 r  SSG_DISP/CathMod/clk_div_counter_reg[2]/Q
                         net (fo=2, routed)           0.450     5.999    SSG_DISP/CathMod/clk_div_counter_reg[2]
    SLICE_X57Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.673 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.673    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6_n_0
    SLICE_X57Y1          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.007 f  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10/O[1]
                         net (fo=1, routed)           0.807     7.814    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10_n_6
    SLICE_X56Y1          LUT6 (Prop_lut6_I1_O)        0.303     8.117 r  SSG_DISP/CathMod/clk_div_counter[0]_i_4/O
                         net (fo=2, routed)           0.841     8.958    SSG_DISP/CathMod/clk_div_counter[0]_i_4_n_0
    SLICE_X56Y2          LUT5 (Prop_lut5_I1_O)        0.124     9.082 r  SSG_DISP/CathMod/clk_div_counter[0]_i_1/O
                         net (fo=20, routed)          0.766     9.848    SSG_DISP/CathMod/clear
    SLICE_X55Y1          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.453    14.794    SSG_DISP/CathMod/CLK
    SLICE_X55Y1          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[7]/C
                         clock pessimism              0.274    15.068    
                         clock uncertainty           -0.035    15.033    
    SLICE_X55Y1          FDRE (Setup_fdre_C_R)       -0.429    14.604    SSG_DISP/CathMod/clk_div_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         14.604    
                         arrival time                          -9.848    
  -------------------------------------------------------------------
                         slack                                  4.756    

Slack (MET) :             4.775ns  (required time - arrival time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.736ns  (logic 1.742ns (36.784%)  route 2.994ns (63.216%))
  Logic Levels:           4  (CARRY4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 14.794 - 10.000 ) 
    Source Clock Delay      (SCD):    5.093ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.572     5.093    SSG_DISP/CathMod/CLK
    SLICE_X55Y1          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y1          FDRE (Prop_fdre_C_Q)         0.456     5.549 r  SSG_DISP/CathMod/clk_div_counter_reg[4]/Q
                         net (fo=2, routed)           0.590     6.139    SSG_DISP/CathMod/clk_div_counter_reg[4]
    SLICE_X57Y0          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     6.664 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.664    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6_n_0
    SLICE_X57Y1          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.998 f  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10/O[1]
                         net (fo=1, routed)           0.807     7.805    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10_n_6
    SLICE_X56Y1          LUT6 (Prop_lut6_I1_O)        0.303     8.108 r  SSG_DISP/CathMod/clk_div_counter[0]_i_4/O
                         net (fo=2, routed)           0.841     8.949    SSG_DISP/CathMod/clk_div_counter[0]_i_4_n_0
    SLICE_X56Y2          LUT5 (Prop_lut5_I1_O)        0.124     9.073 r  SSG_DISP/CathMod/clk_div_counter[0]_i_1/O
                         net (fo=20, routed)          0.756     9.829    SSG_DISP/CathMod/clear
    SLICE_X55Y0          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.453    14.794    SSG_DISP/CathMod/CLK
    SLICE_X55Y0          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[0]/C
                         clock pessimism              0.274    15.068    
                         clock uncertainty           -0.035    15.033    
    SLICE_X55Y0          FDRE (Setup_fdre_C_R)       -0.429    14.604    SSG_DISP/CathMod/clk_div_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.604    
                         arrival time                          -9.829    
  -------------------------------------------------------------------
                         slack                                  4.775    

Slack (MET) :             4.775ns  (required time - arrival time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.736ns  (logic 1.742ns (36.784%)  route 2.994ns (63.216%))
  Logic Levels:           4  (CARRY4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 14.794 - 10.000 ) 
    Source Clock Delay      (SCD):    5.093ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.572     5.093    SSG_DISP/CathMod/CLK
    SLICE_X55Y1          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y1          FDRE (Prop_fdre_C_Q)         0.456     5.549 r  SSG_DISP/CathMod/clk_div_counter_reg[4]/Q
                         net (fo=2, routed)           0.590     6.139    SSG_DISP/CathMod/clk_div_counter_reg[4]
    SLICE_X57Y0          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     6.664 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.664    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6_n_0
    SLICE_X57Y1          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.998 f  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10/O[1]
                         net (fo=1, routed)           0.807     7.805    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10_n_6
    SLICE_X56Y1          LUT6 (Prop_lut6_I1_O)        0.303     8.108 r  SSG_DISP/CathMod/clk_div_counter[0]_i_4/O
                         net (fo=2, routed)           0.841     8.949    SSG_DISP/CathMod/clk_div_counter[0]_i_4_n_0
    SLICE_X56Y2          LUT5 (Prop_lut5_I1_O)        0.124     9.073 r  SSG_DISP/CathMod/clk_div_counter[0]_i_1/O
                         net (fo=20, routed)          0.756     9.829    SSG_DISP/CathMod/clear
    SLICE_X55Y0          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.453    14.794    SSG_DISP/CathMod/CLK
    SLICE_X55Y0          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[1]/C
                         clock pessimism              0.274    15.068    
                         clock uncertainty           -0.035    15.033    
    SLICE_X55Y0          FDRE (Setup_fdre_C_R)       -0.429    14.604    SSG_DISP/CathMod/clk_div_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.604    
                         arrival time                          -9.829    
  -------------------------------------------------------------------
                         slack                                  4.775    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.566     1.449    SSG_DISP/CathMod/CLK
    SLICE_X55Y4          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y4          FDRE (Prop_fdre_C_Q)         0.141     1.590 r  SSG_DISP/CathMod/clk_div_counter_reg[19]/Q
                         net (fo=2, routed)           0.118     1.708    SSG_DISP/CathMod/clk_div_counter_reg[19]
    SLICE_X55Y4          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.816 r  SSG_DISP/CathMod/clk_div_counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.816    SSG_DISP/CathMod/clk_div_counter_reg[16]_i_1_n_4
    SLICE_X55Y4          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.837     1.964    SSG_DISP/CathMod/CLK
    SLICE_X55Y4          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[19]/C
                         clock pessimism             -0.515     1.449    
    SLICE_X55Y4          FDRE (Hold_fdre_C_D)         0.105     1.554    SSG_DISP/CathMod/clk_div_counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.567     1.450    SSG_DISP/CathMod/CLK
    SLICE_X55Y2          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y2          FDRE (Prop_fdre_C_Q)         0.141     1.591 r  SSG_DISP/CathMod/clk_div_counter_reg[11]/Q
                         net (fo=2, routed)           0.118     1.709    SSG_DISP/CathMod/clk_div_counter_reg[11]
    SLICE_X55Y2          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.817 r  SSG_DISP/CathMod/clk_div_counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.817    SSG_DISP/CathMod/clk_div_counter_reg[8]_i_1_n_4
    SLICE_X55Y2          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.838     1.965    SSG_DISP/CathMod/CLK
    SLICE_X55Y2          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[11]/C
                         clock pessimism             -0.515     1.450    
    SLICE_X55Y2          FDRE (Hold_fdre_C_D)         0.105     1.555    SSG_DISP/CathMod/clk_div_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.567     1.450    SSG_DISP/CathMod/CLK
    SLICE_X55Y0          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y0          FDRE (Prop_fdre_C_Q)         0.141     1.591 r  SSG_DISP/CathMod/clk_div_counter_reg[3]/Q
                         net (fo=2, routed)           0.118     1.709    SSG_DISP/CathMod/clk_div_counter_reg[3]
    SLICE_X55Y0          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.817 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.817    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_2_n_4
    SLICE_X55Y0          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.838     1.965    SSG_DISP/CathMod/CLK
    SLICE_X55Y0          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[3]/C
                         clock pessimism             -0.515     1.450    
    SLICE_X55Y0          FDRE (Hold_fdre_C_D)         0.105     1.555    SSG_DISP/CathMod/clk_div_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.567     1.450    SSG_DISP/CathMod/CLK
    SLICE_X55Y1          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y1          FDRE (Prop_fdre_C_Q)         0.141     1.591 r  SSG_DISP/CathMod/clk_div_counter_reg[7]/Q
                         net (fo=2, routed)           0.118     1.709    SSG_DISP/CathMod/clk_div_counter_reg[7]
    SLICE_X55Y1          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.817 r  SSG_DISP/CathMod/clk_div_counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.817    SSG_DISP/CathMod/clk_div_counter_reg[4]_i_1_n_4
    SLICE_X55Y1          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.838     1.965    SSG_DISP/CathMod/CLK
    SLICE_X55Y1          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[7]/C
                         clock pessimism             -0.515     1.450    
    SLICE_X55Y1          FDRE (Hold_fdre_C_D)         0.105     1.555    SSG_DISP/CathMod/clk_div_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.251ns (68.335%)  route 0.116ns (31.665%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.567     1.450    SSG_DISP/CathMod/CLK
    SLICE_X55Y0          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y0          FDRE (Prop_fdre_C_Q)         0.141     1.591 r  SSG_DISP/CathMod/clk_div_counter_reg[1]/Q
                         net (fo=2, routed)           0.116     1.707    SSG_DISP/CathMod/clk_div_counter_reg[1]
    SLICE_X55Y0          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     1.817 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_2/O[1]
                         net (fo=1, routed)           0.000     1.817    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_2_n_6
    SLICE_X55Y0          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.838     1.965    SSG_DISP/CathMod/CLK
    SLICE_X55Y0          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[1]/C
                         clock pessimism             -0.515     1.450    
    SLICE_X55Y0          FDRE (Hold_fdre_C_D)         0.105     1.555    SSG_DISP/CathMod/clk_div_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.252ns (68.607%)  route 0.115ns (31.393%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.567     1.450    SSG_DISP/CathMod/CLK
    SLICE_X55Y0          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y0          FDRE (Prop_fdre_C_Q)         0.141     1.591 r  SSG_DISP/CathMod/clk_div_counter_reg[2]/Q
                         net (fo=2, routed)           0.115     1.706    SSG_DISP/CathMod/clk_div_counter_reg[2]
    SLICE_X55Y0          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.817 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.817    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_2_n_5
    SLICE_X55Y0          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.838     1.965    SSG_DISP/CathMod/CLK
    SLICE_X55Y0          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[2]/C
                         clock pessimism             -0.515     1.450    
    SLICE_X55Y0          FDRE (Hold_fdre_C_D)         0.105     1.555    SSG_DISP/CathMod/clk_div_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.566     1.449    SSG_DISP/CathMod/CLK
    SLICE_X55Y3          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y3          FDRE (Prop_fdre_C_Q)         0.141     1.590 r  SSG_DISP/CathMod/clk_div_counter_reg[15]/Q
                         net (fo=2, routed)           0.120     1.710    SSG_DISP/CathMod/clk_div_counter_reg[15]
    SLICE_X55Y3          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.818 r  SSG_DISP/CathMod/clk_div_counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.818    SSG_DISP/CathMod/clk_div_counter_reg[12]_i_1_n_4
    SLICE_X55Y3          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.837     1.964    SSG_DISP/CathMod/CLK
    SLICE_X55Y3          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[15]/C
                         clock pessimism             -0.515     1.449    
    SLICE_X55Y3          FDRE (Hold_fdre_C_D)         0.105     1.554    SSG_DISP/CathMod/clk_div_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.256ns (68.994%)  route 0.115ns (31.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.567     1.450    SSG_DISP/CathMod/CLK
    SLICE_X55Y1          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y1          FDRE (Prop_fdre_C_Q)         0.141     1.591 r  SSG_DISP/CathMod/clk_div_counter_reg[4]/Q
                         net (fo=2, routed)           0.115     1.706    SSG_DISP/CathMod/clk_div_counter_reg[4]
    SLICE_X55Y1          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.821 r  SSG_DISP/CathMod/clk_div_counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.821    SSG_DISP/CathMod/clk_div_counter_reg[4]_i_1_n_7
    SLICE_X55Y1          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.838     1.965    SSG_DISP/CathMod/CLK
    SLICE_X55Y1          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[4]/C
                         clock pessimism             -0.515     1.450    
    SLICE_X55Y1          FDRE (Hold_fdre_C_D)         0.105     1.555    SSG_DISP/CathMod/clk_div_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.566     1.449    SSG_DISP/CathMod/CLK
    SLICE_X55Y3          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y3          FDRE (Prop_fdre_C_Q)         0.141     1.590 r  SSG_DISP/CathMod/clk_div_counter_reg[12]/Q
                         net (fo=2, routed)           0.117     1.707    SSG_DISP/CathMod/clk_div_counter_reg[12]
    SLICE_X55Y3          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.822 r  SSG_DISP/CathMod/clk_div_counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.822    SSG_DISP/CathMod/clk_div_counter_reg[12]_i_1_n_7
    SLICE_X55Y3          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.837     1.964    SSG_DISP/CathMod/CLK
    SLICE_X55Y3          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[12]/C
                         clock pessimism             -0.515     1.449    
    SLICE_X55Y3          FDRE (Hold_fdre_C_D)         0.105     1.554    SSG_DISP/CathMod/clk_div_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.566     1.449    SSG_DISP/CathMod/CLK
    SLICE_X55Y4          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y4          FDRE (Prop_fdre_C_Q)         0.141     1.590 r  SSG_DISP/CathMod/clk_div_counter_reg[16]/Q
                         net (fo=2, routed)           0.117     1.707    SSG_DISP/CathMod/clk_div_counter_reg[16]
    SLICE_X55Y4          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.822 r  SSG_DISP/CathMod/clk_div_counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.822    SSG_DISP/CathMod/clk_div_counter_reg[16]_i_1_n_7
    SLICE_X55Y4          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.837     1.964    SSG_DISP/CathMod/CLK
    SLICE_X55Y4          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[16]/C
                         clock pessimism             -0.515     1.449    
    SLICE_X55Y4          FDRE (Hold_fdre_C_D)         0.105     1.554    SSG_DISP/CathMod/clk_div_counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.268    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46   clk_50_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y0    SSG_DISP/CathMod/clk_div_counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y2    SSG_DISP/CathMod/clk_div_counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y2    SSG_DISP/CathMod/clk_div_counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y3    SSG_DISP/CathMod/clk_div_counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y3    SSG_DISP/CathMod/clk_div_counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y3    SSG_DISP/CathMod/clk_div_counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y3    SSG_DISP/CathMod/clk_div_counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y4    SSG_DISP/CathMod/clk_div_counter_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   clk_50_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   clk_50_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y0    SSG_DISP/CathMod/clk_div_counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y0    SSG_DISP/CathMod/clk_div_counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y2    SSG_DISP/CathMod/clk_div_counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y2    SSG_DISP/CathMod/clk_div_counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y2    SSG_DISP/CathMod/clk_div_counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y2    SSG_DISP/CathMod/clk_div_counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y3    SSG_DISP/CathMod/clk_div_counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y3    SSG_DISP/CathMod/clk_div_counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   clk_50_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   clk_50_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y0    SSG_DISP/CathMod/clk_div_counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y0    SSG_DISP/CathMod/clk_div_counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y2    SSG_DISP/CathMod/clk_div_counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y2    SSG_DISP/CathMod/clk_div_counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y2    SSG_DISP/CathMod/clk_div_counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y2    SSG_DISP/CathMod/clk_div_counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y3    SSG_DISP/CathMod/clk_div_counter_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y3    SSG_DISP/CathMod/clk_div_counter_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          1855 Endpoints
Min Delay          1855 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CPU/otter_memory/memory_reg_bram_14/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            CPU/otter_memory/memory_reg_bram_3/WEA[1]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.611ns  (logic 4.785ns (17.981%)  route 21.826ns (82.019%))
  Logic Levels:           14  (LUT3=1 LUT4=1 LUT6=8 MUXF7=1 MUXF8=1 RAMB36E1=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y0          RAMB36E1                     0.000     0.000 r  CPU/otter_memory/memory_reg_bram_14/CLKBWRCLK
    RAMB36_X2Y0          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[21])
                                                      2.454     2.454 r  CPU/otter_memory/memory_reg_bram_14/DOBDO[21]
                         net (fo=1, routed)           2.067     4.521    CPU/otter_memory/memory_reg_bram_14_n_46
    SLICE_X49Y21         LUT6 (Prop_lut6_I1_O)        0.124     4.645 r  CPU/otter_memory/registers_reg_r2_0_31_0_5_i_31/O
                         net (fo=1, routed)           0.000     4.645    CPU/otter_memory/registers_reg_r2_0_31_0_5_i_31_n_0
    SLICE_X49Y21         MUXF7 (Prop_muxf7_I1_O)      0.217     4.862 r  CPU/otter_memory/registers_reg_r2_0_31_0_5_i_13/O
                         net (fo=1, routed)           0.000     4.862    CPU/otter_memory/registers_reg_r2_0_31_0_5_i_13_n_0
    SLICE_X49Y21         MUXF8 (Prop_muxf8_I1_O)      0.094     4.956 r  CPU/otter_memory/registers_reg_r2_0_31_0_5_i_4/O
                         net (fo=42, routed)          2.940     7.895    registers/registers_reg_r2_0_31_0_5/ADDRC1
    SLICE_X38Y3          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.345     8.240 r  registers/registers_reg_r2_0_31_0_5/RAMC/O
                         net (fo=8, routed)           0.441     8.682    CPU/otter_memory/RF_RS20[4]
    SLICE_X36Y3          LUT6 (Prop_lut6_I0_O)        0.331     9.013 r  CPU/otter_memory/memory_reg_bram_0_i_40/O
                         net (fo=22, routed)          1.054    10.067    CPU/otter_memory/DIADI[4]
    SLICE_X42Y1          LUT6 (Prop_lut6_I0_O)        0.124    10.191 r  CPU/otter_memory/result0_carry__0_i_16/O
                         net (fo=120, routed)         3.281    13.471    CPU/otter_memory/srcB[4]
    SLICE_X56Y5          LUT3 (Prop_lut3_I2_O)        0.148    13.619 r  CPU/otter_memory/memory_reg_bram_0_i_241/O
                         net (fo=1, routed)           0.165    13.785    CPU/otter_memory/memory_reg_bram_0_i_241_n_0
    SLICE_X56Y5          LUT6 (Prop_lut6_I0_O)        0.328    14.113 f  CPU/otter_memory/memory_reg_bram_0_i_192/O
                         net (fo=6, routed)           1.073    15.185    CPU/otter_memory/memory_reg_bram_0_i_192_n_0
    SLICE_X54Y2          LUT6 (Prop_lut6_I0_O)        0.124    15.309 f  CPU/otter_memory/memory_reg_bram_0_i_204/O
                         net (fo=6, routed)           1.552    16.862    CPU/otter_memory/memory_reg_bram_0_i_204_n_0
    SLICE_X43Y0          LUT6 (Prop_lut6_I1_O)        0.124    16.986 r  CPU/otter_memory/memory_reg_bram_0_i_139/O
                         net (fo=5, routed)           0.953    17.939    CPU/otter_memory/memory_reg_bram_0_i_139_n_0
    SLICE_X41Y2          LUT6 (Prop_lut6_I5_O)        0.124    18.063 f  CPU/otter_memory/memory_reg_bram_0_i_64/O
                         net (fo=60, routed)          3.106    21.170    CPU/otter_memory/IOBUS_addr[1]
    SLICE_X28Y8          LUT4 (Prop_lut4_I3_O)        0.124    21.294 r  CPU/otter_memory/memory_reg_bram_0_i_78/O
                         net (fo=64, routed)          4.675    25.969    CPU/otter_memory/memory_reg_bram_0_i_78_n_0
    SLICE_X50Y22         LUT6 (Prop_lut6_I1_O)        0.124    26.093 r  CPU/otter_memory/memory_reg_bram_3_i_5/O
                         net (fo=1, routed)           0.518    26.611    CPU/otter_memory/memory_reg_bram_3_i_5_n_0
    RAMB36_X1Y4          RAMB36E1                                     r  CPU/otter_memory/memory_reg_bram_3/WEA[1]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/otter_memory/memory_reg_bram_14/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            CPU/otter_memory/memory_reg_bram_6/WEA[0]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.290ns  (logic 4.785ns (18.201%)  route 21.505ns (81.799%))
  Logic Levels:           14  (LUT3=1 LUT4=1 LUT6=8 MUXF7=1 MUXF8=1 RAMB36E1=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y0          RAMB36E1                     0.000     0.000 r  CPU/otter_memory/memory_reg_bram_14/CLKBWRCLK
    RAMB36_X2Y0          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[21])
                                                      2.454     2.454 r  CPU/otter_memory/memory_reg_bram_14/DOBDO[21]
                         net (fo=1, routed)           2.067     4.521    CPU/otter_memory/memory_reg_bram_14_n_46
    SLICE_X49Y21         LUT6 (Prop_lut6_I1_O)        0.124     4.645 r  CPU/otter_memory/registers_reg_r2_0_31_0_5_i_31/O
                         net (fo=1, routed)           0.000     4.645    CPU/otter_memory/registers_reg_r2_0_31_0_5_i_31_n_0
    SLICE_X49Y21         MUXF7 (Prop_muxf7_I1_O)      0.217     4.862 r  CPU/otter_memory/registers_reg_r2_0_31_0_5_i_13/O
                         net (fo=1, routed)           0.000     4.862    CPU/otter_memory/registers_reg_r2_0_31_0_5_i_13_n_0
    SLICE_X49Y21         MUXF8 (Prop_muxf8_I1_O)      0.094     4.956 r  CPU/otter_memory/registers_reg_r2_0_31_0_5_i_4/O
                         net (fo=42, routed)          2.940     7.895    registers/registers_reg_r2_0_31_0_5/ADDRC1
    SLICE_X38Y3          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.345     8.240 r  registers/registers_reg_r2_0_31_0_5/RAMC/O
                         net (fo=8, routed)           0.441     8.682    CPU/otter_memory/RF_RS20[4]
    SLICE_X36Y3          LUT6 (Prop_lut6_I0_O)        0.331     9.013 r  CPU/otter_memory/memory_reg_bram_0_i_40/O
                         net (fo=22, routed)          1.054    10.067    CPU/otter_memory/DIADI[4]
    SLICE_X42Y1          LUT6 (Prop_lut6_I0_O)        0.124    10.191 r  CPU/otter_memory/result0_carry__0_i_16/O
                         net (fo=120, routed)         3.281    13.471    CPU/otter_memory/srcB[4]
    SLICE_X56Y5          LUT3 (Prop_lut3_I2_O)        0.148    13.619 r  CPU/otter_memory/memory_reg_bram_0_i_241/O
                         net (fo=1, routed)           0.165    13.785    CPU/otter_memory/memory_reg_bram_0_i_241_n_0
    SLICE_X56Y5          LUT6 (Prop_lut6_I0_O)        0.328    14.113 f  CPU/otter_memory/memory_reg_bram_0_i_192/O
                         net (fo=6, routed)           1.073    15.185    CPU/otter_memory/memory_reg_bram_0_i_192_n_0
    SLICE_X54Y2          LUT6 (Prop_lut6_I0_O)        0.124    15.309 f  CPU/otter_memory/memory_reg_bram_0_i_204/O
                         net (fo=6, routed)           1.552    16.862    CPU/otter_memory/memory_reg_bram_0_i_204_n_0
    SLICE_X43Y0          LUT6 (Prop_lut6_I1_O)        0.124    16.986 r  CPU/otter_memory/memory_reg_bram_0_i_139/O
                         net (fo=5, routed)           0.953    17.939    CPU/otter_memory/memory_reg_bram_0_i_139_n_0
    SLICE_X41Y2          LUT6 (Prop_lut6_I5_O)        0.124    18.063 f  CPU/otter_memory/memory_reg_bram_0_i_64/O
                         net (fo=60, routed)          3.106    21.170    CPU/otter_memory/IOBUS_addr[1]
    SLICE_X28Y8          LUT4 (Prop_lut4_I3_O)        0.124    21.294 r  CPU/otter_memory/memory_reg_bram_0_i_78/O
                         net (fo=64, routed)          3.803    25.096    CPU/otter_memory/memory_reg_bram_0_i_78_n_0
    SLICE_X49Y25         LUT6 (Prop_lut6_I1_O)        0.124    25.220 r  CPU/otter_memory/memory_reg_bram_6_i_6/O
                         net (fo=1, routed)           1.070    26.290    CPU/otter_memory/memory_reg_bram_6_i_6_n_0
    RAMB36_X1Y7          RAMB36E1                                     r  CPU/otter_memory/memory_reg_bram_6/WEA[0]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/otter_memory/memory_reg_bram_14/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            CPU/otter_memory/memory_reg_bram_3/WEA[0]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.230ns  (logic 4.785ns (18.242%)  route 21.445ns (81.758%))
  Logic Levels:           14  (LUT3=1 LUT4=1 LUT6=8 MUXF7=1 MUXF8=1 RAMB36E1=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y0          RAMB36E1                     0.000     0.000 r  CPU/otter_memory/memory_reg_bram_14/CLKBWRCLK
    RAMB36_X2Y0          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[21])
                                                      2.454     2.454 r  CPU/otter_memory/memory_reg_bram_14/DOBDO[21]
                         net (fo=1, routed)           2.067     4.521    CPU/otter_memory/memory_reg_bram_14_n_46
    SLICE_X49Y21         LUT6 (Prop_lut6_I1_O)        0.124     4.645 r  CPU/otter_memory/registers_reg_r2_0_31_0_5_i_31/O
                         net (fo=1, routed)           0.000     4.645    CPU/otter_memory/registers_reg_r2_0_31_0_5_i_31_n_0
    SLICE_X49Y21         MUXF7 (Prop_muxf7_I1_O)      0.217     4.862 r  CPU/otter_memory/registers_reg_r2_0_31_0_5_i_13/O
                         net (fo=1, routed)           0.000     4.862    CPU/otter_memory/registers_reg_r2_0_31_0_5_i_13_n_0
    SLICE_X49Y21         MUXF8 (Prop_muxf8_I1_O)      0.094     4.956 r  CPU/otter_memory/registers_reg_r2_0_31_0_5_i_4/O
                         net (fo=42, routed)          2.940     7.895    registers/registers_reg_r2_0_31_0_5/ADDRC1
    SLICE_X38Y3          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.345     8.240 r  registers/registers_reg_r2_0_31_0_5/RAMC/O
                         net (fo=8, routed)           0.441     8.682    CPU/otter_memory/RF_RS20[4]
    SLICE_X36Y3          LUT6 (Prop_lut6_I0_O)        0.331     9.013 r  CPU/otter_memory/memory_reg_bram_0_i_40/O
                         net (fo=22, routed)          1.054    10.067    CPU/otter_memory/DIADI[4]
    SLICE_X42Y1          LUT6 (Prop_lut6_I0_O)        0.124    10.191 r  CPU/otter_memory/result0_carry__0_i_16/O
                         net (fo=120, routed)         3.281    13.471    CPU/otter_memory/srcB[4]
    SLICE_X56Y5          LUT3 (Prop_lut3_I2_O)        0.148    13.619 r  CPU/otter_memory/memory_reg_bram_0_i_241/O
                         net (fo=1, routed)           0.165    13.785    CPU/otter_memory/memory_reg_bram_0_i_241_n_0
    SLICE_X56Y5          LUT6 (Prop_lut6_I0_O)        0.328    14.113 f  CPU/otter_memory/memory_reg_bram_0_i_192/O
                         net (fo=6, routed)           1.073    15.185    CPU/otter_memory/memory_reg_bram_0_i_192_n_0
    SLICE_X54Y2          LUT6 (Prop_lut6_I0_O)        0.124    15.309 f  CPU/otter_memory/memory_reg_bram_0_i_204/O
                         net (fo=6, routed)           1.552    16.862    CPU/otter_memory/memory_reg_bram_0_i_204_n_0
    SLICE_X43Y0          LUT6 (Prop_lut6_I1_O)        0.124    16.986 r  CPU/otter_memory/memory_reg_bram_0_i_139/O
                         net (fo=5, routed)           0.953    17.939    CPU/otter_memory/memory_reg_bram_0_i_139_n_0
    SLICE_X41Y2          LUT6 (Prop_lut6_I5_O)        0.124    18.063 f  CPU/otter_memory/memory_reg_bram_0_i_64/O
                         net (fo=60, routed)          3.106    21.170    CPU/otter_memory/IOBUS_addr[1]
    SLICE_X28Y8          LUT4 (Prop_lut4_I3_O)        0.124    21.294 r  CPU/otter_memory/memory_reg_bram_0_i_78/O
                         net (fo=64, routed)          4.303    25.597    CPU/otter_memory/memory_reg_bram_0_i_78_n_0
    SLICE_X50Y22         LUT6 (Prop_lut6_I1_O)        0.124    25.721 r  CPU/otter_memory/memory_reg_bram_3_i_6/O
                         net (fo=1, routed)           0.510    26.230    CPU/otter_memory/memory_reg_bram_3_i_6_n_0
    RAMB36_X1Y4          RAMB36E1                                     r  CPU/otter_memory/memory_reg_bram_3/WEA[0]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/otter_memory/memory_reg_bram_14/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            CPU/otter_memory/memory_reg_bram_14/DIADI[23]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.230ns  (logic 4.661ns (17.770%)  route 21.569ns (82.230%))
  Logic Levels:           13  (LUT3=1 LUT6=8 MUXF7=1 MUXF8=1 RAMB36E1=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y0          RAMB36E1                     0.000     0.000 r  CPU/otter_memory/memory_reg_bram_14/CLKBWRCLK
    RAMB36_X2Y0          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[21])
                                                      2.454     2.454 r  CPU/otter_memory/memory_reg_bram_14/DOBDO[21]
                         net (fo=1, routed)           2.067     4.521    CPU/otter_memory/memory_reg_bram_14_n_46
    SLICE_X49Y21         LUT6 (Prop_lut6_I1_O)        0.124     4.645 r  CPU/otter_memory/registers_reg_r2_0_31_0_5_i_31/O
                         net (fo=1, routed)           0.000     4.645    CPU/otter_memory/registers_reg_r2_0_31_0_5_i_31_n_0
    SLICE_X49Y21         MUXF7 (Prop_muxf7_I1_O)      0.217     4.862 r  CPU/otter_memory/registers_reg_r2_0_31_0_5_i_13/O
                         net (fo=1, routed)           0.000     4.862    CPU/otter_memory/registers_reg_r2_0_31_0_5_i_13_n_0
    SLICE_X49Y21         MUXF8 (Prop_muxf8_I1_O)      0.094     4.956 r  CPU/otter_memory/registers_reg_r2_0_31_0_5_i_4/O
                         net (fo=42, routed)          2.940     7.895    registers/registers_reg_r2_0_31_0_5/ADDRC1
    SLICE_X38Y3          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.345     8.240 r  registers/registers_reg_r2_0_31_0_5/RAMC/O
                         net (fo=8, routed)           0.441     8.682    CPU/otter_memory/RF_RS20[4]
    SLICE_X36Y3          LUT6 (Prop_lut6_I0_O)        0.331     9.013 r  CPU/otter_memory/memory_reg_bram_0_i_40/O
                         net (fo=22, routed)          1.054    10.067    CPU/otter_memory/DIADI[4]
    SLICE_X42Y1          LUT6 (Prop_lut6_I0_O)        0.124    10.191 r  CPU/otter_memory/result0_carry__0_i_16/O
                         net (fo=120, routed)         3.281    13.471    CPU/otter_memory/srcB[4]
    SLICE_X56Y5          LUT3 (Prop_lut3_I2_O)        0.148    13.619 r  CPU/otter_memory/memory_reg_bram_0_i_241/O
                         net (fo=1, routed)           0.165    13.785    CPU/otter_memory/memory_reg_bram_0_i_241_n_0
    SLICE_X56Y5          LUT6 (Prop_lut6_I0_O)        0.328    14.113 f  CPU/otter_memory/memory_reg_bram_0_i_192/O
                         net (fo=6, routed)           1.073    15.185    CPU/otter_memory/memory_reg_bram_0_i_192_n_0
    SLICE_X54Y2          LUT6 (Prop_lut6_I0_O)        0.124    15.309 f  CPU/otter_memory/memory_reg_bram_0_i_204/O
                         net (fo=6, routed)           1.552    16.862    CPU/otter_memory/memory_reg_bram_0_i_204_n_0
    SLICE_X43Y0          LUT6 (Prop_lut6_I1_O)        0.124    16.986 r  CPU/otter_memory/memory_reg_bram_0_i_139/O
                         net (fo=5, routed)           0.953    17.939    CPU/otter_memory/memory_reg_bram_0_i_139_n_0
    SLICE_X41Y2          LUT6 (Prop_lut6_I5_O)        0.124    18.063 f  CPU/otter_memory/memory_reg_bram_0_i_64/O
                         net (fo=60, routed)          2.546    20.609    CPU/otter_memory/IOBUS_addr[1]
    SLICE_X29Y4          LUT6 (Prop_lut6_I5_O)        0.124    20.733 r  CPU/otter_memory/memory_reg_bram_0_i_21/O
                         net (fo=16, routed)          5.496    26.230    CPU/otter_memory/p_1_in[23]
    RAMB36_X2Y0          RAMB36E1                                     r  CPU/otter_memory/memory_reg_bram_14/DIADI[23]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/otter_memory/memory_reg_bram_14/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            CPU/otter_memory/memory_reg_bram_6/WEA[1]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.163ns  (logic 4.785ns (18.289%)  route 21.378ns (81.711%))
  Logic Levels:           14  (LUT3=1 LUT4=1 LUT6=8 MUXF7=1 MUXF8=1 RAMB36E1=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y0          RAMB36E1                     0.000     0.000 r  CPU/otter_memory/memory_reg_bram_14/CLKBWRCLK
    RAMB36_X2Y0          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[21])
                                                      2.454     2.454 r  CPU/otter_memory/memory_reg_bram_14/DOBDO[21]
                         net (fo=1, routed)           2.067     4.521    CPU/otter_memory/memory_reg_bram_14_n_46
    SLICE_X49Y21         LUT6 (Prop_lut6_I1_O)        0.124     4.645 r  CPU/otter_memory/registers_reg_r2_0_31_0_5_i_31/O
                         net (fo=1, routed)           0.000     4.645    CPU/otter_memory/registers_reg_r2_0_31_0_5_i_31_n_0
    SLICE_X49Y21         MUXF7 (Prop_muxf7_I1_O)      0.217     4.862 r  CPU/otter_memory/registers_reg_r2_0_31_0_5_i_13/O
                         net (fo=1, routed)           0.000     4.862    CPU/otter_memory/registers_reg_r2_0_31_0_5_i_13_n_0
    SLICE_X49Y21         MUXF8 (Prop_muxf8_I1_O)      0.094     4.956 r  CPU/otter_memory/registers_reg_r2_0_31_0_5_i_4/O
                         net (fo=42, routed)          2.940     7.895    registers/registers_reg_r2_0_31_0_5/ADDRC1
    SLICE_X38Y3          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.345     8.240 r  registers/registers_reg_r2_0_31_0_5/RAMC/O
                         net (fo=8, routed)           0.441     8.682    CPU/otter_memory/RF_RS20[4]
    SLICE_X36Y3          LUT6 (Prop_lut6_I0_O)        0.331     9.013 r  CPU/otter_memory/memory_reg_bram_0_i_40/O
                         net (fo=22, routed)          1.054    10.067    CPU/otter_memory/DIADI[4]
    SLICE_X42Y1          LUT6 (Prop_lut6_I0_O)        0.124    10.191 r  CPU/otter_memory/result0_carry__0_i_16/O
                         net (fo=120, routed)         3.281    13.471    CPU/otter_memory/srcB[4]
    SLICE_X56Y5          LUT3 (Prop_lut3_I2_O)        0.148    13.619 r  CPU/otter_memory/memory_reg_bram_0_i_241/O
                         net (fo=1, routed)           0.165    13.785    CPU/otter_memory/memory_reg_bram_0_i_241_n_0
    SLICE_X56Y5          LUT6 (Prop_lut6_I0_O)        0.328    14.113 f  CPU/otter_memory/memory_reg_bram_0_i_192/O
                         net (fo=6, routed)           1.073    15.185    CPU/otter_memory/memory_reg_bram_0_i_192_n_0
    SLICE_X54Y2          LUT6 (Prop_lut6_I0_O)        0.124    15.309 f  CPU/otter_memory/memory_reg_bram_0_i_204/O
                         net (fo=6, routed)           1.552    16.862    CPU/otter_memory/memory_reg_bram_0_i_204_n_0
    SLICE_X43Y0          LUT6 (Prop_lut6_I1_O)        0.124    16.986 r  CPU/otter_memory/memory_reg_bram_0_i_139/O
                         net (fo=5, routed)           0.953    17.939    CPU/otter_memory/memory_reg_bram_0_i_139_n_0
    SLICE_X41Y2          LUT6 (Prop_lut6_I5_O)        0.124    18.063 f  CPU/otter_memory/memory_reg_bram_0_i_64/O
                         net (fo=60, routed)          3.106    21.170    CPU/otter_memory/IOBUS_addr[1]
    SLICE_X28Y8          LUT4 (Prop_lut4_I3_O)        0.124    21.294 r  CPU/otter_memory/memory_reg_bram_0_i_78/O
                         net (fo=64, routed)          3.631    24.925    CPU/otter_memory/memory_reg_bram_0_i_78_n_0
    SLICE_X49Y27         LUT6 (Prop_lut6_I1_O)        0.124    25.049 r  CPU/otter_memory/memory_reg_bram_6_i_5/O
                         net (fo=1, routed)           1.114    26.163    CPU/otter_memory/memory_reg_bram_6_i_5_n_0
    RAMB36_X1Y7          RAMB36E1                                     r  CPU/otter_memory/memory_reg_bram_6/WEA[1]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/otter_memory/memory_reg_bram_14/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            CPU/otter_memory/memory_reg_bram_15/DIADI[23]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.088ns  (logic 4.661ns (17.866%)  route 21.427ns (82.134%))
  Logic Levels:           13  (LUT3=1 LUT6=8 MUXF7=1 MUXF8=1 RAMB36E1=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y0          RAMB36E1                     0.000     0.000 r  CPU/otter_memory/memory_reg_bram_14/CLKBWRCLK
    RAMB36_X2Y0          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[21])
                                                      2.454     2.454 r  CPU/otter_memory/memory_reg_bram_14/DOBDO[21]
                         net (fo=1, routed)           2.067     4.521    CPU/otter_memory/memory_reg_bram_14_n_46
    SLICE_X49Y21         LUT6 (Prop_lut6_I1_O)        0.124     4.645 r  CPU/otter_memory/registers_reg_r2_0_31_0_5_i_31/O
                         net (fo=1, routed)           0.000     4.645    CPU/otter_memory/registers_reg_r2_0_31_0_5_i_31_n_0
    SLICE_X49Y21         MUXF7 (Prop_muxf7_I1_O)      0.217     4.862 r  CPU/otter_memory/registers_reg_r2_0_31_0_5_i_13/O
                         net (fo=1, routed)           0.000     4.862    CPU/otter_memory/registers_reg_r2_0_31_0_5_i_13_n_0
    SLICE_X49Y21         MUXF8 (Prop_muxf8_I1_O)      0.094     4.956 r  CPU/otter_memory/registers_reg_r2_0_31_0_5_i_4/O
                         net (fo=42, routed)          2.940     7.895    registers/registers_reg_r2_0_31_0_5/ADDRC1
    SLICE_X38Y3          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.345     8.240 r  registers/registers_reg_r2_0_31_0_5/RAMC/O
                         net (fo=8, routed)           0.441     8.682    CPU/otter_memory/RF_RS20[4]
    SLICE_X36Y3          LUT6 (Prop_lut6_I0_O)        0.331     9.013 r  CPU/otter_memory/memory_reg_bram_0_i_40/O
                         net (fo=22, routed)          1.054    10.067    CPU/otter_memory/DIADI[4]
    SLICE_X42Y1          LUT6 (Prop_lut6_I0_O)        0.124    10.191 r  CPU/otter_memory/result0_carry__0_i_16/O
                         net (fo=120, routed)         3.281    13.471    CPU/otter_memory/srcB[4]
    SLICE_X56Y5          LUT3 (Prop_lut3_I2_O)        0.148    13.619 r  CPU/otter_memory/memory_reg_bram_0_i_241/O
                         net (fo=1, routed)           0.165    13.785    CPU/otter_memory/memory_reg_bram_0_i_241_n_0
    SLICE_X56Y5          LUT6 (Prop_lut6_I0_O)        0.328    14.113 f  CPU/otter_memory/memory_reg_bram_0_i_192/O
                         net (fo=6, routed)           1.073    15.185    CPU/otter_memory/memory_reg_bram_0_i_192_n_0
    SLICE_X54Y2          LUT6 (Prop_lut6_I0_O)        0.124    15.309 f  CPU/otter_memory/memory_reg_bram_0_i_204/O
                         net (fo=6, routed)           1.552    16.862    CPU/otter_memory/memory_reg_bram_0_i_204_n_0
    SLICE_X43Y0          LUT6 (Prop_lut6_I1_O)        0.124    16.986 r  CPU/otter_memory/memory_reg_bram_0_i_139/O
                         net (fo=5, routed)           0.953    17.939    CPU/otter_memory/memory_reg_bram_0_i_139_n_0
    SLICE_X41Y2          LUT6 (Prop_lut6_I5_O)        0.124    18.063 f  CPU/otter_memory/memory_reg_bram_0_i_64/O
                         net (fo=60, routed)          2.546    20.609    CPU/otter_memory/IOBUS_addr[1]
    SLICE_X29Y4          LUT6 (Prop_lut6_I5_O)        0.124    20.733 r  CPU/otter_memory/memory_reg_bram_0_i_21/O
                         net (fo=16, routed)          5.355    26.088    CPU/otter_memory/p_1_in[23]
    RAMB36_X2Y1          RAMB36E1                                     r  CPU/otter_memory/memory_reg_bram_15/DIADI[23]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/otter_memory/memory_reg_bram_14/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            CPU/otter_memory/memory_reg_bram_3/WEA[3]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.033ns  (logic 4.785ns (18.380%)  route 21.248ns (81.620%))
  Logic Levels:           14  (LUT3=1 LUT4=1 LUT6=8 MUXF7=1 MUXF8=1 RAMB36E1=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y0          RAMB36E1                     0.000     0.000 r  CPU/otter_memory/memory_reg_bram_14/CLKBWRCLK
    RAMB36_X2Y0          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[21])
                                                      2.454     2.454 r  CPU/otter_memory/memory_reg_bram_14/DOBDO[21]
                         net (fo=1, routed)           2.067     4.521    CPU/otter_memory/memory_reg_bram_14_n_46
    SLICE_X49Y21         LUT6 (Prop_lut6_I1_O)        0.124     4.645 r  CPU/otter_memory/registers_reg_r2_0_31_0_5_i_31/O
                         net (fo=1, routed)           0.000     4.645    CPU/otter_memory/registers_reg_r2_0_31_0_5_i_31_n_0
    SLICE_X49Y21         MUXF7 (Prop_muxf7_I1_O)      0.217     4.862 r  CPU/otter_memory/registers_reg_r2_0_31_0_5_i_13/O
                         net (fo=1, routed)           0.000     4.862    CPU/otter_memory/registers_reg_r2_0_31_0_5_i_13_n_0
    SLICE_X49Y21         MUXF8 (Prop_muxf8_I1_O)      0.094     4.956 r  CPU/otter_memory/registers_reg_r2_0_31_0_5_i_4/O
                         net (fo=42, routed)          2.940     7.895    registers/registers_reg_r2_0_31_0_5/ADDRC1
    SLICE_X38Y3          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.345     8.240 r  registers/registers_reg_r2_0_31_0_5/RAMC/O
                         net (fo=8, routed)           0.441     8.682    CPU/otter_memory/RF_RS20[4]
    SLICE_X36Y3          LUT6 (Prop_lut6_I0_O)        0.331     9.013 r  CPU/otter_memory/memory_reg_bram_0_i_40/O
                         net (fo=22, routed)          1.054    10.067    CPU/otter_memory/DIADI[4]
    SLICE_X42Y1          LUT6 (Prop_lut6_I0_O)        0.124    10.191 r  CPU/otter_memory/result0_carry__0_i_16/O
                         net (fo=120, routed)         3.281    13.471    CPU/otter_memory/srcB[4]
    SLICE_X56Y5          LUT3 (Prop_lut3_I2_O)        0.148    13.619 r  CPU/otter_memory/memory_reg_bram_0_i_241/O
                         net (fo=1, routed)           0.165    13.785    CPU/otter_memory/memory_reg_bram_0_i_241_n_0
    SLICE_X56Y5          LUT6 (Prop_lut6_I0_O)        0.328    14.113 f  CPU/otter_memory/memory_reg_bram_0_i_192/O
                         net (fo=6, routed)           1.073    15.185    CPU/otter_memory/memory_reg_bram_0_i_192_n_0
    SLICE_X54Y2          LUT6 (Prop_lut6_I0_O)        0.124    15.309 f  CPU/otter_memory/memory_reg_bram_0_i_204/O
                         net (fo=6, routed)           1.552    16.862    CPU/otter_memory/memory_reg_bram_0_i_204_n_0
    SLICE_X43Y0          LUT6 (Prop_lut6_I1_O)        0.124    16.986 r  CPU/otter_memory/memory_reg_bram_0_i_139/O
                         net (fo=5, routed)           0.953    17.939    CPU/otter_memory/memory_reg_bram_0_i_139_n_0
    SLICE_X41Y2          LUT6 (Prop_lut6_I5_O)        0.124    18.063 f  CPU/otter_memory/memory_reg_bram_0_i_64/O
                         net (fo=60, routed)          3.106    21.170    CPU/otter_memory/IOBUS_addr[1]
    SLICE_X28Y8          LUT4 (Prop_lut4_I3_O)        0.124    21.294 r  CPU/otter_memory/memory_reg_bram_0_i_78/O
                         net (fo=64, routed)          4.121    25.415    CPU/otter_memory/memory_reg_bram_0_i_78_n_0
    SLICE_X48Y23         LUT6 (Prop_lut6_I1_O)        0.124    25.539 r  CPU/otter_memory/memory_reg_bram_3_i_3/O
                         net (fo=1, routed)           0.495    26.033    CPU/otter_memory/memory_reg_bram_3_i_3_n_0
    RAMB36_X1Y4          RAMB36E1                                     r  CPU/otter_memory/memory_reg_bram_3/WEA[3]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/otter_memory/memory_reg_bram_14/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            CPU/otter_memory/memory_reg_bram_4/WEA[0]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.964ns  (logic 4.785ns (18.429%)  route 21.179ns (81.571%))
  Logic Levels:           14  (LUT3=1 LUT4=1 LUT6=8 MUXF7=1 MUXF8=1 RAMB36E1=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y0          RAMB36E1                     0.000     0.000 r  CPU/otter_memory/memory_reg_bram_14/CLKBWRCLK
    RAMB36_X2Y0          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[21])
                                                      2.454     2.454 r  CPU/otter_memory/memory_reg_bram_14/DOBDO[21]
                         net (fo=1, routed)           2.067     4.521    CPU/otter_memory/memory_reg_bram_14_n_46
    SLICE_X49Y21         LUT6 (Prop_lut6_I1_O)        0.124     4.645 r  CPU/otter_memory/registers_reg_r2_0_31_0_5_i_31/O
                         net (fo=1, routed)           0.000     4.645    CPU/otter_memory/registers_reg_r2_0_31_0_5_i_31_n_0
    SLICE_X49Y21         MUXF7 (Prop_muxf7_I1_O)      0.217     4.862 r  CPU/otter_memory/registers_reg_r2_0_31_0_5_i_13/O
                         net (fo=1, routed)           0.000     4.862    CPU/otter_memory/registers_reg_r2_0_31_0_5_i_13_n_0
    SLICE_X49Y21         MUXF8 (Prop_muxf8_I1_O)      0.094     4.956 r  CPU/otter_memory/registers_reg_r2_0_31_0_5_i_4/O
                         net (fo=42, routed)          2.940     7.895    registers/registers_reg_r2_0_31_0_5/ADDRC1
    SLICE_X38Y3          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.345     8.240 r  registers/registers_reg_r2_0_31_0_5/RAMC/O
                         net (fo=8, routed)           0.441     8.682    CPU/otter_memory/RF_RS20[4]
    SLICE_X36Y3          LUT6 (Prop_lut6_I0_O)        0.331     9.013 r  CPU/otter_memory/memory_reg_bram_0_i_40/O
                         net (fo=22, routed)          1.054    10.067    CPU/otter_memory/DIADI[4]
    SLICE_X42Y1          LUT6 (Prop_lut6_I0_O)        0.124    10.191 r  CPU/otter_memory/result0_carry__0_i_16/O
                         net (fo=120, routed)         3.281    13.471    CPU/otter_memory/srcB[4]
    SLICE_X56Y5          LUT3 (Prop_lut3_I2_O)        0.148    13.619 r  CPU/otter_memory/memory_reg_bram_0_i_241/O
                         net (fo=1, routed)           0.165    13.785    CPU/otter_memory/memory_reg_bram_0_i_241_n_0
    SLICE_X56Y5          LUT6 (Prop_lut6_I0_O)        0.328    14.113 f  CPU/otter_memory/memory_reg_bram_0_i_192/O
                         net (fo=6, routed)           1.073    15.185    CPU/otter_memory/memory_reg_bram_0_i_192_n_0
    SLICE_X54Y2          LUT6 (Prop_lut6_I0_O)        0.124    15.309 f  CPU/otter_memory/memory_reg_bram_0_i_204/O
                         net (fo=6, routed)           1.552    16.862    CPU/otter_memory/memory_reg_bram_0_i_204_n_0
    SLICE_X43Y0          LUT6 (Prop_lut6_I1_O)        0.124    16.986 r  CPU/otter_memory/memory_reg_bram_0_i_139/O
                         net (fo=5, routed)           0.953    17.939    CPU/otter_memory/memory_reg_bram_0_i_139_n_0
    SLICE_X41Y2          LUT6 (Prop_lut6_I5_O)        0.124    18.063 f  CPU/otter_memory/memory_reg_bram_0_i_64/O
                         net (fo=60, routed)          3.106    21.170    CPU/otter_memory/IOBUS_addr[1]
    SLICE_X28Y8          LUT4 (Prop_lut4_I3_O)        0.124    21.294 r  CPU/otter_memory/memory_reg_bram_0_i_78/O
                         net (fo=64, routed)          3.798    25.091    CPU/otter_memory/memory_reg_bram_0_i_78_n_0
    SLICE_X49Y25         LUT6 (Prop_lut6_I1_O)        0.124    25.215 r  CPU/otter_memory/memory_reg_bram_4_i_6/O
                         net (fo=1, routed)           0.749    25.964    CPU/otter_memory/memory_reg_bram_4_i_6_n_0
    RAMB36_X1Y6          RAMB36E1                                     r  CPU/otter_memory/memory_reg_bram_4/WEA[0]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/otter_memory/memory_reg_bram_14/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            CPU/otter_memory/memory_reg_bram_14/WEA[0]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.925ns  (logic 4.785ns (18.457%)  route 21.140ns (81.543%))
  Logic Levels:           14  (LUT2=1 LUT3=1 LUT6=8 MUXF7=1 MUXF8=1 RAMB36E1=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y0          RAMB36E1                     0.000     0.000 r  CPU/otter_memory/memory_reg_bram_14/CLKBWRCLK
    RAMB36_X2Y0          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[21])
                                                      2.454     2.454 r  CPU/otter_memory/memory_reg_bram_14/DOBDO[21]
                         net (fo=1, routed)           2.067     4.521    CPU/otter_memory/memory_reg_bram_14_n_46
    SLICE_X49Y21         LUT6 (Prop_lut6_I1_O)        0.124     4.645 r  CPU/otter_memory/registers_reg_r2_0_31_0_5_i_31/O
                         net (fo=1, routed)           0.000     4.645    CPU/otter_memory/registers_reg_r2_0_31_0_5_i_31_n_0
    SLICE_X49Y21         MUXF7 (Prop_muxf7_I1_O)      0.217     4.862 r  CPU/otter_memory/registers_reg_r2_0_31_0_5_i_13/O
                         net (fo=1, routed)           0.000     4.862    CPU/otter_memory/registers_reg_r2_0_31_0_5_i_13_n_0
    SLICE_X49Y21         MUXF8 (Prop_muxf8_I1_O)      0.094     4.956 r  CPU/otter_memory/registers_reg_r2_0_31_0_5_i_4/O
                         net (fo=42, routed)          2.940     7.895    registers/registers_reg_r2_0_31_0_5/ADDRC1
    SLICE_X38Y3          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.345     8.240 r  registers/registers_reg_r2_0_31_0_5/RAMC/O
                         net (fo=8, routed)           0.441     8.682    CPU/otter_memory/RF_RS20[4]
    SLICE_X36Y3          LUT6 (Prop_lut6_I0_O)        0.331     9.013 r  CPU/otter_memory/memory_reg_bram_0_i_40/O
                         net (fo=22, routed)          1.054    10.067    CPU/otter_memory/DIADI[4]
    SLICE_X42Y1          LUT6 (Prop_lut6_I0_O)        0.124    10.191 r  CPU/otter_memory/result0_carry__0_i_16/O
                         net (fo=120, routed)         3.281    13.471    CPU/otter_memory/srcB[4]
    SLICE_X56Y5          LUT3 (Prop_lut3_I2_O)        0.148    13.619 r  CPU/otter_memory/memory_reg_bram_0_i_241/O
                         net (fo=1, routed)           0.165    13.785    CPU/otter_memory/memory_reg_bram_0_i_241_n_0
    SLICE_X56Y5          LUT6 (Prop_lut6_I0_O)        0.328    14.113 f  CPU/otter_memory/memory_reg_bram_0_i_192/O
                         net (fo=6, routed)           1.073    15.185    CPU/otter_memory/memory_reg_bram_0_i_192_n_0
    SLICE_X54Y2          LUT6 (Prop_lut6_I0_O)        0.124    15.309 f  CPU/otter_memory/memory_reg_bram_0_i_204/O
                         net (fo=6, routed)           1.552    16.862    CPU/otter_memory/memory_reg_bram_0_i_204_n_0
    SLICE_X43Y0          LUT6 (Prop_lut6_I1_O)        0.124    16.986 r  CPU/otter_memory/memory_reg_bram_0_i_139/O
                         net (fo=5, routed)           0.953    17.939    CPU/otter_memory/memory_reg_bram_0_i_139_n_0
    SLICE_X41Y2          LUT6 (Prop_lut6_I5_O)        0.124    18.063 f  CPU/otter_memory/memory_reg_bram_0_i_64/O
                         net (fo=60, routed)          2.840    20.903    CPU/otter_memory/IOBUS_addr[1]
    SLICE_X29Y10         LUT2 (Prop_lut2_I0_O)        0.124    21.027 r  CPU/otter_memory/memory_reg_bram_0_i_84/O
                         net (fo=16, routed)          3.978    25.005    CPU/otter_memory/memory_reg_bram_0_i_84_n_0
    SLICE_X58Y5          LUT6 (Prop_lut6_I0_O)        0.124    25.129 r  CPU/otter_memory/memory_reg_bram_14_i_6/O
                         net (fo=1, routed)           0.796    25.925    CPU/otter_memory/memory_reg_bram_14_i_6_n_0
    RAMB36_X2Y0          RAMB36E1                                     r  CPU/otter_memory/memory_reg_bram_14/WEA[0]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/otter_memory/memory_reg_bram_14/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            CPU/otter_memory/memory_reg_bram_11/DIADI[23]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.866ns  (logic 4.661ns (18.020%)  route 21.205ns (81.980%))
  Logic Levels:           13  (LUT3=1 LUT6=8 MUXF7=1 MUXF8=1 RAMB36E1=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y0          RAMB36E1                     0.000     0.000 r  CPU/otter_memory/memory_reg_bram_14/CLKBWRCLK
    RAMB36_X2Y0          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[21])
                                                      2.454     2.454 r  CPU/otter_memory/memory_reg_bram_14/DOBDO[21]
                         net (fo=1, routed)           2.067     4.521    CPU/otter_memory/memory_reg_bram_14_n_46
    SLICE_X49Y21         LUT6 (Prop_lut6_I1_O)        0.124     4.645 r  CPU/otter_memory/registers_reg_r2_0_31_0_5_i_31/O
                         net (fo=1, routed)           0.000     4.645    CPU/otter_memory/registers_reg_r2_0_31_0_5_i_31_n_0
    SLICE_X49Y21         MUXF7 (Prop_muxf7_I1_O)      0.217     4.862 r  CPU/otter_memory/registers_reg_r2_0_31_0_5_i_13/O
                         net (fo=1, routed)           0.000     4.862    CPU/otter_memory/registers_reg_r2_0_31_0_5_i_13_n_0
    SLICE_X49Y21         MUXF8 (Prop_muxf8_I1_O)      0.094     4.956 r  CPU/otter_memory/registers_reg_r2_0_31_0_5_i_4/O
                         net (fo=42, routed)          2.940     7.895    registers/registers_reg_r2_0_31_0_5/ADDRC1
    SLICE_X38Y3          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.345     8.240 r  registers/registers_reg_r2_0_31_0_5/RAMC/O
                         net (fo=8, routed)           0.441     8.682    CPU/otter_memory/RF_RS20[4]
    SLICE_X36Y3          LUT6 (Prop_lut6_I0_O)        0.331     9.013 r  CPU/otter_memory/memory_reg_bram_0_i_40/O
                         net (fo=22, routed)          1.054    10.067    CPU/otter_memory/DIADI[4]
    SLICE_X42Y1          LUT6 (Prop_lut6_I0_O)        0.124    10.191 r  CPU/otter_memory/result0_carry__0_i_16/O
                         net (fo=120, routed)         3.281    13.471    CPU/otter_memory/srcB[4]
    SLICE_X56Y5          LUT3 (Prop_lut3_I2_O)        0.148    13.619 r  CPU/otter_memory/memory_reg_bram_0_i_241/O
                         net (fo=1, routed)           0.165    13.785    CPU/otter_memory/memory_reg_bram_0_i_241_n_0
    SLICE_X56Y5          LUT6 (Prop_lut6_I0_O)        0.328    14.113 f  CPU/otter_memory/memory_reg_bram_0_i_192/O
                         net (fo=6, routed)           1.073    15.185    CPU/otter_memory/memory_reg_bram_0_i_192_n_0
    SLICE_X54Y2          LUT6 (Prop_lut6_I0_O)        0.124    15.309 f  CPU/otter_memory/memory_reg_bram_0_i_204/O
                         net (fo=6, routed)           1.552    16.862    CPU/otter_memory/memory_reg_bram_0_i_204_n_0
    SLICE_X43Y0          LUT6 (Prop_lut6_I1_O)        0.124    16.986 r  CPU/otter_memory/memory_reg_bram_0_i_139/O
                         net (fo=5, routed)           0.953    17.939    CPU/otter_memory/memory_reg_bram_0_i_139_n_0
    SLICE_X41Y2          LUT6 (Prop_lut6_I5_O)        0.124    18.063 f  CPU/otter_memory/memory_reg_bram_0_i_64/O
                         net (fo=60, routed)          2.546    20.609    CPU/otter_memory/IOBUS_addr[1]
    SLICE_X29Y4          LUT6 (Prop_lut6_I5_O)        0.124    20.733 r  CPU/otter_memory/memory_reg_bram_0_i_21/O
                         net (fo=16, routed)          5.133    25.866    CPU/otter_memory/p_1_in[23]
    RAMB36_X2Y2          RAMB36E1                                     r  CPU/otter_memory/memory_reg_bram_11/DIADI[23]
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SSG_DISP/CathMod/r_disp_digit_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SSG_DISP/CathMod/ANODES_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.279ns  (logic 0.141ns (50.510%)  route 0.138ns (49.490%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y1          FDRE                         0.000     0.000 r  SSG_DISP/CathMod/r_disp_digit_reg[1]/C
    SLICE_X39Y1          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  SSG_DISP/CathMod/r_disp_digit_reg[1]/Q
                         net (fo=18, routed)          0.138     0.279    SSG_DISP/CathMod/r_disp_digit[1]
    SLICE_X41Y1          FDSE                                         r  SSG_DISP/CathMod/ANODES_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SSG_DISP/CathMod/r_disp_digit_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SSG_DISP/CathMod/ANODES_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.345ns  (logic 0.141ns (40.836%)  route 0.204ns (59.164%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y1          FDRE                         0.000     0.000 r  SSG_DISP/CathMod/r_disp_digit_reg[1]/C
    SLICE_X39Y1          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  SSG_DISP/CathMod/r_disp_digit_reg[1]/Q
                         net (fo=18, routed)          0.204     0.345    SSG_DISP/CathMod/r_disp_digit[1]
    SLICE_X40Y1          FDSE                                         r  SSG_DISP/CathMod/ANODES_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_SSEG_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SSG_DISP/CathMod/CATHODES_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.358ns  (logic 0.248ns (69.273%)  route 0.110ns (30.727%))
  Logic Levels:           3  (FDRE=1 LUT6=1 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y0          FDRE                         0.000     0.000 r  r_SSEG_reg[8]/C
    SLICE_X33Y0          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  r_SSEG_reg[8]/Q
                         net (fo=7, routed)           0.110     0.251    SSG_DISP/CathMod/CATHODES_reg[0]_0[8]
    SLICE_X32Y0          LUT6 (Prop_lut6_I3_O)        0.045     0.296 r  SSG_DISP/CathMod/CATHODES[2]_i_2/O
                         net (fo=1, routed)           0.000     0.296    SSG_DISP/CathMod/CATHODES[2]_i_2_n_0
    SLICE_X32Y0          MUXF7 (Prop_muxf7_I0_O)      0.062     0.358 r  SSG_DISP/CathMod/CATHODES_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     0.358    SSG_DISP/CathMod/CATHODES_reg[2]_i_1_n_0
    SLICE_X32Y0          FDRE                                         r  SSG_DISP/CathMod/CATHODES_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_SSEG_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SSG_DISP/CathMod/CATHODES_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.362ns  (logic 0.248ns (68.444%)  route 0.114ns (31.556%))
  Logic Levels:           3  (FDRE=1 LUT6=1 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y1          FDRE                         0.000     0.000 r  r_SSEG_reg[9]/C
    SLICE_X31Y1          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  r_SSEG_reg[9]/Q
                         net (fo=7, routed)           0.114     0.255    SSG_DISP/CathMod/CATHODES_reg[0]_0[9]
    SLICE_X30Y1          LUT6 (Prop_lut6_I2_O)        0.045     0.300 r  SSG_DISP/CathMod/CATHODES[1]_i_2/O
                         net (fo=1, routed)           0.000     0.300    SSG_DISP/CathMod/CATHODES[1]_i_2_n_0
    SLICE_X30Y1          MUXF7 (Prop_muxf7_I0_O)      0.062     0.362 r  SSG_DISP/CathMod/CATHODES_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     0.362    SSG_DISP/CathMod/CATHODES_reg[1]_i_1_n_0
    SLICE_X30Y1          FDRE                                         r  SSG_DISP/CathMod/CATHODES_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/State_Machine/FSM_sequential_PS_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CPU/State_Machine/FSM_sequential_PS_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.183ns (49.756%)  route 0.185ns (50.244%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y12         FDRE                         0.000     0.000 r  CPU/State_Machine/FSM_sequential_PS_reg[1]/C
    SLICE_X32Y12         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  CPU/State_Machine/FSM_sequential_PS_reg[1]/Q
                         net (fo=8, routed)           0.185     0.326    CPU/State_Machine/PS[1]
    SLICE_X32Y12         LUT4 (Prop_lut4_I0_O)        0.042     0.368 r  CPU/State_Machine/FSM_sequential_PS[1]_i_1/O
                         net (fo=1, routed)           0.000     0.368    CPU/State_Machine/FSM_sequential_PS[1]_i_1_n_0
    SLICE_X32Y12         FDRE                                         r  CPU/State_Machine/FSM_sequential_PS_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 registers_reg_r1_0_31_0_5_i_116/C
                            (rising edge-triggered cell FDRE)
  Destination:            registers_reg_r1_0_31_6_11_i_62/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.141ns (38.288%)  route 0.227ns (61.712%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y11         FDRE                         0.000     0.000 r  registers_reg_r1_0_31_0_5_i_116/C
    SLICE_X31Y11         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  registers_reg_r1_0_31_0_5_i_116/Q
                         net (fo=71, routed)          0.227     0.368    registers_reg_r1_0_31_0_5_i_116_n_0
    SLICE_X30Y10         FDRE                                         r  registers_reg_r1_0_31_6_11_i_62/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 registers_reg_r1_0_31_0_5_i_116/C
                            (rising edge-triggered cell FDRE)
  Destination:            registers_reg_r1_0_31_6_11_i_64/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.372ns  (logic 0.141ns (37.857%)  route 0.231ns (62.143%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y11         FDRE                         0.000     0.000 r  registers_reg_r1_0_31_0_5_i_116/C
    SLICE_X31Y11         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  registers_reg_r1_0_31_0_5_i_116/Q
                         net (fo=71, routed)          0.231     0.372    registers_reg_r1_0_31_0_5_i_116_n_0
    SLICE_X28Y10         FDRE                                         r  registers_reg_r1_0_31_6_11_i_64/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/PROG_COUNT/PC_COUNT_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CPU/PROG_COUNT/PC_COUNT_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.383ns  (logic 0.186ns (48.565%)  route 0.197ns (51.435%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y1          FDRE                         0.000     0.000 r  CPU/PROG_COUNT/PC_COUNT_reg[0]/C
    SLICE_X32Y1          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  CPU/PROG_COUNT/PC_COUNT_reg[0]/Q
                         net (fo=4, routed)           0.197     0.338    CPU/otter_memory/Q[0]
    SLICE_X32Y1          LUT4 (Prop_lut4_I0_O)        0.045     0.383 r  CPU/otter_memory/PC_COUNT[0]_i_1/O
                         net (fo=1, routed)           0.000     0.383    CPU/PROG_COUNT/D[0]
    SLICE_X32Y1          FDRE                                         r  CPU/PROG_COUNT/PC_COUNT_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/otter_memory/ioBuffer_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            registers/registers_reg_r1_0_31_6_11/RAMA_D1/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.384ns  (logic 0.186ns (48.469%)  route 0.198ns (51.531%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y5          FDRE                         0.000     0.000 r  CPU/otter_memory/ioBuffer_reg[7]/C
    SLICE_X28Y5          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  CPU/otter_memory/ioBuffer_reg[7]/Q
                         net (fo=1, routed)           0.086     0.227    CPU/otter_memory/ioBuffer[7]
    SLICE_X29Y5          LUT6 (Prop_lut6_I0_O)        0.045     0.272 r  CPU/otter_memory/registers_reg_r1_0_31_6_11_i_1/O
                         net (fo=2, routed)           0.112     0.384    registers/registers_reg_r1_0_31_6_11/DIA1
    SLICE_X30Y4          RAMD32                                       r  registers/registers_reg_r1_0_31_6_11/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 registers_reg_r1_0_31_0_5_i_116/C
                            (rising edge-triggered cell FDRE)
  Destination:            registers_reg_r1_0_31_0_5_i_115/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.405ns  (logic 0.141ns (34.805%)  route 0.264ns (65.195%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y11         FDRE                         0.000     0.000 r  registers_reg_r1_0_31_0_5_i_116/C
    SLICE_X31Y11         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  registers_reg_r1_0_31_0_5_i_116/Q
                         net (fo=71, routed)          0.264     0.405    registers_reg_r1_0_31_0_5_i_116_n_0
    SLICE_X30Y12         FDRE                                         r  registers_reg_r1_0_31_0_5_i_115/CE
  -------------------------------------------------------------------    -------------------





