[02/22 17:59:53      0s] 
[02/22 17:59:53      0s] Cadence Innovus(TM) Implementation System.
[02/22 17:59:53      0s] Copyright 2016 Cadence Design Systems, Inc. All rights reserved worldwide.
[02/22 17:59:53      0s] 
[02/22 17:59:53      0s] Version:	v16.17-s018_1, built Thu Aug 31 09:57:10 PDT 2017
[02/22 17:59:53      0s] Options:	-common_ui 
[02/22 17:59:53      0s] Date:		Wed Feb 22 17:59:53 2023
[02/22 17:59:53      0s] Host:		pgmicro04 (x86_64 w/Linux 3.10.0-1160.81.1.el7.x86_64) (10cores*20cpus*Intel(R) Xeon(R) CPU E5-2650L v2 @ 1.70GHz 25600KB)
[02/22 17:59:53      0s] OS:		CentOS Linux release 7.9.2009 (Core)
[02/22 17:59:53      0s] 
[02/22 17:59:53      0s] License:
[02/22 17:59:53      0s] 		invs	Innovus Implementation System	16.1	checkout succeeded
[02/22 17:59:53      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[02/22 18:00:14      6s] 
[02/22 18:00:14      6s] ***************************************************************************************
[02/22 18:00:14      6s] INFO:    You have enabled the Common UI that has been internally qualified at Cadence but
[02/22 18:00:14      6s]          has only limited customer testing. You are encouraged to work with Cadence directly
[02/22 18:00:14      6s]          to qualify your usage and make sure it meets your needs before deploying it widely.
[02/22 18:00:14      6s] ***************************************************************************************
[02/22 18:00:14      6s] 
[02/22 18:00:31     15s] @(#)CDS: Innovus v16.17-s018_1 (64bit) 08/31/2017 09:57 (Linux 2.6.18-194.el5)
[02/22 18:00:31     15s] @(#)CDS: NanoRoute 16.17-s018_1 NR170729-1044/16_17-UB (database version 2.30, 373.6.1) {superthreading v1.33}
[02/22 18:00:31     15s] @(#)CDS: AAE 16.17-s002 (64bit) 08/31/2017 (Linux 2.6.18-194.el5)
[02/22 18:00:31     15s] @(#)CDS: CTE 16.17-s002_1 () May 30 2017 04:32:42 ( )
[02/22 18:00:31     15s] @(#)CDS: SYNTECH 16.15-s004_1 () Jan 10 2017 07:20:10 ( )
[02/22 18:00:31     15s] @(#)CDS: CPE v16.17-s005
[02/22 18:00:31     15s] @(#)CDS: IQRC/TQRC 15.2.6-s621 (64bit) Thu Oct 27 23:06:47 PDT 2016 (Linux 2.6.18-194.el5)
[02/22 18:00:31     15s] @(#)CDS: OA 22.50-p051 Thu Aug  4 00:05:16 2016
[02/22 18:00:31     15s] @(#)CDS: SGN 10.10-p124 (19-Aug-2014) (64 bit executable)
[02/22 18:00:31     15s] @(#)CDS: RCDB 11.8
[02/22 18:00:31     15s] --- Running on pgmicro04 (x86_64 w/Linux 3.10.0-1160.81.1.el7.x86_64) (10cores*20cpus*Intel(R) Xeon(R) CPU E5-2650L v2 @ 1.70GHz 25600KB) ---
[02/22 18:00:31     15s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_46557_pgmicro04_leonardo.abreu_LCKTI6.

[02/22 18:00:31     15s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_46557_pgmicro04_leonardo.abreu_LCKTI6.
[02/22 18:00:31     15s] 
[02/22 18:00:32     17s] 
[02/22 18:00:32     17s] **INFO:  MMMC transition support version v31-84 
[02/22 18:00:32     17s] 
[02/22 18:00:37     17s] Loading fill procedures ...
[02/22 18:01:50     19s] [DEV]innovus 1> source physical/1_init.tcl 
Starting library reading in 'Multi-threaded flow' (with '8' threads)
[02/22 18:29:09    246s] 
[02/22 18:29:09    246s] Threads Configured:8
[02/22 18:29:09    253s] Reading default_emulate_libset_max timing library /pdk/xfab/XC018_61_3.1.3/synopsys/xc018/MOSST/D_CELLS_MOSST_typ_1_80V_25C.lib.
[02/22 18:29:09    253s] **WARN: (TECHLIB-436):	Attribute 'max_capacitance' on 'output/inout' pin 'SIG' of cell 'SIGNALHOLD' is not defined in the library. (File /pdk/xfab/XC018_61_3.1.3/synopsys/xc018/MOSST/D_CELLS_MOSST_typ_1_80V_25C.lib)
[02/22 18:29:09    253s] Read 811 cells in D_CELLS_MOSST_typ_1_80V_25C.
[02/22 18:29:09    253s] Reading default_emulate_libset_max timing library /pdk/xfab/XC018_61_3.1.3/synopsys/xc018/MOS5ST/IO_CELLS_5V_MOS5ST_typ_1_80V_4_50V_25C.lib.
[02/22 18:29:09    253s] Read 414 cells in IO_CELLS_5V_MOS5ST_typ_1_80V_4_50V_25C.
[02/22 18:29:09    253s] Library reading multithread flow ended. (File /pdk/xfab/XC018_61_3.1.3/synopsys/xc018/MOSST/D_CELLS_MOSST_typ_1_80V_25C.lib)
[02/22 18:29:10    253s] 
[02/22 18:29:10    253s] Loading LEF file /pdk/xfab/XC018_61_3.1.3/cadence/xc018/LEF/xc018_m6_FE/xc018m6_FE.lef ...
[02/22 18:29:10    253s] 
[02/22 18:29:10    253s] Loading LEF file /pdk/xfab/XC018_61_3.1.3/cadence/xc018/LEF/xc018_m6_FE/D_CELLS.lef ...
[02/22 18:29:10    253s] Set DBUPerIGU to M2 pitch 630.
[02/22 18:29:10    253s] 
[02/22 18:29:10    253s] Loading LEF file /pdk/xfab/XC018_61_3.1.3/cadence/xc018/LEF/xc018_m6_FE/IO_CELLS_5V.lef ...
[02/22 18:29:11    254s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'JTP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/22 18:29:11    254s] Type 'man IMPLF-200' for more detail.
[02/22 18:29:11    254s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'JTGDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/22 18:29:11    254s] Type 'man IMPLF-200' for more detail.
[02/22 18:29:11    254s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'JSP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/22 18:29:11    254s] Type 'man IMPLF-200' for more detail.
[02/22 18:29:11    254s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'JSGDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/22 18:29:11    254s] Type 'man IMPLF-200' for more detail.
[02/22 18:29:11    254s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'JLP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/22 18:29:11    254s] Type 'man IMPLF-200' for more detail.
[02/22 18:29:11    254s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'JLGDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/22 18:29:11    254s] Type 'man IMPLF-200' for more detail.
[02/22 18:29:11    254s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'JCP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/22 18:29:11    254s] Type 'man IMPLF-200' for more detail.
[02/22 18:29:11    254s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'JCGDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/22 18:29:11    254s] Type 'man IMPLF-200' for more detail.
[02/22 18:29:11    254s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'JCAP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/22 18:29:11    254s] Type 'man IMPLF-200' for more detail.
[02/22 18:29:11    254s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'ITUDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/22 18:29:11    254s] Type 'man IMPLF-200' for more detail.
[02/22 18:29:11    254s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'ITP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/22 18:29:11    254s] Type 'man IMPLF-200' for more detail.
[02/22 18:29:11    254s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'ITHDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/22 18:29:11    254s] Type 'man IMPLF-200' for more detail.
[02/22 18:29:11    254s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'ISUDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/22 18:29:11    254s] Type 'man IMPLF-200' for more detail.
[02/22 18:29:11    254s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'ISP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/22 18:29:11    254s] Type 'man IMPLF-200' for more detail.
[02/22 18:29:11    254s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'ISHDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/22 18:29:11    254s] Type 'man IMPLF-200' for more detail.
[02/22 18:29:11    254s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'ILUDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/22 18:29:11    254s] Type 'man IMPLF-200' for more detail.
[02/22 18:29:11    254s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'ILP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/22 18:29:11    254s] Type 'man IMPLF-200' for more detail.
[02/22 18:29:11    254s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'ILHDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/22 18:29:11    254s] Type 'man IMPLF-200' for more detail.
[02/22 18:29:11    254s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'ICUDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/22 18:29:11    254s] Type 'man IMPLF-200' for more detail.
[02/22 18:29:11    254s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'ICP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/22 18:29:11    254s] Type 'man IMPLF-200' for more detail.
[02/22 18:29:11    254s] **WARN: (EMS-27):	Message (IMPLF-200) has exceeded the current message display limit of 20.
[02/22 18:29:11    254s] To increase the message display limit, refer to the product command reference manual.
[02/22 18:29:11    254s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT8SP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/22 18:29:11    254s] Type 'man IMPLF-201' for more detail.
[02/22 18:29:11    254s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT8SMP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/22 18:29:11    254s] Type 'man IMPLF-201' for more detail.
[02/22 18:29:11    254s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT8P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/22 18:29:11    254s] Type 'man IMPLF-201' for more detail.
[02/22 18:29:11    254s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT4SP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/22 18:29:11    254s] Type 'man IMPLF-201' for more detail.
[02/22 18:29:11    254s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT4SMP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/22 18:29:11    254s] Type 'man IMPLF-201' for more detail.
[02/22 18:29:11    254s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT4P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/22 18:29:11    254s] Type 'man IMPLF-201' for more detail.
[02/22 18:29:11    254s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT2SP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/22 18:29:11    254s] Type 'man IMPLF-201' for more detail.
[02/22 18:29:11    254s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT2P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/22 18:29:11    254s] Type 'man IMPLF-201' for more detail.
[02/22 18:29:11    254s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT24SP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/22 18:29:11    254s] Type 'man IMPLF-201' for more detail.
[02/22 18:29:11    254s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT24SMP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/22 18:29:11    254s] Type 'man IMPLF-201' for more detail.
[02/22 18:29:11    254s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT24P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/22 18:29:11    254s] Type 'man IMPLF-201' for more detail.
[02/22 18:29:11    254s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT1P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/22 18:29:11    254s] Type 'man IMPLF-201' for more detail.
[02/22 18:29:11    254s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT16SP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/22 18:29:11    254s] Type 'man IMPLF-201' for more detail.
[02/22 18:29:11    254s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT16SMP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/22 18:29:11    254s] Type 'man IMPLF-201' for more detail.
[02/22 18:29:11    254s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT16P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/22 18:29:11    254s] Type 'man IMPLF-201' for more detail.
[02/22 18:29:11    254s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BOTGD8SP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/22 18:29:11    254s] Type 'man IMPLF-201' for more detail.
[02/22 18:29:11    254s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BOTGD8SMP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/22 18:29:11    254s] Type 'man IMPLF-201' for more detail.
[02/22 18:29:11    254s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BOTGD8P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/22 18:29:11    254s] Type 'man IMPLF-201' for more detail.
[02/22 18:29:11    254s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BOTGD4SP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/22 18:29:11    254s] Type 'man IMPLF-201' for more detail.
[02/22 18:29:11    254s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BOTGD4SMP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/22 18:29:11    254s] Type 'man IMPLF-201' for more detail.
[02/22 18:29:11    254s] **WARN: (EMS-27):	Message (IMPLF-201) has exceeded the current message display limit of 20.
[02/22 18:29:11    254s] To increase the message display limit, refer to the product command reference manual.
[02/22 18:29:11    254s] 
[02/22 18:29:11    254s] viaInitial starts at Wed Feb 22 18:29:11 2023
[02/22 18:29:11    254s] viaInitial ends at Wed Feb 22 18:29:11 2023
[02/22 18:29:11    254s] #- Begin Load netlist data ... (date=02/22 18:29:11, mem=601.5M)
[02/22 18:29:11    254s] *** Begin netlist parsing (mem=601.5M) ***
[02/22 18:29:11    254s] **WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FEEDCAP25LP' is defined in LEF but not in the timing library.
[02/22 18:29:11    254s] **WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FEEDCAP25LP' is defined in LEF but not in the timing library.
[02/22 18:29:11    254s] **WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FEEDCAP25' is defined in LEF but not in the timing library.
[02/22 18:29:11    254s] **WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FEEDCAP25' is defined in LEF but not in the timing library.
[02/22 18:29:11    254s] **WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FEEDCAP15LP' is defined in LEF but not in the timing library.
[02/22 18:29:11    254s] **WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FEEDCAP15LP' is defined in LEF but not in the timing library.
[02/22 18:29:11    254s] **WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FEEDCAP15' is defined in LEF but not in the timing library.
[02/22 18:29:11    254s] **WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FEEDCAP15' is defined in LEF but not in the timing library.
[02/22 18:29:11    254s] **WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FEEDCAP10LP' is defined in LEF but not in the timing library.
[02/22 18:29:11    254s] **WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FEEDCAP10LP' is defined in LEF but not in the timing library.
[02/22 18:29:11    254s] **WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FEEDCAP10' is defined in LEF but not in the timing library.
[02/22 18:29:11    254s] **WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FEEDCAP10' is defined in LEF but not in the timing library.
[02/22 18:29:11    254s] **WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FEEDCAP7LP' is defined in LEF but not in the timing library.
[02/22 18:29:11    254s] **WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FEEDCAP7LP' is defined in LEF but not in the timing library.
[02/22 18:29:11    254s] **WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FEEDCAP7' is defined in LEF but not in the timing library.
[02/22 18:29:11    254s] **WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FEEDCAP7' is defined in LEF but not in the timing library.
[02/22 18:29:11    254s] **WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FEEDCAP5LP' is defined in LEF but not in the timing library.
[02/22 18:29:11    254s] **WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FEEDCAP5LP' is defined in LEF but not in the timing library.
[02/22 18:29:11    254s] **WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FEEDCAP5' is defined in LEF but not in the timing library.
[02/22 18:29:11    254s] **WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FEEDCAP5' is defined in LEF but not in the timing library.
[02/22 18:29:11    254s] **WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
[02/22 18:29:11    254s] To increase the message display limit, refer to the product command reference manual.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'CORNERP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'CORNERP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'CORNERP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'CORNERP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'CORNERP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'CORNERESDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'CORNERESDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'CORNERESDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'CORNERESDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'CORNERESDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'CORNERBP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'CORNERBP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'CORNERBP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'CORNERBP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'CORNERBP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'VDDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'VDDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'VDDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'VDDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'VDDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'VDDPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'VDDPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'VDDPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'VDDPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'VDDPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'VDDORPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'VDDORPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'VDDORPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDOR' of cell 'VDDORPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'VDDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'VDDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'VDDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'VDDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'VDDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'VDDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'VDDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'VDDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDI' of cell 'VDDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'VDDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'VDDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'VDDCPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'VDDCPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'VDDCPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDC' of cell 'VDDCPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'VDDCPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'VDDCPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'POWERCUTP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'JTP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'JTP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'JTP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'JTP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'JTP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'JTGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'JTGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'JTGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'JTGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'JTGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'JSP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'JSP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'JSP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'JSP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'JSP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'JSGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'JSGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'JSGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'JSGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'JSGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'JLP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'JLP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'JLP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'JLP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'JLP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'JLGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'JLGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'JLGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'JLGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'JLGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'JCP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'JCP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'JCP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'JCP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'JCP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'JCGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'JCGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'JCGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'JCGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'JCGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'JCAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'JCAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'JCAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'JCAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'JCAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'ITUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'ITUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'ITUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'ITUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'ITUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'ITP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'ITP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'ITP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'ITP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'ITP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'ITHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'ITHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'ITHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'ITHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'ITHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'ISUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'ISUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'ISUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'ISUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'ISUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'ISP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'ISP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'ISP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'ISP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'ISP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'ISHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'ISHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'ISHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'ISHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'ISHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'ILUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'ILUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'ILUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'ILUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'ILUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'ILP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'ILP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'ILP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'ILP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'ILP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'ILHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'ILHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'ILHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'ILHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'ILHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'ICUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'ICUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'ICUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'ICUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'ICUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'ICP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'ICP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'ICP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'ICP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'ICP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'ICHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'ICHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'ICHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'ICHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'ICHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'ICAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'ICAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'ICAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'ICAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'ICAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'FILLER60P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'FILLER60P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'FILLER60P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'FILLER60P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'FILLER60P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'FILLER50P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'FILLER50P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'FILLER50P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'FILLER50P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'FILLER50P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'FILLER40P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'FILLER40P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'FILLER40P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'FILLER40P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'FILLER40P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'FILLER20P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'FILLER20P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'FILLER20P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'FILLER20P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'FILLER20P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'FILLER10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'FILLER10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'FILLER10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'FILLER10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'FILLER10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'FILLER05P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'FILLER05P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'FILLER05P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'FILLER05P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'FILLER05P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'FILLER02P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'FILLER02P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'FILLER02P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'FILLER02P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'FILLER02P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'FILLER01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'FILLER01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'FILLER01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'FILLER01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'FILLER01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'GNDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'GNDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'GNDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'GNDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'GNDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDOR' of cell 'GNDORPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'GNDORPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'GNDORPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'GNDORPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'GNDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'GNDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'GNDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'GNDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'GNDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDI' of cell 'GNDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'GNDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'GNDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'GNDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'GNDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'GNDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BOTGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BOTGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BOTGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BOTGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BOTGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BOTGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BOTGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BOTGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BOTGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BOTGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BOTGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BOTGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BOTGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BOTGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BOTGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BOTGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BOTGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BOTGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BOTGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BOTGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BOTGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BOTGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BOTGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BOTGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BOTGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BOTGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BOTGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BOTGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BOTGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BOTGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BOTGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BOTGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BOTGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BOTGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BOTGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BOTGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BOTGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BOTGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BOTGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BOTGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BOTGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BOTGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BOTGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BOTGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BOTGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BOTGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BOTGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BOTGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BOTGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BOTGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BOTGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BOTGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BOTGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BOTGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BOTGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BOTGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BOTGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BOTGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BOTGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BOTGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BOTGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BOTGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BOTGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BOTGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BOTGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BOTGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BOTGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BOTGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BOTGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BOTGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BOTGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BOTGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BOTGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BOTGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BOTGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BOT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BOT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BOT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BOT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BOT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BOT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BOT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BOT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BOT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BOT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BOT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BOT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BOT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BOT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BOT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BOT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BOT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BOT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BOT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BOT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BOT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BOT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BOT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BOT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BOT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BOT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BOT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BOT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BOT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BOT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BOT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BOT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BOT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BOT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BOT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BOT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BOT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BOT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BOT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BOT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BOT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BOT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BOT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BOT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BOT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BOT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BOT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BOT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BOT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BOT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BOT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BOT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BOT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BOT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BOT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BOT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BOT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BOT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BOT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BOT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BOT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BOT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BOT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BOT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BOT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BOT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BOT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BOT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BOT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BOT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BOT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BOT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BOT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BOT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BOT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BOSGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BOSGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BOSGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BOSGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BOSGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BOSGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BOSGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BOSGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BOSGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BOSGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BOSGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BOSGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BOSGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BOSGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BOSGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BOSGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BOSGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BOSGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BOSGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BOSGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BOSGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BOSGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BOSGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BOSGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BOSGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BOSGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BOSGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BOSGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BOSGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BOSGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BOSGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BOSGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BOSGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BOSGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BOSGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BOSGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BOSGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BOSGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BOSGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BOSGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BOSGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BOSGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BOSGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BOSGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BOSGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BOSGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BOSGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BOSGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BOSGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BOSGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BOSGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BOSGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BOSGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BOSGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BOSGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BOSGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BOSGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BOSGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BOSGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BOSGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BOSGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BOSGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BOSGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BOSGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BOSGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BOSGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BOSGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BOSGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BOSGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BOSGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BOSGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BOSGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BOSGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BOSGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BOSGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BOS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BOS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BOS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BOS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BOS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BOS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BOS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BOS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BOS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BOS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BOS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BOS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BOS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BOS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BOS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BOS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BOS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BOS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BOS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BOS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BOS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BOS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BOS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BOS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BOS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BOS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BOS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BOS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BOS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BOS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BOS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BOS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BOS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BOS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BOS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BOS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BOS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BOS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BOS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BOS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BOS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BOS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BOS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BOS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BOS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BOS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BOS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BOS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BOS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BOS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BOS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BOS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BOS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BOS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BOS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BOS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BOS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BOS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BOS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BOS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BOS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BOS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BOS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BOS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BOS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BOS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BOS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BOS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BOS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BOS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BOS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BOS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BOS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BOS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BOS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BOLGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BOLGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BOLGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BOLGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BOLGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BOLGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BOLGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BOLGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BOLGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BOLGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BOLGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BOLGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BOLGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BOLGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BOLGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BOLGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BOLGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BOLGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BOLGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BOLGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BOLGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BOLGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BOLGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BOLGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BOLGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BOLGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BOLGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BOLGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BOLGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BOLGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BOLGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BOLGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BOLGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BOLGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BOLGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BOLGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BOLGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BOLGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BOLGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BOLGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BOLGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BOLGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BOLGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BOLGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BOLGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BOLGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BOLGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BOLGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BOLGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BOLGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BOLGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BOLGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BOLGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BOLGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BOLGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BOLGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BOLGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BOLGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BOLGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BOLGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BOLGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BOLGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BOLGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BOLGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BOLGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BOLGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BOLGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BOLGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BOLGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BOLGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BOLGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BOLGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BOLGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BOLGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BOLGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BOL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BOL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BOL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BOL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BOL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BOL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BOL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BOL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BOL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BOL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BOL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BOL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BOL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BOL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BOL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BOL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BOL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BOL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BOL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BOL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BOL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BOL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BOL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BOL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BOL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BOL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BOL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BOL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BOL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BOL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BOL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BOL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BOL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BOL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BOL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BOL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BOL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BOL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BOL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BOL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BOL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BOL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BOL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BOL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BOL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BOL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BOL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BOL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BOL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BOL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BOL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BOL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BOL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BOL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BOL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BOL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BOL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BOL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BOL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BOL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BOL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BOL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BOL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BOL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BOL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BOL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BOL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BOL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BOL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BOL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BOL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BOL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BOL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BOL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BOL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BOCGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BOCGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BOCGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BOCGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BOCGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BOCGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BOCGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BOCGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BOCGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BOCGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BOCGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BOCGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BOCGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BOCGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BOCGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BOCGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BOCGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BOCGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BOCGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BOCGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BOCGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BOCGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BOCGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BOCGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BOCGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BOCGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BOCGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BOCGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BOCGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BOCGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BOCGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BOCGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BOCGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BOCGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BOCGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BOCGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BOCGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BOCGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BOCGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BOCGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BOCGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BOCGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BOCGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BOCGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BOCGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BOCGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BOCGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BOCGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BOCGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BOCGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BOCGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BOCGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BOCGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BOCGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BOCGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BOCGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BOCGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BOCGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BOCGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BOCGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BOCGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BOCGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BOCGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BOCGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BOCGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BOCGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BOCGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BOCGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BOCGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BOCGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BOCGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BOCGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BOCGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BOCGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BOCGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BOCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BOCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BOCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BOCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BOCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BOCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BOCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BOCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BOCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BOCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BOCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BOCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BOCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BOCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BOCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BOCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BOCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BOCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BOCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BOCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BOCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BOCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BOCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BOCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BOCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BOCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BOCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BOCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BOCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BOCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BOCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BOCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BOCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BOCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BOCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BOCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BOCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BOCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BOCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BOCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BOCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BOCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BOCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BOCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BOCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BOCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BOCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BOCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BOCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BOCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BOCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BOCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BOCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BOCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BOCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BOCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BOCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BOCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BOCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BOCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BOCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BOCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BOCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BOCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BOCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BOCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BOCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BOCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BOCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BOCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BOCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BOCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BOCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BOCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BOCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BOC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BOC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BOC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BOC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BOC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BOC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BOC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BOC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BOC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BOC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BOC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BOC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BOC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BOC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BOC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BOC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BOC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BOC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BOC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BOC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BOC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BOC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BOC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BOC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BOC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BOC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BOC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BOC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BOC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BOC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BOC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BOC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BOC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BOC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BOC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BOC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BOC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BOC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BOC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BOC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BOC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BOC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BOC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BOC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BOC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BOC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BOC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BOC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BOC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BOC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BOC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BOC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BOC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BOC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BOC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BOC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BOC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BOC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BOC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BOC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BOC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BOC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BOC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BOC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BOC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BOC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BOC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BOC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BOC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BOC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BOC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BOC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BOC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BOC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BOC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BBTUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BBTUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BBTUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BBTUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BBTUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BBTUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BBTUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BBTUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BBTUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BBTUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BBTUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BBTUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BBTUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BBTUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BBTUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BBTUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BBTUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BBTUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BBTUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BBTUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BBTUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BBTUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BBTUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BBTUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BBTUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BBTUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BBTUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BBTUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BBTUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BBTUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BBTUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BBTUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BBTUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BBTUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BBTUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BBTUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BBTUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BBTUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BBTUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BBTUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BBTUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BBTUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BBTUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BBTUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BBTUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BBTUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BBTUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BBTUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BBTUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BBTUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BBTUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BBTUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BBTUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BBTUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BBTUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BBTUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BBTUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BBTUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BBTUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BBTUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BBTUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BBTUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BBTUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BBTUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BBTUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BBTUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BBTUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BBTUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BBTUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BBTUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BBTUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BBTUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BBTUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BBTUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BBTUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BBTHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BBTHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BBTHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BBTHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BBTHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BBTHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BBTHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BBTHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BBTHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BBTHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BBTHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BBTHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BBTHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BBTHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BBTHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BBTHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BBTHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BBTHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BBTHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BBTHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BBTHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BBTHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BBTHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BBTHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BBTHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BBTHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BBTHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BBTHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BBTHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BBTHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BBTHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BBTHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BBTHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BBTHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BBTHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BBTHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BBTHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BBTHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BBTHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BBTHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BBTHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BBTHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BBTHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BBTHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BBTHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BBTHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BBTHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BBTHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BBTHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BBTHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BBTHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BBTHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BBTHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BBTHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BBTHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BBTHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BBTHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BBTHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BBTHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BBTHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BBTHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BBTHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BBTHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BBTHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BBTHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BBTHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BBTHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BBTHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BBTHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BBTHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BBTHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BBTHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BBTHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BBTHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BBTHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BBT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BBT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BBT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BBT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BBT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BBT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BBT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BBT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BBT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BBT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BBT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BBT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BBT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BBT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BBT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BBT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BBT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BBT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BBT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BBT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BBT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BBT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BBT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BBT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BBT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BBT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BBT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BBT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BBT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BBT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BBT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BBT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BBT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BBT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BBT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BBT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BBT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BBT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BBT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BBT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BBT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BBT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BBT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BBT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BBT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BBT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BBT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BBT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BBT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BBT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BBT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BBT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BBT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BBT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BBT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BBT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BBT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BBT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BBT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BBT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BBT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BBT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BBT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BBT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BBT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BBT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BBT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BBT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BBT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BBT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BBT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BBT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BBT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BBT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BBT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BBSUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BBSUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BBSUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BBSUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BBSUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BBSUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BBSUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BBSUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BBSUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BBSUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BBSUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BBSUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BBSUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BBSUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BBSUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BBSUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BBSUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BBSUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BBSUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BBSUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BBSUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BBSUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BBSUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BBSUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BBSUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BBSUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BBSUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BBSUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BBSUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BBSUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BBSUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BBSUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BBSUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BBSUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BBSUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BBSUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BBSUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BBSUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BBSUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BBSUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BBSUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BBSUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BBSUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BBSUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BBSUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BBSUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BBSUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BBSUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BBSUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BBSUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BBSUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BBSUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BBSUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BBSUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BBSUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BBSUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BBSUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BBSUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BBSUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BBSUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BBSUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BBSUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BBSUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BBSUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BBSUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BBSUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BBSUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BBSUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BBSUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BBSUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BBSUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BBSUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BBSUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BBSUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BBSUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BBSHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BBSHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BBSHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BBSHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BBSHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BBSHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BBSHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BBSHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BBSHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BBSHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BBSHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BBSHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BBSHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BBSHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BBSHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BBSHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BBSHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BBSHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BBSHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BBSHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BBSHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BBSHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BBSHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BBSHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BBSHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BBSHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BBSHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BBSHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BBSHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BBSHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BBSHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BBSHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BBSHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BBSHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BBSHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BBSHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BBSHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BBSHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BBSHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BBSHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BBSHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BBSHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BBSHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BBSHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BBSHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BBSHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BBSHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BBSHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BBSHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BBSHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BBSHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BBSHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BBSHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BBSHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BBSHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BBSHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BBSHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BBSHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BBSHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BBSHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BBSHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BBSHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BBSHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BBSHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BBSHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BBSHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BBSHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BBSHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BBSHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BBSHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BBSHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BBSHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BBSHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BBSHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BBSHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BBS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BBS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BBS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BBS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BBS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BBS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BBS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BBS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BBS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BBS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BBS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BBS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BBS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BBS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BBS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BBS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BBS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BBS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BBS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BBS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BBS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BBS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BBS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BBS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BBS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BBS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BBS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BBS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BBS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BBS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BBS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BBS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BBS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BBS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BBS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BBS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BBS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BBS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BBS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BBS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BBS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BBS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BBS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BBS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BBS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BBS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BBS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BBS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BBS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BBS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BBS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BBS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BBS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BBS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BBS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BBS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BBS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BBS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BBS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BBS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BBS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BBS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BBS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BBS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BBS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BBS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BBS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BBS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BBS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BBS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BBS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BBS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BBS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BBS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BBS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BBLUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BBLUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BBLUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BBLUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BBLUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BBLUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BBLUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BBLUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BBLUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BBLUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BBLUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BBLUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BBLUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BBLUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BBLUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BBLUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BBLUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BBLUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BBLUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BBLUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BBLUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BBLUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BBLUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BBLUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BBLUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BBLUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BBLUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BBLUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BBLUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BBLUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BBLUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BBLUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BBLUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BBLUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BBLUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BBLUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BBLUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BBLUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BBLUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BBLUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BBLUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BBLUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BBLUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BBLUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BBLUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BBLUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BBLUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BBLUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BBLUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BBLUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BBLUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BBLUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BBLUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BBLUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BBLUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BBLUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BBLUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BBLUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BBLUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BBLUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BBLUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BBLUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BBLUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BBLUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BBLUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BBLUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BBLUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BBLUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BBLUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BBLUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BBLUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BBLUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BBLUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BBLUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BBLUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BBLHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BBLHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BBLHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BBLHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BBLHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BBLHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BBLHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BBLHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BBLHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BBLHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BBLHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BBLHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BBLHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BBLHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BBLHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BBLHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BBLHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BBLHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BBLHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BBLHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BBLHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BBLHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BBLHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BBLHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BBLHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BBLHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BBLHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BBLHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BBLHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BBLHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BBLHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BBLHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BBLHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BBLHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BBLHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BBLHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BBLHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BBLHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BBLHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BBLHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BBLHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BBLHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BBLHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BBLHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BBLHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BBLHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BBLHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BBLHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BBLHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BBLHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BBLHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BBLHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BBLHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BBLHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BBLHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BBLHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BBLHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BBLHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BBLHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BBLHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BBLHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BBLHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BBLHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BBLHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BBLHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BBLHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BBLHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BBLHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BBLHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BBLHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BBLHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BBLHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BBLHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BBLHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BBLHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BBL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BBL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BBL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BBL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BBL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BBL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BBL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BBL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BBL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BBL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BBL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BBL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BBL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BBL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BBL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BBL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BBL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BBL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BBL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BBL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BBL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BBL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BBL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BBL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BBL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BBL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BBL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BBL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BBL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BBL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BBL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BBL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BBL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BBL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BBL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BBL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BBL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BBL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BBL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BBL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BBL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BBL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BBL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BBL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BBL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BBL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BBL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BBL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BBL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BBL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BBL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BBL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BBL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BBL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BBL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BBL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BBL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BBL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BBL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BBL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BBL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BBL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BBL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BBL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BBL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BBL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BBL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BBL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BBL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BBL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BBL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BBL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BBL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BBL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BBL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BBCUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BBCUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BBCUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BBCUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BBCUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BBCUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BBCUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BBCUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BBCUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BBCUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BBCUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BBCUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BBCUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BBCUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BBCUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BBCUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BBCUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BBCUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BBCUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BBCUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BBCUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BBCUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BBCUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BBCUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BBCUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BBCUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BBCUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BBCUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BBCUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BBCUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BBCUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BBCUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BBCUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BBCUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BBCUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BBCUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BBCUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BBCUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BBCUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BBCUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BBCUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BBCUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BBCUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BBCUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BBCUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BBCUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BBCUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BBCUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BBCUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BBCUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BBCUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BBCUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BBCUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BBCUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BBCUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BBCUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BBCUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BBCUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BBCUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BBCUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BBCUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BBCUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BBCUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BBCUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BBCUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BBCUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BBCUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BBCUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BBCUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BBCUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BBCUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BBCUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BBCUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BBCUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BBCUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BBCHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BBCHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BBCHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BBCHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BBCHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BBCHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BBCHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BBCHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BBCHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BBCHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BBCHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BBCHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BBCHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BBCHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BBCHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BBCHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BBCHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BBCHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BBCHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BBCHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BBCHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BBCHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BBCHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BBCHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BBCHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BBCHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BBCHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BBCHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BBCHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BBCHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BBCHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BBCHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BBCHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BBCHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BBCHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BBCHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BBCHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BBCHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BBCHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BBCHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BBCHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BBCHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BBCHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BBCHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BBCHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BBCHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BBCHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BBCHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BBCHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BBCHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BBCHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BBCHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BBCHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BBCHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BBCHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BBCHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BBCHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BBCHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BBCHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BBCHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BBCHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BBCHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BBCHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BBCHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BBCHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BBCHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BBCHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BBCHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BBCHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BBCHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BBCHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BBCHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BBCHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BBCHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BBCHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BBCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BBCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BBCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BBCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BBCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BBCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BBCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BBCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BBCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BBCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BBCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BBCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BBCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BBCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BBCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BBCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BBCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BBCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BBCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BBCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BBCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BBCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BBCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BBCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BBCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BBCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BBCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BBCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BBCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BBCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BBCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BBCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BBCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BBCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BBCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BBCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BBCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BBCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BBCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BBCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BBCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BBCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BBCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BBCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BBCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BBCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BBCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BBCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BBCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BBCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BBCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BBCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BBCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BBCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BBCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BBCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BBCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BBCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BBCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BBCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BBCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BBCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BBCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BBCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BBCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BBCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BBCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BBCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BBCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BBCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BBCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BBCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BBCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BBCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BBCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BBC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BBC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BBC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BBC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BBC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BBC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BBC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BBC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BBC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BBC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BBC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BBC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BBC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BBC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BBC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BBC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BBC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BBC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BBC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BBC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BBC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BBC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BBC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BBC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BBC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BBC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BBC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BBC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BBC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BBC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BBC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BBC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BBC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BBC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BBC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BBC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BBC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BBC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BBC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BBC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BBC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BBC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BBC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BBC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BBC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BBC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BBC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BBC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BBC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BBC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BBC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BBC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BBC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BBC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BBC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BBC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BBC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BBC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BBC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BBC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BBC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BBC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BBC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BBC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BBC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BBC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BBC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BBC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BBC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BBC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'BBC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'BBC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'BBC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'BBC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'BBC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'APR15P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'APR15P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'APR15P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'APR15P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'APR15P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'APR15DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'APR15DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'APR15DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'APR15DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'APR15DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'APR10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'APR10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'APR10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'APR10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'APR10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'APR10DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'APR10DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'APR10DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'APR10DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'APR10DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'APR04P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'APR04P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'APR04P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'APR04P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'APR04P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'APR04DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'APR04DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'APR04DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'APR04DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'APR04DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'APR01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'APR01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'APR01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'APR01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'APR01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'APR01DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'APR01DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'APR01DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'APR01DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'APR01DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'APR00P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'APR00P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'APR00P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'APR00P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'APR00P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDO' of cell 'APR00DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'GNDR' of cell 'APR00DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDD' of cell 'APR00DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDO' of cell 'APR00DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Pin 'VDDR' of cell 'APR00DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/22 18:29:11    254s] Created 1225 new cells from 2 timing libraries.
[02/22 18:29:11    254s] Reading netlist ...
[02/22 18:29:11    254s] Backslashed names will retain backslash and a trailing blank character.
[02/22 18:29:12    255s] Reading verilog netlist 'innovus/neo430.v'
[02/22 18:29:12    256s] /-
[02/22 18:29:13    256s] *** Memory Usage v#1 (Current mem = 685.938M, initial mem = 181.020M) ***
[02/22 18:29:13    256s] *** End netlist parsing (cpu=0:00:02.3, real=0:00:02.0, mem=685.9M) ***
[02/22 18:29:13    256s] #- End Load netlist data ... (date=02/22 18:29:13, total cpu=0:00:02.3, real=0:00:02.0, peak res=685.9M, current mem=685.9M)
[02/22 18:29:13    257s] Top level cell is neo430_top.
[02/22 18:29:14    257s] **WARN: (IMPTS-282):	Cell 'BT8SP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[02/22 18:29:14    257s] Type 'man IMPTS-282' for more detail.
[02/22 18:29:14    257s] **WARN: (IMPTS-282):	Cell 'BT8SMP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[02/22 18:29:14    257s] Type 'man IMPTS-282' for more detail.
[02/22 18:29:14    257s] **WARN: (IMPTS-282):	Cell 'BT8P' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[02/22 18:29:14    257s] Type 'man IMPTS-282' for more detail.
[02/22 18:29:14    257s] **WARN: (IMPTS-282):	Cell 'BT4SP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[02/22 18:29:14    257s] Type 'man IMPTS-282' for more detail.
[02/22 18:29:14    257s] **WARN: (IMPTS-282):	Cell 'BT4SMP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[02/22 18:29:14    257s] Type 'man IMPTS-282' for more detail.
[02/22 18:29:14    257s] **WARN: (IMPTS-282):	Cell 'BT4P' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[02/22 18:29:14    257s] Type 'man IMPTS-282' for more detail.
[02/22 18:29:14    257s] **WARN: (IMPTS-282):	Cell 'BT2SP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[02/22 18:29:14    257s] Type 'man IMPTS-282' for more detail.
[02/22 18:29:14    257s] **WARN: (IMPTS-282):	Cell 'BT2P' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[02/22 18:29:14    257s] Type 'man IMPTS-282' for more detail.
[02/22 18:29:14    257s] **WARN: (IMPTS-282):	Cell 'BT24SP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[02/22 18:29:14    257s] Type 'man IMPTS-282' for more detail.
[02/22 18:29:14    257s] **WARN: (IMPTS-282):	Cell 'BT24SMP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[02/22 18:29:14    257s] Type 'man IMPTS-282' for more detail.
[02/22 18:29:14    257s] **WARN: (IMPTS-282):	Cell 'BT24P' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[02/22 18:29:14    257s] Type 'man IMPTS-282' for more detail.
[02/22 18:29:14    257s] **WARN: (IMPTS-282):	Cell 'BT1P' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[02/22 18:29:14    257s] Type 'man IMPTS-282' for more detail.
[02/22 18:29:14    257s] **WARN: (IMPTS-282):	Cell 'BT16SP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[02/22 18:29:14    257s] Type 'man IMPTS-282' for more detail.
[02/22 18:29:14    257s] **WARN: (IMPTS-282):	Cell 'BT16SMP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[02/22 18:29:14    257s] Type 'man IMPTS-282' for more detail.
[02/22 18:29:14    257s] **WARN: (IMPTS-282):	Cell 'BT16P' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[02/22 18:29:14    257s] Type 'man IMPTS-282' for more detail.
[02/22 18:29:14    257s] **WARN: (IMPTS-282):	Cell 'BD8SP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[02/22 18:29:14    257s] Type 'man IMPTS-282' for more detail.
[02/22 18:29:14    257s] **WARN: (IMPTS-282):	Cell 'BD8SMP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[02/22 18:29:14    257s] Type 'man IMPTS-282' for more detail.
[02/22 18:29:14    257s] **WARN: (IMPTS-282):	Cell 'BD8P' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[02/22 18:29:14    257s] Type 'man IMPTS-282' for more detail.
[02/22 18:29:14    257s] **WARN: (IMPTS-282):	Cell 'BD4SP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[02/22 18:29:14    257s] Type 'man IMPTS-282' for more detail.
[02/22 18:29:14    257s] **WARN: (IMPTS-282):	Cell 'BD4SMP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[02/22 18:29:14    257s] Type 'man IMPTS-282' for more detail.
[02/22 18:29:14    257s] **WARN: (EMS-27):	Message (IMPTS-282) has exceeded the current message display limit of 20.
[02/22 18:29:14    257s] To increase the message display limit, refer to the product command reference manual.
[02/22 18:29:14    257s] Hooked 1225 DB cells to tlib cells.
[02/22 18:29:14    257s] ** Removed 1 unused lib cells.
[02/22 18:29:14    257s] Starting recursive module instantiation check.
[02/22 18:29:14    257s] No recursion found.
[02/22 18:29:14    257s] Building hierarchical netlist for Cell neo430_top ...
[02/22 18:29:14    258s] *** Netlist is unique.
[02/22 18:29:14    258s] ** info: there are 7465 modules.
[02/22 18:29:14    258s] ** info: there are 112933 stdCell insts.
[02/22 18:29:14    258s] 
[02/22 18:29:14    258s] *** Memory Usage v#1 (Current mem = 773.688M, initial mem = 181.020M) ***
[02/22 18:29:14    258s] Set Default Net Delay as 1000 ps.
[02/22 18:29:14    258s] Set Default Net Load as 0.5 pF. 
[02/22 18:29:14    258s] Set Default Input Pin Transition as 0.1 ps.
[02/22 18:29:14    258s] **WARN: (IMPFP-3961):	The techSite 'io_site_5V' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[02/22 18:29:14    258s] Type 'man IMPFP-3961' for more detail.
[02/22 18:29:15    259s] Extraction setup Started 
[02/22 18:29:15    259s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[02/22 18:29:15    259s] Reading Capacitance Table File /pdk/xfab/XC018_61_3.1.3/cadence/xc018/LEF/xc018_m6_FE/xc018m6_typ.capTbl ...
[02/22 18:29:15    259s] Cap table was created using Encounter 07.10-s219_1.
[02/22 18:29:15    259s] Process name: xc018m6_typ.
[02/22 18:29:15    259s] **WARN: (IMPEXT-2773):	The via resistance between layers M0 and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[02/22 18:29:15    259s] Type 'man IMPEXT-2773' for more detail.
[02/22 18:29:15    259s] Importing multi-corner RC tables ... 
[02/22 18:29:15    259s] Summary of Active RC-Corners : 
[02/22 18:29:15    259s]  
[02/22 18:29:15    259s]  Analysis View: default_emulate_view
[02/22 18:29:15    259s]     RC-Corner Name        : default_emulate_rc_corner
[02/22 18:29:15    259s]     RC-Corner Index       : 0
[02/22 18:29:15    259s]     RC-Corner Temperature : 25 Celsius
[02/22 18:29:15    259s]     RC-Corner Cap Table   : '/pdk/xfab/XC018_61_3.1.3/cadence/xc018/LEF/xc018_m6_FE/xc018m6_typ.capTbl'
[02/22 18:29:15    259s]     RC-Corner PreRoute Res Factor         : 1
[02/22 18:29:15    259s]     RC-Corner PreRoute Cap Factor         : 1
[02/22 18:29:15    259s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[02/22 18:29:15    259s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[02/22 18:29:15    259s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[02/22 18:29:15    259s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[02/22 18:29:15    259s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[02/22 18:29:15    259s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 
[02/22 18:29:15    259s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 
[02/22 18:29:15    259s] *Info: initialize multi-corner CTS.
[02/22 18:29:15    259s] Reading timing constraints file 'innovus//neo430.default_emulate_constraint_mode.sdc' ...
[02/22 18:29:15    259s] Current (total cpu=0:04:20, real=0:29:22, peak res=518.3M, current mem=895.8M)
[02/22 18:29:15    259s] neo430_top
[02/22 18:29:16    260s] **WARN: (TCLNL-330):	set_input_delay on clock root 'clk_i' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File innovus//neo430.default_emulate_constraint_mode.sdc, Line 221586).
[02/22 18:29:16    260s] 
[02/22 18:29:16    260s] **WARN: (TCLNL-330):	set_input_delay on clock root 'clk_i' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File innovus//neo430.default_emulate_constraint_mode.sdc, Line 221587).
[02/22 18:29:16    260s] 
[02/22 18:29:16    260s] **WARN: (TCLNL-330):	set_input_delay on clock root 'clk_i' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File innovus//neo430.default_emulate_constraint_mode.sdc, Line 221588).
[02/22 18:29:16    260s] 
[02/22 18:29:16    260s] Number of path exceptions in the constraint file = 1
[02/22 18:29:16    260s] Number of paths exceptions after getting compressed = 1
[02/22 18:29:16    260s] INFO (CTE): Reading of timing constraints file innovus//neo430.default_emulate_constraint_mode.sdc completed, with 3 WARNING
[02/22 18:29:16    260s] Ending "Constraint file reading stats" (total cpu=0:00:00.6, real=0:00:01.0, peak res=537.9M, current mem=913.5M)
[02/22 18:29:16    260s] Current (total cpu=0:04:20, real=0:29:23, peak res=537.9M, current mem=914.5M)
[02/22 18:29:16    260s] **WARN: (TA-976):	Path groups asserted by the group_path constraint are considered by the software to be global in nature - they cannot be restricted to specific constraint modes. Due to this restriction, the group_path constraint is not supported directly in the constraint files which are configured in mode-specific commands such as create_constraint_mode. The current group_path entry will be ignored. You can enter the group_path constraint interactively or as part of a general command script -  where it will be interpreted as global and will be in effect for all modes.
[02/22 18:29:16    260s] Summary for sequential cells idenfication: 
[02/22 18:29:16    260s] Identified SBFF number: 128
[02/22 18:29:16    260s] Identified MBFF number: 0
[02/22 18:29:16    260s] Not identified SBFF number: 0
[02/22 18:29:16    260s] Not identified MBFF number: 0
[02/22 18:29:16    260s] Number of sequential cells which are not FFs: 106
[02/22 18:29:16    260s] 
[02/22 18:29:16    260s] Total number of combinational cells: 512
[02/22 18:29:16    260s] Total number of sequential cells: 234
[02/22 18:29:16    260s] Total number of tristate cells: 64
[02/22 18:29:16    260s] Total number of level shifter cells: 0
[02/22 18:29:16    260s] Total number of power gating cells: 0
[02/22 18:29:16    260s] Total number of isolation cells: 0
[02/22 18:29:16    260s] Total number of power switch cells: 0
[02/22 18:29:16    260s] Total number of pulse generator cells: 0
[02/22 18:29:16    260s] Total number of always on buffers: 0
[02/22 18:29:16    260s] Total number of retention cells: 0
[02/22 18:29:16    260s] List of usable buffers: BUX1 BUX0 BUX2 BUX12 BUX16 BUX20 BUX3 BUX4 BUX6 BUX8
[02/22 18:29:16    260s] Total number of usable buffers: 10
[02/22 18:29:16    260s] List of unusable buffers:
[02/22 18:29:16    260s] Total number of unusable buffers: 0
[02/22 18:29:16    260s] List of usable inverters: INCX12 INCX16 INCX20 INX1 INX0 INX2 INX12 INX16 INX20 INX3 INX4 INX6 INX8
[02/22 18:29:16    260s] Total number of usable inverters: 13
[02/22 18:29:16    260s] List of unusable inverters:
[02/22 18:29:16    260s] Total number of unusable inverters: 0
[02/22 18:29:16    260s] List of identified usable delay cells: BUCX12 BUCX16 BUCX20 BUCX4 BUCX6 BUCX8 DLY1X1 DLY1X0 DLY2X0 DLY2X1 DLY4X1 DLY4X0 DLY8X1 DLY8X0
[02/22 18:29:16    260s] Total number of identified usable delay cells: 14
[02/22 18:29:16    260s] List of identified unusable delay cells:
[02/22 18:29:16    260s] Total number of identified unusable delay cells: 0
[02/22 18:29:16    260s] Adjusting coreMargin left    to finFet grid (PlacementGrid) : after adjusting :3.15
[02/22 18:29:16    260s] Adjusting coreMargin bottom  to finFet grid (PlacementGrid) : after adjusting :3.05
[02/22 18:29:16    260s] Adjusting coreMargin right   to finFet grid (PlacementGrid) : after adjusting :3.15
[02/22 18:29:16    260s] Adjusting coreMargin top     to finFet grid (PlacementGrid) : after adjusting :3.05
[02/22 18:29:16    260s] Adjusting core size to PlacementGrid : width :2330.37 height : 2322.88
[02/22 18:29:16    260s] [DEV]innovus 2> evel_legacy {saveDesign floorplanning_1.inn}
[02/22 18:39:29    360s] invalid command name "evel_legacy"
[DEV]innovus 3> eval_legacy {saveDesign floorplanning_1.inn}
#- Begin Save netlist data ... (date=02/22 18:39:57, mem=1106.5M)
[02/22 18:39:57    365s] Writing Binary DB to floorplanning_1.inn.dat/neo430_top.v.bin ...
[02/22 18:39:58    365s] #- End Save netlist data ... (date=02/22 18:39:58, total cpu=0:00:00.5, real=0:00:01.0, peak res=1627.5M, current mem=1627.5M)
[02/22 18:39:58    365s] #- Begin Save AAE data ... (date=02/22 18:39:58, mem=1627.5M)
[02/22 18:39:58    365s] Saving AAE Data ...
[02/22 18:39:58    365s] #- End Save AAE data ... (date=02/22 18:39:58, total cpu=0:00:00.0, real=0:00:00.0, peak res=1627.5M, current mem=1627.5M)
[02/22 18:39:58    366s] #- Begin Save clock tree data ... (date=02/22 18:39:58, mem=1627.5M)
[02/22 18:39:58    366s] #- End Save clock tree data ... (date=02/22 18:39:58, total cpu=0:00:00.0, real=0:00:00.0, peak res=1627.5M, current mem=1627.5M)
[02/22 18:39:58    366s] Saving preference file floorplanning_1.inn.dat/gui.pref.tcl ...
[02/22 18:39:58    366s] Saving mode setting ...
[02/22 18:39:58    366s] Saving root attributes to be loaded post write_db ...
[02/22 18:39:58    366s] Saving global file ...
[02/22 18:39:58    366s] Saving root attributes to be loaded previous write_db ...
[02/22 18:39:59    366s] #- Begin Save floorplan data ... (date=02/22 18:39:59, mem=1627.5M)
[02/22 18:39:59    366s] Saving floorplan file ...
[02/22 18:39:59    366s] #- End Save floorplan data ... (date=02/22 18:39:59, total cpu=0:00:00.1, real=0:00:00.0, peak res=1627.5M, current mem=1627.5M)
[02/22 18:39:59    366s] Saving Drc markers ...
[02/22 18:39:59    366s] ... No Drc file written since there is no markers found.
[02/22 18:39:59    366s] #- Begin Save placement data ... (date=02/22 18:39:59, mem=1627.5M)
[02/22 18:39:59    366s] Saving placement file ...
[02/22 18:39:59    366s] *** Completed savePlace (cpu=0:00:00.2 real=0:00:00.0 mem=1627.5M) ***
[02/22 18:39:59    366s] #- End Save placement data ... (date=02/22 18:39:59, total cpu=0:00:00.2, real=0:00:00.0, peak res=1627.5M, current mem=1627.5M)
[02/22 18:39:59    366s] #- Begin Save routing data ... (date=02/22 18:39:59, mem=1627.5M)
[02/22 18:39:59    366s] Saving route file ...
[02/22 18:39:59    367s] *** Completed saveRoute (cpu=0:00:00.3 real=0:00:00.0 mem=1627.5M) ***
[02/22 18:40:00    367s] #- End Save routing data ... (date=02/22 18:39:59, total cpu=0:00:00.3, real=0:00:01.0, peak res=1627.5M, current mem=1627.5M)
[02/22 18:40:00    367s] Saving property file floorplanning_1.inn.dat/neo430_top.prop
[02/22 18:40:00    367s] *** Completed saveProperty (cpu=0:00:00.2 real=0:00:00.0 mem=1627.5M) ***
[02/22 18:40:00    367s] #- Begin Save power constraints data ... (date=02/22 18:40:00, mem=1627.5M)
[02/22 18:40:00    367s] #- End Save power constraints data ... (date=02/22 18:40:00, total cpu=0:00:00.0, real=0:00:00.0, peak res=1627.5M, current mem=1627.5M)
[02/22 18:40:00    367s] No integration constraint in the design.
[02/22 18:40:00    367s] 
[02/22 18:40:00    367s] 
[02/22 18:40:00    367s] 
[02/22 18:40:00    367s] 
[02/22 18:40:00    367s] Generated self-contained design floorplanning_1.inn.dat
[02/22 18:40:00    367s] *** Message Summary: 0 warning(s), 0 error(s)
[02/22 18:40:00    367s] 
[02/22 18:40:00    367s] 0
[02/22 18:40:00    367s] [DEV]innovus 4> gui_set_tool flightline
[02/22 18:43:06    384s] gui_set_draw_view ameba
[02/22 18:43:31    384s] gui_set_draw_view ameba
[02/22 18:44:26    388s] gui_set_draw_view fplan
a
[02/22 19:03:45    584s] ambiguous command name "a": add_area_io_fillers add_area_io_rows add_buffer_for_feedthrough add_clock_tree_exclusion_drivers add_decap_cell_candidates add_decaps add_decomp_filler add_endcaps add_fences add_filler_gaps add_fillers add_gate_array_filler add_io_buffers add_io_fillers add_io_insts add_io_row_fillers add_mask_colors add_metal_fill add_mim_cap add_notch_fill add_partition_feedthrus add_power_mesh_colors add_power_switches add_repeaters add_rings add_route_via_defs add_sdp_objs add_spare_insts add_split_power_vias add_stripes add_tap_walls add_tieoffs add_to_collection add_tracks add_tsv add_via_fill add_well_taps after align_partition_clones align_pins align_selected all_analysis_views all_clocks all_connected all_constraint_modes all_delay_corners all_fanin all_fanout all_inputs all_instances all_library_sets all_opconds all_outputs all_rc_corners all_registers all_timing_conditions analyze_paths_by_bottleneck analyze_paths_by_clock_domain analyze_paths_by_critical_false_path analyze_paths_by_default_path_group analyze_paths_by_drv analyze_paths_by_hier_port analyze_paths_by_hierarchy analyze_paths_by_view append append_to_collection apply array assemble_design assemble_proto_model assign_bumps assign_clock_tree_source_groups assign_io_pins assign_partition_pins assign_pg_bumps assign_signal_to_bump assign_tsv auto_execok auto_import auto_load auto_load_index auto_mkindex auto_mkindex_old auto_qualify auto_reset
[02/22 19:03:45    584s] [DEV]innovus 5> gui_set_draw_view place
f
[02/22 19:46:27   1050s] ambiguous command name "f": fblocked fconfigure fcopy file fileevent filter_collection finish_floorplan fix_ac_limit_violations fix_boundary_overlaps fix_multi_drivers fix_open_fill fix_via flatten_cover_cell flatten_ilm flip_or_rotate_obj flip_sdp_obj floorplan_get_snap_rule floorplan_set_snap_rule flush focus font for foreach foreach_in_collection fork format frame
[02/22 19:46:27   1050s] [DEV]innovus 6> add_rings -spacing 0.25 -width 0.5 -layer {top M1 bottom M1 left M2 right M2} -jog_distance 2.5 -offset 1.5 -nets {gnd vdd} -threshold 2.5
#- Begin addRing (date=02/22 19:46:28, mem=1137.8M)
[02/22 19:46:28   1051s] 
[02/22 19:46:28   1051s] **WARN: (IMPPP-136):	The currently specified left spacing 0.2500  is less than the required spacing 0.2800 for widths specified as 0.5000 and 0.5000.
[02/22 19:46:28   1051s] **WARN: (IMPPP-136):	The currently specified right spacing 0.2500  is less than the required spacing 0.2800 for widths specified as 0.5000 and 0.5000.
[02/22 19:46:28   1051s] Ring generation is complete; vias are now being generated.
[02/22 19:46:29   1051s] addRing created 8 wires.
[02/22 19:46:29   1051s] ViaGen created 8 vias, deleted 0 via to avoid violation.
[02/22 19:46:29   1051s] +--------+----------------+----------------+
[02/22 19:46:29   1051s] |  Layer |     Created    |     Deleted    |
[02/22 19:46:29   1051s] +--------+----------------+----------------+
[02/22 19:46:29   1051s] |  MET1  |        4       |       NA       |
[02/22 19:46:29   1051s] |  VIA1  |        8       |        0       |
[02/22 19:46:29   1051s] |  MET2  |        4       |       NA       |
[02/22 19:46:29   1051s] +--------+----------------+----------------+
[02/22 19:46:29   1051s] #- End addRing (date=02/22 19:46:29, total cpu=0:00:00.1, real=0:00:01.0, peak res=1138.8M, current mem=1138.8M)
[02/22 19:46:29   1051s] [DEV]innovus 7>  -width 0.44 -spacing 0.46 -offset 0.315 -width 0.44 -spacing 0.46 -offset 0.315aasd
[02/22 19:46:41   1051s] invalid command name "-width"
[DEV]innovus 8> add_rings -spacing 0.25 -width 0.5 -layer {top M1 bottom M1 left M2 right M2} -jog_distance 2.5 -offset 1.5 -nets {gnd vdd} -threshold 2.5 -width 0.44 -spacing 0.46 -offset 0.315
#- Begin addRing (date=02/22 19:46:56, mem=1138.8M)
[02/22 19:46:56   1053s] 
[02/22 19:46:56   1053s] Usage: add_rings [-help]
[02/22 19:46:56   1053s]                  [-around {each_block each_reef power_domain default_power_domain selected cluster shared_cluster user_defined}]
[02/22 19:46:56   1053s]                  [-center <0|1>] [-exclude_selected <0|1>]
[02/22 19:46:56   1053s]                  [-extend_corners {tl tr bl br lt lb rt rb}] [-follow {core io}]
[02/22 19:46:56   1053s]                  [-jog_distance <real_value>] -nets <name-or-value>
[02/22 19:46:56   1053s]                  [-offset_adjustment {automatic fixed}] [-rectangle <0|1>]
[02/22 19:46:56   1053s]                  [-skip_side {top bottom left right}]
[02/22 19:46:56   1053s]                  [-snap_wire_center_to_grid {none grid half_grid either}]
[02/22 19:46:56   1053s]                  [-threshold {value|auto}] [-type {core_rings block_rings}]
[02/22 19:46:56   1053s]                  [-use_interleaving_wire_group <0|1>] [-use_wire_group <0|1>]
[02/22 19:46:56   1053s]                  [-use_wire_group_bits <value>]
[02/22 19:46:56   1053s]                  [-use_wire_group_reinforcement <0|1>]
[02/22 19:46:56   1053s]                  [-use_wire_group_reinforcement_group_via <0|1>]
[02/22 19:46:56   1053s]                  [-use_wire_group_reinforcement_spacing_width {spacing width}]
[02/22 19:46:56   1053s]                  [-user_class <subclass_string>]
[02/22 19:46:56   1053s]                  [-user_defined_region <x1 y1 x2 y2 ...>] {-layer {layer | {top top_layer bottom bottom_layer left left_layer right right_layer}} } {-width {value | {top top_width bottom bottom_width left left_width right right_width}} } {-spacing {value | {top top_spacing bottom bottom_spacing left left_spacing right right_spacing}} } [-offset {value | {top top_offset bottom bottom_offset left left_offset right right_offset}} ]
[02/22 19:46:56   1053s] 
[02/22 19:46:56   1053s] **ERROR: (IMPTCM-44):	Argument "-width" is already specified.
[02/22 19:46:56   1053s] #- End addRing (date=02/22 19:46:56, total cpu=0:00:00.0, real=0:00:00.0, peak res=1138.8M, current mem=1138.8M)
[02/22 19:46:56   1053s]   
[02/22 19:46:56   1053s] [DEV]innovus 9> delete_global_net_connections

[02/22 19:47:29   1059s] [DEV]innovus 10> connect_global_net vdd -type pg_pin -pin_base_name vconnect_global_net vdd -type pg_pin -pin_base_name vdd! -inst_base_name *
dd! -inst_b [1Dase_name *
[02/22 19:47:29   1059s] [DEV]innovus 11> connect_global_net gnd -type pg_pin -pin_base_name gnd! -inst_b [1Dase_name *
connect_global_net gnd -type pg_pin -pin_base_name gnd! -inst_base_name *
[02/22 19:47:29   1059s] [DEV]innovus 12> connect_global_net vdd -type tie_hi -inst_base_name connect_global_net vdd -type tie_hi -inst_base_name *
*
[02/22 19:47:29   1059s] [DEV]innovus 13> connect_global_net gnd -type tie_lo -inst_base_name *connect_global_net gnd -type tie_lo -inst_base_name *

[02/22 19:47:31   1059s] [DEV]innovus 14> add_rings -spacing 0.25 -width 0.5 -layer {top M1 bottom M1 left M2 right M2} -jog_distance 2.5 -offset 1.5 -nets {gnd vdd} -threshold 2.5 -width 0.44 -spacing 0.46 -offset 0.315
#- Begin addRing (date=02/22 19:47:39, mem=1143.8M)
[02/22 19:47:39   1061s] 
[02/22 19:47:39   1061s] Usage: add_rings [-help]
[02/22 19:47:39   1061s]                  [-around {each_block each_reef power_domain default_power_domain selected cluster shared_cluster user_defined}]
[02/22 19:47:39   1061s]                  [-center <0|1>] [-exclude_selected <0|1>]
[02/22 19:47:39   1061s]                  [-extend_corners {tl tr bl br lt lb rt rb}] [-follow {core io}]
[02/22 19:47:39   1061s]                  [-jog_distance <real_value>] -nets <name-or-value>
[02/22 19:47:39   1061s]                  [-offset_adjustment {automatic fixed}] [-rectangle <0|1>]
[02/22 19:47:39   1061s]                  [-skip_side {top bottom left right}]
[02/22 19:47:39   1061s]                  [-snap_wire_center_to_grid {none grid half_grid either}]
[02/22 19:47:39   1061s]                  [-threshold {value|auto}] [-type {core_rings block_rings}]
[02/22 19:47:39   1061s]                  [-use_interleaving_wire_group <0|1>] [-use_wire_group <0|1>]
[02/22 19:47:39   1061s]                  [-use_wire_group_bits <value>]
[02/22 19:47:39   1061s]                  [-use_wire_group_reinforcement <0|1>]
[02/22 19:47:39   1061s]                  [-use_wire_group_reinforcement_group_via <0|1>]
[02/22 19:47:39   1061s]                  [-use_wire_group_reinforcement_spacing_width {spacing width}]
[02/22 19:47:39   1061s]                  [-user_class <subclass_string>]
[02/22 19:47:39   1061s]                  [-user_defined_region <x1 y1 x2 y2 ...>] {-layer {layer | {top top_layer bottom bottom_layer left left_layer right right_layer}} } {-width {value | {top top_width bottom bottom_width left left_width right right_width}} } {-spacing {value | {top top_spacing bottom bottom_spacing left left_spacing right right_spacing}} } [-offset {value | {top top_offset bottom bottom_offset left left_offset right right_offset}} ]
[02/22 19:47:39   1061s] 
[02/22 19:47:39   1061s] **ERROR: (IMPTCM-44):	Argument "-width" is already specified.
[02/22 19:47:39   1061s] #- End addRing (date=02/22 19:47:39, total cpu=0:00:00.0, real=0:00:00.0, peak res=1143.8M, current mem=1143.8M)
[02/22 19:47:39   1061s]   
[02/22 19:47:39   1061s] [DEV]innovus 15> add_rings -spacing 0.25 -width 0.5 -layer {top M1 bottom M1 left M2 right M2} -jog_distance 2.5 -offset 1.5 -nets {gnd vdd} -threshold 2.5

[02/22 19:48:42   1073s] #- Begin addRing (date=02/22 19:48:42, mem=1143.8M)
[02/22 19:48:42   1073s] 
[02/22 19:48:42   1073s] **WARN: (IMPPP-136):	The currently specified left spacing 0.2500  is less than the required spacing 0.2800 for widths specified as 0.5000 and 0.5000.
[02/22 19:48:42   1073s] **WARN: (IMPPP-136):	The currently specified right spacing 0.2500  is less than the required spacing 0.2800 for widths specified as 0.5000 and 0.5000.
[02/22 19:48:42   1073s] Ring generation is complete; vias are now being generated.
[02/22 19:48:43   1073s] #- End addRing (date=02/22 19:48:42, total cpu=0:00:00.0, real=0:00:01.0, peak res=1144.8M, current mem=1144.8M)
[02/22 19:48:43   1073s] [DEV]innovus 16> zoom_box 2332.488 1420.458 2330.369 1420.307
[02/22 19:57:26   1145s] **ERROR: (IMPQTF-4044):	Error happens when execute 'a' with error message: 'invalid command name "a"'.This is probably an inner GUI action error.Use direct TCL command instead of GUI interactive.
sroute_special -connect {block_pin core_pin pad_pin pad_ring floating_stripe} -layer_change_range {M1 METTP} -block_pin_target {nearest_target} -pad_pin_port_connect {all_port one_geom} -block_pin {use_lef} -allow_jogging 1 -crossover_via_layer_range {M1 METTP} -allow_layer_change 1 -target_via_layer_range {M1 METTP} -nets {gnd vdd}sss
[02/22 19:57:40   1148s] extra characters after close-brace
[02/22 19:57:40   1148s] [DEV]innovus 17> route_special -connect {block_pin core_pin pad_pin pad_ring floating_stripe} -layer_change_range {M1 METTP} -block_pin_target {nearest_target} -pad_pin_port_connect {all_port one_geom} -block_pin {use_lef} -allow_jogging 1 -crossover_via_layer_range {M1 METTP} -allow_layer_change 1 -target_via_layer_range {M1 METTP} -nets {gnd vdd}
#- Begin sroute (date=02/22 19:57:43, mem=1144.8M)
[02/22 19:57:44   1149s] *** Begin SPECIAL ROUTE on Wed Feb 22 19:57:44 2023 ***
[02/22 19:57:44   1149s] SPECIAL ROUTE ran on directory: /home/inf01185/leonardo.abreu/cci2/neo430-cci2/synthesis
[02/22 19:57:44   1149s] SPECIAL ROUTE ran on machine: pgmicro04 (Linux 3.10.0-1160.81.1.el7.x86_64 Xeon 1.20Ghz)
[02/22 19:57:44   1149s] 
[02/22 19:57:44   1149s] Begin option processing ...
[02/22 19:57:44   1149s] srouteConnectPowerBump set to false
[02/22 19:57:44   1149s] routeSelectNet set to "gnd vdd"
[02/22 19:57:44   1149s] routeSpecial set to true
[02/22 19:57:44   1149s] srouteBlockPin set to "useLef"
[02/22 19:57:44   1149s] srouteBottomLayerLimit set to 1
[02/22 19:57:44   1149s] srouteBottomTargetLayerLimit set to 1
[02/22 19:57:44   1149s] srouteConnectConverterPin set to false
[02/22 19:57:44   1149s] srouteCrossoverViaBottomLayer set to 1
[02/22 19:57:44   1149s] srouteCrossoverViaTopLayer set to 6
[02/22 19:57:44   1149s] srouteFollowCorePinEnd set to 3
[02/22 19:57:44   1149s] srouteJogControl set to "preferWithChanges differentLayer"
[02/22 19:57:44   1149s] sroutePadPinAllPorts set to true
[02/22 19:57:44   1149s] sroutePreserveExistingRoutes set to true
[02/22 19:57:44   1149s] srouteRoutePowerBarPortOnBothDir set to true
[02/22 19:57:44   1149s] srouteStopBlockPin set to "nearestTarget"
[02/22 19:57:44   1149s] srouteTopLayerLimit set to 6
[02/22 19:57:44   1149s] srouteTopTargetLayerLimit set to 6
[02/22 19:57:44   1149s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1941.00 megs.
[02/22 19:57:44   1149s] 
[02/22 19:57:44   1149s] Reading DB technology information...
[02/22 19:57:44   1149s] Finished reading DB technology information.
[02/22 19:57:44   1149s] Reading floorplan and netlist information...
[02/22 19:57:44   1149s] Finished reading floorplan and netlist information.
[02/22 19:57:44   1150s] Read in 12 layers, 6 routing layers, 1 overlap layer
[02/22 19:57:44   1150s] Read in 825 macros, 203 used
[02/22 19:57:44   1150s] Read in 195 components
[02/22 19:57:44   1150s]   195 core components: 195 unplaced, 0 placed, 0 fixed
[02/22 19:57:44   1150s] Read in 174 logical pins
[02/22 19:57:44   1150s] Read in 174 nets
[02/22 19:57:44   1150s] Read in 6 special nets, 2 routed
[02/22 19:57:44   1150s] Read in 390 terminals
[02/22 19:57:44   1150s] 2 nets selected.
[02/22 19:57:44   1150s] 
[02/22 19:57:44   1150s] Begin power routing ...
[02/22 19:57:44   1150s] **WARN: (IMPSR-1254):	Cannot find any block pin of net vdd. Check netlist, or change option to include the pin.
[02/22 19:57:44   1150s] **WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net vdd. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
[02/22 19:57:44   1150s] Type 'man IMPSR-1256' for more detail.
[02/22 19:57:44   1150s] Cannot find any AREAIO class pad pin of net vdd. Check net list, or change port class in the technology file, or change option to include pin in given range.
[02/22 19:57:44   1150s] **WARN: (IMPSR-1254):	Cannot find any block pin of net gnd. Check netlist, or change option to include the pin.
[02/22 19:57:44   1150s] **WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net gnd. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
[02/22 19:57:44   1150s] Type 'man IMPSR-1256' for more detail.
[02/22 19:57:44   1150s] Cannot find any AREAIO class pad pin of net gnd. Check net list, or change port class in the technology file, or change option to include pin in given range.
[02/22 19:57:44   1150s] CPU time for FollowPin 0 seconds
[02/22 19:57:44   1150s] CPU time for FollowPin 0 seconds
[02/22 19:57:44   1150s]   Number of IO ports routed: 0
[02/22 19:57:44   1150s]   Number of Block ports routed: 0
[02/22 19:57:44   1150s]   Number of Stripe ports routed: 0
[02/22 19:57:44   1150s]   Number of Core ports routed: 954
[02/22 19:57:44   1150s]   Number of Pad ports routed: 0
[02/22 19:57:44   1150s]   Number of Power Bump ports routed: 0
[02/22 19:57:44   1150s]   Number of Followpin connections: 477
[02/22 19:57:44   1150s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 1960.00 megs.
[02/22 19:57:44   1150s] 
[02/22 19:57:44   1150s] 
[02/22 19:57:44   1150s] 
[02/22 19:57:44   1150s]  Begin updating DB with routing results ...
[02/22 19:57:44   1150s]  Updating DB with 1 via definition ...Extracting standard cell pins and blockage ...... 
[02/22 19:57:44   1150s] Pin and blockage extraction finished
[02/22 19:57:44   1150s] 
[02/22 19:57:44   1150s] 
[02/22 19:57:44   1150s] sroute post-processing starts at Wed Feb 22 19:57:44 2023
[02/22 19:57:44   1150s] The viaGen is rebuilding shadow vias for net gnd.
[02/22 19:57:44   1150s] sroute post-processing ends at Wed Feb 22 19:57:44 2023
[02/22 19:57:44   1150s] 
[02/22 19:57:44   1150s] sroute post-processing starts at Wed Feb 22 19:57:44 2023
[02/22 19:57:44   1150s] The viaGen is rebuilding shadow vias for net vdd.
[02/22 19:57:44   1150s] sroute post-processing ends at Wed Feb 22 19:57:44 2023
[02/22 19:57:44   1150s] sroute created 1431 wires.
[02/22 19:57:44   1150s] ViaGen created 954 vias, deleted 0 via to avoid violation.
[02/22 19:57:44   1150s] +--------+----------------+----------------+
[02/22 19:57:44   1150s] |  Layer |     Created    |     Deleted    |
[02/22 19:57:44   1150s] +--------+----------------+----------------+
[02/22 19:57:44   1150s] |  MET1  |      1431      |       NA       |
[02/22 19:57:44   1150s] |  VIA1  |       954      |        0       |
[02/22 19:57:44   1150s] +--------+----------------+----------------+
[02/22 19:57:44   1150s] #- End sroute (date=02/22 19:57:44, total cpu=0:00:01.8, real=0:00:01.0, peak res=1198.1M, current mem=1198.1M)
[02/22 19:57:44   1150s] [DEV]innovus 18> eval_legacy { panCenter 8.587 -238.155 }
[02/22 19:59:34   1156s] zoom_box 1199.981 1089.501 1206.647 1109.499
[02/22 19:59:51   1158s] **ERROR: (IMPQTF-4044):	Error happens when execute 'a' with error message: 'invalid command name "a"'.This is probably an inner GUI action error.Use direct TCL command instead of GUI interactive.
aadd_well_taps -cell FEED1 -cell_interval 20 -fixed_gap -prefix WELLTAP -in_row_offset 8.0
[02/22 20:05:54   1222s] invalid command name "aadd_well_taps"
[02/22 20:05:54   1222s] [DEV]innovus 19> add_well_taps -cell FEED1 -cell_interval 20 -fixed_gap -prefix WELLTAP -in_row_offset 8.0
[02/22 20:06:02   1223s] #spOpts: VtWidth 
[02/22 20:06:02   1223s] Core basic site is core
[02/22 20:06:02   1224s] Estimated cell power/ground rail width = 0.915 um
[02/22 20:06:02   1224s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
**WARN: (IMPSP-5134):	Setting cellInterval to 19.530 (microns) as a multiple of cell FEED1'sType 'man IMPSP-5134' for more detail.
[02/22 20:06:02   1224s] **WARN: (IMPSP-5134):	Setting inRowOffset to 7.560 (microns) as a multiple of cell FEED1'sType 'man IMPSP-5134' for more detail.
[02/22 20:06:03   1224s] For 56644 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
[02/22 20:06:03   1225s] Inserted 56644 well-taps <FEED1> cells (prefix WELLTAP).
[02/22 20:06:03   1225s] [DEV]innovus 20> **ERROR: (IMPQTF-4044):	Error happens when execute 'a' with error message: 'invalid command name "a"'.This is probably an inner GUI action error.Use direct TCL command instead of GUI interactive.
add_stripes -block_ring_top_layer_limit M3 -max_same_layer_jog_length 6 -pad_core_ring_bottom_layer_limit M1 -set_to_set_distance 25 -pad_core_ring_top_layer_limit M3 -spacing 6 -merge_stripes_value 2.5 -layer M2 -block_ring_bottom_layer_limit M1 -width 0.5 -nets {gnd vdd}
[02/22 20:12:35   1274s] 
[02/22 20:12:35   1274s] #- Begin addStripe (date=02/22 20:12:35, mem=1415.7M)
[02/22 20:12:35   1274s] 
[02/22 20:12:35   1275s] Starting stripe generation ...
[02/22 20:12:35   1275s] Non-Default setAddStripeOption Settings :
[02/22 20:12:35   1275s]   NONE
[02/22 20:12:35   1275s] **WARN: (IMPPP-4055):	The run time of add_stripes will degrade with multiple cpu setting according to the number of stripe sets, ingore the setting of set_multi_cpu_usage in add_stripes.
[02/22 20:12:35   1275s] **WARN: (IMPPP-354):	The power planner did not generate vertical stripe at 3.400 1.050 3.400 2327.430 with width 0.500 either because the stripe would merge with rings, or because stripe could not be connected to any legal targets, or because stripe would break design rule. 
[02/22 20:12:35   1275s] Stripe generation is complete; vias are now being generated.
[02/22 20:12:37   1277s] addStripe created 186 wires.
[02/22 20:12:37   1277s] ViaGen created 44733 vias, deleted 0 via to avoid violation.
[02/22 20:12:37   1277s] +--------+----------------+----------------+
[02/22 20:12:37   1277s] |  Layer |     Created    |     Deleted    |
[02/22 20:12:37   1277s] +--------+----------------+----------------+
[02/22 20:12:37   1277s] |  VIA1  |      44733     |        0       |
[02/22 20:12:37   1277s] |  MET2  |       186      |       NA       |
[02/22 20:12:37   1277s] +--------+----------------+----------------+
[02/22 20:12:37   1277s] #- End addStripe (date=02/22 20:12:37, total cpu=0:00:02.4, real=0:00:02.0, peak res=1415.7M, current mem=1415.7M)
[02/22 20:12:37   1277s] [DEV]innovus 21> **ERROR: (IMPQTF-4044):	Error happens when execute 'a' with error message: 'invalid command name "a"'.This is probably an inner GUI action error.Use direct TCL command instead of GUI interactive.
[02/22 20:15:16   1301s] **ERROR: (IMPQTF-4044):	Error happens when execute 'a' with error message: 'invalid command name "a"'.This is probably an inner GUI action error.Use direct TCL command instead of GUI interactive.
[02/22 20:15:20   1302s] **ERROR: (IMPQTF-4044):	Error happens when execute 'a' with error message: 'invalid command name "a"'.This is probably an inner GUI action error.Use direct TCL command instead of GUI interactive.
[02/22 20:15:25   1303s] **ERROR: (IMPQTF-4044):	Error happens when execute 'a' with error message: 'invalid command name "a"'.This is probably an inner GUI action error.Use direct TCL command instead of GUI interactive.
[02/22 20:15:56   1308s] **ERROR: (IMPQTF-4044):	Error happens when execute 'a' with error message: 'invalid command name "a"'.This is probably an inner GUI action error.Use direct TCL command instead of GUI interactive.
[02/22 20:16:00   1308s] **ERROR: (IMPQTF-4044):	Error happens when execute 'a' with error message: 'invalid command name "a"'.This is probably an inner GUI action error.Use direct TCL command instead of GUI interactive.
[02/22 20:16:06   1310s] **ERROR: (IMPQTF-4044):	Error happens when execute 'a' with error message: 'invalid command name "a"'.This is probably an inner GUI action error.Use direct TCL command instead of GUI interactive.
[02/22 20:16:16   1311s] gui_pan_page 0 -1
[02/22 20:16:16   1311s] gui_pan_page 0 -1
[02/22 20:16:16   1311s] gui_pan_page 0 -1
[02/22 20:16:16   1311s] gui_pan_page 0 -1
[02/22 20:16:17   1311s] gui_pan_page 0 -1
[02/22 20:16:24   1313s] gui_pan_page 0 1
[02/22 20:16:26   1313s] gui_pan_page 0 1
[02/22 20:16:28   1314s] gui_pan_page 0 -1
[02/22 20:16:31   1314s] **ERROR: (IMPQTF-4044):	Error happens when execute 'a' with error message: 'invalid command name "a"'.This is probably an inner GUI action error.Use direct TCL command instead of GUI interactive.
[02/22 20:16:33   1314s] **ERROR: (IMPQTF-4044):	Error happens when execute 'a' with error message: 'invalid command name "a"'.This is probably an inner GUI action error.Use direct TCL command instead of GUI interactive.
[02/22 20:16:36   1315s] gui_pan_page 0 1
[02/22 20:16:43   1316s] gui_pan_page 0 -1
[02/22 20:16:45   1316s] gui_pan_page 1 0
[02/22 20:16:46   1316s] gui_pan_page 0 1
[02/22 20:16:47   1317s] gui_pan_page -1 0
eval_legacy {saveDesign powerplann_1.inn}
[02/22 20:17:35   1326s] #- Begin Save netlist data ... (date=02/22 20:17:35, mem=1415.7M)
[02/22 20:17:35   1326s] Writing Binary DB to powerplann_1.inn.dat/neo430_top.v.bin ...
[02/22 20:17:35   1326s] #- End Save netlist data ... (date=02/22 20:17:35, total cpu=0:00:00.4, real=0:00:00.0, peak res=1937.7M, current mem=1937.7M)
[02/22 20:17:35   1326s] #- Begin Save AAE data ... (date=02/22 20:17:35, mem=1937.7M)
[02/22 20:17:35   1326s] Saving AAE Data ...
[02/22 20:17:35   1326s] #- End Save AAE data ... (date=02/22 20:17:35, total cpu=0:00:00.0, real=0:00:00.0, peak res=1937.7M, current mem=1937.7M)
[02/22 20:17:35   1326s] #- Begin Save clock tree data ... (date=02/22 20:17:35, mem=1937.7M)
[02/22 20:17:35   1326s] #- End Save clock tree data ... (date=02/22 20:17:35, total cpu=0:00:00.0, real=0:00:00.0, peak res=1937.7M, current mem=1937.7M)
[02/22 20:17:35   1326s] Saving preference file powerplann_1.inn.dat/gui.pref.tcl ...
[02/22 20:17:35   1326s] Saving mode setting ...
[02/22 20:17:35   1326s] Saving root attributes to be loaded post write_db ...
[02/22 20:17:36   1326s] Saving global file ...
[02/22 20:17:36   1326s] Saving root attributes to be loaded previous write_db ...
[02/22 20:17:36   1327s] #- Begin Save floorplan data ... (date=02/22 20:17:36, mem=1937.7M)
[02/22 20:17:36   1327s] Saving floorplan file ...
[02/22 20:17:36   1327s] #- End Save floorplan data ... (date=02/22 20:17:36, total cpu=0:00:00.3, real=0:00:00.0, peak res=1937.7M, current mem=1937.7M)
[02/22 20:17:36   1327s] Saving Drc markers ...
[02/22 20:17:36   1327s] ... No Drc file written since there is no markers found.
[02/22 20:17:36   1327s] #- Begin Save placement data ... (date=02/22 20:17:36, mem=1937.7M)
[02/22 20:17:36   1327s] Saving placement file ...
[02/22 20:17:37   1327s] *** Completed savePlace (cpu=0:00:00.3 real=0:00:01.0 mem=1937.7M) ***
[02/22 20:17:37   1327s] #- End Save placement data ... (date=02/22 20:17:37, total cpu=0:00:00.3, real=0:00:01.0, peak res=1937.7M, current mem=1937.7M)
[02/22 20:17:37   1327s] #- Begin Save routing data ... (date=02/22 20:17:37, mem=1937.7M)
[02/22 20:17:37   1327s] Saving route file ...
[02/22 20:17:37   1328s] *** Completed saveRoute (cpu=0:00:00.2 real=0:00:00.0 mem=1937.7M) ***
[02/22 20:17:37   1328s] #- End Save routing data ... (date=02/22 20:17:37, total cpu=0:00:00.3, real=0:00:00.0, peak res=1937.7M, current mem=1937.7M)
[02/22 20:17:37   1328s] Saving property file powerplann_1.inn.dat/neo430_top.prop
[02/22 20:17:38   1328s] *** Completed saveProperty (cpu=0:00:00.2 real=0:00:01.0 mem=1937.7M) ***
[02/22 20:17:38   1328s] #- Begin Save power constraints data ... (date=02/22 20:17:38, mem=1937.7M)
[02/22 20:17:38   1328s] #- End Save power constraints data ... (date=02/22 20:17:38, total cpu=0:00:00.0, real=0:00:00.0, peak res=1937.7M, current mem=1937.7M)
[02/22 20:17:38   1328s] No integration constraint in the design.
[02/22 20:17:38   1328s] 
[02/22 20:17:38   1328s] 
[02/22 20:17:38   1328s] 
[02/22 20:17:38   1328s] 
[02/22 20:17:38   1328s] Generated self-contained design powerplann_1.inn.dat
[02/22 20:17:38   1328s] *** Message Summary: 0 warning(s), 0 error(s)
[02/22 20:17:38   1328s] 
[02/22 20:17:38   1328s] 0
[02/22 20:17:38   1328s] [DEV]innovus 22> get_multi_cpu_usage -local_cpu
[02/22 20:18:51   1336s] place_design -no_pre_place_opt
[02/22 20:18:52   1337s] *scInfo: scPctBadScanCell = 82.83%
[02/22 20:18:52   1337s] **ERROR: (IMPSP-9099):	Scan chains exist in this design but are not defined. Placement and timing QoR can be severely impacted in this case!
[02/22 20:18:52   1337s] It is highly recommend to define scan chains either through input scan def (preferred) or create_scan_chain.
[02/22 20:18:52   1337s] *** Starting place_design default flow ***
[02/22 20:18:52   1337s] **INFO: Enable pre-place timing setting for timing analysis
[02/22 20:18:52   1337s] Set Using Default Delay Limit as 101.
[02/22 20:18:52   1337s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[02/22 20:18:52   1337s] Set Default Net Delay as 0 ps.
[02/22 20:18:52   1337s] Set Default Net Load as 0 pF. 
[02/22 20:18:52   1337s] **INFO: Analyzing IO path groups for slack adjustment
[02/22 20:18:53   1337s] Multithreaded Timing Analysis is initialized with 8 threads
[02/22 20:18:53   1337s] 
[02/22 20:19:00   1344s] Effort level <high> specified for reg2reg_tmp.46557 path_group
[02/22 20:19:00   1345s] #################################################################################
[02/22 20:19:00   1345s] # Design Stage: PreRoute
[02/22 20:19:00   1345s] # Design Name: neo430_top
[02/22 20:19:00   1345s] # Design Mode: 90nm
[02/22 20:19:00   1345s] # Analysis Mode: MMMC Non-OCV 
[02/22 20:19:00   1345s] # Parasitics Mode: No SPEF/RCDB
[02/22 20:19:00   1345s] # Signoff Settings: SI Off 
[02/22 20:19:00   1345s] #################################################################################
[02/22 20:19:01   1347s] Calculate delays in Single mode...
[02/22 20:19:02   1348s] Topological Sorting (CPU = 0:00:00.3, MEM = 1622.1M, InitMEM = 1605.1M)
[02/22 20:19:03   1348s] siFlow : Timing analysis mode is single, using late cdB files
[02/22 20:19:08   1377s] Total number of fetched objects 115710
[02/22 20:19:08   1377s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[02/22 20:19:08   1379s] End Timing Check Calculation. (CPU Time=0:00:02.3, Real Time=0:00:00.0)
[02/22 20:19:08   1379s] End delay calculation. (MEM=2256.37 CPU=0:00:29.7 REAL=0:00:04.0)
[02/22 20:19:08   1379s] *** CDM Built up (cpu=0:00:34.9  real=0:00:08.0  mem= 2256.4M) ***
[02/22 20:19:18   1389s] **INFO: Disable pre-place timing setting for timing analysis
[02/22 20:19:19   1390s] Set Using Default Delay Limit as 1000.
[02/22 20:19:19   1390s] Set Default Net Delay as 1000 ps.
[02/22 20:19:19   1390s] Set Default Net Load as 0.5 pF. 
[02/22 20:19:19   1390s] Deleted 0 physical inst  (cell - / prefix -).
[02/22 20:19:19   1390s] Did not delete 56644 physical insts as they were marked preplaced.
[02/22 20:19:19   1390s] *** Starting "NanoPlace(TM) placement v#1 (mem=2240.6M)" ...
[02/22 20:19:23   1395s] *** Build Buffered Sizing Timing Model
[02/22 20:19:23   1395s] (cpu=0:00:04.2 mem=2240.6M) ***
[02/22 20:19:24   1395s] *** Build Virtual Sizing Timing Model
[02/22 20:19:24   1395s] (cpu=0:00:05.0 mem=2240.6M) ***
[02/22 20:19:24   1395s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
[02/22 20:19:24   1395s] Scan chains were not defined.
[02/22 20:19:24   1396s] #std cell=169577 (56644 fixed + 112933 movable) #block=0 (0 floating + 0 preplaced)
[02/22 20:19:24   1396s] #ioInst=0 #net=113195 #term=406277 #term/net=3.59, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=174
[02/22 20:19:24   1396s] stdCell: 169577 single + 0 double + 0 multi
[02/22 20:19:24   1396s] Total standard cell length = 811.9572 (mm), area = 3.9624 (mm^2)
[02/22 20:19:24   1396s] Core basic site is core
[02/22 20:19:24   1396s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/22 20:19:25   1396s] Initialize ViaPillar Halo for 56644 instances.
[02/22 20:19:25   1396s] Apply auto density screen in pre-place stage.
[02/22 20:19:25   1397s] Auto density screen increases utilization from 0.907 to 0.907
[02/22 20:19:25   1397s] Auto density screen runtime: cpu = 0:00:00.4 real = 0:00:00.0 mem = 2240.6M
[02/22 20:19:25   1397s] Average module density = 0.907.
[02/22 20:19:25   1397s] Density for the design = 0.907.
[02/22 20:19:25   1397s]        = stdcell_area 1232177 sites (3788205 um^2) / alloc_area 1358885 sites (4177755 um^2).
[02/22 20:19:25   1397s] Pin Density = 0.2307.
[02/22 20:19:25   1397s]             = total # of pins 406277 / total area 1760724.
[02/22 20:19:26   1397s] Initial padding reaches pin density 0.778 for top
[02/22 20:19:26   1397s] Initial padding increases density from 0.907 to 0.950 for top
[02/22 20:19:26   1397s] Enabling multi-CPU acceleration with 8 CPU(s) for placement
[02/22 20:19:26   1397s] === lastAutoLevel = 10 
[02/22 20:19:26   1397s] Found multi-fanin net twi_sda_io
[02/22 20:19:26   1397s] Found multi-fanin net twi_scl_io
[02/22 20:19:26   1397s] Found 2 (out of 113195) multi-fanin nets.
[02/22 20:19:44   1426s] Clock gating cells determined by native netlist tracing.
[02/22 20:19:44   1427s] Effort level <high> specified for reg2reg path_group
[02/22 20:19:46   1429s] Effort level <high> specified for reg2cgate path_group
[02/22 20:19:51   1443s] Iteration  1: Total net bbox = 4.974e-06 (3.80e-06 1.17e-06)
[02/22 20:19:51   1443s]               Est.  stn bbox = 5.380e-06 (4.10e-06 1.28e-06)
[02/22 20:19:51   1443s]               cpu = 0:00:00.5 real = 0:00:00.0 mem = 2197.7M
[02/22 20:19:51   1443s] Iteration  2: Total net bbox = 4.974e-06 (3.80e-06 1.17e-06)
[02/22 20:19:51   1443s]               Est.  stn bbox = 5.380e-06 (4.10e-06 1.28e-06)
[02/22 20:19:51   1443s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 2199.5M
[02/22 20:19:51   1443s] exp_mt_sequential is set from setPlaceMode option to 1
[02/22 20:19:51   1443s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=8)
[02/22 20:19:51   1443s] place_exp_mt_interval set to default 32
[02/22 20:19:51   1443s] place_exp_mt_interval_bias (first half) set to default 0.750000
[02/22 20:19:54   1455s] Iteration  3: Total net bbox = 6.314e+03 (3.25e+03 3.06e+03)
[02/22 20:19:54   1455s]               Est.  stn bbox = 8.734e+03 (4.52e+03 4.21e+03)
[02/22 20:19:54   1455s]               cpu = 0:00:12.1 real = 0:00:03.0 mem = 2365.1M
[02/22 20:19:54   1455s] Total number of setup views is 1.
[02/22 20:19:54   1455s] Total number of active setup views is 1.
[02/22 20:19:54   1455s] Active setup views:
[02/22 20:19:54   1455s]     default_emulate_view
[02/22 20:20:07   1526s] Iteration  4: Total net bbox = 2.743e+06 (7.61e+05 1.98e+06)
[02/22 20:20:07   1527s]               Est.  stn bbox = 4.492e+06 (1.34e+06 3.16e+06)
[02/22 20:20:07   1527s]               cpu = 0:01:11 real = 0:00:13.0 mem = 2365.1M
[02/22 20:20:21   1598s] Iteration  5: Total net bbox = 3.218e+06 (1.35e+06 1.87e+06)
[02/22 20:20:21   1598s]               Est.  stn bbox = 5.415e+06 (2.19e+06 3.22e+06)
[02/22 20:20:21   1598s]               cpu = 0:01:11 real = 0:00:14.0 mem = 2365.1M
[02/22 20:20:40   1693s] Iteration  6: Total net bbox = 5.319e+06 (2.12e+06 3.20e+06)
[02/22 20:20:40   1693s]               Est.  stn bbox = 8.141e+06 (3.21e+06 4.93e+06)
[02/22 20:20:40   1693s]               cpu = 0:01:33 real = 0:00:16.0 mem = 2455.1M
[02/22 20:20:40   1694s] 
[02/22 20:20:40   1694s] Iteration  7: Total net bbox = 6.091e+06 (2.54e+06 3.55e+06)
[02/22 20:20:40   1694s]               Est.  stn bbox = 8.916e+06 (3.63e+06 5.29e+06)
[02/22 20:20:40   1694s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 2359.1M
[02/22 20:21:06   1739s] nrCritNet: 1.69% ( 1918 / 113195 ) cutoffSlk: -0.1ps stdDelay: 36.4ps
[02/22 20:21:30   1781s] nrCritNet: 0.63% ( 715 / 113195 ) cutoffSlk: -1.5ps stdDelay: 36.4ps
[02/22 20:21:31   1782s] Iteration  8: Total net bbox = 6.103e+06 (2.54e+06 3.56e+06)
[02/22 20:21:31   1782s]               Est.  stn bbox = 8.929e+06 (3.63e+06 5.30e+06)
[02/22 20:21:31   1782s]               cpu = 0:01:28 real = 0:00:51.0 mem = 2240.1M
[02/22 20:21:50   1880s] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 8.
[02/22 20:21:50   1880s] enableMT= 3 (onDemand)
[02/22 20:21:50   1880s] useHNameCompare= 3 (lazy mode)
[02/22 20:21:50   1880s] doMTMainInit= 1
[02/22 20:21:50   1880s] doMTFlushLazyWireDelete= 1
[02/22 20:21:50   1880s] useFastLRoute= 0
[02/22 20:21:50   1880s] useFastCRoute= 1
[02/22 20:21:50   1880s] doMTNetInitAdjWires= 1
[02/22 20:21:50   1880s] wireMPoolNoThreadCheck= 1
[02/22 20:21:50   1880s] allMPoolNoThreadCheck= 1
[02/22 20:21:50   1880s] doNotUseMPoolInCRoute= 1
[02/22 20:21:50   1880s] doMTSprFixZeroViaCodes= 1
[02/22 20:21:50   1880s] doMTDtrRoute1CleanupA= 1
[02/22 20:21:50   1880s] doMTDtrRoute1CleanupB= 1
[02/22 20:21:50   1880s] doMTWireLenCalc= 0
[02/22 20:21:50   1880s] doSkipQALenRecalc= 1
[02/22 20:21:50   1880s] doMTMainCleanup= 1
[02/22 20:21:50   1880s] doMTMoveCellTermsToMSLayer= 1
[02/22 20:21:50   1880s] doMTConvertWiresToNewViaCode= 1
[02/22 20:21:50   1880s] doMTRemoveAntenna= 1
[02/22 20:21:50   1880s] doMTCheckConnectivity= 1
[02/22 20:21:50   1880s] enableRuntimeLog= 0
[02/22 20:21:51   1881s] Congestion driven padding in post-place stage.
[02/22 20:21:51   1882s] Congestion driven padding increases utilization from 0.991 to 0.991
[02/22 20:21:51   1882s] Congestion driven padding runtime: cpu = 0:00:00.5 real = 0:00:00.0 mem = 2360.5M
[02/22 20:22:02   1937s] Iteration  9: Total net bbox = 6.021e+06 (2.63e+06 3.39e+06)
[02/22 20:22:02   1937s]               Est.  stn bbox = 8.859e+06 (3.75e+06 5.11e+06)
[02/22 20:22:02   1937s]               cpu = 0:02:35 real = 0:00:31.0 mem = 2360.5M
[02/22 20:22:27   1980s] nrCritNet: 0.78% ( 885 / 113195 ) cutoffSlk: -0.1ps stdDelay: 36.4ps
[02/22 20:22:51   2022s] nrCritNet: 0.02% ( 28 / 113195 ) cutoffSlk: -7.0ps stdDelay: 36.4ps
[02/22 20:22:51   2022s] Iteration 10: Total net bbox = 6.082e+06 (2.67e+06 3.41e+06)
[02/22 20:22:51   2022s]               Est.  stn bbox = 8.924e+06 (3.79e+06 5.13e+06)
[02/22 20:22:51   2022s]               cpu = 0:01:26 real = 0:00:49.0 mem = 2275.1M
[02/22 20:23:14   2144s] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 8.
[02/22 20:23:16   2145s] Congestion driven padding in post-place stage.
[02/22 20:23:16   2146s] Congestion driven padding increases utilization from 0.991 to 0.991
[02/22 20:23:16   2146s] Congestion driven padding runtime: cpu = 0:00:00.5 real = 0:00:00.0 mem = 2365.4M
[02/22 20:23:24   2182s] Iteration 11: Total net bbox = 6.167e+06 (2.72e+06 3.45e+06)
[02/22 20:23:24   2182s]               Est.  stn bbox = 9.018e+06 (3.85e+06 5.16e+06)
[02/22 20:23:24   2182s]               cpu = 0:02:40 real = 0:00:33.0 mem = 2372.5M
[02/22 20:23:47   2223s] nrCritNet: 0.45% ( 511 / 113195 ) cutoffSlk: -0.1ps stdDelay: 36.4ps
[02/22 20:24:07   2258s] nrCritNet: 0.00% ( 0 / 113195 ) cutoffSlk: 214748364.7ps stdDelay: 36.4ps
[02/22 20:24:07   2258s] Iteration 12: Total net bbox = 6.251e+06 (2.76e+06 3.49e+06)
[02/22 20:24:07   2258s]               Est.  stn bbox = 9.107e+06 (3.90e+06 5.21e+06)
[02/22 20:24:07   2258s]               cpu = 0:01:16 real = 0:00:43.0 mem = 2273.2M
[02/22 20:24:28   2368s] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 8.
[02/22 20:24:30   2370s] Congestion driven padding in post-place stage.
[02/22 20:24:30   2371s] Congestion driven padding increases utilization from 0.991 to 0.991
[02/22 20:24:30   2371s] Congestion driven padding runtime: cpu = 0:00:00.6 real = 0:00:00.0 mem = 2369.0M
[02/22 20:24:36   2397s] Iteration 13: Total net bbox = 6.257e+06 (2.78e+06 3.47e+06)
[02/22 20:24:36   2397s]               Est.  stn bbox = 9.132e+06 (3.93e+06 5.20e+06)
[02/22 20:24:36   2397s]               cpu = 0:02:19 real = 0:00:29.0 mem = 2381.4M
[02/22 20:24:36   2397s] Iteration 14: Total net bbox = 6.257e+06 (2.78e+06 3.47e+06)
[02/22 20:24:36   2397s]               Est.  stn bbox = 9.132e+06 (3.93e+06 5.20e+06)
[02/22 20:24:36   2397s]               cpu = 0:00:00.2 real = 0:00:00.0 mem = 2381.4M
[02/22 20:25:00   2503s] Iteration 15: Total net bbox = 6.545e+06 (2.90e+06 3.65e+06)
[02/22 20:25:00   2503s]               Est.  stn bbox = 9.425e+06 (4.05e+06 5.37e+06)
[02/22 20:25:00   2503s]               cpu = 0:01:46 real = 0:00:24.0 mem = 2397.2M
[02/22 20:25:00   2503s] Iteration 16: Total net bbox = 6.545e+06 (2.90e+06 3.65e+06)
[02/22 20:25:00   2503s]               Est.  stn bbox = 9.425e+06 (4.05e+06 5.37e+06)
[02/22 20:25:00   2503s]               cpu = 0:00:00.2 real = 0:00:00.0 mem = 2397.2M
[02/22 20:25:00   2503s] Iteration 17: Total net bbox = 6.545e+06 (2.90e+06 3.65e+06)
[02/22 20:25:00   2503s]               Est.  stn bbox = 9.425e+06 (4.05e+06 5.37e+06)
[02/22 20:25:00   2503s]               cpu = 0:00:00.2 real = 0:00:00.0 mem = 2397.2M
[02/22 20:25:00   2503s] *** cost = 6.545e+06 (2.90e+06 3.65e+06) (cpu for global=0:17:57) real=0:05:16***
[02/22 20:25:00   2503s] Placement multithread real runtime: 0:05:16 with 8 threads.
[02/22 20:25:00   2503s] Info: 6223 clock gating cells identified, 6223 (on average) moved
[02/22 20:25:03   2506s] neo430_top
[02/22 20:25:03   2506s] Core Placement runtime cpu: 0:13:20 real: 0:02:39
[02/22 20:25:03   2506s] #spOpts: mergeVia=F 
[02/22 20:25:04   2507s] Core basic site is core
[02/22 20:25:04   2507s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/22 20:25:05   2508s] Initialize ViaPillar Halo for 56644 instances.
[02/22 20:25:05   2508s] **WARN: (IMPSP-270):	Cannot find a legal location for MASTER CELL 'INX20'.
[02/22 20:25:05   2508s] Type 'man IMPSP-270' for more detail.
[02/22 20:25:05   2508s] **WARN: (IMPSP-270):	Cannot find a legal location for MASTER CELL 'BUX20'.
[02/22 20:25:05   2508s] Type 'man IMPSP-270' for more detail.
[02/22 20:25:05   2508s] *** Starting place_detail (0:41:49 mem=2052.6M) ***
[02/22 20:25:06   2508s] Total net bbox length = 6.545e+06 (2.899e+06 3.645e+06) (ext = 6.275e+05)
[02/22 20:25:06   2508s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/22 20:25:06   2508s] # spcSbClkGt: 6223
[02/22 20:25:06   2508s] Starting refinePlace ...
[02/22 20:25:06   2509s] default core: bins with density >  0.75 = 36.9 % ( 868 / 2352 )
[02/22 20:25:06   2509s] Density distribution unevenness ratio = 3.292%
[02/22 20:25:08   2515s]   Spread Effort: high, pre-route mode, useDDP on.
[02/22 20:25:08   2515s] [CPU] RefinePlace/preRPlace (cpu=0:00:06.5, real=0:00:02.0, mem=2101.8MB) @(0:41:49 - 0:41:56).
[02/22 20:25:08   2515s] Move report: preRPlace moves 112933 insts, mean move: 7.29 um, max move: 221.10 um
[02/22 20:25:08   2515s] 	Max move on inst (neo430_imem_inst/imem_file_ram_h_reg[224][3]): (1216.80, 1622.34) --> (1437.03, 1623.21)
[02/22 20:25:08   2515s] 	Length: 17 sites, height: 1 rows, site name: core, cell type: DFRQX1
[02/22 20:25:08   2515s] 	Violation at original loc: Placement Blockage Violation
[02/22 20:25:08   2515s] wireLenOptFixPriorityInst 0 inst fixed
[02/22 20:25:08   2515s] tweakage running in 8 threads.
[02/22 20:25:08   2515s] Placement tweakage begins.
[02/22 20:25:09   2516s] wire length = 1.021e+07
[02/22 20:25:21   2532s] wire length = 9.723e+06
[02/22 20:25:21   2532s] Placement tweakage ends.
[02/22 20:25:21   2532s] Move report: tweak moves 46419 insts, mean move: 13.05 um, max move: 73.22 um
[02/22 20:25:21   2532s] 	Max move on inst (neo430_imem_inst/imem_file_ram_h_reg[1059][6]): (39.06, 90.89) --> (78.12, 125.05)
[02/22 20:25:21   2532s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:16.8, real=0:00:13.0, mem=2117.3MB) @(0:41:56 - 0:42:12).
[02/22 20:25:25   2536s] **WARN: (IMPSP-2040):	Within search radius 624.640 um from center (1359.540 1837.930), there is no legal location for instance "g11181" ( cell: "BUX20" ) due to "Region_Fence_Violation".
[02/22 20:25:25   2536s] Most likely the library cell is bad or layout within that area has no legal location available.  Correct the design area or the layout of cell to resolve this error.
[02/22 20:25:25   2536s] 
[02/22 20:25:25   2536s] **WARN: (IMPSP-2040):	Within search radius 624.640 um from center (1403.010 1930.650), there is no legal location for instance "g11189" ( cell: "BUX20" ) due to "Region_Fence_Violation".
[02/22 20:25:25   2536s] Most likely the library cell is bad or layout within that area has no legal location available.  Correct the design area or the layout of cell to resolve this error.
[02/22 20:25:25   2536s] 
[02/22 20:25:25   2536s] **WARN: (IMPSP-2040):	Within search radius 624.640 um from center (1437.030 2072.170), there is no legal location for instance "g11179" ( cell: "BUX20" ) due to "Region_Fence_Violation".
[02/22 20:25:25   2536s] Most likely the library cell is bad or layout within that area has no legal location available.  Correct the design area or the layout of cell to resolve this error.
[02/22 20:25:25   2536s] 
[02/22 20:25:25   2536s] **WARN: (IMPSP-2040):	Within search radius 624.640 um from center (1438.920 1959.930), there is no legal location for instance "g11170" ( cell: "BUX20" ) due to "Region_Fence_Violation".
[02/22 20:25:25   2536s] Most likely the library cell is bad or layout within that area has no legal location available.  Correct the design area or the layout of cell to resolve this error.
[02/22 20:25:25   2536s] 
[02/22 20:25:25   2536s] **WARN: (IMPSP-2040):	Within search radius 624.640 um from center (376.110 417.850), there is no legal location for instance "neo430_imem_inst/g199249" ( cell: "INX20" ) due to "Region_Fence_Violation".
[02/22 20:25:25   2536s] Most likely the library cell is bad or layout within that area has no legal location available.  Correct the design area or the layout of cell to resolve this error.
[02/22 20:25:25   2536s] 
[02/22 20:25:25   2536s] Move report: legalization moves 64993 insts, mean move: 6.47 um, max move: 66.46 um
[02/22 20:25:25   2536s] 	Max move on inst (neo430_dmem_inst/dmem_file_h_reg[305][3]): (2322.18, 881.45) --> (2265.48, 891.21)
[02/22 20:25:25   2536s] [CPU] RefinePlace/Legalization (cpu=0:00:04.1, real=0:00:04.0, mem=2117.3MB) @(0:42:12 - 0:42:17).
[02/22 20:25:25   2536s] **ERROR: (IMPSP-2021):	Could not legalize <5> instances in the design. Check warning message IMPSP-270, IMPSP-452, IMPSP-2024, IMPSP-2039, IMPSP-2040, IMPSP-2042 or IMPSP-2020 in log file for more details.
[02/22 20:25:25   2536s] Type 'man IMPSP-2021' for more detail.
[02/22 20:25:25   2536s] Move report: Detail placement moves 112933 insts, mean move: 12.87 um, max move: 221.10 um
[02/22 20:25:25   2536s] 	Max move on inst (neo430_imem_inst/imem_file_ram_h_reg[224][3]): (1216.80, 1622.34) --> (1437.03, 1623.21)
[02/22 20:25:25   2536s] 	Runtime: CPU: 0:00:27.6 REAL: 0:00:19.0 MEM: 2117.3MB
[02/22 20:25:26   2536s] Statistics of distance of Instance movement in refine placement:
[02/22 20:25:26   2536s]   maximum (X+Y) =       221.10 um
[02/22 20:25:26   2536s]   inst (neo430_imem_inst/imem_file_ram_h_reg[224][3]) with max move: (1216.8, 1622.34) -> (1437.03, 1623.21)
[02/22 20:25:26   2536s]   mean    (X+Y) =        12.87 um
[02/22 20:25:26   2536s] Total instances flipped for WireLenOpt: 23555
[02/22 20:25:26   2536s] Summary Report:
[02/22 20:25:26   2536s] Instances move: 112933 (out of 112933 movable)
[02/22 20:25:26   2536s] Instances flipped: 0
[02/22 20:25:26   2536s] Mean displacement: 12.87 um
[02/22 20:25:26   2536s] Max displacement: 221.10 um (Instance: neo430_imem_inst/imem_file_ram_h_reg[224][3]) (1216.8, [02/22 20:25:26   2536s] Total instances moved : 112933
1622.34) -> (1437.03, 1623.21)
[02/22 20:25:26   2536s] 	Length: 17 sites, height: 1 rows, site name: core, cell type: DFRQX1
[02/22 20:25:26   2536s] 	Violation at original loc: Placement Blockage Violation
[02/22 20:25:26   2536s] Total net bbox length = 7.056e+06 (3.318e+06 3.738e+06) (ext = 6.268e+05)
[02/22 20:25:26   2536s] [CPU] RefinePlace/total (cpu=0:00:27.8, real=0:00:21.0, mem=2117.3MB) @(0:41:49 - 0:42:17).
[02/22 20:25:26   2536s] Runtime: CPU: 0:00:27.8 REAL: 0:00:21.0 MEM: 2117.3MB
[02/22 20:25:26   2536s] *** Finished place_detail (0:42:17 mem=2117.3M) ***
[02/22 20:25:26   2536s] *** End of Placement (cpu=0:19:06, real=0:06:07, mem=2117.3M) ***
[02/22 20:25:26   2536s] #spOpts: mergeVia=F 
[02/22 20:25:26   2536s] Core basic site is core
[02/22 20:25:26   2537s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/22 20:25:27   2538s] Initialize ViaPillar Halo for 56644 instances.
[02/22 20:25:27   2538s] default core: bins with density >  0.75 = 40.4 % ( 951 / 2352 )
[02/22 20:25:27   2538s] Density distribution unevenness ratio = 3.362%
[02/22 20:25:28   2538s] *** Free Virtual Timing Model ...(mem=2117.3M)
[02/22 20:25:28   2538s] UM:  flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/22 20:25:28   2538s] UM:                                                                   final
[02/22 20:25:28   2539s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/22 20:25:28   2539s] UM:                                                                   global_place
[02/22 20:25:28   2539s] congRepair options: -clkGateAware 1 -rplaceIncrNPClkGateAwareMode 4.
[02/22 20:25:28   2539s] Starting congestion repair ...
[02/22 20:25:28   2539s] (I)       Reading DB...
[02/22 20:25:29   2540s] (I)       congestionReportName   : 
[02/22 20:25:29   2540s] (I)       layerRangeFor2DCongestion : 
[02/22 20:25:29   2540s] (I)       buildTerm2TermWires    : 1
[02/22 20:25:29   2540s] (I)       doTrackAssignment      : 1
[02/22 20:25:29   2540s] (I)       dumpBookshelfFiles     : 0
[02/22 20:25:29   2540s] (I)       numThreads             : 0
[02/22 20:25:29   2540s] (I)       honorPin               : false
[02/22 20:25:29   2540s] (I)       honorPinGuide          : true
[02/22 20:25:29   2540s] (I)       honorPartition         : false
[02/22 20:25:29   2540s] [NR-eGR] honorMsvRouteConstraint: false
[02/22 20:25:29   2540s] (I)       allowPartitionCrossover: false
[02/22 20:25:29   2540s] (I)       honorSingleEntry       : true
[02/22 20:25:29   2540s] (I)       honorSingleEntryStrong : true
[02/22 20:25:29   2540s] (I)       handleViaSpacingRule   : false
[02/22 20:25:29   2540s] (I)       handleEolSpacingRule   : false
[02/22 20:25:29   2540s] (I)       PDConstraint           : none
[02/22 20:25:29   2540s] (I)       expBetterNDRHandling   : false
[02/22 20:25:29   2540s] (I)       routingEffortLevel     : 3
[02/22 20:25:29   2540s] (I)       [02/22 20:25:29   2540s] [NR-eGR] honorClockSpecNDR      : 0
effortLevel            : standard
[02/22 20:25:29   2540s] (I)       relaxedTopLayerCeiling : 127
[02/22 20:25:29   2540s] (I)       relaxedBottomLayerFloor: 2
[02/22 20:25:29   2540s] (I)       numRowsPerGCell        : 1
[02/22 20:25:29   2540s] (I)       speedUpLargeDesign     : 0
[02/22 20:25:29   2540s] [NR-eGR] minRouteLayer          : 2
[02/22 20:25:29   2540s] [NR-eGR] maxRouteLayer          : 127
[02/22 20:25:29   2540s] (I)       speedUpBlkViolationClean: 1
[02/22 20:25:29   2540s] (I)       multiThreadingTA       : 1
[02/22 20:25:29   2540s] (I)       blockedPinEscape       : 1
[02/22 20:25:29   2540s] (I)       blkAwareLayerSwitching : 1
[02/22 20:25:29   2540s] (I)       betterClockWireModeling: 1
[02/22 20:25:29   2540s] (I)       optimizationMode       : false
[02/22 20:25:29   2540s] (I)       routeSecondPG          : false
[02/22 20:25:29   2540s] (I)       scenicRatioForLayerRelax: 0.00
[02/22 20:25:29   2540s] (I)       detourLimitForLayerRelax: 0.00
[02/22 20:25:29   2540s] (I)       punchThroughDistance   : 500.00
[02/22 20:25:29   2540s] (I)       scenicBound            : 1.15
[02/22 20:25:29   2540s] (I)       maxScenicToAvoidBlk    : 100.00
[02/22 20:25:29   2540s] (I)       source-to-sink ratio   : 0.00
[02/22 20:25:29   2540s] (I)       targetCongestionRatioH : 1.00
[02/22 20:25:29   2540s] (I)       targetCongestionRatioV : 1.00
[02/22 20:25:29   2540s] (I)       layerCongestionRatio   : 0.70
[02/22 20:25:29   2540s] (I)       m1CongestionRatio      : 0.10
[02/22 20:25:29   2540s] (I)       m2m3CongestionRatio    : 0.70
[02/22 20:25:29   2540s] (I)       localRouteEffort       : 1.00
[02/22 20:25:29   2540s] (I)       numSitesBlockedByOneVia: 8.00
[02/22 20:25:29   2540s] (I)       supplyScaleFactorH     : 1.00
[02/22 20:25:29   2540s] (I)       supplyScaleFactorV     : 1.00
[02/22 20:25:29   2540s] (I)       highlight3DOverflowFactor: 0.00
[02/22 20:25:29   2540s] (I)       doubleCutViaModelingRatio: 0.00
[02/22 20:25:29   2540s] (I)       blockTrack             : 
[02/22 20:25:29   2540s] (I)       routeVias              : 
[02/22 20:25:29   2540s] (I)       readTROption           : true
[02/22 20:25:29   2540s] (I)       extraSpacingFactor     : 1.00
[02/22 20:25:29   2540s] (I)       routeSelectedNetsOnly  : false
[02/22 20:25:29   2540s] (I)       clkNetUseMaxDemand     : false
[02/22 20:25:29   2540s] (I)       extraDemandForClocks   : 0
[02/22 20:25:29   2540s] (I)       [02/22 20:25:29   2540s] [NR-eGR] numTracksPerClockWire  : 0
demoteLayerScenicScale : 1.00
[02/22 20:25:29   2540s] (I)       nonpreferLayerCostScale : 1.00
[02/22 20:25:29   2540s] (I)       before initializing RouteDB syMemory usage = 2201.3 MB
[02/22 20:25:29   2540s] (I)       starting read tracks
[02/22 20:25:29   2540s] (I)       build grid graph
[02/22 20:25:29   2540s] (I)       build grid graph start
[02/22 20:25:29   2540s] (I)       build grid graph end
[02/22 20:25:29   2540s] [NR-eGR] Layer1 has no routable track
[02/22 20:25:29   2540s] [NR-eGR] Layer2 has single uniform track structure
[02/22 20:25:29   2540s] [NR-eGR] Layer3 has single uniform track structure
[02/22 20:25:29   2540s] [NR-eGR] Layer4 has single uniform track structure
[02/22 20:25:29   2540s] [NR-eGR] Layer5 has single uniform track structure
[02/22 20:25:29   2540s] [NR-eGR] Layer6 has single uniform track structure
[02/22 20:25:29   2540s] (I)       numViaLayers=5
[02/22 20:25:29   2540s] (I)       Reading via VIA1_Y for layer: 0 
[02/22 20:25:29   2540s] (I)       Reading via VIA2_small for layer: 1 
[02/22 20:25:29   2540s] (I)       Reading via VIA3_small for layer: 2 
[02/22 20:25:29   2540s] (I)       Reading via VIA4_small for layer: 3 
[02/22 20:25:29   2540s] (I)       Reading via VIATP_X for layer: 4 
[02/22 20:25:29   2540s] (I)       end build via table
[02/22 20:25:29   2540s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=45885 numBumpBlks=0 numBoundaryFakeBlks=0
[02/22 20:25:29   2540s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[02/22 20:25:29   2540s] (I)       readDataFromPlaceDB
[02/22 20:25:29   2540s] (I)       Read net information..
[02/22 20:25:29   2540s] (I)       Read testcase time = 0.040 seconds
[02/22 20:25:29   2540s] 
[02/22 20:25:29   2540s] [NR-eGR] Read numTotalNets=113031  numIgnoredNets=0
[02/22 20:25:29   2540s] (I)       build grid graph start
[02/22 20:25:29   2540s] (I)       build grid graph end
[02/22 20:25:29   2540s] (I)       Model blockage into capacity
[02/22 20:25:29   2540s] (I)       Read numBlocks=45885  numPreroutedWires=0  numCapScreens=0
[02/22 20:25:29   2540s] (I)       blocked area on Layer1 : 0  (0.00%)
[02/22 20:25:29   2540s] (I)       blocked area on Layer2 : 675733687600  (12.42%)
[02/22 20:25:29   2540s] (I)       blocked area on Layer3 : 0  (0.00%)
[02/22 20:25:29   2540s] (I)       blocked area on Layer4 : 0  (0.00%)
[02/22 20:25:29   2540s] (I)       blocked area on Layer5 : 0  (0.00%)
[02/22 20:25:29   2540s] (I)       blocked area on Layer6 : 0  (0.00%)
[02/22 20:25:29   2540s] (I)       Modeling time = 0.040 seconds
[02/22 20:25:29   2540s] 
[02/22 20:25:29   2540s] (I)       totalPins=405939  totalGlobalPin=395316 (97.38%)
[02/22 20:25:29   2540s] (I)       Number of ignored nets = 0
[02/22 20:25:29   2540s] (I)       Number of fixed nets = 0.  Ignored: Yes
[02/22 20:25:29   2540s] (I)       Number of clock nets = 6224.  Ignored: No
[02/22 20:25:29   2540s] (I)       Number of analog nets = 0.  Ignored: Yes
[02/22 20:25:29   2540s] (I)       Number of special nets = 0.  Ignored: Yes
[02/22 20:25:29   2540s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[02/22 20:25:29   2540s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[02/22 20:25:29   2540s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[02/22 20:25:29   2540s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[02/22 20:25:29   2540s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[02/22 20:25:29   2540s] [NR-eGR] There are 6224 clock nets ( 0 with NDR ).
[02/22 20:25:29   2540s] (I)       Before initializing earlyGlobalRoute syMemory usage = 2219.4 MB
[02/22 20:25:29   2540s] (I)       Layer1  viaCost=200.00
[02/22 20:25:29   2540s] (I)       Layer2  viaCost=100.00
[02/22 20:25:29   2540s] (I)       Layer3  viaCost=100.00
[02/22 20:25:29   2540s] (I)       Layer4  viaCost=100.00
[02/22 20:25:29   2540s] (I)       Layer5  viaCost=200.00
[02/22 20:25:29   2540s] (I)       ---------------------Grid Graph Info--------------------
[02/22 20:25:29   2540s] (I)       routing area        :  (0, 0) - (2336670, 2328980)
[02/22 20:25:29   2540s] (I)       core area           :  (3150, 3050) - (2333520, 2325930)
[02/22 20:25:29   2540s] (I)       Site Width          :   630  (dbu)
[02/22 20:25:29   2540s] (I)       Row Height          :  4880  (dbu)
[02/22 20:25:29   2540s] (I)       GCell Width         :  4880  (dbu)
[02/22 20:25:29   2540s] (I)       GCell Height        :  4880  (dbu)
[02/22 20:25:29   2540s] (I)       grid                :   479   477     6
[02/22 20:25:29   2540s] (I)       vertical capacity   :     0  4880     0  4880     0  4880
[02/22 20:25:29   2540s] (I)       horizontal capacity :     0     0  4880     0  4880     0
[02/22 20:25:29   2540s] (I)       Default wire width  :   230   280   280   280   280   440
[02/22 20:25:29   2540s] (I)       Default wire space  :   230   280   280   280   280   460
[02/22 20:25:29   2540s] (I)       Default pitch size  :   460   630   610   630   610  1260
[02/22 20:25:29   2540s] (I)       First Track Coord   :     0   315   610   315   610   945
[02/22 20:25:29   2540s] (I)       Num tracks per GCell:  0.00  7.75  8.00  7.75  8.00  3.87
[02/22 20:25:29   2540s] (I)       Total num of tracks :     0  3709  3817  3709  3817  1854
[02/22 20:25:29   2540s] (I)       Num of masks        :     1     1     1     1     1     1
[02/22 20:25:29   2540s] (I)       Num of trim masks   :     0     0     0     0     0     0
[02/22 20:25:29   2540s] (I)       --------------------------------------------------------
[02/22 20:25:29   2540s] 
[02/22 20:25:29   2540s] [NR-eGR] ============ Routing rule table ============
[02/22 20:25:29   2540s] [NR-eGR] Rule id 0. Nets 113031 
[02/22 20:25:29   2540s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[02/22 20:25:29   2540s] [NR-eGR] Pitch:  L1=460  L2=630  L3=610  L4=630  L5=610  L6=1260
[02/22 20:25:29   2540s] (I)       After initializing earlyGlobalRoute syMemory usage = 2219.4 MB
[02/22 20:25:29   2540s] (I)       Loading and dumping file time : 1.08 seconds
[02/22 20:25:29   2540s] [NR-eGR] ========================================
[02/22 20:25:29   2540s] [NR-eGR] 
[02/22 20:25:29   2540s] (I)       ============= Initialization =============
[02/22 20:25:29   2540s] (I)       total 2D Cap : 7886722 = (3656686 H, 4230036 V)
[02/22 20:25:29   2540s] (I)       ============  Phase 1a Route ============
[02/22 20:25:29   2540s] [NR-eGR] Layer group 1: route 113031 net(s) in layer range [2, 6]
[02/22 20:25:30   2541s] (I)       Phase 1a runs 0.63 seconds
[02/22 20:25:30   2541s] (I)       blkAvoiding Routing :  time=0.09  numBlkSegs=0
[02/22 20:25:30   2541s] (I)       Usage: 1987435 = (970015 H, 1017420 V) = (26.53% H, 24.05% V) = (4.734e+06um H, 4.965e+06um V)
[02/22 20:25:30   2541s] (I)       
[02/22 20:25:30   2541s] (I)       ============  Phase 1b Route ============
[02/22 20:25:30   2541s] (I)       Phase 1b runs 0.15 seconds
[02/22 20:25:30   2541s] (I)       Usage: 1987812 = (970194 H, 1017618 V) = (26.53% H, 24.06% V) = (4.735e+06um H, 4.966e+06um V)
[02/22 20:25:30   2541s] (I)       
[02/22 20:25:30   2541s] (I)       earlyGlobalRoute overflow of layer group 1: 0.10% H + 0.03% V. EstWL: 9.700523e+06um
[02/22 20:25:30   2541s] (I)       ============  Phase 1c Route ============
[02/22 20:25:30   2541s] (I)       Level2 Grid: 96 x 96
[02/22 20:25:30   2541s] (I)       Phase 1c runs 0.06 seconds
[02/22 20:25:30   2541s] (I)       Usage: 1987812 = (970194 H, 1017618 V) = (26.53% H, 24.06% V) = (4.735e+06um H, 4.966e+06um V)
[02/22 20:25:30   2541s] (I)       
[02/22 20:25:30   2541s] (I)       ============  Phase 1d Route ============
[02/22 20:25:31   2541s] (I)       Phase 1d runs 0.16 seconds
[02/22 20:25:31   2541s] (I)       Usage: 1987961 = (970176 H, 1017785 V) = (26.53% H, 24.06% V) = (4.734e+06um H, 4.967e+06um V)
[02/22 20:25:31   2541s] (I)       
[02/22 20:25:31   2541s] (I)       ============  Phase 1e Route ============
[02/22 20:25:31   2541s] (I)       Phase 1e runs 0.00 seconds
[02/22 20:25:31   2541s] (I)       Usage: 1987961 = (970176 H, 1017785 V) = (26.53% H, 24.06% V) = (4.734e+06um H, 4.967e+06um V)
[02/22 20:25:31   2541s] (I)       
[02/22 20:25:31   2541s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.05% H + 0.02% V. EstWL: 9.701250e+06um
[02/22 20:25:31   2541s] [NR-eGR] 
[02/22 20:25:31   2541s] (I)       ============  Phase 1l Route ============
[02/22 20:25:31   2542s] (I)       Phase 1l runs 0.56 seconds
[02/22 20:25:31   2542s] (I)       Total Global Routing Runtime: 2.24 seconds
[02/22 20:25:31   2542s] (I)       total 2D Cap : 7886803 = (3656686 H, 4230117 V)
[02/22 20:25:31   2542s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.10% H + 0.05% V
[02/22 20:25:31   2542s] [NR-eGR] Overflow after earlyGlobalRoute 0.14% H + 0.06% V
[02/22 20:25:32   2542s] Local HotSpot Analysis: normalized congestion hotspot area = 30.89/37.70 (max/total hotspot). One area unit = 1 square bin with side length equal to 4 std-cell rows.
[02/22 20:25:32   2542s] Local HotSpot Analysis: normalized max congestion hotspot area = 30.89, normalized total congestion hotspot area = 37.70 (area is in unit of 4 std-cell row bins)
[02/22 20:25:32   2542s] HotSpot [1] box (1369.55 1486.57 1642.83 1759.85)
[02/22 20:25:32   2542s] HotSpot [1] area 37.70
[02/22 20:25:32   2542s] 
[02/22 20:25:32   2542s] ** np local hotspot detection info verbose **
[02/22 20:25:32   2542s] level 0: max group area = 19.00 (0.00%) total group area = 28.00 (0.00%) threshold area = 88.00 (area is in unit of 4 std-cell row bins)
[02/22 20:25:32   2542s] level 1: max group area = 34.00 (0.00%) total group area = 46.00 (0.00%) threshold area = 80.00 (area is in unit of 4 std-cell row bins)
[02/22 20:25:32   2542s] level 2: max group area = 36.00 (0.00%) total group area = 36.00 (0.00%) threshold area = 72.00 (area is in unit of 4 std-cell row bins)
[02/22 20:25:32   2542s] 
[02/22 20:25:32   2542s] describeCongestion: hCong = 0.00 vCong = 0.00
[02/22 20:25:32   2542s] Start repairing congestion with level 4.
[02/22 20:25:33   2544s] Apply auto density screen in post-place stage.
[02/22 20:25:34   2545s] Auto density screen increases utilization from 0.907 to 0.907
[02/22 20:25:34   2545s] Auto density screen runtime: cpu = 0:00:00.4 real = 0:00:01.0 mem = 2219.4M
[02/22 20:25:34   2545s] Persistent padding is off here.
[02/22 20:25:34   2545s] Congestion driven padding in post-place stage.
[02/22 20:25:36   2547s] Congestion driven padding increases utilization from 1.025 to 1.000
[02/22 20:25:36   2547s] Congestion driven padding runtime: cpu = 0:00:01.9 real = 0:00:02.0 mem = 2219.4M
[02/22 20:25:37   2547s] limitMaxMove -1, priorityInstMaxMove 3
[02/22 20:25:37   2547s] congRepair: preplaced inst 0, priority inst 0, db fixed inst 0
[02/22 20:25:48   2609s] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 8.
[02/22 20:25:49   2610s] Congestion driven padding in post-place stage.
[02/22 20:25:50   2610s] Congestion driven padding increases utilization from 1.000 to 1.000
[02/22 20:25:50   2610s] Congestion driven padding runtime: cpu = 0:00:00.6 real = 0:00:01.0 mem = 2347.5M
[02/22 20:25:54   2635s] Iteration  9: Total net bbox = 5.137e+06 (2.20e+06 2.93e+06)
[02/22 20:25:54   2635s]               Est.  stn bbox = 7.935e+06 (3.32e+06 4.61e+06)
[02/22 20:25:54   2635s]               cpu = 0:01:27 real = 0:00:17.0 mem = 2347.5M
[02/22 20:26:11   2731s] Iteration 10: Total net bbox = 5.181e+06 (2.23e+06 2.95e+06)
[02/22 20:26:11   2731s]               Est.  stn bbox = 7.991e+06 (3.35e+06 4.64e+06)
[02/22 20:26:11   2731s]               cpu = 0:01:36 real = 0:00:17.0 mem = 2347.5M
[02/22 20:26:21   2776s] Iteration 11: Total net bbox = 5.235e+06 (2.26e+06 2.98e+06)
[02/22 20:26:21   2776s]               Est.  stn bbox = 8.002e+06 (3.36e+06 4.64e+06)
[02/22 20:26:21   2776s]               cpu = 0:00:45.1 real = 0:00:10.0 mem = 2347.5M
[02/22 20:26:28   2802s] Iteration 12: Total net bbox = 5.380e+06 (2.32e+06 3.06e+06)
[02/22 20:26:28   2802s]               Est.  stn bbox = 8.149e+06 (3.43e+06 4.72e+06)
[02/22 20:26:28   2802s]               cpu = 0:00:25.8 real = 0:00:07.0 mem = 2347.5M
[02/22 20:26:28   2803s] CongRepair sets shifter mode to gplace
[02/22 20:26:28   2803s] #spOpts: mergeVia=F 
[02/22 20:26:28   2803s] Core basic site is core
[02/22 20:26:29   2803s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/22 20:26:30   2804s] Initialize ViaPillar Halo for 56644 instances.
[02/22 20:26:30   2805s] **WARN: (IMPSP-270):	Cannot find a legal location for MASTER CELL 'INX20'.
[02/22 20:26:30   2805s] Type 'man IMPSP-270' for more detail.
[02/22 20:26:30   2805s] **WARN: (IMPSP-270):	Cannot find a legal location for MASTER CELL 'BUX20'.
[02/22 20:26:30   2805s] Type 'man IMPSP-270' for more detail.
[02/22 20:26:30   2805s] *** Starting place_detail (0:46:45 mem=2219.4M) ***
[02/22 20:26:30   2805s] Total net bbox length = 6.144e+06 (2.724e+06 3.420e+06) (ext = 6.284e+05)
[02/22 20:26:31   2805s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/22 20:26:31   2805s] Starting refinePlace ...
[02/22 20:26:31   2805s] default core: bins with density >  0.75 = 53.3 % ( 1253 / 2352 )
[02/22 20:26:31   2805s] Density distribution unevenness ratio = 5.907%
[02/22 20:26:32   2810s]   Spread Effort: high, pre-route mode, useDDP on.
[02/22 20:26:32   2810s] [CPU] RefinePlace/preRPlace (cpu=0:00:05.6, real=0:00:01.0, mem=2183.9MB) @(0:46:45 - 0:46:51).
[02/22 20:26:32   2810s] Move report: preRPlace moves 112933 insts, mean move: 6.04 um, max move: 184.71 um
[02/22 20:26:32   2810s] 	Max move on inst (neo430_imem_inst/imem_file_ram_h_reg[532][3]): (1038.66, 1624.38) --> (1222.20, 1623.21)
[02/22 20:26:32   2810s] 	Length: 17 sites, height: 1 rows, site name: core, cell type: DFRQX1
[02/22 20:26:32   2810s] 	Violation at original loc: Placement Blockage Violation
[02/22 20:26:32   2811s] wireLenOptFixPriorityInst 0 inst fixed
[02/22 20:26:32   2811s] tweakage running in 8 threads.
[02/22 20:26:33   2811s] Placement tweakage begins.
[02/22 20:26:34   2812s] wire length = 9.839e+06
[02/22 20:26:38   2819s] wire length = 9.484e+06
[02/22 20:26:38   2819s] Placement tweakage ends.
[02/22 20:26:38   2819s] Move report: tweak moves 25738 insts, mean move: 6.83 um, max move: 40.95 um
[02/22 20:26:38   2819s] 	Max move on inst (neo430_imem_inst/RC_CG_HIER_INST3955/g12): (601.02, 1901.37) --> (641.97, 1901.37)
[02/22 20:26:38   2819s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:08.8, real=0:00:06.0, mem=2183.9MB) @(0:46:51 - 0:47:00).
[02/22 20:26:42   2824s] **WARN: (IMPSP-2040):	Within search radius 624.640 um from center (1416.240 1955.050), there is no legal location for instance "g11181" ( cell: "BUX20" ) due to "Region_Fence_Violation".
[02/22 20:26:42   2824s] Most likely the library cell is bad or layout within that area has no legal location available.  Correct the design area or the layout of cell to resolve this error.
[02/22 20:26:42   2824s] 
[02/22 20:26:42   2824s] **WARN: (IMPSP-2040):	Within search radius 624.640 um from center (1425.060 1969.690), there is no legal location for instance "g11189" ( cell: "BUX20" ) due to "Region_Fence_Violation".
[02/22 20:26:42   2824s] Most likely the library cell is bad or layout within that area has no legal location available.  Correct the design area or the layout of cell to resolve this error.
[02/22 20:26:42   2824s] 
[02/22 20:26:42   2824s] **WARN: (IMPSP-2040):	Within search radius 624.640 um from center (1449.630 1998.970), there is no legal location for instance "g11170" ( cell: "BUX20" ) due to "Region_Fence_Violation".
[02/22 20:26:42   2824s] Most likely the library cell is bad or layout within that area has no legal location available.  Correct the design area or the layout of cell to resolve this error.
[02/22 20:26:42   2824s] 
[02/22 20:26:42   2824s] **WARN: (IMPSP-2040):	Within search radius 624.640 um from center (1455.300 2111.210), there is no legal location for instance "g11179" ( cell: "BUX20" ) due to "Region_Fence_Violation".
[02/22 20:26:42   2824s] Most likely the library cell is bad or layout within that area has no legal location available.  Correct the design area or the layout of cell to resolve this error.
[02/22 20:26:42   2824s] 
[02/22 20:26:42   2824s] **WARN: (IMPSP-2040):	Within search radius 624.640 um from center (369.810 447.130), there is no legal location for instance "neo430_imem_inst/g199249" ( cell: "INX20" ) due to "Region_Fence_Violation".
[02/22 20:26:42   2824s] Most likely the library cell is bad or layout within that area has no legal location available.  Correct the design area or the layout of cell to resolve this error.
[02/22 20:26:42   2824s] 
[02/22 20:26:42   2824s] Move report: legalization moves 71188 insts, mean move: 7.54 um, max move: 76.23 um
[02/22 20:26:42   2824s] 	Max move on inst (neo430_dmem_inst/dmem_file_l_reg[318][7]): (2322.18, 930.25) --> (2245.95, 930.25)
[02/22 20:26:42   2824s] [CPU] RefinePlace/Legalization (cpu=0:00:04.3, real=0:00:04.0, mem=2183.9MB) @(0:47:00 - 0:47:04).
[02/22 20:26:42   2824s] **ERROR: (IMPSP-2021):	Could not legalize <5> instances in the design. Check warning message IMPSP-270, IMPSP-452, IMPSP-2024, IMPSP-2039, IMPSP-2040, IMPSP-2042 or IMPSP-2020 in log file for more details.
[02/22 20:26:42   2824s] Type 'man IMPSP-2021' for more detail.
[02/22 20:26:42   2824s] Move report: Detail placement moves 112933 insts, mean move: 10.62 um, max move: 184.71 um
[02/22 20:26:42   2824s] 	Max move on inst (neo430_imem_inst/imem_file_ram_h_reg[532][3]): (1038.66, 1624.38) --> (1222.20, 1623.21)
[02/22 20:26:42   2824s] 	Runtime: CPU: 0:00:18.8 REAL: 0:00:11.0 MEM: 2183.9MB
[02/22 20:26:42   2824s] Statistics of distance of Instance movement in refine placement:
[02/22 20:26:42   2824s]   maximum (X+Y) =       184.71 um
[02/22 20:26:42   2824s]   inst (neo430_imem_inst/imem_file_ram_h_reg[532][3]) with max move: (1038.66, 1624.38) -> (1222.2, 1623.21)
[02/22 20:26:42   2824s]   mean    (X+Y) =        10.62 um
[02/22 20:26:42   2824s] Total instances flipped for WireLenOpt: 27533
[02/22 20:26:42   2824s] Summary Report:
[02/22 20:26:42   2824s] Instances move: 112933 (out of 112933 movable)
[02/22 20:26:42   2824s] Instances flipped: 0
[02/22 20:26:42   2824s] Mean displacement: 10.62 um
[02/22 20:26:42   2824s] Max displacement: 184.71 um (Instance: neo430_imem_inst/imem_file_ram_h_reg[532][3]) (1038.66, 1624.38) -> ([02/22 20:26:42   2824s] Total instances moved : 112933
1222.2, 1623.21)
[02/22 20:26:42   2824s] 	Length: 17 sites, height: 1 rows, site name: core, cell type: DFRQX1
[02/22 20:26:42   2824s] 	Violation at original loc: Placement Blockage Violation
[02/22 20:26:43   2824s] Total net bbox length = 6.881e+06 (3.265e+06 3.616e+06) (ext = 6.276e+05)
[02/22 20:26:43   2824s] [CPU] RefinePlace/total (cpu=0:00:19.0, real=0:00:12.0, mem=2183.9MB) @(0:46:45 - 0:47:04).
[02/22 20:26:43   2824s] Runtime: CPU: 0:00:19.0 REAL: 0:00:12.0 MEM: 2183.9MB
[02/22 20:26:43   2824s] *** Finished place_detail (0:47:04 mem=2183.9M) ***
[02/22 20:26:43   2824s] (I)       Reading DB...
[02/22 20:26:43   2825s] (I)       congestionReportName   : 
[02/22 20:26:43   2825s] (I)       layerRangeFor2DCongestion : 
[02/22 20:26:43   2825s] (I)       buildTerm2TermWires    : 1
[02/22 20:26:43   2825s] (I)       doTrackAssignment      : 1
[02/22 20:26:43   2825s] (I)       dumpBookshelfFiles     : 0
[02/22 20:26:43   2825s] (I)       numThreads             : 0
[02/22 20:26:43   2825s] (I)       honorPin               : false
[02/22 20:26:43   2825s] (I)       honorPinGuide          : true
[02/22 20:26:43   2825s] [NR-eGR] honorMsvRouteConstraint: false
[02/22 20:26:43   2825s] (I)       honorPartition         : false
[02/22 20:26:43   2825s] (I)       allowPartitionCrossover: false
[02/22 20:26:43   2825s] (I)       honorSingleEntry       : true
[02/22 20:26:43   2825s] (I)       honorSingleEntryStrong : true
[02/22 20:26:43   2825s] (I)       handleViaSpacingRule   : false
[02/22 20:26:43   2825s] (I)       handleEolSpacingRule   : false
[02/22 20:26:43   2825s] (I)       PDConstraint           : none
[02/22 20:26:43   2825s] (I)       expBetterNDRHandling   : false
[02/22 20:26:43   2825s] (I)       routingEffortLevel     : 3
[02/22 20:26:43   2825s] (I)       effortLevel            : standard
[02/22 20:26:43   2825s] [NR-eGR] honorClockSpecNDR      : 0
[02/22 20:26:43   2825s] (I)       relaxedTopLayerCeiling : 127
[02/22 20:26:43   2825s] (I)       relaxedBottomLayerFloor: 2
[02/22 20:26:43   2825s] (I)       [02/22 20:26:43   2825s] [NR-eGR] minRouteLayer          : 2
[02/22 20:26:43   2825s] [NR-eGR] maxRouteLayer          : 127
numRowsPerGCell        : 1
[02/22 20:26:43   2825s] (I)       speedUpLargeDesign     : 0
[02/22 20:26:43   2825s] (I)       speedUpBlkViolationClean: 1
[02/22 20:26:43   2825s] (I)       multiThreadingTA       : 1
[02/22 20:26:43   2825s] (I)       blockedPinEscape       : 1
[02/22 20:26:43   2825s] (I)       blkAwareLayerSwitching : 1
[02/22 20:26:43   2825s] (I)       betterClockWireModeling: 1
[02/22 20:26:43   2825s] (I)       optimizationMode       : false
[02/22 20:26:43   2825s] (I)       routeSecondPG          : false
[02/22 20:26:43   2825s] (I)       scenicRatioForLayerRelax: 0.00
[02/22 20:26:43   2825s] (I)       detourLimitForLayerRelax: 0.00
[02/22 20:26:43   2825s] (I)       punchThroughDistance   : 500.00
[02/22 20:26:43   2825s] (I)       scenicBound            : 1.15
[02/22 20:26:43   2825s] (I)       maxScenicToAvoidBlk    : 100.00
[02/22 20:26:43   2825s] (I)       source-to-sink ratio   : 0.00
[02/22 20:26:43   2825s] (I)       targetCongestionRatioH : 1.00
[02/22 20:26:43   2825s] (I)       targetCongestionRatioV : 1.00
[02/22 20:26:43   2825s] (I)       layerCongestionRatio   : 0.70
[02/22 20:26:43   2825s] (I)       m1CongestionRatio      : 0.10
[02/22 20:26:43   2825s] (I)       m2m3CongestionRatio    : 0.70
[02/22 20:26:43   2825s] (I)       localRouteEffort       : 1.00
[02/22 20:26:43   2825s] (I)       numSitesBlockedByOneVia: 8.00
[02/22 20:26:43   2825s] (I)       supplyScaleFactorH     : 1.00
[02/22 20:26:43   2825s] (I)       supplyScaleFactorV     : 1.00
[02/22 20:26:43   2825s] (I)       highlight3DOverflowFactor: 0.00
[02/22 20:26:43   2825s] (I)       doubleCutViaModelingRatio: 0.00
[02/22 20:26:43   2825s] (I)       blockTrack             : 
[02/22 20:26:43   2825s] (I)       routeVias              : 
[02/22 20:26:43   2825s] (I)       readTROption           : true
[02/22 20:26:43   2825s] (I)       extraSpacingFactor     : 1.00
[02/22 20:26:43   2825s] (I)       routeSelectedNetsOnly  : false
[02/22 20:26:43   2825s] (I)       clkNetUseMaxDemand     : false
[02/22 20:26:43   2825s] (I)       extraDemandForClocks   : 0
[02/22 20:26:43   2825s] (I)       [02/22 20:26:43   2825s] [NR-eGR] numTracksPerClockWire  : 0
demoteLayerScenicScale : 1.00
[02/22 20:26:43   2825s] (I)       nonpreferLayerCostScale : 1.00
[02/22 20:26:43   2825s] (I)       before initializing RouteDB syMemory usage = 2247.9 MB
[02/22 20:26:44   2825s] (I)       starting read tracks
[02/22 20:26:44   2825s] (I)       build grid graph
[02/22 20:26:44   2825s] (I)       build grid graph start
[02/22 20:26:44   2825s] (I)       build grid graph end
[02/22 20:26:44   2825s] [NR-eGR] Layer1 has no routable track
[02/22 20:26:44   2825s] [NR-eGR] Layer2 has single uniform track structure
[02/22 20:26:44   2825s] [NR-eGR] Layer3 has single uniform track structure
[02/22 20:26:44   2825s] [NR-eGR] Layer4 has single uniform track structure
[02/22 20:26:44   2825s] [NR-eGR] Layer5 has single uniform track structure
[02/22 20:26:44   2825s] [NR-eGR] Layer6 has single uniform track structure
[02/22 20:26:44   2825s] (I)       numViaLayers=5
[02/22 20:26:44   2825s] (I)       Reading via VIA1_Y for layer: 0 
[02/22 20:26:44   2825s] (I)       Reading via VIA2_small for layer: 1 
[02/22 20:26:44   2825s] (I)       Reading via VIA3_small for layer: 2 
[02/22 20:26:44   2825s] (I)       Reading via VIA4_small for layer: 3 
[02/22 20:26:44   2825s] (I)       Reading via VIATP_X for layer: 4 
[02/22 20:26:44   2825s] (I)       end build via table
[02/22 20:26:44   2825s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=45885 numBumpBlks=0 numBoundaryFakeBlks=0
[02/22 20:26:44   2825s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[02/22 20:26:44   2825s] (I)       readDataFromPlaceDB
[02/22 20:26:44   2825s] (I)       Read net information..
[02/22 20:26:44   2825s] (I)       Read testcase time = 0.030 seconds
[02/22 20:26:44   2825s] 
[02/22 20:26:44   2825s] [NR-eGR] Read numTotalNets=113031  numIgnoredNets=0
[02/22 20:26:44   2825s] (I)       build grid graph start
[02/22 20:26:44   2825s] (I)       build grid graph end
[02/22 20:26:44   2825s] (I)       Model blockage into capacity
[02/22 20:26:44   2825s] (I)       Read numBlocks=45885  numPreroutedWires=0  numCapScreens=0
[02/22 20:26:44   2825s] (I)       blocked area on Layer1 : 0  (0.00%)
[02/22 20:26:44   2825s] (I)       blocked area on Layer2 : 675733687600  (12.42%)
[02/22 20:26:44   2825s] (I)       blocked area on Layer3 : 0  (0.00%)
[02/22 20:26:44   2825s] (I)       blocked area on Layer4 : 0  (0.00%)
[02/22 20:26:44   2825s] (I)       blocked area on Layer5 : 0  (0.00%)
[02/22 20:26:44   2825s] (I)       blocked area on Layer6 : 0  (0.00%)
[02/22 20:26:44   2825s] (I)       Modeling time = 0.030 seconds
[02/22 20:26:44   2825s] 
[02/22 20:26:44   2825s] (I)       totalPins=405939  totalGlobalPin=396655 (97.71%)
[02/22 20:26:44   2825s] (I)       Number of ignored nets = 0
[02/22 20:26:44   2825s] (I)       Number of fixed nets = 0.  Ignored: Yes
[02/22 20:26:44   2825s] (I)       Number of clock nets = 6224.  Ignored: No
[02/22 20:26:44   2825s] (I)       Number of analog nets = 0.  Ignored: Yes
[02/22 20:26:44   2825s] (I)       Number of special nets = 0.  Ignored: Yes
[02/22 20:26:44   2825s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[02/22 20:26:44   2825s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[02/22 20:26:44   2825s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[02/22 20:26:44   2825s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[02/22 20:26:44   2825s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[02/22 20:26:44   2825s] [NR-eGR] There are 6224 clock nets ( 0 with NDR ).
[02/22 20:26:44   2825s] (I)       Before initializing earlyGlobalRoute syMemory usage = 2247.9 MB
[02/22 20:26:44   2825s] (I)       Layer1  viaCost=200.00
[02/22 20:26:44   2825s] (I)       Layer2  viaCost=100.00
[02/22 20:26:44   2825s] (I)       Layer3  viaCost=100.00
[02/22 20:26:44   2825s] (I)       Layer4  viaCost=100.00
[02/22 20:26:44   2825s] (I)       Layer5  viaCost=200.00
[02/22 20:26:44   2825s] (I)       ---------------------Grid Graph Info--------------------
[02/22 20:26:44   2825s] (I)       routing area        :  (0, 0) - (2336670, 2328980)
[02/22 20:26:44   2825s] (I)       core area           :  (3150, 3050) - (2333520, 2325930)
[02/22 20:26:44   2825s] (I)       Site Width          :   630  (dbu)
[02/22 20:26:44   2825s] (I)       Row Height          :  4880  (dbu)
[02/22 20:26:44   2825s] (I)       GCell Width         :  4880  (dbu)
[02/22 20:26:44   2825s] (I)       GCell Height        :  4880  (dbu)
[02/22 20:26:44   2825s] (I)       grid                :   479   477     6
[02/22 20:26:44   2825s] (I)       vertical capacity   :     0  4880     0  4880     0  4880
[02/22 20:26:44   2825s] (I)       horizontal capacity :     0     0  4880     0  4880     0
[02/22 20:26:44   2825s] (I)       Default wire width  :   230   280   280   280   280   440
[02/22 20:26:44   2825s] (I)       Default wire space  :   230   280   280   280   280   460
[02/22 20:26:44   2825s] (I)       Default pitch size  :   460   630   610   630   610  1260
[02/22 20:26:44   2825s] (I)       First Track Coord   :     0   315   610   315   610   945
[02/22 20:26:44   2825s] (I)       Num tracks per GCell:  0.00  7.75  8.00  7.75  8.00  3.87
[02/22 20:26:44   2825s] (I)       Total num of tracks :     0  3709  3817  3709  3817  1854
[02/22 20:26:44   2825s] (I)       Num of masks        :     1     1     1     1     1     1
[02/22 20:26:44   2825s] (I)       Num of trim masks   :     0     0     0     0     0     0
[02/22 20:26:44   2825s] (I)       --------------------------------------------------------
[02/22 20:26:44   2825s] 
[02/22 20:26:44   2825s] [NR-eGR] ============ Routing rule table ============
[02/22 20:26:44   2825s] [NR-eGR] Rule id 0. Nets 113031 
[02/22 20:26:44   2825s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[02/22 20:26:44   2825s] [NR-eGR] Pitch:  L1=460[02/22 20:26:44   2825s] (I)       After initializing earlyGlobalRoute syMemory usage = 2247.9 MB
[02/22 20:26:44   2825s] (I)       Loading and dumping file time : 1.09 seconds
  L2=630  L3=610  L4=630  L5=610  L6=1260
[02/22 20:26:44   2825s] [NR-eGR] ========================================
[02/22 20:26:44   2825s] [NR-eGR] 
[02/22 20:26:44   2825s] (I)       ============= Initialization =============
[02/22 20:26:44   2825s] (I)       total 2D Cap : 7886722 = (3656686 H, 4230036 V)
[02/22 20:26:44   2825s] (I)       ============  Phase 1a Route ============
[02/22 20:26:44   2825s] [NR-eGR] Layer group 1: route 113031 net(s) in layer range [2, 6]
[02/22 20:26:45   2826s] (I)       Phase 1a runs 0.59 seconds
[02/22 20:26:45   2826s] (I)       blkAvoiding Routing :  time=0.08  numBlkSegs=0
[02/22 20:26:45   2826s] (I)       Usage: 1950057 = (956585 H, 993472 V) = (26.16% H, 23.49% V) = (4.668e+06um H, 4.848e+06um V)
[02/22 20:26:45   2826s] (I)       
[02/22 20:26:45   2826s] (I)       ============  Phase 1b Route ============
[02/22 20:26:45   2826s] (I)       Phase 1b runs 0.12 seconds
[02/22 20:26:45   2826s] (I)       Usage: 1950224 = (956696 H, 993528 V) = (26.16% H, 23.49% V) = (4.669e+06um H, 4.848e+06um V)
[02/22 20:26:45   2826s] (I)       
[02/22 20:26:45   2826s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.02% V. EstWL: 9.517093e+06um
[02/22 20:26:45   2826s] (I)       ============  Phase 1c Route ============
[02/22 20:26:45   2826s] (I)       Level2 Grid: 96 x 96
[02/22 20:26:45   2826s] (I)       Phase 1c runs 0.06 seconds
[02/22 20:26:45   2826s] (I)       Usage: 1950224 = (956696 H, 993528 V) = (26.16% H, 23.49% V) = (4.669e+06um H, 4.848e+06um V)
[02/22 20:26:45   2826s] (I)       
[02/22 20:26:45   2826s] (I)       ============  Phase 1d Route ============
[02/22 20:26:45   2827s] (I)       Phase 1d runs 0.28 seconds
[02/22 20:26:45   2827s] (I)       Usage: 1950285 = (956740 H, 993545 V) = (26.16% H, 23.49% V) = (4.669e+06um H, 4.848e+06um V)
[02/22 20:26:45   2827s] (I)       
[02/22 20:26:45   2827s] (I)       ============  Phase 1e Route ============
[02/22 20:26:45   2827s] (I)       Phase 1e runs 0.00 seconds
[02/22 20:26:45   2827s] (I)       Usage: 1950285 = (956740 H, 993545 V) = (26.16% H, 23.49% V) = (4.669e+06um H, 4.848e+06um V)
[02/22 20:26:45   2827s] (I)       
[02/22 20:26:45   2827s] (I)       ============  Phase 1l Route ============
[02/22 20:26:45   2827s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 9.517391e+06um
[02/22 20:26:45   2827s] [NR-eGR] 
[02/22 20:26:46   2827s] (I)       Phase 1l runs 0.55 seconds
[02/22 20:26:46   2827s] (I)       Total Global Routing Runtime: 2.25 seconds
[02/22 20:26:46   2827s] (I)       total 2D Cap : 7886803 = (3656686 H, 4230117 V)
[02/22 20:26:46   2827s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.01% H + 0.04% V
[02/22 20:26:46   2827s] [NR-eGR] Overflow after earlyGlobalRoute 0.01% H + 0.04% V
[02/22 20:26:46   2827s] Local HotSpot Analysis: normalized congestion hotspot area = 0.00/0.00 (max/total hotspot). One area unit = 1 square bin with side length equal to 4 std-cell rows.
[02/22 20:26:46   2827s] 
[02/22 20:26:46   2827s] ** np local hotspot detection info verbose **
[02/22 20:26:46   2827s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[02/22 20:26:46   2827s] level 0: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 88.00 (area is in unit of 4 std-cell row bins)
[02/22 20:26:46   2827s] level 1: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 80.00 (area is in unit of 4 std-cell row bins)
[02/22 20:26:46   2827s] level 2: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 72.00 (area is in unit of 4 std-cell row bins)
[02/22 20:26:46   2827s] 
[02/22 20:26:46   2827s] describeCongestion: hCong = 0.00 vCong = 0.00
[02/22 20:26:46   2827s] (I)       ============= track Assignment ============
[02/22 20:26:46   2827s] (I)       extract Global 3D Wires
[02/22 20:26:46   2827s] (I)       Extract Global WL : time=0.07
[02/22 20:26:46   2827s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer7, numCutBoxes=0)
[02/22 20:26:46   2827s] (I)       Initialization real time=0.00 seconds
[02/22 20:26:48   2830s] (I)       Kernel real time=2.25 seconds
[02/22 20:26:48   2830s] (I)       End Greedy Track Assignment
[02/22 20:26:49   2831s] [NR-eGR] Layer1(MET1)(F) length: 0.000000e+00um, number of vias: 405939
[02/22 20:26:49   2831s] [NR-eGR] Layer2(MET2)(V) length: 2.089920e+06um, number of vias: 574135
[02/22 20:26:49   2831s] [NR-eGR] Layer3(MET3)(H) length: 3.065845e+06um, number of vias: 107874
[02/22 20:26:49   2831s] [NR-eGR] Layer4(MET4)(V) length: 2.365390e+06um, number of vias: 50436
[02/22 20:26:49   2831s] [NR-eGR] Layer5(MET5)(H) length: 1.702003e+06um, number of vias: 7893
[02/22 20:26:49   2831s] [NR-eGR] Layer6(METTP)(V) length: 5.444853e+05um, number of vias: 0
[02/22 20:26:49   2831s] [NR-eGR] Total length: 9.767643e+06um, number of vias: 1146277
[02/22 20:26:49   2831s] End of congRepair (cpu=0:04:52, real=0:01:21)
[02/22 20:26:49   2831s] *** Finishing place_design default flow ***
[02/22 20:26:49   2831s] **ERROR: (IMPSP-9099):	Scan chains exist in this design but are not defined. Placement and timing QoR can be severely impacted in this case!
[02/22 20:26:49   2831s] It is highly recommend to define scan chains either through input scan def (preferred) or create_scan_chain.
[02/22 20:26:50   2831s] ***** Total cpu  0:24:54
[02/22 20:26:50   2831s] ***** Total real time  0:7:58
[02/22 20:26:50   2831s] **place_design ... cpu = 0:24:54, real = 0: 7:58, mem = 2104.6M **
[02/22 20:26:50   2831s] Command spTest is not supported.
[02/22 20:26:50   2831s] 
[02/22 20:26:50   2831s] *** Summary of all messages that are not suppressed in this session:
[02/22 20:26:50   2831s] Severity  ID               Count  Summary                                  
[02/22 20:26:50   2831s] WARNING   IMPDC-1629           1  The default delay limit was set to %d. T...
[02/22 20:26:50   2831s] WARNING   IMPSP-270            4  Cannot find a legal location for MASTER ...
[02/22 20:26:50   2831s] ERROR     IMPSP-9099           2  Scan chains exist in this design but are...
[02/22 20:26:50   2831s] ERROR     IMPSP-2021           2  Could not legalize <%d> instances in the...
[02/22 20:26:50   2831s] WARNING   IMPSP-2040          10  Within search radius %.3f um from center...
[02/22 20:26:50   2831s] *** Message Summary: 15 warning(s), 4 error(s)
[02/22 20:26:50   2831s] 
[02/22 20:26:50   2831s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/22 20:26:50   2831s] UM:                                                                   final
[02/22 20:26:55   2834s] *scInfo: scPctBadScanCell = 82.83%
[02/22 20:26:55   2834s] **ERROR: (IMPSP-9099):	Scan chains exist in this design but are not defined. Placement and timing QoR can be severely impacted in this case!
[02/22 20:26:55   2834s] It is highly recommend to define scan chains either through input scan def (preferred) or create_scan_chain.
[02/22 20:26:55   2834s] *** Starting place_design default flow ***
[02/22 20:26:55   2834s] **INFO: Enable pre-place timing setting for timing analysis
[02/22 20:26:55   2834s] Set Using Default Delay Limit as 101.
[02/22 20:26:55   2834s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[02/22 20:26:55   2834s] Set Default Net Delay as 0 ps.
[02/22 20:26:55   2834s] Set Default Net Load as 0 pF. 
[02/22 20:26:55   2834s] **INFO: Analyzing IO path groups for slack adjustment
[02/22 20:27:03   2842s] Effort level <high> specified for reg2reg_tmp.46557 path_group
[02/22 20:27:03   2842s] #################################################################################
[02/22 20:27:03   2842s] # Design Stage: PreRoute
[02/22 20:27:03   2842s] # Design Name: neo430_top
[02/22 20:27:03   2842s] # Design Mode: 90nm
[02/22 20:27:03   2842s] # Analysis Mode: MMMC Non-OCV 
[02/22 20:27:03   2842s] # Parasitics Mode: No SPEF/RCDB
[02/22 20:27:03   2842s] # Signoff Settings: SI Off 
[02/22 20:27:03   2842s] #################################################################################
[02/22 20:27:05   2845s] Calculate delays in Single mode...
[02/22 20:27:05   2845s] Topological Sorting (CPU = 0:00:00.4, MEM = 2175.9M, InitMEM = 2162.0M)
[02/22 20:27:05   2845s] Updating RC grid for preRoute extraction ...
[02/22 20:27:05   2845s] Initializing multi-corner capacitance tables ... 
[02/22 20:27:05   2845s] Initializing multi-corner resistance tables ...
[02/22 20:27:10   2874s] Total number of fetched objects 115710
[02/22 20:27:10   2874s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[02/22 20:27:10   2876s] End Timing Check Calculation. (CPU Time=0:00:02.1, Real Time=0:00:00.0)
[02/22 20:27:10   2876s] End delay calculation. (MEM=2663.88 CPU=0:00:29.4 REAL=0:00:04.0)
[02/22 20:27:10   2876s] *** CDM Built up (cpu=0:00:34.2  real=0:00:07.0  mem= 2663.9M) ***
[02/22 20:27:20   2885s] **INFO: Disable pre-place timing setting for timing analysis
[02/22 20:27:21   2886s] Set Using Default Delay Limit as 1000.
[02/22 20:27:21   2886s] Set Default Net Delay as 1000 ps.
[02/22 20:27:21   2886s] Set Default Net Load as 0.5 pF. 
[02/22 20:27:21   2886s] Deleted 0 physical inst  (cell - / prefix -).
[02/22 20:27:21   2886s] Did not delete 56644 physical insts as they were marked preplaced.
[02/22 20:27:21   2886s] *** Starting "NanoPlace(TM) placement v#1 (mem=2648.1M)" ...
[02/22 20:27:25   2891s] *** Build Buffered Sizing Timing Model
[02/22 20:27:25   2891s] (cpu=0:00:04.2 mem=2648.1M) ***
[02/22 20:27:26   2891s] *** Build Virtual Sizing Timing Model
[02/22 20:27:26   2891s] (cpu=0:00:05.0 mem=2648.1M) ***
[02/22 20:27:26   2891s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
[02/22 20:27:26   2891s] Scan chains were not defined.
[02/22 20:27:26   2892s] #std cell=169577 (56644 fixed + 112933 movable) #block=0 (0 floating + 0 preplaced)
[02/22 20:27:26   2892s] #ioInst=0 #net=113195 #term=406277 #term/net=3.59, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=174
[02/22 20:27:26   2892s] stdCell: 169577 single + 0 double + 0 multi
[02/22 20:27:26   2892s] Total standard cell length = 811.9572 (mm), area = 3.9624 (mm^2)
[02/22 20:27:26   2892s] Core basic site is core
[02/22 20:27:26   2892s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/22 20:27:28   2893s] Initialize ViaPillar Halo for 56644 instances.
[02/22 20:27:28   2893s] Apply auto density screen in pre-place stage.
[02/22 20:27:28   2894s] Auto density screen increases utilization from 0.907 to 0.907
[02/22 20:27:28   2894s] Auto density screen runtime: cpu = 0:00:00.3 real = 0:00:00.0 mem = 2648.1M
[02/22 20:27:28   2894s] Average module density = 0.907.
[02/22 20:27:28   2894s] Density for the design = 0.907.
[02/22 20:27:28   2894s]        = stdcell_area 1232177 sites (3788205 um^2) / alloc_area 1358885 sites (4177755 um^2).
[02/22 20:27:28   2894s] Pin Density = 0.2307.
[02/22 20:27:28   2894s]             = total # of pins 406277 / total area 1760724.
[02/22 20:27:29   2894s] Initial padding reaches pin density 0.778 for top
[02/22 20:27:29   2894s] Initial padding increases density from 0.907 to 0.950 for top
[02/22 20:27:29   2894s] Enabling multi-CPU acceleration with 8 CPU(s) for placement
[02/22 20:27:29   2894s] === lastAutoLevel = 10 
[02/22 20:27:29   2894s] Found multi-fanin net twi_sda_io
[02/22 20:27:29   2894s] Found multi-fanin net twi_scl_io
[02/22 20:27:29   2894s] Found 2 (out of 113195) multi-fanin nets.
[02/22 20:27:47   2923s] Clock gating cells determined by native netlist tracing.
[02/22 20:27:47   2924s] Effort level <high> specified for reg2reg path_group
[02/22 20:27:49   2926s] Effort level <high> specified for reg2cgate path_group
[02/22 20:27:53   2941s] Iteration  1: Total net bbox = 4.974e-06 (3.80e-06 1.17e-06)
[02/22 20:27:53   2941s]               Est.  stn bbox = 5.380e-06 (4.10e-06 1.28e-06)
[02/22 20:27:53   2941s]               cpu = 0:00:00.5 real = 0:00:00.0 mem = 2343.5M
[02/22 20:27:53   2941s] Iteration  2: Total net bbox = 4.974e-06 (3.80e-06 1.17e-06)
[02/22 20:27:53   2941s]               Est.  stn bbox = 5.380e-06 (4.10e-06 1.28e-06)
[02/22 20:27:53   2941s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 2345.2M
[02/22 20:27:55   2951s] Iteration  3: Total net bbox = 6.314e+03 (3.25e+03 3.06e+03)
[02/22 20:27:55   2951s]               Est.  stn bbox = 8.734e+03 (4.52e+03 4.21e+03)
[02/22 20:27:55   2951s]               cpu = 0:00:10.0 real = 0:00:02.0 mem = 2494.4M
[02/22 20:27:55   2951s] Total number of setup views is 1.
[02/22 20:27:55   2951s] Total number of active setup views is 1.
[02/22 20:27:55   2951s] Active setup views:
[02/22 20:27:55   2951s]     default_emulate_view
[02/22 20:28:08   3018s] Iteration  4: Total net bbox = 2.743e+06 (7.61e+05 1.98e+06)
[02/22 20:28:08   3018s]               Est.  stn bbox = 4.492e+06 (1.34e+06 3.16e+06)
[02/22 20:28:08   3018s]               cpu = 0:01:07 real = 0:00:13.0 mem = 2494.4M
[02/22 20:28:21   3087s] Iteration  5: Total net bbox = 3.218e+06 (1.35e+06 1.87e+06)
[02/22 20:28:21   3087s]               Est.  stn bbox = 5.415e+06 (2.19e+06 3.22e+06)
[02/22 20:28:21   3087s]               cpu = 0:01:09 real = 0:00:13.0 mem = 2494.4M
[02/22 20:28:40   3183s] Iteration  6: Total net bbox = 5.319e+06 (2.12e+06 3.20e+06)
[02/22 20:28:40   3183s]               Est.  stn bbox = 8.141e+06 (3.21e+06 4.93e+06)
[02/22 20:28:40   3183s]               cpu = 0:01:33 real = 0:00:16.0 mem = 2534.6M
[02/22 20:28:40   3184s] 
[02/22 20:28:40   3184s] Iteration  7: Total net bbox = 6.091e+06 (2.54e+06 3.55e+06)
[02/22 20:28:40   3184s]               Est.  stn bbox = 8.916e+06 (3.63e+06 5.29e+06)
[02/22 20:28:40   3184s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 2406.6M
[02/22 20:29:05   3227s] nrCritNet: 1.69% ( 1918 / 113195 ) cutoffSlk: -0.1ps stdDelay: 36.4ps
[02/22 20:29:28   3267s] nrCritNet: 0.63% ( 715 / 113195 ) cutoffSlk: -1.5ps stdDelay: 36.4ps
[02/22 20:29:28   3268s] Iteration  8: Total net bbox = 6.103e+06 (2.54e+06 3.56e+06)
[02/22 20:29:28   3268s]               Est.  stn bbox = 8.929e+06 (3.63e+06 5.30e+06)
[02/22 20:29:28   3268s]               cpu = 0:01:24 real = 0:00:48.0 mem = 2317.2M
[02/22 20:29:47   3368s] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 8.
[02/22 20:29:48   3369s] Congestion driven padding in post-place stage.
[02/22 20:29:49   3369s] Congestion driven padding increases utilization from 0.991 to 0.991
[02/22 20:29:49   3369s] Congestion driven padding runtime: cpu = 0:00:00.5 real = 0:00:01.0 mem = 2402.6M
[02/22 20:29:59   3422s] Iteration  9: Total net bbox = 6.021e+06 (2.63e+06 3.39e+06)
[02/22 20:29:59   3422s]               Est.  stn bbox = 8.859e+06 (3.75e+06 5.11e+06)
[02/22 20:29:59   3422s]               cpu = 0:02:35 real = 0:00:31.0 mem = 2402.6M
[02/22 20:30:25   3467s] nrCritNet: 0.78% ( 885 / 113195 ) cutoffSlk: -0.1ps stdDelay: 36.4ps
[02/22 20:30:49   3510s] nrCritNet: 0.02% ( 28 / 113195 ) cutoffSlk: -7.0ps stdDelay: 36.4ps
[02/22 20:30:49   3510s] Iteration 10: Total net bbox = 6.082e+06 (2.67e+06 3.41e+06)
[02/22 20:30:49   3510s]               Est.  stn bbox = 8.924e+06 (3.79e+06 5.13e+06)
[02/22 20:30:49   3510s]               cpu = 0:01:27 real = 0:00:50.0 mem = 2315.3M
[02/22 20:31:13   3634s] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 8.
[02/22 20:31:14   3635s] Congestion driven padding in post-place stage.
[02/22 20:31:15   3635s] Congestion driven padding increases utilization from 0.991 to 0.991
[02/22 20:31:15   3635s] Congestion driven padding runtime: cpu = 0:00:00.6 real = 0:00:01.0 mem = 2403.0M
[02/22 20:31:23   3673s] Iteration 11: Total net bbox = 6.167e+06 (2.72e+06 3.45e+06)
[02/22 20:31:23   3673s]               Est.  stn bbox = 9.018e+06 (3.85e+06 5.16e+06)
[02/22 20:31:23   3673s]               cpu = 0:02:43 real = 0:00:34.0 mem = 2410.1M
[02/22 20:31:48   3717s] nrCritNet: 0.45% ( 511 / 113195 ) cutoffSlk: -0.1ps stdDelay: 36.4ps
[02/22 20:32:11   3756s] nrCritNet: 0.00% ( 0 / 113195 ) cutoffSlk: 214748364.7ps stdDelay: 36.4ps
[02/22 20:32:11   3756s] Iteration 12: Total net bbox = 6.251e+06 (2.76e+06 3.49e+06)
[02/22 20:32:11   3756s]               Est.  stn bbox = 9.107e+06 (3.90e+06 5.21e+06)
[02/22 20:32:11   3756s]               cpu = 0:01:23 real = 0:00:48.0 mem = 2311.6M
[02/22 20:32:33   3867s] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 8.
[02/22 20:32:35   3869s] Congestion driven padding in post-place stage.
[02/22 20:32:36   3870s] Congestion driven padding increases utilization from 0.991 to 0.991
[02/22 20:32:36   3870s] Congestion driven padding runtime: cpu = 0:00:00.7 real = 0:00:01.0 mem = 2404.6M
[02/22 20:32:42   3896s] Iteration 13: Total net bbox = 6.257e+06 (2.78e+06 3.47e+06)
[02/22 20:32:42   3896s]               Est.  stn bbox = 9.132e+06 (3.93e+06 5.20e+06)
[02/22 20:32:42   3896s]               cpu = 0:02:20 real = 0:00:31.0 mem = 2417.0M
[02/22 20:32:42   3897s] Iteration 14: Total net bbox = 6.257e+06 (2.78e+06 3.47e+06)
[02/22 20:32:42   3897s]               Est.  stn bbox = 9.132e+06 (3.93e+06 5.20e+06)
[02/22 20:32:42   3897s]               cpu = 0:00:00.2 real = 0:00:00.0 mem = 2417.0M
[02/22 20:33:06   4003s] Iteration 15: Total net bbox = 6.545e+06 (2.90e+06 3.65e+06)
[02/22 20:33:06   4003s]               Est.  stn bbox = 9.425e+06 (4.05e+06 5.37e+06)
[02/22 20:33:06   4003s]               cpu = 0:01:47 real = 0:00:24.0 mem = 2425.4M
[02/22 20:33:07   4004s] Iteration 16: Total net bbox = 6.545e+06 (2.90e+06 3.65e+06)
[02/22 20:33:07   4004s]               Est.  stn bbox = 9.425e+06 (4.05e+06 5.37e+06)
[02/22 20:33:07   4004s]               cpu = 0:00:00.2 real = 0:00:01.0 mem = 2425.4M
[02/22 20:33:07   4004s] Iteration 17: Total net bbox = 6.545e+06 (2.90e+06 3.65e+06)
[02/22 20:33:07   4004s]               Est.  stn bbox = 9.425e+06 (4.05e+06 5.37e+06)
[02/22 20:33:07   4004s]               cpu = 0:00:00.2 real = 0:00:00.0 mem = 2425.4M
[02/22 20:33:07   4004s] *** cost = 6.545e+06 (2.90e+06 3.65e+06) (cpu for global=0:18:00) real=0:05:20***
[02/22 20:33:07   4004s] Placement multithread real runtime: 0:05:20 with 8 threads.
[02/22 20:33:07   4004s] Info: 6223 clock gating cells identified, 6223 (on average) moved
[02/22 20:33:09   4006s] neo430_top
[02/22 20:33:10   4007s] Core Placement runtime cpu: 0:13:17 real: 0:02:36
[02/22 20:33:10   4007s] #spOpts: mergeVia=F 
[02/22 20:33:10   4007s] Core basic site is core
[02/22 20:33:10   4007s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/22 20:33:12   4009s] Initialize ViaPillar Halo for 56644 instances.
[02/22 20:33:12   4009s] **WARN: (IMPSP-270):	Cannot find a legal location for MASTER CELL 'INX20'.
[02/22 20:33:12   4009s] Type 'man IMPSP-270' for more detail.
[02/22 20:33:12   4009s] **WARN: (IMPSP-270):	Cannot find a legal location for MASTER CELL 'BUX20'.
[02/22 20:33:12   4009s] Type 'man IMPSP-270' for more detail.
[02/22 20:33:12   4009s] *** Starting place_detail (1:06:49 mem=2160.6M) ***
[02/22 20:33:12   4009s] Total net bbox length = 6.545e+06 (2.899e+06 3.645e+06) (ext = 6.275e+05)
[02/22 20:33:12   4009s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/22 20:33:12   4009s] Starting refinePlace ...
[02/22 20:33:12   4009s] default core: bins with density >  0.75 = 36.9 % ( 868 / 2352 )
[02/22 20:33:12   4009s] Density distribution unevenness ratio = 3.292%
[02/22 20:33:14   4016s]   Spread Effort: high, pre-route mode, useDDP on.
[02/22 20:33:14   4016s] [CPU] RefinePlace/preRPlace (cpu=0:00:06.5, real=0:00:02.0, mem=2174.2MB) @(1:06:50 - 1:06:56).
[02/22 20:33:14   4016s] Move report: preRPlace moves 112933 insts, mean move: 7.29 um, max move: 221.10 um
[02/22 20:33:14   4016s] 	Max move on inst (neo430_imem_inst/imem_file_ram_h_reg[224][3]): (1216.80, 1622.34) --> (1437.03, 1623.21)
[02/22 20:33:14   4016s] 	Length: 17 sites, height: 1 rows, site name: core, cell type: DFRQX1
[02/22 20:33:14   4016s] 	Violation at original loc: Placement Blockage Violation
[02/22 20:33:14   4016s] wireLenOptFixPriorityInst 0 inst fixed
[02/22 20:33:14   4016s] tweakage running in 8 threads.
[02/22 20:33:14   4016s] Placement tweakage begins.
[02/22 20:33:15   4017s] wire length = 1.021e+07
[02/22 20:33:28   4033s] wire length = 9.723e+06
[02/22 20:33:29   4033s] Placement tweakage ends.
[02/22 20:33:29   4033s] Move report: tweak moves 46419 insts, mean move: 13.05 um, max move: 73.22 um
[02/22 20:33:29   4033s] 	Max move on inst (neo430_imem_inst/imem_file_ram_h_reg[1059][6]): (39.06, 90.89) --> (78.12, 125.05)
[02/22 20:33:29   4033s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:17.8, real=0:00:15.0, mem=2189.7MB) @(1:06:56 - 1:07:14).
[02/22 20:33:33   4038s] **WARN: (IMPSP-2040):	Within search radius 624.640 um from center (1359.540 1837.930), there is no legal location for instance "g11181" ( cell: "BUX20" ) due to "Region_Fence_Violation".
[02/22 20:33:33   4038s] Most likely the library cell is bad or layout within that area has no legal location available.  Correct the design area or the layout of cell to resolve this error.
[02/22 20:33:33   4038s] 
[02/22 20:33:33   4038s] **WARN: (IMPSP-2040):	Within search radius 624.640 um from center (1403.010 1930.650), there is no legal location for instance "g11189" ( cell: "BUX20" ) due to "Region_Fence_Violation".
[02/22 20:33:33   4038s] Most likely the library cell is bad or layout within that area has no legal location available.  Correct the design area or the layout of cell to resolve this error.
[02/22 20:33:33   4038s] 
[02/22 20:33:33   4038s] **WARN: (IMPSP-2040):	Within search radius 624.640 um from center (1437.030 2072.170), there is no legal location for instance "g11179" ( cell: "BUX20" ) due to "Region_Fence_Violation".
[02/22 20:33:33   4038s] Most likely the library cell is bad or layout within that area has no legal location available.  Correct the design area or the layout of cell to resolve this error.
[02/22 20:33:33   4038s] 
[02/22 20:33:33   4038s] **WARN: (IMPSP-2040):	Within search radius 624.640 um from center (1438.920 1959.930), there is no legal location for instance "g11170" ( cell: "BUX20" ) due to "Region_Fence_Violation".
[02/22 20:33:33   4038s] Most likely the library cell is bad or layout within that area has no legal location available.  Correct the design area or the layout of cell to resolve this error.
[02/22 20:33:33   4038s] 
[02/22 20:33:33   4038s] **WARN: (IMPSP-2040):	Within search radius 624.640 um from center (376.110 417.850), there is no legal location for instance "neo430_imem_inst/g199249" ( cell: "INX20" ) due to "Region_Fence_Violation".
[02/22 20:33:33   4038s] Most likely the library cell is bad or layout within that area has no legal location available.  Correct the design area or the layout of cell to resolve this error.
[02/22 20:33:33   4038s] 
[02/22 20:33:33   4038s] Move report: legalization moves 64993 insts, mean move: 6.47 um, max move: 66.46 um
[02/22 20:33:33   4038s] 	Max move on inst (neo430_dmem_inst/dmem_file_h_reg[305][3]): (2322.18, 881.45) --> (2265.48, 891.21)
[02/22 20:33:33   4038s] [CPU] RefinePlace/Legalization (cpu=0:00:04.3, real=0:00:04.0, mem=2189.7MB) @(1:07:14 - 1:07:18).
[02/22 20:33:33   4038s] **ERROR: (IMPSP-2021):	Could not legalize <5> instances in the design. Check warning message IMPSP-270, IMPSP-452, IMPSP-2024, IMPSP-2039, IMPSP-2040, IMPSP-2042 or IMPSP-2020 in log file for more details.
[02/22 20:33:33   4038s] Type 'man IMPSP-2021' for more detail.
[02/22 20:33:33   4038s] Move report: Detail placement moves 112933 insts, mean move: 12.87 um, max move: 221.10 um
[02/22 20:33:33   4038s] 	Max move on inst (neo430_imem_inst/imem_file_ram_h_reg[224][3]): (1216.80, 1622.34) --> (1437.03, 1623.21)
[02/22 20:33:33   4038s] 	Runtime: CPU: 0:00:28.7 REAL: 0:00:21.0 MEM: 2189.7MB
[02/22 20:33:33   4038s] Statistics of distance of Instance movement in refine placement:
[02/22 20:33:33   4038s]   maximum (X+Y) =       221.10 um
[02/22 20:33:33   4038s]   inst (neo430_imem_inst/imem_file_ram_h_reg[224][3]) with max move: (1216.8, 1622.34) -> (1437.03, 1623.21)
[02/22 20:33:33   4038s]   mean    (X+Y) =        12.87 um
[02/22 20:33:33   4038s] Total instances flipped for WireLenOpt: 23555
[02/22 20:33:33   4038s] Summary Report:
[02/22 20:33:33   4038s] Instances move: 112933 (out of 112933 movable)
[02/22 20:33:33   4038s] Instances flipped: 0
[02/22 20:33:33   4038s] Mean displacement: 12.87 um
[02/22 20:33:33   4038s] Max displacement: 221.10 um (Instance: neo430_imem_inst/imem_file_ram_h_reg[224][3]) ([02/22 20:33:33   4038s] Total instances moved : 112933
1216.8, 1622.34) -> (1437.03, 1623.21)
[02/22 20:33:33   4038s] 	Length: 17 sites, height: 1 rows, site name: core, cell type: DFRQX1
[02/22 20:33:33   4038s] 	Violation at original loc: Placement Blockage Violation
[02/22 20:33:33   4038s] Total net bbox length = 7.056e+06 (3.318e+06 3.738e+06) (ext = 6.268e+05)
[02/22 20:33:33   4038s] [CPU] RefinePlace/total (cpu=0:00:28.9, real=0:00:21.0, mem=2189.7MB) @(1:06:49 - 1:07:18).
[02/22 20:33:33   4038s] Runtime: CPU: 0:00:28.9 REAL: 0:00:21.0 MEM: 2189.7MB
[02/22 20:33:33   4038s] *** Finished place_detail (1:07:18 mem=2189.7M) ***
[02/22 20:33:33   4038s] *** End of Placement (cpu=0:19:12, real=0:06:12, mem=2189.7M) ***
[02/22 20:33:33   4038s] #spOpts: mergeVia=F 
[02/22 20:33:33   4038s] Core basic site is core
[02/22 20:33:33   4038s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/22 20:33:35   4040s] Initialize ViaPillar Halo for 56644 instances.
[02/22 20:33:35   4040s] default core: bins with density >  0.75 = 40.4 % ( 951 / 2352 )
[02/22 20:33:35   4040s] Density distribution unevenness ratio = 3.362%
[02/22 20:33:35   4040s] *** Free Virtual Timing Model ...(mem=2189.7M)
[02/22 20:33:35   4040s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/22 20:33:35   4040s] UM:                                                                   final
[02/22 20:33:35   4040s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/22 20:33:35   4040s] UM:                                                                   global_place
[02/22 20:33:36   4041s] congRepair options: -clkGateAware 1 -rplaceIncrNPClkGateAwareMode 4.
[02/22 20:33:36   4041s] Starting congestion repair ...
[02/22 20:33:36   4041s] (I)       Reading DB...
[02/22 20:33:36   4042s] (I)       congestionReportName   : 
[02/22 20:33:36   4042s] (I)       layerRangeFor2DCongestion : 
[02/22 20:33:36   4042s] (I)       buildTerm2TermWires    : 1
[02/22 20:33:36   4042s] (I)       doTrackAssignment      : 1
[02/22 20:33:36   4042s] (I)       dumpBookshelfFiles     : 0
[02/22 20:33:36   4042s] (I)       numThreads             : 0
[02/22 20:33:36   4042s] (I)       honorPin               : false
[02/22 20:33:36   4042s] (I)       honorPinGuide          : true
[02/22 20:33:36   4042s] (I)       honorPartition         : false
[02/22 20:33:36   4042s] [NR-eGR] honorMsvRouteConstraint: false
[02/22 20:33:36   4042s] (I)       allowPartitionCrossover: false
[02/22 20:33:36   4042s] (I)       honorSingleEntry       : true
[02/22 20:33:36   4042s] (I)       honorSingleEntryStrong : true
[02/22 20:33:36   4042s] (I)       handleViaSpacingRule   : false
[02/22 20:33:36   4042s] (I)       handleEolSpacingRule   : false
[02/22 20:33:36   4042s] (I)       PDConstraint           : none
[02/22 20:33:36   4042s] (I)       expBetterNDRHandling   : false
[02/22 20:33:36   4042s] (I)       routingEffortLevel     : 3
[02/22 20:33:36   4042s] (I)       [02/22 20:33:36   4042s] [NR-eGR] honorClockSpecNDR      : 0
effortLevel            : standard
[02/22 20:33:36   4042s] (I)       relaxedTopLayerCeiling : 127
[02/22 20:33:36   4042s] (I)       relaxedBottomLayerFloor: 2
[02/22 20:33:36   4042s] (I)       numRowsPerGCell        : 1
[02/22 20:33:36   4042s] (I)       speedUpLargeDesign     : 0
[02/22 20:33:36   4042s] (I)       [02/22 20:33:36   4042s] [NR-eGR] minRouteLayer          : 2
[02/22 20:33:36   4042s] [NR-eGR] maxRouteLayer          : 127
speedUpBlkViolationClean: 1
[02/22 20:33:36   4042s] (I)       multiThreadingTA       : 1
[02/22 20:33:36   4042s] (I)       blockedPinEscape       : 1
[02/22 20:33:36   4042s] (I)       blkAwareLayerSwitching : 1
[02/22 20:33:36   4042s] (I)       betterClockWireModeling: 1
[02/22 20:33:36   4042s] (I)       optimizationMode       : false
[02/22 20:33:36   4042s] (I)       routeSecondPG          : false
[02/22 20:33:36   4042s] (I)       scenicRatioForLayerRelax: 0.00
[02/22 20:33:36   4042s] (I)       detourLimitForLayerRelax: 0.00
[02/22 20:33:36   4042s] (I)       punchThroughDistance   : 500.00
[02/22 20:33:36   4042s] (I)       scenicBound            : 1.15
[02/22 20:33:36   4042s] (I)       maxScenicToAvoidBlk    : 100.00
[02/22 20:33:36   4042s] (I)       source-to-sink ratio   : 0.00
[02/22 20:33:36   4042s] (I)       targetCongestionRatioH : 1.00
[02/22 20:33:36   4042s] (I)       targetCongestionRatioV : 1.00
[02/22 20:33:36   4042s] (I)       layerCongestionRatio   : 0.70
[02/22 20:33:36   4042s] (I)       m1CongestionRatio      : 0.10
[02/22 20:33:36   4042s] (I)       m2m3CongestionRatio    : 0.70
[02/22 20:33:36   4042s] (I)       localRouteEffort       : 1.00
[02/22 20:33:36   4042s] (I)       numSitesBlockedByOneVia: 8.00
[02/22 20:33:36   4042s] (I)       supplyScaleFactorH     : 1.00
[02/22 20:33:36   4042s] (I)       supplyScaleFactorV     : 1.00
[02/22 20:33:36   4042s] (I)       highlight3DOverflowFactor: 0.00
[02/22 20:33:36   4042s] (I)       doubleCutViaModelingRatio: 0.00
[02/22 20:33:36   4042s] (I)       blockTrack             : 
[02/22 20:33:36   4042s] (I)       routeVias              : 
[02/22 20:33:36   4042s] (I)       readTROption           : true
[02/22 20:33:36   4042s] (I)       extraSpacingFactor     : 1.00
[02/22 20:33:36   4042s] (I)       routeSelectedNetsOnly  : false
[02/22 20:33:36   4042s] (I)       clkNetUseMaxDemand     : false
[02/22 20:33:36   4042s] (I)       extraDemandForClocks   : 0
[02/22 20:33:36   4042s] (I)       demoteLayerScenicScale : 1.00
[02/22 20:33:36   4042s] (I)       nonpreferLayerCostScale : 1.00
[02/22 20:33:36   4042s] (I)       before initializing RouteDB syMemory usage = 2273.7 MB
[02/22 20:33:36   4042s] (I)       starting read tracks
[02/22 20:33:36   4042s] (I)       build grid graph
[02/22 20:33:36   4042s] (I)       build grid graph start
[02/22 20:33:36   4042s] [NR-eGR] numTracksPerClockWire  : 0
[02/22 20:33:36   4042s] (I)       build grid graph end
[02/22 20:33:36   4042s] [NR-eGR] Layer1 has no routable track
[02/22 20:33:36   4042s] [NR-eGR] Layer2 has single uniform track structure
[02/22 20:33:36   4042s] [NR-eGR] Layer3 has single uniform track structure
[02/22 20:33:36   4042s] [NR-eGR] Layer4 has single uniform track structure
[02/22 20:33:36   4042s] [NR-eGR] Layer5 has single uniform track structure
[02/22 20:33:36   4042s] [NR-eGR] Layer6 has single uniform track structure
[02/22 20:33:36   4042s] (I)       numViaLayers=5
[02/22 20:33:36   4042s] (I)       Reading via VIA1_Y for layer: 0 
[02/22 20:33:36   4042s] (I)       Reading via VIA2_small for layer: 1 
[02/22 20:33:36   4042s] (I)       Reading via VIA3_small for layer: 2 
[02/22 20:33:36   4042s] (I)       Reading via VIA4_small for layer: 3 
[02/22 20:33:36   4042s] (I)       Reading via VIATP_X for layer: 4 
[02/22 20:33:36   4042s] (I)       end build via table
[02/22 20:33:37   4042s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=45885 numBumpBlks=0 numBoundaryFakeBlks=0
[02/22 20:33:37   4042s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[02/22 20:33:37   4042s] (I)       readDataFromPlaceDB
[02/22 20:33:37   4042s] (I)       Read net information..
[02/22 20:33:37   4042s] (I)       Read testcase time = 0.040 seconds
[02/22 20:33:37   4042s] 
[02/22 20:33:37   4042s] [NR-eGR] Read numTotalNets=113031  numIgnoredNets=0
[02/22 20:33:37   4042s] (I)       build grid graph start
[02/22 20:33:37   4042s] (I)       build grid graph end
[02/22 20:33:37   4042s] (I)       Model blockage into capacity
[02/22 20:33:37   4042s] (I)       Read numBlocks=45885  numPreroutedWires=0  numCapScreens=0
[02/22 20:33:37   4042s] (I)       blocked area on Layer1 : 0  (0.00%)
[02/22 20:33:37   4042s] (I)       blocked area on Layer2 : 675733687600  (12.42%)
[02/22 20:33:37   4042s] (I)       blocked area on Layer3 : 0  (0.00%)
[02/22 20:33:37   4042s] (I)       blocked area on Layer4 : 0  (0.00%)
[02/22 20:33:37   4042s] (I)       blocked area on Layer5 : 0  (0.00%)
[02/22 20:33:37   4042s] (I)       blocked area on Layer6 : 0  (0.00%)
[02/22 20:33:37   4042s] (I)       Modeling time = 0.050 seconds
[02/22 20:33:37   4042s] 
[02/22 20:33:37   4042s] (I)       totalPins=405939  totalGlobalPin=395316 (97.38%)
[02/22 20:33:37   4042s] (I)       Number of ignored nets = 0
[02/22 20:33:37   4042s] (I)       Number of fixed nets = 0.  Ignored: Yes
[02/22 20:33:37   4042s] (I)       Number of clock nets = 6224.  Ignored: No
[02/22 20:33:37   4042s] (I)       Number of analog nets = 0.  Ignored: Yes
[02/22 20:33:37   4042s] (I)       Number of special nets = 0.  Ignored: Yes
[02/22 20:33:37   4042s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[02/22 20:33:37   4042s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[02/22 20:33:37   4042s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[02/22 20:33:37   4042s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[02/22 20:33:37   4042s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[02/22 20:33:37   4042s] [NR-eGR] There are 6224 clock nets ( 0 with NDR ).
[02/22 20:33:37   4042s] (I)       Before initializing earlyGlobalRoute syMemory usage = 2291.8 MB
[02/22 20:33:37   4042s] (I)       Layer1  viaCost=200.00
[02/22 20:33:37   4042s] (I)       Layer2  viaCost=100.00
[02/22 20:33:37   4042s] (I)       Layer3  viaCost=100.00
[02/22 20:33:37   4042s] (I)       Layer4  viaCost=100.00
[02/22 20:33:37   4042s] (I)       Layer5  viaCost=200.00
[02/22 20:33:37   4042s] (I)       ---------------------Grid Graph Info--------------------
[02/22 20:33:37   4042s] (I)       routing area        :  (0, 0) - (2336670, 2328980)
[02/22 20:33:37   4042s] (I)       core area           :  (3150, 3050) - (2333520, 2325930)
[02/22 20:33:37   4042s] (I)       Site Width          :   630  (dbu)
[02/22 20:33:37   4042s] (I)       Row Height          :  4880  (dbu)
[02/22 20:33:37   4042s] (I)       GCell Width         :  4880  (dbu)
[02/22 20:33:37   4042s] (I)       GCell Height        :  4880  (dbu)
[02/22 20:33:37   4042s] (I)       grid                :   479   477     6
[02/22 20:33:37   4042s] (I)       vertical capacity   :     0  4880     0  4880     0  4880
[02/22 20:33:37   4042s] (I)       horizontal capacity :     0     0  4880     0  4880     0
[02/22 20:33:37   4042s] (I)       Default wire width  :   230   280   280   280   280   440
[02/22 20:33:37   4042s] (I)       Default wire space  :   230   280   280   280   280   460
[02/22 20:33:37   4042s] (I)       Default pitch size  :   460   630   610   630   610  1260
[02/22 20:33:37   4042s] (I)       First Track Coord   :     0   315   610   315   610   945
[02/22 20:33:37   4042s] (I)       Num tracks per GCell:  0.00  7.75  8.00  7.75  8.00  3.87
[02/22 20:33:37   4042s] (I)       Total num of tracks :     0  3709  3817  3709  3817  1854
[02/22 20:33:37   4042s] (I)       Num of masks        :     1     1     1     1     1     1
[02/22 20:33:37   4042s] (I)       Num of trim masks   :     0     0     0     0     0     0
[02/22 20:33:37   4042s] (I)       --------------------------------------------------------
[02/22 20:33:37   4042s] 
[02/22 20:33:37   4042s] [NR-eGR] ============ Routing rule table ============
[02/22 20:33:37   4042s] [NR-eGR] Rule id 0. Nets 113031 
[02/22 20:33:37   4042s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[02/22 20:33:37   4042s] [NR-eGR] Pitch:  L1=460  L2=630  L3=610  L4=630  L5=610[02/22 20:33:37   4042s] (I)       After initializing earlyGlobalRoute syMemory usage = 2291.8 MB
[02/22 20:33:37   4042s] (I)       Loading and dumping file time : 1.09 seconds
  L6=1260
[02/22 20:33:37   4042s] [NR-eGR] ========================================
[02/22 20:33:37   4042s] [NR-eGR] 
[02/22 20:33:37   4042s] (I)       ============= Initialization =============
[02/22 20:33:37   4042s] (I)       total 2D Cap : 7886722 = (3656686 H, 4230036 V)
[02/22 20:33:37   4042s] (I)       ============  Phase 1a Route ============
[02/22 20:33:37   4042s] [NR-eGR] Layer group 1: route 113031 net(s) in layer range [2, 6]
[02/22 20:33:38   4043s] (I)       Phase 1a runs 0.84 seconds
[02/22 20:33:38   4043s] (I)       blkAvoiding Routing :  time=0.14  numBlkSegs=0
[02/22 20:33:38   4043s] (I)       Usage: 1987435 = (970015 H, 1017420 V) = (26.53% H, 24.05% V) = (4.734e+06um H, 4.965e+06um V)
[02/22 20:33:38   4043s] (I)       
[02/22 20:33:38   4043s] (I)       ============  Phase 1b Route ============
[02/22 20:33:38   4043s] (I)       Phase 1b runs 0.20 seconds
[02/22 20:33:38   4043s] (I)       Usage: 1987812 = (970194 H, 1017618 V) = (26.53% H, 24.06% V) = (4.735e+06um H, 4.966e+06um V)
[02/22 20:33:38   4043s] (I)       
[02/22 20:33:38   4043s] (I)       earlyGlobalRoute overflow of layer group 1: 0.10% H + 0.03% V. EstWL: 9.700523e+06um
[02/22 20:33:38   4043s] (I)       ============  Phase 1c Route ============
[02/22 20:33:38   4043s] (I)       Level2 Grid: 96 x 96
[02/22 20:33:39   4044s] (I)       Phase 1c runs 0.09 seconds
[02/22 20:33:39   4044s] (I)       Usage: 1987812 = (970194 H, 1017618 V) = (26.53% H, 24.06% V) = (4.735e+06um H, 4.966e+06um V)
[02/22 20:33:39   4044s] (I)       
[02/22 20:33:39   4044s] (I)       ============  Phase 1d Route ============
[02/22 20:33:39   4044s] (I)       Phase 1d runs 0.22 seconds
[02/22 20:33:39   4044s] (I)       Usage: 1987961 = (970176 H, 1017785 V) = (26.53% H, 24.06% V) = (4.734e+06um H, 4.967e+06um V)
[02/22 20:33:39   4044s] (I)       
[02/22 20:33:39   4044s] (I)       ============  Phase 1e Route ============
[02/22 20:33:39   4044s] (I)       Phase 1e runs 0.00 seconds
[02/22 20:33:39   4044s] (I)       Usage: 1987961 = (970176 H, 1017785 V) = (26.53% H, 24.06% V) = (4.734e+06um H, 4.967e+06um V)
[02/22 20:33:39   4044s] (I)       
[02/22 20:33:39   4044s] (I)       ============  Phase 1l Route ============
[02/22 20:33:39   4044s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.05% H + 0.02% V. EstWL: 9.701250e+06um
[02/22 20:33:39   4044s] [NR-eGR] 
[02/22 20:33:40   4045s] (I)       Phase 1l runs 0.71 seconds
[02/22 20:33:40   4045s] (I)       Total Global Routing Runtime: 2.97 seconds
[02/22 20:33:40   4045s] (I)       total 2D Cap : 7886803 = (3656686 H, 4230117 V)
[02/22 20:33:40   4045s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.10% H + 0.05% V
[02/22 20:33:40   4045s] [NR-eGR] Overflow after earlyGlobalRoute 0.14% H + 0.06% V
[02/22 20:33:40   4045s] Local HotSpot Analysis: normalized congestion hotspot area = 30.89/37.70 (max/total hotspot). One area unit = 1 square bin with side length equal to 4 std-cell rows.
[02/22 20:33:40   4045s] Local HotSpot Analysis: normalized max congestion hotspot area = 30.89, normalized total congestion hotspot area = 37.70 (area is in unit of 4 std-cell row bins)
[02/22 20:33:40   4045s] HotSpot [1] box (1369.55 1486.57 1642.83 1759.85)
[02/22 20:33:40   4045s] HotSpot [1] area 37.70
[02/22 20:33:40   4045s] 
[02/22 20:33:40   4045s] ** np local hotspot detection info verbose **
[02/22 20:33:40   4045s] level 0: max group area = 19.00 (0.00%) total group area = 28.00 (0.00%) threshold area = 88.00 (area is in unit of 4 std-cell row bins)
[02/22 20:33:40   4045s] level 1: max group area = 34.00 (0.00%) total group area = 46.00 (0.00%) threshold area = 80.00 (area is in unit of 4 std-cell row bins)
[02/22 20:33:40   4045s] level 2: max group area = 36.00 (0.00%) total group area = 36.00 (0.00%) threshold area = 72.00 (area is in unit of 4 std-cell row bins)
[02/22 20:33:40   4045s] 
[02/22 20:33:40   4045s] describeCongestion: hCong = 0.00 vCong = 0.00
[02/22 20:33:40   4045s] Start repairing congestion with level 4.
[02/22 20:33:42   4047s] Apply auto density screen in post-place stage.
[02/22 20:33:42   4047s] Auto density screen increases utilization from 0.907 to 0.907
[02/22 20:33:42   4047s] Auto density screen runtime: cpu = 0:00:00.5 real = 0:00:00.0 mem = 2291.8M
[02/22 20:33:42   4048s] Persistent padding is off here.
[02/22 20:33:43   4048s] Congestion driven padding in post-place stage.
[02/22 20:33:45   4050s] Congestion driven padding increases utilization from 1.025 to 1.000
[02/22 20:33:45   4050s] Congestion driven padding runtime: cpu = 0:00:02.3 real = 0:00:02.0 mem = 2291.8M
[02/22 20:33:46   4051s] limitMaxMove -1, priorityInstMaxMove 3
[02/22 20:33:46   4051s] congRepair: preplaced inst 0, priority inst 0, db fixed inst 0
[02/22 20:33:58   4114s] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 8.
[02/22 20:33:59   4115s] Congestion driven padding in post-place stage.
[02/22 20:34:00   4116s] Congestion driven padding increases utilization from 1.000 to 1.000
[02/22 20:34:00   4116s] Congestion driven padding runtime: cpu = 0:00:00.5 real = 0:00:01.0 mem = 2425.9M
[02/22 20:34:04   4140s] Iteration  9: Total net bbox = 5.137e+06 (2.20e+06 2.93e+06)
[02/22 20:34:04   4140s]               Est.  stn bbox = 7.935e+06 (3.32e+06 4.61e+06)
[02/22 20:34:04   4140s]               cpu = 0:01:29 real = 0:00:18.0 mem = 2425.9M
[02/22 20:34:21   4237s] Iteration 10: Total net bbox = 5.181e+06 (2.23e+06 2.95e+06)
[02/22 20:34:21   4237s]               Est.  stn bbox = 7.991e+06 (3.35e+06 4.64e+06)
[02/22 20:34:21   4237s]               cpu = 0:01:37 real = 0:00:17.0 mem = 2425.9M
[02/22 20:34:30   4281s] Iteration 11: Total net bbox = 5.235e+06 (2.26e+06 2.98e+06)
[02/22 20:34:30   4281s]               Est.  stn bbox = 8.002e+06 (3.36e+06 4.64e+06)
[02/22 20:34:30   4281s]               cpu = 0:00:44.1 real = 0:00:09.0 mem = 2425.9M
[02/22 20:34:37   4307s] Iteration 12: Total net bbox = 5.380e+06 (2.32e+06 3.06e+06)
[02/22 20:34:37   4307s]               Est.  stn bbox = 8.149e+06 (3.43e+06 4.72e+06)
[02/22 20:34:37   4307s]               cpu = 0:00:26.0 real = 0:00:07.0 mem = 2435.0M
[02/22 20:34:38   4308s] CongRepair sets shifter mode to gplace
[02/22 20:34:38   4308s] #spOpts: mergeVia=F 
[02/22 20:34:38   4308s] Core basic site is core
[02/22 20:34:38   4308s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/22 20:34:39   4310s] Initialize ViaPillar Halo for 56644 instances.
[02/22 20:34:40   4310s] **WARN: (IMPSP-270):	Cannot find a legal location for MASTER CELL 'INX20'.
[02/22 20:34:40   4310s] Type 'man IMPSP-270' for more detail.
[02/22 20:34:40   4310s] **WARN: (IMPSP-270):	Cannot find a legal location for MASTER CELL 'BUX20'.
[02/22 20:34:40   4310s] Type 'man IMPSP-270' for more detail.
[02/22 20:34:40   4310s] *** Starting place_detail (1:11:51 mem=2306.9M) ***
[02/22 20:34:40   4310s] Total net bbox length = 6.144e+06 (2.724e+06 3.420e+06) (ext = 6.284e+05)
[02/22 20:34:40   4310s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/22 20:34:40   4310s] Starting refinePlace ...
[02/22 20:34:40   4311s] default core: bins with density >  0.75 = 53.3 % ( 1253 / 2352 )
[02/22 20:34:40   4311s] Density distribution unevenness ratio = 5.907%
[02/22 20:34:41   4316s]   Spread Effort: high, pre-route mode, useDDP on.
[02/22 20:34:41   4316s] [CPU] RefinePlace/preRPlace (cpu=0:00:05.3, real=0:00:01.0, mem=2300.9MB) @(1:11:51 - 1:11:56).
[02/22 20:34:41   4316s] Move report: preRPlace moves 112933 insts, mean move: 6.04 um, max move: 184.71 um
[02/22 20:34:41   4316s] 	Max move on inst (neo430_imem_inst/imem_file_ram_h_reg[532][3]): (1038.66, 1624.38) --> (1222.20, 1623.21)
[02/22 20:34:41   4316s] 	Length: 17 sites, height: 1 rows, site name: core, cell type: DFRQX1
[02/22 20:34:41   4316s] 	Violation at original loc: Placement Blockage Violation
[02/22 20:34:41   4316s] wireLenOptFixPriorityInst 0 inst fixed
[02/22 20:34:41   4316s] tweakage running in 8 threads.
[02/22 20:34:41   4316s] Placement tweakage begins.
[02/22 20:34:42   4317s] wire length = 9.839e+06
[02/22 20:34:47   4324s] wire length = 9.484e+06
[02/22 20:34:47   4324s] Placement tweakage ends.
[02/22 20:34:47   4324s] Move report: tweak moves 25738 insts, mean move: 6.83 um, max move: 40.95 um
[02/22 20:34:47   4324s] 	Max move on inst (neo430_imem_inst/RC_CG_HIER_INST3955/g12): (601.02, 1901.37) --> (641.97, 1901.37)
[02/22 20:34:47   4324s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:08.6, real=0:00:06.0, mem=2300.9MB) @(1:11:56 - 1:12:05).
[02/22 20:34:51   4328s] **WARN: (IMPSP-2040):	Within search radius 624.640 um from center (1416.240 1955.050), there is no legal location for instance "g11181" ( cell: "BUX20" ) due to "Region_Fence_Violation".
[02/22 20:34:51   4328s] Most likely the library cell is bad or layout within that area has no legal location available.  Correct the design area or the layout of cell to resolve this error.
[02/22 20:34:51   4328s] 
[02/22 20:34:51   4328s] **WARN: (IMPSP-2040):	Within search radius 624.640 um from center (1425.060 1969.690), there is no legal location for instance "g11189" ( cell: "BUX20" ) due to "Region_Fence_Violation".
[02/22 20:34:51   4328s] Most likely the library cell is bad or layout within that area has no legal location available.  Correct the design area or the layout of cell to resolve this error.
[02/22 20:34:51   4328s] 
[02/22 20:34:51   4328s] **WARN: (IMPSP-2040):	Within search radius 624.640 um from center (1449.630 1998.970), there is no legal location for instance "g11170" ( cell: "BUX20" ) due to "Region_Fence_Violation".
[02/22 20:34:51   4328s] Most likely the library cell is bad or layout within that area has no legal location available.  Correct the design area or the layout of cell to resolve this error.
[02/22 20:34:51   4328s] 
[02/22 20:34:51   4328s] **WARN: (IMPSP-2040):	Within search radius 624.640 um from center (1455.300 2111.210), there is no legal location for instance "g11179" ( cell: "BUX20" ) due to "Region_Fence_Violation".
[02/22 20:34:51   4328s] Most likely the library cell is bad or layout within that area has no legal location available.  Correct the design area or the layout of cell to resolve this error.
[02/22 20:34:51   4328s] 
[02/22 20:34:51   4328s] **WARN: (IMPSP-2040):	Within search radius 624.640 um from center (369.810 447.130), there is no legal location for instance "neo430_imem_inst/g199249" ( cell: "INX20" ) due to "Region_Fence_Violation".
[02/22 20:34:51   4328s] Most likely the library cell is bad or layout within that area has no legal location available.  Correct the design area or the layout of cell to resolve this error.
[02/22 20:34:51   4328s] 
[02/22 20:34:51   4328s] Move report: legalization moves 71188 insts, mean move: 7.54 um, max move: 76.23 um
[02/22 20:34:51   4328s] 	Max move on inst (neo430_dmem_inst/dmem_file_l_reg[318][7]): (2322.18, 930.25) --> (2245.95, 930.25)
[02/22 20:34:51   4328s] [CPU] RefinePlace/Legalization (cpu=0:00:04.2, real=0:00:04.0, mem=2300.9MB) @(1:12:05 - 1:12:09).
[02/22 20:34:51   4328s] **ERROR: (IMPSP-2021):	Could not legalize <5> instances in the design. Check warning message IMPSP-270, IMPSP-452, IMPSP-2024, IMPSP-2039, IMPSP-2040, IMPSP-2042 or IMPSP-2020 in log file for more details.
[02/22 20:34:51   4328s] Type 'man IMPSP-2021' for more detail.
[02/22 20:34:51   4329s] Move report: Detail placement moves 112933 insts, mean move: 10.62 um, max move: 184.71 um
[02/22 20:34:51   4329s] 	Max move on inst (neo430_imem_inst/imem_file_ram_h_reg[532][3]): (1038.66, 1624.38) --> (1222.20, 1623.21)
[02/22 20:34:51   4329s] 	Runtime: CPU: 0:00:18.1 REAL: 0:00:11.0 MEM: 2300.9MB
[02/22 20:34:51   4329s] Statistics of distance of Instance movement in refine placement:
[02/22 20:34:51   4329s]   maximum (X+Y) =       184.71 um
[02/22 20:34:51   4329s]   inst (neo430_imem_inst/imem_file_ram_h_reg[532][3]) with max move: (1038.66, 1624.38) -> (1222.2, 1623.21)
[02/22 20:34:51   4329s]   mean    (X+Y) =        10.62 um
[02/22 20:34:51   4329s] Total instances flipped for WireLenOpt: 27533
[02/22 20:34:51   4329s] Summary Report:
[02/22 20:34:51   4329s] Instances move: 112933 (out of 112933 movable)
[02/22 20:34:51   4329s] Instances flipped: 0
[02/22 20:34:51   4329s] Mean displacement: 10.62 um
[02/22 20:34:51   4329s] Max displacement: 184.71 um (Instance: neo430_imem_inst/imem_file_ram_h_reg[532][3]) (1038.66, [02/22 20:34:51   4329s] Total instances moved : 112933
1624.38) -> (1222.2, 1623.21)
[02/22 20:34:51   4329s] 	Length: 17 sites, height: 1 rows, site name: core, cell type: DFRQX1
[02/22 20:34:51   4329s] 	Violation at original loc: Placement Blockage Violation
[02/22 20:34:51   4329s] Total net bbox length = 6.881e+06 (3.265e+06 3.616e+06) (ext = 6.276e+05)
[02/22 20:34:51   4329s] [CPU] RefinePlace/total (cpu=0:00:18.3, real=0:00:11.0, mem=2300.9MB) @(1:11:51 - 1:12:09).
[02/22 20:34:51   4329s] Runtime: CPU: 0:00:18.3 REAL: 0:00:11.0 MEM: 2300.9MB
[02/22 20:34:51   4329s] *** Finished place_detail (1:12:09 mem=2300.9M) ***
[02/22 20:34:51   4329s] (I)       Reading DB...
[02/22 20:34:52   4330s] (I)       congestionReportName   : 
[02/22 20:34:52   4330s] (I)       layerRangeFor2DCongestion : 
[02/22 20:34:52   4330s] (I)       buildTerm2TermWires    : 1
[02/22 20:34:52   4330s] (I)       doTrackAssignment      : 1
[02/22 20:34:52   4330s] (I)       dumpBookshelfFiles     : 0
[02/22 20:34:52   4330s] (I)       numThreads             : 0
[02/22 20:34:52   4330s] (I)       honorPin               : false
[02/22 20:34:52   4330s] (I)       honorPinGuide          : true
[02/22 20:34:52   4330s] [NR-eGR] honorMsvRouteConstraint: false
[02/22 20:34:52   4330s] (I)       honorPartition         : false
[02/22 20:34:52   4330s] (I)       allowPartitionCrossover: false
[02/22 20:34:52   4330s] (I)       honorSingleEntry       : true
[02/22 20:34:52   4330s] (I)       honorSingleEntryStrong : true
[02/22 20:34:52   4330s] (I)       handleViaSpacingRule   : false
[02/22 20:34:52   4330s] (I)       handleEolSpacingRule   : false
[02/22 20:34:52   4330s] (I)       PDConstraint           : none
[02/22 20:34:52   4330s] (I)       expBetterNDRHandling   : false
[02/22 20:34:52   4330s] (I)       routingEffortLevel     : 3
[02/22 20:34:52   4330s] (I)       [02/22 20:34:52   4330s] [NR-eGR] honorClockSpecNDR      : 0
effortLevel            : standard
[02/22 20:34:52   4330s] (I)       relaxedTopLayerCeiling : 127
[02/22 20:34:52   4330s] (I)       relaxedBottomLayerFloor: 2
[02/22 20:34:52   4330s] (I)       numRowsPerGCell        : 1
[02/22 20:34:52   4330s] (I)       [02/22 20:34:52   4330s] [NR-eGR] minRouteLayer          : 2
[02/22 20:34:52   4330s] [NR-eGR] maxRouteLayer          : 127
speedUpLargeDesign     : 0
[02/22 20:34:52   4330s] (I)       speedUpBlkViolationClean: 1
[02/22 20:34:52   4330s] (I)       multiThreadingTA       : 1
[02/22 20:34:52   4330s] (I)       blockedPinEscape       : 1
[02/22 20:34:52   4330s] (I)       blkAwareLayerSwitching : 1
[02/22 20:34:52   4330s] (I)       betterClockWireModeling: 1
[02/22 20:34:52   4330s] (I)       optimizationMode       : false
[02/22 20:34:52   4330s] (I)       routeSecondPG          : false
[02/22 20:34:52   4330s] (I)       scenicRatioForLayerRelax: 0.00
[02/22 20:34:52   4330s] (I)       detourLimitForLayerRelax: 0.00
[02/22 20:34:52   4330s] (I)       punchThroughDistance   : 500.00
[02/22 20:34:52   4330s] (I)       scenicBound            : 1.15
[02/22 20:34:52   4330s] (I)       maxScenicToAvoidBlk    : 100.00
[02/22 20:34:52   4330s] (I)       source-to-sink ratio   : 0.00
[02/22 20:34:52   4330s] (I)       targetCongestionRatioH : 1.00
[02/22 20:34:52   4330s] (I)       targetCongestionRatioV : 1.00
[02/22 20:34:52   4330s] (I)       layerCongestionRatio   : 0.70
[02/22 20:34:52   4330s] (I)       m1CongestionRatio      : 0.10
[02/22 20:34:52   4330s] (I)       m2m3CongestionRatio    : 0.70
[02/22 20:34:52   4330s] (I)       localRouteEffort       : 1.00
[02/22 20:34:52   4330s] (I)       numSitesBlockedByOneVia: 8.00
[02/22 20:34:52   4330s] (I)       supplyScaleFactorH     : 1.00
[02/22 20:34:52   4330s] (I)       supplyScaleFactorV     : 1.00
[02/22 20:34:52   4330s] (I)       highlight3DOverflowFactor: 0.00
[02/22 20:34:52   4330s] (I)       doubleCutViaModelingRatio: 0.00
[02/22 20:34:52   4330s] (I)       blockTrack             : 
[02/22 20:34:52   4330s] (I)       routeVias              : 
[02/22 20:34:52   4330s] (I)       readTROption           : true
[02/22 20:34:52   4330s] (I)       extraSpacingFactor     : 1.00
[02/22 20:34:52   4330s] (I)       routeSelectedNetsOnly  : false
[02/22 20:34:52   4330s] (I)       clkNetUseMaxDemand     : false
[02/22 20:34:52   4330s] (I)       extraDemandForClocks   : 0
[02/22 20:34:52   4330s] (I)       [02/22 20:34:52   4330s] [NR-eGR] numTracksPerClockWire  : 0
demoteLayerScenicScale : 1.00
[02/22 20:34:52   4330s] (I)       nonpreferLayerCostScale : 1.00
[02/22 20:34:52   4330s] (I)       before initializing RouteDB syMemory usage = 2300.9 MB
[02/22 20:34:52   4330s] (I)       starting read tracks
[02/22 20:34:52   4330s] (I)       build grid graph
[02/22 20:34:52   4330s] (I)       build grid graph start
[02/22 20:34:52   4330s] (I)       build grid graph end
[02/22 20:34:52   4330s] [NR-eGR] Layer1 has no routable track
[02/22 20:34:52   4330s] [NR-eGR] Layer2 has single uniform track structure
[02/22 20:34:52   4330s] [NR-eGR] Layer3 has single uniform track structure
[02/22 20:34:52   4330s] [NR-eGR] Layer4 has single uniform track structure
[02/22 20:34:52   4330s] [NR-eGR] Layer5 has single uniform track structure
[02/22 20:34:52   4330s] [NR-eGR] Layer6 has single uniform track structure
[02/22 20:34:52   4330s] (I)       numViaLayers=5
[02/22 20:34:52   4330s] (I)       Reading via VIA1_Y for layer: 0 
[02/22 20:34:52   4330s] (I)       Reading via VIA2_small for layer: 1 
[02/22 20:34:52   4330s] (I)       Reading via VIA3_small for layer: 2 
[02/22 20:34:52   4330s] (I)       Reading via VIA4_small for layer: 3 
[02/22 20:34:52   4330s] (I)       Reading via VIATP_X for layer: 4 
[02/22 20:34:52   4330s] (I)       end build via table
[02/22 20:34:52   4330s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=45885 numBumpBlks=0 numBoundaryFakeBlks=0
[02/22 20:34:52   4330s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[02/22 20:34:52   4330s] (I)       readDataFromPlaceDB
[02/22 20:34:52   4330s] (I)       Read net information..
[02/22 20:34:52   4330s] (I)       Read testcase time = 0.030 seconds
[02/22 20:34:52   4330s] 
[02/22 20:34:52   4330s] [NR-eGR] Read numTotalNets=113031  numIgnoredNets=0
[02/22 20:34:52   4330s] (I)       build grid graph start
[02/22 20:34:52   4330s] (I)       build grid graph end
[02/22 20:34:52   4330s] (I)       Model blockage into capacity
[02/22 20:34:52   4330s] (I)       Read numBlocks=45885  numPreroutedWires=0  numCapScreens=0
[02/22 20:34:52   4330s] (I)       blocked area on Layer1 : 0  (0.00%)
[02/22 20:34:52   4330s] (I)       blocked area on Layer2 : 675733687600  (12.42%)
[02/22 20:34:52   4330s] (I)       blocked area on Layer3 : 0  (0.00%)
[02/22 20:34:52   4330s] (I)       blocked area on Layer4 : 0  (0.00%)
[02/22 20:34:52   4330s] (I)       blocked area on Layer5 : 0  (0.00%)
[02/22 20:34:52   4330s] (I)       blocked area on Layer6 : 0  (0.00%)
[02/22 20:34:52   4330s] (I)       Modeling time = 0.040 seconds
[02/22 20:34:52   4330s] 
[02/22 20:34:52   4330s] (I)       totalPins=405939  totalGlobalPin=396655 (97.71%)
[02/22 20:34:52   4330s] (I)       Number of ignored nets = 0
[02/22 20:34:52   4330s] (I)       Number of fixed nets = 0.  Ignored: Yes
[02/22 20:34:52   4330s] (I)       Number of clock nets = 6224.  Ignored: No
[02/22 20:34:52   4330s] (I)       Number of analog nets = 0.  Ignored: Yes
[02/22 20:34:52   4330s] (I)       Number of special nets = 0.  Ignored: Yes
[02/22 20:34:52   4330s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[02/22 20:34:52   4330s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[02/22 20:34:52   4330s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[02/22 20:34:52   4330s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[02/22 20:34:52   4330s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[02/22 20:34:52   4330s] [NR-eGR] There are 6224 clock nets ( 0 with NDR ).
[02/22 20:34:52   4330s] (I)       Before initializing earlyGlobalRoute syMemory usage = 2300.9 MB
[02/22 20:34:52   4330s] (I)       Layer1  viaCost=200.00
[02/22 20:34:52   4330s] (I)       Layer2  viaCost=100.00
[02/22 20:34:52   4330s] (I)       Layer3  viaCost=100.00
[02/22 20:34:52   4330s] (I)       Layer4  viaCost=100.00
[02/22 20:34:52   4330s] (I)       Layer5  viaCost=200.00
[02/22 20:34:52   4330s] (I)       ---------------------Grid Graph Info--------------------
[02/22 20:34:52   4330s] (I)       routing area        :  (0, 0) - (2336670, 2328980)
[02/22 20:34:52   4330s] (I)       core area           :  (3150, 3050) - (2333520, 2325930)
[02/22 20:34:52   4330s] (I)       Site Width          :   630  (dbu)
[02/22 20:34:52   4330s] (I)       Row Height          :  4880  (dbu)
[02/22 20:34:52   4330s] (I)       GCell Width         :  4880  (dbu)
[02/22 20:34:52   4330s] (I)       GCell Height        :  4880  (dbu)
[02/22 20:34:52   4330s] (I)       grid                :   479   477     6
[02/22 20:34:52   4330s] (I)       vertical capacity   :     0  4880     0  4880     0  4880
[02/22 20:34:52   4330s] (I)       horizontal capacity :     0     0  4880     0  4880     0
[02/22 20:34:52   4330s] (I)       Default wire width  :   230   280   280   280   280   440
[02/22 20:34:52   4330s] (I)       Default wire space  :   230   280   280   280   280   460
[02/22 20:34:52   4330s] (I)       Default pitch size  :   460   630   610   630   610  1260
[02/22 20:34:52   4330s] (I)       First Track Coord   :     0   315   610   315   610   945
[02/22 20:34:52   4330s] (I)       Num tracks per GCell:  0.00  7.75  8.00  7.75  8.00  3.87
[02/22 20:34:52   4330s] (I)       Total num of tracks :     0  3709  3817  3709  3817  1854
[02/22 20:34:52   4330s] (I)       Num of masks        :     1     1     1     1     1     1
[02/22 20:34:52   4330s] (I)       Num of trim masks   :     0     0     0     0     0     0
[02/22 20:34:52   4330s] (I)       --------------------------------------------------------
[02/22 20:34:52   4330s] 
[02/22 20:34:52   4330s] [NR-eGR] ============ Routing rule table ============
[02/22 20:34:52   4330s] [NR-eGR] Rule id 0. Nets 113031 
[02/22 20:34:52   4330s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[02/22 20:34:52   4330s] [NR-eGR] Pitch:  L1=460  L2=630  L3=610  L4=630  L5=610  L6=1260
[02/22 20:34:52   4330s] [NR-eGR] ========================================
[02/22 20:34:52   4330s] [NR-eGR] 
[02/22 20:34:52   4330s] (I)       After initializing earlyGlobalRoute syMemory usage = 2300.9 MB
[02/22 20:34:52   4330s] (I)       Loading and dumping file time : 1.07 seconds
[02/22 20:34:52   4330s] (I)       ============= Initialization =============
[02/22 20:34:53   4330s] (I)       total 2D Cap : 7886722 = (3656686 H, 4230036 V)
[02/22 20:34:53   4330s] (I)       ============  Phase 1a Route ============
[02/22 20:34:53   4330s] [NR-eGR] Layer group 1: route 113031 net(s) in layer range [2, 6]
[02/22 20:34:53   4331s] (I)       Phase 1a runs 0.58 seconds
[02/22 20:34:53   4331s] (I)       blkAvoiding Routing :  time=0.09  numBlkSegs=0
[02/22 20:34:53   4331s] (I)       Usage: 1950057 = (956585 H, 993472 V) = (26.16% H, 23.49% V) = (4.668e+06um H, 4.848e+06um V)
[02/22 20:34:53   4331s] (I)       
[02/22 20:34:53   4331s] (I)       ============  Phase 1b Route ============
[02/22 20:34:54   4331s] (I)       Phase 1b runs 0.12 seconds
[02/22 20:34:54   4331s] (I)       Usage: 1950224 = (956696 H, 993528 V) = (26.16% H, 23.49% V) = (4.669e+06um H, 4.848e+06um V)
[02/22 20:34:54   4331s] (I)       
[02/22 20:34:54   4331s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.02% V. EstWL: 9.517093e+06um
[02/22 20:34:54   4331s] (I)       ============  Phase 1c Route ============
[02/22 20:34:54   4331s] (I)       Level2 Grid: 96 x 96
[02/22 20:34:54   4331s] (I)       Phase 1c runs 0.06 seconds
[02/22 20:34:54   4331s] (I)       Usage: 1950224 = (956696 H, 993528 V) = (26.16% H, 23.49% V) = (4.669e+06um H, 4.848e+06um V)
[02/22 20:34:54   4331s] (I)       
[02/22 20:34:54   4331s] (I)       ============  Phase 1d Route ============
[02/22 20:34:54   4331s] (I)       Phase 1d runs 0.27 seconds
[02/22 20:34:54   4331s] (I)       Usage: 1950285 = (956740 H, 993545 V) = (26.16% H, 23.49% V) = (4.669e+06um H, 4.848e+06um V)
[02/22 20:34:54   4331s] (I)       
[02/22 20:34:54   4331s] (I)       ============  Phase 1e Route ============
[02/22 20:34:54   4331s] (I)       Phase 1e runs 0.00 seconds
[02/22 20:34:54   4331s] (I)       Usage: 1950285 = (956740 H, 993545 V) = (26.16% H, 23.49% V) = (4.669e+06um H, 4.848e+06um V)
[02/22 20:34:54   4331s] (I)       
[02/22 20:34:54   4331s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 9.517391e+06um
[02/22 20:34:54   4331s] [NR-eGR] 
[02/22 20:34:54   4331s] (I)       ============  Phase 1l Route ============
[02/22 20:34:55   4332s] (I)       Phase 1l runs 0.56 seconds
[02/22 20:34:55   4332s] (I)       Total Global Routing Runtime: 2.24 seconds
[02/22 20:34:55   4332s] (I)       total 2D Cap : 7886803 = (3656686 H, 4230117 V)
[02/22 20:34:55   4332s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.01% H + 0.04% V
[02/22 20:34:55   4332s] [NR-eGR] Overflow after earlyGlobalRoute 0.01% H + 0.04% V
[02/22 20:34:55   4332s] Local HotSpot Analysis: normalized congestion hotspot area = 0.00/0.00 (max/total hotspot). One area unit = 1 square bin with side length equal to 4 std-cell rows.
[02/22 20:34:55   4332s] 
[02/22 20:34:55   4332s] ** np local hotspot detection info verbose **
[02/22 20:34:55   4332s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[02/22 20:34:55   4332s] level 0: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 88.00 (area is in unit of 4 std-cell row bins)
[02/22 20:34:55   4332s] level 1: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 80.00 (area is in unit of 4 std-cell row bins)
[02/22 20:34:55   4332s] level 2: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 72.00 (area is in unit of 4 std-cell row bins)
[02/22 20:34:55   4332s] 
[02/22 20:34:55   4332s] describeCongestion: hCong = 0.00 vCong = 0.00
[02/22 20:34:55   4332s] (I)       ============= track Assignment ============
[02/22 20:34:55   4332s] (I)       extract Global 3D Wires
[02/22 20:34:55   4332s] (I)       Extract Global WL : time=0.07
[02/22 20:34:55   4332s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer7, numCutBoxes=0)
[02/22 20:34:55   4332s] (I)       Initialization real time=0.00 seconds
[02/22 20:34:57   4335s] (I)       Kernel real time=2.46 seconds
[02/22 20:34:57   4335s] (I)       End Greedy Track Assignment
[02/22 20:34:58   4336s] [NR-eGR] Layer1(MET1)(F) length: 0.000000e+00um, number of vias: 405939
[02/22 20:34:58   4336s] [NR-eGR] Layer2(MET2)(V) length: 2.089920e+06um, number of vias: 574135
[02/22 20:34:58   4336s] [NR-eGR] Layer3(MET3)(H) length: 3.065845e+06um, number of vias: 107874
[02/22 20:34:58   4336s] [NR-eGR] Layer4(MET4)(V) length: 2.365390e+06um, number of vias: 50436
[02/22 20:34:58   4336s] [NR-eGR] Layer5(MET5)(H) length: 1.702003e+06um, number of vias: 7893
[02/22 20:34:58   4336s] [NR-eGR] Layer6(METTP)(V) length: 5.444853e+05um, number of vias: 0
[02/22 20:34:58   4336s] [NR-eGR] Total length: 9.767643e+06um, number of vias: 1146277
[02/22 20:34:58   4336s] End of congRepair (cpu=0:04:55, real=0:01:22)
[02/22 20:34:58   4336s] *** Finishing place_design default flow ***
[02/22 20:34:58   4336s] **ERROR: (IMPSP-9099):	Scan chains exist in this design but are not defined. Placement and timing QoR can be severely impacted in this case!
[02/22 20:34:58   4336s] It is highly recommend to define scan chains either through input scan def (preferred) or create_scan_chain.
[02/22 20:34:58   4336s] ***** Total cpu  0:25:2
[02/22 20:34:58   4336s] ***** Total real time  0:8:3
[02/22 20:34:58   4336s] **place_design ... cpu = 0:25: 2, real = 0: 8: 3, mem = 2159.5M **
[02/22 20:34:58   4336s] Command spTest is not supported.
[02/22 20:34:59   4336s] 
[02/22 20:34:59   4336s] *** Summary of all messages that are not suppressed in this session:
[02/22 20:34:59   4336s] Severity  ID               Count  Summary                                  
[02/22 20:34:59   4336s] WARNING   IMPDC-1629           1  The default delay limit was set to %d. T...
[02/22 20:34:59   4336s] WARNING   IMPSP-270            4  Cannot find a legal location for MASTER ...
[02/22 20:34:59   4336s] ERROR     IMPSP-9099           2  Scan chains exist in this design but are...
[02/22 20:34:59   4336s] ERROR     IMPSP-2021           2  Could not legalize <%d> instances in the...
[02/22 20:34:59   4336s] WARNING   IMPSP-2040          10  Within search radius %.3f um from center...
[02/22 20:34:59   4336s] *** Message Summary: 15 warning(s), 4 error(s)
[02/22 20:34:59   4336s] 
[02/22 20:34:59   4336s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/22 20:34:59   4336s] UM:                                                                   final
time_design -pre_place
[02/22 20:42:22   4392s] Set Using Default Delay Limit as 101.
[02/22 20:42:22   4392s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[02/22 20:42:22   4392s] Setting High Fanout Nets ( > 100 ) as ideal temporarily for -prePlace option
[02/22 20:42:22   4392s] Set Default Net Delay as 0 ps.
[02/22 20:42:22   4392s] Set Default Net Load as 0 pF. 
[02/22 20:42:23   4393s] Effort level <high> specified for reg2reg path_group
[02/22 20:42:28   4401s] Effort level <high> specified for reg2cgate path_group
[02/22 20:42:30   4404s] #################################################################################
[02/22 20:42:30   4404s] # Design Stage: PreRoute
[02/22 20:42:30   4404s] # Design Name: neo430_top
[02/22 20:42:30   4404s] # Design Mode: 90nm
[02/22 20:42:30   4404s] # Analysis Mode: MMMC Non-OCV 
[02/22 20:42:30   4404s] # Parasitics Mode: No SPEF/RCDB
[02/22 20:42:30   4404s] # Signoff Settings: SI Off 
[02/22 20:42:30   4404s] #################################################################################
[02/22 20:42:32   4408s] Calculate delays in Single mode...
[02/22 20:42:32   4409s] Topological Sorting (CPU = 0:00:00.3, MEM = 2289.8M, InitMEM = 2275.8M)
[02/22 20:42:33   4409s] Updating RC grid for preRoute extraction ...
[02/22 20:42:33   4409s] Initializing multi-corner capacitance tables ... 
[02/22 20:42:33   4409s] Initializing multi-corner resistance tables ...
[02/22 20:42:38   4438s] 
[02/22 20:42:38   4438s] *** INTERRUPTED *** [signal 1]
