# MIPS-processor
An implementation of a 5-stage pipelined-processor capable of executing MIPS assembly instructions: Fetch-Execute-Decode-Memory-Write Back
