//
// Generated by LLVM NVPTX Back-End
//

.version 7.1
.target sm_80
.address_size 64

	// .globl	fusion

.visible .entry fusion(
	.param .u64 fusion_param_0,
	.param .u64 fusion_param_1,
	.param .u64 fusion_param_2
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .b32 	%r<5>;
	.reg .b64 	%rd<10>;
	.reg .f64 	%fd<4>;

	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	or.b32  	%r4, %r3, %r2;
	setp.lt.u32 	%p1, %r4, 1235;
	@%p1 bra 	$L__BB0_2;
	bra.uni 	$L__BB0_1;
$L__BB0_2:
	ld.param.u64 	%rd4, [fusion_param_0];
	ld.param.u64 	%rd5, [fusion_param_2];
	cvta.to.global.u64 	%rd6, %rd5;
	ld.param.u64 	%rd7, [fusion_param_1];
	cvta.to.global.u64 	%rd1, %rd7;
	cvta.to.global.u64 	%rd8, %rd4;
	mul.wide.u32 	%rd9, %r4, 8;
	add.s64 	%rd2, %rd6, %rd9;
	add.s64 	%rd3, %rd8, %rd9;
	ld.global.nc.f64 	%fd1, [%rd3];
	ld.global.nc.f64 	%fd2, [%rd1];
	sub.rn.f64 	%fd3, %fd1, %fd2;
	st.global.f64 	[%rd2], %fd3;
$L__BB0_1:
	ret;

}
