module dff(q, d, en, rst_n, clk);
	input d, en, rst_n, clk;
	output q;

	always @(posedge clk, rst_n) begin
		if(rst_n) begin
			if(en) q <= d;
			else q <= q;
		end else q <= 0;
	end

endmodule