
ping_pong_node_2.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         0000009a  00800200  00001244  000012d8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00001244  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000015  0080029a  0080029a  00001372  2**0
                  ALLOC
  3 .comment      0000005c  00000000  00000000  00001372  2**0
                  CONTENTS, READONLY
  4 .debug_aranges 00000210  00000000  00000000  000013ce  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   00001c98  00000000  00000000  000015de  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 00000e60  00000000  00000000  00003276  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   00001150  00000000  00000000  000040d6  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  00000518  00000000  00000000  00005228  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    00000696  00000000  00000000  00005740  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00000f04  00000000  00000000  00005dd6  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000180  00000000  00000000  00006cda  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	c2 c0       	rjmp	.+388    	; 0x186 <__ctors_end>
       2:	00 00       	nop
       4:	e0 c0       	rjmp	.+448    	; 0x1c6 <__bad_interrupt>
       6:	00 00       	nop
       8:	de c0       	rjmp	.+444    	; 0x1c6 <__bad_interrupt>
       a:	00 00       	nop
       c:	dc c0       	rjmp	.+440    	; 0x1c6 <__bad_interrupt>
       e:	00 00       	nop
      10:	da c0       	rjmp	.+436    	; 0x1c6 <__bad_interrupt>
      12:	00 00       	nop
      14:	d8 c0       	rjmp	.+432    	; 0x1c6 <__bad_interrupt>
      16:	00 00       	nop
      18:	d6 c0       	rjmp	.+428    	; 0x1c6 <__bad_interrupt>
      1a:	00 00       	nop
      1c:	d4 c0       	rjmp	.+424    	; 0x1c6 <__bad_interrupt>
      1e:	00 00       	nop
      20:	d2 c0       	rjmp	.+420    	; 0x1c6 <__bad_interrupt>
      22:	00 00       	nop
      24:	d0 c0       	rjmp	.+416    	; 0x1c6 <__bad_interrupt>
      26:	00 00       	nop
      28:	ce c0       	rjmp	.+412    	; 0x1c6 <__bad_interrupt>
      2a:	00 00       	nop
      2c:	cc c0       	rjmp	.+408    	; 0x1c6 <__bad_interrupt>
      2e:	00 00       	nop
      30:	ca c0       	rjmp	.+404    	; 0x1c6 <__bad_interrupt>
      32:	00 00       	nop
      34:	c8 c0       	rjmp	.+400    	; 0x1c6 <__bad_interrupt>
      36:	00 00       	nop
      38:	c6 c0       	rjmp	.+396    	; 0x1c6 <__bad_interrupt>
      3a:	00 00       	nop
      3c:	c4 c0       	rjmp	.+392    	; 0x1c6 <__bad_interrupt>
      3e:	00 00       	nop
      40:	c2 c0       	rjmp	.+388    	; 0x1c6 <__bad_interrupt>
      42:	00 00       	nop
      44:	c0 c0       	rjmp	.+384    	; 0x1c6 <__bad_interrupt>
      46:	00 00       	nop
      48:	be c0       	rjmp	.+380    	; 0x1c6 <__bad_interrupt>
      4a:	00 00       	nop
      4c:	bc c0       	rjmp	.+376    	; 0x1c6 <__bad_interrupt>
      4e:	00 00       	nop
      50:	ba c0       	rjmp	.+372    	; 0x1c6 <__bad_interrupt>
      52:	00 00       	nop
      54:	b8 c0       	rjmp	.+368    	; 0x1c6 <__bad_interrupt>
      56:	00 00       	nop
      58:	b6 c0       	rjmp	.+364    	; 0x1c6 <__bad_interrupt>
      5a:	00 00       	nop
      5c:	b4 c0       	rjmp	.+360    	; 0x1c6 <__bad_interrupt>
      5e:	00 00       	nop
      60:	b2 c0       	rjmp	.+356    	; 0x1c6 <__bad_interrupt>
      62:	00 00       	nop
      64:	b0 c0       	rjmp	.+352    	; 0x1c6 <__bad_interrupt>
      66:	00 00       	nop
      68:	ae c0       	rjmp	.+348    	; 0x1c6 <__bad_interrupt>
      6a:	00 00       	nop
      6c:	ac c0       	rjmp	.+344    	; 0x1c6 <__bad_interrupt>
      6e:	00 00       	nop
      70:	aa c0       	rjmp	.+340    	; 0x1c6 <__bad_interrupt>
      72:	00 00       	nop
      74:	a8 c0       	rjmp	.+336    	; 0x1c6 <__bad_interrupt>
      76:	00 00       	nop
      78:	a6 c0       	rjmp	.+332    	; 0x1c6 <__bad_interrupt>
      7a:	00 00       	nop
      7c:	a4 c0       	rjmp	.+328    	; 0x1c6 <__bad_interrupt>
      7e:	00 00       	nop
      80:	a2 c0       	rjmp	.+324    	; 0x1c6 <__bad_interrupt>
      82:	00 00       	nop
      84:	a0 c0       	rjmp	.+320    	; 0x1c6 <__bad_interrupt>
      86:	00 00       	nop
      88:	9e c0       	rjmp	.+316    	; 0x1c6 <__bad_interrupt>
      8a:	00 00       	nop
      8c:	9c c0       	rjmp	.+312    	; 0x1c6 <__bad_interrupt>
      8e:	00 00       	nop
      90:	9a c0       	rjmp	.+308    	; 0x1c6 <__bad_interrupt>
      92:	00 00       	nop
      94:	98 c0       	rjmp	.+304    	; 0x1c6 <__bad_interrupt>
      96:	00 00       	nop
      98:	96 c0       	rjmp	.+300    	; 0x1c6 <__bad_interrupt>
      9a:	00 00       	nop
      9c:	b5 c3       	rjmp	.+1898   	; 0x808 <__vector_39>
      9e:	00 00       	nop
      a0:	92 c0       	rjmp	.+292    	; 0x1c6 <__bad_interrupt>
      a2:	00 00       	nop
      a4:	90 c0       	rjmp	.+288    	; 0x1c6 <__bad_interrupt>
      a6:	00 00       	nop
      a8:	8e c0       	rjmp	.+284    	; 0x1c6 <__bad_interrupt>
      aa:	00 00       	nop
      ac:	8c c0       	rjmp	.+280    	; 0x1c6 <__bad_interrupt>
      ae:	00 00       	nop
      b0:	8a c0       	rjmp	.+276    	; 0x1c6 <__bad_interrupt>
      b2:	00 00       	nop
      b4:	88 c0       	rjmp	.+272    	; 0x1c6 <__bad_interrupt>
      b6:	00 00       	nop
      b8:	86 c0       	rjmp	.+268    	; 0x1c6 <__bad_interrupt>
      ba:	00 00       	nop
      bc:	84 c0       	rjmp	.+264    	; 0x1c6 <__bad_interrupt>
      be:	00 00       	nop
      c0:	82 c0       	rjmp	.+260    	; 0x1c6 <__bad_interrupt>
      c2:	00 00       	nop
      c4:	80 c0       	rjmp	.+256    	; 0x1c6 <__bad_interrupt>
      c6:	00 00       	nop
      c8:	7e c0       	rjmp	.+252    	; 0x1c6 <__bad_interrupt>
      ca:	00 00       	nop
      cc:	7c c0       	rjmp	.+248    	; 0x1c6 <__bad_interrupt>
      ce:	00 00       	nop
      d0:	7a c0       	rjmp	.+244    	; 0x1c6 <__bad_interrupt>
      d2:	00 00       	nop
      d4:	78 c0       	rjmp	.+240    	; 0x1c6 <__bad_interrupt>
      d6:	00 00       	nop
      d8:	76 c0       	rjmp	.+236    	; 0x1c6 <__bad_interrupt>
      da:	00 00       	nop
      dc:	74 c0       	rjmp	.+232    	; 0x1c6 <__bad_interrupt>
      de:	00 00       	nop
      e0:	72 c0       	rjmp	.+228    	; 0x1c6 <__bad_interrupt>
      e2:	00 00       	nop
      e4:	1f 04       	cpc	r1, r15
      e6:	71 04       	cpc	r7, r1
      e8:	71 04       	cpc	r7, r1
      ea:	71 04       	cpc	r7, r1
      ec:	71 04       	cpc	r7, r1
      ee:	71 04       	cpc	r7, r1
      f0:	71 04       	cpc	r7, r1
      f2:	71 04       	cpc	r7, r1
      f4:	1f 04       	cpc	r1, r15
      f6:	71 04       	cpc	r7, r1
      f8:	71 04       	cpc	r7, r1
      fa:	71 04       	cpc	r7, r1
      fc:	71 04       	cpc	r7, r1
      fe:	71 04       	cpc	r7, r1
     100:	71 04       	cpc	r7, r1
     102:	71 04       	cpc	r7, r1
     104:	21 04       	cpc	r2, r1
     106:	71 04       	cpc	r7, r1
     108:	71 04       	cpc	r7, r1
     10a:	71 04       	cpc	r7, r1
     10c:	71 04       	cpc	r7, r1
     10e:	71 04       	cpc	r7, r1
     110:	71 04       	cpc	r7, r1
     112:	71 04       	cpc	r7, r1
     114:	71 04       	cpc	r7, r1
     116:	71 04       	cpc	r7, r1
     118:	71 04       	cpc	r7, r1
     11a:	71 04       	cpc	r7, r1
     11c:	71 04       	cpc	r7, r1
     11e:	71 04       	cpc	r7, r1
     120:	71 04       	cpc	r7, r1
     122:	71 04       	cpc	r7, r1
     124:	21 04       	cpc	r2, r1
     126:	71 04       	cpc	r7, r1
     128:	71 04       	cpc	r7, r1
     12a:	71 04       	cpc	r7, r1
     12c:	71 04       	cpc	r7, r1
     12e:	71 04       	cpc	r7, r1
     130:	71 04       	cpc	r7, r1
     132:	71 04       	cpc	r7, r1
     134:	71 04       	cpc	r7, r1
     136:	71 04       	cpc	r7, r1
     138:	71 04       	cpc	r7, r1
     13a:	71 04       	cpc	r7, r1
     13c:	71 04       	cpc	r7, r1
     13e:	71 04       	cpc	r7, r1
     140:	71 04       	cpc	r7, r1
     142:	71 04       	cpc	r7, r1
     144:	6d 04       	cpc	r6, r13
     146:	71 04       	cpc	r7, r1
     148:	71 04       	cpc	r7, r1
     14a:	71 04       	cpc	r7, r1
     14c:	71 04       	cpc	r7, r1
     14e:	71 04       	cpc	r7, r1
     150:	71 04       	cpc	r7, r1
     152:	71 04       	cpc	r7, r1
     154:	4a 04       	cpc	r4, r10
     156:	71 04       	cpc	r7, r1
     158:	71 04       	cpc	r7, r1
     15a:	71 04       	cpc	r7, r1
     15c:	71 04       	cpc	r7, r1
     15e:	71 04       	cpc	r7, r1
     160:	71 04       	cpc	r7, r1
     162:	71 04       	cpc	r7, r1
     164:	71 04       	cpc	r7, r1
     166:	71 04       	cpc	r7, r1
     168:	71 04       	cpc	r7, r1
     16a:	71 04       	cpc	r7, r1
     16c:	71 04       	cpc	r7, r1
     16e:	71 04       	cpc	r7, r1
     170:	71 04       	cpc	r7, r1
     172:	71 04       	cpc	r7, r1
     174:	3e 04       	cpc	r3, r14
     176:	71 04       	cpc	r7, r1
     178:	71 04       	cpc	r7, r1
     17a:	71 04       	cpc	r7, r1
     17c:	71 04       	cpc	r7, r1
     17e:	71 04       	cpc	r7, r1
     180:	71 04       	cpc	r7, r1
     182:	71 04       	cpc	r7, r1
     184:	5c 04       	cpc	r5, r12

00000186 <__ctors_end>:
     186:	11 24       	eor	r1, r1
     188:	1f be       	out	0x3f, r1	; 63
     18a:	cf ef       	ldi	r28, 0xFF	; 255
     18c:	d1 e2       	ldi	r29, 0x21	; 33
     18e:	de bf       	out	0x3e, r29	; 62
     190:	cd bf       	out	0x3d, r28	; 61
     192:	00 e0       	ldi	r16, 0x00	; 0
     194:	0c bf       	out	0x3c, r16	; 60

00000196 <__do_copy_data>:
     196:	12 e0       	ldi	r17, 0x02	; 2
     198:	a0 e0       	ldi	r26, 0x00	; 0
     19a:	b2 e0       	ldi	r27, 0x02	; 2
     19c:	e4 e4       	ldi	r30, 0x44	; 68
     19e:	f2 e1       	ldi	r31, 0x12	; 18
     1a0:	00 e0       	ldi	r16, 0x00	; 0
     1a2:	0b bf       	out	0x3b, r16	; 59
     1a4:	02 c0       	rjmp	.+4      	; 0x1aa <__do_copy_data+0x14>
     1a6:	07 90       	elpm	r0, Z+
     1a8:	0d 92       	st	X+, r0
     1aa:	aa 39       	cpi	r26, 0x9A	; 154
     1ac:	b1 07       	cpc	r27, r17
     1ae:	d9 f7       	brne	.-10     	; 0x1a6 <__do_copy_data+0x10>

000001b0 <__do_clear_bss>:
     1b0:	22 e0       	ldi	r18, 0x02	; 2
     1b2:	aa e9       	ldi	r26, 0x9A	; 154
     1b4:	b2 e0       	ldi	r27, 0x02	; 2
     1b6:	01 c0       	rjmp	.+2      	; 0x1ba <.do_clear_bss_start>

000001b8 <.do_clear_bss_loop>:
     1b8:	1d 92       	st	X+, r1

000001ba <.do_clear_bss_start>:
     1ba:	af 3a       	cpi	r26, 0xAF	; 175
     1bc:	b2 07       	cpc	r27, r18
     1be:	e1 f7       	brne	.-8      	; 0x1b8 <.do_clear_bss_loop>
     1c0:	15 d1       	rcall	.+554    	; 0x3ec <main>
     1c2:	0c 94 20 09 	jmp	0x1240	; 0x1240 <_exit>

000001c6 <__bad_interrupt>:
     1c6:	1c cf       	rjmp	.-456    	; 0x0 <__vectors>

000001c8 <adc_init>:
 */ 
#include "adc.h"
#include <avr/io.h>

void adc_init(){
	ADCSRA |= (1 << ADPS0 | 1 << ADPS1 | 1 << ADPS2);	
     1c8:	ea e7       	ldi	r30, 0x7A	; 122
     1ca:	f0 e0       	ldi	r31, 0x00	; 0
     1cc:	80 81       	ld	r24, Z
     1ce:	87 60       	ori	r24, 0x07	; 7
     1d0:	80 83       	st	Z, r24
	ADCSRA |= (1 << ADEN);
     1d2:	80 81       	ld	r24, Z
     1d4:	80 68       	ori	r24, 0x80	; 128
     1d6:	80 83       	st	Z, r24
     1d8:	08 95       	ret

000001da <adc_read>:
}

int adc_read(){
	ADMUX |= (1 << REFS1);
     1da:	ec e7       	ldi	r30, 0x7C	; 124
     1dc:	f0 e0       	ldi	r31, 0x00	; 0
     1de:	80 81       	ld	r24, Z
     1e0:	80 68       	ori	r24, 0x80	; 128
     1e2:	80 83       	st	Z, r24
	ADCSRA |= (1 << ADSC);
     1e4:	ea e7       	ldi	r30, 0x7A	; 122
     1e6:	f0 e0       	ldi	r31, 0x00	; 0
     1e8:	80 81       	ld	r24, Z
     1ea:	80 64       	ori	r24, 0x40	; 64
     1ec:	80 83       	st	Z, r24
	
	while (ADCSRA & (1 << ADSC));
     1ee:	80 81       	ld	r24, Z
     1f0:	86 fd       	sbrc	r24, 6
     1f2:	fd cf       	rjmp	.-6      	; 0x1ee <adc_read+0x14>
	
	if(ADC < THRESHOLD){
     1f4:	20 91 78 00 	lds	r18, 0x0078
     1f8:	30 91 79 00 	lds	r19, 0x0079
     1fc:	81 e0       	ldi	r24, 0x01	; 1
     1fe:	90 e0       	ldi	r25, 0x00	; 0
     200:	28 3c       	cpi	r18, 0xC8	; 200
     202:	31 05       	cpc	r19, r1
     204:	10 f4       	brcc	.+4      	; 0x20a <adc_read+0x30>
     206:	80 e0       	ldi	r24, 0x00	; 0
     208:	90 e0       	ldi	r25, 0x00	; 0
		return 0;
	}
	return 1;
}
     20a:	08 95       	ret

0000020c <can_init>:
		printf("can message send %d", msg->data[i]);
	}
	printf("\n\r");
	mcp2515_request(MCP_RTS_TX0);
	//Do something...
}
     20c:	cf 93       	push	r28
     20e:	df 93       	push	r29
     210:	cd b7       	in	r28, 0x3d	; 61
     212:	de b7       	in	r29, 0x3e	; 62
     214:	2a 97       	sbiw	r28, 0x0a	; 10
     216:	0f b6       	in	r0, 0x3f	; 63
     218:	f8 94       	cli
     21a:	de bf       	out	0x3e, r29	; 62
     21c:	0f be       	out	0x3f, r0	; 63
     21e:	cd bf       	out	0x3d, r28	; 61
     220:	28 d1       	rcall	.+592    	; 0x472 <mcp2515_init>
     222:	41 e0       	ldi	r20, 0x01	; 1
     224:	60 e6       	ldi	r22, 0x60	; 96
     226:	80 e6       	ldi	r24, 0x60	; 96
     228:	46 d1       	rcall	.+652    	; 0x4b6 <mcp2515_write>
     22a:	8f ef       	ldi	r24, 0xFF	; 255
     22c:	9f e8       	ldi	r25, 0x8F	; 143
     22e:	01 97       	sbiw	r24, 0x01	; 1
     230:	f1 f7       	brne	.-4      	; 0x22e <can_init+0x22>
     232:	00 c0       	rjmp	.+0      	; 0x234 <can_init+0x28>
     234:	00 00       	nop
     236:	41 e0       	ldi	r20, 0x01	; 1
     238:	61 e0       	ldi	r22, 0x01	; 1
     23a:	8b e2       	ldi	r24, 0x2B	; 43
     23c:	52 d1       	rcall	.+676    	; 0x4e2 <mcp2515_bit_modify>
     23e:	8f ef       	ldi	r24, 0xFF	; 255
     240:	9f e8       	ldi	r25, 0x8F	; 143
     242:	01 97       	sbiw	r24, 0x01	; 1
     244:	f1 f7       	brne	.-4      	; 0x242 <can_init+0x36>
     246:	00 c0       	rjmp	.+0      	; 0x248 <can_init+0x3c>
     248:	00 00       	nop
     24a:	40 e0       	ldi	r20, 0x00	; 0
     24c:	60 ee       	ldi	r22, 0xE0	; 224
     24e:	8f e0       	ldi	r24, 0x0F	; 15
     250:	48 d1       	rcall	.+656    	; 0x4e2 <mcp2515_bit_modify>
     252:	8f ef       	ldi	r24, 0xFF	; 255
     254:	9f e8       	ldi	r25, 0x8F	; 143
     256:	01 97       	sbiw	r24, 0x01	; 1
     258:	f1 f7       	brne	.-4      	; 0x256 <can_init+0x4a>
     25a:	00 c0       	rjmp	.+0      	; 0x25c <can_init+0x50>
     25c:	00 00       	nop
     25e:	4a e0       	ldi	r20, 0x0A	; 10
     260:	be 01       	movw	r22, r28
     262:	6f 5f       	subi	r22, 0xFF	; 255
     264:	7f 4f       	sbci	r23, 0xFF	; 255
     266:	8e e0       	ldi	r24, 0x0E	; 14
     268:	07 d1       	rcall	.+526    	; 0x478 <mcp2515_read>
     26a:	89 81       	ldd	r24, Y+1	; 0x01
     26c:	80 7e       	andi	r24, 0xE0	; 224
     26e:	99 f0       	breq	.+38     	; 0x296 <can_init+0x8a>
     270:	1f 92       	push	r1
     272:	8f 93       	push	r24
     274:	87 e0       	ldi	r24, 0x07	; 7
     276:	92 e0       	ldi	r25, 0x02	; 2
     278:	9f 93       	push	r25
     27a:	8f 93       	push	r24
     27c:	c7 d3       	rcall	.+1934   	; 0xa0c <printf>
     27e:	87 e9       	ldi	r24, 0x97	; 151
     280:	92 e0       	ldi	r25, 0x02	; 2
     282:	9f 93       	push	r25
     284:	8f 93       	push	r24
     286:	c2 d3       	rcall	.+1924   	; 0xa0c <printf>
     288:	0f 90       	pop	r0
     28a:	0f 90       	pop	r0
     28c:	0f 90       	pop	r0
     28e:	0f 90       	pop	r0
     290:	0f 90       	pop	r0
     292:	0f 90       	pop	r0
     294:	07 c0       	rjmp	.+14     	; 0x2a4 <can_init+0x98>
     296:	8b e4       	ldi	r24, 0x4B	; 75
     298:	92 e0       	ldi	r25, 0x02	; 2
     29a:	9f 93       	push	r25
     29c:	8f 93       	push	r24
     29e:	b6 d3       	rcall	.+1900   	; 0xa0c <printf>
     2a0:	0f 90       	pop	r0
     2a2:	0f 90       	pop	r0
     2a4:	2a 96       	adiw	r28, 0x0a	; 10
     2a6:	0f b6       	in	r0, 0x3f	; 63
     2a8:	f8 94       	cli
     2aa:	de bf       	out	0x3e, r29	; 62
     2ac:	0f be       	out	0x3f, r0	; 63
     2ae:	cd bf       	out	0x3d, r28	; 61
     2b0:	df 91       	pop	r29
     2b2:	cf 91       	pop	r28
     2b4:	08 95       	ret

000002b6 <can_data_receive>:
{
	
}
*/
void can_data_receive(struct can_message* msg, int buffer)
{
     2b6:	ff 92       	push	r15
     2b8:	0f 93       	push	r16
     2ba:	1f 93       	push	r17
     2bc:	cf 93       	push	r28
     2be:	df 93       	push	r29
     2c0:	cd b7       	in	r28, 0x3d	; 61
     2c2:	de b7       	in	r29, 0x3e	; 62
     2c4:	2a 97       	sbiw	r28, 0x0a	; 10
     2c6:	0f b6       	in	r0, 0x3f	; 63
     2c8:	f8 94       	cli
     2ca:	de bf       	out	0x3e, r29	; 62
     2cc:	0f be       	out	0x3f, r0	; 63
     2ce:	cd bf       	out	0x3d, r28	; 61
     2d0:	8c 01       	movw	r16, r24
     2d2:	f6 2e       	mov	r15, r22
	uint8_t result[MAX_CAN_LENGTH];
	
		
	mcp2515_read(MCP_CANINTF, result, 1);
     2d4:	41 e0       	ldi	r20, 0x01	; 1
     2d6:	be 01       	movw	r22, r28
     2d8:	6f 5f       	subi	r22, 0xFF	; 255
     2da:	7f 4f       	sbci	r23, 0xFF	; 255
     2dc:	8c e2       	ldi	r24, 0x2C	; 44
     2de:	cc d0       	rcall	.+408    	; 0x478 <mcp2515_read>

	if (!result[0]){
     2e0:	89 81       	ldd	r24, Y+1	; 0x01
     2e2:	81 11       	cpse	r24, r1
     2e4:	0b c0       	rjmp	.+22     	; 0x2fc <can_data_receive+0x46>
		printf("CANINTF out %d \n\r", result[0] & 0b1);
     2e6:	1f 92       	push	r1
     2e8:	1f 92       	push	r1
     2ea:	21 e7       	ldi	r18, 0x71	; 113
     2ec:	32 e0       	ldi	r19, 0x02	; 2
     2ee:	3f 93       	push	r19
     2f0:	2f 93       	push	r18
     2f2:	8c d3       	rcall	.+1816   	; 0xa0c <printf>
     2f4:	0f 90       	pop	r0
     2f6:	0f 90       	pop	r0
     2f8:	0f 90       	pop	r0
     2fa:	0f 90       	pop	r0
	}
	
	uint8_t i;
	
	mcp2515_read(MCP_RXB0DLC + buffer, result, 1);
     2fc:	41 e0       	ldi	r20, 0x01	; 1
     2fe:	be 01       	movw	r22, r28
     300:	6f 5f       	subi	r22, 0xFF	; 255
     302:	7f 4f       	sbci	r23, 0xFF	; 255
     304:	85 e6       	ldi	r24, 0x65	; 101
     306:	8f 0d       	add	r24, r15
     308:	b7 d0       	rcall	.+366    	; 0x478 <mcp2515_read>
	msg->length = result[0];
     30a:	89 81       	ldd	r24, Y+1	; 0x01
     30c:	f8 01       	movw	r30, r16
     30e:	82 83       	std	Z+2, r24	; 0x02
	
	mcp2515_read(MCP_RXB0SIDH + buffer, result, 1);
     310:	41 e0       	ldi	r20, 0x01	; 1
     312:	be 01       	movw	r22, r28
     314:	6f 5f       	subi	r22, 0xFF	; 255
     316:	7f 4f       	sbci	r23, 0xFF	; 255
     318:	81 e6       	ldi	r24, 0x61	; 97
     31a:	8f 0d       	add	r24, r15
     31c:	ad d0       	rcall	.+346    	; 0x478 <mcp2515_read>
	msg->id = result[0];
     31e:	29 81       	ldd	r18, Y+1	; 0x01
     320:	30 e0       	ldi	r19, 0x00	; 0
     322:	f8 01       	movw	r30, r16
     324:	31 83       	std	Z+1, r19	; 0x01
     326:	20 83       	st	Z, r18
	
	mcp2515_read(MCP_RXB0D(0) + buffer, result, msg->length);
     328:	42 81       	ldd	r20, Z+2	; 0x02
     32a:	be 01       	movw	r22, r28
     32c:	6f 5f       	subi	r22, 0xFF	; 255
     32e:	7f 4f       	sbci	r23, 0xFF	; 255
     330:	86 e6       	ldi	r24, 0x66	; 102
     332:	8f 0d       	add	r24, r15
     334:	a1 d0       	rcall	.+322    	; 0x478 <mcp2515_read>
	
	for (i = 0; i < msg->length; i++)
     336:	f8 01       	movw	r30, r16
     338:	92 81       	ldd	r25, Z+2	; 0x02
     33a:	99 23       	and	r25, r25
     33c:	61 f0       	breq	.+24     	; 0x356 <can_data_receive+0xa0>
     33e:	9e 01       	movw	r18, r28
     340:	2f 5f       	subi	r18, 0xFF	; 255
     342:	3f 4f       	sbci	r19, 0xFF	; 255
     344:	d8 01       	movw	r26, r16
     346:	13 96       	adiw	r26, 0x03	; 3
     348:	f9 01       	movw	r30, r18
	{
		msg->data[i] = result[i];
     34a:	81 91       	ld	r24, Z+
     34c:	8d 93       	st	X+, r24
     34e:	8e 2f       	mov	r24, r30
     350:	82 1b       	sub	r24, r18
	mcp2515_read(MCP_RXB0SIDH + buffer, result, 1);
	msg->id = result[0];
	
	mcp2515_read(MCP_RXB0D(0) + buffer, result, msg->length);
	
	for (i = 0; i < msg->length; i++)
     352:	89 17       	cp	r24, r25
     354:	d0 f3       	brcs	.-12     	; 0x34a <can_data_receive+0x94>
		msg->data[i] = result[i];
		//printf("can messsage received %c", msg->data[i]);
	}
	//printf("\n\r");
	
	mcp2515_bit_modify(MCP_CANINTF, 0x01, 0x00);
     356:	40 e0       	ldi	r20, 0x00	; 0
     358:	61 e0       	ldi	r22, 0x01	; 1
     35a:	8c e2       	ldi	r24, 0x2C	; 44
     35c:	c2 d0       	rcall	.+388    	; 0x4e2 <mcp2515_bit_modify>
}
     35e:	2a 96       	adiw	r28, 0x0a	; 10
     360:	0f b6       	in	r0, 0x3f	; 63
     362:	f8 94       	cli
     364:	de bf       	out	0x3e, r29	; 62
     366:	0f be       	out	0x3f, r0	; 63
     368:	cd bf       	out	0x3d, r28	; 61
     36a:	df 91       	pop	r29
     36c:	cf 91       	pop	r28
     36e:	1f 91       	pop	r17
     370:	0f 91       	pop	r16
     372:	ff 90       	pop	r15
     374:	08 95       	ret

00000376 <can_get_message>:

int can_get_message(struct can_message* message)
{
     376:	0f 93       	push	r16
     378:	1f 93       	push	r17
     37a:	cf 93       	push	r28
     37c:	df 93       	push	r29
     37e:	cd b7       	in	r28, 0x3d	; 61
     380:	de b7       	in	r29, 0x3e	; 62
     382:	2a 97       	sbiw	r28, 0x0a	; 10
     384:	0f b6       	in	r0, 0x3f	; 63
     386:	f8 94       	cli
     388:	de bf       	out	0x3e, r29	; 62
     38a:	0f be       	out	0x3f, r0	; 63
     38c:	cd bf       	out	0x3d, r28	; 61
     38e:	8c 01       	movw	r16, r24
	uint8_t result[MAX_CAN_LENGTH];
	mcp2515_read(MCP_CANINTF, result, 1);
     390:	41 e0       	ldi	r20, 0x01	; 1
     392:	be 01       	movw	r22, r28
     394:	6f 5f       	subi	r22, 0xFF	; 255
     396:	7f 4f       	sbci	r23, 0xFF	; 255
     398:	8c e2       	ldi	r24, 0x2C	; 44
     39a:	6e d0       	rcall	.+220    	; 0x478 <mcp2515_read>

	
	if ((result[0] & 0x01) == 0x01)
     39c:	89 81       	ldd	r24, Y+1	; 0x01
     39e:	80 ff       	sbrs	r24, 0
     3a0:	0b c0       	rjmp	.+22     	; 0x3b8 <can_get_message+0x42>
	{
		can_data_receive(message,0);
     3a2:	60 e0       	ldi	r22, 0x00	; 0
     3a4:	70 e0       	ldi	r23, 0x00	; 0
     3a6:	c8 01       	movw	r24, r16
     3a8:	86 df       	rcall	.-244    	; 0x2b6 <can_data_receive>
		mcp2515_bit_modify(MCP_CANINTF,0x01,0x00);
     3aa:	40 e0       	ldi	r20, 0x00	; 0
     3ac:	61 e0       	ldi	r22, 0x01	; 1
     3ae:	8c e2       	ldi	r24, 0x2C	; 44
     3b0:	98 d0       	rcall	.+304    	; 0x4e2 <mcp2515_bit_modify>
		return 1;
     3b2:	81 e0       	ldi	r24, 0x01	; 1
     3b4:	90 e0       	ldi	r25, 0x00	; 0
     3b6:	0f c0       	rjmp	.+30     	; 0x3d6 <can_get_message+0x60>
	}
	else if ((result[0] & 0x02) == 0x02)
     3b8:	81 ff       	sbrs	r24, 1
     3ba:	0b c0       	rjmp	.+22     	; 0x3d2 <can_get_message+0x5c>
	{
		can_data_receive(message,1);
     3bc:	61 e0       	ldi	r22, 0x01	; 1
     3be:	70 e0       	ldi	r23, 0x00	; 0
     3c0:	c8 01       	movw	r24, r16
     3c2:	79 df       	rcall	.-270    	; 0x2b6 <can_data_receive>
		mcp2515_bit_modify(MCP_CANINTF,0x02,0x00);
     3c4:	40 e0       	ldi	r20, 0x00	; 0
     3c6:	62 e0       	ldi	r22, 0x02	; 2
     3c8:	8c e2       	ldi	r24, 0x2C	; 44
     3ca:	8b d0       	rcall	.+278    	; 0x4e2 <mcp2515_bit_modify>
		return 1;
     3cc:	81 e0       	ldi	r24, 0x01	; 1
     3ce:	90 e0       	ldi	r25, 0x00	; 0
     3d0:	02 c0       	rjmp	.+4      	; 0x3d6 <can_get_message+0x60>
	}
	else
	{
		return 0;
     3d2:	80 e0       	ldi	r24, 0x00	; 0
     3d4:	90 e0       	ldi	r25, 0x00	; 0
	}
	
}
     3d6:	2a 96       	adiw	r28, 0x0a	; 10
     3d8:	0f b6       	in	r0, 0x3f	; 63
     3da:	f8 94       	cli
     3dc:	de bf       	out	0x3e, r29	; 62
     3de:	0f be       	out	0x3f, r0	; 63
     3e0:	cd bf       	out	0x3d, r28	; 61
     3e2:	df 91       	pop	r29
     3e4:	cf 91       	pop	r28
     3e6:	1f 91       	pop	r17
     3e8:	0f 91       	pop	r16
     3ea:	08 95       	ret

000003ec <main>:
#include "pwm.h"
#include "adc.h"
#include "motor.h"


int main(void){
     3ec:	cf 93       	push	r28
     3ee:	df 93       	push	r29
     3f0:	cd b7       	in	r28, 0x3d	; 61
     3f2:	de b7       	in	r29, 0x3e	; 62
     3f4:	2d 97       	sbiw	r28, 0x0d	; 13
     3f6:	0f b6       	in	r0, 0x3f	; 63
     3f8:	f8 94       	cli
     3fa:	de bf       	out	0x3e, r29	; 62
     3fc:	0f be       	out	0x3f, r0	; 63
     3fe:	cd bf       	out	0x3d, r28	; 61
	
	USART_Init(MYUBRR);
     400:	87 e6       	ldi	r24, 0x67	; 103
     402:	90 e0       	ldi	r25, 0x00	; 0
     404:	94 d2       	rcall	.+1320   	; 0x92e <USART_Init>
	printf("start \n\r \n");
     406:	83 e8       	ldi	r24, 0x83	; 131
     408:	92 e0       	ldi	r25, 0x02	; 2
     40a:	11 d3       	rcall	.+1570   	; 0xa2e <puts>
	
	can_init();
     40c:	ff de       	rcall	.-514    	; 0x20c <can_init>
	

	
	struct can_message message;
	message.id = 3;
     40e:	83 e0       	ldi	r24, 0x03	; 3
     410:	90 e0       	ldi	r25, 0x00	; 0
     412:	9a 83       	std	Y+2, r25	; 0x02
     414:	89 83       	std	Y+1, r24	; 0x01
	message.length = 1;
     416:	81 e0       	ldi	r24, 0x01	; 1
     418:	8b 83       	std	Y+3, r24	; 0x03
	message.data[0] = (uint8_t) 'c';
     41a:	83 e6       	ldi	r24, 0x63	; 99
     41c:	8c 83       	std	Y+4, r24	; 0x04
	
	struct can_message message2;
	message2.id = 3;
	message2.length = 1;

	pwm_init();	
     41e:	66 d1       	rcall	.+716    	; 0x6ec <pwm_init>
	adc_init();
     420:	d3 de       	rcall	.-602    	; 0x1c8 <adc_init>
	
	//pwm_set_pulse_width(50000);	
	float pw = 1500;
	float x_val = 130;
	
	int old_val = adc_read();
     422:	db de       	rcall	.-586    	; 0x1da <adc_read>
	int new_val = adc_read();
     424:	da de       	rcall	.-588    	; 0x1da <adc_read>
	
	int loose_counter = 0;
	sei();
     426:	78 94       	sei
	motor_init();
     428:	87 d0       	rcall	.+270    	; 0x538 <motor_init>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     42a:	2f ef       	ldi	r18, 0xFF	; 255
     42c:	87 ea       	ldi	r24, 0xA7	; 167
     42e:	91 e6       	ldi	r25, 0x61	; 97
     430:	21 50       	subi	r18, 0x01	; 1
     432:	80 40       	sbci	r24, 0x00	; 0
     434:	90 40       	sbci	r25, 0x00	; 0
     436:	e1 f7       	brne	.-8      	; 0x430 <main+0x44>
     438:	00 c0       	rjmp	.+0      	; 0x43a <main+0x4e>
     43a:	00 00       	nop
	_delay_ms(2000);
	motor_reset_encoder();
     43c:	d3 d0       	rcall	.+422    	; 0x5e4 <motor_reset_encoder>
    {
		//motor_speed_control(can_get_message(&message));
		
		
		//motor_dac_write(80);
		if(can_get_message(&message)){
     43e:	ce 01       	movw	r24, r28
     440:	01 96       	adiw	r24, 0x01	; 1
     442:	99 df       	rcall	.-206    	; 0x376 <can_get_message>
     444:	89 2b       	or	r24, r25
     446:	11 f0       	breq	.+4      	; 0x44c <main+0x60>
			motor_pid_controller(message.data[0]);
     448:	8c 81       	ldd	r24, Y+4	; 0x04
     44a:	d9 d0       	rcall	.+434    	; 0x5fe <motor_pid_controller>
			//motor_speed_control(message.data[0]);
			//printf("Atmega2560 received a new message %d \n \r \n\r", message.data[0]);
		}encoder = motor_read_encoder();
     44c:	96 d0       	rcall	.+300    	; 0x57a <motor_read_encoder>
		*/
		
		//TODO:: Please write your application code 
		
		
	}
     44e:	f7 cf       	rjmp	.-18     	; 0x43e <main+0x52>

00000450 <mcp2515_reset>:
		
	uint8_t cmd[] = {rqs};
	spi_write(cmd, 1);		
	
	PORTB |= (1<<PB7); // Deselect CAN-controller
}
     450:	cf 93       	push	r28
     452:	df 93       	push	r29
     454:	1f 92       	push	r1
     456:	cd b7       	in	r28, 0x3d	; 61
     458:	de b7       	in	r29, 0x3e	; 62
     45a:	2f 98       	cbi	0x05, 7	; 5
     45c:	80 ec       	ldi	r24, 0xC0	; 192
     45e:	89 83       	std	Y+1, r24	; 0x01
     460:	61 e0       	ldi	r22, 0x01	; 1
     462:	ce 01       	movw	r24, r28
     464:	01 96       	adiw	r24, 0x01	; 1
     466:	90 d1       	rcall	.+800    	; 0x788 <spi_write>
     468:	2f 9a       	sbi	0x05, 7	; 5
     46a:	0f 90       	pop	r0
     46c:	df 91       	pop	r29
     46e:	cf 91       	pop	r28
     470:	08 95       	ret

00000472 <mcp2515_init>:
     472:	5b d1       	rcall	.+694    	; 0x72a <spi_init>
     474:	ed cf       	rjmp	.-38     	; 0x450 <mcp2515_reset>
     476:	08 95       	ret

00000478 <mcp2515_read>:
     478:	ff 92       	push	r15
     47a:	0f 93       	push	r16
     47c:	1f 93       	push	r17
     47e:	cf 93       	push	r28
     480:	df 93       	push	r29
     482:	1f 92       	push	r1
     484:	1f 92       	push	r1
     486:	cd b7       	in	r28, 0x3d	; 61
     488:	de b7       	in	r29, 0x3e	; 62
     48a:	8b 01       	movw	r16, r22
     48c:	f4 2e       	mov	r15, r20
     48e:	2f 98       	cbi	0x05, 7	; 5
     490:	93 e0       	ldi	r25, 0x03	; 3
     492:	99 83       	std	Y+1, r25	; 0x01
     494:	8a 83       	std	Y+2, r24	; 0x02
     496:	62 e0       	ldi	r22, 0x02	; 2
     498:	ce 01       	movw	r24, r28
     49a:	01 96       	adiw	r24, 0x01	; 1
     49c:	75 d1       	rcall	.+746    	; 0x788 <spi_write>
     49e:	6f 2d       	mov	r22, r15
     4a0:	c8 01       	movw	r24, r16
     4a2:	4c d1       	rcall	.+664    	; 0x73c <spi_read>
     4a4:	2f 9a       	sbi	0x05, 7	; 5
     4a6:	0f 90       	pop	r0
     4a8:	0f 90       	pop	r0
     4aa:	df 91       	pop	r29
     4ac:	cf 91       	pop	r28
     4ae:	1f 91       	pop	r17
     4b0:	0f 91       	pop	r16
     4b2:	ff 90       	pop	r15
     4b4:	08 95       	ret

000004b6 <mcp2515_write>:
     4b6:	cf 93       	push	r28
     4b8:	df 93       	push	r29
     4ba:	00 d0       	rcall	.+0      	; 0x4bc <mcp2515_write+0x6>
     4bc:	cd b7       	in	r28, 0x3d	; 61
     4be:	de b7       	in	r29, 0x3e	; 62
     4c0:	2f 98       	cbi	0x05, 7	; 5
     4c2:	92 e0       	ldi	r25, 0x02	; 2
     4c4:	99 83       	std	Y+1, r25	; 0x01
     4c6:	8a 83       	std	Y+2, r24	; 0x02
     4c8:	6b 83       	std	Y+3, r22	; 0x03
     4ca:	62 e0       	ldi	r22, 0x02	; 2
     4cc:	64 0f       	add	r22, r20
     4ce:	ce 01       	movw	r24, r28
     4d0:	01 96       	adiw	r24, 0x01	; 1
     4d2:	5a d1       	rcall	.+692    	; 0x788 <spi_write>
     4d4:	2f 9a       	sbi	0x05, 7	; 5
     4d6:	0f 90       	pop	r0
     4d8:	0f 90       	pop	r0
     4da:	0f 90       	pop	r0
     4dc:	df 91       	pop	r29
     4de:	cf 91       	pop	r28
     4e0:	08 95       	ret

000004e2 <mcp2515_bit_modify>:

// Modify bits in the register / See datasheet 12.10
void mcp2515_bit_modify(uint8_t address, uint8_t mask, uint8_t data) 
{
     4e2:	cf 93       	push	r28
     4e4:	df 93       	push	r29
     4e6:	00 d0       	rcall	.+0      	; 0x4e8 <mcp2515_bit_modify+0x6>
     4e8:	1f 92       	push	r1
     4ea:	cd b7       	in	r28, 0x3d	; 61
     4ec:	de b7       	in	r29, 0x3e	; 62
	PORTB &= ~(1<<PB7); // Select CAN-controller
     4ee:	2f 98       	cbi	0x05, 7	; 5
	//SPSR &= ~(1 << SPIF);	

	uint8_t bit_list[] = {MCP_BITMOD, address, mask, data};
     4f0:	95 e0       	ldi	r25, 0x05	; 5
     4f2:	99 83       	std	Y+1, r25	; 0x01
     4f4:	8a 83       	std	Y+2, r24	; 0x02
     4f6:	6b 83       	std	Y+3, r22	; 0x03
     4f8:	4c 83       	std	Y+4, r20	; 0x04
	spi_write(bit_list, 4);	
     4fa:	64 e0       	ldi	r22, 0x04	; 4
     4fc:	ce 01       	movw	r24, r28
     4fe:	01 96       	adiw	r24, 0x01	; 1
     500:	43 d1       	rcall	.+646    	; 0x788 <spi_write>
	
	PORTB |= (1<<PB7); //Deselect CAN-controller
     502:	2f 9a       	sbi	0x05, 7	; 5

}
     504:	0f 90       	pop	r0
     506:	0f 90       	pop	r0
     508:	0f 90       	pop	r0
     50a:	0f 90       	pop	r0
     50c:	df 91       	pop	r29
     50e:	cf 91       	pop	r28
     510:	08 95       	ret

00000512 <motor_dac_write>:
	else {
		motor_set_dir(1);
		motor_dac_write((slider_pos - 127) * 0.5);
		//printf(" %d \n \r \n\r", (slider_pos - 127) * 2);
	}
}
     512:	cf 93       	push	r28
     514:	df 93       	push	r29
     516:	00 d0       	rcall	.+0      	; 0x518 <motor_dac_write+0x6>
     518:	cd b7       	in	r28, 0x3d	; 61
     51a:	de b7       	in	r29, 0x3e	; 62
     51c:	90 e5       	ldi	r25, 0x50	; 80
     51e:	99 83       	std	Y+1, r25	; 0x01
     520:	1a 82       	std	Y+2, r1	; 0x02
     522:	8b 83       	std	Y+3, r24	; 0x03
     524:	64 e0       	ldi	r22, 0x04	; 4
     526:	ce 01       	movw	r24, r28
     528:	01 96       	adiw	r24, 0x01	; 1
     52a:	4c d1       	rcall	.+664    	; 0x7c4 <TWI_Start_Transceiver_With_Data>
     52c:	0f 90       	pop	r0
     52e:	0f 90       	pop	r0
     530:	0f 90       	pop	r0
     532:	df 91       	pop	r29
     534:	cf 91       	pop	r28
     536:	08 95       	ret

00000538 <motor_init>:
     538:	3b d1       	rcall	.+630    	; 0x7b0 <TWI_Master_Initialise>
     53a:	e1 e0       	ldi	r30, 0x01	; 1
     53c:	f1 e0       	ldi	r31, 0x01	; 1
     53e:	80 81       	ld	r24, Z
     540:	8a 67       	ori	r24, 0x7A	; 122
     542:	80 83       	st	Z, r24
     544:	e2 e0       	ldi	r30, 0x02	; 2
     546:	f1 e0       	ldi	r31, 0x01	; 1
     548:	80 81       	ld	r24, Z
     54a:	82 60       	ori	r24, 0x02	; 2
     54c:	80 83       	st	Z, r24
     54e:	80 81       	ld	r24, Z
     550:	80 61       	ori	r24, 0x10	; 16
     552:	80 83       	st	Z, r24
     554:	10 92 07 01 	sts	0x0107, r1
     558:	80 e5       	ldi	r24, 0x50	; 80
     55a:	db cf       	rjmp	.-74     	; 0x512 <motor_dac_write>
     55c:	08 95       	ret

0000055e <motor_set_dir>:
     55e:	88 23       	and	r24, r24
     560:	31 f0       	breq	.+12     	; 0x56e <motor_set_dir+0x10>
     562:	e2 e0       	ldi	r30, 0x02	; 2
     564:	f1 e0       	ldi	r31, 0x01	; 1
     566:	80 81       	ld	r24, Z
     568:	82 60       	ori	r24, 0x02	; 2
     56a:	80 83       	st	Z, r24
     56c:	08 95       	ret
     56e:	e2 e0       	ldi	r30, 0x02	; 2
     570:	f1 e0       	ldi	r31, 0x01	; 1
     572:	80 81       	ld	r24, Z
     574:	8d 7f       	andi	r24, 0xFD	; 253
     576:	80 83       	st	Z, r24
     578:	08 95       	ret

0000057a <motor_read_encoder>:

int16_t motor_read_encoder(){
     57a:	cf 93       	push	r28
     57c:	df 93       	push	r29
     57e:	00 d0       	rcall	.+0      	; 0x580 <motor_read_encoder+0x6>
     580:	1f 92       	push	r1
     582:	cd b7       	in	r28, 0x3d	; 61
     584:	de b7       	in	r29, 0x3e	; 62
	volatile int16_t encoder_val;
	volatile uint8_t lsb;
	volatile uint8_t msb;
	
	PORTH &= ~(1 << PH5); //set !OE low. enable output
     586:	e2 e0       	ldi	r30, 0x02	; 2
     588:	f1 e0       	ldi	r31, 0x01	; 1
     58a:	80 81       	ld	r24, Z
     58c:	8f 7d       	andi	r24, 0xDF	; 223
     58e:	80 83       	st	Z, r24
	PORTH &= ~(1 << PH3); //set SEL low to get high byte
     590:	80 81       	ld	r24, Z
     592:	87 7f       	andi	r24, 0xF7	; 247
     594:	80 83       	st	Z, r24
     596:	87 e8       	ldi	r24, 0x87	; 135
     598:	93 e1       	ldi	r25, 0x13	; 19
     59a:	01 97       	sbiw	r24, 0x01	; 1
     59c:	f1 f7       	brne	.-4      	; 0x59a <motor_read_encoder+0x20>
     59e:	00 c0       	rjmp	.+0      	; 0x5a0 <motor_read_encoder+0x26>
     5a0:	00 00       	nop
	
	_delay_ms(20);
	
	msb = PINK; // read msb
     5a2:	80 91 06 01 	lds	r24, 0x0106
     5a6:	8c 83       	std	Y+4, r24	; 0x04
	//printf("msb  %d \n \r \n\r", msb);
	
	PORTH |= (1 << PH3); // set SEL high to get low byte
     5a8:	80 81       	ld	r24, Z
     5aa:	88 60       	ori	r24, 0x08	; 8
     5ac:	80 83       	st	Z, r24
     5ae:	87 e8       	ldi	r24, 0x87	; 135
     5b0:	93 e1       	ldi	r25, 0x13	; 19
     5b2:	01 97       	sbiw	r24, 0x01	; 1
     5b4:	f1 f7       	brne	.-4      	; 0x5b2 <motor_read_encoder+0x38>
     5b6:	00 c0       	rjmp	.+0      	; 0x5b8 <motor_read_encoder+0x3e>
     5b8:	00 00       	nop
	
	_delay_ms(20);
	
	lsb = PINK; // read lsb
     5ba:	80 91 06 01 	lds	r24, 0x0106
     5be:	8b 83       	std	Y+3, r24	; 0x03
	//printf("lsb  %d \n \r \n\r", lsb);
	
	PORTH |= (1 << PH5); // Disable encoder read
     5c0:	80 81       	ld	r24, Z
     5c2:	80 62       	ori	r24, 0x20	; 32
     5c4:	80 83       	st	Z, r24
	
	encoder_val = ((msb<<8) | lsb); //process data
     5c6:	2c 81       	ldd	r18, Y+4	; 0x04
     5c8:	8b 81       	ldd	r24, Y+3	; 0x03
     5ca:	90 e0       	ldi	r25, 0x00	; 0
     5cc:	92 2b       	or	r25, r18
     5ce:	9a 83       	std	Y+2, r25	; 0x02
     5d0:	89 83       	std	Y+1, r24	; 0x01
	return encoder_val;
     5d2:	89 81       	ldd	r24, Y+1	; 0x01
     5d4:	9a 81       	ldd	r25, Y+2	; 0x02
}
     5d6:	0f 90       	pop	r0
     5d8:	0f 90       	pop	r0
     5da:	0f 90       	pop	r0
     5dc:	0f 90       	pop	r0
     5de:	df 91       	pop	r29
     5e0:	cf 91       	pop	r28
     5e2:	08 95       	ret

000005e4 <motor_reset_encoder>:

void motor_reset_encoder() {
	PORTH &= ~(1<<PH6);
     5e4:	e2 e0       	ldi	r30, 0x02	; 2
     5e6:	f1 e0       	ldi	r31, 0x01	; 1
     5e8:	80 81       	ld	r24, Z
     5ea:	8f 7b       	andi	r24, 0xBF	; 191
     5ec:	80 83       	st	Z, r24
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     5ee:	82 e4       	ldi	r24, 0x42	; 66
     5f0:	8a 95       	dec	r24
     5f2:	f1 f7       	brne	.-4      	; 0x5f0 <motor_reset_encoder+0xc>
     5f4:	00 c0       	rjmp	.+0      	; 0x5f6 <motor_reset_encoder+0x12>
	_delay_us(200);
	PORTH |= (1<<PH6);
     5f6:	80 81       	ld	r24, Z
     5f8:	80 64       	ori	r24, 0x40	; 64
     5fa:	80 83       	st	Z, r24
     5fc:	08 95       	ret

000005fe <motor_pid_controller>:
}

void motor_pid_controller(uint8_t reference){
     5fe:	0f 93       	push	r16
     600:	1f 93       	push	r17
     602:	cf 93       	push	r28
     604:	df 93       	push	r29
     606:	c8 2f       	mov	r28, r24
	uint16_t freq = 62.5;
	uint16_t encoder_min = 280;
	uint16_t encoder_max = 8000;
	reference = -reference;
	
	uint16_t encoder = motor_read_encoder();
     608:	b8 df       	rcall	.-144    	; 0x57a <motor_read_encoder>
	uint8_t kd = 0.1;
	uint8_t ki = 2;
	uint16_t freq = 62.5;
	uint16_t encoder_min = 280;
	uint16_t encoder_max = 8000;
	reference = -reference;
     60a:	c1 95       	neg	r28
	
	uint16_t encoder = motor_read_encoder();
	//int error = (reference * (encoder_max - encider_min) / 255 + encoder_min) - encoder;
	int error = reference - (encoder - encoder_min) * 255 / (encoder_max - encoder_min); 
     60c:	d0 e0       	ldi	r29, 0x00	; 0
     60e:	88 51       	subi	r24, 0x18	; 24
     610:	91 40       	sbci	r25, 0x01	; 1
     612:	4f ef       	ldi	r20, 0xFF	; 255
     614:	48 9f       	mul	r20, r24
     616:	90 01       	movw	r18, r0
     618:	49 9f       	mul	r20, r25
     61a:	30 0d       	add	r19, r0
     61c:	11 24       	eor	r1, r1
     61e:	36 95       	lsr	r19
     620:	27 95       	ror	r18
     622:	36 95       	lsr	r19
     624:	27 95       	ror	r18
     626:	36 95       	lsr	r19
     628:	27 95       	ror	r18
     62a:	a5 ef       	ldi	r26, 0xF5	; 245
     62c:	b1 e2       	ldi	r27, 0x21	; 33
     62e:	95 d1       	rcall	.+810    	; 0x95a <__umulhisi3>
     630:	88 0f       	add	r24, r24
     632:	89 2f       	mov	r24, r25
     634:	88 1f       	adc	r24, r24
     636:	99 0b       	sbc	r25, r25
     638:	91 95       	neg	r25
     63a:	c8 1b       	sub	r28, r24
     63c:	d9 0b       	sbc	r29, r25
	printf("e  %d \n \r \n\r", error);
     63e:	df 93       	push	r29
     640:	cf 93       	push	r28
     642:	8d e8       	ldi	r24, 0x8D	; 141
     644:	92 e0       	ldi	r25, 0x02	; 2
     646:	9f 93       	push	r25
     648:	8f 93       	push	r24
     64a:	e0 d1       	rcall	.+960    	; 0xa0c <printf>
	sum_error += error;
     64c:	20 91 9a 02 	lds	r18, 0x029A
     650:	30 91 9b 02 	lds	r19, 0x029B
     654:	2c 0f       	add	r18, r28
     656:	3d 1f       	adc	r19, r29
     658:	30 93 9b 02 	sts	0x029B, r19
     65c:	20 93 9a 02 	sts	0x029A, r18
	int u = ( kp * error ) + ( ki * sum_error / freq ) + ( kd * (error - prev_error) * freq);
     660:	3f 77       	andi	r19, 0x7F	; 127
     662:	a1 e1       	ldi	r26, 0x11	; 17
     664:	b2 e4       	ldi	r27, 0x42	; 66
     666:	79 d1       	rcall	.+754    	; 0x95a <__umulhisi3>
     668:	96 95       	lsr	r25
     66a:	87 95       	ror	r24
     66c:	96 95       	lsr	r25
     66e:	87 95       	ror	r24
     670:	96 95       	lsr	r25
     672:	87 95       	ror	r24
     674:	9e 01       	movw	r18, r28
     676:	22 0f       	add	r18, r18
     678:	33 1f       	adc	r19, r19
     67a:	8c 01       	movw	r16, r24
     67c:	02 0f       	add	r16, r18
     67e:	13 1f       	adc	r17, r19
	prev_error = error;
     680:	d0 93 9d 02 	sts	0x029D, r29
     684:	c0 93 9c 02 	sts	0x029C, r28
	if (error > 0){motor_set_dir(0);}
     688:	0f 90       	pop	r0
     68a:	0f 90       	pop	r0
     68c:	0f 90       	pop	r0
     68e:	0f 90       	pop	r0
     690:	1c 16       	cp	r1, r28
     692:	1d 06       	cpc	r1, r29
     694:	1c f4       	brge	.+6      	; 0x69c <motor_pid_controller+0x9e>
     696:	80 e0       	ldi	r24, 0x00	; 0
     698:	62 df       	rcall	.-316    	; 0x55e <motor_set_dir>
     69a:	05 c0       	rjmp	.+10     	; 0x6a6 <motor_pid_controller+0xa8>
	else {
		motor_set_dir(1);
     69c:	81 e0       	ldi	r24, 0x01	; 1
     69e:	5f df       	rcall	.-322    	; 0x55e <motor_set_dir>
		u *= -1;
     6a0:	11 95       	neg	r17
     6a2:	01 95       	neg	r16
     6a4:	11 09       	sbc	r17, r1
     6a6:	c8 01       	movw	r24, r16
     6a8:	05 36       	cpi	r16, 0x65	; 101
     6aa:	11 05       	cpc	r17, r1
     6ac:	14 f0       	brlt	.+4      	; 0x6b2 <motor_pid_controller+0xb4>
     6ae:	84 e6       	ldi	r24, 0x64	; 100
     6b0:	90 e0       	ldi	r25, 0x00	; 0
	}
	if ( 100 < u ){ u = 100; };
	if ( u < 5 ){ u = 0; };
     6b2:	85 30       	cpi	r24, 0x05	; 5
     6b4:	91 05       	cpc	r25, r1
     6b6:	14 f4       	brge	.+4      	; 0x6bc <motor_pid_controller+0xbe>
     6b8:	80 e0       	ldi	r24, 0x00	; 0
     6ba:	90 e0       	ldi	r25, 0x00	; 0
	motor_dac_write(u);
     6bc:	2a df       	rcall	.-428    	; 0x512 <motor_dac_write>
	//printf("u  %d \n \r \n\r", u);
     6be:	df 91       	pop	r29
     6c0:	cf 91       	pop	r28
     6c2:	1f 91       	pop	r17
     6c4:	0f 91       	pop	r16
     6c6:	08 95       	ret

000006c8 <pwm_set_signal_period>:
	
}

void pwm_set_signal_period(){
	//prescale
	set_bit(TCCR1B, CS11);
     6c8:	e1 e8       	ldi	r30, 0x81	; 129
     6ca:	f0 e0       	ldi	r31, 0x00	; 0
     6cc:	80 81       	ld	r24, Z
     6ce:	82 60       	ori	r24, 0x02	; 2
     6d0:	80 83       	st	Z, r24
	clear_bit(TCCR1B, CS12);
     6d2:	80 81       	ld	r24, Z
     6d4:	8b 7f       	andi	r24, 0xFB	; 251
     6d6:	80 83       	st	Z, r24
	clear_bit(TCCR1B, CS10);
     6d8:	80 81       	ld	r24, Z
     6da:	8e 7f       	andi	r24, 0xFE	; 254
     6dc:	80 83       	st	Z, r24
	
	ICR1 = TOP_VALUE;	//set period to 20ms
     6de:	80 e4       	ldi	r24, 0x40	; 64
     6e0:	9c e9       	ldi	r25, 0x9C	; 156
     6e2:	90 93 87 00 	sts	0x0087, r25
     6e6:	80 93 86 00 	sts	0x0086, r24
     6ea:	08 95       	ret

000006ec <pwm_init>:
#define  TOP_VALUE FOSC/8/50


void pwm_init(){
	// set mode to fast pwm
	set_bit(TCCR1B, WGM13);
     6ec:	e1 e8       	ldi	r30, 0x81	; 129
     6ee:	f0 e0       	ldi	r31, 0x00	; 0
     6f0:	80 81       	ld	r24, Z
     6f2:	80 61       	ori	r24, 0x10	; 16
     6f4:	80 83       	st	Z, r24
	set_bit(TCCR1B, WGM12);
     6f6:	80 81       	ld	r24, Z
     6f8:	88 60       	ori	r24, 0x08	; 8
     6fa:	80 83       	st	Z, r24
	set_bit(TCCR1A, WGM11);
     6fc:	e0 e8       	ldi	r30, 0x80	; 128
     6fe:	f0 e0       	ldi	r31, 0x00	; 0
     700:	80 81       	ld	r24, Z
     702:	82 60       	ori	r24, 0x02	; 2
     704:	80 83       	st	Z, r24
	clear_bit(TCCR1A, WGM10);
     706:	80 81       	ld	r24, Z
     708:	8e 7f       	andi	r24, 0xFE	; 254
     70a:	80 83       	st	Z, r24
	
	//set output on PB5 to compare
	set_bit(TCCR1A, COM1A1);
     70c:	80 81       	ld	r24, Z
     70e:	80 68       	ori	r24, 0x80	; 128
     710:	80 83       	st	Z, r24
	clear_bit(TCCR1A, COM1A0);
     712:	80 81       	ld	r24, Z
     714:	8f 7b       	andi	r24, 0xBF	; 191
     716:	80 83       	st	Z, r24
	pwm_set_signal_period();
     718:	d7 df       	rcall	.-82     	; 0x6c8 <pwm_set_signal_period>
	
	//set PB5 to output mode
	set_bit(DDRB, PB5);
     71a:	25 9a       	sbi	0x04, 5	; 4
void pwm_set_pulse_width(float pulse_width){
	//makes sure pulse with is within bounderies
	if (pulse_width<900.0){pulse_width=900.0;}
	if (pulse_width>2100.0){pulse_width=2100.0;}	
	int pulse = (int) (pulse_width/20000*TOP_VALUE);	//pw*2
	OCR1A = pulse;
     71c:	88 eb       	ldi	r24, 0xB8	; 184
     71e:	9b e0       	ldi	r25, 0x0B	; 11
     720:	90 93 89 00 	sts	0x0089, r25
     724:	80 93 88 00 	sts	0x0088, r24
     728:	08 95       	ret

0000072a <spi_init>:
#define MISO_PIN PB3

void spi_init() {

  /* Set MOSI and SCK and CS output, all others input */
  DDRB |= (1 << MOSI_PIN) | (1 << SCK_PIN) | (1 << SS_PIN) | (1 << PB0);
     72a:	84 b1       	in	r24, 0x04	; 4
     72c:	87 68       	ori	r24, 0x87	; 135
     72e:	84 b9       	out	0x04, r24	; 4
  PORTB |= (1 << SS_PIN) | (1 << PB0); // Set Master mode
     730:	85 b1       	in	r24, 0x05	; 5
     732:	81 68       	ori	r24, 0x81	; 129
     734:	85 b9       	out	0x05, r24	; 5
  /* Enable interrupt */
  // SPSR = (1<<SPIF);

  /* Enable SPI interrupt, SPI, Master, set clock rate fck/16 , SPI mode 0 by
   * default*/
  SPCR = (1 << SPE) | (1 << MSTR) | (1 << SPR0);
     736:	81 e5       	ldi	r24, 0x51	; 81
     738:	8c bd       	out	0x2c, r24	; 44
     73a:	08 95       	ret

0000073c <spi_read>:
}

void spi_read(uint8_t *receive_data, uint8_t data_length) 
{
     73c:	cf 93       	push	r28
     73e:	df 93       	push	r29
     740:	cd b7       	in	r28, 0x3d	; 61
     742:	de b7       	in	r29, 0x3e	; 62
     744:	2a 97       	sbiw	r28, 0x0a	; 10
     746:	0f b6       	in	r0, 0x3f	; 63
     748:	f8 94       	cli
     74a:	de bf       	out	0x3e, r29	; 62
     74c:	0f be       	out	0x3f, r0	; 63
     74e:	cd bf       	out	0x3d, r28	; 61
	uint8_t dummy_data[MAX_CAN_LENGTH];
	
	for (int i = 0; i < data_length; i++)
     750:	66 23       	and	r22, r22
     752:	89 f0       	breq	.+34     	; 0x776 <spi_read+0x3a>
     754:	fe 01       	movw	r30, r28
     756:	31 96       	adiw	r30, 0x01	; 1
     758:	a8 2f       	mov	r26, r24
     75a:	b9 2f       	mov	r27, r25
     75c:	cf 01       	movw	r24, r30
     75e:	86 0f       	add	r24, r22
     760:	91 1d       	adc	r25, r1
	{
		SPDR = dummy_data[i];
     762:	21 91       	ld	r18, Z+
     764:	2e bd       	out	0x2e, r18	; 46
		int j = 0;
		while (!(SPSR & (1 << SPIF))){
     766:	0d b4       	in	r0, 0x2d	; 45
     768:	07 fe       	sbrs	r0, 7
     76a:	fd cf       	rjmp	.-6      	; 0x766 <spi_read+0x2a>
			//printf("I am stuck here %d\n\r ",j++);			
		}
		receive_data[i] = SPDR;
     76c:	2e b5       	in	r18, 0x2e	; 46
     76e:	2d 93       	st	X+, r18

void spi_read(uint8_t *receive_data, uint8_t data_length) 
{
	uint8_t dummy_data[MAX_CAN_LENGTH];
	
	for (int i = 0; i < data_length; i++)
     770:	e8 17       	cp	r30, r24
     772:	f9 07       	cpc	r31, r25
     774:	b1 f7       	brne	.-20     	; 0x762 <spi_read+0x26>
			//printf("I am stuck here %d\n\r ",j++);			
		}
		receive_data[i] = SPDR;
	}
	
}
     776:	2a 96       	adiw	r28, 0x0a	; 10
     778:	0f b6       	in	r0, 0x3f	; 63
     77a:	f8 94       	cli
     77c:	de bf       	out	0x3e, r29	; 62
     77e:	0f be       	out	0x3f, r0	; 63
     780:	cd bf       	out	0x3d, r28	; 61
     782:	df 91       	pop	r29
     784:	cf 91       	pop	r28
     786:	08 95       	ret

00000788 <spi_write>:

void spi_write(uint8_t *send_data, uint8_t data_length) 
{
	uint8_t dummy_data[MAX_CAN_LENGTH];
	for (int i = 0; i < data_length; i++)
     788:	26 2f       	mov	r18, r22
     78a:	30 e0       	ldi	r19, 0x00	; 0
     78c:	12 16       	cp	r1, r18
     78e:	13 06       	cpc	r1, r19
     790:	74 f4       	brge	.+28     	; 0x7ae <spi_write+0x26>
     792:	e8 2f       	mov	r30, r24
     794:	f9 2f       	mov	r31, r25
     796:	80 e0       	ldi	r24, 0x00	; 0
     798:	90 e0       	ldi	r25, 0x00	; 0
	{
		SPDR = send_data[i];
     79a:	41 91       	ld	r20, Z+
     79c:	4e bd       	out	0x2e, r20	; 46
		while (!(SPSR & (1 << SPIF)));
     79e:	0d b4       	in	r0, 0x2d	; 45
     7a0:	07 fe       	sbrs	r0, 7
     7a2:	fd cf       	rjmp	.-6      	; 0x79e <spi_write+0x16>
		dummy_data[i] = SPDR;
     7a4:	4e b5       	in	r20, 0x2e	; 46
}

void spi_write(uint8_t *send_data, uint8_t data_length) 
{
	uint8_t dummy_data[MAX_CAN_LENGTH];
	for (int i = 0; i < data_length; i++)
     7a6:	01 96       	adiw	r24, 0x01	; 1
     7a8:	82 17       	cp	r24, r18
     7aa:	93 07       	cpc	r25, r19
     7ac:	b4 f3       	brlt	.-20     	; 0x79a <spi_write+0x12>
     7ae:	08 95       	ret

000007b0 <TWI_Master_Initialise>:
    {
      msg[ i ] = TWI_buf[ i ];
    }
  }
  return( TWI_statusReg.lastTransOK );                                   
}
     7b0:	8c e0       	ldi	r24, 0x0C	; 12
     7b2:	80 93 b8 00 	sts	0x00B8, r24
     7b6:	8f ef       	ldi	r24, 0xFF	; 255
     7b8:	80 93 bb 00 	sts	0x00BB, r24
     7bc:	84 e0       	ldi	r24, 0x04	; 4
     7be:	80 93 bc 00 	sts	0x00BC, r24
     7c2:	08 95       	ret

000007c4 <TWI_Start_Transceiver_With_Data>:
     7c4:	ec eb       	ldi	r30, 0xBC	; 188
     7c6:	f0 e0       	ldi	r31, 0x00	; 0
     7c8:	20 81       	ld	r18, Z
     7ca:	20 fd       	sbrc	r18, 0
     7cc:	fd cf       	rjmp	.-6      	; 0x7c8 <TWI_Start_Transceiver_With_Data+0x4>
     7ce:	60 93 a0 02 	sts	0x02A0, r22
     7d2:	fc 01       	movw	r30, r24
     7d4:	20 81       	ld	r18, Z
     7d6:	20 93 a1 02 	sts	0x02A1, r18
     7da:	20 fd       	sbrc	r18, 0
     7dc:	0c c0       	rjmp	.+24     	; 0x7f6 <TWI_Start_Transceiver_With_Data+0x32>
     7de:	62 30       	cpi	r22, 0x02	; 2
     7e0:	50 f0       	brcs	.+20     	; 0x7f6 <TWI_Start_Transceiver_With_Data+0x32>
     7e2:	dc 01       	movw	r26, r24
     7e4:	11 96       	adiw	r26, 0x01	; 1
     7e6:	e2 ea       	ldi	r30, 0xA2	; 162
     7e8:	f2 e0       	ldi	r31, 0x02	; 2
     7ea:	81 e0       	ldi	r24, 0x01	; 1
     7ec:	9d 91       	ld	r25, X+
     7ee:	91 93       	st	Z+, r25
     7f0:	8f 5f       	subi	r24, 0xFF	; 255
     7f2:	86 13       	cpse	r24, r22
     7f4:	fb cf       	rjmp	.-10     	; 0x7ec <TWI_Start_Transceiver_With_Data+0x28>
     7f6:	10 92 9f 02 	sts	0x029F, r1
     7fa:	88 ef       	ldi	r24, 0xF8	; 248
     7fc:	80 93 06 02 	sts	0x0206, r24
     800:	85 ea       	ldi	r24, 0xA5	; 165
     802:	80 93 bc 00 	sts	0x00BC, r24
     806:	08 95       	ret

00000808 <__vector_39>:
This function is the Interrupt Service Routine (ISR), and called when the TWI interrupt is triggered;
that is whenever a TWI event has occurred. This function should not be called directly from the main
application.
****************************************************************************/
ISR(TWI_vect)
{
     808:	1f 92       	push	r1
     80a:	0f 92       	push	r0
     80c:	0f b6       	in	r0, 0x3f	; 63
     80e:	0f 92       	push	r0
     810:	11 24       	eor	r1, r1
     812:	0b b6       	in	r0, 0x3b	; 59
     814:	0f 92       	push	r0
     816:	2f 93       	push	r18
     818:	3f 93       	push	r19
     81a:	8f 93       	push	r24
     81c:	9f 93       	push	r25
     81e:	af 93       	push	r26
     820:	bf 93       	push	r27
     822:	ef 93       	push	r30
     824:	ff 93       	push	r31
  static unsigned char TWI_bufPtr;
  
  switch (TWSR)
     826:	80 91 b9 00 	lds	r24, 0x00B9
     82a:	90 e0       	ldi	r25, 0x00	; 0
     82c:	fc 01       	movw	r30, r24
     82e:	38 97       	sbiw	r30, 0x08	; 8
     830:	e1 35       	cpi	r30, 0x51	; 81
     832:	f1 05       	cpc	r31, r1
     834:	08 f0       	brcs	.+2      	; 0x838 <__vector_39+0x30>
     836:	55 c0       	rjmp	.+170    	; 0x8e2 <__vector_39+0xda>
     838:	ee 58       	subi	r30, 0x8E	; 142
     83a:	ff 4f       	sbci	r31, 0xFF	; 255
     83c:	88 c0       	rjmp	.+272    	; 0x94e <__tablejump2__>
  {
    case TWI_START:             // START has been transmitted  
    case TWI_REP_START:         // Repeated START has been transmitted
      TWI_bufPtr = 0;                                     // Set buffer pointer to the TWI Address location
     83e:	10 92 9e 02 	sts	0x029E, r1
    case TWI_MTX_ADR_ACK:       // SLA+W has been tramsmitted and ACK received
    case TWI_MTX_DATA_ACK:      // Data byte has been tramsmitted and ACK received
      if (TWI_bufPtr < TWI_msgSize)
     842:	e0 91 9e 02 	lds	r30, 0x029E
     846:	80 91 a0 02 	lds	r24, 0x02A0
     84a:	e8 17       	cp	r30, r24
     84c:	70 f4       	brcc	.+28     	; 0x86a <__vector_39+0x62>
      {
        TWDR = TWI_buf[TWI_bufPtr++];
     84e:	81 e0       	ldi	r24, 0x01	; 1
     850:	8e 0f       	add	r24, r30
     852:	80 93 9e 02 	sts	0x029E, r24
     856:	f0 e0       	ldi	r31, 0x00	; 0
     858:	ef 55       	subi	r30, 0x5F	; 95
     85a:	fd 4f       	sbci	r31, 0xFD	; 253
     85c:	80 81       	ld	r24, Z
     85e:	80 93 bb 00 	sts	0x00BB, r24
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     862:	85 e8       	ldi	r24, 0x85	; 133
     864:	80 93 bc 00 	sts	0x00BC, r24
     868:	43 c0       	rjmp	.+134    	; 0x8f0 <__vector_39+0xe8>
               (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to send byte
               (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           //
               (0<<TWWC);                                 //  
      }else                    // Send STOP after last byte
      {
        TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully. 
     86a:	80 91 9f 02 	lds	r24, 0x029F
     86e:	81 60       	ori	r24, 0x01	; 1
     870:	80 93 9f 02 	sts	0x029F, r24
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     874:	84 e9       	ldi	r24, 0x94	; 148
     876:	80 93 bc 00 	sts	0x00BC, r24
     87a:	3a c0       	rjmp	.+116    	; 0x8f0 <__vector_39+0xe8>
               (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
               (0<<TWWC);                                 //
      }
      break;
    case TWI_MRX_DATA_ACK:      // Data byte has been received and ACK tramsmitted
      TWI_buf[TWI_bufPtr++] = TWDR;
     87c:	e0 91 9e 02 	lds	r30, 0x029E
     880:	81 e0       	ldi	r24, 0x01	; 1
     882:	8e 0f       	add	r24, r30
     884:	80 93 9e 02 	sts	0x029E, r24
     888:	80 91 bb 00 	lds	r24, 0x00BB
     88c:	f0 e0       	ldi	r31, 0x00	; 0
     88e:	ef 55       	subi	r30, 0x5F	; 95
     890:	fd 4f       	sbci	r31, 0xFD	; 253
     892:	80 83       	st	Z, r24
    case TWI_MRX_ADR_ACK:       // SLA+R has been tramsmitted and ACK received
      if (TWI_bufPtr < (TWI_msgSize-1) )                  // Detect the last byte to NACK it.
     894:	20 91 9e 02 	lds	r18, 0x029E
     898:	30 e0       	ldi	r19, 0x00	; 0
     89a:	80 91 a0 02 	lds	r24, 0x02A0
     89e:	90 e0       	ldi	r25, 0x00	; 0
     8a0:	01 97       	sbiw	r24, 0x01	; 1
     8a2:	28 17       	cp	r18, r24
     8a4:	39 07       	cpc	r19, r25
     8a6:	24 f4       	brge	.+8      	; 0x8b0 <__vector_39+0xa8>
      {
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     8a8:	85 ec       	ldi	r24, 0xC5	; 197
     8aa:	80 93 bc 00 	sts	0x00BC, r24
     8ae:	20 c0       	rjmp	.+64     	; 0x8f0 <__vector_39+0xe8>
               (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to read next byte
               (1<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send ACK after reception
               (0<<TWWC);                                 //  
      }else                    // Send NACK after next reception
      {
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     8b0:	85 e8       	ldi	r24, 0x85	; 133
     8b2:	80 93 bc 00 	sts	0x00BC, r24
     8b6:	1c c0       	rjmp	.+56     	; 0x8f0 <__vector_39+0xe8>
               (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send NACK after reception
               (0<<TWWC);                                 // 
      }    
      break; 
    case TWI_MRX_DATA_NACK:     // Data byte has been received and NACK tramsmitted
      TWI_buf[TWI_bufPtr] = TWDR;
     8b8:	80 91 bb 00 	lds	r24, 0x00BB
     8bc:	e0 91 9e 02 	lds	r30, 0x029E
     8c0:	f0 e0       	ldi	r31, 0x00	; 0
     8c2:	ef 55       	subi	r30, 0x5F	; 95
     8c4:	fd 4f       	sbci	r31, 0xFD	; 253
     8c6:	80 83       	st	Z, r24
      TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully. 
     8c8:	80 91 9f 02 	lds	r24, 0x029F
     8cc:	81 60       	ori	r24, 0x01	; 1
     8ce:	80 93 9f 02 	sts	0x029F, r24
      TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     8d2:	84 e9       	ldi	r24, 0x94	; 148
     8d4:	80 93 bc 00 	sts	0x00BC, r24
             (0<<TWIE)|(1<<TWINT)|                      // Disable TWI Interrupt and clear the flag
             (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
             (0<<TWWC);                                 //
      break;      
     8d8:	0b c0       	rjmp	.+22     	; 0x8f0 <__vector_39+0xe8>
    case TWI_ARB_LOST:          // Arbitration lost
      TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     8da:	85 ea       	ldi	r24, 0xA5	; 165
     8dc:	80 93 bc 00 	sts	0x00BC, r24
             (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag
             (0<<TWEA)|(1<<TWSTA)|(0<<TWSTO)|           // Initiate a (RE)START condition.
             (0<<TWWC);                                 //
      break;
     8e0:	07 c0       	rjmp	.+14     	; 0x8f0 <__vector_39+0xe8>
    case TWI_MRX_ADR_NACK:      // SLA+R has been tramsmitted and NACK received    
    case TWI_MTX_DATA_NACK:     // Data byte has been tramsmitted and NACK received
//    case TWI_NO_STATE              // No relevant state information available; TWINT = 0
    case TWI_BUS_ERROR:         // Bus error due to an illegal START or STOP condition
    default:     
      TWI_state = TWSR;                                 // Store TWSR and automatically sets clears noErrors bit.
     8e2:	80 91 b9 00 	lds	r24, 0x00B9
     8e6:	80 93 06 02 	sts	0x0206, r24
                                                        // Reset TWI Interface
      TWCR = (1<<TWEN)|                                 // Enable TWI-interface and release TWI pins
     8ea:	84 e0       	ldi	r24, 0x04	; 4
     8ec:	80 93 bc 00 	sts	0x00BC, r24
             (0<<TWIE)|(0<<TWINT)|                      // Disable Interupt
             (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // No Signal requests
             (0<<TWWC);                                 //
  }
}
     8f0:	ff 91       	pop	r31
     8f2:	ef 91       	pop	r30
     8f4:	bf 91       	pop	r27
     8f6:	af 91       	pop	r26
     8f8:	9f 91       	pop	r25
     8fa:	8f 91       	pop	r24
     8fc:	3f 91       	pop	r19
     8fe:	2f 91       	pop	r18
     900:	0f 90       	pop	r0
     902:	0b be       	out	0x3b, r0	; 59
     904:	0f 90       	pop	r0
     906:	0f be       	out	0x3f, r0	; 63
     908:	0f 90       	pop	r0
     90a:	1f 90       	pop	r1
     90c:	18 95       	reti

0000090e <USART_Transmit>:
     90e:	e0 ec       	ldi	r30, 0xC0	; 192
     910:	f0 e0       	ldi	r31, 0x00	; 0
     912:	90 81       	ld	r25, Z
     914:	95 ff       	sbrs	r25, 5
     916:	fd cf       	rjmp	.-6      	; 0x912 <USART_Transmit+0x4>
     918:	80 93 c6 00 	sts	0x00C6, r24
     91c:	08 95       	ret

0000091e <USART_Receive>:
     91e:	e0 ec       	ldi	r30, 0xC0	; 192
     920:	f0 e0       	ldi	r31, 0x00	; 0
     922:	80 81       	ld	r24, Z
     924:	88 23       	and	r24, r24
     926:	ec f3       	brlt	.-6      	; 0x922 <USART_Receive+0x4>
     928:	80 91 c6 00 	lds	r24, 0x00C6
     92c:	08 95       	ret

0000092e <USART_Init>:
     92e:	90 93 c5 00 	sts	0x00C5, r25
     932:	80 93 c4 00 	sts	0x00C4, r24
     936:	88 e1       	ldi	r24, 0x18	; 24
     938:	80 93 c1 00 	sts	0x00C1, r24
     93c:	8e e0       	ldi	r24, 0x0E	; 14
     93e:	80 93 c2 00 	sts	0x00C2, r24
     942:	6f e8       	ldi	r22, 0x8F	; 143
     944:	74 e0       	ldi	r23, 0x04	; 4
     946:	87 e8       	ldi	r24, 0x87	; 135
     948:	94 e0       	ldi	r25, 0x04	; 4
     94a:	16 c0       	rjmp	.+44     	; 0x978 <fdevopen>
     94c:	08 95       	ret

0000094e <__tablejump2__>:
     94e:	ee 0f       	add	r30, r30
     950:	ff 1f       	adc	r31, r31

00000952 <__tablejump__>:
     952:	05 90       	lpm	r0, Z+
     954:	f4 91       	lpm	r31, Z
     956:	e0 2d       	mov	r30, r0
     958:	19 94       	eijmp

0000095a <__umulhisi3>:
     95a:	a2 9f       	mul	r26, r18
     95c:	b0 01       	movw	r22, r0
     95e:	b3 9f       	mul	r27, r19
     960:	c0 01       	movw	r24, r0
     962:	a3 9f       	mul	r26, r19
     964:	70 0d       	add	r23, r0
     966:	81 1d       	adc	r24, r1
     968:	11 24       	eor	r1, r1
     96a:	91 1d       	adc	r25, r1
     96c:	b2 9f       	mul	r27, r18
     96e:	70 0d       	add	r23, r0
     970:	81 1d       	adc	r24, r1
     972:	11 24       	eor	r1, r1
     974:	91 1d       	adc	r25, r1
     976:	08 95       	ret

00000978 <fdevopen>:
     978:	0f 93       	push	r16
     97a:	1f 93       	push	r17
     97c:	cf 93       	push	r28
     97e:	df 93       	push	r29
     980:	ec 01       	movw	r28, r24
     982:	8b 01       	movw	r16, r22
     984:	00 97       	sbiw	r24, 0x00	; 0
     986:	31 f4       	brne	.+12     	; 0x994 <fdevopen+0x1c>
     988:	61 15       	cp	r22, r1
     98a:	71 05       	cpc	r23, r1
     98c:	19 f4       	brne	.+6      	; 0x994 <fdevopen+0x1c>
     98e:	80 e0       	ldi	r24, 0x00	; 0
     990:	90 e0       	ldi	r25, 0x00	; 0
     992:	37 c0       	rjmp	.+110    	; 0xa02 <fdevopen+0x8a>
     994:	6e e0       	ldi	r22, 0x0E	; 14
     996:	70 e0       	ldi	r23, 0x00	; 0
     998:	81 e0       	ldi	r24, 0x01	; 1
     99a:	90 e0       	ldi	r25, 0x00	; 0
     99c:	63 d2       	rcall	.+1222   	; 0xe64 <calloc>
     99e:	fc 01       	movw	r30, r24
     9a0:	00 97       	sbiw	r24, 0x00	; 0
     9a2:	a9 f3       	breq	.-22     	; 0x98e <fdevopen+0x16>
     9a4:	80 e8       	ldi	r24, 0x80	; 128
     9a6:	83 83       	std	Z+3, r24	; 0x03
     9a8:	01 15       	cp	r16, r1
     9aa:	11 05       	cpc	r17, r1
     9ac:	71 f0       	breq	.+28     	; 0x9ca <fdevopen+0x52>
     9ae:	13 87       	std	Z+11, r17	; 0x0b
     9b0:	02 87       	std	Z+10, r16	; 0x0a
     9b2:	81 e8       	ldi	r24, 0x81	; 129
     9b4:	83 83       	std	Z+3, r24	; 0x03
     9b6:	80 91 a5 02 	lds	r24, 0x02A5
     9ba:	90 91 a6 02 	lds	r25, 0x02A6
     9be:	89 2b       	or	r24, r25
     9c0:	21 f4       	brne	.+8      	; 0x9ca <fdevopen+0x52>
     9c2:	f0 93 a6 02 	sts	0x02A6, r31
     9c6:	e0 93 a5 02 	sts	0x02A5, r30
     9ca:	20 97       	sbiw	r28, 0x00	; 0
     9cc:	c9 f0       	breq	.+50     	; 0xa00 <fdevopen+0x88>
     9ce:	d1 87       	std	Z+9, r29	; 0x09
     9d0:	c0 87       	std	Z+8, r28	; 0x08
     9d2:	83 81       	ldd	r24, Z+3	; 0x03
     9d4:	82 60       	ori	r24, 0x02	; 2
     9d6:	83 83       	std	Z+3, r24	; 0x03
     9d8:	80 91 a7 02 	lds	r24, 0x02A7
     9dc:	90 91 a8 02 	lds	r25, 0x02A8
     9e0:	89 2b       	or	r24, r25
     9e2:	71 f4       	brne	.+28     	; 0xa00 <fdevopen+0x88>
     9e4:	f0 93 a8 02 	sts	0x02A8, r31
     9e8:	e0 93 a7 02 	sts	0x02A7, r30
     9ec:	80 91 a9 02 	lds	r24, 0x02A9
     9f0:	90 91 aa 02 	lds	r25, 0x02AA
     9f4:	89 2b       	or	r24, r25
     9f6:	21 f4       	brne	.+8      	; 0xa00 <fdevopen+0x88>
     9f8:	f0 93 aa 02 	sts	0x02AA, r31
     9fc:	e0 93 a9 02 	sts	0x02A9, r30
     a00:	cf 01       	movw	r24, r30
     a02:	df 91       	pop	r29
     a04:	cf 91       	pop	r28
     a06:	1f 91       	pop	r17
     a08:	0f 91       	pop	r16
     a0a:	08 95       	ret

00000a0c <printf>:
     a0c:	cf 93       	push	r28
     a0e:	df 93       	push	r29
     a10:	cd b7       	in	r28, 0x3d	; 61
     a12:	de b7       	in	r29, 0x3e	; 62
     a14:	fe 01       	movw	r30, r28
     a16:	36 96       	adiw	r30, 0x06	; 6
     a18:	61 91       	ld	r22, Z+
     a1a:	71 91       	ld	r23, Z+
     a1c:	af 01       	movw	r20, r30
     a1e:	80 91 a7 02 	lds	r24, 0x02A7
     a22:	90 91 a8 02 	lds	r25, 0x02A8
     a26:	30 d0       	rcall	.+96     	; 0xa88 <vfprintf>
     a28:	df 91       	pop	r29
     a2a:	cf 91       	pop	r28
     a2c:	08 95       	ret

00000a2e <puts>:
     a2e:	0f 93       	push	r16
     a30:	1f 93       	push	r17
     a32:	cf 93       	push	r28
     a34:	df 93       	push	r29
     a36:	e0 91 a7 02 	lds	r30, 0x02A7
     a3a:	f0 91 a8 02 	lds	r31, 0x02A8
     a3e:	23 81       	ldd	r18, Z+3	; 0x03
     a40:	21 ff       	sbrs	r18, 1
     a42:	1b c0       	rjmp	.+54     	; 0xa7a <puts+0x4c>
     a44:	ec 01       	movw	r28, r24
     a46:	00 e0       	ldi	r16, 0x00	; 0
     a48:	10 e0       	ldi	r17, 0x00	; 0
     a4a:	89 91       	ld	r24, Y+
     a4c:	60 91 a7 02 	lds	r22, 0x02A7
     a50:	70 91 a8 02 	lds	r23, 0x02A8
     a54:	db 01       	movw	r26, r22
     a56:	18 96       	adiw	r26, 0x08	; 8
     a58:	ed 91       	ld	r30, X+
     a5a:	fc 91       	ld	r31, X
     a5c:	19 97       	sbiw	r26, 0x09	; 9
     a5e:	88 23       	and	r24, r24
     a60:	31 f0       	breq	.+12     	; 0xa6e <puts+0x40>
     a62:	19 95       	eicall
     a64:	89 2b       	or	r24, r25
     a66:	89 f3       	breq	.-30     	; 0xa4a <puts+0x1c>
     a68:	0f ef       	ldi	r16, 0xFF	; 255
     a6a:	1f ef       	ldi	r17, 0xFF	; 255
     a6c:	ee cf       	rjmp	.-36     	; 0xa4a <puts+0x1c>
     a6e:	8a e0       	ldi	r24, 0x0A	; 10
     a70:	19 95       	eicall
     a72:	89 2b       	or	r24, r25
     a74:	11 f4       	brne	.+4      	; 0xa7a <puts+0x4c>
     a76:	c8 01       	movw	r24, r16
     a78:	02 c0       	rjmp	.+4      	; 0xa7e <puts+0x50>
     a7a:	8f ef       	ldi	r24, 0xFF	; 255
     a7c:	9f ef       	ldi	r25, 0xFF	; 255
     a7e:	df 91       	pop	r29
     a80:	cf 91       	pop	r28
     a82:	1f 91       	pop	r17
     a84:	0f 91       	pop	r16
     a86:	08 95       	ret

00000a88 <vfprintf>:
     a88:	2f 92       	push	r2
     a8a:	3f 92       	push	r3
     a8c:	4f 92       	push	r4
     a8e:	5f 92       	push	r5
     a90:	6f 92       	push	r6
     a92:	7f 92       	push	r7
     a94:	8f 92       	push	r8
     a96:	9f 92       	push	r9
     a98:	af 92       	push	r10
     a9a:	bf 92       	push	r11
     a9c:	cf 92       	push	r12
     a9e:	df 92       	push	r13
     aa0:	ef 92       	push	r14
     aa2:	ff 92       	push	r15
     aa4:	0f 93       	push	r16
     aa6:	1f 93       	push	r17
     aa8:	cf 93       	push	r28
     aaa:	df 93       	push	r29
     aac:	cd b7       	in	r28, 0x3d	; 61
     aae:	de b7       	in	r29, 0x3e	; 62
     ab0:	2c 97       	sbiw	r28, 0x0c	; 12
     ab2:	0f b6       	in	r0, 0x3f	; 63
     ab4:	f8 94       	cli
     ab6:	de bf       	out	0x3e, r29	; 62
     ab8:	0f be       	out	0x3f, r0	; 63
     aba:	cd bf       	out	0x3d, r28	; 61
     abc:	7c 01       	movw	r14, r24
     abe:	6b 01       	movw	r12, r22
     ac0:	8a 01       	movw	r16, r20
     ac2:	fc 01       	movw	r30, r24
     ac4:	17 82       	std	Z+7, r1	; 0x07
     ac6:	16 82       	std	Z+6, r1	; 0x06
     ac8:	83 81       	ldd	r24, Z+3	; 0x03
     aca:	81 ff       	sbrs	r24, 1
     acc:	b0 c1       	rjmp	.+864    	; 0xe2e <vfprintf+0x3a6>
     ace:	ce 01       	movw	r24, r28
     ad0:	01 96       	adiw	r24, 0x01	; 1
     ad2:	4c 01       	movw	r8, r24
     ad4:	f7 01       	movw	r30, r14
     ad6:	93 81       	ldd	r25, Z+3	; 0x03
     ad8:	f6 01       	movw	r30, r12
     ada:	93 fd       	sbrc	r25, 3
     adc:	85 91       	lpm	r24, Z+
     ade:	93 ff       	sbrs	r25, 3
     ae0:	81 91       	ld	r24, Z+
     ae2:	6f 01       	movw	r12, r30
     ae4:	88 23       	and	r24, r24
     ae6:	09 f4       	brne	.+2      	; 0xaea <vfprintf+0x62>
     ae8:	9e c1       	rjmp	.+828    	; 0xe26 <vfprintf+0x39e>
     aea:	85 32       	cpi	r24, 0x25	; 37
     aec:	39 f4       	brne	.+14     	; 0xafc <vfprintf+0x74>
     aee:	93 fd       	sbrc	r25, 3
     af0:	85 91       	lpm	r24, Z+
     af2:	93 ff       	sbrs	r25, 3
     af4:	81 91       	ld	r24, Z+
     af6:	6f 01       	movw	r12, r30
     af8:	85 32       	cpi	r24, 0x25	; 37
     afa:	21 f4       	brne	.+8      	; 0xb04 <vfprintf+0x7c>
     afc:	b7 01       	movw	r22, r14
     afe:	90 e0       	ldi	r25, 0x00	; 0
     b00:	0f d3       	rcall	.+1566   	; 0x1120 <fputc>
     b02:	e8 cf       	rjmp	.-48     	; 0xad4 <vfprintf+0x4c>
     b04:	51 2c       	mov	r5, r1
     b06:	31 2c       	mov	r3, r1
     b08:	20 e0       	ldi	r18, 0x00	; 0
     b0a:	20 32       	cpi	r18, 0x20	; 32
     b0c:	a0 f4       	brcc	.+40     	; 0xb36 <vfprintf+0xae>
     b0e:	8b 32       	cpi	r24, 0x2B	; 43
     b10:	69 f0       	breq	.+26     	; 0xb2c <vfprintf+0xa4>
     b12:	30 f4       	brcc	.+12     	; 0xb20 <vfprintf+0x98>
     b14:	80 32       	cpi	r24, 0x20	; 32
     b16:	59 f0       	breq	.+22     	; 0xb2e <vfprintf+0xa6>
     b18:	83 32       	cpi	r24, 0x23	; 35
     b1a:	69 f4       	brne	.+26     	; 0xb36 <vfprintf+0xae>
     b1c:	20 61       	ori	r18, 0x10	; 16
     b1e:	2c c0       	rjmp	.+88     	; 0xb78 <vfprintf+0xf0>
     b20:	8d 32       	cpi	r24, 0x2D	; 45
     b22:	39 f0       	breq	.+14     	; 0xb32 <vfprintf+0xaa>
     b24:	80 33       	cpi	r24, 0x30	; 48
     b26:	39 f4       	brne	.+14     	; 0xb36 <vfprintf+0xae>
     b28:	21 60       	ori	r18, 0x01	; 1
     b2a:	26 c0       	rjmp	.+76     	; 0xb78 <vfprintf+0xf0>
     b2c:	22 60       	ori	r18, 0x02	; 2
     b2e:	24 60       	ori	r18, 0x04	; 4
     b30:	23 c0       	rjmp	.+70     	; 0xb78 <vfprintf+0xf0>
     b32:	28 60       	ori	r18, 0x08	; 8
     b34:	21 c0       	rjmp	.+66     	; 0xb78 <vfprintf+0xf0>
     b36:	27 fd       	sbrc	r18, 7
     b38:	27 c0       	rjmp	.+78     	; 0xb88 <vfprintf+0x100>
     b3a:	30 ed       	ldi	r19, 0xD0	; 208
     b3c:	38 0f       	add	r19, r24
     b3e:	3a 30       	cpi	r19, 0x0A	; 10
     b40:	78 f4       	brcc	.+30     	; 0xb60 <vfprintf+0xd8>
     b42:	26 ff       	sbrs	r18, 6
     b44:	06 c0       	rjmp	.+12     	; 0xb52 <vfprintf+0xca>
     b46:	fa e0       	ldi	r31, 0x0A	; 10
     b48:	5f 9e       	mul	r5, r31
     b4a:	30 0d       	add	r19, r0
     b4c:	11 24       	eor	r1, r1
     b4e:	53 2e       	mov	r5, r19
     b50:	13 c0       	rjmp	.+38     	; 0xb78 <vfprintf+0xf0>
     b52:	8a e0       	ldi	r24, 0x0A	; 10
     b54:	38 9e       	mul	r3, r24
     b56:	30 0d       	add	r19, r0
     b58:	11 24       	eor	r1, r1
     b5a:	33 2e       	mov	r3, r19
     b5c:	20 62       	ori	r18, 0x20	; 32
     b5e:	0c c0       	rjmp	.+24     	; 0xb78 <vfprintf+0xf0>
     b60:	8e 32       	cpi	r24, 0x2E	; 46
     b62:	21 f4       	brne	.+8      	; 0xb6c <vfprintf+0xe4>
     b64:	26 fd       	sbrc	r18, 6
     b66:	5f c1       	rjmp	.+702    	; 0xe26 <vfprintf+0x39e>
     b68:	20 64       	ori	r18, 0x40	; 64
     b6a:	06 c0       	rjmp	.+12     	; 0xb78 <vfprintf+0xf0>
     b6c:	8c 36       	cpi	r24, 0x6C	; 108
     b6e:	11 f4       	brne	.+4      	; 0xb74 <vfprintf+0xec>
     b70:	20 68       	ori	r18, 0x80	; 128
     b72:	02 c0       	rjmp	.+4      	; 0xb78 <vfprintf+0xf0>
     b74:	88 36       	cpi	r24, 0x68	; 104
     b76:	41 f4       	brne	.+16     	; 0xb88 <vfprintf+0x100>
     b78:	f6 01       	movw	r30, r12
     b7a:	93 fd       	sbrc	r25, 3
     b7c:	85 91       	lpm	r24, Z+
     b7e:	93 ff       	sbrs	r25, 3
     b80:	81 91       	ld	r24, Z+
     b82:	6f 01       	movw	r12, r30
     b84:	81 11       	cpse	r24, r1
     b86:	c1 cf       	rjmp	.-126    	; 0xb0a <vfprintf+0x82>
     b88:	98 2f       	mov	r25, r24
     b8a:	9f 7d       	andi	r25, 0xDF	; 223
     b8c:	95 54       	subi	r25, 0x45	; 69
     b8e:	93 30       	cpi	r25, 0x03	; 3
     b90:	28 f4       	brcc	.+10     	; 0xb9c <vfprintf+0x114>
     b92:	0c 5f       	subi	r16, 0xFC	; 252
     b94:	1f 4f       	sbci	r17, 0xFF	; 255
     b96:	ff e3       	ldi	r31, 0x3F	; 63
     b98:	f9 83       	std	Y+1, r31	; 0x01
     b9a:	0d c0       	rjmp	.+26     	; 0xbb6 <vfprintf+0x12e>
     b9c:	83 36       	cpi	r24, 0x63	; 99
     b9e:	31 f0       	breq	.+12     	; 0xbac <vfprintf+0x124>
     ba0:	83 37       	cpi	r24, 0x73	; 115
     ba2:	71 f0       	breq	.+28     	; 0xbc0 <vfprintf+0x138>
     ba4:	83 35       	cpi	r24, 0x53	; 83
     ba6:	09 f0       	breq	.+2      	; 0xbaa <vfprintf+0x122>
     ba8:	57 c0       	rjmp	.+174    	; 0xc58 <vfprintf+0x1d0>
     baa:	21 c0       	rjmp	.+66     	; 0xbee <vfprintf+0x166>
     bac:	f8 01       	movw	r30, r16
     bae:	80 81       	ld	r24, Z
     bb0:	89 83       	std	Y+1, r24	; 0x01
     bb2:	0e 5f       	subi	r16, 0xFE	; 254
     bb4:	1f 4f       	sbci	r17, 0xFF	; 255
     bb6:	44 24       	eor	r4, r4
     bb8:	43 94       	inc	r4
     bba:	51 2c       	mov	r5, r1
     bbc:	54 01       	movw	r10, r8
     bbe:	14 c0       	rjmp	.+40     	; 0xbe8 <vfprintf+0x160>
     bc0:	38 01       	movw	r6, r16
     bc2:	f2 e0       	ldi	r31, 0x02	; 2
     bc4:	6f 0e       	add	r6, r31
     bc6:	71 1c       	adc	r7, r1
     bc8:	f8 01       	movw	r30, r16
     bca:	a0 80       	ld	r10, Z
     bcc:	b1 80       	ldd	r11, Z+1	; 0x01
     bce:	26 ff       	sbrs	r18, 6
     bd0:	03 c0       	rjmp	.+6      	; 0xbd8 <vfprintf+0x150>
     bd2:	65 2d       	mov	r22, r5
     bd4:	70 e0       	ldi	r23, 0x00	; 0
     bd6:	02 c0       	rjmp	.+4      	; 0xbdc <vfprintf+0x154>
     bd8:	6f ef       	ldi	r22, 0xFF	; 255
     bda:	7f ef       	ldi	r23, 0xFF	; 255
     bdc:	c5 01       	movw	r24, r10
     bde:	2c 87       	std	Y+12, r18	; 0x0c
     be0:	94 d2       	rcall	.+1320   	; 0x110a <strnlen>
     be2:	2c 01       	movw	r4, r24
     be4:	83 01       	movw	r16, r6
     be6:	2c 85       	ldd	r18, Y+12	; 0x0c
     be8:	2f 77       	andi	r18, 0x7F	; 127
     bea:	22 2e       	mov	r2, r18
     bec:	16 c0       	rjmp	.+44     	; 0xc1a <vfprintf+0x192>
     bee:	38 01       	movw	r6, r16
     bf0:	f2 e0       	ldi	r31, 0x02	; 2
     bf2:	6f 0e       	add	r6, r31
     bf4:	71 1c       	adc	r7, r1
     bf6:	f8 01       	movw	r30, r16
     bf8:	a0 80       	ld	r10, Z
     bfa:	b1 80       	ldd	r11, Z+1	; 0x01
     bfc:	26 ff       	sbrs	r18, 6
     bfe:	03 c0       	rjmp	.+6      	; 0xc06 <vfprintf+0x17e>
     c00:	65 2d       	mov	r22, r5
     c02:	70 e0       	ldi	r23, 0x00	; 0
     c04:	02 c0       	rjmp	.+4      	; 0xc0a <vfprintf+0x182>
     c06:	6f ef       	ldi	r22, 0xFF	; 255
     c08:	7f ef       	ldi	r23, 0xFF	; 255
     c0a:	c5 01       	movw	r24, r10
     c0c:	2c 87       	std	Y+12, r18	; 0x0c
     c0e:	6b d2       	rcall	.+1238   	; 0x10e6 <strnlen_P>
     c10:	2c 01       	movw	r4, r24
     c12:	2c 85       	ldd	r18, Y+12	; 0x0c
     c14:	20 68       	ori	r18, 0x80	; 128
     c16:	22 2e       	mov	r2, r18
     c18:	83 01       	movw	r16, r6
     c1a:	23 fc       	sbrc	r2, 3
     c1c:	19 c0       	rjmp	.+50     	; 0xc50 <vfprintf+0x1c8>
     c1e:	83 2d       	mov	r24, r3
     c20:	90 e0       	ldi	r25, 0x00	; 0
     c22:	48 16       	cp	r4, r24
     c24:	59 06       	cpc	r5, r25
     c26:	a0 f4       	brcc	.+40     	; 0xc50 <vfprintf+0x1c8>
     c28:	b7 01       	movw	r22, r14
     c2a:	80 e2       	ldi	r24, 0x20	; 32
     c2c:	90 e0       	ldi	r25, 0x00	; 0
     c2e:	78 d2       	rcall	.+1264   	; 0x1120 <fputc>
     c30:	3a 94       	dec	r3
     c32:	f5 cf       	rjmp	.-22     	; 0xc1e <vfprintf+0x196>
     c34:	f5 01       	movw	r30, r10
     c36:	27 fc       	sbrc	r2, 7
     c38:	85 91       	lpm	r24, Z+
     c3a:	27 fe       	sbrs	r2, 7
     c3c:	81 91       	ld	r24, Z+
     c3e:	5f 01       	movw	r10, r30
     c40:	b7 01       	movw	r22, r14
     c42:	90 e0       	ldi	r25, 0x00	; 0
     c44:	6d d2       	rcall	.+1242   	; 0x1120 <fputc>
     c46:	31 10       	cpse	r3, r1
     c48:	3a 94       	dec	r3
     c4a:	f1 e0       	ldi	r31, 0x01	; 1
     c4c:	4f 1a       	sub	r4, r31
     c4e:	51 08       	sbc	r5, r1
     c50:	41 14       	cp	r4, r1
     c52:	51 04       	cpc	r5, r1
     c54:	79 f7       	brne	.-34     	; 0xc34 <vfprintf+0x1ac>
     c56:	de c0       	rjmp	.+444    	; 0xe14 <vfprintf+0x38c>
     c58:	84 36       	cpi	r24, 0x64	; 100
     c5a:	11 f0       	breq	.+4      	; 0xc60 <vfprintf+0x1d8>
     c5c:	89 36       	cpi	r24, 0x69	; 105
     c5e:	31 f5       	brne	.+76     	; 0xcac <vfprintf+0x224>
     c60:	f8 01       	movw	r30, r16
     c62:	27 ff       	sbrs	r18, 7
     c64:	07 c0       	rjmp	.+14     	; 0xc74 <vfprintf+0x1ec>
     c66:	60 81       	ld	r22, Z
     c68:	71 81       	ldd	r23, Z+1	; 0x01
     c6a:	82 81       	ldd	r24, Z+2	; 0x02
     c6c:	93 81       	ldd	r25, Z+3	; 0x03
     c6e:	0c 5f       	subi	r16, 0xFC	; 252
     c70:	1f 4f       	sbci	r17, 0xFF	; 255
     c72:	08 c0       	rjmp	.+16     	; 0xc84 <vfprintf+0x1fc>
     c74:	60 81       	ld	r22, Z
     c76:	71 81       	ldd	r23, Z+1	; 0x01
     c78:	88 27       	eor	r24, r24
     c7a:	77 fd       	sbrc	r23, 7
     c7c:	80 95       	com	r24
     c7e:	98 2f       	mov	r25, r24
     c80:	0e 5f       	subi	r16, 0xFE	; 254
     c82:	1f 4f       	sbci	r17, 0xFF	; 255
     c84:	2f 76       	andi	r18, 0x6F	; 111
     c86:	b2 2e       	mov	r11, r18
     c88:	97 ff       	sbrs	r25, 7
     c8a:	09 c0       	rjmp	.+18     	; 0xc9e <vfprintf+0x216>
     c8c:	90 95       	com	r25
     c8e:	80 95       	com	r24
     c90:	70 95       	com	r23
     c92:	61 95       	neg	r22
     c94:	7f 4f       	sbci	r23, 0xFF	; 255
     c96:	8f 4f       	sbci	r24, 0xFF	; 255
     c98:	9f 4f       	sbci	r25, 0xFF	; 255
     c9a:	20 68       	ori	r18, 0x80	; 128
     c9c:	b2 2e       	mov	r11, r18
     c9e:	2a e0       	ldi	r18, 0x0A	; 10
     ca0:	30 e0       	ldi	r19, 0x00	; 0
     ca2:	a4 01       	movw	r20, r8
     ca4:	6f d2       	rcall	.+1246   	; 0x1184 <__ultoa_invert>
     ca6:	a8 2e       	mov	r10, r24
     ca8:	a8 18       	sub	r10, r8
     caa:	43 c0       	rjmp	.+134    	; 0xd32 <vfprintf+0x2aa>
     cac:	85 37       	cpi	r24, 0x75	; 117
     cae:	29 f4       	brne	.+10     	; 0xcba <vfprintf+0x232>
     cb0:	2f 7e       	andi	r18, 0xEF	; 239
     cb2:	b2 2e       	mov	r11, r18
     cb4:	2a e0       	ldi	r18, 0x0A	; 10
     cb6:	30 e0       	ldi	r19, 0x00	; 0
     cb8:	25 c0       	rjmp	.+74     	; 0xd04 <vfprintf+0x27c>
     cba:	f2 2f       	mov	r31, r18
     cbc:	f9 7f       	andi	r31, 0xF9	; 249
     cbe:	bf 2e       	mov	r11, r31
     cc0:	8f 36       	cpi	r24, 0x6F	; 111
     cc2:	c1 f0       	breq	.+48     	; 0xcf4 <vfprintf+0x26c>
     cc4:	18 f4       	brcc	.+6      	; 0xccc <vfprintf+0x244>
     cc6:	88 35       	cpi	r24, 0x58	; 88
     cc8:	79 f0       	breq	.+30     	; 0xce8 <vfprintf+0x260>
     cca:	ad c0       	rjmp	.+346    	; 0xe26 <vfprintf+0x39e>
     ccc:	80 37       	cpi	r24, 0x70	; 112
     cce:	19 f0       	breq	.+6      	; 0xcd6 <vfprintf+0x24e>
     cd0:	88 37       	cpi	r24, 0x78	; 120
     cd2:	21 f0       	breq	.+8      	; 0xcdc <vfprintf+0x254>
     cd4:	a8 c0       	rjmp	.+336    	; 0xe26 <vfprintf+0x39e>
     cd6:	2f 2f       	mov	r18, r31
     cd8:	20 61       	ori	r18, 0x10	; 16
     cda:	b2 2e       	mov	r11, r18
     cdc:	b4 fe       	sbrs	r11, 4
     cde:	0d c0       	rjmp	.+26     	; 0xcfa <vfprintf+0x272>
     ce0:	8b 2d       	mov	r24, r11
     ce2:	84 60       	ori	r24, 0x04	; 4
     ce4:	b8 2e       	mov	r11, r24
     ce6:	09 c0       	rjmp	.+18     	; 0xcfa <vfprintf+0x272>
     ce8:	24 ff       	sbrs	r18, 4
     cea:	0a c0       	rjmp	.+20     	; 0xd00 <vfprintf+0x278>
     cec:	9f 2f       	mov	r25, r31
     cee:	96 60       	ori	r25, 0x06	; 6
     cf0:	b9 2e       	mov	r11, r25
     cf2:	06 c0       	rjmp	.+12     	; 0xd00 <vfprintf+0x278>
     cf4:	28 e0       	ldi	r18, 0x08	; 8
     cf6:	30 e0       	ldi	r19, 0x00	; 0
     cf8:	05 c0       	rjmp	.+10     	; 0xd04 <vfprintf+0x27c>
     cfa:	20 e1       	ldi	r18, 0x10	; 16
     cfc:	30 e0       	ldi	r19, 0x00	; 0
     cfe:	02 c0       	rjmp	.+4      	; 0xd04 <vfprintf+0x27c>
     d00:	20 e1       	ldi	r18, 0x10	; 16
     d02:	32 e0       	ldi	r19, 0x02	; 2
     d04:	f8 01       	movw	r30, r16
     d06:	b7 fe       	sbrs	r11, 7
     d08:	07 c0       	rjmp	.+14     	; 0xd18 <vfprintf+0x290>
     d0a:	60 81       	ld	r22, Z
     d0c:	71 81       	ldd	r23, Z+1	; 0x01
     d0e:	82 81       	ldd	r24, Z+2	; 0x02
     d10:	93 81       	ldd	r25, Z+3	; 0x03
     d12:	0c 5f       	subi	r16, 0xFC	; 252
     d14:	1f 4f       	sbci	r17, 0xFF	; 255
     d16:	06 c0       	rjmp	.+12     	; 0xd24 <vfprintf+0x29c>
     d18:	60 81       	ld	r22, Z
     d1a:	71 81       	ldd	r23, Z+1	; 0x01
     d1c:	80 e0       	ldi	r24, 0x00	; 0
     d1e:	90 e0       	ldi	r25, 0x00	; 0
     d20:	0e 5f       	subi	r16, 0xFE	; 254
     d22:	1f 4f       	sbci	r17, 0xFF	; 255
     d24:	a4 01       	movw	r20, r8
     d26:	2e d2       	rcall	.+1116   	; 0x1184 <__ultoa_invert>
     d28:	a8 2e       	mov	r10, r24
     d2a:	a8 18       	sub	r10, r8
     d2c:	fb 2d       	mov	r31, r11
     d2e:	ff 77       	andi	r31, 0x7F	; 127
     d30:	bf 2e       	mov	r11, r31
     d32:	b6 fe       	sbrs	r11, 6
     d34:	0b c0       	rjmp	.+22     	; 0xd4c <vfprintf+0x2c4>
     d36:	2b 2d       	mov	r18, r11
     d38:	2e 7f       	andi	r18, 0xFE	; 254
     d3a:	a5 14       	cp	r10, r5
     d3c:	50 f4       	brcc	.+20     	; 0xd52 <vfprintf+0x2ca>
     d3e:	b4 fe       	sbrs	r11, 4
     d40:	0a c0       	rjmp	.+20     	; 0xd56 <vfprintf+0x2ce>
     d42:	b2 fc       	sbrc	r11, 2
     d44:	08 c0       	rjmp	.+16     	; 0xd56 <vfprintf+0x2ce>
     d46:	2b 2d       	mov	r18, r11
     d48:	2e 7e       	andi	r18, 0xEE	; 238
     d4a:	05 c0       	rjmp	.+10     	; 0xd56 <vfprintf+0x2ce>
     d4c:	7a 2c       	mov	r7, r10
     d4e:	2b 2d       	mov	r18, r11
     d50:	03 c0       	rjmp	.+6      	; 0xd58 <vfprintf+0x2d0>
     d52:	7a 2c       	mov	r7, r10
     d54:	01 c0       	rjmp	.+2      	; 0xd58 <vfprintf+0x2d0>
     d56:	75 2c       	mov	r7, r5
     d58:	24 ff       	sbrs	r18, 4
     d5a:	0d c0       	rjmp	.+26     	; 0xd76 <vfprintf+0x2ee>
     d5c:	fe 01       	movw	r30, r28
     d5e:	ea 0d       	add	r30, r10
     d60:	f1 1d       	adc	r31, r1
     d62:	80 81       	ld	r24, Z
     d64:	80 33       	cpi	r24, 0x30	; 48
     d66:	11 f4       	brne	.+4      	; 0xd6c <vfprintf+0x2e4>
     d68:	29 7e       	andi	r18, 0xE9	; 233
     d6a:	09 c0       	rjmp	.+18     	; 0xd7e <vfprintf+0x2f6>
     d6c:	22 ff       	sbrs	r18, 2
     d6e:	06 c0       	rjmp	.+12     	; 0xd7c <vfprintf+0x2f4>
     d70:	73 94       	inc	r7
     d72:	73 94       	inc	r7
     d74:	04 c0       	rjmp	.+8      	; 0xd7e <vfprintf+0x2f6>
     d76:	82 2f       	mov	r24, r18
     d78:	86 78       	andi	r24, 0x86	; 134
     d7a:	09 f0       	breq	.+2      	; 0xd7e <vfprintf+0x2f6>
     d7c:	73 94       	inc	r7
     d7e:	23 fd       	sbrc	r18, 3
     d80:	12 c0       	rjmp	.+36     	; 0xda6 <vfprintf+0x31e>
     d82:	20 ff       	sbrs	r18, 0
     d84:	06 c0       	rjmp	.+12     	; 0xd92 <vfprintf+0x30a>
     d86:	5a 2c       	mov	r5, r10
     d88:	73 14       	cp	r7, r3
     d8a:	18 f4       	brcc	.+6      	; 0xd92 <vfprintf+0x30a>
     d8c:	53 0c       	add	r5, r3
     d8e:	57 18       	sub	r5, r7
     d90:	73 2c       	mov	r7, r3
     d92:	73 14       	cp	r7, r3
     d94:	60 f4       	brcc	.+24     	; 0xdae <vfprintf+0x326>
     d96:	b7 01       	movw	r22, r14
     d98:	80 e2       	ldi	r24, 0x20	; 32
     d9a:	90 e0       	ldi	r25, 0x00	; 0
     d9c:	2c 87       	std	Y+12, r18	; 0x0c
     d9e:	c0 d1       	rcall	.+896    	; 0x1120 <fputc>
     da0:	73 94       	inc	r7
     da2:	2c 85       	ldd	r18, Y+12	; 0x0c
     da4:	f6 cf       	rjmp	.-20     	; 0xd92 <vfprintf+0x30a>
     da6:	73 14       	cp	r7, r3
     da8:	10 f4       	brcc	.+4      	; 0xdae <vfprintf+0x326>
     daa:	37 18       	sub	r3, r7
     dac:	01 c0       	rjmp	.+2      	; 0xdb0 <vfprintf+0x328>
     dae:	31 2c       	mov	r3, r1
     db0:	24 ff       	sbrs	r18, 4
     db2:	11 c0       	rjmp	.+34     	; 0xdd6 <vfprintf+0x34e>
     db4:	b7 01       	movw	r22, r14
     db6:	80 e3       	ldi	r24, 0x30	; 48
     db8:	90 e0       	ldi	r25, 0x00	; 0
     dba:	2c 87       	std	Y+12, r18	; 0x0c
     dbc:	b1 d1       	rcall	.+866    	; 0x1120 <fputc>
     dbe:	2c 85       	ldd	r18, Y+12	; 0x0c
     dc0:	22 ff       	sbrs	r18, 2
     dc2:	16 c0       	rjmp	.+44     	; 0xdf0 <vfprintf+0x368>
     dc4:	21 ff       	sbrs	r18, 1
     dc6:	03 c0       	rjmp	.+6      	; 0xdce <vfprintf+0x346>
     dc8:	88 e5       	ldi	r24, 0x58	; 88
     dca:	90 e0       	ldi	r25, 0x00	; 0
     dcc:	02 c0       	rjmp	.+4      	; 0xdd2 <vfprintf+0x34a>
     dce:	88 e7       	ldi	r24, 0x78	; 120
     dd0:	90 e0       	ldi	r25, 0x00	; 0
     dd2:	b7 01       	movw	r22, r14
     dd4:	0c c0       	rjmp	.+24     	; 0xdee <vfprintf+0x366>
     dd6:	82 2f       	mov	r24, r18
     dd8:	86 78       	andi	r24, 0x86	; 134
     dda:	51 f0       	breq	.+20     	; 0xdf0 <vfprintf+0x368>
     ddc:	21 fd       	sbrc	r18, 1
     dde:	02 c0       	rjmp	.+4      	; 0xde4 <vfprintf+0x35c>
     de0:	80 e2       	ldi	r24, 0x20	; 32
     de2:	01 c0       	rjmp	.+2      	; 0xde6 <vfprintf+0x35e>
     de4:	8b e2       	ldi	r24, 0x2B	; 43
     de6:	27 fd       	sbrc	r18, 7
     de8:	8d e2       	ldi	r24, 0x2D	; 45
     dea:	b7 01       	movw	r22, r14
     dec:	90 e0       	ldi	r25, 0x00	; 0
     dee:	98 d1       	rcall	.+816    	; 0x1120 <fputc>
     df0:	a5 14       	cp	r10, r5
     df2:	30 f4       	brcc	.+12     	; 0xe00 <vfprintf+0x378>
     df4:	b7 01       	movw	r22, r14
     df6:	80 e3       	ldi	r24, 0x30	; 48
     df8:	90 e0       	ldi	r25, 0x00	; 0
     dfa:	92 d1       	rcall	.+804    	; 0x1120 <fputc>
     dfc:	5a 94       	dec	r5
     dfe:	f8 cf       	rjmp	.-16     	; 0xdf0 <vfprintf+0x368>
     e00:	aa 94       	dec	r10
     e02:	f4 01       	movw	r30, r8
     e04:	ea 0d       	add	r30, r10
     e06:	f1 1d       	adc	r31, r1
     e08:	80 81       	ld	r24, Z
     e0a:	b7 01       	movw	r22, r14
     e0c:	90 e0       	ldi	r25, 0x00	; 0
     e0e:	88 d1       	rcall	.+784    	; 0x1120 <fputc>
     e10:	a1 10       	cpse	r10, r1
     e12:	f6 cf       	rjmp	.-20     	; 0xe00 <vfprintf+0x378>
     e14:	33 20       	and	r3, r3
     e16:	09 f4       	brne	.+2      	; 0xe1a <vfprintf+0x392>
     e18:	5d ce       	rjmp	.-838    	; 0xad4 <vfprintf+0x4c>
     e1a:	b7 01       	movw	r22, r14
     e1c:	80 e2       	ldi	r24, 0x20	; 32
     e1e:	90 e0       	ldi	r25, 0x00	; 0
     e20:	7f d1       	rcall	.+766    	; 0x1120 <fputc>
     e22:	3a 94       	dec	r3
     e24:	f7 cf       	rjmp	.-18     	; 0xe14 <vfprintf+0x38c>
     e26:	f7 01       	movw	r30, r14
     e28:	86 81       	ldd	r24, Z+6	; 0x06
     e2a:	97 81       	ldd	r25, Z+7	; 0x07
     e2c:	02 c0       	rjmp	.+4      	; 0xe32 <vfprintf+0x3aa>
     e2e:	8f ef       	ldi	r24, 0xFF	; 255
     e30:	9f ef       	ldi	r25, 0xFF	; 255
     e32:	2c 96       	adiw	r28, 0x0c	; 12
     e34:	0f b6       	in	r0, 0x3f	; 63
     e36:	f8 94       	cli
     e38:	de bf       	out	0x3e, r29	; 62
     e3a:	0f be       	out	0x3f, r0	; 63
     e3c:	cd bf       	out	0x3d, r28	; 61
     e3e:	df 91       	pop	r29
     e40:	cf 91       	pop	r28
     e42:	1f 91       	pop	r17
     e44:	0f 91       	pop	r16
     e46:	ff 90       	pop	r15
     e48:	ef 90       	pop	r14
     e4a:	df 90       	pop	r13
     e4c:	cf 90       	pop	r12
     e4e:	bf 90       	pop	r11
     e50:	af 90       	pop	r10
     e52:	9f 90       	pop	r9
     e54:	8f 90       	pop	r8
     e56:	7f 90       	pop	r7
     e58:	6f 90       	pop	r6
     e5a:	5f 90       	pop	r5
     e5c:	4f 90       	pop	r4
     e5e:	3f 90       	pop	r3
     e60:	2f 90       	pop	r2
     e62:	08 95       	ret

00000e64 <calloc>:
     e64:	0f 93       	push	r16
     e66:	1f 93       	push	r17
     e68:	cf 93       	push	r28
     e6a:	df 93       	push	r29
     e6c:	86 9f       	mul	r24, r22
     e6e:	80 01       	movw	r16, r0
     e70:	87 9f       	mul	r24, r23
     e72:	10 0d       	add	r17, r0
     e74:	96 9f       	mul	r25, r22
     e76:	10 0d       	add	r17, r0
     e78:	11 24       	eor	r1, r1
     e7a:	c8 01       	movw	r24, r16
     e7c:	0d d0       	rcall	.+26     	; 0xe98 <malloc>
     e7e:	ec 01       	movw	r28, r24
     e80:	00 97       	sbiw	r24, 0x00	; 0
     e82:	21 f0       	breq	.+8      	; 0xe8c <calloc+0x28>
     e84:	a8 01       	movw	r20, r16
     e86:	60 e0       	ldi	r22, 0x00	; 0
     e88:	70 e0       	ldi	r23, 0x00	; 0
     e8a:	38 d1       	rcall	.+624    	; 0x10fc <memset>
     e8c:	ce 01       	movw	r24, r28
     e8e:	df 91       	pop	r29
     e90:	cf 91       	pop	r28
     e92:	1f 91       	pop	r17
     e94:	0f 91       	pop	r16
     e96:	08 95       	ret

00000e98 <malloc>:
     e98:	cf 93       	push	r28
     e9a:	df 93       	push	r29
     e9c:	82 30       	cpi	r24, 0x02	; 2
     e9e:	91 05       	cpc	r25, r1
     ea0:	10 f4       	brcc	.+4      	; 0xea6 <malloc+0xe>
     ea2:	82 e0       	ldi	r24, 0x02	; 2
     ea4:	90 e0       	ldi	r25, 0x00	; 0
     ea6:	e0 91 ad 02 	lds	r30, 0x02AD
     eaa:	f0 91 ae 02 	lds	r31, 0x02AE
     eae:	20 e0       	ldi	r18, 0x00	; 0
     eb0:	30 e0       	ldi	r19, 0x00	; 0
     eb2:	a0 e0       	ldi	r26, 0x00	; 0
     eb4:	b0 e0       	ldi	r27, 0x00	; 0
     eb6:	30 97       	sbiw	r30, 0x00	; 0
     eb8:	39 f1       	breq	.+78     	; 0xf08 <malloc+0x70>
     eba:	40 81       	ld	r20, Z
     ebc:	51 81       	ldd	r21, Z+1	; 0x01
     ebe:	48 17       	cp	r20, r24
     ec0:	59 07       	cpc	r21, r25
     ec2:	b8 f0       	brcs	.+46     	; 0xef2 <malloc+0x5a>
     ec4:	48 17       	cp	r20, r24
     ec6:	59 07       	cpc	r21, r25
     ec8:	71 f4       	brne	.+28     	; 0xee6 <malloc+0x4e>
     eca:	82 81       	ldd	r24, Z+2	; 0x02
     ecc:	93 81       	ldd	r25, Z+3	; 0x03
     ece:	10 97       	sbiw	r26, 0x00	; 0
     ed0:	29 f0       	breq	.+10     	; 0xedc <malloc+0x44>
     ed2:	13 96       	adiw	r26, 0x03	; 3
     ed4:	9c 93       	st	X, r25
     ed6:	8e 93       	st	-X, r24
     ed8:	12 97       	sbiw	r26, 0x02	; 2
     eda:	2c c0       	rjmp	.+88     	; 0xf34 <malloc+0x9c>
     edc:	90 93 ae 02 	sts	0x02AE, r25
     ee0:	80 93 ad 02 	sts	0x02AD, r24
     ee4:	27 c0       	rjmp	.+78     	; 0xf34 <malloc+0x9c>
     ee6:	21 15       	cp	r18, r1
     ee8:	31 05       	cpc	r19, r1
     eea:	31 f0       	breq	.+12     	; 0xef8 <malloc+0x60>
     eec:	42 17       	cp	r20, r18
     eee:	53 07       	cpc	r21, r19
     ef0:	18 f0       	brcs	.+6      	; 0xef8 <malloc+0x60>
     ef2:	a9 01       	movw	r20, r18
     ef4:	db 01       	movw	r26, r22
     ef6:	01 c0       	rjmp	.+2      	; 0xefa <malloc+0x62>
     ef8:	ef 01       	movw	r28, r30
     efa:	9a 01       	movw	r18, r20
     efc:	bd 01       	movw	r22, r26
     efe:	df 01       	movw	r26, r30
     f00:	02 80       	ldd	r0, Z+2	; 0x02
     f02:	f3 81       	ldd	r31, Z+3	; 0x03
     f04:	e0 2d       	mov	r30, r0
     f06:	d7 cf       	rjmp	.-82     	; 0xeb6 <malloc+0x1e>
     f08:	21 15       	cp	r18, r1
     f0a:	31 05       	cpc	r19, r1
     f0c:	f9 f0       	breq	.+62     	; 0xf4c <malloc+0xb4>
     f0e:	28 1b       	sub	r18, r24
     f10:	39 0b       	sbc	r19, r25
     f12:	24 30       	cpi	r18, 0x04	; 4
     f14:	31 05       	cpc	r19, r1
     f16:	80 f4       	brcc	.+32     	; 0xf38 <malloc+0xa0>
     f18:	8a 81       	ldd	r24, Y+2	; 0x02
     f1a:	9b 81       	ldd	r25, Y+3	; 0x03
     f1c:	61 15       	cp	r22, r1
     f1e:	71 05       	cpc	r23, r1
     f20:	21 f0       	breq	.+8      	; 0xf2a <malloc+0x92>
     f22:	fb 01       	movw	r30, r22
     f24:	93 83       	std	Z+3, r25	; 0x03
     f26:	82 83       	std	Z+2, r24	; 0x02
     f28:	04 c0       	rjmp	.+8      	; 0xf32 <malloc+0x9a>
     f2a:	90 93 ae 02 	sts	0x02AE, r25
     f2e:	80 93 ad 02 	sts	0x02AD, r24
     f32:	fe 01       	movw	r30, r28
     f34:	32 96       	adiw	r30, 0x02	; 2
     f36:	44 c0       	rjmp	.+136    	; 0xfc0 <malloc+0x128>
     f38:	fe 01       	movw	r30, r28
     f3a:	e2 0f       	add	r30, r18
     f3c:	f3 1f       	adc	r31, r19
     f3e:	81 93       	st	Z+, r24
     f40:	91 93       	st	Z+, r25
     f42:	22 50       	subi	r18, 0x02	; 2
     f44:	31 09       	sbc	r19, r1
     f46:	39 83       	std	Y+1, r19	; 0x01
     f48:	28 83       	st	Y, r18
     f4a:	3a c0       	rjmp	.+116    	; 0xfc0 <malloc+0x128>
     f4c:	20 91 ab 02 	lds	r18, 0x02AB
     f50:	30 91 ac 02 	lds	r19, 0x02AC
     f54:	23 2b       	or	r18, r19
     f56:	41 f4       	brne	.+16     	; 0xf68 <malloc+0xd0>
     f58:	20 91 02 02 	lds	r18, 0x0202
     f5c:	30 91 03 02 	lds	r19, 0x0203
     f60:	30 93 ac 02 	sts	0x02AC, r19
     f64:	20 93 ab 02 	sts	0x02AB, r18
     f68:	20 91 00 02 	lds	r18, 0x0200
     f6c:	30 91 01 02 	lds	r19, 0x0201
     f70:	21 15       	cp	r18, r1
     f72:	31 05       	cpc	r19, r1
     f74:	41 f4       	brne	.+16     	; 0xf86 <malloc+0xee>
     f76:	2d b7       	in	r18, 0x3d	; 61
     f78:	3e b7       	in	r19, 0x3e	; 62
     f7a:	40 91 04 02 	lds	r20, 0x0204
     f7e:	50 91 05 02 	lds	r21, 0x0205
     f82:	24 1b       	sub	r18, r20
     f84:	35 0b       	sbc	r19, r21
     f86:	e0 91 ab 02 	lds	r30, 0x02AB
     f8a:	f0 91 ac 02 	lds	r31, 0x02AC
     f8e:	e2 17       	cp	r30, r18
     f90:	f3 07       	cpc	r31, r19
     f92:	a0 f4       	brcc	.+40     	; 0xfbc <malloc+0x124>
     f94:	2e 1b       	sub	r18, r30
     f96:	3f 0b       	sbc	r19, r31
     f98:	28 17       	cp	r18, r24
     f9a:	39 07       	cpc	r19, r25
     f9c:	78 f0       	brcs	.+30     	; 0xfbc <malloc+0x124>
     f9e:	ac 01       	movw	r20, r24
     fa0:	4e 5f       	subi	r20, 0xFE	; 254
     fa2:	5f 4f       	sbci	r21, 0xFF	; 255
     fa4:	24 17       	cp	r18, r20
     fa6:	35 07       	cpc	r19, r21
     fa8:	48 f0       	brcs	.+18     	; 0xfbc <malloc+0x124>
     faa:	4e 0f       	add	r20, r30
     fac:	5f 1f       	adc	r21, r31
     fae:	50 93 ac 02 	sts	0x02AC, r21
     fb2:	40 93 ab 02 	sts	0x02AB, r20
     fb6:	81 93       	st	Z+, r24
     fb8:	91 93       	st	Z+, r25
     fba:	02 c0       	rjmp	.+4      	; 0xfc0 <malloc+0x128>
     fbc:	e0 e0       	ldi	r30, 0x00	; 0
     fbe:	f0 e0       	ldi	r31, 0x00	; 0
     fc0:	cf 01       	movw	r24, r30
     fc2:	df 91       	pop	r29
     fc4:	cf 91       	pop	r28
     fc6:	08 95       	ret

00000fc8 <free>:
     fc8:	cf 93       	push	r28
     fca:	df 93       	push	r29
     fcc:	00 97       	sbiw	r24, 0x00	; 0
     fce:	09 f4       	brne	.+2      	; 0xfd2 <free+0xa>
     fd0:	87 c0       	rjmp	.+270    	; 0x10e0 <free+0x118>
     fd2:	fc 01       	movw	r30, r24
     fd4:	32 97       	sbiw	r30, 0x02	; 2
     fd6:	13 82       	std	Z+3, r1	; 0x03
     fd8:	12 82       	std	Z+2, r1	; 0x02
     fda:	c0 91 ad 02 	lds	r28, 0x02AD
     fde:	d0 91 ae 02 	lds	r29, 0x02AE
     fe2:	20 97       	sbiw	r28, 0x00	; 0
     fe4:	81 f4       	brne	.+32     	; 0x1006 <free+0x3e>
     fe6:	20 81       	ld	r18, Z
     fe8:	31 81       	ldd	r19, Z+1	; 0x01
     fea:	28 0f       	add	r18, r24
     fec:	39 1f       	adc	r19, r25
     fee:	80 91 ab 02 	lds	r24, 0x02AB
     ff2:	90 91 ac 02 	lds	r25, 0x02AC
     ff6:	82 17       	cp	r24, r18
     ff8:	93 07       	cpc	r25, r19
     ffa:	79 f5       	brne	.+94     	; 0x105a <free+0x92>
     ffc:	f0 93 ac 02 	sts	0x02AC, r31
    1000:	e0 93 ab 02 	sts	0x02AB, r30
    1004:	6d c0       	rjmp	.+218    	; 0x10e0 <free+0x118>
    1006:	de 01       	movw	r26, r28
    1008:	20 e0       	ldi	r18, 0x00	; 0
    100a:	30 e0       	ldi	r19, 0x00	; 0
    100c:	ae 17       	cp	r26, r30
    100e:	bf 07       	cpc	r27, r31
    1010:	50 f4       	brcc	.+20     	; 0x1026 <free+0x5e>
    1012:	12 96       	adiw	r26, 0x02	; 2
    1014:	4d 91       	ld	r20, X+
    1016:	5c 91       	ld	r21, X
    1018:	13 97       	sbiw	r26, 0x03	; 3
    101a:	9d 01       	movw	r18, r26
    101c:	41 15       	cp	r20, r1
    101e:	51 05       	cpc	r21, r1
    1020:	09 f1       	breq	.+66     	; 0x1064 <free+0x9c>
    1022:	da 01       	movw	r26, r20
    1024:	f3 cf       	rjmp	.-26     	; 0x100c <free+0x44>
    1026:	b3 83       	std	Z+3, r27	; 0x03
    1028:	a2 83       	std	Z+2, r26	; 0x02
    102a:	40 81       	ld	r20, Z
    102c:	51 81       	ldd	r21, Z+1	; 0x01
    102e:	84 0f       	add	r24, r20
    1030:	95 1f       	adc	r25, r21
    1032:	8a 17       	cp	r24, r26
    1034:	9b 07       	cpc	r25, r27
    1036:	71 f4       	brne	.+28     	; 0x1054 <free+0x8c>
    1038:	8d 91       	ld	r24, X+
    103a:	9c 91       	ld	r25, X
    103c:	11 97       	sbiw	r26, 0x01	; 1
    103e:	84 0f       	add	r24, r20
    1040:	95 1f       	adc	r25, r21
    1042:	02 96       	adiw	r24, 0x02	; 2
    1044:	91 83       	std	Z+1, r25	; 0x01
    1046:	80 83       	st	Z, r24
    1048:	12 96       	adiw	r26, 0x02	; 2
    104a:	8d 91       	ld	r24, X+
    104c:	9c 91       	ld	r25, X
    104e:	13 97       	sbiw	r26, 0x03	; 3
    1050:	93 83       	std	Z+3, r25	; 0x03
    1052:	82 83       	std	Z+2, r24	; 0x02
    1054:	21 15       	cp	r18, r1
    1056:	31 05       	cpc	r19, r1
    1058:	29 f4       	brne	.+10     	; 0x1064 <free+0x9c>
    105a:	f0 93 ae 02 	sts	0x02AE, r31
    105e:	e0 93 ad 02 	sts	0x02AD, r30
    1062:	3e c0       	rjmp	.+124    	; 0x10e0 <free+0x118>
    1064:	d9 01       	movw	r26, r18
    1066:	13 96       	adiw	r26, 0x03	; 3
    1068:	fc 93       	st	X, r31
    106a:	ee 93       	st	-X, r30
    106c:	12 97       	sbiw	r26, 0x02	; 2
    106e:	4d 91       	ld	r20, X+
    1070:	5d 91       	ld	r21, X+
    1072:	a4 0f       	add	r26, r20
    1074:	b5 1f       	adc	r27, r21
    1076:	ea 17       	cp	r30, r26
    1078:	fb 07       	cpc	r31, r27
    107a:	79 f4       	brne	.+30     	; 0x109a <free+0xd2>
    107c:	80 81       	ld	r24, Z
    107e:	91 81       	ldd	r25, Z+1	; 0x01
    1080:	84 0f       	add	r24, r20
    1082:	95 1f       	adc	r25, r21
    1084:	02 96       	adiw	r24, 0x02	; 2
    1086:	d9 01       	movw	r26, r18
    1088:	11 96       	adiw	r26, 0x01	; 1
    108a:	9c 93       	st	X, r25
    108c:	8e 93       	st	-X, r24
    108e:	82 81       	ldd	r24, Z+2	; 0x02
    1090:	93 81       	ldd	r25, Z+3	; 0x03
    1092:	13 96       	adiw	r26, 0x03	; 3
    1094:	9c 93       	st	X, r25
    1096:	8e 93       	st	-X, r24
    1098:	12 97       	sbiw	r26, 0x02	; 2
    109a:	e0 e0       	ldi	r30, 0x00	; 0
    109c:	f0 e0       	ldi	r31, 0x00	; 0
    109e:	8a 81       	ldd	r24, Y+2	; 0x02
    10a0:	9b 81       	ldd	r25, Y+3	; 0x03
    10a2:	00 97       	sbiw	r24, 0x00	; 0
    10a4:	19 f0       	breq	.+6      	; 0x10ac <free+0xe4>
    10a6:	fe 01       	movw	r30, r28
    10a8:	ec 01       	movw	r28, r24
    10aa:	f9 cf       	rjmp	.-14     	; 0x109e <free+0xd6>
    10ac:	ce 01       	movw	r24, r28
    10ae:	02 96       	adiw	r24, 0x02	; 2
    10b0:	28 81       	ld	r18, Y
    10b2:	39 81       	ldd	r19, Y+1	; 0x01
    10b4:	82 0f       	add	r24, r18
    10b6:	93 1f       	adc	r25, r19
    10b8:	20 91 ab 02 	lds	r18, 0x02AB
    10bc:	30 91 ac 02 	lds	r19, 0x02AC
    10c0:	28 17       	cp	r18, r24
    10c2:	39 07       	cpc	r19, r25
    10c4:	69 f4       	brne	.+26     	; 0x10e0 <free+0x118>
    10c6:	30 97       	sbiw	r30, 0x00	; 0
    10c8:	29 f4       	brne	.+10     	; 0x10d4 <free+0x10c>
    10ca:	10 92 ae 02 	sts	0x02AE, r1
    10ce:	10 92 ad 02 	sts	0x02AD, r1
    10d2:	02 c0       	rjmp	.+4      	; 0x10d8 <free+0x110>
    10d4:	13 82       	std	Z+3, r1	; 0x03
    10d6:	12 82       	std	Z+2, r1	; 0x02
    10d8:	d0 93 ac 02 	sts	0x02AC, r29
    10dc:	c0 93 ab 02 	sts	0x02AB, r28
    10e0:	df 91       	pop	r29
    10e2:	cf 91       	pop	r28
    10e4:	08 95       	ret

000010e6 <strnlen_P>:
    10e6:	fc 01       	movw	r30, r24
    10e8:	05 90       	lpm	r0, Z+
    10ea:	61 50       	subi	r22, 0x01	; 1
    10ec:	70 40       	sbci	r23, 0x00	; 0
    10ee:	01 10       	cpse	r0, r1
    10f0:	d8 f7       	brcc	.-10     	; 0x10e8 <strnlen_P+0x2>
    10f2:	80 95       	com	r24
    10f4:	90 95       	com	r25
    10f6:	8e 0f       	add	r24, r30
    10f8:	9f 1f       	adc	r25, r31
    10fa:	08 95       	ret

000010fc <memset>:
    10fc:	dc 01       	movw	r26, r24
    10fe:	01 c0       	rjmp	.+2      	; 0x1102 <memset+0x6>
    1100:	6d 93       	st	X+, r22
    1102:	41 50       	subi	r20, 0x01	; 1
    1104:	50 40       	sbci	r21, 0x00	; 0
    1106:	e0 f7       	brcc	.-8      	; 0x1100 <memset+0x4>
    1108:	08 95       	ret

0000110a <strnlen>:
    110a:	fc 01       	movw	r30, r24
    110c:	61 50       	subi	r22, 0x01	; 1
    110e:	70 40       	sbci	r23, 0x00	; 0
    1110:	01 90       	ld	r0, Z+
    1112:	01 10       	cpse	r0, r1
    1114:	d8 f7       	brcc	.-10     	; 0x110c <strnlen+0x2>
    1116:	80 95       	com	r24
    1118:	90 95       	com	r25
    111a:	8e 0f       	add	r24, r30
    111c:	9f 1f       	adc	r25, r31
    111e:	08 95       	ret

00001120 <fputc>:
    1120:	0f 93       	push	r16
    1122:	1f 93       	push	r17
    1124:	cf 93       	push	r28
    1126:	df 93       	push	r29
    1128:	18 2f       	mov	r17, r24
    112a:	09 2f       	mov	r16, r25
    112c:	eb 01       	movw	r28, r22
    112e:	8b 81       	ldd	r24, Y+3	; 0x03
    1130:	81 fd       	sbrc	r24, 1
    1132:	03 c0       	rjmp	.+6      	; 0x113a <fputc+0x1a>
    1134:	8f ef       	ldi	r24, 0xFF	; 255
    1136:	9f ef       	ldi	r25, 0xFF	; 255
    1138:	20 c0       	rjmp	.+64     	; 0x117a <fputc+0x5a>
    113a:	82 ff       	sbrs	r24, 2
    113c:	10 c0       	rjmp	.+32     	; 0x115e <fputc+0x3e>
    113e:	4e 81       	ldd	r20, Y+6	; 0x06
    1140:	5f 81       	ldd	r21, Y+7	; 0x07
    1142:	2c 81       	ldd	r18, Y+4	; 0x04
    1144:	3d 81       	ldd	r19, Y+5	; 0x05
    1146:	42 17       	cp	r20, r18
    1148:	53 07       	cpc	r21, r19
    114a:	7c f4       	brge	.+30     	; 0x116a <fputc+0x4a>
    114c:	e8 81       	ld	r30, Y
    114e:	f9 81       	ldd	r31, Y+1	; 0x01
    1150:	9f 01       	movw	r18, r30
    1152:	2f 5f       	subi	r18, 0xFF	; 255
    1154:	3f 4f       	sbci	r19, 0xFF	; 255
    1156:	39 83       	std	Y+1, r19	; 0x01
    1158:	28 83       	st	Y, r18
    115a:	10 83       	st	Z, r17
    115c:	06 c0       	rjmp	.+12     	; 0x116a <fputc+0x4a>
    115e:	e8 85       	ldd	r30, Y+8	; 0x08
    1160:	f9 85       	ldd	r31, Y+9	; 0x09
    1162:	81 2f       	mov	r24, r17
    1164:	19 95       	eicall
    1166:	89 2b       	or	r24, r25
    1168:	29 f7       	brne	.-54     	; 0x1134 <fputc+0x14>
    116a:	2e 81       	ldd	r18, Y+6	; 0x06
    116c:	3f 81       	ldd	r19, Y+7	; 0x07
    116e:	2f 5f       	subi	r18, 0xFF	; 255
    1170:	3f 4f       	sbci	r19, 0xFF	; 255
    1172:	3f 83       	std	Y+7, r19	; 0x07
    1174:	2e 83       	std	Y+6, r18	; 0x06
    1176:	81 2f       	mov	r24, r17
    1178:	90 2f       	mov	r25, r16
    117a:	df 91       	pop	r29
    117c:	cf 91       	pop	r28
    117e:	1f 91       	pop	r17
    1180:	0f 91       	pop	r16
    1182:	08 95       	ret

00001184 <__ultoa_invert>:
    1184:	fa 01       	movw	r30, r20
    1186:	aa 27       	eor	r26, r26
    1188:	28 30       	cpi	r18, 0x08	; 8
    118a:	51 f1       	breq	.+84     	; 0x11e0 <__ultoa_invert+0x5c>
    118c:	20 31       	cpi	r18, 0x10	; 16
    118e:	81 f1       	breq	.+96     	; 0x11f0 <__ultoa_invert+0x6c>
    1190:	e8 94       	clt
    1192:	6f 93       	push	r22
    1194:	6e 7f       	andi	r22, 0xFE	; 254
    1196:	6e 5f       	subi	r22, 0xFE	; 254
    1198:	7f 4f       	sbci	r23, 0xFF	; 255
    119a:	8f 4f       	sbci	r24, 0xFF	; 255
    119c:	9f 4f       	sbci	r25, 0xFF	; 255
    119e:	af 4f       	sbci	r26, 0xFF	; 255
    11a0:	b1 e0       	ldi	r27, 0x01	; 1
    11a2:	3e d0       	rcall	.+124    	; 0x1220 <__ultoa_invert+0x9c>
    11a4:	b4 e0       	ldi	r27, 0x04	; 4
    11a6:	3c d0       	rcall	.+120    	; 0x1220 <__ultoa_invert+0x9c>
    11a8:	67 0f       	add	r22, r23
    11aa:	78 1f       	adc	r23, r24
    11ac:	89 1f       	adc	r24, r25
    11ae:	9a 1f       	adc	r25, r26
    11b0:	a1 1d       	adc	r26, r1
    11b2:	68 0f       	add	r22, r24
    11b4:	79 1f       	adc	r23, r25
    11b6:	8a 1f       	adc	r24, r26
    11b8:	91 1d       	adc	r25, r1
    11ba:	a1 1d       	adc	r26, r1
    11bc:	6a 0f       	add	r22, r26
    11be:	71 1d       	adc	r23, r1
    11c0:	81 1d       	adc	r24, r1
    11c2:	91 1d       	adc	r25, r1
    11c4:	a1 1d       	adc	r26, r1
    11c6:	20 d0       	rcall	.+64     	; 0x1208 <__ultoa_invert+0x84>
    11c8:	09 f4       	brne	.+2      	; 0x11cc <__ultoa_invert+0x48>
    11ca:	68 94       	set
    11cc:	3f 91       	pop	r19
    11ce:	2a e0       	ldi	r18, 0x0A	; 10
    11d0:	26 9f       	mul	r18, r22
    11d2:	11 24       	eor	r1, r1
    11d4:	30 19       	sub	r19, r0
    11d6:	30 5d       	subi	r19, 0xD0	; 208
    11d8:	31 93       	st	Z+, r19
    11da:	de f6       	brtc	.-74     	; 0x1192 <__ultoa_invert+0xe>
    11dc:	cf 01       	movw	r24, r30
    11de:	08 95       	ret
    11e0:	46 2f       	mov	r20, r22
    11e2:	47 70       	andi	r20, 0x07	; 7
    11e4:	40 5d       	subi	r20, 0xD0	; 208
    11e6:	41 93       	st	Z+, r20
    11e8:	b3 e0       	ldi	r27, 0x03	; 3
    11ea:	0f d0       	rcall	.+30     	; 0x120a <__ultoa_invert+0x86>
    11ec:	c9 f7       	brne	.-14     	; 0x11e0 <__ultoa_invert+0x5c>
    11ee:	f6 cf       	rjmp	.-20     	; 0x11dc <__ultoa_invert+0x58>
    11f0:	46 2f       	mov	r20, r22
    11f2:	4f 70       	andi	r20, 0x0F	; 15
    11f4:	40 5d       	subi	r20, 0xD0	; 208
    11f6:	4a 33       	cpi	r20, 0x3A	; 58
    11f8:	18 f0       	brcs	.+6      	; 0x1200 <__ultoa_invert+0x7c>
    11fa:	49 5d       	subi	r20, 0xD9	; 217
    11fc:	31 fd       	sbrc	r19, 1
    11fe:	40 52       	subi	r20, 0x20	; 32
    1200:	41 93       	st	Z+, r20
    1202:	02 d0       	rcall	.+4      	; 0x1208 <__ultoa_invert+0x84>
    1204:	a9 f7       	brne	.-22     	; 0x11f0 <__ultoa_invert+0x6c>
    1206:	ea cf       	rjmp	.-44     	; 0x11dc <__ultoa_invert+0x58>
    1208:	b4 e0       	ldi	r27, 0x04	; 4
    120a:	a6 95       	lsr	r26
    120c:	97 95       	ror	r25
    120e:	87 95       	ror	r24
    1210:	77 95       	ror	r23
    1212:	67 95       	ror	r22
    1214:	ba 95       	dec	r27
    1216:	c9 f7       	brne	.-14     	; 0x120a <__ultoa_invert+0x86>
    1218:	00 97       	sbiw	r24, 0x00	; 0
    121a:	61 05       	cpc	r22, r1
    121c:	71 05       	cpc	r23, r1
    121e:	08 95       	ret
    1220:	9b 01       	movw	r18, r22
    1222:	ac 01       	movw	r20, r24
    1224:	0a 2e       	mov	r0, r26
    1226:	06 94       	lsr	r0
    1228:	57 95       	ror	r21
    122a:	47 95       	ror	r20
    122c:	37 95       	ror	r19
    122e:	27 95       	ror	r18
    1230:	ba 95       	dec	r27
    1232:	c9 f7       	brne	.-14     	; 0x1226 <__ultoa_invert+0xa2>
    1234:	62 0f       	add	r22, r18
    1236:	73 1f       	adc	r23, r19
    1238:	84 1f       	adc	r24, r20
    123a:	95 1f       	adc	r25, r21
    123c:	a0 1d       	adc	r26, r0
    123e:	08 95       	ret

00001240 <_exit>:
    1240:	f8 94       	cli

00001242 <__stop_program>:
    1242:	ff cf       	rjmp	.-2      	; 0x1242 <__stop_program>
