<?xml version="1.0" encoding="UTF-8" ?> 
<!DOCTYPE project PUBLIC "project" "project.dtd" >
<project version="1.0" >
  <set param="PCW::ENET0::PERIPHERAL::ENABLE" value="1" />
  <set param="PCW::SPI1::PERIPHERAL::ENABLE" value="1" />
  <set param="PCW::UART1::PERIPHERAL::ENABLE" value="1" />
  <set param="PCW::USB0::PERIPHERAL::ENABLE" value="1" />
  <set param="PCW::SPI0::PERIPHERAL::ENABLE" value="1" />
  <set param="PCW::SD0::PERIPHERAL::ENABLE" value="1" />
  <set param="PCW::QSPI::PERIPHERAL::ENABLE" value="1" />
  <set param="PCW::QSPI::QSPI::IO" value="MIO 1 .. 6" />
  <set param="PCW::ENET0::ENET0::IO" value="MIO 16 .. 27" />
  <set param="PCW:GPIO::EMIO_GPIO::WIDTH" value="31" />
  <set param="PCW::GPIO::V2.00.A::C_EN_EMIO_GPIO" value="1" />
  <set param="PCW::CAN::PERIPHERAL::FREQMHZ" value="100" />
  <set param="PCW::PRESET::FPGA::PARTNUMBER" value="xc7z020clg484-1" />
  <set param="PCW::PRESET::FPGA::SPEED" value="-1" />
  <set param="PCW::GPIO::PERIPHERAL::ENABLE" value="1" />
  <set param="PCW::GPIO::MIO_GPIO::ENABLE" value="1" />
  <set param="PCW::GPIO::EMIO_GPIO::ENABLE" value="1" />
  <set param="PCW::GPIO::EMIO_GPIO::IO" value="31" />
  <set param="PCW::FPGA0::PERIPHERAL::FREQMHZ" value="100.000000" />
  <set param="PCW::FPGA1::PERIPHERAL::FREQMHZ" value="142.857132" />
  <set param="PCW::FPGA2::PERIPHERAL::FREQMHZ" value="200.000000" />
  <set param="PCW::INTERNAL::UART::BAUD_RATE" value="9600" />
  <set param="PCW::PRESET::GLOBAL::CONFIG" value="Default" />
  <set param="PCW::PRESET::GLOBAL::DEFAULT" value="powerup" />
  <set param="PCW::UIPARAM::DDR::DEVICE_CAPACITY" value="1024 MBits" />
  <set param="PCW::DDR::V4.00.A::C_S_AXI_HP0_BASEADDR" value="0x00000000" />
  <set param="PCW::DDR::V4.00.A::C_S_AXI_HP0_HIGHADDR" value="0x1FFFFFFF" />
  <set param="PCW::DDR::V4.00.A::C_S_AXI_HP1_BASEADDR" value="0x00000000" />
  <set param="PCW::DDR::V4.00.A::C_S_AXI_HP1_HIGHADDR" value="0x1FFFFFFF" />
  <set param="PCW::DDR::V4.00.A::C_S_AXI_HP2_BASEADDR" value="0x00000000" />
  <set param="PCW::DDR::V4.00.A::C_S_AXI_HP2_HIGHADDR" value="0x1FFFFFFF" />
  <set param="PCW::DDR::V4.00.A::C_S_AXI_HP3_BASEADDR" value="0x00000000" />
  <set param="PCW::DDR::V4.00.A::C_S_AXI_HP3_HIGHADDR" value="0x1FFFFFFF" />
  <set param="PCW::DDR::AXI_HP1::DATAWIDTH" value="64" />
  <set param="PCW::DDR::AXI_HP2::DATAWIDTH" value="64" />
  <set param="PCW::DDR::AXI_HP3::DATAWIDTH" value="64" />
</project>
