\hypertarget{classdesign__with__logic__probe___w_d_c65_c02___interface__0__0}{}\doxysection{design\+\_\+with\+\_\+logic\+\_\+probe\+\_\+\+WDC65\+C02\+\_\+\+Interface\+\_\+0\+\_\+0 Entity Reference}
\label{classdesign__with__logic__probe___w_d_c65_c02___interface__0__0}\index{design\_with\_logic\_probe\_WDC65C02\_Interface\_0\_0@{design\_with\_logic\_probe\_WDC65C02\_Interface\_0\_0}}
Inheritance diagram for design\+\_\+with\+\_\+logic\+\_\+probe\+\_\+\+WDC65\+C02\+\_\+\+Interface\+\_\+0\+\_\+0\+:\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[height=2.641510cm]{d4/d33/classdesign__with__logic__probe___w_d_c65_c02___interface__0__0}
\end{center}
\end{figure}
\doxysubsection*{Entities}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{classdesign__with__logic__probe___w_d_c65_c02___interface__0__0_1_1design__with__logic__probe___ed03440f10e10a0cfed67be0b0b5d825}{design\+\_\+with\+\_\+logic\+\_\+probe\+\_\+\+WDC65\+C02\+\_\+\+Interface\+\_\+0\+\_\+0\+\_\+arch}} architecture
\end{DoxyCompactItemize}
\doxysubsection*{Libraries}
 \begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{classdesign__with__logic__probe___w_d_c65_c02___interface__0__0_a0a6af6eef40212dbaf130d57ce711256}\label{classdesign__with__logic__probe___w_d_c65_c02___interface__0__0_a0a6af6eef40212dbaf130d57ce711256}} 
\mbox{\hyperlink{classdesign__with__logic__probe___w_d_c65_c02___interface__0__0_a0a6af6eef40212dbaf130d57ce711256}{ieee}} 
\end{DoxyCompactItemize}
\doxysubsection*{Use Clauses}
 \begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{classdesign__with__logic__probe___w_d_c65_c02___interface__0__0_acd03516902501cd1c7296a98e22c6fcb}\label{classdesign__with__logic__probe___w_d_c65_c02___interface__0__0_acd03516902501cd1c7296a98e22c6fcb}} 
\mbox{\hyperlink{classdesign__with__logic__probe___w_d_c65_c02___interface__0__0_acd03516902501cd1c7296a98e22c6fcb}{std\+\_\+logic\+\_\+1164}}   
\item 
\mbox{\Hypertarget{classdesign__with__logic__probe___w_d_c65_c02___interface__0__0_a2edc34402b573437d5f25fa90ba4013e}\label{classdesign__with__logic__probe___w_d_c65_c02___interface__0__0_a2edc34402b573437d5f25fa90ba4013e}} 
\mbox{\hyperlink{classdesign__with__logic__probe___w_d_c65_c02___interface__0__0_a2edc34402b573437d5f25fa90ba4013e}{numeric\+\_\+std}}   
\end{DoxyCompactItemize}
\doxysubsection*{Ports}
 \begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{classdesign__with__logic__probe___w_d_c65_c02___interface__0__0_a0d7b5b5412df0bf7fcbc00468907e554}\label{classdesign__with__logic__probe___w_d_c65_c02___interface__0__0_a0d7b5b5412df0bf7fcbc00468907e554}} 
\mbox{\hyperlink{classdesign__with__logic__probe___w_d_c65_c02___interface__0__0_a0d7b5b5412df0bf7fcbc00468907e554}{CLOCK}}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{keywordtype}{STD\_LOGIC}\textcolor{vhdlchar}{ }} 
\item 
\mbox{\Hypertarget{classdesign__with__logic__probe___w_d_c65_c02___interface__0__0_a81d302aefbb7db133dc340bbb1c477ac}\label{classdesign__with__logic__probe___w_d_c65_c02___interface__0__0_a81d302aefbb7db133dc340bbb1c477ac}} 
\mbox{\hyperlink{classdesign__with__logic__probe___w_d_c65_c02___interface__0__0_a81d302aefbb7db133dc340bbb1c477ac}{RESET}}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{keywordtype}{STD\_LOGIC}\textcolor{vhdlchar}{ }} 
\item 
\mbox{\Hypertarget{classdesign__with__logic__probe___w_d_c65_c02___interface__0__0_a79fc6a2594691db93d5a14c80a902ede}\label{classdesign__with__logic__probe___w_d_c65_c02___interface__0__0_a79fc6a2594691db93d5a14c80a902ede}} 
\mbox{\hyperlink{classdesign__with__logic__probe___w_d_c65_c02___interface__0__0_a79fc6a2594691db93d5a14c80a902ede}{SINGLESTEP}}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{keywordtype}{STD\_LOGIC}\textcolor{vhdlchar}{ }} 
\item 
\mbox{\Hypertarget{classdesign__with__logic__probe___w_d_c65_c02___interface__0__0_a2bee578fbcdd35618a9de8c599926697}\label{classdesign__with__logic__probe___w_d_c65_c02___interface__0__0_a2bee578fbcdd35618a9de8c599926697}} 
\mbox{\hyperlink{classdesign__with__logic__probe___w_d_c65_c02___interface__0__0_a2bee578fbcdd35618a9de8c599926697}{ADDRESS}}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{keywordtype}{STD\_LOGIC\_VECTOR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{DOWNTO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
\mbox{\Hypertarget{classdesign__with__logic__probe___w_d_c65_c02___interface__0__0_abadb3e811d7373a391bcac609b47300e}\label{classdesign__with__logic__probe___w_d_c65_c02___interface__0__0_abadb3e811d7373a391bcac609b47300e}} 
\mbox{\hyperlink{classdesign__with__logic__probe___w_d_c65_c02___interface__0__0_abadb3e811d7373a391bcac609b47300e}{DATA}}  {\bfseries {\bfseries \textcolor{keywordflow}{inout}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{keywordtype}{STD\_LOGIC\_VECTOR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{DOWNTO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
\mbox{\Hypertarget{classdesign__with__logic__probe___w_d_c65_c02___interface__0__0_ae65925897388e0b600ec39378f53e981}\label{classdesign__with__logic__probe___w_d_c65_c02___interface__0__0_ae65925897388e0b600ec39378f53e981}} 
\mbox{\hyperlink{classdesign__with__logic__probe___w_d_c65_c02___interface__0__0_ae65925897388e0b600ec39378f53e981}{DATA\+\_\+\+TO\+\_\+\+CPU\+\_\+\+TAP}}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{keywordtype}{STD\_LOGIC\_VECTOR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{DOWNTO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
\mbox{\Hypertarget{classdesign__with__logic__probe___w_d_c65_c02___interface__0__0_a6aad242d46ef5cf9a98ca60a01e19435}\label{classdesign__with__logic__probe___w_d_c65_c02___interface__0__0_a6aad242d46ef5cf9a98ca60a01e19435}} 
\mbox{\hyperlink{classdesign__with__logic__probe___w_d_c65_c02___interface__0__0_a6aad242d46ef5cf9a98ca60a01e19435}{DATA\+\_\+\+FROM\+\_\+\+CPU\+\_\+\+TAP}}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{keywordtype}{STD\_LOGIC\_VECTOR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{DOWNTO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
\mbox{\Hypertarget{classdesign__with__logic__probe___w_d_c65_c02___interface__0__0_a004f7e562ac21ae44e4c3428d13493c9}\label{classdesign__with__logic__probe___w_d_c65_c02___interface__0__0_a004f7e562ac21ae44e4c3428d13493c9}} 
\mbox{\hyperlink{classdesign__with__logic__probe___w_d_c65_c02___interface__0__0_a004f7e562ac21ae44e4c3428d13493c9}{IRQB}}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{keywordtype}{STD\_LOGIC}\textcolor{vhdlchar}{ }} 
\item 
\mbox{\Hypertarget{classdesign__with__logic__probe___w_d_c65_c02___interface__0__0_acc5fee3c5c74200065a1ab0464070c13}\label{classdesign__with__logic__probe___w_d_c65_c02___interface__0__0_acc5fee3c5c74200065a1ab0464070c13}} 
\mbox{\hyperlink{classdesign__with__logic__probe___w_d_c65_c02___interface__0__0_acc5fee3c5c74200065a1ab0464070c13}{NMIB}}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{keywordtype}{STD\_LOGIC}\textcolor{vhdlchar}{ }} 
\item 
\mbox{\Hypertarget{classdesign__with__logic__probe___w_d_c65_c02___interface__0__0_a0c2db53326a90a4d2c4bc9b002319753}\label{classdesign__with__logic__probe___w_d_c65_c02___interface__0__0_a0c2db53326a90a4d2c4bc9b002319753}} 
\mbox{\hyperlink{classdesign__with__logic__probe___w_d_c65_c02___interface__0__0_a0c2db53326a90a4d2c4bc9b002319753}{PHI2}}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{keywordtype}{STD\_LOGIC}\textcolor{vhdlchar}{ }} 
\item 
\mbox{\Hypertarget{classdesign__with__logic__probe___w_d_c65_c02___interface__0__0_a5ce6b511f60b31c321d1dc3b01223e65}\label{classdesign__with__logic__probe___w_d_c65_c02___interface__0__0_a5ce6b511f60b31c321d1dc3b01223e65}} 
\mbox{\hyperlink{classdesign__with__logic__probe___w_d_c65_c02___interface__0__0_a5ce6b511f60b31c321d1dc3b01223e65}{RDY}}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{keywordtype}{STD\_LOGIC}\textcolor{vhdlchar}{ }} 
\item 
\mbox{\Hypertarget{classdesign__with__logic__probe___w_d_c65_c02___interface__0__0_af4b2356e95398cf57ef0570c060459be}\label{classdesign__with__logic__probe___w_d_c65_c02___interface__0__0_af4b2356e95398cf57ef0570c060459be}} 
\mbox{\hyperlink{classdesign__with__logic__probe___w_d_c65_c02___interface__0__0_af4b2356e95398cf57ef0570c060459be}{RESB}}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{keywordtype}{STD\_LOGIC}\textcolor{vhdlchar}{ }} 
\item 
\mbox{\Hypertarget{classdesign__with__logic__probe___w_d_c65_c02___interface__0__0_a8e5a42ff38030a892958b8facfdda2b4}\label{classdesign__with__logic__probe___w_d_c65_c02___interface__0__0_a8e5a42ff38030a892958b8facfdda2b4}} 
\mbox{\hyperlink{classdesign__with__logic__probe___w_d_c65_c02___interface__0__0_a8e5a42ff38030a892958b8facfdda2b4}{RWB}}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{keywordtype}{STD\_LOGIC}\textcolor{vhdlchar}{ }} 
\item 
\mbox{\Hypertarget{classdesign__with__logic__probe___w_d_c65_c02___interface__0__0_af5335861a1c2442896f36b7819e968df}\label{classdesign__with__logic__probe___w_d_c65_c02___interface__0__0_af5335861a1c2442896f36b7819e968df}} 
\mbox{\hyperlink{classdesign__with__logic__probe___w_d_c65_c02___interface__0__0_af5335861a1c2442896f36b7819e968df}{SYNC}}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{keywordtype}{STD\_LOGIC}\textcolor{vhdlchar}{ }} 
\item 
\mbox{\Hypertarget{classdesign__with__logic__probe___w_d_c65_c02___interface__0__0_a3c1f9a3b83dd71039ec9a1e7d5c886d6}\label{classdesign__with__logic__probe___w_d_c65_c02___interface__0__0_a3c1f9a3b83dd71039ec9a1e7d5c886d6}} 
\mbox{\hyperlink{classdesign__with__logic__probe___w_d_c65_c02___interface__0__0_a3c1f9a3b83dd71039ec9a1e7d5c886d6}{PIO\+\_\+\+LED\+\_\+\+OUT}}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{keywordtype}{STD\_LOGIC\_VECTOR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{DOWNTO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
\mbox{\Hypertarget{classdesign__with__logic__probe___w_d_c65_c02___interface__0__0_afde95cdacb31e4248c5eab879e72e3a5}\label{classdesign__with__logic__probe___w_d_c65_c02___interface__0__0_afde95cdacb31e4248c5eab879e72e3a5}} 
\mbox{\hyperlink{classdesign__with__logic__probe___w_d_c65_c02___interface__0__0_afde95cdacb31e4248c5eab879e72e3a5}{PIO\+\_\+7\+SEG\+\_\+\+COMMON}}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{keywordtype}{STD\_LOGIC\_VECTOR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{3} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{DOWNTO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
\mbox{\Hypertarget{classdesign__with__logic__probe___w_d_c65_c02___interface__0__0_aba5ba18bf2eb5c023b6f0732ba928991}\label{classdesign__with__logic__probe___w_d_c65_c02___interface__0__0_aba5ba18bf2eb5c023b6f0732ba928991}} 
\mbox{\hyperlink{classdesign__with__logic__probe___w_d_c65_c02___interface__0__0_aba5ba18bf2eb5c023b6f0732ba928991}{PIO\+\_\+7\+SEG\+\_\+\+SEGMENTS}}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{keywordtype}{STD\_LOGIC\_VECTOR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{DOWNTO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\end{DoxyCompactItemize}


The documentation for this design unit was generated from the following files\+:\begin{DoxyCompactItemize}
\item 
WD6502 Computer.\+gen/sources\+\_\+1/bd/design\+\_\+with\+\_\+logic\+\_\+probe/ip/design\+\_\+with\+\_\+logic\+\_\+probe\+\_\+\+WDC65\+C02\+\_\+\+Interface\+\_\+0\+\_\+0/sim/design\+\_\+with\+\_\+logic\+\_\+probe\+\_\+\+WDC65\+C02\+\_\+\+Interface\+\_\+0\+\_\+0.\+vhd\item 
WD6502 Computer.\+gen/sources\+\_\+1/bd/design\+\_\+with\+\_\+logic\+\_\+probe/ip/design\+\_\+with\+\_\+logic\+\_\+probe\+\_\+\+WDC65\+C02\+\_\+\+Interface\+\_\+0\+\_\+0/synth/design\+\_\+with\+\_\+logic\+\_\+probe\+\_\+\+WDC65\+C02\+\_\+\+Interface\+\_\+0\+\_\+0.\+vhd\end{DoxyCompactItemize}
