

================================================================
== Vivado HLS Report for 'heapSort'
================================================================
* Date:           Thu Jul 15 22:19:03 2021

* Version:        2016.1 (Build 1538259 on Fri Apr 08 16:12:49 MDT 2016)
* Project:        heapSort
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a100tcsg324-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      6.85|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+--------+-----+--------+---------+
    |    Latency   |   Interval   | Pipeline|
    | min |   max  | min |   max  |   Type  |
    +-----+--------+-----+--------+---------+
    |    2|  690051|    3|  690052|   none  |
    +-----+--------+-----+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+------+--------+----------+-----------+-----------+------+----------+
        |          |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+------+--------+----------+-----------+-----------+------+----------+
        |- Loop 1  |   384|  229760| 3 ~ 1795 |          -|          -|   128|    no    |
        |- Loop 2  |  1536|  460288| 6 ~ 1798 |          -|          -|   256|    no    |
        +----------+------+--------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 10
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / (!operation_V_load)
	9  / (operation_V_load)
2 --> 
	3  / (!tmp_2)
	4  / (tmp_2)
3 --> 
	2  / true
4 --> 
	5  / (!tmp_3)
	10  / (tmp_3)
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	4  / true
9 --> 
	10  / true
10 --> 
* FSM state operations: 

 <State 1>: 2.71ns
ST_1: stg_11 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap(i8 %indexOutputData) nounwind, !map !19

ST_1: stg_12 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap(i16 0) nounwind, !map !25

ST_1: stg_13 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecTopModule([9 x i8]* @heapSort_str) nounwind

ST_1: indexOutputData_read [1/1] 0.00ns
:3  %indexOutputData_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %indexOutputData) nounwind

ST_1: operation_V_load [1/1] 0.00ns
:4  %operation_V_load = load i1* @operation_V, align 1

ST_1: stg_16 [1/1] 1.57ns
:5  br i1 %operation_V_load, label %3, label %.preheader

ST_1: tmp [1/1] 0.00ns
:0  %tmp = sext i8 %indexOutputData_read to i64

ST_1: A_addr [1/1] 0.00ns
:1  %A_addr = getelementptr inbounds [256 x i16]* @A, i64 0, i64 %tmp

ST_1: A_load [2/2] 2.71ns
:2  %A_load = load i16* %A_addr, align 2


 <State 2>: 2.61ns
ST_2: i_i [1/1] 0.00ns
.preheader:0  %i_i = phi i8 [ %i, %1 ], [ 127, %0 ]

ST_2: tmp_2 [1/1] 0.00ns
.preheader:1  %tmp_2 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %i_i, i32 7)

ST_2: empty [1/1] 0.00ns
.preheader:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128) nounwind

ST_2: stg_23 [1/1] 1.57ns
.preheader:3  br i1 %tmp_2, label %.preheader.i, label %1

ST_2: stg_24 [2/2] 2.61ns
:0  call fastcc void @heapSort_maxHeapify_noRecurv(i8 signext %i_i, i10 signext 256) nounwind

ST_2: i [1/1] 1.67ns
:1  %i = add i8 %i_i, -1


 <State 3>: 0.00ns
ST_3: stg_26 [1/2] 0.00ns
:0  call fastcc void @heapSort_maxHeapify_noRecurv(i8 signext %i_i, i10 signext 256) nounwind

ST_3: stg_27 [1/1] 0.00ns
:2  br label %.preheader


 <State 4>: 2.71ns
ST_4: i_1_i [1/1] 0.00ns
.preheader.i:0  %i_1_i = phi i9 [ %i_2, %2 ], [ 255, %.preheader ]

ST_4: i_1_i_cast [1/1] 0.00ns
.preheader.i:1  %i_1_i_cast = sext i9 %i_1_i to i16

ST_4: tmp_3 [1/1] 0.00ns
.preheader.i:2  %tmp_3 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %i_1_i, i32 8)

ST_4: empty_3 [1/1] 0.00ns
.preheader.i:3  %empty_3 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256) nounwind

ST_4: stg_32 [1/1] 1.57ns
.preheader.i:4  br i1 %tmp_3, label %heapSort_noRecurv.exit, label %2

ST_4: temp [2/2] 2.71ns
:0  %temp = load i16* getelementptr inbounds ([256 x i16]* @A, i64 0, i64 0), align 2

ST_4: tmp_12_i [1/1] 0.00ns
:1  %tmp_12_i = zext i16 %i_1_i_cast to i64

ST_4: A_addr_6 [1/1] 0.00ns
:2  %A_addr_6 = getelementptr inbounds [256 x i16]* @A, i64 0, i64 %tmp_12_i

ST_4: A_load_7 [2/2] 2.71ns
:3  %A_load_7 = load i16* %A_addr_6, align 2


 <State 5>: 5.42ns
ST_5: temp [1/2] 2.71ns
:0  %temp = load i16* getelementptr inbounds ([256 x i16]* @A, i64 0, i64 0), align 2

ST_5: A_load_7 [1/2] 2.71ns
:3  %A_load_7 = load i16* %A_addr_6, align 2

ST_5: stg_39 [1/1] 2.71ns
:4  store i16 %A_load_7, i16* getelementptr inbounds ([256 x i16]* @A, i64 0, i64 0), align 2


 <State 6>: 2.71ns
ST_6: stg_40 [1/1] 2.71ns
:5  store i16 %temp, i16* %A_addr_6, align 2


 <State 7>: 2.61ns
ST_7: i_1_i_cast_cast [1/1] 0.00ns
:6  %i_1_i_cast_cast = zext i9 %i_1_i to i10

ST_7: stg_42 [2/2] 2.61ns
:7  call fastcc void @heapSort_maxHeapify_noRecurv(i8 signext 0, i10 signext %i_1_i_cast_cast) nounwind

ST_7: i_2 [1/1] 1.79ns
:8  %i_2 = add i9 %i_1_i, -1


 <State 8>: 0.00ns
ST_8: stg_44 [1/2] 0.00ns
:7  call fastcc void @heapSort_maxHeapify_noRecurv(i8 signext 0, i10 signext %i_1_i_cast_cast) nounwind

ST_8: stg_45 [1/1] 0.00ns
:9  br label %.preheader.i


 <State 9>: 4.28ns
ST_9: A_load [1/2] 2.71ns
:2  %A_load = load i16* %A_addr, align 2

ST_9: stg_47 [1/1] 1.57ns
:3  br label %heapSort_noRecurv.exit


 <State 10>: 0.00ns
ST_10: p_0 [1/1] 0.00ns
heapSort_noRecurv.exit:0  %p_0 = phi i16 [ %A_load, %3 ], [ 0, %.preheader.i ]

ST_10: stg_49 [1/1] 0.00ns
heapSort_noRecurv.exit:1  ret i16 %p_0



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 No timing violations. 


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
