// Seed: 2596419091
module module_0 (
    output tri1 id_0,
    input uwire id_1,
    output supply1 id_2,
    input wire id_3,
    input supply0 id_4
);
  logic id_6 = id_1 == id_1;
endmodule
module module_1 (
    input supply0 id_0,
    input wand id_1,
    input tri1 id_2,
    output supply1 id_3,
    output logic id_4,
    output tri id_5,
    input tri1 id_6,
    output supply0 id_7,
    input supply0 id_8,
    input uwire id_9,
    input tri id_10,
    output wire id_11
);
  always_comb begin : LABEL_0
    id_4 = 1;
    if (!1) @(negedge id_2 or 1);
    else begin : LABEL_1
      $clog2(45);
      ;
    end
    logic [-1 'b0 : !  1] id_13, id_14;
  end
  wire id_15;
  module_0 modCall_1 (
      id_11,
      id_10,
      id_5,
      id_1,
      id_2
  );
  assign modCall_1.id_0 = 0;
endmodule
