Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Mon Nov 27 23:33:50 2017
| Host         : MANOVELLA4169 running 64-bit major release  (build 9200)
| Command      : report_timing -file ./report/nco_timing_synth.rpt
| Design       : nco
| Device       : 7z010-clg225
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.936ns  (required time - arrival time)
  Source:                 phasein_V_0_payload_B_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            sinarray_V_U/nco_sinarray_V_rom_U/q0_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.788ns  (logic 1.007ns (21.032%)  route 3.781ns (78.968%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.924 - 4.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=132, unset)          0.973     0.973    ap_clk
                         FDRE                                         r  phasein_V_0_payload_B_reg[13]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.340     1.313 r  phasein_V_0_payload_B_reg[13]/Q
                         net (fo=3, unplaced)         0.759     2.072    sinarray_V_U/nco_sinarray_V_rom_U/phasein_V_0_payload_B_reg[21][1]
                         LUT3 (Prop_lut3_I0_O)        0.295     2.367 r  sinarray_V_U/nco_sinarray_V_rom_U/g0_b10_i_1/O
                         net (fo=132, unplaced)       1.218     3.585    sinarray_V_U/nco_sinarray_V_rom_U/sel[1]
                         LUT6 (Prop_lut6_I1_O)        0.124     3.709 r  sinarray_V_U/nco_sinarray_V_rom_U/g10_b15/O
                         net (fo=1, unplaced)         0.902     4.611    sinarray_V_U/nco_sinarray_V_rom_U/g10_b15_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     4.735 r  sinarray_V_U/nco_sinarray_V_rom_U/q0[15]_i_3/O
                         net (fo=1, unplaced)         0.902     5.637    sinarray_V_U/nco_sinarray_V_rom_U/q0[15]_i_3_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     5.761 r  sinarray_V_U/nco_sinarray_V_rom_U/q0[15]_i_1/O
                         net (fo=1, unplaced)         0.000     5.761    sinarray_V_U/nco_sinarray_V_rom_U/p_0_out[15]
                         FDRE                                         r  sinarray_V_U/nco_sinarray_V_rom_U/q0_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=132, unset)          0.924     4.924    sinarray_V_U/nco_sinarray_V_rom_U/ap_clk
                         FDRE                                         r  sinarray_V_U/nco_sinarray_V_rom_U/q0_reg[15]/C
                         clock pessimism              0.000     4.924    
                         clock uncertainty           -0.035     4.889    
                         FDRE (Setup_fdre_C_D)       -0.064     4.825    sinarray_V_U/nco_sinarray_V_rom_U/q0_reg[15]
  -------------------------------------------------------------------
                         required time                          4.825    
                         arrival time                          -5.761    
  -------------------------------------------------------------------
                         slack                                 -0.936    




