

================================================================
== Vitis HLS Report for 'ClefiaDecrypt_1'
================================================================
* Date:           Tue Dec  6 19:10:42 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        CLEFIA_ip
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.084 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      126|        ?|  1.260 us|         ?|  126|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 18
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 10 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%fin = alloca i64 1" [clefia.c:226]   --->   Operation 19 'alloca' 'fin' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%fout = alloca i64 1" [clefia.c:226]   --->   Operation 20 'alloca' 'fout' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%rin = alloca i64 1" [clefia.c:428]   --->   Operation 21 'alloca' 'rin' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%rout = alloca i64 1" [clefia.c:428]   --->   Operation 22 'alloca' 'rout' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [2/2] (0.00ns)   --->   "%call_ln0 = call void @ClefiaDecrypt.1_Pipeline_VITIS_LOOP_116_1, i8 %ct, i8 %rin"   --->   Operation 23 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 24 [1/2] (0.00ns)   --->   "%call_ln0 = call void @ClefiaDecrypt.1_Pipeline_VITIS_LOOP_116_1, i8 %ct, i8 %rin"   --->   Operation 24 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%r_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %r"   --->   Operation 25 'read' 'r_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %r_read, i3 0" [clefia.c:432]   --->   Operation 26 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [2/2] (0.00ns)   --->   "%call_ln432 = call void @ClefiaDecrypt.1_Pipeline_VITIS_LOOP_123_1, i8 %shl_ln, i8 %rk, i8 %rin" [clefia.c:432]   --->   Operation 27 'call' 'call_ln432' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 28 [1/2] (0.00ns)   --->   "%call_ln432 = call void @ClefiaDecrypt.1_Pipeline_VITIS_LOOP_123_1, i8 %shl_ln, i8 %rk, i8 %rin" [clefia.c:432]   --->   Operation 28 'call' 'call_ln432' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 29 [2/2] (0.00ns)   --->   "%call_ln432 = call void @ClefiaDecrypt.1_Pipeline_VITIS_LOOP_123_124, i8 %shl_ln, i8 %rk, i8 %rin" [clefia.c:432]   --->   Operation 29 'call' 'call_ln432' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 30 [1/2] (0.00ns)   --->   "%call_ln432 = call void @ClefiaDecrypt.1_Pipeline_VITIS_LOOP_123_124, i8 %shl_ln, i8 %rk, i8 %rin" [clefia.c:432]   --->   Operation 30 'call' 'call_ln432' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 31 [2/2] (0.00ns)   --->   "%call_ln0 = call void @ClefiaDecrypt.1_Pipeline_VITIS_LOOP_116_125, i8 %rin, i8 %fin"   --->   Operation 31 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 1.36>
ST_8 : Operation 32 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %Clefia_dec, i64 666, i64 207, i64 1"   --->   Operation 32 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %Clefia_dec, void @empty_3, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 34 [1/2] (0.00ns)   --->   "%call_ln0 = call void @ClefiaDecrypt.1_Pipeline_VITIS_LOOP_116_125, i8 %rin, i8 %fin"   --->   Operation 34 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 35 [1/1] (1.36ns)   --->   "%icmp_ln230 = icmp_eq  i5 %r_read, i5 0" [clefia.c:230]   --->   Operation 35 'icmp' 'icmp_ln230' <Predicate = true> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln230 = br i1 %icmp_ln230, void %while.body.i29.preheader, void %while.end.i" [clefia.c:230]   --->   Operation 36 'br' 'br_ln230' <Predicate = true> <Delay = 0.00>

State 9 <SV = 8> <Delay = 1.58>
ST_9 : Operation 37 [2/2] (1.58ns)   --->   "%call_ln432 = call void @ClefiaDecrypt.1_Pipeline_VITIS_LOOP_230_1, i5 %r_read, i8 %fin, i8 %fout, i8 %shl_ln, i8 %rk, i8 %clefia_s0, i8 %clefia_s1" [clefia.c:432]   --->   Operation 37 'call' 'call_ln432' <Predicate = true> <Delay = 1.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 38 [1/2] (0.00ns)   --->   "%call_ln432 = call void @ClefiaDecrypt.1_Pipeline_VITIS_LOOP_230_1, i5 %r_read, i8 %fin, i8 %fout, i8 %shl_ln, i8 %rk, i8 %clefia_s0, i8 %clefia_s1" [clefia.c:432]   --->   Operation 38 'call' 'call_ln432' <Predicate = (!icmp_ln230)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln0 = br void %while.end.i"   --->   Operation 39 'br' 'br_ln0' <Predicate = (!icmp_ln230)> <Delay = 0.00>

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 40 [2/2] (0.00ns)   --->   "%call_ln0 = call void @ClefiaDecrypt.1_Pipeline_VITIS_LOOP_116_126, i8 %fout, i8 %rout"   --->   Operation 40 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 41 [1/2] (0.00ns)   --->   "%call_ln0 = call void @ClefiaDecrypt.1_Pipeline_VITIS_LOOP_116_126, i8 %fout, i8 %rout"   --->   Operation 41 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 0.00>
ST_13 : Operation 42 [2/2] (0.00ns)   --->   "%call_ln0 = call void @ClefiaDecrypt.1_Pipeline_VITIS_LOOP_116_127, i8 %rout, i8 %Clefia_dec"   --->   Operation 42 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 0.00>
ST_14 : Operation 43 [1/2] (0.00ns)   --->   "%call_ln0 = call void @ClefiaDecrypt.1_Pipeline_VITIS_LOOP_116_127, i8 %rout, i8 %Clefia_dec"   --->   Operation 43 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 0.00>
ST_15 : Operation 44 [2/2] (0.00ns)   --->   "%call_ln0 = call void @ClefiaDecrypt.1_Pipeline_VITIS_LOOP_123_128, i8 %rk, i8 %Clefia_dec"   --->   Operation 44 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 0.00>
ST_16 : Operation 45 [1/2] (0.00ns)   --->   "%call_ln0 = call void @ClefiaDecrypt.1_Pipeline_VITIS_LOOP_123_128, i8 %rk, i8 %Clefia_dec"   --->   Operation 45 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 16> <Delay = 0.00>
ST_17 : Operation 46 [2/2] (0.00ns)   --->   "%call_ln0 = call void @ClefiaDecrypt.1_Pipeline_VITIS_LOOP_123_129, i8 %rk, i8 %Clefia_dec"   --->   Operation 46 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 17> <Delay = 0.00>
ST_18 : Operation 47 [1/2] (0.00ns)   --->   "%call_ln0 = call void @ClefiaDecrypt.1_Pipeline_VITIS_LOOP_123_129, i8 %rk, i8 %Clefia_dec"   --->   Operation 47 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 48 [1/1] (0.00ns)   --->   "%ret_ln441 = ret" [clefia.c:441]   --->   Operation 48 'ret' 'ret_ln441' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 0ns
The critical path consists of the following:

 <State 2>: 0ns
The critical path consists of the following:

 <State 3>: 0ns
The critical path consists of the following:

 <State 4>: 0ns
The critical path consists of the following:

 <State 5>: 0ns
The critical path consists of the following:

 <State 6>: 0ns
The critical path consists of the following:

 <State 7>: 0ns
The critical path consists of the following:

 <State 8>: 1.36ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln230', clefia.c:230) [19]  (1.36 ns)

 <State 9>: 1.59ns
The critical path consists of the following:
	'call' operation ('call_ln432', clefia.c:432) to 'ClefiaDecrypt.1_Pipeline_VITIS_LOOP_230_1' [22]  (1.59 ns)

 <State 10>: 0ns
The critical path consists of the following:

 <State 11>: 0ns
The critical path consists of the following:

 <State 12>: 0ns
The critical path consists of the following:

 <State 13>: 0ns
The critical path consists of the following:

 <State 14>: 0ns
The critical path consists of the following:

 <State 15>: 0ns
The critical path consists of the following:

 <State 16>: 0ns
The critical path consists of the following:

 <State 17>: 0ns
The critical path consists of the following:

 <State 18>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
