{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 5.0 Build 148 04/26/2005 SJ Full Version " "Info: Version 5.0 Build 148 04/26/2005 SJ Full Version" {  } {  } 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 15 22:23:14 2021 " "Info: Processing started: Mon Feb 15 22:23:14 2021" {  } {  } 0}  } {  } 4}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Fifo -c Fifo " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off Fifo -c Fifo" {  } {  } 0}
{ "Info" "IMPP_MPP_AVAILABLE_IO_STANDARD_IN_DEVICE" "EP1S10F484C5 " "Info: Auto device selection -- successful I/O standard check for EP1S10F484C5" {  } {  } 0}
{ "Info" "IMPP_MPP_AVAILABLE_PCI_IO_IN_DEVICE" "EP1S10F484C5 " "Info: Auto device selection -- successful PCI I/O clamp diode check for EP1S10F484C5" {  } {  } 0}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "Fifo EP1S10F484C5 " "Info: Automatically selected device EP1S10F484C5 for design Fifo" {  } {  } 0}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices. " { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP1S20F484C5 " "Info: Device EP1S20F484C5 is compatible" {  } {  } 2}  } {  } 2}
{ "Info" "IFSAC_FSAC_PINS_MISSING_LOCATION_INFO" "21 21 " "Info: No exact pin location assignment(s) for 21 pins of 21 total pins" { { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "FULL " "Info: Pin FULL not assigned to an exact location on the device" {  } { { "Fifo.vhd" "" { Text "Z:/lab20/Quartus/Fifo.vhd" 10 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "FULL" } } } } { "Z:/lab20/Quartus/db/Fifo_cmp.qrpt" "" { Report "Z:/lab20/Quartus/db/Fifo_cmp.qrpt" Compiler "Fifo" "UNKNOWN" "V1" "Z:/lab20/Quartus/db/Fifo.quartus_db" { Floorplan "Z:/lab20/Quartus/" "" "" { FULL } "NODE_NAME" } "" } } { "Z:/lab20/Quartus/Fifo.fld" "" { Floorplan "Z:/lab20/Quartus/Fifo.fld" "" "" { FULL } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "EMPTY " "Info: Pin EMPTY not assigned to an exact location on the device" {  } { { "Fifo.vhd" "" { Text "Z:/lab20/Quartus/Fifo.vhd" 11 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "EMPTY" } } } } { "Z:/lab20/Quartus/db/Fifo_cmp.qrpt" "" { Report "Z:/lab20/Quartus/db/Fifo_cmp.qrpt" Compiler "Fifo" "UNKNOWN" "V1" "Z:/lab20/Quartus/db/Fifo.quartus_db" { Floorplan "Z:/lab20/Quartus/" "" "" { EMPTY } "NODE_NAME" } "" } } { "Z:/lab20/Quartus/Fifo.fld" "" { Floorplan "Z:/lab20/Quartus/Fifo.fld" "" "" { EMPTY } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "DO\[0\] " "Info: Pin DO\[0\] not assigned to an exact location on the device" {  } { { "Fifo.vhd" "" { Text "Z:/lab20/Quartus/Fifo.vhd" 12 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "DO\[0\]" } } } } { "Z:/lab20/Quartus/db/Fifo_cmp.qrpt" "" { Report "Z:/lab20/Quartus/db/Fifo_cmp.qrpt" Compiler "Fifo" "UNKNOWN" "V1" "Z:/lab20/Quartus/db/Fifo.quartus_db" { Floorplan "Z:/lab20/Quartus/" "" "" { DO[0] } "NODE_NAME" } "" } } { "Z:/lab20/Quartus/Fifo.fld" "" { Floorplan "Z:/lab20/Quartus/Fifo.fld" "" "" { DO[0] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "DO\[1\] " "Info: Pin DO\[1\] not assigned to an exact location on the device" {  } { { "Fifo.vhd" "" { Text "Z:/lab20/Quartus/Fifo.vhd" 12 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "DO\[1\]" } } } } { "Z:/lab20/Quartus/db/Fifo_cmp.qrpt" "" { Report "Z:/lab20/Quartus/db/Fifo_cmp.qrpt" Compiler "Fifo" "UNKNOWN" "V1" "Z:/lab20/Quartus/db/Fifo.quartus_db" { Floorplan "Z:/lab20/Quartus/" "" "" { DO[1] } "NODE_NAME" } "" } } { "Z:/lab20/Quartus/Fifo.fld" "" { Floorplan "Z:/lab20/Quartus/Fifo.fld" "" "" { DO[1] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "DO\[2\] " "Info: Pin DO\[2\] not assigned to an exact location on the device" {  } { { "Fifo.vhd" "" { Text "Z:/lab20/Quartus/Fifo.vhd" 12 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "DO\[2\]" } } } } { "Z:/lab20/Quartus/db/Fifo_cmp.qrpt" "" { Report "Z:/lab20/Quartus/db/Fifo_cmp.qrpt" Compiler "Fifo" "UNKNOWN" "V1" "Z:/lab20/Quartus/db/Fifo.quartus_db" { Floorplan "Z:/lab20/Quartus/" "" "" { DO[2] } "NODE_NAME" } "" } } { "Z:/lab20/Quartus/Fifo.fld" "" { Floorplan "Z:/lab20/Quartus/Fifo.fld" "" "" { DO[2] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "DO\[3\] " "Info: Pin DO\[3\] not assigned to an exact location on the device" {  } { { "Fifo.vhd" "" { Text "Z:/lab20/Quartus/Fifo.vhd" 12 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "DO\[3\]" } } } } { "Z:/lab20/Quartus/db/Fifo_cmp.qrpt" "" { Report "Z:/lab20/Quartus/db/Fifo_cmp.qrpt" Compiler "Fifo" "UNKNOWN" "V1" "Z:/lab20/Quartus/db/Fifo.quartus_db" { Floorplan "Z:/lab20/Quartus/" "" "" { DO[3] } "NODE_NAME" } "" } } { "Z:/lab20/Quartus/Fifo.fld" "" { Floorplan "Z:/lab20/Quartus/Fifo.fld" "" "" { DO[3] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "DO\[4\] " "Info: Pin DO\[4\] not assigned to an exact location on the device" {  } { { "Fifo.vhd" "" { Text "Z:/lab20/Quartus/Fifo.vhd" 12 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "DO\[4\]" } } } } { "Z:/lab20/Quartus/db/Fifo_cmp.qrpt" "" { Report "Z:/lab20/Quartus/db/Fifo_cmp.qrpt" Compiler "Fifo" "UNKNOWN" "V1" "Z:/lab20/Quartus/db/Fifo.quartus_db" { Floorplan "Z:/lab20/Quartus/" "" "" { DO[4] } "NODE_NAME" } "" } } { "Z:/lab20/Quartus/Fifo.fld" "" { Floorplan "Z:/lab20/Quartus/Fifo.fld" "" "" { DO[4] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "DO\[5\] " "Info: Pin DO\[5\] not assigned to an exact location on the device" {  } { { "Fifo.vhd" "" { Text "Z:/lab20/Quartus/Fifo.vhd" 12 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "DO\[5\]" } } } } { "Z:/lab20/Quartus/db/Fifo_cmp.qrpt" "" { Report "Z:/lab20/Quartus/db/Fifo_cmp.qrpt" Compiler "Fifo" "UNKNOWN" "V1" "Z:/lab20/Quartus/db/Fifo.quartus_db" { Floorplan "Z:/lab20/Quartus/" "" "" { DO[5] } "NODE_NAME" } "" } } { "Z:/lab20/Quartus/Fifo.fld" "" { Floorplan "Z:/lab20/Quartus/Fifo.fld" "" "" { DO[5] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "DO\[6\] " "Info: Pin DO\[6\] not assigned to an exact location on the device" {  } { { "Fifo.vhd" "" { Text "Z:/lab20/Quartus/Fifo.vhd" 12 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "DO\[6\]" } } } } { "Z:/lab20/Quartus/db/Fifo_cmp.qrpt" "" { Report "Z:/lab20/Quartus/db/Fifo_cmp.qrpt" Compiler "Fifo" "UNKNOWN" "V1" "Z:/lab20/Quartus/db/Fifo.quartus_db" { Floorplan "Z:/lab20/Quartus/" "" "" { DO[6] } "NODE_NAME" } "" } } { "Z:/lab20/Quartus/Fifo.fld" "" { Floorplan "Z:/lab20/Quartus/Fifo.fld" "" "" { DO[6] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "DO\[7\] " "Info: Pin DO\[7\] not assigned to an exact location on the device" {  } { { "Fifo.vhd" "" { Text "Z:/lab20/Quartus/Fifo.vhd" 12 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "DO\[7\]" } } } } { "Z:/lab20/Quartus/db/Fifo_cmp.qrpt" "" { Report "Z:/lab20/Quartus/db/Fifo_cmp.qrpt" Compiler "Fifo" "UNKNOWN" "V1" "Z:/lab20/Quartus/db/Fifo.quartus_db" { Floorplan "Z:/lab20/Quartus/" "" "" { DO[7] } "NODE_NAME" } "" } } { "Z:/lab20/Quartus/Fifo.fld" "" { Floorplan "Z:/lab20/Quartus/Fifo.fld" "" "" { DO[7] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "WR " "Info: Pin WR not assigned to an exact location on the device" {  } { { "Fifo.vhd" "" { Text "Z:/lab20/Quartus/Fifo.vhd" 8 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "WR" } } } } { "Z:/lab20/Quartus/db/Fifo_cmp.qrpt" "" { Report "Z:/lab20/Quartus/db/Fifo_cmp.qrpt" Compiler "Fifo" "UNKNOWN" "V1" "Z:/lab20/Quartus/db/Fifo.quartus_db" { Floorplan "Z:/lab20/Quartus/" "" "" { WR } "NODE_NAME" } "" } } { "Z:/lab20/Quartus/Fifo.fld" "" { Floorplan "Z:/lab20/Quartus/Fifo.fld" "" "" { WR } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "RD " "Info: Pin RD not assigned to an exact location on the device" {  } { { "Fifo.vhd" "" { Text "Z:/lab20/Quartus/Fifo.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "RD" } } } } { "Z:/lab20/Quartus/db/Fifo_cmp.qrpt" "" { Report "Z:/lab20/Quartus/db/Fifo_cmp.qrpt" Compiler "Fifo" "UNKNOWN" "V1" "Z:/lab20/Quartus/db/Fifo.quartus_db" { Floorplan "Z:/lab20/Quartus/" "" "" { RD } "NODE_NAME" } "" } } { "Z:/lab20/Quartus/Fifo.fld" "" { Floorplan "Z:/lab20/Quartus/Fifo.fld" "" "" { RD } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "Reset " "Info: Pin Reset not assigned to an exact location on the device" {  } { { "Fifo.vhd" "" { Text "Z:/lab20/Quartus/Fifo.vhd" 7 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "Reset" } } } } { "Z:/lab20/Quartus/db/Fifo_cmp.qrpt" "" { Report "Z:/lab20/Quartus/db/Fifo_cmp.qrpt" Compiler "Fifo" "UNKNOWN" "V1" "Z:/lab20/Quartus/db/Fifo.quartus_db" { Floorplan "Z:/lab20/Quartus/" "" "" { Reset } "NODE_NAME" } "" } } { "Z:/lab20/Quartus/Fifo.fld" "" { Floorplan "Z:/lab20/Quartus/Fifo.fld" "" "" { Reset } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "DI\[0\] " "Info: Pin DI\[0\] not assigned to an exact location on the device" {  } { { "Fifo.vhd" "" { Text "Z:/lab20/Quartus/Fifo.vhd" 6 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "DI\[0\]" } } } } { "Z:/lab20/Quartus/db/Fifo_cmp.qrpt" "" { Report "Z:/lab20/Quartus/db/Fifo_cmp.qrpt" Compiler "Fifo" "UNKNOWN" "V1" "Z:/lab20/Quartus/db/Fifo.quartus_db" { Floorplan "Z:/lab20/Quartus/" "" "" { DI[0] } "NODE_NAME" } "" } } { "Z:/lab20/Quartus/Fifo.fld" "" { Floorplan "Z:/lab20/Quartus/Fifo.fld" "" "" { DI[0] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "DI\[1\] " "Info: Pin DI\[1\] not assigned to an exact location on the device" {  } { { "Fifo.vhd" "" { Text "Z:/lab20/Quartus/Fifo.vhd" 6 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "DI\[1\]" } } } } { "Z:/lab20/Quartus/db/Fifo_cmp.qrpt" "" { Report "Z:/lab20/Quartus/db/Fifo_cmp.qrpt" Compiler "Fifo" "UNKNOWN" "V1" "Z:/lab20/Quartus/db/Fifo.quartus_db" { Floorplan "Z:/lab20/Quartus/" "" "" { DI[1] } "NODE_NAME" } "" } } { "Z:/lab20/Quartus/Fifo.fld" "" { Floorplan "Z:/lab20/Quartus/Fifo.fld" "" "" { DI[1] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "DI\[2\] " "Info: Pin DI\[2\] not assigned to an exact location on the device" {  } { { "Fifo.vhd" "" { Text "Z:/lab20/Quartus/Fifo.vhd" 6 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "DI\[2\]" } } } } { "Z:/lab20/Quartus/db/Fifo_cmp.qrpt" "" { Report "Z:/lab20/Quartus/db/Fifo_cmp.qrpt" Compiler "Fifo" "UNKNOWN" "V1" "Z:/lab20/Quartus/db/Fifo.quartus_db" { Floorplan "Z:/lab20/Quartus/" "" "" { DI[2] } "NODE_NAME" } "" } } { "Z:/lab20/Quartus/Fifo.fld" "" { Floorplan "Z:/lab20/Quartus/Fifo.fld" "" "" { DI[2] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "DI\[3\] " "Info: Pin DI\[3\] not assigned to an exact location on the device" {  } { { "Fifo.vhd" "" { Text "Z:/lab20/Quartus/Fifo.vhd" 6 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "DI\[3\]" } } } } { "Z:/lab20/Quartus/db/Fifo_cmp.qrpt" "" { Report "Z:/lab20/Quartus/db/Fifo_cmp.qrpt" Compiler "Fifo" "UNKNOWN" "V1" "Z:/lab20/Quartus/db/Fifo.quartus_db" { Floorplan "Z:/lab20/Quartus/" "" "" { DI[3] } "NODE_NAME" } "" } } { "Z:/lab20/Quartus/Fifo.fld" "" { Floorplan "Z:/lab20/Quartus/Fifo.fld" "" "" { DI[3] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "DI\[4\] " "Info: Pin DI\[4\] not assigned to an exact location on the device" {  } { { "Fifo.vhd" "" { Text "Z:/lab20/Quartus/Fifo.vhd" 6 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "DI\[4\]" } } } } { "Z:/lab20/Quartus/db/Fifo_cmp.qrpt" "" { Report "Z:/lab20/Quartus/db/Fifo_cmp.qrpt" Compiler "Fifo" "UNKNOWN" "V1" "Z:/lab20/Quartus/db/Fifo.quartus_db" { Floorplan "Z:/lab20/Quartus/" "" "" { DI[4] } "NODE_NAME" } "" } } { "Z:/lab20/Quartus/Fifo.fld" "" { Floorplan "Z:/lab20/Quartus/Fifo.fld" "" "" { DI[4] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "DI\[5\] " "Info: Pin DI\[5\] not assigned to an exact location on the device" {  } { { "Fifo.vhd" "" { Text "Z:/lab20/Quartus/Fifo.vhd" 6 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "DI\[5\]" } } } } { "Z:/lab20/Quartus/db/Fifo_cmp.qrpt" "" { Report "Z:/lab20/Quartus/db/Fifo_cmp.qrpt" Compiler "Fifo" "UNKNOWN" "V1" "Z:/lab20/Quartus/db/Fifo.quartus_db" { Floorplan "Z:/lab20/Quartus/" "" "" { DI[5] } "NODE_NAME" } "" } } { "Z:/lab20/Quartus/Fifo.fld" "" { Floorplan "Z:/lab20/Quartus/Fifo.fld" "" "" { DI[5] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "DI\[6\] " "Info: Pin DI\[6\] not assigned to an exact location on the device" {  } { { "Fifo.vhd" "" { Text "Z:/lab20/Quartus/Fifo.vhd" 6 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "DI\[6\]" } } } } { "Z:/lab20/Quartus/db/Fifo_cmp.qrpt" "" { Report "Z:/lab20/Quartus/db/Fifo_cmp.qrpt" Compiler "Fifo" "UNKNOWN" "V1" "Z:/lab20/Quartus/db/Fifo.quartus_db" { Floorplan "Z:/lab20/Quartus/" "" "" { DI[6] } "NODE_NAME" } "" } } { "Z:/lab20/Quartus/Fifo.fld" "" { Floorplan "Z:/lab20/Quartus/Fifo.fld" "" "" { DI[6] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "DI\[7\] " "Info: Pin DI\[7\] not assigned to an exact location on the device" {  } { { "Fifo.vhd" "" { Text "Z:/lab20/Quartus/Fifo.vhd" 6 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "DI\[7\]" } } } } { "Z:/lab20/Quartus/db/Fifo_cmp.qrpt" "" { Report "Z:/lab20/Quartus/db/Fifo_cmp.qrpt" Compiler "Fifo" "UNKNOWN" "V1" "Z:/lab20/Quartus/db/Fifo.quartus_db" { Floorplan "Z:/lab20/Quartus/" "" "" { DI[7] } "NODE_NAME" } "" } } { "Z:/lab20/Quartus/Fifo.fld" "" { Floorplan "Z:/lab20/Quartus/Fifo.fld" "" "" { DI[7] } "NODE_NAME" } }  } 0}  } {  } 0}
{ "Info" "ITAN_TDC_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "fmax 1 MHz " "Info: Assuming a global fmax requirement of 1 MHz" {  } {  } 0} { "Info" "ITAN_TDC_NO_DEFAULT_REQUIREMENT" "tsu " "Info: Not setting a global tsu requirement" {  } {  } 0} { "Info" "ITAN_TDC_NO_DEFAULT_REQUIREMENT" "tco " "Info: Not setting a global tco requirement" {  } {  } 0} { "Info" "ITAN_TDC_NO_DEFAULT_REQUIREMENT" "tpd " "Info: Not setting a global tpd requirement" {  } {  } 0}  } {  } 0}
{ "Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 0}
{ "Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 0}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Info: Completed User Assigned Global Signals Promotion Operation" {  } {  } 0}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "WR Global clock in PIN L2 " "Info: Automatically promoted some destinations of signal \"WR\" to use Global clock in PIN L2" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "process0~4 " "Info: Destination \"process0~4\" may be non-global or may not use global clock" {  } {  } 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "process0~6 " "Info: Destination \"process0~6\" may be non-global or may not use global clock" {  } {  } 0}  } { { "Fifo.vhd" "" { Text "Z:/lab20/Quartus/Fifo.vhd" 8 -1 0 } }  } 0}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "RD Global clock in PIN L3 " "Info: Automatically promoted some destinations of signal \"RD\" to use Global clock in PIN L3" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "process0~4 " "Info: Destination \"process0~4\" may be non-global or may not use global clock" {  } {  } 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "process0~6 " "Info: Destination \"process0~6\" may be non-global or may not use global clock" {  } {  } 0}  } { { "Fifo.vhd" "" { Text "Z:/lab20/Quartus/Fifo.vhd" 9 -1 0 } }  } 0}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "process0~6 Global clock " "Info: Automatically promoted signal \"process0~6\" to use Global clock" {  } { { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "process0~6" } } } } { "Z:/lab20/Quartus/db/Fifo_cmp.qrpt" "" { Report "Z:/lab20/Quartus/db/Fifo_cmp.qrpt" Compiler "Fifo" "UNKNOWN" "V1" "Z:/lab20/Quartus/db/Fifo.quartus_db" { Floorplan "Z:/lab20/Quartus/" "" "" { process0~6 } "NODE_NAME" } "" } } { "Z:/lab20/Quartus/Fifo.fld" "" { Floorplan "Z:/lab20/Quartus/Fifo.fld" "" "" { process0~6 } "NODE_NAME" } }  } 0}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "Reset Global clock in PIN M2 " "Info: Automatically promoted some destinations of signal \"Reset\" to use Global clock in PIN M2" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "DO\[0\]~reg0 " "Info: Destination \"DO\[0\]~reg0\" may be non-global or may not use global clock" {  } { { "Fifo.vhd" "" { Text "Z:/lab20/Quartus/Fifo.vhd" 53 -1 0 } }  } 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "DO\[1\]~reg0 " "Info: Destination \"DO\[1\]~reg0\" may be non-global or may not use global clock" {  } { { "Fifo.vhd" "" { Text "Z:/lab20/Quartus/Fifo.vhd" 53 -1 0 } }  } 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "DO\[2\]~reg0 " "Info: Destination \"DO\[2\]~reg0\" may be non-global or may not use global clock" {  } { { "Fifo.vhd" "" { Text "Z:/lab20/Quartus/Fifo.vhd" 53 -1 0 } }  } 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "DO\[3\]~reg0 " "Info: Destination \"DO\[3\]~reg0\" may be non-global or may not use global clock" {  } { { "Fifo.vhd" "" { Text "Z:/lab20/Quartus/Fifo.vhd" 53 -1 0 } }  } 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "DO\[4\]~reg0 " "Info: Destination \"DO\[4\]~reg0\" may be non-global or may not use global clock" {  } { { "Fifo.vhd" "" { Text "Z:/lab20/Quartus/Fifo.vhd" 53 -1 0 } }  } 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "DO\[5\]~reg0 " "Info: Destination \"DO\[5\]~reg0\" may be non-global or may not use global clock" {  } { { "Fifo.vhd" "" { Text "Z:/lab20/Quartus/Fifo.vhd" 53 -1 0 } }  } 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "DO\[6\]~reg0 " "Info: Destination \"DO\[6\]~reg0\" may be non-global or may not use global clock" {  } { { "Fifo.vhd" "" { Text "Z:/lab20/Quartus/Fifo.vhd" 53 -1 0 } }  } 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "DO\[7\]~reg0 " "Info: Destination \"DO\[7\]~reg0\" may be non-global or may not use global clock" {  } { { "Fifo.vhd" "" { Text "Z:/lab20/Quartus/Fifo.vhd" 53 -1 0 } }  } 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "rtl~0 " "Info: Destination \"rtl~0\" may be non-global or may not use global clock" {  } {  } 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "rtl~1 " "Info: Destination \"rtl~1\" may be non-global or may not use global clock" {  } {  } 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_LIMITED_TO_SUB" "10 " "Info: Limited to 10 non-global destinations" {  } {  } 0}  } { { "Fifo.vhd" "" { Text "Z:/lab20/Quartus/Fifo.vhd" 7 -1 0 } }  } 0}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Info: Completed Auto Global Promotion Operation" {  } {  } 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Info: Started Fast Input/Output/OE register processing" {  } {  } 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Info: Finished Fast Input/Output/OE register processing" {  } {  } 0}
{ "Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Info: Start inferring scan chains for DSP blocks" {  } {  } 0}
{ "Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Info: Inferring scan chains for DSP blocks is complete" {  } {  } 0}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Info: Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0}
{ "Info" "IFSAC_FSAC_START_LUT_IO_MAC_RAM_PACKING" "" "Info: Moving registers into I/O cells, LUTs, RAM blocks, and DSP blocks to improve timing and density" {  } {  } 0}
{ "Info" "IFSAC_FSAC_FINISH_LUT_IO_MAC_RAM_PACKING" "" "Info: Finished moving registers into LUTs, I/O cells, DSP blocks, and RAM blocks" {  } {  } 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" {  } {  } 0}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "18 unused 3.30 8 0 10 " "Info: Number of I/O pins in group: 18 (unused VREF, 3.30 VCCIO, 8 input, 0 output, 10 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "LVTTL. " "Info: I/O standards used: LVTTL." {  } {  } 0}  } {  } 0}  } {  } 0}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use unused 0 29 " "Info: I/O bank number 1 does not use VREF pins and has unused VCCIO pins. 0 total pin(s) used --  29 pins available" {  } {  } 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use unused 0 30 " "Info: I/O bank number 2 does not use VREF pins and has unused VCCIO pins. 0 total pin(s) used --  30 pins available" {  } {  } 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use unused 0 51 " "Info: I/O bank number 3 does not use VREF pins and has unused VCCIO pins. 0 total pin(s) used --  51 pins available" {  } {  } 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use unused 1 51 " "Info: I/O bank number 4 does not use VREF pins and has unused VCCIO pins. 1 total pin(s) used --  51 pins available" {  } {  } 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use unused 2 27 " "Info: I/O bank number 5 does not use VREF pins and has unused VCCIO pins. 2 total pin(s) used --  27 pins available" {  } {  } 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use unused 1 28 " "Info: I/O bank number 6 does not use VREF pins and has unused VCCIO pins. 1 total pin(s) used --  28 pins available" {  } {  } 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use unused 0 52 " "Info: I/O bank number 7 does not use VREF pins and has unused VCCIO pins. 0 total pin(s) used --  52 pins available" {  } {  } 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use unused 0 51 " "Info: I/O bank number 8 does not use VREF pins and has unused VCCIO pins. 0 total pin(s) used --  51 pins available" {  } {  } 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use unused 0 6 " "Info: I/O bank number 9 does not use VREF pins and has unused VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "10 does not use unused 0 0 " "Info: I/O bank number 10 does not use VREF pins and has unused VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "11 does not use unused 0 6 " "Info: I/O bank number 11 does not use VREF pins and has unused VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "12 does not use unused 0 0 " "Info: I/O bank number 12 does not use VREF pins and has unused VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0}  } {  } 0}  } {  } 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "3.032 ns register register " "Info: Estimated most critical path is register to register delay of 3.032 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns countRD\[0\] 1 REG LAB_X19_Y20 27 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X19_Y20; Fanout = 27; REG Node = 'countRD\[0\]'" {  } { { "Z:/lab20/Quartus/db/Fifo_cmp.qrpt" "" { Report "Z:/lab20/Quartus/db/Fifo_cmp.qrpt" Compiler "Fifo" "UNKNOWN" "V1" "Z:/lab20/Quartus/db/Fifo.quartus_db" { Floorplan "Z:/lab20/Quartus/" "" "" { countRD[0] } "NODE_NAME" } "" } } { "Fifo.vhd" "" { Text "Z:/lab20/Quartus/Fifo.vhd" 22 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.919 ns) + CELL(0.280 ns) 1.199 ns buff~186 2 COMB LAB_X19_Y22 1 " "Info: 2: + IC(0.919 ns) + CELL(0.280 ns) = 1.199 ns; Loc. = LAB_X19_Y22; Fanout = 1; COMB Node = 'buff~186'" {  } { { "Z:/lab20/Quartus/db/Fifo_cmp.qrpt" "" { Report "Z:/lab20/Quartus/db/Fifo_cmp.qrpt" Compiler "Fifo" "UNKNOWN" "V1" "Z:/lab20/Quartus/db/Fifo.quartus_db" { Floorplan "Z:/lab20/Quartus/" "" "1.199 ns" { countRD[0] buff~186 } "NODE_NAME" } "" } } { "Fifo.vhd" "" { Text "Z:/lab20/Quartus/Fifo.vhd" 18 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.136 ns) + CELL(0.366 ns) 1.701 ns buff~187 3 COMB LAB_X19_Y22 1 " "Info: 3: + IC(0.136 ns) + CELL(0.366 ns) = 1.701 ns; Loc. = LAB_X19_Y22; Fanout = 1; COMB Node = 'buff~187'" {  } { { "Z:/lab20/Quartus/db/Fifo_cmp.qrpt" "" { Report "Z:/lab20/Quartus/db/Fifo_cmp.qrpt" Compiler "Fifo" "UNKNOWN" "V1" "Z:/lab20/Quartus/db/Fifo.quartus_db" { Floorplan "Z:/lab20/Quartus/" "" "0.502 ns" { buff~186 buff~187 } "NODE_NAME" } "" } } { "Fifo.vhd" "" { Text "Z:/lab20/Quartus/Fifo.vhd" 18 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.873 ns) + CELL(0.458 ns) 3.032 ns DO\[7\]~reg0 4 REG LAB_X18_Y19 2 " "Info: 4: + IC(0.873 ns) + CELL(0.458 ns) = 3.032 ns; Loc. = LAB_X18_Y19; Fanout = 2; REG Node = 'DO\[7\]~reg0'" {  } { { "Z:/lab20/Quartus/db/Fifo_cmp.qrpt" "" { Report "Z:/lab20/Quartus/db/Fifo_cmp.qrpt" Compiler "Fifo" "UNKNOWN" "V1" "Z:/lab20/Quartus/db/Fifo.quartus_db" { Floorplan "Z:/lab20/Quartus/" "" "1.331 ns" { buff~187 DO[7]~reg0 } "NODE_NAME" } "" } } { "Fifo.vhd" "" { Text "Z:/lab20/Quartus/Fifo.vhd" 53 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.104 ns 36.41 % " "Info: Total cell delay = 1.104 ns ( 36.41 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.928 ns 63.59 % " "Info: Total interconnect delay = 1.928 ns ( 63.59 % )" {  } {  } 0}  } { { "Z:/lab20/Quartus/db/Fifo_cmp.qrpt" "" { Report "Z:/lab20/Quartus/db/Fifo_cmp.qrpt" Compiler "Fifo" "UNKNOWN" "V1" "Z:/lab20/Quartus/db/Fifo.quartus_db" { Floorplan "Z:/lab20/Quartus/" "" "3.032 ns" { countRD[0] buff~186 buff~187 DO[7]~reg0 } "NODE_NAME" } "" } }  } 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 1 " "Info: Average interconnect usage is 0% of the available device resources. Peak interconnect usage is 1%." {  } {  } 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: Fitter performed an Auto Fit compilation. Optimizations were skipped to reduce compilation time." {  } {  } 0}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Fixed Delay Chain Operation " "Info: Completed Fixed Delay Chain Operation" {  } {  } 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Delay Chain Operation " "Info: Completed Auto Delay Chain Operation" {  } {  } 0}
{ "Warning" "WFSAC_FSAC_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "10 " "Warning: The following 10 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFSAC_FSAC_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FULL a permanently enabled " "Info: Pin FULL has a permanently enabled output enable" {  } { { "Fifo.vhd" "" { Text "Z:/lab20/Quartus/Fifo.vhd" 10 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "FULL" } } } } { "Z:/lab20/Quartus/db/Fifo_cmp.qrpt" "" { Report "Z:/lab20/Quartus/db/Fifo_cmp.qrpt" Compiler "Fifo" "UNKNOWN" "V1" "Z:/lab20/Quartus/db/Fifo.quartus_db" { Floorplan "Z:/lab20/Quartus/" "" "" { FULL } "NODE_NAME" } "" } } { "Z:/lab20/Quartus/Fifo.fld" "" { Floorplan "Z:/lab20/Quartus/Fifo.fld" "" "" { FULL } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EMPTY a permanently enabled " "Info: Pin EMPTY has a permanently enabled output enable" {  } { { "Fifo.vhd" "" { Text "Z:/lab20/Quartus/Fifo.vhd" 11 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "EMPTY" } } } } { "Z:/lab20/Quartus/db/Fifo_cmp.qrpt" "" { Report "Z:/lab20/Quartus/db/Fifo_cmp.qrpt" Compiler "Fifo" "UNKNOWN" "V1" "Z:/lab20/Quartus/db/Fifo.quartus_db" { Floorplan "Z:/lab20/Quartus/" "" "" { EMPTY } "NODE_NAME" } "" } } { "Z:/lab20/Quartus/Fifo.fld" "" { Floorplan "Z:/lab20/Quartus/Fifo.fld" "" "" { EMPTY } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DO\[0\] a permanently enabled " "Info: Pin DO\[0\] has a permanently enabled output enable" {  } { { "Fifo.vhd" "" { Text "Z:/lab20/Quartus/Fifo.vhd" 12 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "DO\[0\]" } } } } { "Z:/lab20/Quartus/db/Fifo_cmp.qrpt" "" { Report "Z:/lab20/Quartus/db/Fifo_cmp.qrpt" Compiler "Fifo" "UNKNOWN" "V1" "Z:/lab20/Quartus/db/Fifo.quartus_db" { Floorplan "Z:/lab20/Quartus/" "" "" { DO[0] } "NODE_NAME" } "" } } { "Z:/lab20/Quartus/Fifo.fld" "" { Floorplan "Z:/lab20/Quartus/Fifo.fld" "" "" { DO[0] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DO\[1\] a permanently enabled " "Info: Pin DO\[1\] has a permanently enabled output enable" {  } { { "Fifo.vhd" "" { Text "Z:/lab20/Quartus/Fifo.vhd" 12 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "DO\[1\]" } } } } { "Z:/lab20/Quartus/db/Fifo_cmp.qrpt" "" { Report "Z:/lab20/Quartus/db/Fifo_cmp.qrpt" Compiler "Fifo" "UNKNOWN" "V1" "Z:/lab20/Quartus/db/Fifo.quartus_db" { Floorplan "Z:/lab20/Quartus/" "" "" { DO[1] } "NODE_NAME" } "" } } { "Z:/lab20/Quartus/Fifo.fld" "" { Floorplan "Z:/lab20/Quartus/Fifo.fld" "" "" { DO[1] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DO\[2\] a permanently enabled " "Info: Pin DO\[2\] has a permanently enabled output enable" {  } { { "Fifo.vhd" "" { Text "Z:/lab20/Quartus/Fifo.vhd" 12 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "DO\[2\]" } } } } { "Z:/lab20/Quartus/db/Fifo_cmp.qrpt" "" { Report "Z:/lab20/Quartus/db/Fifo_cmp.qrpt" Compiler "Fifo" "UNKNOWN" "V1" "Z:/lab20/Quartus/db/Fifo.quartus_db" { Floorplan "Z:/lab20/Quartus/" "" "" { DO[2] } "NODE_NAME" } "" } } { "Z:/lab20/Quartus/Fifo.fld" "" { Floorplan "Z:/lab20/Quartus/Fifo.fld" "" "" { DO[2] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DO\[3\] a permanently enabled " "Info: Pin DO\[3\] has a permanently enabled output enable" {  } { { "Fifo.vhd" "" { Text "Z:/lab20/Quartus/Fifo.vhd" 12 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "DO\[3\]" } } } } { "Z:/lab20/Quartus/db/Fifo_cmp.qrpt" "" { Report "Z:/lab20/Quartus/db/Fifo_cmp.qrpt" Compiler "Fifo" "UNKNOWN" "V1" "Z:/lab20/Quartus/db/Fifo.quartus_db" { Floorplan "Z:/lab20/Quartus/" "" "" { DO[3] } "NODE_NAME" } "" } } { "Z:/lab20/Quartus/Fifo.fld" "" { Floorplan "Z:/lab20/Quartus/Fifo.fld" "" "" { DO[3] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DO\[4\] a permanently enabled " "Info: Pin DO\[4\] has a permanently enabled output enable" {  } { { "Fifo.vhd" "" { Text "Z:/lab20/Quartus/Fifo.vhd" 12 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "DO\[4\]" } } } } { "Z:/lab20/Quartus/db/Fifo_cmp.qrpt" "" { Report "Z:/lab20/Quartus/db/Fifo_cmp.qrpt" Compiler "Fifo" "UNKNOWN" "V1" "Z:/lab20/Quartus/db/Fifo.quartus_db" { Floorplan "Z:/lab20/Quartus/" "" "" { DO[4] } "NODE_NAME" } "" } } { "Z:/lab20/Quartus/Fifo.fld" "" { Floorplan "Z:/lab20/Quartus/Fifo.fld" "" "" { DO[4] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DO\[5\] a permanently enabled " "Info: Pin DO\[5\] has a permanently enabled output enable" {  } { { "Fifo.vhd" "" { Text "Z:/lab20/Quartus/Fifo.vhd" 12 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "DO\[5\]" } } } } { "Z:/lab20/Quartus/db/Fifo_cmp.qrpt" "" { Report "Z:/lab20/Quartus/db/Fifo_cmp.qrpt" Compiler "Fifo" "UNKNOWN" "V1" "Z:/lab20/Quartus/db/Fifo.quartus_db" { Floorplan "Z:/lab20/Quartus/" "" "" { DO[5] } "NODE_NAME" } "" } } { "Z:/lab20/Quartus/Fifo.fld" "" { Floorplan "Z:/lab20/Quartus/Fifo.fld" "" "" { DO[5] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DO\[6\] a permanently enabled " "Info: Pin DO\[6\] has a permanently enabled output enable" {  } { { "Fifo.vhd" "" { Text "Z:/lab20/Quartus/Fifo.vhd" 12 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "DO\[6\]" } } } } { "Z:/lab20/Quartus/db/Fifo_cmp.qrpt" "" { Report "Z:/lab20/Quartus/db/Fifo_cmp.qrpt" Compiler "Fifo" "UNKNOWN" "V1" "Z:/lab20/Quartus/db/Fifo.quartus_db" { Floorplan "Z:/lab20/Quartus/" "" "" { DO[6] } "NODE_NAME" } "" } } { "Z:/lab20/Quartus/Fifo.fld" "" { Floorplan "Z:/lab20/Quartus/Fifo.fld" "" "" { DO[6] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DO\[7\] a permanently enabled " "Info: Pin DO\[7\] has a permanently enabled output enable" {  } { { "Fifo.vhd" "" { Text "Z:/lab20/Quartus/Fifo.vhd" 12 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "DO\[7\]" } } } } { "Z:/lab20/Quartus/db/Fifo_cmp.qrpt" "" { Report "Z:/lab20/Quartus/db/Fifo_cmp.qrpt" Compiler "Fifo" "UNKNOWN" "V1" "Z:/lab20/Quartus/db/Fifo.quartus_db" { Floorplan "Z:/lab20/Quartus/" "" "" { DO[7] } "NODE_NAME" } "" } } { "Z:/lab20/Quartus/Fifo.fld" "" { Floorplan "Z:/lab20/Quartus/Fifo.fld" "" "" { DO[7] } "NODE_NAME" } }  } 0}  } {  } 0}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 1  Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 15 22:23:26 2021 " "Info: Processing ended: Mon Feb 15 22:23:26 2021" {  } {  } 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Info: Elapsed time: 00:00:12" {  } {  } 0}  } {  } 0}
