// ==============================================================
// Generated by Vitis HLS v2025.1.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module top_kernel_top_kernel_Pipeline_VITIS_LOOP_127_6 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        conv_i346,
        col_sums_15_address0,
        col_sums_15_ce0,
        col_sums_15_we0,
        col_sums_15_d0,
        col_sums_15_address1,
        col_sums_15_ce1,
        col_sums_15_we1,
        col_sums_15_d1,
        col_sums_15_q1,
        col_sums_14_address0,
        col_sums_14_ce0,
        col_sums_14_we0,
        col_sums_14_d0,
        col_sums_14_address1,
        col_sums_14_ce1,
        col_sums_14_we1,
        col_sums_14_d1,
        col_sums_14_q1,
        col_sums_13_address0,
        col_sums_13_ce0,
        col_sums_13_we0,
        col_sums_13_d0,
        col_sums_13_address1,
        col_sums_13_ce1,
        col_sums_13_we1,
        col_sums_13_d1,
        col_sums_13_q1,
        col_sums_12_address0,
        col_sums_12_ce0,
        col_sums_12_we0,
        col_sums_12_d0,
        col_sums_12_address1,
        col_sums_12_ce1,
        col_sums_12_we1,
        col_sums_12_d1,
        col_sums_12_q1,
        col_sums_11_address0,
        col_sums_11_ce0,
        col_sums_11_we0,
        col_sums_11_d0,
        col_sums_11_address1,
        col_sums_11_ce1,
        col_sums_11_we1,
        col_sums_11_d1,
        col_sums_11_q1,
        col_sums_10_address0,
        col_sums_10_ce0,
        col_sums_10_we0,
        col_sums_10_d0,
        col_sums_10_address1,
        col_sums_10_ce1,
        col_sums_10_we1,
        col_sums_10_d1,
        col_sums_10_q1,
        col_sums_9_address0,
        col_sums_9_ce0,
        col_sums_9_we0,
        col_sums_9_d0,
        col_sums_9_address1,
        col_sums_9_ce1,
        col_sums_9_we1,
        col_sums_9_d1,
        col_sums_9_q1,
        col_sums_8_address0,
        col_sums_8_ce0,
        col_sums_8_we0,
        col_sums_8_d0,
        col_sums_8_address1,
        col_sums_8_ce1,
        col_sums_8_we1,
        col_sums_8_d1,
        col_sums_8_q1,
        col_sums_7_address0,
        col_sums_7_ce0,
        col_sums_7_we0,
        col_sums_7_d0,
        col_sums_7_address1,
        col_sums_7_ce1,
        col_sums_7_q1,
        col_sums_6_address0,
        col_sums_6_ce0,
        col_sums_6_we0,
        col_sums_6_d0,
        col_sums_6_address1,
        col_sums_6_ce1,
        col_sums_6_q1,
        col_sums_5_address0,
        col_sums_5_ce0,
        col_sums_5_we0,
        col_sums_5_d0,
        col_sums_5_address1,
        col_sums_5_ce1,
        col_sums_5_q1,
        col_sums_4_address0,
        col_sums_4_ce0,
        col_sums_4_we0,
        col_sums_4_d0,
        col_sums_4_address1,
        col_sums_4_ce1,
        col_sums_4_q1,
        col_sums_3_address0,
        col_sums_3_ce0,
        col_sums_3_we0,
        col_sums_3_d0,
        col_sums_3_address1,
        col_sums_3_ce1,
        col_sums_3_q1,
        col_sums_2_address0,
        col_sums_2_ce0,
        col_sums_2_we0,
        col_sums_2_d0,
        col_sums_2_address1,
        col_sums_2_ce1,
        col_sums_2_q1,
        col_sums_1_address0,
        col_sums_1_ce0,
        col_sums_1_we0,
        col_sums_1_d0,
        col_sums_1_address1,
        col_sums_1_ce1,
        col_sums_1_q1,
        i_1,
        A_local_address0,
        A_local_ce0,
        A_local_q0,
        A_local_1_address0,
        A_local_1_ce0,
        A_local_1_q0,
        A_local_2_address0,
        A_local_2_ce0,
        A_local_2_q0,
        A_local_3_address0,
        A_local_3_ce0,
        A_local_3_q0,
        A_local_4_address0,
        A_local_4_ce0,
        A_local_4_q0,
        A_local_5_address0,
        A_local_5_ce0,
        A_local_5_q0,
        A_local_6_address0,
        A_local_6_ce0,
        A_local_6_q0,
        A_local_7_address0,
        A_local_7_ce0,
        A_local_7_q0,
        A_local_8_address0,
        A_local_8_ce0,
        A_local_8_q0,
        A_local_9_address0,
        A_local_9_ce0,
        A_local_9_q0,
        A_local_10_address0,
        A_local_10_ce0,
        A_local_10_q0,
        A_local_11_address0,
        A_local_11_ce0,
        A_local_11_q0,
        A_local_12_address0,
        A_local_12_ce0,
        A_local_12_q0,
        A_local_13_address0,
        A_local_13_ce0,
        A_local_13_q0,
        A_local_14_address0,
        A_local_14_ce0,
        A_local_14_q0,
        A_local_15_address0,
        A_local_15_ce0,
        A_local_15_q0,
        tmp_local_address0,
        tmp_local_ce0,
        tmp_local_we0,
        tmp_local_d0,
        tmp_local_1_address0,
        tmp_local_1_ce0,
        tmp_local_1_we0,
        tmp_local_1_d0,
        tmp_local_2_address0,
        tmp_local_2_ce0,
        tmp_local_2_we0,
        tmp_local_2_d0,
        tmp_local_3_address0,
        tmp_local_3_ce0,
        tmp_local_3_we0,
        tmp_local_3_d0,
        tmp_local_4_address0,
        tmp_local_4_ce0,
        tmp_local_4_we0,
        tmp_local_4_d0,
        tmp_local_5_address0,
        tmp_local_5_ce0,
        tmp_local_5_we0,
        tmp_local_5_d0,
        tmp_local_6_address0,
        tmp_local_6_ce0,
        tmp_local_6_we0,
        tmp_local_6_d0,
        tmp_local_7_address0,
        tmp_local_7_ce0,
        tmp_local_7_we0,
        tmp_local_7_d0,
        tmp_local_8_address0,
        tmp_local_8_ce0,
        tmp_local_8_we0,
        tmp_local_8_d0,
        tmp_local_9_address0,
        tmp_local_9_ce0,
        tmp_local_9_we0,
        tmp_local_9_d0,
        tmp_local_10_address0,
        tmp_local_10_ce0,
        tmp_local_10_we0,
        tmp_local_10_d0,
        tmp_local_11_address0,
        tmp_local_11_ce0,
        tmp_local_11_we0,
        tmp_local_11_d0,
        tmp_local_12_address0,
        tmp_local_12_ce0,
        tmp_local_12_we0,
        tmp_local_12_d0,
        tmp_local_13_address0,
        tmp_local_13_ce0,
        tmp_local_13_we0,
        tmp_local_13_d0,
        tmp_local_14_address0,
        tmp_local_14_ce0,
        tmp_local_14_we0,
        tmp_local_14_d0,
        tmp_local_15_address0,
        tmp_local_15_ce0,
        tmp_local_15_we0,
        tmp_local_15_d0,
        col_sums_address0,
        col_sums_ce0,
        col_sums_we0,
        col_sums_d0,
        col_sums_address1,
        col_sums_ce1,
        col_sums_q1
);

parameter    ap_ST_fsm_pp0_stage0 = 2'd1;
parameter    ap_ST_fsm_pp0_stage1 = 2'd2;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [23:0] conv_i346;
output  [1:0] col_sums_15_address0;
output   col_sums_15_ce0;
output   col_sums_15_we0;
output  [23:0] col_sums_15_d0;
output  [1:0] col_sums_15_address1;
output   col_sums_15_ce1;
output   col_sums_15_we1;
output  [23:0] col_sums_15_d1;
input  [23:0] col_sums_15_q1;
output  [1:0] col_sums_14_address0;
output   col_sums_14_ce0;
output   col_sums_14_we0;
output  [23:0] col_sums_14_d0;
output  [1:0] col_sums_14_address1;
output   col_sums_14_ce1;
output   col_sums_14_we1;
output  [23:0] col_sums_14_d1;
input  [23:0] col_sums_14_q1;
output  [1:0] col_sums_13_address0;
output   col_sums_13_ce0;
output   col_sums_13_we0;
output  [23:0] col_sums_13_d0;
output  [1:0] col_sums_13_address1;
output   col_sums_13_ce1;
output   col_sums_13_we1;
output  [23:0] col_sums_13_d1;
input  [23:0] col_sums_13_q1;
output  [1:0] col_sums_12_address0;
output   col_sums_12_ce0;
output   col_sums_12_we0;
output  [23:0] col_sums_12_d0;
output  [1:0] col_sums_12_address1;
output   col_sums_12_ce1;
output   col_sums_12_we1;
output  [23:0] col_sums_12_d1;
input  [23:0] col_sums_12_q1;
output  [1:0] col_sums_11_address0;
output   col_sums_11_ce0;
output   col_sums_11_we0;
output  [23:0] col_sums_11_d0;
output  [1:0] col_sums_11_address1;
output   col_sums_11_ce1;
output   col_sums_11_we1;
output  [23:0] col_sums_11_d1;
input  [23:0] col_sums_11_q1;
output  [1:0] col_sums_10_address0;
output   col_sums_10_ce0;
output   col_sums_10_we0;
output  [23:0] col_sums_10_d0;
output  [1:0] col_sums_10_address1;
output   col_sums_10_ce1;
output   col_sums_10_we1;
output  [23:0] col_sums_10_d1;
input  [23:0] col_sums_10_q1;
output  [1:0] col_sums_9_address0;
output   col_sums_9_ce0;
output   col_sums_9_we0;
output  [23:0] col_sums_9_d0;
output  [1:0] col_sums_9_address1;
output   col_sums_9_ce1;
output   col_sums_9_we1;
output  [23:0] col_sums_9_d1;
input  [23:0] col_sums_9_q1;
output  [1:0] col_sums_8_address0;
output   col_sums_8_ce0;
output   col_sums_8_we0;
output  [23:0] col_sums_8_d0;
output  [1:0] col_sums_8_address1;
output   col_sums_8_ce1;
output   col_sums_8_we1;
output  [23:0] col_sums_8_d1;
input  [23:0] col_sums_8_q1;
output  [1:0] col_sums_7_address0;
output   col_sums_7_ce0;
output   col_sums_7_we0;
output  [23:0] col_sums_7_d0;
output  [1:0] col_sums_7_address1;
output   col_sums_7_ce1;
input  [23:0] col_sums_7_q1;
output  [1:0] col_sums_6_address0;
output   col_sums_6_ce0;
output   col_sums_6_we0;
output  [23:0] col_sums_6_d0;
output  [1:0] col_sums_6_address1;
output   col_sums_6_ce1;
input  [23:0] col_sums_6_q1;
output  [1:0] col_sums_5_address0;
output   col_sums_5_ce0;
output   col_sums_5_we0;
output  [23:0] col_sums_5_d0;
output  [1:0] col_sums_5_address1;
output   col_sums_5_ce1;
input  [23:0] col_sums_5_q1;
output  [1:0] col_sums_4_address0;
output   col_sums_4_ce0;
output   col_sums_4_we0;
output  [23:0] col_sums_4_d0;
output  [1:0] col_sums_4_address1;
output   col_sums_4_ce1;
input  [23:0] col_sums_4_q1;
output  [1:0] col_sums_3_address0;
output   col_sums_3_ce0;
output   col_sums_3_we0;
output  [23:0] col_sums_3_d0;
output  [1:0] col_sums_3_address1;
output   col_sums_3_ce1;
input  [23:0] col_sums_3_q1;
output  [1:0] col_sums_2_address0;
output   col_sums_2_ce0;
output   col_sums_2_we0;
output  [23:0] col_sums_2_d0;
output  [1:0] col_sums_2_address1;
output   col_sums_2_ce1;
input  [23:0] col_sums_2_q1;
output  [1:0] col_sums_1_address0;
output   col_sums_1_ce0;
output   col_sums_1_we0;
output  [23:0] col_sums_1_d0;
output  [1:0] col_sums_1_address1;
output   col_sums_1_ce1;
input  [23:0] col_sums_1_q1;
input  [7:0] i_1;
output  [9:0] A_local_address0;
output   A_local_ce0;
input  [23:0] A_local_q0;
output  [9:0] A_local_1_address0;
output   A_local_1_ce0;
input  [23:0] A_local_1_q0;
output  [9:0] A_local_2_address0;
output   A_local_2_ce0;
input  [23:0] A_local_2_q0;
output  [9:0] A_local_3_address0;
output   A_local_3_ce0;
input  [23:0] A_local_3_q0;
output  [9:0] A_local_4_address0;
output   A_local_4_ce0;
input  [23:0] A_local_4_q0;
output  [9:0] A_local_5_address0;
output   A_local_5_ce0;
input  [23:0] A_local_5_q0;
output  [9:0] A_local_6_address0;
output   A_local_6_ce0;
input  [23:0] A_local_6_q0;
output  [9:0] A_local_7_address0;
output   A_local_7_ce0;
input  [23:0] A_local_7_q0;
output  [9:0] A_local_8_address0;
output   A_local_8_ce0;
input  [23:0] A_local_8_q0;
output  [9:0] A_local_9_address0;
output   A_local_9_ce0;
input  [23:0] A_local_9_q0;
output  [9:0] A_local_10_address0;
output   A_local_10_ce0;
input  [23:0] A_local_10_q0;
output  [9:0] A_local_11_address0;
output   A_local_11_ce0;
input  [23:0] A_local_11_q0;
output  [9:0] A_local_12_address0;
output   A_local_12_ce0;
input  [23:0] A_local_12_q0;
output  [9:0] A_local_13_address0;
output   A_local_13_ce0;
input  [23:0] A_local_13_q0;
output  [9:0] A_local_14_address0;
output   A_local_14_ce0;
input  [23:0] A_local_14_q0;
output  [9:0] A_local_15_address0;
output   A_local_15_ce0;
input  [23:0] A_local_15_q0;
output  [9:0] tmp_local_address0;
output   tmp_local_ce0;
output   tmp_local_we0;
output  [23:0] tmp_local_d0;
output  [9:0] tmp_local_1_address0;
output   tmp_local_1_ce0;
output   tmp_local_1_we0;
output  [23:0] tmp_local_1_d0;
output  [9:0] tmp_local_2_address0;
output   tmp_local_2_ce0;
output   tmp_local_2_we0;
output  [23:0] tmp_local_2_d0;
output  [9:0] tmp_local_3_address0;
output   tmp_local_3_ce0;
output   tmp_local_3_we0;
output  [23:0] tmp_local_3_d0;
output  [9:0] tmp_local_4_address0;
output   tmp_local_4_ce0;
output   tmp_local_4_we0;
output  [23:0] tmp_local_4_d0;
output  [9:0] tmp_local_5_address0;
output   tmp_local_5_ce0;
output   tmp_local_5_we0;
output  [23:0] tmp_local_5_d0;
output  [9:0] tmp_local_6_address0;
output   tmp_local_6_ce0;
output   tmp_local_6_we0;
output  [23:0] tmp_local_6_d0;
output  [9:0] tmp_local_7_address0;
output   tmp_local_7_ce0;
output   tmp_local_7_we0;
output  [23:0] tmp_local_7_d0;
output  [9:0] tmp_local_8_address0;
output   tmp_local_8_ce0;
output   tmp_local_8_we0;
output  [23:0] tmp_local_8_d0;
output  [9:0] tmp_local_9_address0;
output   tmp_local_9_ce0;
output   tmp_local_9_we0;
output  [23:0] tmp_local_9_d0;
output  [9:0] tmp_local_10_address0;
output   tmp_local_10_ce0;
output   tmp_local_10_we0;
output  [23:0] tmp_local_10_d0;
output  [9:0] tmp_local_11_address0;
output   tmp_local_11_ce0;
output   tmp_local_11_we0;
output  [23:0] tmp_local_11_d0;
output  [9:0] tmp_local_12_address0;
output   tmp_local_12_ce0;
output   tmp_local_12_we0;
output  [23:0] tmp_local_12_d0;
output  [9:0] tmp_local_13_address0;
output   tmp_local_13_ce0;
output   tmp_local_13_we0;
output  [23:0] tmp_local_13_d0;
output  [9:0] tmp_local_14_address0;
output   tmp_local_14_ce0;
output   tmp_local_14_we0;
output  [23:0] tmp_local_14_d0;
output  [9:0] tmp_local_15_address0;
output   tmp_local_15_ce0;
output   tmp_local_15_we0;
output  [23:0] tmp_local_15_d0;
output  [1:0] col_sums_address0;
output   col_sums_ce0;
output   col_sums_we0;
output  [23:0] col_sums_d0;
output  [1:0] col_sums_address1;
output   col_sums_ce1;
input  [23:0] col_sums_q1;

reg ap_idle;

(* fsm_encoding = "none" *) reg   [1:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
reg    ap_enable_reg_pp0_iter12;
reg    ap_enable_reg_pp0_iter13;
reg    ap_enable_reg_pp0_iter14;
reg    ap_enable_reg_pp0_iter15;
reg    ap_enable_reg_pp0_iter16;
reg    ap_enable_reg_pp0_iter17;
reg    ap_enable_reg_pp0_iter18;
reg    ap_enable_reg_pp0_iter19;
reg    ap_enable_reg_pp0_iter20;
reg    ap_enable_reg_pp0_iter21;
reg    ap_enable_reg_pp0_iter22;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_pp0_stage1_subdone;
reg    ap_enable_reg_pp0_iter0_reg;
reg   [0:0] tmp_reg_3879;
reg    ap_condition_exit_pp0_iter0_stage1;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire  signed [37:0] conv_i346_cast_fu_892_p1;
reg  signed [37:0] conv_i346_cast_reg_3859;
wire    ap_block_pp0_stage0_11001;
wire   [0:0] tmp_fu_904_p3;
reg   [0:0] tmp_reg_3879_pp0_iter1_reg;
reg   [0:0] tmp_reg_3879_pp0_iter2_reg;
reg   [0:0] tmp_reg_3879_pp0_iter3_reg;
reg   [0:0] tmp_reg_3879_pp0_iter4_reg;
reg   [0:0] tmp_reg_3879_pp0_iter5_reg;
reg   [0:0] tmp_reg_3879_pp0_iter6_reg;
reg   [0:0] tmp_reg_3879_pp0_iter7_reg;
reg   [0:0] tmp_reg_3879_pp0_iter8_reg;
reg   [0:0] tmp_reg_3879_pp0_iter9_reg;
reg   [0:0] tmp_reg_3879_pp0_iter10_reg;
reg   [0:0] tmp_reg_3879_pp0_iter11_reg;
reg   [0:0] tmp_reg_3879_pp0_iter12_reg;
reg   [0:0] tmp_reg_3879_pp0_iter13_reg;
reg   [0:0] tmp_reg_3879_pp0_iter14_reg;
reg   [0:0] tmp_reg_3879_pp0_iter15_reg;
reg   [0:0] tmp_reg_3879_pp0_iter16_reg;
reg   [0:0] tmp_reg_3879_pp0_iter17_reg;
reg   [0:0] tmp_reg_3879_pp0_iter18_reg;
reg   [0:0] tmp_reg_3879_pp0_iter19_reg;
reg   [0:0] tmp_reg_3879_pp0_iter20_reg;
wire   [1:0] lshr_ln4_fu_912_p4;
reg   [1:0] lshr_ln4_reg_3883;
reg   [1:0] lshr_ln4_reg_3883_pp0_iter1_reg;
reg   [1:0] lshr_ln4_reg_3883_pp0_iter2_reg;
reg   [1:0] lshr_ln4_reg_3883_pp0_iter3_reg;
reg   [1:0] lshr_ln4_reg_3883_pp0_iter4_reg;
reg   [1:0] lshr_ln4_reg_3883_pp0_iter5_reg;
reg   [1:0] lshr_ln4_reg_3883_pp0_iter6_reg;
reg   [1:0] lshr_ln4_reg_3883_pp0_iter7_reg;
reg   [1:0] lshr_ln4_reg_3883_pp0_iter8_reg;
reg   [1:0] lshr_ln4_reg_3883_pp0_iter9_reg;
reg   [1:0] lshr_ln4_reg_3883_pp0_iter10_reg;
reg   [1:0] lshr_ln4_reg_3883_pp0_iter11_reg;
reg   [1:0] lshr_ln4_reg_3883_pp0_iter12_reg;
reg   [1:0] lshr_ln4_reg_3883_pp0_iter13_reg;
reg   [1:0] lshr_ln4_reg_3883_pp0_iter14_reg;
reg   [1:0] lshr_ln4_reg_3883_pp0_iter15_reg;
reg   [1:0] lshr_ln4_reg_3883_pp0_iter16_reg;
reg   [1:0] lshr_ln4_reg_3883_pp0_iter17_reg;
reg   [1:0] lshr_ln4_reg_3883_pp0_iter18_reg;
reg   [1:0] lshr_ln4_reg_3883_pp0_iter19_reg;
wire   [63:0] zext_ln130_fu_930_p1;
reg   [63:0] zext_ln130_reg_3888;
reg   [63:0] zext_ln130_reg_3888_pp0_iter1_reg;
reg   [63:0] zext_ln130_reg_3888_pp0_iter2_reg;
reg   [63:0] zext_ln130_reg_3888_pp0_iter3_reg;
reg   [63:0] zext_ln130_reg_3888_pp0_iter4_reg;
reg   [63:0] zext_ln130_reg_3888_pp0_iter5_reg;
reg   [63:0] zext_ln130_reg_3888_pp0_iter6_reg;
reg   [63:0] zext_ln130_reg_3888_pp0_iter7_reg;
reg   [63:0] zext_ln130_reg_3888_pp0_iter8_reg;
reg   [63:0] zext_ln130_reg_3888_pp0_iter9_reg;
reg   [63:0] zext_ln130_reg_3888_pp0_iter10_reg;
reg   [63:0] zext_ln130_reg_3888_pp0_iter11_reg;
reg   [63:0] zext_ln130_reg_3888_pp0_iter12_reg;
reg   [63:0] zext_ln130_reg_3888_pp0_iter13_reg;
reg   [63:0] zext_ln130_reg_3888_pp0_iter14_reg;
reg   [63:0] zext_ln130_reg_3888_pp0_iter15_reg;
reg   [63:0] zext_ln130_reg_3888_pp0_iter16_reg;
reg   [63:0] zext_ln130_reg_3888_pp0_iter17_reg;
reg   [63:0] zext_ln130_reg_3888_pp0_iter18_reg;
reg   [63:0] zext_ln130_reg_3888_pp0_iter19_reg;
reg   [63:0] zext_ln130_reg_3888_pp0_iter20_reg;
reg   [63:0] zext_ln130_reg_3888_pp0_iter21_reg;
wire    ap_block_pp0_stage1_11001;
reg   [23:0] A_local_8_load_reg_4028;
reg   [23:0] A_local_9_load_reg_4033;
reg   [23:0] A_local_10_load_reg_4038;
reg   [23:0] A_local_11_load_reg_4043;
reg   [23:0] A_local_12_load_reg_4048;
reg   [23:0] A_local_13_load_reg_4053;
reg   [23:0] A_local_14_load_reg_4058;
reg   [23:0] A_local_15_load_reg_4063;
reg   [1:0] col_sums_addr_reg_4108;
reg   [1:0] col_sums_addr_reg_4108_pp0_iter21_reg;
reg   [1:0] col_sums_1_addr_reg_4114;
reg   [1:0] col_sums_1_addr_reg_4114_pp0_iter21_reg;
reg   [1:0] col_sums_2_addr_reg_4120;
reg   [1:0] col_sums_2_addr_reg_4120_pp0_iter21_reg;
reg   [1:0] col_sums_3_addr_reg_4126;
reg   [1:0] col_sums_3_addr_reg_4126_pp0_iter21_reg;
reg   [1:0] col_sums_4_addr_reg_4132;
reg   [1:0] col_sums_4_addr_reg_4132_pp0_iter21_reg;
reg   [1:0] col_sums_5_addr_reg_4138;
reg   [1:0] col_sums_5_addr_reg_4138_pp0_iter21_reg;
reg   [1:0] col_sums_6_addr_reg_4144;
reg   [1:0] col_sums_6_addr_reg_4144_pp0_iter21_reg;
reg   [1:0] col_sums_7_addr_reg_4150;
reg   [1:0] col_sums_7_addr_reg_4150_pp0_iter21_reg;
reg   [1:0] col_sums_8_addr_reg_4156;
reg   [1:0] col_sums_8_addr_reg_4156_pp0_iter21_reg;
reg   [1:0] col_sums_9_addr_reg_4162;
reg   [1:0] col_sums_9_addr_reg_4162_pp0_iter21_reg;
reg   [1:0] col_sums_10_addr_reg_4168;
reg   [1:0] col_sums_10_addr_reg_4168_pp0_iter21_reg;
reg   [1:0] col_sums_11_addr_reg_4174;
reg   [1:0] col_sums_11_addr_reg_4174_pp0_iter21_reg;
reg   [1:0] col_sums_12_addr_reg_4180;
reg   [1:0] col_sums_12_addr_reg_4180_pp0_iter21_reg;
reg   [1:0] col_sums_13_addr_reg_4186;
reg   [1:0] col_sums_13_addr_reg_4186_pp0_iter21_reg;
reg   [1:0] col_sums_14_addr_reg_4192;
reg   [1:0] col_sums_14_addr_reg_4192_pp0_iter21_reg;
reg   [1:0] col_sums_15_addr_reg_4198;
reg   [1:0] col_sums_15_addr_reg_4198_pp0_iter21_reg;
reg  signed [23:0] col_sums_load_reg_4204;
reg  signed [23:0] col_sums_1_load_reg_4210;
reg  signed [23:0] col_sums_2_load_reg_4216;
reg  signed [23:0] col_sums_3_load_reg_4222;
reg  signed [23:0] col_sums_4_load_reg_4228;
reg  signed [23:0] col_sums_5_load_reg_4234;
reg  signed [23:0] col_sums_6_load_reg_4240;
reg  signed [23:0] col_sums_7_load_reg_4246;
wire   [0:0] and_ln132_fu_1322_p2;
reg   [0:0] and_ln132_reg_4252;
wire   [0:0] and_ln132_1_fu_1334_p2;
reg   [0:0] and_ln132_1_reg_4256;
wire   [0:0] xor_ln132_2_fu_1340_p2;
reg   [0:0] xor_ln132_2_reg_4260;
wire   [0:0] and_ln132_2_fu_1488_p2;
reg   [0:0] and_ln132_2_reg_4264;
wire   [0:0] and_ln132_3_fu_1500_p2;
reg   [0:0] and_ln132_3_reg_4268;
wire   [0:0] xor_ln132_5_fu_1506_p2;
reg   [0:0] xor_ln132_5_reg_4272;
wire   [0:0] and_ln132_4_fu_1654_p2;
reg   [0:0] and_ln132_4_reg_4276;
wire   [0:0] and_ln132_5_fu_1666_p2;
reg   [0:0] and_ln132_5_reg_4280;
wire   [0:0] xor_ln132_8_fu_1672_p2;
reg   [0:0] xor_ln132_8_reg_4284;
wire   [0:0] and_ln132_6_fu_1820_p2;
reg   [0:0] and_ln132_6_reg_4288;
wire   [0:0] and_ln132_7_fu_1832_p2;
reg   [0:0] and_ln132_7_reg_4292;
wire   [0:0] xor_ln132_11_fu_1838_p2;
reg   [0:0] xor_ln132_11_reg_4296;
wire   [0:0] and_ln132_8_fu_1986_p2;
reg   [0:0] and_ln132_8_reg_4300;
wire   [0:0] and_ln132_9_fu_1998_p2;
reg   [0:0] and_ln132_9_reg_4304;
wire   [0:0] xor_ln132_14_fu_2004_p2;
reg   [0:0] xor_ln132_14_reg_4308;
wire   [0:0] and_ln132_10_fu_2152_p2;
reg   [0:0] and_ln132_10_reg_4312;
wire   [0:0] and_ln132_11_fu_2164_p2;
reg   [0:0] and_ln132_11_reg_4316;
wire   [0:0] xor_ln132_17_fu_2170_p2;
reg   [0:0] xor_ln132_17_reg_4320;
wire   [0:0] and_ln132_12_fu_2318_p2;
reg   [0:0] and_ln132_12_reg_4324;
wire   [0:0] and_ln132_13_fu_2330_p2;
reg   [0:0] and_ln132_13_reg_4328;
wire   [0:0] xor_ln132_20_fu_2336_p2;
reg   [0:0] xor_ln132_20_reg_4332;
wire   [0:0] and_ln132_14_fu_2484_p2;
reg   [0:0] and_ln132_14_reg_4336;
wire   [0:0] and_ln132_15_fu_2496_p2;
reg   [0:0] and_ln132_15_reg_4340;
wire   [0:0] xor_ln132_23_fu_2502_p2;
reg   [0:0] xor_ln132_23_reg_4344;
wire   [0:0] and_ln132_16_fu_2652_p2;
reg   [0:0] and_ln132_16_reg_4348;
wire   [0:0] and_ln132_17_fu_2664_p2;
reg   [0:0] and_ln132_17_reg_4352;
wire   [0:0] xor_ln132_26_fu_2670_p2;
reg   [0:0] xor_ln132_26_reg_4356;
wire   [0:0] and_ln132_18_fu_2820_p2;
reg   [0:0] and_ln132_18_reg_4360;
wire   [0:0] and_ln132_19_fu_2832_p2;
reg   [0:0] and_ln132_19_reg_4364;
wire   [0:0] xor_ln132_29_fu_2838_p2;
reg   [0:0] xor_ln132_29_reg_4368;
wire   [0:0] and_ln132_20_fu_2988_p2;
reg   [0:0] and_ln132_20_reg_4372;
wire   [0:0] and_ln132_21_fu_3000_p2;
reg   [0:0] and_ln132_21_reg_4376;
wire   [0:0] xor_ln132_32_fu_3006_p2;
reg   [0:0] xor_ln132_32_reg_4380;
wire   [0:0] and_ln132_22_fu_3156_p2;
reg   [0:0] and_ln132_22_reg_4384;
wire   [0:0] and_ln132_23_fu_3168_p2;
reg   [0:0] and_ln132_23_reg_4388;
wire   [0:0] xor_ln132_35_fu_3174_p2;
reg   [0:0] xor_ln132_35_reg_4392;
wire   [0:0] and_ln132_24_fu_3324_p2;
reg   [0:0] and_ln132_24_reg_4396;
wire   [0:0] and_ln132_25_fu_3336_p2;
reg   [0:0] and_ln132_25_reg_4400;
wire   [0:0] xor_ln132_38_fu_3342_p2;
reg   [0:0] xor_ln132_38_reg_4404;
wire   [0:0] and_ln132_26_fu_3492_p2;
reg   [0:0] and_ln132_26_reg_4408;
wire   [0:0] and_ln132_27_fu_3504_p2;
reg   [0:0] and_ln132_27_reg_4412;
wire   [0:0] xor_ln132_41_fu_3510_p2;
reg   [0:0] xor_ln132_41_reg_4416;
wire   [0:0] and_ln132_28_fu_3660_p2;
reg   [0:0] and_ln132_28_reg_4420;
wire   [0:0] and_ln132_29_fu_3672_p2;
reg   [0:0] and_ln132_29_reg_4424;
wire   [0:0] xor_ln132_44_fu_3678_p2;
reg   [0:0] xor_ln132_44_reg_4428;
wire   [0:0] and_ln132_30_fu_3828_p2;
reg   [0:0] and_ln132_30_reg_4432;
wire   [0:0] and_ln132_31_fu_3840_p2;
reg   [0:0] and_ln132_31_reg_4436;
wire   [0:0] xor_ln132_47_fu_3846_p2;
reg   [0:0] xor_ln132_47_reg_4440;
wire    ap_block_pp0_stage0_subdone;
wire    ap_block_pp0_stage0;
wire   [63:0] zext_ln127_fu_1161_p1;
wire    ap_block_pp0_stage1;
reg   [6:0] j_fu_164;
wire   [6:0] add_ln127_fu_950_p2;
wire    ap_loop_init;
reg   [6:0] ap_sig_allocacmp_j_1;
reg    A_local_ce0_local;
reg    A_local_1_ce0_local;
reg    A_local_2_ce0_local;
reg    A_local_3_ce0_local;
reg    A_local_4_ce0_local;
reg    A_local_5_ce0_local;
reg    A_local_6_ce0_local;
reg    A_local_7_ce0_local;
reg    A_local_8_ce0_local;
reg    A_local_9_ce0_local;
reg    A_local_10_ce0_local;
reg    A_local_11_ce0_local;
reg    A_local_12_ce0_local;
reg    A_local_13_ce0_local;
reg    A_local_14_ce0_local;
reg    A_local_15_ce0_local;
reg    col_sums_ce1_local;
reg    col_sums_we0_local;
reg   [23:0] col_sums_d0_local;
wire   [23:0] add_ln132_fu_1288_p2;
reg    col_sums_ce0_local;
reg   [1:0] col_sums_address0_local;
reg    col_sums_1_ce1_local;
reg    col_sums_1_we0_local;
reg   [23:0] col_sums_1_d0_local;
wire   [23:0] add_ln132_2_fu_1454_p2;
reg    col_sums_1_ce0_local;
reg   [1:0] col_sums_1_address0_local;
reg    col_sums_2_ce1_local;
reg    col_sums_2_we0_local;
reg   [23:0] col_sums_2_d0_local;
wire   [23:0] add_ln132_4_fu_1620_p2;
reg    col_sums_2_ce0_local;
reg   [1:0] col_sums_2_address0_local;
reg    col_sums_3_ce1_local;
reg    col_sums_3_we0_local;
reg   [23:0] col_sums_3_d0_local;
wire   [23:0] add_ln132_6_fu_1786_p2;
reg    col_sums_3_ce0_local;
reg   [1:0] col_sums_3_address0_local;
reg    col_sums_4_ce1_local;
reg    col_sums_4_we0_local;
reg   [23:0] col_sums_4_d0_local;
wire   [23:0] add_ln132_8_fu_1952_p2;
reg    col_sums_4_ce0_local;
reg   [1:0] col_sums_4_address0_local;
reg    col_sums_5_ce1_local;
reg    col_sums_5_we0_local;
reg   [23:0] col_sums_5_d0_local;
wire   [23:0] add_ln132_10_fu_2118_p2;
reg    col_sums_5_ce0_local;
reg   [1:0] col_sums_5_address0_local;
reg    col_sums_6_ce1_local;
reg    col_sums_6_we0_local;
reg   [23:0] col_sums_6_d0_local;
wire   [23:0] add_ln132_12_fu_2284_p2;
reg    col_sums_6_ce0_local;
reg   [1:0] col_sums_6_address0_local;
reg    col_sums_7_ce1_local;
reg    col_sums_7_we0_local;
reg   [23:0] col_sums_7_d0_local;
wire   [23:0] add_ln132_14_fu_2450_p2;
reg    col_sums_7_ce0_local;
reg   [1:0] col_sums_7_address0_local;
reg    tmp_local_we0_local;
wire  signed [23:0] val_1_fu_1272_p3;
reg    tmp_local_ce0_local;
reg    tmp_local_1_we0_local;
wire  signed [23:0] val_3_fu_1438_p3;
reg    tmp_local_1_ce0_local;
reg    tmp_local_2_we0_local;
wire  signed [23:0] val_5_fu_1604_p3;
reg    tmp_local_2_ce0_local;
reg    tmp_local_3_we0_local;
wire  signed [23:0] val_7_fu_1770_p3;
reg    tmp_local_3_ce0_local;
reg    tmp_local_4_we0_local;
wire  signed [23:0] val_9_fu_1936_p3;
reg    tmp_local_4_ce0_local;
reg    tmp_local_5_we0_local;
wire  signed [23:0] val_11_fu_2102_p3;
reg    tmp_local_5_ce0_local;
reg    tmp_local_6_we0_local;
wire  signed [23:0] val_13_fu_2268_p3;
reg    tmp_local_6_ce0_local;
reg    tmp_local_7_we0_local;
wire  signed [23:0] val_15_fu_2434_p3;
reg    tmp_local_7_ce0_local;
reg    col_sums_8_ce1_local;
reg   [1:0] col_sums_8_address1_local;
reg    col_sums_8_we1_local;
wire   [23:0] add_ln132_16_fu_2617_p2;
reg    col_sums_8_we0_local;
reg   [23:0] col_sums_8_d0_local;
reg    col_sums_8_ce0_local;
reg    col_sums_9_ce1_local;
reg   [1:0] col_sums_9_address1_local;
reg    col_sums_9_we1_local;
wire   [23:0] add_ln132_18_fu_2785_p2;
reg    col_sums_9_we0_local;
reg   [23:0] col_sums_9_d0_local;
reg    col_sums_9_ce0_local;
reg    col_sums_10_ce1_local;
reg   [1:0] col_sums_10_address1_local;
reg    col_sums_10_we1_local;
wire   [23:0] add_ln132_20_fu_2953_p2;
reg    col_sums_10_we0_local;
reg   [23:0] col_sums_10_d0_local;
reg    col_sums_10_ce0_local;
reg    col_sums_11_ce1_local;
reg   [1:0] col_sums_11_address1_local;
reg    col_sums_11_we1_local;
wire   [23:0] add_ln132_22_fu_3121_p2;
reg    col_sums_11_we0_local;
reg   [23:0] col_sums_11_d0_local;
reg    col_sums_11_ce0_local;
reg    col_sums_12_ce1_local;
reg   [1:0] col_sums_12_address1_local;
reg    col_sums_12_we1_local;
wire   [23:0] add_ln132_24_fu_3289_p2;
reg    col_sums_12_we0_local;
reg   [23:0] col_sums_12_d0_local;
reg    col_sums_12_ce0_local;
reg    col_sums_13_ce1_local;
reg   [1:0] col_sums_13_address1_local;
reg    col_sums_13_we1_local;
wire   [23:0] add_ln132_26_fu_3457_p2;
reg    col_sums_13_we0_local;
reg   [23:0] col_sums_13_d0_local;
reg    col_sums_13_ce0_local;
reg    col_sums_14_ce1_local;
reg   [1:0] col_sums_14_address1_local;
reg    col_sums_14_we1_local;
wire   [23:0] add_ln132_28_fu_3625_p2;
reg    col_sums_14_we0_local;
reg   [23:0] col_sums_14_d0_local;
reg    col_sums_14_ce0_local;
reg    col_sums_15_ce1_local;
reg   [1:0] col_sums_15_address1_local;
reg    col_sums_15_we1_local;
wire   [23:0] add_ln132_30_fu_3793_p2;
reg    col_sums_15_we0_local;
reg   [23:0] col_sums_15_d0_local;
reg    col_sums_15_ce0_local;
reg    tmp_local_8_we0_local;
wire  signed [23:0] val_17_fu_2600_p3;
reg    tmp_local_8_ce0_local;
reg    tmp_local_9_we0_local;
wire  signed [23:0] val_19_fu_2768_p3;
reg    tmp_local_9_ce0_local;
reg    tmp_local_10_we0_local;
wire  signed [23:0] val_21_fu_2936_p3;
reg    tmp_local_10_ce0_local;
reg    tmp_local_11_we0_local;
wire  signed [23:0] val_23_fu_3104_p3;
reg    tmp_local_11_ce0_local;
reg    tmp_local_12_we0_local;
wire  signed [23:0] val_25_fu_3272_p3;
reg    tmp_local_12_ce0_local;
reg    tmp_local_13_we0_local;
wire  signed [23:0] val_27_fu_3440_p3;
reg    tmp_local_13_ce0_local;
reg    tmp_local_14_we0_local;
wire  signed [23:0] val_29_fu_3608_p3;
reg    tmp_local_14_ce0_local;
reg    tmp_local_15_we0_local;
wire  signed [23:0] val_31_fu_3776_p3;
reg    tmp_local_15_ce0_local;
wire   [9:0] tmp_s_fu_922_p3;
wire   [37:0] grp_fu_969_p0;
wire  signed [23:0] grp_fu_969_p1;
wire   [37:0] grp_fu_982_p0;
wire  signed [23:0] grp_fu_982_p1;
wire   [37:0] grp_fu_995_p0;
wire  signed [23:0] grp_fu_995_p1;
wire   [37:0] grp_fu_1008_p0;
wire  signed [23:0] grp_fu_1008_p1;
wire   [37:0] grp_fu_1021_p0;
wire  signed [23:0] grp_fu_1021_p1;
wire   [37:0] grp_fu_1034_p0;
wire  signed [23:0] grp_fu_1034_p1;
wire   [37:0] grp_fu_1047_p0;
wire  signed [23:0] grp_fu_1047_p1;
wire   [37:0] grp_fu_1060_p0;
wire  signed [23:0] grp_fu_1060_p1;
wire   [37:0] grp_fu_1072_p0;
wire  signed [23:0] grp_fu_1072_p1;
wire   [37:0] grp_fu_1084_p0;
wire  signed [23:0] grp_fu_1084_p1;
wire   [37:0] grp_fu_1096_p0;
wire  signed [23:0] grp_fu_1096_p1;
wire   [37:0] grp_fu_1108_p0;
wire  signed [23:0] grp_fu_1108_p1;
wire   [37:0] grp_fu_1120_p0;
wire  signed [23:0] grp_fu_1120_p1;
wire   [37:0] grp_fu_1132_p0;
wire  signed [23:0] grp_fu_1132_p1;
wire   [37:0] grp_fu_1144_p0;
wire  signed [23:0] grp_fu_1144_p1;
wire   [37:0] grp_fu_1156_p0;
wire  signed [23:0] grp_fu_1156_p1;
wire   [37:0] grp_fu_969_p2;
wire   [13:0] tmp_143_fu_1200_p4;
wire   [0:0] tmp_163_fu_1192_p3;
wire   [0:0] icmp_ln130_1_fu_1216_p2;
wire   [0:0] tmp_162_fu_1180_p3;
wire   [0:0] or_ln130_fu_1222_p2;
wire   [0:0] xor_ln130_fu_1228_p2;
wire   [0:0] icmp_ln130_fu_1210_p2;
wire   [0:0] xor_ln130_1_fu_1240_p2;
wire   [0:0] or_ln130_1_fu_1246_p2;
wire   [0:0] and_ln130_fu_1234_p2;
wire   [0:0] and_ln130_1_fu_1252_p2;
wire   [0:0] or_ln130_2_fu_1266_p2;
wire   [23:0] select_ln130_fu_1258_p3;
wire   [23:0] val_fu_1188_p1;
wire  signed [24:0] sext_ln132_1_fu_1284_p1;
wire  signed [24:0] sext_ln132_fu_1281_p1;
wire   [24:0] add_ln132_1_fu_1294_p2;
wire   [0:0] tmp_164_fu_1300_p3;
wire   [0:0] tmp_165_fu_1308_p3;
wire   [0:0] xor_ln132_fu_1316_p2;
wire   [0:0] xor_ln132_1_fu_1328_p2;
wire   [37:0] grp_fu_982_p2;
wire   [13:0] tmp_144_fu_1366_p4;
wire   [0:0] tmp_168_fu_1358_p3;
wire   [0:0] icmp_ln130_3_fu_1382_p2;
wire   [0:0] tmp_167_fu_1346_p3;
wire   [0:0] or_ln130_3_fu_1388_p2;
wire   [0:0] xor_ln130_2_fu_1394_p2;
wire   [0:0] icmp_ln130_2_fu_1376_p2;
wire   [0:0] xor_ln130_3_fu_1406_p2;
wire   [0:0] or_ln130_4_fu_1412_p2;
wire   [0:0] and_ln130_2_fu_1400_p2;
wire   [0:0] and_ln130_3_fu_1418_p2;
wire   [0:0] or_ln130_5_fu_1432_p2;
wire   [23:0] select_ln130_2_fu_1424_p3;
wire   [23:0] val_2_fu_1354_p1;
wire  signed [24:0] sext_ln132_3_fu_1450_p1;
wire  signed [24:0] sext_ln132_2_fu_1447_p1;
wire   [24:0] add_ln132_3_fu_1460_p2;
wire   [0:0] tmp_169_fu_1466_p3;
wire   [0:0] tmp_170_fu_1474_p3;
wire   [0:0] xor_ln132_3_fu_1482_p2;
wire   [0:0] xor_ln132_4_fu_1494_p2;
wire   [37:0] grp_fu_995_p2;
wire   [13:0] tmp_145_fu_1532_p4;
wire   [0:0] tmp_173_fu_1524_p3;
wire   [0:0] icmp_ln130_5_fu_1548_p2;
wire   [0:0] tmp_172_fu_1512_p3;
wire   [0:0] or_ln130_6_fu_1554_p2;
wire   [0:0] xor_ln130_4_fu_1560_p2;
wire   [0:0] icmp_ln130_4_fu_1542_p2;
wire   [0:0] xor_ln130_5_fu_1572_p2;
wire   [0:0] or_ln130_7_fu_1578_p2;
wire   [0:0] and_ln130_4_fu_1566_p2;
wire   [0:0] and_ln130_5_fu_1584_p2;
wire   [0:0] or_ln130_8_fu_1598_p2;
wire   [23:0] select_ln130_4_fu_1590_p3;
wire   [23:0] val_4_fu_1520_p1;
wire  signed [24:0] sext_ln132_5_fu_1616_p1;
wire  signed [24:0] sext_ln132_4_fu_1613_p1;
wire   [24:0] add_ln132_5_fu_1626_p2;
wire   [0:0] tmp_174_fu_1632_p3;
wire   [0:0] tmp_175_fu_1640_p3;
wire   [0:0] xor_ln132_6_fu_1648_p2;
wire   [0:0] xor_ln132_7_fu_1660_p2;
wire   [37:0] grp_fu_1008_p2;
wire   [13:0] tmp_146_fu_1698_p4;
wire   [0:0] tmp_178_fu_1690_p3;
wire   [0:0] icmp_ln130_7_fu_1714_p2;
wire   [0:0] tmp_177_fu_1678_p3;
wire   [0:0] or_ln130_9_fu_1720_p2;
wire   [0:0] xor_ln130_6_fu_1726_p2;
wire   [0:0] icmp_ln130_6_fu_1708_p2;
wire   [0:0] xor_ln130_7_fu_1738_p2;
wire   [0:0] or_ln130_10_fu_1744_p2;
wire   [0:0] and_ln130_6_fu_1732_p2;
wire   [0:0] and_ln130_7_fu_1750_p2;
wire   [0:0] or_ln130_11_fu_1764_p2;
wire   [23:0] select_ln130_6_fu_1756_p3;
wire   [23:0] val_6_fu_1686_p1;
wire  signed [24:0] sext_ln132_7_fu_1782_p1;
wire  signed [24:0] sext_ln132_6_fu_1779_p1;
wire   [24:0] add_ln132_7_fu_1792_p2;
wire   [0:0] tmp_179_fu_1798_p3;
wire   [0:0] tmp_180_fu_1806_p3;
wire   [0:0] xor_ln132_9_fu_1814_p2;
wire   [0:0] xor_ln132_10_fu_1826_p2;
wire   [37:0] grp_fu_1021_p2;
wire   [13:0] tmp_147_fu_1864_p4;
wire   [0:0] tmp_183_fu_1856_p3;
wire   [0:0] icmp_ln130_9_fu_1880_p2;
wire   [0:0] tmp_182_fu_1844_p3;
wire   [0:0] or_ln130_12_fu_1886_p2;
wire   [0:0] xor_ln130_8_fu_1892_p2;
wire   [0:0] icmp_ln130_8_fu_1874_p2;
wire   [0:0] xor_ln130_9_fu_1904_p2;
wire   [0:0] or_ln130_13_fu_1910_p2;
wire   [0:0] and_ln130_8_fu_1898_p2;
wire   [0:0] and_ln130_9_fu_1916_p2;
wire   [0:0] or_ln130_14_fu_1930_p2;
wire   [23:0] select_ln130_8_fu_1922_p3;
wire   [23:0] val_8_fu_1852_p1;
wire  signed [24:0] sext_ln132_9_fu_1948_p1;
wire  signed [24:0] sext_ln132_8_fu_1945_p1;
wire   [24:0] add_ln132_9_fu_1958_p2;
wire   [0:0] tmp_184_fu_1964_p3;
wire   [0:0] tmp_185_fu_1972_p3;
wire   [0:0] xor_ln132_12_fu_1980_p2;
wire   [0:0] xor_ln132_13_fu_1992_p2;
wire   [37:0] grp_fu_1034_p2;
wire   [13:0] tmp_148_fu_2030_p4;
wire   [0:0] tmp_188_fu_2022_p3;
wire   [0:0] icmp_ln130_11_fu_2046_p2;
wire   [0:0] tmp_187_fu_2010_p3;
wire   [0:0] or_ln130_15_fu_2052_p2;
wire   [0:0] xor_ln130_10_fu_2058_p2;
wire   [0:0] icmp_ln130_10_fu_2040_p2;
wire   [0:0] xor_ln130_11_fu_2070_p2;
wire   [0:0] or_ln130_16_fu_2076_p2;
wire   [0:0] and_ln130_10_fu_2064_p2;
wire   [0:0] and_ln130_11_fu_2082_p2;
wire   [0:0] or_ln130_17_fu_2096_p2;
wire   [23:0] select_ln130_10_fu_2088_p3;
wire   [23:0] val_10_fu_2018_p1;
wire  signed [24:0] sext_ln132_11_fu_2114_p1;
wire  signed [24:0] sext_ln132_10_fu_2111_p1;
wire   [24:0] add_ln132_11_fu_2124_p2;
wire   [0:0] tmp_189_fu_2130_p3;
wire   [0:0] tmp_190_fu_2138_p3;
wire   [0:0] xor_ln132_15_fu_2146_p2;
wire   [0:0] xor_ln132_16_fu_2158_p2;
wire   [37:0] grp_fu_1047_p2;
wire   [13:0] tmp_149_fu_2196_p4;
wire   [0:0] tmp_193_fu_2188_p3;
wire   [0:0] icmp_ln130_13_fu_2212_p2;
wire   [0:0] tmp_192_fu_2176_p3;
wire   [0:0] or_ln130_18_fu_2218_p2;
wire   [0:0] xor_ln130_12_fu_2224_p2;
wire   [0:0] icmp_ln130_12_fu_2206_p2;
wire   [0:0] xor_ln130_13_fu_2236_p2;
wire   [0:0] or_ln130_19_fu_2242_p2;
wire   [0:0] and_ln130_12_fu_2230_p2;
wire   [0:0] and_ln130_13_fu_2248_p2;
wire   [0:0] or_ln130_20_fu_2262_p2;
wire   [23:0] select_ln130_12_fu_2254_p3;
wire   [23:0] val_12_fu_2184_p1;
wire  signed [24:0] sext_ln132_13_fu_2280_p1;
wire  signed [24:0] sext_ln132_12_fu_2277_p1;
wire   [24:0] add_ln132_13_fu_2290_p2;
wire   [0:0] tmp_194_fu_2296_p3;
wire   [0:0] tmp_195_fu_2304_p3;
wire   [0:0] xor_ln132_18_fu_2312_p2;
wire   [0:0] xor_ln132_19_fu_2324_p2;
wire   [37:0] grp_fu_1060_p2;
wire   [13:0] tmp_150_fu_2362_p4;
wire   [0:0] tmp_198_fu_2354_p3;
wire   [0:0] icmp_ln130_15_fu_2378_p2;
wire   [0:0] tmp_197_fu_2342_p3;
wire   [0:0] or_ln130_21_fu_2384_p2;
wire   [0:0] xor_ln130_14_fu_2390_p2;
wire   [0:0] icmp_ln130_14_fu_2372_p2;
wire   [0:0] xor_ln130_15_fu_2402_p2;
wire   [0:0] or_ln130_22_fu_2408_p2;
wire   [0:0] and_ln130_14_fu_2396_p2;
wire   [0:0] and_ln130_15_fu_2414_p2;
wire   [0:0] or_ln130_23_fu_2428_p2;
wire   [23:0] select_ln130_14_fu_2420_p3;
wire   [23:0] val_14_fu_2350_p1;
wire  signed [24:0] sext_ln132_15_fu_2446_p1;
wire  signed [24:0] sext_ln132_14_fu_2443_p1;
wire   [24:0] add_ln132_15_fu_2456_p2;
wire   [0:0] tmp_199_fu_2462_p3;
wire   [0:0] tmp_200_fu_2470_p3;
wire   [0:0] xor_ln132_21_fu_2478_p2;
wire   [0:0] xor_ln132_22_fu_2490_p2;
wire   [37:0] grp_fu_1072_p2;
wire   [13:0] tmp_151_fu_2528_p4;
wire   [0:0] tmp_203_fu_2520_p3;
wire   [0:0] icmp_ln130_17_fu_2544_p2;
wire   [0:0] tmp_202_fu_2508_p3;
wire   [0:0] or_ln130_24_fu_2550_p2;
wire   [0:0] xor_ln130_16_fu_2556_p2;
wire   [0:0] icmp_ln130_16_fu_2538_p2;
wire   [0:0] xor_ln130_17_fu_2568_p2;
wire   [0:0] or_ln130_25_fu_2574_p2;
wire   [0:0] and_ln130_16_fu_2562_p2;
wire   [0:0] and_ln130_17_fu_2580_p2;
wire   [0:0] or_ln130_26_fu_2594_p2;
wire   [23:0] select_ln130_16_fu_2586_p3;
wire   [23:0] val_16_fu_2516_p1;
wire  signed [23:0] sext_ln132_16_fu_2609_p0;
wire  signed [23:0] add_ln132_16_fu_2617_p0;
wire  signed [24:0] sext_ln132_17_fu_2613_p1;
wire  signed [24:0] sext_ln132_16_fu_2609_p1;
wire   [24:0] add_ln132_17_fu_2624_p2;
wire   [0:0] tmp_204_fu_2630_p3;
wire   [0:0] tmp_205_fu_2638_p3;
wire   [0:0] xor_ln132_24_fu_2646_p2;
wire   [0:0] xor_ln132_25_fu_2658_p2;
wire   [37:0] grp_fu_1084_p2;
wire   [13:0] tmp_152_fu_2696_p4;
wire   [0:0] tmp_208_fu_2688_p3;
wire   [0:0] icmp_ln130_19_fu_2712_p2;
wire   [0:0] tmp_207_fu_2676_p3;
wire   [0:0] or_ln130_27_fu_2718_p2;
wire   [0:0] xor_ln130_18_fu_2724_p2;
wire   [0:0] icmp_ln130_18_fu_2706_p2;
wire   [0:0] xor_ln130_19_fu_2736_p2;
wire   [0:0] or_ln130_28_fu_2742_p2;
wire   [0:0] and_ln130_18_fu_2730_p2;
wire   [0:0] and_ln130_19_fu_2748_p2;
wire   [0:0] or_ln130_29_fu_2762_p2;
wire   [23:0] select_ln130_18_fu_2754_p3;
wire   [23:0] val_18_fu_2684_p1;
wire  signed [23:0] sext_ln132_18_fu_2777_p0;
wire  signed [23:0] add_ln132_18_fu_2785_p0;
wire  signed [24:0] sext_ln132_19_fu_2781_p1;
wire  signed [24:0] sext_ln132_18_fu_2777_p1;
wire   [24:0] add_ln132_19_fu_2792_p2;
wire   [0:0] tmp_209_fu_2798_p3;
wire   [0:0] tmp_210_fu_2806_p3;
wire   [0:0] xor_ln132_27_fu_2814_p2;
wire   [0:0] xor_ln132_28_fu_2826_p2;
wire   [37:0] grp_fu_1096_p2;
wire   [13:0] tmp_153_fu_2864_p4;
wire   [0:0] tmp_213_fu_2856_p3;
wire   [0:0] icmp_ln130_21_fu_2880_p2;
wire   [0:0] tmp_212_fu_2844_p3;
wire   [0:0] or_ln130_30_fu_2886_p2;
wire   [0:0] xor_ln130_20_fu_2892_p2;
wire   [0:0] icmp_ln130_20_fu_2874_p2;
wire   [0:0] xor_ln130_21_fu_2904_p2;
wire   [0:0] or_ln130_31_fu_2910_p2;
wire   [0:0] and_ln130_20_fu_2898_p2;
wire   [0:0] and_ln130_21_fu_2916_p2;
wire   [0:0] or_ln130_32_fu_2930_p2;
wire   [23:0] select_ln130_20_fu_2922_p3;
wire   [23:0] val_20_fu_2852_p1;
wire  signed [23:0] sext_ln132_20_fu_2945_p0;
wire  signed [23:0] add_ln132_20_fu_2953_p0;
wire  signed [24:0] sext_ln132_21_fu_2949_p1;
wire  signed [24:0] sext_ln132_20_fu_2945_p1;
wire   [24:0] add_ln132_21_fu_2960_p2;
wire   [0:0] tmp_214_fu_2966_p3;
wire   [0:0] tmp_215_fu_2974_p3;
wire   [0:0] xor_ln132_30_fu_2982_p2;
wire   [0:0] xor_ln132_31_fu_2994_p2;
wire   [37:0] grp_fu_1108_p2;
wire   [13:0] tmp_154_fu_3032_p4;
wire   [0:0] tmp_218_fu_3024_p3;
wire   [0:0] icmp_ln130_23_fu_3048_p2;
wire   [0:0] tmp_217_fu_3012_p3;
wire   [0:0] or_ln130_33_fu_3054_p2;
wire   [0:0] xor_ln130_22_fu_3060_p2;
wire   [0:0] icmp_ln130_22_fu_3042_p2;
wire   [0:0] xor_ln130_23_fu_3072_p2;
wire   [0:0] or_ln130_34_fu_3078_p2;
wire   [0:0] and_ln130_22_fu_3066_p2;
wire   [0:0] and_ln130_23_fu_3084_p2;
wire   [0:0] or_ln130_35_fu_3098_p2;
wire   [23:0] select_ln130_22_fu_3090_p3;
wire   [23:0] val_22_fu_3020_p1;
wire  signed [23:0] sext_ln132_22_fu_3113_p0;
wire  signed [23:0] add_ln132_22_fu_3121_p0;
wire  signed [24:0] sext_ln132_23_fu_3117_p1;
wire  signed [24:0] sext_ln132_22_fu_3113_p1;
wire   [24:0] add_ln132_23_fu_3128_p2;
wire   [0:0] tmp_219_fu_3134_p3;
wire   [0:0] tmp_220_fu_3142_p3;
wire   [0:0] xor_ln132_33_fu_3150_p2;
wire   [0:0] xor_ln132_34_fu_3162_p2;
wire   [37:0] grp_fu_1120_p2;
wire   [13:0] tmp_155_fu_3200_p4;
wire   [0:0] tmp_223_fu_3192_p3;
wire   [0:0] icmp_ln130_25_fu_3216_p2;
wire   [0:0] tmp_222_fu_3180_p3;
wire   [0:0] or_ln130_36_fu_3222_p2;
wire   [0:0] xor_ln130_24_fu_3228_p2;
wire   [0:0] icmp_ln130_24_fu_3210_p2;
wire   [0:0] xor_ln130_25_fu_3240_p2;
wire   [0:0] or_ln130_37_fu_3246_p2;
wire   [0:0] and_ln130_24_fu_3234_p2;
wire   [0:0] and_ln130_25_fu_3252_p2;
wire   [0:0] or_ln130_38_fu_3266_p2;
wire   [23:0] select_ln130_24_fu_3258_p3;
wire   [23:0] val_24_fu_3188_p1;
wire  signed [23:0] sext_ln132_24_fu_3281_p0;
wire  signed [23:0] add_ln132_24_fu_3289_p0;
wire  signed [24:0] sext_ln132_25_fu_3285_p1;
wire  signed [24:0] sext_ln132_24_fu_3281_p1;
wire   [24:0] add_ln132_25_fu_3296_p2;
wire   [0:0] tmp_224_fu_3302_p3;
wire   [0:0] tmp_225_fu_3310_p3;
wire   [0:0] xor_ln132_36_fu_3318_p2;
wire   [0:0] xor_ln132_37_fu_3330_p2;
wire   [37:0] grp_fu_1132_p2;
wire   [13:0] tmp_156_fu_3368_p4;
wire   [0:0] tmp_228_fu_3360_p3;
wire   [0:0] icmp_ln130_27_fu_3384_p2;
wire   [0:0] tmp_227_fu_3348_p3;
wire   [0:0] or_ln130_39_fu_3390_p2;
wire   [0:0] xor_ln130_26_fu_3396_p2;
wire   [0:0] icmp_ln130_26_fu_3378_p2;
wire   [0:0] xor_ln130_27_fu_3408_p2;
wire   [0:0] or_ln130_40_fu_3414_p2;
wire   [0:0] and_ln130_26_fu_3402_p2;
wire   [0:0] and_ln130_27_fu_3420_p2;
wire   [0:0] or_ln130_41_fu_3434_p2;
wire   [23:0] select_ln130_26_fu_3426_p3;
wire   [23:0] val_26_fu_3356_p1;
wire  signed [23:0] sext_ln132_26_fu_3449_p0;
wire  signed [23:0] add_ln132_26_fu_3457_p0;
wire  signed [24:0] sext_ln132_27_fu_3453_p1;
wire  signed [24:0] sext_ln132_26_fu_3449_p1;
wire   [24:0] add_ln132_27_fu_3464_p2;
wire   [0:0] tmp_229_fu_3470_p3;
wire   [0:0] tmp_230_fu_3478_p3;
wire   [0:0] xor_ln132_39_fu_3486_p2;
wire   [0:0] xor_ln132_40_fu_3498_p2;
wire   [37:0] grp_fu_1144_p2;
wire   [13:0] tmp_157_fu_3536_p4;
wire   [0:0] tmp_233_fu_3528_p3;
wire   [0:0] icmp_ln130_29_fu_3552_p2;
wire   [0:0] tmp_232_fu_3516_p3;
wire   [0:0] or_ln130_42_fu_3558_p2;
wire   [0:0] xor_ln130_28_fu_3564_p2;
wire   [0:0] icmp_ln130_28_fu_3546_p2;
wire   [0:0] xor_ln130_29_fu_3576_p2;
wire   [0:0] or_ln130_43_fu_3582_p2;
wire   [0:0] and_ln130_28_fu_3570_p2;
wire   [0:0] and_ln130_29_fu_3588_p2;
wire   [0:0] or_ln130_44_fu_3602_p2;
wire   [23:0] select_ln130_28_fu_3594_p3;
wire   [23:0] val_28_fu_3524_p1;
wire  signed [23:0] sext_ln132_28_fu_3617_p0;
wire  signed [23:0] add_ln132_28_fu_3625_p0;
wire  signed [24:0] sext_ln132_29_fu_3621_p1;
wire  signed [24:0] sext_ln132_28_fu_3617_p1;
wire   [24:0] add_ln132_29_fu_3632_p2;
wire   [0:0] tmp_234_fu_3638_p3;
wire   [0:0] tmp_235_fu_3646_p3;
wire   [0:0] xor_ln132_42_fu_3654_p2;
wire   [0:0] xor_ln132_43_fu_3666_p2;
wire   [37:0] grp_fu_1156_p2;
wire   [13:0] tmp_158_fu_3704_p4;
wire   [0:0] tmp_237_fu_3696_p3;
wire   [0:0] icmp_ln130_31_fu_3720_p2;
wire   [0:0] tmp_236_fu_3684_p3;
wire   [0:0] or_ln130_45_fu_3726_p2;
wire   [0:0] xor_ln130_30_fu_3732_p2;
wire   [0:0] icmp_ln130_30_fu_3714_p2;
wire   [0:0] xor_ln130_31_fu_3744_p2;
wire   [0:0] or_ln130_46_fu_3750_p2;
wire   [0:0] and_ln130_30_fu_3738_p2;
wire   [0:0] and_ln130_31_fu_3756_p2;
wire   [0:0] or_ln130_47_fu_3770_p2;
wire   [23:0] select_ln130_30_fu_3762_p3;
wire   [23:0] val_30_fu_3692_p1;
wire  signed [23:0] sext_ln132_30_fu_3785_p0;
wire  signed [23:0] add_ln132_30_fu_3793_p0;
wire  signed [24:0] sext_ln132_31_fu_3789_p1;
wire  signed [24:0] sext_ln132_30_fu_3785_p1;
wire   [24:0] add_ln132_31_fu_3800_p2;
wire   [0:0] tmp_238_fu_3806_p3;
wire   [0:0] tmp_239_fu_3814_p3;
wire   [0:0] xor_ln132_45_fu_3822_p2;
wire   [0:0] xor_ln132_46_fu_3834_p2;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_condition_exit_pp0_iter21_stage0;
reg    ap_idle_pp0_0to20;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg    ap_loop_exit_ready_pp0_iter6_reg;
reg    ap_loop_exit_ready_pp0_iter7_reg;
reg    ap_loop_exit_ready_pp0_iter8_reg;
reg    ap_loop_exit_ready_pp0_iter9_reg;
reg    ap_loop_exit_ready_pp0_iter10_reg;
reg    ap_loop_exit_ready_pp0_iter11_reg;
reg    ap_loop_exit_ready_pp0_iter12_reg;
reg    ap_loop_exit_ready_pp0_iter13_reg;
reg    ap_loop_exit_ready_pp0_iter14_reg;
reg    ap_loop_exit_ready_pp0_iter15_reg;
reg    ap_loop_exit_ready_pp0_iter16_reg;
reg    ap_loop_exit_ready_pp0_iter17_reg;
reg    ap_loop_exit_ready_pp0_iter18_reg;
reg    ap_loop_exit_ready_pp0_iter19_reg;
reg    ap_loop_exit_ready_pp0_iter20_reg;
reg    ap_loop_exit_ready_pp0_iter21_reg;
reg   [1:0] ap_NS_fsm;
reg    ap_idle_pp0_1to22;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ready_sig;
wire    ap_done_sig;
reg    ap_condition_3808;
reg    ap_condition_3812;
reg    ap_condition_3816;
reg    ap_condition_3820;
reg    ap_condition_3824;
reg    ap_condition_3828;
reg    ap_condition_3835;
reg    ap_condition_3840;
reg    ap_condition_3846;
reg    ap_condition_3851;
reg    ap_condition_3857;
reg    ap_condition_3862;
reg    ap_condition_3868;
reg    ap_condition_3873;
reg    ap_condition_3879;
reg    ap_condition_3884;
reg    ap_condition_3890;
reg    ap_condition_3895;
reg    ap_condition_3901;
reg    ap_condition_3906;
reg    ap_condition_3909;
reg    ap_condition_3913;
reg    ap_condition_3920;
reg    ap_condition_3925;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 2'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 ap_enable_reg_pp0_iter12 = 1'b0;
#0 ap_enable_reg_pp0_iter13 = 1'b0;
#0 ap_enable_reg_pp0_iter14 = 1'b0;
#0 ap_enable_reg_pp0_iter15 = 1'b0;
#0 ap_enable_reg_pp0_iter16 = 1'b0;
#0 ap_enable_reg_pp0_iter17 = 1'b0;
#0 ap_enable_reg_pp0_iter18 = 1'b0;
#0 ap_enable_reg_pp0_iter19 = 1'b0;
#0 ap_enable_reg_pp0_iter20 = 1'b0;
#0 ap_enable_reg_pp0_iter21 = 1'b0;
#0 ap_enable_reg_pp0_iter22 = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
#0 j_fu_164 = 7'd0;
#0 ap_done_reg = 1'b0;
end

top_kernel_sdiv_38ns_24s_38_42_1 #(
    .ID( 1 ),
    .NUM_STAGE( 42 ),
    .din0_WIDTH( 38 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 38 ))
sdiv_38ns_24s_38_42_1_U55(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_969_p0),
    .din1(grp_fu_969_p1),
    .ce(1'b1),
    .dout(grp_fu_969_p2)
);

top_kernel_sdiv_38ns_24s_38_42_1 #(
    .ID( 1 ),
    .NUM_STAGE( 42 ),
    .din0_WIDTH( 38 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 38 ))
sdiv_38ns_24s_38_42_1_U56(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_982_p0),
    .din1(grp_fu_982_p1),
    .ce(1'b1),
    .dout(grp_fu_982_p2)
);

top_kernel_sdiv_38ns_24s_38_42_1 #(
    .ID( 1 ),
    .NUM_STAGE( 42 ),
    .din0_WIDTH( 38 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 38 ))
sdiv_38ns_24s_38_42_1_U57(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_995_p0),
    .din1(grp_fu_995_p1),
    .ce(1'b1),
    .dout(grp_fu_995_p2)
);

top_kernel_sdiv_38ns_24s_38_42_1 #(
    .ID( 1 ),
    .NUM_STAGE( 42 ),
    .din0_WIDTH( 38 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 38 ))
sdiv_38ns_24s_38_42_1_U58(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1008_p0),
    .din1(grp_fu_1008_p1),
    .ce(1'b1),
    .dout(grp_fu_1008_p2)
);

top_kernel_sdiv_38ns_24s_38_42_1 #(
    .ID( 1 ),
    .NUM_STAGE( 42 ),
    .din0_WIDTH( 38 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 38 ))
sdiv_38ns_24s_38_42_1_U59(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1021_p0),
    .din1(grp_fu_1021_p1),
    .ce(1'b1),
    .dout(grp_fu_1021_p2)
);

top_kernel_sdiv_38ns_24s_38_42_1 #(
    .ID( 1 ),
    .NUM_STAGE( 42 ),
    .din0_WIDTH( 38 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 38 ))
sdiv_38ns_24s_38_42_1_U60(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1034_p0),
    .din1(grp_fu_1034_p1),
    .ce(1'b1),
    .dout(grp_fu_1034_p2)
);

top_kernel_sdiv_38ns_24s_38_42_1 #(
    .ID( 1 ),
    .NUM_STAGE( 42 ),
    .din0_WIDTH( 38 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 38 ))
sdiv_38ns_24s_38_42_1_U61(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1047_p0),
    .din1(grp_fu_1047_p1),
    .ce(1'b1),
    .dout(grp_fu_1047_p2)
);

top_kernel_sdiv_38ns_24s_38_42_1 #(
    .ID( 1 ),
    .NUM_STAGE( 42 ),
    .din0_WIDTH( 38 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 38 ))
sdiv_38ns_24s_38_42_1_U62(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1060_p0),
    .din1(grp_fu_1060_p1),
    .ce(1'b1),
    .dout(grp_fu_1060_p2)
);

top_kernel_sdiv_38ns_24s_38_42_1 #(
    .ID( 1 ),
    .NUM_STAGE( 42 ),
    .din0_WIDTH( 38 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 38 ))
sdiv_38ns_24s_38_42_1_U63(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1072_p0),
    .din1(grp_fu_1072_p1),
    .ce(1'b1),
    .dout(grp_fu_1072_p2)
);

top_kernel_sdiv_38ns_24s_38_42_1 #(
    .ID( 1 ),
    .NUM_STAGE( 42 ),
    .din0_WIDTH( 38 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 38 ))
sdiv_38ns_24s_38_42_1_U64(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1084_p0),
    .din1(grp_fu_1084_p1),
    .ce(1'b1),
    .dout(grp_fu_1084_p2)
);

top_kernel_sdiv_38ns_24s_38_42_1 #(
    .ID( 1 ),
    .NUM_STAGE( 42 ),
    .din0_WIDTH( 38 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 38 ))
sdiv_38ns_24s_38_42_1_U65(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1096_p0),
    .din1(grp_fu_1096_p1),
    .ce(1'b1),
    .dout(grp_fu_1096_p2)
);

top_kernel_sdiv_38ns_24s_38_42_1 #(
    .ID( 1 ),
    .NUM_STAGE( 42 ),
    .din0_WIDTH( 38 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 38 ))
sdiv_38ns_24s_38_42_1_U66(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1108_p0),
    .din1(grp_fu_1108_p1),
    .ce(1'b1),
    .dout(grp_fu_1108_p2)
);

top_kernel_sdiv_38ns_24s_38_42_1 #(
    .ID( 1 ),
    .NUM_STAGE( 42 ),
    .din0_WIDTH( 38 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 38 ))
sdiv_38ns_24s_38_42_1_U67(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1120_p0),
    .din1(grp_fu_1120_p1),
    .ce(1'b1),
    .dout(grp_fu_1120_p2)
);

top_kernel_sdiv_38ns_24s_38_42_1 #(
    .ID( 1 ),
    .NUM_STAGE( 42 ),
    .din0_WIDTH( 38 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 38 ))
sdiv_38ns_24s_38_42_1_U68(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1132_p0),
    .din1(grp_fu_1132_p1),
    .ce(1'b1),
    .dout(grp_fu_1132_p2)
);

top_kernel_sdiv_38ns_24s_38_42_1 #(
    .ID( 1 ),
    .NUM_STAGE( 42 ),
    .din0_WIDTH( 38 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 38 ))
sdiv_38ns_24s_38_42_1_U69(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1144_p0),
    .din1(grp_fu_1144_p1),
    .ce(1'b1),
    .dout(grp_fu_1144_p2)
);

top_kernel_sdiv_38ns_24s_38_42_1 #(
    .ID( 1 ),
    .NUM_STAGE( 42 ),
    .din0_WIDTH( 38 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 38 ))
sdiv_38ns_24s_38_42_1_U70(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1156_p0),
    .din1(grp_fu_1156_p1),
    .ce(1'b1),
    .dout(grp_fu_1156_p2)
);

top_kernel_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready_sig),
    .ap_done(ap_done_sig),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage1),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready_pp0_iter21_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage1)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter12 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
            ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter13 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
            ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter14 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
            ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter15 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
            ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter16 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
            ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter17 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
            ap_enable_reg_pp0_iter17 <= ap_enable_reg_pp0_iter16;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter18 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
            ap_enable_reg_pp0_iter18 <= ap_enable_reg_pp0_iter17;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter19 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
            ap_enable_reg_pp0_iter19 <= ap_enable_reg_pp0_iter18;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter20 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
            ap_enable_reg_pp0_iter20 <= ap_enable_reg_pp0_iter19;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter21 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
            ap_enable_reg_pp0_iter21 <= ap_enable_reg_pp0_iter20;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter22 <= 1'b0;
    end else begin
        if (((ap_enable_reg_pp0_iter22 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter22 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
            ap_enable_reg_pp0_iter22 <= ap_enable_reg_pp0_iter21;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to20 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter21_stage0))) begin
        ap_loop_exit_ready_pp0_iter10_reg <= 1'b0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        ap_loop_exit_ready_pp0_iter10_reg <= ap_loop_exit_ready_pp0_iter9_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to20 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter21_stage0))) begin
        ap_loop_exit_ready_pp0_iter11_reg <= 1'b0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        ap_loop_exit_ready_pp0_iter11_reg <= ap_loop_exit_ready_pp0_iter10_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to20 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter21_stage0))) begin
        ap_loop_exit_ready_pp0_iter12_reg <= 1'b0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        ap_loop_exit_ready_pp0_iter12_reg <= ap_loop_exit_ready_pp0_iter11_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to20 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter21_stage0))) begin
        ap_loop_exit_ready_pp0_iter13_reg <= 1'b0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        ap_loop_exit_ready_pp0_iter13_reg <= ap_loop_exit_ready_pp0_iter12_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to20 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter21_stage0))) begin
        ap_loop_exit_ready_pp0_iter14_reg <= 1'b0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        ap_loop_exit_ready_pp0_iter14_reg <= ap_loop_exit_ready_pp0_iter13_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to20 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter21_stage0))) begin
        ap_loop_exit_ready_pp0_iter15_reg <= 1'b0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        ap_loop_exit_ready_pp0_iter15_reg <= ap_loop_exit_ready_pp0_iter14_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to20 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter21_stage0))) begin
        ap_loop_exit_ready_pp0_iter16_reg <= 1'b0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        ap_loop_exit_ready_pp0_iter16_reg <= ap_loop_exit_ready_pp0_iter15_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to20 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter21_stage0))) begin
        ap_loop_exit_ready_pp0_iter17_reg <= 1'b0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        ap_loop_exit_ready_pp0_iter17_reg <= ap_loop_exit_ready_pp0_iter16_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to20 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter21_stage0))) begin
        ap_loop_exit_ready_pp0_iter18_reg <= 1'b0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        ap_loop_exit_ready_pp0_iter18_reg <= ap_loop_exit_ready_pp0_iter17_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to20 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter21_stage0))) begin
        ap_loop_exit_ready_pp0_iter19_reg <= 1'b0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        ap_loop_exit_ready_pp0_iter19_reg <= ap_loop_exit_ready_pp0_iter18_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to20 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter21_stage0))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= 1'b0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to20 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter21_stage0))) begin
        ap_loop_exit_ready_pp0_iter20_reg <= 1'b0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        ap_loop_exit_ready_pp0_iter20_reg <= ap_loop_exit_ready_pp0_iter19_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to20 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter21_stage0))) begin
        ap_loop_exit_ready_pp0_iter21_reg <= 1'b0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        ap_loop_exit_ready_pp0_iter21_reg <= ap_loop_exit_ready_pp0_iter20_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to20 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter21_stage0))) begin
        ap_loop_exit_ready_pp0_iter2_reg <= 1'b0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to20 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter21_stage0))) begin
        ap_loop_exit_ready_pp0_iter3_reg <= 1'b0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to20 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter21_stage0))) begin
        ap_loop_exit_ready_pp0_iter4_reg <= 1'b0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to20 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter21_stage0))) begin
        ap_loop_exit_ready_pp0_iter5_reg <= 1'b0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to20 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter21_stage0))) begin
        ap_loop_exit_ready_pp0_iter6_reg <= 1'b0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to20 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter21_stage0))) begin
        ap_loop_exit_ready_pp0_iter7_reg <= 1'b0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to20 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter21_stage0))) begin
        ap_loop_exit_ready_pp0_iter8_reg <= 1'b0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to20 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter21_stage0))) begin
        ap_loop_exit_ready_pp0_iter9_reg <= 1'b0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((tmp_fu_904_p3 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            j_fu_164 <= add_ln127_fu_950_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            j_fu_164 <= 7'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        A_local_10_load_reg_4038 <= A_local_10_q0;
        A_local_11_load_reg_4043 <= A_local_11_q0;
        A_local_12_load_reg_4048 <= A_local_12_q0;
        A_local_13_load_reg_4053 <= A_local_13_q0;
        A_local_14_load_reg_4058 <= A_local_14_q0;
        A_local_15_load_reg_4063 <= A_local_15_q0;
        A_local_8_load_reg_4028 <= A_local_8_q0;
        A_local_9_load_reg_4033 <= A_local_9_q0;
        and_ln132_16_reg_4348 <= and_ln132_16_fu_2652_p2;
        and_ln132_17_reg_4352 <= and_ln132_17_fu_2664_p2;
        and_ln132_18_reg_4360 <= and_ln132_18_fu_2820_p2;
        and_ln132_19_reg_4364 <= and_ln132_19_fu_2832_p2;
        and_ln132_20_reg_4372 <= and_ln132_20_fu_2988_p2;
        and_ln132_21_reg_4376 <= and_ln132_21_fu_3000_p2;
        and_ln132_22_reg_4384 <= and_ln132_22_fu_3156_p2;
        and_ln132_23_reg_4388 <= and_ln132_23_fu_3168_p2;
        and_ln132_24_reg_4396 <= and_ln132_24_fu_3324_p2;
        and_ln132_25_reg_4400 <= and_ln132_25_fu_3336_p2;
        and_ln132_26_reg_4408 <= and_ln132_26_fu_3492_p2;
        and_ln132_27_reg_4412 <= and_ln132_27_fu_3504_p2;
        and_ln132_28_reg_4420 <= and_ln132_28_fu_3660_p2;
        and_ln132_29_reg_4424 <= and_ln132_29_fu_3672_p2;
        and_ln132_30_reg_4432 <= and_ln132_30_fu_3828_p2;
        and_ln132_31_reg_4436 <= and_ln132_31_fu_3840_p2;
        xor_ln132_26_reg_4356 <= xor_ln132_26_fu_2670_p2;
        xor_ln132_29_reg_4368 <= xor_ln132_29_fu_2838_p2;
        xor_ln132_32_reg_4380 <= xor_ln132_32_fu_3006_p2;
        xor_ln132_35_reg_4392 <= xor_ln132_35_fu_3174_p2;
        xor_ln132_38_reg_4404 <= xor_ln132_38_fu_3342_p2;
        xor_ln132_41_reg_4416 <= xor_ln132_41_fu_3510_p2;
        xor_ln132_44_reg_4428 <= xor_ln132_44_fu_3678_p2;
        xor_ln132_47_reg_4440 <= xor_ln132_47_fu_3846_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        and_ln132_10_reg_4312 <= and_ln132_10_fu_2152_p2;
        and_ln132_11_reg_4316 <= and_ln132_11_fu_2164_p2;
        and_ln132_12_reg_4324 <= and_ln132_12_fu_2318_p2;
        and_ln132_13_reg_4328 <= and_ln132_13_fu_2330_p2;
        and_ln132_14_reg_4336 <= and_ln132_14_fu_2484_p2;
        and_ln132_15_reg_4340 <= and_ln132_15_fu_2496_p2;
        and_ln132_1_reg_4256 <= and_ln132_1_fu_1334_p2;
        and_ln132_2_reg_4264 <= and_ln132_2_fu_1488_p2;
        and_ln132_3_reg_4268 <= and_ln132_3_fu_1500_p2;
        and_ln132_4_reg_4276 <= and_ln132_4_fu_1654_p2;
        and_ln132_5_reg_4280 <= and_ln132_5_fu_1666_p2;
        and_ln132_6_reg_4288 <= and_ln132_6_fu_1820_p2;
        and_ln132_7_reg_4292 <= and_ln132_7_fu_1832_p2;
        and_ln132_8_reg_4300 <= and_ln132_8_fu_1986_p2;
        and_ln132_9_reg_4304 <= and_ln132_9_fu_1998_p2;
        and_ln132_reg_4252 <= and_ln132_fu_1322_p2;
        col_sums_10_addr_reg_4168 <= zext_ln127_fu_1161_p1;
        col_sums_10_addr_reg_4168_pp0_iter21_reg <= col_sums_10_addr_reg_4168;
        col_sums_11_addr_reg_4174 <= zext_ln127_fu_1161_p1;
        col_sums_11_addr_reg_4174_pp0_iter21_reg <= col_sums_11_addr_reg_4174;
        col_sums_12_addr_reg_4180 <= zext_ln127_fu_1161_p1;
        col_sums_12_addr_reg_4180_pp0_iter21_reg <= col_sums_12_addr_reg_4180;
        col_sums_13_addr_reg_4186 <= zext_ln127_fu_1161_p1;
        col_sums_13_addr_reg_4186_pp0_iter21_reg <= col_sums_13_addr_reg_4186;
        col_sums_14_addr_reg_4192 <= zext_ln127_fu_1161_p1;
        col_sums_14_addr_reg_4192_pp0_iter21_reg <= col_sums_14_addr_reg_4192;
        col_sums_15_addr_reg_4198 <= zext_ln127_fu_1161_p1;
        col_sums_15_addr_reg_4198_pp0_iter21_reg <= col_sums_15_addr_reg_4198;
        col_sums_1_addr_reg_4114 <= zext_ln127_fu_1161_p1;
        col_sums_1_addr_reg_4114_pp0_iter21_reg <= col_sums_1_addr_reg_4114;
        col_sums_2_addr_reg_4120 <= zext_ln127_fu_1161_p1;
        col_sums_2_addr_reg_4120_pp0_iter21_reg <= col_sums_2_addr_reg_4120;
        col_sums_3_addr_reg_4126 <= zext_ln127_fu_1161_p1;
        col_sums_3_addr_reg_4126_pp0_iter21_reg <= col_sums_3_addr_reg_4126;
        col_sums_4_addr_reg_4132 <= zext_ln127_fu_1161_p1;
        col_sums_4_addr_reg_4132_pp0_iter21_reg <= col_sums_4_addr_reg_4132;
        col_sums_5_addr_reg_4138 <= zext_ln127_fu_1161_p1;
        col_sums_5_addr_reg_4138_pp0_iter21_reg <= col_sums_5_addr_reg_4138;
        col_sums_6_addr_reg_4144 <= zext_ln127_fu_1161_p1;
        col_sums_6_addr_reg_4144_pp0_iter21_reg <= col_sums_6_addr_reg_4144;
        col_sums_7_addr_reg_4150 <= zext_ln127_fu_1161_p1;
        col_sums_7_addr_reg_4150_pp0_iter21_reg <= col_sums_7_addr_reg_4150;
        col_sums_8_addr_reg_4156 <= zext_ln127_fu_1161_p1;
        col_sums_8_addr_reg_4156_pp0_iter21_reg <= col_sums_8_addr_reg_4156;
        col_sums_9_addr_reg_4162 <= zext_ln127_fu_1161_p1;
        col_sums_9_addr_reg_4162_pp0_iter21_reg <= col_sums_9_addr_reg_4162;
        col_sums_addr_reg_4108 <= zext_ln127_fu_1161_p1;
        col_sums_addr_reg_4108_pp0_iter21_reg <= col_sums_addr_reg_4108;
        conv_i346_cast_reg_3859 <= conv_i346_cast_fu_892_p1;
        lshr_ln4_reg_3883 <= {{ap_sig_allocacmp_j_1[5:4]}};
        lshr_ln4_reg_3883_pp0_iter10_reg <= lshr_ln4_reg_3883_pp0_iter9_reg;
        lshr_ln4_reg_3883_pp0_iter11_reg <= lshr_ln4_reg_3883_pp0_iter10_reg;
        lshr_ln4_reg_3883_pp0_iter12_reg <= lshr_ln4_reg_3883_pp0_iter11_reg;
        lshr_ln4_reg_3883_pp0_iter13_reg <= lshr_ln4_reg_3883_pp0_iter12_reg;
        lshr_ln4_reg_3883_pp0_iter14_reg <= lshr_ln4_reg_3883_pp0_iter13_reg;
        lshr_ln4_reg_3883_pp0_iter15_reg <= lshr_ln4_reg_3883_pp0_iter14_reg;
        lshr_ln4_reg_3883_pp0_iter16_reg <= lshr_ln4_reg_3883_pp0_iter15_reg;
        lshr_ln4_reg_3883_pp0_iter17_reg <= lshr_ln4_reg_3883_pp0_iter16_reg;
        lshr_ln4_reg_3883_pp0_iter18_reg <= lshr_ln4_reg_3883_pp0_iter17_reg;
        lshr_ln4_reg_3883_pp0_iter19_reg <= lshr_ln4_reg_3883_pp0_iter18_reg;
        lshr_ln4_reg_3883_pp0_iter1_reg <= lshr_ln4_reg_3883;
        lshr_ln4_reg_3883_pp0_iter2_reg <= lshr_ln4_reg_3883_pp0_iter1_reg;
        lshr_ln4_reg_3883_pp0_iter3_reg <= lshr_ln4_reg_3883_pp0_iter2_reg;
        lshr_ln4_reg_3883_pp0_iter4_reg <= lshr_ln4_reg_3883_pp0_iter3_reg;
        lshr_ln4_reg_3883_pp0_iter5_reg <= lshr_ln4_reg_3883_pp0_iter4_reg;
        lshr_ln4_reg_3883_pp0_iter6_reg <= lshr_ln4_reg_3883_pp0_iter5_reg;
        lshr_ln4_reg_3883_pp0_iter7_reg <= lshr_ln4_reg_3883_pp0_iter6_reg;
        lshr_ln4_reg_3883_pp0_iter8_reg <= lshr_ln4_reg_3883_pp0_iter7_reg;
        lshr_ln4_reg_3883_pp0_iter9_reg <= lshr_ln4_reg_3883_pp0_iter8_reg;
        tmp_reg_3879 <= ap_sig_allocacmp_j_1[32'd6];
        tmp_reg_3879_pp0_iter10_reg <= tmp_reg_3879_pp0_iter9_reg;
        tmp_reg_3879_pp0_iter11_reg <= tmp_reg_3879_pp0_iter10_reg;
        tmp_reg_3879_pp0_iter12_reg <= tmp_reg_3879_pp0_iter11_reg;
        tmp_reg_3879_pp0_iter13_reg <= tmp_reg_3879_pp0_iter12_reg;
        tmp_reg_3879_pp0_iter14_reg <= tmp_reg_3879_pp0_iter13_reg;
        tmp_reg_3879_pp0_iter15_reg <= tmp_reg_3879_pp0_iter14_reg;
        tmp_reg_3879_pp0_iter16_reg <= tmp_reg_3879_pp0_iter15_reg;
        tmp_reg_3879_pp0_iter17_reg <= tmp_reg_3879_pp0_iter16_reg;
        tmp_reg_3879_pp0_iter18_reg <= tmp_reg_3879_pp0_iter17_reg;
        tmp_reg_3879_pp0_iter19_reg <= tmp_reg_3879_pp0_iter18_reg;
        tmp_reg_3879_pp0_iter1_reg <= tmp_reg_3879;
        tmp_reg_3879_pp0_iter20_reg <= tmp_reg_3879_pp0_iter19_reg;
        tmp_reg_3879_pp0_iter2_reg <= tmp_reg_3879_pp0_iter1_reg;
        tmp_reg_3879_pp0_iter3_reg <= tmp_reg_3879_pp0_iter2_reg;
        tmp_reg_3879_pp0_iter4_reg <= tmp_reg_3879_pp0_iter3_reg;
        tmp_reg_3879_pp0_iter5_reg <= tmp_reg_3879_pp0_iter4_reg;
        tmp_reg_3879_pp0_iter6_reg <= tmp_reg_3879_pp0_iter5_reg;
        tmp_reg_3879_pp0_iter7_reg <= tmp_reg_3879_pp0_iter6_reg;
        tmp_reg_3879_pp0_iter8_reg <= tmp_reg_3879_pp0_iter7_reg;
        tmp_reg_3879_pp0_iter9_reg <= tmp_reg_3879_pp0_iter8_reg;
        xor_ln132_11_reg_4296 <= xor_ln132_11_fu_1838_p2;
        xor_ln132_14_reg_4308 <= xor_ln132_14_fu_2004_p2;
        xor_ln132_17_reg_4320 <= xor_ln132_17_fu_2170_p2;
        xor_ln132_20_reg_4332 <= xor_ln132_20_fu_2336_p2;
        xor_ln132_23_reg_4344 <= xor_ln132_23_fu_2502_p2;
        xor_ln132_2_reg_4260 <= xor_ln132_2_fu_1340_p2;
        xor_ln132_5_reg_4272 <= xor_ln132_5_fu_1506_p2;
        xor_ln132_8_reg_4284 <= xor_ln132_8_fu_1672_p2;
        zext_ln130_reg_3888[9 : 0] <= zext_ln130_fu_930_p1[9 : 0];
        zext_ln130_reg_3888_pp0_iter10_reg[9 : 0] <= zext_ln130_reg_3888_pp0_iter9_reg[9 : 0];
        zext_ln130_reg_3888_pp0_iter11_reg[9 : 0] <= zext_ln130_reg_3888_pp0_iter10_reg[9 : 0];
        zext_ln130_reg_3888_pp0_iter12_reg[9 : 0] <= zext_ln130_reg_3888_pp0_iter11_reg[9 : 0];
        zext_ln130_reg_3888_pp0_iter13_reg[9 : 0] <= zext_ln130_reg_3888_pp0_iter12_reg[9 : 0];
        zext_ln130_reg_3888_pp0_iter14_reg[9 : 0] <= zext_ln130_reg_3888_pp0_iter13_reg[9 : 0];
        zext_ln130_reg_3888_pp0_iter15_reg[9 : 0] <= zext_ln130_reg_3888_pp0_iter14_reg[9 : 0];
        zext_ln130_reg_3888_pp0_iter16_reg[9 : 0] <= zext_ln130_reg_3888_pp0_iter15_reg[9 : 0];
        zext_ln130_reg_3888_pp0_iter17_reg[9 : 0] <= zext_ln130_reg_3888_pp0_iter16_reg[9 : 0];
        zext_ln130_reg_3888_pp0_iter18_reg[9 : 0] <= zext_ln130_reg_3888_pp0_iter17_reg[9 : 0];
        zext_ln130_reg_3888_pp0_iter19_reg[9 : 0] <= zext_ln130_reg_3888_pp0_iter18_reg[9 : 0];
        zext_ln130_reg_3888_pp0_iter1_reg[9 : 0] <= zext_ln130_reg_3888[9 : 0];
        zext_ln130_reg_3888_pp0_iter20_reg[9 : 0] <= zext_ln130_reg_3888_pp0_iter19_reg[9 : 0];
        zext_ln130_reg_3888_pp0_iter21_reg[9 : 0] <= zext_ln130_reg_3888_pp0_iter20_reg[9 : 0];
        zext_ln130_reg_3888_pp0_iter2_reg[9 : 0] <= zext_ln130_reg_3888_pp0_iter1_reg[9 : 0];
        zext_ln130_reg_3888_pp0_iter3_reg[9 : 0] <= zext_ln130_reg_3888_pp0_iter2_reg[9 : 0];
        zext_ln130_reg_3888_pp0_iter4_reg[9 : 0] <= zext_ln130_reg_3888_pp0_iter3_reg[9 : 0];
        zext_ln130_reg_3888_pp0_iter5_reg[9 : 0] <= zext_ln130_reg_3888_pp0_iter4_reg[9 : 0];
        zext_ln130_reg_3888_pp0_iter6_reg[9 : 0] <= zext_ln130_reg_3888_pp0_iter5_reg[9 : 0];
        zext_ln130_reg_3888_pp0_iter7_reg[9 : 0] <= zext_ln130_reg_3888_pp0_iter6_reg[9 : 0];
        zext_ln130_reg_3888_pp0_iter8_reg[9 : 0] <= zext_ln130_reg_3888_pp0_iter7_reg[9 : 0];
        zext_ln130_reg_3888_pp0_iter9_reg[9 : 0] <= zext_ln130_reg_3888_pp0_iter8_reg[9 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter20 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        col_sums_1_load_reg_4210 <= col_sums_1_q1;
        col_sums_2_load_reg_4216 <= col_sums_2_q1;
        col_sums_3_load_reg_4222 <= col_sums_3_q1;
        col_sums_4_load_reg_4228 <= col_sums_4_q1;
        col_sums_5_load_reg_4234 <= col_sums_5_q1;
        col_sums_6_load_reg_4240 <= col_sums_6_q1;
        col_sums_7_load_reg_4246 <= col_sums_7_q1;
        col_sums_load_reg_4204 <= col_sums_q1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        A_local_10_ce0_local = 1'b1;
    end else begin
        A_local_10_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        A_local_11_ce0_local = 1'b1;
    end else begin
        A_local_11_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        A_local_12_ce0_local = 1'b1;
    end else begin
        A_local_12_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        A_local_13_ce0_local = 1'b1;
    end else begin
        A_local_13_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        A_local_14_ce0_local = 1'b1;
    end else begin
        A_local_14_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        A_local_15_ce0_local = 1'b1;
    end else begin
        A_local_15_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        A_local_1_ce0_local = 1'b1;
    end else begin
        A_local_1_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        A_local_2_ce0_local = 1'b1;
    end else begin
        A_local_2_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        A_local_3_ce0_local = 1'b1;
    end else begin
        A_local_3_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        A_local_4_ce0_local = 1'b1;
    end else begin
        A_local_4_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        A_local_5_ce0_local = 1'b1;
    end else begin
        A_local_5_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        A_local_6_ce0_local = 1'b1;
    end else begin
        A_local_6_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        A_local_7_ce0_local = 1'b1;
    end else begin
        A_local_7_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        A_local_8_ce0_local = 1'b1;
    end else begin
        A_local_8_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        A_local_9_ce0_local = 1'b1;
    end else begin
        A_local_9_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        A_local_ce0_local = 1'b1;
    end else begin
        A_local_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (tmp_reg_3879 == 1'd1) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
        ap_condition_exit_pp0_iter0_stage1 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter21 == 1'b1) & (tmp_reg_3879_pp0_iter20_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_condition_exit_pp0_iter21_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter21_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter21_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start_int;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (ap_start_int == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter22 == 1'b0) & (ap_enable_reg_pp0_iter21 == 1'b0) & (ap_enable_reg_pp0_iter20 == 1'b0) & (ap_enable_reg_pp0_iter19 == 1'b0) & (ap_enable_reg_pp0_iter18 == 1'b0) & (ap_enable_reg_pp0_iter17 == 1'b0) & (ap_enable_reg_pp0_iter16 == 1'b0) & (ap_enable_reg_pp0_iter15 == 1'b0) & (ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter20 == 1'b0) & (ap_enable_reg_pp0_iter19 == 1'b0) & (ap_enable_reg_pp0_iter18 == 1'b0) & (ap_enable_reg_pp0_iter17 == 1'b0) & (ap_enable_reg_pp0_iter16 == 1'b0) & (ap_enable_reg_pp0_iter15 == 1'b0) & (ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to20 = 1'b1;
    end else begin
        ap_idle_pp0_0to20 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter22 == 1'b0) & (ap_enable_reg_pp0_iter21 == 1'b0) & (ap_enable_reg_pp0_iter20 == 1'b0) & (ap_enable_reg_pp0_iter19 == 1'b0) & (ap_enable_reg_pp0_iter18 == 1'b0) & (ap_enable_reg_pp0_iter17 == 1'b0) & (ap_enable_reg_pp0_iter16 == 1'b0) & (ap_enable_reg_pp0_iter15 == 1'b0) & (ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0_1to22 = 1'b1;
    end else begin
        ap_idle_pp0_1to22 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_sig_allocacmp_j_1 = 7'd0;
    end else begin
        ap_sig_allocacmp_j_1 = j_fu_164;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter21 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
            col_sums_10_address1_local = col_sums_10_addr_reg_4168_pp0_iter21_reg;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
            col_sums_10_address1_local = col_sums_10_addr_reg_4168;
        end else begin
            col_sums_10_address1_local = 'bx;
        end
    end else begin
        col_sums_10_address1_local = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter22 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln132_20_reg_4372) & (xor_ln132_32_reg_4380 == 1'd1) & (1'd1 == and_ln132_21_reg_4376) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter22 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (xor_ln132_32_reg_4380 == 1'd1) & (1'd1 == and_ln132_20_reg_4372) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        col_sums_10_ce0_local = 1'b1;
    end else begin
        col_sums_10_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        col_sums_10_ce1_local = 1'b1;
    end else begin
        col_sums_10_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3808)) begin
        if ((1'd1 == and_ln132_20_reg_4372)) begin
            col_sums_10_d0_local = 24'd8388607;
        end else if (((1'd0 == and_ln132_20_reg_4372) & (1'd1 == and_ln132_21_reg_4376))) begin
            col_sums_10_d0_local = 24'd8388608;
        end else begin
            col_sums_10_d0_local = 'bx;
        end
    end else begin
        col_sums_10_d0_local = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter22 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln132_20_reg_4372) & (xor_ln132_32_reg_4380 == 1'd1) & (1'd1 == and_ln132_21_reg_4376) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter22 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (xor_ln132_32_reg_4380 == 1'd1) & (1'd1 == and_ln132_20_reg_4372) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        col_sums_10_we0_local = 1'b1;
    end else begin
        col_sums_10_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        col_sums_10_we1_local = 1'b1;
    end else begin
        col_sums_10_we1_local = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter21 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
            col_sums_11_address1_local = col_sums_11_addr_reg_4174_pp0_iter21_reg;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
            col_sums_11_address1_local = col_sums_11_addr_reg_4174;
        end else begin
            col_sums_11_address1_local = 'bx;
        end
    end else begin
        col_sums_11_address1_local = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter22 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln132_22_reg_4384) & (xor_ln132_35_reg_4392 == 1'd1) & (1'd1 == and_ln132_23_reg_4388) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter22 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (xor_ln132_35_reg_4392 == 1'd1) & (1'd1 == and_ln132_22_reg_4384) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        col_sums_11_ce0_local = 1'b1;
    end else begin
        col_sums_11_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        col_sums_11_ce1_local = 1'b1;
    end else begin
        col_sums_11_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3812)) begin
        if ((1'd1 == and_ln132_22_reg_4384)) begin
            col_sums_11_d0_local = 24'd8388607;
        end else if (((1'd0 == and_ln132_22_reg_4384) & (1'd1 == and_ln132_23_reg_4388))) begin
            col_sums_11_d0_local = 24'd8388608;
        end else begin
            col_sums_11_d0_local = 'bx;
        end
    end else begin
        col_sums_11_d0_local = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter22 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln132_22_reg_4384) & (xor_ln132_35_reg_4392 == 1'd1) & (1'd1 == and_ln132_23_reg_4388) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter22 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (xor_ln132_35_reg_4392 == 1'd1) & (1'd1 == and_ln132_22_reg_4384) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        col_sums_11_we0_local = 1'b1;
    end else begin
        col_sums_11_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        col_sums_11_we1_local = 1'b1;
    end else begin
        col_sums_11_we1_local = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter21 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
            col_sums_12_address1_local = col_sums_12_addr_reg_4180_pp0_iter21_reg;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
            col_sums_12_address1_local = col_sums_12_addr_reg_4180;
        end else begin
            col_sums_12_address1_local = 'bx;
        end
    end else begin
        col_sums_12_address1_local = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter22 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln132_24_reg_4396) & (xor_ln132_38_reg_4404 == 1'd1) & (1'd1 == and_ln132_25_reg_4400) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter22 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (xor_ln132_38_reg_4404 == 1'd1) & (1'd1 == and_ln132_24_reg_4396) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        col_sums_12_ce0_local = 1'b1;
    end else begin
        col_sums_12_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        col_sums_12_ce1_local = 1'b1;
    end else begin
        col_sums_12_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3816)) begin
        if ((1'd1 == and_ln132_24_reg_4396)) begin
            col_sums_12_d0_local = 24'd8388607;
        end else if (((1'd0 == and_ln132_24_reg_4396) & (1'd1 == and_ln132_25_reg_4400))) begin
            col_sums_12_d0_local = 24'd8388608;
        end else begin
            col_sums_12_d0_local = 'bx;
        end
    end else begin
        col_sums_12_d0_local = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter22 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln132_24_reg_4396) & (xor_ln132_38_reg_4404 == 1'd1) & (1'd1 == and_ln132_25_reg_4400) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter22 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (xor_ln132_38_reg_4404 == 1'd1) & (1'd1 == and_ln132_24_reg_4396) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        col_sums_12_we0_local = 1'b1;
    end else begin
        col_sums_12_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        col_sums_12_we1_local = 1'b1;
    end else begin
        col_sums_12_we1_local = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter21 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
            col_sums_13_address1_local = col_sums_13_addr_reg_4186_pp0_iter21_reg;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
            col_sums_13_address1_local = col_sums_13_addr_reg_4186;
        end else begin
            col_sums_13_address1_local = 'bx;
        end
    end else begin
        col_sums_13_address1_local = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter22 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln132_26_reg_4408) & (xor_ln132_41_reg_4416 == 1'd1) & (1'd1 == and_ln132_27_reg_4412) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter22 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (xor_ln132_41_reg_4416 == 1'd1) & (1'd1 == and_ln132_26_reg_4408) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        col_sums_13_ce0_local = 1'b1;
    end else begin
        col_sums_13_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        col_sums_13_ce1_local = 1'b1;
    end else begin
        col_sums_13_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3820)) begin
        if ((1'd1 == and_ln132_26_reg_4408)) begin
            col_sums_13_d0_local = 24'd8388607;
        end else if (((1'd0 == and_ln132_26_reg_4408) & (1'd1 == and_ln132_27_reg_4412))) begin
            col_sums_13_d0_local = 24'd8388608;
        end else begin
            col_sums_13_d0_local = 'bx;
        end
    end else begin
        col_sums_13_d0_local = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter22 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln132_26_reg_4408) & (xor_ln132_41_reg_4416 == 1'd1) & (1'd1 == and_ln132_27_reg_4412) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter22 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (xor_ln132_41_reg_4416 == 1'd1) & (1'd1 == and_ln132_26_reg_4408) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        col_sums_13_we0_local = 1'b1;
    end else begin
        col_sums_13_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        col_sums_13_we1_local = 1'b1;
    end else begin
        col_sums_13_we1_local = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter21 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
            col_sums_14_address1_local = col_sums_14_addr_reg_4192_pp0_iter21_reg;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
            col_sums_14_address1_local = col_sums_14_addr_reg_4192;
        end else begin
            col_sums_14_address1_local = 'bx;
        end
    end else begin
        col_sums_14_address1_local = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter22 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln132_28_reg_4420) & (xor_ln132_44_reg_4428 == 1'd1) & (1'd1 == and_ln132_29_reg_4424) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter22 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (xor_ln132_44_reg_4428 == 1'd1) & (1'd1 == and_ln132_28_reg_4420) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        col_sums_14_ce0_local = 1'b1;
    end else begin
        col_sums_14_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        col_sums_14_ce1_local = 1'b1;
    end else begin
        col_sums_14_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3824)) begin
        if ((1'd1 == and_ln132_28_reg_4420)) begin
            col_sums_14_d0_local = 24'd8388607;
        end else if (((1'd0 == and_ln132_28_reg_4420) & (1'd1 == and_ln132_29_reg_4424))) begin
            col_sums_14_d0_local = 24'd8388608;
        end else begin
            col_sums_14_d0_local = 'bx;
        end
    end else begin
        col_sums_14_d0_local = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter22 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln132_28_reg_4420) & (xor_ln132_44_reg_4428 == 1'd1) & (1'd1 == and_ln132_29_reg_4424) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter22 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (xor_ln132_44_reg_4428 == 1'd1) & (1'd1 == and_ln132_28_reg_4420) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        col_sums_14_we0_local = 1'b1;
    end else begin
        col_sums_14_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        col_sums_14_we1_local = 1'b1;
    end else begin
        col_sums_14_we1_local = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter21 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
            col_sums_15_address1_local = col_sums_15_addr_reg_4198_pp0_iter21_reg;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
            col_sums_15_address1_local = col_sums_15_addr_reg_4198;
        end else begin
            col_sums_15_address1_local = 'bx;
        end
    end else begin
        col_sums_15_address1_local = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter22 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln132_30_reg_4432) & (xor_ln132_47_reg_4440 == 1'd1) & (1'd1 == and_ln132_31_reg_4436) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter22 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (xor_ln132_47_reg_4440 == 1'd1) & (1'd1 == and_ln132_30_reg_4432) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        col_sums_15_ce0_local = 1'b1;
    end else begin
        col_sums_15_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        col_sums_15_ce1_local = 1'b1;
    end else begin
        col_sums_15_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3828)) begin
        if ((1'd1 == and_ln132_30_reg_4432)) begin
            col_sums_15_d0_local = 24'd8388607;
        end else if (((1'd0 == and_ln132_30_reg_4432) & (1'd1 == and_ln132_31_reg_4436))) begin
            col_sums_15_d0_local = 24'd8388608;
        end else begin
            col_sums_15_d0_local = 'bx;
        end
    end else begin
        col_sums_15_d0_local = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter22 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln132_30_reg_4432) & (xor_ln132_47_reg_4440 == 1'd1) & (1'd1 == and_ln132_31_reg_4436) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter22 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (xor_ln132_47_reg_4440 == 1'd1) & (1'd1 == and_ln132_30_reg_4432) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        col_sums_15_we0_local = 1'b1;
    end else begin
        col_sums_15_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        col_sums_15_we1_local = 1'b1;
    end else begin
        col_sums_15_we1_local = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd0 == and_ln132_2_reg_4264) & (xor_ln132_5_reg_4272 == 1'd1) & (1'd1 == and_ln132_3_reg_4268) & (1'b0 == ap_block_pp0_stage1)) | ((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (xor_ln132_5_reg_4272 == 1'd1) & (1'd1 == and_ln132_2_reg_4264) & (1'b0 == ap_block_pp0_stage1)))) begin
        col_sums_1_address0_local = col_sums_1_addr_reg_4114_pp0_iter21_reg;
    end else if (((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        col_sums_1_address0_local = col_sums_1_addr_reg_4114;
    end else begin
        col_sums_1_address0_local = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd0 == and_ln132_2_reg_4264) & (xor_ln132_5_reg_4272 == 1'd1) & (1'd1 == and_ln132_3_reg_4268) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (xor_ln132_5_reg_4272 == 1'd1) & (1'd1 == and_ln132_2_reg_4264) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        col_sums_1_ce0_local = 1'b1;
    end else begin
        col_sums_1_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter20 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        col_sums_1_ce1_local = 1'b1;
    end else begin
        col_sums_1_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter21 == 1'b1)) begin
        if ((1'b1 == ap_condition_3840)) begin
            col_sums_1_d0_local = 24'd8388607;
        end else if ((1'b1 == ap_condition_3835)) begin
            col_sums_1_d0_local = 24'd8388608;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
            col_sums_1_d0_local = add_ln132_2_fu_1454_p2;
        end else begin
            col_sums_1_d0_local = 'bx;
        end
    end else begin
        col_sums_1_d0_local = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd0 == and_ln132_2_reg_4264) & (xor_ln132_5_reg_4272 == 1'd1) & (1'd1 == and_ln132_3_reg_4268) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (xor_ln132_5_reg_4272 == 1'd1) & (1'd1 == and_ln132_2_reg_4264) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        col_sums_1_we0_local = 1'b1;
    end else begin
        col_sums_1_we0_local = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd0 == and_ln132_4_reg_4276) & (xor_ln132_8_reg_4284 == 1'd1) & (1'd1 == and_ln132_5_reg_4280) & (1'b0 == ap_block_pp0_stage1)) | ((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (xor_ln132_8_reg_4284 == 1'd1) & (1'd1 == and_ln132_4_reg_4276) & (1'b0 == ap_block_pp0_stage1)))) begin
        col_sums_2_address0_local = col_sums_2_addr_reg_4120_pp0_iter21_reg;
    end else if (((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        col_sums_2_address0_local = col_sums_2_addr_reg_4120;
    end else begin
        col_sums_2_address0_local = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd0 == and_ln132_4_reg_4276) & (xor_ln132_8_reg_4284 == 1'd1) & (1'd1 == and_ln132_5_reg_4280) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (xor_ln132_8_reg_4284 == 1'd1) & (1'd1 == and_ln132_4_reg_4276) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        col_sums_2_ce0_local = 1'b1;
    end else begin
        col_sums_2_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter20 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        col_sums_2_ce1_local = 1'b1;
    end else begin
        col_sums_2_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter21 == 1'b1)) begin
        if ((1'b1 == ap_condition_3851)) begin
            col_sums_2_d0_local = 24'd8388607;
        end else if ((1'b1 == ap_condition_3846)) begin
            col_sums_2_d0_local = 24'd8388608;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
            col_sums_2_d0_local = add_ln132_4_fu_1620_p2;
        end else begin
            col_sums_2_d0_local = 'bx;
        end
    end else begin
        col_sums_2_d0_local = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd0 == and_ln132_4_reg_4276) & (xor_ln132_8_reg_4284 == 1'd1) & (1'd1 == and_ln132_5_reg_4280) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (xor_ln132_8_reg_4284 == 1'd1) & (1'd1 == and_ln132_4_reg_4276) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        col_sums_2_we0_local = 1'b1;
    end else begin
        col_sums_2_we0_local = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd0 == and_ln132_6_reg_4288) & (xor_ln132_11_reg_4296 == 1'd1) & (1'd1 == and_ln132_7_reg_4292) & (1'b0 == ap_block_pp0_stage1)) | ((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (xor_ln132_11_reg_4296 == 1'd1) & (1'd1 == and_ln132_6_reg_4288) & (1'b0 == ap_block_pp0_stage1)))) begin
        col_sums_3_address0_local = col_sums_3_addr_reg_4126_pp0_iter21_reg;
    end else if (((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        col_sums_3_address0_local = col_sums_3_addr_reg_4126;
    end else begin
        col_sums_3_address0_local = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd0 == and_ln132_6_reg_4288) & (xor_ln132_11_reg_4296 == 1'd1) & (1'd1 == and_ln132_7_reg_4292) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (xor_ln132_11_reg_4296 == 1'd1) & (1'd1 == and_ln132_6_reg_4288) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        col_sums_3_ce0_local = 1'b1;
    end else begin
        col_sums_3_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter20 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        col_sums_3_ce1_local = 1'b1;
    end else begin
        col_sums_3_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter21 == 1'b1)) begin
        if ((1'b1 == ap_condition_3862)) begin
            col_sums_3_d0_local = 24'd8388607;
        end else if ((1'b1 == ap_condition_3857)) begin
            col_sums_3_d0_local = 24'd8388608;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
            col_sums_3_d0_local = add_ln132_6_fu_1786_p2;
        end else begin
            col_sums_3_d0_local = 'bx;
        end
    end else begin
        col_sums_3_d0_local = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd0 == and_ln132_6_reg_4288) & (xor_ln132_11_reg_4296 == 1'd1) & (1'd1 == and_ln132_7_reg_4292) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (xor_ln132_11_reg_4296 == 1'd1) & (1'd1 == and_ln132_6_reg_4288) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        col_sums_3_we0_local = 1'b1;
    end else begin
        col_sums_3_we0_local = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd0 == and_ln132_8_reg_4300) & (xor_ln132_14_reg_4308 == 1'd1) & (1'd1 == and_ln132_9_reg_4304) & (1'b0 == ap_block_pp0_stage1)) | ((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (xor_ln132_14_reg_4308 == 1'd1) & (1'd1 == and_ln132_8_reg_4300) & (1'b0 == ap_block_pp0_stage1)))) begin
        col_sums_4_address0_local = col_sums_4_addr_reg_4132_pp0_iter21_reg;
    end else if (((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        col_sums_4_address0_local = col_sums_4_addr_reg_4132;
    end else begin
        col_sums_4_address0_local = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd0 == and_ln132_8_reg_4300) & (xor_ln132_14_reg_4308 == 1'd1) & (1'd1 == and_ln132_9_reg_4304) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (xor_ln132_14_reg_4308 == 1'd1) & (1'd1 == and_ln132_8_reg_4300) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        col_sums_4_ce0_local = 1'b1;
    end else begin
        col_sums_4_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter20 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        col_sums_4_ce1_local = 1'b1;
    end else begin
        col_sums_4_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter21 == 1'b1)) begin
        if ((1'b1 == ap_condition_3873)) begin
            col_sums_4_d0_local = 24'd8388607;
        end else if ((1'b1 == ap_condition_3868)) begin
            col_sums_4_d0_local = 24'd8388608;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
            col_sums_4_d0_local = add_ln132_8_fu_1952_p2;
        end else begin
            col_sums_4_d0_local = 'bx;
        end
    end else begin
        col_sums_4_d0_local = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd0 == and_ln132_8_reg_4300) & (xor_ln132_14_reg_4308 == 1'd1) & (1'd1 == and_ln132_9_reg_4304) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (xor_ln132_14_reg_4308 == 1'd1) & (1'd1 == and_ln132_8_reg_4300) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        col_sums_4_we0_local = 1'b1;
    end else begin
        col_sums_4_we0_local = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd0 == and_ln132_10_reg_4312) & (xor_ln132_17_reg_4320 == 1'd1) & (1'd1 == and_ln132_11_reg_4316) & (1'b0 == ap_block_pp0_stage1)) | ((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (xor_ln132_17_reg_4320 == 1'd1) & (1'd1 == and_ln132_10_reg_4312) & (1'b0 == ap_block_pp0_stage1)))) begin
        col_sums_5_address0_local = col_sums_5_addr_reg_4138_pp0_iter21_reg;
    end else if (((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        col_sums_5_address0_local = col_sums_5_addr_reg_4138;
    end else begin
        col_sums_5_address0_local = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd0 == and_ln132_10_reg_4312) & (xor_ln132_17_reg_4320 == 1'd1) & (1'd1 == and_ln132_11_reg_4316) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (xor_ln132_17_reg_4320 == 1'd1) & (1'd1 == and_ln132_10_reg_4312) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        col_sums_5_ce0_local = 1'b1;
    end else begin
        col_sums_5_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter20 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        col_sums_5_ce1_local = 1'b1;
    end else begin
        col_sums_5_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter21 == 1'b1)) begin
        if ((1'b1 == ap_condition_3884)) begin
            col_sums_5_d0_local = 24'd8388607;
        end else if ((1'b1 == ap_condition_3879)) begin
            col_sums_5_d0_local = 24'd8388608;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
            col_sums_5_d0_local = add_ln132_10_fu_2118_p2;
        end else begin
            col_sums_5_d0_local = 'bx;
        end
    end else begin
        col_sums_5_d0_local = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd0 == and_ln132_10_reg_4312) & (xor_ln132_17_reg_4320 == 1'd1) & (1'd1 == and_ln132_11_reg_4316) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (xor_ln132_17_reg_4320 == 1'd1) & (1'd1 == and_ln132_10_reg_4312) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        col_sums_5_we0_local = 1'b1;
    end else begin
        col_sums_5_we0_local = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd0 == and_ln132_12_reg_4324) & (xor_ln132_20_reg_4332 == 1'd1) & (1'd1 == and_ln132_13_reg_4328) & (1'b0 == ap_block_pp0_stage1)) | ((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (xor_ln132_20_reg_4332 == 1'd1) & (1'd1 == and_ln132_12_reg_4324) & (1'b0 == ap_block_pp0_stage1)))) begin
        col_sums_6_address0_local = col_sums_6_addr_reg_4144_pp0_iter21_reg;
    end else if (((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        col_sums_6_address0_local = col_sums_6_addr_reg_4144;
    end else begin
        col_sums_6_address0_local = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd0 == and_ln132_12_reg_4324) & (xor_ln132_20_reg_4332 == 1'd1) & (1'd1 == and_ln132_13_reg_4328) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (xor_ln132_20_reg_4332 == 1'd1) & (1'd1 == and_ln132_12_reg_4324) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        col_sums_6_ce0_local = 1'b1;
    end else begin
        col_sums_6_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter20 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        col_sums_6_ce1_local = 1'b1;
    end else begin
        col_sums_6_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter21 == 1'b1)) begin
        if ((1'b1 == ap_condition_3895)) begin
            col_sums_6_d0_local = 24'd8388607;
        end else if ((1'b1 == ap_condition_3890)) begin
            col_sums_6_d0_local = 24'd8388608;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
            col_sums_6_d0_local = add_ln132_12_fu_2284_p2;
        end else begin
            col_sums_6_d0_local = 'bx;
        end
    end else begin
        col_sums_6_d0_local = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd0 == and_ln132_12_reg_4324) & (xor_ln132_20_reg_4332 == 1'd1) & (1'd1 == and_ln132_13_reg_4328) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (xor_ln132_20_reg_4332 == 1'd1) & (1'd1 == and_ln132_12_reg_4324) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        col_sums_6_we0_local = 1'b1;
    end else begin
        col_sums_6_we0_local = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd0 == and_ln132_14_reg_4336) & (xor_ln132_23_reg_4344 == 1'd1) & (1'd1 == and_ln132_15_reg_4340) & (1'b0 == ap_block_pp0_stage1)) | ((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (xor_ln132_23_reg_4344 == 1'd1) & (1'd1 == and_ln132_14_reg_4336) & (1'b0 == ap_block_pp0_stage1)))) begin
        col_sums_7_address0_local = col_sums_7_addr_reg_4150_pp0_iter21_reg;
    end else if (((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        col_sums_7_address0_local = col_sums_7_addr_reg_4150;
    end else begin
        col_sums_7_address0_local = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd0 == and_ln132_14_reg_4336) & (xor_ln132_23_reg_4344 == 1'd1) & (1'd1 == and_ln132_15_reg_4340) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (xor_ln132_23_reg_4344 == 1'd1) & (1'd1 == and_ln132_14_reg_4336) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        col_sums_7_ce0_local = 1'b1;
    end else begin
        col_sums_7_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter20 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        col_sums_7_ce1_local = 1'b1;
    end else begin
        col_sums_7_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter21 == 1'b1)) begin
        if ((1'b1 == ap_condition_3906)) begin
            col_sums_7_d0_local = 24'd8388607;
        end else if ((1'b1 == ap_condition_3901)) begin
            col_sums_7_d0_local = 24'd8388608;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
            col_sums_7_d0_local = add_ln132_14_fu_2450_p2;
        end else begin
            col_sums_7_d0_local = 'bx;
        end
    end else begin
        col_sums_7_d0_local = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd0 == and_ln132_14_reg_4336) & (xor_ln132_23_reg_4344 == 1'd1) & (1'd1 == and_ln132_15_reg_4340) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (xor_ln132_23_reg_4344 == 1'd1) & (1'd1 == and_ln132_14_reg_4336) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        col_sums_7_we0_local = 1'b1;
    end else begin
        col_sums_7_we0_local = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter21 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
            col_sums_8_address1_local = col_sums_8_addr_reg_4156_pp0_iter21_reg;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
            col_sums_8_address1_local = col_sums_8_addr_reg_4156;
        end else begin
            col_sums_8_address1_local = 'bx;
        end
    end else begin
        col_sums_8_address1_local = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter22 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln132_16_reg_4348) & (xor_ln132_26_reg_4356 == 1'd1) & (1'd1 == and_ln132_17_reg_4352) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter22 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (xor_ln132_26_reg_4356 == 1'd1) & (1'd1 == and_ln132_16_reg_4348) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        col_sums_8_ce0_local = 1'b1;
    end else begin
        col_sums_8_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        col_sums_8_ce1_local = 1'b1;
    end else begin
        col_sums_8_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3909)) begin
        if ((1'd1 == and_ln132_16_reg_4348)) begin
            col_sums_8_d0_local = 24'd8388607;
        end else if (((1'd0 == and_ln132_16_reg_4348) & (1'd1 == and_ln132_17_reg_4352))) begin
            col_sums_8_d0_local = 24'd8388608;
        end else begin
            col_sums_8_d0_local = 'bx;
        end
    end else begin
        col_sums_8_d0_local = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter22 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln132_16_reg_4348) & (xor_ln132_26_reg_4356 == 1'd1) & (1'd1 == and_ln132_17_reg_4352) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter22 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (xor_ln132_26_reg_4356 == 1'd1) & (1'd1 == and_ln132_16_reg_4348) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        col_sums_8_we0_local = 1'b1;
    end else begin
        col_sums_8_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        col_sums_8_we1_local = 1'b1;
    end else begin
        col_sums_8_we1_local = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter21 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
            col_sums_9_address1_local = col_sums_9_addr_reg_4162_pp0_iter21_reg;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
            col_sums_9_address1_local = col_sums_9_addr_reg_4162;
        end else begin
            col_sums_9_address1_local = 'bx;
        end
    end else begin
        col_sums_9_address1_local = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter22 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln132_18_reg_4360) & (xor_ln132_29_reg_4368 == 1'd1) & (1'd1 == and_ln132_19_reg_4364) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter22 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (xor_ln132_29_reg_4368 == 1'd1) & (1'd1 == and_ln132_18_reg_4360) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        col_sums_9_ce0_local = 1'b1;
    end else begin
        col_sums_9_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        col_sums_9_ce1_local = 1'b1;
    end else begin
        col_sums_9_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3913)) begin
        if ((1'd1 == and_ln132_18_reg_4360)) begin
            col_sums_9_d0_local = 24'd8388607;
        end else if (((1'd0 == and_ln132_18_reg_4360) & (1'd1 == and_ln132_19_reg_4364))) begin
            col_sums_9_d0_local = 24'd8388608;
        end else begin
            col_sums_9_d0_local = 'bx;
        end
    end else begin
        col_sums_9_d0_local = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter22 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln132_18_reg_4360) & (xor_ln132_29_reg_4368 == 1'd1) & (1'd1 == and_ln132_19_reg_4364) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter22 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (xor_ln132_29_reg_4368 == 1'd1) & (1'd1 == and_ln132_18_reg_4360) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        col_sums_9_we0_local = 1'b1;
    end else begin
        col_sums_9_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        col_sums_9_we1_local = 1'b1;
    end else begin
        col_sums_9_we1_local = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd0 == and_ln132_reg_4252) & (xor_ln132_2_reg_4260 == 1'd1) & (1'd1 == and_ln132_1_reg_4256) & (1'b0 == ap_block_pp0_stage1)) | ((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (xor_ln132_2_reg_4260 == 1'd1) & (1'd1 == and_ln132_reg_4252) & (1'b0 == ap_block_pp0_stage1)))) begin
        col_sums_address0_local = col_sums_addr_reg_4108_pp0_iter21_reg;
    end else if (((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        col_sums_address0_local = col_sums_addr_reg_4108;
    end else begin
        col_sums_address0_local = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd0 == and_ln132_reg_4252) & (xor_ln132_2_reg_4260 == 1'd1) & (1'd1 == and_ln132_1_reg_4256) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (xor_ln132_2_reg_4260 == 1'd1) & (1'd1 == and_ln132_reg_4252) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        col_sums_ce0_local = 1'b1;
    end else begin
        col_sums_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter20 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        col_sums_ce1_local = 1'b1;
    end else begin
        col_sums_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter21 == 1'b1)) begin
        if ((1'b1 == ap_condition_3925)) begin
            col_sums_d0_local = 24'd8388607;
        end else if ((1'b1 == ap_condition_3920)) begin
            col_sums_d0_local = 24'd8388608;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
            col_sums_d0_local = add_ln132_fu_1288_p2;
        end else begin
            col_sums_d0_local = 'bx;
        end
    end else begin
        col_sums_d0_local = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd0 == and_ln132_reg_4252) & (xor_ln132_2_reg_4260 == 1'd1) & (1'd1 == and_ln132_1_reg_4256) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (xor_ln132_2_reg_4260 == 1'd1) & (1'd1 == and_ln132_reg_4252) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        col_sums_we0_local = 1'b1;
    end else begin
        col_sums_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        tmp_local_10_ce0_local = 1'b1;
    end else begin
        tmp_local_10_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        tmp_local_10_we0_local = 1'b1;
    end else begin
        tmp_local_10_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        tmp_local_11_ce0_local = 1'b1;
    end else begin
        tmp_local_11_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        tmp_local_11_we0_local = 1'b1;
    end else begin
        tmp_local_11_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        tmp_local_12_ce0_local = 1'b1;
    end else begin
        tmp_local_12_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        tmp_local_12_we0_local = 1'b1;
    end else begin
        tmp_local_12_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        tmp_local_13_ce0_local = 1'b1;
    end else begin
        tmp_local_13_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        tmp_local_13_we0_local = 1'b1;
    end else begin
        tmp_local_13_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        tmp_local_14_ce0_local = 1'b1;
    end else begin
        tmp_local_14_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        tmp_local_14_we0_local = 1'b1;
    end else begin
        tmp_local_14_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        tmp_local_15_ce0_local = 1'b1;
    end else begin
        tmp_local_15_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        tmp_local_15_we0_local = 1'b1;
    end else begin
        tmp_local_15_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_local_1_ce0_local = 1'b1;
    end else begin
        tmp_local_1_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_local_1_we0_local = 1'b1;
    end else begin
        tmp_local_1_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_local_2_ce0_local = 1'b1;
    end else begin
        tmp_local_2_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_local_2_we0_local = 1'b1;
    end else begin
        tmp_local_2_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_local_3_ce0_local = 1'b1;
    end else begin
        tmp_local_3_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_local_3_we0_local = 1'b1;
    end else begin
        tmp_local_3_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_local_4_ce0_local = 1'b1;
    end else begin
        tmp_local_4_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_local_4_we0_local = 1'b1;
    end else begin
        tmp_local_4_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_local_5_ce0_local = 1'b1;
    end else begin
        tmp_local_5_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_local_5_we0_local = 1'b1;
    end else begin
        tmp_local_5_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_local_6_ce0_local = 1'b1;
    end else begin
        tmp_local_6_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_local_6_we0_local = 1'b1;
    end else begin
        tmp_local_6_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_local_7_ce0_local = 1'b1;
    end else begin
        tmp_local_7_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_local_7_we0_local = 1'b1;
    end else begin
        tmp_local_7_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        tmp_local_8_ce0_local = 1'b1;
    end else begin
        tmp_local_8_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        tmp_local_8_we0_local = 1'b1;
    end else begin
        tmp_local_8_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        tmp_local_9_ce0_local = 1'b1;
    end else begin
        tmp_local_9_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        tmp_local_9_we0_local = 1'b1;
    end else begin
        tmp_local_9_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_local_ce0_local = 1'b1;
    end else begin
        tmp_local_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_local_we0_local = 1'b1;
    end else begin
        tmp_local_we0_local = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if (((ap_idle_pp0_0to20 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter21_stage0))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((~((ap_start_int == 1'b0) & (ap_idle_pp0_1to22 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign A_local_10_address0 = zext_ln130_fu_930_p1;

assign A_local_10_ce0 = A_local_10_ce0_local;

assign A_local_11_address0 = zext_ln130_fu_930_p1;

assign A_local_11_ce0 = A_local_11_ce0_local;

assign A_local_12_address0 = zext_ln130_fu_930_p1;

assign A_local_12_ce0 = A_local_12_ce0_local;

assign A_local_13_address0 = zext_ln130_fu_930_p1;

assign A_local_13_ce0 = A_local_13_ce0_local;

assign A_local_14_address0 = zext_ln130_fu_930_p1;

assign A_local_14_ce0 = A_local_14_ce0_local;

assign A_local_15_address0 = zext_ln130_fu_930_p1;

assign A_local_15_ce0 = A_local_15_ce0_local;

assign A_local_1_address0 = zext_ln130_fu_930_p1;

assign A_local_1_ce0 = A_local_1_ce0_local;

assign A_local_2_address0 = zext_ln130_fu_930_p1;

assign A_local_2_ce0 = A_local_2_ce0_local;

assign A_local_3_address0 = zext_ln130_fu_930_p1;

assign A_local_3_ce0 = A_local_3_ce0_local;

assign A_local_4_address0 = zext_ln130_fu_930_p1;

assign A_local_4_ce0 = A_local_4_ce0_local;

assign A_local_5_address0 = zext_ln130_fu_930_p1;

assign A_local_5_ce0 = A_local_5_ce0_local;

assign A_local_6_address0 = zext_ln130_fu_930_p1;

assign A_local_6_ce0 = A_local_6_ce0_local;

assign A_local_7_address0 = zext_ln130_fu_930_p1;

assign A_local_7_ce0 = A_local_7_ce0_local;

assign A_local_8_address0 = zext_ln130_fu_930_p1;

assign A_local_8_ce0 = A_local_8_ce0_local;

assign A_local_9_address0 = zext_ln130_fu_930_p1;

assign A_local_9_ce0 = A_local_9_ce0_local;

assign A_local_address0 = zext_ln130_fu_930_p1;

assign A_local_ce0 = A_local_ce0_local;

assign add_ln127_fu_950_p2 = (ap_sig_allocacmp_j_1 + 7'd16);

assign add_ln132_10_fu_2118_p2 = ($signed(col_sums_5_load_reg_4234) + $signed(val_11_fu_2102_p3));

assign add_ln132_11_fu_2124_p2 = ($signed(sext_ln132_11_fu_2114_p1) + $signed(sext_ln132_10_fu_2111_p1));

assign add_ln132_12_fu_2284_p2 = ($signed(col_sums_6_load_reg_4240) + $signed(val_13_fu_2268_p3));

assign add_ln132_13_fu_2290_p2 = ($signed(sext_ln132_13_fu_2280_p1) + $signed(sext_ln132_12_fu_2277_p1));

assign add_ln132_14_fu_2450_p2 = ($signed(col_sums_7_load_reg_4246) + $signed(val_15_fu_2434_p3));

assign add_ln132_15_fu_2456_p2 = ($signed(sext_ln132_15_fu_2446_p1) + $signed(sext_ln132_14_fu_2443_p1));

assign add_ln132_16_fu_2617_p0 = col_sums_8_q1;

assign add_ln132_16_fu_2617_p2 = ($signed(add_ln132_16_fu_2617_p0) + $signed(val_17_fu_2600_p3));

assign add_ln132_17_fu_2624_p2 = ($signed(sext_ln132_17_fu_2613_p1) + $signed(sext_ln132_16_fu_2609_p1));

assign add_ln132_18_fu_2785_p0 = col_sums_9_q1;

assign add_ln132_18_fu_2785_p2 = ($signed(add_ln132_18_fu_2785_p0) + $signed(val_19_fu_2768_p3));

assign add_ln132_19_fu_2792_p2 = ($signed(sext_ln132_19_fu_2781_p1) + $signed(sext_ln132_18_fu_2777_p1));

assign add_ln132_1_fu_1294_p2 = ($signed(sext_ln132_1_fu_1284_p1) + $signed(sext_ln132_fu_1281_p1));

assign add_ln132_20_fu_2953_p0 = col_sums_10_q1;

assign add_ln132_20_fu_2953_p2 = ($signed(add_ln132_20_fu_2953_p0) + $signed(val_21_fu_2936_p3));

assign add_ln132_21_fu_2960_p2 = ($signed(sext_ln132_21_fu_2949_p1) + $signed(sext_ln132_20_fu_2945_p1));

assign add_ln132_22_fu_3121_p0 = col_sums_11_q1;

assign add_ln132_22_fu_3121_p2 = ($signed(add_ln132_22_fu_3121_p0) + $signed(val_23_fu_3104_p3));

assign add_ln132_23_fu_3128_p2 = ($signed(sext_ln132_23_fu_3117_p1) + $signed(sext_ln132_22_fu_3113_p1));

assign add_ln132_24_fu_3289_p0 = col_sums_12_q1;

assign add_ln132_24_fu_3289_p2 = ($signed(add_ln132_24_fu_3289_p0) + $signed(val_25_fu_3272_p3));

assign add_ln132_25_fu_3296_p2 = ($signed(sext_ln132_25_fu_3285_p1) + $signed(sext_ln132_24_fu_3281_p1));

assign add_ln132_26_fu_3457_p0 = col_sums_13_q1;

assign add_ln132_26_fu_3457_p2 = ($signed(add_ln132_26_fu_3457_p0) + $signed(val_27_fu_3440_p3));

assign add_ln132_27_fu_3464_p2 = ($signed(sext_ln132_27_fu_3453_p1) + $signed(sext_ln132_26_fu_3449_p1));

assign add_ln132_28_fu_3625_p0 = col_sums_14_q1;

assign add_ln132_28_fu_3625_p2 = ($signed(add_ln132_28_fu_3625_p0) + $signed(val_29_fu_3608_p3));

assign add_ln132_29_fu_3632_p2 = ($signed(sext_ln132_29_fu_3621_p1) + $signed(sext_ln132_28_fu_3617_p1));

assign add_ln132_2_fu_1454_p2 = ($signed(col_sums_1_load_reg_4210) + $signed(val_3_fu_1438_p3));

assign add_ln132_30_fu_3793_p0 = col_sums_15_q1;

assign add_ln132_30_fu_3793_p2 = ($signed(add_ln132_30_fu_3793_p0) + $signed(val_31_fu_3776_p3));

assign add_ln132_31_fu_3800_p2 = ($signed(sext_ln132_31_fu_3789_p1) + $signed(sext_ln132_30_fu_3785_p1));

assign add_ln132_3_fu_1460_p2 = ($signed(sext_ln132_3_fu_1450_p1) + $signed(sext_ln132_2_fu_1447_p1));

assign add_ln132_4_fu_1620_p2 = ($signed(col_sums_2_load_reg_4216) + $signed(val_5_fu_1604_p3));

assign add_ln132_5_fu_1626_p2 = ($signed(sext_ln132_5_fu_1616_p1) + $signed(sext_ln132_4_fu_1613_p1));

assign add_ln132_6_fu_1786_p2 = ($signed(col_sums_3_load_reg_4222) + $signed(val_7_fu_1770_p3));

assign add_ln132_7_fu_1792_p2 = ($signed(sext_ln132_7_fu_1782_p1) + $signed(sext_ln132_6_fu_1779_p1));

assign add_ln132_8_fu_1952_p2 = ($signed(col_sums_4_load_reg_4228) + $signed(val_9_fu_1936_p3));

assign add_ln132_9_fu_1958_p2 = ($signed(sext_ln132_9_fu_1948_p1) + $signed(sext_ln132_8_fu_1945_p1));

assign add_ln132_fu_1288_p2 = ($signed(col_sums_load_reg_4204) + $signed(val_1_fu_1272_p3));

assign and_ln130_10_fu_2064_p2 = (xor_ln130_10_fu_2058_p2 & or_ln130_15_fu_2052_p2);

assign and_ln130_11_fu_2082_p2 = (tmp_187_fu_2010_p3 & or_ln130_16_fu_2076_p2);

assign and_ln130_12_fu_2230_p2 = (xor_ln130_12_fu_2224_p2 & or_ln130_18_fu_2218_p2);

assign and_ln130_13_fu_2248_p2 = (tmp_192_fu_2176_p3 & or_ln130_19_fu_2242_p2);

assign and_ln130_14_fu_2396_p2 = (xor_ln130_14_fu_2390_p2 & or_ln130_21_fu_2384_p2);

assign and_ln130_15_fu_2414_p2 = (tmp_197_fu_2342_p3 & or_ln130_22_fu_2408_p2);

assign and_ln130_16_fu_2562_p2 = (xor_ln130_16_fu_2556_p2 & or_ln130_24_fu_2550_p2);

assign and_ln130_17_fu_2580_p2 = (tmp_202_fu_2508_p3 & or_ln130_25_fu_2574_p2);

assign and_ln130_18_fu_2730_p2 = (xor_ln130_18_fu_2724_p2 & or_ln130_27_fu_2718_p2);

assign and_ln130_19_fu_2748_p2 = (tmp_207_fu_2676_p3 & or_ln130_28_fu_2742_p2);

assign and_ln130_1_fu_1252_p2 = (tmp_162_fu_1180_p3 & or_ln130_1_fu_1246_p2);

assign and_ln130_20_fu_2898_p2 = (xor_ln130_20_fu_2892_p2 & or_ln130_30_fu_2886_p2);

assign and_ln130_21_fu_2916_p2 = (tmp_212_fu_2844_p3 & or_ln130_31_fu_2910_p2);

assign and_ln130_22_fu_3066_p2 = (xor_ln130_22_fu_3060_p2 & or_ln130_33_fu_3054_p2);

assign and_ln130_23_fu_3084_p2 = (tmp_217_fu_3012_p3 & or_ln130_34_fu_3078_p2);

assign and_ln130_24_fu_3234_p2 = (xor_ln130_24_fu_3228_p2 & or_ln130_36_fu_3222_p2);

assign and_ln130_25_fu_3252_p2 = (tmp_222_fu_3180_p3 & or_ln130_37_fu_3246_p2);

assign and_ln130_26_fu_3402_p2 = (xor_ln130_26_fu_3396_p2 & or_ln130_39_fu_3390_p2);

assign and_ln130_27_fu_3420_p2 = (tmp_227_fu_3348_p3 & or_ln130_40_fu_3414_p2);

assign and_ln130_28_fu_3570_p2 = (xor_ln130_28_fu_3564_p2 & or_ln130_42_fu_3558_p2);

assign and_ln130_29_fu_3588_p2 = (tmp_232_fu_3516_p3 & or_ln130_43_fu_3582_p2);

assign and_ln130_2_fu_1400_p2 = (xor_ln130_2_fu_1394_p2 & or_ln130_3_fu_1388_p2);

assign and_ln130_30_fu_3738_p2 = (xor_ln130_30_fu_3732_p2 & or_ln130_45_fu_3726_p2);

assign and_ln130_31_fu_3756_p2 = (tmp_236_fu_3684_p3 & or_ln130_46_fu_3750_p2);

assign and_ln130_3_fu_1418_p2 = (tmp_167_fu_1346_p3 & or_ln130_4_fu_1412_p2);

assign and_ln130_4_fu_1566_p2 = (xor_ln130_4_fu_1560_p2 & or_ln130_6_fu_1554_p2);

assign and_ln130_5_fu_1584_p2 = (tmp_172_fu_1512_p3 & or_ln130_7_fu_1578_p2);

assign and_ln130_6_fu_1732_p2 = (xor_ln130_6_fu_1726_p2 & or_ln130_9_fu_1720_p2);

assign and_ln130_7_fu_1750_p2 = (tmp_177_fu_1678_p3 & or_ln130_10_fu_1744_p2);

assign and_ln130_8_fu_1898_p2 = (xor_ln130_8_fu_1892_p2 & or_ln130_12_fu_1886_p2);

assign and_ln130_9_fu_1916_p2 = (tmp_182_fu_1844_p3 & or_ln130_13_fu_1910_p2);

assign and_ln130_fu_1234_p2 = (xor_ln130_fu_1228_p2 & or_ln130_fu_1222_p2);

assign and_ln132_10_fu_2152_p2 = (xor_ln132_15_fu_2146_p2 & tmp_190_fu_2138_p3);

assign and_ln132_11_fu_2164_p2 = (xor_ln132_16_fu_2158_p2 & tmp_189_fu_2130_p3);

assign and_ln132_12_fu_2318_p2 = (xor_ln132_18_fu_2312_p2 & tmp_195_fu_2304_p3);

assign and_ln132_13_fu_2330_p2 = (xor_ln132_19_fu_2324_p2 & tmp_194_fu_2296_p3);

assign and_ln132_14_fu_2484_p2 = (xor_ln132_21_fu_2478_p2 & tmp_200_fu_2470_p3);

assign and_ln132_15_fu_2496_p2 = (xor_ln132_22_fu_2490_p2 & tmp_199_fu_2462_p3);

assign and_ln132_16_fu_2652_p2 = (xor_ln132_24_fu_2646_p2 & tmp_205_fu_2638_p3);

assign and_ln132_17_fu_2664_p2 = (xor_ln132_25_fu_2658_p2 & tmp_204_fu_2630_p3);

assign and_ln132_18_fu_2820_p2 = (xor_ln132_27_fu_2814_p2 & tmp_210_fu_2806_p3);

assign and_ln132_19_fu_2832_p2 = (xor_ln132_28_fu_2826_p2 & tmp_209_fu_2798_p3);

assign and_ln132_1_fu_1334_p2 = (xor_ln132_1_fu_1328_p2 & tmp_164_fu_1300_p3);

assign and_ln132_20_fu_2988_p2 = (xor_ln132_30_fu_2982_p2 & tmp_215_fu_2974_p3);

assign and_ln132_21_fu_3000_p2 = (xor_ln132_31_fu_2994_p2 & tmp_214_fu_2966_p3);

assign and_ln132_22_fu_3156_p2 = (xor_ln132_33_fu_3150_p2 & tmp_220_fu_3142_p3);

assign and_ln132_23_fu_3168_p2 = (xor_ln132_34_fu_3162_p2 & tmp_219_fu_3134_p3);

assign and_ln132_24_fu_3324_p2 = (xor_ln132_36_fu_3318_p2 & tmp_225_fu_3310_p3);

assign and_ln132_25_fu_3336_p2 = (xor_ln132_37_fu_3330_p2 & tmp_224_fu_3302_p3);

assign and_ln132_26_fu_3492_p2 = (xor_ln132_39_fu_3486_p2 & tmp_230_fu_3478_p3);

assign and_ln132_27_fu_3504_p2 = (xor_ln132_40_fu_3498_p2 & tmp_229_fu_3470_p3);

assign and_ln132_28_fu_3660_p2 = (xor_ln132_42_fu_3654_p2 & tmp_235_fu_3646_p3);

assign and_ln132_29_fu_3672_p2 = (xor_ln132_43_fu_3666_p2 & tmp_234_fu_3638_p3);

assign and_ln132_2_fu_1488_p2 = (xor_ln132_3_fu_1482_p2 & tmp_170_fu_1474_p3);

assign and_ln132_30_fu_3828_p2 = (xor_ln132_45_fu_3822_p2 & tmp_239_fu_3814_p3);

assign and_ln132_31_fu_3840_p2 = (xor_ln132_46_fu_3834_p2 & tmp_238_fu_3806_p3);

assign and_ln132_3_fu_1500_p2 = (xor_ln132_4_fu_1494_p2 & tmp_169_fu_1466_p3);

assign and_ln132_4_fu_1654_p2 = (xor_ln132_6_fu_1648_p2 & tmp_175_fu_1640_p3);

assign and_ln132_5_fu_1666_p2 = (xor_ln132_7_fu_1660_p2 & tmp_174_fu_1632_p3);

assign and_ln132_6_fu_1820_p2 = (xor_ln132_9_fu_1814_p2 & tmp_180_fu_1806_p3);

assign and_ln132_7_fu_1832_p2 = (xor_ln132_10_fu_1826_p2 & tmp_179_fu_1798_p3);

assign and_ln132_8_fu_1986_p2 = (xor_ln132_12_fu_1980_p2 & tmp_185_fu_1972_p3);

assign and_ln132_9_fu_1998_p2 = (xor_ln132_13_fu_1992_p2 & tmp_184_fu_1964_p3);

assign and_ln132_fu_1322_p2 = (xor_ln132_fu_1316_p2 & tmp_165_fu_1308_p3);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_3808 = ((ap_enable_reg_pp0_iter22 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (xor_ln132_32_reg_4380 == 1'd1) & (1'b0 == ap_block_pp0_stage0));
end

always @ (*) begin
    ap_condition_3812 = ((ap_enable_reg_pp0_iter22 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (xor_ln132_35_reg_4392 == 1'd1) & (1'b0 == ap_block_pp0_stage0));
end

always @ (*) begin
    ap_condition_3816 = ((ap_enable_reg_pp0_iter22 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (xor_ln132_38_reg_4404 == 1'd1) & (1'b0 == ap_block_pp0_stage0));
end

always @ (*) begin
    ap_condition_3820 = ((ap_enable_reg_pp0_iter22 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (xor_ln132_41_reg_4416 == 1'd1) & (1'b0 == ap_block_pp0_stage0));
end

always @ (*) begin
    ap_condition_3824 = ((ap_enable_reg_pp0_iter22 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (xor_ln132_44_reg_4428 == 1'd1) & (1'b0 == ap_block_pp0_stage0));
end

always @ (*) begin
    ap_condition_3828 = ((ap_enable_reg_pp0_iter22 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (xor_ln132_47_reg_4440 == 1'd1) & (1'b0 == ap_block_pp0_stage0));
end

always @ (*) begin
    ap_condition_3835 = ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'd0 == and_ln132_2_reg_4264) & (xor_ln132_5_reg_4272 == 1'd1) & (1'd1 == and_ln132_3_reg_4268) & (1'b0 == ap_block_pp0_stage1));
end

always @ (*) begin
    ap_condition_3840 = ((1'b1 == ap_CS_fsm_pp0_stage1) & (xor_ln132_5_reg_4272 == 1'd1) & (1'd1 == and_ln132_2_reg_4264) & (1'b0 == ap_block_pp0_stage1));
end

always @ (*) begin
    ap_condition_3846 = ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'd0 == and_ln132_4_reg_4276) & (xor_ln132_8_reg_4284 == 1'd1) & (1'd1 == and_ln132_5_reg_4280) & (1'b0 == ap_block_pp0_stage1));
end

always @ (*) begin
    ap_condition_3851 = ((1'b1 == ap_CS_fsm_pp0_stage1) & (xor_ln132_8_reg_4284 == 1'd1) & (1'd1 == and_ln132_4_reg_4276) & (1'b0 == ap_block_pp0_stage1));
end

always @ (*) begin
    ap_condition_3857 = ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'd0 == and_ln132_6_reg_4288) & (xor_ln132_11_reg_4296 == 1'd1) & (1'd1 == and_ln132_7_reg_4292) & (1'b0 == ap_block_pp0_stage1));
end

always @ (*) begin
    ap_condition_3862 = ((1'b1 == ap_CS_fsm_pp0_stage1) & (xor_ln132_11_reg_4296 == 1'd1) & (1'd1 == and_ln132_6_reg_4288) & (1'b0 == ap_block_pp0_stage1));
end

always @ (*) begin
    ap_condition_3868 = ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'd0 == and_ln132_8_reg_4300) & (xor_ln132_14_reg_4308 == 1'd1) & (1'd1 == and_ln132_9_reg_4304) & (1'b0 == ap_block_pp0_stage1));
end

always @ (*) begin
    ap_condition_3873 = ((1'b1 == ap_CS_fsm_pp0_stage1) & (xor_ln132_14_reg_4308 == 1'd1) & (1'd1 == and_ln132_8_reg_4300) & (1'b0 == ap_block_pp0_stage1));
end

always @ (*) begin
    ap_condition_3879 = ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'd0 == and_ln132_10_reg_4312) & (xor_ln132_17_reg_4320 == 1'd1) & (1'd1 == and_ln132_11_reg_4316) & (1'b0 == ap_block_pp0_stage1));
end

always @ (*) begin
    ap_condition_3884 = ((1'b1 == ap_CS_fsm_pp0_stage1) & (xor_ln132_17_reg_4320 == 1'd1) & (1'd1 == and_ln132_10_reg_4312) & (1'b0 == ap_block_pp0_stage1));
end

always @ (*) begin
    ap_condition_3890 = ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'd0 == and_ln132_12_reg_4324) & (xor_ln132_20_reg_4332 == 1'd1) & (1'd1 == and_ln132_13_reg_4328) & (1'b0 == ap_block_pp0_stage1));
end

always @ (*) begin
    ap_condition_3895 = ((1'b1 == ap_CS_fsm_pp0_stage1) & (xor_ln132_20_reg_4332 == 1'd1) & (1'd1 == and_ln132_12_reg_4324) & (1'b0 == ap_block_pp0_stage1));
end

always @ (*) begin
    ap_condition_3901 = ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'd0 == and_ln132_14_reg_4336) & (xor_ln132_23_reg_4344 == 1'd1) & (1'd1 == and_ln132_15_reg_4340) & (1'b0 == ap_block_pp0_stage1));
end

always @ (*) begin
    ap_condition_3906 = ((1'b1 == ap_CS_fsm_pp0_stage1) & (xor_ln132_23_reg_4344 == 1'd1) & (1'd1 == and_ln132_14_reg_4336) & (1'b0 == ap_block_pp0_stage1));
end

always @ (*) begin
    ap_condition_3909 = ((ap_enable_reg_pp0_iter22 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (xor_ln132_26_reg_4356 == 1'd1) & (1'b0 == ap_block_pp0_stage0));
end

always @ (*) begin
    ap_condition_3913 = ((ap_enable_reg_pp0_iter22 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (xor_ln132_29_reg_4368 == 1'd1) & (1'b0 == ap_block_pp0_stage0));
end

always @ (*) begin
    ap_condition_3920 = ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'd0 == and_ln132_reg_4252) & (xor_ln132_2_reg_4260 == 1'd1) & (1'd1 == and_ln132_1_reg_4256) & (1'b0 == ap_block_pp0_stage1));
end

always @ (*) begin
    ap_condition_3925 = ((1'b1 == ap_CS_fsm_pp0_stage1) & (xor_ln132_2_reg_4260 == 1'd1) & (1'd1 == and_ln132_reg_4252) & (1'b0 == ap_block_pp0_stage1));
end

assign ap_done = ap_done_sig;

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage1;

assign ap_ready = ap_ready_sig;

assign col_sums_10_address0 = col_sums_10_addr_reg_4168_pp0_iter21_reg;

assign col_sums_10_address1 = col_sums_10_address1_local;

assign col_sums_10_ce0 = col_sums_10_ce0_local;

assign col_sums_10_ce1 = col_sums_10_ce1_local;

assign col_sums_10_d0 = col_sums_10_d0_local;

assign col_sums_10_d1 = add_ln132_20_fu_2953_p2;

assign col_sums_10_we0 = col_sums_10_we0_local;

assign col_sums_10_we1 = col_sums_10_we1_local;

assign col_sums_11_address0 = col_sums_11_addr_reg_4174_pp0_iter21_reg;

assign col_sums_11_address1 = col_sums_11_address1_local;

assign col_sums_11_ce0 = col_sums_11_ce0_local;

assign col_sums_11_ce1 = col_sums_11_ce1_local;

assign col_sums_11_d0 = col_sums_11_d0_local;

assign col_sums_11_d1 = add_ln132_22_fu_3121_p2;

assign col_sums_11_we0 = col_sums_11_we0_local;

assign col_sums_11_we1 = col_sums_11_we1_local;

assign col_sums_12_address0 = col_sums_12_addr_reg_4180_pp0_iter21_reg;

assign col_sums_12_address1 = col_sums_12_address1_local;

assign col_sums_12_ce0 = col_sums_12_ce0_local;

assign col_sums_12_ce1 = col_sums_12_ce1_local;

assign col_sums_12_d0 = col_sums_12_d0_local;

assign col_sums_12_d1 = add_ln132_24_fu_3289_p2;

assign col_sums_12_we0 = col_sums_12_we0_local;

assign col_sums_12_we1 = col_sums_12_we1_local;

assign col_sums_13_address0 = col_sums_13_addr_reg_4186_pp0_iter21_reg;

assign col_sums_13_address1 = col_sums_13_address1_local;

assign col_sums_13_ce0 = col_sums_13_ce0_local;

assign col_sums_13_ce1 = col_sums_13_ce1_local;

assign col_sums_13_d0 = col_sums_13_d0_local;

assign col_sums_13_d1 = add_ln132_26_fu_3457_p2;

assign col_sums_13_we0 = col_sums_13_we0_local;

assign col_sums_13_we1 = col_sums_13_we1_local;

assign col_sums_14_address0 = col_sums_14_addr_reg_4192_pp0_iter21_reg;

assign col_sums_14_address1 = col_sums_14_address1_local;

assign col_sums_14_ce0 = col_sums_14_ce0_local;

assign col_sums_14_ce1 = col_sums_14_ce1_local;

assign col_sums_14_d0 = col_sums_14_d0_local;

assign col_sums_14_d1 = add_ln132_28_fu_3625_p2;

assign col_sums_14_we0 = col_sums_14_we0_local;

assign col_sums_14_we1 = col_sums_14_we1_local;

assign col_sums_15_address0 = col_sums_15_addr_reg_4198_pp0_iter21_reg;

assign col_sums_15_address1 = col_sums_15_address1_local;

assign col_sums_15_ce0 = col_sums_15_ce0_local;

assign col_sums_15_ce1 = col_sums_15_ce1_local;

assign col_sums_15_d0 = col_sums_15_d0_local;

assign col_sums_15_d1 = add_ln132_30_fu_3793_p2;

assign col_sums_15_we0 = col_sums_15_we0_local;

assign col_sums_15_we1 = col_sums_15_we1_local;

assign col_sums_1_address0 = col_sums_1_address0_local;

assign col_sums_1_address1 = zext_ln127_fu_1161_p1;

assign col_sums_1_ce0 = col_sums_1_ce0_local;

assign col_sums_1_ce1 = col_sums_1_ce1_local;

assign col_sums_1_d0 = col_sums_1_d0_local;

assign col_sums_1_we0 = col_sums_1_we0_local;

assign col_sums_2_address0 = col_sums_2_address0_local;

assign col_sums_2_address1 = zext_ln127_fu_1161_p1;

assign col_sums_2_ce0 = col_sums_2_ce0_local;

assign col_sums_2_ce1 = col_sums_2_ce1_local;

assign col_sums_2_d0 = col_sums_2_d0_local;

assign col_sums_2_we0 = col_sums_2_we0_local;

assign col_sums_3_address0 = col_sums_3_address0_local;

assign col_sums_3_address1 = zext_ln127_fu_1161_p1;

assign col_sums_3_ce0 = col_sums_3_ce0_local;

assign col_sums_3_ce1 = col_sums_3_ce1_local;

assign col_sums_3_d0 = col_sums_3_d0_local;

assign col_sums_3_we0 = col_sums_3_we0_local;

assign col_sums_4_address0 = col_sums_4_address0_local;

assign col_sums_4_address1 = zext_ln127_fu_1161_p1;

assign col_sums_4_ce0 = col_sums_4_ce0_local;

assign col_sums_4_ce1 = col_sums_4_ce1_local;

assign col_sums_4_d0 = col_sums_4_d0_local;

assign col_sums_4_we0 = col_sums_4_we0_local;

assign col_sums_5_address0 = col_sums_5_address0_local;

assign col_sums_5_address1 = zext_ln127_fu_1161_p1;

assign col_sums_5_ce0 = col_sums_5_ce0_local;

assign col_sums_5_ce1 = col_sums_5_ce1_local;

assign col_sums_5_d0 = col_sums_5_d0_local;

assign col_sums_5_we0 = col_sums_5_we0_local;

assign col_sums_6_address0 = col_sums_6_address0_local;

assign col_sums_6_address1 = zext_ln127_fu_1161_p1;

assign col_sums_6_ce0 = col_sums_6_ce0_local;

assign col_sums_6_ce1 = col_sums_6_ce1_local;

assign col_sums_6_d0 = col_sums_6_d0_local;

assign col_sums_6_we0 = col_sums_6_we0_local;

assign col_sums_7_address0 = col_sums_7_address0_local;

assign col_sums_7_address1 = zext_ln127_fu_1161_p1;

assign col_sums_7_ce0 = col_sums_7_ce0_local;

assign col_sums_7_ce1 = col_sums_7_ce1_local;

assign col_sums_7_d0 = col_sums_7_d0_local;

assign col_sums_7_we0 = col_sums_7_we0_local;

assign col_sums_8_address0 = col_sums_8_addr_reg_4156_pp0_iter21_reg;

assign col_sums_8_address1 = col_sums_8_address1_local;

assign col_sums_8_ce0 = col_sums_8_ce0_local;

assign col_sums_8_ce1 = col_sums_8_ce1_local;

assign col_sums_8_d0 = col_sums_8_d0_local;

assign col_sums_8_d1 = add_ln132_16_fu_2617_p2;

assign col_sums_8_we0 = col_sums_8_we0_local;

assign col_sums_8_we1 = col_sums_8_we1_local;

assign col_sums_9_address0 = col_sums_9_addr_reg_4162_pp0_iter21_reg;

assign col_sums_9_address1 = col_sums_9_address1_local;

assign col_sums_9_ce0 = col_sums_9_ce0_local;

assign col_sums_9_ce1 = col_sums_9_ce1_local;

assign col_sums_9_d0 = col_sums_9_d0_local;

assign col_sums_9_d1 = add_ln132_18_fu_2785_p2;

assign col_sums_9_we0 = col_sums_9_we0_local;

assign col_sums_9_we1 = col_sums_9_we1_local;

assign col_sums_address0 = col_sums_address0_local;

assign col_sums_address1 = zext_ln127_fu_1161_p1;

assign col_sums_ce0 = col_sums_ce0_local;

assign col_sums_ce1 = col_sums_ce1_local;

assign col_sums_d0 = col_sums_d0_local;

assign col_sums_we0 = col_sums_we0_local;

assign conv_i346_cast_fu_892_p1 = $signed(conv_i346);

assign grp_fu_1008_p0 = {{A_local_3_q0}, {14'd0}};

assign grp_fu_1008_p1 = conv_i346_cast_reg_3859;

assign grp_fu_1021_p0 = {{A_local_4_q0}, {14'd0}};

assign grp_fu_1021_p1 = conv_i346_cast_reg_3859;

assign grp_fu_1034_p0 = {{A_local_5_q0}, {14'd0}};

assign grp_fu_1034_p1 = conv_i346_cast_reg_3859;

assign grp_fu_1047_p0 = {{A_local_6_q0}, {14'd0}};

assign grp_fu_1047_p1 = conv_i346_cast_reg_3859;

assign grp_fu_1060_p0 = {{A_local_7_q0}, {14'd0}};

assign grp_fu_1060_p1 = conv_i346_cast_reg_3859;

assign grp_fu_1072_p0 = {{A_local_8_load_reg_4028}, {14'd0}};

assign grp_fu_1072_p1 = conv_i346_cast_reg_3859;

assign grp_fu_1084_p0 = {{A_local_9_load_reg_4033}, {14'd0}};

assign grp_fu_1084_p1 = conv_i346_cast_reg_3859;

assign grp_fu_1096_p0 = {{A_local_10_load_reg_4038}, {14'd0}};

assign grp_fu_1096_p1 = conv_i346_cast_reg_3859;

assign grp_fu_1108_p0 = {{A_local_11_load_reg_4043}, {14'd0}};

assign grp_fu_1108_p1 = conv_i346_cast_reg_3859;

assign grp_fu_1120_p0 = {{A_local_12_load_reg_4048}, {14'd0}};

assign grp_fu_1120_p1 = conv_i346_cast_reg_3859;

assign grp_fu_1132_p0 = {{A_local_13_load_reg_4053}, {14'd0}};

assign grp_fu_1132_p1 = conv_i346_cast_reg_3859;

assign grp_fu_1144_p0 = {{A_local_14_load_reg_4058}, {14'd0}};

assign grp_fu_1144_p1 = conv_i346_cast_reg_3859;

assign grp_fu_1156_p0 = {{A_local_15_load_reg_4063}, {14'd0}};

assign grp_fu_1156_p1 = conv_i346_cast_reg_3859;

assign grp_fu_969_p0 = {{A_local_q0}, {14'd0}};

assign grp_fu_969_p1 = conv_i346_cast_reg_3859;

assign grp_fu_982_p0 = {{A_local_1_q0}, {14'd0}};

assign grp_fu_982_p1 = conv_i346_cast_reg_3859;

assign grp_fu_995_p0 = {{A_local_2_q0}, {14'd0}};

assign grp_fu_995_p1 = conv_i346_cast_reg_3859;

assign icmp_ln130_10_fu_2040_p2 = ((tmp_148_fu_2030_p4 != 14'd16383) ? 1'b1 : 1'b0);

assign icmp_ln130_11_fu_2046_p2 = ((tmp_148_fu_2030_p4 != 14'd0) ? 1'b1 : 1'b0);

assign icmp_ln130_12_fu_2206_p2 = ((tmp_149_fu_2196_p4 != 14'd16383) ? 1'b1 : 1'b0);

assign icmp_ln130_13_fu_2212_p2 = ((tmp_149_fu_2196_p4 != 14'd0) ? 1'b1 : 1'b0);

assign icmp_ln130_14_fu_2372_p2 = ((tmp_150_fu_2362_p4 != 14'd16383) ? 1'b1 : 1'b0);

assign icmp_ln130_15_fu_2378_p2 = ((tmp_150_fu_2362_p4 != 14'd0) ? 1'b1 : 1'b0);

assign icmp_ln130_16_fu_2538_p2 = ((tmp_151_fu_2528_p4 != 14'd16383) ? 1'b1 : 1'b0);

assign icmp_ln130_17_fu_2544_p2 = ((tmp_151_fu_2528_p4 != 14'd0) ? 1'b1 : 1'b0);

assign icmp_ln130_18_fu_2706_p2 = ((tmp_152_fu_2696_p4 != 14'd16383) ? 1'b1 : 1'b0);

assign icmp_ln130_19_fu_2712_p2 = ((tmp_152_fu_2696_p4 != 14'd0) ? 1'b1 : 1'b0);

assign icmp_ln130_1_fu_1216_p2 = ((tmp_143_fu_1200_p4 != 14'd0) ? 1'b1 : 1'b0);

assign icmp_ln130_20_fu_2874_p2 = ((tmp_153_fu_2864_p4 != 14'd16383) ? 1'b1 : 1'b0);

assign icmp_ln130_21_fu_2880_p2 = ((tmp_153_fu_2864_p4 != 14'd0) ? 1'b1 : 1'b0);

assign icmp_ln130_22_fu_3042_p2 = ((tmp_154_fu_3032_p4 != 14'd16383) ? 1'b1 : 1'b0);

assign icmp_ln130_23_fu_3048_p2 = ((tmp_154_fu_3032_p4 != 14'd0) ? 1'b1 : 1'b0);

assign icmp_ln130_24_fu_3210_p2 = ((tmp_155_fu_3200_p4 != 14'd16383) ? 1'b1 : 1'b0);

assign icmp_ln130_25_fu_3216_p2 = ((tmp_155_fu_3200_p4 != 14'd0) ? 1'b1 : 1'b0);

assign icmp_ln130_26_fu_3378_p2 = ((tmp_156_fu_3368_p4 != 14'd16383) ? 1'b1 : 1'b0);

assign icmp_ln130_27_fu_3384_p2 = ((tmp_156_fu_3368_p4 != 14'd0) ? 1'b1 : 1'b0);

assign icmp_ln130_28_fu_3546_p2 = ((tmp_157_fu_3536_p4 != 14'd16383) ? 1'b1 : 1'b0);

assign icmp_ln130_29_fu_3552_p2 = ((tmp_157_fu_3536_p4 != 14'd0) ? 1'b1 : 1'b0);

assign icmp_ln130_2_fu_1376_p2 = ((tmp_144_fu_1366_p4 != 14'd16383) ? 1'b1 : 1'b0);

assign icmp_ln130_30_fu_3714_p2 = ((tmp_158_fu_3704_p4 != 14'd16383) ? 1'b1 : 1'b0);

assign icmp_ln130_31_fu_3720_p2 = ((tmp_158_fu_3704_p4 != 14'd0) ? 1'b1 : 1'b0);

assign icmp_ln130_3_fu_1382_p2 = ((tmp_144_fu_1366_p4 != 14'd0) ? 1'b1 : 1'b0);

assign icmp_ln130_4_fu_1542_p2 = ((tmp_145_fu_1532_p4 != 14'd16383) ? 1'b1 : 1'b0);

assign icmp_ln130_5_fu_1548_p2 = ((tmp_145_fu_1532_p4 != 14'd0) ? 1'b1 : 1'b0);

assign icmp_ln130_6_fu_1708_p2 = ((tmp_146_fu_1698_p4 != 14'd16383) ? 1'b1 : 1'b0);

assign icmp_ln130_7_fu_1714_p2 = ((tmp_146_fu_1698_p4 != 14'd0) ? 1'b1 : 1'b0);

assign icmp_ln130_8_fu_1874_p2 = ((tmp_147_fu_1864_p4 != 14'd16383) ? 1'b1 : 1'b0);

assign icmp_ln130_9_fu_1880_p2 = ((tmp_147_fu_1864_p4 != 14'd0) ? 1'b1 : 1'b0);

assign icmp_ln130_fu_1210_p2 = ((tmp_143_fu_1200_p4 != 14'd16383) ? 1'b1 : 1'b0);

assign lshr_ln4_fu_912_p4 = {{ap_sig_allocacmp_j_1[5:4]}};

assign or_ln130_10_fu_1744_p2 = (xor_ln130_7_fu_1738_p2 | icmp_ln130_6_fu_1708_p2);

assign or_ln130_11_fu_1764_p2 = (and_ln130_7_fu_1750_p2 | and_ln130_6_fu_1732_p2);

assign or_ln130_12_fu_1886_p2 = (tmp_183_fu_1856_p3 | icmp_ln130_9_fu_1880_p2);

assign or_ln130_13_fu_1910_p2 = (xor_ln130_9_fu_1904_p2 | icmp_ln130_8_fu_1874_p2);

assign or_ln130_14_fu_1930_p2 = (and_ln130_9_fu_1916_p2 | and_ln130_8_fu_1898_p2);

assign or_ln130_15_fu_2052_p2 = (tmp_188_fu_2022_p3 | icmp_ln130_11_fu_2046_p2);

assign or_ln130_16_fu_2076_p2 = (xor_ln130_11_fu_2070_p2 | icmp_ln130_10_fu_2040_p2);

assign or_ln130_17_fu_2096_p2 = (and_ln130_11_fu_2082_p2 | and_ln130_10_fu_2064_p2);

assign or_ln130_18_fu_2218_p2 = (tmp_193_fu_2188_p3 | icmp_ln130_13_fu_2212_p2);

assign or_ln130_19_fu_2242_p2 = (xor_ln130_13_fu_2236_p2 | icmp_ln130_12_fu_2206_p2);

assign or_ln130_1_fu_1246_p2 = (xor_ln130_1_fu_1240_p2 | icmp_ln130_fu_1210_p2);

assign or_ln130_20_fu_2262_p2 = (and_ln130_13_fu_2248_p2 | and_ln130_12_fu_2230_p2);

assign or_ln130_21_fu_2384_p2 = (tmp_198_fu_2354_p3 | icmp_ln130_15_fu_2378_p2);

assign or_ln130_22_fu_2408_p2 = (xor_ln130_15_fu_2402_p2 | icmp_ln130_14_fu_2372_p2);

assign or_ln130_23_fu_2428_p2 = (and_ln130_15_fu_2414_p2 | and_ln130_14_fu_2396_p2);

assign or_ln130_24_fu_2550_p2 = (tmp_203_fu_2520_p3 | icmp_ln130_17_fu_2544_p2);

assign or_ln130_25_fu_2574_p2 = (xor_ln130_17_fu_2568_p2 | icmp_ln130_16_fu_2538_p2);

assign or_ln130_26_fu_2594_p2 = (and_ln130_17_fu_2580_p2 | and_ln130_16_fu_2562_p2);

assign or_ln130_27_fu_2718_p2 = (tmp_208_fu_2688_p3 | icmp_ln130_19_fu_2712_p2);

assign or_ln130_28_fu_2742_p2 = (xor_ln130_19_fu_2736_p2 | icmp_ln130_18_fu_2706_p2);

assign or_ln130_29_fu_2762_p2 = (and_ln130_19_fu_2748_p2 | and_ln130_18_fu_2730_p2);

assign or_ln130_2_fu_1266_p2 = (and_ln130_fu_1234_p2 | and_ln130_1_fu_1252_p2);

assign or_ln130_30_fu_2886_p2 = (tmp_213_fu_2856_p3 | icmp_ln130_21_fu_2880_p2);

assign or_ln130_31_fu_2910_p2 = (xor_ln130_21_fu_2904_p2 | icmp_ln130_20_fu_2874_p2);

assign or_ln130_32_fu_2930_p2 = (and_ln130_21_fu_2916_p2 | and_ln130_20_fu_2898_p2);

assign or_ln130_33_fu_3054_p2 = (tmp_218_fu_3024_p3 | icmp_ln130_23_fu_3048_p2);

assign or_ln130_34_fu_3078_p2 = (xor_ln130_23_fu_3072_p2 | icmp_ln130_22_fu_3042_p2);

assign or_ln130_35_fu_3098_p2 = (and_ln130_23_fu_3084_p2 | and_ln130_22_fu_3066_p2);

assign or_ln130_36_fu_3222_p2 = (tmp_223_fu_3192_p3 | icmp_ln130_25_fu_3216_p2);

assign or_ln130_37_fu_3246_p2 = (xor_ln130_25_fu_3240_p2 | icmp_ln130_24_fu_3210_p2);

assign or_ln130_38_fu_3266_p2 = (and_ln130_25_fu_3252_p2 | and_ln130_24_fu_3234_p2);

assign or_ln130_39_fu_3390_p2 = (tmp_228_fu_3360_p3 | icmp_ln130_27_fu_3384_p2);

assign or_ln130_3_fu_1388_p2 = (tmp_168_fu_1358_p3 | icmp_ln130_3_fu_1382_p2);

assign or_ln130_40_fu_3414_p2 = (xor_ln130_27_fu_3408_p2 | icmp_ln130_26_fu_3378_p2);

assign or_ln130_41_fu_3434_p2 = (and_ln130_27_fu_3420_p2 | and_ln130_26_fu_3402_p2);

assign or_ln130_42_fu_3558_p2 = (tmp_233_fu_3528_p3 | icmp_ln130_29_fu_3552_p2);

assign or_ln130_43_fu_3582_p2 = (xor_ln130_29_fu_3576_p2 | icmp_ln130_28_fu_3546_p2);

assign or_ln130_44_fu_3602_p2 = (and_ln130_29_fu_3588_p2 | and_ln130_28_fu_3570_p2);

assign or_ln130_45_fu_3726_p2 = (tmp_237_fu_3696_p3 | icmp_ln130_31_fu_3720_p2);

assign or_ln130_46_fu_3750_p2 = (xor_ln130_31_fu_3744_p2 | icmp_ln130_30_fu_3714_p2);

assign or_ln130_47_fu_3770_p2 = (and_ln130_31_fu_3756_p2 | and_ln130_30_fu_3738_p2);

assign or_ln130_4_fu_1412_p2 = (xor_ln130_3_fu_1406_p2 | icmp_ln130_2_fu_1376_p2);

assign or_ln130_5_fu_1432_p2 = (and_ln130_3_fu_1418_p2 | and_ln130_2_fu_1400_p2);

assign or_ln130_6_fu_1554_p2 = (tmp_173_fu_1524_p3 | icmp_ln130_5_fu_1548_p2);

assign or_ln130_7_fu_1578_p2 = (xor_ln130_5_fu_1572_p2 | icmp_ln130_4_fu_1542_p2);

assign or_ln130_8_fu_1598_p2 = (and_ln130_5_fu_1584_p2 | and_ln130_4_fu_1566_p2);

assign or_ln130_9_fu_1720_p2 = (tmp_178_fu_1690_p3 | icmp_ln130_7_fu_1714_p2);

assign or_ln130_fu_1222_p2 = (tmp_163_fu_1192_p3 | icmp_ln130_1_fu_1216_p2);

assign select_ln130_10_fu_2088_p3 = ((and_ln130_10_fu_2064_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln130_12_fu_2254_p3 = ((and_ln130_12_fu_2230_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln130_14_fu_2420_p3 = ((and_ln130_14_fu_2396_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln130_16_fu_2586_p3 = ((and_ln130_16_fu_2562_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln130_18_fu_2754_p3 = ((and_ln130_18_fu_2730_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln130_20_fu_2922_p3 = ((and_ln130_20_fu_2898_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln130_22_fu_3090_p3 = ((and_ln130_22_fu_3066_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln130_24_fu_3258_p3 = ((and_ln130_24_fu_3234_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln130_26_fu_3426_p3 = ((and_ln130_26_fu_3402_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln130_28_fu_3594_p3 = ((and_ln130_28_fu_3570_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln130_2_fu_1424_p3 = ((and_ln130_2_fu_1400_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln130_30_fu_3762_p3 = ((and_ln130_30_fu_3738_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln130_4_fu_1590_p3 = ((and_ln130_4_fu_1566_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln130_6_fu_1756_p3 = ((and_ln130_6_fu_1732_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln130_8_fu_1922_p3 = ((and_ln130_8_fu_1898_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln130_fu_1258_p3 = ((and_ln130_fu_1234_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign sext_ln132_10_fu_2111_p1 = col_sums_5_load_reg_4234;

assign sext_ln132_11_fu_2114_p1 = val_11_fu_2102_p3;

assign sext_ln132_12_fu_2277_p1 = col_sums_6_load_reg_4240;

assign sext_ln132_13_fu_2280_p1 = val_13_fu_2268_p3;

assign sext_ln132_14_fu_2443_p1 = col_sums_7_load_reg_4246;

assign sext_ln132_15_fu_2446_p1 = val_15_fu_2434_p3;

assign sext_ln132_16_fu_2609_p0 = col_sums_8_q1;

assign sext_ln132_16_fu_2609_p1 = sext_ln132_16_fu_2609_p0;

assign sext_ln132_17_fu_2613_p1 = val_17_fu_2600_p3;

assign sext_ln132_18_fu_2777_p0 = col_sums_9_q1;

assign sext_ln132_18_fu_2777_p1 = sext_ln132_18_fu_2777_p0;

assign sext_ln132_19_fu_2781_p1 = val_19_fu_2768_p3;

assign sext_ln132_1_fu_1284_p1 = val_1_fu_1272_p3;

assign sext_ln132_20_fu_2945_p0 = col_sums_10_q1;

assign sext_ln132_20_fu_2945_p1 = sext_ln132_20_fu_2945_p0;

assign sext_ln132_21_fu_2949_p1 = val_21_fu_2936_p3;

assign sext_ln132_22_fu_3113_p0 = col_sums_11_q1;

assign sext_ln132_22_fu_3113_p1 = sext_ln132_22_fu_3113_p0;

assign sext_ln132_23_fu_3117_p1 = val_23_fu_3104_p3;

assign sext_ln132_24_fu_3281_p0 = col_sums_12_q1;

assign sext_ln132_24_fu_3281_p1 = sext_ln132_24_fu_3281_p0;

assign sext_ln132_25_fu_3285_p1 = val_25_fu_3272_p3;

assign sext_ln132_26_fu_3449_p0 = col_sums_13_q1;

assign sext_ln132_26_fu_3449_p1 = sext_ln132_26_fu_3449_p0;

assign sext_ln132_27_fu_3453_p1 = val_27_fu_3440_p3;

assign sext_ln132_28_fu_3617_p0 = col_sums_14_q1;

assign sext_ln132_28_fu_3617_p1 = sext_ln132_28_fu_3617_p0;

assign sext_ln132_29_fu_3621_p1 = val_29_fu_3608_p3;

assign sext_ln132_2_fu_1447_p1 = col_sums_1_load_reg_4210;

assign sext_ln132_30_fu_3785_p0 = col_sums_15_q1;

assign sext_ln132_30_fu_3785_p1 = sext_ln132_30_fu_3785_p0;

assign sext_ln132_31_fu_3789_p1 = val_31_fu_3776_p3;

assign sext_ln132_3_fu_1450_p1 = val_3_fu_1438_p3;

assign sext_ln132_4_fu_1613_p1 = col_sums_2_load_reg_4216;

assign sext_ln132_5_fu_1616_p1 = val_5_fu_1604_p3;

assign sext_ln132_6_fu_1779_p1 = col_sums_3_load_reg_4222;

assign sext_ln132_7_fu_1782_p1 = val_7_fu_1770_p3;

assign sext_ln132_8_fu_1945_p1 = col_sums_4_load_reg_4228;

assign sext_ln132_9_fu_1948_p1 = val_9_fu_1936_p3;

assign sext_ln132_fu_1281_p1 = col_sums_load_reg_4204;

assign tmp_143_fu_1200_p4 = {{grp_fu_969_p2[37:24]}};

assign tmp_144_fu_1366_p4 = {{grp_fu_982_p2[37:24]}};

assign tmp_145_fu_1532_p4 = {{grp_fu_995_p2[37:24]}};

assign tmp_146_fu_1698_p4 = {{grp_fu_1008_p2[37:24]}};

assign tmp_147_fu_1864_p4 = {{grp_fu_1021_p2[37:24]}};

assign tmp_148_fu_2030_p4 = {{grp_fu_1034_p2[37:24]}};

assign tmp_149_fu_2196_p4 = {{grp_fu_1047_p2[37:24]}};

assign tmp_150_fu_2362_p4 = {{grp_fu_1060_p2[37:24]}};

assign tmp_151_fu_2528_p4 = {{grp_fu_1072_p2[37:24]}};

assign tmp_152_fu_2696_p4 = {{grp_fu_1084_p2[37:24]}};

assign tmp_153_fu_2864_p4 = {{grp_fu_1096_p2[37:24]}};

assign tmp_154_fu_3032_p4 = {{grp_fu_1108_p2[37:24]}};

assign tmp_155_fu_3200_p4 = {{grp_fu_1120_p2[37:24]}};

assign tmp_156_fu_3368_p4 = {{grp_fu_1132_p2[37:24]}};

assign tmp_157_fu_3536_p4 = {{grp_fu_1144_p2[37:24]}};

assign tmp_158_fu_3704_p4 = {{grp_fu_1156_p2[37:24]}};

assign tmp_162_fu_1180_p3 = grp_fu_969_p2[32'd37];

assign tmp_163_fu_1192_p3 = grp_fu_969_p2[32'd23];

assign tmp_164_fu_1300_p3 = add_ln132_1_fu_1294_p2[32'd24];

assign tmp_165_fu_1308_p3 = add_ln132_fu_1288_p2[32'd23];

assign tmp_167_fu_1346_p3 = grp_fu_982_p2[32'd37];

assign tmp_168_fu_1358_p3 = grp_fu_982_p2[32'd23];

assign tmp_169_fu_1466_p3 = add_ln132_3_fu_1460_p2[32'd24];

assign tmp_170_fu_1474_p3 = add_ln132_2_fu_1454_p2[32'd23];

assign tmp_172_fu_1512_p3 = grp_fu_995_p2[32'd37];

assign tmp_173_fu_1524_p3 = grp_fu_995_p2[32'd23];

assign tmp_174_fu_1632_p3 = add_ln132_5_fu_1626_p2[32'd24];

assign tmp_175_fu_1640_p3 = add_ln132_4_fu_1620_p2[32'd23];

assign tmp_177_fu_1678_p3 = grp_fu_1008_p2[32'd37];

assign tmp_178_fu_1690_p3 = grp_fu_1008_p2[32'd23];

assign tmp_179_fu_1798_p3 = add_ln132_7_fu_1792_p2[32'd24];

assign tmp_180_fu_1806_p3 = add_ln132_6_fu_1786_p2[32'd23];

assign tmp_182_fu_1844_p3 = grp_fu_1021_p2[32'd37];

assign tmp_183_fu_1856_p3 = grp_fu_1021_p2[32'd23];

assign tmp_184_fu_1964_p3 = add_ln132_9_fu_1958_p2[32'd24];

assign tmp_185_fu_1972_p3 = add_ln132_8_fu_1952_p2[32'd23];

assign tmp_187_fu_2010_p3 = grp_fu_1034_p2[32'd37];

assign tmp_188_fu_2022_p3 = grp_fu_1034_p2[32'd23];

assign tmp_189_fu_2130_p3 = add_ln132_11_fu_2124_p2[32'd24];

assign tmp_190_fu_2138_p3 = add_ln132_10_fu_2118_p2[32'd23];

assign tmp_192_fu_2176_p3 = grp_fu_1047_p2[32'd37];

assign tmp_193_fu_2188_p3 = grp_fu_1047_p2[32'd23];

assign tmp_194_fu_2296_p3 = add_ln132_13_fu_2290_p2[32'd24];

assign tmp_195_fu_2304_p3 = add_ln132_12_fu_2284_p2[32'd23];

assign tmp_197_fu_2342_p3 = grp_fu_1060_p2[32'd37];

assign tmp_198_fu_2354_p3 = grp_fu_1060_p2[32'd23];

assign tmp_199_fu_2462_p3 = add_ln132_15_fu_2456_p2[32'd24];

assign tmp_200_fu_2470_p3 = add_ln132_14_fu_2450_p2[32'd23];

assign tmp_202_fu_2508_p3 = grp_fu_1072_p2[32'd37];

assign tmp_203_fu_2520_p3 = grp_fu_1072_p2[32'd23];

assign tmp_204_fu_2630_p3 = add_ln132_17_fu_2624_p2[32'd24];

assign tmp_205_fu_2638_p3 = add_ln132_16_fu_2617_p2[32'd23];

assign tmp_207_fu_2676_p3 = grp_fu_1084_p2[32'd37];

assign tmp_208_fu_2688_p3 = grp_fu_1084_p2[32'd23];

assign tmp_209_fu_2798_p3 = add_ln132_19_fu_2792_p2[32'd24];

assign tmp_210_fu_2806_p3 = add_ln132_18_fu_2785_p2[32'd23];

assign tmp_212_fu_2844_p3 = grp_fu_1096_p2[32'd37];

assign tmp_213_fu_2856_p3 = grp_fu_1096_p2[32'd23];

assign tmp_214_fu_2966_p3 = add_ln132_21_fu_2960_p2[32'd24];

assign tmp_215_fu_2974_p3 = add_ln132_20_fu_2953_p2[32'd23];

assign tmp_217_fu_3012_p3 = grp_fu_1108_p2[32'd37];

assign tmp_218_fu_3024_p3 = grp_fu_1108_p2[32'd23];

assign tmp_219_fu_3134_p3 = add_ln132_23_fu_3128_p2[32'd24];

assign tmp_220_fu_3142_p3 = add_ln132_22_fu_3121_p2[32'd23];

assign tmp_222_fu_3180_p3 = grp_fu_1120_p2[32'd37];

assign tmp_223_fu_3192_p3 = grp_fu_1120_p2[32'd23];

assign tmp_224_fu_3302_p3 = add_ln132_25_fu_3296_p2[32'd24];

assign tmp_225_fu_3310_p3 = add_ln132_24_fu_3289_p2[32'd23];

assign tmp_227_fu_3348_p3 = grp_fu_1132_p2[32'd37];

assign tmp_228_fu_3360_p3 = grp_fu_1132_p2[32'd23];

assign tmp_229_fu_3470_p3 = add_ln132_27_fu_3464_p2[32'd24];

assign tmp_230_fu_3478_p3 = add_ln132_26_fu_3457_p2[32'd23];

assign tmp_232_fu_3516_p3 = grp_fu_1144_p2[32'd37];

assign tmp_233_fu_3528_p3 = grp_fu_1144_p2[32'd23];

assign tmp_234_fu_3638_p3 = add_ln132_29_fu_3632_p2[32'd24];

assign tmp_235_fu_3646_p3 = add_ln132_28_fu_3625_p2[32'd23];

assign tmp_236_fu_3684_p3 = grp_fu_1156_p2[32'd37];

assign tmp_237_fu_3696_p3 = grp_fu_1156_p2[32'd23];

assign tmp_238_fu_3806_p3 = add_ln132_31_fu_3800_p2[32'd24];

assign tmp_239_fu_3814_p3 = add_ln132_30_fu_3793_p2[32'd23];

assign tmp_fu_904_p3 = ap_sig_allocacmp_j_1[32'd6];

assign tmp_local_10_address0 = zext_ln130_reg_3888_pp0_iter21_reg;

assign tmp_local_10_ce0 = tmp_local_10_ce0_local;

assign tmp_local_10_d0 = val_21_fu_2936_p3;

assign tmp_local_10_we0 = tmp_local_10_we0_local;

assign tmp_local_11_address0 = zext_ln130_reg_3888_pp0_iter21_reg;

assign tmp_local_11_ce0 = tmp_local_11_ce0_local;

assign tmp_local_11_d0 = val_23_fu_3104_p3;

assign tmp_local_11_we0 = tmp_local_11_we0_local;

assign tmp_local_12_address0 = zext_ln130_reg_3888_pp0_iter21_reg;

assign tmp_local_12_ce0 = tmp_local_12_ce0_local;

assign tmp_local_12_d0 = val_25_fu_3272_p3;

assign tmp_local_12_we0 = tmp_local_12_we0_local;

assign tmp_local_13_address0 = zext_ln130_reg_3888_pp0_iter21_reg;

assign tmp_local_13_ce0 = tmp_local_13_ce0_local;

assign tmp_local_13_d0 = val_27_fu_3440_p3;

assign tmp_local_13_we0 = tmp_local_13_we0_local;

assign tmp_local_14_address0 = zext_ln130_reg_3888_pp0_iter21_reg;

assign tmp_local_14_ce0 = tmp_local_14_ce0_local;

assign tmp_local_14_d0 = val_29_fu_3608_p3;

assign tmp_local_14_we0 = tmp_local_14_we0_local;

assign tmp_local_15_address0 = zext_ln130_reg_3888_pp0_iter21_reg;

assign tmp_local_15_ce0 = tmp_local_15_ce0_local;

assign tmp_local_15_d0 = val_31_fu_3776_p3;

assign tmp_local_15_we0 = tmp_local_15_we0_local;

assign tmp_local_1_address0 = zext_ln130_reg_3888_pp0_iter20_reg;

assign tmp_local_1_ce0 = tmp_local_1_ce0_local;

assign tmp_local_1_d0 = val_3_fu_1438_p3;

assign tmp_local_1_we0 = tmp_local_1_we0_local;

assign tmp_local_2_address0 = zext_ln130_reg_3888_pp0_iter20_reg;

assign tmp_local_2_ce0 = tmp_local_2_ce0_local;

assign tmp_local_2_d0 = val_5_fu_1604_p3;

assign tmp_local_2_we0 = tmp_local_2_we0_local;

assign tmp_local_3_address0 = zext_ln130_reg_3888_pp0_iter20_reg;

assign tmp_local_3_ce0 = tmp_local_3_ce0_local;

assign tmp_local_3_d0 = val_7_fu_1770_p3;

assign tmp_local_3_we0 = tmp_local_3_we0_local;

assign tmp_local_4_address0 = zext_ln130_reg_3888_pp0_iter20_reg;

assign tmp_local_4_ce0 = tmp_local_4_ce0_local;

assign tmp_local_4_d0 = val_9_fu_1936_p3;

assign tmp_local_4_we0 = tmp_local_4_we0_local;

assign tmp_local_5_address0 = zext_ln130_reg_3888_pp0_iter20_reg;

assign tmp_local_5_ce0 = tmp_local_5_ce0_local;

assign tmp_local_5_d0 = val_11_fu_2102_p3;

assign tmp_local_5_we0 = tmp_local_5_we0_local;

assign tmp_local_6_address0 = zext_ln130_reg_3888_pp0_iter20_reg;

assign tmp_local_6_ce0 = tmp_local_6_ce0_local;

assign tmp_local_6_d0 = val_13_fu_2268_p3;

assign tmp_local_6_we0 = tmp_local_6_we0_local;

assign tmp_local_7_address0 = zext_ln130_reg_3888_pp0_iter20_reg;

assign tmp_local_7_ce0 = tmp_local_7_ce0_local;

assign tmp_local_7_d0 = val_15_fu_2434_p3;

assign tmp_local_7_we0 = tmp_local_7_we0_local;

assign tmp_local_8_address0 = zext_ln130_reg_3888_pp0_iter21_reg;

assign tmp_local_8_ce0 = tmp_local_8_ce0_local;

assign tmp_local_8_d0 = val_17_fu_2600_p3;

assign tmp_local_8_we0 = tmp_local_8_we0_local;

assign tmp_local_9_address0 = zext_ln130_reg_3888_pp0_iter21_reg;

assign tmp_local_9_ce0 = tmp_local_9_ce0_local;

assign tmp_local_9_d0 = val_19_fu_2768_p3;

assign tmp_local_9_we0 = tmp_local_9_we0_local;

assign tmp_local_address0 = zext_ln130_reg_3888_pp0_iter20_reg;

assign tmp_local_ce0 = tmp_local_ce0_local;

assign tmp_local_d0 = val_1_fu_1272_p3;

assign tmp_local_we0 = tmp_local_we0_local;

assign tmp_s_fu_922_p3 = {{i_1}, {lshr_ln4_fu_912_p4}};

assign val_10_fu_2018_p1 = grp_fu_1034_p2[23:0];

assign val_11_fu_2102_p3 = ((or_ln130_17_fu_2096_p2[0:0] == 1'b1) ? select_ln130_10_fu_2088_p3 : val_10_fu_2018_p1);

assign val_12_fu_2184_p1 = grp_fu_1047_p2[23:0];

assign val_13_fu_2268_p3 = ((or_ln130_20_fu_2262_p2[0:0] == 1'b1) ? select_ln130_12_fu_2254_p3 : val_12_fu_2184_p1);

assign val_14_fu_2350_p1 = grp_fu_1060_p2[23:0];

assign val_15_fu_2434_p3 = ((or_ln130_23_fu_2428_p2[0:0] == 1'b1) ? select_ln130_14_fu_2420_p3 : val_14_fu_2350_p1);

assign val_16_fu_2516_p1 = grp_fu_1072_p2[23:0];

assign val_17_fu_2600_p3 = ((or_ln130_26_fu_2594_p2[0:0] == 1'b1) ? select_ln130_16_fu_2586_p3 : val_16_fu_2516_p1);

assign val_18_fu_2684_p1 = grp_fu_1084_p2[23:0];

assign val_19_fu_2768_p3 = ((or_ln130_29_fu_2762_p2[0:0] == 1'b1) ? select_ln130_18_fu_2754_p3 : val_18_fu_2684_p1);

assign val_1_fu_1272_p3 = ((or_ln130_2_fu_1266_p2[0:0] == 1'b1) ? select_ln130_fu_1258_p3 : val_fu_1188_p1);

assign val_20_fu_2852_p1 = grp_fu_1096_p2[23:0];

assign val_21_fu_2936_p3 = ((or_ln130_32_fu_2930_p2[0:0] == 1'b1) ? select_ln130_20_fu_2922_p3 : val_20_fu_2852_p1);

assign val_22_fu_3020_p1 = grp_fu_1108_p2[23:0];

assign val_23_fu_3104_p3 = ((or_ln130_35_fu_3098_p2[0:0] == 1'b1) ? select_ln130_22_fu_3090_p3 : val_22_fu_3020_p1);

assign val_24_fu_3188_p1 = grp_fu_1120_p2[23:0];

assign val_25_fu_3272_p3 = ((or_ln130_38_fu_3266_p2[0:0] == 1'b1) ? select_ln130_24_fu_3258_p3 : val_24_fu_3188_p1);

assign val_26_fu_3356_p1 = grp_fu_1132_p2[23:0];

assign val_27_fu_3440_p3 = ((or_ln130_41_fu_3434_p2[0:0] == 1'b1) ? select_ln130_26_fu_3426_p3 : val_26_fu_3356_p1);

assign val_28_fu_3524_p1 = grp_fu_1144_p2[23:0];

assign val_29_fu_3608_p3 = ((or_ln130_44_fu_3602_p2[0:0] == 1'b1) ? select_ln130_28_fu_3594_p3 : val_28_fu_3524_p1);

assign val_2_fu_1354_p1 = grp_fu_982_p2[23:0];

assign val_30_fu_3692_p1 = grp_fu_1156_p2[23:0];

assign val_31_fu_3776_p3 = ((or_ln130_47_fu_3770_p2[0:0] == 1'b1) ? select_ln130_30_fu_3762_p3 : val_30_fu_3692_p1);

assign val_3_fu_1438_p3 = ((or_ln130_5_fu_1432_p2[0:0] == 1'b1) ? select_ln130_2_fu_1424_p3 : val_2_fu_1354_p1);

assign val_4_fu_1520_p1 = grp_fu_995_p2[23:0];

assign val_5_fu_1604_p3 = ((or_ln130_8_fu_1598_p2[0:0] == 1'b1) ? select_ln130_4_fu_1590_p3 : val_4_fu_1520_p1);

assign val_6_fu_1686_p1 = grp_fu_1008_p2[23:0];

assign val_7_fu_1770_p3 = ((or_ln130_11_fu_1764_p2[0:0] == 1'b1) ? select_ln130_6_fu_1756_p3 : val_6_fu_1686_p1);

assign val_8_fu_1852_p1 = grp_fu_1021_p2[23:0];

assign val_9_fu_1936_p3 = ((or_ln130_14_fu_1930_p2[0:0] == 1'b1) ? select_ln130_8_fu_1922_p3 : val_8_fu_1852_p1);

assign val_fu_1188_p1 = grp_fu_969_p2[23:0];

assign xor_ln130_10_fu_2058_p2 = (tmp_187_fu_2010_p3 ^ 1'd1);

assign xor_ln130_11_fu_2070_p2 = (tmp_188_fu_2022_p3 ^ 1'd1);

assign xor_ln130_12_fu_2224_p2 = (tmp_192_fu_2176_p3 ^ 1'd1);

assign xor_ln130_13_fu_2236_p2 = (tmp_193_fu_2188_p3 ^ 1'd1);

assign xor_ln130_14_fu_2390_p2 = (tmp_197_fu_2342_p3 ^ 1'd1);

assign xor_ln130_15_fu_2402_p2 = (tmp_198_fu_2354_p3 ^ 1'd1);

assign xor_ln130_16_fu_2556_p2 = (tmp_202_fu_2508_p3 ^ 1'd1);

assign xor_ln130_17_fu_2568_p2 = (tmp_203_fu_2520_p3 ^ 1'd1);

assign xor_ln130_18_fu_2724_p2 = (tmp_207_fu_2676_p3 ^ 1'd1);

assign xor_ln130_19_fu_2736_p2 = (tmp_208_fu_2688_p3 ^ 1'd1);

assign xor_ln130_1_fu_1240_p2 = (tmp_163_fu_1192_p3 ^ 1'd1);

assign xor_ln130_20_fu_2892_p2 = (tmp_212_fu_2844_p3 ^ 1'd1);

assign xor_ln130_21_fu_2904_p2 = (tmp_213_fu_2856_p3 ^ 1'd1);

assign xor_ln130_22_fu_3060_p2 = (tmp_217_fu_3012_p3 ^ 1'd1);

assign xor_ln130_23_fu_3072_p2 = (tmp_218_fu_3024_p3 ^ 1'd1);

assign xor_ln130_24_fu_3228_p2 = (tmp_222_fu_3180_p3 ^ 1'd1);

assign xor_ln130_25_fu_3240_p2 = (tmp_223_fu_3192_p3 ^ 1'd1);

assign xor_ln130_26_fu_3396_p2 = (tmp_227_fu_3348_p3 ^ 1'd1);

assign xor_ln130_27_fu_3408_p2 = (tmp_228_fu_3360_p3 ^ 1'd1);

assign xor_ln130_28_fu_3564_p2 = (tmp_232_fu_3516_p3 ^ 1'd1);

assign xor_ln130_29_fu_3576_p2 = (tmp_233_fu_3528_p3 ^ 1'd1);

assign xor_ln130_2_fu_1394_p2 = (tmp_167_fu_1346_p3 ^ 1'd1);

assign xor_ln130_30_fu_3732_p2 = (tmp_236_fu_3684_p3 ^ 1'd1);

assign xor_ln130_31_fu_3744_p2 = (tmp_237_fu_3696_p3 ^ 1'd1);

assign xor_ln130_3_fu_1406_p2 = (tmp_168_fu_1358_p3 ^ 1'd1);

assign xor_ln130_4_fu_1560_p2 = (tmp_172_fu_1512_p3 ^ 1'd1);

assign xor_ln130_5_fu_1572_p2 = (tmp_173_fu_1524_p3 ^ 1'd1);

assign xor_ln130_6_fu_1726_p2 = (tmp_177_fu_1678_p3 ^ 1'd1);

assign xor_ln130_7_fu_1738_p2 = (tmp_178_fu_1690_p3 ^ 1'd1);

assign xor_ln130_8_fu_1892_p2 = (tmp_182_fu_1844_p3 ^ 1'd1);

assign xor_ln130_9_fu_1904_p2 = (tmp_183_fu_1856_p3 ^ 1'd1);

assign xor_ln130_fu_1228_p2 = (tmp_162_fu_1180_p3 ^ 1'd1);

assign xor_ln132_10_fu_1826_p2 = (tmp_180_fu_1806_p3 ^ 1'd1);

assign xor_ln132_11_fu_1838_p2 = (tmp_180_fu_1806_p3 ^ tmp_179_fu_1798_p3);

assign xor_ln132_12_fu_1980_p2 = (tmp_184_fu_1964_p3 ^ 1'd1);

assign xor_ln132_13_fu_1992_p2 = (tmp_185_fu_1972_p3 ^ 1'd1);

assign xor_ln132_14_fu_2004_p2 = (tmp_185_fu_1972_p3 ^ tmp_184_fu_1964_p3);

assign xor_ln132_15_fu_2146_p2 = (tmp_189_fu_2130_p3 ^ 1'd1);

assign xor_ln132_16_fu_2158_p2 = (tmp_190_fu_2138_p3 ^ 1'd1);

assign xor_ln132_17_fu_2170_p2 = (tmp_190_fu_2138_p3 ^ tmp_189_fu_2130_p3);

assign xor_ln132_18_fu_2312_p2 = (tmp_194_fu_2296_p3 ^ 1'd1);

assign xor_ln132_19_fu_2324_p2 = (tmp_195_fu_2304_p3 ^ 1'd1);

assign xor_ln132_1_fu_1328_p2 = (tmp_165_fu_1308_p3 ^ 1'd1);

assign xor_ln132_20_fu_2336_p2 = (tmp_195_fu_2304_p3 ^ tmp_194_fu_2296_p3);

assign xor_ln132_21_fu_2478_p2 = (tmp_199_fu_2462_p3 ^ 1'd1);

assign xor_ln132_22_fu_2490_p2 = (tmp_200_fu_2470_p3 ^ 1'd1);

assign xor_ln132_23_fu_2502_p2 = (tmp_200_fu_2470_p3 ^ tmp_199_fu_2462_p3);

assign xor_ln132_24_fu_2646_p2 = (tmp_204_fu_2630_p3 ^ 1'd1);

assign xor_ln132_25_fu_2658_p2 = (tmp_205_fu_2638_p3 ^ 1'd1);

assign xor_ln132_26_fu_2670_p2 = (tmp_205_fu_2638_p3 ^ tmp_204_fu_2630_p3);

assign xor_ln132_27_fu_2814_p2 = (tmp_209_fu_2798_p3 ^ 1'd1);

assign xor_ln132_28_fu_2826_p2 = (tmp_210_fu_2806_p3 ^ 1'd1);

assign xor_ln132_29_fu_2838_p2 = (tmp_210_fu_2806_p3 ^ tmp_209_fu_2798_p3);

assign xor_ln132_2_fu_1340_p2 = (tmp_165_fu_1308_p3 ^ tmp_164_fu_1300_p3);

assign xor_ln132_30_fu_2982_p2 = (tmp_214_fu_2966_p3 ^ 1'd1);

assign xor_ln132_31_fu_2994_p2 = (tmp_215_fu_2974_p3 ^ 1'd1);

assign xor_ln132_32_fu_3006_p2 = (tmp_215_fu_2974_p3 ^ tmp_214_fu_2966_p3);

assign xor_ln132_33_fu_3150_p2 = (tmp_219_fu_3134_p3 ^ 1'd1);

assign xor_ln132_34_fu_3162_p2 = (tmp_220_fu_3142_p3 ^ 1'd1);

assign xor_ln132_35_fu_3174_p2 = (tmp_220_fu_3142_p3 ^ tmp_219_fu_3134_p3);

assign xor_ln132_36_fu_3318_p2 = (tmp_224_fu_3302_p3 ^ 1'd1);

assign xor_ln132_37_fu_3330_p2 = (tmp_225_fu_3310_p3 ^ 1'd1);

assign xor_ln132_38_fu_3342_p2 = (tmp_225_fu_3310_p3 ^ tmp_224_fu_3302_p3);

assign xor_ln132_39_fu_3486_p2 = (tmp_229_fu_3470_p3 ^ 1'd1);

assign xor_ln132_3_fu_1482_p2 = (tmp_169_fu_1466_p3 ^ 1'd1);

assign xor_ln132_40_fu_3498_p2 = (tmp_230_fu_3478_p3 ^ 1'd1);

assign xor_ln132_41_fu_3510_p2 = (tmp_230_fu_3478_p3 ^ tmp_229_fu_3470_p3);

assign xor_ln132_42_fu_3654_p2 = (tmp_234_fu_3638_p3 ^ 1'd1);

assign xor_ln132_43_fu_3666_p2 = (tmp_235_fu_3646_p3 ^ 1'd1);

assign xor_ln132_44_fu_3678_p2 = (tmp_235_fu_3646_p3 ^ tmp_234_fu_3638_p3);

assign xor_ln132_45_fu_3822_p2 = (tmp_238_fu_3806_p3 ^ 1'd1);

assign xor_ln132_46_fu_3834_p2 = (tmp_239_fu_3814_p3 ^ 1'd1);

assign xor_ln132_47_fu_3846_p2 = (tmp_239_fu_3814_p3 ^ tmp_238_fu_3806_p3);

assign xor_ln132_4_fu_1494_p2 = (tmp_170_fu_1474_p3 ^ 1'd1);

assign xor_ln132_5_fu_1506_p2 = (tmp_170_fu_1474_p3 ^ tmp_169_fu_1466_p3);

assign xor_ln132_6_fu_1648_p2 = (tmp_174_fu_1632_p3 ^ 1'd1);

assign xor_ln132_7_fu_1660_p2 = (tmp_175_fu_1640_p3 ^ 1'd1);

assign xor_ln132_8_fu_1672_p2 = (tmp_175_fu_1640_p3 ^ tmp_174_fu_1632_p3);

assign xor_ln132_9_fu_1814_p2 = (tmp_179_fu_1798_p3 ^ 1'd1);

assign xor_ln132_fu_1316_p2 = (tmp_164_fu_1300_p3 ^ 1'd1);

assign zext_ln127_fu_1161_p1 = lshr_ln4_reg_3883_pp0_iter19_reg;

assign zext_ln130_fu_930_p1 = tmp_s_fu_922_p3;

always @ (posedge ap_clk) begin
    zext_ln130_reg_3888[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    zext_ln130_reg_3888_pp0_iter1_reg[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    zext_ln130_reg_3888_pp0_iter2_reg[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    zext_ln130_reg_3888_pp0_iter3_reg[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    zext_ln130_reg_3888_pp0_iter4_reg[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    zext_ln130_reg_3888_pp0_iter5_reg[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    zext_ln130_reg_3888_pp0_iter6_reg[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    zext_ln130_reg_3888_pp0_iter7_reg[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    zext_ln130_reg_3888_pp0_iter8_reg[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    zext_ln130_reg_3888_pp0_iter9_reg[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    zext_ln130_reg_3888_pp0_iter10_reg[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    zext_ln130_reg_3888_pp0_iter11_reg[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    zext_ln130_reg_3888_pp0_iter12_reg[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    zext_ln130_reg_3888_pp0_iter13_reg[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    zext_ln130_reg_3888_pp0_iter14_reg[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    zext_ln130_reg_3888_pp0_iter15_reg[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    zext_ln130_reg_3888_pp0_iter16_reg[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    zext_ln130_reg_3888_pp0_iter17_reg[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    zext_ln130_reg_3888_pp0_iter18_reg[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    zext_ln130_reg_3888_pp0_iter19_reg[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    zext_ln130_reg_3888_pp0_iter20_reg[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    zext_ln130_reg_3888_pp0_iter21_reg[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
end

endmodule //top_kernel_top_kernel_Pipeline_VITIS_LOOP_127_6
