	component ed_sim_rrip is
		port (
			ninit_done : out std_logic   -- reset
		);
	end component ed_sim_rrip;

