# 8√ó8 RAM in Verilog (RTL Design + Testbench)

A simple 8√ó8 RAM designed in Verilog with a clear testbench. Demonstrates reset, write, and read behavior along with power, schematic, implementation diagrams, and simulation waveform for quick understanding of RTL memory design.

üìÅ Files Included
| File                         | Description                                 |
| ---------------------------- | ------------------------------------------- |
| `ram8_8.v`                   | RTL design of the 8√ó8 RAM                   |
| `ram8_8_tb.v`                | Basic testbench for write/read verification |
| `power.png`                  | Power overview of the RAM                   |
| `schematic.png`              | Netlist/schematic representation            |
| `implementation.png`         | Block level RAM structure                   |
| `waveform.png`               | Simulation waveform output                  |

# RTL Design
A compact, high-efficiency Verilog module built with clean synchronous logic and clear signal flow. Designed to be lightweight, synthesizable, and easy to integrate into larger digital systems while maintaining predictable hardware behavior.

View the full file:
`ram8_8.v`

# Testbench
A simple yet effective Verilog testbench that drives meaningful stimuli, monitors DUT responses, and verifies functional correctness through waveform observation. Built to give quick confidence in the RTL‚Äôs behavior without over-engineering.

View the full file:
`ram8_8_tb.v`

# Conclusion
This project demonstrates a clean and synthesizable RTL design validated through a focused Verilog testbench and waveform analysis. By combining functional simulation, schematic verification, and implementation results, the design proves to be reliable, hardware-accurate, and ready for integration into larger digital systems.
