// Seed: 1442060542
module module_0 (
    input wor id_0,
    input wor id_1,
    input wire id_2,
    input wor id_3,
    input wire id_4,
    input wor id_5,
    input supply0 id_6,
    input wire id_7,
    output wire id_8
    , id_14,
    input tri id_9,
    input wand id_10,
    input supply1 id_11,
    input wor id_12
);
  wire id_15;
endmodule
module module_1 #(
    parameter id_8 = 32'd98
) (
    output logic id_0,
    input wor id_1,
    output tri1 id_2,
    input wand id_3,
    output wor id_4,
    input supply0 id_5,
    input wire id_6,
    output uwire id_7,
    input tri0 _id_8,
    output supply1 id_9,
    input wand id_10
);
  always id_0 = -1;
  wire id_12;
  ;
  module_0 modCall_1 (
      id_3,
      id_6,
      id_1,
      id_6,
      id_6,
      id_1,
      id_10,
      id_5,
      id_2,
      id_10,
      id_10,
      id_10,
      id_5
  );
  assign modCall_1.id_6 = 0;
  assign id_2 = -1'b0;
  wire [(  id_8  ) : -1] id_13, id_14;
  assign id_4 = -1'b0;
  logic id_15;
  wire  id_16;
  ;
endmodule
