-- -------------------------------------------------------------
-- 
-- File Name: hdl_prj/hdlsrc/model_qat_2x2_w16a16/amc_cnn_qat_16w16a_src_SinglePortRAM_generic_block7.vhd
-- Created: 2025-02-27 17:51:51
-- 
-- Generated by MATLAB 9.8 and HDL Coder 3.16
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: amc_cnn_qat_16w16a_src_SinglePortRAM_generic_block7
-- Source Path: model_qat_2x2_w16a16/DUT HDL/Dense Layer 2/Dense Layer 2/Weight Storage 6/SinglePortRAM_generic
-- Hierarchy Level: 4
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;

ENTITY amc_cnn_qat_16w16a_src_SinglePortRAM_generic_block7 IS
  GENERIC( AddrWidth                      : integer := 1;
           DataWidth                      : integer := 1
           );
  PORT( clk                               :   IN    std_logic;
        enb                               :   IN    std_logic;
        din                               :   IN    std_logic_vector(DataWidth - 1 DOWNTO 0);  -- generic width
        addr                              :   IN    std_logic_vector(AddrWidth - 1 DOWNTO 0);  -- generic width
        we                                :   IN    std_logic;  -- ufix1
        dout                              :   OUT   std_logic_vector(DataWidth - 1 DOWNTO 0)  -- generic width
        );
END amc_cnn_qat_16w16a_src_SinglePortRAM_generic_block7;


ARCHITECTURE rtl OF amc_cnn_qat_16w16a_src_SinglePortRAM_generic_block7 IS

  -- Local Type Definitions
  TYPE ram_type IS ARRAY (2**AddrWidth - 1 DOWNTO 0) of std_logic_vector(DataWidth - 1 DOWNTO 0);

  -- Signals
  SIGNAL ram                              : ram_type := (X"09dd", X"287a", X"f6df", X"0d9c", X"def7", X"f8a3", X"01b3", X"3720", X"ee8e", X"e1b5", X"ec72", X"fadd", X"ed15", X"db73",
                                                        X"f764", X"fe6a", X"33fb", X"ea06", X"ec56", X"da48", X"0782", X"db43", X"fd42", X"fe03", X"fd60", X"bdef", X"cb3e", X"f1f1",
                                                        X"31d2", X"e621", X"e94d", X"1d0e", X"1e23", X"f7a8", X"4ae1", X"268d", X"25dd", X"3fdb", X"fc02", X"f86d", X"db63", X"fd8e",
                                                        X"3746", X"c767", X"423d", X"d91c", X"362c", X"f928", X"2d68", X"f7b5", X"df67", X"e3f4", X"ce44", X"f6c4", X"4140", X"36a8",
                                                        X"f7f0", X"d87b", X"ed7f", X"e57f", X"4b80", X"edc0", X"de29", X"ba75", X"35fd", X"d996", X"0027", X"e585", X"36d9", X"ec16",
                                                        X"e0b7", X"eef0", X"f064", X"3b1b", X"f784", X"3228", X"32c4", X"1746", X"f398", X"5880", X"486f", X"ef45", X"fd56", X"f2a0",
                                                        X"0fca", X"d1fe", X"efa2", X"3a1e", X"e650", X"3623", X"2e09", X"4595", X"eaec", X"0adb", X"0227", X"484c", X"4480", X"fab0",
                                                        X"3be7", X"3087", X"3bcc", X"f178", X"ee7c", X"5ee0", X"037c", X"28ba", X"d701", X"1d3d", X"c989", X"daa9", X"05f1", X"0e98",
                                                        X"e311", X"14f3", X"b168", X"0e88", X"c513", X"f847", X"d3f4", X"86bb", X"25e6", X"1058", X"3807", X"1a9d", X"006f", X"29ed",
                                                        X"4288", X"ff7b");
  SIGNAL data_int                         : std_logic_vector(DataWidth - 1 DOWNTO 0) := X"ff7b";
  SIGNAL addr_unsigned                    : unsigned(AddrWidth - 1 DOWNTO 0);  -- generic width

BEGIN
  addr_unsigned <= unsigned(addr);

  SinglePortRAM_generic_process: PROCESS (clk)
  BEGIN
    IF clk'event AND clk = '1' THEN
      IF enb = '1' THEN
        IF we = '1' THEN
          ram(to_integer(addr_unsigned)) <= din;
          data_int <= din;
        ELSE
          data_int <= ram(to_integer(addr_unsigned));
        END IF;
      END IF;
    END IF;
  END PROCESS SinglePortRAM_generic_process;

  dout <= data_int;

END rtl;

