(kicad_pcb (version 20240210)
  (host pcbnew "(9.0.0)-stable")
  (general (thickness 1.6) (drawings 4) (tracks 0) (zones 0) (modules 0))
  (page A4)
  (layers
    (0 F.Cu)
    (31 B.Cu)
    (32 B.Adhes)
    (33 F.SilkS)
    (34 B.SilkS)
    (35 F.Paste)
    (36 B.Paste)
    (37 F.Mask)
    (38 B.Mask)
    (39 Dwgs.User)
    (40 Cmts.User)
    (41 Eco1.User)
    (42 Eco2.User)
    (43 Edge.Cuts)
  )
  (setup (last_trace_width 0.25) (trace_clearance 0.2) (zone_clearance 0.5) (via_dia 0.8) (via_drill 0.4) (edge_width 0.15))
  (net 0 "")
  ; Board outline for esp-relay prototype: 60 mm x 40 mm
  (gr_line (start 0 0) (end 60 0) (layer Edge.Cuts) (width 0.15))
  (gr_line (start 60 0) (end 60 40) (layer Edge.Cuts) (width 0.15))
  (gr_line (start 60 40) (end 0 40) (layer Edge.Cuts) (width 0.15))
  (gr_line (start 0 40) (end 0 0) (layer Edge.Cuts) (width 0.15))
  (gr_text "esp-relay prototype" (at 10 2) (layer F.SilkS) (effects (font (size 1 1) (thickness 0.15))))
)
