{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1484517180265 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1484517180265 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 15 22:53:00 2017 " "Processing started: Sun Jan 15 22:53:00 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1484517180265 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1484517180265 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off debouncer -c debouncer " "Command: quartus_map --read_settings_files=on --write_settings_files=off debouncer -c debouncer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1484517180265 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1484517180608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debouncer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file debouncer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debouncer-behave " "Found design unit 1: debouncer-behave" {  } { { "debouncer.vhd" "" { Text "F:/Bibliotheken/OneDrive/Uni/Elektronik/fpga/d4/debouncer/debouncer.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484517180980 ""} { "Info" "ISGN_ENTITY_NAME" "1 debouncer " "Found entity 1: debouncer" {  } { { "debouncer.vhd" "" { Text "F:/Bibliotheken/OneDrive/Uni/Elektronik/fpga/d4/debouncer/debouncer.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484517180980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484517180980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hex_conv.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hex_conv.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hex_conv-behave " "Found design unit 1: hex_conv-behave" {  } { { "hex_conv.vhd" "" { Text "F:/Bibliotheken/OneDrive/Uni/Elektronik/fpga/d4/debouncer/hex_conv.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484517180982 ""} { "Info" "ISGN_ENTITY_NAME" "1 hex_conv " "Found entity 1: hex_conv" {  } { { "hex_conv.vhd" "" { Text "F:/Bibliotheken/OneDrive/Uni/Elektronik/fpga/d4/debouncer/hex_conv.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484517180982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484517180982 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "debouncer " "Elaborating entity \"debouncer\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1484517181019 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "taster debouncer.vhd(68) " "VHDL Process Statement warning at debouncer.vhd(68): signal \"taster\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "debouncer.vhd" "" { Text "F:/Bibliotheken/OneDrive/Uni/Elektronik/fpga/d4/debouncer/debouncer.vhd" 68 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1484517181022 "|debouncer"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "taster debouncer.vhd(71) " "VHDL Process Statement warning at debouncer.vhd(71): signal \"taster\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "debouncer.vhd" "" { Text "F:/Bibliotheken/OneDrive/Uni/Elektronik/fpga/d4/debouncer/debouncer.vhd" 71 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1484517181022 "|debouncer"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "debounced debouncer.vhd(76) " "VHDL Process Statement warning at debouncer.vhd(76): signal \"debounced\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "debouncer.vhd" "" { Text "F:/Bibliotheken/OneDrive/Uni/Elektronik/fpga/d4/debouncer/debouncer.vhd" 76 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1484517181023 "|debouncer"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "d debouncer.vhd(66) " "VHDL Process Statement warning at debouncer.vhd(66): inferring latch(es) for signal or variable \"d\", which holds its previous value in one or more paths through the process" {  } { { "debouncer.vhd" "" { Text "F:/Bibliotheken/OneDrive/Uni/Elektronik/fpga/d4/debouncer/debouncer.vhd" 66 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1484517181023 "|debouncer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter lpm_counter:counter " "Elaborating entity \"lpm_counter\" for hierarchy \"lpm_counter:counter\"" {  } { { "debouncer.vhd" "counter" { Text "F:/Bibliotheken/OneDrive/Uni/Elektronik/fpga/d4/debouncer/debouncer.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484517181063 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_counter:counter " "Elaborated megafunction instantiation \"lpm_counter:counter\"" {  } { { "debouncer.vhd" "" { Text "F:/Bibliotheken/OneDrive/Uni/Elektronik/fpga/d4/debouncer/debouncer.vhd" 61 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1484517181075 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_counter:counter " "Instantiated megafunction \"lpm_counter:counter\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 33 " "Parameter \"LPM_WIDTH\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484517181076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DOWN " "Parameter \"LPM_DIRECTION\" = \"DOWN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484517181076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SVALUE UNUSED " "Parameter \"LPM_SVALUE\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484517181076 ""}  } { { "debouncer.vhd" "" { Text "F:/Bibliotheken/OneDrive/Uni/Elektronik/fpga/d4/debouncer/debouncer.vhd" 61 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1484517181076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_77i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_77i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_77i " "Found entity 1: cntr_77i" {  } { { "db/cntr_77i.tdf" "" { Text "F:/Bibliotheken/OneDrive/Uni/Elektronik/fpga/d4/debouncer/db/cntr_77i.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484517181130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484517181130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_77i lpm_counter:counter\|cntr_77i:auto_generated " "Elaborating entity \"cntr_77i\" for hierarchy \"lpm_counter:counter\|cntr_77i:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "f:/programme/altera/13.0sp1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484517181131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter lpm_counter:testcounter " "Elaborating entity \"lpm_counter\" for hierarchy \"lpm_counter:testcounter\"" {  } { { "debouncer.vhd" "testcounter" { Text "F:/Bibliotheken/OneDrive/Uni/Elektronik/fpga/d4/debouncer/debouncer.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484517181155 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_counter:testcounter " "Elaborated megafunction instantiation \"lpm_counter:testcounter\"" {  } { { "debouncer.vhd" "" { Text "F:/Bibliotheken/OneDrive/Uni/Elektronik/fpga/d4/debouncer/debouncer.vhd" 62 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1484517181156 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_counter:testcounter " "Instantiated megafunction \"lpm_counter:testcounter\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 4 " "Parameter \"LPM_WIDTH\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484517181156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DOWN " "Parameter \"LPM_DIRECTION\" = \"DOWN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484517181156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SVALUE UNUSED " "Parameter \"LPM_SVALUE\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484517181156 ""}  } { { "debouncer.vhd" "" { Text "F:/Bibliotheken/OneDrive/Uni/Elektronik/fpga/d4/debouncer/debouncer.vhd" 62 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1484517181156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_brh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_brh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_brh " "Found entity 1: cntr_brh" {  } { { "db/cntr_brh.tdf" "" { Text "F:/Bibliotheken/OneDrive/Uni/Elektronik/fpga/d4/debouncer/db/cntr_brh.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484517181206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484517181206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_brh lpm_counter:testcounter\|cntr_brh:auto_generated " "Elaborating entity \"cntr_brh\" for hierarchy \"lpm_counter:testcounter\|cntr_brh:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "f:/programme/altera/13.0sp1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484517181207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex_conv hex_conv:hex " "Elaborating entity \"hex_conv\" for hierarchy \"hex_conv:hex\"" {  } { { "debouncer.vhd" "hex" { Text "F:/Bibliotheken/OneDrive/Uni/Elektronik/fpga/d4/debouncer/debouncer.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484517181209 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "hex hex_conv.vhd(15) " "VHDL Process Statement warning at hex_conv.vhd(15): inferring latch(es) for signal or variable \"hex\", which holds its previous value in one or more paths through the process" {  } { { "hex_conv.vhd" "" { Text "F:/Bibliotheken/OneDrive/Uni/Elektronik/fpga/d4/debouncer/hex_conv.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1484517181210 "|debouncer|hex_conv:hex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex\[0\] hex_conv.vhd(15) " "Inferred latch for \"hex\[0\]\" at hex_conv.vhd(15)" {  } { { "hex_conv.vhd" "" { Text "F:/Bibliotheken/OneDrive/Uni/Elektronik/fpga/d4/debouncer/hex_conv.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1484517181210 "|debouncer|hex_conv:hex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex\[1\] hex_conv.vhd(15) " "Inferred latch for \"hex\[1\]\" at hex_conv.vhd(15)" {  } { { "hex_conv.vhd" "" { Text "F:/Bibliotheken/OneDrive/Uni/Elektronik/fpga/d4/debouncer/hex_conv.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1484517181210 "|debouncer|hex_conv:hex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex\[2\] hex_conv.vhd(15) " "Inferred latch for \"hex\[2\]\" at hex_conv.vhd(15)" {  } { { "hex_conv.vhd" "" { Text "F:/Bibliotheken/OneDrive/Uni/Elektronik/fpga/d4/debouncer/hex_conv.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1484517181210 "|debouncer|hex_conv:hex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex\[3\] hex_conv.vhd(15) " "Inferred latch for \"hex\[3\]\" at hex_conv.vhd(15)" {  } { { "hex_conv.vhd" "" { Text "F:/Bibliotheken/OneDrive/Uni/Elektronik/fpga/d4/debouncer/hex_conv.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1484517181210 "|debouncer|hex_conv:hex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex\[4\] hex_conv.vhd(15) " "Inferred latch for \"hex\[4\]\" at hex_conv.vhd(15)" {  } { { "hex_conv.vhd" "" { Text "F:/Bibliotheken/OneDrive/Uni/Elektronik/fpga/d4/debouncer/hex_conv.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1484517181210 "|debouncer|hex_conv:hex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex\[5\] hex_conv.vhd(15) " "Inferred latch for \"hex\[5\]\" at hex_conv.vhd(15)" {  } { { "hex_conv.vhd" "" { Text "F:/Bibliotheken/OneDrive/Uni/Elektronik/fpga/d4/debouncer/hex_conv.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1484517181210 "|debouncer|hex_conv:hex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex\[6\] hex_conv.vhd(15) " "Inferred latch for \"hex\[6\]\" at hex_conv.vhd(15)" {  } { { "hex_conv.vhd" "" { Text "F:/Bibliotheken/OneDrive/Uni/Elektronik/fpga/d4/debouncer/hex_conv.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1484517181210 "|debouncer|hex_conv:hex"}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1484517181728 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1484517181728 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "56 " "Implemented 56 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1484517181973 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1484517181973 ""} { "Info" "ICUT_CUT_TM_LCELLS" "46 " "Implemented 46 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1484517181973 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1484517181973 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "538 " "Peak virtual memory: 538 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1484517181999 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 15 22:53:01 2017 " "Processing ended: Sun Jan 15 22:53:01 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1484517181999 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1484517181999 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1484517181999 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1484517181999 ""}
