<?xml version="1.0"?>
<device_data lib="dnx_data" module="pll" bsl_flag="BSL_LS_BCMDNX_PLL">
    <includes>
        <include>soc/dnx/pll/pll.h</include>
    </includes>
    
    <sub_module name="general" doc="PLL general configurations.">
        <defines>
            <define name="pll1_ts_ch_0_mdiv" doc="TymeSync PLL M-divider for channel 0."></define>
            <define name="pll1_bs_ch_0_mdiv"  doc="BroadSync PLL M-divider for channel 0"></define>
            <define name="pll1_ts_refclk_source_sel"  doc="Reference clock select for TS PLL."></define>
            <define name="pll1_bs_refclk_source_sel" doc="Reference clock select for BS PLL."></define>
            <define name="pll1_ndiv_int" doc="N divider of PLL1"></define>
            <define name="pll1_ch_1_mdiv" doc="M-divider for channel 1 of PLL1."></define>
            <define name="pll1_pdiv" doc="Pre divider of PLL1"></define>
            <define name="pll1_output_cml_en" doc="Enable output output_cml of PLL1"></define>
            <define name="pll1_frefeff" doc="Effective reference frequency of PLL1"></define>
            <define name="pll3_vco_clock"  doc="Frequency of the Voltage Control Oscilator of PLL3. Used to calculate Pdiv, Ndiv, Mdiv and the Effective Ferquency"></define>
            <define name="pll3_kp" doc="KP parameter for PLL3 configuration."></define>
            <define name="pll3_ki" doc="Ki parameter for PLL3 configuration."></define>
            <define name="pll3_en_ctrl" doc="Enable control"></define>
            <define name="pll3_en_ctrl_byp" doc="Enable control for bypass mode"></define>
            <define name="pll3_route_ctr_byp" doc="Value of route control field when using bypass."></define>
            <define name="pll3_ref_clock_125" doc="Value for 125MHz reference clock."></define>
            <define name="pll3_ref_clock_156_25" doc="Value for 156MHz reference clock."></define>
            <define name="pll3_ref_clock_312_5" doc="Value for 312MHz reference clock."></define>
            <define name="nif_pll_ch_1_mdiv" doc="M-divider for channel 1 of NIF PLL."></define>
            <define name="nif_pll_ch_2_mdiv" doc="M-divider for channel 2 of NIF PLL."></define>
            <define name="nif_pll_ch_3_mdiv" doc="M-divider for channel 3 of NIF PLL."></define>
            <define name="nif_pll_ch_4_mdiv" doc="M-divider for channel 4 of NIF PLL."></define>
            <define name="nif_pll_ch_5_mdiv" doc="M-divider for channel 5 of NIF PLL."></define>
            <define name="fabric_pll_ch_1_mdiv" doc="M-divider for channel 1 of FABRIC PLL."></define>
            <define name="fabric_pll_ch_2_mdiv" doc="M-divider for channel 2 of FABRIC PLL."></define>
            <define name="fabric_pll_ch_3_mdiv" doc="M-divider for channel 3 of FABRIC PLL."></define>
            <define name="fabric_pll_ch_4_mdiv" doc="M-divider for channel 4 of FABRIC PLL."></define>
            <define name="fabric_pll_ch_5_mdiv" doc="M-divider for channel 5 of FABRIC PLL."></define>
        </defines>

        <features>
            <feature name="ts_freq_lock" doc="IEEE1588 DPLL mode"></feature>
            <feature name="bs_enable" doc="Broadsync clock enable"></feature>
        </features>

        <numerics>
            <numeric name="ts_phase_initial_lo" doc="Initial phase values low 32"></numeric>
            <numeric name="ts_phase_initial_hi" doc="Initial phase values high 32"></numeric>
        </numerics>
 
        <tables>
            <table name="nif_pll_cfg" init_only="1" doc="NIF PLL reference and output frequencies">
                <key name="pll_index" size="1" doc="Index of NIF PLL (0 or 1)"></key>
                <value name="in_freq" type="int" default="1" doc="Reference clock frequency for the NIF SerDeses."></value>
                <value name="out_freq" type="int" default="1" doc="Output clock frequency for the NIF SerDeses."></value>
            </table>
            <table name="fabric_pll_cfg" doc="Fabric PLL reference and output frequencies">
                <key name="pll_index" size="1" doc="Index of Fabric PLL (0 or 1)"></key>
                <value name="in_freq" type="int" default="1" doc="Reference clock frequency for the Fabric SerDeses."></value>
                <value name="out_freq" type="int" default="1"  doc="Output clock frequency for the Fabric SerDeses."></value>
            </table>
        </tables>
    </sub_module>
</device_data>
