{
    "ltx_root": {
        "version": 4,
        "minor": 0,
        "ltx_data": [
            {
                "name": "EDA_PROBESET",
                "active": true,
                "debug_cores": [
                    {
                        "type": "XSDB_V3",
                        "name": "dbg_hub",
                        "spec": "labtools_xsdbm_v3",
                        "clk_input_freq_hz": "83333338"
                    },
                    {
                        "type": "ILA_V3",
                        "name": "ETH_TOP_inst/fpga_top_vcu128_inst/your_instance_name",
                        "spec": "labtools_ila_v6",
                        "ipName": "ila",
                        "core_location": {
                            "user_chain": 1,
                            "slave_index": 0,
                            "bscan_switch_index": 0
                        },
                        "uuid": "43495D9AEF9E5AD39E9354B0F8E85485",
                        "pins": [
                            {
                                "name": "probe0",
                                "id": 0,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 0,
                                "nets": [
                                    {
                                        "name": "ETH_TOP_inst/fpga_top_vcu128_inst/tx_axis_tready",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe1",
                                "id": 1,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 7,
                                "portIndex": 1,
                                "nets": [
                                    {
                                        "name": "ETH_TOP_inst/fpga_top_vcu128_inst/tx_axis_tdata",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "ETH_TOP_inst/fpga_top_vcu128_inst/tx_axis_tdata[7]"
                                            },
                                            {
                                                "name": "ETH_TOP_inst/fpga_top_vcu128_inst/tx_axis_tdata[6]"
                                            },
                                            {
                                                "name": "ETH_TOP_inst/fpga_top_vcu128_inst/tx_axis_tdata[5]"
                                            },
                                            {
                                                "name": "ETH_TOP_inst/fpga_top_vcu128_inst/tx_axis_tdata[4]"
                                            },
                                            {
                                                "name": "ETH_TOP_inst/fpga_top_vcu128_inst/tx_axis_tdata[3]"
                                            },
                                            {
                                                "name": "ETH_TOP_inst/fpga_top_vcu128_inst/tx_axis_tdata[2]"
                                            },
                                            {
                                                "name": "ETH_TOP_inst/fpga_top_vcu128_inst/tx_axis_tdata[1]"
                                            },
                                            {
                                                "name": "ETH_TOP_inst/fpga_top_vcu128_inst/tx_axis_tdata[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe2",
                                "id": 2,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 2,
                                "nets": [
                                    {
                                        "name": "ETH_TOP_inst/fpga_top_vcu128_inst/tx_axis_tvalid",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe3",
                                "id": 3,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 3,
                                "nets": [
                                    {
                                        "name": "ETH_TOP_inst/fpga_top_vcu128_inst/tx_axis_tlast",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe4",
                                "id": 4,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 4,
                                "nets": [
                                    {
                                        "name": "ETH_TOP_inst/fpga_top_vcu128_inst/tx_axis_tuser",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe5",
                                "id": 5,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 5,
                                "nets": [
                                    {
                                        "name": "ETH_TOP_inst/fpga_top_vcu128_inst/rx_axis_tready",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe6",
                                "id": 6,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 7,
                                "portIndex": 6,
                                "nets": [
                                    {
                                        "name": "ETH_TOP_inst/fpga_top_vcu128_inst/rx_axis_tdata",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "ETH_TOP_inst/fpga_top_vcu128_inst/rx_axis_tdata[7]"
                                            },
                                            {
                                                "name": "ETH_TOP_inst/fpga_top_vcu128_inst/rx_axis_tdata[6]"
                                            },
                                            {
                                                "name": "ETH_TOP_inst/fpga_top_vcu128_inst/rx_axis_tdata[5]"
                                            },
                                            {
                                                "name": "ETH_TOP_inst/fpga_top_vcu128_inst/rx_axis_tdata[4]"
                                            },
                                            {
                                                "name": "ETH_TOP_inst/fpga_top_vcu128_inst/rx_axis_tdata[3]"
                                            },
                                            {
                                                "name": "ETH_TOP_inst/fpga_top_vcu128_inst/rx_axis_tdata[2]"
                                            },
                                            {
                                                "name": "ETH_TOP_inst/fpga_top_vcu128_inst/rx_axis_tdata[1]"
                                            },
                                            {
                                                "name": "ETH_TOP_inst/fpga_top_vcu128_inst/rx_axis_tdata[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe7",
                                "id": 7,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 7,
                                "nets": [
                                    {
                                        "name": "ETH_TOP_inst/fpga_top_vcu128_inst/rx_axis_tvalid",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe8",
                                "id": 8,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 8,
                                "nets": [
                                    {
                                        "name": "ETH_TOP_inst/fpga_top_vcu128_inst/rx_axis_tlast",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe9",
                                "id": 9,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 9,
                                "nets": [
                                    {
                                        "name": "ETH_TOP_inst/fpga_top_vcu128_inst/rx_axis_tuser",
                                        "isBus": false
                                    }
                                ]
                            }
                        ]
                    },
                    {
                        "type": "XSDBS_V2",
                        "name": "ddr4_0_inst",
                        "spec": "labtools_xsdbslavelib_v2",
                        "ipName": "DDR4_SDRAM",
                        "core_location": {
                            "user_chain": 1,
                            "slave_index": 1,
                            "bscan_switch_index": 0
                        },
                        "uuid": "2226F05617765F03B6F1C9287DAF0AEB"
                    },
                    {
                        "type": "ILA_V3",
                        "name": "ila_2_inst",
                        "spec": "labtools_ila_v6",
                        "ipName": "ila",
                        "core_location": {
                            "user_chain": 1,
                            "slave_index": 2,
                            "bscan_switch_index": 0
                        },
                        "uuid": "EA7BB42EB2435F2BB34D82BD6C700743",
                        "pins": [
                            {
                                "name": "probe0",
                                "id": 10,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 9,
                                "portIndex": 0,
                                "nets": [
                                    {
                                        "name": "MAC_TO_NIC_pipe_write_data",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "MAC_TO_NIC_pipe_write_data[9]"
                                            },
                                            {
                                                "name": "MAC_TO_NIC_pipe_write_data[8]"
                                            },
                                            {
                                                "name": "MAC_TO_NIC_pipe_write_data[7]"
                                            },
                                            {
                                                "name": "MAC_TO_NIC_pipe_write_data[6]"
                                            },
                                            {
                                                "name": "MAC_TO_NIC_pipe_write_data[5]"
                                            },
                                            {
                                                "name": "MAC_TO_NIC_pipe_write_data[4]"
                                            },
                                            {
                                                "name": "MAC_TO_NIC_pipe_write_data[3]"
                                            },
                                            {
                                                "name": "MAC_TO_NIC_pipe_write_data[2]"
                                            },
                                            {
                                                "name": "MAC_TO_NIC_pipe_write_data[1]"
                                            },
                                            {
                                                "name": "MAC_TO_NIC_pipe_write_data[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe1",
                                "id": 11,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 1,
                                "nets": [
                                    {
                                        "name": "MAC_TO_NIC_pipe_write_req",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe2",
                                "id": 12,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 2,
                                "nets": [
                                    {
                                        "name": "MAC_TO_NIC_pipe_write_ack",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe3",
                                "id": 13,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 9,
                                "portIndex": 3,
                                "nets": [
                                    {
                                        "name": "NIC_TO_MAC_pipe_read_data",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "NIC_TO_MAC_pipe_read_data[9]"
                                            },
                                            {
                                                "name": "NIC_TO_MAC_pipe_read_data[8]"
                                            },
                                            {
                                                "name": "NIC_TO_MAC_pipe_read_data[7]"
                                            },
                                            {
                                                "name": "NIC_TO_MAC_pipe_read_data[6]"
                                            },
                                            {
                                                "name": "NIC_TO_MAC_pipe_read_data[5]"
                                            },
                                            {
                                                "name": "NIC_TO_MAC_pipe_read_data[4]"
                                            },
                                            {
                                                "name": "NIC_TO_MAC_pipe_read_data[3]"
                                            },
                                            {
                                                "name": "NIC_TO_MAC_pipe_read_data[2]"
                                            },
                                            {
                                                "name": "NIC_TO_MAC_pipe_read_data[1]"
                                            },
                                            {
                                                "name": "NIC_TO_MAC_pipe_read_data[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe4",
                                "id": 14,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 4,
                                "nets": [
                                    {
                                        "name": "NIC_TO_MAC_pipe_read_ack",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe5",
                                "id": 15,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 5,
                                "nets": [
                                    {
                                        "name": "NIC_TO_MAC_pipe_read_req",
                                        "isBus": false
                                    }
                                ]
                            }
                        ]
                    },
                    {
                        "type": "VIO_V2",
                        "name": "virtual_reset_mig",
                        "spec": "labtools_vio_v3",
                        "ipName": "vio",
                        "core_location": {
                            "user_chain": 1,
                            "slave_index": 3,
                            "bscan_switch_index": 0
                        },
                        "uuid": "951AC3F11B07567BB7E84CC7ACDB5C1D",
                        "pins": [
                            {
                                "name": "probe_in0",
                                "id": 16,
                                "type": "DATA",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 0,
                                "nets": [
                                    {
                                        "name": "sys_rst",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe_out0",
                                "id": 17,
                                "type": "DATA",
                                "direction": "OUT",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 0,
                                "nets": [
                                    {
                                        "name": "RESET_TO_MIG_DO_NOT_USE",
                                        "isBus": false
                                    }
                                ]
                            }
                        ]
                    },
                    {
                        "type": "VIO_V2",
                        "name": "virtual_reset_nic",
                        "spec": "labtools_vio_v3",
                        "ipName": "vio",
                        "core_location": {
                            "user_chain": 1,
                            "slave_index": 4,
                            "bscan_switch_index": 0
                        },
                        "uuid": "46C9EFE0235F5545A4B386E56795A4A1",
                        "pins": [
                            {
                                "name": "probe_in0",
                                "id": 18,
                                "type": "DATA",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 0,
                                "nets": [
                                    {
                                        "name": "clk_wizard_locked",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe_out0",
                                "id": 19,
                                "type": "DATA",
                                "direction": "OUT",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 0,
                                "nets": [
                                    {
                                        "name": "RESET_TO_NIC",
                                        "isBus": false
                                    }
                                ]
                            }
                        ]
                    },
                    {
                        "type": "VIO_V2",
                        "name": "virtual_reset_processor",
                        "spec": "labtools_vio_v3",
                        "ipName": "vio",
                        "core_location": {
                            "user_chain": 1,
                            "slave_index": 5,
                            "bscan_switch_index": 0
                        },
                        "uuid": "D3D2B8FA1474555990774000D3EC4D67",
                        "pins": [
                            {
                                "name": "probe_in0",
                                "id": 20,
                                "type": "DATA",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 1,
                                "portIndex": 0,
                                "nets": [
                                    {
                                        "name": "CPU_MODE_SIG",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "CPU_MODE_SIG[1]"
                                            },
                                            {
                                                "name": "CPU_MODE_SIG[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe_out0",
                                "id": 21,
                                "type": "DATA",
                                "direction": "OUT",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 0,
                                "nets": [
                                    {
                                        "name": "RESET_TO_PROCESSOR",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe_out1",
                                "id": 22,
                                "type": "DATA",
                                "direction": "OUT",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 1,
                                "nets": [
                                    {
                                        "name": "CPU_RESET",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe_out2",
                                "id": 23,
                                "type": "DATA",
                                "direction": "OUT",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 2,
                                "nets": [
                                    {
                                        "name": "DEBUG_MODE",
                                        "isBus": false
                                    }
                                ]
                            }
                        ]
                    }
                ]
            }
        ]
    }
}