<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: udc_cntrl_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_udc_cntrl_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_udc_cntrl_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r')">udc_cntrl_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s2 cl rt"> 22.70</td>
<td class="s3 cl rt"><a href="mod679.html#Line" > 38.62</a></td>
<td class="s4 cl rt"><a href="mod679.html#Cond" > 42.51</a></td>
<td class="s0 cl rt"><a href="mod679.html#Toggle" >  0.21</a></td>
<td class="s0 cl rt"><a href="mod679.html#FSM" >  0.00</a></td>
<td class="s3 cl rt"><a href="mod679.html#Branch" > 32.15</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/night_reg/gemini/design/ip/USB//phy_behav/cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r.sv')">/nfs_project/gemini/DV/nadeem/dv/night_reg/gemini/design/ip/USB//phy_behav/cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r.sv</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod679.html#inst_tag_67755"  onclick="showContent('inst_tag_67755')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl</a></td>
<td class="s2 cl rt"> 22.70</td>
<td class="s3 cl rt"><a href="mod679.html#Line" > 38.62</a></td>
<td class="s4 cl rt"><a href="mod679.html#Cond" > 42.51</a></td>
<td class="s0 cl rt"><a href="mod679.html#Toggle" >  0.21</a></td>
<td class="s0 cl rt"><a href="mod679.html#FSM" >  0.00</a></td>
<td class="s3 cl rt"><a href="mod679.html#Branch" > 32.15</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='tag_udc_cntrl_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r'>
<hr>
<a name="inst_tag_67755"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy3.html#tag_urg_inst_67755" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s2 cl rt"> 22.70</td>
<td class="s3 cl rt"><a href="mod679.html#Line" > 38.62</a></td>
<td class="s4 cl rt"><a href="mod679.html#Cond" > 42.51</a></td>
<td class="s0 cl rt"><a href="mod679.html#Toggle" >  0.21</a></td>
<td class="s0 cl rt"><a href="mod679.html#FSM" >  0.00</a></td>
<td class="s3 cl rt"><a href="mod679.html#Branch" > 32.15</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s2 cl rt"> 20.62</td>
<td class="s3 cl rt"> 38.86</td>
<td class="s3 cl rt"> 32.93</td>
<td class="s0 cl rt">  0.12</td>
<td class="s0 cl rt">  0.00</td>
<td class="s3 cl rt"> 31.20</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  0.59</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.59</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod871.html#inst_tag_75963" >c_udc_top</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod940.html#inst_tag_78929" id="tag_urg_inst_78929">c_afephy_cdrrxwrap</a></td>
<td class="s2 cl rt"> 29.40</td>
<td class="s5 cl rt"> 53.85</td>
<td class="s2 cl rt"> 20.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 43.75</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1256.html#inst_tag_145842" id="tag_urg_inst_145842">c_afephy_txfifo</a></td>
<td class="s2 cl rt"> 24.16</td>
<td class="s4 cl rt"> 48.94</td>
<td class="s0 cl rt">  7.69</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 40.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod724_2.html#inst_tag_68866" id="tag_urg_inst_68866">c_autocal_enable</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"> 38.46</td>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 28.57</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1617.html#inst_tag_199830" id="tag_urg_inst_199830">c_bccalib_code_gen</a></td>
<td class="s2 cl rt"> 20.71</td>
<td class="s3 cl rt"> 34.29</td>
<td class="s2 cl rt"> 20.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 28.57</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod724_2.html#inst_tag_68865" id="tag_urg_inst_68865">c_calib_act_rst_cnt_threshold_en</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"> 38.46</td>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 28.57</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod724_2.html#inst_tag_68864" id="tag_urg_inst_68864">c_calib_trigger</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"> 38.46</td>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 28.57</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1617.html#inst_tag_199829" id="tag_urg_inst_199829">c_fscalib_code_gen</a></td>
<td class="s2 cl rt"> 20.71</td>
<td class="s3 cl rt"> 34.29</td>
<td class="s2 cl rt"> 20.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 28.57</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod724_3.html#inst_tag_68876" id="tag_urg_inst_68876">c_fslsserial_sezero_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"> 38.46</td>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 28.57</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1617.html#inst_tag_199828" id="tag_urg_inst_199828">c_hscalib_code_gen</a></td>
<td class="s2 cl rt"> 20.71</td>
<td class="s3 cl rt"> 34.29</td>
<td class="s2 cl rt"> 20.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 28.57</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod724_3.html#inst_tag_68878" id="tag_urg_inst_68878">c_hsrx_sampler_calib_done_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"> 38.46</td>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 28.57</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod724_3.html#inst_tag_68875" id="tag_urg_inst_68875">c_lsfsdrv_en_mux_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"> 38.46</td>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 28.57</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod724_3.html#inst_tag_68872" id="tag_urg_inst_68872">c_n_tune_hscalib_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"> 38.46</td>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 28.57</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod724_2.html#inst_tag_68850" id="tag_urg_inst_68850">c_pll_coarse_code_done_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"> 38.46</td>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 28.57</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod724_3.html#inst_tag_68870" id="tag_urg_inst_68870">c_r_tune_fscalib_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"> 38.46</td>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 28.57</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod724_3.html#inst_tag_68871" id="tag_urg_inst_68871">c_r_tune_hscalib_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"> 38.46</td>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 28.57</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod724_1.html#inst_tag_68832" id="tag_urg_inst_68832">c_rxcntrl_hsrcv_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"> 38.46</td>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 28.57</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod724_2.html#inst_tag_68834" id="tag_urg_inst_68834">c_rxcntrl_rxdm_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"> 38.46</td>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 28.57</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod724_2.html#inst_tag_68833" id="tag_urg_inst_68833">c_rxcntrl_rxdp_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"> 38.46</td>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 28.57</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod724_1.html#inst_tag_68831" id="tag_urg_inst_68831">c_rxcntrl_squelch_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"> 38.46</td>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 28.57</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod724_3.html#inst_tag_68874" id="tag_urg_inst_68874">c_squelch_cnt_threshold_en</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"> 38.46</td>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 28.57</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod724_3.html#inst_tag_68873" id="tag_urg_inst_68873">c_suspendm_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"> 38.46</td>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 28.57</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod724_3.html#inst_tag_68877" id="tag_urg_inst_68877">c_ted_calib_done_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"> 38.46</td>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 28.57</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod724_2.html#inst_tag_68852" id="tag_urg_inst_68852">c_ted_down_en</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"> 38.46</td>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 28.57</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod724_2.html#inst_tag_68863" id="tag_urg_inst_68863">c_tm_spc_sel</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"> 38.46</td>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 28.57</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod724_2.html#inst_tag_68853" id="tag_urg_inst_68853">c_tx_squelch_threshold</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"> 38.46</td>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 28.57</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod724_2.html#inst_tag_68851" id="tag_urg_inst_68851">c_tx_ted_on</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"> 38.46</td>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 28.57</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod724_2.html#inst_tag_68856" id="tag_urg_inst_68856">c_udc_cntrl_hstx_en_d</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"> 38.46</td>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 28.57</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod724_2.html#inst_tag_68854" id="tag_urg_inst_68854">c_udc_cntrl_hstx_reg2_2_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"> 38.46</td>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 28.57</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod724_2.html#inst_tag_68855" id="tag_urg_inst_68855">c_udc_cntrl_hstx_reg2_4_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"> 38.46</td>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 28.57</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod724_2.html#inst_tag_68862" id="tag_urg_inst_68862">c_udc_cntrl_hstx_reg2_6_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"> 38.46</td>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 28.57</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod724_2.html#inst_tag_68859" id="tag_urg_inst_68859">c_udc_cntrl_lsfs_tx_reg2_0_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"> 38.46</td>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 28.57</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod724_2.html#inst_tag_68860" id="tag_urg_inst_68860">c_udc_cntrl_lsfs_tx_reg2_2_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"> 38.46</td>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 28.57</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod724_2.html#inst_tag_68861" id="tag_urg_inst_68861">c_udc_cntrl_lsfs_tx_reg2_4_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"> 38.46</td>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 28.57</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod724_2.html#inst_tag_68857" id="tag_urg_inst_68857">c_udc_cntrl_lsfstx_en_d</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"> 38.46</td>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 28.57</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod724_2.html#inst_tag_68858" id="tag_urg_inst_68858">c_udc_cntrl_txvalid_ungate</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"> 38.46</td>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 28.57</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1052.html#inst_tag_91283" id="tag_urg_inst_91283">c_udc_pll_cntrl</a></td>
<td class="s1 cl rt"> 18.98</td>
<td class="s3 cl rt"> 37.22</td>
<td class="s2 cl rt"> 27.27</td>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="s3 cl rt"> 30.39</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<hr>
Since this is the module's only instance, the coverage report is the same as for the module.</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_udc_cntrl_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod679.html" >udc_cntrl_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s3"><td class="lf">TOTAL</td><td></td><td>448</td><td>173</td><td>38.62</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>19741</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>19748</td><td>9</td><td>5</td><td>55.56</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>19765</td><td>7</td><td>4</td><td>57.14</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>19797</td><td>9</td><td>2</td><td>22.22</td></tr>
<tr class="s0"><td class="lf">ALWAYS</td><td>19810</td><td>33</td><td>2</td><td>6.06</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>19847</td><td>9</td><td>5</td><td>55.56</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>19864</td><td>11</td><td>6</td><td>54.55</td></tr>
<tr class="s4"><td class="lf">ALWAYS</td><td>19886</td><td>5</td><td>2</td><td>40.00</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>19896</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s3"><td class="lf">ALWAYS</td><td>19909</td><td>6</td><td>2</td><td>33.33</td></tr>
<tr class="s3"><td class="lf">ALWAYS</td><td>19921</td><td>6</td><td>2</td><td>33.33</td></tr>
<tr class="s3"><td class="lf">ALWAYS</td><td>19930</td><td>6</td><td>2</td><td>33.33</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>19939</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>19950</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>19957</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s3"><td class="lf">ALWAYS</td><td>19968</td><td>6</td><td>2</td><td>33.33</td></tr>
<tr class="s3"><td class="lf">ALWAYS</td><td>19977</td><td>6</td><td>2</td><td>33.33</td></tr>
<tr class="s4"><td class="lf">ALWAYS</td><td>19986</td><td>7</td><td>3</td><td>42.86</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>20001</td><td>5</td><td>3</td><td>60.00</td></tr>
<tr class="s3"><td class="lf">ALWAYS</td><td>20016</td><td>6</td><td>2</td><td>33.33</td></tr>
<tr class="s3"><td class="lf">ALWAYS</td><td>20025</td><td>6</td><td>2</td><td>33.33</td></tr>
<tr class="s3"><td class="lf">ALWAYS</td><td>20040</td><td>6</td><td>2</td><td>33.33</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>20051</td><td>8</td><td>2</td><td>25.00</td></tr>
<tr class="s3"><td class="lf">ALWAYS</td><td>20062</td><td>6</td><td>2</td><td>33.33</td></tr>
<tr class="s3"><td class="lf">ALWAYS</td><td>20136</td><td>6</td><td>2</td><td>33.33</td></tr>
<tr class="s3"><td class="lf">ALWAYS</td><td>20145</td><td>6</td><td>2</td><td>33.33</td></tr>
<tr class="s3"><td class="lf">ALWAYS</td><td>20154</td><td>6</td><td>2</td><td>33.33</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>20174</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s3"><td class="lf">ALWAYS</td><td>20183</td><td>6</td><td>2</td><td>33.33</td></tr>
<tr class="s3"><td class="lf">ALWAYS</td><td>20195</td><td>6</td><td>2</td><td>33.33</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>20209</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>20260</td><td>9</td><td>5</td><td>55.56</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>20279</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>20286</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s3"><td class="lf">ALWAYS</td><td>20297</td><td>6</td><td>2</td><td>33.33</td></tr>
<tr class="s3"><td class="lf">ALWAYS</td><td>20306</td><td>6</td><td>2</td><td>33.33</td></tr>
<tr class="s3"><td class="lf">ALWAYS</td><td>20315</td><td>6</td><td>2</td><td>33.33</td></tr>
<tr class="s3"><td class="lf">ALWAYS</td><td>20324</td><td>6</td><td>2</td><td>33.33</td></tr>
<tr class="s3"><td class="lf">ALWAYS</td><td>20333</td><td>6</td><td>2</td><td>33.33</td></tr>
<tr class="s3"><td class="lf">ALWAYS</td><td>20355</td><td>6</td><td>2</td><td>33.33</td></tr>
<tr class="s3"><td class="lf">ALWAYS</td><td>20371</td><td>6</td><td>2</td><td>33.33</td></tr>
<tr class="s3"><td class="lf">ALWAYS</td><td>20386</td><td>6</td><td>2</td><td>33.33</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>20443</td><td>7</td><td>4</td><td>57.14</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>20461</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>20470</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s3"><td class="lf">ALWAYS</td><td>20478</td><td>6</td><td>2</td><td>33.33</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>20493</td><td>9</td><td>2</td><td>22.22</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>20515</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>20529</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s3"><td class="lf">ALWAYS</td><td>20538</td><td>6</td><td>2</td><td>33.33</td></tr>
<tr class="s3"><td class="lf">ALWAYS</td><td>20547</td><td>6</td><td>2</td><td>33.33</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>20572</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s3"><td class="lf">ALWAYS</td><td>20579</td><td>6</td><td>2</td><td>33.33</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>20640</td><td>7</td><td>4</td><td>57.14</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>20664</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>20671</td><td>5</td><td>3</td><td>60.00</td></tr>
<tr class="s3"><td class="lf">ALWAYS</td><td>20686</td><td>6</td><td>2</td><td>33.33</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>20703</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>20717</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>20732</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>20740</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>20750</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>20757</td><td>11</td><td>3</td><td>27.27</td></tr>
<tr class="s4"><td class="lf">ALWAYS</td><td>20786</td><td>11</td><td>5</td><td>45.45</td></tr>
<tr class="s3"><td class="lf">ALWAYS</td><td>20821</td><td>45</td><td>16</td><td>35.56</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>20954</td><td>15</td><td>3</td><td>20.00</td></tr>
</table>
<pre class="code"><br clear=all>
19740                   begin
19741      1/1                  if(!rstn_sieclock)
19742      1/1                  termselect_sync &lt;= 1'b 1 ;  
19743                           else
19744      <font color = "red">0/1     ==>          termselect_sync &lt;= termselect ;</font>
19745                   end 
19746                   always @(posedge sieclock or negedge rstn_sieclock)
19747                   begin
19748      1/1                if(!rstn_sieclock)
19749                         begin
19750      1/1                soft_disconnect_sie &lt;= 1'b0 ;  
19751      1/1                chirp_mode_sie &lt;= 1'b0 ;  
19752      1/1                keep_alive_sie &lt;= 1'b0 ;  
19753      1/1                chirp_mode_sie_d &lt;= 1'b0 ;  
19754                         end
19755                         else
19756                         begin
19757      <font color = "red">0/1     ==>        soft_disconnect_sie &lt;= soft_disconnect ;</font>
19758      <font color = "red">0/1     ==>        chirp_mode_sie &lt;= chirp_mode ;</font>
19759      <font color = "red">0/1     ==>        keep_alive_sie &lt;= keep_alive ;</font>
19760      <font color = "red">0/1     ==>        chirp_mode_sie_d &lt;= chirp_mode_sie ;</font>
19761                         end
19762                   end 
19763                   always @(posedge sieclock or negedge rstn_sieclock)
19764                   begin
19765      1/1                  if(!rstn_sieclock)
19766                           begin
19767      1/1                      xcvrselect_sync_d &lt;= 2'b 01;
19768      1/1                      xcvrselect_sync_2d &lt;= 2'b 01;   
19769      1/1                      xcvrselect_sync_3d &lt;= 2'b 01;       
19770                           end
19771                           else
19772                           begin
19773      <font color = "red">0/1     ==>              xcvrselect_sync_d &lt;= xcvrselect_sync;</font>
19774      <font color = "red">0/1     ==>              xcvrselect_sync_2d &lt;= xcvrselect_sync_d;    </font>
19775      <font color = "red">0/1     ==>              xcvrselect_sync_3d &lt;= xcvrselect_sync_2d;       </font>
19776                           end
19777                   end
19778                   assign soft_disconnect          = (opmode == 2'b 01) ;
19779                   assign chirp_mode               = (opmode == 2'b 10) ;
19780                   assign keep_alive               = (opmode == 2'b 11) ;
19781                   assign hs_mode_async            = soft_disconnect ? 1'b 0 : (loopback_hs | (xcvrselect == 2'b 00)) ;
19782                   assign fs_mode_async            = (loopback_fs | (xcvrselect == 2'b 01)) ;
19783                   assign ls_mode_async            = (loopback_ls | (xcvrselect == 2'b 10)) ;
19784                   assign fs_mode_pre_async        = (xcvrselect == 2'b 11) ;
19785                   assign hs_mode                  = soft_disconnect_sie ? 1'b 0 : (loopback_hs | (xcvrselect_sync == 2'b 00)) ;
19786                   assign hs_mode_cdr              = soft_disconnect_sie ? 1'b 0 : (loopback_hs | (xcvrselect_sync_3d == 2'b 00)) ;
19787                   assign fs_mode                  = soft_disconnect_sie ? 1'b 0 : (loopback_fs | (xcvrselect_sync == 2'b 01)) ;
19788                   assign ls_mode                  = soft_disconnect_sie ? 1'b 0 : (loopback_ls | (xcvrselect_sync == 2'b 10)) ;
19789                   assign fs_mode_pre              = soft_disconnect_sie ? 1'b 0 : (xcvrselect_sync == 2'b 11) ;
19790                   assign host_mode                = (dppulldown &amp; dmpulldown) ;
19791                   assign device_mode_dp           = (dppulldown == 1'b0) ? 1'b1 : 1'b0 ;
19792                   assign device_mode              = test_hostdiscon_rst_reg[0] ? test_hostdiscon_rst_reg[1] : device_mode_dp;
19793                   assign loopback_lsfs            = (loopback_ls | loopback_fs | bist_mode_fs) ;
19794                   assign internal_opmode  = host_mode ? host_opmode : dev_opmode ;
19795                   always @*
19796                   begin
19797      1/1                  case({xcvrselect,termselect})
19798      <font color = "red">0/1     ==>          3'b 000:  dev_opmode = HIGH_SPEED ;      </font>
19799      <font color = "red">0/1     ==>          3'b 001:  dev_opmode = CHIRP_MODE ;      </font>
19800      <font color = "red">0/1     ==>          3'b 010:  dev_opmode = FULL_SPEED ;      </font>
19801      1/1                  3'b 011:  dev_opmode = FULL_SPEED ;      
19802      <font color = "red">0/1     ==>          3'b 100:  dev_opmode = LOW_SPEED  ;      </font>
19803      <font color = "red">0/1     ==>          3'b 101:  dev_opmode = LOW_SPEED  ;      </font>
19804      <font color = "red">0/1     ==>          3'b 110:  dev_opmode = FULL_SPEED ;      </font>
19805      <font color = "red">0/1     ==>          3'b 111:  dev_opmode = FULL_SPEED ;      </font>
                   <font color = "red">==>  MISSING_DEFAULT</font>
19806                           endcase
19807                   end
19808                   always @*
19809                   begin
19810      1/1                  case({xcvrselect,termselect,opmode})
19811      <font color = "red">0/1     ==>          5'b 00000: host_opmode = HIGH_SPEED ;    </font>
19812      <font color = "red">0/1     ==>          5'b 00001: host_opmode = HIGH_SPEED ;    </font>
19813      <font color = "red">0/1     ==>          5'b 00010: host_opmode = CHIRP_MODE ;    </font>
19814      <font color = "red">0/1     ==>          5'b 00011: host_opmode = HIGH_SPEED ;    </font>
19815      <font color = "red">0/1     ==>          5'b 00100: host_opmode = HIGH_SPEED ;    </font>
19816      <font color = "red">0/1     ==>          5'b 00101: host_opmode = HIGH_SPEED ;    </font>
19817      <font color = "red">0/1     ==>          5'b 00110: host_opmode = HIGH_SPEED ;    </font>
19818      <font color = "red">0/1     ==>          5'b 00111: host_opmode = HIGH_SPEED ;    </font>
19819      <font color = "red">0/1     ==>          5'b 01000: host_opmode = FULL_SPEED ;    </font>
19820      <font color = "red">0/1     ==>          5'b 01001: host_opmode = FULL_SPEED ;    </font>
19821      <font color = "red">0/1     ==>          5'b 01010: host_opmode = FULL_SPEED ;    </font>
19822      <font color = "red">0/1     ==>          5'b 01011: host_opmode = FULL_SPEED ;    </font>
19823      <font color = "red">0/1     ==>          5'b 01100: host_opmode = FULL_SPEED ;    </font>
19824      1/1                  5'b 01101: host_opmode = FULL_SPEED ;    
19825      <font color = "red">0/1     ==>          5'b 01110: host_opmode = FULL_SPEED ;    </font>
19826      <font color = "red">0/1     ==>          5'b 01111: host_opmode = FULL_SPEED ;    </font>
19827      <font color = "red">0/1     ==>          5'b 10000: host_opmode = LOW_SPEED  ;    </font>
19828      <font color = "red">0/1     ==>          5'b 10001: host_opmode = LOW_SPEED  ;    </font>
19829      <font color = "red">0/1     ==>          5'b 10010: host_opmode = LOW_SPEED  ;    </font>
19830      <font color = "red">0/1     ==>          5'b 10011: host_opmode = LOW_SPEED  ;    </font>
19831      <font color = "red">0/1     ==>          5'b 10100: host_opmode = LOW_SPEED  ;    </font>
19832      <font color = "red">0/1     ==>          5'b 10101: host_opmode = LOW_SPEED  ;    </font>
19833      <font color = "red">0/1     ==>          5'b 10110: host_opmode = LOW_SPEED  ;    </font>
19834      <font color = "red">0/1     ==>          5'b 10111: host_opmode = LOW_SPEED  ;    </font>
19835      <font color = "red">0/1     ==>          5'b 11000: host_opmode = FULL_SPEED ;    </font>
19836      <font color = "red">0/1     ==>          5'b 11001: host_opmode = FULL_SPEED ;    </font>
19837      <font color = "red">0/1     ==>          5'b 11010: host_opmode = FULL_SPEED ;    </font>
19838      <font color = "red">0/1     ==>          5'b 11011: host_opmode = FULL_SPEED ;    </font>
19839      <font color = "red">0/1     ==>          5'b 11100: host_opmode = FULL_SPEED ;    </font>
19840      <font color = "red">0/1     ==>          5'b 11101: host_opmode = FULL_SPEED ;    </font>
19841      <font color = "red">0/1     ==>          5'b 11110: host_opmode = FULL_SPEED ;    </font>
19842      <font color = "red">0/1     ==>          5'b 11111: host_opmode = FULL_SPEED ;    </font>
                        MISSING_DEFAULT
19843                           endcase
19844                   end
19845                   always @(posedge sieclock or negedge rstn_sieclock)
19846                   begin
19847      1/1                  if(~rstn_sieclock)
19848                           begin
19849      1/1                          linestate_sel_int       &lt;= 1'b 0 ;
19850      1/1                          linestate_sel_int_d     &lt;= 1'b 0 ;
19851      1/1                          linestate_sel           &lt;= 1'b 0 ;
19852      1/1                          internal_opmode_reg     &lt;= FULL_SPEED ;
19853                           end
19854                           else
19855                           begin
19856      <font color = "red">0/1     ==>                  linestate_sel_int       &lt;= 1'b 1 ;</font>
19857      <font color = "red">0/1     ==>                  linestate_sel_int_d     &lt;= linestate_sel_int ;</font>
19858      <font color = "red">0/1     ==>                  linestate_sel           &lt;= linestate_sel_int_d ;</font>
19859      <font color = "red">0/1     ==>                  internal_opmode_reg     &lt;= internal_opmode ;</font>
19860                           end
19861                   end
19862                   always @(posedge hs_clock or negedge rstn_hs_clock)
19863                   begin
19864      1/1                  if(~rstn_hs_clock)
19865                           begin
19866      1/1                          sq_s1 &lt;= 1'b1;
19867      1/1                          sq_s2 &lt;= 1'b1;
19868      1/1                          sq_s3 &lt;= 1'b1;
19869      1/1                          sq_s4 &lt;= 1'b1;
19870      1/1                          sq_s5 &lt;= 1'b1;
19871                           end
19872                           else
19873                           begin
19874      <font color = "red">0/1     ==>                  sq_s1 &lt;= squelch;</font>
19875      <font color = "red">0/1     ==>                  sq_s2 &lt;= sq_s1;</font>
19876      <font color = "red">0/1     ==>                  sq_s3 &lt;= sq_s2;</font>
19877      <font color = "red">0/1     ==>                  sq_s4 &lt;= sq_s3;</font>
19878      <font color = "red">0/1     ==>                  sq_s5 &lt;= sq_s4;</font>
19879                           end
19880                   end
19881                   assign squelch_extended = squelch &amp; sq_s3;
19882                   assign squelch_shrunk = (squelch | sq_s4 | sq_s5);
19883                   assign squelch_fin = (hs_mode &amp; databus) ? squelch_extended : squelch;
19884                   always @*
19885                   begin
19886      1/1                  case(internal_opmode_reg)
19887      <font color = "red">0/1     ==>          HIGH_SPEED: sync_linestate = ( squelch_mask &amp; squelch_fin ) ? LINESTATE_SE0 : LINESTATE_J ;      </font>
19888      1/1                  FULL_SPEED: sync_linestate = {rxdm_sync,rxdp_sync} ;                                     
19889      <font color = "red">0/1     ==>          LOW_SPEED : sync_linestate = {rxdm_sync,rxdp_sync} ;                                     </font>
19890      <font color = "red">0/1     ==>          CHIRP_MODE: sync_linestate = ( squelch_shrunk ) ? LINESTATE_SE0 :</font>
                   <font color = "red">==>  MISSING_DEFAULT</font>
19891                                                           hsrx_diff_data_sync ? LINESTATE_J : LINESTATE_K ;        
19892                           endcase
19893                   end
19894                   always @(posedge hs_clock or negedge rstn_hs_clock)
19895                   begin
19896      1/1                  if(~rstn_hs_clock)
19897      1/1                          sync_linestate_reg &lt;= LINESTATE_J ;
19898                           else
19899      <font color = "red">0/1     ==>                  sync_linestate_reg &lt;= sync_linestate ;</font>
19900                   end
19901                   assign filter_en                = (internal_opmode_reg[1] ^ internal_opmode_reg[0]) ;    
19902                   assign linestate_change         = (sync_linestate != sync_linestate_reg) ;               
19903                   assign sync_linestate_se0       = (sync_linestate[1] ~^ sync_linestate[0]) ;             
19904                   assign filter_cnt_trigger  = ((filter_en &amp; linestate_change &amp; sync_linestate_se0) | suspend_mode) ;
19905                   assign non_se0_detect = (filter_en &amp; linestate_change &amp; ~sync_linestate_se0) ;
19906                   assign filter_cnt_rst = (filter_cnt_reached | non_se0_detect) ;
19907                   always @(posedge hs_clock or negedge rstn_hs_clock)
19908                   begin
19909      1/1                  if(~rstn_hs_clock)
19910      1/1                          filter_cnt_en &lt;= 1'b 0 ;
19911      <font color = "red">0/1     ==>          else if(filter_cnt_rst)</font>
19912      <font color = "red">0/1     ==>                  filter_cnt_en &lt;= 1'b 0 ;</font>
19913      <font color = "red">0/1     ==>          else if(filter_cnt_trigger)</font>
19914      <font color = "red">0/1     ==>                  filter_cnt_en &lt;= 1'b 1 ;</font>
                   <font color = "red">==>  MISSING_ELSE</font>
19915                   end
19916                   assign filter_cnt_threshold = ls_mode ? (test_linestate_ls_cnt_en ? test_linestate_ls_cnt : 8'd 124) 
19917                                                           : (test_linestate_fs_cnt_en ? {3'd0,test_linestate_fs_cnt} : 8'd 16) ;
19918                   assign filter_cnt_reached   = (filter_cnt == filter_cnt_threshold) ;
19919                   always @(posedge hs_clock or negedge rstn_hs_clock)
19920                   begin
19921      1/1                  if(~rstn_hs_clock)
19922      1/1                          filter_cnt &lt;= 8'd 0 ;
19923      <font color = "red">0/1     ==>          else if(filter_cnt_rst)</font>
19924      <font color = "red">0/1     ==>                  filter_cnt &lt;= 8'd 0 ;</font>
19925      <font color = "red">0/1     ==>          else if(filter_cnt_en)</font>
19926      <font color = "red">0/1     ==>                  filter_cnt &lt;= filter_cnt + 8'd 1 ;</font>
                   <font color = "red">==>  MISSING_ELSE</font>
19927                   end
19928                   always @(posedge hs_clock or negedge rstn_hs_clock)
19929                   begin
19930      1/1                  if(~rstn_hs_clock)
19931      1/1                          se0_detected &lt;= 1'd 0 ;
19932      <font color = "red">0/1     ==>          else if(non_se0_detect | hs_mode)</font>
19933      <font color = "red">0/1     ==>                  se0_detected &lt;= 1'd 0 ;</font>
19934      <font color = "red">0/1     ==>          else if(filter_cnt_reached)</font>
19935      <font color = "red">0/1     ==>                  se0_detected &lt;= 1'b 1 ;</font>
                   <font color = "red">==>  MISSING_ELSE</font>
19936                   end
19937                   always @(posedge hs_clock or negedge rstn_hs_clock)
19938                   begin
19939      1/1                  if(~rstn_hs_clock)
19940      1/1                          clean_linestate &lt;= LINESTATE_J ;
19941      <font color = "red">0/1     ==>          else if(filter_cnt_rst | suspend_mode | serx_mask_cnt_en | clean_linestate_update)</font>
19942      <font color = "red">0/1     ==>                  clean_linestate &lt;= (suspend_mode | serx_mask_cnt_en) ? LINESTATE_SE0: (non_se0_detect ? sync_linestate : sync_linestate_reg) ;</font>
                   <font color = "red">==>  MISSING_ELSE</font>
19943                   end
19944                   assign clean_linestate_update = test_lsfs_tx_reg1[7] ? 1'b0 : serx_mask_cnt_reached_d;
19945                   assign filter_linestate_init  = filter_en ? clean_linestate : sync_linestate_reg ;
19946                   assign filter_linestate       = (hostdisconnect &amp; (recovery_cnt_en | recovery_condition)) ? LINESTATE_SE0 : filter_linestate_init;
19947                   assign fmeda_linestate_se0    = (hostdisconnect &amp; (recovery_cnt_en | recovery_condition)) ? 1'b1 : (filter_en &amp; (suspend_mode | serx_mask_cnt_en));
19948                   always @(posedge sieclock or negedge rstn_sieclock)
19949                   begin
19950      1/1                  if(~rstn_sieclock)
19951      1/1                          filter_linestate_d      &lt;= LINESTATE_J ;
19952                           else
19953      <font color = "red">0/1     ==>                  filter_linestate_d      &lt;= filter_linestate ;</font>
19954                   end
19955                   always @(posedge byte_clock or negedge rstn_byte_clock)
19956                   begin
19957      1/1                  if(~rstn_byte_clock)
19958                           begin
19959      1/1                          serx_mask_cnt_reached_d &lt;= 1'b0 ;
19960                           end
19961                           else 
19962                           begin
19963      <font color = "red">0/1     ==>                  serx_mask_cnt_reached_d &lt;= serx_mask_cnt_reached ;</font>
19964                           end
19965                   end
19966                   always @(posedge byte_clock or negedge rstn_byte_clock)
19967                   begin
19968      1/1                  if(~rstn_byte_clock)
19969      1/1                          serx_mask_cnt_en &lt;= 1'b0 ;
19970      <font color = "red">0/1     ==>          else if(serx_mask_cnt_reached)</font>
19971      <font color = "red">0/1     ==>                  serx_mask_cnt_en &lt;= 1'b0 ;</font>
19972      <font color = "red">0/1     ==>          else if(suspend_mode &amp; ~test_lsfs_tx_reg1[6])</font>
19973      <font color = "red">0/1     ==>                  serx_mask_cnt_en &lt;= 1'b1 ;</font>
                   <font color = "red">==>  MISSING_ELSE</font>
19974                   end
19975                   always @(posedge byte_clock or negedge rstn_byte_clock)
19976                   begin
19977      1/1                  if(~rstn_byte_clock)
19978      1/1                          serx_mask_cnt &lt;= 8'd 0 ;
19979      <font color = "red">0/1     ==>          else if(serx_mask_cnt_reached)</font>
19980      <font color = "red">0/1     ==>                  serx_mask_cnt &lt;= 8'd 0 ;</font>
19981      <font color = "red">0/1     ==>          else if(serx_mask_cnt_en)</font>
19982      <font color = "red">0/1     ==>                  serx_mask_cnt &lt;= serx_mask_cnt + 8'd 1 ;</font>
                   <font color = "red">==>  MISSING_ELSE</font>
19983                   end
19984                   always @(*)
19985                   begin
19986      1/1                  if(~test_lsfs_tx_reg1[6])
19987                           begin
19988      1/1                          case(test_lsfs_tx_reg1[5:4])
19989      <font color = "red">0/1     ==>                  2'b 01:  serx_mask_threshold = SERX_MASK_TIME_1US ;     </font>
19990      <font color = "red">0/1     ==>                  2'b 10:  serx_mask_threshold = SERX_MASK_TIME_2US ;     </font>
19991      <font color = "red">0/1     ==>                  2'b 11:  serx_mask_threshold = SERX_MASK_TIME_3US ;    </font>
19992      1/1                          default: serx_mask_threshold = SERX_MASK_TIME_2US ;    
19993                                   endcase
19994                           end
19995                           else
19996      <font color = "red">0/1     ==>                  serx_mask_threshold = SERX_MASK_TIME_2US ;      </font>
19997                   end
19998                   assign serx_mask_cnt_reached = (serx_mask_cnt == serx_mask_threshold) ;
19999                   always @(posedge byte_clock or negedge rstn_byte_clock)
20000                   begin
20001      1/1                  if(~rstn_byte_clock)
20002                           begin
20003      1/1                          termselect_d    &lt;= 1'b 1 ;
20004      1/1                          hs_mode_d       &lt;= 1'b 0 ;
20005                           end
20006                           else
20007                           begin
20008      <font color = "red">0/1     ==>                  termselect_d    &lt;= termselect_sync ;</font>
20009      <font color = "red">0/1     ==>                  hs_mode_d       &lt;= hs_mode ;</font>
20010                           end
20011                   end
20012                   assign suspend_mode = ((~hs_mode &amp; hs_mode_d) &amp; (termselect_sync &amp; ~termselect_d)) ;
20013                   assign recovery_condition = ((~hs_mode &amp; hs_mode_d) &amp; (termselect_sync &amp; ~termselect_d) &amp; host_mode &amp; ~chirp_mode_sie_d) ;
20014                   always @(posedge byte_clock or negedge rstn_byte_clock)
20015                   begin
20016      1/1                  if(~rstn_byte_clock)
20017      1/1                          recovery_cnt_en &lt;= 1'b 0 ;
20018      <font color = "red">0/1     ==>          else if(soft_disconnect_sie | hs_mode_async | recovery_cnt_reached | device_mode)</font>
20019      <font color = "red">0/1     ==>                  recovery_cnt_en &lt;= 1'b 0 ;</font>
20020      <font color = "red">0/1     ==>          else if(recovery_condition)</font>
20021      <font color = "red">0/1     ==>                  recovery_cnt_en &lt;= 1'b 1 ;</font>
                   <font color = "red">==>  MISSING_ELSE</font>
20022                   end
20023                   always @(posedge byte_clock or negedge rstn_byte_clock)
20024                   begin
20025      1/1                  if(~rstn_byte_clock)
20026      1/1                          recovery_cnt &lt;= 18'd 0 ;
20027      <font color = "red">0/1     ==>          else if(soft_disconnect_sie | hs_mode_async | recovery_cnt_reached)</font>
20028      <font color = "red">0/1     ==>                  recovery_cnt &lt;= 18'd 0 ;</font>
20029      <font color = "red">0/1     ==>          else if(recovery_cnt_en)</font>
20030      <font color = "red">0/1     ==>                  recovery_cnt &lt;= recovery_cnt + 18'd 1 ;</font>
                   <font color = "red">==>  MISSING_ELSE</font>
20031                   end
20032                   assign recovery_cnt_reached = recovery_cnt_en ? (recovery_cnt == HOSTDISCONNECT_RECOVERY_TIME) : 1'b 0 ;
20033                   assign linestate_update   = (filter_linestate != filter_linestate_d) ;
20034                   assign linestate_inactive = (filter_linestate == LINESTATE_SE0 &amp;&amp; filter_linestate_d == LINESTATE_SE0) ;
20035                   assign linestate_active   = ~linestate_inactive ;       
20036                   assign lsfs_disconnect_en = (~hs_mode_async &amp; termselect &amp; ~suspend_mode &amp; ~recovery_cnt_en &amp; linestate_inactive &amp; ~lsfs_hostdisconnect &amp; ~fslsserialmode_sync &amp; ~device_mode) ;
20037                   assign lsfs_connect_en    = (~hs_mode_async &amp; termselect &amp; ~suspend_mode &amp; ~recovery_cnt_en &amp; linestate_active   &amp;  lsfs_hostdisconnect &amp; ~fslsserialmode_sync &amp; ~device_mode) ;
20038                   always @(posedge byte_clock or negedge rstn_byte_clock)
20039                   begin
20040      1/1                  if(~rstn_byte_clock)
20041      1/1                          lsfs_discon_cnt &lt;= 8'd 0 ;
20042      <font color = "red">0/1     ==>          else if(soft_disconnect_sie | hs_mode_async | linestate_update | lsfs_discon_cnt_reached | device_mode)</font>
20043      <font color = "red">0/1     ==>                  lsfs_discon_cnt &lt;= 8'd 0 ;</font>
20044      <font color = "red">0/1     ==>          else if(lsfs_disconnect_en | lsfs_connect_en)</font>
20045      <font color = "red">0/1     ==>                  lsfs_discon_cnt &lt;= lsfs_discon_cnt + 8'd 1 ;</font>
                   <font color = "red">==>  MISSING_ELSE</font>
20046                   end
20047                   assign lsfs_discon_cnt_reached = (lsfs_discon_cnt == LSFS_DISCONNECT_TIME) ;
20048                   assign lsfs_hostdisconnect_rst = (host_mode &amp; hs_mode_async &amp; ~termselect &amp; hostdisconnect) ;
20049                   always @(posedge byte_clock or negedge rstn_byte_clock)
20050                   begin
20051      1/1                  if(~rstn_byte_clock)
20052      1/1                          lsfs_hostdisconnect &lt;= 1'b 0 ;
20053      <font color = "red">0/1     ==>          else if(device_mode)</font>
20054      <font color = "red">0/1     ==>                  lsfs_hostdisconnect &lt;= 1'b 0 ;</font>
20055      <font color = "red">0/1     ==>          else if(soft_disconnect_sie | lsfs_hostdisconnect_rst)</font>
20056      <font color = "red">0/1     ==>                  lsfs_hostdisconnect &lt;= 1'b 1 ;</font>
20057      <font color = "red">0/1     ==>          else if(lsfs_discon_cnt_reached)</font>
20058      <font color = "red">0/1     ==>                  lsfs_hostdisconnect &lt;=  linestate_inactive ;</font>
                   <font color = "red">==>  MISSING_ELSE</font>
20059                   end
20060                   always @(posedge sieclock or negedge rstn_sieclock)
20061                   begin
20062      1/1                  if(~rstn_sieclock)              
20063      1/1                          hostdisconnect &lt;= 1'b 0 ;
20064      <font color = "red">0/1     ==>          else if(device_mode)</font>
20065      <font color = "red">0/1     ==>                  hostdisconnect &lt;= 1'b 0 ;</font>
20066      <font color = "red">0/1     ==>          else if(host_mode &amp; ~recovery_condition &amp; ~recovery_cnt_en)</font>
20067      <font color = "red">0/1     ==>                  hostdisconnect &lt;= hs_mode_async ? hs_hostdisconnect : lsfs_hostdisconnect ;</font>
                   <font color = "red">==>  MISSING_ELSE</font>
20068                   end
20069                   assign rx_dp  = fslsserialmode_sync? (lane_reverse ? i_afe_rxdm_ana: i_afe_rxdp_ana) : 1'b0;
20070                   assign rx_dm  = fslsserialmode_sync? (lane_reverse ? i_afe_rxdp_ana: i_afe_rxdm_ana) : 1'b0;
20071                   assign rx_rcv = fslsserialmode_sync ? (lane_reverse ? ~i_afe_lsfsrx_ana : i_afe_lsfsrx_ana) : 1'b 0 ;
20072                   udc_pll_cntrl_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r c_udc_pll_cntrl
20073                   (
20074                   .refclock                  (refclock),
20075                   .usb2_calib_clock          (usb2_1m_calib_clock),
20076                   .udc_bc_calib_rstn         (udc_bc_calib_rstn),
20077                   .pll_standalone            (pll_standalone),
20078                   .pll_clkon                 (pll_clkon),
20079                   .suspendm                  (suspendm),
20080                   .sleepm                    (sleepm),
20081                   .hs_clock_gate_ack         (hs_clock_gate_ack),
20082                   .pll_clk_gate_ack          (pll_clk_gate_ack),
20083                   .test_pll_reg11            (test_pll_reg11),
20084                   .test_pll_reg12            (test_pll_reg12),
20085                   .test_pll_reg13            (test_pll_reg13),
20086                   .test_pll_reg14            (test_pll_reg14),
20087                   .o_pll_pso                 (o_pll_pso),                  
20088                   .o_pll_pso_delay           (o_pll_pso_delay),            
20089                   .o_pll_pd                  (o_pll_pd),                   
20090                   .o_pll_pd_ana              (o_pll_pd_ana),
20091                   .o_pll_standby             (o_pll_standby),                      
20092                   .o_pll_ldo_ref_en          (o_pll_ldo_ref_en),
20093                   .o_pll_ldo_core_en         (o_pll_ldo_core_en),
20094                   .o_pll_ldo_ref_core        (o_pll_ldo_ref_core),  
20095                   .hs_clock_ungate           (hs_clock_ungate),
20096                   .pll_clockout_gate         (pll_clockout_gate)
20097                   );
20098                   data_sync_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r #(.RESET_VALUE(1'b0)) c_pll_coarse_code_done_sync (
20099                   .clock          (refclock) ,
20100                   .reset_n        (rstn_refclock) ,
20101                   .d_in           (i_pll_coarse_code_done_ana) ,
20102                   .d_out          (pll_coarse_code_done)
20103                   );
20104                   assign dprpd_en =  (test_afe_common_reg1[0] ? test_afe_common_reg1[1] : dppulldown) ;
20105                   assign dmrpd_en =  (test_afe_common_reg1[2] ? test_afe_common_reg1[3] : dmpulldown) ;
20106                   assign rpu1_en          = (termselect &amp; ~host_mode);
20107                   assign dprpu1_en        =  (test_afe_common_reg2[0] ? test_afe_common_reg2[1] : 
20108                                                   (soft_disconnect ? 1'b 0 : (~ls_mode_async &amp; rpu1_en &amp; pull_up_en))) ;
20109                   assign dmrpu1_en        =  (test_afe_common_reg2[2] ? test_afe_common_reg2[3] :
20110                                                   (soft_disconnect ? 1'b 0 : (ls_mode_async &amp; rpu1_en &amp; pull_up_en))) ;
20111                   assign rpu2_en_loc      = (rpu1_en 
20112                                              &amp; ~o_lsfsdrv_en       
20113                                              &amp; ~rxactive           
20114                                              &amp; ~hs_mode_async      
20115                                             ) ; 
20116                   assign rpu2_en          = fslsserialmode_sync ? (test_afe_common_reg1[4] ? test_afe_common_reg1[5] : fslsser_rpu2_en) : rpu2_en_loc ;
20117                   assign dprpu2_en        =  (test_afe_common_reg2[4] ? test_afe_common_reg2[5] :
20118                                                   (soft_disconnect ? 1'b 0 : (~ls_mode_async &amp; rpu2_en &amp; pull_up_en))) ;
20119                   assign dmrpu2_en        =  (test_afe_common_reg2[6] ? test_afe_common_reg2[7] :
20120                                                   (soft_disconnect ? 1'b 0 : ( ls_mode_async &amp; rpu2_en &amp; pull_up_en))) ;
20121                   data_sync_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r c_tx_ted_on (
20122                   .clock          (hs_clock),
20123                   .reset_n        (rstn_hs_clock),
20124                   .d_in           (tx_ted_on),
20125                   .d_out          (tx_ted_on_sync)
20126                   );
20127                   assign deassert_ted_down_time = hssi_mode ? tx_ted_on_sync : ( keep_alive_sie ? negedge_hsdrv_en : tx_eop_start ) ;
20128                   data_sync_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r c_ted_down_en (
20129                   .clock          (hs_clock),
20130                   .reset_n        (rstn_hs_clock),
20131                   .d_in           (test_hstx_reg3[7]),
20132                   .d_out          (ted_down_en)
20133                   );
20134                   always @(posedge hs_clock or negedge rstn_hs_clock)
20135                   begin
20136      1/1                  if(~rstn_hs_clock)
20137      1/1                  ted_down_time   &lt;= 1'b 0 ;
20138      <font color = "red">0/1     ==>          else if (posedge_hsdrv_en &amp; ~chirp_mode_en &amp; ~ted_down_en &amp; ~(bist_mode_hs | loopback_hs))</font>
20139      <font color = "red">0/1     ==>          ted_down_time   &lt;= 1'b 1 ;</font>
20140      <font color = "red">0/1     ==>          else if (deassert_ted_down_time)</font>
20141      <font color = "red">0/1     ==>          ted_down_time   &lt;= 1'b 0 ;</font>
                   <font color = "red">==>  MISSING_ELSE</font>
20142                   end
20143                   always @(posedge hs_clock or negedge rstn_hs_clock)
20144                   begin
20145      1/1                  if(~rstn_hs_clock)
20146      1/1                  tx_squelch_cnt_en       &lt;= 1'b 0 ;
20147      <font color = "red">0/1     ==>          else if (tx_squelch_cnt_reached)</font>
20148      <font color = "red">0/1     ==>          tx_squelch_cnt_en       &lt;= 1'b 0 ;</font>
20149      <font color = "red">0/1     ==>          else if (negedge_hsdrv_en &amp; ~chirp_mode_en &amp; ~ted_down_en &amp; ~(bist_mode_hs | loopback_hs))</font>
20150      <font color = "red">0/1     ==>          tx_squelch_cnt_en       &lt;= 1'b 1 ;</font>
                   <font color = "red">==>  MISSING_ELSE</font>
20151                   end
20152                   always @(posedge hs_clock or negedge rstn_hs_clock)
20153                   begin
20154      1/1                  if(~rstn_hs_clock)
20155      1/1                  tx_squelch_cnt  &lt;= 4'd 0 ;
20156      <font color = "red">0/1     ==>          else if (tx_squelch_cnt_reached)</font>
20157      <font color = "red">0/1     ==>          tx_squelch_cnt  &lt;= 4'd 0 ;</font>
20158      <font color = "red">0/1     ==>          else if (tx_squelch_cnt_en)</font>
20159      <font color = "red">0/1     ==>          tx_squelch_cnt  &lt;= tx_squelch_cnt + 4'd 1 ;</font>
                   <font color = "red">==>  MISSING_ELSE</font>
20160                   end
20161                   data_sync_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r c_tx_squelch_threshold (
20162                   .clock          (hs_clock),
20163                   .reset_n        (rstn_hs_clock),
20164                   .d_in   (test_tx_sq_cnt[0]),
20165                   .d_out  (tx_squelch_cnt_threshold_en)
20166                   );
20167                   assign tx_squelch_cnt_threshold = tx_squelch_cnt_threshold_en ? test_tx_sq_cnt[4:1] : 4'd 8 ;
20168                   assign tx_squelch_cnt_reached = ( tx_squelch_cnt == tx_squelch_cnt_threshold ) ;
20169                   assign squelch_mask = chirp_mode_en ? 1'b 1 : ~(( hsdrv_en_delay_d | o_hsdrv_en | tx_squelch_cnt_en) &amp; ~ted_down_en &amp; ~(bist_mode_hs | loopback_hs) ) ;
20170                   assign o_ed_en  =  (test_afe_common_reg3[0] ? test_afe_common_reg3[1] : hs_mode_async) ;
20171                   assign o_ted_en =  (test_afe_common_reg3[2] ? test_afe_common_reg3[3] : (hs_mode_async &amp; (~ted_down_time))) ;
20172                   always @(posedge hs_clock or negedge rstn_hs_clock)
20173                   begin
20174      1/1                  if(~rstn_hs_clock)
20175      1/1                          hsdrv_en_d  &lt;= 1'b 0 ;
20176                           else
20177      <font color = "red">0/1     ==>                  hsdrv_en_d  &lt;= hsdrv_en_loc ;</font>
20178                   end
20179                   assign posedge_hsdrv_en = (hsdrv_en_loc &amp; ~hsdrv_en_d) ;
20180                   assign negedge_hsdrv_en = (~hsdrv_en_loc &amp; hsdrv_en_d) ;
20181                   always @(posedge hs_clock or negedge rstn_hs_clock)
20182                   begin
20183      1/1                  if(~rstn_hs_clock)
20184      1/1                          hsdrv_en_reg  &lt;= 1'b 0 ;
20185      <font color = "red">0/1     ==>          else if(soft_disconnect_sie | ~hs_mode | hsdrv_cnt_reached)</font>
20186      <font color = "red">0/1     ==>                  hsdrv_en_reg  &lt;= 1'b 0 ;</font>
20187      <font color = "red">0/1     ==>          else if(negedge_hsdrv_en)</font>
20188      <font color = "red">0/1     ==>                  hsdrv_en_reg  &lt;= 1'b 1 ;</font>
                   <font color = "red">==>  MISSING_ELSE</font>
20189                   end
20190                   assign hsdrv_cnt_en        = (negedge_hsdrv_en | hsdrv_en_reg) ;
20191                   assign hsdrv_cnt_threshold = test_hsrx_reg2[0] ? test_hsrx_reg2[5:1] : 5'd 9 ;  
20192                   assign hsdrv_cnt_reached   = (hsdrv_cnt == hsdrv_cnt_threshold) ;
20193                   always @(posedge hs_clock or negedge rstn_hs_clock)
20194                   begin
20195      1/1                  if(~rstn_hs_clock)
20196      1/1                          hsdrv_cnt  &lt;= 5'd 0 ;
20197      <font color = "red">0/1     ==>          else if(soft_disconnect_sie | ~hs_mode | hsdrv_cnt_reached)</font>
20198      <font color = "red">0/1     ==>                  hsdrv_cnt  &lt;= 5'd 0 ;</font>
20199      <font color = "red">0/1     ==>          else if(hsdrv_cnt_en)</font>
20200      <font color = "red">0/1     ==>                  hsdrv_cnt  &lt;= hsdrv_cnt + 5'd 1 ;</font>
                   <font color = "red">==>  MISSING_ELSE</font>
20201                   end
20202                   assign o_hsrx_en        =  (test_hsrx_reg1[0] ? test_hsrx_reg1[1] : 
20203                                                   (soft_disconnect ? 1'b 0 : hs_mode_async)) ;
20204                   assign o_hsrx_sampler_enable =  (test_hsrx_reg1[2] ? test_hsrx_reg1[3] : 
20205                                                   (soft_disconnect ? 1'b 0 : ((bist_mode_hs | loopback_hs) ? 1'b 1 : 
20206                                                           ((hs_mode_async &amp; ~hsdrv_en_loc &amp; ~hsdrv_cnt_en &amp; ~hsdrv_en_loc_delay) &amp; suspendm)))) ;
20207                   always @(posedge hs_clock or negedge rstn_hs_clock)
20208                   begin
20209      1/1                  if(~rstn_hs_clock)
20210                   	  begin
20211                   
20212      1/1                          hsdrv_en_loc_delay  &lt;= 1'b 0 ;
20213                   	  end
20214                           else
20215                   	  begin
20216                   
20217      <font color = "red">0/1     ==>                  hsdrv_en_loc_delay &lt;= hsdrv_en_loc;</font>
20218                   	  end
20219                   end
20220                   assign o_hstx_en                =  (test_hstx_reg1[0] ? test_hstx_reg1[1] :  
20221                                                           (soft_disconnect ? 1'b 0 : ((hs_mode_async &amp; suspendm) | (~i_bist_mode_en &amp; bc_hstx_en)))) ;
20222                   assign o_hstx_en_delayed        =  (test_hstx_reg1[2] ? test_hstx_reg1[3] :  
20223                                                           (o_hstx_en &amp; hstx_en_delay_reached)) ;
20224                   assign chirp_mode_en            = host_mode ? (hs_mode &amp; ~termselect_sync &amp; chirp_mode_sie) 
20225                                                                   : (hs_mode &amp; termselect_sync &amp; ~loopback_hs) ;
20226                   assign o_chirp_mode_en          = (test_hstx_reg1[4] ? test_hstx_reg1[5] :  
20227                                                           (soft_disconnect ? 1'b 0 : chirp_mode_en)) ;
20228                   assign hspredrv_en_loc          = (test_hstx_reg2[0] ? test_hstx_reg2[1] :  
20229                                                           (soft_disconnect ? 1'b 0 : hspredrv_en)) ;
20230                   assign o_hspredrv_en            =  hspredrv_en_loc ;  
20231                   assign o_hstx_boost_deemp_off   =  test_hsrx_reg1[4] ? test_hsrx_reg1[5] : (xcvrselect == 2'b00) &amp;&amp; (opmode == 2'b10);
20232                   data_sync_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r #(.RESET_VALUE(1'b0)) c_udc_cntrl_hstx_reg2_2_sync (
20233                   .clock          (byte_clock) ,
20234                   .reset_n        (rstn_byte_clock) ,
20235                   .d_in           (test_hstx_reg2[2]) ,
20236                   .d_out          (test_hstx_reg2_2_sync)
20237                   );
20238                   data_sync_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r #(.RESET_VALUE(1'b0)) c_udc_cntrl_hstx_reg2_4_sync (
20239                   .clock          (byte_clock) ,
20240                   .reset_n        (rstn_byte_clock) ,
20241                   .d_in           (test_hstx_reg2[4]) ,
20242                   .d_out          (test_hstx_reg2_4_sync)
20243                   );
20244                   data_sync_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r #(.RESET_VALUE(1'b0)) c_udc_cntrl_hstx_en_d (
20245                   .clock          (usb2_1m_calib_clock) ,
20246                   .reset_n        (udc_bc_calib_rstn) ,
20247                   .d_in           (o_hstx_en) ,
20248                   .d_out          (hstx_en_sync)
20249                   );
20250                   data_sync_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r #(.RESET_VALUE(1'b0)) c_udc_cntrl_lsfstx_en_d (
20251                   .clock          (usb2_1m_calib_clock) ,
20252                   .reset_n        (rstn_refclock) ,
20253                   .d_in           (o_lsfstx_en) ,
20254                   .d_out          (lsfstx_en_sync)
20255                   );
20256                   assign hsdrv_en_loc = (test_hstx_reg2_2_sync ? test_hstx_reg2[3] : (soft_disconnect_sie ? 1'b 0 : hsdrv_en)) ;
20257                   assign hsddi_loc    = (test_hstx_reg2_4_sync ? test_hstx_reg2[5] : (soft_disconnect_sie ? 1'b 0 : (lane_reverse ? ~hsddi : hsddi))) ;
20258                   always @(posedge hs_clock or negedge rstn_hs_clock)
20259                   begin
20260      1/1                  if(~rstn_hs_clock)
20261                           begin
20262      1/1                          hsdrv_en_delay          &lt;= 1'b 0 ;
20263      1/1                          hsdrv_en_delay_d        &lt;= 1'b 0 ;
20264      1/1                          hsddi_delay             &lt;= 1'b 0 ;
20265      1/1                          hs_termination_on_ctrl  &lt;= 1'b 0 ;
20266                           end
20267                           else
20268                           begin
20269      <font color = "red">0/1     ==>                  hsdrv_en_delay          &lt;= hsdrv_en_loc ;</font>
20270      <font color = "red">0/1     ==>                  hsdrv_en_delay_d        &lt;= hsdrv_en_delay;</font>
20271      <font color = "red">0/1     ==>                  hsddi_delay             &lt;= hsddi_loc ;</font>
20272      <font color = "red">0/1     ==>                  hs_termination_on_ctrl  &lt;= hsdrv_en_delay ;</font>
20273                           end
20274                   end
20275                   assign o_hsdrv_en       =  hsdrv_en_delay ;
20276                   assign o_hsddi          =  hsddi_delay ;
20277                   always @(posedge usb2_1m_calib_clock or negedge udc_bc_calib_rstn)
20278                   begin
20279      1/1                  if(~udc_bc_calib_rstn)
20280      1/1                          hstx_en_d &lt;= 1'b 0 ;
20281                           else
20282      <font color = "red">0/1     ==>                  hstx_en_d &lt;= hstx_en_sync ;</font>
20283                   end
20284                   always @(posedge usb2_1m_calib_clock or negedge rstn_refclock)
20285                   begin
20286      1/1                  if(~rstn_refclock)
20287      1/1                          lsfstx_en_d &lt;= 1'b0;
20288                           else
20289      <font color = "red">0/1     ==>                  lsfstx_en_d &lt;= lsfstx_en_sync;</font>
20290                   end
20291                   assign posedge_lsfstx_en = ( lsfstx_en_sync &amp; ~lsfstx_en_d) ;
20292                   assign negedge_lsfstx_en = (~lsfstx_en_sync &amp;  lsfstx_en_d) ;
20293                   assign posedge_hstx_en = ( hstx_en_sync &amp; ~hstx_en_d) ;
20294                   assign negedge_hstx_en = (~hstx_en_sync &amp;  hstx_en_d) ;
20295                   always @(posedge usb2_1m_calib_clock or negedge rstn_refclock)
20296                   begin
20297      1/1                  if(~rstn_refclock)
20298      1/1                          lsfstx_delay_en &lt;= 1'b 0 ;
20299      <font color = "red">0/1     ==>          else if(negedge_lsfstx_en | txvalid_lsfstx_delay_reached)</font>
20300      <font color = "red">0/1     ==>                  lsfstx_delay_en &lt;= 1'b 0 ;</font>
20301      <font color = "red">0/1     ==>          else if(posedge_lsfstx_en)</font>
20302      <font color = "red">0/1     ==>                  lsfstx_delay_en &lt;= 1'b 1 ;</font>
                   <font color = "red">==>  MISSING_ELSE</font>
20303                   end
20304                   always @(posedge usb2_1m_calib_clock or negedge rstn_refclock)
20305                   begin
20306      1/1                  if(~rstn_refclock)
20307      1/1                          lsfstx_en_cnt &lt;= 4'd 0 ;
20308      <font color = "red">0/1     ==>          else if(negedge_lsfstx_en)</font>
20309      <font color = "red">0/1     ==>                  lsfstx_en_cnt &lt;= 4'd 0 ;</font>
20310      <font color = "red">0/1     ==>          else if(lsfstx_delay_en &amp; ~txvalid_lsfstx_delay_reached)</font>
20311      <font color = "red">0/1     ==>                  lsfstx_en_cnt &lt;= lsfstx_en_cnt + 6'd 1 ;</font>
                   <font color = "red">==>  MISSING_ELSE</font>
20312                   end
20313                   always @(posedge usb2_1m_calib_clock or negedge udc_bc_calib_rstn)
20314                   begin
20315      1/1                  if(~udc_bc_calib_rstn)
20316      1/1                          hstx_delay_en &lt;= 1'b 0 ;
20317      <font color = "red">0/1     ==>          else if(negedge_hstx_en | (hstx_en_delay_reached &amp; txvalid_hstx_delay_reached))</font>
20318      <font color = "red">0/1     ==>                  hstx_delay_en &lt;= 1'b 0 ;</font>
20319      <font color = "red">0/1     ==>          else if(posedge_hstx_en)</font>
20320      <font color = "red">0/1     ==>                  hstx_delay_en &lt;= 1'b 1 ;</font>
                   <font color = "red">==>  MISSING_ELSE</font>
20321                   end
20322                   always @(posedge usb2_1m_calib_clock or negedge udc_bc_calib_rstn)
20323                   begin
20324      1/1                  if(~udc_bc_calib_rstn)
20325      1/1                          hstx_en_cnt_5us &lt;= 5'd 0 ;
20326      <font color = "red">0/1     ==>          else if(negedge_hstx_en)</font>
20327      <font color = "red">0/1     ==>                  hstx_en_cnt_5us &lt;= 5'd 0 ;</font>
20328      <font color = "red">0/1     ==>          else if(hstx_delay_en &amp; ~(hstx_en_delay_reached &amp; txvalid_hstx_delay_reached))</font>
20329      <font color = "red">0/1     ==>                  hstx_en_cnt_5us &lt;= hstx_en_cnt_5us + 6'd 1 ;</font>
                   <font color = "red">==>  MISSING_ELSE</font>
20330                   end
20331                   always @(posedge usb2_1m_calib_clock or negedge udc_bc_calib_rstn)
20332                   begin
20333      1/1                  if(~udc_bc_calib_rstn)
20334      1/1                          hstx_en_delay_reached &lt;= 1'b 0 ;
20335      <font color = "red">0/1     ==>          else if(negedge_hstx_en)</font>
20336      <font color = "red">0/1     ==>                  hstx_en_delay_reached &lt;= 1'b 0 ;</font>
20337      <font color = "red">0/1     ==>          else if(hstx_en_cnt_5us == delay_threshold_5us)</font>
20338      <font color = "red">0/1     ==>                  hstx_en_delay_reached &lt;= 1'b 1 ;</font>
                   <font color = "red">==>  MISSING_ELSE</font>
20339                   end
20340                   assign txvalid_lsfstx_delay_reached = (test_txvalid_ungate[3:2] != 2'b11) ? (lsfstx_en_cnt == txvalid_ungate_lsfs_threshold) &amp; o_lsfstx_en : 1'b1;
20341                   assign txvalid_hstx_delay_reached = (test_txvalid_ungate[1:0] != 2'b11) ? (hstx_en_cnt_5us == txvalid_ungate_hs_threshold) &amp; o_hstx_en : 1'b1;
20342                   assign txvalid_ungate_delay_reached = (txvalid_hstx_delay_reached | txvalid_lsfstx_delay_reached);
20343                   data_sync_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r #(.RESET_VALUE(1'b0)) c_udc_cntrl_txvalid_ungate (
20344                   .clock          (sieclock) ,
20345                   .reset_n        (rstn_sieclock) ,
20346                   .d_in           (txvalid_ungate_delay_reached) ,
20347                   .d_out          (txvalid_ungate_sync)
20348                   );
20349                   assign txvalid_ungate = test_ana_powerup[0] ? 1'b1 : txvalid_ungate_sync;
20350                   assign o_txvalid = txvalid_ungate &amp; txvalid;
20351                   assign o_txvalidh = txvalid_ungate &amp; txvalidh;
20352                   assign bist_ana_powerup = test_ana_powerup[1] ? test_ana_powerup[2] : txvalid_ungate_sync;
20353                   always @*
20354                   begin
20355      1/1                  case(hstx_en_delay_threshold)
20356                           2'b 00:                         
20357      <font color = "red">0/1     ==>                  delay_threshold_5us = 5'd2 ;</font>
20358                           2'b 01:                         
20359      1/1                          delay_threshold_5us = 5'd2 ;
20360                           2'b 10:                         
20361      <font color = "red">0/1     ==>                  delay_threshold_5us = 5'd7;</font>
20362                           2'b 11:                         
20363      <font color = "red">0/1     ==>                  delay_threshold_5us = 5'd12 ;</font>
20364                           default:                                
20365      <font color = "red">0/1     ==>                  delay_threshold_5us = 5'd2 ;</font>
20366                           endcase
20367                   end
20368                   assign hstx_en_delay_threshold  = test_hstx_reg3[0] ? test_hstx_reg3[2:1] : 2'b 01 ;
20369                   always @*
20370                   begin
20371      1/1                  case(test_txvalid_ungate[1:0])
20372                           2'b 00:                         
20373      1/1                          txvalid_ungate_hs_threshold = 5'd18 ;
20374                           2'b 01:                         
20375      <font color = "red">0/1     ==>                  txvalid_ungate_hs_threshold = 5'd13 ;</font>
20376                           2'b 10:                         
20377      <font color = "red">0/1     ==>                  txvalid_ungate_hs_threshold = 5'd8;</font>
20378                           2'b 11:                         
20379      <font color = "red">0/1     ==>                  txvalid_ungate_hs_threshold = 5'd0 ;</font>
20380                           default:                                
20381      <font color = "red">0/1     ==>                  txvalid_ungate_hs_threshold = 5'd18 ;</font>
20382                           endcase
20383                   end
20384                   always @*
20385                   begin
20386      1/1                  case(test_txvalid_ungate[3:2])
20387                           2'b 00:                         
20388      1/1                          txvalid_ungate_lsfs_threshold = 4'd3 ;
20389                           2'b 01:                         
20390      <font color = "red">0/1     ==>                  txvalid_ungate_lsfs_threshold = 4'd8 ;</font>
20391                           2'b 10:                         
20392      <font color = "red">0/1     ==>                  txvalid_ungate_lsfs_threshold = 4'd13;</font>
20393                           2'b 11:                         
20394      <font color = "red">0/1     ==>                  txvalid_ungate_lsfs_threshold = 4'd0 ;</font>
20395                           default:                                
20396      <font color = "red">0/1     ==>                  txvalid_ungate_lsfs_threshold = 4'd3 ;</font>
20397                           endcase
20398                   end
20399                   assign o_lsfsrx_en      =  (test_lsfs_rx_reg[0] ? test_lsfs_rx_reg[1] : ((soft_disconnect | hs_mode_async) ? 1'b 0 : (sleepm &amp; suspendm))) ;
20400                   assign serx_chirp_en    = host_mode ? (hs_mode_async &amp; (opmode == 2'b 10)) : (hs_mode_async &amp; termselect) ; 
20401                   assign serx_en          = (fs_mode_async | ls_mode_async | serx_chirp_en | fs_mode_pre_async) ;
20402                   assign w_serx_poweroff  = i_bg_powergood &amp;&amp; cntrl_serx_en;
20403                   assign w_serx_bias_poweroff  = host_mode ? w_serx_poweroff : i_bg_powergood;
20404                   assign o_serx_en        =  test_lsfs_rx_reg[2] ? test_lsfs_rx_reg[3] : (test_serx_en_cntrl_opmode01 ? (serx_en &amp; w_serx_poweroff &amp; ~soft_disconnect) : (serx_en &amp; w_serx_poweroff));
20405                   assign o_serx_bias_en = test_serx_bias_en[0] ? test_serx_bias_en[1] : ((o_serx_en | i_bc_en | idpullup) &amp; w_serx_bias_poweroff &amp; ~soft_disconnect); 
20406                   assign o_fs_edge_sel    =  (test_lsfs_tx_reg1[0] ? test_lsfs_tx_reg1[1] : ((soft_disconnect | ls_mode_async) ? 1'b 0 : 1'b 1)) ;
20407                   assign lsfstx_en_loc    = fslsserialmode_sync ? (sleepm &amp; suspendm) : ((soft_disconnect | hs_mode_async) ? 1'b 0 : (sleepm &amp; suspendm)) ;
20408                   assign o_lsfstx_en      = (test_lsfs_tx_reg1[2] ? test_lsfs_tx_reg1[3] : lsfstx_en_loc) ;
20409                   data_sync_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r #(.RESET_VALUE(1'b0)) c_udc_cntrl_lsfs_tx_reg2_0_sync (
20410                   .clock          (byte_clock) ,
20411                   .reset_n        (rstn_byte_clock) ,
20412                   .d_in           (test_lsfs_tx_reg2[0]) ,
20413                   .d_out          (test_lsfs_tx_reg2_0_sync)
20414                   );
20415                   data_sync_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r #(.RESET_VALUE(1'b0)) c_udc_cntrl_lsfs_tx_reg2_2_sync (
20416                   .clock          (byte_clock) ,
20417                   .reset_n        (rstn_byte_clock) ,
20418                   .d_in           (test_lsfs_tx_reg2[2]) ,
20419                   .d_out          (test_lsfs_tx_reg2_2_sync)
20420                   );
20421                   data_sync_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r #(.RESET_VALUE(1'b0)) c_udc_cntrl_lsfs_tx_reg2_4_sync (
20422                   .clock          (byte_clock) ,
20423                   .reset_n        (rstn_byte_clock) ,
20424                   .d_in           (test_lsfs_tx_reg2[4]) ,
20425                   .d_out          (test_lsfs_tx_reg2_4_sync)
20426                   );
20427                   data_sync_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r #(.RESET_VALUE(1'b0)) c_udc_cntrl_hstx_reg2_6_sync (
20428                   .clock          (byte_clock) ,
20429                   .reset_n        (rstn_byte_clock) ,
20430                   .d_in           (test_hstx_reg2[6]) ,
20431                   .d_out          (test_hstx_reg2_6_sync)
20432                   );
20433                   assign lsfsdrv_en_loc   = (test_lsfs_tx_reg2_0_sync ? test_lsfs_tx_reg2[1] :
20434                                             ((soft_disconnect_sie | hs_mode_async) ? 1'b 0 : lsfsdrv_en)) ;
20435                   assign hs_termination_on = test_hstx_reg2_6_sync ? test_hstx_reg2[7] :
20436                                                   (host_mode ? (~termselect &amp; ~hs_termination_on_ctrl) : (~termselect &amp; hs_mode_async &amp; ~hs_termination_on_ctrl)) ;
20437                   assign assert_sezero_loc = (test_lsfs_tx_reg2_2_sync ? test_lsfs_tx_reg2[3] : 
20438                                              (soft_disconnect_sie ? 1'b 0 : lsfs_assert_sezero));
20439                   assign lsfs_ddi_loc     = (test_lsfs_tx_reg2_4_sync ? test_lsfs_tx_reg2[5] :
20440                                             ((soft_disconnect_sie | hs_mode_async) ? 1'b 0 : (lane_reverse ? ~lsfsddi : lsfsddi))) ;
20441                   always @(posedge byte_clock or negedge rstn_byte_clock)
20442                   begin
20443      1/1                  if(~rstn_byte_clock)
20444                           begin
20445      1/1                          assert_sezero_d &lt;= 1'b 0 ;
20446      1/1                          lsfs_ddi_d      &lt;= 1'b 0 ;
20447      1/1                          lsfsdrv_en_d    &lt;= 1'b 0 ;
20448                           end
20449                           else
20450                           begin
20451      <font color = "red">0/1     ==>                  assert_sezero_d &lt;= assert_sezero_loc ;</font>
20452      <font color = "red">0/1     ==>                  lsfs_ddi_d      &lt;= lsfs_ddi_loc ;</font>
20453      <font color = "red">0/1     ==>                  lsfsdrv_en_d    &lt;= lsfsdrv_en_loc ;</font>
20454                           end
20455                   end
20456                   assign o_lsfsdrv_en     =  (lsfstx_en_loc &amp; lsfsdrv_en_mux ) ;
20457                   assign o_assert_sezero  =  lsfs_assert_sezero_mux | hs_assert_sezero_mux;
20458                   assign o_lsfs_ddi       =  (lsfstx_en_loc &amp; lsfsddi_mux ) ;
20459                   always @(posedge usb2_1m_calib_clock or negedge primary_count_rstn)
20460                   begin
20461      1/1                  if(~primary_count_rstn)
20462      1/1                          q_out           &lt;= 19'd 0 ;
20463      <font color = "red">0/1     ==>          else if (autocal_enable)</font>
20464      <font color = "red">0/1     ==>                  q_out           &lt;= q_out + 19'd 1 ;</font>
                   <font color = "red">==>  MISSING_ELSE</font>
20465                   end
20466                   assign  primary_count_threshold = 19'd500000  ;
20467                   assign primary_count_reached = ( q_out == primary_count_threshold ) ;
20468                   always @(posedge usb2_1m_calib_clock or negedge usb2_calib_rstn)
20469                   begin
20470      1/1                  if(~usb2_calib_rstn)
20471      1/1                          primary_count_reached_d &lt;= 1'b 0 ;
20472                           else
20473      <font color = "red">0/1     ==>                  primary_count_reached_d &lt;= primary_count_reached ;</font>
20474                   end
20475                   assign pri_counter_reset = primary_count_reached_d | sec_counter_reached ;
20476                   always @(posedge usb2_1m_calib_clock or negedge usb2_calib_rstn)
20477                   begin
20478      1/1                  if(~usb2_calib_rstn)
20479      1/1                          sec_counter     &lt;= 8'd 0 ;
20480      <font color = "red">0/1     ==>          else if (sec_counter_reached)</font>
20481      <font color = "red">0/1     ==>                  sec_counter     &lt;= 8'd 0 ;</font>
20482      <font color = "red">0/1     ==>          else if (primary_count_reached)</font>
20483      <font color = "red">0/1     ==>                  sec_counter     &lt;= sec_counter + 8'd 1 ;</font>
                   <font color = "red">==>  MISSING_ELSE</font>
20484                   end
20485                   data_sync_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r c_tm_spc_sel (
20486                   .clock          (usb2_1m_calib_clock),
20487                   .reset_n        (usb2_calib_rstn),
20488                   .d_in           (test_hstx_reg3[3]),
20489                   .d_out          (tm_spc_sel)
20490                   );
20491                   assign spc_choice = tm_spc_sel ? test_hstx_reg3[6:4] : 3'd 2 ;
20492                   always @(*)
20493      1/1                  case (spc_choice)
20494                           3'd 0 :
20495      <font color = "red">0/1     ==>          sec_counter_threshold = 8'd 1 ;</font>
20496                           3'd 1 :
20497      <font color = "red">0/1     ==>          sec_counter_threshold = 8'd 1 ;</font>
20498                           3'd 2 :
20499      1/1                  sec_counter_threshold = 8'd 2 ;
20500                           3'd 3 :
20501      <font color = "red">0/1     ==>          sec_counter_threshold = 8'd 3 ;</font>
20502                           3'd 4 :
20503      <font color = "red">0/1     ==>          sec_counter_threshold = 8'd 4 ;</font>
20504                           3'd 5 :
20505      <font color = "red">0/1     ==>          sec_counter_threshold = 8'd 5 ;</font>
20506                           3'd 6 :
20507      <font color = "red">0/1     ==>          sec_counter_threshold = 8'd 6 ;</font>
20508                           3'd 7 :
20509      <font color = "red">0/1     ==>          sec_counter_threshold = 8'd 7 ;</font>
                   <font color = "red">==>  MISSING_DEFAULT</font>
20510                           endcase
20511                   assign sec_counter_reached = ( sec_counter == sec_counter_threshold ) ;
20512                   assign calib_spc_choice = sec_counter_reached ;
20513                   always @(posedge usb2_1m_calib_clock or negedge usb2_calib_rstn)
20514                   begin
20515      1/1                  if(~usb2_calib_rstn)
20516      1/1                          calib_spc_choice_d      &lt;= 1'b 0 ;
20517                           else
20518      <font color = "red">0/1     ==>                  calib_spc_choice_d      &lt;= calib_spc_choice ;</font>
20519                   end
20520                   assign posedge_calib_spc_choice = calib_spc_choice &amp; ~calib_spc_choice_d ;
20521                   data_sync_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r c_calib_trigger (
20522                   .clock          (usb2_1m_calib_clock),
20523                   .reset_n        (usb2_calib_rstn),
20524                   .d_in           (test_ana_block_en[7]),
20525                   .d_out          (tm_calib_trigger)
20526                   ) ;
20527                   always @(posedge usb2_1m_calib_clock or negedge usb2_calib_rstn)
20528                   begin
20529      1/1                  if(~usb2_calib_rstn)
20530      1/1                  tm_calib_trigger_d      &lt;= 1'b 0 ;
20531                           else
20532      <font color = "red">0/1     ==>          tm_calib_trigger_d      &lt;= tm_calib_trigger ;</font>
20533                   end
20534                   assign posedge_tm_calib_trigger = tm_calib_trigger &amp; ~tm_calib_trigger_d ;
20535                   assign calib_trigger = posedge_tm_calib_trigger | posedge_calib_spc_choice ;
20536                   always @(posedge usb2_1m_calib_clock or negedge usb2_calib_rstn)
20537                   begin
20538      1/1                  if(~usb2_calib_rstn)
20539      1/1                          calib_active_rst_cnt_en &lt;= 1'b 0 ;
20540      <font color = "red">0/1     ==>          else if (calib_active_rst_cnt_reached)</font>
20541      <font color = "red">0/1     ==>                  calib_active_rst_cnt_en &lt;= 1'b 0 ;</font>
20542      <font color = "red">0/1     ==>          else if (calib_trigger) </font>
20543      <font color = "red">0/1     ==>                  calib_active_rst_cnt_en &lt;= 1'b 1 ;</font>
                   <font color = "red">==>  MISSING_ELSE</font>
20544                   end
20545                   always @(posedge usb2_1m_calib_clock or negedge usb2_calib_rstn)
20546                   begin
20547      1/1                  if(~usb2_calib_rstn)
20548      1/1                          calib_active_rst_cnt    &lt;= 5'd 0 ;
20549      <font color = "red">0/1     ==>          else if (calib_trigger)</font>
20550      <font color = "red">0/1     ==>                  calib_active_rst_cnt    &lt;= 5'd 0 ;</font>
20551      <font color = "red">0/1     ==>          else if (calib_active_rst_cnt_en)</font>
20552      <font color = "red">0/1     ==>                  calib_active_rst_cnt    &lt;= calib_active_rst_cnt + 5'd 1 ;</font>
                   <font color = "red">==>  MISSING_ELSE</font>
20553                   end
20554                   data_sync_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r c_calib_act_rst_cnt_threshold_en (
20555                   .clock          (usb2_1m_calib_clock),
20556                   .reset_n        (usb2_calib_rstn),
20557                   .d_in           (test_calib_rstn_dt[0]),
20558                   .d_out          (calib_act_rst_cnt_threshold_en)
20559                   ) ;
20560                   assign calib_active_rst_cnt_threshold = calib_act_rst_cnt_threshold_en ? test_calib_rstn_dt[5:1] : 5'd 1 ;
20561                   assign calib_active_rst_cnt_reached = ( calib_active_rst_cnt == calib_active_rst_cnt_threshold ) ;
20562                   assign inv_calib_rstn_pulse = calib_active_rst_cnt_en ;
20563                   data_sync_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r c_autocal_enable(
20564                   .clock        (usb2_1m_calib_clock),
20565                   .reset_n      (usb2_calib_rstn),
20566                   .d_in         (test_ana_block_en[6]),
20567                   .d_out        (autocal_enable_n)
20568                   );
20569                   assign autocal_enable = ~autocal_enable_n;
20570                   always @(posedge usb2_1m_calib_clock or negedge usb2_calib_rstn)
20571                   begin
20572      1/1                if(~usb2_calib_rstn)
20573      1/1                        store_rescal_reg &lt;= 1'b 1 ;
20574      <font color = "red">0/1     ==>        else if(store_rescal)</font>
20575      <font color = "red">0/1     ==>                store_rescal_reg &lt;= 1'b 0 ;</font>
                   <font color = "red">==>  MISSING_ELSE</font>
20576                   end
20577                   always @(posedge usb2_1m_calib_clock or negedge usb2_calib_rstn)
20578                   begin
20579      1/1                if(~usb2_calib_rstn)
20580      1/1                        auto_store_rescal_reg &lt;= 1'b 1 ;
20581      <font color = "red">0/1     ==>        else if(~i_rescal_calib_done)</font>
20582      <font color = "red">0/1     ==>                auto_store_rescal_reg &lt;= 1'b 1 ;</font>
20583      <font color = "red">0/1     ==>        else if(store_rescal)</font>
20584      <font color = "red">0/1     ==>                auto_store_rescal_reg &lt;= 1'b 0 ;</font>
                   <font color = "red">==>  MISSING_ELSE</font>
20585                   end
20586                   assign store_rescal = autocal_enable ? (auto_store_rescal_reg &amp; i_rescal_calib_done) : (store_rescal_reg &amp; i_rescal_calib_done) ;
20587                   udc_calib_code_gen_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r #(.DEF_OFFSET(6'd 0), .p_code_len(p_calib_code_len), .rst_code(6'h20)) c_hscalib_code_gen (
20588                   .usb2_calib_clock               (usb2_1m_calib_clock),
20589                   .usb2_calib_rstn                (offset_correction_rstn),
20590                   .udc_bc_calib_rstn              (udc_bc_calib_rstn),
20591                   .store_rescal                   (store_rescal),
20592                   .i_usb2_rescal_calib_done       (i_rescal_calib_done),
20593                   .test_calib                     (test_hscalib_offset),
20594                   .i_usb2_rescal_calib_code       (i_res_calib_code),
20595                   .posedge_store_calib            (store_hscalib),
20596                   .afe_calib_code                 (afe_hscalib_code)
20597                   );
20598                   udc_calib_code_gen_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r #(.DEF_OFFSET(6'd 0), .p_code_len(p_calib_code_len), .rst_code(6'h20)) c_fscalib_code_gen (
20599                   .usb2_calib_clock               (usb2_1m_calib_clock),
20600                   .usb2_calib_rstn                (offset_correction_rstn),
20601                   .udc_bc_calib_rstn              (udc_bc_calib_rstn),
20602                   .store_rescal                   (store_rescal),
20603                   .i_usb2_rescal_calib_done       (i_rescal_calib_done),
20604                   .test_calib                     (test_fscalib_offset),
20605                   .i_usb2_rescal_calib_code       (i_res_calib_code),
20606                   .posedge_store_calib            (store_fscalib),
20607                   .afe_calib_code                 (afe_fscalib_code)
20608                   );
20609                   udc_calib_code_gen_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r #(.DEF_OFFSET(6'd0), .p_code_len(p_calib_code_len), .rst_code(6'h20)) c_bccalib_code_gen (
20610                   .usb2_calib_clock               (usb2_1m_calib_clock),
20611                   .usb2_calib_rstn                (offset_correction_rstn),
20612                   .udc_bc_calib_rstn              (udc_bc_calib_rstn),
20613                   .store_rescal                   (store_rescal),
20614                   .i_usb2_rescal_calib_done       (i_rescal_calib_done),
20615                   .test_calib                     (test_bccalib_offset),
20616                   .i_usb2_rescal_calib_code       (i_res_calib_code),
20617                   .posedge_store_calib            (store_bccalib),
20618                   .afe_calib_code                 (afe_bccalib_code)
20619                   );
20620                   data_sync_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r #(.RESET_VALUE(1'b0)) c_r_tune_fscalib_sync (
20621                   .clock          (hs_clock) ,
20622                   .reset_n        (rstn_hs_clock) ,
20623                   .d_in           (store_fscalib) ,
20624                   .d_out          (fscalib_hssync)
20625                   );
20626                   data_sync_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r #(.RESET_VALUE(1'b0)) c_r_tune_hscalib_sync (
20627                   .clock          (hs_clock) ,
20628                   .reset_n        (rstn_hs_clock) ,
20629                   .d_in           (store_hscalib) ,
20630                   .d_out          (hscalib_hssync)
20631                   );
20632                   data_sync_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r #(.RESET_VALUE(1'b0)) c_n_tune_hscalib_sync (
20633                   .clock          (hs_clock) ,
20634                   .reset_n        (rstn_hs_clock) ,
20635                   .d_in           (store_bccalib) ,
20636                   .d_out          (bccalib_hssync)
20637                   );
20638                   always @(posedge hs_clock or negedge rstn_hs_clock)
20639                   begin
20640      1/1                  if(~rstn_hs_clock)
20641                           begin
20642      1/1                          fscalib_hssync_d &lt;= 1'b 0 ;
20643      1/1                          hscalib_hssync_d &lt;= 1'b 0 ;
20644      1/1                          bccalib_hssync_d &lt;= 1'b 0 ;
20645                           end
20646                           else
20647                           begin
20648      <font color = "red">0/1     ==>                  fscalib_hssync_d &lt;= fscalib_hssync ;</font>
20649      <font color = "red">0/1     ==>                  hscalib_hssync_d &lt;= hscalib_hssync ;</font>
20650      <font color = "red">0/1     ==>                  bccalib_hssync_d &lt;= bccalib_hssync ;</font>
20651                           end
20652                   end
20653                   assign negedge_bccalib_pulse = (~bccalib_hssync) &amp; bccalib_hssync_d ;
20654                   assign negedge_fscalib_pulse = (~fscalib_hssync) &amp; fscalib_hssync_d ;
20655                   assign negedge_hscalib_pulse = (~hscalib_hssync) &amp; hscalib_hssync_d ;
20656                   data_sync_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r c_suspendm_sync (
20657                   .reset_n        (rstn_hs_clock),
20658                   .clock          (hs_clock),
20659                   .d_in           (ONE),
20660                   .d_out          (suspendm_sync)
20661                   );
20662                   always @(posedge hs_clock or negedge rstn_hs_clock)
20663                   begin
20664      1/1                  if(~rstn_hs_clock)
20665      1/1                          suspendm_init   &lt;= 1'b 0 ;
20666      <font color = "red">0/1     ==>          else if (suspendm_sync)</font>
20667      <font color = "red">0/1     ==>                  suspendm_init   &lt;= 1'b 1 ;</font>
                   <font color = "red">==>  MISSING_ELSE</font>
20668                   end
20669                   always @(posedge hs_clock or negedge rstn_hs_clock)
20670                   begin
20671      1/1                  if(~rstn_hs_clock)
20672                           begin
20673      1/1                          suspend_init_d  &lt;= 1'b 0 ;
20674      1/1                          suspend_init_2d &lt;= 1'b 0 ;
20675                           end
20676                           else
20677                           begin
20678      <font color = "red">0/1     ==>                  suspend_init_d  &lt;= suspendm_init ;</font>
20679      <font color = "red">0/1     ==>                  suspend_init_2d &lt;= suspend_init_d ;</font>
20680                           end
20681                   end
20682                   assign posedge_suspendm_init = (~suspend_init_d &amp; suspendm_init) ;
20683                   assign posedge_suspendm_init_d = (~suspend_init_2d &amp; suspend_init_d) ;
20684                   always @(posedge hs_clock or negedge rstn_hs_clock)
20685                   begin
20686      1/1                  if(~rstn_hs_clock)
20687      1/1                          squelch_cnt     &lt;= 2'd 0 ;
20688      <font color = "red">0/1     ==>          else if(~(squelch &amp; squelch_mask))</font>
20689      <font color = "red">0/1     ==>                  squelch_cnt     &lt;= 2'd 0 ;</font>
20690      <font color = "red">0/1     ==>          else if(~squelch_cnt_reached)</font>
20691      <font color = "red">0/1     ==>                  squelch_cnt     &lt;= squelch_cnt + 2'd 1 ;</font>
                   <font color = "red">==>  MISSING_ELSE</font>
20692                   end
20693                   data_sync_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r c_squelch_cnt_threshold_en(
20694                   .clock          (hs_clock),
20695                   .reset_n        (rstn_hs_clock),
20696                   .d_in           (test_squelch_count_idle[0]),
20697                   .d_out          (squelch_cnt_threshold_en)
20698                   );
20699                   assign squelch_cnt_threshold = squelch_cnt_threshold_en ? test_squelch_count_idle[2:1] : 2'd 3 ;
20700                   assign squelch_cnt_reached = (squelch_cnt == squelch_cnt_threshold) ;
20701                   always @(posedge hs_clock or negedge rstn_hs_clock)
20702                   begin
20703      1/1                  if(~rstn_hs_clock)
20704      1/1                          squelch_cnt_reached_d   &lt;= 1'b 0 ;
20705                           else
20706      <font color = "red">0/1     ==>                  squelch_cnt_reached_d   &lt;= squelch_cnt_reached ;</font>
20707                   end
20708                   assign posedge_squelch = squelch_cnt_reached &amp; (~squelch_cnt_reached_d) ;
20709                   data_sync_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r #(.RESET_VALUE(1'b0)) c_lsfsdrv_en_mux_sync (
20710                   .clock          (hs_clock) ,
20711                   .reset_n        (rstn_hs_clock) ,
20712                   .d_in           (lsfsdrv_en_mux) ,
20713                   .d_out          (lsfsdrv_en_mux_sync)
20714                   );
20715                   always @(posedge hs_clock or negedge rstn_hs_clock)
20716                   begin
20717      1/1                  if(~rstn_hs_clock)
20718      1/1                          lsfsdrv_en_mux_sync_d   &lt;= 1'b 0 ;
20719                           else
20720      <font color = "red">0/1     ==>                  lsfsdrv_en_mux_sync_d   &lt;= lsfsdrv_en_mux_sync ;</font>
20721                   end
20722                   assign negedge_lsfsdrv_en = (~lsfsdrv_en_mux_sync) &amp; lsfsdrv_en_mux_sync_d ;
20723                   assign fslsserial_sezero = (~tx_enable_n &amp; tx_se0) ;
20724                   data_sync_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r #(.RESET_VALUE(1'b0)) c_fslsserial_sezero_sync (
20725                   .clock          (hs_clock) ,
20726                   .reset_n        (rstn_hs_clock) ,
20727                   .d_in           (fslsserial_sezero) ,
20728                   .d_out          (fslsserial_sezero_sync)
20729                   );
20730                   always @(posedge sieclock or negedge rstn_sieclock)
20731                   begin
20732      1/1                  if(~rstn_sieclock)
20733      1/1                  hs_termination_on_sync  &lt;= 1'b 0 ;
20734                           else 
20735      <font color = "red">0/1     ==>          hs_termination_on_sync  &lt;= hs_termination_on ;</font>
20736                   end
20737                   assign fsls_mode_sezero = fslsserialmode_sync ? fslsserial_sezero_sync : hs_termination_on_sync ;
20738                   always @(posedge hs_clock or negedge rstn_hs_clock)
20739                   begin
20740      1/1                  if(~rstn_hs_clock)
20741      1/1                          fsls_mode_sezero_d      &lt;= 1'b 0 ;
20742                           else
20743      <font color = "red">0/1     ==>                  fsls_mode_sezero_d      &lt;= fsls_mode_sezero ;</font>
20744                   end
20745                   assign negedge_fsls_mode_sezero = (~fsls_mode_sezero) &amp; fsls_mode_sezero_d ;
20746                   assign idle_line = hs_mode ? (posedge_squelch) : (negedge_lsfsdrv_en | negedge_fsls_mode_sezero) ;
20747                   assign fslsser_rpu2_en  = (fslsserialmode_sync) ? idle_rpu_enable : 1'd 0 ;
20748                   always @(posedge hs_clock or negedge rstn_hs_clock)
20749                   begin
20750      1/1                  if(~rstn_hs_clock)
20751      1/1                          rescalib_code_state     &lt;= CALIB_DONE_WAIT ;
20752                           else
20753      <font color = "red">0/1     ==>                  rescalib_code_state     &lt;= rescalib_code_next_state ;</font>
20754                   end             
20755                   always @(*)
20756                   begin
20757      1/1                  case(rescalib_code_state)
20758                           CALIB_DONE_WAIT:
20759                           begin
20760      1/1                          if(negedge_fscalib_pulse | negedge_bccalib_pulse | negedge_hscalib_pulse | posedge_suspendm_init)
20761      <font color = "red">0/1     ==>                  rescalib_code_next_state = IDLE_WAIT ;</font>
20762                                   else
20763      1/1                          rescalib_code_next_state = CALIB_DONE_WAIT ;
20764                           end
20765                           IDLE_WAIT:
20766                           begin
20767      <font color = "red">0/1     ==>                  if(idle_line | posedge_suspendm_init_d)</font>
20768      <font color = "red">0/1     ==>                  rescalib_code_next_state = GENERATE_STORE_PULSE ;</font>
20769                                   else
20770      <font color = "red">0/1     ==>                  rescalib_code_next_state = IDLE_WAIT ;</font>
20771                           end
20772                           GENERATE_STORE_PULSE:
20773                           begin
20774      <font color = "red">0/1     ==>                  if(rst_autocal_store)</font>
20775      <font color = "red">0/1     ==>                     rescalib_code_next_state = CALIB_DONE_WAIT ;</font>
20776                                   else
20777      <font color = "red">0/1     ==>                     rescalib_code_next_state = GENERATE_STORE_PULSE ;</font>
20778                           end
20779                           default:
20780      <font color = "red">0/1     ==>                  rescalib_code_next_state = CALIB_DONE_WAIT ;</font>
20781                           endcase
20782                   end
20783                   assign autocal_store = (rescalib_code_state == GENERATE_STORE_PULSE) ;
20784                   always @(posedge hs_clock or negedge xcvr_sie_rstn)
20785                   begin
20786      1/1                  if(~xcvr_sie_rstn)
20787                           begin
20788      1/1                          autocal_fscalib_code     &lt;= 6'b 100000 ;
20789      1/1                          autocal_hscalib_code     &lt;= 6'b 100000 ;
20790      1/1                          autocal_bccalib_code     &lt;= 6'b 100000 ;
20791      1/1                          rst_autocal_store        &lt;= 1'b0;
20792                           end
20793      <font color = "red">0/1     ==>          else if(autocal_store)</font>
20794                           begin
20795      <font color = "red">0/1     ==>                  autocal_fscalib_code    &lt;= afe_fscalib_code ;</font>
20796      <font color = "red">0/1     ==>                  autocal_hscalib_code    &lt;= afe_hscalib_code ;</font>
20797      <font color = "red">0/1     ==>                  autocal_bccalib_code    &lt;= afe_bccalib_code ;</font>
20798      <font color = "red">0/1     ==>                  rst_autocal_store       &lt;= 1'b1;</font>
20799                           end
20800                           else
20801      <font color = "red">0/1     ==>                  rst_autocal_store       &lt;= 1'b0;</font>
20802                   end
20803                   data_sync_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r #(.RESET_VALUE(1'b0)) c_ted_calib_done_sync (
20804                   .clock          (refclock) ,
20805                   .reset_n        (rstn_refclock) ,
20806                   .d_in           (i_ted_calib_done) ,
20807                   .d_out          (ted_calib_done)
20808                   );
20809                   data_sync_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r #(.RESET_VALUE(1'b0)) c_hsrx_sampler_calib_done_sync (
20810                   .clock          (refclock) ,
20811                   .reset_n        (rstn_refclock) ,
20812                   .d_in           (i_hsrx_sampler_calib_done) ,
20813                   .d_out          (hsrx_sampler_calib_done)
20814                   );
20815                   assign all_calib_done   = (hsrx_sampler_calib_done &amp;
20816                                              ted_calib_done          &amp;
20817                                              pll_coarse_code_done    
20818                                             ) ;
20819                   always @(*)
20820                   begin
20821      1/1                  if(!suspendm)
20822      <font color = "red">0/1     ==>          case (powerdown)</font>
20823                                   2'b 00:  
20824                                   begin   
20825      <font color = "red">0/1     ==>                                  bg_en                   = 1'b 1 ;</font>
20826      <font color = "red">0/1     ==>                                  cntrl_serx_en           = 1'b 1 ;       </font>
20827      <font color = "red">0/1     ==>                                  afe_suspendm            = 1'b 0 ; </font>
20828      <font color = "red">0/1     ==>                                  afe_clipper_en          = 1'b 1 ;</font>
20829      <font color = "red">0/1     ==>                                  otgc_vbusvalid_en       = 1'b 1 ;</font>
20830      <font color = "red">0/1     ==>                                  otgc_absvalid_en        = 1'b 1 ;</font>
20831      <font color = "red">0/1     ==>                                  pull_up_en              = (host_mode) ? 1'b 0 : 1'b 1 ;</font>
20832                                   end
20833                                   2'b 01:  
20834                                   begin
20835      <font color = "red">0/1     ==>                                  bg_en                   = 1'b 1 ;</font>
20836      <font color = "red">0/1     ==>                                  cntrl_serx_en           = 1'b 1 ;       </font>
20837      <font color = "red">0/1     ==>                                  afe_suspendm            = 1'b 0 ;</font>
20838      <font color = "red">0/1     ==>                                  afe_clipper_en          = 1'b 1 ;</font>
20839      <font color = "red">0/1     ==>                                  otgc_vbusvalid_en       = 1'b 1 ;</font>
20840      <font color = "red">0/1     ==>                                  otgc_absvalid_en        = 1'b 1 ;</font>
20841      <font color = "red">0/1     ==>                                  pull_up_en              = (host_mode) ? 1'b 0 : 1'b 1 ;</font>
20842                                   end
20843                                   2'b 10:  
20844                                   begin
20845      <font color = "red">0/1     ==>                                  bg_en                   = 1'b 1 ;</font>
20846      <font color = "red">0/1     ==>                                  cntrl_serx_en           = 1'b 1 ;       </font>
20847      <font color = "red">0/1     ==>                                  afe_suspendm            = 1'b 0 ; </font>
20848      <font color = "red">0/1     ==>                                  afe_clipper_en          = 1'b 1 ;</font>
20849      <font color = "red">0/1     ==>                                  otgc_vbusvalid_en       = 1'b 0 ;</font>
20850      <font color = "red">0/1     ==>                                  otgc_absvalid_en        = 1'b 0 ;</font>
20851      <font color = "red">0/1     ==>                                  pull_up_en              = (host_mode) ? 1'b 0 : 1'b 1 ;</font>
20852                                   end
20853                                   2'b 11:  
20854                                   begin
20855      <font color = "red">0/1     ==>                                  bg_en                   = (host_mode) ? 1'b 0 : 1'b 1 ;</font>
20856      <font color = "red">0/1     ==>                                  cntrl_serx_en           = 1'b 0 ;       </font>
20857      <font color = "red">0/1     ==>                                  afe_suspendm            = 1'b 0 ;</font>
20858      <font color = "red">0/1     ==>                                  afe_clipper_en          = 1'b 0 ;</font>
20859      <font color = "red">0/1     ==>                                  otgc_vbusvalid_en       = (host_mode) ? 1'b 0 : (test_hsrx_reg2[7] ? 1'b1 : 1'b0);</font>
20860      <font color = "red">0/1     ==>                                  otgc_absvalid_en        = (host_mode) ? 1'b 0 : 1'b 1 ;</font>
20861      <font color = "red">0/1     ==>                                  pull_up_en              = 1'b 0 ;</font>
20862                                   end
                   <font color = "red">==>  MISSING_DEFAULT</font>
20863                           endcase
20864                           else
20865      1/1                  if (sleepm)      
20866                                   begin
20867      1/1                                          bg_en                   = 1'b 1 ;
20868      1/1                                          cntrl_serx_en           = 1'b 1 ;       
20869      1/1                                          afe_suspendm            = 1'b 1 ;
20870      1/1                                          afe_clipper_en          = 1'b 1 ;
20871      1/1                                          otgc_vbusvalid_en       = 1'b 1 ;
20872      1/1                                          otgc_absvalid_en        = 1'b 1 ;
20873      1/1                                          pull_up_en              = (host_mode) ? 1'b 0 : 1'b 1 ;
20874                                   end
20875                           else             
20876                                   begin
20877      1/1                                          bg_en                   = 1'b 1 ;
20878      1/1                                          cntrl_serx_en           = 1'b 1 ;       
20879      1/1                                          afe_suspendm            = 1'b 0 ;
20880      1/1                                          afe_clipper_en          = 1'b 1 ;
20881      1/1                                          otgc_vbusvalid_en       = 1'b 1 ;
20882      1/1                                          otgc_absvalid_en        = 1'b 1 ;
20883      1/1                                          pull_up_en              = (host_mode) ? 1'b 0 : 1'b 1 ;
20884                                   end
20885                   end
20886                   assign o_afe_suspendm_rx        = ( test_ana_block_en[0]? test_ana_block_en[1] : afe_suspendm) ;    
20887                   assign o_afe_suspendm_tx        = ( test_ana_block_en[0]? test_ana_block_en[1] : afe_suspendm) ;    
20888                   assign o_otgc_vbusvalid_en      = ( test_ana_block_en[2]? test_ana_block_en[3] : otgc_vbusvalid_en) ;
20889                   assign o_otgc_absvalid_en       = ( test_ana_block_en[4]? test_ana_block_en[5] : otgc_absvalid_en) ;
20890                   assign o_bg_pd                  = test_lsfs_rx_reg[6] ? test_lsfs_rx_reg[7] : ((pll_standalone | pll_clkon | i_bist_mode_en) ? 1'b0 : (bg_en ? 1'b0 : ~hs_clock_gate_ack ));
20891                   assign o_bg_pd_bg_ok            = test_lsfs_rx_reg[4] ? test_lsfs_rx_reg[5] : ((pll_standalone | pll_clkon | i_bist_mode_en) ? 1'b0 : (bg_en ? 1'b0 : ~hs_clock_gate_ack ));
20892                   assign o_afe_clipper_en         = test_clipper_en[0]? test_clipper_en[1] : afe_clipper_en;
20893                   assign o_afe_fscalib_code       = test_fscalib[0] ? test_fscalib[6:1] :(autocal_enable ? autocal_fscalib_code : afe_fscalib_code) ;                   
20894                   assign o_afe_hscalib_code       = test_hscalib[0] ? test_hscalib[6:1] :(autocal_enable ? autocal_hscalib_code : afe_hscalib_code) ;                   
20895                   assign o_afe_bccalib_code       = test_bccalib[0] ? test_bccalib[6:1] :(autocal_enable ? autocal_bccalib_code : afe_bccalib_code) ;
20896                   assign debug_hscalib_code       = o_afe_hscalib_code;
20897                   assign debug_fscalib_code       = o_afe_fscalib_code;
20898                   assign debug_bccalib_code       = o_afe_bccalib_code;
20899                   assign afeif_hsrx_rec_clk               = udc_hsrx_rec_clk ; 
20900                   assign afeif_hsrx_rec_data              = hssi_mode ? (hsrx_rec_data) : 1'b 0 ;  
20901                   assign afeif_hsrx_rec_data_valid        = hssi_mode ? (i_afe_hsrx_rec_data_valid) : 1'b 0 ;
20902                   assign afeif_hsrx_rec_decision_error    = hssi_mode ? (i_afe_hsrx_rec_decision_error) : 1'b 0 ;
20903                   assign hssi_squelch                     = hssi_mode ? ( ~squelch_mask ? 1'b 0 : i_ted_squelch_ana) : 1'b 1 ;
20904                   assign utmi_hsrx_rec_data               = hssi_mode ? 1'b 0 : (hsrx_rec_data) ;  
20905                   assign utmi_hsrx_rec_data_valid         = hssi_mode ? 1'b 0 : (i_afe_hsrx_rec_data_valid) ;
20906                   assign utmi_hsrx_rec_decision_error     = hssi_mode ? 1'b 0 : (i_afe_hsrx_rec_decision_error) ;
20907                   assign utmi_ted_squelch_ana             = hssi_mode ? 1'b 1 : ( ~squelch_mask ? 1'b 1 : i_ted_squelch_ana) ;
20908                   assign hsddi                            = hssi_mode ? afeif_hsddi               : utmi_hsddi              ; 
20909                   assign hsdrv_en                         = hssi_mode ? afeif_hsdrv_en            : utmi_hsdrv_en           ; 
20910                   assign hspredrv_en                      = hssi_mode ? afeif_hspredrv_en         : utmi_hspredrv_en        ; 
20911                   assign afeif_lsfsddi                    = (tx_enable_n ? 1'b 0 : tx_dat) ;
20912                   assign lsfsddi_mux                      = fslsserialmode_sync ? ( lane_reverse ? ~afeif_lsfsddi : afeif_lsfsddi) : lsfs_ddi_d ;
20913                   assign lsfsdrv_en_mux                   = fslsserialmode_sync ? ~tx_enable_n : lsfsdrv_en_d ;
20914                   assign lsfs_assert_sezero_mux           = fslsserialmode_sync ? (~tx_enable_n &amp; tx_se0) : (assert_sezero_d ) ;
20915                   assign hs_assert_sezero_mux             = hs_termination_on ;
20916                   AFEPHY_TXFIFO_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r c_afephy_txfifo (
20917                   .rst480                 (rstn_hs_clock        ),
20918                   .clk480                 (hs_clock             ),
20919                   .tx_clk240              (afeif_tx_clk240      ),
20920                   .tx_data_hs             (afeif_tx_data_hs     ),
20921                   .tx_enable_hs           (afeif_tx_enable_hs   ),
20922                   .hs_current_en          (afeif_hs_current_en  ),
20923                   .hsddi                  (afeif_hsddi          ),
20924                   .hsdrv_en               (afeif_hsdrv_en       ),
20925                   .hspredrv_en            (afeif_hspredrv_en    ),
20926                   .testmode               (scan_mode            )
20927                   );
20928                   AFEPHY_CDRRXWRAP_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r c_afephy_cdrrxwrap (
20929                   .rst480                         (rstn_hs_clock                  ),
20930                   .clk480                         (hs_clock                       ),
20931                   .afe_hsrx_rec_clk               (afeif_hsrx_rec_clk             ),
20932                   .afe_hsrx_rec_data              (afeif_hsrx_rec_data            ),
20933                   .afe_hsrx_rec_data_valid        (afeif_hsrx_rec_data_valid      ),
20934                   .afe_hsrx_rec_decision_error    (afeif_hsrx_rec_decision_error  ),
20935                   .rx_clk120                      (afeif_rx_clk120                ),
20936                   .rx_data_hs                     (afeif_rx_data_hs               ),
20937                   .rx_valid_hs                    (afeif_rx_valid_hs              ),
20938                   .rx_error_hs                    (afeif_rx_error_hs              ),
20939                   .testmode                       (scan_mode                      )
20940                   );
20941                   assign hssi_ded_ana     = hssi_mode ? i_ded_ana : 1'b0 ;
20942                   assign hssi_chirp_data  = hssi_mode ? hsrx_diff_data : 1'b0 ; 
20943                   assign hssi_rxerror     = hssi_mode ? afeif_rx_error_hs : 1'b0 ; 
20944                   assign hssi_rx_clockout = hssi_mode ? afeif_rx_clk120 : 1'b0;
20945                   assign hssi_dataout     = hssi_mode ? afeif_rx_data_hs : 4'b0;
20946                   assign hssi_rxvalid     = hssi_mode ? afeif_rx_valid_hs : 1'b0;
20947                   assign tx_ted_on                        = hssi_mode ? hssi_ted_en : 1'd 0 ;
20948                   assign afeif_tx_clk240                  = tx_clockin ;
20949                   assign afeif_tx_data_hs                 = hssi_mode ? hssi_datain : 2'd 0 ;
20950                   assign afeif_tx_enable_hs               = hssi_mode ? hssi_txvalid : 2'd 0 ;
20951                   assign afeif_hs_current_en              = hssi_mode ? hssi_tx_enable : 1'd 0 ;
20952                   always @(*)
20953                   begin
20954      1/1                  case (test_spare_out[3:0])
20955                           4'd 0:  
20956      1/1                          o_usb2_phy_spare = {8'd 0} ;
20957                           4'd 1:  
20958      <font color = "red">0/1     ==>                  o_usb2_phy_spare = {udc_hsrx_rec_clk, i_afe_hsrx_rec_data, i_afe_hsrx_rec_data_valid, i_afe_hsrx_rec_decision_error, i_afe_hsrx_diff_data, i_ted_squelch_ana, i_ded_ana, idle_line} ;</font>
20959                           4'd 2:  
20960      <font color = "red">0/1     ==>                  o_usb2_phy_spare = {1'd0, raw_squelch_ana, utmi_hsrx_rec_data, utmi_hsrx_rec_data_valid, hs_eb_data, hs_eb_data_valid, debug_hs_eop_condition, debug_no_eop} ;</font>
20961                           4'd 3:  
20962      <font color = "red">0/1     ==>                  o_usb2_phy_spare = {o_hsddi, o_hsdrv_en, o_hspredrv_en, o_assert_sezero, i_ded_ana, o_ted_en, squelch_mask, o_hsrx_sampler_enable} ;</font>
20963                           4'd 4:  
20964      <font color = "red">0/1     ==>                  o_usb2_phy_spare = {o_ted_en, i_ded_ana, ted_down_time, tx_squelch_cnt_en, tx_eop_start, deassert_ted_down_time, i_ted_squelch_ana, o_ed_en} ;</font>
20965                           4'd 5:  
20966      <font color = "red">0/1     ==>                  o_usb2_phy_spare = {filter_cnt_en, lsfs_hostdisconnect, i_afe_lsfsrx_ana, i_afe_rxdp_ana, i_afe_rxdm_ana, se0_detected, idle_line, o_serx_en} ;</font>
20967                           4'd 6:  
20968      <font color = "red">0/1     ==>                  o_usb2_phy_spare = {o_lsfsdrv_en, o_lsfs_ddi, o_assert_sezero, o_chirp_mode_en, o_lsfstx_en, o_hstx_en, dprpu2_en, dmrpu2_en} ;</font>
20969                           4'd 7:  
20970      <font color = "red">0/1     ==>                  o_usb2_phy_spare = {2'd0, o_pll_pso, o_pll_pso_delay, o_pll_pd, o_pll_standby, o_pll_ldo_core_en, o_pll_ldo_ref_en} ;</font>
20971                           4'd 8:  
20972      <font color = "red">0/1     ==>                  o_usb2_phy_spare = i_cdr_test_digout ;</font>
20973                           4'd 9:  
20974      <font color = "red">0/1     ==>                  o_usb2_phy_spare = {store_rescal, posedge_suspendm_init, posedge_suspendm_init_d, negedge_fscalib_pulse, negedge_hscalib_pulse, negedge_bccalib_pulse, idle_line, autocal_store} ;</font>
20975                           4'd 10:  
20976      <font color = "red">0/1     ==>                  o_usb2_phy_spare = {rescalib_code_state, calib_trigger, i_rescal_calib_done, primary_count_reached_d, pri_counter_reset, sec_counter_reached, inv_calib_rstn_pulse} ;</font>
20977                           4'd 11:  
20978      <font color = "red">0/1     ==>                  o_usb2_phy_spare = {1'b0, bg_en, cntrl_serx_en, afe_suspendm, afe_clipper_en, otgc_vbusvalid_en, otgc_absvalid_en, pull_up_en} ;</font>
20979                           4'd 12:  
20980      <font color = "red">0/1     ==>                  o_usb2_phy_spare = {debug_bc_state[3:0], bc_delay_cnt_reached_10us, bc_delay_reached, i_rid_float_a_comp_sts, i_rid_b_c_comp_sts} ;</font>
20981                           default:
20982      1/1                          o_usb2_phy_spare = {8'd 0} ;
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod679.html" >udc_cntrl_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s4"><td class="lf">Conditions</td><td>327</td><td>139</td><td>42.51</td></tr>
<tr class="s4"><td class="lf">Logical</td><td>327</td><td>139</td><td>42.51</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       19736
 EXPRESSION (lane_reverse ? ((~i_afe_hsrx_rec_data)) : i_afe_hsrx_rec_data)
             ------1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       19737
 EXPRESSION (lane_reverse ? ((~i_afe_hsrx_diff_data)) : i_afe_hsrx_diff_data)
             ------1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       19738
 EXPRESSION (fslsserialmode_sync ? 1'b0 : (lane_reverse ? ((~i_afe_lsfsrx_ana)) : i_afe_lsfsrx_ana))
             ---------1---------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       19738
 SUB-EXPRESSION (lane_reverse ? ((~i_afe_lsfsrx_ana)) : i_afe_lsfsrx_ana)
                 ------1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       19781
 EXPRESSION (soft_disconnect ? 1'b0 : ((loopback_hs | (xcvrselect == 2'b0))))
             -------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       19785
 EXPRESSION (soft_disconnect_sie ? 1'b0 : ((loopback_hs | (xcvrselect_sync == 2'b0))))
             ---------1---------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       19786
 EXPRESSION (soft_disconnect_sie ? 1'b0 : ((loopback_hs | (xcvrselect_sync_3d == 2'b0))))
             ---------1---------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       19787
 EXPRESSION (soft_disconnect_sie ? 1'b0 : ((loopback_fs | (xcvrselect_sync == 2'b1))))
             ---------1---------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       19788
 EXPRESSION (soft_disconnect_sie ? 1'b0 : ((loopback_ls | (xcvrselect_sync == 2'b10))))
             ---------1---------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       19789
 EXPRESSION (soft_disconnect_sie ? 1'b0 : (xcvrselect_sync == 2'b11))
             ---------1---------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       19791
 EXPRESSION ((dppulldown == 1'b0) ? 1'b1 : 1'b0)
             ----------1---------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       19792
 EXPRESSION (test_hostdiscon_rst_reg[0] ? test_hostdiscon_rst_reg[1] : device_mode_dp)
             -------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       19794
 EXPRESSION (host_mode ? host_opmode : dev_opmode)
             ----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       19883
 EXPRESSION (((hs_mode &amp; databus)) ? squelch_extended : squelch)
             ----------1----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       19887
 EXPRESSION (((squelch_mask &amp; squelch_fin)) ? LINESTATE_SE0 : LINESTATE_J)
             ---------------1--------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       19890
 EXPRESSION (squelch_shrunk ? LINESTATE_SE0 : (hsrx_diff_data_sync ? LINESTATE_J : LINESTATE_K))
             -------1------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       19890
 SUB-EXPRESSION (hsrx_diff_data_sync ? LINESTATE_J : LINESTATE_K)
                 ---------1---------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       19916
 EXPRESSION (ls_mode ? (test_linestate_ls_cnt_en ? test_linestate_ls_cnt : 8'd124) : (test_linestate_fs_cnt_en ? ({3'b0, test_linestate_fs_cnt}) : 8'd16))
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       19916
 SUB-EXPRESSION (test_linestate_ls_cnt_en ? test_linestate_ls_cnt : 8'd124)
                 ------------1-----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       19916
 SUB-EXPRESSION (test_linestate_fs_cnt_en ? ({3'b0, test_linestate_fs_cnt}) : 8'd16)
                 ------------1-----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       19942
 EXPRESSION (((suspend_mode | serx_mask_cnt_en)) ? LINESTATE_SE0 : (non_se0_detect ? sync_linestate : sync_linestate_reg))
             -----------------1-----------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       19942
 SUB-EXPRESSION (non_se0_detect ? sync_linestate : sync_linestate_reg)
                 -------1------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       19944
 EXPRESSION (test_lsfs_tx_reg1[7] ? 1'b0 : serx_mask_cnt_reached_d)
             ----------1---------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       19945
 EXPRESSION (filter_en ? clean_linestate : sync_linestate_reg)
             ----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       19946
 EXPRESSION (((hostdisconnect &amp; (recovery_cnt_en | recovery_condition))) ? LINESTATE_SE0 : filter_linestate_init)
             -----------------------------1-----------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       19947
 EXPRESSION (((hostdisconnect &amp; (recovery_cnt_en | recovery_condition))) ? 1'b1 : ((filter_en &amp; (suspend_mode | serx_mask_cnt_en))))
             -----------------------------1-----------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       20032
 EXPRESSION (recovery_cnt_en ? (recovery_cnt == HOSTDISCONNECT_RECOVERY_TIME) : 1'b0)
             -------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       20034
 EXPRESSION ((filter_linestate == LINESTATE_SE0) &amp;&amp; (filter_linestate_d == LINESTATE_SE0))
             -----------------1-----------------    ------------------2------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       20067
 EXPRESSION (hs_mode_async ? hs_hostdisconnect : lsfs_hostdisconnect)
             ------1------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       20069
 EXPRESSION (fslsserialmode_sync ? (lane_reverse ? i_afe_rxdm_ana : i_afe_rxdp_ana) : 1'b0)
             ---------1---------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       20069
 SUB-EXPRESSION (lane_reverse ? i_afe_rxdm_ana : i_afe_rxdp_ana)
                 ------1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       20070
 EXPRESSION (fslsserialmode_sync ? (lane_reverse ? i_afe_rxdp_ana : i_afe_rxdm_ana) : 1'b0)
             ---------1---------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       20070
 SUB-EXPRESSION (lane_reverse ? i_afe_rxdp_ana : i_afe_rxdm_ana)
                 ------1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       20071
 EXPRESSION (fslsserialmode_sync ? (lane_reverse ? ((~i_afe_lsfsrx_ana)) : i_afe_lsfsrx_ana) : 1'b0)
             ---------1---------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       20071
 SUB-EXPRESSION (lane_reverse ? ((~i_afe_lsfsrx_ana)) : i_afe_lsfsrx_ana)
                 ------1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       20104
 EXPRESSION (test_afe_common_reg1[0] ? test_afe_common_reg1[1] : dppulldown)
             -----------1-----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       20105
 EXPRESSION (test_afe_common_reg1[2] ? test_afe_common_reg1[3] : dmpulldown)
             -----------1-----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       20107
 EXPRESSION (test_afe_common_reg2[0] ? test_afe_common_reg2[1] : (soft_disconnect ? 1'b0 : ((((~ls_mode_async) &amp; rpu1_en) &amp; pull_up_en))))
             -----------1-----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       20107
 SUB-EXPRESSION (soft_disconnect ? 1'b0 : ((((~ls_mode_async) &amp; rpu1_en) &amp; pull_up_en)))
                 -------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       20109
 EXPRESSION (test_afe_common_reg2[2] ? test_afe_common_reg2[3] : (soft_disconnect ? 1'b0 : (((ls_mode_async &amp; rpu1_en) &amp; pull_up_en))))
             -----------1-----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       20109
 SUB-EXPRESSION (soft_disconnect ? 1'b0 : (((ls_mode_async &amp; rpu1_en) &amp; pull_up_en)))
                 -------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       20116
 EXPRESSION (fslsserialmode_sync ? (test_afe_common_reg1[4] ? test_afe_common_reg1[5] : fslsser_rpu2_en) : rpu2_en_loc)
             ---------1---------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       20116
 SUB-EXPRESSION (test_afe_common_reg1[4] ? test_afe_common_reg1[5] : fslsser_rpu2_en)
                 -----------1-----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       20117
 EXPRESSION (test_afe_common_reg2[4] ? test_afe_common_reg2[5] : (soft_disconnect ? 1'b0 : ((((~ls_mode_async) &amp; rpu2_en) &amp; pull_up_en))))
             -----------1-----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       20117
 SUB-EXPRESSION (soft_disconnect ? 1'b0 : ((((~ls_mode_async) &amp; rpu2_en) &amp; pull_up_en)))
                 -------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       20119
 EXPRESSION (test_afe_common_reg2[6] ? test_afe_common_reg2[7] : (soft_disconnect ? 1'b0 : (((ls_mode_async &amp; rpu2_en) &amp; pull_up_en))))
             -----------1-----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       20119
 SUB-EXPRESSION (soft_disconnect ? 1'b0 : (((ls_mode_async &amp; rpu2_en) &amp; pull_up_en)))
                 -------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       20127
 EXPRESSION (hssi_mode ? tx_ted_on_sync : (keep_alive_sie ? negedge_hsdrv_en : tx_eop_start))
             ----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       20127
 SUB-EXPRESSION (keep_alive_sie ? negedge_hsdrv_en : tx_eop_start)
                 -------1------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       20167
 EXPRESSION (tx_squelch_cnt_threshold_en ? test_tx_sq_cnt[4:1] : 4'd8)
             -------------1-------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       20169
 EXPRESSION (chirp_mode_en ? 1'b1 : ((~((((hsdrv_en_delay_d | o_hsdrv_en) | tx_squelch_cnt_en) &amp; (~ted_down_en)) &amp; (~(bist_mode_hs | loopback_hs))))))
             ------1------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       20170
 EXPRESSION (test_afe_common_reg3[0] ? test_afe_common_reg3[1] : hs_mode_async)
             -----------1-----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       20171
 EXPRESSION (test_afe_common_reg3[2] ? test_afe_common_reg3[3] : ((hs_mode_async &amp; (~ted_down_time))))
             -----------1-----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       20191
 EXPRESSION (test_hsrx_reg2[0] ? test_hsrx_reg2[5:1] : 5'd9)
             --------1--------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       20202
 EXPRESSION (test_hsrx_reg1[0] ? test_hsrx_reg1[1] : (soft_disconnect ? 1'b0 : hs_mode_async))
             --------1--------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       20202
 SUB-EXPRESSION (soft_disconnect ? 1'b0 : hs_mode_async)
                 -------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       20204
 EXPRESSION 
 Number  Term
      1  test_hsrx_reg1[2] ? test_hsrx_reg1[3] : (soft_disconnect ? 1'b0 : (((bist_mode_hs | loopback_hs)) ? 1'b1 : (((((hs_mode_async &amp; (~hsdrv_en_loc)) &amp; (~hsdrv_cnt_en)) &amp; (~hsdrv_en_loc_delay)) &amp; suspendm)))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       20204
 SUB-EXPRESSION 
 Number  Term
      1  soft_disconnect ? 1'b0 : (((bist_mode_hs | loopback_hs)) ? 1'b1 : (((((hs_mode_async &amp; (~hsdrv_en_loc)) &amp; (~hsdrv_cnt_en)) &amp; (~hsdrv_en_loc_delay)) &amp; suspendm))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       20204
 SUB-EXPRESSION (((bist_mode_hs | loopback_hs)) ? 1'b1 : (((((hs_mode_async &amp; (~hsdrv_en_loc)) &amp; (~hsdrv_cnt_en)) &amp; (~hsdrv_en_loc_delay)) &amp; suspendm)))
                 ---------------1--------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       20220
 EXPRESSION (test_hstx_reg1[0] ? test_hstx_reg1[1] : (soft_disconnect ? 1'b0 : (((hs_mode_async &amp; suspendm) | ((~i_bist_mode_en) &amp; bc_hstx_en)))))
             --------1--------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       20220
 SUB-EXPRESSION (soft_disconnect ? 1'b0 : (((hs_mode_async &amp; suspendm) | ((~i_bist_mode_en) &amp; bc_hstx_en))))
                 -------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       20222
 EXPRESSION (test_hstx_reg1[2] ? test_hstx_reg1[3] : ((o_hstx_en &amp; hstx_en_delay_reached)))
             --------1--------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       20224
 EXPRESSION (host_mode ? (((hs_mode &amp; (~termselect_sync)) &amp; chirp_mode_sie)) : (((hs_mode &amp; termselect_sync) &amp; (~loopback_hs))))
             ----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       20226
 EXPRESSION (test_hstx_reg1[4] ? test_hstx_reg1[5] : (soft_disconnect ? 1'b0 : chirp_mode_en))
             --------1--------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       20226
 SUB-EXPRESSION (soft_disconnect ? 1'b0 : chirp_mode_en)
                 -------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       20228
 EXPRESSION (test_hstx_reg2[0] ? test_hstx_reg2[1] : (soft_disconnect ? 1'b0 : hspredrv_en))
             --------1--------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       20228
 SUB-EXPRESSION (soft_disconnect ? 1'b0 : hspredrv_en)
                 -------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       20231
 EXPRESSION (test_hsrx_reg1[4] ? test_hsrx_reg1[5] : ((xcvrselect == 2'b0) &amp;&amp; (opmode == 2'b10)))
             --------1--------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       20231
 SUB-EXPRESSION ((xcvrselect == 2'b0) &amp;&amp; (opmode == 2'b10))
                 ----------1---------    --------2--------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       20256
 EXPRESSION (test_hstx_reg2_2_sync ? test_hstx_reg2[3] : (soft_disconnect_sie ? 1'b0 : hsdrv_en))
             ----------1----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       20256
 SUB-EXPRESSION (soft_disconnect_sie ? 1'b0 : hsdrv_en)
                 ---------1---------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       20257
 EXPRESSION (test_hstx_reg2_4_sync ? test_hstx_reg2[5] : (soft_disconnect_sie ? 1'b0 : (lane_reverse ? ((~hsddi)) : hsddi)))
             ----------1----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       20257
 SUB-EXPRESSION (soft_disconnect_sie ? 1'b0 : (lane_reverse ? ((~hsddi)) : hsddi))
                 ---------1---------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       20257
 SUB-EXPRESSION (lane_reverse ? ((~hsddi)) : hsddi)
                 ------1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       20340
 EXPRESSION ((test_txvalid_ungate[3:2] != 2'b11) ? (((lsfstx_en_cnt == txvalid_ungate_lsfs_threshold) &amp; o_lsfstx_en)) : 1'b1)
             -----------------1-----------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       20341
 EXPRESSION ((test_txvalid_ungate[1:0] != 2'b11) ? (((hstx_en_cnt_5us == txvalid_ungate_hs_threshold) &amp; o_hstx_en)) : 1'b1)
             -----------------1-----------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       20349
 EXPRESSION (test_ana_powerup[0] ? 1'b1 : txvalid_ungate_sync)
             ---------1---------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       20352
 EXPRESSION (test_ana_powerup[1] ? test_ana_powerup[2] : txvalid_ungate_sync)
             ---------1---------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       20368
 EXPRESSION (test_hstx_reg3[0] ? test_hstx_reg3[2:1] : 2'b1)
             --------1--------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       20399
 EXPRESSION (test_lsfs_rx_reg[0] ? test_lsfs_rx_reg[1] : (((soft_disconnect | hs_mode_async)) ? 1'b0 : ((sleepm &amp; suspendm))))
             ---------1---------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       20399
 SUB-EXPRESSION (((soft_disconnect | hs_mode_async)) ? 1'b0 : ((sleepm &amp; suspendm)))
                 -----------------1-----------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       20400
 EXPRESSION (host_mode ? ((hs_mode_async &amp; (opmode == 2'b10))) : ((hs_mode_async &amp; termselect)))
             ----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       20402
 EXPRESSION (i_bg_powergood &amp;&amp; cntrl_serx_en)
             -------1------    ------2------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       20403
 EXPRESSION (host_mode ? w_serx_poweroff : i_bg_powergood)
             ----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       20404
 EXPRESSION 
 Number  Term
      1  test_lsfs_rx_reg[2] ? test_lsfs_rx_reg[3] : (test_serx_en_cntrl_opmode01 ? (((serx_en &amp; w_serx_poweroff) &amp; (~soft_disconnect))) : ((serx_en &amp; w_serx_poweroff))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       20404
 SUB-EXPRESSION (test_serx_en_cntrl_opmode01 ? (((serx_en &amp; w_serx_poweroff) &amp; (~soft_disconnect))) : ((serx_en &amp; w_serx_poweroff)))
                 -------------1-------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       20405
 EXPRESSION (test_serx_bias_en[0] ? test_serx_bias_en[1] : (((((o_serx_en | i_bc_en) | idpullup) &amp; w_serx_bias_poweroff) &amp; (~soft_disconnect))))
             ----------1---------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       20406
 EXPRESSION (test_lsfs_tx_reg1[0] ? test_lsfs_tx_reg1[1] : (((soft_disconnect | ls_mode_async)) ? 1'b0 : 1'b1))
             ----------1---------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       20406
 SUB-EXPRESSION (((soft_disconnect | ls_mode_async)) ? 1'b0 : 1'b1)
                 -----------------1-----------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       20407
 EXPRESSION (fslsserialmode_sync ? ((sleepm &amp; suspendm)) : (((soft_disconnect | hs_mode_async)) ? 1'b0 : ((sleepm &amp; suspendm))))
             ---------1---------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       20407
 SUB-EXPRESSION (((soft_disconnect | hs_mode_async)) ? 1'b0 : ((sleepm &amp; suspendm)))
                 -----------------1-----------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       20408
 EXPRESSION (test_lsfs_tx_reg1[2] ? test_lsfs_tx_reg1[3] : lsfstx_en_loc)
             ----------1---------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       20433
 EXPRESSION (test_lsfs_tx_reg2_0_sync ? test_lsfs_tx_reg2[1] : (((soft_disconnect_sie | hs_mode_async)) ? 1'b0 : lsfsdrv_en))
             ------------1-----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       20433
 SUB-EXPRESSION (((soft_disconnect_sie | hs_mode_async)) ? 1'b0 : lsfsdrv_en)
                 -------------------1-------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       20435
 EXPRESSION 
 Number  Term
      1  test_hstx_reg2_6_sync ? test_hstx_reg2[7] : (host_mode ? (((~termselect) &amp; (~hs_termination_on_ctrl))) : ((((~termselect) &amp; hs_mode_async) &amp; (~hs_termination_on_ctrl)))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       20435
 SUB-EXPRESSION (host_mode ? (((~termselect) &amp; (~hs_termination_on_ctrl))) : ((((~termselect) &amp; hs_mode_async) &amp; (~hs_termination_on_ctrl))))
                 ----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       20437
 EXPRESSION (test_lsfs_tx_reg2_2_sync ? test_lsfs_tx_reg2[3] : (soft_disconnect_sie ? 1'b0 : lsfs_assert_sezero))
             ------------1-----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       20437
 SUB-EXPRESSION (soft_disconnect_sie ? 1'b0 : lsfs_assert_sezero)
                 ---------1---------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       20439
 EXPRESSION (test_lsfs_tx_reg2_4_sync ? test_lsfs_tx_reg2[5] : (((soft_disconnect_sie | hs_mode_async)) ? 1'b0 : (lane_reverse ? ((~lsfsddi)) : lsfsddi)))
             ------------1-----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       20439
 SUB-EXPRESSION (((soft_disconnect_sie | hs_mode_async)) ? 1'b0 : (lane_reverse ? ((~lsfsddi)) : lsfsddi))
                 -------------------1-------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       20439
 SUB-EXPRESSION (lane_reverse ? ((~lsfsddi)) : lsfsddi)
                 ------1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       20491
 EXPRESSION (tm_spc_sel ? test_hstx_reg3[6:4] : 3'd2)
             -----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       20560
 EXPRESSION (calib_act_rst_cnt_threshold_en ? test_calib_rstn_dt[5:1] : 5'b1)
             ---------------1--------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       20586
 EXPRESSION (autocal_enable ? ((auto_store_rescal_reg &amp; i_rescal_calib_done)) : ((store_rescal_reg &amp; i_rescal_calib_done)))
             -------1------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       20699
 EXPRESSION (squelch_cnt_threshold_en ? test_squelch_count_idle[2:1] : 2'd3)
             ------------1-----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       20737
 EXPRESSION (fslsserialmode_sync ? fslsserial_sezero_sync : hs_termination_on_sync)
             ---------1---------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       20746
 EXPRESSION (hs_mode ? posedge_squelch : ((negedge_lsfsdrv_en | negedge_fsls_mode_sezero)))
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       20747
 EXPRESSION (fslsserialmode_sync ? idle_rpu_enable : 1'b0)
             ---------1---------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       20831
 EXPRESSION (host_mode ? 1'b0 : 1'b1)
             ----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       20841
 EXPRESSION (host_mode ? 1'b0 : 1'b1)
             ----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       20851
 EXPRESSION (host_mode ? 1'b0 : 1'b1)
             ----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       20855
 EXPRESSION (host_mode ? 1'b0 : 1'b1)
             ----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       20859
 EXPRESSION (host_mode ? 1'b0 : (test_hsrx_reg2[7] ? 1'b1 : 1'b0))
             ----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       20859
 SUB-EXPRESSION (test_hsrx_reg2[7] ? 1'b1 : 1'b0)
                 --------1--------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       20860
 EXPRESSION (host_mode ? 1'b0 : 1'b1)
             ----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       20873
 EXPRESSION (host_mode ? 1'b0 : 1'b1)
             ----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       20883
 EXPRESSION (host_mode ? 1'b0 : 1'b1)
             ----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       20886
 EXPRESSION (test_ana_block_en[0] ? test_ana_block_en[1] : afe_suspendm)
             ----------1---------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       20887
 EXPRESSION (test_ana_block_en[0] ? test_ana_block_en[1] : afe_suspendm)
             ----------1---------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       20888
 EXPRESSION (test_ana_block_en[2] ? test_ana_block_en[3] : otgc_vbusvalid_en)
             ----------1---------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       20889
 EXPRESSION (test_ana_block_en[4] ? test_ana_block_en[5] : otgc_absvalid_en)
             ----------1---------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       20890
 EXPRESSION (test_lsfs_rx_reg[6] ? test_lsfs_rx_reg[7] : ((((pll_standalone | pll_clkon) | i_bist_mode_en)) ? 1'b0 : (bg_en ? 1'b0 : ((~hs_clock_gate_ack)))))
             ---------1---------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       20890
 SUB-EXPRESSION ((((pll_standalone | pll_clkon) | i_bist_mode_en)) ? 1'b0 : (bg_en ? 1'b0 : ((~hs_clock_gate_ack))))
                 ------------------------1------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       20890
 SUB-EXPRESSION (bg_en ? 1'b0 : ((~hs_clock_gate_ack)))
                 --1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       20891
 EXPRESSION (test_lsfs_rx_reg[4] ? test_lsfs_rx_reg[5] : ((((pll_standalone | pll_clkon) | i_bist_mode_en)) ? 1'b0 : (bg_en ? 1'b0 : ((~hs_clock_gate_ack)))))
             ---------1---------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       20891
 SUB-EXPRESSION ((((pll_standalone | pll_clkon) | i_bist_mode_en)) ? 1'b0 : (bg_en ? 1'b0 : ((~hs_clock_gate_ack))))
                 ------------------------1------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       20891
 SUB-EXPRESSION (bg_en ? 1'b0 : ((~hs_clock_gate_ack)))
                 --1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       20892
 EXPRESSION (test_clipper_en[0] ? test_clipper_en[1] : afe_clipper_en)
             ---------1--------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       20893
 EXPRESSION (test_fscalib[0] ? test_fscalib[6:1] : (autocal_enable ? autocal_fscalib_code : afe_fscalib_code))
             -------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       20893
 SUB-EXPRESSION (autocal_enable ? autocal_fscalib_code : afe_fscalib_code)
                 -------1------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       20894
 EXPRESSION (test_hscalib[0] ? test_hscalib[6:1] : (autocal_enable ? autocal_hscalib_code : afe_hscalib_code))
             -------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       20894
 SUB-EXPRESSION (autocal_enable ? autocal_hscalib_code : afe_hscalib_code)
                 -------1------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       20895
 EXPRESSION (test_bccalib[0] ? test_bccalib[6:1] : (autocal_enable ? autocal_bccalib_code : afe_bccalib_code))
             -------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       20895
 SUB-EXPRESSION (autocal_enable ? autocal_bccalib_code : afe_bccalib_code)
                 -------1------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       20900
 EXPRESSION (hssi_mode ? hsrx_rec_data : 1'b0)
             ----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       20901
 EXPRESSION (hssi_mode ? i_afe_hsrx_rec_data_valid : 1'b0)
             ----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       20902
 EXPRESSION (hssi_mode ? i_afe_hsrx_rec_decision_error : 1'b0)
             ----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       20903
 EXPRESSION (hssi_mode ? (((~squelch_mask)) ? 1'b0 : i_ted_squelch_ana) : 1'b1)
             ----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       20903
 SUB-EXPRESSION (((~squelch_mask)) ? 1'b0 : i_ted_squelch_ana)
                 --------1--------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       20904
 EXPRESSION (hssi_mode ? 1'b0 : hsrx_rec_data)
             ----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       20905
 EXPRESSION (hssi_mode ? 1'b0 : i_afe_hsrx_rec_data_valid)
             ----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       20906
 EXPRESSION (hssi_mode ? 1'b0 : i_afe_hsrx_rec_decision_error)
             ----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       20907
 EXPRESSION (hssi_mode ? 1'b1 : (((~squelch_mask)) ? 1'b1 : i_ted_squelch_ana))
             ----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       20907
 SUB-EXPRESSION (((~squelch_mask)) ? 1'b1 : i_ted_squelch_ana)
                 --------1--------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       20908
 EXPRESSION (hssi_mode ? afeif_hsddi : utmi_hsddi)
             ----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       20909
 EXPRESSION (hssi_mode ? afeif_hsdrv_en : utmi_hsdrv_en)
             ----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       20910
 EXPRESSION (hssi_mode ? afeif_hspredrv_en : utmi_hspredrv_en)
             ----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       20911
 EXPRESSION (tx_enable_n ? 1'b0 : tx_dat)
             -----1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       20912
 EXPRESSION (fslsserialmode_sync ? (lane_reverse ? ((~afeif_lsfsddi)) : afeif_lsfsddi) : lsfs_ddi_d)
             ---------1---------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       20912
 SUB-EXPRESSION (lane_reverse ? ((~afeif_lsfsddi)) : afeif_lsfsddi)
                 ------1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       20913
 EXPRESSION (fslsserialmode_sync ? ((~tx_enable_n)) : lsfsdrv_en_d)
             ---------1---------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       20914
 EXPRESSION (fslsserialmode_sync ? (((~tx_enable_n) &amp; tx_se0)) : assert_sezero_d)
             ---------1---------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       20941
 EXPRESSION (hssi_mode ? i_ded_ana : 1'b0)
             ----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       20942
 EXPRESSION (hssi_mode ? hsrx_diff_data : 1'b0)
             ----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       20943
 EXPRESSION (hssi_mode ? afeif_rx_error_hs : 1'b0)
             ----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       20944
 EXPRESSION (hssi_mode ? afeif_rx_clk120 : 1'b0)
             ----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       20945
 EXPRESSION (hssi_mode ? afeif_rx_data_hs : 4'b0)
             ----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       20946
 EXPRESSION (hssi_mode ? afeif_rx_valid_hs : 1'b0)
             ----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       20947
 EXPRESSION (hssi_mode ? hssi_ted_en : 1'b0)
             ----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       20949
 EXPRESSION (hssi_mode ? hssi_datain : 2'b0)
             ----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       20950
 EXPRESSION (hssi_mode ? hssi_txvalid : 2'b0)
             ----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       20951
 EXPRESSION (hssi_mode ? hssi_tx_enable : 1'b0)
             ----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod679.html" >udc_cntrl_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">226</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">960</td>
<td class="rt">2</td>
<td class="rt">0.21  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">480</td>
<td class="rt">2</td>
<td class="rt">0.42  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">480</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">226</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">960</td>
<td class="rt">2</td>
<td class="rt">0.21  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">480</td>
<td class="rt">2</td>
<td class="rt">0.42  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">480</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>databus</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>scan_mode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>refclock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rstn_refclock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>hs_clock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rstn_hs_clock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>byte_clock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rstn_byte_clock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>sieclock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rstn_sieclock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>usb2_1m_calib_clock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>usb2_calib_rstn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>offset_correction_rstn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>udc_bc_calib_rstn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>xcvr_sie_rstn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>primary_count_rstn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>pll_clkon</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>pll_standalone</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>i_bg_powergood</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>idpullup</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>pll_clk_gate_ack</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>suspendm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>termselect</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dppulldown</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dmpulldown</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>fslsserialmode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>txvalid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>txvalidh</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>i_bc_en</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>tx_enable_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>tx_dat</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>tx_se0</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rxactive</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>bist_mode_fs</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>bist_mode_hs</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>i_bist_mode_en</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>i_afe_hsrx_rec_data</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>i_afe_hsrx_diff_data</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>i_afe_lsfsrx_ana</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>i_pll_coarse_code_done_ana</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>i_ted_squelch_ana</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>i_ded_ana</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>i_ted_calib_done</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>hs_hostdisconnect</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>utmi_hspredrv_en</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>utmi_hsdrv_en</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>utmi_hsddi</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>tx_eop_start</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>lsfsdrv_en</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>lsfsddi</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>bc_hstx_en</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>lsfs_assert_sezero</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>test_linestate_fs_cnt_en</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>test_linestate_ls_cnt_en</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>i_hsrx_sampler_calib_done</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>loopback_ls</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>loopback_fs</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>loopback_hs</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>i_afe_hsrx_rec_data_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>i_afe_hsrx_rec_decision_error</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>udc_hsrx_rec_clk</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>xcvrselect[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>opmode[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>powerdown[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>test_hostdiscon_rst_reg[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>xcvrselect_sync[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>test_serx_bias_en[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>sleepm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>test_txvalid_ungate[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>test_afe_common_reg3[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>test_spare_out[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>test_linestate_fs_cnt[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>test_fscalib[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>test_hscalib[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>test_bccalib[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>test_fscalib_offset[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>test_hscalib_offset[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>test_bccalib_offset[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>i_res_calib_code[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>i_rescal_calib_done</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>test_ana_powerup[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>hs_eb_data</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>hs_eb_data_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>debug_no_eop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>debug_hs_eop_condition</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>hs_clock_gate_ack</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>test_serx_en_cntrl_opmode01</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>test_linestate_ls_cnt[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>test_hsrx_reg2[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>test_hstx_reg1[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>test_hstx_reg2[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>test_lsfs_tx_reg1[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>test_afe_common_reg2[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>i_cdr_test_digout[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>test_pll_reg11[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>test_pll_reg12[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>test_pll_reg13[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>test_pll_reg14[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>test_squelch_count_idle[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>test_hstx_reg3[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>test_lsfs_rx_reg[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>test_lsfs_tx_reg2[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>test_afe_common_reg1[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>test_hsrx_reg1[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>debug_bc_state[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>bc_delay_cnt_reached_10us</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>bc_delay_reached</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>i_rid_float_a_comp_sts</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>i_rid_b_c_comp_sts</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>raw_squelch_ana</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>hostdisconnect</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>o_txvalid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>o_txvalidh</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>bist_ana_powerup</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>o_pll_ldo_ref_en</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>o_pll_ldo_core_en</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rx_dp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rx_dm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rx_rcv</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dprpu1_en</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dmrpu1_en</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dprpu2_en</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dmrpu2_en</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dprpd_en</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dmrpd_en</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>o_hsrx_en</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>o_hsrx_sampler_enable</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>o_chirp_mode_en</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>o_hstx_en</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>o_hstx_en_delayed</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>o_hspredrv_en</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>o_hsdrv_en</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>o_hsddi</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>o_fs_edge_sel</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>o_lsfstx_en</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>o_lsfsdrv_en</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>o_lsfs_ddi</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>o_assert_sezero</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>o_serx_en</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>o_serx_bias_en</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>o_lsfsrx_en</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>o_ed_en</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>o_ted_en</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>o_pll_pso</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>o_pll_pso_delay</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>o_pll_pd</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>o_pll_pd_ana</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>o_pll_standby</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>lsfsrx_ana</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>squelch</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>hs_mode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ls_mode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>fs_mode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>hs_mode_cdr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>fs_mode_pre</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>host_mode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>loopback_lsfs</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>all_calib_done</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>inv_calib_rstn_pulse</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>fslsserialmode_sync</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>pri_counter_reset</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>o_afe_suspendm_rx</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>o_afe_suspendm_tx</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>o_bg_pd</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>o_bg_pd_bg_ok</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>o_afe_clipper_en</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>o_otgc_vbusvalid_en</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>o_otgc_absvalid_en</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>utmi_hsrx_rec_data</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>utmi_hsrx_rec_data_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>utmi_hsrx_rec_decision_error</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>utmi_ted_squelch_ana</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>o_pll_ldo_ref_core[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>hs_clock_ungate</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>pll_clockout_gate</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>debug_lsfs_hostdisconnect</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>o_hstx_boost_deemp_off</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>debug_recovery_cnt_en</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>debug_clean_linestate[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>debug_filter_cnt_en</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>debug_host_opmode[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>debug_dev_opmode[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>fmeda_linestate_se0</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>test_ana_block_en[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>test_clipper_en[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>o_afe_hscalib_code[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>o_afe_fscalib_code[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>o_afe_bccalib_code[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>o_usb2_phy_spare[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>debug_hscalib_code[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>debug_fscalib_code[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>debug_bccalib_code[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>debug_ana_enable[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>debug_pullup_en[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>debug_afe_suspendm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>debug_otgc_vbusvalid_en</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>debug_otgc_absvalid_en</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>debug_o_bg_pd_bg_ok</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>debug_o_bg_pd</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>debug_afe_clipper_en</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>tx_clockin</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>idle_rpu_enable</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>se0_detected</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>hssi_rx_clockout</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>hssi_mode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>hssi_tx_enable</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>hssi_ted_en</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>hssi_txvalid[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>hssi_datain[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>hssi_rxvalid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>hssi_rxerror</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>hssi_chirp_data</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>hssi_squelch</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>hssi_ded_ana</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>hssi_dataout[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rxdp_ana</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rxdm_ana</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>i_afe_rxdp_ana</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>i_afe_rxdm_ana</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>lane_reverse</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>test_tx_sq_cnt[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>test_calib_rstn_dt[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>hsrx_diff_data</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>linestate_sel</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>filter_linestate_d[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>internal_opmode[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="FSM"></a>
FSM Coverage for Module : <a href="mod679.html" >udc_cntrl_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r</a><br clear=all>
<table align=left class="noborder">
<caption><b>Summary for FSM :: rescalib_code_state</b></caption>
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th><th nowrap width=200></th></tr><tr class="wht">
<td>States</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
<td>(Not included in score)</td>
</tr><tr class="s0">
<td>Transitions</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td></td>
</tr><tr class="wht">
<td>Sequences</td>
<td class="rt">0</td>
<td class="rt">0</td>
<td></td>
<td></td>
</tr></table><br clear=all>
<b>State, Transition and Sequence Details for FSM :: rescalib_code_state</b><hr>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">states</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uGreen">
<td nowrap>CALIB_DONE_WAIT</td>
<td class="rt">20751</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>GENERATE_STORE_PULSE</td>
<td class="rt">20768</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>IDLE_WAIT</td>
<td class="rt">20761</td>
<td>Not&nbsp;Covered</td>
</tr></table><br clear=all>
<br clear=all>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">transitions</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uRed">
<td nowrap>CALIB_DONE_WAIT->IDLE_WAIT</td>
<td class="rt">20761</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>GENERATE_STORE_PULSE->CALIB_DONE_WAIT</td>
<td class="rt">20751</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>IDLE_WAIT->CALIB_DONE_WAIT</td>
<td class="rt">20751</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>IDLE_WAIT->GENERATE_STORE_PULSE</td>
<td class="rt">20768</td>
<td>Not&nbsp;Covered</td>
</tr></table><br clear=all>
<br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod679.html" >udc_cntrl_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Branches</td>
<td></td>
<td class="rt">535</td>
<td class="rt">172</td>
<td class="rt">32.15 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">19736</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">19737</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>TERNARY</td>
<td class="rt">19738</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">19781</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">19785</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">19786</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">19787</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">19788</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">19789</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">19791</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">19792</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">19794</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">19883</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s2">
<td>TERNARY</td>
<td class="rt">19916</td>
<td class="rt">4</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">19944</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">19945</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">19946</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">19947</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">20032</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>TERNARY</td>
<td class="rt">20069</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s3">
<td>TERNARY</td>
<td class="rt">20070</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s3">
<td>TERNARY</td>
<td class="rt">20071</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">20104</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">20105</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>TERNARY</td>
<td class="rt">20107</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s3">
<td>TERNARY</td>
<td class="rt">20109</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s3">
<td>TERNARY</td>
<td class="rt">20116</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s3">
<td>TERNARY</td>
<td class="rt">20117</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s3">
<td>TERNARY</td>
<td class="rt">20119</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s3">
<td>TERNARY</td>
<td class="rt">20127</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">20167</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">20169</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">20170</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">20171</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">20191</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>TERNARY</td>
<td class="rt">20202</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s2">
<td>TERNARY</td>
<td class="rt">20204</td>
<td class="rt">4</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr><tr class="s3">
<td>TERNARY</td>
<td class="rt">20220</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">20222</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">20224</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>TERNARY</td>
<td class="rt">20226</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s3">
<td>TERNARY</td>
<td class="rt">20228</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">20231</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>TERNARY</td>
<td class="rt">20256</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s2">
<td>TERNARY</td>
<td class="rt">20257</td>
<td class="rt">4</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">20340</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">20341</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">20349</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">20352</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">20368</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>TERNARY</td>
<td class="rt">20399</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">20400</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">20403</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>TERNARY</td>
<td class="rt">20404</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">20405</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>TERNARY</td>
<td class="rt">20406</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s3">
<td>TERNARY</td>
<td class="rt">20407</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">20408</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>TERNARY</td>
<td class="rt">20433</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s3">
<td>TERNARY</td>
<td class="rt">20435</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s3">
<td>TERNARY</td>
<td class="rt">20437</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s2">
<td>TERNARY</td>
<td class="rt">20439</td>
<td class="rt">4</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">20491</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">20560</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">20586</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">20699</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">20737</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">20746</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">20747</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">20886</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">20887</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">20888</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">20889</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s2">
<td>TERNARY</td>
<td class="rt">20890</td>
<td class="rt">4</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr><tr class="s2">
<td>TERNARY</td>
<td class="rt">20891</td>
<td class="rt">4</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">20892</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>TERNARY</td>
<td class="rt">20893</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s3">
<td>TERNARY</td>
<td class="rt">20894</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s3">
<td>TERNARY</td>
<td class="rt">20895</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">20900</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">20901</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">20902</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>TERNARY</td>
<td class="rt">20903</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">20904</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">20905</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">20906</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>TERNARY</td>
<td class="rt">20907</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">20908</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">20909</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">20910</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">20911</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>TERNARY</td>
<td class="rt">20912</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">20913</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">20914</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">20941</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">20942</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">20943</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">20944</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">20945</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">20946</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">20947</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">20949</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">20950</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">20951</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">19741</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">19748</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">19765</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s1">
<td>CASE</td>
<td class="rt">19797</td>
<td class="rt">9</td>
<td class="rt">1</td>
<td class="rt">11.11 </td>
</tr><tr class="s0">
<td>CASE</td>
<td class="rt">19810</td>
<td class="rt">33</td>
<td class="rt">2</td>
<td class="rt">6.06  </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">19847</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">19864</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s1">
<td>CASE</td>
<td class="rt">19886</td>
<td class="rt">8</td>
<td class="rt">1</td>
<td class="rt">12.50 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">19896</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s2">
<td>IF</td>
<td class="rt">19909</td>
<td class="rt">4</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr><tr class="s2">
<td>IF</td>
<td class="rt">19921</td>
<td class="rt">4</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr><tr class="s2">
<td>IF</td>
<td class="rt">19930</td>
<td class="rt">4</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr><tr class="s2">
<td>IF</td>
<td class="rt">19939</td>
<td class="rt">5</td>
<td class="rt">1</td>
<td class="rt">20.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">19950</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">19957</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s2">
<td>IF</td>
<td class="rt">19968</td>
<td class="rt">4</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr><tr class="s2">
<td>IF</td>
<td class="rt">19977</td>
<td class="rt">4</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr><tr class="s2">
<td>IF</td>
<td class="rt">19986</td>
<td class="rt">5</td>
<td class="rt">1</td>
<td class="rt">20.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">20001</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s2">
<td>IF</td>
<td class="rt">20016</td>
<td class="rt">4</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr><tr class="s2">
<td>IF</td>
<td class="rt">20025</td>
<td class="rt">4</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr><tr class="s2">
<td>IF</td>
<td class="rt">20040</td>
<td class="rt">4</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr><tr class="s2">
<td>IF</td>
<td class="rt">20051</td>
<td class="rt">5</td>
<td class="rt">1</td>
<td class="rt">20.00 </td>
</tr><tr class="s2">
<td>IF</td>
<td class="rt">20062</td>
<td class="rt">5</td>
<td class="rt">1</td>
<td class="rt">20.00 </td>
</tr><tr class="s2">
<td>IF</td>
<td class="rt">20136</td>
<td class="rt">4</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr><tr class="s2">
<td>IF</td>
<td class="rt">20145</td>
<td class="rt">4</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr><tr class="s2">
<td>IF</td>
<td class="rt">20154</td>
<td class="rt">4</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">20174</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s2">
<td>IF</td>
<td class="rt">20183</td>
<td class="rt">4</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr><tr class="s2">
<td>IF</td>
<td class="rt">20195</td>
<td class="rt">4</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">20209</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">20260</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">20279</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">20286</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s2">
<td>IF</td>
<td class="rt">20297</td>
<td class="rt">4</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr><tr class="s2">
<td>IF</td>
<td class="rt">20306</td>
<td class="rt">4</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr><tr class="s2">
<td>IF</td>
<td class="rt">20315</td>
<td class="rt">4</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr><tr class="s2">
<td>IF</td>
<td class="rt">20324</td>
<td class="rt">4</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr><tr class="s2">
<td>IF</td>
<td class="rt">20333</td>
<td class="rt">4</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr><tr class="s2">
<td>CASE</td>
<td class="rt">20355</td>
<td class="rt">5</td>
<td class="rt">1</td>
<td class="rt">20.00 </td>
</tr><tr class="s2">
<td>CASE</td>
<td class="rt">20371</td>
<td class="rt">5</td>
<td class="rt">1</td>
<td class="rt">20.00 </td>
</tr><tr class="s2">
<td>CASE</td>
<td class="rt">20386</td>
<td class="rt">5</td>
<td class="rt">1</td>
<td class="rt">20.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">20443</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>IF</td>
<td class="rt">20461</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">20470</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s2">
<td>IF</td>
<td class="rt">20478</td>
<td class="rt">4</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr><tr class="s1">
<td>CASE</td>
<td class="rt">20493</td>
<td class="rt">9</td>
<td class="rt">1</td>
<td class="rt">11.11 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">20515</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">20529</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s2">
<td>IF</td>
<td class="rt">20538</td>
<td class="rt">4</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr><tr class="s2">
<td>IF</td>
<td class="rt">20547</td>
<td class="rt">4</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr><tr class="s3">
<td>IF</td>
<td class="rt">20572</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s2">
<td>IF</td>
<td class="rt">20579</td>
<td class="rt">4</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">20640</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>IF</td>
<td class="rt">20664</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">20671</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s2">
<td>IF</td>
<td class="rt">20686</td>
<td class="rt">4</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">20703</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">20717</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">20732</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">20740</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">20750</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s1">
<td>CASE</td>
<td class="rt">20757</td>
<td class="rt">7</td>
<td class="rt">1</td>
<td class="rt">14.29 </td>
</tr><tr class="s3">
<td>IF</td>
<td class="rt">20786</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s0">
<td>IF</td>
<td class="rt">20821</td>
<td class="rt">18</td>
<td class="rt">1</td>
<td class="rt">5.56  </td>
</tr><tr class="s1">
<td>CASE</td>
<td class="rt">20954</td>
<td class="rt">14</td>
<td class="rt">2</td>
<td class="rt">14.29 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
19736      assign hsrx_rec_data    = lane_reverse ? ~i_afe_hsrx_rec_data  : i_afe_hsrx_rec_data ;
                                                  <font color = "red">-1-</font>  
                                                  <font color = "red">==></font>  
                                                  <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
19737      assign hsrx_diff_data   = lane_reverse ? ~i_afe_hsrx_diff_data : i_afe_hsrx_diff_data ;
                                                  <font color = "red">-1-</font>  
                                                  <font color = "red">==></font>  
                                                  <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
19738      assign lsfsrx_ana       = fslsserialmode_sync ? 1'b 0 : (lane_reverse ? ~i_afe_lsfsrx_ana : i_afe_lsfsrx_ana) ;
                                                         <font color = "red">-1-</font>                     <font color = "red">-2-</font>   
                                                         <font color = "red">==></font>                     <font color = "red">==></font>   
                                                                                 <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
19781      assign hs_mode_async            = soft_disconnect ? 1'b 0 : (loopback_hs | (xcvrselect == 2'b 00)) ;
                                                             <font color = "red">-1-</font>  
                                                             <font color = "green">==></font>  
                                                             <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
19785      assign hs_mode                  = soft_disconnect_sie ? 1'b 0 : (loopback_hs | (xcvrselect_sync == 2'b 00)) ;
                                                                 <font color = "red">-1-</font>  
                                                                 <font color = "red">==></font>  
                                                                 <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
19786      assign hs_mode_cdr              = soft_disconnect_sie ? 1'b 0 : (loopback_hs | (xcvrselect_sync_3d == 2'b 00)) ;
                                                                 <font color = "red">-1-</font>  
                                                                 <font color = "red">==></font>  
                                                                 <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
19787      assign fs_mode                  = soft_disconnect_sie ? 1'b 0 : (loopback_fs | (xcvrselect_sync == 2'b 01)) ;
                                                                 <font color = "red">-1-</font>  
                                                                 <font color = "red">==></font>  
                                                                 <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
19788      assign ls_mode                  = soft_disconnect_sie ? 1'b 0 : (loopback_ls | (xcvrselect_sync == 2'b 10)) ;
                                                                 <font color = "red">-1-</font>  
                                                                 <font color = "red">==></font>  
                                                                 <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
19789      assign fs_mode_pre              = soft_disconnect_sie ? 1'b 0 : (xcvrselect_sync == 2'b 11) ;
                                                                 <font color = "red">-1-</font>  
                                                                 <font color = "red">==></font>  
                                                                 <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
19791      assign device_mode_dp           = (dppulldown == 1'b0) ? 1'b1 : 1'b0 ;
                                                                  <font color = "red">-1-</font>  
                                                                  <font color = "green">==></font>  
                                                                  <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
19792      assign device_mode              = test_hostdiscon_rst_reg[0] ? test_hostdiscon_rst_reg[1] : device_mode_dp;
                                                                        <font color = "red">-1-</font>  
                                                                        <font color = "red">==></font>  
                                                                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
19794      assign internal_opmode  = host_mode ? host_opmode : dev_opmode ;
                                               <font color = "red">-1-</font>  
                                               <font color = "red">==></font>  
                                               <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
19883      assign squelch_fin = (hs_mode & databus) ? squelch_extended : squelch;
                                                    <font color = "red">-1-</font>  
                                                    <font color = "red">==></font>  
                                                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
19916      assign filter_cnt_threshold = ls_mode ? (test_linestate_ls_cnt_en ? test_linestate_ls_cnt : 8'd 124) 
                                                 <font color = "red">-1-</font>                         <font color = "red">-2-</font>   
                                                                             <font color = "red">==></font>  
                                                                             <font color = "red">==></font>  
19917                                              : (test_linestate_fs_cnt_en ? {3'd0,test_linestate_fs_cnt} : 8'd 16) ;
                                                                               <font color = "red">-3-</font>  
                                                                               <font color = "red">==></font>  
                                                                               <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
19944      assign clean_linestate_update = test_lsfs_tx_reg1[7] ? 1'b0 : serx_mask_cnt_reached_d;
                                                                <font color = "red">-1-</font>  
                                                                <font color = "red">==></font>  
                                                                <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
19945      assign filter_linestate_init  = filter_en ? clean_linestate : sync_linestate_reg ;
                                                     <font color = "red">-1-</font>  
                                                     <font color = "green">==></font>  
                                                     <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
19946      assign filter_linestate       = (hostdisconnect & (recovery_cnt_en | recovery_condition)) ? LINESTATE_SE0 : filter_linestate_init;
                                                                                                     <font color = "red">-1-</font>  
                                                                                                     <font color = "red">==></font>  
                                                                                                     <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
19947      assign fmeda_linestate_se0    = (hostdisconnect & (recovery_cnt_en | recovery_condition)) ? 1'b1 : (filter_en & (suspend_mode | serx_mask_cnt_en));
                                                                                                     <font color = "red">-1-</font>  
                                                                                                     <font color = "red">==></font>  
                                                                                                     <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
20032      assign recovery_cnt_reached = recovery_cnt_en ? (recovery_cnt == HOSTDISCONNECT_RECOVERY_TIME) : 1'b 0 ;
                                                         <font color = "red">-1-</font>  
                                                         <font color = "red">==></font>  
                                                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
20069      assign rx_dp  = fslsserialmode_sync? (lane_reverse ? i_afe_rxdm_ana: i_afe_rxdp_ana) : 1'b0;
                                              <font color = "red">-1-</font>             <font color = "red">-2-</font>   
                                                              <font color = "red">==></font>  
                                              <font color = "green">==></font>             <font color = "red">==></font>   
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
20070      assign rx_dm  = fslsserialmode_sync? (lane_reverse ? i_afe_rxdp_ana: i_afe_rxdm_ana) : 1'b0;
                                              <font color = "red">-1-</font>             <font color = "red">-2-</font>   
                                                              <font color = "red">==></font>  
                                              <font color = "green">==></font>             <font color = "red">==></font>   
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
20071      assign rx_rcv = fslsserialmode_sync ? (lane_reverse ? ~i_afe_lsfsrx_ana : i_afe_lsfsrx_ana) : 1'b 0 ;
                                               <font color = "red">-1-</font>             <font color = "red">-2-</font>   
                                                               <font color = "red">==></font>  
                                               <font color = "green">==></font>             <font color = "red">==></font>   
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
20104      assign dprpd_en =  (test_afe_common_reg1[0] ? test_afe_common_reg1[1] : dppulldown) ;
                                                       <font color = "red">-1-</font>  
                                                       <font color = "red">==></font>  
                                                       <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
20105      assign dmrpd_en =  (test_afe_common_reg1[2] ? test_afe_common_reg1[3] : dmpulldown) ;
                                                       <font color = "red">-1-</font>  
                                                       <font color = "red">==></font>  
                                                       <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
20107      assign dprpu1_en        =  (test_afe_common_reg2[0] ? test_afe_common_reg2[1] : 
                                                               <font color = "red">-1-</font>  
                                                               <font color = "red">==></font>  
20108                                      (soft_disconnect ? 1'b 0 : (~ls_mode_async & rpu1_en & pull_up_en))) ;
                                                            <font color = "red">-2-</font>  
                                                            <font color = "green">==></font>  
                                                            <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
20109      assign dmrpu1_en        =  (test_afe_common_reg2[2] ? test_afe_common_reg2[3] :
                                                               <font color = "red">-1-</font>  
                                                               <font color = "red">==></font>  
20110                                      (soft_disconnect ? 1'b 0 : (ls_mode_async & rpu1_en & pull_up_en))) ;
                                                            <font color = "red">-2-</font>  
                                                            <font color = "green">==></font>  
                                                            <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
20116      assign rpu2_en          = fslsserialmode_sync ? (test_afe_common_reg1[4] ? test_afe_common_reg1[5] : fslsser_rpu2_en) : rpu2_en_loc ;
                                                         <font color = "red">-1-</font>                        <font color = "red">-2-</font>   
                                                                                    <font color = "red">==></font>  
                                                         <font color = "green">==></font>                        <font color = "red">==></font>   
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
20117      assign dprpu2_en        =  (test_afe_common_reg2[4] ? test_afe_common_reg2[5] :
                                                               <font color = "red">-1-</font>  
                                                               <font color = "red">==></font>  
20118                                      (soft_disconnect ? 1'b 0 : (~ls_mode_async & rpu2_en & pull_up_en))) ;
                                                            <font color = "red">-2-</font>  
                                                            <font color = "green">==></font>  
                                                            <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
20119      assign dmrpu2_en        =  (test_afe_common_reg2[6] ? test_afe_common_reg2[7] :
                                                               <font color = "red">-1-</font>  
                                                               <font color = "red">==></font>  
20120                                      (soft_disconnect ? 1'b 0 : ( ls_mode_async & rpu2_en & pull_up_en))) ;
                                                            <font color = "red">-2-</font>  
                                                            <font color = "green">==></font>  
                                                            <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
20127      assign deassert_ted_down_time = hssi_mode ? tx_ted_on_sync : ( keep_alive_sie ? negedge_hsdrv_en : tx_eop_start ) ;
                                                     <font color = "red">-1-</font>                                 <font color = "red">-2-</font>   
                                                     <font color = "red">==></font>                                 <font color = "red">==></font>   
                                                                                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
20167      assign tx_squelch_cnt_threshold = tx_squelch_cnt_threshold_en ? test_tx_sq_cnt[4:1] : 4'd 8 ;
                                                                         <font color = "red">-1-</font>  
                                                                         <font color = "red">==></font>  
                                                                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
20169      assign squelch_mask = chirp_mode_en ? 1'b 1 : ~(( hsdrv_en_delay_d | o_hsdrv_en | tx_squelch_cnt_en) & ~ted_down_en & ~(bist_mode_hs | loopback_hs) ) ;
                                               <font color = "red">-1-</font>  
                                               <font color = "red">==></font>  
                                               <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
20170      assign o_ed_en  =  (test_afe_common_reg3[0] ? test_afe_common_reg3[1] : hs_mode_async) ;
                                                       <font color = "red">-1-</font>  
                                                       <font color = "red">==></font>  
                                                       <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
20171      assign o_ted_en =  (test_afe_common_reg3[2] ? test_afe_common_reg3[3] : (hs_mode_async & (~ted_down_time))) ;
                                                       <font color = "red">-1-</font>  
                                                       <font color = "red">==></font>  
                                                       <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
20191      assign hsdrv_cnt_threshold = test_hsrx_reg2[0] ? test_hsrx_reg2[5:1] : 5'd 9 ;  
                                                          <font color = "red">-1-</font>  
                                                          <font color = "red">==></font>  
                                                          <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
20202      assign o_hsrx_en        =  (test_hsrx_reg1[0] ? test_hsrx_reg1[1] : 
                                                         <font color = "red">-1-</font>  
                                                         <font color = "red">==></font>  
20203                                      (soft_disconnect ? 1'b 0 : hs_mode_async)) ;
                                                            <font color = "red">-2-</font>  
                                                            <font color = "green">==></font>  
                                                            <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
20204      assign o_hsrx_sampler_enable =  (test_hsrx_reg1[2] ? test_hsrx_reg1[3] : 
                                                              <font color = "red">-1-</font>  
                                                              <font color = "red">==></font>  
20205                                      (soft_disconnect ? 1'b 0 : ((bist_mode_hs | loopback_hs) ? 1'b 1 : 
                                                            <font color = "red">-2-</font>                                     <font color = "red">-3-</font>   
                                                            <font color = "green">==></font>                                     <font color = "red">==></font>   
                                                                                                    <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
20220      assign o_hstx_en                =  (test_hstx_reg1[0] ? test_hstx_reg1[1] :  
                                                                 <font color = "red">-1-</font>  
                                                                 <font color = "red">==></font>  
20221                                              (soft_disconnect ? 1'b 0 : ((hs_mode_async & suspendm) | (~i_bist_mode_en & bc_hstx_en)))) ;
                                                                    <font color = "red">-2-</font>  
                                                                    <font color = "green">==></font>  
                                                                    <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
20222      assign o_hstx_en_delayed        =  (test_hstx_reg1[2] ? test_hstx_reg1[3] :  
                                                                 <font color = "red">-1-</font>  
                                                                 <font color = "red">==></font>  
                                                                 <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
20224      assign chirp_mode_en            = host_mode ? (hs_mode & ~termselect_sync & chirp_mode_sie) 
                                                       <font color = "red">-1-</font>  
                                                       <font color = "red">==></font>  
                                                       <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
20226      assign o_chirp_mode_en          = (test_hstx_reg1[4] ? test_hstx_reg1[5] :  
                                                                <font color = "red">-1-</font>  
                                                                <font color = "red">==></font>  
20227                                              (soft_disconnect ? 1'b 0 : chirp_mode_en)) ;
                                                                    <font color = "red">-2-</font>  
                                                                    <font color = "green">==></font>  
                                                                    <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
20228      assign hspredrv_en_loc          = (test_hstx_reg2[0] ? test_hstx_reg2[1] :  
                                                                <font color = "red">-1-</font>  
                                                                <font color = "red">==></font>  
20229                                              (soft_disconnect ? 1'b 0 : hspredrv_en)) ;
                                                                    <font color = "red">-2-</font>  
                                                                    <font color = "green">==></font>  
                                                                    <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
20231      assign o_hstx_boost_deemp_off   =  test_hsrx_reg1[4] ? test_hsrx_reg1[5] : (xcvrselect == 2'b00) && (opmode == 2'b10);
                                                                <font color = "red">-1-</font>  
                                                                <font color = "red">==></font>  
                                                                <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
20256      assign hsdrv_en_loc = (test_hstx_reg2_2_sync ? test_hstx_reg2[3] : (soft_disconnect_sie ? 1'b 0 : hsdrv_en)) ;
                                                        <font color = "red">-1-</font>                                        <font color = "red">-2-</font>   
                                                        <font color = "red">==></font>                                        <font color = "red">==></font>   
                                                                                                   <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
20257      assign hsddi_loc    = (test_hstx_reg2_4_sync ? test_hstx_reg2[5] : (soft_disconnect_sie ? 1'b 0 : (lane_reverse ? ~hsddi : hsddi))) ;
                                                        <font color = "red">-1-</font>                                        <font color = "red">-2-</font>                     <font color = "red">-3-</font>      
                                                        <font color = "red">==></font>                                        <font color = "red">==></font>                     <font color = "red">==></font>      
                                                                                                                           <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
20340      assign txvalid_lsfstx_delay_reached = (test_txvalid_ungate[3:2] != 2'b11) ? (lsfstx_en_cnt == txvalid_ungate_lsfs_threshold) & o_lsfstx_en : 1'b1;
                                                                                     <font color = "red">-1-</font>  
                                                                                     <font color = "green">==></font>  
                                                                                     <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
20341      assign txvalid_hstx_delay_reached = (test_txvalid_ungate[1:0] != 2'b11) ? (hstx_en_cnt_5us == txvalid_ungate_hs_threshold) & o_hstx_en : 1'b1;
                                                                                   <font color = "red">-1-</font>  
                                                                                   <font color = "green">==></font>  
                                                                                   <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
20349      assign txvalid_ungate = test_ana_powerup[0] ? 1'b1 : txvalid_ungate_sync;
                                                       <font color = "red">-1-</font>  
                                                       <font color = "red">==></font>  
                                                       <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
20352      assign bist_ana_powerup = test_ana_powerup[1] ? test_ana_powerup[2] : txvalid_ungate_sync;
                                                         <font color = "red">-1-</font>  
                                                         <font color = "red">==></font>  
                                                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
20368      assign hstx_en_delay_threshold  = test_hstx_reg3[0] ? test_hstx_reg3[2:1] : 2'b 01 ;
                                                               <font color = "red">-1-</font>  
                                                               <font color = "red">==></font>  
                                                               <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
20399      assign o_lsfsrx_en      =  (test_lsfs_rx_reg[0] ? test_lsfs_rx_reg[1] : ((soft_disconnect | hs_mode_async) ? 1'b 0 : (sleepm & suspendm))) ;
                                                           <font color = "red">-1-</font>                                                        <font color = "red">-2-</font>   
                                                           <font color = "red">==></font>                                                        <font color = "green">==></font>   
                                                                                                                      <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
20400      assign serx_chirp_en    = host_mode ? (hs_mode_async & (opmode == 2'b 10)) : (hs_mode_async & termselect) ; 
                                               <font color = "red">-1-</font>  
                                               <font color = "red">==></font>  
                                               <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
20403      assign w_serx_bias_poweroff  = host_mode ? w_serx_poweroff : i_bg_powergood;
                                                    <font color = "red">-1-</font>  
                                                    <font color = "red">==></font>  
                                                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
20404      assign o_serx_en        =  test_lsfs_rx_reg[2] ? test_lsfs_rx_reg[3] : (test_serx_en_cntrl_opmode01 ? (serx_en & w_serx_poweroff & ~soft_disconnect) : (serx_en & w_serx_poweroff));
                                                          <font color = "red">-1-</font>                                                  <font color = "red">-2-</font>   
                                                          <font color = "red">==></font>                                                  <font color = "red">==></font>   
                                                                                                               <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
20405      assign o_serx_bias_en = test_serx_bias_en[0] ? test_serx_bias_en[1] : ((o_serx_en | i_bc_en | idpullup) & w_serx_bias_poweroff & ~soft_disconnect); 
                                                        <font color = "red">-1-</font>  
                                                        <font color = "red">==></font>  
                                                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
20406      assign o_fs_edge_sel    =  (test_lsfs_tx_reg1[0] ? test_lsfs_tx_reg1[1] : ((soft_disconnect | ls_mode_async) ? 1'b 0 : 1'b 1)) ;
                                                            <font color = "red">-1-</font>                                                         <font color = "red">-2-</font>   
                                                            <font color = "red">==></font>                                                         <font color = "green">==></font>   
                                                                                                                        <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
20407      assign lsfstx_en_loc    = fslsserialmode_sync ? (sleepm & suspendm) : ((soft_disconnect | hs_mode_async) ? 1'b 0 : (sleepm & suspendm)) ;
                                                         <font color = "red">-1-</font>                                                        <font color = "red">-2-</font>   
                                                         <font color = "red">==></font>                                                        <font color = "green">==></font>   
                                                                                                                    <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
20408      assign o_lsfstx_en      = (test_lsfs_tx_reg1[2] ? test_lsfs_tx_reg1[3] : lsfstx_en_loc) ;
                                                           <font color = "red">-1-</font>  
                                                           <font color = "red">==></font>  
                                                           <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
20433      assign lsfsdrv_en_loc   = (test_lsfs_tx_reg2_0_sync ? test_lsfs_tx_reg2[1] :
                                                               <font color = "red">-1-</font>  
                                                               <font color = "red">==></font>  
20434                                ((soft_disconnect_sie | hs_mode_async) ? 1'b 0 : lsfsdrv_en)) ;
                                                                            <font color = "red">-2-</font>  
                                                                            <font color = "red">==></font>  
                                                                            <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
20435      assign hs_termination_on = test_hstx_reg2_6_sync ? test_hstx_reg2[7] :
                                                            <font color = "red">-1-</font>  
                                                            <font color = "red">==></font>  
20436                                      (host_mode ? (~termselect & ~hs_termination_on_ctrl) : (~termselect & hs_mode_async & ~hs_termination_on_ctrl)) ;
                                                      <font color = "red">-2-</font>  
                                                      <font color = "red">==></font>  
                                                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
20437      assign assert_sezero_loc = (test_lsfs_tx_reg2_2_sync ? test_lsfs_tx_reg2[3] : 
                                                                <font color = "red">-1-</font>  
                                                                <font color = "red">==></font>  
20438                                 (soft_disconnect_sie ? 1'b 0 : lsfs_assert_sezero));
                                                           <font color = "red">-2-</font>  
                                                           <font color = "red">==></font>  
                                                           <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
20439      assign lsfs_ddi_loc     = (test_lsfs_tx_reg2_4_sync ? test_lsfs_tx_reg2[5] :
                                                               <font color = "red">-1-</font>  
                                                               <font color = "red">==></font>  
20440                                ((soft_disconnect_sie | hs_mode_async) ? 1'b 0 : (lane_reverse ? ~lsfsddi : lsfsddi))) ;
                                                                            <font color = "red">-2-</font>                     <font color = "red">-3-</font>   
                                                                            <font color = "red">==></font>                     <font color = "red">==></font>   
                                                                                                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
20491      assign spc_choice = tm_spc_sel ? test_hstx_reg3[6:4] : 3'd 2 ;
                                          <font color = "red">-1-</font>  
                                          <font color = "red">==></font>  
                                          <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
20560      assign calib_active_rst_cnt_threshold = calib_act_rst_cnt_threshold_en ? test_calib_rstn_dt[5:1] : 5'd 1 ;
                                                                                  <font color = "red">-1-</font>  
                                                                                  <font color = "red">==></font>  
                                                                                  <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
20586      assign store_rescal = autocal_enable ? (auto_store_rescal_reg & i_rescal_calib_done) : (store_rescal_reg & i_rescal_calib_done) ;
                                                <font color = "red">-1-</font>  
                                                <font color = "green">==></font>  
                                                <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
20699      assign squelch_cnt_threshold = squelch_cnt_threshold_en ? test_squelch_count_idle[2:1] : 2'd 3 ;
                                                                   <font color = "red">-1-</font>  
                                                                   <font color = "red">==></font>  
                                                                   <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
20737      assign fsls_mode_sezero = fslsserialmode_sync ? fslsserial_sezero_sync : hs_termination_on_sync ;
                                                         <font color = "red">-1-</font>  
                                                         <font color = "red">==></font>  
                                                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
20746      assign idle_line = hs_mode ? (posedge_squelch) : (negedge_lsfsdrv_en | negedge_fsls_mode_sezero) ;
                                      <font color = "red">-1-</font>  
                                      <font color = "red">==></font>  
                                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
20747      assign fslsser_rpu2_en  = (fslsserialmode_sync) ? idle_rpu_enable : 1'd 0 ;
                                                           <font color = "red">-1-</font>  
                                                           <font color = "red">==></font>  
                                                           <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
20886      assign o_afe_suspendm_rx        = ( test_ana_block_en[0]? test_ana_block_en[1] : afe_suspendm) ;    
                                                                   <font color = "red">-1-</font>  
                                                                   <font color = "red">==></font>  
                                                                   <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
20887      assign o_afe_suspendm_tx        = ( test_ana_block_en[0]? test_ana_block_en[1] : afe_suspendm) ;    
                                                                   <font color = "red">-1-</font>  
                                                                   <font color = "red">==></font>  
                                                                   <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
20888      assign o_otgc_vbusvalid_en      = ( test_ana_block_en[2]? test_ana_block_en[3] : otgc_vbusvalid_en) ;
                                                                   <font color = "red">-1-</font>  
                                                                   <font color = "red">==></font>  
                                                                   <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
20889      assign o_otgc_absvalid_en       = ( test_ana_block_en[4]? test_ana_block_en[5] : otgc_absvalid_en) ;
                                                                   <font color = "red">-1-</font>  
                                                                   <font color = "red">==></font>  
                                                                   <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
20890      assign o_bg_pd                  = test_lsfs_rx_reg[6] ? test_lsfs_rx_reg[7] : ((pll_standalone | pll_clkon | i_bist_mode_en) ? 1'b0 : (bg_en ? 1'b0 : ~hs_clock_gate_ack ));
                                                                 <font color = "red">-1-</font>                                                                    <font color = "red">-2-</font>             <font color = "red">-3-</font>      
                                                                 <font color = "red">==></font>                                                                    <font color = "red">==></font>             <font color = "green">==></font>      
                                                                                                                                                        <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
20891      assign o_bg_pd_bg_ok            = test_lsfs_rx_reg[4] ? test_lsfs_rx_reg[5] : ((pll_standalone | pll_clkon | i_bist_mode_en) ? 1'b0 : (bg_en ? 1'b0 : ~hs_clock_gate_ack ));
                                                                 <font color = "red">-1-</font>                                                                    <font color = "red">-2-</font>             <font color = "red">-3-</font>      
                                                                 <font color = "red">==></font>                                                                    <font color = "red">==></font>             <font color = "green">==></font>      
                                                                                                                                                        <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
20892      assign o_afe_clipper_en         = test_clipper_en[0]? test_clipper_en[1] : afe_clipper_en;
                                                               <font color = "red">-1-</font>  
                                                               <font color = "red">==></font>  
                                                               <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
20893      assign o_afe_fscalib_code       = test_fscalib[0] ? test_fscalib[6:1] :(autocal_enable ? autocal_fscalib_code : afe_fscalib_code) ;                   
                                                             <font color = "red">-1-</font>                                  <font color = "red">-2-</font>   
                                                             <font color = "red">==></font>                                  <font color = "green">==></font>   
                                                                                                  <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
20894      assign o_afe_hscalib_code       = test_hscalib[0] ? test_hscalib[6:1] :(autocal_enable ? autocal_hscalib_code : afe_hscalib_code) ;                   
                                                             <font color = "red">-1-</font>                                  <font color = "red">-2-</font>   
                                                             <font color = "red">==></font>                                  <font color = "green">==></font>   
                                                                                                  <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
20895      assign o_afe_bccalib_code       = test_bccalib[0] ? test_bccalib[6:1] :(autocal_enable ? autocal_bccalib_code : afe_bccalib_code) ;
                                                             <font color = "red">-1-</font>                                  <font color = "red">-2-</font>   
                                                             <font color = "red">==></font>                                  <font color = "green">==></font>   
                                                                                                  <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
20900      assign afeif_hsrx_rec_data              = hssi_mode ? (hsrx_rec_data) : 1'b 0 ;  
                                                               <font color = "red">-1-</font>  
                                                               <font color = "red">==></font>  
                                                               <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
20901      assign afeif_hsrx_rec_data_valid        = hssi_mode ? (i_afe_hsrx_rec_data_valid) : 1'b 0 ;
                                                               <font color = "red">-1-</font>  
                                                               <font color = "red">==></font>  
                                                               <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
20902      assign afeif_hsrx_rec_decision_error    = hssi_mode ? (i_afe_hsrx_rec_decision_error) : 1'b 0 ;
                                                               <font color = "red">-1-</font>  
                                                               <font color = "red">==></font>  
                                                               <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
20903      assign hssi_squelch                     = hssi_mode ? ( ~squelch_mask ? 1'b 0 : i_ted_squelch_ana) : 1'b 1 ;
                                                               <font color = "red">-1-</font>               <font color = "red">-2-</font>   
                                                                                 <font color = "red">==></font>  
                                                               <font color = "green">==></font>               <font color = "red">==></font>   
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
20904      assign utmi_hsrx_rec_data               = hssi_mode ? 1'b 0 : (hsrx_rec_data) ;  
                                                               <font color = "red">-1-</font>  
                                                               <font color = "red">==></font>  
                                                               <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
20905      assign utmi_hsrx_rec_data_valid         = hssi_mode ? 1'b 0 : (i_afe_hsrx_rec_data_valid) ;
                                                               <font color = "red">-1-</font>  
                                                               <font color = "red">==></font>  
                                                               <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
20906      assign utmi_hsrx_rec_decision_error     = hssi_mode ? 1'b 0 : (i_afe_hsrx_rec_decision_error) ;
                                                               <font color = "red">-1-</font>  
                                                               <font color = "red">==></font>  
                                                               <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
20907      assign utmi_ted_squelch_ana             = hssi_mode ? 1'b 1 : ( ~squelch_mask ? 1'b 1 : i_ted_squelch_ana) ;
                                                               <font color = "red">-1-</font>                       <font color = "red">-2-</font>   
                                                               <font color = "red">==></font>                       <font color = "red">==></font>   
                                                                                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
20908      assign hsddi                            = hssi_mode ? afeif_hsddi               : utmi_hsddi              ; 
                                                               <font color = "red">-1-</font>  
                                                               <font color = "red">==></font>  
                                                               <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
20909      assign hsdrv_en                         = hssi_mode ? afeif_hsdrv_en            : utmi_hsdrv_en           ; 
                                                               <font color = "red">-1-</font>  
                                                               <font color = "red">==></font>  
                                                               <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
20910      assign hspredrv_en                      = hssi_mode ? afeif_hspredrv_en         : utmi_hspredrv_en        ; 
                                                               <font color = "red">-1-</font>  
                                                               <font color = "red">==></font>  
                                                               <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
20911      assign afeif_lsfsddi                    = (tx_enable_n ? 1'b 0 : tx_dat) ;
                                                                  <font color = "red">-1-</font>  
                                                                  <font color = "green">==></font>  
                                                                  <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
20912      assign lsfsddi_mux                      = fslsserialmode_sync ? ( lane_reverse ? ~afeif_lsfsddi : afeif_lsfsddi) : lsfs_ddi_d ;
                                                                         <font color = "red">-1-</font>              <font color = "red">-2-</font>   
                                                                                          <font color = "red">==></font>  
                                                                         <font color = "green">==></font>              <font color = "red">==></font>   
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
20913      assign lsfsdrv_en_mux                   = fslsserialmode_sync ? ~tx_enable_n : lsfsdrv_en_d ;
                                                                         <font color = "red">-1-</font>  
                                                                         <font color = "red">==></font>  
                                                                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
20914      assign lsfs_assert_sezero_mux           = fslsserialmode_sync ? (~tx_enable_n & tx_se0) : (assert_sezero_d ) ;
                                                                         <font color = "red">-1-</font>  
                                                                         <font color = "red">==></font>  
                                                                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
20941      assign hssi_ded_ana     = hssi_mode ? i_ded_ana : 1'b0 ;
                                               <font color = "red">-1-</font>  
                                               <font color = "red">==></font>  
                                               <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
20942      assign hssi_chirp_data  = hssi_mode ? hsrx_diff_data : 1'b0 ; 
                                               <font color = "red">-1-</font>  
                                               <font color = "red">==></font>  
                                               <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
20943      assign hssi_rxerror     = hssi_mode ? afeif_rx_error_hs : 1'b0 ; 
                                               <font color = "red">-1-</font>  
                                               <font color = "red">==></font>  
                                               <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
20944      assign hssi_rx_clockout = hssi_mode ? afeif_rx_clk120 : 1'b0;
                                               <font color = "red">-1-</font>  
                                               <font color = "red">==></font>  
                                               <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
20945      assign hssi_dataout     = hssi_mode ? afeif_rx_data_hs : 4'b0;
                                               <font color = "red">-1-</font>  
                                               <font color = "red">==></font>  
                                               <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
20946      assign hssi_rxvalid     = hssi_mode ? afeif_rx_valid_hs : 1'b0;
                                               <font color = "red">-1-</font>  
                                               <font color = "red">==></font>  
                                               <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
20947      assign tx_ted_on                        = hssi_mode ? hssi_ted_en : 1'd 0 ;
                                                               <font color = "red">-1-</font>  
                                                               <font color = "red">==></font>  
                                                               <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
20949      assign afeif_tx_data_hs                 = hssi_mode ? hssi_datain : 2'd 0 ;
                                                               <font color = "red">-1-</font>  
                                                               <font color = "red">==></font>  
                                                               <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
20950      assign afeif_tx_enable_hs               = hssi_mode ? hssi_txvalid : 2'd 0 ;
                                                               <font color = "red">-1-</font>  
                                                               <font color = "red">==></font>  
                                                               <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
20951      assign afeif_hs_current_en              = hssi_mode ? hssi_tx_enable : 1'd 0 ;
                                                               <font color = "red">-1-</font>  
                                                               <font color = "red">==></font>  
                                                               <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
19741              if(!rstn_sieclock)
                   <font color = "red">-1-</font>  
19742              termselect_sync <= 1'b 1 ;  
           <font color = "green">        ==></font>
19743              else
19744              termselect_sync <= termselect ;
           <font color = "red">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
19748            if(!rstn_sieclock)
                 <font color = "red">-1-</font>  
19749            begin
19750            soft_disconnect_sie <= 1'b0 ;  
           <font color = "green">      ==></font>
19751            chirp_mode_sie <= 1'b0 ;  
19752            keep_alive_sie <= 1'b0 ;  
19753            chirp_mode_sie_d <= 1'b0 ;  
19754            end
19755            else
19756            begin
19757            soft_disconnect_sie <= soft_disconnect ;
           <font color = "red">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
19765              if(!rstn_sieclock)
                   <font color = "red">-1-</font>  
19766              begin
19767                  xcvrselect_sync_d <= 2'b 01;
           <font color = "green">            ==></font>
19768                  xcvrselect_sync_2d <= 2'b 01;   
19769                  xcvrselect_sync_3d <= 2'b 01;       
19770              end
19771              else
19772              begin
19773                  xcvrselect_sync_d <= xcvrselect_sync;
           <font color = "red">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
19797              case({xcvrselect,termselect})
                   <font color = "red">-1-</font>  
19798              3'b 000:  dev_opmode = HIGH_SPEED ;      
           <font color = "red">        ==></font>
19799              3'b 001:  dev_opmode = CHIRP_MODE ;      
           <font color = "red">        ==></font>
19800              3'b 010:  dev_opmode = FULL_SPEED ;      
           <font color = "red">        ==></font>
19801              3'b 011:  dev_opmode = FULL_SPEED ;      
           <font color = "green">        ==></font>
19802              3'b 100:  dev_opmode = LOW_SPEED  ;      
           <font color = "red">        ==></font>
19803              3'b 101:  dev_opmode = LOW_SPEED  ;      
           <font color = "red">        ==></font>
19804              3'b 110:  dev_opmode = FULL_SPEED ;      
           <font color = "red">        ==></font>
19805              3'b 111:  dev_opmode = FULL_SPEED ;      
           <font color = "red">        ==></font>
                   MISSING_DEFAULT
           <font color = "red">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>3'b000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b001 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b010 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b011 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>3'b100 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b101 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b110 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b111 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>MISSING_DEFAULT</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
19810              case({xcvrselect,termselect,opmode})
                   <font color = "red">-1-</font>  
19811              5'b 00000: host_opmode = HIGH_SPEED ;    
           <font color = "red">        ==></font>
19812              5'b 00001: host_opmode = HIGH_SPEED ;    
           <font color = "red">        ==></font>
19813              5'b 00010: host_opmode = CHIRP_MODE ;    
           <font color = "red">        ==></font>
19814              5'b 00011: host_opmode = HIGH_SPEED ;    
           <font color = "red">        ==></font>
19815              5'b 00100: host_opmode = HIGH_SPEED ;    
           <font color = "red">        ==></font>
19816              5'b 00101: host_opmode = HIGH_SPEED ;    
           <font color = "red">        ==></font>
19817              5'b 00110: host_opmode = HIGH_SPEED ;    
           <font color = "red">        ==></font>
19818              5'b 00111: host_opmode = HIGH_SPEED ;    
           <font color = "red">        ==></font>
19819              5'b 01000: host_opmode = FULL_SPEED ;    
           <font color = "red">        ==></font>
19820              5'b 01001: host_opmode = FULL_SPEED ;    
           <font color = "red">        ==></font>
19821              5'b 01010: host_opmode = FULL_SPEED ;    
           <font color = "red">        ==></font>
19822              5'b 01011: host_opmode = FULL_SPEED ;    
           <font color = "red">        ==></font>
19823              5'b 01100: host_opmode = FULL_SPEED ;    
           <font color = "red">        ==></font>
19824              5'b 01101: host_opmode = FULL_SPEED ;    
           <font color = "green">        ==></font>
19825              5'b 01110: host_opmode = FULL_SPEED ;    
           <font color = "red">        ==></font>
19826              5'b 01111: host_opmode = FULL_SPEED ;    
           <font color = "red">        ==></font>
19827              5'b 10000: host_opmode = LOW_SPEED  ;    
           <font color = "red">        ==></font>
19828              5'b 10001: host_opmode = LOW_SPEED  ;    
           <font color = "red">        ==></font>
19829              5'b 10010: host_opmode = LOW_SPEED  ;    
           <font color = "red">        ==></font>
19830              5'b 10011: host_opmode = LOW_SPEED  ;    
           <font color = "red">        ==></font>
19831              5'b 10100: host_opmode = LOW_SPEED  ;    
           <font color = "red">        ==></font>
19832              5'b 10101: host_opmode = LOW_SPEED  ;    
           <font color = "red">        ==></font>
19833              5'b 10110: host_opmode = LOW_SPEED  ;    
           <font color = "red">        ==></font>
19834              5'b 10111: host_opmode = LOW_SPEED  ;    
           <font color = "red">        ==></font>
19835              5'b 11000: host_opmode = FULL_SPEED ;    
           <font color = "red">        ==></font>
19836              5'b 11001: host_opmode = FULL_SPEED ;    
           <font color = "red">        ==></font>
19837              5'b 11010: host_opmode = FULL_SPEED ;    
           <font color = "red">        ==></font>
19838              5'b 11011: host_opmode = FULL_SPEED ;    
           <font color = "red">        ==></font>
19839              5'b 11100: host_opmode = FULL_SPEED ;    
           <font color = "red">        ==></font>
19840              5'b 11101: host_opmode = FULL_SPEED ;    
           <font color = "red">        ==></font>
19841              5'b 11110: host_opmode = FULL_SPEED ;    
           <font color = "red">        ==></font>
19842              5'b 11111: host_opmode = FULL_SPEED ;    
           <font color = "red">        ==></font>
                   MISSING_DEFAULT
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>5'b00000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>5'b00001 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>5'b00010 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>5'b00011 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>5'b00100 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>5'b00101 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>5'b00110 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>5'b00111 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>5'b01000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>5'b01001 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>5'b01010 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>5'b01011 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>5'b01100 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>5'b01101 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>5'b01110 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>5'b01111 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>5'b10000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>5'b10001 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>5'b10010 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>5'b10011 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>5'b10100 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>5'b10101 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>5'b10110 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>5'b10111 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>5'b11000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>5'b11001 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>5'b11010 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>5'b11011 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>5'b11100 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>5'b11101 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>5'b11110 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>5'b11111 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>MISSING_DEFAULT</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
19847              if(~rstn_sieclock)
                   <font color = "red">-1-</font>  
19848              begin
19849                      linestate_sel_int       <= 1'b 0 ;
           <font color = "green">                ==></font>
19850                      linestate_sel_int_d     <= 1'b 0 ;
19851                      linestate_sel           <= 1'b 0 ;
19852                      internal_opmode_reg     <= FULL_SPEED ;
19853              end
19854              else
19855              begin
19856                      linestate_sel_int       <= 1'b 1 ;
           <font color = "red">                ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
19864              if(~rstn_hs_clock)
                   <font color = "red">-1-</font>  
19865              begin
19866                      sq_s1 <= 1'b1;
           <font color = "green">                ==></font>
19867                      sq_s2 <= 1'b1;
19868                      sq_s3 <= 1'b1;
19869                      sq_s4 <= 1'b1;
19870                      sq_s5 <= 1'b1;
19871              end
19872              else
19873              begin
19874                      sq_s1 <= squelch;
           <font color = "red">                ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
19886              case(internal_opmode_reg)
                   <font color = "red">-1-</font>  
19887              HIGH_SPEED: sync_linestate = ( squelch_mask & squelch_fin ) ? LINESTATE_SE0 : LINESTATE_J ;      
                                                                               <font color = "red">-2-</font>  
                                                                               <font color = "red">==></font>  
                                                                               <font color = "red">==></font>  
19888              FULL_SPEED: sync_linestate = {rxdm_sync,rxdp_sync} ;                                     
           <font color = "green">        ==></font>
19889              LOW_SPEED : sync_linestate = {rxdm_sync,rxdp_sync} ;                                     
           <font color = "red">        ==></font>
19890              CHIRP_MODE: sync_linestate = ( squelch_shrunk ) ? LINESTATE_SE0 :
                                                                   <font color = "red">-3-</font>  
                                                                   <font color = "red">==></font>  
19891                                              hsrx_diff_data_sync ? LINESTATE_J : LINESTATE_K ;        
                                                                       <font color = "red">-4-</font>  
                                                                       <font color = "red">==></font>  
                                                                       <font color = "red">==></font>  
                                                   MISSING_DEFAULT
           <font color = "red">                                        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>HIGH_SPEED </td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>HIGH_SPEED </td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>FULL_SPEED </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>LOW_SPEED </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>CHIRP_MODE </td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>CHIRP_MODE </td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>CHIRP_MODE </td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>MISSING_DEFAULT</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
19896              if(~rstn_hs_clock)
                   <font color = "red">-1-</font>  
19897                      sync_linestate_reg <= LINESTATE_J ;
           <font color = "green">                ==></font>
19898              else
19899                      sync_linestate_reg <= sync_linestate ;
           <font color = "red">                ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
19909              if(~rstn_hs_clock)
                   <font color = "red">-1-</font>  
19910                      filter_cnt_en <= 1'b 0 ;
           <font color = "green">                ==></font>
19911              else if(filter_cnt_rst)
                        <font color = "red">-2-</font>  
19912                      filter_cnt_en <= 1'b 0 ;
           <font color = "red">                ==></font>
19913              else if(filter_cnt_trigger)
                        <font color = "red">-3-</font>  
19914                      filter_cnt_en <= 1'b 1 ;
           <font color = "red">                ==></font>
                           MISSING_ELSE
           <font color = "red">                ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
19921              if(~rstn_hs_clock)
                   <font color = "red">-1-</font>  
19922                      filter_cnt <= 8'd 0 ;
           <font color = "green">                ==></font>
19923              else if(filter_cnt_rst)
                        <font color = "red">-2-</font>  
19924                      filter_cnt <= 8'd 0 ;
           <font color = "red">                ==></font>
19925              else if(filter_cnt_en)
                        <font color = "red">-3-</font>  
19926                      filter_cnt <= filter_cnt + 8'd 1 ;
           <font color = "red">                ==></font>
                           MISSING_ELSE
           <font color = "red">                ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
19930              if(~rstn_hs_clock)
                   <font color = "red">-1-</font>  
19931                      se0_detected <= 1'd 0 ;
           <font color = "green">                ==></font>
19932              else if(non_se0_detect | hs_mode)
                        <font color = "red">-2-</font>  
19933                      se0_detected <= 1'd 0 ;
           <font color = "red">                ==></font>
19934              else if(filter_cnt_reached)
                        <font color = "red">-3-</font>  
19935                      se0_detected <= 1'b 1 ;
           <font color = "red">                ==></font>
                           MISSING_ELSE
           <font color = "red">                ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
19939              if(~rstn_hs_clock)
                   <font color = "red">-1-</font>  
19940                      clean_linestate <= LINESTATE_J ;
           <font color = "green">                ==></font>
19941              else if(filter_cnt_rst | suspend_mode | serx_mask_cnt_en | clean_linestate_update)
                        <font color = "red">-2-</font>  
19942                      clean_linestate <= (suspend_mode | serx_mask_cnt_en) ? LINESTATE_SE0: (non_se0_detect ? sync_linestate : sync_linestate_reg) ;
                                                                                <font color = "red">-3-</font>                              <font color = "red">-4-</font>   
                                                                                <font color = "red">==></font>                              <font color = "red">==></font>   
                                                                                                                 <font color = "red">==></font>  
                           MISSING_ELSE
           <font color = "red">                ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
19950              if(~rstn_sieclock)
                   <font color = "red">-1-</font>  
19951                      filter_linestate_d      <= LINESTATE_J ;
           <font color = "green">                ==></font>
19952              else
19953                      filter_linestate_d      <= filter_linestate ;
           <font color = "red">                ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
19957              if(~rstn_byte_clock)
                   <font color = "red">-1-</font>  
19958              begin
19959                      serx_mask_cnt_reached_d <= 1'b0 ;
           <font color = "green">                ==></font>
19960              end
19961              else 
19962              begin
19963                      serx_mask_cnt_reached_d <= serx_mask_cnt_reached ;
           <font color = "red">                ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
19968              if(~rstn_byte_clock)
                   <font color = "red">-1-</font>  
19969                      serx_mask_cnt_en <= 1'b0 ;
           <font color = "green">                ==></font>
19970              else if(serx_mask_cnt_reached)
                        <font color = "red">-2-</font>  
19971                      serx_mask_cnt_en <= 1'b0 ;
           <font color = "red">                ==></font>
19972              else if(suspend_mode & ~test_lsfs_tx_reg1[6])
                        <font color = "red">-3-</font>  
19973                      serx_mask_cnt_en <= 1'b1 ;
           <font color = "red">                ==></font>
                           MISSING_ELSE
           <font color = "red">                ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
19977              if(~rstn_byte_clock)
                   <font color = "red">-1-</font>  
19978                      serx_mask_cnt <= 8'd 0 ;
           <font color = "green">                ==></font>
19979              else if(serx_mask_cnt_reached)
                        <font color = "red">-2-</font>  
19980                      serx_mask_cnt <= 8'd 0 ;
           <font color = "red">                ==></font>
19981              else if(serx_mask_cnt_en)
                        <font color = "red">-3-</font>  
19982                      serx_mask_cnt <= serx_mask_cnt + 8'd 1 ;
           <font color = "red">                ==></font>
                           MISSING_ELSE
           <font color = "red">                ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
19986              if(~test_lsfs_tx_reg1[6])
                   <font color = "red">-1-</font>  
19987              begin
19988                      case(test_lsfs_tx_reg1[5:4])
                           <font color = "red">-2-</font>  
19989                      2'b 01:  serx_mask_threshold = SERX_MASK_TIME_1US ;     
           <font color = "red">                ==></font>
19990                      2'b 10:  serx_mask_threshold = SERX_MASK_TIME_2US ;     
           <font color = "red">                ==></font>
19991                      2'b 11:  serx_mask_threshold = SERX_MASK_TIME_3US ;    
           <font color = "red">                ==></font>
19992                      default: serx_mask_threshold = SERX_MASK_TIME_2US ;    
           <font color = "green">                ==></font>
19993                      endcase
19994              end
19995              else
19996                      serx_mask_threshold = SERX_MASK_TIME_2US ;      
           <font color = "red">                ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>2'b10 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>2'b11 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>default</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
20001              if(~rstn_byte_clock)
                   <font color = "red">-1-</font>  
20002              begin
20003                      termselect_d    <= 1'b 1 ;
           <font color = "green">                ==></font>
20004                      hs_mode_d       <= 1'b 0 ;
20005              end
20006              else
20007              begin
20008                      termselect_d    <= termselect_sync ;
           <font color = "red">                ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
20016              if(~rstn_byte_clock)
                   <font color = "red">-1-</font>  
20017                      recovery_cnt_en <= 1'b 0 ;
           <font color = "green">                ==></font>
20018              else if(soft_disconnect_sie | hs_mode_async | recovery_cnt_reached | device_mode)
                        <font color = "red">-2-</font>  
20019                      recovery_cnt_en <= 1'b 0 ;
           <font color = "red">                ==></font>
20020              else if(recovery_condition)
                        <font color = "red">-3-</font>  
20021                      recovery_cnt_en <= 1'b 1 ;
           <font color = "red">                ==></font>
                           MISSING_ELSE
           <font color = "red">                ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
20025              if(~rstn_byte_clock)
                   <font color = "red">-1-</font>  
20026                      recovery_cnt <= 18'd 0 ;
           <font color = "green">                ==></font>
20027              else if(soft_disconnect_sie | hs_mode_async | recovery_cnt_reached)
                        <font color = "red">-2-</font>  
20028                      recovery_cnt <= 18'd 0 ;
           <font color = "red">                ==></font>
20029              else if(recovery_cnt_en)
                        <font color = "red">-3-</font>  
20030                      recovery_cnt <= recovery_cnt + 18'd 1 ;
           <font color = "red">                ==></font>
                           MISSING_ELSE
           <font color = "red">                ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
20040              if(~rstn_byte_clock)
                   <font color = "red">-1-</font>  
20041                      lsfs_discon_cnt <= 8'd 0 ;
           <font color = "green">                ==></font>
20042              else if(soft_disconnect_sie | hs_mode_async | linestate_update | lsfs_discon_cnt_reached | device_mode)
                        <font color = "red">-2-</font>  
20043                      lsfs_discon_cnt <= 8'd 0 ;
           <font color = "red">                ==></font>
20044              else if(lsfs_disconnect_en | lsfs_connect_en)
                        <font color = "red">-3-</font>  
20045                      lsfs_discon_cnt <= lsfs_discon_cnt + 8'd 1 ;
           <font color = "red">                ==></font>
                           MISSING_ELSE
           <font color = "red">                ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
20051              if(~rstn_byte_clock)
                   <font color = "red">-1-</font>  
20052                      lsfs_hostdisconnect <= 1'b 0 ;
           <font color = "green">                ==></font>
20053              else if(device_mode)
                        <font color = "red">-2-</font>  
20054                      lsfs_hostdisconnect <= 1'b 0 ;
           <font color = "red">                ==></font>
20055              else if(soft_disconnect_sie | lsfs_hostdisconnect_rst)
                        <font color = "red">-3-</font>  
20056                      lsfs_hostdisconnect <= 1'b 1 ;
           <font color = "red">                ==></font>
20057              else if(lsfs_discon_cnt_reached)
                        <font color = "red">-4-</font>  
20058                      lsfs_hostdisconnect <=  linestate_inactive ;
           <font color = "red">                ==></font>
                           MISSING_ELSE
           <font color = "red">                ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
20062              if(~rstn_sieclock)              
                   <font color = "red">-1-</font>  
20063                      hostdisconnect <= 1'b 0 ;
           <font color = "green">                ==></font>
20064              else if(device_mode)
                        <font color = "red">-2-</font>  
20065                      hostdisconnect <= 1'b 0 ;
           <font color = "red">                ==></font>
20066              else if(host_mode & ~recovery_condition & ~recovery_cnt_en)
                        <font color = "red">-3-</font>  
20067                      hostdisconnect <= hs_mode_async ? hs_hostdisconnect : lsfs_hostdisconnect ;
                                                           <font color = "red">-4-</font>  
                                                           <font color = "red">==></font>  
                                                           <font color = "red">==></font>  
                           MISSING_ELSE
           <font color = "red">                ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
20136              if(~rstn_hs_clock)
                   <font color = "red">-1-</font>  
20137              ted_down_time   <= 1'b 0 ;
           <font color = "green">        ==></font>
20138              else if (posedge_hsdrv_en & ~chirp_mode_en & ~ted_down_en & ~(bist_mode_hs | loopback_hs))
                        <font color = "red">-2-</font>  
20139              ted_down_time   <= 1'b 1 ;
           <font color = "red">        ==></font>
20140              else if (deassert_ted_down_time)
                        <font color = "red">-3-</font>  
20141              ted_down_time   <= 1'b 0 ;
           <font color = "red">        ==></font>
                   MISSING_ELSE
           <font color = "red">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
20145              if(~rstn_hs_clock)
                   <font color = "red">-1-</font>  
20146              tx_squelch_cnt_en       <= 1'b 0 ;
           <font color = "green">        ==></font>
20147              else if (tx_squelch_cnt_reached)
                        <font color = "red">-2-</font>  
20148              tx_squelch_cnt_en       <= 1'b 0 ;
           <font color = "red">        ==></font>
20149              else if (negedge_hsdrv_en & ~chirp_mode_en & ~ted_down_en & ~(bist_mode_hs | loopback_hs))
                        <font color = "red">-3-</font>  
20150              tx_squelch_cnt_en       <= 1'b 1 ;
           <font color = "red">        ==></font>
                   MISSING_ELSE
           <font color = "red">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
20154              if(~rstn_hs_clock)
                   <font color = "red">-1-</font>  
20155              tx_squelch_cnt  <= 4'd 0 ;
           <font color = "green">        ==></font>
20156              else if (tx_squelch_cnt_reached)
                        <font color = "red">-2-</font>  
20157              tx_squelch_cnt  <= 4'd 0 ;
           <font color = "red">        ==></font>
20158              else if (tx_squelch_cnt_en)
                        <font color = "red">-3-</font>  
20159              tx_squelch_cnt  <= tx_squelch_cnt + 4'd 1 ;
           <font color = "red">        ==></font>
                   MISSING_ELSE
           <font color = "red">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
20174              if(~rstn_hs_clock)
                   <font color = "red">-1-</font>  
20175                      hsdrv_en_d  <= 1'b 0 ;
           <font color = "green">                ==></font>
20176              else
20177                      hsdrv_en_d  <= hsdrv_en_loc ;
           <font color = "red">                ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
20183              if(~rstn_hs_clock)
                   <font color = "red">-1-</font>  
20184                      hsdrv_en_reg  <= 1'b 0 ;
           <font color = "green">                ==></font>
20185              else if(soft_disconnect_sie | ~hs_mode | hsdrv_cnt_reached)
                        <font color = "red">-2-</font>  
20186                      hsdrv_en_reg  <= 1'b 0 ;
           <font color = "red">                ==></font>
20187              else if(negedge_hsdrv_en)
                        <font color = "red">-3-</font>  
20188                      hsdrv_en_reg  <= 1'b 1 ;
           <font color = "red">                ==></font>
                           MISSING_ELSE
           <font color = "red">                ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
20195              if(~rstn_hs_clock)
                   <font color = "red">-1-</font>  
20196                      hsdrv_cnt  <= 5'd 0 ;
           <font color = "green">                ==></font>
20197              else if(soft_disconnect_sie | ~hs_mode | hsdrv_cnt_reached)
                        <font color = "red">-2-</font>  
20198                      hsdrv_cnt  <= 5'd 0 ;
           <font color = "red">                ==></font>
20199              else if(hsdrv_cnt_en)
                        <font color = "red">-3-</font>  
20200                      hsdrv_cnt  <= hsdrv_cnt + 5'd 1 ;
           <font color = "red">                ==></font>
                           MISSING_ELSE
           <font color = "red">                ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
20209              if(~rstn_hs_clock)
                   <font color = "red">-1-</font>  
20210      	  begin
20211      
20212                      hsdrv_en_loc_delay  <= 1'b 0 ;
           <font color = "green">                ==></font>
20213      	  end
20214              else
20215      	  begin
20216      
20217                      hsdrv_en_loc_delay <= hsdrv_en_loc;
           <font color = "red">                ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
20260              if(~rstn_hs_clock)
                   <font color = "red">-1-</font>  
20261              begin
20262                      hsdrv_en_delay          <= 1'b 0 ;
           <font color = "green">                ==></font>
20263                      hsdrv_en_delay_d        <= 1'b 0 ;
20264                      hsddi_delay             <= 1'b 0 ;
20265                      hs_termination_on_ctrl  <= 1'b 0 ;
20266              end
20267              else
20268              begin
20269                      hsdrv_en_delay          <= hsdrv_en_loc ;
           <font color = "red">                ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
20279              if(~udc_bc_calib_rstn)
                   <font color = "red">-1-</font>  
20280                      hstx_en_d <= 1'b 0 ;
           <font color = "green">                ==></font>
20281              else
20282                      hstx_en_d <= hstx_en_sync ;
           <font color = "red">                ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
20286              if(~rstn_refclock)
                   <font color = "red">-1-</font>  
20287                      lsfstx_en_d <= 1'b0;
           <font color = "green">                ==></font>
20288              else
20289                      lsfstx_en_d <= lsfstx_en_sync;
           <font color = "red">                ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
20297              if(~rstn_refclock)
                   <font color = "red">-1-</font>  
20298                      lsfstx_delay_en <= 1'b 0 ;
           <font color = "green">                ==></font>
20299              else if(negedge_lsfstx_en | txvalid_lsfstx_delay_reached)
                        <font color = "red">-2-</font>  
20300                      lsfstx_delay_en <= 1'b 0 ;
           <font color = "red">                ==></font>
20301              else if(posedge_lsfstx_en)
                        <font color = "red">-3-</font>  
20302                      lsfstx_delay_en <= 1'b 1 ;
           <font color = "red">                ==></font>
                           MISSING_ELSE
           <font color = "red">                ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
20306              if(~rstn_refclock)
                   <font color = "red">-1-</font>  
20307                      lsfstx_en_cnt <= 4'd 0 ;
           <font color = "green">                ==></font>
20308              else if(negedge_lsfstx_en)
                        <font color = "red">-2-</font>  
20309                      lsfstx_en_cnt <= 4'd 0 ;
           <font color = "red">                ==></font>
20310              else if(lsfstx_delay_en & ~txvalid_lsfstx_delay_reached)
                        <font color = "red">-3-</font>  
20311                      lsfstx_en_cnt <= lsfstx_en_cnt + 6'd 1 ;
           <font color = "red">                ==></font>
                           MISSING_ELSE
           <font color = "red">                ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
20315              if(~udc_bc_calib_rstn)
                   <font color = "red">-1-</font>  
20316                      hstx_delay_en <= 1'b 0 ;
           <font color = "green">                ==></font>
20317              else if(negedge_hstx_en | (hstx_en_delay_reached & txvalid_hstx_delay_reached))
                        <font color = "red">-2-</font>  
20318                      hstx_delay_en <= 1'b 0 ;
           <font color = "red">                ==></font>
20319              else if(posedge_hstx_en)
                        <font color = "red">-3-</font>  
20320                      hstx_delay_en <= 1'b 1 ;
           <font color = "red">                ==></font>
                           MISSING_ELSE
           <font color = "red">                ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
20324              if(~udc_bc_calib_rstn)
                   <font color = "red">-1-</font>  
20325                      hstx_en_cnt_5us <= 5'd 0 ;
           <font color = "green">                ==></font>
20326              else if(negedge_hstx_en)
                        <font color = "red">-2-</font>  
20327                      hstx_en_cnt_5us <= 5'd 0 ;
           <font color = "red">                ==></font>
20328              else if(hstx_delay_en & ~(hstx_en_delay_reached & txvalid_hstx_delay_reached))
                        <font color = "red">-3-</font>  
20329                      hstx_en_cnt_5us <= hstx_en_cnt_5us + 6'd 1 ;
           <font color = "red">                ==></font>
                           MISSING_ELSE
           <font color = "red">                ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
20333              if(~udc_bc_calib_rstn)
                   <font color = "red">-1-</font>  
20334                      hstx_en_delay_reached <= 1'b 0 ;
           <font color = "green">                ==></font>
20335              else if(negedge_hstx_en)
                        <font color = "red">-2-</font>  
20336                      hstx_en_delay_reached <= 1'b 0 ;
           <font color = "red">                ==></font>
20337              else if(hstx_en_cnt_5us == delay_threshold_5us)
                        <font color = "red">-3-</font>  
20338                      hstx_en_delay_reached <= 1'b 1 ;
           <font color = "red">                ==></font>
                           MISSING_ELSE
           <font color = "red">                ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
20355              case(hstx_en_delay_threshold)
                   <font color = "red">-1-</font>  
20356              2'b 00:                         
20357                      delay_threshold_5us = 5'd2 ;
           <font color = "red">                ==></font>
20358              2'b 01:                         
20359                      delay_threshold_5us = 5'd2 ;
           <font color = "green">                ==></font>
20360              2'b 10:                         
20361                      delay_threshold_5us = 5'd7;
           <font color = "red">                ==></font>
20362              2'b 11:                         
20363                      delay_threshold_5us = 5'd12 ;
           <font color = "red">                ==></font>
20364              default:                                
20365                      delay_threshold_5us = 5'd2 ;
           <font color = "red">                ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'b00 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b01 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>2'b10 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b11 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
20371              case(test_txvalid_ungate[1:0])
                   <font color = "red">-1-</font>  
20372              2'b 00:                         
20373                      txvalid_ungate_hs_threshold = 5'd18 ;
           <font color = "green">                ==></font>
20374              2'b 01:                         
20375                      txvalid_ungate_hs_threshold = 5'd13 ;
           <font color = "red">                ==></font>
20376              2'b 10:                         
20377                      txvalid_ungate_hs_threshold = 5'd8;
           <font color = "red">                ==></font>
20378              2'b 11:                         
20379                      txvalid_ungate_hs_threshold = 5'd0 ;
           <font color = "red">                ==></font>
20380              default:                                
20381                      txvalid_ungate_hs_threshold = 5'd18 ;
           <font color = "red">                ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>2'b00 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b10 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b11 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
20386              case(test_txvalid_ungate[3:2])
                   <font color = "red">-1-</font>  
20387              2'b 00:                         
20388                      txvalid_ungate_lsfs_threshold = 4'd3 ;
           <font color = "green">                ==></font>
20389              2'b 01:                         
20390                      txvalid_ungate_lsfs_threshold = 4'd8 ;
           <font color = "red">                ==></font>
20391              2'b 10:                         
20392                      txvalid_ungate_lsfs_threshold = 4'd13;
           <font color = "red">                ==></font>
20393              2'b 11:                         
20394                      txvalid_ungate_lsfs_threshold = 4'd0 ;
           <font color = "red">                ==></font>
20395              default:                                
20396                      txvalid_ungate_lsfs_threshold = 4'd3 ;
           <font color = "red">                ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>2'b00 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b10 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b11 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
20443              if(~rstn_byte_clock)
                   <font color = "red">-1-</font>  
20444              begin
20445                      assert_sezero_d <= 1'b 0 ;
           <font color = "green">                ==></font>
20446                      lsfs_ddi_d      <= 1'b 0 ;
20447                      lsfsdrv_en_d    <= 1'b 0 ;
20448              end
20449              else
20450              begin
20451                      assert_sezero_d <= assert_sezero_loc ;
           <font color = "red">                ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
20461              if(~primary_count_rstn)
                   <font color = "red">-1-</font>  
20462                      q_out           <= 19'd 0 ;
           <font color = "green">                ==></font>
20463              else if (autocal_enable)
                        <font color = "red">-2-</font>  
20464                      q_out           <= q_out + 19'd 1 ;
           <font color = "red">                ==></font>
                           MISSING_ELSE
           <font color = "red">                ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
20470              if(~usb2_calib_rstn)
                   <font color = "red">-1-</font>  
20471                      primary_count_reached_d <= 1'b 0 ;
           <font color = "green">                ==></font>
20472              else
20473                      primary_count_reached_d <= primary_count_reached ;
           <font color = "red">                ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
20478              if(~usb2_calib_rstn)
                   <font color = "red">-1-</font>  
20479                      sec_counter     <= 8'd 0 ;
           <font color = "green">                ==></font>
20480              else if (sec_counter_reached)
                        <font color = "red">-2-</font>  
20481                      sec_counter     <= 8'd 0 ;
           <font color = "red">                ==></font>
20482              else if (primary_count_reached)
                        <font color = "red">-3-</font>  
20483                      sec_counter     <= sec_counter + 8'd 1 ;
           <font color = "red">                ==></font>
                           MISSING_ELSE
           <font color = "red">                ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
20493              case (spc_choice)
                   <font color = "red">-1-</font>  
20494              3'd 0 :
20495              sec_counter_threshold = 8'd 1 ;
           <font color = "red">        ==></font>
20496              3'd 1 :
20497              sec_counter_threshold = 8'd 1 ;
           <font color = "red">        ==></font>
20498              3'd 2 :
20499              sec_counter_threshold = 8'd 2 ;
           <font color = "green">        ==></font>
20500              3'd 3 :
20501              sec_counter_threshold = 8'd 3 ;
           <font color = "red">        ==></font>
20502              3'd 4 :
20503              sec_counter_threshold = 8'd 4 ;
           <font color = "red">        ==></font>
20504              3'd 5 :
20505              sec_counter_threshold = 8'd 5 ;
           <font color = "red">        ==></font>
20506              3'd 6 :
20507              sec_counter_threshold = 8'd 6 ;
           <font color = "red">        ==></font>
20508              3'd 7 :
20509              sec_counter_threshold = 8'd 7 ;
           <font color = "red">        ==></font>
                   MISSING_DEFAULT
           <font color = "red">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>3'b0 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>3'd2 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>3'd3 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'd4 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'd5 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'd6 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'd7 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>MISSING_DEFAULT</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
20515              if(~usb2_calib_rstn)
                   <font color = "red">-1-</font>  
20516                      calib_spc_choice_d      <= 1'b 0 ;
           <font color = "green">                ==></font>
20517              else
20518                      calib_spc_choice_d      <= calib_spc_choice ;
           <font color = "red">                ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
20529              if(~usb2_calib_rstn)
                   <font color = "red">-1-</font>  
20530              tm_calib_trigger_d      <= 1'b 0 ;
           <font color = "green">        ==></font>
20531              else
20532              tm_calib_trigger_d      <= tm_calib_trigger ;
           <font color = "red">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
20538              if(~usb2_calib_rstn)
                   <font color = "red">-1-</font>  
20539                      calib_active_rst_cnt_en <= 1'b 0 ;
           <font color = "green">                ==></font>
20540              else if (calib_active_rst_cnt_reached)
                        <font color = "red">-2-</font>  
20541                      calib_active_rst_cnt_en <= 1'b 0 ;
           <font color = "red">                ==></font>
20542              else if (calib_trigger) 
                        <font color = "red">-3-</font>  
20543                      calib_active_rst_cnt_en <= 1'b 1 ;
           <font color = "red">                ==></font>
                           MISSING_ELSE
           <font color = "red">                ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
20547              if(~usb2_calib_rstn)
                   <font color = "red">-1-</font>  
20548                      calib_active_rst_cnt    <= 5'd 0 ;
           <font color = "green">                ==></font>
20549              else if (calib_trigger)
                        <font color = "red">-2-</font>  
20550                      calib_active_rst_cnt    <= 5'd 0 ;
           <font color = "red">                ==></font>
20551              else if (calib_active_rst_cnt_en)
                        <font color = "red">-3-</font>  
20552                      calib_active_rst_cnt    <= calib_active_rst_cnt + 5'd 1 ;
           <font color = "red">                ==></font>
                           MISSING_ELSE
           <font color = "red">                ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
20572            if(~usb2_calib_rstn)
                 <font color = "red">-1-</font>  
20573                    store_rescal_reg <= 1'b 1 ;
           <font color = "green">              ==></font>
20574            else if(store_rescal)
                      <font color = "red">-2-</font>  
20575                    store_rescal_reg <= 1'b 0 ;
           <font color = "red">              ==></font>
                         MISSING_ELSE
           <font color = "red">              ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
20579            if(~usb2_calib_rstn)
                 <font color = "red">-1-</font>  
20580                    auto_store_rescal_reg <= 1'b 1 ;
           <font color = "green">              ==></font>
20581            else if(~i_rescal_calib_done)
                      <font color = "red">-2-</font>  
20582                    auto_store_rescal_reg <= 1'b 1 ;
           <font color = "red">              ==></font>
20583            else if(store_rescal)
                      <font color = "red">-3-</font>  
20584                    auto_store_rescal_reg <= 1'b 0 ;
           <font color = "red">              ==></font>
                         MISSING_ELSE
           <font color = "red">              ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
20640              if(~rstn_hs_clock)
                   <font color = "red">-1-</font>  
20641              begin
20642                      fscalib_hssync_d <= 1'b 0 ;
           <font color = "green">                ==></font>
20643                      hscalib_hssync_d <= 1'b 0 ;
20644                      bccalib_hssync_d <= 1'b 0 ;
20645              end
20646              else
20647              begin
20648                      fscalib_hssync_d <= fscalib_hssync ;
           <font color = "red">                ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
20664              if(~rstn_hs_clock)
                   <font color = "red">-1-</font>  
20665                      suspendm_init   <= 1'b 0 ;
           <font color = "green">                ==></font>
20666              else if (suspendm_sync)
                        <font color = "red">-2-</font>  
20667                      suspendm_init   <= 1'b 1 ;
           <font color = "red">                ==></font>
                           MISSING_ELSE
           <font color = "red">                ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
20671              if(~rstn_hs_clock)
                   <font color = "red">-1-</font>  
20672              begin
20673                      suspend_init_d  <= 1'b 0 ;
           <font color = "green">                ==></font>
20674                      suspend_init_2d <= 1'b 0 ;
20675              end
20676              else
20677              begin
20678                      suspend_init_d  <= suspendm_init ;
           <font color = "red">                ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
20686              if(~rstn_hs_clock)
                   <font color = "red">-1-</font>  
20687                      squelch_cnt     <= 2'd 0 ;
           <font color = "green">                ==></font>
20688              else if(~(squelch & squelch_mask))
                        <font color = "red">-2-</font>  
20689                      squelch_cnt     <= 2'd 0 ;
           <font color = "red">                ==></font>
20690              else if(~squelch_cnt_reached)
                        <font color = "red">-3-</font>  
20691                      squelch_cnt     <= squelch_cnt + 2'd 1 ;
           <font color = "red">                ==></font>
                           MISSING_ELSE
           <font color = "red">                ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
20703              if(~rstn_hs_clock)
                   <font color = "red">-1-</font>  
20704                      squelch_cnt_reached_d   <= 1'b 0 ;
           <font color = "green">                ==></font>
20705              else
20706                      squelch_cnt_reached_d   <= squelch_cnt_reached ;
           <font color = "red">                ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
20717              if(~rstn_hs_clock)
                   <font color = "red">-1-</font>  
20718                      lsfsdrv_en_mux_sync_d   <= 1'b 0 ;
           <font color = "green">                ==></font>
20719              else
20720                      lsfsdrv_en_mux_sync_d   <= lsfsdrv_en_mux_sync ;
           <font color = "red">                ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
20732              if(~rstn_sieclock)
                   <font color = "red">-1-</font>  
20733              hs_termination_on_sync  <= 1'b 0 ;
           <font color = "green">        ==></font>
20734              else 
20735              hs_termination_on_sync  <= hs_termination_on ;
           <font color = "red">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
20740              if(~rstn_hs_clock)
                   <font color = "red">-1-</font>  
20741                      fsls_mode_sezero_d      <= 1'b 0 ;
           <font color = "green">                ==></font>
20742              else
20743                      fsls_mode_sezero_d      <= fsls_mode_sezero ;
           <font color = "red">                ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
20750              if(~rstn_hs_clock)
                   <font color = "red">-1-</font>  
20751                      rescalib_code_state     <= CALIB_DONE_WAIT ;
           <font color = "green">                ==></font>
20752              else
20753                      rescalib_code_state     <= rescalib_code_next_state ;
           <font color = "red">                ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
20757              case(rescalib_code_state)
                   <font color = "red">-1-</font>  
20758              CALIB_DONE_WAIT:
20759              begin
20760                      if(negedge_fscalib_pulse | negedge_bccalib_pulse | negedge_hscalib_pulse | posedge_suspendm_init)
                           <font color = "red">-2-</font>  
20761                      rescalib_code_next_state = IDLE_WAIT ;
           <font color = "red">                ==></font>
20762                      else
20763                      rescalib_code_next_state = CALIB_DONE_WAIT ;
           <font color = "green">                ==></font>
20764              end
20765              IDLE_WAIT:
20766              begin
20767                      if(idle_line | posedge_suspendm_init_d)
                           <font color = "red">-3-</font>  
20768                      rescalib_code_next_state = GENERATE_STORE_PULSE ;
           <font color = "red">                ==></font>
20769                      else
20770                      rescalib_code_next_state = IDLE_WAIT ;
           <font color = "red">                ==></font>
20771              end
20772              GENERATE_STORE_PULSE:
20773              begin
20774                      if(rst_autocal_store)
                           <font color = "red">-4-</font>  
20775                         rescalib_code_next_state = CALIB_DONE_WAIT ;
           <font color = "red">                   ==></font>
20776                      else
20777                         rescalib_code_next_state = GENERATE_STORE_PULSE ;
           <font color = "red">                   ==></font>
20778              end
20779              default:
20780                      rescalib_code_next_state = CALIB_DONE_WAIT ;
           <font color = "red">                ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>CALIB_DONE_WAIT </td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>CALIB_DONE_WAIT </td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>IDLE_WAIT </td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>IDLE_WAIT </td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>GENERATE_STORE_PULSE </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>GENERATE_STORE_PULSE </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
20786              if(~xcvr_sie_rstn)
                   <font color = "red">-1-</font>  
20787              begin
20788                      autocal_fscalib_code     <= 6'b 100000 ;
           <font color = "green">                ==></font>
20789                      autocal_hscalib_code     <= 6'b 100000 ;
20790                      autocal_bccalib_code     <= 6'b 100000 ;
20791                      rst_autocal_store        <= 1'b0;
20792              end
20793              else if(autocal_store)
                        <font color = "red">-2-</font>  
20794              begin
20795                      autocal_fscalib_code    <= afe_fscalib_code ;
           <font color = "red">                ==></font>
20796                      autocal_hscalib_code    <= afe_hscalib_code ;
20797                      autocal_bccalib_code    <= afe_bccalib_code ;
20798                      rst_autocal_store       <= 1'b1;
20799              end
20800              else
20801                      rst_autocal_store       <= 1'b0;
           <font color = "red">                ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
20821              if(!suspendm)
                   <font color = "red">-1-</font>  
20822              case (powerdown)
                   <font color = "red">-2-</font>  
20823                      2'b 00:  
20824                      begin   
20825                                      bg_en                   = 1'b 1 ;
20826                                      cntrl_serx_en           = 1'b 1 ;       
20827                                      afe_suspendm            = 1'b 0 ; 
20828                                      afe_clipper_en          = 1'b 1 ;
20829                                      otgc_vbusvalid_en       = 1'b 1 ;
20830                                      otgc_absvalid_en        = 1'b 1 ;
20831                                      pull_up_en              = (host_mode) ? 1'b 0 : 1'b 1 ;
                                                                                 <font color = "red">-3-</font>  
                                                                                 <font color = "red">==></font>  
                                                                                 <font color = "red">==></font>  
20832                      end
20833                      2'b 01:  
20834                      begin
20835                                      bg_en                   = 1'b 1 ;
20836                                      cntrl_serx_en           = 1'b 1 ;       
20837                                      afe_suspendm            = 1'b 0 ;
20838                                      afe_clipper_en          = 1'b 1 ;
20839                                      otgc_vbusvalid_en       = 1'b 1 ;
20840                                      otgc_absvalid_en        = 1'b 1 ;
20841                                      pull_up_en              = (host_mode) ? 1'b 0 : 1'b 1 ;
                                                                                 <font color = "red">-4-</font>  
                                                                                 <font color = "red">==></font>  
                                                                                 <font color = "red">==></font>  
20842                      end
20843                      2'b 10:  
20844                      begin
20845                                      bg_en                   = 1'b 1 ;
20846                                      cntrl_serx_en           = 1'b 1 ;       
20847                                      afe_suspendm            = 1'b 0 ; 
20848                                      afe_clipper_en          = 1'b 1 ;
20849                                      otgc_vbusvalid_en       = 1'b 0 ;
20850                                      otgc_absvalid_en        = 1'b 0 ;
20851                                      pull_up_en              = (host_mode) ? 1'b 0 : 1'b 1 ;
                                                                                 <font color = "red">-5-</font>  
                                                                                 <font color = "red">==></font>  
                                                                                 <font color = "red">==></font>  
20852                      end
20853                      2'b 11:  
20854                      begin
20855                                      bg_en                   = (host_mode) ? 1'b 0 : 1'b 1 ;
                                                                                 <font color = "red">-6-</font>  
                                                                                 <font color = "red">==></font>  
                                                                                 <font color = "red">==></font>  
20856                                      cntrl_serx_en           = 1'b 0 ;       
20857                                      afe_suspendm            = 1'b 0 ;
20858                                      afe_clipper_en          = 1'b 0 ;
20859                                      otgc_vbusvalid_en       = (host_mode) ? 1'b 0 : (test_hsrx_reg2[7] ? 1'b1 : 1'b0);
                                                                                 <font color = "red">-7-</font>                          <font color = "red">-8-</font>   
                                                                                 <font color = "red">==></font>                          <font color = "red">==></font>   
                                                                                                              <font color = "red">==></font>  
20860                                      otgc_absvalid_en        = (host_mode) ? 1'b 0 : 1'b 1 ;
                                                                                 <font color = "red">-9-</font>  
                                                                                 <font color = "red">==></font>  
                                                                                 <font color = "red">==></font>  
20861                                      pull_up_en              = 1'b 0 ;
20862                      end
                           MISSING_DEFAULT
           <font color = "red">                ==></font>
20863              endcase
20864              else
20865              if (sleepm)      
                   <font color = "red">-10-</font>  
20866                      begin
20867                                      bg_en                   = 1'b 1 ;
20868                                      cntrl_serx_en           = 1'b 1 ;       
20869                                      afe_suspendm            = 1'b 1 ;
20870                                      afe_clipper_en          = 1'b 1 ;
20871                                      otgc_vbusvalid_en       = 1'b 1 ;
20872                                      otgc_absvalid_en        = 1'b 1 ;
20873                                      pull_up_en              = (host_mode) ? 1'b 0 : 1'b 1 ;
                                                                                 <font color = "red">-11-</font>  
                                                                                 <font color = "red">==></font>  
                                                                                 <font color = "green">==></font>  
20874                      end
20875              else             
20876                      begin
20877                                      bg_en                   = 1'b 1 ;
20878                                      cntrl_serx_en           = 1'b 1 ;       
20879                                      afe_suspendm            = 1'b 0 ;
20880                                      afe_clipper_en          = 1'b 1 ;
20881                                      otgc_vbusvalid_en       = 1'b 1 ;
20882                                      otgc_absvalid_en        = 1'b 1 ;
20883                                      pull_up_en              = (host_mode) ? 1'b 0 : 1'b 1 ;
                                                                                 <font color = "red">-12-</font>  
                                                                                 <font color = "red">==></font>  
                                                                                 <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>-5-</th><th nowrap width=80>-6-</th><th nowrap width=80>-7-</th><th nowrap width=80>-8-</th><th nowrap width=80>-9-</th><th nowrap width=80>-10-</th><th nowrap width=80>-11-</th><th nowrap width=80>-12-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center>2'b00 </td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>2'b00 </td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>2'b01 </td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>2'b01 </td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>2'b10 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>2'b10 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>2'b11 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>2'b11 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>2'b11 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>2'b11 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>2'b11 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>2'b11 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>2'b11 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>MISSING_DEFAULT</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
20954              case (test_spare_out[3:0])
                   <font color = "red">-1-</font>  
20955              4'd 0:  
20956                      o_usb2_phy_spare = {8'd 0} ;
           <font color = "green">                ==></font>
20957              4'd 1:  
20958                      o_usb2_phy_spare = {udc_hsrx_rec_clk, i_afe_hsrx_rec_data, i_afe_hsrx_rec_data_valid, i_afe_hsrx_rec_decision_error, i_afe_hsrx_diff_data, i_ted_squelch_ana, i_ded_ana, idle_line} ;
           <font color = "red">                ==></font>
20959              4'd 2:  
20960                      o_usb2_phy_spare = {1'd0, raw_squelch_ana, utmi_hsrx_rec_data, utmi_hsrx_rec_data_valid, hs_eb_data, hs_eb_data_valid, debug_hs_eop_condition, debug_no_eop} ;
           <font color = "red">                ==></font>
20961              4'd 3:  
20962                      o_usb2_phy_spare = {o_hsddi, o_hsdrv_en, o_hspredrv_en, o_assert_sezero, i_ded_ana, o_ted_en, squelch_mask, o_hsrx_sampler_enable} ;
           <font color = "red">                ==></font>
20963              4'd 4:  
20964                      o_usb2_phy_spare = {o_ted_en, i_ded_ana, ted_down_time, tx_squelch_cnt_en, tx_eop_start, deassert_ted_down_time, i_ted_squelch_ana, o_ed_en} ;
           <font color = "red">                ==></font>
20965              4'd 5:  
20966                      o_usb2_phy_spare = {filter_cnt_en, lsfs_hostdisconnect, i_afe_lsfsrx_ana, i_afe_rxdp_ana, i_afe_rxdm_ana, se0_detected, idle_line, o_serx_en} ;
           <font color = "red">                ==></font>
20967              4'd 6:  
20968                      o_usb2_phy_spare = {o_lsfsdrv_en, o_lsfs_ddi, o_assert_sezero, o_chirp_mode_en, o_lsfstx_en, o_hstx_en, dprpu2_en, dmrpu2_en} ;
           <font color = "red">                ==></font>
20969              4'd 7:  
20970                      o_usb2_phy_spare = {2'd0, o_pll_pso, o_pll_pso_delay, o_pll_pd, o_pll_standby, o_pll_ldo_core_en, o_pll_ldo_ref_en} ;
           <font color = "red">                ==></font>
20971              4'd 8:  
20972                      o_usb2_phy_spare = i_cdr_test_digout ;
           <font color = "red">                ==></font>
20973              4'd 9:  
20974                      o_usb2_phy_spare = {store_rescal, posedge_suspendm_init, posedge_suspendm_init_d, negedge_fscalib_pulse, negedge_hscalib_pulse, negedge_bccalib_pulse, idle_line, autocal_store} ;
           <font color = "red">                ==></font>
20975              4'd 10:  
20976                      o_usb2_phy_spare = {rescalib_code_state, calib_trigger, i_rescal_calib_done, primary_count_reached_d, pri_counter_reset, sec_counter_reached, inv_calib_rstn_pulse} ;
           <font color = "red">                ==></font>
20977              4'd 11:  
20978                      o_usb2_phy_spare = {1'b0, bg_en, cntrl_serx_en, afe_suspendm, afe_clipper_en, otgc_vbusvalid_en, otgc_absvalid_en, pull_up_en} ;
           <font color = "red">                ==></font>
20979              4'd 12:  
20980                      o_usb2_phy_spare = {debug_bc_state[3:0], bc_delay_cnt_reached_10us, bc_delay_reached, i_rid_float_a_comp_sts, i_rid_b_c_comp_sts} ;
           <font color = "red">                ==></font>
20981              default:
20982                      o_usb2_phy_spare = {8'd 0} ;
           <font color = "green">                ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>4'b0 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>4'b1 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>4'd2 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>4'd3 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>4'd4 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>4'd5 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>4'd6 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>4'd7 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>4'd8 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>4'd9 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>4'd10 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>4'd11 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>4'd12 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_67755">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#FSM">FSM</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_udc_cntrl_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#FSM">FSM</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
