
point to point.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000493c  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000338  08004acc  08004acc  00005acc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004e04  08004e04  00006068  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08004e04  08004e04  00005e04  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004e0c  08004e0c  00006068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004e0c  08004e0c  00005e0c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08004e10  08004e10  00005e10  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000068  20000000  08004e14  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00006068  2**0
                  CONTENTS
 10 .bss          00000554  20000068  20000068  00006068  2**3
                  ALLOC
 11 ._user_heap_stack 00000604  200005bc  200005bc  00006068  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00006068  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000bce6  00000000  00000000  00006098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002143  00000000  00000000  00011d7e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000a30  00000000  00000000  00013ec8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000007ae  00000000  00000000  000148f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00021fe0  00000000  00000000  000150a6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000cc94  00000000  00000000  00037086  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000c733a  00000000  00000000  00043d1a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0010b054  2**0
                  CONTENTS, READONLY
 21 .debug_frame  0000316c  00000000  00000000  0010b098  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000006a  00000000  00000000  0010e204  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000068 	.word	0x20000068
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08004ab4 	.word	0x08004ab4

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000006c 	.word	0x2000006c
 80001cc:	08004ab4 	.word	0x08004ab4

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295
 8000280:	f04f 30ff 	movne.w	r0, #4294967295
 8000284:	f000 b988 	b.w	8000598 <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9d08      	ldr	r5, [sp, #32]
 80002a6:	468e      	mov	lr, r1
 80002a8:	4604      	mov	r4, r0
 80002aa:	4688      	mov	r8, r1
 80002ac:	2b00      	cmp	r3, #0
 80002ae:	d14a      	bne.n	8000346 <__udivmoddi4+0xa6>
 80002b0:	428a      	cmp	r2, r1
 80002b2:	4617      	mov	r7, r2
 80002b4:	d962      	bls.n	800037c <__udivmoddi4+0xdc>
 80002b6:	fab2 f682 	clz	r6, r2
 80002ba:	b14e      	cbz	r6, 80002d0 <__udivmoddi4+0x30>
 80002bc:	f1c6 0320 	rsb	r3, r6, #32
 80002c0:	fa01 f806 	lsl.w	r8, r1, r6
 80002c4:	fa20 f303 	lsr.w	r3, r0, r3
 80002c8:	40b7      	lsls	r7, r6
 80002ca:	ea43 0808 	orr.w	r8, r3, r8
 80002ce:	40b4      	lsls	r4, r6
 80002d0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002d4:	fa1f fc87 	uxth.w	ip, r7
 80002d8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002dc:	0c23      	lsrs	r3, r4, #16
 80002de:	fb0e 8811 	mls	r8, lr, r1, r8
 80002e2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002e6:	fb01 f20c 	mul.w	r2, r1, ip
 80002ea:	429a      	cmp	r2, r3
 80002ec:	d909      	bls.n	8000302 <__udivmoddi4+0x62>
 80002ee:	18fb      	adds	r3, r7, r3
 80002f0:	f101 30ff 	add.w	r0, r1, #4294967295
 80002f4:	f080 80ea 	bcs.w	80004cc <__udivmoddi4+0x22c>
 80002f8:	429a      	cmp	r2, r3
 80002fa:	f240 80e7 	bls.w	80004cc <__udivmoddi4+0x22c>
 80002fe:	3902      	subs	r1, #2
 8000300:	443b      	add	r3, r7
 8000302:	1a9a      	subs	r2, r3, r2
 8000304:	b2a3      	uxth	r3, r4
 8000306:	fbb2 f0fe 	udiv	r0, r2, lr
 800030a:	fb0e 2210 	mls	r2, lr, r0, r2
 800030e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000312:	fb00 fc0c 	mul.w	ip, r0, ip
 8000316:	459c      	cmp	ip, r3
 8000318:	d909      	bls.n	800032e <__udivmoddi4+0x8e>
 800031a:	18fb      	adds	r3, r7, r3
 800031c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000320:	f080 80d6 	bcs.w	80004d0 <__udivmoddi4+0x230>
 8000324:	459c      	cmp	ip, r3
 8000326:	f240 80d3 	bls.w	80004d0 <__udivmoddi4+0x230>
 800032a:	443b      	add	r3, r7
 800032c:	3802      	subs	r0, #2
 800032e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000332:	eba3 030c 	sub.w	r3, r3, ip
 8000336:	2100      	movs	r1, #0
 8000338:	b11d      	cbz	r5, 8000342 <__udivmoddi4+0xa2>
 800033a:	40f3      	lsrs	r3, r6
 800033c:	2200      	movs	r2, #0
 800033e:	e9c5 3200 	strd	r3, r2, [r5]
 8000342:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000346:	428b      	cmp	r3, r1
 8000348:	d905      	bls.n	8000356 <__udivmoddi4+0xb6>
 800034a:	b10d      	cbz	r5, 8000350 <__udivmoddi4+0xb0>
 800034c:	e9c5 0100 	strd	r0, r1, [r5]
 8000350:	2100      	movs	r1, #0
 8000352:	4608      	mov	r0, r1
 8000354:	e7f5      	b.n	8000342 <__udivmoddi4+0xa2>
 8000356:	fab3 f183 	clz	r1, r3
 800035a:	2900      	cmp	r1, #0
 800035c:	d146      	bne.n	80003ec <__udivmoddi4+0x14c>
 800035e:	4573      	cmp	r3, lr
 8000360:	d302      	bcc.n	8000368 <__udivmoddi4+0xc8>
 8000362:	4282      	cmp	r2, r0
 8000364:	f200 8105 	bhi.w	8000572 <__udivmoddi4+0x2d2>
 8000368:	1a84      	subs	r4, r0, r2
 800036a:	eb6e 0203 	sbc.w	r2, lr, r3
 800036e:	2001      	movs	r0, #1
 8000370:	4690      	mov	r8, r2
 8000372:	2d00      	cmp	r5, #0
 8000374:	d0e5      	beq.n	8000342 <__udivmoddi4+0xa2>
 8000376:	e9c5 4800 	strd	r4, r8, [r5]
 800037a:	e7e2      	b.n	8000342 <__udivmoddi4+0xa2>
 800037c:	2a00      	cmp	r2, #0
 800037e:	f000 8090 	beq.w	80004a2 <__udivmoddi4+0x202>
 8000382:	fab2 f682 	clz	r6, r2
 8000386:	2e00      	cmp	r6, #0
 8000388:	f040 80a4 	bne.w	80004d4 <__udivmoddi4+0x234>
 800038c:	1a8a      	subs	r2, r1, r2
 800038e:	0c03      	lsrs	r3, r0, #16
 8000390:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000394:	b280      	uxth	r0, r0
 8000396:	b2bc      	uxth	r4, r7
 8000398:	2101      	movs	r1, #1
 800039a:	fbb2 fcfe 	udiv	ip, r2, lr
 800039e:	fb0e 221c 	mls	r2, lr, ip, r2
 80003a2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003a6:	fb04 f20c 	mul.w	r2, r4, ip
 80003aa:	429a      	cmp	r2, r3
 80003ac:	d907      	bls.n	80003be <__udivmoddi4+0x11e>
 80003ae:	18fb      	adds	r3, r7, r3
 80003b0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003b4:	d202      	bcs.n	80003bc <__udivmoddi4+0x11c>
 80003b6:	429a      	cmp	r2, r3
 80003b8:	f200 80e0 	bhi.w	800057c <__udivmoddi4+0x2dc>
 80003bc:	46c4      	mov	ip, r8
 80003be:	1a9b      	subs	r3, r3, r2
 80003c0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003c4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003c8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003cc:	fb02 f404 	mul.w	r4, r2, r4
 80003d0:	429c      	cmp	r4, r3
 80003d2:	d907      	bls.n	80003e4 <__udivmoddi4+0x144>
 80003d4:	18fb      	adds	r3, r7, r3
 80003d6:	f102 30ff 	add.w	r0, r2, #4294967295
 80003da:	d202      	bcs.n	80003e2 <__udivmoddi4+0x142>
 80003dc:	429c      	cmp	r4, r3
 80003de:	f200 80ca 	bhi.w	8000576 <__udivmoddi4+0x2d6>
 80003e2:	4602      	mov	r2, r0
 80003e4:	1b1b      	subs	r3, r3, r4
 80003e6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80003ea:	e7a5      	b.n	8000338 <__udivmoddi4+0x98>
 80003ec:	f1c1 0620 	rsb	r6, r1, #32
 80003f0:	408b      	lsls	r3, r1
 80003f2:	fa22 f706 	lsr.w	r7, r2, r6
 80003f6:	431f      	orrs	r7, r3
 80003f8:	fa0e f401 	lsl.w	r4, lr, r1
 80003fc:	fa20 f306 	lsr.w	r3, r0, r6
 8000400:	fa2e fe06 	lsr.w	lr, lr, r6
 8000404:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000408:	4323      	orrs	r3, r4
 800040a:	fa00 f801 	lsl.w	r8, r0, r1
 800040e:	fa1f fc87 	uxth.w	ip, r7
 8000412:	fbbe f0f9 	udiv	r0, lr, r9
 8000416:	0c1c      	lsrs	r4, r3, #16
 8000418:	fb09 ee10 	mls	lr, r9, r0, lr
 800041c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000420:	fb00 fe0c 	mul.w	lr, r0, ip
 8000424:	45a6      	cmp	lr, r4
 8000426:	fa02 f201 	lsl.w	r2, r2, r1
 800042a:	d909      	bls.n	8000440 <__udivmoddi4+0x1a0>
 800042c:	193c      	adds	r4, r7, r4
 800042e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000432:	f080 809c 	bcs.w	800056e <__udivmoddi4+0x2ce>
 8000436:	45a6      	cmp	lr, r4
 8000438:	f240 8099 	bls.w	800056e <__udivmoddi4+0x2ce>
 800043c:	3802      	subs	r0, #2
 800043e:	443c      	add	r4, r7
 8000440:	eba4 040e 	sub.w	r4, r4, lr
 8000444:	fa1f fe83 	uxth.w	lr, r3
 8000448:	fbb4 f3f9 	udiv	r3, r4, r9
 800044c:	fb09 4413 	mls	r4, r9, r3, r4
 8000450:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000454:	fb03 fc0c 	mul.w	ip, r3, ip
 8000458:	45a4      	cmp	ip, r4
 800045a:	d908      	bls.n	800046e <__udivmoddi4+0x1ce>
 800045c:	193c      	adds	r4, r7, r4
 800045e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000462:	f080 8082 	bcs.w	800056a <__udivmoddi4+0x2ca>
 8000466:	45a4      	cmp	ip, r4
 8000468:	d97f      	bls.n	800056a <__udivmoddi4+0x2ca>
 800046a:	3b02      	subs	r3, #2
 800046c:	443c      	add	r4, r7
 800046e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000472:	eba4 040c 	sub.w	r4, r4, ip
 8000476:	fba0 ec02 	umull	lr, ip, r0, r2
 800047a:	4564      	cmp	r4, ip
 800047c:	4673      	mov	r3, lr
 800047e:	46e1      	mov	r9, ip
 8000480:	d362      	bcc.n	8000548 <__udivmoddi4+0x2a8>
 8000482:	d05f      	beq.n	8000544 <__udivmoddi4+0x2a4>
 8000484:	b15d      	cbz	r5, 800049e <__udivmoddi4+0x1fe>
 8000486:	ebb8 0203 	subs.w	r2, r8, r3
 800048a:	eb64 0409 	sbc.w	r4, r4, r9
 800048e:	fa04 f606 	lsl.w	r6, r4, r6
 8000492:	fa22 f301 	lsr.w	r3, r2, r1
 8000496:	431e      	orrs	r6, r3
 8000498:	40cc      	lsrs	r4, r1
 800049a:	e9c5 6400 	strd	r6, r4, [r5]
 800049e:	2100      	movs	r1, #0
 80004a0:	e74f      	b.n	8000342 <__udivmoddi4+0xa2>
 80004a2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004a6:	0c01      	lsrs	r1, r0, #16
 80004a8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004ac:	b280      	uxth	r0, r0
 80004ae:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004b2:	463b      	mov	r3, r7
 80004b4:	4638      	mov	r0, r7
 80004b6:	463c      	mov	r4, r7
 80004b8:	46b8      	mov	r8, r7
 80004ba:	46be      	mov	lr, r7
 80004bc:	2620      	movs	r6, #32
 80004be:	fbb1 f1f7 	udiv	r1, r1, r7
 80004c2:	eba2 0208 	sub.w	r2, r2, r8
 80004c6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004ca:	e766      	b.n	800039a <__udivmoddi4+0xfa>
 80004cc:	4601      	mov	r1, r0
 80004ce:	e718      	b.n	8000302 <__udivmoddi4+0x62>
 80004d0:	4610      	mov	r0, r2
 80004d2:	e72c      	b.n	800032e <__udivmoddi4+0x8e>
 80004d4:	f1c6 0220 	rsb	r2, r6, #32
 80004d8:	fa2e f302 	lsr.w	r3, lr, r2
 80004dc:	40b7      	lsls	r7, r6
 80004de:	40b1      	lsls	r1, r6
 80004e0:	fa20 f202 	lsr.w	r2, r0, r2
 80004e4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004e8:	430a      	orrs	r2, r1
 80004ea:	fbb3 f8fe 	udiv	r8, r3, lr
 80004ee:	b2bc      	uxth	r4, r7
 80004f0:	fb0e 3318 	mls	r3, lr, r8, r3
 80004f4:	0c11      	lsrs	r1, r2, #16
 80004f6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004fa:	fb08 f904 	mul.w	r9, r8, r4
 80004fe:	40b0      	lsls	r0, r6
 8000500:	4589      	cmp	r9, r1
 8000502:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000506:	b280      	uxth	r0, r0
 8000508:	d93e      	bls.n	8000588 <__udivmoddi4+0x2e8>
 800050a:	1879      	adds	r1, r7, r1
 800050c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000510:	d201      	bcs.n	8000516 <__udivmoddi4+0x276>
 8000512:	4589      	cmp	r9, r1
 8000514:	d81f      	bhi.n	8000556 <__udivmoddi4+0x2b6>
 8000516:	eba1 0109 	sub.w	r1, r1, r9
 800051a:	fbb1 f9fe 	udiv	r9, r1, lr
 800051e:	fb09 f804 	mul.w	r8, r9, r4
 8000522:	fb0e 1119 	mls	r1, lr, r9, r1
 8000526:	b292      	uxth	r2, r2
 8000528:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800052c:	4542      	cmp	r2, r8
 800052e:	d229      	bcs.n	8000584 <__udivmoddi4+0x2e4>
 8000530:	18ba      	adds	r2, r7, r2
 8000532:	f109 31ff 	add.w	r1, r9, #4294967295
 8000536:	d2c4      	bcs.n	80004c2 <__udivmoddi4+0x222>
 8000538:	4542      	cmp	r2, r8
 800053a:	d2c2      	bcs.n	80004c2 <__udivmoddi4+0x222>
 800053c:	f1a9 0102 	sub.w	r1, r9, #2
 8000540:	443a      	add	r2, r7
 8000542:	e7be      	b.n	80004c2 <__udivmoddi4+0x222>
 8000544:	45f0      	cmp	r8, lr
 8000546:	d29d      	bcs.n	8000484 <__udivmoddi4+0x1e4>
 8000548:	ebbe 0302 	subs.w	r3, lr, r2
 800054c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000550:	3801      	subs	r0, #1
 8000552:	46e1      	mov	r9, ip
 8000554:	e796      	b.n	8000484 <__udivmoddi4+0x1e4>
 8000556:	eba7 0909 	sub.w	r9, r7, r9
 800055a:	4449      	add	r1, r9
 800055c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000560:	fbb1 f9fe 	udiv	r9, r1, lr
 8000564:	fb09 f804 	mul.w	r8, r9, r4
 8000568:	e7db      	b.n	8000522 <__udivmoddi4+0x282>
 800056a:	4673      	mov	r3, lr
 800056c:	e77f      	b.n	800046e <__udivmoddi4+0x1ce>
 800056e:	4650      	mov	r0, sl
 8000570:	e766      	b.n	8000440 <__udivmoddi4+0x1a0>
 8000572:	4608      	mov	r0, r1
 8000574:	e6fd      	b.n	8000372 <__udivmoddi4+0xd2>
 8000576:	443b      	add	r3, r7
 8000578:	3a02      	subs	r2, #2
 800057a:	e733      	b.n	80003e4 <__udivmoddi4+0x144>
 800057c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000580:	443b      	add	r3, r7
 8000582:	e71c      	b.n	80003be <__udivmoddi4+0x11e>
 8000584:	4649      	mov	r1, r9
 8000586:	e79c      	b.n	80004c2 <__udivmoddi4+0x222>
 8000588:	eba1 0109 	sub.w	r1, r1, r9
 800058c:	46c4      	mov	ip, r8
 800058e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000592:	fb09 f804 	mul.w	r8, r9, r4
 8000596:	e7c4      	b.n	8000522 <__udivmoddi4+0x282>

08000598 <__aeabi_idiv0>:
 8000598:	4770      	bx	lr
 800059a:	bf00      	nop

0800059c <SX1276_SPIRead>:
 */

#include "SX1276.h"
#include <string.h>

uint8_t SX1276_SPIRead(SX1276_t *module, uint8_t addr) {
 800059c:	b580      	push	{r7, lr}
 800059e:	b084      	sub	sp, #16
 80005a0:	af00      	add	r7, sp, #0
 80005a2:	6078      	str	r0, [r7, #4]
 80005a4:	460b      	mov	r3, r1
 80005a6:	70fb      	strb	r3, [r7, #3]
	uint8_t tmp;
	SX1276_hw_SPICommand(module->hw, addr);
 80005a8:	687b      	ldr	r3, [r7, #4]
 80005aa:	681b      	ldr	r3, [r3, #0]
 80005ac:	78fa      	ldrb	r2, [r7, #3]
 80005ae:	4611      	mov	r1, r2
 80005b0:	4618      	mov	r0, r3
 80005b2:	f000 fbd0 	bl	8000d56 <SX1276_hw_SPICommand>
	tmp = SX1276_hw_SPIReadByte(module->hw);
 80005b6:	687b      	ldr	r3, [r7, #4]
 80005b8:	681b      	ldr	r3, [r3, #0]
 80005ba:	4618      	mov	r0, r3
 80005bc:	f000 fbeb 	bl	8000d96 <SX1276_hw_SPIReadByte>
 80005c0:	4603      	mov	r3, r0
 80005c2:	73fb      	strb	r3, [r7, #15]
	SX1276_hw_SetNSS(module->hw, 1);
 80005c4:	687b      	ldr	r3, [r7, #4]
 80005c6:	681b      	ldr	r3, [r3, #0]
 80005c8:	2101      	movs	r1, #1
 80005ca:	4618      	mov	r0, r3
 80005cc:	f000 fb88 	bl	8000ce0 <SX1276_hw_SetNSS>
	return tmp;
 80005d0:	7bfb      	ldrb	r3, [r7, #15]
}
 80005d2:	4618      	mov	r0, r3
 80005d4:	3710      	adds	r7, #16
 80005d6:	46bd      	mov	sp, r7
 80005d8:	bd80      	pop	{r7, pc}

080005da <SX1276_SPIWrite>:

void SX1276_SPIWrite(SX1276_t *module, uint8_t addr, uint8_t cmd) {
 80005da:	b580      	push	{r7, lr}
 80005dc:	b082      	sub	sp, #8
 80005de:	af00      	add	r7, sp, #0
 80005e0:	6078      	str	r0, [r7, #4]
 80005e2:	460b      	mov	r3, r1
 80005e4:	70fb      	strb	r3, [r7, #3]
 80005e6:	4613      	mov	r3, r2
 80005e8:	70bb      	strb	r3, [r7, #2]
	SX1276_hw_SetNSS(module->hw, 0);
 80005ea:	687b      	ldr	r3, [r7, #4]
 80005ec:	681b      	ldr	r3, [r3, #0]
 80005ee:	2100      	movs	r1, #0
 80005f0:	4618      	mov	r0, r3
 80005f2:	f000 fb75 	bl	8000ce0 <SX1276_hw_SetNSS>
	SX1276_hw_SPICommand(module->hw, addr | 0x80);
 80005f6:	687b      	ldr	r3, [r7, #4]
 80005f8:	681a      	ldr	r2, [r3, #0]
 80005fa:	78fb      	ldrb	r3, [r7, #3]
 80005fc:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8000600:	b2db      	uxtb	r3, r3
 8000602:	4619      	mov	r1, r3
 8000604:	4610      	mov	r0, r2
 8000606:	f000 fba6 	bl	8000d56 <SX1276_hw_SPICommand>
	SX1276_hw_SPICommand(module->hw, cmd);
 800060a:	687b      	ldr	r3, [r7, #4]
 800060c:	681b      	ldr	r3, [r3, #0]
 800060e:	78ba      	ldrb	r2, [r7, #2]
 8000610:	4611      	mov	r1, r2
 8000612:	4618      	mov	r0, r3
 8000614:	f000 fb9f 	bl	8000d56 <SX1276_hw_SPICommand>
	SX1276_hw_SetNSS(module->hw, 1);
 8000618:	687b      	ldr	r3, [r7, #4]
 800061a:	681b      	ldr	r3, [r3, #0]
 800061c:	2101      	movs	r1, #1
 800061e:	4618      	mov	r0, r3
 8000620:	f000 fb5e 	bl	8000ce0 <SX1276_hw_SetNSS>
}
 8000624:	bf00      	nop
 8000626:	3708      	adds	r7, #8
 8000628:	46bd      	mov	sp, r7
 800062a:	bd80      	pop	{r7, pc}

0800062c <SX1276_SPIBurstRead>:

void SX1276_SPIBurstRead(SX1276_t *module, uint8_t addr, uint8_t *rxBuf,
		uint8_t length) {
 800062c:	b590      	push	{r4, r7, lr}
 800062e:	b087      	sub	sp, #28
 8000630:	af00      	add	r7, sp, #0
 8000632:	60f8      	str	r0, [r7, #12]
 8000634:	607a      	str	r2, [r7, #4]
 8000636:	461a      	mov	r2, r3
 8000638:	460b      	mov	r3, r1
 800063a:	72fb      	strb	r3, [r7, #11]
 800063c:	4613      	mov	r3, r2
 800063e:	72bb      	strb	r3, [r7, #10]
	uint8_t i;
	if (length <= 1) {
 8000640:	7abb      	ldrb	r3, [r7, #10]
 8000642:	2b01      	cmp	r3, #1
 8000644:	d927      	bls.n	8000696 <SX1276_SPIBurstRead+0x6a>
		return;
	} else {
		SX1276_hw_SetNSS(module->hw, 0);
 8000646:	68fb      	ldr	r3, [r7, #12]
 8000648:	681b      	ldr	r3, [r3, #0]
 800064a:	2100      	movs	r1, #0
 800064c:	4618      	mov	r0, r3
 800064e:	f000 fb47 	bl	8000ce0 <SX1276_hw_SetNSS>
		SX1276_hw_SPICommand(module->hw, addr);
 8000652:	68fb      	ldr	r3, [r7, #12]
 8000654:	681b      	ldr	r3, [r3, #0]
 8000656:	7afa      	ldrb	r2, [r7, #11]
 8000658:	4611      	mov	r1, r2
 800065a:	4618      	mov	r0, r3
 800065c:	f000 fb7b 	bl	8000d56 <SX1276_hw_SPICommand>
		for (i = 0; i < length; i++) {
 8000660:	2300      	movs	r3, #0
 8000662:	75fb      	strb	r3, [r7, #23]
 8000664:	e00c      	b.n	8000680 <SX1276_SPIBurstRead+0x54>
			*(rxBuf + i) = SX1276_hw_SPIReadByte(module->hw);
 8000666:	68fb      	ldr	r3, [r7, #12]
 8000668:	6819      	ldr	r1, [r3, #0]
 800066a:	7dfb      	ldrb	r3, [r7, #23]
 800066c:	687a      	ldr	r2, [r7, #4]
 800066e:	18d4      	adds	r4, r2, r3
 8000670:	4608      	mov	r0, r1
 8000672:	f000 fb90 	bl	8000d96 <SX1276_hw_SPIReadByte>
 8000676:	4603      	mov	r3, r0
 8000678:	7023      	strb	r3, [r4, #0]
		for (i = 0; i < length; i++) {
 800067a:	7dfb      	ldrb	r3, [r7, #23]
 800067c:	3301      	adds	r3, #1
 800067e:	75fb      	strb	r3, [r7, #23]
 8000680:	7dfa      	ldrb	r2, [r7, #23]
 8000682:	7abb      	ldrb	r3, [r7, #10]
 8000684:	429a      	cmp	r2, r3
 8000686:	d3ee      	bcc.n	8000666 <SX1276_SPIBurstRead+0x3a>
		}
		SX1276_hw_SetNSS(module->hw, 1);
 8000688:	68fb      	ldr	r3, [r7, #12]
 800068a:	681b      	ldr	r3, [r3, #0]
 800068c:	2101      	movs	r1, #1
 800068e:	4618      	mov	r0, r3
 8000690:	f000 fb26 	bl	8000ce0 <SX1276_hw_SetNSS>
 8000694:	e000      	b.n	8000698 <SX1276_SPIBurstRead+0x6c>
		return;
 8000696:	bf00      	nop
	}
}
 8000698:	371c      	adds	r7, #28
 800069a:	46bd      	mov	sp, r7
 800069c:	bd90      	pop	{r4, r7, pc}

0800069e <SX1276_SPIBurstWrite>:

void SX1276_SPIBurstWrite(SX1276_t *module, uint8_t addr, uint8_t *txBuf,
		uint8_t length) {
 800069e:	b580      	push	{r7, lr}
 80006a0:	b086      	sub	sp, #24
 80006a2:	af00      	add	r7, sp, #0
 80006a4:	60f8      	str	r0, [r7, #12]
 80006a6:	607a      	str	r2, [r7, #4]
 80006a8:	461a      	mov	r2, r3
 80006aa:	460b      	mov	r3, r1
 80006ac:	72fb      	strb	r3, [r7, #11]
 80006ae:	4613      	mov	r3, r2
 80006b0:	72bb      	strb	r3, [r7, #10]
	unsigned char i;
	if (length <= 1) {
 80006b2:	7abb      	ldrb	r3, [r7, #10]
 80006b4:	2b01      	cmp	r3, #1
 80006b6:	d929      	bls.n	800070c <SX1276_SPIBurstWrite+0x6e>
		return;
	} else {
		SX1276_hw_SetNSS(module->hw, 0);
 80006b8:	68fb      	ldr	r3, [r7, #12]
 80006ba:	681b      	ldr	r3, [r3, #0]
 80006bc:	2100      	movs	r1, #0
 80006be:	4618      	mov	r0, r3
 80006c0:	f000 fb0e 	bl	8000ce0 <SX1276_hw_SetNSS>
		SX1276_hw_SPICommand(module->hw, addr | 0x80);
 80006c4:	68fb      	ldr	r3, [r7, #12]
 80006c6:	681a      	ldr	r2, [r3, #0]
 80006c8:	7afb      	ldrb	r3, [r7, #11]
 80006ca:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80006ce:	b2db      	uxtb	r3, r3
 80006d0:	4619      	mov	r1, r3
 80006d2:	4610      	mov	r0, r2
 80006d4:	f000 fb3f 	bl	8000d56 <SX1276_hw_SPICommand>
		for (i = 0; i < length; i++) {
 80006d8:	2300      	movs	r3, #0
 80006da:	75fb      	strb	r3, [r7, #23]
 80006dc:	e00b      	b.n	80006f6 <SX1276_SPIBurstWrite+0x58>
			SX1276_hw_SPICommand(module->hw, *(txBuf + i));
 80006de:	68fb      	ldr	r3, [r7, #12]
 80006e0:	6818      	ldr	r0, [r3, #0]
 80006e2:	7dfb      	ldrb	r3, [r7, #23]
 80006e4:	687a      	ldr	r2, [r7, #4]
 80006e6:	4413      	add	r3, r2
 80006e8:	781b      	ldrb	r3, [r3, #0]
 80006ea:	4619      	mov	r1, r3
 80006ec:	f000 fb33 	bl	8000d56 <SX1276_hw_SPICommand>
		for (i = 0; i < length; i++) {
 80006f0:	7dfb      	ldrb	r3, [r7, #23]
 80006f2:	3301      	adds	r3, #1
 80006f4:	75fb      	strb	r3, [r7, #23]
 80006f6:	7dfa      	ldrb	r2, [r7, #23]
 80006f8:	7abb      	ldrb	r3, [r7, #10]
 80006fa:	429a      	cmp	r2, r3
 80006fc:	d3ef      	bcc.n	80006de <SX1276_SPIBurstWrite+0x40>
		}
		SX1276_hw_SetNSS(module->hw, 1);
 80006fe:	68fb      	ldr	r3, [r7, #12]
 8000700:	681b      	ldr	r3, [r3, #0]
 8000702:	2101      	movs	r1, #1
 8000704:	4618      	mov	r0, r3
 8000706:	f000 faeb 	bl	8000ce0 <SX1276_hw_SetNSS>
 800070a:	e000      	b.n	800070e <SX1276_SPIBurstWrite+0x70>
		return;
 800070c:	bf00      	nop
	}
}
 800070e:	3718      	adds	r7, #24
 8000710:	46bd      	mov	sp, r7
 8000712:	bd80      	pop	{r7, pc}

08000714 <SX1276_config>:

void SX1276_config(SX1276_t *module) {
 8000714:	b580      	push	{r7, lr}
 8000716:	b086      	sub	sp, #24
 8000718:	af00      	add	r7, sp, #0
 800071a:	6078      	str	r0, [r7, #4]
	SX1276_sleep(module); //Change modem mode Must in Sleep mode
 800071c:	6878      	ldr	r0, [r7, #4]
 800071e:	f000 f90d 	bl	800093c <SX1276_sleep>
	SX1276_hw_DelayMs(15);
 8000722:	200f      	movs	r0, #15
 8000724:	f000 fb5d 	bl	8000de2 <SX1276_hw_DelayMs>

	SX1276_entryLoRa(module);
 8000728:	6878      	ldr	r0, [r7, #4]
 800072a:	f000 f917 	bl	800095c <SX1276_entryLoRa>
	//SX1276_SPIWrite(module, 0x5904); //?? Change digital regulator form 1.6V to 1.47V: see errata note

	uint64_t freq = ((uint64_t) module->frequency << 19) / 32000000;
 800072e:	687b      	ldr	r3, [r7, #4]
 8000730:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8000734:	f04f 0000 	mov.w	r0, #0
 8000738:	f04f 0100 	mov.w	r1, #0
 800073c:	04d9      	lsls	r1, r3, #19
 800073e:	ea41 3152 	orr.w	r1, r1, r2, lsr #13
 8000742:	04d0      	lsls	r0, r2, #19
 8000744:	4a6f      	ldr	r2, [pc, #444]	@ (8000904 <SX1276_config+0x1f0>)
 8000746:	f04f 0300 	mov.w	r3, #0
 800074a:	f7ff fd91 	bl	8000270 <__aeabi_uldivmod>
 800074e:	4602      	mov	r2, r0
 8000750:	460b      	mov	r3, r1
 8000752:	e9c7 2304 	strd	r2, r3, [r7, #16]
	uint8_t freq_reg[3];
	freq_reg[0] = (uint8_t) (freq >> 16);
 8000756:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800075a:	f04f 0200 	mov.w	r2, #0
 800075e:	f04f 0300 	mov.w	r3, #0
 8000762:	0c02      	lsrs	r2, r0, #16
 8000764:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000768:	0c0b      	lsrs	r3, r1, #16
 800076a:	b2d3      	uxtb	r3, r2
 800076c:	733b      	strb	r3, [r7, #12]
	freq_reg[1] = (uint8_t) (freq >> 8);
 800076e:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8000772:	f04f 0200 	mov.w	r2, #0
 8000776:	f04f 0300 	mov.w	r3, #0
 800077a:	0a02      	lsrs	r2, r0, #8
 800077c:	ea42 6201 	orr.w	r2, r2, r1, lsl #24
 8000780:	0a0b      	lsrs	r3, r1, #8
 8000782:	b2d3      	uxtb	r3, r2
 8000784:	737b      	strb	r3, [r7, #13]
	freq_reg[2] = (uint8_t) (freq >> 0);
 8000786:	7c3b      	ldrb	r3, [r7, #16]
 8000788:	73bb      	strb	r3, [r7, #14]
	SX1276_SPIBurstWrite(module, LR_RegFrMsb, (uint8_t*) freq_reg, 3); //setting frequency parameter
 800078a:	f107 020c 	add.w	r2, r7, #12
 800078e:	2303      	movs	r3, #3
 8000790:	2106      	movs	r1, #6
 8000792:	6878      	ldr	r0, [r7, #4]
 8000794:	f7ff ff83 	bl	800069e <SX1276_SPIBurstWrite>

	SX1276_SPIWrite(module, RegSyncWord, 0x34);
 8000798:	2234      	movs	r2, #52	@ 0x34
 800079a:	2139      	movs	r1, #57	@ 0x39
 800079c:	6878      	ldr	r0, [r7, #4]
 800079e:	f7ff ff1c 	bl	80005da <SX1276_SPIWrite>

	//setting base parameter
	SX1276_SPIWrite(module, LR_RegPaConfig, SX1276_Power[module->power]); //Setting output power parameter
 80007a2:	687b      	ldr	r3, [r7, #4]
 80007a4:	7c1b      	ldrb	r3, [r3, #16]
 80007a6:	461a      	mov	r2, r3
 80007a8:	4b57      	ldr	r3, [pc, #348]	@ (8000908 <SX1276_config+0x1f4>)
 80007aa:	5c9b      	ldrb	r3, [r3, r2]
 80007ac:	461a      	mov	r2, r3
 80007ae:	2109      	movs	r1, #9
 80007b0:	6878      	ldr	r0, [r7, #4]
 80007b2:	f7ff ff12 	bl	80005da <SX1276_SPIWrite>

	SX1276_SPIWrite(module, LR_RegOcp, 0x0B);			//RegOcp,Close Ocp
 80007b6:	220b      	movs	r2, #11
 80007b8:	210b      	movs	r1, #11
 80007ba:	6878      	ldr	r0, [r7, #4]
 80007bc:	f7ff ff0d 	bl	80005da <SX1276_SPIWrite>
	SX1276_SPIWrite(module, LR_RegLna, 0x23);		//RegLNA,High & LNA Enable
 80007c0:	2223      	movs	r2, #35	@ 0x23
 80007c2:	210c      	movs	r1, #12
 80007c4:	6878      	ldr	r0, [r7, #4]
 80007c6:	f7ff ff08 	bl	80005da <SX1276_SPIWrite>
	if (SX1276_SpreadFactor[module->LoRa_SF] == 6) {	//SFactor=6
 80007ca:	687b      	ldr	r3, [r7, #4]
 80007cc:	7c5b      	ldrb	r3, [r3, #17]
 80007ce:	461a      	mov	r2, r3
 80007d0:	4b4e      	ldr	r3, [pc, #312]	@ (800090c <SX1276_config+0x1f8>)
 80007d2:	5c9b      	ldrb	r3, [r3, r2]
 80007d4:	2b06      	cmp	r3, #6
 80007d6:	d147      	bne.n	8000868 <SX1276_config+0x154>
		uint8_t tmp;
		SX1276_SPIWrite(module,
		LR_RegModemConfig1,
				((SX1276_LoRaBandwidth[module->LoRa_BW] << 4)
 80007d8:	687b      	ldr	r3, [r7, #4]
 80007da:	7c9b      	ldrb	r3, [r3, #18]
 80007dc:	461a      	mov	r2, r3
 80007de:	4b4c      	ldr	r3, [pc, #304]	@ (8000910 <SX1276_config+0x1fc>)
 80007e0:	5c9b      	ldrb	r3, [r3, r2]
 80007e2:	011b      	lsls	r3, r3, #4
 80007e4:	b2da      	uxtb	r2, r3
						+ (SX1276_CodingRate[module->LoRa_CR] << 1) + 0x01)); //Implicit Enable CRC Enable(0x02) & Error Coding rate 4/5(0x01), 4/6(0x02), 4/7(0x03), 4/8(0x04)
 80007e6:	687b      	ldr	r3, [r7, #4]
 80007e8:	7cdb      	ldrb	r3, [r3, #19]
 80007ea:	4619      	mov	r1, r3
 80007ec:	4b49      	ldr	r3, [pc, #292]	@ (8000914 <SX1276_config+0x200>)
 80007ee:	5c5b      	ldrb	r3, [r3, r1]
 80007f0:	005b      	lsls	r3, r3, #1
 80007f2:	b2db      	uxtb	r3, r3
 80007f4:	4413      	add	r3, r2
 80007f6:	b2db      	uxtb	r3, r3
		SX1276_SPIWrite(module,
 80007f8:	3301      	adds	r3, #1
 80007fa:	b2db      	uxtb	r3, r3
 80007fc:	461a      	mov	r2, r3
 80007fe:	211d      	movs	r1, #29
 8000800:	6878      	ldr	r0, [r7, #4]
 8000802:	f7ff feea 	bl	80005da <SX1276_SPIWrite>

		SX1276_SPIWrite(module,
		LR_RegModemConfig2,
				((SX1276_SpreadFactor[module->LoRa_SF] << 4)
 8000806:	687b      	ldr	r3, [r7, #4]
 8000808:	7c5b      	ldrb	r3, [r3, #17]
 800080a:	461a      	mov	r2, r3
 800080c:	4b3f      	ldr	r3, [pc, #252]	@ (800090c <SX1276_config+0x1f8>)
 800080e:	5c9b      	ldrb	r3, [r3, r2]
 8000810:	011b      	lsls	r3, r3, #4
 8000812:	b2da      	uxtb	r2, r3
						+ (SX1276_CRC_Sum[module->LoRa_CRC_sum] << 2) + 0x03));
 8000814:	687b      	ldr	r3, [r7, #4]
 8000816:	7d1b      	ldrb	r3, [r3, #20]
 8000818:	4619      	mov	r1, r3
 800081a:	4b3f      	ldr	r3, [pc, #252]	@ (8000918 <SX1276_config+0x204>)
 800081c:	5c5b      	ldrb	r3, [r3, r1]
 800081e:	009b      	lsls	r3, r3, #2
 8000820:	b2db      	uxtb	r3, r3
 8000822:	4413      	add	r3, r2
 8000824:	b2db      	uxtb	r3, r3
		SX1276_SPIWrite(module,
 8000826:	3303      	adds	r3, #3
 8000828:	b2db      	uxtb	r3, r3
 800082a:	461a      	mov	r2, r3
 800082c:	211e      	movs	r1, #30
 800082e:	6878      	ldr	r0, [r7, #4]
 8000830:	f7ff fed3 	bl	80005da <SX1276_SPIWrite>

		tmp = SX1276_SPIRead(module, 0x31);
 8000834:	2131      	movs	r1, #49	@ 0x31
 8000836:	6878      	ldr	r0, [r7, #4]
 8000838:	f7ff feb0 	bl	800059c <SX1276_SPIRead>
 800083c:	4603      	mov	r3, r0
 800083e:	73fb      	strb	r3, [r7, #15]
		tmp &= 0xF8;
 8000840:	7bfb      	ldrb	r3, [r7, #15]
 8000842:	f023 0307 	bic.w	r3, r3, #7
 8000846:	73fb      	strb	r3, [r7, #15]
		tmp |= 0x05;
 8000848:	7bfb      	ldrb	r3, [r7, #15]
 800084a:	f043 0305 	orr.w	r3, r3, #5
 800084e:	73fb      	strb	r3, [r7, #15]
		SX1276_SPIWrite(module, 0x31, tmp);
 8000850:	7bfb      	ldrb	r3, [r7, #15]
 8000852:	461a      	mov	r2, r3
 8000854:	2131      	movs	r1, #49	@ 0x31
 8000856:	6878      	ldr	r0, [r7, #4]
 8000858:	f7ff febf 	bl	80005da <SX1276_SPIWrite>
		SX1276_SPIWrite(module, 0x37, 0x0C);
 800085c:	220c      	movs	r2, #12
 800085e:	2137      	movs	r1, #55	@ 0x37
 8000860:	6878      	ldr	r0, [r7, #4]
 8000862:	f7ff feba 	bl	80005da <SX1276_SPIWrite>
 8000866:	e029      	b.n	80008bc <SX1276_config+0x1a8>
	} else {
		SX1276_SPIWrite(module,
		LR_RegModemConfig1,
				((SX1276_LoRaBandwidth[module->LoRa_BW] << 4)
 8000868:	687b      	ldr	r3, [r7, #4]
 800086a:	7c9b      	ldrb	r3, [r3, #18]
 800086c:	461a      	mov	r2, r3
 800086e:	4b28      	ldr	r3, [pc, #160]	@ (8000910 <SX1276_config+0x1fc>)
 8000870:	5c9b      	ldrb	r3, [r3, r2]
 8000872:	011b      	lsls	r3, r3, #4
 8000874:	b2da      	uxtb	r2, r3
						+ (SX1276_CodingRate[module->LoRa_CR] << 1) + 0x00)); //Explicit Enable CRC Enable(0x02) & Error Coding rate 4/5(0x01), 4/6(0x02), 4/7(0x03), 4/8(0x04)
 8000876:	687b      	ldr	r3, [r7, #4]
 8000878:	7cdb      	ldrb	r3, [r3, #19]
 800087a:	4619      	mov	r1, r3
 800087c:	4b25      	ldr	r3, [pc, #148]	@ (8000914 <SX1276_config+0x200>)
 800087e:	5c5b      	ldrb	r3, [r3, r1]
 8000880:	005b      	lsls	r3, r3, #1
 8000882:	b2db      	uxtb	r3, r3
		SX1276_SPIWrite(module,
 8000884:	4413      	add	r3, r2
 8000886:	b2db      	uxtb	r3, r3
 8000888:	461a      	mov	r2, r3
 800088a:	211d      	movs	r1, #29
 800088c:	6878      	ldr	r0, [r7, #4]
 800088e:	f7ff fea4 	bl	80005da <SX1276_SPIWrite>

		SX1276_SPIWrite(module,
		LR_RegModemConfig2,
				((SX1276_SpreadFactor[module->LoRa_SF] << 4)
 8000892:	687b      	ldr	r3, [r7, #4]
 8000894:	7c5b      	ldrb	r3, [r3, #17]
 8000896:	461a      	mov	r2, r3
 8000898:	4b1c      	ldr	r3, [pc, #112]	@ (800090c <SX1276_config+0x1f8>)
 800089a:	5c9b      	ldrb	r3, [r3, r2]
 800089c:	011b      	lsls	r3, r3, #4
 800089e:	b2da      	uxtb	r2, r3
						+ (SX1276_CRC_Sum[module->LoRa_CRC_sum] << 2) + 0x00)); //SFactor & LNA gain set by the internal AGC loop
 80008a0:	687b      	ldr	r3, [r7, #4]
 80008a2:	7d1b      	ldrb	r3, [r3, #20]
 80008a4:	4619      	mov	r1, r3
 80008a6:	4b1c      	ldr	r3, [pc, #112]	@ (8000918 <SX1276_config+0x204>)
 80008a8:	5c5b      	ldrb	r3, [r3, r1]
 80008aa:	009b      	lsls	r3, r3, #2
 80008ac:	b2db      	uxtb	r3, r3
		SX1276_SPIWrite(module,
 80008ae:	4413      	add	r3, r2
 80008b0:	b2db      	uxtb	r3, r3
 80008b2:	461a      	mov	r2, r3
 80008b4:	211e      	movs	r1, #30
 80008b6:	6878      	ldr	r0, [r7, #4]
 80008b8:	f7ff fe8f 	bl	80005da <SX1276_SPIWrite>
	}

	SX1276_SPIWrite(module, LR_RegModemConfig3, 0x04);
 80008bc:	2204      	movs	r2, #4
 80008be:	2126      	movs	r1, #38	@ 0x26
 80008c0:	6878      	ldr	r0, [r7, #4]
 80008c2:	f7ff fe8a 	bl	80005da <SX1276_SPIWrite>
	SX1276_SPIWrite(module, LR_RegSymbTimeoutLsb, 0x08); //RegSymbTimeoutLsb Timeout = 0x3FF(Max)
 80008c6:	2208      	movs	r2, #8
 80008c8:	211f      	movs	r1, #31
 80008ca:	6878      	ldr	r0, [r7, #4]
 80008cc:	f7ff fe85 	bl	80005da <SX1276_SPIWrite>
	SX1276_SPIWrite(module, LR_RegPreambleMsb, 0x00); //RegPreambleMsb
 80008d0:	2200      	movs	r2, #0
 80008d2:	2120      	movs	r1, #32
 80008d4:	6878      	ldr	r0, [r7, #4]
 80008d6:	f7ff fe80 	bl	80005da <SX1276_SPIWrite>
	SX1276_SPIWrite(module, LR_RegPreambleLsb, 8); //RegPreambleLsb 8+4=12byte Preamble
 80008da:	2208      	movs	r2, #8
 80008dc:	2121      	movs	r1, #33	@ 0x21
 80008de:	6878      	ldr	r0, [r7, #4]
 80008e0:	f7ff fe7b 	bl	80005da <SX1276_SPIWrite>
	SX1276_SPIWrite(module, REG_LR_DIOMAPPING2, 0x01); //RegDioMapping2 DIO5=00, DIO4=01
 80008e4:	2201      	movs	r2, #1
 80008e6:	2141      	movs	r1, #65	@ 0x41
 80008e8:	6878      	ldr	r0, [r7, #4]
 80008ea:	f7ff fe76 	bl	80005da <SX1276_SPIWrite>
	module->readBytes = 0;
 80008ee:	687b      	ldr	r3, [r7, #4]
 80008f0:	2200      	movs	r2, #0
 80008f2:	f883 2117 	strb.w	r2, [r3, #279]	@ 0x117
	SX1276_standby(module); //Entry standby mode
 80008f6:	6878      	ldr	r0, [r7, #4]
 80008f8:	f000 f810 	bl	800091c <SX1276_standby>
}
 80008fc:	bf00      	nop
 80008fe:	3718      	adds	r7, #24
 8000900:	46bd      	mov	sp, r7
 8000902:	bd80      	pop	{r7, pc}
 8000904:	01e84800 	.word	0x01e84800
 8000908:	08004d98 	.word	0x08004d98
 800090c:	08004d9c 	.word	0x08004d9c
 8000910:	08004da4 	.word	0x08004da4
 8000914:	08004db0 	.word	0x08004db0
 8000918:	08004db4 	.word	0x08004db4

0800091c <SX1276_standby>:

void SX1276_standby(SX1276_t *module) {
 800091c:	b580      	push	{r7, lr}
 800091e:	b082      	sub	sp, #8
 8000920:	af00      	add	r7, sp, #0
 8000922:	6078      	str	r0, [r7, #4]
	SX1276_SPIWrite(module, LR_RegOpMode, 0x09);
 8000924:	2209      	movs	r2, #9
 8000926:	2101      	movs	r1, #1
 8000928:	6878      	ldr	r0, [r7, #4]
 800092a:	f7ff fe56 	bl	80005da <SX1276_SPIWrite>
	module->status = STANDBY;
 800092e:	687b      	ldr	r3, [r7, #4]
 8000930:	2201      	movs	r2, #1
 8000932:	759a      	strb	r2, [r3, #22]
}
 8000934:	bf00      	nop
 8000936:	3708      	adds	r7, #8
 8000938:	46bd      	mov	sp, r7
 800093a:	bd80      	pop	{r7, pc}

0800093c <SX1276_sleep>:

void SX1276_sleep(SX1276_t *module) {
 800093c:	b580      	push	{r7, lr}
 800093e:	b082      	sub	sp, #8
 8000940:	af00      	add	r7, sp, #0
 8000942:	6078      	str	r0, [r7, #4]
	SX1276_SPIWrite(module, LR_RegOpMode, 0x08);
 8000944:	2208      	movs	r2, #8
 8000946:	2101      	movs	r1, #1
 8000948:	6878      	ldr	r0, [r7, #4]
 800094a:	f7ff fe46 	bl	80005da <SX1276_SPIWrite>
	module->status = SLEEP;
 800094e:	687b      	ldr	r3, [r7, #4]
 8000950:	2200      	movs	r2, #0
 8000952:	759a      	strb	r2, [r3, #22]
}
 8000954:	bf00      	nop
 8000956:	3708      	adds	r7, #8
 8000958:	46bd      	mov	sp, r7
 800095a:	bd80      	pop	{r7, pc}

0800095c <SX1276_entryLoRa>:

void SX1276_entryLoRa(SX1276_t *module) {
 800095c:	b580      	push	{r7, lr}
 800095e:	b082      	sub	sp, #8
 8000960:	af00      	add	r7, sp, #0
 8000962:	6078      	str	r0, [r7, #4]
	SX1276_SPIWrite(module, LR_RegOpMode, 0x88);
 8000964:	2288      	movs	r2, #136	@ 0x88
 8000966:	2101      	movs	r1, #1
 8000968:	6878      	ldr	r0, [r7, #4]
 800096a:	f7ff fe36 	bl	80005da <SX1276_SPIWrite>
}
 800096e:	bf00      	nop
 8000970:	3708      	adds	r7, #8
 8000972:	46bd      	mov	sp, r7
 8000974:	bd80      	pop	{r7, pc}

08000976 <SX1276_clearLoRaIrq>:

void SX1276_clearLoRaIrq(SX1276_t *module) {
 8000976:	b580      	push	{r7, lr}
 8000978:	b082      	sub	sp, #8
 800097a:	af00      	add	r7, sp, #0
 800097c:	6078      	str	r0, [r7, #4]
	SX1276_SPIWrite(module, LR_RegIrqFlags, 0xFF);
 800097e:	22ff      	movs	r2, #255	@ 0xff
 8000980:	2112      	movs	r1, #18
 8000982:	6878      	ldr	r0, [r7, #4]
 8000984:	f7ff fe29 	bl	80005da <SX1276_SPIWrite>
}
 8000988:	bf00      	nop
 800098a:	3708      	adds	r7, #8
 800098c:	46bd      	mov	sp, r7
 800098e:	bd80      	pop	{r7, pc}

08000990 <SX1276_LoRaEntryRx>:

int SX1276_LoRaEntryRx(SX1276_t *module, uint8_t length, uint32_t timeout) {
 8000990:	b580      	push	{r7, lr}
 8000992:	b086      	sub	sp, #24
 8000994:	af00      	add	r7, sp, #0
 8000996:	60f8      	str	r0, [r7, #12]
 8000998:	460b      	mov	r3, r1
 800099a:	607a      	str	r2, [r7, #4]
 800099c:	72fb      	strb	r3, [r7, #11]
	uint8_t addr;

	module->packetLength = length;
 800099e:	68fb      	ldr	r3, [r7, #12]
 80009a0:	7afa      	ldrb	r2, [r7, #11]
 80009a2:	755a      	strb	r2, [r3, #21]

	SX1276_config(module);		//Setting base parameter
 80009a4:	68f8      	ldr	r0, [r7, #12]
 80009a6:	f7ff feb5 	bl	8000714 <SX1276_config>
	SX1276_SPIWrite(module, REG_LR_PADAC, 0x84);	//Normal and RX
 80009aa:	2284      	movs	r2, #132	@ 0x84
 80009ac:	214d      	movs	r1, #77	@ 0x4d
 80009ae:	68f8      	ldr	r0, [r7, #12]
 80009b0:	f7ff fe13 	bl	80005da <SX1276_SPIWrite>
	SX1276_SPIWrite(module, LR_RegHopPeriod, 0xFF);	//No FHSS
 80009b4:	22ff      	movs	r2, #255	@ 0xff
 80009b6:	2124      	movs	r1, #36	@ 0x24
 80009b8:	68f8      	ldr	r0, [r7, #12]
 80009ba:	f7ff fe0e 	bl	80005da <SX1276_SPIWrite>
	SX1276_SPIWrite(module, REG_LR_DIOMAPPING1, 0x01);//DIO=00,DIO1=00,DIO2=00, DIO3=01
 80009be:	2201      	movs	r2, #1
 80009c0:	2140      	movs	r1, #64	@ 0x40
 80009c2:	68f8      	ldr	r0, [r7, #12]
 80009c4:	f7ff fe09 	bl	80005da <SX1276_SPIWrite>
	SX1276_SPIWrite(module, LR_RegIrqFlagsMask, 0x3F);//Open RxDone interrupt & Timeout
 80009c8:	223f      	movs	r2, #63	@ 0x3f
 80009ca:	2111      	movs	r1, #17
 80009cc:	68f8      	ldr	r0, [r7, #12]
 80009ce:	f7ff fe04 	bl	80005da <SX1276_SPIWrite>
	SX1276_clearLoRaIrq(module);
 80009d2:	68f8      	ldr	r0, [r7, #12]
 80009d4:	f7ff ffcf 	bl	8000976 <SX1276_clearLoRaIrq>
	SX1276_SPIWrite(module, LR_RegPayloadLength, length);//Payload Length 21byte(this register must define when the data long of one byte in SF is 6)
 80009d8:	7afb      	ldrb	r3, [r7, #11]
 80009da:	461a      	mov	r2, r3
 80009dc:	2122      	movs	r1, #34	@ 0x22
 80009de:	68f8      	ldr	r0, [r7, #12]
 80009e0:	f7ff fdfb 	bl	80005da <SX1276_SPIWrite>
	addr = SX1276_SPIRead(module, LR_RegFifoRxBaseAddr); //Read RxBaseAddr
 80009e4:	210f      	movs	r1, #15
 80009e6:	68f8      	ldr	r0, [r7, #12]
 80009e8:	f7ff fdd8 	bl	800059c <SX1276_SPIRead>
 80009ec:	4603      	mov	r3, r0
 80009ee:	75fb      	strb	r3, [r7, #23]
	SX1276_SPIWrite(module, LR_RegFifoAddrPtr, addr); //RxBaseAddr->FiFoAddrPtr
 80009f0:	7dfb      	ldrb	r3, [r7, #23]
 80009f2:	461a      	mov	r2, r3
 80009f4:	210d      	movs	r1, #13
 80009f6:	68f8      	ldr	r0, [r7, #12]
 80009f8:	f7ff fdef 	bl	80005da <SX1276_SPIWrite>
	SX1276_SPIWrite(module, LR_RegOpMode, 0x8d);	//Mode//Low Frequency Mode
 80009fc:	228d      	movs	r2, #141	@ 0x8d
 80009fe:	2101      	movs	r1, #1
 8000a00:	68f8      	ldr	r0, [r7, #12]
 8000a02:	f7ff fdea 	bl	80005da <SX1276_SPIWrite>
	//SX1276_SPIWrite(module, LR_RegOpMode,0x05);	//Continuous Rx Mode //High Frequency Mode
	module->readBytes = 0;
 8000a06:	68fb      	ldr	r3, [r7, #12]
 8000a08:	2200      	movs	r2, #0
 8000a0a:	f883 2117 	strb.w	r2, [r3, #279]	@ 0x117

	while (1) {
		if ((SX1276_SPIRead(module, LR_RegModemStat) & 0x04) == 0x04) {	//Rx-on going RegModemStat
 8000a0e:	2118      	movs	r1, #24
 8000a10:	68f8      	ldr	r0, [r7, #12]
 8000a12:	f7ff fdc3 	bl	800059c <SX1276_SPIRead>
 8000a16:	4603      	mov	r3, r0
 8000a18:	f003 0304 	and.w	r3, r3, #4
 8000a1c:	2b04      	cmp	r3, #4
 8000a1e:	d104      	bne.n	8000a2a <SX1276_LoRaEntryRx+0x9a>
			module->status = RX;
 8000a20:	68fb      	ldr	r3, [r7, #12]
 8000a22:	2203      	movs	r2, #3
 8000a24:	759a      	strb	r2, [r3, #22]
			return 1;
 8000a26:	2301      	movs	r3, #1
 8000a28:	e013      	b.n	8000a52 <SX1276_LoRaEntryRx+0xc2>
		}
		if (--timeout == 0) {
 8000a2a:	687b      	ldr	r3, [r7, #4]
 8000a2c:	3b01      	subs	r3, #1
 8000a2e:	607b      	str	r3, [r7, #4]
 8000a30:	687b      	ldr	r3, [r7, #4]
 8000a32:	2b00      	cmp	r3, #0
 8000a34:	d109      	bne.n	8000a4a <SX1276_LoRaEntryRx+0xba>
			SX1276_hw_Reset(module->hw);
 8000a36:	68fb      	ldr	r3, [r7, #12]
 8000a38:	681b      	ldr	r3, [r3, #0]
 8000a3a:	4618      	mov	r0, r3
 8000a3c:	f000 f967 	bl	8000d0e <SX1276_hw_Reset>
			SX1276_config(module);
 8000a40:	68f8      	ldr	r0, [r7, #12]
 8000a42:	f7ff fe67 	bl	8000714 <SX1276_config>
			return 0;
 8000a46:	2300      	movs	r3, #0
 8000a48:	e003      	b.n	8000a52 <SX1276_LoRaEntryRx+0xc2>
		}
		SX1276_hw_DelayMs(1);
 8000a4a:	2001      	movs	r0, #1
 8000a4c:	f000 f9c9 	bl	8000de2 <SX1276_hw_DelayMs>
		if ((SX1276_SPIRead(module, LR_RegModemStat) & 0x04) == 0x04) {	//Rx-on going RegModemStat
 8000a50:	e7dd      	b.n	8000a0e <SX1276_LoRaEntryRx+0x7e>
	}
}
 8000a52:	4618      	mov	r0, r3
 8000a54:	3718      	adds	r7, #24
 8000a56:	46bd      	mov	sp, r7
 8000a58:	bd80      	pop	{r7, pc}

08000a5a <SX1276_LoRaRxPacket>:

uint8_t SX1276_LoRaRxPacket(SX1276_t *module) {
 8000a5a:	b580      	push	{r7, lr}
 8000a5c:	b084      	sub	sp, #16
 8000a5e:	af00      	add	r7, sp, #0
 8000a60:	6078      	str	r0, [r7, #4]
	unsigned char addr;
	unsigned char packet_size;

	if (SX1276_hw_GetDIO0(module->hw)) {
 8000a62:	687b      	ldr	r3, [r7, #4]
 8000a64:	681b      	ldr	r3, [r3, #0]
 8000a66:	4618      	mov	r0, r3
 8000a68:	f000 f9c6 	bl	8000df8 <SX1276_hw_GetDIO0>
 8000a6c:	4603      	mov	r3, r0
 8000a6e:	2b00      	cmp	r3, #0
 8000a70:	d030      	beq.n	8000ad4 <SX1276_LoRaRxPacket+0x7a>
		memset(module->rxBuffer, 0x00, SX1276_MAX_PACKET);
 8000a72:	687b      	ldr	r3, [r7, #4]
 8000a74:	3317      	adds	r3, #23
 8000a76:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000a7a:	2100      	movs	r1, #0
 8000a7c:	4618      	mov	r0, r3
 8000a7e:	f003 f8e1 	bl	8003c44 <memset>

		addr = SX1276_SPIRead(module, LR_RegFifoRxCurrentaddr); //last packet addr
 8000a82:	2110      	movs	r1, #16
 8000a84:	6878      	ldr	r0, [r7, #4]
 8000a86:	f7ff fd89 	bl	800059c <SX1276_SPIRead>
 8000a8a:	4603      	mov	r3, r0
 8000a8c:	73bb      	strb	r3, [r7, #14]
		SX1276_SPIWrite(module, LR_RegFifoAddrPtr, addr); //RxBaseAddr -> FiFoAddrPtr
 8000a8e:	7bbb      	ldrb	r3, [r7, #14]
 8000a90:	461a      	mov	r2, r3
 8000a92:	210d      	movs	r1, #13
 8000a94:	6878      	ldr	r0, [r7, #4]
 8000a96:	f7ff fda0 	bl	80005da <SX1276_SPIWrite>

		if (module->LoRa_SF == SX1276_LORA_SF_6) { //When SpreadFactor is six,will used Implicit Header mode(Excluding internal packet length)
 8000a9a:	687b      	ldr	r3, [r7, #4]
 8000a9c:	7c5b      	ldrb	r3, [r3, #17]
 8000a9e:	2b00      	cmp	r3, #0
 8000aa0:	d103      	bne.n	8000aaa <SX1276_LoRaRxPacket+0x50>
			packet_size = module->packetLength;
 8000aa2:	687b      	ldr	r3, [r7, #4]
 8000aa4:	7d5b      	ldrb	r3, [r3, #21]
 8000aa6:	73fb      	strb	r3, [r7, #15]
 8000aa8:	e005      	b.n	8000ab6 <SX1276_LoRaRxPacket+0x5c>
		} else {
			packet_size = SX1276_SPIRead(module, LR_RegRxNbBytes); //Number for received bytes
 8000aaa:	2113      	movs	r1, #19
 8000aac:	6878      	ldr	r0, [r7, #4]
 8000aae:	f7ff fd75 	bl	800059c <SX1276_SPIRead>
 8000ab2:	4603      	mov	r3, r0
 8000ab4:	73fb      	strb	r3, [r7, #15]
		}

		SX1276_SPIBurstRead(module, 0x00, module->rxBuffer, packet_size);
 8000ab6:	687b      	ldr	r3, [r7, #4]
 8000ab8:	f103 0217 	add.w	r2, r3, #23
 8000abc:	7bfb      	ldrb	r3, [r7, #15]
 8000abe:	2100      	movs	r1, #0
 8000ac0:	6878      	ldr	r0, [r7, #4]
 8000ac2:	f7ff fdb3 	bl	800062c <SX1276_SPIBurstRead>
		module->readBytes = packet_size;
 8000ac6:	687b      	ldr	r3, [r7, #4]
 8000ac8:	7bfa      	ldrb	r2, [r7, #15]
 8000aca:	f883 2117 	strb.w	r2, [r3, #279]	@ 0x117
		SX1276_clearLoRaIrq(module);
 8000ace:	6878      	ldr	r0, [r7, #4]
 8000ad0:	f7ff ff51 	bl	8000976 <SX1276_clearLoRaIrq>
	}
	return module->readBytes;
 8000ad4:	687b      	ldr	r3, [r7, #4]
 8000ad6:	f893 3117 	ldrb.w	r3, [r3, #279]	@ 0x117
}
 8000ada:	4618      	mov	r0, r3
 8000adc:	3710      	adds	r7, #16
 8000ade:	46bd      	mov	sp, r7
 8000ae0:	bd80      	pop	{r7, pc}

08000ae2 <SX1276_LoRaEntryTx>:

int SX1276_LoRaEntryTx(SX1276_t *module, uint8_t length, uint32_t timeout) {
 8000ae2:	b580      	push	{r7, lr}
 8000ae4:	b086      	sub	sp, #24
 8000ae6:	af00      	add	r7, sp, #0
 8000ae8:	60f8      	str	r0, [r7, #12]
 8000aea:	460b      	mov	r3, r1
 8000aec:	607a      	str	r2, [r7, #4]
 8000aee:	72fb      	strb	r3, [r7, #11]
	uint8_t addr;
	uint8_t temp;

	module->packetLength = length;
 8000af0:	68fb      	ldr	r3, [r7, #12]
 8000af2:	7afa      	ldrb	r2, [r7, #11]
 8000af4:	755a      	strb	r2, [r3, #21]

	SX1276_config(module); //setting base parameter
 8000af6:	68f8      	ldr	r0, [r7, #12]
 8000af8:	f7ff fe0c 	bl	8000714 <SX1276_config>
	SX1276_SPIWrite(module, REG_LR_PADAC, 0x87);	//Tx for 20dBm
 8000afc:	2287      	movs	r2, #135	@ 0x87
 8000afe:	214d      	movs	r1, #77	@ 0x4d
 8000b00:	68f8      	ldr	r0, [r7, #12]
 8000b02:	f7ff fd6a 	bl	80005da <SX1276_SPIWrite>
	SX1276_SPIWrite(module, LR_RegHopPeriod, 0x00); //RegHopPeriod NO FHSS
 8000b06:	2200      	movs	r2, #0
 8000b08:	2124      	movs	r1, #36	@ 0x24
 8000b0a:	68f8      	ldr	r0, [r7, #12]
 8000b0c:	f7ff fd65 	bl	80005da <SX1276_SPIWrite>
	SX1276_SPIWrite(module, REG_LR_DIOMAPPING1, 0x41); //DIO0=01, DIO1=00,DIO2=00, DIO3=01
 8000b10:	2241      	movs	r2, #65	@ 0x41
 8000b12:	2140      	movs	r1, #64	@ 0x40
 8000b14:	68f8      	ldr	r0, [r7, #12]
 8000b16:	f7ff fd60 	bl	80005da <SX1276_SPIWrite>
	SX1276_clearLoRaIrq(module);
 8000b1a:	68f8      	ldr	r0, [r7, #12]
 8000b1c:	f7ff ff2b 	bl	8000976 <SX1276_clearLoRaIrq>
	SX1276_SPIWrite(module, LR_RegIrqFlagsMask, 0xF7); //Open TxDone interrupt
 8000b20:	22f7      	movs	r2, #247	@ 0xf7
 8000b22:	2111      	movs	r1, #17
 8000b24:	68f8      	ldr	r0, [r7, #12]
 8000b26:	f7ff fd58 	bl	80005da <SX1276_SPIWrite>
	SX1276_SPIWrite(module, LR_RegPayloadLength, length); //RegPayloadLength 21byte
 8000b2a:	7afb      	ldrb	r3, [r7, #11]
 8000b2c:	461a      	mov	r2, r3
 8000b2e:	2122      	movs	r1, #34	@ 0x22
 8000b30:	68f8      	ldr	r0, [r7, #12]
 8000b32:	f7ff fd52 	bl	80005da <SX1276_SPIWrite>
	addr = SX1276_SPIRead(module, LR_RegFifoTxBaseAddr); //RegFiFoTxBaseAddr
 8000b36:	210e      	movs	r1, #14
 8000b38:	68f8      	ldr	r0, [r7, #12]
 8000b3a:	f7ff fd2f 	bl	800059c <SX1276_SPIRead>
 8000b3e:	4603      	mov	r3, r0
 8000b40:	75fb      	strb	r3, [r7, #23]
	SX1276_SPIWrite(module, LR_RegFifoAddrPtr, addr); //RegFifoAddrPtr
 8000b42:	7dfb      	ldrb	r3, [r7, #23]
 8000b44:	461a      	mov	r2, r3
 8000b46:	210d      	movs	r1, #13
 8000b48:	68f8      	ldr	r0, [r7, #12]
 8000b4a:	f7ff fd46 	bl	80005da <SX1276_SPIWrite>

	while (1) {
		temp = SX1276_SPIRead(module, LR_RegPayloadLength);
 8000b4e:	2122      	movs	r1, #34	@ 0x22
 8000b50:	68f8      	ldr	r0, [r7, #12]
 8000b52:	f7ff fd23 	bl	800059c <SX1276_SPIRead>
 8000b56:	4603      	mov	r3, r0
 8000b58:	75bb      	strb	r3, [r7, #22]
		if (temp == length) {
 8000b5a:	7dba      	ldrb	r2, [r7, #22]
 8000b5c:	7afb      	ldrb	r3, [r7, #11]
 8000b5e:	429a      	cmp	r2, r3
 8000b60:	d104      	bne.n	8000b6c <SX1276_LoRaEntryTx+0x8a>
			module->status = TX;
 8000b62:	68fb      	ldr	r3, [r7, #12]
 8000b64:	2202      	movs	r2, #2
 8000b66:	759a      	strb	r2, [r3, #22]
			return 1;
 8000b68:	2301      	movs	r3, #1
 8000b6a:	e00e      	b.n	8000b8a <SX1276_LoRaEntryTx+0xa8>
		}

		if (--timeout == 0) {
 8000b6c:	687b      	ldr	r3, [r7, #4]
 8000b6e:	3b01      	subs	r3, #1
 8000b70:	607b      	str	r3, [r7, #4]
 8000b72:	687b      	ldr	r3, [r7, #4]
 8000b74:	2b00      	cmp	r3, #0
 8000b76:	d1ea      	bne.n	8000b4e <SX1276_LoRaEntryTx+0x6c>
			SX1276_hw_Reset(module->hw);
 8000b78:	68fb      	ldr	r3, [r7, #12]
 8000b7a:	681b      	ldr	r3, [r3, #0]
 8000b7c:	4618      	mov	r0, r3
 8000b7e:	f000 f8c6 	bl	8000d0e <SX1276_hw_Reset>
			SX1276_config(module);
 8000b82:	68f8      	ldr	r0, [r7, #12]
 8000b84:	f7ff fdc6 	bl	8000714 <SX1276_config>
			return 0;
 8000b88:	2300      	movs	r3, #0
		}
	}
}
 8000b8a:	4618      	mov	r0, r3
 8000b8c:	3718      	adds	r7, #24
 8000b8e:	46bd      	mov	sp, r7
 8000b90:	bd80      	pop	{r7, pc}

08000b92 <SX1276_LoRaTxPacket>:

int SX1276_LoRaTxPacket(SX1276_t *module, uint8_t *txBuffer, uint8_t length,
		uint32_t timeout) {
 8000b92:	b580      	push	{r7, lr}
 8000b94:	b084      	sub	sp, #16
 8000b96:	af00      	add	r7, sp, #0
 8000b98:	60f8      	str	r0, [r7, #12]
 8000b9a:	60b9      	str	r1, [r7, #8]
 8000b9c:	603b      	str	r3, [r7, #0]
 8000b9e:	4613      	mov	r3, r2
 8000ba0:	71fb      	strb	r3, [r7, #7]
	SX1276_SPIBurstWrite(module, 0x00, txBuffer, length);
 8000ba2:	79fb      	ldrb	r3, [r7, #7]
 8000ba4:	68ba      	ldr	r2, [r7, #8]
 8000ba6:	2100      	movs	r1, #0
 8000ba8:	68f8      	ldr	r0, [r7, #12]
 8000baa:	f7ff fd78 	bl	800069e <SX1276_SPIBurstWrite>
	SX1276_SPIWrite(module, LR_RegOpMode, 0x8b);	//Tx Mode
 8000bae:	228b      	movs	r2, #139	@ 0x8b
 8000bb0:	2101      	movs	r1, #1
 8000bb2:	68f8      	ldr	r0, [r7, #12]
 8000bb4:	f7ff fd11 	bl	80005da <SX1276_SPIWrite>
	while (1) {
		if (SX1276_hw_GetDIO0(module->hw)) { //if(Get_NIRQ()) //Packet send over
 8000bb8:	68fb      	ldr	r3, [r7, #12]
 8000bba:	681b      	ldr	r3, [r3, #0]
 8000bbc:	4618      	mov	r0, r3
 8000bbe:	f000 f91b 	bl	8000df8 <SX1276_hw_GetDIO0>
 8000bc2:	4603      	mov	r3, r0
 8000bc4:	2b00      	cmp	r3, #0
 8000bc6:	d00b      	beq.n	8000be0 <SX1276_LoRaTxPacket+0x4e>
			SX1276_SPIRead(module, LR_RegIrqFlags);
 8000bc8:	2112      	movs	r1, #18
 8000bca:	68f8      	ldr	r0, [r7, #12]
 8000bcc:	f7ff fce6 	bl	800059c <SX1276_SPIRead>
			SX1276_clearLoRaIrq(module); //Clear irq
 8000bd0:	68f8      	ldr	r0, [r7, #12]
 8000bd2:	f7ff fed0 	bl	8000976 <SX1276_clearLoRaIrq>
			SX1276_standby(module); //Entry Standby mode
 8000bd6:	68f8      	ldr	r0, [r7, #12]
 8000bd8:	f7ff fea0 	bl	800091c <SX1276_standby>
			return 1;
 8000bdc:	2301      	movs	r3, #1
 8000bde:	e013      	b.n	8000c08 <SX1276_LoRaTxPacket+0x76>
		}

		if (--timeout == 0) {
 8000be0:	683b      	ldr	r3, [r7, #0]
 8000be2:	3b01      	subs	r3, #1
 8000be4:	603b      	str	r3, [r7, #0]
 8000be6:	683b      	ldr	r3, [r7, #0]
 8000be8:	2b00      	cmp	r3, #0
 8000bea:	d109      	bne.n	8000c00 <SX1276_LoRaTxPacket+0x6e>
			SX1276_hw_Reset(module->hw);
 8000bec:	68fb      	ldr	r3, [r7, #12]
 8000bee:	681b      	ldr	r3, [r3, #0]
 8000bf0:	4618      	mov	r0, r3
 8000bf2:	f000 f88c 	bl	8000d0e <SX1276_hw_Reset>
			SX1276_config(module);
 8000bf6:	68f8      	ldr	r0, [r7, #12]
 8000bf8:	f7ff fd8c 	bl	8000714 <SX1276_config>
			return 0;
 8000bfc:	2300      	movs	r3, #0
 8000bfe:	e003      	b.n	8000c08 <SX1276_LoRaTxPacket+0x76>
		}
		SX1276_hw_DelayMs(1);
 8000c00:	2001      	movs	r0, #1
 8000c02:	f000 f8ee 	bl	8000de2 <SX1276_hw_DelayMs>
		if (SX1276_hw_GetDIO0(module->hw)) { //if(Get_NIRQ()) //Packet send over
 8000c06:	e7d7      	b.n	8000bb8 <SX1276_LoRaTxPacket+0x26>
	}
}
 8000c08:	4618      	mov	r0, r3
 8000c0a:	3710      	adds	r7, #16
 8000c0c:	46bd      	mov	sp, r7
 8000c0e:	bd80      	pop	{r7, pc}

08000c10 <SX1276_init>:

void SX1276_init(SX1276_t *module, uint64_t frequency, uint8_t power,
		uint8_t LoRa_SF, uint8_t LoRa_BW, uint8_t LoRa_CR,
		uint8_t LoRa_CRC_sum, uint8_t packetLength) {
 8000c10:	b580      	push	{r7, lr}
 8000c12:	b084      	sub	sp, #16
 8000c14:	af00      	add	r7, sp, #0
 8000c16:	60f8      	str	r0, [r7, #12]
 8000c18:	e9c7 2300 	strd	r2, r3, [r7]
	SX1276_hw_init(module->hw);
 8000c1c:	68fb      	ldr	r3, [r7, #12]
 8000c1e:	681b      	ldr	r3, [r3, #0]
 8000c20:	4618      	mov	r0, r3
 8000c22:	f000 f848 	bl	8000cb6 <SX1276_hw_init>
	module->frequency = frequency;
 8000c26:	68f9      	ldr	r1, [r7, #12]
 8000c28:	e9d7 2300 	ldrd	r2, r3, [r7]
 8000c2c:	e9c1 2302 	strd	r2, r3, [r1, #8]
	module->power = power;
 8000c30:	68fb      	ldr	r3, [r7, #12]
 8000c32:	7e3a      	ldrb	r2, [r7, #24]
 8000c34:	741a      	strb	r2, [r3, #16]
	module->LoRa_SF = LoRa_SF;
 8000c36:	68fb      	ldr	r3, [r7, #12]
 8000c38:	7f3a      	ldrb	r2, [r7, #28]
 8000c3a:	745a      	strb	r2, [r3, #17]
	module->LoRa_BW = LoRa_BW;
 8000c3c:	68fb      	ldr	r3, [r7, #12]
 8000c3e:	f897 2020 	ldrb.w	r2, [r7, #32]
 8000c42:	749a      	strb	r2, [r3, #18]
	module->LoRa_CR = LoRa_CR;
 8000c44:	68fb      	ldr	r3, [r7, #12]
 8000c46:	f897 2024 	ldrb.w	r2, [r7, #36]	@ 0x24
 8000c4a:	74da      	strb	r2, [r3, #19]
	module->LoRa_CRC_sum = LoRa_CRC_sum;
 8000c4c:	68fb      	ldr	r3, [r7, #12]
 8000c4e:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 8000c52:	751a      	strb	r2, [r3, #20]
	module->packetLength = packetLength;
 8000c54:	68fb      	ldr	r3, [r7, #12]
 8000c56:	f897 202c 	ldrb.w	r2, [r7, #44]	@ 0x2c
 8000c5a:	755a      	strb	r2, [r3, #21]
	SX1276_config(module);
 8000c5c:	68f8      	ldr	r0, [r7, #12]
 8000c5e:	f7ff fd59 	bl	8000714 <SX1276_config>
}
 8000c62:	bf00      	nop
 8000c64:	3710      	adds	r7, #16
 8000c66:	46bd      	mov	sp, r7
 8000c68:	bd80      	pop	{r7, pc}

08000c6a <SX1276_read>:

uint8_t SX1276_available(SX1276_t *module) {
	return SX1276_LoRaRxPacket(module);
}

uint8_t SX1276_read(SX1276_t *module, uint8_t *rxBuf, uint8_t length) {
 8000c6a:	b580      	push	{r7, lr}
 8000c6c:	b084      	sub	sp, #16
 8000c6e:	af00      	add	r7, sp, #0
 8000c70:	60f8      	str	r0, [r7, #12]
 8000c72:	60b9      	str	r1, [r7, #8]
 8000c74:	4613      	mov	r3, r2
 8000c76:	71fb      	strb	r3, [r7, #7]
	if (length != module->readBytes)
 8000c78:	68fb      	ldr	r3, [r7, #12]
 8000c7a:	f893 3117 	ldrb.w	r3, [r3, #279]	@ 0x117
 8000c7e:	79fa      	ldrb	r2, [r7, #7]
 8000c80:	429a      	cmp	r2, r3
 8000c82:	d003      	beq.n	8000c8c <SX1276_read+0x22>
		length = module->readBytes;
 8000c84:	68fb      	ldr	r3, [r7, #12]
 8000c86:	f893 3117 	ldrb.w	r3, [r3, #279]	@ 0x117
 8000c8a:	71fb      	strb	r3, [r7, #7]
	memcpy(rxBuf, module->rxBuffer, length);
 8000c8c:	68fb      	ldr	r3, [r7, #12]
 8000c8e:	3317      	adds	r3, #23
 8000c90:	79fa      	ldrb	r2, [r7, #7]
 8000c92:	4619      	mov	r1, r3
 8000c94:	68b8      	ldr	r0, [r7, #8]
 8000c96:	f003 f850 	bl	8003d3a <memcpy>
	rxBuf[length] = '\0';
 8000c9a:	79fb      	ldrb	r3, [r7, #7]
 8000c9c:	68ba      	ldr	r2, [r7, #8]
 8000c9e:	4413      	add	r3, r2
 8000ca0:	2200      	movs	r2, #0
 8000ca2:	701a      	strb	r2, [r3, #0]
	module->readBytes = 0;
 8000ca4:	68fb      	ldr	r3, [r7, #12]
 8000ca6:	2200      	movs	r2, #0
 8000ca8:	f883 2117 	strb.w	r2, [r3, #279]	@ 0x117
	return length;
 8000cac:	79fb      	ldrb	r3, [r7, #7]
}
 8000cae:	4618      	mov	r0, r3
 8000cb0:	3710      	adds	r7, #16
 8000cb2:	46bd      	mov	sp, r7
 8000cb4:	bd80      	pop	{r7, pc}

08000cb6 <SX1276_hw_init>:
#include <string.h>

#include "gpio.h"
#include "spi.h"

__weak void SX1276_hw_init(SX1276_hw_t *hw) {
 8000cb6:	b580      	push	{r7, lr}
 8000cb8:	b082      	sub	sp, #8
 8000cba:	af00      	add	r7, sp, #0
 8000cbc:	6078      	str	r0, [r7, #4]
	SX1276_hw_SetNSS(hw, 1);
 8000cbe:	2101      	movs	r1, #1
 8000cc0:	6878      	ldr	r0, [r7, #4]
 8000cc2:	f000 f80d 	bl	8000ce0 <SX1276_hw_SetNSS>
	HAL_GPIO_WritePin(hw->reset.port, hw->reset.pin, GPIO_PIN_SET);
 8000cc6:	687b      	ldr	r3, [r7, #4]
 8000cc8:	6858      	ldr	r0, [r3, #4]
 8000cca:	687b      	ldr	r3, [r7, #4]
 8000ccc:	681b      	ldr	r3, [r3, #0]
 8000cce:	b29b      	uxth	r3, r3
 8000cd0:	2201      	movs	r2, #1
 8000cd2:	4619      	mov	r1, r3
 8000cd4:	f001 f862 	bl	8001d9c <HAL_GPIO_WritePin>
}
 8000cd8:	bf00      	nop
 8000cda:	3708      	adds	r7, #8
 8000cdc:	46bd      	mov	sp, r7
 8000cde:	bd80      	pop	{r7, pc}

08000ce0 <SX1276_hw_SetNSS>:

__weak void SX1276_hw_SetNSS(SX1276_hw_t *hw, int value) {
 8000ce0:	b580      	push	{r7, lr}
 8000ce2:	b082      	sub	sp, #8
 8000ce4:	af00      	add	r7, sp, #0
 8000ce6:	6078      	str	r0, [r7, #4]
 8000ce8:	6039      	str	r1, [r7, #0]
	HAL_GPIO_WritePin(hw->nss.port, hw->nss.pin,
 8000cea:	687b      	ldr	r3, [r7, #4]
 8000cec:	6958      	ldr	r0, [r3, #20]
 8000cee:	687b      	ldr	r3, [r7, #4]
 8000cf0:	691b      	ldr	r3, [r3, #16]
 8000cf2:	b299      	uxth	r1, r3
 8000cf4:	683b      	ldr	r3, [r7, #0]
 8000cf6:	2b01      	cmp	r3, #1
 8000cf8:	bf0c      	ite	eq
 8000cfa:	2301      	moveq	r3, #1
 8000cfc:	2300      	movne	r3, #0
 8000cfe:	b2db      	uxtb	r3, r3
 8000d00:	461a      	mov	r2, r3
 8000d02:	f001 f84b 	bl	8001d9c <HAL_GPIO_WritePin>
			(value == 1) ? GPIO_PIN_SET : GPIO_PIN_RESET);
}
 8000d06:	bf00      	nop
 8000d08:	3708      	adds	r7, #8
 8000d0a:	46bd      	mov	sp, r7
 8000d0c:	bd80      	pop	{r7, pc}

08000d0e <SX1276_hw_Reset>:

__weak void SX1276_hw_Reset(SX1276_hw_t *hw) {
 8000d0e:	b580      	push	{r7, lr}
 8000d10:	b082      	sub	sp, #8
 8000d12:	af00      	add	r7, sp, #0
 8000d14:	6078      	str	r0, [r7, #4]
	SX1276_hw_SetNSS(hw, 1);
 8000d16:	2101      	movs	r1, #1
 8000d18:	6878      	ldr	r0, [r7, #4]
 8000d1a:	f7ff ffe1 	bl	8000ce0 <SX1276_hw_SetNSS>
	HAL_GPIO_WritePin(hw->reset.port, hw->reset.pin, GPIO_PIN_RESET);
 8000d1e:	687b      	ldr	r3, [r7, #4]
 8000d20:	6858      	ldr	r0, [r3, #4]
 8000d22:	687b      	ldr	r3, [r7, #4]
 8000d24:	681b      	ldr	r3, [r3, #0]
 8000d26:	b29b      	uxth	r3, r3
 8000d28:	2200      	movs	r2, #0
 8000d2a:	4619      	mov	r1, r3
 8000d2c:	f001 f836 	bl	8001d9c <HAL_GPIO_WritePin>

	SX1276_hw_DelayMs(1);
 8000d30:	2001      	movs	r0, #1
 8000d32:	f000 f856 	bl	8000de2 <SX1276_hw_DelayMs>

	HAL_GPIO_WritePin(hw->reset.port, hw->reset.pin, GPIO_PIN_SET);
 8000d36:	687b      	ldr	r3, [r7, #4]
 8000d38:	6858      	ldr	r0, [r3, #4]
 8000d3a:	687b      	ldr	r3, [r7, #4]
 8000d3c:	681b      	ldr	r3, [r3, #0]
 8000d3e:	b29b      	uxth	r3, r3
 8000d40:	2201      	movs	r2, #1
 8000d42:	4619      	mov	r1, r3
 8000d44:	f001 f82a 	bl	8001d9c <HAL_GPIO_WritePin>

	SX1276_hw_DelayMs(100);
 8000d48:	2064      	movs	r0, #100	@ 0x64
 8000d4a:	f000 f84a 	bl	8000de2 <SX1276_hw_DelayMs>
}
 8000d4e:	bf00      	nop
 8000d50:	3708      	adds	r7, #8
 8000d52:	46bd      	mov	sp, r7
 8000d54:	bd80      	pop	{r7, pc}

08000d56 <SX1276_hw_SPICommand>:

__weak void SX1276_hw_SPICommand(SX1276_hw_t *hw, uint8_t cmd) {
 8000d56:	b580      	push	{r7, lr}
 8000d58:	b082      	sub	sp, #8
 8000d5a:	af00      	add	r7, sp, #0
 8000d5c:	6078      	str	r0, [r7, #4]
 8000d5e:	460b      	mov	r3, r1
 8000d60:	70fb      	strb	r3, [r7, #3]
	SX1276_hw_SetNSS(hw, 0);
 8000d62:	2100      	movs	r1, #0
 8000d64:	6878      	ldr	r0, [r7, #4]
 8000d66:	f7ff ffbb 	bl	8000ce0 <SX1276_hw_SetNSS>
	HAL_SPI_Transmit(hw->spi, &cmd, 1, 1000);
 8000d6a:	687b      	ldr	r3, [r7, #4]
 8000d6c:	6998      	ldr	r0, [r3, #24]
 8000d6e:	1cf9      	adds	r1, r7, #3
 8000d70:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000d74:	2201      	movs	r2, #1
 8000d76:	f001 fd4c 	bl	8002812 <HAL_SPI_Transmit>
	while (HAL_SPI_GetState(hw->spi) != HAL_SPI_STATE_READY)
 8000d7a:	bf00      	nop
 8000d7c:	687b      	ldr	r3, [r7, #4]
 8000d7e:	699b      	ldr	r3, [r3, #24]
 8000d80:	4618      	mov	r0, r3
 8000d82:	f002 f833 	bl	8002dec <HAL_SPI_GetState>
 8000d86:	4603      	mov	r3, r0
 8000d88:	2b01      	cmp	r3, #1
 8000d8a:	d1f7      	bne.n	8000d7c <SX1276_hw_SPICommand+0x26>
		;
}
 8000d8c:	bf00      	nop
 8000d8e:	bf00      	nop
 8000d90:	3708      	adds	r7, #8
 8000d92:	46bd      	mov	sp, r7
 8000d94:	bd80      	pop	{r7, pc}

08000d96 <SX1276_hw_SPIReadByte>:

__weak uint8_t SX1276_hw_SPIReadByte(SX1276_hw_t *hw) {
 8000d96:	b580      	push	{r7, lr}
 8000d98:	b086      	sub	sp, #24
 8000d9a:	af02      	add	r7, sp, #8
 8000d9c:	6078      	str	r0, [r7, #4]
	uint8_t txByte = 0x00;
 8000d9e:	2300      	movs	r3, #0
 8000da0:	73fb      	strb	r3, [r7, #15]
	uint8_t rxByte = 0x00;
 8000da2:	2300      	movs	r3, #0
 8000da4:	73bb      	strb	r3, [r7, #14]

	SX1276_hw_SetNSS(hw, 0);
 8000da6:	2100      	movs	r1, #0
 8000da8:	6878      	ldr	r0, [r7, #4]
 8000daa:	f7ff ff99 	bl	8000ce0 <SX1276_hw_SetNSS>
	HAL_SPI_TransmitReceive(hw->spi, &txByte, &rxByte, 1, 1000);
 8000dae:	687b      	ldr	r3, [r7, #4]
 8000db0:	6998      	ldr	r0, [r3, #24]
 8000db2:	f107 020e 	add.w	r2, r7, #14
 8000db6:	f107 010f 	add.w	r1, r7, #15
 8000dba:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000dbe:	9300      	str	r3, [sp, #0]
 8000dc0:	2301      	movs	r3, #1
 8000dc2:	f001 fe6a 	bl	8002a9a <HAL_SPI_TransmitReceive>
	while (HAL_SPI_GetState(hw->spi) != HAL_SPI_STATE_READY)
 8000dc6:	bf00      	nop
 8000dc8:	687b      	ldr	r3, [r7, #4]
 8000dca:	699b      	ldr	r3, [r3, #24]
 8000dcc:	4618      	mov	r0, r3
 8000dce:	f002 f80d 	bl	8002dec <HAL_SPI_GetState>
 8000dd2:	4603      	mov	r3, r0
 8000dd4:	2b01      	cmp	r3, #1
 8000dd6:	d1f7      	bne.n	8000dc8 <SX1276_hw_SPIReadByte+0x32>
		;
	return rxByte;
 8000dd8:	7bbb      	ldrb	r3, [r7, #14]
}
 8000dda:	4618      	mov	r0, r3
 8000ddc:	3710      	adds	r7, #16
 8000dde:	46bd      	mov	sp, r7
 8000de0:	bd80      	pop	{r7, pc}

08000de2 <SX1276_hw_DelayMs>:

__weak void SX1276_hw_DelayMs(uint32_t msec) {
 8000de2:	b580      	push	{r7, lr}
 8000de4:	b082      	sub	sp, #8
 8000de6:	af00      	add	r7, sp, #0
 8000de8:	6078      	str	r0, [r7, #4]
	HAL_Delay(msec);
 8000dea:	6878      	ldr	r0, [r7, #4]
 8000dec:	f000 fd18 	bl	8001820 <HAL_Delay>
}
 8000df0:	bf00      	nop
 8000df2:	3708      	adds	r7, #8
 8000df4:	46bd      	mov	sp, r7
 8000df6:	bd80      	pop	{r7, pc}

08000df8 <SX1276_hw_GetDIO0>:

__weak int SX1276_hw_GetDIO0(SX1276_hw_t *hw) {
 8000df8:	b580      	push	{r7, lr}
 8000dfa:	b082      	sub	sp, #8
 8000dfc:	af00      	add	r7, sp, #0
 8000dfe:	6078      	str	r0, [r7, #4]
	return (HAL_GPIO_ReadPin(hw->dio0.port, hw->dio0.pin) == GPIO_PIN_SET);
 8000e00:	687b      	ldr	r3, [r7, #4]
 8000e02:	68da      	ldr	r2, [r3, #12]
 8000e04:	687b      	ldr	r3, [r7, #4]
 8000e06:	689b      	ldr	r3, [r3, #8]
 8000e08:	b29b      	uxth	r3, r3
 8000e0a:	4619      	mov	r1, r3
 8000e0c:	4610      	mov	r0, r2
 8000e0e:	f000 ffad 	bl	8001d6c <HAL_GPIO_ReadPin>
 8000e12:	4603      	mov	r3, r0
 8000e14:	2b01      	cmp	r3, #1
 8000e16:	bf0c      	ite	eq
 8000e18:	2301      	moveq	r3, #1
 8000e1a:	2300      	movne	r3, #0
 8000e1c:	b2db      	uxtb	r3, r3
}
 8000e1e:	4618      	mov	r0, r3
 8000e20:	3708      	adds	r7, #8
 8000e22:	46bd      	mov	sp, r7
 8000e24:	bd80      	pop	{r7, pc}
	...

08000e28 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000e28:	b580      	push	{r7, lr}
 8000e2a:	b088      	sub	sp, #32
 8000e2c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e2e:	f107 030c 	add.w	r3, r7, #12
 8000e32:	2200      	movs	r2, #0
 8000e34:	601a      	str	r2, [r3, #0]
 8000e36:	605a      	str	r2, [r3, #4]
 8000e38:	609a      	str	r2, [r3, #8]
 8000e3a:	60da      	str	r2, [r3, #12]
 8000e3c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000e3e:	2300      	movs	r3, #0
 8000e40:	60bb      	str	r3, [r7, #8]
 8000e42:	4b38      	ldr	r3, [pc, #224]	@ (8000f24 <MX_GPIO_Init+0xfc>)
 8000e44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e46:	4a37      	ldr	r2, [pc, #220]	@ (8000f24 <MX_GPIO_Init+0xfc>)
 8000e48:	f043 0304 	orr.w	r3, r3, #4
 8000e4c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000e4e:	4b35      	ldr	r3, [pc, #212]	@ (8000f24 <MX_GPIO_Init+0xfc>)
 8000e50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e52:	f003 0304 	and.w	r3, r3, #4
 8000e56:	60bb      	str	r3, [r7, #8]
 8000e58:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e5a:	2300      	movs	r3, #0
 8000e5c:	607b      	str	r3, [r7, #4]
 8000e5e:	4b31      	ldr	r3, [pc, #196]	@ (8000f24 <MX_GPIO_Init+0xfc>)
 8000e60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e62:	4a30      	ldr	r2, [pc, #192]	@ (8000f24 <MX_GPIO_Init+0xfc>)
 8000e64:	f043 0301 	orr.w	r3, r3, #1
 8000e68:	6313      	str	r3, [r2, #48]	@ 0x30
 8000e6a:	4b2e      	ldr	r3, [pc, #184]	@ (8000f24 <MX_GPIO_Init+0xfc>)
 8000e6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e6e:	f003 0301 	and.w	r3, r3, #1
 8000e72:	607b      	str	r3, [r7, #4]
 8000e74:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000e76:	2300      	movs	r3, #0
 8000e78:	603b      	str	r3, [r7, #0]
 8000e7a:	4b2a      	ldr	r3, [pc, #168]	@ (8000f24 <MX_GPIO_Init+0xfc>)
 8000e7c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e7e:	4a29      	ldr	r2, [pc, #164]	@ (8000f24 <MX_GPIO_Init+0xfc>)
 8000e80:	f043 0302 	orr.w	r3, r3, #2
 8000e84:	6313      	str	r3, [r2, #48]	@ 0x30
 8000e86:	4b27      	ldr	r3, [pc, #156]	@ (8000f24 <MX_GPIO_Init+0xfc>)
 8000e88:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e8a:	f003 0302 	and.w	r3, r3, #2
 8000e8e:	603b      	str	r3, [r7, #0]
 8000e90:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(NSS_GPIO_Port, NSS_Pin, GPIO_PIN_SET);
 8000e92:	2201      	movs	r2, #1
 8000e94:	2110      	movs	r1, #16
 8000e96:	4824      	ldr	r0, [pc, #144]	@ (8000f28 <MX_GPIO_Init+0x100>)
 8000e98:	f000 ff80 	bl	8001d9c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8000e9c:	2200      	movs	r2, #0
 8000e9e:	2120      	movs	r1, #32
 8000ea0:	4821      	ldr	r0, [pc, #132]	@ (8000f28 <MX_GPIO_Init+0x100>)
 8000ea2:	f000 ff7b 	bl	8001d9c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(RESET_GPIO_Port, RESET_Pin, GPIO_PIN_SET);
 8000ea6:	2201      	movs	r2, #1
 8000ea8:	2102      	movs	r1, #2
 8000eaa:	4820      	ldr	r0, [pc, #128]	@ (8000f2c <MX_GPIO_Init+0x104>)
 8000eac:	f000 ff76 	bl	8001d9c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = MODE_Pin;
 8000eb0:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000eb4:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000eb6:	2300      	movs	r3, #0
 8000eb8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000eba:	2300      	movs	r3, #0
 8000ebc:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(MODE_GPIO_Port, &GPIO_InitStruct);
 8000ebe:	f107 030c 	add.w	r3, r7, #12
 8000ec2:	4619      	mov	r1, r3
 8000ec4:	481a      	ldr	r0, [pc, #104]	@ (8000f30 <MX_GPIO_Init+0x108>)
 8000ec6:	f000 fdb5 	bl	8001a34 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = NSS_Pin|LED_Pin;
 8000eca:	2330      	movs	r3, #48	@ 0x30
 8000ecc:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ece:	2301      	movs	r3, #1
 8000ed0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ed2:	2300      	movs	r3, #0
 8000ed4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ed6:	2300      	movs	r3, #0
 8000ed8:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000eda:	f107 030c 	add.w	r3, r7, #12
 8000ede:	4619      	mov	r1, r3
 8000ee0:	4811      	ldr	r0, [pc, #68]	@ (8000f28 <MX_GPIO_Init+0x100>)
 8000ee2:	f000 fda7 	bl	8001a34 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = DIO0_Pin;
 8000ee6:	2301      	movs	r3, #1
 8000ee8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000eea:	2300      	movs	r3, #0
 8000eec:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000eee:	2300      	movs	r3, #0
 8000ef0:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(DIO0_GPIO_Port, &GPIO_InitStruct);
 8000ef2:	f107 030c 	add.w	r3, r7, #12
 8000ef6:	4619      	mov	r1, r3
 8000ef8:	480c      	ldr	r0, [pc, #48]	@ (8000f2c <MX_GPIO_Init+0x104>)
 8000efa:	f000 fd9b 	bl	8001a34 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = RESET_Pin;
 8000efe:	2302      	movs	r3, #2
 8000f00:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f02:	2301      	movs	r3, #1
 8000f04:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f06:	2300      	movs	r3, #0
 8000f08:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f0a:	2300      	movs	r3, #0
 8000f0c:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(RESET_GPIO_Port, &GPIO_InitStruct);
 8000f0e:	f107 030c 	add.w	r3, r7, #12
 8000f12:	4619      	mov	r1, r3
 8000f14:	4805      	ldr	r0, [pc, #20]	@ (8000f2c <MX_GPIO_Init+0x104>)
 8000f16:	f000 fd8d 	bl	8001a34 <HAL_GPIO_Init>

}
 8000f1a:	bf00      	nop
 8000f1c:	3720      	adds	r7, #32
 8000f1e:	46bd      	mov	sp, r7
 8000f20:	bd80      	pop	{r7, pc}
 8000f22:	bf00      	nop
 8000f24:	40023800 	.word	0x40023800
 8000f28:	40020000 	.word	0x40020000
 8000f2c:	40020400 	.word	0x40020400
 8000f30:	40020800 	.word	0x40020800

08000f34 <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 8000f34:	b480      	push	{r7}
 8000f36:	b083      	sub	sp, #12
 8000f38:	af00      	add	r7, sp, #0
 8000f3a:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8000f3c:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8000f40:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	@ 0xe80
 8000f44:	f003 0301 	and.w	r3, r3, #1
 8000f48:	2b00      	cmp	r3, #0
 8000f4a:	d013      	beq.n	8000f74 <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 8000f4c:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8000f50:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	@ 0xe00
 8000f54:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8000f58:	2b00      	cmp	r3, #0
 8000f5a:	d00b      	beq.n	8000f74 <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 8000f5c:	e000      	b.n	8000f60 <ITM_SendChar+0x2c>
    {
      __NOP();
 8000f5e:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 8000f60:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8000f64:	681b      	ldr	r3, [r3, #0]
 8000f66:	2b00      	cmp	r3, #0
 8000f68:	d0f9      	beq.n	8000f5e <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 8000f6a:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8000f6e:	687a      	ldr	r2, [r7, #4]
 8000f70:	b2d2      	uxtb	r2, r2
 8000f72:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 8000f74:	687b      	ldr	r3, [r7, #4]
}
 8000f76:	4618      	mov	r0, r3
 8000f78:	370c      	adds	r7, #12
 8000f7a:	46bd      	mov	sp, r7
 8000f7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f80:	4770      	bx	lr
	...

08000f84 <_write>:
void SystemClock_Config(void);

/* Private function prototypes -----------------------------------------------*/
/* USER CODE BEGIN PFP */

int _write(int file, char *ptr, int len) {
 8000f84:	b580      	push	{r7, lr}
 8000f86:	b086      	sub	sp, #24
 8000f88:	af00      	add	r7, sp, #0
 8000f8a:	60f8      	str	r0, [r7, #12]
 8000f8c:	60b9      	str	r1, [r7, #8]
 8000f8e:	607a      	str	r2, [r7, #4]
	int i;
	HAL_UART_Transmit(&huart2, (uint8_t*) ptr, len, 50);
 8000f90:	687b      	ldr	r3, [r7, #4]
 8000f92:	b29a      	uxth	r2, r3
 8000f94:	2332      	movs	r3, #50	@ 0x32
 8000f96:	68b9      	ldr	r1, [r7, #8]
 8000f98:	480c      	ldr	r0, [pc, #48]	@ (8000fcc <_write+0x48>)
 8000f9a:	f002 f86b 	bl	8003074 <HAL_UART_Transmit>
	for (i = 0; i < len; i++) {
 8000f9e:	2300      	movs	r3, #0
 8000fa0:	617b      	str	r3, [r7, #20]
 8000fa2:	e009      	b.n	8000fb8 <_write+0x34>
		ITM_SendChar(*ptr++);
 8000fa4:	68bb      	ldr	r3, [r7, #8]
 8000fa6:	1c5a      	adds	r2, r3, #1
 8000fa8:	60ba      	str	r2, [r7, #8]
 8000faa:	781b      	ldrb	r3, [r3, #0]
 8000fac:	4618      	mov	r0, r3
 8000fae:	f7ff ffc1 	bl	8000f34 <ITM_SendChar>
	for (i = 0; i < len; i++) {
 8000fb2:	697b      	ldr	r3, [r7, #20]
 8000fb4:	3301      	adds	r3, #1
 8000fb6:	617b      	str	r3, [r7, #20]
 8000fb8:	697a      	ldr	r2, [r7, #20]
 8000fba:	687b      	ldr	r3, [r7, #4]
 8000fbc:	429a      	cmp	r2, r3
 8000fbe:	dbf1      	blt.n	8000fa4 <_write+0x20>
	}
	return len;
 8000fc0:	687b      	ldr	r3, [r7, #4]
}
 8000fc2:	4618      	mov	r0, r3
 8000fc4:	3718      	adds	r7, #24
 8000fc6:	46bd      	mov	sp, r7
 8000fc8:	bd80      	pop	{r7, pc}
 8000fca:	bf00      	nop
 8000fcc:	20000424 	.word	0x20000424

08000fd0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000fd0:	b580      	push	{r7, lr}
 8000fd2:	b086      	sub	sp, #24
 8000fd4:	af06      	add	r7, sp, #24
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000fd6:	f000 fbb1 	bl	800173c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000fda:	f000 f96b 	bl	80012b4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000fde:	f7ff ff23 	bl	8000e28 <MX_GPIO_Init>
  MX_SPI2_Init();
 8000fe2:	f000 f9c9 	bl	8001378 <MX_SPI2_Init>
  MX_USART2_UART_Init();
 8000fe6:	f000 fb55 	bl	8001694 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */

  // Configuration manuelle du mode Master/Slave
  master = DEVICE_MODE_MASTER;
 8000fea:	4b8f      	ldr	r3, [pc, #572]	@ (8001228 <main+0x258>)
 8000fec:	2201      	movs	r2, #1
 8000fee:	601a      	str	r2, [r3, #0]

  // Affichage du mode configur
  printf("==== Configuration LoRa ====\r\n");
 8000ff0:	488e      	ldr	r0, [pc, #568]	@ (800122c <main+0x25c>)
 8000ff2:	f002 fd25 	bl	8003a40 <puts>
  printf("Device ID: %s\r\n", DEVICE_ID);
 8000ff6:	498e      	ldr	r1, [pc, #568]	@ (8001230 <main+0x260>)
 8000ff8:	488e      	ldr	r0, [pc, #568]	@ (8001234 <main+0x264>)
 8000ffa:	f002 fcb9 	bl	8003970 <iprintf>
  if (master == 1) {
 8000ffe:	4b8a      	ldr	r3, [pc, #552]	@ (8001228 <main+0x258>)
 8001000:	681b      	ldr	r3, [r3, #0]
 8001002:	2b01      	cmp	r3, #1
 8001004:	d10b      	bne.n	800101e <main+0x4e>
    printf("Mode: Master (Transmitter)\r\n");
 8001006:	488c      	ldr	r0, [pc, #560]	@ (8001238 <main+0x268>)
 8001008:	f002 fd1a 	bl	8003a40 <puts>
    printf("Role: Sending data periodically\r\n");
 800100c:	488b      	ldr	r0, [pc, #556]	@ (800123c <main+0x26c>)
 800100e:	f002 fd17 	bl	8003a40 <puts>
    // LED allume pour indiquer le mode Master
    HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_SET);
 8001012:	2201      	movs	r2, #1
 8001014:	2120      	movs	r1, #32
 8001016:	488a      	ldr	r0, [pc, #552]	@ (8001240 <main+0x270>)
 8001018:	f000 fec0 	bl	8001d9c <HAL_GPIO_WritePin>
 800101c:	e00a      	b.n	8001034 <main+0x64>
  } else {
    printf("Mode: Slave (Receiver)\r\n");
 800101e:	4889      	ldr	r0, [pc, #548]	@ (8001244 <main+0x274>)
 8001020:	f002 fd0e 	bl	8003a40 <puts>
    printf("Role: Listening for incoming data\r\n");
 8001024:	4888      	ldr	r0, [pc, #544]	@ (8001248 <main+0x278>)
 8001026:	f002 fd0b 	bl	8003a40 <puts>
    // LED teinte pour indiquer le mode Slave
    HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 800102a:	2200      	movs	r2, #0
 800102c:	2120      	movs	r1, #32
 800102e:	4884      	ldr	r0, [pc, #528]	@ (8001240 <main+0x270>)
 8001030:	f000 feb4 	bl	8001d9c <HAL_GPIO_WritePin>
  }
  printf("=============================\r\n");
 8001034:	4885      	ldr	r0, [pc, #532]	@ (800124c <main+0x27c>)
 8001036:	f002 fd03 	bl	8003a40 <puts>

  // Initialisation du module LoRa
  SX1276_hw.dio0.port = DIO0_GPIO_Port;
 800103a:	4b85      	ldr	r3, [pc, #532]	@ (8001250 <main+0x280>)
 800103c:	4a85      	ldr	r2, [pc, #532]	@ (8001254 <main+0x284>)
 800103e:	60da      	str	r2, [r3, #12]
  SX1276_hw.dio0.pin = DIO0_Pin;
 8001040:	4b83      	ldr	r3, [pc, #524]	@ (8001250 <main+0x280>)
 8001042:	2201      	movs	r2, #1
 8001044:	609a      	str	r2, [r3, #8]
  SX1276_hw.nss.port = NSS_GPIO_Port;
 8001046:	4b82      	ldr	r3, [pc, #520]	@ (8001250 <main+0x280>)
 8001048:	4a7d      	ldr	r2, [pc, #500]	@ (8001240 <main+0x270>)
 800104a:	615a      	str	r2, [r3, #20]
  SX1276_hw.nss.pin = NSS_Pin;
 800104c:	4b80      	ldr	r3, [pc, #512]	@ (8001250 <main+0x280>)
 800104e:	2210      	movs	r2, #16
 8001050:	611a      	str	r2, [r3, #16]
  SX1276_hw.reset.port = RESET_GPIO_Port;
 8001052:	4b7f      	ldr	r3, [pc, #508]	@ (8001250 <main+0x280>)
 8001054:	4a7f      	ldr	r2, [pc, #508]	@ (8001254 <main+0x284>)
 8001056:	605a      	str	r2, [r3, #4]
  SX1276_hw.reset.pin = RESET_Pin;
 8001058:	4b7d      	ldr	r3, [pc, #500]	@ (8001250 <main+0x280>)
 800105a:	2202      	movs	r2, #2
 800105c:	601a      	str	r2, [r3, #0]
  SX1276_hw.spi = &hspi2;
 800105e:	4b7c      	ldr	r3, [pc, #496]	@ (8001250 <main+0x280>)
 8001060:	4a7d      	ldr	r2, [pc, #500]	@ (8001258 <main+0x288>)
 8001062:	619a      	str	r2, [r3, #24]

  SX1276.hw = &SX1276_hw;
 8001064:	4b7d      	ldr	r3, [pc, #500]	@ (800125c <main+0x28c>)
 8001066:	4a7a      	ldr	r2, [pc, #488]	@ (8001250 <main+0x280>)
 8001068:	601a      	str	r2, [r3, #0]

  printf("Configuring LoRa module\r\n");
 800106a:	487d      	ldr	r0, [pc, #500]	@ (8001260 <main+0x290>)
 800106c:	f002 fce8 	bl	8003a40 <puts>
  SX1276_init(&SX1276, 868000000, SX1276_POWER_17DBM, SX1276_LORA_SF_7,
 8001070:	230a      	movs	r3, #10
 8001072:	9305      	str	r3, [sp, #20]
 8001074:	2300      	movs	r3, #0
 8001076:	9304      	str	r3, [sp, #16]
 8001078:	2300      	movs	r3, #0
 800107a:	9303      	str	r3, [sp, #12]
 800107c:	2307      	movs	r3, #7
 800107e:	9302      	str	r3, [sp, #8]
 8001080:	2301      	movs	r3, #1
 8001082:	9301      	str	r3, [sp, #4]
 8001084:	2301      	movs	r3, #1
 8001086:	9300      	str	r3, [sp, #0]
 8001088:	a365      	add	r3, pc, #404	@ (adr r3, 8001220 <main+0x250>)
 800108a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800108e:	4873      	ldr	r0, [pc, #460]	@ (800125c <main+0x28c>)
 8001090:	f7ff fdbe 	bl	8000c10 <SX1276_init>
  SX1276_LORA_BW_125KHZ, SX1276_LORA_CR_4_5, SX1276_LORA_CRC_EN, 10);
  printf("Done configuring LoRa Module\r\n");
 8001094:	4873      	ldr	r0, [pc, #460]	@ (8001264 <main+0x294>)
 8001096:	f002 fcd3 	bl	8003a40 <puts>

  // Configuration selon le mode
  if (master == 1) {
 800109a:	4b63      	ldr	r3, [pc, #396]	@ (8001228 <main+0x258>)
 800109c:	681b      	ldr	r3, [r3, #0]
 800109e:	2b01      	cmp	r3, #1
 80010a0:	d112      	bne.n	80010c8 <main+0xf8>
    printf("Initializing Master mode (TX)\r\n");
 80010a2:	4871      	ldr	r0, [pc, #452]	@ (8001268 <main+0x298>)
 80010a4:	f002 fccc 	bl	8003a40 <puts>
    ret = SX1276_LoRaEntryTx(&SX1276, 16, 2000);
 80010a8:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 80010ac:	2110      	movs	r1, #16
 80010ae:	486b      	ldr	r0, [pc, #428]	@ (800125c <main+0x28c>)
 80010b0:	f7ff fd17 	bl	8000ae2 <SX1276_LoRaEntryTx>
 80010b4:	4603      	mov	r3, r0
 80010b6:	4a6d      	ldr	r2, [pc, #436]	@ (800126c <main+0x29c>)
 80010b8:	6013      	str	r3, [r2, #0]
    printf("Master initialization result: %d\r\n", ret);
 80010ba:	4b6c      	ldr	r3, [pc, #432]	@ (800126c <main+0x29c>)
 80010bc:	681b      	ldr	r3, [r3, #0]
 80010be:	4619      	mov	r1, r3
 80010c0:	486b      	ldr	r0, [pc, #428]	@ (8001270 <main+0x2a0>)
 80010c2:	f002 fc55 	bl	8003970 <iprintf>
 80010c6:	e011      	b.n	80010ec <main+0x11c>
  } else {
    printf("Initializing Slave mode (RX)\r\n");
 80010c8:	486a      	ldr	r0, [pc, #424]	@ (8001274 <main+0x2a4>)
 80010ca:	f002 fcb9 	bl	8003a40 <puts>
    ret = SX1276_LoRaEntryRx(&SX1276, 16, 2000);
 80010ce:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 80010d2:	2110      	movs	r1, #16
 80010d4:	4861      	ldr	r0, [pc, #388]	@ (800125c <main+0x28c>)
 80010d6:	f7ff fc5b 	bl	8000990 <SX1276_LoRaEntryRx>
 80010da:	4603      	mov	r3, r0
 80010dc:	4a63      	ldr	r2, [pc, #396]	@ (800126c <main+0x29c>)
 80010de:	6013      	str	r3, [r2, #0]
    printf("Slave initialization result: %d\r\n", ret);
 80010e0:	4b62      	ldr	r3, [pc, #392]	@ (800126c <main+0x29c>)
 80010e2:	681b      	ldr	r3, [r3, #0]
 80010e4:	4619      	mov	r1, r3
 80010e6:	4864      	ldr	r0, [pc, #400]	@ (8001278 <main+0x2a8>)
 80010e8:	f002 fc42 	bl	8003970 <iprintf>
  }

  printf("Starting main loop...\r\n");
 80010ec:	4863      	ldr	r0, [pc, #396]	@ (800127c <main+0x2ac>)
 80010ee:	f002 fca7 	bl	8003a40 <puts>
  message = 0; // Initialisation du compteur de messages
 80010f2:	4b63      	ldr	r3, [pc, #396]	@ (8001280 <main+0x2b0>)
 80010f4:	2200      	movs	r2, #0
 80010f6:	601a      	str	r2, [r3, #0]

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    if (master == 1) {
 80010f8:	4b4b      	ldr	r3, [pc, #300]	@ (8001228 <main+0x258>)
 80010fa:	681b      	ldr	r3, [r3, #0]
 80010fc:	2b01      	cmp	r3, #1
 80010fe:	d149      	bne.n	8001194 <main+0x1c4>
      // ***** MODE MASTER - TRANSMISSION *****
      printf("=== Master Mode - Cycle %d ===\r\n", message);
 8001100:	4b5f      	ldr	r3, [pc, #380]	@ (8001280 <main+0x2b0>)
 8001102:	681b      	ldr	r3, [r3, #0]
 8001104:	4619      	mov	r1, r3
 8001106:	485f      	ldr	r0, [pc, #380]	@ (8001284 <main+0x2b4>)
 8001108:	f002 fc32 	bl	8003970 <iprintf>

      // Prparation du message  envoyer
      message_length = sprintf(buffer, "MSG from %s #%d", DEVICE_ID, message);
 800110c:	4b5c      	ldr	r3, [pc, #368]	@ (8001280 <main+0x2b0>)
 800110e:	681b      	ldr	r3, [r3, #0]
 8001110:	4a47      	ldr	r2, [pc, #284]	@ (8001230 <main+0x260>)
 8001112:	495d      	ldr	r1, [pc, #372]	@ (8001288 <main+0x2b8>)
 8001114:	485d      	ldr	r0, [pc, #372]	@ (800128c <main+0x2bc>)
 8001116:	f002 fc9b 	bl	8003a50 <siprintf>
 800111a:	4603      	mov	r3, r0
 800111c:	4a5c      	ldr	r2, [pc, #368]	@ (8001290 <main+0x2c0>)
 800111e:	6013      	str	r3, [r2, #0]

      // Configuration pour transmission
      ret = SX1276_LoRaEntryTx(&SX1276, message_length, 2000);
 8001120:	4b5b      	ldr	r3, [pc, #364]	@ (8001290 <main+0x2c0>)
 8001122:	681b      	ldr	r3, [r3, #0]
 8001124:	b2db      	uxtb	r3, r3
 8001126:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 800112a:	4619      	mov	r1, r3
 800112c:	484b      	ldr	r0, [pc, #300]	@ (800125c <main+0x28c>)
 800112e:	f7ff fcd8 	bl	8000ae2 <SX1276_LoRaEntryTx>
 8001132:	4603      	mov	r3, r0
 8001134:	4a4d      	ldr	r2, [pc, #308]	@ (800126c <main+0x29c>)
 8001136:	6013      	str	r3, [r2, #0]
      printf("TX Entry result: %d\r\n", ret);
 8001138:	4b4c      	ldr	r3, [pc, #304]	@ (800126c <main+0x29c>)
 800113a:	681b      	ldr	r3, [r3, #0]
 800113c:	4619      	mov	r1, r3
 800113e:	4855      	ldr	r0, [pc, #340]	@ (8001294 <main+0x2c4>)
 8001140:	f002 fc16 	bl	8003970 <iprintf>

      // Envoi du message
      printf("Sending: %s\r\n", buffer);
 8001144:	4951      	ldr	r1, [pc, #324]	@ (800128c <main+0x2bc>)
 8001146:	4854      	ldr	r0, [pc, #336]	@ (8001298 <main+0x2c8>)
 8001148:	f002 fc12 	bl	8003970 <iprintf>
      ret = SX1276_LoRaTxPacket(&SX1276, (uint8_t*) buffer, message_length, 2000);
 800114c:	4b50      	ldr	r3, [pc, #320]	@ (8001290 <main+0x2c0>)
 800114e:	681b      	ldr	r3, [r3, #0]
 8001150:	b2da      	uxtb	r2, r3
 8001152:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8001156:	494d      	ldr	r1, [pc, #308]	@ (800128c <main+0x2bc>)
 8001158:	4840      	ldr	r0, [pc, #256]	@ (800125c <main+0x28c>)
 800115a:	f7ff fd1a 	bl	8000b92 <SX1276_LoRaTxPacket>
 800115e:	4603      	mov	r3, r0
 8001160:	4a42      	ldr	r2, [pc, #264]	@ (800126c <main+0x29c>)
 8001162:	6013      	str	r3, [r2, #0]

      if (ret == 1) {
 8001164:	4b41      	ldr	r3, [pc, #260]	@ (800126c <main+0x29c>)
 8001166:	681b      	ldr	r3, [r3, #0]
 8001168:	2b01      	cmp	r3, #1
 800116a:	d103      	bne.n	8001174 <main+0x1a4>
        printf(" Message sent successfully\r\n");
 800116c:	484b      	ldr	r0, [pc, #300]	@ (800129c <main+0x2cc>)
 800116e:	f002 fc67 	bl	8003a40 <puts>
 8001172:	e005      	b.n	8001180 <main+0x1b0>
      } else {
        printf(" Transmission failed: %d\r\n", ret);
 8001174:	4b3d      	ldr	r3, [pc, #244]	@ (800126c <main+0x29c>)
 8001176:	681b      	ldr	r3, [r3, #0]
 8001178:	4619      	mov	r1, r3
 800117a:	4849      	ldr	r0, [pc, #292]	@ (80012a0 <main+0x2d0>)
 800117c:	f002 fbf8 	bl	8003970 <iprintf>
      }

      message++; // Incrmenter le compteur
 8001180:	4b3f      	ldr	r3, [pc, #252]	@ (8001280 <main+0x2b0>)
 8001182:	681b      	ldr	r3, [r3, #0]
 8001184:	3301      	adds	r3, #1
 8001186:	4a3e      	ldr	r2, [pc, #248]	@ (8001280 <main+0x2b0>)
 8001188:	6013      	str	r3, [r2, #0]

      // Attendre avant la prochaine transmission
      HAL_Delay(2000);
 800118a:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 800118e:	f000 fb47 	bl	8001820 <HAL_Delay>
 8001192:	e7b1      	b.n	80010f8 <main+0x128>

    } else {
      // ***** MODE SLAVE - RCEPTION *****
      printf("=== Slave Mode - Listening ===\r\n");
 8001194:	4843      	ldr	r0, [pc, #268]	@ (80012a4 <main+0x2d4>)
 8001196:	f002 fc53 	bl	8003a40 <puts>

      // Tentative de rception
      ret = SX1276_LoRaRxPacket(&SX1276);
 800119a:	4830      	ldr	r0, [pc, #192]	@ (800125c <main+0x28c>)
 800119c:	f7ff fc5d 	bl	8000a5a <SX1276_LoRaRxPacket>
 80011a0:	4603      	mov	r3, r0
 80011a2:	461a      	mov	r2, r3
 80011a4:	4b31      	ldr	r3, [pc, #196]	@ (800126c <main+0x29c>)
 80011a6:	601a      	str	r2, [r3, #0]

      if (ret > 0) {
 80011a8:	4b30      	ldr	r3, [pc, #192]	@ (800126c <main+0x29c>)
 80011aa:	681b      	ldr	r3, [r3, #0]
 80011ac:	2b00      	cmp	r3, #0
 80011ae:	dd21      	ble.n	80011f4 <main+0x224>
        // Message reu
        SX1276_read(&SX1276, (uint8_t*) buffer, ret);
 80011b0:	4b2e      	ldr	r3, [pc, #184]	@ (800126c <main+0x29c>)
 80011b2:	681b      	ldr	r3, [r3, #0]
 80011b4:	b2db      	uxtb	r3, r3
 80011b6:	461a      	mov	r2, r3
 80011b8:	4934      	ldr	r1, [pc, #208]	@ (800128c <main+0x2bc>)
 80011ba:	4828      	ldr	r0, [pc, #160]	@ (800125c <main+0x28c>)
 80011bc:	f7ff fd55 	bl	8000c6a <SX1276_read>
        buffer[ret] = '\0'; // Terminateur de chane
 80011c0:	4b2a      	ldr	r3, [pc, #168]	@ (800126c <main+0x29c>)
 80011c2:	681b      	ldr	r3, [r3, #0]
 80011c4:	4a31      	ldr	r2, [pc, #196]	@ (800128c <main+0x2bc>)
 80011c6:	2100      	movs	r1, #0
 80011c8:	54d1      	strb	r1, [r2, r3]
        printf(" Message received (%d bytes): %s\r\n", ret, buffer);
 80011ca:	4b28      	ldr	r3, [pc, #160]	@ (800126c <main+0x29c>)
 80011cc:	681b      	ldr	r3, [r3, #0]
 80011ce:	4a2f      	ldr	r2, [pc, #188]	@ (800128c <main+0x2bc>)
 80011d0:	4619      	mov	r1, r3
 80011d2:	4835      	ldr	r0, [pc, #212]	@ (80012a8 <main+0x2d8>)
 80011d4:	f002 fbcc 	bl	8003970 <iprintf>

        // Clignotement LED pour indiquer rception
        HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_SET);
 80011d8:	2201      	movs	r2, #1
 80011da:	2120      	movs	r1, #32
 80011dc:	4818      	ldr	r0, [pc, #96]	@ (8001240 <main+0x270>)
 80011de:	f000 fddd 	bl	8001d9c <HAL_GPIO_WritePin>
        HAL_Delay(100);
 80011e2:	2064      	movs	r0, #100	@ 0x64
 80011e4:	f000 fb1c 	bl	8001820 <HAL_Delay>
        HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 80011e8:	2200      	movs	r2, #0
 80011ea:	2120      	movs	r1, #32
 80011ec:	4814      	ldr	r0, [pc, #80]	@ (8001240 <main+0x270>)
 80011ee:	f000 fdd5 	bl	8001d9c <HAL_GPIO_WritePin>
 80011f2:	e00d      	b.n	8001210 <main+0x240>

      } else if (ret == 0) {
 80011f4:	4b1d      	ldr	r3, [pc, #116]	@ (800126c <main+0x29c>)
 80011f6:	681b      	ldr	r3, [r3, #0]
 80011f8:	2b00      	cmp	r3, #0
 80011fa:	d103      	bne.n	8001204 <main+0x234>
        printf("- No message received\r\n");
 80011fc:	482b      	ldr	r0, [pc, #172]	@ (80012ac <main+0x2dc>)
 80011fe:	f002 fc1f 	bl	8003a40 <puts>
 8001202:	e005      	b.n	8001210 <main+0x240>
      } else {
        printf(" Reception error: %d\r\n", ret);
 8001204:	4b19      	ldr	r3, [pc, #100]	@ (800126c <main+0x29c>)
 8001206:	681b      	ldr	r3, [r3, #0]
 8001208:	4619      	mov	r1, r3
 800120a:	4829      	ldr	r0, [pc, #164]	@ (80012b0 <main+0x2e0>)
 800120c:	f002 fbb0 	bl	8003970 <iprintf>
      }

      // Attendre avant la prochaine coute
      HAL_Delay(1000);
 8001210:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001214:	f000 fb04 	bl	8001820 <HAL_Delay>
    if (master == 1) {
 8001218:	e76e      	b.n	80010f8 <main+0x128>
 800121a:	bf00      	nop
 800121c:	f3af 8000 	nop.w
 8001220:	33bca100 	.word	0x33bca100
 8001224:	00000000 	.word	0x00000000
 8001228:	200001b8 	.word	0x200001b8
 800122c:	08004acc 	.word	0x08004acc
 8001230:	08004aec 	.word	0x08004aec
 8001234:	08004af8 	.word	0x08004af8
 8001238:	08004b08 	.word	0x08004b08
 800123c:	08004b24 	.word	0x08004b24
 8001240:	40020000 	.word	0x40020000
 8001244:	08004b48 	.word	0x08004b48
 8001248:	08004b60 	.word	0x08004b60
 800124c:	08004b84 	.word	0x08004b84
 8001250:	20000084 	.word	0x20000084
 8001254:	40020400 	.word	0x40020400
 8001258:	200003c8 	.word	0x200003c8
 800125c:	200000a0 	.word	0x200000a0
 8001260:	08004ba4 	.word	0x08004ba4
 8001264:	08004bc0 	.word	0x08004bc0
 8001268:	08004be0 	.word	0x08004be0
 800126c:	200001bc 	.word	0x200001bc
 8001270:	08004c00 	.word	0x08004c00
 8001274:	08004c24 	.word	0x08004c24
 8001278:	08004c44 	.word	0x08004c44
 800127c:	08004c68 	.word	0x08004c68
 8001280:	200003c0 	.word	0x200003c0
 8001284:	08004c80 	.word	0x08004c80
 8001288:	08004ca4 	.word	0x08004ca4
 800128c:	200001c0 	.word	0x200001c0
 8001290:	200003c4 	.word	0x200003c4
 8001294:	08004cb4 	.word	0x08004cb4
 8001298:	08004ccc 	.word	0x08004ccc
 800129c:	08004cdc 	.word	0x08004cdc
 80012a0:	08004cfc 	.word	0x08004cfc
 80012a4:	08004d1c 	.word	0x08004d1c
 80012a8:	08004d3c 	.word	0x08004d3c
 80012ac:	08004d64 	.word	0x08004d64
 80012b0:	08004d7c 	.word	0x08004d7c

080012b4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80012b4:	b580      	push	{r7, lr}
 80012b6:	b094      	sub	sp, #80	@ 0x50
 80012b8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80012ba:	f107 0320 	add.w	r3, r7, #32
 80012be:	2230      	movs	r2, #48	@ 0x30
 80012c0:	2100      	movs	r1, #0
 80012c2:	4618      	mov	r0, r3
 80012c4:	f002 fcbe 	bl	8003c44 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80012c8:	f107 030c 	add.w	r3, r7, #12
 80012cc:	2200      	movs	r2, #0
 80012ce:	601a      	str	r2, [r3, #0]
 80012d0:	605a      	str	r2, [r3, #4]
 80012d2:	609a      	str	r2, [r3, #8]
 80012d4:	60da      	str	r2, [r3, #12]
 80012d6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80012d8:	2300      	movs	r3, #0
 80012da:	60bb      	str	r3, [r7, #8]
 80012dc:	4b21      	ldr	r3, [pc, #132]	@ (8001364 <SystemClock_Config+0xb0>)
 80012de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80012e0:	4a20      	ldr	r2, [pc, #128]	@ (8001364 <SystemClock_Config+0xb0>)
 80012e2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80012e6:	6413      	str	r3, [r2, #64]	@ 0x40
 80012e8:	4b1e      	ldr	r3, [pc, #120]	@ (8001364 <SystemClock_Config+0xb0>)
 80012ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80012ec:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80012f0:	60bb      	str	r3, [r7, #8]
 80012f2:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80012f4:	2300      	movs	r3, #0
 80012f6:	607b      	str	r3, [r7, #4]
 80012f8:	4b1b      	ldr	r3, [pc, #108]	@ (8001368 <SystemClock_Config+0xb4>)
 80012fa:	681b      	ldr	r3, [r3, #0]
 80012fc:	4a1a      	ldr	r2, [pc, #104]	@ (8001368 <SystemClock_Config+0xb4>)
 80012fe:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001302:	6013      	str	r3, [r2, #0]
 8001304:	4b18      	ldr	r3, [pc, #96]	@ (8001368 <SystemClock_Config+0xb4>)
 8001306:	681b      	ldr	r3, [r3, #0]
 8001308:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800130c:	607b      	str	r3, [r7, #4]
 800130e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitStruct structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001310:	2301      	movs	r3, #1
 8001312:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001314:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001318:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800131a:	2300      	movs	r3, #0
 800131c:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800131e:	f107 0320 	add.w	r3, r7, #32
 8001322:	4618      	mov	r0, r3
 8001324:	f000 fd54 	bl	8001dd0 <HAL_RCC_OscConfig>
 8001328:	4603      	mov	r3, r0
 800132a:	2b00      	cmp	r3, #0
 800132c:	d001      	beq.n	8001332 <SystemClock_Config+0x7e>
  {
    Error_Handler();
 800132e:	f000 f81d 	bl	800136c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001332:	230f      	movs	r3, #15
 8001334:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSE;
 8001336:	2301      	movs	r3, #1
 8001338:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800133a:	2300      	movs	r3, #0
 800133c:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800133e:	2300      	movs	r3, #0
 8001340:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001342:	2300      	movs	r3, #0
 8001344:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001346:	f107 030c 	add.w	r3, r7, #12
 800134a:	2100      	movs	r1, #0
 800134c:	4618      	mov	r0, r3
 800134e:	f000 ffb7 	bl	80022c0 <HAL_RCC_ClockConfig>
 8001352:	4603      	mov	r3, r0
 8001354:	2b00      	cmp	r3, #0
 8001356:	d001      	beq.n	800135c <SystemClock_Config+0xa8>
  {
    Error_Handler();
 8001358:	f000 f808 	bl	800136c <Error_Handler>
  }
}
 800135c:	bf00      	nop
 800135e:	3750      	adds	r7, #80	@ 0x50
 8001360:	46bd      	mov	sp, r7
 8001362:	bd80      	pop	{r7, pc}
 8001364:	40023800 	.word	0x40023800
 8001368:	40007000 	.word	0x40007000

0800136c <Error_Handler>:
  * @param None
  * @retval None
  */

void Error_Handler(void)
{
 800136c:	b480      	push	{r7}
 800136e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001370:	b672      	cpsid	i
}
 8001372:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001374:	bf00      	nop
 8001376:	e7fd      	b.n	8001374 <Error_Handler+0x8>

08001378 <MX_SPI2_Init>:

SPI_HandleTypeDef hspi2;

/* SPI2 init function */
void MX_SPI2_Init(void)
{
 8001378:	b580      	push	{r7, lr}
 800137a:	af00      	add	r7, sp, #0
  hspi2.Instance = SPI2;
 800137c:	4b17      	ldr	r3, [pc, #92]	@ (80013dc <MX_SPI2_Init+0x64>)
 800137e:	4a18      	ldr	r2, [pc, #96]	@ (80013e0 <MX_SPI2_Init+0x68>)
 8001380:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8001382:	4b16      	ldr	r3, [pc, #88]	@ (80013dc <MX_SPI2_Init+0x64>)
 8001384:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001388:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 800138a:	4b14      	ldr	r3, [pc, #80]	@ (80013dc <MX_SPI2_Init+0x64>)
 800138c:	2200      	movs	r2, #0
 800138e:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8001390:	4b12      	ldr	r3, [pc, #72]	@ (80013dc <MX_SPI2_Init+0x64>)
 8001392:	2200      	movs	r2, #0
 8001394:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001396:	4b11      	ldr	r3, [pc, #68]	@ (80013dc <MX_SPI2_Init+0x64>)
 8001398:	2200      	movs	r2, #0
 800139a:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 800139c:	4b0f      	ldr	r3, [pc, #60]	@ (80013dc <MX_SPI2_Init+0x64>)
 800139e:	2200      	movs	r2, #0
 80013a0:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 80013a2:	4b0e      	ldr	r3, [pc, #56]	@ (80013dc <MX_SPI2_Init+0x64>)
 80013a4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80013a8:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 80013aa:	4b0c      	ldr	r3, [pc, #48]	@ (80013dc <MX_SPI2_Init+0x64>)
 80013ac:	2218      	movs	r2, #24
 80013ae:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80013b0:	4b0a      	ldr	r3, [pc, #40]	@ (80013dc <MX_SPI2_Init+0x64>)
 80013b2:	2200      	movs	r2, #0
 80013b4:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 80013b6:	4b09      	ldr	r3, [pc, #36]	@ (80013dc <MX_SPI2_Init+0x64>)
 80013b8:	2200      	movs	r2, #0
 80013ba:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80013bc:	4b07      	ldr	r3, [pc, #28]	@ (80013dc <MX_SPI2_Init+0x64>)
 80013be:	2200      	movs	r2, #0
 80013c0:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 7;
 80013c2:	4b06      	ldr	r3, [pc, #24]	@ (80013dc <MX_SPI2_Init+0x64>)
 80013c4:	2207      	movs	r2, #7
 80013c6:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 80013c8:	4804      	ldr	r0, [pc, #16]	@ (80013dc <MX_SPI2_Init+0x64>)
 80013ca:	f001 f999 	bl	8002700 <HAL_SPI_Init>
 80013ce:	4603      	mov	r3, r0
 80013d0:	2b00      	cmp	r3, #0
 80013d2:	d001      	beq.n	80013d8 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 80013d4:	f7ff ffca 	bl	800136c <Error_Handler>
  }
}
 80013d8:	bf00      	nop
 80013da:	bd80      	pop	{r7, pc}
 80013dc:	200003c8 	.word	0x200003c8
 80013e0:	40003800 	.word	0x40003800

080013e4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80013e4:	b480      	push	{r7}
 80013e6:	b083      	sub	sp, #12
 80013e8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80013ea:	2300      	movs	r3, #0
 80013ec:	607b      	str	r3, [r7, #4]
 80013ee:	4b10      	ldr	r3, [pc, #64]	@ (8001430 <HAL_MspInit+0x4c>)
 80013f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80013f2:	4a0f      	ldr	r2, [pc, #60]	@ (8001430 <HAL_MspInit+0x4c>)
 80013f4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80013f8:	6453      	str	r3, [r2, #68]	@ 0x44
 80013fa:	4b0d      	ldr	r3, [pc, #52]	@ (8001430 <HAL_MspInit+0x4c>)
 80013fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80013fe:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001402:	607b      	str	r3, [r7, #4]
 8001404:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001406:	2300      	movs	r3, #0
 8001408:	603b      	str	r3, [r7, #0]
 800140a:	4b09      	ldr	r3, [pc, #36]	@ (8001430 <HAL_MspInit+0x4c>)
 800140c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800140e:	4a08      	ldr	r2, [pc, #32]	@ (8001430 <HAL_MspInit+0x4c>)
 8001410:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001414:	6413      	str	r3, [r2, #64]	@ 0x40
 8001416:	4b06      	ldr	r3, [pc, #24]	@ (8001430 <HAL_MspInit+0x4c>)
 8001418:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800141a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800141e:	603b      	str	r3, [r7, #0]
 8001420:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001422:	bf00      	nop
 8001424:	370c      	adds	r7, #12
 8001426:	46bd      	mov	sp, r7
 8001428:	f85d 7b04 	ldr.w	r7, [sp], #4
 800142c:	4770      	bx	lr
 800142e:	bf00      	nop
 8001430:	40023800 	.word	0x40023800

08001434 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001434:	b580      	push	{r7, lr}
 8001436:	b08a      	sub	sp, #40	@ 0x28
 8001438:	af00      	add	r7, sp, #0
 800143a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800143c:	f107 0314 	add.w	r3, r7, #20
 8001440:	2200      	movs	r2, #0
 8001442:	601a      	str	r2, [r3, #0]
 8001444:	605a      	str	r2, [r3, #4]
 8001446:	609a      	str	r2, [r3, #8]
 8001448:	60da      	str	r2, [r3, #12]
 800144a:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 800144c:	687b      	ldr	r3, [r7, #4]
 800144e:	681b      	ldr	r3, [r3, #0]
 8001450:	4a28      	ldr	r2, [pc, #160]	@ (80014f4 <HAL_SPI_MspInit+0xc0>)
 8001452:	4293      	cmp	r3, r2
 8001454:	d14a      	bne.n	80014ec <HAL_SPI_MspInit+0xb8>
  {
    /* USER CODE BEGIN SPI2_MspInit 0 */

    /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8001456:	2300      	movs	r3, #0
 8001458:	613b      	str	r3, [r7, #16]
 800145a:	4b27      	ldr	r3, [pc, #156]	@ (80014f8 <HAL_SPI_MspInit+0xc4>)
 800145c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800145e:	4a26      	ldr	r2, [pc, #152]	@ (80014f8 <HAL_SPI_MspInit+0xc4>)
 8001460:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001464:	6413      	str	r3, [r2, #64]	@ 0x40
 8001466:	4b24      	ldr	r3, [pc, #144]	@ (80014f8 <HAL_SPI_MspInit+0xc4>)
 8001468:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800146a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800146e:	613b      	str	r3, [r7, #16]
 8001470:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001472:	2300      	movs	r3, #0
 8001474:	60fb      	str	r3, [r7, #12]
 8001476:	4b20      	ldr	r3, [pc, #128]	@ (80014f8 <HAL_SPI_MspInit+0xc4>)
 8001478:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800147a:	4a1f      	ldr	r2, [pc, #124]	@ (80014f8 <HAL_SPI_MspInit+0xc4>)
 800147c:	f043 0304 	orr.w	r3, r3, #4
 8001480:	6313      	str	r3, [r2, #48]	@ 0x30
 8001482:	4b1d      	ldr	r3, [pc, #116]	@ (80014f8 <HAL_SPI_MspInit+0xc4>)
 8001484:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001486:	f003 0304 	and.w	r3, r3, #4
 800148a:	60fb      	str	r3, [r7, #12]
 800148c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800148e:	2300      	movs	r3, #0
 8001490:	60bb      	str	r3, [r7, #8]
 8001492:	4b19      	ldr	r3, [pc, #100]	@ (80014f8 <HAL_SPI_MspInit+0xc4>)
 8001494:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001496:	4a18      	ldr	r2, [pc, #96]	@ (80014f8 <HAL_SPI_MspInit+0xc4>)
 8001498:	f043 0302 	orr.w	r3, r3, #2
 800149c:	6313      	str	r3, [r2, #48]	@ 0x30
 800149e:	4b16      	ldr	r3, [pc, #88]	@ (80014f8 <HAL_SPI_MspInit+0xc4>)
 80014a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014a2:	f003 0302 	and.w	r3, r3, #2
 80014a6:	60bb      	str	r3, [r7, #8]
 80014a8:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration
    PC2     ------> SPI2_MISO
    PC3     ------> SPI2_MOSI
    PB10     ------> SPI2_SCK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80014aa:	230c      	movs	r3, #12
 80014ac:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014ae:	2302      	movs	r3, #2
 80014b0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014b2:	2300      	movs	r3, #0
 80014b4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80014b6:	2303      	movs	r3, #3
 80014b8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80014ba:	2305      	movs	r3, #5
 80014bc:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80014be:	f107 0314 	add.w	r3, r7, #20
 80014c2:	4619      	mov	r1, r3
 80014c4:	480d      	ldr	r0, [pc, #52]	@ (80014fc <HAL_SPI_MspInit+0xc8>)
 80014c6:	f000 fab5 	bl	8001a34 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80014ca:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80014ce:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014d0:	2302      	movs	r3, #2
 80014d2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014d4:	2300      	movs	r3, #0
 80014d6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80014d8:	2303      	movs	r3, #3
 80014da:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80014dc:	2305      	movs	r3, #5
 80014de:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80014e0:	f107 0314 	add.w	r3, r7, #20
 80014e4:	4619      	mov	r1, r3
 80014e6:	4806      	ldr	r0, [pc, #24]	@ (8001500 <HAL_SPI_MspInit+0xcc>)
 80014e8:	f000 faa4 	bl	8001a34 <HAL_GPIO_Init>

    /* USER CODE END SPI2_MspInit 1 */

  }

}
 80014ec:	bf00      	nop
 80014ee:	3728      	adds	r7, #40	@ 0x28
 80014f0:	46bd      	mov	sp, r7
 80014f2:	bd80      	pop	{r7, pc}
 80014f4:	40003800 	.word	0x40003800
 80014f8:	40023800 	.word	0x40023800
 80014fc:	40020800 	.word	0x40020800
 8001500:	40020400 	.word	0x40020400

08001504 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001504:	b480      	push	{r7}
 8001506:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001508:	bf00      	nop
 800150a:	e7fd      	b.n	8001508 <NMI_Handler+0x4>

0800150c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800150c:	b480      	push	{r7}
 800150e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001510:	bf00      	nop
 8001512:	e7fd      	b.n	8001510 <HardFault_Handler+0x4>

08001514 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001514:	b480      	push	{r7}
 8001516:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001518:	bf00      	nop
 800151a:	e7fd      	b.n	8001518 <MemManage_Handler+0x4>

0800151c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800151c:	b480      	push	{r7}
 800151e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001520:	bf00      	nop
 8001522:	e7fd      	b.n	8001520 <BusFault_Handler+0x4>

08001524 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001524:	b480      	push	{r7}
 8001526:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001528:	bf00      	nop
 800152a:	e7fd      	b.n	8001528 <UsageFault_Handler+0x4>

0800152c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800152c:	b480      	push	{r7}
 800152e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001530:	bf00      	nop
 8001532:	46bd      	mov	sp, r7
 8001534:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001538:	4770      	bx	lr

0800153a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800153a:	b480      	push	{r7}
 800153c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800153e:	bf00      	nop
 8001540:	46bd      	mov	sp, r7
 8001542:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001546:	4770      	bx	lr

08001548 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001548:	b480      	push	{r7}
 800154a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800154c:	bf00      	nop
 800154e:	46bd      	mov	sp, r7
 8001550:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001554:	4770      	bx	lr

08001556 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001556:	b580      	push	{r7, lr}
 8001558:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800155a:	f000 f941 	bl	80017e0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800155e:	bf00      	nop
 8001560:	bd80      	pop	{r7, pc}

08001562 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001562:	b580      	push	{r7, lr}
 8001564:	b086      	sub	sp, #24
 8001566:	af00      	add	r7, sp, #0
 8001568:	60f8      	str	r0, [r7, #12]
 800156a:	60b9      	str	r1, [r7, #8]
 800156c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800156e:	2300      	movs	r3, #0
 8001570:	617b      	str	r3, [r7, #20]
 8001572:	e00a      	b.n	800158a <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001574:	f3af 8000 	nop.w
 8001578:	4601      	mov	r1, r0
 800157a:	68bb      	ldr	r3, [r7, #8]
 800157c:	1c5a      	adds	r2, r3, #1
 800157e:	60ba      	str	r2, [r7, #8]
 8001580:	b2ca      	uxtb	r2, r1
 8001582:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001584:	697b      	ldr	r3, [r7, #20]
 8001586:	3301      	adds	r3, #1
 8001588:	617b      	str	r3, [r7, #20]
 800158a:	697a      	ldr	r2, [r7, #20]
 800158c:	687b      	ldr	r3, [r7, #4]
 800158e:	429a      	cmp	r2, r3
 8001590:	dbf0      	blt.n	8001574 <_read+0x12>
  }

  return len;
 8001592:	687b      	ldr	r3, [r7, #4]
}
 8001594:	4618      	mov	r0, r3
 8001596:	3718      	adds	r7, #24
 8001598:	46bd      	mov	sp, r7
 800159a:	bd80      	pop	{r7, pc}

0800159c <_close>:
  }
  return len;
}

int _close(int file)
{
 800159c:	b480      	push	{r7}
 800159e:	b083      	sub	sp, #12
 80015a0:	af00      	add	r7, sp, #0
 80015a2:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80015a4:	f04f 33ff 	mov.w	r3, #4294967295
}
 80015a8:	4618      	mov	r0, r3
 80015aa:	370c      	adds	r7, #12
 80015ac:	46bd      	mov	sp, r7
 80015ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015b2:	4770      	bx	lr

080015b4 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80015b4:	b480      	push	{r7}
 80015b6:	b083      	sub	sp, #12
 80015b8:	af00      	add	r7, sp, #0
 80015ba:	6078      	str	r0, [r7, #4]
 80015bc:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80015be:	683b      	ldr	r3, [r7, #0]
 80015c0:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80015c4:	605a      	str	r2, [r3, #4]
  return 0;
 80015c6:	2300      	movs	r3, #0
}
 80015c8:	4618      	mov	r0, r3
 80015ca:	370c      	adds	r7, #12
 80015cc:	46bd      	mov	sp, r7
 80015ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015d2:	4770      	bx	lr

080015d4 <_isatty>:

int _isatty(int file)
{
 80015d4:	b480      	push	{r7}
 80015d6:	b083      	sub	sp, #12
 80015d8:	af00      	add	r7, sp, #0
 80015da:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80015dc:	2301      	movs	r3, #1
}
 80015de:	4618      	mov	r0, r3
 80015e0:	370c      	adds	r7, #12
 80015e2:	46bd      	mov	sp, r7
 80015e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015e8:	4770      	bx	lr

080015ea <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80015ea:	b480      	push	{r7}
 80015ec:	b085      	sub	sp, #20
 80015ee:	af00      	add	r7, sp, #0
 80015f0:	60f8      	str	r0, [r7, #12]
 80015f2:	60b9      	str	r1, [r7, #8]
 80015f4:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80015f6:	2300      	movs	r3, #0
}
 80015f8:	4618      	mov	r0, r3
 80015fa:	3714      	adds	r7, #20
 80015fc:	46bd      	mov	sp, r7
 80015fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001602:	4770      	bx	lr

08001604 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001604:	b580      	push	{r7, lr}
 8001606:	b086      	sub	sp, #24
 8001608:	af00      	add	r7, sp, #0
 800160a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800160c:	4a14      	ldr	r2, [pc, #80]	@ (8001660 <_sbrk+0x5c>)
 800160e:	4b15      	ldr	r3, [pc, #84]	@ (8001664 <_sbrk+0x60>)
 8001610:	1ad3      	subs	r3, r2, r3
 8001612:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001614:	697b      	ldr	r3, [r7, #20]
 8001616:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001618:	4b13      	ldr	r3, [pc, #76]	@ (8001668 <_sbrk+0x64>)
 800161a:	681b      	ldr	r3, [r3, #0]
 800161c:	2b00      	cmp	r3, #0
 800161e:	d102      	bne.n	8001626 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001620:	4b11      	ldr	r3, [pc, #68]	@ (8001668 <_sbrk+0x64>)
 8001622:	4a12      	ldr	r2, [pc, #72]	@ (800166c <_sbrk+0x68>)
 8001624:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001626:	4b10      	ldr	r3, [pc, #64]	@ (8001668 <_sbrk+0x64>)
 8001628:	681a      	ldr	r2, [r3, #0]
 800162a:	687b      	ldr	r3, [r7, #4]
 800162c:	4413      	add	r3, r2
 800162e:	693a      	ldr	r2, [r7, #16]
 8001630:	429a      	cmp	r2, r3
 8001632:	d207      	bcs.n	8001644 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001634:	f002 fb54 	bl	8003ce0 <__errno>
 8001638:	4603      	mov	r3, r0
 800163a:	220c      	movs	r2, #12
 800163c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800163e:	f04f 33ff 	mov.w	r3, #4294967295
 8001642:	e009      	b.n	8001658 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001644:	4b08      	ldr	r3, [pc, #32]	@ (8001668 <_sbrk+0x64>)
 8001646:	681b      	ldr	r3, [r3, #0]
 8001648:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800164a:	4b07      	ldr	r3, [pc, #28]	@ (8001668 <_sbrk+0x64>)
 800164c:	681a      	ldr	r2, [r3, #0]
 800164e:	687b      	ldr	r3, [r7, #4]
 8001650:	4413      	add	r3, r2
 8001652:	4a05      	ldr	r2, [pc, #20]	@ (8001668 <_sbrk+0x64>)
 8001654:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001656:	68fb      	ldr	r3, [r7, #12]
}
 8001658:	4618      	mov	r0, r3
 800165a:	3718      	adds	r7, #24
 800165c:	46bd      	mov	sp, r7
 800165e:	bd80      	pop	{r7, pc}
 8001660:	20020000 	.word	0x20020000
 8001664:	00000400 	.word	0x00000400
 8001668:	20000420 	.word	0x20000420
 800166c:	200005c0 	.word	0x200005c0

08001670 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001670:	b480      	push	{r7}
 8001672:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001674:	4b06      	ldr	r3, [pc, #24]	@ (8001690 <SystemInit+0x20>)
 8001676:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800167a:	4a05      	ldr	r2, [pc, #20]	@ (8001690 <SystemInit+0x20>)
 800167c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001680:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001684:	bf00      	nop
 8001686:	46bd      	mov	sp, r7
 8001688:	f85d 7b04 	ldr.w	r7, [sp], #4
 800168c:	4770      	bx	lr
 800168e:	bf00      	nop
 8001690:	e000ed00 	.word	0xe000ed00

08001694 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8001694:	b580      	push	{r7, lr}
 8001696:	af00      	add	r7, sp, #0
  huart2.Instance = USART2;
 8001698:	4b11      	ldr	r3, [pc, #68]	@ (80016e0 <MX_USART2_UART_Init+0x4c>)
 800169a:	4a12      	ldr	r2, [pc, #72]	@ (80016e4 <MX_USART2_UART_Init+0x50>)
 800169c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800169e:	4b10      	ldr	r3, [pc, #64]	@ (80016e0 <MX_USART2_UART_Init+0x4c>)
 80016a0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80016a4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80016a6:	4b0e      	ldr	r3, [pc, #56]	@ (80016e0 <MX_USART2_UART_Init+0x4c>)
 80016a8:	2200      	movs	r2, #0
 80016aa:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80016ac:	4b0c      	ldr	r3, [pc, #48]	@ (80016e0 <MX_USART2_UART_Init+0x4c>)
 80016ae:	2200      	movs	r2, #0
 80016b0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80016b2:	4b0b      	ldr	r3, [pc, #44]	@ (80016e0 <MX_USART2_UART_Init+0x4c>)
 80016b4:	2200      	movs	r2, #0
 80016b6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80016b8:	4b09      	ldr	r3, [pc, #36]	@ (80016e0 <MX_USART2_UART_Init+0x4c>)
 80016ba:	220c      	movs	r2, #12
 80016bc:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80016be:	4b08      	ldr	r3, [pc, #32]	@ (80016e0 <MX_USART2_UART_Init+0x4c>)
 80016c0:	2200      	movs	r2, #0
 80016c2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80016c4:	4b06      	ldr	r3, [pc, #24]	@ (80016e0 <MX_USART2_UART_Init+0x4c>)
 80016c6:	2200      	movs	r2, #0
 80016c8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80016ca:	4805      	ldr	r0, [pc, #20]	@ (80016e0 <MX_USART2_UART_Init+0x4c>)
 80016cc:	f001 fc78 	bl	8002fc0 <HAL_UART_Init>
 80016d0:	4603      	mov	r3, r0
 80016d2:	2b00      	cmp	r3, #0
 80016d4:	d001      	beq.n	80016da <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80016d6:	f7ff fe49 	bl	800136c <Error_Handler>
  }
}
 80016da:	bf00      	nop
 80016dc:	bd80      	pop	{r7, pc}
 80016de:	bf00      	nop
 80016e0:	20000424 	.word	0x20000424
 80016e4:	40004400 	.word	0x40004400

080016e8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80016e8:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001720 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 80016ec:	f7ff ffc0 	bl	8001670 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80016f0:	480c      	ldr	r0, [pc, #48]	@ (8001724 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80016f2:	490d      	ldr	r1, [pc, #52]	@ (8001728 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80016f4:	4a0d      	ldr	r2, [pc, #52]	@ (800172c <LoopFillZerobss+0x1a>)
  movs r3, #0
 80016f6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80016f8:	e002      	b.n	8001700 <LoopCopyDataInit>

080016fa <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80016fa:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80016fc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80016fe:	3304      	adds	r3, #4

08001700 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001700:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001702:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001704:	d3f9      	bcc.n	80016fa <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001706:	4a0a      	ldr	r2, [pc, #40]	@ (8001730 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001708:	4c0a      	ldr	r4, [pc, #40]	@ (8001734 <LoopFillZerobss+0x22>)
  movs r3, #0
 800170a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800170c:	e001      	b.n	8001712 <LoopFillZerobss>

0800170e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800170e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001710:	3204      	adds	r2, #4

08001712 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001712:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001714:	d3fb      	bcc.n	800170e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001716:	f002 fae9 	bl	8003cec <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800171a:	f7ff fc59 	bl	8000fd0 <main>
  bx  lr    
 800171e:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8001720:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001724:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001728:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 800172c:	08004e14 	.word	0x08004e14
  ldr r2, =_sbss
 8001730:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8001734:	200005bc 	.word	0x200005bc

08001738 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001738:	e7fe      	b.n	8001738 <ADC_IRQHandler>
	...

0800173c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800173c:	b580      	push	{r7, lr}
 800173e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001740:	4b0e      	ldr	r3, [pc, #56]	@ (800177c <HAL_Init+0x40>)
 8001742:	681b      	ldr	r3, [r3, #0]
 8001744:	4a0d      	ldr	r2, [pc, #52]	@ (800177c <HAL_Init+0x40>)
 8001746:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800174a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800174c:	4b0b      	ldr	r3, [pc, #44]	@ (800177c <HAL_Init+0x40>)
 800174e:	681b      	ldr	r3, [r3, #0]
 8001750:	4a0a      	ldr	r2, [pc, #40]	@ (800177c <HAL_Init+0x40>)
 8001752:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001756:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001758:	4b08      	ldr	r3, [pc, #32]	@ (800177c <HAL_Init+0x40>)
 800175a:	681b      	ldr	r3, [r3, #0]
 800175c:	4a07      	ldr	r2, [pc, #28]	@ (800177c <HAL_Init+0x40>)
 800175e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001762:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001764:	2003      	movs	r0, #3
 8001766:	f000 f931 	bl	80019cc <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800176a:	200f      	movs	r0, #15
 800176c:	f000 f808 	bl	8001780 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001770:	f7ff fe38 	bl	80013e4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001774:	2300      	movs	r3, #0
}
 8001776:	4618      	mov	r0, r3
 8001778:	bd80      	pop	{r7, pc}
 800177a:	bf00      	nop
 800177c:	40023c00 	.word	0x40023c00

08001780 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001780:	b580      	push	{r7, lr}
 8001782:	b082      	sub	sp, #8
 8001784:	af00      	add	r7, sp, #0
 8001786:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001788:	4b12      	ldr	r3, [pc, #72]	@ (80017d4 <HAL_InitTick+0x54>)
 800178a:	681a      	ldr	r2, [r3, #0]
 800178c:	4b12      	ldr	r3, [pc, #72]	@ (80017d8 <HAL_InitTick+0x58>)
 800178e:	781b      	ldrb	r3, [r3, #0]
 8001790:	4619      	mov	r1, r3
 8001792:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001796:	fbb3 f3f1 	udiv	r3, r3, r1
 800179a:	fbb2 f3f3 	udiv	r3, r2, r3
 800179e:	4618      	mov	r0, r3
 80017a0:	f000 f93b 	bl	8001a1a <HAL_SYSTICK_Config>
 80017a4:	4603      	mov	r3, r0
 80017a6:	2b00      	cmp	r3, #0
 80017a8:	d001      	beq.n	80017ae <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80017aa:	2301      	movs	r3, #1
 80017ac:	e00e      	b.n	80017cc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	2b0f      	cmp	r3, #15
 80017b2:	d80a      	bhi.n	80017ca <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80017b4:	2200      	movs	r2, #0
 80017b6:	6879      	ldr	r1, [r7, #4]
 80017b8:	f04f 30ff 	mov.w	r0, #4294967295
 80017bc:	f000 f911 	bl	80019e2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80017c0:	4a06      	ldr	r2, [pc, #24]	@ (80017dc <HAL_InitTick+0x5c>)
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80017c6:	2300      	movs	r3, #0
 80017c8:	e000      	b.n	80017cc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80017ca:	2301      	movs	r3, #1
}
 80017cc:	4618      	mov	r0, r3
 80017ce:	3708      	adds	r7, #8
 80017d0:	46bd      	mov	sp, r7
 80017d2:	bd80      	pop	{r7, pc}
 80017d4:	20000000 	.word	0x20000000
 80017d8:	20000008 	.word	0x20000008
 80017dc:	20000004 	.word	0x20000004

080017e0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80017e0:	b480      	push	{r7}
 80017e2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80017e4:	4b06      	ldr	r3, [pc, #24]	@ (8001800 <HAL_IncTick+0x20>)
 80017e6:	781b      	ldrb	r3, [r3, #0]
 80017e8:	461a      	mov	r2, r3
 80017ea:	4b06      	ldr	r3, [pc, #24]	@ (8001804 <HAL_IncTick+0x24>)
 80017ec:	681b      	ldr	r3, [r3, #0]
 80017ee:	4413      	add	r3, r2
 80017f0:	4a04      	ldr	r2, [pc, #16]	@ (8001804 <HAL_IncTick+0x24>)
 80017f2:	6013      	str	r3, [r2, #0]
}
 80017f4:	bf00      	nop
 80017f6:	46bd      	mov	sp, r7
 80017f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017fc:	4770      	bx	lr
 80017fe:	bf00      	nop
 8001800:	20000008 	.word	0x20000008
 8001804:	2000046c 	.word	0x2000046c

08001808 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001808:	b480      	push	{r7}
 800180a:	af00      	add	r7, sp, #0
  return uwTick;
 800180c:	4b03      	ldr	r3, [pc, #12]	@ (800181c <HAL_GetTick+0x14>)
 800180e:	681b      	ldr	r3, [r3, #0]
}
 8001810:	4618      	mov	r0, r3
 8001812:	46bd      	mov	sp, r7
 8001814:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001818:	4770      	bx	lr
 800181a:	bf00      	nop
 800181c:	2000046c 	.word	0x2000046c

08001820 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001820:	b580      	push	{r7, lr}
 8001822:	b084      	sub	sp, #16
 8001824:	af00      	add	r7, sp, #0
 8001826:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001828:	f7ff ffee 	bl	8001808 <HAL_GetTick>
 800182c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001832:	68fb      	ldr	r3, [r7, #12]
 8001834:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001838:	d005      	beq.n	8001846 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800183a:	4b0a      	ldr	r3, [pc, #40]	@ (8001864 <HAL_Delay+0x44>)
 800183c:	781b      	ldrb	r3, [r3, #0]
 800183e:	461a      	mov	r2, r3
 8001840:	68fb      	ldr	r3, [r7, #12]
 8001842:	4413      	add	r3, r2
 8001844:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001846:	bf00      	nop
 8001848:	f7ff ffde 	bl	8001808 <HAL_GetTick>
 800184c:	4602      	mov	r2, r0
 800184e:	68bb      	ldr	r3, [r7, #8]
 8001850:	1ad3      	subs	r3, r2, r3
 8001852:	68fa      	ldr	r2, [r7, #12]
 8001854:	429a      	cmp	r2, r3
 8001856:	d8f7      	bhi.n	8001848 <HAL_Delay+0x28>
  {
  }
}
 8001858:	bf00      	nop
 800185a:	bf00      	nop
 800185c:	3710      	adds	r7, #16
 800185e:	46bd      	mov	sp, r7
 8001860:	bd80      	pop	{r7, pc}
 8001862:	bf00      	nop
 8001864:	20000008 	.word	0x20000008

08001868 <__NVIC_SetPriorityGrouping>:
{
 8001868:	b480      	push	{r7}
 800186a:	b085      	sub	sp, #20
 800186c:	af00      	add	r7, sp, #0
 800186e:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	f003 0307 	and.w	r3, r3, #7
 8001876:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001878:	4b0c      	ldr	r3, [pc, #48]	@ (80018ac <__NVIC_SetPriorityGrouping+0x44>)
 800187a:	68db      	ldr	r3, [r3, #12]
 800187c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800187e:	68ba      	ldr	r2, [r7, #8]
 8001880:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001884:	4013      	ands	r3, r2
 8001886:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001888:	68fb      	ldr	r3, [r7, #12]
 800188a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800188c:	68bb      	ldr	r3, [r7, #8]
 800188e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001890:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001894:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001898:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800189a:	4a04      	ldr	r2, [pc, #16]	@ (80018ac <__NVIC_SetPriorityGrouping+0x44>)
 800189c:	68bb      	ldr	r3, [r7, #8]
 800189e:	60d3      	str	r3, [r2, #12]
}
 80018a0:	bf00      	nop
 80018a2:	3714      	adds	r7, #20
 80018a4:	46bd      	mov	sp, r7
 80018a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018aa:	4770      	bx	lr
 80018ac:	e000ed00 	.word	0xe000ed00

080018b0 <__NVIC_GetPriorityGrouping>:
{
 80018b0:	b480      	push	{r7}
 80018b2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80018b4:	4b04      	ldr	r3, [pc, #16]	@ (80018c8 <__NVIC_GetPriorityGrouping+0x18>)
 80018b6:	68db      	ldr	r3, [r3, #12]
 80018b8:	0a1b      	lsrs	r3, r3, #8
 80018ba:	f003 0307 	and.w	r3, r3, #7
}
 80018be:	4618      	mov	r0, r3
 80018c0:	46bd      	mov	sp, r7
 80018c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018c6:	4770      	bx	lr
 80018c8:	e000ed00 	.word	0xe000ed00

080018cc <__NVIC_SetPriority>:
{
 80018cc:	b480      	push	{r7}
 80018ce:	b083      	sub	sp, #12
 80018d0:	af00      	add	r7, sp, #0
 80018d2:	4603      	mov	r3, r0
 80018d4:	6039      	str	r1, [r7, #0]
 80018d6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80018d8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018dc:	2b00      	cmp	r3, #0
 80018de:	db0a      	blt.n	80018f6 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80018e0:	683b      	ldr	r3, [r7, #0]
 80018e2:	b2da      	uxtb	r2, r3
 80018e4:	490c      	ldr	r1, [pc, #48]	@ (8001918 <__NVIC_SetPriority+0x4c>)
 80018e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018ea:	0112      	lsls	r2, r2, #4
 80018ec:	b2d2      	uxtb	r2, r2
 80018ee:	440b      	add	r3, r1
 80018f0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 80018f4:	e00a      	b.n	800190c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80018f6:	683b      	ldr	r3, [r7, #0]
 80018f8:	b2da      	uxtb	r2, r3
 80018fa:	4908      	ldr	r1, [pc, #32]	@ (800191c <__NVIC_SetPriority+0x50>)
 80018fc:	79fb      	ldrb	r3, [r7, #7]
 80018fe:	f003 030f 	and.w	r3, r3, #15
 8001902:	3b04      	subs	r3, #4
 8001904:	0112      	lsls	r2, r2, #4
 8001906:	b2d2      	uxtb	r2, r2
 8001908:	440b      	add	r3, r1
 800190a:	761a      	strb	r2, [r3, #24]
}
 800190c:	bf00      	nop
 800190e:	370c      	adds	r7, #12
 8001910:	46bd      	mov	sp, r7
 8001912:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001916:	4770      	bx	lr
 8001918:	e000e100 	.word	0xe000e100
 800191c:	e000ed00 	.word	0xe000ed00

08001920 <NVIC_EncodePriority>:
{
 8001920:	b480      	push	{r7}
 8001922:	b089      	sub	sp, #36	@ 0x24
 8001924:	af00      	add	r7, sp, #0
 8001926:	60f8      	str	r0, [r7, #12]
 8001928:	60b9      	str	r1, [r7, #8]
 800192a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800192c:	68fb      	ldr	r3, [r7, #12]
 800192e:	f003 0307 	and.w	r3, r3, #7
 8001932:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001934:	69fb      	ldr	r3, [r7, #28]
 8001936:	f1c3 0307 	rsb	r3, r3, #7
 800193a:	2b04      	cmp	r3, #4
 800193c:	bf28      	it	cs
 800193e:	2304      	movcs	r3, #4
 8001940:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001942:	69fb      	ldr	r3, [r7, #28]
 8001944:	3304      	adds	r3, #4
 8001946:	2b06      	cmp	r3, #6
 8001948:	d902      	bls.n	8001950 <NVIC_EncodePriority+0x30>
 800194a:	69fb      	ldr	r3, [r7, #28]
 800194c:	3b03      	subs	r3, #3
 800194e:	e000      	b.n	8001952 <NVIC_EncodePriority+0x32>
 8001950:	2300      	movs	r3, #0
 8001952:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001954:	f04f 32ff 	mov.w	r2, #4294967295
 8001958:	69bb      	ldr	r3, [r7, #24]
 800195a:	fa02 f303 	lsl.w	r3, r2, r3
 800195e:	43da      	mvns	r2, r3
 8001960:	68bb      	ldr	r3, [r7, #8]
 8001962:	401a      	ands	r2, r3
 8001964:	697b      	ldr	r3, [r7, #20]
 8001966:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001968:	f04f 31ff 	mov.w	r1, #4294967295
 800196c:	697b      	ldr	r3, [r7, #20]
 800196e:	fa01 f303 	lsl.w	r3, r1, r3
 8001972:	43d9      	mvns	r1, r3
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001978:	4313      	orrs	r3, r2
}
 800197a:	4618      	mov	r0, r3
 800197c:	3724      	adds	r7, #36	@ 0x24
 800197e:	46bd      	mov	sp, r7
 8001980:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001984:	4770      	bx	lr
	...

08001988 <SysTick_Config>:
{
 8001988:	b580      	push	{r7, lr}
 800198a:	b082      	sub	sp, #8
 800198c:	af00      	add	r7, sp, #0
 800198e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	3b01      	subs	r3, #1
 8001994:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001998:	d301      	bcc.n	800199e <SysTick_Config+0x16>
    return (1UL);                                                   /* Reload value impossible */
 800199a:	2301      	movs	r3, #1
 800199c:	e00f      	b.n	80019be <SysTick_Config+0x36>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800199e:	4a0a      	ldr	r2, [pc, #40]	@ (80019c8 <SysTick_Config+0x40>)
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	3b01      	subs	r3, #1
 80019a4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80019a6:	210f      	movs	r1, #15
 80019a8:	f04f 30ff 	mov.w	r0, #4294967295
 80019ac:	f7ff ff8e 	bl	80018cc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80019b0:	4b05      	ldr	r3, [pc, #20]	@ (80019c8 <SysTick_Config+0x40>)
 80019b2:	2200      	movs	r2, #0
 80019b4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80019b6:	4b04      	ldr	r3, [pc, #16]	@ (80019c8 <SysTick_Config+0x40>)
 80019b8:	2207      	movs	r2, #7
 80019ba:	601a      	str	r2, [r3, #0]
  return (0UL);                                                     /* Function successful */
 80019bc:	2300      	movs	r3, #0
}
 80019be:	4618      	mov	r0, r3
 80019c0:	3708      	adds	r7, #8
 80019c2:	46bd      	mov	sp, r7
 80019c4:	bd80      	pop	{r7, pc}
 80019c6:	bf00      	nop
 80019c8:	e000e010 	.word	0xe000e010

080019cc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80019cc:	b580      	push	{r7, lr}
 80019ce:	b082      	sub	sp, #8
 80019d0:	af00      	add	r7, sp, #0
 80019d2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80019d4:	6878      	ldr	r0, [r7, #4]
 80019d6:	f7ff ff47 	bl	8001868 <__NVIC_SetPriorityGrouping>
}
 80019da:	bf00      	nop
 80019dc:	3708      	adds	r7, #8
 80019de:	46bd      	mov	sp, r7
 80019e0:	bd80      	pop	{r7, pc}

080019e2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80019e2:	b580      	push	{r7, lr}
 80019e4:	b086      	sub	sp, #24
 80019e6:	af00      	add	r7, sp, #0
 80019e8:	4603      	mov	r3, r0
 80019ea:	60b9      	str	r1, [r7, #8]
 80019ec:	607a      	str	r2, [r7, #4]
 80019ee:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80019f0:	2300      	movs	r3, #0
 80019f2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80019f4:	f7ff ff5c 	bl	80018b0 <__NVIC_GetPriorityGrouping>
 80019f8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80019fa:	687a      	ldr	r2, [r7, #4]
 80019fc:	68b9      	ldr	r1, [r7, #8]
 80019fe:	6978      	ldr	r0, [r7, #20]
 8001a00:	f7ff ff8e 	bl	8001920 <NVIC_EncodePriority>
 8001a04:	4602      	mov	r2, r0
 8001a06:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001a0a:	4611      	mov	r1, r2
 8001a0c:	4618      	mov	r0, r3
 8001a0e:	f7ff ff5d 	bl	80018cc <__NVIC_SetPriority>
}
 8001a12:	bf00      	nop
 8001a14:	3718      	adds	r7, #24
 8001a16:	46bd      	mov	sp, r7
 8001a18:	bd80      	pop	{r7, pc}

08001a1a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001a1a:	b580      	push	{r7, lr}
 8001a1c:	b082      	sub	sp, #8
 8001a1e:	af00      	add	r7, sp, #0
 8001a20:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001a22:	6878      	ldr	r0, [r7, #4]
 8001a24:	f7ff ffb0 	bl	8001988 <SysTick_Config>
 8001a28:	4603      	mov	r3, r0
}
 8001a2a:	4618      	mov	r0, r3
 8001a2c:	3708      	adds	r7, #8
 8001a2e:	46bd      	mov	sp, r7
 8001a30:	bd80      	pop	{r7, pc}
	...

08001a34 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001a34:	b480      	push	{r7}
 8001a36:	b089      	sub	sp, #36	@ 0x24
 8001a38:	af00      	add	r7, sp, #0
 8001a3a:	6078      	str	r0, [r7, #4]
 8001a3c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001a3e:	2300      	movs	r3, #0
 8001a40:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001a42:	2300      	movs	r3, #0
 8001a44:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001a46:	2300      	movs	r3, #0
 8001a48:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001a4a:	2300      	movs	r3, #0
 8001a4c:	61fb      	str	r3, [r7, #28]
 8001a4e:	e16b      	b.n	8001d28 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001a50:	2201      	movs	r2, #1
 8001a52:	69fb      	ldr	r3, [r7, #28]
 8001a54:	fa02 f303 	lsl.w	r3, r2, r3
 8001a58:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001a5a:	683b      	ldr	r3, [r7, #0]
 8001a5c:	681b      	ldr	r3, [r3, #0]
 8001a5e:	697a      	ldr	r2, [r7, #20]
 8001a60:	4013      	ands	r3, r2
 8001a62:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001a64:	693a      	ldr	r2, [r7, #16]
 8001a66:	697b      	ldr	r3, [r7, #20]
 8001a68:	429a      	cmp	r2, r3
 8001a6a:	f040 815a 	bne.w	8001d22 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001a6e:	683b      	ldr	r3, [r7, #0]
 8001a70:	685b      	ldr	r3, [r3, #4]
 8001a72:	f003 0303 	and.w	r3, r3, #3
 8001a76:	2b01      	cmp	r3, #1
 8001a78:	d005      	beq.n	8001a86 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001a7a:	683b      	ldr	r3, [r7, #0]
 8001a7c:	685b      	ldr	r3, [r3, #4]
 8001a7e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001a82:	2b02      	cmp	r3, #2
 8001a84:	d130      	bne.n	8001ae8 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	689b      	ldr	r3, [r3, #8]
 8001a8a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001a8c:	69fb      	ldr	r3, [r7, #28]
 8001a8e:	005b      	lsls	r3, r3, #1
 8001a90:	2203      	movs	r2, #3
 8001a92:	fa02 f303 	lsl.w	r3, r2, r3
 8001a96:	43db      	mvns	r3, r3
 8001a98:	69ba      	ldr	r2, [r7, #24]
 8001a9a:	4013      	ands	r3, r2
 8001a9c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001a9e:	683b      	ldr	r3, [r7, #0]
 8001aa0:	68da      	ldr	r2, [r3, #12]
 8001aa2:	69fb      	ldr	r3, [r7, #28]
 8001aa4:	005b      	lsls	r3, r3, #1
 8001aa6:	fa02 f303 	lsl.w	r3, r2, r3
 8001aaa:	69ba      	ldr	r2, [r7, #24]
 8001aac:	4313      	orrs	r3, r2
 8001aae:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	69ba      	ldr	r2, [r7, #24]
 8001ab4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	685b      	ldr	r3, [r3, #4]
 8001aba:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001abc:	2201      	movs	r2, #1
 8001abe:	69fb      	ldr	r3, [r7, #28]
 8001ac0:	fa02 f303 	lsl.w	r3, r2, r3
 8001ac4:	43db      	mvns	r3, r3
 8001ac6:	69ba      	ldr	r2, [r7, #24]
 8001ac8:	4013      	ands	r3, r2
 8001aca:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001acc:	683b      	ldr	r3, [r7, #0]
 8001ace:	685b      	ldr	r3, [r3, #4]
 8001ad0:	091b      	lsrs	r3, r3, #4
 8001ad2:	f003 0201 	and.w	r2, r3, #1
 8001ad6:	69fb      	ldr	r3, [r7, #28]
 8001ad8:	fa02 f303 	lsl.w	r3, r2, r3
 8001adc:	69ba      	ldr	r2, [r7, #24]
 8001ade:	4313      	orrs	r3, r2
 8001ae0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	69ba      	ldr	r2, [r7, #24]
 8001ae6:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001ae8:	683b      	ldr	r3, [r7, #0]
 8001aea:	685b      	ldr	r3, [r3, #4]
 8001aec:	f003 0303 	and.w	r3, r3, #3
 8001af0:	2b03      	cmp	r3, #3
 8001af2:	d017      	beq.n	8001b24 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	68db      	ldr	r3, [r3, #12]
 8001af8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001afa:	69fb      	ldr	r3, [r7, #28]
 8001afc:	005b      	lsls	r3, r3, #1
 8001afe:	2203      	movs	r2, #3
 8001b00:	fa02 f303 	lsl.w	r3, r2, r3
 8001b04:	43db      	mvns	r3, r3
 8001b06:	69ba      	ldr	r2, [r7, #24]
 8001b08:	4013      	ands	r3, r2
 8001b0a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001b0c:	683b      	ldr	r3, [r7, #0]
 8001b0e:	689a      	ldr	r2, [r3, #8]
 8001b10:	69fb      	ldr	r3, [r7, #28]
 8001b12:	005b      	lsls	r3, r3, #1
 8001b14:	fa02 f303 	lsl.w	r3, r2, r3
 8001b18:	69ba      	ldr	r2, [r7, #24]
 8001b1a:	4313      	orrs	r3, r2
 8001b1c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	69ba      	ldr	r2, [r7, #24]
 8001b22:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001b24:	683b      	ldr	r3, [r7, #0]
 8001b26:	685b      	ldr	r3, [r3, #4]
 8001b28:	f003 0303 	and.w	r3, r3, #3
 8001b2c:	2b02      	cmp	r3, #2
 8001b2e:	d123      	bne.n	8001b78 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001b30:	69fb      	ldr	r3, [r7, #28]
 8001b32:	08da      	lsrs	r2, r3, #3
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	3208      	adds	r2, #8
 8001b38:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001b3c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001b3e:	69fb      	ldr	r3, [r7, #28]
 8001b40:	f003 0307 	and.w	r3, r3, #7
 8001b44:	009b      	lsls	r3, r3, #2
 8001b46:	220f      	movs	r2, #15
 8001b48:	fa02 f303 	lsl.w	r3, r2, r3
 8001b4c:	43db      	mvns	r3, r3
 8001b4e:	69ba      	ldr	r2, [r7, #24]
 8001b50:	4013      	ands	r3, r2
 8001b52:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001b54:	683b      	ldr	r3, [r7, #0]
 8001b56:	691a      	ldr	r2, [r3, #16]
 8001b58:	69fb      	ldr	r3, [r7, #28]
 8001b5a:	f003 0307 	and.w	r3, r3, #7
 8001b5e:	009b      	lsls	r3, r3, #2
 8001b60:	fa02 f303 	lsl.w	r3, r2, r3
 8001b64:	69ba      	ldr	r2, [r7, #24]
 8001b66:	4313      	orrs	r3, r2
 8001b68:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001b6a:	69fb      	ldr	r3, [r7, #28]
 8001b6c:	08da      	lsrs	r2, r3, #3
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	3208      	adds	r2, #8
 8001b72:	69b9      	ldr	r1, [r7, #24]
 8001b74:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	681b      	ldr	r3, [r3, #0]
 8001b7c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001b7e:	69fb      	ldr	r3, [r7, #28]
 8001b80:	005b      	lsls	r3, r3, #1
 8001b82:	2203      	movs	r2, #3
 8001b84:	fa02 f303 	lsl.w	r3, r2, r3
 8001b88:	43db      	mvns	r3, r3
 8001b8a:	69ba      	ldr	r2, [r7, #24]
 8001b8c:	4013      	ands	r3, r2
 8001b8e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001b90:	683b      	ldr	r3, [r7, #0]
 8001b92:	685b      	ldr	r3, [r3, #4]
 8001b94:	f003 0203 	and.w	r2, r3, #3
 8001b98:	69fb      	ldr	r3, [r7, #28]
 8001b9a:	005b      	lsls	r3, r3, #1
 8001b9c:	fa02 f303 	lsl.w	r3, r2, r3
 8001ba0:	69ba      	ldr	r2, [r7, #24]
 8001ba2:	4313      	orrs	r3, r2
 8001ba4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	69ba      	ldr	r2, [r7, #24]
 8001baa:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001bac:	683b      	ldr	r3, [r7, #0]
 8001bae:	685b      	ldr	r3, [r3, #4]
 8001bb0:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001bb4:	2b00      	cmp	r3, #0
 8001bb6:	f000 80b4 	beq.w	8001d22 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001bba:	2300      	movs	r3, #0
 8001bbc:	60fb      	str	r3, [r7, #12]
 8001bbe:	4b60      	ldr	r3, [pc, #384]	@ (8001d40 <HAL_GPIO_Init+0x30c>)
 8001bc0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001bc2:	4a5f      	ldr	r2, [pc, #380]	@ (8001d40 <HAL_GPIO_Init+0x30c>)
 8001bc4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001bc8:	6453      	str	r3, [r2, #68]	@ 0x44
 8001bca:	4b5d      	ldr	r3, [pc, #372]	@ (8001d40 <HAL_GPIO_Init+0x30c>)
 8001bcc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001bce:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001bd2:	60fb      	str	r3, [r7, #12]
 8001bd4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001bd6:	4a5b      	ldr	r2, [pc, #364]	@ (8001d44 <HAL_GPIO_Init+0x310>)
 8001bd8:	69fb      	ldr	r3, [r7, #28]
 8001bda:	089b      	lsrs	r3, r3, #2
 8001bdc:	3302      	adds	r3, #2
 8001bde:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001be2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001be4:	69fb      	ldr	r3, [r7, #28]
 8001be6:	f003 0303 	and.w	r3, r3, #3
 8001bea:	009b      	lsls	r3, r3, #2
 8001bec:	220f      	movs	r2, #15
 8001bee:	fa02 f303 	lsl.w	r3, r2, r3
 8001bf2:	43db      	mvns	r3, r3
 8001bf4:	69ba      	ldr	r2, [r7, #24]
 8001bf6:	4013      	ands	r3, r2
 8001bf8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	4a52      	ldr	r2, [pc, #328]	@ (8001d48 <HAL_GPIO_Init+0x314>)
 8001bfe:	4293      	cmp	r3, r2
 8001c00:	d02b      	beq.n	8001c5a <HAL_GPIO_Init+0x226>
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	4a51      	ldr	r2, [pc, #324]	@ (8001d4c <HAL_GPIO_Init+0x318>)
 8001c06:	4293      	cmp	r3, r2
 8001c08:	d025      	beq.n	8001c56 <HAL_GPIO_Init+0x222>
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	4a50      	ldr	r2, [pc, #320]	@ (8001d50 <HAL_GPIO_Init+0x31c>)
 8001c0e:	4293      	cmp	r3, r2
 8001c10:	d01f      	beq.n	8001c52 <HAL_GPIO_Init+0x21e>
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	4a4f      	ldr	r2, [pc, #316]	@ (8001d54 <HAL_GPIO_Init+0x320>)
 8001c16:	4293      	cmp	r3, r2
 8001c18:	d019      	beq.n	8001c4e <HAL_GPIO_Init+0x21a>
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	4a4e      	ldr	r2, [pc, #312]	@ (8001d58 <HAL_GPIO_Init+0x324>)
 8001c1e:	4293      	cmp	r3, r2
 8001c20:	d013      	beq.n	8001c4a <HAL_GPIO_Init+0x216>
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	4a4d      	ldr	r2, [pc, #308]	@ (8001d5c <HAL_GPIO_Init+0x328>)
 8001c26:	4293      	cmp	r3, r2
 8001c28:	d00d      	beq.n	8001c46 <HAL_GPIO_Init+0x212>
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	4a4c      	ldr	r2, [pc, #304]	@ (8001d60 <HAL_GPIO_Init+0x32c>)
 8001c2e:	4293      	cmp	r3, r2
 8001c30:	d007      	beq.n	8001c42 <HAL_GPIO_Init+0x20e>
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	4a4b      	ldr	r2, [pc, #300]	@ (8001d64 <HAL_GPIO_Init+0x330>)
 8001c36:	4293      	cmp	r3, r2
 8001c38:	d101      	bne.n	8001c3e <HAL_GPIO_Init+0x20a>
 8001c3a:	2307      	movs	r3, #7
 8001c3c:	e00e      	b.n	8001c5c <HAL_GPIO_Init+0x228>
 8001c3e:	2308      	movs	r3, #8
 8001c40:	e00c      	b.n	8001c5c <HAL_GPIO_Init+0x228>
 8001c42:	2306      	movs	r3, #6
 8001c44:	e00a      	b.n	8001c5c <HAL_GPIO_Init+0x228>
 8001c46:	2305      	movs	r3, #5
 8001c48:	e008      	b.n	8001c5c <HAL_GPIO_Init+0x228>
 8001c4a:	2304      	movs	r3, #4
 8001c4c:	e006      	b.n	8001c5c <HAL_GPIO_Init+0x228>
 8001c4e:	2303      	movs	r3, #3
 8001c50:	e004      	b.n	8001c5c <HAL_GPIO_Init+0x228>
 8001c52:	2302      	movs	r3, #2
 8001c54:	e002      	b.n	8001c5c <HAL_GPIO_Init+0x228>
 8001c56:	2301      	movs	r3, #1
 8001c58:	e000      	b.n	8001c5c <HAL_GPIO_Init+0x228>
 8001c5a:	2300      	movs	r3, #0
 8001c5c:	69fa      	ldr	r2, [r7, #28]
 8001c5e:	f002 0203 	and.w	r2, r2, #3
 8001c62:	0092      	lsls	r2, r2, #2
 8001c64:	4093      	lsls	r3, r2
 8001c66:	69ba      	ldr	r2, [r7, #24]
 8001c68:	4313      	orrs	r3, r2
 8001c6a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001c6c:	4935      	ldr	r1, [pc, #212]	@ (8001d44 <HAL_GPIO_Init+0x310>)
 8001c6e:	69fb      	ldr	r3, [r7, #28]
 8001c70:	089b      	lsrs	r3, r3, #2
 8001c72:	3302      	adds	r3, #2
 8001c74:	69ba      	ldr	r2, [r7, #24]
 8001c76:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001c7a:	4b3b      	ldr	r3, [pc, #236]	@ (8001d68 <HAL_GPIO_Init+0x334>)
 8001c7c:	689b      	ldr	r3, [r3, #8]
 8001c7e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001c80:	693b      	ldr	r3, [r7, #16]
 8001c82:	43db      	mvns	r3, r3
 8001c84:	69ba      	ldr	r2, [r7, #24]
 8001c86:	4013      	ands	r3, r2
 8001c88:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001c8a:	683b      	ldr	r3, [r7, #0]
 8001c8c:	685b      	ldr	r3, [r3, #4]
 8001c8e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001c92:	2b00      	cmp	r3, #0
 8001c94:	d003      	beq.n	8001c9e <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8001c96:	69ba      	ldr	r2, [r7, #24]
 8001c98:	693b      	ldr	r3, [r7, #16]
 8001c9a:	4313      	orrs	r3, r2
 8001c9c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001c9e:	4a32      	ldr	r2, [pc, #200]	@ (8001d68 <HAL_GPIO_Init+0x334>)
 8001ca0:	69bb      	ldr	r3, [r7, #24]
 8001ca2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001ca4:	4b30      	ldr	r3, [pc, #192]	@ (8001d68 <HAL_GPIO_Init+0x334>)
 8001ca6:	68db      	ldr	r3, [r3, #12]
 8001ca8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001caa:	693b      	ldr	r3, [r7, #16]
 8001cac:	43db      	mvns	r3, r3
 8001cae:	69ba      	ldr	r2, [r7, #24]
 8001cb0:	4013      	ands	r3, r2
 8001cb2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001cb4:	683b      	ldr	r3, [r7, #0]
 8001cb6:	685b      	ldr	r3, [r3, #4]
 8001cb8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001cbc:	2b00      	cmp	r3, #0
 8001cbe:	d003      	beq.n	8001cc8 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8001cc0:	69ba      	ldr	r2, [r7, #24]
 8001cc2:	693b      	ldr	r3, [r7, #16]
 8001cc4:	4313      	orrs	r3, r2
 8001cc6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001cc8:	4a27      	ldr	r2, [pc, #156]	@ (8001d68 <HAL_GPIO_Init+0x334>)
 8001cca:	69bb      	ldr	r3, [r7, #24]
 8001ccc:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001cce:	4b26      	ldr	r3, [pc, #152]	@ (8001d68 <HAL_GPIO_Init+0x334>)
 8001cd0:	685b      	ldr	r3, [r3, #4]
 8001cd2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001cd4:	693b      	ldr	r3, [r7, #16]
 8001cd6:	43db      	mvns	r3, r3
 8001cd8:	69ba      	ldr	r2, [r7, #24]
 8001cda:	4013      	ands	r3, r2
 8001cdc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001cde:	683b      	ldr	r3, [r7, #0]
 8001ce0:	685b      	ldr	r3, [r3, #4]
 8001ce2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001ce6:	2b00      	cmp	r3, #0
 8001ce8:	d003      	beq.n	8001cf2 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8001cea:	69ba      	ldr	r2, [r7, #24]
 8001cec:	693b      	ldr	r3, [r7, #16]
 8001cee:	4313      	orrs	r3, r2
 8001cf0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001cf2:	4a1d      	ldr	r2, [pc, #116]	@ (8001d68 <HAL_GPIO_Init+0x334>)
 8001cf4:	69bb      	ldr	r3, [r7, #24]
 8001cf6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001cf8:	4b1b      	ldr	r3, [pc, #108]	@ (8001d68 <HAL_GPIO_Init+0x334>)
 8001cfa:	681b      	ldr	r3, [r3, #0]
 8001cfc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001cfe:	693b      	ldr	r3, [r7, #16]
 8001d00:	43db      	mvns	r3, r3
 8001d02:	69ba      	ldr	r2, [r7, #24]
 8001d04:	4013      	ands	r3, r2
 8001d06:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001d08:	683b      	ldr	r3, [r7, #0]
 8001d0a:	685b      	ldr	r3, [r3, #4]
 8001d0c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001d10:	2b00      	cmp	r3, #0
 8001d12:	d003      	beq.n	8001d1c <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8001d14:	69ba      	ldr	r2, [r7, #24]
 8001d16:	693b      	ldr	r3, [r7, #16]
 8001d18:	4313      	orrs	r3, r2
 8001d1a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001d1c:	4a12      	ldr	r2, [pc, #72]	@ (8001d68 <HAL_GPIO_Init+0x334>)
 8001d1e:	69bb      	ldr	r3, [r7, #24]
 8001d20:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001d22:	69fb      	ldr	r3, [r7, #28]
 8001d24:	3301      	adds	r3, #1
 8001d26:	61fb      	str	r3, [r7, #28]
 8001d28:	69fb      	ldr	r3, [r7, #28]
 8001d2a:	2b0f      	cmp	r3, #15
 8001d2c:	f67f ae90 	bls.w	8001a50 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001d30:	bf00      	nop
 8001d32:	bf00      	nop
 8001d34:	3724      	adds	r7, #36	@ 0x24
 8001d36:	46bd      	mov	sp, r7
 8001d38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d3c:	4770      	bx	lr
 8001d3e:	bf00      	nop
 8001d40:	40023800 	.word	0x40023800
 8001d44:	40013800 	.word	0x40013800
 8001d48:	40020000 	.word	0x40020000
 8001d4c:	40020400 	.word	0x40020400
 8001d50:	40020800 	.word	0x40020800
 8001d54:	40020c00 	.word	0x40020c00
 8001d58:	40021000 	.word	0x40021000
 8001d5c:	40021400 	.word	0x40021400
 8001d60:	40021800 	.word	0x40021800
 8001d64:	40021c00 	.word	0x40021c00
 8001d68:	40013c00 	.word	0x40013c00

08001d6c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001d6c:	b480      	push	{r7}
 8001d6e:	b085      	sub	sp, #20
 8001d70:	af00      	add	r7, sp, #0
 8001d72:	6078      	str	r0, [r7, #4]
 8001d74:	460b      	mov	r3, r1
 8001d76:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	691a      	ldr	r2, [r3, #16]
 8001d7c:	887b      	ldrh	r3, [r7, #2]
 8001d7e:	4013      	ands	r3, r2
 8001d80:	2b00      	cmp	r3, #0
 8001d82:	d002      	beq.n	8001d8a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001d84:	2301      	movs	r3, #1
 8001d86:	73fb      	strb	r3, [r7, #15]
 8001d88:	e001      	b.n	8001d8e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001d8a:	2300      	movs	r3, #0
 8001d8c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001d8e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001d90:	4618      	mov	r0, r3
 8001d92:	3714      	adds	r7, #20
 8001d94:	46bd      	mov	sp, r7
 8001d96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d9a:	4770      	bx	lr

08001d9c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001d9c:	b480      	push	{r7}
 8001d9e:	b083      	sub	sp, #12
 8001da0:	af00      	add	r7, sp, #0
 8001da2:	6078      	str	r0, [r7, #4]
 8001da4:	460b      	mov	r3, r1
 8001da6:	807b      	strh	r3, [r7, #2]
 8001da8:	4613      	mov	r3, r2
 8001daa:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001dac:	787b      	ldrb	r3, [r7, #1]
 8001dae:	2b00      	cmp	r3, #0
 8001db0:	d003      	beq.n	8001dba <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001db2:	887a      	ldrh	r2, [r7, #2]
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001db8:	e003      	b.n	8001dc2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001dba:	887b      	ldrh	r3, [r7, #2]
 8001dbc:	041a      	lsls	r2, r3, #16
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	619a      	str	r2, [r3, #24]
}
 8001dc2:	bf00      	nop
 8001dc4:	370c      	adds	r7, #12
 8001dc6:	46bd      	mov	sp, r7
 8001dc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dcc:	4770      	bx	lr
	...

08001dd0 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001dd0:	b580      	push	{r7, lr}
 8001dd2:	b086      	sub	sp, #24
 8001dd4:	af00      	add	r7, sp, #0
 8001dd6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	2b00      	cmp	r3, #0
 8001ddc:	d101      	bne.n	8001de2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001dde:	2301      	movs	r3, #1
 8001de0:	e267      	b.n	80022b2 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	681b      	ldr	r3, [r3, #0]
 8001de6:	f003 0301 	and.w	r3, r3, #1
 8001dea:	2b00      	cmp	r3, #0
 8001dec:	d075      	beq.n	8001eda <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8001dee:	4b88      	ldr	r3, [pc, #544]	@ (8002010 <HAL_RCC_OscConfig+0x240>)
 8001df0:	689b      	ldr	r3, [r3, #8]
 8001df2:	f003 030c 	and.w	r3, r3, #12
 8001df6:	2b04      	cmp	r3, #4
 8001df8:	d00c      	beq.n	8001e14 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001dfa:	4b85      	ldr	r3, [pc, #532]	@ (8002010 <HAL_RCC_OscConfig+0x240>)
 8001dfc:	689b      	ldr	r3, [r3, #8]
 8001dfe:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8001e02:	2b08      	cmp	r3, #8
 8001e04:	d112      	bne.n	8001e2c <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001e06:	4b82      	ldr	r3, [pc, #520]	@ (8002010 <HAL_RCC_OscConfig+0x240>)
 8001e08:	685b      	ldr	r3, [r3, #4]
 8001e0a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001e0e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8001e12:	d10b      	bne.n	8001e2c <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001e14:	4b7e      	ldr	r3, [pc, #504]	@ (8002010 <HAL_RCC_OscConfig+0x240>)
 8001e16:	681b      	ldr	r3, [r3, #0]
 8001e18:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001e1c:	2b00      	cmp	r3, #0
 8001e1e:	d05b      	beq.n	8001ed8 <HAL_RCC_OscConfig+0x108>
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	685b      	ldr	r3, [r3, #4]
 8001e24:	2b00      	cmp	r3, #0
 8001e26:	d157      	bne.n	8001ed8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001e28:	2301      	movs	r3, #1
 8001e2a:	e242      	b.n	80022b2 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	685b      	ldr	r3, [r3, #4]
 8001e30:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001e34:	d106      	bne.n	8001e44 <HAL_RCC_OscConfig+0x74>
 8001e36:	4b76      	ldr	r3, [pc, #472]	@ (8002010 <HAL_RCC_OscConfig+0x240>)
 8001e38:	681b      	ldr	r3, [r3, #0]
 8001e3a:	4a75      	ldr	r2, [pc, #468]	@ (8002010 <HAL_RCC_OscConfig+0x240>)
 8001e3c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001e40:	6013      	str	r3, [r2, #0]
 8001e42:	e01d      	b.n	8001e80 <HAL_RCC_OscConfig+0xb0>
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	685b      	ldr	r3, [r3, #4]
 8001e48:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001e4c:	d10c      	bne.n	8001e68 <HAL_RCC_OscConfig+0x98>
 8001e4e:	4b70      	ldr	r3, [pc, #448]	@ (8002010 <HAL_RCC_OscConfig+0x240>)
 8001e50:	681b      	ldr	r3, [r3, #0]
 8001e52:	4a6f      	ldr	r2, [pc, #444]	@ (8002010 <HAL_RCC_OscConfig+0x240>)
 8001e54:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001e58:	6013      	str	r3, [r2, #0]
 8001e5a:	4b6d      	ldr	r3, [pc, #436]	@ (8002010 <HAL_RCC_OscConfig+0x240>)
 8001e5c:	681b      	ldr	r3, [r3, #0]
 8001e5e:	4a6c      	ldr	r2, [pc, #432]	@ (8002010 <HAL_RCC_OscConfig+0x240>)
 8001e60:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001e64:	6013      	str	r3, [r2, #0]
 8001e66:	e00b      	b.n	8001e80 <HAL_RCC_OscConfig+0xb0>
 8001e68:	4b69      	ldr	r3, [pc, #420]	@ (8002010 <HAL_RCC_OscConfig+0x240>)
 8001e6a:	681b      	ldr	r3, [r3, #0]
 8001e6c:	4a68      	ldr	r2, [pc, #416]	@ (8002010 <HAL_RCC_OscConfig+0x240>)
 8001e6e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001e72:	6013      	str	r3, [r2, #0]
 8001e74:	4b66      	ldr	r3, [pc, #408]	@ (8002010 <HAL_RCC_OscConfig+0x240>)
 8001e76:	681b      	ldr	r3, [r3, #0]
 8001e78:	4a65      	ldr	r2, [pc, #404]	@ (8002010 <HAL_RCC_OscConfig+0x240>)
 8001e7a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001e7e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	685b      	ldr	r3, [r3, #4]
 8001e84:	2b00      	cmp	r3, #0
 8001e86:	d013      	beq.n	8001eb0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e88:	f7ff fcbe 	bl	8001808 <HAL_GetTick>
 8001e8c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001e8e:	e008      	b.n	8001ea2 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001e90:	f7ff fcba 	bl	8001808 <HAL_GetTick>
 8001e94:	4602      	mov	r2, r0
 8001e96:	693b      	ldr	r3, [r7, #16]
 8001e98:	1ad3      	subs	r3, r2, r3
 8001e9a:	2b64      	cmp	r3, #100	@ 0x64
 8001e9c:	d901      	bls.n	8001ea2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8001e9e:	2303      	movs	r3, #3
 8001ea0:	e207      	b.n	80022b2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001ea2:	4b5b      	ldr	r3, [pc, #364]	@ (8002010 <HAL_RCC_OscConfig+0x240>)
 8001ea4:	681b      	ldr	r3, [r3, #0]
 8001ea6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001eaa:	2b00      	cmp	r3, #0
 8001eac:	d0f0      	beq.n	8001e90 <HAL_RCC_OscConfig+0xc0>
 8001eae:	e014      	b.n	8001eda <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001eb0:	f7ff fcaa 	bl	8001808 <HAL_GetTick>
 8001eb4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001eb6:	e008      	b.n	8001eca <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001eb8:	f7ff fca6 	bl	8001808 <HAL_GetTick>
 8001ebc:	4602      	mov	r2, r0
 8001ebe:	693b      	ldr	r3, [r7, #16]
 8001ec0:	1ad3      	subs	r3, r2, r3
 8001ec2:	2b64      	cmp	r3, #100	@ 0x64
 8001ec4:	d901      	bls.n	8001eca <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001ec6:	2303      	movs	r3, #3
 8001ec8:	e1f3      	b.n	80022b2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001eca:	4b51      	ldr	r3, [pc, #324]	@ (8002010 <HAL_RCC_OscConfig+0x240>)
 8001ecc:	681b      	ldr	r3, [r3, #0]
 8001ece:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001ed2:	2b00      	cmp	r3, #0
 8001ed4:	d1f0      	bne.n	8001eb8 <HAL_RCC_OscConfig+0xe8>
 8001ed6:	e000      	b.n	8001eda <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001ed8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	681b      	ldr	r3, [r3, #0]
 8001ede:	f003 0302 	and.w	r3, r3, #2
 8001ee2:	2b00      	cmp	r3, #0
 8001ee4:	d063      	beq.n	8001fae <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8001ee6:	4b4a      	ldr	r3, [pc, #296]	@ (8002010 <HAL_RCC_OscConfig+0x240>)
 8001ee8:	689b      	ldr	r3, [r3, #8]
 8001eea:	f003 030c 	and.w	r3, r3, #12
 8001eee:	2b00      	cmp	r3, #0
 8001ef0:	d00b      	beq.n	8001f0a <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001ef2:	4b47      	ldr	r3, [pc, #284]	@ (8002010 <HAL_RCC_OscConfig+0x240>)
 8001ef4:	689b      	ldr	r3, [r3, #8]
 8001ef6:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8001efa:	2b08      	cmp	r3, #8
 8001efc:	d11c      	bne.n	8001f38 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001efe:	4b44      	ldr	r3, [pc, #272]	@ (8002010 <HAL_RCC_OscConfig+0x240>)
 8001f00:	685b      	ldr	r3, [r3, #4]
 8001f02:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001f06:	2b00      	cmp	r3, #0
 8001f08:	d116      	bne.n	8001f38 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001f0a:	4b41      	ldr	r3, [pc, #260]	@ (8002010 <HAL_RCC_OscConfig+0x240>)
 8001f0c:	681b      	ldr	r3, [r3, #0]
 8001f0e:	f003 0302 	and.w	r3, r3, #2
 8001f12:	2b00      	cmp	r3, #0
 8001f14:	d005      	beq.n	8001f22 <HAL_RCC_OscConfig+0x152>
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	68db      	ldr	r3, [r3, #12]
 8001f1a:	2b01      	cmp	r3, #1
 8001f1c:	d001      	beq.n	8001f22 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8001f1e:	2301      	movs	r3, #1
 8001f20:	e1c7      	b.n	80022b2 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001f22:	4b3b      	ldr	r3, [pc, #236]	@ (8002010 <HAL_RCC_OscConfig+0x240>)
 8001f24:	681b      	ldr	r3, [r3, #0]
 8001f26:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	691b      	ldr	r3, [r3, #16]
 8001f2e:	00db      	lsls	r3, r3, #3
 8001f30:	4937      	ldr	r1, [pc, #220]	@ (8002010 <HAL_RCC_OscConfig+0x240>)
 8001f32:	4313      	orrs	r3, r2
 8001f34:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001f36:	e03a      	b.n	8001fae <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	68db      	ldr	r3, [r3, #12]
 8001f3c:	2b00      	cmp	r3, #0
 8001f3e:	d020      	beq.n	8001f82 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001f40:	4b34      	ldr	r3, [pc, #208]	@ (8002014 <HAL_RCC_OscConfig+0x244>)
 8001f42:	2201      	movs	r2, #1
 8001f44:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001f46:	f7ff fc5f 	bl	8001808 <HAL_GetTick>
 8001f4a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001f4c:	e008      	b.n	8001f60 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001f4e:	f7ff fc5b 	bl	8001808 <HAL_GetTick>
 8001f52:	4602      	mov	r2, r0
 8001f54:	693b      	ldr	r3, [r7, #16]
 8001f56:	1ad3      	subs	r3, r2, r3
 8001f58:	2b02      	cmp	r3, #2
 8001f5a:	d901      	bls.n	8001f60 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8001f5c:	2303      	movs	r3, #3
 8001f5e:	e1a8      	b.n	80022b2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001f60:	4b2b      	ldr	r3, [pc, #172]	@ (8002010 <HAL_RCC_OscConfig+0x240>)
 8001f62:	681b      	ldr	r3, [r3, #0]
 8001f64:	f003 0302 	and.w	r3, r3, #2
 8001f68:	2b00      	cmp	r3, #0
 8001f6a:	d0f0      	beq.n	8001f4e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001f6c:	4b28      	ldr	r3, [pc, #160]	@ (8002010 <HAL_RCC_OscConfig+0x240>)
 8001f6e:	681b      	ldr	r3, [r3, #0]
 8001f70:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	691b      	ldr	r3, [r3, #16]
 8001f78:	00db      	lsls	r3, r3, #3
 8001f7a:	4925      	ldr	r1, [pc, #148]	@ (8002010 <HAL_RCC_OscConfig+0x240>)
 8001f7c:	4313      	orrs	r3, r2
 8001f7e:	600b      	str	r3, [r1, #0]
 8001f80:	e015      	b.n	8001fae <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001f82:	4b24      	ldr	r3, [pc, #144]	@ (8002014 <HAL_RCC_OscConfig+0x244>)
 8001f84:	2200      	movs	r2, #0
 8001f86:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001f88:	f7ff fc3e 	bl	8001808 <HAL_GetTick>
 8001f8c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001f8e:	e008      	b.n	8001fa2 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001f90:	f7ff fc3a 	bl	8001808 <HAL_GetTick>
 8001f94:	4602      	mov	r2, r0
 8001f96:	693b      	ldr	r3, [r7, #16]
 8001f98:	1ad3      	subs	r3, r2, r3
 8001f9a:	2b02      	cmp	r3, #2
 8001f9c:	d901      	bls.n	8001fa2 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8001f9e:	2303      	movs	r3, #3
 8001fa0:	e187      	b.n	80022b2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001fa2:	4b1b      	ldr	r3, [pc, #108]	@ (8002010 <HAL_RCC_OscConfig+0x240>)
 8001fa4:	681b      	ldr	r3, [r3, #0]
 8001fa6:	f003 0302 	and.w	r3, r3, #2
 8001faa:	2b00      	cmp	r3, #0
 8001fac:	d1f0      	bne.n	8001f90 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	681b      	ldr	r3, [r3, #0]
 8001fb2:	f003 0308 	and.w	r3, r3, #8
 8001fb6:	2b00      	cmp	r3, #0
 8001fb8:	d036      	beq.n	8002028 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	695b      	ldr	r3, [r3, #20]
 8001fbe:	2b00      	cmp	r3, #0
 8001fc0:	d016      	beq.n	8001ff0 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001fc2:	4b15      	ldr	r3, [pc, #84]	@ (8002018 <HAL_RCC_OscConfig+0x248>)
 8001fc4:	2201      	movs	r2, #1
 8001fc6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001fc8:	f7ff fc1e 	bl	8001808 <HAL_GetTick>
 8001fcc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001fce:	e008      	b.n	8001fe2 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001fd0:	f7ff fc1a 	bl	8001808 <HAL_GetTick>
 8001fd4:	4602      	mov	r2, r0
 8001fd6:	693b      	ldr	r3, [r7, #16]
 8001fd8:	1ad3      	subs	r3, r2, r3
 8001fda:	2b02      	cmp	r3, #2
 8001fdc:	d901      	bls.n	8001fe2 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8001fde:	2303      	movs	r3, #3
 8001fe0:	e167      	b.n	80022b2 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001fe2:	4b0b      	ldr	r3, [pc, #44]	@ (8002010 <HAL_RCC_OscConfig+0x240>)
 8001fe4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001fe6:	f003 0302 	and.w	r3, r3, #2
 8001fea:	2b00      	cmp	r3, #0
 8001fec:	d0f0      	beq.n	8001fd0 <HAL_RCC_OscConfig+0x200>
 8001fee:	e01b      	b.n	8002028 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001ff0:	4b09      	ldr	r3, [pc, #36]	@ (8002018 <HAL_RCC_OscConfig+0x248>)
 8001ff2:	2200      	movs	r2, #0
 8001ff4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001ff6:	f7ff fc07 	bl	8001808 <HAL_GetTick>
 8001ffa:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001ffc:	e00e      	b.n	800201c <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001ffe:	f7ff fc03 	bl	8001808 <HAL_GetTick>
 8002002:	4602      	mov	r2, r0
 8002004:	693b      	ldr	r3, [r7, #16]
 8002006:	1ad3      	subs	r3, r2, r3
 8002008:	2b02      	cmp	r3, #2
 800200a:	d907      	bls.n	800201c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800200c:	2303      	movs	r3, #3
 800200e:	e150      	b.n	80022b2 <HAL_RCC_OscConfig+0x4e2>
 8002010:	40023800 	.word	0x40023800
 8002014:	42470000 	.word	0x42470000
 8002018:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800201c:	4b88      	ldr	r3, [pc, #544]	@ (8002240 <HAL_RCC_OscConfig+0x470>)
 800201e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002020:	f003 0302 	and.w	r3, r3, #2
 8002024:	2b00      	cmp	r3, #0
 8002026:	d1ea      	bne.n	8001ffe <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	681b      	ldr	r3, [r3, #0]
 800202c:	f003 0304 	and.w	r3, r3, #4
 8002030:	2b00      	cmp	r3, #0
 8002032:	f000 8097 	beq.w	8002164 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002036:	2300      	movs	r3, #0
 8002038:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800203a:	4b81      	ldr	r3, [pc, #516]	@ (8002240 <HAL_RCC_OscConfig+0x470>)
 800203c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800203e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002042:	2b00      	cmp	r3, #0
 8002044:	d10f      	bne.n	8002066 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002046:	2300      	movs	r3, #0
 8002048:	60bb      	str	r3, [r7, #8]
 800204a:	4b7d      	ldr	r3, [pc, #500]	@ (8002240 <HAL_RCC_OscConfig+0x470>)
 800204c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800204e:	4a7c      	ldr	r2, [pc, #496]	@ (8002240 <HAL_RCC_OscConfig+0x470>)
 8002050:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002054:	6413      	str	r3, [r2, #64]	@ 0x40
 8002056:	4b7a      	ldr	r3, [pc, #488]	@ (8002240 <HAL_RCC_OscConfig+0x470>)
 8002058:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800205a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800205e:	60bb      	str	r3, [r7, #8]
 8002060:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002062:	2301      	movs	r3, #1
 8002064:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002066:	4b77      	ldr	r3, [pc, #476]	@ (8002244 <HAL_RCC_OscConfig+0x474>)
 8002068:	681b      	ldr	r3, [r3, #0]
 800206a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800206e:	2b00      	cmp	r3, #0
 8002070:	d118      	bne.n	80020a4 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002072:	4b74      	ldr	r3, [pc, #464]	@ (8002244 <HAL_RCC_OscConfig+0x474>)
 8002074:	681b      	ldr	r3, [r3, #0]
 8002076:	4a73      	ldr	r2, [pc, #460]	@ (8002244 <HAL_RCC_OscConfig+0x474>)
 8002078:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800207c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800207e:	f7ff fbc3 	bl	8001808 <HAL_GetTick>
 8002082:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002084:	e008      	b.n	8002098 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002086:	f7ff fbbf 	bl	8001808 <HAL_GetTick>
 800208a:	4602      	mov	r2, r0
 800208c:	693b      	ldr	r3, [r7, #16]
 800208e:	1ad3      	subs	r3, r2, r3
 8002090:	2b02      	cmp	r3, #2
 8002092:	d901      	bls.n	8002098 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8002094:	2303      	movs	r3, #3
 8002096:	e10c      	b.n	80022b2 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002098:	4b6a      	ldr	r3, [pc, #424]	@ (8002244 <HAL_RCC_OscConfig+0x474>)
 800209a:	681b      	ldr	r3, [r3, #0]
 800209c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80020a0:	2b00      	cmp	r3, #0
 80020a2:	d0f0      	beq.n	8002086 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	689b      	ldr	r3, [r3, #8]
 80020a8:	2b01      	cmp	r3, #1
 80020aa:	d106      	bne.n	80020ba <HAL_RCC_OscConfig+0x2ea>
 80020ac:	4b64      	ldr	r3, [pc, #400]	@ (8002240 <HAL_RCC_OscConfig+0x470>)
 80020ae:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80020b0:	4a63      	ldr	r2, [pc, #396]	@ (8002240 <HAL_RCC_OscConfig+0x470>)
 80020b2:	f043 0301 	orr.w	r3, r3, #1
 80020b6:	6713      	str	r3, [r2, #112]	@ 0x70
 80020b8:	e01c      	b.n	80020f4 <HAL_RCC_OscConfig+0x324>
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	689b      	ldr	r3, [r3, #8]
 80020be:	2b05      	cmp	r3, #5
 80020c0:	d10c      	bne.n	80020dc <HAL_RCC_OscConfig+0x30c>
 80020c2:	4b5f      	ldr	r3, [pc, #380]	@ (8002240 <HAL_RCC_OscConfig+0x470>)
 80020c4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80020c6:	4a5e      	ldr	r2, [pc, #376]	@ (8002240 <HAL_RCC_OscConfig+0x470>)
 80020c8:	f043 0304 	orr.w	r3, r3, #4
 80020cc:	6713      	str	r3, [r2, #112]	@ 0x70
 80020ce:	4b5c      	ldr	r3, [pc, #368]	@ (8002240 <HAL_RCC_OscConfig+0x470>)
 80020d0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80020d2:	4a5b      	ldr	r2, [pc, #364]	@ (8002240 <HAL_RCC_OscConfig+0x470>)
 80020d4:	f043 0301 	orr.w	r3, r3, #1
 80020d8:	6713      	str	r3, [r2, #112]	@ 0x70
 80020da:	e00b      	b.n	80020f4 <HAL_RCC_OscConfig+0x324>
 80020dc:	4b58      	ldr	r3, [pc, #352]	@ (8002240 <HAL_RCC_OscConfig+0x470>)
 80020de:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80020e0:	4a57      	ldr	r2, [pc, #348]	@ (8002240 <HAL_RCC_OscConfig+0x470>)
 80020e2:	f023 0301 	bic.w	r3, r3, #1
 80020e6:	6713      	str	r3, [r2, #112]	@ 0x70
 80020e8:	4b55      	ldr	r3, [pc, #340]	@ (8002240 <HAL_RCC_OscConfig+0x470>)
 80020ea:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80020ec:	4a54      	ldr	r2, [pc, #336]	@ (8002240 <HAL_RCC_OscConfig+0x470>)
 80020ee:	f023 0304 	bic.w	r3, r3, #4
 80020f2:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	689b      	ldr	r3, [r3, #8]
 80020f8:	2b00      	cmp	r3, #0
 80020fa:	d015      	beq.n	8002128 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80020fc:	f7ff fb84 	bl	8001808 <HAL_GetTick>
 8002100:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002102:	e00a      	b.n	800211a <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002104:	f7ff fb80 	bl	8001808 <HAL_GetTick>
 8002108:	4602      	mov	r2, r0
 800210a:	693b      	ldr	r3, [r7, #16]
 800210c:	1ad3      	subs	r3, r2, r3
 800210e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002112:	4293      	cmp	r3, r2
 8002114:	d901      	bls.n	800211a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8002116:	2303      	movs	r3, #3
 8002118:	e0cb      	b.n	80022b2 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800211a:	4b49      	ldr	r3, [pc, #292]	@ (8002240 <HAL_RCC_OscConfig+0x470>)
 800211c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800211e:	f003 0302 	and.w	r3, r3, #2
 8002122:	2b00      	cmp	r3, #0
 8002124:	d0ee      	beq.n	8002104 <HAL_RCC_OscConfig+0x334>
 8002126:	e014      	b.n	8002152 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002128:	f7ff fb6e 	bl	8001808 <HAL_GetTick>
 800212c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800212e:	e00a      	b.n	8002146 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002130:	f7ff fb6a 	bl	8001808 <HAL_GetTick>
 8002134:	4602      	mov	r2, r0
 8002136:	693b      	ldr	r3, [r7, #16]
 8002138:	1ad3      	subs	r3, r2, r3
 800213a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800213e:	4293      	cmp	r3, r2
 8002140:	d901      	bls.n	8002146 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8002142:	2303      	movs	r3, #3
 8002144:	e0b5      	b.n	80022b2 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002146:	4b3e      	ldr	r3, [pc, #248]	@ (8002240 <HAL_RCC_OscConfig+0x470>)
 8002148:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800214a:	f003 0302 	and.w	r3, r3, #2
 800214e:	2b00      	cmp	r3, #0
 8002150:	d1ee      	bne.n	8002130 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002152:	7dfb      	ldrb	r3, [r7, #23]
 8002154:	2b01      	cmp	r3, #1
 8002156:	d105      	bne.n	8002164 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002158:	4b39      	ldr	r3, [pc, #228]	@ (8002240 <HAL_RCC_OscConfig+0x470>)
 800215a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800215c:	4a38      	ldr	r2, [pc, #224]	@ (8002240 <HAL_RCC_OscConfig+0x470>)
 800215e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002162:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	699b      	ldr	r3, [r3, #24]
 8002168:	2b00      	cmp	r3, #0
 800216a:	f000 80a1 	beq.w	80022b0 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800216e:	4b34      	ldr	r3, [pc, #208]	@ (8002240 <HAL_RCC_OscConfig+0x470>)
 8002170:	689b      	ldr	r3, [r3, #8]
 8002172:	f003 030c 	and.w	r3, r3, #12
 8002176:	2b08      	cmp	r3, #8
 8002178:	d05c      	beq.n	8002234 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	699b      	ldr	r3, [r3, #24]
 800217e:	2b02      	cmp	r3, #2
 8002180:	d141      	bne.n	8002206 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002182:	4b31      	ldr	r3, [pc, #196]	@ (8002248 <HAL_RCC_OscConfig+0x478>)
 8002184:	2200      	movs	r2, #0
 8002186:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002188:	f7ff fb3e 	bl	8001808 <HAL_GetTick>
 800218c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800218e:	e008      	b.n	80021a2 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002190:	f7ff fb3a 	bl	8001808 <HAL_GetTick>
 8002194:	4602      	mov	r2, r0
 8002196:	693b      	ldr	r3, [r7, #16]
 8002198:	1ad3      	subs	r3, r2, r3
 800219a:	2b02      	cmp	r3, #2
 800219c:	d901      	bls.n	80021a2 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800219e:	2303      	movs	r3, #3
 80021a0:	e087      	b.n	80022b2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80021a2:	4b27      	ldr	r3, [pc, #156]	@ (8002240 <HAL_RCC_OscConfig+0x470>)
 80021a4:	681b      	ldr	r3, [r3, #0]
 80021a6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80021aa:	2b00      	cmp	r3, #0
 80021ac:	d1f0      	bne.n	8002190 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	69da      	ldr	r2, [r3, #28]
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	6a1b      	ldr	r3, [r3, #32]
 80021b6:	431a      	orrs	r2, r3
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80021bc:	019b      	lsls	r3, r3, #6
 80021be:	431a      	orrs	r2, r3
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80021c4:	085b      	lsrs	r3, r3, #1
 80021c6:	3b01      	subs	r3, #1
 80021c8:	041b      	lsls	r3, r3, #16
 80021ca:	431a      	orrs	r2, r3
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80021d0:	061b      	lsls	r3, r3, #24
 80021d2:	491b      	ldr	r1, [pc, #108]	@ (8002240 <HAL_RCC_OscConfig+0x470>)
 80021d4:	4313      	orrs	r3, r2
 80021d6:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80021d8:	4b1b      	ldr	r3, [pc, #108]	@ (8002248 <HAL_RCC_OscConfig+0x478>)
 80021da:	2201      	movs	r2, #1
 80021dc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80021de:	f7ff fb13 	bl	8001808 <HAL_GetTick>
 80021e2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80021e4:	e008      	b.n	80021f8 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80021e6:	f7ff fb0f 	bl	8001808 <HAL_GetTick>
 80021ea:	4602      	mov	r2, r0
 80021ec:	693b      	ldr	r3, [r7, #16]
 80021ee:	1ad3      	subs	r3, r2, r3
 80021f0:	2b02      	cmp	r3, #2
 80021f2:	d901      	bls.n	80021f8 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80021f4:	2303      	movs	r3, #3
 80021f6:	e05c      	b.n	80022b2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80021f8:	4b11      	ldr	r3, [pc, #68]	@ (8002240 <HAL_RCC_OscConfig+0x470>)
 80021fa:	681b      	ldr	r3, [r3, #0]
 80021fc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002200:	2b00      	cmp	r3, #0
 8002202:	d0f0      	beq.n	80021e6 <HAL_RCC_OscConfig+0x416>
 8002204:	e054      	b.n	80022b0 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002206:	4b10      	ldr	r3, [pc, #64]	@ (8002248 <HAL_RCC_OscConfig+0x478>)
 8002208:	2200      	movs	r2, #0
 800220a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800220c:	f7ff fafc 	bl	8001808 <HAL_GetTick>
 8002210:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002212:	e008      	b.n	8002226 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002214:	f7ff faf8 	bl	8001808 <HAL_GetTick>
 8002218:	4602      	mov	r2, r0
 800221a:	693b      	ldr	r3, [r7, #16]
 800221c:	1ad3      	subs	r3, r2, r3
 800221e:	2b02      	cmp	r3, #2
 8002220:	d901      	bls.n	8002226 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8002222:	2303      	movs	r3, #3
 8002224:	e045      	b.n	80022b2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002226:	4b06      	ldr	r3, [pc, #24]	@ (8002240 <HAL_RCC_OscConfig+0x470>)
 8002228:	681b      	ldr	r3, [r3, #0]
 800222a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800222e:	2b00      	cmp	r3, #0
 8002230:	d1f0      	bne.n	8002214 <HAL_RCC_OscConfig+0x444>
 8002232:	e03d      	b.n	80022b0 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	699b      	ldr	r3, [r3, #24]
 8002238:	2b01      	cmp	r3, #1
 800223a:	d107      	bne.n	800224c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 800223c:	2301      	movs	r3, #1
 800223e:	e038      	b.n	80022b2 <HAL_RCC_OscConfig+0x4e2>
 8002240:	40023800 	.word	0x40023800
 8002244:	40007000 	.word	0x40007000
 8002248:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800224c:	4b1b      	ldr	r3, [pc, #108]	@ (80022bc <HAL_RCC_OscConfig+0x4ec>)
 800224e:	685b      	ldr	r3, [r3, #4]
 8002250:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	699b      	ldr	r3, [r3, #24]
 8002256:	2b01      	cmp	r3, #1
 8002258:	d028      	beq.n	80022ac <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800225a:	68fb      	ldr	r3, [r7, #12]
 800225c:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002264:	429a      	cmp	r2, r3
 8002266:	d121      	bne.n	80022ac <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002268:	68fb      	ldr	r3, [r7, #12]
 800226a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002272:	429a      	cmp	r2, r3
 8002274:	d11a      	bne.n	80022ac <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002276:	68fa      	ldr	r2, [r7, #12]
 8002278:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 800227c:	4013      	ands	r3, r2
 800227e:	687a      	ldr	r2, [r7, #4]
 8002280:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8002282:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002284:	4293      	cmp	r3, r2
 8002286:	d111      	bne.n	80022ac <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002288:	68fb      	ldr	r3, [r7, #12]
 800228a:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002292:	085b      	lsrs	r3, r3, #1
 8002294:	3b01      	subs	r3, #1
 8002296:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002298:	429a      	cmp	r2, r3
 800229a:	d107      	bne.n	80022ac <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800229c:	68fb      	ldr	r3, [r7, #12]
 800229e:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80022a6:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80022a8:	429a      	cmp	r2, r3
 80022aa:	d001      	beq.n	80022b0 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80022ac:	2301      	movs	r3, #1
 80022ae:	e000      	b.n	80022b2 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80022b0:	2300      	movs	r3, #0
}
 80022b2:	4618      	mov	r0, r3
 80022b4:	3718      	adds	r7, #24
 80022b6:	46bd      	mov	sp, r7
 80022b8:	bd80      	pop	{r7, pc}
 80022ba:	bf00      	nop
 80022bc:	40023800 	.word	0x40023800

080022c0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80022c0:	b580      	push	{r7, lr}
 80022c2:	b084      	sub	sp, #16
 80022c4:	af00      	add	r7, sp, #0
 80022c6:	6078      	str	r0, [r7, #4]
 80022c8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	2b00      	cmp	r3, #0
 80022ce:	d101      	bne.n	80022d4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80022d0:	2301      	movs	r3, #1
 80022d2:	e0cc      	b.n	800246e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80022d4:	4b68      	ldr	r3, [pc, #416]	@ (8002478 <HAL_RCC_ClockConfig+0x1b8>)
 80022d6:	681b      	ldr	r3, [r3, #0]
 80022d8:	f003 0307 	and.w	r3, r3, #7
 80022dc:	683a      	ldr	r2, [r7, #0]
 80022de:	429a      	cmp	r2, r3
 80022e0:	d90c      	bls.n	80022fc <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80022e2:	4b65      	ldr	r3, [pc, #404]	@ (8002478 <HAL_RCC_ClockConfig+0x1b8>)
 80022e4:	683a      	ldr	r2, [r7, #0]
 80022e6:	b2d2      	uxtb	r2, r2
 80022e8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80022ea:	4b63      	ldr	r3, [pc, #396]	@ (8002478 <HAL_RCC_ClockConfig+0x1b8>)
 80022ec:	681b      	ldr	r3, [r3, #0]
 80022ee:	f003 0307 	and.w	r3, r3, #7
 80022f2:	683a      	ldr	r2, [r7, #0]
 80022f4:	429a      	cmp	r2, r3
 80022f6:	d001      	beq.n	80022fc <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80022f8:	2301      	movs	r3, #1
 80022fa:	e0b8      	b.n	800246e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	f003 0302 	and.w	r3, r3, #2
 8002304:	2b00      	cmp	r3, #0
 8002306:	d020      	beq.n	800234a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	681b      	ldr	r3, [r3, #0]
 800230c:	f003 0304 	and.w	r3, r3, #4
 8002310:	2b00      	cmp	r3, #0
 8002312:	d005      	beq.n	8002320 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002314:	4b59      	ldr	r3, [pc, #356]	@ (800247c <HAL_RCC_ClockConfig+0x1bc>)
 8002316:	689b      	ldr	r3, [r3, #8]
 8002318:	4a58      	ldr	r2, [pc, #352]	@ (800247c <HAL_RCC_ClockConfig+0x1bc>)
 800231a:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800231e:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	681b      	ldr	r3, [r3, #0]
 8002324:	f003 0308 	and.w	r3, r3, #8
 8002328:	2b00      	cmp	r3, #0
 800232a:	d005      	beq.n	8002338 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800232c:	4b53      	ldr	r3, [pc, #332]	@ (800247c <HAL_RCC_ClockConfig+0x1bc>)
 800232e:	689b      	ldr	r3, [r3, #8]
 8002330:	4a52      	ldr	r2, [pc, #328]	@ (800247c <HAL_RCC_ClockConfig+0x1bc>)
 8002332:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8002336:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002338:	4b50      	ldr	r3, [pc, #320]	@ (800247c <HAL_RCC_ClockConfig+0x1bc>)
 800233a:	689b      	ldr	r3, [r3, #8]
 800233c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	689b      	ldr	r3, [r3, #8]
 8002344:	494d      	ldr	r1, [pc, #308]	@ (800247c <HAL_RCC_ClockConfig+0x1bc>)
 8002346:	4313      	orrs	r3, r2
 8002348:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	681b      	ldr	r3, [r3, #0]
 800234e:	f003 0301 	and.w	r3, r3, #1
 8002352:	2b00      	cmp	r3, #0
 8002354:	d044      	beq.n	80023e0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	685b      	ldr	r3, [r3, #4]
 800235a:	2b01      	cmp	r3, #1
 800235c:	d107      	bne.n	800236e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800235e:	4b47      	ldr	r3, [pc, #284]	@ (800247c <HAL_RCC_ClockConfig+0x1bc>)
 8002360:	681b      	ldr	r3, [r3, #0]
 8002362:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002366:	2b00      	cmp	r3, #0
 8002368:	d119      	bne.n	800239e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800236a:	2301      	movs	r3, #1
 800236c:	e07f      	b.n	800246e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	685b      	ldr	r3, [r3, #4]
 8002372:	2b02      	cmp	r3, #2
 8002374:	d003      	beq.n	800237e <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800237a:	2b03      	cmp	r3, #3
 800237c:	d107      	bne.n	800238e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800237e:	4b3f      	ldr	r3, [pc, #252]	@ (800247c <HAL_RCC_ClockConfig+0x1bc>)
 8002380:	681b      	ldr	r3, [r3, #0]
 8002382:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002386:	2b00      	cmp	r3, #0
 8002388:	d109      	bne.n	800239e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800238a:	2301      	movs	r3, #1
 800238c:	e06f      	b.n	800246e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800238e:	4b3b      	ldr	r3, [pc, #236]	@ (800247c <HAL_RCC_ClockConfig+0x1bc>)
 8002390:	681b      	ldr	r3, [r3, #0]
 8002392:	f003 0302 	and.w	r3, r3, #2
 8002396:	2b00      	cmp	r3, #0
 8002398:	d101      	bne.n	800239e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800239a:	2301      	movs	r3, #1
 800239c:	e067      	b.n	800246e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800239e:	4b37      	ldr	r3, [pc, #220]	@ (800247c <HAL_RCC_ClockConfig+0x1bc>)
 80023a0:	689b      	ldr	r3, [r3, #8]
 80023a2:	f023 0203 	bic.w	r2, r3, #3
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	685b      	ldr	r3, [r3, #4]
 80023aa:	4934      	ldr	r1, [pc, #208]	@ (800247c <HAL_RCC_ClockConfig+0x1bc>)
 80023ac:	4313      	orrs	r3, r2
 80023ae:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80023b0:	f7ff fa2a 	bl	8001808 <HAL_GetTick>
 80023b4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80023b6:	e00a      	b.n	80023ce <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80023b8:	f7ff fa26 	bl	8001808 <HAL_GetTick>
 80023bc:	4602      	mov	r2, r0
 80023be:	68fb      	ldr	r3, [r7, #12]
 80023c0:	1ad3      	subs	r3, r2, r3
 80023c2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80023c6:	4293      	cmp	r3, r2
 80023c8:	d901      	bls.n	80023ce <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80023ca:	2303      	movs	r3, #3
 80023cc:	e04f      	b.n	800246e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80023ce:	4b2b      	ldr	r3, [pc, #172]	@ (800247c <HAL_RCC_ClockConfig+0x1bc>)
 80023d0:	689b      	ldr	r3, [r3, #8]
 80023d2:	f003 020c 	and.w	r2, r3, #12
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	685b      	ldr	r3, [r3, #4]
 80023da:	009b      	lsls	r3, r3, #2
 80023dc:	429a      	cmp	r2, r3
 80023de:	d1eb      	bne.n	80023b8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80023e0:	4b25      	ldr	r3, [pc, #148]	@ (8002478 <HAL_RCC_ClockConfig+0x1b8>)
 80023e2:	681b      	ldr	r3, [r3, #0]
 80023e4:	f003 0307 	and.w	r3, r3, #7
 80023e8:	683a      	ldr	r2, [r7, #0]
 80023ea:	429a      	cmp	r2, r3
 80023ec:	d20c      	bcs.n	8002408 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80023ee:	4b22      	ldr	r3, [pc, #136]	@ (8002478 <HAL_RCC_ClockConfig+0x1b8>)
 80023f0:	683a      	ldr	r2, [r7, #0]
 80023f2:	b2d2      	uxtb	r2, r2
 80023f4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80023f6:	4b20      	ldr	r3, [pc, #128]	@ (8002478 <HAL_RCC_ClockConfig+0x1b8>)
 80023f8:	681b      	ldr	r3, [r3, #0]
 80023fa:	f003 0307 	and.w	r3, r3, #7
 80023fe:	683a      	ldr	r2, [r7, #0]
 8002400:	429a      	cmp	r2, r3
 8002402:	d001      	beq.n	8002408 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002404:	2301      	movs	r3, #1
 8002406:	e032      	b.n	800246e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	f003 0304 	and.w	r3, r3, #4
 8002410:	2b00      	cmp	r3, #0
 8002412:	d008      	beq.n	8002426 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002414:	4b19      	ldr	r3, [pc, #100]	@ (800247c <HAL_RCC_ClockConfig+0x1bc>)
 8002416:	689b      	ldr	r3, [r3, #8]
 8002418:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	68db      	ldr	r3, [r3, #12]
 8002420:	4916      	ldr	r1, [pc, #88]	@ (800247c <HAL_RCC_ClockConfig+0x1bc>)
 8002422:	4313      	orrs	r3, r2
 8002424:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	681b      	ldr	r3, [r3, #0]
 800242a:	f003 0308 	and.w	r3, r3, #8
 800242e:	2b00      	cmp	r3, #0
 8002430:	d009      	beq.n	8002446 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002432:	4b12      	ldr	r3, [pc, #72]	@ (800247c <HAL_RCC_ClockConfig+0x1bc>)
 8002434:	689b      	ldr	r3, [r3, #8]
 8002436:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	691b      	ldr	r3, [r3, #16]
 800243e:	00db      	lsls	r3, r3, #3
 8002440:	490e      	ldr	r1, [pc, #56]	@ (800247c <HAL_RCC_ClockConfig+0x1bc>)
 8002442:	4313      	orrs	r3, r2
 8002444:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002446:	f000 f821 	bl	800248c <HAL_RCC_GetSysClockFreq>
 800244a:	4602      	mov	r2, r0
 800244c:	4b0b      	ldr	r3, [pc, #44]	@ (800247c <HAL_RCC_ClockConfig+0x1bc>)
 800244e:	689b      	ldr	r3, [r3, #8]
 8002450:	091b      	lsrs	r3, r3, #4
 8002452:	f003 030f 	and.w	r3, r3, #15
 8002456:	490a      	ldr	r1, [pc, #40]	@ (8002480 <HAL_RCC_ClockConfig+0x1c0>)
 8002458:	5ccb      	ldrb	r3, [r1, r3]
 800245a:	fa22 f303 	lsr.w	r3, r2, r3
 800245e:	4a09      	ldr	r2, [pc, #36]	@ (8002484 <HAL_RCC_ClockConfig+0x1c4>)
 8002460:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8002462:	4b09      	ldr	r3, [pc, #36]	@ (8002488 <HAL_RCC_ClockConfig+0x1c8>)
 8002464:	681b      	ldr	r3, [r3, #0]
 8002466:	4618      	mov	r0, r3
 8002468:	f7ff f98a 	bl	8001780 <HAL_InitTick>

  return HAL_OK;
 800246c:	2300      	movs	r3, #0
}
 800246e:	4618      	mov	r0, r3
 8002470:	3710      	adds	r7, #16
 8002472:	46bd      	mov	sp, r7
 8002474:	bd80      	pop	{r7, pc}
 8002476:	bf00      	nop
 8002478:	40023c00 	.word	0x40023c00
 800247c:	40023800 	.word	0x40023800
 8002480:	08004db8 	.word	0x08004db8
 8002484:	20000000 	.word	0x20000000
 8002488:	20000004 	.word	0x20000004

0800248c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800248c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002490:	b094      	sub	sp, #80	@ 0x50
 8002492:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8002494:	2300      	movs	r3, #0
 8002496:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8002498:	2300      	movs	r3, #0
 800249a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 800249c:	2300      	movs	r3, #0
 800249e:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 80024a0:	2300      	movs	r3, #0
 80024a2:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80024a4:	4b79      	ldr	r3, [pc, #484]	@ (800268c <HAL_RCC_GetSysClockFreq+0x200>)
 80024a6:	689b      	ldr	r3, [r3, #8]
 80024a8:	f003 030c 	and.w	r3, r3, #12
 80024ac:	2b08      	cmp	r3, #8
 80024ae:	d00d      	beq.n	80024cc <HAL_RCC_GetSysClockFreq+0x40>
 80024b0:	2b08      	cmp	r3, #8
 80024b2:	f200 80e1 	bhi.w	8002678 <HAL_RCC_GetSysClockFreq+0x1ec>
 80024b6:	2b00      	cmp	r3, #0
 80024b8:	d002      	beq.n	80024c0 <HAL_RCC_GetSysClockFreq+0x34>
 80024ba:	2b04      	cmp	r3, #4
 80024bc:	d003      	beq.n	80024c6 <HAL_RCC_GetSysClockFreq+0x3a>
 80024be:	e0db      	b.n	8002678 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80024c0:	4b73      	ldr	r3, [pc, #460]	@ (8002690 <HAL_RCC_GetSysClockFreq+0x204>)
 80024c2:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80024c4:	e0db      	b.n	800267e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80024c6:	4b73      	ldr	r3, [pc, #460]	@ (8002694 <HAL_RCC_GetSysClockFreq+0x208>)
 80024c8:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80024ca:	e0d8      	b.n	800267e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80024cc:	4b6f      	ldr	r3, [pc, #444]	@ (800268c <HAL_RCC_GetSysClockFreq+0x200>)
 80024ce:	685b      	ldr	r3, [r3, #4]
 80024d0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80024d4:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80024d6:	4b6d      	ldr	r3, [pc, #436]	@ (800268c <HAL_RCC_GetSysClockFreq+0x200>)
 80024d8:	685b      	ldr	r3, [r3, #4]
 80024da:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80024de:	2b00      	cmp	r3, #0
 80024e0:	d063      	beq.n	80025aa <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80024e2:	4b6a      	ldr	r3, [pc, #424]	@ (800268c <HAL_RCC_GetSysClockFreq+0x200>)
 80024e4:	685b      	ldr	r3, [r3, #4]
 80024e6:	099b      	lsrs	r3, r3, #6
 80024e8:	2200      	movs	r2, #0
 80024ea:	63bb      	str	r3, [r7, #56]	@ 0x38
 80024ec:	63fa      	str	r2, [r7, #60]	@ 0x3c
 80024ee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80024f0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80024f4:	633b      	str	r3, [r7, #48]	@ 0x30
 80024f6:	2300      	movs	r3, #0
 80024f8:	637b      	str	r3, [r7, #52]	@ 0x34
 80024fa:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 80024fe:	4622      	mov	r2, r4
 8002500:	462b      	mov	r3, r5
 8002502:	f04f 0000 	mov.w	r0, #0
 8002506:	f04f 0100 	mov.w	r1, #0
 800250a:	0159      	lsls	r1, r3, #5
 800250c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002510:	0150      	lsls	r0, r2, #5
 8002512:	4602      	mov	r2, r0
 8002514:	460b      	mov	r3, r1
 8002516:	4621      	mov	r1, r4
 8002518:	1a51      	subs	r1, r2, r1
 800251a:	6139      	str	r1, [r7, #16]
 800251c:	4629      	mov	r1, r5
 800251e:	eb63 0301 	sbc.w	r3, r3, r1
 8002522:	617b      	str	r3, [r7, #20]
 8002524:	f04f 0200 	mov.w	r2, #0
 8002528:	f04f 0300 	mov.w	r3, #0
 800252c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002530:	4659      	mov	r1, fp
 8002532:	018b      	lsls	r3, r1, #6
 8002534:	4651      	mov	r1, sl
 8002536:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800253a:	4651      	mov	r1, sl
 800253c:	018a      	lsls	r2, r1, #6
 800253e:	4651      	mov	r1, sl
 8002540:	ebb2 0801 	subs.w	r8, r2, r1
 8002544:	4659      	mov	r1, fp
 8002546:	eb63 0901 	sbc.w	r9, r3, r1
 800254a:	f04f 0200 	mov.w	r2, #0
 800254e:	f04f 0300 	mov.w	r3, #0
 8002552:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002556:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800255a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800255e:	4690      	mov	r8, r2
 8002560:	4699      	mov	r9, r3
 8002562:	4623      	mov	r3, r4
 8002564:	eb18 0303 	adds.w	r3, r8, r3
 8002568:	60bb      	str	r3, [r7, #8]
 800256a:	462b      	mov	r3, r5
 800256c:	eb49 0303 	adc.w	r3, r9, r3
 8002570:	60fb      	str	r3, [r7, #12]
 8002572:	f04f 0200 	mov.w	r2, #0
 8002576:	f04f 0300 	mov.w	r3, #0
 800257a:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800257e:	4629      	mov	r1, r5
 8002580:	024b      	lsls	r3, r1, #9
 8002582:	4621      	mov	r1, r4
 8002584:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8002588:	4621      	mov	r1, r4
 800258a:	024a      	lsls	r2, r1, #9
 800258c:	4610      	mov	r0, r2
 800258e:	4619      	mov	r1, r3
 8002590:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002592:	2200      	movs	r2, #0
 8002594:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002596:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002598:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800259c:	f7fd fe68 	bl	8000270 <__aeabi_uldivmod>
 80025a0:	4602      	mov	r2, r0
 80025a2:	460b      	mov	r3, r1
 80025a4:	4613      	mov	r3, r2
 80025a6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80025a8:	e058      	b.n	800265c <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80025aa:	4b38      	ldr	r3, [pc, #224]	@ (800268c <HAL_RCC_GetSysClockFreq+0x200>)
 80025ac:	685b      	ldr	r3, [r3, #4]
 80025ae:	099b      	lsrs	r3, r3, #6
 80025b0:	2200      	movs	r2, #0
 80025b2:	4618      	mov	r0, r3
 80025b4:	4611      	mov	r1, r2
 80025b6:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80025ba:	623b      	str	r3, [r7, #32]
 80025bc:	2300      	movs	r3, #0
 80025be:	627b      	str	r3, [r7, #36]	@ 0x24
 80025c0:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80025c4:	4642      	mov	r2, r8
 80025c6:	464b      	mov	r3, r9
 80025c8:	f04f 0000 	mov.w	r0, #0
 80025cc:	f04f 0100 	mov.w	r1, #0
 80025d0:	0159      	lsls	r1, r3, #5
 80025d2:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80025d6:	0150      	lsls	r0, r2, #5
 80025d8:	4602      	mov	r2, r0
 80025da:	460b      	mov	r3, r1
 80025dc:	4641      	mov	r1, r8
 80025de:	ebb2 0a01 	subs.w	sl, r2, r1
 80025e2:	4649      	mov	r1, r9
 80025e4:	eb63 0b01 	sbc.w	fp, r3, r1
 80025e8:	f04f 0200 	mov.w	r2, #0
 80025ec:	f04f 0300 	mov.w	r3, #0
 80025f0:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80025f4:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80025f8:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80025fc:	ebb2 040a 	subs.w	r4, r2, sl
 8002600:	eb63 050b 	sbc.w	r5, r3, fp
 8002604:	f04f 0200 	mov.w	r2, #0
 8002608:	f04f 0300 	mov.w	r3, #0
 800260c:	00eb      	lsls	r3, r5, #3
 800260e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002612:	00e2      	lsls	r2, r4, #3
 8002614:	4614      	mov	r4, r2
 8002616:	461d      	mov	r5, r3
 8002618:	4643      	mov	r3, r8
 800261a:	18e3      	adds	r3, r4, r3
 800261c:	603b      	str	r3, [r7, #0]
 800261e:	464b      	mov	r3, r9
 8002620:	eb45 0303 	adc.w	r3, r5, r3
 8002624:	607b      	str	r3, [r7, #4]
 8002626:	f04f 0200 	mov.w	r2, #0
 800262a:	f04f 0300 	mov.w	r3, #0
 800262e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002632:	4629      	mov	r1, r5
 8002634:	028b      	lsls	r3, r1, #10
 8002636:	4621      	mov	r1, r4
 8002638:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800263c:	4621      	mov	r1, r4
 800263e:	028a      	lsls	r2, r1, #10
 8002640:	4610      	mov	r0, r2
 8002642:	4619      	mov	r1, r3
 8002644:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002646:	2200      	movs	r2, #0
 8002648:	61bb      	str	r3, [r7, #24]
 800264a:	61fa      	str	r2, [r7, #28]
 800264c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002650:	f7fd fe0e 	bl	8000270 <__aeabi_uldivmod>
 8002654:	4602      	mov	r2, r0
 8002656:	460b      	mov	r3, r1
 8002658:	4613      	mov	r3, r2
 800265a:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 800265c:	4b0b      	ldr	r3, [pc, #44]	@ (800268c <HAL_RCC_GetSysClockFreq+0x200>)
 800265e:	685b      	ldr	r3, [r3, #4]
 8002660:	0c1b      	lsrs	r3, r3, #16
 8002662:	f003 0303 	and.w	r3, r3, #3
 8002666:	3301      	adds	r3, #1
 8002668:	005b      	lsls	r3, r3, #1
 800266a:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 800266c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800266e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002670:	fbb2 f3f3 	udiv	r3, r2, r3
 8002674:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002676:	e002      	b.n	800267e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002678:	4b05      	ldr	r3, [pc, #20]	@ (8002690 <HAL_RCC_GetSysClockFreq+0x204>)
 800267a:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800267c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800267e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8002680:	4618      	mov	r0, r3
 8002682:	3750      	adds	r7, #80	@ 0x50
 8002684:	46bd      	mov	sp, r7
 8002686:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800268a:	bf00      	nop
 800268c:	40023800 	.word	0x40023800
 8002690:	00f42400 	.word	0x00f42400
 8002694:	007a1200 	.word	0x007a1200

08002698 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002698:	b480      	push	{r7}
 800269a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800269c:	4b03      	ldr	r3, [pc, #12]	@ (80026ac <HAL_RCC_GetHCLKFreq+0x14>)
 800269e:	681b      	ldr	r3, [r3, #0]
}
 80026a0:	4618      	mov	r0, r3
 80026a2:	46bd      	mov	sp, r7
 80026a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026a8:	4770      	bx	lr
 80026aa:	bf00      	nop
 80026ac:	20000000 	.word	0x20000000

080026b0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80026b0:	b580      	push	{r7, lr}
 80026b2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80026b4:	f7ff fff0 	bl	8002698 <HAL_RCC_GetHCLKFreq>
 80026b8:	4602      	mov	r2, r0
 80026ba:	4b05      	ldr	r3, [pc, #20]	@ (80026d0 <HAL_RCC_GetPCLK1Freq+0x20>)
 80026bc:	689b      	ldr	r3, [r3, #8]
 80026be:	0a9b      	lsrs	r3, r3, #10
 80026c0:	f003 0307 	and.w	r3, r3, #7
 80026c4:	4903      	ldr	r1, [pc, #12]	@ (80026d4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80026c6:	5ccb      	ldrb	r3, [r1, r3]
 80026c8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80026cc:	4618      	mov	r0, r3
 80026ce:	bd80      	pop	{r7, pc}
 80026d0:	40023800 	.word	0x40023800
 80026d4:	08004dc8 	.word	0x08004dc8

080026d8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80026d8:	b580      	push	{r7, lr}
 80026da:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80026dc:	f7ff ffdc 	bl	8002698 <HAL_RCC_GetHCLKFreq>
 80026e0:	4602      	mov	r2, r0
 80026e2:	4b05      	ldr	r3, [pc, #20]	@ (80026f8 <HAL_RCC_GetPCLK2Freq+0x20>)
 80026e4:	689b      	ldr	r3, [r3, #8]
 80026e6:	0b5b      	lsrs	r3, r3, #13
 80026e8:	f003 0307 	and.w	r3, r3, #7
 80026ec:	4903      	ldr	r1, [pc, #12]	@ (80026fc <HAL_RCC_GetPCLK2Freq+0x24>)
 80026ee:	5ccb      	ldrb	r3, [r1, r3]
 80026f0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80026f4:	4618      	mov	r0, r3
 80026f6:	bd80      	pop	{r7, pc}
 80026f8:	40023800 	.word	0x40023800
 80026fc:	08004dc8 	.word	0x08004dc8

08002700 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8002700:	b580      	push	{r7, lr}
 8002702:	b082      	sub	sp, #8
 8002704:	af00      	add	r7, sp, #0
 8002706:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	2b00      	cmp	r3, #0
 800270c:	d101      	bne.n	8002712 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800270e:	2301      	movs	r3, #1
 8002710:	e07b      	b.n	800280a <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002716:	2b00      	cmp	r3, #0
 8002718:	d108      	bne.n	800272c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	685b      	ldr	r3, [r3, #4]
 800271e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8002722:	d009      	beq.n	8002738 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	2200      	movs	r2, #0
 8002728:	61da      	str	r2, [r3, #28]
 800272a:	e005      	b.n	8002738 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	2200      	movs	r2, #0
 8002730:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	2200      	movs	r2, #0
 8002736:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	2200      	movs	r2, #0
 800273c:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8002744:	b2db      	uxtb	r3, r3
 8002746:	2b00      	cmp	r3, #0
 8002748:	d106      	bne.n	8002758 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	2200      	movs	r2, #0
 800274e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8002752:	6878      	ldr	r0, [r7, #4]
 8002754:	f7fe fe6e 	bl	8001434 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	2202      	movs	r2, #2
 800275c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	681a      	ldr	r2, [r3, #0]
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	681b      	ldr	r3, [r3, #0]
 800276a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800276e:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	685b      	ldr	r3, [r3, #4]
 8002774:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	689b      	ldr	r3, [r3, #8]
 800277c:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8002780:	431a      	orrs	r2, r3
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	68db      	ldr	r3, [r3, #12]
 8002786:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800278a:	431a      	orrs	r2, r3
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	691b      	ldr	r3, [r3, #16]
 8002790:	f003 0302 	and.w	r3, r3, #2
 8002794:	431a      	orrs	r2, r3
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	695b      	ldr	r3, [r3, #20]
 800279a:	f003 0301 	and.w	r3, r3, #1
 800279e:	431a      	orrs	r2, r3
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	699b      	ldr	r3, [r3, #24]
 80027a4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80027a8:	431a      	orrs	r2, r3
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	69db      	ldr	r3, [r3, #28]
 80027ae:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80027b2:	431a      	orrs	r2, r3
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	6a1b      	ldr	r3, [r3, #32]
 80027b8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80027bc:	ea42 0103 	orr.w	r1, r2, r3
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80027c4:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	430a      	orrs	r2, r1
 80027ce:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	699b      	ldr	r3, [r3, #24]
 80027d4:	0c1b      	lsrs	r3, r3, #16
 80027d6:	f003 0104 	and.w	r1, r3, #4
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80027de:	f003 0210 	and.w	r2, r3, #16
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	681b      	ldr	r3, [r3, #0]
 80027e6:	430a      	orrs	r2, r1
 80027e8:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	681b      	ldr	r3, [r3, #0]
 80027ee:	69da      	ldr	r2, [r3, #28]
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80027f8:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	2200      	movs	r2, #0
 80027fe:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	2201      	movs	r2, #1
 8002804:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8002808:	2300      	movs	r3, #0
}
 800280a:	4618      	mov	r0, r3
 800280c:	3708      	adds	r7, #8
 800280e:	46bd      	mov	sp, r7
 8002810:	bd80      	pop	{r7, pc}

08002812 <HAL_SPI_Transmit>:
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002812:	b580      	push	{r7, lr}
 8002814:	b088      	sub	sp, #32
 8002816:	af00      	add	r7, sp, #0
 8002818:	60f8      	str	r0, [r7, #12]
 800281a:	60b9      	str	r1, [r7, #8]
 800281c:	603b      	str	r3, [r7, #0]
 800281e:	4613      	mov	r3, r2
 8002820:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8002822:	f7fe fff1 	bl	8001808 <HAL_GetTick>
 8002826:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8002828:	88fb      	ldrh	r3, [r7, #6]
 800282a:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 800282c:	68fb      	ldr	r3, [r7, #12]
 800282e:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8002832:	b2db      	uxtb	r3, r3
 8002834:	2b01      	cmp	r3, #1
 8002836:	d001      	beq.n	800283c <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8002838:	2302      	movs	r3, #2
 800283a:	e12a      	b.n	8002a92 <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 800283c:	68bb      	ldr	r3, [r7, #8]
 800283e:	2b00      	cmp	r3, #0
 8002840:	d002      	beq.n	8002848 <HAL_SPI_Transmit+0x36>
 8002842:	88fb      	ldrh	r3, [r7, #6]
 8002844:	2b00      	cmp	r3, #0
 8002846:	d101      	bne.n	800284c <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8002848:	2301      	movs	r3, #1
 800284a:	e122      	b.n	8002a92 <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800284c:	68fb      	ldr	r3, [r7, #12]
 800284e:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8002852:	2b01      	cmp	r3, #1
 8002854:	d101      	bne.n	800285a <HAL_SPI_Transmit+0x48>
 8002856:	2302      	movs	r3, #2
 8002858:	e11b      	b.n	8002a92 <HAL_SPI_Transmit+0x280>
 800285a:	68fb      	ldr	r3, [r7, #12]
 800285c:	2201      	movs	r2, #1
 800285e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8002862:	68fb      	ldr	r3, [r7, #12]
 8002864:	2203      	movs	r2, #3
 8002866:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800286a:	68fb      	ldr	r3, [r7, #12]
 800286c:	2200      	movs	r2, #0
 800286e:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8002870:	68fb      	ldr	r3, [r7, #12]
 8002872:	68ba      	ldr	r2, [r7, #8]
 8002874:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8002876:	68fb      	ldr	r3, [r7, #12]
 8002878:	88fa      	ldrh	r2, [r7, #6]
 800287a:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 800287c:	68fb      	ldr	r3, [r7, #12]
 800287e:	88fa      	ldrh	r2, [r7, #6]
 8002880:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8002882:	68fb      	ldr	r3, [r7, #12]
 8002884:	2200      	movs	r2, #0
 8002886:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8002888:	68fb      	ldr	r3, [r7, #12]
 800288a:	2200      	movs	r2, #0
 800288c:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 800288e:	68fb      	ldr	r3, [r7, #12]
 8002890:	2200      	movs	r2, #0
 8002892:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8002894:	68fb      	ldr	r3, [r7, #12]
 8002896:	2200      	movs	r2, #0
 8002898:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 800289a:	68fb      	ldr	r3, [r7, #12]
 800289c:	2200      	movs	r2, #0
 800289e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80028a0:	68fb      	ldr	r3, [r7, #12]
 80028a2:	689b      	ldr	r3, [r3, #8]
 80028a4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80028a8:	d10f      	bne.n	80028ca <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80028aa:	68fb      	ldr	r3, [r7, #12]
 80028ac:	681b      	ldr	r3, [r3, #0]
 80028ae:	681a      	ldr	r2, [r3, #0]
 80028b0:	68fb      	ldr	r3, [r7, #12]
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80028b8:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80028ba:	68fb      	ldr	r3, [r7, #12]
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	681a      	ldr	r2, [r3, #0]
 80028c0:	68fb      	ldr	r3, [r7, #12]
 80028c2:	681b      	ldr	r3, [r3, #0]
 80028c4:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80028c8:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80028ca:	68fb      	ldr	r3, [r7, #12]
 80028cc:	681b      	ldr	r3, [r3, #0]
 80028ce:	681b      	ldr	r3, [r3, #0]
 80028d0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80028d4:	2b40      	cmp	r3, #64	@ 0x40
 80028d6:	d007      	beq.n	80028e8 <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80028d8:	68fb      	ldr	r3, [r7, #12]
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	681a      	ldr	r2, [r3, #0]
 80028de:	68fb      	ldr	r3, [r7, #12]
 80028e0:	681b      	ldr	r3, [r3, #0]
 80028e2:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80028e6:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80028e8:	68fb      	ldr	r3, [r7, #12]
 80028ea:	68db      	ldr	r3, [r3, #12]
 80028ec:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80028f0:	d152      	bne.n	8002998 <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80028f2:	68fb      	ldr	r3, [r7, #12]
 80028f4:	685b      	ldr	r3, [r3, #4]
 80028f6:	2b00      	cmp	r3, #0
 80028f8:	d002      	beq.n	8002900 <HAL_SPI_Transmit+0xee>
 80028fa:	8b7b      	ldrh	r3, [r7, #26]
 80028fc:	2b01      	cmp	r3, #1
 80028fe:	d145      	bne.n	800298c <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8002900:	68fb      	ldr	r3, [r7, #12]
 8002902:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002904:	881a      	ldrh	r2, [r3, #0]
 8002906:	68fb      	ldr	r3, [r7, #12]
 8002908:	681b      	ldr	r3, [r3, #0]
 800290a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800290c:	68fb      	ldr	r3, [r7, #12]
 800290e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002910:	1c9a      	adds	r2, r3, #2
 8002912:	68fb      	ldr	r3, [r7, #12]
 8002914:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8002916:	68fb      	ldr	r3, [r7, #12]
 8002918:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800291a:	b29b      	uxth	r3, r3
 800291c:	3b01      	subs	r3, #1
 800291e:	b29a      	uxth	r2, r3
 8002920:	68fb      	ldr	r3, [r7, #12]
 8002922:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8002924:	e032      	b.n	800298c <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8002926:	68fb      	ldr	r3, [r7, #12]
 8002928:	681b      	ldr	r3, [r3, #0]
 800292a:	689b      	ldr	r3, [r3, #8]
 800292c:	f003 0302 	and.w	r3, r3, #2
 8002930:	2b02      	cmp	r3, #2
 8002932:	d112      	bne.n	800295a <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8002934:	68fb      	ldr	r3, [r7, #12]
 8002936:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002938:	881a      	ldrh	r2, [r3, #0]
 800293a:	68fb      	ldr	r3, [r7, #12]
 800293c:	681b      	ldr	r3, [r3, #0]
 800293e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8002940:	68fb      	ldr	r3, [r7, #12]
 8002942:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002944:	1c9a      	adds	r2, r3, #2
 8002946:	68fb      	ldr	r3, [r7, #12]
 8002948:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800294a:	68fb      	ldr	r3, [r7, #12]
 800294c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800294e:	b29b      	uxth	r3, r3
 8002950:	3b01      	subs	r3, #1
 8002952:	b29a      	uxth	r2, r3
 8002954:	68fb      	ldr	r3, [r7, #12]
 8002956:	86da      	strh	r2, [r3, #54]	@ 0x36
 8002958:	e018      	b.n	800298c <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800295a:	f7fe ff55 	bl	8001808 <HAL_GetTick>
 800295e:	4602      	mov	r2, r0
 8002960:	69fb      	ldr	r3, [r7, #28]
 8002962:	1ad3      	subs	r3, r2, r3
 8002964:	683a      	ldr	r2, [r7, #0]
 8002966:	429a      	cmp	r2, r3
 8002968:	d803      	bhi.n	8002972 <HAL_SPI_Transmit+0x160>
 800296a:	683b      	ldr	r3, [r7, #0]
 800296c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002970:	d102      	bne.n	8002978 <HAL_SPI_Transmit+0x166>
 8002972:	683b      	ldr	r3, [r7, #0]
 8002974:	2b00      	cmp	r3, #0
 8002976:	d109      	bne.n	800298c <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8002978:	68fb      	ldr	r3, [r7, #12]
 800297a:	2201      	movs	r2, #1
 800297c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8002980:	68fb      	ldr	r3, [r7, #12]
 8002982:	2200      	movs	r2, #0
 8002984:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8002988:	2303      	movs	r3, #3
 800298a:	e082      	b.n	8002a92 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 800298c:	68fb      	ldr	r3, [r7, #12]
 800298e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002990:	b29b      	uxth	r3, r3
 8002992:	2b00      	cmp	r3, #0
 8002994:	d1c7      	bne.n	8002926 <HAL_SPI_Transmit+0x114>
 8002996:	e053      	b.n	8002a40 <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002998:	68fb      	ldr	r3, [r7, #12]
 800299a:	685b      	ldr	r3, [r3, #4]
 800299c:	2b00      	cmp	r3, #0
 800299e:	d002      	beq.n	80029a6 <HAL_SPI_Transmit+0x194>
 80029a0:	8b7b      	ldrh	r3, [r7, #26]
 80029a2:	2b01      	cmp	r3, #1
 80029a4:	d147      	bne.n	8002a36 <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80029a6:	68fb      	ldr	r3, [r7, #12]
 80029a8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80029aa:	68fb      	ldr	r3, [r7, #12]
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	330c      	adds	r3, #12
 80029b0:	7812      	ldrb	r2, [r2, #0]
 80029b2:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80029b4:	68fb      	ldr	r3, [r7, #12]
 80029b6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80029b8:	1c5a      	adds	r2, r3, #1
 80029ba:	68fb      	ldr	r3, [r7, #12]
 80029bc:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80029be:	68fb      	ldr	r3, [r7, #12]
 80029c0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80029c2:	b29b      	uxth	r3, r3
 80029c4:	3b01      	subs	r3, #1
 80029c6:	b29a      	uxth	r2, r3
 80029c8:	68fb      	ldr	r3, [r7, #12]
 80029ca:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 80029cc:	e033      	b.n	8002a36 <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80029ce:	68fb      	ldr	r3, [r7, #12]
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	689b      	ldr	r3, [r3, #8]
 80029d4:	f003 0302 	and.w	r3, r3, #2
 80029d8:	2b02      	cmp	r3, #2
 80029da:	d113      	bne.n	8002a04 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80029dc:	68fb      	ldr	r3, [r7, #12]
 80029de:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80029e0:	68fb      	ldr	r3, [r7, #12]
 80029e2:	681b      	ldr	r3, [r3, #0]
 80029e4:	330c      	adds	r3, #12
 80029e6:	7812      	ldrb	r2, [r2, #0]
 80029e8:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 80029ea:	68fb      	ldr	r3, [r7, #12]
 80029ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80029ee:	1c5a      	adds	r2, r3, #1
 80029f0:	68fb      	ldr	r3, [r7, #12]
 80029f2:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80029f4:	68fb      	ldr	r3, [r7, #12]
 80029f6:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80029f8:	b29b      	uxth	r3, r3
 80029fa:	3b01      	subs	r3, #1
 80029fc:	b29a      	uxth	r2, r3
 80029fe:	68fb      	ldr	r3, [r7, #12]
 8002a00:	86da      	strh	r2, [r3, #54]	@ 0x36
 8002a02:	e018      	b.n	8002a36 <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002a04:	f7fe ff00 	bl	8001808 <HAL_GetTick>
 8002a08:	4602      	mov	r2, r0
 8002a0a:	69fb      	ldr	r3, [r7, #28]
 8002a0c:	1ad3      	subs	r3, r2, r3
 8002a0e:	683a      	ldr	r2, [r7, #0]
 8002a10:	429a      	cmp	r2, r3
 8002a12:	d803      	bhi.n	8002a1c <HAL_SPI_Transmit+0x20a>
 8002a14:	683b      	ldr	r3, [r7, #0]
 8002a16:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002a1a:	d102      	bne.n	8002a22 <HAL_SPI_Transmit+0x210>
 8002a1c:	683b      	ldr	r3, [r7, #0]
 8002a1e:	2b00      	cmp	r3, #0
 8002a20:	d109      	bne.n	8002a36 <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8002a22:	68fb      	ldr	r3, [r7, #12]
 8002a24:	2201      	movs	r2, #1
 8002a26:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8002a2a:	68fb      	ldr	r3, [r7, #12]
 8002a2c:	2200      	movs	r2, #0
 8002a2e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8002a32:	2303      	movs	r3, #3
 8002a34:	e02d      	b.n	8002a92 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8002a36:	68fb      	ldr	r3, [r7, #12]
 8002a38:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002a3a:	b29b      	uxth	r3, r3
 8002a3c:	2b00      	cmp	r3, #0
 8002a3e:	d1c6      	bne.n	80029ce <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8002a40:	69fa      	ldr	r2, [r7, #28]
 8002a42:	6839      	ldr	r1, [r7, #0]
 8002a44:	68f8      	ldr	r0, [r7, #12]
 8002a46:	f000 fa67 	bl	8002f18 <SPI_EndRxTxTransaction>
 8002a4a:	4603      	mov	r3, r0
 8002a4c:	2b00      	cmp	r3, #0
 8002a4e:	d002      	beq.n	8002a56 <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002a50:	68fb      	ldr	r3, [r7, #12]
 8002a52:	2220      	movs	r2, #32
 8002a54:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8002a56:	68fb      	ldr	r3, [r7, #12]
 8002a58:	689b      	ldr	r3, [r3, #8]
 8002a5a:	2b00      	cmp	r3, #0
 8002a5c:	d10a      	bne.n	8002a74 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8002a5e:	2300      	movs	r3, #0
 8002a60:	617b      	str	r3, [r7, #20]
 8002a62:	68fb      	ldr	r3, [r7, #12]
 8002a64:	681b      	ldr	r3, [r3, #0]
 8002a66:	68db      	ldr	r3, [r3, #12]
 8002a68:	617b      	str	r3, [r7, #20]
 8002a6a:	68fb      	ldr	r3, [r7, #12]
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	689b      	ldr	r3, [r3, #8]
 8002a70:	617b      	str	r3, [r7, #20]
 8002a72:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8002a74:	68fb      	ldr	r3, [r7, #12]
 8002a76:	2201      	movs	r2, #1
 8002a78:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8002a7c:	68fb      	ldr	r3, [r7, #12]
 8002a7e:	2200      	movs	r2, #0
 8002a80:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8002a84:	68fb      	ldr	r3, [r7, #12]
 8002a86:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002a88:	2b00      	cmp	r3, #0
 8002a8a:	d001      	beq.n	8002a90 <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 8002a8c:	2301      	movs	r3, #1
 8002a8e:	e000      	b.n	8002a92 <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 8002a90:	2300      	movs	r3, #0
  }
}
 8002a92:	4618      	mov	r0, r3
 8002a94:	3720      	adds	r7, #32
 8002a96:	46bd      	mov	sp, r7
 8002a98:	bd80      	pop	{r7, pc}

08002a9a <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8002a9a:	b580      	push	{r7, lr}
 8002a9c:	b08a      	sub	sp, #40	@ 0x28
 8002a9e:	af00      	add	r7, sp, #0
 8002aa0:	60f8      	str	r0, [r7, #12]
 8002aa2:	60b9      	str	r1, [r7, #8]
 8002aa4:	607a      	str	r2, [r7, #4]
 8002aa6:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8002aa8:	2301      	movs	r3, #1
 8002aaa:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8002aac:	f7fe feac 	bl	8001808 <HAL_GetTick>
 8002ab0:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8002ab2:	68fb      	ldr	r3, [r7, #12]
 8002ab4:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8002ab8:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8002aba:	68fb      	ldr	r3, [r7, #12]
 8002abc:	685b      	ldr	r3, [r3, #4]
 8002abe:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8002ac0:	887b      	ldrh	r3, [r7, #2]
 8002ac2:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8002ac4:	7ffb      	ldrb	r3, [r7, #31]
 8002ac6:	2b01      	cmp	r3, #1
 8002ac8:	d00c      	beq.n	8002ae4 <HAL_SPI_TransmitReceive+0x4a>
 8002aca:	69bb      	ldr	r3, [r7, #24]
 8002acc:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8002ad0:	d106      	bne.n	8002ae0 <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8002ad2:	68fb      	ldr	r3, [r7, #12]
 8002ad4:	689b      	ldr	r3, [r3, #8]
 8002ad6:	2b00      	cmp	r3, #0
 8002ad8:	d102      	bne.n	8002ae0 <HAL_SPI_TransmitReceive+0x46>
 8002ada:	7ffb      	ldrb	r3, [r7, #31]
 8002adc:	2b04      	cmp	r3, #4
 8002ade:	d001      	beq.n	8002ae4 <HAL_SPI_TransmitReceive+0x4a>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8002ae0:	2302      	movs	r3, #2
 8002ae2:	e17f      	b.n	8002de4 <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8002ae4:	68bb      	ldr	r3, [r7, #8]
 8002ae6:	2b00      	cmp	r3, #0
 8002ae8:	d005      	beq.n	8002af6 <HAL_SPI_TransmitReceive+0x5c>
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	2b00      	cmp	r3, #0
 8002aee:	d002      	beq.n	8002af6 <HAL_SPI_TransmitReceive+0x5c>
 8002af0:	887b      	ldrh	r3, [r7, #2]
 8002af2:	2b00      	cmp	r3, #0
 8002af4:	d101      	bne.n	8002afa <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 8002af6:	2301      	movs	r3, #1
 8002af8:	e174      	b.n	8002de4 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8002afa:	68fb      	ldr	r3, [r7, #12]
 8002afc:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8002b00:	2b01      	cmp	r3, #1
 8002b02:	d101      	bne.n	8002b08 <HAL_SPI_TransmitReceive+0x6e>
 8002b04:	2302      	movs	r3, #2
 8002b06:	e16d      	b.n	8002de4 <HAL_SPI_TransmitReceive+0x34a>
 8002b08:	68fb      	ldr	r3, [r7, #12]
 8002b0a:	2201      	movs	r2, #1
 8002b0c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8002b10:	68fb      	ldr	r3, [r7, #12]
 8002b12:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8002b16:	b2db      	uxtb	r3, r3
 8002b18:	2b04      	cmp	r3, #4
 8002b1a:	d003      	beq.n	8002b24 <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8002b1c:	68fb      	ldr	r3, [r7, #12]
 8002b1e:	2205      	movs	r2, #5
 8002b20:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002b24:	68fb      	ldr	r3, [r7, #12]
 8002b26:	2200      	movs	r2, #0
 8002b28:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8002b2a:	68fb      	ldr	r3, [r7, #12]
 8002b2c:	687a      	ldr	r2, [r7, #4]
 8002b2e:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 8002b30:	68fb      	ldr	r3, [r7, #12]
 8002b32:	887a      	ldrh	r2, [r7, #2]
 8002b34:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 8002b36:	68fb      	ldr	r3, [r7, #12]
 8002b38:	887a      	ldrh	r2, [r7, #2]
 8002b3a:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8002b3c:	68fb      	ldr	r3, [r7, #12]
 8002b3e:	68ba      	ldr	r2, [r7, #8]
 8002b40:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 8002b42:	68fb      	ldr	r3, [r7, #12]
 8002b44:	887a      	ldrh	r2, [r7, #2]
 8002b46:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 8002b48:	68fb      	ldr	r3, [r7, #12]
 8002b4a:	887a      	ldrh	r2, [r7, #2]
 8002b4c:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8002b4e:	68fb      	ldr	r3, [r7, #12]
 8002b50:	2200      	movs	r2, #0
 8002b52:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8002b54:	68fb      	ldr	r3, [r7, #12]
 8002b56:	2200      	movs	r2, #0
 8002b58:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002b5a:	68fb      	ldr	r3, [r7, #12]
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002b64:	2b40      	cmp	r3, #64	@ 0x40
 8002b66:	d007      	beq.n	8002b78 <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8002b68:	68fb      	ldr	r3, [r7, #12]
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	681a      	ldr	r2, [r3, #0]
 8002b6e:	68fb      	ldr	r3, [r7, #12]
 8002b70:	681b      	ldr	r3, [r3, #0]
 8002b72:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002b76:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8002b78:	68fb      	ldr	r3, [r7, #12]
 8002b7a:	68db      	ldr	r3, [r3, #12]
 8002b7c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002b80:	d17e      	bne.n	8002c80 <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002b82:	68fb      	ldr	r3, [r7, #12]
 8002b84:	685b      	ldr	r3, [r3, #4]
 8002b86:	2b00      	cmp	r3, #0
 8002b88:	d002      	beq.n	8002b90 <HAL_SPI_TransmitReceive+0xf6>
 8002b8a:	8afb      	ldrh	r3, [r7, #22]
 8002b8c:	2b01      	cmp	r3, #1
 8002b8e:	d16c      	bne.n	8002c6a <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8002b90:	68fb      	ldr	r3, [r7, #12]
 8002b92:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b94:	881a      	ldrh	r2, [r3, #0]
 8002b96:	68fb      	ldr	r3, [r7, #12]
 8002b98:	681b      	ldr	r3, [r3, #0]
 8002b9a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8002b9c:	68fb      	ldr	r3, [r7, #12]
 8002b9e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ba0:	1c9a      	adds	r2, r3, #2
 8002ba2:	68fb      	ldr	r3, [r7, #12]
 8002ba4:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8002ba6:	68fb      	ldr	r3, [r7, #12]
 8002ba8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002baa:	b29b      	uxth	r3, r3
 8002bac:	3b01      	subs	r3, #1
 8002bae:	b29a      	uxth	r2, r3
 8002bb0:	68fb      	ldr	r3, [r7, #12]
 8002bb2:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002bb4:	e059      	b.n	8002c6a <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8002bb6:	68fb      	ldr	r3, [r7, #12]
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	689b      	ldr	r3, [r3, #8]
 8002bbc:	f003 0302 	and.w	r3, r3, #2
 8002bc0:	2b02      	cmp	r3, #2
 8002bc2:	d11b      	bne.n	8002bfc <HAL_SPI_TransmitReceive+0x162>
 8002bc4:	68fb      	ldr	r3, [r7, #12]
 8002bc6:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002bc8:	b29b      	uxth	r3, r3
 8002bca:	2b00      	cmp	r3, #0
 8002bcc:	d016      	beq.n	8002bfc <HAL_SPI_TransmitReceive+0x162>
 8002bce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002bd0:	2b01      	cmp	r3, #1
 8002bd2:	d113      	bne.n	8002bfc <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8002bd4:	68fb      	ldr	r3, [r7, #12]
 8002bd6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002bd8:	881a      	ldrh	r2, [r3, #0]
 8002bda:	68fb      	ldr	r3, [r7, #12]
 8002bdc:	681b      	ldr	r3, [r3, #0]
 8002bde:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8002be0:	68fb      	ldr	r3, [r7, #12]
 8002be2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002be4:	1c9a      	adds	r2, r3, #2
 8002be6:	68fb      	ldr	r3, [r7, #12]
 8002be8:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8002bea:	68fb      	ldr	r3, [r7, #12]
 8002bec:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002bee:	b29b      	uxth	r3, r3
 8002bf0:	3b01      	subs	r3, #1
 8002bf2:	b29a      	uxth	r2, r3
 8002bf4:	68fb      	ldr	r3, [r7, #12]
 8002bf6:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8002bf8:	2300      	movs	r3, #0
 8002bfa:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8002bfc:	68fb      	ldr	r3, [r7, #12]
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	689b      	ldr	r3, [r3, #8]
 8002c02:	f003 0301 	and.w	r3, r3, #1
 8002c06:	2b01      	cmp	r3, #1
 8002c08:	d119      	bne.n	8002c3e <HAL_SPI_TransmitReceive+0x1a4>
 8002c0a:	68fb      	ldr	r3, [r7, #12]
 8002c0c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002c0e:	b29b      	uxth	r3, r3
 8002c10:	2b00      	cmp	r3, #0
 8002c12:	d014      	beq.n	8002c3e <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8002c14:	68fb      	ldr	r3, [r7, #12]
 8002c16:	681b      	ldr	r3, [r3, #0]
 8002c18:	68da      	ldr	r2, [r3, #12]
 8002c1a:	68fb      	ldr	r3, [r7, #12]
 8002c1c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002c1e:	b292      	uxth	r2, r2
 8002c20:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8002c22:	68fb      	ldr	r3, [r7, #12]
 8002c24:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002c26:	1c9a      	adds	r2, r3, #2
 8002c28:	68fb      	ldr	r3, [r7, #12]
 8002c2a:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8002c2c:	68fb      	ldr	r3, [r7, #12]
 8002c2e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002c30:	b29b      	uxth	r3, r3
 8002c32:	3b01      	subs	r3, #1
 8002c34:	b29a      	uxth	r2, r3
 8002c36:	68fb      	ldr	r3, [r7, #12]
 8002c38:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8002c3a:	2301      	movs	r3, #1
 8002c3c:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8002c3e:	f7fe fde3 	bl	8001808 <HAL_GetTick>
 8002c42:	4602      	mov	r2, r0
 8002c44:	6a3b      	ldr	r3, [r7, #32]
 8002c46:	1ad3      	subs	r3, r2, r3
 8002c48:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002c4a:	429a      	cmp	r2, r3
 8002c4c:	d80d      	bhi.n	8002c6a <HAL_SPI_TransmitReceive+0x1d0>
 8002c4e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002c50:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002c54:	d009      	beq.n	8002c6a <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8002c56:	68fb      	ldr	r3, [r7, #12]
 8002c58:	2201      	movs	r2, #1
 8002c5a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8002c5e:	68fb      	ldr	r3, [r7, #12]
 8002c60:	2200      	movs	r2, #0
 8002c62:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8002c66:	2303      	movs	r3, #3
 8002c68:	e0bc      	b.n	8002de4 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002c6a:	68fb      	ldr	r3, [r7, #12]
 8002c6c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002c6e:	b29b      	uxth	r3, r3
 8002c70:	2b00      	cmp	r3, #0
 8002c72:	d1a0      	bne.n	8002bb6 <HAL_SPI_TransmitReceive+0x11c>
 8002c74:	68fb      	ldr	r3, [r7, #12]
 8002c76:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002c78:	b29b      	uxth	r3, r3
 8002c7a:	2b00      	cmp	r3, #0
 8002c7c:	d19b      	bne.n	8002bb6 <HAL_SPI_TransmitReceive+0x11c>
 8002c7e:	e082      	b.n	8002d86 <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002c80:	68fb      	ldr	r3, [r7, #12]
 8002c82:	685b      	ldr	r3, [r3, #4]
 8002c84:	2b00      	cmp	r3, #0
 8002c86:	d002      	beq.n	8002c8e <HAL_SPI_TransmitReceive+0x1f4>
 8002c88:	8afb      	ldrh	r3, [r7, #22]
 8002c8a:	2b01      	cmp	r3, #1
 8002c8c:	d171      	bne.n	8002d72 <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8002c8e:	68fb      	ldr	r3, [r7, #12]
 8002c90:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002c92:	68fb      	ldr	r3, [r7, #12]
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	330c      	adds	r3, #12
 8002c98:	7812      	ldrb	r2, [r2, #0]
 8002c9a:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8002c9c:	68fb      	ldr	r3, [r7, #12]
 8002c9e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ca0:	1c5a      	adds	r2, r3, #1
 8002ca2:	68fb      	ldr	r3, [r7, #12]
 8002ca4:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8002ca6:	68fb      	ldr	r3, [r7, #12]
 8002ca8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002caa:	b29b      	uxth	r3, r3
 8002cac:	3b01      	subs	r3, #1
 8002cae:	b29a      	uxth	r2, r3
 8002cb0:	68fb      	ldr	r3, [r7, #12]
 8002cb2:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002cb4:	e05d      	b.n	8002d72 <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8002cb6:	68fb      	ldr	r3, [r7, #12]
 8002cb8:	681b      	ldr	r3, [r3, #0]
 8002cba:	689b      	ldr	r3, [r3, #8]
 8002cbc:	f003 0302 	and.w	r3, r3, #2
 8002cc0:	2b02      	cmp	r3, #2
 8002cc2:	d11c      	bne.n	8002cfe <HAL_SPI_TransmitReceive+0x264>
 8002cc4:	68fb      	ldr	r3, [r7, #12]
 8002cc6:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002cc8:	b29b      	uxth	r3, r3
 8002cca:	2b00      	cmp	r3, #0
 8002ccc:	d017      	beq.n	8002cfe <HAL_SPI_TransmitReceive+0x264>
 8002cce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002cd0:	2b01      	cmp	r3, #1
 8002cd2:	d114      	bne.n	8002cfe <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8002cd4:	68fb      	ldr	r3, [r7, #12]
 8002cd6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002cd8:	68fb      	ldr	r3, [r7, #12]
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	330c      	adds	r3, #12
 8002cde:	7812      	ldrb	r2, [r2, #0]
 8002ce0:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8002ce2:	68fb      	ldr	r3, [r7, #12]
 8002ce4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ce6:	1c5a      	adds	r2, r3, #1
 8002ce8:	68fb      	ldr	r3, [r7, #12]
 8002cea:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8002cec:	68fb      	ldr	r3, [r7, #12]
 8002cee:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002cf0:	b29b      	uxth	r3, r3
 8002cf2:	3b01      	subs	r3, #1
 8002cf4:	b29a      	uxth	r2, r3
 8002cf6:	68fb      	ldr	r3, [r7, #12]
 8002cf8:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8002cfa:	2300      	movs	r3, #0
 8002cfc:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8002cfe:	68fb      	ldr	r3, [r7, #12]
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	689b      	ldr	r3, [r3, #8]
 8002d04:	f003 0301 	and.w	r3, r3, #1
 8002d08:	2b01      	cmp	r3, #1
 8002d0a:	d119      	bne.n	8002d40 <HAL_SPI_TransmitReceive+0x2a6>
 8002d0c:	68fb      	ldr	r3, [r7, #12]
 8002d0e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002d10:	b29b      	uxth	r3, r3
 8002d12:	2b00      	cmp	r3, #0
 8002d14:	d014      	beq.n	8002d40 <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8002d16:	68fb      	ldr	r3, [r7, #12]
 8002d18:	681b      	ldr	r3, [r3, #0]
 8002d1a:	68da      	ldr	r2, [r3, #12]
 8002d1c:	68fb      	ldr	r3, [r7, #12]
 8002d1e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002d20:	b2d2      	uxtb	r2, r2
 8002d22:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8002d24:	68fb      	ldr	r3, [r7, #12]
 8002d26:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002d28:	1c5a      	adds	r2, r3, #1
 8002d2a:	68fb      	ldr	r3, [r7, #12]
 8002d2c:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8002d2e:	68fb      	ldr	r3, [r7, #12]
 8002d30:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002d32:	b29b      	uxth	r3, r3
 8002d34:	3b01      	subs	r3, #1
 8002d36:	b29a      	uxth	r2, r3
 8002d38:	68fb      	ldr	r3, [r7, #12]
 8002d3a:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8002d3c:	2301      	movs	r3, #1
 8002d3e:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8002d40:	f7fe fd62 	bl	8001808 <HAL_GetTick>
 8002d44:	4602      	mov	r2, r0
 8002d46:	6a3b      	ldr	r3, [r7, #32]
 8002d48:	1ad3      	subs	r3, r2, r3
 8002d4a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002d4c:	429a      	cmp	r2, r3
 8002d4e:	d803      	bhi.n	8002d58 <HAL_SPI_TransmitReceive+0x2be>
 8002d50:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002d52:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002d56:	d102      	bne.n	8002d5e <HAL_SPI_TransmitReceive+0x2c4>
 8002d58:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002d5a:	2b00      	cmp	r3, #0
 8002d5c:	d109      	bne.n	8002d72 <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8002d5e:	68fb      	ldr	r3, [r7, #12]
 8002d60:	2201      	movs	r2, #1
 8002d62:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8002d66:	68fb      	ldr	r3, [r7, #12]
 8002d68:	2200      	movs	r2, #0
 8002d6a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8002d6e:	2303      	movs	r3, #3
 8002d70:	e038      	b.n	8002de4 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002d72:	68fb      	ldr	r3, [r7, #12]
 8002d74:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002d76:	b29b      	uxth	r3, r3
 8002d78:	2b00      	cmp	r3, #0
 8002d7a:	d19c      	bne.n	8002cb6 <HAL_SPI_TransmitReceive+0x21c>
 8002d7c:	68fb      	ldr	r3, [r7, #12]
 8002d7e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002d80:	b29b      	uxth	r3, r3
 8002d82:	2b00      	cmp	r3, #0
 8002d84:	d197      	bne.n	8002cb6 <HAL_SPI_TransmitReceive+0x21c>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8002d86:	6a3a      	ldr	r2, [r7, #32]
 8002d88:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8002d8a:	68f8      	ldr	r0, [r7, #12]
 8002d8c:	f000 f8c4 	bl	8002f18 <SPI_EndRxTxTransaction>
 8002d90:	4603      	mov	r3, r0
 8002d92:	2b00      	cmp	r3, #0
 8002d94:	d008      	beq.n	8002da8 <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002d96:	68fb      	ldr	r3, [r7, #12]
 8002d98:	2220      	movs	r2, #32
 8002d9a:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 8002d9c:	68fb      	ldr	r3, [r7, #12]
 8002d9e:	2200      	movs	r2, #0
 8002da0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 8002da4:	2301      	movs	r3, #1
 8002da6:	e01d      	b.n	8002de4 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8002da8:	68fb      	ldr	r3, [r7, #12]
 8002daa:	689b      	ldr	r3, [r3, #8]
 8002dac:	2b00      	cmp	r3, #0
 8002dae:	d10a      	bne.n	8002dc6 <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8002db0:	2300      	movs	r3, #0
 8002db2:	613b      	str	r3, [r7, #16]
 8002db4:	68fb      	ldr	r3, [r7, #12]
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	68db      	ldr	r3, [r3, #12]
 8002dba:	613b      	str	r3, [r7, #16]
 8002dbc:	68fb      	ldr	r3, [r7, #12]
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	689b      	ldr	r3, [r3, #8]
 8002dc2:	613b      	str	r3, [r7, #16]
 8002dc4:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 8002dc6:	68fb      	ldr	r3, [r7, #12]
 8002dc8:	2201      	movs	r2, #1
 8002dca:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8002dce:	68fb      	ldr	r3, [r7, #12]
 8002dd0:	2200      	movs	r2, #0
 8002dd2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8002dd6:	68fb      	ldr	r3, [r7, #12]
 8002dd8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002dda:	2b00      	cmp	r3, #0
 8002ddc:	d001      	beq.n	8002de2 <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 8002dde:	2301      	movs	r3, #1
 8002de0:	e000      	b.n	8002de4 <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 8002de2:	2300      	movs	r3, #0
  }
}
 8002de4:	4618      	mov	r0, r3
 8002de6:	3728      	adds	r7, #40	@ 0x28
 8002de8:	46bd      	mov	sp, r7
 8002dea:	bd80      	pop	{r7, pc}

08002dec <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(const SPI_HandleTypeDef *hspi)
{
 8002dec:	b480      	push	{r7}
 8002dee:	b083      	sub	sp, #12
 8002df0:	af00      	add	r7, sp, #0
 8002df2:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8002dfa:	b2db      	uxtb	r3, r3
}
 8002dfc:	4618      	mov	r0, r3
 8002dfe:	370c      	adds	r7, #12
 8002e00:	46bd      	mov	sp, r7
 8002e02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e06:	4770      	bx	lr

08002e08 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8002e08:	b580      	push	{r7, lr}
 8002e0a:	b088      	sub	sp, #32
 8002e0c:	af00      	add	r7, sp, #0
 8002e0e:	60f8      	str	r0, [r7, #12]
 8002e10:	60b9      	str	r1, [r7, #8]
 8002e12:	603b      	str	r3, [r7, #0]
 8002e14:	4613      	mov	r3, r2
 8002e16:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8002e18:	f7fe fcf6 	bl	8001808 <HAL_GetTick>
 8002e1c:	4602      	mov	r2, r0
 8002e1e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002e20:	1a9b      	subs	r3, r3, r2
 8002e22:	683a      	ldr	r2, [r7, #0]
 8002e24:	4413      	add	r3, r2
 8002e26:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8002e28:	f7fe fcee 	bl	8001808 <HAL_GetTick>
 8002e2c:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8002e2e:	4b39      	ldr	r3, [pc, #228]	@ (8002f14 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8002e30:	681b      	ldr	r3, [r3, #0]
 8002e32:	015b      	lsls	r3, r3, #5
 8002e34:	0d1b      	lsrs	r3, r3, #20
 8002e36:	69fa      	ldr	r2, [r7, #28]
 8002e38:	fb02 f303 	mul.w	r3, r2, r3
 8002e3c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8002e3e:	e055      	b.n	8002eec <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 8002e40:	683b      	ldr	r3, [r7, #0]
 8002e42:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002e46:	d051      	beq.n	8002eec <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8002e48:	f7fe fcde 	bl	8001808 <HAL_GetTick>
 8002e4c:	4602      	mov	r2, r0
 8002e4e:	69bb      	ldr	r3, [r7, #24]
 8002e50:	1ad3      	subs	r3, r2, r3
 8002e52:	69fa      	ldr	r2, [r7, #28]
 8002e54:	429a      	cmp	r2, r3
 8002e56:	d902      	bls.n	8002e5e <SPI_WaitFlagStateUntilTimeout+0x56>
 8002e58:	69fb      	ldr	r3, [r7, #28]
 8002e5a:	2b00      	cmp	r3, #0
 8002e5c:	d13d      	bne.n	8002eda <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8002e5e:	68fb      	ldr	r3, [r7, #12]
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	685a      	ldr	r2, [r3, #4]
 8002e64:	68fb      	ldr	r3, [r7, #12]
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8002e6c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002e6e:	68fb      	ldr	r3, [r7, #12]
 8002e70:	685b      	ldr	r3, [r3, #4]
 8002e72:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8002e76:	d111      	bne.n	8002e9c <SPI_WaitFlagStateUntilTimeout+0x94>
 8002e78:	68fb      	ldr	r3, [r7, #12]
 8002e7a:	689b      	ldr	r3, [r3, #8]
 8002e7c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002e80:	d004      	beq.n	8002e8c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8002e82:	68fb      	ldr	r3, [r7, #12]
 8002e84:	689b      	ldr	r3, [r3, #8]
 8002e86:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002e8a:	d107      	bne.n	8002e9c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8002e8c:	68fb      	ldr	r3, [r7, #12]
 8002e8e:	681b      	ldr	r3, [r3, #0]
 8002e90:	681a      	ldr	r2, [r3, #0]
 8002e92:	68fb      	ldr	r3, [r7, #12]
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002e9a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8002e9c:	68fb      	ldr	r3, [r7, #12]
 8002e9e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ea0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002ea4:	d10f      	bne.n	8002ec6 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8002ea6:	68fb      	ldr	r3, [r7, #12]
 8002ea8:	681b      	ldr	r3, [r3, #0]
 8002eaa:	681a      	ldr	r2, [r3, #0]
 8002eac:	68fb      	ldr	r3, [r7, #12]
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8002eb4:	601a      	str	r2, [r3, #0]
 8002eb6:	68fb      	ldr	r3, [r7, #12]
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	681a      	ldr	r2, [r3, #0]
 8002ebc:	68fb      	ldr	r3, [r7, #12]
 8002ebe:	681b      	ldr	r3, [r3, #0]
 8002ec0:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8002ec4:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8002ec6:	68fb      	ldr	r3, [r7, #12]
 8002ec8:	2201      	movs	r2, #1
 8002eca:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8002ece:	68fb      	ldr	r3, [r7, #12]
 8002ed0:	2200      	movs	r2, #0
 8002ed2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8002ed6:	2303      	movs	r3, #3
 8002ed8:	e018      	b.n	8002f0c <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8002eda:	697b      	ldr	r3, [r7, #20]
 8002edc:	2b00      	cmp	r3, #0
 8002ede:	d102      	bne.n	8002ee6 <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 8002ee0:	2300      	movs	r3, #0
 8002ee2:	61fb      	str	r3, [r7, #28]
 8002ee4:	e002      	b.n	8002eec <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 8002ee6:	697b      	ldr	r3, [r7, #20]
 8002ee8:	3b01      	subs	r3, #1
 8002eea:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8002eec:	68fb      	ldr	r3, [r7, #12]
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	689a      	ldr	r2, [r3, #8]
 8002ef2:	68bb      	ldr	r3, [r7, #8]
 8002ef4:	4013      	ands	r3, r2
 8002ef6:	68ba      	ldr	r2, [r7, #8]
 8002ef8:	429a      	cmp	r2, r3
 8002efa:	bf0c      	ite	eq
 8002efc:	2301      	moveq	r3, #1
 8002efe:	2300      	movne	r3, #0
 8002f00:	b2db      	uxtb	r3, r3
 8002f02:	461a      	mov	r2, r3
 8002f04:	79fb      	ldrb	r3, [r7, #7]
 8002f06:	429a      	cmp	r2, r3
 8002f08:	d19a      	bne.n	8002e40 <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 8002f0a:	2300      	movs	r3, #0
}
 8002f0c:	4618      	mov	r0, r3
 8002f0e:	3720      	adds	r7, #32
 8002f10:	46bd      	mov	sp, r7
 8002f12:	bd80      	pop	{r7, pc}
 8002f14:	20000000 	.word	0x20000000

08002f18 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8002f18:	b580      	push	{r7, lr}
 8002f1a:	b088      	sub	sp, #32
 8002f1c:	af02      	add	r7, sp, #8
 8002f1e:	60f8      	str	r0, [r7, #12]
 8002f20:	60b9      	str	r1, [r7, #8]
 8002f22:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	9300      	str	r3, [sp, #0]
 8002f28:	68bb      	ldr	r3, [r7, #8]
 8002f2a:	2201      	movs	r2, #1
 8002f2c:	2102      	movs	r1, #2
 8002f2e:	68f8      	ldr	r0, [r7, #12]
 8002f30:	f7ff ff6a 	bl	8002e08 <SPI_WaitFlagStateUntilTimeout>
 8002f34:	4603      	mov	r3, r0
 8002f36:	2b00      	cmp	r3, #0
 8002f38:	d007      	beq.n	8002f4a <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002f3a:	68fb      	ldr	r3, [r7, #12]
 8002f3c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002f3e:	f043 0220 	orr.w	r2, r3, #32
 8002f42:	68fb      	ldr	r3, [r7, #12]
 8002f44:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8002f46:	2303      	movs	r3, #3
 8002f48:	e032      	b.n	8002fb0 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8002f4a:	4b1b      	ldr	r3, [pc, #108]	@ (8002fb8 <SPI_EndRxTxTransaction+0xa0>)
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	4a1b      	ldr	r2, [pc, #108]	@ (8002fbc <SPI_EndRxTxTransaction+0xa4>)
 8002f50:	fba2 2303 	umull	r2, r3, r2, r3
 8002f54:	0d5b      	lsrs	r3, r3, #21
 8002f56:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8002f5a:	fb02 f303 	mul.w	r3, r2, r3
 8002f5e:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8002f60:	68fb      	ldr	r3, [r7, #12]
 8002f62:	685b      	ldr	r3, [r3, #4]
 8002f64:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8002f68:	d112      	bne.n	8002f90 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	9300      	str	r3, [sp, #0]
 8002f6e:	68bb      	ldr	r3, [r7, #8]
 8002f70:	2200      	movs	r2, #0
 8002f72:	2180      	movs	r1, #128	@ 0x80
 8002f74:	68f8      	ldr	r0, [r7, #12]
 8002f76:	f7ff ff47 	bl	8002e08 <SPI_WaitFlagStateUntilTimeout>
 8002f7a:	4603      	mov	r3, r0
 8002f7c:	2b00      	cmp	r3, #0
 8002f7e:	d016      	beq.n	8002fae <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002f80:	68fb      	ldr	r3, [r7, #12]
 8002f82:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002f84:	f043 0220 	orr.w	r2, r3, #32
 8002f88:	68fb      	ldr	r3, [r7, #12]
 8002f8a:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8002f8c:	2303      	movs	r3, #3
 8002f8e:	e00f      	b.n	8002fb0 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8002f90:	697b      	ldr	r3, [r7, #20]
 8002f92:	2b00      	cmp	r3, #0
 8002f94:	d00a      	beq.n	8002fac <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 8002f96:	697b      	ldr	r3, [r7, #20]
 8002f98:	3b01      	subs	r3, #1
 8002f9a:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8002f9c:	68fb      	ldr	r3, [r7, #12]
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	689b      	ldr	r3, [r3, #8]
 8002fa2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002fa6:	2b80      	cmp	r3, #128	@ 0x80
 8002fa8:	d0f2      	beq.n	8002f90 <SPI_EndRxTxTransaction+0x78>
 8002faa:	e000      	b.n	8002fae <SPI_EndRxTxTransaction+0x96>
        break;
 8002fac:	bf00      	nop
  }

  return HAL_OK;
 8002fae:	2300      	movs	r3, #0
}
 8002fb0:	4618      	mov	r0, r3
 8002fb2:	3718      	adds	r7, #24
 8002fb4:	46bd      	mov	sp, r7
 8002fb6:	bd80      	pop	{r7, pc}
 8002fb8:	20000000 	.word	0x20000000
 8002fbc:	165e9f81 	.word	0x165e9f81

08002fc0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002fc0:	b580      	push	{r7, lr}
 8002fc2:	b082      	sub	sp, #8
 8002fc4:	af00      	add	r7, sp, #0
 8002fc6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	2b00      	cmp	r3, #0
 8002fcc:	d101      	bne.n	8002fd2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002fce:	2301      	movs	r3, #1
 8002fd0:	e042      	b.n	8003058 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002fd8:	b2db      	uxtb	r3, r3
 8002fda:	2b00      	cmp	r3, #0
 8002fdc:	d106      	bne.n	8002fec <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	2200      	movs	r2, #0
 8002fe2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002fe6:	6878      	ldr	r0, [r7, #4]
 8002fe8:	f000 f83a 	bl	8003060 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	2224      	movs	r2, #36	@ 0x24
 8002ff0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	68da      	ldr	r2, [r3, #12]
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003002:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003004:	6878      	ldr	r0, [r7, #4]
 8003006:	f000 f97d 	bl	8003304 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	691a      	ldr	r2, [r3, #16]
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	681b      	ldr	r3, [r3, #0]
 8003014:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8003018:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	695a      	ldr	r2, [r3, #20]
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8003028:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	68da      	ldr	r2, [r3, #12]
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003038:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	2200      	movs	r2, #0
 800303e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	2220      	movs	r2, #32
 8003044:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	2220      	movs	r2, #32
 800304c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	2200      	movs	r2, #0
 8003054:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8003056:	2300      	movs	r3, #0
}
 8003058:	4618      	mov	r0, r3
 800305a:	3708      	adds	r7, #8
 800305c:	46bd      	mov	sp, r7
 800305e:	bd80      	pop	{r7, pc}

08003060 <HAL_UART_MspInit>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_MspInit(UART_HandleTypeDef *huart)
{
 8003060:	b480      	push	{r7}
 8003062:	b083      	sub	sp, #12
 8003064:	af00      	add	r7, sp, #0
 8003066:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_MspInit could be implemented in the user file
   */
}
 8003068:	bf00      	nop
 800306a:	370c      	adds	r7, #12
 800306c:	46bd      	mov	sp, r7
 800306e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003072:	4770      	bx	lr

08003074 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003074:	b580      	push	{r7, lr}
 8003076:	b08a      	sub	sp, #40	@ 0x28
 8003078:	af02      	add	r7, sp, #8
 800307a:	60f8      	str	r0, [r7, #12]
 800307c:	60b9      	str	r1, [r7, #8]
 800307e:	603b      	str	r3, [r7, #0]
 8003080:	4613      	mov	r3, r2
 8003082:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8003084:	2300      	movs	r3, #0
 8003086:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003088:	68fb      	ldr	r3, [r7, #12]
 800308a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800308e:	b2db      	uxtb	r3, r3
 8003090:	2b20      	cmp	r3, #32
 8003092:	d175      	bne.n	8003180 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8003094:	68bb      	ldr	r3, [r7, #8]
 8003096:	2b00      	cmp	r3, #0
 8003098:	d002      	beq.n	80030a0 <HAL_UART_Transmit+0x2c>
 800309a:	88fb      	ldrh	r3, [r7, #6]
 800309c:	2b00      	cmp	r3, #0
 800309e:	d101      	bne.n	80030a4 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80030a0:	2301      	movs	r3, #1
 80030a2:	e06e      	b.n	8003182 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80030a4:	68fb      	ldr	r3, [r7, #12]
 80030a6:	2200      	movs	r2, #0
 80030a8:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80030aa:	68fb      	ldr	r3, [r7, #12]
 80030ac:	2221      	movs	r2, #33	@ 0x21
 80030ae:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80030b2:	f7fe fba9 	bl	8001808 <HAL_GetTick>
 80030b6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80030b8:	68fb      	ldr	r3, [r7, #12]
 80030ba:	88fa      	ldrh	r2, [r7, #6]
 80030bc:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 80030be:	68fb      	ldr	r3, [r7, #12]
 80030c0:	88fa      	ldrh	r2, [r7, #6]
 80030c2:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80030c4:	68fb      	ldr	r3, [r7, #12]
 80030c6:	689b      	ldr	r3, [r3, #8]
 80030c8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80030cc:	d108      	bne.n	80030e0 <HAL_UART_Transmit+0x6c>
 80030ce:	68fb      	ldr	r3, [r7, #12]
 80030d0:	691b      	ldr	r3, [r3, #16]
 80030d2:	2b00      	cmp	r3, #0
 80030d4:	d104      	bne.n	80030e0 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80030d6:	2300      	movs	r3, #0
 80030d8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80030da:	68bb      	ldr	r3, [r7, #8]
 80030dc:	61bb      	str	r3, [r7, #24]
 80030de:	e003      	b.n	80030e8 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80030e0:	68bb      	ldr	r3, [r7, #8]
 80030e2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80030e4:	2300      	movs	r3, #0
 80030e6:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80030e8:	e02e      	b.n	8003148 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80030ea:	683b      	ldr	r3, [r7, #0]
 80030ec:	9300      	str	r3, [sp, #0]
 80030ee:	697b      	ldr	r3, [r7, #20]
 80030f0:	2200      	movs	r2, #0
 80030f2:	2180      	movs	r1, #128	@ 0x80
 80030f4:	68f8      	ldr	r0, [r7, #12]
 80030f6:	f000 f848 	bl	800318a <UART_WaitOnFlagUntilTimeout>
 80030fa:	4603      	mov	r3, r0
 80030fc:	2b00      	cmp	r3, #0
 80030fe:	d005      	beq.n	800310c <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8003100:	68fb      	ldr	r3, [r7, #12]
 8003102:	2220      	movs	r2, #32
 8003104:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8003108:	2303      	movs	r3, #3
 800310a:	e03a      	b.n	8003182 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 800310c:	69fb      	ldr	r3, [r7, #28]
 800310e:	2b00      	cmp	r3, #0
 8003110:	d10b      	bne.n	800312a <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003112:	69bb      	ldr	r3, [r7, #24]
 8003114:	881b      	ldrh	r3, [r3, #0]
 8003116:	461a      	mov	r2, r3
 8003118:	68fb      	ldr	r3, [r7, #12]
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003120:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8003122:	69bb      	ldr	r3, [r7, #24]
 8003124:	3302      	adds	r3, #2
 8003126:	61bb      	str	r3, [r7, #24]
 8003128:	e007      	b.n	800313a <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800312a:	69fb      	ldr	r3, [r7, #28]
 800312c:	781a      	ldrb	r2, [r3, #0]
 800312e:	68fb      	ldr	r3, [r7, #12]
 8003130:	681b      	ldr	r3, [r3, #0]
 8003132:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8003134:	69fb      	ldr	r3, [r7, #28]
 8003136:	3301      	adds	r3, #1
 8003138:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800313a:	68fb      	ldr	r3, [r7, #12]
 800313c:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800313e:	b29b      	uxth	r3, r3
 8003140:	3b01      	subs	r3, #1
 8003142:	b29a      	uxth	r2, r3
 8003144:	68fb      	ldr	r3, [r7, #12]
 8003146:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8003148:	68fb      	ldr	r3, [r7, #12]
 800314a:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800314c:	b29b      	uxth	r3, r3
 800314e:	2b00      	cmp	r3, #0
 8003150:	d1cb      	bne.n	80030ea <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003152:	683b      	ldr	r3, [r7, #0]
 8003154:	9300      	str	r3, [sp, #0]
 8003156:	697b      	ldr	r3, [r7, #20]
 8003158:	2200      	movs	r2, #0
 800315a:	2140      	movs	r1, #64	@ 0x40
 800315c:	68f8      	ldr	r0, [r7, #12]
 800315e:	f000 f814 	bl	800318a <UART_WaitOnFlagUntilTimeout>
 8003162:	4603      	mov	r3, r0
 8003164:	2b00      	cmp	r3, #0
 8003166:	d005      	beq.n	8003174 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8003168:	68fb      	ldr	r3, [r7, #12]
 800316a:	2220      	movs	r2, #32
 800316c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8003170:	2303      	movs	r3, #3
 8003172:	e006      	b.n	8003182 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003174:	68fb      	ldr	r3, [r7, #12]
 8003176:	2220      	movs	r2, #32
 8003178:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 800317c:	2300      	movs	r3, #0
 800317e:	e000      	b.n	8003182 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8003180:	2302      	movs	r3, #2
  }
}
 8003182:	4618      	mov	r0, r3
 8003184:	3720      	adds	r7, #32
 8003186:	46bd      	mov	sp, r7
 8003188:	bd80      	pop	{r7, pc}

0800318a <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800318a:	b580      	push	{r7, lr}
 800318c:	b086      	sub	sp, #24
 800318e:	af00      	add	r7, sp, #0
 8003190:	60f8      	str	r0, [r7, #12]
 8003192:	60b9      	str	r1, [r7, #8]
 8003194:	603b      	str	r3, [r7, #0]
 8003196:	4613      	mov	r3, r2
 8003198:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800319a:	e03b      	b.n	8003214 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800319c:	6a3b      	ldr	r3, [r7, #32]
 800319e:	f1b3 3fff 	cmp.w	r3, #4294967295
 80031a2:	d037      	beq.n	8003214 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80031a4:	f7fe fb30 	bl	8001808 <HAL_GetTick>
 80031a8:	4602      	mov	r2, r0
 80031aa:	683b      	ldr	r3, [r7, #0]
 80031ac:	1ad3      	subs	r3, r2, r3
 80031ae:	6a3a      	ldr	r2, [r7, #32]
 80031b0:	429a      	cmp	r2, r3
 80031b2:	d302      	bcc.n	80031ba <UART_WaitOnFlagUntilTimeout+0x30>
 80031b4:	6a3b      	ldr	r3, [r7, #32]
 80031b6:	2b00      	cmp	r3, #0
 80031b8:	d101      	bne.n	80031be <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80031ba:	2303      	movs	r3, #3
 80031bc:	e03a      	b.n	8003234 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80031be:	68fb      	ldr	r3, [r7, #12]
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	68db      	ldr	r3, [r3, #12]
 80031c4:	f003 0304 	and.w	r3, r3, #4
 80031c8:	2b00      	cmp	r3, #0
 80031ca:	d023      	beq.n	8003214 <UART_WaitOnFlagUntilTimeout+0x8a>
 80031cc:	68bb      	ldr	r3, [r7, #8]
 80031ce:	2b80      	cmp	r3, #128	@ 0x80
 80031d0:	d020      	beq.n	8003214 <UART_WaitOnFlagUntilTimeout+0x8a>
 80031d2:	68bb      	ldr	r3, [r7, #8]
 80031d4:	2b40      	cmp	r3, #64	@ 0x40
 80031d6:	d01d      	beq.n	8003214 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80031d8:	68fb      	ldr	r3, [r7, #12]
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	f003 0308 	and.w	r3, r3, #8
 80031e2:	2b08      	cmp	r3, #8
 80031e4:	d116      	bne.n	8003214 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 80031e6:	2300      	movs	r3, #0
 80031e8:	617b      	str	r3, [r7, #20]
 80031ea:	68fb      	ldr	r3, [r7, #12]
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	617b      	str	r3, [r7, #20]
 80031f2:	68fb      	ldr	r3, [r7, #12]
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	685b      	ldr	r3, [r3, #4]
 80031f8:	617b      	str	r3, [r7, #20]
 80031fa:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80031fc:	68f8      	ldr	r0, [r7, #12]
 80031fe:	f000 f81d 	bl	800323c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8003202:	68fb      	ldr	r3, [r7, #12]
 8003204:	2208      	movs	r2, #8
 8003206:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003208:	68fb      	ldr	r3, [r7, #12]
 800320a:	2200      	movs	r2, #0
 800320c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8003210:	2301      	movs	r3, #1
 8003212:	e00f      	b.n	8003234 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003214:	68fb      	ldr	r3, [r7, #12]
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	681a      	ldr	r2, [r3, #0]
 800321a:	68bb      	ldr	r3, [r7, #8]
 800321c:	4013      	ands	r3, r2
 800321e:	68ba      	ldr	r2, [r7, #8]
 8003220:	429a      	cmp	r2, r3
 8003222:	bf0c      	ite	eq
 8003224:	2301      	moveq	r3, #1
 8003226:	2300      	movne	r3, #0
 8003228:	b2db      	uxtb	r3, r3
 800322a:	461a      	mov	r2, r3
 800322c:	79fb      	ldrb	r3, [r7, #7]
 800322e:	429a      	cmp	r2, r3
 8003230:	d0b4      	beq.n	800319c <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003232:	2300      	movs	r3, #0
}
 8003234:	4618      	mov	r0, r3
 8003236:	3718      	adds	r7, #24
 8003238:	46bd      	mov	sp, r7
 800323a:	bd80      	pop	{r7, pc}

0800323c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800323c:	b480      	push	{r7}
 800323e:	b095      	sub	sp, #84	@ 0x54
 8003240:	af00      	add	r7, sp, #0
 8003242:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	330c      	adds	r3, #12
 800324a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800324c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800324e:	e853 3f00 	ldrex	r3, [r3]
 8003252:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8003254:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003256:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800325a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	330c      	adds	r3, #12
 8003262:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8003264:	643a      	str	r2, [r7, #64]	@ 0x40
 8003266:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003268:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800326a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800326c:	e841 2300 	strex	r3, r2, [r1]
 8003270:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8003272:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003274:	2b00      	cmp	r3, #0
 8003276:	d1e5      	bne.n	8003244 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	3314      	adds	r3, #20
 800327e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003280:	6a3b      	ldr	r3, [r7, #32]
 8003282:	e853 3f00 	ldrex	r3, [r3]
 8003286:	61fb      	str	r3, [r7, #28]
   return(result);
 8003288:	69fb      	ldr	r3, [r7, #28]
 800328a:	f023 0301 	bic.w	r3, r3, #1
 800328e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	3314      	adds	r3, #20
 8003296:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003298:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800329a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800329c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800329e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80032a0:	e841 2300 	strex	r3, r2, [r1]
 80032a4:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80032a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80032a8:	2b00      	cmp	r3, #0
 80032aa:	d1e5      	bne.n	8003278 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80032b0:	2b01      	cmp	r3, #1
 80032b2:	d119      	bne.n	80032e8 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	330c      	adds	r3, #12
 80032ba:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80032bc:	68fb      	ldr	r3, [r7, #12]
 80032be:	e853 3f00 	ldrex	r3, [r3]
 80032c2:	60bb      	str	r3, [r7, #8]
   return(result);
 80032c4:	68bb      	ldr	r3, [r7, #8]
 80032c6:	f023 0310 	bic.w	r3, r3, #16
 80032ca:	647b      	str	r3, [r7, #68]	@ 0x44
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	681b      	ldr	r3, [r3, #0]
 80032d0:	330c      	adds	r3, #12
 80032d2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80032d4:	61ba      	str	r2, [r7, #24]
 80032d6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80032d8:	6979      	ldr	r1, [r7, #20]
 80032da:	69ba      	ldr	r2, [r7, #24]
 80032dc:	e841 2300 	strex	r3, r2, [r1]
 80032e0:	613b      	str	r3, [r7, #16]
   return(result);
 80032e2:	693b      	ldr	r3, [r7, #16]
 80032e4:	2b00      	cmp	r3, #0
 80032e6:	d1e5      	bne.n	80032b4 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	2220      	movs	r2, #32
 80032ec:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	2200      	movs	r2, #0
 80032f4:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80032f6:	bf00      	nop
 80032f8:	3754      	adds	r7, #84	@ 0x54
 80032fa:	46bd      	mov	sp, r7
 80032fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003300:	4770      	bx	lr
	...

08003304 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003304:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003308:	b0c0      	sub	sp, #256	@ 0x100
 800330a:	af00      	add	r7, sp, #0
 800330c:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003310:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003314:	681b      	ldr	r3, [r3, #0]
 8003316:	691b      	ldr	r3, [r3, #16]
 8003318:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 800331c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003320:	68d9      	ldr	r1, [r3, #12]
 8003322:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003326:	681a      	ldr	r2, [r3, #0]
 8003328:	ea40 0301 	orr.w	r3, r0, r1
 800332c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800332e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003332:	689a      	ldr	r2, [r3, #8]
 8003334:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003338:	691b      	ldr	r3, [r3, #16]
 800333a:	431a      	orrs	r2, r3
 800333c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003340:	695b      	ldr	r3, [r3, #20]
 8003342:	431a      	orrs	r2, r3
 8003344:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003348:	69db      	ldr	r3, [r3, #28]
 800334a:	4313      	orrs	r3, r2
 800334c:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8003350:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	68db      	ldr	r3, [r3, #12]
 8003358:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 800335c:	f021 010c 	bic.w	r1, r1, #12
 8003360:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003364:	681a      	ldr	r2, [r3, #0]
 8003366:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800336a:	430b      	orrs	r3, r1
 800336c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800336e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003372:	681b      	ldr	r3, [r3, #0]
 8003374:	695b      	ldr	r3, [r3, #20]
 8003376:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 800337a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800337e:	6999      	ldr	r1, [r3, #24]
 8003380:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003384:	681a      	ldr	r2, [r3, #0]
 8003386:	ea40 0301 	orr.w	r3, r0, r1
 800338a:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800338c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003390:	681a      	ldr	r2, [r3, #0]
 8003392:	4b8f      	ldr	r3, [pc, #572]	@ (80035d0 <UART_SetConfig+0x2cc>)
 8003394:	429a      	cmp	r2, r3
 8003396:	d005      	beq.n	80033a4 <UART_SetConfig+0xa0>
 8003398:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800339c:	681a      	ldr	r2, [r3, #0]
 800339e:	4b8d      	ldr	r3, [pc, #564]	@ (80035d4 <UART_SetConfig+0x2d0>)
 80033a0:	429a      	cmp	r2, r3
 80033a2:	d104      	bne.n	80033ae <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80033a4:	f7ff f998 	bl	80026d8 <HAL_RCC_GetPCLK2Freq>
 80033a8:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 80033ac:	e003      	b.n	80033b6 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80033ae:	f7ff f97f 	bl	80026b0 <HAL_RCC_GetPCLK1Freq>
 80033b2:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80033b6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80033ba:	69db      	ldr	r3, [r3, #28]
 80033bc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80033c0:	f040 810c 	bne.w	80035dc <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80033c4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80033c8:	2200      	movs	r2, #0
 80033ca:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80033ce:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 80033d2:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 80033d6:	4622      	mov	r2, r4
 80033d8:	462b      	mov	r3, r5
 80033da:	1891      	adds	r1, r2, r2
 80033dc:	65b9      	str	r1, [r7, #88]	@ 0x58
 80033de:	415b      	adcs	r3, r3
 80033e0:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80033e2:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80033e6:	4621      	mov	r1, r4
 80033e8:	eb12 0801 	adds.w	r8, r2, r1
 80033ec:	4629      	mov	r1, r5
 80033ee:	eb43 0901 	adc.w	r9, r3, r1
 80033f2:	f04f 0200 	mov.w	r2, #0
 80033f6:	f04f 0300 	mov.w	r3, #0
 80033fa:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80033fe:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003402:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003406:	4690      	mov	r8, r2
 8003408:	4699      	mov	r9, r3
 800340a:	4623      	mov	r3, r4
 800340c:	eb18 0303 	adds.w	r3, r8, r3
 8003410:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8003414:	462b      	mov	r3, r5
 8003416:	eb49 0303 	adc.w	r3, r9, r3
 800341a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800341e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003422:	685b      	ldr	r3, [r3, #4]
 8003424:	2200      	movs	r2, #0
 8003426:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800342a:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800342e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8003432:	460b      	mov	r3, r1
 8003434:	18db      	adds	r3, r3, r3
 8003436:	653b      	str	r3, [r7, #80]	@ 0x50
 8003438:	4613      	mov	r3, r2
 800343a:	eb42 0303 	adc.w	r3, r2, r3
 800343e:	657b      	str	r3, [r7, #84]	@ 0x54
 8003440:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8003444:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8003448:	f7fc ff12 	bl	8000270 <__aeabi_uldivmod>
 800344c:	4602      	mov	r2, r0
 800344e:	460b      	mov	r3, r1
 8003450:	4b61      	ldr	r3, [pc, #388]	@ (80035d8 <UART_SetConfig+0x2d4>)
 8003452:	fba3 2302 	umull	r2, r3, r3, r2
 8003456:	095b      	lsrs	r3, r3, #5
 8003458:	011c      	lsls	r4, r3, #4
 800345a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800345e:	2200      	movs	r2, #0
 8003460:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8003464:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8003468:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 800346c:	4642      	mov	r2, r8
 800346e:	464b      	mov	r3, r9
 8003470:	1891      	adds	r1, r2, r2
 8003472:	64b9      	str	r1, [r7, #72]	@ 0x48
 8003474:	415b      	adcs	r3, r3
 8003476:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003478:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800347c:	4641      	mov	r1, r8
 800347e:	eb12 0a01 	adds.w	sl, r2, r1
 8003482:	4649      	mov	r1, r9
 8003484:	eb43 0b01 	adc.w	fp, r3, r1
 8003488:	f04f 0200 	mov.w	r2, #0
 800348c:	f04f 0300 	mov.w	r3, #0
 8003490:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8003494:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8003498:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800349c:	4692      	mov	sl, r2
 800349e:	469b      	mov	fp, r3
 80034a0:	4643      	mov	r3, r8
 80034a2:	eb1a 0303 	adds.w	r3, sl, r3
 80034a6:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80034aa:	464b      	mov	r3, r9
 80034ac:	eb4b 0303 	adc.w	r3, fp, r3
 80034b0:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80034b4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80034b8:	685b      	ldr	r3, [r3, #4]
 80034ba:	2200      	movs	r2, #0
 80034bc:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80034c0:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 80034c4:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80034c8:	460b      	mov	r3, r1
 80034ca:	18db      	adds	r3, r3, r3
 80034cc:	643b      	str	r3, [r7, #64]	@ 0x40
 80034ce:	4613      	mov	r3, r2
 80034d0:	eb42 0303 	adc.w	r3, r2, r3
 80034d4:	647b      	str	r3, [r7, #68]	@ 0x44
 80034d6:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80034da:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 80034de:	f7fc fec7 	bl	8000270 <__aeabi_uldivmod>
 80034e2:	4602      	mov	r2, r0
 80034e4:	460b      	mov	r3, r1
 80034e6:	4611      	mov	r1, r2
 80034e8:	4b3b      	ldr	r3, [pc, #236]	@ (80035d8 <UART_SetConfig+0x2d4>)
 80034ea:	fba3 2301 	umull	r2, r3, r3, r1
 80034ee:	095b      	lsrs	r3, r3, #5
 80034f0:	2264      	movs	r2, #100	@ 0x64
 80034f2:	fb02 f303 	mul.w	r3, r2, r3
 80034f6:	1acb      	subs	r3, r1, r3
 80034f8:	00db      	lsls	r3, r3, #3
 80034fa:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 80034fe:	4b36      	ldr	r3, [pc, #216]	@ (80035d8 <UART_SetConfig+0x2d4>)
 8003500:	fba3 2302 	umull	r2, r3, r3, r2
 8003504:	095b      	lsrs	r3, r3, #5
 8003506:	005b      	lsls	r3, r3, #1
 8003508:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 800350c:	441c      	add	r4, r3
 800350e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003512:	2200      	movs	r2, #0
 8003514:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8003518:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 800351c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8003520:	4642      	mov	r2, r8
 8003522:	464b      	mov	r3, r9
 8003524:	1891      	adds	r1, r2, r2
 8003526:	63b9      	str	r1, [r7, #56]	@ 0x38
 8003528:	415b      	adcs	r3, r3
 800352a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800352c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8003530:	4641      	mov	r1, r8
 8003532:	1851      	adds	r1, r2, r1
 8003534:	6339      	str	r1, [r7, #48]	@ 0x30
 8003536:	4649      	mov	r1, r9
 8003538:	414b      	adcs	r3, r1
 800353a:	637b      	str	r3, [r7, #52]	@ 0x34
 800353c:	f04f 0200 	mov.w	r2, #0
 8003540:	f04f 0300 	mov.w	r3, #0
 8003544:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8003548:	4659      	mov	r1, fp
 800354a:	00cb      	lsls	r3, r1, #3
 800354c:	4651      	mov	r1, sl
 800354e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003552:	4651      	mov	r1, sl
 8003554:	00ca      	lsls	r2, r1, #3
 8003556:	4610      	mov	r0, r2
 8003558:	4619      	mov	r1, r3
 800355a:	4603      	mov	r3, r0
 800355c:	4642      	mov	r2, r8
 800355e:	189b      	adds	r3, r3, r2
 8003560:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8003564:	464b      	mov	r3, r9
 8003566:	460a      	mov	r2, r1
 8003568:	eb42 0303 	adc.w	r3, r2, r3
 800356c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003570:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003574:	685b      	ldr	r3, [r3, #4]
 8003576:	2200      	movs	r2, #0
 8003578:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800357c:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8003580:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8003584:	460b      	mov	r3, r1
 8003586:	18db      	adds	r3, r3, r3
 8003588:	62bb      	str	r3, [r7, #40]	@ 0x28
 800358a:	4613      	mov	r3, r2
 800358c:	eb42 0303 	adc.w	r3, r2, r3
 8003590:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003592:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8003596:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800359a:	f7fc fe69 	bl	8000270 <__aeabi_uldivmod>
 800359e:	4602      	mov	r2, r0
 80035a0:	460b      	mov	r3, r1
 80035a2:	4b0d      	ldr	r3, [pc, #52]	@ (80035d8 <UART_SetConfig+0x2d4>)
 80035a4:	fba3 1302 	umull	r1, r3, r3, r2
 80035a8:	095b      	lsrs	r3, r3, #5
 80035aa:	2164      	movs	r1, #100	@ 0x64
 80035ac:	fb01 f303 	mul.w	r3, r1, r3
 80035b0:	1ad3      	subs	r3, r2, r3
 80035b2:	00db      	lsls	r3, r3, #3
 80035b4:	3332      	adds	r3, #50	@ 0x32
 80035b6:	4a08      	ldr	r2, [pc, #32]	@ (80035d8 <UART_SetConfig+0x2d4>)
 80035b8:	fba2 2303 	umull	r2, r3, r2, r3
 80035bc:	095b      	lsrs	r3, r3, #5
 80035be:	f003 0207 	and.w	r2, r3, #7
 80035c2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	4422      	add	r2, r4
 80035ca:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80035cc:	e106      	b.n	80037dc <UART_SetConfig+0x4d8>
 80035ce:	bf00      	nop
 80035d0:	40011000 	.word	0x40011000
 80035d4:	40011400 	.word	0x40011400
 80035d8:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80035dc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80035e0:	2200      	movs	r2, #0
 80035e2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80035e6:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 80035ea:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 80035ee:	4642      	mov	r2, r8
 80035f0:	464b      	mov	r3, r9
 80035f2:	1891      	adds	r1, r2, r2
 80035f4:	6239      	str	r1, [r7, #32]
 80035f6:	415b      	adcs	r3, r3
 80035f8:	627b      	str	r3, [r7, #36]	@ 0x24
 80035fa:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80035fe:	4641      	mov	r1, r8
 8003600:	1854      	adds	r4, r2, r1
 8003602:	4649      	mov	r1, r9
 8003604:	eb43 0501 	adc.w	r5, r3, r1
 8003608:	f04f 0200 	mov.w	r2, #0
 800360c:	f04f 0300 	mov.w	r3, #0
 8003610:	00eb      	lsls	r3, r5, #3
 8003612:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003616:	00e2      	lsls	r2, r4, #3
 8003618:	4614      	mov	r4, r2
 800361a:	461d      	mov	r5, r3
 800361c:	4643      	mov	r3, r8
 800361e:	18e3      	adds	r3, r4, r3
 8003620:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8003624:	464b      	mov	r3, r9
 8003626:	eb45 0303 	adc.w	r3, r5, r3
 800362a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800362e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003632:	685b      	ldr	r3, [r3, #4]
 8003634:	2200      	movs	r2, #0
 8003636:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800363a:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800363e:	f04f 0200 	mov.w	r2, #0
 8003642:	f04f 0300 	mov.w	r3, #0
 8003646:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800364a:	4629      	mov	r1, r5
 800364c:	008b      	lsls	r3, r1, #2
 800364e:	4621      	mov	r1, r4
 8003650:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003654:	4621      	mov	r1, r4
 8003656:	008a      	lsls	r2, r1, #2
 8003658:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 800365c:	f7fc fe08 	bl	8000270 <__aeabi_uldivmod>
 8003660:	4602      	mov	r2, r0
 8003662:	460b      	mov	r3, r1
 8003664:	4b60      	ldr	r3, [pc, #384]	@ (80037e8 <UART_SetConfig+0x4e4>)
 8003666:	fba3 2302 	umull	r2, r3, r3, r2
 800366a:	095b      	lsrs	r3, r3, #5
 800366c:	011c      	lsls	r4, r3, #4
 800366e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003672:	2200      	movs	r2, #0
 8003674:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8003678:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 800367c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8003680:	4642      	mov	r2, r8
 8003682:	464b      	mov	r3, r9
 8003684:	1891      	adds	r1, r2, r2
 8003686:	61b9      	str	r1, [r7, #24]
 8003688:	415b      	adcs	r3, r3
 800368a:	61fb      	str	r3, [r7, #28]
 800368c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003690:	4641      	mov	r1, r8
 8003692:	1851      	adds	r1, r2, r1
 8003694:	6139      	str	r1, [r7, #16]
 8003696:	4649      	mov	r1, r9
 8003698:	414b      	adcs	r3, r1
 800369a:	617b      	str	r3, [r7, #20]
 800369c:	f04f 0200 	mov.w	r2, #0
 80036a0:	f04f 0300 	mov.w	r3, #0
 80036a4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80036a8:	4659      	mov	r1, fp
 80036aa:	00cb      	lsls	r3, r1, #3
 80036ac:	4651      	mov	r1, sl
 80036ae:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80036b2:	4651      	mov	r1, sl
 80036b4:	00ca      	lsls	r2, r1, #3
 80036b6:	4610      	mov	r0, r2
 80036b8:	4619      	mov	r1, r3
 80036ba:	4603      	mov	r3, r0
 80036bc:	4642      	mov	r2, r8
 80036be:	189b      	adds	r3, r3, r2
 80036c0:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80036c4:	464b      	mov	r3, r9
 80036c6:	460a      	mov	r2, r1
 80036c8:	eb42 0303 	adc.w	r3, r2, r3
 80036cc:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80036d0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80036d4:	685b      	ldr	r3, [r3, #4]
 80036d6:	2200      	movs	r2, #0
 80036d8:	67bb      	str	r3, [r7, #120]	@ 0x78
 80036da:	67fa      	str	r2, [r7, #124]	@ 0x7c
 80036dc:	f04f 0200 	mov.w	r2, #0
 80036e0:	f04f 0300 	mov.w	r3, #0
 80036e4:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 80036e8:	4649      	mov	r1, r9
 80036ea:	008b      	lsls	r3, r1, #2
 80036ec:	4641      	mov	r1, r8
 80036ee:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80036f2:	4641      	mov	r1, r8
 80036f4:	008a      	lsls	r2, r1, #2
 80036f6:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 80036fa:	f7fc fdb9 	bl	8000270 <__aeabi_uldivmod>
 80036fe:	4602      	mov	r2, r0
 8003700:	460b      	mov	r3, r1
 8003702:	4611      	mov	r1, r2
 8003704:	4b38      	ldr	r3, [pc, #224]	@ (80037e8 <UART_SetConfig+0x4e4>)
 8003706:	fba3 2301 	umull	r2, r3, r3, r1
 800370a:	095b      	lsrs	r3, r3, #5
 800370c:	2264      	movs	r2, #100	@ 0x64
 800370e:	fb02 f303 	mul.w	r3, r2, r3
 8003712:	1acb      	subs	r3, r1, r3
 8003714:	011b      	lsls	r3, r3, #4
 8003716:	3332      	adds	r3, #50	@ 0x32
 8003718:	4a33      	ldr	r2, [pc, #204]	@ (80037e8 <UART_SetConfig+0x4e4>)
 800371a:	fba2 2303 	umull	r2, r3, r2, r3
 800371e:	095b      	lsrs	r3, r3, #5
 8003720:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003724:	441c      	add	r4, r3
 8003726:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800372a:	2200      	movs	r2, #0
 800372c:	673b      	str	r3, [r7, #112]	@ 0x70
 800372e:	677a      	str	r2, [r7, #116]	@ 0x74
 8003730:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8003734:	4642      	mov	r2, r8
 8003736:	464b      	mov	r3, r9
 8003738:	1891      	adds	r1, r2, r2
 800373a:	60b9      	str	r1, [r7, #8]
 800373c:	415b      	adcs	r3, r3
 800373e:	60fb      	str	r3, [r7, #12]
 8003740:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003744:	4641      	mov	r1, r8
 8003746:	1851      	adds	r1, r2, r1
 8003748:	6039      	str	r1, [r7, #0]
 800374a:	4649      	mov	r1, r9
 800374c:	414b      	adcs	r3, r1
 800374e:	607b      	str	r3, [r7, #4]
 8003750:	f04f 0200 	mov.w	r2, #0
 8003754:	f04f 0300 	mov.w	r3, #0
 8003758:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800375c:	4659      	mov	r1, fp
 800375e:	00cb      	lsls	r3, r1, #3
 8003760:	4651      	mov	r1, sl
 8003762:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003766:	4651      	mov	r1, sl
 8003768:	00ca      	lsls	r2, r1, #3
 800376a:	4610      	mov	r0, r2
 800376c:	4619      	mov	r1, r3
 800376e:	4603      	mov	r3, r0
 8003770:	4642      	mov	r2, r8
 8003772:	189b      	adds	r3, r3, r2
 8003774:	66bb      	str	r3, [r7, #104]	@ 0x68
 8003776:	464b      	mov	r3, r9
 8003778:	460a      	mov	r2, r1
 800377a:	eb42 0303 	adc.w	r3, r2, r3
 800377e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8003780:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003784:	685b      	ldr	r3, [r3, #4]
 8003786:	2200      	movs	r2, #0
 8003788:	663b      	str	r3, [r7, #96]	@ 0x60
 800378a:	667a      	str	r2, [r7, #100]	@ 0x64
 800378c:	f04f 0200 	mov.w	r2, #0
 8003790:	f04f 0300 	mov.w	r3, #0
 8003794:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8003798:	4649      	mov	r1, r9
 800379a:	008b      	lsls	r3, r1, #2
 800379c:	4641      	mov	r1, r8
 800379e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80037a2:	4641      	mov	r1, r8
 80037a4:	008a      	lsls	r2, r1, #2
 80037a6:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 80037aa:	f7fc fd61 	bl	8000270 <__aeabi_uldivmod>
 80037ae:	4602      	mov	r2, r0
 80037b0:	460b      	mov	r3, r1
 80037b2:	4b0d      	ldr	r3, [pc, #52]	@ (80037e8 <UART_SetConfig+0x4e4>)
 80037b4:	fba3 1302 	umull	r1, r3, r3, r2
 80037b8:	095b      	lsrs	r3, r3, #5
 80037ba:	2164      	movs	r1, #100	@ 0x64
 80037bc:	fb01 f303 	mul.w	r3, r1, r3
 80037c0:	1ad3      	subs	r3, r2, r3
 80037c2:	011b      	lsls	r3, r3, #4
 80037c4:	3332      	adds	r3, #50	@ 0x32
 80037c6:	4a08      	ldr	r2, [pc, #32]	@ (80037e8 <UART_SetConfig+0x4e4>)
 80037c8:	fba2 2303 	umull	r2, r3, r2, r3
 80037cc:	095b      	lsrs	r3, r3, #5
 80037ce:	f003 020f 	and.w	r2, r3, #15
 80037d2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	4422      	add	r2, r4
 80037da:	609a      	str	r2, [r3, #8]
}
 80037dc:	bf00      	nop
 80037de:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 80037e2:	46bd      	mov	sp, r7
 80037e4:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80037e8:	51eb851f 	.word	0x51eb851f

080037ec <std>:
 80037ec:	2300      	movs	r3, #0
 80037ee:	b510      	push	{r4, lr}
 80037f0:	4604      	mov	r4, r0
 80037f2:	e9c0 3300 	strd	r3, r3, [r0]
 80037f6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80037fa:	6083      	str	r3, [r0, #8]
 80037fc:	8181      	strh	r1, [r0, #12]
 80037fe:	6643      	str	r3, [r0, #100]	@ 0x64
 8003800:	81c2      	strh	r2, [r0, #14]
 8003802:	6183      	str	r3, [r0, #24]
 8003804:	4619      	mov	r1, r3
 8003806:	2208      	movs	r2, #8
 8003808:	305c      	adds	r0, #92	@ 0x5c
 800380a:	f000 fa1b 	bl	8003c44 <memset>
 800380e:	4b0d      	ldr	r3, [pc, #52]	@ (8003844 <std+0x58>)
 8003810:	6263      	str	r3, [r4, #36]	@ 0x24
 8003812:	4b0d      	ldr	r3, [pc, #52]	@ (8003848 <std+0x5c>)
 8003814:	62a3      	str	r3, [r4, #40]	@ 0x28
 8003816:	4b0d      	ldr	r3, [pc, #52]	@ (800384c <std+0x60>)
 8003818:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800381a:	4b0d      	ldr	r3, [pc, #52]	@ (8003850 <std+0x64>)
 800381c:	6323      	str	r3, [r4, #48]	@ 0x30
 800381e:	4b0d      	ldr	r3, [pc, #52]	@ (8003854 <std+0x68>)
 8003820:	6224      	str	r4, [r4, #32]
 8003822:	429c      	cmp	r4, r3
 8003824:	d006      	beq.n	8003834 <std+0x48>
 8003826:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800382a:	4294      	cmp	r4, r2
 800382c:	d002      	beq.n	8003834 <std+0x48>
 800382e:	33d0      	adds	r3, #208	@ 0xd0
 8003830:	429c      	cmp	r4, r3
 8003832:	d105      	bne.n	8003840 <std+0x54>
 8003834:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8003838:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800383c:	f000 ba7a 	b.w	8003d34 <__retarget_lock_init_recursive>
 8003840:	bd10      	pop	{r4, pc}
 8003842:	bf00      	nop
 8003844:	08003a95 	.word	0x08003a95
 8003848:	08003ab7 	.word	0x08003ab7
 800384c:	08003aef 	.word	0x08003aef
 8003850:	08003b13 	.word	0x08003b13
 8003854:	20000470 	.word	0x20000470

08003858 <stdio_exit_handler>:
 8003858:	4a02      	ldr	r2, [pc, #8]	@ (8003864 <stdio_exit_handler+0xc>)
 800385a:	4903      	ldr	r1, [pc, #12]	@ (8003868 <stdio_exit_handler+0x10>)
 800385c:	4803      	ldr	r0, [pc, #12]	@ (800386c <stdio_exit_handler+0x14>)
 800385e:	f000 b869 	b.w	8003934 <_fwalk_sglue>
 8003862:	bf00      	nop
 8003864:	2000000c 	.word	0x2000000c
 8003868:	0800489d 	.word	0x0800489d
 800386c:	2000001c 	.word	0x2000001c

08003870 <cleanup_stdio>:
 8003870:	6841      	ldr	r1, [r0, #4]
 8003872:	4b0c      	ldr	r3, [pc, #48]	@ (80038a4 <cleanup_stdio+0x34>)
 8003874:	4299      	cmp	r1, r3
 8003876:	b510      	push	{r4, lr}
 8003878:	4604      	mov	r4, r0
 800387a:	d001      	beq.n	8003880 <cleanup_stdio+0x10>
 800387c:	f001 f80e 	bl	800489c <_fflush_r>
 8003880:	68a1      	ldr	r1, [r4, #8]
 8003882:	4b09      	ldr	r3, [pc, #36]	@ (80038a8 <cleanup_stdio+0x38>)
 8003884:	4299      	cmp	r1, r3
 8003886:	d002      	beq.n	800388e <cleanup_stdio+0x1e>
 8003888:	4620      	mov	r0, r4
 800388a:	f001 f807 	bl	800489c <_fflush_r>
 800388e:	68e1      	ldr	r1, [r4, #12]
 8003890:	4b06      	ldr	r3, [pc, #24]	@ (80038ac <cleanup_stdio+0x3c>)
 8003892:	4299      	cmp	r1, r3
 8003894:	d004      	beq.n	80038a0 <cleanup_stdio+0x30>
 8003896:	4620      	mov	r0, r4
 8003898:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800389c:	f000 bffe 	b.w	800489c <_fflush_r>
 80038a0:	bd10      	pop	{r4, pc}
 80038a2:	bf00      	nop
 80038a4:	20000470 	.word	0x20000470
 80038a8:	200004d8 	.word	0x200004d8
 80038ac:	20000540 	.word	0x20000540

080038b0 <global_stdio_init.part.0>:
 80038b0:	b510      	push	{r4, lr}
 80038b2:	4b0b      	ldr	r3, [pc, #44]	@ (80038e0 <global_stdio_init.part.0+0x30>)
 80038b4:	4c0b      	ldr	r4, [pc, #44]	@ (80038e4 <global_stdio_init.part.0+0x34>)
 80038b6:	4a0c      	ldr	r2, [pc, #48]	@ (80038e8 <global_stdio_init.part.0+0x38>)
 80038b8:	601a      	str	r2, [r3, #0]
 80038ba:	4620      	mov	r0, r4
 80038bc:	2200      	movs	r2, #0
 80038be:	2104      	movs	r1, #4
 80038c0:	f7ff ff94 	bl	80037ec <std>
 80038c4:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80038c8:	2201      	movs	r2, #1
 80038ca:	2109      	movs	r1, #9
 80038cc:	f7ff ff8e 	bl	80037ec <std>
 80038d0:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80038d4:	2202      	movs	r2, #2
 80038d6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80038da:	2112      	movs	r1, #18
 80038dc:	f7ff bf86 	b.w	80037ec <std>
 80038e0:	200005a8 	.word	0x200005a8
 80038e4:	20000470 	.word	0x20000470
 80038e8:	08003859 	.word	0x08003859

080038ec <__sfp_lock_acquire>:
 80038ec:	4801      	ldr	r0, [pc, #4]	@ (80038f4 <__sfp_lock_acquire+0x8>)
 80038ee:	f000 ba22 	b.w	8003d36 <__retarget_lock_acquire_recursive>
 80038f2:	bf00      	nop
 80038f4:	200005b1 	.word	0x200005b1

080038f8 <__sfp_lock_release>:
 80038f8:	4801      	ldr	r0, [pc, #4]	@ (8003900 <__sfp_lock_release+0x8>)
 80038fa:	f000 ba1d 	b.w	8003d38 <__retarget_lock_release_recursive>
 80038fe:	bf00      	nop
 8003900:	200005b1 	.word	0x200005b1

08003904 <__sinit>:
 8003904:	b510      	push	{r4, lr}
 8003906:	4604      	mov	r4, r0
 8003908:	f7ff fff0 	bl	80038ec <__sfp_lock_acquire>
 800390c:	6a23      	ldr	r3, [r4, #32]
 800390e:	b11b      	cbz	r3, 8003918 <__sinit+0x14>
 8003910:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003914:	f7ff bff0 	b.w	80038f8 <__sfp_lock_release>
 8003918:	4b04      	ldr	r3, [pc, #16]	@ (800392c <__sinit+0x28>)
 800391a:	6223      	str	r3, [r4, #32]
 800391c:	4b04      	ldr	r3, [pc, #16]	@ (8003930 <__sinit+0x2c>)
 800391e:	681b      	ldr	r3, [r3, #0]
 8003920:	2b00      	cmp	r3, #0
 8003922:	d1f5      	bne.n	8003910 <__sinit+0xc>
 8003924:	f7ff ffc4 	bl	80038b0 <global_stdio_init.part.0>
 8003928:	e7f2      	b.n	8003910 <__sinit+0xc>
 800392a:	bf00      	nop
 800392c:	08003871 	.word	0x08003871
 8003930:	200005a8 	.word	0x200005a8

08003934 <_fwalk_sglue>:
 8003934:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003938:	4607      	mov	r7, r0
 800393a:	4688      	mov	r8, r1
 800393c:	4614      	mov	r4, r2
 800393e:	2600      	movs	r6, #0
 8003940:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8003944:	f1b9 0901 	subs.w	r9, r9, #1
 8003948:	d505      	bpl.n	8003956 <_fwalk_sglue+0x22>
 800394a:	6824      	ldr	r4, [r4, #0]
 800394c:	2c00      	cmp	r4, #0
 800394e:	d1f7      	bne.n	8003940 <_fwalk_sglue+0xc>
 8003950:	4630      	mov	r0, r6
 8003952:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003956:	89ab      	ldrh	r3, [r5, #12]
 8003958:	2b01      	cmp	r3, #1
 800395a:	d907      	bls.n	800396c <_fwalk_sglue+0x38>
 800395c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8003960:	3301      	adds	r3, #1
 8003962:	d003      	beq.n	800396c <_fwalk_sglue+0x38>
 8003964:	4629      	mov	r1, r5
 8003966:	4638      	mov	r0, r7
 8003968:	47c0      	blx	r8
 800396a:	4306      	orrs	r6, r0
 800396c:	3568      	adds	r5, #104	@ 0x68
 800396e:	e7e9      	b.n	8003944 <_fwalk_sglue+0x10>

08003970 <iprintf>:
 8003970:	b40f      	push	{r0, r1, r2, r3}
 8003972:	b507      	push	{r0, r1, r2, lr}
 8003974:	4906      	ldr	r1, [pc, #24]	@ (8003990 <iprintf+0x20>)
 8003976:	ab04      	add	r3, sp, #16
 8003978:	6808      	ldr	r0, [r1, #0]
 800397a:	f853 2b04 	ldr.w	r2, [r3], #4
 800397e:	6881      	ldr	r1, [r0, #8]
 8003980:	9301      	str	r3, [sp, #4]
 8003982:	f000 fc63 	bl	800424c <_vfiprintf_r>
 8003986:	b003      	add	sp, #12
 8003988:	f85d eb04 	ldr.w	lr, [sp], #4
 800398c:	b004      	add	sp, #16
 800398e:	4770      	bx	lr
 8003990:	20000018 	.word	0x20000018

08003994 <_puts_r>:
 8003994:	6a03      	ldr	r3, [r0, #32]
 8003996:	b570      	push	{r4, r5, r6, lr}
 8003998:	6884      	ldr	r4, [r0, #8]
 800399a:	4605      	mov	r5, r0
 800399c:	460e      	mov	r6, r1
 800399e:	b90b      	cbnz	r3, 80039a4 <_puts_r+0x10>
 80039a0:	f7ff ffb0 	bl	8003904 <__sinit>
 80039a4:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80039a6:	07db      	lsls	r3, r3, #31
 80039a8:	d405      	bmi.n	80039b6 <_puts_r+0x22>
 80039aa:	89a3      	ldrh	r3, [r4, #12]
 80039ac:	0598      	lsls	r0, r3, #22
 80039ae:	d402      	bmi.n	80039b6 <_puts_r+0x22>
 80039b0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80039b2:	f000 f9c0 	bl	8003d36 <__retarget_lock_acquire_recursive>
 80039b6:	89a3      	ldrh	r3, [r4, #12]
 80039b8:	0719      	lsls	r1, r3, #28
 80039ba:	d502      	bpl.n	80039c2 <_puts_r+0x2e>
 80039bc:	6923      	ldr	r3, [r4, #16]
 80039be:	2b00      	cmp	r3, #0
 80039c0:	d135      	bne.n	8003a2e <_puts_r+0x9a>
 80039c2:	4621      	mov	r1, r4
 80039c4:	4628      	mov	r0, r5
 80039c6:	f000 f8e7 	bl	8003b98 <__swsetup_r>
 80039ca:	b380      	cbz	r0, 8003a2e <_puts_r+0x9a>
 80039cc:	f04f 35ff 	mov.w	r5, #4294967295
 80039d0:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80039d2:	07da      	lsls	r2, r3, #31
 80039d4:	d405      	bmi.n	80039e2 <_puts_r+0x4e>
 80039d6:	89a3      	ldrh	r3, [r4, #12]
 80039d8:	059b      	lsls	r3, r3, #22
 80039da:	d402      	bmi.n	80039e2 <_puts_r+0x4e>
 80039dc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80039de:	f000 f9ab 	bl	8003d38 <__retarget_lock_release_recursive>
 80039e2:	4628      	mov	r0, r5
 80039e4:	bd70      	pop	{r4, r5, r6, pc}
 80039e6:	2b00      	cmp	r3, #0
 80039e8:	da04      	bge.n	80039f4 <_puts_r+0x60>
 80039ea:	69a2      	ldr	r2, [r4, #24]
 80039ec:	429a      	cmp	r2, r3
 80039ee:	dc17      	bgt.n	8003a20 <_puts_r+0x8c>
 80039f0:	290a      	cmp	r1, #10
 80039f2:	d015      	beq.n	8003a20 <_puts_r+0x8c>
 80039f4:	6823      	ldr	r3, [r4, #0]
 80039f6:	1c5a      	adds	r2, r3, #1
 80039f8:	6022      	str	r2, [r4, #0]
 80039fa:	7019      	strb	r1, [r3, #0]
 80039fc:	68a3      	ldr	r3, [r4, #8]
 80039fe:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8003a02:	3b01      	subs	r3, #1
 8003a04:	60a3      	str	r3, [r4, #8]
 8003a06:	2900      	cmp	r1, #0
 8003a08:	d1ed      	bne.n	80039e6 <_puts_r+0x52>
 8003a0a:	2b00      	cmp	r3, #0
 8003a0c:	da11      	bge.n	8003a32 <_puts_r+0x9e>
 8003a0e:	4622      	mov	r2, r4
 8003a10:	210a      	movs	r1, #10
 8003a12:	4628      	mov	r0, r5
 8003a14:	f000 f881 	bl	8003b1a <__swbuf_r>
 8003a18:	3001      	adds	r0, #1
 8003a1a:	d0d7      	beq.n	80039cc <_puts_r+0x38>
 8003a1c:	250a      	movs	r5, #10
 8003a1e:	e7d7      	b.n	80039d0 <_puts_r+0x3c>
 8003a20:	4622      	mov	r2, r4
 8003a22:	4628      	mov	r0, r5
 8003a24:	f000 f879 	bl	8003b1a <__swbuf_r>
 8003a28:	3001      	adds	r0, #1
 8003a2a:	d1e7      	bne.n	80039fc <_puts_r+0x68>
 8003a2c:	e7ce      	b.n	80039cc <_puts_r+0x38>
 8003a2e:	3e01      	subs	r6, #1
 8003a30:	e7e4      	b.n	80039fc <_puts_r+0x68>
 8003a32:	6823      	ldr	r3, [r4, #0]
 8003a34:	1c5a      	adds	r2, r3, #1
 8003a36:	6022      	str	r2, [r4, #0]
 8003a38:	220a      	movs	r2, #10
 8003a3a:	701a      	strb	r2, [r3, #0]
 8003a3c:	e7ee      	b.n	8003a1c <_puts_r+0x88>
	...

08003a40 <puts>:
 8003a40:	4b02      	ldr	r3, [pc, #8]	@ (8003a4c <puts+0xc>)
 8003a42:	4601      	mov	r1, r0
 8003a44:	6818      	ldr	r0, [r3, #0]
 8003a46:	f7ff bfa5 	b.w	8003994 <_puts_r>
 8003a4a:	bf00      	nop
 8003a4c:	20000018 	.word	0x20000018

08003a50 <siprintf>:
 8003a50:	b40e      	push	{r1, r2, r3}
 8003a52:	b510      	push	{r4, lr}
 8003a54:	b09d      	sub	sp, #116	@ 0x74
 8003a56:	ab1f      	add	r3, sp, #124	@ 0x7c
 8003a58:	9002      	str	r0, [sp, #8]
 8003a5a:	9006      	str	r0, [sp, #24]
 8003a5c:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8003a60:	480a      	ldr	r0, [pc, #40]	@ (8003a8c <siprintf+0x3c>)
 8003a62:	9107      	str	r1, [sp, #28]
 8003a64:	9104      	str	r1, [sp, #16]
 8003a66:	490a      	ldr	r1, [pc, #40]	@ (8003a90 <siprintf+0x40>)
 8003a68:	f853 2b04 	ldr.w	r2, [r3], #4
 8003a6c:	9105      	str	r1, [sp, #20]
 8003a6e:	2400      	movs	r4, #0
 8003a70:	a902      	add	r1, sp, #8
 8003a72:	6800      	ldr	r0, [r0, #0]
 8003a74:	9301      	str	r3, [sp, #4]
 8003a76:	941b      	str	r4, [sp, #108]	@ 0x6c
 8003a78:	f000 fac2 	bl	8004000 <_svfiprintf_r>
 8003a7c:	9b02      	ldr	r3, [sp, #8]
 8003a7e:	701c      	strb	r4, [r3, #0]
 8003a80:	b01d      	add	sp, #116	@ 0x74
 8003a82:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003a86:	b003      	add	sp, #12
 8003a88:	4770      	bx	lr
 8003a8a:	bf00      	nop
 8003a8c:	20000018 	.word	0x20000018
 8003a90:	ffff0208 	.word	0xffff0208

08003a94 <__sread>:
 8003a94:	b510      	push	{r4, lr}
 8003a96:	460c      	mov	r4, r1
 8003a98:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003a9c:	f000 f8fc 	bl	8003c98 <_read_r>
 8003aa0:	2800      	cmp	r0, #0
 8003aa2:	bfab      	itete	ge
 8003aa4:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8003aa6:	89a3      	ldrhlt	r3, [r4, #12]
 8003aa8:	181b      	addge	r3, r3, r0
 8003aaa:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8003aae:	bfac      	ite	ge
 8003ab0:	6563      	strge	r3, [r4, #84]	@ 0x54
 8003ab2:	81a3      	strhlt	r3, [r4, #12]
 8003ab4:	bd10      	pop	{r4, pc}

08003ab6 <__swrite>:
 8003ab6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003aba:	461f      	mov	r7, r3
 8003abc:	898b      	ldrh	r3, [r1, #12]
 8003abe:	05db      	lsls	r3, r3, #23
 8003ac0:	4605      	mov	r5, r0
 8003ac2:	460c      	mov	r4, r1
 8003ac4:	4616      	mov	r6, r2
 8003ac6:	d505      	bpl.n	8003ad4 <__swrite+0x1e>
 8003ac8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003acc:	2302      	movs	r3, #2
 8003ace:	2200      	movs	r2, #0
 8003ad0:	f000 f8d0 	bl	8003c74 <_lseek_r>
 8003ad4:	89a3      	ldrh	r3, [r4, #12]
 8003ad6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003ada:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8003ade:	81a3      	strh	r3, [r4, #12]
 8003ae0:	4632      	mov	r2, r6
 8003ae2:	463b      	mov	r3, r7
 8003ae4:	4628      	mov	r0, r5
 8003ae6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8003aea:	f000 b8e7 	b.w	8003cbc <_write_r>

08003aee <__sseek>:
 8003aee:	b510      	push	{r4, lr}
 8003af0:	460c      	mov	r4, r1
 8003af2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003af6:	f000 f8bd 	bl	8003c74 <_lseek_r>
 8003afa:	1c43      	adds	r3, r0, #1
 8003afc:	89a3      	ldrh	r3, [r4, #12]
 8003afe:	bf15      	itete	ne
 8003b00:	6560      	strne	r0, [r4, #84]	@ 0x54
 8003b02:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8003b06:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8003b0a:	81a3      	strheq	r3, [r4, #12]
 8003b0c:	bf18      	it	ne
 8003b0e:	81a3      	strhne	r3, [r4, #12]
 8003b10:	bd10      	pop	{r4, pc}

08003b12 <__sclose>:
 8003b12:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003b16:	f000 b89d 	b.w	8003c54 <_close_r>

08003b1a <__swbuf_r>:
 8003b1a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003b1c:	460e      	mov	r6, r1
 8003b1e:	4614      	mov	r4, r2
 8003b20:	4605      	mov	r5, r0
 8003b22:	b118      	cbz	r0, 8003b2c <__swbuf_r+0x12>
 8003b24:	6a03      	ldr	r3, [r0, #32]
 8003b26:	b90b      	cbnz	r3, 8003b2c <__swbuf_r+0x12>
 8003b28:	f7ff feec 	bl	8003904 <__sinit>
 8003b2c:	69a3      	ldr	r3, [r4, #24]
 8003b2e:	60a3      	str	r3, [r4, #8]
 8003b30:	89a3      	ldrh	r3, [r4, #12]
 8003b32:	071a      	lsls	r2, r3, #28
 8003b34:	d501      	bpl.n	8003b3a <__swbuf_r+0x20>
 8003b36:	6923      	ldr	r3, [r4, #16]
 8003b38:	b943      	cbnz	r3, 8003b4c <__swbuf_r+0x32>
 8003b3a:	4621      	mov	r1, r4
 8003b3c:	4628      	mov	r0, r5
 8003b3e:	f000 f82b 	bl	8003b98 <__swsetup_r>
 8003b42:	b118      	cbz	r0, 8003b4c <__swbuf_r+0x32>
 8003b44:	f04f 37ff 	mov.w	r7, #4294967295
 8003b48:	4638      	mov	r0, r7
 8003b4a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003b4c:	6823      	ldr	r3, [r4, #0]
 8003b4e:	6922      	ldr	r2, [r4, #16]
 8003b50:	1a98      	subs	r0, r3, r2
 8003b52:	6963      	ldr	r3, [r4, #20]
 8003b54:	b2f6      	uxtb	r6, r6
 8003b56:	4283      	cmp	r3, r0
 8003b58:	4637      	mov	r7, r6
 8003b5a:	dc05      	bgt.n	8003b68 <__swbuf_r+0x4e>
 8003b5c:	4621      	mov	r1, r4
 8003b5e:	4628      	mov	r0, r5
 8003b60:	f000 fe9c 	bl	800489c <_fflush_r>
 8003b64:	2800      	cmp	r0, #0
 8003b66:	d1ed      	bne.n	8003b44 <__swbuf_r+0x2a>
 8003b68:	68a3      	ldr	r3, [r4, #8]
 8003b6a:	3b01      	subs	r3, #1
 8003b6c:	60a3      	str	r3, [r4, #8]
 8003b6e:	6823      	ldr	r3, [r4, #0]
 8003b70:	1c5a      	adds	r2, r3, #1
 8003b72:	6022      	str	r2, [r4, #0]
 8003b74:	701e      	strb	r6, [r3, #0]
 8003b76:	6962      	ldr	r2, [r4, #20]
 8003b78:	1c43      	adds	r3, r0, #1
 8003b7a:	429a      	cmp	r2, r3
 8003b7c:	d004      	beq.n	8003b88 <__swbuf_r+0x6e>
 8003b7e:	89a3      	ldrh	r3, [r4, #12]
 8003b80:	07db      	lsls	r3, r3, #31
 8003b82:	d5e1      	bpl.n	8003b48 <__swbuf_r+0x2e>
 8003b84:	2e0a      	cmp	r6, #10
 8003b86:	d1df      	bne.n	8003b48 <__swbuf_r+0x2e>
 8003b88:	4621      	mov	r1, r4
 8003b8a:	4628      	mov	r0, r5
 8003b8c:	f000 fe86 	bl	800489c <_fflush_r>
 8003b90:	2800      	cmp	r0, #0
 8003b92:	d0d9      	beq.n	8003b48 <__swbuf_r+0x2e>
 8003b94:	e7d6      	b.n	8003b44 <__swbuf_r+0x2a>
	...

08003b98 <__swsetup_r>:
 8003b98:	b538      	push	{r3, r4, r5, lr}
 8003b9a:	4b29      	ldr	r3, [pc, #164]	@ (8003c40 <__swsetup_r+0xa8>)
 8003b9c:	4605      	mov	r5, r0
 8003b9e:	6818      	ldr	r0, [r3, #0]
 8003ba0:	460c      	mov	r4, r1
 8003ba2:	b118      	cbz	r0, 8003bac <__swsetup_r+0x14>
 8003ba4:	6a03      	ldr	r3, [r0, #32]
 8003ba6:	b90b      	cbnz	r3, 8003bac <__swsetup_r+0x14>
 8003ba8:	f7ff feac 	bl	8003904 <__sinit>
 8003bac:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003bb0:	0719      	lsls	r1, r3, #28
 8003bb2:	d422      	bmi.n	8003bfa <__swsetup_r+0x62>
 8003bb4:	06da      	lsls	r2, r3, #27
 8003bb6:	d407      	bmi.n	8003bc8 <__swsetup_r+0x30>
 8003bb8:	2209      	movs	r2, #9
 8003bba:	602a      	str	r2, [r5, #0]
 8003bbc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003bc0:	81a3      	strh	r3, [r4, #12]
 8003bc2:	f04f 30ff 	mov.w	r0, #4294967295
 8003bc6:	e033      	b.n	8003c30 <__swsetup_r+0x98>
 8003bc8:	0758      	lsls	r0, r3, #29
 8003bca:	d512      	bpl.n	8003bf2 <__swsetup_r+0x5a>
 8003bcc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8003bce:	b141      	cbz	r1, 8003be2 <__swsetup_r+0x4a>
 8003bd0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8003bd4:	4299      	cmp	r1, r3
 8003bd6:	d002      	beq.n	8003bde <__swsetup_r+0x46>
 8003bd8:	4628      	mov	r0, r5
 8003bda:	f000 f8bd 	bl	8003d58 <_free_r>
 8003bde:	2300      	movs	r3, #0
 8003be0:	6363      	str	r3, [r4, #52]	@ 0x34
 8003be2:	89a3      	ldrh	r3, [r4, #12]
 8003be4:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8003be8:	81a3      	strh	r3, [r4, #12]
 8003bea:	2300      	movs	r3, #0
 8003bec:	6063      	str	r3, [r4, #4]
 8003bee:	6923      	ldr	r3, [r4, #16]
 8003bf0:	6023      	str	r3, [r4, #0]
 8003bf2:	89a3      	ldrh	r3, [r4, #12]
 8003bf4:	f043 0308 	orr.w	r3, r3, #8
 8003bf8:	81a3      	strh	r3, [r4, #12]
 8003bfa:	6923      	ldr	r3, [r4, #16]
 8003bfc:	b94b      	cbnz	r3, 8003c12 <__swsetup_r+0x7a>
 8003bfe:	89a3      	ldrh	r3, [r4, #12]
 8003c00:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8003c04:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003c08:	d003      	beq.n	8003c12 <__swsetup_r+0x7a>
 8003c0a:	4621      	mov	r1, r4
 8003c0c:	4628      	mov	r0, r5
 8003c0e:	f000 fe93 	bl	8004938 <__smakebuf_r>
 8003c12:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003c16:	f013 0201 	ands.w	r2, r3, #1
 8003c1a:	d00a      	beq.n	8003c32 <__swsetup_r+0x9a>
 8003c1c:	2200      	movs	r2, #0
 8003c1e:	60a2      	str	r2, [r4, #8]
 8003c20:	6962      	ldr	r2, [r4, #20]
 8003c22:	4252      	negs	r2, r2
 8003c24:	61a2      	str	r2, [r4, #24]
 8003c26:	6922      	ldr	r2, [r4, #16]
 8003c28:	b942      	cbnz	r2, 8003c3c <__swsetup_r+0xa4>
 8003c2a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8003c2e:	d1c5      	bne.n	8003bbc <__swsetup_r+0x24>
 8003c30:	bd38      	pop	{r3, r4, r5, pc}
 8003c32:	0799      	lsls	r1, r3, #30
 8003c34:	bf58      	it	pl
 8003c36:	6962      	ldrpl	r2, [r4, #20]
 8003c38:	60a2      	str	r2, [r4, #8]
 8003c3a:	e7f4      	b.n	8003c26 <__swsetup_r+0x8e>
 8003c3c:	2000      	movs	r0, #0
 8003c3e:	e7f7      	b.n	8003c30 <__swsetup_r+0x98>
 8003c40:	20000018 	.word	0x20000018

08003c44 <memset>:
 8003c44:	4402      	add	r2, r0
 8003c46:	4603      	mov	r3, r0
 8003c48:	4293      	cmp	r3, r2
 8003c4a:	d100      	bne.n	8003c4e <memset+0xa>
 8003c4c:	4770      	bx	lr
 8003c4e:	f803 1b01 	strb.w	r1, [r3], #1
 8003c52:	e7f9      	b.n	8003c48 <memset+0x4>

08003c54 <_close_r>:
 8003c54:	b538      	push	{r3, r4, r5, lr}
 8003c56:	4d06      	ldr	r5, [pc, #24]	@ (8003c70 <_close_r+0x1c>)
 8003c58:	2300      	movs	r3, #0
 8003c5a:	4604      	mov	r4, r0
 8003c5c:	4608      	mov	r0, r1
 8003c5e:	602b      	str	r3, [r5, #0]
 8003c60:	f7fd fc9c 	bl	800159c <_close>
 8003c64:	1c43      	adds	r3, r0, #1
 8003c66:	d102      	bne.n	8003c6e <_close_r+0x1a>
 8003c68:	682b      	ldr	r3, [r5, #0]
 8003c6a:	b103      	cbz	r3, 8003c6e <_close_r+0x1a>
 8003c6c:	6023      	str	r3, [r4, #0]
 8003c6e:	bd38      	pop	{r3, r4, r5, pc}
 8003c70:	200005ac 	.word	0x200005ac

08003c74 <_lseek_r>:
 8003c74:	b538      	push	{r3, r4, r5, lr}
 8003c76:	4d07      	ldr	r5, [pc, #28]	@ (8003c94 <_lseek_r+0x20>)
 8003c78:	4604      	mov	r4, r0
 8003c7a:	4608      	mov	r0, r1
 8003c7c:	4611      	mov	r1, r2
 8003c7e:	2200      	movs	r2, #0
 8003c80:	602a      	str	r2, [r5, #0]
 8003c82:	461a      	mov	r2, r3
 8003c84:	f7fd fcb1 	bl	80015ea <_lseek>
 8003c88:	1c43      	adds	r3, r0, #1
 8003c8a:	d102      	bne.n	8003c92 <_lseek_r+0x1e>
 8003c8c:	682b      	ldr	r3, [r5, #0]
 8003c8e:	b103      	cbz	r3, 8003c92 <_lseek_r+0x1e>
 8003c90:	6023      	str	r3, [r4, #0]
 8003c92:	bd38      	pop	{r3, r4, r5, pc}
 8003c94:	200005ac 	.word	0x200005ac

08003c98 <_read_r>:
 8003c98:	b538      	push	{r3, r4, r5, lr}
 8003c9a:	4d07      	ldr	r5, [pc, #28]	@ (8003cb8 <_read_r+0x20>)
 8003c9c:	4604      	mov	r4, r0
 8003c9e:	4608      	mov	r0, r1
 8003ca0:	4611      	mov	r1, r2
 8003ca2:	2200      	movs	r2, #0
 8003ca4:	602a      	str	r2, [r5, #0]
 8003ca6:	461a      	mov	r2, r3
 8003ca8:	f7fd fc5b 	bl	8001562 <_read>
 8003cac:	1c43      	adds	r3, r0, #1
 8003cae:	d102      	bne.n	8003cb6 <_read_r+0x1e>
 8003cb0:	682b      	ldr	r3, [r5, #0]
 8003cb2:	b103      	cbz	r3, 8003cb6 <_read_r+0x1e>
 8003cb4:	6023      	str	r3, [r4, #0]
 8003cb6:	bd38      	pop	{r3, r4, r5, pc}
 8003cb8:	200005ac 	.word	0x200005ac

08003cbc <_write_r>:
 8003cbc:	b538      	push	{r3, r4, r5, lr}
 8003cbe:	4d07      	ldr	r5, [pc, #28]	@ (8003cdc <_write_r+0x20>)
 8003cc0:	4604      	mov	r4, r0
 8003cc2:	4608      	mov	r0, r1
 8003cc4:	4611      	mov	r1, r2
 8003cc6:	2200      	movs	r2, #0
 8003cc8:	602a      	str	r2, [r5, #0]
 8003cca:	461a      	mov	r2, r3
 8003ccc:	f7fd f95a 	bl	8000f84 <_write>
 8003cd0:	1c43      	adds	r3, r0, #1
 8003cd2:	d102      	bne.n	8003cda <_write_r+0x1e>
 8003cd4:	682b      	ldr	r3, [r5, #0]
 8003cd6:	b103      	cbz	r3, 8003cda <_write_r+0x1e>
 8003cd8:	6023      	str	r3, [r4, #0]
 8003cda:	bd38      	pop	{r3, r4, r5, pc}
 8003cdc:	200005ac 	.word	0x200005ac

08003ce0 <__errno>:
 8003ce0:	4b01      	ldr	r3, [pc, #4]	@ (8003ce8 <__errno+0x8>)
 8003ce2:	6818      	ldr	r0, [r3, #0]
 8003ce4:	4770      	bx	lr
 8003ce6:	bf00      	nop
 8003ce8:	20000018 	.word	0x20000018

08003cec <__libc_init_array>:
 8003cec:	b570      	push	{r4, r5, r6, lr}
 8003cee:	4d0d      	ldr	r5, [pc, #52]	@ (8003d24 <__libc_init_array+0x38>)
 8003cf0:	4c0d      	ldr	r4, [pc, #52]	@ (8003d28 <__libc_init_array+0x3c>)
 8003cf2:	1b64      	subs	r4, r4, r5
 8003cf4:	10a4      	asrs	r4, r4, #2
 8003cf6:	2600      	movs	r6, #0
 8003cf8:	42a6      	cmp	r6, r4
 8003cfa:	d109      	bne.n	8003d10 <__libc_init_array+0x24>
 8003cfc:	4d0b      	ldr	r5, [pc, #44]	@ (8003d2c <__libc_init_array+0x40>)
 8003cfe:	4c0c      	ldr	r4, [pc, #48]	@ (8003d30 <__libc_init_array+0x44>)
 8003d00:	f000 fed8 	bl	8004ab4 <_init>
 8003d04:	1b64      	subs	r4, r4, r5
 8003d06:	10a4      	asrs	r4, r4, #2
 8003d08:	2600      	movs	r6, #0
 8003d0a:	42a6      	cmp	r6, r4
 8003d0c:	d105      	bne.n	8003d1a <__libc_init_array+0x2e>
 8003d0e:	bd70      	pop	{r4, r5, r6, pc}
 8003d10:	f855 3b04 	ldr.w	r3, [r5], #4
 8003d14:	4798      	blx	r3
 8003d16:	3601      	adds	r6, #1
 8003d18:	e7ee      	b.n	8003cf8 <__libc_init_array+0xc>
 8003d1a:	f855 3b04 	ldr.w	r3, [r5], #4
 8003d1e:	4798      	blx	r3
 8003d20:	3601      	adds	r6, #1
 8003d22:	e7f2      	b.n	8003d0a <__libc_init_array+0x1e>
 8003d24:	08004e0c 	.word	0x08004e0c
 8003d28:	08004e0c 	.word	0x08004e0c
 8003d2c:	08004e0c 	.word	0x08004e0c
 8003d30:	08004e10 	.word	0x08004e10

08003d34 <__retarget_lock_init_recursive>:
 8003d34:	4770      	bx	lr

08003d36 <__retarget_lock_acquire_recursive>:
 8003d36:	4770      	bx	lr

08003d38 <__retarget_lock_release_recursive>:
 8003d38:	4770      	bx	lr

08003d3a <memcpy>:
 8003d3a:	440a      	add	r2, r1
 8003d3c:	4291      	cmp	r1, r2
 8003d3e:	f100 33ff 	add.w	r3, r0, #4294967295
 8003d42:	d100      	bne.n	8003d46 <memcpy+0xc>
 8003d44:	4770      	bx	lr
 8003d46:	b510      	push	{r4, lr}
 8003d48:	f811 4b01 	ldrb.w	r4, [r1], #1
 8003d4c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8003d50:	4291      	cmp	r1, r2
 8003d52:	d1f9      	bne.n	8003d48 <memcpy+0xe>
 8003d54:	bd10      	pop	{r4, pc}
	...

08003d58 <_free_r>:
 8003d58:	b538      	push	{r3, r4, r5, lr}
 8003d5a:	4605      	mov	r5, r0
 8003d5c:	2900      	cmp	r1, #0
 8003d5e:	d041      	beq.n	8003de4 <_free_r+0x8c>
 8003d60:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003d64:	1f0c      	subs	r4, r1, #4
 8003d66:	2b00      	cmp	r3, #0
 8003d68:	bfb8      	it	lt
 8003d6a:	18e4      	addlt	r4, r4, r3
 8003d6c:	f000 f8e0 	bl	8003f30 <__malloc_lock>
 8003d70:	4a1d      	ldr	r2, [pc, #116]	@ (8003de8 <_free_r+0x90>)
 8003d72:	6813      	ldr	r3, [r2, #0]
 8003d74:	b933      	cbnz	r3, 8003d84 <_free_r+0x2c>
 8003d76:	6063      	str	r3, [r4, #4]
 8003d78:	6014      	str	r4, [r2, #0]
 8003d7a:	4628      	mov	r0, r5
 8003d7c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003d80:	f000 b8dc 	b.w	8003f3c <__malloc_unlock>
 8003d84:	42a3      	cmp	r3, r4
 8003d86:	d908      	bls.n	8003d9a <_free_r+0x42>
 8003d88:	6820      	ldr	r0, [r4, #0]
 8003d8a:	1821      	adds	r1, r4, r0
 8003d8c:	428b      	cmp	r3, r1
 8003d8e:	bf01      	itttt	eq
 8003d90:	6819      	ldreq	r1, [r3, #0]
 8003d92:	685b      	ldreq	r3, [r3, #4]
 8003d94:	1809      	addeq	r1, r1, r0
 8003d96:	6021      	streq	r1, [r4, #0]
 8003d98:	e7ed      	b.n	8003d76 <_free_r+0x1e>
 8003d9a:	461a      	mov	r2, r3
 8003d9c:	685b      	ldr	r3, [r3, #4]
 8003d9e:	b10b      	cbz	r3, 8003da4 <_free_r+0x4c>
 8003da0:	42a3      	cmp	r3, r4
 8003da2:	d9fa      	bls.n	8003d9a <_free_r+0x42>
 8003da4:	6811      	ldr	r1, [r2, #0]
 8003da6:	1850      	adds	r0, r2, r1
 8003da8:	42a0      	cmp	r0, r4
 8003daa:	d10b      	bne.n	8003dc4 <_free_r+0x6c>
 8003dac:	6820      	ldr	r0, [r4, #0]
 8003dae:	4401      	add	r1, r0
 8003db0:	1850      	adds	r0, r2, r1
 8003db2:	4283      	cmp	r3, r0
 8003db4:	6011      	str	r1, [r2, #0]
 8003db6:	d1e0      	bne.n	8003d7a <_free_r+0x22>
 8003db8:	6818      	ldr	r0, [r3, #0]
 8003dba:	685b      	ldr	r3, [r3, #4]
 8003dbc:	6053      	str	r3, [r2, #4]
 8003dbe:	4408      	add	r0, r1
 8003dc0:	6010      	str	r0, [r2, #0]
 8003dc2:	e7da      	b.n	8003d7a <_free_r+0x22>
 8003dc4:	d902      	bls.n	8003dcc <_free_r+0x74>
 8003dc6:	230c      	movs	r3, #12
 8003dc8:	602b      	str	r3, [r5, #0]
 8003dca:	e7d6      	b.n	8003d7a <_free_r+0x22>
 8003dcc:	6820      	ldr	r0, [r4, #0]
 8003dce:	1821      	adds	r1, r4, r0
 8003dd0:	428b      	cmp	r3, r1
 8003dd2:	bf04      	itt	eq
 8003dd4:	6819      	ldreq	r1, [r3, #0]
 8003dd6:	685b      	ldreq	r3, [r3, #4]
 8003dd8:	6063      	str	r3, [r4, #4]
 8003dda:	bf04      	itt	eq
 8003ddc:	1809      	addeq	r1, r1, r0
 8003dde:	6021      	streq	r1, [r4, #0]
 8003de0:	6054      	str	r4, [r2, #4]
 8003de2:	e7ca      	b.n	8003d7a <_free_r+0x22>
 8003de4:	bd38      	pop	{r3, r4, r5, pc}
 8003de6:	bf00      	nop
 8003de8:	200005b8 	.word	0x200005b8

08003dec <sbrk_aligned>:
 8003dec:	b570      	push	{r4, r5, r6, lr}
 8003dee:	4e0f      	ldr	r6, [pc, #60]	@ (8003e2c <sbrk_aligned+0x40>)
 8003df0:	460c      	mov	r4, r1
 8003df2:	6831      	ldr	r1, [r6, #0]
 8003df4:	4605      	mov	r5, r0
 8003df6:	b911      	cbnz	r1, 8003dfe <sbrk_aligned+0x12>
 8003df8:	f000 fe16 	bl	8004a28 <_sbrk_r>
 8003dfc:	6030      	str	r0, [r6, #0]
 8003dfe:	4621      	mov	r1, r4
 8003e00:	4628      	mov	r0, r5
 8003e02:	f000 fe11 	bl	8004a28 <_sbrk_r>
 8003e06:	1c43      	adds	r3, r0, #1
 8003e08:	d103      	bne.n	8003e12 <sbrk_aligned+0x26>
 8003e0a:	f04f 34ff 	mov.w	r4, #4294967295
 8003e0e:	4620      	mov	r0, r4
 8003e10:	bd70      	pop	{r4, r5, r6, pc}
 8003e12:	1cc4      	adds	r4, r0, #3
 8003e14:	f024 0403 	bic.w	r4, r4, #3
 8003e18:	42a0      	cmp	r0, r4
 8003e1a:	d0f8      	beq.n	8003e0e <sbrk_aligned+0x22>
 8003e1c:	1a21      	subs	r1, r4, r0
 8003e1e:	4628      	mov	r0, r5
 8003e20:	f000 fe02 	bl	8004a28 <_sbrk_r>
 8003e24:	3001      	adds	r0, #1
 8003e26:	d1f2      	bne.n	8003e0e <sbrk_aligned+0x22>
 8003e28:	e7ef      	b.n	8003e0a <sbrk_aligned+0x1e>
 8003e2a:	bf00      	nop
 8003e2c:	200005b4 	.word	0x200005b4

08003e30 <_malloc_r>:
 8003e30:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003e34:	1ccd      	adds	r5, r1, #3
 8003e36:	f025 0503 	bic.w	r5, r5, #3
 8003e3a:	3508      	adds	r5, #8
 8003e3c:	2d0c      	cmp	r5, #12
 8003e3e:	bf38      	it	cc
 8003e40:	250c      	movcc	r5, #12
 8003e42:	2d00      	cmp	r5, #0
 8003e44:	4606      	mov	r6, r0
 8003e46:	db01      	blt.n	8003e4c <_malloc_r+0x1c>
 8003e48:	42a9      	cmp	r1, r5
 8003e4a:	d904      	bls.n	8003e56 <_malloc_r+0x26>
 8003e4c:	230c      	movs	r3, #12
 8003e4e:	6033      	str	r3, [r6, #0]
 8003e50:	2000      	movs	r0, #0
 8003e52:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003e56:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8003f2c <_malloc_r+0xfc>
 8003e5a:	f000 f869 	bl	8003f30 <__malloc_lock>
 8003e5e:	f8d8 3000 	ldr.w	r3, [r8]
 8003e62:	461c      	mov	r4, r3
 8003e64:	bb44      	cbnz	r4, 8003eb8 <_malloc_r+0x88>
 8003e66:	4629      	mov	r1, r5
 8003e68:	4630      	mov	r0, r6
 8003e6a:	f7ff ffbf 	bl	8003dec <sbrk_aligned>
 8003e6e:	1c43      	adds	r3, r0, #1
 8003e70:	4604      	mov	r4, r0
 8003e72:	d158      	bne.n	8003f26 <_malloc_r+0xf6>
 8003e74:	f8d8 4000 	ldr.w	r4, [r8]
 8003e78:	4627      	mov	r7, r4
 8003e7a:	2f00      	cmp	r7, #0
 8003e7c:	d143      	bne.n	8003f06 <_malloc_r+0xd6>
 8003e7e:	2c00      	cmp	r4, #0
 8003e80:	d04b      	beq.n	8003f1a <_malloc_r+0xea>
 8003e82:	6823      	ldr	r3, [r4, #0]
 8003e84:	4639      	mov	r1, r7
 8003e86:	4630      	mov	r0, r6
 8003e88:	eb04 0903 	add.w	r9, r4, r3
 8003e8c:	f000 fdcc 	bl	8004a28 <_sbrk_r>
 8003e90:	4581      	cmp	r9, r0
 8003e92:	d142      	bne.n	8003f1a <_malloc_r+0xea>
 8003e94:	6821      	ldr	r1, [r4, #0]
 8003e96:	1a6d      	subs	r5, r5, r1
 8003e98:	4629      	mov	r1, r5
 8003e9a:	4630      	mov	r0, r6
 8003e9c:	f7ff ffa6 	bl	8003dec <sbrk_aligned>
 8003ea0:	3001      	adds	r0, #1
 8003ea2:	d03a      	beq.n	8003f1a <_malloc_r+0xea>
 8003ea4:	6823      	ldr	r3, [r4, #0]
 8003ea6:	442b      	add	r3, r5
 8003ea8:	6023      	str	r3, [r4, #0]
 8003eaa:	f8d8 3000 	ldr.w	r3, [r8]
 8003eae:	685a      	ldr	r2, [r3, #4]
 8003eb0:	bb62      	cbnz	r2, 8003f0c <_malloc_r+0xdc>
 8003eb2:	f8c8 7000 	str.w	r7, [r8]
 8003eb6:	e00f      	b.n	8003ed8 <_malloc_r+0xa8>
 8003eb8:	6822      	ldr	r2, [r4, #0]
 8003eba:	1b52      	subs	r2, r2, r5
 8003ebc:	d420      	bmi.n	8003f00 <_malloc_r+0xd0>
 8003ebe:	2a0b      	cmp	r2, #11
 8003ec0:	d917      	bls.n	8003ef2 <_malloc_r+0xc2>
 8003ec2:	1961      	adds	r1, r4, r5
 8003ec4:	42a3      	cmp	r3, r4
 8003ec6:	6025      	str	r5, [r4, #0]
 8003ec8:	bf18      	it	ne
 8003eca:	6059      	strne	r1, [r3, #4]
 8003ecc:	6863      	ldr	r3, [r4, #4]
 8003ece:	bf08      	it	eq
 8003ed0:	f8c8 1000 	streq.w	r1, [r8]
 8003ed4:	5162      	str	r2, [r4, r5]
 8003ed6:	604b      	str	r3, [r1, #4]
 8003ed8:	4630      	mov	r0, r6
 8003eda:	f000 f82f 	bl	8003f3c <__malloc_unlock>
 8003ede:	f104 000b 	add.w	r0, r4, #11
 8003ee2:	1d23      	adds	r3, r4, #4
 8003ee4:	f020 0007 	bic.w	r0, r0, #7
 8003ee8:	1ac2      	subs	r2, r0, r3
 8003eea:	bf1c      	itt	ne
 8003eec:	1a1b      	subne	r3, r3, r0
 8003eee:	50a3      	strne	r3, [r4, r2]
 8003ef0:	e7af      	b.n	8003e52 <_malloc_r+0x22>
 8003ef2:	6862      	ldr	r2, [r4, #4]
 8003ef4:	42a3      	cmp	r3, r4
 8003ef6:	bf0c      	ite	eq
 8003ef8:	f8c8 2000 	streq.w	r2, [r8]
 8003efc:	605a      	strne	r2, [r3, #4]
 8003efe:	e7eb      	b.n	8003ed8 <_malloc_r+0xa8>
 8003f00:	4623      	mov	r3, r4
 8003f02:	6864      	ldr	r4, [r4, #4]
 8003f04:	e7ae      	b.n	8003e64 <_malloc_r+0x34>
 8003f06:	463c      	mov	r4, r7
 8003f08:	687f      	ldr	r7, [r7, #4]
 8003f0a:	e7b6      	b.n	8003e7a <_malloc_r+0x4a>
 8003f0c:	461a      	mov	r2, r3
 8003f0e:	685b      	ldr	r3, [r3, #4]
 8003f10:	42a3      	cmp	r3, r4
 8003f12:	d1fb      	bne.n	8003f0c <_malloc_r+0xdc>
 8003f14:	2300      	movs	r3, #0
 8003f16:	6053      	str	r3, [r2, #4]
 8003f18:	e7de      	b.n	8003ed8 <_malloc_r+0xa8>
 8003f1a:	230c      	movs	r3, #12
 8003f1c:	6033      	str	r3, [r6, #0]
 8003f1e:	4630      	mov	r0, r6
 8003f20:	f000 f80c 	bl	8003f3c <__malloc_unlock>
 8003f24:	e794      	b.n	8003e50 <_malloc_r+0x20>
 8003f26:	6005      	str	r5, [r0, #0]
 8003f28:	e7d6      	b.n	8003ed8 <_malloc_r+0xa8>
 8003f2a:	bf00      	nop
 8003f2c:	200005b8 	.word	0x200005b8

08003f30 <__malloc_lock>:
 8003f30:	4801      	ldr	r0, [pc, #4]	@ (8003f38 <__malloc_lock+0x8>)
 8003f32:	f7ff bf00 	b.w	8003d36 <__retarget_lock_acquire_recursive>
 8003f36:	bf00      	nop
 8003f38:	200005b0 	.word	0x200005b0

08003f3c <__malloc_unlock>:
 8003f3c:	4801      	ldr	r0, [pc, #4]	@ (8003f44 <__malloc_unlock+0x8>)
 8003f3e:	f7ff befb 	b.w	8003d38 <__retarget_lock_release_recursive>
 8003f42:	bf00      	nop
 8003f44:	200005b0 	.word	0x200005b0

08003f48 <__ssputs_r>:
 8003f48:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003f4c:	688e      	ldr	r6, [r1, #8]
 8003f4e:	461f      	mov	r7, r3
 8003f50:	42be      	cmp	r6, r7
 8003f52:	680b      	ldr	r3, [r1, #0]
 8003f54:	4682      	mov	sl, r0
 8003f56:	460c      	mov	r4, r1
 8003f58:	4690      	mov	r8, r2
 8003f5a:	d82d      	bhi.n	8003fb8 <__ssputs_r+0x70>
 8003f5c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8003f60:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8003f64:	d026      	beq.n	8003fb4 <__ssputs_r+0x6c>
 8003f66:	6965      	ldr	r5, [r4, #20]
 8003f68:	6909      	ldr	r1, [r1, #16]
 8003f6a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8003f6e:	eba3 0901 	sub.w	r9, r3, r1
 8003f72:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8003f76:	1c7b      	adds	r3, r7, #1
 8003f78:	444b      	add	r3, r9
 8003f7a:	106d      	asrs	r5, r5, #1
 8003f7c:	429d      	cmp	r5, r3
 8003f7e:	bf38      	it	cc
 8003f80:	461d      	movcc	r5, r3
 8003f82:	0553      	lsls	r3, r2, #21
 8003f84:	d527      	bpl.n	8003fd6 <__ssputs_r+0x8e>
 8003f86:	4629      	mov	r1, r5
 8003f88:	f7ff ff52 	bl	8003e30 <_malloc_r>
 8003f8c:	4606      	mov	r6, r0
 8003f8e:	b360      	cbz	r0, 8003fea <__ssputs_r+0xa2>
 8003f90:	6921      	ldr	r1, [r4, #16]
 8003f92:	464a      	mov	r2, r9
 8003f94:	f7ff fed1 	bl	8003d3a <memcpy>
 8003f98:	89a3      	ldrh	r3, [r4, #12]
 8003f9a:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8003f9e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003fa2:	81a3      	strh	r3, [r4, #12]
 8003fa4:	6126      	str	r6, [r4, #16]
 8003fa6:	6165      	str	r5, [r4, #20]
 8003fa8:	444e      	add	r6, r9
 8003faa:	eba5 0509 	sub.w	r5, r5, r9
 8003fae:	6026      	str	r6, [r4, #0]
 8003fb0:	60a5      	str	r5, [r4, #8]
 8003fb2:	463e      	mov	r6, r7
 8003fb4:	42be      	cmp	r6, r7
 8003fb6:	d900      	bls.n	8003fba <__ssputs_r+0x72>
 8003fb8:	463e      	mov	r6, r7
 8003fba:	6820      	ldr	r0, [r4, #0]
 8003fbc:	4632      	mov	r2, r6
 8003fbe:	4641      	mov	r1, r8
 8003fc0:	f000 fcf6 	bl	80049b0 <memmove>
 8003fc4:	68a3      	ldr	r3, [r4, #8]
 8003fc6:	1b9b      	subs	r3, r3, r6
 8003fc8:	60a3      	str	r3, [r4, #8]
 8003fca:	6823      	ldr	r3, [r4, #0]
 8003fcc:	4433      	add	r3, r6
 8003fce:	6023      	str	r3, [r4, #0]
 8003fd0:	2000      	movs	r0, #0
 8003fd2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003fd6:	462a      	mov	r2, r5
 8003fd8:	f000 fd36 	bl	8004a48 <_realloc_r>
 8003fdc:	4606      	mov	r6, r0
 8003fde:	2800      	cmp	r0, #0
 8003fe0:	d1e0      	bne.n	8003fa4 <__ssputs_r+0x5c>
 8003fe2:	6921      	ldr	r1, [r4, #16]
 8003fe4:	4650      	mov	r0, sl
 8003fe6:	f7ff feb7 	bl	8003d58 <_free_r>
 8003fea:	230c      	movs	r3, #12
 8003fec:	f8ca 3000 	str.w	r3, [sl]
 8003ff0:	89a3      	ldrh	r3, [r4, #12]
 8003ff2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003ff6:	81a3      	strh	r3, [r4, #12]
 8003ff8:	f04f 30ff 	mov.w	r0, #4294967295
 8003ffc:	e7e9      	b.n	8003fd2 <__ssputs_r+0x8a>
	...

08004000 <_svfiprintf_r>:
 8004000:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004004:	4698      	mov	r8, r3
 8004006:	898b      	ldrh	r3, [r1, #12]
 8004008:	061b      	lsls	r3, r3, #24
 800400a:	b09d      	sub	sp, #116	@ 0x74
 800400c:	4607      	mov	r7, r0
 800400e:	460d      	mov	r5, r1
 8004010:	4614      	mov	r4, r2
 8004012:	d510      	bpl.n	8004036 <_svfiprintf_r+0x36>
 8004014:	690b      	ldr	r3, [r1, #16]
 8004016:	b973      	cbnz	r3, 8004036 <_svfiprintf_r+0x36>
 8004018:	2140      	movs	r1, #64	@ 0x40
 800401a:	f7ff ff09 	bl	8003e30 <_malloc_r>
 800401e:	6028      	str	r0, [r5, #0]
 8004020:	6128      	str	r0, [r5, #16]
 8004022:	b930      	cbnz	r0, 8004032 <_svfiprintf_r+0x32>
 8004024:	230c      	movs	r3, #12
 8004026:	603b      	str	r3, [r7, #0]
 8004028:	f04f 30ff 	mov.w	r0, #4294967295
 800402c:	b01d      	add	sp, #116	@ 0x74
 800402e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004032:	2340      	movs	r3, #64	@ 0x40
 8004034:	616b      	str	r3, [r5, #20]
 8004036:	2300      	movs	r3, #0
 8004038:	9309      	str	r3, [sp, #36]	@ 0x24
 800403a:	2320      	movs	r3, #32
 800403c:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8004040:	f8cd 800c 	str.w	r8, [sp, #12]
 8004044:	2330      	movs	r3, #48	@ 0x30
 8004046:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 80041e4 <_svfiprintf_r+0x1e4>
 800404a:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800404e:	f04f 0901 	mov.w	r9, #1
 8004052:	4623      	mov	r3, r4
 8004054:	469a      	mov	sl, r3
 8004056:	f813 2b01 	ldrb.w	r2, [r3], #1
 800405a:	b10a      	cbz	r2, 8004060 <_svfiprintf_r+0x60>
 800405c:	2a25      	cmp	r2, #37	@ 0x25
 800405e:	d1f9      	bne.n	8004054 <_svfiprintf_r+0x54>
 8004060:	ebba 0b04 	subs.w	fp, sl, r4
 8004064:	d00b      	beq.n	800407e <_svfiprintf_r+0x7e>
 8004066:	465b      	mov	r3, fp
 8004068:	4622      	mov	r2, r4
 800406a:	4629      	mov	r1, r5
 800406c:	4638      	mov	r0, r7
 800406e:	f7ff ff6b 	bl	8003f48 <__ssputs_r>
 8004072:	3001      	adds	r0, #1
 8004074:	f000 80a7 	beq.w	80041c6 <_svfiprintf_r+0x1c6>
 8004078:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800407a:	445a      	add	r2, fp
 800407c:	9209      	str	r2, [sp, #36]	@ 0x24
 800407e:	f89a 3000 	ldrb.w	r3, [sl]
 8004082:	2b00      	cmp	r3, #0
 8004084:	f000 809f 	beq.w	80041c6 <_svfiprintf_r+0x1c6>
 8004088:	2300      	movs	r3, #0
 800408a:	f04f 32ff 	mov.w	r2, #4294967295
 800408e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004092:	f10a 0a01 	add.w	sl, sl, #1
 8004096:	9304      	str	r3, [sp, #16]
 8004098:	9307      	str	r3, [sp, #28]
 800409a:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800409e:	931a      	str	r3, [sp, #104]	@ 0x68
 80040a0:	4654      	mov	r4, sl
 80040a2:	2205      	movs	r2, #5
 80040a4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80040a8:	484e      	ldr	r0, [pc, #312]	@ (80041e4 <_svfiprintf_r+0x1e4>)
 80040aa:	f7fc f891 	bl	80001d0 <memchr>
 80040ae:	9a04      	ldr	r2, [sp, #16]
 80040b0:	b9d8      	cbnz	r0, 80040ea <_svfiprintf_r+0xea>
 80040b2:	06d0      	lsls	r0, r2, #27
 80040b4:	bf44      	itt	mi
 80040b6:	2320      	movmi	r3, #32
 80040b8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80040bc:	0711      	lsls	r1, r2, #28
 80040be:	bf44      	itt	mi
 80040c0:	232b      	movmi	r3, #43	@ 0x2b
 80040c2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80040c6:	f89a 3000 	ldrb.w	r3, [sl]
 80040ca:	2b2a      	cmp	r3, #42	@ 0x2a
 80040cc:	d015      	beq.n	80040fa <_svfiprintf_r+0xfa>
 80040ce:	9a07      	ldr	r2, [sp, #28]
 80040d0:	4654      	mov	r4, sl
 80040d2:	2000      	movs	r0, #0
 80040d4:	f04f 0c0a 	mov.w	ip, #10
 80040d8:	4621      	mov	r1, r4
 80040da:	f811 3b01 	ldrb.w	r3, [r1], #1
 80040de:	3b30      	subs	r3, #48	@ 0x30
 80040e0:	2b09      	cmp	r3, #9
 80040e2:	d94b      	bls.n	800417c <_svfiprintf_r+0x17c>
 80040e4:	b1b0      	cbz	r0, 8004114 <_svfiprintf_r+0x114>
 80040e6:	9207      	str	r2, [sp, #28]
 80040e8:	e014      	b.n	8004114 <_svfiprintf_r+0x114>
 80040ea:	eba0 0308 	sub.w	r3, r0, r8
 80040ee:	fa09 f303 	lsl.w	r3, r9, r3
 80040f2:	4313      	orrs	r3, r2
 80040f4:	9304      	str	r3, [sp, #16]
 80040f6:	46a2      	mov	sl, r4
 80040f8:	e7d2      	b.n	80040a0 <_svfiprintf_r+0xa0>
 80040fa:	9b03      	ldr	r3, [sp, #12]
 80040fc:	1d19      	adds	r1, r3, #4
 80040fe:	681b      	ldr	r3, [r3, #0]
 8004100:	9103      	str	r1, [sp, #12]
 8004102:	2b00      	cmp	r3, #0
 8004104:	bfbb      	ittet	lt
 8004106:	425b      	neglt	r3, r3
 8004108:	f042 0202 	orrlt.w	r2, r2, #2
 800410c:	9307      	strge	r3, [sp, #28]
 800410e:	9307      	strlt	r3, [sp, #28]
 8004110:	bfb8      	it	lt
 8004112:	9204      	strlt	r2, [sp, #16]
 8004114:	7823      	ldrb	r3, [r4, #0]
 8004116:	2b2e      	cmp	r3, #46	@ 0x2e
 8004118:	d10a      	bne.n	8004130 <_svfiprintf_r+0x130>
 800411a:	7863      	ldrb	r3, [r4, #1]
 800411c:	2b2a      	cmp	r3, #42	@ 0x2a
 800411e:	d132      	bne.n	8004186 <_svfiprintf_r+0x186>
 8004120:	9b03      	ldr	r3, [sp, #12]
 8004122:	1d1a      	adds	r2, r3, #4
 8004124:	681b      	ldr	r3, [r3, #0]
 8004126:	9203      	str	r2, [sp, #12]
 8004128:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800412c:	3402      	adds	r4, #2
 800412e:	9305      	str	r3, [sp, #20]
 8004130:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 80041f4 <_svfiprintf_r+0x1f4>
 8004134:	7821      	ldrb	r1, [r4, #0]
 8004136:	2203      	movs	r2, #3
 8004138:	4650      	mov	r0, sl
 800413a:	f7fc f849 	bl	80001d0 <memchr>
 800413e:	b138      	cbz	r0, 8004150 <_svfiprintf_r+0x150>
 8004140:	9b04      	ldr	r3, [sp, #16]
 8004142:	eba0 000a 	sub.w	r0, r0, sl
 8004146:	2240      	movs	r2, #64	@ 0x40
 8004148:	4082      	lsls	r2, r0
 800414a:	4313      	orrs	r3, r2
 800414c:	3401      	adds	r4, #1
 800414e:	9304      	str	r3, [sp, #16]
 8004150:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004154:	4824      	ldr	r0, [pc, #144]	@ (80041e8 <_svfiprintf_r+0x1e8>)
 8004156:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800415a:	2206      	movs	r2, #6
 800415c:	f7fc f838 	bl	80001d0 <memchr>
 8004160:	2800      	cmp	r0, #0
 8004162:	d036      	beq.n	80041d2 <_svfiprintf_r+0x1d2>
 8004164:	4b21      	ldr	r3, [pc, #132]	@ (80041ec <_svfiprintf_r+0x1ec>)
 8004166:	bb1b      	cbnz	r3, 80041b0 <_svfiprintf_r+0x1b0>
 8004168:	9b03      	ldr	r3, [sp, #12]
 800416a:	3307      	adds	r3, #7
 800416c:	f023 0307 	bic.w	r3, r3, #7
 8004170:	3308      	adds	r3, #8
 8004172:	9303      	str	r3, [sp, #12]
 8004174:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004176:	4433      	add	r3, r6
 8004178:	9309      	str	r3, [sp, #36]	@ 0x24
 800417a:	e76a      	b.n	8004052 <_svfiprintf_r+0x52>
 800417c:	fb0c 3202 	mla	r2, ip, r2, r3
 8004180:	460c      	mov	r4, r1
 8004182:	2001      	movs	r0, #1
 8004184:	e7a8      	b.n	80040d8 <_svfiprintf_r+0xd8>
 8004186:	2300      	movs	r3, #0
 8004188:	3401      	adds	r4, #1
 800418a:	9305      	str	r3, [sp, #20]
 800418c:	4619      	mov	r1, r3
 800418e:	f04f 0c0a 	mov.w	ip, #10
 8004192:	4620      	mov	r0, r4
 8004194:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004198:	3a30      	subs	r2, #48	@ 0x30
 800419a:	2a09      	cmp	r2, #9
 800419c:	d903      	bls.n	80041a6 <_svfiprintf_r+0x1a6>
 800419e:	2b00      	cmp	r3, #0
 80041a0:	d0c6      	beq.n	8004130 <_svfiprintf_r+0x130>
 80041a2:	9105      	str	r1, [sp, #20]
 80041a4:	e7c4      	b.n	8004130 <_svfiprintf_r+0x130>
 80041a6:	fb0c 2101 	mla	r1, ip, r1, r2
 80041aa:	4604      	mov	r4, r0
 80041ac:	2301      	movs	r3, #1
 80041ae:	e7f0      	b.n	8004192 <_svfiprintf_r+0x192>
 80041b0:	ab03      	add	r3, sp, #12
 80041b2:	9300      	str	r3, [sp, #0]
 80041b4:	462a      	mov	r2, r5
 80041b6:	4b0e      	ldr	r3, [pc, #56]	@ (80041f0 <_svfiprintf_r+0x1f0>)
 80041b8:	a904      	add	r1, sp, #16
 80041ba:	4638      	mov	r0, r7
 80041bc:	f3af 8000 	nop.w
 80041c0:	1c42      	adds	r2, r0, #1
 80041c2:	4606      	mov	r6, r0
 80041c4:	d1d6      	bne.n	8004174 <_svfiprintf_r+0x174>
 80041c6:	89ab      	ldrh	r3, [r5, #12]
 80041c8:	065b      	lsls	r3, r3, #25
 80041ca:	f53f af2d 	bmi.w	8004028 <_svfiprintf_r+0x28>
 80041ce:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80041d0:	e72c      	b.n	800402c <_svfiprintf_r+0x2c>
 80041d2:	ab03      	add	r3, sp, #12
 80041d4:	9300      	str	r3, [sp, #0]
 80041d6:	462a      	mov	r2, r5
 80041d8:	4b05      	ldr	r3, [pc, #20]	@ (80041f0 <_svfiprintf_r+0x1f0>)
 80041da:	a904      	add	r1, sp, #16
 80041dc:	4638      	mov	r0, r7
 80041de:	f000 f9bb 	bl	8004558 <_printf_i>
 80041e2:	e7ed      	b.n	80041c0 <_svfiprintf_r+0x1c0>
 80041e4:	08004dd0 	.word	0x08004dd0
 80041e8:	08004dda 	.word	0x08004dda
 80041ec:	00000000 	.word	0x00000000
 80041f0:	08003f49 	.word	0x08003f49
 80041f4:	08004dd6 	.word	0x08004dd6

080041f8 <__sfputc_r>:
 80041f8:	6893      	ldr	r3, [r2, #8]
 80041fa:	3b01      	subs	r3, #1
 80041fc:	2b00      	cmp	r3, #0
 80041fe:	b410      	push	{r4}
 8004200:	6093      	str	r3, [r2, #8]
 8004202:	da08      	bge.n	8004216 <__sfputc_r+0x1e>
 8004204:	6994      	ldr	r4, [r2, #24]
 8004206:	42a3      	cmp	r3, r4
 8004208:	db01      	blt.n	800420e <__sfputc_r+0x16>
 800420a:	290a      	cmp	r1, #10
 800420c:	d103      	bne.n	8004216 <__sfputc_r+0x1e>
 800420e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004212:	f7ff bc82 	b.w	8003b1a <__swbuf_r>
 8004216:	6813      	ldr	r3, [r2, #0]
 8004218:	1c58      	adds	r0, r3, #1
 800421a:	6010      	str	r0, [r2, #0]
 800421c:	7019      	strb	r1, [r3, #0]
 800421e:	4608      	mov	r0, r1
 8004220:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004224:	4770      	bx	lr

08004226 <__sfputs_r>:
 8004226:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004228:	4606      	mov	r6, r0
 800422a:	460f      	mov	r7, r1
 800422c:	4614      	mov	r4, r2
 800422e:	18d5      	adds	r5, r2, r3
 8004230:	42ac      	cmp	r4, r5
 8004232:	d101      	bne.n	8004238 <__sfputs_r+0x12>
 8004234:	2000      	movs	r0, #0
 8004236:	e007      	b.n	8004248 <__sfputs_r+0x22>
 8004238:	f814 1b01 	ldrb.w	r1, [r4], #1
 800423c:	463a      	mov	r2, r7
 800423e:	4630      	mov	r0, r6
 8004240:	f7ff ffda 	bl	80041f8 <__sfputc_r>
 8004244:	1c43      	adds	r3, r0, #1
 8004246:	d1f3      	bne.n	8004230 <__sfputs_r+0xa>
 8004248:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800424c <_vfiprintf_r>:
 800424c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004250:	460d      	mov	r5, r1
 8004252:	b09d      	sub	sp, #116	@ 0x74
 8004254:	4614      	mov	r4, r2
 8004256:	4698      	mov	r8, r3
 8004258:	4606      	mov	r6, r0
 800425a:	b118      	cbz	r0, 8004264 <_vfiprintf_r+0x18>
 800425c:	6a03      	ldr	r3, [r0, #32]
 800425e:	b90b      	cbnz	r3, 8004264 <_vfiprintf_r+0x18>
 8004260:	f7ff fb50 	bl	8003904 <__sinit>
 8004264:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8004266:	07d9      	lsls	r1, r3, #31
 8004268:	d405      	bmi.n	8004276 <_vfiprintf_r+0x2a>
 800426a:	89ab      	ldrh	r3, [r5, #12]
 800426c:	059a      	lsls	r2, r3, #22
 800426e:	d402      	bmi.n	8004276 <_vfiprintf_r+0x2a>
 8004270:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8004272:	f7ff fd60 	bl	8003d36 <__retarget_lock_acquire_recursive>
 8004276:	89ab      	ldrh	r3, [r5, #12]
 8004278:	071b      	lsls	r3, r3, #28
 800427a:	d501      	bpl.n	8004280 <_vfiprintf_r+0x34>
 800427c:	692b      	ldr	r3, [r5, #16]
 800427e:	b99b      	cbnz	r3, 80042a8 <_vfiprintf_r+0x5c>
 8004280:	4629      	mov	r1, r5
 8004282:	4630      	mov	r0, r6
 8004284:	f7ff fc88 	bl	8003b98 <__swsetup_r>
 8004288:	b170      	cbz	r0, 80042a8 <_vfiprintf_r+0x5c>
 800428a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800428c:	07dc      	lsls	r4, r3, #31
 800428e:	d504      	bpl.n	800429a <_vfiprintf_r+0x4e>
 8004290:	f04f 30ff 	mov.w	r0, #4294967295
 8004294:	b01d      	add	sp, #116	@ 0x74
 8004296:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800429a:	89ab      	ldrh	r3, [r5, #12]
 800429c:	0598      	lsls	r0, r3, #22
 800429e:	d4f7      	bmi.n	8004290 <_vfiprintf_r+0x44>
 80042a0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80042a2:	f7ff fd49 	bl	8003d38 <__retarget_lock_release_recursive>
 80042a6:	e7f3      	b.n	8004290 <_vfiprintf_r+0x44>
 80042a8:	2300      	movs	r3, #0
 80042aa:	9309      	str	r3, [sp, #36]	@ 0x24
 80042ac:	2320      	movs	r3, #32
 80042ae:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80042b2:	f8cd 800c 	str.w	r8, [sp, #12]
 80042b6:	2330      	movs	r3, #48	@ 0x30
 80042b8:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8004468 <_vfiprintf_r+0x21c>
 80042bc:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80042c0:	f04f 0901 	mov.w	r9, #1
 80042c4:	4623      	mov	r3, r4
 80042c6:	469a      	mov	sl, r3
 80042c8:	f813 2b01 	ldrb.w	r2, [r3], #1
 80042cc:	b10a      	cbz	r2, 80042d2 <_vfiprintf_r+0x86>
 80042ce:	2a25      	cmp	r2, #37	@ 0x25
 80042d0:	d1f9      	bne.n	80042c6 <_vfiprintf_r+0x7a>
 80042d2:	ebba 0b04 	subs.w	fp, sl, r4
 80042d6:	d00b      	beq.n	80042f0 <_vfiprintf_r+0xa4>
 80042d8:	465b      	mov	r3, fp
 80042da:	4622      	mov	r2, r4
 80042dc:	4629      	mov	r1, r5
 80042de:	4630      	mov	r0, r6
 80042e0:	f7ff ffa1 	bl	8004226 <__sfputs_r>
 80042e4:	3001      	adds	r0, #1
 80042e6:	f000 80a7 	beq.w	8004438 <_vfiprintf_r+0x1ec>
 80042ea:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80042ec:	445a      	add	r2, fp
 80042ee:	9209      	str	r2, [sp, #36]	@ 0x24
 80042f0:	f89a 3000 	ldrb.w	r3, [sl]
 80042f4:	2b00      	cmp	r3, #0
 80042f6:	f000 809f 	beq.w	8004438 <_vfiprintf_r+0x1ec>
 80042fa:	2300      	movs	r3, #0
 80042fc:	f04f 32ff 	mov.w	r2, #4294967295
 8004300:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004304:	f10a 0a01 	add.w	sl, sl, #1
 8004308:	9304      	str	r3, [sp, #16]
 800430a:	9307      	str	r3, [sp, #28]
 800430c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8004310:	931a      	str	r3, [sp, #104]	@ 0x68
 8004312:	4654      	mov	r4, sl
 8004314:	2205      	movs	r2, #5
 8004316:	f814 1b01 	ldrb.w	r1, [r4], #1
 800431a:	4853      	ldr	r0, [pc, #332]	@ (8004468 <_vfiprintf_r+0x21c>)
 800431c:	f7fb ff58 	bl	80001d0 <memchr>
 8004320:	9a04      	ldr	r2, [sp, #16]
 8004322:	b9d8      	cbnz	r0, 800435c <_vfiprintf_r+0x110>
 8004324:	06d1      	lsls	r1, r2, #27
 8004326:	bf44      	itt	mi
 8004328:	2320      	movmi	r3, #32
 800432a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800432e:	0713      	lsls	r3, r2, #28
 8004330:	bf44      	itt	mi
 8004332:	232b      	movmi	r3, #43	@ 0x2b
 8004334:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004338:	f89a 3000 	ldrb.w	r3, [sl]
 800433c:	2b2a      	cmp	r3, #42	@ 0x2a
 800433e:	d015      	beq.n	800436c <_vfiprintf_r+0x120>
 8004340:	9a07      	ldr	r2, [sp, #28]
 8004342:	4654      	mov	r4, sl
 8004344:	2000      	movs	r0, #0
 8004346:	f04f 0c0a 	mov.w	ip, #10
 800434a:	4621      	mov	r1, r4
 800434c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004350:	3b30      	subs	r3, #48	@ 0x30
 8004352:	2b09      	cmp	r3, #9
 8004354:	d94b      	bls.n	80043ee <_vfiprintf_r+0x1a2>
 8004356:	b1b0      	cbz	r0, 8004386 <_vfiprintf_r+0x13a>
 8004358:	9207      	str	r2, [sp, #28]
 800435a:	e014      	b.n	8004386 <_vfiprintf_r+0x13a>
 800435c:	eba0 0308 	sub.w	r3, r0, r8
 8004360:	fa09 f303 	lsl.w	r3, r9, r3
 8004364:	4313      	orrs	r3, r2
 8004366:	9304      	str	r3, [sp, #16]
 8004368:	46a2      	mov	sl, r4
 800436a:	e7d2      	b.n	8004312 <_vfiprintf_r+0xc6>
 800436c:	9b03      	ldr	r3, [sp, #12]
 800436e:	1d19      	adds	r1, r3, #4
 8004370:	681b      	ldr	r3, [r3, #0]
 8004372:	9103      	str	r1, [sp, #12]
 8004374:	2b00      	cmp	r3, #0
 8004376:	bfbb      	ittet	lt
 8004378:	425b      	neglt	r3, r3
 800437a:	f042 0202 	orrlt.w	r2, r2, #2
 800437e:	9307      	strge	r3, [sp, #28]
 8004380:	9307      	strlt	r3, [sp, #28]
 8004382:	bfb8      	it	lt
 8004384:	9204      	strlt	r2, [sp, #16]
 8004386:	7823      	ldrb	r3, [r4, #0]
 8004388:	2b2e      	cmp	r3, #46	@ 0x2e
 800438a:	d10a      	bne.n	80043a2 <_vfiprintf_r+0x156>
 800438c:	7863      	ldrb	r3, [r4, #1]
 800438e:	2b2a      	cmp	r3, #42	@ 0x2a
 8004390:	d132      	bne.n	80043f8 <_vfiprintf_r+0x1ac>
 8004392:	9b03      	ldr	r3, [sp, #12]
 8004394:	1d1a      	adds	r2, r3, #4
 8004396:	681b      	ldr	r3, [r3, #0]
 8004398:	9203      	str	r2, [sp, #12]
 800439a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800439e:	3402      	adds	r4, #2
 80043a0:	9305      	str	r3, [sp, #20]
 80043a2:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8004478 <_vfiprintf_r+0x22c>
 80043a6:	7821      	ldrb	r1, [r4, #0]
 80043a8:	2203      	movs	r2, #3
 80043aa:	4650      	mov	r0, sl
 80043ac:	f7fb ff10 	bl	80001d0 <memchr>
 80043b0:	b138      	cbz	r0, 80043c2 <_vfiprintf_r+0x176>
 80043b2:	9b04      	ldr	r3, [sp, #16]
 80043b4:	eba0 000a 	sub.w	r0, r0, sl
 80043b8:	2240      	movs	r2, #64	@ 0x40
 80043ba:	4082      	lsls	r2, r0
 80043bc:	4313      	orrs	r3, r2
 80043be:	3401      	adds	r4, #1
 80043c0:	9304      	str	r3, [sp, #16]
 80043c2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80043c6:	4829      	ldr	r0, [pc, #164]	@ (800446c <_vfiprintf_r+0x220>)
 80043c8:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80043cc:	2206      	movs	r2, #6
 80043ce:	f7fb feff 	bl	80001d0 <memchr>
 80043d2:	2800      	cmp	r0, #0
 80043d4:	d03f      	beq.n	8004456 <_vfiprintf_r+0x20a>
 80043d6:	4b26      	ldr	r3, [pc, #152]	@ (8004470 <_vfiprintf_r+0x224>)
 80043d8:	bb1b      	cbnz	r3, 8004422 <_vfiprintf_r+0x1d6>
 80043da:	9b03      	ldr	r3, [sp, #12]
 80043dc:	3307      	adds	r3, #7
 80043de:	f023 0307 	bic.w	r3, r3, #7
 80043e2:	3308      	adds	r3, #8
 80043e4:	9303      	str	r3, [sp, #12]
 80043e6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80043e8:	443b      	add	r3, r7
 80043ea:	9309      	str	r3, [sp, #36]	@ 0x24
 80043ec:	e76a      	b.n	80042c4 <_vfiprintf_r+0x78>
 80043ee:	fb0c 3202 	mla	r2, ip, r2, r3
 80043f2:	460c      	mov	r4, r1
 80043f4:	2001      	movs	r0, #1
 80043f6:	e7a8      	b.n	800434a <_vfiprintf_r+0xfe>
 80043f8:	2300      	movs	r3, #0
 80043fa:	3401      	adds	r4, #1
 80043fc:	9305      	str	r3, [sp, #20]
 80043fe:	4619      	mov	r1, r3
 8004400:	f04f 0c0a 	mov.w	ip, #10
 8004404:	4620      	mov	r0, r4
 8004406:	f810 2b01 	ldrb.w	r2, [r0], #1
 800440a:	3a30      	subs	r2, #48	@ 0x30
 800440c:	2a09      	cmp	r2, #9
 800440e:	d903      	bls.n	8004418 <_vfiprintf_r+0x1cc>
 8004410:	2b00      	cmp	r3, #0
 8004412:	d0c6      	beq.n	80043a2 <_vfiprintf_r+0x156>
 8004414:	9105      	str	r1, [sp, #20]
 8004416:	e7c4      	b.n	80043a2 <_vfiprintf_r+0x156>
 8004418:	fb0c 2101 	mla	r1, ip, r1, r2
 800441c:	4604      	mov	r4, r0
 800441e:	2301      	movs	r3, #1
 8004420:	e7f0      	b.n	8004404 <_vfiprintf_r+0x1b8>
 8004422:	ab03      	add	r3, sp, #12
 8004424:	9300      	str	r3, [sp, #0]
 8004426:	462a      	mov	r2, r5
 8004428:	4b12      	ldr	r3, [pc, #72]	@ (8004474 <_vfiprintf_r+0x228>)
 800442a:	a904      	add	r1, sp, #16
 800442c:	4630      	mov	r0, r6
 800442e:	f3af 8000 	nop.w
 8004432:	4607      	mov	r7, r0
 8004434:	1c78      	adds	r0, r7, #1
 8004436:	d1d6      	bne.n	80043e6 <_vfiprintf_r+0x19a>
 8004438:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800443a:	07d9      	lsls	r1, r3, #31
 800443c:	d405      	bmi.n	800444a <_vfiprintf_r+0x1fe>
 800443e:	89ab      	ldrh	r3, [r5, #12]
 8004440:	059a      	lsls	r2, r3, #22
 8004442:	d402      	bmi.n	800444a <_vfiprintf_r+0x1fe>
 8004444:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8004446:	f7ff fc77 	bl	8003d38 <__retarget_lock_release_recursive>
 800444a:	89ab      	ldrh	r3, [r5, #12]
 800444c:	065b      	lsls	r3, r3, #25
 800444e:	f53f af1f 	bmi.w	8004290 <_vfiprintf_r+0x44>
 8004452:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8004454:	e71e      	b.n	8004294 <_vfiprintf_r+0x48>
 8004456:	ab03      	add	r3, sp, #12
 8004458:	9300      	str	r3, [sp, #0]
 800445a:	462a      	mov	r2, r5
 800445c:	4b05      	ldr	r3, [pc, #20]	@ (8004474 <_vfiprintf_r+0x228>)
 800445e:	a904      	add	r1, sp, #16
 8004460:	4630      	mov	r0, r6
 8004462:	f000 f879 	bl	8004558 <_printf_i>
 8004466:	e7e4      	b.n	8004432 <_vfiprintf_r+0x1e6>
 8004468:	08004dd0 	.word	0x08004dd0
 800446c:	08004dda 	.word	0x08004dda
 8004470:	00000000 	.word	0x00000000
 8004474:	08004227 	.word	0x08004227
 8004478:	08004dd6 	.word	0x08004dd6

0800447c <_printf_common>:
 800447c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004480:	4616      	mov	r6, r2
 8004482:	4698      	mov	r8, r3
 8004484:	688a      	ldr	r2, [r1, #8]
 8004486:	690b      	ldr	r3, [r1, #16]
 8004488:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800448c:	4293      	cmp	r3, r2
 800448e:	bfb8      	it	lt
 8004490:	4613      	movlt	r3, r2
 8004492:	6033      	str	r3, [r6, #0]
 8004494:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8004498:	4607      	mov	r7, r0
 800449a:	460c      	mov	r4, r1
 800449c:	b10a      	cbz	r2, 80044a2 <_printf_common+0x26>
 800449e:	3301      	adds	r3, #1
 80044a0:	6033      	str	r3, [r6, #0]
 80044a2:	6823      	ldr	r3, [r4, #0]
 80044a4:	0699      	lsls	r1, r3, #26
 80044a6:	bf42      	ittt	mi
 80044a8:	6833      	ldrmi	r3, [r6, #0]
 80044aa:	3302      	addmi	r3, #2
 80044ac:	6033      	strmi	r3, [r6, #0]
 80044ae:	6825      	ldr	r5, [r4, #0]
 80044b0:	f015 0506 	ands.w	r5, r5, #6
 80044b4:	d106      	bne.n	80044c4 <_printf_common+0x48>
 80044b6:	f104 0a19 	add.w	sl, r4, #25
 80044ba:	68e3      	ldr	r3, [r4, #12]
 80044bc:	6832      	ldr	r2, [r6, #0]
 80044be:	1a9b      	subs	r3, r3, r2
 80044c0:	42ab      	cmp	r3, r5
 80044c2:	dc26      	bgt.n	8004512 <_printf_common+0x96>
 80044c4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80044c8:	6822      	ldr	r2, [r4, #0]
 80044ca:	3b00      	subs	r3, #0
 80044cc:	bf18      	it	ne
 80044ce:	2301      	movne	r3, #1
 80044d0:	0692      	lsls	r2, r2, #26
 80044d2:	d42b      	bmi.n	800452c <_printf_common+0xb0>
 80044d4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80044d8:	4641      	mov	r1, r8
 80044da:	4638      	mov	r0, r7
 80044dc:	47c8      	blx	r9
 80044de:	3001      	adds	r0, #1
 80044e0:	d01e      	beq.n	8004520 <_printf_common+0xa4>
 80044e2:	6823      	ldr	r3, [r4, #0]
 80044e4:	6922      	ldr	r2, [r4, #16]
 80044e6:	f003 0306 	and.w	r3, r3, #6
 80044ea:	2b04      	cmp	r3, #4
 80044ec:	bf02      	ittt	eq
 80044ee:	68e5      	ldreq	r5, [r4, #12]
 80044f0:	6833      	ldreq	r3, [r6, #0]
 80044f2:	1aed      	subeq	r5, r5, r3
 80044f4:	68a3      	ldr	r3, [r4, #8]
 80044f6:	bf0c      	ite	eq
 80044f8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80044fc:	2500      	movne	r5, #0
 80044fe:	4293      	cmp	r3, r2
 8004500:	bfc4      	itt	gt
 8004502:	1a9b      	subgt	r3, r3, r2
 8004504:	18ed      	addgt	r5, r5, r3
 8004506:	2600      	movs	r6, #0
 8004508:	341a      	adds	r4, #26
 800450a:	42b5      	cmp	r5, r6
 800450c:	d11a      	bne.n	8004544 <_printf_common+0xc8>
 800450e:	2000      	movs	r0, #0
 8004510:	e008      	b.n	8004524 <_printf_common+0xa8>
 8004512:	2301      	movs	r3, #1
 8004514:	4652      	mov	r2, sl
 8004516:	4641      	mov	r1, r8
 8004518:	4638      	mov	r0, r7
 800451a:	47c8      	blx	r9
 800451c:	3001      	adds	r0, #1
 800451e:	d103      	bne.n	8004528 <_printf_common+0xac>
 8004520:	f04f 30ff 	mov.w	r0, #4294967295
 8004524:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004528:	3501      	adds	r5, #1
 800452a:	e7c6      	b.n	80044ba <_printf_common+0x3e>
 800452c:	18e1      	adds	r1, r4, r3
 800452e:	1c5a      	adds	r2, r3, #1
 8004530:	2030      	movs	r0, #48	@ 0x30
 8004532:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8004536:	4422      	add	r2, r4
 8004538:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800453c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8004540:	3302      	adds	r3, #2
 8004542:	e7c7      	b.n	80044d4 <_printf_common+0x58>
 8004544:	2301      	movs	r3, #1
 8004546:	4622      	mov	r2, r4
 8004548:	4641      	mov	r1, r8
 800454a:	4638      	mov	r0, r7
 800454c:	47c8      	blx	r9
 800454e:	3001      	adds	r0, #1
 8004550:	d0e6      	beq.n	8004520 <_printf_common+0xa4>
 8004552:	3601      	adds	r6, #1
 8004554:	e7d9      	b.n	800450a <_printf_common+0x8e>
	...

08004558 <_printf_i>:
 8004558:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800455c:	7e0f      	ldrb	r7, [r1, #24]
 800455e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8004560:	2f78      	cmp	r7, #120	@ 0x78
 8004562:	4691      	mov	r9, r2
 8004564:	4680      	mov	r8, r0
 8004566:	460c      	mov	r4, r1
 8004568:	469a      	mov	sl, r3
 800456a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800456e:	d807      	bhi.n	8004580 <_printf_i+0x28>
 8004570:	2f62      	cmp	r7, #98	@ 0x62
 8004572:	d80a      	bhi.n	800458a <_printf_i+0x32>
 8004574:	2f00      	cmp	r7, #0
 8004576:	f000 80d1 	beq.w	800471c <_printf_i+0x1c4>
 800457a:	2f58      	cmp	r7, #88	@ 0x58
 800457c:	f000 80b8 	beq.w	80046f0 <_printf_i+0x198>
 8004580:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004584:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8004588:	e03a      	b.n	8004600 <_printf_i+0xa8>
 800458a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800458e:	2b15      	cmp	r3, #21
 8004590:	d8f6      	bhi.n	8004580 <_printf_i+0x28>
 8004592:	a101      	add	r1, pc, #4	@ (adr r1, 8004598 <_printf_i+0x40>)
 8004594:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004598:	080045f1 	.word	0x080045f1
 800459c:	08004605 	.word	0x08004605
 80045a0:	08004581 	.word	0x08004581
 80045a4:	08004581 	.word	0x08004581
 80045a8:	08004581 	.word	0x08004581
 80045ac:	08004581 	.word	0x08004581
 80045b0:	08004605 	.word	0x08004605
 80045b4:	08004581 	.word	0x08004581
 80045b8:	08004581 	.word	0x08004581
 80045bc:	08004581 	.word	0x08004581
 80045c0:	08004581 	.word	0x08004581
 80045c4:	08004703 	.word	0x08004703
 80045c8:	0800462f 	.word	0x0800462f
 80045cc:	080046bd 	.word	0x080046bd
 80045d0:	08004581 	.word	0x08004581
 80045d4:	08004581 	.word	0x08004581
 80045d8:	08004725 	.word	0x08004725
 80045dc:	08004581 	.word	0x08004581
 80045e0:	0800462f 	.word	0x0800462f
 80045e4:	08004581 	.word	0x08004581
 80045e8:	08004581 	.word	0x08004581
 80045ec:	080046c5 	.word	0x080046c5
 80045f0:	6833      	ldr	r3, [r6, #0]
 80045f2:	1d1a      	adds	r2, r3, #4
 80045f4:	681b      	ldr	r3, [r3, #0]
 80045f6:	6032      	str	r2, [r6, #0]
 80045f8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80045fc:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8004600:	2301      	movs	r3, #1
 8004602:	e09c      	b.n	800473e <_printf_i+0x1e6>
 8004604:	6833      	ldr	r3, [r6, #0]
 8004606:	6820      	ldr	r0, [r4, #0]
 8004608:	1d19      	adds	r1, r3, #4
 800460a:	6031      	str	r1, [r6, #0]
 800460c:	0606      	lsls	r6, r0, #24
 800460e:	d501      	bpl.n	8004614 <_printf_i+0xbc>
 8004610:	681d      	ldr	r5, [r3, #0]
 8004612:	e003      	b.n	800461c <_printf_i+0xc4>
 8004614:	0645      	lsls	r5, r0, #25
 8004616:	d5fb      	bpl.n	8004610 <_printf_i+0xb8>
 8004618:	f9b3 5000 	ldrsh.w	r5, [r3]
 800461c:	2d00      	cmp	r5, #0
 800461e:	da03      	bge.n	8004628 <_printf_i+0xd0>
 8004620:	232d      	movs	r3, #45	@ 0x2d
 8004622:	426d      	negs	r5, r5
 8004624:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004628:	4858      	ldr	r0, [pc, #352]	@ (800478c <_printf_i+0x234>)
 800462a:	230a      	movs	r3, #10
 800462c:	e011      	b.n	8004652 <_printf_i+0xfa>
 800462e:	6821      	ldr	r1, [r4, #0]
 8004630:	6833      	ldr	r3, [r6, #0]
 8004632:	0608      	lsls	r0, r1, #24
 8004634:	f853 5b04 	ldr.w	r5, [r3], #4
 8004638:	d402      	bmi.n	8004640 <_printf_i+0xe8>
 800463a:	0649      	lsls	r1, r1, #25
 800463c:	bf48      	it	mi
 800463e:	b2ad      	uxthmi	r5, r5
 8004640:	2f6f      	cmp	r7, #111	@ 0x6f
 8004642:	4852      	ldr	r0, [pc, #328]	@ (800478c <_printf_i+0x234>)
 8004644:	6033      	str	r3, [r6, #0]
 8004646:	bf14      	ite	ne
 8004648:	230a      	movne	r3, #10
 800464a:	2308      	moveq	r3, #8
 800464c:	2100      	movs	r1, #0
 800464e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8004652:	6866      	ldr	r6, [r4, #4]
 8004654:	60a6      	str	r6, [r4, #8]
 8004656:	2e00      	cmp	r6, #0
 8004658:	db05      	blt.n	8004666 <_printf_i+0x10e>
 800465a:	6821      	ldr	r1, [r4, #0]
 800465c:	432e      	orrs	r6, r5
 800465e:	f021 0104 	bic.w	r1, r1, #4
 8004662:	6021      	str	r1, [r4, #0]
 8004664:	d04b      	beq.n	80046fe <_printf_i+0x1a6>
 8004666:	4616      	mov	r6, r2
 8004668:	fbb5 f1f3 	udiv	r1, r5, r3
 800466c:	fb03 5711 	mls	r7, r3, r1, r5
 8004670:	5dc7      	ldrb	r7, [r0, r7]
 8004672:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8004676:	462f      	mov	r7, r5
 8004678:	42bb      	cmp	r3, r7
 800467a:	460d      	mov	r5, r1
 800467c:	d9f4      	bls.n	8004668 <_printf_i+0x110>
 800467e:	2b08      	cmp	r3, #8
 8004680:	d10b      	bne.n	800469a <_printf_i+0x142>
 8004682:	6823      	ldr	r3, [r4, #0]
 8004684:	07df      	lsls	r7, r3, #31
 8004686:	d508      	bpl.n	800469a <_printf_i+0x142>
 8004688:	6923      	ldr	r3, [r4, #16]
 800468a:	6861      	ldr	r1, [r4, #4]
 800468c:	4299      	cmp	r1, r3
 800468e:	bfde      	ittt	le
 8004690:	2330      	movle	r3, #48	@ 0x30
 8004692:	f806 3c01 	strble.w	r3, [r6, #-1]
 8004696:	f106 36ff 	addle.w	r6, r6, #4294967295
 800469a:	1b92      	subs	r2, r2, r6
 800469c:	6122      	str	r2, [r4, #16]
 800469e:	f8cd a000 	str.w	sl, [sp]
 80046a2:	464b      	mov	r3, r9
 80046a4:	aa03      	add	r2, sp, #12
 80046a6:	4621      	mov	r1, r4
 80046a8:	4640      	mov	r0, r8
 80046aa:	f7ff fee7 	bl	800447c <_printf_common>
 80046ae:	3001      	adds	r0, #1
 80046b0:	d14a      	bne.n	8004748 <_printf_i+0x1f0>
 80046b2:	f04f 30ff 	mov.w	r0, #4294967295
 80046b6:	b004      	add	sp, #16
 80046b8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80046bc:	6823      	ldr	r3, [r4, #0]
 80046be:	f043 0320 	orr.w	r3, r3, #32
 80046c2:	6023      	str	r3, [r4, #0]
 80046c4:	4832      	ldr	r0, [pc, #200]	@ (8004790 <_printf_i+0x238>)
 80046c6:	2778      	movs	r7, #120	@ 0x78
 80046c8:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80046cc:	6823      	ldr	r3, [r4, #0]
 80046ce:	6831      	ldr	r1, [r6, #0]
 80046d0:	061f      	lsls	r7, r3, #24
 80046d2:	f851 5b04 	ldr.w	r5, [r1], #4
 80046d6:	d402      	bmi.n	80046de <_printf_i+0x186>
 80046d8:	065f      	lsls	r7, r3, #25
 80046da:	bf48      	it	mi
 80046dc:	b2ad      	uxthmi	r5, r5
 80046de:	6031      	str	r1, [r6, #0]
 80046e0:	07d9      	lsls	r1, r3, #31
 80046e2:	bf44      	itt	mi
 80046e4:	f043 0320 	orrmi.w	r3, r3, #32
 80046e8:	6023      	strmi	r3, [r4, #0]
 80046ea:	b11d      	cbz	r5, 80046f4 <_printf_i+0x19c>
 80046ec:	2310      	movs	r3, #16
 80046ee:	e7ad      	b.n	800464c <_printf_i+0xf4>
 80046f0:	4826      	ldr	r0, [pc, #152]	@ (800478c <_printf_i+0x234>)
 80046f2:	e7e9      	b.n	80046c8 <_printf_i+0x170>
 80046f4:	6823      	ldr	r3, [r4, #0]
 80046f6:	f023 0320 	bic.w	r3, r3, #32
 80046fa:	6023      	str	r3, [r4, #0]
 80046fc:	e7f6      	b.n	80046ec <_printf_i+0x194>
 80046fe:	4616      	mov	r6, r2
 8004700:	e7bd      	b.n	800467e <_printf_i+0x126>
 8004702:	6833      	ldr	r3, [r6, #0]
 8004704:	6825      	ldr	r5, [r4, #0]
 8004706:	6961      	ldr	r1, [r4, #20]
 8004708:	1d18      	adds	r0, r3, #4
 800470a:	6030      	str	r0, [r6, #0]
 800470c:	062e      	lsls	r6, r5, #24
 800470e:	681b      	ldr	r3, [r3, #0]
 8004710:	d501      	bpl.n	8004716 <_printf_i+0x1be>
 8004712:	6019      	str	r1, [r3, #0]
 8004714:	e002      	b.n	800471c <_printf_i+0x1c4>
 8004716:	0668      	lsls	r0, r5, #25
 8004718:	d5fb      	bpl.n	8004712 <_printf_i+0x1ba>
 800471a:	8019      	strh	r1, [r3, #0]
 800471c:	2300      	movs	r3, #0
 800471e:	6123      	str	r3, [r4, #16]
 8004720:	4616      	mov	r6, r2
 8004722:	e7bc      	b.n	800469e <_printf_i+0x146>
 8004724:	6833      	ldr	r3, [r6, #0]
 8004726:	1d1a      	adds	r2, r3, #4
 8004728:	6032      	str	r2, [r6, #0]
 800472a:	681e      	ldr	r6, [r3, #0]
 800472c:	6862      	ldr	r2, [r4, #4]
 800472e:	2100      	movs	r1, #0
 8004730:	4630      	mov	r0, r6
 8004732:	f7fb fd4d 	bl	80001d0 <memchr>
 8004736:	b108      	cbz	r0, 800473c <_printf_i+0x1e4>
 8004738:	1b80      	subs	r0, r0, r6
 800473a:	6060      	str	r0, [r4, #4]
 800473c:	6863      	ldr	r3, [r4, #4]
 800473e:	6123      	str	r3, [r4, #16]
 8004740:	2300      	movs	r3, #0
 8004742:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004746:	e7aa      	b.n	800469e <_printf_i+0x146>
 8004748:	6923      	ldr	r3, [r4, #16]
 800474a:	4632      	mov	r2, r6
 800474c:	4649      	mov	r1, r9
 800474e:	4640      	mov	r0, r8
 8004750:	47d0      	blx	sl
 8004752:	3001      	adds	r0, #1
 8004754:	d0ad      	beq.n	80046b2 <_printf_i+0x15a>
 8004756:	6823      	ldr	r3, [r4, #0]
 8004758:	079b      	lsls	r3, r3, #30
 800475a:	d413      	bmi.n	8004784 <_printf_i+0x22c>
 800475c:	68e0      	ldr	r0, [r4, #12]
 800475e:	9b03      	ldr	r3, [sp, #12]
 8004760:	4298      	cmp	r0, r3
 8004762:	bfb8      	it	lt
 8004764:	4618      	movlt	r0, r3
 8004766:	e7a6      	b.n	80046b6 <_printf_i+0x15e>
 8004768:	2301      	movs	r3, #1
 800476a:	4632      	mov	r2, r6
 800476c:	4649      	mov	r1, r9
 800476e:	4640      	mov	r0, r8
 8004770:	47d0      	blx	sl
 8004772:	3001      	adds	r0, #1
 8004774:	d09d      	beq.n	80046b2 <_printf_i+0x15a>
 8004776:	3501      	adds	r5, #1
 8004778:	68e3      	ldr	r3, [r4, #12]
 800477a:	9903      	ldr	r1, [sp, #12]
 800477c:	1a5b      	subs	r3, r3, r1
 800477e:	42ab      	cmp	r3, r5
 8004780:	dcf2      	bgt.n	8004768 <_printf_i+0x210>
 8004782:	e7eb      	b.n	800475c <_printf_i+0x204>
 8004784:	2500      	movs	r5, #0
 8004786:	f104 0619 	add.w	r6, r4, #25
 800478a:	e7f5      	b.n	8004778 <_printf_i+0x220>
 800478c:	08004de1 	.word	0x08004de1
 8004790:	08004df2 	.word	0x08004df2

08004794 <__sflush_r>:
 8004794:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8004798:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800479c:	0716      	lsls	r6, r2, #28
 800479e:	4605      	mov	r5, r0
 80047a0:	460c      	mov	r4, r1
 80047a2:	d454      	bmi.n	800484e <__sflush_r+0xba>
 80047a4:	684b      	ldr	r3, [r1, #4]
 80047a6:	2b00      	cmp	r3, #0
 80047a8:	dc02      	bgt.n	80047b0 <__sflush_r+0x1c>
 80047aa:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80047ac:	2b00      	cmp	r3, #0
 80047ae:	dd48      	ble.n	8004842 <__sflush_r+0xae>
 80047b0:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80047b2:	2e00      	cmp	r6, #0
 80047b4:	d045      	beq.n	8004842 <__sflush_r+0xae>
 80047b6:	2300      	movs	r3, #0
 80047b8:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80047bc:	682f      	ldr	r7, [r5, #0]
 80047be:	6a21      	ldr	r1, [r4, #32]
 80047c0:	602b      	str	r3, [r5, #0]
 80047c2:	d030      	beq.n	8004826 <__sflush_r+0x92>
 80047c4:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80047c6:	89a3      	ldrh	r3, [r4, #12]
 80047c8:	0759      	lsls	r1, r3, #29
 80047ca:	d505      	bpl.n	80047d8 <__sflush_r+0x44>
 80047cc:	6863      	ldr	r3, [r4, #4]
 80047ce:	1ad2      	subs	r2, r2, r3
 80047d0:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80047d2:	b10b      	cbz	r3, 80047d8 <__sflush_r+0x44>
 80047d4:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80047d6:	1ad2      	subs	r2, r2, r3
 80047d8:	2300      	movs	r3, #0
 80047da:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80047dc:	6a21      	ldr	r1, [r4, #32]
 80047de:	4628      	mov	r0, r5
 80047e0:	47b0      	blx	r6
 80047e2:	1c43      	adds	r3, r0, #1
 80047e4:	89a3      	ldrh	r3, [r4, #12]
 80047e6:	d106      	bne.n	80047f6 <__sflush_r+0x62>
 80047e8:	6829      	ldr	r1, [r5, #0]
 80047ea:	291d      	cmp	r1, #29
 80047ec:	d82b      	bhi.n	8004846 <__sflush_r+0xb2>
 80047ee:	4a2a      	ldr	r2, [pc, #168]	@ (8004898 <__sflush_r+0x104>)
 80047f0:	40ca      	lsrs	r2, r1
 80047f2:	07d6      	lsls	r6, r2, #31
 80047f4:	d527      	bpl.n	8004846 <__sflush_r+0xb2>
 80047f6:	2200      	movs	r2, #0
 80047f8:	6062      	str	r2, [r4, #4]
 80047fa:	04d9      	lsls	r1, r3, #19
 80047fc:	6922      	ldr	r2, [r4, #16]
 80047fe:	6022      	str	r2, [r4, #0]
 8004800:	d504      	bpl.n	800480c <__sflush_r+0x78>
 8004802:	1c42      	adds	r2, r0, #1
 8004804:	d101      	bne.n	800480a <__sflush_r+0x76>
 8004806:	682b      	ldr	r3, [r5, #0]
 8004808:	b903      	cbnz	r3, 800480c <__sflush_r+0x78>
 800480a:	6560      	str	r0, [r4, #84]	@ 0x54
 800480c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800480e:	602f      	str	r7, [r5, #0]
 8004810:	b1b9      	cbz	r1, 8004842 <__sflush_r+0xae>
 8004812:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8004816:	4299      	cmp	r1, r3
 8004818:	d002      	beq.n	8004820 <__sflush_r+0x8c>
 800481a:	4628      	mov	r0, r5
 800481c:	f7ff fa9c 	bl	8003d58 <_free_r>
 8004820:	2300      	movs	r3, #0
 8004822:	6363      	str	r3, [r4, #52]	@ 0x34
 8004824:	e00d      	b.n	8004842 <__sflush_r+0xae>
 8004826:	2301      	movs	r3, #1
 8004828:	4628      	mov	r0, r5
 800482a:	47b0      	blx	r6
 800482c:	4602      	mov	r2, r0
 800482e:	1c50      	adds	r0, r2, #1
 8004830:	d1c9      	bne.n	80047c6 <__sflush_r+0x32>
 8004832:	682b      	ldr	r3, [r5, #0]
 8004834:	2b00      	cmp	r3, #0
 8004836:	d0c6      	beq.n	80047c6 <__sflush_r+0x32>
 8004838:	2b1d      	cmp	r3, #29
 800483a:	d001      	beq.n	8004840 <__sflush_r+0xac>
 800483c:	2b16      	cmp	r3, #22
 800483e:	d11e      	bne.n	800487e <__sflush_r+0xea>
 8004840:	602f      	str	r7, [r5, #0]
 8004842:	2000      	movs	r0, #0
 8004844:	e022      	b.n	800488c <__sflush_r+0xf8>
 8004846:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800484a:	b21b      	sxth	r3, r3
 800484c:	e01b      	b.n	8004886 <__sflush_r+0xf2>
 800484e:	690f      	ldr	r7, [r1, #16]
 8004850:	2f00      	cmp	r7, #0
 8004852:	d0f6      	beq.n	8004842 <__sflush_r+0xae>
 8004854:	0793      	lsls	r3, r2, #30
 8004856:	680e      	ldr	r6, [r1, #0]
 8004858:	bf08      	it	eq
 800485a:	694b      	ldreq	r3, [r1, #20]
 800485c:	600f      	str	r7, [r1, #0]
 800485e:	bf18      	it	ne
 8004860:	2300      	movne	r3, #0
 8004862:	eba6 0807 	sub.w	r8, r6, r7
 8004866:	608b      	str	r3, [r1, #8]
 8004868:	f1b8 0f00 	cmp.w	r8, #0
 800486c:	dde9      	ble.n	8004842 <__sflush_r+0xae>
 800486e:	6a21      	ldr	r1, [r4, #32]
 8004870:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8004872:	4643      	mov	r3, r8
 8004874:	463a      	mov	r2, r7
 8004876:	4628      	mov	r0, r5
 8004878:	47b0      	blx	r6
 800487a:	2800      	cmp	r0, #0
 800487c:	dc08      	bgt.n	8004890 <__sflush_r+0xfc>
 800487e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004882:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004886:	81a3      	strh	r3, [r4, #12]
 8004888:	f04f 30ff 	mov.w	r0, #4294967295
 800488c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004890:	4407      	add	r7, r0
 8004892:	eba8 0800 	sub.w	r8, r8, r0
 8004896:	e7e7      	b.n	8004868 <__sflush_r+0xd4>
 8004898:	20400001 	.word	0x20400001

0800489c <_fflush_r>:
 800489c:	b538      	push	{r3, r4, r5, lr}
 800489e:	690b      	ldr	r3, [r1, #16]
 80048a0:	4605      	mov	r5, r0
 80048a2:	460c      	mov	r4, r1
 80048a4:	b913      	cbnz	r3, 80048ac <_fflush_r+0x10>
 80048a6:	2500      	movs	r5, #0
 80048a8:	4628      	mov	r0, r5
 80048aa:	bd38      	pop	{r3, r4, r5, pc}
 80048ac:	b118      	cbz	r0, 80048b6 <_fflush_r+0x1a>
 80048ae:	6a03      	ldr	r3, [r0, #32]
 80048b0:	b90b      	cbnz	r3, 80048b6 <_fflush_r+0x1a>
 80048b2:	f7ff f827 	bl	8003904 <__sinit>
 80048b6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80048ba:	2b00      	cmp	r3, #0
 80048bc:	d0f3      	beq.n	80048a6 <_fflush_r+0xa>
 80048be:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80048c0:	07d0      	lsls	r0, r2, #31
 80048c2:	d404      	bmi.n	80048ce <_fflush_r+0x32>
 80048c4:	0599      	lsls	r1, r3, #22
 80048c6:	d402      	bmi.n	80048ce <_fflush_r+0x32>
 80048c8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80048ca:	f7ff fa34 	bl	8003d36 <__retarget_lock_acquire_recursive>
 80048ce:	4628      	mov	r0, r5
 80048d0:	4621      	mov	r1, r4
 80048d2:	f7ff ff5f 	bl	8004794 <__sflush_r>
 80048d6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80048d8:	07da      	lsls	r2, r3, #31
 80048da:	4605      	mov	r5, r0
 80048dc:	d4e4      	bmi.n	80048a8 <_fflush_r+0xc>
 80048de:	89a3      	ldrh	r3, [r4, #12]
 80048e0:	059b      	lsls	r3, r3, #22
 80048e2:	d4e1      	bmi.n	80048a8 <_fflush_r+0xc>
 80048e4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80048e6:	f7ff fa27 	bl	8003d38 <__retarget_lock_release_recursive>
 80048ea:	e7dd      	b.n	80048a8 <_fflush_r+0xc>

080048ec <__swhatbuf_r>:
 80048ec:	b570      	push	{r4, r5, r6, lr}
 80048ee:	460c      	mov	r4, r1
 80048f0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80048f4:	2900      	cmp	r1, #0
 80048f6:	b096      	sub	sp, #88	@ 0x58
 80048f8:	4615      	mov	r5, r2
 80048fa:	461e      	mov	r6, r3
 80048fc:	da0d      	bge.n	800491a <__swhatbuf_r+0x2e>
 80048fe:	89a3      	ldrh	r3, [r4, #12]
 8004900:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8004904:	f04f 0100 	mov.w	r1, #0
 8004908:	bf14      	ite	ne
 800490a:	2340      	movne	r3, #64	@ 0x40
 800490c:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8004910:	2000      	movs	r0, #0
 8004912:	6031      	str	r1, [r6, #0]
 8004914:	602b      	str	r3, [r5, #0]
 8004916:	b016      	add	sp, #88	@ 0x58
 8004918:	bd70      	pop	{r4, r5, r6, pc}
 800491a:	466a      	mov	r2, sp
 800491c:	f000 f862 	bl	80049e4 <_fstat_r>
 8004920:	2800      	cmp	r0, #0
 8004922:	dbec      	blt.n	80048fe <__swhatbuf_r+0x12>
 8004924:	9901      	ldr	r1, [sp, #4]
 8004926:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800492a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800492e:	4259      	negs	r1, r3
 8004930:	4159      	adcs	r1, r3
 8004932:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8004936:	e7eb      	b.n	8004910 <__swhatbuf_r+0x24>

08004938 <__smakebuf_r>:
 8004938:	898b      	ldrh	r3, [r1, #12]
 800493a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800493c:	079d      	lsls	r5, r3, #30
 800493e:	4606      	mov	r6, r0
 8004940:	460c      	mov	r4, r1
 8004942:	d507      	bpl.n	8004954 <__smakebuf_r+0x1c>
 8004944:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8004948:	6023      	str	r3, [r4, #0]
 800494a:	6123      	str	r3, [r4, #16]
 800494c:	2301      	movs	r3, #1
 800494e:	6163      	str	r3, [r4, #20]
 8004950:	b003      	add	sp, #12
 8004952:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004954:	ab01      	add	r3, sp, #4
 8004956:	466a      	mov	r2, sp
 8004958:	f7ff ffc8 	bl	80048ec <__swhatbuf_r>
 800495c:	9f00      	ldr	r7, [sp, #0]
 800495e:	4605      	mov	r5, r0
 8004960:	4639      	mov	r1, r7
 8004962:	4630      	mov	r0, r6
 8004964:	f7ff fa64 	bl	8003e30 <_malloc_r>
 8004968:	b948      	cbnz	r0, 800497e <__smakebuf_r+0x46>
 800496a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800496e:	059a      	lsls	r2, r3, #22
 8004970:	d4ee      	bmi.n	8004950 <__smakebuf_r+0x18>
 8004972:	f023 0303 	bic.w	r3, r3, #3
 8004976:	f043 0302 	orr.w	r3, r3, #2
 800497a:	81a3      	strh	r3, [r4, #12]
 800497c:	e7e2      	b.n	8004944 <__smakebuf_r+0xc>
 800497e:	89a3      	ldrh	r3, [r4, #12]
 8004980:	6020      	str	r0, [r4, #0]
 8004982:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004986:	81a3      	strh	r3, [r4, #12]
 8004988:	9b01      	ldr	r3, [sp, #4]
 800498a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800498e:	b15b      	cbz	r3, 80049a8 <__smakebuf_r+0x70>
 8004990:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004994:	4630      	mov	r0, r6
 8004996:	f000 f837 	bl	8004a08 <_isatty_r>
 800499a:	b128      	cbz	r0, 80049a8 <__smakebuf_r+0x70>
 800499c:	89a3      	ldrh	r3, [r4, #12]
 800499e:	f023 0303 	bic.w	r3, r3, #3
 80049a2:	f043 0301 	orr.w	r3, r3, #1
 80049a6:	81a3      	strh	r3, [r4, #12]
 80049a8:	89a3      	ldrh	r3, [r4, #12]
 80049aa:	431d      	orrs	r5, r3
 80049ac:	81a5      	strh	r5, [r4, #12]
 80049ae:	e7cf      	b.n	8004950 <__smakebuf_r+0x18>

080049b0 <memmove>:
 80049b0:	4288      	cmp	r0, r1
 80049b2:	b510      	push	{r4, lr}
 80049b4:	eb01 0402 	add.w	r4, r1, r2
 80049b8:	d902      	bls.n	80049c0 <memmove+0x10>
 80049ba:	4284      	cmp	r4, r0
 80049bc:	4623      	mov	r3, r4
 80049be:	d807      	bhi.n	80049d0 <memmove+0x20>
 80049c0:	1e43      	subs	r3, r0, #1
 80049c2:	42a1      	cmp	r1, r4
 80049c4:	d008      	beq.n	80049d8 <memmove+0x28>
 80049c6:	f811 2b01 	ldrb.w	r2, [r1], #1
 80049ca:	f803 2f01 	strb.w	r2, [r3, #1]!
 80049ce:	e7f8      	b.n	80049c2 <memmove+0x12>
 80049d0:	4402      	add	r2, r0
 80049d2:	4601      	mov	r1, r0
 80049d4:	428a      	cmp	r2, r1
 80049d6:	d100      	bne.n	80049da <memmove+0x2a>
 80049d8:	bd10      	pop	{r4, pc}
 80049da:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80049de:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80049e2:	e7f7      	b.n	80049d4 <memmove+0x24>

080049e4 <_fstat_r>:
 80049e4:	b538      	push	{r3, r4, r5, lr}
 80049e6:	4d07      	ldr	r5, [pc, #28]	@ (8004a04 <_fstat_r+0x20>)
 80049e8:	2300      	movs	r3, #0
 80049ea:	4604      	mov	r4, r0
 80049ec:	4608      	mov	r0, r1
 80049ee:	4611      	mov	r1, r2
 80049f0:	602b      	str	r3, [r5, #0]
 80049f2:	f7fc fddf 	bl	80015b4 <_fstat>
 80049f6:	1c43      	adds	r3, r0, #1
 80049f8:	d102      	bne.n	8004a00 <_fstat_r+0x1c>
 80049fa:	682b      	ldr	r3, [r5, #0]
 80049fc:	b103      	cbz	r3, 8004a00 <_fstat_r+0x1c>
 80049fe:	6023      	str	r3, [r4, #0]
 8004a00:	bd38      	pop	{r3, r4, r5, pc}
 8004a02:	bf00      	nop
 8004a04:	200005ac 	.word	0x200005ac

08004a08 <_isatty_r>:
 8004a08:	b538      	push	{r3, r4, r5, lr}
 8004a0a:	4d06      	ldr	r5, [pc, #24]	@ (8004a24 <_isatty_r+0x1c>)
 8004a0c:	2300      	movs	r3, #0
 8004a0e:	4604      	mov	r4, r0
 8004a10:	4608      	mov	r0, r1
 8004a12:	602b      	str	r3, [r5, #0]
 8004a14:	f7fc fdde 	bl	80015d4 <_isatty>
 8004a18:	1c43      	adds	r3, r0, #1
 8004a1a:	d102      	bne.n	8004a22 <_isatty_r+0x1a>
 8004a1c:	682b      	ldr	r3, [r5, #0]
 8004a1e:	b103      	cbz	r3, 8004a22 <_isatty_r+0x1a>
 8004a20:	6023      	str	r3, [r4, #0]
 8004a22:	bd38      	pop	{r3, r4, r5, pc}
 8004a24:	200005ac 	.word	0x200005ac

08004a28 <_sbrk_r>:
 8004a28:	b538      	push	{r3, r4, r5, lr}
 8004a2a:	4d06      	ldr	r5, [pc, #24]	@ (8004a44 <_sbrk_r+0x1c>)
 8004a2c:	2300      	movs	r3, #0
 8004a2e:	4604      	mov	r4, r0
 8004a30:	4608      	mov	r0, r1
 8004a32:	602b      	str	r3, [r5, #0]
 8004a34:	f7fc fde6 	bl	8001604 <_sbrk>
 8004a38:	1c43      	adds	r3, r0, #1
 8004a3a:	d102      	bne.n	8004a42 <_sbrk_r+0x1a>
 8004a3c:	682b      	ldr	r3, [r5, #0]
 8004a3e:	b103      	cbz	r3, 8004a42 <_sbrk_r+0x1a>
 8004a40:	6023      	str	r3, [r4, #0]
 8004a42:	bd38      	pop	{r3, r4, r5, pc}
 8004a44:	200005ac 	.word	0x200005ac

08004a48 <_realloc_r>:
 8004a48:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004a4c:	4607      	mov	r7, r0
 8004a4e:	4614      	mov	r4, r2
 8004a50:	460d      	mov	r5, r1
 8004a52:	b921      	cbnz	r1, 8004a5e <_realloc_r+0x16>
 8004a54:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004a58:	4611      	mov	r1, r2
 8004a5a:	f7ff b9e9 	b.w	8003e30 <_malloc_r>
 8004a5e:	b92a      	cbnz	r2, 8004a6c <_realloc_r+0x24>
 8004a60:	f7ff f97a 	bl	8003d58 <_free_r>
 8004a64:	4625      	mov	r5, r4
 8004a66:	4628      	mov	r0, r5
 8004a68:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004a6c:	f000 f81a 	bl	8004aa4 <_malloc_usable_size_r>
 8004a70:	4284      	cmp	r4, r0
 8004a72:	4606      	mov	r6, r0
 8004a74:	d802      	bhi.n	8004a7c <_realloc_r+0x34>
 8004a76:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8004a7a:	d8f4      	bhi.n	8004a66 <_realloc_r+0x1e>
 8004a7c:	4621      	mov	r1, r4
 8004a7e:	4638      	mov	r0, r7
 8004a80:	f7ff f9d6 	bl	8003e30 <_malloc_r>
 8004a84:	4680      	mov	r8, r0
 8004a86:	b908      	cbnz	r0, 8004a8c <_realloc_r+0x44>
 8004a88:	4645      	mov	r5, r8
 8004a8a:	e7ec      	b.n	8004a66 <_realloc_r+0x1e>
 8004a8c:	42b4      	cmp	r4, r6
 8004a8e:	4622      	mov	r2, r4
 8004a90:	4629      	mov	r1, r5
 8004a92:	bf28      	it	cs
 8004a94:	4632      	movcs	r2, r6
 8004a96:	f7ff f950 	bl	8003d3a <memcpy>
 8004a9a:	4629      	mov	r1, r5
 8004a9c:	4638      	mov	r0, r7
 8004a9e:	f7ff f95b 	bl	8003d58 <_free_r>
 8004aa2:	e7f1      	b.n	8004a88 <_realloc_r+0x40>

08004aa4 <_malloc_usable_size_r>:
 8004aa4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004aa8:	1f18      	subs	r0, r3, #4
 8004aaa:	2b00      	cmp	r3, #0
 8004aac:	bfbc      	itt	lt
 8004aae:	580b      	ldrlt	r3, [r1, r0]
 8004ab0:	18c0      	addlt	r0, r0, r3
 8004ab2:	4770      	bx	lr

08004ab4 <_init>:
 8004ab4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004ab6:	bf00      	nop
 8004ab8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004aba:	bc08      	pop	{r3}
 8004abc:	469e      	mov	lr, r3
 8004abe:	4770      	bx	lr

08004ac0 <_fini>:
 8004ac0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004ac2:	bf00      	nop
 8004ac4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004ac6:	bc08      	pop	{r3}
 8004ac8:	469e      	mov	lr, r3
 8004aca:	4770      	bx	lr
