# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../TP1.srcs/sources_1/new/tp1_top.vhd" \
"../../../../TP1.srcs/sim_1/new/swled_tb.vhd" \

# Do not sort compile order
nosort
