#! /opt/local/bin/vvp
:ivl_version "0.9.6 " "(v0_9_6)";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fdc5b405480 .scope module, "TestBench" "TestBench" 2 3;
 .timescale 0 0;
v0x7fdc5b41e540_0 .var "Clk", 0 0;
v0x7fdc5b41e5c0_0 .var "Reset", 0 0;
v0x7fdc5b41e680_0 .var "Start", 0 0;
v0x7fdc5b41e740_0 .var/i "counter", 31 0;
v0x7fdc5b41e7c0_0 .var/i "i", 31 0;
v0x7fdc5b41e870_0 .var/i "outfile", 31 0;
S_0x7fdc5b405560 .scope module, "CPU" "CPU" 2 12, 3 1, S_0x7fdc5b405480;
 .timescale 0 0;
v0x7fdc5b41e2a0_0 .net "clk_i", 0 0, v0x7fdc5b41e540_0; 1 drivers
v0x7fdc5b41e360_0 .net "instruction", 31 0, L_0x7fdc5b41ee20; 1 drivers
v0x7fdc5b41e3e0_0 .net "rst_i", 0 0, v0x7fdc5b41e5c0_0; 1 drivers
v0x7fdc5b41e4a0_0 .net "start_i", 0 0, v0x7fdc5b41e680_0; 1 drivers
L_0x7fdc5b41e8f0 .part L_0x7fdc5b41ee20, 26, 6;
L_0x7fdc5b41f1a0 .part L_0x7fdc5b41ee20, 21, 5;
L_0x7fdc5b41f2f0 .part L_0x7fdc5b41ee20, 16, 5;
L_0x7fdc5b41f380 .part L_0x7fdc5b41ee20, 16, 5;
L_0x7fdc5b41f410 .part L_0x7fdc5b41ee20, 11, 5;
L_0x7fdc5b41f620 .part L_0x7fdc5b41ee20, 0, 16;
L_0x7fdc5b41f7f0 .part L_0x7fdc5b41ee20, 0, 6;
S_0x7fdc5b41de60 .scope module, "Control" "Control" 3 11, 4 1, S_0x7fdc5b405560;
 .timescale 0 0;
v0x7fdc5b41df70_0 .var "ALUOp_o", 1 0;
v0x7fdc5b41e010_0 .var "ALUSrc_o", 0 0;
v0x7fdc5b41e0b0_0 .net "Op_i", 5 0, L_0x7fdc5b41e8f0; 1 drivers
v0x7fdc5b41e150_0 .var "RegDst_o", 0 0;
v0x7fdc5b41e1f0_0 .var "RegWrite_o", 0 0;
E_0x7fdc5b41df40 .event edge, v0x7fdc5b41e0b0_0;
S_0x7fdc5b41db90 .scope module, "Add_PC" "Adder" 3 21, 5 1, S_0x7fdc5b405560;
 .timescale 0 0;
v0x7fdc5b41dc70_0 .net "data1_in", 31 0, v0x7fdc5b41d9a0_0; 1 drivers
v0x7fdc5b41dd40_0 .net "data2_in", 31 0, C4<00000000000000000000000000000100>; 1 drivers
v0x7fdc5b41ddc0_0 .net "data_o", 31 0, L_0x7fdc5b41e9c0; 1 drivers
L_0x7fdc5b41e9c0 .arith/sum 32, v0x7fdc5b41d9a0_0, C4<00000000000000000000000000000100>;
S_0x7fdc5b41d790 .scope module, "PC" "PC" 3 29, 6 1, S_0x7fdc5b405560;
 .timescale 0 0;
v0x7fdc5b41d870_0 .alias "clk_i", 0 0, v0x7fdc5b41e2a0_0;
v0x7fdc5b41d920_0 .alias "pc_i", 31 0, v0x7fdc5b41ddc0_0;
v0x7fdc5b41d9a0_0 .var "pc_o", 31 0;
v0x7fdc5b41da60_0 .alias "rst_i", 0 0, v0x7fdc5b41e3e0_0;
v0x7fdc5b41dae0_0 .alias "start_i", 0 0, v0x7fdc5b41e4a0_0;
E_0x7fdc5b41d140/0 .event negedge, v0x7fdc5b41da60_0;
E_0x7fdc5b41d140/1 .event posedge, v0x7fdc5b41d190_0;
E_0x7fdc5b41d140 .event/or E_0x7fdc5b41d140/0, E_0x7fdc5b41d140/1;
S_0x7fdc5b41d2f0 .scope module, "Instruction_Memory" "Instruction_Memory" 3 39, 7 1, S_0x7fdc5b405560;
 .timescale 0 0;
L_0x7fdc5b41ee20 .functor BUFZ 32, L_0x7fdc5b41eb30, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fdc5b41d3d0_0 .net *"_s0", 31 0, L_0x7fdc5b41eb30; 1 drivers
v0x7fdc5b41d450_0 .net *"_s2", 31 0, L_0x7fdc5b41ecd0; 1 drivers
v0x7fdc5b41d4d0_0 .net *"_s4", 29 0, L_0x7fdc5b41ebc0; 1 drivers
v0x7fdc5b41d550_0 .net *"_s6", 1 0, C4<00>; 1 drivers
v0x7fdc5b41d5d0_0 .alias "addr_i", 31 0, v0x7fdc5b41dc70_0;
v0x7fdc5b41d650_0 .alias "instr_o", 31 0, v0x7fdc5b41e360_0;
v0x7fdc5b41d6d0 .array "memory", 255 0, 31 0;
L_0x7fdc5b41eb30 .array/port v0x7fdc5b41d6d0, L_0x7fdc5b41ecd0;
L_0x7fdc5b41ebc0 .part v0x7fdc5b41d9a0_0, 2, 30;
L_0x7fdc5b41ecd0 .concat [ 30 2 0 0], L_0x7fdc5b41ebc0, C4<00>;
S_0x7fdc5b41ca90 .scope module, "Registers" "Registers" 3 46, 8 1, S_0x7fdc5b405560;
 .timescale 0 0;
L_0x7fdc5b41ef50 .functor BUFZ 32, L_0x7fdc5b41eec0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7fdc5b41f0c0 .functor BUFZ 32, L_0x7fdc5b41f030, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fdc5b41cbc0_0 .net "RDaddr_i", 4 0, v0x7fdc5b41c960_0; 1 drivers
v0x7fdc5b41cc70_0 .net "RDdata_i", 31 0, v0x7fdc5b41c000_0; 1 drivers
v0x7fdc5b41cd10_0 .net "RSaddr_i", 4 0, L_0x7fdc5b41f1a0; 1 drivers
v0x7fdc5b41cdb0_0 .net "RSdata_o", 31 0, L_0x7fdc5b41ef50; 1 drivers
v0x7fdc5b41ce50_0 .net "RTaddr_i", 4 0, L_0x7fdc5b41f2f0; 1 drivers
v0x7fdc5b41cf00_0 .net "RTdata_o", 31 0, L_0x7fdc5b41f0c0; 1 drivers
v0x7fdc5b41cf80_0 .net "RegWrite_i", 0 0, v0x7fdc5b41e1f0_0; 1 drivers
v0x7fdc5b41d040_0 .net *"_s0", 31 0, L_0x7fdc5b41eec0; 1 drivers
v0x7fdc5b41d0c0_0 .net *"_s4", 31 0, L_0x7fdc5b41f030; 1 drivers
v0x7fdc5b41d190_0 .alias "clk_i", 0 0, v0x7fdc5b41e2a0_0;
v0x7fdc5b41d210 .array "register", 31 0, 31 0;
E_0x7fdc5b41cb70 .event posedge, v0x7fdc5b41d190_0;
L_0x7fdc5b41eec0 .array/port v0x7fdc5b41d210, L_0x7fdc5b41f1a0;
L_0x7fdc5b41f030 .array/port v0x7fdc5b41d210, L_0x7fdc5b41f2f0;
S_0x7fdc5b41c710 .scope module, "MUX_RegDst" "MUX5" 3 59, 9 1, S_0x7fdc5b405560;
 .timescale 0 0;
v0x7fdc5b41c840_0 .net "data1_i", 4 0, L_0x7fdc5b41f380; 1 drivers
v0x7fdc5b41c8d0_0 .net "data2_i", 4 0, L_0x7fdc5b41f410; 1 drivers
v0x7fdc5b41c960_0 .var "data_o", 4 0;
v0x7fdc5b41ca00_0 .net "select_i", 0 0, v0x7fdc5b41e150_0; 1 drivers
E_0x7fdc5b41c7f0 .event edge, v0x7fdc5b41ca00_0, v0x7fdc5b41c8d0_0, v0x7fdc5b41c840_0;
S_0x7fdc5b41c350 .scope module, "MUX_ALUSrc" "MUX32" 3 68, 10 1, S_0x7fdc5b405560;
 .timescale 0 0;
v0x7fdc5b41c490_0 .alias "data1_i", 31 0, v0x7fdc5b41cf00_0;
v0x7fdc5b41c530_0 .net "data2_i", 31 0, L_0x7fdc5b41f4d0; 1 drivers
v0x7fdc5b41c5d0_0 .var "data_o", 31 0;
v0x7fdc5b41c690_0 .net "select_i", 0 0, v0x7fdc5b41e010_0; 1 drivers
E_0x7fdc5b41c430 .event edge, v0x7fdc5b41c690_0, v0x7fdc5b41c2d0_0, v0x7fdc5b41c490_0;
S_0x7fdc5b41c0c0 .scope module, "Signed_Extend" "Signed_Extend" 3 77, 11 1, S_0x7fdc5b405560;
 .timescale 0 0;
v0x7fdc5b41c1a0_0 .net *"_s3", 15 0, C4<0000000000000000>; 1 drivers
v0x7fdc5b41c240_0 .net "data_i", 15 0, L_0x7fdc5b41f620; 1 drivers
v0x7fdc5b41c2d0_0 .alias "data_o", 31 0, v0x7fdc5b41c530_0;
L_0x7fdc5b41f4d0 .concat [ 16 16 0 0], L_0x7fdc5b41f620, C4<0000000000000000>;
S_0x7fdc5b41bc60 .scope module, "ALU" "ALU" 3 84, 12 1, S_0x7fdc5b405560;
 .timescale 0 0;
v0x7fdc5b41bda0_0 .net "ALUCtrl_i", 2 0, v0x7fdc5b40b9e0_0; 1 drivers
v0x7fdc5b41be50_0 .net "Zero_o", 0 0, C4<z>; 0 drivers
v0x7fdc5b41bed0_0 .alias "data1_i", 31 0, v0x7fdc5b41cdb0_0;
v0x7fdc5b41bf70_0 .net "data2_i", 31 0, v0x7fdc5b41c5d0_0; 1 drivers
v0x7fdc5b41c000_0 .var "data_o", 31 0;
E_0x7fdc5b41bd40 .event edge, v0x7fdc5b40b9e0_0, v0x7fdc5b41bed0_0, v0x7fdc5b41bf70_0;
S_0x7fdc5b40bc30 .scope module, "ALU_Control" "ALU_Control" 3 94, 13 1, S_0x7fdc5b405560;
 .timescale 0 0;
v0x7fdc5b40b9e0_0 .var "ALUCtrl_o", 2 0;
v0x7fdc5b41bb50_0 .net "ALUOp_i", 1 0, v0x7fdc5b41df70_0; 1 drivers
v0x7fdc5b41bbe0_0 .net "funct_i", 5 0, L_0x7fdc5b41f7f0; 1 drivers
E_0x7fdc5b405420 .event edge, v0x7fdc5b41bb50_0, v0x7fdc5b41bbe0_0;
    .scope S_0x7fdc5b41de60;
T_0 ;
    %wait E_0x7fdc5b41df40;
    %load/v 8, v0x7fdc5b41e0b0_0, 6;
    %cmpi/u 8, 0, 6;
    %jmp/0xz  T_0.0, 4;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7fdc5b41e150_0, 0, 1;
    %movi 8, 1, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x7fdc5b41df70_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7fdc5b41e010_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7fdc5b41e1f0_0, 0, 1;
    %jmp T_0.1;
T_0.0 ;
    %load/v 8, v0x7fdc5b41e0b0_0, 6;
    %cmpi/u 8, 8, 6;
    %jmp/0xz  T_0.2, 4;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7fdc5b41e150_0, 0, 0;
    %ix/load 0, 2, 0;
    %assign/v0 v0x7fdc5b41df70_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7fdc5b41e010_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7fdc5b41e1f0_0, 0, 1;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x7fdc5b41d790;
T_1 ;
    %wait E_0x7fdc5b41d140;
    %load/v 8, v0x7fdc5b41da60_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_1.0, 8;
    %ix/load 0, 32, 0;
    %assign/v0 v0x7fdc5b41d9a0_0, 0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/v 8, v0x7fdc5b41dae0_0, 1;
    %jmp/0xz  T_1.2, 8;
    %load/v 8, v0x7fdc5b41d920_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x7fdc5b41d9a0_0, 0, 8;
    %jmp T_1.3;
T_1.2 ;
    %load/v 8, v0x7fdc5b41d9a0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x7fdc5b41d9a0_0, 0, 8;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7fdc5b41ca90;
T_2 ;
    %wait E_0x7fdc5b41cb70;
    %load/v 8, v0x7fdc5b41cf80_0, 1;
    %jmp/0xz  T_2.0, 8;
    %load/v 8, v0x7fdc5b41cc70_0, 32;
    %ix/getv 3, v0x7fdc5b41cbc0_0;
    %jmp/1 t_0, 4;
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x7fdc5b41d210, 0, 8;
t_0 ;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7fdc5b41c710;
T_3 ;
    %wait E_0x7fdc5b41c7f0;
    %load/v 8, v0x7fdc5b41ca00_0, 1;
    %jmp/0xz  T_3.0, 8;
    %load/v 8, v0x7fdc5b41c8d0_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0x7fdc5b41c960_0, 0, 8;
    %jmp T_3.1;
T_3.0 ;
    %load/v 8, v0x7fdc5b41c840_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0x7fdc5b41c960_0, 0, 8;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x7fdc5b41c350;
T_4 ;
    %wait E_0x7fdc5b41c430;
    %load/v 8, v0x7fdc5b41c690_0, 1;
    %jmp/0xz  T_4.0, 8;
    %load/v 8, v0x7fdc5b41c530_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x7fdc5b41c5d0_0, 0, 8;
    %jmp T_4.1;
T_4.0 ;
    %load/v 8, v0x7fdc5b41c490_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x7fdc5b41c5d0_0, 0, 8;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x7fdc5b41bc60;
T_5 ;
    %wait E_0x7fdc5b41bd40;
    %load/v 8, v0x7fdc5b41bda0_0, 3;
    %cmpi/u 8, 0, 3;
    %jmp/1 T_5.0, 6;
    %cmpi/u 8, 1, 3;
    %jmp/1 T_5.1, 6;
    %cmpi/u 8, 2, 3;
    %jmp/1 T_5.2, 6;
    %cmpi/u 8, 3, 3;
    %jmp/1 T_5.3, 6;
    %cmpi/u 8, 4, 3;
    %jmp/1 T_5.4, 6;
    %jmp T_5.5;
T_5.0 ;
    %load/v 8, v0x7fdc5b41bed0_0, 32;
    %load/v 40, v0x7fdc5b41bf70_0, 32;
    %and 8, 40, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x7fdc5b41c000_0, 0, 8;
    %jmp T_5.5;
T_5.1 ;
    %load/v 8, v0x7fdc5b41bed0_0, 32;
    %load/v 40, v0x7fdc5b41bf70_0, 32;
    %or 8, 40, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x7fdc5b41c000_0, 0, 8;
    %jmp T_5.5;
T_5.2 ;
    %load/v 8, v0x7fdc5b41bed0_0, 32;
    %load/v 40, v0x7fdc5b41bf70_0, 32;
    %add 8, 40, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x7fdc5b41c000_0, 0, 8;
    %jmp T_5.5;
T_5.3 ;
    %load/v 8, v0x7fdc5b41bed0_0, 32;
    %load/v 40, v0x7fdc5b41bf70_0, 32;
    %sub 8, 40, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x7fdc5b41c000_0, 0, 8;
    %jmp T_5.5;
T_5.4 ;
    %load/v 8, v0x7fdc5b41bed0_0, 32;
    %load/v 40, v0x7fdc5b41bf70_0, 32;
    %mul 8, 40, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x7fdc5b41c000_0, 0, 8;
    %jmp T_5.5;
T_5.5 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x7fdc5b40bc30;
T_6 ;
    %wait E_0x7fdc5b405420;
    %load/v 8, v0x7fdc5b41bb50_0, 2;
    %cmpi/u 8, 1, 2;
    %jmp/0xz  T_6.0, 4;
    %load/v 8, v0x7fdc5b41bbe0_0, 6;
    %cmpi/u 8, 36, 6;
    %jmp/1 T_6.2, 6;
    %cmpi/u 8, 37, 6;
    %jmp/1 T_6.3, 6;
    %cmpi/u 8, 32, 6;
    %jmp/1 T_6.4, 6;
    %cmpi/u 8, 34, 6;
    %jmp/1 T_6.5, 6;
    %cmpi/u 8, 24, 6;
    %jmp/1 T_6.6, 6;
    %jmp T_6.7;
T_6.2 ;
    %ix/load 0, 3, 0;
    %assign/v0 v0x7fdc5b40b9e0_0, 0, 0;
    %jmp T_6.7;
T_6.3 ;
    %movi 8, 1, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0x7fdc5b40b9e0_0, 0, 8;
    %jmp T_6.7;
T_6.4 ;
    %movi 8, 2, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0x7fdc5b40b9e0_0, 0, 8;
    %jmp T_6.7;
T_6.5 ;
    %movi 8, 3, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0x7fdc5b40b9e0_0, 0, 8;
    %jmp T_6.7;
T_6.6 ;
    %movi 8, 4, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0x7fdc5b40b9e0_0, 0, 8;
    %jmp T_6.7;
T_6.7 ;
    %jmp T_6.1;
T_6.0 ;
    %movi 8, 2, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0x7fdc5b40b9e0_0, 0, 8;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x7fdc5b405480;
T_7 ;
    %delay 25, 0;
    %load/v 8, v0x7fdc5b41e540_0, 1;
    %inv 8, 1;
    %set/v v0x7fdc5b41e540_0, 8, 1;
    %jmp T_7;
    .thread T_7;
    .scope S_0x7fdc5b405480;
T_8 ;
    %vpi_call 2 20 "$dumpfile", "TestBench.vcd";
    %vpi_call 2 21 "$dumpvars", 1'sb0, S_0x7fdc5b405480;
    %set/v v0x7fdc5b41e740_0, 0, 32;
    %set/v v0x7fdc5b41e7c0_0, 0, 32;
T_8.0 ;
    %load/v 8, v0x7fdc5b41e7c0_0, 32;
   %cmpi/s 8, 128, 32;
    %jmp/0xz T_8.1, 5;
    %ix/getv/s 3, v0x7fdc5b41e7c0_0;
   %jmp/1 t_1, 4;
   %ix/load 1, 0, 0;
   %set/av v0x7fdc5b41d6d0, 0, 32;
t_1 ;
    %ix/load 0, 1, 0;
    %load/vp0/s 8, v0x7fdc5b41e7c0_0, 32;
    %set/v v0x7fdc5b41e7c0_0, 8, 32;
    %jmp T_8.0;
T_8.1 ;
    %set/v v0x7fdc5b41e7c0_0, 0, 32;
T_8.2 ;
    %load/v 8, v0x7fdc5b41e7c0_0, 32;
   %cmpi/s 8, 32, 32;
    %jmp/0xz T_8.3, 5;
    %ix/getv/s 3, v0x7fdc5b41e7c0_0;
   %jmp/1 t_2, 4;
   %ix/load 1, 0, 0;
   %set/av v0x7fdc5b41d210, 0, 32;
t_2 ;
    %ix/load 0, 1, 0;
    %load/vp0/s 8, v0x7fdc5b41e7c0_0, 32;
    %set/v v0x7fdc5b41e7c0_0, 8, 32;
    %jmp T_8.2;
T_8.3 ;
    %vpi_call 2 39 "$readmemb", "instruction.txt", v0x7fdc5b41d6d0;
    %vpi_func 2 42 "$fopen", 8, 32, "output.txt";
    %movi 40, 1, 32;
    %or 8, 40, 32;
    %set/v v0x7fdc5b41e870_0, 8, 32;
    %set/v v0x7fdc5b41e540_0, 0, 1;
    %set/v v0x7fdc5b41e5c0_0, 0, 1;
    %set/v v0x7fdc5b41e680_0, 0, 1;
    %delay 12, 0;
    %set/v v0x7fdc5b41e5c0_0, 1, 1;
    %set/v v0x7fdc5b41e680_0, 1, 1;
    %end;
    .thread T_8;
    .scope S_0x7fdc5b405480;
T_9 ;
    %wait E_0x7fdc5b41cb70;
    %movi 8, 30, 32;
    %load/v 40, v0x7fdc5b41e740_0, 32;
    %cmp/s 8, 40, 32;
    %or 5, 4, 1;
    %jmp/0xz  T_9.0, 5;
    %vpi_call 2 57 "$stop";
T_9.0 ;
    %vpi_call 2 60 "$fdisplay", v0x7fdc5b41e870_0, "PC = %d", v0x7fdc5b41d9a0_0;
    %vpi_call 2 63 "$fdisplay", v0x7fdc5b41e870_0, "Registers";
    %vpi_call 2 64 "$fdisplay", v0x7fdc5b41e870_0, "R0(r0) = %d, R8 (t0) = %d, R16(s0) = %d, R24(t8) = %d", &A<v0x7fdc5b41d210, 0>, &A<v0x7fdc5b41d210, 8>, &A<v0x7fdc5b41d210, 16>, &A<v0x7fdc5b41d210, 24>;
    %vpi_call 2 65 "$fdisplay", v0x7fdc5b41e870_0, "R1(at) = %d, R9 (t1) = %d, R17(s1) = %d, R25(t9) = %d", &A<v0x7fdc5b41d210, 1>, &A<v0x7fdc5b41d210, 9>, &A<v0x7fdc5b41d210, 17>, &A<v0x7fdc5b41d210, 25>;
    %vpi_call 2 66 "$fdisplay", v0x7fdc5b41e870_0, "R2(v0) = %d, R10(t2) = %d, R18(s2) = %d, R26(k0) = %d", &A<v0x7fdc5b41d210, 2>, &A<v0x7fdc5b41d210, 10>, &A<v0x7fdc5b41d210, 18>, &A<v0x7fdc5b41d210, 26>;
    %vpi_call 2 67 "$fdisplay", v0x7fdc5b41e870_0, "R3(v1) = %d, R11(t3) = %d, R19(s3) = %d, R27(k1) = %d", &A<v0x7fdc5b41d210, 3>, &A<v0x7fdc5b41d210, 11>, &A<v0x7fdc5b41d210, 19>, &A<v0x7fdc5b41d210, 27>;
    %vpi_call 2 68 "$fdisplay", v0x7fdc5b41e870_0, "R4(a0) = %d, R12(t4) = %d, R20(s4) = %d, R28(gp) = %d", &A<v0x7fdc5b41d210, 4>, &A<v0x7fdc5b41d210, 12>, &A<v0x7fdc5b41d210, 20>, &A<v0x7fdc5b41d210, 28>;
    %vpi_call 2 69 "$fdisplay", v0x7fdc5b41e870_0, "R5(a1) = %d, R13(t5) = %d, R21(s5) = %d, R29(sp) = %d", &A<v0x7fdc5b41d210, 5>, &A<v0x7fdc5b41d210, 13>, &A<v0x7fdc5b41d210, 21>, &A<v0x7fdc5b41d210, 29>;
    %vpi_call 2 70 "$fdisplay", v0x7fdc5b41e870_0, "R6(a2) = %d, R14(t6) = %d, R22(s6) = %d, R30(s8) = %d", &A<v0x7fdc5b41d210, 6>, &A<v0x7fdc5b41d210, 14>, &A<v0x7fdc5b41d210, 22>, &A<v0x7fdc5b41d210, 30>;
    %vpi_call 2 71 "$fdisplay", v0x7fdc5b41e870_0, "R7(a3) = %d, R15(t7) = %d, R23(s7) = %d, R31(ra) = %d", &A<v0x7fdc5b41d210, 7>, &A<v0x7fdc5b41d210, 15>, &A<v0x7fdc5b41d210, 23>, &A<v0x7fdc5b41d210, 31>;
    %vpi_call 2 73 "$fdisplay", v0x7fdc5b41e870_0, "\012";
    %load/v 8, v0x7fdc5b41e740_0, 32;
    %mov 40, 39, 1;
    %addi 8, 1, 33;
    %set/v v0x7fdc5b41e740_0, 8, 32;
    %jmp T_9;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 14;
    "N/A";
    "<interactive>";
    "testbench.v";
    "CPU.v";
    "Control.v";
    "Adder.v";
    "PC.v";
    "Instruction_Memory.v";
    "Registers.v";
    "MUX5.v";
    "MUX32.v";
    "Signed_Extend.v";
    "ALU.v";
    "ALU_Control.v";
