yaml_version: 6

project:
  name: "tt_um_aksp_mbist_mbisr"
  author: "Aditya Kumar Singh Pundir"
  email: "aditya.pundir@gmail.com"
  description: "MBIST (March C-) + MBISR (CAM remap) memory test and repair system for TinyTapeout IHP 26a."
  language: "verilog"
  top_module: "tt_um_aksp_mbist_mbisr"
  clock_hz: 10000000   # 10 MHz recommended
  tiles: "1x1"

source_files:
  - src/tt_um_aksp_mbist_mbisr.v
  - src/top.v
  - src/mbist_marchc_controller.v
  - src/mbisr_controller.v
  - src/memory.v

pinout:
  ui[0]:  { name: start,    direction: input,  description: "Start MBIST" }
  ui[1]:  { name: unused1,  direction: input }
  ui[2]:  { name: unused2,  direction: input }
  ui[3]:  { name: unused3,  direction: input }
  ui[4]:  { name: unused4,  direction: input }
  ui[5]:  { name: unused5,  direction: input }
  ui[6]:  { name: unused6,  direction: input }
  ui[7]:  { name: unused7,  direction: input }

  uo[0]:  { name: done,     direction: output, description: "Test complete" }
  uo[1]:  { name: fail,     direction: output, description: "Test fail flag" }
  uo[2]:  { name: unused2,  direction: output }
  uo[3]:  { name: unused3,  direction: output }
  uo[4]:  { name: unused4,  direction: output }
  uo[5]:  { name: unused5,  direction: output }
  uo[6]:  { name: unused6,  direction: output }
  uo[7]:  { name: unused7,  direction: output }

  uio[0]: { name: n/a, direction: inout }
  uio[1]: { name: n/a, direction: inout }
  uio[2]: { name: n/a, direction: inout }
  uio[3]: { name: n/a, direction: inout }
  uio[4]: { name: n/a, direction: inout }
  uio[5]: { name: n/a, direction: inout }
  uio[6]: { name: n/a, direction: inout }
  uio[7]: { name: n/a, direction: inout }

clock:
  period: 10
