#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Sun Feb 26 10:32:01 2017
# Process ID: 9312
# Current directory: C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11200 C:\Users\Neil\Documents\Neil\EngSci\year_4_winter\ECE532\GrandTheftAuto\mjpeg\jpeg\jpeg.xpr
# Log file: C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/vivado.log
# Journal file: C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.xpr
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg'
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.2/data/ip'.
open_project: Time (s): cpu = 00:01:39 ; elapsed = 00:01:27 . Memory (MB): peak = 778.008 ; gain = 129.063
launch_simulation -mode post-synthesis -type functional
INFO: [USF-XSim-27] Simulation object is 'sim_1'
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Netlist 29-17] Analyzing 537 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.2
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-1079] Register jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.inblk/rd_rst_reg and jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.inblk/rd_rst_int_0 are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.inblk/wr_rst_reg and jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.inblk/wr_rst_fb are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.inblk/wr_rst_reg and jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.inblk/wr_rst_fb are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.inblk/rd_rst_reg and jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.inblk/rd_rst_int_0 are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
CRITICAL WARNING: [Shape Builder 18-146] Failed to build an RLOC shape for set jpeg_huffman_p/ht_nr_of_symbols. No placement was found that satisfies the grid spacing requirements for all instances in the set. This may be due to an invalid RLOC constraint causing incorrect column spacing. The macro reference instance is jpeg_huffman_p/ht_nr_of_symbols/BU15 and the macro is 16 columns by 29 rows.
CRITICAL WARNING: [Shape Builder 18-146] Failed to build an RLOC shape for set jpeg_huffman_p/jpeg_huffman_input_sr_p. No placement was found that satisfies the grid spacing requirements for all instances in the set. This may be due to an invalid RLOC constraint causing incorrect column spacing. The macro reference instance is jpeg_huffman_p/jpeg_huffman_input_sr_p/BU10 and the macro is 1 columns by 6 rows.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'fifo_generator_1'. The XDC file c:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.srcs/sources_1/ip/fifo_generator_1/fifo_generator_1/fifo_generator_1.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'fifo_generator_0'. The XDC file c:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'fifo_generator_1'. The XDC file c:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.srcs/sources_1/ip/fifo_generator_1/fifo_generator_1/fifo_generator_1_clocks.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'fifo_generator_0'. The XDC file c:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0_clocks.xdc will not be read for any cell of this module.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 32 instances were transformed.
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 32 instances

open_run: Time (s): cpu = 00:01:33 ; elapsed = 00:01:39 . Memory (MB): peak = 1104.805 ; gain = 326.797
INFO: [USF-XSim-29] Writing simulation netlist file for design 'synth_1'...
INFO: [USF-XSim-90] write_vhdl -mode funcsim -nolib -force -file "C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.sim/sim_1/synth/func/jpeg_testbench_func_synth.vhd"
write_vhdl: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 1104.805 ; gain = 0.000
INFO: [USF-XSim-34] Netlist generated:C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.sim/sim_1/synth/func/jpeg_testbench_func_synth.vhd
INFO: [USF-XSim-37] Inspecting design source files for 'jpeg_testbench' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.sim/sim_1/synth/func/jpeg_ht_nr_of_symbols.mif'
INFO: [USF-XSim-25] Exported 'C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.sim/sim_1/synth/func/simple.jpg'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.sim/sim_1/synth/func'
"xvhdl -m64 --relax -prj jpeg_testbench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.sim/sim_1/synth/func/jpeg_testbench_func_synth.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity jpeg_dequant_multiplier_mult_gen_v8_0_xst_1
INFO: [VRFC 10-307] analyzing entity jpeg_ht_tables_blk_mem_gen_v1_1_xst_1
INFO: [VRFC 10-307] analyzing entity jpeg_qt_sr_c_shift_ram_v8_0_xst_1
INFO: [VRFC 10-307] analyzing entity jpeg_upsampling_buffer_blk_mem_gen_v1_1_xst_1
INFO: [VRFC 10-307] analyzing entity jpeg_upsampling_buffer_blk_mem_gen_v1_1_xst_1_HD10
INFO: [VRFC 10-307] analyzing entity jpeg_upsampling_buffer_blk_mem_gen_v1_1_xst_1_HD8
INFO: [VRFC 10-307] analyzing entity jpeg_YCbCr2RGB
INFO: [VRFC 10-307] analyzing entity jpeg_check_FF
INFO: [VRFC 10-307] analyzing entity jpeg_dezigzag
INFO: [VRFC 10-307] analyzing entity jpeg_header
INFO: [VRFC 10-307] analyzing entity jpeg_ht_nr_of_symbols
INFO: [VRFC 10-307] analyzing entity jpeg_huffman_input_sr
INFO: [VRFC 10-307] analyzing entity jpeg_idct_core_12
INFO: [VRFC 10-307] analyzing entity jpeg_checkff_fifo_fifo_generator_v2_3_xst_1_blkmemdp_v6_2_xst
INFO: [VRFC 10-307] analyzing entity jpeg_input_fifo_fifo_generator_v2_3_xst_1_blkmemdp_v6_2_xst
INFO: [VRFC 10-307] analyzing entity jpeg_ht_tables
INFO: [VRFC 10-307] analyzing entity jpeg_upsampling_buffer
INFO: [VRFC 10-307] analyzing entity jpeg_upsampling_buffer_HD7
INFO: [VRFC 10-307] analyzing entity jpeg_upsampling_buffer_HD9
INFO: [VRFC 10-307] analyzing entity jpeg_dequant_multiplier
INFO: [VRFC 10-307] analyzing entity jpeg_idct
INFO: [VRFC 10-307] analyzing entity jpeg_qt_sr
INFO: [VRFC 10-307] analyzing entity jpeg_qt_sr_HD1
INFO: [VRFC 10-307] analyzing entity jpeg_qt_sr_HD3
INFO: [VRFC 10-307] analyzing entity jpeg_qt_sr_HD5
INFO: [VRFC 10-307] analyzing entity fifo_generator_v2_3_as_lib_jpeg_checkff_fifo_fifo_generator_v2_3_xst_1_lib
INFO: [VRFC 10-307] analyzing entity fifo_generator_v2_3_as_lib_jpeg_input_fifo_fifo_generator_v2_3_xst_1_lib
INFO: [VRFC 10-307] analyzing entity jpeg_checkff_fifo_fifo_generator_v2_3_xst_1
INFO: [VRFC 10-307] analyzing entity jpeg_input_fifo_fifo_generator_v2_3_xst_1
INFO: [VRFC 10-307] analyzing entity jpeg_dequantize
INFO: [VRFC 10-307] analyzing entity jpeg_huffman
INFO: [VRFC 10-307] analyzing entity jpeg_upsampling
INFO: [VRFC 10-307] analyzing entity jpeg_checkff_fifo
INFO: [VRFC 10-307] analyzing entity jpeg_input_fifo
INFO: [VRFC 10-307] analyzing entity jpeg
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.srcs/sim_1/imports/vhdl/jpeg_testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity jpeg_testbench
run_program: Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1109.223 ; gain = 2.859
INFO: [USF-XSim-69] 'compile' step finished in '20' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.sim/sim_1/synth/func'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto f1a030eb72f44efca035727241454eb7 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot jpeg_testbench_func_synth xil_defaultlib.jpeg_testbench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-122] fifo_sim32 remains a black-box since it has no binding entity [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.srcs/sim_1/imports/vhdl/jpeg_testbench.vhd:147]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package std.textio
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_signed
Compiling package ieee.std_logic_textio
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture ibuf_v of entity unisim.IBUF [\IBUF(1,9,1,1,1,4,1,7)\]
Compiling architecture obuf_v of entity unisim.OBUF [\OBUF(1,9,1,7,1,4)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="0001")(0,3)\]
Compiling architecture carry4_v of entity unisim.CARRY4 [carry4_default]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000110011001111...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11101111")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11110001")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10101011")(0,7)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0001")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00010000")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000001110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110111011101111")(0...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1110")(0,3)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000011111110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1010101010101011")(0...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0010")(0,3)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00001110111111110000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11001101")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000100")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000001100000010")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11111101")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111110011111101")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111000011110001")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10101100")(0,7)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,bcascreg=0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01110001")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10010110")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110100110010110")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10010110100101101001...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001111011100001")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00101101101101000100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01101001100101100110...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001011001101001")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11110010111100100010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01001111010011111111...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01101001")(0,7)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1001")(0,3)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0110")(0,3)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,bcascreg=0...]
Compiling architecture structure of entity xil_defaultlib.jpeg_YCbCr2RGB [jpeg_ycbcr2rgb_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111110000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111000011110100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1010101010101110")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111110000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000001101")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10000000000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000000000000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture structure of entity xil_defaultlib.jpeg_check_FF [jpeg_check_ff_default]
Compiling architecture gnd_v of entity unisim.GND [gnd_default]
Compiling architecture fdce_v of entity unisim.FDCE [fdce_default]
Compiling architecture fdpe_v of entity unisim.FDPE [fdpe_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0101000101010101")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10100010")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000110110101111")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000101010111010")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10111010")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01010001")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001000000001001")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111001011110000")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11111000")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111100100000")(0...]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(read_width_a=4,read_wi...]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(read_width_a=9,read_wi...]
Compiling architecture structure of entity xil_defaultlib.jpeg_checkff_fifo_fifo_generator_v2_3_xst_1_blkmemdp_v6_2_xst [jpeg_checkff_fifo_fifo_generator...]
Compiling architecture structure of entity xil_defaultlib.fifo_generator_v2_3_as_lib_jpeg_checkff_fifo_fifo_generator_v2_3_xst_1_lib [fifo_generator_v2_3_as_lib_jpeg_...]
Compiling architecture structure of entity xil_defaultlib.jpeg_checkff_fifo_fifo_generator_v2_3_xst_1 [jpeg_checkff_fifo_fifo_generator...]
Compiling architecture structure of entity xil_defaultlib.jpeg_checkff_fifo [jpeg_checkff_fifo_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01111000")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111111110000000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01111111111111111000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111111111111111111...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture vcc_v of entity unisim.VCC [vcc_default]
Compiling architecture structure of entity xil_defaultlib.jpeg_dequant_multiplier_mult_gen_v8_0_xst_1 [jpeg_dequant_multiplier_mult_gen...]
Compiling architecture structure of entity xil_defaultlib.jpeg_dequant_multiplier [jpeg_dequant_multiplier_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010110011001010...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture structure of entity xil_defaultlib.jpeg_qt_sr_c_shift_ram_v8_0_xst_1 [jpeg_qt_sr_c_shift_ram_v8_0_xst_...]
Compiling architecture structure of entity xil_defaultlib.jpeg_qt_sr [jpeg_qt_sr_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1010101010111010")(0...]
Compiling architecture structure of entity xil_defaultlib.jpeg_qt_sr_HD3 [jpeg_qt_sr_hd3_default]
Compiling architecture structure of entity xil_defaultlib.jpeg_qt_sr_HD1 [jpeg_qt_sr_hd1_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111101000000")(0...]
Compiling architecture structure of entity xil_defaultlib.jpeg_qt_sr_HD5 [jpeg_qt_sr_hd5_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000101010100001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01110011011100001111...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10111000")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101010101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10111000111111111011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111000111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111100110011110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000011011111110000...]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture structure of entity xil_defaultlib.jpeg_dequantize [jpeg_dequantize_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1011100010001000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001000100010001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000100000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11101010")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01110111010101110100...]
Compiling architecture fdse_v of entity unisim.FDSE [fdse_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000010")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10101010101010101110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101011101010101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110111111101111...]
Compiling architecture fdre_v of entity unisim.FDRE [\FDRE(init='1')\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000001110...]
Compiling architecture structure of entity xil_defaultlib.jpeg_dezigzag [jpeg_dezigzag_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111111111111111")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000001000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1011")(0,3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101110101011101111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000001011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001011100010001011...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000001")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000110011000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111110000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000000001")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000011110000000111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111010101011111100...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0100000011101111")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111111011111110111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11001111110111111000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000111011101110111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10100000100011110000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001010001010101000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110010011110000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010101011111111010...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000100010001010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110111111100000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000001111111110000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111101111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000010000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001000111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111110111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111100010000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000010000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000010000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000010000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000100000001000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111101111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111100001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100000000100000001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000000000100010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000000000000100001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10101010101010010101...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111111110")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000100...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0100000001110000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000000000000000100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11001100110011001100...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000000100")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101011101010101010...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000001000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000010000000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000010000000100000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101010101011...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000001000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11001100110011001010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000111111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000011000000001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001000001000000000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01000000")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000111111110000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000100000000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0111")(0,3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001000100010001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001000000010001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000010000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11011111111111111111...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10100011")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000100010000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000010000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000100010000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110111111111111")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101010100010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111011101110110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000010111111")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111110111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01001111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11110100111101111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01000101111111110100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101111101000001100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00101111001000001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111011101110001100...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000000011111100")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00001111000000001101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001011100010001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111111101111001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001000101110111011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101111110011001010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00001110010101010000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000100010101010000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111111000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01010101000000001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010000101100000001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000001111...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00111101")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101010101010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10001000001000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10101010101010100000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01010000010111111100...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001101000011111")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000101110000011...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0011101000111111")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01010101111111111100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00111111000000001010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111000101110001011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111111110111111011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001000101110111011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111011111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10101111001100001010...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11111110")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000010000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111111011")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111100111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10101010110011111010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111011111111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11110011111111111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000011101")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000100010000000100...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000111111011100000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001000100010001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001111100010000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00111111000000000101...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10010000")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000111010000000011...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000110010001000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000101100000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111011101111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000100000000001000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111101111111011111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111111111111111011...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0100000000000000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000100000001111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000010001111100...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111000000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11110111111111111000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101011101010001010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10111000101110111011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111000100010001000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0011100000001000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000010...]
Compiling architecture muxf8_v of entity unisim.MUXF8 [muxf8_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture structure of entity xil_defaultlib.jpeg_header [jpeg_header_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101000101010001010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1010101010000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000001...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111000000010000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111100010000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01010011111100001010...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1011101000000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10100000000000101010...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000010011111111")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111011101111111011...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1010101110101000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00100011001000000010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101010101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000011110000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001000000000000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000010000000100000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10101010101111111010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101111111111111010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001111...]
Compiling architecture ram64x1d_v of entity unisim.RAM64X1D [ram64x1d_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1100101011001010")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11001010")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001000000010000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0100000001000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010000000100000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000000010000000")(0...]
Compiling architecture structure of entity xil_defaultlib.jpeg_ht_nr_of_symbols [jpeg_ht_nr_of_symbols_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00101000")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111000010000000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000100000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01111111000000001000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1011111110000000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111010111010101110...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1101111111111111")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00001111111111110000...]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(read_width_a=4,read_wi...]
Compiling architecture structure of entity xil_defaultlib.jpeg_ht_tables_blk_mem_gen_v1_1_xst_1 [jpeg_ht_tables_blk_mem_gen_v1_1_...]
Compiling architecture structure of entity xil_defaultlib.jpeg_ht_tables [jpeg_ht_tables_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01001000")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111111111111110000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000100000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01111111111111110100...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000100010001000")(0...]
Compiling architecture structure of entity xil_defaultlib.jpeg_huffman_input_sr [jpeg_huffman_input_sr_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11110100")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000010000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000110011001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111000110000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111100111000001111...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11100000")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00110011001111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101101111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01010001010101011111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00111111001100111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1010100000000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111010101110101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0100")(0,3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000001000000010000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11001100110011001010...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01001111")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01110111011100110100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111000010111111...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00001110")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000000000000000100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000010101010000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000010000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010100010001010...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00001000")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000000010")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001100000000000101...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11110111")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10001011")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111100100001001")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111101010010000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000111100000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010111100000010")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101111001000000010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111001010000010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101111111011111110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001000100010001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111001010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001000111110001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111100111111001010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100010001000100010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11001100110011000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111100001000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111101000101")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture structure of entity xil_defaultlib.jpeg_huffman [jpeg_huffman_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111101100001000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111100111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000100000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111110110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111011111111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10111111111111111000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000000000000000000...]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(read_width_a=18,read_w...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0100101010110100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0101010110101010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1100110001100110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111100100010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000100010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111000011010010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0101010110101000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0011001101100110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0101101010110100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000010101011110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001011001101000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1011000000000100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110011101110000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110111000010110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0100010001010100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110000100001110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110111100001110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111100000100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0101010101010101")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001011010010010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110100101101001")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1011001010110010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110011001100110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111100001111000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001100111001100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001000100000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110111000000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111000011110000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0101101001011010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110001110011100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110010110000110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0100010100100100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010110010010010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1101000001000010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110011001100100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001000111101110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0101000011110100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110111011101110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000000111101000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0011001011001100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1100110000000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(0,15)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001100101100110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010110110110100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110010010010010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1011100111010100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001101110110010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000011110001110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110100111101000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0101101101011010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110001010011100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0100000011011100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001000100010001")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111100010110100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111101001110010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0011001000100010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110011011001100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0100010011001100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1011101111001100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000111100111100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0101010101010110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110011010011000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1101001001001010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1010100010100000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110011110001110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000100111101000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0101010010101010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1010010111110000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111010111110000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1011001000100100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110010011000100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0011001111001000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111001100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110011010101010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111100011110000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110100110010110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000111000011000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110011001110110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1101001011000010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110010001100100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001111000011110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110011110011000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111011100010000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110111000101010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010001000100010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0011001100000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1011010000111100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1010000101010110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000101001010100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110011000110010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1010100010101000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001011010010110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110011100011000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111011100010000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000011101110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111101110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000111100011110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0101101010100100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1100011001100010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1010011101111000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1010001011011010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1100101101101100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1100000010111100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0101100110011010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0101000100010000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111010001001010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000001010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000111000001110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010101111010100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1100110000011000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1100110011011100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000111111100000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110100101100110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000000110001000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001100001100110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1011010011010010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010100110010100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1010011110001110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1100100111101000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000100000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0100010000100010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1100110011101110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0011001111101110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001100110011000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0100010010111010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001011000101100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0100001001101010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1010011101110000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000011110000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1010110110101010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111101000000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001011101111110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1101110101000100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110111010001000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111100000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000111111110000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001011001100110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010010001000100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110110111010010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0100011010010100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110000110001110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110000001111110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1011010101010100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0101111111111110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110100010000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111010100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0011001100011000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0011001100010000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001100110111010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1101001000101100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000101010100110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010000000000100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001100101100010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0100101111010010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1010111001011000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001011011000110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110100010101000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1100010011000100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1010101010101010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000001000000010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0100010001000100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1100111011001110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111000000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1100110011001100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110000101111000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1010010011011010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111010101010000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001001100110110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000111100001110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010010110100100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001001110010010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010101011010100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000011010100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0011001111001100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000011001100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111000000111100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001100101101010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001000110000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111100010010110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110000100011000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1101010001001010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000111111111010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1010101001010000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1010101011111010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1100001101101100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1100111101001100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000100000010000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000011101101000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1010110100101010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000010110000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001110001100110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111110000011110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1010100101010100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110101111000010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0100110101100100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0100110101000100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000001000000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0101010001010100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111101111111011")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010000000000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000111100001000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111001010100010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000100000000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0011101111011100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0101010101110110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110010001000100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1101110100100010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1100001100011110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1010011010011000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0101001001001010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110010001101100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0100010001001100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111011111101110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0011001100100010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1100110000100010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001011010010100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000000101111110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110100101101000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110011111100110")(0...]
Compiling architecture structure of entity xil_defaultlib.jpeg_idct_core_12 [jpeg_idct_core_12_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture structure of entity xil_defaultlib.jpeg_idct [jpeg_idct_default]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(ram_mode="SDP",read_wi...]
Compiling architecture structure of entity xil_defaultlib.jpeg_input_fifo_fifo_generator_v2_3_xst_1_blkmemdp_v6_2_xst [jpeg_input_fifo_fifo_generator_v...]
Compiling architecture structure of entity xil_defaultlib.fifo_generator_v2_3_as_lib_jpeg_input_fifo_fifo_generator_v2_3_xst_1_lib [fifo_generator_v2_3_as_lib_jpeg_...]
Compiling architecture structure of entity xil_defaultlib.jpeg_input_fifo_fifo_generator_v2_3_xst_1 [jpeg_input_fifo_fifo_generator_v...]
Compiling architecture structure of entity xil_defaultlib.jpeg_input_fifo [jpeg_input_fifo_default]
Compiling architecture structure of entity xil_defaultlib.jpeg_upsampling_buffer_blk_mem_gen_v1_1_xst_1_HD8 [jpeg_upsampling_buffer_blk_mem_g...]
Compiling architecture structure of entity xil_defaultlib.jpeg_upsampling_buffer_HD7 [jpeg_upsampling_buffer_hd7_defau...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111011110010110011...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1100101010101100")(0...]
Compiling architecture structure of entity xil_defaultlib.jpeg_upsampling_buffer_blk_mem_gen_v1_1_xst_1_HD10 [jpeg_upsampling_buffer_blk_mem_g...]
Compiling architecture structure of entity xil_defaultlib.jpeg_upsampling_buffer_HD9 [jpeg_upsampling_buffer_hd9_defau...]
Compiling architecture structure of entity xil_defaultlib.jpeg_upsampling_buffer_blk_mem_gen_v1_1_xst_1 [jpeg_upsampling_buffer_blk_mem_g...]
Compiling architecture structure of entity xil_defaultlib.jpeg_upsampling_buffer [jpeg_upsampling_buffer_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10110100")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11010010")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1011111101000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111111111111111111...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000110")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000001101010")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00001001")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01111111111111111111...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11110010")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000010011010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010001000110000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00100010001000100000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111100...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111110100")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000100001000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10000000")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11110100111101001111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001001010000001")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000011001100000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010100000000100000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000010000100000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010100001000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture structure of entity xil_defaultlib.jpeg_upsampling [jpeg_upsampling_default]
Compiling architecture structure of entity xil_defaultlib.jpeg [jpeg_default]
Compiling architecture test of entity xil_defaultlib.jpeg_testbench
xsim.dir/jpeg_testbench_func_synth/obj/xsim_0.win64.obj:(.text+0xc15b7): undefined reference to `_chkstk'
collect2: ld returned 1 exit status
ERROR: [XSIM 43-3238] Failed to link the design.
run_program: Time (s): cpu = 00:00:58 ; elapsed = 00:06:08 . Memory (MB): peak = 1459.465 ; gain = 350.242
INFO: [USF-XSim-69] 'elaborate' step finished in '368' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.sim/sim_1/synth/func/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.sim/sim_1/synth/func/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:03:33 ; elapsed = 00:08:37 . Memory (MB): peak = 1471.809 ; gain = 693.801
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
remove_files {C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1.xci C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.srcs/sources_1/ip/blk_mem_gen_2/blk_mem_gen_2.xci C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.srcs/sources_1/ip/c_shift_ram_0/c_shift_ram_0.xci C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.srcs/sources_1/ip/c_shift_ram_1/c_shift_ram_1.xci C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.srcs/sources_1/ip/fifo_generator_1/fifo_generator_1.xci}
file delete -force C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.srcs/sources_1/ip/blk_mem_gen_0 C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.srcs/sources_1/ip/blk_mem_gen_1 C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.srcs/sources_1/ip/blk_mem_gen_2 C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.srcs/sources_1/ip/c_shift_ram_0 C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.srcs/sources_1/ip/c_shift_ram_1 C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.srcs/sources_1/ip/dist_mem_gen_0 C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.srcs/sources_1/ip/fifo_generator_0 C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.srcs/sources_1/ip/fifo_generator_1
file delete -force C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.ip_user_files/ip/blk_mem_gen_0 C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.ip_user_files/sim_scripts/blk_mem_gen_0 C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.ip_user_files/ip/blk_mem_gen_1 C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.ip_user_files/sim_scripts/blk_mem_gen_1 C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.ip_user_files/ip/blk_mem_gen_2 C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.ip_user_files/sim_scripts/blk_mem_gen_2 C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.ip_user_files/ip/c_shift_ram_0 C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.ip_user_files/sim_scripts/c_shift_ram_0 C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.ip_user_files/ip/c_shift_ram_1 C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.ip_user_files/sim_scripts/c_shift_ram_1 C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.ip_user_files/ip/dist_mem_gen_0 C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.ip_user_files/sim_scripts/dist_mem_gen_0 C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.ip_user_files/ip/fifo_generator_0 C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.ip_user_files/sim_scripts/fifo_generator_0 C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.ip_user_files/ip/fifo_generator_1 C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.ip_user_files/sim_scripts/fifo_generator_1
remove_files C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.srcs/sources_1/ip/mult_gen_0/mult_gen_0.xci
file delete -force C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.srcs/sources_1/ip/mult_gen_0
file delete -force C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.ip_user_files/ip/mult_gen_0 C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.ip_user_files/sim_scripts/mult_gen_0
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: jpeg
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:09:49 ; elapsed = 00:21:54 . Memory (MB): peak = 1541.617 ; gain = 1334.863
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-2488] overwriting existing primary unit jpeg_input_fifo [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.srcs/sources_1/imports/mjpeg/coregen/input_fifo/jpeg_input_fifo.vhd:43]
INFO: [Synth 8-638] synthesizing module 'jpeg' [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.srcs/sources_1/imports/mjpeg/pcores/myipif/hdl/vhdl/jpeg.vhd:55]
INFO: [Synth 8-3491] module 'jpeg_input_fifo' declared at 'C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.srcs/sources_1/imports/mjpeg/coregen/input_fifo/jpeg_input_fifo.vhd:43' bound to instance 'jpeg_input_fifo_p' of component 'jpeg_input_fifo' [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.srcs/sources_1/imports/mjpeg/pcores/myipif/hdl/vhdl/jpeg.vhd:522]
INFO: [Synth 8-638] synthesizing module 'jpeg_input_fifo' [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.srcs/sources_1/imports/mjpeg/coregen/input_fifo/jpeg_input_fifo.vhd:58]
INFO: [Synth 8-256] done synthesizing module 'jpeg_input_fifo' (1#1) [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.srcs/sources_1/imports/mjpeg/coregen/input_fifo/jpeg_input_fifo.vhd:58]
INFO: [Synth 8-3491] module 'jpeg_check_FF' declared at 'C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.srcs/sources_1/imports/mjpeg/pcores/myipif/hdl/vhdl/jpeg_check_FF.vhd:11' bound to instance 'jpeg_check_FF_p' of component 'jpeg_check_FF' [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.srcs/sources_1/imports/mjpeg/pcores/myipif/hdl/vhdl/jpeg.vhd:546]
INFO: [Synth 8-638] synthesizing module 'jpeg_check_FF' [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.srcs/sources_1/imports/mjpeg/pcores/myipif/hdl/vhdl/jpeg_check_FF.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'jpeg_check_FF' (2#1) [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.srcs/sources_1/imports/mjpeg/pcores/myipif/hdl/vhdl/jpeg_check_FF.vhd:41]
INFO: [Synth 8-3491] module 'jpeg_checkff_fifo' declared at 'C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.srcs/sources_1/imports/mjpeg/pcores/myipif/hdl/vhdl/jpeg_checkff_fifo.vhd:43' bound to instance 'jpeg_checkff_fifo_p' of component 'jpeg_checkff_fifo' [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.srcs/sources_1/imports/mjpeg/pcores/myipif/hdl/vhdl/jpeg.vhd:567]
INFO: [Synth 8-638] synthesizing module 'jpeg_checkff_fifo' [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.srcs/sources_1/imports/mjpeg/pcores/myipif/hdl/vhdl/jpeg_checkff_fifo.vhd:59]
INFO: [Synth 8-256] done synthesizing module 'jpeg_checkff_fifo' (3#1) [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.srcs/sources_1/imports/mjpeg/pcores/myipif/hdl/vhdl/jpeg_checkff_fifo.vhd:59]
INFO: [Synth 8-3491] module 'jpeg_huffman' declared at 'C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.srcs/sources_1/imports/mjpeg/pcores/myipif/hdl/vhdl/jpeg_huffman.vhd:14' bound to instance 'jpeg_huffman_p' of component 'jpeg_huffman' [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.srcs/sources_1/imports/mjpeg/pcores/myipif/hdl/vhdl/jpeg.vhd:591]
INFO: [Synth 8-638] synthesizing module 'jpeg_huffman' [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.srcs/sources_1/imports/mjpeg/pcores/myipif/hdl/vhdl/jpeg_huffman.vhd:55]
INFO: [Synth 8-3491] module 'jpeg_ht_nr_of_symbols' declared at 'C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.srcs/sources_1/imports/mjpeg/pcores/myipif/hdl/vhdl/jpeg_ht_nr_of_symbols.vhd:43' bound to instance 'ht_nr_of_symbols' of component 'jpeg_ht_nr_of_symbols' [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.srcs/sources_1/imports/mjpeg/pcores/myipif/hdl/vhdl/jpeg_huffman.vhd:175]
INFO: [Synth 8-638] synthesizing module 'jpeg_ht_nr_of_symbols' [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.srcs/sources_1/imports/mjpeg/pcores/myipif/hdl/vhdl/jpeg_ht_nr_of_symbols.vhd:54]
INFO: [Synth 8-256] done synthesizing module 'jpeg_ht_nr_of_symbols' (4#1) [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.srcs/sources_1/imports/mjpeg/pcores/myipif/hdl/vhdl/jpeg_ht_nr_of_symbols.vhd:54]
INFO: [Synth 8-3491] module 'jpeg_ht_tables' declared at 'C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.srcs/sources_1/imports/mjpeg/pcores/myipif/hdl/vhdl/jpeg_ht_tables.vhd:43' bound to instance 'ht_table' of component 'jpeg_ht_tables' [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.srcs/sources_1/imports/mjpeg/pcores/myipif/hdl/vhdl/jpeg_huffman.vhd:185]
INFO: [Synth 8-638] synthesizing module 'jpeg_ht_tables' [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.srcs/sources_1/imports/mjpeg/pcores/myipif/hdl/vhdl/jpeg_ht_tables.vhd:54]
INFO: [Synth 8-256] done synthesizing module 'jpeg_ht_tables' (5#1) [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.srcs/sources_1/imports/mjpeg/pcores/myipif/hdl/vhdl/jpeg_ht_tables.vhd:54]
INFO: [Synth 8-3491] module 'jpeg_huffman_input_sr' declared at 'C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.srcs/sources_1/imports/mjpeg/pcores/myipif/hdl/vhdl/jpeg_huffman_input_sr.vhd:43' bound to instance 'jpeg_huffman_input_sr_p' of component 'jpeg_huffman_input_sr' [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.srcs/sources_1/imports/mjpeg/pcores/myipif/hdl/vhdl/jpeg_huffman.vhd:196]
INFO: [Synth 8-638] synthesizing module 'jpeg_huffman_input_sr' [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.srcs/sources_1/imports/mjpeg/pcores/myipif/hdl/vhdl/jpeg_huffman_input_sr.vhd:53]
INFO: [Synth 8-256] done synthesizing module 'jpeg_huffman_input_sr' (6#1) [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.srcs/sources_1/imports/mjpeg/pcores/myipif/hdl/vhdl/jpeg_huffman_input_sr.vhd:53]
WARNING: [Synth 8-614] signal 'last_ready' is read in the process but is not in the sensitivity list [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.srcs/sources_1/imports/mjpeg/pcores/myipif/hdl/vhdl/jpeg_huffman.vhd:327]
WARNING: [Synth 8-614] signal 'ready' is read in the process but is not in the sensitivity list [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.srcs/sources_1/imports/mjpeg/pcores/myipif/hdl/vhdl/jpeg_huffman.vhd:327]
WARNING: [Synth 8-614] signal 'eob' is read in the process but is not in the sensitivity list [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.srcs/sources_1/imports/mjpeg/pcores/myipif/hdl/vhdl/jpeg_huffman.vhd:653]
INFO: [Synth 8-256] done synthesizing module 'jpeg_huffman' (7#1) [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.srcs/sources_1/imports/mjpeg/pcores/myipif/hdl/vhdl/jpeg_huffman.vhd:55]
INFO: [Synth 8-3491] module 'jpeg_dequantize' declared at 'C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.srcs/sources_1/imports/mjpeg/pcores/myipif/hdl/vhdl/jpeg_dequantize.vhd:7' bound to instance 'jpeg_dequantize_p' of component 'jpeg_dequantize' [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.srcs/sources_1/imports/mjpeg/pcores/myipif/hdl/vhdl/jpeg.vhd:625]
INFO: [Synth 8-638] synthesizing module 'jpeg_dequantize' [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.srcs/sources_1/imports/mjpeg/pcores/myipif/hdl/vhdl/jpeg_dequantize.vhd:45]
WARNING: [Synth 8-614] signal 'comp1_qt_number_i' is read in the process but is not in the sensitivity list [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.srcs/sources_1/imports/mjpeg/pcores/myipif/hdl/vhdl/jpeg_dequantize.vhd:132]
WARNING: [Synth 8-614] signal 'comp2_qt_number_i' is read in the process but is not in the sensitivity list [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.srcs/sources_1/imports/mjpeg/pcores/myipif/hdl/vhdl/jpeg_dequantize.vhd:132]
WARNING: [Synth 8-614] signal 'comp3_qt_number_i' is read in the process but is not in the sensitivity list [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.srcs/sources_1/imports/mjpeg/pcores/myipif/hdl/vhdl/jpeg_dequantize.vhd:132]
WARNING: [Synth 8-614] signal 'context' is read in the process but is not in the sensitivity list [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.srcs/sources_1/imports/mjpeg/pcores/myipif/hdl/vhdl/jpeg_dequantize.vhd:215]
WARNING: [Synth 8-614] signal 'comp1_qt_number' is read in the process but is not in the sensitivity list [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.srcs/sources_1/imports/mjpeg/pcores/myipif/hdl/vhdl/jpeg_dequantize.vhd:215]
WARNING: [Synth 8-614] signal 'comp2_qt_number' is read in the process but is not in the sensitivity list [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.srcs/sources_1/imports/mjpeg/pcores/myipif/hdl/vhdl/jpeg_dequantize.vhd:215]
WARNING: [Synth 8-614] signal 'comp3_qt_number' is read in the process but is not in the sensitivity list [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.srcs/sources_1/imports/mjpeg/pcores/myipif/hdl/vhdl/jpeg_dequantize.vhd:215]
INFO: [Synth 8-3491] module 'jpeg_dequant_multiplier' declared at 'C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.srcs/sources_1/imports/mjpeg/pcores/myipif/hdl/vhdl/jpeg_dequant_multiplier.vhd:43' bound to instance 'jpeg_dequant_multiplier_p' of component 'jpeg_dequant_multiplier' [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.srcs/sources_1/imports/mjpeg/pcores/myipif/hdl/vhdl/jpeg_dequantize.vhd:351]
INFO: [Synth 8-638] synthesizing module 'jpeg_dequant_multiplier' [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.srcs/sources_1/imports/mjpeg/pcores/myipif/hdl/vhdl/jpeg_dequant_multiplier.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'jpeg_dequant_multiplier' (8#1) [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.srcs/sources_1/imports/mjpeg/pcores/myipif/hdl/vhdl/jpeg_dequant_multiplier.vhd:50]
INFO: [Synth 8-3491] module 'jpeg_qt_sr' declared at 'C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.srcs/sources_1/imports/mjpeg/pcores/myipif/hdl/vhdl/jpeg_qt_sr.vhd:43' bound to instance 'jpeg_qt_sr_0_0_p' of component 'jpeg_qt_sr' [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.srcs/sources_1/imports/mjpeg/pcores/myipif/hdl/vhdl/jpeg_dequantize.vhd:362]
INFO: [Synth 8-638] synthesizing module 'jpeg_qt_sr' [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.srcs/sources_1/imports/mjpeg/pcores/myipif/hdl/vhdl/jpeg_qt_sr.vhd:51]
INFO: [Synth 8-256] done synthesizing module 'jpeg_qt_sr' (9#1) [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.srcs/sources_1/imports/mjpeg/pcores/myipif/hdl/vhdl/jpeg_qt_sr.vhd:51]
INFO: [Synth 8-3491] module 'jpeg_qt_sr' declared at 'C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.srcs/sources_1/imports/mjpeg/pcores/myipif/hdl/vhdl/jpeg_qt_sr.vhd:43' bound to instance 'jpeg_qt_sr_1_0_p' of component 'jpeg_qt_sr' [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.srcs/sources_1/imports/mjpeg/pcores/myipif/hdl/vhdl/jpeg_dequantize.vhd:370]
INFO: [Synth 8-3491] module 'jpeg_qt_sr' declared at 'C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.srcs/sources_1/imports/mjpeg/pcores/myipif/hdl/vhdl/jpeg_qt_sr.vhd:43' bound to instance 'jpeg_qt_sr_0_1_p' of component 'jpeg_qt_sr' [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.srcs/sources_1/imports/mjpeg/pcores/myipif/hdl/vhdl/jpeg_dequantize.vhd:378]
INFO: [Synth 8-3491] module 'jpeg_qt_sr' declared at 'C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.srcs/sources_1/imports/mjpeg/pcores/myipif/hdl/vhdl/jpeg_qt_sr.vhd:43' bound to instance 'jpeg_qt_sr_1_1_p' of component 'jpeg_qt_sr' [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.srcs/sources_1/imports/mjpeg/pcores/myipif/hdl/vhdl/jpeg_dequantize.vhd:386]
INFO: [Synth 8-256] done synthesizing module 'jpeg_dequantize' (10#1) [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.srcs/sources_1/imports/mjpeg/pcores/myipif/hdl/vhdl/jpeg_dequantize.vhd:45]
INFO: [Synth 8-3491] module 'jpeg_dezigzag' declared at 'C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.srcs/sources_1/imports/mjpeg/pcores/myipif/hdl/vhdl/jpeg_dezigzag.vhd:14' bound to instance 'jpeg_dezigzag_p' of component 'jpeg_dezigzag' [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.srcs/sources_1/imports/mjpeg/pcores/myipif/hdl/vhdl/jpeg.vhd:653]
INFO: [Synth 8-638] synthesizing module 'jpeg_dezigzag' [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.srcs/sources_1/imports/mjpeg/pcores/myipif/hdl/vhdl/jpeg_dezigzag.vhd:36]
WARNING: [Synth 8-614] signal 'stop_in' is read in the process but is not in the sensitivity list [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.srcs/sources_1/imports/mjpeg/pcores/myipif/hdl/vhdl/jpeg_dezigzag.vhd:186]
WARNING: [Synth 8-614] signal 'stop_out' is read in the process but is not in the sensitivity list [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.srcs/sources_1/imports/mjpeg/pcores/myipif/hdl/vhdl/jpeg_dezigzag.vhd:396]
INFO: [Synth 8-256] done synthesizing module 'jpeg_dezigzag' (11#1) [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.srcs/sources_1/imports/mjpeg/pcores/myipif/hdl/vhdl/jpeg_dezigzag.vhd:36]
INFO: [Synth 8-3491] module 'jpeg_idct' declared at 'C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.srcs/sources_1/imports/mjpeg/pcores/myipif/hdl/vhdl/jpeg_idct.vhd:7' bound to instance 'jpeg_idct_p' of component 'jpeg_idct' [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.srcs/sources_1/imports/mjpeg/pcores/myipif/hdl/vhdl/jpeg.vhd:672]
INFO: [Synth 8-638] synthesizing module 'jpeg_idct' [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.srcs/sources_1/imports/mjpeg/pcores/myipif/hdl/vhdl/jpeg_idct.vhd:29]
INFO: [Synth 8-3491] module 'jpeg_idct_core_12' declared at 'C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.srcs/sources_1/imports/mjpeg/pcores/myipif/hdl/vhdl/jpeg_idct_core_12.vhd:43' bound to instance 'jpeg_idct_core_12_p' of component 'jpeg_idct_core_12' [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.srcs/sources_1/imports/mjpeg/pcores/myipif/hdl/vhdl/jpeg_idct.vhd:202]
INFO: [Synth 8-638] synthesizing module 'jpeg_idct_core_12' [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.srcs/sources_1/imports/mjpeg/pcores/myipif/hdl/vhdl/jpeg_idct_core_12.vhd:54]
INFO: [Synth 8-256] done synthesizing module 'jpeg_idct_core_12' (12#1) [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.srcs/sources_1/imports/mjpeg/pcores/myipif/hdl/vhdl/jpeg_idct_core_12.vhd:54]
INFO: [Synth 8-256] done synthesizing module 'jpeg_idct' (13#1) [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.srcs/sources_1/imports/mjpeg/pcores/myipif/hdl/vhdl/jpeg_idct.vhd:29]
INFO: [Synth 8-3491] module 'jpeg_upsampling' declared at 'C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.srcs/sources_1/imports/mjpeg/pcores/myipif/hdl/vhdl/jpeg_upsampling.vhd:11' bound to instance 'jpeg_upsampling_p' of component 'jpeg_upsampling' [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.srcs/sources_1/imports/mjpeg/pcores/myipif/hdl/vhdl/jpeg.vhd:691]
INFO: [Synth 8-638] synthesizing module 'jpeg_upsampling' [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.srcs/sources_1/imports/mjpeg/pcores/myipif/hdl/vhdl/jpeg_upsampling.vhd:30]
INFO: [Synth 8-3491] module 'jpeg_upsampling_buffer' declared at 'C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.srcs/sources_1/imports/mjpeg/pcores/myipif/hdl/vhdl/jpeg_upsampling_buffer.vhd:43' bound to instance 'Y_buffer' of component 'jpeg_upsampling_buffer' [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.srcs/sources_1/imports/mjpeg/pcores/myipif/hdl/vhdl/jpeg_upsampling.vhd:81]
INFO: [Synth 8-638] synthesizing module 'jpeg_upsampling_buffer' [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.srcs/sources_1/imports/mjpeg/pcores/myipif/hdl/vhdl/jpeg_upsampling_buffer.vhd:54]
INFO: [Synth 8-256] done synthesizing module 'jpeg_upsampling_buffer' (14#1) [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.srcs/sources_1/imports/mjpeg/pcores/myipif/hdl/vhdl/jpeg_upsampling_buffer.vhd:54]
INFO: [Synth 8-3491] module 'jpeg_upsampling_buffer' declared at 'C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.srcs/sources_1/imports/mjpeg/pcores/myipif/hdl/vhdl/jpeg_upsampling_buffer.vhd:43' bound to instance 'Cb_buffer' of component 'jpeg_upsampling_buffer' [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.srcs/sources_1/imports/mjpeg/pcores/myipif/hdl/vhdl/jpeg_upsampling.vhd:91]
INFO: [Synth 8-3491] module 'jpeg_upsampling_buffer' declared at 'C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.srcs/sources_1/imports/mjpeg/pcores/myipif/hdl/vhdl/jpeg_upsampling_buffer.vhd:43' bound to instance 'Cr_buffer' of component 'jpeg_upsampling_buffer' [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.srcs/sources_1/imports/mjpeg/pcores/myipif/hdl/vhdl/jpeg_upsampling.vhd:101]
WARNING: [Synth 8-614] signal 'counter_out_hold' is read in the process but is not in the sensitivity list [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.srcs/sources_1/imports/mjpeg/pcores/myipif/hdl/vhdl/jpeg_upsampling.vhd:321]
WARNING: [Synth 8-614] signal 'do_copy' is read in the process but is not in the sensitivity list [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.srcs/sources_1/imports/mjpeg/pcores/myipif/hdl/vhdl/jpeg_upsampling.vhd:393]
INFO: [Synth 8-256] done synthesizing module 'jpeg_upsampling' (15#1) [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.srcs/sources_1/imports/mjpeg/pcores/myipif/hdl/vhdl/jpeg_upsampling.vhd:30]
INFO: [Synth 8-3491] module 'jpeg_YCbCr2RGB' declared at 'C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.srcs/sources_1/imports/mjpeg/pcores/myipif/hdl/vhdl/jpeg_YCbCr2RGB.vhd:13' bound to instance 'jpeg_YCbCr2RGB_p' of component 'jpeg_YCbCr2RGB' [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.srcs/sources_1/imports/mjpeg/pcores/myipif/hdl/vhdl/jpeg.vhd:713]
INFO: [Synth 8-638] synthesizing module 'jpeg_YCbCr2RGB' [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.srcs/sources_1/imports/mjpeg/pcores/myipif/hdl/vhdl/jpeg_YCbCr2RGB.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'jpeg_YCbCr2RGB' (16#1) [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.srcs/sources_1/imports/mjpeg/pcores/myipif/hdl/vhdl/jpeg_YCbCr2RGB.vhd:38]
INFO: [Synth 8-3491] module 'jpeg_header' declared at 'C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.srcs/sources_1/imports/mjpeg/pcores/myipif/hdl/vhdl/jpeg_header.vhd:7' bound to instance 'jpeg_header_p' of component 'jpeg_header' [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.srcs/sources_1/imports/mjpeg/pcores/myipif/hdl/vhdl/jpeg.vhd:738]
INFO: [Synth 8-638] synthesizing module 'jpeg_header' [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.srcs/sources_1/imports/mjpeg/pcores/myipif/hdl/vhdl/jpeg_header.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'jpeg_header' (17#1) [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.srcs/sources_1/imports/mjpeg/pcores/myipif/hdl/vhdl/jpeg_header.vhd:52]
WARNING: [Synth 8-614] signal 'ready' is read in the process but is not in the sensitivity list [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.srcs/sources_1/imports/mjpeg/pcores/myipif/hdl/vhdl/jpeg.vhd:825]
INFO: [Synth 8-256] done synthesizing module 'jpeg' (18#1) [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.srcs/sources_1/imports/mjpeg/pcores/myipif/hdl/vhdl/jpeg.vhd:55]
WARNING: [Synth 8-3331] design jpeg_idct has unconnected port context_i[2]
WARNING: [Synth 8-3331] design jpeg_idct has unconnected port context_i[0]
WARNING: [Synth 8-3331] design jpeg_huffman has unconnected port comp1_huff_dc_i[3]
WARNING: [Synth 8-3331] design jpeg_huffman has unconnected port comp1_huff_dc_i[2]
WARNING: [Synth 8-3331] design jpeg_huffman has unconnected port comp1_huff_dc_i[1]
WARNING: [Synth 8-3331] design jpeg_huffman has unconnected port comp1_huff_dc_i[0]
WARNING: [Synth 8-3331] design jpeg_huffman has unconnected port comp2_huff_dc_i[3]
WARNING: [Synth 8-3331] design jpeg_huffman has unconnected port comp2_huff_dc_i[2]
WARNING: [Synth 8-3331] design jpeg_huffman has unconnected port comp2_huff_dc_i[1]
WARNING: [Synth 8-3331] design jpeg_huffman has unconnected port comp2_huff_dc_i[0]
WARNING: [Synth 8-3331] design jpeg_huffman has unconnected port comp3_huff_dc_i[3]
WARNING: [Synth 8-3331] design jpeg_huffman has unconnected port comp3_huff_dc_i[2]
WARNING: [Synth 8-3331] design jpeg_huffman has unconnected port comp3_huff_dc_i[1]
WARNING: [Synth 8-3331] design jpeg_huffman has unconnected port comp3_huff_dc_i[0]
WARNING: [Synth 8-3331] design jpeg_huffman has unconnected port comp1_huff_ac_i[3]
WARNING: [Synth 8-3331] design jpeg_huffman has unconnected port comp1_huff_ac_i[2]
WARNING: [Synth 8-3331] design jpeg_huffman has unconnected port comp1_huff_ac_i[1]
WARNING: [Synth 8-3331] design jpeg_huffman has unconnected port comp1_huff_ac_i[0]
WARNING: [Synth 8-3331] design jpeg_huffman has unconnected port comp2_huff_ac_i[3]
WARNING: [Synth 8-3331] design jpeg_huffman has unconnected port comp2_huff_ac_i[2]
WARNING: [Synth 8-3331] design jpeg_huffman has unconnected port comp2_huff_ac_i[1]
WARNING: [Synth 8-3331] design jpeg_huffman has unconnected port comp2_huff_ac_i[0]
WARNING: [Synth 8-3331] design jpeg_huffman has unconnected port comp3_huff_ac_i[3]
WARNING: [Synth 8-3331] design jpeg_huffman has unconnected port comp3_huff_ac_i[2]
WARNING: [Synth 8-3331] design jpeg_huffman has unconnected port comp3_huff_ac_i[1]
WARNING: [Synth 8-3331] design jpeg_huffman has unconnected port comp3_huff_ac_i[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:10:00 ; elapsed = 00:22:15 . Memory (MB): peak = 1596.730 ; gain = 1389.977
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:10:03 ; elapsed = 00:22:27 . Memory (MB): peak = 1596.730 ; gain = 1389.977
---------------------------------------------------------------------------------
Parsing EDIF File [./jpeg.srcs/sources_1/imports/mjpeg/coregen/input_fifo/jpeg_input_fifo.edn]
Finished Parsing EDIF File [./jpeg.srcs/sources_1/imports/mjpeg/coregen/input_fifo/jpeg_input_fifo.edn]
Release 14.7 - ngc2edif P_INT.20160526 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design jpeg_input_fifo_fifo_generator_v2_3_xst_1.ngc ...
WARNING:NetListWriters:298 - No output is written to
   jpeg_input_fifo_fifo_generator_v2_3_xst_1.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file jpeg_input_fifo_fifo_generator_v2_3_xst_1.edif ...
ngc2edif: Total memory usage is 86952 kilobytes

Reading core file 'C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.srcs/sources_1/imports/mjpeg/coregen/input_fifo/jpeg_input_fifo_fifo_generator_v2_3_xst_1.ngc' for (cell view 'jpeg_input_fifo_fifo_generator_v2_3_xst_1', library 'jpeg_input_fifo_fifo_generator_v2_3_xst_1_lib', file 'jpeg_input_fifo.edn')
Parsing EDIF File [./.ngc2edfcache/jpeg_input_fifo_fifo_generator_v2_3_xst_1_ngc_1861a648.edif]
Finished Parsing EDIF File [./.ngc2edfcache/jpeg_input_fifo_fifo_generator_v2_3_xst_1_ngc_1861a648.edif]
Parsing EDIF File [./jpeg.srcs/sources_1/imports/mjpeg/coregen/input_fifo/jpeg_input_fifo_fifo_generator_v2_3_xst_1_blkmemdp_v6_2_xst.edn]
Finished Parsing EDIF File [./jpeg.srcs/sources_1/imports/mjpeg/coregen/input_fifo/jpeg_input_fifo_fifo_generator_v2_3_xst_1_blkmemdp_v6_2_xst.edn]
Parsing EDIF File [./jpeg.srcs/sources_1/imports/mjpeg/coregen/check_FF_fifo/jpeg_checkff_fifo.edn]
Finished Parsing EDIF File [./jpeg.srcs/sources_1/imports/mjpeg/coregen/check_FF_fifo/jpeg_checkff_fifo.edn]
Release 14.7 - ngc2edif P_INT.20160526 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design jpeg_checkff_fifo_fifo_generator_v2_3_xst_1.ngc ...
WARNING:NetListWriters:298 - No output is written to
   jpeg_checkff_fifo_fifo_generator_v2_3_xst_1.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file jpeg_checkff_fifo_fifo_generator_v2_3_xst_1.edif ...
ngc2edif: Total memory usage is 87016 kilobytes

Reading core file 'C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.srcs/sources_1/imports/mjpeg/coregen/check_FF_fifo/jpeg_checkff_fifo_fifo_generator_v2_3_xst_1.ngc' for (cell view 'jpeg_checkff_fifo_fifo_generator_v2_3_xst_1', library 'jpeg_checkff_fifo_fifo_generator_v2_3_xst_1_lib', file 'jpeg_checkff_fifo.edn')
Parsing EDIF File [./.ngc2edfcache/jpeg_checkff_fifo_fifo_generator_v2_3_xst_1_ngc_ab5ff3b9.edif]
Finished Parsing EDIF File [./.ngc2edfcache/jpeg_checkff_fifo_fifo_generator_v2_3_xst_1_ngc_ab5ff3b9.edif]
Parsing EDIF File [./jpeg.srcs/sources_1/imports/mjpeg/coregen/check_FF_fifo/jpeg_checkff_fifo_fifo_generator_v2_3_xst_1_blkmemdp_v6_2_xst.edn]
Finished Parsing EDIF File [./jpeg.srcs/sources_1/imports/mjpeg/coregen/check_FF_fifo/jpeg_checkff_fifo_fifo_generator_v2_3_xst_1_blkmemdp_v6_2_xst.edn]
Parsing EDIF File [./jpeg.srcs/sources_1/imports/mjpeg/coregen/ht_nr_of_symbols/jpeg_ht_nr_of_symbols.edn]
Finished Parsing EDIF File [./jpeg.srcs/sources_1/imports/mjpeg/coregen/ht_nr_of_symbols/jpeg_ht_nr_of_symbols.edn]
Release 14.7 - ngc2edif P_INT.20160526 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design jpeg_ht_tables.ngc ...
WARNING:NetListWriters:298 - No output is written to jpeg_ht_tables.xncf,
   ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file jpeg_ht_tables.edif ...
ngc2edif: Total memory usage is 85928 kilobytes

Reading core file 'C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.srcs/sources_1/imports/mjpeg/coregen/ht_tables/jpeg_ht_tables.ngc' for (cell view 'jpeg_ht_tables', library 'work')
Parsing EDIF File [./.ngc2edfcache/jpeg_ht_tables_ngc_fca7c31d.edif]
Finished Parsing EDIF File [./.ngc2edfcache/jpeg_ht_tables_ngc_fca7c31d.edif]
Parsing EDIF File [./jpeg.srcs/sources_1/imports/mjpeg/coregen/huffman_input_sr/jpeg_huffman_input_sr.edn]
Finished Parsing EDIF File [./jpeg.srcs/sources_1/imports/mjpeg/coregen/huffman_input_sr/jpeg_huffman_input_sr.edn]
Parsing EDIF File [./jpeg.srcs/sources_1/imports/mjpeg/coregen/dequantize_multiplier/jpeg_dequant_multiplier.edn]
Finished Parsing EDIF File [./jpeg.srcs/sources_1/imports/mjpeg/coregen/dequantize_multiplier/jpeg_dequant_multiplier.edn]
Release 14.7 - ngc2edif P_INT.20160526 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design jpeg_dequant_multiplier_mult_gen_v8_0_xst_1.ngc ...
WARNING:NetListWriters:298 - No output is written to
   jpeg_dequant_multiplier_mult_gen_v8_0_xst_1.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file jpeg_dequant_multiplier_mult_gen_v8_0_xst_1.edif ...
ngc2edif: Total memory usage is 85928 kilobytes

Reading core file 'C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.srcs/sources_1/imports/mjpeg/coregen/dequantize_multiplier/jpeg_dequant_multiplier_mult_gen_v8_0_xst_1.ngc' for (cell view 'jpeg_dequant_multiplier_mult_gen_v8_0_xst_1', library 'jpeg_dequant_multiplier_mult_gen_v8_0_xst_1_lib', file 'jpeg_dequant_multiplier.edn')
Parsing EDIF File [./.ngc2edfcache/jpeg_dequant_multiplier_mult_gen_v8_0_xst_1_ngc_e2534367.edif]
Finished Parsing EDIF File [./.ngc2edfcache/jpeg_dequant_multiplier_mult_gen_v8_0_xst_1_ngc_e2534367.edif]
Parsing EDIF File [./jpeg.srcs/sources_1/imports/mjpeg/coregen/qt_table/jpeg_qt_sr.edn]
Finished Parsing EDIF File [./jpeg.srcs/sources_1/imports/mjpeg/coregen/qt_table/jpeg_qt_sr.edn]
Release 14.7 - ngc2edif P_INT.20160526 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design jpeg_qt_sr_c_shift_ram_v8_0_xst_1.ngc ...
WARNING:NetListWriters:298 - No output is written to
   jpeg_qt_sr_c_shift_ram_v8_0_xst_1.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file jpeg_qt_sr_c_shift_ram_v8_0_xst_1.edif ...
ngc2edif: Total memory usage is 86696 kilobytes

Reading core file 'C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.srcs/sources_1/imports/mjpeg/coregen/qt_table/jpeg_qt_sr_c_shift_ram_v8_0_xst_1.ngc' for (cell view 'jpeg_qt_sr_c_shift_ram_v8_0_xst_1', library 'jpeg_qt_sr_c_shift_ram_v8_0_xst_1_lib', file 'jpeg_qt_sr.edn')
Parsing EDIF File [./.ngc2edfcache/jpeg_qt_sr_c_shift_ram_v8_0_xst_1_ngc_343231b9.edif]
Finished Parsing EDIF File [./.ngc2edfcache/jpeg_qt_sr_c_shift_ram_v8_0_xst_1_ngc_343231b9.edif]
Parsing EDIF File [./jpeg.srcs/sources_1/imports/mjpeg/coregen/idct/jpeg_idct_core_12.edn]
Finished Parsing EDIF File [./jpeg.srcs/sources_1/imports/mjpeg/coregen/idct/jpeg_idct_core_12.edn]
Release 14.7 - ngc2edif P_INT.20160526 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design jpeg_upsampling_buffer.ngc ...
WARNING:NetListWriters:298 - No output is written to
   jpeg_upsampling_buffer.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file jpeg_upsampling_buffer.edif ...
ngc2edif: Total memory usage is 86376 kilobytes

Reading core file 'C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.srcs/sources_1/imports/mjpeg/coregen/upsampling_buffer/jpeg_upsampling_buffer.ngc' for (cell view 'jpeg_upsampling_buffer', library 'work')
Parsing EDIF File [./.ngc2edfcache/jpeg_upsampling_buffer_ngc_97ff6c16.edif]
Finished Parsing EDIF File [./.ngc2edfcache/jpeg_upsampling_buffer_ngc_97ff6c16.edif]
INFO: [Netlist 29-17] Analyzing 4371 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 4 CPU seconds
INFO: [Project 1-479] Netlist was created with Xilinx ngc2edif P_INT.20160526
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 34 IBUFs to IO ports without IO buffers.
WARNING: [Constraints 18-1079] Register jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.inblk/rd_rst_reg and jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.inblk/rd_rst_int_0 are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.inblk/wr_rst_reg and jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.inblk/wr_rst_fb are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.inblk/wr_rst_reg and jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.inblk/wr_rst_fb are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.inblk/rd_rst_reg and jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.inblk/rd_rst_int_0 are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2451 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 336 instances
  FDC => FDCE: 166 instances
  FDE => FDRE: 1537 instances
  FDP => FDPE: 10 instances
  INV => LUT1: 16 instances
  LUT2_L => LUT2: 2 instances
  LUT4_D => LUT4: 3 instances
  LUT4_L => LUT4: 2 instances
  MULT18X18 => DSP48E1: 1 instances
  MULT_AND => LUT2: 320 instances
  MUXF5 => LUT3: 17 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 32 instances
  RAMB16_S18_S18 => RAMB18E1: 1 instances
  RAMB16_S4_S4 => RAMB18E1: 3 instances
  RAMB16_S9_S36 => RAMB18E1: 1 instances
  RAMB16_S9_S9 => RAMB18E1: 4 instances

RTL Elaboration Complete:  : Time (s): cpu = 00:10:58 ; elapsed = 00:24:28 . Memory (MB): peak = 1707.953 ; gain = 1501.199
65 Infos, 45 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:29 ; elapsed = 00:03:03 . Memory (MB): peak = 1707.953 ; gain = 204.633
reset_run synth_1
launch_runs synth_1 -jobs 2
[Sun Feb 26 10:59:00 2017] Launched synth_1...
Run output will be captured here: C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 1718.320 ; gain = 0.000
launch_simulation -mode post-synthesis -type functional
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-29] Writing simulation netlist file for design 'synth_1'...
INFO: [USF-XSim-90] write_vhdl -mode funcsim -nolib -force -file "C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.sim/sim_1/synth/func/jpeg_testbench_func_synth.vhd"
write_vhdl: Time (s): cpu = 00:00:05 ; elapsed = 00:00:14 . Memory (MB): peak = 1718.320 ; gain = 0.000
INFO: [USF-XSim-34] Netlist generated:C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.sim/sim_1/synth/func/jpeg_testbench_func_synth.vhd
INFO: [USF-XSim-37] Inspecting design source files for 'jpeg_testbench' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.sim/sim_1/synth/func/jpeg_ht_nr_of_symbols.mif'
INFO: [USF-XSim-25] Exported 'C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.sim/sim_1/synth/func/simple.jpg'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.sim/sim_1/synth/func'
"xvhdl -m64 --relax -prj jpeg_testbench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.sim/sim_1/synth/func/jpeg_testbench_func_synth.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity jpeg_dequant_multiplier_mult_gen_v8_0_xst_1
INFO: [VRFC 10-307] analyzing entity jpeg_ht_tables_blk_mem_gen_v1_1_xst_1
INFO: [VRFC 10-307] analyzing entity jpeg_qt_sr_c_shift_ram_v8_0_xst_1
INFO: [VRFC 10-307] analyzing entity jpeg_upsampling_buffer_blk_mem_gen_v1_1_xst_1
INFO: [VRFC 10-307] analyzing entity jpeg_upsampling_buffer_blk_mem_gen_v1_1_xst_1_HD10
INFO: [VRFC 10-307] analyzing entity jpeg_upsampling_buffer_blk_mem_gen_v1_1_xst_1_HD8
INFO: [VRFC 10-307] analyzing entity jpeg_YCbCr2RGB
INFO: [VRFC 10-307] analyzing entity jpeg_check_FF
INFO: [VRFC 10-307] analyzing entity jpeg_dezigzag
INFO: [VRFC 10-307] analyzing entity jpeg_header
INFO: [VRFC 10-307] analyzing entity jpeg_ht_nr_of_symbols
INFO: [VRFC 10-307] analyzing entity jpeg_huffman_input_sr
INFO: [VRFC 10-307] analyzing entity jpeg_idct_core_12
INFO: [VRFC 10-307] analyzing entity jpeg_checkff_fifo_fifo_generator_v2_3_xst_1_blkmemdp_v6_2_xst
INFO: [VRFC 10-307] analyzing entity jpeg_input_fifo_fifo_generator_v2_3_xst_1_blkmemdp_v6_2_xst
INFO: [VRFC 10-307] analyzing entity jpeg_ht_tables
INFO: [VRFC 10-307] analyzing entity jpeg_upsampling_buffer
INFO: [VRFC 10-307] analyzing entity jpeg_upsampling_buffer_HD7
INFO: [VRFC 10-307] analyzing entity jpeg_upsampling_buffer_HD9
INFO: [VRFC 10-307] analyzing entity jpeg_dequant_multiplier
INFO: [VRFC 10-307] analyzing entity jpeg_idct
INFO: [VRFC 10-307] analyzing entity jpeg_qt_sr
INFO: [VRFC 10-307] analyzing entity jpeg_qt_sr_HD1
INFO: [VRFC 10-307] analyzing entity jpeg_qt_sr_HD3
INFO: [VRFC 10-307] analyzing entity jpeg_qt_sr_HD5
INFO: [VRFC 10-307] analyzing entity fifo_generator_v2_3_as_lib_jpeg_checkff_fifo_fifo_generator_v2_3_xst_1_lib
INFO: [VRFC 10-307] analyzing entity fifo_generator_v2_3_as_lib_jpeg_input_fifo_fifo_generator_v2_3_xst_1_lib
INFO: [VRFC 10-307] analyzing entity jpeg_checkff_fifo_fifo_generator_v2_3_xst_1
INFO: [VRFC 10-307] analyzing entity jpeg_input_fifo_fifo_generator_v2_3_xst_1
INFO: [VRFC 10-307] analyzing entity jpeg_dequantize
INFO: [VRFC 10-307] analyzing entity jpeg_huffman
INFO: [VRFC 10-307] analyzing entity jpeg_upsampling
INFO: [VRFC 10-307] analyzing entity jpeg_checkff_fifo
INFO: [VRFC 10-307] analyzing entity jpeg_input_fifo
INFO: [VRFC 10-307] analyzing entity jpeg
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.srcs/sim_1/imports/vhdl/jpeg_testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity jpeg_testbench
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:20 . Memory (MB): peak = 1718.320 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '20' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.sim/sim_1/synth/func'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto f1a030eb72f44efca035727241454eb7 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot jpeg_testbench_func_synth xil_defaultlib.jpeg_testbench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-122] fifo_sim32 remains a black-box since it has no binding entity [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.srcs/sim_1/imports/vhdl/jpeg_testbench.vhd:147]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package std.textio
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_signed
Compiling package ieee.std_logic_textio
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture ibuf_v of entity unisim.IBUF [\IBUF(1,9,1,1,1,4,1,7)\]
Compiling architecture obuf_v of entity unisim.OBUF [\OBUF(1,9,1,7,1,4)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="0001")(0,3)\]
Compiling architecture carry4_v of entity unisim.CARRY4 [carry4_default]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000110011001111...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11101111")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11110001")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10101011")(0,7)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0001")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00010000")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000001110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110111011101111")(0...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1110")(0,3)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000011111110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1010101010101011")(0...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0010")(0,3)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00001110111111110000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11001101")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000100")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000001100000010")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11111101")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111110011111101")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111000011110001")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10101100")(0,7)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,bcascreg=0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01110001")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10010110")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110100110010110")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10010110100101101001...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001111011100001")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00101101101101000100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01101001100101100110...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001011001101001")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11110010111100100010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01001111010011111111...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01101001")(0,7)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1001")(0,3)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0110")(0,3)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,bcascreg=0...]
Compiling architecture structure of entity xil_defaultlib.jpeg_YCbCr2RGB [jpeg_ycbcr2rgb_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111110000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111000011110100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1010101010101110")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111110000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000001101")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10000000000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000000000000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture structure of entity xil_defaultlib.jpeg_check_FF [jpeg_check_ff_default]
Compiling architecture gnd_v of entity unisim.GND [gnd_default]
Compiling architecture fdce_v of entity unisim.FDCE [fdce_default]
Compiling architecture fdpe_v of entity unisim.FDPE [fdpe_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0101000101010101")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10100010")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000110110101111")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000101010111010")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10111010")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01010001")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001000000001001")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111001011110000")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11111000")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111100100000")(0...]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(read_width_a=4,read_wi...]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(read_width_a=9,read_wi...]
Compiling architecture structure of entity xil_defaultlib.jpeg_checkff_fifo_fifo_generator_v2_3_xst_1_blkmemdp_v6_2_xst [jpeg_checkff_fifo_fifo_generator...]
Compiling architecture structure of entity xil_defaultlib.fifo_generator_v2_3_as_lib_jpeg_checkff_fifo_fifo_generator_v2_3_xst_1_lib [fifo_generator_v2_3_as_lib_jpeg_...]
Compiling architecture structure of entity xil_defaultlib.jpeg_checkff_fifo_fifo_generator_v2_3_xst_1 [jpeg_checkff_fifo_fifo_generator...]
Compiling architecture structure of entity xil_defaultlib.jpeg_checkff_fifo [jpeg_checkff_fifo_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01111000")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111111110000000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01111111111111111000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111111111111111111...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture vcc_v of entity unisim.VCC [vcc_default]
Compiling architecture structure of entity xil_defaultlib.jpeg_dequant_multiplier_mult_gen_v8_0_xst_1 [jpeg_dequant_multiplier_mult_gen...]
Compiling architecture structure of entity xil_defaultlib.jpeg_dequant_multiplier [jpeg_dequant_multiplier_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010110011001010...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture structure of entity xil_defaultlib.jpeg_qt_sr_c_shift_ram_v8_0_xst_1 [jpeg_qt_sr_c_shift_ram_v8_0_xst_...]
Compiling architecture structure of entity xil_defaultlib.jpeg_qt_sr [jpeg_qt_sr_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1010101010111010")(0...]
Compiling architecture structure of entity xil_defaultlib.jpeg_qt_sr_HD3 [jpeg_qt_sr_hd3_default]
Compiling architecture structure of entity xil_defaultlib.jpeg_qt_sr_HD1 [jpeg_qt_sr_hd1_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111101000000")(0...]
Compiling architecture structure of entity xil_defaultlib.jpeg_qt_sr_HD5 [jpeg_qt_sr_hd5_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000101010100001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01110011011100001111...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10111000")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101010101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10111000111111111011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111000111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111100110011110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000011011111110000...]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture structure of entity xil_defaultlib.jpeg_dequantize [jpeg_dequantize_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1011100010001000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001000100010001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000100000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11101010")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01110111010101110100...]
Compiling architecture fdse_v of entity unisim.FDSE [fdse_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000010")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10101010101010101110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101011101010101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110111111101111...]
Compiling architecture fdre_v of entity unisim.FDRE [\FDRE(init='1')\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000001110...]
Compiling architecture structure of entity xil_defaultlib.jpeg_dezigzag [jpeg_dezigzag_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111111111111111")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000001000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1011")(0,3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101110101011101111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000001011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001011100010001011...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000001")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000110011000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111110000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000000001")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000011110000000111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111010101011111100...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0100000011101111")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111111011111110111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11001111110111111000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000111011101110111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10100000100011110000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001010001010101000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110010011110000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010101011111111010...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000100010001010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110111111100000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000001111111110000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111101111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000010000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001000111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111110111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111100010000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000010000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000010000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000010000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000100000001000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111101111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111100001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100000000100000001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000000000100010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000000000000100001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10101010101010010101...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111111110")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000100...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0100000001110000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000000000000000100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11001100110011001100...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000000100")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101011101010101010...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000001000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000010000000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000010000000100000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101010101011...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000001000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11001100110011001010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000111111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000011000000001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001000001000000000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01000000")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000111111110000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000100000000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0111")(0,3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001000100010001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001000000010001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000010000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11011111111111111111...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10100011")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000100010000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000010000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000100010000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110111111111111")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101010100010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111011101110110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000010111111")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111110111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01001111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11110100111101111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01000101111111110100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101111101000001100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00101111001000001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111011101110001100...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000000011111100")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00001111000000001101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001011100010001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111111101111001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001000101110111011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101111110011001010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00001110010101010000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000100010101010000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111111000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01010101000000001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010000101100000001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000001111...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00111101")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101010101010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10001000001000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10101010101010100000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01010000010111111100...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001101000011111")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000101110000011...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0011101000111111")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01010101111111111100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00111111000000001010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111000101110001011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111111110111111011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001000101110111011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111011111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10101111001100001010...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11111110")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000010000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111111011")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111100111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10101010110011111010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111011111111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11110011111111111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000011101")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000100010000000100...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000111111011100000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001000100010001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001111100010000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00111111000000000101...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10010000")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000111010000000011...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000110010001000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000101100000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111011101111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000100000000001000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111101111111011111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111111111111111011...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0100000000000000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000100000001111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000010001111100...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111000000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11110111111111111000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101011101010001010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10111000101110111011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111000100010001000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0011100000001000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000010...]
Compiling architecture muxf8_v of entity unisim.MUXF8 [muxf8_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture structure of entity xil_defaultlib.jpeg_header [jpeg_header_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101000101010001010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1010101010000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000001...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111000000010000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111100010000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01010011111100001010...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1011101000000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10100000000000101010...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000010011111111")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111011101111111011...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1010101110101000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00100011001000000010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101010101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000011110000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001000000000000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000010000000100000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10101010101111111010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101111111111111010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001111...]
Compiling architecture ram64x1d_v of entity unisim.RAM64X1D [ram64x1d_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1100101011001010")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11001010")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001000000010000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0100000001000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010000000100000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000000010000000")(0...]
Compiling architecture structure of entity xil_defaultlib.jpeg_ht_nr_of_symbols [jpeg_ht_nr_of_symbols_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00101000")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111000010000000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000100000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01111111000000001000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1011111110000000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111010111010101110...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1101111111111111")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00001111111111110000...]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(read_width_a=4,read_wi...]
Compiling architecture structure of entity xil_defaultlib.jpeg_ht_tables_blk_mem_gen_v1_1_xst_1 [jpeg_ht_tables_blk_mem_gen_v1_1_...]
Compiling architecture structure of entity xil_defaultlib.jpeg_ht_tables [jpeg_ht_tables_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01001000")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111111111111110000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000100000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01111111111111110100...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000100010001000")(0...]
Compiling architecture structure of entity xil_defaultlib.jpeg_huffman_input_sr [jpeg_huffman_input_sr_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11110100")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000010000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000110011001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111000110000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111100111000001111...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11100000")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00110011001111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101101111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01010001010101011111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00111111001100111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1010100000000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111010101110101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0100")(0,3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000001000000010000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11001100110011001010...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01001111")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01110111011100110100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111000010111111...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00001110")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000000000000000100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000010101010000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000010000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010100010001010...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00001000")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000000010")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001100000000000101...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11110111")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10001011")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111100100001001")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111101010010000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000111100000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010111100000010")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101111001000000010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111001010000010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101111111011111110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001000100010001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111001010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001000111110001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111100111111001010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100010001000100010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11001100110011000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111100001000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111101000101")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture structure of entity xil_defaultlib.jpeg_huffman [jpeg_huffman_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111101100001000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111100111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000100000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111110110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111011111111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10111111111111111000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000000000000000000...]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(read_width_a=18,read_w...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0100101010110100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0101010110101010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1100110001100110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111100100010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000100010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111000011010010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0101010110101000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0011001101100110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0101101010110100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000010101011110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001011001101000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1011000000000100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110011101110000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110111000010110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0100010001010100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110000100001110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110111100001110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111100000100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0101010101010101")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001011010010010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110100101101001")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1011001010110010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110011001100110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111100001111000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001100111001100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001000100000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110111000000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111000011110000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0101101001011010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110001110011100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110010110000110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0100010100100100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010110010010010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1101000001000010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110011001100100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001000111101110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0101000011110100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110111011101110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000000111101000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0011001011001100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1100110000000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(0,15)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001100101100110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010110110110100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110010010010010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1011100111010100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001101110110010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000011110001110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110100111101000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0101101101011010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110001010011100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0100000011011100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001000100010001")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111100010110100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111101001110010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0011001000100010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110011011001100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0100010011001100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1011101111001100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000111100111100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0101010101010110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110011010011000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1101001001001010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1010100010100000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110011110001110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000100111101000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0101010010101010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1010010111110000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111010111110000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1011001000100100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110010011000100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0011001111001000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111001100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110011010101010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111100011110000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110100110010110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000111000011000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110011001110110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1101001011000010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110010001100100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001111000011110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110011110011000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111011100010000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110111000101010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010001000100010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0011001100000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1011010000111100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1010000101010110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000101001010100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110011000110010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1010100010101000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001011010010110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110011100011000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111011100010000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000011101110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111101110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000111100011110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0101101010100100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1100011001100010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1010011101111000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1010001011011010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1100101101101100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1100000010111100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0101100110011010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0101000100010000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111010001001010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000001010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000111000001110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010101111010100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1100110000011000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1100110011011100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000111111100000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110100101100110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000000110001000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001100001100110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1011010011010010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010100110010100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1010011110001110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1100100111101000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000100000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0100010000100010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1100110011101110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0011001111101110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001100110011000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0100010010111010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001011000101100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0100001001101010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1010011101110000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000011110000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1010110110101010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111101000000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001011101111110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1101110101000100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110111010001000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111100000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000111111110000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001011001100110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010010001000100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110110111010010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0100011010010100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110000110001110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110000001111110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1011010101010100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0101111111111110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110100010000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111010100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0011001100011000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0011001100010000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001100110111010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1101001000101100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000101010100110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010000000000100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001100101100010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0100101111010010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1010111001011000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001011011000110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110100010101000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1100010011000100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1010101010101010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000001000000010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0100010001000100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1100111011001110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111000000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1100110011001100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110000101111000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1010010011011010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111010101010000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001001100110110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000111100001110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010010110100100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001001110010010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010101011010100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000011010100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0011001111001100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000011001100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111000000111100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001100101101010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001000110000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111100010010110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110000100011000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1101010001001010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000111111111010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1010101001010000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1010101011111010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1100001101101100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1100111101001100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000100000010000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000011101101000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1010110100101010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000010110000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001110001100110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111110000011110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1010100101010100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110101111000010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0100110101100100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0100110101000100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000001000000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0101010001010100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111101111111011")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010000000000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000111100001000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111001010100010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000100000000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0011101111011100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0101010101110110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110010001000100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1101110100100010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1100001100011110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1010011010011000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0101001001001010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110010001101100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0100010001001100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111011111101110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0011001100100010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1100110000100010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001011010010100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000000101111110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110100101101000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110011111100110")(0...]
Compiling architecture structure of entity xil_defaultlib.jpeg_idct_core_12 [jpeg_idct_core_12_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture structure of entity xil_defaultlib.jpeg_idct [jpeg_idct_default]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(ram_mode="SDP",read_wi...]
Compiling architecture structure of entity xil_defaultlib.jpeg_input_fifo_fifo_generator_v2_3_xst_1_blkmemdp_v6_2_xst [jpeg_input_fifo_fifo_generator_v...]
Compiling architecture structure of entity xil_defaultlib.fifo_generator_v2_3_as_lib_jpeg_input_fifo_fifo_generator_v2_3_xst_1_lib [fifo_generator_v2_3_as_lib_jpeg_...]
Compiling architecture structure of entity xil_defaultlib.jpeg_input_fifo_fifo_generator_v2_3_xst_1 [jpeg_input_fifo_fifo_generator_v...]
Compiling architecture structure of entity xil_defaultlib.jpeg_input_fifo [jpeg_input_fifo_default]
Compiling architecture structure of entity xil_defaultlib.jpeg_upsampling_buffer_blk_mem_gen_v1_1_xst_1_HD8 [jpeg_upsampling_buffer_blk_mem_g...]
Compiling architecture structure of entity xil_defaultlib.jpeg_upsampling_buffer_HD7 [jpeg_upsampling_buffer_hd7_defau...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111011110010110011...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1100101010101100")(0...]
Compiling architecture structure of entity xil_defaultlib.jpeg_upsampling_buffer_blk_mem_gen_v1_1_xst_1_HD10 [jpeg_upsampling_buffer_blk_mem_g...]
Compiling architecture structure of entity xil_defaultlib.jpeg_upsampling_buffer_HD9 [jpeg_upsampling_buffer_hd9_defau...]
Compiling architecture structure of entity xil_defaultlib.jpeg_upsampling_buffer_blk_mem_gen_v1_1_xst_1 [jpeg_upsampling_buffer_blk_mem_g...]
Compiling architecture structure of entity xil_defaultlib.jpeg_upsampling_buffer [jpeg_upsampling_buffer_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10110100")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11010010")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1011111101000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111111111111111111...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000110")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000001101010")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00001001")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01111111111111111111...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11110010")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000010011010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010001000110000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00100010001000100000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111100...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111110100")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000100001000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10000000")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11110100111101001111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001001010000001")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000011001100000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010100000000100000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000010000100000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010100001000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture structure of entity xil_defaultlib.jpeg_upsampling [jpeg_upsampling_default]
Compiling architecture structure of entity xil_defaultlib.jpeg [jpeg_default]
Compiling architecture test of entity xil_defaultlib.jpeg_testbench
Built simulation snapshot jpeg_testbench_func_synth

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.sim/sim_1/synth/func/xsim.dir/jpeg_testbench_func_synth/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun Feb 26 11:16:55 2017...
run_program: Time (s): cpu = 00:00:16 ; elapsed = 00:06:52 . Memory (MB): peak = 1718.320 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '412' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.sim/sim_1/synth/func'
INFO: [USF-XSim-98] *** Running xsim
   with args "jpeg_testbench_func_synth -key {Post-Synthesis:sim_1:Functional:jpeg_testbench} -tclbatch {jpeg_testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source jpeg_testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: Simulation object /jpeg_testbench/jpeg_file was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.
add_wave: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1718.320 ; gain = 0.000
# run 1000ns
run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1726.504 ; gain = 8.184
xsim: Time (s): cpu = 00:00:13 ; elapsed = 00:00:39 . Memory (MB): peak = 1726.504 ; gain = 8.184
INFO: [USF-XSim-96] XSim completed. Design snapshot 'jpeg_testbench_func_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:42 ; elapsed = 00:08:35 . Memory (MB): peak = 1726.504 ; gain = 8.184
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1000 ns
save_wave_config {C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg_testbench_func_synth.wcfg}
add_files -fileset sim_1 -norecurse C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg_testbench_func_synth.wcfg
set_property xsim.view C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg_testbench_func_synth.wcfg [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:30 . Memory (MB): peak = 1740.727 ; gain = 5.559
exit
INFO: [Common 17-206] Exiting Vivado at Sun Feb 26 11:43:09 2017...
