INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 16:56:02 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : get_tanh
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.625ns  (required time - arrival time)
  Source:                 mulf0/operator/sigProdExt_c2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.275ns period=6.550ns})
  Destination:            addf0/operator/RightShifterComponent/level4_c1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.275ns period=6.550ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.550ns  (clk rise@6.550ns - clk rise@0.000ns)
  Data Path Delay:        7.146ns  (logic 2.121ns (29.683%)  route 5.025ns (70.317%))
  Logic Levels:           23  (CARRY4=11 LUT1=1 LUT4=2 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 7.033 - 6.550 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1906, unset)         0.508     0.508    mulf0/operator/clk
    SLICE_X37Y123        FDRE                                         r  mulf0/operator/sigProdExt_c2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y123        FDRE (Prop_fdre_C_Q)         0.198     0.706 r  mulf0/operator/sigProdExt_c2_reg[5]/Q
                         net (fo=1, routed)           0.701     1.407    mulf0/operator/sigProdExt_c2[5]
    SLICE_X22Y122        LUT6 (Prop_lut6_I0_O)        0.120     1.527 r  mulf0/operator/ltOp_carry_i_14/O
                         net (fo=1, routed)           0.427     1.954    mulf0/operator/ltOp_carry_i_14_n_0
    SLICE_X23Y125        LUT5 (Prop_lut5_I4_O)        0.043     1.997 r  mulf0/operator/ltOp_carry_i_9/O
                         net (fo=1, routed)           0.000     1.997    mulf0/operator/RoundingAdder/level5_c1[3]_i_2_1[0]
    SLICE_X23Y125        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     2.248 r  mulf0/operator/RoundingAdder/ltOp_carry_i_7__0/CO[3]
                         net (fo=1, routed)           0.000     2.248    mulf0/operator/RoundingAdder/ltOp_carry_i_7__0_n_0
    SLICE_X23Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.297 r  mulf0/operator/RoundingAdder/level4_c1_reg[9]_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.297    mulf0/operator/RoundingAdder/level4_c1_reg[9]_i_4_n_0
    SLICE_X23Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.346 r  mulf0/operator/RoundingAdder/level4_c1_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000     2.346    mulf0/operator/RoundingAdder/level4_c1_reg[9]_i_5_n_0
    SLICE_X23Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.395 r  mulf0/operator/RoundingAdder/level4_c1_reg[18]_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.395    mulf0/operator/RoundingAdder/level4_c1_reg[18]_i_3_n_0
    SLICE_X23Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.444 r  mulf0/operator/RoundingAdder/level4_c1_reg[25]_i_13/CO[3]
                         net (fo=1, routed)           0.000     2.444    mulf0/operator/RoundingAdder/level4_c1_reg[25]_i_13_n_0
    SLICE_X23Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.493 r  mulf0/operator/RoundingAdder/level4_c1_reg[25]_i_6/CO[3]
                         net (fo=1, routed)           0.000     2.493    mulf0/operator/RoundingAdder/level4_c1_reg[25]_i_6_n_0
    SLICE_X23Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.542 r  mulf0/operator/RoundingAdder/ltOp_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000     2.542    mulf0/operator/RoundingAdder/ltOp_carry__1_i_9_n_0
    SLICE_X23Y132        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.153     2.695 r  mulf0/operator/RoundingAdder/ltOp_carry__1_i_10/O[1]
                         net (fo=6, routed)           0.345     3.040    mulf0/operator/RoundingAdder/ip_result[29]
    SLICE_X22Y133        LUT4 (Prop_lut4_I3_O)        0.119     3.159 r  mulf0/operator/RoundingAdder/ltOp_carry_i_10/O
                         net (fo=1, routed)           0.095     3.254    mulf0/operator/RoundingAdder/ltOp_carry_i_10_n_0
    SLICE_X22Y133        LUT5 (Prop_lut5_I4_O)        0.043     3.297 r  mulf0/operator/RoundingAdder/ltOp_carry_i_8/O
                         net (fo=33, routed)          0.381     3.678    mulf0/operator/RoundingAdder/ltOp_carry_i_8_n_0
    SLICE_X23Y135        LUT6 (Prop_lut6_I2_O)        0.043     3.721 f  mulf0/operator/RoundingAdder/level5_c1[3]_i_2/O
                         net (fo=6, routed)           0.649     4.370    mulf0/operator/RoundingAdder/mulf0_result[0]
    SLICE_X22Y126        LUT6 (Prop_lut6_I4_O)        0.043     4.413 f  mulf0/operator/RoundingAdder/ltOp_carry__2_i_11/O
                         net (fo=1, routed)           0.352     4.765    mulf0/operator/RoundingAdder/ltOp_carry__2_i_11_n_0
    SLICE_X22Y126        LUT6 (Prop_lut6_I4_O)        0.043     4.808 r  mulf0/operator/RoundingAdder/ltOp_carry__2_i_6__0/O
                         net (fo=3, routed)           0.098     4.905    mulf0/operator/RoundingAdder/ltOp_carry__2_i_6__0_n_0
    SLICE_X22Y126        LUT6 (Prop_lut6_I0_O)        0.043     4.948 r  mulf0/operator/RoundingAdder/ltOp_carry__2_i_1/O
                         net (fo=1, routed)           0.193     5.141    addf0/operator/level5_c1_reg[3][0]
    SLICE_X23Y124        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.191     5.332 f  addf0/operator/ltOp_carry__2/CO[3]
                         net (fo=56, routed)          0.501     5.833    mulf0/operator/RoundingAdder/CO[0]
    SLICE_X22Y128        LUT1 (Prop_lut1_I0_O)        0.043     5.876 r  mulf0/operator/RoundingAdder/i__carry_i_1/O
                         net (fo=5, routed)           0.281     6.157    addf0/operator/ps_c1_reg[0][0]
    SLICE_X21Y130        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.184     6.341 r  addf0/operator/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.341    addf0/operator/_inferred__1/i__carry_n_0
    SLICE_X21Y131        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104     6.445 f  addf0/operator/_inferred__1/i__carry__0/O[0]
                         net (fo=6, routed)           0.652     7.098    mulf0/operator/RoundingAdder/level4_c1_reg[22][0]
    SLICE_X36Y131        LUT4 (Prop_lut4_I0_O)        0.120     7.218 r  mulf0/operator/RoundingAdder/level4_c1[25]_i_2/O
                         net (fo=19, routed)          0.189     7.406    mulf0/operator/RoundingAdder/level4_c1[25]_i_2_n_0
    SLICE_X36Y130        LUT6 (Prop_lut6_I4_O)        0.043     7.449 r  mulf0/operator/RoundingAdder/level4_c1[7]_i_4/O
                         net (fo=1, routed)           0.161     7.611    mulf0/operator/RoundingAdder/level4_c1[7]_i_4_n_0
    SLICE_X37Y129        LUT6 (Prop_lut6_I5_O)        0.043     7.654 r  mulf0/operator/RoundingAdder/level4_c1[7]_i_1/O
                         net (fo=1, routed)           0.000     7.654    addf0/operator/RightShifterComponent/level4_c1_reg[25]_1[7]
    SLICE_X37Y129        FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.550     6.550 r  
                                                      0.000     6.550 r  clk (IN)
                         net (fo=1906, unset)         0.483     7.033    addf0/operator/RightShifterComponent/clk
    SLICE_X37Y129        FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[7]/C
                         clock pessimism              0.000     7.033    
                         clock uncertainty           -0.035     6.997    
    SLICE_X37Y129        FDRE (Setup_fdre_C_D)        0.031     7.028    addf0/operator/RightShifterComponent/level4_c1_reg[7]
  -------------------------------------------------------------------
                         required time                          7.028    
                         arrival time                          -7.654    
  -------------------------------------------------------------------
                         slack                                 -0.625    




