strict digraph "" {
	node [label="\N"];
	"Leaf_1548:AL"	 [def_var="['dma_req_r']",
		label="Leaf_1548:AL"];
	"1550:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f0a38da5b10>",
		fillcolor=springgreen,
		label="1550:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1550:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0a38da70d0>",
		fillcolor=firebrick,
		label="1550:NS
dma_req_r <= 1'b0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0a38da70d0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"1550:IF" -> "1550:NS"	 [cond="['rst']",
		label="(!rst)",
		lineno=1550];
	"1552:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f0a38da5b50>",
		fillcolor=springgreen,
		label="1552:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1550:IF" -> "1552:IF"	 [cond="['rst']",
		label="!((!rst))",
		lineno=1550];
	"1550:NS" -> "Leaf_1548:AL"	 [cond="[]",
		lineno=None];
	"1554:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f0a38da5b90>",
		fillcolor=springgreen,
		label="1554:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1554:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0a38da5c10>",
		fillcolor=firebrick,
		label="1554:NS
dma_req_r <= 1'b0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0a38da5c10>]",
		style=filled,
		typ=NonblockingSubstitution];
	"1554:IF" -> "1554:NS"	 [cond="['dma_ack', 'dma_req_hold']",
		label="(dma_ack && !dma_req_hold)",
		lineno=1554];
	"1548:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f0a38da7290>",
		clk_sens=False,
		fillcolor=gold,
		label="1548:AL",
		sens="['wclk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['rst', 'dma_ack', 'dma_req_hold', 'r2', 'r1']"];
	"1548:AL" -> "1550:IF"	 [cond="[]",
		lineno=None];
	"1552:IF" -> "1554:IF"	 [cond="['r1', 'r2']",
		label="!((r1 && !r2))",
		lineno=1552];
	"1552:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0a38da5e50>",
		fillcolor=firebrick,
		label="1552:NS
dma_req_r <= 1'b1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0a38da5e50>]",
		style=filled,
		typ=NonblockingSubstitution];
	"1552:IF" -> "1552:NS"	 [cond="['r1', 'r2']",
		label="(r1 && !r2)",
		lineno=1552];
	"1554:NS" -> "Leaf_1548:AL"	 [cond="[]",
		lineno=None];
	"1552:NS" -> "Leaf_1548:AL"	 [cond="[]",
		lineno=None];
}
