Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Thu Jan 12 02:21:50 2023
| Host         : DESKTOP-SA1D2UB running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file key_code_shift_synth_timing_summary_routed.rpt -pb key_code_shift_synth_timing_summary_routed.pb -rpx key_code_shift_synth_timing_summary_routed.rpx -warn_on_violation
| Design       : key_code_shift_synth
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  20          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.508        0.000                      0                  237        0.061        0.000                      0                  237        3.750        0.000                       0                   118  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.508        0.000                      0                  237        0.061        0.000                      0                  237        3.750        0.000                       0                   118  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.508ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.061ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.508ns  (required time - arrival time)
  Source:                 kb_code_shift/fifo_rx/s_rd_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/fifo_tx/s_array_reg_reg_0_3_0_5/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.250ns  (logic 1.058ns (20.151%)  route 4.192ns (79.849%))
  Logic Levels:           3  (LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.133ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.612     5.133    kb_code_shift/fifo_rx/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y68          FDCE                                         r  kb_code_shift/fifo_rx/s_rd_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y68          FDCE (Prop_fdce_C_Q)         0.456     5.589 r  kb_code_shift/fifo_rx/s_rd_ptr_reg_reg[0]/Q
                         net (fo=16, routed)          1.020     6.608    kb_code_shift/fifo_rx/s_array_reg_reg_0_3_0_5/ADDRA0
    SLICE_X2Y68          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     6.758 r  kb_code_shift/fifo_rx/s_array_reg_reg_0_3_0_5/RAMA/O
                         net (fo=26, routed)          1.799     8.557    kb_code_shift/fifo_rx/s_array_reg_reg_0_3_0_5_n_1
    SLICE_X8Y67          LUT6 (Prop_lut6_I0_O)        0.328     8.885 r  kb_code_shift/fifo_rx/g1_b2__0/O
                         net (fo=1, routed)           0.892     9.777    key_to_ascii_shift/s_array_reg_reg_0_3_0_5_8
    SLICE_X7Y67          LUT6 (Prop_lut6_I0_O)        0.124     9.901 r  key_to_ascii_shift/s_array_reg_reg_0_3_0_5_i_5/O
                         net (fo=1, routed)           0.482    10.383    uart/fifo_tx/s_array_reg_reg_0_3_0_5/DIB0
    SLICE_X6Y66          RAMD32                                       r  uart/fifo_tx/s_array_reg_reg_0_3_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.500    14.841    uart/fifo_tx/s_array_reg_reg_0_3_0_5/WCLK
    SLICE_X6Y66          RAMD32                                       r  uart/fifo_tx/s_array_reg_reg_0_3_0_5/RAMB/CLK
                         clock pessimism              0.271    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X6Y66          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.185    14.892    uart/fifo_tx/s_array_reg_reg_0_3_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         14.892    
                         arrival time                         -10.383    
  -------------------------------------------------------------------
                         slack                                  4.508    

Slack (MET) :             4.519ns  (required time - arrival time)
  Source:                 kb_code_shift/fifo_rx/s_rd_ptr_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/fifo_tx/s_array_reg_reg_0_3_0_5/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.175ns  (logic 1.200ns (23.187%)  route 3.975ns (76.813%))
  Logic Levels:           3  (LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.133ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.612     5.133    kb_code_shift/fifo_rx/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y68          FDCE                                         r  kb_code_shift/fifo_rx/s_rd_ptr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y68          FDCE (Prop_fdce_C_Q)         0.419     5.552 r  kb_code_shift/fifo_rx/s_rd_ptr_reg_reg[1]/Q
                         net (fo=15, routed)          1.484     7.035    kb_code_shift/fifo_rx/s_array_reg_reg_0_3_0_5/ADDRC1
    SLICE_X2Y68          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.326     7.361 r  kb_code_shift/fifo_rx/s_array_reg_reg_0_3_0_5/RAMC/O
                         net (fo=26, routed)          1.141     8.502    kb_code_shift/fifo_rx/s_array_reg_reg_0_3_0_5_n_5
    SLICE_X6Y67          LUT6 (Prop_lut6_I4_O)        0.331     8.833 r  kb_code_shift/fifo_rx/g0_b5/O
                         net (fo=1, routed)           0.689     9.522    key_to_ascii_shift/s_array_reg_reg_0_3_0_5_3
    SLICE_X6Y67          LUT6 (Prop_lut6_I0_O)        0.124     9.646 r  key_to_ascii_shift/s_array_reg_reg_0_3_0_5_i_6/O
                         net (fo=1, routed)           0.662    10.308    uart/fifo_tx/s_array_reg_reg_0_3_0_5/DIC1
    SLICE_X6Y66          RAMD32                                       r  uart/fifo_tx/s_array_reg_reg_0_3_0_5/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.500    14.841    uart/fifo_tx/s_array_reg_reg_0_3_0_5/WCLK
    SLICE_X6Y66          RAMD32                                       r  uart/fifo_tx/s_array_reg_reg_0_3_0_5/RAMC_D1/CLK
                         clock pessimism              0.271    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X6Y66          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.249    14.828    uart/fifo_tx/s_array_reg_reg_0_3_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         14.828    
                         arrival time                         -10.308    
  -------------------------------------------------------------------
                         slack                                  4.519    

Slack (MET) :             4.688ns  (required time - arrival time)
  Source:                 kb_code_shift/fifo_rx/s_rd_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/fifo_tx/s_array_reg_reg_0_3_0_5/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.028ns  (logic 1.470ns (29.238%)  route 3.558ns (70.762%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.133ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.612     5.133    kb_code_shift/fifo_rx/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y68          FDCE                                         r  kb_code_shift/fifo_rx/s_rd_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y68          FDCE (Prop_fdce_C_Q)         0.456     5.589 r  kb_code_shift/fifo_rx/s_rd_ptr_reg_reg[0]/Q
                         net (fo=16, routed)          1.020     6.608    kb_code_shift/fifo_rx/s_array_reg_reg_0_3_0_5/ADDRA0
    SLICE_X2Y68          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     6.758 r  kb_code_shift/fifo_rx/s_array_reg_reg_0_3_0_5/RAMA/O
                         net (fo=26, routed)          1.579     8.337    kb_code_shift/fifo_rx/s_array_reg_reg_0_3_0_5_n_1
    SLICE_X4Y67          LUT6 (Prop_lut6_I0_O)        0.328     8.665 r  kb_code_shift/fifo_rx/g0_b3/O
                         net (fo=1, routed)           0.000     8.665    key_to_ascii_shift/s_array_reg_reg_0_3_0_5_i_4_0
    SLICE_X4Y67          MUXF7 (Prop_muxf7_I0_O)      0.238     8.903 r  key_to_ascii_shift/s_array_reg_reg_0_3_0_5_i_10/O
                         net (fo=1, routed)           0.407     9.310    key_to_ascii_shift/s_array_reg_reg_0_3_0_5_i_10_n_0
    SLICE_X5Y67          LUT6 (Prop_lut6_I5_O)        0.298     9.608 r  key_to_ascii_shift/s_array_reg_reg_0_3_0_5_i_4/O
                         net (fo=1, routed)           0.553    10.161    uart/fifo_tx/s_array_reg_reg_0_3_0_5/DIB1
    SLICE_X6Y66          RAMD32                                       r  uart/fifo_tx/s_array_reg_reg_0_3_0_5/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.500    14.841    uart/fifo_tx/s_array_reg_reg_0_3_0_5/WCLK
    SLICE_X6Y66          RAMD32                                       r  uart/fifo_tx/s_array_reg_reg_0_3_0_5/RAMB_D1/CLK
                         clock pessimism              0.271    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X6Y66          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.228    14.849    uart/fifo_tx/s_array_reg_reg_0_3_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         14.849    
                         arrival time                         -10.161    
  -------------------------------------------------------------------
                         slack                                  4.688    

Slack (MET) :             4.765ns  (required time - arrival time)
  Source:                 kb_code_shift/fifo_rx/s_rd_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/fifo_tx/s_array_reg_reg_0_3_0_5/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.004ns  (logic 1.450ns (28.979%)  route 3.554ns (71.021%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.133ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.612     5.133    kb_code_shift/fifo_rx/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y68          FDCE                                         r  kb_code_shift/fifo_rx/s_rd_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y68          FDCE (Prop_fdce_C_Q)         0.456     5.589 r  kb_code_shift/fifo_rx/s_rd_ptr_reg_reg[0]/Q
                         net (fo=16, routed)          1.020     6.608    kb_code_shift/fifo_rx/s_array_reg_reg_0_3_0_5/ADDRA0
    SLICE_X2Y68          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     6.758 r  kb_code_shift/fifo_rx/s_array_reg_reg_0_3_0_5/RAMA/O
                         net (fo=26, routed)          1.682     8.440    kb_code_shift/fifo_rx/s_array_reg_reg_0_3_0_5_n_1
    SLICE_X7Y66          LUT6 (Prop_lut6_I0_O)        0.328     8.768 r  kb_code_shift/fifo_rx/g1_b4/O
                         net (fo=1, routed)           0.000     8.768    key_to_ascii_shift/s_array_reg_reg_0_3_0_5_i_7_1
    SLICE_X7Y66          MUXF7 (Prop_muxf7_I1_O)      0.217     8.985 r  key_to_ascii_shift/s_array_reg_reg_0_3_0_5_i_11/O
                         net (fo=1, routed)           0.298     9.283    key_to_ascii_shift/s_array_reg_reg_0_3_0_5_i_11_n_0
    SLICE_X7Y67          LUT6 (Prop_lut6_I4_O)        0.299     9.582 r  key_to_ascii_shift/s_array_reg_reg_0_3_0_5_i_7/O
                         net (fo=1, routed)           0.554    10.137    uart/fifo_tx/s_array_reg_reg_0_3_0_5/DIC0
    SLICE_X6Y66          RAMD32                                       r  uart/fifo_tx/s_array_reg_reg_0_3_0_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.500    14.841    uart/fifo_tx/s_array_reg_reg_0_3_0_5/WCLK
    SLICE_X6Y66          RAMD32                                       r  uart/fifo_tx/s_array_reg_reg_0_3_0_5/RAMC/CLK
                         clock pessimism              0.271    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X6Y66          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.175    14.902    uart/fifo_tx/s_array_reg_reg_0_3_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         14.902    
                         arrival time                         -10.137    
  -------------------------------------------------------------------
                         slack                                  4.765    

Slack (MET) :             4.768ns  (required time - arrival time)
  Source:                 kb_code_shift/fifo_rx/s_rd_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/fifo_tx/s_array_reg_reg_0_3_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.014ns  (logic 1.450ns (28.917%)  route 3.564ns (71.083%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.133ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.612     5.133    kb_code_shift/fifo_rx/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y68          FDCE                                         r  kb_code_shift/fifo_rx/s_rd_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y68          FDCE (Prop_fdce_C_Q)         0.456     5.589 r  kb_code_shift/fifo_rx/s_rd_ptr_reg_reg[0]/Q
                         net (fo=16, routed)          1.020     6.608    kb_code_shift/fifo_rx/s_array_reg_reg_0_3_0_5/ADDRA0
    SLICE_X2Y68          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     6.758 f  kb_code_shift/fifo_rx/s_array_reg_reg_0_3_0_5/RAMA/O
                         net (fo=26, routed)          1.570     8.328    kb_code_shift/fifo_rx/s_array_reg_reg_0_3_0_5_n_1
    SLICE_X5Y66          LUT6 (Prop_lut6_I0_O)        0.328     8.656 r  kb_code_shift/fifo_rx/g1_b0/O
                         net (fo=1, routed)           0.000     8.656    key_to_ascii_shift/s_array_reg_reg_0_3_0_5_i_3_1
    SLICE_X5Y66          MUXF7 (Prop_muxf7_I1_O)      0.217     8.873 r  key_to_ascii_shift/s_array_reg_reg_0_3_0_5_i_9/O
                         net (fo=1, routed)           0.436     9.310    key_to_ascii_shift/s_array_reg_reg_0_3_0_5_i_9_n_0
    SLICE_X5Y66          LUT6 (Prop_lut6_I4_O)        0.299     9.609 r  key_to_ascii_shift/s_array_reg_reg_0_3_0_5_i_3/O
                         net (fo=1, routed)           0.538    10.147    uart/fifo_tx/s_array_reg_reg_0_3_0_5/DIA0
    SLICE_X6Y66          RAMD32                                       r  uart/fifo_tx/s_array_reg_reg_0_3_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.500    14.841    uart/fifo_tx/s_array_reg_reg_0_3_0_5/WCLK
    SLICE_X6Y66          RAMD32                                       r  uart/fifo_tx/s_array_reg_reg_0_3_0_5/RAMA/CLK
                         clock pessimism              0.271    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X6Y66          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.161    14.916    uart/fifo_tx/s_array_reg_reg_0_3_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         14.916    
                         arrival time                         -10.147    
  -------------------------------------------------------------------
                         slack                                  4.768    

Slack (MET) :             4.849ns  (required time - arrival time)
  Source:                 kb_code_shift/fifo_rx/s_rd_ptr_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/fifo_tx/s_array_reg_reg_0_3_6_7/DP/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.846ns  (logic 1.592ns (32.849%)  route 3.254ns (67.151%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.133ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.612     5.133    kb_code_shift/fifo_rx/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y68          FDCE                                         r  kb_code_shift/fifo_rx/s_rd_ptr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y68          FDCE (Prop_fdce_C_Q)         0.419     5.552 r  kb_code_shift/fifo_rx/s_rd_ptr_reg_reg[1]/Q
                         net (fo=15, routed)          1.484     7.035    kb_code_shift/fifo_rx/s_array_reg_reg_0_3_0_5/ADDRC1
    SLICE_X2Y68          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.326     7.361 f  kb_code_shift/fifo_rx/s_array_reg_reg_0_3_0_5/RAMC/O
                         net (fo=26, routed)          0.875     8.237    kb_code_shift/fifo_rx/s_array_reg_reg_0_3_0_5_n_5
    SLICE_X5Y68          LUT6 (Prop_lut6_I4_O)        0.331     8.568 r  kb_code_shift/fifo_rx/g1_b6/O
                         net (fo=1, routed)           0.000     8.568    key_to_ascii_shift/s_array_reg_reg_0_3_6_7_i_1_1
    SLICE_X5Y68          MUXF7 (Prop_muxf7_I1_O)      0.217     8.785 r  key_to_ascii_shift/s_array_reg_reg_0_3_6_7_i_2/O
                         net (fo=1, routed)           0.403     9.187    key_to_ascii_shift/s_array_reg_reg_0_3_6_7_i_2_n_0
    SLICE_X7Y68          LUT6 (Prop_lut6_I4_O)        0.299     9.486 r  key_to_ascii_shift/s_array_reg_reg_0_3_6_7_i_1/O
                         net (fo=2, routed)           0.493     9.979    uart/fifo_tx/s_array_reg_reg_0_3_6_7/D
    SLICE_X6Y65          RAMD32                                       r  uart/fifo_tx/s_array_reg_reg_0_3_6_7/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.501    14.842    uart/fifo_tx/s_array_reg_reg_0_3_6_7/WCLK
    SLICE_X6Y65          RAMD32                                       r  uart/fifo_tx/s_array_reg_reg_0_3_6_7/DP/CLK
                         clock pessimism              0.271    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X6Y65          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.249    14.829    uart/fifo_tx/s_array_reg_reg_0_3_6_7/DP
  -------------------------------------------------------------------
                         required time                         14.829    
                         arrival time                          -9.979    
  -------------------------------------------------------------------
                         slack                                  4.849    

Slack (MET) :             4.887ns  (required time - arrival time)
  Source:                 kb_code_shift/fifo_rx/s_rd_ptr_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/fifo_tx/s_array_reg_reg_0_3_6_7/SP/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.849ns  (logic 1.592ns (32.829%)  route 3.257ns (67.171%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.133ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.612     5.133    kb_code_shift/fifo_rx/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y68          FDCE                                         r  kb_code_shift/fifo_rx/s_rd_ptr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y68          FDCE (Prop_fdce_C_Q)         0.419     5.552 r  kb_code_shift/fifo_rx/s_rd_ptr_reg_reg[1]/Q
                         net (fo=15, routed)          1.484     7.035    kb_code_shift/fifo_rx/s_array_reg_reg_0_3_0_5/ADDRC1
    SLICE_X2Y68          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.326     7.361 f  kb_code_shift/fifo_rx/s_array_reg_reg_0_3_0_5/RAMC/O
                         net (fo=26, routed)          0.875     8.237    kb_code_shift/fifo_rx/s_array_reg_reg_0_3_0_5_n_5
    SLICE_X5Y68          LUT6 (Prop_lut6_I4_O)        0.331     8.568 r  kb_code_shift/fifo_rx/g1_b6/O
                         net (fo=1, routed)           0.000     8.568    key_to_ascii_shift/s_array_reg_reg_0_3_6_7_i_1_1
    SLICE_X5Y68          MUXF7 (Prop_muxf7_I1_O)      0.217     8.785 r  key_to_ascii_shift/s_array_reg_reg_0_3_6_7_i_2/O
                         net (fo=1, routed)           0.403     9.187    key_to_ascii_shift/s_array_reg_reg_0_3_6_7_i_2_n_0
    SLICE_X7Y68          LUT6 (Prop_lut6_I4_O)        0.299     9.486 r  key_to_ascii_shift/s_array_reg_reg_0_3_6_7_i_1/O
                         net (fo=2, routed)           0.496     9.982    uart/fifo_tx/s_array_reg_reg_0_3_6_7/D
    SLICE_X6Y65          RAMD32                                       r  uart/fifo_tx/s_array_reg_reg_0_3_6_7/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.501    14.842    uart/fifo_tx/s_array_reg_reg_0_3_6_7/WCLK
    SLICE_X6Y65          RAMD32                                       r  uart/fifo_tx/s_array_reg_reg_0_3_6_7/SP/CLK
                         clock pessimism              0.271    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X6Y65          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.208    14.870    uart/fifo_tx/s_array_reg_reg_0_3_6_7/SP
  -------------------------------------------------------------------
                         required time                         14.870    
                         arrival time                          -9.982    
  -------------------------------------------------------------------
                         slack                                  4.887    

Slack (MET) :             4.989ns  (required time - arrival time)
  Source:                 kb_code_shift/ps2_rx/s_filter_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kb_code_shift/ps2_rx/FSM_onehot_s_state_reg_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.701ns  (logic 1.447ns (30.778%)  route 3.254ns (69.222%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.133ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.612     5.133    kb_code_shift/ps2_rx/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y71          FDCE                                         r  kb_code_shift/ps2_rx/s_filter_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y71          FDCE (Prop_fdce_C_Q)         0.419     5.552 r  kb_code_shift/ps2_rx/s_filter_reg_reg[5]/Q
                         net (fo=5, routed)           0.927     6.479    kb_code_shift/ps2_rx/s_filter_next[4]
    SLICE_X1Y71          LUT4 (Prop_lut4_I1_O)        0.322     6.801 r  kb_code_shift/ps2_rx/s_b_reg[10]_i_4/O
                         net (fo=4, routed)           0.857     7.658    kb_code_shift/ps2_rx/s_b_reg[10]_i_4_n_0
    SLICE_X1Y70          LUT4 (Prop_lut4_I2_O)        0.352     8.010 f  kb_code_shift/ps2_rx/LED_OBUF[0]_inst_i_3/O
                         net (fo=24, routed)          0.995     9.005    kb_code_shift/ps2_rx/LED_OBUF[0]_inst_i_3_n_0
    SLICE_X3Y67          LUT5 (Prop_lut5_I0_O)        0.354     9.359 r  kb_code_shift/ps2_rx/FSM_onehot_s_state_reg[0]_i_1/O
                         net (fo=1, routed)           0.475     9.834    kb_code_shift/ps2_rx/FSM_onehot_s_state_reg[0]_i_1_n_0
    SLICE_X3Y67          FDPE                                         r  kb_code_shift/ps2_rx/FSM_onehot_s_state_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.501    14.842    kb_code_shift/ps2_rx/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y67          FDPE                                         r  kb_code_shift/ps2_rx/FSM_onehot_s_state_reg_reg[0]/C
                         clock pessimism              0.272    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X3Y67          FDPE (Setup_fdpe_C_D)       -0.255    14.824    kb_code_shift/ps2_rx/FSM_onehot_s_state_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         14.824    
                         arrival time                          -9.834    
  -------------------------------------------------------------------
                         slack                                  4.989    

Slack (MET) :             5.119ns  (required time - arrival time)
  Source:                 kb_code_shift/fifo_rx/s_rd_ptr_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/fifo_tx/s_array_reg_reg_0_3_0_5/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.566ns  (logic 1.608ns (35.213%)  route 2.958ns (64.787%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.133ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.612     5.133    kb_code_shift/fifo_rx/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y68          FDCE                                         r  kb_code_shift/fifo_rx/s_rd_ptr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y68          FDCE (Prop_fdce_C_Q)         0.419     5.552 r  kb_code_shift/fifo_rx/s_rd_ptr_reg_reg[1]/Q
                         net (fo=15, routed)          0.875     6.427    kb_code_shift/fifo_rx/s_array_reg_reg_0_3_0_5/ADDRB1
    SLICE_X2Y68          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.325     6.752 r  kb_code_shift/fifo_rx/s_array_reg_reg_0_3_0_5/RAMB/O
                         net (fo=26, routed)          1.190     7.942    kb_code_shift/fifo_rx/s_array_reg_reg_0_3_0_5_n_3
    SLICE_X4Y67          LUT6 (Prop_lut6_I2_O)        0.348     8.290 r  kb_code_shift/fifo_rx/g1_b1/O
                         net (fo=1, routed)           0.000     8.290    key_to_ascii_shift/s_array_reg_reg_0_3_0_5_i_2_1
    SLICE_X4Y67          MUXF7 (Prop_muxf7_I1_O)      0.217     8.507 r  key_to_ascii_shift/s_array_reg_reg_0_3_0_5_i_8/O
                         net (fo=1, routed)           0.429     8.936    key_to_ascii_shift/s_array_reg_reg_0_3_0_5_i_8_n_0
    SLICE_X4Y66          LUT6 (Prop_lut6_I5_O)        0.299     9.235 r  key_to_ascii_shift/s_array_reg_reg_0_3_0_5_i_2/O
                         net (fo=1, routed)           0.465     9.699    uart/fifo_tx/s_array_reg_reg_0_3_0_5/DIA1
    SLICE_X6Y66          RAMD32                                       r  uart/fifo_tx/s_array_reg_reg_0_3_0_5/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.500    14.841    uart/fifo_tx/s_array_reg_reg_0_3_0_5/WCLK
    SLICE_X6Y66          RAMD32                                       r  uart/fifo_tx/s_array_reg_reg_0_3_0_5/RAMA_D1/CLK
                         clock pessimism              0.271    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X6Y66          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    14.819    uart/fifo_tx/s_array_reg_reg_0_3_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         14.819    
                         arrival time                          -9.699    
  -------------------------------------------------------------------
                         slack                                  5.119    

Slack (MET) :             5.441ns  (required time - arrival time)
  Source:                 kb_code_shift/ps2_rx/s_filter_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kb_code_shift/ps2_rx/s_watchdog_count_reg_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.535ns  (logic 1.419ns (31.292%)  route 3.116ns (68.708%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.133ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.612     5.133    kb_code_shift/ps2_rx/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y71          FDCE                                         r  kb_code_shift/ps2_rx/s_filter_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y71          FDCE (Prop_fdce_C_Q)         0.419     5.552 r  kb_code_shift/ps2_rx/s_filter_reg_reg[5]/Q
                         net (fo=5, routed)           0.927     6.479    kb_code_shift/ps2_rx/s_filter_next[4]
    SLICE_X1Y71          LUT4 (Prop_lut4_I1_O)        0.322     6.801 r  kb_code_shift/ps2_rx/s_b_reg[10]_i_4/O
                         net (fo=4, routed)           0.857     7.658    kb_code_shift/ps2_rx/s_b_reg[10]_i_4_n_0
    SLICE_X1Y70          LUT4 (Prop_lut4_I2_O)        0.352     8.010 f  kb_code_shift/ps2_rx/LED_OBUF[0]_inst_i_3/O
                         net (fo=24, routed)          1.332     9.342    kb_code_shift/ps2_rx/LED_OBUF[0]_inst_i_3_n_0
    SLICE_X0Y66          LUT2 (Prop_lut2_I1_O)        0.326     9.668 r  kb_code_shift/ps2_rx/s_watchdog_count_reg[10]_i_1/O
                         net (fo=1, routed)           0.000     9.668    kb_code_shift/ps2_rx/s_watchdog_count_reg[10]_i_1_n_0
    SLICE_X0Y66          FDCE                                         r  kb_code_shift/ps2_rx/s_watchdog_count_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.502    14.843    kb_code_shift/ps2_rx/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y66          FDCE                                         r  kb_code_shift/ps2_rx/s_watchdog_count_reg_reg[10]/C
                         clock pessimism              0.272    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X0Y66          FDCE (Setup_fdce_C_D)        0.029    15.109    kb_code_shift/ps2_rx/s_watchdog_count_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         15.109    
                         arrival time                          -9.668    
  -------------------------------------------------------------------
                         slack                                  5.441    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 kb_code_shift/ps2_rx/s_b_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kb_code_shift/fifo_rx/s_array_reg_reg_0_3_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.141ns (63.716%)  route 0.080ns (36.284%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.586     1.469    kb_code_shift/ps2_rx/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y68          FDCE                                         r  kb_code_shift/ps2_rx/s_b_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y68          FDCE (Prop_fdce_C_Q)         0.141     1.610 r  kb_code_shift/ps2_rx/s_b_reg_reg[1]/Q
                         net (fo=3, routed)           0.080     1.691    kb_code_shift/fifo_rx/s_array_reg_reg_0_3_0_5/DIA0
    SLICE_X2Y68          RAMD32                                       r  kb_code_shift/fifo_rx/s_array_reg_reg_0_3_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.854     1.982    kb_code_shift/fifo_rx/s_array_reg_reg_0_3_0_5/WCLK
    SLICE_X2Y68          RAMD32                                       r  kb_code_shift/fifo_rx/s_array_reg_reg_0_3_0_5/RAMA/CLK
                         clock pessimism             -0.500     1.482    
    SLICE_X2Y68          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.629    kb_code_shift/fifo_rx/s_array_reg_reg_0_3_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.691    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 kb_code_shift/fifo_rx/s_wr_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kb_code_shift/fifo_rx/s_array_reg_reg_0_3_0_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.141ns (31.732%)  route 0.303ns (68.268%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.583     1.466    kb_code_shift/fifo_rx/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y69          FDCE                                         r  kb_code_shift/fifo_rx/s_wr_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y69          FDCE (Prop_fdce_C_Q)         0.141     1.607 r  kb_code_shift/fifo_rx/s_wr_ptr_reg_reg[0]/Q
                         net (fo=20, routed)          0.303     1.911    kb_code_shift/fifo_rx/s_array_reg_reg_0_3_0_5/ADDRD0
    SLICE_X2Y68          RAMD32                                       r  kb_code_shift/fifo_rx/s_array_reg_reg_0_3_0_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.854     1.982    kb_code_shift/fifo_rx/s_array_reg_reg_0_3_0_5/WCLK
    SLICE_X2Y68          RAMD32                                       r  kb_code_shift/fifo_rx/s_array_reg_reg_0_3_0_5/RAMA/CLK
                         clock pessimism             -0.478     1.504    
    SLICE_X2Y68          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.814    kb_code_shift/fifo_rx/s_array_reg_reg_0_3_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.814    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 kb_code_shift/fifo_rx/s_wr_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kb_code_shift/fifo_rx/s_array_reg_reg_0_3_0_5/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.141ns (31.732%)  route 0.303ns (68.268%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.583     1.466    kb_code_shift/fifo_rx/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y69          FDCE                                         r  kb_code_shift/fifo_rx/s_wr_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y69          FDCE (Prop_fdce_C_Q)         0.141     1.607 r  kb_code_shift/fifo_rx/s_wr_ptr_reg_reg[0]/Q
                         net (fo=20, routed)          0.303     1.911    kb_code_shift/fifo_rx/s_array_reg_reg_0_3_0_5/ADDRD0
    SLICE_X2Y68          RAMD32                                       r  kb_code_shift/fifo_rx/s_array_reg_reg_0_3_0_5/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.854     1.982    kb_code_shift/fifo_rx/s_array_reg_reg_0_3_0_5/WCLK
    SLICE_X2Y68          RAMD32                                       r  kb_code_shift/fifo_rx/s_array_reg_reg_0_3_0_5/RAMA_D1/CLK
                         clock pessimism             -0.478     1.504    
    SLICE_X2Y68          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.814    kb_code_shift/fifo_rx/s_array_reg_reg_0_3_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.814    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 kb_code_shift/fifo_rx/s_wr_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kb_code_shift/fifo_rx/s_array_reg_reg_0_3_0_5/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.141ns (31.732%)  route 0.303ns (68.268%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.583     1.466    kb_code_shift/fifo_rx/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y69          FDCE                                         r  kb_code_shift/fifo_rx/s_wr_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y69          FDCE (Prop_fdce_C_Q)         0.141     1.607 r  kb_code_shift/fifo_rx/s_wr_ptr_reg_reg[0]/Q
                         net (fo=20, routed)          0.303     1.911    kb_code_shift/fifo_rx/s_array_reg_reg_0_3_0_5/ADDRD0
    SLICE_X2Y68          RAMD32                                       r  kb_code_shift/fifo_rx/s_array_reg_reg_0_3_0_5/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.854     1.982    kb_code_shift/fifo_rx/s_array_reg_reg_0_3_0_5/WCLK
    SLICE_X2Y68          RAMD32                                       r  kb_code_shift/fifo_rx/s_array_reg_reg_0_3_0_5/RAMB/CLK
                         clock pessimism             -0.478     1.504    
    SLICE_X2Y68          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.814    kb_code_shift/fifo_rx/s_array_reg_reg_0_3_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.814    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 kb_code_shift/fifo_rx/s_wr_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kb_code_shift/fifo_rx/s_array_reg_reg_0_3_0_5/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.141ns (31.732%)  route 0.303ns (68.268%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.583     1.466    kb_code_shift/fifo_rx/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y69          FDCE                                         r  kb_code_shift/fifo_rx/s_wr_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y69          FDCE (Prop_fdce_C_Q)         0.141     1.607 r  kb_code_shift/fifo_rx/s_wr_ptr_reg_reg[0]/Q
                         net (fo=20, routed)          0.303     1.911    kb_code_shift/fifo_rx/s_array_reg_reg_0_3_0_5/ADDRD0
    SLICE_X2Y68          RAMD32                                       r  kb_code_shift/fifo_rx/s_array_reg_reg_0_3_0_5/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.854     1.982    kb_code_shift/fifo_rx/s_array_reg_reg_0_3_0_5/WCLK
    SLICE_X2Y68          RAMD32                                       r  kb_code_shift/fifo_rx/s_array_reg_reg_0_3_0_5/RAMB_D1/CLK
                         clock pessimism             -0.478     1.504    
    SLICE_X2Y68          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.814    kb_code_shift/fifo_rx/s_array_reg_reg_0_3_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.814    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 kb_code_shift/fifo_rx/s_wr_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kb_code_shift/fifo_rx/s_array_reg_reg_0_3_0_5/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.141ns (31.732%)  route 0.303ns (68.268%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.583     1.466    kb_code_shift/fifo_rx/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y69          FDCE                                         r  kb_code_shift/fifo_rx/s_wr_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y69          FDCE (Prop_fdce_C_Q)         0.141     1.607 r  kb_code_shift/fifo_rx/s_wr_ptr_reg_reg[0]/Q
                         net (fo=20, routed)          0.303     1.911    kb_code_shift/fifo_rx/s_array_reg_reg_0_3_0_5/ADDRD0
    SLICE_X2Y68          RAMD32                                       r  kb_code_shift/fifo_rx/s_array_reg_reg_0_3_0_5/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.854     1.982    kb_code_shift/fifo_rx/s_array_reg_reg_0_3_0_5/WCLK
    SLICE_X2Y68          RAMD32                                       r  kb_code_shift/fifo_rx/s_array_reg_reg_0_3_0_5/RAMC/CLK
                         clock pessimism             -0.478     1.504    
    SLICE_X2Y68          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.814    kb_code_shift/fifo_rx/s_array_reg_reg_0_3_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -1.814    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 kb_code_shift/fifo_rx/s_wr_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kb_code_shift/fifo_rx/s_array_reg_reg_0_3_0_5/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.141ns (31.732%)  route 0.303ns (68.268%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.583     1.466    kb_code_shift/fifo_rx/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y69          FDCE                                         r  kb_code_shift/fifo_rx/s_wr_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y69          FDCE (Prop_fdce_C_Q)         0.141     1.607 r  kb_code_shift/fifo_rx/s_wr_ptr_reg_reg[0]/Q
                         net (fo=20, routed)          0.303     1.911    kb_code_shift/fifo_rx/s_array_reg_reg_0_3_0_5/ADDRD0
    SLICE_X2Y68          RAMD32                                       r  kb_code_shift/fifo_rx/s_array_reg_reg_0_3_0_5/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.854     1.982    kb_code_shift/fifo_rx/s_array_reg_reg_0_3_0_5/WCLK
    SLICE_X2Y68          RAMD32                                       r  kb_code_shift/fifo_rx/s_array_reg_reg_0_3_0_5/RAMC_D1/CLK
                         clock pessimism             -0.478     1.504    
    SLICE_X2Y68          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.814    kb_code_shift/fifo_rx/s_array_reg_reg_0_3_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.814    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 kb_code_shift/fifo_rx/s_wr_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kb_code_shift/fifo_rx/s_array_reg_reg_0_3_0_5/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.141ns (31.732%)  route 0.303ns (68.268%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.583     1.466    kb_code_shift/fifo_rx/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y69          FDCE                                         r  kb_code_shift/fifo_rx/s_wr_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y69          FDCE (Prop_fdce_C_Q)         0.141     1.607 r  kb_code_shift/fifo_rx/s_wr_ptr_reg_reg[0]/Q
                         net (fo=20, routed)          0.303     1.911    kb_code_shift/fifo_rx/s_array_reg_reg_0_3_0_5/ADDRD0
    SLICE_X2Y68          RAMS32                                       r  kb_code_shift/fifo_rx/s_array_reg_reg_0_3_0_5/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.854     1.982    kb_code_shift/fifo_rx/s_array_reg_reg_0_3_0_5/WCLK
    SLICE_X2Y68          RAMS32                                       r  kb_code_shift/fifo_rx/s_array_reg_reg_0_3_0_5/RAMD/CLK
                         clock pessimism             -0.478     1.504    
    SLICE_X2Y68          RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.814    kb_code_shift/fifo_rx/s_array_reg_reg_0_3_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         -1.814    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 kb_code_shift/fifo_rx/s_wr_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kb_code_shift/fifo_rx/s_array_reg_reg_0_3_0_5/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.141ns (31.732%)  route 0.303ns (68.268%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.583     1.466    kb_code_shift/fifo_rx/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y69          FDCE                                         r  kb_code_shift/fifo_rx/s_wr_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y69          FDCE (Prop_fdce_C_Q)         0.141     1.607 r  kb_code_shift/fifo_rx/s_wr_ptr_reg_reg[0]/Q
                         net (fo=20, routed)          0.303     1.911    kb_code_shift/fifo_rx/s_array_reg_reg_0_3_0_5/ADDRD0
    SLICE_X2Y68          RAMS32                                       r  kb_code_shift/fifo_rx/s_array_reg_reg_0_3_0_5/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.854     1.982    kb_code_shift/fifo_rx/s_array_reg_reg_0_3_0_5/WCLK
    SLICE_X2Y68          RAMS32                                       r  kb_code_shift/fifo_rx/s_array_reg_reg_0_3_0_5/RAMD_D1/CLK
                         clock pessimism             -0.478     1.504    
    SLICE_X2Y68          RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.814    kb_code_shift/fifo_rx/s_array_reg_reg_0_3_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.814    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 uart/fifo_tx/s_wr_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/fifo_tx/s_array_reg_reg_0_3_0_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.141ns (33.145%)  route 0.284ns (66.855%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.586     1.469    uart/fifo_tx/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y66          FDCE                                         r  uart/fifo_tx/s_wr_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y66          FDCE (Prop_fdce_C_Q)         0.141     1.610 r  uart/fifo_tx/s_wr_ptr_reg_reg[0]/Q
                         net (fo=18, routed)          0.284     1.895    uart/fifo_tx/s_array_reg_reg_0_3_0_5/ADDRD0
    SLICE_X6Y66          RAMD32                                       r  uart/fifo_tx/s_array_reg_reg_0_3_0_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.855     1.982    uart/fifo_tx/s_array_reg_reg_0_3_0_5/WCLK
    SLICE_X6Y66          RAMD32                                       r  uart/fifo_tx/s_array_reg_reg_0_3_0_5/RAMA/CLK
                         clock pessimism             -0.500     1.482    
    SLICE_X6Y66          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.792    uart/fifo_tx/s_array_reg_reg_0_3_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.792    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.102    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X4Y69    kb_code_shift/s_shift_reg_reg/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X3Y67    kb_code_shift/s_state_reg_reg/C
Min Period        n/a     FDPE/C      n/a            1.000         10.000      9.000      SLICE_X4Y68    kb_code_shift/fifo_rx/s_empty_reg_reg/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X4Y68    kb_code_shift/fifo_rx/s_full_reg_reg/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X5Y68    kb_code_shift/fifo_rx/s_rd_ptr_reg_reg[0]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X5Y68    kb_code_shift/fifo_rx/s_rd_ptr_reg_reg[1]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X4Y69    kb_code_shift/fifo_rx/s_wr_ptr_reg_reg[0]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X4Y69    kb_code_shift/fifo_rx/s_wr_ptr_reg_reg[1]/C
Min Period        n/a     FDPE/C      n/a            1.000         10.000      9.000      SLICE_X3Y67    kb_code_shift/ps2_rx/FSM_onehot_s_state_reg_reg[0]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y68    kb_code_shift/fifo_rx/s_array_reg_reg_0_3_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y68    kb_code_shift/fifo_rx/s_array_reg_reg_0_3_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y68    kb_code_shift/fifo_rx/s_array_reg_reg_0_3_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y68    kb_code_shift/fifo_rx/s_array_reg_reg_0_3_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y68    kb_code_shift/fifo_rx/s_array_reg_reg_0_3_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y68    kb_code_shift/fifo_rx/s_array_reg_reg_0_3_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y68    kb_code_shift/fifo_rx/s_array_reg_reg_0_3_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y68    kb_code_shift/fifo_rx/s_array_reg_reg_0_3_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y68    kb_code_shift/fifo_rx/s_array_reg_reg_0_3_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y68    kb_code_shift/fifo_rx/s_array_reg_reg_0_3_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y68    kb_code_shift/fifo_rx/s_array_reg_reg_0_3_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y68    kb_code_shift/fifo_rx/s_array_reg_reg_0_3_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y68    kb_code_shift/fifo_rx/s_array_reg_reg_0_3_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y68    kb_code_shift/fifo_rx/s_array_reg_reg_0_3_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y68    kb_code_shift/fifo_rx/s_array_reg_reg_0_3_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y68    kb_code_shift/fifo_rx/s_array_reg_reg_0_3_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y68    kb_code_shift/fifo_rx/s_array_reg_reg_0_3_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y68    kb_code_shift/fifo_rx/s_array_reg_reg_0_3_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y68    kb_code_shift/fifo_rx/s_array_reg_reg_0_3_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y68    kb_code_shift/fifo_rx/s_array_reg_reg_0_3_0_5/RAMC/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 kb_code_shift/ps2_rx/s_filter_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.514ns  (logic 4.924ns (42.762%)  route 6.591ns (57.238%))
  Logic Levels:           4  (LUT2=1 LUT4=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.612     5.133    kb_code_shift/ps2_rx/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y71          FDCE                                         r  kb_code_shift/ps2_rx/s_filter_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y71          FDCE (Prop_fdce_C_Q)         0.419     5.552 r  kb_code_shift/ps2_rx/s_filter_reg_reg[5]/Q
                         net (fo=5, routed)           0.927     6.479    kb_code_shift/ps2_rx/s_filter_next[4]
    SLICE_X1Y71          LUT4 (Prop_lut4_I1_O)        0.322     6.801 r  kb_code_shift/ps2_rx/s_b_reg[10]_i_4/O
                         net (fo=4, routed)           0.857     7.658    kb_code_shift/ps2_rx/s_b_reg[10]_i_4_n_0
    SLICE_X1Y70          LUT4 (Prop_lut4_I2_O)        0.352     8.010 f  kb_code_shift/ps2_rx/LED_OBUF[0]_inst_i_3/O
                         net (fo=24, routed)          0.995     9.005    kb_code_shift/ps2_rx/LED_OBUF[0]_inst_i_3_n_0
    SLICE_X3Y67          LUT2 (Prop_lut2_I1_O)        0.326     9.331 r  kb_code_shift/ps2_rx/LED_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.811    13.142    LED_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.505    16.647 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000    16.647    LED[0]
    U16                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/tx/s_tx_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RsTx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.769ns  (logic 3.974ns (58.709%)  route 2.795ns (41.291%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.618     5.139    uart/tx/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y66          FDPE                                         r  uart/tx/s_tx_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y66          FDPE (Prop_fdpe_C_Q)         0.456     5.595 r  uart/tx/s_tx_reg_reg/Q
                         net (fo=1, routed)           2.795     8.390    RsTx_OBUF
    A18                  OBUF (Prop_obuf_I_O)         3.518    11.907 r  RsTx_OBUF_inst/O
                         net (fo=0)                   0.000    11.907    RsTx
    A18                                                               r  RsTx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart/tx/s_tx_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RsTx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.111ns  (logic 1.360ns (64.425%)  route 0.751ns (35.575%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.588     1.471    uart/tx/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y66          FDPE                                         r  uart/tx/s_tx_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y66          FDPE (Prop_fdpe_C_Q)         0.141     1.612 r  uart/tx/s_tx_reg_reg/Q
                         net (fo=1, routed)           0.751     2.363    RsTx_OBUF
    A18                  OBUF (Prop_obuf_I_O)         1.219     3.582 r  RsTx_OBUF_inst/O
                         net (fo=0)                   0.000     3.582    RsTx
    A18                                                               r  RsTx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kb_code_shift/ps2_rx/s_watchdog_count_reg_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.194ns  (logic 1.482ns (46.400%)  route 1.712ns (53.600%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.588     1.471    kb_code_shift/ps2_rx/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y66          FDCE                                         r  kb_code_shift/ps2_rx/s_watchdog_count_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y66          FDCE (Prop_fdce_C_Q)         0.141     1.612 r  kb_code_shift/ps2_rx/s_watchdog_count_reg_reg[10]/Q
                         net (fo=2, routed)           0.130     1.742    kb_code_shift/ps2_rx/s_watchdog_count_reg[10]
    SLICE_X0Y65          LUT6 (Prop_lut6_I5_O)        0.045     1.787 r  kb_code_shift/ps2_rx/LED_OBUF[0]_inst_i_4/O
                         net (fo=1, routed)           0.119     1.906    kb_code_shift/ps2_rx/LED_OBUF[0]_inst_i_4_n_0
    SLICE_X0Y67          LUT5 (Prop_lut5_I2_O)        0.045     1.951 r  kb_code_shift/ps2_rx/LED_OBUF[0]_inst_i_2/O
                         net (fo=4, routed)           0.202     2.153    kb_code_shift/ps2_rx/LED_OBUF[0]_inst_i_2_n_0
    SLICE_X3Y67          LUT2 (Prop_lut2_I0_O)        0.045     2.198 r  kb_code_shift/ps2_rx/LED_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.261     3.459    LED_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         1.206     4.665 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.665    LED[0]
    U16                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           129 Endpoints
Min Delay           129 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PS2Data
                            (input port)
  Destination:            kb_code_shift/ps2_rx/FSM_onehot_s_state_reg_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.935ns  (logic 2.080ns (29.993%)  route 4.855ns (70.007%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.842ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 f  PS2Data (IN)
                         net (fo=0)                   0.000     0.000    PS2Data
    B17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 f  PS2Data_IBUF_inst/O
                         net (fo=5, routed)           3.272     4.724    kb_code_shift/ps2_rx/PS2Data_IBUF
    SLICE_X1Y69          LUT2 (Prop_lut2_I1_O)        0.150     4.874 r  kb_code_shift/ps2_rx/FSM_onehot_s_state_reg[1]_i_3/O
                         net (fo=1, routed)           0.154     5.029    kb_code_shift/ps2_rx/FSM_onehot_s_state_reg[1]_i_3_n_0
    SLICE_X1Y69          LUT6 (Prop_lut6_I0_O)        0.326     5.355 r  kb_code_shift/ps2_rx/FSM_onehot_s_state_reg[1]_i_2/O
                         net (fo=2, routed)           0.953     6.308    kb_code_shift/ps2_rx/FSM_onehot_s_state_reg[1]_i_2_n_0
    SLICE_X3Y67          LUT5 (Prop_lut5_I2_O)        0.152     6.460 r  kb_code_shift/ps2_rx/FSM_onehot_s_state_reg[0]_i_1/O
                         net (fo=1, routed)           0.475     6.935    kb_code_shift/ps2_rx/FSM_onehot_s_state_reg[0]_i_1_n_0
    SLICE_X3Y67          FDPE                                         r  kb_code_shift/ps2_rx/FSM_onehot_s_state_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.501     4.842    kb_code_shift/ps2_rx/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y67          FDPE                                         r  kb_code_shift/ps2_rx/FSM_onehot_s_state_reg_reg[0]/C

Slack:                    inf
  Source:                 PS2Data
                            (input port)
  Destination:            kb_code_shift/ps2_rx/s_watchdog_count_reg_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.259ns  (logic 1.700ns (27.161%)  route 4.559ns (72.839%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        4.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 f  PS2Data (IN)
                         net (fo=0)                   0.000     0.000    PS2Data
    B17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 f  PS2Data_IBUF_inst/O
                         net (fo=5, routed)           3.222     4.674    kb_code_shift/ps2_rx/PS2Data_IBUF
    SLICE_X1Y69          LUT6 (Prop_lut6_I5_O)        0.124     4.798 r  kb_code_shift/ps2_rx/s_b_reg[10]_i_1/O
                         net (fo=11, routed)          0.468     5.267    kb_code_shift/ps2_rx/s_b_next
    SLICE_X2Y67          LUT3 (Prop_lut3_I0_O)        0.124     5.391 r  kb_code_shift/ps2_rx/s_watchdog_count_reg[20]_i_1/O
                         net (fo=21, routed)          0.868     6.259    kb_code_shift/ps2_rx/s_watchdog_count_next
    SLICE_X0Y65          FDCE                                         r  kb_code_shift/ps2_rx/s_watchdog_count_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.503     4.844    kb_code_shift/ps2_rx/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y65          FDCE                                         r  kb_code_shift/ps2_rx/s_watchdog_count_reg_reg[5]/C

Slack:                    inf
  Source:                 PS2Data
                            (input port)
  Destination:            kb_code_shift/ps2_rx/s_watchdog_count_reg_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.259ns  (logic 1.700ns (27.161%)  route 4.559ns (72.839%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        4.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 f  PS2Data (IN)
                         net (fo=0)                   0.000     0.000    PS2Data
    B17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 f  PS2Data_IBUF_inst/O
                         net (fo=5, routed)           3.222     4.674    kb_code_shift/ps2_rx/PS2Data_IBUF
    SLICE_X1Y69          LUT6 (Prop_lut6_I5_O)        0.124     4.798 r  kb_code_shift/ps2_rx/s_b_reg[10]_i_1/O
                         net (fo=11, routed)          0.468     5.267    kb_code_shift/ps2_rx/s_b_next
    SLICE_X2Y67          LUT3 (Prop_lut3_I0_O)        0.124     5.391 r  kb_code_shift/ps2_rx/s_watchdog_count_reg[20]_i_1/O
                         net (fo=21, routed)          0.868     6.259    kb_code_shift/ps2_rx/s_watchdog_count_next
    SLICE_X0Y65          FDCE                                         r  kb_code_shift/ps2_rx/s_watchdog_count_reg_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.503     4.844    kb_code_shift/ps2_rx/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y65          FDCE                                         r  kb_code_shift/ps2_rx/s_watchdog_count_reg_reg[6]/C

Slack:                    inf
  Source:                 PS2Data
                            (input port)
  Destination:            kb_code_shift/ps2_rx/s_watchdog_count_reg_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.259ns  (logic 1.700ns (27.161%)  route 4.559ns (72.839%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        4.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 f  PS2Data (IN)
                         net (fo=0)                   0.000     0.000    PS2Data
    B17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 f  PS2Data_IBUF_inst/O
                         net (fo=5, routed)           3.222     4.674    kb_code_shift/ps2_rx/PS2Data_IBUF
    SLICE_X1Y69          LUT6 (Prop_lut6_I5_O)        0.124     4.798 r  kb_code_shift/ps2_rx/s_b_reg[10]_i_1/O
                         net (fo=11, routed)          0.468     5.267    kb_code_shift/ps2_rx/s_b_next
    SLICE_X2Y67          LUT3 (Prop_lut3_I0_O)        0.124     5.391 r  kb_code_shift/ps2_rx/s_watchdog_count_reg[20]_i_1/O
                         net (fo=21, routed)          0.868     6.259    kb_code_shift/ps2_rx/s_watchdog_count_next
    SLICE_X0Y65          FDCE                                         r  kb_code_shift/ps2_rx/s_watchdog_count_reg_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.503     4.844    kb_code_shift/ps2_rx/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y65          FDCE                                         r  kb_code_shift/ps2_rx/s_watchdog_count_reg_reg[7]/C

Slack:                    inf
  Source:                 PS2Data
                            (input port)
  Destination:            kb_code_shift/ps2_rx/s_watchdog_count_reg_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.259ns  (logic 1.700ns (27.161%)  route 4.559ns (72.839%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        4.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 f  PS2Data (IN)
                         net (fo=0)                   0.000     0.000    PS2Data
    B17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 f  PS2Data_IBUF_inst/O
                         net (fo=5, routed)           3.222     4.674    kb_code_shift/ps2_rx/PS2Data_IBUF
    SLICE_X1Y69          LUT6 (Prop_lut6_I5_O)        0.124     4.798 r  kb_code_shift/ps2_rx/s_b_reg[10]_i_1/O
                         net (fo=11, routed)          0.468     5.267    kb_code_shift/ps2_rx/s_b_next
    SLICE_X2Y67          LUT3 (Prop_lut3_I0_O)        0.124     5.391 r  kb_code_shift/ps2_rx/s_watchdog_count_reg[20]_i_1/O
                         net (fo=21, routed)          0.868     6.259    kb_code_shift/ps2_rx/s_watchdog_count_next
    SLICE_X0Y65          FDCE                                         r  kb_code_shift/ps2_rx/s_watchdog_count_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.503     4.844    kb_code_shift/ps2_rx/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y65          FDCE                                         r  kb_code_shift/ps2_rx/s_watchdog_count_reg_reg[8]/C

Slack:                    inf
  Source:                 PS2Data
                            (input port)
  Destination:            kb_code_shift/ps2_rx/FSM_onehot_s_state_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.210ns  (logic 2.052ns (33.043%)  route 4.158ns (66.957%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=2)
  Clock Path Skew:        4.842ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 f  PS2Data (IN)
                         net (fo=0)                   0.000     0.000    PS2Data
    B17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 f  PS2Data_IBUF_inst/O
                         net (fo=5, routed)           3.272     4.724    kb_code_shift/ps2_rx/PS2Data_IBUF
    SLICE_X1Y69          LUT2 (Prop_lut2_I1_O)        0.150     4.874 r  kb_code_shift/ps2_rx/FSM_onehot_s_state_reg[1]_i_3/O
                         net (fo=1, routed)           0.154     5.029    kb_code_shift/ps2_rx/FSM_onehot_s_state_reg[1]_i_3_n_0
    SLICE_X1Y69          LUT6 (Prop_lut6_I0_O)        0.326     5.355 r  kb_code_shift/ps2_rx/FSM_onehot_s_state_reg[1]_i_2/O
                         net (fo=2, routed)           0.731     6.086    kb_code_shift/ps2_rx/FSM_onehot_s_state_reg[1]_i_2_n_0
    SLICE_X3Y67          LUT6 (Prop_lut6_I3_O)        0.124     6.210 r  kb_code_shift/ps2_rx/FSM_onehot_s_state_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     6.210    kb_code_shift/ps2_rx/FSM_onehot_s_state_reg[1]_i_1_n_0
    SLICE_X3Y67          FDCE                                         r  kb_code_shift/ps2_rx/FSM_onehot_s_state_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.501     4.842    kb_code_shift/ps2_rx/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y67          FDCE                                         r  kb_code_shift/ps2_rx/FSM_onehot_s_state_reg_reg[1]/C

Slack:                    inf
  Source:                 PS2Data
                            (input port)
  Destination:            kb_code_shift/ps2_rx/s_watchdog_count_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.122ns  (logic 1.700ns (27.770%)  route 4.422ns (72.230%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 f  PS2Data (IN)
                         net (fo=0)                   0.000     0.000    PS2Data
    B17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 f  PS2Data_IBUF_inst/O
                         net (fo=5, routed)           3.222     4.674    kb_code_shift/ps2_rx/PS2Data_IBUF
    SLICE_X1Y69          LUT6 (Prop_lut6_I5_O)        0.124     4.798 r  kb_code_shift/ps2_rx/s_b_reg[10]_i_1/O
                         net (fo=11, routed)          0.468     5.267    kb_code_shift/ps2_rx/s_b_next
    SLICE_X2Y67          LUT3 (Prop_lut3_I0_O)        0.124     5.391 r  kb_code_shift/ps2_rx/s_watchdog_count_reg[20]_i_1/O
                         net (fo=21, routed)          0.731     6.122    kb_code_shift/ps2_rx/s_watchdog_count_next
    SLICE_X0Y64          FDCE                                         r  kb_code_shift/ps2_rx/s_watchdog_count_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.504     4.845    kb_code_shift/ps2_rx/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y64          FDCE                                         r  kb_code_shift/ps2_rx/s_watchdog_count_reg_reg[0]/C

Slack:                    inf
  Source:                 PS2Data
                            (input port)
  Destination:            kb_code_shift/ps2_rx/s_watchdog_count_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.122ns  (logic 1.700ns (27.770%)  route 4.422ns (72.230%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 f  PS2Data (IN)
                         net (fo=0)                   0.000     0.000    PS2Data
    B17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 f  PS2Data_IBUF_inst/O
                         net (fo=5, routed)           3.222     4.674    kb_code_shift/ps2_rx/PS2Data_IBUF
    SLICE_X1Y69          LUT6 (Prop_lut6_I5_O)        0.124     4.798 r  kb_code_shift/ps2_rx/s_b_reg[10]_i_1/O
                         net (fo=11, routed)          0.468     5.267    kb_code_shift/ps2_rx/s_b_next
    SLICE_X2Y67          LUT3 (Prop_lut3_I0_O)        0.124     5.391 r  kb_code_shift/ps2_rx/s_watchdog_count_reg[20]_i_1/O
                         net (fo=21, routed)          0.731     6.122    kb_code_shift/ps2_rx/s_watchdog_count_next
    SLICE_X0Y64          FDCE                                         r  kb_code_shift/ps2_rx/s_watchdog_count_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.504     4.845    kb_code_shift/ps2_rx/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y64          FDCE                                         r  kb_code_shift/ps2_rx/s_watchdog_count_reg_reg[1]/C

Slack:                    inf
  Source:                 PS2Data
                            (input port)
  Destination:            kb_code_shift/ps2_rx/s_watchdog_count_reg_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.122ns  (logic 1.700ns (27.770%)  route 4.422ns (72.230%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 f  PS2Data (IN)
                         net (fo=0)                   0.000     0.000    PS2Data
    B17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 f  PS2Data_IBUF_inst/O
                         net (fo=5, routed)           3.222     4.674    kb_code_shift/ps2_rx/PS2Data_IBUF
    SLICE_X1Y69          LUT6 (Prop_lut6_I5_O)        0.124     4.798 r  kb_code_shift/ps2_rx/s_b_reg[10]_i_1/O
                         net (fo=11, routed)          0.468     5.267    kb_code_shift/ps2_rx/s_b_next
    SLICE_X2Y67          LUT3 (Prop_lut3_I0_O)        0.124     5.391 r  kb_code_shift/ps2_rx/s_watchdog_count_reg[20]_i_1/O
                         net (fo=21, routed)          0.731     6.122    kb_code_shift/ps2_rx/s_watchdog_count_next
    SLICE_X0Y64          FDCE                                         r  kb_code_shift/ps2_rx/s_watchdog_count_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.504     4.845    kb_code_shift/ps2_rx/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y64          FDCE                                         r  kb_code_shift/ps2_rx/s_watchdog_count_reg_reg[2]/C

Slack:                    inf
  Source:                 PS2Data
                            (input port)
  Destination:            kb_code_shift/ps2_rx/s_watchdog_count_reg_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.122ns  (logic 1.700ns (27.770%)  route 4.422ns (72.230%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 f  PS2Data (IN)
                         net (fo=0)                   0.000     0.000    PS2Data
    B17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 f  PS2Data_IBUF_inst/O
                         net (fo=5, routed)           3.222     4.674    kb_code_shift/ps2_rx/PS2Data_IBUF
    SLICE_X1Y69          LUT6 (Prop_lut6_I5_O)        0.124     4.798 r  kb_code_shift/ps2_rx/s_b_reg[10]_i_1/O
                         net (fo=11, routed)          0.468     5.267    kb_code_shift/ps2_rx/s_b_next
    SLICE_X2Y67          LUT3 (Prop_lut3_I0_O)        0.124     5.391 r  kb_code_shift/ps2_rx/s_watchdog_count_reg[20]_i_1/O
                         net (fo=21, routed)          0.731     6.122    kb_code_shift/ps2_rx/s_watchdog_count_next
    SLICE_X0Y64          FDCE                                         r  kb_code_shift/ps2_rx/s_watchdog_count_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.504     4.845    kb_code_shift/ps2_rx/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y64          FDCE                                         r  kb_code_shift/ps2_rx/s_watchdog_count_reg_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            kb_code_shift/ps2_rx/s_watchdog_count_reg_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.080ns  (logic 0.210ns (19.407%)  route 0.870ns (80.592%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=89, routed)          0.870     1.080    kb_code_shift/ps2_rx/AR[0]
    SLICE_X0Y65          FDCE                                         f  kb_code_shift/ps2_rx/s_watchdog_count_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.857     1.985    kb_code_shift/ps2_rx/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y65          FDCE                                         r  kb_code_shift/ps2_rx/s_watchdog_count_reg_reg[5]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            kb_code_shift/ps2_rx/s_watchdog_count_reg_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.080ns  (logic 0.210ns (19.407%)  route 0.870ns (80.592%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=89, routed)          0.870     1.080    kb_code_shift/ps2_rx/AR[0]
    SLICE_X0Y65          FDCE                                         f  kb_code_shift/ps2_rx/s_watchdog_count_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.857     1.985    kb_code_shift/ps2_rx/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y65          FDCE                                         r  kb_code_shift/ps2_rx/s_watchdog_count_reg_reg[6]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            kb_code_shift/ps2_rx/s_watchdog_count_reg_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.080ns  (logic 0.210ns (19.407%)  route 0.870ns (80.592%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=89, routed)          0.870     1.080    kb_code_shift/ps2_rx/AR[0]
    SLICE_X0Y65          FDCE                                         f  kb_code_shift/ps2_rx/s_watchdog_count_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.857     1.985    kb_code_shift/ps2_rx/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y65          FDCE                                         r  kb_code_shift/ps2_rx/s_watchdog_count_reg_reg[7]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            kb_code_shift/ps2_rx/s_watchdog_count_reg_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.080ns  (logic 0.210ns (19.407%)  route 0.870ns (80.592%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=89, routed)          0.870     1.080    kb_code_shift/ps2_rx/AR[0]
    SLICE_X0Y65          FDCE                                         f  kb_code_shift/ps2_rx/s_watchdog_count_reg_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.857     1.985    kb_code_shift/ps2_rx/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y65          FDCE                                         r  kb_code_shift/ps2_rx/s_watchdog_count_reg_reg[8]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            kb_code_shift/ps2_rx/s_watchdog_count_reg_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.143ns  (logic 0.210ns (18.332%)  route 0.933ns (81.668%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=89, routed)          0.933     1.143    kb_code_shift/ps2_rx/AR[0]
    SLICE_X0Y66          FDCE                                         f  kb_code_shift/ps2_rx/s_watchdog_count_reg_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.856     1.984    kb_code_shift/ps2_rx/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y66          FDCE                                         r  kb_code_shift/ps2_rx/s_watchdog_count_reg_reg[10]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            kb_code_shift/ps2_rx/s_watchdog_count_reg_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.143ns  (logic 0.210ns (18.332%)  route 0.933ns (81.668%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=89, routed)          0.933     1.143    kb_code_shift/ps2_rx/AR[0]
    SLICE_X0Y66          FDCE                                         f  kb_code_shift/ps2_rx/s_watchdog_count_reg_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.856     1.984    kb_code_shift/ps2_rx/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y66          FDCE                                         r  kb_code_shift/ps2_rx/s_watchdog_count_reg_reg[11]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            kb_code_shift/ps2_rx/s_watchdog_count_reg_reg[12]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.143ns  (logic 0.210ns (18.332%)  route 0.933ns (81.668%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=89, routed)          0.933     1.143    kb_code_shift/ps2_rx/AR[0]
    SLICE_X0Y66          FDCE                                         f  kb_code_shift/ps2_rx/s_watchdog_count_reg_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.856     1.984    kb_code_shift/ps2_rx/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y66          FDCE                                         r  kb_code_shift/ps2_rx/s_watchdog_count_reg_reg[12]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            kb_code_shift/ps2_rx/s_watchdog_count_reg_reg[9]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.143ns  (logic 0.210ns (18.332%)  route 0.933ns (81.668%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=89, routed)          0.933     1.143    kb_code_shift/ps2_rx/AR[0]
    SLICE_X0Y66          FDCE                                         f  kb_code_shift/ps2_rx/s_watchdog_count_reg_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.856     1.984    kb_code_shift/ps2_rx/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y66          FDCE                                         r  kb_code_shift/ps2_rx/s_watchdog_count_reg_reg[9]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            kb_code_shift/ps2_rx/s_watchdog_count_reg_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.144ns  (logic 0.210ns (18.316%)  route 0.934ns (81.684%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=89, routed)          0.934     1.144    kb_code_shift/ps2_rx/AR[0]
    SLICE_X0Y64          FDCE                                         f  kb_code_shift/ps2_rx/s_watchdog_count_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.858     1.986    kb_code_shift/ps2_rx/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y64          FDCE                                         r  kb_code_shift/ps2_rx/s_watchdog_count_reg_reg[0]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            kb_code_shift/ps2_rx/s_watchdog_count_reg_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.144ns  (logic 0.210ns (18.316%)  route 0.934ns (81.684%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=89, routed)          0.934     1.144    kb_code_shift/ps2_rx/AR[0]
    SLICE_X0Y64          FDCE                                         f  kb_code_shift/ps2_rx/s_watchdog_count_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.858     1.986    kb_code_shift/ps2_rx/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y64          FDCE                                         r  kb_code_shift/ps2_rx/s_watchdog_count_reg_reg[1]/C





