<html>
<head>
<title>TriCore TC1793 (C types)</title>
</head>
<style type="text/css">
.url {text-decoration:none;}
</style>
<body>

<dl>
<dt><a name="ADC0_CLC_t"><b>ADC0_CLC_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>ADC Clock Control Register</b></td></tr>
<tr><td colspan="5"><b>ADC0_CLC_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int DISR:1</td>
<td>0 - 0</td>
<td>ADC0_CLC_DISR_MASK</td>
<td>0x00000001</td>
<td align="right">0</td>
</tr>
<tr>
<td>unsigned int DISS:1</td>
<td>1 - 1</td>
<td>ADC0_CLC_DISS_MASK</td>
<td>0x00000002</td>
<td align="right">1</td>
</tr>
<tr>
<td>unsigned int SPEN:1</td>
<td>2 - 2</td>
<td>ADC0_CLC_SPEN_MASK</td>
<td>0x00000004</td>
<td align="right">2</td>
</tr>
<tr>
<td>unsigned int EDIS:1</td>
<td>3 - 3</td>
<td>ADC0_CLC_EDIS_MASK</td>
<td>0x00000008</td>
<td align="right">3</td>
</tr>
<tr>
<td>unsigned int SBWE:1</td>
<td>4 - 4</td>
<td>ADC0_CLC_SBWE_MASK</td>
<td>0x00000010</td>
<td align="right">4</td>
</tr>
<tr>
<td>unsigned int FSOE:1</td>
<td>5 - 5</td>
<td>ADC0_CLC_FSOE_MASK</td>
<td>0x00000020</td>
<td align="right">5</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../adc0.html#ADC0_CLC">ADC0_CLC</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../adc0.html">ADC0</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="ADC0_KSCFG_t"><b>ADC0_KSCFG_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>Kernel State Configuration Register</b></td></tr>
<tr><td colspan="5"><b>ADC0_KSCFG_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int ACK:1</td>
<td>2 - 2</td>
<td>ADC0_KSCFG_ACK_MASK</td>
<td>0x00000004</td>
<td align="right">2</td>
</tr>
<tr>
<td>unsigned int SUSREQ:1</td>
<td>3 - 3</td>
<td>ADC0_KSCFG_SUSREQ_MASK</td>
<td>0x00000008</td>
<td align="right">3</td>
</tr>
<tr>
<td>unsigned int NOMCFG:2</td>
<td>4 - 5</td>
<td>ADC0_KSCFG_NOMCFG_MASK</td>
<td>0x00000030</td>
<td align="right">4</td>
</tr>
<tr>
<td>unsigned int BPNOM:1</td>
<td>7 - 7</td>
<td>ADC0_KSCFG_BPNOM_MASK</td>
<td>0x00000080</td>
<td align="right">7</td>
</tr>
<tr>
<td>unsigned int SUMCFG:2</td>
<td>8 - 9</td>
<td>ADC0_KSCFG_SUMCFG_MASK</td>
<td>0x00000300</td>
<td align="right">8</td>
</tr>
<tr>
<td>unsigned int BPSUM:1</td>
<td>11 - 11</td>
<td>ADC0_KSCFG_BPSUM_MASK</td>
<td>0x00000800</td>
<td align="right">11</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../adc0.html#ADC0_KSCFG">ADC0_KSCFG</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../adc0.html">ADC0</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="ADC0_Q0R0_t"><b>ADC0_Q0R0_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>Queue 0 Register 0</b></td></tr>
<tr><td colspan="5"><b>ADC0_Q0R0_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int REQCHNR:4</td>
<td>0 - 3</td>
<td>ADC0_Q0R0_REQCHNR_MASK</td>
<td>0x0000000f</td>
<td align="right">0</td>
</tr>
<tr>
<td>unsigned int RF:1</td>
<td>5 - 5</td>
<td>ADC0_Q0R0_RF_MASK</td>
<td>0x00000020</td>
<td align="right">5</td>
</tr>
<tr>
<td>unsigned int ENSI:1</td>
<td>6 - 6</td>
<td>ADC0_Q0R0_ENSI_MASK</td>
<td>0x00000040</td>
<td align="right">6</td>
</tr>
<tr>
<td>unsigned int EXTR:1</td>
<td>7 - 7</td>
<td>ADC0_Q0R0_EXTR_MASK</td>
<td>0x00000080</td>
<td align="right">7</td>
</tr>
<tr>
<td>unsigned int V:1</td>
<td>8 - 8</td>
<td>ADC0_Q0R0_V_MASK</td>
<td>0x00000100</td>
<td align="right">8</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../adc0.html#ADC0_Q0R0">ADC0_Q0R0</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../adc0.html">ADC0</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="ADC0_Q0R2_t"><b>ADC0_Q0R2_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>Queue 2 Register 0</b></td></tr>
<tr><td colspan="5"><b>ADC0_Q0R2_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int REQCHNR:4</td>
<td>0 - 3</td>
<td>ADC0_Q0R2_REQCHNR_MASK</td>
<td>0x0000000f</td>
<td align="right">0</td>
</tr>
<tr>
<td>unsigned int RF:1</td>
<td>5 - 5</td>
<td>ADC0_Q0R2_RF_MASK</td>
<td>0x00000020</td>
<td align="right">5</td>
</tr>
<tr>
<td>unsigned int ENSI:1</td>
<td>6 - 6</td>
<td>ADC0_Q0R2_ENSI_MASK</td>
<td>0x00000040</td>
<td align="right">6</td>
</tr>
<tr>
<td>unsigned int EXTR:1</td>
<td>7 - 7</td>
<td>ADC0_Q0R2_EXTR_MASK</td>
<td>0x00000080</td>
<td align="right">7</td>
</tr>
<tr>
<td>unsigned int V:1</td>
<td>8 - 8</td>
<td>ADC0_Q0R2_V_MASK</td>
<td>0x00000100</td>
<td align="right">8</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../adc0.html#ADC0_Q0R2">ADC0_Q0R2</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../adc0.html">ADC0</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="ADC0_Q0R4_t"><b>ADC0_Q0R4_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>Queue 4 Register 0</b></td></tr>
<tr><td colspan="5"><b>ADC0_Q0R4_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int REQCHNR:4</td>
<td>0 - 3</td>
<td>ADC0_Q0R4_REQCHNR_MASK</td>
<td>0x0000000f</td>
<td align="right">0</td>
</tr>
<tr>
<td>unsigned int RF:1</td>
<td>5 - 5</td>
<td>ADC0_Q0R4_RF_MASK</td>
<td>0x00000020</td>
<td align="right">5</td>
</tr>
<tr>
<td>unsigned int ENSI:1</td>
<td>6 - 6</td>
<td>ADC0_Q0R4_ENSI_MASK</td>
<td>0x00000040</td>
<td align="right">6</td>
</tr>
<tr>
<td>unsigned int EXTR:1</td>
<td>7 - 7</td>
<td>ADC0_Q0R4_EXTR_MASK</td>
<td>0x00000080</td>
<td align="right">7</td>
</tr>
<tr>
<td>unsigned int V:1</td>
<td>8 - 8</td>
<td>ADC0_Q0R4_V_MASK</td>
<td>0x00000100</td>
<td align="right">8</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../adc0.html#ADC0_Q0R4">ADC0_Q0R4</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../adc0.html">ADC0</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="ADC0_SRCm_t"><b>ADC0_SRCm_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>ADC Service Request Control Register n</b></td></tr>
<tr><td colspan="5"><b>ADC0_SRCm_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int SRPN:8</td>
<td>0 - 7</td>
<td>ADC0_SRCm_SRPN_MASK</td>
<td>0x000000ff</td>
<td align="right">0</td>
</tr>
<tr>
<td>unsigned int TOS:1</td>
<td>10 - 10</td>
<td>ADC0_SRCm_TOS_MASK</td>
<td>0x00000400</td>
<td align="right">10</td>
</tr>
<tr>
<td>unsigned int SRE:1</td>
<td>12 - 12</td>
<td>ADC0_SRCm_SRE_MASK</td>
<td>0x00001000</td>
<td align="right">12</td>
</tr>
<tr>
<td>unsigned int SRR:1</td>
<td>13 - 13</td>
<td>ADC0_SRCm_SRR_MASK</td>
<td>0x00002000</td>
<td align="right">13</td>
</tr>
<tr>
<td>unsigned int CLRR:1</td>
<td>14 - 14</td>
<td>ADC0_SRCm_CLRR_MASK</td>
<td>0x00004000</td>
<td align="right">14</td>
</tr>
<tr>
<td>unsigned int SETR:1</td>
<td>15 - 15</td>
<td>ADC0_SRCm_SETR_MASK</td>
<td>0x00008000</td>
<td align="right">15</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../adc0.html#ADC0_SRC0">ADC0_SRC0</a>,    
<a class="url" href="../adc0.html#ADC0_SRC1">ADC0_SRC1</a>,    
<a class="url" href="../adc0.html#ADC0_SRC2">ADC0_SRC2</a>,    
<a class="url" href="../adc0.html#ADC0_SRC3">ADC0_SRC3</a>,    
<a class="url" href="../adc0.html#ADC0_SRC4">ADC0_SRC4</a>,    
<a class="url" href="../adc0.html#ADC0_SRC5">ADC0_SRC5</a>,    
<a class="url" href="../adc0.html#ADC0_SRC6">ADC0_SRC6</a>,    
<a class="url" href="../adc0.html#ADC0_SRC7">ADC0_SRC7</a>,    
<a class="url" href="../adc0.html#ADC0_SRC8">ADC0_SRC8</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../adc0.html">ADC0</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="ADC1_Q0R0_t"><b>ADC1_Q0R0_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>Queue 0 Register 0</b></td></tr>
<tr><td colspan="5"><b>ADC1_Q0R0_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int REQCHNR:4</td>
<td>0 - 3</td>
<td>ADC1_Q0R0_REQCHNR_MASK</td>
<td>0x0000000f</td>
<td align="right">0</td>
</tr>
<tr>
<td>unsigned int RF:1</td>
<td>5 - 5</td>
<td>ADC1_Q0R0_RF_MASK</td>
<td>0x00000020</td>
<td align="right">5</td>
</tr>
<tr>
<td>unsigned int ENSI:1</td>
<td>6 - 6</td>
<td>ADC1_Q0R0_ENSI_MASK</td>
<td>0x00000040</td>
<td align="right">6</td>
</tr>
<tr>
<td>unsigned int EXTR:1</td>
<td>7 - 7</td>
<td>ADC1_Q0R0_EXTR_MASK</td>
<td>0x00000080</td>
<td align="right">7</td>
</tr>
<tr>
<td>unsigned int V:1</td>
<td>8 - 8</td>
<td>ADC1_Q0R0_V_MASK</td>
<td>0x00000100</td>
<td align="right">8</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../adc1.html#ADC1_Q0R0">ADC1_Q0R0</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../adc1.html">ADC1</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="ADC1_Q0R2_t"><b>ADC1_Q0R2_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>Queue 2 Register 0</b></td></tr>
<tr><td colspan="5"><b>ADC1_Q0R2_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int REQCHNR:4</td>
<td>0 - 3</td>
<td>ADC1_Q0R2_REQCHNR_MASK</td>
<td>0x0000000f</td>
<td align="right">0</td>
</tr>
<tr>
<td>unsigned int RF:1</td>
<td>5 - 5</td>
<td>ADC1_Q0R2_RF_MASK</td>
<td>0x00000020</td>
<td align="right">5</td>
</tr>
<tr>
<td>unsigned int ENSI:1</td>
<td>6 - 6</td>
<td>ADC1_Q0R2_ENSI_MASK</td>
<td>0x00000040</td>
<td align="right">6</td>
</tr>
<tr>
<td>unsigned int EXTR:1</td>
<td>7 - 7</td>
<td>ADC1_Q0R2_EXTR_MASK</td>
<td>0x00000080</td>
<td align="right">7</td>
</tr>
<tr>
<td>unsigned int V:1</td>
<td>8 - 8</td>
<td>ADC1_Q0R2_V_MASK</td>
<td>0x00000100</td>
<td align="right">8</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../adc1.html#ADC1_Q0R2">ADC1_Q0R2</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../adc1.html">ADC1</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="ADC1_Q0R4_t"><b>ADC1_Q0R4_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>Queue 4 Register 0</b></td></tr>
<tr><td colspan="5"><b>ADC1_Q0R4_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int REQCHNR:4</td>
<td>0 - 3</td>
<td>ADC1_Q0R4_REQCHNR_MASK</td>
<td>0x0000000f</td>
<td align="right">0</td>
</tr>
<tr>
<td>unsigned int RF:1</td>
<td>5 - 5</td>
<td>ADC1_Q0R4_RF_MASK</td>
<td>0x00000020</td>
<td align="right">5</td>
</tr>
<tr>
<td>unsigned int ENSI:1</td>
<td>6 - 6</td>
<td>ADC1_Q0R4_ENSI_MASK</td>
<td>0x00000040</td>
<td align="right">6</td>
</tr>
<tr>
<td>unsigned int EXTR:1</td>
<td>7 - 7</td>
<td>ADC1_Q0R4_EXTR_MASK</td>
<td>0x00000080</td>
<td align="right">7</td>
</tr>
<tr>
<td>unsigned int V:1</td>
<td>8 - 8</td>
<td>ADC1_Q0R4_V_MASK</td>
<td>0x00000100</td>
<td align="right">8</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../adc1.html#ADC1_Q0R4">ADC1_Q0R4</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../adc1.html">ADC1</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="ADC2_Q0R0_t"><b>ADC2_Q0R0_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>Queue 0 Register 0</b></td></tr>
<tr><td colspan="5"><b>ADC2_Q0R0_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int REQCHNR:4</td>
<td>0 - 3</td>
<td>ADC2_Q0R0_REQCHNR_MASK</td>
<td>0x0000000f</td>
<td align="right">0</td>
</tr>
<tr>
<td>unsigned int RF:1</td>
<td>5 - 5</td>
<td>ADC2_Q0R0_RF_MASK</td>
<td>0x00000020</td>
<td align="right">5</td>
</tr>
<tr>
<td>unsigned int ENSI:1</td>
<td>6 - 6</td>
<td>ADC2_Q0R0_ENSI_MASK</td>
<td>0x00000040</td>
<td align="right">6</td>
</tr>
<tr>
<td>unsigned int EXTR:1</td>
<td>7 - 7</td>
<td>ADC2_Q0R0_EXTR_MASK</td>
<td>0x00000080</td>
<td align="right">7</td>
</tr>
<tr>
<td>unsigned int V:1</td>
<td>8 - 8</td>
<td>ADC2_Q0R0_V_MASK</td>
<td>0x00000100</td>
<td align="right">8</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../adc2.html#ADC2_Q0R0">ADC2_Q0R0</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../adc2.html">ADC2</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="ADC2_Q0R2_t"><b>ADC2_Q0R2_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>Queue 2 Register 0</b></td></tr>
<tr><td colspan="5"><b>ADC2_Q0R2_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int REQCHNR:4</td>
<td>0 - 3</td>
<td>ADC2_Q0R2_REQCHNR_MASK</td>
<td>0x0000000f</td>
<td align="right">0</td>
</tr>
<tr>
<td>unsigned int RF:1</td>
<td>5 - 5</td>
<td>ADC2_Q0R2_RF_MASK</td>
<td>0x00000020</td>
<td align="right">5</td>
</tr>
<tr>
<td>unsigned int ENSI:1</td>
<td>6 - 6</td>
<td>ADC2_Q0R2_ENSI_MASK</td>
<td>0x00000040</td>
<td align="right">6</td>
</tr>
<tr>
<td>unsigned int EXTR:1</td>
<td>7 - 7</td>
<td>ADC2_Q0R2_EXTR_MASK</td>
<td>0x00000080</td>
<td align="right">7</td>
</tr>
<tr>
<td>unsigned int V:1</td>
<td>8 - 8</td>
<td>ADC2_Q0R2_V_MASK</td>
<td>0x00000100</td>
<td align="right">8</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../adc2.html#ADC2_Q0R2">ADC2_Q0R2</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../adc2.html">ADC2</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="ADC2_Q0R4_t"><b>ADC2_Q0R4_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>Queue 4 Register 0</b></td></tr>
<tr><td colspan="5"><b>ADC2_Q0R4_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int REQCHNR:4</td>
<td>0 - 3</td>
<td>ADC2_Q0R4_REQCHNR_MASK</td>
<td>0x0000000f</td>
<td align="right">0</td>
</tr>
<tr>
<td>unsigned int RF:1</td>
<td>5 - 5</td>
<td>ADC2_Q0R4_RF_MASK</td>
<td>0x00000020</td>
<td align="right">5</td>
</tr>
<tr>
<td>unsigned int ENSI:1</td>
<td>6 - 6</td>
<td>ADC2_Q0R4_ENSI_MASK</td>
<td>0x00000040</td>
<td align="right">6</td>
</tr>
<tr>
<td>unsigned int EXTR:1</td>
<td>7 - 7</td>
<td>ADC2_Q0R4_EXTR_MASK</td>
<td>0x00000080</td>
<td align="right">7</td>
</tr>
<tr>
<td>unsigned int V:1</td>
<td>8 - 8</td>
<td>ADC2_Q0R4_V_MASK</td>
<td>0x00000100</td>
<td align="right">8</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../adc2.html#ADC2_Q0R4">ADC2_Q0R4</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../adc2.html">ADC2</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="ADC3_Q0R0_t"><b>ADC3_Q0R0_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>Queue 0 Register 0</b></td></tr>
<tr><td colspan="5"><b>ADC3_Q0R0_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int REQCHNR:4</td>
<td>0 - 3</td>
<td>ADC3_Q0R0_REQCHNR_MASK</td>
<td>0x0000000f</td>
<td align="right">0</td>
</tr>
<tr>
<td>unsigned int RF:1</td>
<td>5 - 5</td>
<td>ADC3_Q0R0_RF_MASK</td>
<td>0x00000020</td>
<td align="right">5</td>
</tr>
<tr>
<td>unsigned int ENSI:1</td>
<td>6 - 6</td>
<td>ADC3_Q0R0_ENSI_MASK</td>
<td>0x00000040</td>
<td align="right">6</td>
</tr>
<tr>
<td>unsigned int EXTR:1</td>
<td>7 - 7</td>
<td>ADC3_Q0R0_EXTR_MASK</td>
<td>0x00000080</td>
<td align="right">7</td>
</tr>
<tr>
<td>unsigned int V:1</td>
<td>8 - 8</td>
<td>ADC3_Q0R0_V_MASK</td>
<td>0x00000100</td>
<td align="right">8</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../adc3.html#ADC3_Q0R0">ADC3_Q0R0</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../adc3.html">ADC3</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="ADC3_Q0R2_t"><b>ADC3_Q0R2_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>Queue 2 Register 0</b></td></tr>
<tr><td colspan="5"><b>ADC3_Q0R2_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int REQCHNR:4</td>
<td>0 - 3</td>
<td>ADC3_Q0R2_REQCHNR_MASK</td>
<td>0x0000000f</td>
<td align="right">0</td>
</tr>
<tr>
<td>unsigned int RF:1</td>
<td>5 - 5</td>
<td>ADC3_Q0R2_RF_MASK</td>
<td>0x00000020</td>
<td align="right">5</td>
</tr>
<tr>
<td>unsigned int ENSI:1</td>
<td>6 - 6</td>
<td>ADC3_Q0R2_ENSI_MASK</td>
<td>0x00000040</td>
<td align="right">6</td>
</tr>
<tr>
<td>unsigned int EXTR:1</td>
<td>7 - 7</td>
<td>ADC3_Q0R2_EXTR_MASK</td>
<td>0x00000080</td>
<td align="right">7</td>
</tr>
<tr>
<td>unsigned int V:1</td>
<td>8 - 8</td>
<td>ADC3_Q0R2_V_MASK</td>
<td>0x00000100</td>
<td align="right">8</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../adc3.html#ADC3_Q0R2">ADC3_Q0R2</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../adc3.html">ADC3</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="ADC3_Q0R4_t"><b>ADC3_Q0R4_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>Queue 4 Register 0</b></td></tr>
<tr><td colspan="5"><b>ADC3_Q0R4_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int REQCHNR:4</td>
<td>0 - 3</td>
<td>ADC3_Q0R4_REQCHNR_MASK</td>
<td>0x0000000f</td>
<td align="right">0</td>
</tr>
<tr>
<td>unsigned int RF:1</td>
<td>5 - 5</td>
<td>ADC3_Q0R4_RF_MASK</td>
<td>0x00000020</td>
<td align="right">5</td>
</tr>
<tr>
<td>unsigned int ENSI:1</td>
<td>6 - 6</td>
<td>ADC3_Q0R4_ENSI_MASK</td>
<td>0x00000040</td>
<td align="right">6</td>
</tr>
<tr>
<td>unsigned int EXTR:1</td>
<td>7 - 7</td>
<td>ADC3_Q0R4_EXTR_MASK</td>
<td>0x00000080</td>
<td align="right">7</td>
</tr>
<tr>
<td>unsigned int V:1</td>
<td>8 - 8</td>
<td>ADC3_Q0R4_V_MASK</td>
<td>0x00000100</td>
<td align="right">8</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../adc3.html#ADC3_Q0R4">ADC3_Q0R4</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../adc3.html">ADC3</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="ADCn_ALR0_t"><b>ADCn_ALR0_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>Alias Register 0</b></td></tr>
<tr><td colspan="5"><b>ADCn_ALR0_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int ALIAS0:4</td>
<td>0 - 3</td>
<td>ADCn_ALR0_ALIAS0_MASK</td>
<td>0x0000000f</td>
<td align="right">0</td>
</tr>
<tr>
<td>unsigned int ALIAS1:4</td>
<td>8 - 11</td>
<td>ADCn_ALR0_ALIAS1_MASK</td>
<td>0x00000f00</td>
<td align="right">8</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../adc0.html#ADC0_ALR0">ADC0_ALR0</a>,    
<a class="url" href="../adc1.html#ADC1_ALR0">ADC1_ALR0</a>,    
<a class="url" href="../adc2.html#ADC2_ALR0">ADC2_ALR0</a>,    
<a class="url" href="../adc3.html#ADC3_ALR0">ADC3_ALR0</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../adc0.html">ADC0</a>, 
<a class="url" href="../adc1.html">ADC1</a>, 
<a class="url" href="../adc2.html">ADC2</a>, 
<a class="url" href="../adc3.html">ADC3</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="ADCn_APR_t"><b>ADCn_APR_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>Access Protection Register</b></td></tr>
<tr><td colspan="5"><b>ADCn_APR_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int RG0:1</td>
<td>0 - 0</td>
<td>ADCn_APR_RG0_MASK</td>
<td>0x00000001</td>
<td align="right">0</td>
</tr>
<tr>
<td>unsigned int RG1:1</td>
<td>1 - 1</td>
<td>ADCn_APR_RG1_MASK</td>
<td>0x00000002</td>
<td align="right">1</td>
</tr>
<tr>
<td>unsigned int RG2:1</td>
<td>2 - 2</td>
<td>ADCn_APR_RG2_MASK</td>
<td>0x00000004</td>
<td align="right">2</td>
</tr>
<tr>
<td>unsigned int RG3:1</td>
<td>3 - 3</td>
<td>ADCn_APR_RG3_MASK</td>
<td>0x00000008</td>
<td align="right">3</td>
</tr>
<tr>
<td>unsigned int RG4:1</td>
<td>4 - 4</td>
<td>ADCn_APR_RG4_MASK</td>
<td>0x00000010</td>
<td align="right">4</td>
</tr>
<tr>
<td>unsigned int RG5:1</td>
<td>5 - 5</td>
<td>ADCn_APR_RG5_MASK</td>
<td>0x00000020</td>
<td align="right">5</td>
</tr>
<tr>
<td>unsigned int ACCERR:1</td>
<td>15 - 15</td>
<td>ADCn_APR_ACCERR_MASK</td>
<td>0x00008000</td>
<td align="right">15</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../adc0.html#ADC0_APR">ADC0_APR</a>,    
<a class="url" href="../adc1.html#ADC1_APR">ADC1_APR</a>,    
<a class="url" href="../adc2.html#ADC2_APR">ADC2_APR</a>,    
<a class="url" href="../adc3.html#ADC3_APR">ADC3_APR</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../adc0.html">ADC0</a>, 
<a class="url" href="../adc1.html">ADC1</a>, 
<a class="url" href="../adc2.html">ADC2</a>, 
<a class="url" href="../adc3.html">ADC3</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="ADCn_ASENR_t"><b>ADCn_ASENR_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>Arbitration Slot Enable Register</b></td></tr>
<tr><td colspan="5"><b>ADCn_ASENR_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int ASEN0:1</td>
<td>0 - 0</td>
<td>ADCn_ASENR_ASEN0_MASK</td>
<td>0x00000001</td>
<td align="right">0</td>
</tr>
<tr>
<td>unsigned int ASEN1:1</td>
<td>1 - 1</td>
<td>ADCn_ASENR_ASEN1_MASK</td>
<td>0x00000002</td>
<td align="right">1</td>
</tr>
<tr>
<td>unsigned int ASEN2:1</td>
<td>2 - 2</td>
<td>ADCn_ASENR_ASEN2_MASK</td>
<td>0x00000004</td>
<td align="right">2</td>
</tr>
<tr>
<td>unsigned int ASEN3:1</td>
<td>3 - 3</td>
<td>ADCn_ASENR_ASEN3_MASK</td>
<td>0x00000008</td>
<td align="right">3</td>
</tr>
<tr>
<td>unsigned int ASEN4:1</td>
<td>4 - 4</td>
<td>ADCn_ASENR_ASEN4_MASK</td>
<td>0x00000010</td>
<td align="right">4</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../adc0.html#ADC0_ASENR">ADC0_ASENR</a>,    
<a class="url" href="../adc1.html#ADC1_ASENR">ADC1_ASENR</a>,    
<a class="url" href="../adc2.html#ADC2_ASENR">ADC2_ASENR</a>,    
<a class="url" href="../adc3.html#ADC3_ASENR">ADC3_ASENR</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../adc0.html">ADC0</a>, 
<a class="url" href="../adc1.html">ADC1</a>, 
<a class="url" href="../adc2.html">ADC2</a>, 
<a class="url" href="../adc3.html">ADC3</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="ADCn_BWDCFGR_t"><b>ADCn_BWDCFGR_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>Broken Wire Detection Configuration Register</b></td></tr>
<tr><td colspan="5"><b>ADCn_BWDCFGR_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int CHP:5</td>
<td>0 - 4</td>
<td>ADCn_BWDCFGR_CHP_MASK</td>
<td>0x0000001f</td>
<td align="right">0</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../adc0.html#ADC0_BWDCFGR">ADC0_BWDCFGR</a>,    
<a class="url" href="../adc1.html#ADC1_BWDCFGR">ADC1_BWDCFGR</a>,    
<a class="url" href="../adc2.html#ADC2_BWDCFGR">ADC2_BWDCFGR</a>,    
<a class="url" href="../adc3.html#ADC3_BWDCFGR">ADC3_BWDCFGR</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../adc0.html">ADC0</a>, 
<a class="url" href="../adc1.html">ADC1</a>, 
<a class="url" href="../adc2.html">ADC2</a>, 
<a class="url" href="../adc3.html">ADC3</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="ADCn_BWDENR_t"><b>ADCn_BWDENR_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>Broken Wire Detection Enable Register</b></td></tr>
<tr><td colspan="5"><b>ADCn_BWDENR_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int EN0:1</td>
<td>0 - 0</td>
<td>ADCn_BWDENR_EN0_MASK</td>
<td>0x00000001</td>
<td align="right">0</td>
</tr>
<tr>
<td>unsigned int EN1:1</td>
<td>1 - 1</td>
<td>ADCn_BWDENR_EN1_MASK</td>
<td>0x00000002</td>
<td align="right">1</td>
</tr>
<tr>
<td>unsigned int EN2:1</td>
<td>2 - 2</td>
<td>ADCn_BWDENR_EN2_MASK</td>
<td>0x00000004</td>
<td align="right">2</td>
</tr>
<tr>
<td>unsigned int EN3:1</td>
<td>3 - 3</td>
<td>ADCn_BWDENR_EN3_MASK</td>
<td>0x00000008</td>
<td align="right">3</td>
</tr>
<tr>
<td>unsigned int EN4:1</td>
<td>4 - 4</td>
<td>ADCn_BWDENR_EN4_MASK</td>
<td>0x00000010</td>
<td align="right">4</td>
</tr>
<tr>
<td>unsigned int EN5:1</td>
<td>5 - 5</td>
<td>ADCn_BWDENR_EN5_MASK</td>
<td>0x00000020</td>
<td align="right">5</td>
</tr>
<tr>
<td>unsigned int EN6:1</td>
<td>6 - 6</td>
<td>ADCn_BWDENR_EN6_MASK</td>
<td>0x00000040</td>
<td align="right">6</td>
</tr>
<tr>
<td>unsigned int EN7:1</td>
<td>7 - 7</td>
<td>ADCn_BWDENR_EN7_MASK</td>
<td>0x00000080</td>
<td align="right">7</td>
</tr>
<tr>
<td>unsigned int EN8:1</td>
<td>8 - 8</td>
<td>ADCn_BWDENR_EN8_MASK</td>
<td>0x00000100</td>
<td align="right">8</td>
</tr>
<tr>
<td>unsigned int EN9:1</td>
<td>9 - 9</td>
<td>ADCn_BWDENR_EN9_MASK</td>
<td>0x00000200</td>
<td align="right">9</td>
</tr>
<tr>
<td>unsigned int EN10:1</td>
<td>10 - 10</td>
<td>ADCn_BWDENR_EN10_MASK</td>
<td>0x00000400</td>
<td align="right">10</td>
</tr>
<tr>
<td>unsigned int EN11:1</td>
<td>11 - 11</td>
<td>ADCn_BWDENR_EN11_MASK</td>
<td>0x00000800</td>
<td align="right">11</td>
</tr>
<tr>
<td>unsigned int EN12:1</td>
<td>12 - 12</td>
<td>ADCn_BWDENR_EN12_MASK</td>
<td>0x00001000</td>
<td align="right">12</td>
</tr>
<tr>
<td>unsigned int EN13:1</td>
<td>13 - 13</td>
<td>ADCn_BWDENR_EN13_MASK</td>
<td>0x00002000</td>
<td align="right">13</td>
</tr>
<tr>
<td>unsigned int EN14:1</td>
<td>14 - 14</td>
<td>ADCn_BWDENR_EN14_MASK</td>
<td>0x00004000</td>
<td align="right">14</td>
</tr>
<tr>
<td>unsigned int EN15:1</td>
<td>15 - 15</td>
<td>ADCn_BWDENR_EN15_MASK</td>
<td>0x00008000</td>
<td align="right">15</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../adc0.html#ADC0_BWDENR">ADC0_BWDENR</a>,    
<a class="url" href="../adc1.html#ADC1_BWDENR">ADC1_BWDENR</a>,    
<a class="url" href="../adc2.html#ADC2_BWDENR">ADC2_BWDENR</a>,    
<a class="url" href="../adc3.html#ADC3_BWDENR">ADC3_BWDENR</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../adc0.html">ADC0</a>, 
<a class="url" href="../adc1.html">ADC1</a>, 
<a class="url" href="../adc2.html">ADC2</a>, 
<a class="url" href="../adc3.html">ADC3</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="ADCn_CHCTRm_t"><b>ADCn_CHCTRm_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>Channel n Control Register</b></td></tr>
<tr><td colspan="5"><b>ADCn_CHCTRm_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int BNDASEL:2</td>
<td>0 - 1</td>
<td>ADCn_CHCTRm_BNDASEL_MASK</td>
<td>0x00000003</td>
<td align="right">0</td>
</tr>
<tr>
<td>unsigned int BNDBSEL:2</td>
<td>2 - 3</td>
<td>ADCn_CHCTRm_BNDBSEL_MASK</td>
<td>0x0000000c</td>
<td align="right">2</td>
</tr>
<tr>
<td>unsigned int LCC:3</td>
<td>4 - 6</td>
<td>ADCn_CHCTRm_LCC_MASK</td>
<td>0x00000070</td>
<td align="right">4</td>
</tr>
<tr>
<td>unsigned int SYNC:1</td>
<td>7 - 7</td>
<td>ADCn_CHCTRm_SYNC_MASK</td>
<td>0x00000080</td>
<td align="right">7</td>
</tr>
<tr>
<td>unsigned int REFSEL:2</td>
<td>8 - 9</td>
<td>ADCn_CHCTRm_REFSEL_MASK</td>
<td>0x00000300</td>
<td align="right">8</td>
</tr>
<tr>
<td>unsigned int ICLSEL:2</td>
<td>10 - 11</td>
<td>ADCn_CHCTRm_ICLSEL_MASK</td>
<td>0x00000c00</td>
<td align="right">10</td>
</tr>
<tr>
<td>unsigned int RESRSEL:4</td>
<td>12 - 15</td>
<td>ADCn_CHCTRm_RESRSEL_MASK</td>
<td>0x0000f000</td>
<td align="right">12</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../adc0.html#ADC0_CHCTR0">ADC0_CHCTR0</a>,    
<a class="url" href="../adc0.html#ADC0_CHCTR1">ADC0_CHCTR1</a>,    
<a class="url" href="../adc0.html#ADC0_CHCTR10">ADC0_CHCTR10</a>,    
<a class="url" href="../adc0.html#ADC0_CHCTR11">ADC0_CHCTR11</a>,    
<a class="url" href="../adc0.html#ADC0_CHCTR12">ADC0_CHCTR12</a>,    
<a class="url" href="../adc0.html#ADC0_CHCTR13">ADC0_CHCTR13</a>,    
<a class="url" href="../adc0.html#ADC0_CHCTR14">ADC0_CHCTR14</a>,    
<a class="url" href="../adc0.html#ADC0_CHCTR15">ADC0_CHCTR15</a>,    
<a class="url" href="../adc0.html#ADC0_CHCTR2">ADC0_CHCTR2</a>,    
<a class="url" href="../adc0.html#ADC0_CHCTR3">ADC0_CHCTR3</a>,    
<a class="url" href="../adc0.html#ADC0_CHCTR4">ADC0_CHCTR4</a>,    
<a class="url" href="../adc0.html#ADC0_CHCTR5">ADC0_CHCTR5</a>,    
<a class="url" href="../adc0.html#ADC0_CHCTR6">ADC0_CHCTR6</a>,    
<a class="url" href="../adc0.html#ADC0_CHCTR7">ADC0_CHCTR7</a>,    
<a class="url" href="../adc0.html#ADC0_CHCTR8">ADC0_CHCTR8</a>,    
<a class="url" href="../adc0.html#ADC0_CHCTR9">ADC0_CHCTR9</a>,    
<a class="url" href="../adc1.html#ADC1_CHCTR0">ADC1_CHCTR0</a>,    
<a class="url" href="../adc1.html#ADC1_CHCTR1">ADC1_CHCTR1</a>,    
<a class="url" href="../adc1.html#ADC1_CHCTR10">ADC1_CHCTR10</a>,    
<a class="url" href="../adc1.html#ADC1_CHCTR11">ADC1_CHCTR11</a>,    
<a class="url" href="../adc1.html#ADC1_CHCTR12">ADC1_CHCTR12</a>,    
<a class="url" href="../adc1.html#ADC1_CHCTR13">ADC1_CHCTR13</a>,    
<a class="url" href="../adc1.html#ADC1_CHCTR14">ADC1_CHCTR14</a>,    
<a class="url" href="../adc1.html#ADC1_CHCTR15">ADC1_CHCTR15</a>,    
<a class="url" href="../adc1.html#ADC1_CHCTR2">ADC1_CHCTR2</a>,    
<a class="url" href="../adc1.html#ADC1_CHCTR3">ADC1_CHCTR3</a>,    
<a class="url" href="../adc1.html#ADC1_CHCTR4">ADC1_CHCTR4</a>,    
<a class="url" href="../adc1.html#ADC1_CHCTR5">ADC1_CHCTR5</a>,    
<a class="url" href="../adc1.html#ADC1_CHCTR6">ADC1_CHCTR6</a>,    
<a class="url" href="../adc1.html#ADC1_CHCTR7">ADC1_CHCTR7</a>,    
<a class="url" href="../adc1.html#ADC1_CHCTR8">ADC1_CHCTR8</a>,    
<a class="url" href="../adc1.html#ADC1_CHCTR9">ADC1_CHCTR9</a>,    
<a class="url" href="../adc2.html#ADC2_CHCTR0">ADC2_CHCTR0</a>,    
<a class="url" href="../adc2.html#ADC2_CHCTR1">ADC2_CHCTR1</a>,    
<a class="url" href="../adc2.html#ADC2_CHCTR10">ADC2_CHCTR10</a>,    
<a class="url" href="../adc2.html#ADC2_CHCTR11">ADC2_CHCTR11</a>,    
<a class="url" href="../adc2.html#ADC2_CHCTR12">ADC2_CHCTR12</a>,    
<a class="url" href="../adc2.html#ADC2_CHCTR13">ADC2_CHCTR13</a>,    
<a class="url" href="../adc2.html#ADC2_CHCTR14">ADC2_CHCTR14</a>,    
<a class="url" href="../adc2.html#ADC2_CHCTR15">ADC2_CHCTR15</a>,    
<a class="url" href="../adc2.html#ADC2_CHCTR2">ADC2_CHCTR2</a>,    
<a class="url" href="../adc2.html#ADC2_CHCTR3">ADC2_CHCTR3</a>,    
<a class="url" href="../adc2.html#ADC2_CHCTR4">ADC2_CHCTR4</a>,    
<a class="url" href="../adc2.html#ADC2_CHCTR5">ADC2_CHCTR5</a>,    
<a class="url" href="../adc2.html#ADC2_CHCTR6">ADC2_CHCTR6</a>,    
<a class="url" href="../adc2.html#ADC2_CHCTR7">ADC2_CHCTR7</a>,    
<a class="url" href="../adc2.html#ADC2_CHCTR8">ADC2_CHCTR8</a>,    
<a class="url" href="../adc2.html#ADC2_CHCTR9">ADC2_CHCTR9</a>,    
<a class="url" href="../adc3.html#ADC3_CHCTR0">ADC3_CHCTR0</a>,    
<a class="url" href="../adc3.html#ADC3_CHCTR1">ADC3_CHCTR1</a>,    
<a class="url" href="../adc3.html#ADC3_CHCTR10">ADC3_CHCTR10</a>,    
<a class="url" href="../adc3.html#ADC3_CHCTR11">ADC3_CHCTR11</a>,    
<a class="url" href="../adc3.html#ADC3_CHCTR12">ADC3_CHCTR12</a>,    
<a class="url" href="../adc3.html#ADC3_CHCTR13">ADC3_CHCTR13</a>,    
<a class="url" href="../adc3.html#ADC3_CHCTR14">ADC3_CHCTR14</a>,    
<a class="url" href="../adc3.html#ADC3_CHCTR15">ADC3_CHCTR15</a>,    
<a class="url" href="../adc3.html#ADC3_CHCTR2">ADC3_CHCTR2</a>,    
<a class="url" href="../adc3.html#ADC3_CHCTR3">ADC3_CHCTR3</a>,    
<a class="url" href="../adc3.html#ADC3_CHCTR4">ADC3_CHCTR4</a>,    
<a class="url" href="../adc3.html#ADC3_CHCTR5">ADC3_CHCTR5</a>,    
<a class="url" href="../adc3.html#ADC3_CHCTR6">ADC3_CHCTR6</a>,    
<a class="url" href="../adc3.html#ADC3_CHCTR7">ADC3_CHCTR7</a>,    
<a class="url" href="../adc3.html#ADC3_CHCTR8">ADC3_CHCTR8</a>,    
<a class="url" href="../adc3.html#ADC3_CHCTR9">ADC3_CHCTR9</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../adc0.html">ADC0</a>, 
<a class="url" href="../adc1.html">ADC1</a>, 
<a class="url" href="../adc2.html">ADC2</a>, 
<a class="url" href="../adc3.html">ADC3</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="ADCn_CHENPRm_t"><b>ADCn_CHENPRm_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>Channel Event Node Pointer Register n</b></td></tr>
<tr><td colspan="5"><b>ADCn_CHENPRm_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int CHENP0:3</td>
<td>0 - 2</td>
<td>ADCn_CHENPRm_CHENP0_MASK</td>
<td>0x00000007</td>
<td align="right">0</td>
</tr>
<tr>
<td>unsigned int CHENP1:3</td>
<td>4 - 6</td>
<td>ADCn_CHENPRm_CHENP1_MASK</td>
<td>0x00000070</td>
<td align="right">4</td>
</tr>
<tr>
<td>unsigned int CHENP2:3</td>
<td>8 - 10</td>
<td>ADCn_CHENPRm_CHENP2_MASK</td>
<td>0x00000700</td>
<td align="right">8</td>
</tr>
<tr>
<td>unsigned int CHENP3:3</td>
<td>12 - 14</td>
<td>ADCn_CHENPRm_CHENP3_MASK</td>
<td>0x00007000</td>
<td align="right">12</td>
</tr>
<tr>
<td>unsigned int CHENP4:3</td>
<td>16 - 18</td>
<td>ADCn_CHENPRm_CHENP4_MASK</td>
<td>0x00070000</td>
<td align="right">16</td>
</tr>
<tr>
<td>unsigned int CHENP5:3</td>
<td>20 - 22</td>
<td>ADCn_CHENPRm_CHENP5_MASK</td>
<td>0x00700000</td>
<td align="right">20</td>
</tr>
<tr>
<td>unsigned int CHENP6:3</td>
<td>24 - 26</td>
<td>ADCn_CHENPRm_CHENP6_MASK</td>
<td>0x07000000</td>
<td align="right">24</td>
</tr>
<tr>
<td>unsigned int CHENP7:3</td>
<td>28 - 30</td>
<td>ADCn_CHENPRm_CHENP7_MASK</td>
<td>0x70000000</td>
<td align="right">28</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../adc0.html#ADC0_CHENPR0">ADC0_CHENPR0</a>,    
<a class="url" href="../adc0.html#ADC0_CHENPR8">ADC0_CHENPR8</a>,    
<a class="url" href="../adc1.html#ADC1_CHENPR0">ADC1_CHENPR0</a>,    
<a class="url" href="../adc1.html#ADC1_CHENPR8">ADC1_CHENPR8</a>,    
<a class="url" href="../adc2.html#ADC2_CHENPR0">ADC2_CHENPR0</a>,    
<a class="url" href="../adc2.html#ADC2_CHENPR8">ADC2_CHENPR8</a>,    
<a class="url" href="../adc3.html#ADC3_CHENPR0">ADC3_CHENPR0</a>,    
<a class="url" href="../adc3.html#ADC3_CHENPR8">ADC3_CHENPR8</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../adc0.html">ADC0</a>, 
<a class="url" href="../adc1.html">ADC1</a>, 
<a class="url" href="../adc2.html">ADC2</a>, 
<a class="url" href="../adc3.html">ADC3</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="ADCn_CHFCR_t"><b>ADCn_CHFCR_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>Channel Flag Clear Register</b></td></tr>
<tr><td colspan="5"><b>ADCn_CHFCR_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int CFC0:1</td>
<td>0 - 0</td>
<td>ADCn_CHFCR_CFC0_MASK</td>
<td>0x00000001</td>
<td align="right">0</td>
</tr>
<tr>
<td>unsigned int CFC1:1</td>
<td>1 - 1</td>
<td>ADCn_CHFCR_CFC1_MASK</td>
<td>0x00000002</td>
<td align="right">1</td>
</tr>
<tr>
<td>unsigned int CFC2:1</td>
<td>2 - 2</td>
<td>ADCn_CHFCR_CFC2_MASK</td>
<td>0x00000004</td>
<td align="right">2</td>
</tr>
<tr>
<td>unsigned int CFC3:1</td>
<td>3 - 3</td>
<td>ADCn_CHFCR_CFC3_MASK</td>
<td>0x00000008</td>
<td align="right">3</td>
</tr>
<tr>
<td>unsigned int CFC4:1</td>
<td>4 - 4</td>
<td>ADCn_CHFCR_CFC4_MASK</td>
<td>0x00000010</td>
<td align="right">4</td>
</tr>
<tr>
<td>unsigned int CFC5:1</td>
<td>5 - 5</td>
<td>ADCn_CHFCR_CFC5_MASK</td>
<td>0x00000020</td>
<td align="right">5</td>
</tr>
<tr>
<td>unsigned int CFC6:1</td>
<td>6 - 6</td>
<td>ADCn_CHFCR_CFC6_MASK</td>
<td>0x00000040</td>
<td align="right">6</td>
</tr>
<tr>
<td>unsigned int CFC7:1</td>
<td>7 - 7</td>
<td>ADCn_CHFCR_CFC7_MASK</td>
<td>0x00000080</td>
<td align="right">7</td>
</tr>
<tr>
<td>unsigned int CFC8:1</td>
<td>8 - 8</td>
<td>ADCn_CHFCR_CFC8_MASK</td>
<td>0x00000100</td>
<td align="right">8</td>
</tr>
<tr>
<td>unsigned int CFC9:1</td>
<td>9 - 9</td>
<td>ADCn_CHFCR_CFC9_MASK</td>
<td>0x00000200</td>
<td align="right">9</td>
</tr>
<tr>
<td>unsigned int CFC10:1</td>
<td>10 - 10</td>
<td>ADCn_CHFCR_CFC10_MASK</td>
<td>0x00000400</td>
<td align="right">10</td>
</tr>
<tr>
<td>unsigned int CFC11:1</td>
<td>11 - 11</td>
<td>ADCn_CHFCR_CFC11_MASK</td>
<td>0x00000800</td>
<td align="right">11</td>
</tr>
<tr>
<td>unsigned int CFC12:1</td>
<td>12 - 12</td>
<td>ADCn_CHFCR_CFC12_MASK</td>
<td>0x00001000</td>
<td align="right">12</td>
</tr>
<tr>
<td>unsigned int CFC13:1</td>
<td>13 - 13</td>
<td>ADCn_CHFCR_CFC13_MASK</td>
<td>0x00002000</td>
<td align="right">13</td>
</tr>
<tr>
<td>unsigned int CFC14:1</td>
<td>14 - 14</td>
<td>ADCn_CHFCR_CFC14_MASK</td>
<td>0x00004000</td>
<td align="right">14</td>
</tr>
<tr>
<td>unsigned int CFC15:1</td>
<td>15 - 15</td>
<td>ADCn_CHFCR_CFC15_MASK</td>
<td>0x00008000</td>
<td align="right">15</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../adc0.html#ADC0_CHFCR">ADC0_CHFCR</a>,    
<a class="url" href="../adc1.html#ADC1_CHFCR">ADC1_CHFCR</a>,    
<a class="url" href="../adc2.html#ADC2_CHFCR">ADC2_CHFCR</a>,    
<a class="url" href="../adc3.html#ADC3_CHFCR">ADC3_CHFCR</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../adc0.html">ADC0</a>, 
<a class="url" href="../adc1.html">ADC1</a>, 
<a class="url" href="../adc2.html">ADC2</a>, 
<a class="url" href="../adc3.html">ADC3</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="ADCn_CHFR_t"><b>ADCn_CHFR_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>Channel Flag Register</b></td></tr>
<tr><td colspan="5"><b>ADCn_CHFR_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int FC0:1</td>
<td>0 - 0</td>
<td>ADCn_CHFR_FC0_MASK</td>
<td>0x00000001</td>
<td align="right">0</td>
</tr>
<tr>
<td>unsigned int FC1:1</td>
<td>1 - 1</td>
<td>ADCn_CHFR_FC1_MASK</td>
<td>0x00000002</td>
<td align="right">1</td>
</tr>
<tr>
<td>unsigned int FC2:1</td>
<td>2 - 2</td>
<td>ADCn_CHFR_FC2_MASK</td>
<td>0x00000004</td>
<td align="right">2</td>
</tr>
<tr>
<td>unsigned int FC3:1</td>
<td>3 - 3</td>
<td>ADCn_CHFR_FC3_MASK</td>
<td>0x00000008</td>
<td align="right">3</td>
</tr>
<tr>
<td>unsigned int FC4:1</td>
<td>4 - 4</td>
<td>ADCn_CHFR_FC4_MASK</td>
<td>0x00000010</td>
<td align="right">4</td>
</tr>
<tr>
<td>unsigned int FC5:1</td>
<td>5 - 5</td>
<td>ADCn_CHFR_FC5_MASK</td>
<td>0x00000020</td>
<td align="right">5</td>
</tr>
<tr>
<td>unsigned int FC6:1</td>
<td>6 - 6</td>
<td>ADCn_CHFR_FC6_MASK</td>
<td>0x00000040</td>
<td align="right">6</td>
</tr>
<tr>
<td>unsigned int FC7:1</td>
<td>7 - 7</td>
<td>ADCn_CHFR_FC7_MASK</td>
<td>0x00000080</td>
<td align="right">7</td>
</tr>
<tr>
<td>unsigned int FC8:1</td>
<td>8 - 8</td>
<td>ADCn_CHFR_FC8_MASK</td>
<td>0x00000100</td>
<td align="right">8</td>
</tr>
<tr>
<td>unsigned int FC9:1</td>
<td>9 - 9</td>
<td>ADCn_CHFR_FC9_MASK</td>
<td>0x00000200</td>
<td align="right">9</td>
</tr>
<tr>
<td>unsigned int FC10:1</td>
<td>10 - 10</td>
<td>ADCn_CHFR_FC10_MASK</td>
<td>0x00000400</td>
<td align="right">10</td>
</tr>
<tr>
<td>unsigned int FC11:1</td>
<td>11 - 11</td>
<td>ADCn_CHFR_FC11_MASK</td>
<td>0x00000800</td>
<td align="right">11</td>
</tr>
<tr>
<td>unsigned int FC12:1</td>
<td>12 - 12</td>
<td>ADCn_CHFR_FC12_MASK</td>
<td>0x00001000</td>
<td align="right">12</td>
</tr>
<tr>
<td>unsigned int FC13:1</td>
<td>13 - 13</td>
<td>ADCn_CHFR_FC13_MASK</td>
<td>0x00002000</td>
<td align="right">13</td>
</tr>
<tr>
<td>unsigned int FC14:1</td>
<td>14 - 14</td>
<td>ADCn_CHFR_FC14_MASK</td>
<td>0x00004000</td>
<td align="right">14</td>
</tr>
<tr>
<td>unsigned int FC15:1</td>
<td>15 - 15</td>
<td>ADCn_CHFR_FC15_MASK</td>
<td>0x00008000</td>
<td align="right">15</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../adc0.html#ADC0_CHFR">ADC0_CHFR</a>,    
<a class="url" href="../adc1.html#ADC1_CHFR">ADC1_CHFR</a>,    
<a class="url" href="../adc2.html#ADC2_CHFR">ADC2_CHFR</a>,    
<a class="url" href="../adc3.html#ADC3_CHFR">ADC3_CHFR</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../adc0.html">ADC0</a>, 
<a class="url" href="../adc1.html">ADC1</a>, 
<a class="url" href="../adc2.html">ADC2</a>, 
<a class="url" href="../adc3.html">ADC3</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="ADCn_CRCRm_t"><b>ADCn_CRCRm_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>Conversion Request n Control Register</b></td></tr>
<tr><td colspan="5"><b>ADCn_CRCRm_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int CH0:1</td>
<td>0 - 0</td>
<td>ADCn_CRCRm_CH0_MASK</td>
<td>0x00000001</td>
<td align="right">0</td>
</tr>
<tr>
<td>unsigned int CH1:1</td>
<td>1 - 1</td>
<td>ADCn_CRCRm_CH1_MASK</td>
<td>0x00000002</td>
<td align="right">1</td>
</tr>
<tr>
<td>unsigned int CH2:1</td>
<td>2 - 2</td>
<td>ADCn_CRCRm_CH2_MASK</td>
<td>0x00000004</td>
<td align="right">2</td>
</tr>
<tr>
<td>unsigned int CH3:1</td>
<td>3 - 3</td>
<td>ADCn_CRCRm_CH3_MASK</td>
<td>0x00000008</td>
<td align="right">3</td>
</tr>
<tr>
<td>unsigned int CH4:1</td>
<td>4 - 4</td>
<td>ADCn_CRCRm_CH4_MASK</td>
<td>0x00000010</td>
<td align="right">4</td>
</tr>
<tr>
<td>unsigned int CH5:1</td>
<td>5 - 5</td>
<td>ADCn_CRCRm_CH5_MASK</td>
<td>0x00000020</td>
<td align="right">5</td>
</tr>
<tr>
<td>unsigned int CH6:1</td>
<td>6 - 6</td>
<td>ADCn_CRCRm_CH6_MASK</td>
<td>0x00000040</td>
<td align="right">6</td>
</tr>
<tr>
<td>unsigned int CH7:1</td>
<td>7 - 7</td>
<td>ADCn_CRCRm_CH7_MASK</td>
<td>0x00000080</td>
<td align="right">7</td>
</tr>
<tr>
<td>unsigned int CH8:1</td>
<td>8 - 8</td>
<td>ADCn_CRCRm_CH8_MASK</td>
<td>0x00000100</td>
<td align="right">8</td>
</tr>
<tr>
<td>unsigned int CH9:1</td>
<td>9 - 9</td>
<td>ADCn_CRCRm_CH9_MASK</td>
<td>0x00000200</td>
<td align="right">9</td>
</tr>
<tr>
<td>unsigned int CH10:1</td>
<td>10 - 10</td>
<td>ADCn_CRCRm_CH10_MASK</td>
<td>0x00000400</td>
<td align="right">10</td>
</tr>
<tr>
<td>unsigned int CH11:1</td>
<td>11 - 11</td>
<td>ADCn_CRCRm_CH11_MASK</td>
<td>0x00000800</td>
<td align="right">11</td>
</tr>
<tr>
<td>unsigned int CH12:1</td>
<td>12 - 12</td>
<td>ADCn_CRCRm_CH12_MASK</td>
<td>0x00001000</td>
<td align="right">12</td>
</tr>
<tr>
<td>unsigned int CH13:1</td>
<td>13 - 13</td>
<td>ADCn_CRCRm_CH13_MASK</td>
<td>0x00002000</td>
<td align="right">13</td>
</tr>
<tr>
<td>unsigned int CH14:1</td>
<td>14 - 14</td>
<td>ADCn_CRCRm_CH14_MASK</td>
<td>0x00004000</td>
<td align="right">14</td>
</tr>
<tr>
<td>unsigned int CH15:1</td>
<td>15 - 15</td>
<td>ADCn_CRCRm_CH15_MASK</td>
<td>0x00008000</td>
<td align="right">15</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../adc0.html#ADC0_CRCR1">ADC0_CRCR1</a>,    
<a class="url" href="../adc0.html#ADC0_CRCR3">ADC0_CRCR3</a>,    
<a class="url" href="../adc1.html#ADC1_CRCR1">ADC1_CRCR1</a>,    
<a class="url" href="../adc1.html#ADC1_CRCR3">ADC1_CRCR3</a>,    
<a class="url" href="../adc2.html#ADC2_CRCR1">ADC2_CRCR1</a>,    
<a class="url" href="../adc2.html#ADC2_CRCR3">ADC2_CRCR3</a>,    
<a class="url" href="../adc3.html#ADC3_CRCR1">ADC3_CRCR1</a>,    
<a class="url" href="../adc3.html#ADC3_CRCR3">ADC3_CRCR3</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../adc0.html">ADC0</a>, 
<a class="url" href="../adc1.html">ADC1</a>, 
<a class="url" href="../adc2.html">ADC2</a>, 
<a class="url" href="../adc3.html">ADC3</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="ADCn_CRMRm_t"><b>ADCn_CRMRm_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>Conversion Request n Mode Register</b></td></tr>
<tr><td colspan="5"><b>ADCn_CRMRm_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int ENGT:2</td>
<td>0 - 1</td>
<td>ADCn_CRMRm_ENGT_MASK</td>
<td>0x00000003</td>
<td align="right">0</td>
</tr>
<tr>
<td>unsigned int ENTR:1</td>
<td>2 - 2</td>
<td>ADCn_CRMRm_ENTR_MASK</td>
<td>0x00000004</td>
<td align="right">2</td>
</tr>
<tr>
<td>unsigned int ENSI:1</td>
<td>3 - 3</td>
<td>ADCn_CRMRm_ENSI_MASK</td>
<td>0x00000008</td>
<td align="right">3</td>
</tr>
<tr>
<td>unsigned int SCAN:1</td>
<td>4 - 4</td>
<td>ADCn_CRMRm_SCAN_MASK</td>
<td>0x00000010</td>
<td align="right">4</td>
</tr>
<tr>
<td>unsigned int LDM:1</td>
<td>5 - 5</td>
<td>ADCn_CRMRm_LDM_MASK</td>
<td>0x00000020</td>
<td align="right">5</td>
</tr>
<tr>
<td>unsigned int REQGT:1</td>
<td>7 - 7</td>
<td>ADCn_CRMRm_REQGT_MASK</td>
<td>0x00000080</td>
<td align="right">7</td>
</tr>
<tr>
<td>unsigned int CLRPND:1</td>
<td>8 - 8</td>
<td>ADCn_CRMRm_CLRPND_MASK</td>
<td>0x00000100</td>
<td align="right">8</td>
</tr>
<tr>
<td>unsigned int LDEV:1</td>
<td>9 - 9</td>
<td>ADCn_CRMRm_LDEV_MASK</td>
<td>0x00000200</td>
<td align="right">9</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../adc0.html#ADC0_CRMR1">ADC0_CRMR1</a>,    
<a class="url" href="../adc0.html#ADC0_CRMR3">ADC0_CRMR3</a>,    
<a class="url" href="../adc1.html#ADC1_CRMR1">ADC1_CRMR1</a>,    
<a class="url" href="../adc1.html#ADC1_CRMR3">ADC1_CRMR3</a>,    
<a class="url" href="../adc2.html#ADC2_CRMR1">ADC2_CRMR1</a>,    
<a class="url" href="../adc2.html#ADC2_CRMR3">ADC2_CRMR3</a>,    
<a class="url" href="../adc3.html#ADC3_CRMR1">ADC3_CRMR1</a>,    
<a class="url" href="../adc3.html#ADC3_CRMR3">ADC3_CRMR3</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../adc0.html">ADC0</a>, 
<a class="url" href="../adc1.html">ADC1</a>, 
<a class="url" href="../adc2.html">ADC2</a>, 
<a class="url" href="../adc3.html">ADC3</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="ADCn_CRPRm_t"><b>ADCn_CRPRm_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>Conversion Request n Pending Register</b></td></tr>
<tr><td colspan="5"><b>ADCn_CRPRm_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int CHP0:1</td>
<td>0 - 0</td>
<td>ADCn_CRPRm_CHP0_MASK</td>
<td>0x00000001</td>
<td align="right">0</td>
</tr>
<tr>
<td>unsigned int CHP1:1</td>
<td>1 - 1</td>
<td>ADCn_CRPRm_CHP1_MASK</td>
<td>0x00000002</td>
<td align="right">1</td>
</tr>
<tr>
<td>unsigned int CHP2:1</td>
<td>2 - 2</td>
<td>ADCn_CRPRm_CHP2_MASK</td>
<td>0x00000004</td>
<td align="right">2</td>
</tr>
<tr>
<td>unsigned int CHP3:1</td>
<td>3 - 3</td>
<td>ADCn_CRPRm_CHP3_MASK</td>
<td>0x00000008</td>
<td align="right">3</td>
</tr>
<tr>
<td>unsigned int CHP4:1</td>
<td>4 - 4</td>
<td>ADCn_CRPRm_CHP4_MASK</td>
<td>0x00000010</td>
<td align="right">4</td>
</tr>
<tr>
<td>unsigned int CHP5:1</td>
<td>5 - 5</td>
<td>ADCn_CRPRm_CHP5_MASK</td>
<td>0x00000020</td>
<td align="right">5</td>
</tr>
<tr>
<td>unsigned int CHP6:1</td>
<td>6 - 6</td>
<td>ADCn_CRPRm_CHP6_MASK</td>
<td>0x00000040</td>
<td align="right">6</td>
</tr>
<tr>
<td>unsigned int CHP7:1</td>
<td>7 - 7</td>
<td>ADCn_CRPRm_CHP7_MASK</td>
<td>0x00000080</td>
<td align="right">7</td>
</tr>
<tr>
<td>unsigned int CHP8:1</td>
<td>8 - 8</td>
<td>ADCn_CRPRm_CHP8_MASK</td>
<td>0x00000100</td>
<td align="right">8</td>
</tr>
<tr>
<td>unsigned int CHP9:1</td>
<td>9 - 9</td>
<td>ADCn_CRPRm_CHP9_MASK</td>
<td>0x00000200</td>
<td align="right">9</td>
</tr>
<tr>
<td>unsigned int CHP10:1</td>
<td>10 - 10</td>
<td>ADCn_CRPRm_CHP10_MASK</td>
<td>0x00000400</td>
<td align="right">10</td>
</tr>
<tr>
<td>unsigned int CHP11:1</td>
<td>11 - 11</td>
<td>ADCn_CRPRm_CHP11_MASK</td>
<td>0x00000800</td>
<td align="right">11</td>
</tr>
<tr>
<td>unsigned int CHP12:1</td>
<td>12 - 12</td>
<td>ADCn_CRPRm_CHP12_MASK</td>
<td>0x00001000</td>
<td align="right">12</td>
</tr>
<tr>
<td>unsigned int CHP13:1</td>
<td>13 - 13</td>
<td>ADCn_CRPRm_CHP13_MASK</td>
<td>0x00002000</td>
<td align="right">13</td>
</tr>
<tr>
<td>unsigned int CHP14:1</td>
<td>14 - 14</td>
<td>ADCn_CRPRm_CHP14_MASK</td>
<td>0x00004000</td>
<td align="right">14</td>
</tr>
<tr>
<td>unsigned int CHP15:1</td>
<td>15 - 15</td>
<td>ADCn_CRPRm_CHP15_MASK</td>
<td>0x00008000</td>
<td align="right">15</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../adc0.html#ADC0_CRPR1">ADC0_CRPR1</a>,    
<a class="url" href="../adc0.html#ADC0_CRPR3">ADC0_CRPR3</a>,    
<a class="url" href="../adc1.html#ADC1_CRPR1">ADC1_CRPR1</a>,    
<a class="url" href="../adc1.html#ADC1_CRPR3">ADC1_CRPR3</a>,    
<a class="url" href="../adc2.html#ADC2_CRPR1">ADC2_CRPR1</a>,    
<a class="url" href="../adc2.html#ADC2_CRPR3">ADC2_CRPR3</a>,    
<a class="url" href="../adc3.html#ADC3_CRPR1">ADC3_CRPR1</a>,    
<a class="url" href="../adc3.html#ADC3_CRPR3">ADC3_CRPR3</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../adc0.html">ADC0</a>, 
<a class="url" href="../adc1.html">ADC1</a>, 
<a class="url" href="../adc2.html">ADC2</a>, 
<a class="url" href="../adc3.html">ADC3</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="ADCn_EMCTR_t"><b>ADCn_EMCTR_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>External Multiplexer Control Register</b></td></tr>
<tr><td colspan="5"><b>ADCn_EMCTR_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int SETEMUX:3</td>
<td>0 - 2</td>
<td>ADCn_EMCTR_SETEMUX_MASK</td>
<td>0x00000007</td>
<td align="right">0</td>
</tr>
<tr>
<td>unsigned int EMUX:3</td>
<td>4 - 6</td>
<td>ADCn_EMCTR_EMUX_MASK</td>
<td>0x00000070</td>
<td align="right">4</td>
</tr>
<tr>
<td>unsigned int EMSAMPLE:8</td>
<td>8 - 15</td>
<td>ADCn_EMCTR_EMSAMPLE_MASK</td>
<td>0x0000ff00</td>
<td align="right">8</td>
</tr>
<tr>
<td>unsigned int EMUXCHNR:4</td>
<td>16 - 19</td>
<td>ADCn_EMCTR_EMUXCHNR_MASK</td>
<td>0x000f0000</td>
<td align="right">16</td>
</tr>
<tr>
<td>unsigned int TROEN:1</td>
<td>21 - 21</td>
<td>ADCn_EMCTR_TROEN_MASK</td>
<td>0x00200000</td>
<td align="right">21</td>
</tr>
<tr>
<td>unsigned int SCANEN:1</td>
<td>22 - 22</td>
<td>ADCn_EMCTR_SCANEN_MASK</td>
<td>0x00400000</td>
<td align="right">22</td>
</tr>
<tr>
<td>unsigned int EMUXEN:1</td>
<td>23 - 23</td>
<td>ADCn_EMCTR_EMUXEN_MASK</td>
<td>0x00800000</td>
<td align="right">23</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../adc0.html#ADC0_EMCTR">ADC0_EMCTR</a>,    
<a class="url" href="../adc1.html#ADC1_EMCTR">ADC1_EMCTR</a>,    
<a class="url" href="../adc2.html#ADC2_EMCTR">ADC2_EMCTR</a>,    
<a class="url" href="../adc3.html#ADC3_EMCTR">ADC3_EMCTR</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../adc0.html">ADC0</a>, 
<a class="url" href="../adc1.html">ADC1</a>, 
<a class="url" href="../adc2.html">ADC2</a>, 
<a class="url" href="../adc3.html">ADC3</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="ADCn_EVFCR_t"><b>ADCn_EVFCR_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>Event Flag Clear Register</b></td></tr>
<tr><td colspan="5"><b>ADCn_EVFCR_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int CFR0:1</td>
<td>0 - 0</td>
<td>ADCn_EVFCR_CFR0_MASK</td>
<td>0x00000001</td>
<td align="right">0</td>
</tr>
<tr>
<td>unsigned int CFR1:1</td>
<td>1 - 1</td>
<td>ADCn_EVFCR_CFR1_MASK</td>
<td>0x00000002</td>
<td align="right">1</td>
</tr>
<tr>
<td>unsigned int CFR2:1</td>
<td>2 - 2</td>
<td>ADCn_EVFCR_CFR2_MASK</td>
<td>0x00000004</td>
<td align="right">2</td>
</tr>
<tr>
<td>unsigned int CFR3:1</td>
<td>3 - 3</td>
<td>ADCn_EVFCR_CFR3_MASK</td>
<td>0x00000008</td>
<td align="right">3</td>
</tr>
<tr>
<td>unsigned int CFR4:1</td>
<td>4 - 4</td>
<td>ADCn_EVFCR_CFR4_MASK</td>
<td>0x00000010</td>
<td align="right">4</td>
</tr>
<tr>
<td>unsigned int CFR5:1</td>
<td>5 - 5</td>
<td>ADCn_EVFCR_CFR5_MASK</td>
<td>0x00000020</td>
<td align="right">5</td>
</tr>
<tr>
<td>unsigned int CFR6:1</td>
<td>6 - 6</td>
<td>ADCn_EVFCR_CFR6_MASK</td>
<td>0x00000040</td>
<td align="right">6</td>
</tr>
<tr>
<td>unsigned int CFR7:1</td>
<td>7 - 7</td>
<td>ADCn_EVFCR_CFR7_MASK</td>
<td>0x00000080</td>
<td align="right">7</td>
</tr>
<tr>
<td>unsigned int CFR8:1</td>
<td>8 - 8</td>
<td>ADCn_EVFCR_CFR8_MASK</td>
<td>0x00000100</td>
<td align="right">8</td>
</tr>
<tr>
<td>unsigned int CFR9:1</td>
<td>9 - 9</td>
<td>ADCn_EVFCR_CFR9_MASK</td>
<td>0x00000200</td>
<td align="right">9</td>
</tr>
<tr>
<td>unsigned int CFR10:1</td>
<td>10 - 10</td>
<td>ADCn_EVFCR_CFR10_MASK</td>
<td>0x00000400</td>
<td align="right">10</td>
</tr>
<tr>
<td>unsigned int CFR11:1</td>
<td>11 - 11</td>
<td>ADCn_EVFCR_CFR11_MASK</td>
<td>0x00000800</td>
<td align="right">11</td>
</tr>
<tr>
<td>unsigned int CFR12:1</td>
<td>12 - 12</td>
<td>ADCn_EVFCR_CFR12_MASK</td>
<td>0x00001000</td>
<td align="right">12</td>
</tr>
<tr>
<td>unsigned int CFR13:1</td>
<td>13 - 13</td>
<td>ADCn_EVFCR_CFR13_MASK</td>
<td>0x00002000</td>
<td align="right">13</td>
</tr>
<tr>
<td>unsigned int CFR14:1</td>
<td>14 - 14</td>
<td>ADCn_EVFCR_CFR14_MASK</td>
<td>0x00004000</td>
<td align="right">14</td>
</tr>
<tr>
<td>unsigned int CFR15:1</td>
<td>15 - 15</td>
<td>ADCn_EVFCR_CFR15_MASK</td>
<td>0x00008000</td>
<td align="right">15</td>
</tr>
<tr>
<td>unsigned int CFS0:1</td>
<td>16 - 16</td>
<td>ADCn_EVFCR_CFS0_MASK</td>
<td>0x00010000</td>
<td align="right">16</td>
</tr>
<tr>
<td>unsigned int CFS1:1</td>
<td>17 - 17</td>
<td>ADCn_EVFCR_CFS1_MASK</td>
<td>0x00020000</td>
<td align="right">17</td>
</tr>
<tr>
<td>unsigned int CFS2:1</td>
<td>18 - 18</td>
<td>ADCn_EVFCR_CFS2_MASK</td>
<td>0x00040000</td>
<td align="right">18</td>
</tr>
<tr>
<td>unsigned int CFS3:1</td>
<td>19 - 19</td>
<td>ADCn_EVFCR_CFS3_MASK</td>
<td>0x00080000</td>
<td align="right">19</td>
</tr>
<tr>
<td>unsigned int CFS4:1</td>
<td>20 - 20</td>
<td>ADCn_EVFCR_CFS4_MASK</td>
<td>0x00100000</td>
<td align="right">20</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../adc0.html#ADC0_EVFCR">ADC0_EVFCR</a>,    
<a class="url" href="../adc1.html#ADC1_EVFCR">ADC1_EVFCR</a>,    
<a class="url" href="../adc2.html#ADC2_EVFCR">ADC2_EVFCR</a>,    
<a class="url" href="../adc3.html#ADC3_EVFCR">ADC3_EVFCR</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../adc0.html">ADC0</a>, 
<a class="url" href="../adc1.html">ADC1</a>, 
<a class="url" href="../adc2.html">ADC2</a>, 
<a class="url" href="../adc3.html">ADC3</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="ADCn_EVFR_t"><b>ADCn_EVFR_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>Event Flag Register</b></td></tr>
<tr><td colspan="5"><b>ADCn_EVFR_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int FR0:1</td>
<td>0 - 0</td>
<td>ADCn_EVFR_FR0_MASK</td>
<td>0x00000001</td>
<td align="right">0</td>
</tr>
<tr>
<td>unsigned int FR1:1</td>
<td>1 - 1</td>
<td>ADCn_EVFR_FR1_MASK</td>
<td>0x00000002</td>
<td align="right">1</td>
</tr>
<tr>
<td>unsigned int FR2:1</td>
<td>2 - 2</td>
<td>ADCn_EVFR_FR2_MASK</td>
<td>0x00000004</td>
<td align="right">2</td>
</tr>
<tr>
<td>unsigned int FR3:1</td>
<td>3 - 3</td>
<td>ADCn_EVFR_FR3_MASK</td>
<td>0x00000008</td>
<td align="right">3</td>
</tr>
<tr>
<td>unsigned int FR4:1</td>
<td>4 - 4</td>
<td>ADCn_EVFR_FR4_MASK</td>
<td>0x00000010</td>
<td align="right">4</td>
</tr>
<tr>
<td>unsigned int FR5:1</td>
<td>5 - 5</td>
<td>ADCn_EVFR_FR5_MASK</td>
<td>0x00000020</td>
<td align="right">5</td>
</tr>
<tr>
<td>unsigned int FR6:1</td>
<td>6 - 6</td>
<td>ADCn_EVFR_FR6_MASK</td>
<td>0x00000040</td>
<td align="right">6</td>
</tr>
<tr>
<td>unsigned int FR7:1</td>
<td>7 - 7</td>
<td>ADCn_EVFR_FR7_MASK</td>
<td>0x00000080</td>
<td align="right">7</td>
</tr>
<tr>
<td>unsigned int FR8:1</td>
<td>8 - 8</td>
<td>ADCn_EVFR_FR8_MASK</td>
<td>0x00000100</td>
<td align="right">8</td>
</tr>
<tr>
<td>unsigned int FR9:1</td>
<td>9 - 9</td>
<td>ADCn_EVFR_FR9_MASK</td>
<td>0x00000200</td>
<td align="right">9</td>
</tr>
<tr>
<td>unsigned int FR10:1</td>
<td>10 - 10</td>
<td>ADCn_EVFR_FR10_MASK</td>
<td>0x00000400</td>
<td align="right">10</td>
</tr>
<tr>
<td>unsigned int FR11:1</td>
<td>11 - 11</td>
<td>ADCn_EVFR_FR11_MASK</td>
<td>0x00000800</td>
<td align="right">11</td>
</tr>
<tr>
<td>unsigned int FR12:1</td>
<td>12 - 12</td>
<td>ADCn_EVFR_FR12_MASK</td>
<td>0x00001000</td>
<td align="right">12</td>
</tr>
<tr>
<td>unsigned int FR13:1</td>
<td>13 - 13</td>
<td>ADCn_EVFR_FR13_MASK</td>
<td>0x00002000</td>
<td align="right">13</td>
</tr>
<tr>
<td>unsigned int FR14:1</td>
<td>14 - 14</td>
<td>ADCn_EVFR_FR14_MASK</td>
<td>0x00004000</td>
<td align="right">14</td>
</tr>
<tr>
<td>unsigned int FR15:1</td>
<td>15 - 15</td>
<td>ADCn_EVFR_FR15_MASK</td>
<td>0x00008000</td>
<td align="right">15</td>
</tr>
<tr>
<td>unsigned int FS0:1</td>
<td>16 - 16</td>
<td>ADCn_EVFR_FS0_MASK</td>
<td>0x00010000</td>
<td align="right">16</td>
</tr>
<tr>
<td>unsigned int FS1:1</td>
<td>17 - 17</td>
<td>ADCn_EVFR_FS1_MASK</td>
<td>0x00020000</td>
<td align="right">17</td>
</tr>
<tr>
<td>unsigned int FS2:1</td>
<td>18 - 18</td>
<td>ADCn_EVFR_FS2_MASK</td>
<td>0x00040000</td>
<td align="right">18</td>
</tr>
<tr>
<td>unsigned int FS3:1</td>
<td>19 - 19</td>
<td>ADCn_EVFR_FS3_MASK</td>
<td>0x00080000</td>
<td align="right">19</td>
</tr>
<tr>
<td>unsigned int FS4:1</td>
<td>20 - 20</td>
<td>ADCn_EVFR_FS4_MASK</td>
<td>0x00100000</td>
<td align="right">20</td>
</tr>
<tr>
<td>unsigned int GFS0:1</td>
<td>24 - 24</td>
<td>ADCn_EVFR_GFS0_MASK</td>
<td>0x01000000</td>
<td align="right">24</td>
</tr>
<tr>
<td>unsigned int GFS1:1</td>
<td>25 - 25</td>
<td>ADCn_EVFR_GFS1_MASK</td>
<td>0x02000000</td>
<td align="right">25</td>
</tr>
<tr>
<td>unsigned int GFS2:1</td>
<td>26 - 26</td>
<td>ADCn_EVFR_GFS2_MASK</td>
<td>0x04000000</td>
<td align="right">26</td>
</tr>
<tr>
<td>unsigned int GFS3:1</td>
<td>27 - 27</td>
<td>ADCn_EVFR_GFS3_MASK</td>
<td>0x08000000</td>
<td align="right">27</td>
</tr>
<tr>
<td>unsigned int GFS4:1</td>
<td>28 - 28</td>
<td>ADCn_EVFR_GFS4_MASK</td>
<td>0x10000000</td>
<td align="right">28</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../adc0.html#ADC0_EVFR">ADC0_EVFR</a>,    
<a class="url" href="../adc1.html#ADC1_EVFR">ADC1_EVFR</a>,    
<a class="url" href="../adc2.html#ADC2_EVFR">ADC2_EVFR</a>,    
<a class="url" href="../adc3.html#ADC3_EVFR">ADC3_EVFR</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../adc0.html">ADC0</a>, 
<a class="url" href="../adc1.html">ADC1</a>, 
<a class="url" href="../adc2.html">ADC2</a>, 
<a class="url" href="../adc3.html">ADC3</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="ADCn_EVNPR_t"><b>ADCn_EVNPR_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>Event Node Pointer Register</b></td></tr>
<tr><td colspan="5"><b>ADCn_EVNPR_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int SENP0:3</td>
<td>0 - 2</td>
<td>ADCn_EVNPR_SENP0_MASK</td>
<td>0x00000007</td>
<td align="right">0</td>
</tr>
<tr>
<td>unsigned int SENP1:3</td>
<td>4 - 6</td>
<td>ADCn_EVNPR_SENP1_MASK</td>
<td>0x00000070</td>
<td align="right">4</td>
</tr>
<tr>
<td>unsigned int SENP2:3</td>
<td>8 - 10</td>
<td>ADCn_EVNPR_SENP2_MASK</td>
<td>0x00000700</td>
<td align="right">8</td>
</tr>
<tr>
<td>unsigned int SENP3:3</td>
<td>12 - 14</td>
<td>ADCn_EVNPR_SENP3_MASK</td>
<td>0x00007000</td>
<td align="right">12</td>
</tr>
<tr>
<td>unsigned int SENP4:3</td>
<td>16 - 18</td>
<td>ADCn_EVNPR_SENP4_MASK</td>
<td>0x00070000</td>
<td align="right">16</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../adc0.html#ADC0_EVNPR">ADC0_EVNPR</a>,    
<a class="url" href="../adc1.html#ADC1_EVNPR">ADC1_EVNPR</a>,    
<a class="url" href="../adc2.html#ADC2_EVNPR">ADC2_EVNPR</a>,    
<a class="url" href="../adc3.html#ADC3_EVNPR">ADC3_EVNPR</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../adc0.html">ADC0</a>, 
<a class="url" href="../adc1.html">ADC1</a>, 
<a class="url" href="../adc2.html">ADC2</a>, 
<a class="url" href="../adc3.html">ADC3</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="ADCn_GLOBCFG_t"><b>ADCn_GLOBCFG_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>Global Configuration Register</b></td></tr>
<tr><td colspan="5"><b>ADCn_GLOBCFG_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int MTM7:1</td>
<td>4 - 4</td>
<td>ADCn_GLOBCFG_MTM7_MASK</td>
<td>0x00000010</td>
<td align="right">4</td>
</tr>
<tr>
<td>unsigned int SUCAL:1</td>
<td>5 - 5</td>
<td>ADCn_GLOBCFG_SUCAL_MASK</td>
<td>0x00000020</td>
<td align="right">5</td>
</tr>
<tr>
<td>unsigned int DPCAL:1</td>
<td>6 - 6</td>
<td>ADCn_GLOBCFG_DPCAL_MASK</td>
<td>0x00000040</td>
<td align="right">6</td>
</tr>
<tr>
<td>unsigned int MTMCH:4</td>
<td>8 - 11</td>
<td>ADCn_GLOBCFG_MTMCH_MASK</td>
<td>0x00000f00</td>
<td align="right">8</td>
</tr>
<tr>
<td>unsigned int MTMEN:1</td>
<td>15 - 15</td>
<td>ADCn_GLOBCFG_MTMEN_MASK</td>
<td>0x00008000</td>
<td align="right">15</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../adc0.html#ADC0_GLOBCFG">ADC0_GLOBCFG</a>,    
<a class="url" href="../adc1.html#ADC1_GLOBCFG">ADC1_GLOBCFG</a>,    
<a class="url" href="../adc2.html#ADC2_GLOBCFG">ADC2_GLOBCFG</a>,    
<a class="url" href="../adc3.html#ADC3_GLOBCFG">ADC3_GLOBCFG</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../adc0.html">ADC0</a>, 
<a class="url" href="../adc1.html">ADC1</a>, 
<a class="url" href="../adc2.html">ADC2</a>, 
<a class="url" href="../adc3.html">ADC3</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="ADCn_GLOBCTR_t"><b>ADCn_GLOBCTR_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>Global Control Register</b></td></tr>
<tr><td colspan="5"><b>ADCn_GLOBCTR_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int DIVA:6</td>
<td>0 - 5</td>
<td>ADCn_GLOBCTR_DIVA_MASK</td>
<td>0x0000003f</td>
<td align="right">0</td>
</tr>
<tr>
<td>unsigned int DIVD:2</td>
<td>6 - 7</td>
<td>ADCn_GLOBCTR_DIVD_MASK</td>
<td>0x000000c0</td>
<td align="right">6</td>
</tr>
<tr>
<td>unsigned int ANON:2</td>
<td>8 - 9</td>
<td>ADCn_GLOBCTR_ANON_MASK</td>
<td>0x00000300</td>
<td align="right">8</td>
</tr>
<tr>
<td>unsigned int ARBRND:2</td>
<td>10 - 11</td>
<td>ADCn_GLOBCTR_ARBRND_MASK</td>
<td>0x00000c00</td>
<td align="right">10</td>
</tr>
<tr>
<td>unsigned int ARBM:1</td>
<td>15 - 15</td>
<td>ADCn_GLOBCTR_ARBM_MASK</td>
<td>0x00008000</td>
<td align="right">15</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../adc0.html#ADC0_GLOBCTR">ADC0_GLOBCTR</a>,    
<a class="url" href="../adc1.html#ADC1_GLOBCTR">ADC1_GLOBCTR</a>,    
<a class="url" href="../adc2.html#ADC2_GLOBCTR">ADC2_GLOBCTR</a>,    
<a class="url" href="../adc3.html#ADC3_GLOBCTR">ADC3_GLOBCTR</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../adc0.html">ADC0</a>, 
<a class="url" href="../adc1.html">ADC1</a>, 
<a class="url" href="../adc2.html">ADC2</a>, 
<a class="url" href="../adc3.html">ADC3</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="ADCn_GLOBSTR_t"><b>ADCn_GLOBSTR_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>Global Status Register</b></td></tr>
<tr><td colspan="5"><b>ADCn_GLOBSTR_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int BUSY:1</td>
<td>0 - 0</td>
<td>ADCn_GLOBSTR_BUSY_MASK</td>
<td>0x00000001</td>
<td align="right">0</td>
</tr>
<tr>
<td>unsigned int SAMPLE:1</td>
<td>1 - 1</td>
<td>ADCn_GLOBSTR_SAMPLE_MASK</td>
<td>0x00000002</td>
<td align="right">1</td>
</tr>
<tr>
<td>unsigned int CAL:1</td>
<td>2 - 2</td>
<td>ADCn_GLOBSTR_CAL_MASK</td>
<td>0x00000004</td>
<td align="right">2</td>
</tr>
<tr>
<td>unsigned int CHNR:4</td>
<td>3 - 6</td>
<td>ADCn_GLOBSTR_CHNR_MASK</td>
<td>0x00000078</td>
<td align="right">3</td>
</tr>
<tr>
<td>unsigned int ANON:2</td>
<td>8 - 9</td>
<td>ADCn_GLOBSTR_ANON_MASK</td>
<td>0x00000300</td>
<td align="right">8</td>
</tr>
<tr>
<td>unsigned int SYNRUN:1</td>
<td>10 - 10</td>
<td>ADCn_GLOBSTR_SYNRUN_MASK</td>
<td>0x00000400</td>
<td align="right">10</td>
</tr>
<tr>
<td>unsigned int CSRC:3</td>
<td>11 - 13</td>
<td>ADCn_GLOBSTR_CSRC_MASK</td>
<td>0x00003800</td>
<td align="right">11</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../adc0.html#ADC0_GLOBSTR">ADC0_GLOBSTR</a>,    
<a class="url" href="../adc1.html#ADC1_GLOBSTR">ADC1_GLOBSTR</a>,    
<a class="url" href="../adc2.html#ADC2_GLOBSTR">ADC2_GLOBSTR</a>,    
<a class="url" href="../adc3.html#ADC3_GLOBSTR">ADC3_GLOBSTR</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../adc0.html">ADC0</a>, 
<a class="url" href="../adc1.html">ADC1</a>, 
<a class="url" href="../adc2.html">ADC2</a>, 
<a class="url" href="../adc3.html">ADC3</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="ADCn_ID_t"><b>ADCn_ID_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>Module Identification Register</b></td></tr>
<tr><td colspan="5"><b>ADCn_ID_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int MOD_REV:8</td>
<td>0 - 7</td>
<td>ADCn_ID_MOD_REV_MASK</td>
<td>0x000000ff</td>
<td align="right">0</td>
</tr>
<tr>
<td>unsigned int MOD_TYPE:8</td>
<td>8 - 15</td>
<td>ADCn_ID_MOD_TYPE_MASK</td>
<td>0x0000ff00</td>
<td align="right">8</td>
</tr>
<tr>
<td>unsigned int MOD_NUMBER:16</td>
<td>16 - 31</td>
<td>ADCn_ID_MOD_NUMBER_MASK</td>
<td>0xffff0000</td>
<td align="right">16</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../adc0.html#ADC0_ID">ADC0_ID</a>,    
<a class="url" href="../adc1.html#ADC1_ID">ADC1_ID</a>,    
<a class="url" href="../adc2.html#ADC2_ID">ADC2_ID</a>,    
<a class="url" href="../adc3.html#ADC3_ID">ADC3_ID</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../adc0.html">ADC0</a>, 
<a class="url" href="../adc1.html">ADC1</a>, 
<a class="url" href="../adc2.html">ADC2</a>, 
<a class="url" href="../adc3.html">ADC3</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="ADCn_INPCRm_t"><b>ADCn_INPCRm_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>Input Class Register n</b></td></tr>
<tr><td colspan="5"><b>ADCn_INPCRm_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int STC:8</td>
<td>0 - 7</td>
<td>ADCn_INPCRm_STC_MASK</td>
<td>0x000000ff</td>
<td align="right">0</td>
</tr>
<tr>
<td>unsigned int DW:2</td>
<td>8 - 9</td>
<td>ADCn_INPCRm_DW_MASK</td>
<td>0x00000300</td>
<td align="right">8</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../adc0.html#ADC0_INPCR0">ADC0_INPCR0</a>,    
<a class="url" href="../adc0.html#ADC0_INPCR1">ADC0_INPCR1</a>,    
<a class="url" href="../adc0.html#ADC0_INPCR2">ADC0_INPCR2</a>,    
<a class="url" href="../adc0.html#ADC0_INPCR3">ADC0_INPCR3</a>,    
<a class="url" href="../adc1.html#ADC1_INPCR0">ADC1_INPCR0</a>,    
<a class="url" href="../adc1.html#ADC1_INPCR1">ADC1_INPCR1</a>,    
<a class="url" href="../adc1.html#ADC1_INPCR2">ADC1_INPCR2</a>,    
<a class="url" href="../adc1.html#ADC1_INPCR3">ADC1_INPCR3</a>,    
<a class="url" href="../adc2.html#ADC2_INPCR0">ADC2_INPCR0</a>,    
<a class="url" href="../adc2.html#ADC2_INPCR1">ADC2_INPCR1</a>,    
<a class="url" href="../adc2.html#ADC2_INPCR2">ADC2_INPCR2</a>,    
<a class="url" href="../adc2.html#ADC2_INPCR3">ADC2_INPCR3</a>,    
<a class="url" href="../adc3.html#ADC3_INPCR0">ADC3_INPCR0</a>,    
<a class="url" href="../adc3.html#ADC3_INPCR1">ADC3_INPCR1</a>,    
<a class="url" href="../adc3.html#ADC3_INPCR2">ADC3_INPCR2</a>,    
<a class="url" href="../adc3.html#ADC3_INPCR3">ADC3_INPCR3</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../adc0.html">ADC0</a>, 
<a class="url" href="../adc1.html">ADC1</a>, 
<a class="url" href="../adc2.html">ADC2</a>, 
<a class="url" href="../adc3.html">ADC3</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="ADCn_INTR_t"><b>ADCn_INTR_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>Interrupt Activation Register</b></td></tr>
<tr><td colspan="5"><b>ADCn_INTR_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int SISR0:1</td>
<td>0 - 0</td>
<td>ADCn_INTR_SISR0_MASK</td>
<td>0x00000001</td>
<td align="right">0</td>
</tr>
<tr>
<td>unsigned int SISR1:1</td>
<td>1 - 1</td>
<td>ADCn_INTR_SISR1_MASK</td>
<td>0x00000002</td>
<td align="right">1</td>
</tr>
<tr>
<td>unsigned int SISR2:1</td>
<td>2 - 2</td>
<td>ADCn_INTR_SISR2_MASK</td>
<td>0x00000004</td>
<td align="right">2</td>
</tr>
<tr>
<td>unsigned int SISR3:1</td>
<td>3 - 3</td>
<td>ADCn_INTR_SISR3_MASK</td>
<td>0x00000008</td>
<td align="right">3</td>
</tr>
<tr>
<td>unsigned int SISR4:1</td>
<td>4 - 4</td>
<td>ADCn_INTR_SISR4_MASK</td>
<td>0x00000010</td>
<td align="right">4</td>
</tr>
<tr>
<td>unsigned int SISR5:1</td>
<td>5 - 5</td>
<td>ADCn_INTR_SISR5_MASK</td>
<td>0x00000020</td>
<td align="right">5</td>
</tr>
<tr>
<td>unsigned int SISR6:1</td>
<td>6 - 6</td>
<td>ADCn_INTR_SISR6_MASK</td>
<td>0x00000040</td>
<td align="right">6</td>
</tr>
<tr>
<td>unsigned int SISR7:1</td>
<td>7 - 7</td>
<td>ADCn_INTR_SISR7_MASK</td>
<td>0x00000080</td>
<td align="right">7</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../adc0.html#ADC0_INTR">ADC0_INTR</a>,    
<a class="url" href="../adc1.html#ADC1_INTR">ADC1_INTR</a>,    
<a class="url" href="../adc2.html#ADC2_INTR">ADC2_INTR</a>,    
<a class="url" href="../adc3.html#ADC3_INTR">ADC3_INTR</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../adc0.html">ADC0</a>, 
<a class="url" href="../adc1.html">ADC1</a>, 
<a class="url" href="../adc2.html">ADC2</a>, 
<a class="url" href="../adc3.html">ADC3</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="ADCn_LCBRm_t"><b>ADCn_LCBRm_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>Limit Check Boundary Register n</b></td></tr>
<tr><td colspan="5"><b>ADCn_LCBRm_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int BOUNDARY:10</td>
<td>2 - 11</td>
<td>ADCn_LCBRm_BOUNDARY_MASK</td>
<td>0x00000ffc</td>
<td align="right">2</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../adc0.html#ADC0_LCBR0">ADC0_LCBR0</a>,    
<a class="url" href="../adc0.html#ADC0_LCBR1">ADC0_LCBR1</a>,    
<a class="url" href="../adc0.html#ADC0_LCBR2">ADC0_LCBR2</a>,    
<a class="url" href="../adc0.html#ADC0_LCBR3">ADC0_LCBR3</a>,    
<a class="url" href="../adc1.html#ADC1_LCBR0">ADC1_LCBR0</a>,    
<a class="url" href="../adc1.html#ADC1_LCBR1">ADC1_LCBR1</a>,    
<a class="url" href="../adc1.html#ADC1_LCBR2">ADC1_LCBR2</a>,    
<a class="url" href="../adc1.html#ADC1_LCBR3">ADC1_LCBR3</a>,    
<a class="url" href="../adc2.html#ADC2_LCBR0">ADC2_LCBR0</a>,    
<a class="url" href="../adc2.html#ADC2_LCBR1">ADC2_LCBR1</a>,    
<a class="url" href="../adc2.html#ADC2_LCBR2">ADC2_LCBR2</a>,    
<a class="url" href="../adc2.html#ADC2_LCBR3">ADC2_LCBR3</a>,    
<a class="url" href="../adc3.html#ADC3_LCBR0">ADC3_LCBR0</a>,    
<a class="url" href="../adc3.html#ADC3_LCBR1">ADC3_LCBR1</a>,    
<a class="url" href="../adc3.html#ADC3_LCBR2">ADC3_LCBR2</a>,    
<a class="url" href="../adc3.html#ADC3_LCBR3">ADC3_LCBR3</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../adc0.html">ADC0</a>, 
<a class="url" href="../adc1.html">ADC1</a>, 
<a class="url" href="../adc2.html">ADC2</a>, 
<a class="url" href="../adc3.html">ADC3</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="ADCn_QBURm_t"><b>ADCn_QBURm_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>Queue n Backup Register</b></td></tr>
<tr><td colspan="5"><b>ADCn_QBURm_t.qbackup</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int REQCHNR:4</td>
<td>0 - 3</td>
<td>ADCn_QBURm_QBACKUP_REQCHNR_MASK</td>
<td>0x0000000f</td>
<td align="right">0</td>
</tr>
<tr>
<td>unsigned int RF:1</td>
<td>5 - 5</td>
<td>ADCn_QBURm_QBACKUP_RF_MASK</td>
<td>0x00000020</td>
<td align="right">5</td>
</tr>
<tr>
<td>unsigned int ENSI:1</td>
<td>6 - 6</td>
<td>ADCn_QBURm_QBACKUP_ENSI_MASK</td>
<td>0x00000040</td>
<td align="right">6</td>
</tr>
<tr>
<td>unsigned int EXTR:1</td>
<td>7 - 7</td>
<td>ADCn_QBURm_QBACKUP_EXTR_MASK</td>
<td>0x00000080</td>
<td align="right">7</td>
</tr>
<tr>
<td>unsigned int V:1</td>
<td>8 - 8</td>
<td>ADCn_QBURm_QBACKUP_V_MASK</td>
<td>0x00000100</td>
<td align="right">8</td>
</tr>

</table>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>Queue n Input Register</b></td></tr>
<tr><td colspan="5"><b>ADCn_QBURm_t.qinput</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int REQCHNR:4</td>
<td>0 - 3</td>
<td>ADCn_QBURm_QINPUT_REQCHNR_MASK</td>
<td>0x0000000f</td>
<td align="right">0</td>
</tr>
<tr>
<td>unsigned int RF:1</td>
<td>5 - 5</td>
<td>ADCn_QBURm_QINPUT_RF_MASK</td>
<td>0x00000020</td>
<td align="right">5</td>
</tr>
<tr>
<td>unsigned int ENSI:1</td>
<td>6 - 6</td>
<td>ADCn_QBURm_QINPUT_ENSI_MASK</td>
<td>0x00000040</td>
<td align="right">6</td>
</tr>
<tr>
<td>unsigned int EXTR:1</td>
<td>7 - 7</td>
<td>ADCn_QBURm_QINPUT_EXTR_MASK</td>
<td>0x00000080</td>
<td align="right">7</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../adc0.html#ADC0_QBUR0">ADC0_QBUR0</a>,    
<a class="url" href="../adc0.html#ADC0_QBUR2">ADC0_QBUR2</a>,    
<a class="url" href="../adc0.html#ADC0_QBUR4">ADC0_QBUR4</a>,    
<a class="url" href="../adc1.html#ADC1_QBUR0">ADC1_QBUR0</a>,    
<a class="url" href="../adc1.html#ADC1_QBUR2">ADC1_QBUR2</a>,    
<a class="url" href="../adc1.html#ADC1_QBUR4">ADC1_QBUR4</a>,    
<a class="url" href="../adc2.html#ADC2_QBUR0">ADC2_QBUR0</a>,    
<a class="url" href="../adc2.html#ADC2_QBUR2">ADC2_QBUR2</a>,    
<a class="url" href="../adc2.html#ADC2_QBUR4">ADC2_QBUR4</a>,    
<a class="url" href="../adc3.html#ADC3_QBUR0">ADC3_QBUR0</a>,    
<a class="url" href="../adc3.html#ADC3_QBUR2">ADC3_QBUR2</a>,    
<a class="url" href="../adc3.html#ADC3_QBUR4">ADC3_QBUR4</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../adc0.html">ADC0</a>, 
<a class="url" href="../adc1.html">ADC1</a>, 
<a class="url" href="../adc2.html">ADC2</a>, 
<a class="url" href="../adc3.html">ADC3</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="ADCn_QMRm_t"><b>ADCn_QMRm_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>Queue n Mode Register</b></td></tr>
<tr><td colspan="5"><b>ADCn_QMRm_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int ENGT:2</td>
<td>0 - 1</td>
<td>ADCn_QMRm_ENGT_MASK</td>
<td>0x00000003</td>
<td align="right">0</td>
</tr>
<tr>
<td>unsigned int ENTR:1</td>
<td>2 - 2</td>
<td>ADCn_QMRm_ENTR_MASK</td>
<td>0x00000004</td>
<td align="right">2</td>
</tr>
<tr>
<td>unsigned int CLRV:1</td>
<td>8 - 8</td>
<td>ADCn_QMRm_CLRV_MASK</td>
<td>0x00000100</td>
<td align="right">8</td>
</tr>
<tr>
<td>unsigned int TREV:1</td>
<td>9 - 9</td>
<td>ADCn_QMRm_TREV_MASK</td>
<td>0x00000200</td>
<td align="right">9</td>
</tr>
<tr>
<td>unsigned int FLUSH:1</td>
<td>10 - 10</td>
<td>ADCn_QMRm_FLUSH_MASK</td>
<td>0x00000400</td>
<td align="right">10</td>
</tr>
<tr>
<td>unsigned int CEV:1</td>
<td>11 - 11</td>
<td>ADCn_QMRm_CEV_MASK</td>
<td>0x00000800</td>
<td align="right">11</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../adc0.html#ADC0_QMR0">ADC0_QMR0</a>,    
<a class="url" href="../adc0.html#ADC0_QMR2">ADC0_QMR2</a>,    
<a class="url" href="../adc0.html#ADC0_QMR4">ADC0_QMR4</a>,    
<a class="url" href="../adc1.html#ADC1_QMR0">ADC1_QMR0</a>,    
<a class="url" href="../adc1.html#ADC1_QMR2">ADC1_QMR2</a>,    
<a class="url" href="../adc1.html#ADC1_QMR4">ADC1_QMR4</a>,    
<a class="url" href="../adc2.html#ADC2_QMR0">ADC2_QMR0</a>,    
<a class="url" href="../adc2.html#ADC2_QMR2">ADC2_QMR2</a>,    
<a class="url" href="../adc2.html#ADC2_QMR4">ADC2_QMR4</a>,    
<a class="url" href="../adc3.html#ADC3_QMR0">ADC3_QMR0</a>,    
<a class="url" href="../adc3.html#ADC3_QMR2">ADC3_QMR2</a>,    
<a class="url" href="../adc3.html#ADC3_QMR4">ADC3_QMR4</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../adc0.html">ADC0</a>, 
<a class="url" href="../adc1.html">ADC1</a>, 
<a class="url" href="../adc2.html">ADC2</a>, 
<a class="url" href="../adc3.html">ADC3</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="ADCn_QSRm_t"><b>ADCn_QSRm_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>Queue n Status Register</b></td></tr>
<tr><td colspan="5"><b>ADCn_QSRm_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int FILL:4</td>
<td>0 - 3</td>
<td>ADCn_QSRm_FILL_MASK</td>
<td>0x0000000f</td>
<td align="right">0</td>
</tr>
<tr>
<td>unsigned int EMPTY:1</td>
<td>5 - 5</td>
<td>ADCn_QSRm_EMPTY_MASK</td>
<td>0x00000020</td>
<td align="right">5</td>
</tr>
<tr>
<td>unsigned int REQGT:1</td>
<td>7 - 7</td>
<td>ADCn_QSRm_REQGT_MASK</td>
<td>0x00000080</td>
<td align="right">7</td>
</tr>
<tr>
<td>unsigned int EV:1</td>
<td>8 - 8</td>
<td>ADCn_QSRm_EV_MASK</td>
<td>0x00000100</td>
<td align="right">8</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../adc0.html#ADC0_QSR0">ADC0_QSR0</a>,    
<a class="url" href="../adc0.html#ADC0_QSR2">ADC0_QSR2</a>,    
<a class="url" href="../adc0.html#ADC0_QSR4">ADC0_QSR4</a>,    
<a class="url" href="../adc1.html#ADC1_QSR0">ADC1_QSR0</a>,    
<a class="url" href="../adc1.html#ADC1_QSR2">ADC1_QSR2</a>,    
<a class="url" href="../adc1.html#ADC1_QSR4">ADC1_QSR4</a>,    
<a class="url" href="../adc2.html#ADC2_QSR0">ADC2_QSR0</a>,    
<a class="url" href="../adc2.html#ADC2_QSR2">ADC2_QSR2</a>,    
<a class="url" href="../adc2.html#ADC2_QSR4">ADC2_QSR4</a>,    
<a class="url" href="../adc3.html#ADC3_QSR0">ADC3_QSR0</a>,    
<a class="url" href="../adc3.html#ADC3_QSR2">ADC3_QSR2</a>,    
<a class="url" href="../adc3.html#ADC3_QSR4">ADC3_QSR4</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../adc0.html">ADC0</a>, 
<a class="url" href="../adc1.html">ADC1</a>, 
<a class="url" href="../adc2.html">ADC2</a>, 
<a class="url" href="../adc3.html">ADC3</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="ADCn_RCRm_t"><b>ADCn_RCRm_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>Result Control Register n</b></td></tr>
<tr><td colspan="5"><b>ADCn_RCRm_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int DRCTR:3</td>
<td>0 - 2</td>
<td>ADCn_RCRm_DRCTR_MASK</td>
<td>0x00000007</td>
<td align="right">0</td>
</tr>
<tr>
<td>unsigned int ENRI:1</td>
<td>4 - 4</td>
<td>ADCn_RCRm_ENRI_MASK</td>
<td>0x00000010</td>
<td align="right">4</td>
</tr>
<tr>
<td>unsigned int FEN:1</td>
<td>5 - 5</td>
<td>ADCn_RCRm_FEN_MASK</td>
<td>0x00000020</td>
<td align="right">5</td>
</tr>
<tr>
<td>unsigned int WFR:1</td>
<td>6 - 6</td>
<td>ADCn_RCRm_WFR_MASK</td>
<td>0x00000040</td>
<td align="right">6</td>
</tr>
<tr>
<td>unsigned int RFCTR:4</td>
<td>8 - 11</td>
<td>ADCn_RCRm_RFCTR_MASK</td>
<td>0x00000f00</td>
<td align="right">8</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../adc0.html#ADC0_RCR0">ADC0_RCR0</a>,    
<a class="url" href="../adc0.html#ADC0_RCR1">ADC0_RCR1</a>,    
<a class="url" href="../adc0.html#ADC0_RCR10">ADC0_RCR10</a>,    
<a class="url" href="../adc0.html#ADC0_RCR11">ADC0_RCR11</a>,    
<a class="url" href="../adc0.html#ADC0_RCR12">ADC0_RCR12</a>,    
<a class="url" href="../adc0.html#ADC0_RCR13">ADC0_RCR13</a>,    
<a class="url" href="../adc0.html#ADC0_RCR14">ADC0_RCR14</a>,    
<a class="url" href="../adc0.html#ADC0_RCR15">ADC0_RCR15</a>,    
<a class="url" href="../adc0.html#ADC0_RCR2">ADC0_RCR2</a>,    
<a class="url" href="../adc0.html#ADC0_RCR3">ADC0_RCR3</a>,    
<a class="url" href="../adc0.html#ADC0_RCR4">ADC0_RCR4</a>,    
<a class="url" href="../adc0.html#ADC0_RCR5">ADC0_RCR5</a>,    
<a class="url" href="../adc0.html#ADC0_RCR6">ADC0_RCR6</a>,    
<a class="url" href="../adc0.html#ADC0_RCR7">ADC0_RCR7</a>,    
<a class="url" href="../adc0.html#ADC0_RCR8">ADC0_RCR8</a>,    
<a class="url" href="../adc0.html#ADC0_RCR9">ADC0_RCR9</a>,    
<a class="url" href="../adc1.html#ADC1_RCR0">ADC1_RCR0</a>,    
<a class="url" href="../adc1.html#ADC1_RCR1">ADC1_RCR1</a>,    
<a class="url" href="../adc1.html#ADC1_RCR10">ADC1_RCR10</a>,    
<a class="url" href="../adc1.html#ADC1_RCR11">ADC1_RCR11</a>,    
<a class="url" href="../adc1.html#ADC1_RCR12">ADC1_RCR12</a>,    
<a class="url" href="../adc1.html#ADC1_RCR13">ADC1_RCR13</a>,    
<a class="url" href="../adc1.html#ADC1_RCR14">ADC1_RCR14</a>,    
<a class="url" href="../adc1.html#ADC1_RCR15">ADC1_RCR15</a>,    
<a class="url" href="../adc1.html#ADC1_RCR2">ADC1_RCR2</a>,    
<a class="url" href="../adc1.html#ADC1_RCR3">ADC1_RCR3</a>,    
<a class="url" href="../adc1.html#ADC1_RCR4">ADC1_RCR4</a>,    
<a class="url" href="../adc1.html#ADC1_RCR5">ADC1_RCR5</a>,    
<a class="url" href="../adc1.html#ADC1_RCR6">ADC1_RCR6</a>,    
<a class="url" href="../adc1.html#ADC1_RCR7">ADC1_RCR7</a>,    
<a class="url" href="../adc1.html#ADC1_RCR8">ADC1_RCR8</a>,    
<a class="url" href="../adc1.html#ADC1_RCR9">ADC1_RCR9</a>,    
<a class="url" href="../adc2.html#ADC2_RCR0">ADC2_RCR0</a>,    
<a class="url" href="../adc2.html#ADC2_RCR1">ADC2_RCR1</a>,    
<a class="url" href="../adc2.html#ADC2_RCR10">ADC2_RCR10</a>,    
<a class="url" href="../adc2.html#ADC2_RCR11">ADC2_RCR11</a>,    
<a class="url" href="../adc2.html#ADC2_RCR12">ADC2_RCR12</a>,    
<a class="url" href="../adc2.html#ADC2_RCR13">ADC2_RCR13</a>,    
<a class="url" href="../adc2.html#ADC2_RCR14">ADC2_RCR14</a>,    
<a class="url" href="../adc2.html#ADC2_RCR15">ADC2_RCR15</a>,    
<a class="url" href="../adc2.html#ADC2_RCR2">ADC2_RCR2</a>,    
<a class="url" href="../adc2.html#ADC2_RCR3">ADC2_RCR3</a>,    
<a class="url" href="../adc2.html#ADC2_RCR4">ADC2_RCR4</a>,    
<a class="url" href="../adc2.html#ADC2_RCR5">ADC2_RCR5</a>,    
<a class="url" href="../adc2.html#ADC2_RCR6">ADC2_RCR6</a>,    
<a class="url" href="../adc2.html#ADC2_RCR7">ADC2_RCR7</a>,    
<a class="url" href="../adc2.html#ADC2_RCR8">ADC2_RCR8</a>,    
<a class="url" href="../adc2.html#ADC2_RCR9">ADC2_RCR9</a>,    
<a class="url" href="../adc3.html#ADC3_RCR0">ADC3_RCR0</a>,    
<a class="url" href="../adc3.html#ADC3_RCR1">ADC3_RCR1</a>,    
<a class="url" href="../adc3.html#ADC3_RCR10">ADC3_RCR10</a>,    
<a class="url" href="../adc3.html#ADC3_RCR11">ADC3_RCR11</a>,    
<a class="url" href="../adc3.html#ADC3_RCR12">ADC3_RCR12</a>,    
<a class="url" href="../adc3.html#ADC3_RCR13">ADC3_RCR13</a>,    
<a class="url" href="../adc3.html#ADC3_RCR14">ADC3_RCR14</a>,    
<a class="url" href="../adc3.html#ADC3_RCR15">ADC3_RCR15</a>,    
<a class="url" href="../adc3.html#ADC3_RCR2">ADC3_RCR2</a>,    
<a class="url" href="../adc3.html#ADC3_RCR3">ADC3_RCR3</a>,    
<a class="url" href="../adc3.html#ADC3_RCR4">ADC3_RCR4</a>,    
<a class="url" href="../adc3.html#ADC3_RCR5">ADC3_RCR5</a>,    
<a class="url" href="../adc3.html#ADC3_RCR6">ADC3_RCR6</a>,    
<a class="url" href="../adc3.html#ADC3_RCR7">ADC3_RCR7</a>,    
<a class="url" href="../adc3.html#ADC3_RCR8">ADC3_RCR8</a>,    
<a class="url" href="../adc3.html#ADC3_RCR9">ADC3_RCR9</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../adc0.html">ADC0</a>, 
<a class="url" href="../adc1.html">ADC1</a>, 
<a class="url" href="../adc2.html">ADC2</a>, 
<a class="url" href="../adc3.html">ADC3</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="ADCn_RESR0_t"><b>ADCn_RESR0_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>Result Register 0</b></td></tr>
<tr><td colspan="5"><b>ADCn_RESR0_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int RESULT:14</td>
<td>0 - 13</td>
<td>ADCn_RESR0_RESULT_MASK</td>
<td>0x00003fff</td>
<td align="right">0</td>
</tr>
<tr>
<td>unsigned int EMUX:3</td>
<td>16 - 18</td>
<td>ADCn_RESR0_EMUX_MASK</td>
<td>0x00070000</td>
<td align="right">16</td>
</tr>
<tr>
<td>unsigned int CRS:3</td>
<td>20 - 22</td>
<td>ADCn_RESR0_CRS_MASK</td>
<td>0x00700000</td>
<td align="right">20</td>
</tr>
<tr>
<td>unsigned int CHNR:4</td>
<td>24 - 27</td>
<td>ADCn_RESR0_CHNR_MASK</td>
<td>0x0f000000</td>
<td align="right">24</td>
</tr>
<tr>
<td>unsigned int DRC:2</td>
<td>29 - 30</td>
<td>ADCn_RESR0_DRC_MASK</td>
<td>0x60000000</td>
<td align="right">29</td>
</tr>
<tr>
<td>unsigned int VF:1</td>
<td>31 - 31</td>
<td>ADCn_RESR0_VF_MASK</td>
<td>0x80000000</td>
<td align="right">31</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../adc0.html#ADC0_RESR0">ADC0_RESR0</a>,    
<a class="url" href="../adc1.html#ADC1_RESR0">ADC1_RESR0</a>,    
<a class="url" href="../adc2.html#ADC2_RESR0">ADC2_RESR0</a>,    
<a class="url" href="../adc3.html#ADC3_RESR0">ADC3_RESR0</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../adc0.html">ADC0</a>, 
<a class="url" href="../adc1.html">ADC1</a>, 
<a class="url" href="../adc2.html">ADC2</a>, 
<a class="url" href="../adc3.html">ADC3</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="ADCn_RESRD0_t"><b>ADCn_RESRD0_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>Result Register 0 for Debugging</b></td></tr>
<tr><td colspan="5"><b>ADCn_RESRD0_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int RESULT:14</td>
<td>0 - 13</td>
<td>ADCn_RESRD0_RESULT_MASK</td>
<td>0x00003fff</td>
<td align="right">0</td>
</tr>
<tr>
<td>unsigned int EMUX:3</td>
<td>16 - 18</td>
<td>ADCn_RESRD0_EMUX_MASK</td>
<td>0x00070000</td>
<td align="right">16</td>
</tr>
<tr>
<td>unsigned int CRS:3</td>
<td>20 - 22</td>
<td>ADCn_RESRD0_CRS_MASK</td>
<td>0x00700000</td>
<td align="right">20</td>
</tr>
<tr>
<td>unsigned int CHNR:4</td>
<td>24 - 27</td>
<td>ADCn_RESRD0_CHNR_MASK</td>
<td>0x0f000000</td>
<td align="right">24</td>
</tr>
<tr>
<td>unsigned int DRC:2</td>
<td>29 - 30</td>
<td>ADCn_RESRD0_DRC_MASK</td>
<td>0x60000000</td>
<td align="right">29</td>
</tr>
<tr>
<td>unsigned int VF:1</td>
<td>31 - 31</td>
<td>ADCn_RESRD0_VF_MASK</td>
<td>0x80000000</td>
<td align="right">31</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../adc0.html#ADC0_RESRD0">ADC0_RESRD0</a>,    
<a class="url" href="../adc1.html#ADC1_RESRD0">ADC1_RESRD0</a>,    
<a class="url" href="../adc2.html#ADC2_RESRD0">ADC2_RESRD0</a>,    
<a class="url" href="../adc3.html#ADC3_RESRD0">ADC3_RESRD0</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../adc0.html">ADC0</a>, 
<a class="url" href="../adc1.html">ADC1</a>, 
<a class="url" href="../adc2.html">ADC2</a>, 
<a class="url" href="../adc3.html">ADC3</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="ADCn_RESRDm_t"><b>ADCn_RESRDm_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>Result Register n for Debugging</b></td></tr>
<tr><td colspan="5"><b>ADCn_RESRDm_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int RESULT:14</td>
<td>0 - 13</td>
<td>ADCn_RESRDm_RESULT_MASK</td>
<td>0x00003fff</td>
<td align="right">0</td>
</tr>
<tr>
<td>unsigned int CRS:3</td>
<td>20 - 22</td>
<td>ADCn_RESRDm_CRS_MASK</td>
<td>0x00700000</td>
<td align="right">20</td>
</tr>
<tr>
<td>unsigned int CHNR:4</td>
<td>24 - 27</td>
<td>ADCn_RESRDm_CHNR_MASK</td>
<td>0x0f000000</td>
<td align="right">24</td>
</tr>
<tr>
<td>unsigned int DRC:2</td>
<td>29 - 30</td>
<td>ADCn_RESRDm_DRC_MASK</td>
<td>0x60000000</td>
<td align="right">29</td>
</tr>
<tr>
<td>unsigned int VF:1</td>
<td>31 - 31</td>
<td>ADCn_RESRDm_VF_MASK</td>
<td>0x80000000</td>
<td align="right">31</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../adc0.html#ADC0_RESRD1">ADC0_RESRD1</a>,    
<a class="url" href="../adc0.html#ADC0_RESRD10">ADC0_RESRD10</a>,    
<a class="url" href="../adc0.html#ADC0_RESRD11">ADC0_RESRD11</a>,    
<a class="url" href="../adc0.html#ADC0_RESRD12">ADC0_RESRD12</a>,    
<a class="url" href="../adc0.html#ADC0_RESRD13">ADC0_RESRD13</a>,    
<a class="url" href="../adc0.html#ADC0_RESRD14">ADC0_RESRD14</a>,    
<a class="url" href="../adc0.html#ADC0_RESRD15">ADC0_RESRD15</a>,    
<a class="url" href="../adc0.html#ADC0_RESRD2">ADC0_RESRD2</a>,    
<a class="url" href="../adc0.html#ADC0_RESRD3">ADC0_RESRD3</a>,    
<a class="url" href="../adc0.html#ADC0_RESRD4">ADC0_RESRD4</a>,    
<a class="url" href="../adc0.html#ADC0_RESRD5">ADC0_RESRD5</a>,    
<a class="url" href="../adc0.html#ADC0_RESRD6">ADC0_RESRD6</a>,    
<a class="url" href="../adc0.html#ADC0_RESRD7">ADC0_RESRD7</a>,    
<a class="url" href="../adc0.html#ADC0_RESRD8">ADC0_RESRD8</a>,    
<a class="url" href="../adc0.html#ADC0_RESRD9">ADC0_RESRD9</a>,    
<a class="url" href="../adc1.html#ADC1_RESRD1">ADC1_RESRD1</a>,    
<a class="url" href="../adc1.html#ADC1_RESRD10">ADC1_RESRD10</a>,    
<a class="url" href="../adc1.html#ADC1_RESRD11">ADC1_RESRD11</a>,    
<a class="url" href="../adc1.html#ADC1_RESRD12">ADC1_RESRD12</a>,    
<a class="url" href="../adc1.html#ADC1_RESRD13">ADC1_RESRD13</a>,    
<a class="url" href="../adc1.html#ADC1_RESRD14">ADC1_RESRD14</a>,    
<a class="url" href="../adc1.html#ADC1_RESRD15">ADC1_RESRD15</a>,    
<a class="url" href="../adc1.html#ADC1_RESRD2">ADC1_RESRD2</a>,    
<a class="url" href="../adc1.html#ADC1_RESRD3">ADC1_RESRD3</a>,    
<a class="url" href="../adc1.html#ADC1_RESRD4">ADC1_RESRD4</a>,    
<a class="url" href="../adc1.html#ADC1_RESRD5">ADC1_RESRD5</a>,    
<a class="url" href="../adc1.html#ADC1_RESRD6">ADC1_RESRD6</a>,    
<a class="url" href="../adc1.html#ADC1_RESRD7">ADC1_RESRD7</a>,    
<a class="url" href="../adc1.html#ADC1_RESRD8">ADC1_RESRD8</a>,    
<a class="url" href="../adc1.html#ADC1_RESRD9">ADC1_RESRD9</a>,    
<a class="url" href="../adc2.html#ADC2_RESRD1">ADC2_RESRD1</a>,    
<a class="url" href="../adc2.html#ADC2_RESRD10">ADC2_RESRD10</a>,    
<a class="url" href="../adc2.html#ADC2_RESRD11">ADC2_RESRD11</a>,    
<a class="url" href="../adc2.html#ADC2_RESRD12">ADC2_RESRD12</a>,    
<a class="url" href="../adc2.html#ADC2_RESRD13">ADC2_RESRD13</a>,    
<a class="url" href="../adc2.html#ADC2_RESRD14">ADC2_RESRD14</a>,    
<a class="url" href="../adc2.html#ADC2_RESRD15">ADC2_RESRD15</a>,    
<a class="url" href="../adc2.html#ADC2_RESRD2">ADC2_RESRD2</a>,    
<a class="url" href="../adc2.html#ADC2_RESRD3">ADC2_RESRD3</a>,    
<a class="url" href="../adc2.html#ADC2_RESRD4">ADC2_RESRD4</a>,    
<a class="url" href="../adc2.html#ADC2_RESRD5">ADC2_RESRD5</a>,    
<a class="url" href="../adc2.html#ADC2_RESRD6">ADC2_RESRD6</a>,    
<a class="url" href="../adc2.html#ADC2_RESRD7">ADC2_RESRD7</a>,    
<a class="url" href="../adc2.html#ADC2_RESRD8">ADC2_RESRD8</a>,    
<a class="url" href="../adc2.html#ADC2_RESRD9">ADC2_RESRD9</a>,    
<a class="url" href="../adc3.html#ADC3_RESRD1">ADC3_RESRD1</a>,    
<a class="url" href="../adc3.html#ADC3_RESRD10">ADC3_RESRD10</a>,    
<a class="url" href="../adc3.html#ADC3_RESRD11">ADC3_RESRD11</a>,    
<a class="url" href="../adc3.html#ADC3_RESRD12">ADC3_RESRD12</a>,    
<a class="url" href="../adc3.html#ADC3_RESRD13">ADC3_RESRD13</a>,    
<a class="url" href="../adc3.html#ADC3_RESRD14">ADC3_RESRD14</a>,    
<a class="url" href="../adc3.html#ADC3_RESRD15">ADC3_RESRD15</a>,    
<a class="url" href="../adc3.html#ADC3_RESRD2">ADC3_RESRD2</a>,    
<a class="url" href="../adc3.html#ADC3_RESRD3">ADC3_RESRD3</a>,    
<a class="url" href="../adc3.html#ADC3_RESRD4">ADC3_RESRD4</a>,    
<a class="url" href="../adc3.html#ADC3_RESRD5">ADC3_RESRD5</a>,    
<a class="url" href="../adc3.html#ADC3_RESRD6">ADC3_RESRD6</a>,    
<a class="url" href="../adc3.html#ADC3_RESRD7">ADC3_RESRD7</a>,    
<a class="url" href="../adc3.html#ADC3_RESRD8">ADC3_RESRD8</a>,    
<a class="url" href="../adc3.html#ADC3_RESRD9">ADC3_RESRD9</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../adc0.html">ADC0</a>, 
<a class="url" href="../adc1.html">ADC1</a>, 
<a class="url" href="../adc2.html">ADC2</a>, 
<a class="url" href="../adc3.html">ADC3</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="ADCn_RESRm_t"><b>ADCn_RESRm_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>Result Register n</b></td></tr>
<tr><td colspan="5"><b>ADCn_RESRm_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int RESULT:14</td>
<td>0 - 13</td>
<td>ADCn_RESRm_RESULT_MASK</td>
<td>0x00003fff</td>
<td align="right">0</td>
</tr>
<tr>
<td>unsigned int CRS:3</td>
<td>20 - 22</td>
<td>ADCn_RESRm_CRS_MASK</td>
<td>0x00700000</td>
<td align="right">20</td>
</tr>
<tr>
<td>unsigned int CHNR:4</td>
<td>24 - 27</td>
<td>ADCn_RESRm_CHNR_MASK</td>
<td>0x0f000000</td>
<td align="right">24</td>
</tr>
<tr>
<td>unsigned int DRC:2</td>
<td>29 - 30</td>
<td>ADCn_RESRm_DRC_MASK</td>
<td>0x60000000</td>
<td align="right">29</td>
</tr>
<tr>
<td>unsigned int VF:1</td>
<td>31 - 31</td>
<td>ADCn_RESRm_VF_MASK</td>
<td>0x80000000</td>
<td align="right">31</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../adc0.html#ADC0_RESR1">ADC0_RESR1</a>,    
<a class="url" href="../adc0.html#ADC0_RESR10">ADC0_RESR10</a>,    
<a class="url" href="../adc0.html#ADC0_RESR11">ADC0_RESR11</a>,    
<a class="url" href="../adc0.html#ADC0_RESR12">ADC0_RESR12</a>,    
<a class="url" href="../adc0.html#ADC0_RESR13">ADC0_RESR13</a>,    
<a class="url" href="../adc0.html#ADC0_RESR14">ADC0_RESR14</a>,    
<a class="url" href="../adc0.html#ADC0_RESR15">ADC0_RESR15</a>,    
<a class="url" href="../adc0.html#ADC0_RESR2">ADC0_RESR2</a>,    
<a class="url" href="../adc0.html#ADC0_RESR3">ADC0_RESR3</a>,    
<a class="url" href="../adc0.html#ADC0_RESR4">ADC0_RESR4</a>,    
<a class="url" href="../adc0.html#ADC0_RESR5">ADC0_RESR5</a>,    
<a class="url" href="../adc0.html#ADC0_RESR6">ADC0_RESR6</a>,    
<a class="url" href="../adc0.html#ADC0_RESR7">ADC0_RESR7</a>,    
<a class="url" href="../adc0.html#ADC0_RESR8">ADC0_RESR8</a>,    
<a class="url" href="../adc0.html#ADC0_RESR9">ADC0_RESR9</a>,    
<a class="url" href="../adc1.html#ADC1_RESR1">ADC1_RESR1</a>,    
<a class="url" href="../adc1.html#ADC1_RESR10">ADC1_RESR10</a>,    
<a class="url" href="../adc1.html#ADC1_RESR11">ADC1_RESR11</a>,    
<a class="url" href="../adc1.html#ADC1_RESR12">ADC1_RESR12</a>,    
<a class="url" href="../adc1.html#ADC1_RESR13">ADC1_RESR13</a>,    
<a class="url" href="../adc1.html#ADC1_RESR14">ADC1_RESR14</a>,    
<a class="url" href="../adc1.html#ADC1_RESR15">ADC1_RESR15</a>,    
<a class="url" href="../adc1.html#ADC1_RESR2">ADC1_RESR2</a>,    
<a class="url" href="../adc1.html#ADC1_RESR3">ADC1_RESR3</a>,    
<a class="url" href="../adc1.html#ADC1_RESR4">ADC1_RESR4</a>,    
<a class="url" href="../adc1.html#ADC1_RESR5">ADC1_RESR5</a>,    
<a class="url" href="../adc1.html#ADC1_RESR6">ADC1_RESR6</a>,    
<a class="url" href="../adc1.html#ADC1_RESR7">ADC1_RESR7</a>,    
<a class="url" href="../adc1.html#ADC1_RESR8">ADC1_RESR8</a>,    
<a class="url" href="../adc1.html#ADC1_RESR9">ADC1_RESR9</a>,    
<a class="url" href="../adc2.html#ADC2_RESR1">ADC2_RESR1</a>,    
<a class="url" href="../adc2.html#ADC2_RESR10">ADC2_RESR10</a>,    
<a class="url" href="../adc2.html#ADC2_RESR11">ADC2_RESR11</a>,    
<a class="url" href="../adc2.html#ADC2_RESR12">ADC2_RESR12</a>,    
<a class="url" href="../adc2.html#ADC2_RESR13">ADC2_RESR13</a>,    
<a class="url" href="../adc2.html#ADC2_RESR14">ADC2_RESR14</a>,    
<a class="url" href="../adc2.html#ADC2_RESR15">ADC2_RESR15</a>,    
<a class="url" href="../adc2.html#ADC2_RESR2">ADC2_RESR2</a>,    
<a class="url" href="../adc2.html#ADC2_RESR3">ADC2_RESR3</a>,    
<a class="url" href="../adc2.html#ADC2_RESR4">ADC2_RESR4</a>,    
<a class="url" href="../adc2.html#ADC2_RESR5">ADC2_RESR5</a>,    
<a class="url" href="../adc2.html#ADC2_RESR6">ADC2_RESR6</a>,    
<a class="url" href="../adc2.html#ADC2_RESR7">ADC2_RESR7</a>,    
<a class="url" href="../adc2.html#ADC2_RESR8">ADC2_RESR8</a>,    
<a class="url" href="../adc2.html#ADC2_RESR9">ADC2_RESR9</a>,    
<a class="url" href="../adc3.html#ADC3_RESR1">ADC3_RESR1</a>,    
<a class="url" href="../adc3.html#ADC3_RESR10">ADC3_RESR10</a>,    
<a class="url" href="../adc3.html#ADC3_RESR11">ADC3_RESR11</a>,    
<a class="url" href="../adc3.html#ADC3_RESR12">ADC3_RESR12</a>,    
<a class="url" href="../adc3.html#ADC3_RESR13">ADC3_RESR13</a>,    
<a class="url" href="../adc3.html#ADC3_RESR14">ADC3_RESR14</a>,    
<a class="url" href="../adc3.html#ADC3_RESR15">ADC3_RESR15</a>,    
<a class="url" href="../adc3.html#ADC3_RESR2">ADC3_RESR2</a>,    
<a class="url" href="../adc3.html#ADC3_RESR3">ADC3_RESR3</a>,    
<a class="url" href="../adc3.html#ADC3_RESR4">ADC3_RESR4</a>,    
<a class="url" href="../adc3.html#ADC3_RESR5">ADC3_RESR5</a>,    
<a class="url" href="../adc3.html#ADC3_RESR6">ADC3_RESR6</a>,    
<a class="url" href="../adc3.html#ADC3_RESR7">ADC3_RESR7</a>,    
<a class="url" href="../adc3.html#ADC3_RESR8">ADC3_RESR8</a>,    
<a class="url" href="../adc3.html#ADC3_RESR9">ADC3_RESR9</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../adc0.html">ADC0</a>, 
<a class="url" href="../adc1.html">ADC1</a>, 
<a class="url" href="../adc2.html">ADC2</a>, 
<a class="url" href="../adc3.html">ADC3</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="ADCn_RNPRm_t"><b>ADCn_RNPRm_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>Result Node Pointer Register n</b></td></tr>
<tr><td colspan="5"><b>ADCn_RNPRm_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int RENP0:3</td>
<td>0 - 2</td>
<td>ADCn_RNPRm_RENP0_MASK</td>
<td>0x00000007</td>
<td align="right">0</td>
</tr>
<tr>
<td>unsigned int RENP1:3</td>
<td>4 - 6</td>
<td>ADCn_RNPRm_RENP1_MASK</td>
<td>0x00000070</td>
<td align="right">4</td>
</tr>
<tr>
<td>unsigned int RENP2:3</td>
<td>8 - 10</td>
<td>ADCn_RNPRm_RENP2_MASK</td>
<td>0x00000700</td>
<td align="right">8</td>
</tr>
<tr>
<td>unsigned int RENP3:3</td>
<td>12 - 14</td>
<td>ADCn_RNPRm_RENP3_MASK</td>
<td>0x00007000</td>
<td align="right">12</td>
</tr>
<tr>
<td>unsigned int RENP4:3</td>
<td>16 - 18</td>
<td>ADCn_RNPRm_RENP4_MASK</td>
<td>0x00070000</td>
<td align="right">16</td>
</tr>
<tr>
<td>unsigned int RENP5:3</td>
<td>20 - 22</td>
<td>ADCn_RNPRm_RENP5_MASK</td>
<td>0x00700000</td>
<td align="right">20</td>
</tr>
<tr>
<td>unsigned int RENP6:3</td>
<td>24 - 26</td>
<td>ADCn_RNPRm_RENP6_MASK</td>
<td>0x07000000</td>
<td align="right">24</td>
</tr>
<tr>
<td>unsigned int RENP7:3</td>
<td>28 - 30</td>
<td>ADCn_RNPRm_RENP7_MASK</td>
<td>0x70000000</td>
<td align="right">28</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../adc0.html#ADC0_RNPR0">ADC0_RNPR0</a>,    
<a class="url" href="../adc0.html#ADC0_RNPR8">ADC0_RNPR8</a>,    
<a class="url" href="../adc1.html#ADC1_RNPR0">ADC1_RNPR0</a>,    
<a class="url" href="../adc1.html#ADC1_RNPR8">ADC1_RNPR8</a>,    
<a class="url" href="../adc2.html#ADC2_RNPR0">ADC2_RNPR0</a>,    
<a class="url" href="../adc2.html#ADC2_RNPR8">ADC2_RNPR8</a>,    
<a class="url" href="../adc3.html#ADC3_RNPR0">ADC3_RNPR0</a>,    
<a class="url" href="../adc3.html#ADC3_RNPR8">ADC3_RNPR8</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../adc0.html">ADC0</a>, 
<a class="url" href="../adc1.html">ADC1</a>, 
<a class="url" href="../adc2.html">ADC2</a>, 
<a class="url" href="../adc3.html">ADC3</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="ADCn_RSIRm_t"><b>ADCn_RSIRm_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>Request Source n Input Register</b></td></tr>
<tr><td colspan="5"><b>ADCn_RSIRm_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int GTSEL:3</td>
<td>0 - 2</td>
<td>ADCn_RSIRm_GTSEL_MASK</td>
<td>0x00000007</td>
<td align="right">0</td>
</tr>
<tr>
<td>unsigned int TMEN:1</td>
<td>4 - 4</td>
<td>ADCn_RSIRm_TMEN_MASK</td>
<td>0x00000010</td>
<td align="right">4</td>
</tr>
<tr>
<td>unsigned int GTI:1</td>
<td>7 - 7</td>
<td>ADCn_RSIRm_GTI_MASK</td>
<td>0x00000080</td>
<td align="right">7</td>
</tr>
<tr>
<td>unsigned int TRSEL:3</td>
<td>8 - 10</td>
<td>ADCn_RSIRm_TRSEL_MASK</td>
<td>0x00000700</td>
<td align="right">8</td>
</tr>
<tr>
<td>unsigned int FEN:1</td>
<td>12 - 12</td>
<td>ADCn_RSIRm_FEN_MASK</td>
<td>0x00001000</td>
<td align="right">12</td>
</tr>
<tr>
<td>unsigned int REN:1</td>
<td>13 - 13</td>
<td>ADCn_RSIRm_REN_MASK</td>
<td>0x00002000</td>
<td align="right">13</td>
</tr>
<tr>
<td>unsigned int TRI:1</td>
<td>15 - 15</td>
<td>ADCn_RSIRm_TRI_MASK</td>
<td>0x00008000</td>
<td align="right">15</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../adc0.html#ADC0_RSIR0">ADC0_RSIR0</a>,    
<a class="url" href="../adc0.html#ADC0_RSIR1">ADC0_RSIR1</a>,    
<a class="url" href="../adc0.html#ADC0_RSIR2">ADC0_RSIR2</a>,    
<a class="url" href="../adc0.html#ADC0_RSIR3">ADC0_RSIR3</a>,    
<a class="url" href="../adc0.html#ADC0_RSIR4">ADC0_RSIR4</a>,    
<a class="url" href="../adc1.html#ADC1_RSIR0">ADC1_RSIR0</a>,    
<a class="url" href="../adc1.html#ADC1_RSIR1">ADC1_RSIR1</a>,    
<a class="url" href="../adc1.html#ADC1_RSIR2">ADC1_RSIR2</a>,    
<a class="url" href="../adc1.html#ADC1_RSIR3">ADC1_RSIR3</a>,    
<a class="url" href="../adc1.html#ADC1_RSIR4">ADC1_RSIR4</a>,    
<a class="url" href="../adc2.html#ADC2_RSIR0">ADC2_RSIR0</a>,    
<a class="url" href="../adc2.html#ADC2_RSIR1">ADC2_RSIR1</a>,    
<a class="url" href="../adc2.html#ADC2_RSIR2">ADC2_RSIR2</a>,    
<a class="url" href="../adc2.html#ADC2_RSIR3">ADC2_RSIR3</a>,    
<a class="url" href="../adc2.html#ADC2_RSIR4">ADC2_RSIR4</a>,    
<a class="url" href="../adc3.html#ADC3_RSIR0">ADC3_RSIR0</a>,    
<a class="url" href="../adc3.html#ADC3_RSIR1">ADC3_RSIR1</a>,    
<a class="url" href="../adc3.html#ADC3_RSIR2">ADC3_RSIR2</a>,    
<a class="url" href="../adc3.html#ADC3_RSIR3">ADC3_RSIR3</a>,    
<a class="url" href="../adc3.html#ADC3_RSIR4">ADC3_RSIR4</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../adc0.html">ADC0</a>, 
<a class="url" href="../adc1.html">ADC1</a>, 
<a class="url" href="../adc2.html">ADC2</a>, 
<a class="url" href="../adc3.html">ADC3</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="ADCn_RSPR0_t"><b>ADCn_RSPR0_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>Request Source Priority Register 0</b></td></tr>
<tr><td colspan="5"><b>ADCn_RSPR0_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int PRIO0:2</td>
<td>0 - 1</td>
<td>ADCn_RSPR0_PRIO0_MASK</td>
<td>0x00000003</td>
<td align="right">0</td>
</tr>
<tr>
<td>unsigned int CSM0:1</td>
<td>3 - 3</td>
<td>ADCn_RSPR0_CSM0_MASK</td>
<td>0x00000008</td>
<td align="right">3</td>
</tr>
<tr>
<td>unsigned int PRIO1:2</td>
<td>4 - 5</td>
<td>ADCn_RSPR0_PRIO1_MASK</td>
<td>0x00000030</td>
<td align="right">4</td>
</tr>
<tr>
<td>unsigned int CSM1:1</td>
<td>7 - 7</td>
<td>ADCn_RSPR0_CSM1_MASK</td>
<td>0x00000080</td>
<td align="right">7</td>
</tr>
<tr>
<td>unsigned int PRIO2:2</td>
<td>8 - 9</td>
<td>ADCn_RSPR0_PRIO2_MASK</td>
<td>0x00000300</td>
<td align="right">8</td>
</tr>
<tr>
<td>unsigned int CSM2:1</td>
<td>11 - 11</td>
<td>ADCn_RSPR0_CSM2_MASK</td>
<td>0x00000800</td>
<td align="right">11</td>
</tr>
<tr>
<td>unsigned int PRIO3:2</td>
<td>12 - 13</td>
<td>ADCn_RSPR0_PRIO3_MASK</td>
<td>0x00003000</td>
<td align="right">12</td>
</tr>
<tr>
<td>unsigned int CSM3:1</td>
<td>15 - 15</td>
<td>ADCn_RSPR0_CSM3_MASK</td>
<td>0x00008000</td>
<td align="right">15</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../adc0.html#ADC0_RSPR0">ADC0_RSPR0</a>,    
<a class="url" href="../adc1.html#ADC1_RSPR0">ADC1_RSPR0</a>,    
<a class="url" href="../adc2.html#ADC2_RSPR0">ADC2_RSPR0</a>,    
<a class="url" href="../adc3.html#ADC3_RSPR0">ADC3_RSPR0</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../adc0.html">ADC0</a>, 
<a class="url" href="../adc1.html">ADC1</a>, 
<a class="url" href="../adc2.html">ADC2</a>, 
<a class="url" href="../adc3.html">ADC3</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="ADCn_RSPR4_t"><b>ADCn_RSPR4_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>Request Source Priority Register 4</b></td></tr>
<tr><td colspan="5"><b>ADCn_RSPR4_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int PRIO4:2</td>
<td>0 - 1</td>
<td>ADCn_RSPR4_PRIO4_MASK</td>
<td>0x00000003</td>
<td align="right">0</td>
</tr>
<tr>
<td>unsigned int CSM4:1</td>
<td>3 - 3</td>
<td>ADCn_RSPR4_CSM4_MASK</td>
<td>0x00000008</td>
<td align="right">3</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../adc0.html#ADC0_RSPR4">ADC0_RSPR4</a>,    
<a class="url" href="../adc1.html#ADC1_RSPR4">ADC1_RSPR4</a>,    
<a class="url" href="../adc2.html#ADC2_RSPR4">ADC2_RSPR4</a>,    
<a class="url" href="../adc3.html#ADC3_RSPR4">ADC3_RSPR4</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../adc0.html">ADC0</a>, 
<a class="url" href="../adc1.html">ADC1</a>, 
<a class="url" href="../adc2.html">ADC2</a>, 
<a class="url" href="../adc3.html">ADC3</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="ADCn_SYNCTR_t"><b>ADCn_SYNCTR_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>Synchronization Control Register</b></td></tr>
<tr><td colspan="5"><b>ADCn_SYNCTR_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int STSEL:2</td>
<td>0 - 1</td>
<td>ADCn_SYNCTR_STSEL_MASK</td>
<td>0x00000003</td>
<td align="right">0</td>
</tr>
<tr>
<td>unsigned int EVALR1:1</td>
<td>4 - 4</td>
<td>ADCn_SYNCTR_EVALR1_MASK</td>
<td>0x00000010</td>
<td align="right">4</td>
</tr>
<tr>
<td>unsigned int EVALR2:1</td>
<td>5 - 5</td>
<td>ADCn_SYNCTR_EVALR2_MASK</td>
<td>0x00000020</td>
<td align="right">5</td>
</tr>
<tr>
<td>unsigned int EVALR3:1</td>
<td>6 - 6</td>
<td>ADCn_SYNCTR_EVALR3_MASK</td>
<td>0x00000040</td>
<td align="right">6</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../adc0.html#ADC0_SYNCTR">ADC0_SYNCTR</a>,    
<a class="url" href="../adc1.html#ADC1_SYNCTR">ADC1_SYNCTR</a>,    
<a class="url" href="../adc2.html#ADC2_SYNCTR">ADC2_SYNCTR</a>,    
<a class="url" href="../adc3.html#ADC3_SYNCTR">ADC3_SYNCTR</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../adc0.html">ADC0</a>, 
<a class="url" href="../adc1.html">ADC1</a>, 
<a class="url" href="../adc2.html">ADC2</a>, 
<a class="url" href="../adc3.html">ADC3</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="ADCn_VFR_t"><b>ADCn_VFR_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>Valid Flag Register</b></td></tr>
<tr><td colspan="5"><b>ADCn_VFR_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int VF0:1</td>
<td>0 - 0</td>
<td>ADCn_VFR_VF0_MASK</td>
<td>0x00000001</td>
<td align="right">0</td>
</tr>
<tr>
<td>unsigned int VF1:1</td>
<td>1 - 1</td>
<td>ADCn_VFR_VF1_MASK</td>
<td>0x00000002</td>
<td align="right">1</td>
</tr>
<tr>
<td>unsigned int VF2:1</td>
<td>2 - 2</td>
<td>ADCn_VFR_VF2_MASK</td>
<td>0x00000004</td>
<td align="right">2</td>
</tr>
<tr>
<td>unsigned int VF3:1</td>
<td>3 - 3</td>
<td>ADCn_VFR_VF3_MASK</td>
<td>0x00000008</td>
<td align="right">3</td>
</tr>
<tr>
<td>unsigned int VF4:1</td>
<td>4 - 4</td>
<td>ADCn_VFR_VF4_MASK</td>
<td>0x00000010</td>
<td align="right">4</td>
</tr>
<tr>
<td>unsigned int VF5:1</td>
<td>5 - 5</td>
<td>ADCn_VFR_VF5_MASK</td>
<td>0x00000020</td>
<td align="right">5</td>
</tr>
<tr>
<td>unsigned int VF6:1</td>
<td>6 - 6</td>
<td>ADCn_VFR_VF6_MASK</td>
<td>0x00000040</td>
<td align="right">6</td>
</tr>
<tr>
<td>unsigned int VF7:1</td>
<td>7 - 7</td>
<td>ADCn_VFR_VF7_MASK</td>
<td>0x00000080</td>
<td align="right">7</td>
</tr>
<tr>
<td>unsigned int VF8:1</td>
<td>8 - 8</td>
<td>ADCn_VFR_VF8_MASK</td>
<td>0x00000100</td>
<td align="right">8</td>
</tr>
<tr>
<td>unsigned int VF9:1</td>
<td>9 - 9</td>
<td>ADCn_VFR_VF9_MASK</td>
<td>0x00000200</td>
<td align="right">9</td>
</tr>
<tr>
<td>unsigned int VF10:1</td>
<td>10 - 10</td>
<td>ADCn_VFR_VF10_MASK</td>
<td>0x00000400</td>
<td align="right">10</td>
</tr>
<tr>
<td>unsigned int VF11:1</td>
<td>11 - 11</td>
<td>ADCn_VFR_VF11_MASK</td>
<td>0x00000800</td>
<td align="right">11</td>
</tr>
<tr>
<td>unsigned int VF12:1</td>
<td>12 - 12</td>
<td>ADCn_VFR_VF12_MASK</td>
<td>0x00001000</td>
<td align="right">12</td>
</tr>
<tr>
<td>unsigned int VF13:1</td>
<td>13 - 13</td>
<td>ADCn_VFR_VF13_MASK</td>
<td>0x00002000</td>
<td align="right">13</td>
</tr>
<tr>
<td>unsigned int VF14:1</td>
<td>14 - 14</td>
<td>ADCn_VFR_VF14_MASK</td>
<td>0x00004000</td>
<td align="right">14</td>
</tr>
<tr>
<td>unsigned int VF15:1</td>
<td>15 - 15</td>
<td>ADCn_VFR_VF15_MASK</td>
<td>0x00008000</td>
<td align="right">15</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../adc0.html#ADC0_VFR">ADC0_VFR</a>,    
<a class="url" href="../adc1.html#ADC1_VFR">ADC1_VFR</a>,    
<a class="url" href="../adc2.html#ADC2_VFR">ADC2_VFR</a>,    
<a class="url" href="../adc3.html#ADC3_VFR">ADC3_VFR</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../adc0.html">ADC0</a>, 
<a class="url" href="../adc1.html">ADC1</a>, 
<a class="url" href="../adc2.html">ADC2</a>, 
<a class="url" href="../adc3.html">ADC3</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="ASC0_CLC_t"><b>ASC0_CLC_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>ASC0 Clock Control Register</b></td></tr>
<tr><td colspan="5"><b>ASC0_CLC_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int DISR:1</td>
<td>0 - 0</td>
<td>ASC0_CLC_DISR_MASK</td>
<td>0x00000001</td>
<td align="right">0</td>
</tr>
<tr>
<td>unsigned int DISS:1</td>
<td>1 - 1</td>
<td>ASC0_CLC_DISS_MASK</td>
<td>0x00000002</td>
<td align="right">1</td>
</tr>
<tr>
<td>unsigned int SPEN:1</td>
<td>2 - 2</td>
<td>ASC0_CLC_SPEN_MASK</td>
<td>0x00000004</td>
<td align="right">2</td>
</tr>
<tr>
<td>unsigned int EDIS:1</td>
<td>3 - 3</td>
<td>ASC0_CLC_EDIS_MASK</td>
<td>0x00000008</td>
<td align="right">3</td>
</tr>
<tr>
<td>unsigned int SBWE:1</td>
<td>4 - 4</td>
<td>ASC0_CLC_SBWE_MASK</td>
<td>0x00000010</td>
<td align="right">4</td>
</tr>
<tr>
<td>unsigned int FSOE:1</td>
<td>5 - 5</td>
<td>ASC0_CLC_FSOE_MASK</td>
<td>0x00000020</td>
<td align="right">5</td>
</tr>
<tr>
<td>unsigned int RMC:8</td>
<td>8 - 15</td>
<td>ASC0_CLC_RMC_MASK</td>
<td>0x0000ff00</td>
<td align="right">8</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../asc0.html#ASC0_CLC">ASC0_CLC</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../asc0.html">ASC0</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="ASCn_BG_t"><b>ASCn_BG_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>Baud Rate Timer/Reload Register</b></td></tr>
<tr><td colspan="5"><b>ASCn_BG_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int BR_VALUE:13</td>
<td>0 - 12</td>
<td>ASCn_BG_BR_VALUE_MASK</td>
<td>0x00001fff</td>
<td align="right">0</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../asc0.html#ASC0_BG">ASC0_BG</a>,    
<a class="url" href="../asc1.html#ASC1_BG">ASC1_BG</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../asc0.html">ASC0</a>, 
<a class="url" href="../asc1.html">ASC1</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="ASCn_CON_t"><b>ASCn_CON_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>Control Register</b></td></tr>
<tr><td colspan="5"><b>ASCn_CON_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int M:3</td>
<td>0 - 2</td>
<td>ASCn_CON_M_MASK</td>
<td>0x00000007</td>
<td align="right">0</td>
</tr>
<tr>
<td>unsigned int STP:1</td>
<td>3 - 3</td>
<td>ASCn_CON_STP_MASK</td>
<td>0x00000008</td>
<td align="right">3</td>
</tr>
<tr>
<td>unsigned int REN:1</td>
<td>4 - 4</td>
<td>ASCn_CON_REN_MASK</td>
<td>0x00000010</td>
<td align="right">4</td>
</tr>
<tr>
<td>unsigned int PEN:1</td>
<td>5 - 5</td>
<td>ASCn_CON_PEN_MASK</td>
<td>0x00000020</td>
<td align="right">5</td>
</tr>
<tr>
<td>unsigned int FEN:1</td>
<td>6 - 6</td>
<td>ASCn_CON_FEN_MASK</td>
<td>0x00000040</td>
<td align="right">6</td>
</tr>
<tr>
<td>unsigned int OEN:1</td>
<td>7 - 7</td>
<td>ASCn_CON_OEN_MASK</td>
<td>0x00000080</td>
<td align="right">7</td>
</tr>
<tr>
<td>unsigned int PE:1</td>
<td>8 - 8</td>
<td>ASCn_CON_PE_MASK</td>
<td>0x00000100</td>
<td align="right">8</td>
</tr>
<tr>
<td>unsigned int FE:1</td>
<td>9 - 9</td>
<td>ASCn_CON_FE_MASK</td>
<td>0x00000200</td>
<td align="right">9</td>
</tr>
<tr>
<td>unsigned int OE:1</td>
<td>10 - 10</td>
<td>ASCn_CON_OE_MASK</td>
<td>0x00000400</td>
<td align="right">10</td>
</tr>
<tr>
<td>unsigned int FDE:1</td>
<td>11 - 11</td>
<td>ASCn_CON_FDE_MASK</td>
<td>0x00000800</td>
<td align="right">11</td>
</tr>
<tr>
<td>unsigned int ODD:1</td>
<td>12 - 12</td>
<td>ASCn_CON_ODD_MASK</td>
<td>0x00001000</td>
<td align="right">12</td>
</tr>
<tr>
<td>unsigned int BRS:1</td>
<td>13 - 13</td>
<td>ASCn_CON_BRS_MASK</td>
<td>0x00002000</td>
<td align="right">13</td>
</tr>
<tr>
<td>unsigned int LB:1</td>
<td>14 - 14</td>
<td>ASCn_CON_LB_MASK</td>
<td>0x00004000</td>
<td align="right">14</td>
</tr>
<tr>
<td>unsigned int R:1</td>
<td>15 - 15</td>
<td>ASCn_CON_R_MASK</td>
<td>0x00008000</td>
<td align="right">15</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../asc0.html#ASC0_CON">ASC0_CON</a>,    
<a class="url" href="../asc1.html#ASC1_CON">ASC1_CON</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../asc0.html">ASC0</a>, 
<a class="url" href="../asc1.html">ASC1</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="ASCn_ESRC_t"><b>ASCn_ESRC_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>Error Interrupt Service Request Control Register</b></td></tr>
<tr><td colspan="5"><b>ASCn_ESRC_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int SRPN:8</td>
<td>0 - 7</td>
<td>ASCn_ESRC_SRPN_MASK</td>
<td>0x000000ff</td>
<td align="right">0</td>
</tr>
<tr>
<td>unsigned int TOS:1</td>
<td>10 - 10</td>
<td>ASCn_ESRC_TOS_MASK</td>
<td>0x00000400</td>
<td align="right">10</td>
</tr>
<tr>
<td>unsigned int SRE:1</td>
<td>12 - 12</td>
<td>ASCn_ESRC_SRE_MASK</td>
<td>0x00001000</td>
<td align="right">12</td>
</tr>
<tr>
<td>unsigned int SRR:1</td>
<td>13 - 13</td>
<td>ASCn_ESRC_SRR_MASK</td>
<td>0x00002000</td>
<td align="right">13</td>
</tr>
<tr>
<td>unsigned int CLRR:1</td>
<td>14 - 14</td>
<td>ASCn_ESRC_CLRR_MASK</td>
<td>0x00004000</td>
<td align="right">14</td>
</tr>
<tr>
<td>unsigned int SETR:1</td>
<td>15 - 15</td>
<td>ASCn_ESRC_SETR_MASK</td>
<td>0x00008000</td>
<td align="right">15</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../asc0.html#ASC0_ESRC">ASC0_ESRC</a>,    
<a class="url" href="../asc1.html#ASC1_ESRC">ASC1_ESRC</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../asc0.html">ASC0</a>, 
<a class="url" href="../asc1.html">ASC1</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="ASCn_FDV_t"><b>ASCn_FDV_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>Fractional Divider Register</b></td></tr>
<tr><td colspan="5"><b>ASCn_FDV_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int FD_VALUE:9</td>
<td>0 - 8</td>
<td>ASCn_FDV_FD_VALUE_MASK</td>
<td>0x000001ff</td>
<td align="right">0</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../asc0.html#ASC0_FDV">ASC0_FDV</a>,    
<a class="url" href="../asc1.html#ASC1_FDV">ASC1_FDV</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../asc0.html">ASC0</a>, 
<a class="url" href="../asc1.html">ASC1</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="ASCn_ID_t"><b>ASCn_ID_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>Module Identification Register</b></td></tr>
<tr><td colspan="5"><b>ASCn_ID_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int MODREV:8</td>
<td>0 - 7</td>
<td>ASCn_ID_MODREV_MASK</td>
<td>0x000000ff</td>
<td align="right">0</td>
</tr>
<tr>
<td>unsigned int MODNUM:8</td>
<td>8 - 15</td>
<td>ASCn_ID_MODNUM_MASK</td>
<td>0x0000ff00</td>
<td align="right">8</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../asc0.html#ASC0_ID">ASC0_ID</a>,    
<a class="url" href="../asc1.html#ASC1_ID">ASC1_ID</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../asc0.html">ASC0</a>, 
<a class="url" href="../asc1.html">ASC1</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="ASCn_PISEL_t"><b>ASCn_PISEL_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>ASCn Peripheral Input Select Register</b></td></tr>
<tr><td colspan="5"><b>ASCn_PISEL_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int RIS:1</td>
<td>0 - 0</td>
<td>ASCn_PISEL_RIS_MASK</td>
<td>0x00000001</td>
<td align="right">0</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../asc0.html#ASC0_PISEL">ASC0_PISEL</a>,    
<a class="url" href="../asc1.html#ASC1_PISEL">ASC1_PISEL</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../asc0.html">ASC0</a>, 
<a class="url" href="../asc1.html">ASC1</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="ASCn_RBUF_t"><b>ASCn_RBUF_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>Receive Buffer Register</b></td></tr>
<tr><td colspan="5"><b>ASCn_RBUF_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int RD_VALUE:9</td>
<td>0 - 8</td>
<td>ASCn_RBUF_RD_VALUE_MASK</td>
<td>0x000001ff</td>
<td align="right">0</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../asc0.html#ASC0_RBUF">ASC0_RBUF</a>,    
<a class="url" href="../asc1.html#ASC1_RBUF">ASC1_RBUF</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../asc0.html">ASC0</a>, 
<a class="url" href="../asc1.html">ASC1</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="ASCn_RSRC_t"><b>ASCn_RSRC_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>Receive Interrupt Service Request Control Register</b></td></tr>
<tr><td colspan="5"><b>ASCn_RSRC_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int SRPN:8</td>
<td>0 - 7</td>
<td>ASCn_RSRC_SRPN_MASK</td>
<td>0x000000ff</td>
<td align="right">0</td>
</tr>
<tr>
<td>unsigned int TOS:1</td>
<td>10 - 10</td>
<td>ASCn_RSRC_TOS_MASK</td>
<td>0x00000400</td>
<td align="right">10</td>
</tr>
<tr>
<td>unsigned int SRE:1</td>
<td>12 - 12</td>
<td>ASCn_RSRC_SRE_MASK</td>
<td>0x00001000</td>
<td align="right">12</td>
</tr>
<tr>
<td>unsigned int SRR:1</td>
<td>13 - 13</td>
<td>ASCn_RSRC_SRR_MASK</td>
<td>0x00002000</td>
<td align="right">13</td>
</tr>
<tr>
<td>unsigned int CLRR:1</td>
<td>14 - 14</td>
<td>ASCn_RSRC_CLRR_MASK</td>
<td>0x00004000</td>
<td align="right">14</td>
</tr>
<tr>
<td>unsigned int SETR:1</td>
<td>15 - 15</td>
<td>ASCn_RSRC_SETR_MASK</td>
<td>0x00008000</td>
<td align="right">15</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../asc0.html#ASC0_RSRC">ASC0_RSRC</a>,    
<a class="url" href="../asc1.html#ASC1_RSRC">ASC1_RSRC</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../asc0.html">ASC0</a>, 
<a class="url" href="../asc1.html">ASC1</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="ASCn_TBSRC_t"><b>ASCn_TBSRC_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>Transmit Buffer Interrupt Service Request Control Register</b></td></tr>
<tr><td colspan="5"><b>ASCn_TBSRC_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int SRPN:8</td>
<td>0 - 7</td>
<td>ASCn_TBSRC_SRPN_MASK</td>
<td>0x000000ff</td>
<td align="right">0</td>
</tr>
<tr>
<td>unsigned int TOS:1</td>
<td>10 - 10</td>
<td>ASCn_TBSRC_TOS_MASK</td>
<td>0x00000400</td>
<td align="right">10</td>
</tr>
<tr>
<td>unsigned int SRE:1</td>
<td>12 - 12</td>
<td>ASCn_TBSRC_SRE_MASK</td>
<td>0x00001000</td>
<td align="right">12</td>
</tr>
<tr>
<td>unsigned int SRR:1</td>
<td>13 - 13</td>
<td>ASCn_TBSRC_SRR_MASK</td>
<td>0x00002000</td>
<td align="right">13</td>
</tr>
<tr>
<td>unsigned int CLRR:1</td>
<td>14 - 14</td>
<td>ASCn_TBSRC_CLRR_MASK</td>
<td>0x00004000</td>
<td align="right">14</td>
</tr>
<tr>
<td>unsigned int SETR:1</td>
<td>15 - 15</td>
<td>ASCn_TBSRC_SETR_MASK</td>
<td>0x00008000</td>
<td align="right">15</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../asc0.html#ASC0_TBSRC">ASC0_TBSRC</a>,    
<a class="url" href="../asc1.html#ASC1_TBSRC">ASC1_TBSRC</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../asc0.html">ASC0</a>, 
<a class="url" href="../asc1.html">ASC1</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="ASCn_TBUF_t"><b>ASCn_TBUF_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>Transmit Buffer Register</b></td></tr>
<tr><td colspan="5"><b>ASCn_TBUF_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int TD_VALUE:9</td>
<td>0 - 8</td>
<td>ASCn_TBUF_TD_VALUE_MASK</td>
<td>0x000001ff</td>
<td align="right">0</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../asc0.html#ASC0_TBUF">ASC0_TBUF</a>,    
<a class="url" href="../asc1.html#ASC1_TBUF">ASC1_TBUF</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../asc0.html">ASC0</a>, 
<a class="url" href="../asc1.html">ASC1</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="ASCn_TSRC_t"><b>ASCn_TSRC_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>Transmit Interrupt Service Request Control Register</b></td></tr>
<tr><td colspan="5"><b>ASCn_TSRC_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int SRPN:8</td>
<td>0 - 7</td>
<td>ASCn_TSRC_SRPN_MASK</td>
<td>0x000000ff</td>
<td align="right">0</td>
</tr>
<tr>
<td>unsigned int TOS:1</td>
<td>10 - 10</td>
<td>ASCn_TSRC_TOS_MASK</td>
<td>0x00000400</td>
<td align="right">10</td>
</tr>
<tr>
<td>unsigned int SRE:1</td>
<td>12 - 12</td>
<td>ASCn_TSRC_SRE_MASK</td>
<td>0x00001000</td>
<td align="right">12</td>
</tr>
<tr>
<td>unsigned int SRR:1</td>
<td>13 - 13</td>
<td>ASCn_TSRC_SRR_MASK</td>
<td>0x00002000</td>
<td align="right">13</td>
</tr>
<tr>
<td>unsigned int CLRR:1</td>
<td>14 - 14</td>
<td>ASCn_TSRC_CLRR_MASK</td>
<td>0x00004000</td>
<td align="right">14</td>
</tr>
<tr>
<td>unsigned int SETR:1</td>
<td>15 - 15</td>
<td>ASCn_TSRC_SETR_MASK</td>
<td>0x00008000</td>
<td align="right">15</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../asc0.html#ASC0_TSRC">ASC0_TSRC</a>,    
<a class="url" href="../asc1.html#ASC1_TSRC">ASC1_TSRC</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../asc0.html">ASC0</a>, 
<a class="url" href="../asc1.html">ASC1</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="ASCn_WHBCON_t"><b>ASCn_WHBCON_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>Write Hardware Bits Control Register</b></td></tr>
<tr><td colspan="5"><b>ASCn_WHBCON_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int CLRREN:1</td>
<td>4 - 4</td>
<td>ASCn_WHBCON_CLRREN_MASK</td>
<td>0x00000010</td>
<td align="right">4</td>
</tr>
<tr>
<td>unsigned int SETREN:1</td>
<td>5 - 5</td>
<td>ASCn_WHBCON_SETREN_MASK</td>
<td>0x00000020</td>
<td align="right">5</td>
</tr>
<tr>
<td>unsigned int CLRPE:1</td>
<td>8 - 8</td>
<td>ASCn_WHBCON_CLRPE_MASK</td>
<td>0x00000100</td>
<td align="right">8</td>
</tr>
<tr>
<td>unsigned int CLRFE:1</td>
<td>9 - 9</td>
<td>ASCn_WHBCON_CLRFE_MASK</td>
<td>0x00000200</td>
<td align="right">9</td>
</tr>
<tr>
<td>unsigned int CLROE:1</td>
<td>10 - 10</td>
<td>ASCn_WHBCON_CLROE_MASK</td>
<td>0x00000400</td>
<td align="right">10</td>
</tr>
<tr>
<td>unsigned int SETPE:1</td>
<td>11 - 11</td>
<td>ASCn_WHBCON_SETPE_MASK</td>
<td>0x00000800</td>
<td align="right">11</td>
</tr>
<tr>
<td>unsigned int SETFE:1</td>
<td>12 - 12</td>
<td>ASCn_WHBCON_SETFE_MASK</td>
<td>0x00001000</td>
<td align="right">12</td>
</tr>
<tr>
<td>unsigned int SETOE:1</td>
<td>13 - 13</td>
<td>ASCn_WHBCON_SETOE_MASK</td>
<td>0x00002000</td>
<td align="right">13</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../asc0.html#ASC0_WHBCON">ASC0_WHBCON</a>,    
<a class="url" href="../asc1.html#ASC1_WHBCON">ASC1_WHBCON</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../asc0.html">ASC0</a>, 
<a class="url" href="../asc1.html">ASC1</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="An_t"><b>An_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>Address General Purpose Register n</b></td></tr>
<tr><td colspan="5"><b>An_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int ADDR:32</td>
<td>0 - 31</td>
<td>An_ADDR_MASK</td>
<td>0xffffffff</td>
<td align="right">0</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../cpu.html#A0">A0</a>,    
<a class="url" href="../cpu.html#A1">A1</a>,    
<a class="url" href="../cpu.html#A10">A10</a>,    
<a class="url" href="../cpu.html#A11">A11</a>,    
<a class="url" href="../cpu.html#A12">A12</a>,    
<a class="url" href="../cpu.html#A13">A13</a>,    
<a class="url" href="../cpu.html#A14">A14</a>,    
<a class="url" href="../cpu.html#A15">A15</a>,    
<a class="url" href="../cpu.html#A2">A2</a>,    
<a class="url" href="../cpu.html#A3">A3</a>,    
<a class="url" href="../cpu.html#A4">A4</a>,    
<a class="url" href="../cpu.html#A5">A5</a>,    
<a class="url" href="../cpu.html#A6">A6</a>,    
<a class="url" href="../cpu.html#A7">A7</a>,    
<a class="url" href="../cpu.html#A8">A8</a>,    
<a class="url" href="../cpu.html#A9">A9</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../cpu.html">CPU</a>

</dd>
</dl>
<hr>
</dd>

</dl>

</body>
</html>
