INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Source/Vivado Projects/Calculator/Translator/Translator.srcs/sources_1/new/Translator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Translator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Source/Vivado Projects/Calculator/Translator/Translator.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
