<h2 id="Ncore3.6FSYS:Week#21:5/22/23to5/26/23-BlockingProgress:"><strong>Blocking Progress:</strong></h2><p> </p><ol start="1"><li><p> Request to have more vip licenses</p></li></ol><h2 id="Ncore3.6FSYS:Week#21:5/22/23to5/26/23-Highlights:"><strong>Highlights:</strong></h2><ol start="1"><li><p>cyrille : : FSYS enhancement (on 3.4 branch to compare the runtime) :</p><ol start="1"><li><p>RAL implementation DONE</p></li><li><p>Rewrite boot on APB debug port &amp; mem initialisation in parallel DONE</p></li><li><p>uvm phase reorganization (use configure_phase &amp; main_phase instead of run_phase) DONE</p></li><li><p>test cleaning ongoing 3W on 3W planned . We will continue in parallel with feature implementation due to long local full regr. The result between new &amp; legacy env still diverge. Fixing before push.</p></li></ol></li><li><p>Abdelaziz : </p></li><li><p>Urvish :</p><ol start="1"><li><p><a class="external-link" href="https://arterisip.atlassian.net/browse/CONC-11829" rel="nofollow">CONC-11829</a> : <strong>fsys tb transformation to use synopsys vcs</strong></p><ul><li><p>Resolved (can not reproduce) <a class="external-link" href="https://arterisip.atlassian.net/browse/CONC-11967" rel="nofollow">CONC-11967</a> : fsys test, vcs migration : [HBFAIL] Heart Beat Failure Objection</p></li><li><p>Resolved (Fixed) <a class="external-link" href="https://arterisip.atlassian.net/browse/CONC-11896" rel="nofollow">CONC-11896</a> : [uvm_reg_bit_bash_seq] Writing a 1 in bit #0 of register &quot;ral_sys_ncore.caiu0.NRSBLR&quot; with initial value 'h0000000000000030 yielded 'h0000000080000030 instead of 'h0000000000000030</p></li><li><p><strong>Achieved 94% pass rate</strong> in fsys vcs migration effort with all 46 configurations. Parsed and now need to report failures from it.</p></li><li><p>Opened <a class="external-link" href="https://arterisip.atlassian.net/browse/CONC-11967" rel="nofollow">CONC-11967</a>  <a class="external-link" href="https://arterisip.atlassian.net/browse/CONC-11968" rel="nofollow">CONC-11968</a>  <a class="external-link" href="https://arterisip.atlassian.net/browse/CONC-11969" rel="nofollow">CONC-11969</a> </p></li></ul></li><li><p><a class="external-link" href="https://arterisip.atlassian.net/browse/CONC-11906" rel="nofollow">CONC-11906</a> : <strong>fsys tb transformation to use synopsys vips</strong></p><ul><li><p>Resolved (Fixed) <a class="external-link" href="https://arterisip.atlassian.net/browse/CONC-11964" rel="nofollow">CONC-11964</a> : [SEQ] neither the item's sequencer nor dedicated sequencer has been supplied to start item in m_read_addr_seq</p></li><li><p>Resolved (Fixed) <a class="external-link" href="https://arterisip.atlassian.net/browse/CONC-11962" rel="nofollow">CONC-11962</a> : synopsys vip simulation with questasim, all config : Fix compile issues &amp; all the issues with ioaiu/chiaiu boot sequence</p></li><li><p>Opened/Debugged <a class="external-link" href="https://arterisip.atlassian.net/browse/CONC-11957" rel="nofollow">CONC-11957</a> (RTL issue): [register_fail:protocol:SACTIVE signal validity:valid_rxsactive_signal_check] Description: RXSACTIVE must remain asserted until after the last flit relating to all transactions is sent or received at the link partner node</p><ul><li><p>Debugged and found it a chiaiu rtl issue.</p></li></ul></li><li><p>Updated confluence page for the pass rate of 3 tiny config </p><ul><li><p>hw_cfg_flc : 25/31 = 80%</p></li><li><p>hw_cfg_43 : 24/26 = 92%</p></li><li><p>hw_cfg_42 : 14/21 = 66%</p></li></ul></li><li><p>I have created solvnet ticket - <a class="external-link" href="https://solvnetplus.synopsys.com/s/case/5004w00002i1TiIAAU/vipambasvtu202303-support-with-questasim20232" rel="nofollow">https://solvnetplus.synopsys.com/s/case/5004w00002i1TiIAAU/vipambasvtu202303-support-with-questasim20232</a> And updating information in Jira <a class="external-link" href="https://arterisip.atlassian.net/browse/CONC-11907" rel="nofollow">CONC-11907</a></p></li><li><p>Working on chiaiu_random tests migration (25 tests) from <a class="external-link" href="https://webfile.arteris.com/~urvishp/ncore_36/snps_migr/testlist_with_categories" rel="nofollow">testlist_with_categories</a> &amp; Plan is to clean these tests for all the 14/46 fsys configurations by end of next week.</p></li></ul></li></ol></li></ol><h2 id="Ncore3.6FSYS:Week#21:5/22/23to5/26/23-Activities:"><strong>Activities:</strong></h2><p> </p><ol start="1"><li><p><strong>Ncore3.6 Features:</strong></p><ol start="1"><li><p>Urvish : Sync-up with Cyrille on ncore3.6 feature - <strong>DVM Mapping for DVM_8.4. </strong>I will start on it from next week.</p></li></ol></li><li><p><strong>Regression</strong>:</p></li><li><p><strong>RTL JIRAs filed : </strong></p><ol start="1"><li><p><a class="external-link" href="https://arterisip.atlassian.net/browse/CONC-11957" rel="nofollow">CONC-11957</a></p></li></ol></li></ol>