// t03 — transport write/readback post-calib complète, ancre par +step=.
// DUT = Ddr3ControllerSim GENERE depuis le Scala (hw/gen) + Micron + prim_sim.
// Harnais repris de tb_spinal.v (clocks, forces, tasks) : harnais, pas DUT.
// Verdict : T03 PASS (readback OK) / T03 FAIL (mismatch ou timeout init).
`timescale 1ps / 1ps

module tb_t03;

    `define sg125
    `include "1024Mb_ddr3_parameters.vh"

    reg                         rst_n;
    reg                         ck;
    wire                        ck_n = ~ck;
    wire                        cke;
    wire                        cs_n;
    wire                        ras_n;
    wire                        cas_n;
    wire                        we_n;
    wire           [BA_BITS-1:0] ba;
    wire         [ADDR_BITS-1:0] a;
    wire          [DM_BITS-1:0] dm;
    wire          [DQ_BITS-1:0] dq;
    wire         [DQS_BITS-1:0] dqs;
    wire         [DQS_BITS-1:0] dqs_n = ~dqs;
    wire         [DQS_BITS-1:0] tdqs_n = 2'bzz;
    wire                        odt;

    reg             pclk;
    reg             fclk;
    reg             resetn;
    reg             req_valid;
    reg             req_write;
    reg     [26:0]  req_addr;
    reg     [127:0] req_wdata;
    reg     [15:0]  req_strb;
    wire            req_ready;
    wire            rsp_valid;
    wire    [127:0] rsp_rdata;
    wire            init_done;
    wire            wlevel_done;
    wire            rcalib_done;
    wire    [7:0]   wstep;
    wire    [1:0]   rclkpos;
    wire    [2:0]   rclksel;

    wire ddr_nrst;
    wire ddr_ck;

    ddr3 #(.DEBUG(0)) sdramddr3_0 (
        ddr_nrst, ddr_ck, ~ddr_ck, cke,
        cs_n, ras_n, cas_n, we_n,
        dm, ba, a, dq, dqs, dqs_n,
        tdqs_n, odt
    );

    Ddr3ControllerSim u_dut (
        .io_pclk(pclk), .io_fclk(fclk), .io_ck(ck), .io_resetn(resetn),
        .io_req_valid(req_valid), .io_req_ready(req_ready),
        .io_req_payload_write(req_write),
        .io_req_payload_addr(req_addr),
        .io_req_payload_wdata(req_wdata),
        .io_req_payload_wstrb(req_strb),
        .io_rsp_valid(rsp_valid),
        .io_rsp_payload_rdata(rsp_rdata),
        .io_init_done(init_done),
        .io_write_level_done(wlevel_done), .io_wstep(wstep),
        .io_read_calib_done(rcalib_done), .io_rclkpos(rclkpos), .io_rclksel(rclksel),
        .io_pad_DDR3_nRESET(ddr_nrst),
        .io_pad_DDR3_CK(ddr_ck),
        .io_pad_DDR3_CKE(cke),
        .io_pad_DDR3_nCS(cs_n),
        .io_pad_DDR3_nRAS(ras_n),
        .io_pad_DDR3_nCAS(cas_n),
        .io_pad_DDR3_nWE(we_n),
        .io_pad_DDR3_DM(dm),
        .io_pad_DDR3_BA(ba),
        .io_pad_DDR3_A(a),
        .io_pad_DDR3_DQ(dq),
        .io_pad_DDR3_DQS(dqs),
        .io_pad_DDR3_ODT(odt)
    );

    integer step_val;
    initial begin
        step_val = 25;
        void'($value$plusargs("step=%d", step_val));
        force u_dut.phy.dll_1.LOCK = 1'b1;
        force u_dut.phy.dll_1.STEP = step_val[7:0];
        $display("T03 anchor step=%0d", step_val);
        $fflush();
    end

    real tck;
    initial begin
        $timeformat(-9, 1, " ns", 1);
        tck <= 2500;
        fclk <= 1'b1;
        ck <= 1'b1;
        pclk <= 1'b1;
        forever begin
            #(tck/4) ck = ~ck;
            #(tck/4) fclk = ~fclk;
            #(tck/4) ck = ~ck;
            #(tck/4) fclk = ~fclk;
            #(tck/4) ck = ~ck;
            #(tck/4) fclk = ~fclk;
            #(tck/4) ck = ~ck;
            #(tck/4) fclk = ~fclk;
            pclk = ~pclk;
        end
    end

    integer errors;
    time start_time;

    task dowrite(input [26:0] blk, input [127:0] v);
        begin
            wait(req_ready == 1'b1);
            @(posedge pclk);
            req_valid <= 1'b1;
            req_write <= 1'b1;
            req_addr  <= blk;
            req_wdata <= v;
            req_strb  <= 16'hFFFF;
            @(posedge pclk);
            req_valid <= 1'b0;
            @(posedge pclk);
            wait(req_ready == 1'b1);
        end
    endtask

    task doread(input [26:0] blk, input [127:0] expected);
        integer to_cnt;
        begin
            wait(req_ready == 1'b1);
            @(posedge pclk);
            req_valid <= 1'b1;
            req_write <= 1'b0;
            req_addr  <= blk;
            @(posedge pclk);
            req_valid <= 1'b0;
            to_cnt = 0;
            while (!rsp_valid && to_cnt < 200) begin
                @(posedge pclk);
                to_cnt = to_cnt + 1;
            end
            if (!rsp_valid) begin
                $display("T03 FAIL timeout rsp blk=%h", blk);
                errors = errors + 1;
            end else if (rsp_rdata !== expected) begin
                $display("T03 FAIL mismatch blk=%h got=%h exp=%h",
                         blk, rsp_rdata, expected);
                errors = errors + 1;
            end
            @(posedge pclk);
            wait(req_ready == 1'b1);
        end
    endtask

    localparam [127:0] PAT1 = 128'h0123456789ABCDEFFEDCBA9876543210;
    localparam [127:0] PAT2 = 128'hDEADBEEFCAFEBABE12345678ABCDEF01;

    initial begin : test
        errors = 0;
        resetn <= 1'b0;
        req_valid <= 1'b0; req_write <= 1'b0;
        req_addr <= 0; req_wdata <= 0; req_strb <= 0;
        #(10000);
        @(negedge ck) resetn = 1'b1;

        start_time = $time;
        #0.01;
        while (!init_done && $time < start_time + 300_000_000) begin
            #(1_000_000);
            $display("... waiting init t=%t wlevel=%b rcalib=%b wstep=%h pos=%d sel=%d",
                     $time, wlevel_done, rcalib_done, wstep, rclkpos, rclksel);
            $fflush();
        end
        if (!init_done) begin
            $display("T03 FAIL init timeout");
            $finish(1);
        end
        $display("T03 calibrated W=%h P=%d S=%d", wstep, rclkpos, rclksel);
        $fflush();

        dowrite(27'h0000000, PAT1);
        doread(27'h0000000, PAT1);
        dowrite(27'h0000100, PAT2);
        doread(27'h0000100, PAT2);

        if (errors == 0) $display("T03 PASS");
        else $display("T03 FAIL errors=%0d", errors);
        $finish(0);
    end

endmodule
