Classic Timing Analyzer report for lab3_1self
Mon Jun 22 09:38:03 2020
Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                            ;
+------------------------------+-------+---------------+----------------------------------+----------------------------------------------------------------------------------------+--------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From                                                                                   ; To                       ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+----------------------------------------------------------------------------------------+--------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 17.200 ns                        ; enable                                                                                 ; clocknew:m3|carryreg     ; --         ; clk      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 37.000 ns                        ; clocknew:m3|lpm_counter:count4reg_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3] ; seg7_out[6]              ; clk        ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; 0.500 ns                         ; enable                                                                                 ; clocknew:m3|count0reg[3] ; --         ; clk      ; 0            ;
; Clock Setup: 'clk'           ; N/A   ; None          ; 46.73 MHz ( period = 21.400 ns ) ; clocknew:m3|count0reg[2]                                                               ; clocknew:m3|carryreg     ; clk        ; clk      ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;                                                                                        ;                          ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+----------------------------------------------------------------------------------------+--------------------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EPF10K30ATC144-3   ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; Off                ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                                                                                                                                                                                                          ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                   ; To                                                                                     ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 46.73 MHz ( period = 21.400 ns )                    ; clocknew:m3|count0reg[2]                                                               ; clocknew:m3|carryreg                                                                   ; clk        ; clk      ; None                        ; None                      ; 19.300 ns               ;
; N/A                                     ; 46.95 MHz ( period = 21.300 ns )                    ; clocknew:m3|count0reg[0]                                                               ; clocknew:m3|carryreg                                                                   ; clk        ; clk      ; None                        ; None                      ; 19.200 ns               ;
; N/A                                     ; 46.95 MHz ( period = 21.300 ns )                    ; clocknew:m3|count0reg[1]                                                               ; clocknew:m3|carryreg                                                                   ; clk        ; clk      ; None                        ; None                      ; 19.200 ns               ;
; N/A                                     ; 46.95 MHz ( period = 21.300 ns )                    ; clocknew:m3|count0reg[3]                                                               ; clocknew:m3|carryreg                                                                   ; clk        ; clk      ; None                        ; None                      ; 19.200 ns               ;
; N/A                                     ; 48.08 MHz ( period = 20.800 ns )                    ; clocknew:m3|count0reg[2]                                                               ; clocknew:m3|lpm_counter:count4reg_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] ; clk        ; clk      ; None                        ; None                      ; 18.700 ns               ;
; N/A                                     ; 48.08 MHz ( period = 20.800 ns )                    ; clocknew:m3|count0reg[2]                                                               ; clocknew:m3|lpm_counter:count4reg_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1] ; clk        ; clk      ; None                        ; None                      ; 18.700 ns               ;
; N/A                                     ; 48.08 MHz ( period = 20.800 ns )                    ; clocknew:m3|count0reg[2]                                                               ; clocknew:m3|lpm_counter:count4reg_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2] ; clk        ; clk      ; None                        ; None                      ; 18.700 ns               ;
; N/A                                     ; 48.08 MHz ( period = 20.800 ns )                    ; clocknew:m3|count0reg[2]                                                               ; clocknew:m3|lpm_counter:count4reg_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3] ; clk        ; clk      ; None                        ; None                      ; 18.700 ns               ;
; N/A                                     ; 48.31 MHz ( period = 20.700 ns )                    ; clocknew:m3|count0reg[0]                                                               ; clocknew:m3|lpm_counter:count4reg_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] ; clk        ; clk      ; None                        ; None                      ; 18.600 ns               ;
; N/A                                     ; 48.31 MHz ( period = 20.700 ns )                    ; clocknew:m3|count0reg[1]                                                               ; clocknew:m3|lpm_counter:count4reg_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] ; clk        ; clk      ; None                        ; None                      ; 18.600 ns               ;
; N/A                                     ; 48.31 MHz ( period = 20.700 ns )                    ; clocknew:m3|count0reg[3]                                                               ; clocknew:m3|lpm_counter:count4reg_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] ; clk        ; clk      ; None                        ; None                      ; 18.600 ns               ;
; N/A                                     ; 48.31 MHz ( period = 20.700 ns )                    ; clocknew:m3|count0reg[0]                                                               ; clocknew:m3|lpm_counter:count4reg_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1] ; clk        ; clk      ; None                        ; None                      ; 18.600 ns               ;
; N/A                                     ; 48.31 MHz ( period = 20.700 ns )                    ; clocknew:m3|count0reg[1]                                                               ; clocknew:m3|lpm_counter:count4reg_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1] ; clk        ; clk      ; None                        ; None                      ; 18.600 ns               ;
; N/A                                     ; 48.31 MHz ( period = 20.700 ns )                    ; clocknew:m3|count0reg[3]                                                               ; clocknew:m3|lpm_counter:count4reg_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1] ; clk        ; clk      ; None                        ; None                      ; 18.600 ns               ;
; N/A                                     ; 48.31 MHz ( period = 20.700 ns )                    ; clocknew:m3|count0reg[0]                                                               ; clocknew:m3|lpm_counter:count4reg_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2] ; clk        ; clk      ; None                        ; None                      ; 18.600 ns               ;
; N/A                                     ; 48.31 MHz ( period = 20.700 ns )                    ; clocknew:m3|count0reg[1]                                                               ; clocknew:m3|lpm_counter:count4reg_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2] ; clk        ; clk      ; None                        ; None                      ; 18.600 ns               ;
; N/A                                     ; 48.31 MHz ( period = 20.700 ns )                    ; clocknew:m3|count0reg[3]                                                               ; clocknew:m3|lpm_counter:count4reg_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2] ; clk        ; clk      ; None                        ; None                      ; 18.600 ns               ;
; N/A                                     ; 48.31 MHz ( period = 20.700 ns )                    ; clocknew:m3|count0reg[0]                                                               ; clocknew:m3|lpm_counter:count4reg_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3] ; clk        ; clk      ; None                        ; None                      ; 18.600 ns               ;
; N/A                                     ; 48.31 MHz ( period = 20.700 ns )                    ; clocknew:m3|count0reg[1]                                                               ; clocknew:m3|lpm_counter:count4reg_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3] ; clk        ; clk      ; None                        ; None                      ; 18.600 ns               ;
; N/A                                     ; 48.31 MHz ( period = 20.700 ns )                    ; clocknew:m3|count0reg[3]                                                               ; clocknew:m3|lpm_counter:count4reg_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3] ; clk        ; clk      ; None                        ; None                      ; 18.600 ns               ;
; N/A                                     ; 48.78 MHz ( period = 20.500 ns )                    ; clocknew:m3|count0reg[2]                                                               ; clocknew:m3|count5reg[0]                                                               ; clk        ; clk      ; None                        ; None                      ; 18.400 ns               ;
; N/A                                     ; 48.78 MHz ( period = 20.500 ns )                    ; clocknew:m3|count0reg[2]                                                               ; clocknew:m3|count5reg[1]                                                               ; clk        ; clk      ; None                        ; None                      ; 18.400 ns               ;
; N/A                                     ; 48.78 MHz ( period = 20.500 ns )                    ; clocknew:m3|count0reg[2]                                                               ; clocknew:m3|count5reg[2]                                                               ; clk        ; clk      ; None                        ; None                      ; 18.400 ns               ;
; N/A                                     ; 48.78 MHz ( period = 20.500 ns )                    ; clocknew:m3|count0reg[2]                                                               ; clocknew:m3|count5reg[3]                                                               ; clk        ; clk      ; None                        ; None                      ; 18.400 ns               ;
; N/A                                     ; 49.02 MHz ( period = 20.400 ns )                    ; clocknew:m3|count0reg[0]                                                               ; clocknew:m3|count5reg[0]                                                               ; clk        ; clk      ; None                        ; None                      ; 18.300 ns               ;
; N/A                                     ; 49.02 MHz ( period = 20.400 ns )                    ; clocknew:m3|count0reg[1]                                                               ; clocknew:m3|count5reg[0]                                                               ; clk        ; clk      ; None                        ; None                      ; 18.300 ns               ;
; N/A                                     ; 49.02 MHz ( period = 20.400 ns )                    ; clocknew:m3|count0reg[3]                                                               ; clocknew:m3|count5reg[0]                                                               ; clk        ; clk      ; None                        ; None                      ; 18.300 ns               ;
; N/A                                     ; 49.02 MHz ( period = 20.400 ns )                    ; clocknew:m3|count0reg[0]                                                               ; clocknew:m3|count5reg[1]                                                               ; clk        ; clk      ; None                        ; None                      ; 18.300 ns               ;
; N/A                                     ; 49.02 MHz ( period = 20.400 ns )                    ; clocknew:m3|count0reg[1]                                                               ; clocknew:m3|count5reg[1]                                                               ; clk        ; clk      ; None                        ; None                      ; 18.300 ns               ;
; N/A                                     ; 49.02 MHz ( period = 20.400 ns )                    ; clocknew:m3|count0reg[3]                                                               ; clocknew:m3|count5reg[1]                                                               ; clk        ; clk      ; None                        ; None                      ; 18.300 ns               ;
; N/A                                     ; 49.02 MHz ( period = 20.400 ns )                    ; clocknew:m3|count0reg[0]                                                               ; clocknew:m3|count5reg[2]                                                               ; clk        ; clk      ; None                        ; None                      ; 18.300 ns               ;
; N/A                                     ; 49.02 MHz ( period = 20.400 ns )                    ; clocknew:m3|count0reg[1]                                                               ; clocknew:m3|count5reg[2]                                                               ; clk        ; clk      ; None                        ; None                      ; 18.300 ns               ;
; N/A                                     ; 49.02 MHz ( period = 20.400 ns )                    ; clocknew:m3|count0reg[3]                                                               ; clocknew:m3|count5reg[2]                                                               ; clk        ; clk      ; None                        ; None                      ; 18.300 ns               ;
; N/A                                     ; 49.02 MHz ( period = 20.400 ns )                    ; clocknew:m3|count0reg[0]                                                               ; clocknew:m3|count5reg[3]                                                               ; clk        ; clk      ; None                        ; None                      ; 18.300 ns               ;
; N/A                                     ; 49.02 MHz ( period = 20.400 ns )                    ; clocknew:m3|count0reg[1]                                                               ; clocknew:m3|count5reg[3]                                                               ; clk        ; clk      ; None                        ; None                      ; 18.300 ns               ;
; N/A                                     ; 49.02 MHz ( period = 20.400 ns )                    ; clocknew:m3|count0reg[3]                                                               ; clocknew:m3|count5reg[3]                                                               ; clk        ; clk      ; None                        ; None                      ; 18.300 ns               ;
; N/A                                     ; 52.36 MHz ( period = 19.100 ns )                    ; clocknew:m3|count1reg[3]                                                               ; clocknew:m3|carryreg                                                                   ; clk        ; clk      ; None                        ; None                      ; 17.000 ns               ;
; N/A                                     ; 52.63 MHz ( period = 19.000 ns )                    ; clocknew:m3|count1reg[0]                                                               ; clocknew:m3|carryreg                                                                   ; clk        ; clk      ; None                        ; None                      ; 16.900 ns               ;
; N/A                                     ; 52.63 MHz ( period = 19.000 ns )                    ; clocknew:m3|count1reg[1]                                                               ; clocknew:m3|carryreg                                                                   ; clk        ; clk      ; None                        ; None                      ; 16.900 ns               ;
; N/A                                     ; 52.63 MHz ( period = 19.000 ns )                    ; clocknew:m3|count1reg[2]                                                               ; clocknew:m3|carryreg                                                                   ; clk        ; clk      ; None                        ; None                      ; 16.900 ns               ;
; N/A                                     ; 54.05 MHz ( period = 18.500 ns )                    ; clocknew:m3|count1reg[3]                                                               ; clocknew:m3|lpm_counter:count4reg_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] ; clk        ; clk      ; None                        ; None                      ; 16.400 ns               ;
; N/A                                     ; 54.05 MHz ( period = 18.500 ns )                    ; clocknew:m3|count1reg[3]                                                               ; clocknew:m3|lpm_counter:count4reg_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1] ; clk        ; clk      ; None                        ; None                      ; 16.400 ns               ;
; N/A                                     ; 54.05 MHz ( period = 18.500 ns )                    ; clocknew:m3|count1reg[3]                                                               ; clocknew:m3|lpm_counter:count4reg_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2] ; clk        ; clk      ; None                        ; None                      ; 16.400 ns               ;
; N/A                                     ; 54.05 MHz ( period = 18.500 ns )                    ; clocknew:m3|count1reg[3]                                                               ; clocknew:m3|lpm_counter:count4reg_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3] ; clk        ; clk      ; None                        ; None                      ; 16.400 ns               ;
; N/A                                     ; 54.35 MHz ( period = 18.400 ns )                    ; clocknew:m3|count1reg[0]                                                               ; clocknew:m3|lpm_counter:count4reg_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] ; clk        ; clk      ; None                        ; None                      ; 16.300 ns               ;
; N/A                                     ; 54.35 MHz ( period = 18.400 ns )                    ; clocknew:m3|count1reg[1]                                                               ; clocknew:m3|lpm_counter:count4reg_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] ; clk        ; clk      ; None                        ; None                      ; 16.300 ns               ;
; N/A                                     ; 54.35 MHz ( period = 18.400 ns )                    ; clocknew:m3|count1reg[2]                                                               ; clocknew:m3|lpm_counter:count4reg_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] ; clk        ; clk      ; None                        ; None                      ; 16.300 ns               ;
; N/A                                     ; 54.35 MHz ( period = 18.400 ns )                    ; clocknew:m3|count1reg[0]                                                               ; clocknew:m3|lpm_counter:count4reg_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1] ; clk        ; clk      ; None                        ; None                      ; 16.300 ns               ;
; N/A                                     ; 54.35 MHz ( period = 18.400 ns )                    ; clocknew:m3|count1reg[1]                                                               ; clocknew:m3|lpm_counter:count4reg_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1] ; clk        ; clk      ; None                        ; None                      ; 16.300 ns               ;
; N/A                                     ; 54.35 MHz ( period = 18.400 ns )                    ; clocknew:m3|count1reg[2]                                                               ; clocknew:m3|lpm_counter:count4reg_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1] ; clk        ; clk      ; None                        ; None                      ; 16.300 ns               ;
; N/A                                     ; 54.35 MHz ( period = 18.400 ns )                    ; clocknew:m3|count1reg[0]                                                               ; clocknew:m3|lpm_counter:count4reg_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2] ; clk        ; clk      ; None                        ; None                      ; 16.300 ns               ;
; N/A                                     ; 54.35 MHz ( period = 18.400 ns )                    ; clocknew:m3|count1reg[1]                                                               ; clocknew:m3|lpm_counter:count4reg_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2] ; clk        ; clk      ; None                        ; None                      ; 16.300 ns               ;
; N/A                                     ; 54.35 MHz ( period = 18.400 ns )                    ; clocknew:m3|count1reg[2]                                                               ; clocknew:m3|lpm_counter:count4reg_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2] ; clk        ; clk      ; None                        ; None                      ; 16.300 ns               ;
; N/A                                     ; 54.35 MHz ( period = 18.400 ns )                    ; clocknew:m3|count1reg[0]                                                               ; clocknew:m3|lpm_counter:count4reg_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3] ; clk        ; clk      ; None                        ; None                      ; 16.300 ns               ;
; N/A                                     ; 54.35 MHz ( period = 18.400 ns )                    ; clocknew:m3|count1reg[1]                                                               ; clocknew:m3|lpm_counter:count4reg_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3] ; clk        ; clk      ; None                        ; None                      ; 16.300 ns               ;
; N/A                                     ; 54.35 MHz ( period = 18.400 ns )                    ; clocknew:m3|count1reg[2]                                                               ; clocknew:m3|lpm_counter:count4reg_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3] ; clk        ; clk      ; None                        ; None                      ; 16.300 ns               ;
; N/A                                     ; 54.95 MHz ( period = 18.200 ns )                    ; clocknew:m3|count1reg[3]                                                               ; clocknew:m3|count5reg[0]                                                               ; clk        ; clk      ; None                        ; None                      ; 16.100 ns               ;
; N/A                                     ; 54.95 MHz ( period = 18.200 ns )                    ; clocknew:m3|count1reg[3]                                                               ; clocknew:m3|count5reg[1]                                                               ; clk        ; clk      ; None                        ; None                      ; 16.100 ns               ;
; N/A                                     ; 54.95 MHz ( period = 18.200 ns )                    ; clocknew:m3|count1reg[3]                                                               ; clocknew:m3|count5reg[2]                                                               ; clk        ; clk      ; None                        ; None                      ; 16.100 ns               ;
; N/A                                     ; 54.95 MHz ( period = 18.200 ns )                    ; clocknew:m3|count1reg[3]                                                               ; clocknew:m3|count5reg[3]                                                               ; clk        ; clk      ; None                        ; None                      ; 16.100 ns               ;
; N/A                                     ; 55.25 MHz ( period = 18.100 ns )                    ; clocknew:m3|count1reg[0]                                                               ; clocknew:m3|count5reg[0]                                                               ; clk        ; clk      ; None                        ; None                      ; 16.000 ns               ;
; N/A                                     ; 55.25 MHz ( period = 18.100 ns )                    ; clocknew:m3|count1reg[1]                                                               ; clocknew:m3|count5reg[0]                                                               ; clk        ; clk      ; None                        ; None                      ; 16.000 ns               ;
; N/A                                     ; 55.25 MHz ( period = 18.100 ns )                    ; clocknew:m3|count1reg[2]                                                               ; clocknew:m3|count5reg[0]                                                               ; clk        ; clk      ; None                        ; None                      ; 16.000 ns               ;
; N/A                                     ; 55.25 MHz ( period = 18.100 ns )                    ; clocknew:m3|count1reg[0]                                                               ; clocknew:m3|count5reg[1]                                                               ; clk        ; clk      ; None                        ; None                      ; 16.000 ns               ;
; N/A                                     ; 55.25 MHz ( period = 18.100 ns )                    ; clocknew:m3|count1reg[1]                                                               ; clocknew:m3|count5reg[1]                                                               ; clk        ; clk      ; None                        ; None                      ; 16.000 ns               ;
; N/A                                     ; 55.25 MHz ( period = 18.100 ns )                    ; clocknew:m3|count1reg[2]                                                               ; clocknew:m3|count5reg[1]                                                               ; clk        ; clk      ; None                        ; None                      ; 16.000 ns               ;
; N/A                                     ; 55.25 MHz ( period = 18.100 ns )                    ; clocknew:m3|count1reg[0]                                                               ; clocknew:m3|count5reg[2]                                                               ; clk        ; clk      ; None                        ; None                      ; 16.000 ns               ;
; N/A                                     ; 55.25 MHz ( period = 18.100 ns )                    ; clocknew:m3|count1reg[1]                                                               ; clocknew:m3|count5reg[2]                                                               ; clk        ; clk      ; None                        ; None                      ; 16.000 ns               ;
; N/A                                     ; 55.25 MHz ( period = 18.100 ns )                    ; clocknew:m3|count1reg[2]                                                               ; clocknew:m3|count5reg[2]                                                               ; clk        ; clk      ; None                        ; None                      ; 16.000 ns               ;
; N/A                                     ; 55.25 MHz ( period = 18.100 ns )                    ; clocknew:m3|count1reg[0]                                                               ; clocknew:m3|count5reg[3]                                                               ; clk        ; clk      ; None                        ; None                      ; 16.000 ns               ;
; N/A                                     ; 55.25 MHz ( period = 18.100 ns )                    ; clocknew:m3|count1reg[1]                                                               ; clocknew:m3|count5reg[3]                                                               ; clk        ; clk      ; None                        ; None                      ; 16.000 ns               ;
; N/A                                     ; 55.25 MHz ( period = 18.100 ns )                    ; clocknew:m3|count1reg[2]                                                               ; clocknew:m3|count5reg[3]                                                               ; clk        ; clk      ; None                        ; None                      ; 16.000 ns               ;
; N/A                                     ; 58.82 MHz ( period = 17.000 ns )                    ; clocknew:m3|count0reg[2]                                                               ; clocknew:m3|count3reg[0]                                                               ; clk        ; clk      ; None                        ; None                      ; 14.900 ns               ;
; N/A                                     ; 58.82 MHz ( period = 17.000 ns )                    ; clocknew:m3|count0reg[2]                                                               ; clocknew:m3|count3reg[1]                                                               ; clk        ; clk      ; None                        ; None                      ; 14.900 ns               ;
; N/A                                     ; 58.82 MHz ( period = 17.000 ns )                    ; clocknew:m3|count0reg[2]                                                               ; clocknew:m3|count3reg[3]                                                               ; clk        ; clk      ; None                        ; None                      ; 14.900 ns               ;
; N/A                                     ; 58.82 MHz ( period = 17.000 ns )                    ; clocknew:m3|count0reg[2]                                                               ; clocknew:m3|count3reg[2]                                                               ; clk        ; clk      ; None                        ; None                      ; 14.900 ns               ;
; N/A                                     ; 59.17 MHz ( period = 16.900 ns )                    ; clocknew:m3|count0reg[0]                                                               ; clocknew:m3|count3reg[0]                                                               ; clk        ; clk      ; None                        ; None                      ; 14.800 ns               ;
; N/A                                     ; 59.17 MHz ( period = 16.900 ns )                    ; clocknew:m3|count0reg[1]                                                               ; clocknew:m3|count3reg[0]                                                               ; clk        ; clk      ; None                        ; None                      ; 14.800 ns               ;
; N/A                                     ; 59.17 MHz ( period = 16.900 ns )                    ; clocknew:m3|count0reg[3]                                                               ; clocknew:m3|count3reg[0]                                                               ; clk        ; clk      ; None                        ; None                      ; 14.800 ns               ;
; N/A                                     ; 59.17 MHz ( period = 16.900 ns )                    ; clocknew:m3|count0reg[0]                                                               ; clocknew:m3|count3reg[1]                                                               ; clk        ; clk      ; None                        ; None                      ; 14.800 ns               ;
; N/A                                     ; 59.17 MHz ( period = 16.900 ns )                    ; clocknew:m3|count0reg[1]                                                               ; clocknew:m3|count3reg[1]                                                               ; clk        ; clk      ; None                        ; None                      ; 14.800 ns               ;
; N/A                                     ; 59.17 MHz ( period = 16.900 ns )                    ; clocknew:m3|count0reg[3]                                                               ; clocknew:m3|count3reg[1]                                                               ; clk        ; clk      ; None                        ; None                      ; 14.800 ns               ;
; N/A                                     ; 59.17 MHz ( period = 16.900 ns )                    ; clocknew:m3|count0reg[0]                                                               ; clocknew:m3|count3reg[3]                                                               ; clk        ; clk      ; None                        ; None                      ; 14.800 ns               ;
; N/A                                     ; 59.17 MHz ( period = 16.900 ns )                    ; clocknew:m3|count0reg[1]                                                               ; clocknew:m3|count3reg[3]                                                               ; clk        ; clk      ; None                        ; None                      ; 14.800 ns               ;
; N/A                                     ; 59.17 MHz ( period = 16.900 ns )                    ; clocknew:m3|count0reg[3]                                                               ; clocknew:m3|count3reg[3]                                                               ; clk        ; clk      ; None                        ; None                      ; 14.800 ns               ;
; N/A                                     ; 59.17 MHz ( period = 16.900 ns )                    ; clocknew:m3|count0reg[0]                                                               ; clocknew:m3|count3reg[2]                                                               ; clk        ; clk      ; None                        ; None                      ; 14.800 ns               ;
; N/A                                     ; 59.17 MHz ( period = 16.900 ns )                    ; clocknew:m3|count0reg[1]                                                               ; clocknew:m3|count3reg[2]                                                               ; clk        ; clk      ; None                        ; None                      ; 14.800 ns               ;
; N/A                                     ; 59.17 MHz ( period = 16.900 ns )                    ; clocknew:m3|count0reg[3]                                                               ; clocknew:m3|count3reg[2]                                                               ; clk        ; clk      ; None                        ; None                      ; 14.800 ns               ;
; N/A                                     ; 65.36 MHz ( period = 15.300 ns )                    ; clocknew:m3|count2reg[2]                                                               ; clocknew:m3|carryreg                                                                   ; clk        ; clk      ; None                        ; None                      ; 13.200 ns               ;
; N/A                                     ; 65.79 MHz ( period = 15.200 ns )                    ; clocknew:m3|count2reg[0]                                                               ; clocknew:m3|carryreg                                                                   ; clk        ; clk      ; None                        ; None                      ; 13.100 ns               ;
; N/A                                     ; 65.79 MHz ( period = 15.200 ns )                    ; clocknew:m3|count2reg[1]                                                               ; clocknew:m3|carryreg                                                                   ; clk        ; clk      ; None                        ; None                      ; 13.100 ns               ;
; N/A                                     ; 65.79 MHz ( period = 15.200 ns )                    ; clocknew:m3|count2reg[3]                                                               ; clocknew:m3|carryreg                                                                   ; clk        ; clk      ; None                        ; None                      ; 13.100 ns               ;
; N/A                                     ; 68.03 MHz ( period = 14.700 ns )                    ; clocknew:m3|count1reg[3]                                                               ; clocknew:m3|count3reg[0]                                                               ; clk        ; clk      ; None                        ; None                      ; 12.600 ns               ;
; N/A                                     ; 68.03 MHz ( period = 14.700 ns )                    ; clocknew:m3|count2reg[2]                                                               ; clocknew:m3|lpm_counter:count4reg_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] ; clk        ; clk      ; None                        ; None                      ; 12.600 ns               ;
; N/A                                     ; 68.03 MHz ( period = 14.700 ns )                    ; clocknew:m3|count1reg[3]                                                               ; clocknew:m3|count3reg[1]                                                               ; clk        ; clk      ; None                        ; None                      ; 12.600 ns               ;
; N/A                                     ; 68.03 MHz ( period = 14.700 ns )                    ; clocknew:m3|count1reg[3]                                                               ; clocknew:m3|count3reg[3]                                                               ; clk        ; clk      ; None                        ; None                      ; 12.600 ns               ;
; N/A                                     ; 68.03 MHz ( period = 14.700 ns )                    ; clocknew:m3|count1reg[3]                                                               ; clocknew:m3|count3reg[2]                                                               ; clk        ; clk      ; None                        ; None                      ; 12.600 ns               ;
; N/A                                     ; 68.03 MHz ( period = 14.700 ns )                    ; clocknew:m3|count2reg[2]                                                               ; clocknew:m3|lpm_counter:count4reg_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1] ; clk        ; clk      ; None                        ; None                      ; 12.600 ns               ;
; N/A                                     ; 68.03 MHz ( period = 14.700 ns )                    ; clocknew:m3|count2reg[2]                                                               ; clocknew:m3|lpm_counter:count4reg_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2] ; clk        ; clk      ; None                        ; None                      ; 12.600 ns               ;
; N/A                                     ; 68.03 MHz ( period = 14.700 ns )                    ; clocknew:m3|count2reg[2]                                                               ; clocknew:m3|lpm_counter:count4reg_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3] ; clk        ; clk      ; None                        ; None                      ; 12.600 ns               ;
; N/A                                     ; 68.49 MHz ( period = 14.600 ns )                    ; clocknew:m3|count1reg[0]                                                               ; clocknew:m3|count3reg[0]                                                               ; clk        ; clk      ; None                        ; None                      ; 12.500 ns               ;
; N/A                                     ; 68.49 MHz ( period = 14.600 ns )                    ; clocknew:m3|count1reg[1]                                                               ; clocknew:m3|count3reg[0]                                                               ; clk        ; clk      ; None                        ; None                      ; 12.500 ns               ;
; N/A                                     ; 68.49 MHz ( period = 14.600 ns )                    ; clocknew:m3|count1reg[2]                                                               ; clocknew:m3|count3reg[0]                                                               ; clk        ; clk      ; None                        ; None                      ; 12.500 ns               ;
; N/A                                     ; 68.49 MHz ( period = 14.600 ns )                    ; clocknew:m3|count2reg[0]                                                               ; clocknew:m3|lpm_counter:count4reg_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] ; clk        ; clk      ; None                        ; None                      ; 12.500 ns               ;
; N/A                                     ; 68.49 MHz ( period = 14.600 ns )                    ; clocknew:m3|count2reg[1]                                                               ; clocknew:m3|lpm_counter:count4reg_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] ; clk        ; clk      ; None                        ; None                      ; 12.500 ns               ;
; N/A                                     ; 68.49 MHz ( period = 14.600 ns )                    ; clocknew:m3|count2reg[3]                                                               ; clocknew:m3|lpm_counter:count4reg_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] ; clk        ; clk      ; None                        ; None                      ; 12.500 ns               ;
; N/A                                     ; 68.49 MHz ( period = 14.600 ns )                    ; clocknew:m3|count1reg[0]                                                               ; clocknew:m3|count3reg[1]                                                               ; clk        ; clk      ; None                        ; None                      ; 12.500 ns               ;
; N/A                                     ; 68.49 MHz ( period = 14.600 ns )                    ; clocknew:m3|count1reg[1]                                                               ; clocknew:m3|count3reg[1]                                                               ; clk        ; clk      ; None                        ; None                      ; 12.500 ns               ;
; N/A                                     ; 68.49 MHz ( period = 14.600 ns )                    ; clocknew:m3|count1reg[2]                                                               ; clocknew:m3|count3reg[1]                                                               ; clk        ; clk      ; None                        ; None                      ; 12.500 ns               ;
; N/A                                     ; 68.49 MHz ( period = 14.600 ns )                    ; clocknew:m3|count1reg[0]                                                               ; clocknew:m3|count3reg[3]                                                               ; clk        ; clk      ; None                        ; None                      ; 12.500 ns               ;
; N/A                                     ; 68.49 MHz ( period = 14.600 ns )                    ; clocknew:m3|count1reg[1]                                                               ; clocknew:m3|count3reg[3]                                                               ; clk        ; clk      ; None                        ; None                      ; 12.500 ns               ;
; N/A                                     ; 68.49 MHz ( period = 14.600 ns )                    ; clocknew:m3|count1reg[2]                                                               ; clocknew:m3|count3reg[3]                                                               ; clk        ; clk      ; None                        ; None                      ; 12.500 ns               ;
; N/A                                     ; 68.49 MHz ( period = 14.600 ns )                    ; clocknew:m3|count1reg[0]                                                               ; clocknew:m3|count3reg[2]                                                               ; clk        ; clk      ; None                        ; None                      ; 12.500 ns               ;
; N/A                                     ; 68.49 MHz ( period = 14.600 ns )                    ; clocknew:m3|count1reg[1]                                                               ; clocknew:m3|count3reg[2]                                                               ; clk        ; clk      ; None                        ; None                      ; 12.500 ns               ;
; N/A                                     ; 68.49 MHz ( period = 14.600 ns )                    ; clocknew:m3|count1reg[2]                                                               ; clocknew:m3|count3reg[2]                                                               ; clk        ; clk      ; None                        ; None                      ; 12.500 ns               ;
; N/A                                     ; 68.49 MHz ( period = 14.600 ns )                    ; clocknew:m3|count2reg[0]                                                               ; clocknew:m3|lpm_counter:count4reg_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1] ; clk        ; clk      ; None                        ; None                      ; 12.500 ns               ;
; N/A                                     ; 68.49 MHz ( period = 14.600 ns )                    ; clocknew:m3|count2reg[1]                                                               ; clocknew:m3|lpm_counter:count4reg_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1] ; clk        ; clk      ; None                        ; None                      ; 12.500 ns               ;
; N/A                                     ; 68.49 MHz ( period = 14.600 ns )                    ; clocknew:m3|count2reg[3]                                                               ; clocknew:m3|lpm_counter:count4reg_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1] ; clk        ; clk      ; None                        ; None                      ; 12.500 ns               ;
; N/A                                     ; 68.49 MHz ( period = 14.600 ns )                    ; clocknew:m3|count2reg[0]                                                               ; clocknew:m3|lpm_counter:count4reg_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2] ; clk        ; clk      ; None                        ; None                      ; 12.500 ns               ;
; N/A                                     ; 68.49 MHz ( period = 14.600 ns )                    ; clocknew:m3|count2reg[1]                                                               ; clocknew:m3|lpm_counter:count4reg_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2] ; clk        ; clk      ; None                        ; None                      ; 12.500 ns               ;
; N/A                                     ; 68.49 MHz ( period = 14.600 ns )                    ; clocknew:m3|count2reg[3]                                                               ; clocknew:m3|lpm_counter:count4reg_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2] ; clk        ; clk      ; None                        ; None                      ; 12.500 ns               ;
; N/A                                     ; 68.49 MHz ( period = 14.600 ns )                    ; clocknew:m3|count2reg[0]                                                               ; clocknew:m3|lpm_counter:count4reg_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3] ; clk        ; clk      ; None                        ; None                      ; 12.500 ns               ;
; N/A                                     ; 68.49 MHz ( period = 14.600 ns )                    ; clocknew:m3|count2reg[1]                                                               ; clocknew:m3|lpm_counter:count4reg_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3] ; clk        ; clk      ; None                        ; None                      ; 12.500 ns               ;
; N/A                                     ; 68.49 MHz ( period = 14.600 ns )                    ; clocknew:m3|count2reg[3]                                                               ; clocknew:m3|lpm_counter:count4reg_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3] ; clk        ; clk      ; None                        ; None                      ; 12.500 ns               ;
; N/A                                     ; 69.44 MHz ( period = 14.400 ns )                    ; clocknew:m3|count2reg[2]                                                               ; clocknew:m3|count5reg[0]                                                               ; clk        ; clk      ; None                        ; None                      ; 12.300 ns               ;
; N/A                                     ; 69.44 MHz ( period = 14.400 ns )                    ; clocknew:m3|count2reg[2]                                                               ; clocknew:m3|count5reg[1]                                                               ; clk        ; clk      ; None                        ; None                      ; 12.300 ns               ;
; N/A                                     ; 69.44 MHz ( period = 14.400 ns )                    ; clocknew:m3|count2reg[2]                                                               ; clocknew:m3|count5reg[2]                                                               ; clk        ; clk      ; None                        ; None                      ; 12.300 ns               ;
; N/A                                     ; 69.44 MHz ( period = 14.400 ns )                    ; clocknew:m3|count2reg[2]                                                               ; clocknew:m3|count5reg[3]                                                               ; clk        ; clk      ; None                        ; None                      ; 12.300 ns               ;
; N/A                                     ; 69.93 MHz ( period = 14.300 ns )                    ; clocknew:m3|count2reg[0]                                                               ; clocknew:m3|count5reg[0]                                                               ; clk        ; clk      ; None                        ; None                      ; 12.200 ns               ;
; N/A                                     ; 69.93 MHz ( period = 14.300 ns )                    ; clocknew:m3|count2reg[1]                                                               ; clocknew:m3|count5reg[0]                                                               ; clk        ; clk      ; None                        ; None                      ; 12.200 ns               ;
; N/A                                     ; 69.93 MHz ( period = 14.300 ns )                    ; clocknew:m3|count2reg[3]                                                               ; clocknew:m3|count5reg[0]                                                               ; clk        ; clk      ; None                        ; None                      ; 12.200 ns               ;
; N/A                                     ; 69.93 MHz ( period = 14.300 ns )                    ; clocknew:m3|count2reg[0]                                                               ; clocknew:m3|count5reg[1]                                                               ; clk        ; clk      ; None                        ; None                      ; 12.200 ns               ;
; N/A                                     ; 69.93 MHz ( period = 14.300 ns )                    ; clocknew:m3|count2reg[1]                                                               ; clocknew:m3|count5reg[1]                                                               ; clk        ; clk      ; None                        ; None                      ; 12.200 ns               ;
; N/A                                     ; 69.93 MHz ( period = 14.300 ns )                    ; clocknew:m3|count2reg[3]                                                               ; clocknew:m3|count5reg[1]                                                               ; clk        ; clk      ; None                        ; None                      ; 12.200 ns               ;
; N/A                                     ; 69.93 MHz ( period = 14.300 ns )                    ; clocknew:m3|count2reg[0]                                                               ; clocknew:m3|count5reg[2]                                                               ; clk        ; clk      ; None                        ; None                      ; 12.200 ns               ;
; N/A                                     ; 69.93 MHz ( period = 14.300 ns )                    ; clocknew:m3|count2reg[1]                                                               ; clocknew:m3|count5reg[2]                                                               ; clk        ; clk      ; None                        ; None                      ; 12.200 ns               ;
; N/A                                     ; 69.93 MHz ( period = 14.300 ns )                    ; clocknew:m3|count2reg[3]                                                               ; clocknew:m3|count5reg[2]                                                               ; clk        ; clk      ; None                        ; None                      ; 12.200 ns               ;
; N/A                                     ; 69.93 MHz ( period = 14.300 ns )                    ; clocknew:m3|count2reg[0]                                                               ; clocknew:m3|count5reg[3]                                                               ; clk        ; clk      ; None                        ; None                      ; 12.200 ns               ;
; N/A                                     ; 69.93 MHz ( period = 14.300 ns )                    ; clocknew:m3|count2reg[1]                                                               ; clocknew:m3|count5reg[3]                                                               ; clk        ; clk      ; None                        ; None                      ; 12.200 ns               ;
; N/A                                     ; 69.93 MHz ( period = 14.300 ns )                    ; clocknew:m3|count2reg[3]                                                               ; clocknew:m3|count5reg[3]                                                               ; clk        ; clk      ; None                        ; None                      ; 12.200 ns               ;
; N/A                                     ; 71.94 MHz ( period = 13.900 ns )                    ; clocknew:m3|count5reg[3]                                                               ; clocknew:m3|carryreg                                                                   ; clk        ; clk      ; None                        ; None                      ; 11.800 ns               ;
; N/A                                     ; 72.46 MHz ( period = 13.800 ns )                    ; clocknew:m3|lpm_counter:count4reg_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3] ; clocknew:m3|carryreg                                                                   ; clk        ; clk      ; None                        ; None                      ; 11.700 ns               ;
; N/A                                     ; 72.99 MHz ( period = 13.700 ns )                    ; clocknew:m3|count5reg[1]                                                               ; clocknew:m3|carryreg                                                                   ; clk        ; clk      ; None                        ; None                      ; 11.600 ns               ;
; N/A                                     ; 72.99 MHz ( period = 13.700 ns )                    ; clocknew:m3|count5reg[2]                                                               ; clocknew:m3|carryreg                                                                   ; clk        ; clk      ; None                        ; None                      ; 11.600 ns               ;
; N/A                                     ; 73.53 MHz ( period = 13.600 ns )                    ; clocknew:m3|lpm_counter:count4reg_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] ; clocknew:m3|count5reg[3]                                                               ; clk        ; clk      ; None                        ; None                      ; 11.500 ns               ;
; N/A                                     ; 73.53 MHz ( period = 13.600 ns )                    ; clocknew:m3|lpm_counter:count4reg_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1] ; clocknew:m3|count5reg[3]                                                               ; clk        ; clk      ; None                        ; None                      ; 11.500 ns               ;
; N/A                                     ; 73.53 MHz ( period = 13.600 ns )                    ; clocknew:m3|lpm_counter:count4reg_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2] ; clocknew:m3|count5reg[3]                                                               ; clk        ; clk      ; None                        ; None                      ; 11.500 ns               ;
; N/A                                     ; 74.07 MHz ( period = 13.500 ns )                    ; clocknew:m3|lpm_counter:count4reg_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3] ; clocknew:m3|count5reg[3]                                                               ; clk        ; clk      ; None                        ; None                      ; 11.400 ns               ;
; N/A                                     ; 75.19 MHz ( period = 13.300 ns )                    ; clocknew:m3|count5reg[3]                                                               ; clocknew:m3|lpm_counter:count4reg_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] ; clk        ; clk      ; None                        ; None                      ; 11.200 ns               ;
; N/A                                     ; 75.19 MHz ( period = 13.300 ns )                    ; clocknew:m3|count5reg[3]                                                               ; clocknew:m3|lpm_counter:count4reg_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1] ; clk        ; clk      ; None                        ; None                      ; 11.200 ns               ;
; N/A                                     ; 75.19 MHz ( period = 13.300 ns )                    ; clocknew:m3|count5reg[3]                                                               ; clocknew:m3|lpm_counter:count4reg_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2] ; clk        ; clk      ; None                        ; None                      ; 11.200 ns               ;
; N/A                                     ; 75.19 MHz ( period = 13.300 ns )                    ; clocknew:m3|count5reg[3]                                                               ; clocknew:m3|lpm_counter:count4reg_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3] ; clk        ; clk      ; None                        ; None                      ; 11.200 ns               ;
; N/A                                     ; 75.76 MHz ( period = 13.200 ns )                    ; clocknew:m3|lpm_counter:count4reg_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3] ; clocknew:m3|lpm_counter:count4reg_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] ; clk        ; clk      ; None                        ; None                      ; 11.100 ns               ;
; N/A                                     ; 75.76 MHz ( period = 13.200 ns )                    ; clocknew:m3|lpm_counter:count4reg_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3] ; clocknew:m3|lpm_counter:count4reg_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1] ; clk        ; clk      ; None                        ; None                      ; 11.100 ns               ;
; N/A                                     ; 75.76 MHz ( period = 13.200 ns )                    ; clocknew:m3|lpm_counter:count4reg_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3] ; clocknew:m3|lpm_counter:count4reg_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2] ; clk        ; clk      ; None                        ; None                      ; 11.100 ns               ;
; N/A                                     ; 75.76 MHz ( period = 13.200 ns )                    ; clocknew:m3|lpm_counter:count4reg_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] ; clocknew:m3|count5reg[2]                                                               ; clk        ; clk      ; None                        ; None                      ; 11.100 ns               ;
; N/A                                     ; 75.76 MHz ( period = 13.200 ns )                    ; clocknew:m3|lpm_counter:count4reg_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1] ; clocknew:m3|count5reg[2]                                                               ; clk        ; clk      ; None                        ; None                      ; 11.100 ns               ;
; N/A                                     ; 75.76 MHz ( period = 13.200 ns )                    ; clocknew:m3|lpm_counter:count4reg_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2] ; clocknew:m3|count5reg[2]                                                               ; clk        ; clk      ; None                        ; None                      ; 11.100 ns               ;
; N/A                                     ; 75.76 MHz ( period = 13.200 ns )                    ; clocknew:m3|lpm_counter:count4reg_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3] ; clocknew:m3|lpm_counter:count4reg_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3] ; clk        ; clk      ; None                        ; None                      ; 11.100 ns               ;
; N/A                                     ; 76.34 MHz ( period = 13.100 ns )                    ; clocknew:m3|count5reg[1]                                                               ; clocknew:m3|lpm_counter:count4reg_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] ; clk        ; clk      ; None                        ; None                      ; 11.000 ns               ;
; N/A                                     ; 76.34 MHz ( period = 13.100 ns )                    ; clocknew:m3|count5reg[2]                                                               ; clocknew:m3|lpm_counter:count4reg_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] ; clk        ; clk      ; None                        ; None                      ; 11.000 ns               ;
; N/A                                     ; 76.34 MHz ( period = 13.100 ns )                    ; clocknew:m3|count5reg[1]                                                               ; clocknew:m3|lpm_counter:count4reg_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1] ; clk        ; clk      ; None                        ; None                      ; 11.000 ns               ;
; N/A                                     ; 76.34 MHz ( period = 13.100 ns )                    ; clocknew:m3|count5reg[2]                                                               ; clocknew:m3|lpm_counter:count4reg_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1] ; clk        ; clk      ; None                        ; None                      ; 11.000 ns               ;
; N/A                                     ; 76.34 MHz ( period = 13.100 ns )                    ; clocknew:m3|count5reg[1]                                                               ; clocknew:m3|lpm_counter:count4reg_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2] ; clk        ; clk      ; None                        ; None                      ; 11.000 ns               ;
; N/A                                     ; 76.34 MHz ( period = 13.100 ns )                    ; clocknew:m3|count5reg[2]                                                               ; clocknew:m3|lpm_counter:count4reg_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2] ; clk        ; clk      ; None                        ; None                      ; 11.000 ns               ;
; N/A                                     ; 76.34 MHz ( period = 13.100 ns )                    ; clocknew:m3|lpm_counter:count4reg_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3] ; clocknew:m3|count5reg[2]                                                               ; clk        ; clk      ; None                        ; None                      ; 11.000 ns               ;
; N/A                                     ; 76.34 MHz ( period = 13.100 ns )                    ; clocknew:m3|count5reg[1]                                                               ; clocknew:m3|lpm_counter:count4reg_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3] ; clk        ; clk      ; None                        ; None                      ; 11.000 ns               ;
; N/A                                     ; 76.34 MHz ( period = 13.100 ns )                    ; clocknew:m3|count5reg[2]                                                               ; clocknew:m3|lpm_counter:count4reg_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3] ; clk        ; clk      ; None                        ; None                      ; 11.000 ns               ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; clocknew:m3|count3reg[3]                                                               ; clocknew:m3|carryreg                                                                   ; clk        ; clk      ; None                        ; None                      ; 10.900 ns               ;
; N/A                                     ; 77.52 MHz ( period = 12.900 ns )                    ; clocknew:m3|count0reg[2]                                                               ; clocknew:m3|count2reg[0]                                                               ; clk        ; clk      ; None                        ; None                      ; 10.800 ns               ;
; N/A                                     ; 77.52 MHz ( period = 12.900 ns )                    ; clocknew:m3|count0reg[2]                                                               ; clocknew:m3|count2reg[1]                                                               ; clk        ; clk      ; None                        ; None                      ; 10.800 ns               ;
; N/A                                     ; 77.52 MHz ( period = 12.900 ns )                    ; clocknew:m3|count0reg[2]                                                               ; clocknew:m3|count2reg[2]                                                               ; clk        ; clk      ; None                        ; None                      ; 10.800 ns               ;
; N/A                                     ; 77.52 MHz ( period = 12.900 ns )                    ; clocknew:m3|count0reg[2]                                                               ; clocknew:m3|count2reg[3]                                                               ; clk        ; clk      ; None                        ; None                      ; 10.800 ns               ;
; N/A                                     ; 77.52 MHz ( period = 12.900 ns )                    ; clocknew:m3|count3reg[0]                                                               ; clocknew:m3|carryreg                                                                   ; clk        ; clk      ; None                        ; None                      ; 10.800 ns               ;
; N/A                                     ; 77.52 MHz ( period = 12.900 ns )                    ; clocknew:m3|count3reg[1]                                                               ; clocknew:m3|carryreg                                                                   ; clk        ; clk      ; None                        ; None                      ; 10.800 ns               ;
; N/A                                     ; 77.52 MHz ( period = 12.900 ns )                    ; clocknew:m3|count3reg[2]                                                               ; clocknew:m3|carryreg                                                                   ; clk        ; clk      ; None                        ; None                      ; 10.800 ns               ;
; N/A                                     ; 78.13 MHz ( period = 12.800 ns )                    ; clocknew:m3|count0reg[0]                                                               ; clocknew:m3|count2reg[0]                                                               ; clk        ; clk      ; None                        ; None                      ; 10.700 ns               ;
; N/A                                     ; 78.13 MHz ( period = 12.800 ns )                    ; clocknew:m3|count0reg[1]                                                               ; clocknew:m3|count2reg[0]                                                               ; clk        ; clk      ; None                        ; None                      ; 10.700 ns               ;
; N/A                                     ; 78.13 MHz ( period = 12.800 ns )                    ; clocknew:m3|count0reg[3]                                                               ; clocknew:m3|count2reg[0]                                                               ; clk        ; clk      ; None                        ; None                      ; 10.700 ns               ;
; N/A                                     ; 78.13 MHz ( period = 12.800 ns )                    ; clocknew:m3|lpm_counter:count4reg_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] ; clocknew:m3|count5reg[1]                                                               ; clk        ; clk      ; None                        ; None                      ; 10.700 ns               ;
; N/A                                     ; 78.13 MHz ( period = 12.800 ns )                    ; clocknew:m3|lpm_counter:count4reg_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1] ; clocknew:m3|count5reg[1]                                                               ; clk        ; clk      ; None                        ; None                      ; 10.700 ns               ;
; N/A                                     ; 78.13 MHz ( period = 12.800 ns )                    ; clocknew:m3|lpm_counter:count4reg_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2] ; clocknew:m3|count5reg[1]                                                               ; clk        ; clk      ; None                        ; None                      ; 10.700 ns               ;
; N/A                                     ; 78.13 MHz ( period = 12.800 ns )                    ; clocknew:m3|count0reg[0]                                                               ; clocknew:m3|count2reg[1]                                                               ; clk        ; clk      ; None                        ; None                      ; 10.700 ns               ;
; N/A                                     ; 78.13 MHz ( period = 12.800 ns )                    ; clocknew:m3|count0reg[1]                                                               ; clocknew:m3|count2reg[1]                                                               ; clk        ; clk      ; None                        ; None                      ; 10.700 ns               ;
; N/A                                     ; 78.13 MHz ( period = 12.800 ns )                    ; clocknew:m3|count0reg[3]                                                               ; clocknew:m3|count2reg[1]                                                               ; clk        ; clk      ; None                        ; None                      ; 10.700 ns               ;
; N/A                                     ; 78.13 MHz ( period = 12.800 ns )                    ; clocknew:m3|count0reg[0]                                                               ; clocknew:m3|count2reg[2]                                                               ; clk        ; clk      ; None                        ; None                      ; 10.700 ns               ;
; N/A                                     ; 78.13 MHz ( period = 12.800 ns )                    ; clocknew:m3|count0reg[1]                                                               ; clocknew:m3|count2reg[2]                                                               ; clk        ; clk      ; None                        ; None                      ; 10.700 ns               ;
; N/A                                     ; 78.13 MHz ( period = 12.800 ns )                    ; clocknew:m3|count0reg[3]                                                               ; clocknew:m3|count2reg[2]                                                               ; clk        ; clk      ; None                        ; None                      ; 10.700 ns               ;
; N/A                                     ; 78.13 MHz ( period = 12.800 ns )                    ; clocknew:m3|count0reg[0]                                                               ; clocknew:m3|count2reg[3]                                                               ; clk        ; clk      ; None                        ; None                      ; 10.700 ns               ;
; N/A                                     ; 78.13 MHz ( period = 12.800 ns )                    ; clocknew:m3|count0reg[1]                                                               ; clocknew:m3|count2reg[3]                                                               ; clk        ; clk      ; None                        ; None                      ; 10.700 ns               ;
; N/A                                     ; 78.13 MHz ( period = 12.800 ns )                    ; clocknew:m3|count0reg[3]                                                               ; clocknew:m3|count2reg[3]                                                               ; clk        ; clk      ; None                        ; None                      ; 10.700 ns               ;
; N/A                                     ; 78.74 MHz ( period = 12.700 ns )                    ; clocknew:m3|lpm_counter:count4reg_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3] ; clocknew:m3|count5reg[1]                                                               ; clk        ; clk      ; None                        ; None                      ; 10.600 ns               ;
; N/A                                     ; 80.00 MHz ( period = 12.500 ns )                    ; clocknew:m3|count5reg[0]                                                               ; clocknew:m3|carryreg                                                                   ; clk        ; clk      ; None                        ; None                      ; 10.400 ns               ;
; N/A                                     ; 80.00 MHz ( period = 12.500 ns )                    ; clocknew:m3|lpm_counter:count4reg_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] ; clocknew:m3|carryreg                                                                   ; clk        ; clk      ; None                        ; None                      ; 10.400 ns               ;
; N/A                                     ; 80.00 MHz ( period = 12.500 ns )                    ; clocknew:m3|lpm_counter:count4reg_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2] ; clocknew:m3|carryreg                                                                   ; clk        ; clk      ; None                        ; None                      ; 10.400 ns               ;
; N/A                                     ; 80.65 MHz ( period = 12.400 ns )                    ; clocknew:m3|count3reg[3]                                                               ; clocknew:m3|lpm_counter:count4reg_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] ; clk        ; clk      ; None                        ; None                      ; 10.300 ns               ;
; N/A                                     ; 80.65 MHz ( period = 12.400 ns )                    ; clocknew:m3|count3reg[3]                                                               ; clocknew:m3|lpm_counter:count4reg_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1] ; clk        ; clk      ; None                        ; None                      ; 10.300 ns               ;
; N/A                                     ; 80.65 MHz ( period = 12.400 ns )                    ; clocknew:m3|count3reg[3]                                                               ; clocknew:m3|lpm_counter:count4reg_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2] ; clk        ; clk      ; None                        ; None                      ; 10.300 ns               ;
; N/A                                     ; 80.65 MHz ( period = 12.400 ns )                    ; clocknew:m3|count3reg[3]                                                               ; clocknew:m3|lpm_counter:count4reg_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3] ; clk        ; clk      ; None                        ; None                      ; 10.300 ns               ;
; N/A                                     ; 80.65 MHz ( period = 12.400 ns )                    ; clocknew:m3|lpm_counter:count4reg_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1] ; clocknew:m3|carryreg                                                                   ; clk        ; clk      ; None                        ; None                      ; 10.300 ns               ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                        ;                                                                                        ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                            ;
+-------+--------------+------------+--------+----------------------------------------------------------------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From   ; To                                                                                     ; To Clock ;
+-------+--------------+------------+--------+----------------------------------------------------------------------------------------+----------+
; N/A   ; None         ; 17.200 ns  ; enable ; clocknew:m3|carryreg                                                                   ; clk      ;
; N/A   ; None         ; 16.600 ns  ; enable ; clocknew:m3|lpm_counter:count4reg_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] ; clk      ;
; N/A   ; None         ; 16.600 ns  ; enable ; clocknew:m3|lpm_counter:count4reg_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1] ; clk      ;
; N/A   ; None         ; 16.600 ns  ; enable ; clocknew:m3|lpm_counter:count4reg_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2] ; clk      ;
; N/A   ; None         ; 16.600 ns  ; enable ; clocknew:m3|lpm_counter:count4reg_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3] ; clk      ;
; N/A   ; None         ; 16.300 ns  ; enable ; clocknew:m3|count5reg[0]                                                               ; clk      ;
; N/A   ; None         ; 16.300 ns  ; enable ; clocknew:m3|count5reg[1]                                                               ; clk      ;
; N/A   ; None         ; 16.300 ns  ; enable ; clocknew:m3|count5reg[2]                                                               ; clk      ;
; N/A   ; None         ; 16.300 ns  ; enable ; clocknew:m3|count5reg[3]                                                               ; clk      ;
; N/A   ; None         ; 12.800 ns  ; enable ; clocknew:m3|count3reg[0]                                                               ; clk      ;
; N/A   ; None         ; 12.800 ns  ; enable ; clocknew:m3|count3reg[1]                                                               ; clk      ;
; N/A   ; None         ; 12.800 ns  ; enable ; clocknew:m3|count3reg[3]                                                               ; clk      ;
; N/A   ; None         ; 12.800 ns  ; enable ; clocknew:m3|count3reg[2]                                                               ; clk      ;
; N/A   ; None         ; 8.700 ns   ; enable ; clocknew:m3|count2reg[0]                                                               ; clk      ;
; N/A   ; None         ; 8.700 ns   ; enable ; clocknew:m3|count2reg[1]                                                               ; clk      ;
; N/A   ; None         ; 8.700 ns   ; enable ; clocknew:m3|count2reg[2]                                                               ; clk      ;
; N/A   ; None         ; 8.700 ns   ; enable ; clocknew:m3|count2reg[3]                                                               ; clk      ;
; N/A   ; None         ; 6.600 ns   ; enable ; clocknew:m3|count1reg[0]                                                               ; clk      ;
; N/A   ; None         ; 6.600 ns   ; enable ; clocknew:m3|count1reg[1]                                                               ; clk      ;
; N/A   ; None         ; 6.600 ns   ; enable ; clocknew:m3|count1reg[3]                                                               ; clk      ;
; N/A   ; None         ; 6.600 ns   ; enable ; clocknew:m3|count1reg[2]                                                               ; clk      ;
; N/A   ; None         ; 2.600 ns   ; enable ; clocknew:m3|count0reg[0]                                                               ; clk      ;
; N/A   ; None         ; 2.600 ns   ; enable ; clocknew:m3|count0reg[1]                                                               ; clk      ;
; N/A   ; None         ; 2.600 ns   ; enable ; clocknew:m3|count0reg[2]                                                               ; clk      ;
; N/A   ; None         ; 2.600 ns   ; enable ; clocknew:m3|count0reg[3]                                                               ; clk      ;
+-------+--------------+------------+--------+----------------------------------------------------------------------------------------+----------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                   ;
+-------+--------------+------------+----------------------------------------------------------------------------------------+-------------+------------+
; Slack ; Required tco ; Actual tco ; From                                                                                   ; To          ; From Clock ;
+-------+--------------+------------+----------------------------------------------------------------------------------------+-------------+------------+
; N/A   ; None         ; 37.000 ns  ; clocknew:m3|lpm_counter:count4reg_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3] ; seg7_out[6] ; clk        ;
; N/A   ; None         ; 36.900 ns  ; clocknew:m3|count2reg[3]                                                               ; seg7_out[6] ; clk        ;
; N/A   ; None         ; 36.900 ns  ; clocknew:m3|lpm_counter:count4reg_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3] ; seg7_out[1] ; clk        ;
; N/A   ; None         ; 36.900 ns  ; clocknew:m3|lpm_counter:count4reg_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3] ; seg7_out[0] ; clk        ;
; N/A   ; None         ; 36.800 ns  ; clocknew:m3|count2reg[3]                                                               ; seg7_out[1] ; clk        ;
; N/A   ; None         ; 36.800 ns  ; clocknew:m3|count2reg[3]                                                               ; seg7_out[0] ; clk        ;
; N/A   ; None         ; 36.700 ns  ; clocknew:m3|lpm_counter:count4reg_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1] ; seg7_out[6] ; clk        ;
; N/A   ; None         ; 36.700 ns  ; clocknew:m3|count3reg[2]                                                               ; seg7_out[1] ; clk        ;
; N/A   ; None         ; 36.700 ns  ; clocknew:m3|count3reg[2]                                                               ; seg7_out[0] ; clk        ;
; N/A   ; None         ; 36.600 ns  ; clocknew:m3|count2reg[1]                                                               ; seg7_out[6] ; clk        ;
; N/A   ; None         ; 36.300 ns  ; clocknew:m3|count3reg[2]                                                               ; seg7_out[6] ; clk        ;
; N/A   ; None         ; 36.300 ns  ; clocknew:m3|count1reg[1]                                                               ; seg7_out[6] ; clk        ;
; N/A   ; None         ; 36.200 ns  ; clocknew:m3|count3reg[0]                                                               ; seg7_out[6] ; clk        ;
; N/A   ; None         ; 36.200 ns  ; clocknew:m3|count3reg[1]                                                               ; seg7_out[6] ; clk        ;
; N/A   ; None         ; 36.100 ns  ; clocknew:m3|count3reg[0]                                                               ; seg7_out[1] ; clk        ;
; N/A   ; None         ; 36.100 ns  ; clocknew:m3|count3reg[0]                                                               ; seg7_out[0] ; clk        ;
; N/A   ; None         ; 35.700 ns  ; clocknew:m3|lpm_counter:count4reg_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2] ; seg7_out[1] ; clk        ;
; N/A   ; None         ; 35.700 ns  ; clocknew:m3|lpm_counter:count4reg_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2] ; seg7_out[0] ; clk        ;
; N/A   ; None         ; 35.600 ns  ; clocknew:m3|lpm_counter:count4reg_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3] ; seg7_out[5] ; clk        ;
; N/A   ; None         ; 35.600 ns  ; clocknew:m3|lpm_counter:count4reg_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3] ; seg7_out[4] ; clk        ;
; N/A   ; None         ; 35.600 ns  ; clocknew:m3|lpm_counter:count4reg_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3] ; seg7_out[3] ; clk        ;
; N/A   ; None         ; 35.600 ns  ; clocknew:m3|lpm_counter:count4reg_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3] ; seg7_out[2] ; clk        ;
; N/A   ; None         ; 35.500 ns  ; clocknew:m3|count2reg[3]                                                               ; seg7_out[5] ; clk        ;
; N/A   ; None         ; 35.500 ns  ; clocknew:m3|count2reg[3]                                                               ; seg7_out[4] ; clk        ;
; N/A   ; None         ; 35.500 ns  ; clocknew:m3|count2reg[3]                                                               ; seg7_out[3] ; clk        ;
; N/A   ; None         ; 35.500 ns  ; clocknew:m3|count2reg[3]                                                               ; seg7_out[2] ; clk        ;
; N/A   ; None         ; 35.500 ns  ; clocknew:m3|count2reg[2]                                                               ; seg7_out[1] ; clk        ;
; N/A   ; None         ; 35.500 ns  ; clocknew:m3|count2reg[2]                                                               ; seg7_out[0] ; clk        ;
; N/A   ; None         ; 35.400 ns  ; clocknew:m3|count3reg[2]                                                               ; seg7_out[3] ; clk        ;
; N/A   ; None         ; 35.400 ns  ; clocknew:m3|count3reg[2]                                                               ; seg7_out[2] ; clk        ;
; N/A   ; None         ; 35.400 ns  ; clocknew:m3|count1reg[2]                                                               ; seg7_out[1] ; clk        ;
; N/A   ; None         ; 35.400 ns  ; clocknew:m3|count1reg[2]                                                               ; seg7_out[0] ; clk        ;
; N/A   ; None         ; 35.300 ns  ; clocknew:m3|lpm_counter:count4reg_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2] ; seg7_out[6] ; clk        ;
; N/A   ; None         ; 35.300 ns  ; clocknew:m3|lpm_counter:count4reg_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1] ; seg7_out[5] ; clk        ;
; N/A   ; None         ; 35.300 ns  ; clocknew:m3|lpm_counter:count4reg_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1] ; seg7_out[4] ; clk        ;
; N/A   ; None         ; 35.200 ns  ; clocknew:m3|lpm_counter:count4reg_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] ; seg7_out[6] ; clk        ;
; N/A   ; None         ; 35.200 ns  ; clocknew:m3|count2reg[1]                                                               ; seg7_out[5] ; clk        ;
; N/A   ; None         ; 35.200 ns  ; clocknew:m3|count2reg[1]                                                               ; seg7_out[4] ; clk        ;
; N/A   ; None         ; 35.200 ns  ; clocknew:m3|lpm_counter:count4reg_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1] ; seg7_out[1] ; clk        ;
; N/A   ; None         ; 35.200 ns  ; clocknew:m3|lpm_counter:count4reg_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1] ; seg7_out[0] ; clk        ;
; N/A   ; None         ; 35.100 ns  ; clocknew:m3|count2reg[2]                                                               ; seg7_out[6] ; clk        ;
; N/A   ; None         ; 35.100 ns  ; clocknew:m3|lpm_counter:count4reg_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] ; seg7_out[1] ; clk        ;
; N/A   ; None         ; 35.100 ns  ; clocknew:m3|count2reg[1]                                                               ; seg7_out[1] ; clk        ;
; N/A   ; None         ; 35.100 ns  ; clocknew:m3|lpm_counter:count4reg_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] ; seg7_out[0] ; clk        ;
; N/A   ; None         ; 35.100 ns  ; clocknew:m3|count2reg[1]                                                               ; seg7_out[0] ; clk        ;
; N/A   ; None         ; 35.000 ns  ; clocknew:m3|count1reg[3]                                                               ; seg7_out[6] ; clk        ;
; N/A   ; None         ; 35.000 ns  ; clocknew:m3|count1reg[2]                                                               ; seg7_out[6] ; clk        ;
; N/A   ; None         ; 34.900 ns  ; clocknew:m3|count1reg[0]                                                               ; seg7_out[6] ; clk        ;
; N/A   ; None         ; 34.900 ns  ; clocknew:m3|count2reg[0]                                                               ; seg7_out[6] ; clk        ;
; N/A   ; None         ; 34.900 ns  ; clocknew:m3|count3reg[3]                                                               ; seg7_out[6] ; clk        ;
; N/A   ; None         ; 34.900 ns  ; clocknew:m3|count3reg[2]                                                               ; seg7_out[5] ; clk        ;
; N/A   ; None         ; 34.900 ns  ; clocknew:m3|count1reg[1]                                                               ; seg7_out[5] ; clk        ;
; N/A   ; None         ; 34.900 ns  ; clocknew:m3|count3reg[2]                                                               ; seg7_out[4] ; clk        ;
; N/A   ; None         ; 34.900 ns  ; clocknew:m3|count1reg[1]                                                               ; seg7_out[4] ; clk        ;
; N/A   ; None         ; 34.900 ns  ; clocknew:m3|count1reg[3]                                                               ; seg7_out[1] ; clk        ;
; N/A   ; None         ; 34.900 ns  ; clocknew:m3|count1reg[3]                                                               ; seg7_out[0] ; clk        ;
; N/A   ; None         ; 34.800 ns  ; clocknew:m3|count3reg[0]                                                               ; seg7_out[5] ; clk        ;
; N/A   ; None         ; 34.800 ns  ; clocknew:m3|count3reg[1]                                                               ; seg7_out[5] ; clk        ;
; N/A   ; None         ; 34.800 ns  ; clocknew:m3|count3reg[0]                                                               ; seg7_out[4] ; clk        ;
; N/A   ; None         ; 34.800 ns  ; clocknew:m3|count3reg[1]                                                               ; seg7_out[4] ; clk        ;
; N/A   ; None         ; 34.800 ns  ; clocknew:m3|count3reg[0]                                                               ; seg7_out[3] ; clk        ;
; N/A   ; None         ; 34.800 ns  ; clocknew:m3|count3reg[0]                                                               ; seg7_out[2] ; clk        ;
; N/A   ; None         ; 34.800 ns  ; clocknew:m3|count1reg[0]                                                               ; seg7_out[1] ; clk        ;
; N/A   ; None         ; 34.800 ns  ; clocknew:m3|count2reg[0]                                                               ; seg7_out[1] ; clk        ;
; N/A   ; None         ; 34.800 ns  ; clocknew:m3|count3reg[3]                                                               ; seg7_out[1] ; clk        ;
; N/A   ; None         ; 34.800 ns  ; clocknew:m3|count1reg[1]                                                               ; seg7_out[1] ; clk        ;
; N/A   ; None         ; 34.800 ns  ; clocknew:m3|count1reg[0]                                                               ; seg7_out[0] ; clk        ;
; N/A   ; None         ; 34.800 ns  ; clocknew:m3|count2reg[0]                                                               ; seg7_out[0] ; clk        ;
; N/A   ; None         ; 34.800 ns  ; clocknew:m3|count3reg[3]                                                               ; seg7_out[0] ; clk        ;
; N/A   ; None         ; 34.800 ns  ; clocknew:m3|count1reg[1]                                                               ; seg7_out[0] ; clk        ;
; N/A   ; None         ; 34.700 ns  ; clocknew:m3|count3reg[1]                                                               ; seg7_out[1] ; clk        ;
; N/A   ; None         ; 34.700 ns  ; clocknew:m3|count3reg[1]                                                               ; seg7_out[0] ; clk        ;
; N/A   ; None         ; 34.400 ns  ; clocknew:m3|lpm_counter:count4reg_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2] ; seg7_out[3] ; clk        ;
; N/A   ; None         ; 34.400 ns  ; clocknew:m3|lpm_counter:count4reg_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2] ; seg7_out[2] ; clk        ;
; N/A   ; None         ; 34.200 ns  ; clocknew:m3|count5reg[1]                                                               ; seg7_out[6] ; clk        ;
; N/A   ; None         ; 34.200 ns  ; clocknew:m3|count2reg[2]                                                               ; seg7_out[3] ; clk        ;
; N/A   ; None         ; 34.200 ns  ; clocknew:m3|count2reg[2]                                                               ; seg7_out[2] ; clk        ;
; N/A   ; None         ; 34.100 ns  ; clocknew:m3|count0reg[1]                                                               ; seg7_out[6] ; clk        ;
; N/A   ; None         ; 34.100 ns  ; clocknew:m3|count1reg[2]                                                               ; seg7_out[3] ; clk        ;
; N/A   ; None         ; 34.100 ns  ; clocknew:m3|count1reg[2]                                                               ; seg7_out[2] ; clk        ;
; N/A   ; None         ; 33.900 ns  ; clocknew:m3|lpm_counter:count4reg_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2] ; seg7_out[5] ; clk        ;
; N/A   ; None         ; 33.900 ns  ; clocknew:m3|lpm_counter:count4reg_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2] ; seg7_out[4] ; clk        ;
; N/A   ; None         ; 33.900 ns  ; clocknew:m3|lpm_counter:count4reg_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1] ; seg7_out[3] ; clk        ;
; N/A   ; None         ; 33.900 ns  ; clocknew:m3|lpm_counter:count4reg_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1] ; seg7_out[2] ; clk        ;
; N/A   ; None         ; 33.800 ns  ; clocknew:m3|lpm_counter:count4reg_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] ; seg7_out[5] ; clk        ;
; N/A   ; None         ; 33.800 ns  ; clocknew:m3|lpm_counter:count4reg_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] ; seg7_out[4] ; clk        ;
; N/A   ; None         ; 33.800 ns  ; clocknew:m3|lpm_counter:count4reg_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] ; seg7_out[3] ; clk        ;
; N/A   ; None         ; 33.800 ns  ; clocknew:m3|count2reg[1]                                                               ; seg7_out[3] ; clk        ;
; N/A   ; None         ; 33.800 ns  ; clocknew:m3|lpm_counter:count4reg_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] ; seg7_out[2] ; clk        ;
; N/A   ; None         ; 33.800 ns  ; clocknew:m3|count2reg[1]                                                               ; seg7_out[2] ; clk        ;
; N/A   ; None         ; 33.700 ns  ; clocknew:m3|count2reg[2]                                                               ; seg7_out[5] ; clk        ;
; N/A   ; None         ; 33.700 ns  ; clocknew:m3|count2reg[2]                                                               ; seg7_out[4] ; clk        ;
; N/A   ; None         ; 33.600 ns  ; clocknew:m3|count1reg[3]                                                               ; seg7_out[5] ; clk        ;
; N/A   ; None         ; 33.600 ns  ; clocknew:m3|count1reg[2]                                                               ; seg7_out[5] ; clk        ;
; N/A   ; None         ; 33.600 ns  ; clocknew:m3|count1reg[3]                                                               ; seg7_out[4] ; clk        ;
; N/A   ; None         ; 33.600 ns  ; clocknew:m3|count1reg[2]                                                               ; seg7_out[4] ; clk        ;
; N/A   ; None         ; 33.600 ns  ; clocknew:m3|count1reg[3]                                                               ; seg7_out[3] ; clk        ;
; N/A   ; None         ; 33.600 ns  ; clocknew:m3|count1reg[3]                                                               ; seg7_out[2] ; clk        ;
; N/A   ; None         ; 33.500 ns  ; clocknew:m3|count1reg[0]                                                               ; seg7_out[5] ; clk        ;
; N/A   ; None         ; 33.500 ns  ; clocknew:m3|count2reg[0]                                                               ; seg7_out[5] ; clk        ;
; N/A   ; None         ; 33.500 ns  ; clocknew:m3|count3reg[3]                                                               ; seg7_out[5] ; clk        ;
; N/A   ; None         ; 33.500 ns  ; clocknew:m3|count1reg[0]                                                               ; seg7_out[4] ; clk        ;
; N/A   ; None         ; 33.500 ns  ; clocknew:m3|count2reg[0]                                                               ; seg7_out[4] ; clk        ;
; N/A   ; None         ; 33.500 ns  ; clocknew:m3|count3reg[3]                                                               ; seg7_out[4] ; clk        ;
; N/A   ; None         ; 33.500 ns  ; clocknew:m3|count1reg[0]                                                               ; seg7_out[3] ; clk        ;
; N/A   ; None         ; 33.500 ns  ; clocknew:m3|count2reg[0]                                                               ; seg7_out[3] ; clk        ;
; N/A   ; None         ; 33.500 ns  ; clocknew:m3|count3reg[3]                                                               ; seg7_out[3] ; clk        ;
; N/A   ; None         ; 33.500 ns  ; clocknew:m3|count1reg[1]                                                               ; seg7_out[3] ; clk        ;
; N/A   ; None         ; 33.500 ns  ; clocknew:m3|count1reg[0]                                                               ; seg7_out[2] ; clk        ;
; N/A   ; None         ; 33.500 ns  ; clocknew:m3|count2reg[0]                                                               ; seg7_out[2] ; clk        ;
; N/A   ; None         ; 33.500 ns  ; clocknew:m3|count3reg[3]                                                               ; seg7_out[2] ; clk        ;
; N/A   ; None         ; 33.500 ns  ; clocknew:m3|count1reg[1]                                                               ; seg7_out[2] ; clk        ;
; N/A   ; None         ; 33.400 ns  ; clocknew:m3|count3reg[1]                                                               ; seg7_out[3] ; clk        ;
; N/A   ; None         ; 33.400 ns  ; clocknew:m3|count3reg[1]                                                               ; seg7_out[2] ; clk        ;
; N/A   ; None         ; 33.300 ns  ; seg7_select:m5|seg7_sel[2]                                                             ; seg7_out[1] ; clk        ;
; N/A   ; None         ; 33.300 ns  ; clocknew:m3|count0reg[2]                                                               ; seg7_out[1] ; clk        ;
; N/A   ; None         ; 33.300 ns  ; seg7_select:m5|seg7_sel[2]                                                             ; seg7_out[0] ; clk        ;
; N/A   ; None         ; 33.300 ns  ; clocknew:m3|count0reg[2]                                                               ; seg7_out[0] ; clk        ;
; N/A   ; None         ; 33.200 ns  ; clocknew:m3|count5reg[2]                                                               ; seg7_out[1] ; clk        ;
; N/A   ; None         ; 33.200 ns  ; clocknew:m3|count5reg[2]                                                               ; seg7_out[0] ; clk        ;
; N/A   ; None         ; 33.000 ns  ; seg7_select:m5|seg7_sel[2]                                                             ; seg7_out[6] ; clk        ;
; N/A   ; None         ; 32.900 ns  ; clocknew:m3|count0reg[2]                                                               ; seg7_out[6] ; clk        ;
; N/A   ; None         ; 32.800 ns  ; clocknew:m3|count5reg[2]                                                               ; seg7_out[6] ; clk        ;
; N/A   ; None         ; 32.800 ns  ; clocknew:m3|count5reg[1]                                                               ; seg7_out[5] ; clk        ;
; N/A   ; None         ; 32.800 ns  ; clocknew:m3|count5reg[1]                                                               ; seg7_out[4] ; clk        ;
; N/A   ; None         ; 32.800 ns  ; seg7_select:m5|seg7_sel[1]                                                             ; seg7_out[1] ; clk        ;
; N/A   ; None         ; 32.800 ns  ; seg7_select:m5|seg7_sel[1]                                                             ; seg7_out[0] ; clk        ;
; N/A   ; None         ; 32.700 ns  ; clocknew:m3|count5reg[3]                                                               ; seg7_out[6] ; clk        ;
; N/A   ; None         ; 32.700 ns  ; clocknew:m3|count0reg[1]                                                               ; seg7_out[5] ; clk        ;
; N/A   ; None         ; 32.700 ns  ; clocknew:m3|count0reg[1]                                                               ; seg7_out[4] ; clk        ;
; N/A   ; None         ; 32.700 ns  ; clocknew:m3|count5reg[1]                                                               ; seg7_out[1] ; clk        ;
; N/A   ; None         ; 32.700 ns  ; clocknew:m3|count5reg[1]                                                               ; seg7_out[0] ; clk        ;
; N/A   ; None         ; 32.600 ns  ; seg7_select:m5|seg7_sel[1]                                                             ; seg7_out[6] ; clk        ;
; N/A   ; None         ; 32.600 ns  ; clocknew:m3|count5reg[0]                                                               ; seg7_out[6] ; clk        ;
; N/A   ; None         ; 32.600 ns  ; clocknew:m3|count0reg[3]                                                               ; seg7_out[6] ; clk        ;
; N/A   ; None         ; 32.600 ns  ; clocknew:m3|count0reg[1]                                                               ; seg7_out[1] ; clk        ;
; N/A   ; None         ; 32.600 ns  ; clocknew:m3|count5reg[3]                                                               ; seg7_out[1] ; clk        ;
; N/A   ; None         ; 32.600 ns  ; clocknew:m3|count0reg[1]                                                               ; seg7_out[0] ; clk        ;
; N/A   ; None         ; 32.600 ns  ; clocknew:m3|count5reg[3]                                                               ; seg7_out[0] ; clk        ;
; N/A   ; None         ; 32.500 ns  ; clocknew:m3|count0reg[0]                                                               ; seg7_out[6] ; clk        ;
; N/A   ; None         ; 32.500 ns  ; clocknew:m3|count5reg[0]                                                               ; seg7_out[1] ; clk        ;
; N/A   ; None         ; 32.500 ns  ; clocknew:m3|count0reg[3]                                                               ; seg7_out[1] ; clk        ;
; N/A   ; None         ; 32.500 ns  ; clocknew:m3|count5reg[0]                                                               ; seg7_out[0] ; clk        ;
; N/A   ; None         ; 32.500 ns  ; clocknew:m3|count0reg[3]                                                               ; seg7_out[0] ; clk        ;
; N/A   ; None         ; 32.400 ns  ; clocknew:m3|count0reg[0]                                                               ; seg7_out[1] ; clk        ;
; N/A   ; None         ; 32.400 ns  ; clocknew:m3|count0reg[0]                                                               ; seg7_out[0] ; clk        ;
; N/A   ; None         ; 32.000 ns  ; seg7_select:m5|seg7_sel[2]                                                             ; seg7_out[3] ; clk        ;
; N/A   ; None         ; 32.000 ns  ; clocknew:m3|count0reg[2]                                                               ; seg7_out[3] ; clk        ;
; N/A   ; None         ; 32.000 ns  ; seg7_select:m5|seg7_sel[2]                                                             ; seg7_out[2] ; clk        ;
; N/A   ; None         ; 32.000 ns  ; clocknew:m3|count0reg[2]                                                               ; seg7_out[2] ; clk        ;
; N/A   ; None         ; 31.900 ns  ; clocknew:m3|count5reg[2]                                                               ; seg7_out[3] ; clk        ;
; N/A   ; None         ; 31.900 ns  ; clocknew:m3|count5reg[2]                                                               ; seg7_out[2] ; clk        ;
; N/A   ; None         ; 31.600 ns  ; seg7_select:m5|seg7_sel[2]                                                             ; seg7_out[5] ; clk        ;
; N/A   ; None         ; 31.600 ns  ; seg7_select:m5|seg7_sel[2]                                                             ; seg7_out[4] ; clk        ;
; N/A   ; None         ; 31.500 ns  ; clocknew:m3|count0reg[2]                                                               ; seg7_out[5] ; clk        ;
; N/A   ; None         ; 31.500 ns  ; clocknew:m3|count0reg[2]                                                               ; seg7_out[4] ; clk        ;
; N/A   ; None         ; 31.500 ns  ; seg7_select:m5|seg7_sel[1]                                                             ; seg7_out[3] ; clk        ;
; N/A   ; None         ; 31.500 ns  ; seg7_select:m5|seg7_sel[1]                                                             ; seg7_out[2] ; clk        ;
; N/A   ; None         ; 31.400 ns  ; clocknew:m3|count5reg[2]                                                               ; seg7_out[5] ; clk        ;
; N/A   ; None         ; 31.400 ns  ; clocknew:m3|count5reg[2]                                                               ; seg7_out[4] ; clk        ;
; N/A   ; None         ; 31.400 ns  ; clocknew:m3|count5reg[1]                                                               ; seg7_out[3] ; clk        ;
; N/A   ; None         ; 31.400 ns  ; clocknew:m3|count5reg[1]                                                               ; seg7_out[2] ; clk        ;
; N/A   ; None         ; 31.300 ns  ; clocknew:m3|count5reg[3]                                                               ; seg7_out[5] ; clk        ;
; N/A   ; None         ; 31.300 ns  ; clocknew:m3|count5reg[3]                                                               ; seg7_out[4] ; clk        ;
; N/A   ; None         ; 31.300 ns  ; clocknew:m3|count0reg[1]                                                               ; seg7_out[3] ; clk        ;
; N/A   ; None         ; 31.300 ns  ; clocknew:m3|count5reg[3]                                                               ; seg7_out[3] ; clk        ;
; N/A   ; None         ; 31.300 ns  ; clocknew:m3|count0reg[1]                                                               ; seg7_out[2] ; clk        ;
; N/A   ; None         ; 31.300 ns  ; clocknew:m3|count5reg[3]                                                               ; seg7_out[2] ; clk        ;
; N/A   ; None         ; 31.200 ns  ; seg7_select:m5|seg7_sel[1]                                                             ; seg7_out[5] ; clk        ;
; N/A   ; None         ; 31.200 ns  ; clocknew:m3|count5reg[0]                                                               ; seg7_out[5] ; clk        ;
; N/A   ; None         ; 31.200 ns  ; clocknew:m3|count0reg[3]                                                               ; seg7_out[5] ; clk        ;
; N/A   ; None         ; 31.200 ns  ; seg7_select:m5|seg7_sel[1]                                                             ; seg7_out[4] ; clk        ;
; N/A   ; None         ; 31.200 ns  ; clocknew:m3|count5reg[0]                                                               ; seg7_out[4] ; clk        ;
; N/A   ; None         ; 31.200 ns  ; clocknew:m3|count0reg[3]                                                               ; seg7_out[4] ; clk        ;
; N/A   ; None         ; 31.200 ns  ; clocknew:m3|count5reg[0]                                                               ; seg7_out[3] ; clk        ;
; N/A   ; None         ; 31.200 ns  ; clocknew:m3|count0reg[3]                                                               ; seg7_out[3] ; clk        ;
; N/A   ; None         ; 31.200 ns  ; clocknew:m3|count5reg[0]                                                               ; seg7_out[2] ; clk        ;
; N/A   ; None         ; 31.200 ns  ; clocknew:m3|count0reg[3]                                                               ; seg7_out[2] ; clk        ;
; N/A   ; None         ; 31.100 ns  ; clocknew:m3|count0reg[0]                                                               ; seg7_out[5] ; clk        ;
; N/A   ; None         ; 31.100 ns  ; clocknew:m3|count0reg[0]                                                               ; seg7_out[4] ; clk        ;
; N/A   ; None         ; 31.100 ns  ; clocknew:m3|count0reg[0]                                                               ; seg7_out[3] ; clk        ;
; N/A   ; None         ; 31.100 ns  ; clocknew:m3|count0reg[0]                                                               ; seg7_out[2] ; clk        ;
; N/A   ; None         ; 25.900 ns  ; seg7_select:m5|seg7_sel[0]                                                             ; seg7_out[6] ; clk        ;
; N/A   ; None         ; 25.800 ns  ; seg7_select:m5|seg7_sel[0]                                                             ; seg7_out[1] ; clk        ;
; N/A   ; None         ; 25.800 ns  ; seg7_select:m5|seg7_sel[0]                                                             ; seg7_out[0] ; clk        ;
; N/A   ; None         ; 24.500 ns  ; seg7_select:m5|seg7_sel[0]                                                             ; seg7_out[5] ; clk        ;
; N/A   ; None         ; 24.500 ns  ; seg7_select:m5|seg7_sel[0]                                                             ; seg7_out[4] ; clk        ;
; N/A   ; None         ; 24.500 ns  ; seg7_select:m5|seg7_sel[0]                                                             ; seg7_out[3] ; clk        ;
; N/A   ; None         ; 24.500 ns  ; seg7_select:m5|seg7_sel[0]                                                             ; seg7_out[2] ; clk        ;
; N/A   ; None         ; 19.200 ns  ; clocknew:m3|carryreg                                                                   ; carry       ; clk        ;
; N/A   ; None         ; 18.500 ns  ; seg7_select:m5|seg7_sel[0]                                                             ; dpt         ; clk        ;
; N/A   ; None         ; 18.500 ns  ; seg7_select:m5|seg7_sel[1]                                                             ; dpt         ; clk        ;
; N/A   ; None         ; 18.500 ns  ; seg7_select:m5|seg7_sel[2]                                                             ; dpt         ; clk        ;
; N/A   ; None         ; 16.200 ns  ; seg7_select:m5|seg7_sel[0]                                                             ; seg7_sel[0] ; clk        ;
; N/A   ; None         ; 15.500 ns  ; seg7_select:m5|seg7_sel[2]                                                             ; seg7_sel[2] ; clk        ;
; N/A   ; None         ; 15.500 ns  ; seg7_select:m5|seg7_sel[1]                                                             ; seg7_sel[1] ; clk        ;
+-------+--------------+------------+----------------------------------------------------------------------------------------+-------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                                    ;
+---------------+-------------+------------+--------+----------------------------------------------------------------------------------------+----------+
; Minimum Slack ; Required th ; Actual th  ; From   ; To                                                                                     ; To Clock ;
+---------------+-------------+------------+--------+----------------------------------------------------------------------------------------+----------+
; N/A           ; None        ; 0.500 ns   ; enable ; clocknew:m3|count0reg[0]                                                               ; clk      ;
; N/A           ; None        ; 0.500 ns   ; enable ; clocknew:m3|count0reg[1]                                                               ; clk      ;
; N/A           ; None        ; 0.500 ns   ; enable ; clocknew:m3|count0reg[2]                                                               ; clk      ;
; N/A           ; None        ; 0.500 ns   ; enable ; clocknew:m3|count0reg[3]                                                               ; clk      ;
; N/A           ; None        ; -3.500 ns  ; enable ; clocknew:m3|count1reg[0]                                                               ; clk      ;
; N/A           ; None        ; -3.500 ns  ; enable ; clocknew:m3|count1reg[1]                                                               ; clk      ;
; N/A           ; None        ; -3.500 ns  ; enable ; clocknew:m3|count1reg[3]                                                               ; clk      ;
; N/A           ; None        ; -3.500 ns  ; enable ; clocknew:m3|count1reg[2]                                                               ; clk      ;
; N/A           ; None        ; -5.600 ns  ; enable ; clocknew:m3|count2reg[0]                                                               ; clk      ;
; N/A           ; None        ; -5.600 ns  ; enable ; clocknew:m3|count2reg[1]                                                               ; clk      ;
; N/A           ; None        ; -5.600 ns  ; enable ; clocknew:m3|count2reg[2]                                                               ; clk      ;
; N/A           ; None        ; -5.600 ns  ; enable ; clocknew:m3|count2reg[3]                                                               ; clk      ;
; N/A           ; None        ; -9.700 ns  ; enable ; clocknew:m3|count3reg[0]                                                               ; clk      ;
; N/A           ; None        ; -9.700 ns  ; enable ; clocknew:m3|count3reg[1]                                                               ; clk      ;
; N/A           ; None        ; -9.700 ns  ; enable ; clocknew:m3|count3reg[3]                                                               ; clk      ;
; N/A           ; None        ; -9.700 ns  ; enable ; clocknew:m3|count3reg[2]                                                               ; clk      ;
; N/A           ; None        ; -11.200 ns ; enable ; clocknew:m3|lpm_counter:count4reg_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] ; clk      ;
; N/A           ; None        ; -11.200 ns ; enable ; clocknew:m3|lpm_counter:count4reg_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1] ; clk      ;
; N/A           ; None        ; -11.200 ns ; enable ; clocknew:m3|lpm_counter:count4reg_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2] ; clk      ;
; N/A           ; None        ; -11.200 ns ; enable ; clocknew:m3|lpm_counter:count4reg_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3] ; clk      ;
; N/A           ; None        ; -13.200 ns ; enable ; clocknew:m3|count5reg[0]                                                               ; clk      ;
; N/A           ; None        ; -13.200 ns ; enable ; clocknew:m3|count5reg[1]                                                               ; clk      ;
; N/A           ; None        ; -13.200 ns ; enable ; clocknew:m3|count5reg[2]                                                               ; clk      ;
; N/A           ; None        ; -13.200 ns ; enable ; clocknew:m3|count5reg[3]                                                               ; clk      ;
; N/A           ; None        ; -14.100 ns ; enable ; clocknew:m3|carryreg                                                                   ; clk      ;
+---------------+-------------+------------+--------+----------------------------------------------------------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition
    Info: Processing started: Mon Jun 22 09:38:03 2020
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off lab3_1self -c lab3_1self
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Warning: Found 2 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "freq_div:m1|lpm_counter:divider_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[12]" as buffer
    Info: Detected ripple clock "freq_div:m2|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[9]" as buffer
Info: Clock "clk" has Internal fmax of 46.73 MHz between source register "clocknew:m3|count0reg[2]" and destination register "clocknew:m3|carryreg" (period= 21.4 ns)
    Info: + Longest register to register delay is 19.300 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC5_A21; Fanout = 4; REG Node = 'clocknew:m3|count0reg[2]'
        Info: 2: + IC(0.200 ns) + CELL(2.300 ns) = 2.500 ns; Loc. = LC6_A21; Fanout = 2; COMB Node = 'clocknew:m3|Equal0~0'
        Info: 3: + IC(0.200 ns) + CELL(2.200 ns) = 4.900 ns; Loc. = LC1_A21; Fanout = 5; COMB Node = 'clocknew:m3|count1reg[0]~16'
        Info: 4: + IC(1.500 ns) + CELL(2.200 ns) = 8.600 ns; Loc. = LC7_A20; Fanout = 5; COMB Node = 'clocknew:m3|count2reg[0]~17'
        Info: 5: + IC(0.200 ns) + CELL(2.200 ns) = 11.000 ns; Loc. = LC1_A20; Fanout = 5; COMB Node = 'clocknew:m3|carryreg~8'
        Info: 6: + IC(1.500 ns) + CELL(2.200 ns) = 14.700 ns; Loc. = LC6_A19; Fanout = 17; COMB Node = 'clocknew:m3|carryreg~9'
        Info: 7: + IC(0.200 ns) + CELL(2.200 ns) = 17.100 ns; Loc. = LC8_A19; Fanout = 1; COMB Node = 'clocknew:m3|carryreg~7'
        Info: 8: + IC(0.200 ns) + CELL(2.000 ns) = 19.300 ns; Loc. = LC5_A19; Fanout = 1; REG Node = 'clocknew:m3|carryreg'
        Info: Total cell delay = 15.300 ns ( 79.27 % )
        Info: Total interconnect delay = 4.000 ns ( 20.73 % )
    Info: - Smallest clock skew is 0.000 ns
        Info: + Shortest clock path from clock "clk" to destination register is 10.400 ns
            Info: 1: + IC(0.000 ns) + CELL(1.400 ns) = 1.400 ns; Loc. = PIN_55; Fanout = 23; CLK Node = 'clk'
            Info: 2: + IC(2.200 ns) + CELL(0.700 ns) = 4.300 ns; Loc. = LC1_C23; Fanout = 26; REG Node = 'freq_div:m1|lpm_counter:divider_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[12]'
            Info: 3: + IC(6.100 ns) + CELL(0.000 ns) = 10.400 ns; Loc. = LC5_A19; Fanout = 1; REG Node = 'clocknew:m3|carryreg'
            Info: Total cell delay = 2.100 ns ( 20.19 % )
            Info: Total interconnect delay = 8.300 ns ( 79.81 % )
        Info: - Longest clock path from clock "clk" to source register is 10.400 ns
            Info: 1: + IC(0.000 ns) + CELL(1.400 ns) = 1.400 ns; Loc. = PIN_55; Fanout = 23; CLK Node = 'clk'
            Info: 2: + IC(2.200 ns) + CELL(0.700 ns) = 4.300 ns; Loc. = LC1_C23; Fanout = 26; REG Node = 'freq_div:m1|lpm_counter:divider_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[12]'
            Info: 3: + IC(6.100 ns) + CELL(0.000 ns) = 10.400 ns; Loc. = LC5_A21; Fanout = 4; REG Node = 'clocknew:m3|count0reg[2]'
            Info: Total cell delay = 2.100 ns ( 20.19 % )
            Info: Total interconnect delay = 8.300 ns ( 79.81 % )
    Info: + Micro clock to output delay of source is 0.700 ns
    Info: + Micro setup delay of destination is 1.400 ns
Info: tsu for register "clocknew:m3|carryreg" (data pin = "enable", clock pin = "clk") is 17.200 ns
    Info: + Longest pin to register delay is 26.200 ns
        Info: 1: + IC(0.000 ns) + CELL(5.900 ns) = 5.900 ns; Loc. = PIN_47; Fanout = 5; PIN Node = 'enable'
        Info: 2: + IC(3.700 ns) + CELL(2.200 ns) = 11.800 ns; Loc. = LC1_A21; Fanout = 5; COMB Node = 'clocknew:m3|count1reg[0]~16'
        Info: 3: + IC(1.500 ns) + CELL(2.200 ns) = 15.500 ns; Loc. = LC7_A20; Fanout = 5; COMB Node = 'clocknew:m3|count2reg[0]~17'
        Info: 4: + IC(0.200 ns) + CELL(2.200 ns) = 17.900 ns; Loc. = LC1_A20; Fanout = 5; COMB Node = 'clocknew:m3|carryreg~8'
        Info: 5: + IC(1.500 ns) + CELL(2.200 ns) = 21.600 ns; Loc. = LC6_A19; Fanout = 17; COMB Node = 'clocknew:m3|carryreg~9'
        Info: 6: + IC(0.200 ns) + CELL(2.200 ns) = 24.000 ns; Loc. = LC8_A19; Fanout = 1; COMB Node = 'clocknew:m3|carryreg~7'
        Info: 7: + IC(0.200 ns) + CELL(2.000 ns) = 26.200 ns; Loc. = LC5_A19; Fanout = 1; REG Node = 'clocknew:m3|carryreg'
        Info: Total cell delay = 18.900 ns ( 72.14 % )
        Info: Total interconnect delay = 7.300 ns ( 27.86 % )
    Info: + Micro setup delay of destination is 1.400 ns
    Info: - Shortest clock path from clock "clk" to destination register is 10.400 ns
        Info: 1: + IC(0.000 ns) + CELL(1.400 ns) = 1.400 ns; Loc. = PIN_55; Fanout = 23; CLK Node = 'clk'
        Info: 2: + IC(2.200 ns) + CELL(0.700 ns) = 4.300 ns; Loc. = LC1_C23; Fanout = 26; REG Node = 'freq_div:m1|lpm_counter:divider_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[12]'
        Info: 3: + IC(6.100 ns) + CELL(0.000 ns) = 10.400 ns; Loc. = LC5_A19; Fanout = 1; REG Node = 'clocknew:m3|carryreg'
        Info: Total cell delay = 2.100 ns ( 20.19 % )
        Info: Total interconnect delay = 8.300 ns ( 79.81 % )
Info: tco from clock "clk" to destination pin "seg7_out[6]" through register "clocknew:m3|lpm_counter:count4reg_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3]" is 37.000 ns
    Info: + Longest clock path from clock "clk" to source register is 10.400 ns
        Info: 1: + IC(0.000 ns) + CELL(1.400 ns) = 1.400 ns; Loc. = PIN_55; Fanout = 23; CLK Node = 'clk'
        Info: 2: + IC(2.200 ns) + CELL(0.700 ns) = 4.300 ns; Loc. = LC1_C23; Fanout = 26; REG Node = 'freq_div:m1|lpm_counter:divider_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[12]'
        Info: 3: + IC(6.100 ns) + CELL(0.000 ns) = 10.400 ns; Loc. = LC4_A19; Fanout = 4; REG Node = 'clocknew:m3|lpm_counter:count4reg_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3]'
        Info: Total cell delay = 2.100 ns ( 20.19 % )
        Info: Total interconnect delay = 8.300 ns ( 79.81 % )
    Info: + Micro clock to output delay of source is 0.700 ns
    Info: + Longest register to pin delay is 25.900 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC4_A19; Fanout = 4; REG Node = 'clocknew:m3|lpm_counter:count4reg_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3]'
        Info: 2: + IC(1.900 ns) + CELL(2.300 ns) = 4.200 ns; Loc. = LC2_A27; Fanout = 1; COMB Node = 'count_out[3]~37'
        Info: 3: + IC(2.000 ns) + CELL(2.200 ns) = 8.400 ns; Loc. = LC8_A26; Fanout = 1; COMB Node = 'count_out[3]~38'
        Info: 4: + IC(0.200 ns) + CELL(2.200 ns) = 10.800 ns; Loc. = LC1_A26; Fanout = 7; COMB Node = 'count_out[3]~39'
        Info: 5: + IC(3.700 ns) + CELL(2.300 ns) = 16.800 ns; Loc. = LC7_E33; Fanout = 1; COMB Node = 'bcd_to_seg7_1:m4|WideOr0~0'
        Info: 6: + IC(2.800 ns) + CELL(6.300 ns) = 25.900 ns; Loc. = PIN_23; Fanout = 0; PIN Node = 'seg7_out[6]'
        Info: Total cell delay = 15.300 ns ( 59.07 % )
        Info: Total interconnect delay = 10.600 ns ( 40.93 % )
Info: th for register "clocknew:m3|count0reg[0]" (data pin = "enable", clock pin = "clk") is 0.500 ns
    Info: + Longest clock path from clock "clk" to destination register is 10.400 ns
        Info: 1: + IC(0.000 ns) + CELL(1.400 ns) = 1.400 ns; Loc. = PIN_55; Fanout = 23; CLK Node = 'clk'
        Info: 2: + IC(2.200 ns) + CELL(0.700 ns) = 4.300 ns; Loc. = LC1_C23; Fanout = 26; REG Node = 'freq_div:m1|lpm_counter:divider_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[12]'
        Info: 3: + IC(6.100 ns) + CELL(0.000 ns) = 10.400 ns; Loc. = LC4_A21; Fanout = 6; REG Node = 'clocknew:m3|count0reg[0]'
        Info: Total cell delay = 2.100 ns ( 20.19 % )
        Info: Total interconnect delay = 8.300 ns ( 79.81 % )
    Info: + Micro hold delay of destination is 1.700 ns
    Info: - Shortest pin to register delay is 11.600 ns
        Info: 1: + IC(0.000 ns) + CELL(5.900 ns) = 5.900 ns; Loc. = PIN_47; Fanout = 5; PIN Node = 'enable'
        Info: 2: + IC(3.700 ns) + CELL(2.000 ns) = 11.600 ns; Loc. = LC4_A21; Fanout = 6; REG Node = 'clocknew:m3|count0reg[0]'
        Info: Total cell delay = 7.900 ns ( 68.10 % )
        Info: Total interconnect delay = 3.700 ns ( 31.90 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 187 megabytes
    Info: Processing ended: Mon Jun 22 09:38:04 2020
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


