// Seed: 396130744
module module_0 (
    input tri1 id_0,
    output tri id_1,
    input uwire id_2,
    input wor id_3,
    output wor id_4,
    output wor id_5,
    input tri id_6,
    input wor id_7,
    input supply1 id_8,
    input wire id_9,
    input supply1 id_10,
    input wand id_11,
    input wire id_12,
    output uwire id_13
);
  assign id_5 = 1'b0;
  wire  id_15;
  logic id_16;
  ;
endmodule
module module_1 #(
    parameter id_7 = 32'd80
) (
    input wand id_0,
    input wire id_1,
    input wor id_2,
    input tri0 id_3,
    input supply1 id_4,
    output wire id_5,
    input wire id_6
    , id_9,
    input tri _id_7
);
  parameter id_10 = 1;
  parameter id_11 = id_10#(.id_10(id_10)) == id_10;
  logic [id_7 : -1 'b0] id_12;
  module_0 modCall_1 (
      id_0,
      id_5,
      id_1,
      id_6,
      id_5,
      id_5,
      id_6,
      id_6,
      id_0,
      id_4,
      id_1,
      id_6,
      id_4,
      id_5
  );
  assign modCall_1.id_12 = 0;
endmodule
