==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file './src/ultranet.cpp' ... 
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: ./src/ultranet.cpp:130:19
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: ./src/ultranet.cpp:130:33
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: ./src/ultranet.cpp:130:49
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: ./src/ultranet.cpp:162:19
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: ./src/ultranet.cpp:162:33
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: ./src/ultranet.cpp:162:49
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: ./src/ultranet.cpp:194:19
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: ./src/ultranet.cpp:194:33
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: ./src/ultranet.cpp:194:49
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: ./src/ultranet.cpp:226:19
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: ./src/ultranet.cpp:226:33
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: ./src/ultranet.cpp:226:49
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: ./src/ultranet.cpp:258:19
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: ./src/ultranet.cpp:258:33
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: ./src/ultranet.cpp:258:49
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: ./src/ultranet.cpp:277:19
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: ./src/ultranet.cpp:277:33
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: ./src/ultranet.cpp:277:49
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: ./src/ultranet.cpp:296:19
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: ./src/ultranet.cpp:296:33
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: ./src/ultranet.cpp:296:49
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: ./src/ultranet.cpp:315:19
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: ./src/ultranet.cpp:315:33
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: ./src/ultranet.cpp:315:49
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: ./src/ultranet.cpp:329:19
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: ./src/ultranet.cpp:329:33
WARNING: [HLS 200-471] Dataflow form checks found 26 issue(s) in file ./src/ultranet.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:01:36 ; elapsed = 00:01:39 . Memory (MB): peak = 955.816 ; gain = 526.004 ; free physical = 14377 ; free virtual = 52893
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:01:36 ; elapsed = 00:01:39 . Memory (MB): peak = 955.816 ; gain = 526.004 ; free physical = 14377 ; free virtual = 52893
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (./src/conv2d_DSPopt.hpp:274) in function 'void simd_MAC<4u, 4u, 11u, 4u, 4u>(ap_int<((FORWARD_REFERENCE) * (2)) + (FORWARD_REFERENCE)>*, ap_uint<(FORWARD_REFERENCE) + (FORWARD_REFERENCE)>*, ap_int<(FORWARD_REFERENCE) + (5)>&, ap_int<(FORWARD_REFERENCE) + (5)>&, ap_int<(FORWARD_REFERENCE) + (5)>&, ap_int<(FORWARD_REFERENCE) + (5)>&)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (./src/conv2d_DSPopt.hpp:78) in function 'void stream_out_data<3u, 10u, 20u, 64u, 4u, 4u, 4u, 32u>(hls::stream<ap_uint<((FORWARD_REFERENCE) * (FORWARD_REFERENCE)) * (2)> >&, ap_uint<((FORWARD_REFERENCE) * (FORWARD_REFERENCE)) * (2)> (*) [4][((((FORWARD_REFERENCE) / (2)) + (1)) * (FORWARD_REFERENCE)) / (FORWARD_REFERENCE)], bool, ap_int<12>, ap_uint<2>)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (./src/conv2d_DSPopt.hpp:78) in function 'void stream_out_data<3u, 20u, 40u, 64u, 4u, 8u, 8u, 16u>(hls::stream<ap_uint<((FORWARD_REFERENCE) * (FORWARD_REFERENCE)) * (2)> >&, ap_uint<((FORWARD_REFERENCE) * (FORWARD_REFERENCE)) * (2)> (*) [4][((((FORWARD_REFERENCE) / (2)) + (1)) * (FORWARD_REFERENCE)) / (FORWARD_REFERENCE)], bool, ap_int<12>, ap_uint<2>)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (./src/conv2d_DSPopt.hpp:78) in function 'void stream_out_data<3u, 80u, 160u, 16u, 4u, 16u, 16u, 8u>(hls::stream<ap_uint<((FORWARD_REFERENCE) * (FORWARD_REFERENCE)) * (2)> >&, ap_uint<((FORWARD_REFERENCE) * (FORWARD_REFERENCE)) * (2)> (*) [4][((((FORWARD_REFERENCE) / (2)) + (1)) * (FORWARD_REFERENCE)) / (FORWARD_REFERENCE)], bool, ap_int<12>, ap_uint<2>)' completely with a factor of 1.
INFO: [XFORM 203-603] Inlining function 'hls::Mat<360, 640, 4096>::init' into 'hls::Mat<360, 640, 4096>::Mat.1' (/opt/Xilinx/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:636).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<160, 320, 4096>::init' into 'hls::Mat<160, 320, 4096>::Mat.1' (/opt/Xilinx/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:636).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<360, 640, 4096>::write<ap_uint<8> >' into 'hls::Mat<360, 640, 4096>::operator<<<ap_uint<8> >' (/opt/Xilinx/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:618).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<360, 640, 4096>::operator<<<ap_uint<8> >' into 'stream_to_mat' (./src/ultranet.cpp:47).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<360, 640, 4096>::read' into 'hls::Mat<360, 640, 4096>::operator>>' (/opt/Xilinx/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:711).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<360, 640, 4096>::operator>>' into 'hls::Resize_opr_linear<4096, 360, 640, 160, 320>' (/opt/Xilinx/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:2405).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<160, 320, 4096>::write' into 'hls::Mat<160, 320, 4096>::operator<<' (/opt/Xilinx/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<160, 320, 4096>::operator<<' into 'hls::Resize_opr_linear<4096, 360, 640, 160, 320>' (/opt/Xilinx/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:2439).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<160, 320, 4096>::read' into 'hls::Mat<160, 320, 4096>::operator>><ap_uint<8> >' (/opt/Xilinx/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:611).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<160, 320, 4096>::operator>><ap_uint<8> >' into 'mat_to_stream' (./src/ultranet.cpp:60).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:02:16 ; elapsed = 00:02:19 . Memory (MB): peak = 1339.816 ; gain = 910.004 ; free physical = 13916 ; free virtual = 52457
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<26, 12, (ap_q_mode)5, (ap_o_mode)3>' into 'hls::sr_cast<unsigned char, ap_fixed<26, 12, (ap_q_mode)5, (ap_o_mode)3, 0> >' (/opt/Xilinx/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, ap_fixed<26, 12, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::Resize_opr_linear<4096, 360, 640, 160, 320>' (/opt/Xilinx/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:2437) automatically.
INFO: [XFORM 203-602] Inlining function 'stream_in_row_l0<320u, 8u>' into 'conv3padding_l0<3u, 160u, 320u, 3u, 8u, 1u>' (./src/conv2d_l0.hpp:87) automatically.
INFO: [XFORM 203-602] Inlining function 'simd_mac9_DSP2<8u, 8u, 20u>' into 'convDSPOpt_l0<160u, 320u, 16u, 16u, 8u, 8u, 26u, 4u>' (./src/conv2d_l0.hpp:203) automatically.
INFO: [XFORM 203-602] Inlining function 'bn_qurelu_fixed<26u, 4u, 15u, 32u, 8u, 8u, 8u>' into 'streamBnRelu_l0<160u, 320u, 16u, 26u, 4u, 15u, 32u, 8u, 8u, 8u, 16u>' (./src/conv2d_l0.hpp:259) automatically.
INFO: [XFORM 203-602] Inlining function 'max2_PE<4u, 16u>' into 'max_pool2x2<160u, 320u, 16u, 4u, 16u>' (./src/pool_reord.hpp:42) automatically.
INFO: [XFORM 203-602] Inlining function 'pack_input_data<4u, 16u, 11u>' into 'convDSPOpt<3u, 4u, 16u, 4u, 160u, 80u, 32u, 4u, 3u, 16u, 14u, 23u, 16u, 4u, 4u, 8u>' (./src/conv2d_DSPopt.hpp:417) automatically.
INFO: [XFORM 203-602] Inlining function 'decode_weight_data<4u, 16u, 11u>' into 'convDSPOpt<3u, 4u, 16u, 4u, 160u, 80u, 32u, 4u, 3u, 16u, 14u, 23u, 16u, 4u, 4u, 8u>' (./src/conv2d_DSPopt.hpp:419) automatically.
INFO: [XFORM 203-602] Inlining function 'bn_qurelu_fixed<16u, 4u, 14u, 23u, 4u, 4u, 8u>' into 'convDSPOpt<3u, 4u, 16u, 4u, 160u, 80u, 32u, 4u, 3u, 16u, 14u, 23u, 16u, 4u, 4u, 8u>' (./src/conv2d_DSPopt.hpp:471) automatically.
INFO: [XFORM 203-602] Inlining function 'max2_PE<4u, 4u>' into 'max_pool2x2<80u, 160u, 32u, 4u, 4u>' (./src/pool_reord.hpp:42) automatically.
INFO: [XFORM 203-602] Inlining function 'pack_input_data<4u, 8u, 11u>' into 'convDSPOpt<3u, 4u, 32u, 4u, 80u, 40u, 64u, 4u, 3u, 17u, 13u, 21u, 8u, 4u, 8u, 8u>' (./src/conv2d_DSPopt.hpp:417) automatically.
INFO: [XFORM 203-602] Inlining function 'decode_weight_data<4u, 8u, 11u>' into 'convDSPOpt<3u, 4u, 32u, 4u, 80u, 40u, 64u, 4u, 3u, 17u, 13u, 21u, 8u, 4u, 8u, 8u>' (./src/conv2d_DSPopt.hpp:419) automatically.
INFO: [XFORM 203-602] Inlining function 'bn_qurelu_fixed<17u, 4u, 13u, 21u, 4u, 4u, 8u>' into 'convDSPOpt<3u, 4u, 32u, 4u, 80u, 40u, 64u, 4u, 3u, 17u, 13u, 21u, 8u, 4u, 8u, 8u>' (./src/conv2d_DSPopt.hpp:471) automatically.
INFO: [XFORM 203-602] Inlining function 'max2_PE<4u, 8u>' into 'max_pool2x2<40u, 80u, 64u, 4u, 8u>' (./src/pool_reord.hpp:42) automatically.
INFO: [XFORM 203-602] Inlining function 'pack_input_data<4u, 8u, 11u>' into 'convDSPOpt<3u, 4u, 64u, 4u, 40u, 20u, 64u, 4u, 3u, 18u, 11u, 20u, 8u, 4u, 4u, 8u>' (./src/conv2d_DSPopt.hpp:417) automatically.
INFO: [XFORM 203-602] Inlining function 'decode_weight_data<4u, 8u, 11u>.1' into 'convDSPOpt<3u, 4u, 64u, 4u, 40u, 20u, 64u, 4u, 3u, 18u, 11u, 20u, 8u, 4u, 4u, 8u>' (./src/conv2d_DSPopt.hpp:419) automatically.
INFO: [XFORM 203-602] Inlining function 'bn_qurelu_fixed<18u, 4u, 11u, 20u, 4u, 4u, 8u>' into 'convDSPOpt<3u, 4u, 64u, 4u, 40u, 20u, 64u, 4u, 3u, 18u, 11u, 20u, 8u, 4u, 4u, 8u>' (./src/conv2d_DSPopt.hpp:471) automatically.
INFO: [XFORM 203-602] Inlining function 'max2_PE<4u, 4u>' into 'max_pool2x2<20u, 40u, 64u, 4u, 4u>' (./src/pool_reord.hpp:42) automatically.
INFO: [XFORM 203-602] Inlining function 'pack_input_data<4u, 4u, 11u>' into 'convDSPOpt<3u, 4u, 64u, 4u, 20u, 10u, 64u, 4u, 3u, 18u, 12u, 20u, 4u, 4u, 2u, 8u>' (./src/conv2d_DSPopt.hpp:417) automatically.
INFO: [XFORM 203-602] Inlining function 'decode_weight_data<4u, 4u, 11u>' into 'convDSPOpt<3u, 4u, 64u, 4u, 20u, 10u, 64u, 4u, 3u, 18u, 12u, 20u, 4u, 4u, 2u, 8u>' (./src/conv2d_DSPopt.hpp:419) automatically.
INFO: [XFORM 203-602] Inlining function 'simd_MAC<4u, 4u, 11u, 4u, 4u>' into 'convDSPOpt<3u, 4u, 64u, 4u, 20u, 10u, 64u, 4u, 3u, 18u, 12u, 20u, 4u, 4u, 2u, 8u>' (./src/conv2d_DSPopt.hpp:436) automatically.
INFO: [XFORM 203-602] Inlining function 'bn_qurelu_fixed<18u, 4u, 12u, 20u, 4u, 4u, 8u>' into 'convDSPOpt<3u, 4u, 64u, 4u, 20u, 10u, 64u, 4u, 3u, 18u, 12u, 20u, 4u, 4u, 2u, 8u>' (./src/conv2d_DSPopt.hpp:471) automatically.
INFO: [XFORM 203-602] Inlining function 'pack_input_data<4u, 4u, 11u>' into 'convDSPOpt<3u, 4u, 64u, 4u, 20u, 10u, 64u, 4u, 3u, 18u, 11u, 21u, 4u, 4u, 2u, 8u>' (./src/conv2d_DSPopt.hpp:417) automatically.
INFO: [XFORM 203-602] Inlining function 'decode_weight_data<4u, 4u, 11u>' into 'convDSPOpt<3u, 4u, 64u, 4u, 20u, 10u, 64u, 4u, 3u, 18u, 11u, 21u, 4u, 4u, 2u, 8u>' (./src/conv2d_DSPopt.hpp:419) automatically.
INFO: [XFORM 203-602] Inlining function 'simd_MAC<4u, 4u, 11u, 4u, 4u>' into 'convDSPOpt<3u, 4u, 64u, 4u, 20u, 10u, 64u, 4u, 3u, 18u, 11u, 21u, 4u, 4u, 2u, 8u>' (./src/conv2d_DSPopt.hpp:436) automatically.
INFO: [XFORM 203-602] Inlining function 'bn_qurelu_fixed<18u, 4u, 11u, 21u, 4u, 4u, 8u>' into 'convDSPOpt<3u, 4u, 64u, 4u, 20u, 10u, 64u, 4u, 3u, 18u, 11u, 21u, 4u, 4u, 2u, 8u>' (./src/conv2d_DSPopt.hpp:471) automatically.
INFO: [XFORM 203-602] Inlining function 'pack_input_data<4u, 4u, 11u>' into 'convDSPOpt<3u, 4u, 64u, 4u, 20u, 10u, 64u, 4u, 3u, 18u, 13u, 22u, 4u, 4u, 2u, 8u>' (./src/conv2d_DSPopt.hpp:417) automatically.
INFO: [XFORM 203-602] Inlining function 'decode_weight_data<4u, 4u, 11u>' into 'convDSPOpt<3u, 4u, 64u, 4u, 20u, 10u, 64u, 4u, 3u, 18u, 13u, 22u, 4u, 4u, 2u, 8u>' (./src/conv2d_DSPopt.hpp:419) automatically.
INFO: [XFORM 203-602] Inlining function 'simd_MAC<4u, 4u, 11u, 4u, 4u>' into 'convDSPOpt<3u, 4u, 64u, 4u, 20u, 10u, 64u, 4u, 3u, 18u, 13u, 22u, 4u, 4u, 2u, 8u>' (./src/conv2d_DSPopt.hpp:436) automatically.
INFO: [XFORM 203-602] Inlining function 'bn_qurelu_fixed<18u, 4u, 13u, 22u, 4u, 4u, 8u>' into 'convDSPOpt<3u, 4u, 64u, 4u, 20u, 10u, 64u, 4u, 3u, 18u, 13u, 22u, 4u, 4u, 2u, 8u>' (./src/conv2d_DSPopt.hpp:471) automatically.
WARNING: [SYNCHK 200-23] ./src/ultranet.cpp:45: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:02:18 ; elapsed = 00:02:21 . Memory (MB): peak = 1339.816 ; gain = 910.004 ; free physical = 13905 ; free virtual = 52456
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'raw_img.data_stream.V' (./src/ultranet.cpp:72).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'resize_img.data_stream.V' (./src/ultranet.cpp:74).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (./src/ultranet.cpp:39) in function 'stream_to_mat' for pipelining.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (./src/pool_reord.hpp:36) in function 'max_pool2x2<160u, 320u, 16u, 4u, 16u>' automatically.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'max2_PE<4u, 8u>' (./src/pool_reord.hpp:15:27).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'max2_PE<4u, 4u>' (./src/pool_reord.hpp:15:27).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'max2_PE<4u, 16u>' (./src/pool_reord.hpp:15:27).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (./src/ultranet.cpp:57) in function 'mat_to_stream' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-3.1' (/opt/Xilinx/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:2314) in function 'hls::Resize_opr_linear<4096, 360, 640, 160, 320>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1.1' (./src/conv1x1DSP2.hpp:216) in function 'conv1x1DSP2<10u, 20u, 36u, 4u, 64u, 8u, 13u, 32u, 4u, 2u>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (./src/conv1x1DSP2.hpp:58) in function 'streamOutOneRowTwoPix<10u, 20u, 64u, 4u, 2u, 4u, 18u>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1.1' (./src/conv2d_DSPopt.hpp:410) in function 'convDSPOpt<3u, 4u, 64u, 4u, 20u, 10u, 64u, 4u, 3u, 18u, 13u, 22u, 4u, 4u, 2u, 8u>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1.1' (./src/conv2d_DSPopt.hpp:410) in function 'convDSPOpt<3u, 4u, 64u, 4u, 20u, 10u, 64u, 4u, 3u, 18u, 11u, 21u, 4u, 4u, 2u, 8u>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (./src/conv2d_DSPopt.hpp:66) in function 'stream_out_data<3u, 10u, 20u, 64u, 4u, 2u, 4u, 32u>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1.1' (./src/conv2d_DSPopt.hpp:410) in function 'convDSPOpt<3u, 4u, 64u, 4u, 20u, 10u, 64u, 4u, 3u, 18u, 12u, 20u, 4u, 4u, 2u, 8u>' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'pack_input_data<4u, 4u, 11u>' (./src/conv2d_DSPopt.hpp:183:28).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (./src/conv2d_DSPopt.hpp:66) in function 'stream_out_data<3u, 10u, 20u, 64u, 4u, 4u, 4u, 32u>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1.1' (./src/conv2d_DSPopt.hpp:410) in function 'convDSPOpt<3u, 4u, 64u, 4u, 40u, 20u, 64u, 4u, 3u, 18u, 11u, 20u, 8u, 4u, 4u, 8u>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (./src/conv2d_DSPopt.hpp:66) in function 'stream_out_data<3u, 20u, 40u, 64u, 4u, 8u, 8u, 16u>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1.1' (./src/conv2d_DSPopt.hpp:410) in function 'convDSPOpt<3u, 4u, 32u, 4u, 80u, 40u, 64u, 4u, 3u, 17u, 13u, 21u, 8u, 4u, 8u, 8u>' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'pack_input_data<4u, 8u, 11u>' (./src/conv2d_DSPopt.hpp:183:28).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (./src/conv2d_DSPopt.hpp:66) in function 'stream_out_data<3u, 40u, 80u, 32u, 4u, 4u, 8u, 8u>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1.1' (./src/conv2d_DSPopt.hpp:410) in function 'convDSPOpt<3u, 4u, 16u, 4u, 160u, 80u, 32u, 4u, 3u, 16u, 14u, 23u, 16u, 4u, 4u, 8u>' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'pack_input_data<4u, 16u, 11u>' (./src/conv2d_DSPopt.hpp:183:28).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (./src/conv2d_DSPopt.hpp:66) in function 'stream_out_data<3u, 80u, 160u, 16u, 4u, 16u, 16u, 8u>' for pipelining.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (./src/conv2d_DSPopt.hpp:28) in function 'stream_in_row<160u, 16u, 4u, 16u, 16u>' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (./src/conv2d_l0.hpp:245) in function 'streamBnRelu_l0<160u, 320u, 16u, 26u, 4u, 15u, 32u, 8u, 8u, 8u, 16u>' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (./src/conv2d_l0.hpp:246) in function 'streamBnRelu_l0<160u, 320u, 16u, 26u, 4u, 15u, 32u, 8u, 8u, 8u, 16u>' for pipelining.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (./src/conv2d_l0.hpp:177) in function 'convDSPOpt_l0<160u, 320u, 16u, 16u, 8u, 8u, 26u, 4u>' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1.1' (./src/conv2d_l0.hpp:179) in function 'convDSPOpt_l0<160u, 320u, 16u, 16u, 8u, 8u, 26u, 4u>' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'loadInReg9<8u>' (./src/conv2d_l0.hpp:146:30).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (./src/conv2d_l0.hpp:46) in function 'stream_out_data_l0<160u, 320u, 8u, 1u>' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'simd_mac_DSP2<4u, 8u, 14u, 4u>' (./src/conv1x1DSP2.hpp:170:29).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'simd_MAC<4u, 4u, 11u, 4u, 4u>' (./src/conv2d_DSPopt.hpp:263:36).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'decode_weight_data<4u, 4u, 11u>' (./src/conv2d_DSPopt.hpp:209:28).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'simd_MAC<4u, 4u, 11u, 8u, 4u>' (./src/conv2d_DSPopt.hpp:263:36).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'simd_MAC<4u, 4u, 11u, 8u, 4u>.1' (./src/conv2d_DSPopt.hpp:263:36).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'decode_weight_data<4u, 8u, 11u>' (./src/conv2d_DSPopt.hpp:209:28).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'decode_weight_data<4u, 8u, 11u>.1' (./src/conv2d_DSPopt.hpp:209:28).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'simd_MAC<4u, 4u, 11u, 16u, 4u>' (./src/conv2d_DSPopt.hpp:263:36).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'decode_weight_data<4u, 16u, 11u>' (./src/conv2d_DSPopt.hpp:209:28).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'simd_mac9_DSP2<8u, 8u, 20u>' (./src/conv2d_l0.hpp:102:26).
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (./src/ultranet.cpp:43) in function 'stream_to_mat' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (/opt/Xilinx/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:600) in function 'stream_to_mat' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (./src/pool_reord.hpp:36) in function 'max_pool2x2<160u, 320u, 16u, 4u, 16u>' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (./src/pool_reord.hpp:15) in function 'max2_PE<4u, 8u>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (./src/pool_reord.hpp:15) in function 'max2_PE<4u, 4u>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (./src/pool_reord.hpp:15) in function 'max2_PE<4u, 16u>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (/opt/Xilinx/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:677) in function 'mat_to_stream' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (/opt/Xilinx/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:213) in function 'mat_to_stream' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.3' (./src/ultranet.cpp:62) in function 'mat_to_stream' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.1' (/opt/Xilinx/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:2394) in function 'hls::Resize_opr_linear<4096, 360, 640, 160, 320>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.2' (/opt/Xilinx/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::Resize_opr_linear<4096, 360, 640, 160, 320>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.3' (/opt/Xilinx/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:2418) in function 'hls::Resize_opr_linear<4096, 360, 640, 160, 320>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.4' (/opt/Xilinx/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:2428) in function 'hls::Resize_opr_linear<4096, 360, 640, 160, 320>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.5' (/opt/Xilinx/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::Resize_opr_linear<4096, 360, 640, 160, 320>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (./src/conv1x1DSP2.hpp:219) in function 'conv1x1DSP2<10u, 20u, 36u, 4u, 64u, 8u, 13u, 32u, 4u, 2u>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.2' (./src/conv1x1DSP2.hpp:222) in function 'conv1x1DSP2<10u, 20u, 36u, 4u, 64u, 8u, 13u, 32u, 4u, 2u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.2.1' (./src/conv1x1DSP2.hpp:223) in function 'conv1x1DSP2<10u, 20u, 36u, 4u, 64u, 8u, 13u, 32u, 4u, 2u>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.3' (./src/conv1x1DSP2.hpp:230) in function 'conv1x1DSP2<10u, 20u, 36u, 4u, 64u, 8u, 13u, 32u, 4u, 2u>' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.4' (./src/conv1x1DSP2.hpp:245) in function 'conv1x1DSP2<10u, 20u, 36u, 4u, 64u, 8u, 13u, 32u, 4u, 2u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (./src/conv1x1DSP2.hpp:65) in function 'streamOutOneRowTwoPix<10u, 20u, 64u, 4u, 2u, 4u, 18u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.2' (./src/conv1x1DSP2.hpp:70) in function 'streamOutOneRowTwoPix<10u, 20u, 64u, 4u, 2u, 4u, 18u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (./src/conv2d_DSPopt.hpp:418) in function 'convDSPOpt<3u, 4u, 64u, 4u, 20u, 10u, 64u, 4u, 3u, 18u, 13u, 22u, 4u, 4u, 2u, 8u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.2' (./src/conv2d_DSPopt.hpp:423) in function 'convDSPOpt<3u, 4u, 64u, 4u, 20u, 10u, 64u, 4u, 3u, 18u, 13u, 22u, 4u, 4u, 2u, 8u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.3' (./src/conv2d_DSPopt.hpp:467) in function 'convDSPOpt<3u, 4u, 64u, 4u, 20u, 10u, 64u, 4u, 3u, 18u, 13u, 22u, 4u, 4u, 2u, 8u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (./src/conv2d_DSPopt.hpp:418) in function 'convDSPOpt<3u, 4u, 64u, 4u, 20u, 10u, 64u, 4u, 3u, 18u, 11u, 21u, 4u, 4u, 2u, 8u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.2' (./src/conv2d_DSPopt.hpp:423) in function 'convDSPOpt<3u, 4u, 64u, 4u, 20u, 10u, 64u, 4u, 3u, 18u, 11u, 21u, 4u, 4u, 2u, 8u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.3' (./src/conv2d_DSPopt.hpp:467) in function 'convDSPOpt<3u, 4u, 64u, 4u, 20u, 10u, 64u, 4u, 3u, 18u, 11u, 21u, 4u, 4u, 2u, 8u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (./src/conv2d_DSPopt.hpp:78) in function 'stream_out_data<3u, 10u, 20u, 64u, 4u, 2u, 4u, 32u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (./src/conv2d_DSPopt.hpp:87) in function 'stream_out_data<3u, 10u, 20u, 64u, 4u, 2u, 4u, 32u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (./src/conv2d_DSPopt.hpp:418) in function 'convDSPOpt<3u, 4u, 64u, 4u, 20u, 10u, 64u, 4u, 3u, 18u, 12u, 20u, 4u, 4u, 2u, 8u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.2' (./src/conv2d_DSPopt.hpp:423) in function 'convDSPOpt<3u, 4u, 64u, 4u, 20u, 10u, 64u, 4u, 3u, 18u, 12u, 20u, 4u, 4u, 2u, 8u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.3' (./src/conv2d_DSPopt.hpp:467) in function 'convDSPOpt<3u, 4u, 64u, 4u, 20u, 10u, 64u, 4u, 3u, 18u, 12u, 20u, 4u, 4u, 2u, 8u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (./src/conv2d_DSPopt.hpp:185) in function 'pack_input_data<4u, 4u, 11u>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (./src/conv2d_DSPopt.hpp:87) in function 'stream_out_data<3u, 10u, 20u, 64u, 4u, 4u, 4u, 32u>' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (./src/conv2d_DSPopt.hpp:418) in function 'convDSPOpt<3u, 4u, 64u, 4u, 40u, 20u, 64u, 4u, 3u, 18u, 11u, 20u, 8u, 4u, 4u, 8u>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.2' (./src/conv2d_DSPopt.hpp:423) in function 'convDSPOpt<3u, 4u, 64u, 4u, 40u, 20u, 64u, 4u, 3u, 18u, 11u, 20u, 8u, 4u, 4u, 8u>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.3' (./src/conv2d_DSPopt.hpp:467) in function 'convDSPOpt<3u, 4u, 64u, 4u, 40u, 20u, 64u, 4u, 3u, 18u, 11u, 20u, 8u, 4u, 4u, 8u>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (./src/conv2d_DSPopt.hpp:87) in function 'stream_out_data<3u, 20u, 40u, 64u, 4u, 8u, 8u, 16u>' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (./src/conv2d_DSPopt.hpp:418) in function 'convDSPOpt<3u, 4u, 32u, 4u, 80u, 40u, 64u, 4u, 3u, 17u, 13u, 21u, 8u, 4u, 8u, 8u>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.2' (./src/conv2d_DSPopt.hpp:423) in function 'convDSPOpt<3u, 4u, 32u, 4u, 80u, 40u, 64u, 4u, 3u, 17u, 13u, 21u, 8u, 4u, 8u, 8u>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.3' (./src/conv2d_DSPopt.hpp:467) in function 'convDSPOpt<3u, 4u, 32u, 4u, 80u, 40u, 64u, 4u, 3u, 17u, 13u, 21u, 8u, 4u, 8u, 8u>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (./src/conv2d_DSPopt.hpp:185) in function 'pack_input_data<4u, 8u, 11u>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (./src/conv2d_DSPopt.hpp:78) in function 'stream_out_data<3u, 40u, 80u, 32u, 4u, 4u, 8u, 8u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (./src/conv2d_DSPopt.hpp:87) in function 'stream_out_data<3u, 40u, 80u, 32u, 4u, 4u, 8u, 8u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (./src/conv2d_DSPopt.hpp:418) in function 'convDSPOpt<3u, 4u, 16u, 4u, 160u, 80u, 32u, 4u, 3u, 16u, 14u, 23u, 16u, 4u, 4u, 8u>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.2' (./src/conv2d_DSPopt.hpp:423) in function 'convDSPOpt<3u, 4u, 16u, 4u, 160u, 80u, 32u, 4u, 3u, 16u, 14u, 23u, 16u, 4u, 4u, 8u>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.3' (./src/conv2d_DSPopt.hpp:467) in function 'convDSPOpt<3u, 4u, 16u, 4u, 160u, 80u, 32u, 4u, 3u, 16u, 14u, 23u, 16u, 4u, 4u, 8u>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (./src/conv2d_DSPopt.hpp:185) in function 'pack_input_data<4u, 16u, 11u>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (./src/conv2d_DSPopt.hpp:87) in function 'stream_out_data<3u, 80u, 160u, 16u, 4u, 16u, 16u, 8u>' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (./src/conv2d_DSPopt.hpp:28) in function 'stream_in_row<160u, 16u, 4u, 16u, 16u>' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (./src/conv2d_l0.hpp:245) in function 'streamBnRelu_l0<160u, 320u, 16u, 26u, 4u, 15u, 32u, 8u, 8u, 8u, 16u>' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (./src/conv2d_l0.hpp:254) in function 'streamBnRelu_l0<160u, 320u, 16u, 26u, 4u, 15u, 32u, 8u, 8u, 8u, 16u>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.2' (./src/conv2d_l0.hpp:257) in function 'streamBnRelu_l0<160u, 320u, 16u, 26u, 4u, 15u, 32u, 8u, 8u, 8u, 16u>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.3' (./src/conv2d_l0.hpp:264) in function 'streamBnRelu_l0<160u, 320u, 16u, 26u, 4u, 15u, 32u, 8u, 8u, 8u, 16u>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.4' (./src/conv2d_l0.hpp:267) in function 'streamBnRelu_l0<160u, 320u, 16u, 26u, 4u, 15u, 32u, 8u, 8u, 8u, 16u>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (./src/conv2d_l0.hpp:177) in function 'convDSPOpt_l0<160u, 320u, 16u, 16u, 8u, 8u, 26u, 4u>' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (./src/conv2d_l0.hpp:191) in function 'convDSPOpt_l0<160u, 320u, 16u, 16u, 8u, 8u, 26u, 4u>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1.1' (./src/conv2d_l0.hpp:192) in function 'convDSPOpt_l0<160u, 320u, 16u, 16u, 8u, 8u, 26u, 4u>' completely with a factor of 9.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.2' (./src/conv2d_l0.hpp:200) in function 'convDSPOpt_l0<160u, 320u, 16u, 16u, 8u, 8u, 26u, 4u>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.3' (./src/conv2d_l0.hpp:222) in function 'convDSPOpt_l0<160u, 320u, 16u, 16u, 8u, 8u, 26u, 4u>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (./src/conv2d_l0.hpp:150) in function 'loadInReg9<8u>' completely with a factor of 9.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (./src/conv2d_l0.hpp:50) in function 'stream_out_data_l0<160u, 320u, 8u, 1u>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (./src/conv1x1DSP2.hpp:178) in function 'simd_mac_DSP2<4u, 8u, 14u, 4u>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (./src/conv2d_DSPopt.hpp:277) in function 'simd_MAC<4u, 4u, 11u, 4u, 4u>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (./src/conv2d_DSPopt.hpp:212) in function 'decode_weight_data<4u, 4u, 11u>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (./src/conv2d_DSPopt.hpp:274) in function 'simd_MAC<4u, 4u, 11u, 8u, 4u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (./src/conv2d_DSPopt.hpp:277) in function 'simd_MAC<4u, 4u, 11u, 8u, 4u>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (./src/conv2d_DSPopt.hpp:274) in function 'simd_MAC<4u, 4u, 11u, 8u, 4u>.1' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (./src/conv2d_DSPopt.hpp:277) in function 'simd_MAC<4u, 4u, 11u, 8u, 4u>.1' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (./src/conv2d_DSPopt.hpp:212) in function 'decode_weight_data<4u, 8u, 11u>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (./src/conv2d_DSPopt.hpp:212) in function 'decode_weight_data<4u, 8u, 11u>.1' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (./src/conv2d_DSPopt.hpp:274) in function 'simd_MAC<4u, 4u, 11u, 16u, 4u>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (./src/conv2d_DSPopt.hpp:277) in function 'simd_MAC<4u, 4u, 11u, 16u, 4u>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (./src/conv2d_DSPopt.hpp:212) in function 'decode_weight_data<4u, 16u, 11u>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (./src/conv2d_l0.hpp:130) in function 'simd_mac9_DSP2<8u, 8u, 20u>' completely with a factor of 9.
INFO: [XFORM 203-102] Partitioning array 's.val.V.assign' (/opt/Xilinx/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:591) automatically.
INFO: [XFORM 203-102] Partitioning array 's.val.assign.1' (/opt/Xilinx/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'raw_img.data_stream.V' (./src/ultranet.cpp:72) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'resize_img.data_stream.V' (./src/ultranet.cpp:74) .
INFO: [XFORM 203-101] Partitioning array 'conv_0_w_new.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_0_inc_new.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_0_bias_new.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_1_w_new.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_1_inc_new.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_1_bias_new.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_2_w_new.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_2_inc_new.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_2_bias_new.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_3_w_new.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_3_inc_new.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_3_bias_new.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_4_w_new.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_4_inc_new.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_4_bias_new.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_5_w_new.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_5_inc_new.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_5_bias_new.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_6_w_new.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_6_inc_new.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_6_bias_new.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_7_w_new.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_7_inc_new.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_7_bias_new.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_8_w_new.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_8_bias_new.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val.V' (./src/ultranet.cpp:41) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val.V' (./src/ultranet.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (/opt/Xilinx/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'k_buf.val.val' (/opt/Xilinx/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:2285) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'win.val.val' (/opt/Xilinx/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:2286) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 's.val' (/opt/Xilinx/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:2295) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'd.val' (/opt/Xilinx/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:2295) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (/opt/Xilinx/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'row_buffer.V' (./src/conv2d_l0.hpp:78) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'row_buffer.V' (./src/conv2d_DSPopt.hpp:119) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'row_buffer.V' (./src/conv2d_DSPopt.hpp:119) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'row_buffer.V' (./src/conv2d_DSPopt.hpp:119) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'row_buffer.V' (./src/conv2d_DSPopt.hpp:119) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'row_buffer.V' (./src/conv2d_DSPopt.hpp:119) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'row_buffer.V' (./src/conv1x1DSP2.hpp:88) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'wvec.V' (./src/conv1x1DSP2.hpp:203) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ivec.V' (./src/conv1x1DSP2.hpp:207) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'outPartialArr.V' (./src/conv1x1DSP2.hpp:210) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buffer_data.V' (./src/conv1x1DSP2.hpp:61) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'wpacks.V' (./src/conv2d_DSPopt.hpp:389) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ipack.V' (./src/conv2d_DSPopt.hpp:393) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'firPartialRes0.V' (./src/conv2d_DSPopt.hpp:397) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'firPartialRes1.V' (./src/conv2d_DSPopt.hpp:399) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'outPartialArr0.V' (./src/conv2d_DSPopt.hpp:402) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'outPartialArr1.V' (./src/conv2d_DSPopt.hpp:404) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'wpacks.V' (./src/conv2d_DSPopt.hpp:389) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ipack.V' (./src/conv2d_DSPopt.hpp:393) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'firPartialRes0.V' (./src/conv2d_DSPopt.hpp:397) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'firPartialRes1.V' (./src/conv2d_DSPopt.hpp:399) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'outPartialArr0.V' (./src/conv2d_DSPopt.hpp:402) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'outPartialArr1.V' (./src/conv2d_DSPopt.hpp:404) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'row_buffer.V' (./src/conv2d_DSPopt.hpp:119) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'row_buffer.V' (./src/conv2d_DSPopt.hpp:119) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buffer_data.V' (./src/conv2d_DSPopt.hpp:75) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'wpacks.V' (./src/conv2d_DSPopt.hpp:389) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ipack.V' (./src/conv2d_DSPopt.hpp:393) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'firPartialRes0.V' (./src/conv2d_DSPopt.hpp:397) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'firPartialRes1.V' (./src/conv2d_DSPopt.hpp:399) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'outPartialArr0.V' (./src/conv2d_DSPopt.hpp:402) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'outPartialArr1.V' (./src/conv2d_DSPopt.hpp:404) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ipack.V' (./src/conv2d_DSPopt.hpp:393) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buffer_data.V' (./src/conv2d_DSPopt.hpp:75) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'wpacks.V' (./src/conv2d_DSPopt.hpp:389) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ipack.V' (./src/conv2d_DSPopt.hpp:393) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'firPartialRes0.V' (./src/conv2d_DSPopt.hpp:397) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'firPartialRes1.V' (./src/conv2d_DSPopt.hpp:399) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'outPartialArr0.V' (./src/conv2d_DSPopt.hpp:402) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'outPartialArr1.V' (./src/conv2d_DSPopt.hpp:404) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buffer_data.V' (./src/conv2d_DSPopt.hpp:75) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'wpacks.V' (./src/conv2d_DSPopt.hpp:389) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ipack.V' (./src/conv2d_DSPopt.hpp:393) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'firPartialRes0.V' (./src/conv2d_DSPopt.hpp:397) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'firPartialRes1.V' (./src/conv2d_DSPopt.hpp:399) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'outPartialArr0.V' (./src/conv2d_DSPopt.hpp:402) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'outPartialArr1.V' (./src/conv2d_DSPopt.hpp:404) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buffer_data.V' (./src/conv2d_DSPopt.hpp:75) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'wpacks.V' (./src/conv2d_DSPopt.hpp:389) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ipack.V' (./src/conv2d_DSPopt.hpp:393) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'firPartialRes0.V' (./src/conv2d_DSPopt.hpp:397) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'firPartialRes1.V' (./src/conv2d_DSPopt.hpp:399) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'outPartialArr0.V' (./src/conv2d_DSPopt.hpp:402) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'outPartialArr1.V' (./src/conv2d_DSPopt.hpp:404) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buffer_data.V' (./src/conv2d_DSPopt.hpp:75) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'invec.V' (./src/conv2d_l0.hpp:251) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'outPartialArr.V' (./src/conv2d_l0.hpp:173) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ivec.V' (./src/conv2d_l0.hpp:182) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'wvec.V' (./src/conv2d_l0.hpp:184) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data.V' (./src/conv2d_l0.hpp:48) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'wpacks.V' (./src/conv2d_DSPopt.hpp:389) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'firPartialRes0.V' (./src/conv2d_DSPopt.hpp:397) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'firPartialRes1.V' (./src/conv2d_DSPopt.hpp:399) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'outPartialArr0.V' (./src/conv2d_DSPopt.hpp:402) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'outPartialArr1.V' (./src/conv2d_DSPopt.hpp:404) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'raw_img.data_stream.V' (./src/ultranet.cpp:72) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'resize_img.data_stream.V' (./src/ultranet.cpp:74) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_0_w_new.V'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'k_buf.val.val' (/opt/Xilinx/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:2285) in dimension 3 completely.
INFO: [XFORM 203-101] Partitioning array 'win.val.val' (/opt/Xilinx/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:2286) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'wvec.V' (./src/conv1x1DSP2.hpp:203) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'wpacks.V' (./src/conv2d_DSPopt.hpp:389) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'wpacks.V' (./src/conv2d_DSPopt.hpp:389) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'wpacks.V' (./src/conv2d_DSPopt.hpp:389) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'wpacks.V' (./src/conv2d_DSPopt.hpp:389) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'wpacks.V' (./src/conv2d_DSPopt.hpp:389) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'wpacks.V' (./src/conv2d_DSPopt.hpp:389) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'wvec.V' (./src/conv2d_l0.hpp:184) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'wpacks.V' (./src/conv2d_DSPopt.hpp:389) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'win.val.val' (/opt/Xilinx/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:2286) in dimension 3 completely.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<26, 12, (ap_q_mode)5, (ap_o_mode)3>' into 'hls::sr_cast<unsigned char, ap_fixed<26, 12, (ap_q_mode)5, (ap_o_mode)3, 0> >' (/opt/Xilinx/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'pack_input_data<4u, 16u, 11u>' into 'convDSPOpt<3u, 4u, 16u, 4u, 160u, 80u, 32u, 4u, 3u, 16u, 14u, 23u, 16u, 4u, 4u, 8u>' (./src/conv2d_DSPopt.hpp:417) automatically.
INFO: [XFORM 203-602] Inlining function 'max2_PE<4u, 4u>' into 'max_pool2x2<80u, 160u, 32u, 4u, 4u>' (./src/pool_reord.hpp:42) automatically.
INFO: [XFORM 203-602] Inlining function 'pack_input_data<4u, 8u, 11u>' into 'convDSPOpt<3u, 4u, 32u, 4u, 80u, 40u, 64u, 4u, 3u, 17u, 13u, 21u, 8u, 4u, 8u, 8u>' (./src/conv2d_DSPopt.hpp:417) automatically.
INFO: [XFORM 203-602] Inlining function 'max2_PE<4u, 8u>' into 'max_pool2x2<40u, 80u, 64u, 4u, 8u>' (./src/pool_reord.hpp:42) automatically.
INFO: [XFORM 203-602] Inlining function 'pack_input_data<4u, 8u, 11u>' into 'convDSPOpt<3u, 4u, 64u, 4u, 40u, 20u, 64u, 4u, 3u, 18u, 11u, 20u, 8u, 4u, 4u, 8u>' (./src/conv2d_DSPopt.hpp:417) automatically.
INFO: [XFORM 203-602] Inlining function 'max2_PE<4u, 4u>' into 'max_pool2x2<20u, 40u, 64u, 4u, 4u>' (./src/pool_reord.hpp:42) automatically.
INFO: [XFORM 203-602] Inlining function 'pack_input_data<4u, 4u, 11u>' into 'convDSPOpt<3u, 4u, 64u, 4u, 20u, 10u, 64u, 4u, 3u, 18u, 12u, 20u, 4u, 4u, 2u, 8u>525' (./src/conv2d_DSPopt.hpp:417) automatically.
INFO: [XFORM 203-602] Inlining function 'decode_weight_data<4u, 4u, 11u>' into 'convDSPOpt<3u, 4u, 64u, 4u, 20u, 10u, 64u, 4u, 3u, 18u, 12u, 20u, 4u, 4u, 2u, 8u>525' (./src/conv2d_DSPopt.hpp:419) automatically.
INFO: [XFORM 203-602] Inlining function 'simd_MAC<4u, 4u, 11u, 4u, 4u>' into 'convDSPOpt<3u, 4u, 64u, 4u, 20u, 10u, 64u, 4u, 3u, 18u, 12u, 20u, 4u, 4u, 2u, 8u>525' (./src/conv2d_DSPopt.hpp:436) automatically.
INFO: [XFORM 203-602] Inlining function 'pack_input_data<4u, 4u, 11u>' into 'convDSPOpt<3u, 4u, 64u, 4u, 20u, 10u, 64u, 4u, 3u, 18u, 11u, 21u, 4u, 4u, 2u, 8u>' (./src/conv2d_DSPopt.hpp:417) automatically.
INFO: [XFORM 203-602] Inlining function 'decode_weight_data<4u, 4u, 11u>' into 'convDSPOpt<3u, 4u, 64u, 4u, 20u, 10u, 64u, 4u, 3u, 18u, 11u, 21u, 4u, 4u, 2u, 8u>' (./src/conv2d_DSPopt.hpp:419) automatically.
INFO: [XFORM 203-602] Inlining function 'simd_MAC<4u, 4u, 11u, 4u, 4u>' into 'convDSPOpt<3u, 4u, 64u, 4u, 20u, 10u, 64u, 4u, 3u, 18u, 11u, 21u, 4u, 4u, 2u, 8u>' (./src/conv2d_DSPopt.hpp:436) automatically.
INFO: [XFORM 203-602] Inlining function 'pack_input_data<4u, 4u, 11u>' into 'convDSPOpt<3u, 4u, 64u, 4u, 20u, 10u, 64u, 4u, 3u, 18u, 12u, 20u, 4u, 4u, 2u, 8u>' (./src/conv2d_DSPopt.hpp:417) automatically.
INFO: [XFORM 203-602] Inlining function 'decode_weight_data<4u, 4u, 11u>' into 'convDSPOpt<3u, 4u, 64u, 4u, 20u, 10u, 64u, 4u, 3u, 18u, 12u, 20u, 4u, 4u, 2u, 8u>' (./src/conv2d_DSPopt.hpp:419) automatically.
INFO: [XFORM 203-602] Inlining function 'simd_MAC<4u, 4u, 11u, 4u, 4u>' into 'convDSPOpt<3u, 4u, 64u, 4u, 20u, 10u, 64u, 4u, 3u, 18u, 12u, 20u, 4u, 4u, 2u, 8u>' (./src/conv2d_DSPopt.hpp:436) automatically.
INFO: [XFORM 203-602] Inlining function 'pack_input_data<4u, 4u, 11u>' into 'convDSPOpt<3u, 4u, 64u, 4u, 20u, 10u, 64u, 4u, 3u, 18u, 13u, 22u, 4u, 4u, 2u, 8u>' (./src/conv2d_DSPopt.hpp:417) automatically.
INFO: [XFORM 203-602] Inlining function 'decode_weight_data<4u, 4u, 11u>' into 'convDSPOpt<3u, 4u, 64u, 4u, 20u, 10u, 64u, 4u, 3u, 18u, 13u, 22u, 4u, 4u, 2u, 8u>' (./src/conv2d_DSPopt.hpp:419) automatically.
INFO: [XFORM 203-602] Inlining function 'simd_MAC<4u, 4u, 11u, 4u, 4u>' into 'convDSPOpt<3u, 4u, 64u, 4u, 20u, 10u, 64u, 4u, 3u, 18u, 13u, 22u, 4u, 4u, 2u, 8u>' (./src/conv2d_DSPopt.hpp:436) automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'resize', detected/extracted 4 process function(s): 
	 'resize_Block__proc'
	 'stream_to_mat'
	 'hls::Resize_opr_linear<4096, 360, 640, 160, 320>'
	 'mat_to_stream'.
INFO: [XFORM 203-712] Applying dataflow to function 'conv3x3_l0_bn_act_DSPopt<160u, 320u, 3u, 8u, 16u, 4u, 8u, 26u, 15u, 32u, 3u, 3u, 3u, 16u, 8u>', detected/extracted 3 process function(s): 
	 'conv3padding_l0<3u, 160u, 320u, 3u, 8u, 1u>682'
	 'convDSPOpt_l0<160u, 320u, 16u, 16u, 8u, 8u, 26u, 4u>'
	 'streamBnRelu_l0<160u, 320u, 16u, 26u, 4u, 15u, 32u, 8u, 8u, 8u, 16u>'.
INFO: [XFORM 203-712] Applying dataflow to function 'conv3x3_bn_act_DSPopt<80u, 160u, 16u, 4u, 32u, 4u, 4u, 16u, 14u, 23u, 16u, 4u, 16u, 4u, 8u>', detected/extracted 2 process function(s): 
	 'conv3padding<3u, 80u, 160u, 16u, 4u, 16u, 16u, 8u>683'
	 'convDSPOpt<3u, 4u, 16u, 4u, 160u, 80u, 32u, 4u, 3u, 16u, 14u, 23u, 16u, 4u, 4u, 8u>'.
INFO: [XFORM 203-712] Applying dataflow to function 'conv3x3_bn_act_DSPopt<40u, 80u, 32u, 4u, 64u, 4u, 4u, 17u, 13u, 21u, 8u, 4u, 4u, 8u, 8u>', detected/extracted 2 process function(s): 
	 'conv3padding<3u, 40u, 80u, 32u, 4u, 4u, 8u, 8u>684'
	 'convDSPOpt<3u, 4u, 32u, 4u, 80u, 40u, 64u, 4u, 3u, 17u, 13u, 21u, 8u, 4u, 8u, 8u>'.
INFO: [XFORM 203-712] Applying dataflow to function 'conv3x3_bn_act_DSPopt<20u, 40u, 64u, 4u, 64u, 4u, 4u, 18u, 11u, 20u, 8u, 4u, 8u, 4u, 8u>', detected/extracted 2 process function(s): 
	 'conv3padding<3u, 20u, 40u, 64u, 4u, 8u, 8u, 16u>685'
	 'convDSPOpt<3u, 4u, 64u, 4u, 40u, 20u, 64u, 4u, 3u, 18u, 11u, 20u, 8u, 4u, 4u, 8u>'.
INFO: [XFORM 203-712] Applying dataflow to function 'conv3x3_bn_act_DSPopt<10u, 20u, 64u, 4u, 64u, 4u, 4u, 18u, 12u, 20u, 4u, 4u, 4u, 2u, 8u>', detected/extracted 2 process function(s): 
	 'conv3padding<3u, 10u, 20u, 64u, 4u, 4u, 4u, 32u>686'
	 'convDSPOpt<3u, 4u, 64u, 4u, 20u, 10u, 64u, 4u, 3u, 18u, 12u, 20u, 4u, 4u, 2u, 8u>525'.
INFO: [XFORM 203-712] Applying dataflow to function 'conv3x3_bn_act_DSPopt<10u, 20u, 64u, 4u, 64u, 4u, 4u, 18u, 11u, 21u, 4u, 4u, 2u, 2u, 8u>', detected/extracted 2 process function(s): 
	 'conv3padding<3u, 10u, 20u, 64u, 4u, 2u, 4u, 32u>526687'
	 'convDSPOpt<3u, 4u, 64u, 4u, 20u, 10u, 64u, 4u, 3u, 18u, 11u, 21u, 4u, 4u, 2u, 8u>'.
INFO: [XFORM 203-712] Applying dataflow to function 'conv3x3_bn_act_DSPopt<10u, 20u, 64u, 4u, 64u, 4u, 4u, 18u, 12u, 20u, 4u, 4u, 2u, 2u, 8u>', detected/extracted 2 process function(s): 
	 'conv3padding<3u, 10u, 20u, 64u, 4u, 2u, 4u, 32u>527688'
	 'convDSPOpt<3u, 4u, 64u, 4u, 20u, 10u, 64u, 4u, 3u, 18u, 12u, 20u, 4u, 4u, 2u, 8u>'.
INFO: [XFORM 203-712] Applying dataflow to function 'conv3x3_bn_act_DSPopt<10u, 20u, 64u, 4u, 64u, 4u, 4u, 18u, 13u, 22u, 4u, 4u, 2u, 2u, 8u>', detected/extracted 2 process function(s): 
	 'conv3padding<3u, 10u, 20u, 64u, 4u, 2u, 4u, 32u>689'
	 'convDSPOpt<3u, 4u, 64u, 4u, 20u, 10u, 64u, 4u, 3u, 18u, 13u, 22u, 4u, 4u, 2u, 8u>'.
INFO: [XFORM 203-712] Applying dataflow to function 'conv1x1_DSPopt<10u, 20u, 64u, 4u, 36u, 8u, 13u, 32u, 4u, 2u, 2u>', detected/extracted 2 process function(s): 
	 'conv1x1convert<10u, 20u, 64u, 4u, 2u, 4u, 18u>690'
	 'conv1x1DSP2<10u, 20u, 36u, 4u, 64u, 8u, 13u, 32u, 4u, 2u>'.
INFO: [XFORM 203-712] Applying dataflow to function 'do_compute2', detected/extracted 18 process function(s): 
	 'ExtractPixels<64u, 86400u>'
	 'StreamingDataWidthConverter_Batch<64u, 192u, 86400u>'
	 'StreamingDataWidthConverter_Batch<192u, 24u, 28800u>'
	 'resize_batch'
	 'conv3x3_l0_bn_act_DSPopt<160u, 320u, 3u, 8u, 16u, 4u, 8u, 26u, 15u, 32u, 3u, 3u, 3u, 16u, 8u>'
	 'max_pool2x2<160u, 320u, 16u, 4u, 16u>'
	 'conv3x3_bn_act_DSPopt<80u, 160u, 16u, 4u, 32u, 4u, 4u, 16u, 14u, 23u, 16u, 4u, 16u, 4u, 8u>'
	 'max_pool2x2<80u, 160u, 32u, 4u, 4u>'
	 'conv3x3_bn_act_DSPopt<40u, 80u, 32u, 4u, 64u, 4u, 4u, 17u, 13u, 21u, 8u, 4u, 4u, 8u, 8u>'
	 'max_pool2x2<40u, 80u, 64u, 4u, 8u>'
	 'conv3x3_bn_act_DSPopt<20u, 40u, 64u, 4u, 64u, 4u, 4u, 18u, 11u, 20u, 8u, 4u, 8u, 4u, 8u>'
	 'max_pool2x2<20u, 40u, 64u, 4u, 4u>'
	 'conv3x3_bn_act_DSPopt<10u, 20u, 64u, 4u, 64u, 4u, 4u, 18u, 12u, 20u, 4u, 4u, 4u, 2u, 8u>'
	 'conv3x3_bn_act_DSPopt<10u, 20u, 64u, 4u, 64u, 4u, 4u, 18u, 11u, 21u, 4u, 4u, 2u, 2u, 8u>'
	 'conv3x3_bn_act_DSPopt<10u, 20u, 64u, 4u, 64u, 4u, 4u, 18u, 12u, 20u, 4u, 4u, 2u, 2u, 8u>'
	 'conv3x3_bn_act_DSPopt<10u, 20u, 64u, 4u, 64u, 4u, 4u, 18u, 13u, 22u, 4u, 4u, 2u, 2u, 8u>'
	 'conv1x1_DSPopt<10u, 20u, 64u, 4u, 36u, 8u, 13u, 32u, 4u, 2u, 2u>'
	 'AddLast<3600u>'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./src/conv2d_l0.hpp:46:44) to (./src/conv2d_l0.hpp:46:37) in function 'stream_out_data_l0<160u, 320u, 8u, 1u>'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./src/conv2d_DSPopt.hpp:66:68) to (./src/conv2d_DSPopt.hpp:66:58) in function 'stream_out_data<3u, 80u, 160u, 16u, 4u, 16u, 16u, 8u>'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./src/conv2d_DSPopt.hpp:66:68) to (./src/conv2d_DSPopt.hpp:66:58) in function 'stream_out_data<3u, 40u, 80u, 32u, 4u, 4u, 8u, 8u>'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./src/conv2d_DSPopt.hpp:66:68) to (./src/conv2d_DSPopt.hpp:66:58) in function 'stream_out_data<3u, 20u, 40u, 64u, 4u, 8u, 8u, 16u>'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./src/conv2d_DSPopt.hpp:66:68) to (./src/conv2d_DSPopt.hpp:66:58) in function 'stream_out_data<3u, 10u, 20u, 64u, 4u, 4u, 4u, 32u>'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./src/conv2d_DSPopt.hpp:66:68) to (./src/conv2d_DSPopt.hpp:66:58) in function 'stream_out_data<3u, 10u, 20u, 64u, 4u, 2u, 4u, 32u>'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/opt/Xilinx/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:409:9) to (/opt/Xilinx/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:500:12) in function 'hls::sr_cast<unsigned char, ap_fixed<26, 12, (ap_q_mode)5, (ap_o_mode)3, 0> >'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/opt/Xilinx/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:2323:45) to (/opt/Xilinx/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:2392:13) in function 'hls::Resize_opr_linear<4096, 360, 640, 160, 320>'... converting 16 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./src/conv2d_l0.hpp:179:50) to (./src/conv2d_l0.hpp:219:11) in function 'convDSPOpt_l0<160u, 320u, 16u, 16u, 8u, 8u, 26u, 4u>'... converting 25 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./src/conv2d_DSPopt.hpp:410:76) to (./src/conv2d_DSPopt.hpp:464:11) in function 'convDSPOpt<3u, 4u, 64u, 4u, 40u, 20u, 64u, 4u, 3u, 18u, 11u, 20u, 8u, 4u, 4u, 8u>'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./src/conv2d_DSPopt.hpp:410:76) to (./src/conv2d_DSPopt.hpp:464:11) in function 'convDSPOpt<3u, 4u, 64u, 4u, 20u, 10u, 64u, 4u, 3u, 18u, 13u, 22u, 4u, 4u, 2u, 8u>'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./src/conv2d_DSPopt.hpp:410:76) to (./src/conv2d_DSPopt.hpp:464:11) in function 'convDSPOpt<3u, 4u, 64u, 4u, 20u, 10u, 64u, 4u, 3u, 18u, 12u, 20u, 4u, 4u, 2u, 8u>525'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./src/conv2d_DSPopt.hpp:410:76) to (./src/conv2d_DSPopt.hpp:464:11) in function 'convDSPOpt<3u, 4u, 64u, 4u, 20u, 10u, 64u, 4u, 3u, 18u, 12u, 20u, 4u, 4u, 2u, 8u>'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./src/conv2d_DSPopt.hpp:410:76) to (./src/conv2d_DSPopt.hpp:464:11) in function 'convDSPOpt<3u, 4u, 64u, 4u, 20u, 10u, 64u, 4u, 3u, 18u, 11u, 21u, 4u, 4u, 2u, 8u>'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./src/conv2d_DSPopt.hpp:410:76) to (./src/conv2d_DSPopt.hpp:464:11) in function 'convDSPOpt<3u, 4u, 32u, 4u, 80u, 40u, 64u, 4u, 3u, 17u, 13u, 21u, 8u, 4u, 8u, 8u>'... converting 25 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./src/conv2d_DSPopt.hpp:410:76) to (./src/conv2d_DSPopt.hpp:464:11) in function 'convDSPOpt<3u, 4u, 16u, 4u, 160u, 80u, 32u, 4u, 3u, 16u, 14u, 23u, 16u, 4u, 4u, 8u>'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./src/conv1x1DSP2.hpp:216:76) to (./src/conv1x1DSP2.hpp:244:11) in function 'conv1x1DSP2<10u, 20u, 36u, 4u, 64u, 8u, 13u, 32u, 4u, 2u>'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (./src/function.h:200:3) in function 'bn_qurelu_fixed<26u, 4u, 15u, 32u, 8u, 8u, 8u>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (./src/function.h:200:3) in function 'bn_qurelu_fixed<18u, 4u, 13u, 22u, 4u, 4u, 8u>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (./src/function.h:200:3) in function 'bn_qurelu_fixed<18u, 4u, 12u, 20u, 4u, 4u, 8u>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (./src/function.h:200:3) in function 'bn_qurelu_fixed<18u, 4u, 11u, 21u, 4u, 4u, 8u>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (./src/function.h:200:3) in function 'bn_qurelu_fixed<18u, 4u, 11u, 20u, 4u, 4u, 8u>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (./src/function.h:200:3) in function 'bn_qurelu_fixed<17u, 4u, 13u, 21u, 4u, 4u, 8u>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (./src/function.h:200:3) in function 'bn_qurelu_fixed<16u, 4u, 14u, 23u, 4u, 4u, 8u>'... converting 3 basic blocks.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, ap_fixed<26, 12, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::Resize_opr_linear<4096, 360, 640, 160, 320>' (/opt/Xilinx/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:2437) automatically.
INFO: [XFORM 203-602] Inlining function 'bn_qurelu_fixed<16u, 4u, 14u, 23u, 4u, 4u, 8u>' into 'convDSPOpt<3u, 4u, 16u, 4u, 160u, 80u, 32u, 4u, 3u, 16u, 14u, 23u, 16u, 4u, 4u, 8u>' (./src/conv2d_DSPopt.hpp:471->./src/conv2d_DSPopt.hpp:516) automatically.
INFO: [XFORM 203-602] Inlining function 'bn_qurelu_fixed<18u, 4u, 11u, 20u, 4u, 4u, 8u>' into 'convDSPOpt<3u, 4u, 64u, 4u, 40u, 20u, 64u, 4u, 3u, 18u, 11u, 20u, 8u, 4u, 4u, 8u>' (./src/conv2d_DSPopt.hpp:471->./src/conv2d_DSPopt.hpp:516) automatically.
INFO: [XFORM 203-602] Inlining function 'bn_qurelu_fixed<18u, 4u, 12u, 20u, 4u, 4u, 8u>' into 'convDSPOpt<3u, 4u, 64u, 4u, 20u, 10u, 64u, 4u, 3u, 18u, 12u, 20u, 4u, 4u, 2u, 8u>525' (./src/conv2d_DSPopt.hpp:471->./src/conv2d_DSPopt.hpp:516) automatically.
INFO: [XFORM 203-602] Inlining function 'bn_qurelu_fixed<18u, 4u, 11u, 21u, 4u, 4u, 8u>' into 'convDSPOpt<3u, 4u, 64u, 4u, 20u, 10u, 64u, 4u, 3u, 18u, 11u, 21u, 4u, 4u, 2u, 8u>' (./src/conv2d_DSPopt.hpp:471->./src/conv2d_DSPopt.hpp:516) automatically.
INFO: [XFORM 203-602] Inlining function 'bn_qurelu_fixed<18u, 4u, 12u, 20u, 4u, 4u, 8u>' into 'convDSPOpt<3u, 4u, 64u, 4u, 20u, 10u, 64u, 4u, 3u, 18u, 12u, 20u, 4u, 4u, 2u, 8u>' (./src/conv2d_DSPopt.hpp:471->./src/conv2d_DSPopt.hpp:516) automatically.
INFO: [XFORM 203-602] Inlining function 'bn_qurelu_fixed<18u, 4u, 13u, 22u, 4u, 4u, 8u>' into 'convDSPOpt<3u, 4u, 64u, 4u, 20u, 10u, 64u, 4u, 3u, 18u, 13u, 22u, 4u, 4u, 2u, 8u>' (./src/conv2d_DSPopt.hpp:471->./src/conv2d_DSPopt.hpp:516) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'simd_mac9_DSP2<8u, 8u, 20u>' (./src/conv2d_l0.hpp:131:1)...7 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'hls::Resize_opr_linear<4096, 360, 640, 160, 320>' (/opt/Xilinx/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:2282)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:02:41 ; elapsed = 00:02:44 . Memory (MB): peak = 1339.816 ; gain = 910.004 ; free physical = 13991 ; free virtual = 52513
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (./src/ultranet.cpp:38:17) in function 'stream_to_mat'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (./src/conv2d_l0.hpp:45:24) in function 'stream_out_data_l0<160u, 320u, 8u, 1u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (./src/conv2d_DSPopt.hpp:65:26) in function 'stream_out_data<3u, 80u, 160u, 16u, 4u, 16u, 16u, 8u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (./src/conv2d_DSPopt.hpp:65:26) in function 'stream_out_data<3u, 40u, 80u, 32u, 4u, 4u, 8u, 8u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (./src/conv2d_DSPopt.hpp:65:26) in function 'stream_out_data<3u, 20u, 40u, 64u, 4u, 8u, 8u, 16u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (./src/conv2d_DSPopt.hpp:65:26) in function 'stream_out_data<3u, 10u, 20u, 64u, 4u, 4u, 4u, 32u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (./src/conv2d_DSPopt.hpp:65:26) in function 'stream_out_data<3u, 10u, 20u, 64u, 4u, 2u, 4u, 32u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (./src/conv2d_DSPopt.hpp:28:26) in function 'stream_in_row<80u, 32u, 4u, 4u, 8u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (./src/conv2d_DSPopt.hpp:28:26) in function 'stream_in_row<40u, 64u, 4u, 8u, 8u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (./src/conv2d_DSPopt.hpp:28:26) in function 'stream_in_row<20u, 64u, 4u, 4u, 4u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (./src/conv2d_DSPopt.hpp:28:26) in function 'stream_in_row<20u, 64u, 4u, 2u, 4u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (./src/conv1x1DSP2.hpp:57:28) in function 'streamOutOneRowTwoPix<10u, 20u, 64u, 4u, 2u, 4u, 18u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (./src/conv1x1DSP2.hpp:56:22) in function 'streamOutOneRowTwoPix<10u, 20u, 64u, 4u, 2u, 4u, 18u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (./src/conv1x1DSP2.hpp:30:24) in function 'streamInOneRowTwoPix<20u, 64u, 4u, 2u, 4u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (./src/conv1x1DSP2.hpp:29:22) in function 'streamInOneRowTwoPix<20u, 64u, 4u, 2u, 4u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (./src/conv2d_l0.hpp:244:21) in function 'streamBnRelu_l0<160u, 320u, 16u, 26u, 4u, 15u, 32u, 8u, 8u, 8u, 16u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (./src/pool_reord.hpp:36:28) in function 'max_pool2x2<80u, 160u, 32u, 4u, 4u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (./src/pool_reord.hpp:35:22) in function 'max_pool2x2<80u, 160u, 32u, 4u, 4u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (./src/pool_reord.hpp:36:28) in function 'max_pool2x2<40u, 80u, 64u, 4u, 8u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (./src/pool_reord.hpp:35:22) in function 'max_pool2x2<40u, 80u, 64u, 4u, 8u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (./src/pool_reord.hpp:36:28) in function 'max_pool2x2<20u, 40u, 64u, 4u, 4u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (./src/pool_reord.hpp:35:22) in function 'max_pool2x2<20u, 40u, 64u, 4u, 4u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (./src/pool_reord.hpp:35:22) in function 'max_pool2x2<160u, 320u, 16u, 4u, 16u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (./src/ultranet.cpp:56:17) in function 'mat_to_stream'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (./src/conv2d_l0.hpp:178:30) in function 'convDSPOpt_l0<160u, 320u, 16u, 16u, 8u, 8u, 26u, 4u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (./src/conv2d_l0.hpp:176:25) in function 'convDSPOpt_l0<160u, 320u, 16u, 16u, 8u, 8u, 26u, 4u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (./src/conv2d_DSPopt.hpp:409:30) in function 'convDSPOpt<3u, 4u, 64u, 4u, 40u, 20u, 64u, 4u, 3u, 18u, 11u, 20u, 8u, 4u, 4u, 8u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (./src/conv2d_DSPopt.hpp:408:32) in function 'convDSPOpt<3u, 4u, 64u, 4u, 40u, 20u, 64u, 4u, 3u, 18u, 11u, 20u, 8u, 4u, 4u, 8u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (./src/conv2d_DSPopt.hpp:407:25) in function 'convDSPOpt<3u, 4u, 64u, 4u, 40u, 20u, 64u, 4u, 3u, 18u, 11u, 20u, 8u, 4u, 4u, 8u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (./src/conv2d_DSPopt.hpp:409:30) in function 'convDSPOpt<3u, 4u, 64u, 4u, 20u, 10u, 64u, 4u, 3u, 18u, 13u, 22u, 4u, 4u, 2u, 8u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (./src/conv2d_DSPopt.hpp:408:32) in function 'convDSPOpt<3u, 4u, 64u, 4u, 20u, 10u, 64u, 4u, 3u, 18u, 13u, 22u, 4u, 4u, 2u, 8u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (./src/conv2d_DSPopt.hpp:407:25) in function 'convDSPOpt<3u, 4u, 64u, 4u, 20u, 10u, 64u, 4u, 3u, 18u, 13u, 22u, 4u, 4u, 2u, 8u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (./src/conv2d_DSPopt.hpp:409:30) in function 'convDSPOpt<3u, 4u, 64u, 4u, 20u, 10u, 64u, 4u, 3u, 18u, 12u, 20u, 4u, 4u, 2u, 8u>525'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (./src/conv2d_DSPopt.hpp:408:32) in function 'convDSPOpt<3u, 4u, 64u, 4u, 20u, 10u, 64u, 4u, 3u, 18u, 12u, 20u, 4u, 4u, 2u, 8u>525'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (./src/conv2d_DSPopt.hpp:407:25) in function 'convDSPOpt<3u, 4u, 64u, 4u, 20u, 10u, 64u, 4u, 3u, 18u, 12u, 20u, 4u, 4u, 2u, 8u>525'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (./src/conv2d_DSPopt.hpp:409:30) in function 'convDSPOpt<3u, 4u, 64u, 4u, 20u, 10u, 64u, 4u, 3u, 18u, 12u, 20u, 4u, 4u, 2u, 8u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (./src/conv2d_DSPopt.hpp:408:32) in function 'convDSPOpt<3u, 4u, 64u, 4u, 20u, 10u, 64u, 4u, 3u, 18u, 12u, 20u, 4u, 4u, 2u, 8u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (./src/conv2d_DSPopt.hpp:407:25) in function 'convDSPOpt<3u, 4u, 64u, 4u, 20u, 10u, 64u, 4u, 3u, 18u, 12u, 20u, 4u, 4u, 2u, 8u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (./src/conv2d_DSPopt.hpp:409:30) in function 'convDSPOpt<3u, 4u, 64u, 4u, 20u, 10u, 64u, 4u, 3u, 18u, 11u, 21u, 4u, 4u, 2u, 8u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (./src/conv2d_DSPopt.hpp:408:32) in function 'convDSPOpt<3u, 4u, 64u, 4u, 20u, 10u, 64u, 4u, 3u, 18u, 11u, 21u, 4u, 4u, 2u, 8u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (./src/conv2d_DSPopt.hpp:407:25) in function 'convDSPOpt<3u, 4u, 64u, 4u, 20u, 10u, 64u, 4u, 3u, 18u, 11u, 21u, 4u, 4u, 2u, 8u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (./src/conv2d_DSPopt.hpp:409:30) in function 'convDSPOpt<3u, 4u, 32u, 4u, 80u, 40u, 64u, 4u, 3u, 17u, 13u, 21u, 8u, 4u, 8u, 8u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (./src/conv2d_DSPopt.hpp:408:32) in function 'convDSPOpt<3u, 4u, 32u, 4u, 80u, 40u, 64u, 4u, 3u, 17u, 13u, 21u, 8u, 4u, 8u, 8u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (./src/conv2d_DSPopt.hpp:407:25) in function 'convDSPOpt<3u, 4u, 32u, 4u, 80u, 40u, 64u, 4u, 3u, 17u, 13u, 21u, 8u, 4u, 8u, 8u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (./src/conv2d_DSPopt.hpp:409:30) in function 'convDSPOpt<3u, 4u, 16u, 4u, 160u, 80u, 32u, 4u, 3u, 16u, 14u, 23u, 16u, 4u, 4u, 8u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (./src/conv2d_DSPopt.hpp:408:32) in function 'convDSPOpt<3u, 4u, 16u, 4u, 160u, 80u, 32u, 4u, 3u, 16u, 14u, 23u, 16u, 4u, 4u, 8u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (./src/conv2d_DSPopt.hpp:407:25) in function 'convDSPOpt<3u, 4u, 16u, 4u, 160u, 80u, 32u, 4u, 3u, 16u, 14u, 23u, 16u, 4u, 4u, 8u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (./src/conv1x1DSP2.hpp:215:30) in function 'conv1x1DSP2<10u, 20u, 36u, 4u, 64u, 8u, 13u, 32u, 4u, 2u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (./src/conv1x1DSP2.hpp:214:28) in function 'conv1x1DSP2<10u, 20u, 36u, 4u, 64u, 8u, 13u, 32u, 4u, 2u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (./src/conv1x1DSP2.hpp:213:25) in function 'conv1x1DSP2<10u, 20u, 36u, 4u, 64u, 8u, 13u, 32u, 4u, 2u>'.
WARNING: [XFORM 203-631] Renaming function 'stream_out_data_l0<160u, 320u, 8u, 1u>' to 'stream_out_data_l0' (./src/conv2d_l0.hpp:41:37)
WARNING: [XFORM 203-631] Renaming function 'stream_out_data<3u, 80u, 160u, 16u, 4u, 16u, 16u, 8u>' to 'stream_out_data' (./src/conv2d_DSPopt.hpp:59:58)
WARNING: [XFORM 203-631] Renaming function 'stream_out_data<3u, 40u, 80u, 32u, 4u, 4u, 8u, 8u>' to 'stream_out_data.1' (./src/conv2d_DSPopt.hpp:59:58)
WARNING: [XFORM 203-631] Renaming function 'stream_out_data<3u, 20u, 40u, 64u, 4u, 8u, 8u, 16u>' to 'stream_out_data.2' (./src/conv2d_DSPopt.hpp:59:58)
WARNING: [XFORM 203-631] Renaming function 'stream_out_data<3u, 10u, 20u, 64u, 4u, 4u, 4u, 32u>' to 'stream_out_data.3' (./src/conv2d_DSPopt.hpp:59:58)
WARNING: [XFORM 203-631] Renaming function 'stream_out_data<3u, 10u, 20u, 64u, 4u, 2u, 4u, 32u>' to 'stream_out_data.4' (./src/conv2d_DSPopt.hpp:59:58)
WARNING: [XFORM 203-631] Renaming function 'stream_in_row_l0<320u, 8u>' to 'stream_in_row_l0' (./src/conv2d_l0.hpp:19:38)
WARNING: [XFORM 203-631] Renaming function 'stream_in_row<80u, 32u, 4u, 4u, 8u>' to 'stream_in_row' (./src/conv2d_DSPopt.hpp:24:44)
WARNING: [XFORM 203-631] Renaming function 'stream_in_row<40u, 64u, 4u, 8u, 8u>' to 'stream_in_row.1' (./src/conv2d_DSPopt.hpp:24:7)
WARNING: [XFORM 203-631] Renaming function 'stream_in_row<20u, 64u, 4u, 4u, 4u>' to 'stream_in_row.2' (./src/conv2d_DSPopt.hpp:24:7)
WARNING: [XFORM 203-631] Renaming function 'stream_in_row<20u, 64u, 4u, 2u, 4u>' to 'stream_in_row.3' (./src/conv2d_DSPopt.hpp:24:44)
WARNING: [XFORM 203-631] Renaming function 'stream_in_row<160u, 16u, 4u, 16u, 16u>' to 'stream_in_row.4' (./src/conv2d_DSPopt.hpp:24:7)
WARNING: [XFORM 203-631] Renaming function 'streamOutOneRowTwoPix<10u, 20u, 64u, 4u, 2u, 4u, 18u>' to 'streamOutOneRowTwoPi' (./src/conv1x1DSP2.hpp:53:41)
WARNING: [XFORM 203-631] Renaming function 'streamInOneRowTwoPix<20u, 64u, 4u, 2u, 4u>' to 'streamInOneRowTwoPix' (./src/conv1x1DSP2.hpp:25:42)
WARNING: [XFORM 203-631] Renaming function 'streamBnRelu_l0<160u, 320u, 16u, 26u, 4u, 15u, 32u, 8u, 8u, 8u, 16u>' to 'streamBnRelu_l0' (./src/conv2d_l0.hpp:241:41)
WARNING: [XFORM 203-631] Renaming function 'simd_mac_DSP2<4u, 8u, 14u, 4u>' to 'simd_mac_DSP2' (./src/conv1x1DSP2.hpp:173:1)
WARNING: [XFORM 203-631] Renaming function 'simd_mac9_DSP2<8u, 8u, 20u>' to 'simd_mac9_DSP2' (./src/conv2d_l0.hpp:131:1)
WARNING: [XFORM 203-631] Renaming function 'simd_MAC<4u, 4u, 11u, 8u, 4u>.1' to 'simd_MAC' (./src/conv2d_DSPopt.hpp:279:1)
WARNING: [XFORM 203-631] Renaming function 'simd_MAC<4u, 4u, 11u, 8u, 4u>' to 'simd_MAC.1' (./src/conv2d_DSPopt.hpp:279:1)
WARNING: [XFORM 203-631] Renaming function 'simd_MAC<4u, 4u, 11u, 16u, 4u>' to 'simd_MAC.2' (./src/conv2d_DSPopt.hpp:279:1)
WARNING: [XFORM 203-631] Renaming function 'max_pool2x2<80u, 160u, 32u, 4u, 4u>' to 'max_pool2x2' (./src/pool_reord.hpp:16:42)
WARNING: [XFORM 203-631] Renaming function 'max_pool2x2<40u, 80u, 64u, 4u, 8u>' to 'max_pool2x2.1' (./src/pool_reord.hpp:16:42)
WARNING: [XFORM 203-631] Renaming function 'max_pool2x2<20u, 40u, 64u, 4u, 4u>' to 'max_pool2x2.2' (./src/pool_reord.hpp:16:42)
WARNING: [XFORM 203-631] Renaming function 'max_pool2x2<160u, 320u, 16u, 4u, 16u>' to 'max_pool2x2.3' (./src/pool_reord.hpp:28:42)
WARNING: [XFORM 203-631] Renaming function 'hls::Resize_opr_linear<4096, 360, 640, 160, 320>' to 'Resize_opr_linear' (/opt/Xilinx/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:409:21)
WARNING: [XFORM 203-631] Renaming function 'decode_weight_data<4u, 8u, 11u>.1' to 'decode_weight_data' (./src/conv2d_DSPopt.hpp:216:1)
WARNING: [XFORM 203-631] Renaming function 'decode_weight_data<4u, 8u, 11u>' to 'decode_weight_data.1' (./src/conv2d_DSPopt.hpp:216:1)
WARNING: [XFORM 203-631] Renaming function 'decode_weight_data<4u, 16u, 11u>' to 'decode_weight_data.2' (./src/conv2d_DSPopt.hpp:216:1)
WARNING: [XFORM 203-631] Renaming function 'convDSPOpt_l0<160u, 320u, 16u, 16u, 8u, 8u, 26u, 4u>' to 'convDSPOpt_l0' (./src/conv2d_l0.hpp:162:43)
WARNING: [XFORM 203-631] Renaming function 'convDSPOpt<3u, 4u, 64u, 4u, 40u, 20u, 64u, 4u, 3u, 18u, 11u, 20u, 8u, 4u, 4u, 8u>' to 'convDSPOpt' (./src/conv2d_DSPopt.hpp:187:62)
WARNING: [XFORM 203-631] Renaming function 'convDSPOpt<3u, 4u, 64u, 4u, 20u, 10u, 64u, 4u, 3u, 18u, 13u, 22u, 4u, 4u, 2u, 8u>' to 'convDSPOpt.1' (./src/conv2d_DSPopt.hpp:187:62)
WARNING: [XFORM 203-631] Renaming function 'convDSPOpt<3u, 4u, 64u, 4u, 20u, 10u, 64u, 4u, 3u, 18u, 12u, 20u, 4u, 4u, 2u, 8u>525' to 'convDSPOpt525' (./src/conv2d_DSPopt.hpp:187:62)
WARNING: [XFORM 203-631] Renaming function 'convDSPOpt<3u, 4u, 64u, 4u, 20u, 10u, 64u, 4u, 3u, 18u, 12u, 20u, 4u, 4u, 2u, 8u>' to 'convDSPOpt.2' (./src/conv2d_DSPopt.hpp:187:62)
WARNING: [XFORM 203-631] Renaming function 'convDSPOpt<3u, 4u, 64u, 4u, 20u, 10u, 64u, 4u, 3u, 18u, 11u, 21u, 4u, 4u, 2u, 8u>' to 'convDSPOpt.3' (./src/conv2d_DSPopt.hpp:187:62)
WARNING: [XFORM 203-631] Renaming function 'convDSPOpt<3u, 4u, 32u, 4u, 80u, 40u, 64u, 4u, 3u, 17u, 13u, 21u, 8u, 4u, 8u, 8u>' to 'convDSPOpt.4' (./src/conv2d_DSPopt.hpp:188:62)
WARNING: [XFORM 203-631] Renaming function 'convDSPOpt<3u, 4u, 16u, 4u, 160u, 80u, 32u, 4u, 3u, 16u, 14u, 23u, 16u, 4u, 4u, 8u>' to 'convDSPOpt.5' (./src/conv2d_DSPopt.hpp:187:62)
WARNING: [XFORM 203-631] Renaming function 'conv3x3_l0_bn_act_DSPopt<160u, 320u, 3u, 8u, 16u, 4u, 8u, 26u, 15u, 32u, 3u, 3u, 3u, 16u, 8u>' to 'conv3x3_l0_bn_act_DS' (./src/ultranet.cpp:90:37)
WARNING: [XFORM 203-631] Renaming function 'conv3x3_bn_act_DSPopt<80u, 160u, 16u, 4u, 32u, 4u, 4u, 16u, 14u, 23u, 16u, 4u, 16u, 4u, 8u>' to 'conv3x3_bn_act_DSPop' (./src/ultranet.cpp:90:37)
WARNING: [XFORM 203-631] Renaming function 'conv3x3_bn_act_DSPopt<40u, 80u, 32u, 4u, 64u, 4u, 4u, 17u, 13u, 21u, 8u, 4u, 4u, 8u, 8u>' to 'conv3x3_bn_act_DSPop.1' (./src/ultranet.cpp:90:37)
WARNING: [XFORM 203-631] Renaming function 'conv3x3_bn_act_DSPopt<20u, 40u, 64u, 4u, 64u, 4u, 4u, 18u, 11u, 20u, 8u, 4u, 8u, 4u, 8u>' to 'conv3x3_bn_act_DSPop.2' (./src/ultranet.cpp:90:37)
WARNING: [XFORM 203-631] Renaming function 'conv3x3_bn_act_DSPopt<10u, 20u, 64u, 4u, 64u, 4u, 4u, 18u, 13u, 22u, 4u, 4u, 2u, 2u, 8u>' to 'conv3x3_bn_act_DSPop.3' (./src/ultranet.cpp:90:37)
WARNING: [XFORM 203-631] Renaming function 'conv3x3_bn_act_DSPopt<10u, 20u, 64u, 4u, 64u, 4u, 4u, 18u, 12u, 20u, 4u, 4u, 4u, 2u, 8u>' to 'conv3x3_bn_act_DSPop.4' (./src/ultranet.cpp:90:37)
WARNING: [XFORM 203-631] Renaming function 'conv3x3_bn_act_DSPopt<10u, 20u, 64u, 4u, 64u, 4u, 4u, 18u, 12u, 20u, 4u, 4u, 2u, 2u, 8u>' to 'conv3x3_bn_act_DSPop.5' (./src/ultranet.cpp:90:37)
WARNING: [XFORM 203-631] Renaming function 'conv3x3_bn_act_DSPopt<10u, 20u, 64u, 4u, 64u, 4u, 4u, 18u, 11u, 21u, 4u, 4u, 2u, 2u, 8u>' to 'conv3x3_bn_act_DSPop.6' (./src/ultranet.cpp:90:37)
WARNING: [XFORM 203-631] Renaming function 'conv3padding_l0<3u, 160u, 320u, 3u, 8u, 1u>682' to 'conv3padding_l0682' (./src/conv2d_l0.hpp:78:49)
WARNING: [XFORM 203-631] Renaming function 'conv3padding<3u, 80u, 160u, 16u, 4u, 16u, 16u, 8u>683' to 'conv3padding683' (./src/conv2d_DSPopt.hpp:90:49)
WARNING: [XFORM 203-631] Renaming function 'conv3padding<3u, 40u, 80u, 32u, 4u, 4u, 8u, 8u>684' to 'conv3padding684' (./src/conv2d_DSPopt.hpp:90:49)
WARNING: [XFORM 203-631] Renaming function 'conv3padding<3u, 20u, 40u, 64u, 4u, 8u, 8u, 16u>685' to 'conv3padding685' (./src/conv2d_DSPopt.hpp:90:49)
WARNING: [XFORM 203-631] Renaming function 'conv3padding<3u, 10u, 20u, 64u, 4u, 4u, 4u, 32u>686' to 'conv3padding686' (./src/conv2d_DSPopt.hpp:90:49)
WARNING: [XFORM 203-631] Renaming function 'conv3padding<3u, 10u, 20u, 64u, 4u, 2u, 4u, 32u>689' to 'conv3padding689' (./src/conv2d_DSPopt.hpp:90:49)
WARNING: [XFORM 203-631] Renaming function 'conv3padding<3u, 10u, 20u, 64u, 4u, 2u, 4u, 32u>527688' to 'conv3padding527688' (./src/conv2d_DSPopt.hpp:90:49)
WARNING: [XFORM 203-631] Renaming function 'conv3padding<3u, 10u, 20u, 64u, 4u, 2u, 4u, 32u>526687' to 'conv3padding526687' (./src/conv2d_DSPopt.hpp:90:49)
WARNING: [XFORM 203-631] Renaming function 'conv1x1convert<10u, 20u, 64u, 4u, 2u, 4u, 18u>690' to 'conv1x1convert690' (./src/conv1x1DSP2.hpp:88:49)
WARNING: [XFORM 203-631] Renaming function 'conv1x1_DSPopt<10u, 20u, 64u, 4u, 36u, 8u, 13u, 32u, 4u, 2u, 2u>' to 'conv1x1_DSPopt' (./src/ultranet.cpp:90:37)
WARNING: [XFORM 203-631] Renaming function 'conv1x1DSP2<10u, 20u, 36u, 4u, 64u, 8u, 13u, 32u, 4u, 2u>' to 'conv1x1DSP2' (./src/conv1x1DSP2.hpp:198:64)
WARNING: [XFORM 203-631] Renaming function 'bn_qurelu_fixed<26u, 4u, 15u, 32u, 8u, 8u, 8u>' to 'bn_qurelu_fixed' (./src/function.h:187:3)
WARNING: [XFORM 203-631] Renaming function 'bn_qurelu_fixed<17u, 4u, 13u, 21u, 4u, 4u, 8u>' to 'bn_qurelu_fixed.1' (./src/function.h:187:3)
WARNING: [XFORM 203-631] Renaming function 'StreamingDataWidthConverter_Batch<64u, 192u, 86400u>' to 'StreamingDataWidthCo' (./src/stream_tools.h:90:50)
WARNING: [XFORM 203-631] Renaming function 'StreamingDataWidthConverter_Batch<192u, 24u, 28800u>' to 'StreamingDataWidthCo.1' (./src/stream_tools.h:90:50)
WARNING: [XFORM 203-631] Renaming function 'ExtractPixels<64u, 86400u>' to 'ExtractPixels' (./src/stream_tools.h:9:51)
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 640 for loop 'Loop-0-0' in function 'Resize_opr_linear'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 360 for loop 'Loop-0' in function 'Resize_opr_linear'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf.val.val.1.2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf.val.val.1.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf.val.val.1.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf.val.val.0.2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf.val.val.0.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf.val.val.0.0'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'k_buf.val.val.1.2'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'k_buf.val.val.1.1'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'k_buf.val.val.1.0'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'k_buf.val.val.0.2'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'k_buf.val.val.0.1'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'k_buf.val.val.0.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf.val.val.1.2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf.val.val.1.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf.val.val.1.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf.val.val.0.2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf.val.val.0.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf.val.val.0.0'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'row_buffer[0].V.i' (./src/conv1x1DSP2.hpp:88).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'row_buffer[1].V.i' (./src/conv1x1DSP2.hpp:88).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'row_buffer[0].V.i' (./src/conv2d_DSPopt.hpp:119).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'row_buffer[1].V.i' (./src/conv2d_DSPopt.hpp:119).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'row_buffer[0].V.i' (./src/conv2d_DSPopt.hpp:119).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'row_buffer[0].V.i' (./src/conv2d_DSPopt.hpp:119).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'row_buffer[0].V.i' (./src/conv2d_DSPopt.hpp:119).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'row_buffer[1].V.i' (./src/conv2d_DSPopt.hpp:119).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'row_buffer[0].V.i' (./src/conv2d_DSPopt.hpp:119).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'row_buffer[0].V.i' (./src/conv2d_DSPopt.hpp:119).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'row_buffer[1].V.i' (./src/conv2d_DSPopt.hpp:119).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'row_buffer[0].V.i' (./src/conv2d_DSPopt.hpp:119).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'row_buffer[1].V.i' (./src/conv2d_DSPopt.hpp:119).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'row_buffer[0].V.i' (./src/conv2d_l0.hpp:78).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'row_buffer[3].V.i' (./src/conv2d_l0.hpp:78).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'row_buffer[1].V.i' (./src/conv2d_l0.hpp:78).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'row_buffer[2].V.i' (./src/conv2d_l0.hpp:78).
INFO: [HLS 200-472] Inferring partial write operation for 'row_buffer[0].V' (./src/conv2d_l0.hpp:30:16)
INFO: [HLS 200-472] Inferring partial write operation for 'row_buffer.V' (./src/conv2d_DSPopt.hpp:42:42)
INFO: [HLS 200-472] Inferring partial write operation for 'row_buffer[0].V' (./src/conv2d_DSPopt.hpp:42:42)
INFO: [HLS 200-472] Inferring partial write operation for 'row_buffer.V' (./src/conv2d_DSPopt.hpp:42:42)
INFO: [HLS 200-472] Inferring partial write operation for 'row_buffer.V' (./src/conv2d_DSPopt.hpp:42:42)
INFO: [HLS 200-472] Inferring partial write operation for 'row_buffer[0].V' (./src/conv2d_DSPopt.hpp:42:42)
INFO: [HLS 200-472] Inferring partial write operation for 'row_buffer[0].V' (./src/conv1x1DSP2.hpp:37:26)
INFO: [HLS 200-472] Inferring partial write operation for 'row_buffer[0].V' (./src/conv1x1DSP2.hpp:36:26)
INFO: [HLS 200-472] Inferring partial write operation for 'row_store.V' (./src/pool_reord.hpp:49:11)
INFO: [HLS 200-472] Inferring partial write operation for 'row_store.V' (./src/pool_reord.hpp:49:11)
INFO: [HLS 200-472] Inferring partial write operation for 'row_store.V' (./src/pool_reord.hpp:49:11)
INFO: [HLS 200-472] Inferring partial write operation for 'row_store.V' (./src/pool_reord.hpp:49:11)
INFO: [HLS 200-472] Inferring partial write operation for 'k_buf.val.val.1.0' (/opt/Xilinx/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:2401:21)
INFO: [HLS 200-472] Inferring partial write operation for 'k_buf.val.val.0.0' (/opt/Xilinx/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:2406:25)
INFO: [HLS 200-472] Inferring partial write operation for 'k_buf.val.val.0.0' (/opt/Xilinx/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:2410:25)
WARNING: [XFORM 203-631] Renaming function 'resize_Block__proc' to 'resize_Block__proc.1' 
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:02:58 ; elapsed = 00:03:02 . Memory (MB): peak = 1979.816 ; gain = 1550.004 ; free physical = 13470 ; free virtual = 51989
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'ultra_net' ...
WARNING: [SYN 201-103] Legalizing function name 'StreamingDataWidthCo.1' to 'StreamingDataWidthCo_1'.
WARNING: [SYN 201-103] Legalizing function name 'loadInReg9<8u>' to 'loadInReg9_8u_s'.
WARNING: [SYN 201-103] Legalizing function name 'max2_PE<4u, 16u>' to 'max2_PE_4u_16u_s'.
WARNING: [SYN 201-103] Legalizing function name 'max_pool2x2.3' to 'max_pool2x2_3'.
WARNING: [SYN 201-103] Legalizing function name 'stream_in_row.4' to 'stream_in_row_4'.
WARNING: [SYN 201-103] Legalizing function name 'decode_weight_data.2' to 'decode_weight_data_2'.
WARNING: [SYN 201-103] Legalizing function name 'simd_MAC.2' to 'simd_MAC_2'.
WARNING: [SYN 201-103] Legalizing function name 'convDSPOpt.5' to 'convDSPOpt_5'.
WARNING: [SYN 201-103] Legalizing function name 'stream_out_data.1' to 'stream_out_data_1'.
WARNING: [SYN 201-103] Legalizing function name 'bn_qurelu_fixed.1' to 'bn_qurelu_fixed_1'.
WARNING: [SYN 201-103] Legalizing function name 'convDSPOpt.4' to 'convDSPOpt_4'.
WARNING: [SYN 201-103] Legalizing function name 'conv3x3_bn_act_DSPop.1' to 'conv3x3_bn_act_DSPop_1'.
WARNING: [SYN 201-103] Legalizing function name 'max_pool2x2.1' to 'max_pool2x2_1'.
WARNING: [SYN 201-103] Legalizing function name 'stream_in_row.1' to 'stream_in_row_1'.
WARNING: [SYN 201-103] Legalizing function name 'stream_out_data.2' to 'stream_out_data_2'.
WARNING: [SYN 201-103] Legalizing function name 'decode_weight_data.1' to 'decode_weight_data_1'.
WARNING: [SYN 201-103] Legalizing function name 'simd_MAC.1' to 'simd_MAC_1'.
WARNING: [SYN 201-103] Legalizing function name 'conv3x3_bn_act_DSPop.2' to 'conv3x3_bn_act_DSPop_2'.
WARNING: [SYN 201-103] Legalizing function name 'max_pool2x2.2' to 'max_pool2x2_2'.
WARNING: [SYN 201-103] Legalizing function name 'stream_in_row.2' to 'stream_in_row_2'.
WARNING: [SYN 201-103] Legalizing function name 'stream_out_data.3' to 'stream_out_data_3'.
WARNING: [SYN 201-103] Legalizing function name 'conv3x3_bn_act_DSPop.4' to 'conv3x3_bn_act_DSPop_4'.
WARNING: [SYN 201-103] Legalizing function name 'stream_in_row.3' to 'stream_in_row_3'.
WARNING: [SYN 201-103] Legalizing function name 'stream_out_data.4' to 'stream_out_data_4'.
WARNING: [SYN 201-103] Legalizing function name 'convDSPOpt.3' to 'convDSPOpt_3'.
WARNING: [SYN 201-103] Legalizing function name 'conv3x3_bn_act_DSPop.6' to 'conv3x3_bn_act_DSPop_6'.
WARNING: [SYN 201-103] Legalizing function name 'convDSPOpt.2' to 'convDSPOpt_2'.
WARNING: [SYN 201-103] Legalizing function name 'conv3x3_bn_act_DSPop.5' to 'conv3x3_bn_act_DSPop_5'.
WARNING: [SYN 201-103] Legalizing function name 'convDSPOpt.1' to 'convDSPOpt_1'.
WARNING: [SYN 201-103] Legalizing function name 'conv3x3_bn_act_DSPop.3' to 'conv3x3_bn_act_DSPop_3'.
WARNING: [SYN 201-103] Legalizing function name 'AddLast<3600u>' to 'AddLast_3600u_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ExtractPixels' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 182.05 seconds; current allocated memory: 1.148 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 1.148 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'StreamingDataWidthCo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 1.148 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 1.148 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'StreamingDataWidthCo_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 1.148 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 1.148 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'stream_to_mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 1.148 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 1.149 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Resize_opr_linear' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 10.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.83 seconds; current allocated memory: 1.150 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.01 seconds; current allocated memory: 1.151 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mat_to_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.15 seconds; current allocated memory: 1.152 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 1.152 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resize' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 1.152 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 1.152 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resize_batch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 1.152 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 1.152 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'stream_in_row_l0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 1.153 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 1.153 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'stream_out_data_l0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 1.153 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 1.153 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv3padding_l0682' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 1.153 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 1.154 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'loadInReg9_8u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'loadInReg9<8u>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 1.154 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 1.154 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'simd_mac9_DSP2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'simd_mac9_DSP2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 1.154 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.63 seconds; current allocated memory: 1.155 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convDSPOpt_l0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.93 seconds; current allocated memory: 1.156 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.77 seconds; current allocated memory: 1.159 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bn_qurelu_fixed' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'bn_qurelu_fixed'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.13 seconds; current allocated memory: 1.159 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 1.159 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'streamBnRelu_l0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 4, Final II = 4, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 1.159 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.66 seconds; current allocated memory: 1.160 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv3x3_l0_bn_act_DS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.73 seconds; current allocated memory: 1.160 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.72 seconds; current allocated memory: 1.161 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max2_PE_4u_16u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'max2_PE<4u, 16u>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.72 seconds; current allocated memory: 1.161 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 1.162 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pool2x2_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
WARNING: [SCHED 204-21] Estimated clock period (4.178ns) exceeds the target (target clock period: 4ns, clock uncertainty: 0.5ns, effective delay budget: 3.5ns).
WARNING: [SCHED 204-21] The critical path in module 'max_pool2x2_3' consists of the following:
	'call' operation ('p_01_i', ./src/pool_reord.hpp:42->./src/ultranet.cpp:90) to 'max2_PE<4u, 16u>' [42]  (2.09 ns)
	'call' operation ('op2_V_assign_5_0_i', ./src/pool_reord.hpp:46->./src/ultranet.cpp:90) to 'max2_PE<4u, 16u>' [51]  (2.09 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.56 seconds; current allocated memory: 1.162 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 1.162 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'stream_in_row_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.45 seconds; current allocated memory: 1.162 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 1.162 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'stream_out_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 1.163 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 1.163 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv3padding683' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 1.163 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 1.163 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decode_weight_data_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'decode_weight_data.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 1.164 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.6 seconds; current allocated memory: 1.164 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'simd_MAC_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'simd_MAC.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.75 seconds; current allocated memory: 1.165 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.54 seconds; current allocated memory: 1.166 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convDSPOpt_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2 seconds; current allocated memory: 1.167 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.87 seconds; current allocated memory: 1.170 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv3x3_bn_act_DSPop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.2 seconds; current allocated memory: 1.170 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.58 seconds; current allocated memory: 1.171 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pool2x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.93 seconds; current allocated memory: 1.171 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.59 seconds; current allocated memory: 1.172 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'stream_in_row' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.68 seconds; current allocated memory: 1.172 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 1.172 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'stream_out_data_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 1.172 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.44 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv3padding684' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 1.173 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decode_weight_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'decode_weight_data'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 1.173 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'simd_MAC' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'simd_MAC'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.44 seconds; current allocated memory: 1.174 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.88 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bn_qurelu_fixed_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'bn_qurelu_fixed.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.96 seconds; current allocated memory: 1.175 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 1.175 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convDSPOpt_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 10.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.52 seconds; current allocated memory: 1.176 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.52 seconds; current allocated memory: 1.179 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv3x3_bn_act_DSPop_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.96 seconds; current allocated memory: 1.180 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.7 seconds; current allocated memory: 1.180 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pool2x2_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.07 seconds; current allocated memory: 1.181 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.71 seconds; current allocated memory: 1.181 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'stream_in_row_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.79 seconds; current allocated memory: 1.182 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 1.182 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'stream_out_data_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 1.182 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 1.182 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv3padding685' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 1.183 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 1.183 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decode_weight_data_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'decode_weight_data.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 1.183 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 1.183 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'simd_MAC_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'simd_MAC.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 1.184 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.83 seconds; current allocated memory: 1.184 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convDSPOpt' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 10.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.13 seconds; current allocated memory: 1.185 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.54 seconds; current allocated memory: 1.187 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv3x3_bn_act_DSPop_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.75 seconds; current allocated memory: 1.188 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 1.188 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pool2x2_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.71 seconds; current allocated memory: 1.189 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.57 seconds; current allocated memory: 1.189 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'stream_in_row_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.68 seconds; current allocated memory: 1.189 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 1.190 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'stream_out_data_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 1.190 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 1.190 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv3padding686' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 1.190 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 1.190 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convDSPOpt525' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 9.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.56 seconds; current allocated memory: 1.192 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.01 seconds; current allocated memory: 1.193 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv3x3_bn_act_DSPop_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.05 seconds; current allocated memory: 1.193 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 1.194 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'stream_in_row_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 1.194 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 1.194 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'stream_out_data_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 1.194 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 1.195 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv3padding526687' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.45 seconds; current allocated memory: 1.195 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 1.195 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convDSPOpt_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 9.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.56 seconds; current allocated memory: 1.196 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.94 seconds; current allocated memory: 1.198 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv3x3_bn_act_DSPop_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.05 seconds; current allocated memory: 1.198 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 1.198 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv3padding527688' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 1.199 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 1.199 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convDSPOpt_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 9.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.58 seconds; current allocated memory: 1.200 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.96 seconds; current allocated memory: 1.201 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv3x3_bn_act_DSPop_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.06 seconds; current allocated memory: 1.202 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 1.202 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv3padding689' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 1.202 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 1.202 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convDSPOpt_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 9.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.58 seconds; current allocated memory: 1.204 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.99 seconds; current allocated memory: 1.205 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv3x3_bn_act_DSPop_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.04 seconds; current allocated memory: 1.205 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 1.206 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'streamInOneRowTwoPix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation ('row_buffer_0_V_addr_1_write_ln37', ./src/conv1x1DSP2.hpp:37) of variable 'Part1.V', ./src/conv1x1DSP2.hpp:34 on array 'row_buffer_0_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'row_buffer_0_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 1.206 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 1.206 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'streamOutOneRowTwoPi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.49 seconds; current allocated memory: 1.206 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 1.207 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv1x1convert690' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 1.207 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 1.207 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'simd_mac_DSP2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'simd_mac_DSP2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 1.207 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 1.207 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv1x1DSP2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 9.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.5 seconds; current allocated memory: 1.208 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.69 seconds; current allocated memory: 1.208 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv1x1_DSPopt' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.75 seconds; current allocated memory: 1.209 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 1.209 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddLast_3600u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 1.209 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 1.209 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'do_compute2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 1.209 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 10.11 seconds; current allocated memory: 1.217 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ultra_net' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.53 seconds; current allocated memory: 1.219 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.59 seconds; current allocated memory: 1.220 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ExtractPixels' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'ultra_net_mul_32s_18ns_32_2_1' to 'ultra_net_mul_32sbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'ultra_net_mul_32sbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ExtractPixels'.
INFO: [HLS 200-111]  Elapsed time: 3.99 seconds; current allocated memory: 1.223 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'StreamingDataWidthCo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'ultra_net_mul_32sbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'StreamingDataWidthCo'.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 1.224 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'StreamingDataWidthCo_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'ultra_net_mul_32s_19ns_32_2_1' to 'ultra_net_mul_32scud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'ultra_net_mul_32scud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'StreamingDataWidthCo_1'.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 1.225 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'stream_to_mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'stream_to_mat'.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 1.226 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Resize_opr_linear' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Resize_opr_linear_k_buf_val_val_0_0' to 'Resize_opr_lineardEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Resize_opr_linear_k_buf_val_val_0_1' to 'Resize_opr_lineareOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Resize_opr_linear_k_buf_val_val_0_2' to 'Resize_opr_linearfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Resize_opr_linear_k_buf_val_val_1_0' to 'Resize_opr_linearg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Resize_opr_linear_k_buf_val_val_1_1' to 'Resize_opr_linearhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Resize_opr_linear_k_buf_val_val_1_2' to 'Resize_opr_linearibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ultra_net_mul_27ns_25ns_69_2_1' to 'ultra_net_mul_27njbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ultra_net_mul_20s_28s_48_2_1' to 'ultra_net_mul_20skbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ultra_net_mul_mul_8ns_20s_28_1_1' to 'ultra_net_mul_mullbW' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'ultra_net_mul_20skbM': 12 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ultra_net_mul_27njbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ultra_net_mul_mullbW': 12 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Resize_opr_linear'.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 1.229 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mat_to_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'mat_to_stream'.
INFO: [HLS 200-111]  Elapsed time: 2.54 seconds; current allocated memory: 1.235 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resize' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'start_for_Resize_opr_linear_U0' to 'start_for_Resize_mb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_mat_to_stream_U0' to 'start_for_mat_to_ncg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'resize'.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 1.235 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resize_batch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'resize_batch'.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 1.236 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'stream_in_row_l0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'stream_in_row_l0'.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 1.237 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'stream_out_data_l0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'ultra_net_mux_42_24_1_1' to 'ultra_net_mux_42_ocq' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'ultra_net_mux_42_ocq': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'stream_out_data_l0'.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 1.238 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv3padding_l0682' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conv3padding_l0682_row_buffer_0_V' to 'conv3padding_l068pcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv3padding_l0682_row_buffer_1_V' to 'conv3padding_l068qcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv3padding_l0682_row_buffer_2_V' to 'conv3padding_l068rcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv3padding_l0682_row_buffer_3_V' to 'conv3padding_l068sc4' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv3padding_l0682'.
INFO: [HLS 200-111]  Elapsed time: 0.54 seconds; current allocated memory: 1.239 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'loadInReg9_8u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'loadInReg9_8u_s'.
INFO: [HLS 200-111]  Elapsed time: 0.44 seconds; current allocated memory: 1.241 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'simd_mac9_DSP2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'ultra_net_mul_mul_28s_8ns_36_1_0' to 'ultra_net_mul_multde' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'ultra_net_mul_multde': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'simd_mac9_DSP2'.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 1.242 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convDSPOpt_l0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_l0_conv_0_w_new_V_0_0' to 'convDSPOpt_l0_conudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_l0_conv_0_w_new_V_0_1' to 'convDSPOpt_l0_convdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_l0_conv_0_w_new_V_0_2' to 'convDSPOpt_l0_conwdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_l0_conv_0_w_new_V_1_0' to 'convDSPOpt_l0_conxdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_l0_conv_0_w_new_V_1_1' to 'convDSPOpt_l0_conyd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_l0_conv_0_w_new_V_1_2' to 'convDSPOpt_l0_conzec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_l0_conv_0_w_new_V_2_0' to 'convDSPOpt_l0_conAem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_l0_conv_0_w_new_V_2_1' to 'convDSPOpt_l0_conBew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_l0_conv_0_w_new_V_2_2' to 'convDSPOpt_l0_conCeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_l0_conv_0_w_new_V_3_0' to 'convDSPOpt_l0_conDeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_l0_conv_0_w_new_V_3_1' to 'convDSPOpt_l0_conEe0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_l0_conv_0_w_new_V_3_2' to 'convDSPOpt_l0_conFfa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_l0_conv_0_w_new_V_4_0' to 'convDSPOpt_l0_conGfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_l0_conv_0_w_new_V_4_1' to 'convDSPOpt_l0_conHfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_l0_conv_0_w_new_V_4_2' to 'convDSPOpt_l0_conIfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_l0_conv_0_w_new_V_5_0' to 'convDSPOpt_l0_conJfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_l0_conv_0_w_new_V_5_1' to 'convDSPOpt_l0_conKfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_l0_conv_0_w_new_V_5_2' to 'convDSPOpt_l0_conLf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_l0_conv_0_w_new_V_6_0' to 'convDSPOpt_l0_conMgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_l0_conv_0_w_new_V_6_1' to 'convDSPOpt_l0_conNgs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_l0_conv_0_w_new_V_6_2' to 'convDSPOpt_l0_conOgC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_l0_conv_0_w_new_V_7_0' to 'convDSPOpt_l0_conPgM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_l0_conv_0_w_new_V_7_1' to 'convDSPOpt_l0_conQgW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_l0_conv_0_w_new_V_7_2' to 'convDSPOpt_l0_conRg6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_l0_conv_0_w_new_V_8_0' to 'convDSPOpt_l0_conShg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_l0_conv_0_w_new_V_8_1' to 'convDSPOpt_l0_conThq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_l0_conv_0_w_new_V_8_2' to 'convDSPOpt_l0_conUhA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_l0_conv_0_w_new_V_9_0' to 'convDSPOpt_l0_conVhK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_l0_conv_0_w_new_V_9_1' to 'convDSPOpt_l0_conWhU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_l0_conv_0_w_new_V_9_2' to 'convDSPOpt_l0_conXh4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_l0_conv_0_w_new_V_10_0' to 'convDSPOpt_l0_conYie' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_l0_conv_0_w_new_V_10_1' to 'convDSPOpt_l0_conZio' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_l0_conv_0_w_new_V_10_2' to 'convDSPOpt_l0_con0iy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_l0_conv_0_w_new_V_11_0' to 'convDSPOpt_l0_con1iI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_l0_conv_0_w_new_V_11_1' to 'convDSPOpt_l0_con2iS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_l0_conv_0_w_new_V_11_2' to 'convDSPOpt_l0_con3i2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_l0_conv_0_w_new_V_12_0' to 'convDSPOpt_l0_con4jc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_l0_conv_0_w_new_V_12_1' to 'convDSPOpt_l0_con5jm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_l0_conv_0_w_new_V_12_2' to 'convDSPOpt_l0_con6jw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_l0_conv_0_w_new_V_13_0' to 'convDSPOpt_l0_con7jG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_l0_conv_0_w_new_V_13_1' to 'convDSPOpt_l0_con8jQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_l0_conv_0_w_new_V_13_2' to 'convDSPOpt_l0_con9j0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_l0_conv_0_w_new_V_14_0' to 'convDSPOpt_l0_conbak' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_l0_conv_0_w_new_V_14_1' to 'convDSPOpt_l0_conbbk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_l0_conv_0_w_new_V_14_2' to 'convDSPOpt_l0_conbck' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_l0_conv_0_w_new_V_15_0' to 'convDSPOpt_l0_conbdk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_l0_conv_0_w_new_V_15_1' to 'convDSPOpt_l0_conbek' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_l0_conv_0_w_new_V_15_2' to 'convDSPOpt_l0_conbfk' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'convDSPOpt_l0'.
INFO: [HLS 200-111]  Elapsed time: 2.43 seconds; current allocated memory: 1.248 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bn_qurelu_fixed' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'ultra_net_mac_muladd_15ns_26s_32s_40_1_0' to 'ultra_net_mac_mulbgk' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'ultra_net_mac_mulbgk': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'bn_qurelu_fixed'.
INFO: [HLS 200-111]  Elapsed time: 3.5 seconds; current allocated memory: 1.255 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'streamBnRelu_l0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'streamBnRelu_l0'.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 1.257 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv3x3_l0_bn_act_DS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'start_for_convDSPOpt_l0_U0' to 'start_for_convDSPbhl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_streamBnRelu_l0_U0' to 'start_for_streamBbil' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv3x3_l0_bn_act_DS'.
INFO: [HLS 200-111]  Elapsed time: 0.92 seconds; current allocated memory: 1.259 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max2_PE_4u_16u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max2_PE_4u_16u_s'.
INFO: [HLS 200-111]  Elapsed time: 0.89 seconds; current allocated memory: 1.261 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pool2x2_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'max_pool2x2_3_row_store_V' to 'max_pool2x2_3_rowbjl' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pool2x2_3'.
INFO: [HLS 200-111]  Elapsed time: 0.67 seconds; current allocated memory: 1.262 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'stream_in_row_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'stream_in_row_4'.
INFO: [HLS 200-111]  Elapsed time: 0.62 seconds; current allocated memory: 1.264 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'stream_out_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'ultra_net_mac_muladd_8ns_2ns_8ns_9_1_1' to 'ultra_net_mac_mulbkl' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'ultra_net_mac_mulbkl': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'stream_out_data'.
INFO: [HLS 200-111]  Elapsed time: 0.45 seconds; current allocated memory: 1.265 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv3padding683' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conv3padding683_row_buffer_0_V' to 'conv3padding683_rbll' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv3padding683'.
INFO: [HLS 200-111]  Elapsed time: 0.6 seconds; current allocated memory: 1.266 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decode_weight_data_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'decode_weight_data_2'.
INFO: [HLS 200-111]  Elapsed time: 0.52 seconds; current allocated memory: 1.268 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'simd_MAC_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'ultra_net_mul_mul_26s_15ns_41_1_0' to 'ultra_net_mul_mulbml' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'ultra_net_mul_mulbml': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'simd_MAC_2'.
INFO: [HLS 200-111]  Elapsed time: 0.86 seconds; current allocated memory: 1.272 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convDSPOpt_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_5_conv_1_inc_new_V_0' to 'convDSPOpt_5_convbnm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_5_conv_1_bias_new_V_0' to 'convDSPOpt_5_convbom' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_5_conv_1_inc_new_V_1' to 'convDSPOpt_5_convbpm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_5_conv_1_bias_new_V_1' to 'convDSPOpt_5_convbqm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_5_conv_1_inc_new_V_2' to 'convDSPOpt_5_convbrm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_5_conv_1_bias_new_V_2' to 'convDSPOpt_5_convbsm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_5_conv_1_inc_new_V_3' to 'convDSPOpt_5_convbtn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_5_conv_1_bias_new_V_3' to 'convDSPOpt_5_convbun' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_5_conv_1_w_new_V_0' to 'convDSPOpt_5_convbvn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_5_conv_1_w_new_V_1' to 'convDSPOpt_5_convbwn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_5_conv_1_w_new_V_2' to 'convDSPOpt_5_convbxn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_5_conv_1_w_new_V_3' to 'convDSPOpt_5_convbyn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ultra_net_mul_12ns_32ns_43_2_1' to 'ultra_net_mul_12nbzo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ultra_net_mul_mul_12ns_16s_28_1_1' to 'ultra_net_mul_mulbAo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ultra_net_mul_mul_13ns_16s_29_1_1' to 'ultra_net_mul_mulbBo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ultra_net_mul_mul_11ns_16s_27_1_1' to 'ultra_net_mul_mulbCo' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'ultra_net_mul_12nbzo': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ultra_net_mul_mulbAo': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ultra_net_mul_mulbBo': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ultra_net_mul_mulbCo': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convDSPOpt_5'.
INFO: [HLS 200-111]  Elapsed time: 2.91 seconds; current allocated memory: 1.282 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv3x3_bn_act_DSPop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_A' is changed to 'fifo_w32_d2_A_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'start_for_convDSPOpt_5_U0' to 'start_for_convDSPbDo' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv3x3_bn_act_DSPop'.
INFO: [HLS 200-111]  Elapsed time: 4.04 seconds; current allocated memory: 1.290 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pool2x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'max_pool2x2_row_store_V' to 'max_pool2x2_row_sbEo' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pool2x2'.
INFO: [HLS 200-111]  Elapsed time: 1.17 seconds; current allocated memory: 1.292 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'stream_in_row' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'stream_in_row'.
INFO: [HLS 200-111]  Elapsed time: 0.99 seconds; current allocated memory: 1.294 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'stream_out_data_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'ultra_net_mac_muladd_9ns_2ns_10ns_11_1_1' to 'ultra_net_mac_mulbFp' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'ultra_net_mac_mulbFp': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'stream_out_data_1'.
INFO: [HLS 200-111]  Elapsed time: 0.69 seconds; current allocated memory: 1.295 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv3padding684' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conv3padding684_row_buffer_0_V' to 'conv3padding684_rbGp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv3padding684_row_buffer_1_V' to 'conv3padding684_rbHp' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv3padding684'.
INFO: [HLS 200-111]  Elapsed time: 0.82 seconds; current allocated memory: 1.297 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decode_weight_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'decode_weight_data'.
INFO: [HLS 200-111]  Elapsed time: 0.66 seconds; current allocated memory: 1.298 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'simd_MAC' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'ultra_net_mul_mulbml': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'simd_MAC'.
INFO: [HLS 200-111]  Elapsed time: 0.66 seconds; current allocated memory: 1.300 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bn_qurelu_fixed_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'ultra_net_mul_mul_12ns_17s_29_1_0' to 'ultra_net_mul_mulbIp' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'ultra_net_mul_mulbIp': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'bn_qurelu_fixed_1'.
INFO: [HLS 200-111]  Elapsed time: 1.28 seconds; current allocated memory: 1.303 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convDSPOpt_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_4_conv_2_inc_new_V_0' to 'convDSPOpt_4_convbJp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_4_conv_2_bias_new_V_0' to 'convDSPOpt_4_convbKp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_4_conv_2_inc_new_V_1' to 'convDSPOpt_4_convbLp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_4_conv_2_bias_new_V_1' to 'convDSPOpt_4_convbMq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_4_conv_2_inc_new_V_2' to 'convDSPOpt_4_convbNq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_4_conv_2_bias_new_V_2' to 'convDSPOpt_4_convbOq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_4_conv_2_inc_new_V_3' to 'convDSPOpt_4_convbPq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_4_conv_2_bias_new_V_3' to 'convDSPOpt_4_convbQq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_4_conv_2_inc_new_V_4' to 'convDSPOpt_4_convbRq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_4_conv_2_bias_new_V_4' to 'convDSPOpt_4_convbSr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_4_conv_2_inc_new_V_5' to 'convDSPOpt_4_convbTr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_4_conv_2_bias_new_V_5' to 'convDSPOpt_4_convbUr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_4_conv_2_inc_new_V_6' to 'convDSPOpt_4_convbVr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_4_conv_2_bias_new_V_6' to 'convDSPOpt_4_convbWr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_4_conv_2_inc_new_V_7' to 'convDSPOpt_4_convbXr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_4_conv_2_bias_new_V_7' to 'convDSPOpt_4_convbYs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_4_conv_2_w_new_V_0' to 'convDSPOpt_4_convbZs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_4_conv_2_w_new_V_1' to 'convDSPOpt_4_convb0s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_4_conv_2_w_new_V_2' to 'convDSPOpt_4_convb1s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_4_conv_2_w_new_V_3' to 'convDSPOpt_4_convb2s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_4_conv_2_w_new_V_4' to 'convDSPOpt_4_convb3s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_4_conv_2_w_new_V_5' to 'convDSPOpt_4_convb4t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_4_conv_2_w_new_V_6' to 'convDSPOpt_4_convb5t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_4_conv_2_w_new_V_7' to 'convDSPOpt_4_convb6t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ultra_net_mul_13ns_32ns_44_2_1' to 'ultra_net_mul_13nb7t' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'ultra_net_mul_13nb7t': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convDSPOpt_4'.
INFO: [HLS 200-111]  Elapsed time: 2.45 seconds; current allocated memory: 1.309 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv3x3_bn_act_DSPop_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_A' is changed to 'fifo_w32_d2_A_x0' due to conflict.
INFO: [SYN 201-210] Renamed object name 'start_for_convDSPOpt_4_U0' to 'start_for_convDSPb8t' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv3x3_bn_act_DSPop_1'.
INFO: [HLS 200-111]  Elapsed time: 5.06 seconds; current allocated memory: 1.318 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pool2x2_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'max_pool2x2_1_row_store_V' to 'max_pool2x2_1_rowb9t' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pool2x2_1'.
INFO: [HLS 200-111]  Elapsed time: 1.43 seconds; current allocated memory: 1.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'stream_in_row_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'stream_in_row_1'.
INFO: [HLS 200-111]  Elapsed time: 1.3 seconds; current allocated memory: 1.323 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'stream_out_data_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'ultra_net_mac_muladd_9ns_2ns_11ns_11_1_1' to 'ultra_net_mac_mulcau' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'ultra_net_mac_mulcau': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'stream_out_data_2'.
INFO: [HLS 200-111]  Elapsed time: 0.77 seconds; current allocated memory: 1.324 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv3padding685' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conv3padding685_row_buffer_0_V' to 'conv3padding685_rcbu' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv3padding685'.
INFO: [HLS 200-111]  Elapsed time: 0.89 seconds; current allocated memory: 1.326 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decode_weight_data_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'decode_weight_data_1'.
INFO: [HLS 200-111]  Elapsed time: 0.76 seconds; current allocated memory: 1.327 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'simd_MAC_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'ultra_net_mul_mulbml': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'simd_MAC_1'.
INFO: [HLS 200-111]  Elapsed time: 0.8 seconds; current allocated memory: 1.329 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convDSPOpt' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_conv_3_inc_new_V_0' to 'convDSPOpt_conv_3ccu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_conv_3_bias_new_V_0' to 'convDSPOpt_conv_3cdu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_conv_3_inc_new_V_1' to 'convDSPOpt_conv_3ceu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_conv_3_bias_new_V_1' to 'convDSPOpt_conv_3cfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_conv_3_inc_new_V_2' to 'convDSPOpt_conv_3cgu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_conv_3_bias_new_V_2' to 'convDSPOpt_conv_3chv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_conv_3_inc_new_V_3' to 'convDSPOpt_conv_3civ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_conv_3_bias_new_V_3' to 'convDSPOpt_conv_3cjv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_conv_3_w_new_V_0' to 'convDSPOpt_conv_3ckv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_conv_3_w_new_V_1' to 'convDSPOpt_conv_3clv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_conv_3_w_new_V_2' to 'convDSPOpt_conv_3cmv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_conv_3_w_new_V_3' to 'convDSPOpt_conv_3cnw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ultra_net_mul_mul_10ns_18s_28_1_1' to 'ultra_net_mul_mulcow' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'ultra_net_mul_mulcow': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convDSPOpt'.
INFO: [HLS 200-111]  Elapsed time: 2.58 seconds; current allocated memory: 1.335 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv3x3_bn_act_DSPop_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w64_d2_A' is changed to 'fifo_w64_d2_A_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_A' is changed to 'fifo_w32_d2_A_x1' due to conflict.
INFO: [SYN 201-210] Renamed object name 'start_for_convDSPOpt_U0' to 'start_for_convDSPcpw' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv3x3_bn_act_DSPop_2'.
INFO: [HLS 200-111]  Elapsed time: 3.8 seconds; current allocated memory: 1.343 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pool2x2_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'max_pool2x2_2_row_store_V' to 'max_pool2x2_2_rowcqw' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pool2x2_2'.
INFO: [HLS 200-111]  Elapsed time: 1.2 seconds; current allocated memory: 1.344 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'stream_in_row_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'stream_in_row_2'.
INFO: [HLS 200-111]  Elapsed time: 1.21 seconds; current allocated memory: 1.347 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'stream_out_data_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'ultra_net_mac_mulcau': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'stream_out_data_3'.
INFO: [HLS 200-111]  Elapsed time: 0.85 seconds; current allocated memory: 1.348 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv3padding686' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conv3padding686_row_buffer_0_V' to 'conv3padding686_rcrw' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv3padding686'.
INFO: [HLS 200-111]  Elapsed time: 1.02 seconds; current allocated memory: 1.350 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convDSPOpt525' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'convDSPOpt525_conv_4_inc_new_V_0' to 'convDSPOpt525_concsw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt525_conv_4_bias_new_V_0' to 'convDSPOpt525_conctx' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt525_conv_4_inc_new_V_1' to 'convDSPOpt525_concux' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt525_conv_4_bias_new_V_1' to 'convDSPOpt525_concvx' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt525_conv_4_w_new_V_0' to 'convDSPOpt525_concwx' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt525_conv_4_w_new_V_1' to 'convDSPOpt525_concxx' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ultra_net_mul_mul_11ns_18s_29_1_1' to 'ultra_net_mul_mulcyx' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'ultra_net_mul_mulbml': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ultra_net_mul_mulcyx': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convDSPOpt525'.
INFO: [HLS 200-111]  Elapsed time: 1.5 seconds; current allocated memory: 1.353 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv3x3_bn_act_DSPop_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_A' is changed to 'fifo_w32_d2_A_x2' due to conflict.
INFO: [SYN 201-210] Renamed object name 'start_for_convDSPOpt525_U0' to 'start_for_convDSPczy' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv3x3_bn_act_DSPop_4'.
INFO: [HLS 200-111]  Elapsed time: 3.03 seconds; current allocated memory: 1.359 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'stream_in_row_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'stream_in_row_3'.
INFO: [HLS 200-111]  Elapsed time: 0.9 seconds; current allocated memory: 1.360 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'stream_out_data_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'ultra_net_mac_mulcau': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'stream_out_data_4'.
INFO: [HLS 200-111]  Elapsed time: 0.95 seconds; current allocated memory: 1.362 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv3padding526687' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conv3padding526687_row_buffer_0_V' to 'conv3padding52668cAy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv3padding526687_row_buffer_1_V' to 'conv3padding52668cBy' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv3padding526687'.
INFO: [HLS 200-111]  Elapsed time: 1.17 seconds; current allocated memory: 1.364 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convDSPOpt_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_3_conv_5_inc_new_V_0' to 'convDSPOpt_3_convcCy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_3_conv_5_bias_new_V_0' to 'convDSPOpt_3_convcDy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_3_conv_5_inc_new_V_1' to 'convDSPOpt_3_convcEy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_3_conv_5_bias_new_V_1' to 'convDSPOpt_3_convcFz' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_3_conv_5_w_new_V_0' to 'convDSPOpt_3_convcGz' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_3_conv_5_w_new_V_1' to 'convDSPOpt_3_convcHz' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'ultra_net_mul_mulbml': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ultra_net_mul_mulcow': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convDSPOpt_3'.
INFO: [HLS 200-111]  Elapsed time: 1.61 seconds; current allocated memory: 1.367 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv3x3_bn_act_DSPop_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_A' is changed to 'fifo_w32_d2_A_x3' due to conflict.
INFO: [SYN 201-210] Renamed object name 'start_for_convDSPOpt_3_U0' to 'start_for_convDSPcIz' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv3x3_bn_act_DSPop_6'.
INFO: [HLS 200-111]  Elapsed time: 3.1 seconds; current allocated memory: 1.374 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv3padding527688' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conv3padding527688_row_buffer_0_V' to 'conv3padding52768cJz' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv3padding527688_row_buffer_1_V' to 'conv3padding52768cKz' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv3padding527688'.
INFO: [HLS 200-111]  Elapsed time: 1.03 seconds; current allocated memory: 1.375 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convDSPOpt_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_2_conv_6_inc_new_V_0' to 'convDSPOpt_2_convcLz' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_2_conv_6_bias_new_V_0' to 'convDSPOpt_2_convcMA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_2_conv_6_inc_new_V_1' to 'convDSPOpt_2_convcNA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_2_conv_6_bias_new_V_1' to 'convDSPOpt_2_convcOA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_2_conv_6_w_new_V_0' to 'convDSPOpt_2_convcPA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_2_conv_6_w_new_V_1' to 'convDSPOpt_2_convcQA' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'ultra_net_mul_mulbml': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ultra_net_mul_mulcyx': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convDSPOpt_2'.
INFO: [HLS 200-111]  Elapsed time: 1.68 seconds; current allocated memory: 1.378 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv3x3_bn_act_DSPop_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_A' is changed to 'fifo_w32_d2_A_x4' due to conflict.
INFO: [SYN 201-210] Renamed object name 'start_for_convDSPOpt_2_U0' to 'start_for_convDSPcRA' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv3x3_bn_act_DSPop_5'.
INFO: [HLS 200-111]  Elapsed time: 3.14 seconds; current allocated memory: 1.384 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv3padding689' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conv3padding689_row_buffer_0_V' to 'conv3padding689_rcSB' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv3padding689_row_buffer_1_V' to 'conv3padding689_rcTB' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv3padding689'.
INFO: [HLS 200-111]  Elapsed time: 1.08 seconds; current allocated memory: 1.386 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convDSPOpt_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_1_conv_7_inc_new_V_0' to 'convDSPOpt_1_convcUB' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_1_conv_7_bias_new_V_0' to 'convDSPOpt_1_convcVB' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_1_conv_7_inc_new_V_1' to 'convDSPOpt_1_convcWB' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_1_conv_7_bias_new_V_1' to 'convDSPOpt_1_convcXB' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_1_conv_7_w_new_V_0' to 'convDSPOpt_1_convcYC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_1_conv_7_w_new_V_1' to 'convDSPOpt_1_convcZC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ultra_net_mul_mul_12ns_18s_30_1_1' to 'ultra_net_mul_mulc0C' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'ultra_net_mul_mulbml': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ultra_net_mul_mulc0C': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convDSPOpt_1'.
INFO: [HLS 200-111]  Elapsed time: 1.79 seconds; current allocated memory: 1.389 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv3x3_bn_act_DSPop_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_A' is changed to 'fifo_w32_d2_A_x5' due to conflict.
INFO: [SYN 201-210] Renamed object name 'start_for_convDSPOpt_1_U0' to 'start_for_convDSPc1C' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv3x3_bn_act_DSPop_3'.
INFO: [HLS 200-111]  Elapsed time: 3.25 seconds; current allocated memory: 1.395 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'streamInOneRowTwoPix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'streamInOneRowTwoPix'.
INFO: [HLS 200-111]  Elapsed time: 1.1 seconds; current allocated memory: 1.397 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'streamOutOneRowTwoPi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'streamOutOneRowTwoPi'.
INFO: [HLS 200-111]  Elapsed time: 1.24 seconds; current allocated memory: 1.398 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv1x1convert690' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conv1x1convert690_row_buffer_0_V' to 'conv1x1convert690c2C' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv1x1convert690_row_buffer_1_V' to 'conv1x1convert690c3C' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv1x1convert690'.
INFO: [HLS 200-111]  Elapsed time: 1.26 seconds; current allocated memory: 1.400 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'simd_mac_DSP2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'ultra_net_ama_addmuladd_22s_8s_4ns_27ns_27_1_0' to 'ultra_net_ama_addc4D' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'ultra_net_ama_addc4D': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'simd_mac_DSP2'.
INFO: [HLS 200-111]  Elapsed time: 1.12 seconds; current allocated memory: 1.401 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv1x1DSP2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conv1x1DSP2_conv_8_bias_new_V_0' to 'conv1x1DSP2_conv_c5D' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv1x1DSP2_conv_8_bias_new_V_1' to 'conv1x1DSP2_conv_c6D' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv1x1DSP2_conv_8_w_new_V_0' to 'conv1x1DSP2_conv_c7D' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv1x1DSP2_conv_8_w_new_V_1' to 'conv1x1DSP2_conv_c8D' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ultra_net_mul_14ns_32ns_45_2_1' to 'ultra_net_mul_14nc9D' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'ultra_net_mul_14nc9D': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv1x1DSP2'.
INFO: [HLS 200-111]  Elapsed time: 1.64 seconds; current allocated memory: 1.403 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv1x1_DSPopt' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_A' is changed to 'fifo_w32_d2_A_x6' due to conflict.
INFO: [SYN 201-210] Renamed object name 'start_for_conv1x1DSP2_U0' to 'start_for_conv1x1daE' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv1x1_DSPopt'.
INFO: [HLS 200-111]  Elapsed time: 1.66 seconds; current allocated memory: 1.405 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddLast_3600u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'ultra_net_mul_32s_13ns_32_2_1' to 'ultra_net_mul_32sdbE' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'ultra_net_mul_32sdbE': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddLast_3600u_s'.
INFO: [HLS 200-111]  Elapsed time: 1.08 seconds; current allocated memory: 1.406 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'do_compute2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_A' is changed to 'fifo_w32_d2_A_x7' due to conflict.
INFO: [SYN 201-210] Renamed object name 'start_for_StreamingDataWidthCo_U0' to 'start_for_StreamidcE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_StreamingDataWidthCo_1_U0' to 'start_for_StreamiddE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_resize_batch_U0' to 'start_for_resize_deE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_conv3x3_l0_bn_act_DS_U0' to 'start_for_conv3x3dfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_max_pool2x2_3_U0' to 'start_for_max_poodgE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_conv3x3_bn_act_DSPop_U0' to 'start_for_conv3x3dhF' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_max_pool2x2_U0' to 'start_for_max_poodiF' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_conv3x3_bn_act_DSPop_1_U0' to 'start_for_conv3x3djF' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_max_pool2x2_1_U0' to 'start_for_max_poodkF' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_conv3x3_bn_act_DSPop_2_U0' to 'start_for_conv3x3dlF' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_max_pool2x2_2_U0' to 'start_for_max_poodmF' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_conv3x3_bn_act_DSPop_4_U0' to 'start_for_conv3x3dnG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_conv3x3_bn_act_DSPop_6_U0' to 'start_for_conv3x3doG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_conv3x3_bn_act_DSPop_5_U0' to 'start_for_conv3x3dpG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_conv3x3_bn_act_DSPop_3_U0' to 'start_for_conv3x3dqG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_conv1x1_DSPopt_U0' to 'start_for_conv1x1drG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_AddLast_3600u_U0' to 'start_for_AddLastdsG' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'do_compute2'.
INFO: [HLS 200-111]  Elapsed time: 1.24 seconds; current allocated memory: 1.409 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ultra_net' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'ultra_net/in_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ultra_net/in_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ultra_net/in_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ultra_net/out_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ultra_net/out_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ultra_net/out_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ultra_net/reps' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'ultra_net' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' and 'reps' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'ultra_net'.
INFO: [HLS 200-111]  Elapsed time: 5.67 seconds; current allocated memory: 1.416 GB.
INFO: [HLS 200-789] **** Estimated Fmax: 239.35 MHz
INFO: [RTMG 210-282] Generating pipelined core: 'ultra_net_mul_32sbkb_MulnS_0'
INFO: [RTMG 210-282] Generating pipelined core: 'ultra_net_mul_32scud_MulnS_1'
INFO: [RTMG 210-282] Generating pipelined core: 'ultra_net_mul_27njbC_MulnS_2'
INFO: [RTMG 210-282] Generating pipelined core: 'ultra_net_mul_20skbM_MulnS_3'
INFO: [RTMG 210-278] Implementing memory 'Resize_opr_lineardEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'Resize_opr_linearg8j_ram (RAM)' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'raw_img_data_stream_s_U(fifo_w8_d1024_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'raw_img_data_stream_1_U(fifo_w8_d1024_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'raw_img_data_stream_2_U(fifo_w8_d1024_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'resize_img_data_stre_U(fifo_w8_d1024_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'resize_img_data_stre_1_U(fifo_w8_d1024_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'resize_img_data_stre_2_U(fifo_w8_d1024_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Resize_mb6_U(start_for_Resize_mb6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_mat_to_ncg_U(start_for_mat_to_ncg)' using Shift Registers.
INFO: [RTMG 210-278] Implementing memory 'conv3padding_l068pcA_ram (RAM_S2P_BRAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_l0_conudo_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_l0_convdy_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_l0_conwdI_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_l0_conxdS_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_l0_conyd2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_l0_conzec_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_l0_conAem_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_l0_conBew_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_l0_conCeG_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_l0_conDeQ_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_l0_conEe0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_l0_conFfa_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_l0_conGfk_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_l0_conHfu_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_l0_conIfE_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_l0_conJfO_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_l0_conKfY_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_l0_conLf8_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_l0_conMgi_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_l0_conNgs_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_l0_conOgC_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_l0_conPgM_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_l0_conQgW_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_l0_conRg6_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_l0_conShg_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_l0_conThq_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_l0_conUhA_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_l0_conVhK_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_l0_conWhU_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_l0_conXh4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_l0_conYie_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_l0_conZio_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_l0_con0iy_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_l0_con1iI_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_l0_con2iS_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_l0_con3i2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_l0_con4jc_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_l0_con5jm_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_l0_con6jw_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_l0_con7jG_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_l0_con8jQ_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_l0_con9j0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_l0_conbak_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_l0_conbbk_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_l0_conbck_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_l0_conbdk_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_l0_conbek_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_l0_conbfk_rom' using distributed ROMs.
INFO: [RTMG 210-285] Implementing FIFO 'padding_out_V_V_U(fifo_w72_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'reps_c_i_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv_l0_out_V_V_U(fifo_w416_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'reps_c1_i_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_convDSPbhl_U(start_for_convDSPbhl)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_streamBbil_U(start_for_streamBbil)' using Shift Registers.
INFO: [RTMG 210-278] Implementing memory 'max_pool2x2_3_rowbjl_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'conv3padding683_rbll_ram (RAM_S2P_BRAM)' using block RAMs.
INFO: [RTMG 210-282] Generating pipelined core: 'ultra_net_mul_12nbzo_MulnS_4'
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_5_convbnm_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_5_convbom_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_5_convbpm_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_5_convbqm_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_5_convbrm_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_5_convbsm_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_5_convbtn_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_5_convbun_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_5_convbvn_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_5_convbwn_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_5_convbxn_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_5_convbyn_rom' using auto ROMs.
INFO: [RTMG 210-285] Implementing FIFO 'padding_out_V_V_U(fifo_w128_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'reps_c_i_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_convDSPbDo_U(start_for_convDSPbDo)' using Shift Registers.
INFO: [RTMG 210-278] Implementing memory 'max_pool2x2_row_sbEo_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'conv3padding684_rbGp_ram (RAM_S2P_BRAM)' using block RAMs.
INFO: [RTMG 210-282] Generating pipelined core: 'ultra_net_mul_13nb7t_MulnS_5'
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_4_convbJp_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_4_convbKp_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_4_convbLp_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_4_convbMq_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_4_convbNq_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_4_convbOq_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_4_convbPq_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_4_convbQq_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_4_convbRq_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_4_convbSr_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_4_convbTr_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_4_convbUr_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_4_convbVr_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_4_convbWr_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_4_convbXr_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_4_convbYs_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_4_convbZs_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_4_convb0s_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_4_convb1s_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_4_convb2s_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_4_convb3s_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_4_convb4t_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_4_convb5t_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_4_convb6t_rom' using auto ROMs.
INFO: [RTMG 210-285] Implementing FIFO 'padding_out_V_V_U(fifo_w64_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'reps_c_i_U(fifo_w32_d2_A_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_convDSPb8t_U(start_for_convDSPb8t)' using Shift Registers.
INFO: [RTMG 210-278] Implementing memory 'max_pool2x2_1_rowb9t_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'conv3padding685_rcbu_ram (RAM_S2P_BRAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_conv_3ccu_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_conv_3cdu_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_conv_3ceu_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_conv_3cfu_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_conv_3cgu_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_conv_3chv_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_conv_3civ_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_conv_3cjv_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_conv_3ckv_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_conv_3clv_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_conv_3cmv_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_conv_3cnw_rom' using auto ROMs.
INFO: [RTMG 210-285] Implementing FIFO 'padding_out_V_V_U(fifo_w64_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'reps_c_i_U(fifo_w32_d2_A_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_convDSPcpw_U(start_for_convDSPcpw)' using Shift Registers.
INFO: [RTMG 210-278] Implementing memory 'max_pool2x2_2_rowcqw_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'conv3padding686_rcrw_ram (RAM_S2P_BRAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt525_concsw_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt525_conctx_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt525_concux_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt525_concvx_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt525_concwx_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt525_concxx_rom' using auto ROMs.
INFO: [RTMG 210-285] Implementing FIFO 'padding_out_V_V_U(fifo_w32_d2_A_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'reps_c_i_U(fifo_w32_d2_A_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_convDSPczy_U(start_for_convDSPczy)' using Shift Registers.
INFO: [RTMG 210-278] Implementing memory 'conv3padding52668cAy_ram (RAM_S2P_BRAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_3_convcCy_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_3_convcDy_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_3_convcEy_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_3_convcFz_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_3_convcGz_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_3_convcHz_rom' using auto ROMs.
INFO: [RTMG 210-285] Implementing FIFO 'padding_out_V_V_U(fifo_w32_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'reps_c_i_U(fifo_w32_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_convDSPcIz_U(start_for_convDSPcIz)' using Shift Registers.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_2_convcLz_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_2_convcMA_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_2_convcNA_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_2_convcOA_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_2_convcPA_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_2_convcQA_rom' using auto ROMs.
INFO: [RTMG 210-285] Implementing FIFO 'padding_out_V_V_U(fifo_w32_d2_A_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'reps_c_i_U(fifo_w32_d2_A_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_convDSPcRA_U(start_for_convDSPcRA)' using Shift Registers.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_1_convcUB_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_1_convcVB_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_1_convcWB_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_1_convcXB_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_1_convcYC_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_1_convcZC_rom' using auto ROMs.
INFO: [RTMG 210-285] Implementing FIFO 'padding_out_V_V_U(fifo_w32_d2_A_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'reps_c_i_U(fifo_w32_d2_A_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_convDSPc1C_U(start_for_convDSPc1C)' using Shift Registers.
INFO: [RTMG 210-278] Implementing memory 'conv1x1convert690c2C_ram (RAM_S2P_BRAM)' using block RAMs.
INFO: [RTMG 210-282] Generating pipelined core: 'ultra_net_mul_14nc9D_MulnS_6'
INFO: [RTMG 210-279] Implementing memory 'conv1x1DSP2_conv_c5D_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv1x1DSP2_conv_c6D_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv1x1DSP2_conv_c7D_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv1x1DSP2_conv_c8D_rom' using auto ROMs.
INFO: [RTMG 210-285] Implementing FIFO 'conv1in_V_V_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'reps_c_i_U(fifo_w32_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv1x1daE_U(start_for_conv1x1daE)' using Shift Registers.
INFO: [RTMG 210-282] Generating pipelined core: 'ultra_net_mul_32sdbE_MulnS_7'
INFO: [RTMG 210-285] Implementing FIFO 'in_stream_extract_V_s_U(fifo_w64_d1024_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'reps_c_U(fifo_w32_d2_A_x7)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream0_V_V_U(fifo_w192_d1024_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'reps_c1_U(fifo_w32_d2_A_x7)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream1_V_V_U(fifo_w24_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'reps_c2_U(fifo_w32_d2_A_x7)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream2_V_V_U(fifo_w24_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'reps_c3_U(fifo_w32_d2_A_x7)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv_0_out_V_V_U(fifo_w128_d128_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'reps_c4_U(fifo_w32_d2_A_x7)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'pool_0_out_V_V_U(fifo_w128_d128_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'reps_c5_U(fifo_w32_d2_A_x7)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv_1_out_V_V_U(fifo_w32_d128_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'reps_c6_U(fifo_w32_d2_A_x7)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'pool_1_out_V_V_U(fifo_w32_d128_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'reps_c7_U(fifo_w32_d2_A_x7)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv_2_out_V_V_U(fifo_w64_d128_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'reps_c8_U(fifo_w32_d2_A_x7)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'pool_2_out_V_V_U(fifo_w64_d128_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'reps_c9_U(fifo_w32_d2_A_x7)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv_3_out_V_V_U(fifo_w32_d128_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'reps_c10_U(fifo_w32_d2_A_x7)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'pool_3_out_V_V_U(fifo_w32_d128_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'reps_c11_U(fifo_w32_d2_A_x7)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv_4_out_V_V_U(fifo_w16_d128_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'reps_c12_U(fifo_w32_d2_A_x7)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv_5_out_V_V_U(fifo_w16_d128_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'reps_c13_U(fifo_w32_d2_A_x7)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv_6_out_V_V_U(fifo_w16_d128_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'reps_c14_U(fifo_w32_d2_A_x7)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv_7_out_V_V_U(fifo_w16_d128_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'reps_c15_U(fifo_w32_d2_A_x7)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv_8_out_V_V_U(fifo_w64_d64_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'reps_c16_U(fifo_w32_d2_A_x7)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_StreamidcE_U(start_for_StreamidcE)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_StreamiddE_U(start_for_StreamiddE)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_resize_deE_U(start_for_resize_deE)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv3x3dfE_U(start_for_conv3x3dfE)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_max_poodgE_U(start_for_max_poodgE)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv3x3dhF_U(start_for_conv3x3dhF)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_max_poodiF_U(start_for_max_poodiF)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv3x3djF_U(start_for_conv3x3djF)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_max_poodkF_U(start_for_max_poodkF)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv3x3dlF_U(start_for_conv3x3dlF)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_max_poodmF_U(start_for_max_poodmF)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv3x3dnG_U(start_for_conv3x3dnG)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv3x3doG_U(start_for_conv3x3doG)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv3x3dpG_U(start_for_conv3x3dpG)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv3x3dqG_U(start_for_conv3x3dqG)' using Shift Registers.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file './src/ultranet.cpp' ... 
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: ./src/ultranet.cpp:130:19
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: ./src/ultranet.cpp:130:33
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: ./src/ultranet.cpp:130:49
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: ./src/ultranet.cpp:162:19
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: ./src/ultranet.cpp:162:33
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: ./src/ultranet.cpp:162:49
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: ./src/ultranet.cpp:194:19
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: ./src/ultranet.cpp:194:33
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: ./src/ultranet.cpp:194:49
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: ./src/ultranet.cpp:226:19
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: ./src/ultranet.cpp:226:33
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: ./src/ultranet.cpp:226:49
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: ./src/ultranet.cpp:258:19
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: ./src/ultranet.cpp:258:33
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: ./src/ultranet.cpp:258:49
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: ./src/ultranet.cpp:277:19
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: ./src/ultranet.cpp:277:33
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: ./src/ultranet.cpp:277:49
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: ./src/ultranet.cpp:296:19
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: ./src/ultranet.cpp:296:33
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: ./src/ultranet.cpp:296:49
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: ./src/ultranet.cpp:315:19
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: ./src/ultranet.cpp:315:33
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: ./src/ultranet.cpp:315:49
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: ./src/ultranet.cpp:329:19
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: ./src/ultranet.cpp:329:33
WARNING: [HLS 200-471] Dataflow form checks found 26 issue(s) in file ./src/ultranet.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:02:05 ; elapsed = 00:02:12 . Memory (MB): peak = 952.848 ; gain = 523.035 ; free physical = 19299 ; free virtual = 55946
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:02:05 ; elapsed = 00:02:12 . Memory (MB): peak = 952.848 ; gain = 523.035 ; free physical = 19299 ; free virtual = 55946
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (./src/conv2d_DSPopt.hpp:258) in function 'void simd_MAC<4u, 4u, 11u, 4u, 4u>(ap_int<((FORWARD_REFERENCE) * (2)) + (FORWARD_REFERENCE)>*, ap_uint<(FORWARD_REFERENCE) + (FORWARD_REFERENCE)>*, ap_int<(FORWARD_REFERENCE) + (5)>&, ap_int<(FORWARD_REFERENCE) + (5)>&, ap_int<(FORWARD_REFERENCE) + (5)>&, ap_int<(FORWARD_REFERENCE) + (5)>&)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (./src/conv2d_DSPopt.hpp:78) in function 'void stream_out_data<3u, 10u, 20u, 64u, 4u, 4u, 4u, 32u>(hls::stream<ap_uint<((FORWARD_REFERENCE) * (FORWARD_REFERENCE)) * (2)> >&, ap_uint<((FORWARD_REFERENCE) * (FORWARD_REFERENCE)) * (2)> (*) [4][((((FORWARD_REFERENCE) / (2)) + (1)) * (FORWARD_REFERENCE)) / (FORWARD_REFERENCE)], bool, ap_int<12>, ap_uint<2>)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (./src/conv2d_DSPopt.hpp:78) in function 'void stream_out_data<3u, 20u, 40u, 64u, 4u, 8u, 8u, 16u>(hls::stream<ap_uint<((FORWARD_REFERENCE) * (FORWARD_REFERENCE)) * (2)> >&, ap_uint<((FORWARD_REFERENCE) * (FORWARD_REFERENCE)) * (2)> (*) [4][((((FORWARD_REFERENCE) / (2)) + (1)) * (FORWARD_REFERENCE)) / (FORWARD_REFERENCE)], bool, ap_int<12>, ap_uint<2>)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (./src/conv2d_DSPopt.hpp:78) in function 'void stream_out_data<3u, 80u, 160u, 16u, 4u, 16u, 16u, 8u>(hls::stream<ap_uint<((FORWARD_REFERENCE) * (FORWARD_REFERENCE)) * (2)> >&, ap_uint<((FORWARD_REFERENCE) * (FORWARD_REFERENCE)) * (2)> (*) [4][((((FORWARD_REFERENCE) / (2)) + (1)) * (FORWARD_REFERENCE)) / (FORWARD_REFERENCE)], bool, ap_int<12>, ap_uint<2>)' completely with a factor of 1.
INFO: [XFORM 203-603] Inlining function 'hls::Mat<360, 640, 4096>::init' into 'hls::Mat<360, 640, 4096>::Mat.1' (/opt/Xilinx/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:636).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<160, 320, 4096>::init' into 'hls::Mat<160, 320, 4096>::Mat.1' (/opt/Xilinx/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:636).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<360, 640, 4096>::write<ap_uint<8> >' into 'hls::Mat<360, 640, 4096>::operator<<<ap_uint<8> >' (/opt/Xilinx/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:618).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<360, 640, 4096>::operator<<<ap_uint<8> >' into 'stream_to_mat' (./src/ultranet.cpp:47).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<360, 640, 4096>::read' into 'hls::Mat<360, 640, 4096>::operator>>' (/opt/Xilinx/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:711).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<360, 640, 4096>::operator>>' into 'hls::Resize_opr_linear<4096, 360, 640, 160, 320>' (/opt/Xilinx/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:2405).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<160, 320, 4096>::write' into 'hls::Mat<160, 320, 4096>::operator<<' (/opt/Xilinx/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<160, 320, 4096>::operator<<' into 'hls::Resize_opr_linear<4096, 360, 640, 160, 320>' (/opt/Xilinx/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:2439).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<160, 320, 4096>::read' into 'hls::Mat<160, 320, 4096>::operator>><ap_uint<8> >' (/opt/Xilinx/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:611).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<160, 320, 4096>::operator>><ap_uint<8> >' into 'mat_to_stream' (./src/ultranet.cpp:60).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:07:41 ; elapsed = 00:07:52 . Memory (MB): peak = 1654.812 ; gain = 1225.000 ; free physical = 11244 ; free virtual = 54199
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<26, 12, (ap_q_mode)5, (ap_o_mode)3>' into 'hls::sr_cast<unsigned char, ap_fixed<26, 12, (ap_q_mode)5, (ap_o_mode)3, 0> >' (/opt/Xilinx/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, ap_fixed<26, 12, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::Resize_opr_linear<4096, 360, 640, 160, 320>' (/opt/Xilinx/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:2437) automatically.
INFO: [XFORM 203-602] Inlining function 'stream_in_row_l0<320u, 8u>' into 'conv3padding_l0<3u, 160u, 320u, 3u, 8u, 1u>' (./src/conv2d_l0.hpp:87) automatically.
INFO: [XFORM 203-602] Inlining function 'simd_mac9_DSP2<8u, 8u, 20u>' into 'convDSPOpt_l0<160u, 320u, 16u, 16u, 8u, 8u, 26u, 4u>' (./src/conv2d_l0.hpp:203) automatically.
INFO: [XFORM 203-602] Inlining function 'bn_qurelu_fixed<26u, 4u, 15u, 32u, 8u, 8u, 8u>' into 'streamBnRelu_l0<160u, 320u, 16u, 26u, 4u, 15u, 32u, 8u, 8u, 8u, 16u>' (./src/conv2d_l0.hpp:259) automatically.
INFO: [XFORM 203-602] Inlining function 'max2_PE<4u, 16u>' into 'max_pool2x2<160u, 320u, 16u, 4u, 16u>' (./src/pool_reord.hpp:42) automatically.
INFO: [XFORM 203-602] Inlining function 'pack_input_data<4u, 16u, 11u>' into 'convDSPOpt<3u, 4u, 16u, 4u, 160u, 80u, 32u, 4u, 3u, 16u, 14u, 23u, 16u, 4u, 4u, 8u>' (./src/conv2d_DSPopt.hpp:402) automatically.
INFO: [XFORM 203-602] Inlining function 'pack_weight_data<4u, 16u, 11u>' into 'convDSPOpt<3u, 4u, 16u, 4u, 160u, 80u, 32u, 4u, 3u, 16u, 14u, 23u, 16u, 4u, 4u, 8u>' (./src/conv2d_DSPopt.hpp:404) automatically.
INFO: [XFORM 203-602] Inlining function 'bn_qurelu_fixed<16u, 4u, 14u, 23u, 4u, 4u, 8u>' into 'convDSPOpt<3u, 4u, 16u, 4u, 160u, 80u, 32u, 4u, 3u, 16u, 14u, 23u, 16u, 4u, 4u, 8u>' (./src/conv2d_DSPopt.hpp:458) automatically.
INFO: [XFORM 203-602] Inlining function 'max2_PE<4u, 4u>' into 'max_pool2x2<80u, 160u, 32u, 4u, 4u>' (./src/pool_reord.hpp:42) automatically.
INFO: [XFORM 203-602] Inlining function 'pack_input_data<4u, 8u, 11u>' into 'convDSPOpt<3u, 4u, 32u, 4u, 80u, 40u, 64u, 4u, 3u, 17u, 13u, 21u, 8u, 4u, 8u, 8u>' (./src/conv2d_DSPopt.hpp:402) automatically.
INFO: [XFORM 203-602] Inlining function 'pack_weight_data<4u, 8u, 11u>' into 'convDSPOpt<3u, 4u, 32u, 4u, 80u, 40u, 64u, 4u, 3u, 17u, 13u, 21u, 8u, 4u, 8u, 8u>' (./src/conv2d_DSPopt.hpp:404) automatically.
INFO: [XFORM 203-602] Inlining function 'bn_qurelu_fixed<17u, 4u, 13u, 21u, 4u, 4u, 8u>' into 'convDSPOpt<3u, 4u, 32u, 4u, 80u, 40u, 64u, 4u, 3u, 17u, 13u, 21u, 8u, 4u, 8u, 8u>' (./src/conv2d_DSPopt.hpp:458) automatically.
INFO: [XFORM 203-602] Inlining function 'max2_PE<4u, 8u>' into 'max_pool2x2<40u, 80u, 64u, 4u, 8u>' (./src/pool_reord.hpp:42) automatically.
INFO: [XFORM 203-602] Inlining function 'pack_input_data<4u, 8u, 11u>' into 'convDSPOpt<3u, 4u, 64u, 4u, 40u, 20u, 64u, 4u, 3u, 18u, 11u, 20u, 8u, 4u, 4u, 8u>' (./src/conv2d_DSPopt.hpp:402) automatically.
INFO: [XFORM 203-602] Inlining function 'pack_weight_data<4u, 8u, 11u>.1' into 'convDSPOpt<3u, 4u, 64u, 4u, 40u, 20u, 64u, 4u, 3u, 18u, 11u, 20u, 8u, 4u, 4u, 8u>' (./src/conv2d_DSPopt.hpp:404) automatically.
INFO: [XFORM 203-602] Inlining function 'bn_qurelu_fixed<18u, 4u, 11u, 20u, 4u, 4u, 8u>' into 'convDSPOpt<3u, 4u, 64u, 4u, 40u, 20u, 64u, 4u, 3u, 18u, 11u, 20u, 8u, 4u, 4u, 8u>' (./src/conv2d_DSPopt.hpp:458) automatically.
INFO: [XFORM 203-602] Inlining function 'max2_PE<4u, 4u>' into 'max_pool2x2<20u, 40u, 64u, 4u, 4u>' (./src/pool_reord.hpp:42) automatically.
INFO: [XFORM 203-602] Inlining function 'pack_input_data<4u, 4u, 11u>' into 'convDSPOpt<3u, 4u, 64u, 4u, 20u, 10u, 64u, 4u, 3u, 18u, 12u, 20u, 4u, 4u, 2u, 8u>' (./src/conv2d_DSPopt.hpp:402) automatically.
INFO: [XFORM 203-602] Inlining function 'pack_weight_data<4u, 4u, 11u>' into 'convDSPOpt<3u, 4u, 64u, 4u, 20u, 10u, 64u, 4u, 3u, 18u, 12u, 20u, 4u, 4u, 2u, 8u>' (./src/conv2d_DSPopt.hpp:404) automatically.
INFO: [XFORM 203-602] Inlining function 'simd_MAC<4u, 4u, 11u, 4u, 4u>' into 'convDSPOpt<3u, 4u, 64u, 4u, 20u, 10u, 64u, 4u, 3u, 18u, 12u, 20u, 4u, 4u, 2u, 8u>' (./src/conv2d_DSPopt.hpp:423) automatically.
INFO: [XFORM 203-602] Inlining function 'bn_qurelu_fixed<18u, 4u, 12u, 20u, 4u, 4u, 8u>' into 'convDSPOpt<3u, 4u, 64u, 4u, 20u, 10u, 64u, 4u, 3u, 18u, 12u, 20u, 4u, 4u, 2u, 8u>' (./src/conv2d_DSPopt.hpp:458) automatically.
INFO: [XFORM 203-602] Inlining function 'pack_input_data<4u, 4u, 11u>' into 'convDSPOpt<3u, 4u, 64u, 4u, 20u, 10u, 64u, 4u, 3u, 18u, 11u, 21u, 4u, 4u, 2u, 8u>' (./src/conv2d_DSPopt.hpp:402) automatically.
INFO: [XFORM 203-602] Inlining function 'pack_weight_data<4u, 4u, 11u>' into 'convDSPOpt<3u, 4u, 64u, 4u, 20u, 10u, 64u, 4u, 3u, 18u, 11u, 21u, 4u, 4u, 2u, 8u>' (./src/conv2d_DSPopt.hpp:404) automatically.
INFO: [XFORM 203-602] Inlining function 'simd_MAC<4u, 4u, 11u, 4u, 4u>' into 'convDSPOpt<3u, 4u, 64u, 4u, 20u, 10u, 64u, 4u, 3u, 18u, 11u, 21u, 4u, 4u, 2u, 8u>' (./src/conv2d_DSPopt.hpp:423) automatically.
INFO: [XFORM 203-602] Inlining function 'bn_qurelu_fixed<18u, 4u, 11u, 21u, 4u, 4u, 8u>' into 'convDSPOpt<3u, 4u, 64u, 4u, 20u, 10u, 64u, 4u, 3u, 18u, 11u, 21u, 4u, 4u, 2u, 8u>' (./src/conv2d_DSPopt.hpp:458) automatically.
INFO: [XFORM 203-602] Inlining function 'pack_input_data<4u, 4u, 11u>' into 'convDSPOpt<3u, 4u, 64u, 4u, 20u, 10u, 64u, 4u, 3u, 18u, 13u, 22u, 4u, 4u, 2u, 8u>' (./src/conv2d_DSPopt.hpp:402) automatically.
INFO: [XFORM 203-602] Inlining function 'pack_weight_data<4u, 4u, 11u>' into 'convDSPOpt<3u, 4u, 64u, 4u, 20u, 10u, 64u, 4u, 3u, 18u, 13u, 22u, 4u, 4u, 2u, 8u>' (./src/conv2d_DSPopt.hpp:404) automatically.
INFO: [XFORM 203-602] Inlining function 'simd_MAC<4u, 4u, 11u, 4u, 4u>' into 'convDSPOpt<3u, 4u, 64u, 4u, 20u, 10u, 64u, 4u, 3u, 18u, 13u, 22u, 4u, 4u, 2u, 8u>' (./src/conv2d_DSPopt.hpp:423) automatically.
INFO: [XFORM 203-602] Inlining function 'bn_qurelu_fixed<18u, 4u, 13u, 22u, 4u, 4u, 8u>' into 'convDSPOpt<3u, 4u, 64u, 4u, 20u, 10u, 64u, 4u, 3u, 18u, 13u, 22u, 4u, 4u, 2u, 8u>' (./src/conv2d_DSPopt.hpp:458) automatically.
WARNING: [SYNCHK 200-23] ./src/ultranet.cpp:45: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:07:44 ; elapsed = 00:07:55 . Memory (MB): peak = 1654.812 ; gain = 1225.000 ; free physical = 11175 ; free virtual = 54210
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'raw_img.data_stream.V' (./src/ultranet.cpp:72).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'resize_img.data_stream.V' (./src/ultranet.cpp:74).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (./src/ultranet.cpp:39) in function 'stream_to_mat' for pipelining.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (./src/pool_reord.hpp:36) in function 'max_pool2x2<160u, 320u, 16u, 4u, 16u>' automatically.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'max2_PE<4u, 8u>' (./src/pool_reord.hpp:15:27).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'max2_PE<4u, 4u>' (./src/pool_reord.hpp:15:27).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'max2_PE<4u, 16u>' (./src/pool_reord.hpp:15:27).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (./src/ultranet.cpp:57) in function 'mat_to_stream' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-3.1' (/opt/Xilinx/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:2314) in function 'hls::Resize_opr_linear<4096, 360, 640, 160, 320>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1.1' (./src/conv1x1DSP2.hpp:216) in function 'conv1x1DSP2<10u, 20u, 36u, 4u, 64u, 8u, 13u, 32u, 4u, 2u>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (./src/conv1x1DSP2.hpp:58) in function 'streamOutOneRowTwoPix<10u, 20u, 64u, 4u, 2u, 4u, 18u>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1.1' (./src/conv2d_DSPopt.hpp:395) in function 'convDSPOpt<3u, 4u, 64u, 4u, 20u, 10u, 64u, 4u, 3u, 18u, 13u, 22u, 4u, 4u, 2u, 8u>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1.1' (./src/conv2d_DSPopt.hpp:395) in function 'convDSPOpt<3u, 4u, 64u, 4u, 20u, 10u, 64u, 4u, 3u, 18u, 11u, 21u, 4u, 4u, 2u, 8u>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (./src/conv2d_DSPopt.hpp:66) in function 'stream_out_data<3u, 10u, 20u, 64u, 4u, 2u, 4u, 32u>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1.1' (./src/conv2d_DSPopt.hpp:395) in function 'convDSPOpt<3u, 4u, 64u, 4u, 20u, 10u, 64u, 4u, 3u, 18u, 12u, 20u, 4u, 4u, 2u, 8u>' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'pack_input_data<4u, 4u, 11u>' (./src/conv2d_DSPopt.hpp:183:28).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (./src/conv2d_DSPopt.hpp:66) in function 'stream_out_data<3u, 10u, 20u, 64u, 4u, 4u, 4u, 32u>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1.1' (./src/conv2d_DSPopt.hpp:395) in function 'convDSPOpt<3u, 4u, 64u, 4u, 40u, 20u, 64u, 4u, 3u, 18u, 11u, 20u, 8u, 4u, 4u, 8u>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (./src/conv2d_DSPopt.hpp:66) in function 'stream_out_data<3u, 20u, 40u, 64u, 4u, 8u, 8u, 16u>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1.1' (./src/conv2d_DSPopt.hpp:395) in function 'convDSPOpt<3u, 4u, 32u, 4u, 80u, 40u, 64u, 4u, 3u, 17u, 13u, 21u, 8u, 4u, 8u, 8u>' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'pack_input_data<4u, 8u, 11u>' (./src/conv2d_DSPopt.hpp:183:28).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (./src/conv2d_DSPopt.hpp:66) in function 'stream_out_data<3u, 40u, 80u, 32u, 4u, 4u, 8u, 8u>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1.1' (./src/conv2d_DSPopt.hpp:395) in function 'convDSPOpt<3u, 4u, 16u, 4u, 160u, 80u, 32u, 4u, 3u, 16u, 14u, 23u, 16u, 4u, 4u, 8u>' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'pack_input_data<4u, 16u, 11u>' (./src/conv2d_DSPopt.hpp:183:28).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (./src/conv2d_DSPopt.hpp:66) in function 'stream_out_data<3u, 80u, 160u, 16u, 4u, 16u, 16u, 8u>' for pipelining.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (./src/conv2d_DSPopt.hpp:28) in function 'stream_in_row<160u, 16u, 4u, 16u, 16u>' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (./src/conv2d_l0.hpp:245) in function 'streamBnRelu_l0<160u, 320u, 16u, 26u, 4u, 15u, 32u, 8u, 8u, 8u, 16u>' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (./src/conv2d_l0.hpp:246) in function 'streamBnRelu_l0<160u, 320u, 16u, 26u, 4u, 15u, 32u, 8u, 8u, 8u, 16u>' for pipelining.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (./src/conv2d_l0.hpp:177) in function 'convDSPOpt_l0<160u, 320u, 16u, 16u, 8u, 8u, 26u, 4u>' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1.1' (./src/conv2d_l0.hpp:179) in function 'convDSPOpt_l0<160u, 320u, 16u, 16u, 8u, 8u, 26u, 4u>' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'loadInReg9<8u>' (./src/conv2d_l0.hpp:146:30).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (./src/conv2d_l0.hpp:46) in function 'stream_out_data_l0<160u, 320u, 8u, 1u>' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'simd_mac_DSP2<4u, 8u, 14u, 4u>' (./src/conv1x1DSP2.hpp:170:29).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'simd_MAC<4u, 4u, 11u, 4u, 4u>' (./src/conv2d_DSPopt.hpp:247:36).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'pack_weight_data<4u, 4u, 11u>' (./src/conv2d_DSPopt.hpp:195:28).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'simd_MAC<4u, 4u, 11u, 8u, 4u>' (./src/conv2d_DSPopt.hpp:247:36).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'simd_MAC<4u, 4u, 11u, 8u, 4u>.1' (./src/conv2d_DSPopt.hpp:247:36).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'pack_weight_data<4u, 8u, 11u>' (./src/conv2d_DSPopt.hpp:195:28).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'pack_weight_data<4u, 8u, 11u>.1' (./src/conv2d_DSPopt.hpp:195:28).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'simd_MAC<4u, 4u, 11u, 16u, 4u>' (./src/conv2d_DSPopt.hpp:247:36).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'pack_weight_data<4u, 16u, 11u>' (./src/conv2d_DSPopt.hpp:195:28).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'simd_mac9_DSP2<8u, 8u, 20u>' (./src/conv2d_l0.hpp:102:26).
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (./src/ultranet.cpp:43) in function 'stream_to_mat' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (/opt/Xilinx/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:600) in function 'stream_to_mat' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (./src/pool_reord.hpp:36) in function 'max_pool2x2<160u, 320u, 16u, 4u, 16u>' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (./src/pool_reord.hpp:15) in function 'max2_PE<4u, 8u>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (./src/pool_reord.hpp:15) in function 'max2_PE<4u, 4u>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (./src/pool_reord.hpp:15) in function 'max2_PE<4u, 16u>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (/opt/Xilinx/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:677) in function 'mat_to_stream' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (/opt/Xilinx/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:213) in function 'mat_to_stream' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.3' (./src/ultranet.cpp:62) in function 'mat_to_stream' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.1' (/opt/Xilinx/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:2394) in function 'hls::Resize_opr_linear<4096, 360, 640, 160, 320>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.2' (/opt/Xilinx/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::Resize_opr_linear<4096, 360, 640, 160, 320>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.3' (/opt/Xilinx/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:2418) in function 'hls::Resize_opr_linear<4096, 360, 640, 160, 320>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.4' (/opt/Xilinx/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:2428) in function 'hls::Resize_opr_linear<4096, 360, 640, 160, 320>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.5' (/opt/Xilinx/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::Resize_opr_linear<4096, 360, 640, 160, 320>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (./src/conv1x1DSP2.hpp:219) in function 'conv1x1DSP2<10u, 20u, 36u, 4u, 64u, 8u, 13u, 32u, 4u, 2u>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.2' (./src/conv1x1DSP2.hpp:222) in function 'conv1x1DSP2<10u, 20u, 36u, 4u, 64u, 8u, 13u, 32u, 4u, 2u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.2.1' (./src/conv1x1DSP2.hpp:223) in function 'conv1x1DSP2<10u, 20u, 36u, 4u, 64u, 8u, 13u, 32u, 4u, 2u>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.3' (./src/conv1x1DSP2.hpp:230) in function 'conv1x1DSP2<10u, 20u, 36u, 4u, 64u, 8u, 13u, 32u, 4u, 2u>' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.4' (./src/conv1x1DSP2.hpp:245) in function 'conv1x1DSP2<10u, 20u, 36u, 4u, 64u, 8u, 13u, 32u, 4u, 2u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (./src/conv1x1DSP2.hpp:65) in function 'streamOutOneRowTwoPix<10u, 20u, 64u, 4u, 2u, 4u, 18u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.2' (./src/conv1x1DSP2.hpp:70) in function 'streamOutOneRowTwoPix<10u, 20u, 64u, 4u, 2u, 4u, 18u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (./src/conv2d_DSPopt.hpp:403) in function 'convDSPOpt<3u, 4u, 64u, 4u, 20u, 10u, 64u, 4u, 3u, 18u, 13u, 22u, 4u, 4u, 2u, 8u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.2' (./src/conv2d_DSPopt.hpp:410) in function 'convDSPOpt<3u, 4u, 64u, 4u, 20u, 10u, 64u, 4u, 3u, 18u, 13u, 22u, 4u, 4u, 2u, 8u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.3' (./src/conv2d_DSPopt.hpp:454) in function 'convDSPOpt<3u, 4u, 64u, 4u, 20u, 10u, 64u, 4u, 3u, 18u, 13u, 22u, 4u, 4u, 2u, 8u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (./src/conv2d_DSPopt.hpp:403) in function 'convDSPOpt<3u, 4u, 64u, 4u, 20u, 10u, 64u, 4u, 3u, 18u, 11u, 21u, 4u, 4u, 2u, 8u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.2' (./src/conv2d_DSPopt.hpp:410) in function 'convDSPOpt<3u, 4u, 64u, 4u, 20u, 10u, 64u, 4u, 3u, 18u, 11u, 21u, 4u, 4u, 2u, 8u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.3' (./src/conv2d_DSPopt.hpp:454) in function 'convDSPOpt<3u, 4u, 64u, 4u, 20u, 10u, 64u, 4u, 3u, 18u, 11u, 21u, 4u, 4u, 2u, 8u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (./src/conv2d_DSPopt.hpp:78) in function 'stream_out_data<3u, 10u, 20u, 64u, 4u, 2u, 4u, 32u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (./src/conv2d_DSPopt.hpp:87) in function 'stream_out_data<3u, 10u, 20u, 64u, 4u, 2u, 4u, 32u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (./src/conv2d_DSPopt.hpp:403) in function 'convDSPOpt<3u, 4u, 64u, 4u, 20u, 10u, 64u, 4u, 3u, 18u, 12u, 20u, 4u, 4u, 2u, 8u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.2' (./src/conv2d_DSPopt.hpp:410) in function 'convDSPOpt<3u, 4u, 64u, 4u, 20u, 10u, 64u, 4u, 3u, 18u, 12u, 20u, 4u, 4u, 2u, 8u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.3' (./src/conv2d_DSPopt.hpp:454) in function 'convDSPOpt<3u, 4u, 64u, 4u, 20u, 10u, 64u, 4u, 3u, 18u, 12u, 20u, 4u, 4u, 2u, 8u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (./src/conv2d_DSPopt.hpp:185) in function 'pack_input_data<4u, 4u, 11u>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (./src/conv2d_DSPopt.hpp:87) in function 'stream_out_data<3u, 10u, 20u, 64u, 4u, 4u, 4u, 32u>' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (./src/conv2d_DSPopt.hpp:403) in function 'convDSPOpt<3u, 4u, 64u, 4u, 40u, 20u, 64u, 4u, 3u, 18u, 11u, 20u, 8u, 4u, 4u, 8u>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.2' (./src/conv2d_DSPopt.hpp:410) in function 'convDSPOpt<3u, 4u, 64u, 4u, 40u, 20u, 64u, 4u, 3u, 18u, 11u, 20u, 8u, 4u, 4u, 8u>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.3' (./src/conv2d_DSPopt.hpp:454) in function 'convDSPOpt<3u, 4u, 64u, 4u, 40u, 20u, 64u, 4u, 3u, 18u, 11u, 20u, 8u, 4u, 4u, 8u>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (./src/conv2d_DSPopt.hpp:87) in function 'stream_out_data<3u, 20u, 40u, 64u, 4u, 8u, 8u, 16u>' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (./src/conv2d_DSPopt.hpp:403) in function 'convDSPOpt<3u, 4u, 32u, 4u, 80u, 40u, 64u, 4u, 3u, 17u, 13u, 21u, 8u, 4u, 8u, 8u>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.2' (./src/conv2d_DSPopt.hpp:410) in function 'convDSPOpt<3u, 4u, 32u, 4u, 80u, 40u, 64u, 4u, 3u, 17u, 13u, 21u, 8u, 4u, 8u, 8u>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.3' (./src/conv2d_DSPopt.hpp:454) in function 'convDSPOpt<3u, 4u, 32u, 4u, 80u, 40u, 64u, 4u, 3u, 17u, 13u, 21u, 8u, 4u, 8u, 8u>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (./src/conv2d_DSPopt.hpp:185) in function 'pack_input_data<4u, 8u, 11u>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (./src/conv2d_DSPopt.hpp:78) in function 'stream_out_data<3u, 40u, 80u, 32u, 4u, 4u, 8u, 8u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (./src/conv2d_DSPopt.hpp:87) in function 'stream_out_data<3u, 40u, 80u, 32u, 4u, 4u, 8u, 8u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (./src/conv2d_DSPopt.hpp:403) in function 'convDSPOpt<3u, 4u, 16u, 4u, 160u, 80u, 32u, 4u, 3u, 16u, 14u, 23u, 16u, 4u, 4u, 8u>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.2' (./src/conv2d_DSPopt.hpp:410) in function 'convDSPOpt<3u, 4u, 16u, 4u, 160u, 80u, 32u, 4u, 3u, 16u, 14u, 23u, 16u, 4u, 4u, 8u>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.3' (./src/conv2d_DSPopt.hpp:454) in function 'convDSPOpt<3u, 4u, 16u, 4u, 160u, 80u, 32u, 4u, 3u, 16u, 14u, 23u, 16u, 4u, 4u, 8u>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (./src/conv2d_DSPopt.hpp:185) in function 'pack_input_data<4u, 16u, 11u>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (./src/conv2d_DSPopt.hpp:87) in function 'stream_out_data<3u, 80u, 160u, 16u, 4u, 16u, 16u, 8u>' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (./src/conv2d_DSPopt.hpp:28) in function 'stream_in_row<160u, 16u, 4u, 16u, 16u>' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (./src/conv2d_l0.hpp:245) in function 'streamBnRelu_l0<160u, 320u, 16u, 26u, 4u, 15u, 32u, 8u, 8u, 8u, 16u>' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (./src/conv2d_l0.hpp:254) in function 'streamBnRelu_l0<160u, 320u, 16u, 26u, 4u, 15u, 32u, 8u, 8u, 8u, 16u>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.2' (./src/conv2d_l0.hpp:257) in function 'streamBnRelu_l0<160u, 320u, 16u, 26u, 4u, 15u, 32u, 8u, 8u, 8u, 16u>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.3' (./src/conv2d_l0.hpp:264) in function 'streamBnRelu_l0<160u, 320u, 16u, 26u, 4u, 15u, 32u, 8u, 8u, 8u, 16u>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.4' (./src/conv2d_l0.hpp:267) in function 'streamBnRelu_l0<160u, 320u, 16u, 26u, 4u, 15u, 32u, 8u, 8u, 8u, 16u>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (./src/conv2d_l0.hpp:177) in function 'convDSPOpt_l0<160u, 320u, 16u, 16u, 8u, 8u, 26u, 4u>' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (./src/conv2d_l0.hpp:191) in function 'convDSPOpt_l0<160u, 320u, 16u, 16u, 8u, 8u, 26u, 4u>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1.1' (./src/conv2d_l0.hpp:192) in function 'convDSPOpt_l0<160u, 320u, 16u, 16u, 8u, 8u, 26u, 4u>' completely with a factor of 9.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.2' (./src/conv2d_l0.hpp:200) in function 'convDSPOpt_l0<160u, 320u, 16u, 16u, 8u, 8u, 26u, 4u>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.3' (./src/conv2d_l0.hpp:222) in function 'convDSPOpt_l0<160u, 320u, 16u, 16u, 8u, 8u, 26u, 4u>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (./src/conv2d_l0.hpp:150) in function 'loadInReg9<8u>' completely with a factor of 9.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (./src/conv2d_l0.hpp:50) in function 'stream_out_data_l0<160u, 320u, 8u, 1u>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (./src/conv1x1DSP2.hpp:178) in function 'simd_mac_DSP2<4u, 8u, 14u, 4u>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (./src/conv2d_DSPopt.hpp:261) in function 'simd_MAC<4u, 4u, 11u, 4u, 4u>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (./src/conv2d_DSPopt.hpp:198) in function 'pack_weight_data<4u, 4u, 11u>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (./src/conv2d_DSPopt.hpp:258) in function 'simd_MAC<4u, 4u, 11u, 8u, 4u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (./src/conv2d_DSPopt.hpp:261) in function 'simd_MAC<4u, 4u, 11u, 8u, 4u>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (./src/conv2d_DSPopt.hpp:258) in function 'simd_MAC<4u, 4u, 11u, 8u, 4u>.1' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (./src/conv2d_DSPopt.hpp:261) in function 'simd_MAC<4u, 4u, 11u, 8u, 4u>.1' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (./src/conv2d_DSPopt.hpp:198) in function 'pack_weight_data<4u, 8u, 11u>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (./src/conv2d_DSPopt.hpp:198) in function 'pack_weight_data<4u, 8u, 11u>.1' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (./src/conv2d_DSPopt.hpp:258) in function 'simd_MAC<4u, 4u, 11u, 16u, 4u>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (./src/conv2d_DSPopt.hpp:261) in function 'simd_MAC<4u, 4u, 11u, 16u, 4u>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (./src/conv2d_DSPopt.hpp:198) in function 'pack_weight_data<4u, 16u, 11u>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (./src/conv2d_l0.hpp:130) in function 'simd_mac9_DSP2<8u, 8u, 20u>' completely with a factor of 9.
INFO: [XFORM 203-102] Partitioning array 's.val.V.assign' (/opt/Xilinx/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:591) automatically.
INFO: [XFORM 203-102] Partitioning array 's.val.assign.1' (/opt/Xilinx/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'raw_img.data_stream.V' (./src/ultranet.cpp:72) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'resize_img.data_stream.V' (./src/ultranet.cpp:74) .
INFO: [XFORM 203-101] Partitioning array 'conv_0_w_new.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_0_inc_new.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_0_bias_new.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_1_w_new.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_1_inc_new.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_1_bias_new.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_2_w_new.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_2_inc_new.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_2_bias_new.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_3_w_new.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_3_inc_new.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_3_bias_new.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_4_w_new.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_4_inc_new.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_4_bias_new.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_5_w_new.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_5_inc_new.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_5_bias_new.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_6_w_new.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_6_inc_new.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_6_bias_new.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_7_w_new.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_7_inc_new.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_7_bias_new.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_8_w_new.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_8_bias_new.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val.V' (./src/ultranet.cpp:41) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val.V' (./src/ultranet.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (/opt/Xilinx/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'k_buf.val.val' (/opt/Xilinx/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:2285) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'win.val.val' (/opt/Xilinx/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:2286) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 's.val' (/opt/Xilinx/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:2295) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'd.val' (/opt/Xilinx/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:2295) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (/opt/Xilinx/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'row_buffer.V' (./src/conv2d_l0.hpp:78) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'row_buffer.V' (./src/conv2d_DSPopt.hpp:119) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'row_buffer.V' (./src/conv2d_DSPopt.hpp:119) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'row_buffer.V' (./src/conv2d_DSPopt.hpp:119) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'row_buffer.V' (./src/conv2d_DSPopt.hpp:119) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'row_buffer.V' (./src/conv2d_DSPopt.hpp:119) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'row_buffer.V' (./src/conv1x1DSP2.hpp:88) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'wvec.V' (./src/conv1x1DSP2.hpp:203) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ivec.V' (./src/conv1x1DSP2.hpp:207) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'outPartialArr.V' (./src/conv1x1DSP2.hpp:210) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buffer_data.V' (./src/conv1x1DSP2.hpp:61) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'wpacks.V' (./src/conv2d_DSPopt.hpp:374) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ipack.V' (./src/conv2d_DSPopt.hpp:378) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'firPartialRes0.V' (./src/conv2d_DSPopt.hpp:382) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'firPartialRes1.V' (./src/conv2d_DSPopt.hpp:384) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'outPartialArr0.V' (./src/conv2d_DSPopt.hpp:387) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'outPartialArr1.V' (./src/conv2d_DSPopt.hpp:389) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'wpacks.V' (./src/conv2d_DSPopt.hpp:374) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ipack.V' (./src/conv2d_DSPopt.hpp:378) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'firPartialRes0.V' (./src/conv2d_DSPopt.hpp:382) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'firPartialRes1.V' (./src/conv2d_DSPopt.hpp:384) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'outPartialArr0.V' (./src/conv2d_DSPopt.hpp:387) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'outPartialArr1.V' (./src/conv2d_DSPopt.hpp:389) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'row_buffer.V' (./src/conv2d_DSPopt.hpp:119) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'row_buffer.V' (./src/conv2d_DSPopt.hpp:119) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buffer_data.V' (./src/conv2d_DSPopt.hpp:75) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'wpacks.V' (./src/conv2d_DSPopt.hpp:374) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ipack.V' (./src/conv2d_DSPopt.hpp:378) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'firPartialRes0.V' (./src/conv2d_DSPopt.hpp:382) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'firPartialRes1.V' (./src/conv2d_DSPopt.hpp:384) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'outPartialArr0.V' (./src/conv2d_DSPopt.hpp:387) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'outPartialArr1.V' (./src/conv2d_DSPopt.hpp:389) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ipack.V' (./src/conv2d_DSPopt.hpp:378) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buffer_data.V' (./src/conv2d_DSPopt.hpp:75) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'wpacks.V' (./src/conv2d_DSPopt.hpp:374) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ipack.V' (./src/conv2d_DSPopt.hpp:378) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'firPartialRes0.V' (./src/conv2d_DSPopt.hpp:382) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'firPartialRes1.V' (./src/conv2d_DSPopt.hpp:384) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'outPartialArr0.V' (./src/conv2d_DSPopt.hpp:387) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'outPartialArr1.V' (./src/conv2d_DSPopt.hpp:389) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buffer_data.V' (./src/conv2d_DSPopt.hpp:75) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'wpacks.V' (./src/conv2d_DSPopt.hpp:374) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ipack.V' (./src/conv2d_DSPopt.hpp:378) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'firPartialRes0.V' (./src/conv2d_DSPopt.hpp:382) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'firPartialRes1.V' (./src/conv2d_DSPopt.hpp:384) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'outPartialArr0.V' (./src/conv2d_DSPopt.hpp:387) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'outPartialArr1.V' (./src/conv2d_DSPopt.hpp:389) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buffer_data.V' (./src/conv2d_DSPopt.hpp:75) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'wpacks.V' (./src/conv2d_DSPopt.hpp:374) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ipack.V' (./src/conv2d_DSPopt.hpp:378) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'firPartialRes0.V' (./src/conv2d_DSPopt.hpp:382) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'firPartialRes1.V' (./src/conv2d_DSPopt.hpp:384) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'outPartialArr0.V' (./src/conv2d_DSPopt.hpp:387) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'outPartialArr1.V' (./src/conv2d_DSPopt.hpp:389) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buffer_data.V' (./src/conv2d_DSPopt.hpp:75) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'invec.V' (./src/conv2d_l0.hpp:251) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'outPartialArr.V' (./src/conv2d_l0.hpp:173) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ivec.V' (./src/conv2d_l0.hpp:182) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'wvec.V' (./src/conv2d_l0.hpp:184) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data.V' (./src/conv2d_l0.hpp:48) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'wpacks.V' (./src/conv2d_DSPopt.hpp:374) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'firPartialRes0.V' (./src/conv2d_DSPopt.hpp:382) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'firPartialRes1.V' (./src/conv2d_DSPopt.hpp:384) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'outPartialArr0.V' (./src/conv2d_DSPopt.hpp:387) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'outPartialArr1.V' (./src/conv2d_DSPopt.hpp:389) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'raw_img.data_stream.V' (./src/ultranet.cpp:72) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'resize_img.data_stream.V' (./src/ultranet.cpp:74) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_0_w_new.V'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_1_w_new.V'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_2_w_new.V'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_3_w_new.V'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_4_w_new.V'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_5_w_new.V'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_6_w_new.V'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_7_w_new.V'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'k_buf.val.val' (/opt/Xilinx/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:2285) in dimension 3 completely.
INFO: [XFORM 203-101] Partitioning array 'win.val.val' (/opt/Xilinx/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:2286) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'wvec.V' (./src/conv1x1DSP2.hpp:203) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'wpacks.V' (./src/conv2d_DSPopt.hpp:374) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'wpacks.V' (./src/conv2d_DSPopt.hpp:374) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'wpacks.V' (./src/conv2d_DSPopt.hpp:374) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'wpacks.V' (./src/conv2d_DSPopt.hpp:374) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'wpacks.V' (./src/conv2d_DSPopt.hpp:374) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'wpacks.V' (./src/conv2d_DSPopt.hpp:374) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'wvec.V' (./src/conv2d_l0.hpp:184) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'wpacks.V' (./src/conv2d_DSPopt.hpp:374) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'win.val.val' (/opt/Xilinx/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:2286) in dimension 3 completely.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<26, 12, (ap_q_mode)5, (ap_o_mode)3>' into 'hls::sr_cast<unsigned char, ap_fixed<26, 12, (ap_q_mode)5, (ap_o_mode)3, 0> >' (/opt/Xilinx/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'pack_input_data<4u, 16u, 11u>' into 'convDSPOpt<3u, 4u, 16u, 4u, 160u, 80u, 32u, 4u, 3u, 16u, 14u, 23u, 16u, 4u, 4u, 8u>' (./src/conv2d_DSPopt.hpp:402) automatically.
INFO: [XFORM 203-602] Inlining function 'max2_PE<4u, 4u>' into 'max_pool2x2<80u, 160u, 32u, 4u, 4u>' (./src/pool_reord.hpp:42) automatically.
INFO: [XFORM 203-602] Inlining function 'pack_input_data<4u, 8u, 11u>' into 'convDSPOpt<3u, 4u, 32u, 4u, 80u, 40u, 64u, 4u, 3u, 17u, 13u, 21u, 8u, 4u, 8u, 8u>' (./src/conv2d_DSPopt.hpp:402) automatically.
INFO: [XFORM 203-602] Inlining function 'max2_PE<4u, 8u>' into 'max_pool2x2<40u, 80u, 64u, 4u, 8u>' (./src/pool_reord.hpp:42) automatically.
INFO: [XFORM 203-602] Inlining function 'pack_input_data<4u, 8u, 11u>' into 'convDSPOpt<3u, 4u, 64u, 4u, 40u, 20u, 64u, 4u, 3u, 18u, 11u, 20u, 8u, 4u, 4u, 8u>' (./src/conv2d_DSPopt.hpp:402) automatically.
INFO: [XFORM 203-602] Inlining function 'max2_PE<4u, 4u>' into 'max_pool2x2<20u, 40u, 64u, 4u, 4u>' (./src/pool_reord.hpp:42) automatically.
INFO: [XFORM 203-602] Inlining function 'pack_input_data<4u, 4u, 11u>' into 'convDSPOpt<3u, 4u, 64u, 4u, 20u, 10u, 64u, 4u, 3u, 18u, 12u, 20u, 4u, 4u, 2u, 8u>525' (./src/conv2d_DSPopt.hpp:402) automatically.
INFO: [XFORM 203-602] Inlining function 'pack_weight_data<4u, 4u, 11u>' into 'convDSPOpt<3u, 4u, 64u, 4u, 20u, 10u, 64u, 4u, 3u, 18u, 12u, 20u, 4u, 4u, 2u, 8u>525' (./src/conv2d_DSPopt.hpp:404) automatically.
INFO: [XFORM 203-602] Inlining function 'simd_MAC<4u, 4u, 11u, 4u, 4u>' into 'convDSPOpt<3u, 4u, 64u, 4u, 20u, 10u, 64u, 4u, 3u, 18u, 12u, 20u, 4u, 4u, 2u, 8u>525' (./src/conv2d_DSPopt.hpp:423) automatically.
INFO: [XFORM 203-602] Inlining function 'pack_input_data<4u, 4u, 11u>' into 'convDSPOpt<3u, 4u, 64u, 4u, 20u, 10u, 64u, 4u, 3u, 18u, 11u, 21u, 4u, 4u, 2u, 8u>' (./src/conv2d_DSPopt.hpp:402) automatically.
INFO: [XFORM 203-602] Inlining function 'pack_weight_data<4u, 4u, 11u>' into 'convDSPOpt<3u, 4u, 64u, 4u, 20u, 10u, 64u, 4u, 3u, 18u, 11u, 21u, 4u, 4u, 2u, 8u>' (./src/conv2d_DSPopt.hpp:404) automatically.
INFO: [XFORM 203-602] Inlining function 'simd_MAC<4u, 4u, 11u, 4u, 4u>' into 'convDSPOpt<3u, 4u, 64u, 4u, 20u, 10u, 64u, 4u, 3u, 18u, 11u, 21u, 4u, 4u, 2u, 8u>' (./src/conv2d_DSPopt.hpp:423) automatically.
INFO: [XFORM 203-602] Inlining function 'pack_input_data<4u, 4u, 11u>' into 'convDSPOpt<3u, 4u, 64u, 4u, 20u, 10u, 64u, 4u, 3u, 18u, 12u, 20u, 4u, 4u, 2u, 8u>' (./src/conv2d_DSPopt.hpp:402) automatically.
INFO: [XFORM 203-602] Inlining function 'pack_weight_data<4u, 4u, 11u>' into 'convDSPOpt<3u, 4u, 64u, 4u, 20u, 10u, 64u, 4u, 3u, 18u, 12u, 20u, 4u, 4u, 2u, 8u>' (./src/conv2d_DSPopt.hpp:404) automatically.
INFO: [XFORM 203-602] Inlining function 'simd_MAC<4u, 4u, 11u, 4u, 4u>' into 'convDSPOpt<3u, 4u, 64u, 4u, 20u, 10u, 64u, 4u, 3u, 18u, 12u, 20u, 4u, 4u, 2u, 8u>' (./src/conv2d_DSPopt.hpp:423) automatically.
INFO: [XFORM 203-602] Inlining function 'pack_input_data<4u, 4u, 11u>' into 'convDSPOpt<3u, 4u, 64u, 4u, 20u, 10u, 64u, 4u, 3u, 18u, 13u, 22u, 4u, 4u, 2u, 8u>' (./src/conv2d_DSPopt.hpp:402) automatically.
INFO: [XFORM 203-602] Inlining function 'pack_weight_data<4u, 4u, 11u>' into 'convDSPOpt<3u, 4u, 64u, 4u, 20u, 10u, 64u, 4u, 3u, 18u, 13u, 22u, 4u, 4u, 2u, 8u>' (./src/conv2d_DSPopt.hpp:404) automatically.
INFO: [XFORM 203-602] Inlining function 'simd_MAC<4u, 4u, 11u, 4u, 4u>' into 'convDSPOpt<3u, 4u, 64u, 4u, 20u, 10u, 64u, 4u, 3u, 18u, 13u, 22u, 4u, 4u, 2u, 8u>' (./src/conv2d_DSPopt.hpp:423) automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'resize', detected/extracted 4 process function(s): 
	 'resize_Block__proc'
	 'stream_to_mat'
	 'hls::Resize_opr_linear<4096, 360, 640, 160, 320>'
	 'mat_to_stream'.
INFO: [XFORM 203-712] Applying dataflow to function 'conv3x3_l0_bn_act_DSPopt<160u, 320u, 3u, 8u, 16u, 4u, 8u, 26u, 15u, 32u, 3u, 3u, 3u, 16u, 8u>', detected/extracted 3 process function(s): 
	 'conv3padding_l0<3u, 160u, 320u, 3u, 8u, 1u>710'
	 'convDSPOpt_l0<160u, 320u, 16u, 16u, 8u, 8u, 26u, 4u>'
	 'streamBnRelu_l0<160u, 320u, 16u, 26u, 4u, 15u, 32u, 8u, 8u, 8u, 16u>'.
INFO: [XFORM 203-712] Applying dataflow to function 'conv3x3_bn_act_DSPopt<80u, 160u, 16u, 4u, 32u, 4u, 4u, 16u, 14u, 23u, 16u, 4u, 16u, 4u, 8u>', detected/extracted 2 process function(s): 
	 'conv3padding<3u, 80u, 160u, 16u, 4u, 16u, 16u, 8u>711'
	 'convDSPOpt<3u, 4u, 16u, 4u, 160u, 80u, 32u, 4u, 3u, 16u, 14u, 23u, 16u, 4u, 4u, 8u>'.
INFO: [XFORM 203-712] Applying dataflow to function 'conv3x3_bn_act_DSPopt<40u, 80u, 32u, 4u, 64u, 4u, 4u, 17u, 13u, 21u, 8u, 4u, 4u, 8u, 8u>', detected/extracted 2 process function(s): 
	 'conv3padding<3u, 40u, 80u, 32u, 4u, 4u, 8u, 8u>712'
	 'convDSPOpt<3u, 4u, 32u, 4u, 80u, 40u, 64u, 4u, 3u, 17u, 13u, 21u, 8u, 4u, 8u, 8u>'.
INFO: [XFORM 203-712] Applying dataflow to function 'conv3x3_bn_act_DSPopt<20u, 40u, 64u, 4u, 64u, 4u, 4u, 18u, 11u, 20u, 8u, 4u, 8u, 4u, 8u>', detected/extracted 2 process function(s): 
	 'conv3padding<3u, 20u, 40u, 64u, 4u, 8u, 8u, 16u>713'
	 'convDSPOpt<3u, 4u, 64u, 4u, 40u, 20u, 64u, 4u, 3u, 18u, 11u, 20u, 8u, 4u, 4u, 8u>'.
INFO: [XFORM 203-712] Applying dataflow to function 'conv3x3_bn_act_DSPopt<10u, 20u, 64u, 4u, 64u, 4u, 4u, 18u, 12u, 20u, 4u, 4u, 4u, 2u, 8u>', detected/extracted 2 process function(s): 
	 'conv3padding<3u, 10u, 20u, 64u, 4u, 4u, 4u, 32u>714'
	 'convDSPOpt<3u, 4u, 64u, 4u, 20u, 10u, 64u, 4u, 3u, 18u, 12u, 20u, 4u, 4u, 2u, 8u>525'.
INFO: [XFORM 203-712] Applying dataflow to function 'conv3x3_bn_act_DSPopt<10u, 20u, 64u, 4u, 64u, 4u, 4u, 18u, 11u, 21u, 4u, 4u, 2u, 2u, 8u>', detected/extracted 2 process function(s): 
	 'conv3padding<3u, 10u, 20u, 64u, 4u, 2u, 4u, 32u>526715'
	 'convDSPOpt<3u, 4u, 64u, 4u, 20u, 10u, 64u, 4u, 3u, 18u, 11u, 21u, 4u, 4u, 2u, 8u>'.
INFO: [XFORM 203-712] Applying dataflow to function 'conv3x3_bn_act_DSPopt<10u, 20u, 64u, 4u, 64u, 4u, 4u, 18u, 12u, 20u, 4u, 4u, 2u, 2u, 8u>', detected/extracted 2 process function(s): 
	 'conv3padding<3u, 10u, 20u, 64u, 4u, 2u, 4u, 32u>527716'
	 'convDSPOpt<3u, 4u, 64u, 4u, 20u, 10u, 64u, 4u, 3u, 18u, 12u, 20u, 4u, 4u, 2u, 8u>'.
INFO: [XFORM 203-712] Applying dataflow to function 'conv3x3_bn_act_DSPopt<10u, 20u, 64u, 4u, 64u, 4u, 4u, 18u, 13u, 22u, 4u, 4u, 2u, 2u, 8u>', detected/extracted 2 process function(s): 
	 'conv3padding<3u, 10u, 20u, 64u, 4u, 2u, 4u, 32u>717'
	 'convDSPOpt<3u, 4u, 64u, 4u, 20u, 10u, 64u, 4u, 3u, 18u, 13u, 22u, 4u, 4u, 2u, 8u>'.
INFO: [XFORM 203-712] Applying dataflow to function 'conv1x1_DSPopt<10u, 20u, 64u, 4u, 36u, 8u, 13u, 32u, 4u, 2u, 2u>', detected/extracted 2 process function(s): 
	 'conv1x1convert<10u, 20u, 64u, 4u, 2u, 4u, 18u>718'
	 'conv1x1DSP2<10u, 20u, 36u, 4u, 64u, 8u, 13u, 32u, 4u, 2u>'.
INFO: [XFORM 203-712] Applying dataflow to function 'do_compute2', detected/extracted 18 process function(s): 
	 'ExtractPixels<64u, 86400u>'
	 'StreamingDataWidthConverter_Batch<64u, 192u, 86400u>'
	 'StreamingDataWidthConverter_Batch<192u, 24u, 28800u>'
	 'resize_batch'
	 'conv3x3_l0_bn_act_DSPopt<160u, 320u, 3u, 8u, 16u, 4u, 8u, 26u, 15u, 32u, 3u, 3u, 3u, 16u, 8u>'
	 'max_pool2x2<160u, 320u, 16u, 4u, 16u>'
	 'conv3x3_bn_act_DSPopt<80u, 160u, 16u, 4u, 32u, 4u, 4u, 16u, 14u, 23u, 16u, 4u, 16u, 4u, 8u>'
	 'max_pool2x2<80u, 160u, 32u, 4u, 4u>'
	 'conv3x3_bn_act_DSPopt<40u, 80u, 32u, 4u, 64u, 4u, 4u, 17u, 13u, 21u, 8u, 4u, 4u, 8u, 8u>'
	 'max_pool2x2<40u, 80u, 64u, 4u, 8u>'
	 'conv3x3_bn_act_DSPopt<20u, 40u, 64u, 4u, 64u, 4u, 4u, 18u, 11u, 20u, 8u, 4u, 8u, 4u, 8u>'
	 'max_pool2x2<20u, 40u, 64u, 4u, 4u>'
	 'conv3x3_bn_act_DSPopt<10u, 20u, 64u, 4u, 64u, 4u, 4u, 18u, 12u, 20u, 4u, 4u, 4u, 2u, 8u>'
	 'conv3x3_bn_act_DSPopt<10u, 20u, 64u, 4u, 64u, 4u, 4u, 18u, 11u, 21u, 4u, 4u, 2u, 2u, 8u>'
	 'conv3x3_bn_act_DSPopt<10u, 20u, 64u, 4u, 64u, 4u, 4u, 18u, 12u, 20u, 4u, 4u, 2u, 2u, 8u>'
	 'conv3x3_bn_act_DSPopt<10u, 20u, 64u, 4u, 64u, 4u, 4u, 18u, 13u, 22u, 4u, 4u, 2u, 2u, 8u>'
	 'conv1x1_DSPopt<10u, 20u, 64u, 4u, 36u, 8u, 13u, 32u, 4u, 2u, 2u>'
	 'AddLast<3600u>'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./src/conv2d_l0.hpp:46:44) to (./src/conv2d_l0.hpp:46:37) in function 'stream_out_data_l0<160u, 320u, 8u, 1u>'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./src/conv2d_DSPopt.hpp:66:68) to (./src/conv2d_DSPopt.hpp:66:58) in function 'stream_out_data<3u, 80u, 160u, 16u, 4u, 16u, 16u, 8u>'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./src/conv2d_DSPopt.hpp:66:68) to (./src/conv2d_DSPopt.hpp:66:58) in function 'stream_out_data<3u, 40u, 80u, 32u, 4u, 4u, 8u, 8u>'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./src/conv2d_DSPopt.hpp:66:68) to (./src/conv2d_DSPopt.hpp:66:58) in function 'stream_out_data<3u, 20u, 40u, 64u, 4u, 8u, 8u, 16u>'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./src/conv2d_DSPopt.hpp:66:68) to (./src/conv2d_DSPopt.hpp:66:58) in function 'stream_out_data<3u, 10u, 20u, 64u, 4u, 4u, 4u, 32u>'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./src/conv2d_DSPopt.hpp:66:68) to (./src/conv2d_DSPopt.hpp:66:58) in function 'stream_out_data<3u, 10u, 20u, 64u, 4u, 2u, 4u, 32u>'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/opt/Xilinx/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:409:9) to (/opt/Xilinx/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:500:12) in function 'hls::sr_cast<unsigned char, ap_fixed<26, 12, (ap_q_mode)5, (ap_o_mode)3, 0> >'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/opt/Xilinx/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:2323:45) to (/opt/Xilinx/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:2392:13) in function 'hls::Resize_opr_linear<4096, 360, 640, 160, 320>'... converting 16 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./src/conv2d_l0.hpp:179:50) to (./src/conv2d_l0.hpp:219:11) in function 'convDSPOpt_l0<160u, 320u, 16u, 16u, 8u, 8u, 26u, 4u>'... converting 25 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./src/conv2d_DSPopt.hpp:395:76) to (./src/conv2d_DSPopt.hpp:451:11) in function 'convDSPOpt<3u, 4u, 64u, 4u, 40u, 20u, 64u, 4u, 3u, 18u, 11u, 20u, 8u, 4u, 4u, 8u>'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./src/conv2d_DSPopt.hpp:395:76) to (./src/conv2d_DSPopt.hpp:451:11) in function 'convDSPOpt<3u, 4u, 64u, 4u, 20u, 10u, 64u, 4u, 3u, 18u, 13u, 22u, 4u, 4u, 2u, 8u>'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./src/conv2d_DSPopt.hpp:395:76) to (./src/conv2d_DSPopt.hpp:451:11) in function 'convDSPOpt<3u, 4u, 64u, 4u, 20u, 10u, 64u, 4u, 3u, 18u, 12u, 20u, 4u, 4u, 2u, 8u>525'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./src/conv2d_DSPopt.hpp:395:76) to (./src/conv2d_DSPopt.hpp:451:11) in function 'convDSPOpt<3u, 4u, 64u, 4u, 20u, 10u, 64u, 4u, 3u, 18u, 12u, 20u, 4u, 4u, 2u, 8u>'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./src/conv2d_DSPopt.hpp:395:76) to (./src/conv2d_DSPopt.hpp:451:11) in function 'convDSPOpt<3u, 4u, 64u, 4u, 20u, 10u, 64u, 4u, 3u, 18u, 11u, 21u, 4u, 4u, 2u, 8u>'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./src/conv2d_DSPopt.hpp:395:76) to (./src/conv2d_DSPopt.hpp:451:11) in function 'convDSPOpt<3u, 4u, 32u, 4u, 80u, 40u, 64u, 4u, 3u, 17u, 13u, 21u, 8u, 4u, 8u, 8u>'... converting 25 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./src/conv2d_DSPopt.hpp:395:76) to (./src/conv2d_DSPopt.hpp:451:11) in function 'convDSPOpt<3u, 4u, 16u, 4u, 160u, 80u, 32u, 4u, 3u, 16u, 14u, 23u, 16u, 4u, 4u, 8u>'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./src/conv1x1DSP2.hpp:216:76) to (./src/conv1x1DSP2.hpp:244:11) in function 'conv1x1DSP2<10u, 20u, 36u, 4u, 64u, 8u, 13u, 32u, 4u, 2u>'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (./src/function.h:200:3) in function 'bn_qurelu_fixed<26u, 4u, 15u, 32u, 8u, 8u, 8u>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (./src/function.h:200:3) in function 'bn_qurelu_fixed<18u, 4u, 13u, 22u, 4u, 4u, 8u>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (./src/function.h:200:3) in function 'bn_qurelu_fixed<18u, 4u, 12u, 20u, 4u, 4u, 8u>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (./src/function.h:200:3) in function 'bn_qurelu_fixed<18u, 4u, 11u, 21u, 4u, 4u, 8u>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (./src/function.h:200:3) in function 'bn_qurelu_fixed<18u, 4u, 11u, 20u, 4u, 4u, 8u>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (./src/function.h:200:3) in function 'bn_qurelu_fixed<17u, 4u, 13u, 21u, 4u, 4u, 8u>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (./src/function.h:200:3) in function 'bn_qurelu_fixed<16u, 4u, 14u, 23u, 4u, 4u, 8u>'... converting 3 basic blocks.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, ap_fixed<26, 12, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::Resize_opr_linear<4096, 360, 640, 160, 320>' (/opt/Xilinx/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:2437) automatically.
INFO: [XFORM 203-602] Inlining function 'bn_qurelu_fixed<16u, 4u, 14u, 23u, 4u, 4u, 8u>' into 'convDSPOpt<3u, 4u, 16u, 4u, 160u, 80u, 32u, 4u, 3u, 16u, 14u, 23u, 16u, 4u, 4u, 8u>' (./src/conv2d_DSPopt.hpp:458->./src/conv2d_DSPopt.hpp:503) automatically.
INFO: [XFORM 203-602] Inlining function 'bn_qurelu_fixed<18u, 4u, 11u, 20u, 4u, 4u, 8u>' into 'convDSPOpt<3u, 4u, 64u, 4u, 40u, 20u, 64u, 4u, 3u, 18u, 11u, 20u, 8u, 4u, 4u, 8u>' (./src/conv2d_DSPopt.hpp:458->./src/conv2d_DSPopt.hpp:503) automatically.
INFO: [XFORM 203-602] Inlining function 'bn_qurelu_fixed<18u, 4u, 12u, 20u, 4u, 4u, 8u>' into 'convDSPOpt<3u, 4u, 64u, 4u, 20u, 10u, 64u, 4u, 3u, 18u, 12u, 20u, 4u, 4u, 2u, 8u>525' (./src/conv2d_DSPopt.hpp:458->./src/conv2d_DSPopt.hpp:503) automatically.
INFO: [XFORM 203-602] Inlining function 'bn_qurelu_fixed<18u, 4u, 11u, 21u, 4u, 4u, 8u>' into 'convDSPOpt<3u, 4u, 64u, 4u, 20u, 10u, 64u, 4u, 3u, 18u, 11u, 21u, 4u, 4u, 2u, 8u>' (./src/conv2d_DSPopt.hpp:458->./src/conv2d_DSPopt.hpp:503) automatically.
INFO: [XFORM 203-602] Inlining function 'bn_qurelu_fixed<18u, 4u, 12u, 20u, 4u, 4u, 8u>' into 'convDSPOpt<3u, 4u, 64u, 4u, 20u, 10u, 64u, 4u, 3u, 18u, 12u, 20u, 4u, 4u, 2u, 8u>' (./src/conv2d_DSPopt.hpp:458->./src/conv2d_DSPopt.hpp:503) automatically.
INFO: [XFORM 203-602] Inlining function 'bn_qurelu_fixed<18u, 4u, 13u, 22u, 4u, 4u, 8u>' into 'convDSPOpt<3u, 4u, 64u, 4u, 20u, 10u, 64u, 4u, 3u, 18u, 13u, 22u, 4u, 4u, 2u, 8u>' (./src/conv2d_DSPopt.hpp:458->./src/conv2d_DSPopt.hpp:503) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'simd_mac9_DSP2<8u, 8u, 20u>' (./src/conv2d_l0.hpp:131:1)...7 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'hls::Resize_opr_linear<4096, 360, 640, 160, 320>' (/opt/Xilinx/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:2282)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:08:09 ; elapsed = 00:08:29 . Memory (MB): peak = 1654.812 ; gain = 1225.000 ; free physical = 11613 ; free virtual = 54197
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (./src/ultranet.cpp:38:17) in function 'stream_to_mat'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (./src/conv2d_l0.hpp:45:24) in function 'stream_out_data_l0<160u, 320u, 8u, 1u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (./src/conv2d_DSPopt.hpp:65:26) in function 'stream_out_data<3u, 80u, 160u, 16u, 4u, 16u, 16u, 8u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (./src/conv2d_DSPopt.hpp:65:26) in function 'stream_out_data<3u, 40u, 80u, 32u, 4u, 4u, 8u, 8u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (./src/conv2d_DSPopt.hpp:65:26) in function 'stream_out_data<3u, 20u, 40u, 64u, 4u, 8u, 8u, 16u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (./src/conv2d_DSPopt.hpp:65:26) in function 'stream_out_data<3u, 10u, 20u, 64u, 4u, 4u, 4u, 32u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (./src/conv2d_DSPopt.hpp:65:26) in function 'stream_out_data<3u, 10u, 20u, 64u, 4u, 2u, 4u, 32u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (./src/conv2d_DSPopt.hpp:28:26) in function 'stream_in_row<80u, 32u, 4u, 4u, 8u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (./src/conv2d_DSPopt.hpp:28:26) in function 'stream_in_row<40u, 64u, 4u, 8u, 8u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (./src/conv2d_DSPopt.hpp:28:26) in function 'stream_in_row<20u, 64u, 4u, 4u, 4u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (./src/conv2d_DSPopt.hpp:28:26) in function 'stream_in_row<20u, 64u, 4u, 2u, 4u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (./src/conv1x1DSP2.hpp:57:28) in function 'streamOutOneRowTwoPix<10u, 20u, 64u, 4u, 2u, 4u, 18u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (./src/conv1x1DSP2.hpp:56:22) in function 'streamOutOneRowTwoPix<10u, 20u, 64u, 4u, 2u, 4u, 18u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (./src/conv1x1DSP2.hpp:30:24) in function 'streamInOneRowTwoPix<20u, 64u, 4u, 2u, 4u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (./src/conv1x1DSP2.hpp:29:22) in function 'streamInOneRowTwoPix<20u, 64u, 4u, 2u, 4u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (./src/conv2d_l0.hpp:244:21) in function 'streamBnRelu_l0<160u, 320u, 16u, 26u, 4u, 15u, 32u, 8u, 8u, 8u, 16u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (./src/pool_reord.hpp:36:28) in function 'max_pool2x2<80u, 160u, 32u, 4u, 4u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (./src/pool_reord.hpp:35:22) in function 'max_pool2x2<80u, 160u, 32u, 4u, 4u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (./src/pool_reord.hpp:36:28) in function 'max_pool2x2<40u, 80u, 64u, 4u, 8u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (./src/pool_reord.hpp:35:22) in function 'max_pool2x2<40u, 80u, 64u, 4u, 8u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (./src/pool_reord.hpp:36:28) in function 'max_pool2x2<20u, 40u, 64u, 4u, 4u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (./src/pool_reord.hpp:35:22) in function 'max_pool2x2<20u, 40u, 64u, 4u, 4u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (./src/pool_reord.hpp:35:22) in function 'max_pool2x2<160u, 320u, 16u, 4u, 16u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (./src/ultranet.cpp:56:17) in function 'mat_to_stream'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (./src/conv2d_l0.hpp:178:30) in function 'convDSPOpt_l0<160u, 320u, 16u, 16u, 8u, 8u, 26u, 4u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (./src/conv2d_l0.hpp:176:25) in function 'convDSPOpt_l0<160u, 320u, 16u, 16u, 8u, 8u, 26u, 4u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (./src/conv2d_DSPopt.hpp:394:30) in function 'convDSPOpt<3u, 4u, 64u, 4u, 40u, 20u, 64u, 4u, 3u, 18u, 11u, 20u, 8u, 4u, 4u, 8u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (./src/conv2d_DSPopt.hpp:393:32) in function 'convDSPOpt<3u, 4u, 64u, 4u, 40u, 20u, 64u, 4u, 3u, 18u, 11u, 20u, 8u, 4u, 4u, 8u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (./src/conv2d_DSPopt.hpp:392:25) in function 'convDSPOpt<3u, 4u, 64u, 4u, 40u, 20u, 64u, 4u, 3u, 18u, 11u, 20u, 8u, 4u, 4u, 8u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (./src/conv2d_DSPopt.hpp:394:30) in function 'convDSPOpt<3u, 4u, 64u, 4u, 20u, 10u, 64u, 4u, 3u, 18u, 13u, 22u, 4u, 4u, 2u, 8u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (./src/conv2d_DSPopt.hpp:393:32) in function 'convDSPOpt<3u, 4u, 64u, 4u, 20u, 10u, 64u, 4u, 3u, 18u, 13u, 22u, 4u, 4u, 2u, 8u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (./src/conv2d_DSPopt.hpp:392:25) in function 'convDSPOpt<3u, 4u, 64u, 4u, 20u, 10u, 64u, 4u, 3u, 18u, 13u, 22u, 4u, 4u, 2u, 8u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (./src/conv2d_DSPopt.hpp:394:30) in function 'convDSPOpt<3u, 4u, 64u, 4u, 20u, 10u, 64u, 4u, 3u, 18u, 12u, 20u, 4u, 4u, 2u, 8u>525'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (./src/conv2d_DSPopt.hpp:393:32) in function 'convDSPOpt<3u, 4u, 64u, 4u, 20u, 10u, 64u, 4u, 3u, 18u, 12u, 20u, 4u, 4u, 2u, 8u>525'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (./src/conv2d_DSPopt.hpp:392:25) in function 'convDSPOpt<3u, 4u, 64u, 4u, 20u, 10u, 64u, 4u, 3u, 18u, 12u, 20u, 4u, 4u, 2u, 8u>525'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (./src/conv2d_DSPopt.hpp:394:30) in function 'convDSPOpt<3u, 4u, 64u, 4u, 20u, 10u, 64u, 4u, 3u, 18u, 12u, 20u, 4u, 4u, 2u, 8u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (./src/conv2d_DSPopt.hpp:393:32) in function 'convDSPOpt<3u, 4u, 64u, 4u, 20u, 10u, 64u, 4u, 3u, 18u, 12u, 20u, 4u, 4u, 2u, 8u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (./src/conv2d_DSPopt.hpp:392:25) in function 'convDSPOpt<3u, 4u, 64u, 4u, 20u, 10u, 64u, 4u, 3u, 18u, 12u, 20u, 4u, 4u, 2u, 8u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (./src/conv2d_DSPopt.hpp:394:30) in function 'convDSPOpt<3u, 4u, 64u, 4u, 20u, 10u, 64u, 4u, 3u, 18u, 11u, 21u, 4u, 4u, 2u, 8u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (./src/conv2d_DSPopt.hpp:393:32) in function 'convDSPOpt<3u, 4u, 64u, 4u, 20u, 10u, 64u, 4u, 3u, 18u, 11u, 21u, 4u, 4u, 2u, 8u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (./src/conv2d_DSPopt.hpp:392:25) in function 'convDSPOpt<3u, 4u, 64u, 4u, 20u, 10u, 64u, 4u, 3u, 18u, 11u, 21u, 4u, 4u, 2u, 8u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (./src/conv2d_DSPopt.hpp:394:30) in function 'convDSPOpt<3u, 4u, 32u, 4u, 80u, 40u, 64u, 4u, 3u, 17u, 13u, 21u, 8u, 4u, 8u, 8u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (./src/conv2d_DSPopt.hpp:393:32) in function 'convDSPOpt<3u, 4u, 32u, 4u, 80u, 40u, 64u, 4u, 3u, 17u, 13u, 21u, 8u, 4u, 8u, 8u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (./src/conv2d_DSPopt.hpp:392:25) in function 'convDSPOpt<3u, 4u, 32u, 4u, 80u, 40u, 64u, 4u, 3u, 17u, 13u, 21u, 8u, 4u, 8u, 8u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (./src/conv2d_DSPopt.hpp:394:30) in function 'convDSPOpt<3u, 4u, 16u, 4u, 160u, 80u, 32u, 4u, 3u, 16u, 14u, 23u, 16u, 4u, 4u, 8u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (./src/conv2d_DSPopt.hpp:393:32) in function 'convDSPOpt<3u, 4u, 16u, 4u, 160u, 80u, 32u, 4u, 3u, 16u, 14u, 23u, 16u, 4u, 4u, 8u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (./src/conv2d_DSPopt.hpp:392:25) in function 'convDSPOpt<3u, 4u, 16u, 4u, 160u, 80u, 32u, 4u, 3u, 16u, 14u, 23u, 16u, 4u, 4u, 8u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (./src/conv1x1DSP2.hpp:215:30) in function 'conv1x1DSP2<10u, 20u, 36u, 4u, 64u, 8u, 13u, 32u, 4u, 2u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (./src/conv1x1DSP2.hpp:214:28) in function 'conv1x1DSP2<10u, 20u, 36u, 4u, 64u, 8u, 13u, 32u, 4u, 2u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (./src/conv1x1DSP2.hpp:213:25) in function 'conv1x1DSP2<10u, 20u, 36u, 4u, 64u, 8u, 13u, 32u, 4u, 2u>'.
WARNING: [XFORM 203-631] Renaming function 'stream_out_data_l0<160u, 320u, 8u, 1u>' to 'stream_out_data_l0' (./src/conv2d_l0.hpp:41:37)
WARNING: [XFORM 203-631] Renaming function 'stream_out_data<3u, 80u, 160u, 16u, 4u, 16u, 16u, 8u>' to 'stream_out_data' (./src/conv2d_DSPopt.hpp:59:58)
WARNING: [XFORM 203-631] Renaming function 'stream_out_data<3u, 40u, 80u, 32u, 4u, 4u, 8u, 8u>' to 'stream_out_data.1' (./src/conv2d_DSPopt.hpp:59:58)
WARNING: [XFORM 203-631] Renaming function 'stream_out_data<3u, 20u, 40u, 64u, 4u, 8u, 8u, 16u>' to 'stream_out_data.2' (./src/conv2d_DSPopt.hpp:59:58)
WARNING: [XFORM 203-631] Renaming function 'stream_out_data<3u, 10u, 20u, 64u, 4u, 4u, 4u, 32u>' to 'stream_out_data.3' (./src/conv2d_DSPopt.hpp:59:58)
WARNING: [XFORM 203-631] Renaming function 'stream_out_data<3u, 10u, 20u, 64u, 4u, 2u, 4u, 32u>' to 'stream_out_data.4' (./src/conv2d_DSPopt.hpp:59:58)
WARNING: [XFORM 203-631] Renaming function 'stream_in_row_l0<320u, 8u>' to 'stream_in_row_l0' (./src/conv2d_l0.hpp:19:38)
WARNING: [XFORM 203-631] Renaming function 'stream_in_row<80u, 32u, 4u, 4u, 8u>' to 'stream_in_row' (./src/conv2d_DSPopt.hpp:24:44)
WARNING: [XFORM 203-631] Renaming function 'stream_in_row<40u, 64u, 4u, 8u, 8u>' to 'stream_in_row.1' (./src/conv2d_DSPopt.hpp:24:7)
WARNING: [XFORM 203-631] Renaming function 'stream_in_row<20u, 64u, 4u, 4u, 4u>' to 'stream_in_row.2' (./src/conv2d_DSPopt.hpp:24:7)
WARNING: [XFORM 203-631] Renaming function 'stream_in_row<20u, 64u, 4u, 2u, 4u>' to 'stream_in_row.3' (./src/conv2d_DSPopt.hpp:24:44)
WARNING: [XFORM 203-631] Renaming function 'stream_in_row<160u, 16u, 4u, 16u, 16u>' to 'stream_in_row.4' (./src/conv2d_DSPopt.hpp:24:7)
WARNING: [XFORM 203-631] Renaming function 'streamOutOneRowTwoPix<10u, 20u, 64u, 4u, 2u, 4u, 18u>' to 'streamOutOneRowTwoPi' (./src/conv1x1DSP2.hpp:53:41)
WARNING: [XFORM 203-631] Renaming function 'streamInOneRowTwoPix<20u, 64u, 4u, 2u, 4u>' to 'streamInOneRowTwoPix' (./src/conv1x1DSP2.hpp:25:42)
WARNING: [XFORM 203-631] Renaming function 'streamBnRelu_l0<160u, 320u, 16u, 26u, 4u, 15u, 32u, 8u, 8u, 8u, 16u>' to 'streamBnRelu_l0' (./src/conv2d_l0.hpp:241:41)
WARNING: [XFORM 203-631] Renaming function 'simd_mac_DSP2<4u, 8u, 14u, 4u>' to 'simd_mac_DSP2' (./src/conv1x1DSP2.hpp:173:1)
WARNING: [XFORM 203-631] Renaming function 'simd_mac9_DSP2<8u, 8u, 20u>' to 'simd_mac9_DSP2' (./src/conv2d_l0.hpp:131:1)
WARNING: [XFORM 203-631] Renaming function 'simd_MAC<4u, 4u, 11u, 8u, 4u>.1' to 'simd_MAC' (./src/conv2d_DSPopt.hpp:263:1)
WARNING: [XFORM 203-631] Renaming function 'simd_MAC<4u, 4u, 11u, 8u, 4u>' to 'simd_MAC.1' (./src/conv2d_DSPopt.hpp:263:1)
WARNING: [XFORM 203-631] Renaming function 'simd_MAC<4u, 4u, 11u, 16u, 4u>' to 'simd_MAC.2' (./src/conv2d_DSPopt.hpp:263:1)
WARNING: [XFORM 203-631] Renaming function 'pack_weight_data<4u, 8u, 11u>.1' to 'pack_weight_data' (./src/conv2d_DSPopt.hpp:199:1)
WARNING: [XFORM 203-631] Renaming function 'pack_weight_data<4u, 8u, 11u>' to 'pack_weight_data.1' (./src/conv2d_DSPopt.hpp:199:1)
WARNING: [XFORM 203-631] Renaming function 'pack_weight_data<4u, 16u, 11u>' to 'pack_weight_data.2' (./src/conv2d_DSPopt.hpp:199:1)
WARNING: [XFORM 203-631] Renaming function 'max_pool2x2<80u, 160u, 32u, 4u, 4u>' to 'max_pool2x2' (./src/pool_reord.hpp:16:42)
WARNING: [XFORM 203-631] Renaming function 'max_pool2x2<40u, 80u, 64u, 4u, 8u>' to 'max_pool2x2.1' (./src/pool_reord.hpp:16:42)
WARNING: [XFORM 203-631] Renaming function 'max_pool2x2<20u, 40u, 64u, 4u, 4u>' to 'max_pool2x2.2' (./src/pool_reord.hpp:16:42)
WARNING: [XFORM 203-631] Renaming function 'max_pool2x2<160u, 320u, 16u, 4u, 16u>' to 'max_pool2x2.3' (./src/pool_reord.hpp:28:42)
WARNING: [XFORM 203-631] Renaming function 'hls::Resize_opr_linear<4096, 360, 640, 160, 320>' to 'Resize_opr_linear' (/opt/Xilinx/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:409:21)
WARNING: [XFORM 203-631] Renaming function 'convDSPOpt_l0<160u, 320u, 16u, 16u, 8u, 8u, 26u, 4u>' to 'convDSPOpt_l0' (./src/conv2d_l0.hpp:162:43)
WARNING: [XFORM 203-631] Renaming function 'convDSPOpt<3u, 4u, 64u, 4u, 40u, 20u, 64u, 4u, 3u, 18u, 11u, 20u, 8u, 4u, 4u, 8u>' to 'convDSPOpt' (./src/conv2d_DSPopt.hpp:187:62)
WARNING: [XFORM 203-631] Renaming function 'convDSPOpt<3u, 4u, 64u, 4u, 20u, 10u, 64u, 4u, 3u, 18u, 13u, 22u, 4u, 4u, 2u, 8u>' to 'convDSPOpt.1' (./src/conv2d_DSPopt.hpp:187:62)
WARNING: [XFORM 203-631] Renaming function 'convDSPOpt<3u, 4u, 64u, 4u, 20u, 10u, 64u, 4u, 3u, 18u, 12u, 20u, 4u, 4u, 2u, 8u>525' to 'convDSPOpt525' (./src/conv2d_DSPopt.hpp:187:62)
WARNING: [XFORM 203-631] Renaming function 'convDSPOpt<3u, 4u, 64u, 4u, 20u, 10u, 64u, 4u, 3u, 18u, 12u, 20u, 4u, 4u, 2u, 8u>' to 'convDSPOpt.2' (./src/conv2d_DSPopt.hpp:187:62)
WARNING: [XFORM 203-631] Renaming function 'convDSPOpt<3u, 4u, 64u, 4u, 20u, 10u, 64u, 4u, 3u, 18u, 11u, 21u, 4u, 4u, 2u, 8u>' to 'convDSPOpt.3' (./src/conv2d_DSPopt.hpp:187:62)
WARNING: [XFORM 203-631] Renaming function 'convDSPOpt<3u, 4u, 32u, 4u, 80u, 40u, 64u, 4u, 3u, 17u, 13u, 21u, 8u, 4u, 8u, 8u>' to 'convDSPOpt.4' (./src/conv2d_DSPopt.hpp:188:62)
WARNING: [XFORM 203-631] Renaming function 'convDSPOpt<3u, 4u, 16u, 4u, 160u, 80u, 32u, 4u, 3u, 16u, 14u, 23u, 16u, 4u, 4u, 8u>' to 'convDSPOpt.5' (./src/conv2d_DSPopt.hpp:187:62)
WARNING: [XFORM 203-631] Renaming function 'conv3x3_l0_bn_act_DSPopt<160u, 320u, 3u, 8u, 16u, 4u, 8u, 26u, 15u, 32u, 3u, 3u, 3u, 16u, 8u>' to 'conv3x3_l0_bn_act_DS' (./src/ultranet.cpp:90:37)
WARNING: [XFORM 203-631] Renaming function 'conv3x3_bn_act_DSPopt<80u, 160u, 16u, 4u, 32u, 4u, 4u, 16u, 14u, 23u, 16u, 4u, 16u, 4u, 8u>' to 'conv3x3_bn_act_DSPop' (./src/ultranet.cpp:90:37)
WARNING: [XFORM 203-631] Renaming function 'conv3x3_bn_act_DSPopt<40u, 80u, 32u, 4u, 64u, 4u, 4u, 17u, 13u, 21u, 8u, 4u, 4u, 8u, 8u>' to 'conv3x3_bn_act_DSPop.1' (./src/ultranet.cpp:90:37)
WARNING: [XFORM 203-631] Renaming function 'conv3x3_bn_act_DSPopt<20u, 40u, 64u, 4u, 64u, 4u, 4u, 18u, 11u, 20u, 8u, 4u, 8u, 4u, 8u>' to 'conv3x3_bn_act_DSPop.2' (./src/ultranet.cpp:90:37)
WARNING: [XFORM 203-631] Renaming function 'conv3x3_bn_act_DSPopt<10u, 20u, 64u, 4u, 64u, 4u, 4u, 18u, 13u, 22u, 4u, 4u, 2u, 2u, 8u>' to 'conv3x3_bn_act_DSPop.3' (./src/ultranet.cpp:90:37)
WARNING: [XFORM 203-631] Renaming function 'conv3x3_bn_act_DSPopt<10u, 20u, 64u, 4u, 64u, 4u, 4u, 18u, 12u, 20u, 4u, 4u, 4u, 2u, 8u>' to 'conv3x3_bn_act_DSPop.4' (./src/ultranet.cpp:90:37)
WARNING: [XFORM 203-631] Renaming function 'conv3x3_bn_act_DSPopt<10u, 20u, 64u, 4u, 64u, 4u, 4u, 18u, 12u, 20u, 4u, 4u, 2u, 2u, 8u>' to 'conv3x3_bn_act_DSPop.5' (./src/ultranet.cpp:90:37)
WARNING: [XFORM 203-631] Renaming function 'conv3x3_bn_act_DSPopt<10u, 20u, 64u, 4u, 64u, 4u, 4u, 18u, 11u, 21u, 4u, 4u, 2u, 2u, 8u>' to 'conv3x3_bn_act_DSPop.6' (./src/ultranet.cpp:90:37)
WARNING: [XFORM 203-631] Renaming function 'conv3padding_l0<3u, 160u, 320u, 3u, 8u, 1u>710' to 'conv3padding_l0710' (./src/conv2d_l0.hpp:78:49)
WARNING: [XFORM 203-631] Renaming function 'conv3padding<3u, 80u, 160u, 16u, 4u, 16u, 16u, 8u>711' to 'conv3padding711' (./src/conv2d_DSPopt.hpp:90:49)
WARNING: [XFORM 203-631] Renaming function 'conv3padding<3u, 40u, 80u, 32u, 4u, 4u, 8u, 8u>712' to 'conv3padding712' (./src/conv2d_DSPopt.hpp:90:49)
WARNING: [XFORM 203-631] Renaming function 'conv3padding<3u, 20u, 40u, 64u, 4u, 8u, 8u, 16u>713' to 'conv3padding713' (./src/conv2d_DSPopt.hpp:90:49)
WARNING: [XFORM 203-631] Renaming function 'conv3padding<3u, 10u, 20u, 64u, 4u, 4u, 4u, 32u>714' to 'conv3padding714' (./src/conv2d_DSPopt.hpp:90:49)
WARNING: [XFORM 203-631] Renaming function 'conv3padding<3u, 10u, 20u, 64u, 4u, 2u, 4u, 32u>717' to 'conv3padding717' (./src/conv2d_DSPopt.hpp:90:49)
WARNING: [XFORM 203-631] Renaming function 'conv3padding<3u, 10u, 20u, 64u, 4u, 2u, 4u, 32u>527716' to 'conv3padding527716' (./src/conv2d_DSPopt.hpp:90:49)
WARNING: [XFORM 203-631] Renaming function 'conv3padding<3u, 10u, 20u, 64u, 4u, 2u, 4u, 32u>526715' to 'conv3padding526715' (./src/conv2d_DSPopt.hpp:90:49)
WARNING: [XFORM 203-631] Renaming function 'conv1x1convert<10u, 20u, 64u, 4u, 2u, 4u, 18u>718' to 'conv1x1convert718' (./src/conv1x1DSP2.hpp:88:49)
WARNING: [XFORM 203-631] Renaming function 'conv1x1_DSPopt<10u, 20u, 64u, 4u, 36u, 8u, 13u, 32u, 4u, 2u, 2u>' to 'conv1x1_DSPopt' (./src/ultranet.cpp:90:37)
WARNING: [XFORM 203-631] Renaming function 'conv1x1DSP2<10u, 20u, 36u, 4u, 64u, 8u, 13u, 32u, 4u, 2u>' to 'conv1x1DSP2' (./src/conv1x1DSP2.hpp:198:64)
WARNING: [XFORM 203-631] Renaming function 'bn_qurelu_fixed<26u, 4u, 15u, 32u, 8u, 8u, 8u>' to 'bn_qurelu_fixed' (./src/function.h:187:3)
WARNING: [XFORM 203-631] Renaming function 'bn_qurelu_fixed<17u, 4u, 13u, 21u, 4u, 4u, 8u>' to 'bn_qurelu_fixed.1' (./src/function.h:187:3)
WARNING: [XFORM 203-631] Renaming function 'StreamingDataWidthConverter_Batch<64u, 192u, 86400u>' to 'StreamingDataWidthCo' (./src/stream_tools.h:90:50)
WARNING: [XFORM 203-631] Renaming function 'StreamingDataWidthConverter_Batch<192u, 24u, 28800u>' to 'StreamingDataWidthCo.1' (./src/stream_tools.h:90:50)
WARNING: [XFORM 203-631] Renaming function 'ExtractPixels<64u, 86400u>' to 'ExtractPixels' (./src/stream_tools.h:9:51)
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 640 for loop 'Loop-0-0' in function 'Resize_opr_linear'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 360 for loop 'Loop-0' in function 'Resize_opr_linear'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf.val.val.0.2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf.val.val.1.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf.val.val.0.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf.val.val.0.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf.val.val.1.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf.val.val.1.2'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'k_buf.val.val.0.2'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'k_buf.val.val.1.1'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'k_buf.val.val.0.0'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'k_buf.val.val.0.1'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'k_buf.val.val.1.0'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'k_buf.val.val.1.2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf.val.val.0.2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf.val.val.1.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf.val.val.0.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf.val.val.0.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf.val.val.1.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf.val.val.1.2'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'row_buffer[0].V.i' (./src/conv1x1DSP2.hpp:88).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'row_buffer[1].V.i' (./src/conv1x1DSP2.hpp:88).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'row_buffer[0].V.i' (./src/conv2d_DSPopt.hpp:119).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'row_buffer[0].V.i' (./src/conv2d_DSPopt.hpp:119).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'row_buffer[1].V.i' (./src/conv2d_DSPopt.hpp:119).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'row_buffer[0].V.i' (./src/conv2d_DSPopt.hpp:119).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'row_buffer[0].V.i' (./src/conv2d_DSPopt.hpp:119).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'row_buffer[1].V.i' (./src/conv2d_DSPopt.hpp:119).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'row_buffer[0].V.i' (./src/conv2d_DSPopt.hpp:119).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'row_buffer[0].V.i' (./src/conv2d_DSPopt.hpp:119).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'row_buffer[1].V.i' (./src/conv2d_DSPopt.hpp:119).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'row_buffer[1].V.i' (./src/conv2d_DSPopt.hpp:119).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'row_buffer[0].V.i' (./src/conv2d_DSPopt.hpp:119).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'row_buffer[2].V.i' (./src/conv2d_l0.hpp:78).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'row_buffer[0].V.i' (./src/conv2d_l0.hpp:78).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'row_buffer[1].V.i' (./src/conv2d_l0.hpp:78).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'row_buffer[3].V.i' (./src/conv2d_l0.hpp:78).
INFO: [HLS 200-472] Inferring partial write operation for 'row_buffer[0].V' (./src/conv2d_l0.hpp:30:16)
INFO: [HLS 200-472] Inferring partial write operation for 'row_buffer.V' (./src/conv2d_DSPopt.hpp:42:42)
INFO: [HLS 200-472] Inferring partial write operation for 'row_buffer[0].V' (./src/conv2d_DSPopt.hpp:42:42)
INFO: [HLS 200-472] Inferring partial write operation for 'row_buffer.V' (./src/conv2d_DSPopt.hpp:42:42)
INFO: [HLS 200-472] Inferring partial write operation for 'row_buffer.V' (./src/conv2d_DSPopt.hpp:42:42)
INFO: [HLS 200-472] Inferring partial write operation for 'row_buffer[0].V' (./src/conv2d_DSPopt.hpp:42:42)
INFO: [HLS 200-472] Inferring partial write operation for 'row_buffer[0].V' (./src/conv1x1DSP2.hpp:37:26)
INFO: [HLS 200-472] Inferring partial write operation for 'row_buffer[0].V' (./src/conv1x1DSP2.hpp:36:26)
INFO: [HLS 200-472] Inferring partial write operation for 'row_store.V' (./src/pool_reord.hpp:49:11)
INFO: [HLS 200-472] Inferring partial write operation for 'row_store.V' (./src/pool_reord.hpp:49:11)
INFO: [HLS 200-472] Inferring partial write operation for 'row_store.V' (./src/pool_reord.hpp:49:11)
INFO: [HLS 200-472] Inferring partial write operation for 'row_store.V' (./src/pool_reord.hpp:49:11)
INFO: [HLS 200-472] Inferring partial write operation for 'k_buf.val.val.1.0' (/opt/Xilinx/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:2401:21)
INFO: [HLS 200-472] Inferring partial write operation for 'k_buf.val.val.0.0' (/opt/Xilinx/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:2406:25)
INFO: [HLS 200-472] Inferring partial write operation for 'k_buf.val.val.0.0' (/opt/Xilinx/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:2410:25)
WARNING: [XFORM 203-631] Renaming function 'resize_Block__proc' to 'resize_Block__proc.1' 
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:08:30 ; elapsed = 00:08:56 . Memory (MB): peak = 2270.809 ; gain = 1840.996 ; free physical = 10539 ; free virtual = 53661
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'ultra_net' ...
WARNING: [SYN 201-103] Legalizing function name 'StreamingDataWidthCo.1' to 'StreamingDataWidthCo_1'.
WARNING: [SYN 201-103] Legalizing function name 'loadInReg9<8u>' to 'loadInReg9_8u_s'.
WARNING: [SYN 201-103] Legalizing function name 'max2_PE<4u, 16u>' to 'max2_PE_4u_16u_s'.
WARNING: [SYN 201-103] Legalizing function name 'max_pool2x2.3' to 'max_pool2x2_3'.
WARNING: [SYN 201-103] Legalizing function name 'stream_in_row.4' to 'stream_in_row_4'.
WARNING: [SYN 201-103] Legalizing function name 'pack_weight_data.2' to 'pack_weight_data_2'.
WARNING: [SYN 201-103] Legalizing function name 'simd_MAC.2' to 'simd_MAC_2'.
WARNING: [SYN 201-103] Legalizing function name 'convDSPOpt.5' to 'convDSPOpt_5'.
WARNING: [SYN 201-103] Legalizing function name 'stream_out_data.1' to 'stream_out_data_1'.
WARNING: [SYN 201-103] Legalizing function name 'bn_qurelu_fixed.1' to 'bn_qurelu_fixed_1'.
WARNING: [SYN 201-103] Legalizing function name 'convDSPOpt.4' to 'convDSPOpt_4'.
WARNING: [SYN 201-103] Legalizing function name 'conv3x3_bn_act_DSPop.1' to 'conv3x3_bn_act_DSPop_1'.
WARNING: [SYN 201-103] Legalizing function name 'max_pool2x2.1' to 'max_pool2x2_1'.
WARNING: [SYN 201-103] Legalizing function name 'stream_in_row.1' to 'stream_in_row_1'.
WARNING: [SYN 201-103] Legalizing function name 'stream_out_data.2' to 'stream_out_data_2'.
WARNING: [SYN 201-103] Legalizing function name 'pack_weight_data.1' to 'pack_weight_data_1'.
WARNING: [SYN 201-103] Legalizing function name 'simd_MAC.1' to 'simd_MAC_1'.
WARNING: [SYN 201-103] Legalizing function name 'conv3x3_bn_act_DSPop.2' to 'conv3x3_bn_act_DSPop_2'.
WARNING: [SYN 201-103] Legalizing function name 'max_pool2x2.2' to 'max_pool2x2_2'.
WARNING: [SYN 201-103] Legalizing function name 'stream_in_row.2' to 'stream_in_row_2'.
WARNING: [SYN 201-103] Legalizing function name 'stream_out_data.3' to 'stream_out_data_3'.
WARNING: [SYN 201-103] Legalizing function name 'conv3x3_bn_act_DSPop.4' to 'conv3x3_bn_act_DSPop_4'.
WARNING: [SYN 201-103] Legalizing function name 'stream_in_row.3' to 'stream_in_row_3'.
WARNING: [SYN 201-103] Legalizing function name 'stream_out_data.4' to 'stream_out_data_4'.
WARNING: [SYN 201-103] Legalizing function name 'convDSPOpt.3' to 'convDSPOpt_3'.
WARNING: [SYN 201-103] Legalizing function name 'conv3x3_bn_act_DSPop.6' to 'conv3x3_bn_act_DSPop_6'.
WARNING: [SYN 201-103] Legalizing function name 'convDSPOpt.2' to 'convDSPOpt_2'.
WARNING: [SYN 201-103] Legalizing function name 'conv3x3_bn_act_DSPop.5' to 'conv3x3_bn_act_DSPop_5'.
WARNING: [SYN 201-103] Legalizing function name 'convDSPOpt.1' to 'convDSPOpt_1'.
WARNING: [SYN 201-103] Legalizing function name 'conv3x3_bn_act_DSPop.3' to 'conv3x3_bn_act_DSPop_3'.
WARNING: [SYN 201-103] Legalizing function name 'AddLast<3600u>' to 'AddLast_3600u_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ExtractPixels' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 536.92 seconds; current allocated memory: 1.201 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 1.202 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'StreamingDataWidthCo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 1.202 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 1.202 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'StreamingDataWidthCo_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 1.202 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 1.202 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'stream_to_mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 1.202 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 1.202 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Resize_opr_linear' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 10.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.74 seconds; current allocated memory: 1.204 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.14 seconds; current allocated memory: 1.205 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mat_to_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.34 seconds; current allocated memory: 1.205 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 1.205 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resize' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 1.206 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 1.206 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resize_batch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 1.206 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 1.206 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'stream_in_row_l0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.87 seconds; current allocated memory: 1.206 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 1.207 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'stream_out_data_l0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 1.207 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 1.207 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv3padding_l0710' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 1.207 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 1.207 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'loadInReg9_8u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'loadInReg9<8u>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 1.208 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 1.208 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'simd_mac9_DSP2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'simd_mac9_DSP2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 1.208 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.44 seconds; current allocated memory: 1.208 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convDSPOpt_l0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.63 seconds; current allocated memory: 1.210 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.29 seconds; current allocated memory: 1.213 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bn_qurelu_fixed' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'bn_qurelu_fixed'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.06 seconds; current allocated memory: 1.213 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.53 seconds; current allocated memory: 1.213 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'streamBnRelu_l0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 4, Final II = 4, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.03 seconds; current allocated memory: 1.213 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 1.214 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv3x3_l0_bn_act_DS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 1.214 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.67 seconds; current allocated memory: 1.215 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max2_PE_4u_16u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'max2_PE<4u, 16u>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.67 seconds; current allocated memory: 1.215 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 1.215 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pool2x2_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
WARNING: [SCHED 204-21] Estimated clock period (4.178ns) exceeds the target (target clock period: 4ns, clock uncertainty: 0.5ns, effective delay budget: 3.5ns).
WARNING: [SCHED 204-21] The critical path in module 'max_pool2x2_3' consists of the following:
	'call' operation ('p_01_i', ./src/pool_reord.hpp:42->./src/ultranet.cpp:90) to 'max2_PE<4u, 16u>' [42]  (2.09 ns)
	'call' operation ('op2_V_assign_5_0_i', ./src/pool_reord.hpp:46->./src/ultranet.cpp:90) to 'max2_PE<4u, 16u>' [51]  (2.09 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 1.216 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 1.216 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'stream_in_row_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 1.216 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 1.216 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'stream_out_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 1.216 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 1.217 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv3padding711' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 1.217 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 1.217 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pack_weight_data_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'pack_weight_data.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 1.218 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 1.218 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'simd_MAC_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'simd_MAC.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.6 seconds; current allocated memory: 1.219 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.68 seconds; current allocated memory: 1.220 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convDSPOpt_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.09 seconds; current allocated memory: 1.222 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.5 seconds; current allocated memory: 1.224 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv3x3_bn_act_DSPop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.9 seconds; current allocated memory: 1.225 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.66 seconds; current allocated memory: 1.225 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pool2x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.1 seconds; current allocated memory: 1.226 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 1.227 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'stream_in_row' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 1.227 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 1.227 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'stream_out_data_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 1.227 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 1.228 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv3padding712' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 1.228 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 1.228 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pack_weight_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'pack_weight_data'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 1.228 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 1.229 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'simd_MAC' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'simd_MAC'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 1.229 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 1.230 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bn_qurelu_fixed_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'bn_qurelu_fixed.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.48 seconds; current allocated memory: 1.230 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 1.230 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convDSPOpt_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 10.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.54 seconds; current allocated memory: 1.232 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.02 seconds; current allocated memory: 1.235 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv3x3_bn_act_DSPop_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.5 seconds; current allocated memory: 1.235 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.81 seconds; current allocated memory: 1.236 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pool2x2_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.21 seconds; current allocated memory: 1.237 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 1.237 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'stream_in_row_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.44 seconds; current allocated memory: 1.238 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 1.238 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'stream_out_data_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 1.238 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 1.238 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv3padding713' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 1.239 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 1.239 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pack_weight_data_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'pack_weight_data.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 1.239 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 1.239 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'simd_MAC_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'simd_MAC.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 1.240 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 1.240 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convDSPOpt' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 10.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.75 seconds; current allocated memory: 1.242 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.35 seconds; current allocated memory: 1.244 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv3x3_bn_act_DSPop_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.58 seconds; current allocated memory: 1.244 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.49 seconds; current allocated memory: 1.245 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pool2x2_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.79 seconds; current allocated memory: 1.245 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 1.246 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'stream_in_row_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 1.246 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 1.246 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'stream_out_data_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 1.247 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 1.247 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv3padding714' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 1.247 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 1.247 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convDSPOpt525' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 9.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.54 seconds; current allocated memory: 1.248 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.08 seconds; current allocated memory: 1.250 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv3x3_bn_act_DSPop_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.14 seconds; current allocated memory: 1.250 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 1.251 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'stream_in_row_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 1.251 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 1.251 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'stream_out_data_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 1.251 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 1.252 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv3padding526715' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 1.252 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 1.252 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convDSPOpt_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 9.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.53 seconds; current allocated memory: 1.253 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.97 seconds; current allocated memory: 1.255 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv3x3_bn_act_DSPop_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.08 seconds; current allocated memory: 1.255 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 1.255 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv3padding527716' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 1.256 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 1.256 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convDSPOpt_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 9.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.52 seconds; current allocated memory: 1.257 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.96 seconds; current allocated memory: 1.259 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv3x3_bn_act_DSPop_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.04 seconds; current allocated memory: 1.259 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 1.259 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv3padding717' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.44 seconds; current allocated memory: 1.260 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 1.260 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convDSPOpt_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 9.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.56 seconds; current allocated memory: 1.261 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.13 seconds; current allocated memory: 1.263 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv3x3_bn_act_DSPop_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.33 seconds; current allocated memory: 1.263 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 1.263 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'streamInOneRowTwoPix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation ('row_buffer_0_V_addr_1_write_ln37', ./src/conv1x1DSP2.hpp:37) of variable 'Part1.V', ./src/conv1x1DSP2.hpp:34 on array 'row_buffer_0_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'row_buffer_0_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.48 seconds; current allocated memory: 1.264 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 1.264 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'streamOutOneRowTwoPi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 1.264 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 1.264 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv1x1convert718' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 1.265 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 1.265 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'simd_mac_DSP2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'simd_mac_DSP2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 1.265 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 1.265 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv1x1DSP2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 9.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 1.266 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 1.266 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv1x1_DSPopt' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.47 seconds; current allocated memory: 1.266 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 1.267 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddLast_3600u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 1.267 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 1.267 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'do_compute2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 1.267 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 11.59 seconds; current allocated memory: 1.275 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ultra_net' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.68 seconds; current allocated memory: 1.278 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.87 seconds; current allocated memory: 1.280 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ExtractPixels' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'ultra_net_mul_32s_18ns_32_2_1' to 'ultra_net_mul_32sbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'ultra_net_mul_32sbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ExtractPixels'.
INFO: [HLS 200-111]  Elapsed time: 4.66 seconds; current allocated memory: 1.283 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'StreamingDataWidthCo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'ultra_net_mul_32sbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'StreamingDataWidthCo'.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 1.284 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'StreamingDataWidthCo_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'ultra_net_mul_32s_19ns_32_2_1' to 'ultra_net_mul_32scud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'ultra_net_mul_32scud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'StreamingDataWidthCo_1'.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 1.285 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'stream_to_mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'stream_to_mat'.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 1.286 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Resize_opr_linear' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Resize_opr_linear_k_buf_val_val_0_0' to 'Resize_opr_lineardEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Resize_opr_linear_k_buf_val_val_0_1' to 'Resize_opr_lineareOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Resize_opr_linear_k_buf_val_val_0_2' to 'Resize_opr_linearfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Resize_opr_linear_k_buf_val_val_1_0' to 'Resize_opr_linearg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Resize_opr_linear_k_buf_val_val_1_1' to 'Resize_opr_linearhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Resize_opr_linear_k_buf_val_val_1_2' to 'Resize_opr_linearibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ultra_net_mul_27ns_25ns_69_2_1' to 'ultra_net_mul_27njbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ultra_net_mul_20s_28s_48_2_1' to 'ultra_net_mul_20skbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ultra_net_mul_mul_8ns_20s_28_1_1' to 'ultra_net_mul_mullbW' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'ultra_net_mul_20skbM': 12 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ultra_net_mul_27njbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ultra_net_mul_mullbW': 12 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Resize_opr_linear'.
INFO: [HLS 200-111]  Elapsed time: 0.54 seconds; current allocated memory: 1.289 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mat_to_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'mat_to_stream'.
INFO: [HLS 200-111]  Elapsed time: 1.72 seconds; current allocated memory: 1.294 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resize' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'start_for_Resize_opr_linear_U0' to 'start_for_Resize_mb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_mat_to_stream_U0' to 'start_for_mat_to_ncg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'resize'.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 1.295 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resize_batch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'resize_batch'.
INFO: [HLS 200-111]  Elapsed time: 0.44 seconds; current allocated memory: 1.296 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'stream_in_row_l0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'stream_in_row_l0'.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 1.297 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'stream_out_data_l0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'ultra_net_mux_42_24_1_1' to 'ultra_net_mux_42_ocq' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'ultra_net_mux_42_ocq': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'stream_out_data_l0'.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 1.298 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv3padding_l0710' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conv3padding_l0710_row_buffer_0_V' to 'conv3padding_l071pcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv3padding_l0710_row_buffer_1_V' to 'conv3padding_l071qcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv3padding_l0710_row_buffer_2_V' to 'conv3padding_l071rcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv3padding_l0710_row_buffer_3_V' to 'conv3padding_l071sc4' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv3padding_l0710'.
INFO: [HLS 200-111]  Elapsed time: 0.55 seconds; current allocated memory: 1.299 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'loadInReg9_8u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'loadInReg9_8u_s'.
INFO: [HLS 200-111]  Elapsed time: 0.51 seconds; current allocated memory: 1.301 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'simd_mac9_DSP2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'ultra_net_mul_mul_28s_8ns_36_1_0' to 'ultra_net_mul_multde' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'ultra_net_mul_multde': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'simd_mac9_DSP2'.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 1.302 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convDSPOpt_l0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_l0_conv_0_w_new_V_0_0' to 'convDSPOpt_l0_conudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_l0_conv_0_w_new_V_0_1' to 'convDSPOpt_l0_convdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_l0_conv_0_w_new_V_0_2' to 'convDSPOpt_l0_conwdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_l0_conv_0_w_new_V_1_0' to 'convDSPOpt_l0_conxdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_l0_conv_0_w_new_V_1_1' to 'convDSPOpt_l0_conyd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_l0_conv_0_w_new_V_1_2' to 'convDSPOpt_l0_conzec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_l0_conv_0_w_new_V_2_0' to 'convDSPOpt_l0_conAem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_l0_conv_0_w_new_V_2_1' to 'convDSPOpt_l0_conBew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_l0_conv_0_w_new_V_2_2' to 'convDSPOpt_l0_conCeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_l0_conv_0_w_new_V_3_0' to 'convDSPOpt_l0_conDeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_l0_conv_0_w_new_V_3_1' to 'convDSPOpt_l0_conEe0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_l0_conv_0_w_new_V_3_2' to 'convDSPOpt_l0_conFfa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_l0_conv_0_w_new_V_4_0' to 'convDSPOpt_l0_conGfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_l0_conv_0_w_new_V_4_1' to 'convDSPOpt_l0_conHfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_l0_conv_0_w_new_V_4_2' to 'convDSPOpt_l0_conIfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_l0_conv_0_w_new_V_5_0' to 'convDSPOpt_l0_conJfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_l0_conv_0_w_new_V_5_1' to 'convDSPOpt_l0_conKfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_l0_conv_0_w_new_V_5_2' to 'convDSPOpt_l0_conLf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_l0_conv_0_w_new_V_6_0' to 'convDSPOpt_l0_conMgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_l0_conv_0_w_new_V_6_1' to 'convDSPOpt_l0_conNgs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_l0_conv_0_w_new_V_6_2' to 'convDSPOpt_l0_conOgC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_l0_conv_0_w_new_V_7_0' to 'convDSPOpt_l0_conPgM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_l0_conv_0_w_new_V_7_1' to 'convDSPOpt_l0_conQgW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_l0_conv_0_w_new_V_7_2' to 'convDSPOpt_l0_conRg6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_l0_conv_0_w_new_V_8_0' to 'convDSPOpt_l0_conShg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_l0_conv_0_w_new_V_8_1' to 'convDSPOpt_l0_conThq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_l0_conv_0_w_new_V_8_2' to 'convDSPOpt_l0_conUhA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_l0_conv_0_w_new_V_9_0' to 'convDSPOpt_l0_conVhK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_l0_conv_0_w_new_V_9_1' to 'convDSPOpt_l0_conWhU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_l0_conv_0_w_new_V_9_2' to 'convDSPOpt_l0_conXh4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_l0_conv_0_w_new_V_10_0' to 'convDSPOpt_l0_conYie' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_l0_conv_0_w_new_V_10_1' to 'convDSPOpt_l0_conZio' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_l0_conv_0_w_new_V_10_2' to 'convDSPOpt_l0_con0iy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_l0_conv_0_w_new_V_11_0' to 'convDSPOpt_l0_con1iI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_l0_conv_0_w_new_V_11_1' to 'convDSPOpt_l0_con2iS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_l0_conv_0_w_new_V_11_2' to 'convDSPOpt_l0_con3i2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_l0_conv_0_w_new_V_12_0' to 'convDSPOpt_l0_con4jc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_l0_conv_0_w_new_V_12_1' to 'convDSPOpt_l0_con5jm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_l0_conv_0_w_new_V_12_2' to 'convDSPOpt_l0_con6jw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_l0_conv_0_w_new_V_13_0' to 'convDSPOpt_l0_con7jG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_l0_conv_0_w_new_V_13_1' to 'convDSPOpt_l0_con8jQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_l0_conv_0_w_new_V_13_2' to 'convDSPOpt_l0_con9j0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_l0_conv_0_w_new_V_14_0' to 'convDSPOpt_l0_conbak' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_l0_conv_0_w_new_V_14_1' to 'convDSPOpt_l0_conbbk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_l0_conv_0_w_new_V_14_2' to 'convDSPOpt_l0_conbck' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_l0_conv_0_w_new_V_15_0' to 'convDSPOpt_l0_conbdk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_l0_conv_0_w_new_V_15_1' to 'convDSPOpt_l0_conbek' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_l0_conv_0_w_new_V_15_2' to 'convDSPOpt_l0_conbfk' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'convDSPOpt_l0'.
INFO: [HLS 200-111]  Elapsed time: 2.71 seconds; current allocated memory: 1.309 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bn_qurelu_fixed' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'ultra_net_mac_muladd_15ns_26s_32s_40_1_0' to 'ultra_net_mac_mulbgk' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'ultra_net_mac_mulbgk': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'bn_qurelu_fixed'.
INFO: [HLS 200-111]  Elapsed time: 2.39 seconds; current allocated memory: 1.315 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'streamBnRelu_l0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'streamBnRelu_l0'.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 1.317 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv3x3_l0_bn_act_DS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'start_for_convDSPOpt_l0_U0' to 'start_for_convDSPbhl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_streamBnRelu_l0_U0' to 'start_for_streamBbil' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv3x3_l0_bn_act_DS'.
INFO: [HLS 200-111]  Elapsed time: 0.82 seconds; current allocated memory: 1.319 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max2_PE_4u_16u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max2_PE_4u_16u_s'.
INFO: [HLS 200-111]  Elapsed time: 0.97 seconds; current allocated memory: 1.321 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pool2x2_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'max_pool2x2_3_row_store_V' to 'max_pool2x2_3_rowbjl' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pool2x2_3'.
INFO: [HLS 200-111]  Elapsed time: 0.57 seconds; current allocated memory: 1.322 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'stream_in_row_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'stream_in_row_4'.
INFO: [HLS 200-111]  Elapsed time: 0.55 seconds; current allocated memory: 1.324 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'stream_out_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'ultra_net_mac_muladd_8ns_2ns_8ns_9_1_1' to 'ultra_net_mac_mulbkl' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'ultra_net_mac_mulbkl': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'stream_out_data'.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 1.325 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv3padding711' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conv3padding711_row_buffer_0_V' to 'conv3padding711_rbll' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv3padding711'.
INFO: [HLS 200-111]  Elapsed time: 0.63 seconds; current allocated memory: 1.326 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pack_weight_data_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'pack_weight_data_2'.
INFO: [HLS 200-111]  Elapsed time: 0.49 seconds; current allocated memory: 1.329 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'simd_MAC_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'ultra_net_mul_mul_26s_15ns_41_1_0' to 'ultra_net_mul_mulbml' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'ultra_net_mul_mulbml': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'simd_MAC_2'.
INFO: [HLS 200-111]  Elapsed time: 0.96 seconds; current allocated memory: 1.333 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convDSPOpt_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_5_conv_1_inc_new_V_0' to 'convDSPOpt_5_convbnm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_5_conv_1_bias_new_V_0' to 'convDSPOpt_5_convbom' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_5_conv_1_inc_new_V_1' to 'convDSPOpt_5_convbpm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_5_conv_1_bias_new_V_1' to 'convDSPOpt_5_convbqm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_5_conv_1_inc_new_V_2' to 'convDSPOpt_5_convbrm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_5_conv_1_bias_new_V_2' to 'convDSPOpt_5_convbsm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_5_conv_1_inc_new_V_3' to 'convDSPOpt_5_convbtn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_5_conv_1_bias_new_V_3' to 'convDSPOpt_5_convbun' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_5_conv_1_w_new_V_0_2' to 'convDSPOpt_5_convbvn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_5_conv_1_w_new_V_0_1' to 'convDSPOpt_5_convbwn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_5_conv_1_w_new_V_0_0' to 'convDSPOpt_5_convbxn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_5_conv_1_w_new_V_1_2' to 'convDSPOpt_5_convbyn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_5_conv_1_w_new_V_1_1' to 'convDSPOpt_5_convbzo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_5_conv_1_w_new_V_1_0' to 'convDSPOpt_5_convbAo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_5_conv_1_w_new_V_2_2' to 'convDSPOpt_5_convbBo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_5_conv_1_w_new_V_2_1' to 'convDSPOpt_5_convbCo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_5_conv_1_w_new_V_2_0' to 'convDSPOpt_5_convbDo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_5_conv_1_w_new_V_3_2' to 'convDSPOpt_5_convbEo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_5_conv_1_w_new_V_3_1' to 'convDSPOpt_5_convbFp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_5_conv_1_w_new_V_3_0' to 'convDSPOpt_5_convbGp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ultra_net_mul_12ns_32ns_43_2_1' to 'ultra_net_mul_12nbHp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ultra_net_mul_mul_12ns_16s_28_1_1' to 'ultra_net_mul_mulbIp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ultra_net_mul_mul_13ns_16s_29_1_1' to 'ultra_net_mul_mulbJp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ultra_net_mul_mul_11ns_16s_27_1_1' to 'ultra_net_mul_mulbKp' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'ultra_net_mul_12nbHp': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ultra_net_mul_mulbIp': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ultra_net_mul_mulbJp': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ultra_net_mul_mulbKp': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convDSPOpt_5'.
INFO: [HLS 200-111]  Elapsed time: 3 seconds; current allocated memory: 1.343 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv3x3_bn_act_DSPop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_A' is changed to 'fifo_w32_d2_A_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'start_for_convDSPOpt_5_U0' to 'start_for_convDSPbLp' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv3x3_bn_act_DSPop'.
INFO: [HLS 200-111]  Elapsed time: 3.23 seconds; current allocated memory: 1.352 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pool2x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'max_pool2x2_row_store_V' to 'max_pool2x2_row_sbMq' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pool2x2'.
INFO: [HLS 200-111]  Elapsed time: 1.4 seconds; current allocated memory: 1.354 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'stream_in_row' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'stream_in_row'.
INFO: [HLS 200-111]  Elapsed time: 0.82 seconds; current allocated memory: 1.356 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'stream_out_data_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'ultra_net_mac_muladd_9ns_2ns_10ns_11_1_1' to 'ultra_net_mac_mulbNq' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'ultra_net_mac_mulbNq': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'stream_out_data_1'.
INFO: [HLS 200-111]  Elapsed time: 0.65 seconds; current allocated memory: 1.357 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv3padding712' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conv3padding712_row_buffer_0_V' to 'conv3padding712_rbOq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv3padding712_row_buffer_1_V' to 'conv3padding712_rbPq' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv3padding712'.
INFO: [HLS 200-111]  Elapsed time: 0.85 seconds; current allocated memory: 1.359 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pack_weight_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'pack_weight_data'.
INFO: [HLS 200-111]  Elapsed time: 0.75 seconds; current allocated memory: 1.361 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'simd_MAC' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'ultra_net_mul_mulbml': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'simd_MAC'.
INFO: [HLS 200-111]  Elapsed time: 0.89 seconds; current allocated memory: 1.363 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bn_qurelu_fixed_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'ultra_net_mul_mul_12ns_17s_29_1_0' to 'ultra_net_mul_mulbQq' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'ultra_net_mul_mulbQq': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'bn_qurelu_fixed_1'.
INFO: [HLS 200-111]  Elapsed time: 1.02 seconds; current allocated memory: 1.365 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convDSPOpt_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_4_conv_2_inc_new_V_0' to 'convDSPOpt_4_convbRq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_4_conv_2_bias_new_V_0' to 'convDSPOpt_4_convbSr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_4_conv_2_inc_new_V_1' to 'convDSPOpt_4_convbTr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_4_conv_2_bias_new_V_1' to 'convDSPOpt_4_convbUr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_4_conv_2_inc_new_V_2' to 'convDSPOpt_4_convbVr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_4_conv_2_bias_new_V_2' to 'convDSPOpt_4_convbWr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_4_conv_2_inc_new_V_3' to 'convDSPOpt_4_convbXr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_4_conv_2_bias_new_V_3' to 'convDSPOpt_4_convbYs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_4_conv_2_inc_new_V_4' to 'convDSPOpt_4_convbZs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_4_conv_2_bias_new_V_4' to 'convDSPOpt_4_convb0s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_4_conv_2_inc_new_V_5' to 'convDSPOpt_4_convb1s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_4_conv_2_bias_new_V_5' to 'convDSPOpt_4_convb2s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_4_conv_2_inc_new_V_6' to 'convDSPOpt_4_convb3s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_4_conv_2_bias_new_V_6' to 'convDSPOpt_4_convb4t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_4_conv_2_inc_new_V_7' to 'convDSPOpt_4_convb5t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_4_conv_2_bias_new_V_7' to 'convDSPOpt_4_convb6t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_4_conv_2_w_new_V_0_2' to 'convDSPOpt_4_convb7t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_4_conv_2_w_new_V_0_1' to 'convDSPOpt_4_convb8t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_4_conv_2_w_new_V_0_0' to 'convDSPOpt_4_convb9t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_4_conv_2_w_new_V_1_2' to 'convDSPOpt_4_convcau' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_4_conv_2_w_new_V_1_1' to 'convDSPOpt_4_convcbu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_4_conv_2_w_new_V_1_0' to 'convDSPOpt_4_convccu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_4_conv_2_w_new_V_2_2' to 'convDSPOpt_4_convcdu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_4_conv_2_w_new_V_2_1' to 'convDSPOpt_4_convceu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_4_conv_2_w_new_V_2_0' to 'convDSPOpt_4_convcfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_4_conv_2_w_new_V_3_2' to 'convDSPOpt_4_convcgu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_4_conv_2_w_new_V_3_1' to 'convDSPOpt_4_convchv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_4_conv_2_w_new_V_3_0' to 'convDSPOpt_4_convciv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_4_conv_2_w_new_V_4_2' to 'convDSPOpt_4_convcjv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_4_conv_2_w_new_V_4_1' to 'convDSPOpt_4_convckv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_4_conv_2_w_new_V_4_0' to 'convDSPOpt_4_convclv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_4_conv_2_w_new_V_5_2' to 'convDSPOpt_4_convcmv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_4_conv_2_w_new_V_5_1' to 'convDSPOpt_4_convcnw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_4_conv_2_w_new_V_5_0' to 'convDSPOpt_4_convcow' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_4_conv_2_w_new_V_6_2' to 'convDSPOpt_4_convcpw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_4_conv_2_w_new_V_6_1' to 'convDSPOpt_4_convcqw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_4_conv_2_w_new_V_6_0' to 'convDSPOpt_4_convcrw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_4_conv_2_w_new_V_7_2' to 'convDSPOpt_4_convcsw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_4_conv_2_w_new_V_7_1' to 'convDSPOpt_4_convctx' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_4_conv_2_w_new_V_7_0' to 'convDSPOpt_4_convcux' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ultra_net_mul_13ns_32ns_44_2_1' to 'ultra_net_mul_13ncvx' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'ultra_net_mul_13ncvx': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convDSPOpt_4'.
INFO: [HLS 200-111]  Elapsed time: 4.69 seconds; current allocated memory: 1.372 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv3x3_bn_act_DSPop_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_A' is changed to 'fifo_w32_d2_A_x0' due to conflict.
INFO: [SYN 201-210] Renamed object name 'start_for_convDSPOpt_4_U0' to 'start_for_convDSPcwx' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv3x3_bn_act_DSPop_1'.
INFO: [HLS 200-111]  Elapsed time: 4.15 seconds; current allocated memory: 1.382 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pool2x2_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'max_pool2x2_1_row_store_V' to 'max_pool2x2_1_rowcxx' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pool2x2_1'.
INFO: [HLS 200-111]  Elapsed time: 1.69 seconds; current allocated memory: 1.384 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'stream_in_row_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'stream_in_row_1'.
INFO: [HLS 200-111]  Elapsed time: 1.06 seconds; current allocated memory: 1.387 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'stream_out_data_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'ultra_net_mac_muladd_9ns_2ns_11ns_11_1_1' to 'ultra_net_mac_mulcyx' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'ultra_net_mac_mulcyx': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'stream_out_data_2'.
INFO: [HLS 200-111]  Elapsed time: 0.76 seconds; current allocated memory: 1.389 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv3padding713' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conv3padding713_row_buffer_0_V' to 'conv3padding713_rczy' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv3padding713'.
INFO: [HLS 200-111]  Elapsed time: 0.86 seconds; current allocated memory: 1.390 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pack_weight_data_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'pack_weight_data_1'.
INFO: [HLS 200-111]  Elapsed time: 0.74 seconds; current allocated memory: 1.392 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'simd_MAC_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'ultra_net_mul_mulbml': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'simd_MAC_1'.
INFO: [HLS 200-111]  Elapsed time: 0.8 seconds; current allocated memory: 1.394 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convDSPOpt' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_conv_3_inc_new_V_0' to 'convDSPOpt_conv_3cAy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_conv_3_bias_new_V_0' to 'convDSPOpt_conv_3cBy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_conv_3_inc_new_V_1' to 'convDSPOpt_conv_3cCy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_conv_3_bias_new_V_1' to 'convDSPOpt_conv_3cDy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_conv_3_inc_new_V_2' to 'convDSPOpt_conv_3cEy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_conv_3_bias_new_V_2' to 'convDSPOpt_conv_3cFz' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_conv_3_inc_new_V_3' to 'convDSPOpt_conv_3cGz' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_conv_3_bias_new_V_3' to 'convDSPOpt_conv_3cHz' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_conv_3_w_new_V_0_2' to 'convDSPOpt_conv_3cIz' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_conv_3_w_new_V_0_1' to 'convDSPOpt_conv_3cJz' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_conv_3_w_new_V_0_0' to 'convDSPOpt_conv_3cKz' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_conv_3_w_new_V_1_2' to 'convDSPOpt_conv_3cLz' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_conv_3_w_new_V_1_1' to 'convDSPOpt_conv_3cMA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_conv_3_w_new_V_1_0' to 'convDSPOpt_conv_3cNA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_conv_3_w_new_V_2_2' to 'convDSPOpt_conv_3cOA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_conv_3_w_new_V_2_1' to 'convDSPOpt_conv_3cPA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_conv_3_w_new_V_2_0' to 'convDSPOpt_conv_3cQA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_conv_3_w_new_V_3_2' to 'convDSPOpt_conv_3cRA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_conv_3_w_new_V_3_1' to 'convDSPOpt_conv_3cSB' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_conv_3_w_new_V_3_0' to 'convDSPOpt_conv_3cTB' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ultra_net_mul_mul_10ns_18s_28_1_1' to 'ultra_net_mul_mulcUB' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'ultra_net_mul_mulcUB': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convDSPOpt'.
INFO: [HLS 200-111]  Elapsed time: 3.58 seconds; current allocated memory: 1.400 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv3x3_bn_act_DSPop_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w64_d2_A' is changed to 'fifo_w64_d2_A_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_A' is changed to 'fifo_w32_d2_A_x1' due to conflict.
INFO: [SYN 201-210] Renamed object name 'start_for_convDSPOpt_U0' to 'start_for_convDSPcVB' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv3x3_bn_act_DSPop_2'.
INFO: [HLS 200-111]  Elapsed time: 3.11 seconds; current allocated memory: 1.408 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pool2x2_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'max_pool2x2_2_row_store_V' to 'max_pool2x2_2_rowcWB' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pool2x2_2'.
INFO: [HLS 200-111]  Elapsed time: 1.34 seconds; current allocated memory: 1.410 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'stream_in_row_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'stream_in_row_2'.
INFO: [HLS 200-111]  Elapsed time: 1.04 seconds; current allocated memory: 1.412 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'stream_out_data_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'ultra_net_mac_mulcyx': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'stream_out_data_3'.
INFO: [HLS 200-111]  Elapsed time: 0.8 seconds; current allocated memory: 1.414 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv3padding714' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conv3padding714_row_buffer_0_V' to 'conv3padding714_rcXB' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv3padding714'.
INFO: [HLS 200-111]  Elapsed time: 0.98 seconds; current allocated memory: 1.415 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convDSPOpt525' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'convDSPOpt525_conv_4_inc_new_V_0' to 'convDSPOpt525_concYC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt525_conv_4_bias_new_V_0' to 'convDSPOpt525_concZC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt525_conv_4_inc_new_V_1' to 'convDSPOpt525_conc0C' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt525_conv_4_bias_new_V_1' to 'convDSPOpt525_conc1C' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt525_conv_4_w_new_V_0_2' to 'convDSPOpt525_conc2C' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt525_conv_4_w_new_V_0_1' to 'convDSPOpt525_conc3C' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt525_conv_4_w_new_V_0_0' to 'convDSPOpt525_conc4D' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt525_conv_4_w_new_V_1_2' to 'convDSPOpt525_conc5D' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt525_conv_4_w_new_V_1_1' to 'convDSPOpt525_conc6D' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt525_conv_4_w_new_V_1_0' to 'convDSPOpt525_conc7D' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ultra_net_mul_mul_11ns_18s_29_1_1' to 'ultra_net_mul_mulc8D' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'ultra_net_mul_mulbml': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ultra_net_mul_mulc8D': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convDSPOpt525'.
INFO: [HLS 200-111]  Elapsed time: 2.14 seconds; current allocated memory: 1.419 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv3x3_bn_act_DSPop_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_A' is changed to 'fifo_w32_d2_A_x2' due to conflict.
INFO: [SYN 201-210] Renamed object name 'start_for_convDSPOpt525_U0' to 'start_for_convDSPc9D' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv3x3_bn_act_DSPop_4'.
INFO: [HLS 200-111]  Elapsed time: 2.52 seconds; current allocated memory: 1.426 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'stream_in_row_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'stream_in_row_3'.
INFO: [HLS 200-111]  Elapsed time: 0.93 seconds; current allocated memory: 1.427 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'stream_out_data_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'ultra_net_mac_mulcyx': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'stream_out_data_4'.
INFO: [HLS 200-111]  Elapsed time: 0.87 seconds; current allocated memory: 1.428 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv3padding526715' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conv3padding526715_row_buffer_0_V' to 'conv3padding52671daE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv3padding526715_row_buffer_1_V' to 'conv3padding52671dbE' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv3padding526715'.
INFO: [HLS 200-111]  Elapsed time: 1.06 seconds; current allocated memory: 1.430 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convDSPOpt_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_3_conv_5_inc_new_V_0' to 'convDSPOpt_3_convdcE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_3_conv_5_bias_new_V_0' to 'convDSPOpt_3_convddE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_3_conv_5_inc_new_V_1' to 'convDSPOpt_3_convdeE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_3_conv_5_bias_new_V_1' to 'convDSPOpt_3_convdfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_3_conv_5_w_new_V_0_2' to 'convDSPOpt_3_convdgE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_3_conv_5_w_new_V_0_1' to 'convDSPOpt_3_convdhF' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_3_conv_5_w_new_V_0_0' to 'convDSPOpt_3_convdiF' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_3_conv_5_w_new_V_1_2' to 'convDSPOpt_3_convdjF' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_3_conv_5_w_new_V_1_1' to 'convDSPOpt_3_convdkF' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_3_conv_5_w_new_V_1_0' to 'convDSPOpt_3_convdlF' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'ultra_net_mul_mulbml': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ultra_net_mul_mulcUB': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convDSPOpt_3'.
INFO: [HLS 200-111]  Elapsed time: 2.26 seconds; current allocated memory: 1.434 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv3x3_bn_act_DSPop_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_A' is changed to 'fifo_w32_d2_A_x3' due to conflict.
INFO: [SYN 201-210] Renamed object name 'start_for_convDSPOpt_3_U0' to 'start_for_convDSPdmF' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv3x3_bn_act_DSPop_6'.
INFO: [HLS 200-111]  Elapsed time: 2.53 seconds; current allocated memory: 1.441 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv3padding527716' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conv3padding527716_row_buffer_0_V' to 'conv3padding52771dnG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv3padding527716_row_buffer_1_V' to 'conv3padding52771doG' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv3padding527716'.
INFO: [HLS 200-111]  Elapsed time: 1.06 seconds; current allocated memory: 1.442 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convDSPOpt_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_2_conv_6_inc_new_V_0' to 'convDSPOpt_2_convdpG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_2_conv_6_bias_new_V_0' to 'convDSPOpt_2_convdqG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_2_conv_6_inc_new_V_1' to 'convDSPOpt_2_convdrG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_2_conv_6_bias_new_V_1' to 'convDSPOpt_2_convdsG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_2_conv_6_w_new_V_0_2' to 'convDSPOpt_2_convdtH' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_2_conv_6_w_new_V_0_1' to 'convDSPOpt_2_convduH' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_2_conv_6_w_new_V_0_0' to 'convDSPOpt_2_convdvH' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_2_conv_6_w_new_V_1_2' to 'convDSPOpt_2_convdwH' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_2_conv_6_w_new_V_1_1' to 'convDSPOpt_2_convdxH' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_2_conv_6_w_new_V_1_0' to 'convDSPOpt_2_convdyH' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'ultra_net_mul_mulbml': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ultra_net_mul_mulc8D': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convDSPOpt_2'.
INFO: [HLS 200-111]  Elapsed time: 2.39 seconds; current allocated memory: 1.446 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv3x3_bn_act_DSPop_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_A' is changed to 'fifo_w32_d2_A_x4' due to conflict.
INFO: [SYN 201-210] Renamed object name 'start_for_convDSPOpt_2_U0' to 'start_for_convDSPdzI' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv3x3_bn_act_DSPop_5'.
INFO: [HLS 200-111]  Elapsed time: 2.56 seconds; current allocated memory: 1.453 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv3padding717' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conv3padding717_row_buffer_0_V' to 'conv3padding717_rdAI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv3padding717_row_buffer_1_V' to 'conv3padding717_rdBI' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv3padding717'.
INFO: [HLS 200-111]  Elapsed time: 1.39 seconds; current allocated memory: 1.454 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convDSPOpt_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_1_conv_7_inc_new_V_0' to 'convDSPOpt_1_convdCI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_1_conv_7_bias_new_V_0' to 'convDSPOpt_1_convdDI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_1_conv_7_inc_new_V_1' to 'convDSPOpt_1_convdEI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_1_conv_7_bias_new_V_1' to 'convDSPOpt_1_convdFJ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_1_conv_7_w_new_V_0_2' to 'convDSPOpt_1_convdGJ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_1_conv_7_w_new_V_0_1' to 'convDSPOpt_1_convdHJ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_1_conv_7_w_new_V_0_0' to 'convDSPOpt_1_convdIJ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_1_conv_7_w_new_V_1_2' to 'convDSPOpt_1_convdJJ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_1_conv_7_w_new_V_1_1' to 'convDSPOpt_1_convdKJ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_1_conv_7_w_new_V_1_0' to 'convDSPOpt_1_convdLJ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ultra_net_mul_mul_12ns_18s_30_1_1' to 'ultra_net_mul_muldMK' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'ultra_net_mul_mulbml': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ultra_net_mul_muldMK': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convDSPOpt_1'.
INFO: [HLS 200-111]  Elapsed time: 2.58 seconds; current allocated memory: 1.457 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv3x3_bn_act_DSPop_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_A' is changed to 'fifo_w32_d2_A_x5' due to conflict.
INFO: [SYN 201-210] Renamed object name 'start_for_convDSPOpt_1_U0' to 'start_for_convDSPdNK' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv3x3_bn_act_DSPop_3'.
INFO: [HLS 200-111]  Elapsed time: 2.68 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'streamInOneRowTwoPix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'streamInOneRowTwoPix'.
INFO: [HLS 200-111]  Elapsed time: 1.17 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'streamOutOneRowTwoPi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'streamOutOneRowTwoPi'.
INFO: [HLS 200-111]  Elapsed time: 1.15 seconds; current allocated memory: 1.467 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv1x1convert718' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conv1x1convert718_row_buffer_0_V' to 'conv1x1convert718dOK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv1x1convert718_row_buffer_1_V' to 'conv1x1convert718dPK' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv1x1convert718'.
INFO: [HLS 200-111]  Elapsed time: 1.23 seconds; current allocated memory: 1.469 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'simd_mac_DSP2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'ultra_net_ama_addmuladd_22s_8s_4ns_27ns_27_1_0' to 'ultra_net_ama_adddQK' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'ultra_net_ama_adddQK': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'simd_mac_DSP2'.
INFO: [HLS 200-111]  Elapsed time: 1.11 seconds; current allocated memory: 1.470 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv1x1DSP2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conv1x1DSP2_conv_8_bias_new_V_0' to 'conv1x1DSP2_conv_dRK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv1x1DSP2_conv_8_bias_new_V_1' to 'conv1x1DSP2_conv_dSL' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv1x1DSP2_conv_8_w_new_V_0' to 'conv1x1DSP2_conv_dTL' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv1x1DSP2_conv_8_w_new_V_1' to 'conv1x1DSP2_conv_dUL' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ultra_net_mul_14ns_32ns_45_2_1' to 'ultra_net_mul_14ndVL' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'ultra_net_mul_14ndVL': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv1x1DSP2'.
INFO: [HLS 200-111]  Elapsed time: 1.74 seconds; current allocated memory: 1.472 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv1x1_DSPopt' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_A' is changed to 'fifo_w32_d2_A_x6' due to conflict.
INFO: [SYN 201-210] Renamed object name 'start_for_conv1x1DSP2_U0' to 'start_for_conv1x1dWL' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv1x1_DSPopt'.
INFO: [HLS 200-111]  Elapsed time: 1.5 seconds; current allocated memory: 1.475 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddLast_3600u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'ultra_net_mul_32s_13ns_32_2_1' to 'ultra_net_mul_32sdXL' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'ultra_net_mul_32sdXL': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddLast_3600u_s'.
INFO: [HLS 200-111]  Elapsed time: 1.1 seconds; current allocated memory: 1.475 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'do_compute2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_A' is changed to 'fifo_w32_d2_A_x7' due to conflict.
INFO: [SYN 201-210] Renamed object name 'start_for_StreamingDataWidthCo_U0' to 'start_for_StreamidYM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_StreamingDataWidthCo_1_U0' to 'start_for_StreamidZM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_resize_batch_U0' to 'start_for_resize_d0M' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_conv3x3_l0_bn_act_DS_U0' to 'start_for_conv3x3d1M' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_max_pool2x2_3_U0' to 'start_for_max_pood2M' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_conv3x3_bn_act_DSPop_U0' to 'start_for_conv3x3d3M' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_max_pool2x2_U0' to 'start_for_max_pood4N' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_conv3x3_bn_act_DSPop_1_U0' to 'start_for_conv3x3d5N' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_max_pool2x2_1_U0' to 'start_for_max_pood6N' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_conv3x3_bn_act_DSPop_2_U0' to 'start_for_conv3x3d7N' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_max_pool2x2_2_U0' to 'start_for_max_pood8N' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_conv3x3_bn_act_DSPop_4_U0' to 'start_for_conv3x3d9N' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_conv3x3_bn_act_DSPop_6_U0' to 'start_for_conv3x3eaO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_conv3x3_bn_act_DSPop_5_U0' to 'start_for_conv3x3ebO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_conv3x3_bn_act_DSPop_3_U0' to 'start_for_conv3x3ecO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_conv1x1_DSPopt_U0' to 'start_for_conv1x1edO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_AddLast_3600u_U0' to 'start_for_AddLasteeO' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'do_compute2'.
INFO: [HLS 200-111]  Elapsed time: 1.39 seconds; current allocated memory: 1.478 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ultra_net' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'ultra_net/in_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ultra_net/in_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ultra_net/in_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ultra_net/out_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ultra_net/out_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ultra_net/out_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ultra_net/reps' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'ultra_net' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' and 'reps' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'ultra_net'.
INFO: [HLS 200-111]  Elapsed time: 6.2 seconds; current allocated memory: 1.486 GB.
INFO: [HLS 200-789] **** Estimated Fmax: 239.35 MHz
INFO: [RTMG 210-282] Generating pipelined core: 'ultra_net_mul_32sbkb_MulnS_0'
INFO: [RTMG 210-282] Generating pipelined core: 'ultra_net_mul_32scud_MulnS_1'
INFO: [RTMG 210-282] Generating pipelined core: 'ultra_net_mul_27njbC_MulnS_2'
INFO: [RTMG 210-282] Generating pipelined core: 'ultra_net_mul_20skbM_MulnS_3'
INFO: [RTMG 210-278] Implementing memory 'Resize_opr_lineardEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'Resize_opr_linearg8j_ram (RAM)' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'raw_img_data_stream_s_U(fifo_w8_d1024_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'raw_img_data_stream_1_U(fifo_w8_d1024_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'raw_img_data_stream_2_U(fifo_w8_d1024_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'resize_img_data_stre_U(fifo_w8_d1024_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'resize_img_data_stre_1_U(fifo_w8_d1024_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'resize_img_data_stre_2_U(fifo_w8_d1024_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Resize_mb6_U(start_for_Resize_mb6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_mat_to_ncg_U(start_for_mat_to_ncg)' using Shift Registers.
INFO: [RTMG 210-278] Implementing memory 'conv3padding_l071pcA_ram (RAM_S2P_BRAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_l0_conudo_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_l0_convdy_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_l0_conwdI_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_l0_conxdS_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_l0_conyd2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_l0_conzec_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_l0_conAem_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_l0_conBew_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_l0_conCeG_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_l0_conDeQ_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_l0_conEe0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_l0_conFfa_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_l0_conGfk_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_l0_conHfu_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_l0_conIfE_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_l0_conJfO_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_l0_conKfY_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_l0_conLf8_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_l0_conMgi_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_l0_conNgs_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_l0_conOgC_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_l0_conPgM_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_l0_conQgW_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_l0_conRg6_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_l0_conShg_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_l0_conThq_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_l0_conUhA_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_l0_conVhK_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_l0_conWhU_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_l0_conXh4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_l0_conYie_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_l0_conZio_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_l0_con0iy_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_l0_con1iI_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_l0_con2iS_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_l0_con3i2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_l0_con4jc_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_l0_con5jm_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_l0_con6jw_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_l0_con7jG_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_l0_con8jQ_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_l0_con9j0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_l0_conbak_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_l0_conbbk_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_l0_conbck_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_l0_conbdk_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_l0_conbek_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_l0_conbfk_rom' using distributed ROMs.
INFO: [RTMG 210-285] Implementing FIFO 'padding_out_V_V_U(fifo_w72_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'reps_c_i_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv_l0_out_V_V_U(fifo_w416_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'reps_c1_i_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_convDSPbhl_U(start_for_convDSPbhl)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_streamBbil_U(start_for_streamBbil)' using Shift Registers.
INFO: [RTMG 210-278] Implementing memory 'max_pool2x2_3_rowbjl_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'conv3padding711_rbll_ram (RAM_S2P_BRAM)' using block RAMs.
INFO: [RTMG 210-282] Generating pipelined core: 'ultra_net_mul_12nbHp_MulnS_4'
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_5_convbnm_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_5_convbom_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_5_convbpm_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_5_convbqm_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_5_convbrm_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_5_convbsm_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_5_convbtn_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_5_convbun_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_5_convbvn_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_5_convbwn_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_5_convbxn_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_5_convbyn_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_5_convbzo_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_5_convbAo_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_5_convbBo_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_5_convbCo_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_5_convbDo_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_5_convbEo_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_5_convbFp_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_5_convbGp_rom' using auto ROMs.
INFO: [RTMG 210-285] Implementing FIFO 'padding_out_V_V_U(fifo_w128_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'reps_c_i_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_convDSPbLp_U(start_for_convDSPbLp)' using Shift Registers.
INFO: [RTMG 210-278] Implementing memory 'max_pool2x2_row_sbMq_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'conv3padding712_rbOq_ram (RAM_S2P_BRAM)' using block RAMs.
INFO: [RTMG 210-282] Generating pipelined core: 'ultra_net_mul_13ncvx_MulnS_5'
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_4_convbRq_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_4_convbSr_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_4_convbTr_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_4_convbUr_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_4_convbVr_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_4_convbWr_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_4_convbXr_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_4_convbYs_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_4_convbZs_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_4_convb0s_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_4_convb1s_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_4_convb2s_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_4_convb3s_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_4_convb4t_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_4_convb5t_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_4_convb6t_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_4_convb7t_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_4_convb8t_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_4_convb9t_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_4_convcau_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_4_convcbu_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_4_convccu_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_4_convcdu_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_4_convceu_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_4_convcfu_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_4_convcgu_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_4_convchv_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_4_convciv_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_4_convcjv_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_4_convckv_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_4_convclv_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_4_convcmv_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_4_convcnw_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_4_convcow_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_4_convcpw_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_4_convcqw_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_4_convcrw_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_4_convcsw_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_4_convctx_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_4_convcux_rom' using auto ROMs.
INFO: [RTMG 210-285] Implementing FIFO 'padding_out_V_V_U(fifo_w64_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'reps_c_i_U(fifo_w32_d2_A_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_convDSPcwx_U(start_for_convDSPcwx)' using Shift Registers.
INFO: [RTMG 210-278] Implementing memory 'max_pool2x2_1_rowcxx_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'conv3padding713_rczy_ram (RAM_S2P_BRAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_conv_3cAy_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_conv_3cBy_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_conv_3cCy_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_conv_3cDy_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_conv_3cEy_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_conv_3cFz_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_conv_3cGz_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_conv_3cHz_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_conv_3cIz_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_conv_3cJz_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_conv_3cKz_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_conv_3cLz_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_conv_3cMA_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_conv_3cNA_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_conv_3cOA_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_conv_3cPA_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_conv_3cQA_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_conv_3cRA_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_conv_3cSB_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_conv_3cTB_rom' using auto ROMs.
INFO: [RTMG 210-285] Implementing FIFO 'padding_out_V_V_U(fifo_w64_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'reps_c_i_U(fifo_w32_d2_A_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_convDSPcVB_U(start_for_convDSPcVB)' using Shift Registers.
INFO: [RTMG 210-278] Implementing memory 'max_pool2x2_2_rowcWB_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'conv3padding714_rcXB_ram (RAM_S2P_BRAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt525_concYC_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt525_concZC_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt525_conc0C_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt525_conc1C_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt525_conc2C_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt525_conc3C_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt525_conc4D_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt525_conc5D_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt525_conc6D_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt525_conc7D_rom' using auto ROMs.
INFO: [RTMG 210-285] Implementing FIFO 'padding_out_V_V_U(fifo_w32_d2_A_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'reps_c_i_U(fifo_w32_d2_A_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_convDSPc9D_U(start_for_convDSPc9D)' using Shift Registers.
INFO: [RTMG 210-278] Implementing memory 'conv3padding52671daE_ram (RAM_S2P_BRAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_3_convdcE_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_3_convddE_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_3_convdeE_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_3_convdfE_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_3_convdgE_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_3_convdhF_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_3_convdiF_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_3_convdjF_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_3_convdkF_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_3_convdlF_rom' using auto ROMs.
INFO: [RTMG 210-285] Implementing FIFO 'padding_out_V_V_U(fifo_w32_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'reps_c_i_U(fifo_w32_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_convDSPdmF_U(start_for_convDSPdmF)' using Shift Registers.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_2_convdpG_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_2_convdqG_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_2_convdrG_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_2_convdsG_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_2_convdtH_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_2_convduH_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_2_convdvH_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_2_convdwH_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_2_convdxH_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_2_convdyH_rom' using auto ROMs.
INFO: [RTMG 210-285] Implementing FIFO 'padding_out_V_V_U(fifo_w32_d2_A_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'reps_c_i_U(fifo_w32_d2_A_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_convDSPdzI_U(start_for_convDSPdzI)' using Shift Registers.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_1_convdCI_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_1_convdDI_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_1_convdEI_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_1_convdFJ_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_1_convdGJ_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_1_convdHJ_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_1_convdIJ_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_1_convdJJ_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_1_convdKJ_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_1_convdLJ_rom' using auto ROMs.
INFO: [RTMG 210-285] Implementing FIFO 'padding_out_V_V_U(fifo_w32_d2_A_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'reps_c_i_U(fifo_w32_d2_A_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_convDSPdNK_U(start_for_convDSPdNK)' using Shift Registers.
INFO: [RTMG 210-278] Implementing memory 'conv1x1convert718dOK_ram (RAM_S2P_BRAM)' using block RAMs.
INFO: [RTMG 210-282] Generating pipelined core: 'ultra_net_mul_14ndVL_MulnS_6'
INFO: [RTMG 210-279] Implementing memory 'conv1x1DSP2_conv_dRK_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv1x1DSP2_conv_dSL_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv1x1DSP2_conv_dTL_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv1x1DSP2_conv_dUL_rom' using auto ROMs.
INFO: [RTMG 210-285] Implementing FIFO 'conv1in_V_V_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'reps_c_i_U(fifo_w32_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv1x1dWL_U(start_for_conv1x1dWL)' using Shift Registers.
INFO: [RTMG 210-282] Generating pipelined core: 'ultra_net_mul_32sdXL_MulnS_7'
INFO: [RTMG 210-285] Implementing FIFO 'in_stream_extract_V_s_U(fifo_w64_d1024_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'reps_c_U(fifo_w32_d2_A_x7)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream0_V_V_U(fifo_w192_d1024_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'reps_c1_U(fifo_w32_d2_A_x7)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream1_V_V_U(fifo_w24_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'reps_c2_U(fifo_w32_d2_A_x7)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream2_V_V_U(fifo_w24_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'reps_c3_U(fifo_w32_d2_A_x7)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv_0_out_V_V_U(fifo_w128_d128_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'reps_c4_U(fifo_w32_d2_A_x7)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'pool_0_out_V_V_U(fifo_w128_d128_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'reps_c5_U(fifo_w32_d2_A_x7)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv_1_out_V_V_U(fifo_w32_d128_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'reps_c6_U(fifo_w32_d2_A_x7)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'pool_1_out_V_V_U(fifo_w32_d128_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'reps_c7_U(fifo_w32_d2_A_x7)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv_2_out_V_V_U(fifo_w64_d128_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'reps_c8_U(fifo_w32_d2_A_x7)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'pool_2_out_V_V_U(fifo_w64_d128_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'reps_c9_U(fifo_w32_d2_A_x7)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv_3_out_V_V_U(fifo_w32_d128_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'reps_c10_U(fifo_w32_d2_A_x7)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'pool_3_out_V_V_U(fifo_w32_d128_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'reps_c11_U(fifo_w32_d2_A_x7)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv_4_out_V_V_U(fifo_w16_d128_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'reps_c12_U(fifo_w32_d2_A_x7)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv_5_out_V_V_U(fifo_w16_d128_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'reps_c13_U(fifo_w32_d2_A_x7)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv_6_out_V_V_U(fifo_w16_d128_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'reps_c14_U(fifo_w32_d2_A_x7)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv_7_out_V_V_U(fifo_w16_d128_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'reps_c15_U(fifo_w32_d2_A_x7)' using Shift Registers.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file './src/ultranet.cpp' ... 
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: ./src/ultranet.cpp:130:19
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: ./src/ultranet.cpp:130:33
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: ./src/ultranet.cpp:130:49
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: ./src/ultranet.cpp:162:19
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: ./src/ultranet.cpp:162:33
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: ./src/ultranet.cpp:162:49
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: ./src/ultranet.cpp:194:19
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: ./src/ultranet.cpp:194:33
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: ./src/ultranet.cpp:194:49
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: ./src/ultranet.cpp:226:19
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: ./src/ultranet.cpp:226:33
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: ./src/ultranet.cpp:226:49
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: ./src/ultranet.cpp:258:19
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: ./src/ultranet.cpp:258:33
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: ./src/ultranet.cpp:258:49
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: ./src/ultranet.cpp:277:19
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: ./src/ultranet.cpp:277:33
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: ./src/ultranet.cpp:277:49
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: ./src/ultranet.cpp:296:19
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: ./src/ultranet.cpp:296:33
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: ./src/ultranet.cpp:296:49
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: ./src/ultranet.cpp:315:19
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: ./src/ultranet.cpp:315:33
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: ./src/ultranet.cpp:315:49
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: ./src/ultranet.cpp:329:19
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: ./src/ultranet.cpp:329:33
WARNING: [HLS 200-471] Dataflow form checks found 26 issue(s) in file ./src/ultranet.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:01:17 ; elapsed = 00:01:19 . Memory (MB): peak = 926.965 ; gain = 521.035 ; free physical = 15588 ; free virtual = 27004
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:01:17 ; elapsed = 00:01:19 . Memory (MB): peak = 926.965 ; gain = 521.035 ; free physical = 15588 ; free virtual = 27004
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (./src/conv2d_DSPopt.hpp:258) in function 'void simd_MAC<4u, 4u, 11u, 4u, 4u>(ap_int<((FORWARD_REFERENCE) * (2)) + (FORWARD_REFERENCE)>*, ap_uint<(FORWARD_REFERENCE) + (FORWARD_REFERENCE)>*, ap_int<(FORWARD_REFERENCE) + (5)>&, ap_int<(FORWARD_REFERENCE) + (5)>&, ap_int<(FORWARD_REFERENCE) + (5)>&, ap_int<(FORWARD_REFERENCE) + (5)>&)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (./src/conv2d_DSPopt.hpp:78) in function 'void stream_out_data<3u, 10u, 20u, 64u, 4u, 4u, 4u, 32u>(hls::stream<ap_uint<((FORWARD_REFERENCE) * (FORWARD_REFERENCE)) * (2)> >&, ap_uint<((FORWARD_REFERENCE) * (FORWARD_REFERENCE)) * (2)> (*) [4][((((FORWARD_REFERENCE) / (2)) + (1)) * (FORWARD_REFERENCE)) / (FORWARD_REFERENCE)], bool, ap_int<12>, ap_uint<2>)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (./src/conv2d_DSPopt.hpp:78) in function 'void stream_out_data<3u, 20u, 40u, 64u, 4u, 8u, 8u, 16u>(hls::stream<ap_uint<((FORWARD_REFERENCE) * (FORWARD_REFERENCE)) * (2)> >&, ap_uint<((FORWARD_REFERENCE) * (FORWARD_REFERENCE)) * (2)> (*) [4][((((FORWARD_REFERENCE) / (2)) + (1)) * (FORWARD_REFERENCE)) / (FORWARD_REFERENCE)], bool, ap_int<12>, ap_uint<2>)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (./src/conv2d_DSPopt.hpp:78) in function 'void stream_out_data<3u, 80u, 160u, 16u, 4u, 16u, 16u, 8u>(hls::stream<ap_uint<((FORWARD_REFERENCE) * (FORWARD_REFERENCE)) * (2)> >&, ap_uint<((FORWARD_REFERENCE) * (FORWARD_REFERENCE)) * (2)> (*) [4][((((FORWARD_REFERENCE) / (2)) + (1)) * (FORWARD_REFERENCE)) / (FORWARD_REFERENCE)], bool, ap_int<12>, ap_uint<2>)' completely with a factor of 1.
INFO: [XFORM 203-603] Inlining function 'hls::Mat<360, 640, 4096>::init' into 'hls::Mat<360, 640, 4096>::Mat.1' (/tools/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:636).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<160, 320, 4096>::init' into 'hls::Mat<160, 320, 4096>::Mat.1' (/tools/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:636).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<360, 640, 4096>::write<ap_uint<8> >' into 'hls::Mat<360, 640, 4096>::operator<<<ap_uint<8> >' (/tools/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:618).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<360, 640, 4096>::operator<<<ap_uint<8> >' into 'stream_to_mat' (./src/ultranet.cpp:47).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<360, 640, 4096>::read' into 'hls::Mat<360, 640, 4096>::operator>>' (/tools/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:711).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<360, 640, 4096>::operator>>' into 'hls::Resize_opr_linear<4096, 360, 640, 160, 320>' (/tools/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:2405).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<160, 320, 4096>::write' into 'hls::Mat<160, 320, 4096>::operator<<' (/tools/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<160, 320, 4096>::operator<<' into 'hls::Resize_opr_linear<4096, 360, 640, 160, 320>' (/tools/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:2439).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<160, 320, 4096>::read' into 'hls::Mat<160, 320, 4096>::operator>><ap_uint<8> >' (/tools/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:611).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<160, 320, 4096>::operator>><ap_uint<8> >' into 'mat_to_stream' (./src/ultranet.cpp:60).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:03:09 ; elapsed = 00:03:12 . Memory (MB): peak = 1658.973 ; gain = 1253.043 ; free physical = 14837 ; free virtual = 26338
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<26, 12, (ap_q_mode)5, (ap_o_mode)3>' into 'hls::sr_cast<unsigned char, ap_fixed<26, 12, (ap_q_mode)5, (ap_o_mode)3, 0> >' (/tools/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, ap_fixed<26, 12, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::Resize_opr_linear<4096, 360, 640, 160, 320>' (/tools/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:2437) automatically.
INFO: [XFORM 203-602] Inlining function 'stream_in_row_l0<320u, 8u>' into 'conv3padding_l0<3u, 160u, 320u, 3u, 8u, 1u>' (./src/conv2d_l0.hpp:87) automatically.
INFO: [XFORM 203-602] Inlining function 'simd_mac9_DSP2<8u, 8u, 20u>' into 'convDSPOpt_l0<160u, 320u, 16u, 16u, 8u, 8u, 26u, 4u>' (./src/conv2d_l0.hpp:203) automatically.
INFO: [XFORM 203-602] Inlining function 'bn_qurelu_fixed<26u, 4u, 15u, 32u, 8u, 8u, 8u>' into 'streamBnRelu_l0<160u, 320u, 16u, 26u, 4u, 15u, 32u, 8u, 8u, 8u, 16u>' (./src/conv2d_l0.hpp:259) automatically.
INFO: [XFORM 203-602] Inlining function 'max2_PE<4u, 16u>' into 'max_pool2x2<160u, 320u, 16u, 4u, 16u>' (./src/pool_reord.hpp:42) automatically.
INFO: [XFORM 203-602] Inlining function 'pack_input_data<4u, 16u, 11u>' into 'convDSPOpt<3u, 4u, 16u, 4u, 160u, 80u, 32u, 4u, 3u, 16u, 14u, 23u, 16u, 4u, 4u, 8u>' (./src/conv2d_DSPopt.hpp:402) automatically.
INFO: [XFORM 203-602] Inlining function 'pack_weight_data<4u, 16u, 11u>' into 'convDSPOpt<3u, 4u, 16u, 4u, 160u, 80u, 32u, 4u, 3u, 16u, 14u, 23u, 16u, 4u, 4u, 8u>' (./src/conv2d_DSPopt.hpp:404) automatically.
INFO: [XFORM 203-602] Inlining function 'bn_qurelu_fixed<16u, 4u, 14u, 23u, 4u, 4u, 8u>' into 'convDSPOpt<3u, 4u, 16u, 4u, 160u, 80u, 32u, 4u, 3u, 16u, 14u, 23u, 16u, 4u, 4u, 8u>' (./src/conv2d_DSPopt.hpp:458) automatically.
INFO: [XFORM 203-602] Inlining function 'max2_PE<4u, 4u>' into 'max_pool2x2<80u, 160u, 32u, 4u, 4u>' (./src/pool_reord.hpp:42) automatically.
INFO: [XFORM 203-602] Inlining function 'pack_input_data<4u, 8u, 11u>' into 'convDSPOpt<3u, 4u, 32u, 4u, 80u, 40u, 64u, 4u, 3u, 17u, 13u, 21u, 8u, 4u, 8u, 8u>' (./src/conv2d_DSPopt.hpp:402) automatically.
INFO: [XFORM 203-602] Inlining function 'pack_weight_data<4u, 8u, 11u>' into 'convDSPOpt<3u, 4u, 32u, 4u, 80u, 40u, 64u, 4u, 3u, 17u, 13u, 21u, 8u, 4u, 8u, 8u>' (./src/conv2d_DSPopt.hpp:404) automatically.
INFO: [XFORM 203-602] Inlining function 'bn_qurelu_fixed<17u, 4u, 13u, 21u, 4u, 4u, 8u>' into 'convDSPOpt<3u, 4u, 32u, 4u, 80u, 40u, 64u, 4u, 3u, 17u, 13u, 21u, 8u, 4u, 8u, 8u>' (./src/conv2d_DSPopt.hpp:458) automatically.
INFO: [XFORM 203-602] Inlining function 'max2_PE<4u, 8u>' into 'max_pool2x2<40u, 80u, 64u, 4u, 8u>' (./src/pool_reord.hpp:42) automatically.
INFO: [XFORM 203-602] Inlining function 'pack_input_data<4u, 8u, 11u>' into 'convDSPOpt<3u, 4u, 64u, 4u, 40u, 20u, 64u, 4u, 3u, 18u, 11u, 20u, 8u, 4u, 4u, 8u>' (./src/conv2d_DSPopt.hpp:402) automatically.
INFO: [XFORM 203-602] Inlining function 'pack_weight_data<4u, 8u, 11u>.1' into 'convDSPOpt<3u, 4u, 64u, 4u, 40u, 20u, 64u, 4u, 3u, 18u, 11u, 20u, 8u, 4u, 4u, 8u>' (./src/conv2d_DSPopt.hpp:404) automatically.
INFO: [XFORM 203-602] Inlining function 'bn_qurelu_fixed<18u, 4u, 11u, 20u, 4u, 4u, 8u>' into 'convDSPOpt<3u, 4u, 64u, 4u, 40u, 20u, 64u, 4u, 3u, 18u, 11u, 20u, 8u, 4u, 4u, 8u>' (./src/conv2d_DSPopt.hpp:458) automatically.
INFO: [XFORM 203-602] Inlining function 'max2_PE<4u, 4u>' into 'max_pool2x2<20u, 40u, 64u, 4u, 4u>' (./src/pool_reord.hpp:42) automatically.
INFO: [XFORM 203-602] Inlining function 'pack_input_data<4u, 4u, 11u>' into 'convDSPOpt<3u, 4u, 64u, 4u, 20u, 10u, 64u, 4u, 3u, 18u, 12u, 20u, 4u, 4u, 2u, 8u>' (./src/conv2d_DSPopt.hpp:402) automatically.
INFO: [XFORM 203-602] Inlining function 'pack_weight_data<4u, 4u, 11u>' into 'convDSPOpt<3u, 4u, 64u, 4u, 20u, 10u, 64u, 4u, 3u, 18u, 12u, 20u, 4u, 4u, 2u, 8u>' (./src/conv2d_DSPopt.hpp:404) automatically.
INFO: [XFORM 203-602] Inlining function 'simd_MAC<4u, 4u, 11u, 4u, 4u>' into 'convDSPOpt<3u, 4u, 64u, 4u, 20u, 10u, 64u, 4u, 3u, 18u, 12u, 20u, 4u, 4u, 2u, 8u>' (./src/conv2d_DSPopt.hpp:423) automatically.
INFO: [XFORM 203-602] Inlining function 'bn_qurelu_fixed<18u, 4u, 12u, 20u, 4u, 4u, 8u>' into 'convDSPOpt<3u, 4u, 64u, 4u, 20u, 10u, 64u, 4u, 3u, 18u, 12u, 20u, 4u, 4u, 2u, 8u>' (./src/conv2d_DSPopt.hpp:458) automatically.
INFO: [XFORM 203-602] Inlining function 'pack_input_data<4u, 4u, 11u>' into 'convDSPOpt<3u, 4u, 64u, 4u, 20u, 10u, 64u, 4u, 3u, 18u, 11u, 21u, 4u, 4u, 2u, 8u>' (./src/conv2d_DSPopt.hpp:402) automatically.
INFO: [XFORM 203-602] Inlining function 'pack_weight_data<4u, 4u, 11u>' into 'convDSPOpt<3u, 4u, 64u, 4u, 20u, 10u, 64u, 4u, 3u, 18u, 11u, 21u, 4u, 4u, 2u, 8u>' (./src/conv2d_DSPopt.hpp:404) automatically.
INFO: [XFORM 203-602] Inlining function 'simd_MAC<4u, 4u, 11u, 4u, 4u>' into 'convDSPOpt<3u, 4u, 64u, 4u, 20u, 10u, 64u, 4u, 3u, 18u, 11u, 21u, 4u, 4u, 2u, 8u>' (./src/conv2d_DSPopt.hpp:423) automatically.
INFO: [XFORM 203-602] Inlining function 'bn_qurelu_fixed<18u, 4u, 11u, 21u, 4u, 4u, 8u>' into 'convDSPOpt<3u, 4u, 64u, 4u, 20u, 10u, 64u, 4u, 3u, 18u, 11u, 21u, 4u, 4u, 2u, 8u>' (./src/conv2d_DSPopt.hpp:458) automatically.
INFO: [XFORM 203-602] Inlining function 'pack_input_data<4u, 4u, 11u>' into 'convDSPOpt<3u, 4u, 64u, 4u, 20u, 10u, 64u, 4u, 3u, 18u, 13u, 22u, 4u, 4u, 2u, 8u>' (./src/conv2d_DSPopt.hpp:402) automatically.
INFO: [XFORM 203-602] Inlining function 'pack_weight_data<4u, 4u, 11u>' into 'convDSPOpt<3u, 4u, 64u, 4u, 20u, 10u, 64u, 4u, 3u, 18u, 13u, 22u, 4u, 4u, 2u, 8u>' (./src/conv2d_DSPopt.hpp:404) automatically.
INFO: [XFORM 203-602] Inlining function 'simd_MAC<4u, 4u, 11u, 4u, 4u>' into 'convDSPOpt<3u, 4u, 64u, 4u, 20u, 10u, 64u, 4u, 3u, 18u, 13u, 22u, 4u, 4u, 2u, 8u>' (./src/conv2d_DSPopt.hpp:423) automatically.
INFO: [XFORM 203-602] Inlining function 'bn_qurelu_fixed<18u, 4u, 13u, 22u, 4u, 4u, 8u>' into 'convDSPOpt<3u, 4u, 64u, 4u, 20u, 10u, 64u, 4u, 3u, 18u, 13u, 22u, 4u, 4u, 2u, 8u>' (./src/conv2d_DSPopt.hpp:458) automatically.
WARNING: [SYNCHK 200-23] ./src/ultranet.cpp:45: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:03:11 ; elapsed = 00:03:14 . Memory (MB): peak = 1658.973 ; gain = 1253.043 ; free physical = 14838 ; free virtual = 26345
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'raw_img.data_stream.V' (./src/ultranet.cpp:72).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'resize_img.data_stream.V' (./src/ultranet.cpp:74).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (./src/ultranet.cpp:39) in function 'stream_to_mat' for pipelining.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (./src/pool_reord.hpp:36) in function 'max_pool2x2<160u, 320u, 16u, 4u, 16u>' automatically.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'max2_PE<4u, 8u>' (./src/pool_reord.hpp:15:27).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'max2_PE<4u, 4u>' (./src/pool_reord.hpp:15:27).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'max2_PE<4u, 16u>' (./src/pool_reord.hpp:15:27).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (./src/ultranet.cpp:57) in function 'mat_to_stream' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-3.1' (/tools/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:2314) in function 'hls::Resize_opr_linear<4096, 360, 640, 160, 320>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1.1' (./src/conv1x1DSP2.hpp:216) in function 'conv1x1DSP2<10u, 20u, 36u, 4u, 64u, 8u, 13u, 32u, 4u, 2u>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (./src/conv1x1DSP2.hpp:58) in function 'streamOutOneRowTwoPix<10u, 20u, 64u, 4u, 2u, 4u, 18u>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1.1' (./src/conv2d_DSPopt.hpp:395) in function 'convDSPOpt<3u, 4u, 64u, 4u, 20u, 10u, 64u, 4u, 3u, 18u, 13u, 22u, 4u, 4u, 2u, 8u>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1.1' (./src/conv2d_DSPopt.hpp:395) in function 'convDSPOpt<3u, 4u, 64u, 4u, 20u, 10u, 64u, 4u, 3u, 18u, 11u, 21u, 4u, 4u, 2u, 8u>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (./src/conv2d_DSPopt.hpp:66) in function 'stream_out_data<3u, 10u, 20u, 64u, 4u, 2u, 4u, 32u>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1.1' (./src/conv2d_DSPopt.hpp:395) in function 'convDSPOpt<3u, 4u, 64u, 4u, 20u, 10u, 64u, 4u, 3u, 18u, 12u, 20u, 4u, 4u, 2u, 8u>' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'pack_input_data<4u, 4u, 11u>' (./src/conv2d_DSPopt.hpp:183:28).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (./src/conv2d_DSPopt.hpp:66) in function 'stream_out_data<3u, 10u, 20u, 64u, 4u, 4u, 4u, 32u>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1.1' (./src/conv2d_DSPopt.hpp:395) in function 'convDSPOpt<3u, 4u, 64u, 4u, 40u, 20u, 64u, 4u, 3u, 18u, 11u, 20u, 8u, 4u, 4u, 8u>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (./src/conv2d_DSPopt.hpp:66) in function 'stream_out_data<3u, 20u, 40u, 64u, 4u, 8u, 8u, 16u>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1.1' (./src/conv2d_DSPopt.hpp:395) in function 'convDSPOpt<3u, 4u, 32u, 4u, 80u, 40u, 64u, 4u, 3u, 17u, 13u, 21u, 8u, 4u, 8u, 8u>' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'pack_input_data<4u, 8u, 11u>' (./src/conv2d_DSPopt.hpp:183:28).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (./src/conv2d_DSPopt.hpp:66) in function 'stream_out_data<3u, 40u, 80u, 32u, 4u, 4u, 8u, 8u>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1.1' (./src/conv2d_DSPopt.hpp:395) in function 'convDSPOpt<3u, 4u, 16u, 4u, 160u, 80u, 32u, 4u, 3u, 16u, 14u, 23u, 16u, 4u, 4u, 8u>' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'pack_input_data<4u, 16u, 11u>' (./src/conv2d_DSPopt.hpp:183:28).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (./src/conv2d_DSPopt.hpp:66) in function 'stream_out_data<3u, 80u, 160u, 16u, 4u, 16u, 16u, 8u>' for pipelining.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (./src/conv2d_DSPopt.hpp:28) in function 'stream_in_row<160u, 16u, 4u, 16u, 16u>' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (./src/conv2d_l0.hpp:245) in function 'streamBnRelu_l0<160u, 320u, 16u, 26u, 4u, 15u, 32u, 8u, 8u, 8u, 16u>' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (./src/conv2d_l0.hpp:246) in function 'streamBnRelu_l0<160u, 320u, 16u, 26u, 4u, 15u, 32u, 8u, 8u, 8u, 16u>' for pipelining.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (./src/conv2d_l0.hpp:177) in function 'convDSPOpt_l0<160u, 320u, 16u, 16u, 8u, 8u, 26u, 4u>' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1.1' (./src/conv2d_l0.hpp:179) in function 'convDSPOpt_l0<160u, 320u, 16u, 16u, 8u, 8u, 26u, 4u>' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'loadInReg9<8u>' (./src/conv2d_l0.hpp:146:30).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (./src/conv2d_l0.hpp:46) in function 'stream_out_data_l0<160u, 320u, 8u, 1u>' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'simd_mac_DSP2<4u, 8u, 14u, 4u>' (./src/conv1x1DSP2.hpp:170:29).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'simd_MAC<4u, 4u, 11u, 4u, 4u>' (./src/conv2d_DSPopt.hpp:247:36).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'pack_weight_data<4u, 4u, 11u>' (./src/conv2d_DSPopt.hpp:195:28).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'simd_MAC<4u, 4u, 11u, 8u, 4u>' (./src/conv2d_DSPopt.hpp:247:36).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'simd_MAC<4u, 4u, 11u, 8u, 4u>.1' (./src/conv2d_DSPopt.hpp:247:36).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'pack_weight_data<4u, 8u, 11u>' (./src/conv2d_DSPopt.hpp:195:28).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'pack_weight_data<4u, 8u, 11u>.1' (./src/conv2d_DSPopt.hpp:195:28).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'simd_MAC<4u, 4u, 11u, 16u, 4u>' (./src/conv2d_DSPopt.hpp:247:36).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'pack_weight_data<4u, 16u, 11u>' (./src/conv2d_DSPopt.hpp:195:28).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'simd_mac9_DSP2<8u, 8u, 20u>' (./src/conv2d_l0.hpp:102:26).
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (./src/ultranet.cpp:43) in function 'stream_to_mat' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (/tools/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:600) in function 'stream_to_mat' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (./src/pool_reord.hpp:36) in function 'max_pool2x2<160u, 320u, 16u, 4u, 16u>' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (./src/pool_reord.hpp:15) in function 'max2_PE<4u, 8u>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (./src/pool_reord.hpp:15) in function 'max2_PE<4u, 4u>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (./src/pool_reord.hpp:15) in function 'max2_PE<4u, 16u>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (/tools/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:677) in function 'mat_to_stream' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (/tools/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:213) in function 'mat_to_stream' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.3' (./src/ultranet.cpp:62) in function 'mat_to_stream' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.1' (/tools/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:2394) in function 'hls::Resize_opr_linear<4096, 360, 640, 160, 320>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.2' (/tools/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::Resize_opr_linear<4096, 360, 640, 160, 320>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.3' (/tools/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:2418) in function 'hls::Resize_opr_linear<4096, 360, 640, 160, 320>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.4' (/tools/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:2428) in function 'hls::Resize_opr_linear<4096, 360, 640, 160, 320>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.5' (/tools/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::Resize_opr_linear<4096, 360, 640, 160, 320>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (./src/conv1x1DSP2.hpp:219) in function 'conv1x1DSP2<10u, 20u, 36u, 4u, 64u, 8u, 13u, 32u, 4u, 2u>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.2' (./src/conv1x1DSP2.hpp:222) in function 'conv1x1DSP2<10u, 20u, 36u, 4u, 64u, 8u, 13u, 32u, 4u, 2u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.2.1' (./src/conv1x1DSP2.hpp:223) in function 'conv1x1DSP2<10u, 20u, 36u, 4u, 64u, 8u, 13u, 32u, 4u, 2u>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.3' (./src/conv1x1DSP2.hpp:230) in function 'conv1x1DSP2<10u, 20u, 36u, 4u, 64u, 8u, 13u, 32u, 4u, 2u>' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.4' (./src/conv1x1DSP2.hpp:245) in function 'conv1x1DSP2<10u, 20u, 36u, 4u, 64u, 8u, 13u, 32u, 4u, 2u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (./src/conv1x1DSP2.hpp:65) in function 'streamOutOneRowTwoPix<10u, 20u, 64u, 4u, 2u, 4u, 18u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.2' (./src/conv1x1DSP2.hpp:70) in function 'streamOutOneRowTwoPix<10u, 20u, 64u, 4u, 2u, 4u, 18u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (./src/conv2d_DSPopt.hpp:403) in function 'convDSPOpt<3u, 4u, 64u, 4u, 20u, 10u, 64u, 4u, 3u, 18u, 13u, 22u, 4u, 4u, 2u, 8u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.2' (./src/conv2d_DSPopt.hpp:410) in function 'convDSPOpt<3u, 4u, 64u, 4u, 20u, 10u, 64u, 4u, 3u, 18u, 13u, 22u, 4u, 4u, 2u, 8u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.3' (./src/conv2d_DSPopt.hpp:454) in function 'convDSPOpt<3u, 4u, 64u, 4u, 20u, 10u, 64u, 4u, 3u, 18u, 13u, 22u, 4u, 4u, 2u, 8u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (./src/conv2d_DSPopt.hpp:403) in function 'convDSPOpt<3u, 4u, 64u, 4u, 20u, 10u, 64u, 4u, 3u, 18u, 11u, 21u, 4u, 4u, 2u, 8u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.2' (./src/conv2d_DSPopt.hpp:410) in function 'convDSPOpt<3u, 4u, 64u, 4u, 20u, 10u, 64u, 4u, 3u, 18u, 11u, 21u, 4u, 4u, 2u, 8u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.3' (./src/conv2d_DSPopt.hpp:454) in function 'convDSPOpt<3u, 4u, 64u, 4u, 20u, 10u, 64u, 4u, 3u, 18u, 11u, 21u, 4u, 4u, 2u, 8u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (./src/conv2d_DSPopt.hpp:78) in function 'stream_out_data<3u, 10u, 20u, 64u, 4u, 2u, 4u, 32u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (./src/conv2d_DSPopt.hpp:87) in function 'stream_out_data<3u, 10u, 20u, 64u, 4u, 2u, 4u, 32u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (./src/conv2d_DSPopt.hpp:403) in function 'convDSPOpt<3u, 4u, 64u, 4u, 20u, 10u, 64u, 4u, 3u, 18u, 12u, 20u, 4u, 4u, 2u, 8u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.2' (./src/conv2d_DSPopt.hpp:410) in function 'convDSPOpt<3u, 4u, 64u, 4u, 20u, 10u, 64u, 4u, 3u, 18u, 12u, 20u, 4u, 4u, 2u, 8u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.3' (./src/conv2d_DSPopt.hpp:454) in function 'convDSPOpt<3u, 4u, 64u, 4u, 20u, 10u, 64u, 4u, 3u, 18u, 12u, 20u, 4u, 4u, 2u, 8u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (./src/conv2d_DSPopt.hpp:185) in function 'pack_input_data<4u, 4u, 11u>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (./src/conv2d_DSPopt.hpp:87) in function 'stream_out_data<3u, 10u, 20u, 64u, 4u, 4u, 4u, 32u>' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (./src/conv2d_DSPopt.hpp:403) in function 'convDSPOpt<3u, 4u, 64u, 4u, 40u, 20u, 64u, 4u, 3u, 18u, 11u, 20u, 8u, 4u, 4u, 8u>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.2' (./src/conv2d_DSPopt.hpp:410) in function 'convDSPOpt<3u, 4u, 64u, 4u, 40u, 20u, 64u, 4u, 3u, 18u, 11u, 20u, 8u, 4u, 4u, 8u>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.3' (./src/conv2d_DSPopt.hpp:454) in function 'convDSPOpt<3u, 4u, 64u, 4u, 40u, 20u, 64u, 4u, 3u, 18u, 11u, 20u, 8u, 4u, 4u, 8u>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (./src/conv2d_DSPopt.hpp:87) in function 'stream_out_data<3u, 20u, 40u, 64u, 4u, 8u, 8u, 16u>' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (./src/conv2d_DSPopt.hpp:403) in function 'convDSPOpt<3u, 4u, 32u, 4u, 80u, 40u, 64u, 4u, 3u, 17u, 13u, 21u, 8u, 4u, 8u, 8u>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.2' (./src/conv2d_DSPopt.hpp:410) in function 'convDSPOpt<3u, 4u, 32u, 4u, 80u, 40u, 64u, 4u, 3u, 17u, 13u, 21u, 8u, 4u, 8u, 8u>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.3' (./src/conv2d_DSPopt.hpp:454) in function 'convDSPOpt<3u, 4u, 32u, 4u, 80u, 40u, 64u, 4u, 3u, 17u, 13u, 21u, 8u, 4u, 8u, 8u>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (./src/conv2d_DSPopt.hpp:185) in function 'pack_input_data<4u, 8u, 11u>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (./src/conv2d_DSPopt.hpp:78) in function 'stream_out_data<3u, 40u, 80u, 32u, 4u, 4u, 8u, 8u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (./src/conv2d_DSPopt.hpp:87) in function 'stream_out_data<3u, 40u, 80u, 32u, 4u, 4u, 8u, 8u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (./src/conv2d_DSPopt.hpp:403) in function 'convDSPOpt<3u, 4u, 16u, 4u, 160u, 80u, 32u, 4u, 3u, 16u, 14u, 23u, 16u, 4u, 4u, 8u>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.2' (./src/conv2d_DSPopt.hpp:410) in function 'convDSPOpt<3u, 4u, 16u, 4u, 160u, 80u, 32u, 4u, 3u, 16u, 14u, 23u, 16u, 4u, 4u, 8u>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.3' (./src/conv2d_DSPopt.hpp:454) in function 'convDSPOpt<3u, 4u, 16u, 4u, 160u, 80u, 32u, 4u, 3u, 16u, 14u, 23u, 16u, 4u, 4u, 8u>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (./src/conv2d_DSPopt.hpp:185) in function 'pack_input_data<4u, 16u, 11u>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (./src/conv2d_DSPopt.hpp:87) in function 'stream_out_data<3u, 80u, 160u, 16u, 4u, 16u, 16u, 8u>' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (./src/conv2d_DSPopt.hpp:28) in function 'stream_in_row<160u, 16u, 4u, 16u, 16u>' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (./src/conv2d_l0.hpp:245) in function 'streamBnRelu_l0<160u, 320u, 16u, 26u, 4u, 15u, 32u, 8u, 8u, 8u, 16u>' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (./src/conv2d_l0.hpp:254) in function 'streamBnRelu_l0<160u, 320u, 16u, 26u, 4u, 15u, 32u, 8u, 8u, 8u, 16u>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.2' (./src/conv2d_l0.hpp:257) in function 'streamBnRelu_l0<160u, 320u, 16u, 26u, 4u, 15u, 32u, 8u, 8u, 8u, 16u>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.3' (./src/conv2d_l0.hpp:264) in function 'streamBnRelu_l0<160u, 320u, 16u, 26u, 4u, 15u, 32u, 8u, 8u, 8u, 16u>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.4' (./src/conv2d_l0.hpp:267) in function 'streamBnRelu_l0<160u, 320u, 16u, 26u, 4u, 15u, 32u, 8u, 8u, 8u, 16u>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (./src/conv2d_l0.hpp:177) in function 'convDSPOpt_l0<160u, 320u, 16u, 16u, 8u, 8u, 26u, 4u>' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (./src/conv2d_l0.hpp:191) in function 'convDSPOpt_l0<160u, 320u, 16u, 16u, 8u, 8u, 26u, 4u>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1.1' (./src/conv2d_l0.hpp:192) in function 'convDSPOpt_l0<160u, 320u, 16u, 16u, 8u, 8u, 26u, 4u>' completely with a factor of 9.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.2' (./src/conv2d_l0.hpp:200) in function 'convDSPOpt_l0<160u, 320u, 16u, 16u, 8u, 8u, 26u, 4u>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.3' (./src/conv2d_l0.hpp:222) in function 'convDSPOpt_l0<160u, 320u, 16u, 16u, 8u, 8u, 26u, 4u>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (./src/conv2d_l0.hpp:150) in function 'loadInReg9<8u>' completely with a factor of 9.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (./src/conv2d_l0.hpp:50) in function 'stream_out_data_l0<160u, 320u, 8u, 1u>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (./src/conv1x1DSP2.hpp:178) in function 'simd_mac_DSP2<4u, 8u, 14u, 4u>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (./src/conv2d_DSPopt.hpp:261) in function 'simd_MAC<4u, 4u, 11u, 4u, 4u>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (./src/conv2d_DSPopt.hpp:198) in function 'pack_weight_data<4u, 4u, 11u>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (./src/conv2d_DSPopt.hpp:258) in function 'simd_MAC<4u, 4u, 11u, 8u, 4u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (./src/conv2d_DSPopt.hpp:261) in function 'simd_MAC<4u, 4u, 11u, 8u, 4u>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (./src/conv2d_DSPopt.hpp:258) in function 'simd_MAC<4u, 4u, 11u, 8u, 4u>.1' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (./src/conv2d_DSPopt.hpp:261) in function 'simd_MAC<4u, 4u, 11u, 8u, 4u>.1' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (./src/conv2d_DSPopt.hpp:198) in function 'pack_weight_data<4u, 8u, 11u>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (./src/conv2d_DSPopt.hpp:198) in function 'pack_weight_data<4u, 8u, 11u>.1' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (./src/conv2d_DSPopt.hpp:258) in function 'simd_MAC<4u, 4u, 11u, 16u, 4u>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (./src/conv2d_DSPopt.hpp:261) in function 'simd_MAC<4u, 4u, 11u, 16u, 4u>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (./src/conv2d_DSPopt.hpp:198) in function 'pack_weight_data<4u, 16u, 11u>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (./src/conv2d_l0.hpp:130) in function 'simd_mac9_DSP2<8u, 8u, 20u>' completely with a factor of 9.
INFO: [XFORM 203-102] Partitioning array 's.val.V.assign' (/tools/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:591) automatically.
INFO: [XFORM 203-102] Partitioning array 's.val.assign.1' (/tools/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'raw_img.data_stream.V' (./src/ultranet.cpp:72) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'resize_img.data_stream.V' (./src/ultranet.cpp:74) .
INFO: [XFORM 203-101] Partitioning array 'conv_0_w_new.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_0_inc_new.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_0_bias_new.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_1_w_new.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_1_inc_new.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_1_bias_new.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_2_w_new.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_2_inc_new.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_2_bias_new.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_3_w_new.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_3_inc_new.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_3_bias_new.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_4_w_new.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_4_inc_new.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_4_bias_new.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_5_w_new.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_5_inc_new.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_5_bias_new.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_6_w_new.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_6_inc_new.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_6_bias_new.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_7_w_new.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_7_inc_new.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_7_bias_new.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_8_w_new.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_8_bias_new.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val.V' (./src/ultranet.cpp:41) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val.V' (./src/ultranet.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (/tools/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'k_buf.val.val' (/tools/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:2285) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'win.val.val' (/tools/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:2286) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 's.val' (/tools/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:2295) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'd.val' (/tools/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:2295) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (/tools/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'row_buffer.V' (./src/conv2d_l0.hpp:78) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'row_buffer.V' (./src/conv2d_DSPopt.hpp:119) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'row_buffer.V' (./src/conv2d_DSPopt.hpp:119) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'row_buffer.V' (./src/conv2d_DSPopt.hpp:119) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'row_buffer.V' (./src/conv2d_DSPopt.hpp:119) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'row_buffer.V' (./src/conv2d_DSPopt.hpp:119) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'row_buffer.V' (./src/conv1x1DSP2.hpp:88) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'wvec.V' (./src/conv1x1DSP2.hpp:203) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ivec.V' (./src/conv1x1DSP2.hpp:207) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'outPartialArr.V' (./src/conv1x1DSP2.hpp:210) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buffer_data.V' (./src/conv1x1DSP2.hpp:61) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'wpacks.V' (./src/conv2d_DSPopt.hpp:374) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ipack.V' (./src/conv2d_DSPopt.hpp:378) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'firPartialRes0.V' (./src/conv2d_DSPopt.hpp:382) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'firPartialRes1.V' (./src/conv2d_DSPopt.hpp:384) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'outPartialArr0.V' (./src/conv2d_DSPopt.hpp:387) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'outPartialArr1.V' (./src/conv2d_DSPopt.hpp:389) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'wpacks.V' (./src/conv2d_DSPopt.hpp:374) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ipack.V' (./src/conv2d_DSPopt.hpp:378) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'firPartialRes0.V' (./src/conv2d_DSPopt.hpp:382) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'firPartialRes1.V' (./src/conv2d_DSPopt.hpp:384) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'outPartialArr0.V' (./src/conv2d_DSPopt.hpp:387) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'outPartialArr1.V' (./src/conv2d_DSPopt.hpp:389) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'row_buffer.V' (./src/conv2d_DSPopt.hpp:119) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'row_buffer.V' (./src/conv2d_DSPopt.hpp:119) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buffer_data.V' (./src/conv2d_DSPopt.hpp:75) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'wpacks.V' (./src/conv2d_DSPopt.hpp:374) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ipack.V' (./src/conv2d_DSPopt.hpp:378) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'firPartialRes0.V' (./src/conv2d_DSPopt.hpp:382) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'firPartialRes1.V' (./src/conv2d_DSPopt.hpp:384) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'outPartialArr0.V' (./src/conv2d_DSPopt.hpp:387) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'outPartialArr1.V' (./src/conv2d_DSPopt.hpp:389) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ipack.V' (./src/conv2d_DSPopt.hpp:378) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buffer_data.V' (./src/conv2d_DSPopt.hpp:75) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'wpacks.V' (./src/conv2d_DSPopt.hpp:374) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ipack.V' (./src/conv2d_DSPopt.hpp:378) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'firPartialRes0.V' (./src/conv2d_DSPopt.hpp:382) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'firPartialRes1.V' (./src/conv2d_DSPopt.hpp:384) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'outPartialArr0.V' (./src/conv2d_DSPopt.hpp:387) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'outPartialArr1.V' (./src/conv2d_DSPopt.hpp:389) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buffer_data.V' (./src/conv2d_DSPopt.hpp:75) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'wpacks.V' (./src/conv2d_DSPopt.hpp:374) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ipack.V' (./src/conv2d_DSPopt.hpp:378) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'firPartialRes0.V' (./src/conv2d_DSPopt.hpp:382) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'firPartialRes1.V' (./src/conv2d_DSPopt.hpp:384) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'outPartialArr0.V' (./src/conv2d_DSPopt.hpp:387) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'outPartialArr1.V' (./src/conv2d_DSPopt.hpp:389) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buffer_data.V' (./src/conv2d_DSPopt.hpp:75) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'wpacks.V' (./src/conv2d_DSPopt.hpp:374) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ipack.V' (./src/conv2d_DSPopt.hpp:378) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'firPartialRes0.V' (./src/conv2d_DSPopt.hpp:382) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'firPartialRes1.V' (./src/conv2d_DSPopt.hpp:384) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'outPartialArr0.V' (./src/conv2d_DSPopt.hpp:387) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'outPartialArr1.V' (./src/conv2d_DSPopt.hpp:389) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buffer_data.V' (./src/conv2d_DSPopt.hpp:75) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'invec.V' (./src/conv2d_l0.hpp:251) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'outPartialArr.V' (./src/conv2d_l0.hpp:173) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ivec.V' (./src/conv2d_l0.hpp:182) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'wvec.V' (./src/conv2d_l0.hpp:184) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data.V' (./src/conv2d_l0.hpp:48) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'wpacks.V' (./src/conv2d_DSPopt.hpp:374) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'firPartialRes0.V' (./src/conv2d_DSPopt.hpp:382) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'firPartialRes1.V' (./src/conv2d_DSPopt.hpp:384) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'outPartialArr0.V' (./src/conv2d_DSPopt.hpp:387) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'outPartialArr1.V' (./src/conv2d_DSPopt.hpp:389) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'raw_img.data_stream.V' (./src/ultranet.cpp:72) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'resize_img.data_stream.V' (./src/ultranet.cpp:74) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_0_w_new.V'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_1_w_new.V'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_2_w_new.V'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_3_w_new.V'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_4_w_new.V'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_5_w_new.V'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_6_w_new.V'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_7_w_new.V'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'k_buf.val.val' (/tools/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:2285) in dimension 3 completely.
INFO: [XFORM 203-101] Partitioning array 'win.val.val' (/tools/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:2286) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'wvec.V' (./src/conv1x1DSP2.hpp:203) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'wpacks.V' (./src/conv2d_DSPopt.hpp:374) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'wpacks.V' (./src/conv2d_DSPopt.hpp:374) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'wpacks.V' (./src/conv2d_DSPopt.hpp:374) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'wpacks.V' (./src/conv2d_DSPopt.hpp:374) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'wpacks.V' (./src/conv2d_DSPopt.hpp:374) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'wpacks.V' (./src/conv2d_DSPopt.hpp:374) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'wvec.V' (./src/conv2d_l0.hpp:184) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'wpacks.V' (./src/conv2d_DSPopt.hpp:374) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'win.val.val' (/tools/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:2286) in dimension 3 completely.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<26, 12, (ap_q_mode)5, (ap_o_mode)3>' into 'hls::sr_cast<unsigned char, ap_fixed<26, 12, (ap_q_mode)5, (ap_o_mode)3, 0> >' (/tools/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'pack_input_data<4u, 16u, 11u>' into 'convDSPOpt<3u, 4u, 16u, 4u, 160u, 80u, 32u, 4u, 3u, 16u, 14u, 23u, 16u, 4u, 4u, 8u>' (./src/conv2d_DSPopt.hpp:402) automatically.
INFO: [XFORM 203-602] Inlining function 'max2_PE<4u, 4u>' into 'max_pool2x2<80u, 160u, 32u, 4u, 4u>' (./src/pool_reord.hpp:42) automatically.
INFO: [XFORM 203-602] Inlining function 'pack_input_data<4u, 8u, 11u>' into 'convDSPOpt<3u, 4u, 32u, 4u, 80u, 40u, 64u, 4u, 3u, 17u, 13u, 21u, 8u, 4u, 8u, 8u>' (./src/conv2d_DSPopt.hpp:402) automatically.
INFO: [XFORM 203-602] Inlining function 'max2_PE<4u, 8u>' into 'max_pool2x2<40u, 80u, 64u, 4u, 8u>' (./src/pool_reord.hpp:42) automatically.
INFO: [XFORM 203-602] Inlining function 'pack_input_data<4u, 8u, 11u>' into 'convDSPOpt<3u, 4u, 64u, 4u, 40u, 20u, 64u, 4u, 3u, 18u, 11u, 20u, 8u, 4u, 4u, 8u>' (./src/conv2d_DSPopt.hpp:402) automatically.
INFO: [XFORM 203-602] Inlining function 'max2_PE<4u, 4u>' into 'max_pool2x2<20u, 40u, 64u, 4u, 4u>' (./src/pool_reord.hpp:42) automatically.
INFO: [XFORM 203-602] Inlining function 'pack_input_data<4u, 4u, 11u>' into 'convDSPOpt<3u, 4u, 64u, 4u, 20u, 10u, 64u, 4u, 3u, 18u, 12u, 20u, 4u, 4u, 2u, 8u>525' (./src/conv2d_DSPopt.hpp:402) automatically.
INFO: [XFORM 203-602] Inlining function 'pack_weight_data<4u, 4u, 11u>' into 'convDSPOpt<3u, 4u, 64u, 4u, 20u, 10u, 64u, 4u, 3u, 18u, 12u, 20u, 4u, 4u, 2u, 8u>525' (./src/conv2d_DSPopt.hpp:404) automatically.
INFO: [XFORM 203-602] Inlining function 'simd_MAC<4u, 4u, 11u, 4u, 4u>' into 'convDSPOpt<3u, 4u, 64u, 4u, 20u, 10u, 64u, 4u, 3u, 18u, 12u, 20u, 4u, 4u, 2u, 8u>525' (./src/conv2d_DSPopt.hpp:423) automatically.
INFO: [XFORM 203-602] Inlining function 'pack_input_data<4u, 4u, 11u>' into 'convDSPOpt<3u, 4u, 64u, 4u, 20u, 10u, 64u, 4u, 3u, 18u, 11u, 21u, 4u, 4u, 2u, 8u>' (./src/conv2d_DSPopt.hpp:402) automatically.
INFO: [XFORM 203-602] Inlining function 'pack_weight_data<4u, 4u, 11u>' into 'convDSPOpt<3u, 4u, 64u, 4u, 20u, 10u, 64u, 4u, 3u, 18u, 11u, 21u, 4u, 4u, 2u, 8u>' (./src/conv2d_DSPopt.hpp:404) automatically.
INFO: [XFORM 203-602] Inlining function 'simd_MAC<4u, 4u, 11u, 4u, 4u>' into 'convDSPOpt<3u, 4u, 64u, 4u, 20u, 10u, 64u, 4u, 3u, 18u, 11u, 21u, 4u, 4u, 2u, 8u>' (./src/conv2d_DSPopt.hpp:423) automatically.
INFO: [XFORM 203-602] Inlining function 'pack_input_data<4u, 4u, 11u>' into 'convDSPOpt<3u, 4u, 64u, 4u, 20u, 10u, 64u, 4u, 3u, 18u, 12u, 20u, 4u, 4u, 2u, 8u>' (./src/conv2d_DSPopt.hpp:402) automatically.
INFO: [XFORM 203-602] Inlining function 'pack_weight_data<4u, 4u, 11u>' into 'convDSPOpt<3u, 4u, 64u, 4u, 20u, 10u, 64u, 4u, 3u, 18u, 12u, 20u, 4u, 4u, 2u, 8u>' (./src/conv2d_DSPopt.hpp:404) automatically.
INFO: [XFORM 203-602] Inlining function 'simd_MAC<4u, 4u, 11u, 4u, 4u>' into 'convDSPOpt<3u, 4u, 64u, 4u, 20u, 10u, 64u, 4u, 3u, 18u, 12u, 20u, 4u, 4u, 2u, 8u>' (./src/conv2d_DSPopt.hpp:423) automatically.
INFO: [XFORM 203-602] Inlining function 'pack_input_data<4u, 4u, 11u>' into 'convDSPOpt<3u, 4u, 64u, 4u, 20u, 10u, 64u, 4u, 3u, 18u, 13u, 22u, 4u, 4u, 2u, 8u>' (./src/conv2d_DSPopt.hpp:402) automatically.
INFO: [XFORM 203-602] Inlining function 'pack_weight_data<4u, 4u, 11u>' into 'convDSPOpt<3u, 4u, 64u, 4u, 20u, 10u, 64u, 4u, 3u, 18u, 13u, 22u, 4u, 4u, 2u, 8u>' (./src/conv2d_DSPopt.hpp:404) automatically.
INFO: [XFORM 203-602] Inlining function 'simd_MAC<4u, 4u, 11u, 4u, 4u>' into 'convDSPOpt<3u, 4u, 64u, 4u, 20u, 10u, 64u, 4u, 3u, 18u, 13u, 22u, 4u, 4u, 2u, 8u>' (./src/conv2d_DSPopt.hpp:423) automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'resize', detected/extracted 4 process function(s): 
	 'resize_Block__proc'
	 'stream_to_mat'
	 'hls::Resize_opr_linear<4096, 360, 640, 160, 320>'
	 'mat_to_stream'.
INFO: [XFORM 203-712] Applying dataflow to function 'conv3x3_l0_bn_act_DSPopt<160u, 320u, 3u, 8u, 16u, 4u, 8u, 26u, 15u, 32u, 3u, 3u, 3u, 16u, 8u>', detected/extracted 3 process function(s): 
	 'conv3padding_l0<3u, 160u, 320u, 3u, 8u, 1u>710'
	 'convDSPOpt_l0<160u, 320u, 16u, 16u, 8u, 8u, 26u, 4u>'
	 'streamBnRelu_l0<160u, 320u, 16u, 26u, 4u, 15u, 32u, 8u, 8u, 8u, 16u>'.
INFO: [XFORM 203-712] Applying dataflow to function 'conv3x3_bn_act_DSPopt<80u, 160u, 16u, 4u, 32u, 4u, 4u, 16u, 14u, 23u, 16u, 4u, 16u, 4u, 8u>', detected/extracted 2 process function(s): 
	 'conv3padding<3u, 80u, 160u, 16u, 4u, 16u, 16u, 8u>711'
	 'convDSPOpt<3u, 4u, 16u, 4u, 160u, 80u, 32u, 4u, 3u, 16u, 14u, 23u, 16u, 4u, 4u, 8u>'.
INFO: [XFORM 203-712] Applying dataflow to function 'conv3x3_bn_act_DSPopt<40u, 80u, 32u, 4u, 64u, 4u, 4u, 17u, 13u, 21u, 8u, 4u, 4u, 8u, 8u>', detected/extracted 2 process function(s): 
	 'conv3padding<3u, 40u, 80u, 32u, 4u, 4u, 8u, 8u>712'
	 'convDSPOpt<3u, 4u, 32u, 4u, 80u, 40u, 64u, 4u, 3u, 17u, 13u, 21u, 8u, 4u, 8u, 8u>'.
INFO: [XFORM 203-712] Applying dataflow to function 'conv3x3_bn_act_DSPopt<20u, 40u, 64u, 4u, 64u, 4u, 4u, 18u, 11u, 20u, 8u, 4u, 8u, 4u, 8u>', detected/extracted 2 process function(s): 
	 'conv3padding<3u, 20u, 40u, 64u, 4u, 8u, 8u, 16u>713'
	 'convDSPOpt<3u, 4u, 64u, 4u, 40u, 20u, 64u, 4u, 3u, 18u, 11u, 20u, 8u, 4u, 4u, 8u>'.
INFO: [XFORM 203-712] Applying dataflow to function 'conv3x3_bn_act_DSPopt<10u, 20u, 64u, 4u, 64u, 4u, 4u, 18u, 12u, 20u, 4u, 4u, 4u, 2u, 8u>', detected/extracted 2 process function(s): 
	 'conv3padding<3u, 10u, 20u, 64u, 4u, 4u, 4u, 32u>714'
	 'convDSPOpt<3u, 4u, 64u, 4u, 20u, 10u, 64u, 4u, 3u, 18u, 12u, 20u, 4u, 4u, 2u, 8u>525'.
INFO: [XFORM 203-712] Applying dataflow to function 'conv3x3_bn_act_DSPopt<10u, 20u, 64u, 4u, 64u, 4u, 4u, 18u, 11u, 21u, 4u, 4u, 2u, 2u, 8u>', detected/extracted 2 process function(s): 
	 'conv3padding<3u, 10u, 20u, 64u, 4u, 2u, 4u, 32u>526715'
	 'convDSPOpt<3u, 4u, 64u, 4u, 20u, 10u, 64u, 4u, 3u, 18u, 11u, 21u, 4u, 4u, 2u, 8u>'.
INFO: [XFORM 203-712] Applying dataflow to function 'conv3x3_bn_act_DSPopt<10u, 20u, 64u, 4u, 64u, 4u, 4u, 18u, 12u, 20u, 4u, 4u, 2u, 2u, 8u>', detected/extracted 2 process function(s): 
	 'conv3padding<3u, 10u, 20u, 64u, 4u, 2u, 4u, 32u>527716'
	 'convDSPOpt<3u, 4u, 64u, 4u, 20u, 10u, 64u, 4u, 3u, 18u, 12u, 20u, 4u, 4u, 2u, 8u>'.
INFO: [XFORM 203-712] Applying dataflow to function 'conv3x3_bn_act_DSPopt<10u, 20u, 64u, 4u, 64u, 4u, 4u, 18u, 13u, 22u, 4u, 4u, 2u, 2u, 8u>', detected/extracted 2 process function(s): 
	 'conv3padding<3u, 10u, 20u, 64u, 4u, 2u, 4u, 32u>717'
	 'convDSPOpt<3u, 4u, 64u, 4u, 20u, 10u, 64u, 4u, 3u, 18u, 13u, 22u, 4u, 4u, 2u, 8u>'.
INFO: [XFORM 203-712] Applying dataflow to function 'conv1x1_DSPopt<10u, 20u, 64u, 4u, 36u, 8u, 13u, 32u, 4u, 2u, 2u>', detected/extracted 2 process function(s): 
	 'conv1x1convert<10u, 20u, 64u, 4u, 2u, 4u, 18u>718'
	 'conv1x1DSP2<10u, 20u, 36u, 4u, 64u, 8u, 13u, 32u, 4u, 2u>'.
INFO: [XFORM 203-712] Applying dataflow to function 'do_compute2', detected/extracted 18 process function(s): 
	 'ExtractPixels<64u, 86400u>'
	 'StreamingDataWidthConverter_Batch<64u, 192u, 86400u>'
	 'StreamingDataWidthConverter_Batch<192u, 24u, 28800u>'
	 'resize_batch'
	 'conv3x3_l0_bn_act_DSPopt<160u, 320u, 3u, 8u, 16u, 4u, 8u, 26u, 15u, 32u, 3u, 3u, 3u, 16u, 8u>'
	 'max_pool2x2<160u, 320u, 16u, 4u, 16u>'
	 'conv3x3_bn_act_DSPopt<80u, 160u, 16u, 4u, 32u, 4u, 4u, 16u, 14u, 23u, 16u, 4u, 16u, 4u, 8u>'
	 'max_pool2x2<80u, 160u, 32u, 4u, 4u>'
	 'conv3x3_bn_act_DSPopt<40u, 80u, 32u, 4u, 64u, 4u, 4u, 17u, 13u, 21u, 8u, 4u, 4u, 8u, 8u>'
	 'max_pool2x2<40u, 80u, 64u, 4u, 8u>'
	 'conv3x3_bn_act_DSPopt<20u, 40u, 64u, 4u, 64u, 4u, 4u, 18u, 11u, 20u, 8u, 4u, 8u, 4u, 8u>'
	 'max_pool2x2<20u, 40u, 64u, 4u, 4u>'
	 'conv3x3_bn_act_DSPopt<10u, 20u, 64u, 4u, 64u, 4u, 4u, 18u, 12u, 20u, 4u, 4u, 4u, 2u, 8u>'
	 'conv3x3_bn_act_DSPopt<10u, 20u, 64u, 4u, 64u, 4u, 4u, 18u, 11u, 21u, 4u, 4u, 2u, 2u, 8u>'
	 'conv3x3_bn_act_DSPopt<10u, 20u, 64u, 4u, 64u, 4u, 4u, 18u, 12u, 20u, 4u, 4u, 2u, 2u, 8u>'
	 'conv3x3_bn_act_DSPopt<10u, 20u, 64u, 4u, 64u, 4u, 4u, 18u, 13u, 22u, 4u, 4u, 2u, 2u, 8u>'
	 'conv1x1_DSPopt<10u, 20u, 64u, 4u, 36u, 8u, 13u, 32u, 4u, 2u, 2u>'
	 'AddLast<3600u>'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./src/conv2d_l0.hpp:46:44) to (./src/conv2d_l0.hpp:46:37) in function 'stream_out_data_l0<160u, 320u, 8u, 1u>'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./src/conv2d_DSPopt.hpp:66:68) to (./src/conv2d_DSPopt.hpp:66:58) in function 'stream_out_data<3u, 80u, 160u, 16u, 4u, 16u, 16u, 8u>'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./src/conv2d_DSPopt.hpp:66:68) to (./src/conv2d_DSPopt.hpp:66:58) in function 'stream_out_data<3u, 40u, 80u, 32u, 4u, 4u, 8u, 8u>'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./src/conv2d_DSPopt.hpp:66:68) to (./src/conv2d_DSPopt.hpp:66:58) in function 'stream_out_data<3u, 20u, 40u, 64u, 4u, 8u, 8u, 16u>'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./src/conv2d_DSPopt.hpp:66:68) to (./src/conv2d_DSPopt.hpp:66:58) in function 'stream_out_data<3u, 10u, 20u, 64u, 4u, 4u, 4u, 32u>'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./src/conv2d_DSPopt.hpp:66:68) to (./src/conv2d_DSPopt.hpp:66:58) in function 'stream_out_data<3u, 10u, 20u, 64u, 4u, 2u, 4u, 32u>'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/tools/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:409:9) to (/tools/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:500:12) in function 'hls::sr_cast<unsigned char, ap_fixed<26, 12, (ap_q_mode)5, (ap_o_mode)3, 0> >'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/tools/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:2323:45) to (/tools/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:2392:13) in function 'hls::Resize_opr_linear<4096, 360, 640, 160, 320>'... converting 16 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./src/conv2d_l0.hpp:179:50) to (./src/conv2d_l0.hpp:219:11) in function 'convDSPOpt_l0<160u, 320u, 16u, 16u, 8u, 8u, 26u, 4u>'... converting 25 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./src/conv2d_DSPopt.hpp:395:76) to (./src/conv2d_DSPopt.hpp:451:11) in function 'convDSPOpt<3u, 4u, 64u, 4u, 40u, 20u, 64u, 4u, 3u, 18u, 11u, 20u, 8u, 4u, 4u, 8u>'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./src/conv2d_DSPopt.hpp:395:76) to (./src/conv2d_DSPopt.hpp:451:11) in function 'convDSPOpt<3u, 4u, 64u, 4u, 20u, 10u, 64u, 4u, 3u, 18u, 13u, 22u, 4u, 4u, 2u, 8u>'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./src/conv2d_DSPopt.hpp:395:76) to (./src/conv2d_DSPopt.hpp:451:11) in function 'convDSPOpt<3u, 4u, 64u, 4u, 20u, 10u, 64u, 4u, 3u, 18u, 12u, 20u, 4u, 4u, 2u, 8u>525'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./src/conv2d_DSPopt.hpp:395:76) to (./src/conv2d_DSPopt.hpp:451:11) in function 'convDSPOpt<3u, 4u, 64u, 4u, 20u, 10u, 64u, 4u, 3u, 18u, 12u, 20u, 4u, 4u, 2u, 8u>'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./src/conv2d_DSPopt.hpp:395:76) to (./src/conv2d_DSPopt.hpp:451:11) in function 'convDSPOpt<3u, 4u, 64u, 4u, 20u, 10u, 64u, 4u, 3u, 18u, 11u, 21u, 4u, 4u, 2u, 8u>'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./src/conv2d_DSPopt.hpp:395:76) to (./src/conv2d_DSPopt.hpp:451:11) in function 'convDSPOpt<3u, 4u, 32u, 4u, 80u, 40u, 64u, 4u, 3u, 17u, 13u, 21u, 8u, 4u, 8u, 8u>'... converting 25 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./src/conv2d_DSPopt.hpp:395:76) to (./src/conv2d_DSPopt.hpp:451:11) in function 'convDSPOpt<3u, 4u, 16u, 4u, 160u, 80u, 32u, 4u, 3u, 16u, 14u, 23u, 16u, 4u, 4u, 8u>'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./src/conv1x1DSP2.hpp:216:76) to (./src/conv1x1DSP2.hpp:244:11) in function 'conv1x1DSP2<10u, 20u, 36u, 4u, 64u, 8u, 13u, 32u, 4u, 2u>'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (./src/function.h:200:3) in function 'bn_qurelu_fixed<26u, 4u, 15u, 32u, 8u, 8u, 8u>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (./src/function.h:200:3) in function 'bn_qurelu_fixed<18u, 4u, 13u, 22u, 4u, 4u, 8u>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (./src/function.h:200:3) in function 'bn_qurelu_fixed<18u, 4u, 12u, 20u, 4u, 4u, 8u>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (./src/function.h:200:3) in function 'bn_qurelu_fixed<18u, 4u, 11u, 21u, 4u, 4u, 8u>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (./src/function.h:200:3) in function 'bn_qurelu_fixed<18u, 4u, 11u, 20u, 4u, 4u, 8u>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (./src/function.h:200:3) in function 'bn_qurelu_fixed<17u, 4u, 13u, 21u, 4u, 4u, 8u>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (./src/function.h:200:3) in function 'bn_qurelu_fixed<16u, 4u, 14u, 23u, 4u, 4u, 8u>'... converting 3 basic blocks.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, ap_fixed<26, 12, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::Resize_opr_linear<4096, 360, 640, 160, 320>' (/tools/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:2437) automatically.
INFO: [XFORM 203-602] Inlining function 'bn_qurelu_fixed<16u, 4u, 14u, 23u, 4u, 4u, 8u>' into 'convDSPOpt<3u, 4u, 16u, 4u, 160u, 80u, 32u, 4u, 3u, 16u, 14u, 23u, 16u, 4u, 4u, 8u>' (./src/conv2d_DSPopt.hpp:458->./src/conv2d_DSPopt.hpp:503) automatically.
INFO: [XFORM 203-602] Inlining function 'bn_qurelu_fixed<18u, 4u, 11u, 20u, 4u, 4u, 8u>' into 'convDSPOpt<3u, 4u, 64u, 4u, 40u, 20u, 64u, 4u, 3u, 18u, 11u, 20u, 8u, 4u, 4u, 8u>' (./src/conv2d_DSPopt.hpp:458->./src/conv2d_DSPopt.hpp:503) automatically.
INFO: [XFORM 203-602] Inlining function 'bn_qurelu_fixed<18u, 4u, 12u, 20u, 4u, 4u, 8u>' into 'convDSPOpt<3u, 4u, 64u, 4u, 20u, 10u, 64u, 4u, 3u, 18u, 12u, 20u, 4u, 4u, 2u, 8u>525' (./src/conv2d_DSPopt.hpp:458->./src/conv2d_DSPopt.hpp:503) automatically.
INFO: [XFORM 203-602] Inlining function 'bn_qurelu_fixed<18u, 4u, 11u, 21u, 4u, 4u, 8u>' into 'convDSPOpt<3u, 4u, 64u, 4u, 20u, 10u, 64u, 4u, 3u, 18u, 11u, 21u, 4u, 4u, 2u, 8u>' (./src/conv2d_DSPopt.hpp:458->./src/conv2d_DSPopt.hpp:503) automatically.
INFO: [XFORM 203-602] Inlining function 'bn_qurelu_fixed<18u, 4u, 12u, 20u, 4u, 4u, 8u>' into 'convDSPOpt<3u, 4u, 64u, 4u, 20u, 10u, 64u, 4u, 3u, 18u, 12u, 20u, 4u, 4u, 2u, 8u>' (./src/conv2d_DSPopt.hpp:458->./src/conv2d_DSPopt.hpp:503) automatically.
INFO: [XFORM 203-602] Inlining function 'bn_qurelu_fixed<18u, 4u, 13u, 22u, 4u, 4u, 8u>' into 'convDSPOpt<3u, 4u, 64u, 4u, 20u, 10u, 64u, 4u, 3u, 18u, 13u, 22u, 4u, 4u, 2u, 8u>' (./src/conv2d_DSPopt.hpp:458->./src/conv2d_DSPopt.hpp:503) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'simd_mac9_DSP2<8u, 8u, 20u>' (./src/conv2d_l0.hpp:131:1)...7 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'hls::Resize_opr_linear<4096, 360, 640, 160, 320>' (/tools/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:2282)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:03:27 ; elapsed = 00:03:30 . Memory (MB): peak = 1658.973 ; gain = 1253.043 ; free physical = 14961 ; free virtual = 26406
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (./src/ultranet.cpp:38:17) in function 'stream_to_mat'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (./src/conv2d_l0.hpp:45:24) in function 'stream_out_data_l0<160u, 320u, 8u, 1u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (./src/conv2d_DSPopt.hpp:65:26) in function 'stream_out_data<3u, 80u, 160u, 16u, 4u, 16u, 16u, 8u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (./src/conv2d_DSPopt.hpp:65:26) in function 'stream_out_data<3u, 40u, 80u, 32u, 4u, 4u, 8u, 8u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (./src/conv2d_DSPopt.hpp:65:26) in function 'stream_out_data<3u, 20u, 40u, 64u, 4u, 8u, 8u, 16u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (./src/conv2d_DSPopt.hpp:65:26) in function 'stream_out_data<3u, 10u, 20u, 64u, 4u, 4u, 4u, 32u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (./src/conv2d_DSPopt.hpp:65:26) in function 'stream_out_data<3u, 10u, 20u, 64u, 4u, 2u, 4u, 32u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (./src/conv2d_DSPopt.hpp:28:26) in function 'stream_in_row<80u, 32u, 4u, 4u, 8u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (./src/conv2d_DSPopt.hpp:28:26) in function 'stream_in_row<40u, 64u, 4u, 8u, 8u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (./src/conv2d_DSPopt.hpp:28:26) in function 'stream_in_row<20u, 64u, 4u, 4u, 4u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (./src/conv2d_DSPopt.hpp:28:26) in function 'stream_in_row<20u, 64u, 4u, 2u, 4u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (./src/conv1x1DSP2.hpp:57:28) in function 'streamOutOneRowTwoPix<10u, 20u, 64u, 4u, 2u, 4u, 18u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (./src/conv1x1DSP2.hpp:56:22) in function 'streamOutOneRowTwoPix<10u, 20u, 64u, 4u, 2u, 4u, 18u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (./src/conv1x1DSP2.hpp:30:24) in function 'streamInOneRowTwoPix<20u, 64u, 4u, 2u, 4u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (./src/conv1x1DSP2.hpp:29:22) in function 'streamInOneRowTwoPix<20u, 64u, 4u, 2u, 4u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (./src/conv2d_l0.hpp:244:21) in function 'streamBnRelu_l0<160u, 320u, 16u, 26u, 4u, 15u, 32u, 8u, 8u, 8u, 16u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (./src/pool_reord.hpp:36:28) in function 'max_pool2x2<80u, 160u, 32u, 4u, 4u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (./src/pool_reord.hpp:35:22) in function 'max_pool2x2<80u, 160u, 32u, 4u, 4u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (./src/pool_reord.hpp:36:28) in function 'max_pool2x2<40u, 80u, 64u, 4u, 8u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (./src/pool_reord.hpp:35:22) in function 'max_pool2x2<40u, 80u, 64u, 4u, 8u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (./src/pool_reord.hpp:36:28) in function 'max_pool2x2<20u, 40u, 64u, 4u, 4u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (./src/pool_reord.hpp:35:22) in function 'max_pool2x2<20u, 40u, 64u, 4u, 4u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (./src/pool_reord.hpp:35:22) in function 'max_pool2x2<160u, 320u, 16u, 4u, 16u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (./src/ultranet.cpp:56:17) in function 'mat_to_stream'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (./src/conv2d_l0.hpp:178:30) in function 'convDSPOpt_l0<160u, 320u, 16u, 16u, 8u, 8u, 26u, 4u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (./src/conv2d_l0.hpp:176:25) in function 'convDSPOpt_l0<160u, 320u, 16u, 16u, 8u, 8u, 26u, 4u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (./src/conv2d_DSPopt.hpp:394:30) in function 'convDSPOpt<3u, 4u, 64u, 4u, 40u, 20u, 64u, 4u, 3u, 18u, 11u, 20u, 8u, 4u, 4u, 8u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (./src/conv2d_DSPopt.hpp:393:32) in function 'convDSPOpt<3u, 4u, 64u, 4u, 40u, 20u, 64u, 4u, 3u, 18u, 11u, 20u, 8u, 4u, 4u, 8u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (./src/conv2d_DSPopt.hpp:392:25) in function 'convDSPOpt<3u, 4u, 64u, 4u, 40u, 20u, 64u, 4u, 3u, 18u, 11u, 20u, 8u, 4u, 4u, 8u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (./src/conv2d_DSPopt.hpp:394:30) in function 'convDSPOpt<3u, 4u, 64u, 4u, 20u, 10u, 64u, 4u, 3u, 18u, 13u, 22u, 4u, 4u, 2u, 8u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (./src/conv2d_DSPopt.hpp:393:32) in function 'convDSPOpt<3u, 4u, 64u, 4u, 20u, 10u, 64u, 4u, 3u, 18u, 13u, 22u, 4u, 4u, 2u, 8u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (./src/conv2d_DSPopt.hpp:392:25) in function 'convDSPOpt<3u, 4u, 64u, 4u, 20u, 10u, 64u, 4u, 3u, 18u, 13u, 22u, 4u, 4u, 2u, 8u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (./src/conv2d_DSPopt.hpp:394:30) in function 'convDSPOpt<3u, 4u, 64u, 4u, 20u, 10u, 64u, 4u, 3u, 18u, 12u, 20u, 4u, 4u, 2u, 8u>525'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (./src/conv2d_DSPopt.hpp:393:32) in function 'convDSPOpt<3u, 4u, 64u, 4u, 20u, 10u, 64u, 4u, 3u, 18u, 12u, 20u, 4u, 4u, 2u, 8u>525'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (./src/conv2d_DSPopt.hpp:392:25) in function 'convDSPOpt<3u, 4u, 64u, 4u, 20u, 10u, 64u, 4u, 3u, 18u, 12u, 20u, 4u, 4u, 2u, 8u>525'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (./src/conv2d_DSPopt.hpp:394:30) in function 'convDSPOpt<3u, 4u, 64u, 4u, 20u, 10u, 64u, 4u, 3u, 18u, 12u, 20u, 4u, 4u, 2u, 8u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (./src/conv2d_DSPopt.hpp:393:32) in function 'convDSPOpt<3u, 4u, 64u, 4u, 20u, 10u, 64u, 4u, 3u, 18u, 12u, 20u, 4u, 4u, 2u, 8u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (./src/conv2d_DSPopt.hpp:392:25) in function 'convDSPOpt<3u, 4u, 64u, 4u, 20u, 10u, 64u, 4u, 3u, 18u, 12u, 20u, 4u, 4u, 2u, 8u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (./src/conv2d_DSPopt.hpp:394:30) in function 'convDSPOpt<3u, 4u, 64u, 4u, 20u, 10u, 64u, 4u, 3u, 18u, 11u, 21u, 4u, 4u, 2u, 8u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (./src/conv2d_DSPopt.hpp:393:32) in function 'convDSPOpt<3u, 4u, 64u, 4u, 20u, 10u, 64u, 4u, 3u, 18u, 11u, 21u, 4u, 4u, 2u, 8u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (./src/conv2d_DSPopt.hpp:392:25) in function 'convDSPOpt<3u, 4u, 64u, 4u, 20u, 10u, 64u, 4u, 3u, 18u, 11u, 21u, 4u, 4u, 2u, 8u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (./src/conv2d_DSPopt.hpp:394:30) in function 'convDSPOpt<3u, 4u, 32u, 4u, 80u, 40u, 64u, 4u, 3u, 17u, 13u, 21u, 8u, 4u, 8u, 8u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (./src/conv2d_DSPopt.hpp:393:32) in function 'convDSPOpt<3u, 4u, 32u, 4u, 80u, 40u, 64u, 4u, 3u, 17u, 13u, 21u, 8u, 4u, 8u, 8u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (./src/conv2d_DSPopt.hpp:392:25) in function 'convDSPOpt<3u, 4u, 32u, 4u, 80u, 40u, 64u, 4u, 3u, 17u, 13u, 21u, 8u, 4u, 8u, 8u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (./src/conv2d_DSPopt.hpp:394:30) in function 'convDSPOpt<3u, 4u, 16u, 4u, 160u, 80u, 32u, 4u, 3u, 16u, 14u, 23u, 16u, 4u, 4u, 8u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (./src/conv2d_DSPopt.hpp:393:32) in function 'convDSPOpt<3u, 4u, 16u, 4u, 160u, 80u, 32u, 4u, 3u, 16u, 14u, 23u, 16u, 4u, 4u, 8u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (./src/conv2d_DSPopt.hpp:392:25) in function 'convDSPOpt<3u, 4u, 16u, 4u, 160u, 80u, 32u, 4u, 3u, 16u, 14u, 23u, 16u, 4u, 4u, 8u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (./src/conv1x1DSP2.hpp:215:30) in function 'conv1x1DSP2<10u, 20u, 36u, 4u, 64u, 8u, 13u, 32u, 4u, 2u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (./src/conv1x1DSP2.hpp:214:28) in function 'conv1x1DSP2<10u, 20u, 36u, 4u, 64u, 8u, 13u, 32u, 4u, 2u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (./src/conv1x1DSP2.hpp:213:25) in function 'conv1x1DSP2<10u, 20u, 36u, 4u, 64u, 8u, 13u, 32u, 4u, 2u>'.
WARNING: [XFORM 203-631] Renaming function 'stream_out_data_l0<160u, 320u, 8u, 1u>' to 'stream_out_data_l0' (./src/conv2d_l0.hpp:41:37)
WARNING: [XFORM 203-631] Renaming function 'stream_out_data<3u, 80u, 160u, 16u, 4u, 16u, 16u, 8u>' to 'stream_out_data' (./src/conv2d_DSPopt.hpp:59:58)
WARNING: [XFORM 203-631] Renaming function 'stream_out_data<3u, 40u, 80u, 32u, 4u, 4u, 8u, 8u>' to 'stream_out_data.1' (./src/conv2d_DSPopt.hpp:59:58)
WARNING: [XFORM 203-631] Renaming function 'stream_out_data<3u, 20u, 40u, 64u, 4u, 8u, 8u, 16u>' to 'stream_out_data.2' (./src/conv2d_DSPopt.hpp:59:58)
WARNING: [XFORM 203-631] Renaming function 'stream_out_data<3u, 10u, 20u, 64u, 4u, 4u, 4u, 32u>' to 'stream_out_data.3' (./src/conv2d_DSPopt.hpp:59:58)
WARNING: [XFORM 203-631] Renaming function 'stream_out_data<3u, 10u, 20u, 64u, 4u, 2u, 4u, 32u>' to 'stream_out_data.4' (./src/conv2d_DSPopt.hpp:59:58)
WARNING: [XFORM 203-631] Renaming function 'stream_in_row_l0<320u, 8u>' to 'stream_in_row_l0' (./src/conv2d_l0.hpp:19:38)
WARNING: [XFORM 203-631] Renaming function 'stream_in_row<80u, 32u, 4u, 4u, 8u>' to 'stream_in_row' (./src/conv2d_DSPopt.hpp:24:44)
WARNING: [XFORM 203-631] Renaming function 'stream_in_row<40u, 64u, 4u, 8u, 8u>' to 'stream_in_row.1' (./src/conv2d_DSPopt.hpp:24:7)
WARNING: [XFORM 203-631] Renaming function 'stream_in_row<20u, 64u, 4u, 4u, 4u>' to 'stream_in_row.2' (./src/conv2d_DSPopt.hpp:24:7)
WARNING: [XFORM 203-631] Renaming function 'stream_in_row<20u, 64u, 4u, 2u, 4u>' to 'stream_in_row.3' (./src/conv2d_DSPopt.hpp:24:44)
WARNING: [XFORM 203-631] Renaming function 'stream_in_row<160u, 16u, 4u, 16u, 16u>' to 'stream_in_row.4' (./src/conv2d_DSPopt.hpp:24:7)
WARNING: [XFORM 203-631] Renaming function 'streamOutOneRowTwoPix<10u, 20u, 64u, 4u, 2u, 4u, 18u>' to 'streamOutOneRowTwoPi' (./src/conv1x1DSP2.hpp:53:41)
WARNING: [XFORM 203-631] Renaming function 'streamInOneRowTwoPix<20u, 64u, 4u, 2u, 4u>' to 'streamInOneRowTwoPix' (./src/conv1x1DSP2.hpp:25:42)
WARNING: [XFORM 203-631] Renaming function 'streamBnRelu_l0<160u, 320u, 16u, 26u, 4u, 15u, 32u, 8u, 8u, 8u, 16u>' to 'streamBnRelu_l0' (./src/conv2d_l0.hpp:241:41)
WARNING: [XFORM 203-631] Renaming function 'simd_mac_DSP2<4u, 8u, 14u, 4u>' to 'simd_mac_DSP2' (./src/conv1x1DSP2.hpp:173:1)
WARNING: [XFORM 203-631] Renaming function 'simd_mac9_DSP2<8u, 8u, 20u>' to 'simd_mac9_DSP2' (./src/conv2d_l0.hpp:131:1)
WARNING: [XFORM 203-631] Renaming function 'simd_MAC<4u, 4u, 11u, 8u, 4u>.1' to 'simd_MAC' (./src/conv2d_DSPopt.hpp:263:1)
WARNING: [XFORM 203-631] Renaming function 'simd_MAC<4u, 4u, 11u, 8u, 4u>' to 'simd_MAC.1' (./src/conv2d_DSPopt.hpp:263:1)
WARNING: [XFORM 203-631] Renaming function 'simd_MAC<4u, 4u, 11u, 16u, 4u>' to 'simd_MAC.2' (./src/conv2d_DSPopt.hpp:263:1)
WARNING: [XFORM 203-631] Renaming function 'pack_weight_data<4u, 8u, 11u>.1' to 'pack_weight_data' (./src/conv2d_DSPopt.hpp:199:1)
WARNING: [XFORM 203-631] Renaming function 'pack_weight_data<4u, 8u, 11u>' to 'pack_weight_data.1' (./src/conv2d_DSPopt.hpp:199:1)
WARNING: [XFORM 203-631] Renaming function 'pack_weight_data<4u, 16u, 11u>' to 'pack_weight_data.2' (./src/conv2d_DSPopt.hpp:199:1)
WARNING: [XFORM 203-631] Renaming function 'max_pool2x2<80u, 160u, 32u, 4u, 4u>' to 'max_pool2x2' (./src/pool_reord.hpp:16:42)
WARNING: [XFORM 203-631] Renaming function 'max_pool2x2<40u, 80u, 64u, 4u, 8u>' to 'max_pool2x2.1' (./src/pool_reord.hpp:16:42)
WARNING: [XFORM 203-631] Renaming function 'max_pool2x2<20u, 40u, 64u, 4u, 4u>' to 'max_pool2x2.2' (./src/pool_reord.hpp:16:42)
WARNING: [XFORM 203-631] Renaming function 'max_pool2x2<160u, 320u, 16u, 4u, 16u>' to 'max_pool2x2.3' (./src/pool_reord.hpp:28:42)
WARNING: [XFORM 203-631] Renaming function 'hls::Resize_opr_linear<4096, 360, 640, 160, 320>' to 'Resize_opr_linear' (/tools/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:409:21)
WARNING: [XFORM 203-631] Renaming function 'convDSPOpt_l0<160u, 320u, 16u, 16u, 8u, 8u, 26u, 4u>' to 'convDSPOpt_l0' (./src/conv2d_l0.hpp:162:43)
WARNING: [XFORM 203-631] Renaming function 'convDSPOpt<3u, 4u, 64u, 4u, 40u, 20u, 64u, 4u, 3u, 18u, 11u, 20u, 8u, 4u, 4u, 8u>' to 'convDSPOpt' (./src/conv2d_DSPopt.hpp:187:62)
WARNING: [XFORM 203-631] Renaming function 'convDSPOpt<3u, 4u, 64u, 4u, 20u, 10u, 64u, 4u, 3u, 18u, 13u, 22u, 4u, 4u, 2u, 8u>' to 'convDSPOpt.1' (./src/conv2d_DSPopt.hpp:187:62)
WARNING: [XFORM 203-631] Renaming function 'convDSPOpt<3u, 4u, 64u, 4u, 20u, 10u, 64u, 4u, 3u, 18u, 12u, 20u, 4u, 4u, 2u, 8u>525' to 'convDSPOpt525' (./src/conv2d_DSPopt.hpp:187:62)
WARNING: [XFORM 203-631] Renaming function 'convDSPOpt<3u, 4u, 64u, 4u, 20u, 10u, 64u, 4u, 3u, 18u, 12u, 20u, 4u, 4u, 2u, 8u>' to 'convDSPOpt.2' (./src/conv2d_DSPopt.hpp:187:62)
WARNING: [XFORM 203-631] Renaming function 'convDSPOpt<3u, 4u, 64u, 4u, 20u, 10u, 64u, 4u, 3u, 18u, 11u, 21u, 4u, 4u, 2u, 8u>' to 'convDSPOpt.3' (./src/conv2d_DSPopt.hpp:187:62)
WARNING: [XFORM 203-631] Renaming function 'convDSPOpt<3u, 4u, 32u, 4u, 80u, 40u, 64u, 4u, 3u, 17u, 13u, 21u, 8u, 4u, 8u, 8u>' to 'convDSPOpt.4' (./src/conv2d_DSPopt.hpp:188:62)
WARNING: [XFORM 203-631] Renaming function 'convDSPOpt<3u, 4u, 16u, 4u, 160u, 80u, 32u, 4u, 3u, 16u, 14u, 23u, 16u, 4u, 4u, 8u>' to 'convDSPOpt.5' (./src/conv2d_DSPopt.hpp:187:62)
WARNING: [XFORM 203-631] Renaming function 'conv3x3_l0_bn_act_DSPopt<160u, 320u, 3u, 8u, 16u, 4u, 8u, 26u, 15u, 32u, 3u, 3u, 3u, 16u, 8u>' to 'conv3x3_l0_bn_act_DS' (./src/ultranet.cpp:90:37)
WARNING: [XFORM 203-631] Renaming function 'conv3x3_bn_act_DSPopt<80u, 160u, 16u, 4u, 32u, 4u, 4u, 16u, 14u, 23u, 16u, 4u, 16u, 4u, 8u>' to 'conv3x3_bn_act_DSPop' (./src/ultranet.cpp:90:37)
WARNING: [XFORM 203-631] Renaming function 'conv3x3_bn_act_DSPopt<40u, 80u, 32u, 4u, 64u, 4u, 4u, 17u, 13u, 21u, 8u, 4u, 4u, 8u, 8u>' to 'conv3x3_bn_act_DSPop.1' (./src/ultranet.cpp:90:37)
WARNING: [XFORM 203-631] Renaming function 'conv3x3_bn_act_DSPopt<20u, 40u, 64u, 4u, 64u, 4u, 4u, 18u, 11u, 20u, 8u, 4u, 8u, 4u, 8u>' to 'conv3x3_bn_act_DSPop.2' (./src/ultranet.cpp:90:37)
WARNING: [XFORM 203-631] Renaming function 'conv3x3_bn_act_DSPopt<10u, 20u, 64u, 4u, 64u, 4u, 4u, 18u, 13u, 22u, 4u, 4u, 2u, 2u, 8u>' to 'conv3x3_bn_act_DSPop.3' (./src/ultranet.cpp:90:37)
WARNING: [XFORM 203-631] Renaming function 'conv3x3_bn_act_DSPopt<10u, 20u, 64u, 4u, 64u, 4u, 4u, 18u, 12u, 20u, 4u, 4u, 4u, 2u, 8u>' to 'conv3x3_bn_act_DSPop.4' (./src/ultranet.cpp:90:37)
WARNING: [XFORM 203-631] Renaming function 'conv3x3_bn_act_DSPopt<10u, 20u, 64u, 4u, 64u, 4u, 4u, 18u, 12u, 20u, 4u, 4u, 2u, 2u, 8u>' to 'conv3x3_bn_act_DSPop.5' (./src/ultranet.cpp:90:37)
WARNING: [XFORM 203-631] Renaming function 'conv3x3_bn_act_DSPopt<10u, 20u, 64u, 4u, 64u, 4u, 4u, 18u, 11u, 21u, 4u, 4u, 2u, 2u, 8u>' to 'conv3x3_bn_act_DSPop.6' (./src/ultranet.cpp:90:37)
WARNING: [XFORM 203-631] Renaming function 'conv3padding_l0<3u, 160u, 320u, 3u, 8u, 1u>710' to 'conv3padding_l0710' (./src/conv2d_l0.hpp:78:49)
WARNING: [XFORM 203-631] Renaming function 'conv3padding<3u, 80u, 160u, 16u, 4u, 16u, 16u, 8u>711' to 'conv3padding711' (./src/conv2d_DSPopt.hpp:90:49)
WARNING: [XFORM 203-631] Renaming function 'conv3padding<3u, 40u, 80u, 32u, 4u, 4u, 8u, 8u>712' to 'conv3padding712' (./src/conv2d_DSPopt.hpp:90:49)
WARNING: [XFORM 203-631] Renaming function 'conv3padding<3u, 20u, 40u, 64u, 4u, 8u, 8u, 16u>713' to 'conv3padding713' (./src/conv2d_DSPopt.hpp:90:49)
WARNING: [XFORM 203-631] Renaming function 'conv3padding<3u, 10u, 20u, 64u, 4u, 4u, 4u, 32u>714' to 'conv3padding714' (./src/conv2d_DSPopt.hpp:90:49)
WARNING: [XFORM 203-631] Renaming function 'conv3padding<3u, 10u, 20u, 64u, 4u, 2u, 4u, 32u>717' to 'conv3padding717' (./src/conv2d_DSPopt.hpp:90:49)
WARNING: [XFORM 203-631] Renaming function 'conv3padding<3u, 10u, 20u, 64u, 4u, 2u, 4u, 32u>527716' to 'conv3padding527716' (./src/conv2d_DSPopt.hpp:90:49)
WARNING: [XFORM 203-631] Renaming function 'conv3padding<3u, 10u, 20u, 64u, 4u, 2u, 4u, 32u>526715' to 'conv3padding526715' (./src/conv2d_DSPopt.hpp:90:49)
WARNING: [XFORM 203-631] Renaming function 'conv1x1convert<10u, 20u, 64u, 4u, 2u, 4u, 18u>718' to 'conv1x1convert718' (./src/conv1x1DSP2.hpp:88:49)
WARNING: [XFORM 203-631] Renaming function 'conv1x1_DSPopt<10u, 20u, 64u, 4u, 36u, 8u, 13u, 32u, 4u, 2u, 2u>' to 'conv1x1_DSPopt' (./src/ultranet.cpp:90:37)
WARNING: [XFORM 203-631] Renaming function 'conv1x1DSP2<10u, 20u, 36u, 4u, 64u, 8u, 13u, 32u, 4u, 2u>' to 'conv1x1DSP2' (./src/conv1x1DSP2.hpp:198:64)
WARNING: [XFORM 203-631] Renaming function 'bn_qurelu_fixed<26u, 4u, 15u, 32u, 8u, 8u, 8u>' to 'bn_qurelu_fixed' (./src/function.h:187:3)
WARNING: [XFORM 203-631] Renaming function 'bn_qurelu_fixed<17u, 4u, 13u, 21u, 4u, 4u, 8u>' to 'bn_qurelu_fixed.1' (./src/function.h:187:3)
WARNING: [XFORM 203-631] Renaming function 'StreamingDataWidthConverter_Batch<64u, 192u, 86400u>' to 'StreamingDataWidthCo' (./src/stream_tools.h:90:50)
WARNING: [XFORM 203-631] Renaming function 'StreamingDataWidthConverter_Batch<192u, 24u, 28800u>' to 'StreamingDataWidthCo.1' (./src/stream_tools.h:90:50)
WARNING: [XFORM 203-631] Renaming function 'ExtractPixels<64u, 86400u>' to 'ExtractPixels' (./src/stream_tools.h:9:51)
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 640 for loop 'Loop-0-0' in function 'Resize_opr_linear'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 360 for loop 'Loop-0' in function 'Resize_opr_linear'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf.val.val.0.2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf.val.val.0.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf.val.val.1.2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf.val.val.1.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf.val.val.1.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf.val.val.0.0'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'k_buf.val.val.0.2'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'k_buf.val.val.0.1'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'k_buf.val.val.1.2'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'k_buf.val.val.1.0'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'k_buf.val.val.1.1'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'k_buf.val.val.0.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf.val.val.0.2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf.val.val.0.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf.val.val.1.2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf.val.val.1.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf.val.val.1.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf.val.val.0.0'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'row_buffer[0].V.i' (./src/conv1x1DSP2.hpp:88).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'row_buffer[1].V.i' (./src/conv1x1DSP2.hpp:88).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'row_buffer[0].V.i' (./src/conv2d_DSPopt.hpp:119).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'row_buffer[0].V.i' (./src/conv2d_DSPopt.hpp:119).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'row_buffer[1].V.i' (./src/conv2d_DSPopt.hpp:119).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'row_buffer[0].V.i' (./src/conv2d_DSPopt.hpp:119).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'row_buffer[0].V.i' (./src/conv2d_DSPopt.hpp:119).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'row_buffer[1].V.i' (./src/conv2d_DSPopt.hpp:119).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'row_buffer[0].V.i' (./src/conv2d_DSPopt.hpp:119).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'row_buffer[1].V.i' (./src/conv2d_DSPopt.hpp:119).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'row_buffer[0].V.i' (./src/conv2d_DSPopt.hpp:119).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'row_buffer[1].V.i' (./src/conv2d_DSPopt.hpp:119).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'row_buffer[0].V.i' (./src/conv2d_DSPopt.hpp:119).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'row_buffer[2].V.i' (./src/conv2d_l0.hpp:78).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'row_buffer[3].V.i' (./src/conv2d_l0.hpp:78).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'row_buffer[0].V.i' (./src/conv2d_l0.hpp:78).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'row_buffer[1].V.i' (./src/conv2d_l0.hpp:78).
INFO: [HLS 200-472] Inferring partial write operation for 'row_buffer[0].V' (./src/conv2d_l0.hpp:30:16)
INFO: [HLS 200-472] Inferring partial write operation for 'row_buffer.V' (./src/conv2d_DSPopt.hpp:42:42)
INFO: [HLS 200-472] Inferring partial write operation for 'row_buffer[0].V' (./src/conv2d_DSPopt.hpp:42:42)
INFO: [HLS 200-472] Inferring partial write operation for 'row_buffer.V' (./src/conv2d_DSPopt.hpp:42:42)
INFO: [HLS 200-472] Inferring partial write operation for 'row_buffer.V' (./src/conv2d_DSPopt.hpp:42:42)
INFO: [HLS 200-472] Inferring partial write operation for 'row_buffer[0].V' (./src/conv2d_DSPopt.hpp:42:42)
INFO: [HLS 200-472] Inferring partial write operation for 'row_buffer[0].V' (./src/conv1x1DSP2.hpp:37:26)
INFO: [HLS 200-472] Inferring partial write operation for 'row_buffer[0].V' (./src/conv1x1DSP2.hpp:36:26)
INFO: [HLS 200-472] Inferring partial write operation for 'row_store.V' (./src/pool_reord.hpp:49:11)
INFO: [HLS 200-472] Inferring partial write operation for 'row_store.V' (./src/pool_reord.hpp:49:11)
INFO: [HLS 200-472] Inferring partial write operation for 'row_store.V' (./src/pool_reord.hpp:49:11)
INFO: [HLS 200-472] Inferring partial write operation for 'row_store.V' (./src/pool_reord.hpp:49:11)
INFO: [HLS 200-472] Inferring partial write operation for 'k_buf.val.val.1.0' (/tools/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:2401:21)
INFO: [HLS 200-472] Inferring partial write operation for 'k_buf.val.val.0.0' (/tools/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:2406:25)
INFO: [HLS 200-472] Inferring partial write operation for 'k_buf.val.val.0.0' (/tools/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:2410:25)
WARNING: [XFORM 203-631] Renaming function 'resize_Block__proc' to 'resize_Block__proc.1' 
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:03:40 ; elapsed = 00:03:43 . Memory (MB): peak = 2174.969 ; gain = 1769.039 ; free physical = 14356 ; free virtual = 25839
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'ultra_net' ...
WARNING: [SYN 201-103] Legalizing function name 'StreamingDataWidthCo.1' to 'StreamingDataWidthCo_1'.
WARNING: [SYN 201-103] Legalizing function name 'loadInReg9<8u>' to 'loadInReg9_8u_s'.
WARNING: [SYN 201-103] Legalizing function name 'max2_PE<4u, 16u>' to 'max2_PE_4u_16u_s'.
WARNING: [SYN 201-103] Legalizing function name 'max_pool2x2.3' to 'max_pool2x2_3'.
WARNING: [SYN 201-103] Legalizing function name 'stream_in_row.4' to 'stream_in_row_4'.
WARNING: [SYN 201-103] Legalizing function name 'pack_weight_data.2' to 'pack_weight_data_2'.
WARNING: [SYN 201-103] Legalizing function name 'simd_MAC.2' to 'simd_MAC_2'.
WARNING: [SYN 201-103] Legalizing function name 'convDSPOpt.5' to 'convDSPOpt_5'.
WARNING: [SYN 201-103] Legalizing function name 'stream_out_data.1' to 'stream_out_data_1'.
WARNING: [SYN 201-103] Legalizing function name 'bn_qurelu_fixed.1' to 'bn_qurelu_fixed_1'.
WARNING: [SYN 201-103] Legalizing function name 'convDSPOpt.4' to 'convDSPOpt_4'.
WARNING: [SYN 201-103] Legalizing function name 'conv3x3_bn_act_DSPop.1' to 'conv3x3_bn_act_DSPop_1'.
WARNING: [SYN 201-103] Legalizing function name 'max_pool2x2.1' to 'max_pool2x2_1'.
WARNING: [SYN 201-103] Legalizing function name 'stream_in_row.1' to 'stream_in_row_1'.
WARNING: [SYN 201-103] Legalizing function name 'stream_out_data.2' to 'stream_out_data_2'.
WARNING: [SYN 201-103] Legalizing function name 'pack_weight_data.1' to 'pack_weight_data_1'.
WARNING: [SYN 201-103] Legalizing function name 'simd_MAC.1' to 'simd_MAC_1'.
WARNING: [SYN 201-103] Legalizing function name 'conv3x3_bn_act_DSPop.2' to 'conv3x3_bn_act_DSPop_2'.
WARNING: [SYN 201-103] Legalizing function name 'max_pool2x2.2' to 'max_pool2x2_2'.
WARNING: [SYN 201-103] Legalizing function name 'stream_in_row.2' to 'stream_in_row_2'.
WARNING: [SYN 201-103] Legalizing function name 'stream_out_data.3' to 'stream_out_data_3'.
WARNING: [SYN 201-103] Legalizing function name 'conv3x3_bn_act_DSPop.4' to 'conv3x3_bn_act_DSPop_4'.
WARNING: [SYN 201-103] Legalizing function name 'stream_in_row.3' to 'stream_in_row_3'.
WARNING: [SYN 201-103] Legalizing function name 'stream_out_data.4' to 'stream_out_data_4'.
WARNING: [SYN 201-103] Legalizing function name 'convDSPOpt.3' to 'convDSPOpt_3'.
WARNING: [SYN 201-103] Legalizing function name 'conv3x3_bn_act_DSPop.6' to 'conv3x3_bn_act_DSPop_6'.
WARNING: [SYN 201-103] Legalizing function name 'convDSPOpt.2' to 'convDSPOpt_2'.
WARNING: [SYN 201-103] Legalizing function name 'conv3x3_bn_act_DSPop.5' to 'conv3x3_bn_act_DSPop_5'.
WARNING: [SYN 201-103] Legalizing function name 'convDSPOpt.1' to 'convDSPOpt_1'.
WARNING: [SYN 201-103] Legalizing function name 'conv3x3_bn_act_DSPop.3' to 'conv3x3_bn_act_DSPop_3'.
WARNING: [SYN 201-103] Legalizing function name 'AddLast<3600u>' to 'AddLast_3600u_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ExtractPixels' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 223.81 seconds; current allocated memory: 1.201 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 1.201 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'StreamingDataWidthCo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 1.201 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 1.201 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'StreamingDataWidthCo_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 1.201 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 1.202 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'stream_to_mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 1.202 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 1.202 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Resize_opr_linear' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 10.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 1.203 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.52 seconds; current allocated memory: 1.205 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mat_to_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.63 seconds; current allocated memory: 1.205 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 1.205 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resize' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 1.205 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 1.205 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resize_batch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 1.205 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 1.206 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'stream_in_row_l0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 1.206 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 1.206 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'stream_out_data_l0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 1.206 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 1.207 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv3padding_l0710' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 1.207 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 1.207 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'loadInReg9_8u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'loadInReg9<8u>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 1.207 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 1.207 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'simd_mac9_DSP2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'simd_mac9_DSP2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 1.208 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 1.208 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convDSPOpt_l0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 1.209 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.7 seconds; current allocated memory: 1.212 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bn_qurelu_fixed' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'bn_qurelu_fixed'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.86 seconds; current allocated memory: 1.212 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 1.212 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'streamBnRelu_l0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 4, Final II = 4, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 1.213 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 1.214 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv3x3_l0_bn_act_DS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 1.214 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 1.214 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max2_PE_4u_16u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'max2_PE<4u, 16u>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.47 seconds; current allocated memory: 1.215 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 1.215 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pool2x2_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
WARNING: [SCHED 204-21] Estimated clock period (4.178ns) exceeds the target (target clock period: 4ns, clock uncertainty: 0.5ns, effective delay budget: 3.5ns).
WARNING: [SCHED 204-21] The critical path in module 'max_pool2x2_3' consists of the following:
	'call' operation ('p_01_i', ./src/pool_reord.hpp:42->./src/ultranet.cpp:90) to 'max2_PE<4u, 16u>' [42]  (2.09 ns)
	'call' operation ('op2_V_assign_5_0_i', ./src/pool_reord.hpp:46->./src/ultranet.cpp:90) to 'max2_PE<4u, 16u>' [51]  (2.09 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 1.215 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 1.215 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'stream_in_row_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 1.216 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 1.216 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'stream_out_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 1.216 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 1.216 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv3padding711' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 1.216 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 1.217 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pack_weight_data_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'pack_weight_data.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 1.217 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 1.218 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'simd_MAC_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'simd_MAC.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 1.219 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 1.220 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convDSPOpt_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.66 seconds; current allocated memory: 1.221 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.83 seconds; current allocated memory: 1.224 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv3x3_bn_act_DSPop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.11 seconds; current allocated memory: 1.225 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.44 seconds; current allocated memory: 1.225 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pool2x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.71 seconds; current allocated memory: 1.226 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 1.226 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'stream_in_row' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 1.226 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 1.227 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'stream_out_data_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 1.227 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 1.227 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv3padding712' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 1.227 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 1.228 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pack_weight_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'pack_weight_data'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 1.228 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 1.228 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'simd_MAC' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'simd_MAC'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 1.229 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 1.229 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bn_qurelu_fixed_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'bn_qurelu_fixed.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 1.229 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 1.229 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convDSPOpt_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 10.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 1.231 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.04 seconds; current allocated memory: 1.234 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv3x3_bn_act_DSPop_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.38 seconds; current allocated memory: 1.235 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.53 seconds; current allocated memory: 1.235 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pool2x2_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.81 seconds; current allocated memory: 1.236 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 1.237 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'stream_in_row_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 1.237 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 1.237 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'stream_out_data_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 1.237 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 1.238 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv3padding713' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 1.238 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 1.238 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pack_weight_data_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'pack_weight_data.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 1.238 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 1.239 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'simd_MAC_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'simd_MAC.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 1.239 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 1.240 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convDSPOpt' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 10.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 1.241 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.76 seconds; current allocated memory: 1.243 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv3x3_bn_act_DSPop_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.89 seconds; current allocated memory: 1.244 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 1.244 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pool2x2_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.52 seconds; current allocated memory: 1.245 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 1.245 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'stream_in_row_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 1.245 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 1.246 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'stream_out_data_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 1.246 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 1.246 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv3padding714' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 1.246 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 1.246 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convDSPOpt525' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 9.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 1.248 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.58 seconds; current allocated memory: 1.249 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv3x3_bn_act_DSPop_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.7 seconds; current allocated memory: 1.250 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 1.250 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'stream_in_row_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 1.250 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 1.250 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'stream_out_data_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 1.251 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 1.251 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv3padding526715' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 1.251 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 1.251 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convDSPOpt_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 9.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 1.253 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.57 seconds; current allocated memory: 1.254 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv3x3_bn_act_DSPop_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.59 seconds; current allocated memory: 1.255 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 1.255 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv3padding527716' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 1.255 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 1.255 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convDSPOpt_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 9.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 1.257 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.69 seconds; current allocated memory: 1.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv3x3_bn_act_DSPop_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.65 seconds; current allocated memory: 1.259 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 1.259 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv3padding717' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 1.259 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 1.259 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convDSPOpt_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 9.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 1.261 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.56 seconds; current allocated memory: 1.262 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv3x3_bn_act_DSPop_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.65 seconds; current allocated memory: 1.263 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 1.263 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'streamInOneRowTwoPix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation ('row_buffer_0_V_addr_1_write_ln37', ./src/conv1x1DSP2.hpp:37) of variable 'Part1.V', ./src/conv1x1DSP2.hpp:34 on array 'row_buffer_0_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'row_buffer_0_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 1.263 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 1.264 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'streamOutOneRowTwoPi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 1.264 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 1.264 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv1x1convert718' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 1.264 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 1.264 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'simd_mac_DSP2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'simd_mac_DSP2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 1.265 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 1.265 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv1x1DSP2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 9.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 1.265 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 1.266 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv1x1_DSPopt' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 1.266 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 1.266 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddLast_3600u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 1.266 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 1.266 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'do_compute2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 1.267 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 7.36 seconds; current allocated memory: 1.275 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ultra_net' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.13 seconds; current allocated memory: 1.279 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.27 seconds; current allocated memory: 1.280 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ExtractPixels' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'ultra_net_mul_32s_18ns_32_2_1' to 'ultra_net_mul_32sbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'ultra_net_mul_32sbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ExtractPixels'.
INFO: [HLS 200-111]  Elapsed time: 3.06 seconds; current allocated memory: 1.283 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'StreamingDataWidthCo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'ultra_net_mul_32sbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'StreamingDataWidthCo'.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 1.284 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'StreamingDataWidthCo_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'ultra_net_mul_32s_19ns_32_2_1' to 'ultra_net_mul_32scud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'ultra_net_mul_32scud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'StreamingDataWidthCo_1'.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 1.285 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'stream_to_mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'stream_to_mat'.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 1.286 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Resize_opr_linear' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Resize_opr_linear_k_buf_val_val_0_0' to 'Resize_opr_lineardEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Resize_opr_linear_k_buf_val_val_0_1' to 'Resize_opr_lineareOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Resize_opr_linear_k_buf_val_val_0_2' to 'Resize_opr_linearfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Resize_opr_linear_k_buf_val_val_1_0' to 'Resize_opr_linearg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Resize_opr_linear_k_buf_val_val_1_1' to 'Resize_opr_linearhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Resize_opr_linear_k_buf_val_val_1_2' to 'Resize_opr_linearibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ultra_net_mul_27ns_25ns_69_2_1' to 'ultra_net_mul_27njbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ultra_net_mul_20s_28s_48_2_1' to 'ultra_net_mul_20skbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ultra_net_mul_mul_8ns_20s_28_1_1' to 'ultra_net_mul_mullbW' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'ultra_net_mul_20skbM': 12 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ultra_net_mul_27njbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ultra_net_mul_mullbW': 12 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Resize_opr_linear'.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 1.289 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mat_to_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'mat_to_stream'.
INFO: [HLS 200-111]  Elapsed time: 0.88 seconds; current allocated memory: 1.295 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resize' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'start_for_Resize_opr_linear_U0' to 'start_for_Resize_mb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_mat_to_stream_U0' to 'start_for_mat_to_ncg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'resize'.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 1.296 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resize_batch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'resize_batch'.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 1.296 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'stream_in_row_l0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'stream_in_row_l0'.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 1.297 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'stream_out_data_l0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'ultra_net_mux_42_24_1_1' to 'ultra_net_mux_42_ocq' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'ultra_net_mux_42_ocq': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'stream_out_data_l0'.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 1.298 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv3padding_l0710' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conv3padding_l0710_row_buffer_0_V' to 'conv3padding_l071pcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv3padding_l0710_row_buffer_1_V' to 'conv3padding_l071qcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv3padding_l0710_row_buffer_2_V' to 'conv3padding_l071rcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv3padding_l0710_row_buffer_3_V' to 'conv3padding_l071sc4' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv3padding_l0710'.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 1.300 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'loadInReg9_8u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'loadInReg9_8u_s'.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 1.301 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'simd_mac9_DSP2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'ultra_net_mul_mul_28s_8ns_36_1_0' to 'ultra_net_mul_multde' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'ultra_net_mul_multde': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'simd_mac9_DSP2'.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 1.303 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convDSPOpt_l0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_l0_conv_0_w_new_V_0_0' to 'convDSPOpt_l0_conudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_l0_conv_0_w_new_V_0_1' to 'convDSPOpt_l0_convdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_l0_conv_0_w_new_V_0_2' to 'convDSPOpt_l0_conwdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_l0_conv_0_w_new_V_1_0' to 'convDSPOpt_l0_conxdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_l0_conv_0_w_new_V_1_1' to 'convDSPOpt_l0_conyd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_l0_conv_0_w_new_V_1_2' to 'convDSPOpt_l0_conzec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_l0_conv_0_w_new_V_2_0' to 'convDSPOpt_l0_conAem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_l0_conv_0_w_new_V_2_1' to 'convDSPOpt_l0_conBew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_l0_conv_0_w_new_V_2_2' to 'convDSPOpt_l0_conCeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_l0_conv_0_w_new_V_3_0' to 'convDSPOpt_l0_conDeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_l0_conv_0_w_new_V_3_1' to 'convDSPOpt_l0_conEe0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_l0_conv_0_w_new_V_3_2' to 'convDSPOpt_l0_conFfa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_l0_conv_0_w_new_V_4_0' to 'convDSPOpt_l0_conGfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_l0_conv_0_w_new_V_4_1' to 'convDSPOpt_l0_conHfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_l0_conv_0_w_new_V_4_2' to 'convDSPOpt_l0_conIfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_l0_conv_0_w_new_V_5_0' to 'convDSPOpt_l0_conJfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_l0_conv_0_w_new_V_5_1' to 'convDSPOpt_l0_conKfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_l0_conv_0_w_new_V_5_2' to 'convDSPOpt_l0_conLf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_l0_conv_0_w_new_V_6_0' to 'convDSPOpt_l0_conMgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_l0_conv_0_w_new_V_6_1' to 'convDSPOpt_l0_conNgs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_l0_conv_0_w_new_V_6_2' to 'convDSPOpt_l0_conOgC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_l0_conv_0_w_new_V_7_0' to 'convDSPOpt_l0_conPgM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_l0_conv_0_w_new_V_7_1' to 'convDSPOpt_l0_conQgW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_l0_conv_0_w_new_V_7_2' to 'convDSPOpt_l0_conRg6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_l0_conv_0_w_new_V_8_0' to 'convDSPOpt_l0_conShg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_l0_conv_0_w_new_V_8_1' to 'convDSPOpt_l0_conThq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_l0_conv_0_w_new_V_8_2' to 'convDSPOpt_l0_conUhA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_l0_conv_0_w_new_V_9_0' to 'convDSPOpt_l0_conVhK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_l0_conv_0_w_new_V_9_1' to 'convDSPOpt_l0_conWhU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_l0_conv_0_w_new_V_9_2' to 'convDSPOpt_l0_conXh4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_l0_conv_0_w_new_V_10_0' to 'convDSPOpt_l0_conYie' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_l0_conv_0_w_new_V_10_1' to 'convDSPOpt_l0_conZio' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_l0_conv_0_w_new_V_10_2' to 'convDSPOpt_l0_con0iy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_l0_conv_0_w_new_V_11_0' to 'convDSPOpt_l0_con1iI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_l0_conv_0_w_new_V_11_1' to 'convDSPOpt_l0_con2iS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_l0_conv_0_w_new_V_11_2' to 'convDSPOpt_l0_con3i2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_l0_conv_0_w_new_V_12_0' to 'convDSPOpt_l0_con4jc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_l0_conv_0_w_new_V_12_1' to 'convDSPOpt_l0_con5jm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_l0_conv_0_w_new_V_12_2' to 'convDSPOpt_l0_con6jw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_l0_conv_0_w_new_V_13_0' to 'convDSPOpt_l0_con7jG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_l0_conv_0_w_new_V_13_1' to 'convDSPOpt_l0_con8jQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_l0_conv_0_w_new_V_13_2' to 'convDSPOpt_l0_con9j0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_l0_conv_0_w_new_V_14_0' to 'convDSPOpt_l0_conbak' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_l0_conv_0_w_new_V_14_1' to 'convDSPOpt_l0_conbbk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_l0_conv_0_w_new_V_14_2' to 'convDSPOpt_l0_conbck' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_l0_conv_0_w_new_V_15_0' to 'convDSPOpt_l0_conbdk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_l0_conv_0_w_new_V_15_1' to 'convDSPOpt_l0_conbek' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_l0_conv_0_w_new_V_15_2' to 'convDSPOpt_l0_conbfk' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'convDSPOpt_l0'.
INFO: [HLS 200-111]  Elapsed time: 1.49 seconds; current allocated memory: 1.309 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bn_qurelu_fixed' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'ultra_net_mac_muladd_15ns_26s_32s_40_1_0' to 'ultra_net_mac_mulbgk' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'ultra_net_mac_mulbgk': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'bn_qurelu_fixed'.
INFO: [HLS 200-111]  Elapsed time: 1.23 seconds; current allocated memory: 1.316 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'streamBnRelu_l0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'streamBnRelu_l0'.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 1.318 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv3x3_l0_bn_act_DS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'start_for_convDSPOpt_l0_U0' to 'start_for_convDSPbhl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_streamBnRelu_l0_U0' to 'start_for_streamBbil' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv3x3_l0_bn_act_DS'.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 1.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max2_PE_4u_16u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max2_PE_4u_16u_s'.
INFO: [HLS 200-111]  Elapsed time: 0.6 seconds; current allocated memory: 1.321 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pool2x2_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'max_pool2x2_3_row_store_V' to 'max_pool2x2_3_rowbjl' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pool2x2_3'.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 1.323 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'stream_in_row_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'stream_in_row_4'.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 1.325 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'stream_out_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'ultra_net_mac_muladd_8ns_2ns_8ns_9_1_1' to 'ultra_net_mac_mulbkl' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'ultra_net_mac_mulbkl': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'stream_out_data'.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 1.326 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv3padding711' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conv3padding711_row_buffer_0_V' to 'conv3padding711_rbll' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv3padding711'.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 1.327 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pack_weight_data_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'pack_weight_data_2'.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 1.330 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'simd_MAC_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'ultra_net_mul_mul_26s_15ns_41_1_0' to 'ultra_net_mul_mulbml' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'ultra_net_mul_mulbml': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'simd_MAC_2'.
INFO: [HLS 200-111]  Elapsed time: 0.5 seconds; current allocated memory: 1.334 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convDSPOpt_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_5_conv_1_inc_new_V_0' to 'convDSPOpt_5_convbnm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_5_conv_1_bias_new_V_0' to 'convDSPOpt_5_convbom' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_5_conv_1_inc_new_V_1' to 'convDSPOpt_5_convbpm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_5_conv_1_bias_new_V_1' to 'convDSPOpt_5_convbqm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_5_conv_1_inc_new_V_2' to 'convDSPOpt_5_convbrm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_5_conv_1_bias_new_V_2' to 'convDSPOpt_5_convbsm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_5_conv_1_inc_new_V_3' to 'convDSPOpt_5_convbtn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_5_conv_1_bias_new_V_3' to 'convDSPOpt_5_convbun' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_5_conv_1_w_new_V_0_2' to 'convDSPOpt_5_convbvn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_5_conv_1_w_new_V_0_1' to 'convDSPOpt_5_convbwn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_5_conv_1_w_new_V_0_0' to 'convDSPOpt_5_convbxn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_5_conv_1_w_new_V_1_2' to 'convDSPOpt_5_convbyn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_5_conv_1_w_new_V_1_1' to 'convDSPOpt_5_convbzo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_5_conv_1_w_new_V_1_0' to 'convDSPOpt_5_convbAo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_5_conv_1_w_new_V_2_2' to 'convDSPOpt_5_convbBo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_5_conv_1_w_new_V_2_1' to 'convDSPOpt_5_convbCo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_5_conv_1_w_new_V_2_0' to 'convDSPOpt_5_convbDo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_5_conv_1_w_new_V_3_2' to 'convDSPOpt_5_convbEo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_5_conv_1_w_new_V_3_1' to 'convDSPOpt_5_convbFp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_5_conv_1_w_new_V_3_0' to 'convDSPOpt_5_convbGp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ultra_net_mul_12ns_32ns_43_2_1' to 'ultra_net_mul_12nbHp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ultra_net_mul_mul_12ns_16s_28_1_1' to 'ultra_net_mul_mulbIp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ultra_net_mul_mul_13ns_16s_29_1_1' to 'ultra_net_mul_mulbJp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ultra_net_mul_mul_11ns_16s_27_1_1' to 'ultra_net_mul_mulbKp' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'ultra_net_mul_12nbHp': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ultra_net_mul_mulbIp': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ultra_net_mul_mulbJp': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ultra_net_mul_mulbKp': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convDSPOpt_5'.
INFO: [HLS 200-111]  Elapsed time: 1.58 seconds; current allocated memory: 1.344 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv3x3_bn_act_DSPop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_A' is changed to 'fifo_w32_d2_A_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'start_for_convDSPOpt_5_U0' to 'start_for_convDSPbLp' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv3x3_bn_act_DSPop'.
INFO: [HLS 200-111]  Elapsed time: 1.76 seconds; current allocated memory: 1.353 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pool2x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'max_pool2x2_row_store_V' to 'max_pool2x2_row_sbMq' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pool2x2'.
INFO: [HLS 200-111]  Elapsed time: 0.88 seconds; current allocated memory: 1.355 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'stream_in_row' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'stream_in_row'.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 1.357 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'stream_out_data_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'ultra_net_mac_muladd_9ns_2ns_10ns_11_1_1' to 'ultra_net_mac_mulbNq' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'ultra_net_mac_mulbNq': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'stream_out_data_1'.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 1.359 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv3padding712' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conv3padding712_row_buffer_0_V' to 'conv3padding712_rbOq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv3padding712_row_buffer_1_V' to 'conv3padding712_rbPq' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv3padding712'.
INFO: [HLS 200-111]  Elapsed time: 0.47 seconds; current allocated memory: 1.360 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pack_weight_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'pack_weight_data'.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 1.362 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'simd_MAC' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'ultra_net_mul_mulbml': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'simd_MAC'.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 1.364 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bn_qurelu_fixed_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'ultra_net_mul_mul_12ns_17s_29_1_0' to 'ultra_net_mul_mulbQq' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'ultra_net_mul_mulbQq': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'bn_qurelu_fixed_1'.
INFO: [HLS 200-111]  Elapsed time: 0.6 seconds; current allocated memory: 1.367 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convDSPOpt_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_4_conv_2_inc_new_V_0' to 'convDSPOpt_4_convbRq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_4_conv_2_bias_new_V_0' to 'convDSPOpt_4_convbSr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_4_conv_2_inc_new_V_1' to 'convDSPOpt_4_convbTr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_4_conv_2_bias_new_V_1' to 'convDSPOpt_4_convbUr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_4_conv_2_inc_new_V_2' to 'convDSPOpt_4_convbVr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_4_conv_2_bias_new_V_2' to 'convDSPOpt_4_convbWr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_4_conv_2_inc_new_V_3' to 'convDSPOpt_4_convbXr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_4_conv_2_bias_new_V_3' to 'convDSPOpt_4_convbYs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_4_conv_2_inc_new_V_4' to 'convDSPOpt_4_convbZs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_4_conv_2_bias_new_V_4' to 'convDSPOpt_4_convb0s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_4_conv_2_inc_new_V_5' to 'convDSPOpt_4_convb1s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_4_conv_2_bias_new_V_5' to 'convDSPOpt_4_convb2s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_4_conv_2_inc_new_V_6' to 'convDSPOpt_4_convb3s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_4_conv_2_bias_new_V_6' to 'convDSPOpt_4_convb4t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_4_conv_2_inc_new_V_7' to 'convDSPOpt_4_convb5t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_4_conv_2_bias_new_V_7' to 'convDSPOpt_4_convb6t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_4_conv_2_w_new_V_0_2' to 'convDSPOpt_4_convb7t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_4_conv_2_w_new_V_0_1' to 'convDSPOpt_4_convb8t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_4_conv_2_w_new_V_0_0' to 'convDSPOpt_4_convb9t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_4_conv_2_w_new_V_1_2' to 'convDSPOpt_4_convcau' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_4_conv_2_w_new_V_1_1' to 'convDSPOpt_4_convcbu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_4_conv_2_w_new_V_1_0' to 'convDSPOpt_4_convccu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_4_conv_2_w_new_V_2_2' to 'convDSPOpt_4_convcdu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_4_conv_2_w_new_V_2_1' to 'convDSPOpt_4_convceu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_4_conv_2_w_new_V_2_0' to 'convDSPOpt_4_convcfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_4_conv_2_w_new_V_3_2' to 'convDSPOpt_4_convcgu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_4_conv_2_w_new_V_3_1' to 'convDSPOpt_4_convchv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_4_conv_2_w_new_V_3_0' to 'convDSPOpt_4_convciv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_4_conv_2_w_new_V_4_2' to 'convDSPOpt_4_convcjv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_4_conv_2_w_new_V_4_1' to 'convDSPOpt_4_convckv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_4_conv_2_w_new_V_4_0' to 'convDSPOpt_4_convclv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_4_conv_2_w_new_V_5_2' to 'convDSPOpt_4_convcmv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_4_conv_2_w_new_V_5_1' to 'convDSPOpt_4_convcnw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_4_conv_2_w_new_V_5_0' to 'convDSPOpt_4_convcow' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_4_conv_2_w_new_V_6_2' to 'convDSPOpt_4_convcpw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_4_conv_2_w_new_V_6_1' to 'convDSPOpt_4_convcqw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_4_conv_2_w_new_V_6_0' to 'convDSPOpt_4_convcrw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_4_conv_2_w_new_V_7_2' to 'convDSPOpt_4_convcsw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_4_conv_2_w_new_V_7_1' to 'convDSPOpt_4_convctx' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_4_conv_2_w_new_V_7_0' to 'convDSPOpt_4_convcux' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ultra_net_mul_13ns_32ns_44_2_1' to 'ultra_net_mul_13ncvx' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'ultra_net_mul_13ncvx': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convDSPOpt_4'.
INFO: [HLS 200-111]  Elapsed time: 2.87 seconds; current allocated memory: 1.373 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv3x3_bn_act_DSPop_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_A' is changed to 'fifo_w32_d2_A_x0' due to conflict.
INFO: [SYN 201-210] Renamed object name 'start_for_convDSPOpt_4_U0' to 'start_for_convDSPcwx' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv3x3_bn_act_DSPop_1'.
INFO: [HLS 200-111]  Elapsed time: 2.15 seconds; current allocated memory: 1.384 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pool2x2_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'max_pool2x2_1_row_store_V' to 'max_pool2x2_1_rowcxx' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pool2x2_1'.
INFO: [HLS 200-111]  Elapsed time: 1.08 seconds; current allocated memory: 1.386 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'stream_in_row_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'stream_in_row_1'.
INFO: [HLS 200-111]  Elapsed time: 0.61 seconds; current allocated memory: 1.389 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'stream_out_data_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'ultra_net_mac_muladd_9ns_2ns_11ns_11_1_1' to 'ultra_net_mac_mulcyx' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'ultra_net_mac_mulcyx': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'stream_out_data_2'.
INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 1.390 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv3padding713' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conv3padding713_row_buffer_0_V' to 'conv3padding713_rczy' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv3padding713'.
INFO: [HLS 200-111]  Elapsed time: 0.51 seconds; current allocated memory: 1.391 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pack_weight_data_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'pack_weight_data_1'.
INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 1.393 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'simd_MAC_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'ultra_net_mul_mulbml': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'simd_MAC_1'.
INFO: [HLS 200-111]  Elapsed time: 0.48 seconds; current allocated memory: 1.395 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convDSPOpt' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_conv_3_inc_new_V_0' to 'convDSPOpt_conv_3cAy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_conv_3_bias_new_V_0' to 'convDSPOpt_conv_3cBy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_conv_3_inc_new_V_1' to 'convDSPOpt_conv_3cCy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_conv_3_bias_new_V_1' to 'convDSPOpt_conv_3cDy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_conv_3_inc_new_V_2' to 'convDSPOpt_conv_3cEy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_conv_3_bias_new_V_2' to 'convDSPOpt_conv_3cFz' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_conv_3_inc_new_V_3' to 'convDSPOpt_conv_3cGz' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_conv_3_bias_new_V_3' to 'convDSPOpt_conv_3cHz' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_conv_3_w_new_V_0_2' to 'convDSPOpt_conv_3cIz' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_conv_3_w_new_V_0_1' to 'convDSPOpt_conv_3cJz' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_conv_3_w_new_V_0_0' to 'convDSPOpt_conv_3cKz' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_conv_3_w_new_V_1_2' to 'convDSPOpt_conv_3cLz' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_conv_3_w_new_V_1_1' to 'convDSPOpt_conv_3cMA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_conv_3_w_new_V_1_0' to 'convDSPOpt_conv_3cNA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_conv_3_w_new_V_2_2' to 'convDSPOpt_conv_3cOA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_conv_3_w_new_V_2_1' to 'convDSPOpt_conv_3cPA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_conv_3_w_new_V_2_0' to 'convDSPOpt_conv_3cQA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_conv_3_w_new_V_3_2' to 'convDSPOpt_conv_3cRA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_conv_3_w_new_V_3_1' to 'convDSPOpt_conv_3cSB' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_conv_3_w_new_V_3_0' to 'convDSPOpt_conv_3cTB' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ultra_net_mul_mul_10ns_18s_28_1_1' to 'ultra_net_mul_mulcUB' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'ultra_net_mul_mulcUB': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convDSPOpt'.
INFO: [HLS 200-111]  Elapsed time: 2.25 seconds; current allocated memory: 1.402 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv3x3_bn_act_DSPop_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w64_d2_A' is changed to 'fifo_w64_d2_A_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_A' is changed to 'fifo_w32_d2_A_x1' due to conflict.
INFO: [SYN 201-210] Renamed object name 'start_for_convDSPOpt_U0' to 'start_for_convDSPcVB' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv3x3_bn_act_DSPop_2'.
INFO: [HLS 200-111]  Elapsed time: 1.65 seconds; current allocated memory: 1.410 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pool2x2_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'max_pool2x2_2_row_store_V' to 'max_pool2x2_2_rowcWB' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pool2x2_2'.
INFO: [HLS 200-111]  Elapsed time: 0.86 seconds; current allocated memory: 1.412 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'stream_in_row_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'stream_in_row_2'.
INFO: [HLS 200-111]  Elapsed time: 0.62 seconds; current allocated memory: 1.414 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'stream_out_data_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'ultra_net_mac_mulcyx': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'stream_out_data_3'.
INFO: [HLS 200-111]  Elapsed time: 0.47 seconds; current allocated memory: 1.415 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv3padding714' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conv3padding714_row_buffer_0_V' to 'conv3padding714_rcXB' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv3padding714'.
INFO: [HLS 200-111]  Elapsed time: 0.59 seconds; current allocated memory: 1.417 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convDSPOpt525' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'convDSPOpt525_conv_4_inc_new_V_0' to 'convDSPOpt525_concYC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt525_conv_4_bias_new_V_0' to 'convDSPOpt525_concZC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt525_conv_4_inc_new_V_1' to 'convDSPOpt525_conc0C' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt525_conv_4_bias_new_V_1' to 'convDSPOpt525_conc1C' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt525_conv_4_w_new_V_0_2' to 'convDSPOpt525_conc2C' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt525_conv_4_w_new_V_0_1' to 'convDSPOpt525_conc3C' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt525_conv_4_w_new_V_0_0' to 'convDSPOpt525_conc4D' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt525_conv_4_w_new_V_1_2' to 'convDSPOpt525_conc5D' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt525_conv_4_w_new_V_1_1' to 'convDSPOpt525_conc6D' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt525_conv_4_w_new_V_1_0' to 'convDSPOpt525_conc7D' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ultra_net_mul_mul_11ns_18s_29_1_1' to 'ultra_net_mul_mulc8D' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'ultra_net_mul_mulbml': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ultra_net_mul_mulc8D': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convDSPOpt525'.
INFO: [HLS 200-111]  Elapsed time: 1.44 seconds; current allocated memory: 1.421 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv3x3_bn_act_DSPop_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_A' is changed to 'fifo_w32_d2_A_x2' due to conflict.
INFO: [SYN 201-210] Renamed object name 'start_for_convDSPOpt525_U0' to 'start_for_convDSPc9D' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv3x3_bn_act_DSPop_4'.
INFO: [HLS 200-111]  Elapsed time: 1.36 seconds; current allocated memory: 1.428 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'stream_in_row_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'stream_in_row_3'.
INFO: [HLS 200-111]  Elapsed time: 0.6 seconds; current allocated memory: 1.429 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'stream_out_data_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'ultra_net_mac_mulcyx': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'stream_out_data_4'.
INFO: [HLS 200-111]  Elapsed time: 0.53 seconds; current allocated memory: 1.430 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv3padding526715' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conv3padding526715_row_buffer_0_V' to 'conv3padding52671daE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv3padding526715_row_buffer_1_V' to 'conv3padding52671dbE' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv3padding526715'.
INFO: [HLS 200-111]  Elapsed time: 0.64 seconds; current allocated memory: 1.432 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convDSPOpt_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_3_conv_5_inc_new_V_0' to 'convDSPOpt_3_convdcE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_3_conv_5_bias_new_V_0' to 'convDSPOpt_3_convddE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_3_conv_5_inc_new_V_1' to 'convDSPOpt_3_convdeE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_3_conv_5_bias_new_V_1' to 'convDSPOpt_3_convdfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_3_conv_5_w_new_V_0_2' to 'convDSPOpt_3_convdgE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_3_conv_5_w_new_V_0_1' to 'convDSPOpt_3_convdhF' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_3_conv_5_w_new_V_0_0' to 'convDSPOpt_3_convdiF' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_3_conv_5_w_new_V_1_2' to 'convDSPOpt_3_convdjF' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_3_conv_5_w_new_V_1_1' to 'convDSPOpt_3_convdkF' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_3_conv_5_w_new_V_1_0' to 'convDSPOpt_3_convdlF' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'ultra_net_mul_mulbml': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ultra_net_mul_mulcUB': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convDSPOpt_3'.
INFO: [HLS 200-111]  Elapsed time: 1.5 seconds; current allocated memory: 1.436 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv3x3_bn_act_DSPop_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_A' is changed to 'fifo_w32_d2_A_x3' due to conflict.
INFO: [SYN 201-210] Renamed object name 'start_for_convDSPOpt_3_U0' to 'start_for_convDSPdmF' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv3x3_bn_act_DSPop_6'.
INFO: [HLS 200-111]  Elapsed time: 1.32 seconds; current allocated memory: 1.443 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv3padding527716' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conv3padding527716_row_buffer_0_V' to 'conv3padding52771dnG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv3padding527716_row_buffer_1_V' to 'conv3padding52771doG' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv3padding527716'.
INFO: [HLS 200-111]  Elapsed time: 0.68 seconds; current allocated memory: 1.444 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convDSPOpt_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_2_conv_6_inc_new_V_0' to 'convDSPOpt_2_convdpG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_2_conv_6_bias_new_V_0' to 'convDSPOpt_2_convdqG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_2_conv_6_inc_new_V_1' to 'convDSPOpt_2_convdrG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_2_conv_6_bias_new_V_1' to 'convDSPOpt_2_convdsG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_2_conv_6_w_new_V_0_2' to 'convDSPOpt_2_convdtH' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_2_conv_6_w_new_V_0_1' to 'convDSPOpt_2_convduH' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_2_conv_6_w_new_V_0_0' to 'convDSPOpt_2_convdvH' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_2_conv_6_w_new_V_1_2' to 'convDSPOpt_2_convdwH' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_2_conv_6_w_new_V_1_1' to 'convDSPOpt_2_convdxH' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_2_conv_6_w_new_V_1_0' to 'convDSPOpt_2_convdyH' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'ultra_net_mul_mulbml': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ultra_net_mul_mulc8D': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convDSPOpt_2'.
INFO: [HLS 200-111]  Elapsed time: 1.54 seconds; current allocated memory: 1.448 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv3x3_bn_act_DSPop_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_A' is changed to 'fifo_w32_d2_A_x4' due to conflict.
INFO: [SYN 201-210] Renamed object name 'start_for_convDSPOpt_2_U0' to 'start_for_convDSPdzI' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv3x3_bn_act_DSPop_5'.
INFO: [HLS 200-111]  Elapsed time: 1.44 seconds; current allocated memory: 1.455 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv3padding717' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conv3padding717_row_buffer_0_V' to 'conv3padding717_rdAI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv3padding717_row_buffer_1_V' to 'conv3padding717_rdBI' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv3padding717'.
INFO: [HLS 200-111]  Elapsed time: 0.73 seconds; current allocated memory: 1.456 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convDSPOpt_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_1_conv_7_inc_new_V_0' to 'convDSPOpt_1_convdCI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_1_conv_7_bias_new_V_0' to 'convDSPOpt_1_convdDI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_1_conv_7_inc_new_V_1' to 'convDSPOpt_1_convdEI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_1_conv_7_bias_new_V_1' to 'convDSPOpt_1_convdFJ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_1_conv_7_w_new_V_0_2' to 'convDSPOpt_1_convdGJ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_1_conv_7_w_new_V_0_1' to 'convDSPOpt_1_convdHJ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_1_conv_7_w_new_V_0_0' to 'convDSPOpt_1_convdIJ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_1_conv_7_w_new_V_1_2' to 'convDSPOpt_1_convdJJ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_1_conv_7_w_new_V_1_1' to 'convDSPOpt_1_convdKJ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_1_conv_7_w_new_V_1_0' to 'convDSPOpt_1_convdLJ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ultra_net_mul_mul_12ns_18s_30_1_1' to 'ultra_net_mul_muldMK' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'ultra_net_mul_mulbml': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ultra_net_mul_muldMK': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convDSPOpt_1'.
INFO: [HLS 200-111]  Elapsed time: 1.7 seconds; current allocated memory: 1.460 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv3x3_bn_act_DSPop_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_A' is changed to 'fifo_w32_d2_A_x5' due to conflict.
INFO: [SYN 201-210] Renamed object name 'start_for_convDSPOpt_1_U0' to 'start_for_convDSPdNK' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv3x3_bn_act_DSPop_3'.
INFO: [HLS 200-111]  Elapsed time: 1.43 seconds; current allocated memory: 1.467 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'streamInOneRowTwoPix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'streamInOneRowTwoPix'.
INFO: [HLS 200-111]  Elapsed time: 0.73 seconds; current allocated memory: 1.468 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'streamOutOneRowTwoPi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'streamOutOneRowTwoPi'.
INFO: [HLS 200-111]  Elapsed time: 0.69 seconds; current allocated memory: 1.469 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv1x1convert718' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conv1x1convert718_row_buffer_0_V' to 'conv1x1convert718dOK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv1x1convert718_row_buffer_1_V' to 'conv1x1convert718dPK' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv1x1convert718'.
INFO: [HLS 200-111]  Elapsed time: 0.86 seconds; current allocated memory: 1.471 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'simd_mac_DSP2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'ultra_net_ama_addmuladd_22s_8s_4ns_27ns_27_1_0' to 'ultra_net_ama_adddQK' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'ultra_net_ama_adddQK': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'simd_mac_DSP2'.
INFO: [HLS 200-111]  Elapsed time: 0.68 seconds; current allocated memory: 1.472 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv1x1DSP2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conv1x1DSP2_conv_8_bias_new_V_0' to 'conv1x1DSP2_conv_dRK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv1x1DSP2_conv_8_bias_new_V_1' to 'conv1x1DSP2_conv_dSL' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv1x1DSP2_conv_8_w_new_V_0' to 'conv1x1DSP2_conv_dTL' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv1x1DSP2_conv_8_w_new_V_1' to 'conv1x1DSP2_conv_dUL' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ultra_net_mul_14ns_32ns_45_2_1' to 'ultra_net_mul_14ndVL' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'ultra_net_mul_14ndVL': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv1x1DSP2'.
INFO: [HLS 200-111]  Elapsed time: 1.09 seconds; current allocated memory: 1.475 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv1x1_DSPopt' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_A' is changed to 'fifo_w32_d2_A_x6' due to conflict.
INFO: [SYN 201-210] Renamed object name 'start_for_conv1x1DSP2_U0' to 'start_for_conv1x1dWL' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv1x1_DSPopt'.
INFO: [HLS 200-111]  Elapsed time: 0.86 seconds; current allocated memory: 1.477 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddLast_3600u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'ultra_net_mul_32s_13ns_32_2_1' to 'ultra_net_mul_32sdXL' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'ultra_net_mul_32sdXL': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddLast_3600u_s'.
INFO: [HLS 200-111]  Elapsed time: 0.72 seconds; current allocated memory: 1.478 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'do_compute2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_A' is changed to 'fifo_w32_d2_A_x7' due to conflict.
INFO: [SYN 201-210] Renamed object name 'start_for_StreamingDataWidthCo_U0' to 'start_for_StreamidYM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_StreamingDataWidthCo_1_U0' to 'start_for_StreamidZM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_resize_batch_U0' to 'start_for_resize_d0M' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_conv3x3_l0_bn_act_DS_U0' to 'start_for_conv3x3d1M' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_max_pool2x2_3_U0' to 'start_for_max_pood2M' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_conv3x3_bn_act_DSPop_U0' to 'start_for_conv3x3d3M' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_max_pool2x2_U0' to 'start_for_max_pood4N' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_conv3x3_bn_act_DSPop_1_U0' to 'start_for_conv3x3d5N' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_max_pool2x2_1_U0' to 'start_for_max_pood6N' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_conv3x3_bn_act_DSPop_2_U0' to 'start_for_conv3x3d7N' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_max_pool2x2_2_U0' to 'start_for_max_pood8N' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_conv3x3_bn_act_DSPop_4_U0' to 'start_for_conv3x3d9N' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_conv3x3_bn_act_DSPop_6_U0' to 'start_for_conv3x3eaO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_conv3x3_bn_act_DSPop_5_U0' to 'start_for_conv3x3ebO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_conv3x3_bn_act_DSPop_3_U0' to 'start_for_conv3x3ecO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_conv1x1_DSPopt_U0' to 'start_for_conv1x1edO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_AddLast_3600u_U0' to 'start_for_AddLasteeO' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'do_compute2'.
INFO: [HLS 200-111]  Elapsed time: 0.78 seconds; current allocated memory: 1.481 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ultra_net' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'ultra_net/in_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ultra_net/in_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ultra_net/in_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ultra_net/out_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ultra_net/out_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ultra_net/out_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ultra_net/reps' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'ultra_net' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' and 'reps' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'ultra_net'.
INFO: [HLS 200-111]  Elapsed time: 3.84 seconds; current allocated memory: 1.488 GB.
INFO: [HLS 200-789] **** Estimated Fmax: 239.35 MHz
INFO: [RTMG 210-282] Generating pipelined core: 'ultra_net_mul_32sbkb_MulnS_0'
INFO: [RTMG 210-282] Generating pipelined core: 'ultra_net_mul_32scud_MulnS_1'
INFO: [RTMG 210-282] Generating pipelined core: 'ultra_net_mul_27njbC_MulnS_2'
INFO: [RTMG 210-282] Generating pipelined core: 'ultra_net_mul_20skbM_MulnS_3'
INFO: [RTMG 210-278] Implementing memory 'Resize_opr_lineardEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'Resize_opr_linearg8j_ram (RAM)' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'raw_img_data_stream_s_U(fifo_w8_d1024_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'raw_img_data_stream_1_U(fifo_w8_d1024_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'raw_img_data_stream_2_U(fifo_w8_d1024_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'resize_img_data_stre_U(fifo_w8_d1024_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'resize_img_data_stre_1_U(fifo_w8_d1024_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'resize_img_data_stre_2_U(fifo_w8_d1024_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Resize_mb6_U(start_for_Resize_mb6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_mat_to_ncg_U(start_for_mat_to_ncg)' using Shift Registers.
INFO: [RTMG 210-278] Implementing memory 'conv3padding_l071pcA_ram (RAM_S2P_BRAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_l0_conudo_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_l0_convdy_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_l0_conwdI_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_l0_conxdS_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_l0_conyd2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_l0_conzec_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_l0_conAem_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_l0_conBew_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_l0_conCeG_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_l0_conDeQ_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_l0_conEe0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_l0_conFfa_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_l0_conGfk_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_l0_conHfu_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_l0_conIfE_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_l0_conJfO_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_l0_conKfY_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_l0_conLf8_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_l0_conMgi_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_l0_conNgs_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_l0_conOgC_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_l0_conPgM_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_l0_conQgW_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_l0_conRg6_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_l0_conShg_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_l0_conThq_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_l0_conUhA_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_l0_conVhK_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_l0_conWhU_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_l0_conXh4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_l0_conYie_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_l0_conZio_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_l0_con0iy_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_l0_con1iI_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_l0_con2iS_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_l0_con3i2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_l0_con4jc_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_l0_con5jm_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_l0_con6jw_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_l0_con7jG_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_l0_con8jQ_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_l0_con9j0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_l0_conbak_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_l0_conbbk_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_l0_conbck_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_l0_conbdk_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_l0_conbek_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_l0_conbfk_rom' using distributed ROMs.
INFO: [RTMG 210-285] Implementing FIFO 'padding_out_V_V_U(fifo_w72_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'reps_c_i_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv_l0_out_V_V_U(fifo_w416_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'reps_c1_i_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_convDSPbhl_U(start_for_convDSPbhl)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_streamBbil_U(start_for_streamBbil)' using Shift Registers.
INFO: [RTMG 210-278] Implementing memory 'max_pool2x2_3_rowbjl_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'conv3padding711_rbll_ram (RAM_S2P_BRAM)' using block RAMs.
INFO: [RTMG 210-282] Generating pipelined core: 'ultra_net_mul_12nbHp_MulnS_4'
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_5_convbnm_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_5_convbom_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_5_convbpm_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_5_convbqm_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_5_convbrm_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_5_convbsm_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_5_convbtn_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_5_convbun_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_5_convbvn_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_5_convbwn_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_5_convbxn_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_5_convbyn_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_5_convbzo_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_5_convbAo_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_5_convbBo_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_5_convbCo_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_5_convbDo_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_5_convbEo_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_5_convbFp_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_5_convbGp_rom' using auto ROMs.
INFO: [RTMG 210-285] Implementing FIFO 'padding_out_V_V_U(fifo_w128_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'reps_c_i_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_convDSPbLp_U(start_for_convDSPbLp)' using Shift Registers.
INFO: [RTMG 210-278] Implementing memory 'max_pool2x2_row_sbMq_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'conv3padding712_rbOq_ram (RAM_S2P_BRAM)' using block RAMs.
INFO: [RTMG 210-282] Generating pipelined core: 'ultra_net_mul_13ncvx_MulnS_5'
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_4_convbRq_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_4_convbSr_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_4_convbTr_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_4_convbUr_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_4_convbVr_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_4_convbWr_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_4_convbXr_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_4_convbYs_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_4_convbZs_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_4_convb0s_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_4_convb1s_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_4_convb2s_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_4_convb3s_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_4_convb4t_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_4_convb5t_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_4_convb6t_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_4_convb7t_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_4_convb8t_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_4_convb9t_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_4_convcau_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_4_convcbu_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_4_convccu_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_4_convcdu_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_4_convceu_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_4_convcfu_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_4_convcgu_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_4_convchv_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_4_convciv_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_4_convcjv_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_4_convckv_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_4_convclv_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_4_convcmv_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_4_convcnw_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_4_convcow_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_4_convcpw_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_4_convcqw_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_4_convcrw_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_4_convcsw_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_4_convctx_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_4_convcux_rom' using auto ROMs.
INFO: [RTMG 210-285] Implementing FIFO 'padding_out_V_V_U(fifo_w64_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'reps_c_i_U(fifo_w32_d2_A_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_convDSPcwx_U(start_for_convDSPcwx)' using Shift Registers.
INFO: [RTMG 210-278] Implementing memory 'max_pool2x2_1_rowcxx_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'conv3padding713_rczy_ram (RAM_S2P_BRAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_conv_3cAy_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_conv_3cBy_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_conv_3cCy_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_conv_3cDy_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_conv_3cEy_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_conv_3cFz_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_conv_3cGz_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_conv_3cHz_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_conv_3cIz_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_conv_3cJz_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_conv_3cKz_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_conv_3cLz_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_conv_3cMA_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_conv_3cNA_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_conv_3cOA_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_conv_3cPA_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_conv_3cQA_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_conv_3cRA_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_conv_3cSB_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_conv_3cTB_rom' using auto ROMs.
INFO: [RTMG 210-285] Implementing FIFO 'padding_out_V_V_U(fifo_w64_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'reps_c_i_U(fifo_w32_d2_A_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_convDSPcVB_U(start_for_convDSPcVB)' using Shift Registers.
INFO: [RTMG 210-278] Implementing memory 'max_pool2x2_2_rowcWB_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'conv3padding714_rcXB_ram (RAM_S2P_BRAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt525_concYC_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt525_concZC_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt525_conc0C_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt525_conc1C_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt525_conc2C_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt525_conc3C_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt525_conc4D_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt525_conc5D_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt525_conc6D_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt525_conc7D_rom' using auto ROMs.
INFO: [RTMG 210-285] Implementing FIFO 'padding_out_V_V_U(fifo_w32_d2_A_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'reps_c_i_U(fifo_w32_d2_A_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_convDSPc9D_U(start_for_convDSPc9D)' using Shift Registers.
INFO: [RTMG 210-278] Implementing memory 'conv3padding52671daE_ram (RAM_S2P_BRAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_3_convdcE_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_3_convddE_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_3_convdeE_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_3_convdfE_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_3_convdgE_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_3_convdhF_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_3_convdiF_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_3_convdjF_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_3_convdkF_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_3_convdlF_rom' using auto ROMs.
INFO: [RTMG 210-285] Implementing FIFO 'padding_out_V_V_U(fifo_w32_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'reps_c_i_U(fifo_w32_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_convDSPdmF_U(start_for_convDSPdmF)' using Shift Registers.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_2_convdpG_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_2_convdqG_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_2_convdrG_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_2_convdsG_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_2_convdtH_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_2_convduH_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_2_convdvH_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_2_convdwH_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_2_convdxH_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_2_convdyH_rom' using auto ROMs.
INFO: [RTMG 210-285] Implementing FIFO 'padding_out_V_V_U(fifo_w32_d2_A_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'reps_c_i_U(fifo_w32_d2_A_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_convDSPdzI_U(start_for_convDSPdzI)' using Shift Registers.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_1_convdCI_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_1_convdDI_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_1_convdEI_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_1_convdFJ_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_1_convdGJ_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_1_convdHJ_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_1_convdIJ_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_1_convdJJ_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_1_convdKJ_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_1_convdLJ_rom' using auto ROMs.
INFO: [RTMG 210-285] Implementing FIFO 'padding_out_V_V_U(fifo_w32_d2_A_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'reps_c_i_U(fifo_w32_d2_A_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_convDSPdNK_U(start_for_convDSPdNK)' using Shift Registers.
INFO: [RTMG 210-278] Implementing memory 'conv1x1convert718dOK_ram (RAM_S2P_BRAM)' using block RAMs.
INFO: [RTMG 210-282] Generating pipelined core: 'ultra_net_mul_14ndVL_MulnS_6'
INFO: [RTMG 210-279] Implementing memory 'conv1x1DSP2_conv_dRK_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv1x1DSP2_conv_dSL_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv1x1DSP2_conv_dTL_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv1x1DSP2_conv_dUL_rom' using auto ROMs.
INFO: [RTMG 210-285] Implementing FIFO 'conv1in_V_V_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'reps_c_i_U(fifo_w32_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv1x1dWL_U(start_for_conv1x1dWL)' using Shift Registers.
INFO: [RTMG 210-282] Generating pipelined core: 'ultra_net_mul_32sdXL_MulnS_7'
INFO: [RTMG 210-285] Implementing FIFO 'in_stream_extract_V_s_U(fifo_w64_d1024_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'reps_c_U(fifo_w32_d2_A_x7)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream0_V_V_U(fifo_w192_d1024_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'reps_c1_U(fifo_w32_d2_A_x7)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream1_V_V_U(fifo_w24_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'reps_c2_U(fifo_w32_d2_A_x7)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream2_V_V_U(fifo_w24_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'reps_c3_U(fifo_w32_d2_A_x7)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv_0_out_V_V_U(fifo_w128_d128_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'reps_c4_U(fifo_w32_d2_A_x7)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'pool_0_out_V_V_U(fifo_w128_d128_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'reps_c5_U(fifo_w32_d2_A_x7)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv_1_out_V_V_U(fifo_w32_d128_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'reps_c6_U(fifo_w32_d2_A_x7)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'pool_1_out_V_V_U(fifo_w32_d128_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'reps_c7_U(fifo_w32_d2_A_x7)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv_2_out_V_V_U(fifo_w64_d128_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'reps_c8_U(fifo_w32_d2_A_x7)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'pool_2_out_V_V_U(fifo_w64_d128_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'reps_c9_U(fifo_w32_d2_A_x7)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv_3_out_V_V_U(fifo_w32_d128_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'reps_c10_U(fifo_w32_d2_A_x7)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'pool_3_out_V_V_U(fifo_w32_d128_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'reps_c11_U(fifo_w32_d2_A_x7)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv_4_out_V_V_U(fifo_w16_d128_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'reps_c12_U(fifo_w32_d2_A_x7)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv_5_out_V_V_U(fifo_w16_d128_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'reps_c13_U(fifo_w32_d2_A_x7)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv_6_out_V_V_U(fifo_w16_d128_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'reps_c14_U(fifo_w32_d2_A_x7)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv_7_out_V_V_U(fifo_w16_d128_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'reps_c15_U(fifo_w32_d2_A_x7)' using Shift Registers.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
