import "frisc/src/cpu/cpu.fil";

comp main<G:1> (
  clk:1,
  @[G,G+1] reset:1,
  @[G,G+1] instr:32
) -> (
  @[G,G+1] out:32,
  // @[G,G+1] rd:5,
  @[G,G+1] aluInA:32,
  @[G,G+1] aluInB:32,
  // @[G,G+1] rf_write:1,
  // @[G,G+1] rs1Data:32,
  // @[G,G+1] rs2Data:32
) {
  cpu := new cpu<G>(reset, instr);
  out = cpu.out;
  // rd = cpu.rd;
  aluInA = cpu.aluInA;
  aluInB = cpu.aluInB;
  // rf_write = cpu.rf_write;
  // rs1Data = cpu.rs1Data;
  // rs2Data = cpu.rs2Data;
}