sv xil_defaultlib "C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" --include "../../../../MIPS54_2022.srcs/sources_1/ip/ila_0/ila_v6_1_1/hdl/verilog" --include "../../../../MIPS54_2022.srcs/sources_1/ip/ila_0/ltlib_v1_0_0/hdl/verilog" --include "../../../../MIPS54_2022.srcs/sources_1/ip/ila_0/xsdbm_v1_1_3/hdl/verilog" --include "../../../../MIPS54_2022.srcs/sources_1/ip/ila_0/xsdbs_v1_0_2/hdl/verilog"
sv xil_defaultlib "C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_base.sv" --include "../../../../MIPS54_2022.srcs/sources_1/ip/ila_0/ila_v6_1_1/hdl/verilog" --include "../../../../MIPS54_2022.srcs/sources_1/ip/ila_0/ltlib_v1_0_0/hdl/verilog" --include "../../../../MIPS54_2022.srcs/sources_1/ip/ila_0/xsdbm_v1_1_3/hdl/verilog" --include "../../../../MIPS54_2022.srcs/sources_1/ip/ila_0/xsdbs_v1_0_2/hdl/verilog"
sv xil_defaultlib "C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_dpdistram.sv" --include "../../../../MIPS54_2022.srcs/sources_1/ip/ila_0/ila_v6_1_1/hdl/verilog" --include "../../../../MIPS54_2022.srcs/sources_1/ip/ila_0/ltlib_v1_0_0/hdl/verilog" --include "../../../../MIPS54_2022.srcs/sources_1/ip/ila_0/xsdbm_v1_1_3/hdl/verilog" --include "../../../../MIPS54_2022.srcs/sources_1/ip/ila_0/xsdbs_v1_0_2/hdl/verilog"
sv xil_defaultlib "C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_dprom.sv" --include "../../../../MIPS54_2022.srcs/sources_1/ip/ila_0/ila_v6_1_1/hdl/verilog" --include "../../../../MIPS54_2022.srcs/sources_1/ip/ila_0/ltlib_v1_0_0/hdl/verilog" --include "../../../../MIPS54_2022.srcs/sources_1/ip/ila_0/xsdbm_v1_1_3/hdl/verilog" --include "../../../../MIPS54_2022.srcs/sources_1/ip/ila_0/xsdbs_v1_0_2/hdl/verilog"
sv xil_defaultlib "C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_sdpram.sv" --include "../../../../MIPS54_2022.srcs/sources_1/ip/ila_0/ila_v6_1_1/hdl/verilog" --include "../../../../MIPS54_2022.srcs/sources_1/ip/ila_0/ltlib_v1_0_0/hdl/verilog" --include "../../../../MIPS54_2022.srcs/sources_1/ip/ila_0/xsdbm_v1_1_3/hdl/verilog" --include "../../../../MIPS54_2022.srcs/sources_1/ip/ila_0/xsdbs_v1_0_2/hdl/verilog"
sv xil_defaultlib "C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_spram.sv" --include "../../../../MIPS54_2022.srcs/sources_1/ip/ila_0/ila_v6_1_1/hdl/verilog" --include "../../../../MIPS54_2022.srcs/sources_1/ip/ila_0/ltlib_v1_0_0/hdl/verilog" --include "../../../../MIPS54_2022.srcs/sources_1/ip/ila_0/xsdbm_v1_1_3/hdl/verilog" --include "../../../../MIPS54_2022.srcs/sources_1/ip/ila_0/xsdbs_v1_0_2/hdl/verilog"
sv xil_defaultlib "C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_sprom.sv" --include "../../../../MIPS54_2022.srcs/sources_1/ip/ila_0/ila_v6_1_1/hdl/verilog" --include "../../../../MIPS54_2022.srcs/sources_1/ip/ila_0/ltlib_v1_0_0/hdl/verilog" --include "../../../../MIPS54_2022.srcs/sources_1/ip/ila_0/xsdbm_v1_1_3/hdl/verilog" --include "../../../../MIPS54_2022.srcs/sources_1/ip/ila_0/xsdbs_v1_0_2/hdl/verilog"
sv xil_defaultlib "C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_tdpram.sv" --include "../../../../MIPS54_2022.srcs/sources_1/ip/ila_0/ila_v6_1_1/hdl/verilog" --include "../../../../MIPS54_2022.srcs/sources_1/ip/ila_0/ltlib_v1_0_0/hdl/verilog" --include "../../../../MIPS54_2022.srcs/sources_1/ip/ila_0/xsdbm_v1_1_3/hdl/verilog" --include "../../../../MIPS54_2022.srcs/sources_1/ip/ila_0/xsdbs_v1_0_2/hdl/verilog"
verilog xil_defaultlib "../../../../MIPS54_2022.srcs/sources_1/ip/ila_0/sim/ila_0.v" --include "../../../../MIPS54_2022.srcs/sources_1/ip/ila_0/ila_v6_1_1/hdl/verilog" --include "../../../../MIPS54_2022.srcs/sources_1/ip/ila_0/ltlib_v1_0_0/hdl/verilog" --include "../../../../MIPS54_2022.srcs/sources_1/ip/ila_0/xsdbm_v1_1_3/hdl/verilog" --include "../../../../MIPS54_2022.srcs/sources_1/ip/ila_0/xsdbs_v1_0_2/hdl/verilog"

verilog xil_defaultlib "glbl.v"

nosort
