--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 1
-n 3 -fastpaths -xml Lab08_kjb5568_rjl5336.twx Lab08_kjb5568_rjl5336.ncd -o
Lab08_kjb5568_rjl5336.twr Lab08_kjb5568_rjl5336.pcf -ucf Nexys4_Master.ucf

Design file:              Lab08_kjb5568_rjl5336.ncd
Physical constraint file: Lab08_kjb5568_rjl5336.pcf
Device,package,speed:     xc7a100t,csg324,C,-1 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 8521 paths analyzed, 521 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.561ns.
--------------------------------------------------------------------------------

Paths for end point Inst_Image_Generator/ROMCounter/count_0 (SLICE_X80Y102.A1), 118 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.439ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_Image_Generator/horizontalCounter/count_3 (FF)
  Destination:          Inst_Image_Generator/ROMCounter/count_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.489ns (Levels of Logic = 4)
  Clock Path Skew:      -0.037ns (1.587 - 1.624)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_Image_Generator/horizontalCounter/count_3 to Inst_Image_Generator/ROMCounter/count_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y91.DQ      Tcko                  0.518   Inst_Image_Generator/horizontalCounter/count<3>
                                                       Inst_Image_Generator/horizontalCounter/count_3
    SLICE_X57Y92.A1      net (fanout=17)       0.875   Inst_Image_Generator/horizontalCounter/count<3>
    SLICE_X57Y92.A       Tilo                  0.124   Inst_Image_Generator/LeftAdder/genADDERS[7].FA0/Mxor_Sum_xo<0>1
                                                       Inst_Image_Generator/LeftAdder/genADDERS[9].FA0/Mxor_Sum_xo<0>11
    SLICE_X57Y92.C1      net (fanout=1)        0.665   Inst_Image_Generator/LeftAdder/genADDERS[9].FA0/Mxor_Sum_xo<0>1
    SLICE_X57Y92.C       Tilo                  0.124   Inst_Image_Generator/LeftAdder/genADDERS[7].FA0/Mxor_Sum_xo<0>1
                                                       Inst_Image_Generator/LeftAdder/genADDERS[9].FA0/Mxor_Sum_xo<0>1
    SLICE_X63Y101.A2     net (fanout=1)        1.437   Inst_Image_Generator/box_border_l<9>
    SLICE_X63Y101.AMUX   Topaa                 0.757   Inst_Image_Generator/borderleft/Mcompar_OUTPUT_cy<4>
                                                       Inst_Image_Generator/borderleft/Mcompar_OUTPUT_lutdi4
                                                       Inst_Image_Generator/borderleft/Mcompar_OUTPUT_cy<4>
    SLICE_X80Y102.A1     net (fanout=10)       1.942   Inst_Image_Generator/borderleft/Mcompar_OUTPUT_cy<4>
    SLICE_X80Y102.CLK    Tas                   0.047   Inst_Image_Generator/ROMCounter/count<3>
                                                       Inst_Image_Generator/ROMCounter/count_0_rstpot
                                                       Inst_Image_Generator/ROMCounter/count_0
    -------------------------------------------------  ---------------------------
    Total                                      6.489ns (1.570ns logic, 4.919ns route)
                                                       (24.2% logic, 75.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.459ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_Image_Generator/horizontalCounter/count_3 (FF)
  Destination:          Inst_Image_Generator/ROMCounter/count_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.469ns (Levels of Logic = 4)
  Clock Path Skew:      -0.037ns (1.587 - 1.624)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_Image_Generator/horizontalCounter/count_3 to Inst_Image_Generator/ROMCounter/count_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y91.DQ      Tcko                  0.518   Inst_Image_Generator/horizontalCounter/count<3>
                                                       Inst_Image_Generator/horizontalCounter/count_3
    SLICE_X57Y92.A1      net (fanout=17)       0.875   Inst_Image_Generator/horizontalCounter/count<3>
    SLICE_X57Y92.A       Tilo                  0.124   Inst_Image_Generator/LeftAdder/genADDERS[7].FA0/Mxor_Sum_xo<0>1
                                                       Inst_Image_Generator/LeftAdder/genADDERS[9].FA0/Mxor_Sum_xo<0>11
    SLICE_X57Y92.C1      net (fanout=1)        0.665   Inst_Image_Generator/LeftAdder/genADDERS[9].FA0/Mxor_Sum_xo<0>1
    SLICE_X57Y92.C       Tilo                  0.124   Inst_Image_Generator/LeftAdder/genADDERS[7].FA0/Mxor_Sum_xo<0>1
                                                       Inst_Image_Generator/LeftAdder/genADDERS[9].FA0/Mxor_Sum_xo<0>1
    SLICE_X63Y101.A2     net (fanout=1)        1.437   Inst_Image_Generator/box_border_l<9>
    SLICE_X63Y101.AMUX   Topaa                 0.737   Inst_Image_Generator/borderleft/Mcompar_OUTPUT_cy<4>
                                                       Inst_Image_Generator/borderleft/Mcompar_OUTPUT_lut<4>
                                                       Inst_Image_Generator/borderleft/Mcompar_OUTPUT_cy<4>
    SLICE_X80Y102.A1     net (fanout=10)       1.942   Inst_Image_Generator/borderleft/Mcompar_OUTPUT_cy<4>
    SLICE_X80Y102.CLK    Tas                   0.047   Inst_Image_Generator/ROMCounter/count<3>
                                                       Inst_Image_Generator/ROMCounter/count_0_rstpot
                                                       Inst_Image_Generator/ROMCounter/count_0
    -------------------------------------------------  ---------------------------
    Total                                      6.469ns (1.550ns logic, 4.919ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.480ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_Image_Generator/horizontalCounter/count_2 (FF)
  Destination:          Inst_Image_Generator/ROMCounter/count_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.448ns (Levels of Logic = 4)
  Clock Path Skew:      -0.037ns (1.587 - 1.624)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_Image_Generator/horizontalCounter/count_2 to Inst_Image_Generator/ROMCounter/count_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y91.CQ      Tcko                  0.518   Inst_Image_Generator/horizontalCounter/count<3>
                                                       Inst_Image_Generator/horizontalCounter/count_2
    SLICE_X65Y100.D1     net (fanout=19)       1.722   Inst_Image_Generator/horizontalCounter/count<2>
    SLICE_X65Y100.DMUX   Tilo                  0.357   Inst_Image_Generator/box_border_l<3>
                                                       Inst_Image_Generator/LeftAdder/genADDERS[4].FA0/Mxor_Sum_xo<0>1
    SLICE_X63Y100.C1     net (fanout=1)        0.820   Inst_Image_Generator/RightAdder/carry<5>
    SLICE_X63Y100.COUT   Topcyc                0.522   Inst_Image_Generator/borderleft/Mcompar_OUTPUT_cy<3>
                                                       Inst_Image_Generator/borderleft/Mcompar_OUTPUT_lut<2>
                                                       Inst_Image_Generator/borderleft/Mcompar_OUTPUT_cy<3>
    SLICE_X63Y101.CIN    net (fanout=1)        0.000   Inst_Image_Generator/borderleft/Mcompar_OUTPUT_cy<3>
    SLICE_X63Y101.AMUX   Tcina                 0.520   Inst_Image_Generator/borderleft/Mcompar_OUTPUT_cy<4>
                                                       Inst_Image_Generator/borderleft/Mcompar_OUTPUT_cy<4>
    SLICE_X80Y102.A1     net (fanout=10)       1.942   Inst_Image_Generator/borderleft/Mcompar_OUTPUT_cy<4>
    SLICE_X80Y102.CLK    Tas                   0.047   Inst_Image_Generator/ROMCounter/count<3>
                                                       Inst_Image_Generator/ROMCounter/count_0_rstpot
                                                       Inst_Image_Generator/ROMCounter/count_0
    -------------------------------------------------  ---------------------------
    Total                                      6.448ns (1.964ns logic, 4.484ns route)
                                                       (30.5% logic, 69.5% route)

--------------------------------------------------------------------------------

Paths for end point Inst_Image_Generator/ROMCounter/count_1 (SLICE_X80Y102.B1), 118 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.453ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_Image_Generator/horizontalCounter/count_3 (FF)
  Destination:          Inst_Image_Generator/ROMCounter/count_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.475ns (Levels of Logic = 4)
  Clock Path Skew:      -0.037ns (1.587 - 1.624)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_Image_Generator/horizontalCounter/count_3 to Inst_Image_Generator/ROMCounter/count_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y91.DQ      Tcko                  0.518   Inst_Image_Generator/horizontalCounter/count<3>
                                                       Inst_Image_Generator/horizontalCounter/count_3
    SLICE_X57Y92.A1      net (fanout=17)       0.875   Inst_Image_Generator/horizontalCounter/count<3>
    SLICE_X57Y92.A       Tilo                  0.124   Inst_Image_Generator/LeftAdder/genADDERS[7].FA0/Mxor_Sum_xo<0>1
                                                       Inst_Image_Generator/LeftAdder/genADDERS[9].FA0/Mxor_Sum_xo<0>11
    SLICE_X57Y92.C1      net (fanout=1)        0.665   Inst_Image_Generator/LeftAdder/genADDERS[9].FA0/Mxor_Sum_xo<0>1
    SLICE_X57Y92.C       Tilo                  0.124   Inst_Image_Generator/LeftAdder/genADDERS[7].FA0/Mxor_Sum_xo<0>1
                                                       Inst_Image_Generator/LeftAdder/genADDERS[9].FA0/Mxor_Sum_xo<0>1
    SLICE_X63Y101.A2     net (fanout=1)        1.437   Inst_Image_Generator/box_border_l<9>
    SLICE_X63Y101.AMUX   Topaa                 0.757   Inst_Image_Generator/borderleft/Mcompar_OUTPUT_cy<4>
                                                       Inst_Image_Generator/borderleft/Mcompar_OUTPUT_lutdi4
                                                       Inst_Image_Generator/borderleft/Mcompar_OUTPUT_cy<4>
    SLICE_X80Y102.B1     net (fanout=10)       1.932   Inst_Image_Generator/borderleft/Mcompar_OUTPUT_cy<4>
    SLICE_X80Y102.CLK    Tas                   0.043   Inst_Image_Generator/ROMCounter/count<3>
                                                       Inst_Image_Generator/ROMCounter/count_1_rstpot
                                                       Inst_Image_Generator/ROMCounter/count_1
    -------------------------------------------------  ---------------------------
    Total                                      6.475ns (1.566ns logic, 4.909ns route)
                                                       (24.2% logic, 75.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.473ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_Image_Generator/horizontalCounter/count_3 (FF)
  Destination:          Inst_Image_Generator/ROMCounter/count_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.455ns (Levels of Logic = 4)
  Clock Path Skew:      -0.037ns (1.587 - 1.624)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_Image_Generator/horizontalCounter/count_3 to Inst_Image_Generator/ROMCounter/count_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y91.DQ      Tcko                  0.518   Inst_Image_Generator/horizontalCounter/count<3>
                                                       Inst_Image_Generator/horizontalCounter/count_3
    SLICE_X57Y92.A1      net (fanout=17)       0.875   Inst_Image_Generator/horizontalCounter/count<3>
    SLICE_X57Y92.A       Tilo                  0.124   Inst_Image_Generator/LeftAdder/genADDERS[7].FA0/Mxor_Sum_xo<0>1
                                                       Inst_Image_Generator/LeftAdder/genADDERS[9].FA0/Mxor_Sum_xo<0>11
    SLICE_X57Y92.C1      net (fanout=1)        0.665   Inst_Image_Generator/LeftAdder/genADDERS[9].FA0/Mxor_Sum_xo<0>1
    SLICE_X57Y92.C       Tilo                  0.124   Inst_Image_Generator/LeftAdder/genADDERS[7].FA0/Mxor_Sum_xo<0>1
                                                       Inst_Image_Generator/LeftAdder/genADDERS[9].FA0/Mxor_Sum_xo<0>1
    SLICE_X63Y101.A2     net (fanout=1)        1.437   Inst_Image_Generator/box_border_l<9>
    SLICE_X63Y101.AMUX   Topaa                 0.737   Inst_Image_Generator/borderleft/Mcompar_OUTPUT_cy<4>
                                                       Inst_Image_Generator/borderleft/Mcompar_OUTPUT_lut<4>
                                                       Inst_Image_Generator/borderleft/Mcompar_OUTPUT_cy<4>
    SLICE_X80Y102.B1     net (fanout=10)       1.932   Inst_Image_Generator/borderleft/Mcompar_OUTPUT_cy<4>
    SLICE_X80Y102.CLK    Tas                   0.043   Inst_Image_Generator/ROMCounter/count<3>
                                                       Inst_Image_Generator/ROMCounter/count_1_rstpot
                                                       Inst_Image_Generator/ROMCounter/count_1
    -------------------------------------------------  ---------------------------
    Total                                      6.455ns (1.546ns logic, 4.909ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.494ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_Image_Generator/horizontalCounter/count_2 (FF)
  Destination:          Inst_Image_Generator/ROMCounter/count_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.434ns (Levels of Logic = 4)
  Clock Path Skew:      -0.037ns (1.587 - 1.624)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_Image_Generator/horizontalCounter/count_2 to Inst_Image_Generator/ROMCounter/count_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y91.CQ      Tcko                  0.518   Inst_Image_Generator/horizontalCounter/count<3>
                                                       Inst_Image_Generator/horizontalCounter/count_2
    SLICE_X65Y100.D1     net (fanout=19)       1.722   Inst_Image_Generator/horizontalCounter/count<2>
    SLICE_X65Y100.DMUX   Tilo                  0.357   Inst_Image_Generator/box_border_l<3>
                                                       Inst_Image_Generator/LeftAdder/genADDERS[4].FA0/Mxor_Sum_xo<0>1
    SLICE_X63Y100.C1     net (fanout=1)        0.820   Inst_Image_Generator/RightAdder/carry<5>
    SLICE_X63Y100.COUT   Topcyc                0.522   Inst_Image_Generator/borderleft/Mcompar_OUTPUT_cy<3>
                                                       Inst_Image_Generator/borderleft/Mcompar_OUTPUT_lut<2>
                                                       Inst_Image_Generator/borderleft/Mcompar_OUTPUT_cy<3>
    SLICE_X63Y101.CIN    net (fanout=1)        0.000   Inst_Image_Generator/borderleft/Mcompar_OUTPUT_cy<3>
    SLICE_X63Y101.AMUX   Tcina                 0.520   Inst_Image_Generator/borderleft/Mcompar_OUTPUT_cy<4>
                                                       Inst_Image_Generator/borderleft/Mcompar_OUTPUT_cy<4>
    SLICE_X80Y102.B1     net (fanout=10)       1.932   Inst_Image_Generator/borderleft/Mcompar_OUTPUT_cy<4>
    SLICE_X80Y102.CLK    Tas                   0.043   Inst_Image_Generator/ROMCounter/count<3>
                                                       Inst_Image_Generator/ROMCounter/count_1_rstpot
                                                       Inst_Image_Generator/ROMCounter/count_1
    -------------------------------------------------  ---------------------------
    Total                                      6.434ns (1.960ns logic, 4.474ns route)
                                                       (30.5% logic, 69.5% route)

--------------------------------------------------------------------------------

Paths for end point Inst_Image_Generator/ROMCounter/count_4 (SLICE_X79Y103.A1), 118 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.561ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_Image_Generator/horizontalCounter/count_3 (FF)
  Destination:          Inst_Image_Generator/ROMCounter/count_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.363ns (Levels of Logic = 4)
  Clock Path Skew:      -0.041ns (1.583 - 1.624)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_Image_Generator/horizontalCounter/count_3 to Inst_Image_Generator/ROMCounter/count_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y91.DQ      Tcko                  0.518   Inst_Image_Generator/horizontalCounter/count<3>
                                                       Inst_Image_Generator/horizontalCounter/count_3
    SLICE_X57Y92.A1      net (fanout=17)       0.875   Inst_Image_Generator/horizontalCounter/count<3>
    SLICE_X57Y92.A       Tilo                  0.124   Inst_Image_Generator/LeftAdder/genADDERS[7].FA0/Mxor_Sum_xo<0>1
                                                       Inst_Image_Generator/LeftAdder/genADDERS[9].FA0/Mxor_Sum_xo<0>11
    SLICE_X57Y92.C1      net (fanout=1)        0.665   Inst_Image_Generator/LeftAdder/genADDERS[9].FA0/Mxor_Sum_xo<0>1
    SLICE_X57Y92.C       Tilo                  0.124   Inst_Image_Generator/LeftAdder/genADDERS[7].FA0/Mxor_Sum_xo<0>1
                                                       Inst_Image_Generator/LeftAdder/genADDERS[9].FA0/Mxor_Sum_xo<0>1
    SLICE_X63Y101.A2     net (fanout=1)        1.437   Inst_Image_Generator/box_border_l<9>
    SLICE_X63Y101.AMUX   Topaa                 0.757   Inst_Image_Generator/borderleft/Mcompar_OUTPUT_cy<4>
                                                       Inst_Image_Generator/borderleft/Mcompar_OUTPUT_lutdi4
                                                       Inst_Image_Generator/borderleft/Mcompar_OUTPUT_cy<4>
    SLICE_X79Y103.A1     net (fanout=10)       1.768   Inst_Image_Generator/borderleft/Mcompar_OUTPUT_cy<4>
    SLICE_X79Y103.CLK    Tas                   0.095   Inst_Image_Generator/ROMCounter/count<7>
                                                       Inst_Image_Generator/ROMCounter/count_4_rstpot
                                                       Inst_Image_Generator/ROMCounter/count_4
    -------------------------------------------------  ---------------------------
    Total                                      6.363ns (1.618ns logic, 4.745ns route)
                                                       (25.4% logic, 74.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.581ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_Image_Generator/horizontalCounter/count_3 (FF)
  Destination:          Inst_Image_Generator/ROMCounter/count_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.343ns (Levels of Logic = 4)
  Clock Path Skew:      -0.041ns (1.583 - 1.624)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_Image_Generator/horizontalCounter/count_3 to Inst_Image_Generator/ROMCounter/count_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y91.DQ      Tcko                  0.518   Inst_Image_Generator/horizontalCounter/count<3>
                                                       Inst_Image_Generator/horizontalCounter/count_3
    SLICE_X57Y92.A1      net (fanout=17)       0.875   Inst_Image_Generator/horizontalCounter/count<3>
    SLICE_X57Y92.A       Tilo                  0.124   Inst_Image_Generator/LeftAdder/genADDERS[7].FA0/Mxor_Sum_xo<0>1
                                                       Inst_Image_Generator/LeftAdder/genADDERS[9].FA0/Mxor_Sum_xo<0>11
    SLICE_X57Y92.C1      net (fanout=1)        0.665   Inst_Image_Generator/LeftAdder/genADDERS[9].FA0/Mxor_Sum_xo<0>1
    SLICE_X57Y92.C       Tilo                  0.124   Inst_Image_Generator/LeftAdder/genADDERS[7].FA0/Mxor_Sum_xo<0>1
                                                       Inst_Image_Generator/LeftAdder/genADDERS[9].FA0/Mxor_Sum_xo<0>1
    SLICE_X63Y101.A2     net (fanout=1)        1.437   Inst_Image_Generator/box_border_l<9>
    SLICE_X63Y101.AMUX   Topaa                 0.737   Inst_Image_Generator/borderleft/Mcompar_OUTPUT_cy<4>
                                                       Inst_Image_Generator/borderleft/Mcompar_OUTPUT_lut<4>
                                                       Inst_Image_Generator/borderleft/Mcompar_OUTPUT_cy<4>
    SLICE_X79Y103.A1     net (fanout=10)       1.768   Inst_Image_Generator/borderleft/Mcompar_OUTPUT_cy<4>
    SLICE_X79Y103.CLK    Tas                   0.095   Inst_Image_Generator/ROMCounter/count<7>
                                                       Inst_Image_Generator/ROMCounter/count_4_rstpot
                                                       Inst_Image_Generator/ROMCounter/count_4
    -------------------------------------------------  ---------------------------
    Total                                      6.343ns (1.598ns logic, 4.745ns route)
                                                       (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.602ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_Image_Generator/horizontalCounter/count_2 (FF)
  Destination:          Inst_Image_Generator/ROMCounter/count_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.322ns (Levels of Logic = 4)
  Clock Path Skew:      -0.041ns (1.583 - 1.624)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_Image_Generator/horizontalCounter/count_2 to Inst_Image_Generator/ROMCounter/count_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y91.CQ      Tcko                  0.518   Inst_Image_Generator/horizontalCounter/count<3>
                                                       Inst_Image_Generator/horizontalCounter/count_2
    SLICE_X65Y100.D1     net (fanout=19)       1.722   Inst_Image_Generator/horizontalCounter/count<2>
    SLICE_X65Y100.DMUX   Tilo                  0.357   Inst_Image_Generator/box_border_l<3>
                                                       Inst_Image_Generator/LeftAdder/genADDERS[4].FA0/Mxor_Sum_xo<0>1
    SLICE_X63Y100.C1     net (fanout=1)        0.820   Inst_Image_Generator/RightAdder/carry<5>
    SLICE_X63Y100.COUT   Topcyc                0.522   Inst_Image_Generator/borderleft/Mcompar_OUTPUT_cy<3>
                                                       Inst_Image_Generator/borderleft/Mcompar_OUTPUT_lut<2>
                                                       Inst_Image_Generator/borderleft/Mcompar_OUTPUT_cy<3>
    SLICE_X63Y101.CIN    net (fanout=1)        0.000   Inst_Image_Generator/borderleft/Mcompar_OUTPUT_cy<3>
    SLICE_X63Y101.AMUX   Tcina                 0.520   Inst_Image_Generator/borderleft/Mcompar_OUTPUT_cy<4>
                                                       Inst_Image_Generator/borderleft/Mcompar_OUTPUT_cy<4>
    SLICE_X79Y103.A1     net (fanout=10)       1.768   Inst_Image_Generator/borderleft/Mcompar_OUTPUT_cy<4>
    SLICE_X79Y103.CLK    Tas                   0.095   Inst_Image_Generator/ROMCounter/count<7>
                                                       Inst_Image_Generator/ROMCounter/count_4_rstpot
                                                       Inst_Image_Generator/ROMCounter/count_4
    -------------------------------------------------  ---------------------------
    Total                                      6.322ns (2.012ns logic, 4.310ns route)
                                                       (31.8% logic, 68.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Inst_Image_Generator_CircROM/Mram_ADDRESS[8]_GND_148_o_wide_mux_0_OUT (RAMB18_X3Y41.ADDRARDADDR10), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.133ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_Image_Generator/ROMCounter/count_6 (FF)
  Destination:          Inst_Image_Generator_CircROM/Mram_ADDRESS[8]_GND_148_o_wide_mux_0_OUT (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.216ns (Levels of Logic = 0)
  Clock Path Skew:      0.083ns (0.390 - 0.307)
  Source Clock:         Clk_BUFGP rising at 10.000ns
  Destination Clock:    Clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_Image_Generator/ROMCounter/count_6 to Inst_Image_Generator_CircROM/Mram_ADDRESS[8]_GND_148_o_wide_mux_0_OUT
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X79Y103.CQ           Tcko                  0.141   Inst_Image_Generator/ROMCounter/count<7>
                                                             Inst_Image_Generator/ROMCounter/count_6
    RAMB18_X3Y41.ADDRARDADDR10 net (fanout=4)        0.258   Inst_Image_Generator/ROMCounter/count<6>
    RAMB18_X3Y41.CLKARDCLK     Trckc_ADDRA (-Th)     0.183   Inst_Image_Generator_CircROM/Mram_ADDRESS[8]_GND_148_o_wide_mux_0_OUT
                                                             Inst_Image_Generator_CircROM/Mram_ADDRESS[8]_GND_148_o_wide_mux_0_OUT
    -------------------------------------------------------  ---------------------------
    Total                                            0.216ns (-0.042ns logic, 0.258ns route)
                                                             (-19.4% logic, 119.4% route)

--------------------------------------------------------------------------------

Paths for end point Inst_Image_Generator_CircROM/Mram_ADDRESS[8]_GND_148_o_wide_mux_0_OUT (RAMB18_X3Y41.ADDRARDADDR11), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.135ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_Image_Generator/ROMCounter/count_7 (FF)
  Destination:          Inst_Image_Generator_CircROM/Mram_ADDRESS[8]_GND_148_o_wide_mux_0_OUT (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.218ns (Levels of Logic = 0)
  Clock Path Skew:      0.083ns (0.390 - 0.307)
  Source Clock:         Clk_BUFGP rising at 10.000ns
  Destination Clock:    Clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_Image_Generator/ROMCounter/count_7 to Inst_Image_Generator_CircROM/Mram_ADDRESS[8]_GND_148_o_wide_mux_0_OUT
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X79Y103.DQ           Tcko                  0.141   Inst_Image_Generator/ROMCounter/count<7>
                                                             Inst_Image_Generator/ROMCounter/count_7
    RAMB18_X3Y41.ADDRARDADDR11 net (fanout=4)        0.260   Inst_Image_Generator/ROMCounter/count<7>
    RAMB18_X3Y41.CLKARDCLK     Trckc_ADDRA (-Th)     0.183   Inst_Image_Generator_CircROM/Mram_ADDRESS[8]_GND_148_o_wide_mux_0_OUT
                                                             Inst_Image_Generator_CircROM/Mram_ADDRESS[8]_GND_148_o_wide_mux_0_OUT
    -------------------------------------------------------  ---------------------------
    Total                                            0.218ns (-0.042ns logic, 0.260ns route)
                                                             (-19.3% logic, 119.3% route)

--------------------------------------------------------------------------------

Paths for end point Inst_Image_Generator_CircROM/Mram_ADDRESS[8]_GND_148_o_wide_mux_0_OUT (RAMB18_X3Y41.ADDRARDADDR8), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.135ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_Image_Generator/ROMCounter/count_4 (FF)
  Destination:          Inst_Image_Generator_CircROM/Mram_ADDRESS[8]_GND_148_o_wide_mux_0_OUT (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.218ns (Levels of Logic = 0)
  Clock Path Skew:      0.083ns (0.390 - 0.307)
  Source Clock:         Clk_BUFGP rising at 10.000ns
  Destination Clock:    Clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_Image_Generator/ROMCounter/count_4 to Inst_Image_Generator_CircROM/Mram_ADDRESS[8]_GND_148_o_wide_mux_0_OUT
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    SLICE_X79Y103.AQ          Tcko                  0.141   Inst_Image_Generator/ROMCounter/count<7>
                                                            Inst_Image_Generator/ROMCounter/count_4
    RAMB18_X3Y41.ADDRARDADDR8 net (fanout=4)        0.260   Inst_Image_Generator/ROMCounter/count<4>
    RAMB18_X3Y41.CLKARDCLK    Trckc_ADDRA (-Th)     0.183   Inst_Image_Generator_CircROM/Mram_ADDRESS[8]_GND_148_o_wide_mux_0_OUT
                                                            Inst_Image_Generator_CircROM/Mram_ADDRESS[8]_GND_148_o_wide_mux_0_OUT
    ------------------------------------------------------  ---------------------------
    Total                                           0.218ns (-0.042ns logic, 0.260ns route)
                                                            (-19.3% logic, 119.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.424ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: Inst_Image_Generator_CircROM/Mram_ADDRESS[8]_GND_148_o_wide_mux_0_OUT/CLKARDCLK
  Logical resource: Inst_Image_Generator_CircROM/Mram_ADDRESS[8]_GND_148_o_wide_mux_0_OUT/CLKARDCLK
  Location pin: RAMB18_X3Y41.CLKARDCLK
  Clock network: Clk_BUFGP
--------------------------------------------------------------------------------
Slack: 7.845ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.155ns (464.037MHz) (Tbcper_I(Fmax))
  Physical resource: Clk_BUFGP/BUFG/I0
  Logical resource: Clk_BUFGP/BUFG/I0
  Location pin: BUFGCTRL_X0Y31.I0
  Clock network: Clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 8.040ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.980ns (Tmpw)
  Physical resource: Inst_Image_Generator/DB2/Flip2/Q/CLK
  Logical resource: Inst_Image_Generator/DB2/Flip2/Mshreg_Q/CLK
  Location pin: SLICE_X6Y66.CLK
  Clock network: Clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock Clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk            |    6.561|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 8521 paths, 0 nets, and 684 connections

Design statistics:
   Minimum period:   6.561ns{1}   (Maximum frequency: 152.416MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Dec 02 08:48:17 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 674 MB



