Analysis & Synthesis report for var_norm_calc
Sun Nov 15 02:26:09 2015
Quartus II 64-Bit Version 14.1.0 Build 186 12/03/2014 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis DSP Block Usage Summary
  9. Analysis & Synthesis IP Cores Summary
 10. General Register Statistics
 11. Source assignments for altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|dffpipe:a_delay
 12. Source assignments for altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[26]
 13. Source assignments for altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[25]
 14. Source assignments for altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[24]
 15. Source assignments for altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[23]
 16. Source assignments for altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[22]
 17. Source assignments for altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[21]
 18. Source assignments for altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[20]
 19. Source assignments for altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[19]
 20. Source assignments for altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[18]
 21. Source assignments for altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[17]
 22. Source assignments for altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[16]
 23. Source assignments for altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[15]
 24. Source assignments for altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[14]
 25. Source assignments for altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[13]
 26. Source assignments for altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[12]
 27. Source assignments for altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[11]
 28. Source assignments for altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[10]
 29. Source assignments for altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[9]
 30. Source assignments for altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[8]
 31. Source assignments for altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]
 32. Source assignments for altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[6]
 33. Source assignments for altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[5]
 34. Source assignments for altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[4]
 35. Source assignments for altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[3]
 36. Source assignments for altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[2]
 37. Source assignments for altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[1]
 38. Source assignments for altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[0]
 39. Source assignments for altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[26]
 40. Source assignments for altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[25]
 41. Source assignments for altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[24]
 42. Source assignments for altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[23]
 43. Source assignments for altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[22]
 44. Source assignments for altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[21]
 45. Source assignments for altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[20]
 46. Source assignments for altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[19]
 47. Source assignments for altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[18]
 48. Source assignments for altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[17]
 49. Source assignments for altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[16]
 50. Source assignments for altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[15]
 51. Source assignments for altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[14]
 52. Source assignments for altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[13]
 53. Source assignments for altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[12]
 54. Source assignments for altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[11]
 55. Source assignments for altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[10]
 56. Source assignments for altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[9]
 57. Source assignments for altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[8]
 58. Source assignments for altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]
 59. Source assignments for altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[6]
 60. Source assignments for altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[5]
 61. Source assignments for altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[4]
 62. Source assignments for altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[3]
 63. Source assignments for altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[2]
 64. Source assignments for altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[1]
 65. Source assignments for altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[0]
 66. Source assignments for altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|dffpipe:q_final_dff
 67. Source assignments for altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_final_dff
 68. Parameter Settings for User Entity Instance: lpm_add_unsign25bit_to_unsign25bitWithCarry:add0|lpm_add_sub:LPM_ADD_SUB_component
 69. Parameter Settings for User Entity Instance: lpm_add_unsign25bit_to_unsign25bitWithCarry:add1|lpm_add_sub:LPM_ADD_SUB_component
 70. Parameter Settings for User Entity Instance: lpm_sub_unsign26bit_to_unsign26bit:sub0|lpm_add_sub:LPM_ADD_SUB_component
 71. Parameter Settings for User Entity Instance: lpm_mult_unsign26bit_unsign26bit_to_unsign52bit:mult0|lpm_mult:lpm_mult_component
 72. Parameter Settings for User Entity Instance: lpm_add_unsign33bit_to_unsign33bitWithCarry:add2|lpm_add_sub:LPM_ADD_SUB_component
 73. Parameter Settings for User Entity Instance: lpm_add_unsign33bit_to_unsign33bitWithCarry:add3|lpm_add_sub:LPM_ADD_SUB_component
 74. Parameter Settings for User Entity Instance: lpm_sub_unsign34bit_to_unsign34bit:sub1|lpm_add_sub:LPM_ADD_SUB_component
 75. Parameter Settings for User Entity Instance: lpm_divide_unsign34bit_unsign10bit_to_unsign34bit:divide0|lpm_divide:LPM_DIVIDE_component
 76. Parameter Settings for User Entity Instance: lpm_sub_sign53bit_to_sign53bitWithBorrow:sub2|lpm_add_sub:LPM_ADD_SUB_component
 77. Parameter Settings for User Entity Instance: altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component
 78. lpm_mult Parameter Settings by Entity Instance
 79. Port Connectivity Checks: "altsqrt_unsign54bit_to_usign54bit:sqrt0"
 80. Port Connectivity Checks: "lpm_sub_sign53bit_to_sign53bitWithBorrow:sub2"
 81. Port Connectivity Checks: "lpm_divide_unsign34bit_unsign10bit_to_unsign34bit:divide0"
 82. Post-Synthesis Netlist Statistics for Top Partition
 83. Elapsed Time Per Partition
 84. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+---------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                    ;
+------------------------------------+--------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sun Nov 15 02:26:08 2015      ;
; Quartus II 64-Bit Version          ; 14.1.0 Build 186 12/03/2014 SJ Web Edition ;
; Revision Name                      ; var_norm_calc                              ;
; Top-level Entity Name              ; var_norm_calc                              ;
; Family                             ; Cyclone IV E                               ;
; Total logic elements               ; 1,388                                      ;
;     Total combinational functions  ; 1,388                                      ;
;     Dedicated logic registers      ; 0                                          ;
; Total registers                    ; 0                                          ;
; Total pins                         ; 259                                        ;
; Total virtual pins                 ; 0                                          ;
; Total memory bits                  ; 0                                          ;
; Embedded Multiplier 9-bit elements ; 7                                          ;
; Total PLLs                         ; 0                                          ;
+------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; var_norm_calc      ; var_norm_calc      ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                            ;
+-------------------------------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                      ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                                                                   ; Library ;
+-------------------------------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; lpm_sub_unsign26bit_to_unsign26bit.vhd                ; yes             ; User Wizard-Generated File   ; C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/var_norm_calc/lpm_sub_unsign26bit_to_unsign26bit.vhd                ;         ;
; lpm_add_unsign25bit_to_unsign25bitWithCarry.vhd       ; yes             ; User Wizard-Generated File   ; C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/var_norm_calc/lpm_add_unsign25bit_to_unsign25bitWithCarry.vhd       ;         ;
; var_norm_calc.vhd                                     ; yes             ; User VHDL File               ; C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/var_norm_calc/var_norm_calc.vhd                                     ;         ;
; lpm_mult_unsign26bit_unsign26bit_to_unsign52bit.vhd   ; yes             ; User Wizard-Generated File   ; C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/var_norm_calc/lpm_mult_unsign26bit_unsign26bit_to_unsign52bit.vhd   ;         ;
; lpm_add_unsign33bit_to_unsign33bitWithCarry.vhd       ; yes             ; User Wizard-Generated File   ; C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/var_norm_calc/lpm_add_unsign33bit_to_unsign33bitWithCarry.vhd       ;         ;
; lpm_sub_unsign34bit_to_unsign34bit.vhd                ; yes             ; User Wizard-Generated File   ; C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/var_norm_calc/lpm_sub_unsign34bit_to_unsign34bit.vhd                ;         ;
; lpm_divide_unsign34bit_unsign10bit_to_unsign34bit.vhd ; yes             ; User Wizard-Generated File   ; C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/var_norm_calc/lpm_divide_unsign34bit_unsign10bit_to_unsign34bit.vhd ;         ;
; lpm_sub_sign53bit_to_sign53bitWithBorrow.vhd          ; yes             ; User Wizard-Generated File   ; C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/var_norm_calc/lpm_sub_sign53bit_to_sign53bitWithBorrow.vhd          ;         ;
; altsqrt_unsign54bit_to_usign54bit.vhd                 ; yes             ; User Wizard-Generated File   ; C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/var_norm_calc/altsqrt_unsign54bit_to_usign54bit.vhd                 ;         ;
; lpm_add_sub.tdf                                       ; yes             ; Megafunction                 ; c:/altera/14.1/quartus/libraries/megafunctions/lpm_add_sub.tdf                                                                                 ;         ;
; addcore.inc                                           ; yes             ; Megafunction                 ; c:/altera/14.1/quartus/libraries/megafunctions/addcore.inc                                                                                     ;         ;
; look_add.inc                                          ; yes             ; Megafunction                 ; c:/altera/14.1/quartus/libraries/megafunctions/look_add.inc                                                                                    ;         ;
; bypassff.inc                                          ; yes             ; Megafunction                 ; c:/altera/14.1/quartus/libraries/megafunctions/bypassff.inc                                                                                    ;         ;
; altshift.inc                                          ; yes             ; Megafunction                 ; c:/altera/14.1/quartus/libraries/megafunctions/altshift.inc                                                                                    ;         ;
; alt_stratix_add_sub.inc                               ; yes             ; Megafunction                 ; c:/altera/14.1/quartus/libraries/megafunctions/alt_stratix_add_sub.inc                                                                         ;         ;
; aglobal141.inc                                        ; yes             ; Megafunction                 ; c:/altera/14.1/quartus/libraries/megafunctions/aglobal141.inc                                                                                  ;         ;
; db/add_sub_89i.tdf                                    ; yes             ; Auto-Generated Megafunction  ; C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/var_norm_calc/db/add_sub_89i.tdf                                    ;         ;
; db/add_sub_frh.tdf                                    ; yes             ; Auto-Generated Megafunction  ; C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/var_norm_calc/db/add_sub_frh.tdf                                    ;         ;
; lpm_mult.tdf                                          ; yes             ; Megafunction                 ; c:/altera/14.1/quartus/libraries/megafunctions/lpm_mult.tdf                                                                                    ;         ;
; lpm_add_sub.inc                                       ; yes             ; Megafunction                 ; c:/altera/14.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                                                                 ;         ;
; multcore.inc                                          ; yes             ; Megafunction                 ; c:/altera/14.1/quartus/libraries/megafunctions/multcore.inc                                                                                    ;         ;
; db/mult_sfn.tdf                                       ; yes             ; Auto-Generated Megafunction  ; C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/var_norm_calc/db/mult_sfn.tdf                                       ;         ;
; db/add_sub_79i.tdf                                    ; yes             ; Auto-Generated Megafunction  ; C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/var_norm_calc/db/add_sub_79i.tdf                                    ;         ;
; db/add_sub_erh.tdf                                    ; yes             ; Auto-Generated Megafunction  ; C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/var_norm_calc/db/add_sub_erh.tdf                                    ;         ;
; lpm_divide.tdf                                        ; yes             ; Megafunction                 ; c:/altera/14.1/quartus/libraries/megafunctions/lpm_divide.tdf                                                                                  ;         ;
; abs_divider.inc                                       ; yes             ; Megafunction                 ; c:/altera/14.1/quartus/libraries/megafunctions/abs_divider.inc                                                                                 ;         ;
; sign_div_unsign.inc                                   ; yes             ; Megafunction                 ; c:/altera/14.1/quartus/libraries/megafunctions/sign_div_unsign.inc                                                                             ;         ;
; db/lpm_divide_u2q.tdf                                 ; yes             ; Auto-Generated Megafunction  ; C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/var_norm_calc/db/lpm_divide_u2q.tdf                                 ;         ;
; db/sign_div_unsign_7nh.tdf                            ; yes             ; Auto-Generated Megafunction  ; C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/var_norm_calc/db/sign_div_unsign_7nh.tdf                            ;         ;
; db/alt_u_div_2af.tdf                                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/var_norm_calc/db/alt_u_div_2af.tdf                                  ;         ;
; db/add_sub_7pc.tdf                                    ; yes             ; Auto-Generated Megafunction  ; C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/var_norm_calc/db/add_sub_7pc.tdf                                    ;         ;
; db/add_sub_8pc.tdf                                    ; yes             ; Auto-Generated Megafunction  ; C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/var_norm_calc/db/add_sub_8pc.tdf                                    ;         ;
; db/add_sub_aai.tdf                                    ; yes             ; Auto-Generated Megafunction  ; C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/var_norm_calc/db/add_sub_aai.tdf                                    ;         ;
; altsqrt.tdf                                           ; yes             ; Megafunction                 ; c:/altera/14.1/quartus/libraries/megafunctions/altsqrt.tdf                                                                                     ;         ;
; dffpipe.inc                                           ; yes             ; Megafunction                 ; c:/altera/14.1/quartus/libraries/megafunctions/dffpipe.inc                                                                                     ;         ;
; db/add_sub_1rc.tdf                                    ; yes             ; Auto-Generated Megafunction  ; C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/var_norm_calc/db/add_sub_1rc.tdf                                    ;         ;
; db/add_sub_0rc.tdf                                    ; yes             ; Auto-Generated Megafunction  ; C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/var_norm_calc/db/add_sub_0rc.tdf                                    ;         ;
; db/add_sub_vqc.tdf                                    ; yes             ; Auto-Generated Megafunction  ; C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/var_norm_calc/db/add_sub_vqc.tdf                                    ;         ;
; db/add_sub_uqc.tdf                                    ; yes             ; Auto-Generated Megafunction  ; C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/var_norm_calc/db/add_sub_uqc.tdf                                    ;         ;
; db/add_sub_tqc.tdf                                    ; yes             ; Auto-Generated Megafunction  ; C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/var_norm_calc/db/add_sub_tqc.tdf                                    ;         ;
; db/add_sub_sqc.tdf                                    ; yes             ; Auto-Generated Megafunction  ; C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/var_norm_calc/db/add_sub_sqc.tdf                                    ;         ;
; db/add_sub_rqc.tdf                                    ; yes             ; Auto-Generated Megafunction  ; C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/var_norm_calc/db/add_sub_rqc.tdf                                    ;         ;
; db/add_sub_qqc.tdf                                    ; yes             ; Auto-Generated Megafunction  ; C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/var_norm_calc/db/add_sub_qqc.tdf                                    ;         ;
; db/add_sub_pqc.tdf                                    ; yes             ; Auto-Generated Megafunction  ; C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/var_norm_calc/db/add_sub_pqc.tdf                                    ;         ;
; db/add_sub_oqc.tdf                                    ; yes             ; Auto-Generated Megafunction  ; C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/var_norm_calc/db/add_sub_oqc.tdf                                    ;         ;
; db/add_sub_2rc.tdf                                    ; yes             ; Auto-Generated Megafunction  ; C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/var_norm_calc/db/add_sub_2rc.tdf                                    ;         ;
; db/add_sub_3rc.tdf                                    ; yes             ; Auto-Generated Megafunction  ; C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/var_norm_calc/db/add_sub_3rc.tdf                                    ;         ;
; db/add_sub_4rc.tdf                                    ; yes             ; Auto-Generated Megafunction  ; C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/var_norm_calc/db/add_sub_4rc.tdf                                    ;         ;
; db/add_sub_5rc.tdf                                    ; yes             ; Auto-Generated Megafunction  ; C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/var_norm_calc/db/add_sub_5rc.tdf                                    ;         ;
; db/add_sub_6rc.tdf                                    ; yes             ; Auto-Generated Megafunction  ; C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/var_norm_calc/db/add_sub_6rc.tdf                                    ;         ;
; db/add_sub_7rc.tdf                                    ; yes             ; Auto-Generated Megafunction  ; C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/var_norm_calc/db/add_sub_7rc.tdf                                    ;         ;
; db/add_sub_8rc.tdf                                    ; yes             ; Auto-Generated Megafunction  ; C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/var_norm_calc/db/add_sub_8rc.tdf                                    ;         ;
; db/add_sub_9rc.tdf                                    ; yes             ; Auto-Generated Megafunction  ; C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/var_norm_calc/db/add_sub_9rc.tdf                                    ;         ;
; db/add_sub_arc.tdf                                    ; yes             ; Auto-Generated Megafunction  ; C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/var_norm_calc/db/add_sub_arc.tdf                                    ;         ;
; db/add_sub_nqc.tdf                                    ; yes             ; Auto-Generated Megafunction  ; C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/var_norm_calc/db/add_sub_nqc.tdf                                    ;         ;
; db/add_sub_fpc.tdf                                    ; yes             ; Auto-Generated Megafunction  ; C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/var_norm_calc/db/add_sub_fpc.tdf                                    ;         ;
; db/add_sub_epc.tdf                                    ; yes             ; Auto-Generated Megafunction  ; C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/var_norm_calc/db/add_sub_epc.tdf                                    ;         ;
; db/add_sub_dpc.tdf                                    ; yes             ; Auto-Generated Megafunction  ; C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/var_norm_calc/db/add_sub_dpc.tdf                                    ;         ;
; db/add_sub_cpc.tdf                                    ; yes             ; Auto-Generated Megafunction  ; C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/var_norm_calc/db/add_sub_cpc.tdf                                    ;         ;
; db/add_sub_bpc.tdf                                    ; yes             ; Auto-Generated Megafunction  ; C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/var_norm_calc/db/add_sub_bpc.tdf                                    ;         ;
; db/add_sub_apc.tdf                                    ; yes             ; Auto-Generated Megafunction  ; C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/var_norm_calc/db/add_sub_apc.tdf                                    ;         ;
; dffpipe.tdf                                           ; yes             ; Megafunction                 ; c:/altera/14.1/quartus/libraries/megafunctions/dffpipe.tdf                                                                                     ;         ;
+-------------------------------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                                                       ;
+---------------------------------------------+---------------------------------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                                               ;
+---------------------------------------------+---------------------------------------------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 1,388                                                                                                               ;
;                                             ;                                                                                                                     ;
; Total combinational functions               ; 1388                                                                                                                ;
; Logic element usage by number of LUT inputs ;                                                                                                                     ;
;     -- 4 input functions                    ; 0                                                                                                                   ;
;     -- 3 input functions                    ; 1073                                                                                                                ;
;     -- <=2 input functions                  ; 315                                                                                                                 ;
;                                             ;                                                                                                                     ;
; Logic elements by mode                      ;                                                                                                                     ;
;     -- normal mode                          ; 555                                                                                                                 ;
;     -- arithmetic mode                      ; 833                                                                                                                 ;
;                                             ;                                                                                                                     ;
; Total registers                             ; 0                                                                                                                   ;
;     -- Dedicated logic registers            ; 0                                                                                                                   ;
;     -- I/O registers                        ; 0                                                                                                                   ;
;                                             ;                                                                                                                     ;
; I/O pins                                    ; 259                                                                                                                 ;
;                                             ;                                                                                                                     ;
; Embedded Multiplier 9-bit elements          ; 7                                                                                                                   ;
;                                             ;                                                                                                                     ;
; Maximum fan-out node                        ; lpm_sub_sign53bit_to_sign53bitWithBorrow:sub2|lpm_add_sub:LPM_ADD_SUB_component|add_sub_aai:auto_generated|op_1~104 ;
; Maximum fan-out                             ; 53                                                                                                                  ;
; Total fan-out                               ; 4103                                                                                                                ;
; Average fan-out                             ; 2.14                                                                                                                ;
+---------------------------------------------+---------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                  ;
+----------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                     ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                      ; Library Name ;
+----------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |var_norm_calc                                                 ; 1388 (24)         ; 0 (0)        ; 0           ; 7            ; 1       ; 3         ; 259  ; 0            ; |var_norm_calc                                                                                                                                                                           ; work         ;
;    |altsqrt_unsign54bit_to_usign54bit:sqrt0|                   ; 825 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |var_norm_calc|altsqrt_unsign54bit_to_usign54bit:sqrt0                                                                                                                                   ; work         ;
;       |altsqrt:ALTSQRT_component|                              ; 825 (374)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |var_norm_calc|altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component                                                                                                         ; work         ;
;          |lpm_add_sub:subtractors[10]|                         ; 14 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |var_norm_calc|altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[10]                                                                             ; work         ;
;             |add_sub_8rc:auto_generated|                       ; 14 (14)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |var_norm_calc|altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[10]|add_sub_8rc:auto_generated                                                  ; work         ;
;          |lpm_add_sub:subtractors[11]|                         ; 15 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |var_norm_calc|altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[11]                                                                             ; work         ;
;             |add_sub_7rc:auto_generated|                       ; 15 (15)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |var_norm_calc|altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[11]|add_sub_7rc:auto_generated                                                  ; work         ;
;          |lpm_add_sub:subtractors[12]|                         ; 16 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |var_norm_calc|altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[12]                                                                             ; work         ;
;             |add_sub_6rc:auto_generated|                       ; 16 (16)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |var_norm_calc|altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[12]|add_sub_6rc:auto_generated                                                  ; work         ;
;          |lpm_add_sub:subtractors[13]|                         ; 17 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |var_norm_calc|altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[13]                                                                             ; work         ;
;             |add_sub_5rc:auto_generated|                       ; 17 (17)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |var_norm_calc|altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[13]|add_sub_5rc:auto_generated                                                  ; work         ;
;          |lpm_add_sub:subtractors[14]|                         ; 18 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |var_norm_calc|altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[14]                                                                             ; work         ;
;             |add_sub_4rc:auto_generated|                       ; 18 (18)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |var_norm_calc|altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[14]|add_sub_4rc:auto_generated                                                  ; work         ;
;          |lpm_add_sub:subtractors[15]|                         ; 19 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |var_norm_calc|altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[15]                                                                             ; work         ;
;             |add_sub_3rc:auto_generated|                       ; 19 (19)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |var_norm_calc|altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[15]|add_sub_3rc:auto_generated                                                  ; work         ;
;          |lpm_add_sub:subtractors[16]|                         ; 20 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |var_norm_calc|altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[16]                                                                             ; work         ;
;             |add_sub_2rc:auto_generated|                       ; 20 (20)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |var_norm_calc|altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[16]|add_sub_2rc:auto_generated                                                  ; work         ;
;          |lpm_add_sub:subtractors[17]|                         ; 21 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |var_norm_calc|altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[17]                                                                             ; work         ;
;             |add_sub_oqc:auto_generated|                       ; 21 (21)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |var_norm_calc|altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[17]|add_sub_oqc:auto_generated                                                  ; work         ;
;          |lpm_add_sub:subtractors[18]|                         ; 22 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |var_norm_calc|altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[18]                                                                             ; work         ;
;             |add_sub_pqc:auto_generated|                       ; 22 (22)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |var_norm_calc|altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[18]|add_sub_pqc:auto_generated                                                  ; work         ;
;          |lpm_add_sub:subtractors[19]|                         ; 23 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |var_norm_calc|altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[19]                                                                             ; work         ;
;             |add_sub_qqc:auto_generated|                       ; 23 (23)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |var_norm_calc|altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[19]|add_sub_qqc:auto_generated                                                  ; work         ;
;          |lpm_add_sub:subtractors[1]|                          ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |var_norm_calc|altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[1]                                                                              ; work         ;
;             |add_sub_apc:auto_generated|                       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |var_norm_calc|altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[1]|add_sub_apc:auto_generated                                                   ; work         ;
;          |lpm_add_sub:subtractors[20]|                         ; 24 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |var_norm_calc|altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[20]                                                                             ; work         ;
;             |add_sub_rqc:auto_generated|                       ; 24 (24)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |var_norm_calc|altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[20]|add_sub_rqc:auto_generated                                                  ; work         ;
;          |lpm_add_sub:subtractors[21]|                         ; 25 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |var_norm_calc|altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[21]                                                                             ; work         ;
;             |add_sub_sqc:auto_generated|                       ; 25 (25)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |var_norm_calc|altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[21]|add_sub_sqc:auto_generated                                                  ; work         ;
;          |lpm_add_sub:subtractors[22]|                         ; 26 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |var_norm_calc|altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[22]                                                                             ; work         ;
;             |add_sub_tqc:auto_generated|                       ; 26 (26)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |var_norm_calc|altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[22]|add_sub_tqc:auto_generated                                                  ; work         ;
;          |lpm_add_sub:subtractors[23]|                         ; 27 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |var_norm_calc|altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[23]                                                                             ; work         ;
;             |add_sub_uqc:auto_generated|                       ; 27 (27)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |var_norm_calc|altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[23]|add_sub_uqc:auto_generated                                                  ; work         ;
;          |lpm_add_sub:subtractors[24]|                         ; 28 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |var_norm_calc|altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[24]                                                                             ; work         ;
;             |add_sub_vqc:auto_generated|                       ; 28 (28)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |var_norm_calc|altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[24]|add_sub_vqc:auto_generated                                                  ; work         ;
;          |lpm_add_sub:subtractors[25]|                         ; 29 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |var_norm_calc|altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[25]                                                                             ; work         ;
;             |add_sub_0rc:auto_generated|                       ; 29 (29)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |var_norm_calc|altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[25]|add_sub_0rc:auto_generated                                                  ; work         ;
;          |lpm_add_sub:subtractors[26]|                         ; 31 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |var_norm_calc|altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[26]                                                                             ; work         ;
;             |add_sub_1rc:auto_generated|                       ; 31 (31)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |var_norm_calc|altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[26]|add_sub_1rc:auto_generated                                                  ; work         ;
;          |lpm_add_sub:subtractors[2]|                          ; 5 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |var_norm_calc|altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[2]                                                                              ; work         ;
;             |add_sub_bpc:auto_generated|                       ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |var_norm_calc|altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[2]|add_sub_bpc:auto_generated                                                   ; work         ;
;          |lpm_add_sub:subtractors[3]|                          ; 7 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |var_norm_calc|altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[3]                                                                              ; work         ;
;             |add_sub_cpc:auto_generated|                       ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |var_norm_calc|altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[3]|add_sub_cpc:auto_generated                                                   ; work         ;
;          |lpm_add_sub:subtractors[4]|                          ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |var_norm_calc|altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[4]                                                                              ; work         ;
;             |add_sub_dpc:auto_generated|                       ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |var_norm_calc|altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[4]|add_sub_dpc:auto_generated                                                   ; work         ;
;          |lpm_add_sub:subtractors[5]|                          ; 9 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |var_norm_calc|altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[5]                                                                              ; work         ;
;             |add_sub_epc:auto_generated|                       ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |var_norm_calc|altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[5]|add_sub_epc:auto_generated                                                   ; work         ;
;          |lpm_add_sub:subtractors[6]|                          ; 10 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |var_norm_calc|altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[6]                                                                              ; work         ;
;             |add_sub_fpc:auto_generated|                       ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |var_norm_calc|altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[6]|add_sub_fpc:auto_generated                                                   ; work         ;
;          |lpm_add_sub:subtractors[7]|                          ; 11 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |var_norm_calc|altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[7]                                                                              ; work         ;
;             |add_sub_nqc:auto_generated|                       ; 11 (11)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |var_norm_calc|altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[7]|add_sub_nqc:auto_generated                                                   ; work         ;
;          |lpm_add_sub:subtractors[8]|                          ; 12 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |var_norm_calc|altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[8]                                                                              ; work         ;
;             |add_sub_arc:auto_generated|                       ; 12 (12)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |var_norm_calc|altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[8]|add_sub_arc:auto_generated                                                   ; work         ;
;          |lpm_add_sub:subtractors[9]|                          ; 13 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |var_norm_calc|altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[9]                                                                              ; work         ;
;             |add_sub_9rc:auto_generated|                       ; 13 (13)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |var_norm_calc|altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[9]|add_sub_9rc:auto_generated                                                   ; work         ;
;    |lpm_add_unsign25bit_to_unsign25bitWithCarry:add0|          ; 26 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |var_norm_calc|lpm_add_unsign25bit_to_unsign25bitWithCarry:add0                                                                                                                          ; work         ;
;       |lpm_add_sub:LPM_ADD_SUB_component|                      ; 26 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |var_norm_calc|lpm_add_unsign25bit_to_unsign25bitWithCarry:add0|lpm_add_sub:LPM_ADD_SUB_component                                                                                        ; work         ;
;          |add_sub_89i:auto_generated|                          ; 26 (26)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |var_norm_calc|lpm_add_unsign25bit_to_unsign25bitWithCarry:add0|lpm_add_sub:LPM_ADD_SUB_component|add_sub_89i:auto_generated                                                             ; work         ;
;    |lpm_add_unsign25bit_to_unsign25bitWithCarry:add1|          ; 26 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |var_norm_calc|lpm_add_unsign25bit_to_unsign25bitWithCarry:add1                                                                                                                          ; work         ;
;       |lpm_add_sub:LPM_ADD_SUB_component|                      ; 26 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |var_norm_calc|lpm_add_unsign25bit_to_unsign25bitWithCarry:add1|lpm_add_sub:LPM_ADD_SUB_component                                                                                        ; work         ;
;          |add_sub_89i:auto_generated|                          ; 26 (26)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |var_norm_calc|lpm_add_unsign25bit_to_unsign25bitWithCarry:add1|lpm_add_sub:LPM_ADD_SUB_component|add_sub_89i:auto_generated                                                             ; work         ;
;    |lpm_add_unsign33bit_to_unsign33bitWithCarry:add2|          ; 34 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |var_norm_calc|lpm_add_unsign33bit_to_unsign33bitWithCarry:add2                                                                                                                          ; work         ;
;       |lpm_add_sub:LPM_ADD_SUB_component|                      ; 34 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |var_norm_calc|lpm_add_unsign33bit_to_unsign33bitWithCarry:add2|lpm_add_sub:LPM_ADD_SUB_component                                                                                        ; work         ;
;          |add_sub_79i:auto_generated|                          ; 34 (34)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |var_norm_calc|lpm_add_unsign33bit_to_unsign33bitWithCarry:add2|lpm_add_sub:LPM_ADD_SUB_component|add_sub_79i:auto_generated                                                             ; work         ;
;    |lpm_add_unsign33bit_to_unsign33bitWithCarry:add3|          ; 34 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |var_norm_calc|lpm_add_unsign33bit_to_unsign33bitWithCarry:add3                                                                                                                          ; work         ;
;       |lpm_add_sub:LPM_ADD_SUB_component|                      ; 34 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |var_norm_calc|lpm_add_unsign33bit_to_unsign33bitWithCarry:add3|lpm_add_sub:LPM_ADD_SUB_component                                                                                        ; work         ;
;          |add_sub_79i:auto_generated|                          ; 34 (34)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |var_norm_calc|lpm_add_unsign33bit_to_unsign33bitWithCarry:add3|lpm_add_sub:LPM_ADD_SUB_component|add_sub_79i:auto_generated                                                             ; work         ;
;    |lpm_divide_unsign34bit_unsign10bit_to_unsign34bit:divide0| ; 245 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |var_norm_calc|lpm_divide_unsign34bit_unsign10bit_to_unsign34bit:divide0                                                                                                                 ; work         ;
;       |lpm_divide:LPM_DIVIDE_component|                        ; 245 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |var_norm_calc|lpm_divide_unsign34bit_unsign10bit_to_unsign34bit:divide0|lpm_divide:LPM_DIVIDE_component                                                                                 ; work         ;
;          |lpm_divide_u2q:auto_generated|                       ; 245 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |var_norm_calc|lpm_divide_unsign34bit_unsign10bit_to_unsign34bit:divide0|lpm_divide:LPM_DIVIDE_component|lpm_divide_u2q:auto_generated                                                   ; work         ;
;             |sign_div_unsign_7nh:divider|                      ; 245 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |var_norm_calc|lpm_divide_unsign34bit_unsign10bit_to_unsign34bit:divide0|lpm_divide:LPM_DIVIDE_component|lpm_divide_u2q:auto_generated|sign_div_unsign_7nh:divider                       ; work         ;
;                |alt_u_div_2af:divider|                         ; 245 (245)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |var_norm_calc|lpm_divide_unsign34bit_unsign10bit_to_unsign34bit:divide0|lpm_divide:LPM_DIVIDE_component|lpm_divide_u2q:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider ; work         ;
;    |lpm_mult_unsign26bit_unsign26bit_to_unsign52bit:mult0|     ; 61 (0)            ; 0 (0)        ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |var_norm_calc|lpm_mult_unsign26bit_unsign26bit_to_unsign52bit:mult0                                                                                                                     ; work         ;
;       |lpm_mult:lpm_mult_component|                            ; 61 (0)            ; 0 (0)        ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |var_norm_calc|lpm_mult_unsign26bit_unsign26bit_to_unsign52bit:mult0|lpm_mult:lpm_mult_component                                                                                         ; work         ;
;          |mult_sfn:auto_generated|                             ; 61 (61)           ; 0 (0)        ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |var_norm_calc|lpm_mult_unsign26bit_unsign26bit_to_unsign52bit:mult0|lpm_mult:lpm_mult_component|mult_sfn:auto_generated                                                                 ; work         ;
;    |lpm_sub_sign53bit_to_sign53bitWithBorrow:sub2|             ; 53 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |var_norm_calc|lpm_sub_sign53bit_to_sign53bitWithBorrow:sub2                                                                                                                             ; work         ;
;       |lpm_add_sub:LPM_ADD_SUB_component|                      ; 53 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |var_norm_calc|lpm_sub_sign53bit_to_sign53bitWithBorrow:sub2|lpm_add_sub:LPM_ADD_SUB_component                                                                                           ; work         ;
;          |add_sub_aai:auto_generated|                          ; 53 (53)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |var_norm_calc|lpm_sub_sign53bit_to_sign53bitWithBorrow:sub2|lpm_add_sub:LPM_ADD_SUB_component|add_sub_aai:auto_generated                                                                ; work         ;
;    |lpm_sub_unsign26bit_to_unsign26bit:sub0|                   ; 26 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |var_norm_calc|lpm_sub_unsign26bit_to_unsign26bit:sub0                                                                                                                                   ; work         ;
;       |lpm_add_sub:LPM_ADD_SUB_component|                      ; 26 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |var_norm_calc|lpm_sub_unsign26bit_to_unsign26bit:sub0|lpm_add_sub:LPM_ADD_SUB_component                                                                                                 ; work         ;
;          |add_sub_frh:auto_generated|                          ; 26 (26)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |var_norm_calc|lpm_sub_unsign26bit_to_unsign26bit:sub0|lpm_add_sub:LPM_ADD_SUB_component|add_sub_frh:auto_generated                                                                      ; work         ;
;    |lpm_sub_unsign34bit_to_unsign34bit:sub1|                   ; 34 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |var_norm_calc|lpm_sub_unsign34bit_to_unsign34bit:sub1                                                                                                                                   ; work         ;
;       |lpm_add_sub:LPM_ADD_SUB_component|                      ; 34 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |var_norm_calc|lpm_sub_unsign34bit_to_unsign34bit:sub1|lpm_add_sub:LPM_ADD_SUB_component                                                                                                 ; work         ;
;          |add_sub_erh:auto_generated|                          ; 34 (34)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |var_norm_calc|lpm_sub_unsign34bit_to_unsign34bit:sub1|lpm_add_sub:LPM_ADD_SUB_component|add_sub_erh:auto_generated                                                                      ; work         ;
+----------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 1           ;
; Simple Multipliers (18-bit)           ; 3           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 7           ;
; Signed Embedded Multipliers           ; 0           ;
; Unsigned Embedded Multipliers         ; 4           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                            ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------+-------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                          ; IP Include File                                       ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------+-------------------------------------------------------+
; Altera ; LPM_ADD_SUB  ; 14.1    ; N/A          ; N/A          ; |var_norm_calc|lpm_add_unsign25bit_to_unsign25bitWithCarry:add0          ; lpm_add_unsign25bit_to_unsign25bitWithCarry.vhd       ;
; Altera ; LPM_ADD_SUB  ; 14.1    ; N/A          ; N/A          ; |var_norm_calc|lpm_add_unsign25bit_to_unsign25bitWithCarry:add1          ; lpm_add_unsign25bit_to_unsign25bitWithCarry.vhd       ;
; Altera ; LPM_ADD_SUB  ; 14.1    ; N/A          ; N/A          ; |var_norm_calc|lpm_add_unsign33bit_to_unsign33bitWithCarry:add2          ; lpm_add_unsign33bit_to_unsign33bitWithCarry.vhd       ;
; Altera ; LPM_ADD_SUB  ; 14.1    ; N/A          ; N/A          ; |var_norm_calc|lpm_add_unsign33bit_to_unsign33bitWithCarry:add3          ; lpm_add_unsign33bit_to_unsign33bitWithCarry.vhd       ;
; Altera ; LPM_DIVIDE   ; 14.1    ; N/A          ; N/A          ; |var_norm_calc|lpm_divide_unsign34bit_unsign10bit_to_unsign34bit:divide0 ; lpm_divide_unsign34bit_unsign10bit_to_unsign34bit.vhd ;
; Altera ; LPM_MULT     ; 14.1    ; N/A          ; N/A          ; |var_norm_calc|lpm_mult_unsign26bit_unsign26bit_to_unsign52bit:mult0     ; lpm_mult_unsign26bit_unsign26bit_to_unsign52bit.vhd   ;
; Altera ; ALTSQRT      ; 14.1    ; N/A          ; N/A          ; |var_norm_calc|altsqrt_unsign54bit_to_usign54bit:sqrt0                   ; altsqrt_unsign54bit_to_usign54bit.vhd                 ;
; Altera ; LPM_ADD_SUB  ; 14.1    ; N/A          ; N/A          ; |var_norm_calc|lpm_sub_unsign26bit_to_unsign26bit:sub0                   ; lpm_sub_unsign26bit_to_unsign26bit.vhd                ;
; Altera ; LPM_ADD_SUB  ; 14.1    ; N/A          ; N/A          ; |var_norm_calc|lpm_sub_unsign34bit_to_unsign34bit:sub1                   ; lpm_sub_unsign34bit_to_unsign34bit.vhd                ;
; Altera ; LPM_ADD_SUB  ; 14.1    ; N/A          ; N/A          ; |var_norm_calc|lpm_sub_sign53bit_to_sign53bitWithBorrow:sub2             ; lpm_sub_sign53bit_to_sign53bitWithBorrow.vhd          ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------+-------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------+
; Source assignments for altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|dffpipe:a_delay ;
+---------------------------------+-------+------+---------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                      ;
+---------------------------------+-------+------+---------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                       ;
+---------------------------------+-------+------+---------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Source assignments for altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[26] ;
+---------------------------------+-------+------+------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                         ;
+---------------------------------+-------+------+------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                          ;
+---------------------------------+-------+------+------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Source assignments for altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[25] ;
+---------------------------------+-------+------+------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                         ;
+---------------------------------+-------+------+------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                          ;
+---------------------------------+-------+------+------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Source assignments for altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[24] ;
+---------------------------------+-------+------+------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                         ;
+---------------------------------+-------+------+------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                          ;
+---------------------------------+-------+------+------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Source assignments for altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[23] ;
+---------------------------------+-------+------+------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                         ;
+---------------------------------+-------+------+------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                          ;
+---------------------------------+-------+------+------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Source assignments for altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[22] ;
+---------------------------------+-------+------+------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                         ;
+---------------------------------+-------+------+------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                          ;
+---------------------------------+-------+------+------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Source assignments for altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[21] ;
+---------------------------------+-------+------+------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                         ;
+---------------------------------+-------+------+------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                          ;
+---------------------------------+-------+------+------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Source assignments for altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[20] ;
+---------------------------------+-------+------+------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                         ;
+---------------------------------+-------+------+------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                          ;
+---------------------------------+-------+------+------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Source assignments for altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[19] ;
+---------------------------------+-------+------+------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                         ;
+---------------------------------+-------+------+------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                          ;
+---------------------------------+-------+------+------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Source assignments for altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[18] ;
+---------------------------------+-------+------+------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                         ;
+---------------------------------+-------+------+------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                          ;
+---------------------------------+-------+------+------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Source assignments for altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[17] ;
+---------------------------------+-------+------+------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                         ;
+---------------------------------+-------+------+------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                          ;
+---------------------------------+-------+------+------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Source assignments for altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[16] ;
+---------------------------------+-------+------+------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                         ;
+---------------------------------+-------+------+------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                          ;
+---------------------------------+-------+------+------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Source assignments for altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[15] ;
+---------------------------------+-------+------+------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                         ;
+---------------------------------+-------+------+------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                          ;
+---------------------------------+-------+------+------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Source assignments for altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[14] ;
+---------------------------------+-------+------+------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                         ;
+---------------------------------+-------+------+------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                          ;
+---------------------------------+-------+------+------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Source assignments for altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[13] ;
+---------------------------------+-------+------+------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                         ;
+---------------------------------+-------+------+------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                          ;
+---------------------------------+-------+------+------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Source assignments for altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[12] ;
+---------------------------------+-------+------+------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                         ;
+---------------------------------+-------+------+------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                          ;
+---------------------------------+-------+------+------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Source assignments for altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[11] ;
+---------------------------------+-------+------+------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                         ;
+---------------------------------+-------+------+------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                          ;
+---------------------------------+-------+------+------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Source assignments for altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[10] ;
+---------------------------------+-------+------+------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                         ;
+---------------------------------+-------+------+------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                          ;
+---------------------------------+-------+------+------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Source assignments for altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[9] ;
+---------------------------------+-------+------+-----------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                        ;
+---------------------------------+-------+------+-----------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                         ;
+---------------------------------+-------+------+-----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Source assignments for altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[8] ;
+---------------------------------+-------+------+-----------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                        ;
+---------------------------------+-------+------+-----------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                         ;
+---------------------------------+-------+------+-----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Source assignments for altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7] ;
+---------------------------------+-------+------+-----------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                        ;
+---------------------------------+-------+------+-----------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                         ;
+---------------------------------+-------+------+-----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Source assignments for altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[6] ;
+---------------------------------+-------+------+-----------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                        ;
+---------------------------------+-------+------+-----------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                         ;
+---------------------------------+-------+------+-----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Source assignments for altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[5] ;
+---------------------------------+-------+------+-----------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                        ;
+---------------------------------+-------+------+-----------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                         ;
+---------------------------------+-------+------+-----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Source assignments for altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[4] ;
+---------------------------------+-------+------+-----------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                        ;
+---------------------------------+-------+------+-----------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                         ;
+---------------------------------+-------+------+-----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Source assignments for altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[3] ;
+---------------------------------+-------+------+-----------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                        ;
+---------------------------------+-------+------+-----------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                         ;
+---------------------------------+-------+------+-----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Source assignments for altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[2] ;
+---------------------------------+-------+------+-----------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                        ;
+---------------------------------+-------+------+-----------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                         ;
+---------------------------------+-------+------+-----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Source assignments for altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[1] ;
+---------------------------------+-------+------+-----------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                        ;
+---------------------------------+-------+------+-----------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                         ;
+---------------------------------+-------+------+-----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Source assignments for altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[0] ;
+---------------------------------+-------+------+-----------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                        ;
+---------------------------------+-------+------+-----------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                         ;
+---------------------------------+-------+------+-----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Source assignments for altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[26] ;
+---------------------------------+-------+------+------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                         ;
+---------------------------------+-------+------+------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                          ;
+---------------------------------+-------+------+------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Source assignments for altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[25] ;
+---------------------------------+-------+------+------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                         ;
+---------------------------------+-------+------+------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                          ;
+---------------------------------+-------+------+------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Source assignments for altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[24] ;
+---------------------------------+-------+------+------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                         ;
+---------------------------------+-------+------+------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                          ;
+---------------------------------+-------+------+------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Source assignments for altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[23] ;
+---------------------------------+-------+------+------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                         ;
+---------------------------------+-------+------+------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                          ;
+---------------------------------+-------+------+------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Source assignments for altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[22] ;
+---------------------------------+-------+------+------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                         ;
+---------------------------------+-------+------+------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                          ;
+---------------------------------+-------+------+------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Source assignments for altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[21] ;
+---------------------------------+-------+------+------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                         ;
+---------------------------------+-------+------+------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                          ;
+---------------------------------+-------+------+------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Source assignments for altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[20] ;
+---------------------------------+-------+------+------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                         ;
+---------------------------------+-------+------+------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                          ;
+---------------------------------+-------+------+------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Source assignments for altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[19] ;
+---------------------------------+-------+------+------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                         ;
+---------------------------------+-------+------+------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                          ;
+---------------------------------+-------+------+------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Source assignments for altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[18] ;
+---------------------------------+-------+------+------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                         ;
+---------------------------------+-------+------+------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                          ;
+---------------------------------+-------+------+------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Source assignments for altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[17] ;
+---------------------------------+-------+------+------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                         ;
+---------------------------------+-------+------+------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                          ;
+---------------------------------+-------+------+------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Source assignments for altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[16] ;
+---------------------------------+-------+------+------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                         ;
+---------------------------------+-------+------+------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                          ;
+---------------------------------+-------+------+------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Source assignments for altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[15] ;
+---------------------------------+-------+------+------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                         ;
+---------------------------------+-------+------+------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                          ;
+---------------------------------+-------+------+------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Source assignments for altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[14] ;
+---------------------------------+-------+------+------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                         ;
+---------------------------------+-------+------+------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                          ;
+---------------------------------+-------+------+------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Source assignments for altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[13] ;
+---------------------------------+-------+------+------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                         ;
+---------------------------------+-------+------+------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                          ;
+---------------------------------+-------+------+------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Source assignments for altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[12] ;
+---------------------------------+-------+------+------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                         ;
+---------------------------------+-------+------+------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                          ;
+---------------------------------+-------+------+------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Source assignments for altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[11] ;
+---------------------------------+-------+------+------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                         ;
+---------------------------------+-------+------+------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                          ;
+---------------------------------+-------+------+------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Source assignments for altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[10] ;
+---------------------------------+-------+------+------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                         ;
+---------------------------------+-------+------+------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                          ;
+---------------------------------+-------+------+------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Source assignments for altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[9] ;
+---------------------------------+-------+------+-----------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                        ;
+---------------------------------+-------+------+-----------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                         ;
+---------------------------------+-------+------+-----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Source assignments for altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[8] ;
+---------------------------------+-------+------+-----------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                        ;
+---------------------------------+-------+------+-----------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                         ;
+---------------------------------+-------+------+-----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Source assignments for altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7] ;
+---------------------------------+-------+------+-----------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                        ;
+---------------------------------+-------+------+-----------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                         ;
+---------------------------------+-------+------+-----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Source assignments for altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[6] ;
+---------------------------------+-------+------+-----------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                        ;
+---------------------------------+-------+------+-----------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                         ;
+---------------------------------+-------+------+-----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Source assignments for altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[5] ;
+---------------------------------+-------+------+-----------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                        ;
+---------------------------------+-------+------+-----------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                         ;
+---------------------------------+-------+------+-----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Source assignments for altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[4] ;
+---------------------------------+-------+------+-----------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                        ;
+---------------------------------+-------+------+-----------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                         ;
+---------------------------------+-------+------+-----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Source assignments for altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[3] ;
+---------------------------------+-------+------+-----------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                        ;
+---------------------------------+-------+------+-----------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                         ;
+---------------------------------+-------+------+-----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Source assignments for altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[2] ;
+---------------------------------+-------+------+-----------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                        ;
+---------------------------------+-------+------+-----------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                         ;
+---------------------------------+-------+------+-----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Source assignments for altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[1] ;
+---------------------------------+-------+------+-----------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                        ;
+---------------------------------+-------+------+-----------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                         ;
+---------------------------------+-------+------+-----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Source assignments for altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[0] ;
+---------------------------------+-------+------+-----------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                        ;
+---------------------------------+-------+------+-----------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                         ;
+---------------------------------+-------+------+-----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Source assignments for altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|dffpipe:q_final_dff ;
+---------------------------------+-------+------+-------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                          ;
+---------------------------------+-------+------+-------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                           ;
+---------------------------------+-------+------+-------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Source assignments for altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_final_dff ;
+---------------------------------+-------+------+-------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                          ;
+---------------------------------+-------+------+-------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                           ;
+---------------------------------+-------+------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lpm_add_unsign25bit_to_unsign25bitWithCarry:add0|lpm_add_sub:LPM_ADD_SUB_component ;
+------------------------+--------------+-----------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                    ;
+------------------------+--------------+-----------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 25           ; Signed Integer                                                                          ;
; LPM_REPRESENTATION     ; UNSIGNED     ; Untyped                                                                                 ;
; LPM_DIRECTION          ; ADD          ; Untyped                                                                                 ;
; ONE_INPUT_IS_CONSTANT  ; NO           ; Untyped                                                                                 ;
; LPM_PIPELINE           ; 0            ; Untyped                                                                                 ;
; MAXIMIZE_SPEED         ; 5            ; Untyped                                                                                 ;
; REGISTERED_AT_END      ; 0            ; Untyped                                                                                 ;
; OPTIMIZE_FOR_SPEED     ; 5            ; Untyped                                                                                 ;
; USE_CS_BUFFERS         ; 1            ; Untyped                                                                                 ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                                                 ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                                      ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                 ;
; USE_WYS                ; OFF          ; Untyped                                                                                 ;
; STYLE                  ; FAST         ; Untyped                                                                                 ;
; CBXI_PARAMETER         ; add_sub_89i  ; Untyped                                                                                 ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                              ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                            ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                            ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                          ;
+------------------------+--------------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lpm_add_unsign25bit_to_unsign25bitWithCarry:add1|lpm_add_sub:LPM_ADD_SUB_component ;
+------------------------+--------------+-----------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                    ;
+------------------------+--------------+-----------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 25           ; Signed Integer                                                                          ;
; LPM_REPRESENTATION     ; UNSIGNED     ; Untyped                                                                                 ;
; LPM_DIRECTION          ; ADD          ; Untyped                                                                                 ;
; ONE_INPUT_IS_CONSTANT  ; NO           ; Untyped                                                                                 ;
; LPM_PIPELINE           ; 0            ; Untyped                                                                                 ;
; MAXIMIZE_SPEED         ; 5            ; Untyped                                                                                 ;
; REGISTERED_AT_END      ; 0            ; Untyped                                                                                 ;
; OPTIMIZE_FOR_SPEED     ; 5            ; Untyped                                                                                 ;
; USE_CS_BUFFERS         ; 1            ; Untyped                                                                                 ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                                                 ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                                      ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                 ;
; USE_WYS                ; OFF          ; Untyped                                                                                 ;
; STYLE                  ; FAST         ; Untyped                                                                                 ;
; CBXI_PARAMETER         ; add_sub_89i  ; Untyped                                                                                 ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                              ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                            ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                            ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                          ;
+------------------------+--------------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lpm_sub_unsign26bit_to_unsign26bit:sub0|lpm_add_sub:LPM_ADD_SUB_component ;
+------------------------+--------------+--------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                           ;
+------------------------+--------------+--------------------------------------------------------------------------------+
; LPM_WIDTH              ; 26           ; Signed Integer                                                                 ;
; LPM_REPRESENTATION     ; UNSIGNED     ; Untyped                                                                        ;
; LPM_DIRECTION          ; SUB          ; Untyped                                                                        ;
; ONE_INPUT_IS_CONSTANT  ; NO           ; Untyped                                                                        ;
; LPM_PIPELINE           ; 0            ; Untyped                                                                        ;
; MAXIMIZE_SPEED         ; 5            ; Untyped                                                                        ;
; REGISTERED_AT_END      ; 0            ; Untyped                                                                        ;
; OPTIMIZE_FOR_SPEED     ; 5            ; Untyped                                                                        ;
; USE_CS_BUFFERS         ; 1            ; Untyped                                                                        ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                                        ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                             ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                        ;
; USE_WYS                ; OFF          ; Untyped                                                                        ;
; STYLE                  ; FAST         ; Untyped                                                                        ;
; CBXI_PARAMETER         ; add_sub_frh  ; Untyped                                                                        ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                   ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                 ;
+------------------------+--------------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lpm_mult_unsign26bit_unsign26bit_to_unsign52bit:mult0|lpm_mult:lpm_mult_component ;
+------------------------------------------------+--------------+----------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                           ;
+------------------------------------------------+--------------+----------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                     ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                   ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                   ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                 ;
; LPM_WIDTHA                                     ; 26           ; Signed Integer                                                 ;
; LPM_WIDTHB                                     ; 26           ; Signed Integer                                                 ;
; LPM_WIDTHP                                     ; 52           ; Signed Integer                                                 ;
; LPM_WIDTHR                                     ; 0            ; Untyped                                                        ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                        ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                                                        ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                        ;
; LATENCY                                        ; 0            ; Untyped                                                        ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                        ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                        ;
; USE_EAB                                        ; OFF          ; Untyped                                                        ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                        ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                        ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                        ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                            ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                        ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                        ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                        ;
; CBXI_PARAMETER                                 ; mult_sfn     ; Untyped                                                        ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                        ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                        ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                        ;
+------------------------------------------------+--------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lpm_add_unsign33bit_to_unsign33bitWithCarry:add2|lpm_add_sub:LPM_ADD_SUB_component ;
+------------------------+--------------+-----------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                    ;
+------------------------+--------------+-----------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 33           ; Signed Integer                                                                          ;
; LPM_REPRESENTATION     ; UNSIGNED     ; Untyped                                                                                 ;
; LPM_DIRECTION          ; ADD          ; Untyped                                                                                 ;
; ONE_INPUT_IS_CONSTANT  ; NO           ; Untyped                                                                                 ;
; LPM_PIPELINE           ; 0            ; Untyped                                                                                 ;
; MAXIMIZE_SPEED         ; 5            ; Untyped                                                                                 ;
; REGISTERED_AT_END      ; 0            ; Untyped                                                                                 ;
; OPTIMIZE_FOR_SPEED     ; 5            ; Untyped                                                                                 ;
; USE_CS_BUFFERS         ; 1            ; Untyped                                                                                 ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                                                 ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                                      ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                 ;
; USE_WYS                ; OFF          ; Untyped                                                                                 ;
; STYLE                  ; FAST         ; Untyped                                                                                 ;
; CBXI_PARAMETER         ; add_sub_79i  ; Untyped                                                                                 ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                              ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                            ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                            ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                          ;
+------------------------+--------------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lpm_add_unsign33bit_to_unsign33bitWithCarry:add3|lpm_add_sub:LPM_ADD_SUB_component ;
+------------------------+--------------+-----------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                    ;
+------------------------+--------------+-----------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 33           ; Signed Integer                                                                          ;
; LPM_REPRESENTATION     ; UNSIGNED     ; Untyped                                                                                 ;
; LPM_DIRECTION          ; ADD          ; Untyped                                                                                 ;
; ONE_INPUT_IS_CONSTANT  ; NO           ; Untyped                                                                                 ;
; LPM_PIPELINE           ; 0            ; Untyped                                                                                 ;
; MAXIMIZE_SPEED         ; 5            ; Untyped                                                                                 ;
; REGISTERED_AT_END      ; 0            ; Untyped                                                                                 ;
; OPTIMIZE_FOR_SPEED     ; 5            ; Untyped                                                                                 ;
; USE_CS_BUFFERS         ; 1            ; Untyped                                                                                 ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                                                 ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                                      ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                 ;
; USE_WYS                ; OFF          ; Untyped                                                                                 ;
; STYLE                  ; FAST         ; Untyped                                                                                 ;
; CBXI_PARAMETER         ; add_sub_79i  ; Untyped                                                                                 ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                              ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                            ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                            ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                          ;
+------------------------+--------------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lpm_sub_unsign34bit_to_unsign34bit:sub1|lpm_add_sub:LPM_ADD_SUB_component ;
+------------------------+--------------+--------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                           ;
+------------------------+--------------+--------------------------------------------------------------------------------+
; LPM_WIDTH              ; 34           ; Signed Integer                                                                 ;
; LPM_REPRESENTATION     ; UNSIGNED     ; Untyped                                                                        ;
; LPM_DIRECTION          ; SUB          ; Untyped                                                                        ;
; ONE_INPUT_IS_CONSTANT  ; NO           ; Untyped                                                                        ;
; LPM_PIPELINE           ; 0            ; Untyped                                                                        ;
; MAXIMIZE_SPEED         ; 5            ; Untyped                                                                        ;
; REGISTERED_AT_END      ; 0            ; Untyped                                                                        ;
; OPTIMIZE_FOR_SPEED     ; 5            ; Untyped                                                                        ;
; USE_CS_BUFFERS         ; 1            ; Untyped                                                                        ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                                        ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                             ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                        ;
; USE_WYS                ; OFF          ; Untyped                                                                        ;
; STYLE                  ; FAST         ; Untyped                                                                        ;
; CBXI_PARAMETER         ; add_sub_erh  ; Untyped                                                                        ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                   ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                 ;
+------------------------+--------------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lpm_divide_unsign34bit_unsign10bit_to_unsign34bit:divide0|lpm_divide:LPM_DIVIDE_component ;
+------------------------+----------------+----------------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                         ;
+------------------------+----------------+----------------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 34             ; Signed Integer                                                                               ;
; LPM_WIDTHD             ; 10             ; Signed Integer                                                                               ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                      ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                      ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                                      ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                                      ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                                      ;
; CBXI_PARAMETER         ; lpm_divide_u2q ; Untyped                                                                                      ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                                      ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                                      ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                                 ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                               ;
+------------------------+----------------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lpm_sub_sign53bit_to_sign53bitWithBorrow:sub2|lpm_add_sub:LPM_ADD_SUB_component ;
+------------------------+--------------+--------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                 ;
+------------------------+--------------+--------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 53           ; Signed Integer                                                                       ;
; LPM_REPRESENTATION     ; UNSIGNED     ; Untyped                                                                              ;
; LPM_DIRECTION          ; SUB          ; Untyped                                                                              ;
; ONE_INPUT_IS_CONSTANT  ; NO           ; Untyped                                                                              ;
; LPM_PIPELINE           ; 0            ; Untyped                                                                              ;
; MAXIMIZE_SPEED         ; 5            ; Untyped                                                                              ;
; REGISTERED_AT_END      ; 0            ; Untyped                                                                              ;
; OPTIMIZE_FOR_SPEED     ; 5            ; Untyped                                                                              ;
; USE_CS_BUFFERS         ; 1            ; Untyped                                                                              ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                                              ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                                   ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                              ;
; USE_WYS                ; OFF          ; Untyped                                                                              ;
; STYLE                  ; FAST         ; Untyped                                                                              ;
; CBXI_PARAMETER         ; add_sub_aai  ; Untyped                                                                              ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                           ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                         ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                         ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                       ;
+------------------------+--------------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; width          ; 54    ; Signed Integer                                                                        ;
; Q_PORT_WIDTH   ; 27    ; Signed Integer                                                                        ;
; R_PORT_WIDTH   ; 28    ; Signed Integer                                                                        ;
; PIPELINE       ; 0     ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                                                            ;
+---------------------------------------+-----------------------------------------------------------------------------------+
; Name                                  ; Value                                                                             ;
+---------------------------------------+-----------------------------------------------------------------------------------+
; Number of entity instances            ; 1                                                                                 ;
; Entity Instance                       ; lpm_mult_unsign26bit_unsign26bit_to_unsign52bit:mult0|lpm_mult:lpm_mult_component ;
;     -- LPM_WIDTHA                     ; 26                                                                                ;
;     -- LPM_WIDTHB                     ; 26                                                                                ;
;     -- LPM_WIDTHP                     ; 52                                                                                ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                          ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                ;
;     -- USE_EAB                        ; OFF                                                                               ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                              ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                ;
+---------------------------------------+-----------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altsqrt_unsign54bit_to_usign54bit:sqrt0"                                                   ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; radical[53] ; Input  ; Info     ; Stuck at GND                                                                        ;
; remainder   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lpm_sub_sign53bit_to_sign53bitWithBorrow:sub2"                                               ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; dataa[52]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; datab[52..34] ; Input  ; Info     ; Stuck at GND                                                                        ;
; cout          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lpm_divide_unsign34bit_unsign10bit_to_unsign34bit:divide0"                                 ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; denom[8..7] ; Input  ; Info     ; Stuck at GND                                                                        ;
; denom[5..0] ; Input  ; Info     ; Stuck at GND                                                                        ;
; denom[9]    ; Input  ; Info     ; Stuck at VCC                                                                        ;
; denom[6]    ; Input  ; Info     ; Stuck at VCC                                                                        ;
; remain      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 259                         ;
; cycloneiii_lcell_comb ; 1389                        ;
;     arith             ; 833                         ;
;         2 data inputs ; 231                         ;
;         3 data inputs ; 602                         ;
;     normal            ; 556                         ;
;         0 data inputs ; 57                          ;
;         1 data inputs ; 1                           ;
;         2 data inputs ; 27                          ;
;         3 data inputs ; 471                         ;
; cycloneiii_mac_mult   ; 4                           ;
; cycloneiii_mac_out    ; 4                           ;
;                       ;                             ;
; Max LUT depth         ; 158.60                      ;
; Average LUT depth     ; 127.23                      ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:02     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 14.1.0 Build 186 12/03/2014 SJ Web Edition
    Info: Processing started: Sun Nov 15 02:25:48 2015
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off var_norm_calc -c var_norm_calc
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 2 design units, including 1 entities, in source file lpm_sub_unsign26bit_to_unsign26bit.vhd
    Info (12022): Found design unit 1: lpm_sub_unsign26bit_to_unsign26bit-SYN
    Info (12023): Found entity 1: lpm_sub_unsign26bit_to_unsign26bit
Info (12021): Found 2 design units, including 1 entities, in source file lpm_add_unsign25bit_to_unsign25bitwithcarry.vhd
    Info (12022): Found design unit 1: lpm_add_unsign25bit_to_unsign25bitwithcarry-SYN
    Info (12023): Found entity 1: lpm_add_unsign25bit_to_unsign25bitWithCarry
Info (12021): Found 2 design units, including 1 entities, in source file var_norm_calc.vhd
    Info (12022): Found design unit 1: var_norm_calc-behavior
    Info (12023): Found entity 1: var_norm_calc
Info (12021): Found 2 design units, including 1 entities, in source file lpm_mult_unsign26bit_unsign26bit_to_unsign52bit.vhd
    Info (12022): Found design unit 1: lpm_mult_unsign26bit_unsign26bit_to_unsign52bit-SYN
    Info (12023): Found entity 1: lpm_mult_unsign26bit_unsign26bit_to_unsign52bit
Info (12021): Found 2 design units, including 1 entities, in source file lpm_add_unsign33bit_to_unsign33bitwithcarry.vhd
    Info (12022): Found design unit 1: lpm_add_unsign33bit_to_unsign33bitwithcarry-SYN
    Info (12023): Found entity 1: lpm_add_unsign33bit_to_unsign33bitWithCarry
Info (12021): Found 2 design units, including 1 entities, in source file lpm_sub_unsign34bit_to_unsign34bit.vhd
    Info (12022): Found design unit 1: lpm_sub_unsign34bit_to_unsign34bit-SYN
    Info (12023): Found entity 1: lpm_sub_unsign34bit_to_unsign34bit
Info (12021): Found 2 design units, including 1 entities, in source file lpm_divide_unsign34bit_unsign10bit_to_unsign34bit.vhd
    Info (12022): Found design unit 1: lpm_divide_unsign34bit_unsign10bit_to_unsign34bit-SYN
    Info (12023): Found entity 1: lpm_divide_unsign34bit_unsign10bit_to_unsign34bit
Info (12021): Found 2 design units, including 1 entities, in source file lpm_sub_sign53bit_to_sign53bitwithborrow.vhd
    Info (12022): Found design unit 1: lpm_sub_sign53bit_to_sign53bitwithborrow-SYN
    Info (12023): Found entity 1: lpm_sub_sign53bit_to_sign53bitWithBorrow
Info (12021): Found 2 design units, including 1 entities, in source file altsqrt_unsign54bit_to_usign54bit.vhd
    Info (12022): Found design unit 1: altsqrt_unsign54bit_to_usign54bit-SYN
    Info (12023): Found entity 1: altsqrt_unsign54bit_to_usign54bit
Info (12021): Found 2 design units, including 1 entities, in source file tb_var_norm_calc.vhd
    Info (12022): Found design unit 1: tb_var_norm_calc-behavior
    Info (12023): Found entity 1: tb_var_norm_calc
Info (12127): Elaborating entity "var_norm_calc" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at var_norm_calc.vhd(33): object "result_divide0_remainder" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at var_norm_calc.vhd(36): object "result_sub2_cout" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at var_norm_calc.vhd(39): object "result_sqrt0_remainder" assigned a value but never read
Info (12128): Elaborating entity "lpm_add_unsign25bit_to_unsign25bitWithCarry" for hierarchy "lpm_add_unsign25bit_to_unsign25bitWithCarry:add0"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "lpm_add_unsign25bit_to_unsign25bitWithCarry:add0|lpm_add_sub:LPM_ADD_SUB_component"
Info (12130): Elaborated megafunction instantiation "lpm_add_unsign25bit_to_unsign25bitWithCarry:add0|lpm_add_sub:LPM_ADD_SUB_component"
Info (12133): Instantiated megafunction "lpm_add_unsign25bit_to_unsign25bitWithCarry:add0|lpm_add_sub:LPM_ADD_SUB_component" with the following parameter:
    Info (12134): Parameter "lpm_direction" = "ADD"
    Info (12134): Parameter "lpm_hint" = "ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO"
    Info (12134): Parameter "lpm_representation" = "UNSIGNED"
    Info (12134): Parameter "lpm_type" = "LPM_ADD_SUB"
    Info (12134): Parameter "lpm_width" = "25"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_89i.tdf
    Info (12023): Found entity 1: add_sub_89i
Info (12128): Elaborating entity "add_sub_89i" for hierarchy "lpm_add_unsign25bit_to_unsign25bitWithCarry:add0|lpm_add_sub:LPM_ADD_SUB_component|add_sub_89i:auto_generated"
Info (12128): Elaborating entity "lpm_sub_unsign26bit_to_unsign26bit" for hierarchy "lpm_sub_unsign26bit_to_unsign26bit:sub0"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "lpm_sub_unsign26bit_to_unsign26bit:sub0|lpm_add_sub:LPM_ADD_SUB_component"
Info (12130): Elaborated megafunction instantiation "lpm_sub_unsign26bit_to_unsign26bit:sub0|lpm_add_sub:LPM_ADD_SUB_component"
Info (12133): Instantiated megafunction "lpm_sub_unsign26bit_to_unsign26bit:sub0|lpm_add_sub:LPM_ADD_SUB_component" with the following parameter:
    Info (12134): Parameter "lpm_direction" = "SUB"
    Info (12134): Parameter "lpm_hint" = "ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO"
    Info (12134): Parameter "lpm_representation" = "UNSIGNED"
    Info (12134): Parameter "lpm_type" = "LPM_ADD_SUB"
    Info (12134): Parameter "lpm_width" = "26"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_frh.tdf
    Info (12023): Found entity 1: add_sub_frh
Info (12128): Elaborating entity "add_sub_frh" for hierarchy "lpm_sub_unsign26bit_to_unsign26bit:sub0|lpm_add_sub:LPM_ADD_SUB_component|add_sub_frh:auto_generated"
Info (12128): Elaborating entity "lpm_mult_unsign26bit_unsign26bit_to_unsign52bit" for hierarchy "lpm_mult_unsign26bit_unsign26bit_to_unsign52bit:mult0"
Info (12128): Elaborating entity "lpm_mult" for hierarchy "lpm_mult_unsign26bit_unsign26bit_to_unsign52bit:mult0|lpm_mult:lpm_mult_component"
Info (12130): Elaborated megafunction instantiation "lpm_mult_unsign26bit_unsign26bit_to_unsign52bit:mult0|lpm_mult:lpm_mult_component"
Info (12133): Instantiated megafunction "lpm_mult_unsign26bit_unsign26bit_to_unsign52bit:mult0|lpm_mult:lpm_mult_component" with the following parameter:
    Info (12134): Parameter "lpm_hint" = "MAXIMIZE_SPEED=5"
    Info (12134): Parameter "lpm_representation" = "UNSIGNED"
    Info (12134): Parameter "lpm_type" = "LPM_MULT"
    Info (12134): Parameter "lpm_widtha" = "26"
    Info (12134): Parameter "lpm_widthb" = "26"
    Info (12134): Parameter "lpm_widthp" = "52"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_sfn.tdf
    Info (12023): Found entity 1: mult_sfn
Info (12128): Elaborating entity "mult_sfn" for hierarchy "lpm_mult_unsign26bit_unsign26bit_to_unsign52bit:mult0|lpm_mult:lpm_mult_component|mult_sfn:auto_generated"
Info (12128): Elaborating entity "lpm_add_unsign33bit_to_unsign33bitWithCarry" for hierarchy "lpm_add_unsign33bit_to_unsign33bitWithCarry:add2"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "lpm_add_unsign33bit_to_unsign33bitWithCarry:add2|lpm_add_sub:LPM_ADD_SUB_component"
Info (12130): Elaborated megafunction instantiation "lpm_add_unsign33bit_to_unsign33bitWithCarry:add2|lpm_add_sub:LPM_ADD_SUB_component"
Info (12133): Instantiated megafunction "lpm_add_unsign33bit_to_unsign33bitWithCarry:add2|lpm_add_sub:LPM_ADD_SUB_component" with the following parameter:
    Info (12134): Parameter "lpm_direction" = "ADD"
    Info (12134): Parameter "lpm_hint" = "ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO"
    Info (12134): Parameter "lpm_representation" = "UNSIGNED"
    Info (12134): Parameter "lpm_type" = "LPM_ADD_SUB"
    Info (12134): Parameter "lpm_width" = "33"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_79i.tdf
    Info (12023): Found entity 1: add_sub_79i
Info (12128): Elaborating entity "add_sub_79i" for hierarchy "lpm_add_unsign33bit_to_unsign33bitWithCarry:add2|lpm_add_sub:LPM_ADD_SUB_component|add_sub_79i:auto_generated"
Info (12128): Elaborating entity "lpm_sub_unsign34bit_to_unsign34bit" for hierarchy "lpm_sub_unsign34bit_to_unsign34bit:sub1"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "lpm_sub_unsign34bit_to_unsign34bit:sub1|lpm_add_sub:LPM_ADD_SUB_component"
Info (12130): Elaborated megafunction instantiation "lpm_sub_unsign34bit_to_unsign34bit:sub1|lpm_add_sub:LPM_ADD_SUB_component"
Info (12133): Instantiated megafunction "lpm_sub_unsign34bit_to_unsign34bit:sub1|lpm_add_sub:LPM_ADD_SUB_component" with the following parameter:
    Info (12134): Parameter "lpm_direction" = "SUB"
    Info (12134): Parameter "lpm_hint" = "ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO"
    Info (12134): Parameter "lpm_representation" = "UNSIGNED"
    Info (12134): Parameter "lpm_type" = "LPM_ADD_SUB"
    Info (12134): Parameter "lpm_width" = "34"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_erh.tdf
    Info (12023): Found entity 1: add_sub_erh
Info (12128): Elaborating entity "add_sub_erh" for hierarchy "lpm_sub_unsign34bit_to_unsign34bit:sub1|lpm_add_sub:LPM_ADD_SUB_component|add_sub_erh:auto_generated"
Info (12128): Elaborating entity "lpm_divide_unsign34bit_unsign10bit_to_unsign34bit" for hierarchy "lpm_divide_unsign34bit_unsign10bit_to_unsign34bit:divide0"
Info (12128): Elaborating entity "lpm_divide" for hierarchy "lpm_divide_unsign34bit_unsign10bit_to_unsign34bit:divide0|lpm_divide:LPM_DIVIDE_component"
Info (12130): Elaborated megafunction instantiation "lpm_divide_unsign34bit_unsign10bit_to_unsign34bit:divide0|lpm_divide:LPM_DIVIDE_component"
Info (12133): Instantiated megafunction "lpm_divide_unsign34bit_unsign10bit_to_unsign34bit:divide0|lpm_divide:LPM_DIVIDE_component" with the following parameter:
    Info (12134): Parameter "lpm_drepresentation" = "UNSIGNED"
    Info (12134): Parameter "lpm_hint" = "LPM_REMAINDERPOSITIVE=TRUE"
    Info (12134): Parameter "lpm_nrepresentation" = "UNSIGNED"
    Info (12134): Parameter "lpm_type" = "LPM_DIVIDE"
    Info (12134): Parameter "lpm_widthd" = "10"
    Info (12134): Parameter "lpm_widthn" = "34"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_u2q.tdf
    Info (12023): Found entity 1: lpm_divide_u2q
Info (12128): Elaborating entity "lpm_divide_u2q" for hierarchy "lpm_divide_unsign34bit_unsign10bit_to_unsign34bit:divide0|lpm_divide:LPM_DIVIDE_component|lpm_divide_u2q:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_7nh.tdf
    Info (12023): Found entity 1: sign_div_unsign_7nh
Info (12128): Elaborating entity "sign_div_unsign_7nh" for hierarchy "lpm_divide_unsign34bit_unsign10bit_to_unsign34bit:divide0|lpm_divide:LPM_DIVIDE_component|lpm_divide_u2q:auto_generated|sign_div_unsign_7nh:divider"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_2af.tdf
    Info (12023): Found entity 1: alt_u_div_2af
Info (12128): Elaborating entity "alt_u_div_2af" for hierarchy "lpm_divide_unsign34bit_unsign10bit_to_unsign34bit:divide0|lpm_divide:LPM_DIVIDE_component|lpm_divide_u2q:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf
    Info (12023): Found entity 1: add_sub_7pc
Info (12128): Elaborating entity "add_sub_7pc" for hierarchy "lpm_divide_unsign34bit_unsign10bit_to_unsign34bit:divide0|lpm_divide:LPM_DIVIDE_component|lpm_divide_u2q:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|add_sub_7pc:add_sub_0"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf
    Info (12023): Found entity 1: add_sub_8pc
Info (12128): Elaborating entity "add_sub_8pc" for hierarchy "lpm_divide_unsign34bit_unsign10bit_to_unsign34bit:divide0|lpm_divide:LPM_DIVIDE_component|lpm_divide_u2q:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|add_sub_8pc:add_sub_1"
Info (12128): Elaborating entity "lpm_sub_sign53bit_to_sign53bitWithBorrow" for hierarchy "lpm_sub_sign53bit_to_sign53bitWithBorrow:sub2"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "lpm_sub_sign53bit_to_sign53bitWithBorrow:sub2|lpm_add_sub:LPM_ADD_SUB_component"
Info (12130): Elaborated megafunction instantiation "lpm_sub_sign53bit_to_sign53bitWithBorrow:sub2|lpm_add_sub:LPM_ADD_SUB_component"
Info (12133): Instantiated megafunction "lpm_sub_sign53bit_to_sign53bitWithBorrow:sub2|lpm_add_sub:LPM_ADD_SUB_component" with the following parameter:
    Info (12134): Parameter "lpm_direction" = "SUB"
    Info (12134): Parameter "lpm_hint" = "ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO"
    Info (12134): Parameter "lpm_representation" = "UNSIGNED"
    Info (12134): Parameter "lpm_type" = "LPM_ADD_SUB"
    Info (12134): Parameter "lpm_width" = "53"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_aai.tdf
    Info (12023): Found entity 1: add_sub_aai
Info (12128): Elaborating entity "add_sub_aai" for hierarchy "lpm_sub_sign53bit_to_sign53bitWithBorrow:sub2|lpm_add_sub:LPM_ADD_SUB_component|add_sub_aai:auto_generated"
Info (12128): Elaborating entity "altsqrt_unsign54bit_to_usign54bit" for hierarchy "altsqrt_unsign54bit_to_usign54bit:sqrt0"
Info (12128): Elaborating entity "altsqrt" for hierarchy "altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component"
Info (12130): Elaborated megafunction instantiation "altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component"
Info (12133): Instantiated megafunction "altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component" with the following parameter:
    Info (12134): Parameter "pipeline" = "0"
    Info (12134): Parameter "q_port_width" = "27"
    Info (12134): Parameter "r_port_width" = "28"
    Info (12134): Parameter "width" = "54"
    Info (12134): Parameter "lpm_type" = "ALTSQRT"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[26]"
Info (12131): Elaborated megafunction instantiation "altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[26]", which is child of megafunction instantiation "altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_1rc.tdf
    Info (12023): Found entity 1: add_sub_1rc
Info (12128): Elaborating entity "add_sub_1rc" for hierarchy "altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[26]|add_sub_1rc:auto_generated"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[25]"
Info (12131): Elaborated megafunction instantiation "altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[25]", which is child of megafunction instantiation "altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_0rc.tdf
    Info (12023): Found entity 1: add_sub_0rc
Info (12128): Elaborating entity "add_sub_0rc" for hierarchy "altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[25]|add_sub_0rc:auto_generated"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[24]"
Info (12131): Elaborated megafunction instantiation "altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[24]", which is child of megafunction instantiation "altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_vqc.tdf
    Info (12023): Found entity 1: add_sub_vqc
Info (12128): Elaborating entity "add_sub_vqc" for hierarchy "altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[24]|add_sub_vqc:auto_generated"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[23]"
Info (12131): Elaborated megafunction instantiation "altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[23]", which is child of megafunction instantiation "altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_uqc.tdf
    Info (12023): Found entity 1: add_sub_uqc
Info (12128): Elaborating entity "add_sub_uqc" for hierarchy "altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[23]|add_sub_uqc:auto_generated"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[22]"
Info (12131): Elaborated megafunction instantiation "altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[22]", which is child of megafunction instantiation "altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_tqc.tdf
    Info (12023): Found entity 1: add_sub_tqc
Info (12128): Elaborating entity "add_sub_tqc" for hierarchy "altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[22]|add_sub_tqc:auto_generated"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[21]"
Info (12131): Elaborated megafunction instantiation "altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[21]", which is child of megafunction instantiation "altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_sqc.tdf
    Info (12023): Found entity 1: add_sub_sqc
Info (12128): Elaborating entity "add_sub_sqc" for hierarchy "altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[21]|add_sub_sqc:auto_generated"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[20]"
Info (12131): Elaborated megafunction instantiation "altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[20]", which is child of megafunction instantiation "altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_rqc.tdf
    Info (12023): Found entity 1: add_sub_rqc
Info (12128): Elaborating entity "add_sub_rqc" for hierarchy "altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[20]|add_sub_rqc:auto_generated"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[19]"
Info (12131): Elaborated megafunction instantiation "altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[19]", which is child of megafunction instantiation "altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_qqc.tdf
    Info (12023): Found entity 1: add_sub_qqc
Info (12128): Elaborating entity "add_sub_qqc" for hierarchy "altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[19]|add_sub_qqc:auto_generated"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[18]"
Info (12131): Elaborated megafunction instantiation "altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[18]", which is child of megafunction instantiation "altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_pqc.tdf
    Info (12023): Found entity 1: add_sub_pqc
Info (12128): Elaborating entity "add_sub_pqc" for hierarchy "altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[18]|add_sub_pqc:auto_generated"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[17]"
Info (12131): Elaborated megafunction instantiation "altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[17]", which is child of megafunction instantiation "altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_oqc.tdf
    Info (12023): Found entity 1: add_sub_oqc
Info (12128): Elaborating entity "add_sub_oqc" for hierarchy "altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[17]|add_sub_oqc:auto_generated"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[16]"
Info (12131): Elaborated megafunction instantiation "altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[16]", which is child of megafunction instantiation "altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_2rc.tdf
    Info (12023): Found entity 1: add_sub_2rc
Info (12128): Elaborating entity "add_sub_2rc" for hierarchy "altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[16]|add_sub_2rc:auto_generated"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[15]"
Info (12131): Elaborated megafunction instantiation "altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[15]", which is child of megafunction instantiation "altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_3rc.tdf
    Info (12023): Found entity 1: add_sub_3rc
Info (12128): Elaborating entity "add_sub_3rc" for hierarchy "altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[15]|add_sub_3rc:auto_generated"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[14]"
Info (12131): Elaborated megafunction instantiation "altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[14]", which is child of megafunction instantiation "altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_4rc.tdf
    Info (12023): Found entity 1: add_sub_4rc
Info (12128): Elaborating entity "add_sub_4rc" for hierarchy "altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[14]|add_sub_4rc:auto_generated"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[13]"
Info (12131): Elaborated megafunction instantiation "altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[13]", which is child of megafunction instantiation "altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_5rc.tdf
    Info (12023): Found entity 1: add_sub_5rc
Info (12128): Elaborating entity "add_sub_5rc" for hierarchy "altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[13]|add_sub_5rc:auto_generated"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[12]"
Info (12131): Elaborated megafunction instantiation "altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[12]", which is child of megafunction instantiation "altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_6rc.tdf
    Info (12023): Found entity 1: add_sub_6rc
Info (12128): Elaborating entity "add_sub_6rc" for hierarchy "altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[12]|add_sub_6rc:auto_generated"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[11]"
Info (12131): Elaborated megafunction instantiation "altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[11]", which is child of megafunction instantiation "altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_7rc.tdf
    Info (12023): Found entity 1: add_sub_7rc
Info (12128): Elaborating entity "add_sub_7rc" for hierarchy "altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[11]|add_sub_7rc:auto_generated"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[10]"
Info (12131): Elaborated megafunction instantiation "altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[10]", which is child of megafunction instantiation "altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_8rc.tdf
    Info (12023): Found entity 1: add_sub_8rc
Info (12128): Elaborating entity "add_sub_8rc" for hierarchy "altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[10]|add_sub_8rc:auto_generated"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[9]"
Info (12131): Elaborated megafunction instantiation "altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[9]", which is child of megafunction instantiation "altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_9rc.tdf
    Info (12023): Found entity 1: add_sub_9rc
Info (12128): Elaborating entity "add_sub_9rc" for hierarchy "altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[9]|add_sub_9rc:auto_generated"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[8]"
Info (12131): Elaborated megafunction instantiation "altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[8]", which is child of megafunction instantiation "altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_arc.tdf
    Info (12023): Found entity 1: add_sub_arc
Info (12128): Elaborating entity "add_sub_arc" for hierarchy "altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[8]|add_sub_arc:auto_generated"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[7]"
Info (12131): Elaborated megafunction instantiation "altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[7]", which is child of megafunction instantiation "altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_nqc.tdf
    Info (12023): Found entity 1: add_sub_nqc
Info (12128): Elaborating entity "add_sub_nqc" for hierarchy "altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[7]|add_sub_nqc:auto_generated"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[6]"
Info (12131): Elaborated megafunction instantiation "altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[6]", which is child of megafunction instantiation "altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_fpc.tdf
    Info (12023): Found entity 1: add_sub_fpc
Info (12128): Elaborating entity "add_sub_fpc" for hierarchy "altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[6]|add_sub_fpc:auto_generated"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[5]"
Info (12131): Elaborated megafunction instantiation "altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[5]", which is child of megafunction instantiation "altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_epc.tdf
    Info (12023): Found entity 1: add_sub_epc
Info (12128): Elaborating entity "add_sub_epc" for hierarchy "altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[5]|add_sub_epc:auto_generated"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[4]"
Info (12131): Elaborated megafunction instantiation "altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[4]", which is child of megafunction instantiation "altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_dpc.tdf
    Info (12023): Found entity 1: add_sub_dpc
Info (12128): Elaborating entity "add_sub_dpc" for hierarchy "altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[4]|add_sub_dpc:auto_generated"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[3]"
Info (12131): Elaborated megafunction instantiation "altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[3]", which is child of megafunction instantiation "altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_cpc.tdf
    Info (12023): Found entity 1: add_sub_cpc
Info (12128): Elaborating entity "add_sub_cpc" for hierarchy "altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[3]|add_sub_cpc:auto_generated"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[2]"
Info (12131): Elaborated megafunction instantiation "altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[2]", which is child of megafunction instantiation "altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_bpc.tdf
    Info (12023): Found entity 1: add_sub_bpc
Info (12128): Elaborating entity "add_sub_bpc" for hierarchy "altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[2]|add_sub_bpc:auto_generated"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[1]"
Info (12131): Elaborated megafunction instantiation "altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[1]", which is child of megafunction instantiation "altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_apc.tdf
    Info (12023): Found entity 1: add_sub_apc
Info (12128): Elaborating entity "add_sub_apc" for hierarchy "altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[1]|add_sub_apc:auto_generated"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[0]"
Info (12131): Elaborated megafunction instantiation "altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[0]", which is child of megafunction instantiation "altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|dffpipe:a_delay"
Info (12131): Elaborated megafunction instantiation "altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|dffpipe:a_delay", which is child of megafunction instantiation "altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[26]"
Info (12131): Elaborated megafunction instantiation "altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[26]", which is child of megafunction instantiation "altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[25]"
Info (12131): Elaborated megafunction instantiation "altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[25]", which is child of megafunction instantiation "altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[24]"
Info (12131): Elaborated megafunction instantiation "altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[24]", which is child of megafunction instantiation "altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[23]"
Info (12131): Elaborated megafunction instantiation "altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[23]", which is child of megafunction instantiation "altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[22]"
Info (12131): Elaborated megafunction instantiation "altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[22]", which is child of megafunction instantiation "altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[21]"
Info (12131): Elaborated megafunction instantiation "altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[21]", which is child of megafunction instantiation "altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[20]"
Info (12131): Elaborated megafunction instantiation "altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[20]", which is child of megafunction instantiation "altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[19]"
Info (12131): Elaborated megafunction instantiation "altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[19]", which is child of megafunction instantiation "altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[18]"
Info (12131): Elaborated megafunction instantiation "altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[18]", which is child of megafunction instantiation "altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[17]"
Info (12131): Elaborated megafunction instantiation "altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[17]", which is child of megafunction instantiation "altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[16]"
Info (12131): Elaborated megafunction instantiation "altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[16]", which is child of megafunction instantiation "altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[15]"
Info (12131): Elaborated megafunction instantiation "altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[15]", which is child of megafunction instantiation "altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[14]"
Info (12131): Elaborated megafunction instantiation "altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[14]", which is child of megafunction instantiation "altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[13]"
Info (12131): Elaborated megafunction instantiation "altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[13]", which is child of megafunction instantiation "altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[12]"
Info (12131): Elaborated megafunction instantiation "altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[12]", which is child of megafunction instantiation "altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[11]"
Info (12131): Elaborated megafunction instantiation "altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[11]", which is child of megafunction instantiation "altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[10]"
Info (12131): Elaborated megafunction instantiation "altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[10]", which is child of megafunction instantiation "altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[9]"
Info (12131): Elaborated megafunction instantiation "altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[9]", which is child of megafunction instantiation "altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[8]"
Info (12131): Elaborated megafunction instantiation "altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[8]", which is child of megafunction instantiation "altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]"
Info (12131): Elaborated megafunction instantiation "altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]", which is child of megafunction instantiation "altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[6]"
Info (12131): Elaborated megafunction instantiation "altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[6]", which is child of megafunction instantiation "altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[5]"
Info (12131): Elaborated megafunction instantiation "altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[5]", which is child of megafunction instantiation "altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[4]"
Info (12131): Elaborated megafunction instantiation "altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[4]", which is child of megafunction instantiation "altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[3]"
Info (12131): Elaborated megafunction instantiation "altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[3]", which is child of megafunction instantiation "altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[2]"
Info (12131): Elaborated megafunction instantiation "altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[2]", which is child of megafunction instantiation "altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[1]"
Info (12131): Elaborated megafunction instantiation "altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[1]", which is child of megafunction instantiation "altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[0]"
Info (12131): Elaborated megafunction instantiation "altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[0]", which is child of megafunction instantiation "altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[26]"
Info (12131): Elaborated megafunction instantiation "altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[26]", which is child of megafunction instantiation "altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[25]"
Info (12131): Elaborated megafunction instantiation "altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[25]", which is child of megafunction instantiation "altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[24]"
Info (12131): Elaborated megafunction instantiation "altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[24]", which is child of megafunction instantiation "altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[23]"
Info (12131): Elaborated megafunction instantiation "altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[23]", which is child of megafunction instantiation "altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[22]"
Info (12131): Elaborated megafunction instantiation "altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[22]", which is child of megafunction instantiation "altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[21]"
Info (12131): Elaborated megafunction instantiation "altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[21]", which is child of megafunction instantiation "altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[20]"
Info (12131): Elaborated megafunction instantiation "altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[20]", which is child of megafunction instantiation "altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[19]"
Info (12131): Elaborated megafunction instantiation "altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[19]", which is child of megafunction instantiation "altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[18]"
Info (12131): Elaborated megafunction instantiation "altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[18]", which is child of megafunction instantiation "altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[17]"
Info (12131): Elaborated megafunction instantiation "altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[17]", which is child of megafunction instantiation "altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[16]"
Info (12131): Elaborated megafunction instantiation "altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[16]", which is child of megafunction instantiation "altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[15]"
Info (12131): Elaborated megafunction instantiation "altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[15]", which is child of megafunction instantiation "altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[14]"
Info (12131): Elaborated megafunction instantiation "altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[14]", which is child of megafunction instantiation "altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[13]"
Info (12131): Elaborated megafunction instantiation "altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[13]", which is child of megafunction instantiation "altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[12]"
Info (12131): Elaborated megafunction instantiation "altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[12]", which is child of megafunction instantiation "altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[11]"
Info (12131): Elaborated megafunction instantiation "altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[11]", which is child of megafunction instantiation "altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[10]"
Info (12131): Elaborated megafunction instantiation "altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[10]", which is child of megafunction instantiation "altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[9]"
Info (12131): Elaborated megafunction instantiation "altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[9]", which is child of megafunction instantiation "altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[8]"
Info (12131): Elaborated megafunction instantiation "altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[8]", which is child of megafunction instantiation "altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]"
Info (12131): Elaborated megafunction instantiation "altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]", which is child of megafunction instantiation "altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[6]"
Info (12131): Elaborated megafunction instantiation "altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[6]", which is child of megafunction instantiation "altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[5]"
Info (12131): Elaborated megafunction instantiation "altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[5]", which is child of megafunction instantiation "altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[4]"
Info (12131): Elaborated megafunction instantiation "altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[4]", which is child of megafunction instantiation "altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[3]"
Info (12131): Elaborated megafunction instantiation "altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[3]", which is child of megafunction instantiation "altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[2]"
Info (12131): Elaborated megafunction instantiation "altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[2]", which is child of megafunction instantiation "altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[1]"
Info (12131): Elaborated megafunction instantiation "altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[1]", which is child of megafunction instantiation "altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[0]"
Info (12131): Elaborated megafunction instantiation "altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[0]", which is child of megafunction instantiation "altsqrt_unsign54bit_to_usign54bit:sqrt0|altsqrt:ALTSQRT_component"
Info (13014): Ignored 201 buffer(s)
    Info (13016): Ignored 27 CARRY_SUM buffer(s)
    Info (13019): Ignored 174 SOFT buffer(s)
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "var_norm_factor[26]" is stuck at GND
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 1654 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 232 input pins
    Info (21059): Implemented 27 output pins
    Info (21061): Implemented 1388 logic cells
    Info (21062): Implemented 7 DSP elements
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 693 megabytes
    Info: Processing ended: Sun Nov 15 02:26:09 2015
    Info: Elapsed time: 00:00:21
    Info: Total CPU time (on all processors): 00:00:40


