
*** Running vivado
    with args -log top.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source top.tcl -notrace


****** Vivado v2019.1.3 (64-bit)
  **** SW Build 2644227 on Wed Sep  4 09:45:24 MDT 2019
  **** IP Build 2633630 on Wed Sep  4 12:30:14 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/PROJECT/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.1/data/ip'.
Command: link_design -top top -part xc7z020clg400-2
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-2
INFO: [Project 1-454] Reading design checkpoint 'e:/PROJECT/mibus/ninli_fk/nanli_gfk8736_test/zynq_sys.srcs/sources_1/ip/ila_uart/ila_uart.dcp' for cell 'ila_uart_u0'
INFO: [Project 1-454] Reading design checkpoint 'E:/PROJECT/mibus/ninli_fk/nanli_gfk8736_test/zynq_sys.srcs/sources_1/axi_lite_to_apb_muti.dcp' for cell 'axi_lite_to_drp_wrapper_u0/register_u0'
INFO: [Project 1-454] Reading design checkpoint 'e:/PROJECT/mibus/ninli_fk/nanli_gfk8736_test/zynq_sys.srcs/sources_1/ip/sfifo_d2k_w9_to_r9/sfifo_d2k_w9_to_r9.dcp' for cell 'mlvds_wrapper_u0/mlvds_top_u0/apb_uart_u0/axis_d16_w8_to_r8_u0/sfifo_d4k_w9_to_r9_u0'
INFO: [Project 1-454] Reading design checkpoint 'e:/PROJECT/mibus/ninli_fk/nanli_gfk8736_test/zynq_sys.srcs/sources_1/bd/system_bd/ip/system_bd_axi_emif_0_0/system_bd_axi_emif_0_0.dcp' for cell 'system_bd_i/axi_emif_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/PROJECT/mibus/ninli_fk/nanli_gfk8736_test/zynq_sys.srcs/sources_1/bd/system_bd/ip/system_bd_axi_protocol_convert_0_0/system_bd_axi_protocol_convert_0_0.dcp' for cell 'system_bd_i/axi_protocol_convert_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/PROJECT/mibus/ninli_fk/nanli_gfk8736_test/zynq_sys.srcs/sources_1/bd/system_bd/ip/system_bd_processing_system7_0_0/system_bd_processing_system7_0_0.dcp' for cell 'system_bd_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/PROJECT/mibus/ninli_fk/nanli_gfk8736_test/zynq_sys.srcs/sources_1/bd/system_bd/ip/system_bd_rst_ps7_0_100M_0/system_bd_rst_ps7_0_100M_0.dcp' for cell 'system_bd_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint 'e:/PROJECT/mibus/ninli_fk/nanli_gfk8736_test/zynq_sys.srcs/sources_1/bd/system_bd/ip/system_bd_auto_pc_0/system_bd_auto_pc_0.dcp' for cell 'system_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 487 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Chipscope 16-324] Core: ila_uart_u0 UUID: d9183a9e-b095-563b-a704-9b809ee7d2d7 
Parsing XDC File [e:/PROJECT/mibus/ninli_fk/nanli_gfk8736_test/zynq_sys.srcs/sources_1/bd/system_bd/ip/system_bd_processing_system7_0_0/system_bd_processing_system7_0_0.xdc] for cell 'system_bd_i/processing_system7_0/inst'
Finished Parsing XDC File [e:/PROJECT/mibus/ninli_fk/nanli_gfk8736_test/zynq_sys.srcs/sources_1/bd/system_bd/ip/system_bd_processing_system7_0_0/system_bd_processing_system7_0_0.xdc] for cell 'system_bd_i/processing_system7_0/inst'
Parsing XDC File [e:/PROJECT/mibus/ninli_fk/nanli_gfk8736_test/zynq_sys.srcs/sources_1/bd/system_bd/ip/system_bd_axi_emif_0_0/src/fifo_dsp_zynq/fifo_dsp_zynq.xdc] for cell 'system_bd_i/axi_emif_0/inst/axi_emif_v1_0_S00_AXI_inst/zynq_dsp_emif_inst/u0_fifo_dsp_zynq/U0'
Finished Parsing XDC File [e:/PROJECT/mibus/ninli_fk/nanli_gfk8736_test/zynq_sys.srcs/sources_1/bd/system_bd/ip/system_bd_axi_emif_0_0/src/fifo_dsp_zynq/fifo_dsp_zynq.xdc] for cell 'system_bd_i/axi_emif_0/inst/axi_emif_v1_0_S00_AXI_inst/zynq_dsp_emif_inst/u0_fifo_dsp_zynq/U0'
Parsing XDC File [e:/PROJECT/mibus/ninli_fk/nanli_gfk8736_test/zynq_sys.srcs/sources_1/bd/system_bd/ip/system_bd_axi_emif_0_0/src/fifo_zynq_dsp/fifo_zynq_dsp.xdc] for cell 'system_bd_i/axi_emif_0/inst/axi_emif_v1_0_S00_AXI_inst/zynq_dsp_emif_inst/u0_fifo_zynq_dsp/U0'
Finished Parsing XDC File [e:/PROJECT/mibus/ninli_fk/nanli_gfk8736_test/zynq_sys.srcs/sources_1/bd/system_bd/ip/system_bd_axi_emif_0_0/src/fifo_zynq_dsp/fifo_zynq_dsp.xdc] for cell 'system_bd_i/axi_emif_0/inst/axi_emif_v1_0_S00_AXI_inst/zynq_dsp_emif_inst/u0_fifo_zynq_dsp/U0'
Parsing XDC File [e:/PROJECT/mibus/ninli_fk/nanli_gfk8736_test/zynq_sys.srcs/sources_1/bd/system_bd/ip/system_bd_rst_ps7_0_100M_0/system_bd_rst_ps7_0_100M_0_board.xdc] for cell 'system_bd_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [e:/PROJECT/mibus/ninli_fk/nanli_gfk8736_test/zynq_sys.srcs/sources_1/bd/system_bd/ip/system_bd_rst_ps7_0_100M_0/system_bd_rst_ps7_0_100M_0_board.xdc] for cell 'system_bd_i/rst_ps7_0_100M/U0'
Parsing XDC File [e:/PROJECT/mibus/ninli_fk/nanli_gfk8736_test/zynq_sys.srcs/sources_1/bd/system_bd/ip/system_bd_rst_ps7_0_100M_0/system_bd_rst_ps7_0_100M_0.xdc] for cell 'system_bd_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [e:/PROJECT/mibus/ninli_fk/nanli_gfk8736_test/zynq_sys.srcs/sources_1/bd/system_bd/ip/system_bd_rst_ps7_0_100M_0/system_bd_rst_ps7_0_100M_0.xdc] for cell 'system_bd_i/rst_ps7_0_100M/U0'
Parsing XDC File [e:/PROJECT/mibus/ninli_fk/nanli_gfk8736_test/zynq_sys.srcs/sources_1/ip/ila_uart/ila_v6_2/constraints/ila_impl.xdc] for cell 'ila_uart_u0/inst'
Finished Parsing XDC File [e:/PROJECT/mibus/ninli_fk/nanli_gfk8736_test/zynq_sys.srcs/sources_1/ip/ila_uart/ila_v6_2/constraints/ila_impl.xdc] for cell 'ila_uart_u0/inst'
Parsing XDC File [e:/PROJECT/mibus/ninli_fk/nanli_gfk8736_test/zynq_sys.srcs/sources_1/ip/ila_uart/ila_v6_2/constraints/ila.xdc] for cell 'ila_uart_u0/inst'
Finished Parsing XDC File [e:/PROJECT/mibus/ninli_fk/nanli_gfk8736_test/zynq_sys.srcs/sources_1/ip/ila_uart/ila_v6_2/constraints/ila.xdc] for cell 'ila_uart_u0/inst'
Parsing XDC File [e:/PROJECT/mibus/ninli_fk/nanli_gfk8736_test/zynq_sys.srcs/sources_1/ip/sfifo_d2k_w9_to_r9/sfifo_d2k_w9_to_r9.xdc] for cell 'mlvds_wrapper_u0/mlvds_top_u0/apb_uart_u0/axis_d16_w8_to_r8_u0/sfifo_d4k_w9_to_r9_u0/U0'
Finished Parsing XDC File [e:/PROJECT/mibus/ninli_fk/nanli_gfk8736_test/zynq_sys.srcs/sources_1/ip/sfifo_d2k_w9_to_r9/sfifo_d2k_w9_to_r9.xdc] for cell 'mlvds_wrapper_u0/mlvds_top_u0/apb_uart_u0/axis_d16_w8_to_r8_u0/sfifo_d4k_w9_to_r9_u0/U0'
Parsing XDC File [e:/PROJECT/mibus/ninli_fk/nanli_gfk8736_test/zynq_sys.srcs/sources_1/ip/sfifo_d2k_w9_to_r9/sfifo_d2k_w9_to_r9.xdc] for cell 'mlvds_wrapper_u0/mlvds_top_u0/apb_uart_u0/axis_d16_w8_to_r8_u1/sfifo_d4k_w9_to_r9_u0/U0'
Finished Parsing XDC File [e:/PROJECT/mibus/ninli_fk/nanli_gfk8736_test/zynq_sys.srcs/sources_1/ip/sfifo_d2k_w9_to_r9/sfifo_d2k_w9_to_r9.xdc] for cell 'mlvds_wrapper_u0/mlvds_top_u0/apb_uart_u0/axis_d16_w8_to_r8_u1/sfifo_d4k_w9_to_r9_u0/U0'
Parsing XDC File [e:/PROJECT/mibus/ninli_fk/nanli_gfk8736_test/zynq_sys.srcs/sources_1/ip/sfifo_d2k_w9_to_r9/sfifo_d2k_w9_to_r9.xdc] for cell 'mlvds_wrapper_u0/mlvds_top_u1/apb_uart_u0/axis_d16_w8_to_r8_u0/sfifo_d4k_w9_to_r9_u0/U0'
Finished Parsing XDC File [e:/PROJECT/mibus/ninli_fk/nanli_gfk8736_test/zynq_sys.srcs/sources_1/ip/sfifo_d2k_w9_to_r9/sfifo_d2k_w9_to_r9.xdc] for cell 'mlvds_wrapper_u0/mlvds_top_u1/apb_uart_u0/axis_d16_w8_to_r8_u0/sfifo_d4k_w9_to_r9_u0/U0'
Parsing XDC File [e:/PROJECT/mibus/ninli_fk/nanli_gfk8736_test/zynq_sys.srcs/sources_1/ip/sfifo_d2k_w9_to_r9/sfifo_d2k_w9_to_r9.xdc] for cell 'mlvds_wrapper_u0/mlvds_top_u1/apb_uart_u0/axis_d16_w8_to_r8_u1/sfifo_d4k_w9_to_r9_u0/U0'
Finished Parsing XDC File [e:/PROJECT/mibus/ninli_fk/nanli_gfk8736_test/zynq_sys.srcs/sources_1/ip/sfifo_d2k_w9_to_r9/sfifo_d2k_w9_to_r9.xdc] for cell 'mlvds_wrapper_u0/mlvds_top_u1/apb_uart_u0/axis_d16_w8_to_r8_u1/sfifo_d4k_w9_to_r9_u0/U0'
Parsing XDC File [e:/PROJECT/mibus/ninli_fk/nanli_gfk8736_test/zynq_sys.srcs/sources_1/ip/sfifo_d2k_w9_to_r9/sfifo_d2k_w9_to_r9.xdc] for cell 'rs422_wrapper_u0/apb_uart_u0/axis_d16_w8_to_r8_u0/sfifo_d4k_w9_to_r9_u0/U0'
Finished Parsing XDC File [e:/PROJECT/mibus/ninli_fk/nanli_gfk8736_test/zynq_sys.srcs/sources_1/ip/sfifo_d2k_w9_to_r9/sfifo_d2k_w9_to_r9.xdc] for cell 'rs422_wrapper_u0/apb_uart_u0/axis_d16_w8_to_r8_u0/sfifo_d4k_w9_to_r9_u0/U0'
Parsing XDC File [e:/PROJECT/mibus/ninli_fk/nanli_gfk8736_test/zynq_sys.srcs/sources_1/ip/sfifo_d2k_w9_to_r9/sfifo_d2k_w9_to_r9.xdc] for cell 'rs422_wrapper_u0/apb_uart_u0/axis_d16_w8_to_r8_u1/sfifo_d4k_w9_to_r9_u0/U0'
Finished Parsing XDC File [e:/PROJECT/mibus/ninli_fk/nanli_gfk8736_test/zynq_sys.srcs/sources_1/ip/sfifo_d2k_w9_to_r9/sfifo_d2k_w9_to_r9.xdc] for cell 'rs422_wrapper_u0/apb_uart_u0/axis_d16_w8_to_r8_u1/sfifo_d4k_w9_to_r9_u0/U0'
Parsing XDC File [e:/PROJECT/mibus/ninli_fk/nanli_gfk8736_test/zynq_sys.srcs/sources_1/ip/sfifo_d2k_w9_to_r9/sfifo_d2k_w9_to_r9.xdc] for cell 'rs422_wrapper_u0/apb_uart_u1/axis_d16_w8_to_r8_u0/sfifo_d4k_w9_to_r9_u0/U0'
Finished Parsing XDC File [e:/PROJECT/mibus/ninli_fk/nanli_gfk8736_test/zynq_sys.srcs/sources_1/ip/sfifo_d2k_w9_to_r9/sfifo_d2k_w9_to_r9.xdc] for cell 'rs422_wrapper_u0/apb_uart_u1/axis_d16_w8_to_r8_u0/sfifo_d4k_w9_to_r9_u0/U0'
Parsing XDC File [e:/PROJECT/mibus/ninli_fk/nanli_gfk8736_test/zynq_sys.srcs/sources_1/ip/sfifo_d2k_w9_to_r9/sfifo_d2k_w9_to_r9.xdc] for cell 'rs422_wrapper_u0/apb_uart_u1/axis_d16_w8_to_r8_u1/sfifo_d4k_w9_to_r9_u0/U0'
Finished Parsing XDC File [e:/PROJECT/mibus/ninli_fk/nanli_gfk8736_test/zynq_sys.srcs/sources_1/ip/sfifo_d2k_w9_to_r9/sfifo_d2k_w9_to_r9.xdc] for cell 'rs422_wrapper_u0/apb_uart_u1/axis_d16_w8_to_r8_u1/sfifo_d4k_w9_to_r9_u0/U0'
Parsing XDC File [e:/PROJECT/mibus/ninli_fk/nanli_gfk8736_test/zynq_sys.srcs/sources_1/ip/sfifo_d2k_w9_to_r9/sfifo_d2k_w9_to_r9.xdc] for cell 'rs422_wrapper_u0/apb_uart_u2/axis_d16_w8_to_r8_u0/sfifo_d4k_w9_to_r9_u0/U0'
Finished Parsing XDC File [e:/PROJECT/mibus/ninli_fk/nanli_gfk8736_test/zynq_sys.srcs/sources_1/ip/sfifo_d2k_w9_to_r9/sfifo_d2k_w9_to_r9.xdc] for cell 'rs422_wrapper_u0/apb_uart_u2/axis_d16_w8_to_r8_u0/sfifo_d4k_w9_to_r9_u0/U0'
Parsing XDC File [e:/PROJECT/mibus/ninli_fk/nanli_gfk8736_test/zynq_sys.srcs/sources_1/ip/sfifo_d2k_w9_to_r9/sfifo_d2k_w9_to_r9.xdc] for cell 'rs422_wrapper_u0/apb_uart_u2/axis_d16_w8_to_r8_u1/sfifo_d4k_w9_to_r9_u0/U0'
Finished Parsing XDC File [e:/PROJECT/mibus/ninli_fk/nanli_gfk8736_test/zynq_sys.srcs/sources_1/ip/sfifo_d2k_w9_to_r9/sfifo_d2k_w9_to_r9.xdc] for cell 'rs422_wrapper_u0/apb_uart_u2/axis_d16_w8_to_r8_u1/sfifo_d4k_w9_to_r9_u0/U0'
Parsing XDC File [e:/PROJECT/mibus/ninli_fk/nanli_gfk8736_test/zynq_sys.srcs/sources_1/ip/sfifo_d2k_w9_to_r9/sfifo_d2k_w9_to_r9.xdc] for cell 'rs422_wrapper_u0/apb_uart_u3/axis_d16_w8_to_r8_u0/sfifo_d4k_w9_to_r9_u0/U0'
Finished Parsing XDC File [e:/PROJECT/mibus/ninli_fk/nanli_gfk8736_test/zynq_sys.srcs/sources_1/ip/sfifo_d2k_w9_to_r9/sfifo_d2k_w9_to_r9.xdc] for cell 'rs422_wrapper_u0/apb_uart_u3/axis_d16_w8_to_r8_u0/sfifo_d4k_w9_to_r9_u0/U0'
Parsing XDC File [e:/PROJECT/mibus/ninli_fk/nanli_gfk8736_test/zynq_sys.srcs/sources_1/ip/sfifo_d2k_w9_to_r9/sfifo_d2k_w9_to_r9.xdc] for cell 'rs422_wrapper_u0/apb_uart_u3/axis_d16_w8_to_r8_u1/sfifo_d4k_w9_to_r9_u0/U0'
Finished Parsing XDC File [e:/PROJECT/mibus/ninli_fk/nanli_gfk8736_test/zynq_sys.srcs/sources_1/ip/sfifo_d2k_w9_to_r9/sfifo_d2k_w9_to_r9.xdc] for cell 'rs422_wrapper_u0/apb_uart_u3/axis_d16_w8_to_r8_u1/sfifo_d4k_w9_to_r9_u0/U0'
Parsing XDC File [E:/PROJECT/mibus/ninli_fk/nanli_gfk8736_test/zynq_sys.srcs/constrs_1/new/system.xdc]
Finished Parsing XDC File [E:/PROJECT/mibus/ninli_fk/nanli_gfk8736_test/zynq_sys.srcs/constrs_1/new/system.xdc]
Parsing XDC File [E:/PROJECT/mibus/ninli_fk/nanli_gfk8736_test/zynq_sys.srcs/constrs_1/new/time.xdc]
Finished Parsing XDC File [E:/PROJECT/mibus/ninli_fk/nanli_gfk8736_test/zynq_sys.srcs/constrs_1/new/time.xdc]
Parsing XDC File [e:/PROJECT/mibus/ninli_fk/nanli_gfk8736_test/zynq_sys.srcs/sources_1/bd/system_bd/ip/system_bd_axi_emif_0_0/src/fifo_dsp_zynq/fifo_dsp_zynq_clocks.xdc] for cell 'system_bd_i/axi_emif_0/inst/axi_emif_v1_0_S00_AXI_inst/zynq_dsp_emif_inst/u0_fifo_dsp_zynq/U0'
Finished Parsing XDC File [e:/PROJECT/mibus/ninli_fk/nanli_gfk8736_test/zynq_sys.srcs/sources_1/bd/system_bd/ip/system_bd_axi_emif_0_0/src/fifo_dsp_zynq/fifo_dsp_zynq_clocks.xdc] for cell 'system_bd_i/axi_emif_0/inst/axi_emif_v1_0_S00_AXI_inst/zynq_dsp_emif_inst/u0_fifo_dsp_zynq/U0'
Parsing XDC File [e:/PROJECT/mibus/ninli_fk/nanli_gfk8736_test/zynq_sys.srcs/sources_1/bd/system_bd/ip/system_bd_axi_emif_0_0/src/fifo_zynq_dsp/fifo_zynq_dsp_clocks.xdc] for cell 'system_bd_i/axi_emif_0/inst/axi_emif_v1_0_S00_AXI_inst/zynq_dsp_emif_inst/u0_fifo_zynq_dsp/U0'
Finished Parsing XDC File [e:/PROJECT/mibus/ninli_fk/nanli_gfk8736_test/zynq_sys.srcs/sources_1/bd/system_bd/ip/system_bd_axi_emif_0_0/src/fifo_zynq_dsp/fifo_zynq_dsp_clocks.xdc] for cell 'system_bd_i/axi_emif_0/inst/axi_emif_v1_0_S00_AXI_inst/zynq_dsp_emif_inst/u0_fifo_zynq_dsp/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 892.605 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 96 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 80 instances
  IOBUF => IOBUF (IBUF, OBUFT): 16 instances

19 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 892.605 ; gain = 478.812
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.508 . Memory (MB): peak = 914.508 ; gain = 21.902

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 14094b21e

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1462.953 ; gain = 548.445

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-220] Re-using generated and synthesized IP, "xilinx.com:ip:xsdbm:3.0", from Vivado IP cache entry "f403cb0c677e9bb2".
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 1640.719 ; gain = 0.000
Phase 1 Generate And Synthesize Debug Cores | Checksum: 18b6c5687

Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1640.719 ; gain = 38.980

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 12 inverter(s) to 24 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 193353b8e

Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1640.719 ; gain = 38.980
INFO: [Opt 31-389] Phase Retarget created 117 cells and removed 194 cells
INFO: [Opt 31-1021] In phase Retarget, 144 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 3 Constant propagation | Checksum: 14418ede6

Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1640.719 ; gain = 38.980
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 32 cells
INFO: [Opt 31-1021] In phase Constant propagation, 123 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Sweep
Phase 4 Sweep | Checksum: 1906164c5

Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 1640.719 ; gain = 38.980
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 608 cells
INFO: [Opt 31-1021] In phase Sweep, 991 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG ema_clk_p_IBUF_BUFG_inst to drive 77 load(s) on clock net ema_clk_p_IBUF_BUFG
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
Phase 5 BUFG optimization | Checksum: f7fbaf0f

Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 1640.719 ; gain = 38.980
INFO: [Opt 31-662] Phase BUFG optimization created 1 cells of which 1 are BUFGs and removed 0 cells.

Phase 6 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 6 Shift Register Optimization | Checksum: f7fbaf0f

Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 1640.719 ; gain = 38.980
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 7 Post Processing Netlist
Phase 7 Post Processing Netlist | Checksum: f7fbaf0f

Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 1640.719 ; gain = 38.980
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 130 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             117  |             194  |                                            144  |
|  Constant propagation         |               0  |              32  |                                            123  |
|  Sweep                        |               0  |             608  |                                            991  |
|  BUFG optimization            |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                            130  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1640.719 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 12cff9982

Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 1640.719 ; gain = 38.980

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=4.183 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 11 BRAM(s) out of a total of 12 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 1 newly gated: 0 Total Ports: 24
Ending PowerOpt Patch Enables Task | Checksum: 1557a7b69

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.077 . Memory (MB): peak = 1834.980 ; gain = 0.000
Ending Power Optimization Task | Checksum: 1557a7b69

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1834.980 ; gain = 194.262

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1557a7b69

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1834.980 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1834.980 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: dfac8b6f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1834.980 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
54 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:23 . Memory (MB): peak = 1834.980 ; gain = 942.375
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1834.980 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.059 . Memory (MB): peak = 1834.980 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/PROJECT/mibus/ninli_fk/nanli_gfk8736_test/zynq_sys.runs/impl_1/top_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_drc_opted.rpt -pb top_drc_opted.pb -rpx top_drc_opted.rpx
Command: report_drc -file top_drc_opted.rpt -pb top_drc_opted.pb -rpx top_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file E:/PROJECT/mibus/ninli_fk/nanli_gfk8736_test/zynq_sys.runs/impl_1/top_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1834.980 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: a8a5e7be

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1834.980 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1834.980 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
WARNING: [Place 30-87] Partially locked IO Bus is found. Following components of the IO Bus ema_csn are not locked:  'ema_csn[3]' 
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Place 30-574] Poor placement for routing between an IO pin and BUFG. This is normally an ERROR but the CLOCK_DEDICATED_ROUTE constraint is set to FALSE allowing your design to continue. The use of this override is highly discouraged as it may lead to very poor timing results. It is recommended that this error condition be corrected in the design.

	ema_clk_p_IBUF_inst (IBUF.O) is locked to IOB_X1Y123
	ema_clk_p_IBUF_BUFG_inst (BUFG.I) is provisionally placed by clockplacer on BUFGCTRL_X0Y1
Resolution: Poor placement of an IO pin and a BUFG has resulted in the router using a non-dedicated path between the two.  There are several things that could trigger this DRC, each of which can cause unpredictable clock insertion delays that result in poor timing.  This DRC could be caused by any of the following: (a) a clock port was placed on a pin that is not a CCIO-pin (b)the BUFG has not been placed in the same half of the device or SLR as the CCIO-pin (c) a single ended clock has been placed on the N-Side of a differential pair CCIO-pin.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: aa458841

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1834.980 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: a38201ca

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1834.980 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: a38201ca

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1834.980 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: a38201ca

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1834.980 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 36bda1fb

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1834.980 ; gain = 0.000

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1834.980 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 1d481531d

Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 1834.980 ; gain = 0.000
Phase 2.2 Global Placement Core | Checksum: 182c7ab39

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 1834.980 ; gain = 0.000
Phase 2 Global Placement | Checksum: 182c7ab39

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 1834.980 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 127529b94

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 1834.980 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 120e2c7de

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 1834.980 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 125ac1cf6

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 1834.980 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 14a531a9f

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 1834.980 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 8ee7612e

Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 1834.980 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: e3efc578

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 1834.980 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: cabd8247

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 1834.980 ; gain = 0.000
Phase 3 Detail Placement | Checksum: cabd8247

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 1834.980 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1d41454f0

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1d41454f0

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 1834.980 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=2.337. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 111476e21

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 1834.980 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 111476e21

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 1834.980 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 111476e21

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 1834.980 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 111476e21

Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 1834.980 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1834.980 ; gain = 0.000
Phase 4.4 Final Placement Cleanup | Checksum: e0f5e1ac

Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 1834.980 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: e0f5e1ac

Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 1834.980 ; gain = 0.000
Ending Placer Task | Checksum: c5166d89

Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 1834.980 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
82 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:13 . Memory (MB): peak = 1834.980 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1834.980 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.784 . Memory (MB): peak = 1834.980 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/PROJECT/mibus/ninli_fk/nanli_gfk8736_test/zynq_sys.runs/impl_1/top_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.077 . Memory (MB): peak = 1834.980 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_placed.rpt -pb top_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.223 . Memory (MB): peak = 1834.980 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC PLCK-12] Clock Placer Checks: Poor placement for routing between an IO pin and BUFG. 
Resolution: Poor placement of an IO pin and a BUFG has resulted in the router using a non-dedicated path between the two.  There are several things that could trigger this DRC, each of which can cause unpredictable clock insertion delays that result in poor timing.  This DRC could be caused by any of the following: (a) a clock port was placed on a pin that is not a CCIO-pin (b)the BUFG has not been placed in the same half of the device or SLR as the CCIO-pin (c) a single ended clock has been placed on the N-Side of a differential pair CCIO-pin.
 This is normally an ERROR but the CLOCK_DEDICATED_ROUTE constraint is set to FALSE allowing your design to continue. The use of this override is highly discouraged as it may lead to very poor timing results. It is recommended that this error condition be corrected in the design.

	ema_clk_p_IBUF_inst (IBUF.O) is locked to IOB_X1Y123
	ema_clk_p_IBUF_BUFG_inst (BUFG.I) is provisionally placed by clockplacer on BUFGCTRL_X0Y1
WARNING: [DRC PLIO-3] Placement Constraints Check for IO constraints: Partially locked IO Bus is found. Following components of the IO Bus ema_csn[5:2] are not locked:  ema_csn[3]
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 2 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 9276dc52 ConstDB: 0 ShapeSum: 329f9137 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 103a66dc5

Time (s): cpu = 00:00:28 ; elapsed = 00:00:23 . Memory (MB): peak = 1834.980 ; gain = 0.000
Post Restoration Checksum: NetGraph: 28967766 NumContArr: db0ff65f Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 103a66dc5

Time (s): cpu = 00:00:28 ; elapsed = 00:00:23 . Memory (MB): peak = 1834.980 ; gain = 0.000

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 103a66dc5

Time (s): cpu = 00:00:28 ; elapsed = 00:00:23 . Memory (MB): peak = 1834.980 ; gain = 0.000

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 103a66dc5

Time (s): cpu = 00:00:28 ; elapsed = 00:00:23 . Memory (MB): peak = 1834.980 ; gain = 0.000
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 9cc65633

Time (s): cpu = 00:00:31 ; elapsed = 00:00:25 . Memory (MB): peak = 1848.871 ; gain = 13.891
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.466  | TNS=0.000  | WHS=-0.379 | THS=-309.615|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: 1334d380c

Time (s): cpu = 00:00:33 ; elapsed = 00:00:26 . Memory (MB): peak = 1851.375 ; gain = 16.395
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.466  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: d5b686fb

Time (s): cpu = 00:00:33 ; elapsed = 00:00:26 . Memory (MB): peak = 1863.852 ; gain = 28.871
Phase 2 Router Initialization | Checksum: 10d5d48d2

Time (s): cpu = 00:00:33 ; elapsed = 00:00:26 . Memory (MB): peak = 1863.852 ; gain = 28.871

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00766284 %
  Global Horizontal Routing Utilization  = 0.00490196 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 7749
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 7749
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 12ef4ec26

Time (s): cpu = 00:00:35 ; elapsed = 00:00:28 . Memory (MB): peak = 1863.852 ; gain = 28.871

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 677
 Number of Nodes with overlaps = 43
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.905  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1ba088b9e

Time (s): cpu = 00:00:39 ; elapsed = 00:00:30 . Memory (MB): peak = 1863.852 ; gain = 28.871
Phase 4 Rip-up And Reroute | Checksum: 1ba088b9e

Time (s): cpu = 00:00:39 ; elapsed = 00:00:30 . Memory (MB): peak = 1863.852 ; gain = 28.871

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1ba088b9e

Time (s): cpu = 00:00:39 ; elapsed = 00:00:30 . Memory (MB): peak = 1863.852 ; gain = 28.871

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1ba088b9e

Time (s): cpu = 00:00:39 ; elapsed = 00:00:30 . Memory (MB): peak = 1863.852 ; gain = 28.871
Phase 5 Delay and Skew Optimization | Checksum: 1ba088b9e

Time (s): cpu = 00:00:39 ; elapsed = 00:00:30 . Memory (MB): peak = 1863.852 ; gain = 28.871

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 16602c7d0

Time (s): cpu = 00:00:40 ; elapsed = 00:00:31 . Memory (MB): peak = 1863.852 ; gain = 28.871
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.001  | TNS=0.000  | WHS=0.044  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 146e0be86

Time (s): cpu = 00:00:40 ; elapsed = 00:00:31 . Memory (MB): peak = 1863.852 ; gain = 28.871
Phase 6 Post Hold Fix | Checksum: 146e0be86

Time (s): cpu = 00:00:40 ; elapsed = 00:00:31 . Memory (MB): peak = 1863.852 ; gain = 28.871

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.18598 %
  Global Horizontal Routing Utilization  = 1.60438 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1982b3e02

Time (s): cpu = 00:00:40 ; elapsed = 00:00:31 . Memory (MB): peak = 1863.852 ; gain = 28.871

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1982b3e02

Time (s): cpu = 00:00:40 ; elapsed = 00:00:31 . Memory (MB): peak = 1863.852 ; gain = 28.871

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: c63349f5

Time (s): cpu = 00:00:40 ; elapsed = 00:00:32 . Memory (MB): peak = 1863.852 ; gain = 28.871

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.001  | TNS=0.000  | WHS=0.044  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: c63349f5

Time (s): cpu = 00:00:40 ; elapsed = 00:00:32 . Memory (MB): peak = 1863.852 ; gain = 28.871
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:40 ; elapsed = 00:00:32 . Memory (MB): peak = 1863.852 ; gain = 28.871

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
100 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:43 ; elapsed = 00:00:33 . Memory (MB): peak = 1863.852 ; gain = 28.871
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1863.852 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.942 . Memory (MB): peak = 1863.852 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/PROJECT/mibus/ninli_fk/nanli_gfk8736_test/zynq_sys.runs/impl_1/top_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_drc_routed.rpt -pb top_drc_routed.pb -rpx top_drc_routed.rpx
Command: report_drc -file top_drc_routed.rpt -pb top_drc_routed.pb -rpx top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file E:/PROJECT/mibus/ninli_fk/nanli_gfk8736_test/zynq_sys.runs/impl_1/top_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
Command: report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file E:/PROJECT/mibus/ninli_fk/nanli_gfk8736_test/zynq_sys.runs/impl_1/top_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
Command: report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
112 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file top_route_status.rpt -pb top_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file top_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file top_bus_skew_routed.rpt -pb top_bus_skew_routed.pb -rpx top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Command: write_bitstream -force top.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC RTSTAT-10] No routable loads: 49 net(s) have no routable loads. The problem bus(es) and/or net(s) are dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2:0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_capture[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_runtest[0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, mlvds_wrapper_u0/mlvds_top_u0/apb_uart_u0/axis_d16_w8_to_r8_u0/sfifo_d4k_w9_to_r9_u0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, rs422_wrapper_u0/apb_uart_u2/axis_d16_w8_to_r8_u1/sfifo_d4k_w9_to_r9_u0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, mlvds_wrapper_u0/mlvds_top_u1/apb_uart_u0/axis_d16_w8_to_r8_u0/sfifo_d4k_w9_to_r9_u0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, rs422_wrapper_u0/apb_uart_u0/axis_d16_w8_to_r8_u1/sfifo_d4k_w9_to_r9_u0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, mlvds_wrapper_u0/mlvds_top_u0/apb_uart_u0/axis_d16_w8_to_r8_u1/sfifo_d4k_w9_to_r9_u0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, rs422_wrapper_u0/apb_uart_u2/axis_d16_w8_to_r8_u0/sfifo_d4k_w9_to_r9_u0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb... and (the first 15 of 47 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 21162624 bits.
Writing bitstream ./top.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
131 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2339.898 ; gain = 449.617
INFO: [Common 17-206] Exiting Vivado at Sun Jan  7 00:09:40 2024...
