AArch64 LB+dsb.sytt+addrtt
"DSB.SYdRWTT RfeTT DpAddrdWTT RfeTT"
Cycle=RfeTT DSB.SYdRWTT RfeTT DpAddrdWTT
Generator=diycross7 (version 7.56+02~dev)
Prefetch=0:x=F,0:y=W,1:y=F,1:x=W
Com=Rf Rf
Orig=DSB.SYdRWTT RfeTT DpAddrdWTT RfeTT
{
0:X1=x:red; 0:X2=y:red; 0:X3=y:green;
1:X1=y:red; 1:X3=x:red; 1:X4=x:green;
}
 P0          | P1           ;
 MOV X0,X1   | MOV X0,X1    ;
 LDG X0,[X1] | LDG X0,[X1]  ;
 DSB SY      | EOR X2,X0,X0 ;
 STG X2,[X3] | ADD X5,X4,X2 ;
             | STG X3,[X5]  ;
exists (0:X0=x:red /\ 1:X0=y:red)
