$date
	Thu Oct  5 16:15:48 2017
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module test $end
$var wire 1 ! g $end
$var wire 1 " f $end
$var wire 1 # e $end
$var wire 1 $ d $end
$var wire 1 % c $end
$var wire 1 & b $end
$var wire 1 ' a $end
$var reg 4 ( in [3:0] $end
$scope module segment_7 $end
$var wire 1 ' a $end
$var wire 1 ) a0 $end
$var wire 1 * a0_ $end
$var wire 1 + a1 $end
$var wire 1 , a1_ $end
$var wire 1 - a2 $end
$var wire 1 . a2_ $end
$var wire 1 / a3 $end
$var wire 1 0 a3_ $end
$var wire 1 & b $end
$var wire 1 % c $end
$var wire 1 $ d $end
$var wire 1 # e $end
$var wire 1 " f $end
$var wire 1 ! g $end
$var wire 4 1 in [3:0] $end
$var wire 1 2 p $end
$var wire 1 3 q $end
$var wire 1 4 r $end
$var wire 1 5 s $end
$var wire 1 6 t $end
$var wire 1 7 t1 $end
$var wire 1 8 t2 $end
$var wire 1 9 t3 $end
$var wire 1 : t4 $end
$var wire 1 ; t5 $end
$var wire 1 < w1 $end
$var wire 1 = w2 $end
$var wire 1 > w3 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1>
1=
0<
0;
1:
09
18
17
06
05
14
03
02
b0 1
10
0/
1.
0-
1,
0+
1*
0)
b0 (
1'
1&
1%
1$
1#
1"
0!
$end
#10000
0#
0'
0&
0"
07
0:
04
0=
1)
0*
b1 (
b1 1
#20000
1#
1!
1"
1&
13
16
1:
12
14
0$
1+
0)
1*
0,
b10 (
b10 1
#30000
0"
1$
1<
08
0:
02
04
1)
0*
b11 (
b11 1
#40000
0#
1'
19
0&
0<
17
18
1=
03
0>
1-
0+
0)
1*
1,
0.
b100 (
b100 1
#50000
1#
1&
0%
1;
15
07
0=
1)
0*
b101 (
b101 1
#60000
1"
06
0;
12
05
1+
0)
1*
0,
b110 (
b110 1
#70000
0'
0#
1%
09
0"
0!
1;
1<
08
02
1)
0*
b111 (
b111 1
#80000
1#
1"
1'
1!
0;
0<
17
18
1=
1:
14
1/
0-
0+
0)
1*
1,
1.
00
b1000 (
b1000 1
#90000
0"
07
0:
04
0=
1)
0*
b1001 (
b1001 1
#100000
