// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition"

// DATE "05/19/2020 22:15:10"

// 
// Device: Altera 5CGXFC7C7F23C8 Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module HarvardArch (
	alu_out,
	ir_mux,
	CLK,
	pc_out,
	data_b,
	r0,
	state,
	data_a,
	r1,
	r2,
	r3,
	stack_out);
output 	[15:0] alu_out;
output 	[15:0] ir_mux;
input 	CLK;
output 	[10:0] pc_out;
output 	[15:0] data_b;
output 	[15:0] r0;
output 	[2:0] state;
output 	[15:0] data_a;
output 	[15:0] r1;
output 	[15:0] r2;
output 	[15:0] r3;
output 	[10:0] stack_out;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \CLK~input_o ;
wire \~GND~combout ;
wire \inst3|auto_generated|counter_comb_bita0~sumout ;
wire \inst3|auto_generated|counter_comb_bita0~COUT ;
wire \inst3|auto_generated|counter_comb_bita1~sumout ;
wire \inst3|auto_generated|counter_comb_bita1~COUT ;
wire \inst3|auto_generated|counter_comb_bita2~sumout ;
wire \inst3|auto_generated|counter_comb_bita2~COUT ;
wire \inst3|auto_generated|counter_comb_bita3~sumout ;
wire \inst3|auto_generated|counter_comb_bita3~COUT ;
wire \inst3|auto_generated|counter_comb_bita4~sumout ;
wire \inst3|auto_generated|counter_comb_bita4~COUT ;
wire \inst3|auto_generated|counter_comb_bita5~sumout ;
wire \inst3|auto_generated|counter_comb_bita5~COUT ;
wire \inst3|auto_generated|counter_comb_bita6~sumout ;
wire \inst3|auto_generated|counter_comb_bita6~COUT ;
wire \inst3|auto_generated|counter_comb_bita7~sumout ;
wire \inst3|auto_generated|counter_comb_bita7~COUT ;
wire \inst3|auto_generated|counter_comb_bita8~sumout ;
wire \inst3|auto_generated|counter_comb_bita8~COUT ;
wire \inst3|auto_generated|counter_comb_bita9~sumout ;
wire \inst3|auto_generated|counter_comb_bita9~COUT ;
wire \inst3|auto_generated|counter_comb_bita10~sumout ;
wire \inst2|stack_mux~0_combout ;
wire \inst19|inst|Add0~42 ;
wire \inst19|inst|Add0~38 ;
wire \inst19|inst|Add0~34 ;
wire \inst19|inst|Add0~30 ;
wire \inst19|inst|Add0~26 ;
wire \inst19|inst|Add0~22 ;
wire \inst19|inst|Add0~18 ;
wire \inst19|inst|Add0~14 ;
wire \inst19|inst|Add0~10 ;
wire \inst19|inst|Add0~6 ;
wire \inst19|inst|Add0~1_sumout ;
wire \inst9|inst1~combout ;
wire \inst9|inst2|dffs[0]~0_combout ;
wire \inst2|e~0_combout ;
wire \inst2|push~0_combout ;
wire \inst19|inst3|Add2~0_combout ;
wire \inst19|inst3|Add2~1_combout ;
wire \inst19|inst3|Add2~2_combout ;
wire \inst19|MUX4B|auto_generated|l3_w10_n0_mux_dataout~0_combout ;
wire \inst19|MUX4B|auto_generated|l3_w10_n0_mux_dataout~1_combout ;
wire \inst17|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout ;
wire \inst2|pc_load~0_combout ;
wire \inst15|Add0~1_sumout ;
wire \inst15|Add0~2 ;
wire \inst15|Add0~5_sumout ;
wire \inst15|Add0~6 ;
wire \inst15|Add0~9_sumout ;
wire \inst15|Add0~10 ;
wire \inst15|Add0~13_sumout ;
wire \inst15|Add0~14 ;
wire \inst15|Add0~17_sumout ;
wire \inst15|Add0~18 ;
wire \inst15|Add0~21_sumout ;
wire \inst15|Add0~22 ;
wire \inst15|Add0~25_sumout ;
wire \inst15|Add0~26 ;
wire \inst15|Add0~29_sumout ;
wire \inst15|Add0~30 ;
wire \inst15|Add0~33_sumout ;
wire \inst15|Add0~34 ;
wire \inst15|Add0~37_sumout ;
wire \inst15|Add0~38 ;
wire \inst15|Add0~41_sumout ;
wire \inst12|Mux0~0_combout ;
wire \inst7|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout ;
wire \inst7|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ;
wire \inst12|ldr~combout ;
wire \inst11|MUX4B|auto_generated|l2_w10_n0_mux_dataout~0_combout ;
wire \inst11|MUX4A|auto_generated|l2_w10_n0_mux_dataout~0_combout ;
wire \inst11|MUX4A|auto_generated|l2_w9_n0_mux_dataout~0_combout ;
wire \inst11|MUX4A|auto_generated|l2_w8_n0_mux_dataout~0_combout ;
wire \inst11|MUX4A|auto_generated|l2_w7_n0_mux_dataout~0_combout ;
wire \inst11|MUX4A|auto_generated|l2_w6_n0_mux_dataout~0_combout ;
wire \inst11|MUX4A|auto_generated|l2_w5_n0_mux_dataout~0_combout ;
wire \inst11|MUX4A|auto_generated|l2_w4_n0_mux_dataout~0_combout ;
wire \inst11|MUX4A|auto_generated|l2_w3_n0_mux_dataout~0_combout ;
wire \inst11|MUX4A|auto_generated|l2_w2_n0_mux_dataout~0_combout ;
wire \inst11|MUX4A|auto_generated|l2_w1_n0_mux_dataout~0_combout ;
wire \inst11|MUX4B|auto_generated|l2_w0_n0_mux_dataout~0_combout ;
wire \inst12|Add0~67_cout ;
wire \inst12|Add0~61_sumout ;
wire \inst12|Mux11~0_combout ;
wire \inst12|Mux15~0_combout ;
wire \inst16|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout ;
wire \inst11|MUX4A|auto_generated|l2_w0_n0_mux_dataout~0_combout ;
wire \inst12|Add0~64_combout ;
wire \inst12|Add0~62 ;
wire \inst12|Add0~57_sumout ;
wire \inst12|Mux14~0_combout ;
wire \inst16|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ;
wire \inst11|MUX4B|auto_generated|l2_w1_n0_mux_dataout~0_combout ;
wire \inst12|Add0~58 ;
wire \inst12|Add0~53_sumout ;
wire \inst12|Mux13~0_combout ;
wire \inst16|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout ;
wire \inst11|MUX4B|auto_generated|l2_w2_n0_mux_dataout~0_combout ;
wire \inst12|Add0~54 ;
wire \inst12|Add0~49_sumout ;
wire \inst12|Mux12~0_combout ;
wire \inst16|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout ;
wire \inst11|MUX4B|auto_generated|l2_w3_n0_mux_dataout~0_combout ;
wire \inst12|Add0~50 ;
wire \inst12|Add0~45_sumout ;
wire \inst12|Mux11~1_combout ;
wire \inst16|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout ;
wire \inst11|MUX4B|auto_generated|l2_w4_n0_mux_dataout~0_combout ;
wire \inst12|Add0~46 ;
wire \inst12|Add0~41_sumout ;
wire \inst12|Mux10~0_combout ;
wire \inst16|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout ;
wire \inst11|MUX4B|auto_generated|l2_w5_n0_mux_dataout~0_combout ;
wire \inst12|Add0~42 ;
wire \inst12|Add0~37_sumout ;
wire \inst12|Mux9~0_combout ;
wire \inst16|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout ;
wire \inst11|MUX4B|auto_generated|l2_w6_n0_mux_dataout~0_combout ;
wire \inst12|Add0~38 ;
wire \inst12|Add0~33_sumout ;
wire \inst12|Mux8~0_combout ;
wire \inst16|$00000|auto_generated|l1_w7_n0_mux_dataout~0_combout ;
wire \inst11|MUX4B|auto_generated|l2_w7_n0_mux_dataout~0_combout ;
wire \inst12|Add0~34 ;
wire \inst12|Add0~29_sumout ;
wire \inst12|Mux7~0_combout ;
wire \inst16|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout ;
wire \inst11|MUX4B|auto_generated|l2_w8_n0_mux_dataout~0_combout ;
wire \inst12|Add0~30 ;
wire \inst12|Add0~25_sumout ;
wire \inst12|Mux6~0_combout ;
wire \inst16|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout ;
wire \inst11|MUX4B|auto_generated|l2_w9_n0_mux_dataout~0_combout ;
wire \inst12|Add0~26 ;
wire \inst12|Add0~21_sumout ;
wire \inst11|MUX4A|auto_generated|l2_w11_n0_mux_dataout~0_combout ;
wire \inst12|Add0~22 ;
wire \inst12|Add0~17_sumout ;
wire \inst11|MUX4A|auto_generated|l2_w12_n0_mux_dataout~0_combout ;
wire \inst12|Add0~18 ;
wire \inst12|Add0~13_sumout ;
wire \inst11|MUX4A|auto_generated|l2_w13_n0_mux_dataout~0_combout ;
wire \inst12|Add0~14 ;
wire \inst12|Add0~9_sumout ;
wire \inst12|Add0~10 ;
wire \inst12|Add0~5_sumout ;
wire \inst12|Add0~6 ;
wire \inst12|Add0~1_sumout ;
wire \inst16|$00000|auto_generated|l1_w15_n0_mux_dataout~0_combout ;
wire \inst11|MUX4B|auto_generated|l2_w15_n0_mux_dataout~0_combout ;
wire \inst12|Mux1~0_combout ;
wire \inst16|$00000|auto_generated|l1_w14_n0_mux_dataout~0_combout ;
wire \inst11|MUX4B|auto_generated|l2_w14_n0_mux_dataout~0_combout ;
wire \inst12|Mux2~0_combout ;
wire \inst16|$00000|auto_generated|l1_w13_n0_mux_dataout~0_combout ;
wire \inst2|acc_load~combout ;
wire \inst11|DEMUX4|auto_generated|w_anode1w[2]~0_combout ;
wire \inst11|G1~combout ;
wire \inst11|MUX4B|auto_generated|l2_w13_n0_mux_dataout~0_combout ;
wire \inst12|Mux3~0_combout ;
wire \inst16|$00000|auto_generated|l1_w12_n0_mux_dataout~0_combout ;
wire \inst11|MUX4B|auto_generated|l2_w12_n0_mux_dataout~0_combout ;
wire \inst12|Mux4~0_combout ;
wire \inst16|$00000|auto_generated|l1_w11_n0_mux_dataout~0_combout ;
wire \inst11|MUX4B|auto_generated|l2_w11_n0_mux_dataout~0_combout ;
wire \inst12|Mux5~0_combout ;
wire \inst16|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout ;
wire \inst8|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout ;
wire \inst8|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout ;
wire \inst8|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout ;
wire \inst8|$00000|auto_generated|l1_w7_n0_mux_dataout~0_combout ;
wire \inst8|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout ;
wire \inst8|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout ;
wire \inst8|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout ;
wire \inst8|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout ;
wire \inst8|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout ;
wire \inst8|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ;
wire \inst8|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout ;
wire \inst11|MUX4A|auto_generated|l2_w14_n0_mux_dataout~0_combout ;
wire \inst2|pc_load~1_combout ;
wire \inst2|pc_load~2_combout ;
wire \inst2|pc_load~3_combout ;
wire \inst2|pc_load~4_combout ;
wire \inst2|pc_load~5_combout ;
wire \inst3|auto_generated|_~0_combout ;
wire \inst19|inst|Add0~5_sumout ;
wire \inst19|MUX4B|auto_generated|l3_w9_n0_mux_dataout~0_combout ;
wire \inst19|MUX4B|auto_generated|l3_w9_n0_mux_dataout~1_combout ;
wire \inst17|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout ;
wire \inst19|inst|Add0~9_sumout ;
wire \inst19|MUX4B|auto_generated|l3_w8_n0_mux_dataout~0_combout ;
wire \inst19|MUX4B|auto_generated|l3_w8_n0_mux_dataout~1_combout ;
wire \inst17|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout ;
wire \inst19|inst|Add0~13_sumout ;
wire \inst19|MUX4B|auto_generated|l3_w7_n0_mux_dataout~0_combout ;
wire \inst19|MUX4B|auto_generated|l3_w7_n0_mux_dataout~1_combout ;
wire \inst17|$00000|auto_generated|l1_w7_n0_mux_dataout~0_combout ;
wire \inst19|inst|Add0~17_sumout ;
wire \inst19|MUX4B|auto_generated|l3_w6_n0_mux_dataout~0_combout ;
wire \inst19|MUX4B|auto_generated|l3_w6_n0_mux_dataout~1_combout ;
wire \inst17|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout ;
wire \inst19|inst|Add0~21_sumout ;
wire \inst19|MUX4B|auto_generated|l3_w5_n0_mux_dataout~0_combout ;
wire \inst19|MUX4B|auto_generated|l3_w5_n0_mux_dataout~1_combout ;
wire \inst17|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout ;
wire \inst19|inst|Add0~25_sumout ;
wire \inst19|MUX4B|auto_generated|l3_w4_n0_mux_dataout~0_combout ;
wire \inst19|MUX4B|auto_generated|l3_w4_n0_mux_dataout~1_combout ;
wire \inst17|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout ;
wire \inst19|inst|Add0~29_sumout ;
wire \inst19|MUX4B|auto_generated|l3_w3_n0_mux_dataout~0_combout ;
wire \inst19|MUX4B|auto_generated|l3_w3_n0_mux_dataout~1_combout ;
wire \inst17|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout ;
wire \inst19|inst|Add0~33_sumout ;
wire \inst19|MUX4B|auto_generated|l3_w2_n0_mux_dataout~0_combout ;
wire \inst19|MUX4B|auto_generated|l3_w2_n0_mux_dataout~1_combout ;
wire \inst17|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout ;
wire \inst19|inst|Add0~37_sumout ;
wire \inst19|MUX4B|auto_generated|l3_w1_n0_mux_dataout~0_combout ;
wire \inst19|MUX4B|auto_generated|l3_w1_n0_mux_dataout~1_combout ;
wire \inst17|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ;
wire \inst19|inst|Add0~41_sumout ;
wire \inst19|MUX4B|auto_generated|l3_w0_n0_mux_dataout~0_combout ;
wire \inst19|MUX4B|auto_generated|l3_w0_n0_mux_dataout~1_combout ;
wire \inst17|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout ;
wire \inst2|WrEn~0_combout ;
wire \inst11|MUX4A|auto_generated|l2_w15_n0_mux_dataout~0_combout ;
wire \inst12|Mux0~1_combout ;
wire \inst12|Mux1~1_combout ;
wire \inst12|Mux2~1_combout ;
wire \inst12|Mux3~1_combout ;
wire \inst12|Mux4~1_combout ;
wire \inst12|Mux5~1_combout ;
wire \inst12|Mux6~1_combout ;
wire \inst12|Mux7~1_combout ;
wire \inst12|Mux8~1_combout ;
wire \inst12|Mux9~1_combout ;
wire \inst12|Mux10~1_combout ;
wire \inst12|Mux11~2_combout ;
wire \inst12|Mux12~1_combout ;
wire \inst12|Mux13~1_combout ;
wire \inst12|Mux14~1_combout ;
wire \inst12|Mux15~1_combout ;
wire \inst19|MUX4B|auto_generated|l3_w10_n0_mux_dataout~2_combout ;
wire \inst19|MUX4B|auto_generated|l3_w9_n0_mux_dataout~2_combout ;
wire \inst19|MUX4B|auto_generated|l3_w8_n0_mux_dataout~2_combout ;
wire \inst19|MUX4B|auto_generated|l3_w7_n0_mux_dataout~2_combout ;
wire \inst19|MUX4B|auto_generated|l3_w6_n0_mux_dataout~2_combout ;
wire \inst19|MUX4B|auto_generated|l3_w5_n0_mux_dataout~2_combout ;
wire \inst19|MUX4B|auto_generated|l3_w4_n0_mux_dataout~2_combout ;
wire \inst19|MUX4B|auto_generated|l3_w3_n0_mux_dataout~2_combout ;
wire \inst19|MUX4B|auto_generated|l3_w2_n0_mux_dataout~2_combout ;
wire \inst19|MUX4B|auto_generated|l3_w1_n0_mux_dataout~2_combout ;
wire \inst19|MUX4B|auto_generated|l3_w0_n0_mux_dataout~2_combout ;
wire [3:0] \inst19|DEMUX4|auto_generated|w_anode1w ;
wire [3:0] \inst19|DEMUX4|auto_generated|w_anode38w ;
wire [3:0] \inst19|DEMUX4|auto_generated|w_anode28w ;
wire [3:0] \inst19|DEMUX4|auto_generated|w_anode78w ;
wire [3:0] \inst19|DEMUX4|auto_generated|w_anode68w ;
wire [3:0] \inst19|DEMUX4|auto_generated|w_anode58w ;
wire [3:0] \inst19|DEMUX4|auto_generated|w_anode48w ;
wire [10:0] \inst19|R4|dffs ;
wire [2:0] \inst9|inst2|dffs ;
wire [15:0] \inst11|R3|dffs ;
wire [15:0] \inst11|R1|dffs ;
wire [10:0] \inst19|R1|dffs ;
wire [15:0] \inst1|altsyncram_component|auto_generated|q_b ;
wire [10:0] \inst19|R7|dffs ;
wire [10:0] \inst19|R0|dffs ;
wire [2:0] \inst9|inst|n ;
wire [10:0] \inst19|R6|dffs ;
wire [15:0] \inst11|R2|dffs ;
wire [15:0] \inst1|altsyncram_component|auto_generated|q_a ;
wire [10:0] \inst3|auto_generated|counter_reg_bit ;
wire [2:0] \inst11|DEMUX4|auto_generated|w_anode22w ;
wire [15:0] \inst|altsyncram_component|auto_generated|q_a ;
wire [3:0] \inst19|DEMUX4|auto_generated|w_anode18w ;
wire [10:0] \inst19|R5|dffs ;
wire [15:0] \inst11|R0|dffs ;
wire [2:0] \inst19|inst2|dffs ;
wire [10:0] \inst19|R2|dffs ;
wire [10:0] \inst19|R3|dffs ;
wire [2:0] \inst11|DEMUX4|auto_generated|w_anode14w ;
wire [2:0] \inst11|DEMUX4|auto_generated|w_anode30w ;

wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;

assign \inst|altsyncram_component|auto_generated|q_a [13] = \inst|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|q_a [14] = \inst|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|q_a [15] = \inst|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|q_a [2] = \inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|q_a [11] = \inst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|q_a [12] = \inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|q_a [3] = \inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|q_a [0] = \inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|q_a [1] = \inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|q_a [10] = \inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|q_a [9] = \inst|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|q_a [8] = \inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|q_a [7] = \inst|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|q_a [6] = \inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|q_a [5] = \inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|q_a [4] = \inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|q_a [15] = \inst1|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|q_b [15] = \inst1|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|q_a [14] = \inst1|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|q_b [14] = \inst1|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|q_a [13] = \inst1|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|q_b [13] = \inst1|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|q_a [12] = \inst1|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|q_b [12] = \inst1|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|q_a [11] = \inst1|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|q_b [11] = \inst1|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|q_a [10] = \inst1|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|q_b [10] = \inst1|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|q_a [9] = \inst1|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|q_b [9] = \inst1|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|q_a [8] = \inst1|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|q_b [8] = \inst1|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|q_a [7] = \inst1|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|q_b [7] = \inst1|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|q_a [6] = \inst1|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|q_b [6] = \inst1|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|q_a [5] = \inst1|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|q_b [5] = \inst1|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|q_a [4] = \inst1|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|q_b [4] = \inst1|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|q_a [3] = \inst1|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|q_b [3] = \inst1|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|q_a [2] = \inst1|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|q_b [2] = \inst1|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|q_a [1] = \inst1|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|q_b [1] = \inst1|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|q_a [0] = \inst1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|q_b [0] = \inst1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

cyclonev_io_obuf \alu_out[15]~output (
	.i(\inst12|Mux0~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(alu_out[15]),
	.obar());
// synopsys translate_off
defparam \alu_out[15]~output .bus_hold = "false";
defparam \alu_out[15]~output .open_drain_output = "false";
defparam \alu_out[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \alu_out[14]~output (
	.i(\inst12|Mux1~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(alu_out[14]),
	.obar());
// synopsys translate_off
defparam \alu_out[14]~output .bus_hold = "false";
defparam \alu_out[14]~output .open_drain_output = "false";
defparam \alu_out[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \alu_out[13]~output (
	.i(\inst12|Mux2~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(alu_out[13]),
	.obar());
// synopsys translate_off
defparam \alu_out[13]~output .bus_hold = "false";
defparam \alu_out[13]~output .open_drain_output = "false";
defparam \alu_out[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \alu_out[12]~output (
	.i(\inst12|Mux3~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(alu_out[12]),
	.obar());
// synopsys translate_off
defparam \alu_out[12]~output .bus_hold = "false";
defparam \alu_out[12]~output .open_drain_output = "false";
defparam \alu_out[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \alu_out[11]~output (
	.i(\inst12|Mux4~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(alu_out[11]),
	.obar());
// synopsys translate_off
defparam \alu_out[11]~output .bus_hold = "false";
defparam \alu_out[11]~output .open_drain_output = "false";
defparam \alu_out[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \alu_out[10]~output (
	.i(\inst12|Mux5~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(alu_out[10]),
	.obar());
// synopsys translate_off
defparam \alu_out[10]~output .bus_hold = "false";
defparam \alu_out[10]~output .open_drain_output = "false";
defparam \alu_out[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \alu_out[9]~output (
	.i(\inst12|Mux6~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(alu_out[9]),
	.obar());
// synopsys translate_off
defparam \alu_out[9]~output .bus_hold = "false";
defparam \alu_out[9]~output .open_drain_output = "false";
defparam \alu_out[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \alu_out[8]~output (
	.i(\inst12|Mux7~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(alu_out[8]),
	.obar());
// synopsys translate_off
defparam \alu_out[8]~output .bus_hold = "false";
defparam \alu_out[8]~output .open_drain_output = "false";
defparam \alu_out[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \alu_out[7]~output (
	.i(\inst12|Mux8~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(alu_out[7]),
	.obar());
// synopsys translate_off
defparam \alu_out[7]~output .bus_hold = "false";
defparam \alu_out[7]~output .open_drain_output = "false";
defparam \alu_out[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \alu_out[6]~output (
	.i(\inst12|Mux9~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(alu_out[6]),
	.obar());
// synopsys translate_off
defparam \alu_out[6]~output .bus_hold = "false";
defparam \alu_out[6]~output .open_drain_output = "false";
defparam \alu_out[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \alu_out[5]~output (
	.i(\inst12|Mux10~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(alu_out[5]),
	.obar());
// synopsys translate_off
defparam \alu_out[5]~output .bus_hold = "false";
defparam \alu_out[5]~output .open_drain_output = "false";
defparam \alu_out[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \alu_out[4]~output (
	.i(\inst12|Mux11~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(alu_out[4]),
	.obar());
// synopsys translate_off
defparam \alu_out[4]~output .bus_hold = "false";
defparam \alu_out[4]~output .open_drain_output = "false";
defparam \alu_out[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \alu_out[3]~output (
	.i(\inst12|Mux12~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(alu_out[3]),
	.obar());
// synopsys translate_off
defparam \alu_out[3]~output .bus_hold = "false";
defparam \alu_out[3]~output .open_drain_output = "false";
defparam \alu_out[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \alu_out[2]~output (
	.i(\inst12|Mux13~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(alu_out[2]),
	.obar());
// synopsys translate_off
defparam \alu_out[2]~output .bus_hold = "false";
defparam \alu_out[2]~output .open_drain_output = "false";
defparam \alu_out[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \alu_out[1]~output (
	.i(\inst12|Mux14~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(alu_out[1]),
	.obar());
// synopsys translate_off
defparam \alu_out[1]~output .bus_hold = "false";
defparam \alu_out[1]~output .open_drain_output = "false";
defparam \alu_out[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \alu_out[0]~output (
	.i(\inst12|Mux15~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(alu_out[0]),
	.obar());
// synopsys translate_off
defparam \alu_out[0]~output .bus_hold = "false";
defparam \alu_out[0]~output .open_drain_output = "false";
defparam \alu_out[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \ir_mux[15]~output (
	.i(\inst|altsyncram_component|auto_generated|q_a [15]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ir_mux[15]),
	.obar());
// synopsys translate_off
defparam \ir_mux[15]~output .bus_hold = "false";
defparam \ir_mux[15]~output .open_drain_output = "false";
defparam \ir_mux[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \ir_mux[14]~output (
	.i(\inst|altsyncram_component|auto_generated|q_a [14]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ir_mux[14]),
	.obar());
// synopsys translate_off
defparam \ir_mux[14]~output .bus_hold = "false";
defparam \ir_mux[14]~output .open_drain_output = "false";
defparam \ir_mux[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \ir_mux[13]~output (
	.i(\inst|altsyncram_component|auto_generated|q_a [13]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ir_mux[13]),
	.obar());
// synopsys translate_off
defparam \ir_mux[13]~output .bus_hold = "false";
defparam \ir_mux[13]~output .open_drain_output = "false";
defparam \ir_mux[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \ir_mux[12]~output (
	.i(\inst|altsyncram_component|auto_generated|q_a [12]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ir_mux[12]),
	.obar());
// synopsys translate_off
defparam \ir_mux[12]~output .bus_hold = "false";
defparam \ir_mux[12]~output .open_drain_output = "false";
defparam \ir_mux[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \ir_mux[11]~output (
	.i(\inst|altsyncram_component|auto_generated|q_a [11]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ir_mux[11]),
	.obar());
// synopsys translate_off
defparam \ir_mux[11]~output .bus_hold = "false";
defparam \ir_mux[11]~output .open_drain_output = "false";
defparam \ir_mux[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \ir_mux[10]~output (
	.i(\inst|altsyncram_component|auto_generated|q_a [10]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ir_mux[10]),
	.obar());
// synopsys translate_off
defparam \ir_mux[10]~output .bus_hold = "false";
defparam \ir_mux[10]~output .open_drain_output = "false";
defparam \ir_mux[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \ir_mux[9]~output (
	.i(\inst|altsyncram_component|auto_generated|q_a [9]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ir_mux[9]),
	.obar());
// synopsys translate_off
defparam \ir_mux[9]~output .bus_hold = "false";
defparam \ir_mux[9]~output .open_drain_output = "false";
defparam \ir_mux[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \ir_mux[8]~output (
	.i(\inst|altsyncram_component|auto_generated|q_a [8]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ir_mux[8]),
	.obar());
// synopsys translate_off
defparam \ir_mux[8]~output .bus_hold = "false";
defparam \ir_mux[8]~output .open_drain_output = "false";
defparam \ir_mux[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \ir_mux[7]~output (
	.i(\inst|altsyncram_component|auto_generated|q_a [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ir_mux[7]),
	.obar());
// synopsys translate_off
defparam \ir_mux[7]~output .bus_hold = "false";
defparam \ir_mux[7]~output .open_drain_output = "false";
defparam \ir_mux[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \ir_mux[6]~output (
	.i(\inst|altsyncram_component|auto_generated|q_a [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ir_mux[6]),
	.obar());
// synopsys translate_off
defparam \ir_mux[6]~output .bus_hold = "false";
defparam \ir_mux[6]~output .open_drain_output = "false";
defparam \ir_mux[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \ir_mux[5]~output (
	.i(\inst|altsyncram_component|auto_generated|q_a [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ir_mux[5]),
	.obar());
// synopsys translate_off
defparam \ir_mux[5]~output .bus_hold = "false";
defparam \ir_mux[5]~output .open_drain_output = "false";
defparam \ir_mux[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \ir_mux[4]~output (
	.i(\inst|altsyncram_component|auto_generated|q_a [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ir_mux[4]),
	.obar());
// synopsys translate_off
defparam \ir_mux[4]~output .bus_hold = "false";
defparam \ir_mux[4]~output .open_drain_output = "false";
defparam \ir_mux[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \ir_mux[3]~output (
	.i(\inst|altsyncram_component|auto_generated|q_a [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ir_mux[3]),
	.obar());
// synopsys translate_off
defparam \ir_mux[3]~output .bus_hold = "false";
defparam \ir_mux[3]~output .open_drain_output = "false";
defparam \ir_mux[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \ir_mux[2]~output (
	.i(\inst|altsyncram_component|auto_generated|q_a [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ir_mux[2]),
	.obar());
// synopsys translate_off
defparam \ir_mux[2]~output .bus_hold = "false";
defparam \ir_mux[2]~output .open_drain_output = "false";
defparam \ir_mux[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \ir_mux[1]~output (
	.i(\inst|altsyncram_component|auto_generated|q_a [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ir_mux[1]),
	.obar());
// synopsys translate_off
defparam \ir_mux[1]~output .bus_hold = "false";
defparam \ir_mux[1]~output .open_drain_output = "false";
defparam \ir_mux[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \ir_mux[0]~output (
	.i(\inst|altsyncram_component|auto_generated|q_a [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ir_mux[0]),
	.obar());
// synopsys translate_off
defparam \ir_mux[0]~output .bus_hold = "false";
defparam \ir_mux[0]~output .open_drain_output = "false";
defparam \ir_mux[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \pc_out[10]~output (
	.i(\inst3|auto_generated|counter_reg_bit [10]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc_out[10]),
	.obar());
// synopsys translate_off
defparam \pc_out[10]~output .bus_hold = "false";
defparam \pc_out[10]~output .open_drain_output = "false";
defparam \pc_out[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \pc_out[9]~output (
	.i(\inst3|auto_generated|counter_reg_bit [9]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc_out[9]),
	.obar());
// synopsys translate_off
defparam \pc_out[9]~output .bus_hold = "false";
defparam \pc_out[9]~output .open_drain_output = "false";
defparam \pc_out[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \pc_out[8]~output (
	.i(\inst3|auto_generated|counter_reg_bit [8]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc_out[8]),
	.obar());
// synopsys translate_off
defparam \pc_out[8]~output .bus_hold = "false";
defparam \pc_out[8]~output .open_drain_output = "false";
defparam \pc_out[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \pc_out[7]~output (
	.i(\inst3|auto_generated|counter_reg_bit [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc_out[7]),
	.obar());
// synopsys translate_off
defparam \pc_out[7]~output .bus_hold = "false";
defparam \pc_out[7]~output .open_drain_output = "false";
defparam \pc_out[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \pc_out[6]~output (
	.i(\inst3|auto_generated|counter_reg_bit [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc_out[6]),
	.obar());
// synopsys translate_off
defparam \pc_out[6]~output .bus_hold = "false";
defparam \pc_out[6]~output .open_drain_output = "false";
defparam \pc_out[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \pc_out[5]~output (
	.i(\inst3|auto_generated|counter_reg_bit [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc_out[5]),
	.obar());
// synopsys translate_off
defparam \pc_out[5]~output .bus_hold = "false";
defparam \pc_out[5]~output .open_drain_output = "false";
defparam \pc_out[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \pc_out[4]~output (
	.i(\inst3|auto_generated|counter_reg_bit [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc_out[4]),
	.obar());
// synopsys translate_off
defparam \pc_out[4]~output .bus_hold = "false";
defparam \pc_out[4]~output .open_drain_output = "false";
defparam \pc_out[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \pc_out[3]~output (
	.i(\inst3|auto_generated|counter_reg_bit [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc_out[3]),
	.obar());
// synopsys translate_off
defparam \pc_out[3]~output .bus_hold = "false";
defparam \pc_out[3]~output .open_drain_output = "false";
defparam \pc_out[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \pc_out[2]~output (
	.i(\inst3|auto_generated|counter_reg_bit [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc_out[2]),
	.obar());
// synopsys translate_off
defparam \pc_out[2]~output .bus_hold = "false";
defparam \pc_out[2]~output .open_drain_output = "false";
defparam \pc_out[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \pc_out[1]~output (
	.i(\inst3|auto_generated|counter_reg_bit [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc_out[1]),
	.obar());
// synopsys translate_off
defparam \pc_out[1]~output .bus_hold = "false";
defparam \pc_out[1]~output .open_drain_output = "false";
defparam \pc_out[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \pc_out[0]~output (
	.i(\inst3|auto_generated|counter_reg_bit [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc_out[0]),
	.obar());
// synopsys translate_off
defparam \pc_out[0]~output .bus_hold = "false";
defparam \pc_out[0]~output .open_drain_output = "false";
defparam \pc_out[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \data_b[15]~output (
	.i(\inst1|altsyncram_component|auto_generated|q_b [15]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data_b[15]),
	.obar());
// synopsys translate_off
defparam \data_b[15]~output .bus_hold = "false";
defparam \data_b[15]~output .open_drain_output = "false";
defparam \data_b[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \data_b[14]~output (
	.i(\inst1|altsyncram_component|auto_generated|q_b [14]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data_b[14]),
	.obar());
// synopsys translate_off
defparam \data_b[14]~output .bus_hold = "false";
defparam \data_b[14]~output .open_drain_output = "false";
defparam \data_b[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \data_b[13]~output (
	.i(\inst1|altsyncram_component|auto_generated|q_b [13]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data_b[13]),
	.obar());
// synopsys translate_off
defparam \data_b[13]~output .bus_hold = "false";
defparam \data_b[13]~output .open_drain_output = "false";
defparam \data_b[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \data_b[12]~output (
	.i(\inst1|altsyncram_component|auto_generated|q_b [12]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data_b[12]),
	.obar());
// synopsys translate_off
defparam \data_b[12]~output .bus_hold = "false";
defparam \data_b[12]~output .open_drain_output = "false";
defparam \data_b[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \data_b[11]~output (
	.i(\inst1|altsyncram_component|auto_generated|q_b [11]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data_b[11]),
	.obar());
// synopsys translate_off
defparam \data_b[11]~output .bus_hold = "false";
defparam \data_b[11]~output .open_drain_output = "false";
defparam \data_b[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \data_b[10]~output (
	.i(\inst1|altsyncram_component|auto_generated|q_b [10]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data_b[10]),
	.obar());
// synopsys translate_off
defparam \data_b[10]~output .bus_hold = "false";
defparam \data_b[10]~output .open_drain_output = "false";
defparam \data_b[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \data_b[9]~output (
	.i(\inst1|altsyncram_component|auto_generated|q_b [9]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data_b[9]),
	.obar());
// synopsys translate_off
defparam \data_b[9]~output .bus_hold = "false";
defparam \data_b[9]~output .open_drain_output = "false";
defparam \data_b[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \data_b[8]~output (
	.i(\inst1|altsyncram_component|auto_generated|q_b [8]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data_b[8]),
	.obar());
// synopsys translate_off
defparam \data_b[8]~output .bus_hold = "false";
defparam \data_b[8]~output .open_drain_output = "false";
defparam \data_b[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \data_b[7]~output (
	.i(\inst1|altsyncram_component|auto_generated|q_b [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data_b[7]),
	.obar());
// synopsys translate_off
defparam \data_b[7]~output .bus_hold = "false";
defparam \data_b[7]~output .open_drain_output = "false";
defparam \data_b[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \data_b[6]~output (
	.i(\inst1|altsyncram_component|auto_generated|q_b [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data_b[6]),
	.obar());
// synopsys translate_off
defparam \data_b[6]~output .bus_hold = "false";
defparam \data_b[6]~output .open_drain_output = "false";
defparam \data_b[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \data_b[5]~output (
	.i(\inst1|altsyncram_component|auto_generated|q_b [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data_b[5]),
	.obar());
// synopsys translate_off
defparam \data_b[5]~output .bus_hold = "false";
defparam \data_b[5]~output .open_drain_output = "false";
defparam \data_b[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \data_b[4]~output (
	.i(\inst1|altsyncram_component|auto_generated|q_b [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data_b[4]),
	.obar());
// synopsys translate_off
defparam \data_b[4]~output .bus_hold = "false";
defparam \data_b[4]~output .open_drain_output = "false";
defparam \data_b[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \data_b[3]~output (
	.i(\inst1|altsyncram_component|auto_generated|q_b [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data_b[3]),
	.obar());
// synopsys translate_off
defparam \data_b[3]~output .bus_hold = "false";
defparam \data_b[3]~output .open_drain_output = "false";
defparam \data_b[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \data_b[2]~output (
	.i(\inst1|altsyncram_component|auto_generated|q_b [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data_b[2]),
	.obar());
// synopsys translate_off
defparam \data_b[2]~output .bus_hold = "false";
defparam \data_b[2]~output .open_drain_output = "false";
defparam \data_b[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \data_b[1]~output (
	.i(\inst1|altsyncram_component|auto_generated|q_b [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data_b[1]),
	.obar());
// synopsys translate_off
defparam \data_b[1]~output .bus_hold = "false";
defparam \data_b[1]~output .open_drain_output = "false";
defparam \data_b[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \data_b[0]~output (
	.i(\inst1|altsyncram_component|auto_generated|q_b [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data_b[0]),
	.obar());
// synopsys translate_off
defparam \data_b[0]~output .bus_hold = "false";
defparam \data_b[0]~output .open_drain_output = "false";
defparam \data_b[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \r0[15]~output (
	.i(\inst11|R0|dffs [15]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r0[15]),
	.obar());
// synopsys translate_off
defparam \r0[15]~output .bus_hold = "false";
defparam \r0[15]~output .open_drain_output = "false";
defparam \r0[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \r0[14]~output (
	.i(\inst11|R0|dffs [14]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r0[14]),
	.obar());
// synopsys translate_off
defparam \r0[14]~output .bus_hold = "false";
defparam \r0[14]~output .open_drain_output = "false";
defparam \r0[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \r0[13]~output (
	.i(\inst11|R0|dffs [13]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r0[13]),
	.obar());
// synopsys translate_off
defparam \r0[13]~output .bus_hold = "false";
defparam \r0[13]~output .open_drain_output = "false";
defparam \r0[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \r0[12]~output (
	.i(\inst11|R0|dffs [12]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r0[12]),
	.obar());
// synopsys translate_off
defparam \r0[12]~output .bus_hold = "false";
defparam \r0[12]~output .open_drain_output = "false";
defparam \r0[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \r0[11]~output (
	.i(\inst11|R0|dffs [11]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r0[11]),
	.obar());
// synopsys translate_off
defparam \r0[11]~output .bus_hold = "false";
defparam \r0[11]~output .open_drain_output = "false";
defparam \r0[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \r0[10]~output (
	.i(\inst11|R0|dffs [10]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r0[10]),
	.obar());
// synopsys translate_off
defparam \r0[10]~output .bus_hold = "false";
defparam \r0[10]~output .open_drain_output = "false";
defparam \r0[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \r0[9]~output (
	.i(\inst11|R0|dffs [9]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r0[9]),
	.obar());
// synopsys translate_off
defparam \r0[9]~output .bus_hold = "false";
defparam \r0[9]~output .open_drain_output = "false";
defparam \r0[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \r0[8]~output (
	.i(\inst11|R0|dffs [8]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r0[8]),
	.obar());
// synopsys translate_off
defparam \r0[8]~output .bus_hold = "false";
defparam \r0[8]~output .open_drain_output = "false";
defparam \r0[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \r0[7]~output (
	.i(\inst11|R0|dffs [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r0[7]),
	.obar());
// synopsys translate_off
defparam \r0[7]~output .bus_hold = "false";
defparam \r0[7]~output .open_drain_output = "false";
defparam \r0[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \r0[6]~output (
	.i(\inst11|R0|dffs [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r0[6]),
	.obar());
// synopsys translate_off
defparam \r0[6]~output .bus_hold = "false";
defparam \r0[6]~output .open_drain_output = "false";
defparam \r0[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \r0[5]~output (
	.i(\inst11|R0|dffs [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r0[5]),
	.obar());
// synopsys translate_off
defparam \r0[5]~output .bus_hold = "false";
defparam \r0[5]~output .open_drain_output = "false";
defparam \r0[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \r0[4]~output (
	.i(\inst11|R0|dffs [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r0[4]),
	.obar());
// synopsys translate_off
defparam \r0[4]~output .bus_hold = "false";
defparam \r0[4]~output .open_drain_output = "false";
defparam \r0[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \r0[3]~output (
	.i(\inst11|R0|dffs [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r0[3]),
	.obar());
// synopsys translate_off
defparam \r0[3]~output .bus_hold = "false";
defparam \r0[3]~output .open_drain_output = "false";
defparam \r0[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \r0[2]~output (
	.i(\inst11|R0|dffs [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r0[2]),
	.obar());
// synopsys translate_off
defparam \r0[2]~output .bus_hold = "false";
defparam \r0[2]~output .open_drain_output = "false";
defparam \r0[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \r0[1]~output (
	.i(\inst11|R0|dffs [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r0[1]),
	.obar());
// synopsys translate_off
defparam \r0[1]~output .bus_hold = "false";
defparam \r0[1]~output .open_drain_output = "false";
defparam \r0[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \r0[0]~output (
	.i(\inst11|R0|dffs [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r0[0]),
	.obar());
// synopsys translate_off
defparam \r0[0]~output .bus_hold = "false";
defparam \r0[0]~output .open_drain_output = "false";
defparam \r0[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \state[2]~output (
	.i(\inst9|inst2|dffs [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(state[2]),
	.obar());
// synopsys translate_off
defparam \state[2]~output .bus_hold = "false";
defparam \state[2]~output .open_drain_output = "false";
defparam \state[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \state[1]~output (
	.i(\inst9|inst2|dffs [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(state[1]),
	.obar());
// synopsys translate_off
defparam \state[1]~output .bus_hold = "false";
defparam \state[1]~output .open_drain_output = "false";
defparam \state[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \state[0]~output (
	.i(!\inst9|inst1~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(state[0]),
	.obar());
// synopsys translate_off
defparam \state[0]~output .bus_hold = "false";
defparam \state[0]~output .open_drain_output = "false";
defparam \state[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \data_a[15]~output (
	.i(\inst1|altsyncram_component|auto_generated|q_a [15]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data_a[15]),
	.obar());
// synopsys translate_off
defparam \data_a[15]~output .bus_hold = "false";
defparam \data_a[15]~output .open_drain_output = "false";
defparam \data_a[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \data_a[14]~output (
	.i(\inst1|altsyncram_component|auto_generated|q_a [14]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data_a[14]),
	.obar());
// synopsys translate_off
defparam \data_a[14]~output .bus_hold = "false";
defparam \data_a[14]~output .open_drain_output = "false";
defparam \data_a[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \data_a[13]~output (
	.i(\inst1|altsyncram_component|auto_generated|q_a [13]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data_a[13]),
	.obar());
// synopsys translate_off
defparam \data_a[13]~output .bus_hold = "false";
defparam \data_a[13]~output .open_drain_output = "false";
defparam \data_a[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \data_a[12]~output (
	.i(\inst1|altsyncram_component|auto_generated|q_a [12]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data_a[12]),
	.obar());
// synopsys translate_off
defparam \data_a[12]~output .bus_hold = "false";
defparam \data_a[12]~output .open_drain_output = "false";
defparam \data_a[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \data_a[11]~output (
	.i(\inst1|altsyncram_component|auto_generated|q_a [11]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data_a[11]),
	.obar());
// synopsys translate_off
defparam \data_a[11]~output .bus_hold = "false";
defparam \data_a[11]~output .open_drain_output = "false";
defparam \data_a[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \data_a[10]~output (
	.i(\inst1|altsyncram_component|auto_generated|q_a [10]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data_a[10]),
	.obar());
// synopsys translate_off
defparam \data_a[10]~output .bus_hold = "false";
defparam \data_a[10]~output .open_drain_output = "false";
defparam \data_a[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \data_a[9]~output (
	.i(\inst1|altsyncram_component|auto_generated|q_a [9]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data_a[9]),
	.obar());
// synopsys translate_off
defparam \data_a[9]~output .bus_hold = "false";
defparam \data_a[9]~output .open_drain_output = "false";
defparam \data_a[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \data_a[8]~output (
	.i(\inst1|altsyncram_component|auto_generated|q_a [8]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data_a[8]),
	.obar());
// synopsys translate_off
defparam \data_a[8]~output .bus_hold = "false";
defparam \data_a[8]~output .open_drain_output = "false";
defparam \data_a[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \data_a[7]~output (
	.i(\inst1|altsyncram_component|auto_generated|q_a [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data_a[7]),
	.obar());
// synopsys translate_off
defparam \data_a[7]~output .bus_hold = "false";
defparam \data_a[7]~output .open_drain_output = "false";
defparam \data_a[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \data_a[6]~output (
	.i(\inst1|altsyncram_component|auto_generated|q_a [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data_a[6]),
	.obar());
// synopsys translate_off
defparam \data_a[6]~output .bus_hold = "false";
defparam \data_a[6]~output .open_drain_output = "false";
defparam \data_a[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \data_a[5]~output (
	.i(\inst1|altsyncram_component|auto_generated|q_a [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data_a[5]),
	.obar());
// synopsys translate_off
defparam \data_a[5]~output .bus_hold = "false";
defparam \data_a[5]~output .open_drain_output = "false";
defparam \data_a[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \data_a[4]~output (
	.i(\inst1|altsyncram_component|auto_generated|q_a [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data_a[4]),
	.obar());
// synopsys translate_off
defparam \data_a[4]~output .bus_hold = "false";
defparam \data_a[4]~output .open_drain_output = "false";
defparam \data_a[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \data_a[3]~output (
	.i(\inst1|altsyncram_component|auto_generated|q_a [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data_a[3]),
	.obar());
// synopsys translate_off
defparam \data_a[3]~output .bus_hold = "false";
defparam \data_a[3]~output .open_drain_output = "false";
defparam \data_a[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \data_a[2]~output (
	.i(\inst1|altsyncram_component|auto_generated|q_a [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data_a[2]),
	.obar());
// synopsys translate_off
defparam \data_a[2]~output .bus_hold = "false";
defparam \data_a[2]~output .open_drain_output = "false";
defparam \data_a[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \data_a[1]~output (
	.i(\inst1|altsyncram_component|auto_generated|q_a [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data_a[1]),
	.obar());
// synopsys translate_off
defparam \data_a[1]~output .bus_hold = "false";
defparam \data_a[1]~output .open_drain_output = "false";
defparam \data_a[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \data_a[0]~output (
	.i(\inst1|altsyncram_component|auto_generated|q_a [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data_a[0]),
	.obar());
// synopsys translate_off
defparam \data_a[0]~output .bus_hold = "false";
defparam \data_a[0]~output .open_drain_output = "false";
defparam \data_a[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \r1[15]~output (
	.i(\inst11|R1|dffs [15]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r1[15]),
	.obar());
// synopsys translate_off
defparam \r1[15]~output .bus_hold = "false";
defparam \r1[15]~output .open_drain_output = "false";
defparam \r1[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \r1[14]~output (
	.i(\inst11|R1|dffs [14]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r1[14]),
	.obar());
// synopsys translate_off
defparam \r1[14]~output .bus_hold = "false";
defparam \r1[14]~output .open_drain_output = "false";
defparam \r1[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \r1[13]~output (
	.i(\inst11|R1|dffs [13]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r1[13]),
	.obar());
// synopsys translate_off
defparam \r1[13]~output .bus_hold = "false";
defparam \r1[13]~output .open_drain_output = "false";
defparam \r1[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \r1[12]~output (
	.i(\inst11|R1|dffs [12]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r1[12]),
	.obar());
// synopsys translate_off
defparam \r1[12]~output .bus_hold = "false";
defparam \r1[12]~output .open_drain_output = "false";
defparam \r1[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \r1[11]~output (
	.i(\inst11|R1|dffs [11]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r1[11]),
	.obar());
// synopsys translate_off
defparam \r1[11]~output .bus_hold = "false";
defparam \r1[11]~output .open_drain_output = "false";
defparam \r1[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \r1[10]~output (
	.i(\inst11|R1|dffs [10]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r1[10]),
	.obar());
// synopsys translate_off
defparam \r1[10]~output .bus_hold = "false";
defparam \r1[10]~output .open_drain_output = "false";
defparam \r1[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \r1[9]~output (
	.i(\inst11|R1|dffs [9]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r1[9]),
	.obar());
// synopsys translate_off
defparam \r1[9]~output .bus_hold = "false";
defparam \r1[9]~output .open_drain_output = "false";
defparam \r1[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \r1[8]~output (
	.i(\inst11|R1|dffs [8]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r1[8]),
	.obar());
// synopsys translate_off
defparam \r1[8]~output .bus_hold = "false";
defparam \r1[8]~output .open_drain_output = "false";
defparam \r1[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \r1[7]~output (
	.i(\inst11|R1|dffs [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r1[7]),
	.obar());
// synopsys translate_off
defparam \r1[7]~output .bus_hold = "false";
defparam \r1[7]~output .open_drain_output = "false";
defparam \r1[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \r1[6]~output (
	.i(\inst11|R1|dffs [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r1[6]),
	.obar());
// synopsys translate_off
defparam \r1[6]~output .bus_hold = "false";
defparam \r1[6]~output .open_drain_output = "false";
defparam \r1[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \r1[5]~output (
	.i(\inst11|R1|dffs [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r1[5]),
	.obar());
// synopsys translate_off
defparam \r1[5]~output .bus_hold = "false";
defparam \r1[5]~output .open_drain_output = "false";
defparam \r1[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \r1[4]~output (
	.i(\inst11|R1|dffs [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r1[4]),
	.obar());
// synopsys translate_off
defparam \r1[4]~output .bus_hold = "false";
defparam \r1[4]~output .open_drain_output = "false";
defparam \r1[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \r1[3]~output (
	.i(\inst11|R1|dffs [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r1[3]),
	.obar());
// synopsys translate_off
defparam \r1[3]~output .bus_hold = "false";
defparam \r1[3]~output .open_drain_output = "false";
defparam \r1[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \r1[2]~output (
	.i(\inst11|R1|dffs [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r1[2]),
	.obar());
// synopsys translate_off
defparam \r1[2]~output .bus_hold = "false";
defparam \r1[2]~output .open_drain_output = "false";
defparam \r1[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \r1[1]~output (
	.i(\inst11|R1|dffs [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r1[1]),
	.obar());
// synopsys translate_off
defparam \r1[1]~output .bus_hold = "false";
defparam \r1[1]~output .open_drain_output = "false";
defparam \r1[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \r1[0]~output (
	.i(\inst11|R1|dffs [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r1[0]),
	.obar());
// synopsys translate_off
defparam \r1[0]~output .bus_hold = "false";
defparam \r1[0]~output .open_drain_output = "false";
defparam \r1[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \r2[15]~output (
	.i(\inst11|R2|dffs [15]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r2[15]),
	.obar());
// synopsys translate_off
defparam \r2[15]~output .bus_hold = "false";
defparam \r2[15]~output .open_drain_output = "false";
defparam \r2[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \r2[14]~output (
	.i(\inst11|R2|dffs [14]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r2[14]),
	.obar());
// synopsys translate_off
defparam \r2[14]~output .bus_hold = "false";
defparam \r2[14]~output .open_drain_output = "false";
defparam \r2[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \r2[13]~output (
	.i(\inst11|R2|dffs [13]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r2[13]),
	.obar());
// synopsys translate_off
defparam \r2[13]~output .bus_hold = "false";
defparam \r2[13]~output .open_drain_output = "false";
defparam \r2[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \r2[12]~output (
	.i(\inst11|R2|dffs [12]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r2[12]),
	.obar());
// synopsys translate_off
defparam \r2[12]~output .bus_hold = "false";
defparam \r2[12]~output .open_drain_output = "false";
defparam \r2[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \r2[11]~output (
	.i(\inst11|R2|dffs [11]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r2[11]),
	.obar());
// synopsys translate_off
defparam \r2[11]~output .bus_hold = "false";
defparam \r2[11]~output .open_drain_output = "false";
defparam \r2[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \r2[10]~output (
	.i(\inst11|R2|dffs [10]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r2[10]),
	.obar());
// synopsys translate_off
defparam \r2[10]~output .bus_hold = "false";
defparam \r2[10]~output .open_drain_output = "false";
defparam \r2[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \r2[9]~output (
	.i(\inst11|R2|dffs [9]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r2[9]),
	.obar());
// synopsys translate_off
defparam \r2[9]~output .bus_hold = "false";
defparam \r2[9]~output .open_drain_output = "false";
defparam \r2[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \r2[8]~output (
	.i(\inst11|R2|dffs [8]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r2[8]),
	.obar());
// synopsys translate_off
defparam \r2[8]~output .bus_hold = "false";
defparam \r2[8]~output .open_drain_output = "false";
defparam \r2[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \r2[7]~output (
	.i(\inst11|R2|dffs [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r2[7]),
	.obar());
// synopsys translate_off
defparam \r2[7]~output .bus_hold = "false";
defparam \r2[7]~output .open_drain_output = "false";
defparam \r2[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \r2[6]~output (
	.i(\inst11|R2|dffs [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r2[6]),
	.obar());
// synopsys translate_off
defparam \r2[6]~output .bus_hold = "false";
defparam \r2[6]~output .open_drain_output = "false";
defparam \r2[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \r2[5]~output (
	.i(\inst11|R2|dffs [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r2[5]),
	.obar());
// synopsys translate_off
defparam \r2[5]~output .bus_hold = "false";
defparam \r2[5]~output .open_drain_output = "false";
defparam \r2[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \r2[4]~output (
	.i(\inst11|R2|dffs [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r2[4]),
	.obar());
// synopsys translate_off
defparam \r2[4]~output .bus_hold = "false";
defparam \r2[4]~output .open_drain_output = "false";
defparam \r2[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \r2[3]~output (
	.i(\inst11|R2|dffs [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r2[3]),
	.obar());
// synopsys translate_off
defparam \r2[3]~output .bus_hold = "false";
defparam \r2[3]~output .open_drain_output = "false";
defparam \r2[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \r2[2]~output (
	.i(\inst11|R2|dffs [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r2[2]),
	.obar());
// synopsys translate_off
defparam \r2[2]~output .bus_hold = "false";
defparam \r2[2]~output .open_drain_output = "false";
defparam \r2[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \r2[1]~output (
	.i(\inst11|R2|dffs [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r2[1]),
	.obar());
// synopsys translate_off
defparam \r2[1]~output .bus_hold = "false";
defparam \r2[1]~output .open_drain_output = "false";
defparam \r2[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \r2[0]~output (
	.i(\inst11|R2|dffs [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r2[0]),
	.obar());
// synopsys translate_off
defparam \r2[0]~output .bus_hold = "false";
defparam \r2[0]~output .open_drain_output = "false";
defparam \r2[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \r3[15]~output (
	.i(\inst11|R3|dffs [15]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r3[15]),
	.obar());
// synopsys translate_off
defparam \r3[15]~output .bus_hold = "false";
defparam \r3[15]~output .open_drain_output = "false";
defparam \r3[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \r3[14]~output (
	.i(\inst11|R3|dffs [14]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r3[14]),
	.obar());
// synopsys translate_off
defparam \r3[14]~output .bus_hold = "false";
defparam \r3[14]~output .open_drain_output = "false";
defparam \r3[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \r3[13]~output (
	.i(\inst11|R3|dffs [13]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r3[13]),
	.obar());
// synopsys translate_off
defparam \r3[13]~output .bus_hold = "false";
defparam \r3[13]~output .open_drain_output = "false";
defparam \r3[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \r3[12]~output (
	.i(\inst11|R3|dffs [12]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r3[12]),
	.obar());
// synopsys translate_off
defparam \r3[12]~output .bus_hold = "false";
defparam \r3[12]~output .open_drain_output = "false";
defparam \r3[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \r3[11]~output (
	.i(\inst11|R3|dffs [11]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r3[11]),
	.obar());
// synopsys translate_off
defparam \r3[11]~output .bus_hold = "false";
defparam \r3[11]~output .open_drain_output = "false";
defparam \r3[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \r3[10]~output (
	.i(\inst11|R3|dffs [10]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r3[10]),
	.obar());
// synopsys translate_off
defparam \r3[10]~output .bus_hold = "false";
defparam \r3[10]~output .open_drain_output = "false";
defparam \r3[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \r3[9]~output (
	.i(\inst11|R3|dffs [9]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r3[9]),
	.obar());
// synopsys translate_off
defparam \r3[9]~output .bus_hold = "false";
defparam \r3[9]~output .open_drain_output = "false";
defparam \r3[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \r3[8]~output (
	.i(\inst11|R3|dffs [8]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r3[8]),
	.obar());
// synopsys translate_off
defparam \r3[8]~output .bus_hold = "false";
defparam \r3[8]~output .open_drain_output = "false";
defparam \r3[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \r3[7]~output (
	.i(\inst11|R3|dffs [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r3[7]),
	.obar());
// synopsys translate_off
defparam \r3[7]~output .bus_hold = "false";
defparam \r3[7]~output .open_drain_output = "false";
defparam \r3[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \r3[6]~output (
	.i(\inst11|R3|dffs [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r3[6]),
	.obar());
// synopsys translate_off
defparam \r3[6]~output .bus_hold = "false";
defparam \r3[6]~output .open_drain_output = "false";
defparam \r3[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \r3[5]~output (
	.i(\inst11|R3|dffs [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r3[5]),
	.obar());
// synopsys translate_off
defparam \r3[5]~output .bus_hold = "false";
defparam \r3[5]~output .open_drain_output = "false";
defparam \r3[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \r3[4]~output (
	.i(\inst11|R3|dffs [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r3[4]),
	.obar());
// synopsys translate_off
defparam \r3[4]~output .bus_hold = "false";
defparam \r3[4]~output .open_drain_output = "false";
defparam \r3[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \r3[3]~output (
	.i(\inst11|R3|dffs [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r3[3]),
	.obar());
// synopsys translate_off
defparam \r3[3]~output .bus_hold = "false";
defparam \r3[3]~output .open_drain_output = "false";
defparam \r3[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \r3[2]~output (
	.i(\inst11|R3|dffs [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r3[2]),
	.obar());
// synopsys translate_off
defparam \r3[2]~output .bus_hold = "false";
defparam \r3[2]~output .open_drain_output = "false";
defparam \r3[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \r3[1]~output (
	.i(\inst11|R3|dffs [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r3[1]),
	.obar());
// synopsys translate_off
defparam \r3[1]~output .bus_hold = "false";
defparam \r3[1]~output .open_drain_output = "false";
defparam \r3[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \r3[0]~output (
	.i(\inst11|R3|dffs [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r3[0]),
	.obar());
// synopsys translate_off
defparam \r3[0]~output .bus_hold = "false";
defparam \r3[0]~output .open_drain_output = "false";
defparam \r3[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \stack_out[10]~output (
	.i(\inst19|MUX4B|auto_generated|l3_w10_n0_mux_dataout~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(stack_out[10]),
	.obar());
// synopsys translate_off
defparam \stack_out[10]~output .bus_hold = "false";
defparam \stack_out[10]~output .open_drain_output = "false";
defparam \stack_out[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \stack_out[9]~output (
	.i(\inst19|MUX4B|auto_generated|l3_w9_n0_mux_dataout~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(stack_out[9]),
	.obar());
// synopsys translate_off
defparam \stack_out[9]~output .bus_hold = "false";
defparam \stack_out[9]~output .open_drain_output = "false";
defparam \stack_out[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \stack_out[8]~output (
	.i(\inst19|MUX4B|auto_generated|l3_w8_n0_mux_dataout~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(stack_out[8]),
	.obar());
// synopsys translate_off
defparam \stack_out[8]~output .bus_hold = "false";
defparam \stack_out[8]~output .open_drain_output = "false";
defparam \stack_out[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \stack_out[7]~output (
	.i(\inst19|MUX4B|auto_generated|l3_w7_n0_mux_dataout~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(stack_out[7]),
	.obar());
// synopsys translate_off
defparam \stack_out[7]~output .bus_hold = "false";
defparam \stack_out[7]~output .open_drain_output = "false";
defparam \stack_out[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \stack_out[6]~output (
	.i(\inst19|MUX4B|auto_generated|l3_w6_n0_mux_dataout~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(stack_out[6]),
	.obar());
// synopsys translate_off
defparam \stack_out[6]~output .bus_hold = "false";
defparam \stack_out[6]~output .open_drain_output = "false";
defparam \stack_out[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \stack_out[5]~output (
	.i(\inst19|MUX4B|auto_generated|l3_w5_n0_mux_dataout~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(stack_out[5]),
	.obar());
// synopsys translate_off
defparam \stack_out[5]~output .bus_hold = "false";
defparam \stack_out[5]~output .open_drain_output = "false";
defparam \stack_out[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \stack_out[4]~output (
	.i(\inst19|MUX4B|auto_generated|l3_w4_n0_mux_dataout~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(stack_out[4]),
	.obar());
// synopsys translate_off
defparam \stack_out[4]~output .bus_hold = "false";
defparam \stack_out[4]~output .open_drain_output = "false";
defparam \stack_out[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \stack_out[3]~output (
	.i(\inst19|MUX4B|auto_generated|l3_w3_n0_mux_dataout~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(stack_out[3]),
	.obar());
// synopsys translate_off
defparam \stack_out[3]~output .bus_hold = "false";
defparam \stack_out[3]~output .open_drain_output = "false";
defparam \stack_out[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \stack_out[2]~output (
	.i(\inst19|MUX4B|auto_generated|l3_w2_n0_mux_dataout~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(stack_out[2]),
	.obar());
// synopsys translate_off
defparam \stack_out[2]~output .bus_hold = "false";
defparam \stack_out[2]~output .open_drain_output = "false";
defparam \stack_out[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \stack_out[1]~output (
	.i(\inst19|MUX4B|auto_generated|l3_w1_n0_mux_dataout~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(stack_out[1]),
	.obar());
// synopsys translate_off
defparam \stack_out[1]~output .bus_hold = "false";
defparam \stack_out[1]~output .open_drain_output = "false";
defparam \stack_out[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \stack_out[0]~output (
	.i(\inst19|MUX4B|auto_generated|l3_w0_n0_mux_dataout~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(stack_out[0]),
	.obar());
// synopsys translate_off
defparam \stack_out[0]~output .bus_hold = "false";
defparam \stack_out[0]~output .open_drain_output = "false";
defparam \stack_out[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_ibuf \CLK~input (
	.i(CLK),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CLK~input_o ));
// synopsys translate_off
defparam \CLK~input .bus_hold = "false";
defparam \CLK~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~GND~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~GND .extended_lut = "off";
defparam \~GND .lut_mask = 64'h0000000000000000;
defparam \~GND .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|auto_generated|counter_comb_bita0 (
// Equation(s):
// \inst3|auto_generated|counter_comb_bita0~sumout  = SUM(( \inst3|auto_generated|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))
// \inst3|auto_generated|counter_comb_bita0~COUT  = CARRY(( \inst3|auto_generated|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst3|auto_generated|counter_reg_bit [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\inst3|auto_generated|counter_comb_bita0~sumout ),
	.cout(\inst3|auto_generated|counter_comb_bita0~COUT ),
	.shareout());
// synopsys translate_off
defparam \inst3|auto_generated|counter_comb_bita0 .extended_lut = "off";
defparam \inst3|auto_generated|counter_comb_bita0 .lut_mask = 64'h00000000000000FF;
defparam \inst3|auto_generated|counter_comb_bita0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|auto_generated|counter_comb_bita1 (
// Equation(s):
// \inst3|auto_generated|counter_comb_bita1~sumout  = SUM(( \inst3|auto_generated|counter_reg_bit [1] ) + ( GND ) + ( \inst3|auto_generated|counter_comb_bita0~COUT  ))
// \inst3|auto_generated|counter_comb_bita1~COUT  = CARRY(( \inst3|auto_generated|counter_reg_bit [1] ) + ( GND ) + ( \inst3|auto_generated|counter_comb_bita0~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst3|auto_generated|counter_reg_bit [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst3|auto_generated|counter_comb_bita0~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst3|auto_generated|counter_comb_bita1~sumout ),
	.cout(\inst3|auto_generated|counter_comb_bita1~COUT ),
	.shareout());
// synopsys translate_off
defparam \inst3|auto_generated|counter_comb_bita1 .extended_lut = "off";
defparam \inst3|auto_generated|counter_comb_bita1 .lut_mask = 64'h0000FFFF000000FF;
defparam \inst3|auto_generated|counter_comb_bita1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|auto_generated|counter_comb_bita2 (
// Equation(s):
// \inst3|auto_generated|counter_comb_bita2~sumout  = SUM(( \inst3|auto_generated|counter_reg_bit [2] ) + ( GND ) + ( \inst3|auto_generated|counter_comb_bita1~COUT  ))
// \inst3|auto_generated|counter_comb_bita2~COUT  = CARRY(( \inst3|auto_generated|counter_reg_bit [2] ) + ( GND ) + ( \inst3|auto_generated|counter_comb_bita1~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst3|auto_generated|counter_reg_bit [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst3|auto_generated|counter_comb_bita1~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst3|auto_generated|counter_comb_bita2~sumout ),
	.cout(\inst3|auto_generated|counter_comb_bita2~COUT ),
	.shareout());
// synopsys translate_off
defparam \inst3|auto_generated|counter_comb_bita2 .extended_lut = "off";
defparam \inst3|auto_generated|counter_comb_bita2 .lut_mask = 64'h0000FFFF000000FF;
defparam \inst3|auto_generated|counter_comb_bita2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|auto_generated|counter_comb_bita3 (
// Equation(s):
// \inst3|auto_generated|counter_comb_bita3~sumout  = SUM(( \inst3|auto_generated|counter_reg_bit [3] ) + ( GND ) + ( \inst3|auto_generated|counter_comb_bita2~COUT  ))
// \inst3|auto_generated|counter_comb_bita3~COUT  = CARRY(( \inst3|auto_generated|counter_reg_bit [3] ) + ( GND ) + ( \inst3|auto_generated|counter_comb_bita2~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst3|auto_generated|counter_reg_bit [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst3|auto_generated|counter_comb_bita2~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst3|auto_generated|counter_comb_bita3~sumout ),
	.cout(\inst3|auto_generated|counter_comb_bita3~COUT ),
	.shareout());
// synopsys translate_off
defparam \inst3|auto_generated|counter_comb_bita3 .extended_lut = "off";
defparam \inst3|auto_generated|counter_comb_bita3 .lut_mask = 64'h0000FFFF000000FF;
defparam \inst3|auto_generated|counter_comb_bita3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|auto_generated|counter_comb_bita4 (
// Equation(s):
// \inst3|auto_generated|counter_comb_bita4~sumout  = SUM(( \inst3|auto_generated|counter_reg_bit [4] ) + ( GND ) + ( \inst3|auto_generated|counter_comb_bita3~COUT  ))
// \inst3|auto_generated|counter_comb_bita4~COUT  = CARRY(( \inst3|auto_generated|counter_reg_bit [4] ) + ( GND ) + ( \inst3|auto_generated|counter_comb_bita3~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst3|auto_generated|counter_reg_bit [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst3|auto_generated|counter_comb_bita3~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst3|auto_generated|counter_comb_bita4~sumout ),
	.cout(\inst3|auto_generated|counter_comb_bita4~COUT ),
	.shareout());
// synopsys translate_off
defparam \inst3|auto_generated|counter_comb_bita4 .extended_lut = "off";
defparam \inst3|auto_generated|counter_comb_bita4 .lut_mask = 64'h0000FFFF000000FF;
defparam \inst3|auto_generated|counter_comb_bita4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|auto_generated|counter_comb_bita5 (
// Equation(s):
// \inst3|auto_generated|counter_comb_bita5~sumout  = SUM(( \inst3|auto_generated|counter_reg_bit [5] ) + ( GND ) + ( \inst3|auto_generated|counter_comb_bita4~COUT  ))
// \inst3|auto_generated|counter_comb_bita5~COUT  = CARRY(( \inst3|auto_generated|counter_reg_bit [5] ) + ( GND ) + ( \inst3|auto_generated|counter_comb_bita4~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst3|auto_generated|counter_reg_bit [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst3|auto_generated|counter_comb_bita4~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst3|auto_generated|counter_comb_bita5~sumout ),
	.cout(\inst3|auto_generated|counter_comb_bita5~COUT ),
	.shareout());
// synopsys translate_off
defparam \inst3|auto_generated|counter_comb_bita5 .extended_lut = "off";
defparam \inst3|auto_generated|counter_comb_bita5 .lut_mask = 64'h0000FFFF000000FF;
defparam \inst3|auto_generated|counter_comb_bita5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|auto_generated|counter_comb_bita6 (
// Equation(s):
// \inst3|auto_generated|counter_comb_bita6~sumout  = SUM(( \inst3|auto_generated|counter_reg_bit [6] ) + ( GND ) + ( \inst3|auto_generated|counter_comb_bita5~COUT  ))
// \inst3|auto_generated|counter_comb_bita6~COUT  = CARRY(( \inst3|auto_generated|counter_reg_bit [6] ) + ( GND ) + ( \inst3|auto_generated|counter_comb_bita5~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst3|auto_generated|counter_reg_bit [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst3|auto_generated|counter_comb_bita5~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst3|auto_generated|counter_comb_bita6~sumout ),
	.cout(\inst3|auto_generated|counter_comb_bita6~COUT ),
	.shareout());
// synopsys translate_off
defparam \inst3|auto_generated|counter_comb_bita6 .extended_lut = "off";
defparam \inst3|auto_generated|counter_comb_bita6 .lut_mask = 64'h0000FFFF000000FF;
defparam \inst3|auto_generated|counter_comb_bita6 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|auto_generated|counter_comb_bita7 (
// Equation(s):
// \inst3|auto_generated|counter_comb_bita7~sumout  = SUM(( \inst3|auto_generated|counter_reg_bit [7] ) + ( GND ) + ( \inst3|auto_generated|counter_comb_bita6~COUT  ))
// \inst3|auto_generated|counter_comb_bita7~COUT  = CARRY(( \inst3|auto_generated|counter_reg_bit [7] ) + ( GND ) + ( \inst3|auto_generated|counter_comb_bita6~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst3|auto_generated|counter_reg_bit [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst3|auto_generated|counter_comb_bita6~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst3|auto_generated|counter_comb_bita7~sumout ),
	.cout(\inst3|auto_generated|counter_comb_bita7~COUT ),
	.shareout());
// synopsys translate_off
defparam \inst3|auto_generated|counter_comb_bita7 .extended_lut = "off";
defparam \inst3|auto_generated|counter_comb_bita7 .lut_mask = 64'h0000FFFF000000FF;
defparam \inst3|auto_generated|counter_comb_bita7 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|auto_generated|counter_comb_bita8 (
// Equation(s):
// \inst3|auto_generated|counter_comb_bita8~sumout  = SUM(( \inst3|auto_generated|counter_reg_bit [8] ) + ( GND ) + ( \inst3|auto_generated|counter_comb_bita7~COUT  ))
// \inst3|auto_generated|counter_comb_bita8~COUT  = CARRY(( \inst3|auto_generated|counter_reg_bit [8] ) + ( GND ) + ( \inst3|auto_generated|counter_comb_bita7~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst3|auto_generated|counter_reg_bit [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst3|auto_generated|counter_comb_bita7~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst3|auto_generated|counter_comb_bita8~sumout ),
	.cout(\inst3|auto_generated|counter_comb_bita8~COUT ),
	.shareout());
// synopsys translate_off
defparam \inst3|auto_generated|counter_comb_bita8 .extended_lut = "off";
defparam \inst3|auto_generated|counter_comb_bita8 .lut_mask = 64'h0000FFFF000000FF;
defparam \inst3|auto_generated|counter_comb_bita8 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|auto_generated|counter_comb_bita9 (
// Equation(s):
// \inst3|auto_generated|counter_comb_bita9~sumout  = SUM(( \inst3|auto_generated|counter_reg_bit [9] ) + ( GND ) + ( \inst3|auto_generated|counter_comb_bita8~COUT  ))
// \inst3|auto_generated|counter_comb_bita9~COUT  = CARRY(( \inst3|auto_generated|counter_reg_bit [9] ) + ( GND ) + ( \inst3|auto_generated|counter_comb_bita8~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst3|auto_generated|counter_reg_bit [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst3|auto_generated|counter_comb_bita8~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst3|auto_generated|counter_comb_bita9~sumout ),
	.cout(\inst3|auto_generated|counter_comb_bita9~COUT ),
	.shareout());
// synopsys translate_off
defparam \inst3|auto_generated|counter_comb_bita9 .extended_lut = "off";
defparam \inst3|auto_generated|counter_comb_bita9 .lut_mask = 64'h0000FFFF000000FF;
defparam \inst3|auto_generated|counter_comb_bita9 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|auto_generated|counter_comb_bita10 (
// Equation(s):
// \inst3|auto_generated|counter_comb_bita10~sumout  = SUM(( \inst3|auto_generated|counter_reg_bit [10] ) + ( GND ) + ( \inst3|auto_generated|counter_comb_bita9~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst3|auto_generated|counter_reg_bit [10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst3|auto_generated|counter_comb_bita9~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst3|auto_generated|counter_comb_bita10~sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst3|auto_generated|counter_comb_bita10 .extended_lut = "off";
defparam \inst3|auto_generated|counter_comb_bita10 .lut_mask = 64'h0000FFFF000000FF;
defparam \inst3|auto_generated|counter_comb_bita10 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst3|auto_generated|counter_reg_bit [10],\inst3|auto_generated|counter_reg_bit [9],\inst3|auto_generated|counter_reg_bit [8],\inst3|auto_generated|counter_reg_bit [7],\inst3|auto_generated|counter_reg_bit [6],\inst3|auto_generated|counter_reg_bit [5],
\inst3|auto_generated|counter_reg_bit [4],\inst3|auto_generated|counter_reg_bit [3],\inst3|auto_generated|counter_reg_bit [2],\inst3|auto_generated|counter_reg_bit [1],\inst3|auto_generated|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "prog_mem:inst|altsyncram:altsyncram_component|altsyncram_i1o1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 11;
defparam \inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "clock0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 2047;
defparam \inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 2048;
defparam \inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 16;
defparam \inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 11;
defparam \inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M20K";
// synopsys translate_on

cyclonev_ram_block \inst|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst3|auto_generated|counter_reg_bit [10],\inst3|auto_generated|counter_reg_bit [9],\inst3|auto_generated|counter_reg_bit [8],\inst3|auto_generated|counter_reg_bit [7],\inst3|auto_generated|counter_reg_bit [6],\inst3|auto_generated|counter_reg_bit [5],
\inst3|auto_generated|counter_reg_bit [4],\inst3|auto_generated|counter_reg_bit [3],\inst3|auto_generated|counter_reg_bit [2],\inst3|auto_generated|counter_reg_bit [1],\inst3|auto_generated|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "prog_mem:inst|altsyncram:altsyncram_component|altsyncram_i1o1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 11;
defparam \inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "clock0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 2047;
defparam \inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 2048;
defparam \inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 16;
defparam \inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 11;
defparam \inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M20K";
// synopsys translate_on

cyclonev_ram_block \inst|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst3|auto_generated|counter_reg_bit [10],\inst3|auto_generated|counter_reg_bit [9],\inst3|auto_generated|counter_reg_bit [8],\inst3|auto_generated|counter_reg_bit [7],\inst3|auto_generated|counter_reg_bit [6],\inst3|auto_generated|counter_reg_bit [5],
\inst3|auto_generated|counter_reg_bit [4],\inst3|auto_generated|counter_reg_bit [3],\inst3|auto_generated|counter_reg_bit [2],\inst3|auto_generated|counter_reg_bit [1],\inst3|auto_generated|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "prog_mem:inst|altsyncram:altsyncram_component|altsyncram_i1o1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 11;
defparam \inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "clock0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 2047;
defparam \inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 2048;
defparam \inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 16;
defparam \inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 11;
defparam \inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M20K";
// synopsys translate_on

cyclonev_ram_block \inst|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst3|auto_generated|counter_reg_bit [10],\inst3|auto_generated|counter_reg_bit [9],\inst3|auto_generated|counter_reg_bit [8],\inst3|auto_generated|counter_reg_bit [7],\inst3|auto_generated|counter_reg_bit [6],\inst3|auto_generated|counter_reg_bit [5],
\inst3|auto_generated|counter_reg_bit [4],\inst3|auto_generated|counter_reg_bit [3],\inst3|auto_generated|counter_reg_bit [2],\inst3|auto_generated|counter_reg_bit [1],\inst3|auto_generated|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "prog_mem:inst|altsyncram:altsyncram_component|altsyncram_i1o1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 11;
defparam \inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "clock0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 2047;
defparam \inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 2048;
defparam \inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 16;
defparam \inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 11;
defparam \inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M20K";
// synopsys translate_on

cyclonev_lcell_comb \inst2|stack_mux~0 (
// Equation(s):
// \inst2|stack_mux~0_combout  = (\inst|altsyncram_component|auto_generated|q_a [12] & (\inst|altsyncram_component|auto_generated|q_a [13] & (\inst|altsyncram_component|auto_generated|q_a [14] & !\inst|altsyncram_component|auto_generated|q_a [15])))

	.dataa(!\inst|altsyncram_component|auto_generated|q_a [12]),
	.datab(!\inst|altsyncram_component|auto_generated|q_a [13]),
	.datac(!\inst|altsyncram_component|auto_generated|q_a [14]),
	.datad(!\inst|altsyncram_component|auto_generated|q_a [15]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst2|stack_mux~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst2|stack_mux~0 .extended_lut = "off";
defparam \inst2|stack_mux~0 .lut_mask = 64'h0100010001000100;
defparam \inst2|stack_mux~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst19|inst|Add0~41 (
// Equation(s):
// \inst19|inst|Add0~41_sumout  = SUM(( \inst3|auto_generated|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))
// \inst19|inst|Add0~42  = CARRY(( \inst3|auto_generated|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst3|auto_generated|counter_reg_bit [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\inst19|inst|Add0~41_sumout ),
	.cout(\inst19|inst|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \inst19|inst|Add0~41 .extended_lut = "off";
defparam \inst19|inst|Add0~41 .lut_mask = 64'h00000000000000FF;
defparam \inst19|inst|Add0~41 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst19|inst|Add0~37 (
// Equation(s):
// \inst19|inst|Add0~37_sumout  = SUM(( \inst3|auto_generated|counter_reg_bit [1] ) + ( GND ) + ( \inst19|inst|Add0~42  ))
// \inst19|inst|Add0~38  = CARRY(( \inst3|auto_generated|counter_reg_bit [1] ) + ( GND ) + ( \inst19|inst|Add0~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst3|auto_generated|counter_reg_bit [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst19|inst|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst19|inst|Add0~37_sumout ),
	.cout(\inst19|inst|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \inst19|inst|Add0~37 .extended_lut = "off";
defparam \inst19|inst|Add0~37 .lut_mask = 64'h0000FFFF000000FF;
defparam \inst19|inst|Add0~37 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst19|inst|Add0~33 (
// Equation(s):
// \inst19|inst|Add0~33_sumout  = SUM(( \inst3|auto_generated|counter_reg_bit [2] ) + ( GND ) + ( \inst19|inst|Add0~38  ))
// \inst19|inst|Add0~34  = CARRY(( \inst3|auto_generated|counter_reg_bit [2] ) + ( GND ) + ( \inst19|inst|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst3|auto_generated|counter_reg_bit [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst19|inst|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst19|inst|Add0~33_sumout ),
	.cout(\inst19|inst|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \inst19|inst|Add0~33 .extended_lut = "off";
defparam \inst19|inst|Add0~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \inst19|inst|Add0~33 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst19|inst|Add0~29 (
// Equation(s):
// \inst19|inst|Add0~29_sumout  = SUM(( \inst3|auto_generated|counter_reg_bit [3] ) + ( GND ) + ( \inst19|inst|Add0~34  ))
// \inst19|inst|Add0~30  = CARRY(( \inst3|auto_generated|counter_reg_bit [3] ) + ( GND ) + ( \inst19|inst|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst3|auto_generated|counter_reg_bit [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst19|inst|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst19|inst|Add0~29_sumout ),
	.cout(\inst19|inst|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \inst19|inst|Add0~29 .extended_lut = "off";
defparam \inst19|inst|Add0~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \inst19|inst|Add0~29 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst19|inst|Add0~25 (
// Equation(s):
// \inst19|inst|Add0~25_sumout  = SUM(( \inst3|auto_generated|counter_reg_bit [4] ) + ( GND ) + ( \inst19|inst|Add0~30  ))
// \inst19|inst|Add0~26  = CARRY(( \inst3|auto_generated|counter_reg_bit [4] ) + ( GND ) + ( \inst19|inst|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst3|auto_generated|counter_reg_bit [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst19|inst|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst19|inst|Add0~25_sumout ),
	.cout(\inst19|inst|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \inst19|inst|Add0~25 .extended_lut = "off";
defparam \inst19|inst|Add0~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \inst19|inst|Add0~25 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst19|inst|Add0~21 (
// Equation(s):
// \inst19|inst|Add0~21_sumout  = SUM(( \inst3|auto_generated|counter_reg_bit [5] ) + ( GND ) + ( \inst19|inst|Add0~26  ))
// \inst19|inst|Add0~22  = CARRY(( \inst3|auto_generated|counter_reg_bit [5] ) + ( GND ) + ( \inst19|inst|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst3|auto_generated|counter_reg_bit [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst19|inst|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst19|inst|Add0~21_sumout ),
	.cout(\inst19|inst|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \inst19|inst|Add0~21 .extended_lut = "off";
defparam \inst19|inst|Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \inst19|inst|Add0~21 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst19|inst|Add0~17 (
// Equation(s):
// \inst19|inst|Add0~17_sumout  = SUM(( \inst3|auto_generated|counter_reg_bit [6] ) + ( GND ) + ( \inst19|inst|Add0~22  ))
// \inst19|inst|Add0~18  = CARRY(( \inst3|auto_generated|counter_reg_bit [6] ) + ( GND ) + ( \inst19|inst|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst3|auto_generated|counter_reg_bit [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst19|inst|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst19|inst|Add0~17_sumout ),
	.cout(\inst19|inst|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \inst19|inst|Add0~17 .extended_lut = "off";
defparam \inst19|inst|Add0~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \inst19|inst|Add0~17 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst19|inst|Add0~13 (
// Equation(s):
// \inst19|inst|Add0~13_sumout  = SUM(( \inst3|auto_generated|counter_reg_bit [7] ) + ( GND ) + ( \inst19|inst|Add0~18  ))
// \inst19|inst|Add0~14  = CARRY(( \inst3|auto_generated|counter_reg_bit [7] ) + ( GND ) + ( \inst19|inst|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst3|auto_generated|counter_reg_bit [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst19|inst|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst19|inst|Add0~13_sumout ),
	.cout(\inst19|inst|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \inst19|inst|Add0~13 .extended_lut = "off";
defparam \inst19|inst|Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \inst19|inst|Add0~13 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst19|inst|Add0~9 (
// Equation(s):
// \inst19|inst|Add0~9_sumout  = SUM(( \inst3|auto_generated|counter_reg_bit [8] ) + ( GND ) + ( \inst19|inst|Add0~14  ))
// \inst19|inst|Add0~10  = CARRY(( \inst3|auto_generated|counter_reg_bit [8] ) + ( GND ) + ( \inst19|inst|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst3|auto_generated|counter_reg_bit [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst19|inst|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst19|inst|Add0~9_sumout ),
	.cout(\inst19|inst|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \inst19|inst|Add0~9 .extended_lut = "off";
defparam \inst19|inst|Add0~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \inst19|inst|Add0~9 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst19|inst|Add0~5 (
// Equation(s):
// \inst19|inst|Add0~5_sumout  = SUM(( \inst3|auto_generated|counter_reg_bit [9] ) + ( GND ) + ( \inst19|inst|Add0~10  ))
// \inst19|inst|Add0~6  = CARRY(( \inst3|auto_generated|counter_reg_bit [9] ) + ( GND ) + ( \inst19|inst|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst3|auto_generated|counter_reg_bit [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst19|inst|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst19|inst|Add0~5_sumout ),
	.cout(\inst19|inst|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \inst19|inst|Add0~5 .extended_lut = "off";
defparam \inst19|inst|Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \inst19|inst|Add0~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst19|inst|Add0~1 (
// Equation(s):
// \inst19|inst|Add0~1_sumout  = SUM(( \inst3|auto_generated|counter_reg_bit [10] ) + ( GND ) + ( \inst19|inst|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst3|auto_generated|counter_reg_bit [10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst19|inst|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst19|inst|Add0~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst19|inst|Add0~1 .extended_lut = "off";
defparam \inst19|inst|Add0~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \inst19|inst|Add0~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst9|inst1 (
// Equation(s):
// \inst9|inst1~combout  = ((\inst9|inst2|dffs [0]) # (\inst9|inst2|dffs [1])) # (\inst9|inst2|dffs [2])

	.dataa(!\inst9|inst2|dffs [2]),
	.datab(!\inst9|inst2|dffs [1]),
	.datac(!\inst9|inst2|dffs [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst9|inst1~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst9|inst1 .extended_lut = "off";
defparam \inst9|inst1 .lut_mask = 64'h7F7F7F7F7F7F7F7F;
defparam \inst9|inst1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst9|inst2|dffs[0]~0 (
// Equation(s):
// \inst9|inst2|dffs[0]~0_combout  = !\inst9|inst1~combout 

	.dataa(!\inst9|inst1~combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst9|inst2|dffs[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst9|inst2|dffs[0]~0 .extended_lut = "off";
defparam \inst9|inst2|dffs[0]~0 .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \inst9|inst2|dffs[0]~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inst9|inst2|dffs[0] (
	.clk(\CLK~input_o ),
	.d(\inst9|inst2|dffs[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst9|inst2|dffs [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst9|inst2|dffs[0] .is_wysiwyg = "true";
defparam \inst9|inst2|dffs[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst2|e~0 (
// Equation(s):
// \inst2|e~0_combout  = (\inst|altsyncram_component|auto_generated|q_a [14] & ((!\inst|altsyncram_component|auto_generated|q_a [12] & (\inst|altsyncram_component|auto_generated|q_a [13] & \inst|altsyncram_component|auto_generated|q_a [15])) # 
// (\inst|altsyncram_component|auto_generated|q_a [12] & (!\inst|altsyncram_component|auto_generated|q_a [13] & !\inst|altsyncram_component|auto_generated|q_a [15]))))

	.dataa(!\inst|altsyncram_component|auto_generated|q_a [12]),
	.datab(!\inst|altsyncram_component|auto_generated|q_a [13]),
	.datac(!\inst|altsyncram_component|auto_generated|q_a [14]),
	.datad(!\inst|altsyncram_component|auto_generated|q_a [15]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst2|e~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst2|e~0 .extended_lut = "off";
defparam \inst2|e~0 .lut_mask = 64'h0402040204020402;
defparam \inst2|e~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst9|inst|n[2] (
// Equation(s):
// \inst9|inst|n [2] = (!\inst9|inst2|dffs [2] & (\inst9|inst2|dffs [1] & (!\inst9|inst2|dffs [0] & \inst2|e~0_combout )))

	.dataa(!\inst9|inst2|dffs [2]),
	.datab(!\inst9|inst2|dffs [1]),
	.datac(!\inst9|inst2|dffs [0]),
	.datad(!\inst2|e~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst9|inst|n [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst9|inst|n[2] .extended_lut = "off";
defparam \inst9|inst|n[2] .lut_mask = 64'h0020002000200020;
defparam \inst9|inst|n[2] .shared_arith = "off";
// synopsys translate_on

dffeas \inst9|inst2|dffs[2] (
	.clk(\CLK~input_o ),
	.d(\inst9|inst|n [2]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst9|inst2|dffs [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst9|inst2|dffs[2] .is_wysiwyg = "true";
defparam \inst9|inst2|dffs[2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst9|inst|n[1] (
// Equation(s):
// \inst9|inst|n [1] = (!\inst9|inst2|dffs [2] & (!\inst9|inst2|dffs [1] & \inst9|inst2|dffs [0]))

	.dataa(!\inst9|inst2|dffs [2]),
	.datab(!\inst9|inst2|dffs [1]),
	.datac(!\inst9|inst2|dffs [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst9|inst|n [1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst9|inst|n[1] .extended_lut = "off";
defparam \inst9|inst|n[1] .lut_mask = 64'h0808080808080808;
defparam \inst9|inst|n[1] .shared_arith = "off";
// synopsys translate_on

dffeas \inst9|inst2|dffs[1] (
	.clk(\CLK~input_o ),
	.d(\inst9|inst|n [1]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst9|inst2|dffs [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst9|inst2|dffs[1] .is_wysiwyg = "true";
defparam \inst9|inst2|dffs[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst2|push~0 (
// Equation(s):
// \inst2|push~0_combout  = ( \inst9|inst2|dffs [1] & ( (!\inst|altsyncram_component|auto_generated|q_a [12] & (\inst|altsyncram_component|auto_generated|q_a [13] & (\inst|altsyncram_component|auto_generated|q_a [14] & 
// !\inst|altsyncram_component|auto_generated|q_a [15]))) ) )

	.dataa(!\inst|altsyncram_component|auto_generated|q_a [12]),
	.datab(!\inst|altsyncram_component|auto_generated|q_a [13]),
	.datac(!\inst|altsyncram_component|auto_generated|q_a [14]),
	.datad(!\inst|altsyncram_component|auto_generated|q_a [15]),
	.datae(!\inst9|inst2|dffs [1]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst2|push~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst2|push~0 .extended_lut = "off";
defparam \inst2|push~0 .lut_mask = 64'h0000020000000200;
defparam \inst2|push~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst19|inst3|Add2~0 (
// Equation(s):
// \inst19|inst3|Add2~0_combout  = !\inst19|inst2|dffs [0] $ (!\inst2|push~0_combout  $ (((\inst9|inst2|dffs [1] & \inst2|stack_mux~0_combout ))))

	.dataa(!\inst9|inst2|dffs [1]),
	.datab(!\inst2|stack_mux~0_combout ),
	.datac(!\inst19|inst2|dffs [0]),
	.datad(!\inst2|push~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst19|inst3|Add2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst19|inst3|Add2~0 .extended_lut = "off";
defparam \inst19|inst3|Add2~0 .lut_mask = 64'h1EE11EE11EE11EE1;
defparam \inst19|inst3|Add2~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inst19|inst2|dffs[0] (
	.clk(\CLK~input_o ),
	.d(\inst19|inst3|Add2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst19|inst2|dffs [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst19|inst2|dffs[0] .is_wysiwyg = "true";
defparam \inst19|inst2|dffs[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst19|inst3|Add2~1 (
// Equation(s):
// \inst19|inst3|Add2~1_combout  = ( \inst19|inst2|dffs [1] & ( (!\inst19|inst2|dffs [0] & ((!\inst9|inst2|dffs [1]) # ((!\inst2|stack_mux~0_combout ) # (\inst2|push~0_combout )))) # (\inst19|inst2|dffs [0] & ((!\inst2|push~0_combout ) # ((\inst9|inst2|dffs 
// [1] & \inst2|stack_mux~0_combout )))) ) ) # ( !\inst19|inst2|dffs [1] & ( (!\inst19|inst2|dffs [0] & (\inst9|inst2|dffs [1] & (\inst2|stack_mux~0_combout  & !\inst2|push~0_combout ))) # (\inst19|inst2|dffs [0] & (\inst2|push~0_combout  & 
// ((!\inst9|inst2|dffs [1]) # (!\inst2|stack_mux~0_combout )))) ) )

	.dataa(!\inst9|inst2|dffs [1]),
	.datab(!\inst2|stack_mux~0_combout ),
	.datac(!\inst19|inst2|dffs [0]),
	.datad(!\inst2|push~0_combout ),
	.datae(!\inst19|inst2|dffs [1]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst19|inst3|Add2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst19|inst3|Add2~1 .extended_lut = "off";
defparam \inst19|inst3|Add2~1 .lut_mask = 64'h100EEFF1100EEFF1;
defparam \inst19|inst3|Add2~1 .shared_arith = "off";
// synopsys translate_on

dffeas \inst19|inst2|dffs[1] (
	.clk(\CLK~input_o ),
	.d(\inst19|inst3|Add2~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst19|inst2|dffs [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst19|inst2|dffs[1] .is_wysiwyg = "true";
defparam \inst19|inst2|dffs[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst19|inst3|Add2~2 (
// Equation(s):
// \inst19|inst3|Add2~2_combout  = ( \inst2|push~0_combout  & ( \inst19|inst2|dffs [1] & ( !\inst19|inst2|dffs [2] $ (((!\inst19|inst2|dffs [0]) # ((\inst9|inst2|dffs [1] & \inst2|stack_mux~0_combout )))) ) ) ) # ( !\inst2|push~0_combout  & ( 
// \inst19|inst2|dffs [1] & ( \inst19|inst2|dffs [2] ) ) ) # ( \inst2|push~0_combout  & ( !\inst19|inst2|dffs [1] & ( \inst19|inst2|dffs [2] ) ) ) # ( !\inst2|push~0_combout  & ( !\inst19|inst2|dffs [1] & ( !\inst19|inst2|dffs [2] $ (((!\inst9|inst2|dffs 
// [1]) # ((!\inst2|stack_mux~0_combout ) # (\inst19|inst2|dffs [0])))) ) ) )

	.dataa(!\inst9|inst2|dffs [1]),
	.datab(!\inst2|stack_mux~0_combout ),
	.datac(!\inst19|inst2|dffs [2]),
	.datad(!\inst19|inst2|dffs [0]),
	.datae(!\inst2|push~0_combout ),
	.dataf(!\inst19|inst2|dffs [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst19|inst3|Add2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst19|inst3|Add2~2 .extended_lut = "off";
defparam \inst19|inst3|Add2~2 .lut_mask = 64'h1E0F0F0F0F0F0FE1;
defparam \inst19|inst3|Add2~2 .shared_arith = "off";
// synopsys translate_on

dffeas \inst19|inst2|dffs[2] (
	.clk(\CLK~input_o ),
	.d(\inst19|inst3|Add2~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst19|inst2|dffs [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst19|inst2|dffs[2] .is_wysiwyg = "true";
defparam \inst19|inst2|dffs[2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst19|DEMUX4|auto_generated|w_anode48w[3] (
// Equation(s):
// \inst19|DEMUX4|auto_generated|w_anode48w [3] = (\inst19|inst2|dffs [2] & (!\inst19|inst2|dffs [0] & (\inst2|push~0_combout  & !\inst19|inst2|dffs [1])))

	.dataa(!\inst19|inst2|dffs [2]),
	.datab(!\inst19|inst2|dffs [0]),
	.datac(!\inst2|push~0_combout ),
	.datad(!\inst19|inst2|dffs [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst19|DEMUX4|auto_generated|w_anode48w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst19|DEMUX4|auto_generated|w_anode48w[3] .extended_lut = "off";
defparam \inst19|DEMUX4|auto_generated|w_anode48w[3] .lut_mask = 64'h0400040004000400;
defparam \inst19|DEMUX4|auto_generated|w_anode48w[3] .shared_arith = "off";
// synopsys translate_on

dffeas \inst19|R4|dffs[10] (
	.clk(\CLK~input_o ),
	.d(\inst19|inst|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst19|DEMUX4|auto_generated|w_anode48w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst19|R4|dffs [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst19|R4|dffs[10] .is_wysiwyg = "true";
defparam \inst19|R4|dffs[10] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst19|DEMUX4|auto_generated|w_anode58w[3] (
// Equation(s):
// \inst19|DEMUX4|auto_generated|w_anode58w [3] = (\inst19|inst2|dffs [2] & (\inst19|inst2|dffs [0] & (\inst2|push~0_combout  & !\inst19|inst2|dffs [1])))

	.dataa(!\inst19|inst2|dffs [2]),
	.datab(!\inst19|inst2|dffs [0]),
	.datac(!\inst2|push~0_combout ),
	.datad(!\inst19|inst2|dffs [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst19|DEMUX4|auto_generated|w_anode58w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst19|DEMUX4|auto_generated|w_anode58w[3] .extended_lut = "off";
defparam \inst19|DEMUX4|auto_generated|w_anode58w[3] .lut_mask = 64'h0100010001000100;
defparam \inst19|DEMUX4|auto_generated|w_anode58w[3] .shared_arith = "off";
// synopsys translate_on

dffeas \inst19|R5|dffs[10] (
	.clk(\CLK~input_o ),
	.d(\inst19|inst|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst19|DEMUX4|auto_generated|w_anode58w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst19|R5|dffs [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst19|R5|dffs[10] .is_wysiwyg = "true";
defparam \inst19|R5|dffs[10] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst19|DEMUX4|auto_generated|w_anode68w[3] (
// Equation(s):
// \inst19|DEMUX4|auto_generated|w_anode68w [3] = (\inst19|inst2|dffs [2] & (!\inst19|inst2|dffs [0] & (\inst2|push~0_combout  & \inst19|inst2|dffs [1])))

	.dataa(!\inst19|inst2|dffs [2]),
	.datab(!\inst19|inst2|dffs [0]),
	.datac(!\inst2|push~0_combout ),
	.datad(!\inst19|inst2|dffs [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst19|DEMUX4|auto_generated|w_anode68w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst19|DEMUX4|auto_generated|w_anode68w[3] .extended_lut = "off";
defparam \inst19|DEMUX4|auto_generated|w_anode68w[3] .lut_mask = 64'h0004000400040004;
defparam \inst19|DEMUX4|auto_generated|w_anode68w[3] .shared_arith = "off";
// synopsys translate_on

dffeas \inst19|R6|dffs[10] (
	.clk(\CLK~input_o ),
	.d(\inst19|inst|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst19|DEMUX4|auto_generated|w_anode68w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst19|R6|dffs [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst19|R6|dffs[10] .is_wysiwyg = "true";
defparam \inst19|R6|dffs[10] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst19|DEMUX4|auto_generated|w_anode78w[3] (
// Equation(s):
// \inst19|DEMUX4|auto_generated|w_anode78w [3] = (\inst19|inst2|dffs [2] & (\inst19|inst2|dffs [0] & (\inst2|push~0_combout  & \inst19|inst2|dffs [1])))

	.dataa(!\inst19|inst2|dffs [2]),
	.datab(!\inst19|inst2|dffs [0]),
	.datac(!\inst2|push~0_combout ),
	.datad(!\inst19|inst2|dffs [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst19|DEMUX4|auto_generated|w_anode78w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst19|DEMUX4|auto_generated|w_anode78w[3] .extended_lut = "off";
defparam \inst19|DEMUX4|auto_generated|w_anode78w[3] .lut_mask = 64'h0001000100010001;
defparam \inst19|DEMUX4|auto_generated|w_anode78w[3] .shared_arith = "off";
// synopsys translate_on

dffeas \inst19|R7|dffs[10] (
	.clk(\CLK~input_o ),
	.d(\inst19|inst|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst19|DEMUX4|auto_generated|w_anode78w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst19|R7|dffs [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst19|R7|dffs[10] .is_wysiwyg = "true";
defparam \inst19|R7|dffs[10] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst19|MUX4B|auto_generated|l3_w10_n0_mux_dataout~0 (
// Equation(s):
// \inst19|MUX4B|auto_generated|l3_w10_n0_mux_dataout~0_combout  = ( \inst19|inst3|Add2~0_combout  & ( \inst19|inst3|Add2~1_combout  & ( \inst19|R7|dffs [10] ) ) ) # ( !\inst19|inst3|Add2~0_combout  & ( \inst19|inst3|Add2~1_combout  & ( \inst19|R6|dffs [10] 
// ) ) ) # ( \inst19|inst3|Add2~0_combout  & ( !\inst19|inst3|Add2~1_combout  & ( \inst19|R5|dffs [10] ) ) ) # ( !\inst19|inst3|Add2~0_combout  & ( !\inst19|inst3|Add2~1_combout  & ( \inst19|R4|dffs [10] ) ) )

	.dataa(!\inst19|R4|dffs [10]),
	.datab(!\inst19|R5|dffs [10]),
	.datac(!\inst19|R6|dffs [10]),
	.datad(!\inst19|R7|dffs [10]),
	.datae(!\inst19|inst3|Add2~0_combout ),
	.dataf(!\inst19|inst3|Add2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst19|MUX4B|auto_generated|l3_w10_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst19|MUX4B|auto_generated|l3_w10_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst19|MUX4B|auto_generated|l3_w10_n0_mux_dataout~0 .lut_mask = 64'h555533330F0F00FF;
defparam \inst19|MUX4B|auto_generated|l3_w10_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst19|DEMUX4|auto_generated|w_anode28w[3] (
// Equation(s):
// \inst19|DEMUX4|auto_generated|w_anode28w [3] = (!\inst19|inst2|dffs [2] & (!\inst19|inst2|dffs [0] & (\inst2|push~0_combout  & \inst19|inst2|dffs [1])))

	.dataa(!\inst19|inst2|dffs [2]),
	.datab(!\inst19|inst2|dffs [0]),
	.datac(!\inst2|push~0_combout ),
	.datad(!\inst19|inst2|dffs [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst19|DEMUX4|auto_generated|w_anode28w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst19|DEMUX4|auto_generated|w_anode28w[3] .extended_lut = "off";
defparam \inst19|DEMUX4|auto_generated|w_anode28w[3] .lut_mask = 64'h0008000800080008;
defparam \inst19|DEMUX4|auto_generated|w_anode28w[3] .shared_arith = "off";
// synopsys translate_on

dffeas \inst19|R2|dffs[10] (
	.clk(\CLK~input_o ),
	.d(\inst19|inst|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst19|DEMUX4|auto_generated|w_anode28w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst19|R2|dffs [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst19|R2|dffs[10] .is_wysiwyg = "true";
defparam \inst19|R2|dffs[10] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst19|DEMUX4|auto_generated|w_anode38w[3] (
// Equation(s):
// \inst19|DEMUX4|auto_generated|w_anode38w [3] = (!\inst19|inst2|dffs [2] & (\inst19|inst2|dffs [0] & (\inst2|push~0_combout  & \inst19|inst2|dffs [1])))

	.dataa(!\inst19|inst2|dffs [2]),
	.datab(!\inst19|inst2|dffs [0]),
	.datac(!\inst2|push~0_combout ),
	.datad(!\inst19|inst2|dffs [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst19|DEMUX4|auto_generated|w_anode38w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst19|DEMUX4|auto_generated|w_anode38w[3] .extended_lut = "off";
defparam \inst19|DEMUX4|auto_generated|w_anode38w[3] .lut_mask = 64'h0002000200020002;
defparam \inst19|DEMUX4|auto_generated|w_anode38w[3] .shared_arith = "off";
// synopsys translate_on

dffeas \inst19|R3|dffs[10] (
	.clk(\CLK~input_o ),
	.d(\inst19|inst|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst19|DEMUX4|auto_generated|w_anode38w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst19|R3|dffs [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst19|R3|dffs[10] .is_wysiwyg = "true";
defparam \inst19|R3|dffs[10] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst19|DEMUX4|auto_generated|w_anode18w[3] (
// Equation(s):
// \inst19|DEMUX4|auto_generated|w_anode18w [3] = (!\inst19|inst2|dffs [2] & (\inst19|inst2|dffs [0] & (\inst2|push~0_combout  & !\inst19|inst2|dffs [1])))

	.dataa(!\inst19|inst2|dffs [2]),
	.datab(!\inst19|inst2|dffs [0]),
	.datac(!\inst2|push~0_combout ),
	.datad(!\inst19|inst2|dffs [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst19|DEMUX4|auto_generated|w_anode18w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst19|DEMUX4|auto_generated|w_anode18w[3] .extended_lut = "off";
defparam \inst19|DEMUX4|auto_generated|w_anode18w[3] .lut_mask = 64'h0200020002000200;
defparam \inst19|DEMUX4|auto_generated|w_anode18w[3] .shared_arith = "off";
// synopsys translate_on

dffeas \inst19|R1|dffs[10] (
	.clk(\CLK~input_o ),
	.d(\inst19|inst|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst19|DEMUX4|auto_generated|w_anode18w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst19|R1|dffs [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst19|R1|dffs[10] .is_wysiwyg = "true";
defparam \inst19|R1|dffs[10] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst19|DEMUX4|auto_generated|w_anode1w[3] (
// Equation(s):
// \inst19|DEMUX4|auto_generated|w_anode1w [3] = (!\inst19|inst2|dffs [2] & (!\inst19|inst2|dffs [0] & (\inst2|push~0_combout  & !\inst19|inst2|dffs [1])))

	.dataa(!\inst19|inst2|dffs [2]),
	.datab(!\inst19|inst2|dffs [0]),
	.datac(!\inst2|push~0_combout ),
	.datad(!\inst19|inst2|dffs [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst19|DEMUX4|auto_generated|w_anode1w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst19|DEMUX4|auto_generated|w_anode1w[3] .extended_lut = "off";
defparam \inst19|DEMUX4|auto_generated|w_anode1w[3] .lut_mask = 64'h0800080008000800;
defparam \inst19|DEMUX4|auto_generated|w_anode1w[3] .shared_arith = "off";
// synopsys translate_on

dffeas \inst19|R0|dffs[10] (
	.clk(\CLK~input_o ),
	.d(\inst19|inst|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst19|DEMUX4|auto_generated|w_anode1w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst19|R0|dffs [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst19|R0|dffs[10] .is_wysiwyg = "true";
defparam \inst19|R0|dffs[10] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst19|MUX4B|auto_generated|l3_w10_n0_mux_dataout~1 (
// Equation(s):
// \inst19|MUX4B|auto_generated|l3_w10_n0_mux_dataout~1_combout  = ( \inst19|R1|dffs [10] & ( \inst19|R0|dffs [10] & ( (!\inst19|inst3|Add2~1_combout ) # ((!\inst19|inst3|Add2~0_combout  & (\inst19|R2|dffs [10])) # (\inst19|inst3|Add2~0_combout  & 
// ((\inst19|R3|dffs [10])))) ) ) ) # ( !\inst19|R1|dffs [10] & ( \inst19|R0|dffs [10] & ( (!\inst19|inst3|Add2~0_combout  & ((!\inst19|inst3|Add2~1_combout ) # ((\inst19|R2|dffs [10])))) # (\inst19|inst3|Add2~0_combout  & (\inst19|inst3|Add2~1_combout  & 
// ((\inst19|R3|dffs [10])))) ) ) ) # ( \inst19|R1|dffs [10] & ( !\inst19|R0|dffs [10] & ( (!\inst19|inst3|Add2~0_combout  & (\inst19|inst3|Add2~1_combout  & (\inst19|R2|dffs [10]))) # (\inst19|inst3|Add2~0_combout  & ((!\inst19|inst3|Add2~1_combout ) # 
// ((\inst19|R3|dffs [10])))) ) ) ) # ( !\inst19|R1|dffs [10] & ( !\inst19|R0|dffs [10] & ( (\inst19|inst3|Add2~1_combout  & ((!\inst19|inst3|Add2~0_combout  & (\inst19|R2|dffs [10])) # (\inst19|inst3|Add2~0_combout  & ((\inst19|R3|dffs [10]))))) ) ) )

	.dataa(!\inst19|inst3|Add2~0_combout ),
	.datab(!\inst19|inst3|Add2~1_combout ),
	.datac(!\inst19|R2|dffs [10]),
	.datad(!\inst19|R3|dffs [10]),
	.datae(!\inst19|R1|dffs [10]),
	.dataf(!\inst19|R0|dffs [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst19|MUX4B|auto_generated|l3_w10_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst19|MUX4B|auto_generated|l3_w10_n0_mux_dataout~1 .extended_lut = "off";
defparam \inst19|MUX4B|auto_generated|l3_w10_n0_mux_dataout~1 .lut_mask = 64'h021346578A9BCEDF;
defparam \inst19|MUX4B|auto_generated|l3_w10_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst17|$00000|auto_generated|l1_w10_n0_mux_dataout~0 (
// Equation(s):
// \inst17|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout  = ( \inst19|MUX4B|auto_generated|l3_w10_n0_mux_dataout~1_combout  & ( (!\inst2|stack_mux~0_combout  & (\inst|altsyncram_component|auto_generated|q_a [10])) # (\inst2|stack_mux~0_combout  & 
// (((!\inst19|inst3|Add2~2_combout ) # (\inst19|MUX4B|auto_generated|l3_w10_n0_mux_dataout~0_combout )))) ) ) # ( !\inst19|MUX4B|auto_generated|l3_w10_n0_mux_dataout~1_combout  & ( (!\inst2|stack_mux~0_combout  & 
// (\inst|altsyncram_component|auto_generated|q_a [10])) # (\inst2|stack_mux~0_combout  & (((\inst19|MUX4B|auto_generated|l3_w10_n0_mux_dataout~0_combout  & \inst19|inst3|Add2~2_combout )))) ) )

	.dataa(!\inst|altsyncram_component|auto_generated|q_a [10]),
	.datab(!\inst2|stack_mux~0_combout ),
	.datac(!\inst19|MUX4B|auto_generated|l3_w10_n0_mux_dataout~0_combout ),
	.datad(!\inst19|inst3|Add2~2_combout ),
	.datae(!\inst19|MUX4B|auto_generated|l3_w10_n0_mux_dataout~1_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst17|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst17|$00000|auto_generated|l1_w10_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst17|$00000|auto_generated|l1_w10_n0_mux_dataout~0 .lut_mask = 64'h4447774744477747;
defparam \inst17|$00000|auto_generated|l1_w10_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst2|pc_load~0 (
// Equation(s):
// \inst2|pc_load~0_combout  = (\inst|altsyncram_component|auto_generated|q_a [13] & ((\inst|altsyncram_component|auto_generated|q_a [14]) # (\inst|altsyncram_component|auto_generated|q_a [12])))

	.dataa(!\inst|altsyncram_component|auto_generated|q_a [12]),
	.datab(!\inst|altsyncram_component|auto_generated|q_a [13]),
	.datac(!\inst|altsyncram_component|auto_generated|q_a [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst2|pc_load~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst2|pc_load~0 .extended_lut = "off";
defparam \inst2|pc_load~0 .lut_mask = 64'h1313131313131313;
defparam \inst2|pc_load~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst15|Add0~1 (
// Equation(s):
// \inst15|Add0~1_sumout  = SUM(( \inst11|R0|dffs [0] ) + ( VCC ) + ( !VCC ))
// \inst15|Add0~2  = CARRY(( \inst11|R0|dffs [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst11|R0|dffs [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\inst15|Add0~1_sumout ),
	.cout(\inst15|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \inst15|Add0~1 .extended_lut = "off";
defparam \inst15|Add0~1 .lut_mask = 64'h00000000000000FF;
defparam \inst15|Add0~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst15|Add0~5 (
// Equation(s):
// \inst15|Add0~5_sumout  = SUM(( \inst11|R0|dffs [1] ) + ( GND ) + ( \inst15|Add0~2  ))
// \inst15|Add0~6  = CARRY(( \inst11|R0|dffs [1] ) + ( GND ) + ( \inst15|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst11|R0|dffs [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst15|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst15|Add0~5_sumout ),
	.cout(\inst15|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \inst15|Add0~5 .extended_lut = "off";
defparam \inst15|Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \inst15|Add0~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst15|Add0~9 (
// Equation(s):
// \inst15|Add0~9_sumout  = SUM(( \inst11|R0|dffs [2] ) + ( GND ) + ( \inst15|Add0~6  ))
// \inst15|Add0~10  = CARRY(( \inst11|R0|dffs [2] ) + ( GND ) + ( \inst15|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst11|R0|dffs [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst15|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst15|Add0~9_sumout ),
	.cout(\inst15|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \inst15|Add0~9 .extended_lut = "off";
defparam \inst15|Add0~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \inst15|Add0~9 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst15|Add0~13 (
// Equation(s):
// \inst15|Add0~13_sumout  = SUM(( \inst11|R0|dffs [3] ) + ( GND ) + ( \inst15|Add0~10  ))
// \inst15|Add0~14  = CARRY(( \inst11|R0|dffs [3] ) + ( GND ) + ( \inst15|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst11|R0|dffs [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst15|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst15|Add0~13_sumout ),
	.cout(\inst15|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \inst15|Add0~13 .extended_lut = "off";
defparam \inst15|Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \inst15|Add0~13 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst15|Add0~17 (
// Equation(s):
// \inst15|Add0~17_sumout  = SUM(( \inst11|R0|dffs [4] ) + ( GND ) + ( \inst15|Add0~14  ))
// \inst15|Add0~18  = CARRY(( \inst11|R0|dffs [4] ) + ( GND ) + ( \inst15|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst11|R0|dffs [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst15|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst15|Add0~17_sumout ),
	.cout(\inst15|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \inst15|Add0~17 .extended_lut = "off";
defparam \inst15|Add0~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \inst15|Add0~17 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst15|Add0~21 (
// Equation(s):
// \inst15|Add0~21_sumout  = SUM(( \inst11|R0|dffs [5] ) + ( GND ) + ( \inst15|Add0~18  ))
// \inst15|Add0~22  = CARRY(( \inst11|R0|dffs [5] ) + ( GND ) + ( \inst15|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst11|R0|dffs [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst15|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst15|Add0~21_sumout ),
	.cout(\inst15|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \inst15|Add0~21 .extended_lut = "off";
defparam \inst15|Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \inst15|Add0~21 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst15|Add0~25 (
// Equation(s):
// \inst15|Add0~25_sumout  = SUM(( \inst11|R0|dffs [6] ) + ( GND ) + ( \inst15|Add0~22  ))
// \inst15|Add0~26  = CARRY(( \inst11|R0|dffs [6] ) + ( GND ) + ( \inst15|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst11|R0|dffs [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst15|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst15|Add0~25_sumout ),
	.cout(\inst15|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \inst15|Add0~25 .extended_lut = "off";
defparam \inst15|Add0~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \inst15|Add0~25 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst15|Add0~29 (
// Equation(s):
// \inst15|Add0~29_sumout  = SUM(( \inst11|R0|dffs [7] ) + ( GND ) + ( \inst15|Add0~26  ))
// \inst15|Add0~30  = CARRY(( \inst11|R0|dffs [7] ) + ( GND ) + ( \inst15|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst11|R0|dffs [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst15|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst15|Add0~29_sumout ),
	.cout(\inst15|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \inst15|Add0~29 .extended_lut = "off";
defparam \inst15|Add0~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \inst15|Add0~29 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst15|Add0~33 (
// Equation(s):
// \inst15|Add0~33_sumout  = SUM(( \inst11|R0|dffs [8] ) + ( GND ) + ( \inst15|Add0~30  ))
// \inst15|Add0~34  = CARRY(( \inst11|R0|dffs [8] ) + ( GND ) + ( \inst15|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst11|R0|dffs [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst15|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst15|Add0~33_sumout ),
	.cout(\inst15|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \inst15|Add0~33 .extended_lut = "off";
defparam \inst15|Add0~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \inst15|Add0~33 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst15|Add0~37 (
// Equation(s):
// \inst15|Add0~37_sumout  = SUM(( \inst11|R0|dffs [9] ) + ( GND ) + ( \inst15|Add0~34  ))
// \inst15|Add0~38  = CARRY(( \inst11|R0|dffs [9] ) + ( GND ) + ( \inst15|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst11|R0|dffs [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst15|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst15|Add0~37_sumout ),
	.cout(\inst15|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \inst15|Add0~37 .extended_lut = "off";
defparam \inst15|Add0~37 .lut_mask = 64'h0000FFFF000000FF;
defparam \inst15|Add0~37 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst15|Add0~41 (
// Equation(s):
// \inst15|Add0~41_sumout  = SUM(( \inst11|R0|dffs [10] ) + ( GND ) + ( \inst15|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst11|R0|dffs [10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst15|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst15|Add0~41_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst15|Add0~41 .extended_lut = "off";
defparam \inst15|Add0~41 .lut_mask = 64'h0000FFFF000000FF;
defparam \inst15|Add0~41 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst1|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(\inst2|WrEn~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst11|R0|dffs [10]}),
	.portaaddr({\inst8|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout ,\inst8|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout ,\inst8|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout ,\inst8|$00000|auto_generated|l1_w7_n0_mux_dataout~0_combout ,
\inst8|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout ,\inst8|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout ,\inst8|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout ,\inst8|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout ,
\inst8|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout ,\inst8|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ,\inst8|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\inst15|Add0~41_sumout ,\inst15|Add0~37_sumout ,\inst15|Add0~33_sumout ,\inst15|Add0~29_sumout ,\inst15|Add0~25_sumout ,\inst15|Add0~21_sumout ,\inst15|Add0~17_sumout ,\inst15|Add0~13_sumout ,\inst15|Add0~9_sumout ,\inst15|Add0~5_sumout ,\inst15|Add0~1_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout(\inst1|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "data_mem:inst1|altsyncram:altsyncram_component|altsyncram_i2q2:auto_generated|ALTSYNCRAM";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a10 .mixed_port_feed_through_mode = "dont_care";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "bidir_dual_port";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 11;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 2047;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 2048;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 16;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 11;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_in_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a10 .port_b_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a10 .port_b_first_bit_number = 10;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a10 .port_b_last_address = 2047;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a10 .port_b_logical_ram_depth = 2048;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a10 .port_b_logical_ram_width = 16;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a10 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a10 .port_b_read_enable_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a10 .port_b_write_enable_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M20K";
// synopsys translate_on

cyclonev_lcell_comb \inst12|Mux0~0 (
// Equation(s):
// \inst12|Mux0~0_combout  = (!\inst|altsyncram_component|auto_generated|q_a [12] & (\inst|altsyncram_component|auto_generated|q_a [13] & \inst|altsyncram_component|auto_generated|q_a [14])) # (\inst|altsyncram_component|auto_generated|q_a [12] & 
// ((\inst|altsyncram_component|auto_generated|q_a [14]) # (\inst|altsyncram_component|auto_generated|q_a [13])))

	.dataa(!\inst|altsyncram_component|auto_generated|q_a [12]),
	.datab(!\inst|altsyncram_component|auto_generated|q_a [13]),
	.datac(!\inst|altsyncram_component|auto_generated|q_a [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst12|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst12|Mux0~0 .extended_lut = "off";
defparam \inst12|Mux0~0 .lut_mask = 64'h1717171717171717;
defparam \inst12|Mux0~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst3|auto_generated|counter_reg_bit [10],\inst3|auto_generated|counter_reg_bit [9],\inst3|auto_generated|counter_reg_bit [8],\inst3|auto_generated|counter_reg_bit [7],\inst3|auto_generated|counter_reg_bit [6],\inst3|auto_generated|counter_reg_bit [5],
\inst3|auto_generated|counter_reg_bit [4],\inst3|auto_generated|counter_reg_bit [3],\inst3|auto_generated|counter_reg_bit [2],\inst3|auto_generated|counter_reg_bit [1],\inst3|auto_generated|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "prog_mem:inst|altsyncram:altsyncram_component|altsyncram_i1o1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 11;
defparam \inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "clock0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 2047;
defparam \inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 2048;
defparam \inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 16;
defparam \inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 11;
defparam \inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M20K";
// synopsys translate_on

cyclonev_lcell_comb \inst7|$00000|auto_generated|l1_w0_n0_mux_dataout~0 (
// Equation(s):
// \inst7|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout  = ( \inst|altsyncram_component|auto_generated|q_a [11] & ( ((!\inst|altsyncram_component|auto_generated|q_a [13] & (!\inst|altsyncram_component|auto_generated|q_a [14] & 
// !\inst|altsyncram_component|auto_generated|q_a [15]))) # (\inst|altsyncram_component|auto_generated|q_a [2]) ) ) # ( !\inst|altsyncram_component|auto_generated|q_a [11] & ( (\inst|altsyncram_component|auto_generated|q_a [2] & 
// (((\inst|altsyncram_component|auto_generated|q_a [15]) # (\inst|altsyncram_component|auto_generated|q_a [14])) # (\inst|altsyncram_component|auto_generated|q_a [13]))) ) )

	.dataa(!\inst|altsyncram_component|auto_generated|q_a [13]),
	.datab(!\inst|altsyncram_component|auto_generated|q_a [14]),
	.datac(!\inst|altsyncram_component|auto_generated|q_a [15]),
	.datad(!\inst|altsyncram_component|auto_generated|q_a [2]),
	.datae(!\inst|altsyncram_component|auto_generated|q_a [11]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst7|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst7|$00000|auto_generated|l1_w0_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst7|$00000|auto_generated|l1_w0_n0_mux_dataout~0 .lut_mask = 64'h007F80FF007F80FF;
defparam \inst7|$00000|auto_generated|l1_w0_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst7|$00000|auto_generated|l1_w1_n0_mux_dataout~0 (
// Equation(s):
// \inst7|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout  = ( \inst|altsyncram_component|auto_generated|q_a [3] & ( (((\inst|altsyncram_component|auto_generated|q_a [15]) # (\inst|altsyncram_component|auto_generated|q_a [14])) # 
// (\inst|altsyncram_component|auto_generated|q_a [13])) # (\inst|altsyncram_component|auto_generated|q_a [12]) ) ) # ( !\inst|altsyncram_component|auto_generated|q_a [3] & ( (\inst|altsyncram_component|auto_generated|q_a [12] & 
// (!\inst|altsyncram_component|auto_generated|q_a [13] & (!\inst|altsyncram_component|auto_generated|q_a [14] & !\inst|altsyncram_component|auto_generated|q_a [15]))) ) )

	.dataa(!\inst|altsyncram_component|auto_generated|q_a [12]),
	.datab(!\inst|altsyncram_component|auto_generated|q_a [13]),
	.datac(!\inst|altsyncram_component|auto_generated|q_a [14]),
	.datad(!\inst|altsyncram_component|auto_generated|q_a [15]),
	.datae(!\inst|altsyncram_component|auto_generated|q_a [3]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst7|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst7|$00000|auto_generated|l1_w1_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst7|$00000|auto_generated|l1_w1_n0_mux_dataout~0 .lut_mask = 64'h40007FFF40007FFF;
defparam \inst7|$00000|auto_generated|l1_w1_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst12|ldr (
// Equation(s):
// \inst12|ldr~combout  = (!\inst|altsyncram_component|auto_generated|q_a [12] & (\inst|altsyncram_component|auto_generated|q_a [13] & (\inst|altsyncram_component|auto_generated|q_a [14] & \inst|altsyncram_component|auto_generated|q_a [15])))

	.dataa(!\inst|altsyncram_component|auto_generated|q_a [12]),
	.datab(!\inst|altsyncram_component|auto_generated|q_a [13]),
	.datac(!\inst|altsyncram_component|auto_generated|q_a [14]),
	.datad(!\inst|altsyncram_component|auto_generated|q_a [15]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst12|ldr~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst12|ldr .extended_lut = "off";
defparam \inst12|ldr .lut_mask = 64'h0002000200020002;
defparam \inst12|ldr .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst11|DEMUX4|auto_generated|w_anode14w[2] (
// Equation(s):
// \inst11|DEMUX4|auto_generated|w_anode14w [2] = ( \inst9|inst2|dffs [1] & ( \inst12|ldr~combout  & ( (\inst7|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout  & (!\inst7|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout  & ((\inst9|inst2|dffs [2]) # 
// (\inst|altsyncram_component|auto_generated|q_a [15])))) ) ) ) # ( !\inst9|inst2|dffs [1] & ( \inst12|ldr~combout  & ( (\inst7|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout  & (!\inst7|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout  & 
// \inst9|inst2|dffs [2])) ) ) ) # ( \inst9|inst2|dffs [1] & ( !\inst12|ldr~combout  & ( (\inst|altsyncram_component|auto_generated|q_a [15] & (\inst7|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout  & 
// !\inst7|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout )) ) ) )

	.dataa(!\inst|altsyncram_component|auto_generated|q_a [15]),
	.datab(!\inst7|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout ),
	.datac(!\inst7|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ),
	.datad(!\inst9|inst2|dffs [2]),
	.datae(!\inst9|inst2|dffs [1]),
	.dataf(!\inst12|ldr~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|DEMUX4|auto_generated|w_anode14w [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|DEMUX4|auto_generated|w_anode14w[2] .extended_lut = "off";
defparam \inst11|DEMUX4|auto_generated|w_anode14w[2] .lut_mask = 64'h0000101000301030;
defparam \inst11|DEMUX4|auto_generated|w_anode14w[2] .shared_arith = "off";
// synopsys translate_on

dffeas \inst11|R1|dffs[10] (
	.clk(\CLK~input_o ),
	.d(\inst16|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|DEMUX4|auto_generated|w_anode14w [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|R1|dffs [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|R1|dffs[10] .is_wysiwyg = "true";
defparam \inst11|R1|dffs[10] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst11|DEMUX4|auto_generated|w_anode22w[2] (
// Equation(s):
// \inst11|DEMUX4|auto_generated|w_anode22w [2] = ( \inst9|inst2|dffs [1] & ( \inst12|ldr~combout  & ( (!\inst7|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout  & (\inst7|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout  & ((\inst9|inst2|dffs [2]) # 
// (\inst|altsyncram_component|auto_generated|q_a [15])))) ) ) ) # ( !\inst9|inst2|dffs [1] & ( \inst12|ldr~combout  & ( (!\inst7|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout  & (\inst7|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout  & 
// \inst9|inst2|dffs [2])) ) ) ) # ( \inst9|inst2|dffs [1] & ( !\inst12|ldr~combout  & ( (\inst|altsyncram_component|auto_generated|q_a [15] & (!\inst7|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout  & 
// \inst7|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout )) ) ) )

	.dataa(!\inst|altsyncram_component|auto_generated|q_a [15]),
	.datab(!\inst7|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout ),
	.datac(!\inst7|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ),
	.datad(!\inst9|inst2|dffs [2]),
	.datae(!\inst9|inst2|dffs [1]),
	.dataf(!\inst12|ldr~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|DEMUX4|auto_generated|w_anode22w [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|DEMUX4|auto_generated|w_anode22w[2] .extended_lut = "off";
defparam \inst11|DEMUX4|auto_generated|w_anode22w[2] .lut_mask = 64'h00000404000C040C;
defparam \inst11|DEMUX4|auto_generated|w_anode22w[2] .shared_arith = "off";
// synopsys translate_on

dffeas \inst11|R2|dffs[10] (
	.clk(\CLK~input_o ),
	.d(\inst16|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|DEMUX4|auto_generated|w_anode22w [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|R2|dffs [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|R2|dffs[10] .is_wysiwyg = "true";
defparam \inst11|R2|dffs[10] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst11|DEMUX4|auto_generated|w_anode30w[2] (
// Equation(s):
// \inst11|DEMUX4|auto_generated|w_anode30w [2] = ( \inst9|inst2|dffs [1] & ( \inst12|ldr~combout  & ( (\inst7|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout  & (\inst7|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout  & ((\inst9|inst2|dffs [2]) # 
// (\inst|altsyncram_component|auto_generated|q_a [15])))) ) ) ) # ( !\inst9|inst2|dffs [1] & ( \inst12|ldr~combout  & ( (\inst7|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout  & (\inst7|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout  & 
// \inst9|inst2|dffs [2])) ) ) ) # ( \inst9|inst2|dffs [1] & ( !\inst12|ldr~combout  & ( (\inst|altsyncram_component|auto_generated|q_a [15] & (\inst7|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout  & 
// \inst7|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout )) ) ) )

	.dataa(!\inst|altsyncram_component|auto_generated|q_a [15]),
	.datab(!\inst7|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout ),
	.datac(!\inst7|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ),
	.datad(!\inst9|inst2|dffs [2]),
	.datae(!\inst9|inst2|dffs [1]),
	.dataf(!\inst12|ldr~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|DEMUX4|auto_generated|w_anode30w [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|DEMUX4|auto_generated|w_anode30w[2] .extended_lut = "off";
defparam \inst11|DEMUX4|auto_generated|w_anode30w[2] .lut_mask = 64'h0000010100030103;
defparam \inst11|DEMUX4|auto_generated|w_anode30w[2] .shared_arith = "off";
// synopsys translate_on

dffeas \inst11|R3|dffs[10] (
	.clk(\CLK~input_o ),
	.d(\inst16|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|DEMUX4|auto_generated|w_anode30w [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|R3|dffs [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|R3|dffs[10] .is_wysiwyg = "true";
defparam \inst11|R3|dffs[10] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst11|MUX4B|auto_generated|l2_w10_n0_mux_dataout~0 (
// Equation(s):
// \inst11|MUX4B|auto_generated|l2_w10_n0_mux_dataout~0_combout  = ( \inst|altsyncram_component|auto_generated|q_a [0] & ( \inst|altsyncram_component|auto_generated|q_a [1] & ( \inst11|R3|dffs [10] ) ) ) # ( !\inst|altsyncram_component|auto_generated|q_a [0] 
// & ( \inst|altsyncram_component|auto_generated|q_a [1] & ( \inst11|R2|dffs [10] ) ) ) # ( \inst|altsyncram_component|auto_generated|q_a [0] & ( !\inst|altsyncram_component|auto_generated|q_a [1] & ( \inst11|R1|dffs [10] ) ) ) # ( 
// !\inst|altsyncram_component|auto_generated|q_a [0] & ( !\inst|altsyncram_component|auto_generated|q_a [1] & ( \inst11|R0|dffs [10] ) ) )

	.dataa(!\inst11|R0|dffs [10]),
	.datab(!\inst11|R1|dffs [10]),
	.datac(!\inst11|R2|dffs [10]),
	.datad(!\inst11|R3|dffs [10]),
	.datae(!\inst|altsyncram_component|auto_generated|q_a [0]),
	.dataf(!\inst|altsyncram_component|auto_generated|q_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|MUX4B|auto_generated|l2_w10_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|MUX4B|auto_generated|l2_w10_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst11|MUX4B|auto_generated|l2_w10_n0_mux_dataout~0 .lut_mask = 64'h555533330F0F00FF;
defparam \inst11|MUX4B|auto_generated|l2_w10_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst11|MUX4A|auto_generated|l2_w10_n0_mux_dataout~0 (
// Equation(s):
// \inst11|MUX4A|auto_generated|l2_w10_n0_mux_dataout~0_combout  = ( \inst7|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout  & ( \inst7|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout  & ( \inst11|R3|dffs [10] ) ) ) # ( 
// !\inst7|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout  & ( \inst7|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout  & ( \inst11|R2|dffs [10] ) ) ) # ( \inst7|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout  & ( 
// !\inst7|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout  & ( \inst11|R1|dffs [10] ) ) ) # ( !\inst7|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout  & ( !\inst7|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout  & ( \inst11|R0|dffs [10] ) ) )

	.dataa(!\inst11|R0|dffs [10]),
	.datab(!\inst11|R1|dffs [10]),
	.datac(!\inst11|R2|dffs [10]),
	.datad(!\inst11|R3|dffs [10]),
	.datae(!\inst7|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout ),
	.dataf(!\inst7|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|MUX4A|auto_generated|l2_w10_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|MUX4A|auto_generated|l2_w10_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst11|MUX4A|auto_generated|l2_w10_n0_mux_dataout~0 .lut_mask = 64'h555533330F0F00FF;
defparam \inst11|MUX4A|auto_generated|l2_w10_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inst11|R2|dffs[9] (
	.clk(\CLK~input_o ),
	.d(\inst16|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|DEMUX4|auto_generated|w_anode22w [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|R2|dffs [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|R2|dffs[9] .is_wysiwyg = "true";
defparam \inst11|R2|dffs[9] .power_up = "low";
// synopsys translate_on

dffeas \inst11|R3|dffs[9] (
	.clk(\CLK~input_o ),
	.d(\inst16|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|DEMUX4|auto_generated|w_anode30w [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|R3|dffs [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|R3|dffs[9] .is_wysiwyg = "true";
defparam \inst11|R3|dffs[9] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst11|MUX4A|auto_generated|l2_w9_n0_mux_dataout~0 (
// Equation(s):
// \inst11|MUX4A|auto_generated|l2_w9_n0_mux_dataout~0_combout  = ( \inst7|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout  & ( \inst7|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout  & ( \inst11|R3|dffs [9] ) ) ) # ( 
// !\inst7|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout  & ( \inst7|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout  & ( \inst11|R2|dffs [9] ) ) ) # ( \inst7|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout  & ( 
// !\inst7|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout  & ( \inst11|R1|dffs [9] ) ) ) # ( !\inst7|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout  & ( !\inst7|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout  & ( \inst11|R0|dffs [9] ) ) )

	.dataa(!\inst11|R0|dffs [9]),
	.datab(!\inst11|R1|dffs [9]),
	.datac(!\inst11|R2|dffs [9]),
	.datad(!\inst11|R3|dffs [9]),
	.datae(!\inst7|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout ),
	.dataf(!\inst7|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|MUX4A|auto_generated|l2_w9_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|MUX4A|auto_generated|l2_w9_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst11|MUX4A|auto_generated|l2_w9_n0_mux_dataout~0 .lut_mask = 64'h555533330F0F00FF;
defparam \inst11|MUX4A|auto_generated|l2_w9_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inst11|R2|dffs[8] (
	.clk(\CLK~input_o ),
	.d(\inst16|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|DEMUX4|auto_generated|w_anode22w [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|R2|dffs [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|R2|dffs[8] .is_wysiwyg = "true";
defparam \inst11|R2|dffs[8] .power_up = "low";
// synopsys translate_on

dffeas \inst11|R3|dffs[8] (
	.clk(\CLK~input_o ),
	.d(\inst16|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|DEMUX4|auto_generated|w_anode30w [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|R3|dffs [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|R3|dffs[8] .is_wysiwyg = "true";
defparam \inst11|R3|dffs[8] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst11|MUX4A|auto_generated|l2_w8_n0_mux_dataout~0 (
// Equation(s):
// \inst11|MUX4A|auto_generated|l2_w8_n0_mux_dataout~0_combout  = ( \inst7|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout  & ( \inst7|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout  & ( \inst11|R3|dffs [8] ) ) ) # ( 
// !\inst7|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout  & ( \inst7|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout  & ( \inst11|R2|dffs [8] ) ) ) # ( \inst7|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout  & ( 
// !\inst7|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout  & ( \inst11|R1|dffs [8] ) ) ) # ( !\inst7|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout  & ( !\inst7|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout  & ( \inst11|R0|dffs [8] ) ) )

	.dataa(!\inst11|R0|dffs [8]),
	.datab(!\inst11|R1|dffs [8]),
	.datac(!\inst11|R2|dffs [8]),
	.datad(!\inst11|R3|dffs [8]),
	.datae(!\inst7|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout ),
	.dataf(!\inst7|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|MUX4A|auto_generated|l2_w8_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|MUX4A|auto_generated|l2_w8_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst11|MUX4A|auto_generated|l2_w8_n0_mux_dataout~0 .lut_mask = 64'h555533330F0F00FF;
defparam \inst11|MUX4A|auto_generated|l2_w8_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inst11|R2|dffs[7] (
	.clk(\CLK~input_o ),
	.d(\inst16|$00000|auto_generated|l1_w7_n0_mux_dataout~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|DEMUX4|auto_generated|w_anode22w [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|R2|dffs [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|R2|dffs[7] .is_wysiwyg = "true";
defparam \inst11|R2|dffs[7] .power_up = "low";
// synopsys translate_on

dffeas \inst11|R3|dffs[7] (
	.clk(\CLK~input_o ),
	.d(\inst16|$00000|auto_generated|l1_w7_n0_mux_dataout~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|DEMUX4|auto_generated|w_anode30w [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|R3|dffs [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|R3|dffs[7] .is_wysiwyg = "true";
defparam \inst11|R3|dffs[7] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst11|MUX4A|auto_generated|l2_w7_n0_mux_dataout~0 (
// Equation(s):
// \inst11|MUX4A|auto_generated|l2_w7_n0_mux_dataout~0_combout  = ( \inst7|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout  & ( \inst7|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout  & ( \inst11|R3|dffs [7] ) ) ) # ( 
// !\inst7|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout  & ( \inst7|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout  & ( \inst11|R2|dffs [7] ) ) ) # ( \inst7|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout  & ( 
// !\inst7|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout  & ( \inst11|R1|dffs [7] ) ) ) # ( !\inst7|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout  & ( !\inst7|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout  & ( \inst11|R0|dffs [7] ) ) )

	.dataa(!\inst11|R0|dffs [7]),
	.datab(!\inst11|R1|dffs [7]),
	.datac(!\inst11|R2|dffs [7]),
	.datad(!\inst11|R3|dffs [7]),
	.datae(!\inst7|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout ),
	.dataf(!\inst7|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|MUX4A|auto_generated|l2_w7_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|MUX4A|auto_generated|l2_w7_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst11|MUX4A|auto_generated|l2_w7_n0_mux_dataout~0 .lut_mask = 64'h555533330F0F00FF;
defparam \inst11|MUX4A|auto_generated|l2_w7_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inst11|R2|dffs[6] (
	.clk(\CLK~input_o ),
	.d(\inst16|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|DEMUX4|auto_generated|w_anode22w [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|R2|dffs [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|R2|dffs[6] .is_wysiwyg = "true";
defparam \inst11|R2|dffs[6] .power_up = "low";
// synopsys translate_on

dffeas \inst11|R3|dffs[6] (
	.clk(\CLK~input_o ),
	.d(\inst16|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|DEMUX4|auto_generated|w_anode30w [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|R3|dffs [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|R3|dffs[6] .is_wysiwyg = "true";
defparam \inst11|R3|dffs[6] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst11|MUX4A|auto_generated|l2_w6_n0_mux_dataout~0 (
// Equation(s):
// \inst11|MUX4A|auto_generated|l2_w6_n0_mux_dataout~0_combout  = ( \inst7|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout  & ( \inst7|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout  & ( \inst11|R3|dffs [6] ) ) ) # ( 
// !\inst7|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout  & ( \inst7|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout  & ( \inst11|R2|dffs [6] ) ) ) # ( \inst7|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout  & ( 
// !\inst7|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout  & ( \inst11|R1|dffs [6] ) ) ) # ( !\inst7|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout  & ( !\inst7|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout  & ( \inst11|R0|dffs [6] ) ) )

	.dataa(!\inst11|R0|dffs [6]),
	.datab(!\inst11|R1|dffs [6]),
	.datac(!\inst11|R2|dffs [6]),
	.datad(!\inst11|R3|dffs [6]),
	.datae(!\inst7|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout ),
	.dataf(!\inst7|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|MUX4A|auto_generated|l2_w6_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|MUX4A|auto_generated|l2_w6_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst11|MUX4A|auto_generated|l2_w6_n0_mux_dataout~0 .lut_mask = 64'h555533330F0F00FF;
defparam \inst11|MUX4A|auto_generated|l2_w6_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inst11|R2|dffs[5] (
	.clk(\CLK~input_o ),
	.d(\inst16|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|DEMUX4|auto_generated|w_anode22w [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|R2|dffs [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|R2|dffs[5] .is_wysiwyg = "true";
defparam \inst11|R2|dffs[5] .power_up = "low";
// synopsys translate_on

dffeas \inst11|R3|dffs[5] (
	.clk(\CLK~input_o ),
	.d(\inst16|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|DEMUX4|auto_generated|w_anode30w [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|R3|dffs [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|R3|dffs[5] .is_wysiwyg = "true";
defparam \inst11|R3|dffs[5] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst11|MUX4A|auto_generated|l2_w5_n0_mux_dataout~0 (
// Equation(s):
// \inst11|MUX4A|auto_generated|l2_w5_n0_mux_dataout~0_combout  = ( \inst7|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout  & ( \inst7|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout  & ( \inst11|R3|dffs [5] ) ) ) # ( 
// !\inst7|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout  & ( \inst7|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout  & ( \inst11|R2|dffs [5] ) ) ) # ( \inst7|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout  & ( 
// !\inst7|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout  & ( \inst11|R1|dffs [5] ) ) ) # ( !\inst7|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout  & ( !\inst7|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout  & ( \inst11|R0|dffs [5] ) ) )

	.dataa(!\inst11|R0|dffs [5]),
	.datab(!\inst11|R1|dffs [5]),
	.datac(!\inst11|R2|dffs [5]),
	.datad(!\inst11|R3|dffs [5]),
	.datae(!\inst7|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout ),
	.dataf(!\inst7|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|MUX4A|auto_generated|l2_w5_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|MUX4A|auto_generated|l2_w5_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst11|MUX4A|auto_generated|l2_w5_n0_mux_dataout~0 .lut_mask = 64'h555533330F0F00FF;
defparam \inst11|MUX4A|auto_generated|l2_w5_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inst11|R2|dffs[4] (
	.clk(\CLK~input_o ),
	.d(\inst16|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|DEMUX4|auto_generated|w_anode22w [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|R2|dffs [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|R2|dffs[4] .is_wysiwyg = "true";
defparam \inst11|R2|dffs[4] .power_up = "low";
// synopsys translate_on

dffeas \inst11|R3|dffs[4] (
	.clk(\CLK~input_o ),
	.d(\inst16|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|DEMUX4|auto_generated|w_anode30w [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|R3|dffs [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|R3|dffs[4] .is_wysiwyg = "true";
defparam \inst11|R3|dffs[4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst11|MUX4A|auto_generated|l2_w4_n0_mux_dataout~0 (
// Equation(s):
// \inst11|MUX4A|auto_generated|l2_w4_n0_mux_dataout~0_combout  = ( \inst7|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout  & ( \inst7|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout  & ( \inst11|R3|dffs [4] ) ) ) # ( 
// !\inst7|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout  & ( \inst7|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout  & ( \inst11|R2|dffs [4] ) ) ) # ( \inst7|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout  & ( 
// !\inst7|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout  & ( \inst11|R1|dffs [4] ) ) ) # ( !\inst7|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout  & ( !\inst7|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout  & ( \inst11|R0|dffs [4] ) ) )

	.dataa(!\inst11|R0|dffs [4]),
	.datab(!\inst11|R1|dffs [4]),
	.datac(!\inst11|R2|dffs [4]),
	.datad(!\inst11|R3|dffs [4]),
	.datae(!\inst7|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout ),
	.dataf(!\inst7|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|MUX4A|auto_generated|l2_w4_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|MUX4A|auto_generated|l2_w4_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst11|MUX4A|auto_generated|l2_w4_n0_mux_dataout~0 .lut_mask = 64'h555533330F0F00FF;
defparam \inst11|MUX4A|auto_generated|l2_w4_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inst11|R2|dffs[3] (
	.clk(\CLK~input_o ),
	.d(\inst16|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|DEMUX4|auto_generated|w_anode22w [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|R2|dffs [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|R2|dffs[3] .is_wysiwyg = "true";
defparam \inst11|R2|dffs[3] .power_up = "low";
// synopsys translate_on

dffeas \inst11|R3|dffs[3] (
	.clk(\CLK~input_o ),
	.d(\inst16|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|DEMUX4|auto_generated|w_anode30w [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|R3|dffs [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|R3|dffs[3] .is_wysiwyg = "true";
defparam \inst11|R3|dffs[3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst11|MUX4A|auto_generated|l2_w3_n0_mux_dataout~0 (
// Equation(s):
// \inst11|MUX4A|auto_generated|l2_w3_n0_mux_dataout~0_combout  = ( \inst7|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout  & ( \inst7|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout  & ( \inst11|R3|dffs [3] ) ) ) # ( 
// !\inst7|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout  & ( \inst7|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout  & ( \inst11|R2|dffs [3] ) ) ) # ( \inst7|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout  & ( 
// !\inst7|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout  & ( \inst11|R1|dffs [3] ) ) ) # ( !\inst7|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout  & ( !\inst7|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout  & ( \inst11|R0|dffs [3] ) ) )

	.dataa(!\inst11|R0|dffs [3]),
	.datab(!\inst11|R1|dffs [3]),
	.datac(!\inst11|R2|dffs [3]),
	.datad(!\inst11|R3|dffs [3]),
	.datae(!\inst7|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout ),
	.dataf(!\inst7|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|MUX4A|auto_generated|l2_w3_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|MUX4A|auto_generated|l2_w3_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst11|MUX4A|auto_generated|l2_w3_n0_mux_dataout~0 .lut_mask = 64'h555533330F0F00FF;
defparam \inst11|MUX4A|auto_generated|l2_w3_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inst11|R2|dffs[2] (
	.clk(\CLK~input_o ),
	.d(\inst16|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|DEMUX4|auto_generated|w_anode22w [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|R2|dffs [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|R2|dffs[2] .is_wysiwyg = "true";
defparam \inst11|R2|dffs[2] .power_up = "low";
// synopsys translate_on

dffeas \inst11|R3|dffs[2] (
	.clk(\CLK~input_o ),
	.d(\inst16|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|DEMUX4|auto_generated|w_anode30w [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|R3|dffs [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|R3|dffs[2] .is_wysiwyg = "true";
defparam \inst11|R3|dffs[2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst11|MUX4A|auto_generated|l2_w2_n0_mux_dataout~0 (
// Equation(s):
// \inst11|MUX4A|auto_generated|l2_w2_n0_mux_dataout~0_combout  = ( \inst7|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout  & ( \inst7|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout  & ( \inst11|R3|dffs [2] ) ) ) # ( 
// !\inst7|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout  & ( \inst7|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout  & ( \inst11|R2|dffs [2] ) ) ) # ( \inst7|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout  & ( 
// !\inst7|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout  & ( \inst11|R1|dffs [2] ) ) ) # ( !\inst7|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout  & ( !\inst7|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout  & ( \inst11|R0|dffs [2] ) ) )

	.dataa(!\inst11|R0|dffs [2]),
	.datab(!\inst11|R1|dffs [2]),
	.datac(!\inst11|R2|dffs [2]),
	.datad(!\inst11|R3|dffs [2]),
	.datae(!\inst7|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout ),
	.dataf(!\inst7|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|MUX4A|auto_generated|l2_w2_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|MUX4A|auto_generated|l2_w2_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst11|MUX4A|auto_generated|l2_w2_n0_mux_dataout~0 .lut_mask = 64'h555533330F0F00FF;
defparam \inst11|MUX4A|auto_generated|l2_w2_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inst11|R2|dffs[1] (
	.clk(\CLK~input_o ),
	.d(\inst16|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|DEMUX4|auto_generated|w_anode22w [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|R2|dffs [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|R2|dffs[1] .is_wysiwyg = "true";
defparam \inst11|R2|dffs[1] .power_up = "low";
// synopsys translate_on

dffeas \inst11|R3|dffs[1] (
	.clk(\CLK~input_o ),
	.d(\inst16|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|DEMUX4|auto_generated|w_anode30w [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|R3|dffs [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|R3|dffs[1] .is_wysiwyg = "true";
defparam \inst11|R3|dffs[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst11|MUX4A|auto_generated|l2_w1_n0_mux_dataout~0 (
// Equation(s):
// \inst11|MUX4A|auto_generated|l2_w1_n0_mux_dataout~0_combout  = ( \inst7|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout  & ( \inst7|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout  & ( \inst11|R3|dffs [1] ) ) ) # ( 
// !\inst7|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout  & ( \inst7|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout  & ( \inst11|R2|dffs [1] ) ) ) # ( \inst7|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout  & ( 
// !\inst7|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout  & ( \inst11|R1|dffs [1] ) ) ) # ( !\inst7|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout  & ( !\inst7|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout  & ( \inst11|R0|dffs [1] ) ) )

	.dataa(!\inst11|R0|dffs [1]),
	.datab(!\inst11|R1|dffs [1]),
	.datac(!\inst11|R2|dffs [1]),
	.datad(!\inst11|R3|dffs [1]),
	.datae(!\inst7|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout ),
	.dataf(!\inst7|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|MUX4A|auto_generated|l2_w1_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|MUX4A|auto_generated|l2_w1_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst11|MUX4A|auto_generated|l2_w1_n0_mux_dataout~0 .lut_mask = 64'h555533330F0F00FF;
defparam \inst11|MUX4A|auto_generated|l2_w1_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inst11|R2|dffs[0] (
	.clk(\CLK~input_o ),
	.d(\inst16|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|DEMUX4|auto_generated|w_anode22w [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|R2|dffs [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|R2|dffs[0] .is_wysiwyg = "true";
defparam \inst11|R2|dffs[0] .power_up = "low";
// synopsys translate_on

dffeas \inst11|R3|dffs[0] (
	.clk(\CLK~input_o ),
	.d(\inst16|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|DEMUX4|auto_generated|w_anode30w [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|R3|dffs [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|R3|dffs[0] .is_wysiwyg = "true";
defparam \inst11|R3|dffs[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst11|MUX4B|auto_generated|l2_w0_n0_mux_dataout~0 (
// Equation(s):
// \inst11|MUX4B|auto_generated|l2_w0_n0_mux_dataout~0_combout  = ( \inst|altsyncram_component|auto_generated|q_a [0] & ( \inst|altsyncram_component|auto_generated|q_a [1] & ( \inst11|R3|dffs [0] ) ) ) # ( !\inst|altsyncram_component|auto_generated|q_a [0] & 
// ( \inst|altsyncram_component|auto_generated|q_a [1] & ( \inst11|R2|dffs [0] ) ) ) # ( \inst|altsyncram_component|auto_generated|q_a [0] & ( !\inst|altsyncram_component|auto_generated|q_a [1] & ( \inst11|R1|dffs [0] ) ) ) # ( 
// !\inst|altsyncram_component|auto_generated|q_a [0] & ( !\inst|altsyncram_component|auto_generated|q_a [1] & ( \inst11|R0|dffs [0] ) ) )

	.dataa(!\inst11|R0|dffs [0]),
	.datab(!\inst11|R1|dffs [0]),
	.datac(!\inst11|R2|dffs [0]),
	.datad(!\inst11|R3|dffs [0]),
	.datae(!\inst|altsyncram_component|auto_generated|q_a [0]),
	.dataf(!\inst|altsyncram_component|auto_generated|q_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|MUX4B|auto_generated|l2_w0_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|MUX4B|auto_generated|l2_w0_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst11|MUX4B|auto_generated|l2_w0_n0_mux_dataout~0 .lut_mask = 64'h555533330F0F00FF;
defparam \inst11|MUX4B|auto_generated|l2_w0_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst12|Add0~67 (
// Equation(s):
// \inst12|Add0~67_cout  = CARRY(( \inst|altsyncram_component|auto_generated|q_a [12] ) + ( VCC ) + ( !VCC ))

	.dataa(!\inst|altsyncram_component|auto_generated|q_a [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\inst12|Add0~67_cout ),
	.shareout());
// synopsys translate_off
defparam \inst12|Add0~67 .extended_lut = "off";
defparam \inst12|Add0~67 .lut_mask = 64'h0000000000005555;
defparam \inst12|Add0~67 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst12|Add0~61 (
// Equation(s):
// \inst12|Add0~61_sumout  = SUM(( \inst12|Add0~64_combout  ) + ( !\inst|altsyncram_component|auto_generated|q_a [12] $ (!\inst11|MUX4B|auto_generated|l2_w0_n0_mux_dataout~0_combout ) ) + ( \inst12|Add0~67_cout  ))
// \inst12|Add0~62  = CARRY(( \inst12|Add0~64_combout  ) + ( !\inst|altsyncram_component|auto_generated|q_a [12] $ (!\inst11|MUX4B|auto_generated|l2_w0_n0_mux_dataout~0_combout ) ) + ( \inst12|Add0~67_cout  ))

	.dataa(!\inst|altsyncram_component|auto_generated|q_a [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst12|Add0~64_combout ),
	.datae(gnd),
	.dataf(!\inst11|MUX4B|auto_generated|l2_w0_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(\inst12|Add0~67_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst12|Add0~61_sumout ),
	.cout(\inst12|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \inst12|Add0~61 .extended_lut = "off";
defparam \inst12|Add0~61 .lut_mask = 64'h0000AA55000000FF;
defparam \inst12|Add0~61 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst12|Mux11~0 (
// Equation(s):
// \inst12|Mux11~0_combout  = (!\inst|altsyncram_component|auto_generated|q_a [14] & (!\inst|altsyncram_component|auto_generated|q_a [12] $ (\inst|altsyncram_component|auto_generated|q_a [13])))

	.dataa(!\inst|altsyncram_component|auto_generated|q_a [12]),
	.datab(!\inst|altsyncram_component|auto_generated|q_a [13]),
	.datac(!\inst|altsyncram_component|auto_generated|q_a [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst12|Mux11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst12|Mux11~0 .extended_lut = "off";
defparam \inst12|Mux11~0 .lut_mask = 64'h9090909090909090;
defparam \inst12|Mux11~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst12|Mux15~0 (
// Equation(s):
// \inst12|Mux15~0_combout  = (!\inst12|Mux11~0_combout  & ((\inst11|MUX4A|auto_generated|l2_w0_n0_mux_dataout~0_combout ))) # (\inst12|Mux11~0_combout  & (\inst11|MUX4B|auto_generated|l2_w1_n0_mux_dataout~0_combout ))

	.dataa(!\inst11|MUX4B|auto_generated|l2_w1_n0_mux_dataout~0_combout ),
	.datab(!\inst11|MUX4A|auto_generated|l2_w0_n0_mux_dataout~0_combout ),
	.datac(!\inst12|Mux11~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst12|Mux15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst12|Mux15~0 .extended_lut = "off";
defparam \inst12|Mux15~0 .lut_mask = 64'h3535353535353535;
defparam \inst12|Mux15~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst1|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\inst2|WrEn~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst11|R0|dffs [0]}),
	.portaaddr({\inst8|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout ,\inst8|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout ,\inst8|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout ,\inst8|$00000|auto_generated|l1_w7_n0_mux_dataout~0_combout ,
\inst8|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout ,\inst8|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout ,\inst8|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout ,\inst8|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout ,
\inst8|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout ,\inst8|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ,\inst8|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\inst15|Add0~41_sumout ,\inst15|Add0~37_sumout ,\inst15|Add0~33_sumout ,\inst15|Add0~29_sumout ,\inst15|Add0~25_sumout ,\inst15|Add0~21_sumout ,\inst15|Add0~17_sumout ,\inst15|Add0~13_sumout ,\inst15|Add0~9_sumout ,\inst15|Add0~5_sumout ,\inst15|Add0~1_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(\inst1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "data_mem:inst1|altsyncram:altsyncram_component|altsyncram_i2q2:auto_generated|ALTSYNCRAM";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "bidir_dual_port";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 11;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 2047;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 2048;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 16;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 11;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_in_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .port_b_last_address = 2047;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 2048;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_width = 16;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .port_b_write_enable_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M20K";
// synopsys translate_on

cyclonev_lcell_comb \inst16|$00000|auto_generated|l1_w0_n0_mux_dataout~0 (
// Equation(s):
// \inst16|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout  = ( \inst12|ldr~combout  & ( \inst1|altsyncram_component|auto_generated|q_b [0] ) ) # ( !\inst12|ldr~combout  & ( (!\inst12|Mux0~0_combout  & (\inst12|Add0~61_sumout )) # 
// (\inst12|Mux0~0_combout  & ((\inst12|Mux15~0_combout ))) ) )

	.dataa(!\inst12|Mux0~0_combout ),
	.datab(!\inst12|Add0~61_sumout ),
	.datac(!\inst12|Mux15~0_combout ),
	.datad(!\inst1|altsyncram_component|auto_generated|q_b [0]),
	.datae(!\inst12|ldr~combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst16|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst16|$00000|auto_generated|l1_w0_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst16|$00000|auto_generated|l1_w0_n0_mux_dataout~0 .lut_mask = 64'h272700FF272700FF;
defparam \inst16|$00000|auto_generated|l1_w0_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inst11|R1|dffs[0] (
	.clk(\CLK~input_o ),
	.d(\inst16|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|DEMUX4|auto_generated|w_anode14w [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|R1|dffs [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|R1|dffs[0] .is_wysiwyg = "true";
defparam \inst11|R1|dffs[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst11|MUX4A|auto_generated|l2_w0_n0_mux_dataout~0 (
// Equation(s):
// \inst11|MUX4A|auto_generated|l2_w0_n0_mux_dataout~0_combout  = ( \inst7|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout  & ( \inst7|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout  & ( \inst11|R3|dffs [0] ) ) ) # ( 
// !\inst7|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout  & ( \inst7|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout  & ( \inst11|R2|dffs [0] ) ) ) # ( \inst7|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout  & ( 
// !\inst7|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout  & ( \inst11|R1|dffs [0] ) ) ) # ( !\inst7|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout  & ( !\inst7|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout  & ( \inst11|R0|dffs [0] ) ) )

	.dataa(!\inst11|R0|dffs [0]),
	.datab(!\inst11|R1|dffs [0]),
	.datac(!\inst11|R2|dffs [0]),
	.datad(!\inst11|R3|dffs [0]),
	.datae(!\inst7|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout ),
	.dataf(!\inst7|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|MUX4A|auto_generated|l2_w0_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|MUX4A|auto_generated|l2_w0_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst11|MUX4A|auto_generated|l2_w0_n0_mux_dataout~0 .lut_mask = 64'h555533330F0F00FF;
defparam \inst11|MUX4A|auto_generated|l2_w0_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst12|Add0~64 (
// Equation(s):
// \inst12|Add0~64_combout  = ( \inst11|MUX4A|auto_generated|l2_w0_n0_mux_dataout~0_combout  & ( (!\inst|altsyncram_component|auto_generated|q_a [12] & ((!\inst|altsyncram_component|auto_generated|q_a [13]) # ((!\inst|altsyncram_component|auto_generated|q_a 
// [14] & \inst|altsyncram_component|auto_generated|q_a [11])))) # (\inst|altsyncram_component|auto_generated|q_a [12] & (!\inst|altsyncram_component|auto_generated|q_a [13] & (!\inst|altsyncram_component|auto_generated|q_a [14]))) ) ) # ( 
// !\inst11|MUX4A|auto_generated|l2_w0_n0_mux_dataout~0_combout  & ( (!\inst|altsyncram_component|auto_generated|q_a [12] & ((!\inst|altsyncram_component|auto_generated|q_a [13] & (\inst|altsyncram_component|auto_generated|q_a [14])) # 
// (\inst|altsyncram_component|auto_generated|q_a [13] & (!\inst|altsyncram_component|auto_generated|q_a [14] & \inst|altsyncram_component|auto_generated|q_a [11])))) ) )

	.dataa(!\inst|altsyncram_component|auto_generated|q_a [12]),
	.datab(!\inst|altsyncram_component|auto_generated|q_a [13]),
	.datac(!\inst|altsyncram_component|auto_generated|q_a [14]),
	.datad(!\inst|altsyncram_component|auto_generated|q_a [11]),
	.datae(!\inst11|MUX4A|auto_generated|l2_w0_n0_mux_dataout~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst12|Add0~64_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst12|Add0~64 .extended_lut = "off";
defparam \inst12|Add0~64 .lut_mask = 64'h0828C8E80828C8E8;
defparam \inst12|Add0~64 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst12|Add0~57 (
// Equation(s):
// \inst12|Add0~57_sumout  = SUM(( !\inst11|MUX4B|auto_generated|l2_w1_n0_mux_dataout~0_combout  $ (((!\inst|altsyncram_component|auto_generated|q_a [12]) # (\inst|altsyncram_component|auto_generated|q_a [13]))) ) + ( 
// (!\inst|altsyncram_component|auto_generated|q_a [13] & (((!\inst|altsyncram_component|auto_generated|q_a [12] & \inst|altsyncram_component|auto_generated|q_a [14])) # (\inst11|MUX4A|auto_generated|l2_w1_n0_mux_dataout~0_combout ))) ) + ( \inst12|Add0~62  
// ))
// \inst12|Add0~58  = CARRY(( !\inst11|MUX4B|auto_generated|l2_w1_n0_mux_dataout~0_combout  $ (((!\inst|altsyncram_component|auto_generated|q_a [12]) # (\inst|altsyncram_component|auto_generated|q_a [13]))) ) + ( 
// (!\inst|altsyncram_component|auto_generated|q_a [13] & (((!\inst|altsyncram_component|auto_generated|q_a [12] & \inst|altsyncram_component|auto_generated|q_a [14])) # (\inst11|MUX4A|auto_generated|l2_w1_n0_mux_dataout~0_combout ))) ) + ( \inst12|Add0~62  
// ))

	.dataa(!\inst|altsyncram_component|auto_generated|q_a [12]),
	.datab(!\inst|altsyncram_component|auto_generated|q_a [13]),
	.datac(!\inst|altsyncram_component|auto_generated|q_a [14]),
	.datad(!\inst11|MUX4B|auto_generated|l2_w1_n0_mux_dataout~0_combout ),
	.datae(gnd),
	.dataf(!\inst11|MUX4A|auto_generated|l2_w1_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(\inst12|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst12|Add0~57_sumout ),
	.cout(\inst12|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \inst12|Add0~57 .extended_lut = "off";
defparam \inst12|Add0~57 .lut_mask = 64'h0000F733000044BB;
defparam \inst12|Add0~57 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst12|Mux14~0 (
// Equation(s):
// \inst12|Mux14~0_combout  = (!\inst12|Mux11~0_combout  & ((\inst11|MUX4A|auto_generated|l2_w1_n0_mux_dataout~0_combout ))) # (\inst12|Mux11~0_combout  & (\inst11|MUX4B|auto_generated|l2_w2_n0_mux_dataout~0_combout ))

	.dataa(!\inst11|MUX4B|auto_generated|l2_w2_n0_mux_dataout~0_combout ),
	.datab(!\inst11|MUX4A|auto_generated|l2_w1_n0_mux_dataout~0_combout ),
	.datac(!\inst12|Mux11~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst12|Mux14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst12|Mux14~0 .extended_lut = "off";
defparam \inst12|Mux14~0 .lut_mask = 64'h3535353535353535;
defparam \inst12|Mux14~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst1|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(\inst2|WrEn~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst11|R0|dffs [1]}),
	.portaaddr({\inst8|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout ,\inst8|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout ,\inst8|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout ,\inst8|$00000|auto_generated|l1_w7_n0_mux_dataout~0_combout ,
\inst8|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout ,\inst8|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout ,\inst8|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout ,\inst8|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout ,
\inst8|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout ,\inst8|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ,\inst8|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\inst15|Add0~41_sumout ,\inst15|Add0~37_sumout ,\inst15|Add0~33_sumout ,\inst15|Add0~29_sumout ,\inst15|Add0~25_sumout ,\inst15|Add0~21_sumout ,\inst15|Add0~17_sumout ,\inst15|Add0~13_sumout ,\inst15|Add0~9_sumout ,\inst15|Add0~5_sumout ,\inst15|Add0~1_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout(\inst1|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "data_mem:inst1|altsyncram:altsyncram_component|altsyncram_i2q2:auto_generated|ALTSYNCRAM";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "dont_care";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "bidir_dual_port";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 11;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 2047;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 2048;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 16;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 11;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_in_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a1 .port_b_first_bit_number = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a1 .port_b_last_address = 2047;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 2048;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a1 .port_b_logical_ram_width = 16;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a1 .port_b_write_enable_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M20K";
// synopsys translate_on

cyclonev_lcell_comb \inst16|$00000|auto_generated|l1_w1_n0_mux_dataout~0 (
// Equation(s):
// \inst16|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout  = ( \inst12|ldr~combout  & ( \inst1|altsyncram_component|auto_generated|q_b [1] ) ) # ( !\inst12|ldr~combout  & ( (!\inst12|Mux0~0_combout  & (\inst12|Add0~57_sumout )) # 
// (\inst12|Mux0~0_combout  & ((\inst12|Mux14~0_combout ))) ) )

	.dataa(!\inst12|Mux0~0_combout ),
	.datab(!\inst12|Add0~57_sumout ),
	.datac(!\inst12|Mux14~0_combout ),
	.datad(!\inst1|altsyncram_component|auto_generated|q_b [1]),
	.datae(!\inst12|ldr~combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst16|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst16|$00000|auto_generated|l1_w1_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst16|$00000|auto_generated|l1_w1_n0_mux_dataout~0 .lut_mask = 64'h272700FF272700FF;
defparam \inst16|$00000|auto_generated|l1_w1_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inst11|R1|dffs[1] (
	.clk(\CLK~input_o ),
	.d(\inst16|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|DEMUX4|auto_generated|w_anode14w [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|R1|dffs [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|R1|dffs[1] .is_wysiwyg = "true";
defparam \inst11|R1|dffs[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst11|MUX4B|auto_generated|l2_w1_n0_mux_dataout~0 (
// Equation(s):
// \inst11|MUX4B|auto_generated|l2_w1_n0_mux_dataout~0_combout  = ( \inst|altsyncram_component|auto_generated|q_a [0] & ( \inst|altsyncram_component|auto_generated|q_a [1] & ( \inst11|R3|dffs [1] ) ) ) # ( !\inst|altsyncram_component|auto_generated|q_a [0] & 
// ( \inst|altsyncram_component|auto_generated|q_a [1] & ( \inst11|R2|dffs [1] ) ) ) # ( \inst|altsyncram_component|auto_generated|q_a [0] & ( !\inst|altsyncram_component|auto_generated|q_a [1] & ( \inst11|R1|dffs [1] ) ) ) # ( 
// !\inst|altsyncram_component|auto_generated|q_a [0] & ( !\inst|altsyncram_component|auto_generated|q_a [1] & ( \inst11|R0|dffs [1] ) ) )

	.dataa(!\inst11|R0|dffs [1]),
	.datab(!\inst11|R1|dffs [1]),
	.datac(!\inst11|R2|dffs [1]),
	.datad(!\inst11|R3|dffs [1]),
	.datae(!\inst|altsyncram_component|auto_generated|q_a [0]),
	.dataf(!\inst|altsyncram_component|auto_generated|q_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|MUX4B|auto_generated|l2_w1_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|MUX4B|auto_generated|l2_w1_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst11|MUX4B|auto_generated|l2_w1_n0_mux_dataout~0 .lut_mask = 64'h555533330F0F00FF;
defparam \inst11|MUX4B|auto_generated|l2_w1_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst12|Add0~53 (
// Equation(s):
// \inst12|Add0~53_sumout  = SUM(( !\inst11|MUX4B|auto_generated|l2_w2_n0_mux_dataout~0_combout  $ (((!\inst|altsyncram_component|auto_generated|q_a [12]) # (\inst|altsyncram_component|auto_generated|q_a [13]))) ) + ( 
// (!\inst|altsyncram_component|auto_generated|q_a [13] & (((!\inst|altsyncram_component|auto_generated|q_a [12] & \inst|altsyncram_component|auto_generated|q_a [14])) # (\inst11|MUX4A|auto_generated|l2_w2_n0_mux_dataout~0_combout ))) ) + ( \inst12|Add0~58  
// ))
// \inst12|Add0~54  = CARRY(( !\inst11|MUX4B|auto_generated|l2_w2_n0_mux_dataout~0_combout  $ (((!\inst|altsyncram_component|auto_generated|q_a [12]) # (\inst|altsyncram_component|auto_generated|q_a [13]))) ) + ( 
// (!\inst|altsyncram_component|auto_generated|q_a [13] & (((!\inst|altsyncram_component|auto_generated|q_a [12] & \inst|altsyncram_component|auto_generated|q_a [14])) # (\inst11|MUX4A|auto_generated|l2_w2_n0_mux_dataout~0_combout ))) ) + ( \inst12|Add0~58  
// ))

	.dataa(!\inst|altsyncram_component|auto_generated|q_a [12]),
	.datab(!\inst|altsyncram_component|auto_generated|q_a [13]),
	.datac(!\inst|altsyncram_component|auto_generated|q_a [14]),
	.datad(!\inst11|MUX4B|auto_generated|l2_w2_n0_mux_dataout~0_combout ),
	.datae(gnd),
	.dataf(!\inst11|MUX4A|auto_generated|l2_w2_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(\inst12|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst12|Add0~53_sumout ),
	.cout(\inst12|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \inst12|Add0~53 .extended_lut = "off";
defparam \inst12|Add0~53 .lut_mask = 64'h0000F733000044BB;
defparam \inst12|Add0~53 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst12|Mux13~0 (
// Equation(s):
// \inst12|Mux13~0_combout  = (!\inst12|Mux11~0_combout  & ((\inst11|MUX4A|auto_generated|l2_w2_n0_mux_dataout~0_combout ))) # (\inst12|Mux11~0_combout  & (\inst11|MUX4B|auto_generated|l2_w3_n0_mux_dataout~0_combout ))

	.dataa(!\inst11|MUX4B|auto_generated|l2_w3_n0_mux_dataout~0_combout ),
	.datab(!\inst11|MUX4A|auto_generated|l2_w2_n0_mux_dataout~0_combout ),
	.datac(!\inst12|Mux11~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst12|Mux13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst12|Mux13~0 .extended_lut = "off";
defparam \inst12|Mux13~0 .lut_mask = 64'h3535353535353535;
defparam \inst12|Mux13~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst1|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(\inst2|WrEn~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst11|R0|dffs [2]}),
	.portaaddr({\inst8|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout ,\inst8|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout ,\inst8|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout ,\inst8|$00000|auto_generated|l1_w7_n0_mux_dataout~0_combout ,
\inst8|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout ,\inst8|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout ,\inst8|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout ,\inst8|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout ,
\inst8|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout ,\inst8|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ,\inst8|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\inst15|Add0~41_sumout ,\inst15|Add0~37_sumout ,\inst15|Add0~33_sumout ,\inst15|Add0~29_sumout ,\inst15|Add0~25_sumout ,\inst15|Add0~21_sumout ,\inst15|Add0~17_sumout ,\inst15|Add0~13_sumout ,\inst15|Add0~9_sumout ,\inst15|Add0~5_sumout ,\inst15|Add0~1_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout(\inst1|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "data_mem:inst1|altsyncram:altsyncram_component|altsyncram_i2q2:auto_generated|ALTSYNCRAM";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "dont_care";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "bidir_dual_port";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 11;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 2047;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 2048;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 16;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 11;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_in_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a2 .port_b_first_bit_number = 2;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a2 .port_b_last_address = 2047;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 2048;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a2 .port_b_logical_ram_width = 16;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a2 .port_b_write_enable_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M20K";
// synopsys translate_on

cyclonev_lcell_comb \inst16|$00000|auto_generated|l1_w2_n0_mux_dataout~0 (
// Equation(s):
// \inst16|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout  = ( \inst12|ldr~combout  & ( \inst1|altsyncram_component|auto_generated|q_b [2] ) ) # ( !\inst12|ldr~combout  & ( (!\inst12|Mux0~0_combout  & (\inst12|Add0~53_sumout )) # 
// (\inst12|Mux0~0_combout  & ((\inst12|Mux13~0_combout ))) ) )

	.dataa(!\inst12|Mux0~0_combout ),
	.datab(!\inst12|Add0~53_sumout ),
	.datac(!\inst12|Mux13~0_combout ),
	.datad(!\inst1|altsyncram_component|auto_generated|q_b [2]),
	.datae(!\inst12|ldr~combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst16|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst16|$00000|auto_generated|l1_w2_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst16|$00000|auto_generated|l1_w2_n0_mux_dataout~0 .lut_mask = 64'h272700FF272700FF;
defparam \inst16|$00000|auto_generated|l1_w2_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inst11|R1|dffs[2] (
	.clk(\CLK~input_o ),
	.d(\inst16|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|DEMUX4|auto_generated|w_anode14w [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|R1|dffs [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|R1|dffs[2] .is_wysiwyg = "true";
defparam \inst11|R1|dffs[2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst11|MUX4B|auto_generated|l2_w2_n0_mux_dataout~0 (
// Equation(s):
// \inst11|MUX4B|auto_generated|l2_w2_n0_mux_dataout~0_combout  = ( \inst|altsyncram_component|auto_generated|q_a [0] & ( \inst|altsyncram_component|auto_generated|q_a [1] & ( \inst11|R3|dffs [2] ) ) ) # ( !\inst|altsyncram_component|auto_generated|q_a [0] & 
// ( \inst|altsyncram_component|auto_generated|q_a [1] & ( \inst11|R2|dffs [2] ) ) ) # ( \inst|altsyncram_component|auto_generated|q_a [0] & ( !\inst|altsyncram_component|auto_generated|q_a [1] & ( \inst11|R1|dffs [2] ) ) ) # ( 
// !\inst|altsyncram_component|auto_generated|q_a [0] & ( !\inst|altsyncram_component|auto_generated|q_a [1] & ( \inst11|R0|dffs [2] ) ) )

	.dataa(!\inst11|R0|dffs [2]),
	.datab(!\inst11|R1|dffs [2]),
	.datac(!\inst11|R2|dffs [2]),
	.datad(!\inst11|R3|dffs [2]),
	.datae(!\inst|altsyncram_component|auto_generated|q_a [0]),
	.dataf(!\inst|altsyncram_component|auto_generated|q_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|MUX4B|auto_generated|l2_w2_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|MUX4B|auto_generated|l2_w2_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst11|MUX4B|auto_generated|l2_w2_n0_mux_dataout~0 .lut_mask = 64'h555533330F0F00FF;
defparam \inst11|MUX4B|auto_generated|l2_w2_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst12|Add0~49 (
// Equation(s):
// \inst12|Add0~49_sumout  = SUM(( !\inst11|MUX4B|auto_generated|l2_w3_n0_mux_dataout~0_combout  $ (((!\inst|altsyncram_component|auto_generated|q_a [12]) # (\inst|altsyncram_component|auto_generated|q_a [13]))) ) + ( 
// (!\inst|altsyncram_component|auto_generated|q_a [13] & (((!\inst|altsyncram_component|auto_generated|q_a [12] & \inst|altsyncram_component|auto_generated|q_a [14])) # (\inst11|MUX4A|auto_generated|l2_w3_n0_mux_dataout~0_combout ))) ) + ( \inst12|Add0~54  
// ))
// \inst12|Add0~50  = CARRY(( !\inst11|MUX4B|auto_generated|l2_w3_n0_mux_dataout~0_combout  $ (((!\inst|altsyncram_component|auto_generated|q_a [12]) # (\inst|altsyncram_component|auto_generated|q_a [13]))) ) + ( 
// (!\inst|altsyncram_component|auto_generated|q_a [13] & (((!\inst|altsyncram_component|auto_generated|q_a [12] & \inst|altsyncram_component|auto_generated|q_a [14])) # (\inst11|MUX4A|auto_generated|l2_w3_n0_mux_dataout~0_combout ))) ) + ( \inst12|Add0~54  
// ))

	.dataa(!\inst|altsyncram_component|auto_generated|q_a [12]),
	.datab(!\inst|altsyncram_component|auto_generated|q_a [13]),
	.datac(!\inst|altsyncram_component|auto_generated|q_a [14]),
	.datad(!\inst11|MUX4B|auto_generated|l2_w3_n0_mux_dataout~0_combout ),
	.datae(gnd),
	.dataf(!\inst11|MUX4A|auto_generated|l2_w3_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(\inst12|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst12|Add0~49_sumout ),
	.cout(\inst12|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \inst12|Add0~49 .extended_lut = "off";
defparam \inst12|Add0~49 .lut_mask = 64'h0000F733000044BB;
defparam \inst12|Add0~49 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst12|Mux12~0 (
// Equation(s):
// \inst12|Mux12~0_combout  = (!\inst12|Mux11~0_combout  & ((\inst11|MUX4A|auto_generated|l2_w3_n0_mux_dataout~0_combout ))) # (\inst12|Mux11~0_combout  & (\inst11|MUX4B|auto_generated|l2_w4_n0_mux_dataout~0_combout ))

	.dataa(!\inst11|MUX4B|auto_generated|l2_w4_n0_mux_dataout~0_combout ),
	.datab(!\inst11|MUX4A|auto_generated|l2_w3_n0_mux_dataout~0_combout ),
	.datac(!\inst12|Mux11~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst12|Mux12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst12|Mux12~0 .extended_lut = "off";
defparam \inst12|Mux12~0 .lut_mask = 64'h3535353535353535;
defparam \inst12|Mux12~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst1|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(\inst2|WrEn~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst11|R0|dffs [3]}),
	.portaaddr({\inst8|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout ,\inst8|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout ,\inst8|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout ,\inst8|$00000|auto_generated|l1_w7_n0_mux_dataout~0_combout ,
\inst8|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout ,\inst8|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout ,\inst8|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout ,\inst8|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout ,
\inst8|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout ,\inst8|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ,\inst8|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\inst15|Add0~41_sumout ,\inst15|Add0~37_sumout ,\inst15|Add0~33_sumout ,\inst15|Add0~29_sumout ,\inst15|Add0~25_sumout ,\inst15|Add0~21_sumout ,\inst15|Add0~17_sumout ,\inst15|Add0~13_sumout ,\inst15|Add0~9_sumout ,\inst15|Add0~5_sumout ,\inst15|Add0~1_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout(\inst1|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "data_mem:inst1|altsyncram:altsyncram_component|altsyncram_i2q2:auto_generated|ALTSYNCRAM";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "dont_care";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "bidir_dual_port";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 11;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 2047;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 2048;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 16;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 11;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_in_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a3 .port_b_first_bit_number = 3;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a3 .port_b_last_address = 2047;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 2048;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a3 .port_b_logical_ram_width = 16;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a3 .port_b_write_enable_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M20K";
// synopsys translate_on

cyclonev_lcell_comb \inst16|$00000|auto_generated|l1_w3_n0_mux_dataout~0 (
// Equation(s):
// \inst16|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout  = ( \inst12|ldr~combout  & ( \inst1|altsyncram_component|auto_generated|q_b [3] ) ) # ( !\inst12|ldr~combout  & ( (!\inst12|Mux0~0_combout  & (\inst12|Add0~49_sumout )) # 
// (\inst12|Mux0~0_combout  & ((\inst12|Mux12~0_combout ))) ) )

	.dataa(!\inst12|Mux0~0_combout ),
	.datab(!\inst12|Add0~49_sumout ),
	.datac(!\inst12|Mux12~0_combout ),
	.datad(!\inst1|altsyncram_component|auto_generated|q_b [3]),
	.datae(!\inst12|ldr~combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst16|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst16|$00000|auto_generated|l1_w3_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst16|$00000|auto_generated|l1_w3_n0_mux_dataout~0 .lut_mask = 64'h272700FF272700FF;
defparam \inst16|$00000|auto_generated|l1_w3_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inst11|R1|dffs[3] (
	.clk(\CLK~input_o ),
	.d(\inst16|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|DEMUX4|auto_generated|w_anode14w [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|R1|dffs [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|R1|dffs[3] .is_wysiwyg = "true";
defparam \inst11|R1|dffs[3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst11|MUX4B|auto_generated|l2_w3_n0_mux_dataout~0 (
// Equation(s):
// \inst11|MUX4B|auto_generated|l2_w3_n0_mux_dataout~0_combout  = ( \inst|altsyncram_component|auto_generated|q_a [0] & ( \inst|altsyncram_component|auto_generated|q_a [1] & ( \inst11|R3|dffs [3] ) ) ) # ( !\inst|altsyncram_component|auto_generated|q_a [0] & 
// ( \inst|altsyncram_component|auto_generated|q_a [1] & ( \inst11|R2|dffs [3] ) ) ) # ( \inst|altsyncram_component|auto_generated|q_a [0] & ( !\inst|altsyncram_component|auto_generated|q_a [1] & ( \inst11|R1|dffs [3] ) ) ) # ( 
// !\inst|altsyncram_component|auto_generated|q_a [0] & ( !\inst|altsyncram_component|auto_generated|q_a [1] & ( \inst11|R0|dffs [3] ) ) )

	.dataa(!\inst11|R0|dffs [3]),
	.datab(!\inst11|R1|dffs [3]),
	.datac(!\inst11|R2|dffs [3]),
	.datad(!\inst11|R3|dffs [3]),
	.datae(!\inst|altsyncram_component|auto_generated|q_a [0]),
	.dataf(!\inst|altsyncram_component|auto_generated|q_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|MUX4B|auto_generated|l2_w3_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|MUX4B|auto_generated|l2_w3_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst11|MUX4B|auto_generated|l2_w3_n0_mux_dataout~0 .lut_mask = 64'h555533330F0F00FF;
defparam \inst11|MUX4B|auto_generated|l2_w3_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst12|Add0~45 (
// Equation(s):
// \inst12|Add0~45_sumout  = SUM(( !\inst11|MUX4B|auto_generated|l2_w4_n0_mux_dataout~0_combout  $ (((!\inst|altsyncram_component|auto_generated|q_a [12]) # (\inst|altsyncram_component|auto_generated|q_a [13]))) ) + ( 
// (!\inst|altsyncram_component|auto_generated|q_a [13] & (((!\inst|altsyncram_component|auto_generated|q_a [12] & \inst|altsyncram_component|auto_generated|q_a [14])) # (\inst11|MUX4A|auto_generated|l2_w4_n0_mux_dataout~0_combout ))) ) + ( \inst12|Add0~50  
// ))
// \inst12|Add0~46  = CARRY(( !\inst11|MUX4B|auto_generated|l2_w4_n0_mux_dataout~0_combout  $ (((!\inst|altsyncram_component|auto_generated|q_a [12]) # (\inst|altsyncram_component|auto_generated|q_a [13]))) ) + ( 
// (!\inst|altsyncram_component|auto_generated|q_a [13] & (((!\inst|altsyncram_component|auto_generated|q_a [12] & \inst|altsyncram_component|auto_generated|q_a [14])) # (\inst11|MUX4A|auto_generated|l2_w4_n0_mux_dataout~0_combout ))) ) + ( \inst12|Add0~50  
// ))

	.dataa(!\inst|altsyncram_component|auto_generated|q_a [12]),
	.datab(!\inst|altsyncram_component|auto_generated|q_a [13]),
	.datac(!\inst|altsyncram_component|auto_generated|q_a [14]),
	.datad(!\inst11|MUX4B|auto_generated|l2_w4_n0_mux_dataout~0_combout ),
	.datae(gnd),
	.dataf(!\inst11|MUX4A|auto_generated|l2_w4_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(\inst12|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst12|Add0~45_sumout ),
	.cout(\inst12|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \inst12|Add0~45 .extended_lut = "off";
defparam \inst12|Add0~45 .lut_mask = 64'h0000F733000044BB;
defparam \inst12|Add0~45 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst12|Mux11~1 (
// Equation(s):
// \inst12|Mux11~1_combout  = (!\inst12|Mux11~0_combout  & ((\inst11|MUX4A|auto_generated|l2_w4_n0_mux_dataout~0_combout ))) # (\inst12|Mux11~0_combout  & (\inst11|MUX4B|auto_generated|l2_w5_n0_mux_dataout~0_combout ))

	.dataa(!\inst11|MUX4B|auto_generated|l2_w5_n0_mux_dataout~0_combout ),
	.datab(!\inst11|MUX4A|auto_generated|l2_w4_n0_mux_dataout~0_combout ),
	.datac(!\inst12|Mux11~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst12|Mux11~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst12|Mux11~1 .extended_lut = "off";
defparam \inst12|Mux11~1 .lut_mask = 64'h3535353535353535;
defparam \inst12|Mux11~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst1|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(\inst2|WrEn~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst11|R0|dffs [4]}),
	.portaaddr({\inst8|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout ,\inst8|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout ,\inst8|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout ,\inst8|$00000|auto_generated|l1_w7_n0_mux_dataout~0_combout ,
\inst8|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout ,\inst8|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout ,\inst8|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout ,\inst8|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout ,
\inst8|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout ,\inst8|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ,\inst8|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\inst15|Add0~41_sumout ,\inst15|Add0~37_sumout ,\inst15|Add0~33_sumout ,\inst15|Add0~29_sumout ,\inst15|Add0~25_sumout ,\inst15|Add0~21_sumout ,\inst15|Add0~17_sumout ,\inst15|Add0~13_sumout ,\inst15|Add0~9_sumout ,\inst15|Add0~5_sumout ,\inst15|Add0~1_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout(\inst1|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "data_mem:inst1|altsyncram:altsyncram_component|altsyncram_i2q2:auto_generated|ALTSYNCRAM";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "dont_care";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "bidir_dual_port";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 11;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 2047;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 2048;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 16;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 11;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_in_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a4 .port_b_first_bit_number = 4;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a4 .port_b_last_address = 2047;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 2048;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a4 .port_b_logical_ram_width = 16;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a4 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a4 .port_b_read_enable_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a4 .port_b_write_enable_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M20K";
// synopsys translate_on

cyclonev_lcell_comb \inst16|$00000|auto_generated|l1_w4_n0_mux_dataout~0 (
// Equation(s):
// \inst16|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout  = ( \inst12|ldr~combout  & ( \inst1|altsyncram_component|auto_generated|q_b [4] ) ) # ( !\inst12|ldr~combout  & ( (!\inst12|Mux0~0_combout  & (\inst12|Add0~45_sumout )) # 
// (\inst12|Mux0~0_combout  & ((\inst12|Mux11~1_combout ))) ) )

	.dataa(!\inst12|Mux0~0_combout ),
	.datab(!\inst12|Add0~45_sumout ),
	.datac(!\inst12|Mux11~1_combout ),
	.datad(!\inst1|altsyncram_component|auto_generated|q_b [4]),
	.datae(!\inst12|ldr~combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst16|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst16|$00000|auto_generated|l1_w4_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst16|$00000|auto_generated|l1_w4_n0_mux_dataout~0 .lut_mask = 64'h272700FF272700FF;
defparam \inst16|$00000|auto_generated|l1_w4_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inst11|R1|dffs[4] (
	.clk(\CLK~input_o ),
	.d(\inst16|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|DEMUX4|auto_generated|w_anode14w [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|R1|dffs [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|R1|dffs[4] .is_wysiwyg = "true";
defparam \inst11|R1|dffs[4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst11|MUX4B|auto_generated|l2_w4_n0_mux_dataout~0 (
// Equation(s):
// \inst11|MUX4B|auto_generated|l2_w4_n0_mux_dataout~0_combout  = ( \inst|altsyncram_component|auto_generated|q_a [0] & ( \inst|altsyncram_component|auto_generated|q_a [1] & ( \inst11|R3|dffs [4] ) ) ) # ( !\inst|altsyncram_component|auto_generated|q_a [0] & 
// ( \inst|altsyncram_component|auto_generated|q_a [1] & ( \inst11|R2|dffs [4] ) ) ) # ( \inst|altsyncram_component|auto_generated|q_a [0] & ( !\inst|altsyncram_component|auto_generated|q_a [1] & ( \inst11|R1|dffs [4] ) ) ) # ( 
// !\inst|altsyncram_component|auto_generated|q_a [0] & ( !\inst|altsyncram_component|auto_generated|q_a [1] & ( \inst11|R0|dffs [4] ) ) )

	.dataa(!\inst11|R0|dffs [4]),
	.datab(!\inst11|R1|dffs [4]),
	.datac(!\inst11|R2|dffs [4]),
	.datad(!\inst11|R3|dffs [4]),
	.datae(!\inst|altsyncram_component|auto_generated|q_a [0]),
	.dataf(!\inst|altsyncram_component|auto_generated|q_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|MUX4B|auto_generated|l2_w4_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|MUX4B|auto_generated|l2_w4_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst11|MUX4B|auto_generated|l2_w4_n0_mux_dataout~0 .lut_mask = 64'h555533330F0F00FF;
defparam \inst11|MUX4B|auto_generated|l2_w4_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst12|Add0~41 (
// Equation(s):
// \inst12|Add0~41_sumout  = SUM(( !\inst11|MUX4B|auto_generated|l2_w5_n0_mux_dataout~0_combout  $ (((!\inst|altsyncram_component|auto_generated|q_a [12]) # (\inst|altsyncram_component|auto_generated|q_a [13]))) ) + ( 
// (!\inst|altsyncram_component|auto_generated|q_a [13] & (((!\inst|altsyncram_component|auto_generated|q_a [12] & \inst|altsyncram_component|auto_generated|q_a [14])) # (\inst11|MUX4A|auto_generated|l2_w5_n0_mux_dataout~0_combout ))) ) + ( \inst12|Add0~46  
// ))
// \inst12|Add0~42  = CARRY(( !\inst11|MUX4B|auto_generated|l2_w5_n0_mux_dataout~0_combout  $ (((!\inst|altsyncram_component|auto_generated|q_a [12]) # (\inst|altsyncram_component|auto_generated|q_a [13]))) ) + ( 
// (!\inst|altsyncram_component|auto_generated|q_a [13] & (((!\inst|altsyncram_component|auto_generated|q_a [12] & \inst|altsyncram_component|auto_generated|q_a [14])) # (\inst11|MUX4A|auto_generated|l2_w5_n0_mux_dataout~0_combout ))) ) + ( \inst12|Add0~46  
// ))

	.dataa(!\inst|altsyncram_component|auto_generated|q_a [12]),
	.datab(!\inst|altsyncram_component|auto_generated|q_a [13]),
	.datac(!\inst|altsyncram_component|auto_generated|q_a [14]),
	.datad(!\inst11|MUX4B|auto_generated|l2_w5_n0_mux_dataout~0_combout ),
	.datae(gnd),
	.dataf(!\inst11|MUX4A|auto_generated|l2_w5_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(\inst12|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst12|Add0~41_sumout ),
	.cout(\inst12|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \inst12|Add0~41 .extended_lut = "off";
defparam \inst12|Add0~41 .lut_mask = 64'h0000F733000044BB;
defparam \inst12|Add0~41 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst12|Mux10~0 (
// Equation(s):
// \inst12|Mux10~0_combout  = (!\inst12|Mux11~0_combout  & ((\inst11|MUX4A|auto_generated|l2_w5_n0_mux_dataout~0_combout ))) # (\inst12|Mux11~0_combout  & (\inst11|MUX4B|auto_generated|l2_w6_n0_mux_dataout~0_combout ))

	.dataa(!\inst11|MUX4B|auto_generated|l2_w6_n0_mux_dataout~0_combout ),
	.datab(!\inst11|MUX4A|auto_generated|l2_w5_n0_mux_dataout~0_combout ),
	.datac(!\inst12|Mux11~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst12|Mux10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst12|Mux10~0 .extended_lut = "off";
defparam \inst12|Mux10~0 .lut_mask = 64'h3535353535353535;
defparam \inst12|Mux10~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst1|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(\inst2|WrEn~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst11|R0|dffs [5]}),
	.portaaddr({\inst8|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout ,\inst8|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout ,\inst8|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout ,\inst8|$00000|auto_generated|l1_w7_n0_mux_dataout~0_combout ,
\inst8|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout ,\inst8|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout ,\inst8|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout ,\inst8|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout ,
\inst8|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout ,\inst8|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ,\inst8|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\inst15|Add0~41_sumout ,\inst15|Add0~37_sumout ,\inst15|Add0~33_sumout ,\inst15|Add0~29_sumout ,\inst15|Add0~25_sumout ,\inst15|Add0~21_sumout ,\inst15|Add0~17_sumout ,\inst15|Add0~13_sumout ,\inst15|Add0~9_sumout ,\inst15|Add0~5_sumout ,\inst15|Add0~1_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout(\inst1|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "data_mem:inst1|altsyncram:altsyncram_component|altsyncram_i2q2:auto_generated|ALTSYNCRAM";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a5 .mixed_port_feed_through_mode = "dont_care";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "bidir_dual_port";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 11;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 2047;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 2048;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 16;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 11;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_in_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a5 .port_b_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a5 .port_b_first_bit_number = 5;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a5 .port_b_last_address = 2047;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a5 .port_b_logical_ram_depth = 2048;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a5 .port_b_logical_ram_width = 16;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a5 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a5 .port_b_read_enable_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a5 .port_b_write_enable_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M20K";
// synopsys translate_on

cyclonev_lcell_comb \inst16|$00000|auto_generated|l1_w5_n0_mux_dataout~0 (
// Equation(s):
// \inst16|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout  = ( \inst12|ldr~combout  & ( \inst1|altsyncram_component|auto_generated|q_b [5] ) ) # ( !\inst12|ldr~combout  & ( (!\inst12|Mux0~0_combout  & (\inst12|Add0~41_sumout )) # 
// (\inst12|Mux0~0_combout  & ((\inst12|Mux10~0_combout ))) ) )

	.dataa(!\inst12|Mux0~0_combout ),
	.datab(!\inst12|Add0~41_sumout ),
	.datac(!\inst12|Mux10~0_combout ),
	.datad(!\inst1|altsyncram_component|auto_generated|q_b [5]),
	.datae(!\inst12|ldr~combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst16|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst16|$00000|auto_generated|l1_w5_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst16|$00000|auto_generated|l1_w5_n0_mux_dataout~0 .lut_mask = 64'h272700FF272700FF;
defparam \inst16|$00000|auto_generated|l1_w5_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inst11|R1|dffs[5] (
	.clk(\CLK~input_o ),
	.d(\inst16|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|DEMUX4|auto_generated|w_anode14w [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|R1|dffs [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|R1|dffs[5] .is_wysiwyg = "true";
defparam \inst11|R1|dffs[5] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst11|MUX4B|auto_generated|l2_w5_n0_mux_dataout~0 (
// Equation(s):
// \inst11|MUX4B|auto_generated|l2_w5_n0_mux_dataout~0_combout  = ( \inst|altsyncram_component|auto_generated|q_a [0] & ( \inst|altsyncram_component|auto_generated|q_a [1] & ( \inst11|R3|dffs [5] ) ) ) # ( !\inst|altsyncram_component|auto_generated|q_a [0] & 
// ( \inst|altsyncram_component|auto_generated|q_a [1] & ( \inst11|R2|dffs [5] ) ) ) # ( \inst|altsyncram_component|auto_generated|q_a [0] & ( !\inst|altsyncram_component|auto_generated|q_a [1] & ( \inst11|R1|dffs [5] ) ) ) # ( 
// !\inst|altsyncram_component|auto_generated|q_a [0] & ( !\inst|altsyncram_component|auto_generated|q_a [1] & ( \inst11|R0|dffs [5] ) ) )

	.dataa(!\inst11|R0|dffs [5]),
	.datab(!\inst11|R1|dffs [5]),
	.datac(!\inst11|R2|dffs [5]),
	.datad(!\inst11|R3|dffs [5]),
	.datae(!\inst|altsyncram_component|auto_generated|q_a [0]),
	.dataf(!\inst|altsyncram_component|auto_generated|q_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|MUX4B|auto_generated|l2_w5_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|MUX4B|auto_generated|l2_w5_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst11|MUX4B|auto_generated|l2_w5_n0_mux_dataout~0 .lut_mask = 64'h555533330F0F00FF;
defparam \inst11|MUX4B|auto_generated|l2_w5_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst12|Add0~37 (
// Equation(s):
// \inst12|Add0~37_sumout  = SUM(( !\inst11|MUX4B|auto_generated|l2_w6_n0_mux_dataout~0_combout  $ (((!\inst|altsyncram_component|auto_generated|q_a [12]) # (\inst|altsyncram_component|auto_generated|q_a [13]))) ) + ( 
// (!\inst|altsyncram_component|auto_generated|q_a [13] & (((!\inst|altsyncram_component|auto_generated|q_a [12] & \inst|altsyncram_component|auto_generated|q_a [14])) # (\inst11|MUX4A|auto_generated|l2_w6_n0_mux_dataout~0_combout ))) ) + ( \inst12|Add0~42  
// ))
// \inst12|Add0~38  = CARRY(( !\inst11|MUX4B|auto_generated|l2_w6_n0_mux_dataout~0_combout  $ (((!\inst|altsyncram_component|auto_generated|q_a [12]) # (\inst|altsyncram_component|auto_generated|q_a [13]))) ) + ( 
// (!\inst|altsyncram_component|auto_generated|q_a [13] & (((!\inst|altsyncram_component|auto_generated|q_a [12] & \inst|altsyncram_component|auto_generated|q_a [14])) # (\inst11|MUX4A|auto_generated|l2_w6_n0_mux_dataout~0_combout ))) ) + ( \inst12|Add0~42  
// ))

	.dataa(!\inst|altsyncram_component|auto_generated|q_a [12]),
	.datab(!\inst|altsyncram_component|auto_generated|q_a [13]),
	.datac(!\inst|altsyncram_component|auto_generated|q_a [14]),
	.datad(!\inst11|MUX4B|auto_generated|l2_w6_n0_mux_dataout~0_combout ),
	.datae(gnd),
	.dataf(!\inst11|MUX4A|auto_generated|l2_w6_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(\inst12|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst12|Add0~37_sumout ),
	.cout(\inst12|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \inst12|Add0~37 .extended_lut = "off";
defparam \inst12|Add0~37 .lut_mask = 64'h0000F733000044BB;
defparam \inst12|Add0~37 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst12|Mux9~0 (
// Equation(s):
// \inst12|Mux9~0_combout  = (!\inst12|Mux11~0_combout  & ((\inst11|MUX4A|auto_generated|l2_w6_n0_mux_dataout~0_combout ))) # (\inst12|Mux11~0_combout  & (\inst11|MUX4B|auto_generated|l2_w7_n0_mux_dataout~0_combout ))

	.dataa(!\inst11|MUX4B|auto_generated|l2_w7_n0_mux_dataout~0_combout ),
	.datab(!\inst11|MUX4A|auto_generated|l2_w6_n0_mux_dataout~0_combout ),
	.datac(!\inst12|Mux11~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst12|Mux9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst12|Mux9~0 .extended_lut = "off";
defparam \inst12|Mux9~0 .lut_mask = 64'h3535353535353535;
defparam \inst12|Mux9~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst1|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(\inst2|WrEn~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst11|R0|dffs [6]}),
	.portaaddr({\inst8|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout ,\inst8|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout ,\inst8|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout ,\inst8|$00000|auto_generated|l1_w7_n0_mux_dataout~0_combout ,
\inst8|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout ,\inst8|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout ,\inst8|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout ,\inst8|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout ,
\inst8|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout ,\inst8|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ,\inst8|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\inst15|Add0~41_sumout ,\inst15|Add0~37_sumout ,\inst15|Add0~33_sumout ,\inst15|Add0~29_sumout ,\inst15|Add0~25_sumout ,\inst15|Add0~21_sumout ,\inst15|Add0~17_sumout ,\inst15|Add0~13_sumout ,\inst15|Add0~9_sumout ,\inst15|Add0~5_sumout ,\inst15|Add0~1_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout(\inst1|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "data_mem:inst1|altsyncram:altsyncram_component|altsyncram_i2q2:auto_generated|ALTSYNCRAM";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a6 .mixed_port_feed_through_mode = "dont_care";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "bidir_dual_port";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 11;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 2047;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 2048;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 16;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 11;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_in_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a6 .port_b_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a6 .port_b_first_bit_number = 6;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a6 .port_b_last_address = 2047;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a6 .port_b_logical_ram_depth = 2048;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a6 .port_b_logical_ram_width = 16;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a6 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a6 .port_b_read_enable_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a6 .port_b_write_enable_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M20K";
// synopsys translate_on

cyclonev_lcell_comb \inst16|$00000|auto_generated|l1_w6_n0_mux_dataout~0 (
// Equation(s):
// \inst16|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout  = ( \inst12|ldr~combout  & ( \inst1|altsyncram_component|auto_generated|q_b [6] ) ) # ( !\inst12|ldr~combout  & ( (!\inst12|Mux0~0_combout  & (\inst12|Add0~37_sumout )) # 
// (\inst12|Mux0~0_combout  & ((\inst12|Mux9~0_combout ))) ) )

	.dataa(!\inst12|Mux0~0_combout ),
	.datab(!\inst12|Add0~37_sumout ),
	.datac(!\inst12|Mux9~0_combout ),
	.datad(!\inst1|altsyncram_component|auto_generated|q_b [6]),
	.datae(!\inst12|ldr~combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst16|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst16|$00000|auto_generated|l1_w6_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst16|$00000|auto_generated|l1_w6_n0_mux_dataout~0 .lut_mask = 64'h272700FF272700FF;
defparam \inst16|$00000|auto_generated|l1_w6_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inst11|R1|dffs[6] (
	.clk(\CLK~input_o ),
	.d(\inst16|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|DEMUX4|auto_generated|w_anode14w [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|R1|dffs [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|R1|dffs[6] .is_wysiwyg = "true";
defparam \inst11|R1|dffs[6] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst11|MUX4B|auto_generated|l2_w6_n0_mux_dataout~0 (
// Equation(s):
// \inst11|MUX4B|auto_generated|l2_w6_n0_mux_dataout~0_combout  = ( \inst|altsyncram_component|auto_generated|q_a [0] & ( \inst|altsyncram_component|auto_generated|q_a [1] & ( \inst11|R3|dffs [6] ) ) ) # ( !\inst|altsyncram_component|auto_generated|q_a [0] & 
// ( \inst|altsyncram_component|auto_generated|q_a [1] & ( \inst11|R2|dffs [6] ) ) ) # ( \inst|altsyncram_component|auto_generated|q_a [0] & ( !\inst|altsyncram_component|auto_generated|q_a [1] & ( \inst11|R1|dffs [6] ) ) ) # ( 
// !\inst|altsyncram_component|auto_generated|q_a [0] & ( !\inst|altsyncram_component|auto_generated|q_a [1] & ( \inst11|R0|dffs [6] ) ) )

	.dataa(!\inst11|R0|dffs [6]),
	.datab(!\inst11|R1|dffs [6]),
	.datac(!\inst11|R2|dffs [6]),
	.datad(!\inst11|R3|dffs [6]),
	.datae(!\inst|altsyncram_component|auto_generated|q_a [0]),
	.dataf(!\inst|altsyncram_component|auto_generated|q_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|MUX4B|auto_generated|l2_w6_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|MUX4B|auto_generated|l2_w6_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst11|MUX4B|auto_generated|l2_w6_n0_mux_dataout~0 .lut_mask = 64'h555533330F0F00FF;
defparam \inst11|MUX4B|auto_generated|l2_w6_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst12|Add0~33 (
// Equation(s):
// \inst12|Add0~33_sumout  = SUM(( !\inst11|MUX4B|auto_generated|l2_w7_n0_mux_dataout~0_combout  $ (((!\inst|altsyncram_component|auto_generated|q_a [12]) # (\inst|altsyncram_component|auto_generated|q_a [13]))) ) + ( 
// (!\inst|altsyncram_component|auto_generated|q_a [13] & (((!\inst|altsyncram_component|auto_generated|q_a [12] & \inst|altsyncram_component|auto_generated|q_a [14])) # (\inst11|MUX4A|auto_generated|l2_w7_n0_mux_dataout~0_combout ))) ) + ( \inst12|Add0~38  
// ))
// \inst12|Add0~34  = CARRY(( !\inst11|MUX4B|auto_generated|l2_w7_n0_mux_dataout~0_combout  $ (((!\inst|altsyncram_component|auto_generated|q_a [12]) # (\inst|altsyncram_component|auto_generated|q_a [13]))) ) + ( 
// (!\inst|altsyncram_component|auto_generated|q_a [13] & (((!\inst|altsyncram_component|auto_generated|q_a [12] & \inst|altsyncram_component|auto_generated|q_a [14])) # (\inst11|MUX4A|auto_generated|l2_w7_n0_mux_dataout~0_combout ))) ) + ( \inst12|Add0~38  
// ))

	.dataa(!\inst|altsyncram_component|auto_generated|q_a [12]),
	.datab(!\inst|altsyncram_component|auto_generated|q_a [13]),
	.datac(!\inst|altsyncram_component|auto_generated|q_a [14]),
	.datad(!\inst11|MUX4B|auto_generated|l2_w7_n0_mux_dataout~0_combout ),
	.datae(gnd),
	.dataf(!\inst11|MUX4A|auto_generated|l2_w7_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(\inst12|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst12|Add0~33_sumout ),
	.cout(\inst12|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \inst12|Add0~33 .extended_lut = "off";
defparam \inst12|Add0~33 .lut_mask = 64'h0000F733000044BB;
defparam \inst12|Add0~33 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst12|Mux8~0 (
// Equation(s):
// \inst12|Mux8~0_combout  = (!\inst12|Mux11~0_combout  & ((\inst11|MUX4A|auto_generated|l2_w7_n0_mux_dataout~0_combout ))) # (\inst12|Mux11~0_combout  & (\inst11|MUX4B|auto_generated|l2_w8_n0_mux_dataout~0_combout ))

	.dataa(!\inst11|MUX4B|auto_generated|l2_w8_n0_mux_dataout~0_combout ),
	.datab(!\inst11|MUX4A|auto_generated|l2_w7_n0_mux_dataout~0_combout ),
	.datac(!\inst12|Mux11~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst12|Mux8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst12|Mux8~0 .extended_lut = "off";
defparam \inst12|Mux8~0 .lut_mask = 64'h3535353535353535;
defparam \inst12|Mux8~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst1|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(\inst2|WrEn~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst11|R0|dffs [7]}),
	.portaaddr({\inst8|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout ,\inst8|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout ,\inst8|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout ,\inst8|$00000|auto_generated|l1_w7_n0_mux_dataout~0_combout ,
\inst8|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout ,\inst8|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout ,\inst8|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout ,\inst8|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout ,
\inst8|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout ,\inst8|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ,\inst8|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\inst15|Add0~41_sumout ,\inst15|Add0~37_sumout ,\inst15|Add0~33_sumout ,\inst15|Add0~29_sumout ,\inst15|Add0~25_sumout ,\inst15|Add0~21_sumout ,\inst15|Add0~17_sumout ,\inst15|Add0~13_sumout ,\inst15|Add0~9_sumout ,\inst15|Add0~5_sumout ,\inst15|Add0~1_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout(\inst1|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "data_mem:inst1|altsyncram:altsyncram_component|altsyncram_i2q2:auto_generated|ALTSYNCRAM";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a7 .mixed_port_feed_through_mode = "dont_care";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "bidir_dual_port";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 11;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 2047;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 2048;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 16;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 11;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_in_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a7 .port_b_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a7 .port_b_first_bit_number = 7;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a7 .port_b_last_address = 2047;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a7 .port_b_logical_ram_depth = 2048;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a7 .port_b_logical_ram_width = 16;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a7 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a7 .port_b_read_enable_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a7 .port_b_write_enable_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M20K";
// synopsys translate_on

cyclonev_lcell_comb \inst16|$00000|auto_generated|l1_w7_n0_mux_dataout~0 (
// Equation(s):
// \inst16|$00000|auto_generated|l1_w7_n0_mux_dataout~0_combout  = ( \inst12|ldr~combout  & ( \inst1|altsyncram_component|auto_generated|q_b [7] ) ) # ( !\inst12|ldr~combout  & ( (!\inst12|Mux0~0_combout  & (\inst12|Add0~33_sumout )) # 
// (\inst12|Mux0~0_combout  & ((\inst12|Mux8~0_combout ))) ) )

	.dataa(!\inst12|Mux0~0_combout ),
	.datab(!\inst12|Add0~33_sumout ),
	.datac(!\inst12|Mux8~0_combout ),
	.datad(!\inst1|altsyncram_component|auto_generated|q_b [7]),
	.datae(!\inst12|ldr~combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst16|$00000|auto_generated|l1_w7_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst16|$00000|auto_generated|l1_w7_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst16|$00000|auto_generated|l1_w7_n0_mux_dataout~0 .lut_mask = 64'h272700FF272700FF;
defparam \inst16|$00000|auto_generated|l1_w7_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inst11|R1|dffs[7] (
	.clk(\CLK~input_o ),
	.d(\inst16|$00000|auto_generated|l1_w7_n0_mux_dataout~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|DEMUX4|auto_generated|w_anode14w [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|R1|dffs [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|R1|dffs[7] .is_wysiwyg = "true";
defparam \inst11|R1|dffs[7] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst11|MUX4B|auto_generated|l2_w7_n0_mux_dataout~0 (
// Equation(s):
// \inst11|MUX4B|auto_generated|l2_w7_n0_mux_dataout~0_combout  = ( \inst|altsyncram_component|auto_generated|q_a [0] & ( \inst|altsyncram_component|auto_generated|q_a [1] & ( \inst11|R3|dffs [7] ) ) ) # ( !\inst|altsyncram_component|auto_generated|q_a [0] & 
// ( \inst|altsyncram_component|auto_generated|q_a [1] & ( \inst11|R2|dffs [7] ) ) ) # ( \inst|altsyncram_component|auto_generated|q_a [0] & ( !\inst|altsyncram_component|auto_generated|q_a [1] & ( \inst11|R1|dffs [7] ) ) ) # ( 
// !\inst|altsyncram_component|auto_generated|q_a [0] & ( !\inst|altsyncram_component|auto_generated|q_a [1] & ( \inst11|R0|dffs [7] ) ) )

	.dataa(!\inst11|R0|dffs [7]),
	.datab(!\inst11|R1|dffs [7]),
	.datac(!\inst11|R2|dffs [7]),
	.datad(!\inst11|R3|dffs [7]),
	.datae(!\inst|altsyncram_component|auto_generated|q_a [0]),
	.dataf(!\inst|altsyncram_component|auto_generated|q_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|MUX4B|auto_generated|l2_w7_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|MUX4B|auto_generated|l2_w7_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst11|MUX4B|auto_generated|l2_w7_n0_mux_dataout~0 .lut_mask = 64'h555533330F0F00FF;
defparam \inst11|MUX4B|auto_generated|l2_w7_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst12|Add0~29 (
// Equation(s):
// \inst12|Add0~29_sumout  = SUM(( !\inst11|MUX4B|auto_generated|l2_w8_n0_mux_dataout~0_combout  $ (((!\inst|altsyncram_component|auto_generated|q_a [12]) # (\inst|altsyncram_component|auto_generated|q_a [13]))) ) + ( 
// (!\inst|altsyncram_component|auto_generated|q_a [13] & (((!\inst|altsyncram_component|auto_generated|q_a [12] & \inst|altsyncram_component|auto_generated|q_a [14])) # (\inst11|MUX4A|auto_generated|l2_w8_n0_mux_dataout~0_combout ))) ) + ( \inst12|Add0~34  
// ))
// \inst12|Add0~30  = CARRY(( !\inst11|MUX4B|auto_generated|l2_w8_n0_mux_dataout~0_combout  $ (((!\inst|altsyncram_component|auto_generated|q_a [12]) # (\inst|altsyncram_component|auto_generated|q_a [13]))) ) + ( 
// (!\inst|altsyncram_component|auto_generated|q_a [13] & (((!\inst|altsyncram_component|auto_generated|q_a [12] & \inst|altsyncram_component|auto_generated|q_a [14])) # (\inst11|MUX4A|auto_generated|l2_w8_n0_mux_dataout~0_combout ))) ) + ( \inst12|Add0~34  
// ))

	.dataa(!\inst|altsyncram_component|auto_generated|q_a [12]),
	.datab(!\inst|altsyncram_component|auto_generated|q_a [13]),
	.datac(!\inst|altsyncram_component|auto_generated|q_a [14]),
	.datad(!\inst11|MUX4B|auto_generated|l2_w8_n0_mux_dataout~0_combout ),
	.datae(gnd),
	.dataf(!\inst11|MUX4A|auto_generated|l2_w8_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(\inst12|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst12|Add0~29_sumout ),
	.cout(\inst12|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \inst12|Add0~29 .extended_lut = "off";
defparam \inst12|Add0~29 .lut_mask = 64'h0000F733000044BB;
defparam \inst12|Add0~29 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst12|Mux7~0 (
// Equation(s):
// \inst12|Mux7~0_combout  = (!\inst12|Mux11~0_combout  & ((\inst11|MUX4A|auto_generated|l2_w8_n0_mux_dataout~0_combout ))) # (\inst12|Mux11~0_combout  & (\inst11|MUX4B|auto_generated|l2_w9_n0_mux_dataout~0_combout ))

	.dataa(!\inst11|MUX4B|auto_generated|l2_w9_n0_mux_dataout~0_combout ),
	.datab(!\inst11|MUX4A|auto_generated|l2_w8_n0_mux_dataout~0_combout ),
	.datac(!\inst12|Mux11~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst12|Mux7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst12|Mux7~0 .extended_lut = "off";
defparam \inst12|Mux7~0 .lut_mask = 64'h3535353535353535;
defparam \inst12|Mux7~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst1|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(\inst2|WrEn~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst11|R0|dffs [8]}),
	.portaaddr({\inst8|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout ,\inst8|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout ,\inst8|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout ,\inst8|$00000|auto_generated|l1_w7_n0_mux_dataout~0_combout ,
\inst8|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout ,\inst8|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout ,\inst8|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout ,\inst8|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout ,
\inst8|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout ,\inst8|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ,\inst8|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\inst15|Add0~41_sumout ,\inst15|Add0~37_sumout ,\inst15|Add0~33_sumout ,\inst15|Add0~29_sumout ,\inst15|Add0~25_sumout ,\inst15|Add0~21_sumout ,\inst15|Add0~17_sumout ,\inst15|Add0~13_sumout ,\inst15|Add0~9_sumout ,\inst15|Add0~5_sumout ,\inst15|Add0~1_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout(\inst1|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "data_mem:inst1|altsyncram:altsyncram_component|altsyncram_i2q2:auto_generated|ALTSYNCRAM";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a8 .mixed_port_feed_through_mode = "dont_care";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "bidir_dual_port";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 11;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 2047;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 2048;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 16;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 11;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_in_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a8 .port_b_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a8 .port_b_first_bit_number = 8;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a8 .port_b_last_address = 2047;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a8 .port_b_logical_ram_depth = 2048;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a8 .port_b_logical_ram_width = 16;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a8 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a8 .port_b_read_enable_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a8 .port_b_write_enable_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M20K";
// synopsys translate_on

cyclonev_lcell_comb \inst16|$00000|auto_generated|l1_w8_n0_mux_dataout~0 (
// Equation(s):
// \inst16|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout  = ( \inst12|ldr~combout  & ( \inst1|altsyncram_component|auto_generated|q_b [8] ) ) # ( !\inst12|ldr~combout  & ( (!\inst12|Mux0~0_combout  & (\inst12|Add0~29_sumout )) # 
// (\inst12|Mux0~0_combout  & ((\inst12|Mux7~0_combout ))) ) )

	.dataa(!\inst12|Mux0~0_combout ),
	.datab(!\inst12|Add0~29_sumout ),
	.datac(!\inst12|Mux7~0_combout ),
	.datad(!\inst1|altsyncram_component|auto_generated|q_b [8]),
	.datae(!\inst12|ldr~combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst16|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst16|$00000|auto_generated|l1_w8_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst16|$00000|auto_generated|l1_w8_n0_mux_dataout~0 .lut_mask = 64'h272700FF272700FF;
defparam \inst16|$00000|auto_generated|l1_w8_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inst11|R1|dffs[8] (
	.clk(\CLK~input_o ),
	.d(\inst16|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|DEMUX4|auto_generated|w_anode14w [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|R1|dffs [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|R1|dffs[8] .is_wysiwyg = "true";
defparam \inst11|R1|dffs[8] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst11|MUX4B|auto_generated|l2_w8_n0_mux_dataout~0 (
// Equation(s):
// \inst11|MUX4B|auto_generated|l2_w8_n0_mux_dataout~0_combout  = ( \inst|altsyncram_component|auto_generated|q_a [0] & ( \inst|altsyncram_component|auto_generated|q_a [1] & ( \inst11|R3|dffs [8] ) ) ) # ( !\inst|altsyncram_component|auto_generated|q_a [0] & 
// ( \inst|altsyncram_component|auto_generated|q_a [1] & ( \inst11|R2|dffs [8] ) ) ) # ( \inst|altsyncram_component|auto_generated|q_a [0] & ( !\inst|altsyncram_component|auto_generated|q_a [1] & ( \inst11|R1|dffs [8] ) ) ) # ( 
// !\inst|altsyncram_component|auto_generated|q_a [0] & ( !\inst|altsyncram_component|auto_generated|q_a [1] & ( \inst11|R0|dffs [8] ) ) )

	.dataa(!\inst11|R0|dffs [8]),
	.datab(!\inst11|R1|dffs [8]),
	.datac(!\inst11|R2|dffs [8]),
	.datad(!\inst11|R3|dffs [8]),
	.datae(!\inst|altsyncram_component|auto_generated|q_a [0]),
	.dataf(!\inst|altsyncram_component|auto_generated|q_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|MUX4B|auto_generated|l2_w8_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|MUX4B|auto_generated|l2_w8_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst11|MUX4B|auto_generated|l2_w8_n0_mux_dataout~0 .lut_mask = 64'h555533330F0F00FF;
defparam \inst11|MUX4B|auto_generated|l2_w8_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst12|Add0~25 (
// Equation(s):
// \inst12|Add0~25_sumout  = SUM(( !\inst11|MUX4B|auto_generated|l2_w9_n0_mux_dataout~0_combout  $ (((!\inst|altsyncram_component|auto_generated|q_a [12]) # (\inst|altsyncram_component|auto_generated|q_a [13]))) ) + ( 
// (!\inst|altsyncram_component|auto_generated|q_a [13] & (((!\inst|altsyncram_component|auto_generated|q_a [12] & \inst|altsyncram_component|auto_generated|q_a [14])) # (\inst11|MUX4A|auto_generated|l2_w9_n0_mux_dataout~0_combout ))) ) + ( \inst12|Add0~30  
// ))
// \inst12|Add0~26  = CARRY(( !\inst11|MUX4B|auto_generated|l2_w9_n0_mux_dataout~0_combout  $ (((!\inst|altsyncram_component|auto_generated|q_a [12]) # (\inst|altsyncram_component|auto_generated|q_a [13]))) ) + ( 
// (!\inst|altsyncram_component|auto_generated|q_a [13] & (((!\inst|altsyncram_component|auto_generated|q_a [12] & \inst|altsyncram_component|auto_generated|q_a [14])) # (\inst11|MUX4A|auto_generated|l2_w9_n0_mux_dataout~0_combout ))) ) + ( \inst12|Add0~30  
// ))

	.dataa(!\inst|altsyncram_component|auto_generated|q_a [12]),
	.datab(!\inst|altsyncram_component|auto_generated|q_a [13]),
	.datac(!\inst|altsyncram_component|auto_generated|q_a [14]),
	.datad(!\inst11|MUX4B|auto_generated|l2_w9_n0_mux_dataout~0_combout ),
	.datae(gnd),
	.dataf(!\inst11|MUX4A|auto_generated|l2_w9_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(\inst12|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst12|Add0~25_sumout ),
	.cout(\inst12|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \inst12|Add0~25 .extended_lut = "off";
defparam \inst12|Add0~25 .lut_mask = 64'h0000F733000044BB;
defparam \inst12|Add0~25 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst12|Mux6~0 (
// Equation(s):
// \inst12|Mux6~0_combout  = (!\inst12|Mux11~0_combout  & ((\inst11|MUX4A|auto_generated|l2_w9_n0_mux_dataout~0_combout ))) # (\inst12|Mux11~0_combout  & (\inst11|MUX4B|auto_generated|l2_w10_n0_mux_dataout~0_combout ))

	.dataa(!\inst11|MUX4B|auto_generated|l2_w10_n0_mux_dataout~0_combout ),
	.datab(!\inst11|MUX4A|auto_generated|l2_w9_n0_mux_dataout~0_combout ),
	.datac(!\inst12|Mux11~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst12|Mux6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst12|Mux6~0 .extended_lut = "off";
defparam \inst12|Mux6~0 .lut_mask = 64'h3535353535353535;
defparam \inst12|Mux6~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst1|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(\inst2|WrEn~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst11|R0|dffs [9]}),
	.portaaddr({\inst8|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout ,\inst8|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout ,\inst8|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout ,\inst8|$00000|auto_generated|l1_w7_n0_mux_dataout~0_combout ,
\inst8|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout ,\inst8|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout ,\inst8|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout ,\inst8|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout ,
\inst8|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout ,\inst8|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ,\inst8|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\inst15|Add0~41_sumout ,\inst15|Add0~37_sumout ,\inst15|Add0~33_sumout ,\inst15|Add0~29_sumout ,\inst15|Add0~25_sumout ,\inst15|Add0~21_sumout ,\inst15|Add0~17_sumout ,\inst15|Add0~13_sumout ,\inst15|Add0~9_sumout ,\inst15|Add0~5_sumout ,\inst15|Add0~1_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout(\inst1|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "data_mem:inst1|altsyncram:altsyncram_component|altsyncram_i2q2:auto_generated|ALTSYNCRAM";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a9 .mixed_port_feed_through_mode = "dont_care";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "bidir_dual_port";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 11;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 2047;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 2048;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 16;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 11;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_in_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a9 .port_b_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a9 .port_b_first_bit_number = 9;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a9 .port_b_last_address = 2047;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a9 .port_b_logical_ram_depth = 2048;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a9 .port_b_logical_ram_width = 16;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a9 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a9 .port_b_read_enable_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a9 .port_b_write_enable_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M20K";
// synopsys translate_on

cyclonev_lcell_comb \inst16|$00000|auto_generated|l1_w9_n0_mux_dataout~0 (
// Equation(s):
// \inst16|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout  = ( \inst12|ldr~combout  & ( \inst1|altsyncram_component|auto_generated|q_b [9] ) ) # ( !\inst12|ldr~combout  & ( (!\inst12|Mux0~0_combout  & (\inst12|Add0~25_sumout )) # 
// (\inst12|Mux0~0_combout  & ((\inst12|Mux6~0_combout ))) ) )

	.dataa(!\inst12|Mux0~0_combout ),
	.datab(!\inst12|Add0~25_sumout ),
	.datac(!\inst12|Mux6~0_combout ),
	.datad(!\inst1|altsyncram_component|auto_generated|q_b [9]),
	.datae(!\inst12|ldr~combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst16|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst16|$00000|auto_generated|l1_w9_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst16|$00000|auto_generated|l1_w9_n0_mux_dataout~0 .lut_mask = 64'h272700FF272700FF;
defparam \inst16|$00000|auto_generated|l1_w9_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inst11|R1|dffs[9] (
	.clk(\CLK~input_o ),
	.d(\inst16|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|DEMUX4|auto_generated|w_anode14w [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|R1|dffs [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|R1|dffs[9] .is_wysiwyg = "true";
defparam \inst11|R1|dffs[9] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst11|MUX4B|auto_generated|l2_w9_n0_mux_dataout~0 (
// Equation(s):
// \inst11|MUX4B|auto_generated|l2_w9_n0_mux_dataout~0_combout  = ( \inst|altsyncram_component|auto_generated|q_a [0] & ( \inst|altsyncram_component|auto_generated|q_a [1] & ( \inst11|R3|dffs [9] ) ) ) # ( !\inst|altsyncram_component|auto_generated|q_a [0] & 
// ( \inst|altsyncram_component|auto_generated|q_a [1] & ( \inst11|R2|dffs [9] ) ) ) # ( \inst|altsyncram_component|auto_generated|q_a [0] & ( !\inst|altsyncram_component|auto_generated|q_a [1] & ( \inst11|R1|dffs [9] ) ) ) # ( 
// !\inst|altsyncram_component|auto_generated|q_a [0] & ( !\inst|altsyncram_component|auto_generated|q_a [1] & ( \inst11|R0|dffs [9] ) ) )

	.dataa(!\inst11|R0|dffs [9]),
	.datab(!\inst11|R1|dffs [9]),
	.datac(!\inst11|R2|dffs [9]),
	.datad(!\inst11|R3|dffs [9]),
	.datae(!\inst|altsyncram_component|auto_generated|q_a [0]),
	.dataf(!\inst|altsyncram_component|auto_generated|q_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|MUX4B|auto_generated|l2_w9_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|MUX4B|auto_generated|l2_w9_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst11|MUX4B|auto_generated|l2_w9_n0_mux_dataout~0 .lut_mask = 64'h555533330F0F00FF;
defparam \inst11|MUX4B|auto_generated|l2_w9_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst12|Add0~21 (
// Equation(s):
// \inst12|Add0~21_sumout  = SUM(( !\inst11|MUX4B|auto_generated|l2_w10_n0_mux_dataout~0_combout  $ (((!\inst|altsyncram_component|auto_generated|q_a [12]) # (\inst|altsyncram_component|auto_generated|q_a [13]))) ) + ( 
// (!\inst|altsyncram_component|auto_generated|q_a [13] & (((!\inst|altsyncram_component|auto_generated|q_a [12] & \inst|altsyncram_component|auto_generated|q_a [14])) # (\inst11|MUX4A|auto_generated|l2_w10_n0_mux_dataout~0_combout ))) ) + ( \inst12|Add0~26  
// ))
// \inst12|Add0~22  = CARRY(( !\inst11|MUX4B|auto_generated|l2_w10_n0_mux_dataout~0_combout  $ (((!\inst|altsyncram_component|auto_generated|q_a [12]) # (\inst|altsyncram_component|auto_generated|q_a [13]))) ) + ( 
// (!\inst|altsyncram_component|auto_generated|q_a [13] & (((!\inst|altsyncram_component|auto_generated|q_a [12] & \inst|altsyncram_component|auto_generated|q_a [14])) # (\inst11|MUX4A|auto_generated|l2_w10_n0_mux_dataout~0_combout ))) ) + ( \inst12|Add0~26  
// ))

	.dataa(!\inst|altsyncram_component|auto_generated|q_a [12]),
	.datab(!\inst|altsyncram_component|auto_generated|q_a [13]),
	.datac(!\inst|altsyncram_component|auto_generated|q_a [14]),
	.datad(!\inst11|MUX4B|auto_generated|l2_w10_n0_mux_dataout~0_combout ),
	.datae(gnd),
	.dataf(!\inst11|MUX4A|auto_generated|l2_w10_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(\inst12|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst12|Add0~21_sumout ),
	.cout(\inst12|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \inst12|Add0~21 .extended_lut = "off";
defparam \inst12|Add0~21 .lut_mask = 64'h0000F733000044BB;
defparam \inst12|Add0~21 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst1|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(\inst2|WrEn~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst11|R0|dffs [11]}),
	.portaaddr({\inst8|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout ,\inst8|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout ,\inst8|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout ,\inst8|$00000|auto_generated|l1_w7_n0_mux_dataout~0_combout ,
\inst8|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout ,\inst8|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout ,\inst8|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout ,\inst8|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout ,
\inst8|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout ,\inst8|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ,\inst8|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\inst15|Add0~41_sumout ,\inst15|Add0~37_sumout ,\inst15|Add0~33_sumout ,\inst15|Add0~29_sumout ,\inst15|Add0~25_sumout ,\inst15|Add0~21_sumout ,\inst15|Add0~17_sumout ,\inst15|Add0~13_sumout ,\inst15|Add0~9_sumout ,\inst15|Add0~5_sumout ,\inst15|Add0~1_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout(\inst1|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "data_mem:inst1|altsyncram:altsyncram_component|altsyncram_i2q2:auto_generated|ALTSYNCRAM";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a11 .mixed_port_feed_through_mode = "dont_care";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "bidir_dual_port";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 11;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 2047;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 2048;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 16;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 11;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_in_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a11 .port_b_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a11 .port_b_first_bit_number = 11;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a11 .port_b_last_address = 2047;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a11 .port_b_logical_ram_depth = 2048;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a11 .port_b_logical_ram_width = 16;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a11 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a11 .port_b_read_enable_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a11 .port_b_write_enable_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \inst11|R1|dffs[11] (
	.clk(\CLK~input_o ),
	.d(\inst16|$00000|auto_generated|l1_w11_n0_mux_dataout~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|DEMUX4|auto_generated|w_anode14w [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|R1|dffs [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|R1|dffs[11] .is_wysiwyg = "true";
defparam \inst11|R1|dffs[11] .power_up = "low";
// synopsys translate_on

dffeas \inst11|R2|dffs[11] (
	.clk(\CLK~input_o ),
	.d(\inst16|$00000|auto_generated|l1_w11_n0_mux_dataout~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|DEMUX4|auto_generated|w_anode22w [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|R2|dffs [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|R2|dffs[11] .is_wysiwyg = "true";
defparam \inst11|R2|dffs[11] .power_up = "low";
// synopsys translate_on

dffeas \inst11|R3|dffs[11] (
	.clk(\CLK~input_o ),
	.d(\inst16|$00000|auto_generated|l1_w11_n0_mux_dataout~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|DEMUX4|auto_generated|w_anode30w [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|R3|dffs [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|R3|dffs[11] .is_wysiwyg = "true";
defparam \inst11|R3|dffs[11] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst11|MUX4A|auto_generated|l2_w11_n0_mux_dataout~0 (
// Equation(s):
// \inst11|MUX4A|auto_generated|l2_w11_n0_mux_dataout~0_combout  = ( \inst7|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout  & ( \inst7|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout  & ( \inst11|R3|dffs [11] ) ) ) # ( 
// !\inst7|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout  & ( \inst7|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout  & ( \inst11|R2|dffs [11] ) ) ) # ( \inst7|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout  & ( 
// !\inst7|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout  & ( \inst11|R1|dffs [11] ) ) ) # ( !\inst7|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout  & ( !\inst7|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout  & ( \inst11|R0|dffs [11] ) ) )

	.dataa(!\inst11|R0|dffs [11]),
	.datab(!\inst11|R1|dffs [11]),
	.datac(!\inst11|R2|dffs [11]),
	.datad(!\inst11|R3|dffs [11]),
	.datae(!\inst7|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout ),
	.dataf(!\inst7|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|MUX4A|auto_generated|l2_w11_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|MUX4A|auto_generated|l2_w11_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst11|MUX4A|auto_generated|l2_w11_n0_mux_dataout~0 .lut_mask = 64'h555533330F0F00FF;
defparam \inst11|MUX4A|auto_generated|l2_w11_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst12|Add0~17 (
// Equation(s):
// \inst12|Add0~17_sumout  = SUM(( !\inst11|MUX4B|auto_generated|l2_w11_n0_mux_dataout~0_combout  $ (((!\inst|altsyncram_component|auto_generated|q_a [12]) # (\inst|altsyncram_component|auto_generated|q_a [13]))) ) + ( 
// (!\inst|altsyncram_component|auto_generated|q_a [13] & (((!\inst|altsyncram_component|auto_generated|q_a [12] & \inst|altsyncram_component|auto_generated|q_a [14])) # (\inst11|MUX4A|auto_generated|l2_w11_n0_mux_dataout~0_combout ))) ) + ( \inst12|Add0~22  
// ))
// \inst12|Add0~18  = CARRY(( !\inst11|MUX4B|auto_generated|l2_w11_n0_mux_dataout~0_combout  $ (((!\inst|altsyncram_component|auto_generated|q_a [12]) # (\inst|altsyncram_component|auto_generated|q_a [13]))) ) + ( 
// (!\inst|altsyncram_component|auto_generated|q_a [13] & (((!\inst|altsyncram_component|auto_generated|q_a [12] & \inst|altsyncram_component|auto_generated|q_a [14])) # (\inst11|MUX4A|auto_generated|l2_w11_n0_mux_dataout~0_combout ))) ) + ( \inst12|Add0~22  
// ))

	.dataa(!\inst|altsyncram_component|auto_generated|q_a [12]),
	.datab(!\inst|altsyncram_component|auto_generated|q_a [13]),
	.datac(!\inst|altsyncram_component|auto_generated|q_a [14]),
	.datad(!\inst11|MUX4B|auto_generated|l2_w11_n0_mux_dataout~0_combout ),
	.datae(gnd),
	.dataf(!\inst11|MUX4A|auto_generated|l2_w11_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(\inst12|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst12|Add0~17_sumout ),
	.cout(\inst12|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \inst12|Add0~17 .extended_lut = "off";
defparam \inst12|Add0~17 .lut_mask = 64'h0000F733000044BB;
defparam \inst12|Add0~17 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst1|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(\inst2|WrEn~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst11|R0|dffs [12]}),
	.portaaddr({\inst8|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout ,\inst8|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout ,\inst8|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout ,\inst8|$00000|auto_generated|l1_w7_n0_mux_dataout~0_combout ,
\inst8|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout ,\inst8|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout ,\inst8|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout ,\inst8|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout ,
\inst8|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout ,\inst8|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ,\inst8|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\inst15|Add0~41_sumout ,\inst15|Add0~37_sumout ,\inst15|Add0~33_sumout ,\inst15|Add0~29_sumout ,\inst15|Add0~25_sumout ,\inst15|Add0~21_sumout ,\inst15|Add0~17_sumout ,\inst15|Add0~13_sumout ,\inst15|Add0~9_sumout ,\inst15|Add0~5_sumout ,\inst15|Add0~1_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout(\inst1|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "data_mem:inst1|altsyncram:altsyncram_component|altsyncram_i2q2:auto_generated|ALTSYNCRAM";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a12 .mixed_port_feed_through_mode = "dont_care";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "bidir_dual_port";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 11;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 2047;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 2048;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 16;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 11;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_in_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a12 .port_b_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a12 .port_b_first_bit_number = 12;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a12 .port_b_last_address = 2047;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a12 .port_b_logical_ram_depth = 2048;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a12 .port_b_logical_ram_width = 16;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a12 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a12 .port_b_read_enable_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a12 .port_b_write_enable_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \inst11|R1|dffs[12] (
	.clk(\CLK~input_o ),
	.d(\inst16|$00000|auto_generated|l1_w12_n0_mux_dataout~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|DEMUX4|auto_generated|w_anode14w [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|R1|dffs [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|R1|dffs[12] .is_wysiwyg = "true";
defparam \inst11|R1|dffs[12] .power_up = "low";
// synopsys translate_on

dffeas \inst11|R2|dffs[12] (
	.clk(\CLK~input_o ),
	.d(\inst16|$00000|auto_generated|l1_w12_n0_mux_dataout~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|DEMUX4|auto_generated|w_anode22w [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|R2|dffs [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|R2|dffs[12] .is_wysiwyg = "true";
defparam \inst11|R2|dffs[12] .power_up = "low";
// synopsys translate_on

dffeas \inst11|R3|dffs[12] (
	.clk(\CLK~input_o ),
	.d(\inst16|$00000|auto_generated|l1_w12_n0_mux_dataout~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|DEMUX4|auto_generated|w_anode30w [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|R3|dffs [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|R3|dffs[12] .is_wysiwyg = "true";
defparam \inst11|R3|dffs[12] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst11|MUX4A|auto_generated|l2_w12_n0_mux_dataout~0 (
// Equation(s):
// \inst11|MUX4A|auto_generated|l2_w12_n0_mux_dataout~0_combout  = ( \inst7|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout  & ( \inst7|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout  & ( \inst11|R3|dffs [12] ) ) ) # ( 
// !\inst7|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout  & ( \inst7|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout  & ( \inst11|R2|dffs [12] ) ) ) # ( \inst7|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout  & ( 
// !\inst7|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout  & ( \inst11|R1|dffs [12] ) ) ) # ( !\inst7|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout  & ( !\inst7|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout  & ( \inst11|R0|dffs [12] ) ) )

	.dataa(!\inst11|R0|dffs [12]),
	.datab(!\inst11|R1|dffs [12]),
	.datac(!\inst11|R2|dffs [12]),
	.datad(!\inst11|R3|dffs [12]),
	.datae(!\inst7|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout ),
	.dataf(!\inst7|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|MUX4A|auto_generated|l2_w12_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|MUX4A|auto_generated|l2_w12_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst11|MUX4A|auto_generated|l2_w12_n0_mux_dataout~0 .lut_mask = 64'h555533330F0F00FF;
defparam \inst11|MUX4A|auto_generated|l2_w12_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst12|Add0~13 (
// Equation(s):
// \inst12|Add0~13_sumout  = SUM(( !\inst11|MUX4B|auto_generated|l2_w12_n0_mux_dataout~0_combout  $ (((!\inst|altsyncram_component|auto_generated|q_a [12]) # (\inst|altsyncram_component|auto_generated|q_a [13]))) ) + ( 
// (!\inst|altsyncram_component|auto_generated|q_a [13] & (((!\inst|altsyncram_component|auto_generated|q_a [12] & \inst|altsyncram_component|auto_generated|q_a [14])) # (\inst11|MUX4A|auto_generated|l2_w12_n0_mux_dataout~0_combout ))) ) + ( \inst12|Add0~18  
// ))
// \inst12|Add0~14  = CARRY(( !\inst11|MUX4B|auto_generated|l2_w12_n0_mux_dataout~0_combout  $ (((!\inst|altsyncram_component|auto_generated|q_a [12]) # (\inst|altsyncram_component|auto_generated|q_a [13]))) ) + ( 
// (!\inst|altsyncram_component|auto_generated|q_a [13] & (((!\inst|altsyncram_component|auto_generated|q_a [12] & \inst|altsyncram_component|auto_generated|q_a [14])) # (\inst11|MUX4A|auto_generated|l2_w12_n0_mux_dataout~0_combout ))) ) + ( \inst12|Add0~18  
// ))

	.dataa(!\inst|altsyncram_component|auto_generated|q_a [12]),
	.datab(!\inst|altsyncram_component|auto_generated|q_a [13]),
	.datac(!\inst|altsyncram_component|auto_generated|q_a [14]),
	.datad(!\inst11|MUX4B|auto_generated|l2_w12_n0_mux_dataout~0_combout ),
	.datae(gnd),
	.dataf(!\inst11|MUX4A|auto_generated|l2_w12_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(\inst12|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst12|Add0~13_sumout ),
	.cout(\inst12|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \inst12|Add0~13 .extended_lut = "off";
defparam \inst12|Add0~13 .lut_mask = 64'h0000F733000044BB;
defparam \inst12|Add0~13 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst1|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(\inst2|WrEn~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst11|R0|dffs [13]}),
	.portaaddr({\inst8|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout ,\inst8|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout ,\inst8|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout ,\inst8|$00000|auto_generated|l1_w7_n0_mux_dataout~0_combout ,
\inst8|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout ,\inst8|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout ,\inst8|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout ,\inst8|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout ,
\inst8|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout ,\inst8|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ,\inst8|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\inst15|Add0~41_sumout ,\inst15|Add0~37_sumout ,\inst15|Add0~33_sumout ,\inst15|Add0~29_sumout ,\inst15|Add0~25_sumout ,\inst15|Add0~21_sumout ,\inst15|Add0~17_sumout ,\inst15|Add0~13_sumout ,\inst15|Add0~9_sumout ,\inst15|Add0~5_sumout ,\inst15|Add0~1_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout(\inst1|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "data_mem:inst1|altsyncram:altsyncram_component|altsyncram_i2q2:auto_generated|ALTSYNCRAM";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a13 .mixed_port_feed_through_mode = "dont_care";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "bidir_dual_port";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 11;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 2047;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 2048;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 16;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 11;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_in_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a13 .port_b_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a13 .port_b_first_bit_number = 13;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a13 .port_b_last_address = 2047;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a13 .port_b_logical_ram_depth = 2048;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a13 .port_b_logical_ram_width = 16;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a13 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a13 .port_b_read_enable_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a13 .port_b_write_enable_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \inst11|R1|dffs[13] (
	.clk(\CLK~input_o ),
	.d(\inst16|$00000|auto_generated|l1_w13_n0_mux_dataout~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|DEMUX4|auto_generated|w_anode14w [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|R1|dffs [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|R1|dffs[13] .is_wysiwyg = "true";
defparam \inst11|R1|dffs[13] .power_up = "low";
// synopsys translate_on

dffeas \inst11|R2|dffs[13] (
	.clk(\CLK~input_o ),
	.d(\inst16|$00000|auto_generated|l1_w13_n0_mux_dataout~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|DEMUX4|auto_generated|w_anode22w [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|R2|dffs [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|R2|dffs[13] .is_wysiwyg = "true";
defparam \inst11|R2|dffs[13] .power_up = "low";
// synopsys translate_on

dffeas \inst11|R3|dffs[13] (
	.clk(\CLK~input_o ),
	.d(\inst16|$00000|auto_generated|l1_w13_n0_mux_dataout~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|DEMUX4|auto_generated|w_anode30w [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|R3|dffs [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|R3|dffs[13] .is_wysiwyg = "true";
defparam \inst11|R3|dffs[13] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst11|MUX4A|auto_generated|l2_w13_n0_mux_dataout~0 (
// Equation(s):
// \inst11|MUX4A|auto_generated|l2_w13_n0_mux_dataout~0_combout  = ( \inst7|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout  & ( \inst7|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout  & ( \inst11|R3|dffs [13] ) ) ) # ( 
// !\inst7|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout  & ( \inst7|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout  & ( \inst11|R2|dffs [13] ) ) ) # ( \inst7|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout  & ( 
// !\inst7|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout  & ( \inst11|R1|dffs [13] ) ) ) # ( !\inst7|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout  & ( !\inst7|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout  & ( \inst11|R0|dffs [13] ) ) )

	.dataa(!\inst11|R0|dffs [13]),
	.datab(!\inst11|R1|dffs [13]),
	.datac(!\inst11|R2|dffs [13]),
	.datad(!\inst11|R3|dffs [13]),
	.datae(!\inst7|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout ),
	.dataf(!\inst7|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|MUX4A|auto_generated|l2_w13_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|MUX4A|auto_generated|l2_w13_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst11|MUX4A|auto_generated|l2_w13_n0_mux_dataout~0 .lut_mask = 64'h555533330F0F00FF;
defparam \inst11|MUX4A|auto_generated|l2_w13_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst12|Add0~9 (
// Equation(s):
// \inst12|Add0~9_sumout  = SUM(( !\inst11|MUX4B|auto_generated|l2_w13_n0_mux_dataout~0_combout  $ (((!\inst|altsyncram_component|auto_generated|q_a [12]) # (\inst|altsyncram_component|auto_generated|q_a [13]))) ) + ( 
// (!\inst|altsyncram_component|auto_generated|q_a [13] & (((!\inst|altsyncram_component|auto_generated|q_a [12] & \inst|altsyncram_component|auto_generated|q_a [14])) # (\inst11|MUX4A|auto_generated|l2_w13_n0_mux_dataout~0_combout ))) ) + ( \inst12|Add0~14  
// ))
// \inst12|Add0~10  = CARRY(( !\inst11|MUX4B|auto_generated|l2_w13_n0_mux_dataout~0_combout  $ (((!\inst|altsyncram_component|auto_generated|q_a [12]) # (\inst|altsyncram_component|auto_generated|q_a [13]))) ) + ( 
// (!\inst|altsyncram_component|auto_generated|q_a [13] & (((!\inst|altsyncram_component|auto_generated|q_a [12] & \inst|altsyncram_component|auto_generated|q_a [14])) # (\inst11|MUX4A|auto_generated|l2_w13_n0_mux_dataout~0_combout ))) ) + ( \inst12|Add0~14  
// ))

	.dataa(!\inst|altsyncram_component|auto_generated|q_a [12]),
	.datab(!\inst|altsyncram_component|auto_generated|q_a [13]),
	.datac(!\inst|altsyncram_component|auto_generated|q_a [14]),
	.datad(!\inst11|MUX4B|auto_generated|l2_w13_n0_mux_dataout~0_combout ),
	.datae(gnd),
	.dataf(!\inst11|MUX4A|auto_generated|l2_w13_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(\inst12|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst12|Add0~9_sumout ),
	.cout(\inst12|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \inst12|Add0~9 .extended_lut = "off";
defparam \inst12|Add0~9 .lut_mask = 64'h0000F733000044BB;
defparam \inst12|Add0~9 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst12|Add0~5 (
// Equation(s):
// \inst12|Add0~5_sumout  = SUM(( !\inst11|MUX4B|auto_generated|l2_w14_n0_mux_dataout~0_combout  $ (((!\inst|altsyncram_component|auto_generated|q_a [12]) # (\inst|altsyncram_component|auto_generated|q_a [13]))) ) + ( 
// (!\inst|altsyncram_component|auto_generated|q_a [13] & (((!\inst|altsyncram_component|auto_generated|q_a [12] & \inst|altsyncram_component|auto_generated|q_a [14])) # (\inst11|MUX4A|auto_generated|l2_w14_n0_mux_dataout~0_combout ))) ) + ( \inst12|Add0~10  
// ))
// \inst12|Add0~6  = CARRY(( !\inst11|MUX4B|auto_generated|l2_w14_n0_mux_dataout~0_combout  $ (((!\inst|altsyncram_component|auto_generated|q_a [12]) # (\inst|altsyncram_component|auto_generated|q_a [13]))) ) + ( 
// (!\inst|altsyncram_component|auto_generated|q_a [13] & (((!\inst|altsyncram_component|auto_generated|q_a [12] & \inst|altsyncram_component|auto_generated|q_a [14])) # (\inst11|MUX4A|auto_generated|l2_w14_n0_mux_dataout~0_combout ))) ) + ( \inst12|Add0~10  
// ))

	.dataa(!\inst|altsyncram_component|auto_generated|q_a [12]),
	.datab(!\inst|altsyncram_component|auto_generated|q_a [13]),
	.datac(!\inst|altsyncram_component|auto_generated|q_a [14]),
	.datad(!\inst11|MUX4B|auto_generated|l2_w14_n0_mux_dataout~0_combout ),
	.datae(gnd),
	.dataf(!\inst11|MUX4A|auto_generated|l2_w14_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(\inst12|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst12|Add0~5_sumout ),
	.cout(\inst12|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \inst12|Add0~5 .extended_lut = "off";
defparam \inst12|Add0~5 .lut_mask = 64'h0000F733000044BB;
defparam \inst12|Add0~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst12|Add0~1 (
// Equation(s):
// \inst12|Add0~1_sumout  = SUM(( !\inst11|MUX4B|auto_generated|l2_w15_n0_mux_dataout~0_combout  $ (((!\inst|altsyncram_component|auto_generated|q_a [12]) # (\inst|altsyncram_component|auto_generated|q_a [13]))) ) + ( 
// (!\inst|altsyncram_component|auto_generated|q_a [13] & (((!\inst|altsyncram_component|auto_generated|q_a [12] & \inst|altsyncram_component|auto_generated|q_a [14])) # (\inst11|MUX4A|auto_generated|l2_w15_n0_mux_dataout~0_combout ))) ) + ( \inst12|Add0~6  
// ))

	.dataa(!\inst|altsyncram_component|auto_generated|q_a [12]),
	.datab(!\inst|altsyncram_component|auto_generated|q_a [13]),
	.datac(!\inst|altsyncram_component|auto_generated|q_a [14]),
	.datad(!\inst11|MUX4B|auto_generated|l2_w15_n0_mux_dataout~0_combout ),
	.datae(gnd),
	.dataf(!\inst11|MUX4A|auto_generated|l2_w15_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(\inst12|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst12|Add0~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst12|Add0~1 .extended_lut = "off";
defparam \inst12|Add0~1 .lut_mask = 64'h0000F733000044BB;
defparam \inst12|Add0~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst1|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(\inst2|WrEn~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst11|R0|dffs [15]}),
	.portaaddr({\inst8|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout ,\inst8|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout ,\inst8|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout ,\inst8|$00000|auto_generated|l1_w7_n0_mux_dataout~0_combout ,
\inst8|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout ,\inst8|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout ,\inst8|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout ,\inst8|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout ,
\inst8|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout ,\inst8|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ,\inst8|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\inst15|Add0~41_sumout ,\inst15|Add0~37_sumout ,\inst15|Add0~33_sumout ,\inst15|Add0~29_sumout ,\inst15|Add0~25_sumout ,\inst15|Add0~21_sumout ,\inst15|Add0~17_sumout ,\inst15|Add0~13_sumout ,\inst15|Add0~9_sumout ,\inst15|Add0~5_sumout ,\inst15|Add0~1_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout(\inst1|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "data_mem:inst1|altsyncram:altsyncram_component|altsyncram_i2q2:auto_generated|ALTSYNCRAM";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a15 .mixed_port_feed_through_mode = "dont_care";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "bidir_dual_port";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 11;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 2047;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 2048;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 16;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 11;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_in_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a15 .port_b_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a15 .port_b_first_bit_number = 15;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a15 .port_b_last_address = 2047;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a15 .port_b_logical_ram_depth = 2048;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a15 .port_b_logical_ram_width = 16;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a15 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a15 .port_b_read_enable_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a15 .port_b_write_enable_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M20K";
// synopsys translate_on

cyclonev_lcell_comb \inst16|$00000|auto_generated|l1_w15_n0_mux_dataout~0 (
// Equation(s):
// \inst16|$00000|auto_generated|l1_w15_n0_mux_dataout~0_combout  = ( \inst1|altsyncram_component|auto_generated|q_b [15] & ( \inst12|ldr~combout  ) ) # ( \inst1|altsyncram_component|auto_generated|q_b [15] & ( !\inst12|ldr~combout  & ( 
// (!\inst12|Mux0~0_combout  & (((\inst12|Add0~1_sumout )))) # (\inst12|Mux0~0_combout  & (\inst11|MUX4A|auto_generated|l2_w15_n0_mux_dataout~0_combout  & ((!\inst12|Mux11~0_combout )))) ) ) ) # ( !\inst1|altsyncram_component|auto_generated|q_b [15] & ( 
// !\inst12|ldr~combout  & ( (!\inst12|Mux0~0_combout  & (((\inst12|Add0~1_sumout )))) # (\inst12|Mux0~0_combout  & (\inst11|MUX4A|auto_generated|l2_w15_n0_mux_dataout~0_combout  & ((!\inst12|Mux11~0_combout )))) ) ) )

	.dataa(!\inst11|MUX4A|auto_generated|l2_w15_n0_mux_dataout~0_combout ),
	.datab(!\inst12|Add0~1_sumout ),
	.datac(!\inst12|Mux0~0_combout ),
	.datad(!\inst12|Mux11~0_combout ),
	.datae(!\inst1|altsyncram_component|auto_generated|q_b [15]),
	.dataf(!\inst12|ldr~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst16|$00000|auto_generated|l1_w15_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst16|$00000|auto_generated|l1_w15_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst16|$00000|auto_generated|l1_w15_n0_mux_dataout~0 .lut_mask = 64'h353035300000FFFF;
defparam \inst16|$00000|auto_generated|l1_w15_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inst11|R1|dffs[15] (
	.clk(\CLK~input_o ),
	.d(\inst16|$00000|auto_generated|l1_w15_n0_mux_dataout~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|DEMUX4|auto_generated|w_anode14w [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|R1|dffs [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|R1|dffs[15] .is_wysiwyg = "true";
defparam \inst11|R1|dffs[15] .power_up = "low";
// synopsys translate_on

dffeas \inst11|R2|dffs[15] (
	.clk(\CLK~input_o ),
	.d(\inst16|$00000|auto_generated|l1_w15_n0_mux_dataout~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|DEMUX4|auto_generated|w_anode22w [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|R2|dffs [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|R2|dffs[15] .is_wysiwyg = "true";
defparam \inst11|R2|dffs[15] .power_up = "low";
// synopsys translate_on

dffeas \inst11|R3|dffs[15] (
	.clk(\CLK~input_o ),
	.d(\inst16|$00000|auto_generated|l1_w15_n0_mux_dataout~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|DEMUX4|auto_generated|w_anode30w [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|R3|dffs [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|R3|dffs[15] .is_wysiwyg = "true";
defparam \inst11|R3|dffs[15] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst11|MUX4B|auto_generated|l2_w15_n0_mux_dataout~0 (
// Equation(s):
// \inst11|MUX4B|auto_generated|l2_w15_n0_mux_dataout~0_combout  = ( \inst|altsyncram_component|auto_generated|q_a [0] & ( \inst|altsyncram_component|auto_generated|q_a [1] & ( \inst11|R3|dffs [15] ) ) ) # ( !\inst|altsyncram_component|auto_generated|q_a [0] 
// & ( \inst|altsyncram_component|auto_generated|q_a [1] & ( \inst11|R2|dffs [15] ) ) ) # ( \inst|altsyncram_component|auto_generated|q_a [0] & ( !\inst|altsyncram_component|auto_generated|q_a [1] & ( \inst11|R1|dffs [15] ) ) ) # ( 
// !\inst|altsyncram_component|auto_generated|q_a [0] & ( !\inst|altsyncram_component|auto_generated|q_a [1] & ( \inst11|R0|dffs [15] ) ) )

	.dataa(!\inst11|R0|dffs [15]),
	.datab(!\inst11|R1|dffs [15]),
	.datac(!\inst11|R2|dffs [15]),
	.datad(!\inst11|R3|dffs [15]),
	.datae(!\inst|altsyncram_component|auto_generated|q_a [0]),
	.dataf(!\inst|altsyncram_component|auto_generated|q_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|MUX4B|auto_generated|l2_w15_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|MUX4B|auto_generated|l2_w15_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst11|MUX4B|auto_generated|l2_w15_n0_mux_dataout~0 .lut_mask = 64'h555533330F0F00FF;
defparam \inst11|MUX4B|auto_generated|l2_w15_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst12|Mux1~0 (
// Equation(s):
// \inst12|Mux1~0_combout  = (!\inst12|Mux11~0_combout  & ((\inst11|MUX4A|auto_generated|l2_w14_n0_mux_dataout~0_combout ))) # (\inst12|Mux11~0_combout  & (\inst11|MUX4B|auto_generated|l2_w15_n0_mux_dataout~0_combout ))

	.dataa(!\inst11|MUX4B|auto_generated|l2_w15_n0_mux_dataout~0_combout ),
	.datab(!\inst11|MUX4A|auto_generated|l2_w14_n0_mux_dataout~0_combout ),
	.datac(!\inst12|Mux11~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst12|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst12|Mux1~0 .extended_lut = "off";
defparam \inst12|Mux1~0 .lut_mask = 64'h3535353535353535;
defparam \inst12|Mux1~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst1|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(\inst2|WrEn~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst11|R0|dffs [14]}),
	.portaaddr({\inst8|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout ,\inst8|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout ,\inst8|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout ,\inst8|$00000|auto_generated|l1_w7_n0_mux_dataout~0_combout ,
\inst8|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout ,\inst8|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout ,\inst8|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout ,\inst8|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout ,
\inst8|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout ,\inst8|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ,\inst8|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\inst15|Add0~41_sumout ,\inst15|Add0~37_sumout ,\inst15|Add0~33_sumout ,\inst15|Add0~29_sumout ,\inst15|Add0~25_sumout ,\inst15|Add0~21_sumout ,\inst15|Add0~17_sumout ,\inst15|Add0~13_sumout ,\inst15|Add0~9_sumout ,\inst15|Add0~5_sumout ,\inst15|Add0~1_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout(\inst1|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "data_mem:inst1|altsyncram:altsyncram_component|altsyncram_i2q2:auto_generated|ALTSYNCRAM";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a14 .mixed_port_feed_through_mode = "dont_care";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "bidir_dual_port";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 11;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 2047;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 2048;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 16;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 11;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_in_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a14 .port_b_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a14 .port_b_first_bit_number = 14;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a14 .port_b_last_address = 2047;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a14 .port_b_logical_ram_depth = 2048;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a14 .port_b_logical_ram_width = 16;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a14 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a14 .port_b_read_enable_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a14 .port_b_write_enable_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M20K";
// synopsys translate_on

cyclonev_lcell_comb \inst16|$00000|auto_generated|l1_w14_n0_mux_dataout~0 (
// Equation(s):
// \inst16|$00000|auto_generated|l1_w14_n0_mux_dataout~0_combout  = ( \inst12|ldr~combout  & ( \inst1|altsyncram_component|auto_generated|q_b [14] ) ) # ( !\inst12|ldr~combout  & ( (!\inst12|Mux0~0_combout  & (\inst12|Add0~5_sumout )) # 
// (\inst12|Mux0~0_combout  & ((\inst12|Mux1~0_combout ))) ) )

	.dataa(!\inst12|Mux0~0_combout ),
	.datab(!\inst12|Add0~5_sumout ),
	.datac(!\inst12|Mux1~0_combout ),
	.datad(!\inst1|altsyncram_component|auto_generated|q_b [14]),
	.datae(!\inst12|ldr~combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst16|$00000|auto_generated|l1_w14_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst16|$00000|auto_generated|l1_w14_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst16|$00000|auto_generated|l1_w14_n0_mux_dataout~0 .lut_mask = 64'h272700FF272700FF;
defparam \inst16|$00000|auto_generated|l1_w14_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inst11|R1|dffs[14] (
	.clk(\CLK~input_o ),
	.d(\inst16|$00000|auto_generated|l1_w14_n0_mux_dataout~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|DEMUX4|auto_generated|w_anode14w [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|R1|dffs [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|R1|dffs[14] .is_wysiwyg = "true";
defparam \inst11|R1|dffs[14] .power_up = "low";
// synopsys translate_on

dffeas \inst11|R2|dffs[14] (
	.clk(\CLK~input_o ),
	.d(\inst16|$00000|auto_generated|l1_w14_n0_mux_dataout~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|DEMUX4|auto_generated|w_anode22w [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|R2|dffs [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|R2|dffs[14] .is_wysiwyg = "true";
defparam \inst11|R2|dffs[14] .power_up = "low";
// synopsys translate_on

dffeas \inst11|R3|dffs[14] (
	.clk(\CLK~input_o ),
	.d(\inst16|$00000|auto_generated|l1_w14_n0_mux_dataout~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|DEMUX4|auto_generated|w_anode30w [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|R3|dffs [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|R3|dffs[14] .is_wysiwyg = "true";
defparam \inst11|R3|dffs[14] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst11|MUX4B|auto_generated|l2_w14_n0_mux_dataout~0 (
// Equation(s):
// \inst11|MUX4B|auto_generated|l2_w14_n0_mux_dataout~0_combout  = ( \inst|altsyncram_component|auto_generated|q_a [0] & ( \inst|altsyncram_component|auto_generated|q_a [1] & ( \inst11|R3|dffs [14] ) ) ) # ( !\inst|altsyncram_component|auto_generated|q_a [0] 
// & ( \inst|altsyncram_component|auto_generated|q_a [1] & ( \inst11|R2|dffs [14] ) ) ) # ( \inst|altsyncram_component|auto_generated|q_a [0] & ( !\inst|altsyncram_component|auto_generated|q_a [1] & ( \inst11|R1|dffs [14] ) ) ) # ( 
// !\inst|altsyncram_component|auto_generated|q_a [0] & ( !\inst|altsyncram_component|auto_generated|q_a [1] & ( \inst11|R0|dffs [14] ) ) )

	.dataa(!\inst11|R0|dffs [14]),
	.datab(!\inst11|R1|dffs [14]),
	.datac(!\inst11|R2|dffs [14]),
	.datad(!\inst11|R3|dffs [14]),
	.datae(!\inst|altsyncram_component|auto_generated|q_a [0]),
	.dataf(!\inst|altsyncram_component|auto_generated|q_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|MUX4B|auto_generated|l2_w14_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|MUX4B|auto_generated|l2_w14_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst11|MUX4B|auto_generated|l2_w14_n0_mux_dataout~0 .lut_mask = 64'h555533330F0F00FF;
defparam \inst11|MUX4B|auto_generated|l2_w14_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst12|Mux2~0 (
// Equation(s):
// \inst12|Mux2~0_combout  = (!\inst12|Mux11~0_combout  & ((\inst11|MUX4A|auto_generated|l2_w13_n0_mux_dataout~0_combout ))) # (\inst12|Mux11~0_combout  & (\inst11|MUX4B|auto_generated|l2_w14_n0_mux_dataout~0_combout ))

	.dataa(!\inst11|MUX4B|auto_generated|l2_w14_n0_mux_dataout~0_combout ),
	.datab(!\inst11|MUX4A|auto_generated|l2_w13_n0_mux_dataout~0_combout ),
	.datac(!\inst12|Mux11~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst12|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst12|Mux2~0 .extended_lut = "off";
defparam \inst12|Mux2~0 .lut_mask = 64'h3535353535353535;
defparam \inst12|Mux2~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst16|$00000|auto_generated|l1_w13_n0_mux_dataout~0 (
// Equation(s):
// \inst16|$00000|auto_generated|l1_w13_n0_mux_dataout~0_combout  = ( \inst12|ldr~combout  & ( \inst1|altsyncram_component|auto_generated|q_b [13] ) ) # ( !\inst12|ldr~combout  & ( (!\inst12|Mux0~0_combout  & (\inst12|Add0~9_sumout )) # 
// (\inst12|Mux0~0_combout  & ((\inst12|Mux2~0_combout ))) ) )

	.dataa(!\inst12|Mux0~0_combout ),
	.datab(!\inst12|Add0~9_sumout ),
	.datac(!\inst12|Mux2~0_combout ),
	.datad(!\inst1|altsyncram_component|auto_generated|q_b [13]),
	.datae(!\inst12|ldr~combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst16|$00000|auto_generated|l1_w13_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst16|$00000|auto_generated|l1_w13_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst16|$00000|auto_generated|l1_w13_n0_mux_dataout~0 .lut_mask = 64'h272700FF272700FF;
defparam \inst16|$00000|auto_generated|l1_w13_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst2|acc_load (
// Equation(s):
// \inst2|acc_load~combout  = (!\inst9|inst2|dffs [2]) # (!\inst2|e~0_combout )

	.dataa(!\inst9|inst2|dffs [2]),
	.datab(!\inst2|e~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst2|acc_load~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst2|acc_load .extended_lut = "off";
defparam \inst2|acc_load .lut_mask = 64'hEEEEEEEEEEEEEEEE;
defparam \inst2|acc_load .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst11|DEMUX4|auto_generated|w_anode1w[2]~0 (
// Equation(s):
// \inst11|DEMUX4|auto_generated|w_anode1w[2]~0_combout  = ( \inst12|ldr~combout  & ( (!\inst7|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout  & (((\inst|altsyncram_component|auto_generated|q_a [15] & \inst9|inst2|dffs [1])) # (\inst9|inst2|dffs [2]))) 
// ) ) # ( !\inst12|ldr~combout  & ( (\inst|altsyncram_component|auto_generated|q_a [15] & (!\inst7|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout  & \inst9|inst2|dffs [1])) ) )

	.dataa(!\inst|altsyncram_component|auto_generated|q_a [15]),
	.datab(!\inst7|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout ),
	.datac(!\inst9|inst2|dffs [2]),
	.datad(!\inst9|inst2|dffs [1]),
	.datae(!\inst12|ldr~combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|DEMUX4|auto_generated|w_anode1w[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|DEMUX4|auto_generated|w_anode1w[2]~0 .extended_lut = "off";
defparam \inst11|DEMUX4|auto_generated|w_anode1w[2]~0 .lut_mask = 64'h00440C4C00440C4C;
defparam \inst11|DEMUX4|auto_generated|w_anode1w[2]~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst11|G1 (
// Equation(s):
// \inst11|G1~combout  = (!\inst2|acc_load~combout ) # ((!\inst7|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout  & \inst11|DEMUX4|auto_generated|w_anode1w[2]~0_combout ))

	.dataa(!\inst7|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ),
	.datab(!\inst2|acc_load~combout ),
	.datac(!\inst11|DEMUX4|auto_generated|w_anode1w[2]~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|G1~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|G1 .extended_lut = "off";
defparam \inst11|G1 .lut_mask = 64'hCECECECECECECECE;
defparam \inst11|G1 .shared_arith = "off";
// synopsys translate_on

dffeas \inst11|R0|dffs[13] (
	.clk(\CLK~input_o ),
	.d(\inst1|altsyncram_component|auto_generated|q_a [13]),
	.asdata(\inst16|$00000|auto_generated|l1_w13_n0_mux_dataout~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst2|acc_load~combout ),
	.ena(\inst11|G1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|R0|dffs [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|R0|dffs[13] .is_wysiwyg = "true";
defparam \inst11|R0|dffs[13] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst11|MUX4B|auto_generated|l2_w13_n0_mux_dataout~0 (
// Equation(s):
// \inst11|MUX4B|auto_generated|l2_w13_n0_mux_dataout~0_combout  = ( \inst|altsyncram_component|auto_generated|q_a [0] & ( \inst|altsyncram_component|auto_generated|q_a [1] & ( \inst11|R3|dffs [13] ) ) ) # ( !\inst|altsyncram_component|auto_generated|q_a [0] 
// & ( \inst|altsyncram_component|auto_generated|q_a [1] & ( \inst11|R2|dffs [13] ) ) ) # ( \inst|altsyncram_component|auto_generated|q_a [0] & ( !\inst|altsyncram_component|auto_generated|q_a [1] & ( \inst11|R1|dffs [13] ) ) ) # ( 
// !\inst|altsyncram_component|auto_generated|q_a [0] & ( !\inst|altsyncram_component|auto_generated|q_a [1] & ( \inst11|R0|dffs [13] ) ) )

	.dataa(!\inst11|R0|dffs [13]),
	.datab(!\inst11|R1|dffs [13]),
	.datac(!\inst11|R2|dffs [13]),
	.datad(!\inst11|R3|dffs [13]),
	.datae(!\inst|altsyncram_component|auto_generated|q_a [0]),
	.dataf(!\inst|altsyncram_component|auto_generated|q_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|MUX4B|auto_generated|l2_w13_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|MUX4B|auto_generated|l2_w13_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst11|MUX4B|auto_generated|l2_w13_n0_mux_dataout~0 .lut_mask = 64'h555533330F0F00FF;
defparam \inst11|MUX4B|auto_generated|l2_w13_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst12|Mux3~0 (
// Equation(s):
// \inst12|Mux3~0_combout  = (!\inst12|Mux11~0_combout  & ((\inst11|MUX4A|auto_generated|l2_w12_n0_mux_dataout~0_combout ))) # (\inst12|Mux11~0_combout  & (\inst11|MUX4B|auto_generated|l2_w13_n0_mux_dataout~0_combout ))

	.dataa(!\inst11|MUX4B|auto_generated|l2_w13_n0_mux_dataout~0_combout ),
	.datab(!\inst11|MUX4A|auto_generated|l2_w12_n0_mux_dataout~0_combout ),
	.datac(!\inst12|Mux11~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst12|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst12|Mux3~0 .extended_lut = "off";
defparam \inst12|Mux3~0 .lut_mask = 64'h3535353535353535;
defparam \inst12|Mux3~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst16|$00000|auto_generated|l1_w12_n0_mux_dataout~0 (
// Equation(s):
// \inst16|$00000|auto_generated|l1_w12_n0_mux_dataout~0_combout  = ( \inst12|ldr~combout  & ( \inst1|altsyncram_component|auto_generated|q_b [12] ) ) # ( !\inst12|ldr~combout  & ( (!\inst12|Mux0~0_combout  & (\inst12|Add0~13_sumout )) # 
// (\inst12|Mux0~0_combout  & ((\inst12|Mux3~0_combout ))) ) )

	.dataa(!\inst12|Mux0~0_combout ),
	.datab(!\inst12|Add0~13_sumout ),
	.datac(!\inst12|Mux3~0_combout ),
	.datad(!\inst1|altsyncram_component|auto_generated|q_b [12]),
	.datae(!\inst12|ldr~combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst16|$00000|auto_generated|l1_w12_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst16|$00000|auto_generated|l1_w12_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst16|$00000|auto_generated|l1_w12_n0_mux_dataout~0 .lut_mask = 64'h272700FF272700FF;
defparam \inst16|$00000|auto_generated|l1_w12_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inst11|R0|dffs[12] (
	.clk(\CLK~input_o ),
	.d(\inst1|altsyncram_component|auto_generated|q_a [12]),
	.asdata(\inst16|$00000|auto_generated|l1_w12_n0_mux_dataout~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst2|acc_load~combout ),
	.ena(\inst11|G1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|R0|dffs [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|R0|dffs[12] .is_wysiwyg = "true";
defparam \inst11|R0|dffs[12] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst11|MUX4B|auto_generated|l2_w12_n0_mux_dataout~0 (
// Equation(s):
// \inst11|MUX4B|auto_generated|l2_w12_n0_mux_dataout~0_combout  = ( \inst|altsyncram_component|auto_generated|q_a [0] & ( \inst|altsyncram_component|auto_generated|q_a [1] & ( \inst11|R3|dffs [12] ) ) ) # ( !\inst|altsyncram_component|auto_generated|q_a [0] 
// & ( \inst|altsyncram_component|auto_generated|q_a [1] & ( \inst11|R2|dffs [12] ) ) ) # ( \inst|altsyncram_component|auto_generated|q_a [0] & ( !\inst|altsyncram_component|auto_generated|q_a [1] & ( \inst11|R1|dffs [12] ) ) ) # ( 
// !\inst|altsyncram_component|auto_generated|q_a [0] & ( !\inst|altsyncram_component|auto_generated|q_a [1] & ( \inst11|R0|dffs [12] ) ) )

	.dataa(!\inst11|R0|dffs [12]),
	.datab(!\inst11|R1|dffs [12]),
	.datac(!\inst11|R2|dffs [12]),
	.datad(!\inst11|R3|dffs [12]),
	.datae(!\inst|altsyncram_component|auto_generated|q_a [0]),
	.dataf(!\inst|altsyncram_component|auto_generated|q_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|MUX4B|auto_generated|l2_w12_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|MUX4B|auto_generated|l2_w12_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst11|MUX4B|auto_generated|l2_w12_n0_mux_dataout~0 .lut_mask = 64'h555533330F0F00FF;
defparam \inst11|MUX4B|auto_generated|l2_w12_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst12|Mux4~0 (
// Equation(s):
// \inst12|Mux4~0_combout  = (!\inst12|Mux11~0_combout  & ((\inst11|MUX4A|auto_generated|l2_w11_n0_mux_dataout~0_combout ))) # (\inst12|Mux11~0_combout  & (\inst11|MUX4B|auto_generated|l2_w12_n0_mux_dataout~0_combout ))

	.dataa(!\inst11|MUX4B|auto_generated|l2_w12_n0_mux_dataout~0_combout ),
	.datab(!\inst11|MUX4A|auto_generated|l2_w11_n0_mux_dataout~0_combout ),
	.datac(!\inst12|Mux11~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst12|Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst12|Mux4~0 .extended_lut = "off";
defparam \inst12|Mux4~0 .lut_mask = 64'h3535353535353535;
defparam \inst12|Mux4~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst16|$00000|auto_generated|l1_w11_n0_mux_dataout~0 (
// Equation(s):
// \inst16|$00000|auto_generated|l1_w11_n0_mux_dataout~0_combout  = ( \inst12|ldr~combout  & ( \inst1|altsyncram_component|auto_generated|q_b [11] ) ) # ( !\inst12|ldr~combout  & ( (!\inst12|Mux0~0_combout  & (\inst12|Add0~17_sumout )) # 
// (\inst12|Mux0~0_combout  & ((\inst12|Mux4~0_combout ))) ) )

	.dataa(!\inst12|Mux0~0_combout ),
	.datab(!\inst12|Add0~17_sumout ),
	.datac(!\inst12|Mux4~0_combout ),
	.datad(!\inst1|altsyncram_component|auto_generated|q_b [11]),
	.datae(!\inst12|ldr~combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst16|$00000|auto_generated|l1_w11_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst16|$00000|auto_generated|l1_w11_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst16|$00000|auto_generated|l1_w11_n0_mux_dataout~0 .lut_mask = 64'h272700FF272700FF;
defparam \inst16|$00000|auto_generated|l1_w11_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inst11|R0|dffs[11] (
	.clk(\CLK~input_o ),
	.d(\inst1|altsyncram_component|auto_generated|q_a [11]),
	.asdata(\inst16|$00000|auto_generated|l1_w11_n0_mux_dataout~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst2|acc_load~combout ),
	.ena(\inst11|G1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|R0|dffs [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|R0|dffs[11] .is_wysiwyg = "true";
defparam \inst11|R0|dffs[11] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst11|MUX4B|auto_generated|l2_w11_n0_mux_dataout~0 (
// Equation(s):
// \inst11|MUX4B|auto_generated|l2_w11_n0_mux_dataout~0_combout  = ( \inst|altsyncram_component|auto_generated|q_a [0] & ( \inst|altsyncram_component|auto_generated|q_a [1] & ( \inst11|R3|dffs [11] ) ) ) # ( !\inst|altsyncram_component|auto_generated|q_a [0] 
// & ( \inst|altsyncram_component|auto_generated|q_a [1] & ( \inst11|R2|dffs [11] ) ) ) # ( \inst|altsyncram_component|auto_generated|q_a [0] & ( !\inst|altsyncram_component|auto_generated|q_a [1] & ( \inst11|R1|dffs [11] ) ) ) # ( 
// !\inst|altsyncram_component|auto_generated|q_a [0] & ( !\inst|altsyncram_component|auto_generated|q_a [1] & ( \inst11|R0|dffs [11] ) ) )

	.dataa(!\inst11|R0|dffs [11]),
	.datab(!\inst11|R1|dffs [11]),
	.datac(!\inst11|R2|dffs [11]),
	.datad(!\inst11|R3|dffs [11]),
	.datae(!\inst|altsyncram_component|auto_generated|q_a [0]),
	.dataf(!\inst|altsyncram_component|auto_generated|q_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|MUX4B|auto_generated|l2_w11_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|MUX4B|auto_generated|l2_w11_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst11|MUX4B|auto_generated|l2_w11_n0_mux_dataout~0 .lut_mask = 64'h555533330F0F00FF;
defparam \inst11|MUX4B|auto_generated|l2_w11_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst12|Mux5~0 (
// Equation(s):
// \inst12|Mux5~0_combout  = (!\inst12|Mux11~0_combout  & ((\inst11|MUX4A|auto_generated|l2_w10_n0_mux_dataout~0_combout ))) # (\inst12|Mux11~0_combout  & (\inst11|MUX4B|auto_generated|l2_w11_n0_mux_dataout~0_combout ))

	.dataa(!\inst11|MUX4B|auto_generated|l2_w11_n0_mux_dataout~0_combout ),
	.datab(!\inst11|MUX4A|auto_generated|l2_w10_n0_mux_dataout~0_combout ),
	.datac(!\inst12|Mux11~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst12|Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst12|Mux5~0 .extended_lut = "off";
defparam \inst12|Mux5~0 .lut_mask = 64'h3535353535353535;
defparam \inst12|Mux5~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst16|$00000|auto_generated|l1_w10_n0_mux_dataout~0 (
// Equation(s):
// \inst16|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout  = ( \inst12|ldr~combout  & ( \inst1|altsyncram_component|auto_generated|q_b [10] ) ) # ( !\inst12|ldr~combout  & ( (!\inst12|Mux0~0_combout  & (\inst12|Add0~21_sumout )) # 
// (\inst12|Mux0~0_combout  & ((\inst12|Mux5~0_combout ))) ) )

	.dataa(!\inst12|Mux0~0_combout ),
	.datab(!\inst12|Add0~21_sumout ),
	.datac(!\inst12|Mux5~0_combout ),
	.datad(!\inst1|altsyncram_component|auto_generated|q_b [10]),
	.datae(!\inst12|ldr~combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst16|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst16|$00000|auto_generated|l1_w10_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst16|$00000|auto_generated|l1_w10_n0_mux_dataout~0 .lut_mask = 64'h272700FF272700FF;
defparam \inst16|$00000|auto_generated|l1_w10_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inst11|R0|dffs[10] (
	.clk(\CLK~input_o ),
	.d(\inst1|altsyncram_component|auto_generated|q_a [10]),
	.asdata(\inst16|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst2|acc_load~combout ),
	.ena(\inst11|G1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|R0|dffs [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|R0|dffs[10] .is_wysiwyg = "true";
defparam \inst11|R0|dffs[10] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst8|$00000|auto_generated|l1_w10_n0_mux_dataout~0 (
// Equation(s):
// \inst8|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout  = ( \inst11|R0|dffs [10] & ( \inst|altsyncram_component|auto_generated|q_a [10] ) ) # ( !\inst11|R0|dffs [10] & ( \inst|altsyncram_component|auto_generated|q_a [10] & ( 
// ((!\inst|altsyncram_component|auto_generated|q_a [13]) # ((!\inst|altsyncram_component|auto_generated|q_a [14]) # (!\inst|altsyncram_component|auto_generated|q_a [15]))) # (\inst|altsyncram_component|auto_generated|q_a [12]) ) ) ) # ( \inst11|R0|dffs [10] 
// & ( !\inst|altsyncram_component|auto_generated|q_a [10] & ( (!\inst|altsyncram_component|auto_generated|q_a [12] & (\inst|altsyncram_component|auto_generated|q_a [13] & (\inst|altsyncram_component|auto_generated|q_a [14] & 
// \inst|altsyncram_component|auto_generated|q_a [15]))) ) ) )

	.dataa(!\inst|altsyncram_component|auto_generated|q_a [12]),
	.datab(!\inst|altsyncram_component|auto_generated|q_a [13]),
	.datac(!\inst|altsyncram_component|auto_generated|q_a [14]),
	.datad(!\inst|altsyncram_component|auto_generated|q_a [15]),
	.datae(!\inst11|R0|dffs [10]),
	.dataf(!\inst|altsyncram_component|auto_generated|q_a [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst8|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst8|$00000|auto_generated|l1_w10_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst8|$00000|auto_generated|l1_w10_n0_mux_dataout~0 .lut_mask = 64'h00000002FFFDFFFF;
defparam \inst8|$00000|auto_generated|l1_w10_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inst11|R0|dffs[9] (
	.clk(\CLK~input_o ),
	.d(\inst1|altsyncram_component|auto_generated|q_a [9]),
	.asdata(\inst16|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst2|acc_load~combout ),
	.ena(\inst11|G1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|R0|dffs [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|R0|dffs[9] .is_wysiwyg = "true";
defparam \inst11|R0|dffs[9] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst8|$00000|auto_generated|l1_w9_n0_mux_dataout~0 (
// Equation(s):
// \inst8|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout  = ( \inst11|R0|dffs [9] & ( \inst|altsyncram_component|auto_generated|q_a [9] ) ) # ( !\inst11|R0|dffs [9] & ( \inst|altsyncram_component|auto_generated|q_a [9] & ( 
// ((!\inst|altsyncram_component|auto_generated|q_a [13]) # ((!\inst|altsyncram_component|auto_generated|q_a [14]) # (!\inst|altsyncram_component|auto_generated|q_a [15]))) # (\inst|altsyncram_component|auto_generated|q_a [12]) ) ) ) # ( \inst11|R0|dffs [9] 
// & ( !\inst|altsyncram_component|auto_generated|q_a [9] & ( (!\inst|altsyncram_component|auto_generated|q_a [12] & (\inst|altsyncram_component|auto_generated|q_a [13] & (\inst|altsyncram_component|auto_generated|q_a [14] & 
// \inst|altsyncram_component|auto_generated|q_a [15]))) ) ) )

	.dataa(!\inst|altsyncram_component|auto_generated|q_a [12]),
	.datab(!\inst|altsyncram_component|auto_generated|q_a [13]),
	.datac(!\inst|altsyncram_component|auto_generated|q_a [14]),
	.datad(!\inst|altsyncram_component|auto_generated|q_a [15]),
	.datae(!\inst11|R0|dffs [9]),
	.dataf(!\inst|altsyncram_component|auto_generated|q_a [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst8|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst8|$00000|auto_generated|l1_w9_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst8|$00000|auto_generated|l1_w9_n0_mux_dataout~0 .lut_mask = 64'h00000002FFFDFFFF;
defparam \inst8|$00000|auto_generated|l1_w9_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inst11|R0|dffs[8] (
	.clk(\CLK~input_o ),
	.d(\inst1|altsyncram_component|auto_generated|q_a [8]),
	.asdata(\inst16|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst2|acc_load~combout ),
	.ena(\inst11|G1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|R0|dffs [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|R0|dffs[8] .is_wysiwyg = "true";
defparam \inst11|R0|dffs[8] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst8|$00000|auto_generated|l1_w8_n0_mux_dataout~0 (
// Equation(s):
// \inst8|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout  = ( \inst11|R0|dffs [8] & ( \inst|altsyncram_component|auto_generated|q_a [8] ) ) # ( !\inst11|R0|dffs [8] & ( \inst|altsyncram_component|auto_generated|q_a [8] & ( 
// ((!\inst|altsyncram_component|auto_generated|q_a [13]) # ((!\inst|altsyncram_component|auto_generated|q_a [14]) # (!\inst|altsyncram_component|auto_generated|q_a [15]))) # (\inst|altsyncram_component|auto_generated|q_a [12]) ) ) ) # ( \inst11|R0|dffs [8] 
// & ( !\inst|altsyncram_component|auto_generated|q_a [8] & ( (!\inst|altsyncram_component|auto_generated|q_a [12] & (\inst|altsyncram_component|auto_generated|q_a [13] & (\inst|altsyncram_component|auto_generated|q_a [14] & 
// \inst|altsyncram_component|auto_generated|q_a [15]))) ) ) )

	.dataa(!\inst|altsyncram_component|auto_generated|q_a [12]),
	.datab(!\inst|altsyncram_component|auto_generated|q_a [13]),
	.datac(!\inst|altsyncram_component|auto_generated|q_a [14]),
	.datad(!\inst|altsyncram_component|auto_generated|q_a [15]),
	.datae(!\inst11|R0|dffs [8]),
	.dataf(!\inst|altsyncram_component|auto_generated|q_a [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst8|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst8|$00000|auto_generated|l1_w8_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst8|$00000|auto_generated|l1_w8_n0_mux_dataout~0 .lut_mask = 64'h00000002FFFDFFFF;
defparam \inst8|$00000|auto_generated|l1_w8_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inst11|R0|dffs[7] (
	.clk(\CLK~input_o ),
	.d(\inst1|altsyncram_component|auto_generated|q_a [7]),
	.asdata(\inst16|$00000|auto_generated|l1_w7_n0_mux_dataout~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst2|acc_load~combout ),
	.ena(\inst11|G1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|R0|dffs [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|R0|dffs[7] .is_wysiwyg = "true";
defparam \inst11|R0|dffs[7] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst8|$00000|auto_generated|l1_w7_n0_mux_dataout~0 (
// Equation(s):
// \inst8|$00000|auto_generated|l1_w7_n0_mux_dataout~0_combout  = ( \inst11|R0|dffs [7] & ( \inst|altsyncram_component|auto_generated|q_a [7] ) ) # ( !\inst11|R0|dffs [7] & ( \inst|altsyncram_component|auto_generated|q_a [7] & ( 
// ((!\inst|altsyncram_component|auto_generated|q_a [13]) # ((!\inst|altsyncram_component|auto_generated|q_a [14]) # (!\inst|altsyncram_component|auto_generated|q_a [15]))) # (\inst|altsyncram_component|auto_generated|q_a [12]) ) ) ) # ( \inst11|R0|dffs [7] 
// & ( !\inst|altsyncram_component|auto_generated|q_a [7] & ( (!\inst|altsyncram_component|auto_generated|q_a [12] & (\inst|altsyncram_component|auto_generated|q_a [13] & (\inst|altsyncram_component|auto_generated|q_a [14] & 
// \inst|altsyncram_component|auto_generated|q_a [15]))) ) ) )

	.dataa(!\inst|altsyncram_component|auto_generated|q_a [12]),
	.datab(!\inst|altsyncram_component|auto_generated|q_a [13]),
	.datac(!\inst|altsyncram_component|auto_generated|q_a [14]),
	.datad(!\inst|altsyncram_component|auto_generated|q_a [15]),
	.datae(!\inst11|R0|dffs [7]),
	.dataf(!\inst|altsyncram_component|auto_generated|q_a [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst8|$00000|auto_generated|l1_w7_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst8|$00000|auto_generated|l1_w7_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst8|$00000|auto_generated|l1_w7_n0_mux_dataout~0 .lut_mask = 64'h00000002FFFDFFFF;
defparam \inst8|$00000|auto_generated|l1_w7_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inst11|R0|dffs[6] (
	.clk(\CLK~input_o ),
	.d(\inst1|altsyncram_component|auto_generated|q_a [6]),
	.asdata(\inst16|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst2|acc_load~combout ),
	.ena(\inst11|G1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|R0|dffs [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|R0|dffs[6] .is_wysiwyg = "true";
defparam \inst11|R0|dffs[6] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst8|$00000|auto_generated|l1_w6_n0_mux_dataout~0 (
// Equation(s):
// \inst8|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout  = ( \inst11|R0|dffs [6] & ( \inst|altsyncram_component|auto_generated|q_a [6] ) ) # ( !\inst11|R0|dffs [6] & ( \inst|altsyncram_component|auto_generated|q_a [6] & ( 
// ((!\inst|altsyncram_component|auto_generated|q_a [13]) # ((!\inst|altsyncram_component|auto_generated|q_a [14]) # (!\inst|altsyncram_component|auto_generated|q_a [15]))) # (\inst|altsyncram_component|auto_generated|q_a [12]) ) ) ) # ( \inst11|R0|dffs [6] 
// & ( !\inst|altsyncram_component|auto_generated|q_a [6] & ( (!\inst|altsyncram_component|auto_generated|q_a [12] & (\inst|altsyncram_component|auto_generated|q_a [13] & (\inst|altsyncram_component|auto_generated|q_a [14] & 
// \inst|altsyncram_component|auto_generated|q_a [15]))) ) ) )

	.dataa(!\inst|altsyncram_component|auto_generated|q_a [12]),
	.datab(!\inst|altsyncram_component|auto_generated|q_a [13]),
	.datac(!\inst|altsyncram_component|auto_generated|q_a [14]),
	.datad(!\inst|altsyncram_component|auto_generated|q_a [15]),
	.datae(!\inst11|R0|dffs [6]),
	.dataf(!\inst|altsyncram_component|auto_generated|q_a [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst8|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst8|$00000|auto_generated|l1_w6_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst8|$00000|auto_generated|l1_w6_n0_mux_dataout~0 .lut_mask = 64'h00000002FFFDFFFF;
defparam \inst8|$00000|auto_generated|l1_w6_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inst11|R0|dffs[5] (
	.clk(\CLK~input_o ),
	.d(\inst1|altsyncram_component|auto_generated|q_a [5]),
	.asdata(\inst16|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst2|acc_load~combout ),
	.ena(\inst11|G1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|R0|dffs [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|R0|dffs[5] .is_wysiwyg = "true";
defparam \inst11|R0|dffs[5] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst8|$00000|auto_generated|l1_w5_n0_mux_dataout~0 (
// Equation(s):
// \inst8|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout  = ( \inst11|R0|dffs [5] & ( \inst|altsyncram_component|auto_generated|q_a [5] ) ) # ( !\inst11|R0|dffs [5] & ( \inst|altsyncram_component|auto_generated|q_a [5] & ( 
// ((!\inst|altsyncram_component|auto_generated|q_a [13]) # ((!\inst|altsyncram_component|auto_generated|q_a [14]) # (!\inst|altsyncram_component|auto_generated|q_a [15]))) # (\inst|altsyncram_component|auto_generated|q_a [12]) ) ) ) # ( \inst11|R0|dffs [5] 
// & ( !\inst|altsyncram_component|auto_generated|q_a [5] & ( (!\inst|altsyncram_component|auto_generated|q_a [12] & (\inst|altsyncram_component|auto_generated|q_a [13] & (\inst|altsyncram_component|auto_generated|q_a [14] & 
// \inst|altsyncram_component|auto_generated|q_a [15]))) ) ) )

	.dataa(!\inst|altsyncram_component|auto_generated|q_a [12]),
	.datab(!\inst|altsyncram_component|auto_generated|q_a [13]),
	.datac(!\inst|altsyncram_component|auto_generated|q_a [14]),
	.datad(!\inst|altsyncram_component|auto_generated|q_a [15]),
	.datae(!\inst11|R0|dffs [5]),
	.dataf(!\inst|altsyncram_component|auto_generated|q_a [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst8|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst8|$00000|auto_generated|l1_w5_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst8|$00000|auto_generated|l1_w5_n0_mux_dataout~0 .lut_mask = 64'h00000002FFFDFFFF;
defparam \inst8|$00000|auto_generated|l1_w5_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inst11|R0|dffs[4] (
	.clk(\CLK~input_o ),
	.d(\inst1|altsyncram_component|auto_generated|q_a [4]),
	.asdata(\inst16|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst2|acc_load~combout ),
	.ena(\inst11|G1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|R0|dffs [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|R0|dffs[4] .is_wysiwyg = "true";
defparam \inst11|R0|dffs[4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst8|$00000|auto_generated|l1_w4_n0_mux_dataout~0 (
// Equation(s):
// \inst8|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout  = ( \inst11|R0|dffs [4] & ( \inst|altsyncram_component|auto_generated|q_a [4] ) ) # ( !\inst11|R0|dffs [4] & ( \inst|altsyncram_component|auto_generated|q_a [4] & ( 
// ((!\inst|altsyncram_component|auto_generated|q_a [13]) # ((!\inst|altsyncram_component|auto_generated|q_a [14]) # (!\inst|altsyncram_component|auto_generated|q_a [15]))) # (\inst|altsyncram_component|auto_generated|q_a [12]) ) ) ) # ( \inst11|R0|dffs [4] 
// & ( !\inst|altsyncram_component|auto_generated|q_a [4] & ( (!\inst|altsyncram_component|auto_generated|q_a [12] & (\inst|altsyncram_component|auto_generated|q_a [13] & (\inst|altsyncram_component|auto_generated|q_a [14] & 
// \inst|altsyncram_component|auto_generated|q_a [15]))) ) ) )

	.dataa(!\inst|altsyncram_component|auto_generated|q_a [12]),
	.datab(!\inst|altsyncram_component|auto_generated|q_a [13]),
	.datac(!\inst|altsyncram_component|auto_generated|q_a [14]),
	.datad(!\inst|altsyncram_component|auto_generated|q_a [15]),
	.datae(!\inst11|R0|dffs [4]),
	.dataf(!\inst|altsyncram_component|auto_generated|q_a [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst8|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst8|$00000|auto_generated|l1_w4_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst8|$00000|auto_generated|l1_w4_n0_mux_dataout~0 .lut_mask = 64'h00000002FFFDFFFF;
defparam \inst8|$00000|auto_generated|l1_w4_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inst11|R0|dffs[3] (
	.clk(\CLK~input_o ),
	.d(\inst1|altsyncram_component|auto_generated|q_a [3]),
	.asdata(\inst16|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst2|acc_load~combout ),
	.ena(\inst11|G1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|R0|dffs [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|R0|dffs[3] .is_wysiwyg = "true";
defparam \inst11|R0|dffs[3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst8|$00000|auto_generated|l1_w3_n0_mux_dataout~0 (
// Equation(s):
// \inst8|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout  = ( \inst|altsyncram_component|auto_generated|q_a [3] & ( \inst11|R0|dffs [3] ) ) # ( !\inst|altsyncram_component|auto_generated|q_a [3] & ( \inst11|R0|dffs [3] & ( 
// (!\inst|altsyncram_component|auto_generated|q_a [12] & (\inst|altsyncram_component|auto_generated|q_a [13] & (\inst|altsyncram_component|auto_generated|q_a [14] & \inst|altsyncram_component|auto_generated|q_a [15]))) ) ) ) # ( 
// \inst|altsyncram_component|auto_generated|q_a [3] & ( !\inst11|R0|dffs [3] & ( ((!\inst|altsyncram_component|auto_generated|q_a [13]) # ((!\inst|altsyncram_component|auto_generated|q_a [14]) # (!\inst|altsyncram_component|auto_generated|q_a [15]))) # 
// (\inst|altsyncram_component|auto_generated|q_a [12]) ) ) )

	.dataa(!\inst|altsyncram_component|auto_generated|q_a [12]),
	.datab(!\inst|altsyncram_component|auto_generated|q_a [13]),
	.datac(!\inst|altsyncram_component|auto_generated|q_a [14]),
	.datad(!\inst|altsyncram_component|auto_generated|q_a [15]),
	.datae(!\inst|altsyncram_component|auto_generated|q_a [3]),
	.dataf(!\inst11|R0|dffs [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst8|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst8|$00000|auto_generated|l1_w3_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst8|$00000|auto_generated|l1_w3_n0_mux_dataout~0 .lut_mask = 64'h0000FFFD0002FFFF;
defparam \inst8|$00000|auto_generated|l1_w3_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inst11|R0|dffs[2] (
	.clk(\CLK~input_o ),
	.d(\inst1|altsyncram_component|auto_generated|q_a [2]),
	.asdata(\inst16|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst2|acc_load~combout ),
	.ena(\inst11|G1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|R0|dffs [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|R0|dffs[2] .is_wysiwyg = "true";
defparam \inst11|R0|dffs[2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst8|$00000|auto_generated|l1_w2_n0_mux_dataout~0 (
// Equation(s):
// \inst8|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout  = ( \inst|altsyncram_component|auto_generated|q_a [2] & ( \inst11|R0|dffs [2] ) ) # ( !\inst|altsyncram_component|auto_generated|q_a [2] & ( \inst11|R0|dffs [2] & ( 
// (!\inst|altsyncram_component|auto_generated|q_a [12] & (\inst|altsyncram_component|auto_generated|q_a [13] & (\inst|altsyncram_component|auto_generated|q_a [14] & \inst|altsyncram_component|auto_generated|q_a [15]))) ) ) ) # ( 
// \inst|altsyncram_component|auto_generated|q_a [2] & ( !\inst11|R0|dffs [2] & ( ((!\inst|altsyncram_component|auto_generated|q_a [13]) # ((!\inst|altsyncram_component|auto_generated|q_a [14]) # (!\inst|altsyncram_component|auto_generated|q_a [15]))) # 
// (\inst|altsyncram_component|auto_generated|q_a [12]) ) ) )

	.dataa(!\inst|altsyncram_component|auto_generated|q_a [12]),
	.datab(!\inst|altsyncram_component|auto_generated|q_a [13]),
	.datac(!\inst|altsyncram_component|auto_generated|q_a [14]),
	.datad(!\inst|altsyncram_component|auto_generated|q_a [15]),
	.datae(!\inst|altsyncram_component|auto_generated|q_a [2]),
	.dataf(!\inst11|R0|dffs [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst8|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst8|$00000|auto_generated|l1_w2_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst8|$00000|auto_generated|l1_w2_n0_mux_dataout~0 .lut_mask = 64'h0000FFFD0002FFFF;
defparam \inst8|$00000|auto_generated|l1_w2_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inst11|R0|dffs[1] (
	.clk(\CLK~input_o ),
	.d(\inst1|altsyncram_component|auto_generated|q_a [1]),
	.asdata(\inst16|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst2|acc_load~combout ),
	.ena(\inst11|G1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|R0|dffs [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|R0|dffs[1] .is_wysiwyg = "true";
defparam \inst11|R0|dffs[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst8|$00000|auto_generated|l1_w1_n0_mux_dataout~0 (
// Equation(s):
// \inst8|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout  = ( \inst|altsyncram_component|auto_generated|q_a [15] & ( \inst11|R0|dffs [1] & ( ((!\inst|altsyncram_component|auto_generated|q_a [12] & (\inst|altsyncram_component|auto_generated|q_a [13] & 
// \inst|altsyncram_component|auto_generated|q_a [14]))) # (\inst|altsyncram_component|auto_generated|q_a [1]) ) ) ) # ( !\inst|altsyncram_component|auto_generated|q_a [15] & ( \inst11|R0|dffs [1] & ( \inst|altsyncram_component|auto_generated|q_a [1] ) ) ) # 
// ( \inst|altsyncram_component|auto_generated|q_a [15] & ( !\inst11|R0|dffs [1] & ( (\inst|altsyncram_component|auto_generated|q_a [1] & (((!\inst|altsyncram_component|auto_generated|q_a [13]) # (!\inst|altsyncram_component|auto_generated|q_a [14])) # 
// (\inst|altsyncram_component|auto_generated|q_a [12]))) ) ) ) # ( !\inst|altsyncram_component|auto_generated|q_a [15] & ( !\inst11|R0|dffs [1] & ( \inst|altsyncram_component|auto_generated|q_a [1] ) ) )

	.dataa(!\inst|altsyncram_component|auto_generated|q_a [12]),
	.datab(!\inst|altsyncram_component|auto_generated|q_a [13]),
	.datac(!\inst|altsyncram_component|auto_generated|q_a [14]),
	.datad(!\inst|altsyncram_component|auto_generated|q_a [1]),
	.datae(!\inst|altsyncram_component|auto_generated|q_a [15]),
	.dataf(!\inst11|R0|dffs [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst8|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst8|$00000|auto_generated|l1_w1_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst8|$00000|auto_generated|l1_w1_n0_mux_dataout~0 .lut_mask = 64'h00FF00FD00FF02FF;
defparam \inst8|$00000|auto_generated|l1_w1_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inst11|R0|dffs[0] (
	.clk(\CLK~input_o ),
	.d(\inst1|altsyncram_component|auto_generated|q_a [0]),
	.asdata(\inst16|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst2|acc_load~combout ),
	.ena(\inst11|G1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|R0|dffs [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|R0|dffs[0] .is_wysiwyg = "true";
defparam \inst11|R0|dffs[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst8|$00000|auto_generated|l1_w0_n0_mux_dataout~0 (
// Equation(s):
// \inst8|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout  = ( \inst|altsyncram_component|auto_generated|q_a [15] & ( \inst11|R0|dffs [0] & ( ((!\inst|altsyncram_component|auto_generated|q_a [12] & (\inst|altsyncram_component|auto_generated|q_a [13] & 
// \inst|altsyncram_component|auto_generated|q_a [14]))) # (\inst|altsyncram_component|auto_generated|q_a [0]) ) ) ) # ( !\inst|altsyncram_component|auto_generated|q_a [15] & ( \inst11|R0|dffs [0] & ( \inst|altsyncram_component|auto_generated|q_a [0] ) ) ) # 
// ( \inst|altsyncram_component|auto_generated|q_a [15] & ( !\inst11|R0|dffs [0] & ( (\inst|altsyncram_component|auto_generated|q_a [0] & (((!\inst|altsyncram_component|auto_generated|q_a [13]) # (!\inst|altsyncram_component|auto_generated|q_a [14])) # 
// (\inst|altsyncram_component|auto_generated|q_a [12]))) ) ) ) # ( !\inst|altsyncram_component|auto_generated|q_a [15] & ( !\inst11|R0|dffs [0] & ( \inst|altsyncram_component|auto_generated|q_a [0] ) ) )

	.dataa(!\inst|altsyncram_component|auto_generated|q_a [12]),
	.datab(!\inst|altsyncram_component|auto_generated|q_a [13]),
	.datac(!\inst|altsyncram_component|auto_generated|q_a [14]),
	.datad(!\inst|altsyncram_component|auto_generated|q_a [0]),
	.datae(!\inst|altsyncram_component|auto_generated|q_a [15]),
	.dataf(!\inst11|R0|dffs [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst8|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst8|$00000|auto_generated|l1_w0_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst8|$00000|auto_generated|l1_w0_n0_mux_dataout~0 .lut_mask = 64'h00FF00FD00FF02FF;
defparam \inst8|$00000|auto_generated|l1_w0_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inst11|R0|dffs[14] (
	.clk(\CLK~input_o ),
	.d(\inst1|altsyncram_component|auto_generated|q_a [14]),
	.asdata(\inst16|$00000|auto_generated|l1_w14_n0_mux_dataout~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst2|acc_load~combout ),
	.ena(\inst11|G1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|R0|dffs [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|R0|dffs[14] .is_wysiwyg = "true";
defparam \inst11|R0|dffs[14] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst11|MUX4A|auto_generated|l2_w14_n0_mux_dataout~0 (
// Equation(s):
// \inst11|MUX4A|auto_generated|l2_w14_n0_mux_dataout~0_combout  = ( \inst7|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout  & ( \inst7|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout  & ( \inst11|R3|dffs [14] ) ) ) # ( 
// !\inst7|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout  & ( \inst7|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout  & ( \inst11|R2|dffs [14] ) ) ) # ( \inst7|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout  & ( 
// !\inst7|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout  & ( \inst11|R1|dffs [14] ) ) ) # ( !\inst7|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout  & ( !\inst7|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout  & ( \inst11|R0|dffs [14] ) ) )

	.dataa(!\inst11|R0|dffs [14]),
	.datab(!\inst11|R1|dffs [14]),
	.datac(!\inst11|R2|dffs [14]),
	.datad(!\inst11|R3|dffs [14]),
	.datae(!\inst7|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout ),
	.dataf(!\inst7|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|MUX4A|auto_generated|l2_w14_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|MUX4A|auto_generated|l2_w14_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst11|MUX4A|auto_generated|l2_w14_n0_mux_dataout~0 .lut_mask = 64'h555533330F0F00FF;
defparam \inst11|MUX4A|auto_generated|l2_w14_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst2|pc_load~1 (
// Equation(s):
// \inst2|pc_load~1_combout  = ( !\inst11|MUX4A|auto_generated|l2_w11_n0_mux_dataout~0_combout  & ( (!\inst11|MUX4A|auto_generated|l2_w15_n0_mux_dataout~0_combout  & (!\inst11|MUX4A|auto_generated|l2_w14_n0_mux_dataout~0_combout  & 
// (!\inst11|MUX4A|auto_generated|l2_w13_n0_mux_dataout~0_combout  & !\inst11|MUX4A|auto_generated|l2_w12_n0_mux_dataout~0_combout ))) ) )

	.dataa(!\inst11|MUX4A|auto_generated|l2_w15_n0_mux_dataout~0_combout ),
	.datab(!\inst11|MUX4A|auto_generated|l2_w14_n0_mux_dataout~0_combout ),
	.datac(!\inst11|MUX4A|auto_generated|l2_w13_n0_mux_dataout~0_combout ),
	.datad(!\inst11|MUX4A|auto_generated|l2_w12_n0_mux_dataout~0_combout ),
	.datae(!\inst11|MUX4A|auto_generated|l2_w11_n0_mux_dataout~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst2|pc_load~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst2|pc_load~1 .extended_lut = "off";
defparam \inst2|pc_load~1 .lut_mask = 64'h8000000080000000;
defparam \inst2|pc_load~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst2|pc_load~2 (
// Equation(s):
// \inst2|pc_load~2_combout  = ( !\inst11|MUX4A|auto_generated|l2_w0_n0_mux_dataout~0_combout  & ( (!\inst|altsyncram_component|auto_generated|q_a [13] & (!\inst|altsyncram_component|auto_generated|q_a [14] & 
// (!\inst11|MUX4A|auto_generated|l2_w2_n0_mux_dataout~0_combout  & !\inst11|MUX4A|auto_generated|l2_w1_n0_mux_dataout~0_combout ))) ) )

	.dataa(!\inst|altsyncram_component|auto_generated|q_a [13]),
	.datab(!\inst|altsyncram_component|auto_generated|q_a [14]),
	.datac(!\inst11|MUX4A|auto_generated|l2_w2_n0_mux_dataout~0_combout ),
	.datad(!\inst11|MUX4A|auto_generated|l2_w1_n0_mux_dataout~0_combout ),
	.datae(!\inst11|MUX4A|auto_generated|l2_w0_n0_mux_dataout~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst2|pc_load~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst2|pc_load~2 .extended_lut = "off";
defparam \inst2|pc_load~2 .lut_mask = 64'h8000000080000000;
defparam \inst2|pc_load~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst2|pc_load~3 (
// Equation(s):
// \inst2|pc_load~3_combout  = ( !\inst11|MUX4A|auto_generated|l2_w5_n0_mux_dataout~0_combout  & ( (!\inst11|MUX4A|auto_generated|l2_w9_n0_mux_dataout~0_combout  & (!\inst11|MUX4A|auto_generated|l2_w8_n0_mux_dataout~0_combout  & 
// (!\inst11|MUX4A|auto_generated|l2_w7_n0_mux_dataout~0_combout  & !\inst11|MUX4A|auto_generated|l2_w6_n0_mux_dataout~0_combout ))) ) )

	.dataa(!\inst11|MUX4A|auto_generated|l2_w9_n0_mux_dataout~0_combout ),
	.datab(!\inst11|MUX4A|auto_generated|l2_w8_n0_mux_dataout~0_combout ),
	.datac(!\inst11|MUX4A|auto_generated|l2_w7_n0_mux_dataout~0_combout ),
	.datad(!\inst11|MUX4A|auto_generated|l2_w6_n0_mux_dataout~0_combout ),
	.datae(!\inst11|MUX4A|auto_generated|l2_w5_n0_mux_dataout~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst2|pc_load~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst2|pc_load~3 .extended_lut = "off";
defparam \inst2|pc_load~3 .lut_mask = 64'h8000000080000000;
defparam \inst2|pc_load~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst2|pc_load~4 (
// Equation(s):
// \inst2|pc_load~4_combout  = ( \inst2|pc_load~3_combout  & ( (!\inst11|MUX4A|auto_generated|l2_w10_n0_mux_dataout~0_combout  & (!\inst11|MUX4A|auto_generated|l2_w4_n0_mux_dataout~0_combout  & (!\inst11|MUX4A|auto_generated|l2_w3_n0_mux_dataout~0_combout  & 
// \inst2|pc_load~2_combout ))) ) )

	.dataa(!\inst11|MUX4A|auto_generated|l2_w10_n0_mux_dataout~0_combout ),
	.datab(!\inst11|MUX4A|auto_generated|l2_w4_n0_mux_dataout~0_combout ),
	.datac(!\inst11|MUX4A|auto_generated|l2_w3_n0_mux_dataout~0_combout ),
	.datad(!\inst2|pc_load~2_combout ),
	.datae(!\inst2|pc_load~3_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst2|pc_load~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst2|pc_load~4 .extended_lut = "off";
defparam \inst2|pc_load~4 .lut_mask = 64'h0000008000000080;
defparam \inst2|pc_load~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst2|pc_load~5 (
// Equation(s):
// \inst2|pc_load~5_combout  = ( \inst2|pc_load~4_combout  & ( (!\inst|altsyncram_component|auto_generated|q_a [15] & (\inst9|inst2|dffs [1] & ((\inst2|pc_load~1_combout ) # (\inst2|pc_load~0_combout )))) ) ) # ( !\inst2|pc_load~4_combout  & ( 
// (!\inst|altsyncram_component|auto_generated|q_a [15] & (\inst9|inst2|dffs [1] & \inst2|pc_load~0_combout )) ) )

	.dataa(!\inst|altsyncram_component|auto_generated|q_a [15]),
	.datab(!\inst9|inst2|dffs [1]),
	.datac(!\inst2|pc_load~0_combout ),
	.datad(!\inst2|pc_load~1_combout ),
	.datae(!\inst2|pc_load~4_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst2|pc_load~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst2|pc_load~5 .extended_lut = "off";
defparam \inst2|pc_load~5 .lut_mask = 64'h0202022202020222;
defparam \inst2|pc_load~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|auto_generated|_~0 (
// Equation(s):
// \inst3|auto_generated|_~0_combout  = ( \inst9|inst2|dffs [1] & ( (((!\inst|altsyncram_component|auto_generated|q_a [14]) # (\inst|altsyncram_component|auto_generated|q_a [15])) # (\inst|altsyncram_component|auto_generated|q_a [13])) # 
// (\inst|altsyncram_component|auto_generated|q_a [12]) ) )

	.dataa(!\inst|altsyncram_component|auto_generated|q_a [12]),
	.datab(!\inst|altsyncram_component|auto_generated|q_a [13]),
	.datac(!\inst|altsyncram_component|auto_generated|q_a [14]),
	.datad(!\inst|altsyncram_component|auto_generated|q_a [15]),
	.datae(!\inst9|inst2|dffs [1]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst3|auto_generated|_~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst3|auto_generated|_~0 .extended_lut = "off";
defparam \inst3|auto_generated|_~0 .lut_mask = 64'h0000F7FF0000F7FF;
defparam \inst3|auto_generated|_~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inst3|auto_generated|counter_reg_bit[10] (
	.clk(\CLK~input_o ),
	.d(\inst3|auto_generated|counter_comb_bita10~sumout ),
	.asdata(\inst17|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst2|pc_load~5_combout ),
	.ena(\inst3|auto_generated|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|auto_generated|counter_reg_bit [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|auto_generated|counter_reg_bit[10] .is_wysiwyg = "true";
defparam \inst3|auto_generated|counter_reg_bit[10] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \inst|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst3|auto_generated|counter_reg_bit [10],\inst3|auto_generated|counter_reg_bit [9],\inst3|auto_generated|counter_reg_bit [8],\inst3|auto_generated|counter_reg_bit [7],\inst3|auto_generated|counter_reg_bit [6],\inst3|auto_generated|counter_reg_bit [5],
\inst3|auto_generated|counter_reg_bit [4],\inst3|auto_generated|counter_reg_bit [3],\inst3|auto_generated|counter_reg_bit [2],\inst3|auto_generated|counter_reg_bit [1],\inst3|auto_generated|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "prog_mem:inst|altsyncram:altsyncram_component|altsyncram_i1o1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 11;
defparam \inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "clock0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 2047;
defparam \inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 2048;
defparam \inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 16;
defparam \inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 11;
defparam \inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \inst19|R4|dffs[9] (
	.clk(\CLK~input_o ),
	.d(\inst19|inst|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst19|DEMUX4|auto_generated|w_anode48w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst19|R4|dffs [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst19|R4|dffs[9] .is_wysiwyg = "true";
defparam \inst19|R4|dffs[9] .power_up = "low";
// synopsys translate_on

dffeas \inst19|R5|dffs[9] (
	.clk(\CLK~input_o ),
	.d(\inst19|inst|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst19|DEMUX4|auto_generated|w_anode58w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst19|R5|dffs [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst19|R5|dffs[9] .is_wysiwyg = "true";
defparam \inst19|R5|dffs[9] .power_up = "low";
// synopsys translate_on

dffeas \inst19|R6|dffs[9] (
	.clk(\CLK~input_o ),
	.d(\inst19|inst|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst19|DEMUX4|auto_generated|w_anode68w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst19|R6|dffs [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst19|R6|dffs[9] .is_wysiwyg = "true";
defparam \inst19|R6|dffs[9] .power_up = "low";
// synopsys translate_on

dffeas \inst19|R7|dffs[9] (
	.clk(\CLK~input_o ),
	.d(\inst19|inst|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst19|DEMUX4|auto_generated|w_anode78w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst19|R7|dffs [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst19|R7|dffs[9] .is_wysiwyg = "true";
defparam \inst19|R7|dffs[9] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst19|MUX4B|auto_generated|l3_w9_n0_mux_dataout~0 (
// Equation(s):
// \inst19|MUX4B|auto_generated|l3_w9_n0_mux_dataout~0_combout  = ( \inst19|inst3|Add2~0_combout  & ( \inst19|inst3|Add2~1_combout  & ( \inst19|R7|dffs [9] ) ) ) # ( !\inst19|inst3|Add2~0_combout  & ( \inst19|inst3|Add2~1_combout  & ( \inst19|R6|dffs [9] ) ) 
// ) # ( \inst19|inst3|Add2~0_combout  & ( !\inst19|inst3|Add2~1_combout  & ( \inst19|R5|dffs [9] ) ) ) # ( !\inst19|inst3|Add2~0_combout  & ( !\inst19|inst3|Add2~1_combout  & ( \inst19|R4|dffs [9] ) ) )

	.dataa(!\inst19|R4|dffs [9]),
	.datab(!\inst19|R5|dffs [9]),
	.datac(!\inst19|R6|dffs [9]),
	.datad(!\inst19|R7|dffs [9]),
	.datae(!\inst19|inst3|Add2~0_combout ),
	.dataf(!\inst19|inst3|Add2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst19|MUX4B|auto_generated|l3_w9_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst19|MUX4B|auto_generated|l3_w9_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst19|MUX4B|auto_generated|l3_w9_n0_mux_dataout~0 .lut_mask = 64'h555533330F0F00FF;
defparam \inst19|MUX4B|auto_generated|l3_w9_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inst19|R2|dffs[9] (
	.clk(\CLK~input_o ),
	.d(\inst19|inst|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst19|DEMUX4|auto_generated|w_anode28w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst19|R2|dffs [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst19|R2|dffs[9] .is_wysiwyg = "true";
defparam \inst19|R2|dffs[9] .power_up = "low";
// synopsys translate_on

dffeas \inst19|R3|dffs[9] (
	.clk(\CLK~input_o ),
	.d(\inst19|inst|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst19|DEMUX4|auto_generated|w_anode38w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst19|R3|dffs [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst19|R3|dffs[9] .is_wysiwyg = "true";
defparam \inst19|R3|dffs[9] .power_up = "low";
// synopsys translate_on

dffeas \inst19|R1|dffs[9] (
	.clk(\CLK~input_o ),
	.d(\inst19|inst|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst19|DEMUX4|auto_generated|w_anode18w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst19|R1|dffs [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst19|R1|dffs[9] .is_wysiwyg = "true";
defparam \inst19|R1|dffs[9] .power_up = "low";
// synopsys translate_on

dffeas \inst19|R0|dffs[9] (
	.clk(\CLK~input_o ),
	.d(\inst19|inst|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst19|DEMUX4|auto_generated|w_anode1w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst19|R0|dffs [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst19|R0|dffs[9] .is_wysiwyg = "true";
defparam \inst19|R0|dffs[9] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst19|MUX4B|auto_generated|l3_w9_n0_mux_dataout~1 (
// Equation(s):
// \inst19|MUX4B|auto_generated|l3_w9_n0_mux_dataout~1_combout  = ( \inst19|R1|dffs [9] & ( \inst19|R0|dffs [9] & ( (!\inst19|inst3|Add2~1_combout ) # ((!\inst19|inst3|Add2~0_combout  & (\inst19|R2|dffs [9])) # (\inst19|inst3|Add2~0_combout  & 
// ((\inst19|R3|dffs [9])))) ) ) ) # ( !\inst19|R1|dffs [9] & ( \inst19|R0|dffs [9] & ( (!\inst19|inst3|Add2~0_combout  & ((!\inst19|inst3|Add2~1_combout ) # ((\inst19|R2|dffs [9])))) # (\inst19|inst3|Add2~0_combout  & (\inst19|inst3|Add2~1_combout  & 
// ((\inst19|R3|dffs [9])))) ) ) ) # ( \inst19|R1|dffs [9] & ( !\inst19|R0|dffs [9] & ( (!\inst19|inst3|Add2~0_combout  & (\inst19|inst3|Add2~1_combout  & (\inst19|R2|dffs [9]))) # (\inst19|inst3|Add2~0_combout  & ((!\inst19|inst3|Add2~1_combout ) # 
// ((\inst19|R3|dffs [9])))) ) ) ) # ( !\inst19|R1|dffs [9] & ( !\inst19|R0|dffs [9] & ( (\inst19|inst3|Add2~1_combout  & ((!\inst19|inst3|Add2~0_combout  & (\inst19|R2|dffs [9])) # (\inst19|inst3|Add2~0_combout  & ((\inst19|R3|dffs [9]))))) ) ) )

	.dataa(!\inst19|inst3|Add2~0_combout ),
	.datab(!\inst19|inst3|Add2~1_combout ),
	.datac(!\inst19|R2|dffs [9]),
	.datad(!\inst19|R3|dffs [9]),
	.datae(!\inst19|R1|dffs [9]),
	.dataf(!\inst19|R0|dffs [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst19|MUX4B|auto_generated|l3_w9_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst19|MUX4B|auto_generated|l3_w9_n0_mux_dataout~1 .extended_lut = "off";
defparam \inst19|MUX4B|auto_generated|l3_w9_n0_mux_dataout~1 .lut_mask = 64'h021346578A9BCEDF;
defparam \inst19|MUX4B|auto_generated|l3_w9_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst17|$00000|auto_generated|l1_w9_n0_mux_dataout~0 (
// Equation(s):
// \inst17|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout  = ( \inst19|MUX4B|auto_generated|l3_w9_n0_mux_dataout~1_combout  & ( (!\inst2|stack_mux~0_combout  & (\inst|altsyncram_component|auto_generated|q_a [9])) # (\inst2|stack_mux~0_combout  & 
// (((!\inst19|inst3|Add2~2_combout ) # (\inst19|MUX4B|auto_generated|l3_w9_n0_mux_dataout~0_combout )))) ) ) # ( !\inst19|MUX4B|auto_generated|l3_w9_n0_mux_dataout~1_combout  & ( (!\inst2|stack_mux~0_combout  & (\inst|altsyncram_component|auto_generated|q_a 
// [9])) # (\inst2|stack_mux~0_combout  & (((\inst19|inst3|Add2~2_combout  & \inst19|MUX4B|auto_generated|l3_w9_n0_mux_dataout~0_combout )))) ) )

	.dataa(!\inst|altsyncram_component|auto_generated|q_a [9]),
	.datab(!\inst2|stack_mux~0_combout ),
	.datac(!\inst19|inst3|Add2~2_combout ),
	.datad(!\inst19|MUX4B|auto_generated|l3_w9_n0_mux_dataout~0_combout ),
	.datae(!\inst19|MUX4B|auto_generated|l3_w9_n0_mux_dataout~1_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst17|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst17|$00000|auto_generated|l1_w9_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst17|$00000|auto_generated|l1_w9_n0_mux_dataout~0 .lut_mask = 64'h4447747744477477;
defparam \inst17|$00000|auto_generated|l1_w9_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inst3|auto_generated|counter_reg_bit[9] (
	.clk(\CLK~input_o ),
	.d(\inst3|auto_generated|counter_comb_bita9~sumout ),
	.asdata(\inst17|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst2|pc_load~5_combout ),
	.ena(\inst3|auto_generated|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|auto_generated|counter_reg_bit [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|auto_generated|counter_reg_bit[9] .is_wysiwyg = "true";
defparam \inst3|auto_generated|counter_reg_bit[9] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \inst|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst3|auto_generated|counter_reg_bit [10],\inst3|auto_generated|counter_reg_bit [9],\inst3|auto_generated|counter_reg_bit [8],\inst3|auto_generated|counter_reg_bit [7],\inst3|auto_generated|counter_reg_bit [6],\inst3|auto_generated|counter_reg_bit [5],
\inst3|auto_generated|counter_reg_bit [4],\inst3|auto_generated|counter_reg_bit [3],\inst3|auto_generated|counter_reg_bit [2],\inst3|auto_generated|counter_reg_bit [1],\inst3|auto_generated|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "prog_mem:inst|altsyncram:altsyncram_component|altsyncram_i1o1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 11;
defparam \inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "clock0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 2047;
defparam \inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 2048;
defparam \inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 16;
defparam \inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 11;
defparam \inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \inst19|R4|dffs[8] (
	.clk(\CLK~input_o ),
	.d(\inst19|inst|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst19|DEMUX4|auto_generated|w_anode48w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst19|R4|dffs [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst19|R4|dffs[8] .is_wysiwyg = "true";
defparam \inst19|R4|dffs[8] .power_up = "low";
// synopsys translate_on

dffeas \inst19|R5|dffs[8] (
	.clk(\CLK~input_o ),
	.d(\inst19|inst|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst19|DEMUX4|auto_generated|w_anode58w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst19|R5|dffs [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst19|R5|dffs[8] .is_wysiwyg = "true";
defparam \inst19|R5|dffs[8] .power_up = "low";
// synopsys translate_on

dffeas \inst19|R6|dffs[8] (
	.clk(\CLK~input_o ),
	.d(\inst19|inst|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst19|DEMUX4|auto_generated|w_anode68w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst19|R6|dffs [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst19|R6|dffs[8] .is_wysiwyg = "true";
defparam \inst19|R6|dffs[8] .power_up = "low";
// synopsys translate_on

dffeas \inst19|R7|dffs[8] (
	.clk(\CLK~input_o ),
	.d(\inst19|inst|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst19|DEMUX4|auto_generated|w_anode78w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst19|R7|dffs [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst19|R7|dffs[8] .is_wysiwyg = "true";
defparam \inst19|R7|dffs[8] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst19|MUX4B|auto_generated|l3_w8_n0_mux_dataout~0 (
// Equation(s):
// \inst19|MUX4B|auto_generated|l3_w8_n0_mux_dataout~0_combout  = ( \inst19|inst3|Add2~0_combout  & ( \inst19|inst3|Add2~1_combout  & ( \inst19|R7|dffs [8] ) ) ) # ( !\inst19|inst3|Add2~0_combout  & ( \inst19|inst3|Add2~1_combout  & ( \inst19|R6|dffs [8] ) ) 
// ) # ( \inst19|inst3|Add2~0_combout  & ( !\inst19|inst3|Add2~1_combout  & ( \inst19|R5|dffs [8] ) ) ) # ( !\inst19|inst3|Add2~0_combout  & ( !\inst19|inst3|Add2~1_combout  & ( \inst19|R4|dffs [8] ) ) )

	.dataa(!\inst19|R4|dffs [8]),
	.datab(!\inst19|R5|dffs [8]),
	.datac(!\inst19|R6|dffs [8]),
	.datad(!\inst19|R7|dffs [8]),
	.datae(!\inst19|inst3|Add2~0_combout ),
	.dataf(!\inst19|inst3|Add2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst19|MUX4B|auto_generated|l3_w8_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst19|MUX4B|auto_generated|l3_w8_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst19|MUX4B|auto_generated|l3_w8_n0_mux_dataout~0 .lut_mask = 64'h555533330F0F00FF;
defparam \inst19|MUX4B|auto_generated|l3_w8_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inst19|R2|dffs[8] (
	.clk(\CLK~input_o ),
	.d(\inst19|inst|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst19|DEMUX4|auto_generated|w_anode28w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst19|R2|dffs [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst19|R2|dffs[8] .is_wysiwyg = "true";
defparam \inst19|R2|dffs[8] .power_up = "low";
// synopsys translate_on

dffeas \inst19|R3|dffs[8] (
	.clk(\CLK~input_o ),
	.d(\inst19|inst|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst19|DEMUX4|auto_generated|w_anode38w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst19|R3|dffs [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst19|R3|dffs[8] .is_wysiwyg = "true";
defparam \inst19|R3|dffs[8] .power_up = "low";
// synopsys translate_on

dffeas \inst19|R1|dffs[8] (
	.clk(\CLK~input_o ),
	.d(\inst19|inst|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst19|DEMUX4|auto_generated|w_anode18w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst19|R1|dffs [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst19|R1|dffs[8] .is_wysiwyg = "true";
defparam \inst19|R1|dffs[8] .power_up = "low";
// synopsys translate_on

dffeas \inst19|R0|dffs[8] (
	.clk(\CLK~input_o ),
	.d(\inst19|inst|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst19|DEMUX4|auto_generated|w_anode1w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst19|R0|dffs [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst19|R0|dffs[8] .is_wysiwyg = "true";
defparam \inst19|R0|dffs[8] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst19|MUX4B|auto_generated|l3_w8_n0_mux_dataout~1 (
// Equation(s):
// \inst19|MUX4B|auto_generated|l3_w8_n0_mux_dataout~1_combout  = ( \inst19|R1|dffs [8] & ( \inst19|R0|dffs [8] & ( (!\inst19|inst3|Add2~1_combout ) # ((!\inst19|inst3|Add2~0_combout  & (\inst19|R2|dffs [8])) # (\inst19|inst3|Add2~0_combout  & 
// ((\inst19|R3|dffs [8])))) ) ) ) # ( !\inst19|R1|dffs [8] & ( \inst19|R0|dffs [8] & ( (!\inst19|inst3|Add2~0_combout  & ((!\inst19|inst3|Add2~1_combout ) # ((\inst19|R2|dffs [8])))) # (\inst19|inst3|Add2~0_combout  & (\inst19|inst3|Add2~1_combout  & 
// ((\inst19|R3|dffs [8])))) ) ) ) # ( \inst19|R1|dffs [8] & ( !\inst19|R0|dffs [8] & ( (!\inst19|inst3|Add2~0_combout  & (\inst19|inst3|Add2~1_combout  & (\inst19|R2|dffs [8]))) # (\inst19|inst3|Add2~0_combout  & ((!\inst19|inst3|Add2~1_combout ) # 
// ((\inst19|R3|dffs [8])))) ) ) ) # ( !\inst19|R1|dffs [8] & ( !\inst19|R0|dffs [8] & ( (\inst19|inst3|Add2~1_combout  & ((!\inst19|inst3|Add2~0_combout  & (\inst19|R2|dffs [8])) # (\inst19|inst3|Add2~0_combout  & ((\inst19|R3|dffs [8]))))) ) ) )

	.dataa(!\inst19|inst3|Add2~0_combout ),
	.datab(!\inst19|inst3|Add2~1_combout ),
	.datac(!\inst19|R2|dffs [8]),
	.datad(!\inst19|R3|dffs [8]),
	.datae(!\inst19|R1|dffs [8]),
	.dataf(!\inst19|R0|dffs [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst19|MUX4B|auto_generated|l3_w8_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst19|MUX4B|auto_generated|l3_w8_n0_mux_dataout~1 .extended_lut = "off";
defparam \inst19|MUX4B|auto_generated|l3_w8_n0_mux_dataout~1 .lut_mask = 64'h021346578A9BCEDF;
defparam \inst19|MUX4B|auto_generated|l3_w8_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst17|$00000|auto_generated|l1_w8_n0_mux_dataout~0 (
// Equation(s):
// \inst17|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout  = ( \inst19|MUX4B|auto_generated|l3_w8_n0_mux_dataout~1_combout  & ( (!\inst2|stack_mux~0_combout  & (\inst|altsyncram_component|auto_generated|q_a [8])) # (\inst2|stack_mux~0_combout  & 
// (((!\inst19|inst3|Add2~2_combout ) # (\inst19|MUX4B|auto_generated|l3_w8_n0_mux_dataout~0_combout )))) ) ) # ( !\inst19|MUX4B|auto_generated|l3_w8_n0_mux_dataout~1_combout  & ( (!\inst2|stack_mux~0_combout  & (\inst|altsyncram_component|auto_generated|q_a 
// [8])) # (\inst2|stack_mux~0_combout  & (((\inst19|inst3|Add2~2_combout  & \inst19|MUX4B|auto_generated|l3_w8_n0_mux_dataout~0_combout )))) ) )

	.dataa(!\inst|altsyncram_component|auto_generated|q_a [8]),
	.datab(!\inst2|stack_mux~0_combout ),
	.datac(!\inst19|inst3|Add2~2_combout ),
	.datad(!\inst19|MUX4B|auto_generated|l3_w8_n0_mux_dataout~0_combout ),
	.datae(!\inst19|MUX4B|auto_generated|l3_w8_n0_mux_dataout~1_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst17|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst17|$00000|auto_generated|l1_w8_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst17|$00000|auto_generated|l1_w8_n0_mux_dataout~0 .lut_mask = 64'h4447747744477477;
defparam \inst17|$00000|auto_generated|l1_w8_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inst3|auto_generated|counter_reg_bit[8] (
	.clk(\CLK~input_o ),
	.d(\inst3|auto_generated|counter_comb_bita8~sumout ),
	.asdata(\inst17|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst2|pc_load~5_combout ),
	.ena(\inst3|auto_generated|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|auto_generated|counter_reg_bit [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|auto_generated|counter_reg_bit[8] .is_wysiwyg = "true";
defparam \inst3|auto_generated|counter_reg_bit[8] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \inst|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst3|auto_generated|counter_reg_bit [10],\inst3|auto_generated|counter_reg_bit [9],\inst3|auto_generated|counter_reg_bit [8],\inst3|auto_generated|counter_reg_bit [7],\inst3|auto_generated|counter_reg_bit [6],\inst3|auto_generated|counter_reg_bit [5],
\inst3|auto_generated|counter_reg_bit [4],\inst3|auto_generated|counter_reg_bit [3],\inst3|auto_generated|counter_reg_bit [2],\inst3|auto_generated|counter_reg_bit [1],\inst3|auto_generated|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "prog_mem:inst|altsyncram:altsyncram_component|altsyncram_i1o1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 11;
defparam \inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "clock0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 2047;
defparam \inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 2048;
defparam \inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 16;
defparam \inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 11;
defparam \inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \inst19|R4|dffs[7] (
	.clk(\CLK~input_o ),
	.d(\inst19|inst|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst19|DEMUX4|auto_generated|w_anode48w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst19|R4|dffs [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst19|R4|dffs[7] .is_wysiwyg = "true";
defparam \inst19|R4|dffs[7] .power_up = "low";
// synopsys translate_on

dffeas \inst19|R5|dffs[7] (
	.clk(\CLK~input_o ),
	.d(\inst19|inst|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst19|DEMUX4|auto_generated|w_anode58w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst19|R5|dffs [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst19|R5|dffs[7] .is_wysiwyg = "true";
defparam \inst19|R5|dffs[7] .power_up = "low";
// synopsys translate_on

dffeas \inst19|R6|dffs[7] (
	.clk(\CLK~input_o ),
	.d(\inst19|inst|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst19|DEMUX4|auto_generated|w_anode68w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst19|R6|dffs [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst19|R6|dffs[7] .is_wysiwyg = "true";
defparam \inst19|R6|dffs[7] .power_up = "low";
// synopsys translate_on

dffeas \inst19|R7|dffs[7] (
	.clk(\CLK~input_o ),
	.d(\inst19|inst|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst19|DEMUX4|auto_generated|w_anode78w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst19|R7|dffs [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst19|R7|dffs[7] .is_wysiwyg = "true";
defparam \inst19|R7|dffs[7] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst19|MUX4B|auto_generated|l3_w7_n0_mux_dataout~0 (
// Equation(s):
// \inst19|MUX4B|auto_generated|l3_w7_n0_mux_dataout~0_combout  = ( \inst19|inst3|Add2~0_combout  & ( \inst19|inst3|Add2~1_combout  & ( \inst19|R7|dffs [7] ) ) ) # ( !\inst19|inst3|Add2~0_combout  & ( \inst19|inst3|Add2~1_combout  & ( \inst19|R6|dffs [7] ) ) 
// ) # ( \inst19|inst3|Add2~0_combout  & ( !\inst19|inst3|Add2~1_combout  & ( \inst19|R5|dffs [7] ) ) ) # ( !\inst19|inst3|Add2~0_combout  & ( !\inst19|inst3|Add2~1_combout  & ( \inst19|R4|dffs [7] ) ) )

	.dataa(!\inst19|R4|dffs [7]),
	.datab(!\inst19|R5|dffs [7]),
	.datac(!\inst19|R6|dffs [7]),
	.datad(!\inst19|R7|dffs [7]),
	.datae(!\inst19|inst3|Add2~0_combout ),
	.dataf(!\inst19|inst3|Add2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst19|MUX4B|auto_generated|l3_w7_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst19|MUX4B|auto_generated|l3_w7_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst19|MUX4B|auto_generated|l3_w7_n0_mux_dataout~0 .lut_mask = 64'h555533330F0F00FF;
defparam \inst19|MUX4B|auto_generated|l3_w7_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inst19|R2|dffs[7] (
	.clk(\CLK~input_o ),
	.d(\inst19|inst|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst19|DEMUX4|auto_generated|w_anode28w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst19|R2|dffs [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst19|R2|dffs[7] .is_wysiwyg = "true";
defparam \inst19|R2|dffs[7] .power_up = "low";
// synopsys translate_on

dffeas \inst19|R3|dffs[7] (
	.clk(\CLK~input_o ),
	.d(\inst19|inst|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst19|DEMUX4|auto_generated|w_anode38w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst19|R3|dffs [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst19|R3|dffs[7] .is_wysiwyg = "true";
defparam \inst19|R3|dffs[7] .power_up = "low";
// synopsys translate_on

dffeas \inst19|R1|dffs[7] (
	.clk(\CLK~input_o ),
	.d(\inst19|inst|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst19|DEMUX4|auto_generated|w_anode18w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst19|R1|dffs [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst19|R1|dffs[7] .is_wysiwyg = "true";
defparam \inst19|R1|dffs[7] .power_up = "low";
// synopsys translate_on

dffeas \inst19|R0|dffs[7] (
	.clk(\CLK~input_o ),
	.d(\inst19|inst|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst19|DEMUX4|auto_generated|w_anode1w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst19|R0|dffs [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst19|R0|dffs[7] .is_wysiwyg = "true";
defparam \inst19|R0|dffs[7] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst19|MUX4B|auto_generated|l3_w7_n0_mux_dataout~1 (
// Equation(s):
// \inst19|MUX4B|auto_generated|l3_w7_n0_mux_dataout~1_combout  = ( \inst19|R1|dffs [7] & ( \inst19|R0|dffs [7] & ( (!\inst19|inst3|Add2~1_combout ) # ((!\inst19|inst3|Add2~0_combout  & (\inst19|R2|dffs [7])) # (\inst19|inst3|Add2~0_combout  & 
// ((\inst19|R3|dffs [7])))) ) ) ) # ( !\inst19|R1|dffs [7] & ( \inst19|R0|dffs [7] & ( (!\inst19|inst3|Add2~0_combout  & ((!\inst19|inst3|Add2~1_combout ) # ((\inst19|R2|dffs [7])))) # (\inst19|inst3|Add2~0_combout  & (\inst19|inst3|Add2~1_combout  & 
// ((\inst19|R3|dffs [7])))) ) ) ) # ( \inst19|R1|dffs [7] & ( !\inst19|R0|dffs [7] & ( (!\inst19|inst3|Add2~0_combout  & (\inst19|inst3|Add2~1_combout  & (\inst19|R2|dffs [7]))) # (\inst19|inst3|Add2~0_combout  & ((!\inst19|inst3|Add2~1_combout ) # 
// ((\inst19|R3|dffs [7])))) ) ) ) # ( !\inst19|R1|dffs [7] & ( !\inst19|R0|dffs [7] & ( (\inst19|inst3|Add2~1_combout  & ((!\inst19|inst3|Add2~0_combout  & (\inst19|R2|dffs [7])) # (\inst19|inst3|Add2~0_combout  & ((\inst19|R3|dffs [7]))))) ) ) )

	.dataa(!\inst19|inst3|Add2~0_combout ),
	.datab(!\inst19|inst3|Add2~1_combout ),
	.datac(!\inst19|R2|dffs [7]),
	.datad(!\inst19|R3|dffs [7]),
	.datae(!\inst19|R1|dffs [7]),
	.dataf(!\inst19|R0|dffs [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst19|MUX4B|auto_generated|l3_w7_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst19|MUX4B|auto_generated|l3_w7_n0_mux_dataout~1 .extended_lut = "off";
defparam \inst19|MUX4B|auto_generated|l3_w7_n0_mux_dataout~1 .lut_mask = 64'h021346578A9BCEDF;
defparam \inst19|MUX4B|auto_generated|l3_w7_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst17|$00000|auto_generated|l1_w7_n0_mux_dataout~0 (
// Equation(s):
// \inst17|$00000|auto_generated|l1_w7_n0_mux_dataout~0_combout  = ( \inst19|MUX4B|auto_generated|l3_w7_n0_mux_dataout~1_combout  & ( (!\inst2|stack_mux~0_combout  & (\inst|altsyncram_component|auto_generated|q_a [7])) # (\inst2|stack_mux~0_combout  & 
// (((!\inst19|inst3|Add2~2_combout ) # (\inst19|MUX4B|auto_generated|l3_w7_n0_mux_dataout~0_combout )))) ) ) # ( !\inst19|MUX4B|auto_generated|l3_w7_n0_mux_dataout~1_combout  & ( (!\inst2|stack_mux~0_combout  & (\inst|altsyncram_component|auto_generated|q_a 
// [7])) # (\inst2|stack_mux~0_combout  & (((\inst19|inst3|Add2~2_combout  & \inst19|MUX4B|auto_generated|l3_w7_n0_mux_dataout~0_combout )))) ) )

	.dataa(!\inst|altsyncram_component|auto_generated|q_a [7]),
	.datab(!\inst2|stack_mux~0_combout ),
	.datac(!\inst19|inst3|Add2~2_combout ),
	.datad(!\inst19|MUX4B|auto_generated|l3_w7_n0_mux_dataout~0_combout ),
	.datae(!\inst19|MUX4B|auto_generated|l3_w7_n0_mux_dataout~1_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst17|$00000|auto_generated|l1_w7_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst17|$00000|auto_generated|l1_w7_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst17|$00000|auto_generated|l1_w7_n0_mux_dataout~0 .lut_mask = 64'h4447747744477477;
defparam \inst17|$00000|auto_generated|l1_w7_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inst3|auto_generated|counter_reg_bit[7] (
	.clk(\CLK~input_o ),
	.d(\inst3|auto_generated|counter_comb_bita7~sumout ),
	.asdata(\inst17|$00000|auto_generated|l1_w7_n0_mux_dataout~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst2|pc_load~5_combout ),
	.ena(\inst3|auto_generated|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|auto_generated|counter_reg_bit [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|auto_generated|counter_reg_bit[7] .is_wysiwyg = "true";
defparam \inst3|auto_generated|counter_reg_bit[7] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \inst|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst3|auto_generated|counter_reg_bit [10],\inst3|auto_generated|counter_reg_bit [9],\inst3|auto_generated|counter_reg_bit [8],\inst3|auto_generated|counter_reg_bit [7],\inst3|auto_generated|counter_reg_bit [6],\inst3|auto_generated|counter_reg_bit [5],
\inst3|auto_generated|counter_reg_bit [4],\inst3|auto_generated|counter_reg_bit [3],\inst3|auto_generated|counter_reg_bit [2],\inst3|auto_generated|counter_reg_bit [1],\inst3|auto_generated|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "prog_mem:inst|altsyncram:altsyncram_component|altsyncram_i1o1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 11;
defparam \inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "clock0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 2047;
defparam \inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 2048;
defparam \inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 16;
defparam \inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 11;
defparam \inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \inst19|R4|dffs[6] (
	.clk(\CLK~input_o ),
	.d(\inst19|inst|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst19|DEMUX4|auto_generated|w_anode48w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst19|R4|dffs [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst19|R4|dffs[6] .is_wysiwyg = "true";
defparam \inst19|R4|dffs[6] .power_up = "low";
// synopsys translate_on

dffeas \inst19|R5|dffs[6] (
	.clk(\CLK~input_o ),
	.d(\inst19|inst|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst19|DEMUX4|auto_generated|w_anode58w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst19|R5|dffs [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst19|R5|dffs[6] .is_wysiwyg = "true";
defparam \inst19|R5|dffs[6] .power_up = "low";
// synopsys translate_on

dffeas \inst19|R6|dffs[6] (
	.clk(\CLK~input_o ),
	.d(\inst19|inst|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst19|DEMUX4|auto_generated|w_anode68w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst19|R6|dffs [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst19|R6|dffs[6] .is_wysiwyg = "true";
defparam \inst19|R6|dffs[6] .power_up = "low";
// synopsys translate_on

dffeas \inst19|R7|dffs[6] (
	.clk(\CLK~input_o ),
	.d(\inst19|inst|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst19|DEMUX4|auto_generated|w_anode78w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst19|R7|dffs [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst19|R7|dffs[6] .is_wysiwyg = "true";
defparam \inst19|R7|dffs[6] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst19|MUX4B|auto_generated|l3_w6_n0_mux_dataout~0 (
// Equation(s):
// \inst19|MUX4B|auto_generated|l3_w6_n0_mux_dataout~0_combout  = ( \inst19|inst3|Add2~0_combout  & ( \inst19|inst3|Add2~1_combout  & ( \inst19|R7|dffs [6] ) ) ) # ( !\inst19|inst3|Add2~0_combout  & ( \inst19|inst3|Add2~1_combout  & ( \inst19|R6|dffs [6] ) ) 
// ) # ( \inst19|inst3|Add2~0_combout  & ( !\inst19|inst3|Add2~1_combout  & ( \inst19|R5|dffs [6] ) ) ) # ( !\inst19|inst3|Add2~0_combout  & ( !\inst19|inst3|Add2~1_combout  & ( \inst19|R4|dffs [6] ) ) )

	.dataa(!\inst19|R4|dffs [6]),
	.datab(!\inst19|R5|dffs [6]),
	.datac(!\inst19|R6|dffs [6]),
	.datad(!\inst19|R7|dffs [6]),
	.datae(!\inst19|inst3|Add2~0_combout ),
	.dataf(!\inst19|inst3|Add2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst19|MUX4B|auto_generated|l3_w6_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst19|MUX4B|auto_generated|l3_w6_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst19|MUX4B|auto_generated|l3_w6_n0_mux_dataout~0 .lut_mask = 64'h555533330F0F00FF;
defparam \inst19|MUX4B|auto_generated|l3_w6_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inst19|R2|dffs[6] (
	.clk(\CLK~input_o ),
	.d(\inst19|inst|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst19|DEMUX4|auto_generated|w_anode28w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst19|R2|dffs [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst19|R2|dffs[6] .is_wysiwyg = "true";
defparam \inst19|R2|dffs[6] .power_up = "low";
// synopsys translate_on

dffeas \inst19|R3|dffs[6] (
	.clk(\CLK~input_o ),
	.d(\inst19|inst|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst19|DEMUX4|auto_generated|w_anode38w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst19|R3|dffs [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst19|R3|dffs[6] .is_wysiwyg = "true";
defparam \inst19|R3|dffs[6] .power_up = "low";
// synopsys translate_on

dffeas \inst19|R1|dffs[6] (
	.clk(\CLK~input_o ),
	.d(\inst19|inst|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst19|DEMUX4|auto_generated|w_anode18w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst19|R1|dffs [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst19|R1|dffs[6] .is_wysiwyg = "true";
defparam \inst19|R1|dffs[6] .power_up = "low";
// synopsys translate_on

dffeas \inst19|R0|dffs[6] (
	.clk(\CLK~input_o ),
	.d(\inst19|inst|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst19|DEMUX4|auto_generated|w_anode1w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst19|R0|dffs [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst19|R0|dffs[6] .is_wysiwyg = "true";
defparam \inst19|R0|dffs[6] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst19|MUX4B|auto_generated|l3_w6_n0_mux_dataout~1 (
// Equation(s):
// \inst19|MUX4B|auto_generated|l3_w6_n0_mux_dataout~1_combout  = ( \inst19|R1|dffs [6] & ( \inst19|R0|dffs [6] & ( (!\inst19|inst3|Add2~1_combout ) # ((!\inst19|inst3|Add2~0_combout  & (\inst19|R2|dffs [6])) # (\inst19|inst3|Add2~0_combout  & 
// ((\inst19|R3|dffs [6])))) ) ) ) # ( !\inst19|R1|dffs [6] & ( \inst19|R0|dffs [6] & ( (!\inst19|inst3|Add2~0_combout  & ((!\inst19|inst3|Add2~1_combout ) # ((\inst19|R2|dffs [6])))) # (\inst19|inst3|Add2~0_combout  & (\inst19|inst3|Add2~1_combout  & 
// ((\inst19|R3|dffs [6])))) ) ) ) # ( \inst19|R1|dffs [6] & ( !\inst19|R0|dffs [6] & ( (!\inst19|inst3|Add2~0_combout  & (\inst19|inst3|Add2~1_combout  & (\inst19|R2|dffs [6]))) # (\inst19|inst3|Add2~0_combout  & ((!\inst19|inst3|Add2~1_combout ) # 
// ((\inst19|R3|dffs [6])))) ) ) ) # ( !\inst19|R1|dffs [6] & ( !\inst19|R0|dffs [6] & ( (\inst19|inst3|Add2~1_combout  & ((!\inst19|inst3|Add2~0_combout  & (\inst19|R2|dffs [6])) # (\inst19|inst3|Add2~0_combout  & ((\inst19|R3|dffs [6]))))) ) ) )

	.dataa(!\inst19|inst3|Add2~0_combout ),
	.datab(!\inst19|inst3|Add2~1_combout ),
	.datac(!\inst19|R2|dffs [6]),
	.datad(!\inst19|R3|dffs [6]),
	.datae(!\inst19|R1|dffs [6]),
	.dataf(!\inst19|R0|dffs [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst19|MUX4B|auto_generated|l3_w6_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst19|MUX4B|auto_generated|l3_w6_n0_mux_dataout~1 .extended_lut = "off";
defparam \inst19|MUX4B|auto_generated|l3_w6_n0_mux_dataout~1 .lut_mask = 64'h021346578A9BCEDF;
defparam \inst19|MUX4B|auto_generated|l3_w6_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst17|$00000|auto_generated|l1_w6_n0_mux_dataout~0 (
// Equation(s):
// \inst17|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout  = ( \inst19|MUX4B|auto_generated|l3_w6_n0_mux_dataout~1_combout  & ( (!\inst2|stack_mux~0_combout  & (\inst|altsyncram_component|auto_generated|q_a [6])) # (\inst2|stack_mux~0_combout  & 
// (((!\inst19|inst3|Add2~2_combout ) # (\inst19|MUX4B|auto_generated|l3_w6_n0_mux_dataout~0_combout )))) ) ) # ( !\inst19|MUX4B|auto_generated|l3_w6_n0_mux_dataout~1_combout  & ( (!\inst2|stack_mux~0_combout  & (\inst|altsyncram_component|auto_generated|q_a 
// [6])) # (\inst2|stack_mux~0_combout  & (((\inst19|inst3|Add2~2_combout  & \inst19|MUX4B|auto_generated|l3_w6_n0_mux_dataout~0_combout )))) ) )

	.dataa(!\inst|altsyncram_component|auto_generated|q_a [6]),
	.datab(!\inst2|stack_mux~0_combout ),
	.datac(!\inst19|inst3|Add2~2_combout ),
	.datad(!\inst19|MUX4B|auto_generated|l3_w6_n0_mux_dataout~0_combout ),
	.datae(!\inst19|MUX4B|auto_generated|l3_w6_n0_mux_dataout~1_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst17|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst17|$00000|auto_generated|l1_w6_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst17|$00000|auto_generated|l1_w6_n0_mux_dataout~0 .lut_mask = 64'h4447747744477477;
defparam \inst17|$00000|auto_generated|l1_w6_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inst3|auto_generated|counter_reg_bit[6] (
	.clk(\CLK~input_o ),
	.d(\inst3|auto_generated|counter_comb_bita6~sumout ),
	.asdata(\inst17|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst2|pc_load~5_combout ),
	.ena(\inst3|auto_generated|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|auto_generated|counter_reg_bit [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|auto_generated|counter_reg_bit[6] .is_wysiwyg = "true";
defparam \inst3|auto_generated|counter_reg_bit[6] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \inst|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst3|auto_generated|counter_reg_bit [10],\inst3|auto_generated|counter_reg_bit [9],\inst3|auto_generated|counter_reg_bit [8],\inst3|auto_generated|counter_reg_bit [7],\inst3|auto_generated|counter_reg_bit [6],\inst3|auto_generated|counter_reg_bit [5],
\inst3|auto_generated|counter_reg_bit [4],\inst3|auto_generated|counter_reg_bit [3],\inst3|auto_generated|counter_reg_bit [2],\inst3|auto_generated|counter_reg_bit [1],\inst3|auto_generated|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "prog_mem:inst|altsyncram:altsyncram_component|altsyncram_i1o1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 11;
defparam \inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "clock0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 2047;
defparam \inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 2048;
defparam \inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 16;
defparam \inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 11;
defparam \inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \inst19|R4|dffs[5] (
	.clk(\CLK~input_o ),
	.d(\inst19|inst|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst19|DEMUX4|auto_generated|w_anode48w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst19|R4|dffs [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst19|R4|dffs[5] .is_wysiwyg = "true";
defparam \inst19|R4|dffs[5] .power_up = "low";
// synopsys translate_on

dffeas \inst19|R5|dffs[5] (
	.clk(\CLK~input_o ),
	.d(\inst19|inst|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst19|DEMUX4|auto_generated|w_anode58w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst19|R5|dffs [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst19|R5|dffs[5] .is_wysiwyg = "true";
defparam \inst19|R5|dffs[5] .power_up = "low";
// synopsys translate_on

dffeas \inst19|R6|dffs[5] (
	.clk(\CLK~input_o ),
	.d(\inst19|inst|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst19|DEMUX4|auto_generated|w_anode68w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst19|R6|dffs [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst19|R6|dffs[5] .is_wysiwyg = "true";
defparam \inst19|R6|dffs[5] .power_up = "low";
// synopsys translate_on

dffeas \inst19|R7|dffs[5] (
	.clk(\CLK~input_o ),
	.d(\inst19|inst|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst19|DEMUX4|auto_generated|w_anode78w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst19|R7|dffs [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst19|R7|dffs[5] .is_wysiwyg = "true";
defparam \inst19|R7|dffs[5] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst19|MUX4B|auto_generated|l3_w5_n0_mux_dataout~0 (
// Equation(s):
// \inst19|MUX4B|auto_generated|l3_w5_n0_mux_dataout~0_combout  = ( \inst19|inst3|Add2~0_combout  & ( \inst19|inst3|Add2~1_combout  & ( \inst19|R7|dffs [5] ) ) ) # ( !\inst19|inst3|Add2~0_combout  & ( \inst19|inst3|Add2~1_combout  & ( \inst19|R6|dffs [5] ) ) 
// ) # ( \inst19|inst3|Add2~0_combout  & ( !\inst19|inst3|Add2~1_combout  & ( \inst19|R5|dffs [5] ) ) ) # ( !\inst19|inst3|Add2~0_combout  & ( !\inst19|inst3|Add2~1_combout  & ( \inst19|R4|dffs [5] ) ) )

	.dataa(!\inst19|R4|dffs [5]),
	.datab(!\inst19|R5|dffs [5]),
	.datac(!\inst19|R6|dffs [5]),
	.datad(!\inst19|R7|dffs [5]),
	.datae(!\inst19|inst3|Add2~0_combout ),
	.dataf(!\inst19|inst3|Add2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst19|MUX4B|auto_generated|l3_w5_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst19|MUX4B|auto_generated|l3_w5_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst19|MUX4B|auto_generated|l3_w5_n0_mux_dataout~0 .lut_mask = 64'h555533330F0F00FF;
defparam \inst19|MUX4B|auto_generated|l3_w5_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inst19|R2|dffs[5] (
	.clk(\CLK~input_o ),
	.d(\inst19|inst|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst19|DEMUX4|auto_generated|w_anode28w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst19|R2|dffs [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst19|R2|dffs[5] .is_wysiwyg = "true";
defparam \inst19|R2|dffs[5] .power_up = "low";
// synopsys translate_on

dffeas \inst19|R3|dffs[5] (
	.clk(\CLK~input_o ),
	.d(\inst19|inst|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst19|DEMUX4|auto_generated|w_anode38w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst19|R3|dffs [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst19|R3|dffs[5] .is_wysiwyg = "true";
defparam \inst19|R3|dffs[5] .power_up = "low";
// synopsys translate_on

dffeas \inst19|R1|dffs[5] (
	.clk(\CLK~input_o ),
	.d(\inst19|inst|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst19|DEMUX4|auto_generated|w_anode18w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst19|R1|dffs [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst19|R1|dffs[5] .is_wysiwyg = "true";
defparam \inst19|R1|dffs[5] .power_up = "low";
// synopsys translate_on

dffeas \inst19|R0|dffs[5] (
	.clk(\CLK~input_o ),
	.d(\inst19|inst|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst19|DEMUX4|auto_generated|w_anode1w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst19|R0|dffs [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst19|R0|dffs[5] .is_wysiwyg = "true";
defparam \inst19|R0|dffs[5] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst19|MUX4B|auto_generated|l3_w5_n0_mux_dataout~1 (
// Equation(s):
// \inst19|MUX4B|auto_generated|l3_w5_n0_mux_dataout~1_combout  = ( \inst19|R1|dffs [5] & ( \inst19|R0|dffs [5] & ( (!\inst19|inst3|Add2~1_combout ) # ((!\inst19|inst3|Add2~0_combout  & (\inst19|R2|dffs [5])) # (\inst19|inst3|Add2~0_combout  & 
// ((\inst19|R3|dffs [5])))) ) ) ) # ( !\inst19|R1|dffs [5] & ( \inst19|R0|dffs [5] & ( (!\inst19|inst3|Add2~0_combout  & ((!\inst19|inst3|Add2~1_combout ) # ((\inst19|R2|dffs [5])))) # (\inst19|inst3|Add2~0_combout  & (\inst19|inst3|Add2~1_combout  & 
// ((\inst19|R3|dffs [5])))) ) ) ) # ( \inst19|R1|dffs [5] & ( !\inst19|R0|dffs [5] & ( (!\inst19|inst3|Add2~0_combout  & (\inst19|inst3|Add2~1_combout  & (\inst19|R2|dffs [5]))) # (\inst19|inst3|Add2~0_combout  & ((!\inst19|inst3|Add2~1_combout ) # 
// ((\inst19|R3|dffs [5])))) ) ) ) # ( !\inst19|R1|dffs [5] & ( !\inst19|R0|dffs [5] & ( (\inst19|inst3|Add2~1_combout  & ((!\inst19|inst3|Add2~0_combout  & (\inst19|R2|dffs [5])) # (\inst19|inst3|Add2~0_combout  & ((\inst19|R3|dffs [5]))))) ) ) )

	.dataa(!\inst19|inst3|Add2~0_combout ),
	.datab(!\inst19|inst3|Add2~1_combout ),
	.datac(!\inst19|R2|dffs [5]),
	.datad(!\inst19|R3|dffs [5]),
	.datae(!\inst19|R1|dffs [5]),
	.dataf(!\inst19|R0|dffs [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst19|MUX4B|auto_generated|l3_w5_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst19|MUX4B|auto_generated|l3_w5_n0_mux_dataout~1 .extended_lut = "off";
defparam \inst19|MUX4B|auto_generated|l3_w5_n0_mux_dataout~1 .lut_mask = 64'h021346578A9BCEDF;
defparam \inst19|MUX4B|auto_generated|l3_w5_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst17|$00000|auto_generated|l1_w5_n0_mux_dataout~0 (
// Equation(s):
// \inst17|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout  = ( \inst19|MUX4B|auto_generated|l3_w5_n0_mux_dataout~1_combout  & ( (!\inst2|stack_mux~0_combout  & (\inst|altsyncram_component|auto_generated|q_a [5])) # (\inst2|stack_mux~0_combout  & 
// (((!\inst19|inst3|Add2~2_combout ) # (\inst19|MUX4B|auto_generated|l3_w5_n0_mux_dataout~0_combout )))) ) ) # ( !\inst19|MUX4B|auto_generated|l3_w5_n0_mux_dataout~1_combout  & ( (!\inst2|stack_mux~0_combout  & (\inst|altsyncram_component|auto_generated|q_a 
// [5])) # (\inst2|stack_mux~0_combout  & (((\inst19|inst3|Add2~2_combout  & \inst19|MUX4B|auto_generated|l3_w5_n0_mux_dataout~0_combout )))) ) )

	.dataa(!\inst|altsyncram_component|auto_generated|q_a [5]),
	.datab(!\inst2|stack_mux~0_combout ),
	.datac(!\inst19|inst3|Add2~2_combout ),
	.datad(!\inst19|MUX4B|auto_generated|l3_w5_n0_mux_dataout~0_combout ),
	.datae(!\inst19|MUX4B|auto_generated|l3_w5_n0_mux_dataout~1_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst17|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst17|$00000|auto_generated|l1_w5_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst17|$00000|auto_generated|l1_w5_n0_mux_dataout~0 .lut_mask = 64'h4447747744477477;
defparam \inst17|$00000|auto_generated|l1_w5_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inst3|auto_generated|counter_reg_bit[5] (
	.clk(\CLK~input_o ),
	.d(\inst3|auto_generated|counter_comb_bita5~sumout ),
	.asdata(\inst17|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst2|pc_load~5_combout ),
	.ena(\inst3|auto_generated|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|auto_generated|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|auto_generated|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \inst3|auto_generated|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \inst|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst3|auto_generated|counter_reg_bit [10],\inst3|auto_generated|counter_reg_bit [9],\inst3|auto_generated|counter_reg_bit [8],\inst3|auto_generated|counter_reg_bit [7],\inst3|auto_generated|counter_reg_bit [6],\inst3|auto_generated|counter_reg_bit [5],
\inst3|auto_generated|counter_reg_bit [4],\inst3|auto_generated|counter_reg_bit [3],\inst3|auto_generated|counter_reg_bit [2],\inst3|auto_generated|counter_reg_bit [1],\inst3|auto_generated|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "prog_mem:inst|altsyncram:altsyncram_component|altsyncram_i1o1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 11;
defparam \inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "clock0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 2047;
defparam \inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 2048;
defparam \inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 16;
defparam \inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 11;
defparam \inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \inst19|R4|dffs[4] (
	.clk(\CLK~input_o ),
	.d(\inst19|inst|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst19|DEMUX4|auto_generated|w_anode48w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst19|R4|dffs [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst19|R4|dffs[4] .is_wysiwyg = "true";
defparam \inst19|R4|dffs[4] .power_up = "low";
// synopsys translate_on

dffeas \inst19|R5|dffs[4] (
	.clk(\CLK~input_o ),
	.d(\inst19|inst|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst19|DEMUX4|auto_generated|w_anode58w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst19|R5|dffs [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst19|R5|dffs[4] .is_wysiwyg = "true";
defparam \inst19|R5|dffs[4] .power_up = "low";
// synopsys translate_on

dffeas \inst19|R6|dffs[4] (
	.clk(\CLK~input_o ),
	.d(\inst19|inst|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst19|DEMUX4|auto_generated|w_anode68w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst19|R6|dffs [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst19|R6|dffs[4] .is_wysiwyg = "true";
defparam \inst19|R6|dffs[4] .power_up = "low";
// synopsys translate_on

dffeas \inst19|R7|dffs[4] (
	.clk(\CLK~input_o ),
	.d(\inst19|inst|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst19|DEMUX4|auto_generated|w_anode78w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst19|R7|dffs [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst19|R7|dffs[4] .is_wysiwyg = "true";
defparam \inst19|R7|dffs[4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst19|MUX4B|auto_generated|l3_w4_n0_mux_dataout~0 (
// Equation(s):
// \inst19|MUX4B|auto_generated|l3_w4_n0_mux_dataout~0_combout  = ( \inst19|inst3|Add2~0_combout  & ( \inst19|inst3|Add2~1_combout  & ( \inst19|R7|dffs [4] ) ) ) # ( !\inst19|inst3|Add2~0_combout  & ( \inst19|inst3|Add2~1_combout  & ( \inst19|R6|dffs [4] ) ) 
// ) # ( \inst19|inst3|Add2~0_combout  & ( !\inst19|inst3|Add2~1_combout  & ( \inst19|R5|dffs [4] ) ) ) # ( !\inst19|inst3|Add2~0_combout  & ( !\inst19|inst3|Add2~1_combout  & ( \inst19|R4|dffs [4] ) ) )

	.dataa(!\inst19|R4|dffs [4]),
	.datab(!\inst19|R5|dffs [4]),
	.datac(!\inst19|R6|dffs [4]),
	.datad(!\inst19|R7|dffs [4]),
	.datae(!\inst19|inst3|Add2~0_combout ),
	.dataf(!\inst19|inst3|Add2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst19|MUX4B|auto_generated|l3_w4_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst19|MUX4B|auto_generated|l3_w4_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst19|MUX4B|auto_generated|l3_w4_n0_mux_dataout~0 .lut_mask = 64'h555533330F0F00FF;
defparam \inst19|MUX4B|auto_generated|l3_w4_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inst19|R2|dffs[4] (
	.clk(\CLK~input_o ),
	.d(\inst19|inst|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst19|DEMUX4|auto_generated|w_anode28w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst19|R2|dffs [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst19|R2|dffs[4] .is_wysiwyg = "true";
defparam \inst19|R2|dffs[4] .power_up = "low";
// synopsys translate_on

dffeas \inst19|R3|dffs[4] (
	.clk(\CLK~input_o ),
	.d(\inst19|inst|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst19|DEMUX4|auto_generated|w_anode38w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst19|R3|dffs [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst19|R3|dffs[4] .is_wysiwyg = "true";
defparam \inst19|R3|dffs[4] .power_up = "low";
// synopsys translate_on

dffeas \inst19|R1|dffs[4] (
	.clk(\CLK~input_o ),
	.d(\inst19|inst|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst19|DEMUX4|auto_generated|w_anode18w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst19|R1|dffs [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst19|R1|dffs[4] .is_wysiwyg = "true";
defparam \inst19|R1|dffs[4] .power_up = "low";
// synopsys translate_on

dffeas \inst19|R0|dffs[4] (
	.clk(\CLK~input_o ),
	.d(\inst19|inst|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst19|DEMUX4|auto_generated|w_anode1w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst19|R0|dffs [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst19|R0|dffs[4] .is_wysiwyg = "true";
defparam \inst19|R0|dffs[4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst19|MUX4B|auto_generated|l3_w4_n0_mux_dataout~1 (
// Equation(s):
// \inst19|MUX4B|auto_generated|l3_w4_n0_mux_dataout~1_combout  = ( \inst19|R1|dffs [4] & ( \inst19|R0|dffs [4] & ( (!\inst19|inst3|Add2~1_combout ) # ((!\inst19|inst3|Add2~0_combout  & (\inst19|R2|dffs [4])) # (\inst19|inst3|Add2~0_combout  & 
// ((\inst19|R3|dffs [4])))) ) ) ) # ( !\inst19|R1|dffs [4] & ( \inst19|R0|dffs [4] & ( (!\inst19|inst3|Add2~0_combout  & ((!\inst19|inst3|Add2~1_combout ) # ((\inst19|R2|dffs [4])))) # (\inst19|inst3|Add2~0_combout  & (\inst19|inst3|Add2~1_combout  & 
// ((\inst19|R3|dffs [4])))) ) ) ) # ( \inst19|R1|dffs [4] & ( !\inst19|R0|dffs [4] & ( (!\inst19|inst3|Add2~0_combout  & (\inst19|inst3|Add2~1_combout  & (\inst19|R2|dffs [4]))) # (\inst19|inst3|Add2~0_combout  & ((!\inst19|inst3|Add2~1_combout ) # 
// ((\inst19|R3|dffs [4])))) ) ) ) # ( !\inst19|R1|dffs [4] & ( !\inst19|R0|dffs [4] & ( (\inst19|inst3|Add2~1_combout  & ((!\inst19|inst3|Add2~0_combout  & (\inst19|R2|dffs [4])) # (\inst19|inst3|Add2~0_combout  & ((\inst19|R3|dffs [4]))))) ) ) )

	.dataa(!\inst19|inst3|Add2~0_combout ),
	.datab(!\inst19|inst3|Add2~1_combout ),
	.datac(!\inst19|R2|dffs [4]),
	.datad(!\inst19|R3|dffs [4]),
	.datae(!\inst19|R1|dffs [4]),
	.dataf(!\inst19|R0|dffs [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst19|MUX4B|auto_generated|l3_w4_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst19|MUX4B|auto_generated|l3_w4_n0_mux_dataout~1 .extended_lut = "off";
defparam \inst19|MUX4B|auto_generated|l3_w4_n0_mux_dataout~1 .lut_mask = 64'h021346578A9BCEDF;
defparam \inst19|MUX4B|auto_generated|l3_w4_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst17|$00000|auto_generated|l1_w4_n0_mux_dataout~0 (
// Equation(s):
// \inst17|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout  = ( \inst19|MUX4B|auto_generated|l3_w4_n0_mux_dataout~1_combout  & ( (!\inst2|stack_mux~0_combout  & (\inst|altsyncram_component|auto_generated|q_a [4])) # (\inst2|stack_mux~0_combout  & 
// (((!\inst19|inst3|Add2~2_combout ) # (\inst19|MUX4B|auto_generated|l3_w4_n0_mux_dataout~0_combout )))) ) ) # ( !\inst19|MUX4B|auto_generated|l3_w4_n0_mux_dataout~1_combout  & ( (!\inst2|stack_mux~0_combout  & (\inst|altsyncram_component|auto_generated|q_a 
// [4])) # (\inst2|stack_mux~0_combout  & (((\inst19|inst3|Add2~2_combout  & \inst19|MUX4B|auto_generated|l3_w4_n0_mux_dataout~0_combout )))) ) )

	.dataa(!\inst|altsyncram_component|auto_generated|q_a [4]),
	.datab(!\inst2|stack_mux~0_combout ),
	.datac(!\inst19|inst3|Add2~2_combout ),
	.datad(!\inst19|MUX4B|auto_generated|l3_w4_n0_mux_dataout~0_combout ),
	.datae(!\inst19|MUX4B|auto_generated|l3_w4_n0_mux_dataout~1_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst17|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst17|$00000|auto_generated|l1_w4_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst17|$00000|auto_generated|l1_w4_n0_mux_dataout~0 .lut_mask = 64'h4447747744477477;
defparam \inst17|$00000|auto_generated|l1_w4_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inst3|auto_generated|counter_reg_bit[4] (
	.clk(\CLK~input_o ),
	.d(\inst3|auto_generated|counter_comb_bita4~sumout ),
	.asdata(\inst17|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst2|pc_load~5_combout ),
	.ena(\inst3|auto_generated|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|auto_generated|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|auto_generated|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \inst3|auto_generated|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \inst|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst3|auto_generated|counter_reg_bit [10],\inst3|auto_generated|counter_reg_bit [9],\inst3|auto_generated|counter_reg_bit [8],\inst3|auto_generated|counter_reg_bit [7],\inst3|auto_generated|counter_reg_bit [6],\inst3|auto_generated|counter_reg_bit [5],
\inst3|auto_generated|counter_reg_bit [4],\inst3|auto_generated|counter_reg_bit [3],\inst3|auto_generated|counter_reg_bit [2],\inst3|auto_generated|counter_reg_bit [1],\inst3|auto_generated|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "prog_mem:inst|altsyncram:altsyncram_component|altsyncram_i1o1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 11;
defparam \inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "clock0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 2047;
defparam \inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 2048;
defparam \inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 16;
defparam \inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 11;
defparam \inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \inst19|R4|dffs[3] (
	.clk(\CLK~input_o ),
	.d(\inst19|inst|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst19|DEMUX4|auto_generated|w_anode48w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst19|R4|dffs [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst19|R4|dffs[3] .is_wysiwyg = "true";
defparam \inst19|R4|dffs[3] .power_up = "low";
// synopsys translate_on

dffeas \inst19|R5|dffs[3] (
	.clk(\CLK~input_o ),
	.d(\inst19|inst|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst19|DEMUX4|auto_generated|w_anode58w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst19|R5|dffs [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst19|R5|dffs[3] .is_wysiwyg = "true";
defparam \inst19|R5|dffs[3] .power_up = "low";
// synopsys translate_on

dffeas \inst19|R6|dffs[3] (
	.clk(\CLK~input_o ),
	.d(\inst19|inst|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst19|DEMUX4|auto_generated|w_anode68w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst19|R6|dffs [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst19|R6|dffs[3] .is_wysiwyg = "true";
defparam \inst19|R6|dffs[3] .power_up = "low";
// synopsys translate_on

dffeas \inst19|R7|dffs[3] (
	.clk(\CLK~input_o ),
	.d(\inst19|inst|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst19|DEMUX4|auto_generated|w_anode78w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst19|R7|dffs [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst19|R7|dffs[3] .is_wysiwyg = "true";
defparam \inst19|R7|dffs[3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst19|MUX4B|auto_generated|l3_w3_n0_mux_dataout~0 (
// Equation(s):
// \inst19|MUX4B|auto_generated|l3_w3_n0_mux_dataout~0_combout  = ( \inst19|inst3|Add2~0_combout  & ( \inst19|inst3|Add2~1_combout  & ( \inst19|R7|dffs [3] ) ) ) # ( !\inst19|inst3|Add2~0_combout  & ( \inst19|inst3|Add2~1_combout  & ( \inst19|R6|dffs [3] ) ) 
// ) # ( \inst19|inst3|Add2~0_combout  & ( !\inst19|inst3|Add2~1_combout  & ( \inst19|R5|dffs [3] ) ) ) # ( !\inst19|inst3|Add2~0_combout  & ( !\inst19|inst3|Add2~1_combout  & ( \inst19|R4|dffs [3] ) ) )

	.dataa(!\inst19|R4|dffs [3]),
	.datab(!\inst19|R5|dffs [3]),
	.datac(!\inst19|R6|dffs [3]),
	.datad(!\inst19|R7|dffs [3]),
	.datae(!\inst19|inst3|Add2~0_combout ),
	.dataf(!\inst19|inst3|Add2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst19|MUX4B|auto_generated|l3_w3_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst19|MUX4B|auto_generated|l3_w3_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst19|MUX4B|auto_generated|l3_w3_n0_mux_dataout~0 .lut_mask = 64'h555533330F0F00FF;
defparam \inst19|MUX4B|auto_generated|l3_w3_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inst19|R2|dffs[3] (
	.clk(\CLK~input_o ),
	.d(\inst19|inst|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst19|DEMUX4|auto_generated|w_anode28w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst19|R2|dffs [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst19|R2|dffs[3] .is_wysiwyg = "true";
defparam \inst19|R2|dffs[3] .power_up = "low";
// synopsys translate_on

dffeas \inst19|R3|dffs[3] (
	.clk(\CLK~input_o ),
	.d(\inst19|inst|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst19|DEMUX4|auto_generated|w_anode38w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst19|R3|dffs [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst19|R3|dffs[3] .is_wysiwyg = "true";
defparam \inst19|R3|dffs[3] .power_up = "low";
// synopsys translate_on

dffeas \inst19|R1|dffs[3] (
	.clk(\CLK~input_o ),
	.d(\inst19|inst|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst19|DEMUX4|auto_generated|w_anode18w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst19|R1|dffs [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst19|R1|dffs[3] .is_wysiwyg = "true";
defparam \inst19|R1|dffs[3] .power_up = "low";
// synopsys translate_on

dffeas \inst19|R0|dffs[3] (
	.clk(\CLK~input_o ),
	.d(\inst19|inst|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst19|DEMUX4|auto_generated|w_anode1w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst19|R0|dffs [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst19|R0|dffs[3] .is_wysiwyg = "true";
defparam \inst19|R0|dffs[3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst19|MUX4B|auto_generated|l3_w3_n0_mux_dataout~1 (
// Equation(s):
// \inst19|MUX4B|auto_generated|l3_w3_n0_mux_dataout~1_combout  = ( \inst19|R1|dffs [3] & ( \inst19|R0|dffs [3] & ( (!\inst19|inst3|Add2~1_combout ) # ((!\inst19|inst3|Add2~0_combout  & (\inst19|R2|dffs [3])) # (\inst19|inst3|Add2~0_combout  & 
// ((\inst19|R3|dffs [3])))) ) ) ) # ( !\inst19|R1|dffs [3] & ( \inst19|R0|dffs [3] & ( (!\inst19|inst3|Add2~0_combout  & ((!\inst19|inst3|Add2~1_combout ) # ((\inst19|R2|dffs [3])))) # (\inst19|inst3|Add2~0_combout  & (\inst19|inst3|Add2~1_combout  & 
// ((\inst19|R3|dffs [3])))) ) ) ) # ( \inst19|R1|dffs [3] & ( !\inst19|R0|dffs [3] & ( (!\inst19|inst3|Add2~0_combout  & (\inst19|inst3|Add2~1_combout  & (\inst19|R2|dffs [3]))) # (\inst19|inst3|Add2~0_combout  & ((!\inst19|inst3|Add2~1_combout ) # 
// ((\inst19|R3|dffs [3])))) ) ) ) # ( !\inst19|R1|dffs [3] & ( !\inst19|R0|dffs [3] & ( (\inst19|inst3|Add2~1_combout  & ((!\inst19|inst3|Add2~0_combout  & (\inst19|R2|dffs [3])) # (\inst19|inst3|Add2~0_combout  & ((\inst19|R3|dffs [3]))))) ) ) )

	.dataa(!\inst19|inst3|Add2~0_combout ),
	.datab(!\inst19|inst3|Add2~1_combout ),
	.datac(!\inst19|R2|dffs [3]),
	.datad(!\inst19|R3|dffs [3]),
	.datae(!\inst19|R1|dffs [3]),
	.dataf(!\inst19|R0|dffs [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst19|MUX4B|auto_generated|l3_w3_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst19|MUX4B|auto_generated|l3_w3_n0_mux_dataout~1 .extended_lut = "off";
defparam \inst19|MUX4B|auto_generated|l3_w3_n0_mux_dataout~1 .lut_mask = 64'h021346578A9BCEDF;
defparam \inst19|MUX4B|auto_generated|l3_w3_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst17|$00000|auto_generated|l1_w3_n0_mux_dataout~0 (
// Equation(s):
// \inst17|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout  = ( \inst19|MUX4B|auto_generated|l3_w3_n0_mux_dataout~1_combout  & ( (!\inst2|stack_mux~0_combout  & (\inst|altsyncram_component|auto_generated|q_a [3])) # (\inst2|stack_mux~0_combout  & 
// (((!\inst19|inst3|Add2~2_combout ) # (\inst19|MUX4B|auto_generated|l3_w3_n0_mux_dataout~0_combout )))) ) ) # ( !\inst19|MUX4B|auto_generated|l3_w3_n0_mux_dataout~1_combout  & ( (!\inst2|stack_mux~0_combout  & (\inst|altsyncram_component|auto_generated|q_a 
// [3])) # (\inst2|stack_mux~0_combout  & (((\inst19|inst3|Add2~2_combout  & \inst19|MUX4B|auto_generated|l3_w3_n0_mux_dataout~0_combout )))) ) )

	.dataa(!\inst|altsyncram_component|auto_generated|q_a [3]),
	.datab(!\inst2|stack_mux~0_combout ),
	.datac(!\inst19|inst3|Add2~2_combout ),
	.datad(!\inst19|MUX4B|auto_generated|l3_w3_n0_mux_dataout~0_combout ),
	.datae(!\inst19|MUX4B|auto_generated|l3_w3_n0_mux_dataout~1_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst17|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst17|$00000|auto_generated|l1_w3_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst17|$00000|auto_generated|l1_w3_n0_mux_dataout~0 .lut_mask = 64'h4447747744477477;
defparam \inst17|$00000|auto_generated|l1_w3_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inst3|auto_generated|counter_reg_bit[3] (
	.clk(\CLK~input_o ),
	.d(\inst3|auto_generated|counter_comb_bita3~sumout ),
	.asdata(\inst17|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst2|pc_load~5_combout ),
	.ena(\inst3|auto_generated|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|auto_generated|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|auto_generated|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \inst3|auto_generated|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \inst|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst3|auto_generated|counter_reg_bit [10],\inst3|auto_generated|counter_reg_bit [9],\inst3|auto_generated|counter_reg_bit [8],\inst3|auto_generated|counter_reg_bit [7],\inst3|auto_generated|counter_reg_bit [6],\inst3|auto_generated|counter_reg_bit [5],
\inst3|auto_generated|counter_reg_bit [4],\inst3|auto_generated|counter_reg_bit [3],\inst3|auto_generated|counter_reg_bit [2],\inst3|auto_generated|counter_reg_bit [1],\inst3|auto_generated|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "prog_mem:inst|altsyncram:altsyncram_component|altsyncram_i1o1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 11;
defparam \inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "clock0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 2047;
defparam \inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 2048;
defparam \inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 16;
defparam \inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 11;
defparam \inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \inst19|R4|dffs[2] (
	.clk(\CLK~input_o ),
	.d(\inst19|inst|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst19|DEMUX4|auto_generated|w_anode48w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst19|R4|dffs [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst19|R4|dffs[2] .is_wysiwyg = "true";
defparam \inst19|R4|dffs[2] .power_up = "low";
// synopsys translate_on

dffeas \inst19|R5|dffs[2] (
	.clk(\CLK~input_o ),
	.d(\inst19|inst|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst19|DEMUX4|auto_generated|w_anode58w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst19|R5|dffs [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst19|R5|dffs[2] .is_wysiwyg = "true";
defparam \inst19|R5|dffs[2] .power_up = "low";
// synopsys translate_on

dffeas \inst19|R6|dffs[2] (
	.clk(\CLK~input_o ),
	.d(\inst19|inst|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst19|DEMUX4|auto_generated|w_anode68w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst19|R6|dffs [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst19|R6|dffs[2] .is_wysiwyg = "true";
defparam \inst19|R6|dffs[2] .power_up = "low";
// synopsys translate_on

dffeas \inst19|R7|dffs[2] (
	.clk(\CLK~input_o ),
	.d(\inst19|inst|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst19|DEMUX4|auto_generated|w_anode78w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst19|R7|dffs [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst19|R7|dffs[2] .is_wysiwyg = "true";
defparam \inst19|R7|dffs[2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst19|MUX4B|auto_generated|l3_w2_n0_mux_dataout~0 (
// Equation(s):
// \inst19|MUX4B|auto_generated|l3_w2_n0_mux_dataout~0_combout  = ( \inst19|inst3|Add2~0_combout  & ( \inst19|inst3|Add2~1_combout  & ( \inst19|R7|dffs [2] ) ) ) # ( !\inst19|inst3|Add2~0_combout  & ( \inst19|inst3|Add2~1_combout  & ( \inst19|R6|dffs [2] ) ) 
// ) # ( \inst19|inst3|Add2~0_combout  & ( !\inst19|inst3|Add2~1_combout  & ( \inst19|R5|dffs [2] ) ) ) # ( !\inst19|inst3|Add2~0_combout  & ( !\inst19|inst3|Add2~1_combout  & ( \inst19|R4|dffs [2] ) ) )

	.dataa(!\inst19|R4|dffs [2]),
	.datab(!\inst19|R5|dffs [2]),
	.datac(!\inst19|R6|dffs [2]),
	.datad(!\inst19|R7|dffs [2]),
	.datae(!\inst19|inst3|Add2~0_combout ),
	.dataf(!\inst19|inst3|Add2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst19|MUX4B|auto_generated|l3_w2_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst19|MUX4B|auto_generated|l3_w2_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst19|MUX4B|auto_generated|l3_w2_n0_mux_dataout~0 .lut_mask = 64'h555533330F0F00FF;
defparam \inst19|MUX4B|auto_generated|l3_w2_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inst19|R2|dffs[2] (
	.clk(\CLK~input_o ),
	.d(\inst19|inst|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst19|DEMUX4|auto_generated|w_anode28w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst19|R2|dffs [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst19|R2|dffs[2] .is_wysiwyg = "true";
defparam \inst19|R2|dffs[2] .power_up = "low";
// synopsys translate_on

dffeas \inst19|R3|dffs[2] (
	.clk(\CLK~input_o ),
	.d(\inst19|inst|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst19|DEMUX4|auto_generated|w_anode38w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst19|R3|dffs [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst19|R3|dffs[2] .is_wysiwyg = "true";
defparam \inst19|R3|dffs[2] .power_up = "low";
// synopsys translate_on

dffeas \inst19|R1|dffs[2] (
	.clk(\CLK~input_o ),
	.d(\inst19|inst|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst19|DEMUX4|auto_generated|w_anode18w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst19|R1|dffs [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst19|R1|dffs[2] .is_wysiwyg = "true";
defparam \inst19|R1|dffs[2] .power_up = "low";
// synopsys translate_on

dffeas \inst19|R0|dffs[2] (
	.clk(\CLK~input_o ),
	.d(\inst19|inst|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst19|DEMUX4|auto_generated|w_anode1w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst19|R0|dffs [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst19|R0|dffs[2] .is_wysiwyg = "true";
defparam \inst19|R0|dffs[2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst19|MUX4B|auto_generated|l3_w2_n0_mux_dataout~1 (
// Equation(s):
// \inst19|MUX4B|auto_generated|l3_w2_n0_mux_dataout~1_combout  = ( \inst19|R1|dffs [2] & ( \inst19|R0|dffs [2] & ( (!\inst19|inst3|Add2~1_combout ) # ((!\inst19|inst3|Add2~0_combout  & (\inst19|R2|dffs [2])) # (\inst19|inst3|Add2~0_combout  & 
// ((\inst19|R3|dffs [2])))) ) ) ) # ( !\inst19|R1|dffs [2] & ( \inst19|R0|dffs [2] & ( (!\inst19|inst3|Add2~0_combout  & ((!\inst19|inst3|Add2~1_combout ) # ((\inst19|R2|dffs [2])))) # (\inst19|inst3|Add2~0_combout  & (\inst19|inst3|Add2~1_combout  & 
// ((\inst19|R3|dffs [2])))) ) ) ) # ( \inst19|R1|dffs [2] & ( !\inst19|R0|dffs [2] & ( (!\inst19|inst3|Add2~0_combout  & (\inst19|inst3|Add2~1_combout  & (\inst19|R2|dffs [2]))) # (\inst19|inst3|Add2~0_combout  & ((!\inst19|inst3|Add2~1_combout ) # 
// ((\inst19|R3|dffs [2])))) ) ) ) # ( !\inst19|R1|dffs [2] & ( !\inst19|R0|dffs [2] & ( (\inst19|inst3|Add2~1_combout  & ((!\inst19|inst3|Add2~0_combout  & (\inst19|R2|dffs [2])) # (\inst19|inst3|Add2~0_combout  & ((\inst19|R3|dffs [2]))))) ) ) )

	.dataa(!\inst19|inst3|Add2~0_combout ),
	.datab(!\inst19|inst3|Add2~1_combout ),
	.datac(!\inst19|R2|dffs [2]),
	.datad(!\inst19|R3|dffs [2]),
	.datae(!\inst19|R1|dffs [2]),
	.dataf(!\inst19|R0|dffs [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst19|MUX4B|auto_generated|l3_w2_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst19|MUX4B|auto_generated|l3_w2_n0_mux_dataout~1 .extended_lut = "off";
defparam \inst19|MUX4B|auto_generated|l3_w2_n0_mux_dataout~1 .lut_mask = 64'h021346578A9BCEDF;
defparam \inst19|MUX4B|auto_generated|l3_w2_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst17|$00000|auto_generated|l1_w2_n0_mux_dataout~0 (
// Equation(s):
// \inst17|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout  = ( \inst19|MUX4B|auto_generated|l3_w2_n0_mux_dataout~1_combout  & ( (!\inst2|stack_mux~0_combout  & (\inst|altsyncram_component|auto_generated|q_a [2])) # (\inst2|stack_mux~0_combout  & 
// (((!\inst19|inst3|Add2~2_combout ) # (\inst19|MUX4B|auto_generated|l3_w2_n0_mux_dataout~0_combout )))) ) ) # ( !\inst19|MUX4B|auto_generated|l3_w2_n0_mux_dataout~1_combout  & ( (!\inst2|stack_mux~0_combout  & (\inst|altsyncram_component|auto_generated|q_a 
// [2])) # (\inst2|stack_mux~0_combout  & (((\inst19|inst3|Add2~2_combout  & \inst19|MUX4B|auto_generated|l3_w2_n0_mux_dataout~0_combout )))) ) )

	.dataa(!\inst|altsyncram_component|auto_generated|q_a [2]),
	.datab(!\inst2|stack_mux~0_combout ),
	.datac(!\inst19|inst3|Add2~2_combout ),
	.datad(!\inst19|MUX4B|auto_generated|l3_w2_n0_mux_dataout~0_combout ),
	.datae(!\inst19|MUX4B|auto_generated|l3_w2_n0_mux_dataout~1_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst17|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst17|$00000|auto_generated|l1_w2_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst17|$00000|auto_generated|l1_w2_n0_mux_dataout~0 .lut_mask = 64'h4447747744477477;
defparam \inst17|$00000|auto_generated|l1_w2_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inst3|auto_generated|counter_reg_bit[2] (
	.clk(\CLK~input_o ),
	.d(\inst3|auto_generated|counter_comb_bita2~sumout ),
	.asdata(\inst17|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst2|pc_load~5_combout ),
	.ena(\inst3|auto_generated|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|auto_generated|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|auto_generated|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \inst3|auto_generated|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \inst|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst3|auto_generated|counter_reg_bit [10],\inst3|auto_generated|counter_reg_bit [9],\inst3|auto_generated|counter_reg_bit [8],\inst3|auto_generated|counter_reg_bit [7],\inst3|auto_generated|counter_reg_bit [6],\inst3|auto_generated|counter_reg_bit [5],
\inst3|auto_generated|counter_reg_bit [4],\inst3|auto_generated|counter_reg_bit [3],\inst3|auto_generated|counter_reg_bit [2],\inst3|auto_generated|counter_reg_bit [1],\inst3|auto_generated|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "prog_mem:inst|altsyncram:altsyncram_component|altsyncram_i1o1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 11;
defparam \inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "clock0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 2047;
defparam \inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 2048;
defparam \inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 16;
defparam \inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 11;
defparam \inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \inst19|R4|dffs[1] (
	.clk(\CLK~input_o ),
	.d(\inst19|inst|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst19|DEMUX4|auto_generated|w_anode48w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst19|R4|dffs [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst19|R4|dffs[1] .is_wysiwyg = "true";
defparam \inst19|R4|dffs[1] .power_up = "low";
// synopsys translate_on

dffeas \inst19|R5|dffs[1] (
	.clk(\CLK~input_o ),
	.d(\inst19|inst|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst19|DEMUX4|auto_generated|w_anode58w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst19|R5|dffs [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst19|R5|dffs[1] .is_wysiwyg = "true";
defparam \inst19|R5|dffs[1] .power_up = "low";
// synopsys translate_on

dffeas \inst19|R6|dffs[1] (
	.clk(\CLK~input_o ),
	.d(\inst19|inst|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst19|DEMUX4|auto_generated|w_anode68w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst19|R6|dffs [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst19|R6|dffs[1] .is_wysiwyg = "true";
defparam \inst19|R6|dffs[1] .power_up = "low";
// synopsys translate_on

dffeas \inst19|R7|dffs[1] (
	.clk(\CLK~input_o ),
	.d(\inst19|inst|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst19|DEMUX4|auto_generated|w_anode78w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst19|R7|dffs [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst19|R7|dffs[1] .is_wysiwyg = "true";
defparam \inst19|R7|dffs[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst19|MUX4B|auto_generated|l3_w1_n0_mux_dataout~0 (
// Equation(s):
// \inst19|MUX4B|auto_generated|l3_w1_n0_mux_dataout~0_combout  = ( \inst19|inst3|Add2~0_combout  & ( \inst19|inst3|Add2~1_combout  & ( \inst19|R7|dffs [1] ) ) ) # ( !\inst19|inst3|Add2~0_combout  & ( \inst19|inst3|Add2~1_combout  & ( \inst19|R6|dffs [1] ) ) 
// ) # ( \inst19|inst3|Add2~0_combout  & ( !\inst19|inst3|Add2~1_combout  & ( \inst19|R5|dffs [1] ) ) ) # ( !\inst19|inst3|Add2~0_combout  & ( !\inst19|inst3|Add2~1_combout  & ( \inst19|R4|dffs [1] ) ) )

	.dataa(!\inst19|R4|dffs [1]),
	.datab(!\inst19|R5|dffs [1]),
	.datac(!\inst19|R6|dffs [1]),
	.datad(!\inst19|R7|dffs [1]),
	.datae(!\inst19|inst3|Add2~0_combout ),
	.dataf(!\inst19|inst3|Add2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst19|MUX4B|auto_generated|l3_w1_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst19|MUX4B|auto_generated|l3_w1_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst19|MUX4B|auto_generated|l3_w1_n0_mux_dataout~0 .lut_mask = 64'h555533330F0F00FF;
defparam \inst19|MUX4B|auto_generated|l3_w1_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inst19|R2|dffs[1] (
	.clk(\CLK~input_o ),
	.d(\inst19|inst|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst19|DEMUX4|auto_generated|w_anode28w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst19|R2|dffs [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst19|R2|dffs[1] .is_wysiwyg = "true";
defparam \inst19|R2|dffs[1] .power_up = "low";
// synopsys translate_on

dffeas \inst19|R3|dffs[1] (
	.clk(\CLK~input_o ),
	.d(\inst19|inst|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst19|DEMUX4|auto_generated|w_anode38w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst19|R3|dffs [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst19|R3|dffs[1] .is_wysiwyg = "true";
defparam \inst19|R3|dffs[1] .power_up = "low";
// synopsys translate_on

dffeas \inst19|R1|dffs[1] (
	.clk(\CLK~input_o ),
	.d(\inst19|inst|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst19|DEMUX4|auto_generated|w_anode18w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst19|R1|dffs [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst19|R1|dffs[1] .is_wysiwyg = "true";
defparam \inst19|R1|dffs[1] .power_up = "low";
// synopsys translate_on

dffeas \inst19|R0|dffs[1] (
	.clk(\CLK~input_o ),
	.d(\inst19|inst|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst19|DEMUX4|auto_generated|w_anode1w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst19|R0|dffs [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst19|R0|dffs[1] .is_wysiwyg = "true";
defparam \inst19|R0|dffs[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst19|MUX4B|auto_generated|l3_w1_n0_mux_dataout~1 (
// Equation(s):
// \inst19|MUX4B|auto_generated|l3_w1_n0_mux_dataout~1_combout  = ( \inst19|R1|dffs [1] & ( \inst19|R0|dffs [1] & ( (!\inst19|inst3|Add2~1_combout ) # ((!\inst19|inst3|Add2~0_combout  & (\inst19|R2|dffs [1])) # (\inst19|inst3|Add2~0_combout  & 
// ((\inst19|R3|dffs [1])))) ) ) ) # ( !\inst19|R1|dffs [1] & ( \inst19|R0|dffs [1] & ( (!\inst19|inst3|Add2~0_combout  & ((!\inst19|inst3|Add2~1_combout ) # ((\inst19|R2|dffs [1])))) # (\inst19|inst3|Add2~0_combout  & (\inst19|inst3|Add2~1_combout  & 
// ((\inst19|R3|dffs [1])))) ) ) ) # ( \inst19|R1|dffs [1] & ( !\inst19|R0|dffs [1] & ( (!\inst19|inst3|Add2~0_combout  & (\inst19|inst3|Add2~1_combout  & (\inst19|R2|dffs [1]))) # (\inst19|inst3|Add2~0_combout  & ((!\inst19|inst3|Add2~1_combout ) # 
// ((\inst19|R3|dffs [1])))) ) ) ) # ( !\inst19|R1|dffs [1] & ( !\inst19|R0|dffs [1] & ( (\inst19|inst3|Add2~1_combout  & ((!\inst19|inst3|Add2~0_combout  & (\inst19|R2|dffs [1])) # (\inst19|inst3|Add2~0_combout  & ((\inst19|R3|dffs [1]))))) ) ) )

	.dataa(!\inst19|inst3|Add2~0_combout ),
	.datab(!\inst19|inst3|Add2~1_combout ),
	.datac(!\inst19|R2|dffs [1]),
	.datad(!\inst19|R3|dffs [1]),
	.datae(!\inst19|R1|dffs [1]),
	.dataf(!\inst19|R0|dffs [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst19|MUX4B|auto_generated|l3_w1_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst19|MUX4B|auto_generated|l3_w1_n0_mux_dataout~1 .extended_lut = "off";
defparam \inst19|MUX4B|auto_generated|l3_w1_n0_mux_dataout~1 .lut_mask = 64'h021346578A9BCEDF;
defparam \inst19|MUX4B|auto_generated|l3_w1_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst17|$00000|auto_generated|l1_w1_n0_mux_dataout~0 (
// Equation(s):
// \inst17|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout  = ( \inst19|MUX4B|auto_generated|l3_w1_n0_mux_dataout~1_combout  & ( (!\inst2|stack_mux~0_combout  & (\inst|altsyncram_component|auto_generated|q_a [1])) # (\inst2|stack_mux~0_combout  & 
// (((!\inst19|inst3|Add2~2_combout ) # (\inst19|MUX4B|auto_generated|l3_w1_n0_mux_dataout~0_combout )))) ) ) # ( !\inst19|MUX4B|auto_generated|l3_w1_n0_mux_dataout~1_combout  & ( (!\inst2|stack_mux~0_combout  & (\inst|altsyncram_component|auto_generated|q_a 
// [1])) # (\inst2|stack_mux~0_combout  & (((\inst19|inst3|Add2~2_combout  & \inst19|MUX4B|auto_generated|l3_w1_n0_mux_dataout~0_combout )))) ) )

	.dataa(!\inst|altsyncram_component|auto_generated|q_a [1]),
	.datab(!\inst2|stack_mux~0_combout ),
	.datac(!\inst19|inst3|Add2~2_combout ),
	.datad(!\inst19|MUX4B|auto_generated|l3_w1_n0_mux_dataout~0_combout ),
	.datae(!\inst19|MUX4B|auto_generated|l3_w1_n0_mux_dataout~1_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst17|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst17|$00000|auto_generated|l1_w1_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst17|$00000|auto_generated|l1_w1_n0_mux_dataout~0 .lut_mask = 64'h4447747744477477;
defparam \inst17|$00000|auto_generated|l1_w1_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inst3|auto_generated|counter_reg_bit[1] (
	.clk(\CLK~input_o ),
	.d(\inst3|auto_generated|counter_comb_bita1~sumout ),
	.asdata(\inst17|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst2|pc_load~5_combout ),
	.ena(\inst3|auto_generated|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|auto_generated|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|auto_generated|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \inst3|auto_generated|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \inst|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst3|auto_generated|counter_reg_bit [10],\inst3|auto_generated|counter_reg_bit [9],\inst3|auto_generated|counter_reg_bit [8],\inst3|auto_generated|counter_reg_bit [7],\inst3|auto_generated|counter_reg_bit [6],\inst3|auto_generated|counter_reg_bit [5],
\inst3|auto_generated|counter_reg_bit [4],\inst3|auto_generated|counter_reg_bit [3],\inst3|auto_generated|counter_reg_bit [2],\inst3|auto_generated|counter_reg_bit [1],\inst3|auto_generated|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "prog_mem:inst|altsyncram:altsyncram_component|altsyncram_i1o1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 11;
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 2047;
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 2048;
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 16;
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 11;
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \inst19|R4|dffs[0] (
	.clk(\CLK~input_o ),
	.d(\inst19|inst|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst19|DEMUX4|auto_generated|w_anode48w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst19|R4|dffs [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst19|R4|dffs[0] .is_wysiwyg = "true";
defparam \inst19|R4|dffs[0] .power_up = "low";
// synopsys translate_on

dffeas \inst19|R5|dffs[0] (
	.clk(\CLK~input_o ),
	.d(\inst19|inst|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst19|DEMUX4|auto_generated|w_anode58w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst19|R5|dffs [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst19|R5|dffs[0] .is_wysiwyg = "true";
defparam \inst19|R5|dffs[0] .power_up = "low";
// synopsys translate_on

dffeas \inst19|R6|dffs[0] (
	.clk(\CLK~input_o ),
	.d(\inst19|inst|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst19|DEMUX4|auto_generated|w_anode68w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst19|R6|dffs [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst19|R6|dffs[0] .is_wysiwyg = "true";
defparam \inst19|R6|dffs[0] .power_up = "low";
// synopsys translate_on

dffeas \inst19|R7|dffs[0] (
	.clk(\CLK~input_o ),
	.d(\inst19|inst|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst19|DEMUX4|auto_generated|w_anode78w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst19|R7|dffs [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst19|R7|dffs[0] .is_wysiwyg = "true";
defparam \inst19|R7|dffs[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst19|MUX4B|auto_generated|l3_w0_n0_mux_dataout~0 (
// Equation(s):
// \inst19|MUX4B|auto_generated|l3_w0_n0_mux_dataout~0_combout  = ( \inst19|inst3|Add2~0_combout  & ( \inst19|inst3|Add2~1_combout  & ( \inst19|R7|dffs [0] ) ) ) # ( !\inst19|inst3|Add2~0_combout  & ( \inst19|inst3|Add2~1_combout  & ( \inst19|R6|dffs [0] ) ) 
// ) # ( \inst19|inst3|Add2~0_combout  & ( !\inst19|inst3|Add2~1_combout  & ( \inst19|R5|dffs [0] ) ) ) # ( !\inst19|inst3|Add2~0_combout  & ( !\inst19|inst3|Add2~1_combout  & ( \inst19|R4|dffs [0] ) ) )

	.dataa(!\inst19|R4|dffs [0]),
	.datab(!\inst19|R5|dffs [0]),
	.datac(!\inst19|R6|dffs [0]),
	.datad(!\inst19|R7|dffs [0]),
	.datae(!\inst19|inst3|Add2~0_combout ),
	.dataf(!\inst19|inst3|Add2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst19|MUX4B|auto_generated|l3_w0_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst19|MUX4B|auto_generated|l3_w0_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst19|MUX4B|auto_generated|l3_w0_n0_mux_dataout~0 .lut_mask = 64'h555533330F0F00FF;
defparam \inst19|MUX4B|auto_generated|l3_w0_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inst19|R2|dffs[0] (
	.clk(\CLK~input_o ),
	.d(\inst19|inst|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst19|DEMUX4|auto_generated|w_anode28w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst19|R2|dffs [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst19|R2|dffs[0] .is_wysiwyg = "true";
defparam \inst19|R2|dffs[0] .power_up = "low";
// synopsys translate_on

dffeas \inst19|R3|dffs[0] (
	.clk(\CLK~input_o ),
	.d(\inst19|inst|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst19|DEMUX4|auto_generated|w_anode38w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst19|R3|dffs [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst19|R3|dffs[0] .is_wysiwyg = "true";
defparam \inst19|R3|dffs[0] .power_up = "low";
// synopsys translate_on

dffeas \inst19|R1|dffs[0] (
	.clk(\CLK~input_o ),
	.d(\inst19|inst|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst19|DEMUX4|auto_generated|w_anode18w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst19|R1|dffs [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst19|R1|dffs[0] .is_wysiwyg = "true";
defparam \inst19|R1|dffs[0] .power_up = "low";
// synopsys translate_on

dffeas \inst19|R0|dffs[0] (
	.clk(\CLK~input_o ),
	.d(\inst19|inst|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst19|DEMUX4|auto_generated|w_anode1w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst19|R0|dffs [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst19|R0|dffs[0] .is_wysiwyg = "true";
defparam \inst19|R0|dffs[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst19|MUX4B|auto_generated|l3_w0_n0_mux_dataout~1 (
// Equation(s):
// \inst19|MUX4B|auto_generated|l3_w0_n0_mux_dataout~1_combout  = ( \inst19|R1|dffs [0] & ( \inst19|R0|dffs [0] & ( (!\inst19|inst3|Add2~1_combout ) # ((!\inst19|inst3|Add2~0_combout  & (\inst19|R2|dffs [0])) # (\inst19|inst3|Add2~0_combout  & 
// ((\inst19|R3|dffs [0])))) ) ) ) # ( !\inst19|R1|dffs [0] & ( \inst19|R0|dffs [0] & ( (!\inst19|inst3|Add2~0_combout  & ((!\inst19|inst3|Add2~1_combout ) # ((\inst19|R2|dffs [0])))) # (\inst19|inst3|Add2~0_combout  & (\inst19|inst3|Add2~1_combout  & 
// ((\inst19|R3|dffs [0])))) ) ) ) # ( \inst19|R1|dffs [0] & ( !\inst19|R0|dffs [0] & ( (!\inst19|inst3|Add2~0_combout  & (\inst19|inst3|Add2~1_combout  & (\inst19|R2|dffs [0]))) # (\inst19|inst3|Add2~0_combout  & ((!\inst19|inst3|Add2~1_combout ) # 
// ((\inst19|R3|dffs [0])))) ) ) ) # ( !\inst19|R1|dffs [0] & ( !\inst19|R0|dffs [0] & ( (\inst19|inst3|Add2~1_combout  & ((!\inst19|inst3|Add2~0_combout  & (\inst19|R2|dffs [0])) # (\inst19|inst3|Add2~0_combout  & ((\inst19|R3|dffs [0]))))) ) ) )

	.dataa(!\inst19|inst3|Add2~0_combout ),
	.datab(!\inst19|inst3|Add2~1_combout ),
	.datac(!\inst19|R2|dffs [0]),
	.datad(!\inst19|R3|dffs [0]),
	.datae(!\inst19|R1|dffs [0]),
	.dataf(!\inst19|R0|dffs [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst19|MUX4B|auto_generated|l3_w0_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst19|MUX4B|auto_generated|l3_w0_n0_mux_dataout~1 .extended_lut = "off";
defparam \inst19|MUX4B|auto_generated|l3_w0_n0_mux_dataout~1 .lut_mask = 64'h021346578A9BCEDF;
defparam \inst19|MUX4B|auto_generated|l3_w0_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst17|$00000|auto_generated|l1_w0_n0_mux_dataout~0 (
// Equation(s):
// \inst17|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout  = ( \inst19|MUX4B|auto_generated|l3_w0_n0_mux_dataout~1_combout  & ( (!\inst2|stack_mux~0_combout  & (\inst|altsyncram_component|auto_generated|q_a [0])) # (\inst2|stack_mux~0_combout  & 
// (((!\inst19|inst3|Add2~2_combout ) # (\inst19|MUX4B|auto_generated|l3_w0_n0_mux_dataout~0_combout )))) ) ) # ( !\inst19|MUX4B|auto_generated|l3_w0_n0_mux_dataout~1_combout  & ( (!\inst2|stack_mux~0_combout  & (\inst|altsyncram_component|auto_generated|q_a 
// [0])) # (\inst2|stack_mux~0_combout  & (((\inst19|inst3|Add2~2_combout  & \inst19|MUX4B|auto_generated|l3_w0_n0_mux_dataout~0_combout )))) ) )

	.dataa(!\inst|altsyncram_component|auto_generated|q_a [0]),
	.datab(!\inst2|stack_mux~0_combout ),
	.datac(!\inst19|inst3|Add2~2_combout ),
	.datad(!\inst19|MUX4B|auto_generated|l3_w0_n0_mux_dataout~0_combout ),
	.datae(!\inst19|MUX4B|auto_generated|l3_w0_n0_mux_dataout~1_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst17|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst17|$00000|auto_generated|l1_w0_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst17|$00000|auto_generated|l1_w0_n0_mux_dataout~0 .lut_mask = 64'h4447747744477477;
defparam \inst17|$00000|auto_generated|l1_w0_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inst3|auto_generated|counter_reg_bit[0] (
	.clk(\CLK~input_o ),
	.d(\inst3|auto_generated|counter_comb_bita0~sumout ),
	.asdata(\inst17|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst2|pc_load~5_combout ),
	.ena(\inst3|auto_generated|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|auto_generated|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|auto_generated|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \inst3|auto_generated|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \inst|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst3|auto_generated|counter_reg_bit [10],\inst3|auto_generated|counter_reg_bit [9],\inst3|auto_generated|counter_reg_bit [8],\inst3|auto_generated|counter_reg_bit [7],\inst3|auto_generated|counter_reg_bit [6],\inst3|auto_generated|counter_reg_bit [5],
\inst3|auto_generated|counter_reg_bit [4],\inst3|auto_generated|counter_reg_bit [3],\inst3|auto_generated|counter_reg_bit [2],\inst3|auto_generated|counter_reg_bit [1],\inst3|auto_generated|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "prog_mem:inst|altsyncram:altsyncram_component|altsyncram_i1o1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 11;
defparam \inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "clock0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 2047;
defparam \inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 2048;
defparam \inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 16;
defparam \inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 11;
defparam \inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M20K";
// synopsys translate_on

cyclonev_lcell_comb \inst2|WrEn~0 (
// Equation(s):
// \inst2|WrEn~0_combout  = ( \inst9|inst2|dffs [1] & ( (!\inst|altsyncram_component|auto_generated|q_a [12] & (\inst|altsyncram_component|auto_generated|q_a [13] & (!\inst|altsyncram_component|auto_generated|q_a [14] & 
// !\inst|altsyncram_component|auto_generated|q_a [15]))) ) )

	.dataa(!\inst|altsyncram_component|auto_generated|q_a [12]),
	.datab(!\inst|altsyncram_component|auto_generated|q_a [13]),
	.datac(!\inst|altsyncram_component|auto_generated|q_a [14]),
	.datad(!\inst|altsyncram_component|auto_generated|q_a [15]),
	.datae(!\inst9|inst2|dffs [1]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst2|WrEn~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst2|WrEn~0 .extended_lut = "off";
defparam \inst2|WrEn~0 .lut_mask = 64'h0000200000002000;
defparam \inst2|WrEn~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inst11|R0|dffs[15] (
	.clk(\CLK~input_o ),
	.d(\inst1|altsyncram_component|auto_generated|q_a [15]),
	.asdata(\inst16|$00000|auto_generated|l1_w15_n0_mux_dataout~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst2|acc_load~combout ),
	.ena(\inst11|G1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|R0|dffs [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|R0|dffs[15] .is_wysiwyg = "true";
defparam \inst11|R0|dffs[15] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst11|MUX4A|auto_generated|l2_w15_n0_mux_dataout~0 (
// Equation(s):
// \inst11|MUX4A|auto_generated|l2_w15_n0_mux_dataout~0_combout  = ( \inst7|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout  & ( \inst7|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout  & ( \inst11|R3|dffs [15] ) ) ) # ( 
// !\inst7|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout  & ( \inst7|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout  & ( \inst11|R2|dffs [15] ) ) ) # ( \inst7|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout  & ( 
// !\inst7|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout  & ( \inst11|R1|dffs [15] ) ) ) # ( !\inst7|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout  & ( !\inst7|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout  & ( \inst11|R0|dffs [15] ) ) )

	.dataa(!\inst11|R0|dffs [15]),
	.datab(!\inst11|R1|dffs [15]),
	.datac(!\inst11|R2|dffs [15]),
	.datad(!\inst11|R3|dffs [15]),
	.datae(!\inst7|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout ),
	.dataf(!\inst7|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|MUX4A|auto_generated|l2_w15_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|MUX4A|auto_generated|l2_w15_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst11|MUX4A|auto_generated|l2_w15_n0_mux_dataout~0 .lut_mask = 64'h555533330F0F00FF;
defparam \inst11|MUX4A|auto_generated|l2_w15_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst12|Mux0~1 (
// Equation(s):
// \inst12|Mux0~1_combout  = (!\inst12|Mux0~0_combout  & (((\inst12|Add0~1_sumout )))) # (\inst12|Mux0~0_combout  & (\inst11|MUX4A|auto_generated|l2_w15_n0_mux_dataout~0_combout  & ((!\inst12|Mux11~0_combout ))))

	.dataa(!\inst11|MUX4A|auto_generated|l2_w15_n0_mux_dataout~0_combout ),
	.datab(!\inst12|Add0~1_sumout ),
	.datac(!\inst12|Mux0~0_combout ),
	.datad(!\inst12|Mux11~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst12|Mux0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst12|Mux0~1 .extended_lut = "off";
defparam \inst12|Mux0~1 .lut_mask = 64'h3530353035303530;
defparam \inst12|Mux0~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst12|Mux1~1 (
// Equation(s):
// \inst12|Mux1~1_combout  = (!\inst12|Mux0~0_combout  & (\inst12|Add0~5_sumout )) # (\inst12|Mux0~0_combout  & ((\inst12|Mux1~0_combout )))

	.dataa(!\inst12|Mux0~0_combout ),
	.datab(!\inst12|Add0~5_sumout ),
	.datac(!\inst12|Mux1~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst12|Mux1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst12|Mux1~1 .extended_lut = "off";
defparam \inst12|Mux1~1 .lut_mask = 64'h2727272727272727;
defparam \inst12|Mux1~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst12|Mux2~1 (
// Equation(s):
// \inst12|Mux2~1_combout  = (!\inst12|Mux0~0_combout  & (\inst12|Add0~9_sumout )) # (\inst12|Mux0~0_combout  & ((\inst12|Mux2~0_combout )))

	.dataa(!\inst12|Mux0~0_combout ),
	.datab(!\inst12|Add0~9_sumout ),
	.datac(!\inst12|Mux2~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst12|Mux2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst12|Mux2~1 .extended_lut = "off";
defparam \inst12|Mux2~1 .lut_mask = 64'h2727272727272727;
defparam \inst12|Mux2~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst12|Mux3~1 (
// Equation(s):
// \inst12|Mux3~1_combout  = (!\inst12|Mux0~0_combout  & (\inst12|Add0~13_sumout )) # (\inst12|Mux0~0_combout  & ((\inst12|Mux3~0_combout )))

	.dataa(!\inst12|Mux0~0_combout ),
	.datab(!\inst12|Add0~13_sumout ),
	.datac(!\inst12|Mux3~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst12|Mux3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst12|Mux3~1 .extended_lut = "off";
defparam \inst12|Mux3~1 .lut_mask = 64'h2727272727272727;
defparam \inst12|Mux3~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst12|Mux4~1 (
// Equation(s):
// \inst12|Mux4~1_combout  = (!\inst12|Mux0~0_combout  & (\inst12|Add0~17_sumout )) # (\inst12|Mux0~0_combout  & ((\inst12|Mux4~0_combout )))

	.dataa(!\inst12|Mux0~0_combout ),
	.datab(!\inst12|Add0~17_sumout ),
	.datac(!\inst12|Mux4~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst12|Mux4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst12|Mux4~1 .extended_lut = "off";
defparam \inst12|Mux4~1 .lut_mask = 64'h2727272727272727;
defparam \inst12|Mux4~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst12|Mux5~1 (
// Equation(s):
// \inst12|Mux5~1_combout  = (!\inst12|Mux0~0_combout  & (\inst12|Add0~21_sumout )) # (\inst12|Mux0~0_combout  & ((\inst12|Mux5~0_combout )))

	.dataa(!\inst12|Mux0~0_combout ),
	.datab(!\inst12|Add0~21_sumout ),
	.datac(!\inst12|Mux5~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst12|Mux5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst12|Mux5~1 .extended_lut = "off";
defparam \inst12|Mux5~1 .lut_mask = 64'h2727272727272727;
defparam \inst12|Mux5~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst12|Mux6~1 (
// Equation(s):
// \inst12|Mux6~1_combout  = (!\inst12|Mux0~0_combout  & (\inst12|Add0~25_sumout )) # (\inst12|Mux0~0_combout  & ((\inst12|Mux6~0_combout )))

	.dataa(!\inst12|Mux0~0_combout ),
	.datab(!\inst12|Add0~25_sumout ),
	.datac(!\inst12|Mux6~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst12|Mux6~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst12|Mux6~1 .extended_lut = "off";
defparam \inst12|Mux6~1 .lut_mask = 64'h2727272727272727;
defparam \inst12|Mux6~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst12|Mux7~1 (
// Equation(s):
// \inst12|Mux7~1_combout  = (!\inst12|Mux0~0_combout  & (\inst12|Add0~29_sumout )) # (\inst12|Mux0~0_combout  & ((\inst12|Mux7~0_combout )))

	.dataa(!\inst12|Mux0~0_combout ),
	.datab(!\inst12|Add0~29_sumout ),
	.datac(!\inst12|Mux7~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst12|Mux7~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst12|Mux7~1 .extended_lut = "off";
defparam \inst12|Mux7~1 .lut_mask = 64'h2727272727272727;
defparam \inst12|Mux7~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst12|Mux8~1 (
// Equation(s):
// \inst12|Mux8~1_combout  = (!\inst12|Mux0~0_combout  & (\inst12|Add0~33_sumout )) # (\inst12|Mux0~0_combout  & ((\inst12|Mux8~0_combout )))

	.dataa(!\inst12|Mux0~0_combout ),
	.datab(!\inst12|Add0~33_sumout ),
	.datac(!\inst12|Mux8~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst12|Mux8~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst12|Mux8~1 .extended_lut = "off";
defparam \inst12|Mux8~1 .lut_mask = 64'h2727272727272727;
defparam \inst12|Mux8~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst12|Mux9~1 (
// Equation(s):
// \inst12|Mux9~1_combout  = (!\inst12|Mux0~0_combout  & (\inst12|Add0~37_sumout )) # (\inst12|Mux0~0_combout  & ((\inst12|Mux9~0_combout )))

	.dataa(!\inst12|Mux0~0_combout ),
	.datab(!\inst12|Add0~37_sumout ),
	.datac(!\inst12|Mux9~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst12|Mux9~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst12|Mux9~1 .extended_lut = "off";
defparam \inst12|Mux9~1 .lut_mask = 64'h2727272727272727;
defparam \inst12|Mux9~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst12|Mux10~1 (
// Equation(s):
// \inst12|Mux10~1_combout  = (!\inst12|Mux0~0_combout  & (\inst12|Add0~41_sumout )) # (\inst12|Mux0~0_combout  & ((\inst12|Mux10~0_combout )))

	.dataa(!\inst12|Mux0~0_combout ),
	.datab(!\inst12|Add0~41_sumout ),
	.datac(!\inst12|Mux10~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst12|Mux10~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst12|Mux10~1 .extended_lut = "off";
defparam \inst12|Mux10~1 .lut_mask = 64'h2727272727272727;
defparam \inst12|Mux10~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst12|Mux11~2 (
// Equation(s):
// \inst12|Mux11~2_combout  = (!\inst12|Mux0~0_combout  & (\inst12|Add0~45_sumout )) # (\inst12|Mux0~0_combout  & ((\inst12|Mux11~1_combout )))

	.dataa(!\inst12|Mux0~0_combout ),
	.datab(!\inst12|Add0~45_sumout ),
	.datac(!\inst12|Mux11~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst12|Mux11~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst12|Mux11~2 .extended_lut = "off";
defparam \inst12|Mux11~2 .lut_mask = 64'h2727272727272727;
defparam \inst12|Mux11~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst12|Mux12~1 (
// Equation(s):
// \inst12|Mux12~1_combout  = (!\inst12|Mux0~0_combout  & (\inst12|Add0~49_sumout )) # (\inst12|Mux0~0_combout  & ((\inst12|Mux12~0_combout )))

	.dataa(!\inst12|Mux0~0_combout ),
	.datab(!\inst12|Add0~49_sumout ),
	.datac(!\inst12|Mux12~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst12|Mux12~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst12|Mux12~1 .extended_lut = "off";
defparam \inst12|Mux12~1 .lut_mask = 64'h2727272727272727;
defparam \inst12|Mux12~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst12|Mux13~1 (
// Equation(s):
// \inst12|Mux13~1_combout  = (!\inst12|Mux0~0_combout  & (\inst12|Add0~53_sumout )) # (\inst12|Mux0~0_combout  & ((\inst12|Mux13~0_combout )))

	.dataa(!\inst12|Mux0~0_combout ),
	.datab(!\inst12|Add0~53_sumout ),
	.datac(!\inst12|Mux13~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst12|Mux13~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst12|Mux13~1 .extended_lut = "off";
defparam \inst12|Mux13~1 .lut_mask = 64'h2727272727272727;
defparam \inst12|Mux13~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst12|Mux14~1 (
// Equation(s):
// \inst12|Mux14~1_combout  = (!\inst12|Mux0~0_combout  & (\inst12|Add0~57_sumout )) # (\inst12|Mux0~0_combout  & ((\inst12|Mux14~0_combout )))

	.dataa(!\inst12|Mux0~0_combout ),
	.datab(!\inst12|Add0~57_sumout ),
	.datac(!\inst12|Mux14~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst12|Mux14~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst12|Mux14~1 .extended_lut = "off";
defparam \inst12|Mux14~1 .lut_mask = 64'h2727272727272727;
defparam \inst12|Mux14~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst12|Mux15~1 (
// Equation(s):
// \inst12|Mux15~1_combout  = (!\inst12|Mux0~0_combout  & (\inst12|Add0~61_sumout )) # (\inst12|Mux0~0_combout  & ((\inst12|Mux15~0_combout )))

	.dataa(!\inst12|Mux0~0_combout ),
	.datab(!\inst12|Add0~61_sumout ),
	.datac(!\inst12|Mux15~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst12|Mux15~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst12|Mux15~1 .extended_lut = "off";
defparam \inst12|Mux15~1 .lut_mask = 64'h2727272727272727;
defparam \inst12|Mux15~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst19|MUX4B|auto_generated|l3_w10_n0_mux_dataout~2 (
// Equation(s):
// \inst19|MUX4B|auto_generated|l3_w10_n0_mux_dataout~2_combout  = (!\inst19|inst3|Add2~2_combout  & ((\inst19|MUX4B|auto_generated|l3_w10_n0_mux_dataout~1_combout ))) # (\inst19|inst3|Add2~2_combout  & 
// (\inst19|MUX4B|auto_generated|l3_w10_n0_mux_dataout~0_combout ))

	.dataa(!\inst19|MUX4B|auto_generated|l3_w10_n0_mux_dataout~0_combout ),
	.datab(!\inst19|inst3|Add2~2_combout ),
	.datac(!\inst19|MUX4B|auto_generated|l3_w10_n0_mux_dataout~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst19|MUX4B|auto_generated|l3_w10_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst19|MUX4B|auto_generated|l3_w10_n0_mux_dataout~2 .extended_lut = "off";
defparam \inst19|MUX4B|auto_generated|l3_w10_n0_mux_dataout~2 .lut_mask = 64'h1D1D1D1D1D1D1D1D;
defparam \inst19|MUX4B|auto_generated|l3_w10_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst19|MUX4B|auto_generated|l3_w9_n0_mux_dataout~2 (
// Equation(s):
// \inst19|MUX4B|auto_generated|l3_w9_n0_mux_dataout~2_combout  = (!\inst19|inst3|Add2~2_combout  & ((\inst19|MUX4B|auto_generated|l3_w9_n0_mux_dataout~1_combout ))) # (\inst19|inst3|Add2~2_combout  & 
// (\inst19|MUX4B|auto_generated|l3_w9_n0_mux_dataout~0_combout ))

	.dataa(!\inst19|inst3|Add2~2_combout ),
	.datab(!\inst19|MUX4B|auto_generated|l3_w9_n0_mux_dataout~0_combout ),
	.datac(!\inst19|MUX4B|auto_generated|l3_w9_n0_mux_dataout~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst19|MUX4B|auto_generated|l3_w9_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst19|MUX4B|auto_generated|l3_w9_n0_mux_dataout~2 .extended_lut = "off";
defparam \inst19|MUX4B|auto_generated|l3_w9_n0_mux_dataout~2 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \inst19|MUX4B|auto_generated|l3_w9_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst19|MUX4B|auto_generated|l3_w8_n0_mux_dataout~2 (
// Equation(s):
// \inst19|MUX4B|auto_generated|l3_w8_n0_mux_dataout~2_combout  = (!\inst19|inst3|Add2~2_combout  & ((\inst19|MUX4B|auto_generated|l3_w8_n0_mux_dataout~1_combout ))) # (\inst19|inst3|Add2~2_combout  & 
// (\inst19|MUX4B|auto_generated|l3_w8_n0_mux_dataout~0_combout ))

	.dataa(!\inst19|inst3|Add2~2_combout ),
	.datab(!\inst19|MUX4B|auto_generated|l3_w8_n0_mux_dataout~0_combout ),
	.datac(!\inst19|MUX4B|auto_generated|l3_w8_n0_mux_dataout~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst19|MUX4B|auto_generated|l3_w8_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst19|MUX4B|auto_generated|l3_w8_n0_mux_dataout~2 .extended_lut = "off";
defparam \inst19|MUX4B|auto_generated|l3_w8_n0_mux_dataout~2 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \inst19|MUX4B|auto_generated|l3_w8_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst19|MUX4B|auto_generated|l3_w7_n0_mux_dataout~2 (
// Equation(s):
// \inst19|MUX4B|auto_generated|l3_w7_n0_mux_dataout~2_combout  = (!\inst19|inst3|Add2~2_combout  & ((\inst19|MUX4B|auto_generated|l3_w7_n0_mux_dataout~1_combout ))) # (\inst19|inst3|Add2~2_combout  & 
// (\inst19|MUX4B|auto_generated|l3_w7_n0_mux_dataout~0_combout ))

	.dataa(!\inst19|inst3|Add2~2_combout ),
	.datab(!\inst19|MUX4B|auto_generated|l3_w7_n0_mux_dataout~0_combout ),
	.datac(!\inst19|MUX4B|auto_generated|l3_w7_n0_mux_dataout~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst19|MUX4B|auto_generated|l3_w7_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst19|MUX4B|auto_generated|l3_w7_n0_mux_dataout~2 .extended_lut = "off";
defparam \inst19|MUX4B|auto_generated|l3_w7_n0_mux_dataout~2 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \inst19|MUX4B|auto_generated|l3_w7_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst19|MUX4B|auto_generated|l3_w6_n0_mux_dataout~2 (
// Equation(s):
// \inst19|MUX4B|auto_generated|l3_w6_n0_mux_dataout~2_combout  = (!\inst19|inst3|Add2~2_combout  & ((\inst19|MUX4B|auto_generated|l3_w6_n0_mux_dataout~1_combout ))) # (\inst19|inst3|Add2~2_combout  & 
// (\inst19|MUX4B|auto_generated|l3_w6_n0_mux_dataout~0_combout ))

	.dataa(!\inst19|inst3|Add2~2_combout ),
	.datab(!\inst19|MUX4B|auto_generated|l3_w6_n0_mux_dataout~0_combout ),
	.datac(!\inst19|MUX4B|auto_generated|l3_w6_n0_mux_dataout~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst19|MUX4B|auto_generated|l3_w6_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst19|MUX4B|auto_generated|l3_w6_n0_mux_dataout~2 .extended_lut = "off";
defparam \inst19|MUX4B|auto_generated|l3_w6_n0_mux_dataout~2 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \inst19|MUX4B|auto_generated|l3_w6_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst19|MUX4B|auto_generated|l3_w5_n0_mux_dataout~2 (
// Equation(s):
// \inst19|MUX4B|auto_generated|l3_w5_n0_mux_dataout~2_combout  = (!\inst19|inst3|Add2~2_combout  & ((\inst19|MUX4B|auto_generated|l3_w5_n0_mux_dataout~1_combout ))) # (\inst19|inst3|Add2~2_combout  & 
// (\inst19|MUX4B|auto_generated|l3_w5_n0_mux_dataout~0_combout ))

	.dataa(!\inst19|inst3|Add2~2_combout ),
	.datab(!\inst19|MUX4B|auto_generated|l3_w5_n0_mux_dataout~0_combout ),
	.datac(!\inst19|MUX4B|auto_generated|l3_w5_n0_mux_dataout~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst19|MUX4B|auto_generated|l3_w5_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst19|MUX4B|auto_generated|l3_w5_n0_mux_dataout~2 .extended_lut = "off";
defparam \inst19|MUX4B|auto_generated|l3_w5_n0_mux_dataout~2 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \inst19|MUX4B|auto_generated|l3_w5_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst19|MUX4B|auto_generated|l3_w4_n0_mux_dataout~2 (
// Equation(s):
// \inst19|MUX4B|auto_generated|l3_w4_n0_mux_dataout~2_combout  = (!\inst19|inst3|Add2~2_combout  & ((\inst19|MUX4B|auto_generated|l3_w4_n0_mux_dataout~1_combout ))) # (\inst19|inst3|Add2~2_combout  & 
// (\inst19|MUX4B|auto_generated|l3_w4_n0_mux_dataout~0_combout ))

	.dataa(!\inst19|inst3|Add2~2_combout ),
	.datab(!\inst19|MUX4B|auto_generated|l3_w4_n0_mux_dataout~0_combout ),
	.datac(!\inst19|MUX4B|auto_generated|l3_w4_n0_mux_dataout~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst19|MUX4B|auto_generated|l3_w4_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst19|MUX4B|auto_generated|l3_w4_n0_mux_dataout~2 .extended_lut = "off";
defparam \inst19|MUX4B|auto_generated|l3_w4_n0_mux_dataout~2 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \inst19|MUX4B|auto_generated|l3_w4_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst19|MUX4B|auto_generated|l3_w3_n0_mux_dataout~2 (
// Equation(s):
// \inst19|MUX4B|auto_generated|l3_w3_n0_mux_dataout~2_combout  = (!\inst19|inst3|Add2~2_combout  & ((\inst19|MUX4B|auto_generated|l3_w3_n0_mux_dataout~1_combout ))) # (\inst19|inst3|Add2~2_combout  & 
// (\inst19|MUX4B|auto_generated|l3_w3_n0_mux_dataout~0_combout ))

	.dataa(!\inst19|inst3|Add2~2_combout ),
	.datab(!\inst19|MUX4B|auto_generated|l3_w3_n0_mux_dataout~0_combout ),
	.datac(!\inst19|MUX4B|auto_generated|l3_w3_n0_mux_dataout~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst19|MUX4B|auto_generated|l3_w3_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst19|MUX4B|auto_generated|l3_w3_n0_mux_dataout~2 .extended_lut = "off";
defparam \inst19|MUX4B|auto_generated|l3_w3_n0_mux_dataout~2 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \inst19|MUX4B|auto_generated|l3_w3_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst19|MUX4B|auto_generated|l3_w2_n0_mux_dataout~2 (
// Equation(s):
// \inst19|MUX4B|auto_generated|l3_w2_n0_mux_dataout~2_combout  = (!\inst19|inst3|Add2~2_combout  & ((\inst19|MUX4B|auto_generated|l3_w2_n0_mux_dataout~1_combout ))) # (\inst19|inst3|Add2~2_combout  & 
// (\inst19|MUX4B|auto_generated|l3_w2_n0_mux_dataout~0_combout ))

	.dataa(!\inst19|inst3|Add2~2_combout ),
	.datab(!\inst19|MUX4B|auto_generated|l3_w2_n0_mux_dataout~0_combout ),
	.datac(!\inst19|MUX4B|auto_generated|l3_w2_n0_mux_dataout~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst19|MUX4B|auto_generated|l3_w2_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst19|MUX4B|auto_generated|l3_w2_n0_mux_dataout~2 .extended_lut = "off";
defparam \inst19|MUX4B|auto_generated|l3_w2_n0_mux_dataout~2 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \inst19|MUX4B|auto_generated|l3_w2_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst19|MUX4B|auto_generated|l3_w1_n0_mux_dataout~2 (
// Equation(s):
// \inst19|MUX4B|auto_generated|l3_w1_n0_mux_dataout~2_combout  = (!\inst19|inst3|Add2~2_combout  & ((\inst19|MUX4B|auto_generated|l3_w1_n0_mux_dataout~1_combout ))) # (\inst19|inst3|Add2~2_combout  & 
// (\inst19|MUX4B|auto_generated|l3_w1_n0_mux_dataout~0_combout ))

	.dataa(!\inst19|inst3|Add2~2_combout ),
	.datab(!\inst19|MUX4B|auto_generated|l3_w1_n0_mux_dataout~0_combout ),
	.datac(!\inst19|MUX4B|auto_generated|l3_w1_n0_mux_dataout~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst19|MUX4B|auto_generated|l3_w1_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst19|MUX4B|auto_generated|l3_w1_n0_mux_dataout~2 .extended_lut = "off";
defparam \inst19|MUX4B|auto_generated|l3_w1_n0_mux_dataout~2 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \inst19|MUX4B|auto_generated|l3_w1_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst19|MUX4B|auto_generated|l3_w0_n0_mux_dataout~2 (
// Equation(s):
// \inst19|MUX4B|auto_generated|l3_w0_n0_mux_dataout~2_combout  = (!\inst19|inst3|Add2~2_combout  & ((\inst19|MUX4B|auto_generated|l3_w0_n0_mux_dataout~1_combout ))) # (\inst19|inst3|Add2~2_combout  & 
// (\inst19|MUX4B|auto_generated|l3_w0_n0_mux_dataout~0_combout ))

	.dataa(!\inst19|inst3|Add2~2_combout ),
	.datab(!\inst19|MUX4B|auto_generated|l3_w0_n0_mux_dataout~0_combout ),
	.datac(!\inst19|MUX4B|auto_generated|l3_w0_n0_mux_dataout~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst19|MUX4B|auto_generated|l3_w0_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst19|MUX4B|auto_generated|l3_w0_n0_mux_dataout~2 .extended_lut = "off";
defparam \inst19|MUX4B|auto_generated|l3_w0_n0_mux_dataout~2 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \inst19|MUX4B|auto_generated|l3_w0_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

endmodule
