<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1061" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1061{left:776px;bottom:68px;letter-spacing:0.1px;word-spacing:-0.1px;}
#t2_1061{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_1061{left:796px;bottom:1141px;letter-spacing:-0.13px;}
#t4_1061{left:70px;bottom:1088px;letter-spacing:-0.16px;}
#t5_1061{left:96px;bottom:1088px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t6_1061{left:70px;bottom:1063px;letter-spacing:-0.14px;}
#t7_1061{left:96px;bottom:1063px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t8_1061{left:70px;bottom:1039px;letter-spacing:-0.13px;}
#t9_1061{left:96px;bottom:1039px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#ta_1061{left:96px;bottom:1022px;letter-spacing:-0.17px;word-spacing:-0.35px;}
#tb_1061{left:70px;bottom:998px;letter-spacing:-0.16px;}
#tc_1061{left:96px;bottom:998px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#td_1061{left:70px;bottom:973px;letter-spacing:-0.14px;}
#te_1061{left:96px;bottom:973px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tf_1061{left:70px;bottom:949px;letter-spacing:-0.14px;}
#tg_1061{left:96px;bottom:949px;letter-spacing:-0.15px;word-spacing:-1.09px;}
#th_1061{left:482px;bottom:949px;letter-spacing:-0.13px;word-spacing:-1.12px;}
#ti_1061{left:96px;bottom:932px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tj_1061{left:70px;bottom:907px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tk_1061{left:70px;bottom:891px;letter-spacing:-0.13px;word-spacing:-0.46px;}
#tl_1061{left:70px;bottom:874px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tm_1061{left:70px;bottom:857px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tn_1061{left:70px;bottom:833px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#to_1061{left:70px;bottom:816px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tp_1061{left:70px;bottom:799px;letter-spacing:-0.18px;word-spacing:-0.43px;}
#tq_1061{left:70px;bottom:782px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#tr_1061{left:70px;bottom:758px;letter-spacing:-0.17px;word-spacing:-0.41px;}
#ts_1061{left:70px;bottom:741px;letter-spacing:-0.15px;word-spacing:-0.42px;}
#tt_1061{left:414px;bottom:748px;}
#tu_1061{left:70px;bottom:715px;}
#tv_1061{left:96px;bottom:718px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#tw_1061{left:451px;bottom:725px;}
#tx_1061{left:466px;bottom:718px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#ty_1061{left:96px;bottom:701px;letter-spacing:-0.14px;word-spacing:-1.14px;}
#tz_1061{left:401px;bottom:708px;}
#t10_1061{left:416px;bottom:701px;letter-spacing:-0.21px;word-spacing:-1.06px;}
#t11_1061{left:96px;bottom:684px;letter-spacing:-0.18px;word-spacing:-0.4px;}
#t12_1061{left:70px;bottom:658px;}
#t13_1061{left:96px;bottom:661px;letter-spacing:-0.14px;word-spacing:-0.73px;}
#t14_1061{left:96px;bottom:645px;letter-spacing:-0.12px;}
#t15_1061{left:123px;bottom:645px;letter-spacing:-0.16px;word-spacing:-0.66px;}
#t16_1061{left:328px;bottom:645px;letter-spacing:-0.15px;word-spacing:-0.63px;}
#t17_1061{left:96px;bottom:628px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#t18_1061{left:96px;bottom:611px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t19_1061{left:96px;bottom:594px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t1a_1061{left:70px;bottom:526px;letter-spacing:0.16px;}
#t1b_1061{left:151px;bottom:526px;letter-spacing:0.2px;}
#t1c_1061{left:70px;bottom:501px;letter-spacing:-0.14px;word-spacing:-0.42px;}
#t1d_1061{left:70px;bottom:475px;}
#t1e_1061{left:96px;bottom:478px;letter-spacing:-0.13px;word-spacing:-0.44px;}
#t1f_1061{left:96px;bottom:454px;}
#t1g_1061{left:122px;bottom:454px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1h_1061{left:122px;bottom:437px;letter-spacing:-0.16px;}
#t1i_1061{left:194px;bottom:444px;}
#t1j_1061{left:122px;bottom:410px;}
#t1k_1061{left:148px;bottom:412px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#t1l_1061{left:503px;bottom:419px;}
#t1m_1061{left:518px;bottom:412px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t1n_1061{left:148px;bottom:396px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t1o_1061{left:122px;bottom:369px;}
#t1p_1061{left:148px;bottom:371px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#t1q_1061{left:96px;bottom:347px;}
#t1r_1061{left:122px;bottom:347px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t1s_1061{left:122px;bottom:320px;}
#t1t_1061{left:148px;bottom:322px;letter-spacing:-0.17px;word-spacing:-0.41px;}
#t1u_1061{left:122px;bottom:296px;}
#t1v_1061{left:148px;bottom:298px;letter-spacing:-0.14px;word-spacing:-0.39px;}
#t1w_1061{left:70px;bottom:271px;}
#t1x_1061{left:96px;bottom:275px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1y_1061{left:96px;bottom:250px;}
#t1z_1061{left:122px;bottom:250px;letter-spacing:-0.14px;word-spacing:-0.41px;}
#t20_1061{left:122px;bottom:234px;letter-spacing:-0.15px;word-spacing:-0.43px;}
#t21_1061{left:70px;bottom:166px;letter-spacing:-0.16px;}
#t22_1061{left:92px;bottom:166px;letter-spacing:-0.11px;word-spacing:-0.26px;}
#t23_1061{left:92px;bottom:149px;letter-spacing:-0.12px;word-spacing:-0.06px;}
#t24_1061{left:92px;bottom:133px;letter-spacing:-0.12px;}
#t25_1061{left:615px;bottom:139px;}
#t26_1061{left:630px;bottom:133px;letter-spacing:-0.11px;}
#t27_1061{left:92px;bottom:116px;letter-spacing:-0.12px;}

.s1_1061{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_1061{font-size:14px;font-family:NeoSansIntel_1uk1;color:#0860A8;}
.s3_1061{font-size:14px;font-family:Verdana_3e8;color:#000;}
.s4_1061{font-size:11px;font-family:Verdana_3e8;color:#000;}
.s5_1061{font-size:21px;font-family:TimesNewRoman_3ec;color:#000;}
.s6_1061{font-size:14px;font-family:Verdana-Bold_3e7;color:#000;}
.s7_1061{font-size:21px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s8_1061{font-size:18px;font-family:TimesNewRoman_3ec;color:#000;}
.s9_1061{font-size:14px;font-family:NeoSansIntel_1uk1;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1061" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1uk0;
	src: url("fonts/NeoSansIntelMedium_1uk0.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_3ec;
	src: url("fonts/TimesNewRoman_3ec.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_3e7;
	src: url("fonts/Verdana-Bold_3e7.woff") format("woff");
}

@font-face {
	font-family: Verdana_3e8;
	src: url("fonts/Verdana_3e8.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1061Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1061" style="-webkit-user-select: none;"><object width="935" height="1210" data="1061/1061.svg" type="image/svg+xml" id="pdf1061" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_1061" class="t s1_1061">Vol. 3C </span><span id="t2_1061" class="t s1_1061">28-33 </span>
<span id="t3_1061" class="t s2_1061">VM EXITS </span>
<span id="t4_1061" class="t s3_1061">1. </span><span id="t5_1061" class="t s3_1061">There was a failure in saving guest MSRs (see Section 28.4). </span>
<span id="t6_1061" class="t s3_1061">2. </span><span id="t7_1061" class="t s3_1061">Host checking of the page-directory-pointer-table entries (PDPTEs) failed (see Section 28.5.4). </span>
<span id="t8_1061" class="t s3_1061">3. </span><span id="t9_1061" class="t s3_1061">The current VMCS has been corrupted (through writes to the corresponding VMCS region) in such a way that </span>
<span id="ta_1061" class="t s3_1061">the logical processor cannot complete the VM exit properly. </span>
<span id="tb_1061" class="t s3_1061">4. </span><span id="tc_1061" class="t s3_1061">There was a failure on loading host MSRs (see Section 28.6). </span>
<span id="td_1061" class="t s3_1061">5. </span><span id="te_1061" class="t s3_1061">There was a machine-check event during VM exit (see Section 28.8). </span>
<span id="tf_1061" class="t s3_1061">6. </span><span id="tg_1061" class="t s3_1061">The logical processor was in IA-32e mode before the VM </span><span id="th_1061" class="t s3_1061">exit and the “host address-space size” VM-exit control </span>
<span id="ti_1061" class="t s3_1061">was 0 (see Section 28.5). </span>
<span id="tj_1061" class="t s3_1061">Some of these causes correspond to failures during the loading of state from the host-state area. Because the </span>
<span id="tk_1061" class="t s3_1061">loading of such state may be done in any order (see Section 28.5) a VM exit that might lead to a VMX abort for </span>
<span id="tl_1061" class="t s3_1061">multiple reasons (for example, the current VMCS may be corrupt and the host PDPTEs might not be properly </span>
<span id="tm_1061" class="t s3_1061">configured). In such cases, the VMX-abort indicator could correspond to any one of those reasons. </span>
<span id="tn_1061" class="t s3_1061">A logical processor never reads the VMX-abort indicator in a VMCS region and writes it only with one of the non- </span>
<span id="to_1061" class="t s3_1061">zero values mentioned above. The VMX-abort indicator allows software on one logical processor to diagnose the </span>
<span id="tp_1061" class="t s3_1061">VMX-abort on another. For this reason, it is recommended that software running in VMX root operation zero the </span>
<span id="tq_1061" class="t s3_1061">VMX-abort indicator in the VMCS region of any VMCS that it uses. </span>
<span id="tr_1061" class="t s3_1061">After saving the VMX-abort indicator, operation of a logical processor experiencing a VMX abort depends on </span>
<span id="ts_1061" class="t s3_1061">whether the logical processor is in SMX operation: </span>
<span id="tt_1061" class="t s4_1061">1 </span>
<span id="tu_1061" class="t s5_1061">• </span><span id="tv_1061" class="t s3_1061">If the logical processor is in SMX operation, an Intel </span>
<span id="tw_1061" class="t s4_1061">® </span>
<span id="tx_1061" class="t s3_1061">TXT shutdown condition occurs. The error code used is </span>
<span id="ty_1061" class="t s3_1061">000DH, indicating “VMX abort.” See the Intel </span>
<span id="tz_1061" class="t s4_1061">® </span>
<span id="t10_1061" class="t s3_1061">Trusted Execution Technology Measured Launched Environment </span>
<span id="t11_1061" class="t s3_1061">Programming Guide. </span>
<span id="t12_1061" class="t s5_1061">• </span><span id="t13_1061" class="t s3_1061">If the logical processor is outside SMX operation, it issues a special bus cycle (to notify the chipset) and enters </span>
<span id="t14_1061" class="t s3_1061">the </span><span id="t15_1061" class="t s6_1061">VMX-abort shutdown state</span><span id="t16_1061" class="t s3_1061">. RESET is the only event that wakes a logical processor from the VMX-abort </span>
<span id="t17_1061" class="t s3_1061">shutdown state. The following events do not affect a logical processor in this state: machine-check events; </span>
<span id="t18_1061" class="t s3_1061">INIT signals; external interrupts; non-maskable interrupts (NMIs); start-up IPIs (SIPIs); and system- </span>
<span id="t19_1061" class="t s3_1061">management interrupts (SMIs). </span>
<span id="t1a_1061" class="t s7_1061">28.8 </span><span id="t1b_1061" class="t s7_1061">MACHINE-CHECK EVENTS DURING VM EXIT </span>
<span id="t1c_1061" class="t s3_1061">If a machine-check event occurs during VM exit, one of the following occurs: </span>
<span id="t1d_1061" class="t s5_1061">• </span><span id="t1e_1061" class="t s3_1061">The machine-check event is handled as if it occurred before the VM exit: </span>
<span id="t1f_1061" class="t s3_1061">— </span><span id="t1g_1061" class="t s3_1061">If CR4.MCE = 0, operation of the logical processor depends on whether the logical processor is in SMX </span>
<span id="t1h_1061" class="t s3_1061">operation: </span>
<span id="t1i_1061" class="t s4_1061">1 </span>
<span id="t1j_1061" class="t s8_1061">• </span><span id="t1k_1061" class="t s3_1061">If the logical processor is in SMX operation, an Intel </span>
<span id="t1l_1061" class="t s4_1061">® </span>
<span id="t1m_1061" class="t s3_1061">TXT shutdown condition occurs. The error code </span>
<span id="t1n_1061" class="t s3_1061">used is 000CH, indicating “unrecoverable machine-check condition.” </span>
<span id="t1o_1061" class="t s8_1061">• </span><span id="t1p_1061" class="t s3_1061">If the logical processor is outside SMX operation, it goes to the shutdown state. </span>
<span id="t1q_1061" class="t s3_1061">— </span><span id="t1r_1061" class="t s3_1061">If CR4.MCE = 1, a machine-check exception (#MC) is generated: </span>
<span id="t1s_1061" class="t s8_1061">• </span><span id="t1t_1061" class="t s3_1061">If bit 18 (#MC) of the exception bitmap is 0, the exception is delivered through the guest IDT. </span>
<span id="t1u_1061" class="t s8_1061">• </span><span id="t1v_1061" class="t s3_1061">If bit 18 of the exception bitmap is 1, the exception causes a VM exit. </span>
<span id="t1w_1061" class="t s5_1061">• </span><span id="t1x_1061" class="t s3_1061">The machine-check event is handled after VM exit completes: </span>
<span id="t1y_1061" class="t s3_1061">— </span><span id="t1z_1061" class="t s3_1061">If the VM exit ends with CR4.MCE = 0, operation of the logical processor depends on whether the logical </span>
<span id="t20_1061" class="t s3_1061">processor is in SMX operation: </span>
<span id="t21_1061" class="t s9_1061">1. </span><span id="t22_1061" class="t s9_1061">A logical processor is in SMX operation if GETSEC[SEXIT] has not been executed since the last execution of GETSEC[SENTER]. A logi- </span>
<span id="t23_1061" class="t s9_1061">cal processor is outside SMX operation if GETSEC[SENTER] has not been executed or if GETSEC[SEXIT] was executed after the last </span>
<span id="t24_1061" class="t s9_1061">execution of GETSEC[SENTER]. See Chapter 7, “Safer Mode Extensions Reference‚” in Intel </span>
<span id="t25_1061" class="t s4_1061">® </span>
<span id="t26_1061" class="t s9_1061">64 and IA-32 Architectures Software </span>
<span id="t27_1061" class="t s9_1061">Developer’s Manual, Volume 2D. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
