// Seed: 1383006831
`timescale 1 ps / 1 ps
module module_0 (
    output logic id_0,
    input logic id_1,
    input id_2
);
  assign id_0 = id_1;
  type_5(
      "", 1, 1
  );
endmodule
