[
 {
  "InstFile" : "C:/ASIER/00-Electronica/U1-FPGAs/Proyecto/src/Gowin_Project/src/TOP.v",
  "InstLine" : 4,
  "InstName" : "TOP",
  "ModuleFile" : "C:/ASIER/00-Electronica/U1-FPGAs/Proyecto/src/Gowin_Project/src/TOP.v",
  "ModuleLine" : 4,
  "ModuleName" : "TOP",
  "SubInsts" : [
   {
    "InstFile" : "C:/ASIER/00-Electronica/U1-FPGAs/Proyecto/src/Gowin_Project/src/TOP.v",
    "InstLine" : 21,
    "InstName" : "tx",
    "ModuleFile" : "C:/ASIER/00-Electronica/U1-FPGAs/Proyecto/src/Gowin_Project/src/Uart_tx.v",
    "ModuleLine" : 12,
    "ModuleName" : "uart_tx"
   },
   {
    "InstFile" : "C:/ASIER/00-Electronica/U1-FPGAs/Proyecto/src/Gowin_Project/src/TOP.v",
    "InstLine" : 32,
    "InstName" : "rx",
    "ModuleFile" : "C:/ASIER/00-Electronica/U1-FPGAs/Proyecto/src/Gowin_Project/src/Uart_rx.v",
    "ModuleLine" : 9,
    "ModuleName" : "uart_rx"
   }
  ]
 }
]