cycle_1;
entry1 : Yes, fld F2 0(R2), Issue, F2, None;
entry2 :No,,,,;
entry3 :No,,,,;
entry4 :No,,,,;
entry5 :No,,,,;
entry6 :No,,,,;
Load1 : Yes, LD, Regs[R2], , , , #1;
Load2 : NO,,,,,,;
Add1 : NO,,,,,,;
Add2 : NO,,,,,,;
Add3 : NO,,,,,,;
Mult1 : NO,,,,,,;
Mult2 : NO,,,,,,;
Reorder:F0:;F1:;F2: 1;F3:;F4:;F5:;F6:;F7:;F8:;F9:;F10:;
Busy:F0:No;F1:No;F2:Yes;F3:No;F4:No;F5:No;F6:No;F7:No;F8:No;F9:No;F10:No;
------------------------------------------
cycle_2;
entry1 : Yes, fld F2 0(R2), Exec, F2, None;
entry2 : Yes, fld F4 0(R3), Issue, F4, None;
entry3 :No,,,,;
entry4 :No,,,,;
entry5 :No,,,,;
entry6 :No,,,,;
Load1 : Yes, LD, Regs[R2], , , , #1;
Load2 : Yes, LD, Regs[R3], , , , #2;
Add1 : NO,,,,,,;
Add2 : NO,,,,,,;
Add3 : NO,,,,,,;
Mult1 : NO,,,,,,;
Mult2 : NO,,,,,,;
Reorder:F0:;F1:;F2: 1;F3:;F4: 2;F5:;F6:;F7:;F8:;F9:;F10:;
Busy:F0:No;F1:No;F2:Yes;F3:No;F4:Yes;F5:No;F6:No;F7:No;F8:No;F9:No;F10:No;
------------------------------------------
cycle_3;
entry1 : Yes, fld F2 0(R2), Exec, F2, None;
entry2 : Yes, fld F4 0(R3), Exec, F4, None;
entry3 : Yes, fdid.d F0,F4,F2, Issue, F0, None;
entry4 :No,,,,;
entry5 :No,,,,;
entry6 :No,,,,;
Load1 : Yes, LD, Regs[R2], , , , #1;
Load2 : Yes, LD, Regs[R3], , , , #2;
Add1 : NO,,,,,,;
Add2 : NO,,,,,,;
Add3 : NO,,,,,,;
Mult1 : Yes, DIVD, , , #2, #1, #3;
Mult2 : NO,,,,,,;
Reorder:F0: 3;F1:;F2: 1;F3:;F4: 2;F5:;F6:;F7:;F8:;F9:;F10:;
Busy:F0:Yes;F1:No;F2:Yes;F3:No;F4:Yes;F5:No;F6:No;F7:No;F8:No;F9:No;F10:No;
------------------------------------------
cycle_4;
entry1 : Yes, fld F2 0(R2), Write result, F2, Mem[0+Regs[R2]];
entry2 : Yes, fld F4 0(R3), Exec, F4, None;
entry3 : Yes, fdid.d F0,F4,F2, Issue, F0, None;
entry4 : Yes, fmul.d F6,F0,F2, Issue, F6, None;
entry5 :No,,,,;
entry6 :No,,,,;
Load1 : NO,,,,,,;
Load2 : Yes, LD, Regs[R3], , , , #2;
Add1 : NO,,,,,,;
Add2 : NO,,,,,,;
Add3 : NO,,,,,,;
Mult1 : Yes, DIVD, , #1, #2, , #3;
Mult2 : Yes, MULTD, , #1, #3, , #4;
Reorder:F0: 3;F1:;F2: 1;F3:;F4: 2;F5:;F6: 4;F7:;F8:;F9:;F10:;
Busy:F0:Yes;F1:No;F2:Yes;F3:No;F4:Yes;F5:No;F6:Yes;F7:No;F8:No;F9:No;F10:No;
------------------------------------------
cycle_5;
entry1 : No, fld F2 0(R2), Commit, F2, Mem[0+Regs[R2]];
entry2 : Yes, fld F4 0(R3), Write result, F4, Mem[0+Regs[R3]];
entry3 : Yes, fdid.d F0,F4,F2, Issue, F0, None;
entry4 : Yes, fmul.d F6,F0,F2, Issue, F6, None;
entry5 : Yes, fadd.d F0,F4,F2, Issue, F0, None;
entry6 :No,,,,;
Load1 : NO,,,,,,;
Load2 : NO,,,,,,;
Add1 : Yes, ADDD, #2, #1, , , #5;
Add2 : NO,,,,,,;
Add3 : NO,,,,,,;
Mult1 : Yes, DIVD, #2, #1, , , #3;
Mult2 : Yes, MULTD, , #1, #3, , #4;
Reorder:F0: 5;F1:;F2:;F3:;F4: 2;F5:;F6: 4;F7:;F8:;F9:;F10:;
Busy:F0:Yes;F1:No;F2:No;F3:No;F4:Yes;F5:No;F6:Yes;F7:No;F8:No;F9:No;F10:No;
------------------------------------------
cycle_6;
entry1 : No, fld F2 0(R2), Commit, F2, Mem[0+Regs[R2]];
entry2 : No, fld F4 0(R3), Commit, F4, Mem[0+Regs[R3]];
entry3 : Yes, fdid.d F0,F4,F2, Exec, F0, None;
entry4 : Yes, fmul.d F6,F0,F2, Issue, F6, None;
entry5 : Yes, fadd.d F0,F4,F2, Exec, F0, None;
entry6 : Yes, fsd F6 0(R3), Issue, None, None;
Load1 : NO,,,,,,;
Load2 : NO,,,,,,;
Add1 : Yes, ADDD, #2, #1, , , #5;
Add2 : NO,,,,,,;
Add3 : NO,,,,,,;
Mult1 : Yes, DIVD, #2, #1, , , #3;
Mult2 : Yes, MULTD, , #1, #3, , #4;
Reorder:F0: 5;F1:;F2:;F3:;F4:;F5:;F6: 4;F7:;F8:;F9:;F10:;
Busy:F0:Yes;F1:No;F2:No;F3:No;F4:No;F5:No;F6:Yes;F7:No;F8:No;F9:No;F10:No;
------------------------------------------
cycle_7;
entry1 : No, fld F2 0(R2), Commit, F2, Mem[0+Regs[R2]];
entry2 : No, fld F4 0(R3), Commit, F4, Mem[0+Regs[R3]];
entry3 : Yes, fdid.d F0,F4,F2, Exec, F0, None;
entry4 : Yes, fmul.d F6,F0,F2, Issue, F6, None;
entry5 : Yes, fadd.d F0,F4,F2, Exec, F0, None;
entry6 : Yes, fsd F6 0(R3), Exec, Mem[0+R3], None;
Load1 : NO,,,,,,;
Load2 : NO,,,,,,;
Add1 : Yes, ADDD, #2, #1, , , #5;
Add2 : NO,,,,,,;
Add3 : NO,,,,,,;
Mult1 : Yes, DIVD, #2, #1, , , #3;
Mult2 : Yes, MULTD, , #1, #3, , #4;
Reorder:F0: 5;F1:;F2:;F3:;F4:;F5:;F6: 7;F7:;F8:;F9:;F10:;
Busy:F0:Yes;F1:No;F2:No;F3:No;F4:No;F5:No;F6:Yes;F7:No;F8:No;F9:No;F10:No;
------------------------------------------
cycle_8;
entry1 : No, fld F2 0(R2), Commit, F2, Mem[0+Regs[R2]];
entry2 : No, fld F4 0(R3), Commit, F4, Mem[0+Regs[R3]];
entry3 : Yes, fdid.d F0,F4,F2, Exec, F0, None;
entry4 : Yes, fmul.d F6,F0,F2, Issue, F6, None;
entry5 : Yes, fadd.d F0,F4,F2, Write result, F0, #2 + #1;
entry6 : Yes, fsd F6 0(R3), Exec, Mem[0+R3], None;
Load1 : NO,,,,,,;
Load2 : NO,,,,,,;
Add1 : NO,,,,,,;
Add2 : NO,,,,,,;
Add3 : NO,,,,,,;
Mult1 : Yes, DIVD, #2, #1, , , #3;
Mult2 : Yes, MULTD, , #1, #3, , #4;
Reorder:F0: 5;F1:;F2:;F3:;F4:;F5:;F6: 7;F7:;F8:;F9:;F10:;
Busy:F0:Yes;F1:No;F2:No;F3:No;F4:No;F5:No;F6:Yes;F7:No;F8:No;F9:No;F10:No;
------------------------------------------
cycle_9-25;
entry1 : No, fld F2 0(R2), Commit, F2, Mem[0+Regs[R2]];
entry2 : No, fld F4 0(R3), Commit, F4, Mem[0+Regs[R3]];
entry3 : Yes, fdid.d F0,F4,F2, Exec, F0, None;
entry4 : Yes, fmul.d F6,F0,F2, Issue, F6, None;
entry5 : Yes, fadd.d F0,F4,F2, Write result, F0, #2 + #1;
entry6 : Yes, fsd F6 0(R3), Exec, Mem[0+R3], None;
Load1 : NO,,,,,,;
Load2 : NO,,,,,,;
Add1 : NO,,,,,,;
Add2 : NO,,,,,,;
Add3 : NO,,,,,,;
Mult1 : Yes, DIVD, #2, #1, , , #3;
Mult2 : Yes, MULTD, , #1, #3, , #4;
Reorder:F0:;F1:;F2:;F3:;F4:;F5:;F6: 7;F7:;F8:;F9:;F10:;
Busy:F0:No;F1:No;F2:No;F3:No;F4:No;F5:No;F6:Yes;F7:No;F8:No;F9:No;F10:No;
------------------------------------------
cycle_26;
entry1 : No, fld F2 0(R2), Commit, F2, Mem[0+Regs[R2]];
entry2 : No, fld F4 0(R3), Commit, F4, Mem[0+Regs[R3]];
entry3 : Yes, fdid.d F0,F4,F2, Write result, F0, #2 / #1;
entry4 : Yes, fmul.d F6,F0,F2, Issue, F6, None;
entry5 : Yes, fadd.d F0,F4,F2, Write result, F0, #2 + #1;
entry6 : Yes, fsd F6 0(R3), Exec, Mem[0+R3], None;
Load1 : NO,,,,,,;
Load2 : NO,,,,,,;
Add1 : NO,,,,,,;
Add2 : NO,,,,,,;
Add3 : NO,,,,,,;
Mult1 : NO,,,,,,;
Mult2 : Yes, MULTD, #3, #1, , , #4;
Reorder:F0:;F1:;F2:;F3:;F4:;F5:;F6: 7;F7:;F8:;F9:;F10:;
Busy:F0:No;F1:No;F2:No;F3:No;F4:No;F5:No;F6:Yes;F7:No;F8:No;F9:No;F10:No;
------------------------------------------
cycle_27;
entry1 : No, fld F4 0(R3), Commit, F4, Mem[0+Regs[R3]];
entry2 : No, fdid.d F0,F4,F2, Commit, F0, #2 / #1;
entry3 : Yes, fmul.d F6,F0,F2, Exec, F6, None;
entry4 : Yes, fadd.d F0,F4,F2, Write result, F0, #2 + #1;
entry5 : Yes, fsd F6 0(R3), Exec, Mem[0+R3], None;
entry6 : Yes, fmul.d F6,F0,F2, Issue, F6, None;
Load1 : NO,,,,,,;
Load2 : NO,,,,,,;
Add1 : NO,,,,,,;
Add2 : NO,,,,,,;
Add3 : NO,,,,,,;
Mult1 : Yes, MULTD, #3, Regs[F2], , , #7;
Mult2 : Yes, MULTD, #3, #1, , , #4;
Reorder:F0:;F1:;F2:;F3:;F4:;F5:;F6: 7;F7:;F8:;F9:;F10:;
Busy:F0:No;F1:No;F2:No;F3:No;F4:No;F5:No;F6:Yes;F7:No;F8:No;F9:No;F10:No;
------------------------------------------
cycle_28;
entry1 : No, fdid.d F0,F4,F2, Commit, F0, #2 / #1;
entry2 : Yes, fmul.d F6,F0,F2, Exec, F6, None;
entry3 : Yes, fadd.d F0,F4,F2, Write result, F0, #2 + #1;
entry4 : Yes, fsd F6 0(R3), Exec, Mem[0+R3], None;
entry5 : Yes, fmul.d F6,F0,F2, Exec, F6, None;
entry6 : Yes, fsd F6 0(R1), Issue, None, None;
Load1 : NO,,,,,,;
Load2 : NO,,,,,,;
Add1 : NO,,,,,,;
Add2 : NO,,,,,,;
Add3 : NO,,,,,,;
Mult1 : Yes, MULTD, #3, Regs[F2], , , #7;
Mult2 : Yes, MULTD, #3, #1, , , #4;
Reorder:F0:;F1:;F2:;F3:;F4:;F5:;F6: 7;F7:;F8:;F9:;F10:;
Busy:F0:No;F1:No;F2:No;F3:No;F4:No;F5:No;F6:Yes;F7:No;F8:No;F9:No;F10:No;
------------------------------------------
cycle_29-36;
entry1 : No, fdid.d F0,F4,F2, Commit, F0, #2 / #1;
entry2 : Yes, fmul.d F6,F0,F2, Exec, F6, None;
entry3 : Yes, fadd.d F0,F4,F2, Write result, F0, #2 + #1;
entry4 : Yes, fsd F6 0(R3), Exec, Mem[0+R3], None;
entry5 : Yes, fmul.d F6,F0,F2, Exec, F6, None;
entry6 : Yes, fsd F6 0(R1), Exec, Mem[0+R1], None;
Load1 : NO,,,,,,;
Load2 : NO,,,,,,;
Add1 : NO,,,,,,;
Add2 : NO,,,,,,;
Add3 : NO,,,,,,;
Mult1 : Yes, MULTD, #3, Regs[F2], , , #7;
Mult2 : Yes, MULTD, #3, #1, , , #4;
Reorder:F0:;F1:;F2:;F3:;F4:;F5:;F6: 7;F7:;F8:;F9:;F10:;
Busy:F0:No;F1:No;F2:No;F3:No;F4:No;F5:No;F6:Yes;F7:No;F8:No;F9:No;F10:No;
------------------------------------------
cycle_37;
entry1 : No, fdid.d F0,F4,F2, Commit, F0, #2 / #1;
entry2 : Yes, fmul.d F6,F0,F2, Write result, F6, #3 * #1;
entry3 : Yes, fadd.d F0,F4,F2, Write result, F0, #2 + #1;
entry4 : Yes, fsd F6 0(R3), Exec, Mem[0+R3], None;
entry5 : Yes, fmul.d F6,F0,F2, Exec, F6, None;
entry6 : Yes, fsd F6 0(R1), Exec, Mem[0+R1], None;
Load1 : NO,,,,,,;
Load2 : NO,,,,,,;
Add1 : NO,,,,,,;
Add2 : NO,,,,,,;
Add3 : NO,,,,,,;
Mult1 : Yes, MULTD, #3, Regs[F2], , , #7;
Mult2 : NO,,,,,,;
Reorder:F0:;F1:;F2:;F3:;F4:;F5:;F6: 7;F7:;F8:;F9:;F10:;
Busy:F0:No;F1:No;F2:No;F3:No;F4:No;F5:No;F6:Yes;F7:No;F8:No;F9:No;F10:No;
------------------------------------------
cycle_38;
entry1 : No, fdid.d F0,F4,F2, Commit, F0, #2 / #1;
entry2 : No, fmul.d F6,F0,F2, Commit, F6, #3 * #1;
entry3 : Yes, fadd.d F0,F4,F2, Write result, F0, #2 + #1;
entry4 : Yes, fsd F6 0(R3), Exec, Mem[0+R3], None;
entry5 : Yes, fmul.d F6,F0,F2, Write result, F6, #3 * Reg[F2];
entry6 : Yes, fsd F6 0(R1), Exec, Mem[0+R1], None;
Load1 : NO,,,,,,;
Load2 : NO,,,,,,;
Add1 : NO,,,,,,;
Add2 : NO,,,,,,;
Add3 : NO,,,,,,;
Mult1 : NO,,,,,,;
Mult2 : NO,,,,,,;
Reorder:F0:;F1:;F2:;F3:;F4:;F5:;F6:;F7:;F8:;F9:;F10:;
Busy:F0:No;F1:No;F2:No;F3:No;F4:No;F5:No;F6:No;F7:No;F8:No;F9:No;F10:No;
------------------------------------------
cycle_39;
entry1 : No, fdid.d F0,F4,F2, Commit, F0, #2 / #1;
entry2 : No, fmul.d F6,F0,F2, Commit, F6, #3 * #1;
entry3 : No, fadd.d F0,F4,F2, Commit, F0, #2 + #1;
entry4 : Yes, fsd F6 0(R3), Exec, Mem[0+R3], None;
entry5 : Yes, fmul.d F6,F0,F2, Write result, F6, #3 * Reg[F2];
entry6 : Yes, fsd F6 0(R1), Exec, Mem[0+R1], None;
Load1 : NO,,,,,,;
Load2 : NO,,,,,,;
Add1 : NO,,,,,,;
Add2 : NO,,,,,,;
Add3 : NO,,,,,,;
Mult1 : NO,,,,,,;
Mult2 : NO,,,,,,;
Reorder:F0:;F1:;F2:;F3:;F4:;F5:;F6:;F7:;F8:;F9:;F10:;
Busy:F0:No;F1:No;F2:No;F3:No;F4:No;F5:No;F6:No;F7:No;F8:No;F9:No;F10:No;
------------------------------------------
cycle_40;
entry1 : No, fdid.d F0,F4,F2, Commit, F0, #2 / #1;
entry2 : No, fmul.d F6,F0,F2, Commit, F6, #3 * #1;
entry3 : No, fadd.d F0,F4,F2, Commit, F0, #2 + #1;
entry4 : No, fsd F6 0(R3), Commit, Mem[0+R3], None;
entry5 : Yes, fmul.d F6,F0,F2, Write result, F6, #3 * Reg[F2];
entry6 : Yes, fsd F6 0(R1), Exec, Mem[0+R1], None;
Load1 : NO,,,,,,;
Load2 : NO,,,,,,;
Add1 : NO,,,,,,;
Add2 : NO,,,,,,;
Add3 : NO,,,,,,;
Mult1 : NO,,,,,,;
Mult2 : NO,,,,,,;
Reorder:F0:;F1:;F2:;F3:;F4:;F5:;F6:;F7:;F8:;F9:;F10:;
Busy:F0:No;F1:No;F2:No;F3:No;F4:No;F5:No;F6:No;F7:No;F8:No;F9:No;F10:No;
------------------------------------------
cycle_41;
entry1 : No, fdid.d F0,F4,F2, Commit, F0, #2 / #1;
entry2 : No, fmul.d F6,F0,F2, Commit, F6, #3 * #1;
entry3 : No, fadd.d F0,F4,F2, Commit, F0, #2 + #1;
entry4 : No, fsd F6 0(R3), Commit, Mem[0+R3], None;
entry5 : No, fmul.d F6,F0,F2, Commit, F6, #3 * Reg[F2];
entry6 : Yes, fsd F6 0(R1), Exec, Mem[0+R1], None;
Load1 : NO,,,,,,;
Load2 : NO,,,,,,;
Add1 : NO,,,,,,;
Add2 : NO,,,,,,;
Add3 : NO,,,,,,;
Mult1 : NO,,,,,,;
Mult2 : NO,,,,,,;
Reorder:F0:;F1:;F2:;F3:;F4:;F5:;F6:;F7:;F8:;F9:;F10:;
Busy:F0:No;F1:No;F2:No;F3:No;F4:No;F5:No;F6:No;F7:No;F8:No;F9:No;F10:No;
------------------------------------------
cycle_42;
entry1 : No, fdid.d F0,F4,F2, Commit, F0, #2 / #1;
entry2 : No, fmul.d F6,F0,F2, Commit, F6, #3 * #1;
entry3 : No, fadd.d F0,F4,F2, Commit, F0, #2 + #1;
entry4 : No, fsd F6 0(R3), Commit, Mem[0+R3], None;
entry5 : No, fmul.d F6,F0,F2, Commit, F6, #3 * Reg[F2];
entry6 : No, fsd F6 0(R1), Commit, Mem[0+R1], None;
Load1 : NO,,,,,,;
Load2 : NO,,,,,,;
Add1 : NO,,,,,,;
Add2 : NO,,,,,,;
Add3 : NO,,,,,,;
Mult1 : NO,,,,,,;
Mult2 : NO,,,,,,;
Reorder:F0:;F1:;F2:;F3:;F4:;F5:;F6:;F7:;F8:;F9:;F10:;
Busy:F0:No;F1:No;F2:No;F3:No;F4:No;F5:No;F6:No;F7:No;F8:No;F9:No;F10:No;
------------------------------------------
LD F2 0 R2: 1,3,4,5
LD F4 0 R3: 2,4,5,6
DIVD F0 F4 F2: 3,25,26,27
MULTD F6 F0 F2: 4,36,37,38
ADDD F0 F4 F2: 5,7,8,39
SD F6 0 R3: 6,39,40
MULTD F6 F0 F2: 27,37,38,41
SD F6 0 R1: 28,41,42
