/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  reg [11:0] _01_;
  wire [2:0] _02_;
  wire [17:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  reg [15:0] celloutsig_0_6z;
  wire celloutsig_0_8z;
  wire celloutsig_1_0z;
  wire [3:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_17z;
  wire [2:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [8:0] celloutsig_1_3z;
  wire [18:0] celloutsig_1_4z;
  wire [9:0] celloutsig_1_5z;
  wire [8:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_18z = ~(celloutsig_0_8z & celloutsig_0_13z);
  assign celloutsig_0_2z = ~(celloutsig_0_1z & celloutsig_0_1z);
  assign celloutsig_1_15z = ~(in_data[147] | celloutsig_1_7z);
  assign celloutsig_0_5z = ~(celloutsig_0_1z | celloutsig_0_2z);
  assign celloutsig_0_8z = ~(in_data[69] | in_data[70]);
  assign celloutsig_1_1z = ~(celloutsig_1_0z | in_data[109]);
  assign celloutsig_0_3z = ~(celloutsig_0_1z | celloutsig_0_0z[10]);
  assign celloutsig_1_17z = ~celloutsig_1_0z;
  assign celloutsig_0_19z = ~celloutsig_0_3z;
  assign celloutsig_1_14z = ~((celloutsig_1_3z[3] | celloutsig_1_5z[2]) & (celloutsig_1_5z[2] | celloutsig_1_5z[9]));
  assign celloutsig_1_19z = ~((celloutsig_1_4z[10] | _00_) & (celloutsig_1_10z[0] | celloutsig_1_6z[1]));
  assign celloutsig_0_10z = ~((celloutsig_0_6z[3] | celloutsig_0_1z) & (celloutsig_0_0z[17] | celloutsig_0_6z[0]));
  assign celloutsig_1_7z = ~((_00_ | celloutsig_1_1z) & (celloutsig_1_1z | celloutsig_1_0z));
  assign celloutsig_0_4z = ~(in_data[95] ^ celloutsig_0_3z);
  always_ff @(posedge celloutsig_1_18z[0], posedge clkin_data[64])
    if (clkin_data[64]) _01_ <= 12'h000;
    else _01_ <= { in_data[40:32], celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_4z };
  reg [2:0] _18_;
  always_ff @(posedge clkin_data[128], negedge clkin_data[96])
    if (!clkin_data[96]) _18_ <= 3'h0;
    else _18_ <= { celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign { _02_[2:1], _00_ } = _18_;
  assign celloutsig_1_0z = ! in_data[189:177];
  assign celloutsig_1_8z = ! { celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_0z };
  assign celloutsig_1_3z = { in_data[116:111], _02_[2:1], _00_ } % { 1'h1, _02_[1], _00_, celloutsig_1_1z, _02_[2:1], _00_, celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_0_13z = celloutsig_0_6z[11:9] !== { celloutsig_0_1z, celloutsig_0_10z, celloutsig_0_12z };
  assign celloutsig_0_1z = & in_data[22:6];
  assign celloutsig_0_12z = ^ { _01_[11:3], celloutsig_0_4z, celloutsig_0_10z };
  assign celloutsig_1_11z = ^ { in_data[189:176], celloutsig_1_7z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_10z = celloutsig_1_6z[6:3] >>> { _02_[2:1], _00_, celloutsig_1_8z };
  assign celloutsig_1_18z = { in_data[125:124], celloutsig_1_11z } - { celloutsig_1_17z, celloutsig_1_14z, celloutsig_1_15z };
  assign celloutsig_1_5z = celloutsig_1_4z[9:0] - celloutsig_1_4z[9:0];
  assign celloutsig_0_0z = in_data[92:75] ^ in_data[90:73];
  assign celloutsig_1_4z = { _02_[2], celloutsig_1_3z, celloutsig_1_3z } ^ { in_data[162:146], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_6z = celloutsig_1_3z ^ { celloutsig_1_3z[7:3], _02_[2:1], _00_, celloutsig_1_0z };
  always_latch
    if (clkin_data[64]) celloutsig_0_6z = 16'h0000;
    else if (!clkin_data[0]) celloutsig_0_6z = { celloutsig_0_0z[17:8], celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_5z };
  assign _02_[0] = _00_;
  assign { out_data[130:128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_18z, celloutsig_0_19z };
endmodule
