Designed and implemented an Nth-root floating-point architecture using the CORDIC algorithm (HV, LV and HR).
Developed synthesizable RTL using Verilog, implemented pipelined logic, and verified accuracy against MATLAB reference models across multiple test vectors.
