
uart_rx
#######

:abbr:`UART (Universal Asynchronous Receiver Transmitter)` Receiver:
1 Start + 8 Data + 1 Stop



.. rubric:: Entity Declaration:

.. literalinclude:: ../../../../src/io/uart/uart_rx.vhdl
   :language: vhdl
   :tab-width: 2
   :linenos:
   :lines: 39-56

Source file: `io/uart/uart_rx.vhdl <https://github.com/VLSI-EDA/PoC/blob/master/src/io/uart/uart_rx.vhdl>`_


	 