

================================================================
== Vivado HLS Report for 'StreamingMaxPool_Batch_1'
================================================================
* Date:           Mon Mar  1 07:33:45 2021

* Version:        2020.1.1 (Build 2951007 on Wed Aug 05 23:24:06 MDT 2020)
* Project:        project_StreamingMaxPool_Batch_1
* Solution:       sol1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.296 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      560|      560| 5.600 us | 5.600 us |  560|  560|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------------+----------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                |                      |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |            Instance            |        Module        |   min   |   max   |    min   |    max   | min | max |   Type  |
        +--------------------------------+----------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_StreamingMaxPool_Pre_fu_47  |StreamingMaxPool_Pre  |      277|      277| 2.770 us | 2.770 us |  277|  277|   none  |
        +--------------------------------+----------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |      558|      558|       279|          -|          -|     2|    no    |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|     21|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        0|      -|    1456|   6946|    0|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     45|    -|
|Register         |        -|      -|       9|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|    1465|   7012|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|       1|     13|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------+----------------------+---------+-------+------+------+-----+
    |            Instance            |        Module        | BRAM_18K| DSP48E|  FF  |  LUT | URAM|
    +--------------------------------+----------------------+---------+-------+------+------+-----+
    |grp_StreamingMaxPool_Pre_fu_47  |StreamingMaxPool_Pre  |        0|      0|  1456|  6946|    0|
    +--------------------------------+----------------------+---------+-------+------+------+-----+
    |Total                           |                      |        0|      0|  1456|  6946|    0|
    +--------------------------------+----------------------+---------+-------+------+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------------------+----------+-------+---+----+------------+------------+
    |                 Variable Name                 | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------------------+----------+-------+---+----+------------+------------+
    |rep_fu_61_p2                                   |     +    |      0|  0|  10|           2|           1|
    |grp_StreamingMaxPool_Pre_fu_47_out_V_V_TREADY  |    and   |      0|  0|   2|           1|           1|
    |icmp_ln212_fu_55_p2                            |   icmp   |      0|  0|   9|           2|           3|
    +-----------------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                          |          |      0|  0|  21|           5|           5|
    +-----------------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------+----+-----------+-----+-----------+
    |        Name        | LUT| Input Size| Bits| Total Bits|
    +--------------------+----+-----------+-----+-----------+
    |ap_NS_fsm           |  27|          5|    1|          5|
    |in0_V_V_TREADY_int  |   9|          2|    1|          2|
    |rep_0_i_reg_36      |   9|          2|    2|          4|
    +--------------------+----+-----------+-----+-----------+
    |Total               |  45|          9|    4|         11|
    +--------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------+---+----+-----+-----------+
    |                     Name                    | FF| LUT| Bits| Const Bits|
    +---------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                    |  4|   0|    4|          0|
    |grp_StreamingMaxPool_Pre_fu_47_ap_start_reg  |  1|   0|    1|          0|
    |rep_0_i_reg_36                               |  2|   0|    2|          0|
    |rep_reg_70                                   |  2|   0|    2|          0|
    +---------------------------------------------+---+----+-----+-----------+
    |Total                                        |  9|   0|    9|          0|
    +---------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+--------------+--------------------------+--------------+
|    RTL Ports   | Dir | Bits|   Protocol   |       Source Object      |    C Type    |
+----------------+-----+-----+--------------+--------------------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_none | StreamingMaxPool_Batch_1 | return value |
|ap_rst_n        |  in |    1| ap_ctrl_none | StreamingMaxPool_Batch_1 | return value |
|in0_V_V_TDATA   |  in |  512|     axis     |          in0_V_V         |    pointer   |
|in0_V_V_TVALID  |  in |    1|     axis     |          in0_V_V         |    pointer   |
|in0_V_V_TREADY  | out |    1|     axis     |          in0_V_V         |    pointer   |
|out_V_V_TDATA   | out |  512|     axis     |          out_V_V         |    pointer   |
|out_V_V_TVALID  | out |    1|     axis     |          out_V_V         |    pointer   |
|out_V_V_TREADY  |  in |    1|     axis     |          out_V_V         |    pointer   |
+----------------+-----+-----+--------------+--------------------------+--------------+

