
*** Running vivado
    with args -log Divider.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Divider.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source Divider.tcl -notrace
Command: synth_design -top Divider -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 1484 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 471.277 ; gain = 170.699
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Divider' [C:/Users/Ahan Malli/OneDrive - The Pennsylvania State University/Documents/CMPEN331/lab_2/lab_2.srcs/sources_1/new/Divider.v:23]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/Ahan Malli/OneDrive - The Pennsylvania State University/Documents/CMPEN331/lab_2/lab_2.srcs/sources_1/new/Divider.v:42]
INFO: [Synth 8-6157] synthesizing module 'sub' [C:/Users/Ahan Malli/OneDrive - The Pennsylvania State University/Documents/CMPEN331/lab_2/lab_2.srcs/sources_1/new/sub.v:23]
INFO: [Synth 8-6155] done synthesizing module 'sub' (1#1) [C:/Users/Ahan Malli/OneDrive - The Pennsylvania State University/Documents/CMPEN331/lab_2/lab_2.srcs/sources_1/new/sub.v:23]
WARNING: [Synth 8-689] width (17) of port connection 'clk' does not match port width (1) of module 'sub' [C:/Users/Ahan Malli/OneDrive - The Pennsylvania State University/Documents/CMPEN331/lab_2/lab_2.srcs/sources_1/new/Divider.v:42]
WARNING: [Synth 8-7023] instance 'sub' of module 'sub' has 4 connections declared, but only 3 given [C:/Users/Ahan Malli/OneDrive - The Pennsylvania State University/Documents/CMPEN331/lab_2/lab_2.srcs/sources_1/new/Divider.v:42]
INFO: [Synth 8-6157] synthesizing module 'mux_1' [C:/Users/Ahan Malli/OneDrive - The Pennsylvania State University/Documents/CMPEN331/lab_2/lab_2.srcs/sources_1/new/mux_1.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mux_1' (2#1) [C:/Users/Ahan Malli/OneDrive - The Pennsylvania State University/Documents/CMPEN331/lab_2/lab_2.srcs/sources_1/new/mux_1.v:23]
WARNING: [Synth 8-689] width (16) of port connection 'result' does not match port width (17) of module 'mux_1' [C:/Users/Ahan Malli/OneDrive - The Pennsylvania State University/Documents/CMPEN331/lab_2/lab_2.srcs/sources_1/new/Divider.v:46]
INFO: [Synth 8-6157] synthesizing module 'mux_2' [C:/Users/Ahan Malli/OneDrive - The Pennsylvania State University/Documents/CMPEN331/lab_2/lab_2.srcs/sources_1/new/mux_2.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mux_2' (3#1) [C:/Users/Ahan Malli/OneDrive - The Pennsylvania State University/Documents/CMPEN331/lab_2/lab_2.srcs/sources_1/new/mux_2.v:23]
WARNING: [Synth 8-689] width (16) of port connection 'out' does not match port width (32) of module 'mux_2' [C:/Users/Ahan Malli/OneDrive - The Pennsylvania State University/Documents/CMPEN331/lab_2/lab_2.srcs/sources_1/new/Divider.v:50]
WARNING: [Synth 8-3848] Net subOut in module/entity Divider does not have driver. [C:/Users/Ahan Malli/OneDrive - The Pennsylvania State University/Documents/CMPEN331/lab_2/lab_2.srcs/sources_1/new/Divider.v:41]
INFO: [Synth 8-6155] done synthesizing module 'Divider' (4#1) [C:/Users/Ahan Malli/OneDrive - The Pennsylvania State University/Documents/CMPEN331/lab_2/lab_2.srcs/sources_1/new/Divider.v:23]
WARNING: [Synth 8-3331] design mux_1 has unconnected port saved[16]
WARNING: [Synth 8-3331] design mux_1 has unconnected port saved[15]
WARNING: [Synth 8-3331] design mux_1 has unconnected port saved[14]
WARNING: [Synth 8-3331] design mux_1 has unconnected port saved[13]
WARNING: [Synth 8-3331] design mux_1 has unconnected port saved[12]
WARNING: [Synth 8-3331] design mux_1 has unconnected port saved[11]
WARNING: [Synth 8-3331] design mux_1 has unconnected port saved[10]
WARNING: [Synth 8-3331] design mux_1 has unconnected port saved[9]
WARNING: [Synth 8-3331] design mux_1 has unconnected port saved[8]
WARNING: [Synth 8-3331] design mux_1 has unconnected port saved[7]
WARNING: [Synth 8-3331] design mux_1 has unconnected port saved[6]
WARNING: [Synth 8-3331] design mux_1 has unconnected port saved[5]
WARNING: [Synth 8-3331] design mux_1 has unconnected port saved[4]
WARNING: [Synth 8-3331] design mux_1 has unconnected port saved[3]
WARNING: [Synth 8-3331] design mux_1 has unconnected port saved[2]
WARNING: [Synth 8-3331] design mux_1 has unconnected port saved[1]
WARNING: [Synth 8-3331] design mux_1 has unconnected port saved[0]
WARNING: [Synth 8-3331] design sub has unconnected port clk
WARNING: [Synth 8-3331] design Divider has unconnected port q[15]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 534.422 ; gain = 233.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 534.422 ; gain = 233.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 534.422 ; gain = 233.844
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 534.422 ; gain = 233.844
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 9     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Divider 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 9     
Module sub 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design Divider has unconnected port b[15]
WARNING: [Synth 8-3331] design Divider has unconnected port b[14]
WARNING: [Synth 8-3331] design Divider has unconnected port b[13]
WARNING: [Synth 8-3331] design Divider has unconnected port b[12]
WARNING: [Synth 8-3331] design Divider has unconnected port b[11]
WARNING: [Synth 8-3331] design Divider has unconnected port b[10]
WARNING: [Synth 8-3331] design Divider has unconnected port b[9]
WARNING: [Synth 8-3331] design Divider has unconnected port b[8]
WARNING: [Synth 8-3331] design Divider has unconnected port b[7]
WARNING: [Synth 8-3331] design Divider has unconnected port b[6]
WARNING: [Synth 8-3331] design Divider has unconnected port b[5]
WARNING: [Synth 8-3331] design Divider has unconnected port b[4]
WARNING: [Synth 8-3331] design Divider has unconnected port b[3]
WARNING: [Synth 8-3331] design Divider has unconnected port b[2]
WARNING: [Synth 8-3331] design Divider has unconnected port b[1]
WARNING: [Synth 8-3331] design Divider has unconnected port b[0]
WARNING: [Synth 8-3331] design Divider has unconnected port q[15]
INFO: [Synth 8-3886] merging instance 'regR_reg[0]' (FDE) to 'regR_reg[15]'
INFO: [Synth 8-3886] merging instance 'regR_reg[1]' (FDE) to 'regR_reg[15]'
INFO: [Synth 8-3886] merging instance 'regR_reg[2]' (FDE) to 'regR_reg[15]'
INFO: [Synth 8-3886] merging instance 'regR_reg[3]' (FDE) to 'regR_reg[15]'
INFO: [Synth 8-3886] merging instance 'regR_reg[4]' (FDE) to 'regR_reg[15]'
INFO: [Synth 8-3886] merging instance 'regR_reg[5]' (FDE) to 'regR_reg[15]'
INFO: [Synth 8-3886] merging instance 'regR_reg[6]' (FDE) to 'regR_reg[15]'
INFO: [Synth 8-3886] merging instance 'regR_reg[7]' (FDE) to 'regR_reg[15]'
INFO: [Synth 8-3886] merging instance 'regR_reg[8]' (FDE) to 'regR_reg[15]'
INFO: [Synth 8-3886] merging instance 'regR_reg[9]' (FDE) to 'regR_reg[15]'
INFO: [Synth 8-3886] merging instance 'regR_reg[10]' (FDE) to 'regR_reg[15]'
INFO: [Synth 8-3886] merging instance 'regR_reg[11]' (FDE) to 'regR_reg[15]'
INFO: [Synth 8-3886] merging instance 'regR_reg[12]' (FDE) to 'regR_reg[15]'
INFO: [Synth 8-3886] merging instance 'regR_reg[13]' (FDE) to 'regR_reg[15]'
INFO: [Synth 8-3886] merging instance 'regR_reg[14]' (FDE) to 'regR_reg[15]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 676.680 ; gain = 376.102
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 677.590 ; gain = 377.012
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 677.820 ; gain = 377.242
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 677.820 ; gain = 377.242
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 677.820 ; gain = 377.242
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 677.820 ; gain = 377.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 677.820 ; gain = 377.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 677.820 ; gain = 377.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 677.820 ; gain = 377.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |     1|
|3     |LUT2 |     3|
|4     |LUT3 |    20|
|5     |LUT4 |     3|
|6     |LUT5 |    17|
|7     |LUT6 |     1|
|8     |FDRE |    39|
|9     |FDSE |     1|
|10    |IBUF |    50|
|11    |OBUF |    55|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   191|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 677.820 ; gain = 377.242
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 42 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 677.820 ; gain = 377.242
Synthesis Optimization Complete : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 677.820 ; gain = 377.242
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 797.996 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
30 Infos, 42 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 797.996 ; gain = 497.418
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 797.996 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Ahan Malli/OneDrive - The Pennsylvania State University/Documents/CMPEN331/lab_2/lab_2.runs/synth_1/Divider.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Divider_utilization_synth.rpt -pb Divider_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Feb  9 23:18:22 2022...
