<dec f='llvm/build/lib/Target/X86/X86GenInstrInfo.inc' l='5291' type='5276'/>
<use f='llvm/build/lib/Target/X86/X86GenAsmMatcher.inc' l='12946'/>
<use f='llvm/build/lib/Target/X86/X86GenAsmMatcher.inc' l='27421'/>
<use f='llvm/llvm/lib/Target/X86/MCTargetDesc/X86InstComments.cpp' l='407' macro='1' c='_ZL16printFMACommentsPKN4llvm6MCInstERNS_11raw_ostreamERKNS_11MCInstrInfoE'/>
<use f='llvm/build/lib/Target/X86/X86GenEVEX2VEXTables.inc' l='158'/>
<use f='llvm/llvm/lib/Target/X86/X86InstrFMA3Info.cpp' l='66' macro='1'/>
<use f='llvm/llvm/lib/Target/X86/X86InstrFoldTables.cpp' l='3185'/>
<use f='llvm/llvm/lib/Target/X86/X86InstrInfo.cpp' l='5805' c='_ZL32isNonFoldablePartialRegisterLoadRKN4llvm12MachineInstrES2_RKNS_15MachineFunctionE'/>
