(pcb "C:\Users\nicola\git\PLC-14500\board\plc14500\plc14500.dsn"
  (parser
    (string_quote ")
    (space_in_quoted_tokens on)
    (host_cad "KiCad's Pcbnew")
    (host_version "(5.1.9)-1")
  )
  (resolution um 10)
  (unit um)
  (structure
    (layer F.Cu
      (type signal)
      (property
        (index 0)
      )
    )
    (layer B.Cu
      (type signal)
      (property
        (index 1)
      )
    )
    (boundary
      (path pcb 0  231540 -143055  71540 -143050  71610 -43120  231620 -43120
            231540 -143055)
    )
    (via "Via[0-1]_800:400_um")
    (rule
      (width 250)
      (clearance 200.1)
      (clearance 200.1 (type default_smd))
      (clearance 50 (type smd_smd))
    )
  )
  (placement
    (component plc14500:LED_3MM
      (place D50 204130 -86214.3 front 0 (PN "LED 5MM Red"))
      (place D49 199020 -86214.3 front 0 (PN "LED 5MM Red"))
      (place D48 193910 -86214.3 front 0 (PN "LED 5MM Red"))
      (place D47 188800 -86214.3 front 0 (PN "LED 5MM Red"))
      (place D46 183690 -86214.3 front 0 (PN "LED 5MM Red"))
      (place D45 178580 -86214.3 front 0 (PN "LED 5MM Red"))
      (place D44 173470 -86214.3 front 0 (PN "LED 5MM Red"))
      (place D43 168360 -86214.3 front 0 (PN "LED 5MM Red"))
      (place D42 154460 -86214.3 front 0 (PN "LED 5MM Red"))
      (place D41 149320 -86214.3 front 0 (PN "LED 5MM Red"))
      (place D39 144240 -86234.3 front 0 (PN "LED 5MM Red"))
      (place D38 134150 -57980 front 0 (PN "LED 5MM Red"))
      (place D37 204050 -72200 front 0 (PN "LED 5MM Red"))
      (place D36 203980 -57980 front 0 (PN "LED 5MM Red"))
      (place D35 198949 -72200 front 0 (PN "LED 5MM Red"))
      (place D34 198879 -57980 front 0 (PN "LED 5MM Red"))
      (place D33 154410 -57980 front 0 (PN "LED 5MM Red"))
      (place D32 193847 -72200 front 0 (PN "LED 5MM Red"))
      (place D31 193777 -57980 front 0 (PN "LED 5MM Red"))
      (place D30 188746 -72200 front 0 (PN "LED 5MM Red"))
      (place D29 188676 -57980 front 0 (PN "LED 5MM Red"))
      (place D28 149230 -57980 front 0 (PN "LED 5MM Red"))
      (place D27 183644 -72200 front 0 (PN "LED 5MM Red"))
      (place D26 183574 -57980 front 0 (PN "LED 5MM Red"))
      (place D25 178543 -72200 front 0 (PN "LED 5MM Red"))
      (place D24 178473 -57980 front 0 (PN "LED 5MM Red"))
      (place D23 173441 -72200 front 0 (PN "LED 5MM Red"))
      (place D22 173371 -57980 front 0 (PN "LED 5MM Red"))
      (place D21 168340 -72200 front 0 (PN "LED 5MM Red"))
      (place D20 168270 -57980 front 0 (PN "LED 5MM Red"))
      (place D19 139210 -57980 front 0 (PN "LED 5MM Red"))
      (place D18 144060 -57980 front 0 (PN "LED 5MM Red"))
      (place D17 95110 -48380 front 0 (PN "LED 5MM Red"))
      (place D16 224580 -53350 front 0 (PN "LED 5MM Red"))
      (place D15 224580 -63178.6 front 0 (PN "LED 5MM Red"))
      (place D14 224580 -73007.1 front 0 (PN "LED 5MM Red"))
      (place D13 224580 -82835.7 front 0 (PN "LED 5MM Red"))
      (place D12 224580 -92664.3 front 0 (PN "LED 5MM Red"))
      (place D11 224580 -102493 front 0 (PN "LED 5MM Red"))
      (place D10 224580 -112321 front 0 (PN "LED 5MM Red"))
      (place D9 224580 -122150 front 0 (PN "LED 5MM Red"))
      (place D8 187960 -122150 front 0 (PN "LED 5MM Red"))
      (place D7 173405 -122310 front 0 (PN "LED 5MM Red"))
      (place D6 158650 -122310 front 0 (PN "LED 5MM Red"))
      (place D5 143895 -122310 front 0 (PN "LED 5MM Red"))
      (place D4 129140 -122310 front 0 (PN "LED 5MM Red"))
      (place D3 114385 -122310 front 0 (PN "LED 5MM Red"))
      (place D2 99630 -122310 front 0 (PN "LED 5MM Red"))
      (place D1 84875 -122310 front 0 (PN "LED 5MM Red"))
    )
    (component Capacitor_THT:C_Rect_L7.2mm_W2.5mm_P5.00mm_FKS2_FKP2_MKS2_MKP2
      (place C3 127871 -113030 front 90 (PN 100nF))
      (place C8 155497 -95805 front 270 (PN 100nF))
      (place C9 77620 -85025 front 90 (PN 100nF))
      (place C10 120220 -80025 front 270 (PN 100nF))
      (place C11 139020 -85025 front 90 (PN 100nF))
      (place C12 135530 -85025 front 90 (PN 100nF))
      (place C17 155497 -108030 front 270 (PN 100nF))
      (place C2 102746 -113030 front 90 (PN 100nF))
    )
    (component Capacitor_THT:CP_Radial_D8.0mm_P5.00mm
      (place C4 185310 -131185 front 0 (PN 10uF))
    )
    (component Capacitor_THT:C_Rect_L7.2mm_W2.5mm_P5.00mm_FKS2_FKP2_MKS2_MKP2::1
      (place C5 194670 -128685 front 270 (PN 100nF))
      (place C6 183122 -108030 front 270 (PN 100nF))
      (place C13 129510 -117510 front 0 (PN 100nF))
      (place C14 183122 -100805 front 90 (PN 100nF))
      (place C15 99980 -117510 front 0 (PN 100nF))
      (place C16 127871 -95805 front 270 (PN 100nF))
      (place C1 77620 -113030 front 90 (PN 100nF))
    )
    (component Capacitor_THT:CP_Radial_D8.0mm_P5.00mm::1
      (place C7 103370 -62940 front 0 (PN 10uF))
    )
    (component Resistor_THT:R_Axial_DIN0204_L3.6mm_D1.6mm_P7.62mm_Horizontal
      (place R1 92210 -133600 front 90 (PN 47K))
      (place R3 121827 -133600 front 90 (PN 47K))
      (place R5 79750 -133600 front 90 (PN 680R))
      (place R8 124125 -133600 front 90 (PN 680R))
      (place R10 166252 -133600 front 90 (PN 47K))
      (place R11 181060 -133600 front 90 (PN 47K))
      (place R12 138917 -133600 front 90 (PN 680R))
      (place R13 153708 -133600 front 90 (PN 680R))
      (place R16 209060 -127375 front 270 (PN 680R))
      (place R17 213670 -122150 front 0 (PN 680R))
      (place R22 128975 -75040 front 90 (PN 0R))
      (place R23 213670 -72957.1 front 0 (PN 680R))
      (place R25 213660 -53280 front 0 (PN 680R))
      (place R29 145555 -61340 front 270 (PN 680R))
      (place R30 120355 -75040 front 90 (PN 680R))
      (place R32 169545 -47170 front 270 (PN 680R))
      (place R33 169615 -61340 front 270 (PN 680R))
      (place R36 179748 -47170 front 270 (PN 680R))
      (place R37 179818 -61340 front 270 (PN 680R))
      (place R39 184919 -61340 front 270 (PN 680R))
      (place R40 150620 -61340 front 270 (PN 680R))
      (place R42 190021 -61340 front 270 (PN 680R))
      (place R46 200154 -47170 front 270 (PN 680R))
      (place R49 205325 -61340 front 270 (PN 680R))
      (place R50 124665 -75040 front 90 (PN 10K))
      (place R55 145515 -75450 front 270 (PN 680R))
      (place R57 150595 -75430 front 270 (PN 680R))
      (place R59 113050 -117510 front 0 (PN 680R))
      (place R60 169575 -75430 front 270 (PN 680R))
      (place R62 179772 -75430 front 270 (PN 680R))
      (place R64 189969 -75430 front 270 (PN 680R))
      (place R65 195068 -75430 front 270 (PN 680R))
    )
    (component Resistor_THT:R_Axial_DIN0204_L3.6mm_D1.6mm_P7.62mm_Horizontal::1
      (place R2 107018 -133600 front 90 (PN 47K))
      (place R4 136635 -133600 front 90 (PN 47K))
      (place R6 94541.7 -133600 front 90 (PN 680R))
      (place R7 109333 -133600 front 90 (PN 680R))
      (place R9 151443 -133600 front 90 (PN 47K))
      (place R14 168500 -133600 front 90 (PN 680R))
      (place R15 211970 -127375 front 270 (PN 680R))
      (place R18 213670 -112311 front 0 (PN 680R))
      (place R19 213670 -102473 front 0 (PN 680R))
      (place R20 213670 -92634.3 front 0 (PN 680R))
      (place R21 213670 -82795.7 front 0 (PN 680R))
      (place R24 213670 -63118.6 front 0 (PN 680R))
      (place R26 101780 -48700 front 0 (PN 47K))
      (place R27 101800 -50710 front 0 (PN 680R))
      (place R28 140490 -61340 front 270 (PN 680R))
      (place R31 122510 -75040 front 90 (PN 680R))
      (place R34 174646 -47170 front 270 (PN 680R))
      (place R35 174716 -61340 front 270 (PN 680R))
      (place R38 184849 -47170 front 270 (PN 680R))
      (place R41 189951 -47170 front 270 (PN 680R))
      (place R43 195052 -47170 front 270 (PN 680R))
      (place R44 195122 -61340 front 270 (PN 680R))
      (place R45 155685 -61340 front 270 (PN 680R))
      (place R47 200224 -61340 front 270 (PN 680R))
      (place R48 205255 -47170 front 270 (PN 680R))
      (place R51 126820 -75040 front 90 (PN 10K))
      (place R52 135425 -61340 front 270 (PN 680R))
      (place R53 131130 -75040 front 90 (PN 1M))
      (place R58 155735 -75430 front 270 (PN 680R))
      (place R61 174674 -75430 front 270 (PN 680R))
      (place R63 184871 -75430 front 270 (PN 680R))
      (place R66 200166 -75430 front 270 (PN 680R))
      (place R67 205265 -75430 front 270 (PN 680R))
    )
    (component "Potentiometer_THT:Potentiometer_ACP_CA9-H5_Horizontal"
      (place RV1 221800 -133660 front 180 (PN 10K))
    )
    (component Button_Switch_THT:SW_Tactile_Straight_KSA0Axx1LFTR
      (place S1 82340 -128540 front 0 (PN "Push Button"))
      (place S2 97095 -128540 front 0 (PN "Push Button"))
      (place S4 126605 -128540 front 0 (PN "Push Button"))
      (place S10 156115 -128540 front 0 (PN "Push Button"))
      (place S15 83840 -45690 front 0 (PN "Push Button"))
    )
    (component Button_Switch_THT:SW_Tactile_Straight_KSA0Axx1LFTR::1
      (place S3 111850 -128540 front 0 (PN "Push Button"))
      (place S9 141360 -128540 front 0 (PN "Push Button"))
      (place S11 170870 -128540 front 0 (PN "Push Button"))
      (place S17 120350 -57840 front 0 (PN "Push Button"))
    )
    (component plc14500:SWITCH_DPDT
      (place S5 82150 -141140 front 90 (PN "Switch DPDT"))
      (place S7 111660 -141140 front 90 (PN "Switch DPDT"))
      (place S13 155925 -141140 front 90 (PN "Switch DPDT"))
      (place S16 123010 -44880 front 270 (PN "Switch DPDT"))
      (place S18 150420 -44860 front 270 (PN "Switch DPDT"))
    )
    (component plc14500:SWITCH_DPDT::1
      (place S6 96905 -141140 front 90 (PN "Switch DPDT"))
      (place S8 126415 -141140 front 90 (PN "Switch DPDT"))
      (place S12 141170 -141140 front 90 (PN "Switch DPDT"))
      (place S14 170680 -141140 front 90 (PN "Switch DPDT"))
    )
    (component "Package_DIP:DIP-16_W7.62mm_LongPads"
      (place U2 132809 -114355 front 90 (PN 4051))
      (place U7 160434 -102130 front 90 (PN 74HC590A))
      (place U13 132809 -102130 front 90 (PN 4099))
    )
    (component "Package_DIP:DIP-8_W7.62mm"
      (place U4 198210 -134985 front 90 (PN NE555))
    )
    (component "Package_DIP:DIP-16_W7.62mm_LongPads::1"
      (place U5 188060 -114355 front 90 (PN 4099))
      (place U10 188060 -102130 front 90 (PN MC14500))
      (place U14 160434 -114355 front 90 (PN 4051))
    )
    (component Module:Arduino_Nano
      (place U6 111250 -70550 back 270 (PN "Arduino Nano"))
    )
    (component "Package_DIP:DIP-28_W15.24mm"
      (place U8 82690 -90150 front 90 (PN LH5168))
    )
    (component "Package_DIP:DIP-8_W7.62mm::1"
      (place U9 124350 -86325 front 90 (PN NE555))
    )
    (component "Package_DIP:DIP-14_W7.62mm_LongPads"
      (place U1 82557.8 -114355 front 90 (PN 74HC14))
    )
    (component "Package_DIP:DIP-14_W7.62mm_LongPads::1"
      (place U3 107683 -114355 front 90 (PN 74HC14))
    )
    (component Capacitor_THT:C_Rect_L7.2mm_W2.5mm_P5.00mm_FKS2_FKP2_MKS2_MKP2::2
      (place C18 77620 -100805 front 90 (PN 100nF))
    )
    (component Capacitor_THT:C_Rect_L7.2mm_W2.5mm_P5.00mm_FKS2_FKP2_MKS2_MKP2::3
      (place C19 102746 -100805 front 90 (PN 100nF))
    )
    (component "Package_DIP:DIP-14_W7.62mm_LongPads::2"
      (place U11 82690 -102130 front 90 (PN 74HC14))
    )
    (component "Package_DIP:DIP-14_W7.62mm_LongPads::3"
      (place U12 106780 -102130 front 90 (PN 4011))
    )
    (component "Diode_THT:D_DO-35_SOD27_P7.62mm_Horizontal"
      (place D40 89185 -66750 front 90 (PN 1N4148))
    )
    (component "Diode_THT:D_DO-35_SOD27_P7.62mm_Horizontal::1"
      (place D51 92735 -66750 front 90 (PN 1N4148))
    )
    (component Resistor_THT:R_Axial_DIN0204_L3.6mm_D1.6mm_P7.62mm_Horizontal::2
      (place R54 96085 -66750 front 90 (PN 10K))
    )
  )
  (library
    (image plc14500:LED_3MM
      (outline (path signal 50  3700 2250  -1150 2250))
      (outline (path signal 50  3700 -2250  3700 2250))
      (outline (path signal 50  -1150 -2250  3700 -2250))
      (outline (path signal 50  -1150 2250  -1150 -2250))
      (outline (path signal 120  -290 -1080  -290 -1236))
      (outline (path signal 120  -290 1236  -290 1080))
      (outline (path signal 100  -230 1166.19  -230 -1166.19))
      (outline (path signal 100  2770 0  2688.73 -487.049  2453.71 -921.319  2090.42 -1255.75
            1638.23 -1454.1  1146.13 -1494.88  667.457 -1373.66  254.078 -1103.59
            -49.211 -713.921  -209.542 -246.892  -209.542 246.892  -49.211 713.921
            254.078 1103.59  667.457 1373.66  1146.13 1494.88  1638.23 1454.1
            2090.42 1255.75  2453.71 921.319  2688.73 487.049  2770 0))
      (pin Round[A]Pad_1800_um A 2540 0)
      (pin Rect[A]Pad_1800x1800_um K 0 0)
    )
    (image Capacitor_THT:C_Rect_L7.2mm_W2.5mm_P5.00mm_FKS2_FKP2_MKS2_MKP2
      (outline (path signal 100  -1100 1250  -1100 -1250))
      (outline (path signal 100  -1100 -1250  6100 -1250))
      (outline (path signal 100  6100 -1250  6100 1250))
      (outline (path signal 100  6100 1250  -1100 1250))
      (outline (path signal 120  -1220 1370  6220 1370))
      (outline (path signal 120  -1220 -1370  6220 -1370))
      (outline (path signal 120  -1220 1370  -1220 -1370))
      (outline (path signal 120  6220 1370  6220 -1370))
      (outline (path signal 50  -1350 1500  -1350 -1500))
      (outline (path signal 50  -1350 -1500  6350 -1500))
      (outline (path signal 50  6350 -1500  6350 1500))
      (outline (path signal 50  6350 1500  -1350 1500))
      (pin Round[A]Pad_1600_um 1 0 0)
      (pin Round[A]Pad_1600_um 2 5000 0)
    )
    (image Capacitor_THT:CP_Radial_D8.0mm_P5.00mm
      (outline (path signal 100  6500 0  6418.12 -805.194  6175.83 -1577.42  5783.05 -2285.07
            5255.87 -2899.17  4615.86 -3394.58  3889.22 -3751.01  3105.71 -3953.87
            2297.4 -3994.87  1497.39 -3872.31  738.423 -3591.22  51.576 -3163.1
            -535.032 -2605.49  -997.386 -1941.21  -1316.56 -1197.45  -1479.48 -404.673
            -1479.48 404.673  -1316.56 1197.45  -997.386 1941.21  -535.032 2605.49
            51.576 3163.1  738.423 3591.22  1497.39 3872.31  2297.4 3994.87
            3105.71 3953.87  3889.22 3751.01  4615.86 3394.58  5255.87 2899.17
            5783.05 2285.07  6175.83 1577.42  6418.12 805.194  6500 0))
      (outline (path signal 120  6620 0  6540.84 -803.772  6306.38 -1576.66  5925.65 -2288.95
            5413.28 -2913.28  4788.95 -3425.66  4076.66 -3806.38  3303.77 -4040.84
            2500 -4120  1696.23 -4040.84  923.344 -3806.38  211.051 -3425.66
            -413.28 -2913.28  -925.655 -2288.95  -1306.38 -1576.66  -1540.84 -803.772
            -1620 0  -1540.84 803.772  -1306.38 1576.66  -925.655 2288.95
            -413.28 2913.28  211.051 3425.66  923.344 3806.38  1696.23 4040.84
            2500 4120  3303.77 4040.84  4076.66 3806.38  4788.95 3425.66
            5413.28 2913.28  5925.65 2288.95  6306.38 1576.66  6540.84 803.772
            6620 0))
      (outline (path signal 50  6750 0  6668.34 -829.134  6426.49 -1626.4  6033.75 -2361.17
            5505.2 -3005.2  4861.17 -3533.75  4126.4 -3926.49  3329.13 -4168.34
            2500 -4250  1670.87 -4168.34  873.595 -3926.49  138.827 -3533.75
            -505.204 -3005.2  -1033.75 -2361.17  -1426.49 -1626.4  -1668.34 -829.134
            -1750 0  -1668.34 829.134  -1426.49 1626.4  -1033.75 2361.17
            -505.204 3005.2  138.827 3533.75  873.595 3926.49  1670.87 4168.34
            2500 4250  3329.13 4168.34  4126.4 3926.49  4861.17 3533.75
            5505.2 3005.2  6033.75 2361.17  6426.49 1626.4  6668.34 829.134
            6750 0))
      (outline (path signal 100  -926.759 1747.5  -126.759 1747.5))
      (outline (path signal 100  -526.759 2147.5  -526.759 1347.5))
      (outline (path signal 120  2500 4080  2500 -4080))
      (outline (path signal 120  2540 4080  2540 -4080))
      (outline (path signal 120  2580 4080  2580 -4080))
      (outline (path signal 120  2620 4079  2620 -4079))
      (outline (path signal 120  2660 4077  2660 -4077))
      (outline (path signal 120  2700 4076  2700 -4076))
      (outline (path signal 120  2740 4074  2740 -4074))
      (outline (path signal 120  2780 4071  2780 -4071))
      (outline (path signal 120  2820 4068  2820 -4068))
      (outline (path signal 120  2860 4065  2860 -4065))
      (outline (path signal 120  2900 4061  2900 -4061))
      (outline (path signal 120  2940 4057  2940 -4057))
      (outline (path signal 120  2980 4052  2980 -4052))
      (outline (path signal 120  3020 4048  3020 -4048))
      (outline (path signal 120  3060 4042  3060 -4042))
      (outline (path signal 120  3100 4037  3100 -4037))
      (outline (path signal 120  3140 4030  3140 -4030))
      (outline (path signal 120  3180 4024  3180 -4024))
      (outline (path signal 120  3221 4017  3221 -4017))
      (outline (path signal 120  3261 4010  3261 -4010))
      (outline (path signal 120  3301 4002  3301 -4002))
      (outline (path signal 120  3341 3994  3341 -3994))
      (outline (path signal 120  3381 3985  3381 -3985))
      (outline (path signal 120  3421 3976  3421 -3976))
      (outline (path signal 120  3461 3967  3461 -3967))
      (outline (path signal 120  3501 3957  3501 -3957))
      (outline (path signal 120  3541 3947  3541 -3947))
      (outline (path signal 120  3581 3936  3581 -3936))
      (outline (path signal 120  3621 3925  3621 -3925))
      (outline (path signal 120  3661 3914  3661 -3914))
      (outline (path signal 120  3701 3902  3701 -3902))
      (outline (path signal 120  3741 3889  3741 -3889))
      (outline (path signal 120  3781 3877  3781 -3877))
      (outline (path signal 120  3821 3863  3821 -3863))
      (outline (path signal 120  3861 3850  3861 -3850))
      (outline (path signal 120  3901 3835  3901 -3835))
      (outline (path signal 120  3941 3821  3941 -3821))
      (outline (path signal 120  3981 3805  3981 1040))
      (outline (path signal 120  3981 -1040  3981 -3805))
      (outline (path signal 120  4021 3790  4021 1040))
      (outline (path signal 120  4021 -1040  4021 -3790))
      (outline (path signal 120  4061 3774  4061 1040))
      (outline (path signal 120  4061 -1040  4061 -3774))
      (outline (path signal 120  4101 3757  4101 1040))
      (outline (path signal 120  4101 -1040  4101 -3757))
      (outline (path signal 120  4141 3740  4141 1040))
      (outline (path signal 120  4141 -1040  4141 -3740))
      (outline (path signal 120  4181 3722  4181 1040))
      (outline (path signal 120  4181 -1040  4181 -3722))
      (outline (path signal 120  4221 3704  4221 1040))
      (outline (path signal 120  4221 -1040  4221 -3704))
      (outline (path signal 120  4261 3686  4261 1040))
      (outline (path signal 120  4261 -1040  4261 -3686))
      (outline (path signal 120  4301 3666  4301 1040))
      (outline (path signal 120  4301 -1040  4301 -3666))
      (outline (path signal 120  4341 3647  4341 1040))
      (outline (path signal 120  4341 -1040  4341 -3647))
      (outline (path signal 120  4381 3627  4381 1040))
      (outline (path signal 120  4381 -1040  4381 -3627))
      (outline (path signal 120  4421 3606  4421 1040))
      (outline (path signal 120  4421 -1040  4421 -3606))
      (outline (path signal 120  4461 3584  4461 1040))
      (outline (path signal 120  4461 -1040  4461 -3584))
      (outline (path signal 120  4501 3562  4501 1040))
      (outline (path signal 120  4501 -1040  4501 -3562))
      (outline (path signal 120  4541 3540  4541 1040))
      (outline (path signal 120  4541 -1040  4541 -3540))
      (outline (path signal 120  4581 3517  4581 1040))
      (outline (path signal 120  4581 -1040  4581 -3517))
      (outline (path signal 120  4621 3493  4621 1040))
      (outline (path signal 120  4621 -1040  4621 -3493))
      (outline (path signal 120  4661 3469  4661 1040))
      (outline (path signal 120  4661 -1040  4661 -3469))
      (outline (path signal 120  4701 3444  4701 1040))
      (outline (path signal 120  4701 -1040  4701 -3444))
      (outline (path signal 120  4741 3418  4741 1040))
      (outline (path signal 120  4741 -1040  4741 -3418))
      (outline (path signal 120  4781 3392  4781 1040))
      (outline (path signal 120  4781 -1040  4781 -3392))
      (outline (path signal 120  4821 3365  4821 1040))
      (outline (path signal 120  4821 -1040  4821 -3365))
      (outline (path signal 120  4861 3338  4861 1040))
      (outline (path signal 120  4861 -1040  4861 -3338))
      (outline (path signal 120  4901 3309  4901 1040))
      (outline (path signal 120  4901 -1040  4901 -3309))
      (outline (path signal 120  4941 3280  4941 1040))
      (outline (path signal 120  4941 -1040  4941 -3280))
      (outline (path signal 120  4981 3250  4981 1040))
      (outline (path signal 120  4981 -1040  4981 -3250))
      (outline (path signal 120  5021 3220  5021 1040))
      (outline (path signal 120  5021 -1040  5021 -3220))
      (outline (path signal 120  5061 3189  5061 1040))
      (outline (path signal 120  5061 -1040  5061 -3189))
      (outline (path signal 120  5101 3156  5101 1040))
      (outline (path signal 120  5101 -1040  5101 -3156))
      (outline (path signal 120  5141 3124  5141 1040))
      (outline (path signal 120  5141 -1040  5141 -3124))
      (outline (path signal 120  5181 3090  5181 1040))
      (outline (path signal 120  5181 -1040  5181 -3090))
      (outline (path signal 120  5221 3055  5221 1040))
      (outline (path signal 120  5221 -1040  5221 -3055))
      (outline (path signal 120  5261 3019  5261 1040))
      (outline (path signal 120  5261 -1040  5261 -3019))
      (outline (path signal 120  5301 2983  5301 1040))
      (outline (path signal 120  5301 -1040  5301 -2983))
      (outline (path signal 120  5341 2945  5341 1040))
      (outline (path signal 120  5341 -1040  5341 -2945))
      (outline (path signal 120  5381 2907  5381 1040))
      (outline (path signal 120  5381 -1040  5381 -2907))
      (outline (path signal 120  5421 2867  5421 1040))
      (outline (path signal 120  5421 -1040  5421 -2867))
      (outline (path signal 120  5461 2826  5461 1040))
      (outline (path signal 120  5461 -1040  5461 -2826))
      (outline (path signal 120  5501 2784  5501 1040))
      (outline (path signal 120  5501 -1040  5501 -2784))
      (outline (path signal 120  5541 2741  5541 1040))
      (outline (path signal 120  5541 -1040  5541 -2741))
      (outline (path signal 120  5581 2697  5581 1040))
      (outline (path signal 120  5581 -1040  5581 -2697))
      (outline (path signal 120  5621 2651  5621 1040))
      (outline (path signal 120  5621 -1040  5621 -2651))
      (outline (path signal 120  5661 2604  5661 1040))
      (outline (path signal 120  5661 -1040  5661 -2604))
      (outline (path signal 120  5701 2556  5701 1040))
      (outline (path signal 120  5701 -1040  5701 -2556))
      (outline (path signal 120  5741 2505  5741 1040))
      (outline (path signal 120  5741 -1040  5741 -2505))
      (outline (path signal 120  5781 2454  5781 1040))
      (outline (path signal 120  5781 -1040  5781 -2454))
      (outline (path signal 120  5821 2400  5821 1040))
      (outline (path signal 120  5821 -1040  5821 -2400))
      (outline (path signal 120  5861 2345  5861 1040))
      (outline (path signal 120  5861 -1040  5861 -2345))
      (outline (path signal 120  5901 2287  5901 1040))
      (outline (path signal 120  5901 -1040  5901 -2287))
      (outline (path signal 120  5941 2228  5941 1040))
      (outline (path signal 120  5941 -1040  5941 -2228))
      (outline (path signal 120  5981 2166  5981 1040))
      (outline (path signal 120  5981 -1040  5981 -2166))
      (outline (path signal 120  6021 2102  6021 1040))
      (outline (path signal 120  6021 -1040  6021 -2102))
      (outline (path signal 120  6061 2034  6061 -2034))
      (outline (path signal 120  6101 1964  6101 -1964))
      (outline (path signal 120  6141 1890  6141 -1890))
      (outline (path signal 120  6181 1813  6181 -1813))
      (outline (path signal 120  6221 1731  6221 -1731))
      (outline (path signal 120  6261 1645  6261 -1645))
      (outline (path signal 120  6301 1552  6301 -1552))
      (outline (path signal 120  6341 1453  6341 -1453))
      (outline (path signal 120  6381 1346  6381 -1346))
      (outline (path signal 120  6421 1229  6421 -1229))
      (outline (path signal 120  6461 1098  6461 -1098))
      (outline (path signal 120  6501 948  6501 -948))
      (outline (path signal 120  6541 768  6541 -768))
      (outline (path signal 120  6581 533  6581 -533))
      (outline (path signal 120  -1909.7 2315  -1109.7 2315))
      (outline (path signal 120  -1509.7 2715  -1509.7 1915))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Round[A]Pad_1600_um 2 5000 0)
    )
    (image Capacitor_THT:C_Rect_L7.2mm_W2.5mm_P5.00mm_FKS2_FKP2_MKS2_MKP2::1
      (outline (path signal 50  6350 1500  -1350 1500))
      (outline (path signal 50  6350 -1500  6350 1500))
      (outline (path signal 50  -1350 -1500  6350 -1500))
      (outline (path signal 50  -1350 1500  -1350 -1500))
      (outline (path signal 120  6220 1370  6220 -1370))
      (outline (path signal 120  -1220 1370  -1220 -1370))
      (outline (path signal 120  -1220 -1370  6220 -1370))
      (outline (path signal 120  -1220 1370  6220 1370))
      (outline (path signal 100  6100 1250  -1100 1250))
      (outline (path signal 100  6100 -1250  6100 1250))
      (outline (path signal 100  -1100 -1250  6100 -1250))
      (outline (path signal 100  -1100 1250  -1100 -1250))
      (pin Round[A]Pad_1600_um 2 5000 0)
      (pin Round[A]Pad_1600_um 1 0 0)
    )
    (image Capacitor_THT:CP_Radial_D8.0mm_P5.00mm::1
      (outline (path signal 120  -1509.7 2715  -1509.7 1915))
      (outline (path signal 120  -1909.7 2315  -1109.7 2315))
      (outline (path signal 120  6581 533  6581 -533))
      (outline (path signal 120  6541 768  6541 -768))
      (outline (path signal 120  6501 948  6501 -948))
      (outline (path signal 120  6461 1098  6461 -1098))
      (outline (path signal 120  6421 1229  6421 -1229))
      (outline (path signal 120  6381 1346  6381 -1346))
      (outline (path signal 120  6341 1453  6341 -1453))
      (outline (path signal 120  6301 1552  6301 -1552))
      (outline (path signal 120  6261 1645  6261 -1645))
      (outline (path signal 120  6221 1731  6221 -1731))
      (outline (path signal 120  6181 1813  6181 -1813))
      (outline (path signal 120  6141 1890  6141 -1890))
      (outline (path signal 120  6101 1964  6101 -1964))
      (outline (path signal 120  6061 2034  6061 -2034))
      (outline (path signal 120  6021 -1040  6021 -2102))
      (outline (path signal 120  6021 2102  6021 1040))
      (outline (path signal 120  5981 -1040  5981 -2166))
      (outline (path signal 120  5981 2166  5981 1040))
      (outline (path signal 120  5941 -1040  5941 -2228))
      (outline (path signal 120  5941 2228  5941 1040))
      (outline (path signal 120  5901 -1040  5901 -2287))
      (outline (path signal 120  5901 2287  5901 1040))
      (outline (path signal 120  5861 -1040  5861 -2345))
      (outline (path signal 120  5861 2345  5861 1040))
      (outline (path signal 120  5821 -1040  5821 -2400))
      (outline (path signal 120  5821 2400  5821 1040))
      (outline (path signal 120  5781 -1040  5781 -2454))
      (outline (path signal 120  5781 2454  5781 1040))
      (outline (path signal 120  5741 -1040  5741 -2505))
      (outline (path signal 120  5741 2505  5741 1040))
      (outline (path signal 120  5701 -1040  5701 -2556))
      (outline (path signal 120  5701 2556  5701 1040))
      (outline (path signal 120  5661 -1040  5661 -2604))
      (outline (path signal 120  5661 2604  5661 1040))
      (outline (path signal 120  5621 -1040  5621 -2651))
      (outline (path signal 120  5621 2651  5621 1040))
      (outline (path signal 120  5581 -1040  5581 -2697))
      (outline (path signal 120  5581 2697  5581 1040))
      (outline (path signal 120  5541 -1040  5541 -2741))
      (outline (path signal 120  5541 2741  5541 1040))
      (outline (path signal 120  5501 -1040  5501 -2784))
      (outline (path signal 120  5501 2784  5501 1040))
      (outline (path signal 120  5461 -1040  5461 -2826))
      (outline (path signal 120  5461 2826  5461 1040))
      (outline (path signal 120  5421 -1040  5421 -2867))
      (outline (path signal 120  5421 2867  5421 1040))
      (outline (path signal 120  5381 -1040  5381 -2907))
      (outline (path signal 120  5381 2907  5381 1040))
      (outline (path signal 120  5341 -1040  5341 -2945))
      (outline (path signal 120  5341 2945  5341 1040))
      (outline (path signal 120  5301 -1040  5301 -2983))
      (outline (path signal 120  5301 2983  5301 1040))
      (outline (path signal 120  5261 -1040  5261 -3019))
      (outline (path signal 120  5261 3019  5261 1040))
      (outline (path signal 120  5221 -1040  5221 -3055))
      (outline (path signal 120  5221 3055  5221 1040))
      (outline (path signal 120  5181 -1040  5181 -3090))
      (outline (path signal 120  5181 3090  5181 1040))
      (outline (path signal 120  5141 -1040  5141 -3124))
      (outline (path signal 120  5141 3124  5141 1040))
      (outline (path signal 120  5101 -1040  5101 -3156))
      (outline (path signal 120  5101 3156  5101 1040))
      (outline (path signal 120  5061 -1040  5061 -3189))
      (outline (path signal 120  5061 3189  5061 1040))
      (outline (path signal 120  5021 -1040  5021 -3220))
      (outline (path signal 120  5021 3220  5021 1040))
      (outline (path signal 120  4981 -1040  4981 -3250))
      (outline (path signal 120  4981 3250  4981 1040))
      (outline (path signal 120  4941 -1040  4941 -3280))
      (outline (path signal 120  4941 3280  4941 1040))
      (outline (path signal 120  4901 -1040  4901 -3309))
      (outline (path signal 120  4901 3309  4901 1040))
      (outline (path signal 120  4861 -1040  4861 -3338))
      (outline (path signal 120  4861 3338  4861 1040))
      (outline (path signal 120  4821 -1040  4821 -3365))
      (outline (path signal 120  4821 3365  4821 1040))
      (outline (path signal 120  4781 -1040  4781 -3392))
      (outline (path signal 120  4781 3392  4781 1040))
      (outline (path signal 120  4741 -1040  4741 -3418))
      (outline (path signal 120  4741 3418  4741 1040))
      (outline (path signal 120  4701 -1040  4701 -3444))
      (outline (path signal 120  4701 3444  4701 1040))
      (outline (path signal 120  4661 -1040  4661 -3469))
      (outline (path signal 120  4661 3469  4661 1040))
      (outline (path signal 120  4621 -1040  4621 -3493))
      (outline (path signal 120  4621 3493  4621 1040))
      (outline (path signal 120  4581 -1040  4581 -3517))
      (outline (path signal 120  4581 3517  4581 1040))
      (outline (path signal 120  4541 -1040  4541 -3540))
      (outline (path signal 120  4541 3540  4541 1040))
      (outline (path signal 120  4501 -1040  4501 -3562))
      (outline (path signal 120  4501 3562  4501 1040))
      (outline (path signal 120  4461 -1040  4461 -3584))
      (outline (path signal 120  4461 3584  4461 1040))
      (outline (path signal 120  4421 -1040  4421 -3606))
      (outline (path signal 120  4421 3606  4421 1040))
      (outline (path signal 120  4381 -1040  4381 -3627))
      (outline (path signal 120  4381 3627  4381 1040))
      (outline (path signal 120  4341 -1040  4341 -3647))
      (outline (path signal 120  4341 3647  4341 1040))
      (outline (path signal 120  4301 -1040  4301 -3666))
      (outline (path signal 120  4301 3666  4301 1040))
      (outline (path signal 120  4261 -1040  4261 -3686))
      (outline (path signal 120  4261 3686  4261 1040))
      (outline (path signal 120  4221 -1040  4221 -3704))
      (outline (path signal 120  4221 3704  4221 1040))
      (outline (path signal 120  4181 -1040  4181 -3722))
      (outline (path signal 120  4181 3722  4181 1040))
      (outline (path signal 120  4141 -1040  4141 -3740))
      (outline (path signal 120  4141 3740  4141 1040))
      (outline (path signal 120  4101 -1040  4101 -3757))
      (outline (path signal 120  4101 3757  4101 1040))
      (outline (path signal 120  4061 -1040  4061 -3774))
      (outline (path signal 120  4061 3774  4061 1040))
      (outline (path signal 120  4021 -1040  4021 -3790))
      (outline (path signal 120  4021 3790  4021 1040))
      (outline (path signal 120  3981 -1040  3981 -3805))
      (outline (path signal 120  3981 3805  3981 1040))
      (outline (path signal 120  3941 3821  3941 -3821))
      (outline (path signal 120  3901 3835  3901 -3835))
      (outline (path signal 120  3861 3850  3861 -3850))
      (outline (path signal 120  3821 3863  3821 -3863))
      (outline (path signal 120  3781 3877  3781 -3877))
      (outline (path signal 120  3741 3889  3741 -3889))
      (outline (path signal 120  3701 3902  3701 -3902))
      (outline (path signal 120  3661 3914  3661 -3914))
      (outline (path signal 120  3621 3925  3621 -3925))
      (outline (path signal 120  3581 3936  3581 -3936))
      (outline (path signal 120  3541 3947  3541 -3947))
      (outline (path signal 120  3501 3957  3501 -3957))
      (outline (path signal 120  3461 3967  3461 -3967))
      (outline (path signal 120  3421 3976  3421 -3976))
      (outline (path signal 120  3381 3985  3381 -3985))
      (outline (path signal 120  3341 3994  3341 -3994))
      (outline (path signal 120  3301 4002  3301 -4002))
      (outline (path signal 120  3261 4010  3261 -4010))
      (outline (path signal 120  3221 4017  3221 -4017))
      (outline (path signal 120  3180 4024  3180 -4024))
      (outline (path signal 120  3140 4030  3140 -4030))
      (outline (path signal 120  3100 4037  3100 -4037))
      (outline (path signal 120  3060 4042  3060 -4042))
      (outline (path signal 120  3020 4048  3020 -4048))
      (outline (path signal 120  2980 4052  2980 -4052))
      (outline (path signal 120  2940 4057  2940 -4057))
      (outline (path signal 120  2900 4061  2900 -4061))
      (outline (path signal 120  2860 4065  2860 -4065))
      (outline (path signal 120  2820 4068  2820 -4068))
      (outline (path signal 120  2780 4071  2780 -4071))
      (outline (path signal 120  2740 4074  2740 -4074))
      (outline (path signal 120  2700 4076  2700 -4076))
      (outline (path signal 120  2660 4077  2660 -4077))
      (outline (path signal 120  2620 4079  2620 -4079))
      (outline (path signal 120  2580 4080  2580 -4080))
      (outline (path signal 120  2540 4080  2540 -4080))
      (outline (path signal 120  2500 4080  2500 -4080))
      (outline (path signal 100  -526.759 2147.5  -526.759 1347.5))
      (outline (path signal 100  -926.759 1747.5  -126.759 1747.5))
      (outline (path signal 50  6750 0  6668.34 -829.134  6426.49 -1626.4  6033.75 -2361.17
            5505.2 -3005.2  4861.17 -3533.75  4126.4 -3926.49  3329.13 -4168.34
            2500 -4250  1670.87 -4168.34  873.595 -3926.49  138.827 -3533.75
            -505.204 -3005.2  -1033.75 -2361.17  -1426.49 -1626.4  -1668.34 -829.134
            -1750 0  -1668.34 829.134  -1426.49 1626.4  -1033.75 2361.17
            -505.204 3005.2  138.827 3533.75  873.595 3926.49  1670.87 4168.34
            2500 4250  3329.13 4168.34  4126.4 3926.49  4861.17 3533.75
            5505.2 3005.2  6033.75 2361.17  6426.49 1626.4  6668.34 829.134
            6750 0))
      (outline (path signal 120  6620 0  6540.84 -803.772  6306.38 -1576.66  5925.65 -2288.95
            5413.28 -2913.28  4788.95 -3425.66  4076.66 -3806.38  3303.77 -4040.84
            2500 -4120  1696.23 -4040.84  923.344 -3806.38  211.051 -3425.66
            -413.28 -2913.28  -925.655 -2288.95  -1306.38 -1576.66  -1540.84 -803.772
            -1620 0  -1540.84 803.772  -1306.38 1576.66  -925.655 2288.95
            -413.28 2913.28  211.051 3425.66  923.344 3806.38  1696.23 4040.84
            2500 4120  3303.77 4040.84  4076.66 3806.38  4788.95 3425.66
            5413.28 2913.28  5925.65 2288.95  6306.38 1576.66  6540.84 803.772
            6620 0))
      (outline (path signal 100  6500 0  6418.12 -805.194  6175.83 -1577.42  5783.05 -2285.07
            5255.87 -2899.17  4615.86 -3394.58  3889.22 -3751.01  3105.71 -3953.87
            2297.4 -3994.87  1497.39 -3872.31  738.423 -3591.22  51.576 -3163.1
            -535.032 -2605.49  -997.386 -1941.21  -1316.56 -1197.45  -1479.48 -404.673
            -1479.48 404.673  -1316.56 1197.45  -997.386 1941.21  -535.032 2605.49
            51.576 3163.1  738.423 3591.22  1497.39 3872.31  2297.4 3994.87
            3105.71 3953.87  3889.22 3751.01  4615.86 3394.58  5255.87 2899.17
            5783.05 2285.07  6175.83 1577.42  6418.12 805.194  6500 0))
      (pin Round[A]Pad_1600_um 2 5000 0)
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
    )
    (image Resistor_THT:R_Axial_DIN0204_L3.6mm_D1.6mm_P7.62mm_Horizontal
      (outline (path signal 50  8570 1050  -950 1050))
      (outline (path signal 50  8570 -1050  8570 1050))
      (outline (path signal 50  -950 -1050  8570 -1050))
      (outline (path signal 50  -950 1050  -950 -1050))
      (outline (path signal 120  6680 0  5730 0))
      (outline (path signal 120  940 0  1890 0))
      (outline (path signal 120  5730 920  1890 920))
      (outline (path signal 120  5730 -920  5730 920))
      (outline (path signal 120  1890 -920  5730 -920))
      (outline (path signal 120  1890 920  1890 -920))
      (outline (path signal 100  7620 0  5610 0))
      (outline (path signal 100  0 0  2010 0))
      (outline (path signal 100  5610 800  2010 800))
      (outline (path signal 100  5610 -800  5610 800))
      (outline (path signal 100  2010 -800  5610 -800))
      (outline (path signal 100  2010 800  2010 -800))
      (pin Oval[A]Pad_1400x1400_um 2 7620 0)
      (pin Round[A]Pad_1400_um 1 0 0)
    )
    (image Resistor_THT:R_Axial_DIN0204_L3.6mm_D1.6mm_P7.62mm_Horizontal::1
      (outline (path signal 100  2010 800  2010 -800))
      (outline (path signal 100  2010 -800  5610 -800))
      (outline (path signal 100  5610 -800  5610 800))
      (outline (path signal 100  5610 800  2010 800))
      (outline (path signal 100  0 0  2010 0))
      (outline (path signal 100  7620 0  5610 0))
      (outline (path signal 120  1890 920  1890 -920))
      (outline (path signal 120  1890 -920  5730 -920))
      (outline (path signal 120  5730 -920  5730 920))
      (outline (path signal 120  5730 920  1890 920))
      (outline (path signal 120  940 0  1890 0))
      (outline (path signal 120  6680 0  5730 0))
      (outline (path signal 50  -950 1050  -950 -1050))
      (outline (path signal 50  -950 -1050  8570 -1050))
      (outline (path signal 50  8570 -1050  8570 1050))
      (outline (path signal 50  8570 1050  -950 1050))
      (pin Round[A]Pad_1400_um 1 0 0)
      (pin Oval[A]Pad_1400x1400_um 2 7620 0)
    )
    (image "Potentiometer_THT:Potentiometer_ACP_CA9-H5_Horizontal"
      (outline (path signal 100  4800 2400  4800 -7400))
      (outline (path signal 100  4800 -7400  0 -7400))
      (outline (path signal 100  0 -7400  0 2400))
      (outline (path signal 100  0 2400  4800 2400))
      (outline (path signal 100  0 -1000  0 -4000))
      (outline (path signal 100  0 -4000  4800 -4000))
      (outline (path signal 100  4800 -4000  4800 -1000))
      (outline (path signal 100  4800 -1000  0 -1000))
      (outline (path signal 120  -121 2521  4920 2521))
      (outline (path signal 120  -121 -7520  4920 -7520))
      (outline (path signal 120  4920 2521  4920 -1075))
      (outline (path signal 120  4920 -3925  4920 -7520))
      (outline (path signal 120  -121 -6425  -121 -7520))
      (outline (path signal 120  -121 2521  -121 1426))
      (outline (path signal 120  -121 -1426  -121 -3575))
      (outline (path signal 120  1237 -880  4920 -880))
      (outline (path signal 120  1237 -4120  4920 -4120))
      (outline (path signal 120  -121 -1426  -121 -3575))
      (outline (path signal 120  4920 -880  4920 -1075))
      (outline (path signal 120  4920 -3925  4920 -4120))
      (outline (path signal 50  -1450 2700  -1450 -7650))
      (outline (path signal 50  -1450 -7650  6450 -7650))
      (outline (path signal 50  6450 -7650  6450 2700))
      (outline (path signal 50  6450 2700  -1450 2700))
      (pin Round[A]Pad_2340_um 3 0 -5000)
      (pin Round[A]Pad_2340_um 2 5000 -2500)
      (pin Round[A]Pad_2340_um 1 0 0)
    )
    (image Button_Switch_THT:SW_Tactile_Straight_KSA0Axx1LFTR
      (outline (path signal 100  7510 -6240  110 -6240))
      (outline (path signal 100  7510 1160  7510 -6240))
      (outline (path signal 100  110 1160  7510 1160))
      (outline (path signal 100  110 -6240  110 1160))
      (outline (path signal 120  0 1270  7620 1270))
      (outline (path signal 120  7620 1270  7620 970))
      (outline (path signal 120  7620 -6350  0 -6350))
      (outline (path signal 120  0 1270  0 970))
      (outline (path signal 120  7620 -970  7620 -4110))
      (outline (path signal 120  0 -970  0 -4110))
      (outline (path signal 50  -950 1410  8570 1410))
      (outline (path signal 50  -950 1410  -950 -6490))
      (outline (path signal 50  8570 -6490  8570 1410))
      (outline (path signal 50  8570 -6490  -950 -6490))
      (outline (path signal 120  7620 -6050  7620 -6350))
      (outline (path signal 120  0 -6050  0 -6350))
      (outline (path signal 120  6350 -2540  6270.2 -3171.67  6035.82 -3763.65  5661.58 -4278.75
            5171 -4684.59  4594.9 -4955.68  3969.49 -5074.99  3334.05 -5035.01
            2728.52 -4838.26  2190.94 -4497.1  1755.1 -4032.97  1448.37 -3475.04
            1290.03 -2858.35  1290.03 -2221.65  1448.37 -1604.96  1755.1 -1047.03
            2190.94 -582.896  2728.52 -241.739  3334.05 -44.99  3969.49 -5.012
            4594.9 -124.316  5171 -395.407  5661.58 -801.25  6035.82 -1316.35
            6270.2 -1908.33  6350 -2540))
      (pin Round[A]Pad_1397_um 1 7620 0)
      (pin Round[A]Pad_1397_um 2 7620 -5080)
      (pin Round[A]Pad_1397_um 1@1 0 0)
      (pin Round[A]Pad_1397_um 2@1 0 -5080)
    )
    (image Button_Switch_THT:SW_Tactile_Straight_KSA0Axx1LFTR::1
      (outline (path signal 120  6350 -2540  6270.2 -3171.67  6035.82 -3763.65  5661.58 -4278.75
            5171 -4684.59  4594.9 -4955.68  3969.49 -5074.99  3334.05 -5035.01
            2728.52 -4838.26  2190.94 -4497.1  1755.1 -4032.97  1448.37 -3475.04
            1290.03 -2858.35  1290.03 -2221.65  1448.37 -1604.96  1755.1 -1047.03
            2190.94 -582.896  2728.52 -241.739  3334.05 -44.99  3969.49 -5.012
            4594.9 -124.316  5171 -395.407  5661.58 -801.25  6035.82 -1316.35
            6270.2 -1908.33  6350 -2540))
      (outline (path signal 120  0 -6050  0 -6350))
      (outline (path signal 120  7620 -6050  7620 -6350))
      (outline (path signal 50  8570 -6490  -950 -6490))
      (outline (path signal 50  8570 -6490  8570 1410))
      (outline (path signal 50  -950 1410  -950 -6490))
      (outline (path signal 50  -950 1410  8570 1410))
      (outline (path signal 120  0 -970  0 -4110))
      (outline (path signal 120  7620 -970  7620 -4110))
      (outline (path signal 120  0 1270  0 970))
      (outline (path signal 120  7620 -6350  0 -6350))
      (outline (path signal 120  7620 1270  7620 970))
      (outline (path signal 120  0 1270  7620 1270))
      (outline (path signal 100  110 -6240  110 1160))
      (outline (path signal 100  110 1160  7510 1160))
      (outline (path signal 100  7510 1160  7510 -6240))
      (outline (path signal 100  7510 -6240  110 -6240))
      (pin Round[A]Pad_1397_um 2 0 -5080)
      (pin Round[A]Pad_1397_um 1 0 0)
      (pin Round[A]Pad_1397_um 2@1 7620 -5080)
      (pin Round[A]Pad_1397_um 1@1 7620 0)
    )
    (image plc14500:SWITCH_DPDT
      (outline (path signal 120  -1750 1000  4250 1000))
      (outline (path signal 120  4250 1000  4250 -9000))
      (outline (path signal 120  4250 -9000  -1750 -9000))
      (outline (path signal 120  -1750 -9000  -1750 1000))
      (pin Rect[A]Pad_1524x1524_um 1 0 -2000)
      (pin Rect[A]Pad_1524x1524_um 2 0 -4000)
      (pin Rect[A]Pad_1524x1524_um 3 0 -6000)
      (pin Rect[A]Pad_1524x1524_um 5 2500 -2000)
      (pin Rect[A]Pad_1524x1524_um 6 2500 -4000)
      (pin Rect[A]Pad_1524x1524_um 7 2500 -6000)
      (pin Rect[A]Pad_4000x1524_um 8 1250 1000)
      (pin Rect[A]Pad_4000x1524_um 9 1250 -9000)
    )
    (image plc14500:SWITCH_DPDT::1
      (outline (path signal 120  -1750 -9000  -1750 1000))
      (outline (path signal 120  4250 -9000  -1750 -9000))
      (outline (path signal 120  4250 1000  4250 -9000))
      (outline (path signal 120  -1750 1000  4250 1000))
      (pin Rect[A]Pad_4000x1524_um 9 1250 -9000)
      (pin Rect[A]Pad_4000x1524_um 8 1250 1000)
      (pin Rect[A]Pad_1524x1524_um 7 2500 -6000)
      (pin Rect[A]Pad_1524x1524_um 6 2500 -4000)
      (pin Rect[A]Pad_1524x1524_um 5 2500 -2000)
      (pin Rect[A]Pad_1524x1524_um 3 0 -6000)
      (pin Rect[A]Pad_1524x1524_um 2 0 -4000)
      (pin Rect[A]Pad_1524x1524_um 1 0 -2000)
    )
    (image "Package_DIP:DIP-16_W7.62mm_LongPads"
      (outline (path signal 100  1635 1270  6985 1270))
      (outline (path signal 100  6985 1270  6985 -19050))
      (outline (path signal 100  6985 -19050  635 -19050))
      (outline (path signal 100  635 -19050  635 270))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 120  2810 1330  1560 1330))
      (outline (path signal 120  1560 1330  1560 -19110))
      (outline (path signal 120  1560 -19110  6060 -19110))
      (outline (path signal 120  6060 -19110  6060 1330))
      (outline (path signal 120  6060 1330  4810 1330))
      (outline (path signal 50  -1450 1550  -1450 -19300))
      (outline (path signal 50  -1450 -19300  9100 -19300))
      (outline (path signal 50  9100 -19300  9100 1550))
      (outline (path signal 50  9100 1550  -1450 1550))
      (pin Rect[A]Pad_2400x1600_um 1 0 0)
      (pin Oval[A]Pad_2400x1600_um 9 7620 -17780)
      (pin Oval[A]Pad_2400x1600_um 2 0 -2540)
      (pin Oval[A]Pad_2400x1600_um 10 7620 -15240)
      (pin Oval[A]Pad_2400x1600_um 3 0 -5080)
      (pin Oval[A]Pad_2400x1600_um 11 7620 -12700)
      (pin Oval[A]Pad_2400x1600_um 4 0 -7620)
      (pin Oval[A]Pad_2400x1600_um 12 7620 -10160)
      (pin Oval[A]Pad_2400x1600_um 5 0 -10160)
      (pin Oval[A]Pad_2400x1600_um 13 7620 -7620)
      (pin Oval[A]Pad_2400x1600_um 6 0 -12700)
      (pin Oval[A]Pad_2400x1600_um 14 7620 -5080)
      (pin Oval[A]Pad_2400x1600_um 7 0 -15240)
      (pin Oval[A]Pad_2400x1600_um 15 7620 -2540)
      (pin Oval[A]Pad_2400x1600_um 8 0 -17780)
      (pin Oval[A]Pad_2400x1600_um 16 7620 0)
    )
    (image "Package_DIP:DIP-8_W7.62mm"
      (outline (path signal 50  8700 1550  -1100 1550))
      (outline (path signal 50  8700 -9150  8700 1550))
      (outline (path signal 50  -1100 -9150  8700 -9150))
      (outline (path signal 50  -1100 1550  -1100 -9150))
      (outline (path signal 120  6460 1330  4810 1330))
      (outline (path signal 120  6460 -8950  6460 1330))
      (outline (path signal 120  1160 -8950  6460 -8950))
      (outline (path signal 120  1160 1330  1160 -8950))
      (outline (path signal 120  2810 1330  1160 1330))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 100  635 -8890  635 270))
      (outline (path signal 100  6985 -8890  635 -8890))
      (outline (path signal 100  6985 1270  6985 -8890))
      (outline (path signal 100  1635 1270  6985 1270))
      (pin Oval[A]Pad_1600x1600_um 8 7620 0)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 7 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 6 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 5 7620 -7620)
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
    )
    (image "Package_DIP:DIP-16_W7.62mm_LongPads::1"
      (outline (path signal 50  9100 1550  -1450 1550))
      (outline (path signal 50  9100 -19300  9100 1550))
      (outline (path signal 50  -1450 -19300  9100 -19300))
      (outline (path signal 50  -1450 1550  -1450 -19300))
      (outline (path signal 120  6060 1330  4810 1330))
      (outline (path signal 120  6060 -19110  6060 1330))
      (outline (path signal 120  1560 -19110  6060 -19110))
      (outline (path signal 120  1560 1330  1560 -19110))
      (outline (path signal 120  2810 1330  1560 1330))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 100  635 -19050  635 270))
      (outline (path signal 100  6985 -19050  635 -19050))
      (outline (path signal 100  6985 1270  6985 -19050))
      (outline (path signal 100  1635 1270  6985 1270))
      (pin Oval[A]Pad_2400x1600_um 16 7620 0)
      (pin Oval[A]Pad_2400x1600_um 8 0 -17780)
      (pin Oval[A]Pad_2400x1600_um 15 7620 -2540)
      (pin Oval[A]Pad_2400x1600_um 7 0 -15240)
      (pin Oval[A]Pad_2400x1600_um 14 7620 -5080)
      (pin Oval[A]Pad_2400x1600_um 6 0 -12700)
      (pin Oval[A]Pad_2400x1600_um 13 7620 -7620)
      (pin Oval[A]Pad_2400x1600_um 5 0 -10160)
      (pin Oval[A]Pad_2400x1600_um 12 7620 -10160)
      (pin Oval[A]Pad_2400x1600_um 4 0 -7620)
      (pin Oval[A]Pad_2400x1600_um 11 7620 -12700)
      (pin Oval[A]Pad_2400x1600_um 3 0 -5080)
      (pin Oval[A]Pad_2400x1600_um 10 7620 -15240)
      (pin Oval[A]Pad_2400x1600_um 2 0 -2540)
      (pin Oval[A]Pad_2400x1600_um 9 7620 -17780)
      (pin Rect[A]Pad_2400x1600_um 1 0 0)
    )
    (image Module:Arduino_Nano
      (outline (path signal 120  1270 -1270  1270 1270))
      (outline (path signal 120  1270 1270  -1400 1270))
      (outline (path signal 120  -1400 -1270  -1400 -39500))
      (outline (path signal 120  -1400 3940  -1400 1270))
      (outline (path signal 120  13970 1270  16640 1270))
      (outline (path signal 120  13970 1270  13970 -36830))
      (outline (path signal 120  13970 -36830  16640 -36830))
      (outline (path signal 120  1270 -1270  -1400 -1270))
      (outline (path signal 120  1270 -1270  1270 -36830))
      (outline (path signal 120  1270 -36830  -1400 -36830))
      (outline (path signal 100  3810 -31750  11430 -31750))
      (outline (path signal 100  11430 -31750  11430 -41910))
      (outline (path signal 100  11430 -41910  3810 -41910))
      (outline (path signal 100  3810 -41910  3810 -31750))
      (outline (path signal 120  -1400 -39500  16640 -39500))
      (outline (path signal 120  16640 -39500  16640 3940))
      (outline (path signal 120  16640 3940  -1400 3940))
      (outline (path signal 100  16510 -39370  -1270 -39370))
      (outline (path signal 100  -1270 -39370  -1270 2540))
      (outline (path signal 100  -1270 2540  0 3810))
      (outline (path signal 100  0 3810  16510 3810))
      (outline (path signal 100  16510 3810  16510 -39370))
      (outline (path signal 50  -1530 4060  16750 4060))
      (outline (path signal 50  -1530 4060  -1530 -42160))
      (outline (path signal 50  16750 -42160  16750 4060))
      (outline (path signal 50  16750 -42160  -1530 -42160))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 17 15240 -33020)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 18 15240 -30480)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 19 15240 -27940)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 20 15240 -25400)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 21 15240 -22860)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 22 15240 -20320)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 23 15240 -17780)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 24 15240 -15240)
      (pin Oval[A]Pad_1600x1600_um 9 0 -20320)
      (pin Oval[A]Pad_1600x1600_um 25 15240 -12700)
      (pin Oval[A]Pad_1600x1600_um 10 0 -22860)
      (pin Oval[A]Pad_1600x1600_um 26 15240 -10160)
      (pin Oval[A]Pad_1600x1600_um 11 0 -25400)
      (pin Oval[A]Pad_1600x1600_um 27 15240 -7620)
      (pin Oval[A]Pad_1600x1600_um 12 0 -27940)
      (pin Oval[A]Pad_1600x1600_um 28 15240 -5080)
      (pin Oval[A]Pad_1600x1600_um 13 0 -30480)
      (pin Oval[A]Pad_1600x1600_um 29 15240 -2540)
      (pin Oval[A]Pad_1600x1600_um 14 0 -33020)
      (pin Oval[A]Pad_1600x1600_um 30 15240 0)
      (pin Oval[A]Pad_1600x1600_um 15 0 -35560)
      (pin Oval[A]Pad_1600x1600_um 16 15240 -35560)
    )
    (image "Package_DIP:DIP-28_W15.24mm"
      (outline (path signal 100  1255 1270  14985 1270))
      (outline (path signal 100  14985 1270  14985 -34290))
      (outline (path signal 100  14985 -34290  255 -34290))
      (outline (path signal 100  255 -34290  255 270))
      (outline (path signal 100  255 270  1255 1270))
      (outline (path signal 120  6620 1330  1160 1330))
      (outline (path signal 120  1160 1330  1160 -34350))
      (outline (path signal 120  1160 -34350  14080 -34350))
      (outline (path signal 120  14080 -34350  14080 1330))
      (outline (path signal 120  14080 1330  8620 1330))
      (outline (path signal 50  -1050 1550  -1050 -34550))
      (outline (path signal 50  -1050 -34550  16300 -34550))
      (outline (path signal 50  16300 -34550  16300 1550))
      (outline (path signal 50  16300 1550  -1050 1550))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 15 15240 -33020)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 16 15240 -30480)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 17 15240 -27940)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 18 15240 -25400)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 19 15240 -22860)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 20 15240 -20320)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 21 15240 -17780)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 22 15240 -15240)
      (pin Oval[A]Pad_1600x1600_um 9 0 -20320)
      (pin Oval[A]Pad_1600x1600_um 23 15240 -12700)
      (pin Oval[A]Pad_1600x1600_um 10 0 -22860)
      (pin Oval[A]Pad_1600x1600_um 24 15240 -10160)
      (pin Oval[A]Pad_1600x1600_um 11 0 -25400)
      (pin Oval[A]Pad_1600x1600_um 25 15240 -7620)
      (pin Oval[A]Pad_1600x1600_um 12 0 -27940)
      (pin Oval[A]Pad_1600x1600_um 26 15240 -5080)
      (pin Oval[A]Pad_1600x1600_um 13 0 -30480)
      (pin Oval[A]Pad_1600x1600_um 27 15240 -2540)
      (pin Oval[A]Pad_1600x1600_um 14 0 -33020)
      (pin Oval[A]Pad_1600x1600_um 28 15240 0)
    )
    (image "Package_DIP:DIP-8_W7.62mm::1"
      (outline (path signal 100  1635 1270  6985 1270))
      (outline (path signal 100  6985 1270  6985 -8890))
      (outline (path signal 100  6985 -8890  635 -8890))
      (outline (path signal 100  635 -8890  635 270))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 120  2810 1330  1160 1330))
      (outline (path signal 120  1160 1330  1160 -8950))
      (outline (path signal 120  1160 -8950  6460 -8950))
      (outline (path signal 120  6460 -8950  6460 1330))
      (outline (path signal 120  6460 1330  4810 1330))
      (outline (path signal 50  -1100 1550  -1100 -9150))
      (outline (path signal 50  -1100 -9150  8700 -9150))
      (outline (path signal 50  8700 -9150  8700 1550))
      (outline (path signal 50  8700 1550  -1100 1550))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 5 7620 -7620)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 6 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 7 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 8 7620 0)
    )
    (image "Package_DIP:DIP-14_W7.62mm_LongPads"
      (outline (path signal 100  1635 1270  6985 1270))
      (outline (path signal 100  6985 1270  6985 -16510))
      (outline (path signal 100  6985 -16510  635 -16510))
      (outline (path signal 100  635 -16510  635 270))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 120  2810 1330  1560 1330))
      (outline (path signal 120  1560 1330  1560 -16570))
      (outline (path signal 120  1560 -16570  6060 -16570))
      (outline (path signal 120  6060 -16570  6060 1330))
      (outline (path signal 120  6060 1330  4810 1330))
      (outline (path signal 50  -1450 1550  -1450 -16800))
      (outline (path signal 50  -1450 -16800  9100 -16800))
      (outline (path signal 50  9100 -16800  9100 1550))
      (outline (path signal 50  9100 1550  -1450 1550))
      (pin Rect[A]Pad_2400x1600_um 1 0 0)
      (pin Oval[A]Pad_2400x1600_um 8 7620 -15240)
      (pin Oval[A]Pad_2400x1600_um 2 0 -2540)
      (pin Oval[A]Pad_2400x1600_um 9 7620 -12700)
      (pin Oval[A]Pad_2400x1600_um 3 0 -5080)
      (pin Oval[A]Pad_2400x1600_um 10 7620 -10160)
      (pin Oval[A]Pad_2400x1600_um 4 0 -7620)
      (pin Oval[A]Pad_2400x1600_um 11 7620 -7620)
      (pin Oval[A]Pad_2400x1600_um 5 0 -10160)
      (pin Oval[A]Pad_2400x1600_um 12 7620 -5080)
      (pin Oval[A]Pad_2400x1600_um 6 0 -12700)
      (pin Oval[A]Pad_2400x1600_um 13 7620 -2540)
      (pin Oval[A]Pad_2400x1600_um 7 0 -15240)
      (pin Oval[A]Pad_2400x1600_um 14 7620 0)
    )
    (image "Package_DIP:DIP-14_W7.62mm_LongPads::1"
      (outline (path signal 50  9100 1550  -1450 1550))
      (outline (path signal 50  9100 -16800  9100 1550))
      (outline (path signal 50  -1450 -16800  9100 -16800))
      (outline (path signal 50  -1450 1550  -1450 -16800))
      (outline (path signal 120  6060 1330  4810 1330))
      (outline (path signal 120  6060 -16570  6060 1330))
      (outline (path signal 120  1560 -16570  6060 -16570))
      (outline (path signal 120  1560 1330  1560 -16570))
      (outline (path signal 120  2810 1330  1560 1330))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 100  635 -16510  635 270))
      (outline (path signal 100  6985 -16510  635 -16510))
      (outline (path signal 100  6985 1270  6985 -16510))
      (outline (path signal 100  1635 1270  6985 1270))
      (pin Oval[A]Pad_2400x1600_um 14 7620 0)
      (pin Oval[A]Pad_2400x1600_um 7 0 -15240)
      (pin Oval[A]Pad_2400x1600_um 13 7620 -2540)
      (pin Oval[A]Pad_2400x1600_um 6 0 -12700)
      (pin Oval[A]Pad_2400x1600_um 12 7620 -5080)
      (pin Oval[A]Pad_2400x1600_um 5 0 -10160)
      (pin Oval[A]Pad_2400x1600_um 11 7620 -7620)
      (pin Oval[A]Pad_2400x1600_um 4 0 -7620)
      (pin Oval[A]Pad_2400x1600_um 10 7620 -10160)
      (pin Oval[A]Pad_2400x1600_um 3 0 -5080)
      (pin Oval[A]Pad_2400x1600_um 9 7620 -12700)
      (pin Oval[A]Pad_2400x1600_um 2 0 -2540)
      (pin Oval[A]Pad_2400x1600_um 8 7620 -15240)
      (pin Rect[A]Pad_2400x1600_um 1 0 0)
    )
    (image Capacitor_THT:C_Rect_L7.2mm_W2.5mm_P5.00mm_FKS2_FKP2_MKS2_MKP2::2
      (outline (path signal 50  6350 1500  -1350 1500))
      (outline (path signal 50  6350 -1500  6350 1500))
      (outline (path signal 50  -1350 -1500  6350 -1500))
      (outline (path signal 50  -1350 1500  -1350 -1500))
      (outline (path signal 120  6220 1370  6220 -1370))
      (outline (path signal 120  -1220 1370  -1220 -1370))
      (outline (path signal 120  -1220 -1370  6220 -1370))
      (outline (path signal 120  -1220 1370  6220 1370))
      (outline (path signal 100  6100 1250  -1100 1250))
      (outline (path signal 100  6100 -1250  6100 1250))
      (outline (path signal 100  -1100 -1250  6100 -1250))
      (outline (path signal 100  -1100 1250  -1100 -1250))
      (pin Round[A]Pad_1600_um 1 0 0)
      (pin Round[A]Pad_1600_um 2 5000 0)
    )
    (image Capacitor_THT:C_Rect_L7.2mm_W2.5mm_P5.00mm_FKS2_FKP2_MKS2_MKP2::3
      (outline (path signal 100  -1100 1250  -1100 -1250))
      (outline (path signal 100  -1100 -1250  6100 -1250))
      (outline (path signal 100  6100 -1250  6100 1250))
      (outline (path signal 100  6100 1250  -1100 1250))
      (outline (path signal 120  -1220 1370  6220 1370))
      (outline (path signal 120  -1220 -1370  6220 -1370))
      (outline (path signal 120  -1220 1370  -1220 -1370))
      (outline (path signal 120  6220 1370  6220 -1370))
      (outline (path signal 50  -1350 1500  -1350 -1500))
      (outline (path signal 50  -1350 -1500  6350 -1500))
      (outline (path signal 50  6350 -1500  6350 1500))
      (outline (path signal 50  6350 1500  -1350 1500))
      (pin Round[A]Pad_1600_um 2 5000 0)
      (pin Round[A]Pad_1600_um 1 0 0)
    )
    (image "Package_DIP:DIP-14_W7.62mm_LongPads::2"
      (outline (path signal 50  9100 1550  -1450 1550))
      (outline (path signal 50  9100 -16800  9100 1550))
      (outline (path signal 50  -1450 -16800  9100 -16800))
      (outline (path signal 50  -1450 1550  -1450 -16800))
      (outline (path signal 120  6060 1330  4810 1330))
      (outline (path signal 120  6060 -16570  6060 1330))
      (outline (path signal 120  1560 -16570  6060 -16570))
      (outline (path signal 120  1560 1330  1560 -16570))
      (outline (path signal 120  2810 1330  1560 1330))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 100  635 -16510  635 270))
      (outline (path signal 100  6985 -16510  635 -16510))
      (outline (path signal 100  6985 1270  6985 -16510))
      (outline (path signal 100  1635 1270  6985 1270))
      (pin Rect[A]Pad_2400x1600_um 1 0 0)
      (pin Oval[A]Pad_2400x1600_um 8 7620 -15240)
      (pin Oval[A]Pad_2400x1600_um 2 0 -2540)
      (pin Oval[A]Pad_2400x1600_um 9 7620 -12700)
      (pin Oval[A]Pad_2400x1600_um 3 0 -5080)
      (pin Oval[A]Pad_2400x1600_um 10 7620 -10160)
      (pin Oval[A]Pad_2400x1600_um 4 0 -7620)
      (pin Oval[A]Pad_2400x1600_um 11 7620 -7620)
      (pin Oval[A]Pad_2400x1600_um 5 0 -10160)
      (pin Oval[A]Pad_2400x1600_um 12 7620 -5080)
      (pin Oval[A]Pad_2400x1600_um 6 0 -12700)
      (pin Oval[A]Pad_2400x1600_um 13 7620 -2540)
      (pin Oval[A]Pad_2400x1600_um 7 0 -15240)
      (pin Oval[A]Pad_2400x1600_um 14 7620 0)
    )
    (image "Package_DIP:DIP-14_W7.62mm_LongPads::3"
      (outline (path signal 100  1635 1270  6985 1270))
      (outline (path signal 100  6985 1270  6985 -16510))
      (outline (path signal 100  6985 -16510  635 -16510))
      (outline (path signal 100  635 -16510  635 270))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 120  2810 1330  1560 1330))
      (outline (path signal 120  1560 1330  1560 -16570))
      (outline (path signal 120  1560 -16570  6060 -16570))
      (outline (path signal 120  6060 -16570  6060 1330))
      (outline (path signal 120  6060 1330  4810 1330))
      (outline (path signal 50  -1450 1550  -1450 -16800))
      (outline (path signal 50  -1450 -16800  9100 -16800))
      (outline (path signal 50  9100 -16800  9100 1550))
      (outline (path signal 50  9100 1550  -1450 1550))
      (pin Oval[A]Pad_2400x1600_um 14 7620 0)
      (pin Oval[A]Pad_2400x1600_um 7 0 -15240)
      (pin Oval[A]Pad_2400x1600_um 13 7620 -2540)
      (pin Oval[A]Pad_2400x1600_um 6 0 -12700)
      (pin Oval[A]Pad_2400x1600_um 12 7620 -5080)
      (pin Oval[A]Pad_2400x1600_um 5 0 -10160)
      (pin Oval[A]Pad_2400x1600_um 11 7620 -7620)
      (pin Oval[A]Pad_2400x1600_um 4 0 -7620)
      (pin Oval[A]Pad_2400x1600_um 10 7620 -10160)
      (pin Oval[A]Pad_2400x1600_um 3 0 -5080)
      (pin Oval[A]Pad_2400x1600_um 9 7620 -12700)
      (pin Oval[A]Pad_2400x1600_um 2 0 -2540)
      (pin Oval[A]Pad_2400x1600_um 8 7620 -15240)
      (pin Rect[A]Pad_2400x1600_um 1 0 0)
    )
    (image "Diode_THT:D_DO-35_SOD27_P7.62mm_Horizontal"
      (outline (path signal 50  8670 1250  -1050 1250))
      (outline (path signal 50  8670 -1250  8670 1250))
      (outline (path signal 50  -1050 -1250  8670 -1250))
      (outline (path signal 50  -1050 1250  -1050 -1250))
      (outline (path signal 120  2290 1120  2290 -1120))
      (outline (path signal 120  2530 1120  2530 -1120))
      (outline (path signal 120  2410 1120  2410 -1120))
      (outline (path signal 120  6580 0  5930 0))
      (outline (path signal 120  1040 0  1690 0))
      (outline (path signal 120  5930 1120  1690 1120))
      (outline (path signal 120  5930 -1120  5930 1120))
      (outline (path signal 120  1690 -1120  5930 -1120))
      (outline (path signal 120  1690 1120  1690 -1120))
      (outline (path signal 100  2310 1000  2310 -1000))
      (outline (path signal 100  2510 1000  2510 -1000))
      (outline (path signal 100  2410 1000  2410 -1000))
      (outline (path signal 100  7620 0  5810 0))
      (outline (path signal 100  0 0  1810 0))
      (outline (path signal 100  5810 1000  1810 1000))
      (outline (path signal 100  5810 -1000  5810 1000))
      (outline (path signal 100  1810 -1000  5810 -1000))
      (outline (path signal 100  1810 1000  1810 -1000))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 2 7620 0)
    )
    (image "Diode_THT:D_DO-35_SOD27_P7.62mm_Horizontal::1"
      (outline (path signal 100  1810 1000  1810 -1000))
      (outline (path signal 100  1810 -1000  5810 -1000))
      (outline (path signal 100  5810 -1000  5810 1000))
      (outline (path signal 100  5810 1000  1810 1000))
      (outline (path signal 100  0 0  1810 0))
      (outline (path signal 100  7620 0  5810 0))
      (outline (path signal 100  2410 1000  2410 -1000))
      (outline (path signal 100  2510 1000  2510 -1000))
      (outline (path signal 100  2310 1000  2310 -1000))
      (outline (path signal 120  1690 1120  1690 -1120))
      (outline (path signal 120  1690 -1120  5930 -1120))
      (outline (path signal 120  5930 -1120  5930 1120))
      (outline (path signal 120  5930 1120  1690 1120))
      (outline (path signal 120  1040 0  1690 0))
      (outline (path signal 120  6580 0  5930 0))
      (outline (path signal 120  2410 1120  2410 -1120))
      (outline (path signal 120  2530 1120  2530 -1120))
      (outline (path signal 120  2290 1120  2290 -1120))
      (outline (path signal 50  -1050 1250  -1050 -1250))
      (outline (path signal 50  -1050 -1250  8670 -1250))
      (outline (path signal 50  8670 -1250  8670 1250))
      (outline (path signal 50  8670 1250  -1050 1250))
      (pin Oval[A]Pad_1600x1600_um 2 7620 0)
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
    )
    (image Resistor_THT:R_Axial_DIN0204_L3.6mm_D1.6mm_P7.62mm_Horizontal::2
      (outline (path signal 50  8570 1050  -950 1050))
      (outline (path signal 50  8570 -1050  8570 1050))
      (outline (path signal 50  -950 -1050  8570 -1050))
      (outline (path signal 50  -950 1050  -950 -1050))
      (outline (path signal 120  6680 0  5730 0))
      (outline (path signal 120  940 0  1890 0))
      (outline (path signal 120  5730 920  1890 920))
      (outline (path signal 120  5730 -920  5730 920))
      (outline (path signal 120  1890 -920  5730 -920))
      (outline (path signal 120  1890 920  1890 -920))
      (outline (path signal 100  7620 0  5610 0))
      (outline (path signal 100  0 0  2010 0))
      (outline (path signal 100  5610 800  2010 800))
      (outline (path signal 100  5610 -800  5610 800))
      (outline (path signal 100  2010 -800  5610 -800))
      (outline (path signal 100  2010 800  2010 -800))
      (pin Round[A]Pad_1400_um 1 0 0)
      (pin Oval[A]Pad_1400x1400_um 2 7620 0)
    )
    (padstack Round[A]Pad_1397_um
      (shape (circle F.Cu 1397))
      (shape (circle B.Cu 1397))
      (attach off)
    )
    (padstack Round[A]Pad_1400_um
      (shape (circle F.Cu 1400))
      (shape (circle B.Cu 1400))
      (attach off)
    )
    (padstack Round[A]Pad_1600_um
      (shape (circle F.Cu 1600))
      (shape (circle B.Cu 1600))
      (attach off)
    )
    (padstack Round[A]Pad_1800_um
      (shape (circle F.Cu 1800))
      (shape (circle B.Cu 1800))
      (attach off)
    )
    (padstack Round[A]Pad_2340_um
      (shape (circle F.Cu 2340))
      (shape (circle B.Cu 2340))
      (attach off)
    )
    (padstack Oval[A]Pad_1400x1400_um
      (shape (path F.Cu 1400  0 0  0 0))
      (shape (path B.Cu 1400  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_2400x1600_um
      (shape (path F.Cu 1600  -400 0  400 0))
      (shape (path B.Cu 1600  -400 0  400 0))
      (attach off)
    )
    (padstack Oval[A]Pad_1600x1600_um
      (shape (path F.Cu 1600  0 0  0 0))
      (shape (path B.Cu 1600  0 0  0 0))
      (attach off)
    )
    (padstack Rect[A]Pad_2400x1600_um
      (shape (rect F.Cu -1200 -800 1200 800))
      (shape (rect B.Cu -1200 -800 1200 800))
      (attach off)
    )
    (padstack Rect[A]Pad_4000x1524_um
      (shape (rect F.Cu -2000 -762 2000 762))
      (shape (rect B.Cu -2000 -762 2000 762))
      (attach off)
    )
    (padstack Rect[A]Pad_1524x1524_um
      (shape (rect F.Cu -762 -762 762 762))
      (shape (rect B.Cu -762 -762 762 762))
      (attach off)
    )
    (padstack Rect[A]Pad_1600x1600_um
      (shape (rect F.Cu -800 -800 800 800))
      (shape (rect B.Cu -800 -800 800 800))
      (attach off)
    )
    (padstack Rect[A]Pad_1800x1800_um
      (shape (rect F.Cu -900 -900 900 900))
      (shape (rect B.Cu -900 -900 900 900))
      (attach off)
    )
    (padstack "Via[0-1]_800:400_um"
      (shape (circle F.Cu 800))
      (shape (circle B.Cu 800))
      (attach off)
    )
  )
  (network
    (net GND
      (pins D19-K D18-K C3-1 C4-2 C5-2 C6-2 C7-2 C8-2 C9-1 C10-2 C11-2 C12-1 C13-1
        C14-2 C16-2 C17-2 R1-1 R2-1 R3-1 R4-1 R5-1 R6-1 R7-1 R8-1 R9-1 R10-1 R11-1
        R12-1 R13-1 R14-1 R16-2 R17-1 R18-1 R19-1 R20-1 R21-1 R23-1 R24-1 R25-1 R26-2
        R27-2 R32-1 R33-1 R34-1 R35-1 R36-1 R37-1 R38-1 R39-1 R40-1 R41-1 R42-1 R43-1
        R44-1 R45-1 R46-1 R47-1 R48-1 R49-1 R52-1 R55-1 R57-1 R58-1 R59-1 R60-1 R61-1
        R62-1 R63-1 R64-1 R65-1 R66-1 R67-1 S17-1 S17-1@1 U2-7 U2-8 U4-1 U5-8 U6-4
        U6-29 U7-12 U7-8 U8-1 U8-2 U8-20 U8-21 U8-23 U8-24 U8-25 U8-14 U9-1 U10-8
        U13-8 U14-8 U14-7 C1-1 C2-1 U1-7 U3-7 C18-1 C19-1 U11-7 U12-7 R54-1)
    )
    (net +5V
      (pins C3-2 C5-1 C6-1 C8-1 C9-2 C12-2 C14-1 C16-1 C17-1 R22-1 R30-2 R50-2 RV1-2
        S1-2 S1-2@1 S2-2 S2-2@1 S3-2 S3-2@1 S4-2 S4-2@1 S9-2 S9-2@1 S10-2 S10-2@1
        S11-2 S11-2@1 S15-2 S15-2@1 S16-2 S18-6 U2-16 U4-8 U5-16 U7-16 U8-26 U8-28
        U9-4 U9-8 U10-16 U13-16 U14-16 C1-2 C2-2 U1-14 U3-14 C18-2 C19-2 U11-14 U12-14)
    )
    (net W
      (pins D42-A C15-2 U10-2 U3-13)
    )
    (net "Net-(D1-PadK)"
      (pins D1-K R5-2)
    )
    (net /Input/Output/IN0
      (pins D1-A S5-2 U2-13)
    )
    (net /Input/Output/IN1
      (pins D2-A S6-2 U2-14)
    )
    (net "Net-(D2-PadK)"
      (pins D2-K R6-2)
    )
    (net /Input/Output/IN2
      (pins D3-A S7-2 U2-15)
    )
    (net "Net-(D3-PadK)"
      (pins D3-K R7-2)
    )
    (net "Net-(D4-PadK)"
      (pins D4-K R8-2)
    )
    (net /Input/Output/IN3
      (pins D4-A S8-2 U2-12)
    )
    (net "Net-(D5-PadK)"
      (pins D5-K R12-2)
    )
    (net /Input/Output/IN4
      (pins D5-A S12-2 U2-1)
    )
    (net "Net-(D6-PadK)"
      (pins D6-K R13-2)
    )
    (net /Input/Output/IN5
      (pins D6-A S13-2 U2-5)
    )
    (net /Input/Output/IN6
      (pins D7-A S14-2 U2-2)
    )
    (net "Net-(D7-PadK)"
      (pins D7-K R14-2)
    )
    (net "Net-(D8-PadK)"
      (pins D8-K R16-1)
    )
    (net "Net-(D9-PadK)"
      (pins D9-K R17-2)
    )
    (net "Net-(D10-PadK)"
      (pins D10-K R18-2)
    )
    (net "Net-(D11-PadK)"
      (pins D11-K R19-2)
    )
    (net "Net-(D12-PadK)"
      (pins D12-K R20-2)
    )
    (net "Net-(D13-PadK)"
      (pins D13-K R21-2)
    )
    (net RES
      (pins D17-A R26-1 S15-1 S15-1@1 U5-2 U6-25 U10-1 U13-2 U3-3 D51-2)
    )
    (net "Net-(D14-PadK)"
      (pins D14-K R23-2)
    )
    (net "Net-(D15-PadK)"
      (pins D15-K R24-2)
    )
    (net "Net-(D16-PadK)"
      (pins D16-K R25-2)
    )
    (net "Net-(D17-PadK)"
      (pins D17-K R27-1)
    )
    (net "Net-(D18-PadA)"
      (pins D18-A R29-2)
    )
    (net "Net-(D19-PadA)"
      (pins D19-A R28-2)
    )
    (net "Net-(D20-PadK)"
      (pins D20-K R32-2)
    )
    (net "Net-(D21-PadK)"
      (pins D21-K R33-2)
    )
    (net A0
      (pins D20-A U6-13 U7-15 U8-10)
    )
    (net "Net-(D22-PadK)"
      (pins D22-K R34-2)
    )
    (net D0
      (pins D21-A U6-5 U8-11 U10-7)
    )
    (net A1
      (pins D22-A U6-14 U7-1 U8-9)
    )
    (net "Net-(D23-PadK)"
      (pins D23-K R35-2)
    )
    (net "Net-(D24-PadK)"
      (pins D24-K R36-2)
    )
    (net D1
      (pins D23-A U6-6 U8-12 U10-6)
    )
    (net "Net-(D25-PadK)"
      (pins D25-K R37-2)
    )
    (net "Net-(D26-PadK)"
      (pins D26-K R38-2)
    )
    (net A2
      (pins D24-A U6-15 U7-2 U8-8)
    )
    (net "Net-(D27-PadK)"
      (pins D27-K R39-2)
    )
    (net D2
      (pins D25-A U6-7 U8-13 U10-5)
    )
    (net "Net-(D28-PadK)"
      (pins D28-K R40-2)
    )
    (net A3
      (pins D26-A U6-16 U7-3 U8-7)
    )
    (net "Net-(D29-PadK)"
      (pins D29-K R41-2)
    )
    (net D3
      (pins D27-A U6-8 U8-15 U10-4)
    )
    (net A4
      (pins D29-A U6-19 U7-4 U8-6)
    )
    (net "Net-(D30-PadK)"
      (pins D30-K R42-2)
    )
    (net D4
      (pins D30-A U2-11 U5-5 U6-9 U8-16 U13-5 U14-11)
    )
    (net "Net-(D31-PadK)"
      (pins D31-K R43-2)
    )
    (net "Net-(D32-PadK)"
      (pins D32-K R44-2)
    )
    (net A5
      (pins D31-A U6-20 U7-5 U8-5)
    )
    (net D5
      (pins D32-A U2-10 U5-6 U6-10 U8-17 U13-6 U14-10)
    )
    (net "Net-(D33-PadK)"
      (pins D33-K R45-2)
    )
    (net A6
      (pins D34-A U6-21 U7-6 U8-4)
    )
    (net "Net-(D34-PadK)"
      (pins D34-K R46-2)
    )
    (net "Net-(D35-PadK)"
      (pins D35-K R47-2)
    )
    (net D6
      (pins D35-A U2-9 U5-7 U6-11 U8-18 U13-7 U14-9)
    )
    (net A7
      (pins D36-A U6-22 U7-7 U8-3)
    )
    (net "Net-(D36-PadK)"
      (pins D36-K R48-2)
    )
    (net "Net-(D37-PadK)"
      (pins D37-K R49-2)
    )
    (net "Net-(D38-PadK)"
      (pins D38-K R52-2)
    )
    (net "Net-(D39-PadK)"
      (pins D39-K R55-2)
    )
    (net "Net-(R1-Pad2)"
      (pins R1-2 S1-1 S1-1@1 S5-6)
    )
    (net "Net-(R2-Pad2)"
      (pins R2-2 S2-1 S2-1@1 S6-6)
    )
    (net "Net-(R3-Pad2)"
      (pins R3-2 S3-1 S3-1@1 S7-6)
    )
    (net "Net-(R4-Pad2)"
      (pins R4-2 S4-1 S4-1@1 S8-6)
    )
    (net "Net-(R9-Pad2)"
      (pins R9-2 S9-1 S9-1@1 S12-6)
    )
    (net "Net-(R10-Pad2)"
      (pins R10-2 S10-1 S10-1@1 S13-6)
    )
    (net "Net-(R11-Pad2)"
      (pins R11-2 S11-1 S11-1@1 S14-6)
    )
    (net "Net-(R28-Pad1)"
      (pins R28-1 S16-1)
    )
    (net "Net-(R29-Pad1)"
      (pins R29-1 S16-3)
    )
    (net CLK
      (pins D38-A R53-2 S18-2 U7-11 U7-13 U10-13)
    )
    (net "Net-(S5-Pad5)"
      (pins S5-5 U1-1)
    )
    (net "Net-(S6-Pad5)"
      (pins S6-5 U1-3)
    )
    (net "Net-(S7-Pad5)"
      (pins S7-5 U1-5)
    )
    (net "Net-(S8-Pad5)"
      (pins S8-5 U1-9)
    )
    (net "Net-(S13-Pad5)"
      (pins S13-5 U1-13)
    )
    (net "Net-(S14-Pad5)"
      (pins S14-5 U3-1)
    )
    (net D
      (pins U2-3 U5-3 U10-3 U13-3 U14-3)
    )
    (net PRG
      (pins U6-23 U7-14 U8-22)
    )
    (net WEN
      (pins U6-24 U8-27)
    )
    (net "Net-(C10-Pad1)"
      (pins C10-1 R31-2 S16-5 U9-2 U9-6)
    )
    (net "Net-(C11-Pad1)"
      (pins C11-1 U9-5)
    )
    (net "Net-(C13-Pad2)"
      (pins C13-2 R51-1 U3-9)
    )
    (net "Net-(C15-Pad1)"
      (pins C15-1 R59-2 U3-5)
    )
    (net IN7
      (pins D8-A U2-4 U4-3)
    )
    (net "TMR0-TRG"
      (pins D9-A U4-2 U5-1)
    )
    (net "Net-(D28-PadA)"
      (pins D28-A S18-7)
    )
    (net "Net-(D33-PadA)"
      (pins D33-A S18-5)
    )
    (net "Net-(D41-PadK)"
      (pins D41-K R57-2)
    )
    (net "Net-(D42-PadK)"
      (pins D42-K R58-2)
    )
    (net "Net-(D43-PadK)"
      (pins D43-K R60-2)
    )
    (net "Net-(D43-PadA)"
      (pins D43-A U13-9 U14-13)
    )
    (net "Net-(D44-PadA)"
      (pins D44-A U13-10 U14-14)
    )
    (net "Net-(D44-PadK)"
      (pins D44-K R61-2)
    )
    (net "Net-(D45-PadK)"
      (pins D45-K R62-2)
    )
    (net "Net-(D45-PadA)"
      (pins D45-A U13-11 U14-15)
    )
    (net "Net-(D46-PadA)"
      (pins D46-A U13-12 U14-12)
    )
    (net "Net-(D46-PadK)"
      (pins D46-K R63-2)
    )
    (net "Net-(D47-PadK)"
      (pins D47-K R64-2)
    )
    (net "Net-(D47-PadA)"
      (pins D47-A U13-13 U14-1)
    )
    (net "Net-(D48-PadA)"
      (pins D48-A U13-14 U14-5)
    )
    (net "Net-(D48-PadK)"
      (pins D48-K R65-2)
    )
    (net "Net-(D49-PadK)"
      (pins D49-K R66-2)
    )
    (net "Net-(D49-PadA)"
      (pins D49-A U13-15 U14-2)
    )
    (net "Net-(R15-Pad1)"
      (pins R15-1 RV1-3)
    )
    (net "Net-(S5-Pad1)"
      (pins S5-1 U1-2)
    )
    (net "Net-(S5-Pad3)"
      (pins S5-3 S5-7)
    )
    (net "Net-(S6-Pad3)"
      (pins S6-7 S6-3)
    )
    (net "Net-(S6-Pad1)"
      (pins S6-1 U1-4)
    )
    (net "Net-(S7-Pad1)"
      (pins S7-1 U1-6)
    )
    (net "Net-(S7-Pad3)"
      (pins S7-3 S7-7)
    )
    (net "Net-(S8-Pad3)"
      (pins S8-7 S8-3)
    )
    (net "Net-(S8-Pad1)"
      (pins S8-1 U1-8)
    )
    (net "Net-(S12-Pad1)"
      (pins S12-1 U1-10)
    )
    (net "Net-(S12-Pad3)"
      (pins S12-7 S12-3)
    )
    (net "Net-(S12-Pad5)"
      (pins S12-5 U1-11)
    )
    (net "Net-(S13-Pad3)"
      (pins S13-3 S13-7)
    )
    (net "Net-(S13-Pad1)"
      (pins S13-1 U1-12)
    )
    (net "Net-(S14-Pad1)"
      (pins S14-1 U3-2)
    )
    (net "Net-(S14-Pad3)"
      (pins S14-7 S14-3)
    )
    (net "Net-(S18-Pad3)"
      (pins S18-3 U9-3)
    )
    (net "Net-(S18-Pad1)"
      (pins S18-1 U3-8)
    )
    (net "IN-WINH"
      (pins U2-6 U12-10)
    )
    (net "Net-(U11-Pad9)"
      (pins U3-6 U11-9)
    )
    (net "Net-(U12-Pad12)"
      (pins U3-12 U12-12 U12-9)
    )
    (net D7
      (pins D37-A U6-12 U8-19 U3-11 U11-1 U12-8 U12-1)
    )
    (net !RES
      (pins U4-4 U3-4)
    )
    (net "Net-(U12-Pad6)"
      (pins U3-10 U12-6)
    )
    (net "OUT-WD"
      (pins U5-4 U12-3)
    )
    (net "Net-(U11-Pad8)"
      (pins U11-8 U12-5 U12-2)
    )
    (net "Net-(U11-Pad2)"
      (pins U11-2 U12-13)
    )
    (net "SPRAM-WINH"
      (pins U14-6 U12-11)
    )
    (net "SRAM-WD"
      (pins U13-4 U12-4)
    )
    (net "Net-(D10-PadA)"
      (pins D10-A U5-15)
    )
    (net "Net-(D11-PadA)"
      (pins D11-A U5-14)
    )
    (net "Net-(D12-PadA)"
      (pins D12-A U5-13)
    )
    (net "Net-(D13-PadA)"
      (pins D13-A U5-12)
    )
    (net "Net-(D14-PadA)"
      (pins D14-A U5-11)
    )
    (net "Net-(D15-PadA)"
      (pins D15-A U5-10)
    )
    (net "Net-(D16-PadA)"
      (pins D16-A U5-9)
    )
    (net "Net-(D41-PadA)"
      (pins D41-A U10-15)
    )
    (net "Net-(D50-PadA)"
      (pins D50-A U13-1 U14-4)
    )
    (net "Net-(D50-PadK)"
      (pins D50-K R67-2)
    )
    (net "Net-(R22-Pad2)"
      (pins R22-2 U6-27)
    )
    (net "Net-(R30-Pad1)"
      (pins R30-1 R31-1 U9-7)
    )
    (net "Net-(R50-Pad1)"
      (pins R50-1 R51-2 S17-2 S17-2@1)
    )
    (net "Net-(R53-Pad1)"
      (pins R53-1 U10-14)
    )
    (net "Net-(C4-Pad1)"
      (pins C4-1 R15-2 U4-7 U4-6)
    )
    (net "Net-(C7-Pad1)"
      (pins C7-1 S16-6)
    )
    (net JMP
      (pins D39-A U10-12 D40-2)
    )
    (net "Net-(U11-Pad4)"
      (pins U7-10 U11-4)
    )
    (net "Net-(D40-Pad1)"
      (pins U11-3 D40-1 D51-1 R54-2)
    )
    (class kicad_default "" !RES +5V /Input/Output/IN0 /Input/Output/IN1 /Input/Output/IN2
      /Input/Output/IN3 /Input/Output/IN4 /Input/Output/IN5 /Input/Output/IN6
      A0 A1 A2 A3 A4 A5 A6 A7 CLK D D0 D1 D2 D3 D4 D5 D6 D7 GND "IN-WINH"
      IN7 JMP "Net-(C10-Pad1)" "Net-(C11-Pad1)" "Net-(C13-Pad2)" "Net-(C15-Pad1)"
      "Net-(C4-Pad1)" "Net-(C7-Pad1)" "Net-(D1-PadK)" "Net-(D10-PadA)" "Net-(D10-PadK)"
      "Net-(D11-PadA)" "Net-(D11-PadK)" "Net-(D12-PadA)" "Net-(D12-PadK)"
      "Net-(D13-PadA)" "Net-(D13-PadK)" "Net-(D14-PadA)" "Net-(D14-PadK)"
      "Net-(D15-PadA)" "Net-(D15-PadK)" "Net-(D16-PadA)" "Net-(D16-PadK)"
      "Net-(D17-PadK)" "Net-(D18-PadA)" "Net-(D19-PadA)" "Net-(D2-PadK)" "Net-(D20-PadK)"
      "Net-(D21-PadK)" "Net-(D22-PadK)" "Net-(D23-PadK)" "Net-(D24-PadK)"
      "Net-(D25-PadK)" "Net-(D26-PadK)" "Net-(D27-PadK)" "Net-(D28-PadA)"
      "Net-(D28-PadK)" "Net-(D29-PadK)" "Net-(D3-PadK)" "Net-(D30-PadK)" "Net-(D31-PadK)"
      "Net-(D32-PadK)" "Net-(D33-PadA)" "Net-(D33-PadK)" "Net-(D34-PadK)"
      "Net-(D35-PadK)" "Net-(D36-PadK)" "Net-(D37-PadK)" "Net-(D38-PadK)"
      "Net-(D39-PadA)" "Net-(D39-PadK)" "Net-(D4-PadK)" "Net-(D40-Pad1)" "Net-(D40-PadA)"
      "Net-(D40-PadK)" "Net-(D41-PadA)" "Net-(D41-PadK)" "Net-(D42-PadK)"
      "Net-(D43-PadA)" "Net-(D43-PadK)" "Net-(D44-PadA)" "Net-(D44-PadK)"
      "Net-(D45-PadA)" "Net-(D45-PadK)" "Net-(D46-PadA)" "Net-(D46-PadK)"
      "Net-(D47-PadA)" "Net-(D47-PadK)" "Net-(D48-PadA)" "Net-(D48-PadK)"
      "Net-(D49-PadA)" "Net-(D49-PadK)" "Net-(D5-PadK)" "Net-(D50-PadA)" "Net-(D50-PadK)"
      "Net-(D6-PadK)" "Net-(D7-PadK)" "Net-(D8-PadK)" "Net-(D9-PadK)" "Net-(R1-Pad2)"
      "Net-(R10-Pad2)" "Net-(R11-Pad2)" "Net-(R15-Pad1)" "Net-(R2-Pad2)" "Net-(R22-Pad2)"
      "Net-(R28-Pad1)" "Net-(R29-Pad1)" "Net-(R3-Pad2)" "Net-(R30-Pad1)" "Net-(R4-Pad2)"
      "Net-(R50-Pad1)" "Net-(R53-Pad1)" "Net-(R9-Pad2)" "Net-(RV1-Pad1)" "Net-(S12-Pad1)"
      "Net-(S12-Pad3)" "Net-(S12-Pad5)" "Net-(S13-Pad1)" "Net-(S13-Pad3)"
      "Net-(S13-Pad5)" "Net-(S14-Pad1)" "Net-(S14-Pad3)" "Net-(S14-Pad5)"
      "Net-(S16-Pad7)" "Net-(S18-Pad1)" "Net-(S18-Pad3)" "Net-(S5-Pad1)" "Net-(S5-Pad3)"
      "Net-(S5-Pad5)" "Net-(S6-Pad1)" "Net-(S6-Pad3)" "Net-(S6-Pad5)" "Net-(S7-Pad1)"
      "Net-(S7-Pad3)" "Net-(S7-Pad5)" "Net-(S8-Pad1)" "Net-(S8-Pad3)" "Net-(S8-Pad5)"
      "Net-(U10-Pad10)" "Net-(U10-Pad11)" "Net-(U10-Pad9)" "Net-(U11-Pad2)"
      "Net-(U11-Pad4)" "Net-(U11-Pad8)" "Net-(U11-Pad9)" "Net-(U12-Pad12)"
      "Net-(U12-Pad6)" "Net-(U15-Pad8)" "Net-(U4-Pad5)" "Net-(U6-Pad1)" "Net-(U6-Pad17)"
      "Net-(U6-Pad18)" "Net-(U6-Pad2)" "Net-(U6-Pad26)" "Net-(U6-Pad28)" "Net-(U6-Pad3)"
      "Net-(U6-Pad30)" "Net-(U7-Pad9)" "OUT-WD" PRG RES "SPRAM-WINH" "SRAM-WD"
      "TMR0-TRG" W WEN
      (circuit
        (use_via Via[0-1]_800:400_um)
      )
      (rule
        (width 250)
        (clearance 200.1)
      )
    )
  )
  (wiring
  )
)
