{"Source Block": ["hdl/library/axi_dmac/src_fifo_inf.v@69:79@HdlIdDef", "  output req_ready,\n  input [BEATS_PER_BURST_WIDTH-1:0] req_last_burst_length,\n  input req_sync_transfer_start\n);\n\nwire ready;\nwire valid;\n\nassign enabled = enable;\n\nassign valid = en & ready;\n"], "Clone Blocks": [["hdl/library/axi_dmac/src_fifo_inf.v@70:80", "  input [BEATS_PER_BURST_WIDTH-1:0] req_last_burst_length,\n  input req_sync_transfer_start\n);\n\nwire ready;\nwire valid;\n\nassign enabled = enable;\n\nassign valid = en & ready;\n\n"]], "Diff Content": {"Delete": [[74, "wire ready;\n"]], "Add": []}}