#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x59dbad762ab0 .scope module, "tb_uart_tx" "tb_uart_tx" 2 3;
 .timescale -9 -12;
v0x59dbad77dc70_0 .var "clk", 0 0;
v0x59dbad77dd30_0 .var "rst", 0 0;
v0x59dbad77de00_0 .net "tx_active", 0 0, v0x59dbad77d6d0_0;  1 drivers
v0x59dbad77df00_0 .var "tx_data", 7 0;
v0x59dbad77dfd0_0 .net "tx_done", 0 0, v0x59dbad77d950_0;  1 drivers
v0x59dbad77e070_0 .net "tx_serial", 0 0, v0x59dbad77da10_0;  1 drivers
v0x59dbad77e140_0 .var "tx_start", 0 0;
E_0x59dbad763e00 .event anyedge, v0x59dbad77d950_0;
S_0x59dbad762c40 .scope module, "uut" "uart_tx" 2 18, 3 2 0, S_0x59dbad762ab0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "tx_start";
    .port_info 3 /INPUT 8 "tx_data";
    .port_info 4 /OUTPUT 1 "tx_active";
    .port_info 5 /OUTPUT 1 "tx_serial";
    .port_info 6 /OUTPUT 1 "tx_done";
P_0x59dbad71f490 .param/l "BAUD_RATE" 0 3 4, +C4<00000000000000000010010110000000>;
P_0x59dbad71f4d0 .param/l "CLKS_PER_BIT" 1 3 16, +C4<00000000000000000001010001011000>;
P_0x59dbad71f510 .param/l "CLK_FREQ" 0 3 3, +C4<00000010111110101111000010000000>;
P_0x59dbad71f550 .param/l "STATE_CLEAN" 1 3 23, C4<100>;
P_0x59dbad71f590 .param/l "STATE_DATA" 1 3 21, C4<010>;
P_0x59dbad71f5d0 .param/l "STATE_IDLE" 1 3 19, C4<000>;
P_0x59dbad71f610 .param/l "STATE_START" 1 3 20, C4<001>;
P_0x59dbad71f650 .param/l "STATE_STOP" 1 3 22, C4<011>;
v0x59dbad74be10_0 .var "bit_index", 2 0;
v0x59dbad74c680_0 .net "clk", 0 0, v0x59dbad77dc70_0;  1 drivers
v0x59dbad77d3f0_0 .var "clk_count", 15 0;
v0x59dbad77d4e0_0 .net "rst", 0 0, v0x59dbad77dd30_0;  1 drivers
v0x59dbad77d5a0_0 .var "state", 2 0;
v0x59dbad77d6d0_0 .var "tx_active", 0 0;
v0x59dbad77d790_0 .var "tx_buffer", 7 0;
v0x59dbad77d870_0 .net "tx_data", 7 0, v0x59dbad77df00_0;  1 drivers
v0x59dbad77d950_0 .var "tx_done", 0 0;
v0x59dbad77da10_0 .var "tx_serial", 0 0;
v0x59dbad77dad0_0 .net "tx_start", 0 0, v0x59dbad77e140_0;  1 drivers
E_0x59dbad763570 .event posedge, v0x59dbad74c680_0;
    .scope S_0x59dbad762c40;
T_0 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x59dbad77d5a0_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x59dbad77d3f0_0, 0, 16;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x59dbad74be10_0, 0, 3;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x59dbad77d790_0, 0, 8;
    %end;
    .thread T_0;
    .scope S_0x59dbad762c40;
T_1 ;
    %wait E_0x59dbad763570;
    %load/vec4 v0x59dbad77d4e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x59dbad77d5a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59dbad77d6d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x59dbad77da10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59dbad77d950_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x59dbad77d3f0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x59dbad74be10_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x59dbad77d5a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x59dbad77d5a0_0, 0;
    %jmp T_1.8;
T_1.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x59dbad77da10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59dbad77d950_0, 0;
    %load/vec4 v0x59dbad77dad0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.9, 4;
    %load/vec4 v0x59dbad77d870_0;
    %assign/vec4 v0x59dbad77d790_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x59dbad77d5a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x59dbad77d6d0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x59dbad77d3f0_0, 0;
T_1.9 ;
    %jmp T_1.8;
T_1.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59dbad77da10_0, 0;
    %load/vec4 v0x59dbad77d3f0_0;
    %pad/u 32;
    %cmpi/u 5207, 0, 32;
    %jmp/0xz  T_1.11, 5;
    %load/vec4 v0x59dbad77d3f0_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x59dbad77d3f0_0, 0;
    %jmp T_1.12;
T_1.11 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x59dbad77d3f0_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x59dbad77d5a0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x59dbad74be10_0, 0;
T_1.12 ;
    %jmp T_1.8;
T_1.4 ;
    %load/vec4 v0x59dbad77d790_0;
    %load/vec4 v0x59dbad74be10_0;
    %part/u 1;
    %assign/vec4 v0x59dbad77da10_0, 0;
    %load/vec4 v0x59dbad77d3f0_0;
    %pad/u 32;
    %cmpi/u 5207, 0, 32;
    %jmp/0xz  T_1.13, 5;
    %load/vec4 v0x59dbad77d3f0_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x59dbad77d3f0_0, 0;
    %jmp T_1.14;
T_1.13 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x59dbad77d3f0_0, 0;
    %load/vec4 v0x59dbad74be10_0;
    %pad/u 32;
    %cmpi/u 7, 0, 32;
    %jmp/0xz  T_1.15, 5;
    %load/vec4 v0x59dbad74be10_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x59dbad74be10_0, 0;
    %jmp T_1.16;
T_1.15 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x59dbad77d5a0_0, 0;
T_1.16 ;
T_1.14 ;
    %jmp T_1.8;
T_1.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x59dbad77da10_0, 0;
    %load/vec4 v0x59dbad77d3f0_0;
    %pad/u 32;
    %cmpi/u 5207, 0, 32;
    %jmp/0xz  T_1.17, 5;
    %load/vec4 v0x59dbad77d3f0_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x59dbad77d3f0_0, 0;
    %jmp T_1.18;
T_1.17 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x59dbad77d3f0_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x59dbad77d5a0_0, 0;
T_1.18 ;
    %jmp T_1.8;
T_1.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x59dbad77d950_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59dbad77d6d0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x59dbad77d5a0_0, 0;
    %jmp T_1.8;
T_1.8 ;
    %pop/vec4 1;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x59dbad762ab0;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x59dbad77dc70_0, 0, 1;
T_2.0 ;
    %delay 10000, 0;
    %load/vec4 v0x59dbad77dc70_0;
    %inv;
    %store/vec4 v0x59dbad77dc70_0, 0, 1;
    %jmp T_2.0;
    %end;
    .thread T_2;
    .scope S_0x59dbad762ab0;
T_3 ;
    %vpi_call 2 36 "$dumpfile", "uart_tx.vcd" {0 0 0};
    %vpi_call 2 37 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x59dbad762ab0 {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x59dbad762ab0;
T_4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x59dbad77dd30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x59dbad77e140_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x59dbad77df00_0, 0, 8;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x59dbad77dd30_0, 0, 1;
    %delay 100000, 0;
    %vpi_call 2 53 "$display", "TEST STARTED: Sending 'A' (0x41)..." {0 0 0};
    %wait E_0x59dbad763570;
    %pushi/vec4 65, 0, 8;
    %store/vec4 v0x59dbad77df00_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x59dbad77e140_0, 0, 1;
    %wait E_0x59dbad763570;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x59dbad77e140_0, 0, 1;
T_4.0 ;
    %load/vec4 v0x59dbad77dfd0_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_4.1, 6;
    %wait E_0x59dbad763e00;
    %jmp T_4.0;
T_4.1 ;
    %vpi_call 2 66 "$display", "TEST PASSED: 'A' transmitted successfully." {0 0 0};
    %delay 1000000, 0;
    %vpi_call 2 70 "$finish" {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "tb_uart_tx.v";
    "uart_tx.v";
