$date
	Mon Sep 08 10:59:18 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_nand $end
$var wire 1 ! nand_xor_out $end
$var wire 1 " nand_xnor_out $end
$var wire 1 # nand_or_out $end
$var wire 1 $ nand_not_out $end
$var wire 1 % nand_nor_out $end
$var wire 1 & nand_and_out $end
$var reg 1 ' a $end
$var reg 1 ( b $end
$scope module u1 $end
$var wire 1 ' a $end
$var wire 1 $ y $end
$upscope $end
$scope module u2 $end
$var wire 1 ' a $end
$var wire 1 ( b $end
$var wire 1 ) nand_and_out $end
$var wire 1 & y $end
$upscope $end
$scope module u3 $end
$var wire 1 ' a $end
$var wire 1 ( b $end
$var wire 1 * na $end
$var wire 1 + nb $end
$var wire 1 # y $end
$upscope $end
$scope module u4 $end
$var wire 1 ' a $end
$var wire 1 ( b $end
$var wire 1 , n1 $end
$var wire 1 - n2 $end
$var wire 1 . n3 $end
$var wire 1 ! y $end
$upscope $end
$scope module u5 $end
$var wire 1 ' a $end
$var wire 1 ( b $end
$var wire 1 " y $end
$var wire 1 / xor_out $end
$scope module u1 $end
$var wire 1 ' a $end
$var wire 1 ( b $end
$var wire 1 0 n1 $end
$var wire 1 1 n2 $end
$var wire 1 2 n3 $end
$var wire 1 / y $end
$upscope $end
$upscope $end
$scope module u6 $end
$var wire 1 ' a $end
$var wire 1 ( b $end
$var wire 1 % y $end
$var wire 1 3 or_out $end
$scope module u1 $end
$var wire 1 ' a $end
$var wire 1 ( b $end
$var wire 1 4 na $end
$var wire 1 5 nb $end
$var wire 1 3 y $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
15
14
03
12
11
10
0/
1.
1-
1,
1+
1*
1)
0(
0'
0&
1%
1$
0#
1"
0!
$end
#10000
0"
0%
1#
1!
1/
13
0+
0.
02
05
1(
#20000
1+
1.
12
15
0$
0*
0-
01
04
0(
1'
#30000
1"
0!
0/
1&
1-
11
0)
0+
0,
1.
00
12
05
1(
#40000
