****************************************
Report : qor
Design : top
Version: S-2021.06-SP5-1
Date   : Sat Nov  8 12:07:34 2025
****************************************


Scenario           'func_fast'
Timing Path Group  '**in2reg_default**'
----------------------------------------
Levels of Logic:                     12
Critical Path Length:              0.22
Critical Path Slack:               3.58
Critical Path Clk Period:          3.85
Total Negative Slack:              0.00
No. of Violating Paths:               0
Worst Hold Violation:              0.00
Total Hold Violation:              0.00
No. of Hold Violations:               0
----------------------------------------

Scenario           'func_fast'
Timing Path Group  '**reg2out_default**'
----------------------------------------
Levels of Logic:                      7
Critical Path Length:              0.23
Critical Path Slack:               3.62
Critical Path Clk Period:          3.85
Total Negative Slack:              0.00
No. of Violating Paths:               0
Worst Hold Violation:              0.00
Total Hold Violation:              0.00
No. of Hold Violations:               0
----------------------------------------

Scenario           'func_fast'
Timing Path Group  'ideal_clock1'
----------------------------------------
Levels of Logic:                     29
Critical Path Length:              0.67
Critical Path Slack:               3.16
Critical Path Clk Period:          3.85
Total Negative Slack:              0.00
No. of Violating Paths:               0
Worst Hold Violation:              0.00
Total Hold Violation:              0.00
No. of Hold Violations:               0
----------------------------------------

Scenario           'func_slow'
Timing Path Group  'ideal_clock1'
----------------------------------------
Levels of Logic:                     29
Critical Path Length:              0.72
Critical Path Slack:               3.11
Critical Path Clk Period:          3.85
Total Negative Slack:              0.00
No. of Violating Paths:               0
Worst Hold Violation:              0.00
Total Hold Violation:              0.00
No. of Hold Violations:               0
----------------------------------------


Cell Count
----------------------------------------
Hierarchical Cell Count:             52
Hierarchical Port Count:           2168
Leaf Cell Count:                   1254
Buf/Inv Cell Count:                 305
Buf Cell Count:                       6
Inv Cell Count:                     299
CT Buf/Inv Cell Count:                0
Combinational Cell Count:           977
   Single-bit Isolation Cell Count:                        0
   Multi-bit Isolation Cell Count:                         0
   Isolation Cell Banking Ratio:                           0.00%
   Single-bit Level Shifter Cell Count:                    0
   Multi-bit Level Shifter Cell Count:                     0
   Level Shifter Cell Banking Ratio:                       0.00%
   Single-bit ELS Cell Count:                              0
   Multi-bit ELS Cell Count:                               0
   ELS Cell Banking Ratio:                                 0.00%
Sequential Cell Count:              277
   Integrated Clock-Gating Cell Count:                     0
   Sequential Macro Cell Count:                            0
   Single-bit Sequential Cell Count:                       277
   Multi-bit Sequential Cell Count:                        0
   Sequential Cell Banking Ratio:                          0.00%
   BitsPerflop:                                            1.00
Macro Count:                          0
----------------------------------------


Area
----------------------------------------
Combinational Area:              489.82
Noncombinational Area:           310.67
Buf/Inv Area:                     56.34
Total Buffer Area:                 3.24
Total Inverter Area:              53.10
Macro/Black Box Area:              0.00
Net Area:                             0
Net XLength:                    7152.08
Net YLength:                    8056.74
----------------------------------------
Cell Area (netlist):                            800.49
Cell Area (netlist and physical only):          800.49
Net Length:                    15208.82


Design Rules
----------------------------------------
Total Number of Nets:              1495
Nets with Violations:                 0
Max Trans Violations:                 0
Max Cap Violations:                   0
----------------------------------------

1
