;redcode
;assert 1
	SPL -9, -32
	MOV -1, <-26
	SUB 14, 6
	SUB 421, 1
	SLT @127, 679
	SPL 0, <-54
	MOV -9, <-20
	SPL 0, -8
	SPL 0, -8
	MOV -9, <-20
	DJN -1, @-20
	DJN <-1, @-20
	DJN <-1, @-20
	DJN <-1, @-20
	MOV -507, <-20
	CMP @0, 2
	SUB @0, 2
	SUB @129, 106
	ADD #129, 109
	JMP 421, 108
	JMP 421, 1
	MOV -500, <-126
	ADD 290, 60
	DAT #12, <10
	ADD 290, 60
	SUB #72, @200
	JMP <-120, -906
	MOV 1, <0
	JMN -9, -32
	JMP 12, <10
	SPL 0, -8
	JMP 960, 532
	ADD 290, 60
	CMP 960, 532
	SLT 1, <0
	SLT 1, <0
	JMP @72, #200
	JMP @72, #200
	JMP @72, #200
	DAT #512, #6
	JMN -9, -32
	CMP #0, -5
	DAT #512, #6
	MOV -500, <-126
	MOV -500, <-126
	DAT #512, #6
	DAT #512, #6
	DAT #12, <10
	SUB 12, @10
	SUB 14, 6
