Timing Report Max Delay Analysis

SmartTime Version v12.1
Microsemi Corporation - Microsemi Libero Software Release v12.1 (Version 12.600.0.14)
Date: Thu Aug 29 19:58:59 2019


Design: creative
Family: IGLOO2
Die: M2GL025
Package: 256 VF
Temperature Range: 0 - 85 C
Voltage Range: 1.14 - 1.26 V
Speed Grade: STD
Design State: Post-Layout
Data source: Production
Min Operating Conditions: BEST - 1.26 V - 0 C
Max Operating Conditions: WORST - 1.14 V - 85 C
Scenario for Timing Analysis: timing_analysis


-----------------------------------------------------
SUMMARY

Clock Domain:               FCCC_C0_0/FCCC_C0_0/GL0
Period (ns):                8.990
Frequency (MHz):            111.235
Required Period (ns):       7.813
Required Frequency (MHz):   127.992
External Setup (ns):        N/A
Max Clock-To-Out (ns):      11.778

Clock Domain:               osc_in
Period (ns):                1.640
Frequency (MHz):            609.756
Required Period (ns):       20.000
Required Frequency (MHz):   50.000
External Setup (ns):        N/A
Max Clock-To-Out (ns):      N/A

                            Input to Output
Max Delay (ns):             N/A

END SUMMARY
-----------------------------------------------------

Clock Domain FCCC_C0_0/FCCC_C0_0/GL0

SET Register to Register

Path 1
  From: Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_block_write_detect_i.mem_addr_blk_wr_end_i[8]:CLK
  To:   Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.mem_controller_i.genblk1.ram_low_i.gen_if_proc.gen_for_proc_1st[1].ram_9bit_1st.mem_mem_0_4/INST_RAM1K18_IP:A_DIN[0]
  Delay (ns):              8.758
  Slack (ns):             -1.177
  Arrival (ns):           13.189
  Required (ns):          12.012
  Setup (ns):              0.378
  Minimum Period (ns):     8.990

Path 2
  From: Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_block_write_detect_i.mem_addr_blk_wr_end_i[8]:CLK
  To:   Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.mem_controller_i.genblk1.ram_low_i.gen_if_proc.gen_for_proc_2nd[1].ram_9bit_2nd.mem_mem_0_2/INST_RAM1K18_IP:A_DIN[0]
  Delay (ns):              8.510
  Slack (ns):             -0.931
  Arrival (ns):           12.941
  Required (ns):          12.010
  Setup (ns):              0.383
  Minimum Period (ns):     8.744

Path 3
  From: Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_block_write_detect_i.mem_addr_blk_wr_end_i[8]:CLK
  To:   Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.mem_controller_i.genblk1.ram_high_i.gen_if_proc.gen_for_proc_1st[1].ram_9bit_1st.mem_mem_0_4/INST_RAM1K18_IP:A_DIN[0]
  Delay (ns):              8.425
  Slack (ns):             -0.843
  Arrival (ns):           12.856
  Required (ns):          12.013
  Setup (ns):              0.378
  Minimum Period (ns):     8.656

Path 4
  From: Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_block_write_detect_i.mem_addr_blk_wr_end_i[1]:CLK
  To:   Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.mem_controller_i.genblk1.ram_low_i.gen_if_proc.gen_for_proc_1st[1].ram_9bit_1st.mem_mem_0_4/INST_RAM1K18_IP:A_DIN[0]
  Delay (ns):              8.401
  Slack (ns):             -0.820
  Arrival (ns):           12.832
  Required (ns):          12.012
  Setup (ns):              0.378
  Minimum Period (ns):     8.633

Path 5
  From: Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_execution_unit_i.X_ret_49:CLK
  To:   Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_controller_i.exception_PC_ret_123[2]:EN
  Delay (ns):              8.192
  Slack (ns):             -0.785
  Arrival (ns):           12.660
  Required (ns):          11.875
  Setup (ns):              0.363
  Minimum Period (ns):     8.598


Expanded Path 1
  From: Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_block_write_detect_i.mem_addr_blk_wr_end_i[8]:CLK
  To: Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.mem_controller_i.genblk1.ram_low_i.gen_if_proc.gen_for_proc_1st[1].ram_9bit_1st.mem_mem_0_4/INST_RAM1K18_IP:A_DIN[0]
  data required time                                 12.012
  data arrival time                          -       13.189
  slack                                              -1.177
  ________________________________________________________
  Data arrival time calculation
  0.000                        FCCC_C0_0/FCCC_C0_0/GL0
               +     0.000          Clock source
  0.000                        FCCC_C0_0/FCCC_C0_0/CCC_INST/INST_CCC_IP:GL0 (r)
               +     2.519          Clock generation
  2.519                        
               +     0.305          net: FCCC_C0_0/FCCC_C0_0/GL0_net
  2.824                        FCCC_C0_0/FCCC_C0_0/GL0_INST:An (r)
               +     0.209          cell: ADLIB:GBM
  3.033                        FCCC_C0_0/FCCC_C0_0/GL0_INST:YWn (f)
               +     0.441          net: FCCC_C0_0/FCCC_C0_0/GL0_INST/U0_YWn
  3.474                        FCCC_C0_0/FCCC_C0_0/GL0_INST/U0_RGB1_RGB10:An (f)
               +     0.372          cell: ADLIB:RGB
  3.846                        FCCC_C0_0/FCCC_C0_0/GL0_INST/U0_RGB1_RGB10:YR (r)
               +     0.585          net: FCCC_C0_0/FCCC_C0_0/GL0_INST/U0_RGB1_RGB10_rgbr_net_1
  4.431                        Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_block_write_detect_i.mem_addr_blk_wr_end_i[8]:CLK (r)
               +     0.127          cell: ADLIB:SLE
  4.558                        Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_block_write_detect_i.mem_addr_blk_wr_end_i[8]:Q (f)
               +     1.138          net: Rattlesnake_0/mem_addr_blk_wr_end_i[8]
  5.696                        Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_block_write_detect_i.state_machine_comb.ctl_load_end_addr5_a_4_m_0_cry_8:B (f)
               +     0.236          cell: ADLIB:ARI1_CC
  5.932                        Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_block_write_detect_i.state_machine_comb.ctl_load_end_addr5_a_4_m_0_cry_8:P (f)
               +     0.000          net: NET_CC_CONFIG2536
  5.932                        Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_block_write_detect_i.state_machine_comb.ctl_load_end_addr5_a_4_m_0_cry_0_CC_0:P[9] (f)
               +     0.416          cell: ADLIB:CC_CONFIG
  6.348                        Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_block_write_detect_i.state_machine_comb.ctl_load_end_addr5_a_4_m_0_cry_0_CC_0:CO (f)
               +     0.000          net: CI_TO_CO2511
  6.348                        Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_block_write_detect_i.state_machine_comb.ctl_load_end_addr5_a_4_m_0_cry_0_CC_1:CI (f)
               +     0.297          cell: ADLIB:CC_CONFIG
  6.645                        Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_block_write_detect_i.state_machine_comb.ctl_load_end_addr5_a_4_m_0_cry_0_CC_1:CC[2] (f)
               +     0.000          net: NET_CC_CONFIG2553
  6.645                        Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_block_write_detect_i.state_machine_comb.ctl_load_end_addr5_a_4_m_0_cry_13:CC (f)
               +     0.086          cell: ADLIB:ARI1_CC
  6.731                        Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_block_write_detect_i.state_machine_comb.ctl_load_end_addr5_a_4_m_0_cry_13:S (f)
               +     0.517          net: Rattlesnake_0/N_2198
  7.248                        Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_block_write_detect_i.state_machine_comb.ctl_load_end_addr5_a_4_m[13]:B (f)
               +     0.246          cell: ADLIB:CFG3
  7.494                        Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_block_write_detect_i.state_machine_comb.ctl_load_end_addr5_a_4_m[13]:Y (f)
               +     0.356          net: Rattlesnake_0/ctl_load_end_addr5_a_4[13]
  7.850                        Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_block_write_detect_i.state_machine_comb.ctl_load_end_addr5_a_4_m_RNI0NQ09[12]:C (f)
               +     0.518          cell: ADLIB:ARI1_CC
  8.368                        Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_block_write_detect_i.state_machine_comb.ctl_load_end_addr5_a_4_m_RNI0NQ09[12]:UB (f)
               +     0.000          net: NET_CC_CONFIG1971
  8.368                        Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_block_write_detect_i.mem_addr_blk_wr_end_i_RNIDTLK5[0]_CC_1:UB[1] (f)
               +     0.733          cell: ADLIB:CC_CONFIG
  9.101                        Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_block_write_detect_i.mem_addr_blk_wr_end_i_RNIDTLK5[0]_CC_1:CC[3] (r)
               +     0.000          net: NET_CC_CONFIG1978
  9.101                        Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_block_write_detect_i.state_machine_comb.ctl_load_end_addr5_a_s_13_RNINUKMB_FCINST1:CC (r)
               +     0.078          cell: ADLIB:FCEND_BUFF_CC
  9.179                        Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_block_write_detect_i.state_machine_comb.ctl_load_end_addr5_a_s_13_RNINUKMB_FCINST1:CO (r)
               +     2.093          net: Rattlesnake_0/ctl_load_end_addr5
  11.272                       Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_block_write_detect_i.ctl_load_start_addr_i_a3_0:C (r)
               +     0.118          cell: ADLIB:CFG4
  11.390                       Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_block_write_detect_i.ctl_load_start_addr_i_a3_0:Y (f)
               +     0.119          net: Rattlesnake_0/un1_mem_addr_blk_wr_start5_1_Z
  11.509                       Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_memory_i.mem_write_data_1[32]:B (f)
               +     0.102          cell: ADLIB:CFG4
  11.611                       Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_memory_i.mem_write_data_1[32]:Y (f)
               +     1.260          net: Rattlesnake_0/mem_write_data[32]
  12.871                       Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.mem_controller_i.genblk1.ram_low_i.gen_if_proc.gen_for_proc_1st[1].ram_9bit_1st.mem_mem_0_4/CFG_0:B (f)
               +     0.237          cell: ADLIB:CFG2_IP_BC
  13.108                       Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.mem_controller_i.genblk1.ram_low_i.gen_if_proc.gen_for_proc_1st[1].ram_9bit_1st.mem_mem_0_4/CFG_0:IPB (f)
               +     0.081          net: Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.mem_controller_i.genblk1.ram_low_i.gen_if_proc.gen_for_proc_1st[1].ram_9bit_1st.mem_mem_0_4/A_DIN_net[0]
  13.189                       Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.mem_controller_i.genblk1.ram_low_i.gen_if_proc.gen_for_proc_1st[1].ram_9bit_1st.mem_mem_0_4/INST_RAM1K18_IP:A_DIN[0] (f)
                                    
  13.189                       data arrival time
  ________________________________________________________
  Data required time calculation
  7.813                        FCCC_C0_0/FCCC_C0_0/GL0
               +     0.000          Clock source
  7.813                        FCCC_C0_0/FCCC_C0_0/CCC_INST/INST_CCC_IP:GL0 (r)
               +     2.519          Clock generation
  10.332                       
               +     0.305          net: FCCC_C0_0/FCCC_C0_0/GL0_net
  10.637                       FCCC_C0_0/FCCC_C0_0/GL0_INST:An (r)
               +     0.209          cell: ADLIB:GBM
  10.846                       FCCC_C0_0/FCCC_C0_0/GL0_INST:YWn (f)
               +     0.454          net: FCCC_C0_0/FCCC_C0_0/GL0_INST/U0_YWn
  11.300                       FCCC_C0_0/FCCC_C0_0/GL0_INST/U0_RGB1:An (f)
               +     0.372          cell: ADLIB:RGB
  11.672                       FCCC_C0_0/FCCC_C0_0/GL0_INST/U0_RGB1:YR (r)
               +     0.555          net: FCCC_C0_0/FCCC_C0_0/GL0_INST/U0_RGB1_YR
  12.227                       Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.mem_controller_i.genblk1.ram_low_i.gen_if_proc.gen_for_proc_1st[1].ram_9bit_1st.mem_mem_0_4/FF_0:CLK (r)
               +     0.070          cell: ADLIB:SLE_IP_CLK
  12.297                       Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.mem_controller_i.genblk1.ram_low_i.gen_if_proc.gen_for_proc_1st[1].ram_9bit_1st.mem_mem_0_4/FF_0:IPCLKn (f)
               +     0.093          net: Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.mem_controller_i.genblk1.ram_low_i.gen_if_proc.gen_for_proc_1st[1].ram_9bit_1st.mem_mem_0_4/A_CLK_net
  12.390                       Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.mem_controller_i.genblk1.ram_low_i.gen_if_proc.gen_for_proc_1st[1].ram_9bit_1st.mem_mem_0_4/INST_RAM1K18_IP:A_CLK (r)
               -     0.378          Library setup time: ADLIB:RAM1K18_IP
  12.012                       Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.mem_controller_i.genblk1.ram_low_i.gen_if_proc.gen_for_proc_1st[1].ram_9bit_1st.mem_mem_0_4/INST_RAM1K18_IP:A_DIN[0]
                                    
  12.012                       data required time


END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

Path 1
  From: Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_controller_i.current_state[1]:CLK
  To:   LED_GREEN
  Delay (ns):              7.369
  Arrival (ns):           11.778
  Clock to Out (ns):      11.778

Path 2
  From: Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_controller_i.current_state[1]:CLK
  To:   LED_RED
  Delay (ns):              7.092
  Arrival (ns):           11.501
  Clock to Out (ns):      11.501

Path 3
  From: Rattlesnake_0/TXD_Z:CLK
  To:   TXD
  Delay (ns):              4.865
  Arrival (ns):            9.260
  Clock to Out (ns):       9.260


Expanded Path 1
  From: Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_controller_i.current_state[1]:CLK
  To: LED_GREEN
  data required time                                    N/C
  data arrival time                          -       11.778
  slack                                                 N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        FCCC_C0_0/FCCC_C0_0/GL0
               +     0.000          Clock source
  0.000                        FCCC_C0_0/FCCC_C0_0/CCC_INST/INST_CCC_IP:GL0 (r)
               +     2.519          Clock generation
  2.519                        
               +     0.305          net: FCCC_C0_0/FCCC_C0_0/GL0_net
  2.824                        FCCC_C0_0/FCCC_C0_0/GL0_INST:An (r)
               +     0.209          cell: ADLIB:GBM
  3.033                        FCCC_C0_0/FCCC_C0_0/GL0_INST:YWn (f)
               +     0.438          net: FCCC_C0_0/FCCC_C0_0/GL0_INST/U0_YWn
  3.471                        FCCC_C0_0/FCCC_C0_0/GL0_INST/U0_RGB1_RGB30:An (f)
               +     0.372          cell: ADLIB:RGB
  3.843                        FCCC_C0_0/FCCC_C0_0/GL0_INST/U0_RGB1_RGB30:YR (r)
               +     0.566          net: FCCC_C0_0/FCCC_C0_0/GL0_INST/U0_RGB1_RGB30_rgbr_net_1
  4.409                        Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_controller_i.current_state[1]:CLK (r)
               +     0.102          cell: ADLIB:SLE
  4.511                        Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_controller_i.current_state[1]:Q (r)
               +     2.420          net: LED_RED_c
  6.931                        Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_controller_i.current_state_RNIR03[1]:A (r)
               +     0.168          cell: ADLIB:CFG1
  7.099                        Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_controller_i.current_state_RNIR03[1]:Y (f)
               +     1.096          net: LED_GREEN_c
  8.195                        LED_GREEN_obuf/U0/U_IOOUTFF:A (f)
               +     0.388          cell: ADLIB:IOOUTFF_BYPASS
  8.583                        LED_GREEN_obuf/U0/U_IOOUTFF:Y (f)
               +     0.367          net: LED_GREEN_obuf/U0/DOUT
  8.950                        LED_GREEN_obuf/U0/U_IOPAD:D (f)
               +     2.828          cell: ADLIB:IOPAD_TRI
  11.778                       LED_GREEN_obuf/U0/U_IOPAD:PAD (f)
               +     0.000          net: LED_GREEN
  11.778                       LED_GREEN (f)
                                    
  11.778                       data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          FCCC_C0_0/FCCC_C0_0/GL0
               +     0.000          Clock source
  N/C                          FCCC_C0_0/FCCC_C0_0/CCC_INST/INST_CCC_IP:GL0 (r)
               +     2.519          Clock generation
  N/C                          
                                    
  N/C                          LED_GREEN (f)


END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

Path 1
  From: Rattlesnake_0/ocd_i.debug_coprocessor_i.cpu_reset:CLK
  To:   Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_controller_i.PC_load_store[17]:ALn
  Delay (ns):              5.007
  Slack (ns):              2.374
  Arrival (ns):            9.454
  Required (ns):          11.828
  Recovery (ns):           0.415
  Minimum Period (ns):     5.439
  Skew (ns):               0.017

Path 2
  From: Rattlesnake_0/ocd_i.debug_coprocessor_i.cpu_reset:CLK
  To:   Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_controller_i.exception_PC_ret_0[12]:ALn
  Delay (ns):              5.007
  Slack (ns):              2.374
  Arrival (ns):            9.454
  Required (ns):          11.828
  Recovery (ns):           0.415
  Minimum Period (ns):     5.439
  Skew (ns):               0.017

Path 3
  From: Rattlesnake_0/ocd_i.debug_coprocessor_i.cpu_reset:CLK
  To:   Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_controller_i.exception_PC_ret_0[17]:ALn
  Delay (ns):              5.007
  Slack (ns):              2.374
  Arrival (ns):            9.454
  Required (ns):          11.828
  Recovery (ns):           0.415
  Minimum Period (ns):     5.439
  Skew (ns):               0.017

Path 4
  From: Rattlesnake_0/ocd_i.debug_coprocessor_i.cpu_reset:CLK
  To:   Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_controller_i.exception_code_ret:ALn
  Delay (ns):              4.997
  Slack (ns):              2.374
  Arrival (ns):            9.444
  Required (ns):          11.818
  Recovery (ns):           0.415
  Minimum Period (ns):     5.439
  Skew (ns):               0.027

Path 5
  From: Rattlesnake_0/ocd_i.debug_coprocessor_i.cpu_reset:CLK
  To:   Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_controller_i.exception_code_ret_19:ALn
  Delay (ns):              4.997
  Slack (ns):              2.374
  Arrival (ns):            9.444
  Required (ns):          11.818
  Recovery (ns):           0.415
  Minimum Period (ns):     5.439
  Skew (ns):               0.027


Expanded Path 1
  From: Rattlesnake_0/ocd_i.debug_coprocessor_i.cpu_reset:CLK
  To: Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_controller_i.PC_load_store[17]:ALn
  data required time                                 11.828
  data arrival time                          -        9.454
  slack                                               2.374
  ________________________________________________________
  Data arrival time calculation
  0.000                        FCCC_C0_0/FCCC_C0_0/GL0
               +     0.000          Clock source
  0.000                        FCCC_C0_0/FCCC_C0_0/CCC_INST/INST_CCC_IP:GL0 (r)
               +     2.519          Clock generation
  2.519                        
               +     0.305          net: FCCC_C0_0/FCCC_C0_0/GL0_net
  2.824                        FCCC_C0_0/FCCC_C0_0/GL0_INST:An (r)
               +     0.209          cell: ADLIB:GBM
  3.033                        FCCC_C0_0/FCCC_C0_0/GL0_INST:YWn (f)
               +     0.441          net: FCCC_C0_0/FCCC_C0_0/GL0_INST/U0_YWn
  3.474                        FCCC_C0_0/FCCC_C0_0/GL0_INST/U0_RGB1_RGB10:An (f)
               +     0.372          cell: ADLIB:RGB
  3.846                        FCCC_C0_0/FCCC_C0_0/GL0_INST/U0_RGB1_RGB10:YL (r)
               +     0.601          net: FCCC_C0_0/FCCC_C0_0/GL0_INST/U0_RGB1_RGB10_rgbl_net_1
  4.447                        Rattlesnake_0/ocd_i.debug_coprocessor_i.cpu_reset:CLK (r)
               +     0.127          cell: ADLIB:SLE
  4.574                        Rattlesnake_0/ocd_i.debug_coprocessor_i.cpu_reset:Q (f)
               +     1.561          net: Rattlesnake_0/cpu_reset
  6.135                        Rattlesnake_0/un1_reset_n_i:A (f)
               +     0.117          cell: ADLIB:CFG2
  6.252                        Rattlesnake_0/un1_reset_n_i:Y (r)
               +     1.308          net: Rattlesnake_0/N_6035
  7.560                        Rattlesnake_0/un1_reset_n_i_RNIB6E5:An (f)
               +     0.440          cell: ADLIB:GBM
  8.000                        Rattlesnake_0/un1_reset_n_i_RNIB6E5:YWn (f)
               +     0.441          net: Rattlesnake_0/un1_reset_n_i_RNIB6E5/U0_YWn
  8.441                        Rattlesnake_0/un1_reset_n_i_RNIB6E5/U0_RGB1_RGB16:An (f)
               +     0.372          cell: ADLIB:RGB
  8.813                        Rattlesnake_0/un1_reset_n_i_RNIB6E5/U0_RGB1_RGB16:YR (r)
               +     0.641          net: Rattlesnake_0/un1_reset_n_i_RNIB6E5/U0_RGB1_RGB16_rgbr_net_1
  9.454                        Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_controller_i.PC_load_store[17]:ALn (r)
                                    
  9.454                        data arrival time
  ________________________________________________________
  Data required time calculation
  7.813                        FCCC_C0_0/FCCC_C0_0/GL0
               +     0.000          Clock source
  7.813                        FCCC_C0_0/FCCC_C0_0/CCC_INST/INST_CCC_IP:GL0 (r)
               +     2.519          Clock generation
  10.332                       
               +     0.305          net: FCCC_C0_0/FCCC_C0_0/GL0_net
  10.637                       FCCC_C0_0/FCCC_C0_0/GL0_INST:An (r)
               +     0.209          cell: ADLIB:GBM
  10.846                       FCCC_C0_0/FCCC_C0_0/GL0_INST:YWn (f)
               +     0.440          net: FCCC_C0_0/FCCC_C0_0/GL0_INST/U0_YWn
  11.286                       FCCC_C0_0/FCCC_C0_0/GL0_INST/U0_RGB1_RGB18:An (f)
               +     0.372          cell: ADLIB:RGB
  11.658                       FCCC_C0_0/FCCC_C0_0/GL0_INST/U0_RGB1_RGB18:YR (r)
               +     0.585          net: FCCC_C0_0/FCCC_C0_0/GL0_INST/U0_RGB1_RGB18_rgbr_net_1
  12.243                       Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_controller_i.PC_load_store[17]:CLK (r)
               -     0.415          Library recovery time: ADLIB:SLE
  11.828                       Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_controller_i.PC_load_store[17]:ALn
                                    
  11.828                       data required time


END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain osc_in

Info: The maximum frequency of this clock domain is limited by the minimum pulse widths of pin FCCC_C0_0/FCCC_C0_0/CLK0_PAD_INST/U_IOPAD:PAD

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Path set Pin to Pin

SET Input to Output

No Path 

END SET Input to Output

----------------------------------------------------

Path set User Sets

