\begin{otherlanguage}{english}
    \begin{table}[h]
        \centering
        \begin{tabularx}{\textwidth}{ >{\centering\arraybackslash}X || >{\centering\arraybackslash}X }
            
            \Xhline{4\arrayrulewidth}
            
            \textbf{\gr{Παράμετροι}}                                        & \textbf{\gr{Τιμές}}                \\
            
            \Xhline{4\arrayrulewidth}
            
            CPU Architecture / ISA                                          & Out of Order / x86                 \\ \hline
            
            ROB/IQ/LQ/SQ/Registers                                          & 256/128/128/128/256                \\ \hline
            
            Pipeline Depth                                                  & 10                                 \\ \hline
            
            Fetch/Issue/Commit Width                                        & 8/8/8 Instructions Per Cycle       \\ \hline
            
            {}                                                              & Local History Table: 4k-entries,   \\
            Combined Branch Predictor                                       & Local Predictor: 4k-entries,       \\
            (Tournament Predictor)                                          & Global Predictor: 16k-entries,     \\
            {}                                                              & Choice Predictor: 16k-entries      \\ \hline
            
            Branch Target Buffer                                            & 2048-entries, 2-way/4-way          \\ \hline
            
            \multirow{2}{*}{L1 Instruction \& L1 Data Caches}               & 64kB, 8-way, 64B-block, 1-cycle,   \\
                                                                            & LRU, MSHRS, Write Buffers          \\ \hline
                                                                
            \multirow{2}{*}{L2 Cache}                                       & 8MB, 32-way, 64B-block, 15-cycles, \\
                                                                            & LRU, 40 MSHRS, Write Buffers       \\ \hline
            
            Stride Prefetcher (L2 Cache)                                    & PC-indexed, 128-entries 8-degree   \\ \hline
            
            DRAM                                                            & 2GB, 60ns, 12.8GB/s                \\ \hline
            
            Process Technology                                              & 22nm SOI                           \\ \hline
            
            Nominal Operation                                               & 2.5GHz, 1Volt                      \\ \hline
            
            Studied SRAM                                                    & pfail1: 2e-03 (1.1GHz, 0.47Volts)  \\ \cline{2-2}
            Probabilities of Failures (pfails) \cite{lorente2014analyzing}  & pfail2: 5e-03 (0.5GHz, 0.42Volts)  \\ \hline
            
            \multirow{2}{*}{\spec Benchmarks \cite{henning2006spec}}        & 17 Floating Point (SPECfp2006)     \\
                                                                            & 12 Integer (SPECint2006)           \\ \hline
            
            Simulated Instructions                                          & 3B Warm-up, 500M Committed         \\ \hline
            
            \Xhline{4\arrayrulewidth}
        \end{tabularx}
        \caption{\gr{Παράμετροι εξομοιωτή} \gem}
        \label{tab:chap6_gem5parameters}
    \end{table}
\end{otherlanguage}