// Seed: 24062724
module module_0 (
    input  wire id_0,
    input  wire id_1,
    output wire id_2,
    input  wire id_3,
    input  tri0 id_4
);
  always @(*) id_2 = 1;
endmodule
module module_1 (
    input wand id_0,
    input supply1 id_1,
    input wand id_2,
    input tri id_3,
    input tri1 id_4,
    output wor id_5
);
  wire id_7;
  assign (strong1, weak0) id_5 = id_3;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_5,
      id_2,
      id_3
  );
  assign modCall_1.type_0 = 0;
  wire id_8;
  wire id_9;
  wire id_10, id_11;
  wire id_12;
endmodule
