$date
	Sat Oct 22 23:38:54 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#410436
b1101 !
1"
#410438
b1101 &
b1101 %
1$
#410439
0"
#410442
b101000 &
b101000 %
#410446
b10100 &
b10100 %
#410450
b1010 &
b1010 %
#410454
b101 &
b101 %
#410458
b10000 &
b10000 %
#410462
b1000 &
b1000 %
#410466
b100 &
b100 %
#410470
b10 &
b10 %
#410474
b1 &
b1 %
1#
#410478
b0 &
0#
b0 %
0$
#1393322
b1101 &
b1101 %
1$
1"
#1393323
0"
#1393326
b101000 &
b101000 %
#1393330
b10100 &
b10100 %
#1393334
b1010 &
b1010 %
#1393338
b101 &
b101 %
#1393342
b10000 &
b10000 %
#1393346
b1000 &
b1000 %
#1393350
b100 &
b100 %
#1393354
b10 &
b10 %
#1393358
b1 &
1#
b1 %
#1393362
b0 &
b0 %
0#
0$
#2374696
b111 !
1"
#2374698
b111 &
b111 %
1$
#2374699
0"
#2374702
b10110 &
b10110 %
#2374706
b1011 &
b1011 %
#2374710
b100010 &
b100010 %
#2374714
b10001 &
b10001 %
#2374718
b110100 &
b110100 %
#2374722
b11010 &
b11010 %
#2374726
b1101 &
b1101 %
#2374730
b101000 &
b101000 %
#2374734
b10100 &
b10100 %
#2374738
b1010 &
b1010 %
#2374742
b101 &
b101 %
#2374746
b10000 &
b10000 %
#2374750
b1000 &
b1000 %
#2374754
b100 &
b100 %
#2374758
b10 &
b10 %
#2374762
b1 &
b1 %
1#
#2374766
b0 &
0#
b0 %
0$
#4500012
