/******************************************************************************************************************************/
/**
 *  @skip	$Id:$
 *  @file
 *  @brief	ROM Table
 *  @note	NOTE THAT YOU MUST NOT EDIT THIS FILE MANUALLY, which is automatically generated with VBA macro. \n
 * 			See also TableSpecifications(dpda)_rom.xls
 * 
 *  @date 2014/03/03 ALPHA)藤井 Create
 *  @date 2015/04/22 ALPHA)近間 RRH-013-000 DCM_3.5G対応
 *  @date 2015/06/19 ALPHA)近間 RRH-007-000 DCM_3.5G対応
 *  @date 2015/09/07 ALPHA)藤原 TDD-RRE(Zynq)対応 
 *  @date 2018/09/08 KCN)吉木   5G-DU対応
 *  @date 2020/01/06 FJT)吉田   DCM5GDU-053-191227 [19BD] : キャリアリーク改善対応/過出力ALM閾値変更
 *
 *  ALL Rights Reserved, Copyright (c) FUJITSU Limited 2014-2020
 */
/******************************************************************************************************************************/

#include	"f_dpda_inc.h"

/** @addtogroup RRH_PF_RFP
 *  @{
 */

/********************************************************************************************************************/
/* GAIN設定関連																										*/
/********************************************************************************************************************/
/*!
 * @name 温度補償係数
 * @note 温度補償係数
 * @{
 */
const	T_DPDA_TEMP_ADJ_COEF		f_dpdar_tempAdjCoef[D_DPDA_TEMP_ADJ_COEF_NUM] = {
	/*	センサー温度		温度補正係数(TX)						温度補正係数(FB,mmwはダミー)			温度補正係数(RX)						*/
	/*						3.7G        4.5G        28G             3.7G        4.5G        28G             3.7G        4.5G        28G         	*/
	{	-200,			{	1.00000000,	1.00000000,	1.00000000	},{	0.82985077,	0.82985077,	1.00000000	},{	0.76913044,	0.73994595,	1.62648477	}	},
	{	-195,			{	1.00000000,	1.00000000,	1.00000000	},{	0.83114156,	0.83114156,	1.00000000	},{	0.77081472,	0.74180542,	1.62041032	}	},
	{	-190,			{	1.00000000,	1.00000000,	1.00000000	},{	0.83243436,	0.83243436,	1.00000000	},{	0.77250269,	0.74366955,	1.61435856	}	},
	{	-185,			{	1.00000000,	1.00000000,	1.00000000	},{	0.83372918,	0.83372918,	1.00000000	},{	0.77419435,	0.74553837,	1.60832940	}	},
	{	-180,			{	1.00000000,	1.00000000,	1.00000000	},{	0.83502600,	0.83502600,	1.00000000	},{	0.77588972,	0.74741189,	1.60232275	}	},
	{	-175,			{	1.00000000,	1.00000000,	1.00000000	},{	0.83632485,	0.83632485,	1.00000000	},{	0.77758881,	0.74929011,	1.59633854	}	},
	{	-170,			{	1.00000000,	1.00000000,	1.00000000	},{	0.83762571,	0.83762571,	1.00000000	},{	0.77929161,	0.75117305,	1.59037668	}	},
	{	-165,			{	1.00000000,	1.00000000,	1.00000000	},{	0.83892860,	0.83892860,	1.00000000	},{	0.78099814,	0.75306073,	1.58443709	}	},
	{	-160,			{	1.00000000,	1.00000000,	1.00000000	},{	0.84023351,	0.84023351,	1.00000000	},{	0.78270841,	0.75495315,	1.57851968	}	},
	{	-155,			{	1.00000000,	1.00000000,	1.00000000	},{	0.84154046,	0.84154046,	1.00000000	},{	0.78442242,	0.75685032,	1.57262437	}	},
	{	-150,			{	1.00000000,	1.00000000,	1.00000000	},{	0.84284943,	0.84284943,	1.00000000	},{	0.78614019,	0.75875226,	1.56675107	}	},
	{	-145,			{	1.00000000,	1.00000000,	1.00000000	},{	0.84416045,	0.84416045,	1.00000000	},{	0.78786172,	0.76065899,	1.56089971	}	},
	{	-140,			{	1.00000000,	1.00000000,	1.00000000	},{	0.84547350,	0.84547350,	1.00000000	},{	0.78958702,	0.76257050,	1.55507020	}	},
	{	-135,			{	1.00000000,	1.00000000,	1.00000000	},{	0.84678859,	0.84678859,	1.00000000	},{	0.79131610,	0.76448682,	1.54926247	}	},
	{	-130,			{	1.00000000,	1.00000000,	1.00000000	},{	0.84810574,	0.84810574,	1.00000000	},{	0.79304896,	0.76640795,	1.54347642	}	},
	{	-125,			{	1.00000000,	1.00000000,	1.00000000	},{	0.84942492,	0.84942492,	1.00000000	},{	0.79478562,	0.76833391,	1.53771199	}	},
	{	-120,			{	1.00000000,	1.00000000,	1.00000000	},{	0.85074616,	0.85074616,	1.00000000	},{	0.79652608,	0.77026471,	1.53196908	}	},
	{	-115,			{	1.00000000,	1.00000000,	1.00000000	},{	0.85206946,	0.85206946,	1.00000000	},{	0.79827035,	0.77220036,	1.52624762	}	},
	{	-110,			{	1.00000000,	1.00000000,	1.00000000	},{	0.85339482,	0.85339482,	1.00000000	},{	0.80001844,	0.77414088,	1.52054753	}	},
	{	-105,			{	1.00000000,	1.00000000,	1.00000000	},{	0.85472223,	0.85472223,	1.00000000	},{	0.80177037,	0.77608627,	1.51486873	}	},
	{	-100,			{	1.00000000,	1.00000000,	1.00000000	},{	0.85605171,	0.85605171,	1.00000000	},{	0.80352612,	0.77803655,	1.50921113	}	},
	{	 -95,			{	1.00000000,	1.00000000,	1.00000000	},{	0.85738326,	0.85738326,	1.00000000	},{	0.80528572,	0.77999173,	1.50357467	}	},
	{	 -90,			{	1.00000000,	1.00000000,	1.00000000	},{	0.85871688,	0.85871688,	1.00000000	},{	0.80704918,	0.78195183,	1.49795925	}	},
	{	 -85,			{	1.00000000,	1.00000000,	1.00000000	},{	0.86005257,	0.86005257,	1.00000000	},{	0.80881650,	0.78391685,	1.49236481	}	},
	{	 -80,			{	1.00000000,	1.00000000,	1.00000000	},{	0.86139035,	0.86139035,	1.00000000	},{	0.81058768,	0.78588681,	1.48679126	}	},
	{	 -75,			{	1.00000000,	1.00000000,	1.00000000	},{	0.86273020,	0.86273020,	1.00000000	},{	0.81236275,	0.78786172,	1.48123853	}	},
	{	 -70,			{	1.00000000,	1.00000000,	1.00000000	},{	0.86407213,	0.86407213,	1.00000000	},{	0.81414170,	0.78984159,	1.47570653	}	},
	{	 -65,			{	1.00000000,	1.00000000,	1.00000000	},{	0.86541616,	0.86541616,	1.00000000	},{	0.81592455,	0.79182644,	1.47019520	}	},
	{	 -60,			{	1.00000000,	1.00000000,	1.00000000	},{	0.86676227,	0.86676227,	1.00000000	},{	0.81771130,	0.79381628,	1.46470445	}	},
	{	 -55,			{	1.00000000,	1.00000000,	1.00000000	},{	0.86811048,	0.86811048,	1.00000000	},{	0.81950197,	0.79581111,	1.45923420	}	},
	{	 -50,			{	1.00000000,	1.00000000,	1.00000000	},{	0.86946079,	0.86946079,	1.00000000	},{	0.82129655,	0.79781096,	1.45378439	}	},
	{	 -45,			{	1.00000000,	1.00000000,	1.00000000	},{	0.87081319,	0.87081319,	1.00000000	},{	0.82309507,	0.79981584,	1.44835492	}	},
	{	 -40,			{	1.00000000,	1.00000000,	1.00000000	},{	0.87216770,	0.87216770,	1.00000000	},{	0.82489752,	0.80182575,	1.44294574	}	},
	{	 -35,			{	1.00000000,	1.00000000,	1.00000000	},{	0.87352432,	0.87352432,	1.00000000	},{	0.82670393,	0.80384072,	1.43755676	}	},
	{	 -30,			{	1.00000000,	1.00000000,	1.00000000	},{	0.87488304,	0.87488304,	1.00000000	},{	0.82851428,	0.80586074,	1.43218790	}	},
	{	 -25,			{	1.00000000,	1.00000000,	1.00000000	},{	0.87624388,	0.87624388,	1.00000000	},{	0.83032861,	0.80788585,	1.42683909	}	},
	{	 -20,			{	1.00000000,	1.00000000,	1.00000000	},{	0.87760684,	0.87760684,	1.00000000	},{	0.83214690,	0.80991604,	1.42151026	}	},
	{	 -15,			{	1.00000000,	1.00000000,	1.00000000	},{	0.87897192,	0.87897192,	1.00000000	},{	0.83396918,	0.81195133,	1.41620134	}	},
	{	 -10,			{	1.00000000,	1.00000000,	1.00000000	},{	0.88033912,	0.88033912,	1.00000000	},{	0.83579545,	0.81399174,	1.41091224	}	},
	{	  -5,			{	1.00000000,	1.00000000,	1.00000000	},{	0.88170844,	0.88170844,	1.00000000	},{	0.83762571,	0.81603728,	1.40564289	}	},
	{	   0,			{	1.00000000,	1.00000000,	1.00000000	},{	0.88307990,	0.88307990,	1.00000000	},{	0.83945999,	0.81808796,	1.40039322	}	},
	{	   5,			{	1.00000000,	1.00000000,	1.00000000	},{	0.88445349,	0.88445349,	1.00000000	},{	0.84129828,	0.82014379,	1.39516316	}	},
	{	  10,			{	1.00000000,	1.00000000,	1.00000000	},{	0.88582922,	0.88582922,	1.00000000	},{	0.84314060,	0.82220479,	1.38995263	}	},
	{	  15,			{	1.00000000,	1.00000000,	1.00000000	},{	0.88720708,	0.88720708,	1.00000000	},{	0.84498695,	0.82427096,	1.38476156	}	},
	{	  20,			{	1.00000000,	1.00000000,	1.00000000	},{	0.88858709,	0.88858709,	1.00000000	},{	0.84683734,	0.82634233,	1.37958988	}	},
	{	  25,			{	1.00000000,	1.00000000,	1.00000000	},{	0.88996925,	0.88996925,	1.00000000	},{	0.84869179,	0.82841890,	1.37443751	}	},
	{	  30,			{	1.00000000,	1.00000000,	1.00000000	},{	0.89135355,	0.89135355,	1.00000000	},{	0.85055030,	0.83050069,	1.36930439	}	},
	{	  35,			{	1.00000000,	1.00000000,	1.00000000	},{	0.89274001,	0.89274001,	1.00000000	},{	0.85241287,	0.83258772,	1.36419043	}	},
	{	  40,			{	1.00000000,	1.00000000,	1.00000000	},{	0.89412863,	0.89412863,	1.00000000	},{	0.85427953,	0.83467999,	1.35909558	}	},
	{	  45,			{	1.00000000,	1.00000000,	1.00000000	},{	0.89551940,	0.89551940,	1.00000000	},{	0.85615027,	0.83677751,	1.35401975	}	},
	{	  50,			{	1.00000000,	1.00000000,	1.00000000	},{	0.89691234,	0.89691234,	1.00000000	},{	0.85802511,	0.83888031,	1.34896288	}	},
	{	  55,			{	1.00000000,	1.00000000,	1.00000000	},{	0.89830745,	0.89830745,	1.00000000	},{	0.85990406,	0.84098839,	1.34392490	}	},
	{	  60,			{	1.00000000,	1.00000000,	1.00000000	},{	0.89970472,	0.89970472,	1.00000000	},{	0.86178712,	0.84310177,	1.33890573	}	},
	{	  65,			{	1.00000000,	1.00000000,	1.00000000	},{	0.90110417,	0.90110417,	1.00000000	},{	0.86367431,	0.84522046,	1.33390531	}	},
	{	  70,			{	1.00000000,	1.00000000,	1.00000000	},{	0.90250580,	0.90250580,	1.00000000	},{	0.86556562,	0.84734447,	1.32892356	}	},
	{	  75,			{	1.00000000,	1.00000000,	1.00000000	},{	0.90390960,	0.90390960,	1.00000000	},{	0.86746108,	0.84947382,	1.32396041	}	},
	{	  80,			{	1.00000000,	1.00000000,	1.00000000	},{	0.90531559,	0.90531559,	1.00000000	},{	0.86936069,	0.85160852,	1.31901581	}	},
	{	  85,			{	1.00000000,	1.00000000,	1.00000000	},{	0.90672377,	0.90672377,	1.00000000	},{	0.87126446,	0.85374859,	1.31408967	}	},
	{	  90,			{	1.00000000,	1.00000000,	1.00000000	},{	0.90813413,	0.90813413,	1.00000000	},{	0.87317240,	0.85589404,	1.30918192	}	},
	{	  95,			{	1.00000000,	1.00000000,	1.00000000	},{	0.90954669,	0.90954669,	1.00000000	},{	0.87508452,	0.85804487,	1.30429251	}	},
	{	 100,			{	1.00000000,	1.00000000,	1.00000000	},{	0.91096145,	0.91096145,	1.00000000	},{	0.87700082,	0.86020111,	1.29942136	}	},
	{	 105,			{	1.00000000,	1.00000000,	1.00000000	},{	0.91237841,	0.91237841,	1.00000000	},{	0.87892132,	0.86236277,	1.29456839	}	},
	{	 110,			{	1.00000000,	1.00000000,	1.00000000	},{	0.91379757,	0.91379757,	1.00000000	},{	0.88084603,	0.86452986,	1.28973356	}	},
	{	 115,			{	1.00000000,	1.00000000,	1.00000000	},{	0.91521894,	0.91521894,	1.00000000	},{	0.88277495,	0.86670240,	1.28491678	}	},
	{	 120,			{	1.00000000,	1.00000000,	1.00000000	},{	0.91664252,	0.91664252,	1.00000000	},{	0.88470809,	0.86888040,	1.28011799	}	},
	{	 125,			{	1.00000000,	1.00000000,	1.00000000	},{	0.91806832,	0.91806832,	1.00000000	},{	0.88664547,	0.87106387,	1.27533712	}	},
	{	 130,			{	1.00000000,	1.00000000,	1.00000000	},{	0.91949633,	0.91949633,	1.00000000	},{	0.88858709,	0.87325283,	1.27057411	}	},
	{	 135,			{	1.00000000,	1.00000000,	1.00000000	},{	0.92092656,	0.92092656,	1.00000000	},{	0.89053296,	0.87544728,	1.26582888	}	},
	{	 140,			{	1.00000000,	1.00000000,	1.00000000	},{	0.92235902,	0.92235902,	1.00000000	},{	0.89248310,	0.87764726,	1.26110138	}	},
	{	 145,			{	1.00000000,	1.00000000,	1.00000000	},{	0.92379371,	0.92379371,	1.00000000	},{	0.89443750,	0.87985276,	1.25639153	}	},
	{	 150,			{	1.00000000,	1.00000000,	1.00000000	},{	0.92523063,	0.92523063,	1.00000000	},{	0.89639619,	0.88206380,	1.25169927	}	},
	{	 155,			{	1.00000000,	1.00000000,	1.00000000	},{	0.92666978,	0.92666978,	1.00000000	},{	0.89835916,	0.88428040,	1.24702454	}	},
	{	 160,			{	1.00000000,	1.00000000,	1.00000000	},{	0.92811117,	0.92811117,	1.00000000	},{	0.90032643,	0.88650257,	1.24236727	}	},
	{	 165,			{	1.00000000,	1.00000000,	1.00000000	},{	0.92955480,	0.92955480,	1.00000000	},{	0.90229801,	0.88873033,	1.23772739	}	},
	{	 170,			{	1.00000000,	1.00000000,	1.00000000	},{	0.93100068,	0.93100068,	1.00000000	},{	0.90427391,	0.89096368,	1.23310483	}	},
	{	 175,			{	1.00000000,	1.00000000,	1.00000000	},{	0.93244881,	0.93244881,	1.00000000	},{	0.90625413,	0.89320264,	1.22849955	}	},
	{	 180,			{	1.00000000,	1.00000000,	1.00000000	},{	0.93389919,	0.93389919,	1.00000000	},{	0.90823869,	0.89544724,	1.22391146	}	},
	{	 185,			{	1.00000000,	1.00000000,	1.00000000	},{	0.93535183,	0.93535183,	1.00000000	},{	0.91022760,	0.89769747,	1.21934050	}	},
	{	 190,			{	1.00000000,	1.00000000,	1.00000000	},{	0.93680673,	0.93680673,	1.00000000	},{	0.91222086,	0.89995335,	1.21478662	}	},
	{	 195,			{	1.00000000,	1.00000000,	1.00000000	},{	0.93826388,	0.93826388,	1.00000000	},{	0.91421849,	0.90221491,	1.21024975	}	},
	{	 200,			{	1.00000000,	1.00000000,	1.00000000	},{	0.93972331,	0.93972331,	1.00000000	},{	0.91622049,	0.90448215,	1.20572981	}	},
	{	 205,			{	1.00000000,	1.00000000,	1.00000000	},{	0.94118501,	0.94118501,	1.00000000	},{	0.91822688,	0.90675509,	1.20122676	}	},
	{	 210,			{	1.00000000,	1.00000000,	1.00000000	},{	0.94264898,	0.94264898,	1.00000000	},{	0.92023765,	0.90903373,	1.19674053	}	},
	{	 215,			{	1.00000000,	1.00000000,	1.00000000	},{	0.94411522,	0.94411522,	1.00000000	},{	0.92225284,	0.91131811,	1.19227105	}	},
	{	 220,			{	1.00000000,	1.00000000,	1.00000000	},{	0.94558375,	0.94558375,	1.00000000	},{	0.92427243,	0.91360822,	1.18781827	}	},
	{	 225,			{	1.00000000,	1.00000000,	1.00000000	},{	0.94705456,	0.94705456,	1.00000000	},{	0.92629645,	0.91590409,	1.18338211	}	},
	{	 230,			{	1.00000000,	1.00000000,	1.00000000	},{	0.94852766,	0.94852766,	1.00000000	},{	0.92832490,	0.91820573,	1.17896252	}	},
	{	 235,			{	1.00000000,	1.00000000,	1.00000000	},{	0.95000305,	0.95000305,	1.00000000	},{	0.93035779,	0.92051316,	1.17455944	}	},
	{	 240,			{	1.00000000,	1.00000000,	1.00000000	},{	0.95148074,	0.95148074,	1.00000000	},{	0.93239514,	0.92282638,	1.17017280	}	},
	{	 245,			{	1.00000000,	1.00000000,	1.00000000	},{	0.95296072,	0.95296072,	1.00000000	},{	0.93443694,	0.92514541,	1.16580255	}	},
	{	 250,			{	1.00000000,	1.00000000,	1.00000000	},{	0.95444301,	0.95444301,	1.00000000	},{	0.93648322,	0.92747028,	1.16144861	}	},
	{	 255,			{	1.00000000,	1.00000000,	1.00000000	},{	0.95592760,	0.95592760,	1.00000000	},{	0.93853398,	0.92980098,	1.15711094	}	},
	{	 260,			{	1.00000000,	1.00000000,	1.00000000	},{	0.95741450,	0.95741450,	1.00000000	},{	0.94058923,	0.93213754,	1.15278947	}	},
	{	 265,			{	1.00000000,	1.00000000,	1.00000000	},{	0.95890371,	0.95890371,	1.00000000	},{	0.94264898,	0.93447998,	1.14848413	}	},
	{	 270,			{	1.00000000,	1.00000000,	1.00000000	},{	0.96039524,	0.96039524,	1.00000000	},{	0.94471324,	0.93682830,	1.14419488	}	},
	{	 275,			{	1.00000000,	1.00000000,	1.00000000	},{	0.96188909,	0.96188909,	1.00000000	},{	0.94678202,	0.93918252,	1.13992164	}	},
	{	 280,			{	1.00000000,	1.00000000,	1.00000000	},{	0.96338527,	0.96338527,	1.00000000	},{	0.94885533,	0.94154266,	1.13566437	}	},
	{	 285,			{	1.00000000,	1.00000000,	1.00000000	},{	0.96488377,	0.96488377,	1.00000000	},{	0.95093318,	0.94390872,	1.13142299	}	},
	{	 290,			{	1.00000000,	1.00000000,	1.00000000	},{	0.96638460,	0.96638460,	1.00000000	},{	0.95301558,	0.94628074,	1.12719746	}	},
	{	 295,			{	1.00000000,	1.00000000,	1.00000000	},{	0.96788776,	0.96788776,	1.00000000	},{	0.95510254,	0.94865871,	1.12298770	}	},
	{	 300,			{	1.00000000,	1.00000000,	1.00000000	},{	0.96939327,	0.96939327,	1.00000000	},{	0.95719407,	0.95104266,	1.11879367	}	},
	{	 305,			{	1.00000000,	1.00000000,	1.00000000	},{	0.97090112,	0.97090112,	1.00000000	},{	0.95929018,	0.95343261,	1.11461530	}	},
	{	 310,			{	1.00000000,	1.00000000,	1.00000000	},{	0.97241131,	0.97241131,	1.00000000	},{	0.96139088,	0.95582855,	1.11045254	}	},
	{	 315,			{	1.00000000,	1.00000000,	1.00000000	},{	0.97392385,	0.97392385,	1.00000000	},{	0.96349619,	0.95823052,	1.10630532	}	},
	{	 320,			{	1.00000000,	1.00000000,	1.00000000	},{	0.97543874,	0.97543874,	1.00000000	},{	0.96560610,	0.96063853,	1.10217359	}	},
	{	 325,			{	1.00000000,	1.00000000,	1.00000000	},{	0.97695599,	0.97695599,	1.00000000	},{	0.96772063,	0.96305258,	1.09805729	}	},
	{	 330,			{	1.00000000,	1.00000000,	1.00000000	},{	0.97847560,	0.97847560,	1.00000000	},{	0.96983979,	0.96547270,	1.09395637	}	},
	{	 335,			{	1.00000000,	1.00000000,	1.00000000	},{	0.97999757,	0.97999757,	1.00000000	},{	0.97196360,	0.96789891,	1.08987076	}	},
	{	 340,			{	1.00000000,	1.00000000,	1.00000000	},{	0.98152191,	0.98152191,	1.00000000	},{	0.97409205,	0.97033121,	1.08580041	}	},
	{	 345,			{	1.00000000,	1.00000000,	1.00000000	},{	0.98304862,	0.98304862,	1.00000000	},{	0.97622517,	0.97276962,	1.08174526	}	},
	{	 350,			{	1.00000000,	1.00000000,	1.00000000	},{	0.98457771,	0.98457771,	1.00000000	},{	0.97836295,	0.97521416,	1.07770525	}	},
	{	 355,			{	1.00000000,	1.00000000,	1.00000000	},{	0.98610918,	0.98610918,	1.00000000	},{	0.98050542,	0.97766485,	1.07368034	}	},
	{	 360,			{	1.00000000,	1.00000000,	1.00000000	},{	0.98764302,	0.98764302,	1.00000000	},{	0.98265258,	0.98012169,	1.06967045	}	},
	{	 365,			{	1.00000000,	1.00000000,	1.00000000	},{	0.98917926,	0.98917926,	1.00000000	},{	0.98480444,	0.98258471,	1.06567555	}	},
	{	 370,			{	1.00000000,	1.00000000,	1.00000000	},{	0.99071788,	0.99071788,	1.00000000	},{	0.98696102,	0.98505391,	1.06169556	}	},
	{	 375,			{	1.00000000,	1.00000000,	1.00000000	},{	0.99225889,	0.99225889,	1.00000000	},{	0.98912232,	0.98752932,	1.05773043	}	},
	{	 380,			{	1.00000000,	1.00000000,	1.00000000	},{	0.99380231,	0.99380231,	1.00000000	},{	0.99128834,	0.99001095,	1.05378012	}	},
	{	 385,			{	1.00000000,	1.00000000,	1.00000000	},{	0.99534812,	0.99534812,	1.00000000	},{	0.99345912,	0.99249882,	1.04984455	}	},
	{	 390,			{	1.00000000,	1.00000000,	1.00000000	},{	0.99689634,	0.99689634,	1.00000000	},{	0.99563464,	0.99499294,	1.04592369	}	},
	{	 395,			{	1.00000000,	1.00000000,	1.00000000	},{	0.99844696,	0.99844696,	1.00000000	},{	0.99781493,	0.99749333,	1.04201747	}	},
	{	 400,			{	1.00000000,	1.00000000,	1.00000000	},{	1.00000000,	1.00000000,	1.00000000	},{	1.00000000,	1.00000000,	1.03812584	}	},
	{	 405,			{	1.00000000,	1.00000000,	1.00000000	},{	1.00000000,	1.00000000,	1.00000000	},{	1.00000000,	1.00000000,	1.03424874	}	},
	{	 410,			{	1.00000000,	1.00000000,	1.00000000	},{	1.00000000,	1.00000000,	1.00000000	},{	1.00000000,	1.00000000,	1.03038612	}	},
	{	 415,			{	1.00000000,	1.00000000,	1.00000000	},{	1.00000000,	1.00000000,	1.00000000	},{	1.00000000,	1.00000000,	1.02653793	}	},
	{	 420,			{	1.00000000,	1.00000000,	1.00000000	},{	1.00000000,	1.00000000,	1.00000000	},{	1.00000000,	1.00000000,	1.02270411	}	},
	{	 425,			{	1.00000000,	1.00000000,	1.00000000	},{	1.00000000,	1.00000000,	1.00000000	},{	1.00000000,	1.00000000,	1.01888460	}	},
	{	 430,			{	1.00000000,	1.00000000,	1.00000000	},{	1.00000000,	1.00000000,	1.00000000	},{	1.00000000,	1.00000000,	1.01507937	}	},
	{	 435,			{	1.00000000,	1.00000000,	1.00000000	},{	1.00000000,	1.00000000,	1.00000000	},{	1.00000000,	1.00000000,	1.01128834	}	},
	{	 440,			{	1.00000000,	1.00000000,	1.00000000	},{	1.00000000,	1.00000000,	1.00000000	},{	1.00000000,	1.00000000,	1.00751147	}	},
	{	 445,			{	1.00000000,	1.00000000,	1.00000000	},{	1.00000000,	1.00000000,	1.00000000	},{	1.00000000,	1.00000000,	1.00374871	}	},
	{	 450,			{	1.00000000,	1.00000000,	1.00000000	},{	1.00000000,	1.00000000,	1.00000000	},{	1.00000000,	1.00000000,	1.00000000	}	},
	{	 455,			{	1.00000000,	1.00000000,	1.00000000	},{	1.00201679,	1.00201679,	1.00000000	},{	1.00218985,	1.00251297,	0.99626529	}	},
	{	 460,			{	1.00000000,	1.00000000,	1.00000000	},{	1.00403765,	1.00403765,	1.00000000	},{	1.00438450,	1.00503225,	0.99254453	}	},
	{	 465,			{	1.00000000,	1.00000000,	1.00000000	},{	1.00606259,	1.00606259,	1.00000000	},{	1.00658395,	1.00755787,	0.98883766	}	},
	{	 470,			{	1.00000000,	1.00000000,	1.00000000	},{	1.00809161,	1.00809161,	1.00000000	},{	1.00878821,	1.01008983,	0.98514464	}	},
	{	 475,			{	1.00000000,	1.00000000,	1.00000000	},{	1.01012472,	1.01012472,	1.00000000	},{	1.01099731,	1.01262816,	0.98146541	}	},
	{	 480,			{	1.00000000,	1.00000000,	1.00000000	},{	1.01216193,	1.01216193,	1.00000000	},{	1.01321124,	1.01517286,	0.97779993	}	},
	{	 485,			{	1.00000000,	1.00000000,	1.00000000	},{	1.01420325,	1.01420325,	1.00000000	},{	1.01543002,	1.01772396,	0.97414813	}	},
	{	 490,			{	1.00000000,	1.00000000,	1.00000000	},{	1.01624869,	1.01624869,	1.00000000	},{	1.01765366,	1.02028147,	0.97050997	}	},
	{	 495,			{	1.00000000,	1.00000000,	1.00000000	},{	1.01829826,	1.01829826,	1.00000000	},{	1.01988217,	1.02284541,	0.96688539	}	},
	{	 500,			{	1.00000000,	1.00000000,	1.00000000	},{	1.02035195,	1.02035195,	1.00000000	},{	1.02211556,	1.02541579,	0.96327436	}	},
	{	 505,			{	1.00000000,	1.00000000,	1.00000000	},{	1.02240979,	1.02240979,	1.00000000	},{	1.02435384,	1.02799263,	0.95967681	}	},
	{	 510,			{	1.00000000,	1.00000000,	1.00000000	},{	1.02447178,	1.02447178,	1.00000000	},{	1.02659702,	1.03057594,	0.95609270	}	},
	{	 515,			{	1.00000000,	1.00000000,	1.00000000	},{	1.02653793,	1.02653793,	1.00000000	},{	1.02884512,	1.03316575,	0.95252197	}	},
	{	 520,			{	1.00000000,	1.00000000,	1.00000000	},{	1.02860824,	1.02860824,	1.00000000	},{	1.03109813,	1.03576206,	0.94896457	}	},
	{	 525,			{	1.00000000,	1.00000000,	1.00000000	},{	1.03068273,	1.03068273,	1.00000000	},{	1.03335608,	1.03836490,	0.94542047	}	},
	{	 530,			{	1.00000000,	1.00000000,	1.00000000	},{	1.03276141,	1.03276141,	1.00000000	},{	1.03561898,	1.04097428,	0.94188960	}	},
	{	 535,			{	1.00000000,	1.00000000,	1.00000000	},{	1.03484427,	1.03484427,	1.00000000	},{	1.03788683,	1.04359022,	0.93837191	}	},
	{	 540,			{	1.00000000,	1.00000000,	1.00000000	},{	1.03693134,	1.03693134,	1.00000000	},{	1.04015964,	1.04621273,	0.93486737	}	},
	{	 545,			{	1.00000000,	1.00000000,	1.00000000	},{	1.03902261,	1.03902261,	1.00000000	},{	1.04243744,	1.04884183,	0.93137591	}	},
	{	 550,			{	1.00000000,	1.00000000,	1.00000000	},{	1.04111811,	1.04111811,	1.00000000	},{	1.04472022,	1.05147754,	0.92789749	}	},
	{	 555,			{	1.00000000,	1.00000000,	1.00000000	},{	1.04321783,	1.04321783,	1.00000000	},{	1.04700800,	1.05411987,	0.93003651	}	},
	{	 560,			{	1.00000000,	1.00000000,	1.00000000	},{	1.04532178,	1.04532178,	1.00000000	},{	1.04930079,	1.05676884,	0.93218047	}	},
	{	 565,			{	1.00000000,	1.00000000,	1.00000000	},{	1.04742998,	1.04742998,	1.00000000	},{	1.05159860,	1.05942447,	0.93432937	}	},
	{	 570,			{	1.00000000,	1.00000000,	1.00000000	},{	1.04954243,	1.04954243,	1.00000000	},{	1.05390145,	1.06208677,	0.93648322	}	},
	{	 575,			{	1.00000000,	1.00000000,	1.00000000	},{	1.05165914,	1.05165914,	1.00000000	},{	1.05620933,	1.06475576,	0.93864204	}	},
	{	 580,			{	1.00000000,	1.00000000,	1.00000000	},{	1.05378012,	1.05378012,	1.00000000	},{	1.05852227,	1.06743146,	0.94080583	}	},
	{	 585,			{	1.00000000,	1.00000000,	1.00000000	},{	1.05590537,	1.05590537,	1.00000000	},{	1.06084028,	1.07011389,	0.94297461	}	},
	{	 590,			{	1.00000000,	1.00000000,	1.00000000	},{	1.05803492,	1.05803492,	1.00000000	},{	1.06316336,	1.07280305,	0.94514839	}	},
	{	 595,			{	1.00000000,	1.00000000,	1.00000000	},{	1.06016875,	1.06016875,	1.00000000	},{	1.06549153,	1.07549897,	0.94732718	}	},
	{	 600,			{	1.00000000,	1.00000000,	1.00000000	},{	1.06230689,	1.06230689,	1.00000000	},{	1.06782479,	1.07820167,	0.94951100	}	},
	{	 605,			{	1.00000000,	1.00000000,	1.00000000	},{	1.06420428,	1.06420428,	1.00000000	},{	1.07016317,	1.08091116,	0.95169985	}	},
	{	 610,			{	1.00000000,	1.00000000,	1.00000000	},{	1.06610505,	1.06610505,	1.00000000	},{	1.07250667,	1.08362746,	0.95389374	}	},
	{	 615,			{	1.00000000,	1.00000000,	1.00000000	},{	1.06800922,	1.06800922,	1.00000000	},{	1.07485529,	1.08635058,	0.95609270	}	},
	{	 620,			{	1.00000000,	1.00000000,	1.00000000	},{	1.06991678,	1.06991678,	1.00000000	},{	1.07720907,	1.08908054,	0.95829672	}	},
	{	 625,			{	1.00000000,	1.00000000,	1.00000000	},{	1.07182776,	1.07182776,	1.00000000	},{	1.07956799,	1.09181737,	0.96050582	}	},
	{	 630,			{	1.00000000,	1.00000000,	1.00000000	},{	1.07374215,	1.07374215,	1.00000000	},{	1.08193208,	1.09456108,	0.96272001	}	},
	{	 635,			{	1.00000000,	1.00000000,	1.00000000	},{	1.07565995,	1.07565995,	1.00000000	},{	1.08430135,	1.09731168,	0.96493931	}	},
	{	 640,			{	1.00000000,	1.00000000,	1.00000000	},{	1.07758119,	1.07758119,	1.00000000	},{	1.08667581,	1.10006919,	0.96716373	}	},
	{	 645,			{	1.00000000,	1.00000000,	1.00000000	},{	1.07950585,	1.07950585,	1.00000000	},{	1.08905547,	1.10283363,	0.96939327	}	},
	{	 650,			{	1.00000000,	1.00000000,	1.00000000	},{	1.08143395,	1.08143395,	1.00000000	},{	1.09144034,	1.10560502,	0.97162795	}	},
	{	 655,			{	1.00000000,	1.00000000,	1.00000000	},{	1.08336550,	1.08336550,	1.00000000	},{	1.09383043,	1.10838337,	0.97386779	}	},
	{	 660,			{	1.00000000,	1.00000000,	1.00000000	},{	1.08530049,	1.08530049,	1.00000000	},{	1.09622575,	1.11116870,	0.97611278	}	},
	{	 665,			{	1.00000000,	1.00000000,	1.00000000	},{	1.08723894,	1.08723894,	1.00000000	},{	1.09862632,	1.11396103,	0.97836295	}	},
	{	 670,			{	1.00000000,	1.00000000,	1.00000000	},{	1.08918086,	1.08918086,	1.00000000	},{	1.10103215,	1.11676039,	0.98061831	}	},
	{	 675,			{	1.00000000,	1.00000000,	1.00000000	},{	1.09112624,	1.09112624,	1.00000000	},{	1.10344324,	1.11956677,	0.98287887	}	},
	{	 680,			{	1.00000000,	1.00000000,	1.00000000	},{	1.09307510,	1.09307510,	1.00000000	},{	1.10585962,	1.12238021,	0.98514464	}	},
	{	 685,			{	1.00000000,	1.00000000,	1.00000000	},{	1.09502743,	1.09502743,	1.00000000	},{	1.10828129,	1.12520072,	0.98741564	}	},
	{	 690,			{	1.00000000,	1.00000000,	1.00000000	},{	1.09698326,	1.09698326,	1.00000000	},{	1.11070826,	1.12802831,	0.98969186	}	},
	{	 695,			{	1.00000000,	1.00000000,	1.00000000	},{	1.09894258,	1.09894258,	1.00000000	},{	1.11314054,	1.13086301,	0.99197334	}	},
	{	 700,			{	1.00000000,	1.00000000,	1.00000000	},{	1.10090540,	1.10090540,	1.00000000	},{	1.11557815,	1.13370484,	0.99426007	}	},
	{	 705,			{	1.00000000,	1.00000000,	1.00000000	},{	1.10287172,	1.10287172,	1.00000000	},{	1.11802110,	1.13655380,	0.99655208	}	},
	{	 710,			{	1.00000000,	1.00000000,	1.00000000	},{	1.10484155,	1.10484155,	1.00000000	},{	1.12046940,	1.13940993,	0.99884937	}	},
	{	 715,			{	1.00000000,	1.00000000,	1.00000000	},{	1.10681491,	1.10681491,	1.00000000	},{	1.12292306,	1.14227323,	1.00115196	}	},
	{	 720,			{	1.00000000,	1.00000000,	1.00000000	},{	1.10879179,	1.10879179,	1.00000000	},{	1.12538209,	1.14514373,	1.00345985	}	},
	{	 725,			{	1.00000000,	1.00000000,	1.00000000	},{	1.11077220,	1.11077220,	1.00000000	},{	1.12784651,	1.14802144,	1.00577306	}	},
	{	 730,			{	1.00000000,	1.00000000,	1.00000000	},{	1.11275614,	1.11275614,	1.00000000	},{	1.13031632,	1.15090639,	1.00809161	}	},
	{	 735,			{	1.00000000,	1.00000000,	1.00000000	},{	1.11474363,	1.11474363,	1.00000000	},{	1.13279155,	1.15379858,	1.01041550	}	},
	{	 740,			{	1.00000000,	1.00000000,	1.00000000	},{	1.11673467,	1.11673467,	1.00000000	},{	1.13527219,	1.15669804,	1.01274475	}	},
	{	 745,			{	1.00000000,	1.00000000,	1.00000000	},{	1.11872927,	1.11872927,	1.00000000	},{	1.13775827,	1.15960479,	1.01507937	}	},
	{	 750,			{	1.00000000,	1.00000000,	1.00000000	},{	1.12072743,	1.12072743,	1.00000000	},{	1.14024979,	1.16251884,	1.01741937	}	},
	{	 755,			{	1.00000000,	1.00000000,	1.00000000	},{	1.12272915,	1.12272915,	1.00000000	},{	1.14274676,	1.16544022,	1.01976476	}	},
	{	 760,			{	1.00000000,	1.00000000,	1.00000000	},{	1.12473446,	1.12473446,	1.00000000	},{	1.14524921,	1.16836893,	1.02211556	}	},
	{	 765,			{	1.00000000,	1.00000000,	1.00000000	},{	1.12674334,	1.12674334,	1.00000000	},{	1.14775713,	1.17130501,	1.02447178	}	},
	{	 770,			{	1.00000000,	1.00000000,	1.00000000	},{	1.12875581,	1.12875581,	1.00000000	},{	1.15027055,	1.17424846,	1.02683343	}	},
	{	 775,			{	1.00000000,	1.00000000,	1.00000000	},{	1.13077188,	1.13077188,	1.00000000	},{	1.15278947,	1.17719931,	1.02920053	}	},
	{	 780,			{	1.00000000,	1.00000000,	1.00000000	},{	1.13279155,	1.13279155,	1.00000000	},{	1.15531390,	1.18015758,	1.03157308	}	},
	{	 785,			{	1.00000000,	1.00000000,	1.00000000	},{	1.13481482,	1.13481482,	1.00000000	},{	1.15784387,	1.18312328,	1.03395110	}	},
	{	 790,			{	1.00000000,	1.00000000,	1.00000000	},{	1.13684171,	1.13684171,	1.00000000	},{	1.16037937,	1.18609643,	1.03633460	}	},
	{	 795,			{	1.00000000,	1.00000000,	1.00000000	},{	1.13887222,	1.13887222,	1.00000000	},{	1.16292043,	1.18907706,	1.03872360	}	},
	{	 800,			{	1.00000000,	1.00000000,	1.00000000	},{	1.14090636,	1.14090636,	1.00000000	},{	1.16546705,	1.19206517,	1.04111811	}	},
	{	 805,			{	1.00000000,	1.00000000,	1.00000000	},{	1.14274676,	1.14274676,	1.00000000	},{	1.16801925,	1.19506080,	1.04351813	}	},
	{	 810,			{	1.00000000,	1.00000000,	1.00000000	},{	1.14459014,	1.14459014,	1.00000000	},{	1.17057704,	1.19806395,	1.04592369	}	},
	{	 815,			{	1.00000000,	1.00000000,	1.00000000	},{	1.14643649,	1.14643649,	1.00000000	},{	1.17314042,	1.20107465,	1.04833479	}	},
	{	 820,			{	1.00000000,	1.00000000,	1.00000000	},{	1.14828582,	1.14828582,	1.00000000	},{	1.17570943,	1.20409291,	1.05075145	}	},
	{	 825,			{	1.00000000,	1.00000000,	1.00000000	},{	1.15013813,	1.15013813,	1.00000000	},{	1.17828405,	1.20711876,	1.05317369	}	},
	{	 830,			{	1.00000000,	1.00000000,	1.00000000	},{	1.15199342,	1.15199342,	1.00000000	},{	1.18086432,	1.21015221,	1.05560150	}	},
	{	 835,			{	1.00000000,	1.00000000,	1.00000000	},{	1.15385172,	1.15385172,	1.00000000	},{	1.18345023,	1.21319329,	1.05803492	}	},
	{	 840,			{	1.00000000,	1.00000000,	1.00000000	},{	1.15571300,	1.15571300,	1.00000000	},{	1.18604181,	1.21624201,	1.06047394	}	},
	{	 845,			{	1.00000000,	1.00000000,	1.00000000	},{	1.15757730,	1.15757730,	1.00000000	},{	1.18863907,	1.21929839,	1.06291858	}	},
	{	 850,			{	1.00000000,	1.00000000,	1.00000000	},{	1.15944459,	1.15944459,	1.00000000	},{	1.19124201,	1.22236245,	1.06536886	}	},
	{	 855,			{	1.00000000,	1.00000000,	1.00000000	},{	1.16131490,	1.16131490,	1.00000000	},{	1.19385065,	1.22543421,	1.06782479	}	},
	{	 860,			{	1.00000000,	1.00000000,	1.00000000	},{	1.16318823,	1.16318823,	1.00000000	},{	1.19646500,	1.22851369,	1.07028638	}	},
	{	 865,			{	1.00000000,	1.00000000,	1.00000000	},{	1.16506458,	1.16506458,	1.00000000	},{	1.19908508,	1.23160091,	1.07275365	}	},
	{	 870,			{	1.00000000,	1.00000000,	1.00000000	},{	1.16694396,	1.16694396,	1.00000000	},{	1.20171090,	1.23469588,	1.07522660	}	},
	{	 875,			{	1.00000000,	1.00000000,	1.00000000	},{	1.16882637,	1.16882637,	1.00000000	},{	1.20434247,	1.23779864,	1.07770525	}	},
	{	 880,			{	1.00000000,	1.00000000,	1.00000000	},{	1.17071181,	1.17071181,	1.00000000	},{	1.20697979,	1.24090919,	1.08018962	}	},
	{	 885,			{	1.00000000,	1.00000000,	1.00000000	},{	1.17260030,	1.17260030,	1.00000000	},{	1.20962290,	1.24402755,	1.08267972	}	},
	{	 890,			{	1.00000000,	1.00000000,	1.00000000	},{	1.17449183,	1.17449183,	1.00000000	},{	1.21227179,	1.24715376,	1.08517555	}	},
	{	 895,			{	1.00000000,	1.00000000,	1.00000000	},{	1.17638641,	1.17638641,	1.00000000	},{	1.21492649,	1.25028782,	1.08767714	}	},
	{	 900,			{	1.00000000,	1.00000000,	1.00000000	},{	1.17828405,	1.17828405,	1.00000000	},{	1.21758699,	1.25342975,	1.09018449	}	}
};
/** @} */

/*!
 * @name ゲイン微調設定値
 * @note ゲイン微調設定値
 * @{
 */
const	DL	f_dpdar_TxGainAdjustCoeff[D_DPDA_GAIN_CONST_MAX] =
{
	1.0,			/*	0	1.000000000		 0.0dB	*/
	0.988553095, 	/*	1	0.988553095		-0.1dB	*/
	0.977237221, 	/*	2	0.977237221		-0.2dB	*/
	0.966050879, 	/*	3	0.966050879		-0.3dB	*/
	0.954992586, 	/*	4	0.954992586		-0.4dB	*/
	0.944060876, 	/*	5	0.944060876		-0.5dB	*/
	0.933254301, 	/*	6	0.933254301		-0.6dB	*/
	0.922571427, 	/*	7	0.922571427		-0.7dB	*/
	0.912010839, 	/*	8	0.912010839		-0.8dB	*/
	0.901571138, 	/*	9	0.901571138		-0.9dB	*/
	0.891250938  	/*	10	0.891250938		-1.0dB	*/
};
/** @} */

/********************************************************************************************************************/
/* アラーム関連																										*/
/********************************************************************************************************************/
/*!
 * @name ALM Threshold初期設定値(sub6 37G)
 * @note ALM Threshold初期設定値(sub6 37G)
 * @{
 */
const	T_DPDA_ALM_THRESHOLD_INFO	f_dpdar_almThreshold[E_DPDA_ALM_THRESH_NUM_MAX] = {
	/* TX GAIN 発生閾値 */
	{
		4,								/* アンテナ数	*/
		2,								/* キャリア数	*/
		"Tx Gain",						/* 閾値名称		*/
		2								/* 閾値(初期値)	*/
	},
	/* TOVER 発生閾値 */
	{
		4,								/* アンテナ数	*/
		2,								/* キャリア数	*/
		"TOVER",						/* 閾値名称		*/
		315								/* 閾値(初期値)	*/
	},
	/* RX GAIN LOW 発生閾値 */
	{
		4,								/* アンテナ数	*/
		2,								/* キャリア数	*/
		"Rx Gain",						/* 閾値名称		*/
		0x197							/* 閾値(初期値)	*/
	},
	/* High Temperature 発生閾値 */
	{
		4,								/* アンテナ数	*/
		2,								/* キャリア数	*/
		"High Temperature",				/* 閾値名称		*/
		1000							/* 閾値(初期値)	*/
	},
	/* Low Temperature 発生閾値 */
	{
		4,								/* アンテナ数	*/
		2,								/* キャリア数	*/
		"Low Temperature",				/* 閾値名称		*/
		-200							/* 閾値(初期値)	*/
	},
	/* Tx power detect 発生閾値(未使用) */
	{
		4,								/* アンテナ数	*/
		2,								/* キャリア数	*/
		"Tx power detect",				/* 閾値名称		*/
		0x0FFFFFFF						/* 閾値(初期値)	*/
	},
	/* Tx power detect 発生閾値(未使用) */
	{
		4,								/* アンテナ数	*/
		2,								/* キャリア数	*/
		"Tx power avg",					/* 閾値名称		*/
		0x0FFFFFFF						/* 閾値(初期値)	*/
	},
	/* VSWR 発生閾値 */
	{
		4,								/* アンテナ数	*/
		2,								/* キャリア数	*/
		"VSWR ",						/* 閾値名称		*/
		-45								/* 閾値(初期値) -4,5を10倍した値	*/
	}	
};
/** @} */

/*!
 * @name ALM Threshold初期設定値(sub6 45G)
 * @note ALM Threshold初期設定値(sub6 45G)
 * @{
 */
const	T_DPDA_ALM_THRESHOLD_INFO	f_dpdar_almThreshold_45g[E_DPDA_ALM_THRESH_NUM_MAX] = {
	/* TX GAIN 発生閾値 */
	{
		4,								/* アンテナ数	*/
		1,								/* キャリア数	*/
		"Tx Gain",						/* 閾値名称		*/
		2								/* 閾値(初期値)	*/
	},
	/* TOVER 発生閾値 */
	{
		4,								/* アンテナ数	*/
		1,								/* キャリア数	*/
		"TOVER",						/* 閾値名称		*/
		329								/* 閾値(初期値)	*/
	},
	/* RX GAIN LOW 発生閾値 */
	{
		4,								/* アンテナ数	*/
		1,								/* キャリア数	*/
		"Rx Gain",						/* 閾値名称		*/
		0x197							/* 閾値(初期値)	*/
	},
	/* High Temperature 発生閾値 */
	{
		4,								/* アンテナ数	*/
		1,								/* キャリア数	*/
		"High Temperature",				/* 閾値名称		*/
		1000							/* 閾値(初期値)	*/
	},
	/* Low Temperature 発生閾値 */
	{
		4,								/* アンテナ数	*/
		1,								/* キャリア数	*/
		"Low Temperature",				/* 閾値名称		*/
		-200							/* 閾値(初期値)	*/
	},
	/* Tx power detect 発生閾値(未使用) */
	{
		4,								/* アンテナ数	*/
		1,								/* キャリア数	*/
		"Tx power detect",				/* 閾値名称		*/
		0x0FFFFFFF						/* 閾値(初期値)	*/
	},
	/* Tx power detect 発生閾値(未使用) */
	{
		4,								/* アンテナ数	*/
		1,								/* キャリア数	*/
		"Tx power avg",					/* 閾値名称		*/
		0x0FFFFFFF						/* 閾値(初期値)	*/
	},
	/* VSWR 発生閾値 */
	{
		4,								/* アンテナ数	*/
		1,								/* キャリア数	*/
		"VSWR ",						/* 閾値名称		*/
		-45								/* 閾値(初期値) -4,5を10倍した値	*/
	}
};
/** @} */

/*!
 * @name ALM Threshold初期設定値(mmW)
 * @note ALM Threshold初期設定値(mmW)
 * @{
 */
const	T_DPDA_ALM_THRESHOLD_INFO	f_dpdar_almThreshold_mmW[E_DPDA_ALM_THRESH_NUM_MAX] = {
	/* TX GAIN 発生閾値 */
	{
		2,								/* アンテナ数	*/
		4,								/* キャリア数	*/
		"Tx Gain",						/* 閾値名称		*/
		2								/* 閾値(初期値)	*/
	},
	/* TOVER 発生閾値 */
	{
		2,								/* アンテナ数	*/
		4,								/* キャリア数	*/
		"TOVER",						/* 閾値名称		*/
		182								/* 閾値(初期値)	*/
	},
	/* RX GAIN LOW 発生閾値 */
	{
		2,								/* アンテナ数	*/
		4,								/* キャリア数	*/
		"Rx Gain",						/* 閾値名称		*/
		-830							/* 閾値(初期値)	*/
	},
	/* High Temperature 発生閾値 */
	{
		2,								/* アンテナ数	*/
		4,								/* キャリア数	*/
		"High Temperature",				/* 閾値名称		*/
		1000							/* 閾値(初期値)	*/
	},
	/* Low Temperature 発生閾値 */
	{
		2,								/* アンテナ数	*/
		4,								/* キャリア数	*/
		"Low Temperature",				/* 閾値名称		*/
		-200							/* 閾値(初期値)	*/
	},
	/* Tx power detect 発生閾値(未使用) */
	{
		2,								/* アンテナ数	*/
		4,								/* キャリア数	*/
		"Tx power detect",				/* 閾値名称		*/
		0x0FFFFFFF						/* 閾値(初期値)	*/
	},
	/* Tx power detect 発生閾値 */
	{
		2,								/* アンテナ数	*/
		4,								/* キャリア数	*/
		"Tx power avg",					/* 閾値名称		*/
		80								/* 閾値(初期値)	8.0mwを10倍した値	*/
	},
	/* VSWR 発生閾値(ダミー) */
	{
		2,								/* アンテナ数	*/
		4,								/* キャリア数	*/
		"VSWR ",						/* 閾値名称		*/
		-45								/* 閾値(初期値) -4,5を10倍した値	*/
	}
};
/** @} */

const	T_DPDA_ALM_THRESHOLD_INFO	* f_dpdar_almThreshold_list[E_DPDA_RUINDEX_NUM] = {
	f_dpdar_almThreshold,			/* sub6 3.7G用 */
	f_dpdar_almThreshold_45g,		/* sub6 4.5G用 */
	f_dpdar_almThreshold_mmW		/* mmW用  */
};

/*!
 * @name DPDA アラーム判定用情報
 * @note DPDA アラーム判定用情報 E_DPDA_ALM_BIT_XXXX
 * @{
 */
const	UINT	f_dpdar_almJdgInfo[E_DPDA_ALM_JDG_INFO_MAX_NUM] = {
	0x00000100,							/*		E_DPDA_ALM_BIT_JCPLL_UNLOCK_ALM		*/
	0x00000400,							/*		E_DPDA_ALM_BIT_RFPLL_UNLOCK_ALM		*//*	mmW		*/
	0x00000001,							/*		E_DPDA_ALM_BIT_PS_ALM				*/
	0x00000010,							/*		E_DPDA_ALM_BIT_POW_ERR1				*/
	0x00000020,							/*		E_DPDA_ALM_BIT_POW_ERR2				*/
	0x00000200,							/*		E_DPDA_ALM_BIT_SYS_PLL_UNLOCK_LLB	*/
	0x00000400,							/*		E_DPDA_ALM_BIT_IC_PLL_UNLOCK_LLB	*/
	0x00000800,							/*		E_DPDA_ALM_BIT_ETH_PLL_UNLOCK_LLB	*/
	0x00010000,							/*		E_DPDA_ALM_BIT_TRX1_PCIE_ERR1_LLB	*/
	0x00020000,							/*		E_DPDA_ALM_BIT_TRX1_PCIE_ERR2_LLB	*/
	0x10000000,							/*		E_DPDA_ALM_BIT_TRX1_SV_FAIL_LLB		*/
	0x00100000,							/*		E_DPDA_ALM_BIT_ETHER_ALM			*/
	0x02000000,							/*		E_DPDA_ALM_BIT_SRAM_CON_ERR			*/
	0x04000000,							/*		E_DPDA_ALM_BIT_SRAM_UNCON_ERR		*/
	0x000000FF,							/*		E_DPDA_ALM_BIT_TRX1_IC_TX_ERR_LLB	*/
	0xFFFFFFFF,							/*		E_DPDA_ALM_BIT_TRX1_IC_RX_ERR_LLB	*/
	0x0000FFFF,							/*		E_DPDA_ALM_BIT_TRX1_IC_RX_ERR_LLB2	*/
	0x00000FFF,							/*		E_DPDA_ALM_BIT_TRX1_IC_TX_ERR_TRX	*/
	0xFFFFFFFF,							/*		E_DPDA_ALM_BIT_TRX1_IC_RX_ERR_TRX	*/
	0x00000001,							/*		E_DPDA_ALM_BIT_TRX1_AUTO_CR_HC_ERR	*/
	0x00000001,							/*		E_DPDA_ALM_BIT_SYS_PLL_UNLOCK_TRX1	*/
	0x00000002,							/*		E_DPDA_ALM_BIT_IC_PLL_UNLOCK_TRX1	*/
	0x00000010,							/*		E_DPDA_ALM_BIT_PHYICPLLULCK1_TRX1	*/
	0x00000020,							/*		E_DPDA_ALM_BIT_PHYICPLLULCK2_TRX1	*/
	0x00000008,							/*		E_DPDA_ALM_BIT_PHYPOWALM_TRX1		*/
	0x00000100,							/*		E_DPDA_ALM_BIT_PHYJS1PLLULCK_TRX1	*/
	0x00000200,							/*		E_DPDA_ALM_BIT_PHYJS2PLLULCK_TRX1	*/
	0x10000000,							/*		E_DPDA_ALM_BIT_TRX1_SV_FAIL_TRX1	*/
	0x00000001,							/*		E_DPDA_ALM_BIT_R1_TX_JESD_ERR_TRX1	*/
	0x00000002,							/*		E_DPDA_ALM_BIT_R1_FB_JESD_ERR_TRX1	*/
	0x00000004,							/*		E_DPDA_ALM_BIT_R1_RX_JESD_ERR_TRX1	*/
	0x00000010,							/*		E_DPDA_ALM_BIT_R2_TX_JESD_ERR_TRX1	*/
	0x00000020,							/*		E_DPDA_ALM_BIT_R2_FB_JESD_ERR_TRX1	*/
	0x00000040,							/*		E_DPDA_ALM_BIT_R2_RX_JESD_ERR_TRX1	*/
	0x10000000,							/*		E_DPDA_ALM_BIT_LMB_COR_ERR			*/
	0x20000000,							/*		E_DPDA_ALM_BIT_LMB_UNCOR_ERR		*/
	0x00010000,							/*		E_DPDA_ALM_BIT_RFIC1_ALM			*//*	sub6	*/
	0x00020000,							/*		E_DPDA_ALM_BIT_RFIC2_ALM			*//*	sub6	*/
	0x00000001,							/*		E_DPDA_ALM_BIT_TXDAC_ALM1			*//*	mmW		*/
	0x00000001,							/*		E_DPDA_ALM_BIT_RXADC_ALM1			*//*	mmW		*/
	0x00000080,							/*		E_DPDA_ALM_BIT_TXDAC_ALM2			*//*	mmW		*/
	0x00000001,							/*		E_DPDA_ALM_BIT_RXADC_ALM2			*//*	mmW		*/
	D_DPDA_CAR_OFF,						/* キャリア状態(マスク条件判定用,OFF固定)		*/
	D_DPDA_ANT_ENA,						/* アンテナ状態(マスク条件判定用,Enable固定)		*/
	0x00049608,							/* TX Gain ALM Mask Value	*/
	D_DPDA_MASK_AT_ALL_TIME,			/* 常時マスク               */
	0x00000003,							/* TX GAIN,TOVER mask 				*/
	0x00000000,							/* RFGAIN mask						*/
	0x00000001,							/* 		E_DPDA_ALM_BIT_HARD_PAOFF	ハード自律PA-OFF[0] 1: Hard自律送信 停止中		*/
	0x00000001,							/*		E_DPDA_ALM_BIT_TOVER_A(TOVER ALM ANT#A)				*/
	0x00000002,							/*		E_DPDA_ALM_BIT_TOVER_B(TOVER ALM ANT#B)				*/
	0x00000004,							/*		E_DPDA_ALM_BIT_TOVER_C(TOVER ALM ANT#C)				*/
	0x00000008							/*		E_DPDA_ALM_BIT_TOVER_H(TOVER ALM ANT#D)				*/

};
/** @} */

/*!
 * @name DPDA アラーム判定演算子
 * @note DPDA アラーム判定演算子
 * @{
 */
const	CHAR	f_dpdar_almJdgOperator[E_DPDA_ALM_OPE_NUM][7] = {
	"&",						/*!< AND										*/
	"|",						/*!< OR											*/
	">",						/*!< greater than								*/
	">=",						/*!< greater than equal to						*/
	"<",						/*!< less than									*/
	"<=",						/*!< less than equal to							*/
	"==",						/*!< equal to									*/
	"!=",						/*!< not equal to								*/
	"bitOff",					/*!< bit off									*/
	"bitOn",					/*!< bit on										*/
	">=(s)",					/*!< greater than equal to(signed)				*/
	">(s)",						/*!< greater than(signed)						*/
	"<=(s)",					/*!< less than equal to(signed)					*/
	"<(s)"						/*!< less than(signed)							*/
};
/** @} */

/*!
 * @name DPDA アラーム要因マージ演算子
 * @note DPDA アラーム要因マージ演算子
 * @{
 */
const	CHAR	f_dpdar_almMergeOperator[E_DPDA_ALM_FACTOR_OPE_NUM][9] = {
	"and",						/*!< AND										*/
	"or",						/*!< OR											*/
	"off1/on2"					/*!< 前者が発生条件(AlarmOFF中に参照)			*/
								/*!< 後者が回復条件(AlarmON中に参照)			*/
};
/** @} */

/*!
 * @name DPDA Alarm Information Table(sub6)
 * @note DPDA Alarm Information Table(sub6)
 * @{
 */
const	T_DPDA_ALM_INFO	f_dpdar_almInfo_sub6[E_DPDA_ALM_SUB6_NUM_MAX] = {
	{
		"JC-PLL Unlock",
		{
			{	E_DPDA_ALM_FACTOR_OPE_OR, (UINT*)&f_dpdaw_almCollectInfo[E_DPDA_ALM_COLLECT_INFO_A000_0200], (UINT*) &f_dpdar_almJdgInfo[E_DPDA_ALM_BIT_JCPLL_UNLOCK_ALM], E_DPDA_ALM_OPE_BITON }
		},
		/* アラーム要因数	アラーム発生回数 アラーム回復回数	回復なしフラグ 	Instance Id */
		1,	3,	0,	1,	E_DPDA_ALM_SUB6_JCPLL_UNLOCK_ALM	
	},
	{
		"RF Module PS ALM",
		{
			{	E_DPDA_ALM_FACTOR_OPE_OR, (UINT*)&f_dpdaw_almCollectInfo[E_DPDA_ALM_COLLECT_INFO_A000_0200],(UINT*) &f_dpdar_almJdgInfo[E_DPDA_ALM_BIT_PS_ALM],E_DPDA_ALM_OPE_BITON	}
		},
		1,	5,	0,	1,	E_DPDA_ALM_SUB6_PS_ALM	
	},
	{
		"GateBias Power",
		{
			{	E_DPDA_ALM_FACTOR_OPE_OR,(UINT*)&f_dpdaw_almCollectInfo[E_DPDA_ALM_COLLECT_INFO_A000_0200],(UINT*) &f_dpdar_almJdgInfo[E_DPDA_ALM_BIT_POW_ERR1],E_DPDA_ALM_OPE_BITON	}
		},
		1,	5,	0,	1,	E_DPDA_ALM_SUB6_POW_ERR1
	},
	{
		"RFIC Power",
		{
			{	E_DPDA_ALM_FACTOR_OPE_OR,(UINT*)&f_dpdaw_almCollectInfo[E_DPDA_ALM_COLLECT_INFO_A000_0200],(UINT*) &f_dpdar_almJdgInfo[E_DPDA_ALM_BIT_POW_ERR2],E_DPDA_ALM_OPE_BITON	}
		},
		1,	5,	0,	1,	E_DPDA_ALM_SUB6_POW_ERR2
	},
	{
		"LLB SYS PLL Unlock",
		{
			{	E_DPDA_ALM_FACTOR_OPE_OR,(UINT*)&f_dpdaw_almCollectInfo[E_DPDA_ALM_COLLECT_INFO_A000_0200],(UINT*) &f_dpdar_almJdgInfo[E_DPDA_ALM_BIT_SYS_PLL_UNLOCK_LLB],E_DPDA_ALM_OPE_BITON	}
		},
		1,	3,	0,	1,	E_DPDA_ALM_SUB6_SYS_PLL_UNLOCK_LLB
	},
	{
		"LLB ICPLL Unlock",
		{
			{	E_DPDA_ALM_FACTOR_OPE_OR,(UINT*)&f_dpdaw_almCollectInfo[E_DPDA_ALM_COLLECT_INFO_A000_0200],(UINT*) &f_dpdar_almJdgInfo[E_DPDA_ALM_BIT_IC_PLL_UNLOCK_LLB],E_DPDA_ALM_OPE_BITON	}
		},
		1,	3,	0,	1,	E_DPDA_ALM_SUB6_IC_PLL_UNLOCK_LLB
	},	
	{
		"LLB ETHPLL Unlock",
		{
			{	E_DPDA_ALM_FACTOR_OPE_OR,(UINT*)&f_dpdaw_almCollectInfo[E_DPDA_ALM_COLLECT_INFO_A000_0200],(UINT*) &f_dpdar_almJdgInfo[E_DPDA_ALM_BIT_ETH_PLL_UNLOCK_LLB],E_DPDA_ALM_OPE_BITON	}
		},
		1,	3,	0,	1,	E_DPDA_ALM_SUB6_ETH_PLL_UNLOCK_LLB
	},	
	{
		"LLB_TRX PCIE Root Error",
		{
			{	E_DPDA_ALM_FACTOR_OPE_OR,(UINT*)&f_dpdaw_almCollectInfo[E_DPDA_ALM_COLLECT_INFO_A000_0200],(UINT*) &f_dpdar_almJdgInfo[E_DPDA_ALM_BIT_TRX1_PCIE_ERR1_LLB],E_DPDA_ALM_OPE_BITON	}
		},
		1,	3,	0,	1,	E_DPDA_ALM_SUB6_TRX1_PCIE_ERR1_LLB
	},	
	{
		"LLB_TRX PCIE EndPoint Error",
		{
			{	E_DPDA_ALM_FACTOR_OPE_OR,(UINT*)&f_dpdaw_almCollectInfo[E_DPDA_ALM_COLLECT_INFO_A000_0200],(UINT*) &f_dpdar_almJdgInfo[E_DPDA_ALM_BIT_TRX1_PCIE_ERR2_LLB],E_DPDA_ALM_OPE_BITON	}
		},
		1,	3,	0,	1,	E_DPDA_ALM_SUB6_TRX1_PCIE_ERR2_LLB
	},	
	{
		"LLB_TRX SV bus failure",
		{
			{	E_DPDA_ALM_FACTOR_OPE_OR,(UINT*)&f_dpdaw_almCollectInfo[E_DPDA_ALM_COLLECT_INFO_A000_0200],(UINT*) &f_dpdar_almJdgInfo[E_DPDA_ALM_BIT_TRX1_SV_FAIL_LLB],E_DPDA_ALM_OPE_BITON	}
		},
		1,	3,	0,	1,	E_DPDA_ALM_SUB6_TRX1_SV_FAIL_LLB
	},
	{
		"Ether Alm",
		{
			{	E_DPDA_ALM_FACTOR_OPE_OR,(UINT*)&f_dpdaw_almCollectInfo[E_DPDA_ALM_COLLECT_INFO_A000_0210],(UINT*) &f_dpdar_almJdgInfo[E_DPDA_ALM_BIT_ETHER_ALM],E_DPDA_ALM_OPE_BITON	}
		},
		1,	3,	0,	1,	E_DPDA_ALM_SUB6_ETHER_ALM
	},
	{
		"SRAM Correct Error",
		{
			{	E_DPDA_ALM_FACTOR_OPE_OR,(UINT*)&f_dpdaw_almCollectInfo[E_DPDA_ALM_COLLECT_INFO_A000_0210],(UINT*) &f_dpdar_almJdgInfo[E_DPDA_ALM_BIT_SRAM_CON_ERR],E_DPDA_ALM_OPE_BITON	}
		},
		1,	5,	0,	1,	E_DPDA_ALM_SUB6_SRAM_CON_ERR
	},
	{
		"SRAM UnCorrect Error",
		{
			{	E_DPDA_ALM_FACTOR_OPE_OR,(UINT*)&f_dpdaw_almCollectInfo[E_DPDA_ALM_COLLECT_INFO_A000_0210],(UINT*) &f_dpdar_almJdgInfo[E_DPDA_ALM_BIT_SRAM_UNCON_ERR],E_DPDA_ALM_OPE_BITON	}
		},
		1,	5,	0,	1,	E_DPDA_ALM_SUB6_SRAM_UNCON_ERR
	},
	{
		"LLB_TRX IC TX ERR",
		{
			{	E_DPDA_ALM_FACTOR_OPE_OR,(UINT*)&f_dpdaw_almCollectInfo[E_DPDA_ALM_COLLECT_INFO_A000_0B10],(UINT*) &f_dpdar_almJdgInfo[E_DPDA_ALM_BIT_TRX1_IC_TX_ERR_LLB],E_DPDA_ALM_OPE_BITON	}
		},
		1,	3,	0,	1,	E_DPDA_ALM_SUB6_TRX1_IC_TX_ERR_LLB
	},
	{
		"LLB_TRX IC RX ERR",
		{
			{	E_DPDA_ALM_FACTOR_OPE_OR,(UINT*)&f_dpdaw_almCollectInfo[E_DPDA_ALM_COLLECT_INFO_A000_0B20],(UINT*) &f_dpdar_almJdgInfo[E_DPDA_ALM_BIT_TRX1_IC_RX_ERR_LLB],E_DPDA_ALM_OPE_BITON	},
			{	E_DPDA_ALM_FACTOR_OPE_OR,(UINT*)&f_dpdaw_almCollectInfo[E_DPDA_ALM_COLLECT_INFO_A000_0B30],(UINT*) &f_dpdar_almJdgInfo[E_DPDA_ALM_BIT_TRX1_IC_RX_ERR_LLB2],E_DPDA_ALM_OPE_BITON	}
		},
		2,	10,	0,	1,	E_DPDA_ALM_SUB6_TRX1_IC_RX_ERR_LLB
	},	
	{
		"TRX_LLB IC TX ERR",
		{
			{	E_DPDA_ALM_FACTOR_OPE_OR,(UINT*)&f_dpdaw_almCollectInfo[E_DPDA_ALM_COLLECT_INFO_B000_0B10],(UINT*) &f_dpdar_almJdgInfo[E_DPDA_ALM_BIT_TRX1_IC_TX_ERR_TRX],E_DPDA_ALM_OPE_BITON	}
		},
		1,	3,	0,	1,	E_DPDA_ALM_SUB6_TRX1_IC_TX_ERR_TRX
	},
	{
		"TRX_LLB IC RX ERR",
		{
			{	E_DPDA_ALM_FACTOR_OPE_OR,(UINT*)&f_dpdaw_almCollectInfo[E_DPDA_ALM_COLLECT_INFO_B000_0B20],(UINT*) &f_dpdar_almJdgInfo[E_DPDA_ALM_BIT_TRX1_IC_RX_ERR_TRX],E_DPDA_ALM_OPE_BITON	}
		},
		1,	10,	0,	1,	E_DPDA_ALM_SUB6_TRX1_IC_RX_ERR_TRX
	},
	{
		"Auto Cruise HC ERR",
		{
			{	E_DPDA_ALM_FACTOR_OPE_OR,(UINT*)&f_dpdaw_almCollectInfo[E_DPDA_ALM_COLLECT_INFO_B000_02C0],(UINT*) &f_dpdar_almJdgInfo[E_DPDA_ALM_BIT_TRX1_AUTO_CR_HC_ERR],E_DPDA_ALM_OPE_BITOFF	}
		},
		1,	5,	0,	1,	E_DPDA_ALM_SUB6_TRX1_AUTO_CR_HC_ERR
	},
	{
		"TRX SYS PLL Unlock",
		{
			{	E_DPDA_ALM_FACTOR_OPE_OR,(UINT*)&f_dpdaw_almCollectInfo[E_DPDA_ALM_COLLECT_INFO_B000_0200],(UINT*) &f_dpdar_almJdgInfo[E_DPDA_ALM_BIT_SYS_PLL_UNLOCK_TRX1],E_DPDA_ALM_OPE_BITON	}
		},
		1,	3,	0,	1,	E_DPDA_ALM_SUB6_SYS_PLL_UNLOCK_TRX1
	},
	{
		"TRX ICPLL Unlock",
		{
			{	E_DPDA_ALM_FACTOR_OPE_OR,(UINT*)&f_dpdaw_almCollectInfo[E_DPDA_ALM_COLLECT_INFO_B000_0200],(UINT*) &f_dpdar_almJdgInfo[E_DPDA_ALM_BIT_IC_PLL_UNLOCK_TRX1],E_DPDA_ALM_OPE_BITON	}
		},
		1,	3,	0,	1,	E_DPDA_ALM_SUB6_IC_PLL_UNLOCK_TRX1
	},
	{
		"TRX PHYICPLLULCK1",
		{
			{	E_DPDA_ALM_FACTOR_OPE_OR,(UINT*)&f_dpdaw_almCollectInfo[E_DPDA_ALM_COLLECT_INFO_B000_0200],(UINT*) &f_dpdar_almJdgInfo[E_DPDA_ALM_BIT_PHYICPLLULCK1_TRX1],E_DPDA_ALM_OPE_BITON	}
		},
		1,3,0,1,E_DPDA_ALM_SUB6_PHYICPLLULCK1_TRX1
	},
	{
		"TRX PHYICPLLULCK2",
		{
			{	E_DPDA_ALM_FACTOR_OPE_OR,(UINT*)&f_dpdaw_almCollectInfo[E_DPDA_ALM_COLLECT_INFO_B000_0200],(UINT*) &f_dpdar_almJdgInfo[E_DPDA_ALM_BIT_PHYICPLLULCK2_TRX1],E_DPDA_ALM_OPE_BITON	}
		},
		1,3,0,1,E_DPDA_ALM_SUB6_PHYICPLLULCK2_TRX1												/* Instance Id			*/
	},
	{
		"TRX PHYPOWALM",
		{
			{	E_DPDA_ALM_FACTOR_OPE_OR,(UINT*)&f_dpdaw_almCollectInfo[E_DPDA_ALM_COLLECT_INFO_B000_0200],(UINT*) &f_dpdar_almJdgInfo[E_DPDA_ALM_BIT_PHYPOWALM_TRX1],E_DPDA_ALM_OPE_BITON	}
		},
		1,3,0,1,E_DPDA_ALM_SUB6_PHYPOWALM_TRX1												/* Instance Id			*/
	},
	{
		"TRX PHYJS1PLLULCK",
		{
			{	E_DPDA_ALM_FACTOR_OPE_OR,(UINT*)&f_dpdaw_almCollectInfo[E_DPDA_ALM_COLLECT_INFO_B000_0200],(UINT*) &f_dpdar_almJdgInfo[E_DPDA_ALM_BIT_PHYJS1PLLULCK_TRX1],E_DPDA_ALM_OPE_BITON	}
		},
		1,3,0,1,E_DPDA_ALM_SUB6_PHYJS1PLLULCK_TRX1
	},
	{
		"TRX PHYJS2PLLULCK",
		{
			{	E_DPDA_ALM_FACTOR_OPE_OR,(UINT*)&f_dpdaw_almCollectInfo[E_DPDA_ALM_COLLECT_INFO_B000_0200],(UINT*) &f_dpdar_almJdgInfo[E_DPDA_ALM_BIT_PHYJS2PLLULCK_TRX1],E_DPDA_ALM_OPE_BITON	}
		},
		1,3,0,1,E_DPDA_ALM_SUB6_PHYJS2PLLULCK_TRX1												/* Instance Id			*/
	},
	{
		"TRX#1 SV bus failure",
		{
			{	E_DPDA_ALM_FACTOR_OPE_OR,(UINT*)&f_dpdaw_almCollectInfo[E_DPDA_ALM_COLLECT_INFO_B000_0200],(UINT*) &f_dpdar_almJdgInfo[E_DPDA_ALM_BIT_TRX1_SV_FAIL_TRX1],E_DPDA_ALM_OPE_BITON	}
		},
		1,3,0,1,E_DPDA_ALM_SUB6_TRX1_SV_FAIL_TRX1												/* Instance Id			*/
	},
	{
		"TRX/RFIC#1 TX_JESD IF ERR",
		{
			{	E_DPDA_ALM_FACTOR_OPE_OR,(UINT*)&f_dpdaw_almCollectInfo[E_DPDA_ALM_COLLECT_INFO_B000_0210],(UINT*) &f_dpdar_almJdgInfo[E_DPDA_ALM_BIT_R1_TX_JESD_ERR_TRX1],E_DPDA_ALM_OPE_BITON	}
		},
		1,3,0,1,E_DPDA_ALM_SUB6_R1_TX_JESD_ERR_TRX1												/* Instance Id			*/
	},
	{
		"TRX/RFIC#1  FB_JESD IF ERR",
		{
			{	E_DPDA_ALM_FACTOR_OPE_OR,(UINT*) &f_dpdaw_almCollectInfo[E_DPDA_ALM_COLLECT_INFO_B000_0210],(UINT*) &f_dpdar_almJdgInfo[E_DPDA_ALM_BIT_R1_FB_JESD_ERR_TRX1],E_DPDA_ALM_OPE_BITON	}
		},
		1,3,0,1,E_DPDA_ALM_SUB6_R1_FB_JESD_ERR_TRX1												/* Instance Id			*/
	},
	{
		"TRX/RFIC#1  RX_JESD IF ERR",
		{
			{	E_DPDA_ALM_FACTOR_OPE_OR,(UINT*)&f_dpdaw_almCollectInfo[E_DPDA_ALM_COLLECT_INFO_B000_0210],(UINT*) &f_dpdar_almJdgInfo[E_DPDA_ALM_BIT_R1_RX_JESD_ERR_TRX1],E_DPDA_ALM_OPE_BITON	}
		},
		1,3,0,1,E_DPDA_ALM_SUB6_R1_RX_JESD_ERR_TRX1
	},
	{
		"TRX/RFIC#2 TX_JESD IF ERR",
		{
			{	E_DPDA_ALM_FACTOR_OPE_OR,(UINT*)&f_dpdaw_almCollectInfo[E_DPDA_ALM_COLLECT_INFO_B000_0210],(UINT*) &f_dpdar_almJdgInfo[E_DPDA_ALM_BIT_R2_TX_JESD_ERR_TRX1],E_DPDA_ALM_OPE_BITON	}
		},
		1,3,0,1,E_DPDA_ALM_SUB6_R2_TX_JESD_ERR_TRX1
	},
	{
		"TRX/RFIC#2  FB_JESD IF ERR",
		{
			{	E_DPDA_ALM_FACTOR_OPE_OR,(UINT*)&f_dpdaw_almCollectInfo[E_DPDA_ALM_COLLECT_INFO_B000_0210],(UINT*) &f_dpdar_almJdgInfo[E_DPDA_ALM_BIT_R2_FB_JESD_ERR_TRX1],E_DPDA_ALM_OPE_BITON	}
		},
		1,3,0,1,E_DPDA_ALM_SUB6_R2_FB_JESD_ERR_TRX1
	},
	{
		"TRX/RFIC#2  RX_JESD IF ERR",
		{
			{	E_DPDA_ALM_FACTOR_OPE_OR,(UINT*)&f_dpdaw_almCollectInfo[E_DPDA_ALM_COLLECT_INFO_B000_0210],(UINT*) &f_dpdar_almJdgInfo[E_DPDA_ALM_BIT_R2_RX_JESD_ERR_TRX1],E_DPDA_ALM_OPE_BITON	}
		},
		1,3,0,1,E_DPDA_ALM_SUB6_R2_RX_JESD_ERR_TRX1
	},
	{
		"LMB Correct Error",
		{
			{	E_DPDA_ALM_FACTOR_OPE_OR,(UINT*)&f_dpdaw_almCollectInfo[E_DPDA_ALM_COLLECT_INFO_B000_0210],(UINT*) &f_dpdar_almJdgInfo[E_DPDA_ALM_BIT_LMB_COR_ERR],E_DPDA_ALM_OPE_BITON	}
		},
		1,5,0,1,E_DPDA_ALM_SUB6_LMB_COR_ERR
	},
	{
		"LMB UnCorrect Error",
		{
			{	E_DPDA_ALM_FACTOR_OPE_OR,(UINT*)&f_dpdaw_almCollectInfo[E_DPDA_ALM_COLLECT_INFO_B000_0210],(UINT*) &f_dpdar_almJdgInfo[E_DPDA_ALM_BIT_LMB_UNCOR_ERR],E_DPDA_ALM_OPE_BITON	}
		},
		1,5,0,1,E_DPDA_ALM_SUB6_LMB_UNCOR_ERR
	},
	{	/*	fault追加(State&Faults v1.5)	*/
		"RFIC#1 ALM",
		{
			{	E_DPDA_ALM_FACTOR_OPE_OR,(UINT*)&f_dpdaw_almCollectInfo[E_DPDA_ALM_COLLECT_INFO_B000_0210],(UINT*) &f_dpdar_almJdgInfo[E_DPDA_ALM_BIT_RFIC1_ALM],E_DPDA_ALM_OPE_BITON	},
			{	E_DPDA_ALM_FACTOR_OPE_AND, (UINT*)&f_dpdaw_rficSetupCmp, (UINT*) &f_dpdaw_rficSetupCmp, E_DPDA_ALM_OPE_BITON }
		},
		2,3,0,1,E_DPDA_ALM_SUB6_RFIC1_ALM
	},
	{	/*	fault追加(State&Faults v1.5)	*/
		"RFIC#2 ALM",
		{
			{	E_DPDA_ALM_FACTOR_OPE_OR,(UINT*)&f_dpdaw_almCollectInfo[E_DPDA_ALM_COLLECT_INFO_B000_0210],(UINT*) &f_dpdar_almJdgInfo[E_DPDA_ALM_BIT_RFIC2_ALM],E_DPDA_ALM_OPE_BITON	},
			{	E_DPDA_ALM_FACTOR_OPE_AND, (UINT*)&f_dpdaw_rficSetupCmp, (UINT*) &f_dpdaw_rficSetupCmp, E_DPDA_ALM_OPE_BITON }
		},
		2,3,0,1,E_DPDA_ALM_SUB6_RFIC2_ALM
	},
	{
		"TX Gain ALM#AntA",
		{
			{	E_DPDA_ALM_FACTOR_OPE_OR, (UINT*) &f_dpdaw_almCollectInfo[E_DPDA_ALM_COLLECT_INFO_TX_GAIN_ANTA],(UINT*) &f_dpdaw_almThreshold[E_DPDA_ALM_THRESH_TX_GAIN_MAX][D_DPDA_ANTA],E_DPDA_ALM_OPE_GE	},
			{	E_DPDA_ALM_FACTOR_OPE_AND,(UINT*) &f_dpdaw_almCollectInfo[E_DPDA_ALM_COLLECT_INFO_TX_CAR_A],	(UINT*) &f_dpdar_almJdgInfo[E_DPDA_ALM_BIT_CAR_OFF],E_DPDA_ALM_OPE_NE },
			{	E_DPDA_ALM_FACTOR_OPE_AND,(UINT*) &f_dpdaw_almCollectInfo[E_DPDA_ALM_COLLECT_INFO_ANT_STAT_A],	(UINT*) &f_dpdar_almJdgInfo[E_DPDA_ALM_BIT_ANT_ENA],E_DPDA_ALM_OPE_EQ },
			{	E_DPDA_ALM_FACTOR_OPE_AND,(UINT*) &f_dpdaw_almCollectInfo[ E_DPDA_ALM_COLLECT_INFO_ANT_REF_A ],		(UINT*) &f_dpdar_almJdgInfo[E_DPDA_ALM_BIT_REFPOW_THRETH],E_DPDA_ALM_OPE_GE	},
			{	E_DPDA_ALM_FACTOR_OPE_AND,(UINT*) &f_dpdaw_almCollectInfo[E_DPDA_ALM_COLLECT_INFO_B100_0040],(UINT*) &f_dpdar_almJdgInfo[E_DPDA_ALM_BIT_RFSTOP],E_DPDA_ALM_OPE_EQ	},
			{	E_DPDA_ALM_FACTOR_OPE_AND,(UINT*) &f_dpdaw_almCollectInfo[E_DPDA_ALM_COLLECT_INFO_A200_0720],(UINT*) &f_dpdar_almJdgInfo[E_DPDA_ALM_BIT_HARD_PAOFF],E_DPDA_ALM_OPE_BITOFF	},
			{	E_DPDA_ALM_FACTOR_OPE_AND,(UINT*) &f_dpdaw_almCollectInfo[E_DPDA_ALM_COLLECT_INFO_B100_0050],(UINT*) &f_dpdar_almJdgInfo[E_DPDA_ALM_BIT_RFSTOP],E_DPDA_ALM_OPE_EQ	}
		},
		7,10,0,1,E_DPDA_ALM_SUB6_TX_GAIN_ALM_ANT_A
	},
	{
		"TX Gain ALM#AntB",
		{
			{	E_DPDA_ALM_FACTOR_OPE_OR,(UINT*) &f_dpdaw_almCollectInfo[E_DPDA_ALM_COLLECT_INFO_TX_GAIN_ANTB],(UINT*) &f_dpdaw_almThreshold[E_DPDA_ALM_THRESH_TX_GAIN_MAX][D_DPDA_ANTB],E_DPDA_ALM_OPE_GE	},
			{	E_DPDA_ALM_FACTOR_OPE_AND,(UINT*) &f_dpdaw_almCollectInfo[E_DPDA_ALM_COLLECT_INFO_TX_CAR_B],(UINT*) &f_dpdar_almJdgInfo[E_DPDA_ALM_BIT_CAR_OFF],E_DPDA_ALM_OPE_NE	},
			{	E_DPDA_ALM_FACTOR_OPE_AND,(UINT*) &f_dpdaw_almCollectInfo[E_DPDA_ALM_COLLECT_INFO_ANT_STAT_B],(UINT*) &f_dpdar_almJdgInfo[E_DPDA_ALM_BIT_ANT_ENA],E_DPDA_ALM_OPE_EQ	},
			{	E_DPDA_ALM_FACTOR_OPE_AND,(UINT*) &f_dpdaw_almCollectInfo[ E_DPDA_ALM_COLLECT_INFO_ANT_REF_B ],(UINT*) &f_dpdar_almJdgInfo[E_DPDA_ALM_BIT_REFPOW_THRETH],E_DPDA_ALM_OPE_GE	},
			{	E_DPDA_ALM_FACTOR_OPE_AND,(UINT*) &f_dpdaw_almCollectInfo[E_DPDA_ALM_COLLECT_INFO_B100_0044],(UINT*) &f_dpdar_almJdgInfo[E_DPDA_ALM_BIT_RFSTOP],E_DPDA_ALM_OPE_EQ	},
			{	E_DPDA_ALM_FACTOR_OPE_AND,(UINT*) &f_dpdaw_almCollectInfo[E_DPDA_ALM_COLLECT_INFO_A200_0720],(UINT*) &f_dpdar_almJdgInfo[E_DPDA_ALM_BIT_HARD_PAOFF],E_DPDA_ALM_OPE_BITOFF	},
			{	E_DPDA_ALM_FACTOR_OPE_AND,(UINT*) &f_dpdaw_almCollectInfo[E_DPDA_ALM_COLLECT_INFO_B100_0054],(UINT*) &f_dpdar_almJdgInfo[E_DPDA_ALM_BIT_RFSTOP],E_DPDA_ALM_OPE_EQ	}
		},
		7,10,0,1,E_DPDA_ALM_SUB6_TX_GAIN_ALM_ANT_B
	},
	{
		"TX Gain ALM#AntC",
		{
			{	E_DPDA_ALM_FACTOR_OPE_OR,(UINT*) &f_dpdaw_almCollectInfo[E_DPDA_ALM_COLLECT_INFO_TX_GAIN_ANTC],(UINT*) &f_dpdaw_almThreshold[E_DPDA_ALM_THRESH_TX_GAIN_MAX][D_DPDA_ANTC],E_DPDA_ALM_OPE_GE	},
			{	E_DPDA_ALM_FACTOR_OPE_AND,(UINT*) &f_dpdaw_almCollectInfo[E_DPDA_ALM_COLLECT_INFO_TX_CAR_C],(UINT*) &f_dpdar_almJdgInfo[E_DPDA_ALM_BIT_CAR_OFF],E_DPDA_ALM_OPE_NE	},
			{	E_DPDA_ALM_FACTOR_OPE_AND,(UINT*) &f_dpdaw_almCollectInfo[E_DPDA_ALM_COLLECT_INFO_ANT_STAT_C],(UINT*) &f_dpdar_almJdgInfo[E_DPDA_ALM_BIT_ANT_ENA],E_DPDA_ALM_OPE_EQ	},
			{	E_DPDA_ALM_FACTOR_OPE_AND,(UINT*) &f_dpdaw_almCollectInfo[ E_DPDA_ALM_COLLECT_INFO_ANT_REF_C ],(UINT*) &f_dpdar_almJdgInfo[E_DPDA_ALM_BIT_REFPOW_THRETH],E_DPDA_ALM_OPE_GE	},
			{	E_DPDA_ALM_FACTOR_OPE_AND,(UINT*) &f_dpdaw_almCollectInfo[E_DPDA_ALM_COLLECT_INFO_B100_0048],(UINT*) &f_dpdar_almJdgInfo[E_DPDA_ALM_BIT_RFSTOP],E_DPDA_ALM_OPE_EQ	},
			{	E_DPDA_ALM_FACTOR_OPE_AND,(UINT*) &f_dpdaw_almCollectInfo[E_DPDA_ALM_COLLECT_INFO_A200_0720],(UINT*) &f_dpdar_almJdgInfo[E_DPDA_ALM_BIT_HARD_PAOFF],E_DPDA_ALM_OPE_BITOFF	},
			{	E_DPDA_ALM_FACTOR_OPE_AND,(UINT*) &f_dpdaw_almCollectInfo[E_DPDA_ALM_COLLECT_INFO_B100_0058],(UINT*) &f_dpdar_almJdgInfo[E_DPDA_ALM_BIT_RFSTOP],E_DPDA_ALM_OPE_EQ	}
		},
		7,10,0,1,E_DPDA_ALM_SUB6_TX_GAIN_ALM_ANT_C
	},
	{
		"TX Gain ALM#AntD",
		{
			{	E_DPDA_ALM_FACTOR_OPE_OR,(UINT*) &f_dpdaw_almCollectInfo[E_DPDA_ALM_COLLECT_INFO_TX_GAIN_ANTD],(UINT*) &f_dpdaw_almThreshold[E_DPDA_ALM_THRESH_TX_GAIN_MAX][D_DPDA_ANTD],E_DPDA_ALM_OPE_GE	},
			{	E_DPDA_ALM_FACTOR_OPE_AND,(UINT*) &f_dpdaw_almCollectInfo[E_DPDA_ALM_COLLECT_INFO_TX_CAR_D],(UINT*) &f_dpdar_almJdgInfo[E_DPDA_ALM_BIT_CAR_OFF],E_DPDA_ALM_OPE_NE	},
			{	E_DPDA_ALM_FACTOR_OPE_AND,(UINT*) &f_dpdaw_almCollectInfo[E_DPDA_ALM_COLLECT_INFO_ANT_STAT_D],(UINT*) &f_dpdar_almJdgInfo[E_DPDA_ALM_BIT_ANT_ENA],E_DPDA_ALM_OPE_EQ	},
			{	E_DPDA_ALM_FACTOR_OPE_AND,(UINT*) &f_dpdaw_almCollectInfo[ E_DPDA_ALM_COLLECT_INFO_ANT_REF_D ],(UINT*) &f_dpdar_almJdgInfo[E_DPDA_ALM_BIT_REFPOW_THRETH],E_DPDA_ALM_OPE_GE	},
			{	E_DPDA_ALM_FACTOR_OPE_AND,(UINT*) &f_dpdaw_almCollectInfo[E_DPDA_ALM_COLLECT_INFO_B100_004C],(UINT*) &f_dpdar_almJdgInfo[E_DPDA_ALM_BIT_RFSTOP],E_DPDA_ALM_OPE_EQ	},
			{	E_DPDA_ALM_FACTOR_OPE_AND,(UINT*) &f_dpdaw_almCollectInfo[E_DPDA_ALM_COLLECT_INFO_A200_0720],(UINT*) &f_dpdar_almJdgInfo[E_DPDA_ALM_BIT_HARD_PAOFF],E_DPDA_ALM_OPE_BITOFF	},
			{	E_DPDA_ALM_FACTOR_OPE_AND,(UINT*) &f_dpdaw_almCollectInfo[E_DPDA_ALM_COLLECT_INFO_B100_005C],(UINT*) &f_dpdar_almJdgInfo[E_DPDA_ALM_BIT_RFSTOP],E_DPDA_ALM_OPE_EQ	}
		},
		7,10,0,1,E_DPDA_ALM_SUB6_TX_GAIN_ALM_ANT_D
	},
	{
		"TOVER ALM#AntA",
		{
			{	E_DPDA_ALM_FACTOR_OPE_OR,(UINT*) &f_dpdaw_almCollectInfo[E_DPDA_ALM_COLLECT_INFO_A201_43C8],(UINT*) &f_dpdar_almJdgInfo[E_DPDA_ALM_BIT_TOVER_A],E_DPDA_ALM_OPE_BITON	},
			{	E_DPDA_ALM_FACTOR_OPE_AND,(UINT*) &f_dpdaw_almCollectInfo[E_DPDA_ALM_COLLECT_INFO_TX_CAR_A],(UINT*) &f_dpdar_almJdgInfo[E_DPDA_ALM_BIT_CAR_OFF],E_DPDA_ALM_OPE_NE	},
			{	E_DPDA_ALM_FACTOR_OPE_AND,(UINT*) &f_dpdaw_almCollectInfo[E_DPDA_ALM_COLLECT_INFO_ANT_STAT_A],(UINT*) &f_dpdar_almJdgInfo[E_DPDA_ALM_BIT_ANT_ENA],E_DPDA_ALM_OPE_EQ	},
			{	E_DPDA_ALM_FACTOR_OPE_AND,(UINT*) &f_dpdaw_almCollectInfo[E_DPDA_ALM_COLLECT_INFO_B100_0040],(UINT*) &f_dpdar_almJdgInfo[E_DPDA_ALM_BIT_RFSTOP],E_DPDA_ALM_OPE_EQ	},
			{	E_DPDA_ALM_FACTOR_OPE_AND,(UINT*) &f_dpdaw_almCollectInfo[E_DPDA_ALM_COLLECT_INFO_A200_0720],(UINT*) &f_dpdar_almJdgInfo[E_DPDA_ALM_BIT_HARD_PAOFF],E_DPDA_ALM_OPE_BITOFF	},
			{	E_DPDA_ALM_FACTOR_OPE_AND,(UINT*) &f_dpdaw_almCollectInfo[E_DPDA_ALM_COLLECT_INFO_B100_0050],(UINT*) &f_dpdar_almJdgInfo[E_DPDA_ALM_BIT_RFSTOP],E_DPDA_ALM_OPE_EQ	}
		},
		6,3,0,1,E_DPDA_ALM_SUB6_TOVER_ALM_ANT_A
	},
	{
		"TOVER ALM#AntB",
		{
			{	E_DPDA_ALM_FACTOR_OPE_OR,(UINT*) &f_dpdaw_almCollectInfo[E_DPDA_ALM_COLLECT_INFO_A201_43C8],(UINT*) &f_dpdar_almJdgInfo[E_DPDA_ALM_BIT_TOVER_B],E_DPDA_ALM_OPE_BITON	},
			{	E_DPDA_ALM_FACTOR_OPE_AND,(UINT*) &f_dpdaw_almCollectInfo[E_DPDA_ALM_COLLECT_INFO_TX_CAR_B],(UINT*) &f_dpdar_almJdgInfo[E_DPDA_ALM_BIT_CAR_OFF],E_DPDA_ALM_OPE_NE	},
			{	E_DPDA_ALM_FACTOR_OPE_AND,(UINT*) &f_dpdaw_almCollectInfo[E_DPDA_ALM_COLLECT_INFO_ANT_STAT_B],(UINT*) &f_dpdar_almJdgInfo[E_DPDA_ALM_BIT_ANT_ENA],E_DPDA_ALM_OPE_EQ	},
			{	E_DPDA_ALM_FACTOR_OPE_AND,(UINT*) &f_dpdaw_almCollectInfo[E_DPDA_ALM_COLLECT_INFO_B100_0044],(UINT*) &f_dpdar_almJdgInfo[E_DPDA_ALM_BIT_RFSTOP],E_DPDA_ALM_OPE_EQ	},
			{	E_DPDA_ALM_FACTOR_OPE_AND,(UINT*) &f_dpdaw_almCollectInfo[E_DPDA_ALM_COLLECT_INFO_A200_0720],(UINT*) &f_dpdar_almJdgInfo[E_DPDA_ALM_BIT_HARD_PAOFF],E_DPDA_ALM_OPE_BITOFF	},
			{	E_DPDA_ALM_FACTOR_OPE_AND,(UINT*) &f_dpdaw_almCollectInfo[E_DPDA_ALM_COLLECT_INFO_B100_0054],(UINT*) &f_dpdar_almJdgInfo[E_DPDA_ALM_BIT_RFSTOP],E_DPDA_ALM_OPE_EQ	}
		},
		6,3,0,1,E_DPDA_ALM_SUB6_TOVER_ALM_ANT_B
	},
	{
		"TOVER ALM#AntC",
		{
			{	E_DPDA_ALM_FACTOR_OPE_OR,(UINT*) &f_dpdaw_almCollectInfo[E_DPDA_ALM_COLLECT_INFO_A201_43C8],(UINT*) &f_dpdar_almJdgInfo[E_DPDA_ALM_BIT_TOVER_C],E_DPDA_ALM_OPE_BITON	},
			{	E_DPDA_ALM_FACTOR_OPE_AND,(UINT*) &f_dpdaw_almCollectInfo[E_DPDA_ALM_COLLECT_INFO_TX_CAR_C],(UINT*) &f_dpdar_almJdgInfo[E_DPDA_ALM_BIT_CAR_OFF],E_DPDA_ALM_OPE_NE	},
			{	E_DPDA_ALM_FACTOR_OPE_AND,(UINT*) &f_dpdaw_almCollectInfo[E_DPDA_ALM_COLLECT_INFO_ANT_STAT_C],(UINT*) &f_dpdar_almJdgInfo[E_DPDA_ALM_BIT_ANT_ENA],E_DPDA_ALM_OPE_EQ	},
			{	E_DPDA_ALM_FACTOR_OPE_AND,(UINT*) &f_dpdaw_almCollectInfo[E_DPDA_ALM_COLLECT_INFO_B100_0048],(UINT*) &f_dpdar_almJdgInfo[E_DPDA_ALM_BIT_RFSTOP],E_DPDA_ALM_OPE_EQ	},
			{	E_DPDA_ALM_FACTOR_OPE_AND,(UINT*) &f_dpdaw_almCollectInfo[E_DPDA_ALM_COLLECT_INFO_A200_0720],(UINT*) &f_dpdar_almJdgInfo[E_DPDA_ALM_BIT_HARD_PAOFF],E_DPDA_ALM_OPE_BITOFF	},
			{	E_DPDA_ALM_FACTOR_OPE_AND,(UINT*) &f_dpdaw_almCollectInfo[E_DPDA_ALM_COLLECT_INFO_B100_0058],(UINT*) &f_dpdar_almJdgInfo[E_DPDA_ALM_BIT_RFSTOP],E_DPDA_ALM_OPE_EQ	}
		},
		6,3,0,1,E_DPDA_ALM_SUB6_TOVER_ALM_ANT_C
	},
	{
		"TOVER ALM#AntD",
		{
			{	E_DPDA_ALM_FACTOR_OPE_OR,(UINT*) &f_dpdaw_almCollectInfo[E_DPDA_ALM_COLLECT_INFO_A201_43C8],(UINT*) &f_dpdar_almJdgInfo[E_DPDA_ALM_BIT_TOVER_D],E_DPDA_ALM_OPE_BITON	},
			{	E_DPDA_ALM_FACTOR_OPE_AND,(UINT*) &f_dpdaw_almCollectInfo[E_DPDA_ALM_COLLECT_INFO_TX_CAR_D],(UINT*) &f_dpdar_almJdgInfo[E_DPDA_ALM_BIT_CAR_OFF],E_DPDA_ALM_OPE_NE	},
			{	E_DPDA_ALM_FACTOR_OPE_AND,(UINT*) &f_dpdaw_almCollectInfo[E_DPDA_ALM_COLLECT_INFO_ANT_STAT_D],(UINT*) &f_dpdar_almJdgInfo[E_DPDA_ALM_BIT_ANT_ENA],E_DPDA_ALM_OPE_EQ	},
			{	E_DPDA_ALM_FACTOR_OPE_AND,(UINT*) &f_dpdaw_almCollectInfo[E_DPDA_ALM_COLLECT_INFO_B100_004C],(UINT*) &f_dpdar_almJdgInfo[E_DPDA_ALM_BIT_RFSTOP],E_DPDA_ALM_OPE_EQ	},
			{	E_DPDA_ALM_FACTOR_OPE_AND,(UINT*) &f_dpdaw_almCollectInfo[E_DPDA_ALM_COLLECT_INFO_A200_0720],(UINT*) &f_dpdar_almJdgInfo[E_DPDA_ALM_BIT_HARD_PAOFF],E_DPDA_ALM_OPE_BITOFF	},
			{	E_DPDA_ALM_FACTOR_OPE_AND,(UINT*) &f_dpdaw_almCollectInfo[E_DPDA_ALM_COLLECT_INFO_B100_005C],(UINT*) &f_dpdar_almJdgInfo[E_DPDA_ALM_BIT_RFSTOP],E_DPDA_ALM_OPE_EQ	}
		},
		6,3,0,1,E_DPDA_ALM_SUB6_TOVER_ALM_ANT_D
	},
	{
		"Rx Gain ALM#AntA",
		{
			{	E_DPDA_ALM_FACTOR_OPE_OR,(UINT*)&f_dpdaw_almCollectInfo[E_DPDA_ALM_COLLECT_INFO_ANT_RXPOW_A],(UINT*) &f_dpdaw_almThreshold[E_DPDA_ALM_THRESH_RX_GAIN_MIN][D_DPDA_ANTA],E_DPDA_ALM_OPE_LE	},
			{	E_DPDA_ALM_FACTOR_OPE_AND,(UINT*) &f_dpdaw_almCollectInfo[E_DPDA_ALM_COLLECT_INFO_RX_CAR_A],(UINT*) &f_dpdar_almJdgInfo[E_DPDA_ALM_BIT_CAR_OFF],E_DPDA_ALM_OPE_NE	},
			{	E_DPDA_ALM_FACTOR_OPE_AND,(UINT*) &f_dpdaw_almCollectInfo[E_DPDA_ALM_COLLECT_INFO_B100_0040],(UINT*) &f_dpdar_almJdgInfo[E_DPDA_ALM_BIT_RFBLK],E_DPDA_ALM_OPE_NE	},
			{	E_DPDA_ALM_FACTOR_OPE_AND,(UINT*) &f_dpdaw_almCollectInfo[E_DPDA_ALM_COLLECT_INFO_A200_0720],(UINT*) &f_dpdar_almJdgInfo[E_DPDA_ALM_BIT_HARD_PAOFF],E_DPDA_ALM_OPE_BITOFF	}
		},
		4,10,0,1,E_DPDA_ALM_SUB6_RX_GAIN_ALM_ANT_A
	},
	{
		"Rx Gain ALM#AntB",
		{
			{	E_DPDA_ALM_FACTOR_OPE_OR,(UINT*)&f_dpdaw_almCollectInfo[E_DPDA_ALM_COLLECT_INFO_ANT_RXPOW_B],(UINT*) &f_dpdaw_almThreshold[E_DPDA_ALM_THRESH_RX_GAIN_MIN][D_DPDA_ANTB],E_DPDA_ALM_OPE_LE	},
			{	E_DPDA_ALM_FACTOR_OPE_AND,(UINT*) &f_dpdaw_almCollectInfo[E_DPDA_ALM_COLLECT_INFO_RX_CAR_B],(UINT*) &f_dpdar_almJdgInfo[E_DPDA_ALM_BIT_CAR_OFF],E_DPDA_ALM_OPE_NE	},
			{	E_DPDA_ALM_FACTOR_OPE_AND,(UINT*) &f_dpdaw_almCollectInfo[E_DPDA_ALM_COLLECT_INFO_B100_0044],(UINT*) &f_dpdar_almJdgInfo[E_DPDA_ALM_BIT_RFBLK],E_DPDA_ALM_OPE_NE	},
			{	E_DPDA_ALM_FACTOR_OPE_AND,(UINT*) &f_dpdaw_almCollectInfo[E_DPDA_ALM_COLLECT_INFO_A200_0720],(UINT*) &f_dpdar_almJdgInfo[E_DPDA_ALM_BIT_HARD_PAOFF],E_DPDA_ALM_OPE_BITOFF	}
		},
		4,10,0,1,E_DPDA_ALM_SUB6_RX_GAIN_ALM_ANT_B
	},
	{
		"Rx Gain ALM#AntC",
		{
			{	E_DPDA_ALM_FACTOR_OPE_OR,(UINT*)&f_dpdaw_almCollectInfo[E_DPDA_ALM_COLLECT_INFO_ANT_RXPOW_C],(UINT*) &f_dpdaw_almThreshold[E_DPDA_ALM_THRESH_RX_GAIN_MIN][D_DPDA_ANTC],E_DPDA_ALM_OPE_LE	},
			{	E_DPDA_ALM_FACTOR_OPE_AND,(UINT*) &f_dpdaw_almCollectInfo[E_DPDA_ALM_COLLECT_INFO_RX_CAR_C],(UINT*) &f_dpdar_almJdgInfo[E_DPDA_ALM_BIT_CAR_OFF],E_DPDA_ALM_OPE_NE	},
			{	E_DPDA_ALM_FACTOR_OPE_AND,(UINT*) &f_dpdaw_almCollectInfo[E_DPDA_ALM_COLLECT_INFO_B100_0048],(UINT*) &f_dpdar_almJdgInfo[E_DPDA_ALM_BIT_RFBLK],E_DPDA_ALM_OPE_NE	},
			{	E_DPDA_ALM_FACTOR_OPE_AND,(UINT*) &f_dpdaw_almCollectInfo[E_DPDA_ALM_COLLECT_INFO_A200_0720],(UINT*) &f_dpdar_almJdgInfo[E_DPDA_ALM_BIT_HARD_PAOFF],E_DPDA_ALM_OPE_BITOFF	}
		},
		4,10,0,1,E_DPDA_ALM_SUB6_RX_GAIN_ALM_ANT_C
	},
	{
		"Rx Gain ALM#AntD",
		{
			{	E_DPDA_ALM_FACTOR_OPE_OR,(UINT*)&f_dpdaw_almCollectInfo[E_DPDA_ALM_COLLECT_INFO_ANT_RXPOW_D],(UINT*) &f_dpdaw_almThreshold[E_DPDA_ALM_THRESH_RX_GAIN_MIN][D_DPDA_ANTD],E_DPDA_ALM_OPE_LE	},
			{	E_DPDA_ALM_FACTOR_OPE_AND,(UINT*) &f_dpdaw_almCollectInfo[E_DPDA_ALM_COLLECT_INFO_RX_CAR_D],(UINT*) &f_dpdar_almJdgInfo[E_DPDA_ALM_BIT_CAR_OFF],E_DPDA_ALM_OPE_NE	},
			{	E_DPDA_ALM_FACTOR_OPE_AND,(UINT*) &f_dpdaw_almCollectInfo[E_DPDA_ALM_COLLECT_INFO_B100_004C],(UINT*) &f_dpdar_almJdgInfo[E_DPDA_ALM_BIT_RFBLK],E_DPDA_ALM_OPE_NE	},
			{	E_DPDA_ALM_FACTOR_OPE_AND,(UINT*) &f_dpdaw_almCollectInfo[E_DPDA_ALM_COLLECT_INFO_A200_0720],(UINT*) &f_dpdar_almJdgInfo[E_DPDA_ALM_BIT_HARD_PAOFF],E_DPDA_ALM_OPE_BITOFF	}
		},
		4,10,0,1,E_DPDA_ALM_SUB6_RX_GAIN_ALM_ANT_D
	},

	{
		"VSWR ALM#AntA",
		{
			/* DPD OFF時はVSWR値を無効値としているので判定には入れない */
			{	E_DPDA_ALM_FACTOR_OPE_OR,(UINT*)&f_dpdaw_statusInfo.iVswrRL[D_RRH_ANT_A],(UINT*) &f_dpdaw_almThreshold[E_DPDA_ALM_THRESH_VSWR][D_DPDA_ANTA],E_DPDA_ALM_OPE_GE_SIGNED	},
			{	E_DPDA_ALM_FACTOR_OPE_AND,(UINT*) &f_dpdaw_almCollectInfo[E_DPDA_ALM_COLLECT_INFO_TX_CAR_A],(UINT*) &f_dpdar_almJdgInfo[E_DPDA_ALM_BIT_CAR_OFF],E_DPDA_ALM_OPE_NE	},
			{	E_DPDA_ALM_FACTOR_OPE_AND,(UINT*) &f_dpdaw_almCollectInfo[E_DPDA_ALM_COLLECT_INFO_ANT_STAT_A],(UINT*) &f_dpdar_almJdgInfo[E_DPDA_ALM_BIT_ANT_ENA],E_DPDA_ALM_OPE_EQ	},
			{	E_DPDA_ALM_FACTOR_OPE_AND,(UINT*) &f_dpdaw_almCollectInfo[E_DPDA_ALM_COLLECT_INFO_B100_0040],(UINT*) &f_dpdar_almJdgInfo[E_DPDA_ALM_BIT_RFSTOP],E_DPDA_ALM_OPE_EQ	},
			{	E_DPDA_ALM_FACTOR_OPE_AND,(UINT*) &f_dpdaw_almCollectInfo[E_DPDA_ALM_COLLECT_INFO_A200_0720],(UINT*) &f_dpdar_almJdgInfo[E_DPDA_ALM_BIT_HARD_PAOFF],E_DPDA_ALM_OPE_BITOFF	},
			{	E_DPDA_ALM_FACTOR_OPE_AND,(UINT*) &f_dpdaw_almCollectInfo[E_DPDA_ALM_COLLECT_INFO_B100_0050],(UINT*) &f_dpdar_almJdgInfo[E_DPDA_ALM_BIT_RFSTOP],E_DPDA_ALM_OPE_EQ	}
		},
		6,10,0,1,E_DPDA_ALM_SUB6_VSWR_ALM_ANT_A
	},

	{
		"VSWR ALM#AntB",
		{
			/* DPD OFF時はVSWR値を無効値としているので判定には入れない */
			{	E_DPDA_ALM_FACTOR_OPE_OR,(UINT*)&f_dpdaw_statusInfo.iVswrRL[D_RRH_ANT_B],(UINT*) &f_dpdaw_almThreshold[E_DPDA_ALM_THRESH_VSWR][D_RRH_ANT_B],E_DPDA_ALM_OPE_GE_SIGNED	},
			{	E_DPDA_ALM_FACTOR_OPE_AND,(UINT*) &f_dpdaw_almCollectInfo[E_DPDA_ALM_COLLECT_INFO_TX_CAR_B],(UINT*) &f_dpdar_almJdgInfo[E_DPDA_ALM_BIT_CAR_OFF],E_DPDA_ALM_OPE_NE	},
			{	E_DPDA_ALM_FACTOR_OPE_AND,(UINT*) &f_dpdaw_almCollectInfo[E_DPDA_ALM_COLLECT_INFO_ANT_STAT_B],(UINT*) &f_dpdar_almJdgInfo[E_DPDA_ALM_BIT_ANT_ENA],E_DPDA_ALM_OPE_EQ	},
			{	E_DPDA_ALM_FACTOR_OPE_AND,(UINT*) &f_dpdaw_almCollectInfo[E_DPDA_ALM_COLLECT_INFO_B100_0044],(UINT*) &f_dpdar_almJdgInfo[E_DPDA_ALM_BIT_RFSTOP],E_DPDA_ALM_OPE_EQ	},
			{	E_DPDA_ALM_FACTOR_OPE_AND,(UINT*) &f_dpdaw_almCollectInfo[E_DPDA_ALM_COLLECT_INFO_A200_0720],(UINT*) &f_dpdar_almJdgInfo[E_DPDA_ALM_BIT_HARD_PAOFF],E_DPDA_ALM_OPE_BITOFF	},
			{	E_DPDA_ALM_FACTOR_OPE_AND,(UINT*) &f_dpdaw_almCollectInfo[E_DPDA_ALM_COLLECT_INFO_B100_0054],(UINT*) &f_dpdar_almJdgInfo[E_DPDA_ALM_BIT_RFSTOP],E_DPDA_ALM_OPE_EQ	}
		},
		6,10,0,1,E_DPDA_ALM_SUB6_VSWR_ALM_ANT_B
	},

	{
		"VSWR ALM#AntC",
		{
			/* DPD OFF時はVSWR値を無効値としているので判定には入れない */
			{	E_DPDA_ALM_FACTOR_OPE_OR,(UINT*)&f_dpdaw_statusInfo.iVswrRL[D_RRH_ANT_C],(UINT*) &f_dpdaw_almThreshold[E_DPDA_ALM_THRESH_VSWR][D_RRH_ANT_C],E_DPDA_ALM_OPE_GE_SIGNED	},
			{	E_DPDA_ALM_FACTOR_OPE_AND,(UINT*) &f_dpdaw_almCollectInfo[E_DPDA_ALM_COLLECT_INFO_TX_CAR_C],(UINT*) &f_dpdar_almJdgInfo[E_DPDA_ALM_BIT_CAR_OFF],E_DPDA_ALM_OPE_NE	},
			{	E_DPDA_ALM_FACTOR_OPE_AND,(UINT*) &f_dpdaw_almCollectInfo[E_DPDA_ALM_COLLECT_INFO_ANT_STAT_C],(UINT*) &f_dpdar_almJdgInfo[E_DPDA_ALM_BIT_ANT_ENA],E_DPDA_ALM_OPE_EQ	},
			{	E_DPDA_ALM_FACTOR_OPE_AND,(UINT*) &f_dpdaw_almCollectInfo[E_DPDA_ALM_COLLECT_INFO_B100_0048],(UINT*) &f_dpdar_almJdgInfo[E_DPDA_ALM_BIT_RFSTOP],E_DPDA_ALM_OPE_EQ	},
			{	E_DPDA_ALM_FACTOR_OPE_AND,(UINT*) &f_dpdaw_almCollectInfo[E_DPDA_ALM_COLLECT_INFO_A200_0720],(UINT*) &f_dpdar_almJdgInfo[E_DPDA_ALM_BIT_HARD_PAOFF],E_DPDA_ALM_OPE_BITOFF	},
			{	E_DPDA_ALM_FACTOR_OPE_AND,(UINT*) &f_dpdaw_almCollectInfo[E_DPDA_ALM_COLLECT_INFO_B100_0058],(UINT*) &f_dpdar_almJdgInfo[E_DPDA_ALM_BIT_RFSTOP],E_DPDA_ALM_OPE_EQ	}
		},
		6,10,0,1,E_DPDA_ALM_SUB6_VSWR_ALM_ANT_C
	},
	
	{
		"VSWR ALM#AntD",
		{
			/* DPD OFF時はVSWR値を無効値としているので判定には入れない */
			{	E_DPDA_ALM_FACTOR_OPE_OR,(UINT*)&f_dpdaw_statusInfo.iVswrRL[D_RRH_ANT_D],(UINT*) &f_dpdaw_almThreshold[E_DPDA_ALM_THRESH_VSWR][D_RRH_ANT_D],E_DPDA_ALM_OPE_GE_SIGNED	},
			{	E_DPDA_ALM_FACTOR_OPE_AND,(UINT*) &f_dpdaw_almCollectInfo[E_DPDA_ALM_COLLECT_INFO_TX_CAR_D],(UINT*) &f_dpdar_almJdgInfo[E_DPDA_ALM_BIT_CAR_OFF],E_DPDA_ALM_OPE_NE	},
			{	E_DPDA_ALM_FACTOR_OPE_AND,(UINT*) &f_dpdaw_almCollectInfo[E_DPDA_ALM_COLLECT_INFO_ANT_STAT_D],(UINT*) &f_dpdar_almJdgInfo[E_DPDA_ALM_BIT_ANT_ENA],E_DPDA_ALM_OPE_EQ	},
			{	E_DPDA_ALM_FACTOR_OPE_AND,(UINT*) &f_dpdaw_almCollectInfo[E_DPDA_ALM_COLLECT_INFO_B100_004C],(UINT*) &f_dpdar_almJdgInfo[E_DPDA_ALM_BIT_RFSTOP],E_DPDA_ALM_OPE_EQ	},
			{	E_DPDA_ALM_FACTOR_OPE_AND,(UINT*) &f_dpdaw_almCollectInfo[E_DPDA_ALM_COLLECT_INFO_A200_0720],(UINT*) &f_dpdar_almJdgInfo[E_DPDA_ALM_BIT_HARD_PAOFF],E_DPDA_ALM_OPE_BITOFF	},
			{	E_DPDA_ALM_FACTOR_OPE_AND,(UINT*) &f_dpdaw_almCollectInfo[E_DPDA_ALM_COLLECT_INFO_B100_005C],(UINT*) &f_dpdar_almJdgInfo[E_DPDA_ALM_BIT_RFSTOP],E_DPDA_ALM_OPE_EQ	}
		},
		6,10,0,1,E_DPDA_ALM_SUB6_VSWR_ALM_ANT_D
	},

	{
		"Temperature too high",
		{
			{	E_DPDA_ALM_FACTOR_OPE_OR,(UINT*) &f_dpdaw_statusInfo.Temperature,(UINT*)&f_dpdaw_almThreshold[E_DPDA_ALM_THRESH_HIGH_TEMP][D_DPDA_ANTA],E_DPDA_ALM_OPE_GE_SIGNED	}
		},
		1,5,5,0,E_DPDA_ALM_SUB6_TEMP_ALM_HIGH
	},
	{
		"Temperature too low",
		{
			{	E_DPDA_ALM_FACTOR_OPE_OR,(UINT*) &f_dpdaw_statusInfo.Temperature,(UINT*)&f_dpdaw_almThreshold[E_DPDA_ALM_THRESH_LOW_TEMP][D_DPDA_ANTA],E_DPDA_ALM_OPE_LT_SIGNED	}
		},
		1,5,5,0,E_DPDA_ALM_SUB6_TEMP_ALM_LOW
	}

};

/*!
 * @name DPDA Alarm Information Table(mmW)
 * @note DPDA Alarm Information Table(mmW)
 * @{
 */
const	T_DPDA_ALM_INFO	f_dpdar_almInfo_mmW[E_DPDA_ALM_MMW_NUM_MAX] = {
	{
		"JC-PLL Unlock",
		{
			{	E_DPDA_ALM_FACTOR_OPE_OR, (UINT*)&f_dpdaw_almCollectInfo[E_DPDA_ALM_COLLECT_INFO_A000_0200], (UINT*) &f_dpdar_almJdgInfo[E_DPDA_ALM_BIT_JCPLL_UNLOCK_ALM], E_DPDA_ALM_OPE_BITON }
		},
		/* アラーム要因数	アラーム発生回数 アラーム回復回数	回復なしフラグ 	Instance Id */
		1,	3,	0,	1,	E_DPDA_ALM_MMW_JCPLL_UNLOCK_ALM	
	},
	{	/*	fault追加(State&Faults v1.5)	*/
		"RF-PLL Unlock",
		{
			{	E_DPDA_ALM_FACTOR_OPE_OR, (UINT*)&f_dpdaw_almCollectInfo[E_DPDA_ALM_COLLECT_INFO_RFPLL_6E], (UINT*) &f_dpdar_almJdgInfo[E_DPDA_ALM_BIT_RFPLL_UNLOCK_ALM], E_DPDA_ALM_OPE_NE },
			{	E_DPDA_ALM_FACTOR_OPE_AND, (UINT*)&f_dpdaw_rficSetupCmp, (UINT*) &f_dpdaw_rficSetupCmp, E_DPDA_ALM_OPE_BITON }
		},
		/* アラーム要因数	アラーム発生回数 アラーム回復回数	回復なしフラグ 	Instance Id */
		2,	3,	0,	1,	E_DPDA_ALM_MMW_RFPLL_UNLOCK_ALM	
	},
	{
		"RF Module PS ALM",
		{
			{	E_DPDA_ALM_FACTOR_OPE_OR, (UINT*)&f_dpdaw_almCollectInfo[E_DPDA_ALM_COLLECT_INFO_A000_0200],(UINT*) &f_dpdar_almJdgInfo[E_DPDA_ALM_BIT_PS_ALM],E_DPDA_ALM_OPE_BITON	}
		},
		1,	5,	0,	1,	E_DPDA_ALM_MMW_PS_ALM	
	},
	{
		"GateBias Power",
		{
			{	E_DPDA_ALM_FACTOR_OPE_OR,(UINT*)&f_dpdaw_almCollectInfo[E_DPDA_ALM_COLLECT_INFO_A000_0200],(UINT*) &f_dpdar_almJdgInfo[E_DPDA_ALM_BIT_POW_ERR1],E_DPDA_ALM_OPE_BITON	}
		},
		1,	5,	0,	1,	E_DPDA_ALM_MMW_POW_ERR1
	},
	{
		"RFIC Power",
		{
			{	E_DPDA_ALM_FACTOR_OPE_OR,(UINT*)&f_dpdaw_almCollectInfo[E_DPDA_ALM_COLLECT_INFO_A000_0200],(UINT*) &f_dpdar_almJdgInfo[E_DPDA_ALM_BIT_POW_ERR2],E_DPDA_ALM_OPE_BITON	}
		},
		1,	5,	0,	1,	E_DPDA_ALM_MMW_POW_ERR2
	},
	{
		"LLB SYS PLL Unlock",
		{
			{	E_DPDA_ALM_FACTOR_OPE_OR,(UINT*)&f_dpdaw_almCollectInfo[E_DPDA_ALM_COLLECT_INFO_A000_0200],(UINT*) &f_dpdar_almJdgInfo[E_DPDA_ALM_BIT_SYS_PLL_UNLOCK_LLB],E_DPDA_ALM_OPE_BITON	}
		},
		1,	3,	0,	1,	E_DPDA_ALM_MMW_SYS_PLL_UNLOCK_LLB
	},
	{
		"LLB ICPLL Unlock",
		{
			{	E_DPDA_ALM_FACTOR_OPE_OR,(UINT*)&f_dpdaw_almCollectInfo[E_DPDA_ALM_COLLECT_INFO_A000_0200],(UINT*) &f_dpdar_almJdgInfo[E_DPDA_ALM_BIT_IC_PLL_UNLOCK_LLB],E_DPDA_ALM_OPE_BITON	}
		},
		1,	3,	0,	1,	E_DPDA_ALM_MMW_IC_PLL_UNLOCK_LLB
	},	
	{
		"LLB ETHPLL Unlock",
		{
			{	E_DPDA_ALM_FACTOR_OPE_OR,(UINT*)&f_dpdaw_almCollectInfo[E_DPDA_ALM_COLLECT_INFO_A000_0200],(UINT*) &f_dpdar_almJdgInfo[E_DPDA_ALM_BIT_ETH_PLL_UNLOCK_LLB],E_DPDA_ALM_OPE_BITON	}
		},
		1,	3,	0,	1,	E_DPDA_ALM_MMW_ETH_PLL_UNLOCK_LLB
	},	
	{
		"LLB_TRX PCIE Root Error",
		{
			{	E_DPDA_ALM_FACTOR_OPE_OR,(UINT*)&f_dpdaw_almCollectInfo[E_DPDA_ALM_COLLECT_INFO_A000_0200],(UINT*) &f_dpdar_almJdgInfo[E_DPDA_ALM_BIT_TRX1_PCIE_ERR1_LLB],E_DPDA_ALM_OPE_BITON	}
		},
		1,	3,	0,	1,	E_DPDA_ALM_MMW_TRX1_PCIE_ERR1_LLB
	},	
	{
		"LLB_TRX PCIE EndPoint Error",
		{
			{	E_DPDA_ALM_FACTOR_OPE_OR,(UINT*)&f_dpdaw_almCollectInfo[E_DPDA_ALM_COLLECT_INFO_A000_0200],(UINT*) &f_dpdar_almJdgInfo[E_DPDA_ALM_BIT_TRX1_PCIE_ERR2_LLB],E_DPDA_ALM_OPE_BITON	}
		},
		1,	3,	0,	1,	E_DPDA_ALM_MMW_TRX1_PCIE_ERR2_LLB
	},	
	{
		"LLB_TRX SV bus failure",
		{
			{	E_DPDA_ALM_FACTOR_OPE_OR,(UINT*)&f_dpdaw_almCollectInfo[E_DPDA_ALM_COLLECT_INFO_A000_0200],(UINT*) &f_dpdar_almJdgInfo[E_DPDA_ALM_BIT_TRX1_SV_FAIL_LLB],E_DPDA_ALM_OPE_BITON	}
		},
		1,	3,	0,	1,	E_DPDA_ALM_MMW_TRX1_SV_FAIL_LLB
	},
	{
		"Ether Alm",
		{
			{	E_DPDA_ALM_FACTOR_OPE_OR,(UINT*)&f_dpdaw_almCollectInfo[E_DPDA_ALM_COLLECT_INFO_A000_0210],(UINT*) &f_dpdar_almJdgInfo[E_DPDA_ALM_BIT_ETHER_ALM],E_DPDA_ALM_OPE_BITON	}
		},
		1,	3,	0,	1,	E_DPDA_ALM_MMW_ETHER_ALM
	},
	{
		"SRAM Correct Error",
		{
			{	E_DPDA_ALM_FACTOR_OPE_OR,(UINT*)&f_dpdaw_almCollectInfo[E_DPDA_ALM_COLLECT_INFO_A000_0210],(UINT*) &f_dpdar_almJdgInfo[E_DPDA_ALM_BIT_SRAM_CON_ERR],E_DPDA_ALM_OPE_BITON	}
		},
		1,	5,	0,	1,	E_DPDA_ALM_MMW_SRAM_CON_ERR
	},
	{
		"SRAM UnCorrect Error",
		{
			{	E_DPDA_ALM_FACTOR_OPE_OR,(UINT*)&f_dpdaw_almCollectInfo[E_DPDA_ALM_COLLECT_INFO_A000_0210],(UINT*) &f_dpdar_almJdgInfo[E_DPDA_ALM_BIT_SRAM_UNCON_ERR],E_DPDA_ALM_OPE_BITON	}
		},
		1,	5,	0,	1,	E_DPDA_ALM_MMW_SRAM_UNCON_ERR
	},
	{
		"LLB_TRX IC TX ERR",
		{
			{	E_DPDA_ALM_FACTOR_OPE_OR,(UINT*)&f_dpdaw_almCollectInfo[E_DPDA_ALM_COLLECT_INFO_A000_0B10],(UINT*) &f_dpdar_almJdgInfo[E_DPDA_ALM_BIT_TRX1_IC_TX_ERR_LLB],E_DPDA_ALM_OPE_BITON	}
		},
		1,	3,	0,	1,	E_DPDA_ALM_MMW_TRX1_IC_TX_ERR_LLB
	},
	{
		"LLB_TRX IC RX ERR",
		{
			{	E_DPDA_ALM_FACTOR_OPE_OR,(UINT*)&f_dpdaw_almCollectInfo[E_DPDA_ALM_COLLECT_INFO_A000_0B20],(UINT*) &f_dpdar_almJdgInfo[E_DPDA_ALM_BIT_TRX1_IC_RX_ERR_LLB],E_DPDA_ALM_OPE_BITON	},
			{	E_DPDA_ALM_FACTOR_OPE_OR,(UINT*)&f_dpdaw_almCollectInfo[E_DPDA_ALM_COLLECT_INFO_A000_0B30],(UINT*) &f_dpdar_almJdgInfo[E_DPDA_ALM_BIT_TRX1_IC_RX_ERR_LLB2],E_DPDA_ALM_OPE_BITON	}
		},
		2,	10,	0,	1,	E_DPDA_ALM_MMW_TRX1_IC_RX_ERR_LLB
	},	
	{
		"TRX_LLB IC TX ERR",
		{
			{	E_DPDA_ALM_FACTOR_OPE_OR,(UINT*)&f_dpdaw_almCollectInfo[E_DPDA_ALM_COLLECT_INFO_B000_0B10],(UINT*) &f_dpdar_almJdgInfo[E_DPDA_ALM_BIT_TRX1_IC_TX_ERR_TRX],E_DPDA_ALM_OPE_BITON	}
		},
		1,	3,	0,	1,	E_DPDA_ALM_MMW_TRX1_IC_TX_ERR_TRX
	},
	{
		"TRX_LLB IC RX ERR",
		{
			{	E_DPDA_ALM_FACTOR_OPE_OR,(UINT*)&f_dpdaw_almCollectInfo[E_DPDA_ALM_COLLECT_INFO_B000_0B20],(UINT*) &f_dpdar_almJdgInfo[E_DPDA_ALM_BIT_TRX1_IC_RX_ERR_TRX],E_DPDA_ALM_OPE_BITON	}
		},
		1,	10,	0,	1,	E_DPDA_ALM_MMW_TRX1_IC_RX_ERR_TRX
	},
	{
		"TRX SYS PLL Unlock",
		{
			{	E_DPDA_ALM_FACTOR_OPE_OR,(UINT*)&f_dpdaw_almCollectInfo[E_DPDA_ALM_COLLECT_INFO_B000_0200],(UINT*) &f_dpdar_almJdgInfo[E_DPDA_ALM_BIT_SYS_PLL_UNLOCK_TRX1],E_DPDA_ALM_OPE_BITON	}
		},
		1,	3,	0,	1,	E_DPDA_ALM_MMW_SYS_PLL_UNLOCK_TRX1
	},
	{
		"TRX ICPLL Unlock",
		{
			{	E_DPDA_ALM_FACTOR_OPE_OR,(UINT*)&f_dpdaw_almCollectInfo[E_DPDA_ALM_COLLECT_INFO_B000_0200],(UINT*) &f_dpdar_almJdgInfo[E_DPDA_ALM_BIT_IC_PLL_UNLOCK_TRX1],E_DPDA_ALM_OPE_BITON	}
		},
		1,	3,	0,	1,	E_DPDA_ALM_MMW_IC_PLL_UNLOCK_TRX1
	},
	{
		"TRX PHYICPLLULCK1",
		{
			{	E_DPDA_ALM_FACTOR_OPE_OR,(UINT*)&f_dpdaw_almCollectInfo[E_DPDA_ALM_COLLECT_INFO_B000_0200],(UINT*) &f_dpdar_almJdgInfo[E_DPDA_ALM_BIT_PHYICPLLULCK1_TRX1],E_DPDA_ALM_OPE_BITON	}
		},
		1,3,0,1,E_DPDA_ALM_MMW_PHYICPLLULCK1_TRX1
	},
	{
		"TRX PHYICPLLULCK2",
		{
			{	E_DPDA_ALM_FACTOR_OPE_OR,(UINT*)&f_dpdaw_almCollectInfo[E_DPDA_ALM_COLLECT_INFO_B000_0200],(UINT*) &f_dpdar_almJdgInfo[E_DPDA_ALM_BIT_PHYICPLLULCK2_TRX1],E_DPDA_ALM_OPE_BITON	}
		},
		1,3,0,1,E_DPDA_ALM_MMW_PHYICPLLULCK2_TRX1												/* Instance Id			*/
	},
	{
		"TRX PHYPOWALM",
		{
			{	E_DPDA_ALM_FACTOR_OPE_OR,(UINT*)&f_dpdaw_almCollectInfo[E_DPDA_ALM_COLLECT_INFO_B000_0200],(UINT*) &f_dpdar_almJdgInfo[E_DPDA_ALM_BIT_PHYPOWALM_TRX1],E_DPDA_ALM_OPE_BITON	}
		},
		1,3,0,1,E_DPDA_ALM_MMW_PHYPOWALM_TRX1												/* Instance Id			*/
	},
	{
		"TRX PHYJS1PLLULCK",
		{
			{	E_DPDA_ALM_FACTOR_OPE_OR,(UINT*)&f_dpdaw_almCollectInfo[E_DPDA_ALM_COLLECT_INFO_B000_0200],(UINT*) &f_dpdar_almJdgInfo[E_DPDA_ALM_BIT_PHYJS1PLLULCK_TRX1],E_DPDA_ALM_OPE_BITON	}
		},
		1,3,0,1,E_DPDA_ALM_MMW_PHYJS1PLLULCK_TRX1
	},
	{
		"TRX#1 SV bus failure",
		{
			{	E_DPDA_ALM_FACTOR_OPE_OR,(UINT*)&f_dpdaw_almCollectInfo[E_DPDA_ALM_COLLECT_INFO_B000_0200],(UINT*) &f_dpdar_almJdgInfo[E_DPDA_ALM_BIT_TRX1_SV_FAIL_TRX1],E_DPDA_ALM_OPE_BITON	}
		},
		1,3,0,1,E_DPDA_ALM_MMW_TRX1_SV_FAIL_TRX1												/* Instance Id			*/
	},
	{
		"TRX/RFIC#1 TX_JESD IF ERR",
		{
			{	E_DPDA_ALM_FACTOR_OPE_OR,(UINT*)&f_dpdaw_almCollectInfo[E_DPDA_ALM_COLLECT_INFO_B000_0210],(UINT*) &f_dpdar_almJdgInfo[E_DPDA_ALM_BIT_R1_TX_JESD_ERR_TRX1],E_DPDA_ALM_OPE_BITON	}
		},
		1,3,0,1,E_DPDA_ALM_MMW_R1_TX_JESD_ERR_TRX1												/* Instance Id			*/
	},
	{
		"TRX/RFIC#1  RX_JESD IF ERR",
		{
			{	E_DPDA_ALM_FACTOR_OPE_OR,(UINT*)&f_dpdaw_almCollectInfo[E_DPDA_ALM_COLLECT_INFO_B000_0210],(UINT*) &f_dpdar_almJdgInfo[E_DPDA_ALM_BIT_R1_RX_JESD_ERR_TRX1],E_DPDA_ALM_OPE_BITON	}
		},
		1,3,0,1,E_DPDA_ALM_MMW_R1_RX_JESD_ERR_TRX1												/* Instance Id			*/
	},
	{
		"LMB Correct Error",
		{
			{	E_DPDA_ALM_FACTOR_OPE_OR,(UINT*)&f_dpdaw_almCollectInfo[E_DPDA_ALM_COLLECT_INFO_B000_0210],(UINT*) &f_dpdar_almJdgInfo[E_DPDA_ALM_BIT_LMB_COR_ERR],E_DPDA_ALM_OPE_BITON	}
		},
		1,5,0,1,E_DPDA_ALM_MMW_LMB_COR_ERR											/* Instance Id			*/
	},
	{
		"LMB UnCorrect Error",
		{
			{	E_DPDA_ALM_FACTOR_OPE_OR,(UINT*)&f_dpdaw_almCollectInfo[E_DPDA_ALM_COLLECT_INFO_B000_0210],(UINT*) &f_dpdar_almJdgInfo[E_DPDA_ALM_BIT_LMB_UNCOR_ERR],E_DPDA_ALM_OPE_BITON	}
		},
		1,5,0,1,E_DPDA_ALM_MMW_LMB_UNCOR_ERR											/* Instance Id			*/
	},
	{	/*	fault追加(State&Faults v1.5)	*/
		"TXDAC ALM",
		{
			{	E_DPDA_ALM_FACTOR_OPE_OR,(UINT*)&f_dpdaw_almCollectInfo[E_DPDA_ALM_COLLECT_INFO_TXDAC_281],(UINT*) &f_dpdar_almJdgInfo[E_DPDA_ALM_BIT_TXDAC_ALM1],E_DPDA_ALM_OPE_BITOFF	},
			{	E_DPDA_ALM_FACTOR_OPE_OR,(UINT*)&f_dpdaw_almCollectInfo[E_DPDA_ALM_COLLECT_INFO_TXDAC_7B5],(UINT*) &f_dpdar_almJdgInfo[E_DPDA_ALM_BIT_TXDAC_ALM2],E_DPDA_ALM_OPE_BITOFF	},
			{	E_DPDA_ALM_FACTOR_OPE_AND, (UINT*)&f_dpdaw_rficSetupCmp, (UINT*) &f_dpdaw_rficSetupCmp, E_DPDA_ALM_OPE_BITON }
		},
		3,3,0,1,E_DPDA_ALM_MMW_TXDAC_ALM
	},
	{	/*	fault追加(State&Faults v1.5)	*/
		"RXADC ALM",
		{
			{	E_DPDA_ALM_FACTOR_OPE_OR,(UINT*)&f_dpdaw_almCollectInfo[E_DPDA_ALM_COLLECT_INFO_RXADC_56F],(UINT*) &f_dpdar_almJdgInfo[E_DPDA_ALM_BIT_RXADC_ALM1],E_DPDA_ALM_OPE_BITOFF	},
			{	E_DPDA_ALM_FACTOR_OPE_OR,(UINT*)&f_dpdaw_almCollectInfo[E_DPDA_ALM_COLLECT_INFO_RXADC_11B],(UINT*) &f_dpdar_almJdgInfo[E_DPDA_ALM_BIT_RXADC_ALM2],E_DPDA_ALM_OPE_BITOFF	},
			{	E_DPDA_ALM_FACTOR_OPE_AND, (UINT*)&f_dpdaw_rficSetupCmp, (UINT*) &f_dpdaw_rficSetupCmp, E_DPDA_ALM_OPE_BITON }
		},
		3,3,0,1,E_DPDA_ALM_MMW_RXADC_ALM
	},
	{
		"TOVER ALM#AntA",
		{
			{	E_DPDA_ALM_FACTOR_OPE_OR,(UINT*) &f_dpdaw_almCollectInfo[E_DPDA_ALM_COLLECT_INFO_A201_43C8],(UINT*) &f_dpdar_almJdgInfo[E_DPDA_ALM_BIT_TOVER_A],E_DPDA_ALM_OPE_BITON	},
			{	E_DPDA_ALM_FACTOR_OPE_AND,(UINT*) &f_dpdaw_almCollectInfo[E_DPDA_ALM_COLLECT_INFO_TX_CAR_A],(UINT*) &f_dpdar_almJdgInfo[E_DPDA_ALM_BIT_CAR_OFF],E_DPDA_ALM_OPE_NE	},
			{	E_DPDA_ALM_FACTOR_OPE_AND,(UINT*) &f_dpdaw_almCollectInfo[E_DPDA_ALM_COLLECT_INFO_ANT_STAT_A],(UINT*) &f_dpdar_almJdgInfo[E_DPDA_ALM_BIT_ANT_ENA],E_DPDA_ALM_OPE_EQ	},
			{	E_DPDA_ALM_FACTOR_OPE_AND,(UINT*) &f_dpdaw_almCollectInfo[E_DPDA_ALM_COLLECT_INFO_B100_0040],(UINT*) &f_dpdar_almJdgInfo[E_DPDA_ALM_BIT_RFSTOP],E_DPDA_ALM_OPE_EQ	},
			{	E_DPDA_ALM_FACTOR_OPE_AND,(UINT*) &f_dpdaw_almCollectInfo[E_DPDA_ALM_COLLECT_INFO_A200_0720],(UINT*) &f_dpdar_almJdgInfo[E_DPDA_ALM_BIT_HARD_PAOFF],E_DPDA_ALM_OPE_BITOFF	},
			{	E_DPDA_ALM_FACTOR_OPE_AND,(UINT*) &f_dpdaw_almCollectInfo[E_DPDA_ALM_COLLECT_INFO_B100_0050],(UINT*) &f_dpdar_almJdgInfo[E_DPDA_ALM_BIT_RFSTOP],E_DPDA_ALM_OPE_EQ	}

		},
		6,3,0,1,E_DPDA_ALM_MMW_TOVER_ALM_ANT_A												/* Instance Id			*/
	},
	{
		"TOVER ALM#AntB",
		{
			{	E_DPDA_ALM_FACTOR_OPE_OR,(UINT*) &f_dpdaw_almCollectInfo[E_DPDA_ALM_COLLECT_INFO_A201_43C8],(UINT*) &f_dpdar_almJdgInfo[E_DPDA_ALM_BIT_TOVER_B],E_DPDA_ALM_OPE_BITON	},
			{	E_DPDA_ALM_FACTOR_OPE_AND,(UINT*) &f_dpdaw_almCollectInfo[E_DPDA_ALM_COLLECT_INFO_TX_CAR_B],(UINT*) &f_dpdar_almJdgInfo[E_DPDA_ALM_BIT_CAR_OFF],E_DPDA_ALM_OPE_NE	},
			{	E_DPDA_ALM_FACTOR_OPE_AND,(UINT*) &f_dpdaw_almCollectInfo[E_DPDA_ALM_COLLECT_INFO_ANT_STAT_B],(UINT*) &f_dpdar_almJdgInfo[E_DPDA_ALM_BIT_ANT_ENA],E_DPDA_ALM_OPE_EQ	},
			{	E_DPDA_ALM_FACTOR_OPE_AND,(UINT*) &f_dpdaw_almCollectInfo[E_DPDA_ALM_COLLECT_INFO_B100_0044],(UINT*) &f_dpdar_almJdgInfo[E_DPDA_ALM_BIT_RFSTOP],E_DPDA_ALM_OPE_EQ	},
			{	E_DPDA_ALM_FACTOR_OPE_AND,(UINT*) &f_dpdaw_almCollectInfo[E_DPDA_ALM_COLLECT_INFO_A200_0720],(UINT*) &f_dpdar_almJdgInfo[E_DPDA_ALM_BIT_HARD_PAOFF],E_DPDA_ALM_OPE_BITOFF	},
			{	E_DPDA_ALM_FACTOR_OPE_AND,(UINT*) &f_dpdaw_almCollectInfo[E_DPDA_ALM_COLLECT_INFO_B100_0054],(UINT*) &f_dpdar_almJdgInfo[E_DPDA_ALM_BIT_RFSTOP],E_DPDA_ALM_OPE_EQ	}

		},
		6,3,0,1,E_DPDA_ALM_MMW_TOVER_ALM_ANT_B												/* Instance Id			*/
	},
	{
		"Rx Gain ALM#AntA",
		{
			{	E_DPDA_ALM_FACTOR_OPE_OR,  (UINT*)&f_dpdaw_statusInfoExt.RxGainCompVal[D_RRH_ANT_A],          (UINT*)&f_dpdaw_almThreshold[E_DPDA_ALM_THRESH_RX_GAIN_MIN][D_DPDA_ANTA], E_DPDA_ALM_OPE_LE_SIGNED	},
			{	E_DPDA_ALM_FACTOR_OPE_AND, (UINT*)&f_dpdaw_almCollectInfo[E_DPDA_ALM_COLLECT_INFO_RX_CAR_A],  (UINT*)&f_dpdar_almJdgInfo[E_DPDA_ALM_BIT_CAR_OFF],                       E_DPDA_ALM_OPE_NE			},
			{	E_DPDA_ALM_FACTOR_OPE_AND, (UINT*)&f_dpdaw_almCollectInfo[E_DPDA_ALM_COLLECT_INFO_B100_0040], (UINT*)&f_dpdar_almJdgInfo[E_DPDA_ALM_BIT_RFBLK],                         E_DPDA_ALM_OPE_NE			},
			{	E_DPDA_ALM_FACTOR_OPE_AND, (UINT*)&f_dpdaw_almCollectInfo[E_DPDA_ALM_COLLECT_INFO_A200_0720], (UINT*)&f_dpdar_almJdgInfo[E_DPDA_ALM_BIT_HARD_PAOFF],                    E_DPDA_ALM_OPE_BITOFF		}
		},
		4,10,0,1,E_DPDA_ALM_MMW_RX_GAIN_ALM_ANT_A												/* Instance Id			*/
	},
	{
		"Rx Gain ALM#AntB",
		{
			{	E_DPDA_ALM_FACTOR_OPE_OR,  (UINT*)&f_dpdaw_statusInfoExt.RxGainCompVal[D_RRH_ANT_B],          (UINT*)&f_dpdaw_almThreshold[E_DPDA_ALM_THRESH_RX_GAIN_MIN][D_DPDA_ANTB], E_DPDA_ALM_OPE_LE_SIGNED	},
			{	E_DPDA_ALM_FACTOR_OPE_AND, (UINT*)&f_dpdaw_almCollectInfo[E_DPDA_ALM_COLLECT_INFO_RX_CAR_B],  (UINT*)&f_dpdar_almJdgInfo[E_DPDA_ALM_BIT_CAR_OFF],                       E_DPDA_ALM_OPE_NE			},
			{	E_DPDA_ALM_FACTOR_OPE_AND, (UINT*)&f_dpdaw_almCollectInfo[E_DPDA_ALM_COLLECT_INFO_B100_0044], (UINT*)&f_dpdar_almJdgInfo[E_DPDA_ALM_BIT_RFBLK],                         E_DPDA_ALM_OPE_NE			},
			{	E_DPDA_ALM_FACTOR_OPE_AND, (UINT*)&f_dpdaw_almCollectInfo[E_DPDA_ALM_COLLECT_INFO_A200_0720], (UINT*)&f_dpdar_almJdgInfo[E_DPDA_ALM_BIT_HARD_PAOFF],                    E_DPDA_ALM_OPE_BITOFF		}
		},
		4,10,0,1,E_DPDA_ALM_MMW_RX_GAIN_ALM_ANT_B												/* Instance Id			*/
	},
	{
		"Temperature too high",
		{
			{	E_DPDA_ALM_FACTOR_OPE_OR,(UINT*) &f_dpdaw_statusInfo.Temperature,(UINT*) &f_dpdaw_almThreshold[E_DPDA_ALM_THRESH_HIGH_TEMP][D_DPDA_ANTA],E_DPDA_ALM_OPE_GE_SIGNED	}
		},
		1,5,5,0,E_DPDA_ALM_MMW_TEMP_ALM_HIGH												/* Instance Id			*/
	},
	{
		"Temperature too low",
		{
			{	E_DPDA_ALM_FACTOR_OPE_OR,(UINT*) &f_dpdaw_statusInfo.Temperature,(UINT*) &f_dpdaw_almThreshold[E_DPDA_ALM_THRESH_LOW_TEMP][D_DPDA_ANTA],E_DPDA_ALM_OPE_LT_SIGNED	}
		},
		1,5,5,0,E_DPDA_ALM_MMW_TEMP_ALM_LOW												/* Instance Id			*/
	},
	{
		"Txpower detector V01",
		{
			{	E_DPDA_ALM_FACTOR_OPE_OR,(UINT*) &f_dpdaw_statusInfo.txPwrPsum_avg[D_DPDA_ANTA],(UINT*) &f_dpdaw_almThreshold[E_DPDA_ALM_THRESH_TX_PWR_AVR][D_DPDA_ANTA],E_DPDA_ALM_OPE_GE_SIGNED	},
			{	E_DPDA_ALM_FACTOR_OPE_AND,(UINT*) &f_dpdaw_almCollectInfo[E_DPDA_ALM_COLLECT_INFO_TX_CAR_A],(UINT*) &f_dpdar_almJdgInfo[E_DPDA_ALM_BIT_CAR_OFF],E_DPDA_ALM_OPE_NE	},
			{	E_DPDA_ALM_FACTOR_OPE_AND,(UINT*) &f_dpdaw_almCollectInfo[E_DPDA_ALM_COLLECT_INFO_ANT_STAT_A],(UINT*) &f_dpdar_almJdgInfo[E_DPDA_ALM_BIT_ANT_ENA],E_DPDA_ALM_OPE_EQ	},
			{	E_DPDA_ALM_FACTOR_OPE_AND,(UINT*) &f_dpdaw_almCollectInfo[E_DPDA_ALM_COLLECT_INFO_B100_0040],(UINT*) &f_dpdar_almJdgInfo[E_DPDA_ALM_BIT_RFSTOP],E_DPDA_ALM_OPE_EQ	},
			{	E_DPDA_ALM_FACTOR_OPE_AND, (UINT*)&f_dpdaw_teston_flag, (UINT*) &f_dpdaw_teston_flag, E_DPDA_ALM_OPE_BITOFF },
			{	E_DPDA_ALM_FACTOR_OPE_AND,(UINT*) &f_dpdaw_almCollectInfo[E_DPDA_ALM_COLLECT_INFO_A200_0720],(UINT*) &f_dpdar_almJdgInfo[E_DPDA_ALM_BIT_HARD_PAOFF],E_DPDA_ALM_OPE_BITOFF	},
			{	E_DPDA_ALM_FACTOR_OPE_AND,(UINT*) &f_dpdaw_almCollectInfo[E_DPDA_ALM_COLLECT_INFO_B100_0050],(UINT*) &f_dpdar_almJdgInfo[E_DPDA_ALM_BIT_RFSTOP],E_DPDA_ALM_OPE_EQ	}
		},
		7,3,0,1,E_DPDA_ALM_MMW_TX_PWR_ALM_V01												/* Instance Id			*/
	},
	{
		"Txpower detector V02",
		{
			{	E_DPDA_ALM_FACTOR_OPE_OR,(UINT*) &f_dpdaw_statusInfo.txPwrPsum[D_DPDA_ANTA][1],(UINT*) &f_dpdaw_almThreshold[E_DPDA_ALM_THRESH_TX_PWR][D_DPDA_ANTA],E_DPDA_ALM_OPE_GE	},
			{	E_DPDA_ALM_FACTOR_OPE_AND,(UINT*) &f_dpdaw_almCollectInfo[E_DPDA_ALM_COLLECT_INFO_TX_CAR_A],(UINT*) &f_dpdar_almJdgInfo[E_DPDA_ALM_BIT_CAR_OFF],E_DPDA_ALM_OPE_NE	},
			{	E_DPDA_ALM_FACTOR_OPE_AND,(UINT*) &f_dpdaw_almCollectInfo[E_DPDA_ALM_COLLECT_INFO_ANT_STAT_A],(UINT*) &f_dpdar_almJdgInfo[E_DPDA_ALM_BIT_ANT_ENA],E_DPDA_ALM_OPE_EQ	},
			{	E_DPDA_ALM_FACTOR_OPE_AND,(UINT*) &f_dpdaw_almCollectInfo[E_DPDA_ALM_COLLECT_INFO_B100_0040],(UINT*) &f_dpdar_almJdgInfo[E_DPDA_ALM_BIT_RFSTOP],E_DPDA_ALM_OPE_EQ	},
			{	E_DPDA_ALM_FACTOR_OPE_AND, (UINT*)&f_dpdaw_teston_flag, (UINT*) &f_dpdaw_teston_flag, E_DPDA_ALM_OPE_BITOFF }
		},
		5,2,0,1,E_DPDA_ALM_MMW_TX_PWR_ALM_V02												/* Instance Id			*/
	},
	{
		"Txpower detector V03",
		{
			{	E_DPDA_ALM_FACTOR_OPE_OR,(UINT*) &f_dpdaw_statusInfo.txPwrPsum[D_DPDA_ANTA][2],(UINT*) &f_dpdaw_almThreshold[E_DPDA_ALM_THRESH_TX_PWR][D_DPDA_ANTA],E_DPDA_ALM_OPE_GE	},
			{	E_DPDA_ALM_FACTOR_OPE_AND,(UINT*) &f_dpdaw_almCollectInfo[E_DPDA_ALM_COLLECT_INFO_TX_CAR_A],(UINT*) &f_dpdar_almJdgInfo[E_DPDA_ALM_BIT_CAR_OFF],E_DPDA_ALM_OPE_NE	},
			{	E_DPDA_ALM_FACTOR_OPE_AND,(UINT*) &f_dpdaw_almCollectInfo[E_DPDA_ALM_COLLECT_INFO_ANT_STAT_A],(UINT*) &f_dpdar_almJdgInfo[E_DPDA_ALM_BIT_ANT_ENA],E_DPDA_ALM_OPE_EQ	},
			{	E_DPDA_ALM_FACTOR_OPE_AND,(UINT*) &f_dpdaw_almCollectInfo[E_DPDA_ALM_COLLECT_INFO_B100_0040],(UINT*) &f_dpdar_almJdgInfo[E_DPDA_ALM_BIT_RFSTOP],E_DPDA_ALM_OPE_EQ	},
			{	E_DPDA_ALM_FACTOR_OPE_AND, (UINT*)&f_dpdaw_teston_flag, (UINT*) &f_dpdaw_teston_flag, E_DPDA_ALM_OPE_BITOFF }
		},
		5,2,0,1,E_DPDA_ALM_MMW_TX_PWR_ALM_V03												/* Instance Id			*/
	},
	{
		"Txpower detector V04",
		{
			{	E_DPDA_ALM_FACTOR_OPE_OR,(UINT*) &f_dpdaw_statusInfo.txPwrPsum[D_DPDA_ANTA][3],(UINT*) &f_dpdaw_almThreshold[E_DPDA_ALM_THRESH_TX_PWR][D_DPDA_ANTA],E_DPDA_ALM_OPE_GE	},
			{	E_DPDA_ALM_FACTOR_OPE_AND,(UINT*) &f_dpdaw_almCollectInfo[E_DPDA_ALM_COLLECT_INFO_TX_CAR_A],(UINT*) &f_dpdar_almJdgInfo[E_DPDA_ALM_BIT_CAR_OFF],E_DPDA_ALM_OPE_NE	},
			{	E_DPDA_ALM_FACTOR_OPE_AND,(UINT*) &f_dpdaw_almCollectInfo[E_DPDA_ALM_COLLECT_INFO_ANT_STAT_A],(UINT*) &f_dpdar_almJdgInfo[E_DPDA_ALM_BIT_ANT_ENA],E_DPDA_ALM_OPE_EQ	},
			{	E_DPDA_ALM_FACTOR_OPE_AND,(UINT*) &f_dpdaw_almCollectInfo[E_DPDA_ALM_COLLECT_INFO_B100_0040],(UINT*) &f_dpdar_almJdgInfo[E_DPDA_ALM_BIT_RFSTOP],E_DPDA_ALM_OPE_EQ	},
			{	E_DPDA_ALM_FACTOR_OPE_AND, (UINT*)&f_dpdaw_teston_flag, (UINT*) &f_dpdaw_teston_flag, E_DPDA_ALM_OPE_BITOFF }
		},
		5,2,0,1,E_DPDA_ALM_MMW_TX_PWR_ALM_V04												/* Instance Id			*/
	},
	{
		"Txpower detector V05",
		{
			{	E_DPDA_ALM_FACTOR_OPE_OR,(UINT*) &f_dpdaw_statusInfo.txPwrPsum[D_DPDA_ANTA][4],(UINT*) &f_dpdaw_almThreshold[E_DPDA_ALM_THRESH_TX_PWR][D_DPDA_ANTA],E_DPDA_ALM_OPE_GE	},
			{	E_DPDA_ALM_FACTOR_OPE_AND,(UINT*) &f_dpdaw_almCollectInfo[E_DPDA_ALM_COLLECT_INFO_TX_CAR_A],(UINT*) &f_dpdar_almJdgInfo[E_DPDA_ALM_BIT_CAR_OFF],E_DPDA_ALM_OPE_NE	},
			{	E_DPDA_ALM_FACTOR_OPE_AND,(UINT*) &f_dpdaw_almCollectInfo[E_DPDA_ALM_COLLECT_INFO_ANT_STAT_A],(UINT*) &f_dpdar_almJdgInfo[E_DPDA_ALM_BIT_ANT_ENA],E_DPDA_ALM_OPE_EQ	},
			{	E_DPDA_ALM_FACTOR_OPE_AND,(UINT*) &f_dpdaw_almCollectInfo[E_DPDA_ALM_COLLECT_INFO_B100_0040],(UINT*) &f_dpdar_almJdgInfo[E_DPDA_ALM_BIT_RFSTOP],E_DPDA_ALM_OPE_EQ	},
			{	E_DPDA_ALM_FACTOR_OPE_AND, (UINT*)&f_dpdaw_teston_flag, (UINT*) &f_dpdaw_teston_flag, E_DPDA_ALM_OPE_BITOFF }
		},
		5,2,0,1,E_DPDA_ALM_MMW_TX_PWR_ALM_V05												/* Instance Id			*/
	},
	{
		"Txpower detector V06",
		{
			{	E_DPDA_ALM_FACTOR_OPE_OR,(UINT*) &f_dpdaw_statusInfo.txPwrPsum[D_DPDA_ANTA][5],(UINT*) &f_dpdaw_almThreshold[E_DPDA_ALM_THRESH_TX_PWR][D_DPDA_ANTA],E_DPDA_ALM_OPE_GE	},
			{	E_DPDA_ALM_FACTOR_OPE_AND,(UINT*) &f_dpdaw_almCollectInfo[E_DPDA_ALM_COLLECT_INFO_TX_CAR_A],(UINT*) &f_dpdar_almJdgInfo[E_DPDA_ALM_BIT_CAR_OFF],E_DPDA_ALM_OPE_NE	},
			{	E_DPDA_ALM_FACTOR_OPE_AND,(UINT*) &f_dpdaw_almCollectInfo[E_DPDA_ALM_COLLECT_INFO_ANT_STAT_A],(UINT*) &f_dpdar_almJdgInfo[E_DPDA_ALM_BIT_ANT_ENA],E_DPDA_ALM_OPE_EQ	},
			{	E_DPDA_ALM_FACTOR_OPE_AND,(UINT*) &f_dpdaw_almCollectInfo[E_DPDA_ALM_COLLECT_INFO_B100_0040],(UINT*) &f_dpdar_almJdgInfo[E_DPDA_ALM_BIT_RFSTOP],E_DPDA_ALM_OPE_EQ	},
			{	E_DPDA_ALM_FACTOR_OPE_AND, (UINT*)&f_dpdaw_teston_flag, (UINT*) &f_dpdaw_teston_flag, E_DPDA_ALM_OPE_BITOFF }
		},
		5,2,0,1,E_DPDA_ALM_MMW_TX_PWR_ALM_V06												/* Instance Id			*/
	},
	{
		"Txpower detector V07",
		{
			{	E_DPDA_ALM_FACTOR_OPE_OR,(UINT*) &f_dpdaw_statusInfo.txPwrPsum[D_DPDA_ANTA][6],(UINT*) &f_dpdaw_almThreshold[E_DPDA_ALM_THRESH_TX_PWR][D_DPDA_ANTA],E_DPDA_ALM_OPE_GE	},
			{	E_DPDA_ALM_FACTOR_OPE_AND,(UINT*) &f_dpdaw_almCollectInfo[E_DPDA_ALM_COLLECT_INFO_TX_CAR_A],(UINT*) &f_dpdar_almJdgInfo[E_DPDA_ALM_BIT_CAR_OFF],E_DPDA_ALM_OPE_NE	},
			{	E_DPDA_ALM_FACTOR_OPE_AND,(UINT*) &f_dpdaw_almCollectInfo[E_DPDA_ALM_COLLECT_INFO_ANT_STAT_A],(UINT*) &f_dpdar_almJdgInfo[E_DPDA_ALM_BIT_ANT_ENA],E_DPDA_ALM_OPE_EQ	},
			{	E_DPDA_ALM_FACTOR_OPE_AND,(UINT*) &f_dpdaw_almCollectInfo[E_DPDA_ALM_COLLECT_INFO_B100_0040],(UINT*) &f_dpdar_almJdgInfo[E_DPDA_ALM_BIT_RFSTOP],E_DPDA_ALM_OPE_EQ	},
			{	E_DPDA_ALM_FACTOR_OPE_AND, (UINT*)&f_dpdaw_teston_flag, (UINT*) &f_dpdaw_teston_flag, E_DPDA_ALM_OPE_BITOFF }
		},
		5,2,0,1,E_DPDA_ALM_MMW_TX_PWR_ALM_V07												/* Instance Id			*/
	},
	{
		"Txpower detector V08",
		{
			{	E_DPDA_ALM_FACTOR_OPE_OR,(UINT*) &f_dpdaw_statusInfo.txPwrPsum[D_DPDA_ANTA][7],(UINT*) &f_dpdaw_almThreshold[E_DPDA_ALM_THRESH_TX_PWR][D_DPDA_ANTA],E_DPDA_ALM_OPE_GE	},
			{	E_DPDA_ALM_FACTOR_OPE_AND,(UINT*) &f_dpdaw_almCollectInfo[E_DPDA_ALM_COLLECT_INFO_TX_CAR_A],(UINT*) &f_dpdar_almJdgInfo[E_DPDA_ALM_BIT_CAR_OFF],E_DPDA_ALM_OPE_NE	},
			{	E_DPDA_ALM_FACTOR_OPE_AND,(UINT*) &f_dpdaw_almCollectInfo[E_DPDA_ALM_COLLECT_INFO_ANT_STAT_A],(UINT*) &f_dpdar_almJdgInfo[E_DPDA_ALM_BIT_ANT_ENA],E_DPDA_ALM_OPE_EQ	},
			{	E_DPDA_ALM_FACTOR_OPE_AND,(UINT*) &f_dpdaw_almCollectInfo[E_DPDA_ALM_COLLECT_INFO_B100_0040],(UINT*) &f_dpdar_almJdgInfo[E_DPDA_ALM_BIT_RFSTOP],E_DPDA_ALM_OPE_EQ	},
			{	E_DPDA_ALM_FACTOR_OPE_AND, (UINT*)&f_dpdaw_teston_flag, (UINT*) &f_dpdaw_teston_flag, E_DPDA_ALM_OPE_BITOFF }
		},
		5,2,0,1,E_DPDA_ALM_MMW_TX_PWR_ALM_V08												/* Instance Id			*/
	},
	{
		"Txpower detector V09",
		{
			{	E_DPDA_ALM_FACTOR_OPE_OR,(UINT*) &f_dpdaw_statusInfo.txPwrPsum[D_DPDA_ANTA][8],(UINT*) &f_dpdaw_almThreshold[E_DPDA_ALM_THRESH_TX_PWR][D_DPDA_ANTA],E_DPDA_ALM_OPE_GE	},
			{	E_DPDA_ALM_FACTOR_OPE_AND,(UINT*) &f_dpdaw_almCollectInfo[E_DPDA_ALM_COLLECT_INFO_TX_CAR_A],(UINT*) &f_dpdar_almJdgInfo[E_DPDA_ALM_BIT_CAR_OFF],E_DPDA_ALM_OPE_NE	},
			{	E_DPDA_ALM_FACTOR_OPE_AND,(UINT*) &f_dpdaw_almCollectInfo[E_DPDA_ALM_COLLECT_INFO_ANT_STAT_A],(UINT*) &f_dpdar_almJdgInfo[E_DPDA_ALM_BIT_ANT_ENA],E_DPDA_ALM_OPE_EQ	},
			{	E_DPDA_ALM_FACTOR_OPE_AND,(UINT*) &f_dpdaw_almCollectInfo[E_DPDA_ALM_COLLECT_INFO_B100_0040],(UINT*) &f_dpdar_almJdgInfo[E_DPDA_ALM_BIT_RFSTOP],E_DPDA_ALM_OPE_EQ	},
			{	E_DPDA_ALM_FACTOR_OPE_AND, (UINT*)&f_dpdaw_teston_flag, (UINT*) &f_dpdaw_teston_flag, E_DPDA_ALM_OPE_BITOFF }
		},
		5,2,0,1,E_DPDA_ALM_MMW_TX_PWR_ALM_V09												/* Instance Id			*/
	},
	{
		"Txpower detector V10",
		{
			{	E_DPDA_ALM_FACTOR_OPE_OR,(UINT*) &f_dpdaw_statusInfo.txPwrPsum[D_DPDA_ANTA][9],(UINT*) &f_dpdaw_almThreshold[E_DPDA_ALM_THRESH_TX_PWR][D_DPDA_ANTA],E_DPDA_ALM_OPE_GE	},
			{	E_DPDA_ALM_FACTOR_OPE_AND,(UINT*) &f_dpdaw_almCollectInfo[E_DPDA_ALM_COLLECT_INFO_TX_CAR_A],(UINT*) &f_dpdar_almJdgInfo[E_DPDA_ALM_BIT_CAR_OFF],E_DPDA_ALM_OPE_NE	},
			{	E_DPDA_ALM_FACTOR_OPE_AND,(UINT*) &f_dpdaw_almCollectInfo[E_DPDA_ALM_COLLECT_INFO_ANT_STAT_A],(UINT*) &f_dpdar_almJdgInfo[E_DPDA_ALM_BIT_ANT_ENA],E_DPDA_ALM_OPE_EQ	},
			{	E_DPDA_ALM_FACTOR_OPE_AND,(UINT*) &f_dpdaw_almCollectInfo[E_DPDA_ALM_COLLECT_INFO_B100_0040],(UINT*) &f_dpdar_almJdgInfo[E_DPDA_ALM_BIT_RFSTOP],E_DPDA_ALM_OPE_EQ	},
			{	E_DPDA_ALM_FACTOR_OPE_AND, (UINT*)&f_dpdaw_teston_flag, (UINT*) &f_dpdaw_teston_flag, E_DPDA_ALM_OPE_BITOFF }
		},
		5,2,0,1,E_DPDA_ALM_MMW_TX_PWR_ALM_V10												/* Instance Id			*/
	},
	{
		"Txpower detector V11",
		{
			{	E_DPDA_ALM_FACTOR_OPE_OR,(UINT*) &f_dpdaw_statusInfo.txPwrPsum[D_DPDA_ANTA][10],(UINT*) &f_dpdaw_almThreshold[E_DPDA_ALM_THRESH_TX_PWR][D_DPDA_ANTA],E_DPDA_ALM_OPE_GE	},
			{	E_DPDA_ALM_FACTOR_OPE_AND,(UINT*) &f_dpdaw_almCollectInfo[E_DPDA_ALM_COLLECT_INFO_TX_CAR_A],(UINT*) &f_dpdar_almJdgInfo[E_DPDA_ALM_BIT_CAR_OFF],E_DPDA_ALM_OPE_NE	},
			{	E_DPDA_ALM_FACTOR_OPE_AND,(UINT*) &f_dpdaw_almCollectInfo[E_DPDA_ALM_COLLECT_INFO_ANT_STAT_A],(UINT*) &f_dpdar_almJdgInfo[E_DPDA_ALM_BIT_ANT_ENA],E_DPDA_ALM_OPE_EQ	},
			{	E_DPDA_ALM_FACTOR_OPE_AND,(UINT*) &f_dpdaw_almCollectInfo[E_DPDA_ALM_COLLECT_INFO_B100_0040],(UINT*) &f_dpdar_almJdgInfo[E_DPDA_ALM_BIT_RFSTOP],E_DPDA_ALM_OPE_EQ	},
			{	E_DPDA_ALM_FACTOR_OPE_AND, (UINT*)&f_dpdaw_teston_flag, (UINT*) &f_dpdaw_teston_flag, E_DPDA_ALM_OPE_BITOFF }
		},
		5,2,0,1,E_DPDA_ALM_MMW_TX_PWR_ALM_V11												/* Instance Id			*/
	},
	{
		"Txpower detector V12",
		{
			{	E_DPDA_ALM_FACTOR_OPE_OR,(UINT*) &f_dpdaw_statusInfo.txPwrPsum[D_DPDA_ANTA][11],(UINT*) &f_dpdaw_almThreshold[E_DPDA_ALM_THRESH_TX_PWR][D_DPDA_ANTA],E_DPDA_ALM_OPE_GE	},
			{	E_DPDA_ALM_FACTOR_OPE_AND,(UINT*) &f_dpdaw_almCollectInfo[E_DPDA_ALM_COLLECT_INFO_TX_CAR_A],(UINT*) &f_dpdar_almJdgInfo[E_DPDA_ALM_BIT_CAR_OFF],E_DPDA_ALM_OPE_NE	},
			{	E_DPDA_ALM_FACTOR_OPE_AND,(UINT*) &f_dpdaw_almCollectInfo[E_DPDA_ALM_COLLECT_INFO_ANT_STAT_A],(UINT*) &f_dpdar_almJdgInfo[E_DPDA_ALM_BIT_ANT_ENA],E_DPDA_ALM_OPE_EQ	},
			{	E_DPDA_ALM_FACTOR_OPE_AND,(UINT*) &f_dpdaw_almCollectInfo[E_DPDA_ALM_COLLECT_INFO_B100_0040],(UINT*) &f_dpdar_almJdgInfo[E_DPDA_ALM_BIT_RFSTOP],E_DPDA_ALM_OPE_EQ	},
			{	E_DPDA_ALM_FACTOR_OPE_AND, (UINT*)&f_dpdaw_teston_flag, (UINT*) &f_dpdaw_teston_flag, E_DPDA_ALM_OPE_BITOFF }
		},
		5,2,0,1,E_DPDA_ALM_MMW_TX_PWR_ALM_V12												/* Instance Id			*/
	},
	{
		"Txpower detector V13",
		{
			{	E_DPDA_ALM_FACTOR_OPE_OR,(UINT*) &f_dpdaw_statusInfo.txPwrPsum[D_DPDA_ANTA][12],(UINT*) &f_dpdaw_almThreshold[E_DPDA_ALM_THRESH_TX_PWR][D_DPDA_ANTA],E_DPDA_ALM_OPE_GE	},
			{	E_DPDA_ALM_FACTOR_OPE_AND,(UINT*) &f_dpdaw_almCollectInfo[E_DPDA_ALM_COLLECT_INFO_TX_CAR_A],(UINT*) &f_dpdar_almJdgInfo[E_DPDA_ALM_BIT_CAR_OFF],E_DPDA_ALM_OPE_NE	},
			{	E_DPDA_ALM_FACTOR_OPE_AND,(UINT*) &f_dpdaw_almCollectInfo[E_DPDA_ALM_COLLECT_INFO_ANT_STAT_A],(UINT*) &f_dpdar_almJdgInfo[E_DPDA_ALM_BIT_ANT_ENA],E_DPDA_ALM_OPE_EQ	},
			{	E_DPDA_ALM_FACTOR_OPE_AND,(UINT*) &f_dpdaw_almCollectInfo[E_DPDA_ALM_COLLECT_INFO_B100_0040],(UINT*) &f_dpdar_almJdgInfo[E_DPDA_ALM_BIT_RFSTOP],E_DPDA_ALM_OPE_EQ	},
			{	E_DPDA_ALM_FACTOR_OPE_AND, (UINT*)&f_dpdaw_teston_flag, (UINT*) &f_dpdaw_teston_flag, E_DPDA_ALM_OPE_BITOFF }
		},
		5,2,0,1,E_DPDA_ALM_MMW_TX_PWR_ALM_V13												/* Instance Id			*/
	},
	{
		"Txpower detector V14",
		{
			{	E_DPDA_ALM_FACTOR_OPE_OR,(UINT*) &f_dpdaw_statusInfo.txPwrPsum[D_DPDA_ANTA][13],(UINT*) &f_dpdaw_almThreshold[E_DPDA_ALM_THRESH_TX_PWR][D_DPDA_ANTA],E_DPDA_ALM_OPE_GE	},
			{	E_DPDA_ALM_FACTOR_OPE_AND,(UINT*) &f_dpdaw_almCollectInfo[E_DPDA_ALM_COLLECT_INFO_TX_CAR_A],(UINT*) &f_dpdar_almJdgInfo[E_DPDA_ALM_BIT_CAR_OFF],E_DPDA_ALM_OPE_NE	},
			{	E_DPDA_ALM_FACTOR_OPE_AND,(UINT*) &f_dpdaw_almCollectInfo[E_DPDA_ALM_COLLECT_INFO_ANT_STAT_A],(UINT*) &f_dpdar_almJdgInfo[E_DPDA_ALM_BIT_ANT_ENA],E_DPDA_ALM_OPE_EQ	},
			{	E_DPDA_ALM_FACTOR_OPE_AND,(UINT*) &f_dpdaw_almCollectInfo[E_DPDA_ALM_COLLECT_INFO_B100_0040],(UINT*) &f_dpdar_almJdgInfo[E_DPDA_ALM_BIT_RFSTOP],E_DPDA_ALM_OPE_EQ	},
			{	E_DPDA_ALM_FACTOR_OPE_AND, (UINT*)&f_dpdaw_teston_flag, (UINT*) &f_dpdaw_teston_flag, E_DPDA_ALM_OPE_BITOFF }
		},
		5,2,0,1,E_DPDA_ALM_MMW_TX_PWR_ALM_V14												/* Instance Id			*/
	},
	{
		"Txpower detector V15",
		{
			{	E_DPDA_ALM_FACTOR_OPE_OR,(UINT*) &f_dpdaw_statusInfo.txPwrPsum[D_DPDA_ANTA][14],(UINT*) &f_dpdaw_almThreshold[E_DPDA_ALM_THRESH_TX_PWR][D_DPDA_ANTA],E_DPDA_ALM_OPE_GE	},
			{	E_DPDA_ALM_FACTOR_OPE_AND,(UINT*) &f_dpdaw_almCollectInfo[E_DPDA_ALM_COLLECT_INFO_TX_CAR_A],(UINT*) &f_dpdar_almJdgInfo[E_DPDA_ALM_BIT_CAR_OFF],E_DPDA_ALM_OPE_NE	},
			{	E_DPDA_ALM_FACTOR_OPE_AND,(UINT*) &f_dpdaw_almCollectInfo[E_DPDA_ALM_COLLECT_INFO_ANT_STAT_A],(UINT*) &f_dpdar_almJdgInfo[E_DPDA_ALM_BIT_ANT_ENA],E_DPDA_ALM_OPE_EQ	},
			{	E_DPDA_ALM_FACTOR_OPE_AND,(UINT*) &f_dpdaw_almCollectInfo[E_DPDA_ALM_COLLECT_INFO_B100_0040],(UINT*) &f_dpdar_almJdgInfo[E_DPDA_ALM_BIT_RFSTOP],E_DPDA_ALM_OPE_EQ	},
			{	E_DPDA_ALM_FACTOR_OPE_AND, (UINT*)&f_dpdaw_teston_flag, (UINT*) &f_dpdaw_teston_flag, E_DPDA_ALM_OPE_BITOFF }
		},
		5,2,0,1,E_DPDA_ALM_MMW_TX_PWR_ALM_V15												/* Instance Id			*/
	},
	{
		"Txpower detector V16",
		{
			{	E_DPDA_ALM_FACTOR_OPE_OR,(UINT*) &f_dpdaw_statusInfo.txPwrPsum[D_DPDA_ANTA][15],(UINT*) &f_dpdaw_almThreshold[E_DPDA_ALM_THRESH_TX_PWR][D_DPDA_ANTA],E_DPDA_ALM_OPE_GE	},
			{	E_DPDA_ALM_FACTOR_OPE_AND,(UINT*) &f_dpdaw_almCollectInfo[E_DPDA_ALM_COLLECT_INFO_TX_CAR_A],(UINT*) &f_dpdar_almJdgInfo[E_DPDA_ALM_BIT_CAR_OFF],E_DPDA_ALM_OPE_NE	},
			{	E_DPDA_ALM_FACTOR_OPE_AND,(UINT*) &f_dpdaw_almCollectInfo[E_DPDA_ALM_COLLECT_INFO_ANT_STAT_A],(UINT*) &f_dpdar_almJdgInfo[E_DPDA_ALM_BIT_ANT_ENA],E_DPDA_ALM_OPE_EQ	},
			{	E_DPDA_ALM_FACTOR_OPE_AND,(UINT*) &f_dpdaw_almCollectInfo[E_DPDA_ALM_COLLECT_INFO_B100_0040],(UINT*) &f_dpdar_almJdgInfo[E_DPDA_ALM_BIT_RFSTOP],E_DPDA_ALM_OPE_EQ	},
			{	E_DPDA_ALM_FACTOR_OPE_AND, (UINT*)&f_dpdaw_teston_flag, (UINT*) &f_dpdaw_teston_flag, E_DPDA_ALM_OPE_BITOFF }
		},
		5,2,0,1,E_DPDA_ALM_MMW_TX_PWR_ALM_V16												/* Instance Id			*/
	},
	{
		"Txpower detector H01",
		{
			{	E_DPDA_ALM_FACTOR_OPE_OR,(UINT*) &f_dpdaw_statusInfo.txPwrPsum_avg[D_DPDA_ANTB],(UINT*) &f_dpdaw_almThreshold[E_DPDA_ALM_THRESH_TX_PWR_AVR][D_DPDA_ANTB],E_DPDA_ALM_OPE_GE_SIGNED	},
			{	E_DPDA_ALM_FACTOR_OPE_AND,(UINT*) &f_dpdaw_almCollectInfo[E_DPDA_ALM_COLLECT_INFO_TX_CAR_B],(UINT*) &f_dpdar_almJdgInfo[E_DPDA_ALM_BIT_CAR_OFF],E_DPDA_ALM_OPE_NE	},
			{	E_DPDA_ALM_FACTOR_OPE_AND,(UINT*) &f_dpdaw_almCollectInfo[E_DPDA_ALM_COLLECT_INFO_ANT_STAT_B],(UINT*) &f_dpdar_almJdgInfo[E_DPDA_ALM_BIT_ANT_ENA],E_DPDA_ALM_OPE_EQ	},
			{	E_DPDA_ALM_FACTOR_OPE_AND,(UINT*) &f_dpdaw_almCollectInfo[E_DPDA_ALM_COLLECT_INFO_B100_0044],(UINT*) &f_dpdar_almJdgInfo[E_DPDA_ALM_BIT_RFSTOP],E_DPDA_ALM_OPE_EQ	},
			{	E_DPDA_ALM_FACTOR_OPE_AND, (UINT*)&f_dpdaw_teston_flag, (UINT*) &f_dpdaw_teston_flag, E_DPDA_ALM_OPE_BITOFF },
			{	E_DPDA_ALM_FACTOR_OPE_AND,(UINT*) &f_dpdaw_almCollectInfo[E_DPDA_ALM_COLLECT_INFO_A200_0720],(UINT*) &f_dpdar_almJdgInfo[E_DPDA_ALM_BIT_HARD_PAOFF],E_DPDA_ALM_OPE_BITOFF	},
			{	E_DPDA_ALM_FACTOR_OPE_AND,(UINT*) &f_dpdaw_almCollectInfo[E_DPDA_ALM_COLLECT_INFO_B100_0050],(UINT*) &f_dpdar_almJdgInfo[E_DPDA_ALM_BIT_RFSTOP],E_DPDA_ALM_OPE_EQ	}
		},
		7,3,0,1,E_DPDA_ALM_MMW_TX_PWR_ALM_H01												/* Instance Id			*/
	},
	{
		"Txpower detector H02",
		{
			{	E_DPDA_ALM_FACTOR_OPE_OR,(UINT*) &f_dpdaw_statusInfo.txPwrPsum[D_DPDA_ANTB][1],(UINT*) &f_dpdaw_almThreshold[E_DPDA_ALM_THRESH_TX_PWR][D_DPDA_ANTB],E_DPDA_ALM_OPE_GE	},
			{	E_DPDA_ALM_FACTOR_OPE_AND,(UINT*) &f_dpdaw_almCollectInfo[E_DPDA_ALM_COLLECT_INFO_TX_CAR_B],(UINT*) &f_dpdar_almJdgInfo[E_DPDA_ALM_BIT_CAR_OFF],E_DPDA_ALM_OPE_NE	},
			{	E_DPDA_ALM_FACTOR_OPE_AND,(UINT*) &f_dpdaw_almCollectInfo[E_DPDA_ALM_COLLECT_INFO_ANT_STAT_B],(UINT*) &f_dpdar_almJdgInfo[E_DPDA_ALM_BIT_ANT_ENA],E_DPDA_ALM_OPE_EQ	},
			{	E_DPDA_ALM_FACTOR_OPE_AND,(UINT*) &f_dpdaw_almCollectInfo[E_DPDA_ALM_COLLECT_INFO_B100_0044],(UINT*) &f_dpdar_almJdgInfo[E_DPDA_ALM_BIT_RFSTOP],E_DPDA_ALM_OPE_EQ	},
			{	E_DPDA_ALM_FACTOR_OPE_AND, (UINT*)&f_dpdaw_teston_flag, (UINT*) &f_dpdaw_teston_flag, E_DPDA_ALM_OPE_BITOFF }
		},
		5,2,0,1,E_DPDA_ALM_MMW_TX_PWR_ALM_H02												/* Instance Id			*/
	},
	{
		"Txpower detector H03",
		{
			{	E_DPDA_ALM_FACTOR_OPE_OR,(UINT*) &f_dpdaw_statusInfo.txPwrPsum[D_DPDA_ANTB][2],(UINT*) &f_dpdaw_almThreshold[E_DPDA_ALM_THRESH_TX_PWR][D_DPDA_ANTB],E_DPDA_ALM_OPE_GE	},
			{	E_DPDA_ALM_FACTOR_OPE_AND,(UINT*) &f_dpdaw_almCollectInfo[E_DPDA_ALM_COLLECT_INFO_TX_CAR_B],(UINT*) &f_dpdar_almJdgInfo[E_DPDA_ALM_BIT_CAR_OFF],E_DPDA_ALM_OPE_NE	},
			{	E_DPDA_ALM_FACTOR_OPE_AND,(UINT*) &f_dpdaw_almCollectInfo[E_DPDA_ALM_COLLECT_INFO_ANT_STAT_B],(UINT*) &f_dpdar_almJdgInfo[E_DPDA_ALM_BIT_ANT_ENA],E_DPDA_ALM_OPE_EQ	},
			{	E_DPDA_ALM_FACTOR_OPE_AND,(UINT*) &f_dpdaw_almCollectInfo[E_DPDA_ALM_COLLECT_INFO_B100_0044],(UINT*) &f_dpdar_almJdgInfo[E_DPDA_ALM_BIT_RFSTOP],E_DPDA_ALM_OPE_EQ	},
			{	E_DPDA_ALM_FACTOR_OPE_AND, (UINT*)&f_dpdaw_teston_flag, (UINT*) &f_dpdaw_teston_flag, E_DPDA_ALM_OPE_BITOFF }
		},
		5,2,0,1,E_DPDA_ALM_MMW_TX_PWR_ALM_H03												/* Instance Id			*/
	},
	{
		"Txpower detector H04",
		{
			{	E_DPDA_ALM_FACTOR_OPE_OR,(UINT*) &f_dpdaw_statusInfo.txPwrPsum[D_DPDA_ANTB][3],(UINT*) &f_dpdaw_almThreshold[E_DPDA_ALM_THRESH_TX_PWR][D_DPDA_ANTB],E_DPDA_ALM_OPE_GE	},
			{	E_DPDA_ALM_FACTOR_OPE_AND,(UINT*) &f_dpdaw_almCollectInfo[E_DPDA_ALM_COLLECT_INFO_TX_CAR_B],(UINT*) &f_dpdar_almJdgInfo[E_DPDA_ALM_BIT_CAR_OFF],E_DPDA_ALM_OPE_NE	},
			{	E_DPDA_ALM_FACTOR_OPE_AND,(UINT*) &f_dpdaw_almCollectInfo[E_DPDA_ALM_COLLECT_INFO_ANT_STAT_B],(UINT*) &f_dpdar_almJdgInfo[E_DPDA_ALM_BIT_ANT_ENA],E_DPDA_ALM_OPE_EQ	},
			{	E_DPDA_ALM_FACTOR_OPE_AND,(UINT*) &f_dpdaw_almCollectInfo[E_DPDA_ALM_COLLECT_INFO_B100_0044],(UINT*) &f_dpdar_almJdgInfo[E_DPDA_ALM_BIT_RFSTOP],E_DPDA_ALM_OPE_EQ	},
			{	E_DPDA_ALM_FACTOR_OPE_AND, (UINT*)&f_dpdaw_teston_flag, (UINT*) &f_dpdaw_teston_flag, E_DPDA_ALM_OPE_BITOFF }
		},
		5,2,0,1,E_DPDA_ALM_MMW_TX_PWR_ALM_H04												/* Instance Id			*/
	},
	{
		"Txpower detector H05",
		{
			{	E_DPDA_ALM_FACTOR_OPE_OR,(UINT*) &f_dpdaw_statusInfo.txPwrPsum[D_DPDA_ANTB][4],(UINT*) &f_dpdaw_almThreshold[E_DPDA_ALM_THRESH_TX_PWR][D_DPDA_ANTB],E_DPDA_ALM_OPE_GE	},
			{	E_DPDA_ALM_FACTOR_OPE_AND,(UINT*) &f_dpdaw_almCollectInfo[E_DPDA_ALM_COLLECT_INFO_TX_CAR_B],(UINT*) &f_dpdar_almJdgInfo[E_DPDA_ALM_BIT_CAR_OFF],E_DPDA_ALM_OPE_NE	},
			{	E_DPDA_ALM_FACTOR_OPE_AND,(UINT*) &f_dpdaw_almCollectInfo[E_DPDA_ALM_COLLECT_INFO_ANT_STAT_B],(UINT*) &f_dpdar_almJdgInfo[E_DPDA_ALM_BIT_ANT_ENA],E_DPDA_ALM_OPE_EQ	},
			{	E_DPDA_ALM_FACTOR_OPE_AND,(UINT*) &f_dpdaw_almCollectInfo[E_DPDA_ALM_COLLECT_INFO_B100_0044],(UINT*) &f_dpdar_almJdgInfo[E_DPDA_ALM_BIT_RFSTOP],E_DPDA_ALM_OPE_EQ	},
			{	E_DPDA_ALM_FACTOR_OPE_AND, (UINT*)&f_dpdaw_teston_flag, (UINT*) &f_dpdaw_teston_flag, E_DPDA_ALM_OPE_BITOFF }
		},
		5,2,0,1,E_DPDA_ALM_MMW_TX_PWR_ALM_H05												/* Instance Id			*/
	},
	{
		"Txpower detector H06",
		{
			{	E_DPDA_ALM_FACTOR_OPE_OR,(UINT*) &f_dpdaw_statusInfo.txPwrPsum[D_DPDA_ANTB][5],(UINT*) &f_dpdaw_almThreshold[E_DPDA_ALM_THRESH_TX_PWR][D_DPDA_ANTB],E_DPDA_ALM_OPE_GE	},
			{	E_DPDA_ALM_FACTOR_OPE_AND,(UINT*) &f_dpdaw_almCollectInfo[E_DPDA_ALM_COLLECT_INFO_TX_CAR_B],(UINT*) &f_dpdar_almJdgInfo[E_DPDA_ALM_BIT_CAR_OFF],E_DPDA_ALM_OPE_NE	},
			{	E_DPDA_ALM_FACTOR_OPE_AND,(UINT*) &f_dpdaw_almCollectInfo[E_DPDA_ALM_COLLECT_INFO_ANT_STAT_B],(UINT*) &f_dpdar_almJdgInfo[E_DPDA_ALM_BIT_ANT_ENA],E_DPDA_ALM_OPE_EQ	},
			{	E_DPDA_ALM_FACTOR_OPE_AND,(UINT*) &f_dpdaw_almCollectInfo[E_DPDA_ALM_COLLECT_INFO_B100_0044],(UINT*) &f_dpdar_almJdgInfo[E_DPDA_ALM_BIT_RFSTOP],E_DPDA_ALM_OPE_EQ	},
			{	E_DPDA_ALM_FACTOR_OPE_AND, (UINT*)&f_dpdaw_teston_flag, (UINT*) &f_dpdaw_teston_flag, E_DPDA_ALM_OPE_BITOFF }
		},
		5,2,0,1,E_DPDA_ALM_MMW_TX_PWR_ALM_H06												/* Instance Id			*/
	},
	{
		"Txpower detector H07",
		{
			{	E_DPDA_ALM_FACTOR_OPE_OR,(UINT*) &f_dpdaw_statusInfo.txPwrPsum[D_DPDA_ANTB][6],(UINT*) &f_dpdaw_almThreshold[E_DPDA_ALM_THRESH_TX_PWR][D_DPDA_ANTB],E_DPDA_ALM_OPE_GE	},
			{	E_DPDA_ALM_FACTOR_OPE_AND,(UINT*) &f_dpdaw_almCollectInfo[E_DPDA_ALM_COLLECT_INFO_TX_CAR_B],(UINT*) &f_dpdar_almJdgInfo[E_DPDA_ALM_BIT_CAR_OFF],E_DPDA_ALM_OPE_NE	},
			{	E_DPDA_ALM_FACTOR_OPE_AND,(UINT*) &f_dpdaw_almCollectInfo[E_DPDA_ALM_COLLECT_INFO_ANT_STAT_B],(UINT*) &f_dpdar_almJdgInfo[E_DPDA_ALM_BIT_ANT_ENA],E_DPDA_ALM_OPE_EQ	},
			{	E_DPDA_ALM_FACTOR_OPE_AND,(UINT*) &f_dpdaw_almCollectInfo[E_DPDA_ALM_COLLECT_INFO_B100_0044],(UINT*) &f_dpdar_almJdgInfo[E_DPDA_ALM_BIT_RFSTOP],E_DPDA_ALM_OPE_EQ	},
			{	E_DPDA_ALM_FACTOR_OPE_AND, (UINT*)&f_dpdaw_teston_flag, (UINT*) &f_dpdaw_teston_flag, E_DPDA_ALM_OPE_BITOFF }
		},
		5,2,0,1,E_DPDA_ALM_MMW_TX_PWR_ALM_H07												/* Instance Id			*/
	},
	{
		"Txpower detector H08",
		{
			{	E_DPDA_ALM_FACTOR_OPE_OR,(UINT*) &f_dpdaw_statusInfo.txPwrPsum[D_DPDA_ANTB][7],(UINT*) &f_dpdaw_almThreshold[E_DPDA_ALM_THRESH_TX_PWR][D_DPDA_ANTB],E_DPDA_ALM_OPE_GE	},
			{	E_DPDA_ALM_FACTOR_OPE_AND,(UINT*) &f_dpdaw_almCollectInfo[E_DPDA_ALM_COLLECT_INFO_TX_CAR_B],(UINT*) &f_dpdar_almJdgInfo[E_DPDA_ALM_BIT_CAR_OFF],E_DPDA_ALM_OPE_NE	},
			{	E_DPDA_ALM_FACTOR_OPE_AND,(UINT*) &f_dpdaw_almCollectInfo[E_DPDA_ALM_COLLECT_INFO_ANT_STAT_B],(UINT*) &f_dpdar_almJdgInfo[E_DPDA_ALM_BIT_ANT_ENA],E_DPDA_ALM_OPE_EQ	},
			{	E_DPDA_ALM_FACTOR_OPE_AND,(UINT*) &f_dpdaw_almCollectInfo[E_DPDA_ALM_COLLECT_INFO_B100_0044],(UINT*) &f_dpdar_almJdgInfo[E_DPDA_ALM_BIT_RFSTOP],E_DPDA_ALM_OPE_EQ	},
			{	E_DPDA_ALM_FACTOR_OPE_AND, (UINT*)&f_dpdaw_teston_flag, (UINT*) &f_dpdaw_teston_flag, E_DPDA_ALM_OPE_BITOFF }
		},
		5,2,0,1,E_DPDA_ALM_MMW_TX_PWR_ALM_H08												/* Instance Id			*/
	},
	{
		"Txpower detector H09",
		{
			{	E_DPDA_ALM_FACTOR_OPE_OR,(UINT*) &f_dpdaw_statusInfo.txPwrPsum[D_DPDA_ANTB][8],(UINT*) &f_dpdaw_almThreshold[E_DPDA_ALM_THRESH_TX_PWR][D_DPDA_ANTB],E_DPDA_ALM_OPE_GE	},
			{	E_DPDA_ALM_FACTOR_OPE_AND,(UINT*) &f_dpdaw_almCollectInfo[E_DPDA_ALM_COLLECT_INFO_TX_CAR_B],(UINT*) &f_dpdar_almJdgInfo[E_DPDA_ALM_BIT_CAR_OFF],E_DPDA_ALM_OPE_NE	},
			{	E_DPDA_ALM_FACTOR_OPE_AND,(UINT*) &f_dpdaw_almCollectInfo[E_DPDA_ALM_COLLECT_INFO_ANT_STAT_B],(UINT*) &f_dpdar_almJdgInfo[E_DPDA_ALM_BIT_ANT_ENA],E_DPDA_ALM_OPE_EQ	},
			{	E_DPDA_ALM_FACTOR_OPE_AND,(UINT*) &f_dpdaw_almCollectInfo[E_DPDA_ALM_COLLECT_INFO_B100_0044],(UINT*) &f_dpdar_almJdgInfo[E_DPDA_ALM_BIT_RFSTOP],E_DPDA_ALM_OPE_EQ	},
			{	E_DPDA_ALM_FACTOR_OPE_AND, (UINT*)&f_dpdaw_teston_flag, (UINT*) &f_dpdaw_teston_flag, E_DPDA_ALM_OPE_BITOFF }
		},
		5,2,0,1,E_DPDA_ALM_MMW_TX_PWR_ALM_H09												/* Instance Id			*/
	},
	{
		"Txpower detector H10",
		{
			{	E_DPDA_ALM_FACTOR_OPE_OR,(UINT*) &f_dpdaw_statusInfo.txPwrPsum[D_DPDA_ANTB][9],(UINT*) &f_dpdaw_almThreshold[E_DPDA_ALM_THRESH_TX_PWR][D_DPDA_ANTB],E_DPDA_ALM_OPE_GE	},
			{	E_DPDA_ALM_FACTOR_OPE_AND,(UINT*) &f_dpdaw_almCollectInfo[E_DPDA_ALM_COLLECT_INFO_TX_CAR_B],(UINT*) &f_dpdar_almJdgInfo[E_DPDA_ALM_BIT_CAR_OFF],E_DPDA_ALM_OPE_NE	},
			{	E_DPDA_ALM_FACTOR_OPE_AND,(UINT*) &f_dpdaw_almCollectInfo[E_DPDA_ALM_COLLECT_INFO_ANT_STAT_B],(UINT*) &f_dpdar_almJdgInfo[E_DPDA_ALM_BIT_ANT_ENA],E_DPDA_ALM_OPE_EQ	},
			{	E_DPDA_ALM_FACTOR_OPE_AND,(UINT*) &f_dpdaw_almCollectInfo[E_DPDA_ALM_COLLECT_INFO_B100_0044],(UINT*) &f_dpdar_almJdgInfo[E_DPDA_ALM_BIT_RFSTOP],E_DPDA_ALM_OPE_EQ	},
			{	E_DPDA_ALM_FACTOR_OPE_AND, (UINT*)&f_dpdaw_teston_flag, (UINT*) &f_dpdaw_teston_flag, E_DPDA_ALM_OPE_BITOFF }
		},
		5,2,0,1,E_DPDA_ALM_MMW_TX_PWR_ALM_H10												/* Instance Id			*/
	},
	{
		"Txpower detector H11",
		{
			{	E_DPDA_ALM_FACTOR_OPE_OR,(UINT*) &f_dpdaw_statusInfo.txPwrPsum[D_DPDA_ANTB][10],(UINT*) &f_dpdaw_almThreshold[E_DPDA_ALM_THRESH_TX_PWR][D_DPDA_ANTB],E_DPDA_ALM_OPE_GE	},
			{	E_DPDA_ALM_FACTOR_OPE_AND,(UINT*) &f_dpdaw_almCollectInfo[E_DPDA_ALM_COLLECT_INFO_TX_CAR_B],(UINT*) &f_dpdar_almJdgInfo[E_DPDA_ALM_BIT_CAR_OFF],E_DPDA_ALM_OPE_NE	},
			{	E_DPDA_ALM_FACTOR_OPE_AND,(UINT*) &f_dpdaw_almCollectInfo[E_DPDA_ALM_COLLECT_INFO_ANT_STAT_B],(UINT*) &f_dpdar_almJdgInfo[E_DPDA_ALM_BIT_ANT_ENA],E_DPDA_ALM_OPE_EQ	},
			{	E_DPDA_ALM_FACTOR_OPE_AND,(UINT*) &f_dpdaw_almCollectInfo[E_DPDA_ALM_COLLECT_INFO_B100_0044],(UINT*) &f_dpdar_almJdgInfo[E_DPDA_ALM_BIT_RFSTOP],E_DPDA_ALM_OPE_EQ	},
			{	E_DPDA_ALM_FACTOR_OPE_AND, (UINT*)&f_dpdaw_teston_flag, (UINT*) &f_dpdaw_teston_flag, E_DPDA_ALM_OPE_BITOFF }
		},
		5,2,0,1,E_DPDA_ALM_MMW_TX_PWR_ALM_H11												/* Instance Id			*/
	},
	{
		"Txpower detector H12",
		{
			{	E_DPDA_ALM_FACTOR_OPE_OR,(UINT*) &f_dpdaw_statusInfo.txPwrPsum[D_DPDA_ANTB][11],(UINT*) &f_dpdaw_almThreshold[E_DPDA_ALM_THRESH_TX_PWR][D_DPDA_ANTB],E_DPDA_ALM_OPE_GE	},
			{	E_DPDA_ALM_FACTOR_OPE_AND,(UINT*) &f_dpdaw_almCollectInfo[E_DPDA_ALM_COLLECT_INFO_TX_CAR_B],(UINT*) &f_dpdar_almJdgInfo[E_DPDA_ALM_BIT_CAR_OFF],E_DPDA_ALM_OPE_NE	},
			{	E_DPDA_ALM_FACTOR_OPE_AND,(UINT*) &f_dpdaw_almCollectInfo[E_DPDA_ALM_COLLECT_INFO_ANT_STAT_B],(UINT*) &f_dpdar_almJdgInfo[E_DPDA_ALM_BIT_ANT_ENA],E_DPDA_ALM_OPE_EQ	},
			{	E_DPDA_ALM_FACTOR_OPE_AND,(UINT*) &f_dpdaw_almCollectInfo[E_DPDA_ALM_COLLECT_INFO_B100_0044],(UINT*) &f_dpdar_almJdgInfo[E_DPDA_ALM_BIT_RFSTOP],E_DPDA_ALM_OPE_EQ	},
			{	E_DPDA_ALM_FACTOR_OPE_AND, (UINT*)&f_dpdaw_teston_flag, (UINT*) &f_dpdaw_teston_flag, E_DPDA_ALM_OPE_BITOFF }
		},
		5,2,0,1,E_DPDA_ALM_MMW_TX_PWR_ALM_H12												/* Instance Id			*/
	},
	{
		"Txpower detector H13",
		{
			{	E_DPDA_ALM_FACTOR_OPE_OR,(UINT*) &f_dpdaw_statusInfo.txPwrPsum[D_DPDA_ANTB][12],(UINT*) &f_dpdaw_almThreshold[E_DPDA_ALM_THRESH_TX_PWR][D_DPDA_ANTB],E_DPDA_ALM_OPE_GE	},
			{	E_DPDA_ALM_FACTOR_OPE_AND,(UINT*) &f_dpdaw_almCollectInfo[E_DPDA_ALM_COLLECT_INFO_TX_CAR_B],(UINT*) &f_dpdar_almJdgInfo[E_DPDA_ALM_BIT_CAR_OFF],E_DPDA_ALM_OPE_NE	},
			{	E_DPDA_ALM_FACTOR_OPE_AND,(UINT*) &f_dpdaw_almCollectInfo[E_DPDA_ALM_COLLECT_INFO_ANT_STAT_B],(UINT*) &f_dpdar_almJdgInfo[E_DPDA_ALM_BIT_ANT_ENA],E_DPDA_ALM_OPE_EQ	},
			{	E_DPDA_ALM_FACTOR_OPE_AND,(UINT*) &f_dpdaw_almCollectInfo[E_DPDA_ALM_COLLECT_INFO_B100_0044],(UINT*) &f_dpdar_almJdgInfo[E_DPDA_ALM_BIT_RFSTOP],E_DPDA_ALM_OPE_EQ	},
			{	E_DPDA_ALM_FACTOR_OPE_AND, (UINT*)&f_dpdaw_teston_flag, (UINT*) &f_dpdaw_teston_flag, E_DPDA_ALM_OPE_BITOFF }
		},
		5,2,0,1,E_DPDA_ALM_MMW_TX_PWR_ALM_H13												/* Instance Id			*/
	},
	{
		"Txpower detector H14",
		{
			{	E_DPDA_ALM_FACTOR_OPE_OR,(UINT*) &f_dpdaw_statusInfo.txPwrPsum[D_DPDA_ANTB][13],(UINT*) &f_dpdaw_almThreshold[E_DPDA_ALM_THRESH_TX_PWR][D_DPDA_ANTB],E_DPDA_ALM_OPE_GE	},
			{	E_DPDA_ALM_FACTOR_OPE_AND,(UINT*) &f_dpdaw_almCollectInfo[E_DPDA_ALM_COLLECT_INFO_TX_CAR_B],(UINT*) &f_dpdar_almJdgInfo[E_DPDA_ALM_BIT_CAR_OFF],E_DPDA_ALM_OPE_NE	},
			{	E_DPDA_ALM_FACTOR_OPE_AND,(UINT*) &f_dpdaw_almCollectInfo[E_DPDA_ALM_COLLECT_INFO_ANT_STAT_B],(UINT*) &f_dpdar_almJdgInfo[E_DPDA_ALM_BIT_ANT_ENA],E_DPDA_ALM_OPE_EQ	},
			{	E_DPDA_ALM_FACTOR_OPE_AND,(UINT*) &f_dpdaw_almCollectInfo[E_DPDA_ALM_COLLECT_INFO_B100_0044],(UINT*) &f_dpdar_almJdgInfo[E_DPDA_ALM_BIT_RFSTOP],E_DPDA_ALM_OPE_EQ	},
			{	E_DPDA_ALM_FACTOR_OPE_AND, (UINT*)&f_dpdaw_teston_flag, (UINT*) &f_dpdaw_teston_flag, E_DPDA_ALM_OPE_BITOFF }
		},
		5,2,0,1,E_DPDA_ALM_MMW_TX_PWR_ALM_H14												/* Instance Id			*/
	},
	{
		"Txpower detector H15",
		{
			{	E_DPDA_ALM_FACTOR_OPE_OR,(UINT*) &f_dpdaw_statusInfo.txPwrPsum[D_DPDA_ANTB][14],(UINT*) &f_dpdaw_almThreshold[E_DPDA_ALM_THRESH_TX_PWR][D_DPDA_ANTB],E_DPDA_ALM_OPE_GE	},
			{	E_DPDA_ALM_FACTOR_OPE_AND,(UINT*) &f_dpdaw_almCollectInfo[E_DPDA_ALM_COLLECT_INFO_TX_CAR_B],(UINT*) &f_dpdar_almJdgInfo[E_DPDA_ALM_BIT_CAR_OFF],E_DPDA_ALM_OPE_NE	},
			{	E_DPDA_ALM_FACTOR_OPE_AND,(UINT*) &f_dpdaw_almCollectInfo[E_DPDA_ALM_COLLECT_INFO_ANT_STAT_B],(UINT*) &f_dpdar_almJdgInfo[E_DPDA_ALM_BIT_ANT_ENA],E_DPDA_ALM_OPE_EQ	},
			{	E_DPDA_ALM_FACTOR_OPE_AND,(UINT*) &f_dpdaw_almCollectInfo[E_DPDA_ALM_COLLECT_INFO_B100_0044],(UINT*) &f_dpdar_almJdgInfo[E_DPDA_ALM_BIT_RFSTOP],E_DPDA_ALM_OPE_EQ	},
			{	E_DPDA_ALM_FACTOR_OPE_AND, (UINT*)&f_dpdaw_teston_flag, (UINT*) &f_dpdaw_teston_flag, E_DPDA_ALM_OPE_BITOFF }
		},
		5,2,0,1,E_DPDA_ALM_MMW_TX_PWR_ALM_H15												/* Instance Id			*/
	},
	{
		"Txpower detector H16",
		{
			{	E_DPDA_ALM_FACTOR_OPE_OR,(UINT*) &f_dpdaw_statusInfo.txPwrPsum[D_DPDA_ANTB][15],(UINT*) &f_dpdaw_almThreshold[E_DPDA_ALM_THRESH_TX_PWR][D_DPDA_ANTB],E_DPDA_ALM_OPE_GE	},
			{	E_DPDA_ALM_FACTOR_OPE_AND,(UINT*) &f_dpdaw_almCollectInfo[E_DPDA_ALM_COLLECT_INFO_TX_CAR_B],(UINT*) &f_dpdar_almJdgInfo[E_DPDA_ALM_BIT_CAR_OFF],E_DPDA_ALM_OPE_NE	},
			{	E_DPDA_ALM_FACTOR_OPE_AND,(UINT*) &f_dpdaw_almCollectInfo[E_DPDA_ALM_COLLECT_INFO_ANT_STAT_B],(UINT*) &f_dpdar_almJdgInfo[E_DPDA_ALM_BIT_ANT_ENA],E_DPDA_ALM_OPE_EQ	},
			{	E_DPDA_ALM_FACTOR_OPE_AND,(UINT*) &f_dpdaw_almCollectInfo[E_DPDA_ALM_COLLECT_INFO_B100_0044],(UINT*) &f_dpdar_almJdgInfo[E_DPDA_ALM_BIT_RFSTOP],E_DPDA_ALM_OPE_EQ	},
			{	E_DPDA_ALM_FACTOR_OPE_AND, (UINT*)&f_dpdaw_teston_flag, (UINT*) &f_dpdaw_teston_flag, E_DPDA_ALM_OPE_BITOFF }
		},
		5,2,0,1,E_DPDA_ALM_MMW_TX_PWR_ALM_H16												/* Instance Id			*/
	}

};
/** @} */

/*!
 * @name initial register setting(sub6)
 * @note initial register setting(sub6)
 * @{
 */
const T_DPDA_INIT_REG_SET_TBL f_dpdar_init_reg_set_sub6[ D_DPDA_INIT_REG_NUM_SUB6 ] = {
    {   0xA2010100, 0x80000008  },
    {   0xA2010108, 0x80000008  },
    {   0xA2200108, 0x80000008  },
    {   0xA201010C, 0x8000000F  },
    {   0xA240310C, 0x8000000F  },
    {   0xA2010120, 0x80000018  },
    {   0xA2010128, 0x80000018  },
    {   0xA2200128, 0x80000018  },
    {   0xA201012C, 0x8000001F  },
    {   0xA240311C, 0x8000001F  },
    {   0xA2010180, 0x80000000  },
    {   0xA2010188, 0x80000000  },
    {   0xA2200188, 0x80000000  },
    {   0xA201018C, 0x80000007  },
    {   0xA240318C, 0x80000007  },
    {   0xA20101A0, 0x80000010  },
    {   0xA20101A8, 0x80000010  },
    {   0xA22001A8, 0x80000010  },
    {   0xA20101AC, 0x80000017  },
    {   0xA240319C, 0x80000017  },
    {   0xA2010200, 0x80000009  },
    {   0xA2010208, 0x80000009  },
    {   0xA2200208, 0x80000009  },
    {   0xA201020C, 0x8000000E  },
    {   0xA240320C, 0x8000000E  },
    {   0xA2010220, 0x80000019  },
    {   0xA2010228, 0x80000019  },
    {   0xA2200228, 0x80000019  },
    {   0xA201022C, 0x8000001E  },
    {   0xA240321C, 0x8000001E  },
    {   0xA2010280, 0x80000001  },
    {   0xA2010288, 0x80000001  },
    {   0xA2200288, 0x80000001  },
    {   0xA201028C, 0x80000006  },
    {   0xA240328C, 0x80000006  },
    {   0xA20102A0, 0x80000011  },
    {   0xA20102A8, 0x80000011  },
    {   0xA22002A8, 0x80000011  },
    {   0xA20102AC, 0x80000016  },
    {   0xA240329C, 0x80000016  },
    {   0xA2000908, 0x00000001  },
    {   0xB120220C, 0x01EFE920  },
    {   0xA2000704, 0x000036AF  },
    {   0xA2000700, 0x00000001  },
    {   0xB1301408, 0xCCCCCCCC  },
    {   0xB1204408, 0x000000CC  },
    {   0xB1205408, 0xCCCCCCCC  }
};

/*!
 * @name initial register setting2(sub6 37G)
 * @note initial register setting2(sub6 37G)
 * @{
 */
const T_DPDA_INIT_REG_SET_TBL f_dpdar_init2_reg_set_sub6_37G[ D_DPDA_INIT2_REG_NUM_SUB6 ] = {
    { 0xA2014C00, 0xD2BF2D41},
    { 0xA2204C00, 0xD2BF2D41},
    { 0xA2402200, 0xD2BF2D41},
    { 0xA2014C04, 0x0B1D3F07},
    { 0xA2204C04, 0x0B1D3F07},
    { 0xA2402204, 0x0B1D3F07},
    { 0xA2014C08, 0x326F2767},
    { 0xA2204C08, 0x326F2767},
    { 0xA2402208, 0x326F2767},
    { 0xA2014C0C, 0x40000000},
    { 0xA2204C0C, 0x40000000},
    { 0xA240220C, 0x40000000},
    { 0xA2014C10, 0x326FD899},
    { 0xA2204C10, 0x326FD899},
    { 0xA2402210, 0x326FD899},
    { 0xA2014C14, 0x0B1DC0F9},
    { 0xA2204C14, 0x0B1DC0F9},
    { 0xA2402214, 0x0B1DC0F9},
    { 0xA2014C18, 0xD2BFD2BF},
    { 0xA2204C18, 0xD2BFD2BF},
    { 0xA2402218, 0xD2BFD2BF},
	{ 0xA2015400, 0x003FFFDF},	/* 過出力フェールセーフ初期設定(sub6)	*/
	{ 0xA2015404, 0x004175FF},
	{ 0xA2015408, 0x0042FEFF},
	{ 0xA201540C, 0x00448C8F},
	{ 0xA2015410, 0x00462DAF},
	{ 0xA2015414, 0x0047C47F},
	{ 0xA2015418, 0x00497E8F},
	{ 0xA201541C, 0x004B2E5F},
	{ 0xA2015420, 0x004CF2BF},
	{ 0xA2015424, 0x004EBC5F},
	{ 0xA2015428, 0x00508B3F},
	{ 0xA201542C, 0x00526F9F},
	{ 0xA2015430, 0x0054599F},
	{ 0xA2015434, 0x0056493F},
	{ 0xA2015438, 0x00584F4F},
	{ 0xA201543C, 0x005A5B5F},
	{ 0xA2015440, 0x005C7E9F},
	{ 0xA2015444, 0x005EA84F},
	{ 0xA2015448, 0x0060D85F},
	{ 0xA201544C, 0x0063209F},
	{ 0xA2015450, 0x00656FBF},
	{ 0xA2015454, 0x0067C59F},
	{ 0xA2015458, 0x006A34AF},
	{ 0xA201545C, 0x006CAB0F},
	{ 0xA2015460, 0x006F289F},
	{ 0xA2015464, 0x0071C06F},
	{ 0xA2015468, 0x0074733F},
	{ 0xA201546C, 0x00771A9F},
	{ 0xA2015470, 0x0079F12F},
	{ 0xA2015474, 0x007CBC3F},
	{ 0xA2015478, 0x007FA3AF},
	{ 0xA201547C, 0x0082A80F},
	{ 0xA2015480, 0x0085B57F},
	{ 0xA2015484, 0x0088CBEF},
	{ 0xA2015488, 0x008C008F},
	{ 0xA201548C, 0x008F3EAF},
	{ 0xA2015490, 0x00929BFF},
	{ 0xA2015494, 0x0096033F},
	{ 0xA2015498, 0x0099748F},
	{ 0xA201549C, 0x009D1CAF},
	{ 0xA20154A0, 0x00A0B91F},
	{ 0xA2015500, 0x00010000},
	{ 0xA2015504, 0x00010000},
	{ 0xA2015508, 0x00010000},
	{ 0xA201550C, 0x00010000},
	{ 0xA2015510, 0x00010000},
	{ 0xA2015514, 0x00010000},
	{ 0xA2015518, 0x0000F47A},
	{ 0xA201551C, 0x0000F1AE},
	{ 0xA2015520, 0x0000EEEA},
	{ 0xA2015524, 0x0000EC2E},
	{ 0xA2015528, 0x0000E97A},
	{ 0xA201552C, 0x0000E6CD},
	{ 0xA2015530, 0x0000E429},
	{ 0xA2015534, 0x0000E18C},
	{ 0xA2015538, 0x0000DEF7},
	{ 0xA201553C, 0x0000DC6A},
	{ 0xA2015540, 0x0000D9E4},
	{ 0xA2015544, 0x0000D766},
	{ 0xA2015548, 0x0000D4EE},
	{ 0xA201554C, 0x0000D27E},
	{ 0xA2015550, 0x0000D016},
	{ 0xA2015554, 0x0000CDB4},
	{ 0xA2015558, 0x0000CB59},
	{ 0xA201555C, 0x0000C905},
	{ 0xA2015560, 0x0000C6B8},
	{ 0xA2015564, 0x0000C472},
	{ 0xA2015568, 0x0000C232},
	{ 0xA201556C, 0x0000BFF9},
	{ 0xA2015570, 0x0000BDC7},
	{ 0xA2015574, 0x0000BB9A},
	{ 0xA2015578, 0x0000B975},
	{ 0xA201557C, 0x0000B755},
	{ 0xA2015580, 0x0000B53C},
	{ 0xA2015584, 0x0000B329},
	{ 0xA2015588, 0x0000B11C},
	{ 0xA201558C, 0x0000AF15},
	{ 0xA2015590, 0x0000AD14},
	{ 0xA2015594, 0x0000AB19},
	{ 0xA2015598, 0x0000A923},
	{ 0xA201559C, 0x0000A734},
	{ 0xA20155A0, 0x0000A54A},
	{ 0xA20143C0, 0x00000001}
};

/*!
 * @name initial register setting2(sub6 45G)
 * @note initial register setting2(sub6 45G)
 * @{
 */
const T_DPDA_INIT_REG_SET_TBL f_dpdar_init2_reg_set_sub6_45G[ D_DPDA_INIT2_REG_NUM_SUB6 ] = {
    { 0xA2014C00, 0xD2BF2D41},
    { 0xA2204C00, 0xD2BF2D41},
    { 0xA2402200, 0xD2BF2D41},
    { 0xA2014C04, 0x0B1D3F07},
    { 0xA2204C04, 0x0B1D3F07},
    { 0xA2402204, 0x0B1D3F07},
    { 0xA2014C08, 0x326F2767},
    { 0xA2204C08, 0x326F2767},
    { 0xA2402208, 0x326F2767},
    { 0xA2014C0C, 0x40000000},
    { 0xA2204C0C, 0x40000000},
    { 0xA240220C, 0x40000000},
    { 0xA2014C10, 0x326FD899},
    { 0xA2204C10, 0x326FD899},
    { 0xA2402210, 0x326FD899},
    { 0xA2014C14, 0x0B1DC0F9},
    { 0xA2204C14, 0x0B1DC0F9},
    { 0xA2402214, 0x0B1DC0F9},
    { 0xA2014C18, 0xD2BFD2BF},
    { 0xA2204C18, 0xD2BFD2BF},
    { 0xA2402218, 0xD2BFD2BF},
	{ 0xA2015400, 0x003FFFDF},	/* 過出力フェールセーフ初期設定(sub6)	*/
	{ 0xA2015404, 0x004175FF},
	{ 0xA2015408, 0x0042FEFF},
	{ 0xA201540C, 0x00448C8F},
	{ 0xA2015410, 0x00462DAF},
	{ 0xA2015414, 0x0047C47F},
	{ 0xA2015418, 0x00497E8F},
	{ 0xA201541C, 0x004B2E5F},
	{ 0xA2015420, 0x004CF2BF},
	{ 0xA2015424, 0x004EBC5F},
	{ 0xA2015428, 0x00508B3F},
	{ 0xA201542C, 0x00526F9F},
	{ 0xA2015430, 0x0054599F},
	{ 0xA2015434, 0x0056493F},
	{ 0xA2015438, 0x00584F4F},
	{ 0xA201543C, 0x005A5B5F},
	{ 0xA2015440, 0x005C7E9F},
	{ 0xA2015444, 0x005EA84F},
	{ 0xA2015448, 0x0060D85F},
	{ 0xA201544C, 0x0063209F},
	{ 0xA2015450, 0x00656FBF},
	{ 0xA2015454, 0x0067C59F},
	{ 0xA2015458, 0x006A34AF},
	{ 0xA201545C, 0x006CAB0F},
	{ 0xA2015460, 0x006F289F},
	{ 0xA2015464, 0x0071C06F},
	{ 0xA2015468, 0x0074733F},
	{ 0xA201546C, 0x00771A9F},
	{ 0xA2015470, 0x0079F12F},
	{ 0xA2015474, 0x007CBC3F},
	{ 0xA2015478, 0x007FA3AF},
	{ 0xA201547C, 0x0082A80F},
	{ 0xA2015480, 0x0085B57F},
	{ 0xA2015484, 0x0088CBEF},
	{ 0xA2015488, 0x008C008F},
	{ 0xA201548C, 0x008F3EAF},
	{ 0xA2015490, 0x00929BFF},
	{ 0xA2015494, 0x0096033F},
	{ 0xA2015498, 0x0099748F},
	{ 0xA201549C, 0x009D1CAF},
	{ 0xA20154A0, 0x00A0B91F},
	{ 0xA2015500, 0x00010000},
	{ 0xA2015504, 0x00010000},
	{ 0xA2015508, 0x00010000},
	{ 0xA201550C, 0x00010000},
	{ 0xA2015510, 0x00010000},
	{ 0xA2015514, 0x00010000},
	{ 0xA2015518, 0x0000F47A},
	{ 0xA201551C, 0x0000F1AE},
	{ 0xA2015520, 0x0000EEEA},
	{ 0xA2015524, 0x0000EC2E},
	{ 0xA2015528, 0x0000E97A},
	{ 0xA201552C, 0x0000E6CD},
	{ 0xA2015530, 0x0000E429},
	{ 0xA2015534, 0x0000E18C},
	{ 0xA2015538, 0x0000DEF7},
	{ 0xA201553C, 0x0000DC6A},
	{ 0xA2015540, 0x0000D9E4},
	{ 0xA2015544, 0x0000D766},
	{ 0xA2015548, 0x0000D4EE},
	{ 0xA201554C, 0x0000D27E},
	{ 0xA2015550, 0x0000D016},
	{ 0xA2015554, 0x0000CDB4},
	{ 0xA2015558, 0x0000CB59},
	{ 0xA201555C, 0x0000C905},
	{ 0xA2015560, 0x0000C6B8},
	{ 0xA2015564, 0x0000C472},
	{ 0xA2015568, 0x0000C232},
	{ 0xA201556C, 0x0000BFF9},
	{ 0xA2015570, 0x0000BDC7},
	{ 0xA2015574, 0x0000BB9A},
	{ 0xA2015578, 0x0000B975},
	{ 0xA201557C, 0x0000B755},
	{ 0xA2015580, 0x0000B53C},
	{ 0xA2015584, 0x0000B329},
	{ 0xA2015588, 0x0000B11C},
	{ 0xA201558C, 0x0000AF15},
	{ 0xA2015590, 0x0000AD14},
	{ 0xA2015594, 0x0000AB19},
	{ 0xA2015598, 0x0000A923},
	{ 0xA201559C, 0x0000A734},
	{ 0xA20155A0, 0x0000A54A},
	{ 0xA20143C0, 0x00000001}
};
/** @} */


/*!
 * @name initial register setting2(mmW 28G)
 * @note initial register setting2(mmW 28G)
 * @{
 */
const T_DPDA_INIT_REG_SET_TBL f_dpdar_init2_reg_set_mmW_28G[ D_DPDA_INIT2_REG_NUM_MMW ] = {
    { 0xA2015400, 0x003FFFDF},	/* 過出力フェールセーフ初期設定(mmW)	*/
	{ 0xA2015404, 0x004175FF},
	{ 0xA2015408, 0x0042FEFF},
	{ 0xA201540C, 0x00448C8F},
	{ 0xA2015410, 0x00462DAF},
	{ 0xA2015414, 0x0047C47F},
	{ 0xA2015418, 0x00497E8F},
	{ 0xA201541C, 0x004B2E5F},
	{ 0xA2015420, 0x004CF2BF},
	{ 0xA2015424, 0x004EBC5F},
	{ 0xA2015428, 0x00508B3F},
	{ 0xA201542C, 0x00526F9F},
	{ 0xA2015430, 0x0054599F},
	{ 0xA2015434, 0x0056493F},
	{ 0xA2015438, 0x00584F4F},
	{ 0xA201543C, 0x005A5B5F},
	{ 0xA2015440, 0x005C7E9F},
	{ 0xA2015444, 0x005EA84F},
	{ 0xA2015448, 0x0060D85F},
	{ 0xA201544C, 0x0063209F},
	{ 0xA2015450, 0x00656FBF},
	{ 0xA2015454, 0x0067C59F},
	{ 0xA2015458, 0x006A34AF},
	{ 0xA201545C, 0x006CAB0F},
	{ 0xA2015460, 0x006F289F},
	{ 0xA2015464, 0x0071C06F},
	{ 0xA2015468, 0x0074733F},
	{ 0xA201546C, 0x00771A9F},
	{ 0xA2015470, 0x0079F12F},
	{ 0xA2015474, 0x007CBC3F},
	{ 0xA2015478, 0x007FA3AF},
	{ 0xA2015500, 0x00010000},
	{ 0xA2015504, 0x00010000},
	{ 0xA2015508, 0x00010000},
	{ 0xA201550C, 0x00010000},
	{ 0xA2015510, 0x00010000},
	{ 0xA2015514, 0x00010000},
	{ 0xA2015518, 0x0000F47A},
	{ 0xA201551C, 0x0000F1AE},
	{ 0xA2015520, 0x0000EEEA},
	{ 0xA2015524, 0x0000EC2E},
	{ 0xA2015528, 0x0000E97A},
	{ 0xA201552C, 0x0000E6CD},
	{ 0xA2015530, 0x0000E429},
	{ 0xA2015534, 0x0000E18C},
	{ 0xA2015538, 0x0000DEF7},
	{ 0xA201553C, 0x0000DC6A},
	{ 0xA2015540, 0x0000D9E4},
	{ 0xA2015544, 0x0000D766},
	{ 0xA2015548, 0x0000D4EE},
	{ 0xA201554C, 0x0000D27E},
	{ 0xA2015550, 0x0000D016},
	{ 0xA2015554, 0x0000CDB4},
	{ 0xA2015558, 0x0000CB59},
	{ 0xA201555C, 0x0000C905},
	{ 0xA2015560, 0x0000C6B8},
	{ 0xA2015564, 0x0000C472},
	{ 0xA2015568, 0x0000C232},
	{ 0xA201556C, 0x0000BFF9},
	{ 0xA2015570, 0x0000BDC7},
	{ 0xA2015574, 0x0000BB9A},
	{ 0xA2015578, 0x0000B975},
	{ 0xA2015600, 0x003FFFDF},
	{ 0xA2015604, 0x004175FF},
	{ 0xA2015608, 0x0042FEFF},
	{ 0xA201560C, 0x00448C8F},
	{ 0xA2015610, 0x00462DAF},
	{ 0xA2015614, 0x0047C47F},
	{ 0xA2015618, 0x00497E8F},
	{ 0xA201561C, 0x004B2E5F},
	{ 0xA2015620, 0x004CF2BF},
	{ 0xA2015624, 0x004EBC5F},
	{ 0xA2015628, 0x00508B3F},
	{ 0xA201562C, 0x00526F9F},
	{ 0xA2015630, 0x0054599F},
	{ 0xA2015634, 0x0056493F},
	{ 0xA2015638, 0x00584F4F},
	{ 0xA201563C, 0x005A5B5F},
	{ 0xA2015640, 0x005C7E9F},
	{ 0xA2015644, 0x005EA84F},
	{ 0xA2015648, 0x0060D85F},
	{ 0xA201564C, 0x0063209F},
	{ 0xA2015650, 0x00656FBF},
	{ 0xA2015654, 0x0067C59F},
	{ 0xA2015658, 0x006A34AF},
	{ 0xA201565C, 0x006CAB0F},
	{ 0xA2015660, 0x006F289F},
	{ 0xA2015664, 0x0071C06F},
	{ 0xA2015668, 0x0074733F},
	{ 0xA201566C, 0x00771A9F},
	{ 0xA2015670, 0x0079F12F},
	{ 0xA2015674, 0x007CBC3F},
	{ 0xA2015678, 0x007FA3AF},
	{ 0xA2015700, 0x00010000},
	{ 0xA2015704, 0x00010000},
	{ 0xA2015708, 0x00010000},
	{ 0xA201570C, 0x00010000},
	{ 0xA2015710, 0x00010000},
	{ 0xA2015714, 0x00010000},
	{ 0xA2015718, 0x0000F47A},
	{ 0xA201571C, 0x0000F1AE},
	{ 0xA2015720, 0x0000EEEA},
	{ 0xA2015724, 0x0000EC2E},
	{ 0xA2015728, 0x0000E97A},
	{ 0xA201572C, 0x0000E6CD},
	{ 0xA2015730, 0x0000E429},
	{ 0xA2015734, 0x0000E18C},
	{ 0xA2015738, 0x0000DEF7},
	{ 0xA201573C, 0x0000DC6A},
	{ 0xA2015740, 0x0000D9E4},
	{ 0xA2015744, 0x0000D766},
	{ 0xA2015748, 0x0000D4EE},
	{ 0xA201574C, 0x0000D27E},
	{ 0xA2015750, 0x0000D016},
	{ 0xA2015754, 0x0000CDB4},
	{ 0xA2015758, 0x0000CB59},
	{ 0xA201575C, 0x0000C905},
	{ 0xA2015760, 0x0000C6B8},
	{ 0xA2015764, 0x0000C472},
	{ 0xA2015768, 0x0000C232},
	{ 0xA201576C, 0x0000BFF9},
	{ 0xA2015770, 0x0000BDC7},
	{ 0xA2015774, 0x0000BB9A},
	{ 0xA2015778, 0x0000B975},
	{ 0xA20143C0, 0x00000001}

};

/*!
 * @name initial register setting(mmw)
 * @note initial register setting(mmw)
 * @{
 */
const T_DPDA_INIT_REG_SET_TBL f_dpdar_init_reg_set_mmW[ D_DPDA_INIT_REG_NUM_MMW ] = {
    {  0xA2010100 , 0x80000008  },
    {  0xA2010104 , 0x8000000F  },
    {  0xA2010108 , 0x80000008  },
    {  0xA2200108 , 0x80000008  },
    {  0xA201010C , 0x8000000F  },
    {  0xA240310C , 0x8000000F  },
    {  0xA2010120 , 0x80000018  },
    {  0xA2010124 , 0x8000001F  },
    {  0xA2010128 , 0x80000018  },
    {  0xA2200128 , 0x80000018  },
    {  0xA201012C , 0x8000001F  },
    {  0xA240311C , 0x8000001F  },
    {  0xA2010140 , 0x80000028  },
    {  0xA2010144 , 0x8000002F  },
    {  0xA2010148 , 0x80000028  },
    {  0xA2200148 , 0x80000028  },
    {  0xA201014C , 0x8000002F  },
    {  0xA240312C , 0x8000002F  },
    {  0xA2010160 , 0x80000038  },
    {  0xA2010164 , 0x8000003F  },
    {  0xA2010168 , 0x80000038  },
    {  0xA2200168 , 0x80000038  },
    {  0xA201016C , 0x8000003F  },
    {  0xA240313C , 0x8000003F  },
    {  0xA2010180 , 0x80000000  },
    {  0xA2010184 , 0x80000007  },
    {  0xA2010188 , 0x80000000  },
    {  0xA2200188 , 0x80000000  },
    {  0xA201018C , 0x80000007  },
    {  0xA240314C , 0x80000007  },
    {  0xA20101A0 , 0x80000010  },
    {  0xA20101A4 , 0x80000017  },
    {  0xA20101A8 , 0x80000010  },
    {  0xA22001A8 , 0x80000010  },
    {  0xA20101AC , 0x80000017  },
    {  0xA240315C , 0x80000017  },
    {  0xA20101C0 , 0x80000020  },
    {  0xA20101C4 , 0x80000027  },
    {  0xA20101C8 , 0x80000020  },
    {  0xA22001C8 , 0x80000020  },
    {  0xA20101CC , 0x80000027  },
    {  0xA240316C , 0x80000027  },
    {  0xA20101E0 , 0x80000030  },
    {  0xA20101E4 , 0x80000037  },
    {  0xA20101E8 , 0x80000030  },
    {  0xA22001E8 , 0x80000030  },
    {  0xA20101EC , 0x80000037  },
    {  0xA240317C , 0x80000037  },
    {  0xA2000908 , 0x00000001  },
    {  0xA2000704 , 0x0000DABF  },
    {  0xA2000700 , 0x00000001  },
    {  0xB1301408 , 0xCCCCCCCC  },
    {  0xB1204408 , 0x000000CC  },
    {  0xB1100320 , 0x00000DC6  },
    {  0xB1100324 , 0x00000DC6  },
    {  0xB1100328 , 0x00000DC6  },
    {  0xB110032c , 0x00000DC6  },
    {  0xB1100330 , 0x00000DDA  },
    {  0xB1100334 , 0x00000DFB  },
    {  0xB1100338 , 0x00000E21  },
    {  0xB110033c , 0x00000E46  },
    {  0xB1100340 , 0x00000E6A  },
    {  0xB1100344 , 0x00000EA0  },
    {  0xB1100348 , 0x00000EE1  },
    {  0xB110034c , 0x00000F31  },
    {  0xB1100350 , 0x00000F74  },
    {  0xB1100354 , 0x00000FAF  },
    {  0xB1100358 , 0x00000FD7  },
    {  0xB110035c , 0x00001000  },
    {  0xB1100300 , 0x08000000  },
    {  0xB1100304 , 0x00000302  },
    {  0xB1100310 , 0x00000001  },
    {  0xB1100720 , 0x00000DC6  },
    {  0xB1100724 , 0x00000DC6  },
    {  0xB1100728 , 0x00000DC6  },
    {  0xB110072c , 0x00000DC6  },
    {  0xB1100730 , 0x00000DDA  },
    {  0xB1100734 , 0x00000DFB  },
    {  0xB1100738 , 0x00000E21  },
    {  0xB110073c , 0x00000E46  },
    {  0xB1100740 , 0x00000E6A  },
    {  0xB1100744 , 0x00000EA0  },
    {  0xB1100748 , 0x00000EE1  },
    {  0xB110074c , 0x00000F31  },
    {  0xB1100750 , 0x00000F74  },
    {  0xB1100754 , 0x00000FAF  },
    {  0xB1100758 , 0x00000FD7  },
    {  0xB110075c , 0x00001000  },
    {  0xB1100700 , 0x08000000  },
    {  0xB1100704 , 0x00000302  },
    {  0xB1100710 , 0x00000001  }
};



/*!
 * @name TDD register setting(common)
 * @note TDD register setting(common)
 * @{
 */
const T_DPDA_REG_SET_TBL f_dpdar_tdd_reg_set_common[ D_DPDA_TDD_COMMON_REG_NUM ] = {
	{	0xA2000040,	0x00001900,	0x01,	0x00000000	},
	{	0xA2000080,	0x00002000,	0x01,	0x00000000	},
	{	0xA2000084,	0x0000008A,	0x01,	0x00000000	},
	{	0xA2000100,	0x00004480,	0x01,	0x00000000	},		/*	(0x0000_0000 -> 0x0000_4480)TDDレジスタ設定v1.4	*/
	{	0xA2000104,	0x00038852,	0x01,	0x00000000	},		/*	(0x0003_8666 -> 0x0003_8852)TDDレジスタ設定v1.4	*/
	{	0xA2000108,	0x00004480,	0x01,	0x00000000	},		/*	(0x0000_0000 -> 0x0000_4480)TDDレジスタ設定v1.4	*/
	{	0xA200010C,	0x0002870B,	0x01,	0x00000000	},		/*	(0x0002_581F -> 0x0002_870B)TDDレジスタ設定v1.4	*/
	{	0xA2000110,	0x0000359C,	0x01,	0x00000000	},
	{	0xA2000200,	0x000074EA,	0x01,	0x00000000	},
	{	0xA200020C,	0x00009998,	0x01,	0x00000000	},
	{	0xB1000010,	0x00004333,	0x01,	0x00000000	},
	{	0xB1000234,	0x000005C3,	0x01,	0x00000000	},
	{	0xB1000238,	0x0000099A,	0x01,	0x00000000	},
	{	0xB100023C,	0x000005C3,	0x01,	0x00000000	},
	{	0xB1000240,	0x000002E1,	0x01,	0x00000000	},
	{	0xB1000244,	0xFC290000,	0x01,	0x00000000	},
	{	0xB1000248,	0x06B80000,	0x01,	0x00000000	},
	{	0xB100024C,	0xF6660000,	0x01,	0x00000000	},
	{	0xB1000250,	0x000003D7,	0x01,	0x00000000	},
	{	0xB1000254,	0x00001148,	0x01,	0x00000000	},
	{	0xB1000258,	0xD0000000,	0x01,	0x00000000	},
	{	0xB1000300,	0x00001FEE,	0x01,	0x00000000	},
	{	0xB1000304,	0x00001FEE,	0x01,	0x00000000	},
	{	0xB1000308,	0x00000553,	0x01,	0x00000000	},
	{	0xB1000320,	0x0000009A,	0x01,	0x00000000	},
	{	0xB1000324,	0x0000015F,	0x01,	0x00000000	},
	{	0xB1000330,	0x00000000,	0x01,	0x00000000	},
	{	0xB1000334,	0x00000085,	0x01,	0x00000000	},
	{	0xB1000340,	0x0000000D,	0x01,	0x00000000	},
	{	0xB1000344,	0x0000000D,	0x01,	0x00000000	},
	{	0xB1000384,	0xEAE102E1,	0x01,	0x00000000	},
	{	0xB1000388,	0xEFAE0B85,	0x01,	0x00000000	},
	{	0xB10003A4,	0xEAE102E1,	0x01,	0x00000000	},
	{	0xB10003A8,	0xEFAE0B85,	0x01,	0x00000000	},
	{	0xB1000400,	0xEDC30D71,	0x01,	0x00000000	},
	{	0xB1000404,	0xEDC30B85,	0x01,	0x00000000	},
	{	0xB1000408,	0xEDC302E1,	0x01,	0x00000000	},
	{	0xB100040C,	0xEDC302E1,	0x01,	0x00000000	},
	{	0xB1000440,	0xEDC30D71,	0x01,	0x00000000	},
	{	0xB1000444,	0xEDC30B85,	0x01,	0x00000000	},
	{	0xB1000448,	0xEDC302E1,	0x01,	0x00000000	},
	{	0xB100044C,	0xEDC302E1,	0x01,	0x00000000	},
	{	0xB1000480,	0xEDC30D71,	0x01,	0x00000000	},
	{	0xB1000484,	0xEDC30B85,	0x01,	0x00000000	},
	{	0xB1000488,	0xEDC302E1,	0x01,	0x00000000	},
	{	0xB100048C,	0xEDC302E1,	0x01,	0x00000000	},
	{	0xB10004C0,	0xEDC30D71,	0x01,	0x00000000	},
	{	0xB10004C4,	0xEDC30B85,	0x01,	0x00000000	},
	{	0xB10004C8,	0xEDC302E1,	0x01,	0x00000000	},
	{	0xB10004CC,	0xEDC302E1,	0x01,	0x00000000	},
	{	0xB1001000,	0x00001900,	0x01,	0x00000000	}
};

const T_DPDA_REG_SET_TBL f_dpdar_tdd_reg_set_common_mmW[ D_DPDA_TDD_COMMON_REG_NUM_MMW ] = {
	{	0xA2000040,0x00000D70,	0x01,	0x00000000	},
	{	0xA2000080,0x00000800,	0x01,	0x00000000	},
	{	0xA2000084,0x0000008A,	0x01,	0x00000000	},
	{	0xA2000100,0x00001120,	0x01,	0x00000000	},		/*	(0x0000_0000 -> 0x0000_1120)TDDレジスタ設定v1.4	*/
	{	0xA2000104,0x0002ECCD,	0x01,	0x00000000	},		/*	(0x0002_EAE2 -> 0x0002_ECCD)TDDレジスタ設定v1.4	*/
	{	0xA2000108,0x00001120,	0x01,	0x00000000	},		/*	(0x0000_0000 -> 0x0000_1120)TDDレジスタ設定v1.4	*/
	{	0xA200010C,0x00021000,	0x01,	0x00000000	},		/*	(0x0002_0E15 -> 0x0002_1000)TDDレジスタ設定v1.4	*/
	{	0xA2000110,0x00001086,	0x01,	0x00000000	},
	{	0xA2000200,0x00004088,	0x01,	0x00000000	},
	{	0xA200020C,0x000028ED,	0x01,	0x00000000	},
	{	0xA2000218,0x00001124,	0x01,	0x00000000	},
	{	0xA2000420,0x00000000,	0x01,	0x00000000	},
	{	0xB1000010,0x00001147,	0x01,	0x00000000	},
	{	0xB1000304,0x000007ED,	0x01,	0x00000000	},
	{	0xB1000308,0x00000105,	0x01,	0x00000000	},
	{	0xB1000340,0x0000009C,	0x01,	0x00000000	},
	{	0xB1000344,0x00000109,	0x01,	0x00000000	},
	{	0xB1000380,0x00000090,	0x01,	0x00000000	},
	{	0xB1000384,0x00000090,	0x01,	0x00000000	},
	{	0xB1000388,0x00000090,	0x01,	0x00000000	},
	{	0xB100038C,0x00000090,	0x01,	0x00000000	},
	{	0xB1000390,0x00000001,	0x01,	0x00000000	},
	{	0xB1000398,0x00000095,	0x01,	0x00000000	},
	{	0xB1000400,0xFCA40170,	0x01,	0x00000000	},		/*	(0xFE46_03A5 -> 0xFCA4_0170)TDDレジスタ設定v1.5	*/
	{	0xB1000404,0xFE1500F5,	0x01,	0x00000000	},		/*	(0xFE46_021C -> 0xFE15_00F5)TDDレジスタ設定v1.5	*/
	{	0xB1000408,0xFC2900F5,	0x01,	0x00000000	},		/*	(0xFF0B_046A -> 0xFC29_00F5)TDDレジスタ設定v1.5	*/
	{	0xB100040C,0xFD2900F5,	0x01,	0x00000000	},		/*	(0xFD29_02EB -> 0xFD29_00F5)TDDレジスタ設定v1.5	*/
	{	0xB1000410,0xFE1501EB,	0x01,	0x00000000	},		/*	(0xFE46_0312 -> 0xFE15_01EB)TDDレジスタ設定v1.5	*/
	{	0xB1000418,0xFE1500F5,	0x01,	0x00000000	},		/*	(0xFE15_03D7 -> 0xFE15_00F5)TDDレジスタ設定v1.5	*/
	{	0xB1000440,0xFCA40170,	0x01,	0x00000000	},		/*	(0xFE46_03A5 -> 0xFCA4_0170)TDDレジスタ設定v1.5	*/
	{	0xB1000444,0xFE1500F5,	0x01,	0x00000000	},		/*	(0xFE46_021C -> 0xFE15_00F5)TDDレジスタ設定v1.5	*/
	{	0xB1000448,0xFC2900F5,	0x01,	0x00000000	},		/*	(0xFF0B_046A -> 0xFC29_00F5)TDDレジスタ設定v1.5	*/
	{	0xB100044C,0xFD2900F5,	0x01,	0x00000000	},		/*	(0xFD29_02EB -> 0xFD29_00F5)TDDレジスタ設定v1.5	*/
	{	0xB1000450,0xFE1501EB,	0x01,	0x00000000	},		/*	(0xFE46_0312 -> 0xFE15_01EB)TDDレジスタ設定v1.5	*/
	{	0xB1000458,0xFE1500F5,	0x01,	0x00000000	},		/*	(0xFE15_03D7 -> 0xFE15_00F5)TDDレジスタ設定v1.5	*/
	{	0xB1001000,0x00000D70,	0x01,	0x00000000	}
};

/** @} */

/*!
 * @name LUT Values
 * @note LUT Values
 * @{
 */
const UINT f_dpdar_lutValue[D_SYS_CAR_MAX][D_DPDA_LUT_MAX] = {
	/* キャリア数1の場合のLUT設定値 */
	{
		0x6A3FB0D6,		/* PD_ADRADJ  */
		0x00200000,		/* PD_ADRADJ2 */
		0x00000000,		/* PD_ADR1CNT */
		0x00000201,		/* PD_ADR2CNT */
		0x00001111,		/* PD_LUT0X   */
		0x00000A0A,		/* PD_LUT1X   */
		0x00000404,		/* PD_LUT2X   */
		0x00000A0A,		/* PD_LUT3X   */
		0x00001111,		/* PD_LUT4X   */
		0x00000000,		/* PD_LUTTR   */
		0x00000000,		/* PD_TRON    */
		0x00000000,		/* PD_TRTIME1 */
		0x00000000,		/* PD_TRTIME2 */
		0x00000000,		/* PD_TRTIME3 */
		0x00000000,		/* PD_TRTIME4 */
		0x00000000,		/* PD_TRTIME5 */
		0x00000000,		/* PD_TRTIME6 */
		0x00000000,		/* PD_TRTIME7 */
		0x00000000,		/* PD_TRTIME8 */
		0x18000100,		/* FB_SSPMU1  */
		0x01000040,		/* FB_SSPMU2  */
		0x00000000		/* FB_SSPMU3  */
	},
	/* キャリア数2の場合のLUT設定値 */
	{
		0x6A3FB0D6,		/* PD_ADRADJ  */
		0x00200000,		/* PD_ADRADJ2 */
		0x00000000,		/* PD_ADR1CNT */
		0x00000201,		/* PD_ADR2CNT */
		0x00001111,		/* PD_LUT0X   */
		0x00000A0A,		/* PD_LUT1X   */
		0x00000404,		/* PD_LUT2X   */
		0x00000A0A,		/* PD_LUT3X   */
		0x00001111,		/* PD_LUT4X   */
		0x00000000,		/* PD_LUTTR   */
		0x00000000,		/* PD_TRON    */
		0x00000000,		/* PD_TRTIME1 */
		0x00000000,		/* PD_TRTIME2 */
		0x00000000,		/* PD_TRTIME3 */
		0x00000000,		/* PD_TRTIME4 */
		0x00000000,		/* PD_TRTIME5 */
		0x00000000,		/* PD_TRTIME6 */
		0x00000000,		/* PD_TRTIME7 */
		0x00000000,		/* PD_TRTIME8 */
		0x18000100,		/* FB_SSPMU1  */
		0x01000040,		/* FB_SSPMU2  */
		0x00000000		/* FB_SSPMU3  */
	}
};

/*!
 * @name LUT Values(RRE用)
 * @note LUT Values(RRE用)
 * @{
 */
const UINT f_dpdar_lutValue_rre[D_SYS_CAR_MAX][D_DPDA_LUT_MAX] = {
	/* キャリア数1の場合のLUT設定値 */
	{
		0x6A3FB0D6,		/* PD_ADRADJ  */
		0x00200000,		/* PD_ADRADJ2 */
		0x00000000,		/* PD_ADR1CNT */
		0x00000201,		/* PD_ADR2CNT */
		0x00001111,		/* PD_LUT0X   */
		0x00000000,		/* PD_LUT1X   */
		0x00000404,		/* PD_LUT2X   */
		0x00000000,		/* PD_LUT3X   */
		0x00001111,		/* PD_LUT4X   */
		0x00000202,		/* PD_LUTTR   */
		0x00010103,		/* PD_TRON    */
		0x0000F590,		/* PD_TRTIME1 */
		0x00007AC8,		/* PD_TRTIME2 */
		0x00000000,		/* PD_TRTIME3 */
		0x00000000,		/* PD_TRTIME4 */
		0x00000000,		/* PD_TRTIME5 */
		0x00000000,		/* PD_TRTIME6 */
		0x00000000,		/* PD_TRTIME7 */
		0x00000000,		/* PD_TRTIME8 */
		0x18000100,		/* FB_SSPMU1  */
		0x01000040,		/* FB_SSPMU2  */
		0x00100004		/* FB_SSPMU3  */
	},
	/* キャリア数2の場合のLUT設定値 */
	{
		0x6A3FB0D6,		/* PD_ADRADJ  */
		0x00200000,		/* PD_ADRADJ2 */
		0x00000000,		/* PD_ADR1CNT */
		0x00000201,		/* PD_ADR2CNT */
		0x00001111,		/* PD_LUT0X   */
		0x00000A0A,		/* PD_LUT1X   */
		0x00000404,		/* PD_LUT2X   */
		0x00000A0A,		/* PD_LUT3X   */
		0x00001111,		/* PD_LUT4X   */
		0x00000202,		/* PD_LUTTR   */
		0x00010103,		/* PD_TRON    */
		0x0000F590,		/* PD_TRTIME1 */
		0x00007AC8,		/* PD_TRTIME2 */
		0x00000000,		/* PD_TRTIME3 */
		0x00000000,		/* PD_TRTIME4 */
		0x00000000,		/* PD_TRTIME5 */
		0x00000000,		/* PD_TRTIME6 */
		0x00000000,		/* PD_TRTIME7 */
		0x00000000,		/* PD_TRTIME8 */
		0x18000100,		/* FB_SSPMU1  */
		0x01000040,		/* FB_SSPMU2  */
		0x00100004		/* FB_SSPMU3  */
	}
};

/** @} */

/*!
 * @name Impulse coefficient value
 * @note インパルス設定値。インパルス設定値は、carrier数2のものと、carrier数1(NCO=0)のもののみを
 *       テーブルとして持つ。carrier数1(NCO not 0)については、NCOによって変動するため、固定では
 *       持てない。
 * @{
 */
const T_DPDA_IMPULSE_COEFFICIENT  f_dpdar_impulseCoefficient[D_DPDA_IMPULSE_TABLE_TYPE_NUM][D_DPDA_IMPULSE_NUM] = {
	{
		{   230,      0},
		{    85,      0},
		{   -58,      0},
		{  -149,      0},
		{  -185,      0},
		{  -185,      0},
		{  -154,      0},
		{   -80,      0},
		{    38,      0},
		{   172,      0},
		{   279,      0},
		{   321,      0},
		{   282,      0},
		{   158,      0},
		{   -32,      0},
		{  -245,      0},
		{  -423,      0},
		{  -508,      0},
		{  -463,      0},
		{  -283,      0},
		{     3,      0},
		{   330,      0},
		{   612,      0},
		{   763,      0},
		{   722,      0},
		{   476,      0},
		{    64,      0},
		{  -421,      0},
		{  -856,      0},
		{ -1110,      0},
		{ -1091,      0},
		{  -768,      0},
		{  -191,      0},
		{   514,      0},
		{  1170,      0},
		{  1588,      0},
		{  1623,      0},
		{  1215,      0},
		{   418,      0},
		{  -601,      0},
		{ -1593,      0},
		{ -2280,      0},
		{ -2432,      0},
		{ -1932,      0},
		{  -825,      0},
		{   677,      0},
		{  2222,      0},
		{  3394,      0},
		{  3810,      0},
		{  3228,      0},
		{  1631,      0},
		{  -736,      0},
		{ -3384,      0},
		{ -5652,      0},
		{ -6836,      0},
		{ -6335,      0},
		{ -3799,      0},
		{   774,      0},
		{  7002,      0},
		{ 14157,      0},
		{ 21272,      0},
		{ 27307,      0},
		{ 31347,      0},
		{ 32767,      0},
		{ 31347,      0},
		{ 27307,      0},
		{ 21272,      0},
		{ 14157,      0},
		{  7002,      0},
		{   774,      0},
		{ -3799,      0},
		{ -6335,      0},
		{ -6836,      0},
		{ -5652,      0},
		{ -3384,      0},
		{  -736,      0},
		{  1631,      0},
		{  3228,      0},
		{  3810,      0},
		{  3394,      0},
		{  2222,      0},
		{   677,      0},
		{  -825,      0},
		{ -1932,      0},
		{ -2432,      0},
		{ -2280,      0},
		{ -1593,      0},
		{  -601,      0},
		{   418,      0},
		{  1215,      0},
		{  1623,      0},
		{  1588,      0},
		{  1170,      0},
		{   514,      0},
		{  -191,      0},
		{  -768,      0},
		{ -1091,      0},
		{ -1110,      0},
		{  -856,      0},
		{  -421,      0},
		{    64,      0},
		{   476,      0},
		{   722,      0},
		{   763,      0},
		{   612,      0},
		{   330,      0},
		{     3,      0},
		{  -283,      0},
		{  -463,      0},
		{  -508,      0},
		{  -423,      0},
		{  -245,      0},
		{   -32,      0},
		{   158,      0},
		{   282,      0},
		{   321,      0},
		{   279,      0},
		{   172,      0},
		{    38,      0},
		{   -80,      0},
		{  -154,      0},
		{  -185,      0},
		{  -185,      0},
		{  -149,      0},
		{   -58,      0},
		{    85,      0},
		{   230,      0}
	},
	{
		{   805,      0},
		{   173,      0},
		{   -55,      0},
		{  -146,      0},
		{  -324,      0},
		{  -456,      0},
		{  -568,      0},
		{  -726,      0},
		{  -841,      0},
		{  -909,      0},
		{  -977,      0},
		{  -994,      0},
		{  -947,      0},
		{  -864,      0},
		{  -724,      0},
		{  -521,      0},
		{  -271,      0},
		{    25,      0},
		{   359,      0},
		{   717,      0},
		{  1090,      0},
		{  1451,      0},
		{  1786,      0},
		{  2082,      0},
		{  2309,      0},
		{  2451,      0},
		{  2499,      0},
		{  2430,      0},
		{  2234,      0},
		{  1914,      0},
		{  1464,      0},
		{   890,      0},
		{   208,      0},
		{  -565,      0},
		{ -1402,      0},
		{ -2274,      0},
		{ -3145,      0},
		{ -3969,      0},
		{ -4710,      0},
		{ -5325,      0},
		{ -5761,      0},
		{ -5984,      0},
		{ -5959,      0},
		{ -5646,      0},
		{ -5022,      0},
		{ -4078,      0},
		{ -2800,      0},
		{ -1193,      0},
		{   726,      0},
		{  2932,      0},
		{  5388,      0},
		{  8050,      0},
		{ 10863,      0},
		{ 13757,      0},
		{ 16674,      0},
		{ 19545,      0},
		{ 22280,      0},
		{ 24824,      0},
		{ 27118,      0},
		{ 29074,      0},
		{ 30652,      0},
		{ 31827,      0},
		{ 32537,      0},
		{ 32767,      0},
		{ 32537,      0},
		{ 31827,      0},
		{ 30652,      0},
		{ 29074,      0},
		{ 27118,      0},
		{ 24824,      0},
		{ 22280,      0},
		{ 19545,      0},
		{ 16674,      0},
		{ 13757,      0},
		{ 10863,      0},
		{  8050,      0},
		{  5388,      0},
		{  2932,      0},
		{   726,      0},
		{ -1193,      0},
		{ -2800,      0},
		{ -4078,      0},
		{ -5022,      0},
		{ -5646,      0},
		{ -5959,      0},
		{ -5984,      0},
		{ -5761,      0},
		{ -5325,      0},
		{ -4710,      0},
		{ -3969,      0},
		{ -3145,      0},
		{ -2274,      0},
		{ -1402,      0},
		{  -565,      0},
		{   208,      0},
		{   890,      0},
		{  1464,      0},
		{  1914,      0},
		{  2234,      0},
		{  2430,      0},
		{  2499,      0},
		{  2451,      0},
		{  2309,      0},
		{  2082,      0},
		{  1786,      0},
		{  1451,      0},
		{  1090,      0},
		{   717,      0},
		{   359,      0},
		{    25,      0},
		{  -271,      0},
		{  -521,      0},
		{  -724,      0},
		{  -864,      0},
		{  -947,      0},
		{  -994,      0},
		{  -977,      0},
		{  -909,      0},
		{  -841,      0},
		{  -726,      0},
		{  -568,      0},
		{  -456,      0},
		{  -324,      0},
		{  -146,      0},
		{   -55,      0},
		{   173,      0},
		{   805,      0},
	}
};
/** @} */


/*!
 * @name Impulse coefficient value(RRE用)
 * @note インパルス設定値。インパルス設定値は、carrier数2のものと、carrier数1(NCO=0)のもののみを
 *       テーブルとして持つ。carrier数1(NCO not 0)については、NCOによって変動するため、固定では
 *       持てない。
 * @{
 */
const T_DPDA_IMPULSE_COEFFICIENT  f_dpdar_impulseCoefficient_rre[D_DPDA_IMPULSE_TABLE_TYPE_NUM][D_DPDA_IMPULSE_NUM] = {
	{
		{  -167,      0},
		{   -26,      0},
		{   155,      0},
		{   119,      0},
		{   -88,      0},
		{  -173,      0},
		{   -13,      0},
		{   169,      0},
		{   114,      0},
		{  -105,      0},
		{  -179,      0},
		{     1,      0},
		{   184,      0},
		{   108,      0},
		{  -124,      0},
		{  -185,      0},
		{    18,      0},
		{   199,      0},
		{   100,      0},
		{  -145,      0},
		{  -189,      0},
		{    36,      0},
		{   215,      0},
		{    91,      0},
		{  -166,      0},
		{  -192,      0},
		{    56,      0},
		{   230,      0},
		{    79,      0},
		{  -188,      0},
		{  -193,      0},
		{    78,      0},
		{   245,      0},
		{    65,      0},
		{  -212,      0},
		{  -193,      0},
		{   103,      0},
		{   260,      0},
		{    49,      0},
		{  -238,      0},
		{  -191,      0},
		{   130,      0},
		{   274,      0},
		{    29,      0},
		{  -264,      0},
		{  -188,      0},
		{   160,      0},
		{   288,      0},
		{     7,      0},
		{  -293,      0},
		{  -181,      0},
		{   193,      0},
		{   302,      0},
		{   -19,      0},
		{  -323,      0},
		{  -173,      0},
		{   230,      0},
		{   316,      0},
		{   -49,      0},
		{  -355,      0},
		{  -161,      0},
		{   271,      0},
		{   328,      0},
		{   -84,      0},
		{  -390,      0},
		{  -146,      0},
		{   317,      0},
		{   341,      0},
		{  -125,      0},
		{  -428,      0},
		{  -127,      0},
		{   368,      0},
		{   352,      0},
		{  -172,      0},
		{  -469,      0},
		{  -102,      0},
		{   428,      0},
		{   363,      0},
		{  -229,      0},
		{  -516,      0},
		{   -71,      0},
		{   497,      0},
		{   373,      0},
		{  -296,      0},
		{  -569,      0},
		{   -31,      0},
		{   579,      0},
		{   382,      0},
		{  -380,      0},
		{  -631,      0},
		{    20,      0},
		{   680,      0},
		{   390,      0},
		{  -485,      0},
		{  -708,      0},
		{    87,      0},
		{   807,      0},
		{   397,      0},
		{  -623,      0},
		{  -805,      0},
		{   180,      0},
		{   977,      0},
		{   403,      0},
		{  -813,      0},
		{  -937,      0},
		{   313,      0},
		{  1220,      0},
		{   408,      0},
		{ -1097,      0},
		{ -1134,      0},
		{   522,      0},
		{  1602,      0},
		{   412,      0},
		{ -1573,      0},
		{ -1470,      0},
		{   901,      0},
		{  2316,      0},
		{   415,      0},
		{ -2561,      0},
		{ -2210,      0},
		{  1810,      0},
		{  4188,      0},
		{   416,      0},
		{ -5978,      0},
		{ -5375,      0},
		{  7224,      0},
		{ 24609,      0},
		{ 32767,      0},
		{ 24609,      0},
		{  7224,      0},
		{ -5375,      0},
		{ -5978,      0},
		{   416,      0},
		{  4188,      0},
		{  1810,      0},
		{ -2210,      0},
		{ -2561,      0},
		{   415,      0},
		{  2316,      0},
		{   901,      0},
		{ -1470,      0},
		{ -1573,      0},
		{   412,      0},
		{  1602,      0},
		{   522,      0},
		{ -1134,      0},
		{ -1097,      0},
		{   408,      0},
		{  1220,      0},
		{   313,      0},
		{  -937,      0},
		{  -813,      0},
		{   403,      0},
		{   977,      0},
		{   180,      0},
		{  -805,      0},
		{  -623,      0},
		{   397,      0},
		{   807,      0},
		{    87,      0},
		{  -708,      0},
		{  -485,      0},
		{   390,      0},
		{   680,      0},
		{    20,      0},
		{  -631,      0},
		{  -380,      0},
		{   382,      0},
		{   579,      0},
		{   -31,      0},
		{  -569,      0},
		{  -296,      0},
		{   373,      0},
		{   497,      0},
		{   -71,      0},
		{  -516,      0},
		{  -229,      0},
		{   363,      0},
		{   428,      0},
		{  -102,      0},
		{  -469,      0},
		{  -172,      0},
		{   352,      0},
		{   368,      0},
		{  -127,      0},
		{  -428,      0},
		{  -125,      0},
		{   341,      0},
		{   317,      0},
		{  -146,      0},
		{  -390,      0},
		{   -84,      0},
		{   328,      0},
		{   271,      0},
		{  -161,      0},
		{  -355,      0},
		{   -49,      0},
		{   316,      0},
		{   230,      0},
		{  -173,      0},
		{  -323,      0},
		{   -19,      0},
		{   302,      0},
		{   193,      0},
		{  -181,      0},
		{  -293,      0},
		{     7,      0},
		{   288,      0},
		{   160,      0},
		{  -188,      0},
		{  -264,      0},
		{    29,      0},
		{   274,      0},
		{   130,      0},
		{  -191,      0},
		{  -238,      0},
		{    49,      0},
		{   260,      0},
		{   103,      0},
		{  -193,      0},
		{  -212,      0},
		{    65,      0},
		{   245,      0},
		{    78,      0},
		{  -193,      0},
		{  -188,      0},
		{    79,      0},
		{   230,      0},
		{    56,      0},
		{  -192,      0},
		{  -166,      0},
		{    91,      0},
		{   215,      0},
		{    36,      0},
		{  -189,      0},
		{  -145,      0},
		{   100,      0},
		{   199,      0},
		{    18,      0},
		{  -185,      0},
		{  -124,      0},
		{   108,      0},
		{   184,      0},
		{     1,      0},
		{  -179,      0},
		{  -105,      0},
		{   114,      0},
		{   169,      0},
		{   -13,      0},
		{  -173,      0},
		{   -88,      0},
		{   119,      0},
		{   155,      0},
		{   -26,      0},
		{  -167,      0}
	},
	{
		{  -281,      0},
		{  -115,      0},
		{    99,      0},
		{   280,      0},
		{   357,      0},
		{   299,      0},
		{   125,      0},
		{  -101,      0},
		{  -293,      0},
		{  -378,      0},
		{  -319,      0},
		{  -137,      0},
		{   102,      0},
		{   308,      0},
		{   400,      0},
		{   341,      0},
		{   149,      0},
		{  -104,      0},
		{  -323,      0},
		{  -423,      0},
		{  -364,      0},
		{  -163,      0},
		{   105,      0},
		{   340,      0},
		{   449,      0},
		{   389,      0},
		{   178,      0},
		{  -107,      0},
		{  -357,      0},
		{  -477,      0},
		{  -417,      0},
		{  -195,      0},
		{   108,      0},
		{   377,      0},
		{   508,      0},
		{   447,      0},
		{   213,      0},
		{  -109,      0},
		{  -398,      0},
		{  -542,      0},
		{  -481,      0},
		{  -234,      0},
		{   110,      0},
		{   422,      0},
		{   579,      0},
		{   519,      0},
		{   257,      0},
		{  -111,      0},
		{  -448,      0},
		{  -621,      0},
		{  -561,      0},
		{  -283,      0},
		{   113,      0},
		{   477,      0},
		{   668,      0},
		{   609,      0},
		{   313,      0},
		{  -114,      0},
		{  -510,      0},
		{  -722,      0},
		{  -663,      0},
		{  -347,      0},
		{   114,      0},
		{   547,      0},
		{   784,      0},
		{   726,      0},
		{   386,      0},
		{  -115,      0},
		{  -591,      0},
		{  -855,      0},
		{  -799,      0},
		{  -432,      0},
		{   116,      0},
		{   641,      0},
		{   940,      0},
		{   886,      0},
		{   488,      0},
		{  -117,      0},
		{  -702,      0},
		{ -1041,      0},
		{  -991,      0},
		{  -555,      0},
		{   118,      0},
		{   776,      0},
		{  1165,      0},
		{  1121,      0},
		{   638,      0},
		{  -118,      0},
		{  -868,      0},
		{ -1321,      0},
		{ -1284,      0},
		{  -744,      0},
		{   119,      0},
		{   987,      0},
		{  1523,      0},
		{  1497,      0},
		{   883,      0},
		{  -119,      0},
		{ -1145,      0},
		{ -1796,      0},
		{ -1789,      0},
		{ -1076,      0},
		{   120,      0},
		{  1369,      0},
		{  2186,      0},
		{  2211,      0},
		{  1359,      0},
		{  -120,      0},
		{ -1708,      0},
		{ -2790,      0},
		{ -2880,      0},
		{ -1819,      0},
		{   120,      0},
		{  2289,      0},
		{  3858,      0},
		{  4103,      0},
		{  2695,      0},
		{  -120,      0},
		{ -3512,      0},
		{ -6254,      0},
		{ -7070,      0},
		{ -5028,      0},
		{   120,      0},
		{  7787,      0},
		{ 16629,      0},
		{ 24852,      0},
		{ 30668,      0},
		{ 32767,      0},
		{ 30668,      0},
		{ 24852,      0},
		{ 16629,      0},
		{  7787,      0},
		{   120,      0},
		{ -5028,      0},
		{ -7070,      0},
		{ -6254,      0},
		{ -3512,      0},
		{  -120,      0},
		{  2695,      0},
		{  4103,      0},
		{  3858,      0},
		{  2289,      0},
		{   120,      0},
		{ -1819,      0},
		{ -2880,      0},
		{ -2790,      0},
		{ -1708,      0},
		{  -120,      0},
		{  1359,      0},
		{  2211,      0},
		{  2186,      0},
		{  1369,      0},
		{   120,      0},
		{ -1076,      0},
		{ -1789,      0},
		{ -1796,      0},
		{ -1145,      0},
		{  -119,      0},
		{   883,      0},
		{  1497,      0},
		{  1523,      0},
		{   987,      0},
		{   119,      0},
		{  -744,      0},
		{ -1284,      0},
		{ -1321,      0},
		{  -868,      0},
		{  -118,      0},
		{   638,      0},
		{  1121,      0},
		{  1165,      0},
		{   776,      0},
		{   118,      0},
		{  -555,      0},
		{  -991,      0},
		{ -1041,      0},
		{  -702,      0},
		{  -117,      0},
		{   488,      0},
		{   886,      0},
		{   940,      0},
		{   641,      0},
		{   116,      0},
		{  -432,      0},
		{  -799,      0},
		{  -855,      0},
		{  -591,      0},
		{  -115,      0},
		{   386,      0},
		{   726,      0},
		{   784,      0},
		{   547,      0},
		{   114,      0},
		{  -347,      0},
		{  -663,      0},
		{  -722,      0},
		{  -510,      0},
		{  -114,      0},
		{   313,      0},
		{   609,      0},
		{   668,      0},
		{   477,      0},
		{   113,      0},
		{  -283,      0},
		{  -561,      0},
		{  -621,      0},
		{  -448,      0},
		{  -111,      0},
		{   257,      0},
		{   519,      0},
		{   579,      0},
		{   422,      0},
		{   110,      0},
		{  -234,      0},
		{  -481,      0},
		{  -542,      0},
		{  -398,      0},
		{  -109,      0},
		{   213,      0},
		{   447,      0},
		{   508,      0},
		{   377,      0},
		{   108,      0},
		{  -195,      0},
		{  -417,      0},
		{  -477,      0},
		{  -357,      0},
		{  -107,      0},
		{   178,      0},
		{   389,      0},
		{   449,      0},
		{   340,      0},
		{   105,      0},
		{  -163,      0},
		{  -364,      0},
		{  -423,      0},
		{  -323,      0},
		{  -104,      0},
		{   149,      0},
		{   341,      0},
		{   400,      0},
		{   308,      0},
		{   102,      0},
		{  -137,      0},
		{  -319,      0},
		{  -378,      0},
		{  -293,      0},
		{  -101,      0},
		{   125,      0},
		{   299,      0},
		{   357,      0},
		{   280,      0},
		{    99,      0},
		{  -115,      0},
		{  -281,      0},
	}
};
/** @} */


/************************************************************************************************/
/* register address table																		*/
/************************************************************************************************/
/*!
 * @name register address Table
 * @note register address Table
 * @{
 */
const UINT f_dpdar_reg_Tbl[D_DPDA_REG_SUB6_NUM_MAX] = 
{
/**** APDハソ 電力計算 ****/
	0xB11001C0,						/* Ant#A Carrier#0 TSSI(TXPOWREP) */
	0xB11001C4,						/* Ant#A Carrier#1 TSSI(TXPOWREP) ここを変えるときはf_dpdaw_index_TssiPosも見直すこと */
	0xB11005C0,						/* Ant#B Carrier#0 TSSI(TXPOWREP) ここを変えるときはf_dpdaw_index_TssiPosも見直すこと */
	0xB11005C4,						/* Ant#B Carrier#1 TSSI(TXPOWREP) ここを変えるときはf_dpdaw_index_TssiPosも見直すこと */
	0xB11009C0,						/* Ant#C Carrier#0 TSSI(TXPOWREP) ここを変えるときはf_dpdaw_index_TssiPosも見直すこと */
	0xB11009C4,						/* Ant#C Carrier#1 TSSI(TXPOWREP) ここを変えるときはf_dpdaw_index_TssiPosも見直すこと */
	0xB1100DC0,						/* Ant#D Carrier#0 TSSI(TXPOWREP) ここを変えるときはf_dpdaw_index_TssiPosも見直すこと */
	0xB1100DC4,						/* Ant#D Carrier#1 TSSI(TXPOWREP) ここを変えるときはf_dpdaw_index_TssiPosも見直すこと */

	0xB12030E0,						/* Ant#A 未使用(POWREFRF) */
	0xB12034E0,						/* Ant#B 未使用(POWREFRF) */
	0xB12038E0,						/* Ant#C 未使用(POWREFRF) */
	0xB1203CE0,						/* Ant#D 未使用(POWREFRF) */

	0xB12030E8,						/* Ant#A アンテナ送信電力/FB電力1(POWREFSW) */
	0xB12034E8,						/* Ant#B アンテナ送信電力/FB電力1(POWREFSW) */
	0xB12038E8,						/* Ant#C アンテナ送信電力/FB電力1(POWREFSW) */
	0xB1203CE8,						/* Ant#D アンテナ送信電力/FB電力1(POWREFSW) */

	0xB12030EC,						/* Ant#A FB電力2/VSWR(POWFBKSW) */
	0xB12034EC,						/* Ant#B FB電力2/VSWR(POWFBKSW) */
	0xB12038EC,						/* Ant#C FB電力2/VSWR(POWFBKSW) */
	0xB1203CEC,						/* Ant#D FB電力2/VSWR(POWFBKSW) */

	0xB12030F0,						/* Ant#A VSWR(POWRVSSW) */
	0xB12034F0,						/* Ant#B VSWR(POWRVSSW) */
	0xB12038F0,						/* Ant#C VSWR(POWRVSSW) */
	0xB1203CF0,						/* Ant#D VSWR(POWRVSSW) */

	0xB12030F8,						/* Ant#A アンテナ送信電力/FB電力1(POWREFSW) for VSWR */
	0xB12034F8,						/* Ant#B アンテナ送信電力/FB電力1(POWREFSW) for VSWR */
	0xB12038F8,						/* Ant#C アンテナ送信電力/FB電力1(POWREFSW) for VSWR */
	0xB1203CF8,						/* Ant#D アンテナ送信電力/FB電力1(POWREFSW) for VSWR */

	0xA2014400,						/* ANT#A Carrier#0 周波数領域電力(DBFPWRX) */
	0xA2014404,						/* ANT#A Carrier#1 周波数領域電力(DBFPWRX) */
	0xA2014408,						/* ANT#B Carrier#0 周波数領域電力(DBFPWRX) */
	0xA201440C,						/* ANT#B Carrier#1 周波数領域電力(DBFPWRX) */
	0xA2014410,						/* ANT#C Carrier#0 周波数領域電力(DBFPWRX) */
	0xA2014414,						/* ANT#C Carrier#1 周波数領域電力(DBFPWRX) */
	0xA2014418,						/* ANT#D Carrier#0 周波数領域電力(DBFPWRX) */
	0xA201441C,						/* ANT#D Carrier#1 周波数領域電力(DBFPWRX) */
	
	0xB1300230,						/* Ant#A ADC受信電力(RXPOWREP)*/
	0xB1300630,						/* Ant#B ADC受信電力(RXPOWREP)*/
	0xB1300A30,						/* Ant#C ADC受信電力(RXPOWREP)*/
	0xB1300E30,						/* Ant#D ADC受信電力(RXPOWREP)*/
	
	0xB1300150,						/* Ant#A Carrier#0 キャリア受信電力(RXPOWREP) */
	0xB1300154,						/* Ant#A Carrier#1 キャリア受信電力(RXPOWREP) */
	0xB1300550,						/* Ant#B Carrier#0 キャリア受信電力(RXPOWREP) */
	0xB1300554,						/* Ant#B Carrier#1 キャリア受信電力(RXPOWREP) */
	0xB1300950,						/* Ant#C Carrier#0 キャリア受信電力(RXPOWREP) */
	0xB1300954,						/* Ant#C Carrier#1 キャリア受信電力(RXPOWREP) */
	0xB1300D50,						/* Ant#D Carrier#0 キャリア受信電力(RXPOWREP) */
	0xB1300D54,						/* Ant#D Carrier#1 キャリア受信電力(RXPOWREP) */

	0xA2204400,						/* ANT#A DBFPWRX */
	0xA2204404,						/* ANT#A DBFPWRX */
	0xA2204408,						/* ANT#B DBFPWRX */
	0xA220440C,						/* ANT#B DBFPWRX */
	0xA2204410,						/* ANT#C DBFPWRX */
	0xA2204414,						/* ANT#C DBFPWRX */
	0xA2204418,						/* ANT#D DBFPWRX */
	0xA220441C,						/* ANT#D DBFPWRX */

	0xA2401400,						/* ANT#A RDBFPWRX */
	0xA2401404,						/* ANT#A RDBFPWRX */
	0xA2401408,						/* ANT#B RDBFPWRX */
	0xA240140C,						/* ANT#B RDBFPWRX */
	0xA2401410,						/* ANT#C RDBFPWRX */
	0xA2401414,						/* ANT#C RDBFPWRX */
	0xA2401418,						/* ANT#D RDBFPWRX */
	0xA240141C,						/* ANT#D RDBFPWRX */


	0xB1100000,						/* common hardware (module) ANTA status */
	0xB1100400,						/* common hardware (module) ANTB status */
	0xB1100800,						/* common hardware (module) ANTC status */
	0xB1100C00,						/* common hardware (module) ANTD status */

	0xB1100040,						/* common hardware (module) ANTA status */
	0xB1100440,						/* common hardware (module) ANTB status */
	0xB1100840,						/* common hardware (module) ANTC status */
	0xB1100C40,						/* common hardware (module) ANTD status */

/**** Faultsハソ ALM ****/
	0xA0000020,

	0xA0000150,
	0xA0000154,
	0xA0000158,
	0xA000015C,
	0xA0000160,
	0xA0000164,
	0xA0000168,
	0xA000016C,
	0xA0000170,
	0xA0000174,
	0xA0000178,
	0xA000017C,
	0xA0000180,
	0xA0000184,
	0xA0000188,
	0xA000018C,

	0xA0000200,						/* PS ALM RF Module PS ALM */
	0xA0000204,						/* PS ALM RF Module PS ALM */
	0xA0000210,						/* PS ALM RF Module PS ALM */
	0xA0000214,						/* PS ALM RF Module PS ALM */
	0xA0000370,

	0xA0000B10,						/* common hardware (module) fault LLB_TRX#1 IC TX ERR */
	0xA0000B20,						/* common hardware (module) fault LLB_TRX#1 IC RX ERR */
	0xA0000B30,						/* common hardware (module) fault LLB_TRX#1 IC RX ERR */

	0xB0000200,						/* common hardware (module) fault TRX#1 SYS PLL Unlock */
	0xB0000204,						/* common hardware (module) fault TRX#1 SYS PLL Unlock */
	0xB0000210,						/* common hardware (module) fault TRX#1/RFIC#1 TX_JESD IF ERR *//*	RF module fault	*/
	0xB0000214,						/* common hardware (module) fault TRX#1/RFIC#1 TX_JESD IF ERR */
	0xB00002C0,						/* common hardware (module) fault TRX#1 SYS PLL Unlock */

	0xB0000B10,						/* common hardware (module) fault LLB_TRX#2 IC TX ERR */
	0xB0000B20,						/* common hardware (module) fault LLB_TRX#2 IC RX ERR */

	0xB1000000,
	0xB1000040,
	0xB1000044,
	0xB1000048,
	0xB100004C,
	0xB1000100,
	0xB1000104,
	0xB1000110,
	0xB1000114,

	0xB1100100,
	0xB1100104,
	0xB1100500,
	0xB1100504,
	0xB1100900,
	0xB1100904,
	0xB1100D00,
	0xB1100D04,

	0xB12000E4,
	0xB12004E4,
	0xB12008E4,
	0xB1200CE4,

	0xB12001C0,
	0xB12005C0,
	0xB12009C0,
	0xB1200DC0,

	0xB1203020,
	0xB1203024,		/* ここだけ+4 */
	0xB1203028,		/* ここだけ+4 */
	0xB120302C,		/* ここだけ+4 */

	0xB1203010,
	0xB1203410,
	0xB1203810,
	0xB1203C10,

	0xB1203040,
	0xB1203440,
	0xB1203840,
	0xB1203C40,

	0xB1204404,
	0xB1205404,

	0xB1300000,
	0xB1300400,
	0xB1300800,
	0xB1300C00,
	0xB1301404,
	0xA2000720,	/* TCB_TXOFFSTA */
	0xA20143C8,	/*	TOVER ALM */
    D_DU_REG_TCX_TDANTEN2A,
    D_DU_REG_TCX_TDANTEN2B,
    D_DU_REG_TCX_TDANTEN2C,
    D_DU_REG_TCX_TDANTEN2D
};


/*!
 * @name register address Table(MMW用)
 * @note register address Table(MMW用)
 * @{
 */
const UINT f_dpdar_reg_Tbl_mmW[D_DPDA_REG_MMW_NUM_MAX] = 
{
/**** APDハソ 電力計算 ****/
	0xB1100100,						/* Ant#A Carrier#0 TSSI(TXPOWREP) */
	0xB1100104,						/* Ant#A Carrier#1 TSSI(TXPOWREP) */
	0xB1100108,						/* Ant#A Carrier#2 TSSI(TXPOWREP) */
	0xB110010C,						/* Ant#A Carrier#3 TSSI(TXPOWREP) */
	0xB1100500,						/* Ant#B Carrier#0 TSSI(TXPOWREP) */
	0xB1100504,						/* Ant#B Carrier#1 TSSI(TXPOWREP) */
	0xB1100508,						/* Ant#B Carrier#2 TSSI(TXPOWREP) */
	0xB110050C,						/* Ant#B Carrier#3 TSSI(TXPOWREP) */

	0xB11002E0,						/* Ant#A アンテナ送信電力(POWREFRF) */
	0xB11006E0,						/* Ant#B アンテナ送信電力(POWREFRF) */

	0xA2014400,						/* ANT#A Carrier#0 周波数領域電力(DBFPWRX) */
	0xA2014404,						/* ANT#A Carrier#1 周波数領域電力(DBFPWRX) */
	0xA2014408,						/* ANT#A Carrier#2 周波数領域電力(DBFPWRX) */
	0xA201440C,						/* ANT#A Carrier#3 周波数領域電力(DBFPWRX) */
	0xA2014410,						/* ANT#B Carrier#0 周波数領域電力(DBFPWRX) */
	0xA2014414,						/* ANT#B Carrier#1 周波数領域電力(DBFPWRX) */
	0xA2014418,						/* ANT#B Carrier#2 周波数領域電力(DBFPWRX) */
	0xA201441C,						/* ANT#B Carrier#3 周波数領域電力(DBFPWRX) */

	0xB1300230,						/* Ant#A ADC受信電力(RXPOWREP)*/
	0xB1300630,						/* Ant#B ADC受信電力(RXPOWREP)*/
	
	0xB1300150,						/* Ant#A Carrier#0 キャリア受信電力(RXPOWREP) */
	0xB1300154,						/* Ant#A Carrier#1 キャリア受信電力(RXPOWREP) */
	0xB1300158,						/* Ant#A Carrier#2 キャリア受信電力(RXPOWREP) */
	0xB130015C,						/* Ant#A Carrier#3 キャリア受信電力(RXPOWREP) */
	0xB1300550,						/* Ant#B Carrier#0 キャリア受信電力(RXPOWREP) */
	0xB1300554,						/* Ant#B Carrier#1 キャリア受信電力(RXPOWREP) */
	0xB1300558,						/* Ant#B Carrier#2 キャリア受信電力(RXPOWREP) */
	0xB130055C,						/* Ant#B Carrier#3 キャリア受信電力(RXPOWREP) */

	0xA2204400,						/* ANT#A DBFPWRX */
	0xA2204404,						/* ANT#A DBFPWRX */
	0xA2204408,						/* ANT#A DBFPWRX */
	0xA220440C,						/* ANT#A DBFPWRX */
	0xA2204410,						/* ANT#B DBFPWRX */
	0xA2204414,						/* ANT#B DBFPWRX */
	0xA2204418,						/* ANT#B DBFPWRX */
	0xA220441C,						/* ANT#B DBFPWRX */


	0xB1100000,						/* common hardware (module) ANTA status */
	0xB1100400,						/* common hardware (module) ANTA status */

	0xB1100040,						/* common hardware (module) ANTA status */
	0xB1100440,						/* common hardware (module) ANTB status */


	0xA0000020,

	0xA0000150,
	0xA0000154,
	0xA0000158,
	0xA000015C,
	0xA0000160,
	0xA0000164,
	0xA0000168,
	0xA000016C,
	0xA0000170,
	0xA0000174,
	0xA0000178,
	0xA000017C,
	0xA0000180,
	0xA0000184,
	0xA0000188,
	0xA000018C,

	0xA0000200,						/* PS ALM RF Module PS ALM */
	0xA0000204,						/* PS ALM RF Module PS ALM */
	0xA0000210,						/* PS ALM RF Module PS ALM */
	0xA0000214,						/* PS ALM RF Module PS ALM */

	0xA0000370,

	0xA0000B10,						/* common hardware (module) fault LLB_TRX#1 IC TX ERR */
	0xA0000B20,						/* common hardware (module) fault LLB_TRX#1 IC RX ERR */
	0xA0000B30,						/* common hardware (module) fault LLB_TRX#1 IC RX ERR */

	0xB0000200,						/* common hardware (module) fault TRX#1 SYS PLL Unlock */
	0xB0000204,
	0xB0000210,						/* common hardware (module) fault TRX#1/RFIC#1 TX_JESD IF ERR */
	0xB0000214,						/* common hardware (module) fault TRX#1/RFIC#1 TX_JESD IF ERR */
	0xB00002C0,						/* common hardware (module) fault TRX#1 SYS PLL Unlock */

	0xB0000B10,						/* common hardware (module) fault LLB_TRX#1 IC TX ERR */
	0xB0000B20,						/* common hardware (module) fault LLB_TRX#1 IC RX ERR */

	0xB1000000,
	0xB1000040,
	0xB1000044,
	0xB1000100,
	0xB1000104,
	0xB1000110,
	0xB1000114,

	0xB1100110,
	0xB1100114,
	0xB1100118,
	0xB110011C,
	0xB11002E4,
	0xB11003E0,
	0xB11003E4,
	0xB11006E0,
	0xB11006E4,
	0xB11007E0,
	0xB11007E4,

	0xB1204404,

	0xB1300000,
	0xB1300400,

	0xB1301404,
	0xA2000720,	/* TCB_TXOFFSTA */
	0xA20143C8,	/*	TOVER ALM */
    D_DU_REG_TCX_TDANTEN2A,
    D_DU_REG_TCX_TDANTEN2B
};


/*!
 * @name Virtual register address Table
 * @note Virtual register address Table
 * @{
 */
const	UINT	f_dpdar_virtualRegAddr[D_DPDA_DBG_VIRTUAL_REG_CNT] = {
	0xB11001C0,						/* Ant#A Carrier#0 TSSI(TXPOWREP) sub6 */
	0xB11001C4,						/* Ant#A Carrier#1 TSSI(TXPOWREP) sub6 */
	0xB11005C0,						/* Ant#B Carrier#0 TSSI(TXPOWREP) sub6 */
	0xB11005C4,						/* Ant#B Carrier#1 TSSI(TXPOWREP) sub6 */
	0xB11009C0,						/* Ant#C Carrier#0 TSSI(TXPOWREP) sub6 */
	0xB11009C4,						/* Ant#C Carrier#1 TSSI(TXPOWREP) sub6 */
	0xB1100DC0,						/* Ant#D Carrier#0 TSSI(TXPOWREP) sub6 */
	0xB1100DC4,						/* Ant#D Carrier#1 TSSI(TXPOWREP) sub6 */
	0xB31001C0,						/* Ant#E Carrier#0 TSSI(TXPOWREP) sub6 */
	0xB31001C4,						/* Ant#E Carrier#1 TSSI(TXPOWREP) sub6 */
	0xB31005C0,						/* Ant#F Carrier#0 TSSI(TXPOWREP) sub6 */
	0xB31005C4,						/* Ant#F Carrier#1 TSSI(TXPOWREP) sub6 */
	0xB31009C0,						/* Ant#G Carrier#0 TSSI(TXPOWREP) sub6 */
	0xB31009C4,						/* Ant#G Carrier#1 TSSI(TXPOWREP) sub6 */
	0xB3100DC0,						/* Ant#H Carrier#0 TSSI(TXPOWREP) sub6 */
	0xB3100DC4,						/* Ant#H Carrier#1 TSSI(TXPOWREP) sub6 */

	0xB12030E0,						/* Ant#A アンテナ送信電力(POWREFRF) */
	0xB12034E0,						/* Ant#B アンテナ送信電力(POWREFRF) */
	0xB12038E0,						/* Ant#C アンテナ送信電力(POWREFRF) */
	0xB1203CE0,						/* Ant#D アンテナ送信電力(POWREFRF) */
	0xB32030E0,						/* Ant#E アンテナ送信電力(POWREFRF) */
	0xB32034E0,						/* Ant#F アンテナ送信電力(POWREFRF) */
	0xB32038E0,						/* Ant#G アンテナ送信電力(POWREFRF) */
	0xB3203CE0,						/* Ant#H アンテナ送信電力(POWREFRF) */
	
	0xB12030E8,						/* Ant#A FB電力/アンテナ送信電力(POWREFSW) */
	0xB12034E8,						/* Ant#B FB電力/アンテナ送信電力(POWREFSW) */
	0xB12038E8,						/* Ant#C FB電力/アンテナ送信電力(POWREFSW) */
	0xB1203CE8,						/* Ant#D FB電力/アンテナ送信電力(POWREFSW) */
	0xB32030E8,						/* Ant#E FB電力(POWREFSW) */
	0xB32034E8,						/* Ant#F FB電力(POWREFSW) */
	0xB32038E8,						/* Ant#G FB電力(POWREFSW) */
	0xB3203CE8,						/* Ant#H FB電力(POWREFSW) */
	0xB12030EC,						/* Ant#A FB電力(POWFBKSW) */
	0xB12034EC,						/* Ant#B FB電力(POWFBKSW) */
	0xB12038EC,						/* Ant#C FB電力(POWFBKSW) */
	0xB1203CEC,						/* Ant#D FB電力(POWFBKSW) */
	0xB32030EC,						/* Ant#E FB電力(POWFBKSW) */
	0xB32034EC,						/* Ant#F FB電力(POWFBKSW) */
	0xB32038EC,						/* Ant#G FB電力(POWFBKSW) */
	0xB3203CEC,						/* Ant#H FB電力(POWFBKSW) */
	
	0xB1300230,						/* Ant#A ADC受信電力(RXPOWREP)*/
	0xB3300230,						/* Ant#B ADC受信電力(RXPOWREP)*/
	0xB1300630,						/* Ant#C ADC受信電力(RXPOWREP)*/
	0xB3300630,						/* Ant#D ADC受信電力(RXPOWREP)*/
	0xB1300A30,						/* Ant#E ADC受信電力(RXPOWREP)*/
	0xB3300A30,						/* Ant#F ADC受信電力(RXPOWREP)*/
	0xB1300E30,						/* Ant#G ADC受信電力(RXPOWREP)*/
	0xB3300E30,						/* Ant#H ADC受信電力(RXPOWREP)*/
	
	0xB1300150,						/* Ant#A Carrier#0 キャリア受信電力(RXPOWREP) */
	0xB1300154,						/* Ant#A Carrier#1 キャリア受信電力(RXPOWREP) */
	0xB3300150,						/* Ant#B Carrier#0 キャリア受信電力(RXPOWREP) */
	0xB3300154,						/* Ant#B Carrier#1 キャリア受信電力(RXPOWREP) */
	0xB1300550,						/* Ant#C Carrier#0 キャリア受信電力(RXPOWREP) */
	0xB1300554,						/* Ant#C Carrier#1 キャリア受信電力(RXPOWREP) */
	0xB3300550,						/* Ant#D Carrier#0 キャリア受信電力(RXPOWREP) */
	0xB3300554,						/* Ant#D Carrier#1 キャリア受信電力(RXPOWREP) */
	0xB1300950,						/* Ant#E Carrier#0 キャリア受信電力(RXPOWREP) */
	0xB1300954,						/* Ant#E Carrier#1 キャリア受信電力(RXPOWREP) */
	0xB3300950,						/* Ant#F Carrier#0 キャリア受信電力(RXPOWREP) */
	0xB3300954,						/* Ant#F Carrier#1 キャリア受信電力(RXPOWREP) */
	0xB1300D50,						/* Ant#G Carrier#0 キャリア受信電力(RXPOWREP) */
	0xB1300D54,						/* Ant#G Carrier#1 キャリア受信電力(RXPOWREP) */
	0xB3300D50,						/* Ant#H Carrier#0 キャリア受信電力(RXPOWREP) */
	0xB3300D54,						/* Ant#H Carrier#1 キャリア受信電力(RXPOWREP) */
	
	0xA0000200,						/* PS ALM RF Module PS ALM */
	           						/* PS ALM Sub6:GateBias Power */
	           						/* PS ALM Sub6:RFIC Power */
	           						/* common hardware (module) fault LLB SYS PLL Unlock */
	           						/* common hardware (module) fault LLB ICPLL Unlock */
	           						/* common hardware (module) fault LLB ETHPLL Unlock */
	           						/* common hardware (module) fault LLB_TRX#1 PCIE Root Error */
	           						/* common hardware (module) fault LLB_TRX#1 PCIE EndPoint Error※SVIF経由 */
	           						/* common hardware (module) fault LLB_TRX#2 PCIE Root Error */
	           						/* common hardware (module) fault LLB_TRX#2 PCIE EndPoint Error※SVIF経由 */
	           						/* common hardware (module) fault LLB_TRX#1 SV bus failure */
	           						/* common hardware (module) fault LLB_TRX#2 SV bus failure */
	
	0xA0000210,						/* PS ALM RF Module PS ALM */

	0xA0000B10,						/* common hardware (module) fault LLB_TRX#1 IC TX ERR */
	           						/* common hardware (module) fault LLB_TRX#2 IC TX ERR */
	0xA0000B20,						/* common hardware (module) fault LLB_TRX#1 IC RX ERR */
	0xA0000B30,						/* common hardware (module) fault LLB_TRX#2 IC RX ERR */
	
	0xB0000200,						/* common hardware (module) fault TRX#1 SYS PLL Unlock */
	0xB0000200,						/* common hardware (module) fault TRX#1 ICPLL Unlock */
	0xB0000200,						/* common hardware (module) fault TRX#1 PHYICPLLULCK1 */
	0xB0000200,						/* common hardware (module) fault TRX#1 PHYICPLLULCK2 */
	0xB0000200,						/* common hardware (module) fault TRX#1 PHYICPLLULCK3 */
	0xB0000200,						/* common hardware (module) fault TRX#1 TRX#1 PHYJS1PLLULCK */
	0xB0000200,						/* common hardware (module) fault TRX#1 TRX#1 PHYJS2PLLULCK */
	0xB0000200,						/* common hardware (module) fault TRX#1 TRX#1 SV bus failure */
	
	0xB0000210,						/* common hardware (module) fault TRX#1/RFIC#1 TX_JESD IF ERR */
	0xB0000210,						/* common hardware (module) fault TRX#1/RFIC#1  FB_JESD IF ERR */
	0xB0000210,						/* common hardware (module) fault TRX#1/RFIC#1  RX_JESD IF ERR */
	0xB0000210,						/* common hardware (module) fault TRX#1/RFIC#2 TX_JESD IF ERR */
	0xB0000210,						/* common hardware (module) fault TRX#1/RFIC#2  FB_JESD IF ERR */
	0xB0000210,						/* common hardware (module) fault TRX#1/RFIC#2  RX_JESD IF ERR */
	
	0xB2000200,						/* common hardware (module) fault TRX#2 SYS PLL Unlock */
	0xB2000200,						/* common hardware (module) fault TRX#2 ICPLL Unlock */
	0xB2000200,						/* common hardware (module) fault TRX#2 PHYICPLLULCK1 */
	0xB2000200,						/* common hardware (module) fault TRX#2 PHYICPLLULCK2 */
	0xB2000200,						/* common hardware (module) fault TRX#2 PHYICPLLULCK3 */
	0xB2000200,						/* common hardware (module) fault TRX#2 PHYJS1PLLULCK */
	0xB2000200,						/* common hardware (module) fault TRX#2 PHYJS2PLLULCK */
	0xB2000200,						/* common hardware (module) fault TRX#2 SV bus failure */
	
	0xB2000210,						/* common hardware (module) fault TRX#2/RFIC#3 TX_JESD IF ERR */
	0xB2000210,						/* common hardware (module) fault TRX#2/RFIC#3  FB_JESD IF ERR */
	0xB2000210,						/* common hardware (module) fault TRX#2/RFIC#3  RX_JESD IF ERR */
	0xB2000210,						/* common hardware (module) fault TRX#2/RFIC#4 TX_JESD IF ERR */
	0xB2000210,						/* common hardware (module) fault TRX#2/RFIC#4  FB_JESD IF ERR */
	0xB2000210,						/* common hardware (module) fault TRX#2/RFIC#4  RX_JESD IF ERR */
	
	0xB1100040,						/* common hardware (module) ANTA status */
	0xB1100440,						/* common hardware (module) ANTB status */
	0xB1100840,						/* common hardware (module) ANTC status */
	0xB1100C40,						/* common hardware (module) ANTD status */
	0xB3100040,						/* common hardware (module) ANTE status */
	          						/* common hardware (module) ANTB status mmW */
	0xB3100440,						/* common hardware (module) ANTF status */
	0xB3100840,						/* common hardware (module) ANTG status */
	0xB3100C40,						/* common hardware (module) ANTH status */

	0xB1100100,						/* Ant#A Carrier#0 TSSI(TXPOWREP) mmW */
	0xB1100104,						/* Ant#A Carrier#1 TSSI(TXPOWREP) mmW */
	0xB1100108,						/* Ant#A Carrier#2 TSSI(TXPOWREP) mmW */
	0xB110010C,						/* Ant#A Carrier#3 TSSI(TXPOWREP) mmW */
	0xB1100110,						/* Ant#A Carrier#4 TSSI(TXPOWREP) mmW */
	0xB1100114,						/* Ant#A Carrier#5 TSSI(TXPOWREP) mmW */
	0xB1100118,						/* Ant#A Carrier#6 TSSI(TXPOWREP) mmW */
	0xB110011C,						/* Ant#A Carrier#7 TSSI(TXPOWREP) mmW */
	0xB3100100,						/* Ant#B Carrier#0 TSSI(TXPOWREP) mmW */
	0xB3100104,						/* Ant#B Carrier#1 TSSI(TXPOWREP) mmW */
	0xB3100108,						/* Ant#B Carrier#2 TSSI(TXPOWREP) mmW */
	0xB310010C,						/* Ant#B Carrier#3 TSSI(TXPOWREP) mmW */
	0xB3100110,						/* Ant#B Carrier#4 TSSI(TXPOWREP) mmW */
	0xB3100114,						/* Ant#B Carrier#5 TSSI(TXPOWREP) mmW */
	0xB3100118,						/* Ant#B Carrier#6 TSSI(TXPOWREP) mmW */
	0xB310011C,						/* Ant#B Carrier#7 TSSI(TXPOWREP) mmW */

	0xB11002E0,						/* Ant#A アンテナ送信電力(POWREFRF) mmW */
	0xB31002E0,						/* Ant#B アンテナ送信電力(POWREFRF) mmW */
	
	0xB1300158,						/* Ant#A Carrier#2 キャリア受信電力(RXPOWREP) mmW */
	0xB130015C,						/* Ant#A Carrier#3 キャリア受信電力(RXPOWREP) mmW */
	0xB1300160,						/* Ant#A Carrier#4 キャリア受信電力(RXPOWREP) mmW */
	0xB1300164,						/* Ant#A Carrier#5 キャリア受信電力(RXPOWREP) mmW */
	0xB1300168,						/* Ant#A Carrier#6 キャリア受信電力(RXPOWREP) mmW */
	0xB130016C,						/* Ant#A Carrier#7 キャリア受信電力(RXPOWREP) mmW */
	0xB3300158,						/* Ant#B Carrier#2 キャリア受信電力(RXPOWREP) mmW */
	0xB330015C,						/* Ant#B Carrier#3 キャリア受信電力(RXPOWREP) mmW */
	0xB3300160,						/* Ant#B Carrier#4 キャリア受信電力(RXPOWREP) mmW */
	0xB3300164,						/* Ant#B Carrier#5 キャリア受信電力(RXPOWREP) mmW */
	0xB3300168,						/* Ant#B Carrier#6 キャリア受信電力(RXPOWREP) mmW */
	0xB330016C,						/* Ant#B Carrier#7 キャリア受信電力(RXPOWREP) mmW */
	D_DPDA_DBG_VREG_ADDR_OFFSET_TEMP,			/* 温度情報(疑似レジスタのための offset) */
	0x6e,							/*	RF-PLL 0x6e	*/
	0x281,							/*	TXDAC 0x281	*/
	0x7b5,							/*	TXDAC 0x7b5	*/
	0x56f,							/*	RXADC 0x56f	*/
	0x11b,							/*	RXADC 0x11b	*/
	0xA20143C8						/*	TOVER ALM */
};
/** @} */

/*!
 * @name Virtual register info value table
 * @note Virtual register info value table
 * @{
 */
const	UINT	f_dpdar_virtualRegData[D_DPDA_DBG_VIRTUAL_REG_CNT] = {
	0x000016a4,			/* 0xB11001C0 */	/* Ant#A Carrier#0 TSSI(TXPOWREP) sub6 */
	0x000016a4,			/* 0xB11001C4 */	/* Ant#A Carrier#1 TSSI(TXPOWREP) sub6 */
	0x00000000,			/* 0xB11005C0 */	/* Ant#B Carrier#0 TSSI(TXPOWREP) sub6 */
	0x00000000,			/* 0xB11005C4 */	/* Ant#B Carrier#1 TSSI(TXPOWREP) sub6 */
	0x00000000,			/* 0xB11009C0 */	/* Ant#C Carrier#0 TSSI(TXPOWREP) sub6 */
	0x00000000,			/* 0xB11009C4 */	/* Ant#C Carrier#1 TSSI(TXPOWREP) sub6 */
	0x00000000,			/* 0xB1100DC0 */	/* Ant#D Carrier#0 TSSI(TXPOWREP) sub6 */
	0x00000000,			/* 0xB1100DC4 */	/* Ant#D Carrier#1 TSSI(TXPOWREP) sub6 */
	0x000016a4,			/* 0xB31001C0 */	/* Ant#E Carrier#0 TSSI(TXPOWREP) sub6 */
	0x000016a4,			/* 0xB31001C4 */	/* Ant#E Carrier#1 TSSI(TXPOWREP) sub6 */
	0x00000000,			/* 0xB31005C0 */	/* Ant#F Carrier#0 TSSI(TXPOWREP) sub6 */
	0x00000000,			/* 0xB31005C4 */	/* Ant#F Carrier#1 TSSI(TXPOWREP) sub6 */
	0x00000000,			/* 0xB31009C0 */	/* Ant#G Carrier#0 TSSI(TXPOWREP) sub6 */
	0x00000000,			/* 0xB31009C4 */	/* Ant#G Carrier#1 TSSI(TXPOWREP) sub6 */
	0x00000000,			/* 0xB3100DC0 */	/* Ant#H Carrier#0 TSSI(TXPOWREP) sub6 */
	0x00000000,			/* 0xB3100DC4 */	/* Ant#H Carrier#1 TSSI(TXPOWREP) sub6 */
                        
	0x00000000,			/* 0xB12030E0 */	/* Ant#A アンテナ送信電力(POWREFRF) */
	0x00000000,			/* 0xB12034E0 */	/* Ant#B アンテナ送信電力(POWREFRF) */
	0x00000000,			/* 0xB12038E0 */	/* Ant#C アンテナ送信電力(POWREFRF) */
	0x00000000,			/* 0xB1203CE0 */	/* Ant#D アンテナ送信電力(POWREFRF) */
	0x00000000,			/* 0xB32030E0 */	/* Ant#E アンテナ送信電力(POWREFRF) */
	0x00000000,			/* 0xB32034E0 */	/* Ant#F アンテナ送信電力(POWREFRF) */
	0x00000000,			/* 0xB32038E0 */	/* Ant#G アンテナ送信電力(POWREFRF) */
	0x00000000,			/* 0xB3203CE0 */	/* Ant#H アンテナ送信電力(POWREFRF) */
	                    
	0x00000000,			/* 0xB12030E8 */	/* Ant#A FB電力(POWREFSW) */
	0x00000000,			/* 0xB12034E8 */	/* Ant#B FB電力(POWREFSW) */
	0x00000000,			/* 0xB12038E8 */	/* Ant#C FB電力(POWREFSW) */
	0x00000000,			/* 0xB1203CE8 */	/* Ant#D FB電力(POWREFSW) */
	0x00000000,			/* 0xB32030E8 */	/* Ant#E FB電力(POWREFSW) */
	0x00000000,			/* 0xB32034E8 */	/* Ant#F FB電力(POWREFSW) */
	0x00000000,			/* 0xB32038E8 */	/* Ant#G FB電力(POWREFSW) */
	0x00000000,			/* 0xB3203CE8 */	/* Ant#H FB電力(POWREFSW) */
	0x00000000,			/* 0xB12030EC */	/* Ant#A FB電力(POWFBKSW) */
	0x00000000,			/* 0xB12034EC */	/* Ant#B FB電力(POWFBKSW) */
	0x00000000,			/* 0xB12038EC */	/* Ant#C FB電力(POWFBKSW) */
	0x00000000,			/* 0xB1203CEC */	/* Ant#D FB電力(POWFBKSW) */
	0x00000000,			/* 0xB32030EC */	/* Ant#E FB電力(POWFBKSW) */
	0x00000000,			/* 0xB32034EC */	/* Ant#F FB電力(POWFBKSW) */
	0x00000000,			/* 0xB32038EC */	/* Ant#G FB電力(POWFBKSW) */
	0x00000000,			/* 0xB3203CEC */	/* Ant#H FB電力(POWFBKSW) */
	                    
	0x00002000,			/* 0xB1300230 */	/* Ant#A ADC受信電力(RXPOWREP)*/
	0x00000000,			/* 0xB3300230 */	/* Ant#B ADC受信電力(RXPOWREP)*/
	0x00002000,			/* 0xB1300630 */	/* Ant#C ADC受信電力(RXPOWREP)*/
	0x00000000,			/* 0xB3300630 */	/* Ant#D ADC受信電力(RXPOWREP)*/
	0x00002000,			/* 0xB1300A30 */	/* Ant#E ADC受信電力(RXPOWREP)*/
	0x00000000,			/* 0xB3300A30 */	/* Ant#F ADC受信電力(RXPOWREP)*/
	0x00002000,			/* 0xB1300E30 */	/* Ant#G ADC受信電力(RXPOWREP)*/
	0x00000000,			/* 0xB3300E30 */	/* Ant#H ADC受信電力(RXPOWREP)*/
	                    
	0xffffffff,			/* 0xB1300150 */	/* Ant#A Carrier#0 キャリア受信電力(RXPOWREP) */
	0xffffffff,			/* 0xB1300154 */	/* Ant#A Carrier#1 キャリア受信電力(RXPOWREP) */
	0xffffffff,			/* 0xB3300150 */	/* Ant#B Carrier#0 キャリア受信電力(RXPOWREP) */
	0xffffffff,			/* 0xB3300154 */	/* Ant#B Carrier#1 キャリア受信電力(RXPOWREP) */
	0x00000000,			/* 0xB1300550 */	/* Ant#C Carrier#0 キャリア受信電力(RXPOWREP) */
	0x00000000,			/* 0xB1300554 */	/* Ant#C Carrier#1 キャリア受信電力(RXPOWREP) */
	0x00000000,			/* 0xB3300550 */	/* Ant#D Carrier#0 キャリア受信電力(RXPOWREP) */
	0x00000000,			/* 0xB3300554 */	/* Ant#D Carrier#1 キャリア受信電力(RXPOWREP) */
	0x00000000,			/* 0xB1300950 */	/* Ant#E Carrier#0 キャリア受信電力(RXPOWREP) */
	0x00000000,			/* 0xB1300954 */	/* Ant#E Carrier#1 キャリア受信電力(RXPOWREP) */
	0x00000000,			/* 0xB3300950 */	/* Ant#F Carrier#0 キャリア受信電力(RXPOWREP) */
	0x00000000,			/* 0xB3300954 */	/* Ant#F Carrier#1 キャリア受信電力(RXPOWREP) */
	0x00000000,			/* 0xB1300D50 */	/* Ant#G Carrier#0 キャリア受信電力(RXPOWREP) */
	0x00000000,			/* 0xB1300D54 */	/* Ant#G Carrier#1 キャリア受信電力(RXPOWREP) */
	0x00000000,			/* 0xB3300D50 */	/* Ant#H Carrier#0 キャリア受信電力(RXPOWREP) */
	0x00000000,			/* 0xB3300D54 */	/* Ant#H Carrier#1 キャリア受信電力(RXPOWREP) */
	                    
	0x00000000,			/* 0xA0000200 */	/* PS ALM RF Module PS ALM */
	           			          			/* PS ALM Sub6:GateBias Power */
	           			          			/* PS ALM Sub6:RFIC Power */
	           			          			/* common hardware (module) fault LLB SYS PLL Unlock */
	           			          			/* common hardware (module) fault LLB ICPLL Unlock */
	           			          			/* common hardware (module) fault LLB ETHPLL Unlock */
	           			          			/* common hardware (module) fault LLB_TRX#1 PCIE Root Error */
	           			          			/* common hardware (module) fault LLB_TRX#1 PCIE EndPoint Error※SVIF経由 */
	           			          			/* common hardware (module) fault LLB_TRX#2 PCIE Root Error */
	           			          			/* common hardware (module) fault LLB_TRX#2 PCIE EndPoint Error※SVIF経由 */
	           			          			/* common hardware (module) fault LLB_TRX#1 SV bus failure */
	           			          			/* common hardware (module) fault LLB_TRX#2 SV bus failure */

	0x00000000,			/* 0xA0000210 */
	                    
	0x00000000,			/* 0xA0000B10 */	/* common hardware (module) fault LLB_TRX#1 IC TX ERR */
	           			          			/* common hardware (module) fault LLB_TRX#2 IC TX ERR */
	0x00000000,			/* 0xA0000B20 */	/* common hardware (module) fault LLB_TRX#1 IC RX ERR */
	0x00000000,			/* 0xA0000B30 */	/* common hardware (module) fault LLB_TRX#2 IC RX ERR */
	                    
	0x00000000,			/* 0xB0010200 */	/* common hardware (module) fault TRX#1 SYS PLL Unlock */
	0x00000000,			/* 0xB0010200 */	/* common hardware (module) fault TRX#1 ICPLL Unlock */
	0x00000000,			/* 0xB0010200 */	/* common hardware (module) fault TRX#1 PHYICPLLULCK1 */
	0x00000000,			/* 0xB0010200 */	/* common hardware (module) fault TRX#1 PHYICPLLULCK2 */
	0x00000000,			/* 0xB0010200 */	/* common hardware (module) fault TRX#1 PHYICPLLULCK3 */
	0x00000000,			/* 0xB0010200 */	/* common hardware (module) fault TRX#1 TRX#1 PHYJS1PLLULCK */
	0x00000000,			/* 0xB0010200 */	/* common hardware (module) fault TRX#1 TRX#1 PHYJS2PLLULCK */
	0x00000000,			/* 0xB0010200 */	/* common hardware (module) fault TRX#1 TRX#1 SV bus failure */
	                    
	0x00000000,			/* 0xB0010210 */	/* common hardware (module) fault TRX#1/RFIC#1 TX_JESD IF ERR */
	0x00000000,			/* 0xB0010210 */	/* common hardware (module) fault TRX#1/RFIC#1  FB_JESD IF ERR */
	0x00000000,			/* 0xB0010210 */	/* common hardware (module) fault TRX#1/RFIC#1  RX_JESD IF ERR */
	0x00000000,			/* 0xB0010210 */	/* common hardware (module) fault TRX#1/RFIC#2 TX_JESD IF ERR */
	0x00000000,			/* 0xB0010210 */	/* common hardware (module) fault TRX#1/RFIC#2  FB_JESD IF ERR */
	0x00000000,			/* 0xB0010210 */	/* common hardware (module) fault TRX#1/RFIC#2  RX_JESD IF ERR */
	                    
	0x00000000,			/* 0xB2010200 */	/* common hardware (module) fault TRX#2 SYS PLL Unlock */
	0x00000000,			/* 0xB2010200 */	/* common hardware (module) fault TRX#2 ICPLL Unlock */
	0x00000000,			/* 0xB2010200 */	/* common hardware (module) fault TRX#2 PHYICPLLULCK1 */
	0x00000000,			/* 0xB2010200 */	/* common hardware (module) fault TRX#2 PHYICPLLULCK2 */
	0x00000000,			/* 0xB2010200 */	/* common hardware (module) fault TRX#2 PHYICPLLULCK3 */
	0x00000000,			/* 0xB2010200 */	/* common hardware (module) fault TRX#2 PHYJS1PLLULCK */
	0x00000000,			/* 0xB2010200 */	/* common hardware (module) fault TRX#2 PHYJS2PLLULCK */
	0x00000000,			/* 0xB2010200 */	/* common hardware (module) fault TRX#2 SV bus failure */
	                    
	0x00000000,			/* 0xB2010210 */	/* common hardware (module) fault TRX#2/RFIC#3 TX_JESD IF ERR */
	0x00000000,			/* 0xB2010210 */	/* common hardware (module) fault TRX#2/RFIC#3  FB_JESD IF ERR */
	0x00000000,			/* 0xB2010210 */	/* common hardware (module) fault TRX#2/RFIC#3  RX_JESD IF ERR */
	0x00000000,			/* 0xB2010210 */	/* common hardware (module) fault TRX#2/RFIC#4 TX_JESD IF ERR */
	0x00000000,			/* 0xB2010210 */	/* common hardware (module) fault TRX#2/RFIC#4  FB_JESD IF ERR */
	0x00000000,			/* 0xB2010210 */	/* common hardware (module) fault TRX#2/RFIC#4  RX_JESD IF ERR */
	                    
	0x80000000,			/* 0xB1100040 */	/* common hardware (module) ANTA status */
	0x80000000,			/* 0xB1100440 */	/* common hardware (module) ANTB status */
	0x80000000,			/* 0xB1100840 */	/* common hardware (module) ANTC status */
	0x80000000,			/* 0xB1100C40 */	/* common hardware (module) ANTD status */
	0x00000000,			/* 0xB3100040 */	/* common hardware (module) ANTE status */
	          			          			/* common hardware (module) ANTB status mmW */
	0x00000000,			/* 0xB3100440 */	/* common hardware (module) ANTF status */
	0x00000000,			/* 0xB3100840 */	/* common hardware (module) ANTG status */
	0x00000000,			/* 0xB3100C40 */	/* common hardware (module) ANTH status */
                        
	0x000016a4,			/* 0xB1100100 */	/* Ant#A Carrier#0 TSSI(TXPOWREP) mmW */
	0x000016a4,			/* 0xB1100104 */	/* Ant#A Carrier#1 TSSI(TXPOWREP) mmW */
	0x000016a4,			/* 0xB1100108 */	/* Ant#A Carrier#2 TSSI(TXPOWREP) mmW */
	0x000016a4,			/* 0xB110010C */	/* Ant#A Carrier#3 TSSI(TXPOWREP) mmW */
	0x000016a4,			/* 0xB1100110 */	/* Ant#A Carrier#4 TSSI(TXPOWREP) mmW */
	0x000016a4,			/* 0xB1100114 */	/* Ant#A Carrier#5 TSSI(TXPOWREP) mmW */
	0x000016a4,			/* 0xB1100118 */	/* Ant#A Carrier#6 TSSI(TXPOWREP) mmW */
	0x000016a4,			/* 0xB110011C */	/* Ant#A Carrier#7 TSSI(TXPOWREP) mmW */
	0x000016a4,			/* 0xB3100100 */	/* Ant#B Carrier#0 TSSI(TXPOWREP) mmW */
	0x000016a4,			/* 0xB3100104 */	/* Ant#B Carrier#1 TSSI(TXPOWREP) mmW */
	0x000016a4,			/* 0xB3100108 */	/* Ant#B Carrier#2 TSSI(TXPOWREP) mmW */
	0x000016a4,			/* 0xB310010C */	/* Ant#B Carrier#3 TSSI(TXPOWREP) mmW */
	0x000016a4,			/* 0xB3100110 */	/* Ant#B Carrier#4 TSSI(TXPOWREP) mmW */
	0x000016a4,			/* 0xB3100114 */	/* Ant#B Carrier#5 TSSI(TXPOWREP) mmW */
	0x000016a4,			/* 0xB3100118 */	/* Ant#B Carrier#6 TSSI(TXPOWREP) mmW */
	0x000016a4,			/* 0xB310011C */	/* Ant#B Carrier#7 TSSI(TXPOWREP) mmW */
                        
	0xffffffff,			/* 0xB11002E0 */	/* Ant#A アンテナ送信電力(POWREFRF) mmW */
	0xffffffff,			/* 0xB31002E0 */	/* Ant#B アンテナ送信電力(POWREFRF) mmW */
	                    
	0xffffffff,			/* 0xB1300158 */	/* Ant#A Carrier#2 キャリア受信電力(RXPOWREP) mmW */
	0xffffffff,			/* 0xB130015C */	/* Ant#A Carrier#3 キャリア受信電力(RXPOWREP) mmW */
	0xffffffff,			/* 0xB1300160 */	/* Ant#A Carrier#4 キャリア受信電力(RXPOWREP) mmW */
	0xffffffff,			/* 0xB1300164 */	/* Ant#A Carrier#5 キャリア受信電力(RXPOWREP) mmW */
	0xffffffff,			/* 0xB1300168 */	/* Ant#A Carrier#6 キャリア受信電力(RXPOWREP) mmW */
	0xffffffff,			/* 0xB130016C */	/* Ant#A Carrier#7 キャリア受信電力(RXPOWREP) mmW */
	0xffffffff,			/* 0xB3300158 */	/* Ant#B Carrier#2 キャリア受信電力(RXPOWREP) mmW */
	0xffffffff,			/* 0xB330015C */	/* Ant#B Carrier#3 キャリア受信電力(RXPOWREP) mmW */
	0xffffffff,			/* 0xB3300160 */	/* Ant#B Carrier#4 キャリア受信電力(RXPOWREP) mmW */
	0xffffffff,			/* 0xB3300164 */	/* Ant#B Carrier#5 キャリア受信電力(RXPOWREP) mmW */
	0xffffffff,			/* 0xB3300168 */	/* Ant#B Carrier#6 キャリア受信電力(RXPOWREP) mmW */
	0xffffffff,			/* 0xB330016C */	/* Ant#B Carrier#7 キャリア受信電力(RXPOWREP) mmW */
	0x00000140,			/* 0x00040000 */	/* 温度情報(疑似レジスタのための offset) 320 */
	0x00000000,			/*	RF-PLL 0x6e	*/
	0x00000000,			/*	TXDAC 0x281	*/
	0x00000000,			/*	TXDAC 0x7b5	*/
	0x00000000,			/*	RXADC 0x56f	*/
	0x00000000,			/*	RXADC 0x11b	*/
	0x00000000			/*	TOVER ALM 0xA20143C8	*/
};
/** @} */



/** @} */
 /* 5GDU_chg */
/************************************************************************************************/
/* training data(Tx) sub6 デフォルト値																			*/
/************************************************************************************************/
const	UCHAR	f_comr_trainingTx[D_DU_EEP_TRA_TXCNT] = {
	0x40,		/*	EEP=0x400	*/
	0x00,       /*	EEP=0x401	*/
	0x10,       /*	EEP=0x402	*/
	0x00,       /*	EEP=0x403	*/
	0x10,       /*	EEP=0x404	*/
	0x00,       /*	EEP=0x405	*/
	0x10,       /*	EEP=0x406	*/
	0x00,       /*	EEP=0x407	*/
	0x00,       /*	EEP=0x408	*/
	0x00,       /*	EEP=0x409	*/
	0x00,       /*	EEP=0x40A	*/
	0x00,       /*	EEP=0x40B	*/
	0xFA,       /*	EEP=0x40C	*/
	0xFF,		/*	EEP=0x40D	*//*	(FA -> FF)EEPROM v1.9	*/
	0x02,		/*	EEP=0x40E	*//*	(03 -> 02)EEPROM v1.9	*/
	0xD7,		/*	EEP=0x40F	*//*	(FF -> D7)EEPROM v1.9	*/
	0x00,       /*	EEP=0x410	*/
	0xFF,       /*	EEP=0x411	*/
	0x00,       /*	EEP=0x412	*/
	0x00,       /*	EEP=0x413	*/
	0x10,       /*	EEP=0x414	*/
	0x00,       /*	EEP=0x415	*/
	0x10,       /*	EEP=0x416	*/
	0x00,       /*	EEP=0x417	*/
	0x00,       /*	EEP=0x418	*/
	0x00,       /*	EEP=0x419	*/
	0x40,       /*	EEP=0x41A	*/
	0x00,       /*	EEP=0x41B	*/
	0x00,       /*	EEP=0x41C	*/
	0x00,       /*	EEP=0x41D	*/
	0x40,       /*	EEP=0x41E	*/
	0x00,       /*	EEP=0x41F	*/
	0x00,       /*	EEP=0x420	*/
	0x00,       /*	EEP=0x421	*/
	0x40,       /*	EEP=0x422	*/
	0x00,       /*	EEP=0x423	*/
	0x00,       /*	EEP=0x424	*/
	0x00,       /*	EEP=0x425	*/
	0x40,       /*	EEP=0x426	*/
	0x00,       /*	EEP=0x427	*/
	0x00,       /*	EEP=0x428	*/
	0x00,       /*	EEP=0x429	*/
	0x40,       /*	EEP=0x42A	*/
	0x00,       /*	EEP=0x42B	*/
	0x00,       /*	EEP=0x42C	*/
	0x00,       /*	EEP=0x42D	*/
	0x40,       /*	EEP=0x42E	*/
	0x00,       /*	EEP=0x42F	*/
	0x00,       /*	EEP=0x430	*/
	0x00,       /*	EEP=0x431	*/
	0x40,       /*	EEP=0x432	*/
	0x00,       /*	EEP=0x433	*/
	0x00,       /*	EEP=0x434	*/
	0x00,       /*	EEP=0x435	*/
	0x40,       /*	EEP=0x436	*/
	0x00,       /*	EEP=0x437	*/
	0x00,       /*	EEP=0x438	*/
	0x00,       /*	EEP=0x439	*/
	0xFF,       /*	EEP=0x43A	*/
	0xFF,       /*	EEP=0x43B	*/
	0xFF,       /*	EEP=0x43C	*/
	0xFF,       /*	EEP=0x43D	*/
	0xFF,       /*	EEP=0x43E	*/
	0xFF,       /*	EEP=0x43F	*/
	0x00,       /*	EEP=0x440	*/
	0x00,       /*	EEP=0x441	*/
	0x00,       /*	EEP=0x442	*/
	0x00,       /*	EEP=0x443	*/
	0x00,       /*	EEP=0x444	*/
	0x00,       /*	EEP=0x445	*/
	0x00,       /*	EEP=0x446	*/
	0x00,       /*	EEP=0x447	*/
	0x00,       /*	EEP=0x448	*/
	0x00,       /*	EEP=0x449	*/
	0x00,       /*	EEP=0x44A	*/
	0x00,       /*	EEP=0x44B	*/
	0x00,       /*	EEP=0x44C	*/
	0x00,       /*	EEP=0x44D	*/
	0x00,       /*	EEP=0x44E	*/
	0x00,       /*	EEP=0x44F	*/
	0x00,       /*	EEP=0x450	*/
	0x00,       /*	EEP=0x451	*/
	0x00,       /*	EEP=0x452	*/
	0x00,       /*	EEP=0x453	*/
	0x00,       /*	EEP=0x454	*/
	0x00,       /*	EEP=0x455	*/
	0x00,       /*	EEP=0x456	*/
	0x00,       /*	EEP=0x457	*/
	0x00,       /*	EEP=0x458	*/
	0x00,       /*	EEP=0x459	*/
	0x00,       /*	EEP=0x45A	*/
	0x00,       /*	EEP=0x45B	*/
	0x40,       /*	EEP=0x45C	*/
	0x00,       /*	EEP=0x45D	*/
	0x00,       /*	EEP=0x45E	*/
	0x00,       /*	EEP=0x45F	*/
	0x00,       /*	EEP=0x460	*/
	0x00,       /*	EEP=0x461	*/
	0x00,       /*	EEP=0x462	*/
	0x00,       /*	EEP=0x463	*/
	0x00,       /*	EEP=0x464	*/
	0x00,       /*	EEP=0x465	*/
	0x00,       /*	EEP=0x466	*/
	0x00,       /*	EEP=0x467	*/
	0x00,       /*	EEP=0x468	*/
	0x00,       /*	EEP=0x469	*/
	0x00,       /*	EEP=0x46A	*/
	0x00,       /*	EEP=0x46B	*/
	0x00,       /*	EEP=0x46C	*/
	0x00,       /*	EEP=0x46D	*/
	0x00,       /*	EEP=0x46E	*/
	0x00,       /*	EEP=0x46F	*/
	0x00,       /*	EEP=0x470	*/
	0x00,       /*	EEP=0x471	*/
	0x00,       /*	EEP=0x472	*/
	0x00,       /*	EEP=0x473	*/
	0x00,       /*	EEP=0x474	*/
	0x00,       /*	EEP=0x475	*/
	0x00,       /*	EEP=0x476	*/
	0x00,       /*	EEP=0x477	*/
	0x00,       /*	EEP=0x478	*/
	0x00,       /*	EEP=0x479	*/
	0x00,       /*	EEP=0x47A	*/
	0x00,       /*	EEP=0x47B	*/
	0xFF,       /*	EEP=0x47C	*/
	0xFF,       /*	EEP=0x47D	*/
	0xFF,       /*	EEP=0x47E	*/
	0xFF,       /*	EEP=0x47F	*/
	0x40,       /*	EEP=0x480	*/
	0x00,       /*	EEP=0x481	*/
	0x10,       /*	EEP=0x482	*/
	0x00,       /*	EEP=0x483	*/
	0x10,       /*	EEP=0x484	*/
	0x00,       /*	EEP=0x485	*/
	0x10,       /*	EEP=0x486	*/
	0x00,       /*	EEP=0x487	*/
	0x00,       /*	EEP=0x488	*/
	0x00,       /*	EEP=0x489	*/
	0x00,       /*	EEP=0x48A	*/
	0x00,       /*	EEP=0x48B	*/
	0xFF,       /*	EEP=0x48C	*/
	0xFF,       /*	EEP=0x48D	*/
	0x02,		/*	EEP=0x48E	*//*	(03 -> 02)EEPROM v1.9	*/
	0xD7,		/*	EEP=0x48F	*//*	(FF -> D7)EEPROM v1.9	*/
	0x00,       /*	EEP=0x490	*/
	0xFF,       /*	EEP=0x491	*/
	0x00,       /*	EEP=0x492	*/
	0x00,       /*	EEP=0x493	*/
	0x10,       /*	EEP=0x494	*/
	0x00,       /*	EEP=0x495	*/
	0x10,       /*	EEP=0x496	*/
	0x00,       /*	EEP=0x497	*/
	0x00,       /*	EEP=0x498	*/
	0x00,       /*	EEP=0x499	*/
	0x40,       /*	EEP=0x49A	*/
	0x00,       /*	EEP=0x49B	*/
	0x00,       /*	EEP=0x49C	*/
	0x00,       /*	EEP=0x49D	*/
	0x40,       /*	EEP=0x49E	*/
	0x00,       /*	EEP=0x49F	*/
	0x00,       /*	EEP=0x4A0	*/
	0x00,       /*	EEP=0x4A1	*/
	0x40,       /*	EEP=0x4A2	*/
	0x00,       /*	EEP=0x4A3	*/
	0x00,       /*	EEP=0x4A4	*/
	0x00,       /*	EEP=0x4A5	*/
	0x40,       /*	EEP=0x4A6	*/
	0x00,       /*	EEP=0x4A7	*/
	0x00,       /*	EEP=0x4A8	*/
	0x00,       /*	EEP=0x4A9	*/
	0x40,       /*	EEP=0x4AA	*/
	0x00,       /*	EEP=0x4AB	*/
	0x00,       /*	EEP=0x4AC	*/
	0x00,       /*	EEP=0x4AD	*/
	0x40,       /*	EEP=0x4AE	*/
	0x00,       /*	EEP=0x4AF	*/
	0x00,       /*	EEP=0x4B0	*/
	0x00,       /*	EEP=0x4B1	*/
	0x40,       /*	EEP=0x4B2	*/
	0x00,       /*	EEP=0x4B3	*/
	0x00,       /*	EEP=0x4B4	*/
	0x00,       /*	EEP=0x4B5	*/
	0x40,       /*	EEP=0x4B6	*/
	0x00,       /*	EEP=0x4B7	*/
	0x00,       /*	EEP=0x4B8	*/
	0x00,       /*	EEP=0x4B9	*/
	0xFF,       /*	EEP=0x4BA	*/
	0xFF,       /*	EEP=0x4BB	*/
	0xFF,       /*	EEP=0x4BC	*/
	0xFF,       /*	EEP=0x4BD	*/
	0xFF,       /*	EEP=0x4BE	*/
	0xFF,       /*	EEP=0x4BF	*/
	0x00,       /*	EEP=0x4C0	*/
	0x00,       /*	EEP=0x4C1	*/
	0x00,       /*	EEP=0x4C2	*/
	0x00,       /*	EEP=0x4C3	*/
	0x00,       /*	EEP=0x4C4	*/
	0x00,       /*	EEP=0x4C5	*/
	0x00,       /*	EEP=0x4C6	*/
	0x00,       /*	EEP=0x4C7	*/
	0x00,       /*	EEP=0x4C8	*/
	0x00,       /*	EEP=0x4C9	*/
	0x00,       /*	EEP=0x4CA	*/
	0x00,       /*	EEP=0x4CB	*/
	0x00,       /*	EEP=0x4CC	*/
	0x00,       /*	EEP=0x4CD	*/
	0x00,       /*	EEP=0x4CE	*/
	0x00,       /*	EEP=0x4CF	*/
	0x00,       /*	EEP=0x4D0	*/
	0x00,       /*	EEP=0x4D1	*/
	0x00,       /*	EEP=0x4D2	*/
	0x00,       /*	EEP=0x4D3	*/
	0x00,       /*	EEP=0x4D4	*/
	0x00,       /*	EEP=0x4D5	*/
	0x00,       /*	EEP=0x4D6	*/
	0x00,       /*	EEP=0x4D7	*/
	0x00,       /*	EEP=0x4D8	*/
	0x00,       /*	EEP=0x4D9	*/
	0x00,       /*	EEP=0x4DA	*/
	0x00,       /*	EEP=0x4DB	*/
	0x40,       /*	EEP=0x4DC	*/
	0x00,       /*	EEP=0x4DD	*/
	0x00,       /*	EEP=0x4DE	*/
	0x00,       /*	EEP=0x4DF	*/
	0x00,       /*	EEP=0x4E0	*/
	0x00,       /*	EEP=0x4E1	*/
	0x00,       /*	EEP=0x4E2	*/
	0x00,       /*	EEP=0x4E3	*/
	0x00,       /*	EEP=0x4E4	*/
	0x00,       /*	EEP=0x4E5	*/
	0x00,       /*	EEP=0x4E6	*/
	0x00,       /*	EEP=0x4E7	*/
	0x00,       /*	EEP=0x4E8	*/
	0x00,       /*	EEP=0x4E9	*/
	0x00,       /*	EEP=0x4EA	*/
	0x00,       /*	EEP=0x4EB	*/
	0x00,       /*	EEP=0x4EC	*/
	0x00,       /*	EEP=0x4ED	*/
	0x00,       /*	EEP=0x4EE	*/
	0x00,       /*	EEP=0x4EF	*/
	0x00,       /*	EEP=0x4F0	*/
	0x00,       /*	EEP=0x4F1	*/
	0x00,       /*	EEP=0x4F2	*/
	0x00,       /*	EEP=0x4F3	*/
	0x00,       /*	EEP=0x4F4	*/
	0x00,       /*	EEP=0x4F5	*/
	0x00,       /*	EEP=0x4F6	*/
	0x00,       /*	EEP=0x4F7	*/
	0x00,       /*	EEP=0x4F8	*/
	0x00,       /*	EEP=0x4F9	*/
	0x00,       /*	EEP=0x4FA	*/
	0x00,       /*	EEP=0x4FB	*/
	0xFF,       /*	EEP=0x4FC	*/
	0xFF,       /*	EEP=0x4FD	*/
	0xFF,       /*	EEP=0x4FE	*/
	0xFF,       /*	EEP=0x4FF	*/
	0x40,       /*	EEP=0x500	*/
	0x00,       /*	EEP=0x501	*/
	0x10,       /*	EEP=0x502	*/
	0x00,       /*	EEP=0x503	*/
	0x10,       /*	EEP=0x504	*/
	0x00,       /*	EEP=0x505	*/
	0x10,       /*	EEP=0x506	*/
	0x00,       /*	EEP=0x507	*/
	0x00,       /*	EEP=0x508	*/
	0x00,       /*	EEP=0x509	*/
	0x00,       /*	EEP=0x50A	*/
	0x00,       /*	EEP=0x50B	*/
	0xFF,       /*	EEP=0x50C	*/
	0xFF,       /*	EEP=0x50D	*/
	0x02,       /*	EEP=0x50E	*//*	(03 -> 02)EEPROM v1.9	*/
	0xD7,       /*	EEP=0x50F	*//*	(FF -> D7)EEPROM v1.9	*/
	0x00,       /*	EEP=0x510	*/
	0xFF,       /*	EEP=0x511	*/
	0x00,       /*	EEP=0x512	*/
	0x00,       /*	EEP=0x513	*/
	0x10,       /*	EEP=0x514	*/
	0x00,       /*	EEP=0x515	*/
	0x10,       /*	EEP=0x516	*/
	0x00,       /*	EEP=0x517	*/
	0x00,       /*	EEP=0x518	*/
	0x00,       /*	EEP=0x519	*/
	0x40,       /*	EEP=0x51A	*/
	0x00,       /*	EEP=0x51B	*/
	0x00,       /*	EEP=0x51C	*/
	0x00,       /*	EEP=0x51D	*/
	0x40,       /*	EEP=0x51E	*/
	0x00,       /*	EEP=0x51F	*/
	0x00,       /*	EEP=0x520	*/
	0x00,       /*	EEP=0x521	*/
	0x40,       /*	EEP=0x522	*/
	0x00,       /*	EEP=0x523	*/
	0x00,       /*	EEP=0x524	*/
	0x00,       /*	EEP=0x525	*/
	0x40,       /*	EEP=0x526	*/
	0x00,       /*	EEP=0x527	*/
	0x00,       /*	EEP=0x528	*/
	0x00,       /*	EEP=0x529	*/
	0x40,       /*	EEP=0x52A	*/
	0x00,       /*	EEP=0x52B	*/
	0x00,       /*	EEP=0x52C	*/
	0x00,       /*	EEP=0x52D	*/
	0x40,       /*	EEP=0x52E	*/
	0x00,       /*	EEP=0x52F	*/
	0x00,       /*	EEP=0x530	*/
	0x00,       /*	EEP=0x531	*/
	0x40,       /*	EEP=0x532	*/
	0x00,       /*	EEP=0x533	*/
	0x00,       /*	EEP=0x534	*/
	0x00,       /*	EEP=0x535	*/
	0x40,       /*	EEP=0x536	*/
	0x00,       /*	EEP=0x537	*/
	0x00,       /*	EEP=0x538	*/
	0x00,       /*	EEP=0x539	*/
	0xFF,       /*	EEP=0x53A	*/
	0xFF,       /*	EEP=0x53B	*/
	0xFF,       /*	EEP=0x53C	*/
	0xFF,       /*	EEP=0x53D	*/
	0xFF,       /*	EEP=0x53E	*/
	0xFF,       /*	EEP=0x53F	*/
	0x00,       /*	EEP=0x540	*/
	0x00,       /*	EEP=0x541	*/
	0x00,       /*	EEP=0x542	*/
	0x00,       /*	EEP=0x543	*/
	0x00,       /*	EEP=0x544	*/
	0x00,       /*	EEP=0x545	*/
	0x00,       /*	EEP=0x546	*/
	0x00,       /*	EEP=0x547	*/
	0x00,       /*	EEP=0x548	*/
	0x00,       /*	EEP=0x549	*/
	0x00,       /*	EEP=0x54A	*/
	0x00,       /*	EEP=0x54B	*/
	0x00,       /*	EEP=0x54C	*/
	0x00,       /*	EEP=0x54D	*/
	0x00,       /*	EEP=0x54E	*/
	0x00,       /*	EEP=0x54F	*/
	0x00,       /*	EEP=0x550	*/
	0x00,       /*	EEP=0x551	*/
	0x00,       /*	EEP=0x552	*/
	0x00,       /*	EEP=0x553	*/
	0x00,       /*	EEP=0x554	*/
	0x00,       /*	EEP=0x555	*/
	0x00,       /*	EEP=0x556	*/
	0x00,       /*	EEP=0x557	*/
	0x00,       /*	EEP=0x558	*/
	0x00,       /*	EEP=0x559	*/
	0x00,       /*	EEP=0x55A	*/
	0x00,       /*	EEP=0x55B	*/
	0x40,       /*	EEP=0x55C	*/
	0x00,       /*	EEP=0x55D	*/
	0x00,       /*	EEP=0x55E	*/
	0x00,       /*	EEP=0x55F	*/
	0x00,       /*	EEP=0x560	*/
	0x00,       /*	EEP=0x561	*/
	0x00,       /*	EEP=0x562	*/
	0x00,       /*	EEP=0x563	*/
	0x00,       /*	EEP=0x564	*/
	0x00,       /*	EEP=0x565	*/
	0x00,       /*	EEP=0x566	*/
	0x00,       /*	EEP=0x567	*/
	0x00,       /*	EEP=0x568	*/
	0x00,       /*	EEP=0x569	*/
	0x00,       /*	EEP=0x56A	*/
	0x00,       /*	EEP=0x56B	*/
	0x00,       /*	EEP=0x56C	*/
	0x00,       /*	EEP=0x56D	*/
	0x00,       /*	EEP=0x56E	*/
	0x00,       /*	EEP=0x56F	*/
	0x00,       /*	EEP=0x570	*/
	0x00,       /*	EEP=0x571	*/
	0x00,       /*	EEP=0x572	*/
	0x00,       /*	EEP=0x573	*/
	0x00,       /*	EEP=0x574	*/
	0x00,       /*	EEP=0x575	*/
	0x00,       /*	EEP=0x576	*/
	0x00,       /*	EEP=0x577	*/
	0x00,       /*	EEP=0x578	*/
	0x00,       /*	EEP=0x579	*/
	0x00,       /*	EEP=0x57A	*/
	0x00,       /*	EEP=0x57B	*/
	0xFF,       /*	EEP=0x57C	*/
	0xFF,       /*	EEP=0x57D	*/
	0xFF,       /*	EEP=0x57E	*/
	0xFF,       /*	EEP=0x57F	*/
	0x40,       /*	EEP=0x580	*/
	0x00,       /*	EEP=0x581	*/
	0x10,       /*	EEP=0x582	*/
	0x00,       /*	EEP=0x583	*/
	0x10,       /*	EEP=0x584	*/
	0x00,       /*	EEP=0x585	*/
	0x10,       /*	EEP=0x586	*/
	0x00,       /*	EEP=0x587	*/
	0x00,       /*	EEP=0x588	*/
	0x00,       /*	EEP=0x589	*/
	0x00,       /*	EEP=0x58A	*/
	0x00,       /*	EEP=0x58B	*/
	0xFF,       /*	EEP=0x58C	*/
	0xFF,       /*	EEP=0x58D	*/
	0x02,       /*	EEP=0x58E	*//*	(03 -> 02)EEPROM v1.9	*/
	0xD7,       /*	EEP=0x58F	*//*	(FF -> D7)EEPROM v1.9	*/
	0x00,       /*	EEP=0x590	*/
	0xFF,       /*	EEP=0x591	*/
	0x00,       /*	EEP=0x592	*/
	0x00,       /*	EEP=0x593	*/
	0x10,       /*	EEP=0x594	*/
	0x00,       /*	EEP=0x595	*/
	0x10,       /*	EEP=0x596	*/
	0x00,       /*	EEP=0x597	*/
	0x00,       /*	EEP=0x598	*/
	0x00,       /*	EEP=0x599	*/
	0x40,       /*	EEP=0x59A	*/
	0x00,       /*	EEP=0x59B	*/
	0x00,       /*	EEP=0x59C	*/
	0x00,       /*	EEP=0x59D	*/
	0x40,       /*	EEP=0x59E	*/
	0x00,       /*	EEP=0x59F	*/
	0x00,       /*	EEP=0x5A0	*/
	0x00,       /*	EEP=0x5A1	*/
	0x40,       /*	EEP=0x5A2	*/
	0x00,       /*	EEP=0x5A3	*/
	0x00,       /*	EEP=0x5A4	*/
	0x00,       /*	EEP=0x5A5	*/
	0x40,       /*	EEP=0x5A6	*/
	0x00,       /*	EEP=0x5A7	*/
	0x00,       /*	EEP=0x5A8	*/
	0x00,       /*	EEP=0x5A9	*/
	0x40,       /*	EEP=0x5AA	*/
	0x00,       /*	EEP=0x5AB	*/
	0x00,       /*	EEP=0x5AC	*/
	0x00,       /*	EEP=0x5AD	*/
	0x40,       /*	EEP=0x5AE	*/
	0x00,       /*	EEP=0x5AF	*/
	0x00,       /*	EEP=0x5B0	*/
	0x00,       /*	EEP=0x5B1	*/
	0x40,       /*	EEP=0x5B2	*/
	0x00,       /*	EEP=0x5B3	*/
	0x00,       /*	EEP=0x5B4	*/
	0x00,       /*	EEP=0x5B5	*/
	0x40,       /*	EEP=0x5B6	*/
	0x00,       /*	EEP=0x5B7	*/
	0x00,       /*	EEP=0x5B8	*/
	0x00,       /*	EEP=0x5B9	*/
	0xFF,       /*	EEP=0x5BA	*/
	0xFF,       /*	EEP=0x5BB	*/
	0xFF,       /*	EEP=0x5BC	*/
	0xFF,       /*	EEP=0x5BD	*/
	0xFF,       /*	EEP=0x5BE	*/
	0xFF,       /*	EEP=0x5BF	*/
	0x00,       /*	EEP=0x5C0	*/
	0x00,       /*	EEP=0x5C1	*/
	0x00,       /*	EEP=0x5C2	*/
	0x00,       /*	EEP=0x5C3	*/
	0x00,       /*	EEP=0x5C4	*/
	0x00,       /*	EEP=0x5C5	*/
	0x00,       /*	EEP=0x5C6	*/
	0x00,       /*	EEP=0x5C7	*/
	0x00,       /*	EEP=0x5C8	*/
	0x00,       /*	EEP=0x5C9	*/
	0x00,       /*	EEP=0x5CA	*/
	0x00,       /*	EEP=0x5CB	*/
	0x00,       /*	EEP=0x5CC	*/
	0x00,       /*	EEP=0x5CD	*/
	0x00,       /*	EEP=0x5CE	*/
	0x00,       /*	EEP=0x5CF	*/
	0x00,       /*	EEP=0x5D0	*/
	0x00,       /*	EEP=0x5D1	*/
	0x00,       /*	EEP=0x5D2	*/
	0x00,       /*	EEP=0x5D3	*/
	0x00,       /*	EEP=0x5D4	*/
	0x00,       /*	EEP=0x5D5	*/
	0x00,       /*	EEP=0x5D6	*/
	0x00,       /*	EEP=0x5D7	*/
	0x00,       /*	EEP=0x5D8	*/
	0x00,       /*	EEP=0x5D9	*/
	0x00,       /*	EEP=0x5DA	*/
	0x00,       /*	EEP=0x5DB	*/
	0x40,       /*	EEP=0x5DC	*/
	0x00,       /*	EEP=0x5DD	*/
	0x00,       /*	EEP=0x5DE	*/
	0x00,       /*	EEP=0x5DF	*/
	0x00,       /*	EEP=0x5E0	*/
	0x00,       /*	EEP=0x5E1	*/
	0x00,       /*	EEP=0x5E2	*/
	0x00,       /*	EEP=0x5E3	*/
	0x00,       /*	EEP=0x5E4	*/
	0x00,       /*	EEP=0x5E5	*/
	0x00,       /*	EEP=0x5E6	*/
	0x00,       /*	EEP=0x5E7	*/
	0x00,       /*	EEP=0x5E8	*/
	0x00,       /*	EEP=0x5E9	*/
	0x00,       /*	EEP=0x5EA	*/
	0x00,       /*	EEP=0x5EB	*/
	0x00,       /*	EEP=0x5EC	*/
	0x00,       /*	EEP=0x5ED	*/
	0x00,       /*	EEP=0x5EE	*/
	0x00,       /*	EEP=0x5EF	*/
	0x00,       /*	EEP=0x5F0	*/
	0x00,       /*	EEP=0x5F1	*/
	0x00,       /*	EEP=0x5F2	*/
	0x00,       /*	EEP=0x5F3	*/
	0x00,       /*	EEP=0x5F4	*/
	0x00,       /*	EEP=0x5F5	*/
	0x00,       /*	EEP=0x5F6	*/
	0x00,       /*	EEP=0x5F7	*/
	0x00,       /*	EEP=0x5F8	*/
	0x00,       /*	EEP=0x5F9	*/
	0x00,       /*	EEP=0x5FA	*/
	0x00,       /*	EEP=0x5FB	*/
	0xFF,       /*	EEP=0x5FC	*/
	0xFF,       /*	EEP=0x5FD	*/
	0xFF,       /*	EEP=0x5FE	*/
	0xFF,       /*	EEP=0x5FF	*/
	0xFF,       /*	EEP=0x600	*/
	0xFF,       /*	EEP=0x601	*/
	0xFF,       /*	EEP=0x602	*/
	0xFF,       /*	EEP=0x603	*/
	0xFF,       /*	EEP=0x604	*/
	0xFF,       /*	EEP=0x605	*/
	0xFF,       /*	EEP=0x606	*/
	0xFF,       /*	EEP=0x607	*/
	0xFF,       /*	EEP=0x608	*/
	0xFF,       /*	EEP=0x609	*/
	0xFF,       /*	EEP=0x60A	*/
	0xFF,       /*	EEP=0x60B	*/
	0xFF,       /*	EEP=0x60C	*/
	0xFF,       /*	EEP=0x60D	*/
	0xFF,       /*	EEP=0x60E	*/
	0xFF,       /*	EEP=0x60F	*/
	0xFF,       /*	EEP=0x610	*/
	0xFF,       /*	EEP=0x611	*/
	0xFF,       /*	EEP=0x612	*/
	0xFF,       /*	EEP=0x613	*/
	0xFF,       /*	EEP=0x614	*/
	0xFF,       /*	EEP=0x615	*/
	0xFF,       /*	EEP=0x616	*/
	0xFF,       /*	EEP=0x617	*/
	0xFF,       /*	EEP=0x618	*/
	0xFF,       /*	EEP=0x619	*/
	0xFF,       /*	EEP=0x61A	*/
	0xFF,       /*	EEP=0x61B	*/
	0xFF,       /*	EEP=0x61C	*/
	0xFF,       /*	EEP=0x61D	*/
	0xFF,       /*	EEP=0x61E	*/
	0xFF,       /*	EEP=0x61F	*/
	0xFF,       /*	EEP=0x620	*/
	0xFF,       /*	EEP=0x621	*/
	0xFF,       /*	EEP=0x622	*/
	0xFF,       /*	EEP=0x623	*/
	0xFF,       /*	EEP=0x624	*/
	0xFF,       /*	EEP=0x625	*/
	0xFF,       /*	EEP=0x626	*/
	0xFF,       /*	EEP=0x627	*/
	0xFF,       /*	EEP=0x628	*/
	0xFF,       /*	EEP=0x629	*/
	0xFF,       /*	EEP=0x62A	*/
	0xFF,       /*	EEP=0x62B	*/
	0xFF,       /*	EEP=0x62C	*/
	0xFF,       /*	EEP=0x62D	*/
	0xFF,       /*	EEP=0x62E	*/
	0xFF,       /*	EEP=0x62F	*/
	0xFF,       /*	EEP=0x630	*/
	0xFF,       /*	EEP=0x631	*/
	0xFF,       /*	EEP=0x632	*/
	0xFF,       /*	EEP=0x633	*/
	0xFF,       /*	EEP=0x634	*/
	0xFF,       /*	EEP=0x635	*/
	0xFF,       /*	EEP=0x636	*/
	0xFF,       /*	EEP=0x637	*/
	0xFF,       /*	EEP=0x638	*/
	0xFF,       /*	EEP=0x639	*/
	0xFF,       /*	EEP=0x63A	*/
	0xFF,       /*	EEP=0x63B	*/
	0xFF,       /*	EEP=0x63C	*/
	0xFF,       /*	EEP=0x63D	*/
	0xFF,       /*	EEP=0x63E	*/
	0xFF,       /*	EEP=0x63F	*/
	0xFF,       /*	EEP=0x640	*/
	0xFF,       /*	EEP=0x641	*/
	0xFF,       /*	EEP=0x642	*/
	0xFF,       /*	EEP=0x643	*/
	0xFF,       /*	EEP=0x644	*/
	0xFF,       /*	EEP=0x645	*/
	0xFF,       /*	EEP=0x646	*/
	0xFF,       /*	EEP=0x647	*/
	0xFF,       /*	EEP=0x648	*/
	0xFF,       /*	EEP=0x649	*/
	0xFF,       /*	EEP=0x64A	*/
	0xFF,       /*	EEP=0x64B	*/
	0xFF,       /*	EEP=0x64C	*/
	0xFF,       /*	EEP=0x64D	*/
	0xFF,       /*	EEP=0x64E	*/
	0xFF,       /*	EEP=0x64F	*/
	0xFF,       /*	EEP=0x650	*/
	0xFF,       /*	EEP=0x651	*/
	0xFF,       /*	EEP=0x652	*/
	0xFF,       /*	EEP=0x653	*/
	0xFF,       /*	EEP=0x654	*/
	0xFF,       /*	EEP=0x655	*/
	0xFF,       /*	EEP=0x656	*/
	0xFF,       /*	EEP=0x657	*/
	0xFF,       /*	EEP=0x658	*/
	0xFF,       /*	EEP=0x659	*/
	0xFF,       /*	EEP=0x65A	*/
	0xFF,       /*	EEP=0x65B	*/
	0xFF,       /*	EEP=0x65C	*/
	0xFF,       /*	EEP=0x65D	*/
	0xFF,       /*	EEP=0x65E	*/
	0xFF,       /*	EEP=0x65F	*/
	0xFF,       /*	EEP=0x660	*/
	0xFF,       /*	EEP=0x661	*/
	0xFF,       /*	EEP=0x662	*/
	0xFF,       /*	EEP=0x663	*/
	0xFF,       /*	EEP=0x664	*/
	0xFF,       /*	EEP=0x665	*/
	0xFF,       /*	EEP=0x666	*/
	0xFF,       /*	EEP=0x667	*/
	0xFF,       /*	EEP=0x668	*/
	0xFF,       /*	EEP=0x669	*/
	0xFF,       /*	EEP=0x66A	*/
	0xFF,       /*	EEP=0x66B	*/
	0xFF,       /*	EEP=0x66C	*/
	0xFF,       /*	EEP=0x66D	*/
	0xFF,       /*	EEP=0x66E	*/
	0xFF,       /*	EEP=0x66F	*/
	0xFF,       /*	EEP=0x670	*/
	0xFF,       /*	EEP=0x671	*/
	0xFF,       /*	EEP=0x672	*/
	0xFF,       /*	EEP=0x673	*/
	0xFF,       /*	EEP=0x674	*/
	0xFF,       /*	EEP=0x675	*/
	0xFF,       /*	EEP=0x676	*/
	0xFF,       /*	EEP=0x677	*/
	0xFF,       /*	EEP=0x678	*/
	0xFF,       /*	EEP=0x679	*/
	0xFF,       /*	EEP=0x67A	*/
	0xFF,       /*	EEP=0x67B	*/
	0xFF,       /*	EEP=0x67C	*/
	0xFF,       /*	EEP=0x67D	*/
	0xFF,       /*	EEP=0x67E	*/
	0xFF,       /*	EEP=0x67F	*/
	0xFF,       /*	EEP=0x680	*/
	0xFF,       /*	EEP=0x681	*/
	0xFF,       /*	EEP=0x682	*/
	0xFF,       /*	EEP=0x683	*/
	0xFF,       /*	EEP=0x684	*/
	0xFF,       /*	EEP=0x685	*/
	0xFF,       /*	EEP=0x686	*/
	0xFF,       /*	EEP=0x687	*/
	0xFF,       /*	EEP=0x688	*/
	0xFF,       /*	EEP=0x689	*/
	0xFF,       /*	EEP=0x68A	*/
	0xFF,       /*	EEP=0x68B	*/
	0xFF,       /*	EEP=0x68C	*/
	0xFF,       /*	EEP=0x68D	*/
	0xFF,       /*	EEP=0x68E	*/
	0xFF,       /*	EEP=0x68F	*/
	0xFF,       /*	EEP=0x690	*/
	0xFF,       /*	EEP=0x691	*/
	0xFF,       /*	EEP=0x692	*/
	0xFF,       /*	EEP=0x693	*/
	0xFF,       /*	EEP=0x694	*/
	0xFF,       /*	EEP=0x695	*/
	0xFF,       /*	EEP=0x696	*/
	0xFF,       /*	EEP=0x697	*/
	0xFF,       /*	EEP=0x698	*/
	0xFF,       /*	EEP=0x699	*/
	0xFF,       /*	EEP=0x69A	*/
	0xFF,       /*	EEP=0x69B	*/
	0xFF,       /*	EEP=0x69C	*/
	0xFF,       /*	EEP=0x69D	*/
	0xFF,       /*	EEP=0x69E	*/
	0xFF,       /*	EEP=0x69F	*/
	0xFF,       /*	EEP=0x6A0	*/
	0xFF,       /*	EEP=0x6A1	*/
	0xFF,       /*	EEP=0x6A2	*/
	0xFF,       /*	EEP=0x6A3	*/
	0xFF,       /*	EEP=0x6A4	*/
	0xFF,       /*	EEP=0x6A5	*/
	0xFF,       /*	EEP=0x6A6	*/
	0xFF,       /*	EEP=0x6A7	*/
	0xFF,       /*	EEP=0x6A8	*/
	0xFF,       /*	EEP=0x6A9	*/
	0xFF,       /*	EEP=0x6AA	*/
	0xFF,       /*	EEP=0x6AB	*/
	0xFF,       /*	EEP=0x6AC	*/
	0xFF,       /*	EEP=0x6AD	*/
	0xFF,       /*	EEP=0x6AE	*/
	0xFF,       /*	EEP=0x6AF	*/
	0xFF,       /*	EEP=0x6B0	*/
	0xFF,       /*	EEP=0x6B1	*/
	0xFF,       /*	EEP=0x6B2	*/
	0xFF,       /*	EEP=0x6B3	*/
	0xFF,       /*	EEP=0x6B4	*/
	0xFF,       /*	EEP=0x6B5	*/
	0xFF,       /*	EEP=0x6B6	*/
	0xFF,       /*	EEP=0x6B7	*/
	0xFF,       /*	EEP=0x6B8	*/
	0xFF,       /*	EEP=0x6B9	*/
	0xFF,       /*	EEP=0x6BA	*/
	0xFF,       /*	EEP=0x6BB	*/
	0xFF,       /*	EEP=0x6BC	*/
	0xFF,       /*	EEP=0x6BD	*/
	0xFF,       /*	EEP=0x6BE	*/
	0xFF,       /*	EEP=0x6BF	*/
	0xFF,       /*	EEP=0x6C0	*/
	0xFF,       /*	EEP=0x6C1	*/
	0xFF,       /*	EEP=0x6C2	*/
	0xFF,       /*	EEP=0x6C3	*/
	0xFF,       /*	EEP=0x6C4	*/
	0xFF,       /*	EEP=0x6C5	*/
	0xFF,       /*	EEP=0x6C6	*/
	0xFF,       /*	EEP=0x6C7	*/
	0xFF,       /*	EEP=0x6C8	*/
	0xFF,       /*	EEP=0x6C9	*/
	0xFF,       /*	EEP=0x6CA	*/
	0xFF,       /*	EEP=0x6CB	*/
	0xFF,       /*	EEP=0x6CC	*/
	0xFF,       /*	EEP=0x6CD	*/
	0xFF,       /*	EEP=0x6CE	*/
	0xFF,       /*	EEP=0x6CF	*/
	0xFF,       /*	EEP=0x6D0	*/
	0xFF,       /*	EEP=0x6D1	*/
	0xFF,       /*	EEP=0x6D2	*/
	0xFF,       /*	EEP=0x6D3	*/
	0xFF,       /*	EEP=0x6D4	*/
	0xFF,       /*	EEP=0x6D5	*/
	0xFF,       /*	EEP=0x6D6	*/
	0xFF,       /*	EEP=0x6D7	*/
	0xFF,       /*	EEP=0x6D8	*/
	0xFF,       /*	EEP=0x6D9	*/
	0xFF,       /*	EEP=0x6DA	*/
	0xFF,       /*	EEP=0x6DB	*/
	0xFF,       /*	EEP=0x6DC	*/
	0xFF,       /*	EEP=0x6DD	*/
	0xFF,       /*	EEP=0x6DE	*/
	0xFF,       /*	EEP=0x6DF	*/
	0xFF,       /*	EEP=0x6E0	*/
	0xFF,       /*	EEP=0x6E1	*/
	0xFF,       /*	EEP=0x6E2	*/
	0xFF,       /*	EEP=0x6E3	*/
	0xFF,       /*	EEP=0x6E4	*/
	0xFF,       /*	EEP=0x6E5	*/
	0xFF,       /*	EEP=0x6E6	*/
	0xFF,       /*	EEP=0x6E7	*/
	0xFF,       /*	EEP=0x6E8	*/
	0xFF,       /*	EEP=0x6E9	*/
	0xFF,       /*	EEP=0x6EA	*/
	0xFF,       /*	EEP=0x6EB	*/
	0xFF,       /*	EEP=0x6EC	*/
	0xFF,       /*	EEP=0x6ED	*/
	0xFF,       /*	EEP=0x6EE	*/
	0xFF,       /*	EEP=0x6EF	*/
	0xFF,       /*	EEP=0x6F0	*/
	0xFF,       /*	EEP=0x6F1	*/
	0xFF,       /*	EEP=0x6F2	*/
	0xFF,       /*	EEP=0x6F3	*/
	0xFF,       /*	EEP=0x6F4	*/
	0xFF,       /*	EEP=0x6F5	*/
	0xFF,       /*	EEP=0x6F6	*/
	0xFF,       /*	EEP=0x6F7	*/
	0xFF,       /*	EEP=0x6F8	*/
	0xFF,       /*	EEP=0x6F9	*/
	0xFF,       /*	EEP=0x6FA	*/
	0xFF,       /*	EEP=0x6FB	*/
	0xFF,       /*	EEP=0x6FC	*/
	0xFF,       /*	EEP=0x6FD	*/
	0x00,       /*	EEP=0x6FE	*/
	0x00        /*	EEP=0x6FF	*/
};

/************************************************************************************************/
/* training data(Rx) sub6 デフォルト値																			*/
/************************************************************************************************/
const	UCHAR	f_comr_trainingRx[D_DU_EEP_TRA_RXCNT] = {
	0xFF,
	0xFF,
	0x40,
	0x00,
	0x00,
	0x00,
	0x40,
	0x00,
	0x00,
	0x00,
	0x40,
	0x00,
	0x00,
	0x00,
	0x40,
	0x00,
	0x00,
	0x00,
	0x40,
	0x00,
	0x00,
	0x00,
	0x40,
	0x00,
	0x00,
	0x00,
	0x40,
	0x00,
	0x00,
	0x00,
	0x40,
	0x00,
	0x00,
	0x00,
	0x00,
	0x00,
	0xFF,
	0xFF,
	0xFF,
	0xFF,
	0xFF,
	0xFF,
	0xFF,
	0xFF,
	0xFF,
	0xFF,
	0xFF,
	0xFF,
	0xFF,
	0xFF,
	0xFF,
	0xFF,
	0xFF,
	0xFF,
	0xFF,
	0xFF,
	0xFF,
	0xFF,
	0xFF,
	0xFF,
	0xFF,
	0xFF,
	0xFF,
	0xFF,
	0xFF,
	0xFF,
	0x40,
	0x00,
	0x00,
	0x00,
	0x40,
	0x00,
	0x00,
	0x00,
	0x40,
	0x00,
	0x00,
	0x00,
	0x40,
	0x00,
	0x00,
	0x00,
	0x40,
	0x00,
	0x00,
	0x00,
	0x40,
	0x00,
	0x00,
	0x00,
	0x40,
	0x00,
	0x00,
	0x00,
	0x40,
	0x00,
	0x00,
	0x00,
	0x00,
	0x00,
	0xFF,
	0xFF,
	0xFF,
	0xFF,
	0xFF,
	0xFF,
	0xFF,
	0xFF,
	0xFF,
	0xFF,
	0xFF,
	0xFF,
	0xFF,
	0xFF,
	0xFF,
	0xFF,
	0xFF,
	0xFF,
	0xFF,
	0xFF,
	0xFF,
	0xFF,
	0xFF,
	0xFF,
	0xFF,
	0xFF,
	0xFF,
	0xFF,
	0xFF,
	0xFF,
	0x40,
	0x00,
	0x00,
	0x00,
	0x40,
	0x00,
	0x00,
	0x00,
	0x40,
	0x00,
	0x00,
	0x00,
	0x40,
	0x00,
	0x00,
	0x00,
	0x40,
	0x00,
	0x00,
	0x00,
	0x40,
	0x00,
	0x00,
	0x00,
	0x40,
	0x00,
	0x00,
	0x00,
	0x40,
	0x00,
	0x00,
	0x00,
	0x00,
	0x00,
	0xFF,
	0xFF,
	0xFF,
	0xFF,
	0xFF,
	0xFF,
	0xFF,
	0xFF,
	0xFF,
	0xFF,
	0xFF,
	0xFF,
	0xFF,
	0xFF,
	0xFF,
	0xFF,
	0xFF,
	0xFF,
	0xFF,
	0xFF,
	0xFF,
	0xFF,
	0xFF,
	0xFF,
	0xFF,
	0xFF,
	0xFF,
	0xFF,
	0xFF,
	0xFF,
	0x40,
	0x00,
	0x00,
	0x00,
	0x40,
	0x00,
	0x00,
	0x00,
	0x40,
	0x00,
	0x00,
	0x00,
	0x40,
	0x00,
	0x00,
	0x00,
	0x40,
	0x00,
	0x00,
	0x00,
	0x40,
	0x00,
	0x00,
	0x00,
	0x40,
	0x00,
	0x00,
	0x00,
	0x40,
	0x00,
	0x00,
	0x00,
	0x00,
	0x00,
	0xFF,
	0xFF,
	0xFF,
	0xFF,
	0xFF,
	0xFF,
	0xFF,
	0xFF,
	0xFF,
	0xFF,
	0xFF,
	0xFF,
	0xFF,
	0xFF,
	0xFF,
	0xFF,
	0xFF,
	0xFF,
	0xFF,
	0xFF,
	0xFF,
	0xFF,
	0xFF,
	0xFF,
	0xFF,
	0xFF,
	0x00,
	0x00
};

/************************************************************************************************/
/* RF training data(Tx) mmW NMLモード デフォルト値												*/
/************************************************************************************************/
const	UCHAR	f_comr_RftrainingTx_mmW_NML[D_DU_RF_EEP_TRA_TXCNT_NML] = {
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0x00,	/*N_QMOD_IM_I_V */
	0x00,	/* */
	0x00,	/*N_QMOD_IM_Q_V */
	0x00,	/* */
	0x00,	/*N_QMOD_LO_I_V */
	0x00,	/* */
	0x00,	/*N_QMOD_LO_Q_V */
	0x00,	/* */
	0x00,	/*N_QMOD_IM_I_H */
	0x00,	/* */
	0x00,	/*N_QMOD_IM_Q_H */
	0x00,	/* */
	0x00,	/*N_QMOD_LO_I_H */
	0x00,	/* */
	0x00,	/*N_QMOD_LO_Q_H */
	0x00,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0x04,	/*N_TXVATT_V */
	0x04,	/*N_TXVATT_H */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0x00,	/*N_QMOD_DAC_V */
	0x00,	/* */
	0x00,	/*N_QMOD_DAC_H */
	0x00,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0x00,	/*N_AMP_DAC_V */
	0x00,	/* */
	0x00,	/*N_AMP_DAC_H */
	0x00,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0x00,	/*TXCRC16(1) */
	0x00	/* */
};


/************************************************************************************************/
/* RF training data(Rx) mmW NMLモード デフォルト値												*/
/************************************************************************************************/
const	UCHAR	f_comr_RftrainingRx_mmW_NML[D_DU_RF_EEP_TRA_RXCNT_NML] = {
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0x00,	/*N_QDEM_IM_V */
	0x00,	/* */
	0x00,	/*N_QDEM_IM_H */
	0x00,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0x07,	/*N_RXVATT_V */
	0x07,	/*N_RXVATT_H */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0x00,	/*N_QDEM_DAC_V */
	0x00,	/* */
	0x00,	/*N_QDEM_DAC_H */
	0x00,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0xFF,	/* */
	0x00,	/*RXCRC16(1) */
	0x00	/* */
};



/*!
 * @name FFT PontNo Vs RB#0対応テーブル(Tx キャリアオン Bandwidth=100M) (mmW用)
 * @note FFT PointNo vs RB#0対応設定値
 * @{
 */
T_DPDA_FFT_POINTNO_RB0  f_dpdar_fft_pointo_rb0_txon_mmW_100m[2][2] = {
	{
	/* AntA BW=100M */
		{  0xA2010020,      0x00410074},  /* Ant/Car Parameter */
		{  0xA2010018,      0x5}          /* DLBW */
//		{  0xA2010040,      0x0}
	},
	{
	/* AntB BW=100M */
		{  0xA2010020,      0x00410074},  /* Ant/Car Parameter */
		{  0xA2010018,      0x5}          /* DLBW */
//		{  0xA2010040,      0x0}
	}
};

/*!
 * @name FFT PontNo Vs RB#0対応テーブル(Tx キャリアオン Bandwidth=200M) (mmW用)
 * @note FFT PointNo vs RB#0対応設定値
 * @{
 */
T_DPDA_FFT_POINTNO_RB0  f_dpdar_fft_pointo_rb0_txon_mmW_200m[2][2] = {
	{
	/* AntA BW=200M */
		{  0xA2010020,      0x008300E8},  /* Ant/Car Parameter */
		{  0xA2010018,      0x6}          /* DLBW */
//		{  0xA2010040,      0x1}
	},
	{
	/* AntB BW=200M */
		{  0xA2010020,      0x008300E8},  /* Ant/Car Parameter */
		{  0xA2010018,      0x6}          /* DLBW */
//		{  0xA2010040,      0x1}
	}
};


/*!
 * @name FFT PontNo Vs RB#0対応テーブル(Rx キャリアオン Bandwidth=100M) (mmW用)
 * @note FFT PointNo vs RB#0対応設定値
 * @{
 */
T_DPDA_FFT_POINTNO_RB0  f_dpdar_fft_pointo_rb0_rxon_mmW_100m[2][6] = {
	/* AntA BW=100M */
	{
		{  0xA2200020,      0x00410074},  /* Ant/Car Parameter */
		{  0xB1302020,      0x00410074},  /* Ant/Car Parameter */
		{  0xA2200018,      0x5},         /* ULBW */
		{  0xB1302018,      0x5},         /* ULBW */
		{  0xB1302110,      0x01D066B2},  /* ULDGAIN */
		{  0xB1401018,      0x5}          /* RACHBW */
	},
	/* AntB BW=100M */
	{
		{  0xA2200020,      0x00410074},  /* Ant/Car Parameter */
		{  0xB3302020,      0x00410074},  /* Ant/Car Parameter */
		{  0xA2200018,      0x5},         /* ULBW */
		{  0xB3302018,      0x5},         /* ULBW */
		{  0xB3302110,      0x01D066B2},  /* ULDGAIN */
		{  0xB3401018,      0x5}          /* RACHBW */
	}
};

/*!
 * @name FFT PontNo Vs RB#0対応テーブル(Rx キャリアオン Bandwidth=200M) (mmW用)
 * @note FFT PointNo vs RB#0対応設定値
 * @{
 */
T_DPDA_FFT_POINTNO_RB0  f_dpdar_fft_pointo_rb0_rxon_mmW_200m[2][6] = {
	/* AntA BW=200M */
	{
		{  0xA2200020,      0x008300E8},  /* Ant/Car Parameter */
		{  0xB1302020,      0x008300E8},  /* Ant/Car Parameter */
		{  0xA2200018,      0x6},         /* ULBW */
		{  0xB1302018,      0x6},         /* ULBW */
		{  0xB1302110,      0x01E066E2},  /* ULDGAIN */
		{  0xB1401018,      0x6}          /* RACHBW */
	},
	/* AntB BW=200M */
	{
		{  0xA2200020,      0x008300E8},  /* Ant/Car Parameter */
		{  0xB3302020,      0x008300E8},  /* Ant/Car Parameter */
		{  0xA2200018,      0x6},         /* ULBW */
		{  0xB3302018,      0x6},         /* ULBW */
		{  0xB3302110,      0x01E066E2},  /* ULDGAIN */
		{  0xB3401018,      0x6}          /* RACHBW */
	}
};


/*!
 * @name TXANTCAL init
 * @note TXANTCAL init
 * @{
 */
const T_DPDA_INIT_REG_SET_TBL  f_dpdar_txantcal_reginit[D_DPDA_TXANTCAL_REGINIT_NUM] =
{
	{  0xA2010000 , 0x00000000  },
	{  0xA2000904 , 0x00000000  },
	{  0xA2000900 , 0x00000001  },
	{  0xB1000714 , 0x00000000  },
	{  0xB1000710 , 0x00000000  },
	{  0xB100071C , 0x00000000  },
	{  0xB1000718 , 0x00000000  },
	{  0xB1000724 , 0x00000000  },
	{  0xB1000720 , 0x00000000  },
	{  0xB100072C , 0x00000000  },
	{  0xB1000728 , 0x00000000  },
	{  0xB1000734 , 0x00000000  },
	{  0xB1000730 , 0x00000000  },
	{  0xB100073C , 0x00000000  },
	{  0xB1000738 , 0x00000000  },
	{  0xB1000744 , 0x00000001  },
	{  0xB1000740 , 0x0000008F  },
	{  0xB100074C , 0x00000001  },
	{  0xB1000748 , 0x0000000F  },
	{  0xB1000754 , 0x00000001  },
	{  0xB1000750 , 0x0000000F  },
	{  0xB100075C , 0x00000001  },
	{  0xB1000758 , 0x0000000F  },
	{  0xB1000764 , 0x00003000  },
	{  0xB1000760 , 0x00037000  },
	{  0xB100076C , 0x03100002  },
	{  0xB1000768 , 0x03300337  },
	{  0xB1202950 , 0x0001BE00  },
	{  0xB1202960 , 0x00000000  },
	{  0xB1202948 , 0x20002000  }
};

/*!
 * @name TXANTCAL send onoff
 * @note TXANTCAL send onoff
 * @{
 */
const T_DPDA_ANTCAL_SET_TBL f_dpdar_txantcal_regsend[D_DPDA_TXANTCAL_SEND_NUM] =
{
	{ 0xB1100144,	0x00004F21,	0x00000000},
	{ 0xB1100140,	0x00000001,	0x00000000},
	{ 0xB1100544,	0x00004F21,	0x00000000},
	{ 0xB1100540,	0x00000001,	0x00000000},
	{ 0xB1100944,	0x00004F21,	0x00000000},
	{ 0xB1100940,	0x00000001,	0x00000000},
	{ 0xB1100D44,	0x00004F21,	0x00000000},
	{ 0xB1100D40,	0x00000001,	0x00000000},
	{ 0xB1100010,	0x00000009,	0x00000000},
	{ 0xB1100220,	0x00000032,	0x00000000},
	{ 0xB1100240,	0x02000C0F,	0x00000000},
	{ 0xB1100244,	0x02000C0F,	0x00000000},
	{ 0xB1100280,	0x00000C0F,	0x00000000},
	{ 0xB1100000,	0x00000001,	0x00000000},
	{ 0xB1100410,	0x00000009,	0x00000000},
	{ 0xB1100620,	0x00000032,	0x00000000},
	{ 0xB1100640,	0x02000C0F,	0x00000000},
	{ 0xB1100644,	0x02000C0F,	0x00000000},
	{ 0xB1100680,	0x00000C0F,	0x00000000},
	{ 0xB1100400,	0x00000001,	0x00000000},
	{ 0xB1100810,	0x00000009,	0x00000000},
	{ 0xB1100A20,	0x00000032,	0x00000000},
	{ 0xB1100A40,	0x02000C0F,	0x00000000},
	{ 0xB1100A44,	0x02000C0F,	0x00000000},
	{ 0xB1100A80,	0x00000C0F,	0x00000000},
	{ 0xB1100800,	0x00000001,	0x00000000},
	{ 0xB1000C10,	0x00000009,	0x00000000},
	{ 0xB1100E20,	0x00000032,	0x00000000},
	{ 0xB1100E40,	0x02000C0F,	0x00000000},
	{ 0xB1100E44,	0x02000C0F,	0x00000000},
	{ 0xB1100E80,	0x00000C0F,	0x00000000},
	{ 0xB1100C00,	0x00000001,	0x00000000},
	{ 0xB1000040,	0x00000003,	0x00000000},
	{ 0xB1000044,	0x00000003,	0x00000000},
	{ 0xB1000048,	0x00000003,	0x00000000},
	{ 0xB100004C,	0x00000003,	0x00000000},
	{ 0xB1000000,	0x00000001,	0x00000000}
};

/*!
 * @name TXANTCAL path
 * @note TXANTCAL path
 * @{
 */
const T_DPDA_ANTCAL_PATHSET_TBL f_dpdar_txantcal_regpath[D_DPDA_TXANTCAL_PATH_NUM] =
{
	{	0xB1000764,	{	0x00003000,	0x00002000,	0x00014000,	0x00024000	}},
	{	0xB1000760,	{	0x00037000,	0x00037000,	0x00037000,	0x00037000	}},
	{	0xB100076C,	{	0x01100002,	0x01100015,	0x02100105,	0x02101005	}},
	{	0xB1000768,	{	0x03303337,	0x03303337,	0x03303337,	0x03303337	}},
	{	0xB1202800,	{	0x00000000,	0x00000001,	0x00000002,	0x00000003	}}
};


/*!
 * @name TXANTCAL end
 * @note TXANTCAL end
 * @{
 */
const T_DPDA_INIT_REG_SET_TBL f_dpdar_txantcal_regend[D_DPDA_TXANTCAL_END_NUM] =
{
	{	0xB1000710,	0x00000000	},
	{	0xB1000718,	0x00000000	},
	{	0xB1000720,	0x00000000	},
	{	0xB1000728,	0x00000000	},
	{	0xB1000730,	0x00000000	},
	{	0xB1000738,	0x00000000	},
	{	0xB1000740,	0x00000000	},
	{	0xB1000748,	0x00000000	},
	{	0xB1000750,	0x00000000	},
	{	0xB1000758,	0x00000000	},
	{	0xB1000764,	0x00000000	},
	{	0xB1000760,	0x00000000	},
	{	0xB1000768,	0x00000000	},
	{	0xB100076C,	0x00000000	},
	{	0xB1000000,	0x00000001	},
	{	0xA2000900,	0x00000000	},
	{	0xA2010000,	0x00000001	},
	{	0xB1202950,	0x00000000	},
	{	0xB1202948,	0x00000000	}
};

/*!
 * @name oRXCAL
 * @note oRXCAL
 * @{
 */
const T_DPDA_ORXCAL_TBL f_dpdar_orxcal_regp[D_DPDA_ORXCAL_NUM] =
{
	{	0xB1000710,	{	0x00000000,	0x00000000,	0x00000000	}},
	{	0xB1000718,	{	0x00000000,	0x00000000,	0x00000000	}},
	{	0xB1000720,	{	0x00000000,	0x00000000,	0x00000000	}},
	{	0xB1000728,	{	0x00000000,	0x00000000,	0x00000000	}},
	{	0xB1000734,	{	0x00000015,	0x00000015,	0x00000000	}},
	{	0xB1000730,	{	0x0000001F,	0x0000001F,	0x00000000	}},
	{	0xB100073C,	{	0x00000015,	0x00000015,	0x00000000	}},
	{	0xB1000738,	{	0x0000001F,	0x0000001F,	0x00000000	}},
	{	0xB1000740,	{	0x00000000,	0x00000000,	0x00000000	}},
	{	0xB1000748,	{	0x00000000,	0x00000000,	0x00000000	}},
	{	0xB1000750,	{	0x00000000,	0x00000000,	0x00000000	}},
	{	0xB1000758,	{	0x00000000,	0x00000000,	0x00000000	}},
	{	0xB1000764,	{	0x00013000,	0x00022000,	0x00000000	}},
	{	0xB1000760,	{	0x00037000,	0x00037000,	0x00000000	}},
	{	0xB100076C,	{	0x01100102,	0x01101010,	0x00000000	}},
	{	0xB1000768,	{	0x03303337,	0x03303337,	0x00000000	}},
	{	0xB1000000,	{	0x00000001,	0x00000001,	0x00000000	}}
};

/*!
 * @name RXANTCAL init
 * @note RXANTCAL init
 * @{
 */
const T_DPDA_INIT_REG_SET_TBL  f_dpdar_rxantcal_reginit[D_DPDA_RXANTCAL_REGINIT_NUM] =
{
	{  0xA2010000 , 0x00000000 },
	{  0xA2000904 , 0x00000000 },
	{  0xA2000900 , 0x00000001 },
	{  0xB1202000 , 0x0F000000 },
	{  0xB1000714 , 0x00000006 },
	{  0xB1000710 , 0x00000006 },
	{  0xB100071C , 0x00000006 },
	{  0xB1000718 , 0x00000006 },
	{  0xB1000724 , 0x00000006 },
	{  0xB1000720 , 0x00000006 },
	{  0xB100072C , 0x00000006 },
	{  0xB1000728 , 0x00000006 },
	{  0xB1000734 , 0x0000000B },
	{  0xB1000730 , 0x0000001F },
	{  0xB100073C , 0x0000000A },
	{  0xB1000738 , 0x0000001F },
	{  0xB1000744 , 0x00000081 },
	{  0xB1000740 , 0x0000008F },
	{  0xB100074C , 0x00000001 },
	{  0xB1000748 , 0x0000000F },
	{  0xB1000754 , 0x00000001 },
	{  0xB1000750 , 0x0000000F },
	{  0xB100075C , 0x00000001 },
	{  0xB1000758 , 0x0000000F },
	{  0xB1000764 , 0x00000021 },
	{  0xB1000760 , 0x00000037 },
	{  0xB100076C , 0x00000003 },
	{  0xB1000768 , 0x00000037 },
	{  0xB1202950 , 0x0000DD00 },
	{  0xB1202960 , 0x00000000 },
	{  0xB1202948 , 0x20002000 }
};

/*!
 * @name RXANTCAL send onoff
 * @note RXANTCAL send onoff
 * @{
 */
const T_DPDA_ANTCAL_SET_TBL f_dpdar_rxantcal_regsend[D_DPDA_RXANTCAL_SEND_NUM] =
{
	{ 0xB1100144,	0x00000E12,	0x00000000},
	{ 0xB1100140,	0x00000001,	0x00000000},
	{ 0xB1100544,	0x00000000,	0x00000000},
	{ 0xB1100540,	0x00000001,	0x00000000},
	{ 0xB1100944,	0x00000000,	0x00000000},
	{ 0xB1100940,	0x00000001,	0x00000000},
	{ 0xB1100D44,	0x00000000,	0x00000000},
	{ 0xB1100D40,	0x00000001,	0x00000000},
	{ 0xB1100010,	0x00000009,	0x00000000},
	{ 0xB1100220,	0x00000032,	0x00000000},
	{ 0xB1100240,	0x02000C0F,	0x00000000},
	{ 0xB1100244,	0x02000C0F,	0x00000000},
	{ 0xB1100280,	0x00000C0F,	0x00000000},
	{ 0xB1000040,	0x00000003,	0x00000000},
	{ 0xB1100000,	0x00000001,	0x00000000},
	{ 0xB1100410,	0x00000009,	0x00000000},
	{ 0xB1100620,	0x00000032,	0x00000000},
	{ 0xB1100640,	0x02000C0F,	0x00000000},
	{ 0xB1100644,	0x02000C0F,	0x00000000},
	{ 0xB1100680,	0x00000C0F,	0x00000000},
	{ 0xB1100400,	0x00000001,	0x00000000},
	{ 0xB1000044,	0x00000003,	0x00000000},
	{ 0xB1100810,	0x00000009,	0x00000000},
	{ 0xB1100A20,	0x00000032,	0x00000000},
	{ 0xB1100A40,	0x02000C0F,	0x00000000},
	{ 0xB1100A44,	0x02000C0F,	0x00000000},
	{ 0xB1100A80,	0x00000C0F,	0x00000000},
	{ 0xB1100800,	0x00000001,	0x00000000},
	{ 0xB1000048,	0x00000003,	0x00000000},
	{ 0xB1100C10,	0x00000009,	0x00000000},
	{ 0xB1100E20,	0x00000032,	0x00000000},
	{ 0xB1100E40,	0x02000C0F,	0x00000000},
	{ 0xB1100E44,	0x02000C0F,	0x00000000},
	{ 0xB1100E80,	0x00000C0F,	0x00000000},
	{ 0xB1100C00,	0x00000001,	0x00000000},
	{ 0xB100004C,	0x00000003,	0x00000000},
	{ 0xB1000000,	0x00000001,	0x00000000}
};


/*!
 * @name RXANTCAL path
 * @note RXANTCAL path
 * @{
 */
const T_DPDA_ANTCAL_PATHSET_TBL f_dpdar_rxantcal_regpath[D_DPDA_RXANTCAL_PATH_NUM] =
{
	{	0xB1000764,	{	0x00000021,	0x00000024,	0x00000023,	0x00000022	}},
	{	0xB1000760,	{	0x00000037,	0x00000037,	0x00000037,	0x00000037	}},
	{	0xB1202800,	{	0x00000000,	0x00000001,	0x00000002,	0x00000003	}}
};


/*!
 * @name RXANTCAL end
 * @note RXANTCAL end
 * @{
 */
const T_DPDA_INIT_REG_SET_TBL f_dpdar_rxantcal_regend[D_DPDA_RXANTCAL_END_NUM] =
{
	{	0xB1000710,	0x00000000	},
	{	0xB1000714,	0x00000000	},
	{	0xB1000718,	0x00000000	},
	{	0xB100071C,	0x00000000	},
	{	0xB1000720,	0x00000000	},
	{	0xB1000724,	0x00000000	},
	{	0xB1000728,	0x00000000	},
	{	0xB100072C,	0x00000000	},
	{	0xB1000730,	0x00000000	},
	{	0xB1000734,	0x00000000	},
	{	0xB1000738,	0x00000000	},
	{	0xB100073C,	0x00000000	},
	{	0xB1000740,	0x00000000	},
	{	0xB1000744,	0x00000000	},
	{	0xB1000748,	0x00000000	},
	{	0xB100074C,	0x00000000	},
	{	0xB1000750,	0x00000000	},
	{	0xB1000754,	0x00000000	},
	{	0xB1000758,	0x00000000	},
	{	0xB100075C,	0x00000000	},
	{	0xB1000760,	0x00000000	},
	{	0xB1000764,	0x00000000	},
	{	0xB1000768,	0x00000000	},
	{	0xB100076C,	0x00000000	},
	{	0xB1000000,	0x00000001	},
	{	0xA2000900,	0x00000000	},
	{	0xA2010000,	0x00000001	},
	{	0xB1202950,	0x00000000	},
	{	0xB1202948,	0x00000000	}

};

/** @} */

/*!
 * @name 運用中TXANTCAL send
 * @note 運用中TXANTCAL send
 * @{
 */
const T_DPDA_ANTCAL_OPE_SEND_TBL  f_dpdar_txantcal_ope_regsend[D_DPDA_TXANTCAL_OPE_SEND_NUM] =
{
	{{0xB1202080, 0xB1202080}, {0x00000000, 0x00000000, 0x00000000, 0x00000000}},
	{{0xB110014C, 0xB110054C}, {0x00004000, 0x00004000, 0x00004000, 0x00004000}},
	{{0xB110094C, 0xB1100D4C}, {0x00004000, 0x00004000, 0x00004000, 0x00004000}},
	{{0xB1100230, 0xB1100630}, {0x00000279, 0x000008FC, 0x000010FC, 0x0000177F}},
	{{0xB1100A30, 0xB1100E30}, {0x00000279, 0x000008FC, 0x000010FC, 0x0000177F}},
	{{0xB1000230, 0xB1000230}, {0x00000001, 0x00000001, 0x00000001, 0x00000001}},
	{{0xB1100154, 0xB1100554}, {0x00000001, 0x00000001, 0x00000001, 0x00000001}},
	{{0xB1100954, 0xB1100D54}, {0x00000001, 0x00000001, 0x00000001, 0x00000001}},
	{{0xB1100140, 0xB1100540}, {0x00000001, 0x00000001, 0x00000001, 0x00000001}},
	{{0xB1100940, 0xB1100D40}, {0x00000001, 0x00000001, 0x00000001, 0x00000001}},
	{{0xB0000FD8, 0xB0000FD8}, {0xFFFFF400, 0xFFFFF400, 0xFFFFF400, 0xFFFFF400}}
};
/** @} */

/*!
 * @name 運用中TXANTCAL send(高速モード)
 * @note 運用中TXANTCAL send(高速モード)
 * @{
 */
const T_DPDA_ANTCAL_FAST_OPE_SEND_TBL  f_dpdar_txantfastcal_ope_regsend[D_DPDA_TXANTCAL_OPE_SEND_NUM] =
{
	{{0xB1202080, 0xB1202080}, 0x00000000},
	{{0xB110014C, 0xB110054C}, 0x00004000},
	{{0xB110094C, 0xB1100D4C}, 0x00004000},
	{{0xB1100230, 0xB1100630}, 0x0000CFC},
	{{0xB1100A30, 0xB1100E30}, 0x0000CFC},
	{{0xB1000230, 0xB1000230}, 0x00000001},
	{{0xB1100154, 0xB1100554}, 0x00000001},
	{{0xB1100954, 0xB1100D54}, 0x00000001},
	{{0xB1100140, 0xB1100540}, 0x00000001},
	{{0xB1100940, 0xB1100D40}, 0x00000001},
	{{0xB0000FD8, 0xB0000FD8}, 0xFFFFF400}
};
/** @} */

/*!
 * @name 運用中RXANTCAL send
 * @note 運用中RXANTCAL send
 * @{
 */
const T_DPDA_ANTCAL_OPE_SEND_TBL  f_dpdar_rxantcal_ope_regsend[D_DPDA_RXANTCAL_OPE_SEND_NUM] =
{
	{{0xB1202080, 0xB1202080}, {0x00000000, 0x00000000, 0x00000000, 0x00000000}},
	{{0xB110014C, 0xB110014C}, {0x00004000, 0x00004000, 0x00004000, 0x00004000}},
	{{0xB1100230, 0xB1100230}, {0x00000279, 0x000008FC, 0x000010FC, 0x0000177F}},
	{{0xB1000230, 0xB1000230}, {0x00000002, 0x00000002, 0x00000002, 0x00000002}},
	{{0xB1000410, 0xB1000410}, {0xFD1F03D7, 0xFD1F03D7, 0xFD1F03D7, 0xFD1F03D7}},
	{{0xB100023C, 0xB100023C}, {0x000005C3, 0x000005C3, 0x000005C3, 0x000005C3}},
	{{0xB1100154, 0xB1100154}, {0x00000001, 0x00000001, 0x00000001, 0x00000001}},
	{{0xB1100140, 0xB1100140}, {0x00000001, 0x00000001, 0x00000001, 0x00000001}},
	{{0xB0000FD8, 0xB0000FD8}, {0xFFFFF200, 0xFFFFF200, 0xFFFFF200, 0xFFFFF200}}
};
/** @} */

/*!
 * @name 運用中RXANTCAL send(高速モード)
 * @note 運用中RXANTCAL send(高速モード)
 * @{
 */
const T_DPDA_ANTCAL_FAST_OPE_SEND_TBL  f_dpdar_rxantfastcal_ope_regsend[D_DPDA_RXANTCAL_OPE_SEND_NUM] =
{
	{{0xB1202080, 0xB1202080}, 0x00000000},
	{{0xB110014C, 0xB110014C}, 0x00004000},
	{{0xB1100230, 0xB1100230}, 0x0000CFC},
	{{0xB1000230, 0xB1000230}, 0x00000002},
	{{0xB1000410, 0xB1000410}, 0xFD1F03D7},
	{{0xB100023C, 0xB100023C}, 0x000005C3},
	{{0xB1100154, 0xB1100154}, 0x00000001},
	{{0xB1100140, 0xB1100140}, 0x00000001},
	{{0xB0000FD8, 0xB0000FD8}, 0xFFFFF200}
};
/** @} */

/*!
 * @name 運用中TXANTCAL end
 * @note 運用中TXANTCAL end
 * @{
 */
const T_DPDA_INIT_REG_SET_TBL  f_dpdar_txantcal_ope_regend[D_DPDA_TXANTCAL_OPE_END_NUM] =
{
	{ 0xB1100140, 0x00000000 },
	{ 0xB1100540, 0x00000000 },
	{ 0xB1100940, 0x00000000 },
	{ 0xB1100D40, 0x00000000 },
	{ 0xB1100154, 0x00000000 },
	{ 0xB1100554, 0x00000000 },
	{ 0xB1100954, 0x00000000 },
	{ 0xB1100D54, 0x00000000 },
	{ 0xB1100144, 0x00000000 },
	{ 0xB1100544, 0x00000000 },
	{ 0xB1100944, 0x00000000 },
	{ 0xB1100D44, 0x00000000 },
	{ 0xB1100230, 0x00000000 },
	{ 0xB1100A30, 0x00000000 },
	{ 0xB1000230, 0x00000000 },
	{ 0xB110014C, 0x00000000 },
	{ 0xB110054C, 0x00000000 },
	{ 0xB110094C, 0x00000000 },
	{ 0xB1100D4C, 0x00000000 },
	{ 0xB0000FD8, 0xFFFFFFFF },
	{ 0xB1202080, 0x00100003 }
};
/** @} */

/*!
 * @name 運用中RXANTCAL end
 * @note 運用中RXANTCAL end
 * @{
 */
const T_DPDA_INIT_REG_SET_TBL  f_dpdar_rxantcal_ope_regend[D_DPDA_RXANTCAL_OPE_END_NUM] =
{
	{	0xB1100140,	0x00000000	},
	{	0xB100014C,	0x00000000	},
	{	0xB1100230,	0x00000000	},
	{	0xB1000230,	0x00000000	},
	{	0xB1000410,	0x00000000	},
	{	0xB100023C,	0x00000000	},
	{	0xB1100154,	0x00000000	},
	{	0xB0000FD8,	0x00000000	},
	{   0xB1202080, 0x00100003  }
};
/** @} */

/*!
 * @name 運用中TXANTCAL path
 * @note 運用中TXANTCAL path
 * @{
 */
const T_DPDA_ANTCAL_PATHSET_TBL f_dpdar_txantcal_ope_regpath[D_DPDA_TXANTCAL_OPE_PATH_NUM] =
{
	{   0xB1000764,	{	0x00001111,	0x00001114,	0x00001113,	0x00001112	}},
	{	0xB1000760,	{	0x00007337,	0x00007337,	0x00007337,	0x00007337	}},
	{	0xB100076C,	{	0x02102221,	0x02102221,	0x02102221,	0x02102221	}},
	{	0xB1000768,	{	0x03303337,	0x03303337,	0x03303337,	0x03303337	}},
	{	0xB1202800,	{	0x0,	0x1,	0x2,	0x3	}}
};

/*!
 * @name 運用中TXANTCAL path戻し
 * @note 運用中TXANTCAL path戻し
 * @{
 */
const T_DPDA_INIT_REG_SET_TBL  f_dpdar_txantcal_ope_regpath_ret[D_DPDA_TXANTCAL_OPE_PATH_RET_NUM] =
{
	{	0xB1000764,	0x00001200	},
	{	0xB1000760,	0x00007300	},
	{	0xB100076C,	0x01202221	},
	{	0xB1000768,	0x03303337	},
	{	0xB1202800,	0x0000000F	}
};

/*!
 * @name 運用中RXANTCAL path
 * @note 運用中RXANTCAL path
 * @{
 */
const T_DPDA_ANTCAL_PATHSET_TBL f_dpdar_rxantcal_ope_regpath[D_DPDA_RXANTCAL_OPE_PATH_NUM] =
{
	{   0xB1000764,	{	0x00001121,	0x00001124,	0x00001123,	0x00001122	}},
	{	0xB1000760,	{	0x00007337,	0x00007337,	0x00007337,	0x00007337	}},
	{	0xB100076C,	{	0x02102221,	0x02102221,	0x02102221,	0x02102221	}},
	{	0xB1000768,	{	0x03303330,	0x03303330,	0x03303330,	0x03303330	}},
	{	0xB1202800,	{	0x0,	0x1,	0x2,	0x3	}}
};

/*!
 * @name 運用中RXANTCAL path戻し
 * @note 運用中RXANTCAL path戻し
 * @{
 */
const T_DPDA_INIT_REG_SET_TBL  f_dpdar_rxantcal_ope_regpath_ret[D_DPDA_RXANTCAL_OPE_PATH_RET_NUM] =
{
	{	0xB1000764,	0x00001200	},
	{	0xB1000760,	0x00007300	},
	{	0xB100076C,	0x01202221	},
	{	0xB1000768,	0x03303337	},
	{	0xB1202800,	0x0000000F	}
};
/*!
 * @name CAL関連 偏波面情報
 * @note CAL関連 偏波面情報
 * @{
 */
const T_DPDA_CAL_POLARIZATION_INFO	f_dpdar_polarizationInf[D_RRH_POLARIZATION_NUM] =
{
	{ D_RRH_ANT_UNIT_MAX, { D_RRH_ANT_A, D_RRH_ANT_C }},
	{ D_RRH_ANT_UNIT_MAX, { D_RRH_ANT_B, D_RRH_ANT_D }}
};
