<?xml version="1.0" encoding="UTF-8"?>
<!-- Product Version: Vivado v2023.1 (64-bit)                                     -->
<!--                                                                              -->
<!-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.                        -->
<!-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.        -->

<hwsession version="1" minor="2">
  <device name="xck26_0" gui_info="dashboard1=hw_ila_1[xck26_0/hw_ila_1/Settings=ILA_SETTINGS_1;xck26_0/hw_ila_1/Status=ILA_STATUS_1;xck26_0/hw_ila_1/Trigger Setup=ILA_TRIGGER_1;xck26_0/hw_ila_1/Waveform=ILA_WAVE_1;],dashboard2=hw_ila_2[xck26_0/hw_ila_2/Status=ILA_STATUS_1;xck26_0/hw_ila_2/Capture Setup=ILA_CAPTURE_1;xck26_0/hw_ila_2/Settings=ILA_SETTINGS_1;xck26_0/hw_ila_2/Trigger Setup=ILA_TRIGGER_1;xck26_0/hw_ila_2/Waveform=ILA_WAVE_1;]"/>
  <ObjectList object_type="hw_device" gui_info="">
    <Object name="xck26_0" gui_info="">
      <Properties Property="FULL_PROBES.FILE" value="$_project_name_.runs/impl_1/cable_delay_tester_wrapper.ltx"/>
      <Properties Property="PROBES.FILE" value="$_project_name_.runs/impl_1/cable_delay_tester_wrapper.ltx"/>
      <Properties Property="PROGRAM.HW_BITSTREAM" value="$_project_name_.runs/impl_1/cable_delay_tester_wrapper.bit"/>
      <Properties Property="SLR.COUNT" value="1"/>
    </Object>
  </ObjectList>
  <ObjectList object_type="hw_ila" gui_info="">
    <Object name="cable_delay_tester_i/ila_rhd" gui_info="">
      <Properties Property="CONTROL.TRIGGER_CONDITION" value="AND"/>
      <Properties Property="CORE_REFRESH_RATE_MS" value="500"/>
    </Object>
    <Object name="cable_delay_tester_i/ila_rhs" gui_info="">
      <Properties Property="CONTROL.TRIGGER_CONDITION" value="AND"/>
      <Properties Property="CONTROL.TRIGGER_POSITION" value="0"/>
      <Properties Property="CORE_REFRESH_RATE_MS" value="500"/>
    </Object>
    <Object name="jtag_axi_test_i/ila_0" gui_info="">
      <Properties Property="CONTROL.TRIGGER_CONDITION" value="AND"/>
      <Properties Property="CORE_REFRESH_RATE_MS" value="500"/>
    </Object>
  </ObjectList>
  <ObjectList object_type="hw_probe" gui_info="">
    <Object name="cable_delay_tester_i/clk_wiz_0_clk_39M" gui_info=""/>
    <Object name="cable_delay_tester_i/rhs_spi_master_0_done" gui_info=""/>
    <Object name="cable_delay_tester_i/seeg_top_0_reg0_debug[31:0]" gui_info="Trigger Setup=0"/>
    <Object name="jtag_axi_test_i/seeg_top_0_reg0_debug[31:0]" gui_info=""/>
  </ObjectList>
  <probeset name="hw project" active="false">
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe7[0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="cable_delay_tester_i/MISO_1"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_2"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe2[0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="cable_delay_tester_i/MISO_RHS_1"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe9[0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="cable_delay_tester_i/clk_wiz_0_clk_18M"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_2"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe8[0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="cable_delay_tester_i/clk_wiz_0_clk_39M"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_2"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe9[0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="cable_delay_tester_i/proc_sys_reset_0_peripheral_aresetn"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe8[0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="cable_delay_tester_i/proc_sys_reset_0_peripheral_aresetn_1"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe5[0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="cable_delay_tester_i/rhd_spi_master_0_CS"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe6[0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="cable_delay_tester_i/rhd_spi_master_0_MOSI"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe4[0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="cable_delay_tester_i/rhd_spi_master_0_SCLK"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq16&apos;hXXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq16&apos;hXXXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe0[15:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq16&apos;hXXXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="cable_delay_tester_i/rhd_spi_master_0_a_data_out[15]"/>
        <net name="cable_delay_tester_i/rhd_spi_master_0_a_data_out[14]"/>
        <net name="cable_delay_tester_i/rhd_spi_master_0_a_data_out[13]"/>
        <net name="cable_delay_tester_i/rhd_spi_master_0_a_data_out[12]"/>
        <net name="cable_delay_tester_i/rhd_spi_master_0_a_data_out[11]"/>
        <net name="cable_delay_tester_i/rhd_spi_master_0_a_data_out[10]"/>
        <net name="cable_delay_tester_i/rhd_spi_master_0_a_data_out[9]"/>
        <net name="cable_delay_tester_i/rhd_spi_master_0_a_data_out[8]"/>
        <net name="cable_delay_tester_i/rhd_spi_master_0_a_data_out[7]"/>
        <net name="cable_delay_tester_i/rhd_spi_master_0_a_data_out[6]"/>
        <net name="cable_delay_tester_i/rhd_spi_master_0_a_data_out[5]"/>
        <net name="cable_delay_tester_i/rhd_spi_master_0_a_data_out[4]"/>
        <net name="cable_delay_tester_i/rhd_spi_master_0_a_data_out[3]"/>
        <net name="cable_delay_tester_i/rhd_spi_master_0_a_data_out[2]"/>
        <net name="cable_delay_tester_i/rhd_spi_master_0_a_data_out[1]"/>
        <net name="cable_delay_tester_i/rhd_spi_master_0_a_data_out[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq16&apos;hXXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq16&apos;hXXXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe1[15:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq16&apos;hXXXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="cable_delay_tester_i/rhd_spi_master_0_b_data_out[15]"/>
        <net name="cable_delay_tester_i/rhd_spi_master_0_b_data_out[14]"/>
        <net name="cable_delay_tester_i/rhd_spi_master_0_b_data_out[13]"/>
        <net name="cable_delay_tester_i/rhd_spi_master_0_b_data_out[12]"/>
        <net name="cable_delay_tester_i/rhd_spi_master_0_b_data_out[11]"/>
        <net name="cable_delay_tester_i/rhd_spi_master_0_b_data_out[10]"/>
        <net name="cable_delay_tester_i/rhd_spi_master_0_b_data_out[9]"/>
        <net name="cable_delay_tester_i/rhd_spi_master_0_b_data_out[8]"/>
        <net name="cable_delay_tester_i/rhd_spi_master_0_b_data_out[7]"/>
        <net name="cable_delay_tester_i/rhd_spi_master_0_b_data_out[6]"/>
        <net name="cable_delay_tester_i/rhd_spi_master_0_b_data_out[5]"/>
        <net name="cable_delay_tester_i/rhd_spi_master_0_b_data_out[4]"/>
        <net name="cable_delay_tester_i/rhd_spi_master_0_b_data_out[3]"/>
        <net name="cable_delay_tester_i/rhd_spi_master_0_b_data_out[2]"/>
        <net name="cable_delay_tester_i/rhd_spi_master_0_b_data_out[1]"/>
        <net name="cable_delay_tester_i/rhd_spi_master_0_b_data_out[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe3[0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="cable_delay_tester_i/rhd_spi_master_0_busy"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe2[0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="cable_delay_tester_i/rhd_spi_master_0_done"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_2"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe4[0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="cable_delay_tester_i/rhs_spi_master_0_CS"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_2"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe3[0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="cable_delay_tester_i/rhs_spi_master_0_MOSI"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_2"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe5[0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="cable_delay_tester_i/rhs_spi_master_0_SCLK"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_2"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe6[0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="cable_delay_tester_i/rhs_spi_master_0_busy"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_2"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe1[31:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="cable_delay_tester_i/rhs_spi_master_0_data_out[31]"/>
        <net name="cable_delay_tester_i/rhs_spi_master_0_data_out[30]"/>
        <net name="cable_delay_tester_i/rhs_spi_master_0_data_out[29]"/>
        <net name="cable_delay_tester_i/rhs_spi_master_0_data_out[28]"/>
        <net name="cable_delay_tester_i/rhs_spi_master_0_data_out[27]"/>
        <net name="cable_delay_tester_i/rhs_spi_master_0_data_out[26]"/>
        <net name="cable_delay_tester_i/rhs_spi_master_0_data_out[25]"/>
        <net name="cable_delay_tester_i/rhs_spi_master_0_data_out[24]"/>
        <net name="cable_delay_tester_i/rhs_spi_master_0_data_out[23]"/>
        <net name="cable_delay_tester_i/rhs_spi_master_0_data_out[22]"/>
        <net name="cable_delay_tester_i/rhs_spi_master_0_data_out[21]"/>
        <net name="cable_delay_tester_i/rhs_spi_master_0_data_out[20]"/>
        <net name="cable_delay_tester_i/rhs_spi_master_0_data_out[19]"/>
        <net name="cable_delay_tester_i/rhs_spi_master_0_data_out[18]"/>
        <net name="cable_delay_tester_i/rhs_spi_master_0_data_out[17]"/>
        <net name="cable_delay_tester_i/rhs_spi_master_0_data_out[16]"/>
        <net name="cable_delay_tester_i/rhs_spi_master_0_data_out[15]"/>
        <net name="cable_delay_tester_i/rhs_spi_master_0_data_out[14]"/>
        <net name="cable_delay_tester_i/rhs_spi_master_0_data_out[13]"/>
        <net name="cable_delay_tester_i/rhs_spi_master_0_data_out[12]"/>
        <net name="cable_delay_tester_i/rhs_spi_master_0_data_out[11]"/>
        <net name="cable_delay_tester_i/rhs_spi_master_0_data_out[10]"/>
        <net name="cable_delay_tester_i/rhs_spi_master_0_data_out[9]"/>
        <net name="cable_delay_tester_i/rhs_spi_master_0_data_out[8]"/>
        <net name="cable_delay_tester_i/rhs_spi_master_0_data_out[7]"/>
        <net name="cable_delay_tester_i/rhs_spi_master_0_data_out[6]"/>
        <net name="cable_delay_tester_i/rhs_spi_master_0_data_out[5]"/>
        <net name="cable_delay_tester_i/rhs_spi_master_0_data_out[4]"/>
        <net name="cable_delay_tester_i/rhs_spi_master_0_data_out[3]"/>
        <net name="cable_delay_tester_i/rhs_spi_master_0_data_out[2]"/>
        <net name="cable_delay_tester_i/rhs_spi_master_0_data_out[1]"/>
        <net name="cable_delay_tester_i/rhs_spi_master_0_data_out[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_2"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe7[0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="cable_delay_tester_i/rhs_spi_master_0_done"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="COMPARE_VALUE.0" value="neq32&apos;h8765_4321"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_2"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe10[31:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="neq32&apos;h8765_4321"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="cable_delay_tester_i/seeg_top_0_reg0_debug[31]"/>
        <net name="cable_delay_tester_i/seeg_top_0_reg0_debug[30]"/>
        <net name="cable_delay_tester_i/seeg_top_0_reg0_debug[29]"/>
        <net name="cable_delay_tester_i/seeg_top_0_reg0_debug[28]"/>
        <net name="cable_delay_tester_i/seeg_top_0_reg0_debug[27]"/>
        <net name="cable_delay_tester_i/seeg_top_0_reg0_debug[26]"/>
        <net name="cable_delay_tester_i/seeg_top_0_reg0_debug[25]"/>
        <net name="cable_delay_tester_i/seeg_top_0_reg0_debug[24]"/>
        <net name="cable_delay_tester_i/seeg_top_0_reg0_debug[23]"/>
        <net name="cable_delay_tester_i/seeg_top_0_reg0_debug[22]"/>
        <net name="cable_delay_tester_i/seeg_top_0_reg0_debug[21]"/>
        <net name="cable_delay_tester_i/seeg_top_0_reg0_debug[20]"/>
        <net name="cable_delay_tester_i/seeg_top_0_reg0_debug[19]"/>
        <net name="cable_delay_tester_i/seeg_top_0_reg0_debug[18]"/>
        <net name="cable_delay_tester_i/seeg_top_0_reg0_debug[17]"/>
        <net name="cable_delay_tester_i/seeg_top_0_reg0_debug[16]"/>
        <net name="cable_delay_tester_i/seeg_top_0_reg0_debug[15]"/>
        <net name="cable_delay_tester_i/seeg_top_0_reg0_debug[14]"/>
        <net name="cable_delay_tester_i/seeg_top_0_reg0_debug[13]"/>
        <net name="cable_delay_tester_i/seeg_top_0_reg0_debug[12]"/>
        <net name="cable_delay_tester_i/seeg_top_0_reg0_debug[11]"/>
        <net name="cable_delay_tester_i/seeg_top_0_reg0_debug[10]"/>
        <net name="cable_delay_tester_i/seeg_top_0_reg0_debug[9]"/>
        <net name="cable_delay_tester_i/seeg_top_0_reg0_debug[8]"/>
        <net name="cable_delay_tester_i/seeg_top_0_reg0_debug[7]"/>
        <net name="cable_delay_tester_i/seeg_top_0_reg0_debug[6]"/>
        <net name="cable_delay_tester_i/seeg_top_0_reg0_debug[5]"/>
        <net name="cable_delay_tester_i/seeg_top_0_reg0_debug[4]"/>
        <net name="cable_delay_tester_i/seeg_top_0_reg0_debug[3]"/>
        <net name="cable_delay_tester_i/seeg_top_0_reg0_debug[2]"/>
        <net name="cable_delay_tester_i/seeg_top_0_reg0_debug[1]"/>
        <net name="cable_delay_tester_i/seeg_top_0_reg0_debug[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq16&apos;hXXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq16&apos;hXXXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe10[15:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq16&apos;hXXXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="cable_delay_tester_i/xlconstant_1_dout[15]"/>
        <net name="cable_delay_tester_i/xlconstant_1_dout[14]"/>
        <net name="cable_delay_tester_i/xlconstant_1_dout[13]"/>
        <net name="cable_delay_tester_i/xlconstant_1_dout[12]"/>
        <net name="cable_delay_tester_i/xlconstant_1_dout[11]"/>
        <net name="cable_delay_tester_i/xlconstant_1_dout[10]"/>
        <net name="cable_delay_tester_i/xlconstant_1_dout[9]"/>
        <net name="cable_delay_tester_i/xlconstant_1_dout[8]"/>
        <net name="cable_delay_tester_i/xlconstant_1_dout[7]"/>
        <net name="cable_delay_tester_i/xlconstant_1_dout[6]"/>
        <net name="cable_delay_tester_i/xlconstant_1_dout[5]"/>
        <net name="cable_delay_tester_i/xlconstant_1_dout[4]"/>
        <net name="cable_delay_tester_i/xlconstant_1_dout[3]"/>
        <net name="cable_delay_tester_i/xlconstant_1_dout[2]"/>
        <net name="cable_delay_tester_i/xlconstant_1_dout[1]"/>
        <net name="cable_delay_tester_i/xlconstant_1_dout[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_2"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe0[31:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="cable_delay_tester_i/xlconstant_3_dout[31]"/>
        <net name="cable_delay_tester_i/xlconstant_3_dout[30]"/>
        <net name="cable_delay_tester_i/xlconstant_3_dout[29]"/>
        <net name="cable_delay_tester_i/xlconstant_3_dout[28]"/>
        <net name="cable_delay_tester_i/xlconstant_3_dout[27]"/>
        <net name="cable_delay_tester_i/xlconstant_3_dout[26]"/>
        <net name="cable_delay_tester_i/xlconstant_3_dout[25]"/>
        <net name="cable_delay_tester_i/xlconstant_3_dout[24]"/>
        <net name="cable_delay_tester_i/xlconstant_3_dout[23]"/>
        <net name="cable_delay_tester_i/xlconstant_3_dout[22]"/>
        <net name="cable_delay_tester_i/xlconstant_3_dout[21]"/>
        <net name="cable_delay_tester_i/xlconstant_3_dout[20]"/>
        <net name="cable_delay_tester_i/xlconstant_3_dout[19]"/>
        <net name="cable_delay_tester_i/xlconstant_3_dout[18]"/>
        <net name="cable_delay_tester_i/xlconstant_3_dout[17]"/>
        <net name="cable_delay_tester_i/xlconstant_3_dout[16]"/>
        <net name="cable_delay_tester_i/xlconstant_3_dout[15]"/>
        <net name="cable_delay_tester_i/xlconstant_3_dout[14]"/>
        <net name="cable_delay_tester_i/xlconstant_3_dout[13]"/>
        <net name="cable_delay_tester_i/xlconstant_3_dout[12]"/>
        <net name="cable_delay_tester_i/xlconstant_3_dout[11]"/>
        <net name="cable_delay_tester_i/xlconstant_3_dout[10]"/>
        <net name="cable_delay_tester_i/xlconstant_3_dout[9]"/>
        <net name="cable_delay_tester_i/xlconstant_3_dout[8]"/>
        <net name="cable_delay_tester_i/xlconstant_3_dout[7]"/>
        <net name="cable_delay_tester_i/xlconstant_3_dout[6]"/>
        <net name="cable_delay_tester_i/xlconstant_3_dout[5]"/>
        <net name="cable_delay_tester_i/xlconstant_3_dout[4]"/>
        <net name="cable_delay_tester_i/xlconstant_3_dout[3]"/>
        <net name="cable_delay_tester_i/xlconstant_3_dout[2]"/>
        <net name="cable_delay_tester_i/xlconstant_3_dout[1]"/>
        <net name="cable_delay_tester_i/xlconstant_3_dout[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe0[31:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="jtag_axi_test_i/seeg_top_0_reg0_debug[31]"/>
        <net name="jtag_axi_test_i/seeg_top_0_reg0_debug[30]"/>
        <net name="jtag_axi_test_i/seeg_top_0_reg0_debug[29]"/>
        <net name="jtag_axi_test_i/seeg_top_0_reg0_debug[28]"/>
        <net name="jtag_axi_test_i/seeg_top_0_reg0_debug[27]"/>
        <net name="jtag_axi_test_i/seeg_top_0_reg0_debug[26]"/>
        <net name="jtag_axi_test_i/seeg_top_0_reg0_debug[25]"/>
        <net name="jtag_axi_test_i/seeg_top_0_reg0_debug[24]"/>
        <net name="jtag_axi_test_i/seeg_top_0_reg0_debug[23]"/>
        <net name="jtag_axi_test_i/seeg_top_0_reg0_debug[22]"/>
        <net name="jtag_axi_test_i/seeg_top_0_reg0_debug[21]"/>
        <net name="jtag_axi_test_i/seeg_top_0_reg0_debug[20]"/>
        <net name="jtag_axi_test_i/seeg_top_0_reg0_debug[19]"/>
        <net name="jtag_axi_test_i/seeg_top_0_reg0_debug[18]"/>
        <net name="jtag_axi_test_i/seeg_top_0_reg0_debug[17]"/>
        <net name="jtag_axi_test_i/seeg_top_0_reg0_debug[16]"/>
        <net name="jtag_axi_test_i/seeg_top_0_reg0_debug[15]"/>
        <net name="jtag_axi_test_i/seeg_top_0_reg0_debug[14]"/>
        <net name="jtag_axi_test_i/seeg_top_0_reg0_debug[13]"/>
        <net name="jtag_axi_test_i/seeg_top_0_reg0_debug[12]"/>
        <net name="jtag_axi_test_i/seeg_top_0_reg0_debug[11]"/>
        <net name="jtag_axi_test_i/seeg_top_0_reg0_debug[10]"/>
        <net name="jtag_axi_test_i/seeg_top_0_reg0_debug[9]"/>
        <net name="jtag_axi_test_i/seeg_top_0_reg0_debug[8]"/>
        <net name="jtag_axi_test_i/seeg_top_0_reg0_debug[7]"/>
        <net name="jtag_axi_test_i/seeg_top_0_reg0_debug[6]"/>
        <net name="jtag_axi_test_i/seeg_top_0_reg0_debug[5]"/>
        <net name="jtag_axi_test_i/seeg_top_0_reg0_debug[4]"/>
        <net name="jtag_axi_test_i/seeg_top_0_reg0_debug[3]"/>
        <net name="jtag_axi_test_i/seeg_top_0_reg0_debug[2]"/>
        <net name="jtag_axi_test_i/seeg_top_0_reg0_debug[1]"/>
        <net name="jtag_axi_test_i/seeg_top_0_reg0_debug[0]"/>
      </nets>
    </probe>
  </probeset>
</hwsession>
