+define+FUNCTIONAL=1
+define+USE_POWER_PINS=1
+define+UNIT_DELAY=#1
/pdks/sky130A/libs.ref/sky130_fd_sc_hd/verilog/primitives.v 
/pdks/sky130A/libs.ref/sky130_fd_sc_hd/verilog/sky130_fd_sc_hd.v


../verilog/gl/DFFRAM_4K.v
../verilog/gl/el2_n5_soc_wrapper.v

../verilog/rtl/AHB_sys_0/AHBlite_sys_0.v 
../verilog/rtl/AHB_sys_0/AHBlite_bus0.v
../verilog/rtl/AHB_sys_0/AHBlite_GPIO.v
../verilog/rtl/AHB_sys_0/AHBlite_db_reg.v
../verilog/rtl/AHB_sys_0/AHBlite_64bit_bridge.v


#-y ../verilog/rtl/AHB_sys_0/APB_sys_0/
../verilog/rtl/AHB_sys_0/APB_sys_0/APB_WDT32.v
../verilog/rtl/AHB_sys_0/APB_sys_0/APB_TIMER32.v
../verilog/rtl/AHB_sys_0/APB_sys_0/APB_PWM32.v
../verilog/rtl/AHB_sys_0/APB_sys_0/AHB_2_APB.v
../verilog/rtl/AHB_sys_0/APB_sys_0/APB_bus0.v
../verilog/rtl/AHB_sys_0/APB_sys_0/APB_sys_0.v

#-y ../verilog/rtl/IPs
../verilog/rtl/IPs/TIMER32.v
../verilog/rtl/IPs/PWM32.v
../verilog/rtl/IPs/WDT32.v
../verilog/rtl/IPs/spi_master.v
../verilog/rtl/IPs/i2c_master.v
../verilog/rtl/IPs/GPIO.v
../verilog/rtl/IPs/APB_UART.v
../verilog/rtl/IPs/APB_SPI.v
../verilog/rtl/IPs/APB_I2C.v
+define+NO_HC_CACHE=1
../verilog/rtl/IPs/DMC_32x16.v
../verilog/rtl/IPs/QSPI_XIP_CTRL.v
../verilog/rtl/IPs/AHBSRAM.v
../verilog/rtl/IPs/DFFRAMBB.v
../verilog/rtl/IPs/RAM_1024x64.v
#../verilog/rtl/IPs/RAM_3Kx32.v
../verilog/rtl/acc/AHB_SPM.v

../verilog/rtl/soc_core.v

+define+GL=1
EL2_SoC_TB.v
sst26wf080b.v
23LC512.v 
