--------------------------------------------------------------------------------
Release 13.2 Trace  (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

C:\Xilinx\13.2\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml main.twx main.ncd -o main.twr main.pcf -ucf main.ucf

Design file:              main.ncd
Physical constraint file: main.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.19 2011-06-20)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;

 355 paths analyzed, 35 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.555ns.
--------------------------------------------------------------------------------

Paths for end point U2/clk_out (SLICE_X23Y29.SR), 13 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.445ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U2/COUNT1_14 (FF)
  Destination:          U2/clk_out (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.509ns (Levels of Logic = 2)
  Clock Path Skew:      -0.011ns (0.153 - 0.164)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U2/COUNT1_14 to U2/clk_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y31.DQ      Tcko                  0.391   U2/COUNT1<14>
                                                       U2/COUNT1_14
    SLICE_X22Y22.C3      net (fanout=3)        0.935   U2/COUNT1<14>
    SLICE_X22Y22.C       Tilo                  0.204   U2/COUNT1[15]_GND_5_o_LessThan_2_o2
                                                       U2/COUNT1[15]_GND_5_o_LessThan_2_o21
    SLICE_X23Y29.A4      net (fanout=1)        0.843   U2/COUNT1[15]_GND_5_o_LessThan_2_o2
    SLICE_X23Y29.A       Tilo                  0.259   U2/clk_out
                                                       U2/COUNT1[15]_GND_5_o_LessThan_2_o24
    SLICE_X23Y29.SR      net (fanout=2)        0.475   U2/COUNT1[15]_GND_5_o_LessThan_2_o
    SLICE_X23Y29.CLK     Tsrck                 0.402   U2/clk_out
                                                       U2/clk_out
    -------------------------------------------------  ---------------------------
    Total                                      3.509ns (1.256ns logic, 2.253ns route)
                                                       (35.8% logic, 64.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.633ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U2/COUNT1_13 (FF)
  Destination:          U2/clk_out (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.321ns (Levels of Logic = 2)
  Clock Path Skew:      -0.011ns (0.153 - 0.164)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U2/COUNT1_13 to U2/clk_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y31.CQ      Tcko                  0.391   U2/COUNT1<14>
                                                       U2/COUNT1_13
    SLICE_X22Y22.C6      net (fanout=3)        0.747   U2/COUNT1<13>
    SLICE_X22Y22.C       Tilo                  0.204   U2/COUNT1[15]_GND_5_o_LessThan_2_o2
                                                       U2/COUNT1[15]_GND_5_o_LessThan_2_o21
    SLICE_X23Y29.A4      net (fanout=1)        0.843   U2/COUNT1[15]_GND_5_o_LessThan_2_o2
    SLICE_X23Y29.A       Tilo                  0.259   U2/clk_out
                                                       U2/COUNT1[15]_GND_5_o_LessThan_2_o24
    SLICE_X23Y29.SR      net (fanout=2)        0.475   U2/COUNT1[15]_GND_5_o_LessThan_2_o
    SLICE_X23Y29.CLK     Tsrck                 0.402   U2/clk_out
                                                       U2/clk_out
    -------------------------------------------------  ---------------------------
    Total                                      3.321ns (1.256ns logic, 2.065ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.901ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U2/COUNT1_15 (FF)
  Destination:          U2/clk_out (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.059ns (Levels of Logic = 2)
  Clock Path Skew:      -0.005ns (0.253 - 0.258)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U2/COUNT1_15 to U2/clk_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y22.BMUX    Tshcko                0.488   U2/COUNT1[15]_GND_5_o_LessThan_2_o2
                                                       U2/COUNT1_15
    SLICE_X22Y22.C5      net (fanout=3)        0.388   U2/COUNT1<15>
    SLICE_X22Y22.C       Tilo                  0.204   U2/COUNT1[15]_GND_5_o_LessThan_2_o2
                                                       U2/COUNT1[15]_GND_5_o_LessThan_2_o21
    SLICE_X23Y29.A4      net (fanout=1)        0.843   U2/COUNT1[15]_GND_5_o_LessThan_2_o2
    SLICE_X23Y29.A       Tilo                  0.259   U2/clk_out
                                                       U2/COUNT1[15]_GND_5_o_LessThan_2_o24
    SLICE_X23Y29.SR      net (fanout=2)        0.475   U2/COUNT1[15]_GND_5_o_LessThan_2_o
    SLICE_X23Y29.CLK     Tsrck                 0.402   U2/clk_out
                                                       U2/clk_out
    -------------------------------------------------  ---------------------------
    Total                                      3.059ns (1.353ns logic, 1.706ns route)
                                                       (44.2% logic, 55.8% route)

--------------------------------------------------------------------------------

Paths for end point U2/COUNT1_13 (SLICE_X23Y31.C4), 12 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.503ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U2/COUNT1_5 (FF)
  Destination:          U2/COUNT1_13 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.456ns (Levels of Logic = 4)
  Clock Path Skew:      -0.006ns (0.255 - 0.261)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U2/COUNT1_5 to U2/COUNT1_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y29.CQ      Tcko                  0.391   U2/COUNT1<6>
                                                       U2/COUNT1_5
    SLICE_X21Y30.B4      net (fanout=3)        0.494   U2/COUNT1<5>
    SLICE_X21Y30.B       Tilo                  0.259   U2/COUNT1[15]_GND_5_o_LessThan_2_o3
                                                       U2/COUNT1[15]_GND_5_o_LessThan_2_o31
    SLICE_X21Y30.A5      net (fanout=1)        0.187   U2/COUNT1[15]_GND_5_o_LessThan_2_o3
    SLICE_X21Y30.A       Tilo                  0.259   U2/COUNT1[15]_GND_5_o_LessThan_2_o3
                                                       U2/n0006_inv1
    SLICE_X23Y28.B5      net (fanout=1)        0.566   U2/n0006_inv1
    SLICE_X23Y28.B       Tilo                  0.259   U2/COUNT1<2>
                                                       U2/n0006_inv2
    SLICE_X23Y31.C4      net (fanout=16)       0.719   U2/n0006_inv
    SLICE_X23Y31.CLK     Tas                   0.322   U2/COUNT1<14>
                                                       U2/COUNT1_13_rstpot
                                                       U2/COUNT1_13
    -------------------------------------------------  ---------------------------
    Total                                      3.456ns (1.490ns logic, 1.966ns route)
                                                       (43.1% logic, 56.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.531ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U2/COUNT1_6 (FF)
  Destination:          U2/COUNT1_13 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.428ns (Levels of Logic = 4)
  Clock Path Skew:      -0.006ns (0.255 - 0.261)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U2/COUNT1_6 to U2/COUNT1_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y29.DQ      Tcko                  0.391   U2/COUNT1<6>
                                                       U2/COUNT1_6
    SLICE_X21Y30.B3      net (fanout=3)        0.466   U2/COUNT1<6>
    SLICE_X21Y30.B       Tilo                  0.259   U2/COUNT1[15]_GND_5_o_LessThan_2_o3
                                                       U2/COUNT1[15]_GND_5_o_LessThan_2_o31
    SLICE_X21Y30.A5      net (fanout=1)        0.187   U2/COUNT1[15]_GND_5_o_LessThan_2_o3
    SLICE_X21Y30.A       Tilo                  0.259   U2/COUNT1[15]_GND_5_o_LessThan_2_o3
                                                       U2/n0006_inv1
    SLICE_X23Y28.B5      net (fanout=1)        0.566   U2/n0006_inv1
    SLICE_X23Y28.B       Tilo                  0.259   U2/COUNT1<2>
                                                       U2/n0006_inv2
    SLICE_X23Y31.C4      net (fanout=16)       0.719   U2/n0006_inv
    SLICE_X23Y31.CLK     Tas                   0.322   U2/COUNT1<14>
                                                       U2/COUNT1_13_rstpot
                                                       U2/COUNT1_13
    -------------------------------------------------  ---------------------------
    Total                                      3.428ns (1.490ns logic, 1.938ns route)
                                                       (43.5% logic, 56.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.639ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U2/COUNT1_4 (FF)
  Destination:          U2/COUNT1_13 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.320ns (Levels of Logic = 4)
  Clock Path Skew:      -0.006ns (0.255 - 0.261)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U2/COUNT1_4 to U2/COUNT1_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y29.BQ      Tcko                  0.391   U2/COUNT1<6>
                                                       U2/COUNT1_4
    SLICE_X21Y30.B5      net (fanout=3)        0.358   U2/COUNT1<4>
    SLICE_X21Y30.B       Tilo                  0.259   U2/COUNT1[15]_GND_5_o_LessThan_2_o3
                                                       U2/COUNT1[15]_GND_5_o_LessThan_2_o31
    SLICE_X21Y30.A5      net (fanout=1)        0.187   U2/COUNT1[15]_GND_5_o_LessThan_2_o3
    SLICE_X21Y30.A       Tilo                  0.259   U2/COUNT1[15]_GND_5_o_LessThan_2_o3
                                                       U2/n0006_inv1
    SLICE_X23Y28.B5      net (fanout=1)        0.566   U2/n0006_inv1
    SLICE_X23Y28.B       Tilo                  0.259   U2/COUNT1<2>
                                                       U2/n0006_inv2
    SLICE_X23Y31.C4      net (fanout=16)       0.719   U2/n0006_inv
    SLICE_X23Y31.CLK     Tas                   0.322   U2/COUNT1<14>
                                                       U2/COUNT1_13_rstpot
                                                       U2/COUNT1_13
    -------------------------------------------------  ---------------------------
    Total                                      3.320ns (1.490ns logic, 1.830ns route)
                                                       (44.9% logic, 55.1% route)

--------------------------------------------------------------------------------

Paths for end point U2/COUNT1_14 (SLICE_X23Y31.D4), 12 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.563ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U2/COUNT1_5 (FF)
  Destination:          U2/COUNT1_14 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.396ns (Levels of Logic = 4)
  Clock Path Skew:      -0.006ns (0.255 - 0.261)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U2/COUNT1_5 to U2/COUNT1_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y29.CQ      Tcko                  0.391   U2/COUNT1<6>
                                                       U2/COUNT1_5
    SLICE_X21Y30.B4      net (fanout=3)        0.494   U2/COUNT1<5>
    SLICE_X21Y30.B       Tilo                  0.259   U2/COUNT1[15]_GND_5_o_LessThan_2_o3
                                                       U2/COUNT1[15]_GND_5_o_LessThan_2_o31
    SLICE_X21Y30.A5      net (fanout=1)        0.187   U2/COUNT1[15]_GND_5_o_LessThan_2_o3
    SLICE_X21Y30.A       Tilo                  0.259   U2/COUNT1[15]_GND_5_o_LessThan_2_o3
                                                       U2/n0006_inv1
    SLICE_X23Y28.B5      net (fanout=1)        0.566   U2/n0006_inv1
    SLICE_X23Y28.B       Tilo                  0.259   U2/COUNT1<2>
                                                       U2/n0006_inv2
    SLICE_X23Y31.D4      net (fanout=16)       0.659   U2/n0006_inv
    SLICE_X23Y31.CLK     Tas                   0.322   U2/COUNT1<14>
                                                       U2/COUNT1_14_rstpot
                                                       U2/COUNT1_14
    -------------------------------------------------  ---------------------------
    Total                                      3.396ns (1.490ns logic, 1.906ns route)
                                                       (43.9% logic, 56.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.591ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U2/COUNT1_6 (FF)
  Destination:          U2/COUNT1_14 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.368ns (Levels of Logic = 4)
  Clock Path Skew:      -0.006ns (0.255 - 0.261)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U2/COUNT1_6 to U2/COUNT1_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y29.DQ      Tcko                  0.391   U2/COUNT1<6>
                                                       U2/COUNT1_6
    SLICE_X21Y30.B3      net (fanout=3)        0.466   U2/COUNT1<6>
    SLICE_X21Y30.B       Tilo                  0.259   U2/COUNT1[15]_GND_5_o_LessThan_2_o3
                                                       U2/COUNT1[15]_GND_5_o_LessThan_2_o31
    SLICE_X21Y30.A5      net (fanout=1)        0.187   U2/COUNT1[15]_GND_5_o_LessThan_2_o3
    SLICE_X21Y30.A       Tilo                  0.259   U2/COUNT1[15]_GND_5_o_LessThan_2_o3
                                                       U2/n0006_inv1
    SLICE_X23Y28.B5      net (fanout=1)        0.566   U2/n0006_inv1
    SLICE_X23Y28.B       Tilo                  0.259   U2/COUNT1<2>
                                                       U2/n0006_inv2
    SLICE_X23Y31.D4      net (fanout=16)       0.659   U2/n0006_inv
    SLICE_X23Y31.CLK     Tas                   0.322   U2/COUNT1<14>
                                                       U2/COUNT1_14_rstpot
                                                       U2/COUNT1_14
    -------------------------------------------------  ---------------------------
    Total                                      3.368ns (1.490ns logic, 1.878ns route)
                                                       (44.2% logic, 55.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.699ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U2/COUNT1_4 (FF)
  Destination:          U2/COUNT1_14 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.260ns (Levels of Logic = 4)
  Clock Path Skew:      -0.006ns (0.255 - 0.261)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U2/COUNT1_4 to U2/COUNT1_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y29.BQ      Tcko                  0.391   U2/COUNT1<6>
                                                       U2/COUNT1_4
    SLICE_X21Y30.B5      net (fanout=3)        0.358   U2/COUNT1<4>
    SLICE_X21Y30.B       Tilo                  0.259   U2/COUNT1[15]_GND_5_o_LessThan_2_o3
                                                       U2/COUNT1[15]_GND_5_o_LessThan_2_o31
    SLICE_X21Y30.A5      net (fanout=1)        0.187   U2/COUNT1[15]_GND_5_o_LessThan_2_o3
    SLICE_X21Y30.A       Tilo                  0.259   U2/COUNT1[15]_GND_5_o_LessThan_2_o3
                                                       U2/n0006_inv1
    SLICE_X23Y28.B5      net (fanout=1)        0.566   U2/n0006_inv1
    SLICE_X23Y28.B       Tilo                  0.259   U2/COUNT1<2>
                                                       U2/n0006_inv2
    SLICE_X23Y31.D4      net (fanout=16)       0.659   U2/n0006_inv
    SLICE_X23Y31.CLK     Tas                   0.322   U2/COUNT1<14>
                                                       U2/COUNT1_14_rstpot
                                                       U2/COUNT1_14
    -------------------------------------------------  ---------------------------
    Total                                      3.260ns (1.490ns logic, 1.770ns route)
                                                       (45.7% logic, 54.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point U2/clk_out (SLICE_X23Y29.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.488ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U2/clk_out (FF)
  Destination:          U2/clk_out (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.488ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U2/clk_out to U2/clk_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y29.BQ      Tcko                  0.198   U2/clk_out
                                                       U2/clk_out
    SLICE_X23Y29.B5      net (fanout=2)        0.075   U2/clk_out
    SLICE_X23Y29.CLK     Tah         (-Th)    -0.215   U2/clk_out
                                                       U2/clk_out_glue_set
                                                       U2/clk_out
    -------------------------------------------------  ---------------------------
    Total                                      0.488ns (0.413ns logic, 0.075ns route)
                                                       (84.6% logic, 15.4% route)

--------------------------------------------------------------------------------

Paths for end point U2/clk_out (SLICE_X23Y29.SR), 13 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.659ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U2/COUNT1_11 (FF)
  Destination:          U2/clk_out (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.659ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U2/COUNT1_11 to U2/clk_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y31.AQ      Tcko                  0.198   U2/COUNT1<14>
                                                       U2/COUNT1_11
    SLICE_X23Y29.A6      net (fanout=3)        0.141   U2/COUNT1<11>
    SLICE_X23Y29.A       Tilo                  0.156   U2/clk_out
                                                       U2/COUNT1[15]_GND_5_o_LessThan_2_o24
    SLICE_X23Y29.SR      net (fanout=2)        0.292   U2/COUNT1[15]_GND_5_o_LessThan_2_o
    SLICE_X23Y29.CLK     Tcksr       (-Th)     0.128   U2/clk_out
                                                       U2/clk_out
    -------------------------------------------------  ---------------------------
    Total                                      0.659ns (0.226ns logic, 0.433ns route)
                                                       (34.3% logic, 65.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.780ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U2/COUNT1_10 (FF)
  Destination:          U2/clk_out (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.781ns (Levels of Logic = 1)
  Clock Path Skew:      0.001ns (0.042 - 0.041)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U2/COUNT1_10 to U2/clk_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y30.DQ      Tcko                  0.198   U2/COUNT1<10>
                                                       U2/COUNT1_10
    SLICE_X23Y29.A3      net (fanout=3)        0.263   U2/COUNT1<10>
    SLICE_X23Y29.A       Tilo                  0.156   U2/clk_out
                                                       U2/COUNT1[15]_GND_5_o_LessThan_2_o24
    SLICE_X23Y29.SR      net (fanout=2)        0.292   U2/COUNT1[15]_GND_5_o_LessThan_2_o
    SLICE_X23Y29.CLK     Tcksr       (-Th)     0.128   U2/clk_out
                                                       U2/clk_out
    -------------------------------------------------  ---------------------------
    Total                                      0.781ns (0.226ns logic, 0.555ns route)
                                                       (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.826ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U2/COUNT1_9 (FF)
  Destination:          U2/clk_out (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.827ns (Levels of Logic = 1)
  Clock Path Skew:      0.001ns (0.042 - 0.041)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U2/COUNT1_9 to U2/clk_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y30.CQ      Tcko                  0.198   U2/COUNT1<10>
                                                       U2/COUNT1_9
    SLICE_X23Y29.A5      net (fanout=3)        0.309   U2/COUNT1<9>
    SLICE_X23Y29.A       Tilo                  0.156   U2/clk_out
                                                       U2/COUNT1[15]_GND_5_o_LessThan_2_o24
    SLICE_X23Y29.SR      net (fanout=2)        0.292   U2/COUNT1[15]_GND_5_o_LessThan_2_o
    SLICE_X23Y29.CLK     Tcksr       (-Th)     0.128   U2/clk_out
                                                       U2/clk_out
    -------------------------------------------------  ---------------------------
    Total                                      0.827ns (0.226ns logic, 0.601ns route)
                                                       (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------

Paths for end point U2/clk_out (SLICE_X23Y29.B6), 13 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.726ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U2/COUNT1_11 (FF)
  Destination:          U2/clk_out (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.726ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U2/COUNT1_11 to U2/clk_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y31.AQ      Tcko                  0.198   U2/COUNT1<14>
                                                       U2/COUNT1_11
    SLICE_X23Y29.A6      net (fanout=3)        0.141   U2/COUNT1<11>
    SLICE_X23Y29.A       Tilo                  0.156   U2/clk_out
                                                       U2/COUNT1[15]_GND_5_o_LessThan_2_o24
    SLICE_X23Y29.B6      net (fanout=2)        0.016   U2/COUNT1[15]_GND_5_o_LessThan_2_o
    SLICE_X23Y29.CLK     Tah         (-Th)    -0.215   U2/clk_out
                                                       U2/clk_out_glue_set
                                                       U2/clk_out
    -------------------------------------------------  ---------------------------
    Total                                      0.726ns (0.569ns logic, 0.157ns route)
                                                       (78.4% logic, 21.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.847ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U2/COUNT1_10 (FF)
  Destination:          U2/clk_out (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.848ns (Levels of Logic = 2)
  Clock Path Skew:      0.001ns (0.042 - 0.041)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U2/COUNT1_10 to U2/clk_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y30.DQ      Tcko                  0.198   U2/COUNT1<10>
                                                       U2/COUNT1_10
    SLICE_X23Y29.A3      net (fanout=3)        0.263   U2/COUNT1<10>
    SLICE_X23Y29.A       Tilo                  0.156   U2/clk_out
                                                       U2/COUNT1[15]_GND_5_o_LessThan_2_o24
    SLICE_X23Y29.B6      net (fanout=2)        0.016   U2/COUNT1[15]_GND_5_o_LessThan_2_o
    SLICE_X23Y29.CLK     Tah         (-Th)    -0.215   U2/clk_out
                                                       U2/clk_out_glue_set
                                                       U2/clk_out
    -------------------------------------------------  ---------------------------
    Total                                      0.848ns (0.569ns logic, 0.279ns route)
                                                       (67.1% logic, 32.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.893ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U2/COUNT1_9 (FF)
  Destination:          U2/clk_out (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.894ns (Levels of Logic = 2)
  Clock Path Skew:      0.001ns (0.042 - 0.041)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U2/COUNT1_9 to U2/clk_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y30.CQ      Tcko                  0.198   U2/COUNT1<10>
                                                       U2/COUNT1_9
    SLICE_X23Y29.A5      net (fanout=3)        0.309   U2/COUNT1<9>
    SLICE_X23Y29.A       Tilo                  0.156   U2/clk_out
                                                       U2/COUNT1[15]_GND_5_o_LessThan_2_o24
    SLICE_X23Y29.B6      net (fanout=2)        0.016   U2/COUNT1[15]_GND_5_o_LessThan_2_o
    SLICE_X23Y29.CLK     Tah         (-Th)    -0.215   U2/clk_out
                                                       U2/clk_out_glue_set
                                                       U2/clk_out
    -------------------------------------------------  ---------------------------
    Total                                      0.894ns (0.569ns logic, 0.325ns route)
                                                       (63.6% logic, 36.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.595ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: U2/COUNT1[15]_GND_5_o_LessThan_2_o2/CLK
  Logical resource: U2/COUNT1_15/CK
  Location pin: SLICE_X22Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.606ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: U2/COUNT1<6>/CLK
  Logical resource: U2/COUNT1_3/CK
  Location pin: SLICE_X21Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.555|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 355 paths, 0 nets, and 90 connections

Design statistics:
   Minimum period:   3.555ns{1}   (Maximum frequency: 281.294MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Sep 21 19:17:48 2011 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 210 MB



