Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Fri Nov  3 12:25:56 2023
| Host         : LAPTOP-K6G3ST0S running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  27          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (27)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (31)
5. checking no_input_delay (7)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (27)
-------------------------
 There are 11 register/latch pins with no clock driven by root clock pin: UUT/ACLK_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: UUT/CLK_DIV_reg[10]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: drive0/PWM0/TC/E_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (31)
-------------------------------------------------
 There are 31 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (7)
------------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.407        0.000                      0                   46        0.293        0.000                      0                   46        4.500        0.000                       0                    30  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.407        0.000                      0                   46        0.293        0.000                      0                   46        4.500        0.000                       0                    30  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.407ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.293ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.407ns  (required time - arrival time)
  Source:                 UUT/ACLK_GEN_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT/ACLK_GEN_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.129ns  (logic 0.704ns (22.498%)  route 2.425ns (77.502%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.623     5.144    UUT/CLK100MHZ_IBUF_BUFG
    SLICE_X58Y90         FDRE                                         r  UUT/ACLK_GEN_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y90         FDRE (Prop_fdre_C_Q)         0.456     5.600 r  UUT/ACLK_GEN_reg[1]/Q
                         net (fo=2, routed)           1.105     6.704    UUT/ACLK_GEN[1]
    SLICE_X59Y92         LUT6 (Prop_lut6_I3_O)        0.124     6.828 r  UUT/ACLK_GEN[16]_i_2/O
                         net (fo=2, routed)           0.445     7.273    UUT/ACLK_GEN[16]_i_2_n_0
    SLICE_X59Y92         LUT6 (Prop_lut6_I0_O)        0.124     7.397 r  UUT/ACLK_GEN[16]_i_1/O
                         net (fo=17, routed)          0.876     8.273    UUT/ACLK
    SLICE_X58Y90         FDRE                                         r  UUT/ACLK_GEN_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.506    14.847    UUT/CLK100MHZ_IBUF_BUFG
    SLICE_X58Y90         FDRE                                         r  UUT/ACLK_GEN_reg[1]/C
                         clock pessimism              0.297    15.144    
                         clock uncertainty           -0.035    15.109    
    SLICE_X58Y90         FDRE (Setup_fdre_C_R)       -0.429    14.680    UUT/ACLK_GEN_reg[1]
  -------------------------------------------------------------------
                         required time                         14.680    
                         arrival time                          -8.273    
  -------------------------------------------------------------------
                         slack                                  6.407    

Slack (MET) :             6.407ns  (required time - arrival time)
  Source:                 UUT/ACLK_GEN_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT/ACLK_GEN_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.129ns  (logic 0.704ns (22.498%)  route 2.425ns (77.502%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.623     5.144    UUT/CLK100MHZ_IBUF_BUFG
    SLICE_X58Y90         FDRE                                         r  UUT/ACLK_GEN_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y90         FDRE (Prop_fdre_C_Q)         0.456     5.600 r  UUT/ACLK_GEN_reg[1]/Q
                         net (fo=2, routed)           1.105     6.704    UUT/ACLK_GEN[1]
    SLICE_X59Y92         LUT6 (Prop_lut6_I3_O)        0.124     6.828 r  UUT/ACLK_GEN[16]_i_2/O
                         net (fo=2, routed)           0.445     7.273    UUT/ACLK_GEN[16]_i_2_n_0
    SLICE_X59Y92         LUT6 (Prop_lut6_I0_O)        0.124     7.397 r  UUT/ACLK_GEN[16]_i_1/O
                         net (fo=17, routed)          0.876     8.273    UUT/ACLK
    SLICE_X58Y90         FDRE                                         r  UUT/ACLK_GEN_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.506    14.847    UUT/CLK100MHZ_IBUF_BUFG
    SLICE_X58Y90         FDRE                                         r  UUT/ACLK_GEN_reg[2]/C
                         clock pessimism              0.297    15.144    
                         clock uncertainty           -0.035    15.109    
    SLICE_X58Y90         FDRE (Setup_fdre_C_R)       -0.429    14.680    UUT/ACLK_GEN_reg[2]
  -------------------------------------------------------------------
                         required time                         14.680    
                         arrival time                          -8.273    
  -------------------------------------------------------------------
                         slack                                  6.407    

Slack (MET) :             6.407ns  (required time - arrival time)
  Source:                 UUT/ACLK_GEN_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT/ACLK_GEN_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.129ns  (logic 0.704ns (22.498%)  route 2.425ns (77.502%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.623     5.144    UUT/CLK100MHZ_IBUF_BUFG
    SLICE_X58Y90         FDRE                                         r  UUT/ACLK_GEN_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y90         FDRE (Prop_fdre_C_Q)         0.456     5.600 r  UUT/ACLK_GEN_reg[1]/Q
                         net (fo=2, routed)           1.105     6.704    UUT/ACLK_GEN[1]
    SLICE_X59Y92         LUT6 (Prop_lut6_I3_O)        0.124     6.828 r  UUT/ACLK_GEN[16]_i_2/O
                         net (fo=2, routed)           0.445     7.273    UUT/ACLK_GEN[16]_i_2_n_0
    SLICE_X59Y92         LUT6 (Prop_lut6_I0_O)        0.124     7.397 r  UUT/ACLK_GEN[16]_i_1/O
                         net (fo=17, routed)          0.876     8.273    UUT/ACLK
    SLICE_X58Y90         FDRE                                         r  UUT/ACLK_GEN_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.506    14.847    UUT/CLK100MHZ_IBUF_BUFG
    SLICE_X58Y90         FDRE                                         r  UUT/ACLK_GEN_reg[3]/C
                         clock pessimism              0.297    15.144    
                         clock uncertainty           -0.035    15.109    
    SLICE_X58Y90         FDRE (Setup_fdre_C_R)       -0.429    14.680    UUT/ACLK_GEN_reg[3]
  -------------------------------------------------------------------
                         required time                         14.680    
                         arrival time                          -8.273    
  -------------------------------------------------------------------
                         slack                                  6.407    

Slack (MET) :             6.407ns  (required time - arrival time)
  Source:                 UUT/ACLK_GEN_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT/ACLK_GEN_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.129ns  (logic 0.704ns (22.498%)  route 2.425ns (77.502%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.623     5.144    UUT/CLK100MHZ_IBUF_BUFG
    SLICE_X58Y90         FDRE                                         r  UUT/ACLK_GEN_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y90         FDRE (Prop_fdre_C_Q)         0.456     5.600 r  UUT/ACLK_GEN_reg[1]/Q
                         net (fo=2, routed)           1.105     6.704    UUT/ACLK_GEN[1]
    SLICE_X59Y92         LUT6 (Prop_lut6_I3_O)        0.124     6.828 r  UUT/ACLK_GEN[16]_i_2/O
                         net (fo=2, routed)           0.445     7.273    UUT/ACLK_GEN[16]_i_2_n_0
    SLICE_X59Y92         LUT6 (Prop_lut6_I0_O)        0.124     7.397 r  UUT/ACLK_GEN[16]_i_1/O
                         net (fo=17, routed)          0.876     8.273    UUT/ACLK
    SLICE_X58Y90         FDRE                                         r  UUT/ACLK_GEN_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.506    14.847    UUT/CLK100MHZ_IBUF_BUFG
    SLICE_X58Y90         FDRE                                         r  UUT/ACLK_GEN_reg[4]/C
                         clock pessimism              0.297    15.144    
                         clock uncertainty           -0.035    15.109    
    SLICE_X58Y90         FDRE (Setup_fdre_C_R)       -0.429    14.680    UUT/ACLK_GEN_reg[4]
  -------------------------------------------------------------------
                         required time                         14.680    
                         arrival time                          -8.273    
  -------------------------------------------------------------------
                         slack                                  6.407    

Slack (MET) :             6.666ns  (required time - arrival time)
  Source:                 UUT/ACLK_GEN_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT/ACLK_GEN_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.847ns  (logic 0.704ns (24.727%)  route 2.143ns (75.273%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.623     5.144    UUT/CLK100MHZ_IBUF_BUFG
    SLICE_X58Y90         FDRE                                         r  UUT/ACLK_GEN_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y90         FDRE (Prop_fdre_C_Q)         0.456     5.600 r  UUT/ACLK_GEN_reg[1]/Q
                         net (fo=2, routed)           1.105     6.704    UUT/ACLK_GEN[1]
    SLICE_X59Y92         LUT6 (Prop_lut6_I3_O)        0.124     6.828 r  UUT/ACLK_GEN[16]_i_2/O
                         net (fo=2, routed)           0.445     7.273    UUT/ACLK_GEN[16]_i_2_n_0
    SLICE_X59Y92         LUT6 (Prop_lut6_I0_O)        0.124     7.397 r  UUT/ACLK_GEN[16]_i_1/O
                         net (fo=17, routed)          0.594     7.991    UUT/ACLK
    SLICE_X58Y93         FDRE                                         r  UUT/ACLK_GEN_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.508    14.849    UUT/CLK100MHZ_IBUF_BUFG
    SLICE_X58Y93         FDRE                                         r  UUT/ACLK_GEN_reg[0]/C
                         clock pessimism              0.272    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X58Y93         FDRE (Setup_fdre_C_R)       -0.429    14.657    UUT/ACLK_GEN_reg[0]
  -------------------------------------------------------------------
                         required time                         14.657    
                         arrival time                          -7.991    
  -------------------------------------------------------------------
                         slack                                  6.666    

Slack (MET) :             6.666ns  (required time - arrival time)
  Source:                 UUT/ACLK_GEN_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT/ACLK_GEN_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.847ns  (logic 0.704ns (24.727%)  route 2.143ns (75.273%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.623     5.144    UUT/CLK100MHZ_IBUF_BUFG
    SLICE_X58Y90         FDRE                                         r  UUT/ACLK_GEN_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y90         FDRE (Prop_fdre_C_Q)         0.456     5.600 r  UUT/ACLK_GEN_reg[1]/Q
                         net (fo=2, routed)           1.105     6.704    UUT/ACLK_GEN[1]
    SLICE_X59Y92         LUT6 (Prop_lut6_I3_O)        0.124     6.828 r  UUT/ACLK_GEN[16]_i_2/O
                         net (fo=2, routed)           0.445     7.273    UUT/ACLK_GEN[16]_i_2_n_0
    SLICE_X59Y92         LUT6 (Prop_lut6_I0_O)        0.124     7.397 r  UUT/ACLK_GEN[16]_i_1/O
                         net (fo=17, routed)          0.594     7.991    UUT/ACLK
    SLICE_X58Y93         FDRE                                         r  UUT/ACLK_GEN_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.508    14.849    UUT/CLK100MHZ_IBUF_BUFG
    SLICE_X58Y93         FDRE                                         r  UUT/ACLK_GEN_reg[13]/C
                         clock pessimism              0.272    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X58Y93         FDRE (Setup_fdre_C_R)       -0.429    14.657    UUT/ACLK_GEN_reg[13]
  -------------------------------------------------------------------
                         required time                         14.657    
                         arrival time                          -7.991    
  -------------------------------------------------------------------
                         slack                                  6.666    

Slack (MET) :             6.666ns  (required time - arrival time)
  Source:                 UUT/ACLK_GEN_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT/ACLK_GEN_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.847ns  (logic 0.704ns (24.727%)  route 2.143ns (75.273%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.623     5.144    UUT/CLK100MHZ_IBUF_BUFG
    SLICE_X58Y90         FDRE                                         r  UUT/ACLK_GEN_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y90         FDRE (Prop_fdre_C_Q)         0.456     5.600 r  UUT/ACLK_GEN_reg[1]/Q
                         net (fo=2, routed)           1.105     6.704    UUT/ACLK_GEN[1]
    SLICE_X59Y92         LUT6 (Prop_lut6_I3_O)        0.124     6.828 r  UUT/ACLK_GEN[16]_i_2/O
                         net (fo=2, routed)           0.445     7.273    UUT/ACLK_GEN[16]_i_2_n_0
    SLICE_X59Y92         LUT6 (Prop_lut6_I0_O)        0.124     7.397 r  UUT/ACLK_GEN[16]_i_1/O
                         net (fo=17, routed)          0.594     7.991    UUT/ACLK
    SLICE_X58Y93         FDRE                                         r  UUT/ACLK_GEN_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.508    14.849    UUT/CLK100MHZ_IBUF_BUFG
    SLICE_X58Y93         FDRE                                         r  UUT/ACLK_GEN_reg[14]/C
                         clock pessimism              0.272    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X58Y93         FDRE (Setup_fdre_C_R)       -0.429    14.657    UUT/ACLK_GEN_reg[14]
  -------------------------------------------------------------------
                         required time                         14.657    
                         arrival time                          -7.991    
  -------------------------------------------------------------------
                         slack                                  6.666    

Slack (MET) :             6.666ns  (required time - arrival time)
  Source:                 UUT/ACLK_GEN_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT/ACLK_GEN_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.847ns  (logic 0.704ns (24.727%)  route 2.143ns (75.273%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.623     5.144    UUT/CLK100MHZ_IBUF_BUFG
    SLICE_X58Y90         FDRE                                         r  UUT/ACLK_GEN_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y90         FDRE (Prop_fdre_C_Q)         0.456     5.600 r  UUT/ACLK_GEN_reg[1]/Q
                         net (fo=2, routed)           1.105     6.704    UUT/ACLK_GEN[1]
    SLICE_X59Y92         LUT6 (Prop_lut6_I3_O)        0.124     6.828 r  UUT/ACLK_GEN[16]_i_2/O
                         net (fo=2, routed)           0.445     7.273    UUT/ACLK_GEN[16]_i_2_n_0
    SLICE_X59Y92         LUT6 (Prop_lut6_I0_O)        0.124     7.397 r  UUT/ACLK_GEN[16]_i_1/O
                         net (fo=17, routed)          0.594     7.991    UUT/ACLK
    SLICE_X58Y93         FDRE                                         r  UUT/ACLK_GEN_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.508    14.849    UUT/CLK100MHZ_IBUF_BUFG
    SLICE_X58Y93         FDRE                                         r  UUT/ACLK_GEN_reg[15]/C
                         clock pessimism              0.272    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X58Y93         FDRE (Setup_fdre_C_R)       -0.429    14.657    UUT/ACLK_GEN_reg[15]
  -------------------------------------------------------------------
                         required time                         14.657    
                         arrival time                          -7.991    
  -------------------------------------------------------------------
                         slack                                  6.666    

Slack (MET) :             6.666ns  (required time - arrival time)
  Source:                 UUT/ACLK_GEN_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT/ACLK_GEN_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.847ns  (logic 0.704ns (24.727%)  route 2.143ns (75.273%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.623     5.144    UUT/CLK100MHZ_IBUF_BUFG
    SLICE_X58Y90         FDRE                                         r  UUT/ACLK_GEN_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y90         FDRE (Prop_fdre_C_Q)         0.456     5.600 r  UUT/ACLK_GEN_reg[1]/Q
                         net (fo=2, routed)           1.105     6.704    UUT/ACLK_GEN[1]
    SLICE_X59Y92         LUT6 (Prop_lut6_I3_O)        0.124     6.828 r  UUT/ACLK_GEN[16]_i_2/O
                         net (fo=2, routed)           0.445     7.273    UUT/ACLK_GEN[16]_i_2_n_0
    SLICE_X59Y92         LUT6 (Prop_lut6_I0_O)        0.124     7.397 r  UUT/ACLK_GEN[16]_i_1/O
                         net (fo=17, routed)          0.594     7.991    UUT/ACLK
    SLICE_X58Y93         FDRE                                         r  UUT/ACLK_GEN_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.508    14.849    UUT/CLK100MHZ_IBUF_BUFG
    SLICE_X58Y93         FDRE                                         r  UUT/ACLK_GEN_reg[16]/C
                         clock pessimism              0.272    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X58Y93         FDRE (Setup_fdre_C_R)       -0.429    14.657    UUT/ACLK_GEN_reg[16]
  -------------------------------------------------------------------
                         required time                         14.657    
                         arrival time                          -7.991    
  -------------------------------------------------------------------
                         slack                                  6.666    

Slack (MET) :             6.667ns  (required time - arrival time)
  Source:                 UUT/ACLK_GEN_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT/ACLK_GEN_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.845ns  (logic 0.704ns (24.746%)  route 2.141ns (75.254%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.623     5.144    UUT/CLK100MHZ_IBUF_BUFG
    SLICE_X58Y90         FDRE                                         r  UUT/ACLK_GEN_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y90         FDRE (Prop_fdre_C_Q)         0.456     5.600 r  UUT/ACLK_GEN_reg[1]/Q
                         net (fo=2, routed)           1.105     6.704    UUT/ACLK_GEN[1]
    SLICE_X59Y92         LUT6 (Prop_lut6_I3_O)        0.124     6.828 r  UUT/ACLK_GEN[16]_i_2/O
                         net (fo=2, routed)           0.445     7.273    UUT/ACLK_GEN[16]_i_2_n_0
    SLICE_X59Y92         LUT6 (Prop_lut6_I0_O)        0.124     7.397 r  UUT/ACLK_GEN[16]_i_1/O
                         net (fo=17, routed)          0.591     7.989    UUT/ACLK
    SLICE_X58Y91         FDRE                                         r  UUT/ACLK_GEN_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.507    14.848    UUT/CLK100MHZ_IBUF_BUFG
    SLICE_X58Y91         FDRE                                         r  UUT/ACLK_GEN_reg[5]/C
                         clock pessimism              0.272    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X58Y91         FDRE (Setup_fdre_C_R)       -0.429    14.656    UUT/ACLK_GEN_reg[5]
  -------------------------------------------------------------------
                         required time                         14.656    
                         arrival time                          -7.989    
  -------------------------------------------------------------------
                         slack                                  6.667    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 UUT/ACLK_GEN_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT/ACLK_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.231ns (53.837%)  route 0.198ns (46.162%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.591     1.474    UUT/CLK100MHZ_IBUF_BUFG
    SLICE_X58Y92         FDRE                                         r  UUT/ACLK_GEN_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y92         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  UUT/ACLK_GEN_reg[12]/Q
                         net (fo=3, routed)           0.097     1.712    UUT/ACLK_GEN[12]
    SLICE_X59Y92         LUT3 (Prop_lut3_I0_O)        0.045     1.757 r  UUT/ACLK_i_2/O
                         net (fo=1, routed)           0.101     1.858    UUT/ACLK_i_2_n_0
    SLICE_X60Y92         LUT5 (Prop_lut5_I0_O)        0.045     1.903 r  UUT/ACLK_i_1/O
                         net (fo=1, routed)           0.000     1.903    UUT/ACLK_i_1_n_0
    SLICE_X60Y92         FDRE                                         r  UUT/ACLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.860     1.988    UUT/CLK100MHZ_IBUF_BUFG
    SLICE_X60Y92         FDRE                                         r  UUT/ACLK_reg/C
                         clock pessimism             -0.498     1.490    
    SLICE_X60Y92         FDRE (Hold_fdre_C_D)         0.120     1.610    UUT/ACLK_reg
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 UUT/CLK_DIV_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT/CLK_DIV_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.256ns (59.730%)  route 0.173ns (40.270%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.592     1.475    UUT/CLK100MHZ_IBUF_BUFG
    SLICE_X62Y91         FDRE                                         r  UUT/CLK_DIV_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y91         FDRE (Prop_fdre_C_Q)         0.141     1.616 f  UUT/CLK_DIV_reg[0]/Q
                         net (fo=1, routed)           0.173     1.789    UUT/CLK_DIV_reg_n_0_[0]
    SLICE_X62Y91         LUT1 (Prop_lut1_I0_O)        0.045     1.834 r  UUT/CLK_DIV[0]_i_2/O
                         net (fo=1, routed)           0.000     1.834    UUT/CLK_DIV[0]_i_2_n_0
    SLICE_X62Y91         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.904 r  UUT/CLK_DIV_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.904    UUT/CLK_DIV_reg[0]_i_1_n_7
    SLICE_X62Y91         FDRE                                         r  UUT/CLK_DIV_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.862     1.990    UUT/CLK100MHZ_IBUF_BUFG
    SLICE_X62Y91         FDRE                                         r  UUT/CLK_DIV_reg[0]/C
                         clock pessimism             -0.515     1.475    
    SLICE_X62Y91         FDRE (Hold_fdre_C_D)         0.105     1.580    UUT/CLK_DIV_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 UUT/CLK_DIV_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT/CLK_DIV_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.249ns (57.658%)  route 0.183ns (42.342%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.592     1.475    UUT/CLK100MHZ_IBUF_BUFG
    SLICE_X62Y91         FDRE                                         r  UUT/CLK_DIV_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y91         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  UUT/CLK_DIV_reg[3]/Q
                         net (fo=1, routed)           0.183     1.799    UUT/CLK_DIV_reg_n_0_[3]
    SLICE_X62Y91         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.907 r  UUT/CLK_DIV_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.907    UUT/CLK_DIV_reg[0]_i_1_n_4
    SLICE_X62Y91         FDRE                                         r  UUT/CLK_DIV_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.862     1.990    UUT/CLK100MHZ_IBUF_BUFG
    SLICE_X62Y91         FDRE                                         r  UUT/CLK_DIV_reg[3]/C
                         clock pessimism             -0.515     1.475    
    SLICE_X62Y91         FDRE (Hold_fdre_C_D)         0.105     1.580    UUT/CLK_DIV_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 UUT/CLK_DIV_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT/CLK_DIV_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.249ns (57.658%)  route 0.183ns (42.342%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.592     1.475    UUT/CLK100MHZ_IBUF_BUFG
    SLICE_X62Y92         FDRE                                         r  UUT/CLK_DIV_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y92         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  UUT/CLK_DIV_reg[7]/Q
                         net (fo=1, routed)           0.183     1.799    UUT/CLK_DIV_reg_n_0_[7]
    SLICE_X62Y92         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.907 r  UUT/CLK_DIV_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.907    UUT/CLK_DIV_reg[4]_i_1_n_4
    SLICE_X62Y92         FDRE                                         r  UUT/CLK_DIV_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.862     1.990    UUT/CLK100MHZ_IBUF_BUFG
    SLICE_X62Y92         FDRE                                         r  UUT/CLK_DIV_reg[7]/C
                         clock pessimism             -0.515     1.475    
    SLICE_X62Y92         FDRE (Hold_fdre_C_D)         0.105     1.580    UUT/CLK_DIV_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 UUT/ACLK_GEN_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT/ACLK_GEN_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.249ns (57.277%)  route 0.186ns (42.723%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.592     1.475    UUT/CLK100MHZ_IBUF_BUFG
    SLICE_X58Y93         FDRE                                         r  UUT/ACLK_GEN_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y93         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  UUT/ACLK_GEN_reg[16]/Q
                         net (fo=2, routed)           0.186     1.802    UUT/ACLK_GEN[16]
    SLICE_X58Y93         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.910 r  UUT/ACLK_GEN0_carry__2/O[3]
                         net (fo=1, routed)           0.000     1.910    UUT/p_1_in[16]
    SLICE_X58Y93         FDRE                                         r  UUT/ACLK_GEN_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.861     1.989    UUT/CLK100MHZ_IBUF_BUFG
    SLICE_X58Y93         FDRE                                         r  UUT/ACLK_GEN_reg[16]/C
                         clock pessimism             -0.514     1.475    
    SLICE_X58Y93         FDRE (Hold_fdre_C_D)         0.105     1.580    UUT/ACLK_GEN_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.910    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 UUT/ACLK_GEN_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT/ACLK_GEN_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.256ns (58.085%)  route 0.185ns (41.915%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.592     1.475    UUT/CLK100MHZ_IBUF_BUFG
    SLICE_X58Y93         FDRE                                         r  UUT/ACLK_GEN_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y93         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  UUT/ACLK_GEN_reg[13]/Q
                         net (fo=2, routed)           0.185     1.801    UUT/ACLK_GEN[13]
    SLICE_X58Y93         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.916 r  UUT/ACLK_GEN0_carry__2/O[0]
                         net (fo=1, routed)           0.000     1.916    UUT/p_1_in[13]
    SLICE_X58Y93         FDRE                                         r  UUT/ACLK_GEN_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.861     1.989    UUT/CLK100MHZ_IBUF_BUFG
    SLICE_X58Y93         FDRE                                         r  UUT/ACLK_GEN_reg[13]/C
                         clock pessimism             -0.514     1.475    
    SLICE_X58Y93         FDRE (Hold_fdre_C_D)         0.105     1.580    UUT/ACLK_GEN_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.916    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 UUT/ACLK_GEN_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT/ACLK_GEN_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.256ns (58.085%)  route 0.185ns (41.915%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.591     1.474    UUT/CLK100MHZ_IBUF_BUFG
    SLICE_X58Y90         FDRE                                         r  UUT/ACLK_GEN_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y90         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  UUT/ACLK_GEN_reg[1]/Q
                         net (fo=2, routed)           0.185     1.800    UUT/ACLK_GEN[1]
    SLICE_X58Y90         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.915 r  UUT/ACLK_GEN0_carry/O[0]
                         net (fo=1, routed)           0.000     1.915    UUT/p_1_in[1]
    SLICE_X58Y90         FDRE                                         r  UUT/ACLK_GEN_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.860     1.988    UUT/CLK100MHZ_IBUF_BUFG
    SLICE_X58Y90         FDRE                                         r  UUT/ACLK_GEN_reg[1]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X58Y90         FDRE (Hold_fdre_C_D)         0.105     1.579    UUT/ACLK_GEN_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.915    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 UUT/ACLK_GEN_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT/ACLK_GEN_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.256ns (57.725%)  route 0.187ns (42.275%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.591     1.474    UUT/CLK100MHZ_IBUF_BUFG
    SLICE_X58Y91         FDRE                                         r  UUT/ACLK_GEN_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y91         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  UUT/ACLK_GEN_reg[5]/Q
                         net (fo=2, routed)           0.187     1.803    UUT/ACLK_GEN[5]
    SLICE_X58Y91         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.918 r  UUT/ACLK_GEN0_carry__0/O[0]
                         net (fo=1, routed)           0.000     1.918    UUT/p_1_in[5]
    SLICE_X58Y91         FDRE                                         r  UUT/ACLK_GEN_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.860     1.988    UUT/CLK100MHZ_IBUF_BUFG
    SLICE_X58Y91         FDRE                                         r  UUT/ACLK_GEN_reg[5]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X58Y91         FDRE (Hold_fdre_C_D)         0.105     1.579    UUT/ACLK_GEN_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.918    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.339ns  (arrival time - required time)
  Source:                 UUT/ACLK_GEN_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT/ACLK_GEN_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.249ns (56.074%)  route 0.195ns (43.926%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.591     1.474    UUT/CLK100MHZ_IBUF_BUFG
    SLICE_X58Y90         FDRE                                         r  UUT/ACLK_GEN_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y90         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  UUT/ACLK_GEN_reg[4]/Q
                         net (fo=3, routed)           0.195     1.810    UUT/ACLK_GEN[4]
    SLICE_X58Y90         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.918 r  UUT/ACLK_GEN0_carry/O[3]
                         net (fo=1, routed)           0.000     1.918    UUT/p_1_in[4]
    SLICE_X58Y90         FDRE                                         r  UUT/ACLK_GEN_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.860     1.988    UUT/CLK100MHZ_IBUF_BUFG
    SLICE_X58Y90         FDRE                                         r  UUT/ACLK_GEN_reg[4]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X58Y90         FDRE (Hold_fdre_C_D)         0.105     1.579    UUT/ACLK_GEN_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.918    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.360ns  (arrival time - required time)
  Source:                 UUT/CLK_DIV_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT/CLK_DIV_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.292ns (62.850%)  route 0.173ns (37.150%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.592     1.475    UUT/CLK100MHZ_IBUF_BUFG
    SLICE_X62Y91         FDRE                                         r  UUT/CLK_DIV_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y91         FDRE (Prop_fdre_C_Q)         0.141     1.616 f  UUT/CLK_DIV_reg[0]/Q
                         net (fo=1, routed)           0.173     1.789    UUT/CLK_DIV_reg_n_0_[0]
    SLICE_X62Y91         LUT1 (Prop_lut1_I0_O)        0.045     1.834 r  UUT/CLK_DIV[0]_i_2/O
                         net (fo=1, routed)           0.000     1.834    UUT/CLK_DIV[0]_i_2_n_0
    SLICE_X62Y91         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     1.940 r  UUT/CLK_DIV_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.940    UUT/CLK_DIV_reg[0]_i_1_n_6
    SLICE_X62Y91         FDRE                                         r  UUT/CLK_DIV_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.862     1.990    UUT/CLK100MHZ_IBUF_BUFG
    SLICE_X62Y91         FDRE                                         r  UUT/CLK_DIV_reg[1]/C
                         clock pessimism             -0.515     1.475    
    SLICE_X62Y91         FDRE (Hold_fdre_C_D)         0.105     1.580    UUT/CLK_DIV_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.940    
  -------------------------------------------------------------------
                         slack                                  0.360    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y93   UUT/ACLK_GEN_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y92   UUT/ACLK_GEN_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y92   UUT/ACLK_GEN_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y92   UUT/ACLK_GEN_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y93   UUT/ACLK_GEN_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y93   UUT/ACLK_GEN_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y93   UUT/ACLK_GEN_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y93   UUT/ACLK_GEN_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y90   UUT/ACLK_GEN_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y93   UUT/ACLK_GEN_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y93   UUT/ACLK_GEN_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y92   UUT/ACLK_GEN_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y92   UUT/ACLK_GEN_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y92   UUT/ACLK_GEN_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y92   UUT/ACLK_GEN_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y92   UUT/ACLK_GEN_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y92   UUT/ACLK_GEN_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y93   UUT/ACLK_GEN_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y93   UUT/ACLK_GEN_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y93   UUT/ACLK_GEN_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y93   UUT/ACLK_GEN_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y92   UUT/ACLK_GEN_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y92   UUT/ACLK_GEN_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y92   UUT/ACLK_GEN_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y92   UUT/ACLK_GEN_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y92   UUT/ACLK_GEN_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y92   UUT/ACLK_GEN_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y93   UUT/ACLK_GEN_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y93   UUT/ACLK_GEN_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            51 Endpoints
Min Delay            51 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[8]
                            (input port)
  Destination:            LED[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.265ns  (logic 4.959ns (53.521%)  route 4.306ns (46.479%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  sw[8] (IN)
                         net (fo=0)                   0.000     0.000    sw[8]
    V2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 r  sw_IBUF[8]_inst/O
                         net (fo=1, routed)           4.306     5.761    LED_OBUF[8]
    V13                  OBUF (Prop_obuf_I_O)         3.504     9.265 r  LED_OBUF[8]_inst/O
                         net (fo=0)                   0.000     9.265    LED[8]
    V13                                                               r  LED[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[12]
                            (input port)
  Destination:            LED[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.082ns  (logic 4.987ns (61.703%)  route 3.095ns (38.297%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  sw[12] (IN)
                         net (fo=0)                   0.000     0.000    sw[12]
    W2                   IBUF (Prop_ibuf_I_O)         1.469     1.469 r  sw_IBUF[12]_inst/O
                         net (fo=1, routed)           3.095     4.564    LED_OBUF[12]
    P3                   OBUF (Prop_obuf_I_O)         3.518     8.082 r  LED_OBUF[12]_inst/O
                         net (fo=0)                   0.000     8.082    LED[12]
    P3                                                                r  LED[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[15]
                            (input port)
  Destination:            LED[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.029ns  (logic 4.978ns (61.996%)  route 3.051ns (38.004%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  sw[15] (IN)
                         net (fo=0)                   0.000     0.000    sw[15]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  sw_IBUF[15]_inst/O
                         net (fo=1, routed)           3.051     4.507    LED_OBUF[15]
    L1                   OBUF (Prop_obuf_I_O)         3.521     8.029 r  LED_OBUF[15]_inst/O
                         net (fo=0)                   0.000     8.029    LED[15]
    L1                                                                r  LED[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            drive0/M0/state_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.990ns  (logic 1.712ns (21.425%)  route 6.278ns (78.575%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  sw_IBUF[2]_inst/O
                         net (fo=5, routed)           5.730     7.194    drive0/M0/LED_OBUF[2]
    SLICE_X59Y94         LUT3 (Prop_lut3_I2_O)        0.124     7.318 f  drive0/M0/state[3]_i_2/O
                         net (fo=1, routed)           0.548     7.866    drive0/M0/state[3]_i_2_n_0
    SLICE_X59Y93         LUT6 (Prop_lut6_I0_O)        0.124     7.990 r  drive0/M0/state[3]_i_1/O
                         net (fo=1, routed)           0.000     7.990    drive0/M0/state[3]
    SLICE_X59Y93         FDRE                                         r  drive0/M0/state_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.946ns  (logic 4.991ns (62.813%)  route 2.955ns (37.187%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sw_IBUF[1]_inst/O
                         net (fo=6, routed)           2.955     4.416    LED_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.530     7.946 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.946    LED[1]
    E19                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            drive0/M0/state_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.903ns  (logic 1.706ns (21.584%)  route 6.197ns (78.416%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  sw_IBUF[2]_inst/O
                         net (fo=5, routed)           5.728     7.192    drive0/M0/LED_OBUF[2]
    SLICE_X59Y94         LUT6 (Prop_lut6_I0_O)        0.124     7.316 r  drive0/M0/state[1]_i_2/O
                         net (fo=1, routed)           0.469     7.785    drive0/M0/state[1]_i_2_n_0
    SLICE_X59Y94         LUT2 (Prop_lut2_I0_O)        0.118     7.903 r  drive0/M0/state[1]_i_1/O
                         net (fo=1, routed)           0.000     7.903    drive0/M0/state[1]
    SLICE_X59Y94         FDRE                                         r  drive0/M0/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[13]
                            (input port)
  Destination:            LED[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.833ns  (logic 4.960ns (63.325%)  route 2.873ns (36.675%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  sw[13] (IN)
                         net (fo=0)                   0.000     0.000    sw[13]
    U1                   IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw_IBUF[13]_inst/O
                         net (fo=1, routed)           2.873     4.326    LED_OBUF[13]
    N3                   OBUF (Prop_obuf_I_O)         3.507     7.833 r  LED_OBUF[13]_inst/O
                         net (fo=0)                   0.000     7.833    LED[13]
    N3                                                                r  LED[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            drive0/M0/state_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.569ns  (logic 1.709ns (22.584%)  route 5.859ns (77.416%))
  Logic Levels:           3  (IBUF=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  sw_IBUF[1]_inst/O
                         net (fo=6, routed)           5.596     7.058    drive0/M0/LED_OBUF[1]
    SLICE_X59Y93         LUT6 (Prop_lut6_I4_O)        0.124     7.182 r  drive0/M0/state[2]_i_2/O
                         net (fo=1, routed)           0.263     7.445    drive0/M0/state[2]_i_2_n_0
    SLICE_X59Y93         LUT6 (Prop_lut6_I1_O)        0.124     7.569 r  drive0/M0/state[2]_i_1/O
                         net (fo=1, routed)           0.000     7.569    drive0/M0/state[2]
    SLICE_X59Y93         FDRE                                         r  drive0/M0/state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            drive0/M0/state_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.473ns  (logic 1.701ns (22.760%)  route 5.772ns (77.240%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw_IBUF[0]_inst/O
                         net (fo=5, routed)           5.339     6.792    drive0/M0/LED_OBUF[0]
    SLICE_X59Y94         LUT6 (Prop_lut6_I4_O)        0.124     6.916 r  drive0/M0/state[0]_i_2/O
                         net (fo=1, routed)           0.433     7.349    drive0/M0/state[0]_i_2_n_0
    SLICE_X59Y94         LUT4 (Prop_lut4_I3_O)        0.124     7.473 r  drive0/M0/state[0]_i_1/O
                         net (fo=1, routed)           0.000     7.473    drive0/M0/state[0]
    SLICE_X59Y94         FDRE                                         r  drive0/M0/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[14]
                            (input port)
  Destination:            LED[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.354ns  (logic 4.971ns (67.594%)  route 2.383ns (32.406%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  sw[14] (IN)
                         net (fo=0)                   0.000     0.000    sw[14]
    T1                   IBUF (Prop_ibuf_I_O)         1.455     1.455 r  sw_IBUF[14]_inst/O
                         net (fo=1, routed)           2.383     3.838    LED_OBUF[14]
    P1                   OBUF (Prop_obuf_I_O)         3.515     7.354 r  LED_OBUF[14]_inst/O
                         net (fo=0)                   0.000     7.354    LED[14]
    P1                                                                r  LED[14] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 drive0/PWM0/OutA/R_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            drive0/PWM0/OutA/Motorx_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y94         FDRE                         0.000     0.000 r  drive0/PWM0/OutA/R_reg/C
    SLICE_X62Y94         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  drive0/PWM0/OutA/R_reg/Q
                         net (fo=1, routed)           0.086     0.227    drive0/PWM0/OutA/R
    SLICE_X63Y94         LUT3 (Prop_lut3_I2_O)        0.045     0.272 r  drive0/PWM0/OutA/Motorx0/O
                         net (fo=1, routed)           0.000     0.272    drive0/PWM0/OutA/Motorx0_n_0
    SLICE_X63Y94         FDRE                                         r  drive0/PWM0/OutA/Motorx_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 drive0/PWM0/TC/TCR_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            drive0/PWM0/TC/TCR_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.306ns  (logic 0.212ns (69.390%)  route 0.094ns (30.610%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y94         FDRE                         0.000     0.000 r  drive0/PWM0/TC/TCR_reg[3]/C
    SLICE_X60Y94         FDRE (Prop_fdre_C_Q)         0.167     0.167 r  drive0/PWM0/TC/TCR_reg[3]/Q
                         net (fo=6, routed)           0.094     0.261    drive0/PWM0/TC/TCR[3]
    SLICE_X61Y94         LUT6 (Prop_lut6_I3_O)        0.045     0.306 r  drive0/PWM0/TC/TCR[6]_i_1/O
                         net (fo=1, routed)           0.000     0.306    drive0/PWM0/TC/p_0_in[6]
    SLICE_X61Y94         FDRE                                         r  drive0/PWM0/TC/TCR_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 drive0/PWM0/OutB/Motorx_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            drive0/PWM0/OutB/Motorx_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.316ns  (logic 0.191ns (60.492%)  route 0.125ns (39.508%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y94         FDRE                         0.000     0.000 r  drive0/PWM0/OutB/Motorx_reg/C
    SLICE_X63Y94         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  drive0/PWM0/OutB/Motorx_reg/Q
                         net (fo=2, routed)           0.125     0.271    drive0/PWM0/OutB/JA5_OBUF
    SLICE_X63Y94         LUT3 (Prop_lut3_I1_O)        0.045     0.316 r  drive0/PWM0/OutB/Motorx0/O
                         net (fo=1, routed)           0.000     0.316    drive0/PWM0/OutB/Motorx0_n_0
    SLICE_X63Y94         FDRE                                         r  drive0/PWM0/OutB/Motorx_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 drive0/PWM0/CCA/CCRx_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            drive0/PWM0/OutA/R_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.339ns  (logic 0.186ns (54.878%)  route 0.153ns (45.122%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y93         FDRE                         0.000     0.000 r  drive0/PWM0/CCA/CCRx_reg[5]/C
    SLICE_X63Y93         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  drive0/PWM0/CCA/CCRx_reg[5]/Q
                         net (fo=1, routed)           0.153     0.294    drive0/PWM0/TC/Q[0]
    SLICE_X62Y94         LUT6 (Prop_lut6_I3_O)        0.045     0.339 r  drive0/PWM0/TC/R_i_1/O
                         net (fo=1, routed)           0.000     0.339    drive0/PWM0/OutA/R_reg_0
    SLICE_X62Y94         FDRE                                         r  drive0/PWM0/OutA/R_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 drive0/PWM0/TC/TCR_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            drive0/PWM0/TC/E_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.340ns  (logic 0.212ns (62.435%)  route 0.128ns (37.565%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y94         FDRE                         0.000     0.000 r  drive0/PWM0/TC/TCR_reg[2]/C
    SLICE_X60Y94         FDRE (Prop_fdre_C_Q)         0.167     0.167 r  drive0/PWM0/TC/TCR_reg[2]/Q
                         net (fo=7, routed)           0.128     0.295    drive0/PWM0/TC/TCR[2]
    SLICE_X61Y94         LUT6 (Prop_lut6_I5_O)        0.045     0.340 r  drive0/PWM0/TC/E_i_1/O
                         net (fo=1, routed)           0.000     0.340    drive0/PWM0/TC/E_i_1_n_0
    SLICE_X61Y94         FDRE                                         r  drive0/PWM0/TC/E_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 drive0/PWM0/CCB/CCRx_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            drive0/PWM0/OutB/R_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.341ns  (logic 0.226ns (66.217%)  route 0.115ns (33.783%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y93         FDRE                         0.000     0.000 r  drive0/PWM0/CCB/CCRx_reg[6]/C
    SLICE_X63Y93         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  drive0/PWM0/CCB/CCRx_reg[6]/Q
                         net (fo=1, routed)           0.115     0.243    drive0/PWM0/TC/R_reg[1]
    SLICE_X62Y94         LUT6 (Prop_lut6_I1_O)        0.098     0.341 r  drive0/PWM0/TC/R_i_1__0/O
                         net (fo=1, routed)           0.000     0.341    drive0/PWM0/OutB/R_reg_0
    SLICE_X62Y94         FDRE                                         r  drive0/PWM0/OutB/R_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 drive0/M0/state_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            drive0/M0/state_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.343ns  (logic 0.186ns (54.279%)  route 0.157ns (45.721%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y93         FDRE                         0.000     0.000 r  drive0/M0/state_reg[2]/C
    SLICE_X59Y93         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  drive0/M0/state_reg[2]/Q
                         net (fo=11, routed)          0.157     0.298    drive0/M0/state_reg_n_0_[2]
    SLICE_X59Y93         LUT6 (Prop_lut6_I5_O)        0.045     0.343 r  drive0/M0/state[2]_i_1/O
                         net (fo=1, routed)           0.000     0.343    drive0/M0/state[2]
    SLICE_X59Y93         FDRE                                         r  drive0/M0/state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 drive0/overcurrentA/Enx_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            drive0/overcurrentA/Enx_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y94         FDRE                         0.000     0.000 r  drive0/overcurrentA/Enx_reg/C
    SLICE_X65Y94         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  drive0/overcurrentA/Enx_reg/Q
                         net (fo=2, routed)           0.168     0.309    drive0/overcurrentA/JA0_OBUF
    SLICE_X65Y94         LUT3 (Prop_lut3_I0_O)        0.045     0.354 r  drive0/overcurrentA/Enx_i_1/O
                         net (fo=1, routed)           0.000     0.354    drive0/overcurrentA/Enx_i_1_n_0
    SLICE_X65Y94         FDRE                                         r  drive0/overcurrentA/Enx_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 drive0/M0/state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            drive0/M0/CrossNum_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.372ns  (logic 0.186ns (50.021%)  route 0.186ns (49.979%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y94         FDRE                         0.000     0.000 r  drive0/M0/state_reg[0]/C
    SLICE_X59Y94         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  drive0/M0/state_reg[0]/Q
                         net (fo=11, routed)          0.186     0.327    drive0/M0/state_reg_n_0_[0]
    SLICE_X60Y93         LUT5 (Prop_lut5_I2_O)        0.045     0.372 r  drive0/M0/CrossNum_i_1/O
                         net (fo=1, routed)           0.000     0.372    drive0/M0/CrossNum_i_1_n_0
    SLICE_X60Y93         FDRE                                         r  drive0/M0/CrossNum_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 drive0/M0/DriveB_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            drive0/PWM0/CCB/CCRx_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.377ns  (logic 0.186ns (49.314%)  route 0.191ns (50.686%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y92         FDRE                         0.000     0.000 r  drive0/M0/DriveB_reg[0]/C
    SLICE_X63Y92         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  drive0/M0/DriveB_reg[0]/Q
                         net (fo=2, routed)           0.191     0.332    drive0/M0/DriveB[0]
    SLICE_X63Y93         LUT2 (Prop_lut2_I1_O)        0.045     0.377 r  drive0/M0/CCRx[5]_i_1__0/O
                         net (fo=1, routed)           0.000     0.377    drive0/PWM0/CCB/CCRx_reg[6]_0[0]
    SLICE_X63Y93         FDRE                                         r  drive0/PWM0/CCB/CCRx_reg[5]/D
  -------------------------------------------------------------------    -------------------





