# Experiment--02-Implementation-of-combinational-logic
Implementation of combinational logic gates
 
## AIM:
To implement the given logic function verify its operation in Quartus using Verilog programming.
 F1= A’B’C’D’+AC’D’+B’CD’+A’BCD+BC’D
F2=xy’z+x’y’z+w’xy+wx’y+wxy
 
 
 
## Equipments Required:
## Hardware – PCs, Cyclone II , USB flasher
## Software – Quartus prime


## Theory
 

## Logic Diagram
## Procedure
## Program:
/*
Program to implement the given logic function and to verify its operations in quartus using Verilog programming.
Developed by: ARULARASI.U
RegisterNumber:23013049  
*/
## RTL realization

## Output:
![CODE IMPLEMENTATION](https://github.com/Arularasi-17/Experiment--02-Implementation-of-combinational-logic-/assets/147410018/d117e762-65bc-4af1-92ba-f20a7b4f1c01)

![WAVEFORM IMPLEMENTATION](https://github.com/Arularasi-17/Experiment--02-Implementation-of-combinational-logic-/assets/147410018/92e8fddf-dbfb-4729-a403-18bacaf47322)


## RTL
![LOGIC GATE IMPLEMENTATION](https://github.com/Arularasi-17/Experiment--02-Implementation-of-combinational-logic-/assets/147410018/98b564d9-d4dc-4bfc-86a1-c7cf747d50bd)

## Timing Diagram
![TIMELINE IMPLEMENTATION](https://github.com/Arularasi-17/Experiment--02-Implementation-of-combinational-logic-/assets/147410018/2a20e5c5-b7b6-40c1-aaef-7bbdb09d373d)

## Result:
Thus the given logic functions are implemented using  and their operations are verified using Verilog programming.
