v 20130925 2
T 400 1900 8 10 1 1 0 0 1
refdes=U?
T 1600 1000 5 10 1 1 90 6 1
value=P82B96
T 1200 3400 5 10 0 0 0 0 1
footprint=DIL 8 300 100 60 28
T 1200 3600 5 10 0 0 0 0 1
author=Robert Paciorek <rrp@opcode.eu.org>
T 1200 3200 5 10 0 0 0 0 1
numslots=2
T 1200 3800 5 10 0 0 0 0 1
dist-license=dual X11 or GPL
T 1200 4000 5 10 0 0 0 0 1
use-license=free/unlimited
T 1200 3000 5 10 0 0 0 0 1
slotdef=1:3,2,1,8,4
T 1200 2800 5 10 0 0 0 0 1
slotdef=2:5,6,7,8,4
T 1200 2600 5 10 0 0 0 0 1
slot=1
P 100 1400 400 1400 1 0 0
{
T 450 1425 9 8 1 1 0 0 1
pinlabel=Tx
T 300 1450 5 8 1 1 0 6 1
pinnumber=1
T 450 1400 5 8 0 1 0 2 1
pintype=io
T 300 1350 5 8 0 1 0 8 1
pinseq=1
}
P 100 900 400 900 1 0 0
{
T 450 925 9 8 1 1 0 0 1
pinlabel=Rx
T 300 950 5 8 1 1 0 6 1
pinnumber=2
T 450 900 5 8 0 1 0 2 1
pintype=io
T 300 850 5 8 0 1 0 8 1
pinseq=2
}
P 1700 1100 1400 1100 1 0 0
{
T 1350 1125 9 8 1 1 0 6 1
pinlabel=Sx
T 1500 1150 5 8 1 1 0 0 1
pinnumber=3
T 1350 1100 5 8 0 1 0 8 1
pintype=io
T 1500 1050 5 8 0 1 0 2 1
pinseq=3
}
P 900 100 900 400 1 0 0
{
T 900 450 9 8 1 1 0 3 1
pinlabel=GND
T 950 300 5 8 1 1 0 2 1
pinnumber=5
T 900 600 5 8 0 1 0 3 1
pintype=pwr
T 850 300 5 8 0 1 0 8 1
pinseq=5
}
P 900 2200 900 1900 1 0 0
{
T 900 1850 9 8 1 1 0 5 1
pinlabel=Vcc
T 950 2000 5 8 1 1 0 0 1
pinnumber=4
T 900 1700 5 8 0 1 0 5 1
pintype=pwr
T 850 2000 5 8 0 1 0 6 1
pinseq=4
}
B 400 400 1000 1500 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
L 400 1400 700 1400 3 0 0 0 -1 -1
L 700 1400 1000 1600 3 0 0 0 -1 -1
L 700 1400 1000 1200 3 0 0 0 -1 -1
L 1000 1600 1000 1200 3 0 0 0 -1 -1
L 1100 1400 1100 900 3 0 0 0 -1 -1
L 1400 1100 1100 1100 3 0 0 0 -1 -1
L 400 900 700 900 3 0 0 0 -1 -1
V 1100 1100 7 3 0 0 0 -1 -1 1 -1 -1 -1 -1 -1
L 1000 900 1100 900 3 0 0 0 -1 -1
L 1000 900 700 1100 3 0 0 0 -1 -1
L 700 1100 700 700 3 0 0 0 -1 -1
L 1000 900 700 700 3 0 0 0 -1 -1
L 1000 1400 1100 1400 3 0 0 0 -1 -1
