 
****************************************
Report : area
Design : DEC_LUT_Decoder24bits_clk
Version: U-2022.12-SP6
Date   : Mon May  5 23:06:58 2025
****************************************

Library(s) Used:

    fsa0m_a_generic_core_ss1p62v125c (File: /usr/cad/Library/CBDK018_UMC_Faraday_v1.0/CIC/SynopsysDC/db/fsa0m_a_generic_core_ss1p62v125c.db)

Number of ports:                         3855
Number of nets:                         14764
Number of cells:                        12434
Number of combinational cells:          12302
Number of sequential cells:                67
Number of macros/black boxes:               0
Number of buf/inv:                       2618
Number of references:                     211

Combinational area:             200155.938679
Buf/Inv area:                    27320.126157
Noncombinational area:            3806.006378
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:                203961.945057
Total area:                 undefined
1
