// Seed: 2033914496
module module_0;
  assign module_1.id_0 = 0;
  logic [7:0] id_1;
  assign id_1[-1] = 1'b0;
  genvar id_2;
  assign id_2 = id_2;
endmodule
module module_1 (
    input supply0 id_0,
    input tri id_1,
    output uwire id_2,
    input supply0 id_3,
    input wor id_4,
    input wand id_5,
    output supply1 id_6
);
  wire id_8;
  integer id_9, id_10;
  module_0 modCall_1 ();
  assign id_2 = id_9;
  always @(1) #1;
endmodule
module module_2 (
    input supply1 id_0,
    input supply1 id_1,
    input wand id_2,
    input tri0 id_3,
    input tri1 id_4,
    input supply1 id_5,
    input wire id_6
);
  localparam id_8 = -1'b0 - -1'b0;
  bit id_9, id_10, id_11, id_12;
  wire id_13;
  wire id_14;
  module_0 modCall_1 ();
  always @(posedge 1'b0 or negedge 1 + 1 - 1'b0) begin : LABEL_0
    id_11 <= -1'b0;
    if (id_8) begin : LABEL_1
      id_9 <= -1;
      id_9 = id_5;
      $signed(5);
      ;
    end
  end
endmodule
