{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Web Edition " "Info: Version 7.2 Build 151 09/26/2007 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 18 00:48:13 2014 " "Info: Processing started: Sun May 18 00:48:13 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Adder -c Adder --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Adder -c Adder --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "a\[1\] cout 12.598 ns Longest " "Info: Longest tpd from source pin \"a\[1\]\" to destination pin \"cout\" is 12.598 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.850 ns) 0.850 ns a\[1\] 1 PIN PIN_B9 4 " "Info: 1: + IC(0.000 ns) + CELL(0.850 ns) = 0.850 ns; Loc. = PIN_B9; Fanout = 4; PIN Node = 'a\[1\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { a[1] } "NODE_NAME" } } { "EightbitLAAdder.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex3.1/EightbitLAAdder.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(5.100 ns) + CELL(0.436 ns) 6.386 ns SuperAdder:comb_4\|WideOr0~198 2 COMB LCCOMB_X23_Y35_N10 1 " "Info: 2: + IC(5.100 ns) + CELL(0.436 ns) = 6.386 ns; Loc. = LCCOMB_X23_Y35_N10; Fanout = 1; COMB Node = 'SuperAdder:comb_4\|WideOr0~198'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.536 ns" { a[1] SuperAdder:comb_4|WideOr0~198 } "NODE_NAME" } } { "SuperAdder.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex3.1/SuperAdder.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.249 ns) + CELL(0.150 ns) 6.785 ns SuperAdder:comb_4\|WideOr0~199 3 COMB LCCOMB_X23_Y35_N18 2 " "Info: 3: + IC(0.249 ns) + CELL(0.150 ns) = 6.785 ns; Loc. = LCCOMB_X23_Y35_N18; Fanout = 2; COMB Node = 'SuperAdder:comb_4\|WideOr0~199'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.399 ns" { SuperAdder:comb_4|WideOr0~198 SuperAdder:comb_4|WideOr0~199 } "NODE_NAME" } } { "SuperAdder.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex3.1/SuperAdder.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.263 ns) + CELL(0.420 ns) 7.468 ns SuperAdder:comb_4\|WideOr0~200 4 COMB LCCOMB_X23_Y35_N2 4 " "Info: 4: + IC(0.263 ns) + CELL(0.420 ns) = 7.468 ns; Loc. = LCCOMB_X23_Y35_N2; Fanout = 4; COMB Node = 'SuperAdder:comb_4\|WideOr0~200'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.683 ns" { SuperAdder:comb_4|WideOr0~199 SuperAdder:comb_4|WideOr0~200 } "NODE_NAME" } } { "SuperAdder.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex3.1/SuperAdder.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.459 ns) + CELL(0.413 ns) 8.340 ns SuperAdder:comb_5\|s\[3\]~282 5 COMB LCCOMB_X24_Y35_N18 2 " "Info: 5: + IC(0.459 ns) + CELL(0.413 ns) = 8.340 ns; Loc. = LCCOMB_X24_Y35_N18; Fanout = 2; COMB Node = 'SuperAdder:comb_5\|s\[3\]~282'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.872 ns" { SuperAdder:comb_4|WideOr0~200 SuperAdder:comb_5|s[3]~282 } "NODE_NAME" } } { "SuperAdder.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex3.1/SuperAdder.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.256 ns) + CELL(0.420 ns) 9.016 ns SuperAdder:comb_5\|WideOr0~262 6 COMB LCCOMB_X24_Y35_N2 1 " "Info: 6: + IC(0.256 ns) + CELL(0.420 ns) = 9.016 ns; Loc. = LCCOMB_X24_Y35_N2; Fanout = 1; COMB Node = 'SuperAdder:comb_5\|WideOr0~262'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { SuperAdder:comb_5|s[3]~282 SuperAdder:comb_5|WideOr0~262 } "NODE_NAME" } } { "SuperAdder.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex3.1/SuperAdder.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.814 ns) + CELL(2.768 ns) 12.598 ns cout 7 PIN PIN_F12 0 " "Info: 7: + IC(0.814 ns) + CELL(2.768 ns) = 12.598 ns; Loc. = PIN_F12; Fanout = 0; PIN Node = 'cout'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.582 ns" { SuperAdder:comb_5|WideOr0~262 cout } "NODE_NAME" } } { "EightbitLAAdder.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex3.1/EightbitLAAdder.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.457 ns ( 43.32 % ) " "Info: Total cell delay = 5.457 ns ( 43.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.141 ns ( 56.68 % ) " "Info: Total interconnect delay = 7.141 ns ( 56.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "12.598 ns" { a[1] SuperAdder:comb_4|WideOr0~198 SuperAdder:comb_4|WideOr0~199 SuperAdder:comb_4|WideOr0~200 SuperAdder:comb_5|s[3]~282 SuperAdder:comb_5|WideOr0~262 cout } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "12.598 ns" { a[1] {} a[1]~combout {} SuperAdder:comb_4|WideOr0~198 {} SuperAdder:comb_4|WideOr0~199 {} SuperAdder:comb_4|WideOr0~200 {} SuperAdder:comb_5|s[3]~282 {} SuperAdder:comb_5|WideOr0~262 {} cout {} } { 0.000ns 0.000ns 5.100ns 0.249ns 0.263ns 0.459ns 0.256ns 0.814ns } { 0.000ns 0.850ns 0.436ns 0.150ns 0.420ns 0.413ns 0.420ns 2.768ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "178 " "Info: Allocated 178 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 18 00:48:13 2014 " "Info: Processing ended: Sun May 18 00:48:13 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
