`timescale 1ns/1ps
module tb_lfsr;

reg clk, reset;
wire [7:0] out;

lfsr uut (.clk(clk), .reset(reset), .out(out));

initial begin
    $dumpfile("lfsr.vcd");
    $dumpvars(0, tb_lfsr);

    clk = 0; reset = 1; #10;
    reset = 0;

    #300 $finish;
end

always #5 clk = ~clk;

endmodule
