// Copyright (C) 2020  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition"

// DATE "04/01/2024 19:08:22"

// 
// Device: Altera 5CSEMA4U23C6 Package UFBGA672
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module fir_filter (
	clk,
	rst,
	data_in,
	data_out);
input 	clk;
input 	rst;
input 	[15:0] data_in;
output 	[31:0] data_out;

// Design Ports Information
// data_out[0]	=>  Location: PIN_AF13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_out[1]	=>  Location: PIN_AE8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_out[2]	=>  Location: PIN_AD11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_out[3]	=>  Location: PIN_AG6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_out[4]	=>  Location: PIN_T11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_out[5]	=>  Location: PIN_AH6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_out[6]	=>  Location: PIN_Y13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_out[7]	=>  Location: PIN_U13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_out[8]	=>  Location: PIN_AG8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_out[9]	=>  Location: PIN_AH3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_out[10]	=>  Location: PIN_AF9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_out[11]	=>  Location: PIN_AH4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_out[12]	=>  Location: PIN_U10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_out[13]	=>  Location: PIN_AF10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_out[14]	=>  Location: PIN_AH11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_out[15]	=>  Location: PIN_AF5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_out[16]	=>  Location: PIN_AA13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_out[17]	=>  Location: PIN_AE11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_out[18]	=>  Location: PIN_AG9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_out[19]	=>  Location: PIN_AE4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_out[20]	=>  Location: PIN_AH5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_out[21]	=>  Location: PIN_AF7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_out[22]	=>  Location: PIN_U11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_out[23]	=>  Location: PIN_AG5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_out[24]	=>  Location: PIN_V12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_out[25]	=>  Location: PIN_T12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_out[26]	=>  Location: PIN_AH2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_out[27]	=>  Location: PIN_AD12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_out[28]	=>  Location: PIN_T13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_out[29]	=>  Location: PIN_W12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_out[30]	=>  Location: PIN_AE12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_out[31]	=>  Location: PIN_AF11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rst	=>  Location: PIN_W11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[0]	=>  Location: PIN_T8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[1]	=>  Location: PIN_AD4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[2]	=>  Location: PIN_AA11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[3]	=>  Location: PIN_AE9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[4]	=>  Location: PIN_AE6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[5]	=>  Location: PIN_AA4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[6]	=>  Location: PIN_U9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[7]	=>  Location: PIN_AB4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[8]	=>  Location: PIN_AF6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[9]	=>  Location: PIN_AF8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[10]	=>  Location: PIN_AF4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[11]	=>  Location: PIN_AG13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[12]	=>  Location: PIN_AE7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[13]	=>  Location: PIN_AH8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[14]	=>  Location: PIN_AD10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[15]	=>  Location: PIN_AH7,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \Mult0~39 ;
wire \Mult0~40 ;
wire \Mult0~41 ;
wire \Mult0~42 ;
wire \Mult0~43 ;
wire \Mult0~44 ;
wire \Mult0~45 ;
wire \Mult0~46 ;
wire \Mult0~47 ;
wire \Mult0~48 ;
wire \Mult0~49 ;
wire \Mult0~50 ;
wire \Mult0~51 ;
wire \Mult0~52 ;
wire \Mult0~53 ;
wire \Mult0~54 ;
wire \Mult0~55 ;
wire \Mult0~56 ;
wire \Mult0~57 ;
wire \Mult0~58 ;
wire \Mult0~59 ;
wire \Mult0~60 ;
wire \Mult0~61 ;
wire \Mult0~62 ;
wire \Mult0~63 ;
wire \Mult0~64 ;
wire \Mult0~65 ;
wire \Mult0~66 ;
wire \Mult0~67 ;
wire \Mult0~68 ;
wire \Mult0~69 ;
wire \Mult0~70 ;
wire \Mult0~71 ;
wire \Mult1~40 ;
wire \Mult1~41 ;
wire \Mult1~42 ;
wire \Mult1~43 ;
wire \Mult1~44 ;
wire \Mult1~45 ;
wire \Mult1~46 ;
wire \Mult1~47 ;
wire \Mult1~48 ;
wire \Mult1~49 ;
wire \Mult1~50 ;
wire \Mult1~51 ;
wire \Mult1~52 ;
wire \Mult1~53 ;
wire \Mult1~54 ;
wire \Mult1~55 ;
wire \Mult1~56 ;
wire \Mult1~57 ;
wire \Mult1~58 ;
wire \Mult1~59 ;
wire \Mult1~60 ;
wire \Mult1~61 ;
wire \Mult1~62 ;
wire \Mult1~63 ;
wire \Mult1~64 ;
wire \Mult1~65 ;
wire \Mult1~66 ;
wire \Mult1~67 ;
wire \Mult1~68 ;
wire \Mult1~69 ;
wire \Mult1~70 ;
wire \Mult1~71 ;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \clk~input_o ;
wire \clk~inputCLKENA0_outclk ;
wire \rst~input_o ;
wire \rst~inputCLKENA0_outclk ;
wire \shift_reg_rtl_1|auto_generated|cntr6|counter_comb_bita0~sumout ;
wire \shift_reg_rtl_1|auto_generated|cntr6|counter_reg_bit0~q ;
wire \shift_reg_rtl_1|auto_generated|cntr6|counter_comb_bita0~COUT ;
wire \shift_reg_rtl_1|auto_generated|cntr6|counter_comb_bita1~sumout ;
wire \shift_reg_rtl_1|auto_generated|cntr6|counter_reg_bit1~0_combout ;
wire \shift_reg_rtl_1|auto_generated|cntr6|counter_reg_bit1~q ;
wire \shift_reg_rtl_1|auto_generated|cntr6|counter_comb_bita1~COUT ;
wire \shift_reg_rtl_1|auto_generated|cntr6|counter_comb_bita2~sumout ;
wire \shift_reg_rtl_1|auto_generated|cntr6|counter_reg_bit2~0_combout ;
wire \shift_reg_rtl_1|auto_generated|cntr6|counter_reg_bit2~q ;
wire \shift_reg_rtl_1|auto_generated|cntr6|counter_comb_bita2~COUT ;
wire \shift_reg_rtl_1|auto_generated|cntr6|counter_comb_bita3~sumout ;
wire \shift_reg_rtl_1|auto_generated|cntr6|counter_reg_bit3~0_combout ;
wire \shift_reg_rtl_1|auto_generated|cntr6|counter_reg_bit3~q ;
wire \shift_reg_rtl_1|auto_generated|cntr6|counter_comb_bita3~COUT ;
wire \shift_reg_rtl_1|auto_generated|cntr6|counter_comb_bita4~sumout ;
wire \shift_reg_rtl_1|auto_generated|cntr6|counter_reg_bit4~q ;
wire \shift_reg_rtl_1|auto_generated|cntr6|counter_comb_bita4~COUT ;
wire \shift_reg_rtl_1|auto_generated|cntr6|counter_comb_bita5~sumout ;
wire \shift_reg_rtl_1|auto_generated|cntr6|counter_reg_bit5~0_combout ;
wire \shift_reg_rtl_1|auto_generated|cntr6|counter_reg_bit5~q ;
wire \shift_reg_rtl_1|auto_generated|cntr6|counter_comb_bita5~COUT ;
wire \shift_reg_rtl_1|auto_generated|cntr6|counter_comb_bita5~1_sumout ;
wire \shift_reg_rtl_1|auto_generated|dffe7~0_combout ;
wire \shift_reg_rtl_1|auto_generated|dffe7~q ;
wire \data_in[15]~input_o ;
wire \shift_reg[0][15]~q ;
wire \shift_reg_rtl_1|auto_generated|cntr1|counter_comb_bita0~sumout ;
wire \shift_reg_rtl_1|auto_generated|cntr1|counter_comb_bita0~COUT ;
wire \shift_reg_rtl_1|auto_generated|cntr1|counter_comb_bita1~sumout ;
wire \shift_reg_rtl_1|auto_generated|cntr1|counter_reg_bit[1]~DUPLICATE_q ;
wire \shift_reg_rtl_1|auto_generated|cntr1|counter_comb_bita1~COUT ;
wire \shift_reg_rtl_1|auto_generated|cntr1|counter_comb_bita2~sumout ;
wire \shift_reg_rtl_1|auto_generated|cntr1|counter_comb_bita2~COUT ;
wire \shift_reg_rtl_1|auto_generated|cntr1|counter_comb_bita3~sumout ;
wire \shift_reg_rtl_1|auto_generated|cntr1|counter_reg_bit[3]~DUPLICATE_q ;
wire \shift_reg_rtl_1|auto_generated|cntr1|counter_comb_bita3~COUT ;
wire \shift_reg_rtl_1|auto_generated|cntr1|counter_comb_bita4~sumout ;
wire \shift_reg_rtl_1|auto_generated|cntr1|counter_comb_bita4~COUT ;
wire \shift_reg_rtl_1|auto_generated|cntr1|counter_comb_bita5~sumout ;
wire \shift_reg_rtl_1|auto_generated|cntr1|counter_reg_bit[5]~DUPLICATE_q ;
wire \shift_reg_rtl_1|auto_generated|cmpr4_aeb_int~0_combout ;
wire \shift_reg_rtl_1|auto_generated|cntr1|counter_comb_bita5~COUT ;
wire \shift_reg_rtl_1|auto_generated|cntr1|counter_comb_bita5~1_sumout ;
wire \shift_reg_rtl_1|auto_generated|cntr1|cout_actual~combout ;
wire \shift_reg_rtl_1|auto_generated|op_1~1_sumout ;
wire \shift_reg_rtl_1|auto_generated|op_1~2 ;
wire \shift_reg_rtl_1|auto_generated|op_1~5_sumout ;
wire \shift_reg_rtl_1|auto_generated|dffe3a[1]~0_combout ;
wire \shift_reg_rtl_1|auto_generated|dffe3a[1]~_wirecell_combout ;
wire \shift_reg_rtl_1|auto_generated|op_1~6 ;
wire \shift_reg_rtl_1|auto_generated|op_1~9_sumout ;
wire \shift_reg_rtl_1|auto_generated|op_1~10 ;
wire \shift_reg_rtl_1|auto_generated|op_1~13_sumout ;
wire \shift_reg_rtl_1|auto_generated|op_2~0_combout ;
wire \shift_reg_rtl_1|auto_generated|cmpr4_aeb_int~1_combout ;
wire \shift_reg_rtl_1|auto_generated|op_1~14 ;
wire \shift_reg_rtl_1|auto_generated|op_1~17_sumout ;
wire \shift_reg_rtl_1|auto_generated|op_1~18 ;
wire \shift_reg_rtl_1|auto_generated|op_1~21_sumout ;
wire \data_in[14]~input_o ;
wire \shift_reg[0][14]~q ;
wire \data_in[13]~input_o ;
wire \shift_reg[0][13]~q ;
wire \data_in[12]~input_o ;
wire \shift_reg[0][12]~q ;
wire \data_in[11]~input_o ;
wire \shift_reg[0][11]~feeder_combout ;
wire \shift_reg[0][11]~q ;
wire \data_in[10]~input_o ;
wire \shift_reg[0][10]~q ;
wire \data_in[9]~input_o ;
wire \shift_reg[0][9]~q ;
wire \data_in[8]~input_o ;
wire \shift_reg[0][8]~q ;
wire \data_in[7]~input_o ;
wire \shift_reg[0][7]~feeder_combout ;
wire \shift_reg[0][7]~q ;
wire \data_in[6]~input_o ;
wire \shift_reg[0][6]~q ;
wire \data_in[5]~input_o ;
wire \shift_reg[0][5]~feeder_combout ;
wire \shift_reg[0][5]~q ;
wire \data_in[4]~input_o ;
wire \shift_reg[0][4]~feeder_combout ;
wire \shift_reg[0][4]~q ;
wire \data_in[3]~input_o ;
wire \shift_reg[0][3]~q ;
wire \data_in[2]~input_o ;
wire \shift_reg[0][2]~feeder_combout ;
wire \shift_reg[0][2]~q ;
wire \data_in[1]~input_o ;
wire \shift_reg[0][1]~feeder_combout ;
wire \shift_reg[0][1]~q ;
wire \data_in[0]~input_o ;
wire \shift_reg[0][0]~feeder_combout ;
wire \shift_reg[0][0]~q ;
wire \shift_reg_rtl_1|auto_generated|altsyncram5|ram_block8a15 ;
wire \shift_reg_rtl_1|auto_generated|altsyncram5|ram_block8a14 ;
wire \shift_reg_rtl_1|auto_generated|altsyncram5|ram_block8a13 ;
wire \shift_reg_rtl_1|auto_generated|altsyncram5|ram_block8a12 ;
wire \shift_reg_rtl_1|auto_generated|altsyncram5|ram_block8a11 ;
wire \shift_reg_rtl_1|auto_generated|altsyncram5|ram_block8a10 ;
wire \shift_reg_rtl_1|auto_generated|altsyncram5|ram_block8a9 ;
wire \shift_reg_rtl_1|auto_generated|altsyncram5|ram_block8a8 ;
wire \shift_reg_rtl_1|auto_generated|altsyncram5|ram_block8a7 ;
wire \shift_reg_rtl_1|auto_generated|altsyncram5|ram_block8a6 ;
wire \shift_reg_rtl_1|auto_generated|altsyncram5|ram_block8a5 ;
wire \shift_reg_rtl_1|auto_generated|altsyncram5|ram_block8a4 ;
wire \shift_reg_rtl_1|auto_generated|altsyncram5|ram_block8a3 ;
wire \shift_reg_rtl_1|auto_generated|altsyncram5|ram_block8a2 ;
wire \shift_reg_rtl_1|auto_generated|altsyncram5|ram_block8a1 ;
wire \shift_reg_rtl_1|auto_generated|altsyncram5|ram_block8a0~portbdataout ;
wire \mult[49][0] ;
wire \mult_reg[49][0]~q ;
wire \Add1~1_sumout ;
wire \shift_reg_rtl_0|auto_generated|cntr6|counter_comb_bita0~sumout ;
wire \shift_reg_rtl_0|auto_generated|cntr6|counter_reg_bit0~0_combout ;
wire \shift_reg_rtl_0|auto_generated|cntr6|counter_reg_bit0~q ;
wire \shift_reg_rtl_0|auto_generated|cntr6|counter_comb_bita0~COUT ;
wire \shift_reg_rtl_0|auto_generated|cntr6|counter_comb_bita1~sumout ;
wire \shift_reg_rtl_0|auto_generated|cntr6|counter_reg_bit1~0_combout ;
wire \shift_reg_rtl_0|auto_generated|cntr6|counter_reg_bit1~q ;
wire \shift_reg_rtl_0|auto_generated|cntr6|counter_comb_bita1~COUT ;
wire \shift_reg_rtl_0|auto_generated|cntr6|counter_comb_bita2~sumout ;
wire \shift_reg_rtl_0|auto_generated|cntr6|counter_reg_bit2~0_combout ;
wire \shift_reg_rtl_0|auto_generated|cntr6|counter_reg_bit2~q ;
wire \shift_reg_rtl_0|auto_generated|cntr6|counter_comb_bita2~COUT ;
wire \shift_reg_rtl_0|auto_generated|cntr6|counter_comb_bita3~sumout ;
wire \shift_reg_rtl_0|auto_generated|cntr6|counter_reg_bit3~0_combout ;
wire \shift_reg_rtl_0|auto_generated|cntr6|counter_reg_bit3~q ;
wire \shift_reg_rtl_0|auto_generated|cntr6|counter_comb_bita3~COUT ;
wire \shift_reg_rtl_0|auto_generated|cntr6|counter_comb_bita4~sumout ;
wire \shift_reg_rtl_0|auto_generated|cntr6|counter_reg_bit4~q ;
wire \shift_reg_rtl_0|auto_generated|cntr6|counter_comb_bita4~COUT ;
wire \shift_reg_rtl_0|auto_generated|cntr6|counter_comb_bita5~sumout ;
wire \shift_reg_rtl_0|auto_generated|cntr6|counter_reg_bit5~0_combout ;
wire \shift_reg_rtl_0|auto_generated|cntr6|counter_reg_bit5~q ;
wire \shift_reg_rtl_0|auto_generated|cntr6|counter_comb_bita5~COUT ;
wire \shift_reg_rtl_0|auto_generated|cntr6|counter_comb_bita5~1_sumout ;
wire \shift_reg_rtl_0|auto_generated|dffe7~0_combout ;
wire \shift_reg_rtl_0|auto_generated|dffe7~q ;
wire \shift_reg[49][15]~_Duplicate_1_q ;
wire \shift_reg_rtl_0|auto_generated|cntr1|counter_comb_bita0~sumout ;
wire \shift_reg_rtl_0|auto_generated|cntr1|counter_comb_bita0~COUT ;
wire \shift_reg_rtl_0|auto_generated|cntr1|counter_comb_bita1~sumout ;
wire \shift_reg_rtl_0|auto_generated|cntr1|counter_comb_bita1~COUT ;
wire \shift_reg_rtl_0|auto_generated|cntr1|counter_comb_bita2~sumout ;
wire \shift_reg_rtl_0|auto_generated|cntr1|counter_comb_bita2~COUT ;
wire \shift_reg_rtl_0|auto_generated|cntr1|counter_comb_bita3~sumout ;
wire \shift_reg_rtl_0|auto_generated|cntr1|counter_comb_bita3~COUT ;
wire \shift_reg_rtl_0|auto_generated|cntr1|counter_comb_bita4~sumout ;
wire \shift_reg_rtl_0|auto_generated|cntr1|counter_comb_bita4~COUT ;
wire \shift_reg_rtl_0|auto_generated|cntr1|counter_comb_bita5~sumout ;
wire \shift_reg_rtl_0|auto_generated|cntr1|counter_reg_bit[5]~DUPLICATE_q ;
wire \shift_reg_rtl_0|auto_generated|cntr1|cmpr9|aneb_result_wire[0]~0_combout ;
wire \shift_reg_rtl_0|auto_generated|cntr1|counter_comb_bita5~COUT ;
wire \shift_reg_rtl_0|auto_generated|cntr1|counter_comb_bita5~1_sumout ;
wire \shift_reg_rtl_0|auto_generated|cntr1|cout_actual~combout ;
wire \shift_reg_rtl_0|auto_generated|cntr1|counter_reg_bit[4]~DUPLICATE_q ;
wire \shift_reg_rtl_0|auto_generated|cntr1|counter_reg_bit[1]~DUPLICATE_q ;
wire \shift_reg_rtl_0|auto_generated|cmpr4_aeb_int~0_combout ;
wire \shift_reg_rtl_0|auto_generated|op_2~0_combout ;
wire \shift_reg_rtl_0|auto_generated|op_1~1_sumout ;
wire \shift_reg_rtl_0|auto_generated|op_1~2 ;
wire \shift_reg_rtl_0|auto_generated|op_1~5_sumout ;
wire \shift_reg_rtl_0|auto_generated|dffe3a[1]~0_combout ;
wire \shift_reg_rtl_0|auto_generated|dffe3a[1]~_wirecell_combout ;
wire \shift_reg_rtl_0|auto_generated|op_1~6 ;
wire \shift_reg_rtl_0|auto_generated|op_1~9_sumout ;
wire \shift_reg_rtl_0|auto_generated|op_1~10 ;
wire \shift_reg_rtl_0|auto_generated|op_1~13_sumout ;
wire \shift_reg_rtl_0|auto_generated|op_1~14 ;
wire \shift_reg_rtl_0|auto_generated|op_1~17_sumout ;
wire \shift_reg_rtl_0|auto_generated|op_1~18 ;
wire \shift_reg_rtl_0|auto_generated|op_1~21_sumout ;
wire \shift_reg[49][14]~_Duplicate_1feeder_combout ;
wire \shift_reg[49][14]~_Duplicate_1_q ;
wire \shift_reg[49][13]~_Duplicate_1_q ;
wire \shift_reg[49][12]~_Duplicate_1feeder_combout ;
wire \shift_reg[49][12]~_Duplicate_1_q ;
wire \shift_reg[49][11]~_Duplicate_1_q ;
wire \shift_reg[49][10]~_Duplicate_1_q ;
wire \shift_reg[49][9]~_Duplicate_1_q ;
wire \shift_reg[49][8]~_Duplicate_1feeder_combout ;
wire \shift_reg[49][8]~_Duplicate_1_q ;
wire \shift_reg[49][7]~_Duplicate_1_q ;
wire \shift_reg[49][6]~_Duplicate_1feeder_combout ;
wire \shift_reg[49][6]~_Duplicate_1_q ;
wire \shift_reg[49][5]~_Duplicate_1feeder_combout ;
wire \shift_reg[49][5]~_Duplicate_1_q ;
wire \shift_reg[49][4]~_Duplicate_1_q ;
wire \shift_reg[49][3]~_Duplicate_1_q ;
wire \shift_reg[49][2]~_Duplicate_1_q ;
wire \shift_reg[49][1]~_Duplicate_1_q ;
wire \shift_reg[49][0]~_Duplicate_1feeder_combout ;
wire \shift_reg[49][0]~_Duplicate_1_q ;
wire \shift_reg_rtl_0|auto_generated|altsyncram5|ram_block8a15 ;
wire \shift_reg_rtl_0|auto_generated|altsyncram5|ram_block8a14 ;
wire \shift_reg_rtl_0|auto_generated|altsyncram5|ram_block8a13 ;
wire \shift_reg_rtl_0|auto_generated|altsyncram5|ram_block8a12 ;
wire \shift_reg_rtl_0|auto_generated|altsyncram5|ram_block8a11 ;
wire \shift_reg_rtl_0|auto_generated|altsyncram5|ram_block8a10 ;
wire \shift_reg_rtl_0|auto_generated|altsyncram5|ram_block8a9 ;
wire \shift_reg_rtl_0|auto_generated|altsyncram5|ram_block8a8 ;
wire \shift_reg_rtl_0|auto_generated|altsyncram5|ram_block8a7 ;
wire \shift_reg_rtl_0|auto_generated|altsyncram5|ram_block8a6 ;
wire \shift_reg_rtl_0|auto_generated|altsyncram5|ram_block8a5 ;
wire \shift_reg_rtl_0|auto_generated|altsyncram5|ram_block8a4 ;
wire \shift_reg_rtl_0|auto_generated|altsyncram5|ram_block8a3 ;
wire \shift_reg_rtl_0|auto_generated|altsyncram5|ram_block8a2 ;
wire \shift_reg_rtl_0|auto_generated|altsyncram5|ram_block8a1 ;
wire \shift_reg_rtl_0|auto_generated|altsyncram5|ram_block8a0~portbdataout ;
wire \mult[99][0] ;
wire \mult_reg[99][0]~feeder_combout ;
wire \mult_reg[99][0]~q ;
wire \Add2~1_sumout ;
wire \Add3~1_sumout ;
wire \Add0~17_sumout ;
wire \Add0~6 ;
wire \Add0~9_sumout ;
wire \Add0~10 ;
wire \Add0~25_sumout ;
wire \Add0~26 ;
wire \Add0~29_sumout ;
wire \LessThan0~0_combout ;
wire \Add0~30 ;
wire \Add0~13_sumout ;
wire \LessThan0~1_combout ;
wire \Add0~18 ;
wire \Add0~21_sumout ;
wire \Add0~22 ;
wire \Add0~1_sumout ;
wire \Add0~2 ;
wire \Add0~5_sumout ;
wire \Equal0~0_combout ;
wire \data_out[1]~0_combout ;
wire \data_out[0]~reg0_q ;
wire \mult[99][1] ;
wire \mult_reg[99][1]~feeder_combout ;
wire \mult_reg[99][1]~q ;
wire \Add2~2 ;
wire \Add2~5_sumout ;
wire \mult[49][1] ;
wire \mult_reg[49][1]~feeder_combout ;
wire \mult_reg[49][1]~q ;
wire \Add1~2 ;
wire \Add1~5_sumout ;
wire \Add3~2 ;
wire \Add3~5_sumout ;
wire \data_out[1]~reg0_q ;
wire \mult[49][2] ;
wire \mult_reg[49][2]~q ;
wire \Add1~6 ;
wire \Add1~9_sumout ;
wire \mult[99][2] ;
wire \mult_reg[99][2]~feeder_combout ;
wire \mult_reg[99][2]~q ;
wire \Add2~6 ;
wire \Add2~9_sumout ;
wire \Add3~6 ;
wire \Add3~9_sumout ;
wire \data_out[2]~reg0_q ;
wire \mult[99][3] ;
wire \mult_reg[99][3]~feeder_combout ;
wire \mult_reg[99][3]~q ;
wire \Add2~10 ;
wire \Add2~13_sumout ;
wire \mult[49][3] ;
wire \mult_reg[49][3]~q ;
wire \Add1~10 ;
wire \Add1~13_sumout ;
wire \Add3~10 ;
wire \Add3~13_sumout ;
wire \data_out[3]~reg0_q ;
wire \mult[99][4] ;
wire \mult_reg[99][4]~feeder_combout ;
wire \mult_reg[99][4]~q ;
wire \Add2~14 ;
wire \Add2~17_sumout ;
wire \mult[49][4] ;
wire \mult_reg[49][4]~q ;
wire \Add1~14 ;
wire \Add1~17_sumout ;
wire \Add3~14 ;
wire \Add3~17_sumout ;
wire \data_out[4]~reg0_q ;
wire \mult[49][5] ;
wire \mult_reg[49][5]~q ;
wire \Add1~18 ;
wire \Add1~21_sumout ;
wire \mult[99][5] ;
wire \mult_reg[99][5]~q ;
wire \Add2~18 ;
wire \Add2~21_sumout ;
wire \Add3~18 ;
wire \Add3~21_sumout ;
wire \data_out[5]~reg0_q ;
wire \mult[99][6] ;
wire \mult_reg[99][6]~feeder_combout ;
wire \mult_reg[99][6]~q ;
wire \Add2~22 ;
wire \Add2~25_sumout ;
wire \mult[49][6] ;
wire \mult_reg[49][6]~q ;
wire \Add1~22 ;
wire \Add1~25_sumout ;
wire \Add3~22 ;
wire \Add3~25_sumout ;
wire \data_out[6]~reg0_q ;
wire \mult[49][7] ;
wire \mult_reg[49][7]~feeder_combout ;
wire \mult_reg[49][7]~q ;
wire \Add1~26 ;
wire \Add1~29_sumout ;
wire \mult[99][7] ;
wire \mult_reg[99][7]~q ;
wire \Add2~26 ;
wire \Add2~29_sumout ;
wire \Add3~26 ;
wire \Add3~29_sumout ;
wire \data_out[7]~reg0_q ;
wire \mult[49][8] ;
wire \mult_reg[49][8]~q ;
wire \Add1~30 ;
wire \Add1~33_sumout ;
wire \mult[99][8] ;
wire \mult_reg[99][8]~feeder_combout ;
wire \mult_reg[99][8]~q ;
wire \Add2~30 ;
wire \Add2~33_sumout ;
wire \Add3~30 ;
wire \Add3~33_sumout ;
wire \data_out[8]~reg0_q ;
wire \mult[49][9] ;
wire \mult_reg[49][9]~q ;
wire \Add1~34 ;
wire \Add1~37_sumout ;
wire \mult[99][9] ;
wire \mult_reg[99][9]~feeder_combout ;
wire \mult_reg[99][9]~q ;
wire \Add2~34 ;
wire \Add2~37_sumout ;
wire \Add3~34 ;
wire \Add3~37_sumout ;
wire \data_out[9]~reg0_q ;
wire \mult[49][10] ;
wire \mult_reg[49][10]~feeder_combout ;
wire \mult_reg[49][10]~q ;
wire \Add1~38 ;
wire \Add1~41_sumout ;
wire \mult[99][10] ;
wire \mult_reg[99][10]~feeder_combout ;
wire \mult_reg[99][10]~q ;
wire \Add2~38 ;
wire \Add2~41_sumout ;
wire \Add3~38 ;
wire \Add3~41_sumout ;
wire \data_out[10]~reg0_q ;
wire \mult[99][11] ;
wire \mult_reg[99][11]~feeder_combout ;
wire \mult_reg[99][11]~q ;
wire \Add2~42 ;
wire \Add2~45_sumout ;
wire \mult[49][11] ;
wire \mult_reg[49][11]~feeder_combout ;
wire \mult_reg[49][11]~q ;
wire \Add1~42 ;
wire \Add1~45_sumout ;
wire \Add3~42 ;
wire \Add3~45_sumout ;
wire \data_out[11]~reg0_q ;
wire \mult[49][12] ;
wire \mult_reg[49][12]~feeder_combout ;
wire \mult_reg[49][12]~q ;
wire \Add1~46 ;
wire \Add1~49_sumout ;
wire \mult[99][12] ;
wire \mult_reg[99][12]~feeder_combout ;
wire \mult_reg[99][12]~q ;
wire \Add2~46 ;
wire \Add2~49_sumout ;
wire \Add3~46 ;
wire \Add3~49_sumout ;
wire \data_out[12]~reg0_q ;
wire \mult[99][13] ;
wire \mult_reg[99][13]~feeder_combout ;
wire \mult_reg[99][13]~q ;
wire \Add2~50 ;
wire \Add2~53_sumout ;
wire \mult[49][13] ;
wire \mult_reg[49][13]~feeder_combout ;
wire \mult_reg[49][13]~q ;
wire \Add1~50 ;
wire \Add1~53_sumout ;
wire \Add3~50 ;
wire \Add3~53_sumout ;
wire \data_out[13]~reg0_q ;
wire \mult[99][14] ;
wire \mult_reg[99][14]~q ;
wire \Add2~54 ;
wire \Add2~57_sumout ;
wire \mult[49][14] ;
wire \mult_reg[49][14]~feeder_combout ;
wire \mult_reg[49][14]~q ;
wire \Add1~54 ;
wire \Add1~57_sumout ;
wire \Add3~54 ;
wire \Add3~57_sumout ;
wire \data_out[14]~reg0_q ;
wire \mult[99][15] ;
wire \mult_reg[99][15]~feeder_combout ;
wire \mult_reg[99][15]~q ;
wire \Add2~58 ;
wire \Add2~61_sumout ;
wire \mult[49][15] ;
wire \mult_reg[49][15]~feeder_combout ;
wire \mult_reg[49][15]~q ;
wire \Add1~58 ;
wire \Add1~61_sumout ;
wire \Add3~58 ;
wire \Add3~61_sumout ;
wire \data_out[15]~reg0_q ;
wire \mult[49][16] ;
wire \mult_reg[49][16]~q ;
wire \Add1~62 ;
wire \Add1~65_sumout ;
wire \mult[99][16] ;
wire \mult_reg[99][16]~feeder_combout ;
wire \mult_reg[99][16]~q ;
wire \Add2~62 ;
wire \Add2~65_sumout ;
wire \Add3~62 ;
wire \Add3~65_sumout ;
wire \data_out[16]~reg0_q ;
wire \mult[99][17] ;
wire \mult_reg[99][17]~feeder_combout ;
wire \mult_reg[99][17]~q ;
wire \Add2~66 ;
wire \Add2~69_sumout ;
wire \mult[49][17] ;
wire \mult_reg[49][17]~q ;
wire \Add1~66 ;
wire \Add1~69_sumout ;
wire \Add3~66 ;
wire \Add3~69_sumout ;
wire \data_out[17]~reg0_q ;
wire \mult[49][18] ;
wire \mult_reg[49][18]~q ;
wire \Add1~70 ;
wire \Add1~73_sumout ;
wire \mult[99][18] ;
wire \mult_reg[99][18]~feeder_combout ;
wire \mult_reg[99][18]~q ;
wire \Add2~70 ;
wire \Add2~73_sumout ;
wire \Add3~70 ;
wire \Add3~73_sumout ;
wire \data_out[18]~reg0_q ;
wire \mult[99][19] ;
wire \mult_reg[99][19]~q ;
wire \Add2~74 ;
wire \Add2~77_sumout ;
wire \mult[49][19] ;
wire \mult_reg[49][19]~feeder_combout ;
wire \mult_reg[49][19]~q ;
wire \Add1~74 ;
wire \Add1~77_sumout ;
wire \Add3~74 ;
wire \Add3~77_sumout ;
wire \data_out[19]~reg0_q ;
wire \mult[49][20] ;
wire \mult_reg[49][20]~feeder_combout ;
wire \mult_reg[49][20]~q ;
wire \Add1~78 ;
wire \Add1~81_sumout ;
wire \mult[99][20] ;
wire \mult_reg[99][20]~feeder_combout ;
wire \mult_reg[99][20]~q ;
wire \Add2~78 ;
wire \Add2~81_sumout ;
wire \Add3~78 ;
wire \Add3~81_sumout ;
wire \data_out[20]~reg0_q ;
wire \mult[49][21] ;
wire \mult_reg[49][21]~q ;
wire \Add1~82 ;
wire \Add1~85_sumout ;
wire \mult[99][21] ;
wire \mult_reg[99][21]~feeder_combout ;
wire \mult_reg[99][21]~q ;
wire \Add2~82 ;
wire \Add2~85_sumout ;
wire \Add3~82 ;
wire \Add3~85_sumout ;
wire \data_out[21]~reg0_q ;
wire \mult[49][22] ;
wire \mult_reg[49][22]~feeder_combout ;
wire \mult_reg[49][22]~q ;
wire \Add1~86 ;
wire \Add1~89_sumout ;
wire \mult[99][22] ;
wire \mult_reg[99][22]~q ;
wire \Add2~86 ;
wire \Add2~89_sumout ;
wire \Add3~86 ;
wire \Add3~89_sumout ;
wire \data_out[22]~reg0_q ;
wire \mult[49][23] ;
wire \mult_reg[49][23]~q ;
wire \Add1~90 ;
wire \Add1~93_sumout ;
wire \mult[99][23] ;
wire \mult_reg[99][23]~q ;
wire \Add2~90 ;
wire \Add2~93_sumout ;
wire \Add3~90 ;
wire \Add3~93_sumout ;
wire \data_out[23]~reg0_q ;
wire \mult[49][24] ;
wire \mult_reg[49][24]~q ;
wire \Add1~94 ;
wire \Add1~97_sumout ;
wire \mult[99][24] ;
wire \mult_reg[99][24]~feeder_combout ;
wire \mult_reg[99][24]~q ;
wire \Add2~94 ;
wire \Add2~97_sumout ;
wire \Add3~94 ;
wire \Add3~97_sumout ;
wire \data_out[24]~reg0_q ;
wire \mult[49][25] ;
wire \mult_reg[49][25]~q ;
wire \Add1~98 ;
wire \Add1~101_sumout ;
wire \mult[99][25] ;
wire \mult_reg[99][25]~q ;
wire \Add2~98 ;
wire \Add2~101_sumout ;
wire \Add3~98 ;
wire \Add3~101_sumout ;
wire \data_out[25]~reg0_q ;
wire \mult[49][26] ;
wire \mult_reg[49][26]~feeder_combout ;
wire \mult_reg[49][26]~q ;
wire \Add1~102 ;
wire \Add1~105_sumout ;
wire \mult[99][26] ;
wire \mult_reg[99][26]~feeder_combout ;
wire \mult_reg[99][26]~q ;
wire \Add2~102 ;
wire \Add2~105_sumout ;
wire \Add3~102 ;
wire \Add3~105_sumout ;
wire \data_out[26]~reg0_q ;
wire \mult[49][27] ;
wire \mult_reg[49][27]~feeder_combout ;
wire \mult_reg[49][27]~q ;
wire \Add1~106 ;
wire \Add1~109_sumout ;
wire \mult[99][27] ;
wire \mult_reg[99][27]~feeder_combout ;
wire \mult_reg[99][27]~q ;
wire \Add2~106 ;
wire \Add2~109_sumout ;
wire \Add3~106 ;
wire \Add3~109_sumout ;
wire \data_out[27]~reg0_q ;
wire \mult[99][28] ;
wire \mult_reg[99][28]~feeder_combout ;
wire \mult_reg[99][28]~q ;
wire \Add2~110 ;
wire \Add2~113_sumout ;
wire \mult[49][28] ;
wire \mult_reg[49][28]~feeder_combout ;
wire \mult_reg[49][28]~q ;
wire \Add1~110 ;
wire \Add1~113_sumout ;
wire \Add3~110 ;
wire \Add3~113_sumout ;
wire \data_out[28]~reg0_q ;
wire \mult[49][29] ;
wire \mult_reg[49][29]~feeder_combout ;
wire \mult_reg[49][29]~q ;
wire \Add1~114 ;
wire \Add1~117_sumout ;
wire \mult[99][29] ;
wire \mult_reg[99][29]~feeder_combout ;
wire \mult_reg[99][29]~q ;
wire \Add2~114 ;
wire \Add2~117_sumout ;
wire \Add3~114 ;
wire \Add3~117_sumout ;
wire \data_out[29]~reg0_q ;
wire \mult[49][31] ;
wire \mult_reg[49][30]~feeder_combout ;
wire \mult_reg[49][30]~q ;
wire \Add1~118 ;
wire \Add1~121_sumout ;
wire \mult[99][30] ;
wire \mult_reg[99][30]~feeder_combout ;
wire \mult_reg[99][30]~q ;
wire \Add2~118 ;
wire \Add2~121_sumout ;
wire \Add3~118 ;
wire \Add3~121_sumout ;
wire \data_out[30]~reg0_q ;
wire \mult[99][31] ;
wire \mult_reg[99][31]~feeder_combout ;
wire \mult_reg[99][31]~q ;
wire \Add2~122 ;
wire \Add2~125_sumout ;
wire \Add1~122 ;
wire \Add1~125_sumout ;
wire \Add3~122 ;
wire \Add3~125_sumout ;
wire \data_out[31]~reg0_q ;
wire [5:0] \shift_reg_rtl_1|auto_generated|dffe3a ;
wire [7:0] counter;
wire [31:0] accum_reg_half1;
wire [5:0] \shift_reg_rtl_1|auto_generated|cntr1|counter_reg_bit ;
wire [31:0] accum_reg_half2;
wire [5:0] \shift_reg_rtl_0|auto_generated|cntr1|counter_reg_bit ;
wire [5:0] \shift_reg_rtl_0|auto_generated|dffe3a ;

wire [63:0] \Mult0~8_RESULTA_bus ;
wire [63:0] \Mult1~8_RESULTA_bus ;
wire [39:0] \shift_reg_rtl_1|auto_generated|altsyncram5|ram_block8a0_PORTBDATAOUT_bus ;
wire [39:0] \shift_reg_rtl_0|auto_generated|altsyncram5|ram_block8a0_PORTBDATAOUT_bus ;

assign \mult[49][0]  = \Mult0~8_RESULTA_bus [0];
assign \mult[49][1]  = \Mult0~8_RESULTA_bus [1];
assign \mult[49][2]  = \Mult0~8_RESULTA_bus [2];
assign \mult[49][3]  = \Mult0~8_RESULTA_bus [3];
assign \mult[49][4]  = \Mult0~8_RESULTA_bus [4];
assign \mult[49][5]  = \Mult0~8_RESULTA_bus [5];
assign \mult[49][6]  = \Mult0~8_RESULTA_bus [6];
assign \mult[49][7]  = \Mult0~8_RESULTA_bus [7];
assign \mult[49][8]  = \Mult0~8_RESULTA_bus [8];
assign \mult[49][9]  = \Mult0~8_RESULTA_bus [9];
assign \mult[49][10]  = \Mult0~8_RESULTA_bus [10];
assign \mult[49][11]  = \Mult0~8_RESULTA_bus [11];
assign \mult[49][12]  = \Mult0~8_RESULTA_bus [12];
assign \mult[49][13]  = \Mult0~8_RESULTA_bus [13];
assign \mult[49][14]  = \Mult0~8_RESULTA_bus [14];
assign \mult[49][15]  = \Mult0~8_RESULTA_bus [15];
assign \mult[49][16]  = \Mult0~8_RESULTA_bus [16];
assign \mult[49][17]  = \Mult0~8_RESULTA_bus [17];
assign \mult[49][18]  = \Mult0~8_RESULTA_bus [18];
assign \mult[49][19]  = \Mult0~8_RESULTA_bus [19];
assign \mult[49][20]  = \Mult0~8_RESULTA_bus [20];
assign \mult[49][21]  = \Mult0~8_RESULTA_bus [21];
assign \mult[49][22]  = \Mult0~8_RESULTA_bus [22];
assign \mult[49][23]  = \Mult0~8_RESULTA_bus [23];
assign \mult[49][24]  = \Mult0~8_RESULTA_bus [24];
assign \mult[49][25]  = \Mult0~8_RESULTA_bus [25];
assign \mult[49][26]  = \Mult0~8_RESULTA_bus [26];
assign \mult[49][27]  = \Mult0~8_RESULTA_bus [27];
assign \mult[49][28]  = \Mult0~8_RESULTA_bus [28];
assign \mult[49][29]  = \Mult0~8_RESULTA_bus [29];
assign \mult[49][31]  = \Mult0~8_RESULTA_bus [30];
assign \Mult0~39  = \Mult0~8_RESULTA_bus [31];
assign \Mult0~40  = \Mult0~8_RESULTA_bus [32];
assign \Mult0~41  = \Mult0~8_RESULTA_bus [33];
assign \Mult0~42  = \Mult0~8_RESULTA_bus [34];
assign \Mult0~43  = \Mult0~8_RESULTA_bus [35];
assign \Mult0~44  = \Mult0~8_RESULTA_bus [36];
assign \Mult0~45  = \Mult0~8_RESULTA_bus [37];
assign \Mult0~46  = \Mult0~8_RESULTA_bus [38];
assign \Mult0~47  = \Mult0~8_RESULTA_bus [39];
assign \Mult0~48  = \Mult0~8_RESULTA_bus [40];
assign \Mult0~49  = \Mult0~8_RESULTA_bus [41];
assign \Mult0~50  = \Mult0~8_RESULTA_bus [42];
assign \Mult0~51  = \Mult0~8_RESULTA_bus [43];
assign \Mult0~52  = \Mult0~8_RESULTA_bus [44];
assign \Mult0~53  = \Mult0~8_RESULTA_bus [45];
assign \Mult0~54  = \Mult0~8_RESULTA_bus [46];
assign \Mult0~55  = \Mult0~8_RESULTA_bus [47];
assign \Mult0~56  = \Mult0~8_RESULTA_bus [48];
assign \Mult0~57  = \Mult0~8_RESULTA_bus [49];
assign \Mult0~58  = \Mult0~8_RESULTA_bus [50];
assign \Mult0~59  = \Mult0~8_RESULTA_bus [51];
assign \Mult0~60  = \Mult0~8_RESULTA_bus [52];
assign \Mult0~61  = \Mult0~8_RESULTA_bus [53];
assign \Mult0~62  = \Mult0~8_RESULTA_bus [54];
assign \Mult0~63  = \Mult0~8_RESULTA_bus [55];
assign \Mult0~64  = \Mult0~8_RESULTA_bus [56];
assign \Mult0~65  = \Mult0~8_RESULTA_bus [57];
assign \Mult0~66  = \Mult0~8_RESULTA_bus [58];
assign \Mult0~67  = \Mult0~8_RESULTA_bus [59];
assign \Mult0~68  = \Mult0~8_RESULTA_bus [60];
assign \Mult0~69  = \Mult0~8_RESULTA_bus [61];
assign \Mult0~70  = \Mult0~8_RESULTA_bus [62];
assign \Mult0~71  = \Mult0~8_RESULTA_bus [63];

assign \mult[99][0]  = \Mult1~8_RESULTA_bus [0];
assign \mult[99][1]  = \Mult1~8_RESULTA_bus [1];
assign \mult[99][2]  = \Mult1~8_RESULTA_bus [2];
assign \mult[99][3]  = \Mult1~8_RESULTA_bus [3];
assign \mult[99][4]  = \Mult1~8_RESULTA_bus [4];
assign \mult[99][5]  = \Mult1~8_RESULTA_bus [5];
assign \mult[99][6]  = \Mult1~8_RESULTA_bus [6];
assign \mult[99][7]  = \Mult1~8_RESULTA_bus [7];
assign \mult[99][8]  = \Mult1~8_RESULTA_bus [8];
assign \mult[99][9]  = \Mult1~8_RESULTA_bus [9];
assign \mult[99][10]  = \Mult1~8_RESULTA_bus [10];
assign \mult[99][11]  = \Mult1~8_RESULTA_bus [11];
assign \mult[99][12]  = \Mult1~8_RESULTA_bus [12];
assign \mult[99][13]  = \Mult1~8_RESULTA_bus [13];
assign \mult[99][14]  = \Mult1~8_RESULTA_bus [14];
assign \mult[99][15]  = \Mult1~8_RESULTA_bus [15];
assign \mult[99][16]  = \Mult1~8_RESULTA_bus [16];
assign \mult[99][17]  = \Mult1~8_RESULTA_bus [17];
assign \mult[99][18]  = \Mult1~8_RESULTA_bus [18];
assign \mult[99][19]  = \Mult1~8_RESULTA_bus [19];
assign \mult[99][20]  = \Mult1~8_RESULTA_bus [20];
assign \mult[99][21]  = \Mult1~8_RESULTA_bus [21];
assign \mult[99][22]  = \Mult1~8_RESULTA_bus [22];
assign \mult[99][23]  = \Mult1~8_RESULTA_bus [23];
assign \mult[99][24]  = \Mult1~8_RESULTA_bus [24];
assign \mult[99][25]  = \Mult1~8_RESULTA_bus [25];
assign \mult[99][26]  = \Mult1~8_RESULTA_bus [26];
assign \mult[99][27]  = \Mult1~8_RESULTA_bus [27];
assign \mult[99][28]  = \Mult1~8_RESULTA_bus [28];
assign \mult[99][29]  = \Mult1~8_RESULTA_bus [29];
assign \mult[99][30]  = \Mult1~8_RESULTA_bus [30];
assign \mult[99][31]  = \Mult1~8_RESULTA_bus [31];
assign \Mult1~40  = \Mult1~8_RESULTA_bus [32];
assign \Mult1~41  = \Mult1~8_RESULTA_bus [33];
assign \Mult1~42  = \Mult1~8_RESULTA_bus [34];
assign \Mult1~43  = \Mult1~8_RESULTA_bus [35];
assign \Mult1~44  = \Mult1~8_RESULTA_bus [36];
assign \Mult1~45  = \Mult1~8_RESULTA_bus [37];
assign \Mult1~46  = \Mult1~8_RESULTA_bus [38];
assign \Mult1~47  = \Mult1~8_RESULTA_bus [39];
assign \Mult1~48  = \Mult1~8_RESULTA_bus [40];
assign \Mult1~49  = \Mult1~8_RESULTA_bus [41];
assign \Mult1~50  = \Mult1~8_RESULTA_bus [42];
assign \Mult1~51  = \Mult1~8_RESULTA_bus [43];
assign \Mult1~52  = \Mult1~8_RESULTA_bus [44];
assign \Mult1~53  = \Mult1~8_RESULTA_bus [45];
assign \Mult1~54  = \Mult1~8_RESULTA_bus [46];
assign \Mult1~55  = \Mult1~8_RESULTA_bus [47];
assign \Mult1~56  = \Mult1~8_RESULTA_bus [48];
assign \Mult1~57  = \Mult1~8_RESULTA_bus [49];
assign \Mult1~58  = \Mult1~8_RESULTA_bus [50];
assign \Mult1~59  = \Mult1~8_RESULTA_bus [51];
assign \Mult1~60  = \Mult1~8_RESULTA_bus [52];
assign \Mult1~61  = \Mult1~8_RESULTA_bus [53];
assign \Mult1~62  = \Mult1~8_RESULTA_bus [54];
assign \Mult1~63  = \Mult1~8_RESULTA_bus [55];
assign \Mult1~64  = \Mult1~8_RESULTA_bus [56];
assign \Mult1~65  = \Mult1~8_RESULTA_bus [57];
assign \Mult1~66  = \Mult1~8_RESULTA_bus [58];
assign \Mult1~67  = \Mult1~8_RESULTA_bus [59];
assign \Mult1~68  = \Mult1~8_RESULTA_bus [60];
assign \Mult1~69  = \Mult1~8_RESULTA_bus [61];
assign \Mult1~70  = \Mult1~8_RESULTA_bus [62];
assign \Mult1~71  = \Mult1~8_RESULTA_bus [63];

assign \shift_reg_rtl_1|auto_generated|altsyncram5|ram_block8a0~portbdataout  = \shift_reg_rtl_1|auto_generated|altsyncram5|ram_block8a0_PORTBDATAOUT_bus [0];
assign \shift_reg_rtl_1|auto_generated|altsyncram5|ram_block8a1  = \shift_reg_rtl_1|auto_generated|altsyncram5|ram_block8a0_PORTBDATAOUT_bus [1];
assign \shift_reg_rtl_1|auto_generated|altsyncram5|ram_block8a2  = \shift_reg_rtl_1|auto_generated|altsyncram5|ram_block8a0_PORTBDATAOUT_bus [2];
assign \shift_reg_rtl_1|auto_generated|altsyncram5|ram_block8a3  = \shift_reg_rtl_1|auto_generated|altsyncram5|ram_block8a0_PORTBDATAOUT_bus [3];
assign \shift_reg_rtl_1|auto_generated|altsyncram5|ram_block8a4  = \shift_reg_rtl_1|auto_generated|altsyncram5|ram_block8a0_PORTBDATAOUT_bus [4];
assign \shift_reg_rtl_1|auto_generated|altsyncram5|ram_block8a5  = \shift_reg_rtl_1|auto_generated|altsyncram5|ram_block8a0_PORTBDATAOUT_bus [5];
assign \shift_reg_rtl_1|auto_generated|altsyncram5|ram_block8a6  = \shift_reg_rtl_1|auto_generated|altsyncram5|ram_block8a0_PORTBDATAOUT_bus [6];
assign \shift_reg_rtl_1|auto_generated|altsyncram5|ram_block8a7  = \shift_reg_rtl_1|auto_generated|altsyncram5|ram_block8a0_PORTBDATAOUT_bus [7];
assign \shift_reg_rtl_1|auto_generated|altsyncram5|ram_block8a8  = \shift_reg_rtl_1|auto_generated|altsyncram5|ram_block8a0_PORTBDATAOUT_bus [8];
assign \shift_reg_rtl_1|auto_generated|altsyncram5|ram_block8a9  = \shift_reg_rtl_1|auto_generated|altsyncram5|ram_block8a0_PORTBDATAOUT_bus [9];
assign \shift_reg_rtl_1|auto_generated|altsyncram5|ram_block8a10  = \shift_reg_rtl_1|auto_generated|altsyncram5|ram_block8a0_PORTBDATAOUT_bus [10];
assign \shift_reg_rtl_1|auto_generated|altsyncram5|ram_block8a11  = \shift_reg_rtl_1|auto_generated|altsyncram5|ram_block8a0_PORTBDATAOUT_bus [11];
assign \shift_reg_rtl_1|auto_generated|altsyncram5|ram_block8a12  = \shift_reg_rtl_1|auto_generated|altsyncram5|ram_block8a0_PORTBDATAOUT_bus [12];
assign \shift_reg_rtl_1|auto_generated|altsyncram5|ram_block8a13  = \shift_reg_rtl_1|auto_generated|altsyncram5|ram_block8a0_PORTBDATAOUT_bus [13];
assign \shift_reg_rtl_1|auto_generated|altsyncram5|ram_block8a14  = \shift_reg_rtl_1|auto_generated|altsyncram5|ram_block8a0_PORTBDATAOUT_bus [14];
assign \shift_reg_rtl_1|auto_generated|altsyncram5|ram_block8a15  = \shift_reg_rtl_1|auto_generated|altsyncram5|ram_block8a0_PORTBDATAOUT_bus [15];

assign \shift_reg_rtl_0|auto_generated|altsyncram5|ram_block8a0~portbdataout  = \shift_reg_rtl_0|auto_generated|altsyncram5|ram_block8a0_PORTBDATAOUT_bus [0];
assign \shift_reg_rtl_0|auto_generated|altsyncram5|ram_block8a1  = \shift_reg_rtl_0|auto_generated|altsyncram5|ram_block8a0_PORTBDATAOUT_bus [1];
assign \shift_reg_rtl_0|auto_generated|altsyncram5|ram_block8a2  = \shift_reg_rtl_0|auto_generated|altsyncram5|ram_block8a0_PORTBDATAOUT_bus [2];
assign \shift_reg_rtl_0|auto_generated|altsyncram5|ram_block8a3  = \shift_reg_rtl_0|auto_generated|altsyncram5|ram_block8a0_PORTBDATAOUT_bus [3];
assign \shift_reg_rtl_0|auto_generated|altsyncram5|ram_block8a4  = \shift_reg_rtl_0|auto_generated|altsyncram5|ram_block8a0_PORTBDATAOUT_bus [4];
assign \shift_reg_rtl_0|auto_generated|altsyncram5|ram_block8a5  = \shift_reg_rtl_0|auto_generated|altsyncram5|ram_block8a0_PORTBDATAOUT_bus [5];
assign \shift_reg_rtl_0|auto_generated|altsyncram5|ram_block8a6  = \shift_reg_rtl_0|auto_generated|altsyncram5|ram_block8a0_PORTBDATAOUT_bus [6];
assign \shift_reg_rtl_0|auto_generated|altsyncram5|ram_block8a7  = \shift_reg_rtl_0|auto_generated|altsyncram5|ram_block8a0_PORTBDATAOUT_bus [7];
assign \shift_reg_rtl_0|auto_generated|altsyncram5|ram_block8a8  = \shift_reg_rtl_0|auto_generated|altsyncram5|ram_block8a0_PORTBDATAOUT_bus [8];
assign \shift_reg_rtl_0|auto_generated|altsyncram5|ram_block8a9  = \shift_reg_rtl_0|auto_generated|altsyncram5|ram_block8a0_PORTBDATAOUT_bus [9];
assign \shift_reg_rtl_0|auto_generated|altsyncram5|ram_block8a10  = \shift_reg_rtl_0|auto_generated|altsyncram5|ram_block8a0_PORTBDATAOUT_bus [10];
assign \shift_reg_rtl_0|auto_generated|altsyncram5|ram_block8a11  = \shift_reg_rtl_0|auto_generated|altsyncram5|ram_block8a0_PORTBDATAOUT_bus [11];
assign \shift_reg_rtl_0|auto_generated|altsyncram5|ram_block8a12  = \shift_reg_rtl_0|auto_generated|altsyncram5|ram_block8a0_PORTBDATAOUT_bus [12];
assign \shift_reg_rtl_0|auto_generated|altsyncram5|ram_block8a13  = \shift_reg_rtl_0|auto_generated|altsyncram5|ram_block8a0_PORTBDATAOUT_bus [13];
assign \shift_reg_rtl_0|auto_generated|altsyncram5|ram_block8a14  = \shift_reg_rtl_0|auto_generated|altsyncram5|ram_block8a0_PORTBDATAOUT_bus [14];
assign \shift_reg_rtl_0|auto_generated|altsyncram5|ram_block8a15  = \shift_reg_rtl_0|auto_generated|altsyncram5|ram_block8a0_PORTBDATAOUT_bus [15];

// Location: IOOBUF_X32_Y0_N59
cyclonev_io_obuf \data_out[0]~output (
	.i(\data_out[0]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data_out[0]),
	.obar());
// synopsys translate_off
defparam \data_out[0]~output .bus_hold = "false";
defparam \data_out[0]~output .open_drain_output = "false";
defparam \data_out[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N36
cyclonev_io_obuf \data_out[1]~output (
	.i(\data_out[1]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data_out[1]),
	.obar());
// synopsys translate_off
defparam \data_out[1]~output .bus_hold = "false";
defparam \data_out[1]~output .open_drain_output = "false";
defparam \data_out[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N2
cyclonev_io_obuf \data_out[2]~output (
	.i(\data_out[2]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data_out[2]),
	.obar());
// synopsys translate_off
defparam \data_out[2]~output .bus_hold = "false";
defparam \data_out[2]~output .open_drain_output = "false";
defparam \data_out[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X17_Y0_N93
cyclonev_io_obuf \data_out[3]~output (
	.i(\data_out[3]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data_out[3]),
	.obar());
// synopsys translate_off
defparam \data_out[3]~output .bus_hold = "false";
defparam \data_out[3]~output .open_drain_output = "false";
defparam \data_out[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y0_N2
cyclonev_io_obuf \data_out[4]~output (
	.i(\data_out[4]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data_out[4]),
	.obar());
// synopsys translate_off
defparam \data_out[4]~output .bus_hold = "false";
defparam \data_out[4]~output .open_drain_output = "false";
defparam \data_out[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y0_N36
cyclonev_io_obuf \data_out[5]~output (
	.i(\data_out[5]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data_out[5]),
	.obar());
// synopsys translate_off
defparam \data_out[5]~output .bus_hold = "false";
defparam \data_out[5]~output .open_drain_output = "false";
defparam \data_out[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N2
cyclonev_io_obuf \data_out[6]~output (
	.i(\data_out[6]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data_out[6]),
	.obar());
// synopsys translate_off
defparam \data_out[6]~output .bus_hold = "false";
defparam \data_out[6]~output .open_drain_output = "false";
defparam \data_out[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N19
cyclonev_io_obuf \data_out[7]~output (
	.i(\data_out[7]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data_out[7]),
	.obar());
// synopsys translate_off
defparam \data_out[7]~output .bus_hold = "false";
defparam \data_out[7]~output .open_drain_output = "false";
defparam \data_out[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N76
cyclonev_io_obuf \data_out[8]~output (
	.i(\data_out[8]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data_out[8]),
	.obar());
// synopsys translate_off
defparam \data_out[8]~output .bus_hold = "false";
defparam \data_out[8]~output .open_drain_output = "false";
defparam \data_out[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N36
cyclonev_io_obuf \data_out[9]~output (
	.i(\data_out[9]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data_out[9]),
	.obar());
// synopsys translate_off
defparam \data_out[9]~output .bus_hold = "false";
defparam \data_out[9]~output .open_drain_output = "false";
defparam \data_out[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N53
cyclonev_io_obuf \data_out[10]~output (
	.i(\data_out[10]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data_out[10]),
	.obar());
// synopsys translate_off
defparam \data_out[10]~output .bus_hold = "false";
defparam \data_out[10]~output .open_drain_output = "false";
defparam \data_out[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X19_Y0_N53
cyclonev_io_obuf \data_out[11]~output (
	.i(\data_out[11]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data_out[11]),
	.obar());
// synopsys translate_off
defparam \data_out[11]~output .bus_hold = "false";
defparam \data_out[11]~output .open_drain_output = "false";
defparam \data_out[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y0_N2
cyclonev_io_obuf \data_out[12]~output (
	.i(\data_out[12]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data_out[12]),
	.obar());
// synopsys translate_off
defparam \data_out[12]~output .bus_hold = "false";
defparam \data_out[12]~output .open_drain_output = "false";
defparam \data_out[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X17_Y0_N59
cyclonev_io_obuf \data_out[13]~output (
	.i(\data_out[13]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data_out[13]),
	.obar());
// synopsys translate_off
defparam \data_out[13]~output .bus_hold = "false";
defparam \data_out[13]~output .open_drain_output = "false";
defparam \data_out[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N53
cyclonev_io_obuf \data_out[14]~output (
	.i(\data_out[14]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data_out[14]),
	.obar());
// synopsys translate_off
defparam \data_out[14]~output .bus_hold = "false";
defparam \data_out[14]~output .open_drain_output = "false";
defparam \data_out[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X15_Y0_N36
cyclonev_io_obuf \data_out[15]~output (
	.i(\data_out[15]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data_out[15]),
	.obar());
// synopsys translate_off
defparam \data_out[15]~output .bus_hold = "false";
defparam \data_out[15]~output .open_drain_output = "false";
defparam \data_out[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N19
cyclonev_io_obuf \data_out[16]~output (
	.i(\data_out[16]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data_out[16]),
	.obar());
// synopsys translate_off
defparam \data_out[16]~output .bus_hold = "false";
defparam \data_out[16]~output .open_drain_output = "false";
defparam \data_out[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N19
cyclonev_io_obuf \data_out[17]~output (
	.i(\data_out[17]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data_out[17]),
	.obar());
// synopsys translate_off
defparam \data_out[17]~output .bus_hold = "false";
defparam \data_out[17]~output .open_drain_output = "false";
defparam \data_out[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N36
cyclonev_io_obuf \data_out[18]~output (
	.i(\data_out[18]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data_out[18]),
	.obar());
// synopsys translate_off
defparam \data_out[18]~output .bus_hold = "false";
defparam \data_out[18]~output .open_drain_output = "false";
defparam \data_out[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y0_N76
cyclonev_io_obuf \data_out[19]~output (
	.i(\data_out[19]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data_out[19]),
	.obar());
// synopsys translate_off
defparam \data_out[19]~output .bus_hold = "false";
defparam \data_out[19]~output .open_drain_output = "false";
defparam \data_out[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y0_N53
cyclonev_io_obuf \data_out[20]~output (
	.i(\data_out[20]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data_out[20]),
	.obar());
// synopsys translate_off
defparam \data_out[20]~output .bus_hold = "false";
defparam \data_out[20]~output .open_drain_output = "false";
defparam \data_out[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X17_Y0_N76
cyclonev_io_obuf \data_out[21]~output (
	.i(\data_out[21]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data_out[21]),
	.obar());
// synopsys translate_off
defparam \data_out[21]~output .bus_hold = "false";
defparam \data_out[21]~output .open_drain_output = "false";
defparam \data_out[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y0_N19
cyclonev_io_obuf \data_out[22]~output (
	.i(\data_out[22]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data_out[22]),
	.obar());
// synopsys translate_off
defparam \data_out[22]~output .bus_hold = "false";
defparam \data_out[22]~output .open_drain_output = "false";
defparam \data_out[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X19_Y0_N36
cyclonev_io_obuf \data_out[23]~output (
	.i(\data_out[23]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data_out[23]),
	.obar());
// synopsys translate_off
defparam \data_out[23]~output .bus_hold = "false";
defparam \data_out[23]~output .open_drain_output = "false";
defparam \data_out[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y0_N2
cyclonev_io_obuf \data_out[24]~output (
	.i(\data_out[24]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data_out[24]),
	.obar());
// synopsys translate_off
defparam \data_out[24]~output .bus_hold = "false";
defparam \data_out[24]~output .open_drain_output = "false";
defparam \data_out[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N19
cyclonev_io_obuf \data_out[25]~output (
	.i(\data_out[25]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data_out[25]),
	.obar());
// synopsys translate_off
defparam \data_out[25]~output .bus_hold = "false";
defparam \data_out[25]~output .open_drain_output = "false";
defparam \data_out[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N53
cyclonev_io_obuf \data_out[26]~output (
	.i(\data_out[26]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data_out[26]),
	.obar());
// synopsys translate_off
defparam \data_out[26]~output .bus_hold = "false";
defparam \data_out[26]~output .open_drain_output = "false";
defparam \data_out[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X19_Y0_N19
cyclonev_io_obuf \data_out[27]~output (
	.i(\data_out[27]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data_out[27]),
	.obar());
// synopsys translate_off
defparam \data_out[27]~output .bus_hold = "false";
defparam \data_out[27]~output .open_drain_output = "false";
defparam \data_out[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N2
cyclonev_io_obuf \data_out[28]~output (
	.i(\data_out[28]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data_out[28]),
	.obar());
// synopsys translate_off
defparam \data_out[28]~output .bus_hold = "false";
defparam \data_out[28]~output .open_drain_output = "false";
defparam \data_out[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y0_N19
cyclonev_io_obuf \data_out[29]~output (
	.i(\data_out[29]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data_out[29]),
	.obar());
// synopsys translate_off
defparam \data_out[29]~output .bus_hold = "false";
defparam \data_out[29]~output .open_drain_output = "false";
defparam \data_out[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X19_Y0_N2
cyclonev_io_obuf \data_out[30]~output (
	.i(\data_out[30]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data_out[30]),
	.obar());
// synopsys translate_off
defparam \data_out[30]~output .bus_hold = "false";
defparam \data_out[30]~output .open_drain_output = "false";
defparam \data_out[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X17_Y0_N42
cyclonev_io_obuf \data_out[31]~output (
	.i(\data_out[31]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data_out[31]),
	.obar());
// synopsys translate_off
defparam \data_out[31]~output .bus_hold = "false";
defparam \data_out[31]~output .open_drain_output = "false";
defparam \data_out[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X21_Y61_N1
cyclonev_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G12
cyclonev_clkena \clk~inputCLKENA0 (
	.inclk(\clk~input_o ),
	.ena(vcc),
	.outclk(\clk~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \clk~inputCLKENA0 .clock_type = "global clock";
defparam \clk~inputCLKENA0 .disable_mode = "low";
defparam \clk~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \clk~inputCLKENA0 .ena_register_power_up = "high";
defparam \clk~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: IOIBUF_X15_Y0_N18
cyclonev_io_ibuf \rst~input (
	.i(rst),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\rst~input_o ));
// synopsys translate_off
defparam \rst~input .bus_hold = "false";
defparam \rst~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G4
cyclonev_clkena \rst~inputCLKENA0 (
	.inclk(\rst~input_o ),
	.ena(vcc),
	.outclk(\rst~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \rst~inputCLKENA0 .clock_type = "global clock";
defparam \rst~inputCLKENA0 .disable_mode = "low";
defparam \rst~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \rst~inputCLKENA0 .ena_register_power_up = "high";
defparam \rst~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: LABCELL_X11_Y3_N0
cyclonev_lcell_comb \shift_reg_rtl_1|auto_generated|cntr6|counter_comb_bita0 (
// Equation(s):
// \shift_reg_rtl_1|auto_generated|cntr6|counter_comb_bita0~sumout  = SUM(( \shift_reg_rtl_1|auto_generated|cntr6|counter_reg_bit0~q  ) + ( VCC ) + ( !VCC ))
// \shift_reg_rtl_1|auto_generated|cntr6|counter_comb_bita0~COUT  = CARRY(( \shift_reg_rtl_1|auto_generated|cntr6|counter_reg_bit0~q  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\shift_reg_rtl_1|auto_generated|cntr6|counter_reg_bit0~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\shift_reg_rtl_1|auto_generated|cntr6|counter_comb_bita0~sumout ),
	.cout(\shift_reg_rtl_1|auto_generated|cntr6|counter_comb_bita0~COUT ),
	.shareout());
// synopsys translate_off
defparam \shift_reg_rtl_1|auto_generated|cntr6|counter_comb_bita0 .extended_lut = "off";
defparam \shift_reg_rtl_1|auto_generated|cntr6|counter_comb_bita0 .lut_mask = 64'h00000000000000FF;
defparam \shift_reg_rtl_1|auto_generated|cntr6|counter_comb_bita0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y3_N2
dffeas \shift_reg_rtl_1|auto_generated|cntr6|counter_reg_bit0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\shift_reg_rtl_1|auto_generated|cntr6|counter_comb_bita0~sumout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\shift_reg_rtl_1|auto_generated|cntr6|counter_comb_bita5~1_sumout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\shift_reg_rtl_1|auto_generated|cntr6|counter_reg_bit0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \shift_reg_rtl_1|auto_generated|cntr6|counter_reg_bit0 .is_wysiwyg = "true";
defparam \shift_reg_rtl_1|auto_generated|cntr6|counter_reg_bit0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y3_N3
cyclonev_lcell_comb \shift_reg_rtl_1|auto_generated|cntr6|counter_comb_bita1 (
// Equation(s):
// \shift_reg_rtl_1|auto_generated|cntr6|counter_comb_bita1~sumout  = SUM(( !\shift_reg_rtl_1|auto_generated|cntr6|counter_reg_bit1~q  ) + ( VCC ) + ( \shift_reg_rtl_1|auto_generated|cntr6|counter_comb_bita0~COUT  ))
// \shift_reg_rtl_1|auto_generated|cntr6|counter_comb_bita1~COUT  = CARRY(( !\shift_reg_rtl_1|auto_generated|cntr6|counter_reg_bit1~q  ) + ( VCC ) + ( \shift_reg_rtl_1|auto_generated|cntr6|counter_comb_bita0~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\shift_reg_rtl_1|auto_generated|cntr6|counter_reg_bit1~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\shift_reg_rtl_1|auto_generated|cntr6|counter_comb_bita0~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\shift_reg_rtl_1|auto_generated|cntr6|counter_comb_bita1~sumout ),
	.cout(\shift_reg_rtl_1|auto_generated|cntr6|counter_comb_bita1~COUT ),
	.shareout());
// synopsys translate_off
defparam \shift_reg_rtl_1|auto_generated|cntr6|counter_comb_bita1 .extended_lut = "off";
defparam \shift_reg_rtl_1|auto_generated|cntr6|counter_comb_bita1 .lut_mask = 64'h000000000000F0F0;
defparam \shift_reg_rtl_1|auto_generated|cntr6|counter_comb_bita1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y3_N39
cyclonev_lcell_comb \shift_reg_rtl_1|auto_generated|cntr6|counter_reg_bit1~0 (
// Equation(s):
// \shift_reg_rtl_1|auto_generated|cntr6|counter_reg_bit1~0_combout  = !\shift_reg_rtl_1|auto_generated|cntr6|counter_comb_bita1~sumout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\shift_reg_rtl_1|auto_generated|cntr6|counter_comb_bita1~sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\shift_reg_rtl_1|auto_generated|cntr6|counter_reg_bit1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \shift_reg_rtl_1|auto_generated|cntr6|counter_reg_bit1~0 .extended_lut = "off";
defparam \shift_reg_rtl_1|auto_generated|cntr6|counter_reg_bit1~0 .lut_mask = 64'hFF00FF00FF00FF00;
defparam \shift_reg_rtl_1|auto_generated|cntr6|counter_reg_bit1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y3_N41
dffeas \shift_reg_rtl_1|auto_generated|cntr6|counter_reg_bit1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\shift_reg_rtl_1|auto_generated|cntr6|counter_reg_bit1~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\shift_reg_rtl_1|auto_generated|cntr6|counter_comb_bita5~1_sumout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\shift_reg_rtl_1|auto_generated|cntr6|counter_reg_bit1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \shift_reg_rtl_1|auto_generated|cntr6|counter_reg_bit1 .is_wysiwyg = "true";
defparam \shift_reg_rtl_1|auto_generated|cntr6|counter_reg_bit1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y3_N6
cyclonev_lcell_comb \shift_reg_rtl_1|auto_generated|cntr6|counter_comb_bita2 (
// Equation(s):
// \shift_reg_rtl_1|auto_generated|cntr6|counter_comb_bita2~sumout  = SUM(( !\shift_reg_rtl_1|auto_generated|cntr6|counter_reg_bit2~q  ) + ( VCC ) + ( \shift_reg_rtl_1|auto_generated|cntr6|counter_comb_bita1~COUT  ))
// \shift_reg_rtl_1|auto_generated|cntr6|counter_comb_bita2~COUT  = CARRY(( !\shift_reg_rtl_1|auto_generated|cntr6|counter_reg_bit2~q  ) + ( VCC ) + ( \shift_reg_rtl_1|auto_generated|cntr6|counter_comb_bita1~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\shift_reg_rtl_1|auto_generated|cntr6|counter_reg_bit2~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\shift_reg_rtl_1|auto_generated|cntr6|counter_comb_bita1~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\shift_reg_rtl_1|auto_generated|cntr6|counter_comb_bita2~sumout ),
	.cout(\shift_reg_rtl_1|auto_generated|cntr6|counter_comb_bita2~COUT ),
	.shareout());
// synopsys translate_off
defparam \shift_reg_rtl_1|auto_generated|cntr6|counter_comb_bita2 .extended_lut = "off";
defparam \shift_reg_rtl_1|auto_generated|cntr6|counter_comb_bita2 .lut_mask = 64'h000000000000F0F0;
defparam \shift_reg_rtl_1|auto_generated|cntr6|counter_comb_bita2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y3_N48
cyclonev_lcell_comb \shift_reg_rtl_1|auto_generated|cntr6|counter_reg_bit2~0 (
// Equation(s):
// \shift_reg_rtl_1|auto_generated|cntr6|counter_reg_bit2~0_combout  = ( !\shift_reg_rtl_1|auto_generated|cntr6|counter_comb_bita2~sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\shift_reg_rtl_1|auto_generated|cntr6|counter_comb_bita2~sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\shift_reg_rtl_1|auto_generated|cntr6|counter_reg_bit2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \shift_reg_rtl_1|auto_generated|cntr6|counter_reg_bit2~0 .extended_lut = "off";
defparam \shift_reg_rtl_1|auto_generated|cntr6|counter_reg_bit2~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \shift_reg_rtl_1|auto_generated|cntr6|counter_reg_bit2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y3_N50
dffeas \shift_reg_rtl_1|auto_generated|cntr6|counter_reg_bit2 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\shift_reg_rtl_1|auto_generated|cntr6|counter_reg_bit2~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\shift_reg_rtl_1|auto_generated|cntr6|counter_comb_bita5~1_sumout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\shift_reg_rtl_1|auto_generated|cntr6|counter_reg_bit2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \shift_reg_rtl_1|auto_generated|cntr6|counter_reg_bit2 .is_wysiwyg = "true";
defparam \shift_reg_rtl_1|auto_generated|cntr6|counter_reg_bit2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y3_N9
cyclonev_lcell_comb \shift_reg_rtl_1|auto_generated|cntr6|counter_comb_bita3 (
// Equation(s):
// \shift_reg_rtl_1|auto_generated|cntr6|counter_comb_bita3~sumout  = SUM(( !\shift_reg_rtl_1|auto_generated|cntr6|counter_reg_bit3~q  ) + ( VCC ) + ( \shift_reg_rtl_1|auto_generated|cntr6|counter_comb_bita2~COUT  ))
// \shift_reg_rtl_1|auto_generated|cntr6|counter_comb_bita3~COUT  = CARRY(( !\shift_reg_rtl_1|auto_generated|cntr6|counter_reg_bit3~q  ) + ( VCC ) + ( \shift_reg_rtl_1|auto_generated|cntr6|counter_comb_bita2~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\shift_reg_rtl_1|auto_generated|cntr6|counter_reg_bit3~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\shift_reg_rtl_1|auto_generated|cntr6|counter_comb_bita2~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\shift_reg_rtl_1|auto_generated|cntr6|counter_comb_bita3~sumout ),
	.cout(\shift_reg_rtl_1|auto_generated|cntr6|counter_comb_bita3~COUT ),
	.shareout());
// synopsys translate_off
defparam \shift_reg_rtl_1|auto_generated|cntr6|counter_comb_bita3 .extended_lut = "off";
defparam \shift_reg_rtl_1|auto_generated|cntr6|counter_comb_bita3 .lut_mask = 64'h000000000000FF00;
defparam \shift_reg_rtl_1|auto_generated|cntr6|counter_comb_bita3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y3_N36
cyclonev_lcell_comb \shift_reg_rtl_1|auto_generated|cntr6|counter_reg_bit3~0 (
// Equation(s):
// \shift_reg_rtl_1|auto_generated|cntr6|counter_reg_bit3~0_combout  = ( !\shift_reg_rtl_1|auto_generated|cntr6|counter_comb_bita3~sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\shift_reg_rtl_1|auto_generated|cntr6|counter_comb_bita3~sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\shift_reg_rtl_1|auto_generated|cntr6|counter_reg_bit3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \shift_reg_rtl_1|auto_generated|cntr6|counter_reg_bit3~0 .extended_lut = "off";
defparam \shift_reg_rtl_1|auto_generated|cntr6|counter_reg_bit3~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \shift_reg_rtl_1|auto_generated|cntr6|counter_reg_bit3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y3_N38
dffeas \shift_reg_rtl_1|auto_generated|cntr6|counter_reg_bit3 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\shift_reg_rtl_1|auto_generated|cntr6|counter_reg_bit3~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\shift_reg_rtl_1|auto_generated|cntr6|counter_comb_bita5~1_sumout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\shift_reg_rtl_1|auto_generated|cntr6|counter_reg_bit3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \shift_reg_rtl_1|auto_generated|cntr6|counter_reg_bit3 .is_wysiwyg = "true";
defparam \shift_reg_rtl_1|auto_generated|cntr6|counter_reg_bit3 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y3_N12
cyclonev_lcell_comb \shift_reg_rtl_1|auto_generated|cntr6|counter_comb_bita4 (
// Equation(s):
// \shift_reg_rtl_1|auto_generated|cntr6|counter_comb_bita4~sumout  = SUM(( \shift_reg_rtl_1|auto_generated|cntr6|counter_reg_bit4~q  ) + ( VCC ) + ( \shift_reg_rtl_1|auto_generated|cntr6|counter_comb_bita3~COUT  ))
// \shift_reg_rtl_1|auto_generated|cntr6|counter_comb_bita4~COUT  = CARRY(( \shift_reg_rtl_1|auto_generated|cntr6|counter_reg_bit4~q  ) + ( VCC ) + ( \shift_reg_rtl_1|auto_generated|cntr6|counter_comb_bita3~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\shift_reg_rtl_1|auto_generated|cntr6|counter_reg_bit4~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\shift_reg_rtl_1|auto_generated|cntr6|counter_comb_bita3~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\shift_reg_rtl_1|auto_generated|cntr6|counter_comb_bita4~sumout ),
	.cout(\shift_reg_rtl_1|auto_generated|cntr6|counter_comb_bita4~COUT ),
	.shareout());
// synopsys translate_off
defparam \shift_reg_rtl_1|auto_generated|cntr6|counter_comb_bita4 .extended_lut = "off";
defparam \shift_reg_rtl_1|auto_generated|cntr6|counter_comb_bita4 .lut_mask = 64'h00000000000000FF;
defparam \shift_reg_rtl_1|auto_generated|cntr6|counter_comb_bita4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y3_N14
dffeas \shift_reg_rtl_1|auto_generated|cntr6|counter_reg_bit4 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\shift_reg_rtl_1|auto_generated|cntr6|counter_comb_bita4~sumout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\shift_reg_rtl_1|auto_generated|cntr6|counter_comb_bita5~1_sumout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\shift_reg_rtl_1|auto_generated|cntr6|counter_reg_bit4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \shift_reg_rtl_1|auto_generated|cntr6|counter_reg_bit4 .is_wysiwyg = "true";
defparam \shift_reg_rtl_1|auto_generated|cntr6|counter_reg_bit4 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y3_N15
cyclonev_lcell_comb \shift_reg_rtl_1|auto_generated|cntr6|counter_comb_bita5 (
// Equation(s):
// \shift_reg_rtl_1|auto_generated|cntr6|counter_comb_bita5~sumout  = SUM(( !\shift_reg_rtl_1|auto_generated|cntr6|counter_reg_bit5~q  ) + ( VCC ) + ( \shift_reg_rtl_1|auto_generated|cntr6|counter_comb_bita4~COUT  ))
// \shift_reg_rtl_1|auto_generated|cntr6|counter_comb_bita5~COUT  = CARRY(( !\shift_reg_rtl_1|auto_generated|cntr6|counter_reg_bit5~q  ) + ( VCC ) + ( \shift_reg_rtl_1|auto_generated|cntr6|counter_comb_bita4~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\shift_reg_rtl_1|auto_generated|cntr6|counter_reg_bit5~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\shift_reg_rtl_1|auto_generated|cntr6|counter_comb_bita4~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\shift_reg_rtl_1|auto_generated|cntr6|counter_comb_bita5~sumout ),
	.cout(\shift_reg_rtl_1|auto_generated|cntr6|counter_comb_bita5~COUT ),
	.shareout());
// synopsys translate_off
defparam \shift_reg_rtl_1|auto_generated|cntr6|counter_comb_bita5 .extended_lut = "off";
defparam \shift_reg_rtl_1|auto_generated|cntr6|counter_comb_bita5 .lut_mask = 64'h000000000000FF00;
defparam \shift_reg_rtl_1|auto_generated|cntr6|counter_comb_bita5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y3_N51
cyclonev_lcell_comb \shift_reg_rtl_1|auto_generated|cntr6|counter_reg_bit5~0 (
// Equation(s):
// \shift_reg_rtl_1|auto_generated|cntr6|counter_reg_bit5~0_combout  = ( !\shift_reg_rtl_1|auto_generated|cntr6|counter_comb_bita5~sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\shift_reg_rtl_1|auto_generated|cntr6|counter_comb_bita5~sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\shift_reg_rtl_1|auto_generated|cntr6|counter_reg_bit5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \shift_reg_rtl_1|auto_generated|cntr6|counter_reg_bit5~0 .extended_lut = "off";
defparam \shift_reg_rtl_1|auto_generated|cntr6|counter_reg_bit5~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \shift_reg_rtl_1|auto_generated|cntr6|counter_reg_bit5~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y3_N52
dffeas \shift_reg_rtl_1|auto_generated|cntr6|counter_reg_bit5 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\shift_reg_rtl_1|auto_generated|cntr6|counter_reg_bit5~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\shift_reg_rtl_1|auto_generated|cntr6|counter_comb_bita5~1_sumout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\shift_reg_rtl_1|auto_generated|cntr6|counter_reg_bit5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \shift_reg_rtl_1|auto_generated|cntr6|counter_reg_bit5 .is_wysiwyg = "true";
defparam \shift_reg_rtl_1|auto_generated|cntr6|counter_reg_bit5 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y3_N18
cyclonev_lcell_comb \shift_reg_rtl_1|auto_generated|cntr6|counter_comb_bita5~1 (
// Equation(s):
// \shift_reg_rtl_1|auto_generated|cntr6|counter_comb_bita5~1_sumout  = SUM(( GND ) + ( GND ) + ( \shift_reg_rtl_1|auto_generated|cntr6|counter_comb_bita5~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\shift_reg_rtl_1|auto_generated|cntr6|counter_comb_bita5~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\shift_reg_rtl_1|auto_generated|cntr6|counter_comb_bita5~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \shift_reg_rtl_1|auto_generated|cntr6|counter_comb_bita5~1 .extended_lut = "off";
defparam \shift_reg_rtl_1|auto_generated|cntr6|counter_comb_bita5~1 .lut_mask = 64'h0000FFFF00000000;
defparam \shift_reg_rtl_1|auto_generated|cntr6|counter_comb_bita5~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y3_N57
cyclonev_lcell_comb \shift_reg_rtl_1|auto_generated|dffe7~0 (
// Equation(s):
// \shift_reg_rtl_1|auto_generated|dffe7~0_combout  = ( !\shift_reg_rtl_1|auto_generated|cntr6|counter_comb_bita5~1_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\shift_reg_rtl_1|auto_generated|cntr6|counter_comb_bita5~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\shift_reg_rtl_1|auto_generated|dffe7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \shift_reg_rtl_1|auto_generated|dffe7~0 .extended_lut = "off";
defparam \shift_reg_rtl_1|auto_generated|dffe7~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \shift_reg_rtl_1|auto_generated|dffe7~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y3_N59
dffeas \shift_reg_rtl_1|auto_generated|dffe7 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\shift_reg_rtl_1|auto_generated|dffe7~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\shift_reg_rtl_1|auto_generated|dffe7~q ),
	.prn(vcc));
// synopsys translate_off
defparam \shift_reg_rtl_1|auto_generated|dffe7 .is_wysiwyg = "true";
defparam \shift_reg_rtl_1|auto_generated|dffe7 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N92
cyclonev_io_ibuf \data_in[15]~input (
	.i(data_in[15]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_in[15]~input_o ));
// synopsys translate_off
defparam \data_in[15]~input .bus_hold = "false";
defparam \data_in[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X22_Y3_N38
dffeas \shift_reg[0][15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\data_in[15]~input_o ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\shift_reg[0][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \shift_reg[0][15] .is_wysiwyg = "true";
defparam \shift_reg[0][15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y3_N30
cyclonev_lcell_comb \shift_reg_rtl_1|auto_generated|cntr1|counter_comb_bita0 (
// Equation(s):
// \shift_reg_rtl_1|auto_generated|cntr1|counter_comb_bita0~sumout  = SUM(( \shift_reg_rtl_1|auto_generated|cntr1|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))
// \shift_reg_rtl_1|auto_generated|cntr1|counter_comb_bita0~COUT  = CARRY(( \shift_reg_rtl_1|auto_generated|cntr1|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\shift_reg_rtl_1|auto_generated|cntr1|counter_reg_bit [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\shift_reg_rtl_1|auto_generated|cntr1|counter_comb_bita0~sumout ),
	.cout(\shift_reg_rtl_1|auto_generated|cntr1|counter_comb_bita0~COUT ),
	.shareout());
// synopsys translate_off
defparam \shift_reg_rtl_1|auto_generated|cntr1|counter_comb_bita0 .extended_lut = "off";
defparam \shift_reg_rtl_1|auto_generated|cntr1|counter_comb_bita0 .lut_mask = 64'h00000000000000FF;
defparam \shift_reg_rtl_1|auto_generated|cntr1|counter_comb_bita0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y3_N34
dffeas \shift_reg_rtl_1|auto_generated|cntr1|counter_reg_bit[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\shift_reg_rtl_1|auto_generated|cntr1|counter_comb_bita1~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\shift_reg_rtl_1|auto_generated|cntr1|cout_actual~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\shift_reg_rtl_1|auto_generated|cntr1|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \shift_reg_rtl_1|auto_generated|cntr1|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \shift_reg_rtl_1|auto_generated|cntr1|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y3_N33
cyclonev_lcell_comb \shift_reg_rtl_1|auto_generated|cntr1|counter_comb_bita1 (
// Equation(s):
// \shift_reg_rtl_1|auto_generated|cntr1|counter_comb_bita1~sumout  = SUM(( \shift_reg_rtl_1|auto_generated|cntr1|counter_reg_bit [1] ) + ( GND ) + ( \shift_reg_rtl_1|auto_generated|cntr1|counter_comb_bita0~COUT  ))
// \shift_reg_rtl_1|auto_generated|cntr1|counter_comb_bita1~COUT  = CARRY(( \shift_reg_rtl_1|auto_generated|cntr1|counter_reg_bit [1] ) + ( GND ) + ( \shift_reg_rtl_1|auto_generated|cntr1|counter_comb_bita0~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\shift_reg_rtl_1|auto_generated|cntr1|counter_reg_bit [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\shift_reg_rtl_1|auto_generated|cntr1|counter_comb_bita0~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\shift_reg_rtl_1|auto_generated|cntr1|counter_comb_bita1~sumout ),
	.cout(\shift_reg_rtl_1|auto_generated|cntr1|counter_comb_bita1~COUT ),
	.shareout());
// synopsys translate_off
defparam \shift_reg_rtl_1|auto_generated|cntr1|counter_comb_bita1 .extended_lut = "off";
defparam \shift_reg_rtl_1|auto_generated|cntr1|counter_comb_bita1 .lut_mask = 64'h0000FFFF000000FF;
defparam \shift_reg_rtl_1|auto_generated|cntr1|counter_comb_bita1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y3_N35
dffeas \shift_reg_rtl_1|auto_generated|cntr1|counter_reg_bit[1]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\shift_reg_rtl_1|auto_generated|cntr1|counter_comb_bita1~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\shift_reg_rtl_1|auto_generated|cntr1|cout_actual~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\shift_reg_rtl_1|auto_generated|cntr1|counter_reg_bit[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \shift_reg_rtl_1|auto_generated|cntr1|counter_reg_bit[1]~DUPLICATE .is_wysiwyg = "true";
defparam \shift_reg_rtl_1|auto_generated|cntr1|counter_reg_bit[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y3_N40
dffeas \shift_reg_rtl_1|auto_generated|cntr1|counter_reg_bit[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\shift_reg_rtl_1|auto_generated|cntr1|counter_comb_bita3~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\shift_reg_rtl_1|auto_generated|cntr1|cout_actual~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\shift_reg_rtl_1|auto_generated|cntr1|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \shift_reg_rtl_1|auto_generated|cntr1|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \shift_reg_rtl_1|auto_generated|cntr1|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y3_N36
cyclonev_lcell_comb \shift_reg_rtl_1|auto_generated|cntr1|counter_comb_bita2 (
// Equation(s):
// \shift_reg_rtl_1|auto_generated|cntr1|counter_comb_bita2~sumout  = SUM(( \shift_reg_rtl_1|auto_generated|cntr1|counter_reg_bit [2] ) + ( GND ) + ( \shift_reg_rtl_1|auto_generated|cntr1|counter_comb_bita1~COUT  ))
// \shift_reg_rtl_1|auto_generated|cntr1|counter_comb_bita2~COUT  = CARRY(( \shift_reg_rtl_1|auto_generated|cntr1|counter_reg_bit [2] ) + ( GND ) + ( \shift_reg_rtl_1|auto_generated|cntr1|counter_comb_bita1~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\shift_reg_rtl_1|auto_generated|cntr1|counter_reg_bit [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\shift_reg_rtl_1|auto_generated|cntr1|counter_comb_bita1~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\shift_reg_rtl_1|auto_generated|cntr1|counter_comb_bita2~sumout ),
	.cout(\shift_reg_rtl_1|auto_generated|cntr1|counter_comb_bita2~COUT ),
	.shareout());
// synopsys translate_off
defparam \shift_reg_rtl_1|auto_generated|cntr1|counter_comb_bita2 .extended_lut = "off";
defparam \shift_reg_rtl_1|auto_generated|cntr1|counter_comb_bita2 .lut_mask = 64'h0000FFFF000000FF;
defparam \shift_reg_rtl_1|auto_generated|cntr1|counter_comb_bita2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y3_N38
dffeas \shift_reg_rtl_1|auto_generated|cntr1|counter_reg_bit[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\shift_reg_rtl_1|auto_generated|cntr1|counter_comb_bita2~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\shift_reg_rtl_1|auto_generated|cntr1|cout_actual~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\shift_reg_rtl_1|auto_generated|cntr1|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \shift_reg_rtl_1|auto_generated|cntr1|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \shift_reg_rtl_1|auto_generated|cntr1|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y3_N39
cyclonev_lcell_comb \shift_reg_rtl_1|auto_generated|cntr1|counter_comb_bita3 (
// Equation(s):
// \shift_reg_rtl_1|auto_generated|cntr1|counter_comb_bita3~sumout  = SUM(( \shift_reg_rtl_1|auto_generated|cntr1|counter_reg_bit [3] ) + ( GND ) + ( \shift_reg_rtl_1|auto_generated|cntr1|counter_comb_bita2~COUT  ))
// \shift_reg_rtl_1|auto_generated|cntr1|counter_comb_bita3~COUT  = CARRY(( \shift_reg_rtl_1|auto_generated|cntr1|counter_reg_bit [3] ) + ( GND ) + ( \shift_reg_rtl_1|auto_generated|cntr1|counter_comb_bita2~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\shift_reg_rtl_1|auto_generated|cntr1|counter_reg_bit [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\shift_reg_rtl_1|auto_generated|cntr1|counter_comb_bita2~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\shift_reg_rtl_1|auto_generated|cntr1|counter_comb_bita3~sumout ),
	.cout(\shift_reg_rtl_1|auto_generated|cntr1|counter_comb_bita3~COUT ),
	.shareout());
// synopsys translate_off
defparam \shift_reg_rtl_1|auto_generated|cntr1|counter_comb_bita3 .extended_lut = "off";
defparam \shift_reg_rtl_1|auto_generated|cntr1|counter_comb_bita3 .lut_mask = 64'h0000FFFF000000FF;
defparam \shift_reg_rtl_1|auto_generated|cntr1|counter_comb_bita3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y3_N41
dffeas \shift_reg_rtl_1|auto_generated|cntr1|counter_reg_bit[3]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\shift_reg_rtl_1|auto_generated|cntr1|counter_comb_bita3~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\shift_reg_rtl_1|auto_generated|cntr1|cout_actual~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\shift_reg_rtl_1|auto_generated|cntr1|counter_reg_bit[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \shift_reg_rtl_1|auto_generated|cntr1|counter_reg_bit[3]~DUPLICATE .is_wysiwyg = "true";
defparam \shift_reg_rtl_1|auto_generated|cntr1|counter_reg_bit[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y3_N42
cyclonev_lcell_comb \shift_reg_rtl_1|auto_generated|cntr1|counter_comb_bita4 (
// Equation(s):
// \shift_reg_rtl_1|auto_generated|cntr1|counter_comb_bita4~sumout  = SUM(( \shift_reg_rtl_1|auto_generated|cntr1|counter_reg_bit [4] ) + ( GND ) + ( \shift_reg_rtl_1|auto_generated|cntr1|counter_comb_bita3~COUT  ))
// \shift_reg_rtl_1|auto_generated|cntr1|counter_comb_bita4~COUT  = CARRY(( \shift_reg_rtl_1|auto_generated|cntr1|counter_reg_bit [4] ) + ( GND ) + ( \shift_reg_rtl_1|auto_generated|cntr1|counter_comb_bita3~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\shift_reg_rtl_1|auto_generated|cntr1|counter_reg_bit [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\shift_reg_rtl_1|auto_generated|cntr1|counter_comb_bita3~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\shift_reg_rtl_1|auto_generated|cntr1|counter_comb_bita4~sumout ),
	.cout(\shift_reg_rtl_1|auto_generated|cntr1|counter_comb_bita4~COUT ),
	.shareout());
// synopsys translate_off
defparam \shift_reg_rtl_1|auto_generated|cntr1|counter_comb_bita4 .extended_lut = "off";
defparam \shift_reg_rtl_1|auto_generated|cntr1|counter_comb_bita4 .lut_mask = 64'h0000FFFF000000FF;
defparam \shift_reg_rtl_1|auto_generated|cntr1|counter_comb_bita4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y3_N44
dffeas \shift_reg_rtl_1|auto_generated|cntr1|counter_reg_bit[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\shift_reg_rtl_1|auto_generated|cntr1|counter_comb_bita4~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\shift_reg_rtl_1|auto_generated|cntr1|cout_actual~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\shift_reg_rtl_1|auto_generated|cntr1|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \shift_reg_rtl_1|auto_generated|cntr1|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \shift_reg_rtl_1|auto_generated|cntr1|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y3_N46
dffeas \shift_reg_rtl_1|auto_generated|cntr1|counter_reg_bit[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\shift_reg_rtl_1|auto_generated|cntr1|counter_comb_bita5~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\shift_reg_rtl_1|auto_generated|cntr1|cout_actual~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\shift_reg_rtl_1|auto_generated|cntr1|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \shift_reg_rtl_1|auto_generated|cntr1|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \shift_reg_rtl_1|auto_generated|cntr1|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y3_N45
cyclonev_lcell_comb \shift_reg_rtl_1|auto_generated|cntr1|counter_comb_bita5 (
// Equation(s):
// \shift_reg_rtl_1|auto_generated|cntr1|counter_comb_bita5~sumout  = SUM(( \shift_reg_rtl_1|auto_generated|cntr1|counter_reg_bit [5] ) + ( GND ) + ( \shift_reg_rtl_1|auto_generated|cntr1|counter_comb_bita4~COUT  ))
// \shift_reg_rtl_1|auto_generated|cntr1|counter_comb_bita5~COUT  = CARRY(( \shift_reg_rtl_1|auto_generated|cntr1|counter_reg_bit [5] ) + ( GND ) + ( \shift_reg_rtl_1|auto_generated|cntr1|counter_comb_bita4~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\shift_reg_rtl_1|auto_generated|cntr1|counter_reg_bit [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\shift_reg_rtl_1|auto_generated|cntr1|counter_comb_bita4~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\shift_reg_rtl_1|auto_generated|cntr1|counter_comb_bita5~sumout ),
	.cout(\shift_reg_rtl_1|auto_generated|cntr1|counter_comb_bita5~COUT ),
	.shareout());
// synopsys translate_off
defparam \shift_reg_rtl_1|auto_generated|cntr1|counter_comb_bita5 .extended_lut = "off";
defparam \shift_reg_rtl_1|auto_generated|cntr1|counter_comb_bita5 .lut_mask = 64'h0000FFFF000000FF;
defparam \shift_reg_rtl_1|auto_generated|cntr1|counter_comb_bita5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y3_N47
dffeas \shift_reg_rtl_1|auto_generated|cntr1|counter_reg_bit[5]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\shift_reg_rtl_1|auto_generated|cntr1|counter_comb_bita5~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\shift_reg_rtl_1|auto_generated|cntr1|cout_actual~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\shift_reg_rtl_1|auto_generated|cntr1|counter_reg_bit[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \shift_reg_rtl_1|auto_generated|cntr1|counter_reg_bit[5]~DUPLICATE .is_wysiwyg = "true";
defparam \shift_reg_rtl_1|auto_generated|cntr1|counter_reg_bit[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y3_N18
cyclonev_lcell_comb \shift_reg_rtl_1|auto_generated|cmpr4_aeb_int~0 (
// Equation(s):
// \shift_reg_rtl_1|auto_generated|cmpr4_aeb_int~0_combout  = ( \shift_reg_rtl_1|auto_generated|cntr1|counter_reg_bit[5]~DUPLICATE_q  & ( \shift_reg_rtl_1|auto_generated|cntr1|counter_reg_bit [0] & ( !\shift_reg_rtl_1|auto_generated|cntr1|counter_reg_bit [4] 
// ) ) )

	.dataa(gnd),
	.datab(!\shift_reg_rtl_1|auto_generated|cntr1|counter_reg_bit [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\shift_reg_rtl_1|auto_generated|cntr1|counter_reg_bit[5]~DUPLICATE_q ),
	.dataf(!\shift_reg_rtl_1|auto_generated|cntr1|counter_reg_bit [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\shift_reg_rtl_1|auto_generated|cmpr4_aeb_int~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \shift_reg_rtl_1|auto_generated|cmpr4_aeb_int~0 .extended_lut = "off";
defparam \shift_reg_rtl_1|auto_generated|cmpr4_aeb_int~0 .lut_mask = 64'h000000000000CCCC;
defparam \shift_reg_rtl_1|auto_generated|cmpr4_aeb_int~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y3_N48
cyclonev_lcell_comb \shift_reg_rtl_1|auto_generated|cntr1|counter_comb_bita5~1 (
// Equation(s):
// \shift_reg_rtl_1|auto_generated|cntr1|counter_comb_bita5~1_sumout  = SUM(( GND ) + ( GND ) + ( \shift_reg_rtl_1|auto_generated|cntr1|counter_comb_bita5~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\shift_reg_rtl_1|auto_generated|cntr1|counter_comb_bita5~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\shift_reg_rtl_1|auto_generated|cntr1|counter_comb_bita5~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \shift_reg_rtl_1|auto_generated|cntr1|counter_comb_bita5~1 .extended_lut = "off";
defparam \shift_reg_rtl_1|auto_generated|cntr1|counter_comb_bita5~1 .lut_mask = 64'h0000FFFF00000000;
defparam \shift_reg_rtl_1|auto_generated|cntr1|counter_comb_bita5~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y3_N24
cyclonev_lcell_comb \shift_reg_rtl_1|auto_generated|cntr1|cout_actual (
// Equation(s):
// \shift_reg_rtl_1|auto_generated|cntr1|cout_actual~combout  = ( \shift_reg_rtl_1|auto_generated|cntr1|counter_comb_bita5~1_sumout  ) # ( !\shift_reg_rtl_1|auto_generated|cntr1|counter_comb_bita5~1_sumout  & ( 
// (\shift_reg_rtl_1|auto_generated|cntr1|counter_reg_bit[1]~DUPLICATE_q  & (\shift_reg_rtl_1|auto_generated|cntr1|counter_reg_bit[3]~DUPLICATE_q  & (\shift_reg_rtl_1|auto_generated|cmpr4_aeb_int~0_combout  & 
// \shift_reg_rtl_1|auto_generated|cntr1|counter_reg_bit [2]))) ) )

	.dataa(!\shift_reg_rtl_1|auto_generated|cntr1|counter_reg_bit[1]~DUPLICATE_q ),
	.datab(!\shift_reg_rtl_1|auto_generated|cntr1|counter_reg_bit[3]~DUPLICATE_q ),
	.datac(!\shift_reg_rtl_1|auto_generated|cmpr4_aeb_int~0_combout ),
	.datad(!\shift_reg_rtl_1|auto_generated|cntr1|counter_reg_bit [2]),
	.datae(gnd),
	.dataf(!\shift_reg_rtl_1|auto_generated|cntr1|counter_comb_bita5~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\shift_reg_rtl_1|auto_generated|cntr1|cout_actual~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \shift_reg_rtl_1|auto_generated|cntr1|cout_actual .extended_lut = "off";
defparam \shift_reg_rtl_1|auto_generated|cntr1|cout_actual .lut_mask = 64'h00010001FFFFFFFF;
defparam \shift_reg_rtl_1|auto_generated|cntr1|cout_actual .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y3_N31
dffeas \shift_reg_rtl_1|auto_generated|cntr1|counter_reg_bit[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\shift_reg_rtl_1|auto_generated|cntr1|counter_comb_bita0~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\shift_reg_rtl_1|auto_generated|cntr1|cout_actual~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\shift_reg_rtl_1|auto_generated|cntr1|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \shift_reg_rtl_1|auto_generated|cntr1|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \shift_reg_rtl_1|auto_generated|cntr1|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y3_N0
cyclonev_lcell_comb \shift_reg_rtl_1|auto_generated|op_1~1 (
// Equation(s):
// \shift_reg_rtl_1|auto_generated|op_1~1_sumout  = SUM(( \shift_reg_rtl_1|auto_generated|cntr1|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))
// \shift_reg_rtl_1|auto_generated|op_1~2  = CARRY(( \shift_reg_rtl_1|auto_generated|cntr1|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\shift_reg_rtl_1|auto_generated|cntr1|counter_reg_bit [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\shift_reg_rtl_1|auto_generated|op_1~1_sumout ),
	.cout(\shift_reg_rtl_1|auto_generated|op_1~2 ),
	.shareout());
// synopsys translate_off
defparam \shift_reg_rtl_1|auto_generated|op_1~1 .extended_lut = "off";
defparam \shift_reg_rtl_1|auto_generated|op_1~1 .lut_mask = 64'h0000000000000F0F;
defparam \shift_reg_rtl_1|auto_generated|op_1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y3_N1
dffeas \shift_reg_rtl_1|auto_generated|dffe3a[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\shift_reg_rtl_1|auto_generated|op_1~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\shift_reg_rtl_1|auto_generated|dffe3a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \shift_reg_rtl_1|auto_generated|dffe3a[0] .is_wysiwyg = "true";
defparam \shift_reg_rtl_1|auto_generated|dffe3a[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y3_N3
cyclonev_lcell_comb \shift_reg_rtl_1|auto_generated|op_1~5 (
// Equation(s):
// \shift_reg_rtl_1|auto_generated|op_1~5_sumout  = SUM(( \shift_reg_rtl_1|auto_generated|cntr1|counter_reg_bit[1]~DUPLICATE_q  ) + ( VCC ) + ( \shift_reg_rtl_1|auto_generated|op_1~2  ))
// \shift_reg_rtl_1|auto_generated|op_1~6  = CARRY(( \shift_reg_rtl_1|auto_generated|cntr1|counter_reg_bit[1]~DUPLICATE_q  ) + ( VCC ) + ( \shift_reg_rtl_1|auto_generated|op_1~2  ))

	.dataa(!\shift_reg_rtl_1|auto_generated|cntr1|counter_reg_bit[1]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\shift_reg_rtl_1|auto_generated|op_1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\shift_reg_rtl_1|auto_generated|op_1~5_sumout ),
	.cout(\shift_reg_rtl_1|auto_generated|op_1~6 ),
	.shareout());
// synopsys translate_off
defparam \shift_reg_rtl_1|auto_generated|op_1~5 .extended_lut = "off";
defparam \shift_reg_rtl_1|auto_generated|op_1~5 .lut_mask = 64'h0000000000005555;
defparam \shift_reg_rtl_1|auto_generated|op_1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y3_N24
cyclonev_lcell_comb \shift_reg_rtl_1|auto_generated|dffe3a[1]~0 (
// Equation(s):
// \shift_reg_rtl_1|auto_generated|dffe3a[1]~0_combout  = ( !\shift_reg_rtl_1|auto_generated|op_1~5_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\shift_reg_rtl_1|auto_generated|op_1~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\shift_reg_rtl_1|auto_generated|dffe3a[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \shift_reg_rtl_1|auto_generated|dffe3a[1]~0 .extended_lut = "off";
defparam \shift_reg_rtl_1|auto_generated|dffe3a[1]~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \shift_reg_rtl_1|auto_generated|dffe3a[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y3_N25
dffeas \shift_reg_rtl_1|auto_generated|dffe3a[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\shift_reg_rtl_1|auto_generated|dffe3a[1]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\shift_reg_rtl_1|auto_generated|dffe3a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \shift_reg_rtl_1|auto_generated|dffe3a[1] .is_wysiwyg = "true";
defparam \shift_reg_rtl_1|auto_generated|dffe3a[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y3_N27
cyclonev_lcell_comb \shift_reg_rtl_1|auto_generated|dffe3a[1]~_wirecell (
// Equation(s):
// \shift_reg_rtl_1|auto_generated|dffe3a[1]~_wirecell_combout  = ( !\shift_reg_rtl_1|auto_generated|dffe3a [1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\shift_reg_rtl_1|auto_generated|dffe3a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\shift_reg_rtl_1|auto_generated|dffe3a[1]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \shift_reg_rtl_1|auto_generated|dffe3a[1]~_wirecell .extended_lut = "off";
defparam \shift_reg_rtl_1|auto_generated|dffe3a[1]~_wirecell .lut_mask = 64'hFFFFFFFF00000000;
defparam \shift_reg_rtl_1|auto_generated|dffe3a[1]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y3_N6
cyclonev_lcell_comb \shift_reg_rtl_1|auto_generated|op_1~9 (
// Equation(s):
// \shift_reg_rtl_1|auto_generated|op_1~9_sumout  = SUM(( \shift_reg_rtl_1|auto_generated|cntr1|counter_reg_bit [2] ) + ( GND ) + ( \shift_reg_rtl_1|auto_generated|op_1~6  ))
// \shift_reg_rtl_1|auto_generated|op_1~10  = CARRY(( \shift_reg_rtl_1|auto_generated|cntr1|counter_reg_bit [2] ) + ( GND ) + ( \shift_reg_rtl_1|auto_generated|op_1~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\shift_reg_rtl_1|auto_generated|cntr1|counter_reg_bit [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\shift_reg_rtl_1|auto_generated|op_1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\shift_reg_rtl_1|auto_generated|op_1~9_sumout ),
	.cout(\shift_reg_rtl_1|auto_generated|op_1~10 ),
	.shareout());
// synopsys translate_off
defparam \shift_reg_rtl_1|auto_generated|op_1~9 .extended_lut = "off";
defparam \shift_reg_rtl_1|auto_generated|op_1~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \shift_reg_rtl_1|auto_generated|op_1~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y3_N7
dffeas \shift_reg_rtl_1|auto_generated|dffe3a[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\shift_reg_rtl_1|auto_generated|op_1~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\shift_reg_rtl_1|auto_generated|dffe3a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \shift_reg_rtl_1|auto_generated|dffe3a[2] .is_wysiwyg = "true";
defparam \shift_reg_rtl_1|auto_generated|dffe3a[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y3_N9
cyclonev_lcell_comb \shift_reg_rtl_1|auto_generated|op_1~13 (
// Equation(s):
// \shift_reg_rtl_1|auto_generated|op_1~13_sumout  = SUM(( \shift_reg_rtl_1|auto_generated|cntr1|counter_reg_bit[3]~DUPLICATE_q  ) + ( GND ) + ( \shift_reg_rtl_1|auto_generated|op_1~10  ))
// \shift_reg_rtl_1|auto_generated|op_1~14  = CARRY(( \shift_reg_rtl_1|auto_generated|cntr1|counter_reg_bit[3]~DUPLICATE_q  ) + ( GND ) + ( \shift_reg_rtl_1|auto_generated|op_1~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\shift_reg_rtl_1|auto_generated|cntr1|counter_reg_bit[3]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\shift_reg_rtl_1|auto_generated|op_1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\shift_reg_rtl_1|auto_generated|op_1~13_sumout ),
	.cout(\shift_reg_rtl_1|auto_generated|op_1~14 ),
	.shareout());
// synopsys translate_off
defparam \shift_reg_rtl_1|auto_generated|op_1~13 .extended_lut = "off";
defparam \shift_reg_rtl_1|auto_generated|op_1~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \shift_reg_rtl_1|auto_generated|op_1~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y3_N10
dffeas \shift_reg_rtl_1|auto_generated|dffe3a[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\shift_reg_rtl_1|auto_generated|op_1~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\shift_reg_rtl_1|auto_generated|dffe3a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \shift_reg_rtl_1|auto_generated|dffe3a[3] .is_wysiwyg = "true";
defparam \shift_reg_rtl_1|auto_generated|dffe3a[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y3_N27
cyclonev_lcell_comb \shift_reg_rtl_1|auto_generated|op_2~0 (
// Equation(s):
// \shift_reg_rtl_1|auto_generated|op_2~0_combout  = ( \shift_reg_rtl_1|auto_generated|cntr1|counter_reg_bit [4] & ( \shift_reg_rtl_1|auto_generated|cntr1|counter_reg_bit[5]~DUPLICATE_q  ) ) # ( !\shift_reg_rtl_1|auto_generated|cntr1|counter_reg_bit [4] & ( 
// (\shift_reg_rtl_1|auto_generated|cntr1|counter_reg_bit[1]~DUPLICATE_q  & (\shift_reg_rtl_1|auto_generated|cntr1|counter_reg_bit[3]~DUPLICATE_q  & (\shift_reg_rtl_1|auto_generated|cntr1|counter_reg_bit[5]~DUPLICATE_q  & 
// \shift_reg_rtl_1|auto_generated|cntr1|counter_reg_bit [2]))) ) )

	.dataa(!\shift_reg_rtl_1|auto_generated|cntr1|counter_reg_bit[1]~DUPLICATE_q ),
	.datab(!\shift_reg_rtl_1|auto_generated|cntr1|counter_reg_bit[3]~DUPLICATE_q ),
	.datac(!\shift_reg_rtl_1|auto_generated|cntr1|counter_reg_bit[5]~DUPLICATE_q ),
	.datad(!\shift_reg_rtl_1|auto_generated|cntr1|counter_reg_bit [2]),
	.datae(gnd),
	.dataf(!\shift_reg_rtl_1|auto_generated|cntr1|counter_reg_bit [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\shift_reg_rtl_1|auto_generated|op_2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \shift_reg_rtl_1|auto_generated|op_2~0 .extended_lut = "off";
defparam \shift_reg_rtl_1|auto_generated|op_2~0 .lut_mask = 64'h000100010F0F0F0F;
defparam \shift_reg_rtl_1|auto_generated|op_2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y3_N54
cyclonev_lcell_comb \shift_reg_rtl_1|auto_generated|cmpr4_aeb_int~1 (
// Equation(s):
// \shift_reg_rtl_1|auto_generated|cmpr4_aeb_int~1_combout  = ( \shift_reg_rtl_1|auto_generated|cntr1|counter_reg_bit[5]~DUPLICATE_q  & ( \shift_reg_rtl_1|auto_generated|cntr1|counter_reg_bit [0] & ( 
// (!\shift_reg_rtl_1|auto_generated|cntr1|counter_reg_bit[1]~DUPLICATE_q  & (\shift_reg_rtl_1|auto_generated|cntr1|counter_reg_bit[3]~DUPLICATE_q  & (\shift_reg_rtl_1|auto_generated|cntr1|counter_reg_bit [2] & 
// !\shift_reg_rtl_1|auto_generated|cntr1|counter_reg_bit [4]))) ) ) )

	.dataa(!\shift_reg_rtl_1|auto_generated|cntr1|counter_reg_bit[1]~DUPLICATE_q ),
	.datab(!\shift_reg_rtl_1|auto_generated|cntr1|counter_reg_bit[3]~DUPLICATE_q ),
	.datac(!\shift_reg_rtl_1|auto_generated|cntr1|counter_reg_bit [2]),
	.datad(!\shift_reg_rtl_1|auto_generated|cntr1|counter_reg_bit [4]),
	.datae(!\shift_reg_rtl_1|auto_generated|cntr1|counter_reg_bit[5]~DUPLICATE_q ),
	.dataf(!\shift_reg_rtl_1|auto_generated|cntr1|counter_reg_bit [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\shift_reg_rtl_1|auto_generated|cmpr4_aeb_int~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \shift_reg_rtl_1|auto_generated|cmpr4_aeb_int~1 .extended_lut = "off";
defparam \shift_reg_rtl_1|auto_generated|cmpr4_aeb_int~1 .lut_mask = 64'h0000000000000200;
defparam \shift_reg_rtl_1|auto_generated|cmpr4_aeb_int~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y3_N12
cyclonev_lcell_comb \shift_reg_rtl_1|auto_generated|op_1~17 (
// Equation(s):
// \shift_reg_rtl_1|auto_generated|op_1~17_sumout  = SUM(( (\shift_reg_rtl_1|auto_generated|cmpr4_aeb_int~1_combout ) # (\shift_reg_rtl_1|auto_generated|op_2~0_combout ) ) + ( \shift_reg_rtl_1|auto_generated|cntr1|counter_reg_bit [4] ) + ( 
// \shift_reg_rtl_1|auto_generated|op_1~14  ))
// \shift_reg_rtl_1|auto_generated|op_1~18  = CARRY(( (\shift_reg_rtl_1|auto_generated|cmpr4_aeb_int~1_combout ) # (\shift_reg_rtl_1|auto_generated|op_2~0_combout ) ) + ( \shift_reg_rtl_1|auto_generated|cntr1|counter_reg_bit [4] ) + ( 
// \shift_reg_rtl_1|auto_generated|op_1~14  ))

	.dataa(gnd),
	.datab(!\shift_reg_rtl_1|auto_generated|cntr1|counter_reg_bit [4]),
	.datac(!\shift_reg_rtl_1|auto_generated|op_2~0_combout ),
	.datad(!\shift_reg_rtl_1|auto_generated|cmpr4_aeb_int~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\shift_reg_rtl_1|auto_generated|op_1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\shift_reg_rtl_1|auto_generated|op_1~17_sumout ),
	.cout(\shift_reg_rtl_1|auto_generated|op_1~18 ),
	.shareout());
// synopsys translate_off
defparam \shift_reg_rtl_1|auto_generated|op_1~17 .extended_lut = "off";
defparam \shift_reg_rtl_1|auto_generated|op_1~17 .lut_mask = 64'h0000CCCC00000FFF;
defparam \shift_reg_rtl_1|auto_generated|op_1~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y3_N13
dffeas \shift_reg_rtl_1|auto_generated|dffe3a[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\shift_reg_rtl_1|auto_generated|op_1~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\shift_reg_rtl_1|auto_generated|dffe3a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \shift_reg_rtl_1|auto_generated|dffe3a[4] .is_wysiwyg = "true";
defparam \shift_reg_rtl_1|auto_generated|dffe3a[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y3_N15
cyclonev_lcell_comb \shift_reg_rtl_1|auto_generated|op_1~21 (
// Equation(s):
// \shift_reg_rtl_1|auto_generated|op_1~21_sumout  = SUM(( \shift_reg_rtl_1|auto_generated|cntr1|counter_reg_bit[5]~DUPLICATE_q  ) + ( GND ) + ( \shift_reg_rtl_1|auto_generated|op_1~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\shift_reg_rtl_1|auto_generated|cntr1|counter_reg_bit[5]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\shift_reg_rtl_1|auto_generated|op_1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\shift_reg_rtl_1|auto_generated|op_1~21_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \shift_reg_rtl_1|auto_generated|op_1~21 .extended_lut = "off";
defparam \shift_reg_rtl_1|auto_generated|op_1~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \shift_reg_rtl_1|auto_generated|op_1~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y3_N16
dffeas \shift_reg_rtl_1|auto_generated|dffe3a[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\shift_reg_rtl_1|auto_generated|op_1~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\shift_reg_rtl_1|auto_generated|dffe3a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \shift_reg_rtl_1|auto_generated|dffe3a[5] .is_wysiwyg = "true";
defparam \shift_reg_rtl_1|auto_generated|dffe3a[5] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X10_Y0_N41
cyclonev_io_ibuf \data_in[14]~input (
	.i(data_in[14]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_in[14]~input_o ));
// synopsys translate_off
defparam \data_in[14]~input .bus_hold = "false";
defparam \data_in[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X10_Y3_N25
dffeas \shift_reg[0][14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\data_in[14]~input_o ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\shift_reg[0][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \shift_reg[0][14] .is_wysiwyg = "true";
defparam \shift_reg[0][14] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N52
cyclonev_io_ibuf \data_in[13]~input (
	.i(data_in[13]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_in[13]~input_o ));
// synopsys translate_off
defparam \data_in[13]~input .bus_hold = "false";
defparam \data_in[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X23_Y3_N40
dffeas \shift_reg[0][13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\data_in[13]~input_o ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\shift_reg[0][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \shift_reg[0][13] .is_wysiwyg = "true";
defparam \shift_reg[0][13] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X12_Y0_N35
cyclonev_io_ibuf \data_in[12]~input (
	.i(data_in[12]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_in[12]~input_o ));
// synopsys translate_off
defparam \data_in[12]~input .bus_hold = "false";
defparam \data_in[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X13_Y3_N58
dffeas \shift_reg[0][12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\data_in[12]~input_o ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\shift_reg[0][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \shift_reg[0][12] .is_wysiwyg = "true";
defparam \shift_reg[0][12] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N41
cyclonev_io_ibuf \data_in[11]~input (
	.i(data_in[11]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_in[11]~input_o ));
// synopsys translate_off
defparam \data_in[11]~input .bus_hold = "false";
defparam \data_in[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X22_Y3_N48
cyclonev_lcell_comb \shift_reg[0][11]~feeder (
// Equation(s):
// \shift_reg[0][11]~feeder_combout  = ( \data_in[11]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data_in[11]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\shift_reg[0][11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \shift_reg[0][11]~feeder .extended_lut = "off";
defparam \shift_reg[0][11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \shift_reg[0][11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y3_N50
dffeas \shift_reg[0][11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\shift_reg[0][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\shift_reg[0][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \shift_reg[0][11] .is_wysiwyg = "true";
defparam \shift_reg[0][11] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X10_Y0_N92
cyclonev_io_ibuf \data_in[10]~input (
	.i(data_in[10]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_in[10]~input_o ));
// synopsys translate_off
defparam \data_in[10]~input .bus_hold = "false";
defparam \data_in[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X11_Y3_N22
dffeas \shift_reg[0][10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\data_in[10]~input_o ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\shift_reg[0][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \shift_reg[0][10] .is_wysiwyg = "true";
defparam \shift_reg[0][10] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X12_Y0_N52
cyclonev_io_ibuf \data_in[9]~input (
	.i(data_in[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_in[9]~input_o ));
// synopsys translate_off
defparam \data_in[9]~input .bus_hold = "false";
defparam \data_in[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X11_Y3_N56
dffeas \shift_reg[0][9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\data_in[9]~input_o ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\shift_reg[0][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \shift_reg[0][9] .is_wysiwyg = "true";
defparam \shift_reg[0][9] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X15_Y0_N52
cyclonev_io_ibuf \data_in[8]~input (
	.i(data_in[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_in[8]~input_o ));
// synopsys translate_off
defparam \data_in[8]~input .bus_hold = "false";
defparam \data_in[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X15_Y3_N37
dffeas \shift_reg[0][8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\data_in[8]~input_o ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\shift_reg[0][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \shift_reg[0][8] .is_wysiwyg = "true";
defparam \shift_reg[0][8] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N52
cyclonev_io_ibuf \data_in[7]~input (
	.i(data_in[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_in[7]~input_o ));
// synopsys translate_off
defparam \data_in[7]~input .bus_hold = "false";
defparam \data_in[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X10_Y3_N33
cyclonev_lcell_comb \shift_reg[0][7]~feeder (
// Equation(s):
// \shift_reg[0][7]~feeder_combout  = ( \data_in[7]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data_in[7]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\shift_reg[0][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \shift_reg[0][7]~feeder .extended_lut = "off";
defparam \shift_reg[0][7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \shift_reg[0][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y3_N35
dffeas \shift_reg[0][7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\shift_reg[0][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\shift_reg[0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \shift_reg[0][7] .is_wysiwyg = "true";
defparam \shift_reg[0][7] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N1
cyclonev_io_ibuf \data_in[6]~input (
	.i(data_in[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_in[6]~input_o ));
// synopsys translate_off
defparam \data_in[6]~input .bus_hold = "false";
defparam \data_in[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X10_Y3_N13
dffeas \shift_reg[0][6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\data_in[6]~input_o ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\shift_reg[0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \shift_reg[0][6] .is_wysiwyg = "true";
defparam \shift_reg[0][6] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N35
cyclonev_io_ibuf \data_in[5]~input (
	.i(data_in[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_in[5]~input_o ));
// synopsys translate_off
defparam \data_in[5]~input .bus_hold = "false";
defparam \data_in[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X10_Y3_N42
cyclonev_lcell_comb \shift_reg[0][5]~feeder (
// Equation(s):
// \shift_reg[0][5]~feeder_combout  = ( \data_in[5]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data_in[5]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\shift_reg[0][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \shift_reg[0][5]~feeder .extended_lut = "off";
defparam \shift_reg[0][5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \shift_reg[0][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y3_N43
dffeas \shift_reg[0][5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\shift_reg[0][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\shift_reg[0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \shift_reg[0][5] .is_wysiwyg = "true";
defparam \shift_reg[0][5] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X7_Y0_N52
cyclonev_io_ibuf \data_in[4]~input (
	.i(data_in[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_in[4]~input_o ));
// synopsys translate_off
defparam \data_in[4]~input .bus_hold = "false";
defparam \data_in[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X11_Y3_N30
cyclonev_lcell_comb \shift_reg[0][4]~feeder (
// Equation(s):
// \shift_reg[0][4]~feeder_combout  = ( \data_in[4]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data_in[4]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\shift_reg[0][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \shift_reg[0][4]~feeder .extended_lut = "off";
defparam \shift_reg[0][4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \shift_reg[0][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y3_N31
dffeas \shift_reg[0][4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\shift_reg[0][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\shift_reg[0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \shift_reg[0][4] .is_wysiwyg = "true";
defparam \shift_reg[0][4] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X10_Y0_N58
cyclonev_io_ibuf \data_in[3]~input (
	.i(data_in[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_in[3]~input_o ));
// synopsys translate_off
defparam \data_in[3]~input .bus_hold = "false";
defparam \data_in[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X11_Y3_N44
dffeas \shift_reg[0][3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\data_in[3]~input_o ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\shift_reg[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \shift_reg[0][3] .is_wysiwyg = "true";
defparam \shift_reg[0][3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X7_Y0_N18
cyclonev_io_ibuf \data_in[2]~input (
	.i(data_in[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_in[2]~input_o ));
// synopsys translate_off
defparam \data_in[2]~input .bus_hold = "false";
defparam \data_in[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X10_Y3_N36
cyclonev_lcell_comb \shift_reg[0][2]~feeder (
// Equation(s):
// \shift_reg[0][2]~feeder_combout  = ( \data_in[2]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data_in[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\shift_reg[0][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \shift_reg[0][2]~feeder .extended_lut = "off";
defparam \shift_reg[0][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \shift_reg[0][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y3_N38
dffeas \shift_reg[0][2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\shift_reg[0][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\shift_reg[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \shift_reg[0][2] .is_wysiwyg = "true";
defparam \shift_reg[0][2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X6_Y0_N52
cyclonev_io_ibuf \data_in[1]~input (
	.i(data_in[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_in[1]~input_o ));
// synopsys translate_off
defparam \data_in[1]~input .bus_hold = "false";
defparam \data_in[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X10_Y3_N3
cyclonev_lcell_comb \shift_reg[0][1]~feeder (
// Equation(s):
// \shift_reg[0][1]~feeder_combout  = ( \data_in[1]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data_in[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\shift_reg[0][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \shift_reg[0][1]~feeder .extended_lut = "off";
defparam \shift_reg[0][1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \shift_reg[0][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y3_N5
dffeas \shift_reg[0][1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\shift_reg[0][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\shift_reg[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \shift_reg[0][1] .is_wysiwyg = "true";
defparam \shift_reg[0][1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N18
cyclonev_io_ibuf \data_in[0]~input (
	.i(data_in[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_in[0]~input_o ));
// synopsys translate_off
defparam \data_in[0]~input .bus_hold = "false";
defparam \data_in[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X11_Y3_N54
cyclonev_lcell_comb \shift_reg[0][0]~feeder (
// Equation(s):
// \shift_reg[0][0]~feeder_combout  = ( \data_in[0]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data_in[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\shift_reg[0][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \shift_reg[0][0]~feeder .extended_lut = "off";
defparam \shift_reg[0][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \shift_reg[0][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y3_N55
dffeas \shift_reg[0][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\shift_reg[0][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\shift_reg[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \shift_reg[0][0] .is_wysiwyg = "true";
defparam \shift_reg[0][0] .power_up = "low";
// synopsys translate_on

// Location: M10K_X12_Y3_N0
cyclonev_ram_block \shift_reg_rtl_1|auto_generated|altsyncram5|ram_block8a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\shift_reg_rtl_1|auto_generated|dffe7~q ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\shift_reg[0][0]~q ,\shift_reg[0][1]~q ,\shift_reg[0][2]~q ,\shift_reg[0][3]~q ,\shift_reg[0][4]~q ,\shift_reg[0][5]~q ,\shift_reg[0][6]~q ,\shift_reg[0][7]~q ,\shift_reg[0][8]~q ,
\shift_reg[0][9]~q ,\shift_reg[0][10]~q ,\shift_reg[0][11]~q ,\shift_reg[0][12]~q ,\shift_reg[0][13]~q ,\shift_reg[0][14]~q ,\shift_reg[0][15]~q }),
	.portaaddr({\shift_reg_rtl_1|auto_generated|cntr1|counter_reg_bit [5],\shift_reg_rtl_1|auto_generated|cntr1|counter_reg_bit [4],\shift_reg_rtl_1|auto_generated|cntr1|counter_reg_bit [3],\shift_reg_rtl_1|auto_generated|cntr1|counter_reg_bit [2],
\shift_reg_rtl_1|auto_generated|cntr1|counter_reg_bit [1],\shift_reg_rtl_1|auto_generated|cntr1|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(40'b0000000000000000000000000000000000000000),
	.portbaddr({\shift_reg_rtl_1|auto_generated|dffe3a [5],\shift_reg_rtl_1|auto_generated|dffe3a [4],\shift_reg_rtl_1|auto_generated|dffe3a [3],\shift_reg_rtl_1|auto_generated|dffe3a [2],\shift_reg_rtl_1|auto_generated|dffe3a[1]~_wirecell_combout ,\shift_reg_rtl_1|auto_generated|dffe3a [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\shift_reg_rtl_1|auto_generated|altsyncram5|ram_block8a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \shift_reg_rtl_1|auto_generated|altsyncram5|ram_block8a0 .clk0_core_clock_enable = "ena0";
defparam \shift_reg_rtl_1|auto_generated|altsyncram5|ram_block8a0 .clk0_input_clock_enable = "ena0";
defparam \shift_reg_rtl_1|auto_generated|altsyncram5|ram_block8a0 .clk1_output_clock_enable = "ena1";
defparam \shift_reg_rtl_1|auto_generated|altsyncram5|ram_block8a0 .data_interleave_offset_in_bits = 1;
defparam \shift_reg_rtl_1|auto_generated|altsyncram5|ram_block8a0 .data_interleave_width_in_bits = 1;
defparam \shift_reg_rtl_1|auto_generated|altsyncram5|ram_block8a0 .logical_ram_name = "altshift_taps:shift_reg_rtl_1|shift_taps_oev:auto_generated|altsyncram_bjc1:altsyncram5|ALTSYNCRAM";
defparam \shift_reg_rtl_1|auto_generated|altsyncram5|ram_block8a0 .mixed_port_feed_through_mode = "dont_care";
defparam \shift_reg_rtl_1|auto_generated|altsyncram5|ram_block8a0 .operation_mode = "dual_port";
defparam \shift_reg_rtl_1|auto_generated|altsyncram5|ram_block8a0 .port_a_address_clear = "none";
defparam \shift_reg_rtl_1|auto_generated|altsyncram5|ram_block8a0 .port_a_address_width = 6;
defparam \shift_reg_rtl_1|auto_generated|altsyncram5|ram_block8a0 .port_a_byte_enable_clock = "none";
defparam \shift_reg_rtl_1|auto_generated|altsyncram5|ram_block8a0 .port_a_data_out_clear = "none";
defparam \shift_reg_rtl_1|auto_generated|altsyncram5|ram_block8a0 .port_a_data_out_clock = "none";
defparam \shift_reg_rtl_1|auto_generated|altsyncram5|ram_block8a0 .port_a_data_width = 40;
defparam \shift_reg_rtl_1|auto_generated|altsyncram5|ram_block8a0 .port_a_first_address = 0;
defparam \shift_reg_rtl_1|auto_generated|altsyncram5|ram_block8a0 .port_a_first_bit_number = 0;
defparam \shift_reg_rtl_1|auto_generated|altsyncram5|ram_block8a0 .port_a_last_address = 63;
defparam \shift_reg_rtl_1|auto_generated|altsyncram5|ram_block8a0 .port_a_logical_ram_depth = 48;
defparam \shift_reg_rtl_1|auto_generated|altsyncram5|ram_block8a0 .port_a_logical_ram_width = 16;
defparam \shift_reg_rtl_1|auto_generated|altsyncram5|ram_block8a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \shift_reg_rtl_1|auto_generated|altsyncram5|ram_block8a0 .port_b_address_clear = "none";
defparam \shift_reg_rtl_1|auto_generated|altsyncram5|ram_block8a0 .port_b_address_clock = "clock0";
defparam \shift_reg_rtl_1|auto_generated|altsyncram5|ram_block8a0 .port_b_address_width = 6;
defparam \shift_reg_rtl_1|auto_generated|altsyncram5|ram_block8a0 .port_b_data_out_clear = "clear0";
defparam \shift_reg_rtl_1|auto_generated|altsyncram5|ram_block8a0 .port_b_data_out_clock = "clock1";
defparam \shift_reg_rtl_1|auto_generated|altsyncram5|ram_block8a0 .port_b_data_width = 40;
defparam \shift_reg_rtl_1|auto_generated|altsyncram5|ram_block8a0 .port_b_first_address = 0;
defparam \shift_reg_rtl_1|auto_generated|altsyncram5|ram_block8a0 .port_b_first_bit_number = 0;
defparam \shift_reg_rtl_1|auto_generated|altsyncram5|ram_block8a0 .port_b_last_address = 63;
defparam \shift_reg_rtl_1|auto_generated|altsyncram5|ram_block8a0 .port_b_logical_ram_depth = 48;
defparam \shift_reg_rtl_1|auto_generated|altsyncram5|ram_block8a0 .port_b_logical_ram_width = 16;
defparam \shift_reg_rtl_1|auto_generated|altsyncram5|ram_block8a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \shift_reg_rtl_1|auto_generated|altsyncram5|ram_block8a0 .port_b_read_enable_clock = "clock0";
defparam \shift_reg_rtl_1|auto_generated|altsyncram5|ram_block8a0 .ram_block_type = "M20K";
// synopsys translate_on

// Location: DSP_X16_Y3_N0
cyclonev_mac \Mult0~8 (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({gnd,gnd,vcc,vcc,gnd,vcc,gnd,gnd,vcc,gnd,gnd,gnd,vcc,vcc,vcc}),
	.ay({\shift_reg_rtl_1|auto_generated|altsyncram5|ram_block8a0~portbdataout ,\shift_reg_rtl_1|auto_generated|altsyncram5|ram_block8a0~portbdataout ,\shift_reg_rtl_1|auto_generated|altsyncram5|ram_block8a0~portbdataout ,
\shift_reg_rtl_1|auto_generated|altsyncram5|ram_block8a0~portbdataout ,\shift_reg_rtl_1|auto_generated|altsyncram5|ram_block8a1 ,\shift_reg_rtl_1|auto_generated|altsyncram5|ram_block8a2 ,\shift_reg_rtl_1|auto_generated|altsyncram5|ram_block8a3 ,
\shift_reg_rtl_1|auto_generated|altsyncram5|ram_block8a4 ,\shift_reg_rtl_1|auto_generated|altsyncram5|ram_block8a5 ,\shift_reg_rtl_1|auto_generated|altsyncram5|ram_block8a6 ,\shift_reg_rtl_1|auto_generated|altsyncram5|ram_block8a7 ,
\shift_reg_rtl_1|auto_generated|altsyncram5|ram_block8a8 ,\shift_reg_rtl_1|auto_generated|altsyncram5|ram_block8a9 ,\shift_reg_rtl_1|auto_generated|altsyncram5|ram_block8a10 ,\shift_reg_rtl_1|auto_generated|altsyncram5|ram_block8a11 ,
\shift_reg_rtl_1|auto_generated|altsyncram5|ram_block8a12 ,\shift_reg_rtl_1|auto_generated|altsyncram5|ram_block8a13 ,\shift_reg_rtl_1|auto_generated|altsyncram5|ram_block8a14 ,\shift_reg_rtl_1|auto_generated|altsyncram5|ram_block8a15 }),
	.az(26'b00000000000000000000000000),
	.bx(18'b000000000000000000),
	.by(19'b0000000000000000000),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk({gnd,gnd,\clk~inputCLKENA0_outclk }),
	.aclr({\rst~inputCLKENA0_outclk ,\rst~inputCLKENA0_outclk }),
	.ena({vcc,vcc,vcc}),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\Mult0~8_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \Mult0~8 .accumulate_clock = "none";
defparam \Mult0~8 .ax_clock = "none";
defparam \Mult0~8 .ax_width = 15;
defparam \Mult0~8 .ay_scan_in_clock = "0";
defparam \Mult0~8 .ay_scan_in_width = 19;
defparam \Mult0~8 .ay_use_scan_in = "false";
defparam \Mult0~8 .az_clock = "none";
defparam \Mult0~8 .bx_clock = "none";
defparam \Mult0~8 .by_clock = "none";
defparam \Mult0~8 .by_use_scan_in = "false";
defparam \Mult0~8 .bz_clock = "none";
defparam \Mult0~8 .coef_a_0 = 0;
defparam \Mult0~8 .coef_a_1 = 0;
defparam \Mult0~8 .coef_a_2 = 0;
defparam \Mult0~8 .coef_a_3 = 0;
defparam \Mult0~8 .coef_a_4 = 0;
defparam \Mult0~8 .coef_a_5 = 0;
defparam \Mult0~8 .coef_a_6 = 0;
defparam \Mult0~8 .coef_a_7 = 0;
defparam \Mult0~8 .coef_b_0 = 0;
defparam \Mult0~8 .coef_b_1 = 0;
defparam \Mult0~8 .coef_b_2 = 0;
defparam \Mult0~8 .coef_b_3 = 0;
defparam \Mult0~8 .coef_b_4 = 0;
defparam \Mult0~8 .coef_b_5 = 0;
defparam \Mult0~8 .coef_b_6 = 0;
defparam \Mult0~8 .coef_b_7 = 0;
defparam \Mult0~8 .coef_sel_a_clock = "none";
defparam \Mult0~8 .coef_sel_b_clock = "none";
defparam \Mult0~8 .delay_scan_out_ay = "false";
defparam \Mult0~8 .delay_scan_out_by = "false";
defparam \Mult0~8 .enable_double_accum = "false";
defparam \Mult0~8 .load_const_clock = "none";
defparam \Mult0~8 .load_const_value = 0;
defparam \Mult0~8 .mode_sub_location = 0;
defparam \Mult0~8 .negate_clock = "none";
defparam \Mult0~8 .operand_source_max = "input";
defparam \Mult0~8 .operand_source_may = "input";
defparam \Mult0~8 .operand_source_mbx = "input";
defparam \Mult0~8 .operand_source_mby = "input";
defparam \Mult0~8 .operation_mode = "m18x18_full";
defparam \Mult0~8 .output_clock = "0";
defparam \Mult0~8 .preadder_subtract_a = "false";
defparam \Mult0~8 .preadder_subtract_b = "false";
defparam \Mult0~8 .result_a_width = 64;
defparam \Mult0~8 .signed_max = "false";
defparam \Mult0~8 .signed_may = "true";
defparam \Mult0~8 .signed_mbx = "false";
defparam \Mult0~8 .signed_mby = "false";
defparam \Mult0~8 .sub_clock = "none";
defparam \Mult0~8 .use_chainadder = "false";
// synopsys translate_on

// Location: FF_X17_Y3_N2
dffeas \mult_reg[49][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mult[49][0] ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mult_reg[49][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mult_reg[49][0] .is_wysiwyg = "true";
defparam \mult_reg[49][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y3_N0
cyclonev_lcell_comb \Add1~1 (
// Equation(s):
// \Add1~1_sumout  = SUM(( accum_reg_half1[0] ) + ( \mult_reg[49][0]~q  ) + ( !VCC ))
// \Add1~2  = CARRY(( accum_reg_half1[0] ) + ( \mult_reg[49][0]~q  ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mult_reg[49][0]~q ),
	.datad(!accum_reg_half1[0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~1_sumout ),
	.cout(\Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \Add1~1 .extended_lut = "off";
defparam \Add1~1 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y3_N8
dffeas \accum_reg_half1[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Add1~1_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(accum_reg_half1[0]),
	.prn(vcc));
// synopsys translate_off
defparam \accum_reg_half1[0] .is_wysiwyg = "true";
defparam \accum_reg_half1[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X19_Y3_N0
cyclonev_lcell_comb \shift_reg_rtl_0|auto_generated|cntr6|counter_comb_bita0 (
// Equation(s):
// \shift_reg_rtl_0|auto_generated|cntr6|counter_comb_bita0~sumout  = SUM(( !\shift_reg_rtl_0|auto_generated|cntr6|counter_reg_bit0~q  ) + ( VCC ) + ( !VCC ))
// \shift_reg_rtl_0|auto_generated|cntr6|counter_comb_bita0~COUT  = CARRY(( !\shift_reg_rtl_0|auto_generated|cntr6|counter_reg_bit0~q  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\shift_reg_rtl_0|auto_generated|cntr6|counter_reg_bit0~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\shift_reg_rtl_0|auto_generated|cntr6|counter_comb_bita0~sumout ),
	.cout(\shift_reg_rtl_0|auto_generated|cntr6|counter_comb_bita0~COUT ),
	.shareout());
// synopsys translate_off
defparam \shift_reg_rtl_0|auto_generated|cntr6|counter_comb_bita0 .extended_lut = "off";
defparam \shift_reg_rtl_0|auto_generated|cntr6|counter_comb_bita0 .lut_mask = 64'h000000000000FF00;
defparam \shift_reg_rtl_0|auto_generated|cntr6|counter_comb_bita0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X19_Y3_N54
cyclonev_lcell_comb \shift_reg_rtl_0|auto_generated|cntr6|counter_reg_bit0~0 (
// Equation(s):
// \shift_reg_rtl_0|auto_generated|cntr6|counter_reg_bit0~0_combout  = ( !\shift_reg_rtl_0|auto_generated|cntr6|counter_comb_bita0~sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\shift_reg_rtl_0|auto_generated|cntr6|counter_comb_bita0~sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\shift_reg_rtl_0|auto_generated|cntr6|counter_reg_bit0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \shift_reg_rtl_0|auto_generated|cntr6|counter_reg_bit0~0 .extended_lut = "off";
defparam \shift_reg_rtl_0|auto_generated|cntr6|counter_reg_bit0~0 .lut_mask = 64'hFFFF0000FFFF0000;
defparam \shift_reg_rtl_0|auto_generated|cntr6|counter_reg_bit0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y3_N56
dffeas \shift_reg_rtl_0|auto_generated|cntr6|counter_reg_bit0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\shift_reg_rtl_0|auto_generated|cntr6|counter_reg_bit0~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\shift_reg_rtl_0|auto_generated|cntr6|counter_comb_bita5~1_sumout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\shift_reg_rtl_0|auto_generated|cntr6|counter_reg_bit0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \shift_reg_rtl_0|auto_generated|cntr6|counter_reg_bit0 .is_wysiwyg = "true";
defparam \shift_reg_rtl_0|auto_generated|cntr6|counter_reg_bit0 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X19_Y3_N3
cyclonev_lcell_comb \shift_reg_rtl_0|auto_generated|cntr6|counter_comb_bita1 (
// Equation(s):
// \shift_reg_rtl_0|auto_generated|cntr6|counter_comb_bita1~sumout  = SUM(( !\shift_reg_rtl_0|auto_generated|cntr6|counter_reg_bit1~q  ) + ( VCC ) + ( \shift_reg_rtl_0|auto_generated|cntr6|counter_comb_bita0~COUT  ))
// \shift_reg_rtl_0|auto_generated|cntr6|counter_comb_bita1~COUT  = CARRY(( !\shift_reg_rtl_0|auto_generated|cntr6|counter_reg_bit1~q  ) + ( VCC ) + ( \shift_reg_rtl_0|auto_generated|cntr6|counter_comb_bita0~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\shift_reg_rtl_0|auto_generated|cntr6|counter_reg_bit1~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\shift_reg_rtl_0|auto_generated|cntr6|counter_comb_bita0~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\shift_reg_rtl_0|auto_generated|cntr6|counter_comb_bita1~sumout ),
	.cout(\shift_reg_rtl_0|auto_generated|cntr6|counter_comb_bita1~COUT ),
	.shareout());
// synopsys translate_off
defparam \shift_reg_rtl_0|auto_generated|cntr6|counter_comb_bita1 .extended_lut = "off";
defparam \shift_reg_rtl_0|auto_generated|cntr6|counter_comb_bita1 .lut_mask = 64'h000000000000F0F0;
defparam \shift_reg_rtl_0|auto_generated|cntr6|counter_comb_bita1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X19_Y3_N30
cyclonev_lcell_comb \shift_reg_rtl_0|auto_generated|cntr6|counter_reg_bit1~0 (
// Equation(s):
// \shift_reg_rtl_0|auto_generated|cntr6|counter_reg_bit1~0_combout  = !\shift_reg_rtl_0|auto_generated|cntr6|counter_comb_bita1~sumout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\shift_reg_rtl_0|auto_generated|cntr6|counter_comb_bita1~sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\shift_reg_rtl_0|auto_generated|cntr6|counter_reg_bit1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \shift_reg_rtl_0|auto_generated|cntr6|counter_reg_bit1~0 .extended_lut = "off";
defparam \shift_reg_rtl_0|auto_generated|cntr6|counter_reg_bit1~0 .lut_mask = 64'hFF00FF00FF00FF00;
defparam \shift_reg_rtl_0|auto_generated|cntr6|counter_reg_bit1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y3_N32
dffeas \shift_reg_rtl_0|auto_generated|cntr6|counter_reg_bit1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\shift_reg_rtl_0|auto_generated|cntr6|counter_reg_bit1~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\shift_reg_rtl_0|auto_generated|cntr6|counter_comb_bita5~1_sumout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\shift_reg_rtl_0|auto_generated|cntr6|counter_reg_bit1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \shift_reg_rtl_0|auto_generated|cntr6|counter_reg_bit1 .is_wysiwyg = "true";
defparam \shift_reg_rtl_0|auto_generated|cntr6|counter_reg_bit1 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X19_Y3_N6
cyclonev_lcell_comb \shift_reg_rtl_0|auto_generated|cntr6|counter_comb_bita2 (
// Equation(s):
// \shift_reg_rtl_0|auto_generated|cntr6|counter_comb_bita2~sumout  = SUM(( !\shift_reg_rtl_0|auto_generated|cntr6|counter_reg_bit2~q  ) + ( VCC ) + ( \shift_reg_rtl_0|auto_generated|cntr6|counter_comb_bita1~COUT  ))
// \shift_reg_rtl_0|auto_generated|cntr6|counter_comb_bita2~COUT  = CARRY(( !\shift_reg_rtl_0|auto_generated|cntr6|counter_reg_bit2~q  ) + ( VCC ) + ( \shift_reg_rtl_0|auto_generated|cntr6|counter_comb_bita1~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\shift_reg_rtl_0|auto_generated|cntr6|counter_reg_bit2~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\shift_reg_rtl_0|auto_generated|cntr6|counter_comb_bita1~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\shift_reg_rtl_0|auto_generated|cntr6|counter_comb_bita2~sumout ),
	.cout(\shift_reg_rtl_0|auto_generated|cntr6|counter_comb_bita2~COUT ),
	.shareout());
// synopsys translate_off
defparam \shift_reg_rtl_0|auto_generated|cntr6|counter_comb_bita2 .extended_lut = "off";
defparam \shift_reg_rtl_0|auto_generated|cntr6|counter_comb_bita2 .lut_mask = 64'h000000000000F0F0;
defparam \shift_reg_rtl_0|auto_generated|cntr6|counter_comb_bita2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X19_Y3_N33
cyclonev_lcell_comb \shift_reg_rtl_0|auto_generated|cntr6|counter_reg_bit2~0 (
// Equation(s):
// \shift_reg_rtl_0|auto_generated|cntr6|counter_reg_bit2~0_combout  = ( !\shift_reg_rtl_0|auto_generated|cntr6|counter_comb_bita2~sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\shift_reg_rtl_0|auto_generated|cntr6|counter_comb_bita2~sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\shift_reg_rtl_0|auto_generated|cntr6|counter_reg_bit2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \shift_reg_rtl_0|auto_generated|cntr6|counter_reg_bit2~0 .extended_lut = "off";
defparam \shift_reg_rtl_0|auto_generated|cntr6|counter_reg_bit2~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \shift_reg_rtl_0|auto_generated|cntr6|counter_reg_bit2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y3_N35
dffeas \shift_reg_rtl_0|auto_generated|cntr6|counter_reg_bit2 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\shift_reg_rtl_0|auto_generated|cntr6|counter_reg_bit2~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\shift_reg_rtl_0|auto_generated|cntr6|counter_comb_bita5~1_sumout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\shift_reg_rtl_0|auto_generated|cntr6|counter_reg_bit2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \shift_reg_rtl_0|auto_generated|cntr6|counter_reg_bit2 .is_wysiwyg = "true";
defparam \shift_reg_rtl_0|auto_generated|cntr6|counter_reg_bit2 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X19_Y3_N9
cyclonev_lcell_comb \shift_reg_rtl_0|auto_generated|cntr6|counter_comb_bita3 (
// Equation(s):
// \shift_reg_rtl_0|auto_generated|cntr6|counter_comb_bita3~sumout  = SUM(( !\shift_reg_rtl_0|auto_generated|cntr6|counter_reg_bit3~q  ) + ( VCC ) + ( \shift_reg_rtl_0|auto_generated|cntr6|counter_comb_bita2~COUT  ))
// \shift_reg_rtl_0|auto_generated|cntr6|counter_comb_bita3~COUT  = CARRY(( !\shift_reg_rtl_0|auto_generated|cntr6|counter_reg_bit3~q  ) + ( VCC ) + ( \shift_reg_rtl_0|auto_generated|cntr6|counter_comb_bita2~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\shift_reg_rtl_0|auto_generated|cntr6|counter_reg_bit3~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\shift_reg_rtl_0|auto_generated|cntr6|counter_comb_bita2~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\shift_reg_rtl_0|auto_generated|cntr6|counter_comb_bita3~sumout ),
	.cout(\shift_reg_rtl_0|auto_generated|cntr6|counter_comb_bita3~COUT ),
	.shareout());
// synopsys translate_off
defparam \shift_reg_rtl_0|auto_generated|cntr6|counter_comb_bita3 .extended_lut = "off";
defparam \shift_reg_rtl_0|auto_generated|cntr6|counter_comb_bita3 .lut_mask = 64'h000000000000FF00;
defparam \shift_reg_rtl_0|auto_generated|cntr6|counter_comb_bita3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X19_Y3_N27
cyclonev_lcell_comb \shift_reg_rtl_0|auto_generated|cntr6|counter_reg_bit3~0 (
// Equation(s):
// \shift_reg_rtl_0|auto_generated|cntr6|counter_reg_bit3~0_combout  = ( !\shift_reg_rtl_0|auto_generated|cntr6|counter_comb_bita3~sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\shift_reg_rtl_0|auto_generated|cntr6|counter_comb_bita3~sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\shift_reg_rtl_0|auto_generated|cntr6|counter_reg_bit3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \shift_reg_rtl_0|auto_generated|cntr6|counter_reg_bit3~0 .extended_lut = "off";
defparam \shift_reg_rtl_0|auto_generated|cntr6|counter_reg_bit3~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \shift_reg_rtl_0|auto_generated|cntr6|counter_reg_bit3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y3_N29
dffeas \shift_reg_rtl_0|auto_generated|cntr6|counter_reg_bit3 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\shift_reg_rtl_0|auto_generated|cntr6|counter_reg_bit3~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\shift_reg_rtl_0|auto_generated|cntr6|counter_comb_bita5~1_sumout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\shift_reg_rtl_0|auto_generated|cntr6|counter_reg_bit3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \shift_reg_rtl_0|auto_generated|cntr6|counter_reg_bit3 .is_wysiwyg = "true";
defparam \shift_reg_rtl_0|auto_generated|cntr6|counter_reg_bit3 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X19_Y3_N12
cyclonev_lcell_comb \shift_reg_rtl_0|auto_generated|cntr6|counter_comb_bita4 (
// Equation(s):
// \shift_reg_rtl_0|auto_generated|cntr6|counter_comb_bita4~sumout  = SUM(( \shift_reg_rtl_0|auto_generated|cntr6|counter_reg_bit4~q  ) + ( VCC ) + ( \shift_reg_rtl_0|auto_generated|cntr6|counter_comb_bita3~COUT  ))
// \shift_reg_rtl_0|auto_generated|cntr6|counter_comb_bita4~COUT  = CARRY(( \shift_reg_rtl_0|auto_generated|cntr6|counter_reg_bit4~q  ) + ( VCC ) + ( \shift_reg_rtl_0|auto_generated|cntr6|counter_comb_bita3~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\shift_reg_rtl_0|auto_generated|cntr6|counter_reg_bit4~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\shift_reg_rtl_0|auto_generated|cntr6|counter_comb_bita3~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\shift_reg_rtl_0|auto_generated|cntr6|counter_comb_bita4~sumout ),
	.cout(\shift_reg_rtl_0|auto_generated|cntr6|counter_comb_bita4~COUT ),
	.shareout());
// synopsys translate_off
defparam \shift_reg_rtl_0|auto_generated|cntr6|counter_comb_bita4 .extended_lut = "off";
defparam \shift_reg_rtl_0|auto_generated|cntr6|counter_comb_bita4 .lut_mask = 64'h00000000000000FF;
defparam \shift_reg_rtl_0|auto_generated|cntr6|counter_comb_bita4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y3_N14
dffeas \shift_reg_rtl_0|auto_generated|cntr6|counter_reg_bit4 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\shift_reg_rtl_0|auto_generated|cntr6|counter_comb_bita4~sumout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\shift_reg_rtl_0|auto_generated|cntr6|counter_comb_bita5~1_sumout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\shift_reg_rtl_0|auto_generated|cntr6|counter_reg_bit4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \shift_reg_rtl_0|auto_generated|cntr6|counter_reg_bit4 .is_wysiwyg = "true";
defparam \shift_reg_rtl_0|auto_generated|cntr6|counter_reg_bit4 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X19_Y3_N15
cyclonev_lcell_comb \shift_reg_rtl_0|auto_generated|cntr6|counter_comb_bita5 (
// Equation(s):
// \shift_reg_rtl_0|auto_generated|cntr6|counter_comb_bita5~sumout  = SUM(( !\shift_reg_rtl_0|auto_generated|cntr6|counter_reg_bit5~q  ) + ( VCC ) + ( \shift_reg_rtl_0|auto_generated|cntr6|counter_comb_bita4~COUT  ))
// \shift_reg_rtl_0|auto_generated|cntr6|counter_comb_bita5~COUT  = CARRY(( !\shift_reg_rtl_0|auto_generated|cntr6|counter_reg_bit5~q  ) + ( VCC ) + ( \shift_reg_rtl_0|auto_generated|cntr6|counter_comb_bita4~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\shift_reg_rtl_0|auto_generated|cntr6|counter_reg_bit5~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\shift_reg_rtl_0|auto_generated|cntr6|counter_comb_bita4~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\shift_reg_rtl_0|auto_generated|cntr6|counter_comb_bita5~sumout ),
	.cout(\shift_reg_rtl_0|auto_generated|cntr6|counter_comb_bita5~COUT ),
	.shareout());
// synopsys translate_off
defparam \shift_reg_rtl_0|auto_generated|cntr6|counter_comb_bita5 .extended_lut = "off";
defparam \shift_reg_rtl_0|auto_generated|cntr6|counter_comb_bita5 .lut_mask = 64'h000000000000F0F0;
defparam \shift_reg_rtl_0|auto_generated|cntr6|counter_comb_bita5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X19_Y3_N24
cyclonev_lcell_comb \shift_reg_rtl_0|auto_generated|cntr6|counter_reg_bit5~0 (
// Equation(s):
// \shift_reg_rtl_0|auto_generated|cntr6|counter_reg_bit5~0_combout  = ( !\shift_reg_rtl_0|auto_generated|cntr6|counter_comb_bita5~sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\shift_reg_rtl_0|auto_generated|cntr6|counter_comb_bita5~sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\shift_reg_rtl_0|auto_generated|cntr6|counter_reg_bit5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \shift_reg_rtl_0|auto_generated|cntr6|counter_reg_bit5~0 .extended_lut = "off";
defparam \shift_reg_rtl_0|auto_generated|cntr6|counter_reg_bit5~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \shift_reg_rtl_0|auto_generated|cntr6|counter_reg_bit5~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y3_N25
dffeas \shift_reg_rtl_0|auto_generated|cntr6|counter_reg_bit5 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\shift_reg_rtl_0|auto_generated|cntr6|counter_reg_bit5~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\shift_reg_rtl_0|auto_generated|cntr6|counter_comb_bita5~1_sumout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\shift_reg_rtl_0|auto_generated|cntr6|counter_reg_bit5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \shift_reg_rtl_0|auto_generated|cntr6|counter_reg_bit5 .is_wysiwyg = "true";
defparam \shift_reg_rtl_0|auto_generated|cntr6|counter_reg_bit5 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X19_Y3_N18
cyclonev_lcell_comb \shift_reg_rtl_0|auto_generated|cntr6|counter_comb_bita5~1 (
// Equation(s):
// \shift_reg_rtl_0|auto_generated|cntr6|counter_comb_bita5~1_sumout  = SUM(( GND ) + ( GND ) + ( \shift_reg_rtl_0|auto_generated|cntr6|counter_comb_bita5~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\shift_reg_rtl_0|auto_generated|cntr6|counter_comb_bita5~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\shift_reg_rtl_0|auto_generated|cntr6|counter_comb_bita5~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \shift_reg_rtl_0|auto_generated|cntr6|counter_comb_bita5~1 .extended_lut = "off";
defparam \shift_reg_rtl_0|auto_generated|cntr6|counter_comb_bita5~1 .lut_mask = 64'h0000FFFF00000000;
defparam \shift_reg_rtl_0|auto_generated|cntr6|counter_comb_bita5~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X19_Y3_N36
cyclonev_lcell_comb \shift_reg_rtl_0|auto_generated|dffe7~0 (
// Equation(s):
// \shift_reg_rtl_0|auto_generated|dffe7~0_combout  = !\shift_reg_rtl_0|auto_generated|cntr6|counter_comb_bita5~1_sumout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\shift_reg_rtl_0|auto_generated|cntr6|counter_comb_bita5~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\shift_reg_rtl_0|auto_generated|dffe7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \shift_reg_rtl_0|auto_generated|dffe7~0 .extended_lut = "off";
defparam \shift_reg_rtl_0|auto_generated|dffe7~0 .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \shift_reg_rtl_0|auto_generated|dffe7~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y3_N37
dffeas \shift_reg_rtl_0|auto_generated|dffe7 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\shift_reg_rtl_0|auto_generated|dffe7~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\shift_reg_rtl_0|auto_generated|dffe7~q ),
	.prn(vcc));
// synopsys translate_off
defparam \shift_reg_rtl_0|auto_generated|dffe7 .is_wysiwyg = "true";
defparam \shift_reg_rtl_0|auto_generated|dffe7 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y3_N7
dffeas \shift_reg[49][15]~_Duplicate_1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\shift_reg_rtl_1|auto_generated|altsyncram5|ram_block8a0~portbdataout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\shift_reg[49][15]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \shift_reg[49][15]~_Duplicate_1 .is_wysiwyg = "true";
defparam \shift_reg[49][15]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y3_N30
cyclonev_lcell_comb \shift_reg_rtl_0|auto_generated|cntr1|counter_comb_bita0 (
// Equation(s):
// \shift_reg_rtl_0|auto_generated|cntr1|counter_comb_bita0~sumout  = SUM(( \shift_reg_rtl_0|auto_generated|cntr1|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))
// \shift_reg_rtl_0|auto_generated|cntr1|counter_comb_bita0~COUT  = CARRY(( \shift_reg_rtl_0|auto_generated|cntr1|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\shift_reg_rtl_0|auto_generated|cntr1|counter_reg_bit [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\shift_reg_rtl_0|auto_generated|cntr1|counter_comb_bita0~sumout ),
	.cout(\shift_reg_rtl_0|auto_generated|cntr1|counter_comb_bita0~COUT ),
	.shareout());
// synopsys translate_off
defparam \shift_reg_rtl_0|auto_generated|cntr1|counter_comb_bita0 .extended_lut = "off";
defparam \shift_reg_rtl_0|auto_generated|cntr1|counter_comb_bita0 .lut_mask = 64'h00000000000000FF;
defparam \shift_reg_rtl_0|auto_generated|cntr1|counter_comb_bita0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y3_N46
dffeas \shift_reg_rtl_0|auto_generated|cntr1|counter_reg_bit[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\shift_reg_rtl_0|auto_generated|cntr1|counter_comb_bita5~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\shift_reg_rtl_0|auto_generated|cntr1|cout_actual~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\shift_reg_rtl_0|auto_generated|cntr1|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \shift_reg_rtl_0|auto_generated|cntr1|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \shift_reg_rtl_0|auto_generated|cntr1|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y3_N33
cyclonev_lcell_comb \shift_reg_rtl_0|auto_generated|cntr1|counter_comb_bita1 (
// Equation(s):
// \shift_reg_rtl_0|auto_generated|cntr1|counter_comb_bita1~sumout  = SUM(( \shift_reg_rtl_0|auto_generated|cntr1|counter_reg_bit [1] ) + ( GND ) + ( \shift_reg_rtl_0|auto_generated|cntr1|counter_comb_bita0~COUT  ))
// \shift_reg_rtl_0|auto_generated|cntr1|counter_comb_bita1~COUT  = CARRY(( \shift_reg_rtl_0|auto_generated|cntr1|counter_reg_bit [1] ) + ( GND ) + ( \shift_reg_rtl_0|auto_generated|cntr1|counter_comb_bita0~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\shift_reg_rtl_0|auto_generated|cntr1|counter_reg_bit [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\shift_reg_rtl_0|auto_generated|cntr1|counter_comb_bita0~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\shift_reg_rtl_0|auto_generated|cntr1|counter_comb_bita1~sumout ),
	.cout(\shift_reg_rtl_0|auto_generated|cntr1|counter_comb_bita1~COUT ),
	.shareout());
// synopsys translate_off
defparam \shift_reg_rtl_0|auto_generated|cntr1|counter_comb_bita1 .extended_lut = "off";
defparam \shift_reg_rtl_0|auto_generated|cntr1|counter_comb_bita1 .lut_mask = 64'h0000FFFF000000FF;
defparam \shift_reg_rtl_0|auto_generated|cntr1|counter_comb_bita1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y3_N34
dffeas \shift_reg_rtl_0|auto_generated|cntr1|counter_reg_bit[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\shift_reg_rtl_0|auto_generated|cntr1|counter_comb_bita1~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\shift_reg_rtl_0|auto_generated|cntr1|cout_actual~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\shift_reg_rtl_0|auto_generated|cntr1|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \shift_reg_rtl_0|auto_generated|cntr1|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \shift_reg_rtl_0|auto_generated|cntr1|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y3_N36
cyclonev_lcell_comb \shift_reg_rtl_0|auto_generated|cntr1|counter_comb_bita2 (
// Equation(s):
// \shift_reg_rtl_0|auto_generated|cntr1|counter_comb_bita2~sumout  = SUM(( \shift_reg_rtl_0|auto_generated|cntr1|counter_reg_bit [2] ) + ( GND ) + ( \shift_reg_rtl_0|auto_generated|cntr1|counter_comb_bita1~COUT  ))
// \shift_reg_rtl_0|auto_generated|cntr1|counter_comb_bita2~COUT  = CARRY(( \shift_reg_rtl_0|auto_generated|cntr1|counter_reg_bit [2] ) + ( GND ) + ( \shift_reg_rtl_0|auto_generated|cntr1|counter_comb_bita1~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\shift_reg_rtl_0|auto_generated|cntr1|counter_reg_bit [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\shift_reg_rtl_0|auto_generated|cntr1|counter_comb_bita1~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\shift_reg_rtl_0|auto_generated|cntr1|counter_comb_bita2~sumout ),
	.cout(\shift_reg_rtl_0|auto_generated|cntr1|counter_comb_bita2~COUT ),
	.shareout());
// synopsys translate_off
defparam \shift_reg_rtl_0|auto_generated|cntr1|counter_comb_bita2 .extended_lut = "off";
defparam \shift_reg_rtl_0|auto_generated|cntr1|counter_comb_bita2 .lut_mask = 64'h0000FFFF000000FF;
defparam \shift_reg_rtl_0|auto_generated|cntr1|counter_comb_bita2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y3_N38
dffeas \shift_reg_rtl_0|auto_generated|cntr1|counter_reg_bit[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\shift_reg_rtl_0|auto_generated|cntr1|counter_comb_bita2~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\shift_reg_rtl_0|auto_generated|cntr1|cout_actual~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\shift_reg_rtl_0|auto_generated|cntr1|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \shift_reg_rtl_0|auto_generated|cntr1|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \shift_reg_rtl_0|auto_generated|cntr1|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y3_N39
cyclonev_lcell_comb \shift_reg_rtl_0|auto_generated|cntr1|counter_comb_bita3 (
// Equation(s):
// \shift_reg_rtl_0|auto_generated|cntr1|counter_comb_bita3~sumout  = SUM(( \shift_reg_rtl_0|auto_generated|cntr1|counter_reg_bit [3] ) + ( GND ) + ( \shift_reg_rtl_0|auto_generated|cntr1|counter_comb_bita2~COUT  ))
// \shift_reg_rtl_0|auto_generated|cntr1|counter_comb_bita3~COUT  = CARRY(( \shift_reg_rtl_0|auto_generated|cntr1|counter_reg_bit [3] ) + ( GND ) + ( \shift_reg_rtl_0|auto_generated|cntr1|counter_comb_bita2~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\shift_reg_rtl_0|auto_generated|cntr1|counter_reg_bit [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\shift_reg_rtl_0|auto_generated|cntr1|counter_comb_bita2~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\shift_reg_rtl_0|auto_generated|cntr1|counter_comb_bita3~sumout ),
	.cout(\shift_reg_rtl_0|auto_generated|cntr1|counter_comb_bita3~COUT ),
	.shareout());
// synopsys translate_off
defparam \shift_reg_rtl_0|auto_generated|cntr1|counter_comb_bita3 .extended_lut = "off";
defparam \shift_reg_rtl_0|auto_generated|cntr1|counter_comb_bita3 .lut_mask = 64'h0000FFFF000000FF;
defparam \shift_reg_rtl_0|auto_generated|cntr1|counter_comb_bita3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y3_N40
dffeas \shift_reg_rtl_0|auto_generated|cntr1|counter_reg_bit[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\shift_reg_rtl_0|auto_generated|cntr1|counter_comb_bita3~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\shift_reg_rtl_0|auto_generated|cntr1|cout_actual~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\shift_reg_rtl_0|auto_generated|cntr1|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \shift_reg_rtl_0|auto_generated|cntr1|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \shift_reg_rtl_0|auto_generated|cntr1|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y3_N42
cyclonev_lcell_comb \shift_reg_rtl_0|auto_generated|cntr1|counter_comb_bita4 (
// Equation(s):
// \shift_reg_rtl_0|auto_generated|cntr1|counter_comb_bita4~sumout  = SUM(( \shift_reg_rtl_0|auto_generated|cntr1|counter_reg_bit [4] ) + ( GND ) + ( \shift_reg_rtl_0|auto_generated|cntr1|counter_comb_bita3~COUT  ))
// \shift_reg_rtl_0|auto_generated|cntr1|counter_comb_bita4~COUT  = CARRY(( \shift_reg_rtl_0|auto_generated|cntr1|counter_reg_bit [4] ) + ( GND ) + ( \shift_reg_rtl_0|auto_generated|cntr1|counter_comb_bita3~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\shift_reg_rtl_0|auto_generated|cntr1|counter_reg_bit [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\shift_reg_rtl_0|auto_generated|cntr1|counter_comb_bita3~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\shift_reg_rtl_0|auto_generated|cntr1|counter_comb_bita4~sumout ),
	.cout(\shift_reg_rtl_0|auto_generated|cntr1|counter_comb_bita4~COUT ),
	.shareout());
// synopsys translate_off
defparam \shift_reg_rtl_0|auto_generated|cntr1|counter_comb_bita4 .extended_lut = "off";
defparam \shift_reg_rtl_0|auto_generated|cntr1|counter_comb_bita4 .lut_mask = 64'h0000FFFF000000FF;
defparam \shift_reg_rtl_0|auto_generated|cntr1|counter_comb_bita4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y3_N43
dffeas \shift_reg_rtl_0|auto_generated|cntr1|counter_reg_bit[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\shift_reg_rtl_0|auto_generated|cntr1|counter_comb_bita4~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\shift_reg_rtl_0|auto_generated|cntr1|cout_actual~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\shift_reg_rtl_0|auto_generated|cntr1|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \shift_reg_rtl_0|auto_generated|cntr1|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \shift_reg_rtl_0|auto_generated|cntr1|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y3_N45
cyclonev_lcell_comb \shift_reg_rtl_0|auto_generated|cntr1|counter_comb_bita5 (
// Equation(s):
// \shift_reg_rtl_0|auto_generated|cntr1|counter_comb_bita5~sumout  = SUM(( \shift_reg_rtl_0|auto_generated|cntr1|counter_reg_bit [5] ) + ( GND ) + ( \shift_reg_rtl_0|auto_generated|cntr1|counter_comb_bita4~COUT  ))
// \shift_reg_rtl_0|auto_generated|cntr1|counter_comb_bita5~COUT  = CARRY(( \shift_reg_rtl_0|auto_generated|cntr1|counter_reg_bit [5] ) + ( GND ) + ( \shift_reg_rtl_0|auto_generated|cntr1|counter_comb_bita4~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\shift_reg_rtl_0|auto_generated|cntr1|counter_reg_bit [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\shift_reg_rtl_0|auto_generated|cntr1|counter_comb_bita4~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\shift_reg_rtl_0|auto_generated|cntr1|counter_comb_bita5~sumout ),
	.cout(\shift_reg_rtl_0|auto_generated|cntr1|counter_comb_bita5~COUT ),
	.shareout());
// synopsys translate_off
defparam \shift_reg_rtl_0|auto_generated|cntr1|counter_comb_bita5 .extended_lut = "off";
defparam \shift_reg_rtl_0|auto_generated|cntr1|counter_comb_bita5 .lut_mask = 64'h0000FFFF000000FF;
defparam \shift_reg_rtl_0|auto_generated|cntr1|counter_comb_bita5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y3_N47
dffeas \shift_reg_rtl_0|auto_generated|cntr1|counter_reg_bit[5]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\shift_reg_rtl_0|auto_generated|cntr1|counter_comb_bita5~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\shift_reg_rtl_0|auto_generated|cntr1|cout_actual~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\shift_reg_rtl_0|auto_generated|cntr1|counter_reg_bit[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \shift_reg_rtl_0|auto_generated|cntr1|counter_reg_bit[5]~DUPLICATE .is_wysiwyg = "true";
defparam \shift_reg_rtl_0|auto_generated|cntr1|counter_reg_bit[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X19_Y3_N48
cyclonev_lcell_comb \shift_reg_rtl_0|auto_generated|cntr1|cmpr9|aneb_result_wire[0]~0 (
// Equation(s):
// \shift_reg_rtl_0|auto_generated|cntr1|cmpr9|aneb_result_wire[0]~0_combout  = ( !\shift_reg_rtl_0|auto_generated|cntr1|counter_reg_bit [2] & ( (\shift_reg_rtl_0|auto_generated|cntr1|counter_reg_bit [4] & 
// (!\shift_reg_rtl_0|auto_generated|cntr1|counter_reg_bit [3] & !\shift_reg_rtl_0|auto_generated|cntr1|counter_reg_bit [1])) ) )

	.dataa(!\shift_reg_rtl_0|auto_generated|cntr1|counter_reg_bit [4]),
	.datab(!\shift_reg_rtl_0|auto_generated|cntr1|counter_reg_bit [3]),
	.datac(!\shift_reg_rtl_0|auto_generated|cntr1|counter_reg_bit [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\shift_reg_rtl_0|auto_generated|cntr1|counter_reg_bit [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\shift_reg_rtl_0|auto_generated|cntr1|cmpr9|aneb_result_wire[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \shift_reg_rtl_0|auto_generated|cntr1|cmpr9|aneb_result_wire[0]~0 .extended_lut = "off";
defparam \shift_reg_rtl_0|auto_generated|cntr1|cmpr9|aneb_result_wire[0]~0 .lut_mask = 64'h4040404000000000;
defparam \shift_reg_rtl_0|auto_generated|cntr1|cmpr9|aneb_result_wire[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y3_N48
cyclonev_lcell_comb \shift_reg_rtl_0|auto_generated|cntr1|counter_comb_bita5~1 (
// Equation(s):
// \shift_reg_rtl_0|auto_generated|cntr1|counter_comb_bita5~1_sumout  = SUM(( GND ) + ( GND ) + ( \shift_reg_rtl_0|auto_generated|cntr1|counter_comb_bita5~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\shift_reg_rtl_0|auto_generated|cntr1|counter_comb_bita5~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\shift_reg_rtl_0|auto_generated|cntr1|counter_comb_bita5~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \shift_reg_rtl_0|auto_generated|cntr1|counter_comb_bita5~1 .extended_lut = "off";
defparam \shift_reg_rtl_0|auto_generated|cntr1|counter_comb_bita5~1 .lut_mask = 64'h0000FFFF00000000;
defparam \shift_reg_rtl_0|auto_generated|cntr1|counter_comb_bita5~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y3_N57
cyclonev_lcell_comb \shift_reg_rtl_0|auto_generated|cntr1|cout_actual (
// Equation(s):
// \shift_reg_rtl_0|auto_generated|cntr1|cout_actual~combout  = ( \shift_reg_rtl_0|auto_generated|cntr1|counter_comb_bita5~1_sumout  ) # ( !\shift_reg_rtl_0|auto_generated|cntr1|counter_comb_bita5~1_sumout  & ( 
// (\shift_reg_rtl_0|auto_generated|cntr1|counter_reg_bit[5]~DUPLICATE_q  & (!\shift_reg_rtl_0|auto_generated|cntr1|counter_reg_bit [0] & \shift_reg_rtl_0|auto_generated|cntr1|cmpr9|aneb_result_wire[0]~0_combout )) ) )

	.dataa(gnd),
	.datab(!\shift_reg_rtl_0|auto_generated|cntr1|counter_reg_bit[5]~DUPLICATE_q ),
	.datac(!\shift_reg_rtl_0|auto_generated|cntr1|counter_reg_bit [0]),
	.datad(!\shift_reg_rtl_0|auto_generated|cntr1|cmpr9|aneb_result_wire[0]~0_combout ),
	.datae(gnd),
	.dataf(!\shift_reg_rtl_0|auto_generated|cntr1|counter_comb_bita5~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\shift_reg_rtl_0|auto_generated|cntr1|cout_actual~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \shift_reg_rtl_0|auto_generated|cntr1|cout_actual .extended_lut = "off";
defparam \shift_reg_rtl_0|auto_generated|cntr1|cout_actual .lut_mask = 64'h00300030FFFFFFFF;
defparam \shift_reg_rtl_0|auto_generated|cntr1|cout_actual .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y3_N32
dffeas \shift_reg_rtl_0|auto_generated|cntr1|counter_reg_bit[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\shift_reg_rtl_0|auto_generated|cntr1|counter_comb_bita0~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\shift_reg_rtl_0|auto_generated|cntr1|cout_actual~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\shift_reg_rtl_0|auto_generated|cntr1|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \shift_reg_rtl_0|auto_generated|cntr1|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \shift_reg_rtl_0|auto_generated|cntr1|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y3_N44
dffeas \shift_reg_rtl_0|auto_generated|cntr1|counter_reg_bit[4]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\shift_reg_rtl_0|auto_generated|cntr1|counter_comb_bita4~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\shift_reg_rtl_0|auto_generated|cntr1|cout_actual~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\shift_reg_rtl_0|auto_generated|cntr1|counter_reg_bit[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \shift_reg_rtl_0|auto_generated|cntr1|counter_reg_bit[4]~DUPLICATE .is_wysiwyg = "true";
defparam \shift_reg_rtl_0|auto_generated|cntr1|counter_reg_bit[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y3_N35
dffeas \shift_reg_rtl_0|auto_generated|cntr1|counter_reg_bit[1]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\shift_reg_rtl_0|auto_generated|cntr1|counter_comb_bita1~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\shift_reg_rtl_0|auto_generated|cntr1|cout_actual~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\shift_reg_rtl_0|auto_generated|cntr1|counter_reg_bit[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \shift_reg_rtl_0|auto_generated|cntr1|counter_reg_bit[1]~DUPLICATE .is_wysiwyg = "true";
defparam \shift_reg_rtl_0|auto_generated|cntr1|counter_reg_bit[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y3_N24
cyclonev_lcell_comb \shift_reg_rtl_0|auto_generated|cmpr4_aeb_int~0 (
// Equation(s):
// \shift_reg_rtl_0|auto_generated|cmpr4_aeb_int~0_combout  = ( \shift_reg_rtl_0|auto_generated|cntr1|counter_reg_bit[5]~DUPLICATE_q  & ( \shift_reg_rtl_0|auto_generated|cntr1|counter_reg_bit[1]~DUPLICATE_q  & ( 
// (\shift_reg_rtl_0|auto_generated|cntr1|counter_reg_bit [3] & (!\shift_reg_rtl_0|auto_generated|cntr1|counter_reg_bit[4]~DUPLICATE_q  & (\shift_reg_rtl_0|auto_generated|cntr1|counter_reg_bit [2] & !\shift_reg_rtl_0|auto_generated|cntr1|counter_reg_bit 
// [0]))) ) ) )

	.dataa(!\shift_reg_rtl_0|auto_generated|cntr1|counter_reg_bit [3]),
	.datab(!\shift_reg_rtl_0|auto_generated|cntr1|counter_reg_bit[4]~DUPLICATE_q ),
	.datac(!\shift_reg_rtl_0|auto_generated|cntr1|counter_reg_bit [2]),
	.datad(!\shift_reg_rtl_0|auto_generated|cntr1|counter_reg_bit [0]),
	.datae(!\shift_reg_rtl_0|auto_generated|cntr1|counter_reg_bit[5]~DUPLICATE_q ),
	.dataf(!\shift_reg_rtl_0|auto_generated|cntr1|counter_reg_bit[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\shift_reg_rtl_0|auto_generated|cmpr4_aeb_int~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \shift_reg_rtl_0|auto_generated|cmpr4_aeb_int~0 .extended_lut = "off";
defparam \shift_reg_rtl_0|auto_generated|cmpr4_aeb_int~0 .lut_mask = 64'h0000000000000400;
defparam \shift_reg_rtl_0|auto_generated|cmpr4_aeb_int~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y3_N21
cyclonev_lcell_comb \shift_reg_rtl_0|auto_generated|op_2~0 (
// Equation(s):
// \shift_reg_rtl_0|auto_generated|op_2~0_combout  = ( \shift_reg_rtl_0|auto_generated|cntr1|counter_reg_bit[5]~DUPLICATE_q  & ( \shift_reg_rtl_0|auto_generated|cntr1|counter_reg_bit [0] & ( ((\shift_reg_rtl_0|auto_generated|cntr1|counter_reg_bit [2] & 
// (\shift_reg_rtl_0|auto_generated|cntr1|counter_reg_bit [3] & \shift_reg_rtl_0|auto_generated|cntr1|counter_reg_bit[1]~DUPLICATE_q ))) # (\shift_reg_rtl_0|auto_generated|cntr1|counter_reg_bit[4]~DUPLICATE_q ) ) ) ) # ( 
// \shift_reg_rtl_0|auto_generated|cntr1|counter_reg_bit[5]~DUPLICATE_q  & ( !\shift_reg_rtl_0|auto_generated|cntr1|counter_reg_bit [0] & ( \shift_reg_rtl_0|auto_generated|cntr1|counter_reg_bit[4]~DUPLICATE_q  ) ) )

	.dataa(!\shift_reg_rtl_0|auto_generated|cntr1|counter_reg_bit [2]),
	.datab(!\shift_reg_rtl_0|auto_generated|cntr1|counter_reg_bit[4]~DUPLICATE_q ),
	.datac(!\shift_reg_rtl_0|auto_generated|cntr1|counter_reg_bit [3]),
	.datad(!\shift_reg_rtl_0|auto_generated|cntr1|counter_reg_bit[1]~DUPLICATE_q ),
	.datae(!\shift_reg_rtl_0|auto_generated|cntr1|counter_reg_bit[5]~DUPLICATE_q ),
	.dataf(!\shift_reg_rtl_0|auto_generated|cntr1|counter_reg_bit [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\shift_reg_rtl_0|auto_generated|op_2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \shift_reg_rtl_0|auto_generated|op_2~0 .extended_lut = "off";
defparam \shift_reg_rtl_0|auto_generated|op_2~0 .lut_mask = 64'h0000333300003337;
defparam \shift_reg_rtl_0|auto_generated|op_2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y3_N0
cyclonev_lcell_comb \shift_reg_rtl_0|auto_generated|op_1~1 (
// Equation(s):
// \shift_reg_rtl_0|auto_generated|op_1~1_sumout  = SUM(( \shift_reg_rtl_0|auto_generated|cntr1|counter_reg_bit [0] ) + ( (!\shift_reg_rtl_0|auto_generated|cmpr4_aeb_int~0_combout  & !\shift_reg_rtl_0|auto_generated|op_2~0_combout ) ) + ( !VCC ))
// \shift_reg_rtl_0|auto_generated|op_1~2  = CARRY(( \shift_reg_rtl_0|auto_generated|cntr1|counter_reg_bit [0] ) + ( (!\shift_reg_rtl_0|auto_generated|cmpr4_aeb_int~0_combout  & !\shift_reg_rtl_0|auto_generated|op_2~0_combout ) ) + ( !VCC ))

	.dataa(!\shift_reg_rtl_0|auto_generated|cmpr4_aeb_int~0_combout ),
	.datab(!\shift_reg_rtl_0|auto_generated|cntr1|counter_reg_bit [0]),
	.datac(!\shift_reg_rtl_0|auto_generated|op_2~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\shift_reg_rtl_0|auto_generated|op_1~1_sumout ),
	.cout(\shift_reg_rtl_0|auto_generated|op_1~2 ),
	.shareout());
// synopsys translate_off
defparam \shift_reg_rtl_0|auto_generated|op_1~1 .extended_lut = "off";
defparam \shift_reg_rtl_0|auto_generated|op_1~1 .lut_mask = 64'h00005F5F00003333;
defparam \shift_reg_rtl_0|auto_generated|op_1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y3_N1
dffeas \shift_reg_rtl_0|auto_generated|dffe3a[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\shift_reg_rtl_0|auto_generated|op_1~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\shift_reg_rtl_0|auto_generated|dffe3a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \shift_reg_rtl_0|auto_generated|dffe3a[0] .is_wysiwyg = "true";
defparam \shift_reg_rtl_0|auto_generated|dffe3a[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y3_N3
cyclonev_lcell_comb \shift_reg_rtl_0|auto_generated|op_1~5 (
// Equation(s):
// \shift_reg_rtl_0|auto_generated|op_1~5_sumout  = SUM(( VCC ) + ( \shift_reg_rtl_0|auto_generated|cntr1|counter_reg_bit[1]~DUPLICATE_q  ) + ( \shift_reg_rtl_0|auto_generated|op_1~2  ))
// \shift_reg_rtl_0|auto_generated|op_1~6  = CARRY(( VCC ) + ( \shift_reg_rtl_0|auto_generated|cntr1|counter_reg_bit[1]~DUPLICATE_q  ) + ( \shift_reg_rtl_0|auto_generated|op_1~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\shift_reg_rtl_0|auto_generated|cntr1|counter_reg_bit[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(\shift_reg_rtl_0|auto_generated|op_1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\shift_reg_rtl_0|auto_generated|op_1~5_sumout ),
	.cout(\shift_reg_rtl_0|auto_generated|op_1~6 ),
	.shareout());
// synopsys translate_off
defparam \shift_reg_rtl_0|auto_generated|op_1~5 .extended_lut = "off";
defparam \shift_reg_rtl_0|auto_generated|op_1~5 .lut_mask = 64'h0000FF000000FFFF;
defparam \shift_reg_rtl_0|auto_generated|op_1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y3_N54
cyclonev_lcell_comb \shift_reg_rtl_0|auto_generated|dffe3a[1]~0 (
// Equation(s):
// \shift_reg_rtl_0|auto_generated|dffe3a[1]~0_combout  = !\shift_reg_rtl_0|auto_generated|op_1~5_sumout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\shift_reg_rtl_0|auto_generated|op_1~5_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\shift_reg_rtl_0|auto_generated|dffe3a[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \shift_reg_rtl_0|auto_generated|dffe3a[1]~0 .extended_lut = "off";
defparam \shift_reg_rtl_0|auto_generated|dffe3a[1]~0 .lut_mask = 64'hFF00FF00FF00FF00;
defparam \shift_reg_rtl_0|auto_generated|dffe3a[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y3_N56
dffeas \shift_reg_rtl_0|auto_generated|dffe3a[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\shift_reg_rtl_0|auto_generated|dffe3a[1]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\shift_reg_rtl_0|auto_generated|dffe3a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \shift_reg_rtl_0|auto_generated|dffe3a[1] .is_wysiwyg = "true";
defparam \shift_reg_rtl_0|auto_generated|dffe3a[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X19_Y3_N51
cyclonev_lcell_comb \shift_reg_rtl_0|auto_generated|dffe3a[1]~_wirecell (
// Equation(s):
// \shift_reg_rtl_0|auto_generated|dffe3a[1]~_wirecell_combout  = ( !\shift_reg_rtl_0|auto_generated|dffe3a [1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\shift_reg_rtl_0|auto_generated|dffe3a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\shift_reg_rtl_0|auto_generated|dffe3a[1]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \shift_reg_rtl_0|auto_generated|dffe3a[1]~_wirecell .extended_lut = "off";
defparam \shift_reg_rtl_0|auto_generated|dffe3a[1]~_wirecell .lut_mask = 64'hFFFFFFFF00000000;
defparam \shift_reg_rtl_0|auto_generated|dffe3a[1]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y3_N6
cyclonev_lcell_comb \shift_reg_rtl_0|auto_generated|op_1~9 (
// Equation(s):
// \shift_reg_rtl_0|auto_generated|op_1~9_sumout  = SUM(( \shift_reg_rtl_0|auto_generated|cntr1|counter_reg_bit [2] ) + ( GND ) + ( \shift_reg_rtl_0|auto_generated|op_1~6  ))
// \shift_reg_rtl_0|auto_generated|op_1~10  = CARRY(( \shift_reg_rtl_0|auto_generated|cntr1|counter_reg_bit [2] ) + ( GND ) + ( \shift_reg_rtl_0|auto_generated|op_1~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\shift_reg_rtl_0|auto_generated|cntr1|counter_reg_bit [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\shift_reg_rtl_0|auto_generated|op_1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\shift_reg_rtl_0|auto_generated|op_1~9_sumout ),
	.cout(\shift_reg_rtl_0|auto_generated|op_1~10 ),
	.shareout());
// synopsys translate_off
defparam \shift_reg_rtl_0|auto_generated|op_1~9 .extended_lut = "off";
defparam \shift_reg_rtl_0|auto_generated|op_1~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \shift_reg_rtl_0|auto_generated|op_1~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y3_N7
dffeas \shift_reg_rtl_0|auto_generated|dffe3a[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\shift_reg_rtl_0|auto_generated|op_1~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\shift_reg_rtl_0|auto_generated|dffe3a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \shift_reg_rtl_0|auto_generated|dffe3a[2] .is_wysiwyg = "true";
defparam \shift_reg_rtl_0|auto_generated|dffe3a[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y3_N9
cyclonev_lcell_comb \shift_reg_rtl_0|auto_generated|op_1~13 (
// Equation(s):
// \shift_reg_rtl_0|auto_generated|op_1~13_sumout  = SUM(( \shift_reg_rtl_0|auto_generated|cntr1|counter_reg_bit [3] ) + ( GND ) + ( \shift_reg_rtl_0|auto_generated|op_1~10  ))
// \shift_reg_rtl_0|auto_generated|op_1~14  = CARRY(( \shift_reg_rtl_0|auto_generated|cntr1|counter_reg_bit [3] ) + ( GND ) + ( \shift_reg_rtl_0|auto_generated|op_1~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\shift_reg_rtl_0|auto_generated|cntr1|counter_reg_bit [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\shift_reg_rtl_0|auto_generated|op_1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\shift_reg_rtl_0|auto_generated|op_1~13_sumout ),
	.cout(\shift_reg_rtl_0|auto_generated|op_1~14 ),
	.shareout());
// synopsys translate_off
defparam \shift_reg_rtl_0|auto_generated|op_1~13 .extended_lut = "off";
defparam \shift_reg_rtl_0|auto_generated|op_1~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \shift_reg_rtl_0|auto_generated|op_1~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y3_N10
dffeas \shift_reg_rtl_0|auto_generated|dffe3a[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\shift_reg_rtl_0|auto_generated|op_1~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\shift_reg_rtl_0|auto_generated|dffe3a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \shift_reg_rtl_0|auto_generated|dffe3a[3] .is_wysiwyg = "true";
defparam \shift_reg_rtl_0|auto_generated|dffe3a[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y3_N12
cyclonev_lcell_comb \shift_reg_rtl_0|auto_generated|op_1~17 (
// Equation(s):
// \shift_reg_rtl_0|auto_generated|op_1~17_sumout  = SUM(( \shift_reg_rtl_0|auto_generated|cntr1|counter_reg_bit[4]~DUPLICATE_q  ) + ( (\shift_reg_rtl_0|auto_generated|cmpr4_aeb_int~0_combout ) # (\shift_reg_rtl_0|auto_generated|op_2~0_combout ) ) + ( 
// \shift_reg_rtl_0|auto_generated|op_1~14  ))
// \shift_reg_rtl_0|auto_generated|op_1~18  = CARRY(( \shift_reg_rtl_0|auto_generated|cntr1|counter_reg_bit[4]~DUPLICATE_q  ) + ( (\shift_reg_rtl_0|auto_generated|cmpr4_aeb_int~0_combout ) # (\shift_reg_rtl_0|auto_generated|op_2~0_combout ) ) + ( 
// \shift_reg_rtl_0|auto_generated|op_1~14  ))

	.dataa(!\shift_reg_rtl_0|auto_generated|op_2~0_combout ),
	.datab(!\shift_reg_rtl_0|auto_generated|cntr1|counter_reg_bit[4]~DUPLICATE_q ),
	.datac(!\shift_reg_rtl_0|auto_generated|cmpr4_aeb_int~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\shift_reg_rtl_0|auto_generated|op_1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\shift_reg_rtl_0|auto_generated|op_1~17_sumout ),
	.cout(\shift_reg_rtl_0|auto_generated|op_1~18 ),
	.shareout());
// synopsys translate_off
defparam \shift_reg_rtl_0|auto_generated|op_1~17 .extended_lut = "off";
defparam \shift_reg_rtl_0|auto_generated|op_1~17 .lut_mask = 64'h0000A0A000003333;
defparam \shift_reg_rtl_0|auto_generated|op_1~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y3_N13
dffeas \shift_reg_rtl_0|auto_generated|dffe3a[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\shift_reg_rtl_0|auto_generated|op_1~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\shift_reg_rtl_0|auto_generated|dffe3a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \shift_reg_rtl_0|auto_generated|dffe3a[4] .is_wysiwyg = "true";
defparam \shift_reg_rtl_0|auto_generated|dffe3a[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y3_N15
cyclonev_lcell_comb \shift_reg_rtl_0|auto_generated|op_1~21 (
// Equation(s):
// \shift_reg_rtl_0|auto_generated|op_1~21_sumout  = SUM(( \shift_reg_rtl_0|auto_generated|cntr1|counter_reg_bit[5]~DUPLICATE_q  ) + ( GND ) + ( \shift_reg_rtl_0|auto_generated|op_1~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\shift_reg_rtl_0|auto_generated|cntr1|counter_reg_bit[5]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\shift_reg_rtl_0|auto_generated|op_1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\shift_reg_rtl_0|auto_generated|op_1~21_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \shift_reg_rtl_0|auto_generated|op_1~21 .extended_lut = "off";
defparam \shift_reg_rtl_0|auto_generated|op_1~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \shift_reg_rtl_0|auto_generated|op_1~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y3_N16
dffeas \shift_reg_rtl_0|auto_generated|dffe3a[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\shift_reg_rtl_0|auto_generated|op_1~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\shift_reg_rtl_0|auto_generated|dffe3a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \shift_reg_rtl_0|auto_generated|dffe3a[5] .is_wysiwyg = "true";
defparam \shift_reg_rtl_0|auto_generated|dffe3a[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X19_Y3_N45
cyclonev_lcell_comb \shift_reg[49][14]~_Duplicate_1feeder (
// Equation(s):
// \shift_reg[49][14]~_Duplicate_1feeder_combout  = ( \shift_reg_rtl_1|auto_generated|altsyncram5|ram_block8a1  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\shift_reg_rtl_1|auto_generated|altsyncram5|ram_block8a1 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\shift_reg[49][14]~_Duplicate_1feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \shift_reg[49][14]~_Duplicate_1feeder .extended_lut = "off";
defparam \shift_reg[49][14]~_Duplicate_1feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \shift_reg[49][14]~_Duplicate_1feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y3_N46
dffeas \shift_reg[49][14]~_Duplicate_1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\shift_reg[49][14]~_Duplicate_1feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\shift_reg[49][14]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \shift_reg[49][14]~_Duplicate_1 .is_wysiwyg = "true";
defparam \shift_reg[49][14]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y3_N20
dffeas \shift_reg[49][13]~_Duplicate_1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\shift_reg_rtl_1|auto_generated|altsyncram5|ram_block8a2 ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\shift_reg[49][13]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \shift_reg[49][13]~_Duplicate_1 .is_wysiwyg = "true";
defparam \shift_reg[49][13]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X19_Y3_N42
cyclonev_lcell_comb \shift_reg[49][12]~_Duplicate_1feeder (
// Equation(s):
// \shift_reg[49][12]~_Duplicate_1feeder_combout  = ( \shift_reg_rtl_1|auto_generated|altsyncram5|ram_block8a3  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\shift_reg_rtl_1|auto_generated|altsyncram5|ram_block8a3 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\shift_reg[49][12]~_Duplicate_1feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \shift_reg[49][12]~_Duplicate_1feeder .extended_lut = "off";
defparam \shift_reg[49][12]~_Duplicate_1feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \shift_reg[49][12]~_Duplicate_1feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y3_N44
dffeas \shift_reg[49][12]~_Duplicate_1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\shift_reg[49][12]~_Duplicate_1feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\shift_reg[49][12]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \shift_reg[49][12]~_Duplicate_1 .is_wysiwyg = "true";
defparam \shift_reg[49][12]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y3_N53
dffeas \shift_reg[49][11]~_Duplicate_1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\shift_reg_rtl_1|auto_generated|altsyncram5|ram_block8a4 ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\shift_reg[49][11]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \shift_reg[49][11]~_Duplicate_1 .is_wysiwyg = "true";
defparam \shift_reg[49][11]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y3_N4
dffeas \shift_reg[49][10]~_Duplicate_1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\shift_reg_rtl_1|auto_generated|altsyncram5|ram_block8a5 ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\shift_reg[49][10]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \shift_reg[49][10]~_Duplicate_1 .is_wysiwyg = "true";
defparam \shift_reg[49][10]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y3_N22
dffeas \shift_reg[49][9]~_Duplicate_1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\shift_reg_rtl_1|auto_generated|altsyncram5|ram_block8a6 ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\shift_reg[49][9]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \shift_reg[49][9]~_Duplicate_1 .is_wysiwyg = "true";
defparam \shift_reg[49][9]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X15_Y3_N24
cyclonev_lcell_comb \shift_reg[49][8]~_Duplicate_1feeder (
// Equation(s):
// \shift_reg[49][8]~_Duplicate_1feeder_combout  = ( \shift_reg_rtl_1|auto_generated|altsyncram5|ram_block8a7  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\shift_reg_rtl_1|auto_generated|altsyncram5|ram_block8a7 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\shift_reg[49][8]~_Duplicate_1feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \shift_reg[49][8]~_Duplicate_1feeder .extended_lut = "off";
defparam \shift_reg[49][8]~_Duplicate_1feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \shift_reg[49][8]~_Duplicate_1feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y3_N25
dffeas \shift_reg[49][8]~_Duplicate_1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\shift_reg[49][8]~_Duplicate_1feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\shift_reg[49][8]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \shift_reg[49][8]~_Duplicate_1 .is_wysiwyg = "true";
defparam \shift_reg[49][8]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y3_N10
dffeas \shift_reg[49][7]~_Duplicate_1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\shift_reg_rtl_1|auto_generated|altsyncram5|ram_block8a8 ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\shift_reg[49][7]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \shift_reg[49][7]~_Duplicate_1 .is_wysiwyg = "true";
defparam \shift_reg[49][7]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X15_Y3_N15
cyclonev_lcell_comb \shift_reg[49][6]~_Duplicate_1feeder (
// Equation(s):
// \shift_reg[49][6]~_Duplicate_1feeder_combout  = ( \shift_reg_rtl_1|auto_generated|altsyncram5|ram_block8a9  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\shift_reg_rtl_1|auto_generated|altsyncram5|ram_block8a9 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\shift_reg[49][6]~_Duplicate_1feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \shift_reg[49][6]~_Duplicate_1feeder .extended_lut = "off";
defparam \shift_reg[49][6]~_Duplicate_1feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \shift_reg[49][6]~_Duplicate_1feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y3_N16
dffeas \shift_reg[49][6]~_Duplicate_1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\shift_reg[49][6]~_Duplicate_1feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\shift_reg[49][6]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \shift_reg[49][6]~_Duplicate_1 .is_wysiwyg = "true";
defparam \shift_reg[49][6]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X15_Y3_N30
cyclonev_lcell_comb \shift_reg[49][5]~_Duplicate_1feeder (
// Equation(s):
// \shift_reg[49][5]~_Duplicate_1feeder_combout  = ( \shift_reg_rtl_1|auto_generated|altsyncram5|ram_block8a10  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\shift_reg_rtl_1|auto_generated|altsyncram5|ram_block8a10 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\shift_reg[49][5]~_Duplicate_1feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \shift_reg[49][5]~_Duplicate_1feeder .extended_lut = "off";
defparam \shift_reg[49][5]~_Duplicate_1feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \shift_reg[49][5]~_Duplicate_1feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y3_N31
dffeas \shift_reg[49][5]~_Duplicate_1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\shift_reg[49][5]~_Duplicate_1feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\shift_reg[49][5]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \shift_reg[49][5]~_Duplicate_1 .is_wysiwyg = "true";
defparam \shift_reg[49][5]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y3_N1
dffeas \shift_reg[49][4]~_Duplicate_1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\shift_reg_rtl_1|auto_generated|altsyncram5|ram_block8a11 ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\shift_reg[49][4]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \shift_reg[49][4]~_Duplicate_1 .is_wysiwyg = "true";
defparam \shift_reg[49][4]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y3_N49
dffeas \shift_reg[49][3]~_Duplicate_1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\shift_reg_rtl_1|auto_generated|altsyncram5|ram_block8a12 ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\shift_reg[49][3]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \shift_reg[49][3]~_Duplicate_1 .is_wysiwyg = "true";
defparam \shift_reg[49][3]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y3_N40
dffeas \shift_reg[49][2]~_Duplicate_1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\shift_reg_rtl_1|auto_generated|altsyncram5|ram_block8a13 ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\shift_reg[49][2]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \shift_reg[49][2]~_Duplicate_1 .is_wysiwyg = "true";
defparam \shift_reg[49][2]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y3_N49
dffeas \shift_reg[49][1]~_Duplicate_1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\shift_reg_rtl_1|auto_generated|altsyncram5|ram_block8a14 ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\shift_reg[49][1]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \shift_reg[49][1]~_Duplicate_1 .is_wysiwyg = "true";
defparam \shift_reg[49][1]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X15_Y3_N21
cyclonev_lcell_comb \shift_reg[49][0]~_Duplicate_1feeder (
// Equation(s):
// \shift_reg[49][0]~_Duplicate_1feeder_combout  = ( \shift_reg_rtl_1|auto_generated|altsyncram5|ram_block8a15  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\shift_reg_rtl_1|auto_generated|altsyncram5|ram_block8a15 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\shift_reg[49][0]~_Duplicate_1feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \shift_reg[49][0]~_Duplicate_1feeder .extended_lut = "off";
defparam \shift_reg[49][0]~_Duplicate_1feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \shift_reg[49][0]~_Duplicate_1feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y3_N22
dffeas \shift_reg[49][0]~_Duplicate_1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\shift_reg[49][0]~_Duplicate_1feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\shift_reg[49][0]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \shift_reg[49][0]~_Duplicate_1 .is_wysiwyg = "true";
defparam \shift_reg[49][0]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: M10K_X20_Y3_N0
cyclonev_ram_block \shift_reg_rtl_0|auto_generated|altsyncram5|ram_block8a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\shift_reg_rtl_0|auto_generated|dffe7~q ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\shift_reg[49][0]~_Duplicate_1_q ,\shift_reg[49][1]~_Duplicate_1_q ,\shift_reg[49][2]~_Duplicate_1_q ,\shift_reg[49][3]~_Duplicate_1_q ,\shift_reg[49][4]~_Duplicate_1_q ,
\shift_reg[49][5]~_Duplicate_1_q ,\shift_reg[49][6]~_Duplicate_1_q ,\shift_reg[49][7]~_Duplicate_1_q ,\shift_reg[49][8]~_Duplicate_1_q ,\shift_reg[49][9]~_Duplicate_1_q ,\shift_reg[49][10]~_Duplicate_1_q ,\shift_reg[49][11]~_Duplicate_1_q ,
\shift_reg[49][12]~_Duplicate_1_q ,\shift_reg[49][13]~_Duplicate_1_q ,\shift_reg[49][14]~_Duplicate_1_q ,\shift_reg[49][15]~_Duplicate_1_q }),
	.portaaddr({\shift_reg_rtl_0|auto_generated|cntr1|counter_reg_bit [5],\shift_reg_rtl_0|auto_generated|cntr1|counter_reg_bit [4],\shift_reg_rtl_0|auto_generated|cntr1|counter_reg_bit [3],\shift_reg_rtl_0|auto_generated|cntr1|counter_reg_bit [2],
\shift_reg_rtl_0|auto_generated|cntr1|counter_reg_bit [1],\shift_reg_rtl_0|auto_generated|cntr1|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(40'b0000000000000000000000000000000000000000),
	.portbaddr({\shift_reg_rtl_0|auto_generated|dffe3a [5],\shift_reg_rtl_0|auto_generated|dffe3a [4],\shift_reg_rtl_0|auto_generated|dffe3a [3],\shift_reg_rtl_0|auto_generated|dffe3a [2],\shift_reg_rtl_0|auto_generated|dffe3a[1]~_wirecell_combout ,\shift_reg_rtl_0|auto_generated|dffe3a [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\shift_reg_rtl_0|auto_generated|altsyncram5|ram_block8a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \shift_reg_rtl_0|auto_generated|altsyncram5|ram_block8a0 .clk0_core_clock_enable = "ena0";
defparam \shift_reg_rtl_0|auto_generated|altsyncram5|ram_block8a0 .clk0_input_clock_enable = "ena0";
defparam \shift_reg_rtl_0|auto_generated|altsyncram5|ram_block8a0 .clk1_output_clock_enable = "ena1";
defparam \shift_reg_rtl_0|auto_generated|altsyncram5|ram_block8a0 .data_interleave_offset_in_bits = 1;
defparam \shift_reg_rtl_0|auto_generated|altsyncram5|ram_block8a0 .data_interleave_width_in_bits = 1;
defparam \shift_reg_rtl_0|auto_generated|altsyncram5|ram_block8a0 .logical_ram_name = "altshift_taps:shift_reg_rtl_0|shift_taps_pev:auto_generated|altsyncram_djc1:altsyncram5|ALTSYNCRAM";
defparam \shift_reg_rtl_0|auto_generated|altsyncram5|ram_block8a0 .mixed_port_feed_through_mode = "dont_care";
defparam \shift_reg_rtl_0|auto_generated|altsyncram5|ram_block8a0 .operation_mode = "dual_port";
defparam \shift_reg_rtl_0|auto_generated|altsyncram5|ram_block8a0 .port_a_address_clear = "none";
defparam \shift_reg_rtl_0|auto_generated|altsyncram5|ram_block8a0 .port_a_address_width = 6;
defparam \shift_reg_rtl_0|auto_generated|altsyncram5|ram_block8a0 .port_a_byte_enable_clock = "none";
defparam \shift_reg_rtl_0|auto_generated|altsyncram5|ram_block8a0 .port_a_data_out_clear = "none";
defparam \shift_reg_rtl_0|auto_generated|altsyncram5|ram_block8a0 .port_a_data_out_clock = "none";
defparam \shift_reg_rtl_0|auto_generated|altsyncram5|ram_block8a0 .port_a_data_width = 40;
defparam \shift_reg_rtl_0|auto_generated|altsyncram5|ram_block8a0 .port_a_first_address = 0;
defparam \shift_reg_rtl_0|auto_generated|altsyncram5|ram_block8a0 .port_a_first_bit_number = 0;
defparam \shift_reg_rtl_0|auto_generated|altsyncram5|ram_block8a0 .port_a_last_address = 63;
defparam \shift_reg_rtl_0|auto_generated|altsyncram5|ram_block8a0 .port_a_logical_ram_depth = 49;
defparam \shift_reg_rtl_0|auto_generated|altsyncram5|ram_block8a0 .port_a_logical_ram_width = 16;
defparam \shift_reg_rtl_0|auto_generated|altsyncram5|ram_block8a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \shift_reg_rtl_0|auto_generated|altsyncram5|ram_block8a0 .port_b_address_clear = "none";
defparam \shift_reg_rtl_0|auto_generated|altsyncram5|ram_block8a0 .port_b_address_clock = "clock0";
defparam \shift_reg_rtl_0|auto_generated|altsyncram5|ram_block8a0 .port_b_address_width = 6;
defparam \shift_reg_rtl_0|auto_generated|altsyncram5|ram_block8a0 .port_b_data_out_clear = "clear0";
defparam \shift_reg_rtl_0|auto_generated|altsyncram5|ram_block8a0 .port_b_data_out_clock = "clock1";
defparam \shift_reg_rtl_0|auto_generated|altsyncram5|ram_block8a0 .port_b_data_width = 40;
defparam \shift_reg_rtl_0|auto_generated|altsyncram5|ram_block8a0 .port_b_first_address = 0;
defparam \shift_reg_rtl_0|auto_generated|altsyncram5|ram_block8a0 .port_b_first_bit_number = 0;
defparam \shift_reg_rtl_0|auto_generated|altsyncram5|ram_block8a0 .port_b_last_address = 63;
defparam \shift_reg_rtl_0|auto_generated|altsyncram5|ram_block8a0 .port_b_logical_ram_depth = 49;
defparam \shift_reg_rtl_0|auto_generated|altsyncram5|ram_block8a0 .port_b_logical_ram_width = 16;
defparam \shift_reg_rtl_0|auto_generated|altsyncram5|ram_block8a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \shift_reg_rtl_0|auto_generated|altsyncram5|ram_block8a0 .port_b_read_enable_clock = "clock0";
defparam \shift_reg_rtl_0|auto_generated|altsyncram5|ram_block8a0 .ram_block_type = "M20K";
// synopsys translate_on

// Location: DSP_X24_Y3_N0
cyclonev_mac \Mult1~8 (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,gnd,vcc,vcc,vcc,gnd,gnd}),
	.ay({\shift_reg_rtl_0|auto_generated|altsyncram5|ram_block8a0~portbdataout ,\shift_reg_rtl_0|auto_generated|altsyncram5|ram_block8a0~portbdataout ,\shift_reg_rtl_0|auto_generated|altsyncram5|ram_block8a0~portbdataout ,
\shift_reg_rtl_0|auto_generated|altsyncram5|ram_block8a0~portbdataout ,\shift_reg_rtl_0|auto_generated|altsyncram5|ram_block8a1 ,\shift_reg_rtl_0|auto_generated|altsyncram5|ram_block8a2 ,\shift_reg_rtl_0|auto_generated|altsyncram5|ram_block8a3 ,
\shift_reg_rtl_0|auto_generated|altsyncram5|ram_block8a4 ,\shift_reg_rtl_0|auto_generated|altsyncram5|ram_block8a5 ,\shift_reg_rtl_0|auto_generated|altsyncram5|ram_block8a6 ,\shift_reg_rtl_0|auto_generated|altsyncram5|ram_block8a7 ,
\shift_reg_rtl_0|auto_generated|altsyncram5|ram_block8a8 ,\shift_reg_rtl_0|auto_generated|altsyncram5|ram_block8a9 ,\shift_reg_rtl_0|auto_generated|altsyncram5|ram_block8a10 ,\shift_reg_rtl_0|auto_generated|altsyncram5|ram_block8a11 ,
\shift_reg_rtl_0|auto_generated|altsyncram5|ram_block8a12 ,\shift_reg_rtl_0|auto_generated|altsyncram5|ram_block8a13 ,\shift_reg_rtl_0|auto_generated|altsyncram5|ram_block8a14 ,\shift_reg_rtl_0|auto_generated|altsyncram5|ram_block8a15 }),
	.az(26'b00000000000000000000000000),
	.bx(18'b000000000000000000),
	.by(19'b0000000000000000000),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk({gnd,gnd,\clk~inputCLKENA0_outclk }),
	.aclr({\rst~inputCLKENA0_outclk ,\rst~inputCLKENA0_outclk }),
	.ena({vcc,vcc,vcc}),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\Mult1~8_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \Mult1~8 .accumulate_clock = "none";
defparam \Mult1~8 .ax_clock = "none";
defparam \Mult1~8 .ax_width = 18;
defparam \Mult1~8 .ay_scan_in_clock = "0";
defparam \Mult1~8 .ay_scan_in_width = 19;
defparam \Mult1~8 .ay_use_scan_in = "false";
defparam \Mult1~8 .az_clock = "none";
defparam \Mult1~8 .bx_clock = "none";
defparam \Mult1~8 .by_clock = "none";
defparam \Mult1~8 .by_use_scan_in = "false";
defparam \Mult1~8 .bz_clock = "none";
defparam \Mult1~8 .coef_a_0 = 0;
defparam \Mult1~8 .coef_a_1 = 0;
defparam \Mult1~8 .coef_a_2 = 0;
defparam \Mult1~8 .coef_a_3 = 0;
defparam \Mult1~8 .coef_a_4 = 0;
defparam \Mult1~8 .coef_a_5 = 0;
defparam \Mult1~8 .coef_a_6 = 0;
defparam \Mult1~8 .coef_a_7 = 0;
defparam \Mult1~8 .coef_b_0 = 0;
defparam \Mult1~8 .coef_b_1 = 0;
defparam \Mult1~8 .coef_b_2 = 0;
defparam \Mult1~8 .coef_b_3 = 0;
defparam \Mult1~8 .coef_b_4 = 0;
defparam \Mult1~8 .coef_b_5 = 0;
defparam \Mult1~8 .coef_b_6 = 0;
defparam \Mult1~8 .coef_b_7 = 0;
defparam \Mult1~8 .coef_sel_a_clock = "none";
defparam \Mult1~8 .coef_sel_b_clock = "none";
defparam \Mult1~8 .delay_scan_out_ay = "false";
defparam \Mult1~8 .delay_scan_out_by = "false";
defparam \Mult1~8 .enable_double_accum = "false";
defparam \Mult1~8 .load_const_clock = "none";
defparam \Mult1~8 .load_const_value = 0;
defparam \Mult1~8 .mode_sub_location = 0;
defparam \Mult1~8 .negate_clock = "none";
defparam \Mult1~8 .operand_source_max = "input";
defparam \Mult1~8 .operand_source_may = "input";
defparam \Mult1~8 .operand_source_mbx = "input";
defparam \Mult1~8 .operand_source_mby = "input";
defparam \Mult1~8 .operation_mode = "m18x18_full";
defparam \Mult1~8 .output_clock = "0";
defparam \Mult1~8 .preadder_subtract_a = "false";
defparam \Mult1~8 .preadder_subtract_b = "false";
defparam \Mult1~8 .result_a_width = 64;
defparam \Mult1~8 .signed_max = "true";
defparam \Mult1~8 .signed_may = "true";
defparam \Mult1~8 .signed_mbx = "false";
defparam \Mult1~8 .signed_mby = "false";
defparam \Mult1~8 .sub_clock = "none";
defparam \Mult1~8 .use_chainadder = "false";
// synopsys translate_on

// Location: LABCELL_X18_Y1_N57
cyclonev_lcell_comb \mult_reg[99][0]~feeder (
// Equation(s):
// \mult_reg[99][0]~feeder_combout  = ( \mult[99][0]  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mult[99][0] ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mult_reg[99][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mult_reg[99][0]~feeder .extended_lut = "off";
defparam \mult_reg[99][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mult_reg[99][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y1_N58
dffeas \mult_reg[99][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mult_reg[99][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mult_reg[99][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mult_reg[99][0] .is_wysiwyg = "true";
defparam \mult_reg[99][0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X19_Y2_N0
cyclonev_lcell_comb \Add2~1 (
// Equation(s):
// \Add2~1_sumout  = SUM(( \mult_reg[99][0]~q  ) + ( accum_reg_half2[0] ) + ( !VCC ))
// \Add2~2  = CARRY(( \mult_reg[99][0]~q  ) + ( accum_reg_half2[0] ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!accum_reg_half2[0]),
	.datad(!\mult_reg[99][0]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~1_sumout ),
	.cout(\Add2~2 ),
	.shareout());
// synopsys translate_off
defparam \Add2~1 .extended_lut = "off";
defparam \Add2~1 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add2~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y2_N2
dffeas \accum_reg_half2[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add2~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(accum_reg_half2[0]),
	.prn(vcc));
// synopsys translate_off
defparam \accum_reg_half2[0] .is_wysiwyg = "true";
defparam \accum_reg_half2[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y2_N0
cyclonev_lcell_comb \Add3~1 (
// Equation(s):
// \Add3~1_sumout  = SUM(( accum_reg_half2[0] ) + ( accum_reg_half1[0] ) + ( !VCC ))
// \Add3~2  = CARRY(( accum_reg_half2[0] ) + ( accum_reg_half1[0] ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!accum_reg_half1[0]),
	.datad(!accum_reg_half2[0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~1_sumout ),
	.cout(\Add3~2 ),
	.shareout());
// synopsys translate_off
defparam \Add3~1 .extended_lut = "off";
defparam \Add3~1 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y1_N0
cyclonev_lcell_comb \Add0~17 (
// Equation(s):
// \Add0~17_sumout  = SUM(( counter[0] ) + ( VCC ) + ( !VCC ))
// \Add0~18  = CARRY(( counter[0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!counter[0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~17_sumout ),
	.cout(\Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \Add0~17 .extended_lut = "off";
defparam \Add0~17 .lut_mask = 64'h00000000000000FF;
defparam \Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y1_N9
cyclonev_lcell_comb \Add0~5 (
// Equation(s):
// \Add0~5_sumout  = SUM(( counter[3] ) + ( GND ) + ( \Add0~2  ))
// \Add0~6  = CARRY(( counter[3] ) + ( GND ) + ( \Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!counter[3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~5_sumout ),
	.cout(\Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \Add0~5 .extended_lut = "off";
defparam \Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y1_N12
cyclonev_lcell_comb \Add0~9 (
// Equation(s):
// \Add0~9_sumout  = SUM(( counter[4] ) + ( GND ) + ( \Add0~6  ))
// \Add0~10  = CARRY(( counter[4] ) + ( GND ) + ( \Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!counter[4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~9_sumout ),
	.cout(\Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \Add0~9 .extended_lut = "off";
defparam \Add0~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y1_N14
dffeas \counter[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add0~9_sumout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\LessThan0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[4]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[4] .is_wysiwyg = "true";
defparam \counter[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y1_N15
cyclonev_lcell_comb \Add0~25 (
// Equation(s):
// \Add0~25_sumout  = SUM(( counter[5] ) + ( GND ) + ( \Add0~10  ))
// \Add0~26  = CARRY(( counter[5] ) + ( GND ) + ( \Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!counter[5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~25_sumout ),
	.cout(\Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \Add0~25 .extended_lut = "off";
defparam \Add0~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y1_N17
dffeas \counter[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add0~25_sumout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\LessThan0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[5]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[5] .is_wysiwyg = "true";
defparam \counter[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y1_N18
cyclonev_lcell_comb \Add0~29 (
// Equation(s):
// \Add0~29_sumout  = SUM(( counter[6] ) + ( GND ) + ( \Add0~26  ))
// \Add0~30  = CARRY(( counter[6] ) + ( GND ) + ( \Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!counter[6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~29_sumout ),
	.cout(\Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \Add0~29 .extended_lut = "off";
defparam \Add0~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y1_N20
dffeas \counter[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add0~29_sumout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\LessThan0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[6]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[6] .is_wysiwyg = "true";
defparam \counter[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y1_N24
cyclonev_lcell_comb \LessThan0~0 (
// Equation(s):
// \LessThan0~0_combout  = ( counter[0] & ( !counter[2] & ( (!counter[3] & (!counter[4] & !counter[1])) ) ) ) # ( !counter[0] & ( !counter[2] & ( (!counter[3] & !counter[4]) ) ) )

	.dataa(!counter[3]),
	.datab(!counter[4]),
	.datac(!counter[1]),
	.datad(gnd),
	.datae(!counter[0]),
	.dataf(!counter[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~0 .extended_lut = "off";
defparam \LessThan0~0 .lut_mask = 64'h8888808000000000;
defparam \LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y1_N21
cyclonev_lcell_comb \Add0~13 (
// Equation(s):
// \Add0~13_sumout  = SUM(( counter[7] ) + ( GND ) + ( \Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!counter[7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~13_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add0~13 .extended_lut = "off";
defparam \Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y1_N22
dffeas \counter[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add0~13_sumout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\LessThan0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[7]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[7] .is_wysiwyg = "true";
defparam \counter[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y1_N57
cyclonev_lcell_comb \LessThan0~1 (
// Equation(s):
// \LessThan0~1_combout  = ( counter[7] ) # ( !counter[7] & ( (counter[6] & (counter[5] & !\LessThan0~0_combout )) ) )

	.dataa(!counter[6]),
	.datab(gnd),
	.datac(!counter[5]),
	.datad(!\LessThan0~0_combout ),
	.datae(gnd),
	.dataf(!counter[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~1 .extended_lut = "off";
defparam \LessThan0~1 .lut_mask = 64'h05000500FFFFFFFF;
defparam \LessThan0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y1_N2
dffeas \counter[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add0~17_sumout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\LessThan0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[0]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[0] .is_wysiwyg = "true";
defparam \counter[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y1_N3
cyclonev_lcell_comb \Add0~21 (
// Equation(s):
// \Add0~21_sumout  = SUM(( counter[1] ) + ( GND ) + ( \Add0~18  ))
// \Add0~22  = CARRY(( counter[1] ) + ( GND ) + ( \Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!counter[1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~21_sumout ),
	.cout(\Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \Add0~21 .extended_lut = "off";
defparam \Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y1_N5
dffeas \counter[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add0~21_sumout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\LessThan0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[1]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[1] .is_wysiwyg = "true";
defparam \counter[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y1_N6
cyclonev_lcell_comb \Add0~1 (
// Equation(s):
// \Add0~1_sumout  = SUM(( counter[2] ) + ( GND ) + ( \Add0~22  ))
// \Add0~2  = CARRY(( counter[2] ) + ( GND ) + ( \Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!counter[2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~1_sumout ),
	.cout(\Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \Add0~1 .extended_lut = "off";
defparam \Add0~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y1_N8
dffeas \counter[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add0~1_sumout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\LessThan0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[2]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[2] .is_wysiwyg = "true";
defparam \counter[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y1_N10
dffeas \counter[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add0~5_sumout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\LessThan0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[3]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[3] .is_wysiwyg = "true";
defparam \counter[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y1_N36
cyclonev_lcell_comb \Equal0~0 (
// Equation(s):
// \Equal0~0_combout  = ( counter[0] & ( !counter[7] & ( (counter[1] & (counter[5] & counter[6])) ) ) )

	.dataa(!counter[1]),
	.datab(!counter[5]),
	.datac(!counter[6]),
	.datad(gnd),
	.datae(!counter[0]),
	.dataf(!counter[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~0 .extended_lut = "off";
defparam \Equal0~0 .lut_mask = 64'h0000010100000000;
defparam \Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y1_N33
cyclonev_lcell_comb \data_out[1]~0 (
// Equation(s):
// \data_out[1]~0_combout  = ( \Equal0~0_combout  & ( counter[2] & ( \rst~input_o  ) ) ) # ( !\Equal0~0_combout  & ( counter[2] & ( \rst~input_o  ) ) ) # ( \Equal0~0_combout  & ( !counter[2] & ( ((!counter[3] & !counter[4])) # (\rst~input_o ) ) ) ) # ( 
// !\Equal0~0_combout  & ( !counter[2] & ( \rst~input_o  ) ) )

	.dataa(!counter[3]),
	.datab(!counter[4]),
	.datac(!\rst~input_o ),
	.datad(gnd),
	.datae(!\Equal0~0_combout ),
	.dataf(!counter[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_out[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_out[1]~0 .extended_lut = "off";
defparam \data_out[1]~0 .lut_mask = 64'h0F0F8F8F0F0F0F0F;
defparam \data_out[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y2_N1
dffeas \data_out[0]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add3~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\data_out[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_out[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_out[0]~reg0 .is_wysiwyg = "true";
defparam \data_out[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y2_N39
cyclonev_lcell_comb \mult_reg[99][1]~feeder (
// Equation(s):
// \mult_reg[99][1]~feeder_combout  = ( \mult[99][1]  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mult[99][1] ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mult_reg[99][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mult_reg[99][1]~feeder .extended_lut = "off";
defparam \mult_reg[99][1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mult_reg[99][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y2_N41
dffeas \mult_reg[99][1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mult_reg[99][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mult_reg[99][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mult_reg[99][1] .is_wysiwyg = "true";
defparam \mult_reg[99][1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X19_Y2_N3
cyclonev_lcell_comb \Add2~5 (
// Equation(s):
// \Add2~5_sumout  = SUM(( accum_reg_half2[1] ) + ( \mult_reg[99][1]~q  ) + ( \Add2~2  ))
// \Add2~6  = CARRY(( accum_reg_half2[1] ) + ( \mult_reg[99][1]~q  ) + ( \Add2~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mult_reg[99][1]~q ),
	.datad(!accum_reg_half2[1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~5_sumout ),
	.cout(\Add2~6 ),
	.shareout());
// synopsys translate_off
defparam \Add2~5 .extended_lut = "off";
defparam \Add2~5 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add2~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y2_N5
dffeas \accum_reg_half2[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add2~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(accum_reg_half2[1]),
	.prn(vcc));
// synopsys translate_off
defparam \accum_reg_half2[1] .is_wysiwyg = "true";
defparam \accum_reg_half2[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y3_N18
cyclonev_lcell_comb \mult_reg[49][1]~feeder (
// Equation(s):
// \mult_reg[49][1]~feeder_combout  = ( \mult[49][1]  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mult[49][1] ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mult_reg[49][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mult_reg[49][1]~feeder .extended_lut = "off";
defparam \mult_reg[49][1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mult_reg[49][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y3_N20
dffeas \mult_reg[49][1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mult_reg[49][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mult_reg[49][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mult_reg[49][1] .is_wysiwyg = "true";
defparam \mult_reg[49][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y3_N3
cyclonev_lcell_comb \Add1~5 (
// Equation(s):
// \Add1~5_sumout  = SUM(( accum_reg_half1[1] ) + ( \mult_reg[49][1]~q  ) + ( \Add1~2  ))
// \Add1~6  = CARRY(( accum_reg_half1[1] ) + ( \mult_reg[49][1]~q  ) + ( \Add1~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mult_reg[49][1]~q ),
	.datad(!accum_reg_half1[1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~5_sumout ),
	.cout(\Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \Add1~5 .extended_lut = "off";
defparam \Add1~5 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y3_N5
dffeas \accum_reg_half1[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add1~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(accum_reg_half1[1]),
	.prn(vcc));
// synopsys translate_off
defparam \accum_reg_half1[1] .is_wysiwyg = "true";
defparam \accum_reg_half1[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y2_N3
cyclonev_lcell_comb \Add3~5 (
// Equation(s):
// \Add3~5_sumout  = SUM(( accum_reg_half1[1] ) + ( accum_reg_half2[1] ) + ( \Add3~2  ))
// \Add3~6  = CARRY(( accum_reg_half1[1] ) + ( accum_reg_half2[1] ) + ( \Add3~2  ))

	.dataa(!accum_reg_half2[1]),
	.datab(gnd),
	.datac(gnd),
	.datad(!accum_reg_half1[1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~5_sumout ),
	.cout(\Add3~6 ),
	.shareout());
// synopsys translate_off
defparam \Add3~5 .extended_lut = "off";
defparam \Add3~5 .lut_mask = 64'h0000AAAA000000FF;
defparam \Add3~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y2_N5
dffeas \data_out[1]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add3~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\data_out[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_out[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_out[1]~reg0 .is_wysiwyg = "true";
defparam \data_out[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y3_N44
dffeas \mult_reg[49][2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mult[49][2] ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mult_reg[49][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mult_reg[49][2] .is_wysiwyg = "true";
defparam \mult_reg[49][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y3_N6
cyclonev_lcell_comb \Add1~9 (
// Equation(s):
// \Add1~9_sumout  = SUM(( \mult_reg[49][2]~q  ) + ( accum_reg_half1[2] ) + ( \Add1~6  ))
// \Add1~10  = CARRY(( \mult_reg[49][2]~q  ) + ( accum_reg_half1[2] ) + ( \Add1~6  ))

	.dataa(gnd),
	.datab(!accum_reg_half1[2]),
	.datac(gnd),
	.datad(!\mult_reg[49][2]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~9_sumout ),
	.cout(\Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \Add1~9 .extended_lut = "off";
defparam \Add1~9 .lut_mask = 64'h0000CCCC000000FF;
defparam \Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y3_N8
dffeas \accum_reg_half1[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add1~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(accum_reg_half1[2]),
	.prn(vcc));
// synopsys translate_off
defparam \accum_reg_half1[2] .is_wysiwyg = "true";
defparam \accum_reg_half1[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y2_N0
cyclonev_lcell_comb \mult_reg[99][2]~feeder (
// Equation(s):
// \mult_reg[99][2]~feeder_combout  = ( \mult[99][2]  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mult[99][2] ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mult_reg[99][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mult_reg[99][2]~feeder .extended_lut = "off";
defparam \mult_reg[99][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mult_reg[99][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y2_N2
dffeas \mult_reg[99][2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mult_reg[99][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mult_reg[99][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mult_reg[99][2] .is_wysiwyg = "true";
defparam \mult_reg[99][2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X19_Y2_N6
cyclonev_lcell_comb \Add2~9 (
// Equation(s):
// \Add2~9_sumout  = SUM(( \mult_reg[99][2]~q  ) + ( accum_reg_half2[2] ) + ( \Add2~6  ))
// \Add2~10  = CARRY(( \mult_reg[99][2]~q  ) + ( accum_reg_half2[2] ) + ( \Add2~6  ))

	.dataa(gnd),
	.datab(!accum_reg_half2[2]),
	.datac(gnd),
	.datad(!\mult_reg[99][2]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~9_sumout ),
	.cout(\Add2~10 ),
	.shareout());
// synopsys translate_off
defparam \Add2~9 .extended_lut = "off";
defparam \Add2~9 .lut_mask = 64'h0000CCCC000000FF;
defparam \Add2~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y2_N8
dffeas \accum_reg_half2[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add2~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(accum_reg_half2[2]),
	.prn(vcc));
// synopsys translate_off
defparam \accum_reg_half2[2] .is_wysiwyg = "true";
defparam \accum_reg_half2[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y2_N6
cyclonev_lcell_comb \Add3~9 (
// Equation(s):
// \Add3~9_sumout  = SUM(( accum_reg_half2[2] ) + ( accum_reg_half1[2] ) + ( \Add3~6  ))
// \Add3~10  = CARRY(( accum_reg_half2[2] ) + ( accum_reg_half1[2] ) + ( \Add3~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!accum_reg_half1[2]),
	.datad(!accum_reg_half2[2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~9_sumout ),
	.cout(\Add3~10 ),
	.shareout());
// synopsys translate_off
defparam \Add3~9 .extended_lut = "off";
defparam \Add3~9 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add3~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y2_N8
dffeas \data_out[2]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add3~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\data_out[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_out[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_out[2]~reg0 .is_wysiwyg = "true";
defparam \data_out[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y2_N21
cyclonev_lcell_comb \mult_reg[99][3]~feeder (
// Equation(s):
// \mult_reg[99][3]~feeder_combout  = ( \mult[99][3]  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mult[99][3] ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mult_reg[99][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mult_reg[99][3]~feeder .extended_lut = "off";
defparam \mult_reg[99][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mult_reg[99][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y2_N23
dffeas \mult_reg[99][3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mult_reg[99][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mult_reg[99][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mult_reg[99][3] .is_wysiwyg = "true";
defparam \mult_reg[99][3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X19_Y2_N9
cyclonev_lcell_comb \Add2~13 (
// Equation(s):
// \Add2~13_sumout  = SUM(( \mult_reg[99][3]~q  ) + ( accum_reg_half2[3] ) + ( \Add2~10  ))
// \Add2~14  = CARRY(( \mult_reg[99][3]~q  ) + ( accum_reg_half2[3] ) + ( \Add2~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!accum_reg_half2[3]),
	.datad(!\mult_reg[99][3]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~13_sumout ),
	.cout(\Add2~14 ),
	.shareout());
// synopsys translate_off
defparam \Add2~13 .extended_lut = "off";
defparam \Add2~13 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add2~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y2_N11
dffeas \accum_reg_half2[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add2~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(accum_reg_half2[3]),
	.prn(vcc));
// synopsys translate_off
defparam \accum_reg_half2[3] .is_wysiwyg = "true";
defparam \accum_reg_half2[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y3_N5
dffeas \mult_reg[49][3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mult[49][3] ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mult_reg[49][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mult_reg[49][3] .is_wysiwyg = "true";
defparam \mult_reg[49][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y3_N9
cyclonev_lcell_comb \Add1~13 (
// Equation(s):
// \Add1~13_sumout  = SUM(( \mult_reg[49][3]~q  ) + ( accum_reg_half1[3] ) + ( \Add1~10  ))
// \Add1~14  = CARRY(( \mult_reg[49][3]~q  ) + ( accum_reg_half1[3] ) + ( \Add1~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!accum_reg_half1[3]),
	.datad(!\mult_reg[49][3]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~13_sumout ),
	.cout(\Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \Add1~13 .extended_lut = "off";
defparam \Add1~13 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y3_N11
dffeas \accum_reg_half1[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add1~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(accum_reg_half1[3]),
	.prn(vcc));
// synopsys translate_off
defparam \accum_reg_half1[3] .is_wysiwyg = "true";
defparam \accum_reg_half1[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y2_N9
cyclonev_lcell_comb \Add3~13 (
// Equation(s):
// \Add3~13_sumout  = SUM(( accum_reg_half1[3] ) + ( accum_reg_half2[3] ) + ( \Add3~10  ))
// \Add3~14  = CARRY(( accum_reg_half1[3] ) + ( accum_reg_half2[3] ) + ( \Add3~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!accum_reg_half2[3]),
	.datad(!accum_reg_half1[3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~13_sumout ),
	.cout(\Add3~14 ),
	.shareout());
// synopsys translate_off
defparam \Add3~13 .extended_lut = "off";
defparam \Add3~13 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add3~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y2_N11
dffeas \data_out[3]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add3~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\data_out[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_out[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_out[3]~reg0 .is_wysiwyg = "true";
defparam \data_out[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y2_N42
cyclonev_lcell_comb \mult_reg[99][4]~feeder (
// Equation(s):
// \mult_reg[99][4]~feeder_combout  = ( \mult[99][4]  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mult[99][4] ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mult_reg[99][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mult_reg[99][4]~feeder .extended_lut = "off";
defparam \mult_reg[99][4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mult_reg[99][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y2_N43
dffeas \mult_reg[99][4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mult_reg[99][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mult_reg[99][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mult_reg[99][4] .is_wysiwyg = "true";
defparam \mult_reg[99][4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X19_Y2_N12
cyclonev_lcell_comb \Add2~17 (
// Equation(s):
// \Add2~17_sumout  = SUM(( \mult_reg[99][4]~q  ) + ( accum_reg_half2[4] ) + ( \Add2~14  ))
// \Add2~18  = CARRY(( \mult_reg[99][4]~q  ) + ( accum_reg_half2[4] ) + ( \Add2~14  ))

	.dataa(gnd),
	.datab(!accum_reg_half2[4]),
	.datac(gnd),
	.datad(!\mult_reg[99][4]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~17_sumout ),
	.cout(\Add2~18 ),
	.shareout());
// synopsys translate_off
defparam \Add2~17 .extended_lut = "off";
defparam \Add2~17 .lut_mask = 64'h0000CCCC000000FF;
defparam \Add2~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y2_N14
dffeas \accum_reg_half2[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add2~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(accum_reg_half2[4]),
	.prn(vcc));
// synopsys translate_off
defparam \accum_reg_half2[4] .is_wysiwyg = "true";
defparam \accum_reg_half2[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y3_N40
dffeas \mult_reg[49][4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mult[49][4] ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mult_reg[49][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mult_reg[49][4] .is_wysiwyg = "true";
defparam \mult_reg[49][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y3_N12
cyclonev_lcell_comb \Add1~17 (
// Equation(s):
// \Add1~17_sumout  = SUM(( \mult_reg[49][4]~q  ) + ( accum_reg_half1[4] ) + ( \Add1~14  ))
// \Add1~18  = CARRY(( \mult_reg[49][4]~q  ) + ( accum_reg_half1[4] ) + ( \Add1~14  ))

	.dataa(gnd),
	.datab(!accum_reg_half1[4]),
	.datac(gnd),
	.datad(!\mult_reg[49][4]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~17_sumout ),
	.cout(\Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \Add1~17 .extended_lut = "off";
defparam \Add1~17 .lut_mask = 64'h0000CCCC000000FF;
defparam \Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y3_N14
dffeas \accum_reg_half1[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add1~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(accum_reg_half1[4]),
	.prn(vcc));
// synopsys translate_off
defparam \accum_reg_half1[4] .is_wysiwyg = "true";
defparam \accum_reg_half1[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y2_N12
cyclonev_lcell_comb \Add3~17 (
// Equation(s):
// \Add3~17_sumout  = SUM(( accum_reg_half1[4] ) + ( accum_reg_half2[4] ) + ( \Add3~14  ))
// \Add3~18  = CARRY(( accum_reg_half1[4] ) + ( accum_reg_half2[4] ) + ( \Add3~14  ))

	.dataa(gnd),
	.datab(!accum_reg_half2[4]),
	.datac(!accum_reg_half1[4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~17_sumout ),
	.cout(\Add3~18 ),
	.shareout());
// synopsys translate_off
defparam \Add3~17 .extended_lut = "off";
defparam \Add3~17 .lut_mask = 64'h0000CCCC00000F0F;
defparam \Add3~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y2_N13
dffeas \data_out[4]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add3~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\data_out[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_out[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_out[4]~reg0 .is_wysiwyg = "true";
defparam \data_out[4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y3_N34
dffeas \mult_reg[49][5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mult[49][5] ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mult_reg[49][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mult_reg[49][5] .is_wysiwyg = "true";
defparam \mult_reg[49][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y3_N15
cyclonev_lcell_comb \Add1~21 (
// Equation(s):
// \Add1~21_sumout  = SUM(( \mult_reg[49][5]~q  ) + ( accum_reg_half1[5] ) + ( \Add1~18  ))
// \Add1~22  = CARRY(( \mult_reg[49][5]~q  ) + ( accum_reg_half1[5] ) + ( \Add1~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!accum_reg_half1[5]),
	.datad(!\mult_reg[49][5]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~21_sumout ),
	.cout(\Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \Add1~21 .extended_lut = "off";
defparam \Add1~21 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y3_N17
dffeas \accum_reg_half1[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add1~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(accum_reg_half1[5]),
	.prn(vcc));
// synopsys translate_off
defparam \accum_reg_half1[5] .is_wysiwyg = "true";
defparam \accum_reg_half1[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y2_N58
dffeas \mult_reg[99][5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mult[99][5] ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mult_reg[99][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mult_reg[99][5] .is_wysiwyg = "true";
defparam \mult_reg[99][5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X19_Y2_N15
cyclonev_lcell_comb \Add2~21 (
// Equation(s):
// \Add2~21_sumout  = SUM(( \mult_reg[99][5]~q  ) + ( accum_reg_half2[5] ) + ( \Add2~18  ))
// \Add2~22  = CARRY(( \mult_reg[99][5]~q  ) + ( accum_reg_half2[5] ) + ( \Add2~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!accum_reg_half2[5]),
	.datad(!\mult_reg[99][5]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~21_sumout ),
	.cout(\Add2~22 ),
	.shareout());
// synopsys translate_off
defparam \Add2~21 .extended_lut = "off";
defparam \Add2~21 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add2~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y2_N17
dffeas \accum_reg_half2[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add2~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(accum_reg_half2[5]),
	.prn(vcc));
// synopsys translate_off
defparam \accum_reg_half2[5] .is_wysiwyg = "true";
defparam \accum_reg_half2[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y2_N15
cyclonev_lcell_comb \Add3~21 (
// Equation(s):
// \Add3~21_sumout  = SUM(( accum_reg_half2[5] ) + ( accum_reg_half1[5] ) + ( \Add3~18  ))
// \Add3~22  = CARRY(( accum_reg_half2[5] ) + ( accum_reg_half1[5] ) + ( \Add3~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!accum_reg_half1[5]),
	.datad(!accum_reg_half2[5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~21_sumout ),
	.cout(\Add3~22 ),
	.shareout());
// synopsys translate_off
defparam \Add3~21 .extended_lut = "off";
defparam \Add3~21 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add3~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y2_N16
dffeas \data_out[5]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add3~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\data_out[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_out[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_out[5]~reg0 .is_wysiwyg = "true";
defparam \data_out[5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y2_N30
cyclonev_lcell_comb \mult_reg[99][6]~feeder (
// Equation(s):
// \mult_reg[99][6]~feeder_combout  = ( \mult[99][6]  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mult[99][6] ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mult_reg[99][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mult_reg[99][6]~feeder .extended_lut = "off";
defparam \mult_reg[99][6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mult_reg[99][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y2_N31
dffeas \mult_reg[99][6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mult_reg[99][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mult_reg[99][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mult_reg[99][6] .is_wysiwyg = "true";
defparam \mult_reg[99][6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X19_Y2_N18
cyclonev_lcell_comb \Add2~25 (
// Equation(s):
// \Add2~25_sumout  = SUM(( \mult_reg[99][6]~q  ) + ( accum_reg_half2[6] ) + ( \Add2~22  ))
// \Add2~26  = CARRY(( \mult_reg[99][6]~q  ) + ( accum_reg_half2[6] ) + ( \Add2~22  ))

	.dataa(!accum_reg_half2[6]),
	.datab(gnd),
	.datac(!\mult_reg[99][6]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~25_sumout ),
	.cout(\Add2~26 ),
	.shareout());
// synopsys translate_off
defparam \Add2~25 .extended_lut = "off";
defparam \Add2~25 .lut_mask = 64'h0000AAAA00000F0F;
defparam \Add2~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y2_N20
dffeas \accum_reg_half2[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add2~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(accum_reg_half2[6]),
	.prn(vcc));
// synopsys translate_off
defparam \accum_reg_half2[6] .is_wysiwyg = "true";
defparam \accum_reg_half2[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y3_N56
dffeas \mult_reg[49][6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mult[49][6] ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mult_reg[49][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mult_reg[49][6] .is_wysiwyg = "true";
defparam \mult_reg[49][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y3_N18
cyclonev_lcell_comb \Add1~25 (
// Equation(s):
// \Add1~25_sumout  = SUM(( \mult_reg[49][6]~q  ) + ( accum_reg_half1[6] ) + ( \Add1~22  ))
// \Add1~26  = CARRY(( \mult_reg[49][6]~q  ) + ( accum_reg_half1[6] ) + ( \Add1~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!accum_reg_half1[6]),
	.datad(!\mult_reg[49][6]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~25_sumout ),
	.cout(\Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \Add1~25 .extended_lut = "off";
defparam \Add1~25 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y3_N20
dffeas \accum_reg_half1[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add1~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(accum_reg_half1[6]),
	.prn(vcc));
// synopsys translate_off
defparam \accum_reg_half1[6] .is_wysiwyg = "true";
defparam \accum_reg_half1[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y2_N18
cyclonev_lcell_comb \Add3~25 (
// Equation(s):
// \Add3~25_sumout  = SUM(( accum_reg_half1[6] ) + ( accum_reg_half2[6] ) + ( \Add3~22  ))
// \Add3~26  = CARRY(( accum_reg_half1[6] ) + ( accum_reg_half2[6] ) + ( \Add3~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!accum_reg_half2[6]),
	.datad(!accum_reg_half1[6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~25_sumout ),
	.cout(\Add3~26 ),
	.shareout());
// synopsys translate_off
defparam \Add3~25 .extended_lut = "off";
defparam \Add3~25 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add3~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y2_N19
dffeas \data_out[6]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add3~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\data_out[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_out[6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_out[6]~reg0 .is_wysiwyg = "true";
defparam \data_out[6]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y3_N12
cyclonev_lcell_comb \mult_reg[49][7]~feeder (
// Equation(s):
// \mult_reg[49][7]~feeder_combout  = ( \mult[49][7]  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mult[49][7] ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mult_reg[49][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mult_reg[49][7]~feeder .extended_lut = "off";
defparam \mult_reg[49][7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mult_reg[49][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y3_N14
dffeas \mult_reg[49][7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mult_reg[49][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mult_reg[49][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mult_reg[49][7] .is_wysiwyg = "true";
defparam \mult_reg[49][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y3_N21
cyclonev_lcell_comb \Add1~29 (
// Equation(s):
// \Add1~29_sumout  = SUM(( accum_reg_half1[7] ) + ( \mult_reg[49][7]~q  ) + ( \Add1~26  ))
// \Add1~30  = CARRY(( accum_reg_half1[7] ) + ( \mult_reg[49][7]~q  ) + ( \Add1~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mult_reg[49][7]~q ),
	.datad(!accum_reg_half1[7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~29_sumout ),
	.cout(\Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \Add1~29 .extended_lut = "off";
defparam \Add1~29 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y3_N23
dffeas \accum_reg_half1[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add1~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(accum_reg_half1[7]),
	.prn(vcc));
// synopsys translate_off
defparam \accum_reg_half1[7] .is_wysiwyg = "true";
defparam \accum_reg_half1[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y2_N17
dffeas \mult_reg[99][7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mult[99][7] ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mult_reg[99][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mult_reg[99][7] .is_wysiwyg = "true";
defparam \mult_reg[99][7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X19_Y2_N21
cyclonev_lcell_comb \Add2~29 (
// Equation(s):
// \Add2~29_sumout  = SUM(( accum_reg_half2[7] ) + ( \mult_reg[99][7]~q  ) + ( \Add2~26  ))
// \Add2~30  = CARRY(( accum_reg_half2[7] ) + ( \mult_reg[99][7]~q  ) + ( \Add2~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mult_reg[99][7]~q ),
	.datad(!accum_reg_half2[7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~29_sumout ),
	.cout(\Add2~30 ),
	.shareout());
// synopsys translate_off
defparam \Add2~29 .extended_lut = "off";
defparam \Add2~29 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add2~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y2_N23
dffeas \accum_reg_half2[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add2~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(accum_reg_half2[7]),
	.prn(vcc));
// synopsys translate_off
defparam \accum_reg_half2[7] .is_wysiwyg = "true";
defparam \accum_reg_half2[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y2_N21
cyclonev_lcell_comb \Add3~29 (
// Equation(s):
// \Add3~29_sumout  = SUM(( accum_reg_half2[7] ) + ( accum_reg_half1[7] ) + ( \Add3~26  ))
// \Add3~30  = CARRY(( accum_reg_half2[7] ) + ( accum_reg_half1[7] ) + ( \Add3~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!accum_reg_half1[7]),
	.datad(!accum_reg_half2[7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~29_sumout ),
	.cout(\Add3~30 ),
	.shareout());
// synopsys translate_off
defparam \Add3~29 .extended_lut = "off";
defparam \Add3~29 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add3~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y2_N22
dffeas \data_out[7]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add3~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\data_out[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_out[7]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_out[7]~reg0 .is_wysiwyg = "true";
defparam \data_out[7]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y3_N58
dffeas \mult_reg[49][8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mult[49][8] ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mult_reg[49][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mult_reg[49][8] .is_wysiwyg = "true";
defparam \mult_reg[49][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y3_N24
cyclonev_lcell_comb \Add1~33 (
// Equation(s):
// \Add1~33_sumout  = SUM(( \mult_reg[49][8]~q  ) + ( accum_reg_half1[8] ) + ( \Add1~30  ))
// \Add1~34  = CARRY(( \mult_reg[49][8]~q  ) + ( accum_reg_half1[8] ) + ( \Add1~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!accum_reg_half1[8]),
	.datad(!\mult_reg[49][8]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~33_sumout ),
	.cout(\Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \Add1~33 .extended_lut = "off";
defparam \Add1~33 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y3_N26
dffeas \accum_reg_half1[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add1~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(accum_reg_half1[8]),
	.prn(vcc));
// synopsys translate_off
defparam \accum_reg_half1[8] .is_wysiwyg = "true";
defparam \accum_reg_half1[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y2_N48
cyclonev_lcell_comb \mult_reg[99][8]~feeder (
// Equation(s):
// \mult_reg[99][8]~feeder_combout  = ( \mult[99][8]  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mult[99][8] ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mult_reg[99][8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mult_reg[99][8]~feeder .extended_lut = "off";
defparam \mult_reg[99][8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mult_reg[99][8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y2_N49
dffeas \mult_reg[99][8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mult_reg[99][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mult_reg[99][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mult_reg[99][8] .is_wysiwyg = "true";
defparam \mult_reg[99][8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X19_Y2_N24
cyclonev_lcell_comb \Add2~33 (
// Equation(s):
// \Add2~33_sumout  = SUM(( \mult_reg[99][8]~q  ) + ( accum_reg_half2[8] ) + ( \Add2~30  ))
// \Add2~34  = CARRY(( \mult_reg[99][8]~q  ) + ( accum_reg_half2[8] ) + ( \Add2~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!accum_reg_half2[8]),
	.datad(!\mult_reg[99][8]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~33_sumout ),
	.cout(\Add2~34 ),
	.shareout());
// synopsys translate_off
defparam \Add2~33 .extended_lut = "off";
defparam \Add2~33 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add2~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y2_N26
dffeas \accum_reg_half2[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add2~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(accum_reg_half2[8]),
	.prn(vcc));
// synopsys translate_off
defparam \accum_reg_half2[8] .is_wysiwyg = "true";
defparam \accum_reg_half2[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y2_N24
cyclonev_lcell_comb \Add3~33 (
// Equation(s):
// \Add3~33_sumout  = SUM(( accum_reg_half1[8] ) + ( accum_reg_half2[8] ) + ( \Add3~30  ))
// \Add3~34  = CARRY(( accum_reg_half1[8] ) + ( accum_reg_half2[8] ) + ( \Add3~30  ))

	.dataa(gnd),
	.datab(!accum_reg_half1[8]),
	.datac(!accum_reg_half2[8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~33_sumout ),
	.cout(\Add3~34 ),
	.shareout());
// synopsys translate_off
defparam \Add3~33 .extended_lut = "off";
defparam \Add3~33 .lut_mask = 64'h0000F0F000003333;
defparam \Add3~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y2_N25
dffeas \data_out[8]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add3~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\data_out[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_out[8]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_out[8]~reg0 .is_wysiwyg = "true";
defparam \data_out[8]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y3_N52
dffeas \mult_reg[49][9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mult[49][9] ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mult_reg[49][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mult_reg[49][9] .is_wysiwyg = "true";
defparam \mult_reg[49][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y3_N27
cyclonev_lcell_comb \Add1~37 (
// Equation(s):
// \Add1~37_sumout  = SUM(( accum_reg_half1[9] ) + ( \mult_reg[49][9]~q  ) + ( \Add1~34  ))
// \Add1~38  = CARRY(( accum_reg_half1[9] ) + ( \mult_reg[49][9]~q  ) + ( \Add1~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mult_reg[49][9]~q ),
	.datad(!accum_reg_half1[9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~37_sumout ),
	.cout(\Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \Add1~37 .extended_lut = "off";
defparam \Add1~37 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y3_N29
dffeas \accum_reg_half1[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add1~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(accum_reg_half1[9]),
	.prn(vcc));
// synopsys translate_off
defparam \accum_reg_half1[9] .is_wysiwyg = "true";
defparam \accum_reg_half1[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y2_N27
cyclonev_lcell_comb \mult_reg[99][9]~feeder (
// Equation(s):
// \mult_reg[99][9]~feeder_combout  = ( \mult[99][9]  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mult[99][9] ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mult_reg[99][9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mult_reg[99][9]~feeder .extended_lut = "off";
defparam \mult_reg[99][9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mult_reg[99][9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y2_N28
dffeas \mult_reg[99][9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mult_reg[99][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mult_reg[99][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mult_reg[99][9] .is_wysiwyg = "true";
defparam \mult_reg[99][9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X19_Y2_N27
cyclonev_lcell_comb \Add2~37 (
// Equation(s):
// \Add2~37_sumout  = SUM(( accum_reg_half2[9] ) + ( \mult_reg[99][9]~q  ) + ( \Add2~34  ))
// \Add2~38  = CARRY(( accum_reg_half2[9] ) + ( \mult_reg[99][9]~q  ) + ( \Add2~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mult_reg[99][9]~q ),
	.datad(!accum_reg_half2[9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~37_sumout ),
	.cout(\Add2~38 ),
	.shareout());
// synopsys translate_off
defparam \Add2~37 .extended_lut = "off";
defparam \Add2~37 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add2~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y2_N29
dffeas \accum_reg_half2[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add2~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(accum_reg_half2[9]),
	.prn(vcc));
// synopsys translate_off
defparam \accum_reg_half2[9] .is_wysiwyg = "true";
defparam \accum_reg_half2[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y2_N27
cyclonev_lcell_comb \Add3~37 (
// Equation(s):
// \Add3~37_sumout  = SUM(( accum_reg_half2[9] ) + ( accum_reg_half1[9] ) + ( \Add3~34  ))
// \Add3~38  = CARRY(( accum_reg_half2[9] ) + ( accum_reg_half1[9] ) + ( \Add3~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!accum_reg_half1[9]),
	.datad(!accum_reg_half2[9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~37_sumout ),
	.cout(\Add3~38 ),
	.shareout());
// synopsys translate_off
defparam \Add3~37 .extended_lut = "off";
defparam \Add3~37 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add3~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y2_N28
dffeas \data_out[9]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add3~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\data_out[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_out[9]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_out[9]~reg0 .is_wysiwyg = "true";
defparam \data_out[9]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y3_N27
cyclonev_lcell_comb \mult_reg[49][10]~feeder (
// Equation(s):
// \mult_reg[49][10]~feeder_combout  = ( \mult[49][10]  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mult[49][10] ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mult_reg[49][10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mult_reg[49][10]~feeder .extended_lut = "off";
defparam \mult_reg[49][10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mult_reg[49][10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y3_N28
dffeas \mult_reg[49][10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mult_reg[49][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mult_reg[49][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mult_reg[49][10] .is_wysiwyg = "true";
defparam \mult_reg[49][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y3_N30
cyclonev_lcell_comb \Add1~41 (
// Equation(s):
// \Add1~41_sumout  = SUM(( accum_reg_half1[10] ) + ( \mult_reg[49][10]~q  ) + ( \Add1~38  ))
// \Add1~42  = CARRY(( accum_reg_half1[10] ) + ( \mult_reg[49][10]~q  ) + ( \Add1~38  ))

	.dataa(gnd),
	.datab(!accum_reg_half1[10]),
	.datac(!\mult_reg[49][10]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~41_sumout ),
	.cout(\Add1~42 ),
	.shareout());
// synopsys translate_off
defparam \Add1~41 .extended_lut = "off";
defparam \Add1~41 .lut_mask = 64'h0000F0F000003333;
defparam \Add1~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y3_N32
dffeas \accum_reg_half1[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add1~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(accum_reg_half1[10]),
	.prn(vcc));
// synopsys translate_off
defparam \accum_reg_half1[10] .is_wysiwyg = "true";
defparam \accum_reg_half1[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y3_N15
cyclonev_lcell_comb \mult_reg[99][10]~feeder (
// Equation(s):
// \mult_reg[99][10]~feeder_combout  = ( \mult[99][10]  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mult[99][10] ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mult_reg[99][10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mult_reg[99][10]~feeder .extended_lut = "off";
defparam \mult_reg[99][10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mult_reg[99][10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y3_N16
dffeas \mult_reg[99][10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mult_reg[99][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mult_reg[99][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mult_reg[99][10] .is_wysiwyg = "true";
defparam \mult_reg[99][10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X19_Y2_N30
cyclonev_lcell_comb \Add2~41 (
// Equation(s):
// \Add2~41_sumout  = SUM(( \mult_reg[99][10]~q  ) + ( accum_reg_half2[10] ) + ( \Add2~38  ))
// \Add2~42  = CARRY(( \mult_reg[99][10]~q  ) + ( accum_reg_half2[10] ) + ( \Add2~38  ))

	.dataa(gnd),
	.datab(!accum_reg_half2[10]),
	.datac(!\mult_reg[99][10]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~41_sumout ),
	.cout(\Add2~42 ),
	.shareout());
// synopsys translate_off
defparam \Add2~41 .extended_lut = "off";
defparam \Add2~41 .lut_mask = 64'h0000CCCC00000F0F;
defparam \Add2~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y2_N32
dffeas \accum_reg_half2[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add2~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(accum_reg_half2[10]),
	.prn(vcc));
// synopsys translate_off
defparam \accum_reg_half2[10] .is_wysiwyg = "true";
defparam \accum_reg_half2[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y2_N30
cyclonev_lcell_comb \Add3~41 (
// Equation(s):
// \Add3~41_sumout  = SUM(( accum_reg_half2[10] ) + ( accum_reg_half1[10] ) + ( \Add3~38  ))
// \Add3~42  = CARRY(( accum_reg_half2[10] ) + ( accum_reg_half1[10] ) + ( \Add3~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!accum_reg_half1[10]),
	.datad(!accum_reg_half2[10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~41_sumout ),
	.cout(\Add3~42 ),
	.shareout());
// synopsys translate_off
defparam \Add3~41 .extended_lut = "off";
defparam \Add3~41 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add3~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y2_N32
dffeas \data_out[10]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add3~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\data_out[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_out[10]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_out[10]~reg0 .is_wysiwyg = "true";
defparam \data_out[10]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y2_N6
cyclonev_lcell_comb \mult_reg[99][11]~feeder (
// Equation(s):
// \mult_reg[99][11]~feeder_combout  = ( \mult[99][11]  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mult[99][11] ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mult_reg[99][11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mult_reg[99][11]~feeder .extended_lut = "off";
defparam \mult_reg[99][11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mult_reg[99][11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y2_N8
dffeas \mult_reg[99][11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mult_reg[99][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mult_reg[99][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mult_reg[99][11] .is_wysiwyg = "true";
defparam \mult_reg[99][11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X19_Y2_N33
cyclonev_lcell_comb \Add2~45 (
// Equation(s):
// \Add2~45_sumout  = SUM(( \mult_reg[99][11]~q  ) + ( accum_reg_half2[11] ) + ( \Add2~42  ))
// \Add2~46  = CARRY(( \mult_reg[99][11]~q  ) + ( accum_reg_half2[11] ) + ( \Add2~42  ))

	.dataa(!accum_reg_half2[11]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\mult_reg[99][11]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~45_sumout ),
	.cout(\Add2~46 ),
	.shareout());
// synopsys translate_off
defparam \Add2~45 .extended_lut = "off";
defparam \Add2~45 .lut_mask = 64'h0000AAAA000000FF;
defparam \Add2~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y2_N35
dffeas \accum_reg_half2[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add2~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(accum_reg_half2[11]),
	.prn(vcc));
// synopsys translate_off
defparam \accum_reg_half2[11] .is_wysiwyg = "true";
defparam \accum_reg_half2[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y3_N24
cyclonev_lcell_comb \mult_reg[49][11]~feeder (
// Equation(s):
// \mult_reg[49][11]~feeder_combout  = ( \mult[49][11]  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mult[49][11] ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mult_reg[49][11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mult_reg[49][11]~feeder .extended_lut = "off";
defparam \mult_reg[49][11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mult_reg[49][11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y3_N26
dffeas \mult_reg[49][11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mult_reg[49][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mult_reg[49][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mult_reg[49][11] .is_wysiwyg = "true";
defparam \mult_reg[49][11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y3_N33
cyclonev_lcell_comb \Add1~45 (
// Equation(s):
// \Add1~45_sumout  = SUM(( accum_reg_half1[11] ) + ( \mult_reg[49][11]~q  ) + ( \Add1~42  ))
// \Add1~46  = CARRY(( accum_reg_half1[11] ) + ( \mult_reg[49][11]~q  ) + ( \Add1~42  ))

	.dataa(!accum_reg_half1[11]),
	.datab(gnd),
	.datac(!\mult_reg[49][11]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~45_sumout ),
	.cout(\Add1~46 ),
	.shareout());
// synopsys translate_off
defparam \Add1~45 .extended_lut = "off";
defparam \Add1~45 .lut_mask = 64'h0000F0F000005555;
defparam \Add1~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y3_N35
dffeas \accum_reg_half1[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add1~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(accum_reg_half1[11]),
	.prn(vcc));
// synopsys translate_off
defparam \accum_reg_half1[11] .is_wysiwyg = "true";
defparam \accum_reg_half1[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y2_N33
cyclonev_lcell_comb \Add3~45 (
// Equation(s):
// \Add3~45_sumout  = SUM(( accum_reg_half1[11] ) + ( accum_reg_half2[11] ) + ( \Add3~42  ))
// \Add3~46  = CARRY(( accum_reg_half1[11] ) + ( accum_reg_half2[11] ) + ( \Add3~42  ))

	.dataa(!accum_reg_half2[11]),
	.datab(gnd),
	.datac(gnd),
	.datad(!accum_reg_half1[11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~45_sumout ),
	.cout(\Add3~46 ),
	.shareout());
// synopsys translate_off
defparam \Add3~45 .extended_lut = "off";
defparam \Add3~45 .lut_mask = 64'h0000AAAA000000FF;
defparam \Add3~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y2_N34
dffeas \data_out[11]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add3~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\data_out[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_out[11]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_out[11]~reg0 .is_wysiwyg = "true";
defparam \data_out[11]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y3_N57
cyclonev_lcell_comb \mult_reg[49][12]~feeder (
// Equation(s):
// \mult_reg[49][12]~feeder_combout  = ( \mult[49][12]  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mult[49][12] ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mult_reg[49][12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mult_reg[49][12]~feeder .extended_lut = "off";
defparam \mult_reg[49][12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mult_reg[49][12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y3_N59
dffeas \mult_reg[49][12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mult_reg[49][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mult_reg[49][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mult_reg[49][12] .is_wysiwyg = "true";
defparam \mult_reg[49][12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y3_N36
cyclonev_lcell_comb \Add1~49 (
// Equation(s):
// \Add1~49_sumout  = SUM(( \mult_reg[49][12]~q  ) + ( accum_reg_half1[12] ) + ( \Add1~46  ))
// \Add1~50  = CARRY(( \mult_reg[49][12]~q  ) + ( accum_reg_half1[12] ) + ( \Add1~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!accum_reg_half1[12]),
	.datad(!\mult_reg[49][12]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~49_sumout ),
	.cout(\Add1~50 ),
	.shareout());
// synopsys translate_off
defparam \Add1~49 .extended_lut = "off";
defparam \Add1~49 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add1~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y3_N38
dffeas \accum_reg_half1[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add1~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(accum_reg_half1[12]),
	.prn(vcc));
// synopsys translate_off
defparam \accum_reg_half1[12] .is_wysiwyg = "true";
defparam \accum_reg_half1[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y2_N24
cyclonev_lcell_comb \mult_reg[99][12]~feeder (
// Equation(s):
// \mult_reg[99][12]~feeder_combout  = ( \mult[99][12]  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mult[99][12] ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mult_reg[99][12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mult_reg[99][12]~feeder .extended_lut = "off";
defparam \mult_reg[99][12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mult_reg[99][12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y2_N26
dffeas \mult_reg[99][12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mult_reg[99][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mult_reg[99][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mult_reg[99][12] .is_wysiwyg = "true";
defparam \mult_reg[99][12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X19_Y2_N36
cyclonev_lcell_comb \Add2~49 (
// Equation(s):
// \Add2~49_sumout  = SUM(( accum_reg_half2[12] ) + ( \mult_reg[99][12]~q  ) + ( \Add2~46  ))
// \Add2~50  = CARRY(( accum_reg_half2[12] ) + ( \mult_reg[99][12]~q  ) + ( \Add2~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mult_reg[99][12]~q ),
	.datad(!accum_reg_half2[12]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~49_sumout ),
	.cout(\Add2~50 ),
	.shareout());
// synopsys translate_off
defparam \Add2~49 .extended_lut = "off";
defparam \Add2~49 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add2~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y2_N38
dffeas \accum_reg_half2[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add2~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(accum_reg_half2[12]),
	.prn(vcc));
// synopsys translate_off
defparam \accum_reg_half2[12] .is_wysiwyg = "true";
defparam \accum_reg_half2[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y2_N36
cyclonev_lcell_comb \Add3~49 (
// Equation(s):
// \Add3~49_sumout  = SUM(( accum_reg_half2[12] ) + ( accum_reg_half1[12] ) + ( \Add3~46  ))
// \Add3~50  = CARRY(( accum_reg_half2[12] ) + ( accum_reg_half1[12] ) + ( \Add3~46  ))

	.dataa(gnd),
	.datab(!accum_reg_half1[12]),
	.datac(gnd),
	.datad(!accum_reg_half2[12]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~49_sumout ),
	.cout(\Add3~50 ),
	.shareout());
// synopsys translate_off
defparam \Add3~49 .extended_lut = "off";
defparam \Add3~49 .lut_mask = 64'h0000CCCC000000FF;
defparam \Add3~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y2_N37
dffeas \data_out[12]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add3~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\data_out[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_out[12]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_out[12]~reg0 .is_wysiwyg = "true";
defparam \data_out[12]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y2_N33
cyclonev_lcell_comb \mult_reg[99][13]~feeder (
// Equation(s):
// \mult_reg[99][13]~feeder_combout  = ( \mult[99][13]  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mult[99][13] ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mult_reg[99][13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mult_reg[99][13]~feeder .extended_lut = "off";
defparam \mult_reg[99][13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mult_reg[99][13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y2_N34
dffeas \mult_reg[99][13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mult_reg[99][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mult_reg[99][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mult_reg[99][13] .is_wysiwyg = "true";
defparam \mult_reg[99][13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X19_Y2_N39
cyclonev_lcell_comb \Add2~53 (
// Equation(s):
// \Add2~53_sumout  = SUM(( \mult_reg[99][13]~q  ) + ( accum_reg_half2[13] ) + ( \Add2~50  ))
// \Add2~54  = CARRY(( \mult_reg[99][13]~q  ) + ( accum_reg_half2[13] ) + ( \Add2~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!accum_reg_half2[13]),
	.datad(!\mult_reg[99][13]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~53_sumout ),
	.cout(\Add2~54 ),
	.shareout());
// synopsys translate_off
defparam \Add2~53 .extended_lut = "off";
defparam \Add2~53 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add2~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y2_N41
dffeas \accum_reg_half2[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add2~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(accum_reg_half2[13]),
	.prn(vcc));
// synopsys translate_off
defparam \accum_reg_half2[13] .is_wysiwyg = "true";
defparam \accum_reg_half2[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y3_N0
cyclonev_lcell_comb \mult_reg[49][13]~feeder (
// Equation(s):
// \mult_reg[49][13]~feeder_combout  = ( \mult[49][13]  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mult[49][13] ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mult_reg[49][13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mult_reg[49][13]~feeder .extended_lut = "off";
defparam \mult_reg[49][13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mult_reg[49][13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y3_N2
dffeas \mult_reg[49][13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mult_reg[49][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mult_reg[49][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mult_reg[49][13] .is_wysiwyg = "true";
defparam \mult_reg[49][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y3_N39
cyclonev_lcell_comb \Add1~53 (
// Equation(s):
// \Add1~53_sumout  = SUM(( \mult_reg[49][13]~q  ) + ( accum_reg_half1[13] ) + ( \Add1~50  ))
// \Add1~54  = CARRY(( \mult_reg[49][13]~q  ) + ( accum_reg_half1[13] ) + ( \Add1~50  ))

	.dataa(gnd),
	.datab(!accum_reg_half1[13]),
	.datac(gnd),
	.datad(!\mult_reg[49][13]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~53_sumout ),
	.cout(\Add1~54 ),
	.shareout());
// synopsys translate_off
defparam \Add1~53 .extended_lut = "off";
defparam \Add1~53 .lut_mask = 64'h0000CCCC000000FF;
defparam \Add1~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y3_N41
dffeas \accum_reg_half1[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add1~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(accum_reg_half1[13]),
	.prn(vcc));
// synopsys translate_off
defparam \accum_reg_half1[13] .is_wysiwyg = "true";
defparam \accum_reg_half1[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y2_N39
cyclonev_lcell_comb \Add3~53 (
// Equation(s):
// \Add3~53_sumout  = SUM(( accum_reg_half1[13] ) + ( accum_reg_half2[13] ) + ( \Add3~50  ))
// \Add3~54  = CARRY(( accum_reg_half1[13] ) + ( accum_reg_half2[13] ) + ( \Add3~50  ))

	.dataa(!accum_reg_half2[13]),
	.datab(gnd),
	.datac(gnd),
	.datad(!accum_reg_half1[13]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~53_sumout ),
	.cout(\Add3~54 ),
	.shareout());
// synopsys translate_off
defparam \Add3~53 .extended_lut = "off";
defparam \Add3~53 .lut_mask = 64'h0000AAAA000000FF;
defparam \Add3~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y2_N41
dffeas \data_out[13]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add3~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\data_out[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_out[13]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_out[13]~reg0 .is_wysiwyg = "true";
defparam \data_out[13]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y2_N55
dffeas \mult_reg[99][14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mult[99][14] ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mult_reg[99][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mult_reg[99][14] .is_wysiwyg = "true";
defparam \mult_reg[99][14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X19_Y2_N42
cyclonev_lcell_comb \Add2~57 (
// Equation(s):
// \Add2~57_sumout  = SUM(( \mult_reg[99][14]~q  ) + ( accum_reg_half2[14] ) + ( \Add2~54  ))
// \Add2~58  = CARRY(( \mult_reg[99][14]~q  ) + ( accum_reg_half2[14] ) + ( \Add2~54  ))

	.dataa(gnd),
	.datab(!accum_reg_half2[14]),
	.datac(!\mult_reg[99][14]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~57_sumout ),
	.cout(\Add2~58 ),
	.shareout());
// synopsys translate_off
defparam \Add2~57 .extended_lut = "off";
defparam \Add2~57 .lut_mask = 64'h0000CCCC00000F0F;
defparam \Add2~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y2_N44
dffeas \accum_reg_half2[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add2~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(accum_reg_half2[14]),
	.prn(vcc));
// synopsys translate_off
defparam \accum_reg_half2[14] .is_wysiwyg = "true";
defparam \accum_reg_half2[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y3_N30
cyclonev_lcell_comb \mult_reg[49][14]~feeder (
// Equation(s):
// \mult_reg[49][14]~feeder_combout  = ( \mult[49][14]  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mult[49][14] ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mult_reg[49][14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mult_reg[49][14]~feeder .extended_lut = "off";
defparam \mult_reg[49][14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mult_reg[49][14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y3_N32
dffeas \mult_reg[49][14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mult_reg[49][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mult_reg[49][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mult_reg[49][14] .is_wysiwyg = "true";
defparam \mult_reg[49][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y3_N42
cyclonev_lcell_comb \Add1~57 (
// Equation(s):
// \Add1~57_sumout  = SUM(( accum_reg_half1[14] ) + ( \mult_reg[49][14]~q  ) + ( \Add1~54  ))
// \Add1~58  = CARRY(( accum_reg_half1[14] ) + ( \mult_reg[49][14]~q  ) + ( \Add1~54  ))

	.dataa(gnd),
	.datab(!accum_reg_half1[14]),
	.datac(!\mult_reg[49][14]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~57_sumout ),
	.cout(\Add1~58 ),
	.shareout());
// synopsys translate_off
defparam \Add1~57 .extended_lut = "off";
defparam \Add1~57 .lut_mask = 64'h0000F0F000003333;
defparam \Add1~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y3_N44
dffeas \accum_reg_half1[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add1~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(accum_reg_half1[14]),
	.prn(vcc));
// synopsys translate_off
defparam \accum_reg_half1[14] .is_wysiwyg = "true";
defparam \accum_reg_half1[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y2_N42
cyclonev_lcell_comb \Add3~57 (
// Equation(s):
// \Add3~57_sumout  = SUM(( accum_reg_half1[14] ) + ( accum_reg_half2[14] ) + ( \Add3~54  ))
// \Add3~58  = CARRY(( accum_reg_half1[14] ) + ( accum_reg_half2[14] ) + ( \Add3~54  ))

	.dataa(gnd),
	.datab(!accum_reg_half2[14]),
	.datac(gnd),
	.datad(!accum_reg_half1[14]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~57_sumout ),
	.cout(\Add3~58 ),
	.shareout());
// synopsys translate_off
defparam \Add3~57 .extended_lut = "off";
defparam \Add3~57 .lut_mask = 64'h0000CCCC000000FF;
defparam \Add3~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y2_N43
dffeas \data_out[14]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add3~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\data_out[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_out[14]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_out[14]~reg0 .is_wysiwyg = "true";
defparam \data_out[14]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y2_N45
cyclonev_lcell_comb \mult_reg[99][15]~feeder (
// Equation(s):
// \mult_reg[99][15]~feeder_combout  = ( \mult[99][15]  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mult[99][15] ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mult_reg[99][15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mult_reg[99][15]~feeder .extended_lut = "off";
defparam \mult_reg[99][15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mult_reg[99][15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y2_N47
dffeas \mult_reg[99][15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mult_reg[99][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mult_reg[99][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mult_reg[99][15] .is_wysiwyg = "true";
defparam \mult_reg[99][15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X19_Y2_N45
cyclonev_lcell_comb \Add2~61 (
// Equation(s):
// \Add2~61_sumout  = SUM(( \mult_reg[99][15]~q  ) + ( accum_reg_half2[15] ) + ( \Add2~58  ))
// \Add2~62  = CARRY(( \mult_reg[99][15]~q  ) + ( accum_reg_half2[15] ) + ( \Add2~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!accum_reg_half2[15]),
	.datad(!\mult_reg[99][15]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~61_sumout ),
	.cout(\Add2~62 ),
	.shareout());
// synopsys translate_off
defparam \Add2~61 .extended_lut = "off";
defparam \Add2~61 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add2~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y2_N47
dffeas \accum_reg_half2[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add2~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(accum_reg_half2[15]),
	.prn(vcc));
// synopsys translate_off
defparam \accum_reg_half2[15] .is_wysiwyg = "true";
defparam \accum_reg_half2[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y3_N45
cyclonev_lcell_comb \mult_reg[49][15]~feeder (
// Equation(s):
// \mult_reg[49][15]~feeder_combout  = ( \mult[49][15]  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mult[49][15] ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mult_reg[49][15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mult_reg[49][15]~feeder .extended_lut = "off";
defparam \mult_reg[49][15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mult_reg[49][15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y3_N47
dffeas \mult_reg[49][15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mult_reg[49][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mult_reg[49][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mult_reg[49][15] .is_wysiwyg = "true";
defparam \mult_reg[49][15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y3_N45
cyclonev_lcell_comb \Add1~61 (
// Equation(s):
// \Add1~61_sumout  = SUM(( accum_reg_half1[15] ) + ( \mult_reg[49][15]~q  ) + ( \Add1~58  ))
// \Add1~62  = CARRY(( accum_reg_half1[15] ) + ( \mult_reg[49][15]~q  ) + ( \Add1~58  ))

	.dataa(!\mult_reg[49][15]~q ),
	.datab(gnd),
	.datac(!accum_reg_half1[15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~61_sumout ),
	.cout(\Add1~62 ),
	.shareout());
// synopsys translate_off
defparam \Add1~61 .extended_lut = "off";
defparam \Add1~61 .lut_mask = 64'h0000AAAA00000F0F;
defparam \Add1~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y3_N47
dffeas \accum_reg_half1[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add1~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(accum_reg_half1[15]),
	.prn(vcc));
// synopsys translate_off
defparam \accum_reg_half1[15] .is_wysiwyg = "true";
defparam \accum_reg_half1[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y2_N45
cyclonev_lcell_comb \Add3~61 (
// Equation(s):
// \Add3~61_sumout  = SUM(( accum_reg_half1[15] ) + ( accum_reg_half2[15] ) + ( \Add3~58  ))
// \Add3~62  = CARRY(( accum_reg_half1[15] ) + ( accum_reg_half2[15] ) + ( \Add3~58  ))

	.dataa(!accum_reg_half2[15]),
	.datab(gnd),
	.datac(gnd),
	.datad(!accum_reg_half1[15]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~61_sumout ),
	.cout(\Add3~62 ),
	.shareout());
// synopsys translate_off
defparam \Add3~61 .extended_lut = "off";
defparam \Add3~61 .lut_mask = 64'h0000AAAA000000FF;
defparam \Add3~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y2_N46
dffeas \data_out[15]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add3~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\data_out[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_out[15]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_out[15]~reg0 .is_wysiwyg = "true";
defparam \data_out[15]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y3_N50
dffeas \mult_reg[49][16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mult[49][16] ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mult_reg[49][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mult_reg[49][16] .is_wysiwyg = "true";
defparam \mult_reg[49][16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y3_N48
cyclonev_lcell_comb \Add1~65 (
// Equation(s):
// \Add1~65_sumout  = SUM(( \mult_reg[49][16]~q  ) + ( accum_reg_half1[16] ) + ( \Add1~62  ))
// \Add1~66  = CARRY(( \mult_reg[49][16]~q  ) + ( accum_reg_half1[16] ) + ( \Add1~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!accum_reg_half1[16]),
	.datad(!\mult_reg[49][16]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~65_sumout ),
	.cout(\Add1~66 ),
	.shareout());
// synopsys translate_off
defparam \Add1~65 .extended_lut = "off";
defparam \Add1~65 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add1~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y3_N50
dffeas \accum_reg_half1[16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add1~65_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(accum_reg_half1[16]),
	.prn(vcc));
// synopsys translate_off
defparam \accum_reg_half1[16] .is_wysiwyg = "true";
defparam \accum_reg_half1[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y2_N12
cyclonev_lcell_comb \mult_reg[99][16]~feeder (
// Equation(s):
// \mult_reg[99][16]~feeder_combout  = ( \mult[99][16]  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mult[99][16] ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mult_reg[99][16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mult_reg[99][16]~feeder .extended_lut = "off";
defparam \mult_reg[99][16]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mult_reg[99][16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y2_N13
dffeas \mult_reg[99][16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mult_reg[99][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mult_reg[99][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mult_reg[99][16] .is_wysiwyg = "true";
defparam \mult_reg[99][16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X19_Y2_N48
cyclonev_lcell_comb \Add2~65 (
// Equation(s):
// \Add2~65_sumout  = SUM(( \mult_reg[99][16]~q  ) + ( accum_reg_half2[16] ) + ( \Add2~62  ))
// \Add2~66  = CARRY(( \mult_reg[99][16]~q  ) + ( accum_reg_half2[16] ) + ( \Add2~62  ))

	.dataa(gnd),
	.datab(!\mult_reg[99][16]~q ),
	.datac(!accum_reg_half2[16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~65_sumout ),
	.cout(\Add2~66 ),
	.shareout());
// synopsys translate_off
defparam \Add2~65 .extended_lut = "off";
defparam \Add2~65 .lut_mask = 64'h0000F0F000003333;
defparam \Add2~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y2_N50
dffeas \accum_reg_half2[16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add2~65_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(accum_reg_half2[16]),
	.prn(vcc));
// synopsys translate_off
defparam \accum_reg_half2[16] .is_wysiwyg = "true";
defparam \accum_reg_half2[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y2_N48
cyclonev_lcell_comb \Add3~65 (
// Equation(s):
// \Add3~65_sumout  = SUM(( accum_reg_half1[16] ) + ( accum_reg_half2[16] ) + ( \Add3~62  ))
// \Add3~66  = CARRY(( accum_reg_half1[16] ) + ( accum_reg_half2[16] ) + ( \Add3~62  ))

	.dataa(gnd),
	.datab(!accum_reg_half1[16]),
	.datac(!accum_reg_half2[16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~65_sumout ),
	.cout(\Add3~66 ),
	.shareout());
// synopsys translate_off
defparam \Add3~65 .extended_lut = "off";
defparam \Add3~65 .lut_mask = 64'h0000F0F000003333;
defparam \Add3~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y2_N49
dffeas \data_out[16]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add3~65_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\data_out[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_out[16]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_out[16]~reg0 .is_wysiwyg = "true";
defparam \data_out[16]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y2_N3
cyclonev_lcell_comb \mult_reg[99][17]~feeder (
// Equation(s):
// \mult_reg[99][17]~feeder_combout  = ( \mult[99][17]  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mult[99][17] ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mult_reg[99][17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mult_reg[99][17]~feeder .extended_lut = "off";
defparam \mult_reg[99][17]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mult_reg[99][17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y2_N4
dffeas \mult_reg[99][17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mult_reg[99][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mult_reg[99][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mult_reg[99][17] .is_wysiwyg = "true";
defparam \mult_reg[99][17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X19_Y2_N51
cyclonev_lcell_comb \Add2~69 (
// Equation(s):
// \Add2~69_sumout  = SUM(( \mult_reg[99][17]~q  ) + ( accum_reg_half2[17] ) + ( \Add2~66  ))
// \Add2~70  = CARRY(( \mult_reg[99][17]~q  ) + ( accum_reg_half2[17] ) + ( \Add2~66  ))

	.dataa(!accum_reg_half2[17]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\mult_reg[99][17]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~69_sumout ),
	.cout(\Add2~70 ),
	.shareout());
// synopsys translate_off
defparam \Add2~69 .extended_lut = "off";
defparam \Add2~69 .lut_mask = 64'h0000AAAA000000FF;
defparam \Add2~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y2_N53
dffeas \accum_reg_half2[17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add2~69_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(accum_reg_half2[17]),
	.prn(vcc));
// synopsys translate_off
defparam \accum_reg_half2[17] .is_wysiwyg = "true";
defparam \accum_reg_half2[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y3_N11
dffeas \mult_reg[49][17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mult[49][17] ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mult_reg[49][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mult_reg[49][17] .is_wysiwyg = "true";
defparam \mult_reg[49][17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y3_N51
cyclonev_lcell_comb \Add1~69 (
// Equation(s):
// \Add1~69_sumout  = SUM(( \mult_reg[49][17]~q  ) + ( accum_reg_half1[17] ) + ( \Add1~66  ))
// \Add1~70  = CARRY(( \mult_reg[49][17]~q  ) + ( accum_reg_half1[17] ) + ( \Add1~66  ))

	.dataa(!accum_reg_half1[17]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\mult_reg[49][17]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~69_sumout ),
	.cout(\Add1~70 ),
	.shareout());
// synopsys translate_off
defparam \Add1~69 .extended_lut = "off";
defparam \Add1~69 .lut_mask = 64'h0000AAAA000000FF;
defparam \Add1~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y3_N53
dffeas \accum_reg_half1[17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add1~69_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(accum_reg_half1[17]),
	.prn(vcc));
// synopsys translate_off
defparam \accum_reg_half1[17] .is_wysiwyg = "true";
defparam \accum_reg_half1[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y2_N51
cyclonev_lcell_comb \Add3~69 (
// Equation(s):
// \Add3~69_sumout  = SUM(( accum_reg_half1[17] ) + ( accum_reg_half2[17] ) + ( \Add3~66  ))
// \Add3~70  = CARRY(( accum_reg_half1[17] ) + ( accum_reg_half2[17] ) + ( \Add3~66  ))

	.dataa(!accum_reg_half2[17]),
	.datab(gnd),
	.datac(!accum_reg_half1[17]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~69_sumout ),
	.cout(\Add3~70 ),
	.shareout());
// synopsys translate_off
defparam \Add3~69 .extended_lut = "off";
defparam \Add3~69 .lut_mask = 64'h0000AAAA00000F0F;
defparam \Add3~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y2_N52
dffeas \data_out[17]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add3~69_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\data_out[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_out[17]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_out[17]~reg0 .is_wysiwyg = "true";
defparam \data_out[17]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y3_N43
dffeas \mult_reg[49][18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mult[49][18] ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mult_reg[49][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mult_reg[49][18] .is_wysiwyg = "true";
defparam \mult_reg[49][18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y3_N54
cyclonev_lcell_comb \Add1~73 (
// Equation(s):
// \Add1~73_sumout  = SUM(( accum_reg_half1[18] ) + ( \mult_reg[49][18]~q  ) + ( \Add1~70  ))
// \Add1~74  = CARRY(( accum_reg_half1[18] ) + ( \mult_reg[49][18]~q  ) + ( \Add1~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mult_reg[49][18]~q ),
	.datad(!accum_reg_half1[18]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~73_sumout ),
	.cout(\Add1~74 ),
	.shareout());
// synopsys translate_off
defparam \Add1~73 .extended_lut = "off";
defparam \Add1~73 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add1~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y3_N56
dffeas \accum_reg_half1[18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add1~73_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(accum_reg_half1[18]),
	.prn(vcc));
// synopsys translate_off
defparam \accum_reg_half1[18] .is_wysiwyg = "true";
defparam \accum_reg_half1[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y3_N54
cyclonev_lcell_comb \mult_reg[99][18]~feeder (
// Equation(s):
// \mult_reg[99][18]~feeder_combout  = ( \mult[99][18]  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mult[99][18] ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mult_reg[99][18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mult_reg[99][18]~feeder .extended_lut = "off";
defparam \mult_reg[99][18]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mult_reg[99][18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y3_N55
dffeas \mult_reg[99][18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mult_reg[99][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mult_reg[99][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mult_reg[99][18] .is_wysiwyg = "true";
defparam \mult_reg[99][18] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X19_Y2_N54
cyclonev_lcell_comb \Add2~73 (
// Equation(s):
// \Add2~73_sumout  = SUM(( \mult_reg[99][18]~q  ) + ( accum_reg_half2[18] ) + ( \Add2~70  ))
// \Add2~74  = CARRY(( \mult_reg[99][18]~q  ) + ( accum_reg_half2[18] ) + ( \Add2~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!accum_reg_half2[18]),
	.datad(!\mult_reg[99][18]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~73_sumout ),
	.cout(\Add2~74 ),
	.shareout());
// synopsys translate_off
defparam \Add2~73 .extended_lut = "off";
defparam \Add2~73 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add2~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y2_N56
dffeas \accum_reg_half2[18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add2~73_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(accum_reg_half2[18]),
	.prn(vcc));
// synopsys translate_off
defparam \accum_reg_half2[18] .is_wysiwyg = "true";
defparam \accum_reg_half2[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y2_N54
cyclonev_lcell_comb \Add3~73 (
// Equation(s):
// \Add3~73_sumout  = SUM(( accum_reg_half2[18] ) + ( accum_reg_half1[18] ) + ( \Add3~70  ))
// \Add3~74  = CARRY(( accum_reg_half2[18] ) + ( accum_reg_half1[18] ) + ( \Add3~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!accum_reg_half1[18]),
	.datad(!accum_reg_half2[18]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~73_sumout ),
	.cout(\Add3~74 ),
	.shareout());
// synopsys translate_off
defparam \Add3~73 .extended_lut = "off";
defparam \Add3~73 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add3~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y2_N55
dffeas \data_out[18]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add3~73_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\data_out[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_out[18]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_out[18]~reg0 .is_wysiwyg = "true";
defparam \data_out[18]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y3_N34
dffeas \mult_reg[99][19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mult[99][19] ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mult_reg[99][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mult_reg[99][19] .is_wysiwyg = "true";
defparam \mult_reg[99][19] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X19_Y2_N57
cyclonev_lcell_comb \Add2~77 (
// Equation(s):
// \Add2~77_sumout  = SUM(( \mult_reg[99][19]~q  ) + ( accum_reg_half2[19] ) + ( \Add2~74  ))
// \Add2~78  = CARRY(( \mult_reg[99][19]~q  ) + ( accum_reg_half2[19] ) + ( \Add2~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!accum_reg_half2[19]),
	.datad(!\mult_reg[99][19]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~77_sumout ),
	.cout(\Add2~78 ),
	.shareout());
// synopsys translate_off
defparam \Add2~77 .extended_lut = "off";
defparam \Add2~77 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add2~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y2_N59
dffeas \accum_reg_half2[19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add2~77_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(accum_reg_half2[19]),
	.prn(vcc));
// synopsys translate_off
defparam \accum_reg_half2[19] .is_wysiwyg = "true";
defparam \accum_reg_half2[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y3_N21
cyclonev_lcell_comb \mult_reg[49][19]~feeder (
// Equation(s):
// \mult_reg[49][19]~feeder_combout  = ( \mult[49][19]  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mult[49][19] ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mult_reg[49][19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mult_reg[49][19]~feeder .extended_lut = "off";
defparam \mult_reg[49][19]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mult_reg[49][19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y3_N23
dffeas \mult_reg[49][19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mult_reg[49][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mult_reg[49][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mult_reg[49][19] .is_wysiwyg = "true";
defparam \mult_reg[49][19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y3_N57
cyclonev_lcell_comb \Add1~77 (
// Equation(s):
// \Add1~77_sumout  = SUM(( \mult_reg[49][19]~q  ) + ( accum_reg_half1[19] ) + ( \Add1~74  ))
// \Add1~78  = CARRY(( \mult_reg[49][19]~q  ) + ( accum_reg_half1[19] ) + ( \Add1~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!accum_reg_half1[19]),
	.datad(!\mult_reg[49][19]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~77_sumout ),
	.cout(\Add1~78 ),
	.shareout());
// synopsys translate_off
defparam \Add1~77 .extended_lut = "off";
defparam \Add1~77 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add1~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y3_N59
dffeas \accum_reg_half1[19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add1~77_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(accum_reg_half1[19]),
	.prn(vcc));
// synopsys translate_off
defparam \accum_reg_half1[19] .is_wysiwyg = "true";
defparam \accum_reg_half1[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y2_N57
cyclonev_lcell_comb \Add3~77 (
// Equation(s):
// \Add3~77_sumout  = SUM(( accum_reg_half1[19] ) + ( accum_reg_half2[19] ) + ( \Add3~74  ))
// \Add3~78  = CARRY(( accum_reg_half1[19] ) + ( accum_reg_half2[19] ) + ( \Add3~74  ))

	.dataa(!accum_reg_half2[19]),
	.datab(!accum_reg_half1[19]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~77_sumout ),
	.cout(\Add3~78 ),
	.shareout());
// synopsys translate_off
defparam \Add3~77 .extended_lut = "off";
defparam \Add3~77 .lut_mask = 64'h0000AAAA00003333;
defparam \Add3~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y2_N58
dffeas \data_out[19]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add3~77_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\data_out[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_out[19]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_out[19]~reg0 .is_wysiwyg = "true";
defparam \data_out[19]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y2_N39
cyclonev_lcell_comb \mult_reg[49][20]~feeder (
// Equation(s):
// \mult_reg[49][20]~feeder_combout  = ( \mult[49][20]  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mult[49][20] ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mult_reg[49][20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mult_reg[49][20]~feeder .extended_lut = "off";
defparam \mult_reg[49][20]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mult_reg[49][20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y2_N41
dffeas \mult_reg[49][20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mult_reg[49][20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mult_reg[49][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mult_reg[49][20] .is_wysiwyg = "true";
defparam \mult_reg[49][20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y2_N0
cyclonev_lcell_comb \Add1~81 (
// Equation(s):
// \Add1~81_sumout  = SUM(( \mult_reg[49][20]~q  ) + ( accum_reg_half1[20] ) + ( \Add1~78  ))
// \Add1~82  = CARRY(( \mult_reg[49][20]~q  ) + ( accum_reg_half1[20] ) + ( \Add1~78  ))

	.dataa(gnd),
	.datab(!\mult_reg[49][20]~q ),
	.datac(!accum_reg_half1[20]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~81_sumout ),
	.cout(\Add1~82 ),
	.shareout());
// synopsys translate_off
defparam \Add1~81 .extended_lut = "off";
defparam \Add1~81 .lut_mask = 64'h0000F0F000003333;
defparam \Add1~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y2_N2
dffeas \accum_reg_half1[20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add1~81_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(accum_reg_half1[20]),
	.prn(vcc));
// synopsys translate_off
defparam \accum_reg_half1[20] .is_wysiwyg = "true";
defparam \accum_reg_half1[20] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X19_Y1_N48
cyclonev_lcell_comb \mult_reg[99][20]~feeder (
// Equation(s):
// \mult_reg[99][20]~feeder_combout  = ( \mult[99][20]  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mult[99][20] ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mult_reg[99][20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mult_reg[99][20]~feeder .extended_lut = "off";
defparam \mult_reg[99][20]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mult_reg[99][20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y1_N50
dffeas \mult_reg[99][20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mult_reg[99][20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mult_reg[99][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mult_reg[99][20] .is_wysiwyg = "true";
defparam \mult_reg[99][20] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X19_Y1_N0
cyclonev_lcell_comb \Add2~81 (
// Equation(s):
// \Add2~81_sumout  = SUM(( accum_reg_half2[20] ) + ( \mult_reg[99][20]~q  ) + ( \Add2~78  ))
// \Add2~82  = CARRY(( accum_reg_half2[20] ) + ( \mult_reg[99][20]~q  ) + ( \Add2~78  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mult_reg[99][20]~q ),
	.datad(!accum_reg_half2[20]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~81_sumout ),
	.cout(\Add2~82 ),
	.shareout());
// synopsys translate_off
defparam \Add2~81 .extended_lut = "off";
defparam \Add2~81 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add2~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y1_N2
dffeas \accum_reg_half2[20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add2~81_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(accum_reg_half2[20]),
	.prn(vcc));
// synopsys translate_off
defparam \accum_reg_half2[20] .is_wysiwyg = "true";
defparam \accum_reg_half2[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y1_N0
cyclonev_lcell_comb \Add3~81 (
// Equation(s):
// \Add3~81_sumout  = SUM(( accum_reg_half2[20] ) + ( accum_reg_half1[20] ) + ( \Add3~78  ))
// \Add3~82  = CARRY(( accum_reg_half2[20] ) + ( accum_reg_half1[20] ) + ( \Add3~78  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!accum_reg_half1[20]),
	.datad(!accum_reg_half2[20]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~81_sumout ),
	.cout(\Add3~82 ),
	.shareout());
// synopsys translate_off
defparam \Add3~81 .extended_lut = "off";
defparam \Add3~81 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add3~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y1_N1
dffeas \data_out[20]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add3~81_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\data_out[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_out[20]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_out[20]~reg0 .is_wysiwyg = "true";
defparam \data_out[20]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y2_N44
dffeas \mult_reg[49][21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mult[49][21] ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mult_reg[49][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mult_reg[49][21] .is_wysiwyg = "true";
defparam \mult_reg[49][21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y2_N3
cyclonev_lcell_comb \Add1~85 (
// Equation(s):
// \Add1~85_sumout  = SUM(( accum_reg_half1[21] ) + ( \mult_reg[49][21]~q  ) + ( \Add1~82  ))
// \Add1~86  = CARRY(( accum_reg_half1[21] ) + ( \mult_reg[49][21]~q  ) + ( \Add1~82  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mult_reg[49][21]~q ),
	.datad(!accum_reg_half1[21]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~85_sumout ),
	.cout(\Add1~86 ),
	.shareout());
// synopsys translate_off
defparam \Add1~85 .extended_lut = "off";
defparam \Add1~85 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add1~85 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y2_N5
dffeas \accum_reg_half1[21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add1~85_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(accum_reg_half1[21]),
	.prn(vcc));
// synopsys translate_off
defparam \accum_reg_half1[21] .is_wysiwyg = "true";
defparam \accum_reg_half1[21] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X19_Y1_N51
cyclonev_lcell_comb \mult_reg[99][21]~feeder (
// Equation(s):
// \mult_reg[99][21]~feeder_combout  = ( \mult[99][21]  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mult[99][21] ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mult_reg[99][21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mult_reg[99][21]~feeder .extended_lut = "off";
defparam \mult_reg[99][21]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mult_reg[99][21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y1_N52
dffeas \mult_reg[99][21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mult_reg[99][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mult_reg[99][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mult_reg[99][21] .is_wysiwyg = "true";
defparam \mult_reg[99][21] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X19_Y1_N3
cyclonev_lcell_comb \Add2~85 (
// Equation(s):
// \Add2~85_sumout  = SUM(( accum_reg_half2[21] ) + ( \mult_reg[99][21]~q  ) + ( \Add2~82  ))
// \Add2~86  = CARRY(( accum_reg_half2[21] ) + ( \mult_reg[99][21]~q  ) + ( \Add2~82  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mult_reg[99][21]~q ),
	.datad(!accum_reg_half2[21]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~85_sumout ),
	.cout(\Add2~86 ),
	.shareout());
// synopsys translate_off
defparam \Add2~85 .extended_lut = "off";
defparam \Add2~85 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add2~85 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y1_N5
dffeas \accum_reg_half2[21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add2~85_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(accum_reg_half2[21]),
	.prn(vcc));
// synopsys translate_off
defparam \accum_reg_half2[21] .is_wysiwyg = "true";
defparam \accum_reg_half2[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y1_N3
cyclonev_lcell_comb \Add3~85 (
// Equation(s):
// \Add3~85_sumout  = SUM(( accum_reg_half2[21] ) + ( accum_reg_half1[21] ) + ( \Add3~82  ))
// \Add3~86  = CARRY(( accum_reg_half2[21] ) + ( accum_reg_half1[21] ) + ( \Add3~82  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!accum_reg_half1[21]),
	.datad(!accum_reg_half2[21]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~85_sumout ),
	.cout(\Add3~86 ),
	.shareout());
// synopsys translate_off
defparam \Add3~85 .extended_lut = "off";
defparam \Add3~85 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add3~85 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y1_N5
dffeas \data_out[21]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add3~85_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\data_out[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_out[21]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_out[21]~reg0 .is_wysiwyg = "true";
defparam \data_out[21]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X15_Y3_N0
cyclonev_lcell_comb \mult_reg[49][22]~feeder (
// Equation(s):
// \mult_reg[49][22]~feeder_combout  = ( \mult[49][22]  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mult[49][22] ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mult_reg[49][22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mult_reg[49][22]~feeder .extended_lut = "off";
defparam \mult_reg[49][22]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mult_reg[49][22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y3_N1
dffeas \mult_reg[49][22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mult_reg[49][22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mult_reg[49][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mult_reg[49][22] .is_wysiwyg = "true";
defparam \mult_reg[49][22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y2_N6
cyclonev_lcell_comb \Add1~89 (
// Equation(s):
// \Add1~89_sumout  = SUM(( \mult_reg[49][22]~q  ) + ( accum_reg_half1[22] ) + ( \Add1~86  ))
// \Add1~90  = CARRY(( \mult_reg[49][22]~q  ) + ( accum_reg_half1[22] ) + ( \Add1~86  ))

	.dataa(gnd),
	.datab(!accum_reg_half1[22]),
	.datac(gnd),
	.datad(!\mult_reg[49][22]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~89_sumout ),
	.cout(\Add1~90 ),
	.shareout());
// synopsys translate_off
defparam \Add1~89 .extended_lut = "off";
defparam \Add1~89 .lut_mask = 64'h0000CCCC000000FF;
defparam \Add1~89 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y2_N8
dffeas \accum_reg_half1[22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add1~89_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(accum_reg_half1[22]),
	.prn(vcc));
// synopsys translate_off
defparam \accum_reg_half1[22] .is_wysiwyg = "true";
defparam \accum_reg_half1[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y1_N56
dffeas \mult_reg[99][22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mult[99][22] ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mult_reg[99][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mult_reg[99][22] .is_wysiwyg = "true";
defparam \mult_reg[99][22] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X19_Y1_N6
cyclonev_lcell_comb \Add2~89 (
// Equation(s):
// \Add2~89_sumout  = SUM(( \mult_reg[99][22]~q  ) + ( accum_reg_half2[22] ) + ( \Add2~86  ))
// \Add2~90  = CARRY(( \mult_reg[99][22]~q  ) + ( accum_reg_half2[22] ) + ( \Add2~86  ))

	.dataa(gnd),
	.datab(!accum_reg_half2[22]),
	.datac(!\mult_reg[99][22]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~89_sumout ),
	.cout(\Add2~90 ),
	.shareout());
// synopsys translate_off
defparam \Add2~89 .extended_lut = "off";
defparam \Add2~89 .lut_mask = 64'h0000CCCC00000F0F;
defparam \Add2~89 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y1_N8
dffeas \accum_reg_half2[22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add2~89_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(accum_reg_half2[22]),
	.prn(vcc));
// synopsys translate_off
defparam \accum_reg_half2[22] .is_wysiwyg = "true";
defparam \accum_reg_half2[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y1_N6
cyclonev_lcell_comb \Add3~89 (
// Equation(s):
// \Add3~89_sumout  = SUM(( accum_reg_half2[22] ) + ( accum_reg_half1[22] ) + ( \Add3~86  ))
// \Add3~90  = CARRY(( accum_reg_half2[22] ) + ( accum_reg_half1[22] ) + ( \Add3~86  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!accum_reg_half1[22]),
	.datad(!accum_reg_half2[22]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~89_sumout ),
	.cout(\Add3~90 ),
	.shareout());
// synopsys translate_off
defparam \Add3~89 .extended_lut = "off";
defparam \Add3~89 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add3~89 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y1_N7
dffeas \data_out[22]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add3~89_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\data_out[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_out[22]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_out[22]~reg0 .is_wysiwyg = "true";
defparam \data_out[22]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y2_N47
dffeas \mult_reg[49][23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mult[49][23] ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mult_reg[49][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mult_reg[49][23] .is_wysiwyg = "true";
defparam \mult_reg[49][23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y2_N9
cyclonev_lcell_comb \Add1~93 (
// Equation(s):
// \Add1~93_sumout  = SUM(( \mult_reg[49][23]~q  ) + ( accum_reg_half1[23] ) + ( \Add1~90  ))
// \Add1~94  = CARRY(( \mult_reg[49][23]~q  ) + ( accum_reg_half1[23] ) + ( \Add1~90  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!accum_reg_half1[23]),
	.datad(!\mult_reg[49][23]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~93_sumout ),
	.cout(\Add1~94 ),
	.shareout());
// synopsys translate_off
defparam \Add1~93 .extended_lut = "off";
defparam \Add1~93 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add1~93 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y2_N11
dffeas \accum_reg_half1[23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add1~93_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(accum_reg_half1[23]),
	.prn(vcc));
// synopsys translate_off
defparam \accum_reg_half1[23] .is_wysiwyg = "true";
defparam \accum_reg_half1[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y3_N7
dffeas \mult_reg[99][23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mult[99][23] ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mult_reg[99][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mult_reg[99][23] .is_wysiwyg = "true";
defparam \mult_reg[99][23] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X19_Y1_N9
cyclonev_lcell_comb \Add2~93 (
// Equation(s):
// \Add2~93_sumout  = SUM(( \mult_reg[99][23]~q  ) + ( accum_reg_half2[23] ) + ( \Add2~90  ))
// \Add2~94  = CARRY(( \mult_reg[99][23]~q  ) + ( accum_reg_half2[23] ) + ( \Add2~90  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!accum_reg_half2[23]),
	.datad(!\mult_reg[99][23]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~93_sumout ),
	.cout(\Add2~94 ),
	.shareout());
// synopsys translate_off
defparam \Add2~93 .extended_lut = "off";
defparam \Add2~93 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add2~93 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y1_N11
dffeas \accum_reg_half2[23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add2~93_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(accum_reg_half2[23]),
	.prn(vcc));
// synopsys translate_off
defparam \accum_reg_half2[23] .is_wysiwyg = "true";
defparam \accum_reg_half2[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y1_N9
cyclonev_lcell_comb \Add3~93 (
// Equation(s):
// \Add3~93_sumout  = SUM(( accum_reg_half2[23] ) + ( accum_reg_half1[23] ) + ( \Add3~90  ))
// \Add3~94  = CARRY(( accum_reg_half2[23] ) + ( accum_reg_half1[23] ) + ( \Add3~90  ))

	.dataa(!accum_reg_half1[23]),
	.datab(gnd),
	.datac(gnd),
	.datad(!accum_reg_half2[23]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~93_sumout ),
	.cout(\Add3~94 ),
	.shareout());
// synopsys translate_off
defparam \Add3~93 .extended_lut = "off";
defparam \Add3~93 .lut_mask = 64'h0000AAAA000000FF;
defparam \Add3~93 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y1_N10
dffeas \data_out[23]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add3~93_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\data_out[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_out[23]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_out[23]~reg0 .is_wysiwyg = "true";
defparam \data_out[23]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y2_N53
dffeas \mult_reg[49][24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mult[49][24] ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mult_reg[49][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mult_reg[49][24] .is_wysiwyg = "true";
defparam \mult_reg[49][24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y2_N12
cyclonev_lcell_comb \Add1~97 (
// Equation(s):
// \Add1~97_sumout  = SUM(( accum_reg_half1[24] ) + ( \mult_reg[49][24]~q  ) + ( \Add1~94  ))
// \Add1~98  = CARRY(( accum_reg_half1[24] ) + ( \mult_reg[49][24]~q  ) + ( \Add1~94  ))

	.dataa(gnd),
	.datab(!accum_reg_half1[24]),
	.datac(!\mult_reg[49][24]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~97_sumout ),
	.cout(\Add1~98 ),
	.shareout());
// synopsys translate_off
defparam \Add1~97 .extended_lut = "off";
defparam \Add1~97 .lut_mask = 64'h0000F0F000003333;
defparam \Add1~97 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y2_N14
dffeas \accum_reg_half1[24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add1~97_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(accum_reg_half1[24]),
	.prn(vcc));
// synopsys translate_off
defparam \accum_reg_half1[24] .is_wysiwyg = "true";
defparam \accum_reg_half1[24] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X19_Y1_N39
cyclonev_lcell_comb \mult_reg[99][24]~feeder (
// Equation(s):
// \mult_reg[99][24]~feeder_combout  = ( \mult[99][24]  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mult[99][24] ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mult_reg[99][24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mult_reg[99][24]~feeder .extended_lut = "off";
defparam \mult_reg[99][24]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mult_reg[99][24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y1_N40
dffeas \mult_reg[99][24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mult_reg[99][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mult_reg[99][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mult_reg[99][24] .is_wysiwyg = "true";
defparam \mult_reg[99][24] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X19_Y1_N12
cyclonev_lcell_comb \Add2~97 (
// Equation(s):
// \Add2~97_sumout  = SUM(( \mult_reg[99][24]~q  ) + ( accum_reg_half2[24] ) + ( \Add2~94  ))
// \Add2~98  = CARRY(( \mult_reg[99][24]~q  ) + ( accum_reg_half2[24] ) + ( \Add2~94  ))

	.dataa(gnd),
	.datab(!accum_reg_half2[24]),
	.datac(gnd),
	.datad(!\mult_reg[99][24]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~97_sumout ),
	.cout(\Add2~98 ),
	.shareout());
// synopsys translate_off
defparam \Add2~97 .extended_lut = "off";
defparam \Add2~97 .lut_mask = 64'h0000CCCC000000FF;
defparam \Add2~97 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y1_N14
dffeas \accum_reg_half2[24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add2~97_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(accum_reg_half2[24]),
	.prn(vcc));
// synopsys translate_off
defparam \accum_reg_half2[24] .is_wysiwyg = "true";
defparam \accum_reg_half2[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y1_N12
cyclonev_lcell_comb \Add3~97 (
// Equation(s):
// \Add3~97_sumout  = SUM(( accum_reg_half2[24] ) + ( accum_reg_half1[24] ) + ( \Add3~94  ))
// \Add3~98  = CARRY(( accum_reg_half2[24] ) + ( accum_reg_half1[24] ) + ( \Add3~94  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!accum_reg_half1[24]),
	.datad(!accum_reg_half2[24]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~97_sumout ),
	.cout(\Add3~98 ),
	.shareout());
// synopsys translate_off
defparam \Add3~97 .extended_lut = "off";
defparam \Add3~97 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add3~97 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y1_N13
dffeas \data_out[24]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add3~97_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\data_out[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_out[24]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_out[24]~reg0 .is_wysiwyg = "true";
defparam \data_out[24]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y3_N10
dffeas \mult_reg[49][25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mult[49][25] ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mult_reg[49][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mult_reg[49][25] .is_wysiwyg = "true";
defparam \mult_reg[49][25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y2_N15
cyclonev_lcell_comb \Add1~101 (
// Equation(s):
// \Add1~101_sumout  = SUM(( \mult_reg[49][25]~q  ) + ( accum_reg_half1[25] ) + ( \Add1~98  ))
// \Add1~102  = CARRY(( \mult_reg[49][25]~q  ) + ( accum_reg_half1[25] ) + ( \Add1~98  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!accum_reg_half1[25]),
	.datad(!\mult_reg[49][25]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~101_sumout ),
	.cout(\Add1~102 ),
	.shareout());
// synopsys translate_off
defparam \Add1~101 .extended_lut = "off";
defparam \Add1~101 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add1~101 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y2_N17
dffeas \accum_reg_half1[25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add1~101_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(accum_reg_half1[25]),
	.prn(vcc));
// synopsys translate_off
defparam \accum_reg_half1[25] .is_wysiwyg = "true";
defparam \accum_reg_half1[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y1_N47
dffeas \mult_reg[99][25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mult[99][25] ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mult_reg[99][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mult_reg[99][25] .is_wysiwyg = "true";
defparam \mult_reg[99][25] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X19_Y1_N15
cyclonev_lcell_comb \Add2~101 (
// Equation(s):
// \Add2~101_sumout  = SUM(( \mult_reg[99][25]~q  ) + ( accum_reg_half2[25] ) + ( \Add2~98  ))
// \Add2~102  = CARRY(( \mult_reg[99][25]~q  ) + ( accum_reg_half2[25] ) + ( \Add2~98  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!accum_reg_half2[25]),
	.datad(!\mult_reg[99][25]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~101_sumout ),
	.cout(\Add2~102 ),
	.shareout());
// synopsys translate_off
defparam \Add2~101 .extended_lut = "off";
defparam \Add2~101 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add2~101 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y1_N17
dffeas \accum_reg_half2[25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add2~101_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(accum_reg_half2[25]),
	.prn(vcc));
// synopsys translate_off
defparam \accum_reg_half2[25] .is_wysiwyg = "true";
defparam \accum_reg_half2[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y1_N15
cyclonev_lcell_comb \Add3~101 (
// Equation(s):
// \Add3~101_sumout  = SUM(( accum_reg_half2[25] ) + ( accum_reg_half1[25] ) + ( \Add3~98  ))
// \Add3~102  = CARRY(( accum_reg_half2[25] ) + ( accum_reg_half1[25] ) + ( \Add3~98  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!accum_reg_half1[25]),
	.datad(!accum_reg_half2[25]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~101_sumout ),
	.cout(\Add3~102 ),
	.shareout());
// synopsys translate_off
defparam \Add3~101 .extended_lut = "off";
defparam \Add3~101 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add3~101 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y1_N16
dffeas \data_out[25]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add3~101_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\data_out[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_out[25]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_out[25]~reg0 .is_wysiwyg = "true";
defparam \data_out[25]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y2_N57
cyclonev_lcell_comb \mult_reg[49][26]~feeder (
// Equation(s):
// \mult_reg[49][26]~feeder_combout  = ( \mult[49][26]  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mult[49][26] ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mult_reg[49][26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mult_reg[49][26]~feeder .extended_lut = "off";
defparam \mult_reg[49][26]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mult_reg[49][26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y2_N59
dffeas \mult_reg[49][26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mult_reg[49][26]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mult_reg[49][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mult_reg[49][26] .is_wysiwyg = "true";
defparam \mult_reg[49][26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y2_N18
cyclonev_lcell_comb \Add1~105 (
// Equation(s):
// \Add1~105_sumout  = SUM(( \mult_reg[49][26]~q  ) + ( accum_reg_half1[26] ) + ( \Add1~102  ))
// \Add1~106  = CARRY(( \mult_reg[49][26]~q  ) + ( accum_reg_half1[26] ) + ( \Add1~102  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!accum_reg_half1[26]),
	.datad(!\mult_reg[49][26]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~105_sumout ),
	.cout(\Add1~106 ),
	.shareout());
// synopsys translate_off
defparam \Add1~105 .extended_lut = "off";
defparam \Add1~105 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add1~105 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y2_N20
dffeas \accum_reg_half1[26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add1~105_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(accum_reg_half1[26]),
	.prn(vcc));
// synopsys translate_off
defparam \accum_reg_half1[26] .is_wysiwyg = "true";
defparam \accum_reg_half1[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y3_N15
cyclonev_lcell_comb \mult_reg[99][26]~feeder (
// Equation(s):
// \mult_reg[99][26]~feeder_combout  = ( \mult[99][26]  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mult[99][26] ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mult_reg[99][26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mult_reg[99][26]~feeder .extended_lut = "off";
defparam \mult_reg[99][26]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mult_reg[99][26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y3_N16
dffeas \mult_reg[99][26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mult_reg[99][26]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mult_reg[99][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mult_reg[99][26] .is_wysiwyg = "true";
defparam \mult_reg[99][26] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X19_Y1_N18
cyclonev_lcell_comb \Add2~105 (
// Equation(s):
// \Add2~105_sumout  = SUM(( \mult_reg[99][26]~q  ) + ( accum_reg_half2[26] ) + ( \Add2~102  ))
// \Add2~106  = CARRY(( \mult_reg[99][26]~q  ) + ( accum_reg_half2[26] ) + ( \Add2~102  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!accum_reg_half2[26]),
	.datad(!\mult_reg[99][26]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~105_sumout ),
	.cout(\Add2~106 ),
	.shareout());
// synopsys translate_off
defparam \Add2~105 .extended_lut = "off";
defparam \Add2~105 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add2~105 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y1_N20
dffeas \accum_reg_half2[26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add2~105_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(accum_reg_half2[26]),
	.prn(vcc));
// synopsys translate_off
defparam \accum_reg_half2[26] .is_wysiwyg = "true";
defparam \accum_reg_half2[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y1_N18
cyclonev_lcell_comb \Add3~105 (
// Equation(s):
// \Add3~105_sumout  = SUM(( accum_reg_half1[26] ) + ( accum_reg_half2[26] ) + ( \Add3~102  ))
// \Add3~106  = CARRY(( accum_reg_half1[26] ) + ( accum_reg_half2[26] ) + ( \Add3~102  ))

	.dataa(gnd),
	.datab(!accum_reg_half1[26]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!accum_reg_half2[26]),
	.datag(gnd),
	.cin(\Add3~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~105_sumout ),
	.cout(\Add3~106 ),
	.shareout());
// synopsys translate_off
defparam \Add3~105 .extended_lut = "off";
defparam \Add3~105 .lut_mask = 64'h0000FF0000003333;
defparam \Add3~105 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y1_N19
dffeas \data_out[26]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add3~105_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\data_out[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_out[26]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_out[26]~reg0 .is_wysiwyg = "true";
defparam \data_out[26]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y2_N36
cyclonev_lcell_comb \mult_reg[49][27]~feeder (
// Equation(s):
// \mult_reg[49][27]~feeder_combout  = ( \mult[49][27]  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mult[49][27] ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mult_reg[49][27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mult_reg[49][27]~feeder .extended_lut = "off";
defparam \mult_reg[49][27]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mult_reg[49][27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y2_N38
dffeas \mult_reg[49][27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mult_reg[49][27]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mult_reg[49][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mult_reg[49][27] .is_wysiwyg = "true";
defparam \mult_reg[49][27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y2_N21
cyclonev_lcell_comb \Add1~109 (
// Equation(s):
// \Add1~109_sumout  = SUM(( accum_reg_half1[27] ) + ( \mult_reg[49][27]~q  ) + ( \Add1~106  ))
// \Add1~110  = CARRY(( accum_reg_half1[27] ) + ( \mult_reg[49][27]~q  ) + ( \Add1~106  ))

	.dataa(!\mult_reg[49][27]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!accum_reg_half1[27]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~109_sumout ),
	.cout(\Add1~110 ),
	.shareout());
// synopsys translate_off
defparam \Add1~109 .extended_lut = "off";
defparam \Add1~109 .lut_mask = 64'h0000AAAA000000FF;
defparam \Add1~109 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y2_N23
dffeas \accum_reg_half1[27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add1~109_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(accum_reg_half1[27]),
	.prn(vcc));
// synopsys translate_off
defparam \accum_reg_half1[27] .is_wysiwyg = "true";
defparam \accum_reg_half1[27] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X19_Y1_N42
cyclonev_lcell_comb \mult_reg[99][27]~feeder (
// Equation(s):
// \mult_reg[99][27]~feeder_combout  = ( \mult[99][27]  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mult[99][27] ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mult_reg[99][27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mult_reg[99][27]~feeder .extended_lut = "off";
defparam \mult_reg[99][27]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mult_reg[99][27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y1_N44
dffeas \mult_reg[99][27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mult_reg[99][27]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mult_reg[99][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mult_reg[99][27] .is_wysiwyg = "true";
defparam \mult_reg[99][27] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X19_Y1_N21
cyclonev_lcell_comb \Add2~109 (
// Equation(s):
// \Add2~109_sumout  = SUM(( accum_reg_half2[27] ) + ( \mult_reg[99][27]~q  ) + ( \Add2~106  ))
// \Add2~110  = CARRY(( accum_reg_half2[27] ) + ( \mult_reg[99][27]~q  ) + ( \Add2~106  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mult_reg[99][27]~q ),
	.datad(!accum_reg_half2[27]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~109_sumout ),
	.cout(\Add2~110 ),
	.shareout());
// synopsys translate_off
defparam \Add2~109 .extended_lut = "off";
defparam \Add2~109 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add2~109 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y1_N23
dffeas \accum_reg_half2[27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add2~109_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(accum_reg_half2[27]),
	.prn(vcc));
// synopsys translate_off
defparam \accum_reg_half2[27] .is_wysiwyg = "true";
defparam \accum_reg_half2[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y1_N21
cyclonev_lcell_comb \Add3~109 (
// Equation(s):
// \Add3~109_sumout  = SUM(( accum_reg_half2[27] ) + ( accum_reg_half1[27] ) + ( \Add3~106  ))
// \Add3~110  = CARRY(( accum_reg_half2[27] ) + ( accum_reg_half1[27] ) + ( \Add3~106  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!accum_reg_half1[27]),
	.datad(!accum_reg_half2[27]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~109_sumout ),
	.cout(\Add3~110 ),
	.shareout());
// synopsys translate_off
defparam \Add3~109 .extended_lut = "off";
defparam \Add3~109 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add3~109 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y1_N22
dffeas \data_out[27]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add3~109_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\data_out[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_out[27]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_out[27]~reg0 .is_wysiwyg = "true";
defparam \data_out[27]~reg0 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X19_Y1_N57
cyclonev_lcell_comb \mult_reg[99][28]~feeder (
// Equation(s):
// \mult_reg[99][28]~feeder_combout  = ( \mult[99][28]  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mult[99][28] ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mult_reg[99][28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mult_reg[99][28]~feeder .extended_lut = "off";
defparam \mult_reg[99][28]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mult_reg[99][28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y1_N59
dffeas \mult_reg[99][28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mult_reg[99][28]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mult_reg[99][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mult_reg[99][28] .is_wysiwyg = "true";
defparam \mult_reg[99][28] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X19_Y1_N24
cyclonev_lcell_comb \Add2~113 (
// Equation(s):
// \Add2~113_sumout  = SUM(( \mult_reg[99][28]~q  ) + ( accum_reg_half2[28] ) + ( \Add2~110  ))
// \Add2~114  = CARRY(( \mult_reg[99][28]~q  ) + ( accum_reg_half2[28] ) + ( \Add2~110  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!accum_reg_half2[28]),
	.datad(!\mult_reg[99][28]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~113_sumout ),
	.cout(\Add2~114 ),
	.shareout());
// synopsys translate_off
defparam \Add2~113 .extended_lut = "off";
defparam \Add2~113 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add2~113 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y1_N26
dffeas \accum_reg_half2[28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add2~113_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(accum_reg_half2[28]),
	.prn(vcc));
// synopsys translate_off
defparam \accum_reg_half2[28] .is_wysiwyg = "true";
defparam \accum_reg_half2[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y2_N54
cyclonev_lcell_comb \mult_reg[49][28]~feeder (
// Equation(s):
// \mult_reg[49][28]~feeder_combout  = ( \mult[49][28]  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mult[49][28] ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mult_reg[49][28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mult_reg[49][28]~feeder .extended_lut = "off";
defparam \mult_reg[49][28]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mult_reg[49][28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y2_N56
dffeas \mult_reg[49][28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mult_reg[49][28]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mult_reg[49][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mult_reg[49][28] .is_wysiwyg = "true";
defparam \mult_reg[49][28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y2_N24
cyclonev_lcell_comb \Add1~113 (
// Equation(s):
// \Add1~113_sumout  = SUM(( \mult_reg[49][28]~q  ) + ( accum_reg_half1[28] ) + ( \Add1~110  ))
// \Add1~114  = CARRY(( \mult_reg[49][28]~q  ) + ( accum_reg_half1[28] ) + ( \Add1~110  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!accum_reg_half1[28]),
	.datad(!\mult_reg[49][28]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~113_sumout ),
	.cout(\Add1~114 ),
	.shareout());
// synopsys translate_off
defparam \Add1~113 .extended_lut = "off";
defparam \Add1~113 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add1~113 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y2_N26
dffeas \accum_reg_half1[28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add1~113_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(accum_reg_half1[28]),
	.prn(vcc));
// synopsys translate_off
defparam \accum_reg_half1[28] .is_wysiwyg = "true";
defparam \accum_reg_half1[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y1_N24
cyclonev_lcell_comb \Add3~113 (
// Equation(s):
// \Add3~113_sumout  = SUM(( accum_reg_half1[28] ) + ( accum_reg_half2[28] ) + ( \Add3~110  ))
// \Add3~114  = CARRY(( accum_reg_half1[28] ) + ( accum_reg_half2[28] ) + ( \Add3~110  ))

	.dataa(gnd),
	.datab(!accum_reg_half2[28]),
	.datac(!accum_reg_half1[28]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~113_sumout ),
	.cout(\Add3~114 ),
	.shareout());
// synopsys translate_off
defparam \Add3~113 .extended_lut = "off";
defparam \Add3~113 .lut_mask = 64'h0000CCCC00000F0F;
defparam \Add3~113 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y1_N25
dffeas \data_out[28]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add3~113_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\data_out[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_out[28]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_out[28]~reg0 .is_wysiwyg = "true";
defparam \data_out[28]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y2_N48
cyclonev_lcell_comb \mult_reg[49][29]~feeder (
// Equation(s):
// \mult_reg[49][29]~feeder_combout  = ( \mult[49][29]  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mult[49][29] ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mult_reg[49][29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mult_reg[49][29]~feeder .extended_lut = "off";
defparam \mult_reg[49][29]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mult_reg[49][29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y2_N49
dffeas \mult_reg[49][29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mult_reg[49][29]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mult_reg[49][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mult_reg[49][29] .is_wysiwyg = "true";
defparam \mult_reg[49][29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y2_N27
cyclonev_lcell_comb \Add1~117 (
// Equation(s):
// \Add1~117_sumout  = SUM(( accum_reg_half1[29] ) + ( \mult_reg[49][29]~q  ) + ( \Add1~114  ))
// \Add1~118  = CARRY(( accum_reg_half1[29] ) + ( \mult_reg[49][29]~q  ) + ( \Add1~114  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mult_reg[49][29]~q ),
	.datad(!accum_reg_half1[29]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~117_sumout ),
	.cout(\Add1~118 ),
	.shareout());
// synopsys translate_off
defparam \Add1~117 .extended_lut = "off";
defparam \Add1~117 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add1~117 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y2_N29
dffeas \accum_reg_half1[29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add1~117_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(accum_reg_half1[29]),
	.prn(vcc));
// synopsys translate_off
defparam \accum_reg_half1[29] .is_wysiwyg = "true";
defparam \accum_reg_half1[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y3_N27
cyclonev_lcell_comb \mult_reg[99][29]~feeder (
// Equation(s):
// \mult_reg[99][29]~feeder_combout  = ( \mult[99][29]  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mult[99][29] ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mult_reg[99][29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mult_reg[99][29]~feeder .extended_lut = "off";
defparam \mult_reg[99][29]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mult_reg[99][29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y3_N28
dffeas \mult_reg[99][29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mult_reg[99][29]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mult_reg[99][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mult_reg[99][29] .is_wysiwyg = "true";
defparam \mult_reg[99][29] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X19_Y1_N27
cyclonev_lcell_comb \Add2~117 (
// Equation(s):
// \Add2~117_sumout  = SUM(( \mult_reg[99][29]~q  ) + ( accum_reg_half2[29] ) + ( \Add2~114  ))
// \Add2~118  = CARRY(( \mult_reg[99][29]~q  ) + ( accum_reg_half2[29] ) + ( \Add2~114  ))

	.dataa(!accum_reg_half2[29]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\mult_reg[99][29]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~117_sumout ),
	.cout(\Add2~118 ),
	.shareout());
// synopsys translate_off
defparam \Add2~117 .extended_lut = "off";
defparam \Add2~117 .lut_mask = 64'h0000AAAA000000FF;
defparam \Add2~117 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y1_N29
dffeas \accum_reg_half2[29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add2~117_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(accum_reg_half2[29]),
	.prn(vcc));
// synopsys translate_off
defparam \accum_reg_half2[29] .is_wysiwyg = "true";
defparam \accum_reg_half2[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y1_N27
cyclonev_lcell_comb \Add3~117 (
// Equation(s):
// \Add3~117_sumout  = SUM(( accum_reg_half2[29] ) + ( accum_reg_half1[29] ) + ( \Add3~114  ))
// \Add3~118  = CARRY(( accum_reg_half2[29] ) + ( accum_reg_half1[29] ) + ( \Add3~114  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!accum_reg_half1[29]),
	.datad(!accum_reg_half2[29]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~117_sumout ),
	.cout(\Add3~118 ),
	.shareout());
// synopsys translate_off
defparam \Add3~117 .extended_lut = "off";
defparam \Add3~117 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add3~117 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y1_N28
dffeas \data_out[29]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add3~117_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\data_out[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_out[29]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_out[29]~reg0 .is_wysiwyg = "true";
defparam \data_out[29]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y3_N36
cyclonev_lcell_comb \mult_reg[49][30]~feeder (
// Equation(s):
// \mult_reg[49][30]~feeder_combout  = ( \mult[49][31]  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mult[49][31] ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mult_reg[49][30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mult_reg[49][30]~feeder .extended_lut = "off";
defparam \mult_reg[49][30]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mult_reg[49][30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y3_N38
dffeas \mult_reg[49][30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mult_reg[49][30]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mult_reg[49][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mult_reg[49][30] .is_wysiwyg = "true";
defparam \mult_reg[49][30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y2_N30
cyclonev_lcell_comb \Add1~121 (
// Equation(s):
// \Add1~121_sumout  = SUM(( \mult_reg[49][30]~q  ) + ( accum_reg_half1[30] ) + ( \Add1~118  ))
// \Add1~122  = CARRY(( \mult_reg[49][30]~q  ) + ( accum_reg_half1[30] ) + ( \Add1~118  ))

	.dataa(gnd),
	.datab(!accum_reg_half1[30]),
	.datac(gnd),
	.datad(!\mult_reg[49][30]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~121_sumout ),
	.cout(\Add1~122 ),
	.shareout());
// synopsys translate_off
defparam \Add1~121 .extended_lut = "off";
defparam \Add1~121 .lut_mask = 64'h0000CCCC000000FF;
defparam \Add1~121 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y2_N32
dffeas \accum_reg_half1[30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add1~121_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(accum_reg_half1[30]),
	.prn(vcc));
// synopsys translate_off
defparam \accum_reg_half1[30] .is_wysiwyg = "true";
defparam \accum_reg_half1[30] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X19_Y1_N36
cyclonev_lcell_comb \mult_reg[99][30]~feeder (
// Equation(s):
// \mult_reg[99][30]~feeder_combout  = ( \mult[99][30]  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mult[99][30] ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mult_reg[99][30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mult_reg[99][30]~feeder .extended_lut = "off";
defparam \mult_reg[99][30]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mult_reg[99][30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y1_N38
dffeas \mult_reg[99][30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mult_reg[99][30]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mult_reg[99][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mult_reg[99][30] .is_wysiwyg = "true";
defparam \mult_reg[99][30] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X19_Y1_N30
cyclonev_lcell_comb \Add2~121 (
// Equation(s):
// \Add2~121_sumout  = SUM(( \mult_reg[99][30]~q  ) + ( accum_reg_half2[30] ) + ( \Add2~118  ))
// \Add2~122  = CARRY(( \mult_reg[99][30]~q  ) + ( accum_reg_half2[30] ) + ( \Add2~118  ))

	.dataa(gnd),
	.datab(!accum_reg_half2[30]),
	.datac(!\mult_reg[99][30]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~121_sumout ),
	.cout(\Add2~122 ),
	.shareout());
// synopsys translate_off
defparam \Add2~121 .extended_lut = "off";
defparam \Add2~121 .lut_mask = 64'h0000CCCC00000F0F;
defparam \Add2~121 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y1_N32
dffeas \accum_reg_half2[30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add2~121_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(accum_reg_half2[30]),
	.prn(vcc));
// synopsys translate_off
defparam \accum_reg_half2[30] .is_wysiwyg = "true";
defparam \accum_reg_half2[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y1_N30
cyclonev_lcell_comb \Add3~121 (
// Equation(s):
// \Add3~121_sumout  = SUM(( accum_reg_half2[30] ) + ( accum_reg_half1[30] ) + ( \Add3~118  ))
// \Add3~122  = CARRY(( accum_reg_half2[30] ) + ( accum_reg_half1[30] ) + ( \Add3~118  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!accum_reg_half1[30]),
	.datad(!accum_reg_half2[30]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~121_sumout ),
	.cout(\Add3~122 ),
	.shareout());
// synopsys translate_off
defparam \Add3~121 .extended_lut = "off";
defparam \Add3~121 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add3~121 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y1_N31
dffeas \data_out[30]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add3~121_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\data_out[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_out[30]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_out[30]~reg0 .is_wysiwyg = "true";
defparam \data_out[30]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y3_N42
cyclonev_lcell_comb \mult_reg[99][31]~feeder (
// Equation(s):
// \mult_reg[99][31]~feeder_combout  = ( \mult[99][31]  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mult[99][31] ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mult_reg[99][31]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mult_reg[99][31]~feeder .extended_lut = "off";
defparam \mult_reg[99][31]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mult_reg[99][31]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y3_N43
dffeas \mult_reg[99][31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mult_reg[99][31]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mult_reg[99][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mult_reg[99][31] .is_wysiwyg = "true";
defparam \mult_reg[99][31] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X19_Y1_N33
cyclonev_lcell_comb \Add2~125 (
// Equation(s):
// \Add2~125_sumout  = SUM(( \mult_reg[99][31]~q  ) + ( accum_reg_half2[31] ) + ( \Add2~122  ))

	.dataa(!accum_reg_half2[31]),
	.datab(gnd),
	.datac(!\mult_reg[99][31]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~125_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add2~125 .extended_lut = "off";
defparam \Add2~125 .lut_mask = 64'h0000AAAA00000F0F;
defparam \Add2~125 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y1_N35
dffeas \accum_reg_half2[31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add2~125_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(accum_reg_half2[31]),
	.prn(vcc));
// synopsys translate_off
defparam \accum_reg_half2[31] .is_wysiwyg = "true";
defparam \accum_reg_half2[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y2_N33
cyclonev_lcell_comb \Add1~125 (
// Equation(s):
// \Add1~125_sumout  = SUM(( \mult_reg[49][30]~q  ) + ( accum_reg_half1[31] ) + ( \Add1~122  ))

	.dataa(!accum_reg_half1[31]),
	.datab(gnd),
	.datac(!\mult_reg[49][30]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~125_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add1~125 .extended_lut = "off";
defparam \Add1~125 .lut_mask = 64'h0000AAAA00000F0F;
defparam \Add1~125 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y2_N35
dffeas \accum_reg_half1[31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add1~125_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(accum_reg_half1[31]),
	.prn(vcc));
// synopsys translate_off
defparam \accum_reg_half1[31] .is_wysiwyg = "true";
defparam \accum_reg_half1[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y1_N33
cyclonev_lcell_comb \Add3~125 (
// Equation(s):
// \Add3~125_sumout  = SUM(( accum_reg_half1[31] ) + ( accum_reg_half2[31] ) + ( \Add3~122  ))

	.dataa(gnd),
	.datab(!accum_reg_half2[31]),
	.datac(!accum_reg_half1[31]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~125_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add3~125 .extended_lut = "off";
defparam \Add3~125 .lut_mask = 64'h0000CCCC00000F0F;
defparam \Add3~125 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y1_N35
dffeas \data_out[31]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add3~125_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\data_out[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_out[31]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_out[31]~reg0 .is_wysiwyg = "true";
defparam \data_out[31]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y32_N0
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
