# Reading pref.tcl
# do accessControl_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/carol/OneDrive/Ambiente de Trabalho/Faculdade/uni-projects-repo/LIC/hardware/reg.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:40:46 on Apr 06,2023
# vcom -reportprogress 300 -93 -work work C:/Users/carol/OneDrive/Ambiente de Trabalho/Faculdade/uni-projects-repo/LIC/hardware/reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity reg
# -- Compiling architecture arq of reg
# End time: 17:40:46 on Apr 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/carol/OneDrive/Ambiente de Trabalho/Faculdade/uni-projects-repo/LIC/hardware/counter.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:40:47 on Apr 06,2023
# vcom -reportprogress 300 -93 -work work C:/Users/carol/OneDrive/Ambiente de Trabalho/Faculdade/uni-projects-repo/LIC/hardware/counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity counter
# -- Compiling architecture arq of counter
# End time: 17:40:47 on Apr 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/carol/OneDrive/Ambiente de Trabalho/Faculdade/uni-projects-repo/LIC/hardware/adder.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:40:47 on Apr 06,2023
# vcom -reportprogress 300 -93 -work work C:/Users/carol/OneDrive/Ambiente de Trabalho/Faculdade/uni-projects-repo/LIC/hardware/adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity adder
# -- Compiling architecture arq of adder
# End time: 17:40:47 on Apr 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/carol/OneDrive/Ambiente de Trabalho/Faculdade/uni-projects-repo/LIC/hardware/fulladder.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:40:47 on Apr 06,2023
# vcom -reportprogress 300 -93 -work work C:/Users/carol/OneDrive/Ambiente de Trabalho/Faculdade/uni-projects-repo/LIC/hardware/fulladder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity fulladder
# -- Compiling architecture arq of fulladder
# End time: 17:40:47 on Apr 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/carol/OneDrive/Ambiente de Trabalho/Faculdade/uni-projects-repo/LIC/hardware/FFD.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:40:47 on Apr 06,2023
# vcom -reportprogress 300 -93 -work work C:/Users/carol/OneDrive/Ambiente de Trabalho/Faculdade/uni-projects-repo/LIC/hardware/FFD.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity FFD
# -- Compiling architecture arq of FFD
# End time: 17:40:47 on Apr 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/carol/OneDrive/Ambiente de Trabalho/Faculdade/uni-projects-repo/LIC/hardware/serial_receiver.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:40:47 on Apr 06,2023
# vcom -reportprogress 300 -93 -work work C:/Users/carol/OneDrive/Ambiente de Trabalho/Faculdade/uni-projects-repo/LIC/hardware/serial_receiver.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity serial_receiver
# -- Compiling architecture arq of serial_receiver
# End time: 17:40:47 on Apr 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/carol/OneDrive/Ambiente de Trabalho/Faculdade/uni-projects-repo/LIC/hardware/shift_register.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:40:47 on Apr 06,2023
# vcom -reportprogress 300 -93 -work work C:/Users/carol/OneDrive/Ambiente de Trabalho/Faculdade/uni-projects-repo/LIC/hardware/shift_register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity shift_register
# -- Compiling architecture arq of shift_register
# End time: 17:40:47 on Apr 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/carol/OneDrive/Ambiente de Trabalho/Faculdade/uni-projects-repo/LIC/hardware/serial_control.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:40:47 on Apr 06,2023
# vcom -reportprogress 300 -93 -work work C:/Users/carol/OneDrive/Ambiente de Trabalho/Faculdade/uni-projects-repo/LIC/hardware/serial_control.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity serial_control
# -- Compiling architecture arq of serial_control
# End time: 17:40:47 on Apr 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.serial_control
# vsim work.serial_control 
# Start time: 17:41:17 on Apr 06,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.serial_control(arq)
add wave -position insertpoint  \
sim:/serial_control/wr \
sim:/serial_control/reset \
sim:/serial_control/nextState \
sim:/serial_control/eq5 \
sim:/serial_control/enRx \
sim:/serial_control/DXval \
sim:/serial_control/currentState \
sim:/serial_control/clr \
sim:/serial_control/clk \
sim:/serial_control/accept
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: carol  Hostname: LAPTOP-HEGA58O2  ProcessID: 4684
#           Attempting to use alternate WLF file "./wlftkw068f".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftkw068f
force -freeze sim:/serial_control/enRx 1 0
force -freeze sim:/serial_control/clk 1 0, 0 {50 ps} -r 100
force -freeze sim:/serial_control/accept 0 0
force -freeze sim:/serial_control/eq5 0 0
force -freeze sim:/serial_control/reset 1 0
run
run
force -freeze sim:/serial_control/enRx 0 0
run
run
force -freeze sim:/serial_control/reset 0 0
run
run
run
# End time: 12:22:43 on Apr 07,2023, Elapsed time: 18:41:26
# Errors: 0, Warnings: 2
