module d_flip_flop (
    input wire d,         // Data input
    input wire clk,       // Clock input
    input wire async_reset,  // Asynchronous reset (active high)
    input wire sync_reset,   // Synchronous reset (active high)
    output reg q           // Output
);

    // Asynchronous reset logic
    always @(posedge clk or posedge async_reset) begin
        if (async_reset) 
            q <= 1'b0;  // Reset to 0 asynchronously
        else if (sync_reset) 
            q <= 1'b0;  // Reset to 0 synchronously
        else 
            q <= d;     // Capture the input data
    end

endmodule
