<HTML>         	<HEAD><TITLE></TITLE>                                   	<STYLE TYPE="text/css">                               	<!--                                                    	body,pre{                                              	font-family:'Courier New', monospace;             	color: #000000;                                     	font-size:88%;                                      	background-color: #ffffff;                          	}                                                       	h1 {                                                    	font-weight: bold;                                  	margin-top: 24px;                                   	margin-bottom: 10px;                                	border-bottom: 3px solid #000;    font-size: 1em;   	}                                                       	h2 {                                                    	font-weight: bold;                                  	margin-top: 18px;                                   	margin-bottom: 5px;                                 	font-size: 0.90em;                                  	}                                                       	h3 {                                                    	font-weight: bold;                                  	margin-top: 12px;                                   	margin-bottom: 5px;                                 	font-size: 0.80em;                                       	}                                                       	p {                                                     	font-size:78%;                                      	}                                                       	P.Table {                                               	margin-top: 4px;                                    	margin-bottom: 4px;                                 	margin-right: 4px;                                  	margin-left: 4px;                                   	}                                                       	table                                                   	{                                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	border-collapse: collapse;                          	}                                                       	th {                                                    	font-weight:bold;                                   	padding: 4px;                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	vertical-align:top;                                 	text-align:left;                                    	font-size:78%;                                           	}                                                       	td {                                                    	padding: 4px;                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	vertical-align:top;                                 	font-size:78%;                                      	}                                                       	a {                                                     	color:#013C9A;                                      	text-decoration:none;                               	}                                                       		a:visited {                                             	color:#013C9A;                                      	}                                                       		a:hover, a:active {                                     	text-decoration:underline;                          	color:#5BAFD4;                                      	}                                                       	.pass                                                   	{                                                       	background-color: #00ff00;                              	}                                                                	.fail                                                   	{                                                       	background-color: #ff0000;                              	}                                                       	.comment                                                	{                                                       	font-size: 90%;                                     	font-style: italic;                                 	}                                                       		-->                                                     	</STYLE>                                                	</HEAD>                                                 	<BODY>                                                  	<PRE>Setting log file to 'C:/Users/rrhar/Desktop/DT/Ampel/Ampelsteuerung/hdla_gen_hierarchy.html'.
Starting: parse design source files
INFO - (VHDL-1504) The default vhdl library search path is now "C:/lscc/diamond/3.1_x64/cae_library/vhdl_packages/vdbs"
(VERI-1482) Analyzing Verilog file C:/lscc/diamond/3.1_x64/cae_library/synthesis/verilog/machxo2.v
(VERI-1482) Analyzing Verilog file C:/Users/rrhar/Desktop/DT/Ampel/Ampelsteuerung/AMPELMEALY.v
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.1_x64/cae_library/synthesis/vhdl/machxo2.vhd
(VHDL-1493) Restoring VHDL parse-tree ieee.std_logic_1164 from C:/lscc/diamond/3.1_x64/cae_library/vhdl_packages/vdbs/ieee/std_logic_1164.vdb
(VHDL-1493) Restoring VHDL parse-tree std.standard from C:/lscc/diamond/3.1_x64/cae_library/vhdl_packages/vdbs/std/standard.vdb
(VHDL-1481) Analyzing VHDL file C:/Users/rrhar/Desktop/DT/Ampel/CT.vhd
INFO - C:/Users/rrhar/Desktop/DT/Ampel/CT.vhd(14,8-14,10) (VHDL-1012) analyzing entity ct
INFO - C:/Users/rrhar/Desktop/DT/Ampel/CT.vhd(22,14-22,23) (VHDL-1010) analyzing architecture structure
(VHDL-1481) Analyzing VHDL file C:/Users/rrhar/Desktop/DT/Ampel/clkgen.vhd
INFO - C:/Users/rrhar/Desktop/DT/Ampel/clkgen.vhd(52,8-52,14) (VHDL-1012) analyzing entity clkgen
INFO - C:/Users/rrhar/Desktop/DT/Ampel/clkgen.vhd(68,14-68,22) (VHDL-1010) analyzing architecture behavior
(VHDL-1481) Analyzing VHDL file C:/Users/rrhar/Desktop/DT/Ampel/MealyAmpel.vhd
(VHDL-1493) Restoring VHDL parse-tree ieee.numeric_std from C:/lscc/diamond/3.1_x64/cae_library/vhdl_packages/vdbs/ieee/numeric_std.vdb
INFO - C:/Users/rrhar/Desktop/DT/Ampel/MealyAmpel.vhd(6,8-6,13) (VHDL-1012) analyzing entity ampel
INFO - C:/Users/rrhar/Desktop/DT/Ampel/MealyAmpel.vhd(15,14-15,23) (VHDL-1010) analyzing architecture behaviour
WARNING - C:/Users/rrhar/Desktop/DT/Ampel/MealyAmpel.vhd(18,8-56,19) (VHDL-1196) possible infinite loop; process does not have a wait statement
(VHDL-1481) Analyzing VHDL file C:/Users/rrhar/Desktop/DT/Ampel/count4bit.vhd
INFO - C:/Users/rrhar/Desktop/DT/Ampel/count4bit.vhd(6,8-6,17) (VHDL-1012) analyzing entity count4bit
INFO - C:/Users/rrhar/Desktop/DT/Ampel/count4bit.vhd(14,14-14,23) (VHDL-1010) analyzing architecture behaviour
WARNING - C:/Users/rrhar/Desktop/DT/Ampel/count4bit.vhd(17,8-28,19) (VHDL-1196) possible infinite loop; process does not have a wait statement
(VHDL-1481) Analyzing VHDL file C:/Users/rrhar/Desktop/DT/Ampel/SRFF.vhd
INFO - C:/Users/rrhar/Desktop/DT/Ampel/SRFF.vhd(4,8-4,12) (VHDL-1012) analyzing entity srff
INFO - C:/Users/rrhar/Desktop/DT/Ampel/SRFF.vhd(12,14-12,22) (VHDL-1010) analyzing architecture behavior
INFO - C:/Users/rrhar/Desktop/DT/Ampel/Ampelsteuerung/AMPELMEALY.v(3,8-3,18) (VERI-1018) compiling module AMPELMEALY
INFO - C:/Users/rrhar/Desktop/DT/Ampel/Ampelsteuerung/AMPELMEALY.v(3,1-31,10) (VERI-9000) elaborating module 'AMPELMEALY'
INFO - C:/lscc/diamond/3.1_x64/cae_library/synthesis/verilog/machxo2.v(563,1-566,10) (VERI-9000) elaborating module 'INV_uniq_1'
INFO - C:/lscc/diamond/3.1_x64/cae_library/synthesis/verilog/machxo2.v(563,1-566,10) (VERI-9000) elaborating module 'INV_uniq_2'
INFO - C:/lscc/diamond/3.1_x64/cae_library/synthesis/verilog/machxo2.v(930,1-934,10) (VERI-9000) elaborating module 'OR2_uniq_1'
INFO - C:/lscc/diamond/3.1_x64/cae_library/synthesis/verilog/machxo2.v(43,1-47,10) (VERI-9000) elaborating module 'AND2_uniq_1'
INFO - C:/lscc/diamond/3.1_x64/cae_library/synthesis/verilog/machxo2.v(43,1-47,10) (VERI-9000) elaborating module 'AND2_uniq_2'
INFO - C:/Users/rrhar/Desktop/DT/Ampel/Ampelsteuerung/AMPELMEALY.v(26,1-26,39) (VERI-1231) going to vhdl side to elaborate module srff
INFO - C:/Users/rrhar/Desktop/DT/Ampel/SRFF.vhd(4,8-4,12) (VHDL-1067) elaborating SRFF_uniq_0(behavior)
INFO - C:/Users/rrhar/Desktop/DT/Ampel/Ampelsteuerung/AMPELMEALY.v(26,1-26,39) (VERI-1232) back to verilog to continue elaboration
INFO - C:/Users/rrhar/Desktop/DT/Ampel/Ampelsteuerung/AMPELMEALY.v(27,1-27,56) (VERI-1231) going to vhdl side to elaborate module count4bit
INFO - C:/Users/rrhar/Desktop/DT/Ampel/count4bit.vhd(6,8-6,17) (VHDL-1067) elaborating count4bit_uniq_0(behaviour)
INFO - C:/Users/rrhar/Desktop/DT/Ampel/Ampelsteuerung/AMPELMEALY.v(27,1-27,56) (VERI-1232) back to verilog to continue elaboration
INFO - C:/Users/rrhar/Desktop/DT/Ampel/Ampelsteuerung/AMPELMEALY.v(28,1-28,72) (VERI-1231) going to vhdl side to elaborate module clkgen
INFO - C:/Users/rrhar/Desktop/DT/Ampel/clkgen.vhd(52,8-52,14) (VHDL-1067) elaborating ClkGen_uniq_0(behavior)
(VHDL-1493) Restoring VHDL parse-tree vl.vl_types from C:/lscc/diamond/3.1_x64/cae_library/vhdl_packages/vdbs/vl/vl_types.vdb
INFO - C:/Users/rrhar/Desktop/DT/Ampel/clkgen.vhd(85,5-87,47) (VHDL-1399) going to verilog side to elaborate module OSCH
INFO - C:/lscc/diamond/3.1_x64/cae_library/synthesis/verilog/machxo2.v(1793,8-1793,12) (VERI-1018) compiling module OSCH_uniq_1
INFO - C:/lscc/diamond/3.1_x64/cae_library/synthesis/verilog/machxo2.v(1793,1-1798,10) (VERI-9000) elaborating module 'OSCH_uniq_1'
INFO - C:/Users/rrhar/Desktop/DT/Ampel/clkgen.vhd(85,5-87,47) (VHDL-1400) back to vhdl to continue elaboration
INFO - C:/Users/rrhar/Desktop/DT/Ampel/CT.vhd(14,8-14,10) (VHDL-1067) elaborating CT_uniq_0(Structure)
WARNING - C:/Users/rrhar/Desktop/DT/Ampel/CT.vhd(126,5-127,33) (VHDL-1250) vhi remains a black-box since it has no binding entity
WARNING - C:/Users/rrhar/Desktop/DT/Ampel/CT.vhd(129,5-130,33) (VHDL-1250) vlo remains a black-box since it has no binding entity
WARNING - C:/Users/rrhar/Desktop/DT/Ampel/CT.vhd(132,5-190,44) (VHDL-1250) efb remains a black-box since it has no binding entity
INFO - C:/Users/rrhar/Desktop/DT/Ampel/Ampelsteuerung/AMPELMEALY.v(28,1-28,72) (VERI-1232) back to verilog to continue elaboration
INFO - C:/Users/rrhar/Desktop/DT/Ampel/Ampelsteuerung/AMPELMEALY.v(29,1-29,72) (VERI-1231) going to vhdl side to elaborate module ampel
INFO - C:/Users/rrhar/Desktop/DT/Ampel/MealyAmpel.vhd(6,8-6,13) (VHDL-1067) elaborating Ampel_uniq_0(behaviour)
INFO - C:/Users/rrhar/Desktop/DT/Ampel/Ampelsteuerung/AMPELMEALY.v(29,1-29,72) (VERI-1232) back to verilog to continue elaboration
Done: design load finished with (0) errors, and (5) warnings

</PRE></BODY></HTML>