Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\JuanDa\Documents\SEMESTRES\2024IIS\PSO\TimerWithClock\TimerWithClock.qsys --block-symbol-file --output-directory=C:\Users\JuanDa\Documents\SEMESTRES\2024IIS\PSO\TimerWithClock\TimerWithClock --family="Cyclone V" --part=5CSXFC6D6F31C6
Progress: Loading TimerWithClock/TimerWithClock.qsys
Progress: Reading input file
Progress: Adding BUTTONS [altera_avalon_pio 23.1]
Progress: Parameterizing module BUTTONS
Progress: Adding DEBUG [altera_avalon_jtag_uart 23.1]
Progress: Parameterizing module DEBUG
Progress: Adding LED [altera_avalon_pio 23.1]
Progress: Parameterizing module LED
Progress: Adding SRAM [altera_avalon_onchip_memory2 23.1]
Progress: Parameterizing module SRAM
Progress: Adding SSEG_HOUR [altera_avalon_pio 23.1]
Progress: Parameterizing module SSEG_HOUR
Progress: Adding SSEG_MIN [altera_avalon_pio 23.1]
Progress: Parameterizing module SSEG_MIN
Progress: Adding SSEG_SEC [altera_avalon_pio 23.1]
Progress: Parameterizing module SSEG_SEC
Progress: Adding SWITCH [altera_avalon_pio 23.1]
Progress: Parameterizing module SWITCH
Progress: Adding TimerWithClock [altera_nios2_gen2 23.1]
Progress: Parameterizing module TimerWithClock
Progress: Adding clk_0 [clock_source 23.1]
Progress: Parameterizing module clk_0
Progress: Adding timer_0 [altera_avalon_timer 23.1]
Progress: Parameterizing module timer_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: TimerWithClock.BUTTONS: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: TimerWithClock.DEBUG: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: TimerWithClock.SWITCH: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Warning: TimerWithClock.TimerWithClock: Nios II cores are not recommended for new projects and are subject to removal in a future release. Nios V cores are the recommended replacement as applicable.
Warning: TimerWithClock.timer_0: Interrupt sender timer_0.irq is not connected to an interrupt receiver
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\JuanDa\Documents\SEMESTRES\2024IIS\PSO\TimerWithClock\TimerWithClock.qsys --synthesis=VERILOG --output-directory=C:\Users\JuanDa\Documents\SEMESTRES\2024IIS\PSO\TimerWithClock\TimerWithClock\synthesis --family="Cyclone V" --part=5CSXFC6D6F31C6
Progress: Loading TimerWithClock/TimerWithClock.qsys
Progress: Reading input file
Progress: Adding BUTTONS [altera_avalon_pio 23.1]
Progress: Parameterizing module BUTTONS
Progress: Adding DEBUG [altera_avalon_jtag_uart 23.1]
Progress: Parameterizing module DEBUG
Progress: Adding LED [altera_avalon_pio 23.1]
Progress: Parameterizing module LED
Progress: Adding SRAM [altera_avalon_onchip_memory2 23.1]
Progress: Parameterizing module SRAM
Progress: Adding SSEG_HOUR [altera_avalon_pio 23.1]
Progress: Parameterizing module SSEG_HOUR
Progress: Adding SSEG_MIN [altera_avalon_pio 23.1]
Progress: Parameterizing module SSEG_MIN
Progress: Adding SSEG_SEC [altera_avalon_pio 23.1]
Progress: Parameterizing module SSEG_SEC
Progress: Adding SWITCH [altera_avalon_pio 23.1]
Progress: Parameterizing module SWITCH
Progress: Adding TimerWithClock [altera_nios2_gen2 23.1]
Progress: Parameterizing module TimerWithClock
Progress: Adding clk_0 [clock_source 23.1]
Progress: Parameterizing module clk_0
Progress: Adding timer_0 [altera_avalon_timer 23.1]
Progress: Parameterizing module timer_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: TimerWithClock.BUTTONS: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: TimerWithClock.DEBUG: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: TimerWithClock.SWITCH: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Warning: TimerWithClock.TimerWithClock: Nios II cores are not recommended for new projects and are subject to removal in a future release. Nios V cores are the recommended replacement as applicable.
Warning: TimerWithClock.timer_0: Interrupt sender timer_0.irq is not connected to an interrupt receiver
Info: TimerWithClock: Generating TimerWithClock "TimerWithClock" for QUARTUS_SYNTH
Info: BUTTONS: Starting RTL generation for module 'TimerWithClock_BUTTONS'
Info: BUTTONS:   Generation command is [exec cmd /c {set LC_ALL=C&& C:/intelfpga_lite/23.1std/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/23.1std/quartus/bin64/perl/lib -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=TimerWithClock_BUTTONS --dir=C:/Users/JuanDa/AppData/Local/Temp/alt9951_505585142609166457.dir/0002_BUTTONS_gen/ --quartus_dir=C:/intelfpga_lite/23.1std/quartus --verilog --config=C:/Users/JuanDa/AppData/Local/Temp/alt9951_505585142609166457.dir/0002_BUTTONS_gen//TimerWithClock_BUTTONS_component_configuration.pl --do_build_sim=0}]
Info: BUTTONS: Done RTL generation for module 'TimerWithClock_BUTTONS'
Info: BUTTONS: "TimerWithClock" instantiated altera_avalon_pio "BUTTONS"
Info: DEBUG: Starting RTL generation for module 'TimerWithClock_DEBUG'
Info: DEBUG:   Generation command is [exec cmd /c {set LC_ALL=C&& C:/intelfpga_lite/23.1std/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/23.1std/quartus/bin64/perl/lib -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=TimerWithClock_DEBUG --dir=C:/Users/JuanDa/AppData/Local/Temp/alt9951_505585142609166457.dir/0003_DEBUG_gen/ --quartus_dir=C:/intelfpga_lite/23.1std/quartus --verilog --config=C:/Users/JuanDa/AppData/Local/Temp/alt9951_505585142609166457.dir/0003_DEBUG_gen//TimerWithClock_DEBUG_component_configuration.pl --do_build_sim=0}]
Info: DEBUG: Done RTL generation for module 'TimerWithClock_DEBUG'
Info: DEBUG: "TimerWithClock" instantiated altera_avalon_jtag_uart "DEBUG"
Info: LED: Starting RTL generation for module 'TimerWithClock_LED'
Info: LED:   Generation command is [exec cmd /c {set LC_ALL=C&& C:/intelfpga_lite/23.1std/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/23.1std/quartus/bin64/perl/lib -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=TimerWithClock_LED --dir=C:/Users/JuanDa/AppData/Local/Temp/alt9951_505585142609166457.dir/0004_LED_gen/ --quartus_dir=C:/intelfpga_lite/23.1std/quartus --verilog --config=C:/Users/JuanDa/AppData/Local/Temp/alt9951_505585142609166457.dir/0004_LED_gen//TimerWithClock_LED_component_configuration.pl --do_build_sim=0}]
Info: LED: Done RTL generation for module 'TimerWithClock_LED'
Info: LED: "TimerWithClock" instantiated altera_avalon_pio "LED"
Info: SRAM: Starting RTL generation for module 'TimerWithClock_SRAM'
Info: SRAM:   Generation command is [exec cmd /c {set LC_ALL=C&& C:/intelfpga_lite/23.1std/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/23.1std/quartus/bin64/perl/lib -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=TimerWithClock_SRAM --dir=C:/Users/JuanDa/AppData/Local/Temp/alt9951_505585142609166457.dir/0005_SRAM_gen/ --quartus_dir=C:/intelfpga_lite/23.1std/quartus --verilog --config=C:/Users/JuanDa/AppData/Local/Temp/alt9951_505585142609166457.dir/0005_SRAM_gen//TimerWithClock_SRAM_component_configuration.pl --do_build_sim=0}]
Info: SRAM: Done RTL generation for module 'TimerWithClock_SRAM'
Info: SRAM: "TimerWithClock" instantiated altera_avalon_onchip_memory2 "SRAM"
Info: SSEG_HOUR: Starting RTL generation for module 'TimerWithClock_SSEG_HOUR'
Info: SSEG_HOUR:   Generation command is [exec cmd /c {set LC_ALL=C&& C:/intelfpga_lite/23.1std/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/23.1std/quartus/bin64/perl/lib -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=TimerWithClock_SSEG_HOUR --dir=C:/Users/JuanDa/AppData/Local/Temp/alt9951_505585142609166457.dir/0006_SSEG_HOUR_gen/ --quartus_dir=C:/intelfpga_lite/23.1std/quartus --verilog --config=C:/Users/JuanDa/AppData/Local/Temp/alt9951_505585142609166457.dir/0006_SSEG_HOUR_gen//TimerWithClock_SSEG_HOUR_component_configuration.pl --do_build_sim=0}]
Info: SSEG_HOUR: Done RTL generation for module 'TimerWithClock_SSEG_HOUR'
Info: SSEG_HOUR: "TimerWithClock" instantiated altera_avalon_pio "SSEG_HOUR"
Info: SWITCH: Starting RTL generation for module 'TimerWithClock_SWITCH'
Info: SWITCH:   Generation command is [exec cmd /c {set LC_ALL=C&& C:/intelfpga_lite/23.1std/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/23.1std/quartus/bin64/perl/lib -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=TimerWithClock_SWITCH --dir=C:/Users/JuanDa/AppData/Local/Temp/alt9951_505585142609166457.dir/0007_SWITCH_gen/ --quartus_dir=C:/intelfpga_lite/23.1std/quartus --verilog --config=C:/Users/JuanDa/AppData/Local/Temp/alt9951_505585142609166457.dir/0007_SWITCH_gen//TimerWithClock_SWITCH_component_configuration.pl --do_build_sim=0}]
Info: SWITCH: Done RTL generation for module 'TimerWithClock_SWITCH'
Info: SWITCH: "TimerWithClock" instantiated altera_avalon_pio "SWITCH"
Info: TimerWithClock: "TimerWithClock" instantiated altera_nios2_gen2 "TimerWithClock"
Info: timer_0: Starting RTL generation for module 'TimerWithClock_timer_0'
Info: timer_0:   Generation command is [exec cmd /c {set LC_ALL=C&& C:/intelFPGA_lite/23.1std/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/23.1std/quartus/bin64//perl/lib -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=TimerWithClock_timer_0 --dir=C:/Users/JuanDa/AppData/Local/Temp/alt9951_505585142609166457.dir/0008_timer_0_gen/ --quartus_dir=C:/intelfpga_lite/23.1std/quartus --verilog --config=C:/Users/JuanDa/AppData/Local/Temp/alt9951_505585142609166457.dir/0008_timer_0_gen//TimerWithClock_timer_0_component_configuration.pl --do_build_sim=0}]
Info: timer_0: Done RTL generation for module 'TimerWithClock_timer_0'
Info: timer_0: "TimerWithClock" instantiated altera_avalon_timer "timer_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "TimerWithClock" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "TimerWithClock" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "TimerWithClock" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'TimerWithClock_TimerWithClock_cpu'
Info: cpu:   Generation command is [exec C:/intelFPGA_lite/23.1std/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/23.1std/quartus/bin64//perl/lib -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/23.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.pl --name=TimerWithClock_TimerWithClock_cpu --dir=C:/Users/JuanDa/AppData/Local/Temp/alt9951_505585142609166457.dir/0011_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/23.1std/quartus/bin64/ --verilog --config=C:/Users/JuanDa/AppData/Local/Temp/alt9951_505585142609166457.dir/0011_cpu_gen//TimerWithClock_TimerWithClock_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2024.08.15 22:15:04 (*) Starting Nios II generation
Info: cpu: # 2024.08.15 22:15:04 (*)   Elaborating CPU configuration settings
Info: cpu: # 2024.08.15 22:15:04 (*)   Creating all objects for CPU
Info: cpu: # 2024.08.15 22:15:05 (*)   Generating RTL from CPU objects
Info: cpu: # 2024.08.15 22:15:05 (*)   Creating plain-text RTL
Info: cpu: # 2024.08.15 22:15:05 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'TimerWithClock_TimerWithClock_cpu'
Info: cpu: "TimerWithClock" instantiated altera_nios2_gen2_unit "cpu"
Info: TimerWithClock_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "TimerWithClock_data_master_translator"
Info: DEBUG_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "DEBUG_avalon_jtag_slave_translator"
Info: TimerWithClock_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "TimerWithClock_data_master_agent"
Info: DEBUG_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "DEBUG_avalon_jtag_slave_agent"
Info: DEBUG_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "DEBUG_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info: Reusing file C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/PSO/TimerWithClock/TimerWithClock/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/PSO/TimerWithClock/TimerWithClock/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/PSO/TimerWithClock/TimerWithClock/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: TimerWithClock: Done "TimerWithClock" with 31 modules, 44 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
