{"vcs1":{"timestamp_begin":1769500059.406352883, "rt":6.59, "ut":6.30, "st":0.20}}
{"vcselab":{"timestamp_begin":1769500066.051579139, "rt":0.30, "ut":0.21, "st":0.06}}
{"link":{"timestamp_begin":1769500066.386143165, "rt":0.22, "ut":0.15, "st":0.08}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1769500059.148562741}
{"VCS_COMP_START_TIME": 1769500059.148562741}
{"VCS_COMP_END_TIME": 1769500066.698948294}
{"VCS_USER_OPTIONS": "-full64 -sverilog -ntb_opts uvm -timescale=1ns/1ns -f file.f -o simv"}
{"vcs1": {"peak_mem": 349948}}
{"vcselab": {"peak_mem": 173712}}
