/***************************************************************************
 *     Copyright (c) 1999-2009, Broadcom Corporation
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
 * GNU General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program; if not, write to the Free Software
 * Foundation, Inc., 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Fri Mar 20 13:00:22 2009
 *                 MD5 Checksum         4f0509cfa0b8fc4589050694b4a3e234
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/7340/rdb/a0/bchp_moca_gmii.h $
 * 
 * Hydra_Software_Devel/1   3/22/09 8:47p yuxiaz
 * PR53430: Initial version of header files.
 *
 ***************************************************************************/

#ifndef BCHP_MOCA_GMII_H__
#define BCHP_MOCA_GMII_H__

/***************************************************************************
 *MOCA_GMII - MOCA_GMII registers
 ***************************************************************************/
#define BCHP_MOCA_GMII_MII_CONTROL               0x00290000 /* MII Management Control */
#define BCHP_MOCA_GMII_MII_STATUS                0x00290004 /* MII Management Status */
#define BCHP_MOCA_GMII_MII_ESTATUS               0x0029003c /* MII Management Extended Status */
#define BCHP_MOCA_GMII_MII_RMII_MODE             0x00290040 /* MII Management RMII Mode */
#define BCHP_MOCA_GMII_MII_MAC_ADDR_2            0x00290044 /* MII MAC Address MS word */
#define BCHP_MOCA_GMII_MII_MAC_ADDR_1            0x00290048 /* MII MAC Address mid word */
#define BCHP_MOCA_GMII_MII_MAC_ADDR_0            0x0029004c /* MII MAC Address LS word */
#define BCHP_MOCA_GMII_CPU_CONTROL               0x00290020 /* CPU Control */
#define BCHP_MOCA_GMII_CPU_STATUS                0x00290024 /* CPU Status */
#define BCHP_MOCA_GMII_CPU_ERROR                 0x00290050 /* CPU Error */
#define BCHP_MOCA_GMII_CPU_INT_ENABLE            0x00290028 /* CPU Interrupt Enable */
#define BCHP_MOCA_GMII_CPU_FC                    0x0029002c /* CPU Interrupt Mask */
#define BCHP_MOCA_GMII_CPU_FC_PAUSE              0x00290030 /* CPU Flow Control Pause */
#define BCHP_MOCA_GMII_CPU_FC_PERIOD             0x00290054 /* CPU Flow Control Period */
#define BCHP_MOCA_GMII_CPU_MIIM_ADDR             0x00290034 /* CPU Management Address Register */
#define BCHP_MOCA_GMII_CPU_IFG_VAL               0x00290038 /* CPU Inter-Frame-Gap Value */

/***************************************************************************
 *MII_CONTROL - MII Management Control
 ***************************************************************************/
/* MOCA_GMII :: MII_CONTROL :: reserved0 [31:16] */
#define BCHP_MOCA_GMII_MII_CONTROL_reserved0_MASK                  0xffff0000
#define BCHP_MOCA_GMII_MII_CONTROL_reserved0_SHIFT                 16

/* MOCA_GMII :: MII_CONTROL :: rst [15:15] */
#define BCHP_MOCA_GMII_MII_CONTROL_rst_MASK                        0x00008000
#define BCHP_MOCA_GMII_MII_CONTROL_rst_SHIFT                       15

/* MOCA_GMII :: MII_CONTROL :: lpbk [14:14] */
#define BCHP_MOCA_GMII_MII_CONTROL_lpbk_MASK                       0x00004000
#define BCHP_MOCA_GMII_MII_CONTROL_lpbk_SHIFT                      14

/* MOCA_GMII :: MII_CONTROL :: spd_sel_l [13:13] */
#define BCHP_MOCA_GMII_MII_CONTROL_spd_sel_l_MASK                  0x00002000
#define BCHP_MOCA_GMII_MII_CONTROL_spd_sel_l_SHIFT                 13

/* MOCA_GMII :: MII_CONTROL :: an_en [12:12] */
#define BCHP_MOCA_GMII_MII_CONTROL_an_en_MASK                      0x00001000
#define BCHP_MOCA_GMII_MII_CONTROL_an_en_SHIFT                     12

/* MOCA_GMII :: MII_CONTROL :: pwrd [11:11] */
#define BCHP_MOCA_GMII_MII_CONTROL_pwrd_MASK                       0x00000800
#define BCHP_MOCA_GMII_MII_CONTROL_pwrd_SHIFT                      11

/* MOCA_GMII :: MII_CONTROL :: isolate [10:10] */
#define BCHP_MOCA_GMII_MII_CONTROL_isolate_MASK                    0x00000400
#define BCHP_MOCA_GMII_MII_CONTROL_isolate_SHIFT                   10

/* MOCA_GMII :: MII_CONTROL :: rest_an [09:09] */
#define BCHP_MOCA_GMII_MII_CONTROL_rest_an_MASK                    0x00000200
#define BCHP_MOCA_GMII_MII_CONTROL_rest_an_SHIFT                   9

/* MOCA_GMII :: MII_CONTROL :: mii_dplx [08:08] */
#define BCHP_MOCA_GMII_MII_CONTROL_mii_dplx_MASK                   0x00000100
#define BCHP_MOCA_GMII_MII_CONTROL_mii_dplx_SHIFT                  8

/* MOCA_GMII :: MII_CONTROL :: col_tst [07:07] */
#define BCHP_MOCA_GMII_MII_CONTROL_col_tst_MASK                    0x00000080
#define BCHP_MOCA_GMII_MII_CONTROL_col_tst_SHIFT                   7

/* MOCA_GMII :: MII_CONTROL :: spd_sel_m [06:06] */
#define BCHP_MOCA_GMII_MII_CONTROL_spd_sel_m_MASK                  0x00000040
#define BCHP_MOCA_GMII_MII_CONTROL_spd_sel_m_SHIFT                 6

/* MOCA_GMII :: MII_CONTROL :: reserved_for_eco1 [05:00] */
#define BCHP_MOCA_GMII_MII_CONTROL_reserved_for_eco1_MASK          0x0000003f
#define BCHP_MOCA_GMII_MII_CONTROL_reserved_for_eco1_SHIFT         0

/***************************************************************************
 *MII_STATUS - MII Management Status
 ***************************************************************************/
/* MOCA_GMII :: MII_STATUS :: reserved0 [31:16] */
#define BCHP_MOCA_GMII_MII_STATUS_reserved0_MASK                   0xffff0000
#define BCHP_MOCA_GMII_MII_STATUS_reserved0_SHIFT                  16

/* MOCA_GMII :: MII_STATUS :: base_t4_100 [15:15] */
#define BCHP_MOCA_GMII_MII_STATUS_base_t4_100_MASK                 0x00008000
#define BCHP_MOCA_GMII_MII_STATUS_base_t4_100_SHIFT                15

/* MOCA_GMII :: MII_STATUS :: base_x_fullduplex_100 [14:14] */
#define BCHP_MOCA_GMII_MII_STATUS_base_x_fullduplex_100_MASK       0x00004000
#define BCHP_MOCA_GMII_MII_STATUS_base_x_fullduplex_100_SHIFT      14

/* MOCA_GMII :: MII_STATUS :: base_x_halfduplex_100 [13:13] */
#define BCHP_MOCA_GMII_MII_STATUS_base_x_halfduplex_100_MASK       0x00002000
#define BCHP_MOCA_GMII_MII_STATUS_base_x_halfduplex_100_SHIFT      13

/* MOCA_GMII :: MII_STATUS :: mbs_fullduplex_10 [12:12] */
#define BCHP_MOCA_GMII_MII_STATUS_mbs_fullduplex_10_MASK           0x00001000
#define BCHP_MOCA_GMII_MII_STATUS_mbs_fullduplex_10_SHIFT          12

/* MOCA_GMII :: MII_STATUS :: mbs_halfduplex_10 [11:11] */
#define BCHP_MOCA_GMII_MII_STATUS_mbs_halfduplex_10_MASK           0x00000800
#define BCHP_MOCA_GMII_MII_STATUS_mbs_halfduplex_10_SHIFT          11

/* MOCA_GMII :: MII_STATUS :: base_t2_fullduplex_100 [10:10] */
#define BCHP_MOCA_GMII_MII_STATUS_base_t2_fullduplex_100_MASK      0x00000400
#define BCHP_MOCA_GMII_MII_STATUS_base_t2_fullduplex_100_SHIFT     10

/* MOCA_GMII :: MII_STATUS :: base_t2_halfduplex_100 [09:09] */
#define BCHP_MOCA_GMII_MII_STATUS_base_t2_halfduplex_100_MASK      0x00000200
#define BCHP_MOCA_GMII_MII_STATUS_base_t2_halfduplex_100_SHIFT     9

/* MOCA_GMII :: MII_STATUS :: extendedstatus [08:08] */
#define BCHP_MOCA_GMII_MII_STATUS_extendedstatus_MASK              0x00000100
#define BCHP_MOCA_GMII_MII_STATUS_extendedstatus_SHIFT             8

/* MOCA_GMII :: MII_STATUS :: reserved_for_eco1 [07:07] */
#define BCHP_MOCA_GMII_MII_STATUS_reserved_for_eco1_MASK           0x00000080
#define BCHP_MOCA_GMII_MII_STATUS_reserved_for_eco1_SHIFT          7

/* MOCA_GMII :: MII_STATUS :: mf_preamble_suppression [06:06] */
#define BCHP_MOCA_GMII_MII_STATUS_mf_preamble_suppression_MASK     0x00000040
#define BCHP_MOCA_GMII_MII_STATUS_mf_preamble_suppression_SHIFT    6

/* MOCA_GMII :: MII_STATUS :: auto_negotiation_complete [05:05] */
#define BCHP_MOCA_GMII_MII_STATUS_auto_negotiation_complete_MASK   0x00000020
#define BCHP_MOCA_GMII_MII_STATUS_auto_negotiation_complete_SHIFT  5

/* MOCA_GMII :: MII_STATUS :: remote_fault [04:04] */
#define BCHP_MOCA_GMII_MII_STATUS_remote_fault_MASK                0x00000010
#define BCHP_MOCA_GMII_MII_STATUS_remote_fault_SHIFT               4

/* MOCA_GMII :: MII_STATUS :: auto_negotiation_ability [03:03] */
#define BCHP_MOCA_GMII_MII_STATUS_auto_negotiation_ability_MASK    0x00000008
#define BCHP_MOCA_GMII_MII_STATUS_auto_negotiation_ability_SHIFT   3

/* MOCA_GMII :: MII_STATUS :: link_status [02:02] */
#define BCHP_MOCA_GMII_MII_STATUS_link_status_MASK                 0x00000004
#define BCHP_MOCA_GMII_MII_STATUS_link_status_SHIFT                2

/* MOCA_GMII :: MII_STATUS :: jabber_detect [01:01] */
#define BCHP_MOCA_GMII_MII_STATUS_jabber_detect_MASK               0x00000002
#define BCHP_MOCA_GMII_MII_STATUS_jabber_detect_SHIFT              1

/* MOCA_GMII :: MII_STATUS :: extended_capability [00:00] */
#define BCHP_MOCA_GMII_MII_STATUS_extended_capability_MASK         0x00000001
#define BCHP_MOCA_GMII_MII_STATUS_extended_capability_SHIFT        0

/***************************************************************************
 *MII_ESTATUS - MII Management Extended Status
 ***************************************************************************/
/* MOCA_GMII :: MII_ESTATUS :: reserved0 [31:16] */
#define BCHP_MOCA_GMII_MII_ESTATUS_reserved0_MASK                  0xffff0000
#define BCHP_MOCA_GMII_MII_ESTATUS_reserved0_SHIFT                 16

/* MOCA_GMII :: MII_ESTATUS :: base_x_fullduplex_1000 [15:15] */
#define BCHP_MOCA_GMII_MII_ESTATUS_base_x_fullduplex_1000_MASK     0x00008000
#define BCHP_MOCA_GMII_MII_ESTATUS_base_x_fullduplex_1000_SHIFT    15

/* MOCA_GMII :: MII_ESTATUS :: base_x_halfduplex_1000 [14:14] */
#define BCHP_MOCA_GMII_MII_ESTATUS_base_x_halfduplex_1000_MASK     0x00004000
#define BCHP_MOCA_GMII_MII_ESTATUS_base_x_halfduplex_1000_SHIFT    14

/* MOCA_GMII :: MII_ESTATUS :: base_t_fullduplex_1000 [13:13] */
#define BCHP_MOCA_GMII_MII_ESTATUS_base_t_fullduplex_1000_MASK     0x00002000
#define BCHP_MOCA_GMII_MII_ESTATUS_base_t_fullduplex_1000_SHIFT    13

/* MOCA_GMII :: MII_ESTATUS :: base_t_halfduplex_1000 [12:12] */
#define BCHP_MOCA_GMII_MII_ESTATUS_base_t_halfduplex_1000_MASK     0x00001000
#define BCHP_MOCA_GMII_MII_ESTATUS_base_t_halfduplex_1000_SHIFT    12

/* MOCA_GMII :: MII_ESTATUS :: reserved_for_eco1 [11:00] */
#define BCHP_MOCA_GMII_MII_ESTATUS_reserved_for_eco1_MASK          0x00000fff
#define BCHP_MOCA_GMII_MII_ESTATUS_reserved_for_eco1_SHIFT         0

/***************************************************************************
 *MII_RMII_MODE - MII Management RMII Mode
 ***************************************************************************/
/* MOCA_GMII :: MII_RMII_MODE :: reserved0 [31:01] */
#define BCHP_MOCA_GMII_MII_RMII_MODE_reserved0_MASK                0xfffffffe
#define BCHP_MOCA_GMII_MII_RMII_MODE_reserved0_SHIFT               1

/* MOCA_GMII :: MII_RMII_MODE :: rmii_mode_on [00:00] */
#define BCHP_MOCA_GMII_MII_RMII_MODE_rmii_mode_on_MASK             0x00000001
#define BCHP_MOCA_GMII_MII_RMII_MODE_rmii_mode_on_SHIFT            0

/***************************************************************************
 *MII_MAC_ADDR_2 - MII MAC Address MS word
 ***************************************************************************/
/* MOCA_GMII :: MII_MAC_ADDR_2 :: reserved0 [31:16] */
#define BCHP_MOCA_GMII_MII_MAC_ADDR_2_reserved0_MASK               0xffff0000
#define BCHP_MOCA_GMII_MII_MAC_ADDR_2_reserved0_SHIFT              16

/* MOCA_GMII :: MII_MAC_ADDR_2 :: mac_addr_2 [15:00] */
#define BCHP_MOCA_GMII_MII_MAC_ADDR_2_mac_addr_2_MASK              0x0000ffff
#define BCHP_MOCA_GMII_MII_MAC_ADDR_2_mac_addr_2_SHIFT             0

/***************************************************************************
 *MII_MAC_ADDR_1 - MII MAC Address mid word
 ***************************************************************************/
/* MOCA_GMII :: MII_MAC_ADDR_1 :: reserved0 [31:16] */
#define BCHP_MOCA_GMII_MII_MAC_ADDR_1_reserved0_MASK               0xffff0000
#define BCHP_MOCA_GMII_MII_MAC_ADDR_1_reserved0_SHIFT              16

/* MOCA_GMII :: MII_MAC_ADDR_1 :: mac_addr_1 [15:00] */
#define BCHP_MOCA_GMII_MII_MAC_ADDR_1_mac_addr_1_MASK              0x0000ffff
#define BCHP_MOCA_GMII_MII_MAC_ADDR_1_mac_addr_1_SHIFT             0

/***************************************************************************
 *MII_MAC_ADDR_0 - MII MAC Address LS word
 ***************************************************************************/
/* MOCA_GMII :: MII_MAC_ADDR_0 :: reserved0 [31:16] */
#define BCHP_MOCA_GMII_MII_MAC_ADDR_0_reserved0_MASK               0xffff0000
#define BCHP_MOCA_GMII_MII_MAC_ADDR_0_reserved0_SHIFT              16

/* MOCA_GMII :: MII_MAC_ADDR_0 :: mac_addr_0 [15:00] */
#define BCHP_MOCA_GMII_MII_MAC_ADDR_0_mac_addr_0_MASK              0x0000ffff
#define BCHP_MOCA_GMII_MII_MAC_ADDR_0_mac_addr_0_SHIFT             0

/***************************************************************************
 *CPU_CONTROL - CPU Control
 ***************************************************************************/
/* MOCA_GMII :: CPU_CONTROL :: reserved0 [31:21] */
#define BCHP_MOCA_GMII_CPU_CONTROL_reserved0_MASK                  0xffe00000
#define BCHP_MOCA_GMII_CPU_CONTROL_reserved0_SHIFT                 21

/* MOCA_GMII :: CPU_CONTROL :: tx_dis [20:20] */
#define BCHP_MOCA_GMII_CPU_CONTROL_tx_dis_MASK                     0x00100000
#define BCHP_MOCA_GMII_CPU_CONTROL_tx_dis_SHIFT                    20

/* MOCA_GMII :: CPU_CONTROL :: rx_dis [19:19] */
#define BCHP_MOCA_GMII_CPU_CONTROL_rx_dis_MASK                     0x00080000
#define BCHP_MOCA_GMII_CPU_CONTROL_rx_dis_SHIFT                    19

/* MOCA_GMII :: CPU_CONTROL :: gl_dis [18:18] */
#define BCHP_MOCA_GMII_CPU_CONTROL_gl_dis_MASK                     0x00040000
#define BCHP_MOCA_GMII_CPU_CONTROL_gl_dis_SHIFT                    18

/* MOCA_GMII :: CPU_CONTROL :: moca_lpbk [17:17] */
#define BCHP_MOCA_GMII_CPU_CONTROL_moca_lpbk_MASK                  0x00020000
#define BCHP_MOCA_GMII_CPU_CONTROL_moca_lpbk_SHIFT                 17

/* MOCA_GMII :: CPU_CONTROL :: rx_crc_en [16:16] */
#define BCHP_MOCA_GMII_CPU_CONTROL_rx_crc_en_MASK                  0x00010000
#define BCHP_MOCA_GMII_CPU_CONTROL_rx_crc_en_SHIFT                 16

/* MOCA_GMII :: CPU_CONTROL :: rx_clk_sel [15:15] */
#define BCHP_MOCA_GMII_CPU_CONTROL_rx_clk_sel_MASK                 0x00008000
#define BCHP_MOCA_GMII_CPU_CONTROL_rx_clk_sel_SHIFT                15

/* MOCA_GMII :: CPU_CONTROL :: rx_fifo_empty_thr [14:08] */
#define BCHP_MOCA_GMII_CPU_CONTROL_rx_fifo_empty_thr_MASK          0x00007f00
#define BCHP_MOCA_GMII_CPU_CONTROL_rx_fifo_empty_thr_SHIFT         8

/* MOCA_GMII :: CPU_CONTROL :: reserved1 [07:07] */
#define BCHP_MOCA_GMII_CPU_CONTROL_reserved1_MASK                  0x00000080
#define BCHP_MOCA_GMII_CPU_CONTROL_reserved1_SHIFT                 7

/* MOCA_GMII :: CPU_CONTROL :: rx_fifo_full_thr [06:00] */
#define BCHP_MOCA_GMII_CPU_CONTROL_rx_fifo_full_thr_MASK           0x0000007f
#define BCHP_MOCA_GMII_CPU_CONTROL_rx_fifo_full_thr_SHIFT          0

/***************************************************************************
 *CPU_STATUS - CPU Status
 ***************************************************************************/
/* MOCA_GMII :: CPU_STATUS :: reserved0 [31:06] */
#define A0_BCHP_MOCA_GMII_CPU_STATUS_reserved0_MASK                0xffffffc0
#define A0_BCHP_MOCA_GMII_CPU_STATUS_reserved0_SHIFT               6

/* MOCA_GMII :: CPU_STATUS :: rx_fifo_empty_with_y [05:05] */
#define BCHP_MOCA_GMII_CPU_STATUS_rx_fifo_empty_with_y_MASK        0x00000020
#define BCHP_MOCA_GMII_CPU_STATUS_rx_fifo_empty_with_y_SHIFT       5

/* MOCA_GMII :: CPU_STATUS :: rx_fifo_full_with_x [04:04] */
#define BCHP_MOCA_GMII_CPU_STATUS_rx_fifo_full_with_x_MASK         0x00000010
#define BCHP_MOCA_GMII_CPU_STATUS_rx_fifo_full_with_x_SHIFT        4

/* MOCA_GMII :: CPU_STATUS :: reserved0 [03:03] */
#define BCHP_MOCA_GMII_CPU_STATUS_reserved0_MASK                   0x00000008
#define BCHP_MOCA_GMII_CPU_STATUS_reserved0_SHIFT                  3

/* MOCA_GMII :: CPU_STATUS :: miim_busy [02:02] */
#define BCHP_MOCA_GMII_CPU_STATUS_miim_busy_MASK                   0x00000004
#define BCHP_MOCA_GMII_CPU_STATUS_miim_busy_SHIFT                  2

/* MOCA_GMII :: CPU_STATUS :: tx_busy [01:01] */
#define BCHP_MOCA_GMII_CPU_STATUS_tx_busy_MASK                     0x00000002
#define BCHP_MOCA_GMII_CPU_STATUS_tx_busy_SHIFT                    1

/* MOCA_GMII :: CPU_STATUS :: rx_busy [00:00] */
#define BCHP_MOCA_GMII_CPU_STATUS_rx_busy_MASK                     0x00000001
#define BCHP_MOCA_GMII_CPU_STATUS_rx_busy_SHIFT                    0

/***************************************************************************
 *CPU_ERROR - CPU Error
 ***************************************************************************/
/* MOCA_GMII :: CPU_ERROR :: reserved0 [31:06] */
#define BCHP_MOCA_GMII_CPU_ERROR_reserved0_MASK                    0xffffffc0
#define BCHP_MOCA_GMII_CPU_ERROR_reserved0_SHIFT                   6

/* MOCA_GMII :: CPU_ERROR :: rx_fifo_urun [05:05] */
#define BCHP_MOCA_GMII_CPU_ERROR_rx_fifo_urun_MASK                 0x00000020
#define BCHP_MOCA_GMII_CPU_ERROR_rx_fifo_urun_SHIFT                5

/* MOCA_GMII :: CPU_ERROR :: rx_fifo_ovf [04:04] */
#define BCHP_MOCA_GMII_CPU_ERROR_rx_fifo_ovf_MASK                  0x00000010
#define BCHP_MOCA_GMII_CPU_ERROR_rx_fifo_ovf_SHIFT                 4

/* MOCA_GMII :: CPU_ERROR :: reserved1 [03:02] */
#define BCHP_MOCA_GMII_CPU_ERROR_reserved1_MASK                    0x0000000c
#define BCHP_MOCA_GMII_CPU_ERROR_reserved1_SHIFT                   2

/* MOCA_GMII :: CPU_ERROR :: miim_seq_err [01:01] */
#define BCHP_MOCA_GMII_CPU_ERROR_miim_seq_err_MASK                 0x00000002
#define BCHP_MOCA_GMII_CPU_ERROR_miim_seq_err_SHIFT                1

/* MOCA_GMII :: CPU_ERROR :: tx_seq_err [00:00] */
#define BCHP_MOCA_GMII_CPU_ERROR_tx_seq_err_MASK                   0x00000001
#define BCHP_MOCA_GMII_CPU_ERROR_tx_seq_err_SHIFT                  0

/***************************************************************************
 *CPU_INT_ENABLE - CPU Interrupt Enable
 ***************************************************************************/
/* MOCA_GMII :: CPU_INT_ENABLE :: reserved0 [31:06] */
#define BCHP_MOCA_GMII_CPU_INT_ENABLE_reserved0_MASK               0xffffffc0
#define BCHP_MOCA_GMII_CPU_INT_ENABLE_reserved0_SHIFT              6

/* MOCA_GMII :: CPU_INT_ENABLE :: rx_fifo_urun [05:05] */
#define BCHP_MOCA_GMII_CPU_INT_ENABLE_rx_fifo_urun_MASK            0x00000020
#define BCHP_MOCA_GMII_CPU_INT_ENABLE_rx_fifo_urun_SHIFT           5

/* MOCA_GMII :: CPU_INT_ENABLE :: rx_fifo_ovf [04:04] */
#define BCHP_MOCA_GMII_CPU_INT_ENABLE_rx_fifo_ovf_MASK             0x00000010
#define BCHP_MOCA_GMII_CPU_INT_ENABLE_rx_fifo_ovf_SHIFT            4

/* MOCA_GMII :: CPU_INT_ENABLE :: reserved1 [03:02] */
#define BCHP_MOCA_GMII_CPU_INT_ENABLE_reserved1_MASK               0x0000000c
#define BCHP_MOCA_GMII_CPU_INT_ENABLE_reserved1_SHIFT              2

/* MOCA_GMII :: CPU_INT_ENABLE :: miim_seq_err [01:01] */
#define BCHP_MOCA_GMII_CPU_INT_ENABLE_miim_seq_err_MASK            0x00000002
#define BCHP_MOCA_GMII_CPU_INT_ENABLE_miim_seq_err_SHIFT           1

/* MOCA_GMII :: CPU_INT_ENABLE :: tx_seq_err [00:00] */
#define BCHP_MOCA_GMII_CPU_INT_ENABLE_tx_seq_err_MASK              0x00000001
#define BCHP_MOCA_GMII_CPU_INT_ENABLE_tx_seq_err_SHIFT             0

/***************************************************************************
 *CPU_FC - CPU Interrupt Mask
 ***************************************************************************/
/* MOCA_GMII :: CPU_FC :: reserved0 [31:02] */
#define BCHP_MOCA_GMII_CPU_FC_reserved0_MASK                       0xfffffffc
#define BCHP_MOCA_GMII_CPU_FC_reserved0_SHIFT                      2

/* MOCA_GMII :: CPU_FC :: mask_fc_in [01:01] */
#define BCHP_MOCA_GMII_CPU_FC_mask_fc_in_MASK                      0x00000002
#define BCHP_MOCA_GMII_CPU_FC_mask_fc_in_SHIFT                     1

/* MOCA_GMII :: CPU_FC :: fc_en [00:00] */
#define BCHP_MOCA_GMII_CPU_FC_fc_en_MASK                           0x00000001
#define BCHP_MOCA_GMII_CPU_FC_fc_en_SHIFT                          0

/***************************************************************************
 *CPU_FC_PAUSE - CPU Flow Control Pause
 ***************************************************************************/
/* MOCA_GMII :: CPU_FC_PAUSE :: reserved0 [31:16] */
#define BCHP_MOCA_GMII_CPU_FC_PAUSE_reserved0_MASK                 0xffff0000
#define BCHP_MOCA_GMII_CPU_FC_PAUSE_reserved0_SHIFT                16

/* MOCA_GMII :: CPU_FC_PAUSE :: pause [15:00] */
#define BCHP_MOCA_GMII_CPU_FC_PAUSE_pause_MASK                     0x0000ffff
#define BCHP_MOCA_GMII_CPU_FC_PAUSE_pause_SHIFT                    0

/***************************************************************************
 *CPU_FC_PERIOD - CPU Flow Control Period
 ***************************************************************************/
/* MOCA_GMII :: CPU_FC_PERIOD :: reserved0 [31:24] */
#define BCHP_MOCA_GMII_CPU_FC_PERIOD_reserved0_MASK                0xff000000
#define BCHP_MOCA_GMII_CPU_FC_PERIOD_reserved0_SHIFT               24

/* MOCA_GMII :: CPU_FC_PERIOD :: fc_per [23:00] */
#define BCHP_MOCA_GMII_CPU_FC_PERIOD_fc_per_MASK                   0x00ffffff
#define BCHP_MOCA_GMII_CPU_FC_PERIOD_fc_per_SHIFT                  0

/***************************************************************************
 *CPU_MIIM_ADDR - CPU Management Address Register
 ***************************************************************************/
/* MOCA_GMII :: CPU_MIIM_ADDR :: reserved0 [31:03] */
#define BCHP_MOCA_GMII_CPU_MIIM_ADDR_reserved0_MASK                0xfffffff8
#define BCHP_MOCA_GMII_CPU_MIIM_ADDR_reserved0_SHIFT               3

/* MOCA_GMII :: CPU_MIIM_ADDR :: miim_addr [02:00] */
#define BCHP_MOCA_GMII_CPU_MIIM_ADDR_miim_addr_MASK                0x00000007
#define BCHP_MOCA_GMII_CPU_MIIM_ADDR_miim_addr_SHIFT               0

/***************************************************************************
 *CPU_IFG_VAL - CPU Inter-Frame-Gap Value
 ***************************************************************************/
/* MOCA_GMII :: CPU_IFG_VAL :: reserved0 [31:08] */
#define BCHP_MOCA_GMII_CPU_IFG_VAL_reserved0_MASK                  0xffffff00
#define BCHP_MOCA_GMII_CPU_IFG_VAL_reserved0_SHIFT                 8

/* MOCA_GMII :: CPU_IFG_VAL :: ifg_val [07:00] */
#define BCHP_MOCA_GMII_CPU_IFG_VAL_ifg_val_MASK                    0x000000ff
#define BCHP_MOCA_GMII_CPU_IFG_VAL_ifg_val_SHIFT                   0

#endif /* #ifndef BCHP_MOCA_GMII_H__ */

/* End of File */
