ETH_WIDTH	m1_addressed_s1
ETH_WIDTH	m2_addressed_s1
m1_wb_adr_i	m1_addressed_s1
m1_wb_adr_i	s2_wb_adr_o
m1_wb_adr_i	m1_addressed_s2
m1_wb_adr_i	s1_wb_adr_o
m1_in_progress	s1_wb_dat_o
m1_in_progress	s1_wb_cyc_o
m1_in_progress	s2_wb_stb_o
m1_in_progress	s1_wb_stb_o
m1_in_progress	s2_wb_cyc_o
m1_in_progress	s2_wb_sel_o
m1_in_progress	m1_in_progress
m1_in_progress	m1_wb_dat_o
m1_in_progress	s2_wb_adr_o
m1_in_progress	s1_wb_adr_o
m1_in_progress	s2_wb_we_o
m1_in_progress	s1_wb_we_o
m1_in_progress	s2_wb_dat_o
m1_in_progress	m1_wb_err_o
m1_in_progress	m2_in_progress
m1_in_progress	s1_wb_sel_o
m1_in_progress	m1_wb_ack_o
m2_wb_cyc_i	m2_wb_err_o
m2_wb_cyc_i	m2_req
s1_wb_err_i	cnt
s1_wb_err_i	m2_wb_err_o
s1_wb_err_i	m1_wb_err_o
s1_wb_ack_i	m2_wb_ack_o
s1_wb_ack_i	cnt
s1_wb_ack_i	m1_wb_ack_o
cnt	cnt
s1_wb_cyc_o	cnt
wb_rst_i	cnt
wb_rst_i	s1_wb_cyc_o
wb_rst_i	s2_wb_stb_o
wb_rst_i	s1_wb_stb_o
wb_rst_i	s2_wb_cyc_o
wb_rst_i	s2_wb_sel_o
wb_rst_i	m1_in_progress
wb_rst_i	s2_wb_adr_o
wb_rst_i	s2_wb_we_o
wb_rst_i	s1_wb_we_o
wb_rst_i	s2_wb_dat_o
wb_rst_i	s1_wb_dat_o
wb_rst_i	s1_wb_adr_o
wb_rst_i	s1_wb_sel_o
wb_rst_i	m2_in_progress
s2_wb_cyc_o	cnt
s2_wb_ack_i	m2_wb_ack_o
s2_wb_ack_i	cnt
s2_wb_ack_i	m1_wb_ack_o
m2_req	s1_wb_dat_o
m2_req	s1_wb_cyc_o
m2_req	s2_wb_stb_o
m2_req	s1_wb_stb_o
m2_req	s2_wb_cyc_o
m2_req	s2_wb_sel_o
m2_req	m1_in_progress
m2_req	s2_wb_adr_o
m2_req	s2_wb_we_o
m2_req	s1_wb_we_o
m2_req	s2_wb_dat_o
m2_req	s1_wb_adr_o
m2_req	s1_wb_sel_o
m2_req	m2_in_progress
m1_wb_dat_i	s1_wb_dat_o
m1_wb_dat_i	s2_wb_dat_o
m2_addressed_s1	m2_wb_ack_o
m2_addressed_s1	s1_wb_dat_o
m2_addressed_s1	s1_wb_cyc_o
m2_addressed_s1	s2_wb_stb_o
m2_addressed_s1	s1_wb_stb_o
m2_addressed_s1	s2_wb_cyc_o
m2_addressed_s1	s2_wb_we_o
m2_addressed_s1	s2_wb_adr_o
m2_addressed_s1	m2_req
m2_addressed_s1	s2_wb_sel_o
m2_addressed_s1	s1_wb_we_o
m2_addressed_s1	s2_wb_dat_o
m2_addressed_s1	m2_wb_err_o
m2_addressed_s1	s1_wb_adr_o
m2_addressed_s1	m2_wb_dat_o
m2_addressed_s1	s1_wb_sel_o
m2_addressed_s2	m2_wb_ack_o
m2_addressed_s2	s2_wb_stb_o
m2_addressed_s2	s2_wb_dat_o
m2_addressed_s2	s2_wb_cyc_o
m2_addressed_s2	s2_wb_we_o
m2_addressed_s2	s2_wb_adr_o
m2_addressed_s2	m2_req
m2_addressed_s2	s2_wb_sel_o
m2_addressed_s2	m2_wb_err_o
m2_addressed_s2	m2_wb_dat_o
m1_wb_err_o	m_wb_access_finished
m1_wb_sel_i	s2_wb_sel_o
m1_wb_sel_i	s1_wb_sel_o
m2_wb_adr_i	s2_wb_adr_o
m2_wb_adr_i	s1_wb_adr_o
m2_wb_adr_i	m2_addressed_s1
m2_wb_adr_i	m2_addressed_s2
m1_wb_stb_i	m1_req
m1_wb_stb_i	m1_wb_err_o
m1_addressed_s1	s1_wb_dat_o
m1_addressed_s1	s1_wb_cyc_o
m1_addressed_s1	s2_wb_stb_o
m1_addressed_s1	s1_wb_stb_o
m1_addressed_s1	s2_wb_cyc_o
m1_addressed_s1	s2_wb_we_o
m1_addressed_s1	m1_req
m1_addressed_s1	s2_wb_adr_o
m1_addressed_s1	m1_wb_err_o
m1_addressed_s1	s1_wb_adr_o
m1_addressed_s1	s2_wb_sel_o
m1_addressed_s1	s1_wb_we_o
m1_addressed_s1	s2_wb_dat_o
m1_addressed_s1	m1_wb_dat_o
m1_addressed_s1	s1_wb_sel_o
m1_addressed_s1	m1_wb_ack_o
m1_addressed_s2	m1_wb_dat_o
m1_addressed_s2	s2_wb_stb_o
m1_addressed_s2	m1_wb_ack_o
m1_addressed_s2	s2_wb_cyc_o
m1_addressed_s2	s2_wb_we_o
m1_addressed_s2	m1_req
m1_addressed_s2	s2_wb_adr_o
m1_addressed_s2	s2_wb_sel_o
m1_addressed_s2	s2_wb_dat_o
m1_addressed_s2	m1_wb_err_o
m1_wb_ack_o	m_wb_access_finished
m1_wb_we_i	s2_wb_we_o
m1_wb_we_i	s1_wb_we_o
m1_req	s1_wb_dat_o
m1_req	s1_wb_cyc_o
m1_req	s2_wb_stb_o
m1_req	s1_wb_stb_o
m1_req	s2_wb_cyc_o
m1_req	s2_wb_sel_o
m1_req	m1_in_progress
m1_req	s2_wb_adr_o
m1_req	s2_wb_we_o
m1_req	s1_wb_we_o
m1_req	s2_wb_dat_o
m1_req	s1_wb_adr_o
m1_req	s1_wb_sel_o
m1_req	m2_in_progress
s1_wb_dat_i	m2_wb_dat_o
s1_wb_dat_i	m1_wb_dat_o
m2_wb_dat_i	s1_wb_dat_o
m2_wb_dat_i	s2_wb_dat_o
m2_in_progress	m2_wb_ack_o
m2_in_progress	s1_wb_dat_o
m2_in_progress	s1_wb_cyc_o
m2_in_progress	s2_wb_stb_o
m2_in_progress	s1_wb_stb_o
m2_in_progress	s2_wb_cyc_o
m2_in_progress	s2_wb_sel_o
m2_in_progress	m1_in_progress
m2_in_progress	s2_wb_adr_o
m2_in_progress	m2_wb_err_o
m2_in_progress	s2_wb_we_o
m2_in_progress	s1_wb_we_o
m2_in_progress	s2_wb_dat_o
m2_in_progress	s1_wb_adr_o
m2_in_progress	m2_wb_dat_o
m2_in_progress	s1_wb_sel_o
m2_in_progress	m2_in_progress
s2_wb_dat_i	m2_wb_dat_o
s2_wb_dat_i	m1_wb_dat_o
m2_wb_sel_i	s2_wb_sel_o
m2_wb_sel_i	s1_wb_sel_o
s2_wb_err_i	cnt
s2_wb_err_i	m2_wb_err_o
s2_wb_err_i	m1_wb_err_o
m2_wb_stb_i	m2_wb_err_o
m2_wb_stb_i	m2_req
m2_wb_we_i	s2_wb_we_o
m2_wb_we_i	s1_wb_we_o
m_wb_access_finished	s1_wb_dat_o
m_wb_access_finished	s1_wb_cyc_o
m_wb_access_finished	s2_wb_stb_o
m_wb_access_finished	s1_wb_stb_o
m_wb_access_finished	s2_wb_cyc_o
m_wb_access_finished	s2_wb_sel_o
m_wb_access_finished	m1_in_progress
m_wb_access_finished	s2_wb_adr_o
m_wb_access_finished	s2_wb_we_o
m_wb_access_finished	s1_wb_we_o
m_wb_access_finished	s2_wb_dat_o
m_wb_access_finished	s1_wb_adr_o
m_wb_access_finished	s1_wb_sel_o
m_wb_access_finished	m2_in_progress
m2_wb_err_o	m_wb_access_finished
m2_wb_ack_o	m_wb_access_finished
MEMORY_WIDTH	m1_addressed_s2
MEMORY_WIDTH	m2_addressed_s2
m1_wb_cyc_i	m1_req
m1_wb_cyc_i	m1_wb_err_o