<stg><name>subconv_1x1_4_p</name>


<trans_list>

<trans id="2136" from="1" to="2">
<condition id="1282">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2178" from="2" to="5">
<condition id="1340">
<or_exp><and_exp><literal name="exitcond_flatten7" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2179" from="2" to="3">
<condition id="1343">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2176" from="3" to="4">
<condition id="1341">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2177" from="4" to="2">
<condition id="1342">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2143" from="5" to="6">
<condition id="1292">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2144" from="6" to="7">
<condition id="1294">
<or_exp><and_exp><literal name="exitcond18" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2155" from="6" to="15">
<condition id="1311">
<or_exp><and_exp><literal name="exitcond18" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2145" from="7" to="8">
<condition id="1296">
<or_exp><and_exp><literal name="exitcond20" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2154" from="7" to="6">
<condition id="1309">
<or_exp><and_exp><literal name="exitcond20" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2146" from="8" to="9">
<condition id="1298">
<or_exp><and_exp><literal name="exitcond22" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2153" from="8" to="7">
<condition id="1307">
<or_exp><and_exp><literal name="exitcond22" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2147" from="9" to="10">
<condition id="1299">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2148" from="10" to="11">
<condition id="1300">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2149" from="11" to="12">
<condition id="1301">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2150" from="12" to="13">
<condition id="1302">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2151" from="13" to="14">
<condition id="1303">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2152" from="14" to="8">
<condition id="1305">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2156" from="15" to="16">
<condition id="1313">
<or_exp><and_exp><literal name="exitcond19" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2167" from="15" to="24">
<condition id="1330">
<or_exp><and_exp><literal name="exitcond19" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2157" from="16" to="17">
<condition id="1315">
<or_exp><and_exp><literal name="exitcond21" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2166" from="16" to="15">
<condition id="1328">
<or_exp><and_exp><literal name="exitcond21" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2158" from="17" to="18">
<condition id="1317">
<or_exp><and_exp><literal name="exitcond24" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2165" from="17" to="16">
<condition id="1326">
<or_exp><and_exp><literal name="exitcond24" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2159" from="18" to="19">
<condition id="1318">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2160" from="19" to="20">
<condition id="1319">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2161" from="20" to="21">
<condition id="1320">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2162" from="21" to="22">
<condition id="1321">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2163" from="22" to="23">
<condition id="1322">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2164" from="23" to="17">
<condition id="1324">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2184" from="24" to="28">
<condition id="1344">
<or_exp><and_exp><literal name="exitcond_flatten9" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2185" from="24" to="25">
<condition id="1348">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2181" from="25" to="26">
<condition id="1345">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2182" from="26" to="27">
<condition id="1346">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2183" from="27" to="24">
<condition id="1347">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="848">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %.preheader57

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
.preheader57:0  %indvar_flatten7 = phi i11 [ 0, %0 ], [ %indvar_flatten_next7, %1 ]

]]></Node>
<StgValue><ssdm name="indvar_flatten7"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
.preheader57:1  %co = phi i7 [ 0, %0 ], [ %co_cast_mid2_v, %1 ]

]]></Node>
<StgValue><ssdm name="co"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
.preheader57:2  %indvar_flatten = phi i6 [ 0, %0 ], [ %indvar_flatten_next, %1 ]

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader57:3  %h = phi i3 [ 1, %0 ], [ %h_cast_mid2, %1 ]

]]></Node>
<StgValue><ssdm name="h"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader57:4  %w = phi i3 [ 1, %0 ], [ %w_18, %1 ]

]]></Node>
<StgValue><ssdm name="w"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader57:5  %exitcond_flatten7 = icmp eq i11 %indvar_flatten7, -512

]]></Node>
<StgValue><ssdm name="exitcond_flatten7"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader57:6  %indvar_flatten_next7 = add i11 %indvar_flatten7, 1

]]></Node>
<StgValue><ssdm name="indvar_flatten_next7"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader57:7  br i1 %exitcond_flatten7, label %.preheader56.preheader, label %.preheader58.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader58.preheader:2  %exitcond_flatten = icmp eq i6 %indvar_flatten, 16

]]></Node>
<StgValue><ssdm name="exitcond_flatten"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader58.preheader:117  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str26)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="849">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="619" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:2  %indvar_flatten_op = add i6 %indvar_flatten, 1

]]></Node>
<StgValue><ssdm name="indvar_flatten_op"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="849">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="620" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
:3  %indvar_flatten_next = select i1 %exitcond_flatten, i6 1, i6 %indvar_flatten_op

]]></Node>
<StgValue><ssdm name="indvar_flatten_next"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="42" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1349">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
<literal name="exitcond_flatten" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader58.preheader:0  %co_13 = add i7 %co, 1

]]></Node>
<StgValue><ssdm name="co_13"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader58.preheader:3  %h_mid = select i1 %exitcond_flatten, i3 1, i3 %h

]]></Node>
<StgValue><ssdm name="h_mid"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
.preheader58.preheader:4  %co_cast_mid2_v = select i1 %exitcond_flatten, i7 %co_13, i7 %co

]]></Node>
<StgValue><ssdm name="co_cast_mid2_v"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="32" op_0_bw="7">
<![CDATA[
.preheader58.preheader:5  %co_cast_mid2 = zext i7 %co_cast_mid2_v to i32

]]></Node>
<StgValue><ssdm name="co_cast_mid2"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader58.preheader:6  %not_exitcond_flatten = xor i1 %exitcond_flatten, true

]]></Node>
<StgValue><ssdm name="not_exitcond_flatten"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader58.preheader:7  %exitcond = icmp eq i3 %w, -3

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader58.preheader:8  %exitcond31_mid = and i1 %exitcond, %not_exitcond_flatten

]]></Node>
<StgValue><ssdm name="exitcond31_mid"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader58.preheader:9  %h_17 = add i3 %h_mid, 1

]]></Node>
<StgValue><ssdm name="h_17"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader58.preheader:10  %tmp_s = or i1 %exitcond31_mid, %exitcond_flatten

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader58.preheader:11  %w_mid2 = select i1 %tmp_s, i3 1, i3 %w

]]></Node>
<StgValue><ssdm name="w_mid2"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader58.preheader:12  %h_cast_mid2 = select i1 %exitcond31_mid, i3 %h_17, i3 %h_mid

]]></Node>
<StgValue><ssdm name="h_cast_mid2"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader58.preheader:119  %bias_V_addr = getelementptr [96 x i8]* %bias_V, i32 0, i32 %co_cast_mid2

]]></Node>
<StgValue><ssdm name="bias_V_addr"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="8" op_0_bw="7">
<![CDATA[
.preheader58.preheader:120  %bias_V_load = load i8* %bias_V_addr, align 1

]]></Node>
<StgValue><ssdm name="bias_V_load"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="0" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0" op_4_bw="7" op_5_bw="0" op_6_bw="7" op_7_bw="0" op_8_bw="7" op_9_bw="0" op_10_bw="7" op_11_bw="0" op_12_bw="7" op_13_bw="0" op_14_bw="7" op_15_bw="0" op_16_bw="7" op_17_bw="0" op_18_bw="7" op_19_bw="0" op_20_bw="7" op_21_bw="0" op_22_bw="7" op_23_bw="0" op_24_bw="7" op_25_bw="0" op_26_bw="7" op_27_bw="0" op_28_bw="7" op_29_bw="0" op_30_bw="7" op_31_bw="0" op_32_bw="7" op_33_bw="0" op_34_bw="7" op_35_bw="0" op_36_bw="7" op_37_bw="0" op_38_bw="7" op_39_bw="0" op_40_bw="7" op_41_bw="0" op_42_bw="7" op_43_bw="0" op_44_bw="7" op_45_bw="0" op_46_bw="7" op_47_bw="0" op_48_bw="7" op_49_bw="0" op_50_bw="7" op_51_bw="0" op_52_bw="7" op_53_bw="0" op_54_bw="7" op_55_bw="0" op_56_bw="7" op_57_bw="0" op_58_bw="7" op_59_bw="0" op_60_bw="7" op_61_bw="0" op_62_bw="7" op_63_bw="0" op_64_bw="7" op_65_bw="0" op_66_bw="7" op_67_bw="0" op_68_bw="7" op_69_bw="0" op_70_bw="7" op_71_bw="0" op_72_bw="7" op_73_bw="0" op_74_bw="7" op_75_bw="0" op_76_bw="7" op_77_bw="0" op_78_bw="7" op_79_bw="0" op_80_bw="7" op_81_bw="0" op_82_bw="7" op_83_bw="0" op_84_bw="7" op_85_bw="0" op_86_bw="7" op_87_bw="0" op_88_bw="7" op_89_bw="0" op_90_bw="7" op_91_bw="0" op_92_bw="7" op_93_bw="0" op_94_bw="7" op_95_bw="0" op_96_bw="7" op_97_bw="0" op_98_bw="7" op_99_bw="0" op_100_bw="7" op_101_bw="0" op_102_bw="7" op_103_bw="0" op_104_bw="7" op_105_bw="0" op_106_bw="7" op_107_bw="0" op_108_bw="7" op_109_bw="0" op_110_bw="7" op_111_bw="0" op_112_bw="7" op_113_bw="0" op_114_bw="7" op_115_bw="0" op_116_bw="7" op_117_bw="0" op_118_bw="7" op_119_bw="0" op_120_bw="7" op_121_bw="0" op_122_bw="7" op_123_bw="0" op_124_bw="7" op_125_bw="0" op_126_bw="7" op_127_bw="0" op_128_bw="7" op_129_bw="0" op_130_bw="7" op_131_bw="0" op_132_bw="7" op_133_bw="0" op_134_bw="7" op_135_bw="0" op_136_bw="7" op_137_bw="0" op_138_bw="7" op_139_bw="0" op_140_bw="7" op_141_bw="0" op_142_bw="7" op_143_bw="0" op_144_bw="7" op_145_bw="0" op_146_bw="7" op_147_bw="0" op_148_bw="7" op_149_bw="0" op_150_bw="7" op_151_bw="0" op_152_bw="7" op_153_bw="0" op_154_bw="7" op_155_bw="0" op_156_bw="7" op_157_bw="0" op_158_bw="7" op_159_bw="0" op_160_bw="7" op_161_bw="0" op_162_bw="7" op_163_bw="0" op_164_bw="7" op_165_bw="0" op_166_bw="7" op_167_bw="0" op_168_bw="7" op_169_bw="0" op_170_bw="7" op_171_bw="0" op_172_bw="7" op_173_bw="0" op_174_bw="7" op_175_bw="0" op_176_bw="7" op_177_bw="0" op_178_bw="7" op_179_bw="0" op_180_bw="7" op_181_bw="0" op_182_bw="7" op_183_bw="0" op_184_bw="7" op_185_bw="0" op_186_bw="7" op_187_bw="0" op_188_bw="7" op_189_bw="0" op_190_bw="7" op_191_bw="0">
<![CDATA[
.preheader58.preheader:121  switch i7 %co_cast_mid2_v, label %branch191 [
    i7 0, label %branch96
    i7 1, label %branch97
    i7 2, label %branch98
    i7 3, label %branch99
    i7 4, label %branch100
    i7 5, label %branch101
    i7 6, label %branch102
    i7 7, label %branch103
    i7 8, label %branch104
    i7 9, label %branch105
    i7 10, label %branch106
    i7 11, label %branch107
    i7 12, label %branch108
    i7 13, label %branch109
    i7 14, label %branch110
    i7 15, label %branch111
    i7 16, label %branch112
    i7 17, label %branch113
    i7 18, label %branch114
    i7 19, label %branch115
    i7 20, label %branch116
    i7 21, label %branch117
    i7 22, label %branch118
    i7 23, label %branch119
    i7 24, label %branch120
    i7 25, label %branch121
    i7 26, label %branch122
    i7 27, label %branch123
    i7 28, label %branch124
    i7 29, label %branch125
    i7 30, label %branch126
    i7 31, label %branch127
    i7 32, label %branch128
    i7 33, label %branch129
    i7 34, label %branch130
    i7 35, label %branch131
    i7 36, label %branch132
    i7 37, label %branch133
    i7 38, label %branch134
    i7 39, label %branch135
    i7 40, label %branch136
    i7 41, label %branch137
    i7 42, label %branch138
    i7 43, label %branch139
    i7 44, label %branch140
    i7 45, label %branch141
    i7 46, label %branch142
    i7 47, label %branch143
    i7 48, label %branch144
    i7 49, label %branch145
    i7 50, label %branch146
    i7 51, label %branch147
    i7 52, label %branch148
    i7 53, label %branch149
    i7 54, label %branch150
    i7 55, label %branch151
    i7 56, label %branch152
    i7 57, label %branch153
    i7 58, label %branch154
    i7 59, label %branch155
    i7 60, label %branch156
    i7 61, label %branch157
    i7 62, label %branch158
    i7 63, label %branch159
    i7 -64, label %branch160
    i7 -63, label %branch161
    i7 -62, label %branch162
    i7 -61, label %branch163
    i7 -60, label %branch164
    i7 -59, label %branch165
    i7 -58, label %branch166
    i7 -57, label %branch167
    i7 -56, label %branch168
    i7 -55, label %branch169
    i7 -54, label %branch170
    i7 -53, label %branch171
    i7 -52, label %branch172
    i7 -51, label %branch173
    i7 -50, label %branch174
    i7 -49, label %branch175
    i7 -48, label %branch176
    i7 -47, label %branch177
    i7 -46, label %branch178
    i7 -45, label %branch179
    i7 -44, label %branch180
    i7 -43, label %branch181
    i7 -42, label %branch182
    i7 -41, label %branch183
    i7 -40, label %branch184
    i7 -39, label %branch185
    i7 -38, label %branch186
    i7 -37, label %branch187
    i7 -36, label %branch188
    i7 -35, label %branch189
    i7 -34, label %branch190
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="849">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="617" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:0  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str26, i32 %tmp)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="849">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:1  %w_18 = add i3 %w_mid2, 1

]]></Node>
<StgValue><ssdm name="w_18"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="849">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="621" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %.preheader57

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="59" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader58.preheader:1  %empty_74 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1536, i64 1536, i64 1536)

]]></Node>
<StgValue><ssdm name="empty_74"/></StgValue>
</operation>

<operation id="60" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader58.preheader:13  %tmp_266 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %h_cast_mid2, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_266"/></StgValue>
</operation>

<operation id="61" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="7" op_0_bw="6">
<![CDATA[
.preheader58.preheader:14  %p_shl_cast = zext i6 %tmp_266 to i7

]]></Node>
<StgValue><ssdm name="p_shl_cast"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="4" op_0_bw="4" op_1_bw="3" op_2_bw="1">
<![CDATA[
.preheader58.preheader:15  %tmp_267 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %h_cast_mid2, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_267"/></StgValue>
</operation>

<operation id="63" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="7" op_0_bw="4">
<![CDATA[
.preheader58.preheader:16  %p_shl1_cast = zext i4 %tmp_267 to i7

]]></Node>
<StgValue><ssdm name="p_shl1_cast"/></StgValue>
</operation>

<operation id="64" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader58.preheader:17  %tmp_218 = sub i7 %p_shl_cast, %p_shl1_cast

]]></Node>
<StgValue><ssdm name="tmp_218"/></StgValue>
</operation>

<operation id="65" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="7" op_0_bw="3">
<![CDATA[
.preheader58.preheader:18  %w_cast_cast = zext i3 %w_mid2 to i7

]]></Node>
<StgValue><ssdm name="w_cast_cast"/></StgValue>
</operation>

<operation id="66" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader58.preheader:19  %tmp_219 = add i7 %w_cast_cast, %tmp_218

]]></Node>
<StgValue><ssdm name="tmp_219"/></StgValue>
</operation>

<operation id="67" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="7">
<![CDATA[
.preheader58.preheader:20  %tmp_271_cast = zext i7 %tmp_219 to i32

]]></Node>
<StgValue><ssdm name="tmp_271_cast"/></StgValue>
</operation>

<operation id="68" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader58.preheader:21  %buffer1_1_96_4x4_p_V = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_95, i32 0, i32 %tmp_271_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader58.preheader:22  %buffer1_1_96_4x4_p_V_192 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_93, i32 0, i32 %tmp_271_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_192"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader58.preheader:23  %buffer1_1_96_4x4_p_V_193 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_90, i32 0, i32 %tmp_271_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_193"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader58.preheader:24  %buffer1_1_96_4x4_p_V_194 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_83, i32 0, i32 %tmp_271_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_194"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader58.preheader:25  %buffer1_1_96_4x4_p_V_195 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_86, i32 0, i32 %tmp_271_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_195"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader58.preheader:26  %buffer1_1_96_4x4_p_V_196 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_88, i32 0, i32 %tmp_271_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_196"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader58.preheader:27  %buffer1_1_96_4x4_p_V_197 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_9, i32 0, i32 %tmp_271_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_197"/></StgValue>
</operation>

<operation id="75" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader58.preheader:28  %buffer1_1_96_4x4_p_V_198 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_89, i32 0, i32 %tmp_271_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_198"/></StgValue>
</operation>

<operation id="76" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader58.preheader:29  %buffer1_1_96_4x4_p_V_199 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_91, i32 0, i32 %tmp_271_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_199"/></StgValue>
</operation>

<operation id="77" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader58.preheader:30  %buffer1_1_96_4x4_p_V_200 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_87, i32 0, i32 %tmp_271_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_200"/></StgValue>
</operation>

<operation id="78" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader58.preheader:31  %buffer1_1_96_4x4_p_V_201 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_84, i32 0, i32 %tmp_271_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_201"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader58.preheader:32  %buffer1_1_96_4x4_p_V_202 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_92, i32 0, i32 %tmp_271_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_202"/></StgValue>
</operation>

<operation id="80" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader58.preheader:33  %buffer1_1_96_4x4_p_V_203 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_85, i32 0, i32 %tmp_271_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_203"/></StgValue>
</operation>

<operation id="81" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader58.preheader:34  %buffer1_1_96_4x4_p_V_204 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_13, i32 0, i32 %tmp_271_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_204"/></StgValue>
</operation>

<operation id="82" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader58.preheader:35  %buffer1_1_96_4x4_p_V_205 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_18, i32 0, i32 %tmp_271_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_205"/></StgValue>
</operation>

<operation id="83" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader58.preheader:36  %buffer1_1_96_4x4_p_V_206 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_17, i32 0, i32 %tmp_271_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_206"/></StgValue>
</operation>

<operation id="84" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader58.preheader:37  %buffer1_1_96_4x4_p_V_207 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_16, i32 0, i32 %tmp_271_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_207"/></StgValue>
</operation>

<operation id="85" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader58.preheader:38  %buffer1_1_96_4x4_p_V_208 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_28, i32 0, i32 %tmp_271_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_208"/></StgValue>
</operation>

<operation id="86" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader58.preheader:39  %buffer1_1_96_4x4_p_V_209 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_2, i32 0, i32 %tmp_271_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_209"/></StgValue>
</operation>

<operation id="87" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader58.preheader:40  %buffer1_1_96_4x4_p_V_210 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_30, i32 0, i32 %tmp_271_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_210"/></StgValue>
</operation>

<operation id="88" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader58.preheader:41  %buffer1_1_96_4x4_p_V_211 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_19, i32 0, i32 %tmp_271_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_211"/></StgValue>
</operation>

<operation id="89" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader58.preheader:42  %buffer1_1_96_4x4_p_V_212 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_1, i32 0, i32 %tmp_271_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_212"/></StgValue>
</operation>

<operation id="90" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader58.preheader:43  %buffer1_1_96_4x4_p_V_213 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_20, i32 0, i32 %tmp_271_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_213"/></StgValue>
</operation>

<operation id="91" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader58.preheader:44  %buffer1_1_96_4x4_p_V_214 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_21, i32 0, i32 %tmp_271_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_214"/></StgValue>
</operation>

<operation id="92" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader58.preheader:45  %buffer1_1_96_4x4_p_V_215 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_96, i32 0, i32 %tmp_271_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_215"/></StgValue>
</operation>

<operation id="93" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader58.preheader:46  %buffer1_1_96_4x4_p_V_216 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_10, i32 0, i32 %tmp_271_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_216"/></StgValue>
</operation>

<operation id="94" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader58.preheader:47  %buffer1_1_96_4x4_p_V_217 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_11, i32 0, i32 %tmp_271_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_217"/></StgValue>
</operation>

<operation id="95" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader58.preheader:48  %buffer1_1_96_4x4_p_V_218 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_12, i32 0, i32 %tmp_271_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_218"/></StgValue>
</operation>

<operation id="96" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader58.preheader:49  %buffer1_1_96_4x4_p_V_219 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_42, i32 0, i32 %tmp_271_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_219"/></StgValue>
</operation>

<operation id="97" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader58.preheader:50  %buffer1_1_96_4x4_p_V_220 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_40, i32 0, i32 %tmp_271_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_220"/></StgValue>
</operation>

<operation id="98" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader58.preheader:51  %buffer1_1_96_4x4_p_V_221 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_22, i32 0, i32 %tmp_271_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_221"/></StgValue>
</operation>

<operation id="99" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader58.preheader:52  %buffer1_1_96_4x4_p_V_222 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_23, i32 0, i32 %tmp_271_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_222"/></StgValue>
</operation>

<operation id="100" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader58.preheader:53  %buffer1_1_96_4x4_p_V_223 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_3, i32 0, i32 %tmp_271_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_223"/></StgValue>
</operation>

<operation id="101" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader58.preheader:54  %buffer1_1_96_4x4_p_V_224 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_14, i32 0, i32 %tmp_271_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_224"/></StgValue>
</operation>

<operation id="102" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader58.preheader:55  %buffer1_1_96_4x4_p_V_225 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_15, i32 0, i32 %tmp_271_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_225"/></StgValue>
</operation>

<operation id="103" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader58.preheader:56  %buffer1_1_96_4x4_p_V_226 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_29, i32 0, i32 %tmp_271_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_226"/></StgValue>
</operation>

<operation id="104" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader58.preheader:57  %buffer1_1_96_4x4_p_V_227 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_25, i32 0, i32 %tmp_271_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_227"/></StgValue>
</operation>

<operation id="105" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader58.preheader:58  %buffer1_1_96_4x4_p_V_228 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_24, i32 0, i32 %tmp_271_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_228"/></StgValue>
</operation>

<operation id="106" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader58.preheader:59  %buffer1_1_96_4x4_p_V_229 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_26, i32 0, i32 %tmp_271_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_229"/></StgValue>
</operation>

<operation id="107" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader58.preheader:60  %buffer1_1_96_4x4_p_V_230 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_27, i32 0, i32 %tmp_271_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_230"/></StgValue>
</operation>

<operation id="108" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader58.preheader:61  %buffer1_1_96_4x4_p_V_231 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_35, i32 0, i32 %tmp_271_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_231"/></StgValue>
</operation>

<operation id="109" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader58.preheader:62  %buffer1_1_96_4x4_p_V_232 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_49, i32 0, i32 %tmp_271_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_232"/></StgValue>
</operation>

<operation id="110" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader58.preheader:63  %buffer1_1_96_4x4_p_V_233 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_4, i32 0, i32 %tmp_271_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_233"/></StgValue>
</operation>

<operation id="111" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader58.preheader:64  %buffer1_1_96_4x4_p_V_234 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_39, i32 0, i32 %tmp_271_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_234"/></StgValue>
</operation>

<operation id="112" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader58.preheader:65  %buffer1_1_96_4x4_p_V_235 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_45, i32 0, i32 %tmp_271_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_235"/></StgValue>
</operation>

<operation id="113" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader58.preheader:66  %buffer1_1_96_4x4_p_V_236 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_34, i32 0, i32 %tmp_271_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_236"/></StgValue>
</operation>

<operation id="114" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader58.preheader:67  %buffer1_1_96_4x4_p_V_237 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_32, i32 0, i32 %tmp_271_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_237"/></StgValue>
</operation>

<operation id="115" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader58.preheader:68  %buffer1_1_96_4x4_p_V_238 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_41, i32 0, i32 %tmp_271_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_238"/></StgValue>
</operation>

<operation id="116" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader58.preheader:69  %buffer1_1_96_4x4_p_V_239 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_43, i32 0, i32 %tmp_271_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_239"/></StgValue>
</operation>

<operation id="117" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader58.preheader:70  %buffer1_1_96_4x4_p_V_240 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_48, i32 0, i32 %tmp_271_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_240"/></StgValue>
</operation>

<operation id="118" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader58.preheader:71  %buffer1_1_96_4x4_p_V_241 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_46, i32 0, i32 %tmp_271_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_241"/></StgValue>
</operation>

<operation id="119" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader58.preheader:72  %buffer1_1_96_4x4_p_V_242 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_44, i32 0, i32 %tmp_271_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_242"/></StgValue>
</operation>

<operation id="120" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader58.preheader:73  %buffer1_1_96_4x4_p_V_243 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_36, i32 0, i32 %tmp_271_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_243"/></StgValue>
</operation>

<operation id="121" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader58.preheader:74  %buffer1_1_96_4x4_p_V_244 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_38, i32 0, i32 %tmp_271_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_244"/></StgValue>
</operation>

<operation id="122" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader58.preheader:75  %buffer1_1_96_4x4_p_V_245 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_37, i32 0, i32 %tmp_271_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_245"/></StgValue>
</operation>

<operation id="123" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader58.preheader:76  %buffer1_1_96_4x4_p_V_246 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_6, i32 0, i32 %tmp_271_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_246"/></StgValue>
</operation>

<operation id="124" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader58.preheader:77  %buffer1_1_96_4x4_p_V_247 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_50, i32 0, i32 %tmp_271_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_247"/></StgValue>
</operation>

<operation id="125" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader58.preheader:78  %buffer1_1_96_4x4_p_V_248 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_5, i32 0, i32 %tmp_271_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_248"/></StgValue>
</operation>

<operation id="126" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader58.preheader:79  %buffer1_1_96_4x4_p_V_249 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_57, i32 0, i32 %tmp_271_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_249"/></StgValue>
</operation>

<operation id="127" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader58.preheader:80  %buffer1_1_96_4x4_p_V_250 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_58, i32 0, i32 %tmp_271_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_250"/></StgValue>
</operation>

<operation id="128" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader58.preheader:81  %buffer1_1_96_4x4_p_V_251 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_52, i32 0, i32 %tmp_271_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_251"/></StgValue>
</operation>

<operation id="129" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader58.preheader:82  %buffer1_1_96_4x4_p_V_252 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_56, i32 0, i32 %tmp_271_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_252"/></StgValue>
</operation>

<operation id="130" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader58.preheader:83  %buffer1_1_96_4x4_p_V_253 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_59, i32 0, i32 %tmp_271_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_253"/></StgValue>
</operation>

<operation id="131" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader58.preheader:84  %buffer1_1_96_4x4_p_V_254 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_54, i32 0, i32 %tmp_271_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_254"/></StgValue>
</operation>

<operation id="132" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader58.preheader:85  %buffer1_1_96_4x4_p_V_255 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_53, i32 0, i32 %tmp_271_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_255"/></StgValue>
</operation>

<operation id="133" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader58.preheader:86  %buffer1_1_96_4x4_p_V_256 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_55, i32 0, i32 %tmp_271_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_256"/></StgValue>
</operation>

<operation id="134" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader58.preheader:87  %buffer1_1_96_4x4_p_V_257 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_69, i32 0, i32 %tmp_271_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_257"/></StgValue>
</operation>

<operation id="135" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader58.preheader:88  %buffer1_1_96_4x4_p_V_258 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_70, i32 0, i32 %tmp_271_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_258"/></StgValue>
</operation>

<operation id="136" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader58.preheader:89  %buffer1_1_96_4x4_p_V_259 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_7, i32 0, i32 %tmp_271_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_259"/></StgValue>
</operation>

<operation id="137" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader58.preheader:90  %buffer1_1_96_4x4_p_V_260 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_68, i32 0, i32 %tmp_271_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_260"/></StgValue>
</operation>

<operation id="138" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader58.preheader:91  %buffer1_1_96_4x4_p_V_261 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_77, i32 0, i32 %tmp_271_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_261"/></StgValue>
</operation>

<operation id="139" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader58.preheader:92  %buffer1_1_96_4x4_p_V_262 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_75, i32 0, i32 %tmp_271_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_262"/></StgValue>
</operation>

<operation id="140" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader58.preheader:93  %buffer1_1_96_4x4_p_V_263 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_76, i32 0, i32 %tmp_271_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_263"/></StgValue>
</operation>

<operation id="141" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader58.preheader:94  %buffer1_1_96_4x4_p_V_264 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_78, i32 0, i32 %tmp_271_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_264"/></StgValue>
</operation>

<operation id="142" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader58.preheader:95  %buffer1_1_96_4x4_p_V_265 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_73, i32 0, i32 %tmp_271_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_265"/></StgValue>
</operation>

<operation id="143" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader58.preheader:96  %buffer1_1_96_4x4_p_V_266 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_74, i32 0, i32 %tmp_271_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_266"/></StgValue>
</operation>

<operation id="144" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader58.preheader:97  %buffer1_1_96_4x4_p_V_267 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_71, i32 0, i32 %tmp_271_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_267"/></StgValue>
</operation>

<operation id="145" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader58.preheader:98  %buffer1_1_96_4x4_p_V_268 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_72, i32 0, i32 %tmp_271_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_268"/></StgValue>
</operation>

<operation id="146" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader58.preheader:99  %buffer1_1_96_4x4_p_V_269 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_31, i32 0, i32 %tmp_271_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_269"/></StgValue>
</operation>

<operation id="147" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader58.preheader:100  %buffer1_1_96_4x4_p_V_270 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_33, i32 0, i32 %tmp_271_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_270"/></StgValue>
</operation>

<operation id="148" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader58.preheader:101  %buffer1_1_96_4x4_p_V_271 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_47, i32 0, i32 %tmp_271_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_271"/></StgValue>
</operation>

<operation id="149" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader58.preheader:102  %buffer1_1_96_4x4_p_V_272 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_51, i32 0, i32 %tmp_271_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_272"/></StgValue>
</operation>

<operation id="150" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader58.preheader:103  %buffer1_1_96_4x4_p_V_273 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_67, i32 0, i32 %tmp_271_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_273"/></StgValue>
</operation>

<operation id="151" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader58.preheader:104  %buffer1_1_96_4x4_p_V_274 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_64, i32 0, i32 %tmp_271_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_274"/></StgValue>
</operation>

<operation id="152" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader58.preheader:105  %buffer1_1_96_4x4_p_V_275 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_65, i32 0, i32 %tmp_271_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_275"/></StgValue>
</operation>

<operation id="153" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader58.preheader:106  %buffer1_1_96_4x4_p_V_276 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_66, i32 0, i32 %tmp_271_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_276"/></StgValue>
</operation>

<operation id="154" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader58.preheader:107  %buffer1_1_96_4x4_p_V_277 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_61, i32 0, i32 %tmp_271_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_277"/></StgValue>
</operation>

<operation id="155" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader58.preheader:108  %buffer1_1_96_4x4_p_V_278 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_62, i32 0, i32 %tmp_271_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_278"/></StgValue>
</operation>

<operation id="156" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader58.preheader:109  %buffer1_1_96_4x4_p_V_279 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_94, i32 0, i32 %tmp_271_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_279"/></StgValue>
</operation>

<operation id="157" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader58.preheader:110  %buffer1_1_96_4x4_p_V_280 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_82, i32 0, i32 %tmp_271_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_280"/></StgValue>
</operation>

<operation id="158" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader58.preheader:111  %buffer1_1_96_4x4_p_V_281 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_81, i32 0, i32 %tmp_271_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_281"/></StgValue>
</operation>

<operation id="159" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader58.preheader:112  %buffer1_1_96_4x4_p_V_282 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_8, i32 0, i32 %tmp_271_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_282"/></StgValue>
</operation>

<operation id="160" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader58.preheader:113  %buffer1_1_96_4x4_p_V_283 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_60, i32 0, i32 %tmp_271_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_283"/></StgValue>
</operation>

<operation id="161" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader58.preheader:114  %buffer1_1_96_4x4_p_V_284 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_63, i32 0, i32 %tmp_271_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_284"/></StgValue>
</operation>

<operation id="162" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader58.preheader:115  %buffer1_1_96_4x4_p_V_285 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_80, i32 0, i32 %tmp_271_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_285"/></StgValue>
</operation>

<operation id="163" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader58.preheader:116  %buffer1_1_96_4x4_p_V_286 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_79, i32 0, i32 %tmp_271_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_286"/></StgValue>
</operation>

<operation id="164" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader58.preheader:118  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="165" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="8" op_0_bw="7">
<![CDATA[
.preheader58.preheader:120  %bias_V_load = load i8* %bias_V_addr, align 1

]]></Node>
<StgValue><ssdm name="bias_V_load"/></StgValue>
</operation>

<operation id="166" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="850">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="94"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
branch190:0  store i8 %bias_V_load, i8* %buffer1_1_96_4x4_p_V_279, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="167" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="850">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="94"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="0" op_0_bw="0">
<![CDATA[
branch190:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="168" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="853">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="93"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
branch189:0  store i8 %bias_V_load, i8* %buffer1_1_96_4x4_p_V_192, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="169" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="853">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="93"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="0" op_0_bw="0">
<![CDATA[
branch189:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="170" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="855">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="92"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
branch188:0  store i8 %bias_V_load, i8* %buffer1_1_96_4x4_p_V_202, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="171" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="855">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="92"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="0" op_0_bw="0">
<![CDATA[
branch188:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="172" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="857">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="91"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
branch187:0  store i8 %bias_V_load, i8* %buffer1_1_96_4x4_p_V_199, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="173" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="857">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="91"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="0" op_0_bw="0">
<![CDATA[
branch187:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="174" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="859">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="90"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
branch186:0  store i8 %bias_V_load, i8* %buffer1_1_96_4x4_p_V_193, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="175" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="859">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="90"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="0" op_0_bw="0">
<![CDATA[
branch186:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="176" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="861">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="89"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
branch185:0  store i8 %bias_V_load, i8* %buffer1_1_96_4x4_p_V_198, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="177" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="861">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="89"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="0" op_0_bw="0">
<![CDATA[
branch185:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="178" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="863">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="88"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
branch184:0  store i8 %bias_V_load, i8* %buffer1_1_96_4x4_p_V_196, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="179" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="863">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="88"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="0" op_0_bw="0">
<![CDATA[
branch184:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="180" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="865">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="87"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
branch183:0  store i8 %bias_V_load, i8* %buffer1_1_96_4x4_p_V_200, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="181" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="865">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="87"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="0" op_0_bw="0">
<![CDATA[
branch183:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="182" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="867">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="86"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
branch182:0  store i8 %bias_V_load, i8* %buffer1_1_96_4x4_p_V_195, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="183" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="867">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="86"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="0" op_0_bw="0">
<![CDATA[
branch182:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="184" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="869">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="85"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
branch181:0  store i8 %bias_V_load, i8* %buffer1_1_96_4x4_p_V_203, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="185" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="869">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="85"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="0" op_0_bw="0">
<![CDATA[
branch181:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="186" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="871">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="84"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
branch180:0  store i8 %bias_V_load, i8* %buffer1_1_96_4x4_p_V_201, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="187" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="871">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="84"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="0" op_0_bw="0">
<![CDATA[
branch180:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="188" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="873">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="83"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
branch179:0  store i8 %bias_V_load, i8* %buffer1_1_96_4x4_p_V_194, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="189" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="873">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="83"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="0" op_0_bw="0">
<![CDATA[
branch179:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="190" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="875">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="82"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
branch178:0  store i8 %bias_V_load, i8* %buffer1_1_96_4x4_p_V_280, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="191" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="875">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="82"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="0" op_0_bw="0">
<![CDATA[
branch178:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="192" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="877">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="81"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
branch177:0  store i8 %bias_V_load, i8* %buffer1_1_96_4x4_p_V_281, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="193" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="877">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="81"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="0" op_0_bw="0">
<![CDATA[
branch177:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="194" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="879">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="80"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
branch176:0  store i8 %bias_V_load, i8* %buffer1_1_96_4x4_p_V_285, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="195" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="879">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="80"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="0" op_0_bw="0">
<![CDATA[
branch176:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="196" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="881">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="79"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
branch175:0  store i8 %bias_V_load, i8* %buffer1_1_96_4x4_p_V_286, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="197" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="881">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="79"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="0" op_0_bw="0">
<![CDATA[
branch175:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="198" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="883">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="78"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
branch174:0  store i8 %bias_V_load, i8* %buffer1_1_96_4x4_p_V_264, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="199" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="883">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="78"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="0" op_0_bw="0">
<![CDATA[
branch174:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="200" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="885">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="77"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
branch173:0  store i8 %bias_V_load, i8* %buffer1_1_96_4x4_p_V_261, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="201" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="885">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="77"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="0" op_0_bw="0">
<![CDATA[
branch173:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="202" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="887">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="76"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
branch172:0  store i8 %bias_V_load, i8* %buffer1_1_96_4x4_p_V_263, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="203" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="887">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="76"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="0" op_0_bw="0">
<![CDATA[
branch172:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="204" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="889">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="75"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
branch171:0  store i8 %bias_V_load, i8* %buffer1_1_96_4x4_p_V_262, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="205" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="889">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="75"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="0" op_0_bw="0">
<![CDATA[
branch171:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="206" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="891">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="74"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
branch170:0  store i8 %bias_V_load, i8* %buffer1_1_96_4x4_p_V_266, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="207" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="891">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="74"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="0" op_0_bw="0">
<![CDATA[
branch170:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="208" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="893">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="73"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
branch169:0  store i8 %bias_V_load, i8* %buffer1_1_96_4x4_p_V_265, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="209" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="893">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="73"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="0" op_0_bw="0">
<![CDATA[
branch169:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="210" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="895">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="72"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
branch168:0  store i8 %bias_V_load, i8* %buffer1_1_96_4x4_p_V_268, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="211" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="895">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="72"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="0" op_0_bw="0">
<![CDATA[
branch168:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="212" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="897">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="71"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
branch167:0  store i8 %bias_V_load, i8* %buffer1_1_96_4x4_p_V_267, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="213" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="897">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="71"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="0" op_0_bw="0">
<![CDATA[
branch167:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="214" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="899">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="70"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
branch166:0  store i8 %bias_V_load, i8* %buffer1_1_96_4x4_p_V_258, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="215" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="899">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="70"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="0" op_0_bw="0">
<![CDATA[
branch166:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="216" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="901">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="69"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
branch165:0  store i8 %bias_V_load, i8* %buffer1_1_96_4x4_p_V_257, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="217" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="901">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="69"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="0" op_0_bw="0">
<![CDATA[
branch165:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="218" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="903">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="68"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
branch164:0  store i8 %bias_V_load, i8* %buffer1_1_96_4x4_p_V_260, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="219" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="903">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="68"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="0" op_0_bw="0">
<![CDATA[
branch164:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="220" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="905">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="67"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
branch163:0  store i8 %bias_V_load, i8* %buffer1_1_96_4x4_p_V_273, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="221" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="905">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="67"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="0" op_0_bw="0">
<![CDATA[
branch163:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="222" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="907">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="66"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
branch162:0  store i8 %bias_V_load, i8* %buffer1_1_96_4x4_p_V_276, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="223" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="907">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="66"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="0" op_0_bw="0">
<![CDATA[
branch162:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="224" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="909">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="65"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
branch161:0  store i8 %bias_V_load, i8* %buffer1_1_96_4x4_p_V_275, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="225" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="909">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="65"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="0" op_0_bw="0">
<![CDATA[
branch161:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="226" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="911">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="64"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
branch160:0  store i8 %bias_V_load, i8* %buffer1_1_96_4x4_p_V_274, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="227" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="911">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="64"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="0" op_0_bw="0">
<![CDATA[
branch160:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="228" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="913">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="63"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
branch159:0  store i8 %bias_V_load, i8* %buffer1_1_96_4x4_p_V_284, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="229" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="913">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="63"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="0" op_0_bw="0">
<![CDATA[
branch159:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="230" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="915">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="62"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
branch158:0  store i8 %bias_V_load, i8* %buffer1_1_96_4x4_p_V_278, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="231" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="915">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="62"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="0" op_0_bw="0">
<![CDATA[
branch158:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="232" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="917">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="61"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
branch157:0  store i8 %bias_V_load, i8* %buffer1_1_96_4x4_p_V_277, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="233" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="917">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="61"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="0" op_0_bw="0">
<![CDATA[
branch157:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="234" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="919">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="60"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
branch156:0  store i8 %bias_V_load, i8* %buffer1_1_96_4x4_p_V_283, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="235" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="919">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="60"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="0" op_0_bw="0">
<![CDATA[
branch156:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="236" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="921">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="59"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
branch155:0  store i8 %bias_V_load, i8* %buffer1_1_96_4x4_p_V_253, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="237" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="921">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="59"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="0" op_0_bw="0">
<![CDATA[
branch155:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="238" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="923">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="58"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
branch154:0  store i8 %bias_V_load, i8* %buffer1_1_96_4x4_p_V_250, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="239" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="923">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="58"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="0" op_0_bw="0">
<![CDATA[
branch154:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="240" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="925">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="57"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
branch153:0  store i8 %bias_V_load, i8* %buffer1_1_96_4x4_p_V_249, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="241" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="925">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="57"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="0" op_0_bw="0">
<![CDATA[
branch153:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="242" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="927">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="56"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
branch152:0  store i8 %bias_V_load, i8* %buffer1_1_96_4x4_p_V_252, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="243" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="927">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="56"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="0" op_0_bw="0">
<![CDATA[
branch152:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="244" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="929">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="55"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
branch151:0  store i8 %bias_V_load, i8* %buffer1_1_96_4x4_p_V_256, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="245" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="929">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="55"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="0" op_0_bw="0">
<![CDATA[
branch151:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="246" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="931">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="54"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
branch150:0  store i8 %bias_V_load, i8* %buffer1_1_96_4x4_p_V_254, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="247" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="931">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="54"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="0" op_0_bw="0">
<![CDATA[
branch150:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="248" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="933">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="53"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
branch149:0  store i8 %bias_V_load, i8* %buffer1_1_96_4x4_p_V_255, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="249" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="933">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="53"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="0" op_0_bw="0">
<![CDATA[
branch149:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="250" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="935">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="52"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
branch148:0  store i8 %bias_V_load, i8* %buffer1_1_96_4x4_p_V_251, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="251" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="935">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="52"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="0" op_0_bw="0">
<![CDATA[
branch148:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="252" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="937">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="51"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
branch147:0  store i8 %bias_V_load, i8* %buffer1_1_96_4x4_p_V_272, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="253" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="937">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="51"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="0" op_0_bw="0">
<![CDATA[
branch147:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="254" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="939">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="50"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
branch146:0  store i8 %bias_V_load, i8* %buffer1_1_96_4x4_p_V_247, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="255" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="939">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="50"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="0" op_0_bw="0">
<![CDATA[
branch146:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="256" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="941">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="49"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
branch145:0  store i8 %bias_V_load, i8* %buffer1_1_96_4x4_p_V_232, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="257" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="941">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="49"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="0" op_0_bw="0">
<![CDATA[
branch145:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="258" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="943">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="48"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
branch144:0  store i8 %bias_V_load, i8* %buffer1_1_96_4x4_p_V_240, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="259" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="943">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="48"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="0" op_0_bw="0">
<![CDATA[
branch144:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="260" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="945">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="47"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
branch143:0  store i8 %bias_V_load, i8* %buffer1_1_96_4x4_p_V_271, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="261" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="945">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="47"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="0" op_0_bw="0">
<![CDATA[
branch143:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="262" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="947">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="46"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
branch142:0  store i8 %bias_V_load, i8* %buffer1_1_96_4x4_p_V_241, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="263" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="947">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="46"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="0" op_0_bw="0">
<![CDATA[
branch142:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="264" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="949">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="45"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
branch141:0  store i8 %bias_V_load, i8* %buffer1_1_96_4x4_p_V_235, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="265" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="949">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="45"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="0" op_0_bw="0">
<![CDATA[
branch141:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="266" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="951">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="44"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
branch140:0  store i8 %bias_V_load, i8* %buffer1_1_96_4x4_p_V_242, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="267" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="951">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="44"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="0" op_0_bw="0">
<![CDATA[
branch140:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="268" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="953">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="43"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
branch139:0  store i8 %bias_V_load, i8* %buffer1_1_96_4x4_p_V_239, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="269" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="953">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="43"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="0" op_0_bw="0">
<![CDATA[
branch139:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="270" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="955">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="42"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
branch138:0  store i8 %bias_V_load, i8* %buffer1_1_96_4x4_p_V_219, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="271" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="955">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="42"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="0" op_0_bw="0">
<![CDATA[
branch138:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="272" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="957">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="41"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
branch137:0  store i8 %bias_V_load, i8* %buffer1_1_96_4x4_p_V_238, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="273" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="957">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="41"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="0" op_0_bw="0">
<![CDATA[
branch137:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="274" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="959">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="40"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
branch136:0  store i8 %bias_V_load, i8* %buffer1_1_96_4x4_p_V_220, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="275" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="959">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="40"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="0" op_0_bw="0">
<![CDATA[
branch136:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="276" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="961">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="39"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
branch135:0  store i8 %bias_V_load, i8* %buffer1_1_96_4x4_p_V_234, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="277" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="961">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="39"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="0" op_0_bw="0">
<![CDATA[
branch135:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="278" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="963">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="38"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
branch134:0  store i8 %bias_V_load, i8* %buffer1_1_96_4x4_p_V_244, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="279" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="963">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="38"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="0" op_0_bw="0">
<![CDATA[
branch134:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="280" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="965">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="37"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
branch133:0  store i8 %bias_V_load, i8* %buffer1_1_96_4x4_p_V_245, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="281" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="965">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="37"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="0" op_0_bw="0">
<![CDATA[
branch133:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="282" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="967">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="36"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
branch132:0  store i8 %bias_V_load, i8* %buffer1_1_96_4x4_p_V_243, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="283" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="967">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="36"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="0" op_0_bw="0">
<![CDATA[
branch132:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="284" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="969">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="35"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
branch131:0  store i8 %bias_V_load, i8* %buffer1_1_96_4x4_p_V_231, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="285" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="969">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="35"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="0" op_0_bw="0">
<![CDATA[
branch131:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="286" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="971">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="34"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
branch130:0  store i8 %bias_V_load, i8* %buffer1_1_96_4x4_p_V_236, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="287" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="971">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="34"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="0" op_0_bw="0">
<![CDATA[
branch130:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="288" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="973">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="33"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
branch129:0  store i8 %bias_V_load, i8* %buffer1_1_96_4x4_p_V_270, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="289" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="973">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="33"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="0" op_0_bw="0">
<![CDATA[
branch129:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="290" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="975">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="32"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
branch128:0  store i8 %bias_V_load, i8* %buffer1_1_96_4x4_p_V_237, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="291" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="975">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="32"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="0" op_0_bw="0">
<![CDATA[
branch128:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="292" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="977">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="31"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
branch127:0  store i8 %bias_V_load, i8* %buffer1_1_96_4x4_p_V_269, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="293" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="977">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="31"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="0" op_0_bw="0">
<![CDATA[
branch127:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="294" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="979">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="30"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
branch126:0  store i8 %bias_V_load, i8* %buffer1_1_96_4x4_p_V_210, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="295" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="979">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="30"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="0" op_0_bw="0">
<![CDATA[
branch126:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="296" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="981">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="29"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
branch125:0  store i8 %bias_V_load, i8* %buffer1_1_96_4x4_p_V_226, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="297" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="981">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="29"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="0" op_0_bw="0">
<![CDATA[
branch125:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="298" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="983">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="28"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
branch124:0  store i8 %bias_V_load, i8* %buffer1_1_96_4x4_p_V_208, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="299" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="983">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="28"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="0" op_0_bw="0">
<![CDATA[
branch124:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="300" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="985">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="27"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
branch123:0  store i8 %bias_V_load, i8* %buffer1_1_96_4x4_p_V_230, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="301" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="985">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="27"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="0" op_0_bw="0">
<![CDATA[
branch123:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="302" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="987">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="26"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
branch122:0  store i8 %bias_V_load, i8* %buffer1_1_96_4x4_p_V_229, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="303" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="987">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="26"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="0" op_0_bw="0">
<![CDATA[
branch122:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="304" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="989">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="25"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
branch121:0  store i8 %bias_V_load, i8* %buffer1_1_96_4x4_p_V_227, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="305" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="989">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="25"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="0" op_0_bw="0">
<![CDATA[
branch121:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="306" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="991">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
branch120:0  store i8 %bias_V_load, i8* %buffer1_1_96_4x4_p_V_228, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="307" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="991">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="0" op_0_bw="0">
<![CDATA[
branch120:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="308" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="993">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
branch119:0  store i8 %bias_V_load, i8* %buffer1_1_96_4x4_p_V_222, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="309" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="993">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="0" op_0_bw="0">
<![CDATA[
branch119:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="310" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="995">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
branch118:0  store i8 %bias_V_load, i8* %buffer1_1_96_4x4_p_V_221, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="311" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="995">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="0" op_0_bw="0">
<![CDATA[
branch118:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="312" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="997">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
branch117:0  store i8 %bias_V_load, i8* %buffer1_1_96_4x4_p_V_214, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="313" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="997">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="0" op_0_bw="0">
<![CDATA[
branch117:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="314" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="999">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
branch116:0  store i8 %bias_V_load, i8* %buffer1_1_96_4x4_p_V_213, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="315" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="999">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="0" op_0_bw="0">
<![CDATA[
branch116:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="316" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1001">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
branch115:0  store i8 %bias_V_load, i8* %buffer1_1_96_4x4_p_V_211, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="317" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1001">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="0" op_0_bw="0">
<![CDATA[
branch115:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="318" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1003">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
branch114:0  store i8 %bias_V_load, i8* %buffer1_1_96_4x4_p_V_205, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="319" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1003">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="0" op_0_bw="0">
<![CDATA[
branch114:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="320" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1005">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
branch113:0  store i8 %bias_V_load, i8* %buffer1_1_96_4x4_p_V_206, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="321" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1005">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="0" op_0_bw="0">
<![CDATA[
branch113:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="322" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1007">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
branch112:0  store i8 %bias_V_load, i8* %buffer1_1_96_4x4_p_V_207, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="323" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1007">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="0" op_0_bw="0">
<![CDATA[
branch112:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="324" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1009">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
branch111:0  store i8 %bias_V_load, i8* %buffer1_1_96_4x4_p_V_225, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="325" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1009">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="0" op_0_bw="0">
<![CDATA[
branch111:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="326" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1011">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
branch110:0  store i8 %bias_V_load, i8* %buffer1_1_96_4x4_p_V_224, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="327" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1011">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="0" op_0_bw="0">
<![CDATA[
branch110:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="328" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1013">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
branch109:0  store i8 %bias_V_load, i8* %buffer1_1_96_4x4_p_V_204, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="329" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1013">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="0" op_0_bw="0">
<![CDATA[
branch109:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="330" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1015">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
branch108:0  store i8 %bias_V_load, i8* %buffer1_1_96_4x4_p_V_218, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="331" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1015">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="0" op_0_bw="0">
<![CDATA[
branch108:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="332" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1017">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
branch107:0  store i8 %bias_V_load, i8* %buffer1_1_96_4x4_p_V_217, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="333" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1017">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="579" bw="0" op_0_bw="0">
<![CDATA[
branch107:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="334" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1019">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
branch106:0  store i8 %bias_V_load, i8* %buffer1_1_96_4x4_p_V_216, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="335" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1019">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="0" op_0_bw="0">
<![CDATA[
branch106:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="336" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1021">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="584" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
branch105:0  store i8 %bias_V_load, i8* %buffer1_1_96_4x4_p_V_197, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="337" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1021">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="0" op_0_bw="0">
<![CDATA[
branch105:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="338" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1023">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
branch104:0  store i8 %bias_V_load, i8* %buffer1_1_96_4x4_p_V_282, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="339" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1023">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="0" op_0_bw="0">
<![CDATA[
branch104:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="340" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1025">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
branch103:0  store i8 %bias_V_load, i8* %buffer1_1_96_4x4_p_V_259, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="341" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1025">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="0" op_0_bw="0">
<![CDATA[
branch103:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="342" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1027">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
branch102:0  store i8 %bias_V_load, i8* %buffer1_1_96_4x4_p_V_246, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="343" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1027">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="0" op_0_bw="0">
<![CDATA[
branch102:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="344" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1029">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
branch101:0  store i8 %bias_V_load, i8* %buffer1_1_96_4x4_p_V_248, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="345" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1029">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="0" op_0_bw="0">
<![CDATA[
branch101:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="346" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1031">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
branch100:0  store i8 %bias_V_load, i8* %buffer1_1_96_4x4_p_V_233, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="347" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1031">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="0" op_0_bw="0">
<![CDATA[
branch100:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="348" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1033">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
branch99:0  store i8 %bias_V_load, i8* %buffer1_1_96_4x4_p_V_223, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="349" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1033">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="603" bw="0" op_0_bw="0">
<![CDATA[
branch99:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="350" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1035">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
branch98:0  store i8 %bias_V_load, i8* %buffer1_1_96_4x4_p_V_209, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="351" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1035">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="606" bw="0" op_0_bw="0">
<![CDATA[
branch98:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="352" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1037">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
branch97:0  store i8 %bias_V_load, i8* %buffer1_1_96_4x4_p_V_212, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="353" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1037">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="609" bw="0" op_0_bw="0">
<![CDATA[
branch97:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="354" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1039">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
branch96:0  store i8 %bias_V_load, i8* %buffer1_1_96_4x4_p_V_215, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="355" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1039">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="612" bw="0" op_0_bw="0">
<![CDATA[
branch96:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="356" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1041">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="!0"/>
<literal name="co_cast_mid2_v" val="!1"/>
<literal name="co_cast_mid2_v" val="!2"/>
<literal name="co_cast_mid2_v" val="!3"/>
<literal name="co_cast_mid2_v" val="!4"/>
<literal name="co_cast_mid2_v" val="!5"/>
<literal name="co_cast_mid2_v" val="!6"/>
<literal name="co_cast_mid2_v" val="!7"/>
<literal name="co_cast_mid2_v" val="!8"/>
<literal name="co_cast_mid2_v" val="!9"/>
<literal name="co_cast_mid2_v" val="!10"/>
<literal name="co_cast_mid2_v" val="!11"/>
<literal name="co_cast_mid2_v" val="!12"/>
<literal name="co_cast_mid2_v" val="!13"/>
<literal name="co_cast_mid2_v" val="!14"/>
<literal name="co_cast_mid2_v" val="!15"/>
<literal name="co_cast_mid2_v" val="!16"/>
<literal name="co_cast_mid2_v" val="!17"/>
<literal name="co_cast_mid2_v" val="!18"/>
<literal name="co_cast_mid2_v" val="!19"/>
<literal name="co_cast_mid2_v" val="!20"/>
<literal name="co_cast_mid2_v" val="!21"/>
<literal name="co_cast_mid2_v" val="!22"/>
<literal name="co_cast_mid2_v" val="!23"/>
<literal name="co_cast_mid2_v" val="!24"/>
<literal name="co_cast_mid2_v" val="!25"/>
<literal name="co_cast_mid2_v" val="!26"/>
<literal name="co_cast_mid2_v" val="!27"/>
<literal name="co_cast_mid2_v" val="!28"/>
<literal name="co_cast_mid2_v" val="!29"/>
<literal name="co_cast_mid2_v" val="!30"/>
<literal name="co_cast_mid2_v" val="!31"/>
<literal name="co_cast_mid2_v" val="!32"/>
<literal name="co_cast_mid2_v" val="!33"/>
<literal name="co_cast_mid2_v" val="!34"/>
<literal name="co_cast_mid2_v" val="!35"/>
<literal name="co_cast_mid2_v" val="!36"/>
<literal name="co_cast_mid2_v" val="!37"/>
<literal name="co_cast_mid2_v" val="!38"/>
<literal name="co_cast_mid2_v" val="!39"/>
<literal name="co_cast_mid2_v" val="!40"/>
<literal name="co_cast_mid2_v" val="!41"/>
<literal name="co_cast_mid2_v" val="!42"/>
<literal name="co_cast_mid2_v" val="!43"/>
<literal name="co_cast_mid2_v" val="!44"/>
<literal name="co_cast_mid2_v" val="!45"/>
<literal name="co_cast_mid2_v" val="!46"/>
<literal name="co_cast_mid2_v" val="!47"/>
<literal name="co_cast_mid2_v" val="!48"/>
<literal name="co_cast_mid2_v" val="!49"/>
<literal name="co_cast_mid2_v" val="!50"/>
<literal name="co_cast_mid2_v" val="!51"/>
<literal name="co_cast_mid2_v" val="!52"/>
<literal name="co_cast_mid2_v" val="!53"/>
<literal name="co_cast_mid2_v" val="!54"/>
<literal name="co_cast_mid2_v" val="!55"/>
<literal name="co_cast_mid2_v" val="!56"/>
<literal name="co_cast_mid2_v" val="!57"/>
<literal name="co_cast_mid2_v" val="!58"/>
<literal name="co_cast_mid2_v" val="!59"/>
<literal name="co_cast_mid2_v" val="!60"/>
<literal name="co_cast_mid2_v" val="!61"/>
<literal name="co_cast_mid2_v" val="!62"/>
<literal name="co_cast_mid2_v" val="!63"/>
<literal name="co_cast_mid2_v" val="!64"/>
<literal name="co_cast_mid2_v" val="!65"/>
<literal name="co_cast_mid2_v" val="!66"/>
<literal name="co_cast_mid2_v" val="!67"/>
<literal name="co_cast_mid2_v" val="!68"/>
<literal name="co_cast_mid2_v" val="!69"/>
<literal name="co_cast_mid2_v" val="!70"/>
<literal name="co_cast_mid2_v" val="!71"/>
<literal name="co_cast_mid2_v" val="!72"/>
<literal name="co_cast_mid2_v" val="!73"/>
<literal name="co_cast_mid2_v" val="!74"/>
<literal name="co_cast_mid2_v" val="!75"/>
<literal name="co_cast_mid2_v" val="!76"/>
<literal name="co_cast_mid2_v" val="!77"/>
<literal name="co_cast_mid2_v" val="!78"/>
<literal name="co_cast_mid2_v" val="!79"/>
<literal name="co_cast_mid2_v" val="!80"/>
<literal name="co_cast_mid2_v" val="!81"/>
<literal name="co_cast_mid2_v" val="!82"/>
<literal name="co_cast_mid2_v" val="!83"/>
<literal name="co_cast_mid2_v" val="!84"/>
<literal name="co_cast_mid2_v" val="!85"/>
<literal name="co_cast_mid2_v" val="!86"/>
<literal name="co_cast_mid2_v" val="!87"/>
<literal name="co_cast_mid2_v" val="!88"/>
<literal name="co_cast_mid2_v" val="!89"/>
<literal name="co_cast_mid2_v" val="!90"/>
<literal name="co_cast_mid2_v" val="!91"/>
<literal name="co_cast_mid2_v" val="!92"/>
<literal name="co_cast_mid2_v" val="!93"/>
<literal name="co_cast_mid2_v" val="!94"/>
</and_exp></or_exp>
</condition>

<Node id="614" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
branch191:0  store i8 %bias_V_load, i8* %buffer1_1_96_4x4_p_V, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="357" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1041">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="!0"/>
<literal name="co_cast_mid2_v" val="!1"/>
<literal name="co_cast_mid2_v" val="!2"/>
<literal name="co_cast_mid2_v" val="!3"/>
<literal name="co_cast_mid2_v" val="!4"/>
<literal name="co_cast_mid2_v" val="!5"/>
<literal name="co_cast_mid2_v" val="!6"/>
<literal name="co_cast_mid2_v" val="!7"/>
<literal name="co_cast_mid2_v" val="!8"/>
<literal name="co_cast_mid2_v" val="!9"/>
<literal name="co_cast_mid2_v" val="!10"/>
<literal name="co_cast_mid2_v" val="!11"/>
<literal name="co_cast_mid2_v" val="!12"/>
<literal name="co_cast_mid2_v" val="!13"/>
<literal name="co_cast_mid2_v" val="!14"/>
<literal name="co_cast_mid2_v" val="!15"/>
<literal name="co_cast_mid2_v" val="!16"/>
<literal name="co_cast_mid2_v" val="!17"/>
<literal name="co_cast_mid2_v" val="!18"/>
<literal name="co_cast_mid2_v" val="!19"/>
<literal name="co_cast_mid2_v" val="!20"/>
<literal name="co_cast_mid2_v" val="!21"/>
<literal name="co_cast_mid2_v" val="!22"/>
<literal name="co_cast_mid2_v" val="!23"/>
<literal name="co_cast_mid2_v" val="!24"/>
<literal name="co_cast_mid2_v" val="!25"/>
<literal name="co_cast_mid2_v" val="!26"/>
<literal name="co_cast_mid2_v" val="!27"/>
<literal name="co_cast_mid2_v" val="!28"/>
<literal name="co_cast_mid2_v" val="!29"/>
<literal name="co_cast_mid2_v" val="!30"/>
<literal name="co_cast_mid2_v" val="!31"/>
<literal name="co_cast_mid2_v" val="!32"/>
<literal name="co_cast_mid2_v" val="!33"/>
<literal name="co_cast_mid2_v" val="!34"/>
<literal name="co_cast_mid2_v" val="!35"/>
<literal name="co_cast_mid2_v" val="!36"/>
<literal name="co_cast_mid2_v" val="!37"/>
<literal name="co_cast_mid2_v" val="!38"/>
<literal name="co_cast_mid2_v" val="!39"/>
<literal name="co_cast_mid2_v" val="!40"/>
<literal name="co_cast_mid2_v" val="!41"/>
<literal name="co_cast_mid2_v" val="!42"/>
<literal name="co_cast_mid2_v" val="!43"/>
<literal name="co_cast_mid2_v" val="!44"/>
<literal name="co_cast_mid2_v" val="!45"/>
<literal name="co_cast_mid2_v" val="!46"/>
<literal name="co_cast_mid2_v" val="!47"/>
<literal name="co_cast_mid2_v" val="!48"/>
<literal name="co_cast_mid2_v" val="!49"/>
<literal name="co_cast_mid2_v" val="!50"/>
<literal name="co_cast_mid2_v" val="!51"/>
<literal name="co_cast_mid2_v" val="!52"/>
<literal name="co_cast_mid2_v" val="!53"/>
<literal name="co_cast_mid2_v" val="!54"/>
<literal name="co_cast_mid2_v" val="!55"/>
<literal name="co_cast_mid2_v" val="!56"/>
<literal name="co_cast_mid2_v" val="!57"/>
<literal name="co_cast_mid2_v" val="!58"/>
<literal name="co_cast_mid2_v" val="!59"/>
<literal name="co_cast_mid2_v" val="!60"/>
<literal name="co_cast_mid2_v" val="!61"/>
<literal name="co_cast_mid2_v" val="!62"/>
<literal name="co_cast_mid2_v" val="!63"/>
<literal name="co_cast_mid2_v" val="!64"/>
<literal name="co_cast_mid2_v" val="!65"/>
<literal name="co_cast_mid2_v" val="!66"/>
<literal name="co_cast_mid2_v" val="!67"/>
<literal name="co_cast_mid2_v" val="!68"/>
<literal name="co_cast_mid2_v" val="!69"/>
<literal name="co_cast_mid2_v" val="!70"/>
<literal name="co_cast_mid2_v" val="!71"/>
<literal name="co_cast_mid2_v" val="!72"/>
<literal name="co_cast_mid2_v" val="!73"/>
<literal name="co_cast_mid2_v" val="!74"/>
<literal name="co_cast_mid2_v" val="!75"/>
<literal name="co_cast_mid2_v" val="!76"/>
<literal name="co_cast_mid2_v" val="!77"/>
<literal name="co_cast_mid2_v" val="!78"/>
<literal name="co_cast_mid2_v" val="!79"/>
<literal name="co_cast_mid2_v" val="!80"/>
<literal name="co_cast_mid2_v" val="!81"/>
<literal name="co_cast_mid2_v" val="!82"/>
<literal name="co_cast_mid2_v" val="!83"/>
<literal name="co_cast_mid2_v" val="!84"/>
<literal name="co_cast_mid2_v" val="!85"/>
<literal name="co_cast_mid2_v" val="!86"/>
<literal name="co_cast_mid2_v" val="!87"/>
<literal name="co_cast_mid2_v" val="!88"/>
<literal name="co_cast_mid2_v" val="!89"/>
<literal name="co_cast_mid2_v" val="!90"/>
<literal name="co_cast_mid2_v" val="!91"/>
<literal name="co_cast_mid2_v" val="!92"/>
<literal name="co_cast_mid2_v" val="!93"/>
<literal name="co_cast_mid2_v" val="!94"/>
</and_exp></or_exp>
</condition>

<Node id="615" bw="0" op_0_bw="0">
<![CDATA[
branch191:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="358" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1043">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="0" op_0_bw="0">
<![CDATA[
.preheader56.preheader:0  br label %.preheader56

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="359" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1044">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader56:0  %h1 = phi i3 [ %h_4, %3 ], [ 1, %.preheader56.preheader ]

]]></Node>
<StgValue><ssdm name="h1"/></StgValue>
</operation>

<operation id="360" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1044">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="7" op_0_bw="3">
<![CDATA[
.preheader56:1  %h1_cast9_cast1 = zext i3 %h1 to i7

]]></Node>
<StgValue><ssdm name="h1_cast9_cast1"/></StgValue>
</operation>

<operation id="361" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1044">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="12" op_0_bw="3">
<![CDATA[
.preheader56:2  %h1_cast9_cast = zext i3 %h1 to i12

]]></Node>
<StgValue><ssdm name="h1_cast9_cast"/></StgValue>
</operation>

<operation id="362" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1044">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="628" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader56:3  %tmp_220 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %h1, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_220"/></StgValue>
</operation>

<operation id="363" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1044">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="629" bw="7" op_0_bw="6">
<![CDATA[
.preheader56:4  %p_shl2_cast = zext i6 %tmp_220 to i7

]]></Node>
<StgValue><ssdm name="p_shl2_cast"/></StgValue>
</operation>

<operation id="364" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1044">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="4" op_0_bw="4" op_1_bw="3" op_2_bw="1">
<![CDATA[
.preheader56:5  %tmp_221 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %h1, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_221"/></StgValue>
</operation>

<operation id="365" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1044">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="7" op_0_bw="4">
<![CDATA[
.preheader56:6  %p_shl3_cast = zext i4 %tmp_221 to i7

]]></Node>
<StgValue><ssdm name="p_shl3_cast"/></StgValue>
</operation>

<operation id="366" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1044">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader56:7  %tmp_222 = sub i7 %p_shl2_cast, %p_shl3_cast

]]></Node>
<StgValue><ssdm name="tmp_222"/></StgValue>
</operation>

<operation id="367" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1044">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader56:8  %exitcond18 = icmp eq i3 %h1, -3

]]></Node>
<StgValue><ssdm name="exitcond18"/></StgValue>
</operation>

<operation id="368" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1044">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader56:9  %empty_75 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="empty_75"/></StgValue>
</operation>

<operation id="369" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1044">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader56:10  br i1 %exitcond18, label %.preheader52.preheader, label %.preheader55.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="370" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1046">
<or_exp><and_exp><literal name="exitcond18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="637" bw="0" op_0_bw="0">
<![CDATA[
.preheader55.preheader:0  br label %.preheader55

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="371" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1048">
<or_exp><and_exp><literal name="exitcond18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1091" bw="0" op_0_bw="0">
<![CDATA[
.preheader52.preheader:0  br label %.preheader52

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="372" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1049">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader55:0  %w2 = phi i3 [ %w_19, %2 ], [ 1, %.preheader55.preheader ]

]]></Node>
<StgValue><ssdm name="w2"/></StgValue>
</operation>

<operation id="373" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1049">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="640" bw="13" op_0_bw="3">
<![CDATA[
.preheader55:1  %w2_cast8_cast1 = zext i3 %w2 to i13

]]></Node>
<StgValue><ssdm name="w2_cast8_cast1"/></StgValue>
</operation>

<operation id="374" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1049">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="7" op_0_bw="3">
<![CDATA[
.preheader55:2  %w2_cast8_cast = zext i3 %w2 to i7

]]></Node>
<StgValue><ssdm name="w2_cast8_cast"/></StgValue>
</operation>

<operation id="375" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1049">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader55:3  %tmp_226 = add i7 %tmp_222, %w2_cast8_cast

]]></Node>
<StgValue><ssdm name="tmp_226"/></StgValue>
</operation>

<operation id="376" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1049">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="32" op_0_bw="7">
<![CDATA[
.preheader55:4  %tmp_278_cast = sext i7 %tmp_226 to i32

]]></Node>
<StgValue><ssdm name="tmp_278_cast"/></StgValue>
</operation>

<operation id="377" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1049">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader55:5  %buffer1_1_96_4x4_p_V_287 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_9, i32 0, i32 %tmp_278_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_287"/></StgValue>
</operation>

<operation id="378" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1049">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="645" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader55:6  %buffer1_1_96_4x4_p_V_288 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_13, i32 0, i32 %tmp_278_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_288"/></StgValue>
</operation>

<operation id="379" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1049">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader55:7  %buffer1_1_96_4x4_p_V_289 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_18, i32 0, i32 %tmp_278_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_289"/></StgValue>
</operation>

<operation id="380" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1049">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader55:8  %buffer1_1_96_4x4_p_V_290 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_17, i32 0, i32 %tmp_278_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_290"/></StgValue>
</operation>

<operation id="381" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1049">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader55:9  %buffer1_1_96_4x4_p_V_291 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_16, i32 0, i32 %tmp_278_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_291"/></StgValue>
</operation>

<operation id="382" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1049">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader55:10  %buffer1_1_96_4x4_p_V_292 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_2, i32 0, i32 %tmp_278_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_292"/></StgValue>
</operation>

<operation id="383" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1049">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader55:11  %buffer1_1_96_4x4_p_V_293 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_19, i32 0, i32 %tmp_278_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_293"/></StgValue>
</operation>

<operation id="384" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1049">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="651" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader55:12  %buffer1_1_96_4x4_p_V_294 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_1, i32 0, i32 %tmp_278_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_294"/></StgValue>
</operation>

<operation id="385" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1049">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="652" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader55:13  %buffer1_1_96_4x4_p_V_295 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_20, i32 0, i32 %tmp_278_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_295"/></StgValue>
</operation>

<operation id="386" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1049">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="653" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader55:14  %buffer1_1_96_4x4_p_V_296 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_21, i32 0, i32 %tmp_278_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_296"/></StgValue>
</operation>

<operation id="387" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1049">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="654" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader55:15  %buffer1_1_96_4x4_p_V_297 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_96, i32 0, i32 %tmp_278_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_297"/></StgValue>
</operation>

<operation id="388" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1049">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="655" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader55:16  %buffer1_1_96_4x4_p_V_298 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_10, i32 0, i32 %tmp_278_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_298"/></StgValue>
</operation>

<operation id="389" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1049">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="656" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader55:17  %buffer1_1_96_4x4_p_V_299 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_11, i32 0, i32 %tmp_278_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_299"/></StgValue>
</operation>

<operation id="390" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1049">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader55:18  %buffer1_1_96_4x4_p_V_300 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_12, i32 0, i32 %tmp_278_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_300"/></StgValue>
</operation>

<operation id="391" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1049">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="658" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader55:19  %buffer1_1_96_4x4_p_V_301 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_22, i32 0, i32 %tmp_278_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_301"/></StgValue>
</operation>

<operation id="392" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1049">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="659" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader55:20  %buffer1_1_96_4x4_p_V_302 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_23, i32 0, i32 %tmp_278_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_302"/></StgValue>
</operation>

<operation id="393" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1049">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="660" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader55:21  %buffer1_1_96_4x4_p_V_303 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_3, i32 0, i32 %tmp_278_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_303"/></StgValue>
</operation>

<operation id="394" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1049">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="661" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader55:22  %buffer1_1_96_4x4_p_V_304 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_14, i32 0, i32 %tmp_278_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_304"/></StgValue>
</operation>

<operation id="395" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1049">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="662" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader55:23  %buffer1_1_96_4x4_p_V_305 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_15, i32 0, i32 %tmp_278_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_305"/></StgValue>
</operation>

<operation id="396" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1049">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="663" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader55:24  %buffer1_1_96_4x4_p_V_306 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_49, i32 0, i32 %tmp_278_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_306"/></StgValue>
</operation>

<operation id="397" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1049">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="664" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader55:25  %buffer1_1_96_4x4_p_V_307 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_4, i32 0, i32 %tmp_278_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_307"/></StgValue>
</operation>

<operation id="398" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1049">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="665" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader55:26  %buffer1_1_96_4x4_p_V_308 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_48, i32 0, i32 %tmp_278_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_308"/></StgValue>
</operation>

<operation id="399" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1049">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="666" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader55:27  %buffer1_1_96_4x4_p_V_309 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_6, i32 0, i32 %tmp_278_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_309"/></StgValue>
</operation>

<operation id="400" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1049">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="667" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader55:28  %buffer1_1_96_4x4_p_V_310 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_50, i32 0, i32 %tmp_278_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_310"/></StgValue>
</operation>

<operation id="401" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1049">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader55:29  %buffer1_1_96_4x4_p_V_311 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_5, i32 0, i32 %tmp_278_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_311"/></StgValue>
</operation>

<operation id="402" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1049">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="669" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader55:30  %buffer1_1_96_4x4_p_V_312 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_57, i32 0, i32 %tmp_278_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_312"/></StgValue>
</operation>

<operation id="403" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1049">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="670" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader55:31  %buffer1_1_96_4x4_p_V_313 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_58, i32 0, i32 %tmp_278_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_313"/></StgValue>
</operation>

<operation id="404" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1049">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="671" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader55:32  %buffer1_1_96_4x4_p_V_314 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_52, i32 0, i32 %tmp_278_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_314"/></StgValue>
</operation>

<operation id="405" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1049">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="672" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader55:33  %buffer1_1_96_4x4_p_V_315 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_56, i32 0, i32 %tmp_278_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_315"/></StgValue>
</operation>

<operation id="406" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1049">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="673" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader55:34  %buffer1_1_96_4x4_p_V_316 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_59, i32 0, i32 %tmp_278_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_316"/></StgValue>
</operation>

<operation id="407" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1049">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="674" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader55:35  %buffer1_1_96_4x4_p_V_317 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_54, i32 0, i32 %tmp_278_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_317"/></StgValue>
</operation>

<operation id="408" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1049">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="675" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader55:36  %buffer1_1_96_4x4_p_V_318 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_53, i32 0, i32 %tmp_278_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_318"/></StgValue>
</operation>

<operation id="409" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1049">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader55:37  %buffer1_1_96_4x4_p_V_319 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_55, i32 0, i32 %tmp_278_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_319"/></StgValue>
</operation>

<operation id="410" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1049">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="677" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader55:38  %buffer1_1_96_4x4_p_V_320 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_69, i32 0, i32 %tmp_278_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_320"/></StgValue>
</operation>

<operation id="411" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1049">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="678" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader55:39  %buffer1_1_96_4x4_p_V_321 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_70, i32 0, i32 %tmp_278_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_321"/></StgValue>
</operation>

<operation id="412" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1049">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="679" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader55:40  %buffer1_1_96_4x4_p_V_322 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_7, i32 0, i32 %tmp_278_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_322"/></StgValue>
</operation>

<operation id="413" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1049">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="680" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader55:41  %buffer1_1_96_4x4_p_V_323 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_68, i32 0, i32 %tmp_278_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_323"/></StgValue>
</operation>

<operation id="414" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1049">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="681" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader55:42  %buffer1_1_96_4x4_p_V_324 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_71, i32 0, i32 %tmp_278_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_324"/></StgValue>
</operation>

<operation id="415" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1049">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="682" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader55:43  %buffer1_1_96_4x4_p_V_325 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_51, i32 0, i32 %tmp_278_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_325"/></StgValue>
</operation>

<operation id="416" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1049">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="683" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader55:44  %buffer1_1_96_4x4_p_V_326 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_67, i32 0, i32 %tmp_278_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_326"/></StgValue>
</operation>

<operation id="417" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1049">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader55:45  %buffer1_1_96_4x4_p_V_327 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_64, i32 0, i32 %tmp_278_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_327"/></StgValue>
</operation>

<operation id="418" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1049">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="685" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader55:46  %buffer1_1_96_4x4_p_V_328 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_65, i32 0, i32 %tmp_278_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_328"/></StgValue>
</operation>

<operation id="419" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1049">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader55:47  %buffer1_1_96_4x4_p_V_329 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_66, i32 0, i32 %tmp_278_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_329"/></StgValue>
</operation>

<operation id="420" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1049">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="687" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader55:48  %buffer1_1_96_4x4_p_V_330 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_61, i32 0, i32 %tmp_278_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_330"/></StgValue>
</operation>

<operation id="421" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1049">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="688" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader55:49  %buffer1_1_96_4x4_p_V_331 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_62, i32 0, i32 %tmp_278_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_331"/></StgValue>
</operation>

<operation id="422" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1049">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="689" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader55:50  %buffer1_1_96_4x4_p_V_332 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_8, i32 0, i32 %tmp_278_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_332"/></StgValue>
</operation>

<operation id="423" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1049">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="690" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader55:51  %buffer1_1_96_4x4_p_V_333 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_60, i32 0, i32 %tmp_278_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_333"/></StgValue>
</operation>

<operation id="424" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1049">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="691" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader55:52  %buffer1_1_96_4x4_p_V_334 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_63, i32 0, i32 %tmp_278_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_334"/></StgValue>
</operation>

<operation id="425" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1049">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="692" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader55:53  %exitcond20 = icmp eq i3 %w2, -3

]]></Node>
<StgValue><ssdm name="exitcond20"/></StgValue>
</operation>

<operation id="426" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1049">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="693" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader55:54  %empty_76 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="empty_76"/></StgValue>
</operation>

<operation id="427" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1049">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="694" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader55:55  br i1 %exitcond20, label %3, label %.preheader54.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="428" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1051">
<or_exp><and_exp><literal name="exitcond20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="696" bw="0" op_0_bw="0">
<![CDATA[
.preheader54.preheader:0  br label %.preheader54

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="429" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1053">
<or_exp><and_exp><literal name="exitcond20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1088" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:0  %h_4 = add i3 %h1, 1

]]></Node>
<StgValue><ssdm name="h_4"/></StgValue>
</operation>

<operation id="430" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1053">
<or_exp><and_exp><literal name="exitcond20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1089" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.preheader56

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="431" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1054">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
.preheader54:0  %ci = phi i7 [ %ci_6, %.preheader53.preheader ], [ 0, %.preheader54.preheader ]

]]></Node>
<StgValue><ssdm name="ci"/></StgValue>
</operation>

<operation id="432" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1054">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="699" bw="32" op_0_bw="7">
<![CDATA[
.preheader54:1  %ci_cast7 = zext i7 %ci to i32

]]></Node>
<StgValue><ssdm name="ci_cast7"/></StgValue>
</operation>

<operation id="433" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1054">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="700" bw="10" op_0_bw="10" op_1_bw="7" op_2_bw="3">
<![CDATA[
.preheader54:2  %tmp_228 = call i10 @_ssdm_op_BitConcatenate.i10.i7.i3(i7 %ci, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_228"/></StgValue>
</operation>

<operation id="434" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1054">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="701" bw="11" op_0_bw="10">
<![CDATA[
.preheader54:3  %p_shl6_cast = zext i10 %tmp_228 to i11

]]></Node>
<StgValue><ssdm name="p_shl6_cast"/></StgValue>
</operation>

<operation id="435" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1054">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
.preheader54:4  %tmp_229 = call i8 @_ssdm_op_BitConcatenate.i8.i7.i1(i7 %ci, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_229"/></StgValue>
</operation>

<operation id="436" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1054">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="703" bw="11" op_0_bw="8">
<![CDATA[
.preheader54:5  %p_shl7_cast = zext i8 %tmp_229 to i11

]]></Node>
<StgValue><ssdm name="p_shl7_cast"/></StgValue>
</operation>

<operation id="437" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1054">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader54:6  %tmp_230 = sub i11 %p_shl6_cast, %p_shl7_cast

]]></Node>
<StgValue><ssdm name="tmp_230"/></StgValue>
</operation>

<operation id="438" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1054">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="705" bw="12" op_0_bw="11">
<![CDATA[
.preheader54:7  %tmp_282_cast = sext i11 %tmp_230 to i12

]]></Node>
<StgValue><ssdm name="tmp_282_cast"/></StgValue>
</operation>

<operation id="439" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1054">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader54:8  %tmp_231 = add i12 %h1_cast9_cast, %tmp_282_cast

]]></Node>
<StgValue><ssdm name="tmp_231"/></StgValue>
</operation>

<operation id="440" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1054">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="707" bw="10" op_0_bw="12">
<![CDATA[
.preheader54:9  %tmp_268 = trunc i12 %tmp_231 to i10

]]></Node>
<StgValue><ssdm name="tmp_268"/></StgValue>
</operation>

<operation id="441" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1054">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="708" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
.preheader54:10  %p_shl4_cast = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %tmp_268, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl4_cast"/></StgValue>
</operation>

<operation id="442" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1054">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="709" bw="13" op_0_bw="13" op_1_bw="12" op_2_bw="1">
<![CDATA[
.preheader54:11  %p_shl5_cast = call i13 @_ssdm_op_BitConcatenate.i13.i12.i1(i12 %tmp_231, i1 false)

]]></Node>
<StgValue><ssdm name="p_shl5_cast"/></StgValue>
</operation>

<operation id="443" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1054">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="710" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader54:12  %tmp_232 = sub i13 %p_shl4_cast, %p_shl5_cast

]]></Node>
<StgValue><ssdm name="tmp_232"/></StgValue>
</operation>

<operation id="444" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1054">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="711" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader54:13  %tmp_233 = add i13 %w2_cast8_cast1, %tmp_232

]]></Node>
<StgValue><ssdm name="tmp_233"/></StgValue>
</operation>

<operation id="445" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1054">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="712" bw="32" op_0_bw="13">
<![CDATA[
.preheader54:14  %tmp_287_cast = zext i13 %tmp_233 to i32

]]></Node>
<StgValue><ssdm name="tmp_287_cast"/></StgValue>
</operation>

<operation id="446" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1054">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="713" bw="12" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader54:15  %input_V_addr = getelementptr [3456 x i8]* %input_V, i32 0, i32 %tmp_287_cast

]]></Node>
<StgValue><ssdm name="input_V_addr"/></StgValue>
</operation>

<operation id="447" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1054">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader54:16  %tmp_234 = add i7 %h1_cast9_cast1, %ci

]]></Node>
<StgValue><ssdm name="tmp_234"/></StgValue>
</operation>

<operation id="448" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1054">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="715" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader54:17  %tmp_235 = add i7 %w2_cast8_cast, %tmp_234

]]></Node>
<StgValue><ssdm name="tmp_235"/></StgValue>
</operation>

<operation id="449" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1054">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="32" op_0_bw="7">
<![CDATA[
.preheader54:18  %tmp_289_cast = zext i7 %tmp_235 to i32

]]></Node>
<StgValue><ssdm name="tmp_289_cast"/></StgValue>
</operation>

<operation id="450" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1054">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="717" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader54:19  %weight_0_V_addr = getelementptr [96 x i8]* %weight_0_V, i32 0, i32 %tmp_289_cast

]]></Node>
<StgValue><ssdm name="weight_0_V_addr"/></StgValue>
</operation>

<operation id="451" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1054">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="718" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader54:20  %weight_1_V_addr = getelementptr [96 x i8]* %weight_1_V, i32 0, i32 %tmp_289_cast

]]></Node>
<StgValue><ssdm name="weight_1_V_addr"/></StgValue>
</operation>

<operation id="452" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1054">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="719" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader54:21  %weight_2_V_addr = getelementptr [96 x i8]* %weight_2_V, i32 0, i32 %tmp_289_cast

]]></Node>
<StgValue><ssdm name="weight_2_V_addr"/></StgValue>
</operation>

<operation id="453" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1054">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="720" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader54:22  %weight_3_V_addr = getelementptr [96 x i8]* %weight_3_V, i32 0, i32 %tmp_289_cast

]]></Node>
<StgValue><ssdm name="weight_3_V_addr"/></StgValue>
</operation>

<operation id="454" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1054">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="721" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader54:23  %weight_4_V_addr = getelementptr [96 x i8]* %weight_4_V, i32 0, i32 %tmp_289_cast

]]></Node>
<StgValue><ssdm name="weight_4_V_addr"/></StgValue>
</operation>

<operation id="455" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1054">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader54:24  %weight_5_V_addr = getelementptr [96 x i8]* %weight_5_V, i32 0, i32 %tmp_289_cast

]]></Node>
<StgValue><ssdm name="weight_5_V_addr"/></StgValue>
</operation>

<operation id="456" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1054">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader54:25  %weight_6_V_addr = getelementptr [96 x i8]* %weight_6_V, i32 0, i32 %tmp_289_cast

]]></Node>
<StgValue><ssdm name="weight_6_V_addr"/></StgValue>
</operation>

<operation id="457" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1054">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="724" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader54:26  %weight_7_V_addr = getelementptr [96 x i8]* %weight_7_V, i32 0, i32 %tmp_289_cast

]]></Node>
<StgValue><ssdm name="weight_7_V_addr"/></StgValue>
</operation>

<operation id="458" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1054">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="725" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader54:27  %weight_8_V_addr = getelementptr [96 x i8]* %weight_8_V, i32 0, i32 %tmp_289_cast

]]></Node>
<StgValue><ssdm name="weight_8_V_addr"/></StgValue>
</operation>

<operation id="459" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1054">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="726" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader54:28  %weight_9_V_addr = getelementptr [96 x i8]* %weight_9_V, i32 0, i32 %tmp_289_cast

]]></Node>
<StgValue><ssdm name="weight_9_V_addr"/></StgValue>
</operation>

<operation id="460" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1054">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="727" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader54:29  %weight_10_V_addr = getelementptr [96 x i8]* %weight_10_V, i32 0, i32 %tmp_289_cast

]]></Node>
<StgValue><ssdm name="weight_10_V_addr"/></StgValue>
</operation>

<operation id="461" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1054">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader54:30  %weight_11_V_addr = getelementptr [96 x i8]* %weight_11_V, i32 0, i32 %tmp_289_cast

]]></Node>
<StgValue><ssdm name="weight_11_V_addr"/></StgValue>
</operation>

<operation id="462" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1054">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="729" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader54:31  %weight_12_V_addr = getelementptr [96 x i8]* %weight_12_V, i32 0, i32 %tmp_289_cast

]]></Node>
<StgValue><ssdm name="weight_12_V_addr"/></StgValue>
</operation>

<operation id="463" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1054">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="730" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader54:32  %weight_13_V_addr = getelementptr [96 x i8]* %weight_13_V, i32 0, i32 %tmp_289_cast

]]></Node>
<StgValue><ssdm name="weight_13_V_addr"/></StgValue>
</operation>

<operation id="464" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1054">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="731" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader54:33  %weight_14_V_addr = getelementptr [96 x i8]* %weight_14_V, i32 0, i32 %tmp_289_cast

]]></Node>
<StgValue><ssdm name="weight_14_V_addr"/></StgValue>
</operation>

<operation id="465" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1054">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="732" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader54:34  %weight_15_V_addr = getelementptr [96 x i8]* %weight_15_V, i32 0, i32 %tmp_289_cast

]]></Node>
<StgValue><ssdm name="weight_15_V_addr"/></StgValue>
</operation>

<operation id="466" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1054">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader54:35  %weight_16_V_addr = getelementptr [96 x i8]* %weight_16_V, i32 0, i32 %tmp_289_cast

]]></Node>
<StgValue><ssdm name="weight_16_V_addr"/></StgValue>
</operation>

<operation id="467" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1054">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="734" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader54:36  %weight_17_V_addr = getelementptr [96 x i8]* %weight_17_V, i32 0, i32 %tmp_289_cast

]]></Node>
<StgValue><ssdm name="weight_17_V_addr"/></StgValue>
</operation>

<operation id="468" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1054">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="735" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader54:37  %weight_18_V_addr = getelementptr [96 x i8]* %weight_18_V, i32 0, i32 %tmp_289_cast

]]></Node>
<StgValue><ssdm name="weight_18_V_addr"/></StgValue>
</operation>

<operation id="469" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1054">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="736" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader54:38  %weight_19_V_addr = getelementptr [96 x i8]* %weight_19_V, i32 0, i32 %tmp_289_cast

]]></Node>
<StgValue><ssdm name="weight_19_V_addr"/></StgValue>
</operation>

<operation id="470" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1054">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="737" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader54:39  %weight_20_V_addr = getelementptr [96 x i8]* %weight_20_V, i32 0, i32 %tmp_289_cast

]]></Node>
<StgValue><ssdm name="weight_20_V_addr"/></StgValue>
</operation>

<operation id="471" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1054">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="738" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader54:40  %weight_21_V_addr = getelementptr [96 x i8]* %weight_21_V, i32 0, i32 %tmp_289_cast

]]></Node>
<StgValue><ssdm name="weight_21_V_addr"/></StgValue>
</operation>

<operation id="472" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1054">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader54:41  %weight_22_V_addr = getelementptr [96 x i8]* %weight_22_V, i32 0, i32 %tmp_289_cast

]]></Node>
<StgValue><ssdm name="weight_22_V_addr"/></StgValue>
</operation>

<operation id="473" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1054">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader54:42  %weight_23_V_addr = getelementptr [96 x i8]* %weight_23_V, i32 0, i32 %tmp_289_cast

]]></Node>
<StgValue><ssdm name="weight_23_V_addr"/></StgValue>
</operation>

<operation id="474" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1054">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="741" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader54:43  %weight_48_V_addr = getelementptr [96 x i8]* %weight_48_V, i32 0, i32 %ci_cast7

]]></Node>
<StgValue><ssdm name="weight_48_V_addr"/></StgValue>
</operation>

<operation id="475" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1054">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="742" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader54:44  %weight_49_V_addr = getelementptr [96 x i8]* %weight_49_V, i32 0, i32 %ci_cast7

]]></Node>
<StgValue><ssdm name="weight_49_V_addr"/></StgValue>
</operation>

<operation id="476" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1054">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="743" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader54:45  %weight_50_V_addr = getelementptr [96 x i8]* %weight_50_V, i32 0, i32 %ci_cast7

]]></Node>
<StgValue><ssdm name="weight_50_V_addr"/></StgValue>
</operation>

<operation id="477" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1054">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="744" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader54:46  %weight_51_V_addr = getelementptr [96 x i8]* %weight_51_V, i32 0, i32 %ci_cast7

]]></Node>
<StgValue><ssdm name="weight_51_V_addr"/></StgValue>
</operation>

<operation id="478" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1054">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="745" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader54:47  %weight_52_V_addr = getelementptr [96 x i8]* %weight_52_V, i32 0, i32 %ci_cast7

]]></Node>
<StgValue><ssdm name="weight_52_V_addr"/></StgValue>
</operation>

<operation id="479" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1054">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="746" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader54:48  %weight_53_V_addr = getelementptr [96 x i8]* %weight_53_V, i32 0, i32 %ci_cast7

]]></Node>
<StgValue><ssdm name="weight_53_V_addr"/></StgValue>
</operation>

<operation id="480" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1054">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="747" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader54:49  %weight_54_V_addr = getelementptr [96 x i8]* %weight_54_V, i32 0, i32 %ci_cast7

]]></Node>
<StgValue><ssdm name="weight_54_V_addr"/></StgValue>
</operation>

<operation id="481" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1054">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="748" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader54:50  %weight_55_V_addr = getelementptr [96 x i8]* %weight_55_V, i32 0, i32 %ci_cast7

]]></Node>
<StgValue><ssdm name="weight_55_V_addr"/></StgValue>
</operation>

<operation id="482" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1054">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="749" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader54:51  %weight_56_V_addr = getelementptr [96 x i8]* %weight_56_V, i32 0, i32 %ci_cast7

]]></Node>
<StgValue><ssdm name="weight_56_V_addr"/></StgValue>
</operation>

<operation id="483" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1054">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="750" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader54:52  %weight_57_V_addr = getelementptr [96 x i8]* %weight_57_V, i32 0, i32 %ci_cast7

]]></Node>
<StgValue><ssdm name="weight_57_V_addr"/></StgValue>
</operation>

<operation id="484" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1054">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="751" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader54:53  %weight_58_V_addr = getelementptr [96 x i8]* %weight_58_V, i32 0, i32 %ci_cast7

]]></Node>
<StgValue><ssdm name="weight_58_V_addr"/></StgValue>
</operation>

<operation id="485" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1054">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader54:54  %weight_59_V_addr = getelementptr [96 x i8]* %weight_59_V, i32 0, i32 %ci_cast7

]]></Node>
<StgValue><ssdm name="weight_59_V_addr"/></StgValue>
</operation>

<operation id="486" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1054">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="753" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader54:55  %weight_60_V_addr = getelementptr [96 x i8]* %weight_60_V, i32 0, i32 %ci_cast7

]]></Node>
<StgValue><ssdm name="weight_60_V_addr"/></StgValue>
</operation>

<operation id="487" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1054">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="754" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader54:56  %weight_61_V_addr = getelementptr [96 x i8]* %weight_61_V, i32 0, i32 %ci_cast7

]]></Node>
<StgValue><ssdm name="weight_61_V_addr"/></StgValue>
</operation>

<operation id="488" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1054">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="755" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader54:57  %weight_62_V_addr = getelementptr [96 x i8]* %weight_62_V, i32 0, i32 %ci_cast7

]]></Node>
<StgValue><ssdm name="weight_62_V_addr"/></StgValue>
</operation>

<operation id="489" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1054">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="756" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader54:58  %weight_63_V_addr = getelementptr [96 x i8]* %weight_63_V, i32 0, i32 %ci_cast7

]]></Node>
<StgValue><ssdm name="weight_63_V_addr"/></StgValue>
</operation>

<operation id="490" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1054">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="757" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader54:59  %weight_64_V_addr = getelementptr [96 x i8]* %weight_64_V, i32 0, i32 %ci_cast7

]]></Node>
<StgValue><ssdm name="weight_64_V_addr"/></StgValue>
</operation>

<operation id="491" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1054">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="758" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader54:60  %weight_65_V_addr = getelementptr [96 x i8]* %weight_65_V, i32 0, i32 %ci_cast7

]]></Node>
<StgValue><ssdm name="weight_65_V_addr"/></StgValue>
</operation>

<operation id="492" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1054">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="759" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader54:61  %weight_66_V_addr = getelementptr [96 x i8]* %weight_66_V, i32 0, i32 %ci_cast7

]]></Node>
<StgValue><ssdm name="weight_66_V_addr"/></StgValue>
</operation>

<operation id="493" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1054">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="760" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader54:62  %weight_67_V_addr = getelementptr [96 x i8]* %weight_67_V, i32 0, i32 %ci_cast7

]]></Node>
<StgValue><ssdm name="weight_67_V_addr"/></StgValue>
</operation>

<operation id="494" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1054">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="761" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader54:63  %weight_68_V_addr = getelementptr [96 x i8]* %weight_68_V, i32 0, i32 %ci_cast7

]]></Node>
<StgValue><ssdm name="weight_68_V_addr"/></StgValue>
</operation>

<operation id="495" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1054">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="762" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader54:64  %weight_69_V_addr = getelementptr [96 x i8]* %weight_69_V, i32 0, i32 %ci_cast7

]]></Node>
<StgValue><ssdm name="weight_69_V_addr"/></StgValue>
</operation>

<operation id="496" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1054">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="763" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader54:65  %weight_70_V_addr = getelementptr [96 x i8]* %weight_70_V, i32 0, i32 %ci_cast7

]]></Node>
<StgValue><ssdm name="weight_70_V_addr"/></StgValue>
</operation>

<operation id="497" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1054">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="764" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader54:66  %weight_71_V_addr = getelementptr [96 x i8]* %weight_71_V, i32 0, i32 %ci_cast7

]]></Node>
<StgValue><ssdm name="weight_71_V_addr"/></StgValue>
</operation>

<operation id="498" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1054">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="765" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader54:67  %exitcond22 = icmp eq i7 %ci, -32

]]></Node>
<StgValue><ssdm name="exitcond22"/></StgValue>
</operation>

<operation id="499" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1054">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="766" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader54:68  %empty_77 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 96, i64 96, i64 96)

]]></Node>
<StgValue><ssdm name="empty_77"/></StgValue>
</operation>

<operation id="500" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1054">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="767" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader54:69  %ci_6 = add i7 1, %ci

]]></Node>
<StgValue><ssdm name="ci_6"/></StgValue>
</operation>

<operation id="501" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1054">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="768" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader54:70  br i1 %exitcond22, label %2, label %.preheader53.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="502" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1056">
<or_exp><and_exp><literal name="exitcond22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1085" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:0  %w_19 = add i3 %w2, 1

]]></Node>
<StgValue><ssdm name="w_19"/></StgValue>
</operation>

<operation id="503" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1056">
<or_exp><and_exp><literal name="exitcond22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1086" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.preheader55

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="504" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1057">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="772" bw="8" op_0_bw="12">
<![CDATA[
.preheader53.preheader:2  %input_V_load = load i8* %input_V_addr, align 1

]]></Node>
<StgValue><ssdm name="input_V_load"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="505" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1058">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="770" bw="8" op_0_bw="7">
<![CDATA[
.preheader53.preheader:0  %weight_0_V_load = load i8* %weight_0_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_0_V_load"/></StgValue>
</operation>

<operation id="506" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1058">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="8" op_0_bw="7">
<![CDATA[
.preheader53.preheader:1  %weight_48_V_load = load i8* %weight_48_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_48_V_load"/></StgValue>
</operation>

<operation id="507" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1058">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="772" bw="8" op_0_bw="12">
<![CDATA[
.preheader53.preheader:2  %input_V_load = load i8* %input_V_addr, align 1

]]></Node>
<StgValue><ssdm name="input_V_load"/></StgValue>
</operation>

<operation id="508" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1058">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="784" bw="8" op_0_bw="7">
<![CDATA[
.preheader53.preheader:14  %weight_1_V_load = load i8* %weight_1_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_1_V_load"/></StgValue>
</operation>

<operation id="509" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1058">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="785" bw="8" op_0_bw="7">
<![CDATA[
.preheader53.preheader:15  %weight_49_V_load = load i8* %weight_49_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_49_V_load"/></StgValue>
</operation>

<operation id="510" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1058">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="797" bw="8" op_0_bw="7">
<![CDATA[
.preheader53.preheader:27  %weight_2_V_load = load i8* %weight_2_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_2_V_load"/></StgValue>
</operation>

<operation id="511" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1058">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="798" bw="8" op_0_bw="7">
<![CDATA[
.preheader53.preheader:28  %weight_50_V_load = load i8* %weight_50_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_50_V_load"/></StgValue>
</operation>

<operation id="512" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1058">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="810" bw="8" op_0_bw="7">
<![CDATA[
.preheader53.preheader:40  %weight_3_V_load = load i8* %weight_3_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_3_V_load"/></StgValue>
</operation>

<operation id="513" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1058">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="811" bw="8" op_0_bw="7">
<![CDATA[
.preheader53.preheader:41  %weight_51_V_load = load i8* %weight_51_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_51_V_load"/></StgValue>
</operation>

<operation id="514" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1058">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="823" bw="8" op_0_bw="7">
<![CDATA[
.preheader53.preheader:53  %weight_4_V_load = load i8* %weight_4_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_4_V_load"/></StgValue>
</operation>

<operation id="515" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1058">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="824" bw="8" op_0_bw="7">
<![CDATA[
.preheader53.preheader:54  %weight_52_V_load = load i8* %weight_52_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_52_V_load"/></StgValue>
</operation>

<operation id="516" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1058">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="836" bw="8" op_0_bw="7">
<![CDATA[
.preheader53.preheader:66  %weight_5_V_load = load i8* %weight_5_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_5_V_load"/></StgValue>
</operation>

<operation id="517" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1058">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="837" bw="8" op_0_bw="7">
<![CDATA[
.preheader53.preheader:67  %weight_53_V_load = load i8* %weight_53_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_53_V_load"/></StgValue>
</operation>

<operation id="518" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1058">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="849" bw="8" op_0_bw="7">
<![CDATA[
.preheader53.preheader:79  %weight_6_V_load = load i8* %weight_6_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_6_V_load"/></StgValue>
</operation>

<operation id="519" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1058">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="850" bw="8" op_0_bw="7">
<![CDATA[
.preheader53.preheader:80  %weight_54_V_load = load i8* %weight_54_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_54_V_load"/></StgValue>
</operation>

<operation id="520" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1058">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="862" bw="8" op_0_bw="7">
<![CDATA[
.preheader53.preheader:92  %weight_7_V_load = load i8* %weight_7_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_7_V_load"/></StgValue>
</operation>

<operation id="521" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1058">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="863" bw="8" op_0_bw="7">
<![CDATA[
.preheader53.preheader:93  %weight_55_V_load = load i8* %weight_55_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_55_V_load"/></StgValue>
</operation>

<operation id="522" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1058">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="875" bw="8" op_0_bw="7">
<![CDATA[
.preheader53.preheader:105  %weight_8_V_load = load i8* %weight_8_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_8_V_load"/></StgValue>
</operation>

<operation id="523" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1058">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="876" bw="8" op_0_bw="7">
<![CDATA[
.preheader53.preheader:106  %weight_56_V_load = load i8* %weight_56_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_56_V_load"/></StgValue>
</operation>

<operation id="524" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1058">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="888" bw="8" op_0_bw="7">
<![CDATA[
.preheader53.preheader:118  %weight_9_V_load = load i8* %weight_9_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_9_V_load"/></StgValue>
</operation>

<operation id="525" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1058">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="889" bw="8" op_0_bw="7">
<![CDATA[
.preheader53.preheader:119  %weight_57_V_load = load i8* %weight_57_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_57_V_load"/></StgValue>
</operation>

<operation id="526" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1058">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="901" bw="8" op_0_bw="7">
<![CDATA[
.preheader53.preheader:131  %weight_10_V_load = load i8* %weight_10_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_10_V_load"/></StgValue>
</operation>

<operation id="527" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1058">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="902" bw="8" op_0_bw="7">
<![CDATA[
.preheader53.preheader:132  %weight_58_V_load = load i8* %weight_58_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_58_V_load"/></StgValue>
</operation>

<operation id="528" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1058">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="914" bw="8" op_0_bw="7">
<![CDATA[
.preheader53.preheader:144  %weight_11_V_load = load i8* %weight_11_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_11_V_load"/></StgValue>
</operation>

<operation id="529" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1058">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="915" bw="8" op_0_bw="7">
<![CDATA[
.preheader53.preheader:145  %weight_59_V_load = load i8* %weight_59_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_59_V_load"/></StgValue>
</operation>

<operation id="530" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1058">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="927" bw="8" op_0_bw="7">
<![CDATA[
.preheader53.preheader:157  %weight_12_V_load = load i8* %weight_12_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_12_V_load"/></StgValue>
</operation>

<operation id="531" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1058">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="928" bw="8" op_0_bw="7">
<![CDATA[
.preheader53.preheader:158  %weight_60_V_load = load i8* %weight_60_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_60_V_load"/></StgValue>
</operation>

<operation id="532" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1058">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="940" bw="8" op_0_bw="7">
<![CDATA[
.preheader53.preheader:170  %weight_13_V_load = load i8* %weight_13_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_13_V_load"/></StgValue>
</operation>

<operation id="533" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1058">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="941" bw="8" op_0_bw="7">
<![CDATA[
.preheader53.preheader:171  %weight_61_V_load = load i8* %weight_61_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_61_V_load"/></StgValue>
</operation>

<operation id="534" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1058">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="953" bw="8" op_0_bw="7">
<![CDATA[
.preheader53.preheader:183  %weight_14_V_load = load i8* %weight_14_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_14_V_load"/></StgValue>
</operation>

<operation id="535" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1058">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="954" bw="8" op_0_bw="7">
<![CDATA[
.preheader53.preheader:184  %weight_62_V_load = load i8* %weight_62_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_62_V_load"/></StgValue>
</operation>

<operation id="536" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1058">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="966" bw="8" op_0_bw="7">
<![CDATA[
.preheader53.preheader:196  %weight_15_V_load = load i8* %weight_15_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_15_V_load"/></StgValue>
</operation>

<operation id="537" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1058">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="967" bw="8" op_0_bw="7">
<![CDATA[
.preheader53.preheader:197  %weight_63_V_load = load i8* %weight_63_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_63_V_load"/></StgValue>
</operation>

<operation id="538" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1058">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="979" bw="8" op_0_bw="7">
<![CDATA[
.preheader53.preheader:209  %weight_16_V_load = load i8* %weight_16_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_16_V_load"/></StgValue>
</operation>

<operation id="539" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1058">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="980" bw="8" op_0_bw="7">
<![CDATA[
.preheader53.preheader:210  %weight_64_V_load = load i8* %weight_64_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_64_V_load"/></StgValue>
</operation>

<operation id="540" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1058">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="992" bw="8" op_0_bw="7">
<![CDATA[
.preheader53.preheader:222  %weight_17_V_load = load i8* %weight_17_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_17_V_load"/></StgValue>
</operation>

<operation id="541" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1058">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="993" bw="8" op_0_bw="7">
<![CDATA[
.preheader53.preheader:223  %weight_65_V_load = load i8* %weight_65_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_65_V_load"/></StgValue>
</operation>

<operation id="542" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1058">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1005" bw="8" op_0_bw="7">
<![CDATA[
.preheader53.preheader:235  %weight_18_V_load = load i8* %weight_18_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_18_V_load"/></StgValue>
</operation>

<operation id="543" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1058">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1006" bw="8" op_0_bw="7">
<![CDATA[
.preheader53.preheader:236  %weight_66_V_load = load i8* %weight_66_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_66_V_load"/></StgValue>
</operation>

<operation id="544" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1058">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1018" bw="8" op_0_bw="7">
<![CDATA[
.preheader53.preheader:248  %weight_19_V_load = load i8* %weight_19_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_19_V_load"/></StgValue>
</operation>

<operation id="545" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1058">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1019" bw="8" op_0_bw="7">
<![CDATA[
.preheader53.preheader:249  %weight_67_V_load = load i8* %weight_67_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_67_V_load"/></StgValue>
</operation>

<operation id="546" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1058">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1031" bw="8" op_0_bw="7">
<![CDATA[
.preheader53.preheader:261  %weight_20_V_load = load i8* %weight_20_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_20_V_load"/></StgValue>
</operation>

<operation id="547" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1058">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1032" bw="8" op_0_bw="7">
<![CDATA[
.preheader53.preheader:262  %weight_68_V_load = load i8* %weight_68_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_68_V_load"/></StgValue>
</operation>

<operation id="548" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1058">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1044" bw="8" op_0_bw="7">
<![CDATA[
.preheader53.preheader:274  %weight_21_V_load = load i8* %weight_21_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_21_V_load"/></StgValue>
</operation>

<operation id="549" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1058">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1045" bw="8" op_0_bw="7">
<![CDATA[
.preheader53.preheader:275  %weight_69_V_load = load i8* %weight_69_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_69_V_load"/></StgValue>
</operation>

<operation id="550" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1058">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1057" bw="8" op_0_bw="7">
<![CDATA[
.preheader53.preheader:287  %weight_22_V_load = load i8* %weight_22_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_22_V_load"/></StgValue>
</operation>

<operation id="551" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1058">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1058" bw="8" op_0_bw="7">
<![CDATA[
.preheader53.preheader:288  %weight_70_V_load = load i8* %weight_70_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_70_V_load"/></StgValue>
</operation>

<operation id="552" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1058">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1070" bw="8" op_0_bw="7">
<![CDATA[
.preheader53.preheader:300  %weight_23_V_load = load i8* %weight_23_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_23_V_load"/></StgValue>
</operation>

<operation id="553" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1058">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1071" bw="8" op_0_bw="7">
<![CDATA[
.preheader53.preheader:301  %weight_71_V_load = load i8* %weight_71_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_71_V_load"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="554" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1059">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="770" bw="8" op_0_bw="7">
<![CDATA[
.preheader53.preheader:0  %weight_0_V_load = load i8* %weight_0_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_0_V_load"/></StgValue>
</operation>

<operation id="555" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1059">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="8" op_0_bw="7">
<![CDATA[
.preheader53.preheader:1  %weight_48_V_load = load i8* %weight_48_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_48_V_load"/></StgValue>
</operation>

<operation id="556" st_id="11" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1059">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="773" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader53.preheader:3  %MUL_DP_ret71 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_0_V_load, i8 %weight_48_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret71"/></StgValue>
</operation>

<operation id="557" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1059">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="784" bw="8" op_0_bw="7">
<![CDATA[
.preheader53.preheader:14  %weight_1_V_load = load i8* %weight_1_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_1_V_load"/></StgValue>
</operation>

<operation id="558" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1059">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="785" bw="8" op_0_bw="7">
<![CDATA[
.preheader53.preheader:15  %weight_49_V_load = load i8* %weight_49_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_49_V_load"/></StgValue>
</operation>

<operation id="559" st_id="11" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1059">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="786" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader53.preheader:16  %MUL_DP_ret72 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_1_V_load, i8 %weight_49_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret72"/></StgValue>
</operation>

<operation id="560" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1059">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="797" bw="8" op_0_bw="7">
<![CDATA[
.preheader53.preheader:27  %weight_2_V_load = load i8* %weight_2_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_2_V_load"/></StgValue>
</operation>

<operation id="561" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1059">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="798" bw="8" op_0_bw="7">
<![CDATA[
.preheader53.preheader:28  %weight_50_V_load = load i8* %weight_50_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_50_V_load"/></StgValue>
</operation>

<operation id="562" st_id="11" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1059">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="799" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader53.preheader:29  %MUL_DP_ret73 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_2_V_load, i8 %weight_50_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret73"/></StgValue>
</operation>

<operation id="563" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1059">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="810" bw="8" op_0_bw="7">
<![CDATA[
.preheader53.preheader:40  %weight_3_V_load = load i8* %weight_3_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_3_V_load"/></StgValue>
</operation>

<operation id="564" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1059">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="811" bw="8" op_0_bw="7">
<![CDATA[
.preheader53.preheader:41  %weight_51_V_load = load i8* %weight_51_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_51_V_load"/></StgValue>
</operation>

<operation id="565" st_id="11" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1059">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="812" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader53.preheader:42  %MUL_DP_ret74 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_3_V_load, i8 %weight_51_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret74"/></StgValue>
</operation>

<operation id="566" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1059">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="823" bw="8" op_0_bw="7">
<![CDATA[
.preheader53.preheader:53  %weight_4_V_load = load i8* %weight_4_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_4_V_load"/></StgValue>
</operation>

<operation id="567" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1059">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="824" bw="8" op_0_bw="7">
<![CDATA[
.preheader53.preheader:54  %weight_52_V_load = load i8* %weight_52_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_52_V_load"/></StgValue>
</operation>

<operation id="568" st_id="11" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1059">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="825" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader53.preheader:55  %MUL_DP_ret75 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_4_V_load, i8 %weight_52_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret75"/></StgValue>
</operation>

<operation id="569" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1059">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="836" bw="8" op_0_bw="7">
<![CDATA[
.preheader53.preheader:66  %weight_5_V_load = load i8* %weight_5_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_5_V_load"/></StgValue>
</operation>

<operation id="570" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1059">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="837" bw="8" op_0_bw="7">
<![CDATA[
.preheader53.preheader:67  %weight_53_V_load = load i8* %weight_53_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_53_V_load"/></StgValue>
</operation>

<operation id="571" st_id="11" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1059">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="838" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader53.preheader:68  %MUL_DP_ret76 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_5_V_load, i8 %weight_53_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret76"/></StgValue>
</operation>

<operation id="572" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1059">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="849" bw="8" op_0_bw="7">
<![CDATA[
.preheader53.preheader:79  %weight_6_V_load = load i8* %weight_6_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_6_V_load"/></StgValue>
</operation>

<operation id="573" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1059">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="850" bw="8" op_0_bw="7">
<![CDATA[
.preheader53.preheader:80  %weight_54_V_load = load i8* %weight_54_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_54_V_load"/></StgValue>
</operation>

<operation id="574" st_id="11" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1059">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="851" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader53.preheader:81  %MUL_DP_ret77 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_6_V_load, i8 %weight_54_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret77"/></StgValue>
</operation>

<operation id="575" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1059">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="862" bw="8" op_0_bw="7">
<![CDATA[
.preheader53.preheader:92  %weight_7_V_load = load i8* %weight_7_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_7_V_load"/></StgValue>
</operation>

<operation id="576" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1059">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="863" bw="8" op_0_bw="7">
<![CDATA[
.preheader53.preheader:93  %weight_55_V_load = load i8* %weight_55_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_55_V_load"/></StgValue>
</operation>

<operation id="577" st_id="11" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1059">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="864" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader53.preheader:94  %MUL_DP_ret78 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_7_V_load, i8 %weight_55_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret78"/></StgValue>
</operation>

<operation id="578" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1059">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="875" bw="8" op_0_bw="7">
<![CDATA[
.preheader53.preheader:105  %weight_8_V_load = load i8* %weight_8_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_8_V_load"/></StgValue>
</operation>

<operation id="579" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1059">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="876" bw="8" op_0_bw="7">
<![CDATA[
.preheader53.preheader:106  %weight_56_V_load = load i8* %weight_56_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_56_V_load"/></StgValue>
</operation>

<operation id="580" st_id="11" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1059">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="877" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader53.preheader:107  %MUL_DP_ret79 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_8_V_load, i8 %weight_56_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret79"/></StgValue>
</operation>

<operation id="581" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1059">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="888" bw="8" op_0_bw="7">
<![CDATA[
.preheader53.preheader:118  %weight_9_V_load = load i8* %weight_9_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_9_V_load"/></StgValue>
</operation>

<operation id="582" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1059">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="889" bw="8" op_0_bw="7">
<![CDATA[
.preheader53.preheader:119  %weight_57_V_load = load i8* %weight_57_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_57_V_load"/></StgValue>
</operation>

<operation id="583" st_id="11" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1059">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="890" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader53.preheader:120  %MUL_DP_ret80 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_9_V_load, i8 %weight_57_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret80"/></StgValue>
</operation>

<operation id="584" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1059">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="901" bw="8" op_0_bw="7">
<![CDATA[
.preheader53.preheader:131  %weight_10_V_load = load i8* %weight_10_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_10_V_load"/></StgValue>
</operation>

<operation id="585" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1059">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="902" bw="8" op_0_bw="7">
<![CDATA[
.preheader53.preheader:132  %weight_58_V_load = load i8* %weight_58_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_58_V_load"/></StgValue>
</operation>

<operation id="586" st_id="11" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1059">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="903" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader53.preheader:133  %MUL_DP_ret81 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_10_V_load, i8 %weight_58_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret81"/></StgValue>
</operation>

<operation id="587" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1059">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="914" bw="8" op_0_bw="7">
<![CDATA[
.preheader53.preheader:144  %weight_11_V_load = load i8* %weight_11_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_11_V_load"/></StgValue>
</operation>

<operation id="588" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1059">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="915" bw="8" op_0_bw="7">
<![CDATA[
.preheader53.preheader:145  %weight_59_V_load = load i8* %weight_59_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_59_V_load"/></StgValue>
</operation>

<operation id="589" st_id="11" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1059">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="916" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader53.preheader:146  %MUL_DP_ret82 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_11_V_load, i8 %weight_59_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret82"/></StgValue>
</operation>

<operation id="590" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1059">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="927" bw="8" op_0_bw="7">
<![CDATA[
.preheader53.preheader:157  %weight_12_V_load = load i8* %weight_12_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_12_V_load"/></StgValue>
</operation>

<operation id="591" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1059">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="928" bw="8" op_0_bw="7">
<![CDATA[
.preheader53.preheader:158  %weight_60_V_load = load i8* %weight_60_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_60_V_load"/></StgValue>
</operation>

<operation id="592" st_id="11" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1059">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="929" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader53.preheader:159  %MUL_DP_ret83 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_12_V_load, i8 %weight_60_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret83"/></StgValue>
</operation>

<operation id="593" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1059">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="940" bw="8" op_0_bw="7">
<![CDATA[
.preheader53.preheader:170  %weight_13_V_load = load i8* %weight_13_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_13_V_load"/></StgValue>
</operation>

<operation id="594" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1059">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="941" bw="8" op_0_bw="7">
<![CDATA[
.preheader53.preheader:171  %weight_61_V_load = load i8* %weight_61_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_61_V_load"/></StgValue>
</operation>

<operation id="595" st_id="11" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1059">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="942" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader53.preheader:172  %MUL_DP_ret84 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_13_V_load, i8 %weight_61_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret84"/></StgValue>
</operation>

<operation id="596" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1059">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="953" bw="8" op_0_bw="7">
<![CDATA[
.preheader53.preheader:183  %weight_14_V_load = load i8* %weight_14_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_14_V_load"/></StgValue>
</operation>

<operation id="597" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1059">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="954" bw="8" op_0_bw="7">
<![CDATA[
.preheader53.preheader:184  %weight_62_V_load = load i8* %weight_62_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_62_V_load"/></StgValue>
</operation>

<operation id="598" st_id="11" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1059">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="955" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader53.preheader:185  %MUL_DP_ret85 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_14_V_load, i8 %weight_62_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret85"/></StgValue>
</operation>

<operation id="599" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1059">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="966" bw="8" op_0_bw="7">
<![CDATA[
.preheader53.preheader:196  %weight_15_V_load = load i8* %weight_15_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_15_V_load"/></StgValue>
</operation>

<operation id="600" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1059">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="967" bw="8" op_0_bw="7">
<![CDATA[
.preheader53.preheader:197  %weight_63_V_load = load i8* %weight_63_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_63_V_load"/></StgValue>
</operation>

<operation id="601" st_id="11" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1059">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="968" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader53.preheader:198  %MUL_DP_ret86 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_15_V_load, i8 %weight_63_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret86"/></StgValue>
</operation>

<operation id="602" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1059">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="979" bw="8" op_0_bw="7">
<![CDATA[
.preheader53.preheader:209  %weight_16_V_load = load i8* %weight_16_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_16_V_load"/></StgValue>
</operation>

<operation id="603" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1059">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="980" bw="8" op_0_bw="7">
<![CDATA[
.preheader53.preheader:210  %weight_64_V_load = load i8* %weight_64_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_64_V_load"/></StgValue>
</operation>

<operation id="604" st_id="11" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1059">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="981" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader53.preheader:211  %MUL_DP_ret87 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_16_V_load, i8 %weight_64_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret87"/></StgValue>
</operation>

<operation id="605" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1059">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="992" bw="8" op_0_bw="7">
<![CDATA[
.preheader53.preheader:222  %weight_17_V_load = load i8* %weight_17_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_17_V_load"/></StgValue>
</operation>

<operation id="606" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1059">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="993" bw="8" op_0_bw="7">
<![CDATA[
.preheader53.preheader:223  %weight_65_V_load = load i8* %weight_65_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_65_V_load"/></StgValue>
</operation>

<operation id="607" st_id="11" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1059">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="994" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader53.preheader:224  %MUL_DP_ret88 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_17_V_load, i8 %weight_65_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret88"/></StgValue>
</operation>

<operation id="608" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1059">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1005" bw="8" op_0_bw="7">
<![CDATA[
.preheader53.preheader:235  %weight_18_V_load = load i8* %weight_18_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_18_V_load"/></StgValue>
</operation>

<operation id="609" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1059">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1006" bw="8" op_0_bw="7">
<![CDATA[
.preheader53.preheader:236  %weight_66_V_load = load i8* %weight_66_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_66_V_load"/></StgValue>
</operation>

<operation id="610" st_id="11" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1059">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1007" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader53.preheader:237  %MUL_DP_ret89 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_18_V_load, i8 %weight_66_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret89"/></StgValue>
</operation>

<operation id="611" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1059">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1018" bw="8" op_0_bw="7">
<![CDATA[
.preheader53.preheader:248  %weight_19_V_load = load i8* %weight_19_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_19_V_load"/></StgValue>
</operation>

<operation id="612" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1059">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1019" bw="8" op_0_bw="7">
<![CDATA[
.preheader53.preheader:249  %weight_67_V_load = load i8* %weight_67_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_67_V_load"/></StgValue>
</operation>

<operation id="613" st_id="11" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1059">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1020" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader53.preheader:250  %MUL_DP_ret90 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_19_V_load, i8 %weight_67_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret90"/></StgValue>
</operation>

<operation id="614" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1059">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1031" bw="8" op_0_bw="7">
<![CDATA[
.preheader53.preheader:261  %weight_20_V_load = load i8* %weight_20_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_20_V_load"/></StgValue>
</operation>

<operation id="615" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1059">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1032" bw="8" op_0_bw="7">
<![CDATA[
.preheader53.preheader:262  %weight_68_V_load = load i8* %weight_68_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_68_V_load"/></StgValue>
</operation>

<operation id="616" st_id="11" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1059">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1033" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader53.preheader:263  %MUL_DP_ret91 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_20_V_load, i8 %weight_68_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret91"/></StgValue>
</operation>

<operation id="617" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1059">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1044" bw="8" op_0_bw="7">
<![CDATA[
.preheader53.preheader:274  %weight_21_V_load = load i8* %weight_21_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_21_V_load"/></StgValue>
</operation>

<operation id="618" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1059">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1045" bw="8" op_0_bw="7">
<![CDATA[
.preheader53.preheader:275  %weight_69_V_load = load i8* %weight_69_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_69_V_load"/></StgValue>
</operation>

<operation id="619" st_id="11" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1059">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1046" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader53.preheader:276  %MUL_DP_ret92 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_21_V_load, i8 %weight_69_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret92"/></StgValue>
</operation>

<operation id="620" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1059">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1057" bw="8" op_0_bw="7">
<![CDATA[
.preheader53.preheader:287  %weight_22_V_load = load i8* %weight_22_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_22_V_load"/></StgValue>
</operation>

<operation id="621" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1059">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1058" bw="8" op_0_bw="7">
<![CDATA[
.preheader53.preheader:288  %weight_70_V_load = load i8* %weight_70_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_70_V_load"/></StgValue>
</operation>

<operation id="622" st_id="11" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1059">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1059" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader53.preheader:289  %MUL_DP_ret93 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_22_V_load, i8 %weight_70_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret93"/></StgValue>
</operation>

<operation id="623" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1059">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1070" bw="8" op_0_bw="7">
<![CDATA[
.preheader53.preheader:300  %weight_23_V_load = load i8* %weight_23_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_23_V_load"/></StgValue>
</operation>

<operation id="624" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1059">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1071" bw="8" op_0_bw="7">
<![CDATA[
.preheader53.preheader:301  %weight_71_V_load = load i8* %weight_71_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_71_V_load"/></StgValue>
</operation>

<operation id="625" st_id="11" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1059">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1072" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader53.preheader:302  %MUL_DP_ret94 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_23_V_load, i8 %weight_71_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret94"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="626" st_id="12" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1060">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="773" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader53.preheader:3  %MUL_DP_ret71 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_0_V_load, i8 %weight_48_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret71"/></StgValue>
</operation>

<operation id="627" st_id="12" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1060">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="786" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader53.preheader:16  %MUL_DP_ret72 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_1_V_load, i8 %weight_49_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret72"/></StgValue>
</operation>

<operation id="628" st_id="12" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1060">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="799" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader53.preheader:29  %MUL_DP_ret73 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_2_V_load, i8 %weight_50_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret73"/></StgValue>
</operation>

<operation id="629" st_id="12" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1060">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="812" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader53.preheader:42  %MUL_DP_ret74 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_3_V_load, i8 %weight_51_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret74"/></StgValue>
</operation>

<operation id="630" st_id="12" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1060">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="825" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader53.preheader:55  %MUL_DP_ret75 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_4_V_load, i8 %weight_52_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret75"/></StgValue>
</operation>

<operation id="631" st_id="12" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1060">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="838" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader53.preheader:68  %MUL_DP_ret76 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_5_V_load, i8 %weight_53_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret76"/></StgValue>
</operation>

<operation id="632" st_id="12" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1060">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="851" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader53.preheader:81  %MUL_DP_ret77 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_6_V_load, i8 %weight_54_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret77"/></StgValue>
</operation>

<operation id="633" st_id="12" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1060">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="864" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader53.preheader:94  %MUL_DP_ret78 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_7_V_load, i8 %weight_55_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret78"/></StgValue>
</operation>

<operation id="634" st_id="12" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1060">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="877" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader53.preheader:107  %MUL_DP_ret79 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_8_V_load, i8 %weight_56_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret79"/></StgValue>
</operation>

<operation id="635" st_id="12" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1060">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="890" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader53.preheader:120  %MUL_DP_ret80 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_9_V_load, i8 %weight_57_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret80"/></StgValue>
</operation>

<operation id="636" st_id="12" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1060">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="903" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader53.preheader:133  %MUL_DP_ret81 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_10_V_load, i8 %weight_58_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret81"/></StgValue>
</operation>

<operation id="637" st_id="12" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1060">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="916" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader53.preheader:146  %MUL_DP_ret82 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_11_V_load, i8 %weight_59_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret82"/></StgValue>
</operation>

<operation id="638" st_id="12" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1060">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="929" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader53.preheader:159  %MUL_DP_ret83 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_12_V_load, i8 %weight_60_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret83"/></StgValue>
</operation>

<operation id="639" st_id="12" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1060">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="942" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader53.preheader:172  %MUL_DP_ret84 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_13_V_load, i8 %weight_61_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret84"/></StgValue>
</operation>

<operation id="640" st_id="12" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1060">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="955" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader53.preheader:185  %MUL_DP_ret85 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_14_V_load, i8 %weight_62_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret85"/></StgValue>
</operation>

<operation id="641" st_id="12" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1060">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="968" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader53.preheader:198  %MUL_DP_ret86 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_15_V_load, i8 %weight_63_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret86"/></StgValue>
</operation>

<operation id="642" st_id="12" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1060">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="981" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader53.preheader:211  %MUL_DP_ret87 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_16_V_load, i8 %weight_64_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret87"/></StgValue>
</operation>

<operation id="643" st_id="12" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1060">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="994" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader53.preheader:224  %MUL_DP_ret88 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_17_V_load, i8 %weight_65_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret88"/></StgValue>
</operation>

<operation id="644" st_id="12" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1060">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1007" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader53.preheader:237  %MUL_DP_ret89 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_18_V_load, i8 %weight_66_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret89"/></StgValue>
</operation>

<operation id="645" st_id="12" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1060">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1020" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader53.preheader:250  %MUL_DP_ret90 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_19_V_load, i8 %weight_67_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret90"/></StgValue>
</operation>

<operation id="646" st_id="12" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1060">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1033" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader53.preheader:263  %MUL_DP_ret91 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_20_V_load, i8 %weight_68_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret91"/></StgValue>
</operation>

<operation id="647" st_id="12" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1060">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1046" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader53.preheader:276  %MUL_DP_ret92 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_21_V_load, i8 %weight_69_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret92"/></StgValue>
</operation>

<operation id="648" st_id="12" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1060">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1059" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader53.preheader:289  %MUL_DP_ret93 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_22_V_load, i8 %weight_70_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret93"/></StgValue>
</operation>

<operation id="649" st_id="12" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1060">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1072" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader53.preheader:302  %MUL_DP_ret94 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_23_V_load, i8 %weight_71_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret94"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="650" st_id="13" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1061">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="773" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader53.preheader:3  %MUL_DP_ret71 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_0_V_load, i8 %weight_48_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret71"/></StgValue>
</operation>

<operation id="651" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1061">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="777" bw="8" op_0_bw="6">
<![CDATA[
.preheader53.preheader:7  %buffer1_1_96_4x4_p_V_335 = load i8* %buffer1_1_96_4x4_p_V_297, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_335"/></StgValue>
</operation>

<operation id="652" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1061">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="781" bw="8" op_0_bw="6">
<![CDATA[
.preheader53.preheader:11  %buffer1_1_96_4x4_p_V_336 = load i8* %buffer1_1_96_4x4_p_V_308, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_336"/></StgValue>
</operation>

<operation id="653" st_id="13" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1061">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="786" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader53.preheader:16  %MUL_DP_ret72 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_1_V_load, i8 %weight_49_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret72"/></StgValue>
</operation>

<operation id="654" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1061">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="8" op_0_bw="6">
<![CDATA[
.preheader53.preheader:20  %buffer1_1_96_4x4_p_V_337 = load i8* %buffer1_1_96_4x4_p_V_294, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_337"/></StgValue>
</operation>

<operation id="655" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1061">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="794" bw="8" op_0_bw="6">
<![CDATA[
.preheader53.preheader:24  %buffer1_1_96_4x4_p_V_338 = load i8* %buffer1_1_96_4x4_p_V_306, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_338"/></StgValue>
</operation>

<operation id="656" st_id="13" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1061">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="799" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader53.preheader:29  %MUL_DP_ret73 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_2_V_load, i8 %weight_50_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret73"/></StgValue>
</operation>

<operation id="657" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1061">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="803" bw="8" op_0_bw="6">
<![CDATA[
.preheader53.preheader:33  %buffer1_1_96_4x4_p_V_339 = load i8* %buffer1_1_96_4x4_p_V_292, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_339"/></StgValue>
</operation>

<operation id="658" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1061">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="807" bw="8" op_0_bw="6">
<![CDATA[
.preheader53.preheader:37  %buffer1_1_96_4x4_p_V_340 = load i8* %buffer1_1_96_4x4_p_V_310, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_340"/></StgValue>
</operation>

<operation id="659" st_id="13" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1061">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="812" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader53.preheader:42  %MUL_DP_ret74 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_3_V_load, i8 %weight_51_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret74"/></StgValue>
</operation>

<operation id="660" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1061">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="816" bw="8" op_0_bw="6">
<![CDATA[
.preheader53.preheader:46  %buffer1_1_96_4x4_p_V_341 = load i8* %buffer1_1_96_4x4_p_V_303, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_341"/></StgValue>
</operation>

<operation id="661" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1061">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="820" bw="8" op_0_bw="6">
<![CDATA[
.preheader53.preheader:50  %buffer1_1_96_4x4_p_V_342 = load i8* %buffer1_1_96_4x4_p_V_325, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_342"/></StgValue>
</operation>

<operation id="662" st_id="13" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1061">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="825" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader53.preheader:55  %MUL_DP_ret75 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_4_V_load, i8 %weight_52_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret75"/></StgValue>
</operation>

<operation id="663" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1061">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="829" bw="8" op_0_bw="6">
<![CDATA[
.preheader53.preheader:59  %buffer1_1_96_4x4_p_V_343 = load i8* %buffer1_1_96_4x4_p_V_307, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_343"/></StgValue>
</operation>

<operation id="664" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1061">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="833" bw="8" op_0_bw="6">
<![CDATA[
.preheader53.preheader:63  %buffer1_1_96_4x4_p_V_344 = load i8* %buffer1_1_96_4x4_p_V_314, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_344"/></StgValue>
</operation>

<operation id="665" st_id="13" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1061">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="838" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader53.preheader:68  %MUL_DP_ret76 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_5_V_load, i8 %weight_53_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret76"/></StgValue>
</operation>

<operation id="666" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1061">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="842" bw="8" op_0_bw="6">
<![CDATA[
.preheader53.preheader:72  %buffer1_1_96_4x4_p_V_345 = load i8* %buffer1_1_96_4x4_p_V_311, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_345"/></StgValue>
</operation>

<operation id="667" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1061">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="846" bw="8" op_0_bw="6">
<![CDATA[
.preheader53.preheader:76  %buffer1_1_96_4x4_p_V_346 = load i8* %buffer1_1_96_4x4_p_V_318, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_346"/></StgValue>
</operation>

<operation id="668" st_id="13" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1061">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="851" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader53.preheader:81  %MUL_DP_ret77 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_6_V_load, i8 %weight_54_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret77"/></StgValue>
</operation>

<operation id="669" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1061">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="855" bw="8" op_0_bw="6">
<![CDATA[
.preheader53.preheader:85  %buffer1_1_96_4x4_p_V_347 = load i8* %buffer1_1_96_4x4_p_V_309, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_347"/></StgValue>
</operation>

<operation id="670" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1061">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="859" bw="8" op_0_bw="6">
<![CDATA[
.preheader53.preheader:89  %buffer1_1_96_4x4_p_V_348 = load i8* %buffer1_1_96_4x4_p_V_317, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_348"/></StgValue>
</operation>

<operation id="671" st_id="13" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1061">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="864" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader53.preheader:94  %MUL_DP_ret78 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_7_V_load, i8 %weight_55_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret78"/></StgValue>
</operation>

<operation id="672" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1061">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="868" bw="8" op_0_bw="6">
<![CDATA[
.preheader53.preheader:98  %buffer1_1_96_4x4_p_V_349 = load i8* %buffer1_1_96_4x4_p_V_322, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_349"/></StgValue>
</operation>

<operation id="673" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1061">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="872" bw="8" op_0_bw="6">
<![CDATA[
.preheader53.preheader:102  %buffer1_1_96_4x4_p_V_350 = load i8* %buffer1_1_96_4x4_p_V_319, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_350"/></StgValue>
</operation>

<operation id="674" st_id="13" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1061">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="877" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader53.preheader:107  %MUL_DP_ret79 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_8_V_load, i8 %weight_56_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret79"/></StgValue>
</operation>

<operation id="675" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1061">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="881" bw="8" op_0_bw="6">
<![CDATA[
.preheader53.preheader:111  %buffer1_1_96_4x4_p_V_351 = load i8* %buffer1_1_96_4x4_p_V_332, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_351"/></StgValue>
</operation>

<operation id="676" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1061">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="885" bw="8" op_0_bw="6">
<![CDATA[
.preheader53.preheader:115  %buffer1_1_96_4x4_p_V_352 = load i8* %buffer1_1_96_4x4_p_V_315, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_352"/></StgValue>
</operation>

<operation id="677" st_id="13" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1061">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="890" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader53.preheader:120  %MUL_DP_ret80 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_9_V_load, i8 %weight_57_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret80"/></StgValue>
</operation>

<operation id="678" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1061">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="894" bw="8" op_0_bw="6">
<![CDATA[
.preheader53.preheader:124  %buffer1_1_96_4x4_p_V_353 = load i8* %buffer1_1_96_4x4_p_V_287, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_353"/></StgValue>
</operation>

<operation id="679" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1061">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="898" bw="8" op_0_bw="6">
<![CDATA[
.preheader53.preheader:128  %buffer1_1_96_4x4_p_V_354 = load i8* %buffer1_1_96_4x4_p_V_312, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_354"/></StgValue>
</operation>

<operation id="680" st_id="13" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1061">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="903" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader53.preheader:133  %MUL_DP_ret81 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_10_V_load, i8 %weight_58_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret81"/></StgValue>
</operation>

<operation id="681" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1061">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="907" bw="8" op_0_bw="6">
<![CDATA[
.preheader53.preheader:137  %buffer1_1_96_4x4_p_V_355 = load i8* %buffer1_1_96_4x4_p_V_298, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_355"/></StgValue>
</operation>

<operation id="682" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1061">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="911" bw="8" op_0_bw="6">
<![CDATA[
.preheader53.preheader:141  %buffer1_1_96_4x4_p_V_356 = load i8* %buffer1_1_96_4x4_p_V_313, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_356"/></StgValue>
</operation>

<operation id="683" st_id="13" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1061">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="916" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader53.preheader:146  %MUL_DP_ret82 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_11_V_load, i8 %weight_59_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret82"/></StgValue>
</operation>

<operation id="684" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1061">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="920" bw="8" op_0_bw="6">
<![CDATA[
.preheader53.preheader:150  %buffer1_1_96_4x4_p_V_357 = load i8* %buffer1_1_96_4x4_p_V_299, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_357"/></StgValue>
</operation>

<operation id="685" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1061">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="924" bw="8" op_0_bw="6">
<![CDATA[
.preheader53.preheader:154  %buffer1_1_96_4x4_p_V_358 = load i8* %buffer1_1_96_4x4_p_V_316, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_358"/></StgValue>
</operation>

<operation id="686" st_id="13" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1061">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="929" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader53.preheader:159  %MUL_DP_ret83 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_12_V_load, i8 %weight_60_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret83"/></StgValue>
</operation>

<operation id="687" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1061">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="933" bw="8" op_0_bw="6">
<![CDATA[
.preheader53.preheader:163  %buffer1_1_96_4x4_p_V_359 = load i8* %buffer1_1_96_4x4_p_V_300, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_359"/></StgValue>
</operation>

<operation id="688" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1061">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="937" bw="8" op_0_bw="6">
<![CDATA[
.preheader53.preheader:167  %buffer1_1_96_4x4_p_V_360 = load i8* %buffer1_1_96_4x4_p_V_333, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_360"/></StgValue>
</operation>

<operation id="689" st_id="13" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1061">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="942" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader53.preheader:172  %MUL_DP_ret84 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_13_V_load, i8 %weight_61_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret84"/></StgValue>
</operation>

<operation id="690" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1061">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="946" bw="8" op_0_bw="6">
<![CDATA[
.preheader53.preheader:176  %buffer1_1_96_4x4_p_V_361 = load i8* %buffer1_1_96_4x4_p_V_288, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_361"/></StgValue>
</operation>

<operation id="691" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1061">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="950" bw="8" op_0_bw="6">
<![CDATA[
.preheader53.preheader:180  %buffer1_1_96_4x4_p_V_362 = load i8* %buffer1_1_96_4x4_p_V_330, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_362"/></StgValue>
</operation>

<operation id="692" st_id="13" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1061">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="955" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader53.preheader:185  %MUL_DP_ret85 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_14_V_load, i8 %weight_62_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret85"/></StgValue>
</operation>

<operation id="693" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1061">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="959" bw="8" op_0_bw="6">
<![CDATA[
.preheader53.preheader:189  %buffer1_1_96_4x4_p_V_363 = load i8* %buffer1_1_96_4x4_p_V_304, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_363"/></StgValue>
</operation>

<operation id="694" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1061">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="963" bw="8" op_0_bw="6">
<![CDATA[
.preheader53.preheader:193  %buffer1_1_96_4x4_p_V_364 = load i8* %buffer1_1_96_4x4_p_V_331, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_364"/></StgValue>
</operation>

<operation id="695" st_id="13" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1061">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="968" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader53.preheader:198  %MUL_DP_ret86 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_15_V_load, i8 %weight_63_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret86"/></StgValue>
</operation>

<operation id="696" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1061">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="972" bw="8" op_0_bw="6">
<![CDATA[
.preheader53.preheader:202  %buffer1_1_96_4x4_p_V_365 = load i8* %buffer1_1_96_4x4_p_V_305, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_365"/></StgValue>
</operation>

<operation id="697" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1061">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="976" bw="8" op_0_bw="6">
<![CDATA[
.preheader53.preheader:206  %buffer1_1_96_4x4_p_V_366 = load i8* %buffer1_1_96_4x4_p_V_334, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_366"/></StgValue>
</operation>

<operation id="698" st_id="13" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1061">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="981" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader53.preheader:211  %MUL_DP_ret87 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_16_V_load, i8 %weight_64_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret87"/></StgValue>
</operation>

<operation id="699" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1061">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="985" bw="8" op_0_bw="6">
<![CDATA[
.preheader53.preheader:215  %buffer1_1_96_4x4_p_V_367 = load i8* %buffer1_1_96_4x4_p_V_291, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_367"/></StgValue>
</operation>

<operation id="700" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1061">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="989" bw="8" op_0_bw="6">
<![CDATA[
.preheader53.preheader:219  %buffer1_1_96_4x4_p_V_368 = load i8* %buffer1_1_96_4x4_p_V_327, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_368"/></StgValue>
</operation>

<operation id="701" st_id="13" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1061">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="994" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader53.preheader:224  %MUL_DP_ret88 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_17_V_load, i8 %weight_65_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret88"/></StgValue>
</operation>

<operation id="702" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1061">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="998" bw="8" op_0_bw="6">
<![CDATA[
.preheader53.preheader:228  %buffer1_1_96_4x4_p_V_369 = load i8* %buffer1_1_96_4x4_p_V_290, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_369"/></StgValue>
</operation>

<operation id="703" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1061">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1002" bw="8" op_0_bw="6">
<![CDATA[
.preheader53.preheader:232  %buffer1_1_96_4x4_p_V_370 = load i8* %buffer1_1_96_4x4_p_V_328, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_370"/></StgValue>
</operation>

<operation id="704" st_id="13" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1061">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1007" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader53.preheader:237  %MUL_DP_ret89 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_18_V_load, i8 %weight_66_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret89"/></StgValue>
</operation>

<operation id="705" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1061">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1011" bw="8" op_0_bw="6">
<![CDATA[
.preheader53.preheader:241  %buffer1_1_96_4x4_p_V_371 = load i8* %buffer1_1_96_4x4_p_V_289, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_371"/></StgValue>
</operation>

<operation id="706" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1061">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1015" bw="8" op_0_bw="6">
<![CDATA[
.preheader53.preheader:245  %buffer1_1_96_4x4_p_V_372 = load i8* %buffer1_1_96_4x4_p_V_329, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_372"/></StgValue>
</operation>

<operation id="707" st_id="13" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1061">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1020" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader53.preheader:250  %MUL_DP_ret90 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_19_V_load, i8 %weight_67_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret90"/></StgValue>
</operation>

<operation id="708" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1061">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1024" bw="8" op_0_bw="6">
<![CDATA[
.preheader53.preheader:254  %buffer1_1_96_4x4_p_V_373 = load i8* %buffer1_1_96_4x4_p_V_293, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_373"/></StgValue>
</operation>

<operation id="709" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1061">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1028" bw="8" op_0_bw="6">
<![CDATA[
.preheader53.preheader:258  %buffer1_1_96_4x4_p_V_374 = load i8* %buffer1_1_96_4x4_p_V_326, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_374"/></StgValue>
</operation>

<operation id="710" st_id="13" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1061">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1033" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader53.preheader:263  %MUL_DP_ret91 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_20_V_load, i8 %weight_68_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret91"/></StgValue>
</operation>

<operation id="711" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1061">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1037" bw="8" op_0_bw="6">
<![CDATA[
.preheader53.preheader:267  %buffer1_1_96_4x4_p_V_375 = load i8* %buffer1_1_96_4x4_p_V_295, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_375"/></StgValue>
</operation>

<operation id="712" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1061">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1041" bw="8" op_0_bw="6">
<![CDATA[
.preheader53.preheader:271  %buffer1_1_96_4x4_p_V_376 = load i8* %buffer1_1_96_4x4_p_V_323, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_376"/></StgValue>
</operation>

<operation id="713" st_id="13" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1061">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1046" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader53.preheader:276  %MUL_DP_ret92 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_21_V_load, i8 %weight_69_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret92"/></StgValue>
</operation>

<operation id="714" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1061">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1050" bw="8" op_0_bw="6">
<![CDATA[
.preheader53.preheader:280  %buffer1_1_96_4x4_p_V_377 = load i8* %buffer1_1_96_4x4_p_V_296, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_377"/></StgValue>
</operation>

<operation id="715" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1061">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1054" bw="8" op_0_bw="6">
<![CDATA[
.preheader53.preheader:284  %buffer1_1_96_4x4_p_V_378 = load i8* %buffer1_1_96_4x4_p_V_320, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_378"/></StgValue>
</operation>

<operation id="716" st_id="13" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1061">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1059" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader53.preheader:289  %MUL_DP_ret93 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_22_V_load, i8 %weight_70_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret93"/></StgValue>
</operation>

<operation id="717" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1061">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1063" bw="8" op_0_bw="6">
<![CDATA[
.preheader53.preheader:293  %buffer1_1_96_4x4_p_V_379 = load i8* %buffer1_1_96_4x4_p_V_301, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_379"/></StgValue>
</operation>

<operation id="718" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1061">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1067" bw="8" op_0_bw="6">
<![CDATA[
.preheader53.preheader:297  %buffer1_1_96_4x4_p_V_380 = load i8* %buffer1_1_96_4x4_p_V_321, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_380"/></StgValue>
</operation>

<operation id="719" st_id="13" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1061">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1072" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader53.preheader:302  %MUL_DP_ret94 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_23_V_load, i8 %weight_71_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret94"/></StgValue>
</operation>

<operation id="720" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1061">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1076" bw="8" op_0_bw="6">
<![CDATA[
.preheader53.preheader:306  %buffer1_1_96_4x4_p_V_381 = load i8* %buffer1_1_96_4x4_p_V_302, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_381"/></StgValue>
</operation>

<operation id="721" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1061">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1080" bw="8" op_0_bw="6">
<![CDATA[
.preheader53.preheader:310  %buffer1_1_96_4x4_p_V_382 = load i8* %buffer1_1_96_4x4_p_V_324, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_382"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="722" st_id="14" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="773" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader53.preheader:3  %MUL_DP_ret71 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_0_V_load, i8 %weight_48_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret71"/></StgValue>
</operation>

<operation id="723" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="774" bw="16" op_0_bw="32">
<![CDATA[
.preheader53.preheader:4  %rr_0_V = extractvalue { i16, i16 } %MUL_DP_ret71, 0

]]></Node>
<StgValue><ssdm name="rr_0_V"/></StgValue>
</operation>

<operation id="724" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="775" bw="16" op_0_bw="32">
<![CDATA[
.preheader53.preheader:5  %rr_1_V = extractvalue { i16, i16 } %MUL_DP_ret71, 1

]]></Node>
<StgValue><ssdm name="rr_1_V"/></StgValue>
</operation>

<operation id="725" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="776" bw="8" op_0_bw="16">
<![CDATA[
.preheader53.preheader:6  %tmp_272 = trunc i16 %rr_0_V to i8

]]></Node>
<StgValue><ssdm name="tmp_272"/></StgValue>
</operation>

<operation id="726" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="777" bw="8" op_0_bw="6">
<![CDATA[
.preheader53.preheader:7  %buffer1_1_96_4x4_p_V_335 = load i8* %buffer1_1_96_4x4_p_V_297, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_335"/></StgValue>
</operation>

<operation id="727" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="778" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader53.preheader:8  %tmp_23 = add i8 %buffer1_1_96_4x4_p_V_335, %tmp_272

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="728" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="779" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
.preheader53.preheader:9  store i8 %tmp_23, i8* %buffer1_1_96_4x4_p_V_297, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="729" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="780" bw="8" op_0_bw="16">
<![CDATA[
.preheader53.preheader:10  %tmp_273 = trunc i16 %rr_1_V to i8

]]></Node>
<StgValue><ssdm name="tmp_273"/></StgValue>
</operation>

<operation id="730" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="781" bw="8" op_0_bw="6">
<![CDATA[
.preheader53.preheader:11  %buffer1_1_96_4x4_p_V_336 = load i8* %buffer1_1_96_4x4_p_V_308, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_336"/></StgValue>
</operation>

<operation id="731" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader53.preheader:12  %tmp_25 = add i8 %buffer1_1_96_4x4_p_V_336, %tmp_273

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="732" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="783" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
.preheader53.preheader:13  store i8 %tmp_25, i8* %buffer1_1_96_4x4_p_V_308, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="733" st_id="14" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="786" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader53.preheader:16  %MUL_DP_ret72 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_1_V_load, i8 %weight_49_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret72"/></StgValue>
</operation>

<operation id="734" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="787" bw="16" op_0_bw="32">
<![CDATA[
.preheader53.preheader:17  %rr_0_V_71 = extractvalue { i16, i16 } %MUL_DP_ret72, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_71"/></StgValue>
</operation>

<operation id="735" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="788" bw="16" op_0_bw="32">
<![CDATA[
.preheader53.preheader:18  %rr_1_V_71 = extractvalue { i16, i16 } %MUL_DP_ret72, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_71"/></StgValue>
</operation>

<operation id="736" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="789" bw="8" op_0_bw="16">
<![CDATA[
.preheader53.preheader:19  %tmp_274 = trunc i16 %rr_0_V_71 to i8

]]></Node>
<StgValue><ssdm name="tmp_274"/></StgValue>
</operation>

<operation id="737" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="8" op_0_bw="6">
<![CDATA[
.preheader53.preheader:20  %buffer1_1_96_4x4_p_V_337 = load i8* %buffer1_1_96_4x4_p_V_294, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_337"/></StgValue>
</operation>

<operation id="738" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="791" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader53.preheader:21  %tmp_43_1 = add i8 %buffer1_1_96_4x4_p_V_337, %tmp_274

]]></Node>
<StgValue><ssdm name="tmp_43_1"/></StgValue>
</operation>

<operation id="739" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="792" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
.preheader53.preheader:22  store i8 %tmp_43_1, i8* %buffer1_1_96_4x4_p_V_294, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="740" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="793" bw="8" op_0_bw="16">
<![CDATA[
.preheader53.preheader:23  %tmp_275 = trunc i16 %rr_1_V_71 to i8

]]></Node>
<StgValue><ssdm name="tmp_275"/></StgValue>
</operation>

<operation id="741" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="794" bw="8" op_0_bw="6">
<![CDATA[
.preheader53.preheader:24  %buffer1_1_96_4x4_p_V_338 = load i8* %buffer1_1_96_4x4_p_V_306, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_338"/></StgValue>
</operation>

<operation id="742" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="795" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader53.preheader:25  %tmp_45_1 = add i8 %buffer1_1_96_4x4_p_V_338, %tmp_275

]]></Node>
<StgValue><ssdm name="tmp_45_1"/></StgValue>
</operation>

<operation id="743" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="796" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
.preheader53.preheader:26  store i8 %tmp_45_1, i8* %buffer1_1_96_4x4_p_V_306, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="744" st_id="14" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="799" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader53.preheader:29  %MUL_DP_ret73 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_2_V_load, i8 %weight_50_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret73"/></StgValue>
</operation>

<operation id="745" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="800" bw="16" op_0_bw="32">
<![CDATA[
.preheader53.preheader:30  %rr_0_V_72 = extractvalue { i16, i16 } %MUL_DP_ret73, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_72"/></StgValue>
</operation>

<operation id="746" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="801" bw="16" op_0_bw="32">
<![CDATA[
.preheader53.preheader:31  %rr_1_V_72 = extractvalue { i16, i16 } %MUL_DP_ret73, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_72"/></StgValue>
</operation>

<operation id="747" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="802" bw="8" op_0_bw="16">
<![CDATA[
.preheader53.preheader:32  %tmp_276 = trunc i16 %rr_0_V_72 to i8

]]></Node>
<StgValue><ssdm name="tmp_276"/></StgValue>
</operation>

<operation id="748" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="803" bw="8" op_0_bw="6">
<![CDATA[
.preheader53.preheader:33  %buffer1_1_96_4x4_p_V_339 = load i8* %buffer1_1_96_4x4_p_V_292, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_339"/></StgValue>
</operation>

<operation id="749" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="804" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader53.preheader:34  %tmp_43_2 = add i8 %buffer1_1_96_4x4_p_V_339, %tmp_276

]]></Node>
<StgValue><ssdm name="tmp_43_2"/></StgValue>
</operation>

<operation id="750" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="805" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
.preheader53.preheader:35  store i8 %tmp_43_2, i8* %buffer1_1_96_4x4_p_V_292, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="751" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="806" bw="8" op_0_bw="16">
<![CDATA[
.preheader53.preheader:36  %tmp_277 = trunc i16 %rr_1_V_72 to i8

]]></Node>
<StgValue><ssdm name="tmp_277"/></StgValue>
</operation>

<operation id="752" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="807" bw="8" op_0_bw="6">
<![CDATA[
.preheader53.preheader:37  %buffer1_1_96_4x4_p_V_340 = load i8* %buffer1_1_96_4x4_p_V_310, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_340"/></StgValue>
</operation>

<operation id="753" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="808" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader53.preheader:38  %tmp_45_2 = add i8 %buffer1_1_96_4x4_p_V_340, %tmp_277

]]></Node>
<StgValue><ssdm name="tmp_45_2"/></StgValue>
</operation>

<operation id="754" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="809" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
.preheader53.preheader:39  store i8 %tmp_45_2, i8* %buffer1_1_96_4x4_p_V_310, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="755" st_id="14" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="812" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader53.preheader:42  %MUL_DP_ret74 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_3_V_load, i8 %weight_51_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret74"/></StgValue>
</operation>

<operation id="756" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="813" bw="16" op_0_bw="32">
<![CDATA[
.preheader53.preheader:43  %rr_0_V_73 = extractvalue { i16, i16 } %MUL_DP_ret74, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_73"/></StgValue>
</operation>

<operation id="757" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="814" bw="16" op_0_bw="32">
<![CDATA[
.preheader53.preheader:44  %rr_1_V_73 = extractvalue { i16, i16 } %MUL_DP_ret74, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_73"/></StgValue>
</operation>

<operation id="758" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="815" bw="8" op_0_bw="16">
<![CDATA[
.preheader53.preheader:45  %tmp_278 = trunc i16 %rr_0_V_73 to i8

]]></Node>
<StgValue><ssdm name="tmp_278"/></StgValue>
</operation>

<operation id="759" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="816" bw="8" op_0_bw="6">
<![CDATA[
.preheader53.preheader:46  %buffer1_1_96_4x4_p_V_341 = load i8* %buffer1_1_96_4x4_p_V_303, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_341"/></StgValue>
</operation>

<operation id="760" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="817" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader53.preheader:47  %tmp_43_3 = add i8 %buffer1_1_96_4x4_p_V_341, %tmp_278

]]></Node>
<StgValue><ssdm name="tmp_43_3"/></StgValue>
</operation>

<operation id="761" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="818" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
.preheader53.preheader:48  store i8 %tmp_43_3, i8* %buffer1_1_96_4x4_p_V_303, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="762" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="819" bw="8" op_0_bw="16">
<![CDATA[
.preheader53.preheader:49  %tmp_279 = trunc i16 %rr_1_V_73 to i8

]]></Node>
<StgValue><ssdm name="tmp_279"/></StgValue>
</operation>

<operation id="763" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="820" bw="8" op_0_bw="6">
<![CDATA[
.preheader53.preheader:50  %buffer1_1_96_4x4_p_V_342 = load i8* %buffer1_1_96_4x4_p_V_325, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_342"/></StgValue>
</operation>

<operation id="764" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="821" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader53.preheader:51  %tmp_45_3 = add i8 %buffer1_1_96_4x4_p_V_342, %tmp_279

]]></Node>
<StgValue><ssdm name="tmp_45_3"/></StgValue>
</operation>

<operation id="765" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="822" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
.preheader53.preheader:52  store i8 %tmp_45_3, i8* %buffer1_1_96_4x4_p_V_325, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="766" st_id="14" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="825" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader53.preheader:55  %MUL_DP_ret75 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_4_V_load, i8 %weight_52_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret75"/></StgValue>
</operation>

<operation id="767" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="826" bw="16" op_0_bw="32">
<![CDATA[
.preheader53.preheader:56  %rr_0_V_74 = extractvalue { i16, i16 } %MUL_DP_ret75, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_74"/></StgValue>
</operation>

<operation id="768" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="827" bw="16" op_0_bw="32">
<![CDATA[
.preheader53.preheader:57  %rr_1_V_74 = extractvalue { i16, i16 } %MUL_DP_ret75, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_74"/></StgValue>
</operation>

<operation id="769" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="8" op_0_bw="16">
<![CDATA[
.preheader53.preheader:58  %tmp_280 = trunc i16 %rr_0_V_74 to i8

]]></Node>
<StgValue><ssdm name="tmp_280"/></StgValue>
</operation>

<operation id="770" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="829" bw="8" op_0_bw="6">
<![CDATA[
.preheader53.preheader:59  %buffer1_1_96_4x4_p_V_343 = load i8* %buffer1_1_96_4x4_p_V_307, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_343"/></StgValue>
</operation>

<operation id="771" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="830" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader53.preheader:60  %tmp_43_4 = add i8 %buffer1_1_96_4x4_p_V_343, %tmp_280

]]></Node>
<StgValue><ssdm name="tmp_43_4"/></StgValue>
</operation>

<operation id="772" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="831" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
.preheader53.preheader:61  store i8 %tmp_43_4, i8* %buffer1_1_96_4x4_p_V_307, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="773" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="832" bw="8" op_0_bw="16">
<![CDATA[
.preheader53.preheader:62  %tmp_281 = trunc i16 %rr_1_V_74 to i8

]]></Node>
<StgValue><ssdm name="tmp_281"/></StgValue>
</operation>

<operation id="774" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="833" bw="8" op_0_bw="6">
<![CDATA[
.preheader53.preheader:63  %buffer1_1_96_4x4_p_V_344 = load i8* %buffer1_1_96_4x4_p_V_314, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_344"/></StgValue>
</operation>

<operation id="775" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="834" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader53.preheader:64  %tmp_45_4 = add i8 %buffer1_1_96_4x4_p_V_344, %tmp_281

]]></Node>
<StgValue><ssdm name="tmp_45_4"/></StgValue>
</operation>

<operation id="776" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="835" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
.preheader53.preheader:65  store i8 %tmp_45_4, i8* %buffer1_1_96_4x4_p_V_314, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="777" st_id="14" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="838" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader53.preheader:68  %MUL_DP_ret76 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_5_V_load, i8 %weight_53_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret76"/></StgValue>
</operation>

<operation id="778" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="839" bw="16" op_0_bw="32">
<![CDATA[
.preheader53.preheader:69  %rr_0_V_75 = extractvalue { i16, i16 } %MUL_DP_ret76, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_75"/></StgValue>
</operation>

<operation id="779" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="840" bw="16" op_0_bw="32">
<![CDATA[
.preheader53.preheader:70  %rr_1_V_75 = extractvalue { i16, i16 } %MUL_DP_ret76, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_75"/></StgValue>
</operation>

<operation id="780" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="841" bw="8" op_0_bw="16">
<![CDATA[
.preheader53.preheader:71  %tmp_282 = trunc i16 %rr_0_V_75 to i8

]]></Node>
<StgValue><ssdm name="tmp_282"/></StgValue>
</operation>

<operation id="781" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="842" bw="8" op_0_bw="6">
<![CDATA[
.preheader53.preheader:72  %buffer1_1_96_4x4_p_V_345 = load i8* %buffer1_1_96_4x4_p_V_311, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_345"/></StgValue>
</operation>

<operation id="782" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="843" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader53.preheader:73  %tmp_43_5 = add i8 %buffer1_1_96_4x4_p_V_345, %tmp_282

]]></Node>
<StgValue><ssdm name="tmp_43_5"/></StgValue>
</operation>

<operation id="783" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="844" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
.preheader53.preheader:74  store i8 %tmp_43_5, i8* %buffer1_1_96_4x4_p_V_311, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="784" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="845" bw="8" op_0_bw="16">
<![CDATA[
.preheader53.preheader:75  %tmp_283 = trunc i16 %rr_1_V_75 to i8

]]></Node>
<StgValue><ssdm name="tmp_283"/></StgValue>
</operation>

<operation id="785" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="846" bw="8" op_0_bw="6">
<![CDATA[
.preheader53.preheader:76  %buffer1_1_96_4x4_p_V_346 = load i8* %buffer1_1_96_4x4_p_V_318, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_346"/></StgValue>
</operation>

<operation id="786" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="847" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader53.preheader:77  %tmp_45_5 = add i8 %buffer1_1_96_4x4_p_V_346, %tmp_283

]]></Node>
<StgValue><ssdm name="tmp_45_5"/></StgValue>
</operation>

<operation id="787" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="848" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
.preheader53.preheader:78  store i8 %tmp_45_5, i8* %buffer1_1_96_4x4_p_V_318, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="788" st_id="14" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="851" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader53.preheader:81  %MUL_DP_ret77 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_6_V_load, i8 %weight_54_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret77"/></StgValue>
</operation>

<operation id="789" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="852" bw="16" op_0_bw="32">
<![CDATA[
.preheader53.preheader:82  %rr_0_V_76 = extractvalue { i16, i16 } %MUL_DP_ret77, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_76"/></StgValue>
</operation>

<operation id="790" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="853" bw="16" op_0_bw="32">
<![CDATA[
.preheader53.preheader:83  %rr_1_V_76 = extractvalue { i16, i16 } %MUL_DP_ret77, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_76"/></StgValue>
</operation>

<operation id="791" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="854" bw="8" op_0_bw="16">
<![CDATA[
.preheader53.preheader:84  %tmp_284 = trunc i16 %rr_0_V_76 to i8

]]></Node>
<StgValue><ssdm name="tmp_284"/></StgValue>
</operation>

<operation id="792" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="855" bw="8" op_0_bw="6">
<![CDATA[
.preheader53.preheader:85  %buffer1_1_96_4x4_p_V_347 = load i8* %buffer1_1_96_4x4_p_V_309, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_347"/></StgValue>
</operation>

<operation id="793" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="856" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader53.preheader:86  %tmp_43_6 = add i8 %buffer1_1_96_4x4_p_V_347, %tmp_284

]]></Node>
<StgValue><ssdm name="tmp_43_6"/></StgValue>
</operation>

<operation id="794" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="857" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
.preheader53.preheader:87  store i8 %tmp_43_6, i8* %buffer1_1_96_4x4_p_V_309, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="795" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="858" bw="8" op_0_bw="16">
<![CDATA[
.preheader53.preheader:88  %tmp_285 = trunc i16 %rr_1_V_76 to i8

]]></Node>
<StgValue><ssdm name="tmp_285"/></StgValue>
</operation>

<operation id="796" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="859" bw="8" op_0_bw="6">
<![CDATA[
.preheader53.preheader:89  %buffer1_1_96_4x4_p_V_348 = load i8* %buffer1_1_96_4x4_p_V_317, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_348"/></StgValue>
</operation>

<operation id="797" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="860" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader53.preheader:90  %tmp_45_6 = add i8 %buffer1_1_96_4x4_p_V_348, %tmp_285

]]></Node>
<StgValue><ssdm name="tmp_45_6"/></StgValue>
</operation>

<operation id="798" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="861" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
.preheader53.preheader:91  store i8 %tmp_45_6, i8* %buffer1_1_96_4x4_p_V_317, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="799" st_id="14" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="864" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader53.preheader:94  %MUL_DP_ret78 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_7_V_load, i8 %weight_55_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret78"/></StgValue>
</operation>

<operation id="800" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="865" bw="16" op_0_bw="32">
<![CDATA[
.preheader53.preheader:95  %rr_0_V_77 = extractvalue { i16, i16 } %MUL_DP_ret78, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_77"/></StgValue>
</operation>

<operation id="801" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="866" bw="16" op_0_bw="32">
<![CDATA[
.preheader53.preheader:96  %rr_1_V_77 = extractvalue { i16, i16 } %MUL_DP_ret78, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_77"/></StgValue>
</operation>

<operation id="802" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="867" bw="8" op_0_bw="16">
<![CDATA[
.preheader53.preheader:97  %tmp_286 = trunc i16 %rr_0_V_77 to i8

]]></Node>
<StgValue><ssdm name="tmp_286"/></StgValue>
</operation>

<operation id="803" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="868" bw="8" op_0_bw="6">
<![CDATA[
.preheader53.preheader:98  %buffer1_1_96_4x4_p_V_349 = load i8* %buffer1_1_96_4x4_p_V_322, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_349"/></StgValue>
</operation>

<operation id="804" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="869" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader53.preheader:99  %tmp_43_7 = add i8 %buffer1_1_96_4x4_p_V_349, %tmp_286

]]></Node>
<StgValue><ssdm name="tmp_43_7"/></StgValue>
</operation>

<operation id="805" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="870" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
.preheader53.preheader:100  store i8 %tmp_43_7, i8* %buffer1_1_96_4x4_p_V_322, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="806" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="871" bw="8" op_0_bw="16">
<![CDATA[
.preheader53.preheader:101  %tmp_287 = trunc i16 %rr_1_V_77 to i8

]]></Node>
<StgValue><ssdm name="tmp_287"/></StgValue>
</operation>

<operation id="807" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="872" bw="8" op_0_bw="6">
<![CDATA[
.preheader53.preheader:102  %buffer1_1_96_4x4_p_V_350 = load i8* %buffer1_1_96_4x4_p_V_319, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_350"/></StgValue>
</operation>

<operation id="808" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="873" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader53.preheader:103  %tmp_45_7 = add i8 %buffer1_1_96_4x4_p_V_350, %tmp_287

]]></Node>
<StgValue><ssdm name="tmp_45_7"/></StgValue>
</operation>

<operation id="809" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="874" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
.preheader53.preheader:104  store i8 %tmp_45_7, i8* %buffer1_1_96_4x4_p_V_319, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="810" st_id="14" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="877" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader53.preheader:107  %MUL_DP_ret79 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_8_V_load, i8 %weight_56_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret79"/></StgValue>
</operation>

<operation id="811" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="878" bw="16" op_0_bw="32">
<![CDATA[
.preheader53.preheader:108  %rr_0_V_78 = extractvalue { i16, i16 } %MUL_DP_ret79, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_78"/></StgValue>
</operation>

<operation id="812" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="879" bw="16" op_0_bw="32">
<![CDATA[
.preheader53.preheader:109  %rr_1_V_78 = extractvalue { i16, i16 } %MUL_DP_ret79, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_78"/></StgValue>
</operation>

<operation id="813" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="880" bw="8" op_0_bw="16">
<![CDATA[
.preheader53.preheader:110  %tmp_288 = trunc i16 %rr_0_V_78 to i8

]]></Node>
<StgValue><ssdm name="tmp_288"/></StgValue>
</operation>

<operation id="814" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="881" bw="8" op_0_bw="6">
<![CDATA[
.preheader53.preheader:111  %buffer1_1_96_4x4_p_V_351 = load i8* %buffer1_1_96_4x4_p_V_332, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_351"/></StgValue>
</operation>

<operation id="815" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="882" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader53.preheader:112  %tmp_43_8 = add i8 %buffer1_1_96_4x4_p_V_351, %tmp_288

]]></Node>
<StgValue><ssdm name="tmp_43_8"/></StgValue>
</operation>

<operation id="816" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="883" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
.preheader53.preheader:113  store i8 %tmp_43_8, i8* %buffer1_1_96_4x4_p_V_332, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="817" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="884" bw="8" op_0_bw="16">
<![CDATA[
.preheader53.preheader:114  %tmp_289 = trunc i16 %rr_1_V_78 to i8

]]></Node>
<StgValue><ssdm name="tmp_289"/></StgValue>
</operation>

<operation id="818" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="885" bw="8" op_0_bw="6">
<![CDATA[
.preheader53.preheader:115  %buffer1_1_96_4x4_p_V_352 = load i8* %buffer1_1_96_4x4_p_V_315, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_352"/></StgValue>
</operation>

<operation id="819" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="886" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader53.preheader:116  %tmp_45_8 = add i8 %buffer1_1_96_4x4_p_V_352, %tmp_289

]]></Node>
<StgValue><ssdm name="tmp_45_8"/></StgValue>
</operation>

<operation id="820" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="887" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
.preheader53.preheader:117  store i8 %tmp_45_8, i8* %buffer1_1_96_4x4_p_V_315, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="821" st_id="14" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="890" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader53.preheader:120  %MUL_DP_ret80 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_9_V_load, i8 %weight_57_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret80"/></StgValue>
</operation>

<operation id="822" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="891" bw="16" op_0_bw="32">
<![CDATA[
.preheader53.preheader:121  %rr_0_V_79 = extractvalue { i16, i16 } %MUL_DP_ret80, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_79"/></StgValue>
</operation>

<operation id="823" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="892" bw="16" op_0_bw="32">
<![CDATA[
.preheader53.preheader:122  %rr_1_V_79 = extractvalue { i16, i16 } %MUL_DP_ret80, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_79"/></StgValue>
</operation>

<operation id="824" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="893" bw="8" op_0_bw="16">
<![CDATA[
.preheader53.preheader:123  %tmp_290 = trunc i16 %rr_0_V_79 to i8

]]></Node>
<StgValue><ssdm name="tmp_290"/></StgValue>
</operation>

<operation id="825" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="894" bw="8" op_0_bw="6">
<![CDATA[
.preheader53.preheader:124  %buffer1_1_96_4x4_p_V_353 = load i8* %buffer1_1_96_4x4_p_V_287, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_353"/></StgValue>
</operation>

<operation id="826" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="895" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader53.preheader:125  %tmp_43_9 = add i8 %buffer1_1_96_4x4_p_V_353, %tmp_290

]]></Node>
<StgValue><ssdm name="tmp_43_9"/></StgValue>
</operation>

<operation id="827" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="896" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
.preheader53.preheader:126  store i8 %tmp_43_9, i8* %buffer1_1_96_4x4_p_V_287, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="828" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="897" bw="8" op_0_bw="16">
<![CDATA[
.preheader53.preheader:127  %tmp_291 = trunc i16 %rr_1_V_79 to i8

]]></Node>
<StgValue><ssdm name="tmp_291"/></StgValue>
</operation>

<operation id="829" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="898" bw="8" op_0_bw="6">
<![CDATA[
.preheader53.preheader:128  %buffer1_1_96_4x4_p_V_354 = load i8* %buffer1_1_96_4x4_p_V_312, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_354"/></StgValue>
</operation>

<operation id="830" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="899" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader53.preheader:129  %tmp_45_9 = add i8 %buffer1_1_96_4x4_p_V_354, %tmp_291

]]></Node>
<StgValue><ssdm name="tmp_45_9"/></StgValue>
</operation>

<operation id="831" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="900" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
.preheader53.preheader:130  store i8 %tmp_45_9, i8* %buffer1_1_96_4x4_p_V_312, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="832" st_id="14" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="903" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader53.preheader:133  %MUL_DP_ret81 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_10_V_load, i8 %weight_58_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret81"/></StgValue>
</operation>

<operation id="833" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="904" bw="16" op_0_bw="32">
<![CDATA[
.preheader53.preheader:134  %rr_0_V_80 = extractvalue { i16, i16 } %MUL_DP_ret81, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_80"/></StgValue>
</operation>

<operation id="834" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="905" bw="16" op_0_bw="32">
<![CDATA[
.preheader53.preheader:135  %rr_1_V_80 = extractvalue { i16, i16 } %MUL_DP_ret81, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_80"/></StgValue>
</operation>

<operation id="835" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="906" bw="8" op_0_bw="16">
<![CDATA[
.preheader53.preheader:136  %tmp_292 = trunc i16 %rr_0_V_80 to i8

]]></Node>
<StgValue><ssdm name="tmp_292"/></StgValue>
</operation>

<operation id="836" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="907" bw="8" op_0_bw="6">
<![CDATA[
.preheader53.preheader:137  %buffer1_1_96_4x4_p_V_355 = load i8* %buffer1_1_96_4x4_p_V_298, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_355"/></StgValue>
</operation>

<operation id="837" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="908" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader53.preheader:138  %tmp_43_s = add i8 %buffer1_1_96_4x4_p_V_355, %tmp_292

]]></Node>
<StgValue><ssdm name="tmp_43_s"/></StgValue>
</operation>

<operation id="838" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="909" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
.preheader53.preheader:139  store i8 %tmp_43_s, i8* %buffer1_1_96_4x4_p_V_298, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="839" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="910" bw="8" op_0_bw="16">
<![CDATA[
.preheader53.preheader:140  %tmp_293 = trunc i16 %rr_1_V_80 to i8

]]></Node>
<StgValue><ssdm name="tmp_293"/></StgValue>
</operation>

<operation id="840" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="911" bw="8" op_0_bw="6">
<![CDATA[
.preheader53.preheader:141  %buffer1_1_96_4x4_p_V_356 = load i8* %buffer1_1_96_4x4_p_V_313, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_356"/></StgValue>
</operation>

<operation id="841" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="912" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader53.preheader:142  %tmp_45_s = add i8 %buffer1_1_96_4x4_p_V_356, %tmp_293

]]></Node>
<StgValue><ssdm name="tmp_45_s"/></StgValue>
</operation>

<operation id="842" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="913" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
.preheader53.preheader:143  store i8 %tmp_45_s, i8* %buffer1_1_96_4x4_p_V_313, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="843" st_id="14" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="916" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader53.preheader:146  %MUL_DP_ret82 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_11_V_load, i8 %weight_59_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret82"/></StgValue>
</operation>

<operation id="844" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="917" bw="16" op_0_bw="32">
<![CDATA[
.preheader53.preheader:147  %rr_0_V_81 = extractvalue { i16, i16 } %MUL_DP_ret82, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_81"/></StgValue>
</operation>

<operation id="845" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="918" bw="16" op_0_bw="32">
<![CDATA[
.preheader53.preheader:148  %rr_1_V_81 = extractvalue { i16, i16 } %MUL_DP_ret82, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_81"/></StgValue>
</operation>

<operation id="846" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="919" bw="8" op_0_bw="16">
<![CDATA[
.preheader53.preheader:149  %tmp_294 = trunc i16 %rr_0_V_81 to i8

]]></Node>
<StgValue><ssdm name="tmp_294"/></StgValue>
</operation>

<operation id="847" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="920" bw="8" op_0_bw="6">
<![CDATA[
.preheader53.preheader:150  %buffer1_1_96_4x4_p_V_357 = load i8* %buffer1_1_96_4x4_p_V_299, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_357"/></StgValue>
</operation>

<operation id="848" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="921" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader53.preheader:151  %tmp_43_10 = add i8 %buffer1_1_96_4x4_p_V_357, %tmp_294

]]></Node>
<StgValue><ssdm name="tmp_43_10"/></StgValue>
</operation>

<operation id="849" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="922" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
.preheader53.preheader:152  store i8 %tmp_43_10, i8* %buffer1_1_96_4x4_p_V_299, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="850" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="923" bw="8" op_0_bw="16">
<![CDATA[
.preheader53.preheader:153  %tmp_299 = trunc i16 %rr_1_V_81 to i8

]]></Node>
<StgValue><ssdm name="tmp_299"/></StgValue>
</operation>

<operation id="851" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="924" bw="8" op_0_bw="6">
<![CDATA[
.preheader53.preheader:154  %buffer1_1_96_4x4_p_V_358 = load i8* %buffer1_1_96_4x4_p_V_316, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_358"/></StgValue>
</operation>

<operation id="852" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="925" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader53.preheader:155  %tmp_45_10 = add i8 %buffer1_1_96_4x4_p_V_358, %tmp_299

]]></Node>
<StgValue><ssdm name="tmp_45_10"/></StgValue>
</operation>

<operation id="853" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="926" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
.preheader53.preheader:156  store i8 %tmp_45_10, i8* %buffer1_1_96_4x4_p_V_316, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="854" st_id="14" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="929" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader53.preheader:159  %MUL_DP_ret83 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_12_V_load, i8 %weight_60_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret83"/></StgValue>
</operation>

<operation id="855" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="930" bw="16" op_0_bw="32">
<![CDATA[
.preheader53.preheader:160  %rr_0_V_82 = extractvalue { i16, i16 } %MUL_DP_ret83, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_82"/></StgValue>
</operation>

<operation id="856" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="931" bw="16" op_0_bw="32">
<![CDATA[
.preheader53.preheader:161  %rr_1_V_82 = extractvalue { i16, i16 } %MUL_DP_ret83, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_82"/></StgValue>
</operation>

<operation id="857" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="932" bw="8" op_0_bw="16">
<![CDATA[
.preheader53.preheader:162  %tmp_300 = trunc i16 %rr_0_V_82 to i8

]]></Node>
<StgValue><ssdm name="tmp_300"/></StgValue>
</operation>

<operation id="858" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="933" bw="8" op_0_bw="6">
<![CDATA[
.preheader53.preheader:163  %buffer1_1_96_4x4_p_V_359 = load i8* %buffer1_1_96_4x4_p_V_300, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_359"/></StgValue>
</operation>

<operation id="859" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="934" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader53.preheader:164  %tmp_43_11 = add i8 %buffer1_1_96_4x4_p_V_359, %tmp_300

]]></Node>
<StgValue><ssdm name="tmp_43_11"/></StgValue>
</operation>

<operation id="860" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="935" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
.preheader53.preheader:165  store i8 %tmp_43_11, i8* %buffer1_1_96_4x4_p_V_300, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="861" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="936" bw="8" op_0_bw="16">
<![CDATA[
.preheader53.preheader:166  %tmp_305 = trunc i16 %rr_1_V_82 to i8

]]></Node>
<StgValue><ssdm name="tmp_305"/></StgValue>
</operation>

<operation id="862" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="937" bw="8" op_0_bw="6">
<![CDATA[
.preheader53.preheader:167  %buffer1_1_96_4x4_p_V_360 = load i8* %buffer1_1_96_4x4_p_V_333, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_360"/></StgValue>
</operation>

<operation id="863" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="938" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader53.preheader:168  %tmp_45_11 = add i8 %buffer1_1_96_4x4_p_V_360, %tmp_305

]]></Node>
<StgValue><ssdm name="tmp_45_11"/></StgValue>
</operation>

<operation id="864" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="939" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
.preheader53.preheader:169  store i8 %tmp_45_11, i8* %buffer1_1_96_4x4_p_V_333, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="865" st_id="14" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="942" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader53.preheader:172  %MUL_DP_ret84 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_13_V_load, i8 %weight_61_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret84"/></StgValue>
</operation>

<operation id="866" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="943" bw="16" op_0_bw="32">
<![CDATA[
.preheader53.preheader:173  %rr_0_V_83 = extractvalue { i16, i16 } %MUL_DP_ret84, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_83"/></StgValue>
</operation>

<operation id="867" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="944" bw="16" op_0_bw="32">
<![CDATA[
.preheader53.preheader:174  %rr_1_V_83 = extractvalue { i16, i16 } %MUL_DP_ret84, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_83"/></StgValue>
</operation>

<operation id="868" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="945" bw="8" op_0_bw="16">
<![CDATA[
.preheader53.preheader:175  %tmp_306 = trunc i16 %rr_0_V_83 to i8

]]></Node>
<StgValue><ssdm name="tmp_306"/></StgValue>
</operation>

<operation id="869" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="946" bw="8" op_0_bw="6">
<![CDATA[
.preheader53.preheader:176  %buffer1_1_96_4x4_p_V_361 = load i8* %buffer1_1_96_4x4_p_V_288, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_361"/></StgValue>
</operation>

<operation id="870" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="947" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader53.preheader:177  %tmp_43_12 = add i8 %buffer1_1_96_4x4_p_V_361, %tmp_306

]]></Node>
<StgValue><ssdm name="tmp_43_12"/></StgValue>
</operation>

<operation id="871" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="948" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
.preheader53.preheader:178  store i8 %tmp_43_12, i8* %buffer1_1_96_4x4_p_V_288, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="872" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="949" bw="8" op_0_bw="16">
<![CDATA[
.preheader53.preheader:179  %tmp_307 = trunc i16 %rr_1_V_83 to i8

]]></Node>
<StgValue><ssdm name="tmp_307"/></StgValue>
</operation>

<operation id="873" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="950" bw="8" op_0_bw="6">
<![CDATA[
.preheader53.preheader:180  %buffer1_1_96_4x4_p_V_362 = load i8* %buffer1_1_96_4x4_p_V_330, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_362"/></StgValue>
</operation>

<operation id="874" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="951" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader53.preheader:181  %tmp_45_12 = add i8 %buffer1_1_96_4x4_p_V_362, %tmp_307

]]></Node>
<StgValue><ssdm name="tmp_45_12"/></StgValue>
</operation>

<operation id="875" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="952" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
.preheader53.preheader:182  store i8 %tmp_45_12, i8* %buffer1_1_96_4x4_p_V_330, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="876" st_id="14" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="955" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader53.preheader:185  %MUL_DP_ret85 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_14_V_load, i8 %weight_62_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret85"/></StgValue>
</operation>

<operation id="877" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="956" bw="16" op_0_bw="32">
<![CDATA[
.preheader53.preheader:186  %rr_0_V_84 = extractvalue { i16, i16 } %MUL_DP_ret85, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_84"/></StgValue>
</operation>

<operation id="878" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="957" bw="16" op_0_bw="32">
<![CDATA[
.preheader53.preheader:187  %rr_1_V_84 = extractvalue { i16, i16 } %MUL_DP_ret85, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_84"/></StgValue>
</operation>

<operation id="879" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="958" bw="8" op_0_bw="16">
<![CDATA[
.preheader53.preheader:188  %tmp_308 = trunc i16 %rr_0_V_84 to i8

]]></Node>
<StgValue><ssdm name="tmp_308"/></StgValue>
</operation>

<operation id="880" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="959" bw="8" op_0_bw="6">
<![CDATA[
.preheader53.preheader:189  %buffer1_1_96_4x4_p_V_363 = load i8* %buffer1_1_96_4x4_p_V_304, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_363"/></StgValue>
</operation>

<operation id="881" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="960" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader53.preheader:190  %tmp_43_13 = add i8 %buffer1_1_96_4x4_p_V_363, %tmp_308

]]></Node>
<StgValue><ssdm name="tmp_43_13"/></StgValue>
</operation>

<operation id="882" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="961" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
.preheader53.preheader:191  store i8 %tmp_43_13, i8* %buffer1_1_96_4x4_p_V_304, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="883" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="962" bw="8" op_0_bw="16">
<![CDATA[
.preheader53.preheader:192  %tmp_309 = trunc i16 %rr_1_V_84 to i8

]]></Node>
<StgValue><ssdm name="tmp_309"/></StgValue>
</operation>

<operation id="884" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="963" bw="8" op_0_bw="6">
<![CDATA[
.preheader53.preheader:193  %buffer1_1_96_4x4_p_V_364 = load i8* %buffer1_1_96_4x4_p_V_331, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_364"/></StgValue>
</operation>

<operation id="885" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="964" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader53.preheader:194  %tmp_45_13 = add i8 %buffer1_1_96_4x4_p_V_364, %tmp_309

]]></Node>
<StgValue><ssdm name="tmp_45_13"/></StgValue>
</operation>

<operation id="886" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="965" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
.preheader53.preheader:195  store i8 %tmp_45_13, i8* %buffer1_1_96_4x4_p_V_331, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="887" st_id="14" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="968" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader53.preheader:198  %MUL_DP_ret86 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_15_V_load, i8 %weight_63_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret86"/></StgValue>
</operation>

<operation id="888" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="969" bw="16" op_0_bw="32">
<![CDATA[
.preheader53.preheader:199  %rr_0_V_85 = extractvalue { i16, i16 } %MUL_DP_ret86, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_85"/></StgValue>
</operation>

<operation id="889" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="970" bw="16" op_0_bw="32">
<![CDATA[
.preheader53.preheader:200  %rr_1_V_85 = extractvalue { i16, i16 } %MUL_DP_ret86, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_85"/></StgValue>
</operation>

<operation id="890" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="971" bw="8" op_0_bw="16">
<![CDATA[
.preheader53.preheader:201  %tmp_310 = trunc i16 %rr_0_V_85 to i8

]]></Node>
<StgValue><ssdm name="tmp_310"/></StgValue>
</operation>

<operation id="891" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="972" bw="8" op_0_bw="6">
<![CDATA[
.preheader53.preheader:202  %buffer1_1_96_4x4_p_V_365 = load i8* %buffer1_1_96_4x4_p_V_305, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_365"/></StgValue>
</operation>

<operation id="892" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="973" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader53.preheader:203  %tmp_43_14 = add i8 %buffer1_1_96_4x4_p_V_365, %tmp_310

]]></Node>
<StgValue><ssdm name="tmp_43_14"/></StgValue>
</operation>

<operation id="893" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="974" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
.preheader53.preheader:204  store i8 %tmp_43_14, i8* %buffer1_1_96_4x4_p_V_305, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="894" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="975" bw="8" op_0_bw="16">
<![CDATA[
.preheader53.preheader:205  %tmp_311 = trunc i16 %rr_1_V_85 to i8

]]></Node>
<StgValue><ssdm name="tmp_311"/></StgValue>
</operation>

<operation id="895" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="976" bw="8" op_0_bw="6">
<![CDATA[
.preheader53.preheader:206  %buffer1_1_96_4x4_p_V_366 = load i8* %buffer1_1_96_4x4_p_V_334, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_366"/></StgValue>
</operation>

<operation id="896" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="977" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader53.preheader:207  %tmp_45_14 = add i8 %buffer1_1_96_4x4_p_V_366, %tmp_311

]]></Node>
<StgValue><ssdm name="tmp_45_14"/></StgValue>
</operation>

<operation id="897" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="978" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
.preheader53.preheader:208  store i8 %tmp_45_14, i8* %buffer1_1_96_4x4_p_V_334, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="898" st_id="14" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="981" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader53.preheader:211  %MUL_DP_ret87 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_16_V_load, i8 %weight_64_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret87"/></StgValue>
</operation>

<operation id="899" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="982" bw="16" op_0_bw="32">
<![CDATA[
.preheader53.preheader:212  %rr_0_V_86 = extractvalue { i16, i16 } %MUL_DP_ret87, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_86"/></StgValue>
</operation>

<operation id="900" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="983" bw="16" op_0_bw="32">
<![CDATA[
.preheader53.preheader:213  %rr_1_V_86 = extractvalue { i16, i16 } %MUL_DP_ret87, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_86"/></StgValue>
</operation>

<operation id="901" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="984" bw="8" op_0_bw="16">
<![CDATA[
.preheader53.preheader:214  %tmp_312 = trunc i16 %rr_0_V_86 to i8

]]></Node>
<StgValue><ssdm name="tmp_312"/></StgValue>
</operation>

<operation id="902" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="985" bw="8" op_0_bw="6">
<![CDATA[
.preheader53.preheader:215  %buffer1_1_96_4x4_p_V_367 = load i8* %buffer1_1_96_4x4_p_V_291, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_367"/></StgValue>
</operation>

<operation id="903" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="986" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader53.preheader:216  %tmp_43_15 = add i8 %buffer1_1_96_4x4_p_V_367, %tmp_312

]]></Node>
<StgValue><ssdm name="tmp_43_15"/></StgValue>
</operation>

<operation id="904" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="987" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
.preheader53.preheader:217  store i8 %tmp_43_15, i8* %buffer1_1_96_4x4_p_V_291, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="905" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="988" bw="8" op_0_bw="16">
<![CDATA[
.preheader53.preheader:218  %tmp_313 = trunc i16 %rr_1_V_86 to i8

]]></Node>
<StgValue><ssdm name="tmp_313"/></StgValue>
</operation>

<operation id="906" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="989" bw="8" op_0_bw="6">
<![CDATA[
.preheader53.preheader:219  %buffer1_1_96_4x4_p_V_368 = load i8* %buffer1_1_96_4x4_p_V_327, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_368"/></StgValue>
</operation>

<operation id="907" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="990" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader53.preheader:220  %tmp_45_15 = add i8 %buffer1_1_96_4x4_p_V_368, %tmp_313

]]></Node>
<StgValue><ssdm name="tmp_45_15"/></StgValue>
</operation>

<operation id="908" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="991" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
.preheader53.preheader:221  store i8 %tmp_45_15, i8* %buffer1_1_96_4x4_p_V_327, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="909" st_id="14" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="994" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader53.preheader:224  %MUL_DP_ret88 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_17_V_load, i8 %weight_65_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret88"/></StgValue>
</operation>

<operation id="910" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="995" bw="16" op_0_bw="32">
<![CDATA[
.preheader53.preheader:225  %rr_0_V_87 = extractvalue { i16, i16 } %MUL_DP_ret88, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_87"/></StgValue>
</operation>

<operation id="911" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="996" bw="16" op_0_bw="32">
<![CDATA[
.preheader53.preheader:226  %rr_1_V_87 = extractvalue { i16, i16 } %MUL_DP_ret88, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_87"/></StgValue>
</operation>

<operation id="912" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="997" bw="8" op_0_bw="16">
<![CDATA[
.preheader53.preheader:227  %tmp_314 = trunc i16 %rr_0_V_87 to i8

]]></Node>
<StgValue><ssdm name="tmp_314"/></StgValue>
</operation>

<operation id="913" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="998" bw="8" op_0_bw="6">
<![CDATA[
.preheader53.preheader:228  %buffer1_1_96_4x4_p_V_369 = load i8* %buffer1_1_96_4x4_p_V_290, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_369"/></StgValue>
</operation>

<operation id="914" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="999" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader53.preheader:229  %tmp_43_16 = add i8 %buffer1_1_96_4x4_p_V_369, %tmp_314

]]></Node>
<StgValue><ssdm name="tmp_43_16"/></StgValue>
</operation>

<operation id="915" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1000" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
.preheader53.preheader:230  store i8 %tmp_43_16, i8* %buffer1_1_96_4x4_p_V_290, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="916" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1001" bw="8" op_0_bw="16">
<![CDATA[
.preheader53.preheader:231  %tmp_315 = trunc i16 %rr_1_V_87 to i8

]]></Node>
<StgValue><ssdm name="tmp_315"/></StgValue>
</operation>

<operation id="917" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1002" bw="8" op_0_bw="6">
<![CDATA[
.preheader53.preheader:232  %buffer1_1_96_4x4_p_V_370 = load i8* %buffer1_1_96_4x4_p_V_328, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_370"/></StgValue>
</operation>

<operation id="918" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1003" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader53.preheader:233  %tmp_45_16 = add i8 %buffer1_1_96_4x4_p_V_370, %tmp_315

]]></Node>
<StgValue><ssdm name="tmp_45_16"/></StgValue>
</operation>

<operation id="919" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1004" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
.preheader53.preheader:234  store i8 %tmp_45_16, i8* %buffer1_1_96_4x4_p_V_328, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="920" st_id="14" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1007" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader53.preheader:237  %MUL_DP_ret89 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_18_V_load, i8 %weight_66_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret89"/></StgValue>
</operation>

<operation id="921" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1008" bw="16" op_0_bw="32">
<![CDATA[
.preheader53.preheader:238  %rr_0_V_88 = extractvalue { i16, i16 } %MUL_DP_ret89, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_88"/></StgValue>
</operation>

<operation id="922" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1009" bw="16" op_0_bw="32">
<![CDATA[
.preheader53.preheader:239  %rr_1_V_88 = extractvalue { i16, i16 } %MUL_DP_ret89, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_88"/></StgValue>
</operation>

<operation id="923" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1010" bw="8" op_0_bw="16">
<![CDATA[
.preheader53.preheader:240  %tmp_316 = trunc i16 %rr_0_V_88 to i8

]]></Node>
<StgValue><ssdm name="tmp_316"/></StgValue>
</operation>

<operation id="924" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1011" bw="8" op_0_bw="6">
<![CDATA[
.preheader53.preheader:241  %buffer1_1_96_4x4_p_V_371 = load i8* %buffer1_1_96_4x4_p_V_289, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_371"/></StgValue>
</operation>

<operation id="925" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1012" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader53.preheader:242  %tmp_43_17 = add i8 %buffer1_1_96_4x4_p_V_371, %tmp_316

]]></Node>
<StgValue><ssdm name="tmp_43_17"/></StgValue>
</operation>

<operation id="926" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1013" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
.preheader53.preheader:243  store i8 %tmp_43_17, i8* %buffer1_1_96_4x4_p_V_289, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="927" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1014" bw="8" op_0_bw="16">
<![CDATA[
.preheader53.preheader:244  %tmp_317 = trunc i16 %rr_1_V_88 to i8

]]></Node>
<StgValue><ssdm name="tmp_317"/></StgValue>
</operation>

<operation id="928" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1015" bw="8" op_0_bw="6">
<![CDATA[
.preheader53.preheader:245  %buffer1_1_96_4x4_p_V_372 = load i8* %buffer1_1_96_4x4_p_V_329, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_372"/></StgValue>
</operation>

<operation id="929" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1016" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader53.preheader:246  %tmp_45_17 = add i8 %buffer1_1_96_4x4_p_V_372, %tmp_317

]]></Node>
<StgValue><ssdm name="tmp_45_17"/></StgValue>
</operation>

<operation id="930" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1017" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
.preheader53.preheader:247  store i8 %tmp_45_17, i8* %buffer1_1_96_4x4_p_V_329, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="931" st_id="14" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1020" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader53.preheader:250  %MUL_DP_ret90 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_19_V_load, i8 %weight_67_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret90"/></StgValue>
</operation>

<operation id="932" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1021" bw="16" op_0_bw="32">
<![CDATA[
.preheader53.preheader:251  %rr_0_V_89 = extractvalue { i16, i16 } %MUL_DP_ret90, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_89"/></StgValue>
</operation>

<operation id="933" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1022" bw="16" op_0_bw="32">
<![CDATA[
.preheader53.preheader:252  %rr_1_V_89 = extractvalue { i16, i16 } %MUL_DP_ret90, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_89"/></StgValue>
</operation>

<operation id="934" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1023" bw="8" op_0_bw="16">
<![CDATA[
.preheader53.preheader:253  %tmp_318 = trunc i16 %rr_0_V_89 to i8

]]></Node>
<StgValue><ssdm name="tmp_318"/></StgValue>
</operation>

<operation id="935" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1024" bw="8" op_0_bw="6">
<![CDATA[
.preheader53.preheader:254  %buffer1_1_96_4x4_p_V_373 = load i8* %buffer1_1_96_4x4_p_V_293, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_373"/></StgValue>
</operation>

<operation id="936" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1025" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader53.preheader:255  %tmp_43_18 = add i8 %buffer1_1_96_4x4_p_V_373, %tmp_318

]]></Node>
<StgValue><ssdm name="tmp_43_18"/></StgValue>
</operation>

<operation id="937" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1026" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
.preheader53.preheader:256  store i8 %tmp_43_18, i8* %buffer1_1_96_4x4_p_V_293, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="938" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1027" bw="8" op_0_bw="16">
<![CDATA[
.preheader53.preheader:257  %tmp_319 = trunc i16 %rr_1_V_89 to i8

]]></Node>
<StgValue><ssdm name="tmp_319"/></StgValue>
</operation>

<operation id="939" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1028" bw="8" op_0_bw="6">
<![CDATA[
.preheader53.preheader:258  %buffer1_1_96_4x4_p_V_374 = load i8* %buffer1_1_96_4x4_p_V_326, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_374"/></StgValue>
</operation>

<operation id="940" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1029" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader53.preheader:259  %tmp_45_18 = add i8 %buffer1_1_96_4x4_p_V_374, %tmp_319

]]></Node>
<StgValue><ssdm name="tmp_45_18"/></StgValue>
</operation>

<operation id="941" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1030" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
.preheader53.preheader:260  store i8 %tmp_45_18, i8* %buffer1_1_96_4x4_p_V_326, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="942" st_id="14" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1033" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader53.preheader:263  %MUL_DP_ret91 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_20_V_load, i8 %weight_68_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret91"/></StgValue>
</operation>

<operation id="943" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1034" bw="16" op_0_bw="32">
<![CDATA[
.preheader53.preheader:264  %rr_0_V_90 = extractvalue { i16, i16 } %MUL_DP_ret91, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_90"/></StgValue>
</operation>

<operation id="944" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1035" bw="16" op_0_bw="32">
<![CDATA[
.preheader53.preheader:265  %rr_1_V_90 = extractvalue { i16, i16 } %MUL_DP_ret91, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_90"/></StgValue>
</operation>

<operation id="945" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1036" bw="8" op_0_bw="16">
<![CDATA[
.preheader53.preheader:266  %tmp_320 = trunc i16 %rr_0_V_90 to i8

]]></Node>
<StgValue><ssdm name="tmp_320"/></StgValue>
</operation>

<operation id="946" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1037" bw="8" op_0_bw="6">
<![CDATA[
.preheader53.preheader:267  %buffer1_1_96_4x4_p_V_375 = load i8* %buffer1_1_96_4x4_p_V_295, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_375"/></StgValue>
</operation>

<operation id="947" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1038" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader53.preheader:268  %tmp_43_19 = add i8 %buffer1_1_96_4x4_p_V_375, %tmp_320

]]></Node>
<StgValue><ssdm name="tmp_43_19"/></StgValue>
</operation>

<operation id="948" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1039" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
.preheader53.preheader:269  store i8 %tmp_43_19, i8* %buffer1_1_96_4x4_p_V_295, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="949" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1040" bw="8" op_0_bw="16">
<![CDATA[
.preheader53.preheader:270  %tmp_321 = trunc i16 %rr_1_V_90 to i8

]]></Node>
<StgValue><ssdm name="tmp_321"/></StgValue>
</operation>

<operation id="950" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1041" bw="8" op_0_bw="6">
<![CDATA[
.preheader53.preheader:271  %buffer1_1_96_4x4_p_V_376 = load i8* %buffer1_1_96_4x4_p_V_323, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_376"/></StgValue>
</operation>

<operation id="951" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1042" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader53.preheader:272  %tmp_45_19 = add i8 %buffer1_1_96_4x4_p_V_376, %tmp_321

]]></Node>
<StgValue><ssdm name="tmp_45_19"/></StgValue>
</operation>

<operation id="952" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1043" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
.preheader53.preheader:273  store i8 %tmp_45_19, i8* %buffer1_1_96_4x4_p_V_323, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="953" st_id="14" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1046" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader53.preheader:276  %MUL_DP_ret92 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_21_V_load, i8 %weight_69_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret92"/></StgValue>
</operation>

<operation id="954" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1047" bw="16" op_0_bw="32">
<![CDATA[
.preheader53.preheader:277  %rr_0_V_91 = extractvalue { i16, i16 } %MUL_DP_ret92, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_91"/></StgValue>
</operation>

<operation id="955" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1048" bw="16" op_0_bw="32">
<![CDATA[
.preheader53.preheader:278  %rr_1_V_91 = extractvalue { i16, i16 } %MUL_DP_ret92, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_91"/></StgValue>
</operation>

<operation id="956" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1049" bw="8" op_0_bw="16">
<![CDATA[
.preheader53.preheader:279  %tmp_322 = trunc i16 %rr_0_V_91 to i8

]]></Node>
<StgValue><ssdm name="tmp_322"/></StgValue>
</operation>

<operation id="957" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1050" bw="8" op_0_bw="6">
<![CDATA[
.preheader53.preheader:280  %buffer1_1_96_4x4_p_V_377 = load i8* %buffer1_1_96_4x4_p_V_296, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_377"/></StgValue>
</operation>

<operation id="958" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1051" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader53.preheader:281  %tmp_43_20 = add i8 %buffer1_1_96_4x4_p_V_377, %tmp_322

]]></Node>
<StgValue><ssdm name="tmp_43_20"/></StgValue>
</operation>

<operation id="959" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1052" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
.preheader53.preheader:282  store i8 %tmp_43_20, i8* %buffer1_1_96_4x4_p_V_296, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="960" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1053" bw="8" op_0_bw="16">
<![CDATA[
.preheader53.preheader:283  %tmp_323 = trunc i16 %rr_1_V_91 to i8

]]></Node>
<StgValue><ssdm name="tmp_323"/></StgValue>
</operation>

<operation id="961" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1054" bw="8" op_0_bw="6">
<![CDATA[
.preheader53.preheader:284  %buffer1_1_96_4x4_p_V_378 = load i8* %buffer1_1_96_4x4_p_V_320, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_378"/></StgValue>
</operation>

<operation id="962" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1055" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader53.preheader:285  %tmp_45_20 = add i8 %buffer1_1_96_4x4_p_V_378, %tmp_323

]]></Node>
<StgValue><ssdm name="tmp_45_20"/></StgValue>
</operation>

<operation id="963" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1056" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
.preheader53.preheader:286  store i8 %tmp_45_20, i8* %buffer1_1_96_4x4_p_V_320, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="964" st_id="14" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1059" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader53.preheader:289  %MUL_DP_ret93 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_22_V_load, i8 %weight_70_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret93"/></StgValue>
</operation>

<operation id="965" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1060" bw="16" op_0_bw="32">
<![CDATA[
.preheader53.preheader:290  %rr_0_V_92 = extractvalue { i16, i16 } %MUL_DP_ret93, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_92"/></StgValue>
</operation>

<operation id="966" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1061" bw="16" op_0_bw="32">
<![CDATA[
.preheader53.preheader:291  %rr_1_V_92 = extractvalue { i16, i16 } %MUL_DP_ret93, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_92"/></StgValue>
</operation>

<operation id="967" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1062" bw="8" op_0_bw="16">
<![CDATA[
.preheader53.preheader:292  %tmp_324 = trunc i16 %rr_0_V_92 to i8

]]></Node>
<StgValue><ssdm name="tmp_324"/></StgValue>
</operation>

<operation id="968" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1063" bw="8" op_0_bw="6">
<![CDATA[
.preheader53.preheader:293  %buffer1_1_96_4x4_p_V_379 = load i8* %buffer1_1_96_4x4_p_V_301, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_379"/></StgValue>
</operation>

<operation id="969" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1064" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader53.preheader:294  %tmp_43_21 = add i8 %buffer1_1_96_4x4_p_V_379, %tmp_324

]]></Node>
<StgValue><ssdm name="tmp_43_21"/></StgValue>
</operation>

<operation id="970" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1065" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
.preheader53.preheader:295  store i8 %tmp_43_21, i8* %buffer1_1_96_4x4_p_V_301, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="971" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1066" bw="8" op_0_bw="16">
<![CDATA[
.preheader53.preheader:296  %tmp_325 = trunc i16 %rr_1_V_92 to i8

]]></Node>
<StgValue><ssdm name="tmp_325"/></StgValue>
</operation>

<operation id="972" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1067" bw="8" op_0_bw="6">
<![CDATA[
.preheader53.preheader:297  %buffer1_1_96_4x4_p_V_380 = load i8* %buffer1_1_96_4x4_p_V_321, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_380"/></StgValue>
</operation>

<operation id="973" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1068" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader53.preheader:298  %tmp_45_21 = add i8 %buffer1_1_96_4x4_p_V_380, %tmp_325

]]></Node>
<StgValue><ssdm name="tmp_45_21"/></StgValue>
</operation>

<operation id="974" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1069" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
.preheader53.preheader:299  store i8 %tmp_45_21, i8* %buffer1_1_96_4x4_p_V_321, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="975" st_id="14" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1072" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader53.preheader:302  %MUL_DP_ret94 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_23_V_load, i8 %weight_71_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret94"/></StgValue>
</operation>

<operation id="976" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1073" bw="16" op_0_bw="32">
<![CDATA[
.preheader53.preheader:303  %rr_0_V_93 = extractvalue { i16, i16 } %MUL_DP_ret94, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_93"/></StgValue>
</operation>

<operation id="977" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1074" bw="16" op_0_bw="32">
<![CDATA[
.preheader53.preheader:304  %rr_1_V_93 = extractvalue { i16, i16 } %MUL_DP_ret94, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_93"/></StgValue>
</operation>

<operation id="978" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1075" bw="8" op_0_bw="16">
<![CDATA[
.preheader53.preheader:305  %tmp_326 = trunc i16 %rr_0_V_93 to i8

]]></Node>
<StgValue><ssdm name="tmp_326"/></StgValue>
</operation>

<operation id="979" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1076" bw="8" op_0_bw="6">
<![CDATA[
.preheader53.preheader:306  %buffer1_1_96_4x4_p_V_381 = load i8* %buffer1_1_96_4x4_p_V_302, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_381"/></StgValue>
</operation>

<operation id="980" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1077" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader53.preheader:307  %tmp_43_22 = add i8 %buffer1_1_96_4x4_p_V_381, %tmp_326

]]></Node>
<StgValue><ssdm name="tmp_43_22"/></StgValue>
</operation>

<operation id="981" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1078" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
.preheader53.preheader:308  store i8 %tmp_43_22, i8* %buffer1_1_96_4x4_p_V_302, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="982" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1079" bw="8" op_0_bw="16">
<![CDATA[
.preheader53.preheader:309  %tmp_327 = trunc i16 %rr_1_V_93 to i8

]]></Node>
<StgValue><ssdm name="tmp_327"/></StgValue>
</operation>

<operation id="983" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1080" bw="8" op_0_bw="6">
<![CDATA[
.preheader53.preheader:310  %buffer1_1_96_4x4_p_V_382 = load i8* %buffer1_1_96_4x4_p_V_324, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_382"/></StgValue>
</operation>

<operation id="984" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1081" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader53.preheader:311  %tmp_45_22 = add i8 %buffer1_1_96_4x4_p_V_382, %tmp_327

]]></Node>
<StgValue><ssdm name="tmp_45_22"/></StgValue>
</operation>

<operation id="985" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1082" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
.preheader53.preheader:312  store i8 %tmp_45_22, i8* %buffer1_1_96_4x4_p_V_324, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="986" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1083" bw="0" op_0_bw="0">
<![CDATA[
.preheader53.preheader:313  br label %.preheader54

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="987" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1063">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1093" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader52:0  %h4 = phi i3 [ %h_6, %5 ], [ 1, %.preheader52.preheader ]

]]></Node>
<StgValue><ssdm name="h4"/></StgValue>
</operation>

<operation id="988" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1063">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1094" bw="7" op_0_bw="3">
<![CDATA[
.preheader52:1  %h4_cast6_cast1 = zext i3 %h4 to i7

]]></Node>
<StgValue><ssdm name="h4_cast6_cast1"/></StgValue>
</operation>

<operation id="989" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1063">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1095" bw="12" op_0_bw="3">
<![CDATA[
.preheader52:2  %h4_cast6_cast = zext i3 %h4 to i12

]]></Node>
<StgValue><ssdm name="h4_cast6_cast"/></StgValue>
</operation>

<operation id="990" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1063">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1096" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader52:3  %tmp_223 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %h4, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_223"/></StgValue>
</operation>

<operation id="991" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1063">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1097" bw="7" op_0_bw="6">
<![CDATA[
.preheader52:4  %p_shl8_cast = zext i6 %tmp_223 to i7

]]></Node>
<StgValue><ssdm name="p_shl8_cast"/></StgValue>
</operation>

<operation id="992" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1063">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1098" bw="4" op_0_bw="4" op_1_bw="3" op_2_bw="1">
<![CDATA[
.preheader52:5  %tmp_224 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %h4, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_224"/></StgValue>
</operation>

<operation id="993" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1063">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1099" bw="7" op_0_bw="4">
<![CDATA[
.preheader52:6  %p_shl9_cast = zext i4 %tmp_224 to i7

]]></Node>
<StgValue><ssdm name="p_shl9_cast"/></StgValue>
</operation>

<operation id="994" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1063">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1100" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader52:7  %tmp_225 = sub i7 %p_shl8_cast, %p_shl9_cast

]]></Node>
<StgValue><ssdm name="tmp_225"/></StgValue>
</operation>

<operation id="995" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1063">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1101" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader52:8  %exitcond19 = icmp eq i3 %h4, -3

]]></Node>
<StgValue><ssdm name="exitcond19"/></StgValue>
</operation>

<operation id="996" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1063">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1102" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader52:9  %empty_78 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="empty_78"/></StgValue>
</operation>

<operation id="997" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1063">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1103" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader52:10  br i1 %exitcond19, label %.preheader.preheader, label %.preheader51.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="998" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1065">
<or_exp><and_exp><literal name="exitcond19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1105" bw="0" op_0_bw="0">
<![CDATA[
.preheader51.preheader:0  br label %.preheader51

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="999" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1067">
<or_exp><and_exp><literal name="exitcond19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1559" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:0  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="1000" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1068">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1107" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader51:0  %w5 = phi i3 [ %w_20, %4 ], [ 1, %.preheader51.preheader ]

]]></Node>
<StgValue><ssdm name="w5"/></StgValue>
</operation>

<operation id="1001" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1068">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1108" bw="13" op_0_bw="3">
<![CDATA[
.preheader51:1  %w5_cast5_cast1 = zext i3 %w5 to i13

]]></Node>
<StgValue><ssdm name="w5_cast5_cast1"/></StgValue>
</operation>

<operation id="1002" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1068">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1109" bw="7" op_0_bw="3">
<![CDATA[
.preheader51:2  %w5_cast5_cast = zext i3 %w5 to i7

]]></Node>
<StgValue><ssdm name="w5_cast5_cast"/></StgValue>
</operation>

<operation id="1003" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1068">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1110" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader51:3  %tmp_227 = add i7 %tmp_225, %w5_cast5_cast

]]></Node>
<StgValue><ssdm name="tmp_227"/></StgValue>
</operation>

<operation id="1004" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1068">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1111" bw="32" op_0_bw="7">
<![CDATA[
.preheader51:4  %tmp_279_cast = sext i7 %tmp_227 to i32

]]></Node>
<StgValue><ssdm name="tmp_279_cast"/></StgValue>
</operation>

<operation id="1005" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1068">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1112" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader51:5  %buffer1_1_96_4x4_p_V_383 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_95, i32 0, i32 %tmp_279_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_383"/></StgValue>
</operation>

<operation id="1006" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1068">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1113" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader51:6  %buffer1_1_96_4x4_p_V_384 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_93, i32 0, i32 %tmp_279_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_384"/></StgValue>
</operation>

<operation id="1007" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1068">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1114" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader51:7  %buffer1_1_96_4x4_p_V_385 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_90, i32 0, i32 %tmp_279_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_385"/></StgValue>
</operation>

<operation id="1008" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1068">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1115" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader51:8  %buffer1_1_96_4x4_p_V_386 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_83, i32 0, i32 %tmp_279_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_386"/></StgValue>
</operation>

<operation id="1009" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1068">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1116" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader51:9  %buffer1_1_96_4x4_p_V_387 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_86, i32 0, i32 %tmp_279_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_387"/></StgValue>
</operation>

<operation id="1010" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1068">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1117" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader51:10  %buffer1_1_96_4x4_p_V_388 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_88, i32 0, i32 %tmp_279_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_388"/></StgValue>
</operation>

<operation id="1011" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1068">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1118" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader51:11  %buffer1_1_96_4x4_p_V_389 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_89, i32 0, i32 %tmp_279_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_389"/></StgValue>
</operation>

<operation id="1012" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1068">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1119" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader51:12  %buffer1_1_96_4x4_p_V_390 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_91, i32 0, i32 %tmp_279_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_390"/></StgValue>
</operation>

<operation id="1013" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1068">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1120" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader51:13  %buffer1_1_96_4x4_p_V_391 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_87, i32 0, i32 %tmp_279_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_391"/></StgValue>
</operation>

<operation id="1014" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1068">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1121" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader51:14  %buffer1_1_96_4x4_p_V_392 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_84, i32 0, i32 %tmp_279_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_392"/></StgValue>
</operation>

<operation id="1015" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1068">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1122" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader51:15  %buffer1_1_96_4x4_p_V_393 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_92, i32 0, i32 %tmp_279_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_393"/></StgValue>
</operation>

<operation id="1016" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1068">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1123" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader51:16  %buffer1_1_96_4x4_p_V_394 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_85, i32 0, i32 %tmp_279_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_394"/></StgValue>
</operation>

<operation id="1017" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1068">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1124" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader51:17  %buffer1_1_96_4x4_p_V_395 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_28, i32 0, i32 %tmp_279_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_395"/></StgValue>
</operation>

<operation id="1018" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1068">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1125" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader51:18  %buffer1_1_96_4x4_p_V_396 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_30, i32 0, i32 %tmp_279_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_396"/></StgValue>
</operation>

<operation id="1019" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1068">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1126" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader51:19  %buffer1_1_96_4x4_p_V_397 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_42, i32 0, i32 %tmp_279_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_397"/></StgValue>
</operation>

<operation id="1020" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1068">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1127" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader51:20  %buffer1_1_96_4x4_p_V_398 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_40, i32 0, i32 %tmp_279_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_398"/></StgValue>
</operation>

<operation id="1021" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1068">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1128" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader51:21  %buffer1_1_96_4x4_p_V_399 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_29, i32 0, i32 %tmp_279_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_399"/></StgValue>
</operation>

<operation id="1022" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1068">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1129" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader51:22  %buffer1_1_96_4x4_p_V_400 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_25, i32 0, i32 %tmp_279_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_400"/></StgValue>
</operation>

<operation id="1023" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1068">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1130" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader51:23  %buffer1_1_96_4x4_p_V_401 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_24, i32 0, i32 %tmp_279_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_401"/></StgValue>
</operation>

<operation id="1024" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1068">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1131" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader51:24  %buffer1_1_96_4x4_p_V_402 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_26, i32 0, i32 %tmp_279_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_402"/></StgValue>
</operation>

<operation id="1025" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1068">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1132" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader51:25  %buffer1_1_96_4x4_p_V_403 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_27, i32 0, i32 %tmp_279_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_403"/></StgValue>
</operation>

<operation id="1026" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1068">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1133" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader51:26  %buffer1_1_96_4x4_p_V_404 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_35, i32 0, i32 %tmp_279_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_404"/></StgValue>
</operation>

<operation id="1027" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1068">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1134" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader51:27  %buffer1_1_96_4x4_p_V_405 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_39, i32 0, i32 %tmp_279_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_405"/></StgValue>
</operation>

<operation id="1028" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1068">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1135" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader51:28  %buffer1_1_96_4x4_p_V_406 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_45, i32 0, i32 %tmp_279_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_406"/></StgValue>
</operation>

<operation id="1029" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1068">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1136" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader51:29  %buffer1_1_96_4x4_p_V_407 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_34, i32 0, i32 %tmp_279_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_407"/></StgValue>
</operation>

<operation id="1030" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1068">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1137" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader51:30  %buffer1_1_96_4x4_p_V_408 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_32, i32 0, i32 %tmp_279_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_408"/></StgValue>
</operation>

<operation id="1031" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1068">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1138" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader51:31  %buffer1_1_96_4x4_p_V_409 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_41, i32 0, i32 %tmp_279_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_409"/></StgValue>
</operation>

<operation id="1032" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1068">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1139" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader51:32  %buffer1_1_96_4x4_p_V_410 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_43, i32 0, i32 %tmp_279_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_410"/></StgValue>
</operation>

<operation id="1033" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1068">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1140" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader51:33  %buffer1_1_96_4x4_p_V_411 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_46, i32 0, i32 %tmp_279_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_411"/></StgValue>
</operation>

<operation id="1034" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1068">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1141" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader51:34  %buffer1_1_96_4x4_p_V_412 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_44, i32 0, i32 %tmp_279_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_412"/></StgValue>
</operation>

<operation id="1035" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1068">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1142" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader51:35  %buffer1_1_96_4x4_p_V_413 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_36, i32 0, i32 %tmp_279_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_413"/></StgValue>
</operation>

<operation id="1036" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1068">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1143" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader51:36  %buffer1_1_96_4x4_p_V_414 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_38, i32 0, i32 %tmp_279_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_414"/></StgValue>
</operation>

<operation id="1037" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1068">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1144" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader51:37  %buffer1_1_96_4x4_p_V_415 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_37, i32 0, i32 %tmp_279_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_415"/></StgValue>
</operation>

<operation id="1038" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1068">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1145" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader51:38  %buffer1_1_96_4x4_p_V_416 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_77, i32 0, i32 %tmp_279_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_416"/></StgValue>
</operation>

<operation id="1039" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1068">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1146" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader51:39  %buffer1_1_96_4x4_p_V_417 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_75, i32 0, i32 %tmp_279_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_417"/></StgValue>
</operation>

<operation id="1040" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1068">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1147" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader51:40  %buffer1_1_96_4x4_p_V_418 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_76, i32 0, i32 %tmp_279_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_418"/></StgValue>
</operation>

<operation id="1041" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1068">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1148" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader51:41  %buffer1_1_96_4x4_p_V_419 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_78, i32 0, i32 %tmp_279_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_419"/></StgValue>
</operation>

<operation id="1042" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1068">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1149" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader51:42  %buffer1_1_96_4x4_p_V_420 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_73, i32 0, i32 %tmp_279_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_420"/></StgValue>
</operation>

<operation id="1043" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1068">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1150" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader51:43  %buffer1_1_96_4x4_p_V_421 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_74, i32 0, i32 %tmp_279_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_421"/></StgValue>
</operation>

<operation id="1044" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1068">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1151" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader51:44  %buffer1_1_96_4x4_p_V_422 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_72, i32 0, i32 %tmp_279_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_422"/></StgValue>
</operation>

<operation id="1045" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1068">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1152" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader51:45  %buffer1_1_96_4x4_p_V_423 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_31, i32 0, i32 %tmp_279_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_423"/></StgValue>
</operation>

<operation id="1046" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1068">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1153" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader51:46  %buffer1_1_96_4x4_p_V_424 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_33, i32 0, i32 %tmp_279_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_424"/></StgValue>
</operation>

<operation id="1047" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1068">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1154" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader51:47  %buffer1_1_96_4x4_p_V_425 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_47, i32 0, i32 %tmp_279_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_425"/></StgValue>
</operation>

<operation id="1048" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1068">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1155" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader51:48  %buffer1_1_96_4x4_p_V_426 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_94, i32 0, i32 %tmp_279_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_426"/></StgValue>
</operation>

<operation id="1049" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1068">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1156" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader51:49  %buffer1_1_96_4x4_p_V_427 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_82, i32 0, i32 %tmp_279_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_427"/></StgValue>
</operation>

<operation id="1050" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1068">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1157" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader51:50  %buffer1_1_96_4x4_p_V_428 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_81, i32 0, i32 %tmp_279_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_428"/></StgValue>
</operation>

<operation id="1051" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1068">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1158" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader51:51  %buffer1_1_96_4x4_p_V_429 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_80, i32 0, i32 %tmp_279_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_429"/></StgValue>
</operation>

<operation id="1052" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1068">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1159" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader51:52  %buffer1_1_96_4x4_p_V_430 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_79, i32 0, i32 %tmp_279_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_430"/></StgValue>
</operation>

<operation id="1053" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1068">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1160" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader51:53  %exitcond21 = icmp eq i3 %w5, -3

]]></Node>
<StgValue><ssdm name="exitcond21"/></StgValue>
</operation>

<operation id="1054" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1068">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1161" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader51:54  %empty_79 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="empty_79"/></StgValue>
</operation>

<operation id="1055" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1068">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1162" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader51:55  br i1 %exitcond21, label %5, label %.preheader50.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1056" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1070">
<or_exp><and_exp><literal name="exitcond21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1164" bw="0" op_0_bw="0">
<![CDATA[
.preheader50.preheader:0  br label %.preheader50

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1057" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1072">
<or_exp><and_exp><literal name="exitcond21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1556" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:0  %h_6 = add i3 %h4, 1

]]></Node>
<StgValue><ssdm name="h_6"/></StgValue>
</operation>

<operation id="1058" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1072">
<or_exp><and_exp><literal name="exitcond21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1557" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.preheader52

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="1059" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1073">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1166" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
.preheader50:0  %ci6 = phi i7 [ %ci_7, %.preheader49.preheader ], [ 0, %.preheader50.preheader ]

]]></Node>
<StgValue><ssdm name="ci6"/></StgValue>
</operation>

<operation id="1060" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1073">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1167" bw="32" op_0_bw="7">
<![CDATA[
.preheader50:1  %ci6_cast4 = zext i7 %ci6 to i32

]]></Node>
<StgValue><ssdm name="ci6_cast4"/></StgValue>
</operation>

<operation id="1061" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1073">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1168" bw="10" op_0_bw="10" op_1_bw="7" op_2_bw="3">
<![CDATA[
.preheader50:2  %tmp_239 = call i10 @_ssdm_op_BitConcatenate.i10.i7.i3(i7 %ci6, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_239"/></StgValue>
</operation>

<operation id="1062" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1073">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1169" bw="11" op_0_bw="10">
<![CDATA[
.preheader50:3  %p_shl12_cast = zext i10 %tmp_239 to i11

]]></Node>
<StgValue><ssdm name="p_shl12_cast"/></StgValue>
</operation>

<operation id="1063" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1073">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1170" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
.preheader50:4  %tmp_240 = call i8 @_ssdm_op_BitConcatenate.i8.i7.i1(i7 %ci6, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_240"/></StgValue>
</operation>

<operation id="1064" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1073">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1171" bw="11" op_0_bw="8">
<![CDATA[
.preheader50:5  %p_shl13_cast = zext i8 %tmp_240 to i11

]]></Node>
<StgValue><ssdm name="p_shl13_cast"/></StgValue>
</operation>

<operation id="1065" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1073">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1172" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader50:6  %tmp_241 = sub i11 %p_shl12_cast, %p_shl13_cast

]]></Node>
<StgValue><ssdm name="tmp_241"/></StgValue>
</operation>

<operation id="1066" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1073">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1173" bw="12" op_0_bw="11">
<![CDATA[
.preheader50:7  %tmp_297_cast = sext i11 %tmp_241 to i12

]]></Node>
<StgValue><ssdm name="tmp_297_cast"/></StgValue>
</operation>

<operation id="1067" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1073">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1174" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader50:8  %tmp_242 = add i12 %h4_cast6_cast, %tmp_297_cast

]]></Node>
<StgValue><ssdm name="tmp_242"/></StgValue>
</operation>

<operation id="1068" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1073">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1175" bw="10" op_0_bw="12">
<![CDATA[
.preheader50:9  %tmp_328 = trunc i12 %tmp_242 to i10

]]></Node>
<StgValue><ssdm name="tmp_328"/></StgValue>
</operation>

<operation id="1069" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1073">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1176" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
.preheader50:10  %p_shl10_cast = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %tmp_328, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl10_cast"/></StgValue>
</operation>

<operation id="1070" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1073">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1177" bw="13" op_0_bw="13" op_1_bw="12" op_2_bw="1">
<![CDATA[
.preheader50:11  %p_shl11_cast = call i13 @_ssdm_op_BitConcatenate.i13.i12.i1(i12 %tmp_242, i1 false)

]]></Node>
<StgValue><ssdm name="p_shl11_cast"/></StgValue>
</operation>

<operation id="1071" st_id="17" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1073">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1178" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader50:12  %tmp_243 = sub i13 %p_shl10_cast, %p_shl11_cast

]]></Node>
<StgValue><ssdm name="tmp_243"/></StgValue>
</operation>

<operation id="1072" st_id="17" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1073">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1179" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader50:13  %tmp_244 = add i13 %w5_cast5_cast1, %tmp_243

]]></Node>
<StgValue><ssdm name="tmp_244"/></StgValue>
</operation>

<operation id="1073" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1073">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1180" bw="32" op_0_bw="13">
<![CDATA[
.preheader50:14  %tmp_302_cast = zext i13 %tmp_244 to i32

]]></Node>
<StgValue><ssdm name="tmp_302_cast"/></StgValue>
</operation>

<operation id="1074" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1073">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1181" bw="12" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader50:15  %input_V_addr_4 = getelementptr [3456 x i8]* %input_V, i32 0, i32 %tmp_302_cast

]]></Node>
<StgValue><ssdm name="input_V_addr_4"/></StgValue>
</operation>

<operation id="1075" st_id="17" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1073">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1182" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader50:16  %tmp_245 = add i7 %h4_cast6_cast1, %ci6

]]></Node>
<StgValue><ssdm name="tmp_245"/></StgValue>
</operation>

<operation id="1076" st_id="17" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1073">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1183" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader50:17  %tmp_246 = add i7 %w5_cast5_cast, %tmp_245

]]></Node>
<StgValue><ssdm name="tmp_246"/></StgValue>
</operation>

<operation id="1077" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1073">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1184" bw="32" op_0_bw="7">
<![CDATA[
.preheader50:18  %tmp_304_cast = zext i7 %tmp_246 to i32

]]></Node>
<StgValue><ssdm name="tmp_304_cast"/></StgValue>
</operation>

<operation id="1078" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1073">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1185" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader50:19  %weight_24_V_addr = getelementptr [96 x i8]* %weight_24_V, i32 0, i32 %tmp_304_cast

]]></Node>
<StgValue><ssdm name="weight_24_V_addr"/></StgValue>
</operation>

<operation id="1079" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1073">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1186" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader50:20  %weight_25_V_addr = getelementptr [96 x i8]* %weight_25_V, i32 0, i32 %tmp_304_cast

]]></Node>
<StgValue><ssdm name="weight_25_V_addr"/></StgValue>
</operation>

<operation id="1080" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1073">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1187" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader50:21  %weight_26_V_addr = getelementptr [96 x i8]* %weight_26_V, i32 0, i32 %tmp_304_cast

]]></Node>
<StgValue><ssdm name="weight_26_V_addr"/></StgValue>
</operation>

<operation id="1081" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1073">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1188" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader50:22  %weight_27_V_addr = getelementptr [96 x i8]* %weight_27_V, i32 0, i32 %tmp_304_cast

]]></Node>
<StgValue><ssdm name="weight_27_V_addr"/></StgValue>
</operation>

<operation id="1082" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1073">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1189" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader50:23  %weight_28_V_addr = getelementptr [96 x i8]* %weight_28_V, i32 0, i32 %tmp_304_cast

]]></Node>
<StgValue><ssdm name="weight_28_V_addr"/></StgValue>
</operation>

<operation id="1083" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1073">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1190" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader50:24  %weight_29_V_addr = getelementptr [96 x i8]* %weight_29_V, i32 0, i32 %tmp_304_cast

]]></Node>
<StgValue><ssdm name="weight_29_V_addr"/></StgValue>
</operation>

<operation id="1084" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1073">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1191" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader50:25  %weight_30_V_addr = getelementptr [96 x i8]* %weight_30_V, i32 0, i32 %tmp_304_cast

]]></Node>
<StgValue><ssdm name="weight_30_V_addr"/></StgValue>
</operation>

<operation id="1085" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1073">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1192" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader50:26  %weight_31_V_addr = getelementptr [96 x i8]* %weight_31_V, i32 0, i32 %tmp_304_cast

]]></Node>
<StgValue><ssdm name="weight_31_V_addr"/></StgValue>
</operation>

<operation id="1086" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1073">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1193" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader50:27  %weight_32_V_addr = getelementptr [96 x i8]* %weight_32_V, i32 0, i32 %tmp_304_cast

]]></Node>
<StgValue><ssdm name="weight_32_V_addr"/></StgValue>
</operation>

<operation id="1087" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1073">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1194" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader50:28  %weight_33_V_addr = getelementptr [96 x i8]* %weight_33_V, i32 0, i32 %tmp_304_cast

]]></Node>
<StgValue><ssdm name="weight_33_V_addr"/></StgValue>
</operation>

<operation id="1088" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1073">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1195" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader50:29  %weight_34_V_addr = getelementptr [96 x i8]* %weight_34_V, i32 0, i32 %tmp_304_cast

]]></Node>
<StgValue><ssdm name="weight_34_V_addr"/></StgValue>
</operation>

<operation id="1089" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1073">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1196" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader50:30  %weight_35_V_addr = getelementptr [96 x i8]* %weight_35_V, i32 0, i32 %tmp_304_cast

]]></Node>
<StgValue><ssdm name="weight_35_V_addr"/></StgValue>
</operation>

<operation id="1090" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1073">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1197" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader50:31  %weight_36_V_addr = getelementptr [96 x i8]* %weight_36_V, i32 0, i32 %tmp_304_cast

]]></Node>
<StgValue><ssdm name="weight_36_V_addr"/></StgValue>
</operation>

<operation id="1091" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1073">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1198" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader50:32  %weight_37_V_addr = getelementptr [96 x i8]* %weight_37_V, i32 0, i32 %tmp_304_cast

]]></Node>
<StgValue><ssdm name="weight_37_V_addr"/></StgValue>
</operation>

<operation id="1092" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1073">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1199" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader50:33  %weight_38_V_addr = getelementptr [96 x i8]* %weight_38_V, i32 0, i32 %tmp_304_cast

]]></Node>
<StgValue><ssdm name="weight_38_V_addr"/></StgValue>
</operation>

<operation id="1093" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1073">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1200" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader50:34  %weight_39_V_addr = getelementptr [96 x i8]* %weight_39_V, i32 0, i32 %tmp_304_cast

]]></Node>
<StgValue><ssdm name="weight_39_V_addr"/></StgValue>
</operation>

<operation id="1094" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1073">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1201" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader50:35  %weight_40_V_addr = getelementptr [96 x i8]* %weight_40_V, i32 0, i32 %tmp_304_cast

]]></Node>
<StgValue><ssdm name="weight_40_V_addr"/></StgValue>
</operation>

<operation id="1095" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1073">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1202" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader50:36  %weight_41_V_addr = getelementptr [96 x i8]* %weight_41_V, i32 0, i32 %tmp_304_cast

]]></Node>
<StgValue><ssdm name="weight_41_V_addr"/></StgValue>
</operation>

<operation id="1096" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1073">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1203" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader50:37  %weight_42_V_addr = getelementptr [96 x i8]* %weight_42_V, i32 0, i32 %tmp_304_cast

]]></Node>
<StgValue><ssdm name="weight_42_V_addr"/></StgValue>
</operation>

<operation id="1097" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1073">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1204" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader50:38  %weight_43_V_addr = getelementptr [96 x i8]* %weight_43_V, i32 0, i32 %tmp_304_cast

]]></Node>
<StgValue><ssdm name="weight_43_V_addr"/></StgValue>
</operation>

<operation id="1098" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1073">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1205" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader50:39  %weight_44_V_addr = getelementptr [96 x i8]* %weight_44_V, i32 0, i32 %tmp_304_cast

]]></Node>
<StgValue><ssdm name="weight_44_V_addr"/></StgValue>
</operation>

<operation id="1099" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1073">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1206" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader50:40  %weight_45_V_addr = getelementptr [96 x i8]* %weight_45_V, i32 0, i32 %tmp_304_cast

]]></Node>
<StgValue><ssdm name="weight_45_V_addr"/></StgValue>
</operation>

<operation id="1100" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1073">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1207" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader50:41  %weight_46_V_addr = getelementptr [96 x i8]* %weight_46_V, i32 0, i32 %tmp_304_cast

]]></Node>
<StgValue><ssdm name="weight_46_V_addr"/></StgValue>
</operation>

<operation id="1101" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1073">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1208" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader50:42  %weight_47_V_addr = getelementptr [96 x i8]* %weight_47_V, i32 0, i32 %tmp_304_cast

]]></Node>
<StgValue><ssdm name="weight_47_V_addr"/></StgValue>
</operation>

<operation id="1102" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1073">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1209" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader50:43  %weight_72_V_addr = getelementptr [96 x i8]* %weight_72_V, i32 0, i32 %ci6_cast4

]]></Node>
<StgValue><ssdm name="weight_72_V_addr"/></StgValue>
</operation>

<operation id="1103" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1073">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1210" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader50:44  %weight_73_V_addr = getelementptr [96 x i8]* %weight_73_V, i32 0, i32 %ci6_cast4

]]></Node>
<StgValue><ssdm name="weight_73_V_addr"/></StgValue>
</operation>

<operation id="1104" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1073">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1211" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader50:45  %weight_74_V_addr = getelementptr [96 x i8]* %weight_74_V, i32 0, i32 %ci6_cast4

]]></Node>
<StgValue><ssdm name="weight_74_V_addr"/></StgValue>
</operation>

<operation id="1105" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1073">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1212" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader50:46  %weight_75_V_addr = getelementptr [96 x i8]* %weight_75_V, i32 0, i32 %ci6_cast4

]]></Node>
<StgValue><ssdm name="weight_75_V_addr"/></StgValue>
</operation>

<operation id="1106" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1073">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1213" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader50:47  %weight_76_V_addr = getelementptr [96 x i8]* %weight_76_V, i32 0, i32 %ci6_cast4

]]></Node>
<StgValue><ssdm name="weight_76_V_addr"/></StgValue>
</operation>

<operation id="1107" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1073">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1214" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader50:48  %weight_77_V_addr = getelementptr [96 x i8]* %weight_77_V, i32 0, i32 %ci6_cast4

]]></Node>
<StgValue><ssdm name="weight_77_V_addr"/></StgValue>
</operation>

<operation id="1108" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1073">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1215" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader50:49  %weight_78_V_addr = getelementptr [96 x i8]* %weight_78_V, i32 0, i32 %ci6_cast4

]]></Node>
<StgValue><ssdm name="weight_78_V_addr"/></StgValue>
</operation>

<operation id="1109" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1073">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1216" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader50:50  %weight_79_V_addr = getelementptr [96 x i8]* %weight_79_V, i32 0, i32 %ci6_cast4

]]></Node>
<StgValue><ssdm name="weight_79_V_addr"/></StgValue>
</operation>

<operation id="1110" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1073">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1217" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader50:51  %weight_80_V_addr = getelementptr [96 x i8]* %weight_80_V, i32 0, i32 %ci6_cast4

]]></Node>
<StgValue><ssdm name="weight_80_V_addr"/></StgValue>
</operation>

<operation id="1111" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1073">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1218" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader50:52  %weight_81_V_addr = getelementptr [96 x i8]* %weight_81_V, i32 0, i32 %ci6_cast4

]]></Node>
<StgValue><ssdm name="weight_81_V_addr"/></StgValue>
</operation>

<operation id="1112" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1073">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1219" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader50:53  %weight_82_V_addr = getelementptr [96 x i8]* %weight_82_V, i32 0, i32 %ci6_cast4

]]></Node>
<StgValue><ssdm name="weight_82_V_addr"/></StgValue>
</operation>

<operation id="1113" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1073">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1220" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader50:54  %weight_83_V_addr = getelementptr [96 x i8]* %weight_83_V, i32 0, i32 %ci6_cast4

]]></Node>
<StgValue><ssdm name="weight_83_V_addr"/></StgValue>
</operation>

<operation id="1114" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1073">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1221" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader50:55  %weight_84_V_addr = getelementptr [96 x i8]* %weight_84_V, i32 0, i32 %ci6_cast4

]]></Node>
<StgValue><ssdm name="weight_84_V_addr"/></StgValue>
</operation>

<operation id="1115" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1073">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1222" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader50:56  %weight_85_V_addr = getelementptr [96 x i8]* %weight_85_V, i32 0, i32 %ci6_cast4

]]></Node>
<StgValue><ssdm name="weight_85_V_addr"/></StgValue>
</operation>

<operation id="1116" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1073">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1223" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader50:57  %weight_86_V_addr = getelementptr [96 x i8]* %weight_86_V, i32 0, i32 %ci6_cast4

]]></Node>
<StgValue><ssdm name="weight_86_V_addr"/></StgValue>
</operation>

<operation id="1117" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1073">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1224" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader50:58  %weight_87_V_addr = getelementptr [96 x i8]* %weight_87_V, i32 0, i32 %ci6_cast4

]]></Node>
<StgValue><ssdm name="weight_87_V_addr"/></StgValue>
</operation>

<operation id="1118" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1073">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1225" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader50:59  %weight_88_V_addr = getelementptr [96 x i8]* %weight_88_V, i32 0, i32 %ci6_cast4

]]></Node>
<StgValue><ssdm name="weight_88_V_addr"/></StgValue>
</operation>

<operation id="1119" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1073">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1226" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader50:60  %weight_89_V_addr = getelementptr [96 x i8]* %weight_89_V, i32 0, i32 %ci6_cast4

]]></Node>
<StgValue><ssdm name="weight_89_V_addr"/></StgValue>
</operation>

<operation id="1120" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1073">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1227" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader50:61  %weight_90_V_addr = getelementptr [96 x i8]* %weight_90_V, i32 0, i32 %ci6_cast4

]]></Node>
<StgValue><ssdm name="weight_90_V_addr"/></StgValue>
</operation>

<operation id="1121" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1073">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1228" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader50:62  %weight_91_V_addr = getelementptr [96 x i8]* %weight_91_V, i32 0, i32 %ci6_cast4

]]></Node>
<StgValue><ssdm name="weight_91_V_addr"/></StgValue>
</operation>

<operation id="1122" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1073">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1229" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader50:63  %weight_92_V_addr = getelementptr [96 x i8]* %weight_92_V, i32 0, i32 %ci6_cast4

]]></Node>
<StgValue><ssdm name="weight_92_V_addr"/></StgValue>
</operation>

<operation id="1123" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1073">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1230" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader50:64  %weight_93_V_addr = getelementptr [96 x i8]* %weight_93_V, i32 0, i32 %ci6_cast4

]]></Node>
<StgValue><ssdm name="weight_93_V_addr"/></StgValue>
</operation>

<operation id="1124" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1073">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1231" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader50:65  %weight_94_V_addr = getelementptr [96 x i8]* %weight_94_V, i32 0, i32 %ci6_cast4

]]></Node>
<StgValue><ssdm name="weight_94_V_addr"/></StgValue>
</operation>

<operation id="1125" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1073">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1232" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader50:66  %weight_95_V_addr = getelementptr [96 x i8]* %weight_95_V, i32 0, i32 %ci6_cast4

]]></Node>
<StgValue><ssdm name="weight_95_V_addr"/></StgValue>
</operation>

<operation id="1126" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1073">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1233" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader50:67  %exitcond24 = icmp eq i7 %ci6, -32

]]></Node>
<StgValue><ssdm name="exitcond24"/></StgValue>
</operation>

<operation id="1127" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1073">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1234" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader50:68  %empty_80 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 96, i64 96, i64 96)

]]></Node>
<StgValue><ssdm name="empty_80"/></StgValue>
</operation>

<operation id="1128" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1073">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1235" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader50:69  %ci_7 = add i7 1, %ci6

]]></Node>
<StgValue><ssdm name="ci_7"/></StgValue>
</operation>

<operation id="1129" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1073">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1236" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader50:70  br i1 %exitcond24, label %4, label %.preheader49.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1130" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1075">
<or_exp><and_exp><literal name="exitcond24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1553" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:0  %w_20 = add i3 %w5, 1

]]></Node>
<StgValue><ssdm name="w_20"/></StgValue>
</operation>

<operation id="1131" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1075">
<or_exp><and_exp><literal name="exitcond24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1554" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.preheader51

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="1132" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1076">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1240" bw="8" op_0_bw="12">
<![CDATA[
.preheader49.preheader:2  %input_V_load_4 = load i8* %input_V_addr_4, align 1

]]></Node>
<StgValue><ssdm name="input_V_load_4"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="1133" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1077">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1238" bw="8" op_0_bw="7">
<![CDATA[
.preheader49.preheader:0  %weight_24_V_load = load i8* %weight_24_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_24_V_load"/></StgValue>
</operation>

<operation id="1134" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1077">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1239" bw="8" op_0_bw="7">
<![CDATA[
.preheader49.preheader:1  %weight_72_V_load = load i8* %weight_72_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_72_V_load"/></StgValue>
</operation>

<operation id="1135" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1077">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1240" bw="8" op_0_bw="12">
<![CDATA[
.preheader49.preheader:2  %input_V_load_4 = load i8* %input_V_addr_4, align 1

]]></Node>
<StgValue><ssdm name="input_V_load_4"/></StgValue>
</operation>

<operation id="1136" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1077">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1252" bw="8" op_0_bw="7">
<![CDATA[
.preheader49.preheader:14  %weight_25_V_load = load i8* %weight_25_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_25_V_load"/></StgValue>
</operation>

<operation id="1137" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1077">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1253" bw="8" op_0_bw="7">
<![CDATA[
.preheader49.preheader:15  %weight_73_V_load = load i8* %weight_73_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_73_V_load"/></StgValue>
</operation>

<operation id="1138" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1077">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1265" bw="8" op_0_bw="7">
<![CDATA[
.preheader49.preheader:27  %weight_26_V_load = load i8* %weight_26_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_26_V_load"/></StgValue>
</operation>

<operation id="1139" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1077">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1266" bw="8" op_0_bw="7">
<![CDATA[
.preheader49.preheader:28  %weight_74_V_load = load i8* %weight_74_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_74_V_load"/></StgValue>
</operation>

<operation id="1140" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1077">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1278" bw="8" op_0_bw="7">
<![CDATA[
.preheader49.preheader:40  %weight_27_V_load = load i8* %weight_27_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_27_V_load"/></StgValue>
</operation>

<operation id="1141" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1077">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1279" bw="8" op_0_bw="7">
<![CDATA[
.preheader49.preheader:41  %weight_75_V_load = load i8* %weight_75_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_75_V_load"/></StgValue>
</operation>

<operation id="1142" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1077">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1291" bw="8" op_0_bw="7">
<![CDATA[
.preheader49.preheader:53  %weight_28_V_load = load i8* %weight_28_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_28_V_load"/></StgValue>
</operation>

<operation id="1143" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1077">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1292" bw="8" op_0_bw="7">
<![CDATA[
.preheader49.preheader:54  %weight_76_V_load = load i8* %weight_76_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_76_V_load"/></StgValue>
</operation>

<operation id="1144" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1077">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1304" bw="8" op_0_bw="7">
<![CDATA[
.preheader49.preheader:66  %weight_29_V_load = load i8* %weight_29_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_29_V_load"/></StgValue>
</operation>

<operation id="1145" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1077">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1305" bw="8" op_0_bw="7">
<![CDATA[
.preheader49.preheader:67  %weight_77_V_load = load i8* %weight_77_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_77_V_load"/></StgValue>
</operation>

<operation id="1146" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1077">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1317" bw="8" op_0_bw="7">
<![CDATA[
.preheader49.preheader:79  %weight_30_V_load = load i8* %weight_30_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_30_V_load"/></StgValue>
</operation>

<operation id="1147" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1077">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1318" bw="8" op_0_bw="7">
<![CDATA[
.preheader49.preheader:80  %weight_78_V_load = load i8* %weight_78_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_78_V_load"/></StgValue>
</operation>

<operation id="1148" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1077">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1330" bw="8" op_0_bw="7">
<![CDATA[
.preheader49.preheader:92  %weight_31_V_load = load i8* %weight_31_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_31_V_load"/></StgValue>
</operation>

<operation id="1149" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1077">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1331" bw="8" op_0_bw="7">
<![CDATA[
.preheader49.preheader:93  %weight_79_V_load = load i8* %weight_79_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_79_V_load"/></StgValue>
</operation>

<operation id="1150" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1077">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1343" bw="8" op_0_bw="7">
<![CDATA[
.preheader49.preheader:105  %weight_32_V_load = load i8* %weight_32_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_32_V_load"/></StgValue>
</operation>

<operation id="1151" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1077">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1344" bw="8" op_0_bw="7">
<![CDATA[
.preheader49.preheader:106  %weight_80_V_load = load i8* %weight_80_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_80_V_load"/></StgValue>
</operation>

<operation id="1152" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1077">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1356" bw="8" op_0_bw="7">
<![CDATA[
.preheader49.preheader:118  %weight_33_V_load = load i8* %weight_33_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_33_V_load"/></StgValue>
</operation>

<operation id="1153" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1077">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1357" bw="8" op_0_bw="7">
<![CDATA[
.preheader49.preheader:119  %weight_81_V_load = load i8* %weight_81_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_81_V_load"/></StgValue>
</operation>

<operation id="1154" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1077">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1369" bw="8" op_0_bw="7">
<![CDATA[
.preheader49.preheader:131  %weight_34_V_load = load i8* %weight_34_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_34_V_load"/></StgValue>
</operation>

<operation id="1155" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1077">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1370" bw="8" op_0_bw="7">
<![CDATA[
.preheader49.preheader:132  %weight_82_V_load = load i8* %weight_82_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_82_V_load"/></StgValue>
</operation>

<operation id="1156" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1077">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1382" bw="8" op_0_bw="7">
<![CDATA[
.preheader49.preheader:144  %weight_35_V_load = load i8* %weight_35_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_35_V_load"/></StgValue>
</operation>

<operation id="1157" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1077">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1383" bw="8" op_0_bw="7">
<![CDATA[
.preheader49.preheader:145  %weight_83_V_load = load i8* %weight_83_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_83_V_load"/></StgValue>
</operation>

<operation id="1158" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1077">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1395" bw="8" op_0_bw="7">
<![CDATA[
.preheader49.preheader:157  %weight_36_V_load = load i8* %weight_36_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_36_V_load"/></StgValue>
</operation>

<operation id="1159" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1077">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1396" bw="8" op_0_bw="7">
<![CDATA[
.preheader49.preheader:158  %weight_84_V_load = load i8* %weight_84_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_84_V_load"/></StgValue>
</operation>

<operation id="1160" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1077">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1408" bw="8" op_0_bw="7">
<![CDATA[
.preheader49.preheader:170  %weight_37_V_load = load i8* %weight_37_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_37_V_load"/></StgValue>
</operation>

<operation id="1161" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1077">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1409" bw="8" op_0_bw="7">
<![CDATA[
.preheader49.preheader:171  %weight_85_V_load = load i8* %weight_85_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_85_V_load"/></StgValue>
</operation>

<operation id="1162" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1077">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1421" bw="8" op_0_bw="7">
<![CDATA[
.preheader49.preheader:183  %weight_38_V_load = load i8* %weight_38_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_38_V_load"/></StgValue>
</operation>

<operation id="1163" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1077">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1422" bw="8" op_0_bw="7">
<![CDATA[
.preheader49.preheader:184  %weight_86_V_load = load i8* %weight_86_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_86_V_load"/></StgValue>
</operation>

<operation id="1164" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1077">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1434" bw="8" op_0_bw="7">
<![CDATA[
.preheader49.preheader:196  %weight_39_V_load = load i8* %weight_39_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_39_V_load"/></StgValue>
</operation>

<operation id="1165" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1077">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1435" bw="8" op_0_bw="7">
<![CDATA[
.preheader49.preheader:197  %weight_87_V_load = load i8* %weight_87_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_87_V_load"/></StgValue>
</operation>

<operation id="1166" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1077">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1447" bw="8" op_0_bw="7">
<![CDATA[
.preheader49.preheader:209  %weight_40_V_load = load i8* %weight_40_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_40_V_load"/></StgValue>
</operation>

<operation id="1167" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1077">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1448" bw="8" op_0_bw="7">
<![CDATA[
.preheader49.preheader:210  %weight_88_V_load = load i8* %weight_88_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_88_V_load"/></StgValue>
</operation>

<operation id="1168" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1077">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1460" bw="8" op_0_bw="7">
<![CDATA[
.preheader49.preheader:222  %weight_41_V_load = load i8* %weight_41_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_41_V_load"/></StgValue>
</operation>

<operation id="1169" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1077">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1461" bw="8" op_0_bw="7">
<![CDATA[
.preheader49.preheader:223  %weight_89_V_load = load i8* %weight_89_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_89_V_load"/></StgValue>
</operation>

<operation id="1170" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1077">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1473" bw="8" op_0_bw="7">
<![CDATA[
.preheader49.preheader:235  %weight_42_V_load = load i8* %weight_42_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_42_V_load"/></StgValue>
</operation>

<operation id="1171" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1077">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1474" bw="8" op_0_bw="7">
<![CDATA[
.preheader49.preheader:236  %weight_90_V_load = load i8* %weight_90_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_90_V_load"/></StgValue>
</operation>

<operation id="1172" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1077">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1486" bw="8" op_0_bw="7">
<![CDATA[
.preheader49.preheader:248  %weight_43_V_load = load i8* %weight_43_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_43_V_load"/></StgValue>
</operation>

<operation id="1173" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1077">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1487" bw="8" op_0_bw="7">
<![CDATA[
.preheader49.preheader:249  %weight_91_V_load = load i8* %weight_91_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_91_V_load"/></StgValue>
</operation>

<operation id="1174" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1077">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1499" bw="8" op_0_bw="7">
<![CDATA[
.preheader49.preheader:261  %weight_44_V_load = load i8* %weight_44_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_44_V_load"/></StgValue>
</operation>

<operation id="1175" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1077">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1500" bw="8" op_0_bw="7">
<![CDATA[
.preheader49.preheader:262  %weight_92_V_load = load i8* %weight_92_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_92_V_load"/></StgValue>
</operation>

<operation id="1176" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1077">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1512" bw="8" op_0_bw="7">
<![CDATA[
.preheader49.preheader:274  %weight_45_V_load = load i8* %weight_45_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_45_V_load"/></StgValue>
</operation>

<operation id="1177" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1077">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1513" bw="8" op_0_bw="7">
<![CDATA[
.preheader49.preheader:275  %weight_93_V_load = load i8* %weight_93_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_93_V_load"/></StgValue>
</operation>

<operation id="1178" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1077">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1525" bw="8" op_0_bw="7">
<![CDATA[
.preheader49.preheader:287  %weight_46_V_load = load i8* %weight_46_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_46_V_load"/></StgValue>
</operation>

<operation id="1179" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1077">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1526" bw="8" op_0_bw="7">
<![CDATA[
.preheader49.preheader:288  %weight_94_V_load = load i8* %weight_94_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_94_V_load"/></StgValue>
</operation>

<operation id="1180" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1077">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1538" bw="8" op_0_bw="7">
<![CDATA[
.preheader49.preheader:300  %weight_47_V_load = load i8* %weight_47_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_47_V_load"/></StgValue>
</operation>

<operation id="1181" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1077">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1539" bw="8" op_0_bw="7">
<![CDATA[
.preheader49.preheader:301  %weight_95_V_load = load i8* %weight_95_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_95_V_load"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="1182" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1078">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1238" bw="8" op_0_bw="7">
<![CDATA[
.preheader49.preheader:0  %weight_24_V_load = load i8* %weight_24_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_24_V_load"/></StgValue>
</operation>

<operation id="1183" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1078">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1239" bw="8" op_0_bw="7">
<![CDATA[
.preheader49.preheader:1  %weight_72_V_load = load i8* %weight_72_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_72_V_load"/></StgValue>
</operation>

<operation id="1184" st_id="20" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1078">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1241" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader49.preheader:3  %MUL_DP_ret95 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_24_V_load, i8 %weight_72_V_load, i8 %input_V_load_4)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret95"/></StgValue>
</operation>

<operation id="1185" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1078">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1252" bw="8" op_0_bw="7">
<![CDATA[
.preheader49.preheader:14  %weight_25_V_load = load i8* %weight_25_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_25_V_load"/></StgValue>
</operation>

<operation id="1186" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1078">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1253" bw="8" op_0_bw="7">
<![CDATA[
.preheader49.preheader:15  %weight_73_V_load = load i8* %weight_73_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_73_V_load"/></StgValue>
</operation>

<operation id="1187" st_id="20" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1078">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1254" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader49.preheader:16  %MUL_DP_ret96 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_25_V_load, i8 %weight_73_V_load, i8 %input_V_load_4)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret96"/></StgValue>
</operation>

<operation id="1188" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1078">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1265" bw="8" op_0_bw="7">
<![CDATA[
.preheader49.preheader:27  %weight_26_V_load = load i8* %weight_26_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_26_V_load"/></StgValue>
</operation>

<operation id="1189" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1078">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1266" bw="8" op_0_bw="7">
<![CDATA[
.preheader49.preheader:28  %weight_74_V_load = load i8* %weight_74_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_74_V_load"/></StgValue>
</operation>

<operation id="1190" st_id="20" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1078">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1267" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader49.preheader:29  %MUL_DP_ret97 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_26_V_load, i8 %weight_74_V_load, i8 %input_V_load_4)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret97"/></StgValue>
</operation>

<operation id="1191" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1078">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1278" bw="8" op_0_bw="7">
<![CDATA[
.preheader49.preheader:40  %weight_27_V_load = load i8* %weight_27_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_27_V_load"/></StgValue>
</operation>

<operation id="1192" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1078">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1279" bw="8" op_0_bw="7">
<![CDATA[
.preheader49.preheader:41  %weight_75_V_load = load i8* %weight_75_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_75_V_load"/></StgValue>
</operation>

<operation id="1193" st_id="20" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1078">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1280" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader49.preheader:42  %MUL_DP_ret98 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_27_V_load, i8 %weight_75_V_load, i8 %input_V_load_4)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret98"/></StgValue>
</operation>

<operation id="1194" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1078">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1291" bw="8" op_0_bw="7">
<![CDATA[
.preheader49.preheader:53  %weight_28_V_load = load i8* %weight_28_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_28_V_load"/></StgValue>
</operation>

<operation id="1195" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1078">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1292" bw="8" op_0_bw="7">
<![CDATA[
.preheader49.preheader:54  %weight_76_V_load = load i8* %weight_76_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_76_V_load"/></StgValue>
</operation>

<operation id="1196" st_id="20" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1078">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1293" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader49.preheader:55  %MUL_DP_ret99 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_28_V_load, i8 %weight_76_V_load, i8 %input_V_load_4)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret99"/></StgValue>
</operation>

<operation id="1197" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1078">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1304" bw="8" op_0_bw="7">
<![CDATA[
.preheader49.preheader:66  %weight_29_V_load = load i8* %weight_29_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_29_V_load"/></StgValue>
</operation>

<operation id="1198" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1078">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1305" bw="8" op_0_bw="7">
<![CDATA[
.preheader49.preheader:67  %weight_77_V_load = load i8* %weight_77_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_77_V_load"/></StgValue>
</operation>

<operation id="1199" st_id="20" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1078">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1306" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader49.preheader:68  %MUL_DP_ret100 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_29_V_load, i8 %weight_77_V_load, i8 %input_V_load_4)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret100"/></StgValue>
</operation>

<operation id="1200" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1078">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1317" bw="8" op_0_bw="7">
<![CDATA[
.preheader49.preheader:79  %weight_30_V_load = load i8* %weight_30_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_30_V_load"/></StgValue>
</operation>

<operation id="1201" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1078">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1318" bw="8" op_0_bw="7">
<![CDATA[
.preheader49.preheader:80  %weight_78_V_load = load i8* %weight_78_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_78_V_load"/></StgValue>
</operation>

<operation id="1202" st_id="20" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1078">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1319" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader49.preheader:81  %MUL_DP_ret101 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_30_V_load, i8 %weight_78_V_load, i8 %input_V_load_4)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret101"/></StgValue>
</operation>

<operation id="1203" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1078">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1330" bw="8" op_0_bw="7">
<![CDATA[
.preheader49.preheader:92  %weight_31_V_load = load i8* %weight_31_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_31_V_load"/></StgValue>
</operation>

<operation id="1204" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1078">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1331" bw="8" op_0_bw="7">
<![CDATA[
.preheader49.preheader:93  %weight_79_V_load = load i8* %weight_79_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_79_V_load"/></StgValue>
</operation>

<operation id="1205" st_id="20" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1078">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1332" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader49.preheader:94  %MUL_DP_ret102 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_31_V_load, i8 %weight_79_V_load, i8 %input_V_load_4)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret102"/></StgValue>
</operation>

<operation id="1206" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1078">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1343" bw="8" op_0_bw="7">
<![CDATA[
.preheader49.preheader:105  %weight_32_V_load = load i8* %weight_32_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_32_V_load"/></StgValue>
</operation>

<operation id="1207" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1078">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1344" bw="8" op_0_bw="7">
<![CDATA[
.preheader49.preheader:106  %weight_80_V_load = load i8* %weight_80_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_80_V_load"/></StgValue>
</operation>

<operation id="1208" st_id="20" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1078">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1345" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader49.preheader:107  %MUL_DP_ret103 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_32_V_load, i8 %weight_80_V_load, i8 %input_V_load_4)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret103"/></StgValue>
</operation>

<operation id="1209" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1078">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1356" bw="8" op_0_bw="7">
<![CDATA[
.preheader49.preheader:118  %weight_33_V_load = load i8* %weight_33_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_33_V_load"/></StgValue>
</operation>

<operation id="1210" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1078">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1357" bw="8" op_0_bw="7">
<![CDATA[
.preheader49.preheader:119  %weight_81_V_load = load i8* %weight_81_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_81_V_load"/></StgValue>
</operation>

<operation id="1211" st_id="20" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1078">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1358" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader49.preheader:120  %MUL_DP_ret104 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_33_V_load, i8 %weight_81_V_load, i8 %input_V_load_4)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret104"/></StgValue>
</operation>

<operation id="1212" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1078">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1369" bw="8" op_0_bw="7">
<![CDATA[
.preheader49.preheader:131  %weight_34_V_load = load i8* %weight_34_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_34_V_load"/></StgValue>
</operation>

<operation id="1213" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1078">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1370" bw="8" op_0_bw="7">
<![CDATA[
.preheader49.preheader:132  %weight_82_V_load = load i8* %weight_82_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_82_V_load"/></StgValue>
</operation>

<operation id="1214" st_id="20" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1078">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1371" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader49.preheader:133  %MUL_DP_ret105 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_34_V_load, i8 %weight_82_V_load, i8 %input_V_load_4)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret105"/></StgValue>
</operation>

<operation id="1215" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1078">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1382" bw="8" op_0_bw="7">
<![CDATA[
.preheader49.preheader:144  %weight_35_V_load = load i8* %weight_35_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_35_V_load"/></StgValue>
</operation>

<operation id="1216" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1078">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1383" bw="8" op_0_bw="7">
<![CDATA[
.preheader49.preheader:145  %weight_83_V_load = load i8* %weight_83_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_83_V_load"/></StgValue>
</operation>

<operation id="1217" st_id="20" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1078">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1384" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader49.preheader:146  %MUL_DP_ret106 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_35_V_load, i8 %weight_83_V_load, i8 %input_V_load_4)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret106"/></StgValue>
</operation>

<operation id="1218" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1078">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1395" bw="8" op_0_bw="7">
<![CDATA[
.preheader49.preheader:157  %weight_36_V_load = load i8* %weight_36_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_36_V_load"/></StgValue>
</operation>

<operation id="1219" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1078">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1396" bw="8" op_0_bw="7">
<![CDATA[
.preheader49.preheader:158  %weight_84_V_load = load i8* %weight_84_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_84_V_load"/></StgValue>
</operation>

<operation id="1220" st_id="20" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1078">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1397" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader49.preheader:159  %MUL_DP_ret107 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_36_V_load, i8 %weight_84_V_load, i8 %input_V_load_4)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret107"/></StgValue>
</operation>

<operation id="1221" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1078">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1408" bw="8" op_0_bw="7">
<![CDATA[
.preheader49.preheader:170  %weight_37_V_load = load i8* %weight_37_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_37_V_load"/></StgValue>
</operation>

<operation id="1222" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1078">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1409" bw="8" op_0_bw="7">
<![CDATA[
.preheader49.preheader:171  %weight_85_V_load = load i8* %weight_85_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_85_V_load"/></StgValue>
</operation>

<operation id="1223" st_id="20" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1078">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1410" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader49.preheader:172  %MUL_DP_ret108 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_37_V_load, i8 %weight_85_V_load, i8 %input_V_load_4)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret108"/></StgValue>
</operation>

<operation id="1224" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1078">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1421" bw="8" op_0_bw="7">
<![CDATA[
.preheader49.preheader:183  %weight_38_V_load = load i8* %weight_38_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_38_V_load"/></StgValue>
</operation>

<operation id="1225" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1078">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1422" bw="8" op_0_bw="7">
<![CDATA[
.preheader49.preheader:184  %weight_86_V_load = load i8* %weight_86_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_86_V_load"/></StgValue>
</operation>

<operation id="1226" st_id="20" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1078">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1423" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader49.preheader:185  %MUL_DP_ret109 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_38_V_load, i8 %weight_86_V_load, i8 %input_V_load_4)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret109"/></StgValue>
</operation>

<operation id="1227" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1078">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1434" bw="8" op_0_bw="7">
<![CDATA[
.preheader49.preheader:196  %weight_39_V_load = load i8* %weight_39_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_39_V_load"/></StgValue>
</operation>

<operation id="1228" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1078">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1435" bw="8" op_0_bw="7">
<![CDATA[
.preheader49.preheader:197  %weight_87_V_load = load i8* %weight_87_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_87_V_load"/></StgValue>
</operation>

<operation id="1229" st_id="20" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1078">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1436" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader49.preheader:198  %MUL_DP_ret110 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_39_V_load, i8 %weight_87_V_load, i8 %input_V_load_4)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret110"/></StgValue>
</operation>

<operation id="1230" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1078">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1447" bw="8" op_0_bw="7">
<![CDATA[
.preheader49.preheader:209  %weight_40_V_load = load i8* %weight_40_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_40_V_load"/></StgValue>
</operation>

<operation id="1231" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1078">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1448" bw="8" op_0_bw="7">
<![CDATA[
.preheader49.preheader:210  %weight_88_V_load = load i8* %weight_88_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_88_V_load"/></StgValue>
</operation>

<operation id="1232" st_id="20" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1078">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1449" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader49.preheader:211  %MUL_DP_ret111 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_40_V_load, i8 %weight_88_V_load, i8 %input_V_load_4)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret111"/></StgValue>
</operation>

<operation id="1233" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1078">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1460" bw="8" op_0_bw="7">
<![CDATA[
.preheader49.preheader:222  %weight_41_V_load = load i8* %weight_41_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_41_V_load"/></StgValue>
</operation>

<operation id="1234" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1078">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1461" bw="8" op_0_bw="7">
<![CDATA[
.preheader49.preheader:223  %weight_89_V_load = load i8* %weight_89_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_89_V_load"/></StgValue>
</operation>

<operation id="1235" st_id="20" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1078">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1462" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader49.preheader:224  %MUL_DP_ret112 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_41_V_load, i8 %weight_89_V_load, i8 %input_V_load_4)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret112"/></StgValue>
</operation>

<operation id="1236" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1078">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1473" bw="8" op_0_bw="7">
<![CDATA[
.preheader49.preheader:235  %weight_42_V_load = load i8* %weight_42_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_42_V_load"/></StgValue>
</operation>

<operation id="1237" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1078">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1474" bw="8" op_0_bw="7">
<![CDATA[
.preheader49.preheader:236  %weight_90_V_load = load i8* %weight_90_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_90_V_load"/></StgValue>
</operation>

<operation id="1238" st_id="20" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1078">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1475" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader49.preheader:237  %MUL_DP_ret113 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_42_V_load, i8 %weight_90_V_load, i8 %input_V_load_4)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret113"/></StgValue>
</operation>

<operation id="1239" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1078">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1486" bw="8" op_0_bw="7">
<![CDATA[
.preheader49.preheader:248  %weight_43_V_load = load i8* %weight_43_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_43_V_load"/></StgValue>
</operation>

<operation id="1240" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1078">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1487" bw="8" op_0_bw="7">
<![CDATA[
.preheader49.preheader:249  %weight_91_V_load = load i8* %weight_91_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_91_V_load"/></StgValue>
</operation>

<operation id="1241" st_id="20" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1078">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1488" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader49.preheader:250  %MUL_DP_ret114 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_43_V_load, i8 %weight_91_V_load, i8 %input_V_load_4)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret114"/></StgValue>
</operation>

<operation id="1242" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1078">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1499" bw="8" op_0_bw="7">
<![CDATA[
.preheader49.preheader:261  %weight_44_V_load = load i8* %weight_44_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_44_V_load"/></StgValue>
</operation>

<operation id="1243" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1078">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1500" bw="8" op_0_bw="7">
<![CDATA[
.preheader49.preheader:262  %weight_92_V_load = load i8* %weight_92_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_92_V_load"/></StgValue>
</operation>

<operation id="1244" st_id="20" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1078">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1501" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader49.preheader:263  %MUL_DP_ret115 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_44_V_load, i8 %weight_92_V_load, i8 %input_V_load_4)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret115"/></StgValue>
</operation>

<operation id="1245" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1078">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1512" bw="8" op_0_bw="7">
<![CDATA[
.preheader49.preheader:274  %weight_45_V_load = load i8* %weight_45_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_45_V_load"/></StgValue>
</operation>

<operation id="1246" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1078">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1513" bw="8" op_0_bw="7">
<![CDATA[
.preheader49.preheader:275  %weight_93_V_load = load i8* %weight_93_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_93_V_load"/></StgValue>
</operation>

<operation id="1247" st_id="20" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1078">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1514" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader49.preheader:276  %MUL_DP_ret116 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_45_V_load, i8 %weight_93_V_load, i8 %input_V_load_4)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret116"/></StgValue>
</operation>

<operation id="1248" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1078">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1525" bw="8" op_0_bw="7">
<![CDATA[
.preheader49.preheader:287  %weight_46_V_load = load i8* %weight_46_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_46_V_load"/></StgValue>
</operation>

<operation id="1249" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1078">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1526" bw="8" op_0_bw="7">
<![CDATA[
.preheader49.preheader:288  %weight_94_V_load = load i8* %weight_94_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_94_V_load"/></StgValue>
</operation>

<operation id="1250" st_id="20" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1078">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1527" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader49.preheader:289  %MUL_DP_ret117 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_46_V_load, i8 %weight_94_V_load, i8 %input_V_load_4)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret117"/></StgValue>
</operation>

<operation id="1251" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1078">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1538" bw="8" op_0_bw="7">
<![CDATA[
.preheader49.preheader:300  %weight_47_V_load = load i8* %weight_47_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_47_V_load"/></StgValue>
</operation>

<operation id="1252" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1078">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1539" bw="8" op_0_bw="7">
<![CDATA[
.preheader49.preheader:301  %weight_95_V_load = load i8* %weight_95_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_95_V_load"/></StgValue>
</operation>

<operation id="1253" st_id="20" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1078">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1540" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader49.preheader:302  %MUL_DP_ret = call fastcc { i16, i16 } @MUL_DP(i8 %weight_47_V_load, i8 %weight_95_V_load, i8 %input_V_load_4)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="1254" st_id="21" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1079">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1241" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader49.preheader:3  %MUL_DP_ret95 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_24_V_load, i8 %weight_72_V_load, i8 %input_V_load_4)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret95"/></StgValue>
</operation>

<operation id="1255" st_id="21" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1079">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1254" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader49.preheader:16  %MUL_DP_ret96 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_25_V_load, i8 %weight_73_V_load, i8 %input_V_load_4)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret96"/></StgValue>
</operation>

<operation id="1256" st_id="21" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1079">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1267" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader49.preheader:29  %MUL_DP_ret97 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_26_V_load, i8 %weight_74_V_load, i8 %input_V_load_4)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret97"/></StgValue>
</operation>

<operation id="1257" st_id="21" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1079">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1280" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader49.preheader:42  %MUL_DP_ret98 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_27_V_load, i8 %weight_75_V_load, i8 %input_V_load_4)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret98"/></StgValue>
</operation>

<operation id="1258" st_id="21" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1079">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1293" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader49.preheader:55  %MUL_DP_ret99 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_28_V_load, i8 %weight_76_V_load, i8 %input_V_load_4)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret99"/></StgValue>
</operation>

<operation id="1259" st_id="21" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1079">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1306" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader49.preheader:68  %MUL_DP_ret100 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_29_V_load, i8 %weight_77_V_load, i8 %input_V_load_4)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret100"/></StgValue>
</operation>

<operation id="1260" st_id="21" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1079">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1319" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader49.preheader:81  %MUL_DP_ret101 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_30_V_load, i8 %weight_78_V_load, i8 %input_V_load_4)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret101"/></StgValue>
</operation>

<operation id="1261" st_id="21" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1079">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1332" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader49.preheader:94  %MUL_DP_ret102 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_31_V_load, i8 %weight_79_V_load, i8 %input_V_load_4)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret102"/></StgValue>
</operation>

<operation id="1262" st_id="21" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1079">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1345" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader49.preheader:107  %MUL_DP_ret103 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_32_V_load, i8 %weight_80_V_load, i8 %input_V_load_4)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret103"/></StgValue>
</operation>

<operation id="1263" st_id="21" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1079">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1358" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader49.preheader:120  %MUL_DP_ret104 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_33_V_load, i8 %weight_81_V_load, i8 %input_V_load_4)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret104"/></StgValue>
</operation>

<operation id="1264" st_id="21" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1079">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1371" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader49.preheader:133  %MUL_DP_ret105 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_34_V_load, i8 %weight_82_V_load, i8 %input_V_load_4)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret105"/></StgValue>
</operation>

<operation id="1265" st_id="21" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1079">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1384" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader49.preheader:146  %MUL_DP_ret106 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_35_V_load, i8 %weight_83_V_load, i8 %input_V_load_4)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret106"/></StgValue>
</operation>

<operation id="1266" st_id="21" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1079">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1397" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader49.preheader:159  %MUL_DP_ret107 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_36_V_load, i8 %weight_84_V_load, i8 %input_V_load_4)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret107"/></StgValue>
</operation>

<operation id="1267" st_id="21" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1079">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1410" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader49.preheader:172  %MUL_DP_ret108 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_37_V_load, i8 %weight_85_V_load, i8 %input_V_load_4)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret108"/></StgValue>
</operation>

<operation id="1268" st_id="21" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1079">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1423" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader49.preheader:185  %MUL_DP_ret109 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_38_V_load, i8 %weight_86_V_load, i8 %input_V_load_4)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret109"/></StgValue>
</operation>

<operation id="1269" st_id="21" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1079">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1436" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader49.preheader:198  %MUL_DP_ret110 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_39_V_load, i8 %weight_87_V_load, i8 %input_V_load_4)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret110"/></StgValue>
</operation>

<operation id="1270" st_id="21" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1079">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1449" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader49.preheader:211  %MUL_DP_ret111 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_40_V_load, i8 %weight_88_V_load, i8 %input_V_load_4)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret111"/></StgValue>
</operation>

<operation id="1271" st_id="21" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1079">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1462" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader49.preheader:224  %MUL_DP_ret112 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_41_V_load, i8 %weight_89_V_load, i8 %input_V_load_4)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret112"/></StgValue>
</operation>

<operation id="1272" st_id="21" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1079">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1475" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader49.preheader:237  %MUL_DP_ret113 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_42_V_load, i8 %weight_90_V_load, i8 %input_V_load_4)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret113"/></StgValue>
</operation>

<operation id="1273" st_id="21" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1079">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1488" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader49.preheader:250  %MUL_DP_ret114 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_43_V_load, i8 %weight_91_V_load, i8 %input_V_load_4)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret114"/></StgValue>
</operation>

<operation id="1274" st_id="21" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1079">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1501" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader49.preheader:263  %MUL_DP_ret115 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_44_V_load, i8 %weight_92_V_load, i8 %input_V_load_4)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret115"/></StgValue>
</operation>

<operation id="1275" st_id="21" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1079">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1514" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader49.preheader:276  %MUL_DP_ret116 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_45_V_load, i8 %weight_93_V_load, i8 %input_V_load_4)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret116"/></StgValue>
</operation>

<operation id="1276" st_id="21" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1079">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1527" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader49.preheader:289  %MUL_DP_ret117 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_46_V_load, i8 %weight_94_V_load, i8 %input_V_load_4)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret117"/></StgValue>
</operation>

<operation id="1277" st_id="21" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1079">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1540" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader49.preheader:302  %MUL_DP_ret = call fastcc { i16, i16 } @MUL_DP(i8 %weight_47_V_load, i8 %weight_95_V_load, i8 %input_V_load_4)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="1278" st_id="22" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1080">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1241" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader49.preheader:3  %MUL_DP_ret95 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_24_V_load, i8 %weight_72_V_load, i8 %input_V_load_4)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret95"/></StgValue>
</operation>

<operation id="1279" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1080">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1245" bw="8" op_0_bw="6">
<![CDATA[
.preheader49.preheader:7  %buffer1_1_96_4x4_p_V_431 = load i8* %buffer1_1_96_4x4_p_V_401, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_431"/></StgValue>
</operation>

<operation id="1280" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1080">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1249" bw="8" op_0_bw="6">
<![CDATA[
.preheader49.preheader:11  %buffer1_1_96_4x4_p_V_432 = load i8* %buffer1_1_96_4x4_p_V_422, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_432"/></StgValue>
</operation>

<operation id="1281" st_id="22" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1080">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1254" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader49.preheader:16  %MUL_DP_ret96 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_25_V_load, i8 %weight_73_V_load, i8 %input_V_load_4)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret96"/></StgValue>
</operation>

<operation id="1282" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1080">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1258" bw="8" op_0_bw="6">
<![CDATA[
.preheader49.preheader:20  %buffer1_1_96_4x4_p_V_433 = load i8* %buffer1_1_96_4x4_p_V_400, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_433"/></StgValue>
</operation>

<operation id="1283" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1080">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1262" bw="8" op_0_bw="6">
<![CDATA[
.preheader49.preheader:24  %buffer1_1_96_4x4_p_V_434 = load i8* %buffer1_1_96_4x4_p_V_420, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_434"/></StgValue>
</operation>

<operation id="1284" st_id="22" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1080">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1267" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader49.preheader:29  %MUL_DP_ret97 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_26_V_load, i8 %weight_74_V_load, i8 %input_V_load_4)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret97"/></StgValue>
</operation>

<operation id="1285" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1080">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1271" bw="8" op_0_bw="6">
<![CDATA[
.preheader49.preheader:33  %buffer1_1_96_4x4_p_V_435 = load i8* %buffer1_1_96_4x4_p_V_402, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_435"/></StgValue>
</operation>

<operation id="1286" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1080">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1275" bw="8" op_0_bw="6">
<![CDATA[
.preheader49.preheader:37  %buffer1_1_96_4x4_p_V_436 = load i8* %buffer1_1_96_4x4_p_V_421, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_436"/></StgValue>
</operation>

<operation id="1287" st_id="22" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1080">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1280" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader49.preheader:42  %MUL_DP_ret98 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_27_V_load, i8 %weight_75_V_load, i8 %input_V_load_4)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret98"/></StgValue>
</operation>

<operation id="1288" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1080">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1284" bw="8" op_0_bw="6">
<![CDATA[
.preheader49.preheader:46  %buffer1_1_96_4x4_p_V_437 = load i8* %buffer1_1_96_4x4_p_V_403, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_437"/></StgValue>
</operation>

<operation id="1289" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1080">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1288" bw="8" op_0_bw="6">
<![CDATA[
.preheader49.preheader:50  %buffer1_1_96_4x4_p_V_438 = load i8* %buffer1_1_96_4x4_p_V_417, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_438"/></StgValue>
</operation>

<operation id="1290" st_id="22" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1080">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1293" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader49.preheader:55  %MUL_DP_ret99 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_28_V_load, i8 %weight_76_V_load, i8 %input_V_load_4)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret99"/></StgValue>
</operation>

<operation id="1291" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1080">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1297" bw="8" op_0_bw="6">
<![CDATA[
.preheader49.preheader:59  %buffer1_1_96_4x4_p_V_439 = load i8* %buffer1_1_96_4x4_p_V_395, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_439"/></StgValue>
</operation>

<operation id="1292" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1080">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1301" bw="8" op_0_bw="6">
<![CDATA[
.preheader49.preheader:63  %buffer1_1_96_4x4_p_V_440 = load i8* %buffer1_1_96_4x4_p_V_418, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_440"/></StgValue>
</operation>

<operation id="1293" st_id="22" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1080">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1306" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader49.preheader:68  %MUL_DP_ret100 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_29_V_load, i8 %weight_77_V_load, i8 %input_V_load_4)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret100"/></StgValue>
</operation>

<operation id="1294" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1080">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1310" bw="8" op_0_bw="6">
<![CDATA[
.preheader49.preheader:72  %buffer1_1_96_4x4_p_V_441 = load i8* %buffer1_1_96_4x4_p_V_399, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_441"/></StgValue>
</operation>

<operation id="1295" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1080">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1314" bw="8" op_0_bw="6">
<![CDATA[
.preheader49.preheader:76  %buffer1_1_96_4x4_p_V_442 = load i8* %buffer1_1_96_4x4_p_V_416, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_442"/></StgValue>
</operation>

<operation id="1296" st_id="22" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1080">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1319" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader49.preheader:81  %MUL_DP_ret101 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_30_V_load, i8 %weight_78_V_load, i8 %input_V_load_4)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret101"/></StgValue>
</operation>

<operation id="1297" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1080">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1323" bw="8" op_0_bw="6">
<![CDATA[
.preheader49.preheader:85  %buffer1_1_96_4x4_p_V_443 = load i8* %buffer1_1_96_4x4_p_V_396, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_443"/></StgValue>
</operation>

<operation id="1298" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1080">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1327" bw="8" op_0_bw="6">
<![CDATA[
.preheader49.preheader:89  %buffer1_1_96_4x4_p_V_444 = load i8* %buffer1_1_96_4x4_p_V_419, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_444"/></StgValue>
</operation>

<operation id="1299" st_id="22" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1080">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1332" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader49.preheader:94  %MUL_DP_ret102 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_31_V_load, i8 %weight_79_V_load, i8 %input_V_load_4)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret102"/></StgValue>
</operation>

<operation id="1300" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1080">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1336" bw="8" op_0_bw="6">
<![CDATA[
.preheader49.preheader:98  %buffer1_1_96_4x4_p_V_445 = load i8* %buffer1_1_96_4x4_p_V_423, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_445"/></StgValue>
</operation>

<operation id="1301" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1080">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1340" bw="8" op_0_bw="6">
<![CDATA[
.preheader49.preheader:102  %buffer1_1_96_4x4_p_V_446 = load i8* %buffer1_1_96_4x4_p_V_430, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_446"/></StgValue>
</operation>

<operation id="1302" st_id="22" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1080">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1345" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader49.preheader:107  %MUL_DP_ret103 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_32_V_load, i8 %weight_80_V_load, i8 %input_V_load_4)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret103"/></StgValue>
</operation>

<operation id="1303" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1080">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1349" bw="8" op_0_bw="6">
<![CDATA[
.preheader49.preheader:111  %buffer1_1_96_4x4_p_V_447 = load i8* %buffer1_1_96_4x4_p_V_408, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_447"/></StgValue>
</operation>

<operation id="1304" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1080">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1353" bw="8" op_0_bw="6">
<![CDATA[
.preheader49.preheader:115  %buffer1_1_96_4x4_p_V_448 = load i8* %buffer1_1_96_4x4_p_V_429, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_448"/></StgValue>
</operation>

<operation id="1305" st_id="22" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1080">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1358" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader49.preheader:120  %MUL_DP_ret104 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_33_V_load, i8 %weight_81_V_load, i8 %input_V_load_4)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret104"/></StgValue>
</operation>

<operation id="1306" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1080">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1362" bw="8" op_0_bw="6">
<![CDATA[
.preheader49.preheader:124  %buffer1_1_96_4x4_p_V_449 = load i8* %buffer1_1_96_4x4_p_V_424, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_449"/></StgValue>
</operation>

<operation id="1307" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1080">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1366" bw="8" op_0_bw="6">
<![CDATA[
.preheader49.preheader:128  %buffer1_1_96_4x4_p_V_450 = load i8* %buffer1_1_96_4x4_p_V_428, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_450"/></StgValue>
</operation>

<operation id="1308" st_id="22" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1080">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1371" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader49.preheader:133  %MUL_DP_ret105 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_34_V_load, i8 %weight_82_V_load, i8 %input_V_load_4)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret105"/></StgValue>
</operation>

<operation id="1309" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1080">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1375" bw="8" op_0_bw="6">
<![CDATA[
.preheader49.preheader:137  %buffer1_1_96_4x4_p_V_451 = load i8* %buffer1_1_96_4x4_p_V_407, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_451"/></StgValue>
</operation>

<operation id="1310" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1080">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1379" bw="8" op_0_bw="6">
<![CDATA[
.preheader49.preheader:141  %buffer1_1_96_4x4_p_V_452 = load i8* %buffer1_1_96_4x4_p_V_427, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_452"/></StgValue>
</operation>

<operation id="1311" st_id="22" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1080">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1384" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader49.preheader:146  %MUL_DP_ret106 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_35_V_load, i8 %weight_83_V_load, i8 %input_V_load_4)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret106"/></StgValue>
</operation>

<operation id="1312" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1080">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1388" bw="8" op_0_bw="6">
<![CDATA[
.preheader49.preheader:150  %buffer1_1_96_4x4_p_V_453 = load i8* %buffer1_1_96_4x4_p_V_404, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_453"/></StgValue>
</operation>

<operation id="1313" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1080">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1392" bw="8" op_0_bw="6">
<![CDATA[
.preheader49.preheader:154  %buffer1_1_96_4x4_p_V_454 = load i8* %buffer1_1_96_4x4_p_V_386, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_454"/></StgValue>
</operation>

<operation id="1314" st_id="22" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1080">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1397" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader49.preheader:159  %MUL_DP_ret107 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_36_V_load, i8 %weight_84_V_load, i8 %input_V_load_4)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret107"/></StgValue>
</operation>

<operation id="1315" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1080">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1401" bw="8" op_0_bw="6">
<![CDATA[
.preheader49.preheader:163  %buffer1_1_96_4x4_p_V_455 = load i8* %buffer1_1_96_4x4_p_V_413, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_455"/></StgValue>
</operation>

<operation id="1316" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1080">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1405" bw="8" op_0_bw="6">
<![CDATA[
.preheader49.preheader:167  %buffer1_1_96_4x4_p_V_456 = load i8* %buffer1_1_96_4x4_p_V_392, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_456"/></StgValue>
</operation>

<operation id="1317" st_id="22" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1080">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1410" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader49.preheader:172  %MUL_DP_ret108 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_37_V_load, i8 %weight_85_V_load, i8 %input_V_load_4)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret108"/></StgValue>
</operation>

<operation id="1318" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1080">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1414" bw="8" op_0_bw="6">
<![CDATA[
.preheader49.preheader:176  %buffer1_1_96_4x4_p_V_457 = load i8* %buffer1_1_96_4x4_p_V_415, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_457"/></StgValue>
</operation>

<operation id="1319" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1080">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1418" bw="8" op_0_bw="6">
<![CDATA[
.preheader49.preheader:180  %buffer1_1_96_4x4_p_V_458 = load i8* %buffer1_1_96_4x4_p_V_394, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_458"/></StgValue>
</operation>

<operation id="1320" st_id="22" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1080">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1423" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader49.preheader:185  %MUL_DP_ret109 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_38_V_load, i8 %weight_86_V_load, i8 %input_V_load_4)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret109"/></StgValue>
</operation>

<operation id="1321" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1080">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1427" bw="8" op_0_bw="6">
<![CDATA[
.preheader49.preheader:189  %buffer1_1_96_4x4_p_V_459 = load i8* %buffer1_1_96_4x4_p_V_414, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_459"/></StgValue>
</operation>

<operation id="1322" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1080">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1431" bw="8" op_0_bw="6">
<![CDATA[
.preheader49.preheader:193  %buffer1_1_96_4x4_p_V_460 = load i8* %buffer1_1_96_4x4_p_V_387, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_460"/></StgValue>
</operation>

<operation id="1323" st_id="22" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1080">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1436" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader49.preheader:198  %MUL_DP_ret110 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_39_V_load, i8 %weight_87_V_load, i8 %input_V_load_4)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret110"/></StgValue>
</operation>

<operation id="1324" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1080">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1440" bw="8" op_0_bw="6">
<![CDATA[
.preheader49.preheader:202  %buffer1_1_96_4x4_p_V_461 = load i8* %buffer1_1_96_4x4_p_V_405, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_461"/></StgValue>
</operation>

<operation id="1325" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1080">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1444" bw="8" op_0_bw="6">
<![CDATA[
.preheader49.preheader:206  %buffer1_1_96_4x4_p_V_462 = load i8* %buffer1_1_96_4x4_p_V_391, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_462"/></StgValue>
</operation>

<operation id="1326" st_id="22" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1080">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1449" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader49.preheader:211  %MUL_DP_ret111 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_40_V_load, i8 %weight_88_V_load, i8 %input_V_load_4)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret111"/></StgValue>
</operation>

<operation id="1327" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1080">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1453" bw="8" op_0_bw="6">
<![CDATA[
.preheader49.preheader:215  %buffer1_1_96_4x4_p_V_463 = load i8* %buffer1_1_96_4x4_p_V_398, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_463"/></StgValue>
</operation>

<operation id="1328" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1080">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1457" bw="8" op_0_bw="6">
<![CDATA[
.preheader49.preheader:219  %buffer1_1_96_4x4_p_V_464 = load i8* %buffer1_1_96_4x4_p_V_388, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_464"/></StgValue>
</operation>

<operation id="1329" st_id="22" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1080">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1462" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader49.preheader:224  %MUL_DP_ret112 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_41_V_load, i8 %weight_89_V_load, i8 %input_V_load_4)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret112"/></StgValue>
</operation>

<operation id="1330" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1080">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1466" bw="8" op_0_bw="6">
<![CDATA[
.preheader49.preheader:228  %buffer1_1_96_4x4_p_V_465 = load i8* %buffer1_1_96_4x4_p_V_409, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_465"/></StgValue>
</operation>

<operation id="1331" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1080">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1470" bw="8" op_0_bw="6">
<![CDATA[
.preheader49.preheader:232  %buffer1_1_96_4x4_p_V_466 = load i8* %buffer1_1_96_4x4_p_V_389, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_466"/></StgValue>
</operation>

<operation id="1332" st_id="22" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1080">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1475" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader49.preheader:237  %MUL_DP_ret113 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_42_V_load, i8 %weight_90_V_load, i8 %input_V_load_4)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret113"/></StgValue>
</operation>

<operation id="1333" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1080">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1479" bw="8" op_0_bw="6">
<![CDATA[
.preheader49.preheader:241  %buffer1_1_96_4x4_p_V_467 = load i8* %buffer1_1_96_4x4_p_V_397, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_467"/></StgValue>
</operation>

<operation id="1334" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1080">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1483" bw="8" op_0_bw="6">
<![CDATA[
.preheader49.preheader:245  %buffer1_1_96_4x4_p_V_468 = load i8* %buffer1_1_96_4x4_p_V_385, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_468"/></StgValue>
</operation>

<operation id="1335" st_id="22" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1080">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1488" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader49.preheader:250  %MUL_DP_ret114 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_43_V_load, i8 %weight_91_V_load, i8 %input_V_load_4)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret114"/></StgValue>
</operation>

<operation id="1336" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1080">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1492" bw="8" op_0_bw="6">
<![CDATA[
.preheader49.preheader:254  %buffer1_1_96_4x4_p_V_469 = load i8* %buffer1_1_96_4x4_p_V_410, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_469"/></StgValue>
</operation>

<operation id="1337" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1080">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1496" bw="8" op_0_bw="6">
<![CDATA[
.preheader49.preheader:258  %buffer1_1_96_4x4_p_V_470 = load i8* %buffer1_1_96_4x4_p_V_390, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_470"/></StgValue>
</operation>

<operation id="1338" st_id="22" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1080">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1501" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader49.preheader:263  %MUL_DP_ret115 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_44_V_load, i8 %weight_92_V_load, i8 %input_V_load_4)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret115"/></StgValue>
</operation>

<operation id="1339" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1080">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1505" bw="8" op_0_bw="6">
<![CDATA[
.preheader49.preheader:267  %buffer1_1_96_4x4_p_V_471 = load i8* %buffer1_1_96_4x4_p_V_412, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_471"/></StgValue>
</operation>

<operation id="1340" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1080">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1509" bw="8" op_0_bw="6">
<![CDATA[
.preheader49.preheader:271  %buffer1_1_96_4x4_p_V_472 = load i8* %buffer1_1_96_4x4_p_V_393, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_472"/></StgValue>
</operation>

<operation id="1341" st_id="22" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1080">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1514" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader49.preheader:276  %MUL_DP_ret116 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_45_V_load, i8 %weight_93_V_load, i8 %input_V_load_4)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret116"/></StgValue>
</operation>

<operation id="1342" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1080">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1518" bw="8" op_0_bw="6">
<![CDATA[
.preheader49.preheader:280  %buffer1_1_96_4x4_p_V_473 = load i8* %buffer1_1_96_4x4_p_V_406, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_473"/></StgValue>
</operation>

<operation id="1343" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1080">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1522" bw="8" op_0_bw="6">
<![CDATA[
.preheader49.preheader:284  %buffer1_1_96_4x4_p_V_474 = load i8* %buffer1_1_96_4x4_p_V_384, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_474"/></StgValue>
</operation>

<operation id="1344" st_id="22" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1080">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1527" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader49.preheader:289  %MUL_DP_ret117 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_46_V_load, i8 %weight_94_V_load, i8 %input_V_load_4)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret117"/></StgValue>
</operation>

<operation id="1345" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1080">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1531" bw="8" op_0_bw="6">
<![CDATA[
.preheader49.preheader:293  %buffer1_1_96_4x4_p_V_475 = load i8* %buffer1_1_96_4x4_p_V_411, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_475"/></StgValue>
</operation>

<operation id="1346" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1080">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1535" bw="8" op_0_bw="6">
<![CDATA[
.preheader49.preheader:297  %buffer1_1_96_4x4_p_V_476 = load i8* %buffer1_1_96_4x4_p_V_426, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_476"/></StgValue>
</operation>

<operation id="1347" st_id="22" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1080">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1540" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader49.preheader:302  %MUL_DP_ret = call fastcc { i16, i16 } @MUL_DP(i8 %weight_47_V_load, i8 %weight_95_V_load, i8 %input_V_load_4)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret"/></StgValue>
</operation>

<operation id="1348" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1080">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1544" bw="8" op_0_bw="6">
<![CDATA[
.preheader49.preheader:306  %buffer1_1_96_4x4_p_V_477 = load i8* %buffer1_1_96_4x4_p_V_425, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_477"/></StgValue>
</operation>

<operation id="1349" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1080">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1548" bw="8" op_0_bw="6">
<![CDATA[
.preheader49.preheader:310  %buffer1_1_96_4x4_p_V_478 = load i8* %buffer1_1_96_4x4_p_V_383, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_478"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="1350" st_id="23" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1241" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader49.preheader:3  %MUL_DP_ret95 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_24_V_load, i8 %weight_72_V_load, i8 %input_V_load_4)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret95"/></StgValue>
</operation>

<operation id="1351" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1242" bw="16" op_0_bw="32">
<![CDATA[
.preheader49.preheader:4  %rr_0_V_94 = extractvalue { i16, i16 } %MUL_DP_ret95, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_94"/></StgValue>
</operation>

<operation id="1352" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1243" bw="16" op_0_bw="32">
<![CDATA[
.preheader49.preheader:5  %rr_1_V_94 = extractvalue { i16, i16 } %MUL_DP_ret95, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_94"/></StgValue>
</operation>

<operation id="1353" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1244" bw="8" op_0_bw="16">
<![CDATA[
.preheader49.preheader:6  %tmp_329 = trunc i16 %rr_0_V_94 to i8

]]></Node>
<StgValue><ssdm name="tmp_329"/></StgValue>
</operation>

<operation id="1354" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1245" bw="8" op_0_bw="6">
<![CDATA[
.preheader49.preheader:7  %buffer1_1_96_4x4_p_V_431 = load i8* %buffer1_1_96_4x4_p_V_401, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_431"/></StgValue>
</operation>

<operation id="1355" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1246" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader49.preheader:8  %tmp_27 = add i8 %buffer1_1_96_4x4_p_V_431, %tmp_329

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="1356" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1247" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
.preheader49.preheader:9  store i8 %tmp_27, i8* %buffer1_1_96_4x4_p_V_401, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1357" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1248" bw="8" op_0_bw="16">
<![CDATA[
.preheader49.preheader:10  %tmp_330 = trunc i16 %rr_1_V_94 to i8

]]></Node>
<StgValue><ssdm name="tmp_330"/></StgValue>
</operation>

<operation id="1358" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1249" bw="8" op_0_bw="6">
<![CDATA[
.preheader49.preheader:11  %buffer1_1_96_4x4_p_V_432 = load i8* %buffer1_1_96_4x4_p_V_422, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_432"/></StgValue>
</operation>

<operation id="1359" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1250" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader49.preheader:12  %tmp_29 = add i8 %buffer1_1_96_4x4_p_V_432, %tmp_330

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="1360" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1251" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
.preheader49.preheader:13  store i8 %tmp_29, i8* %buffer1_1_96_4x4_p_V_422, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1361" st_id="23" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1254" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader49.preheader:16  %MUL_DP_ret96 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_25_V_load, i8 %weight_73_V_load, i8 %input_V_load_4)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret96"/></StgValue>
</operation>

<operation id="1362" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1255" bw="16" op_0_bw="32">
<![CDATA[
.preheader49.preheader:17  %rr_0_V_95 = extractvalue { i16, i16 } %MUL_DP_ret96, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_95"/></StgValue>
</operation>

<operation id="1363" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1256" bw="16" op_0_bw="32">
<![CDATA[
.preheader49.preheader:18  %rr_1_V_95 = extractvalue { i16, i16 } %MUL_DP_ret96, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_95"/></StgValue>
</operation>

<operation id="1364" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1257" bw="8" op_0_bw="16">
<![CDATA[
.preheader49.preheader:19  %tmp_331 = trunc i16 %rr_0_V_95 to i8

]]></Node>
<StgValue><ssdm name="tmp_331"/></StgValue>
</operation>

<operation id="1365" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1258" bw="8" op_0_bw="6">
<![CDATA[
.preheader49.preheader:20  %buffer1_1_96_4x4_p_V_433 = load i8* %buffer1_1_96_4x4_p_V_400, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_433"/></StgValue>
</operation>

<operation id="1366" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1259" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader49.preheader:21  %tmp_49_1 = add i8 %buffer1_1_96_4x4_p_V_433, %tmp_331

]]></Node>
<StgValue><ssdm name="tmp_49_1"/></StgValue>
</operation>

<operation id="1367" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1260" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
.preheader49.preheader:22  store i8 %tmp_49_1, i8* %buffer1_1_96_4x4_p_V_400, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1368" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1261" bw="8" op_0_bw="16">
<![CDATA[
.preheader49.preheader:23  %tmp_332 = trunc i16 %rr_1_V_95 to i8

]]></Node>
<StgValue><ssdm name="tmp_332"/></StgValue>
</operation>

<operation id="1369" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1262" bw="8" op_0_bw="6">
<![CDATA[
.preheader49.preheader:24  %buffer1_1_96_4x4_p_V_434 = load i8* %buffer1_1_96_4x4_p_V_420, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_434"/></StgValue>
</operation>

<operation id="1370" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1263" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader49.preheader:25  %tmp_51_1 = add i8 %buffer1_1_96_4x4_p_V_434, %tmp_332

]]></Node>
<StgValue><ssdm name="tmp_51_1"/></StgValue>
</operation>

<operation id="1371" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1264" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
.preheader49.preheader:26  store i8 %tmp_51_1, i8* %buffer1_1_96_4x4_p_V_420, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1372" st_id="23" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1267" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader49.preheader:29  %MUL_DP_ret97 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_26_V_load, i8 %weight_74_V_load, i8 %input_V_load_4)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret97"/></StgValue>
</operation>

<operation id="1373" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1268" bw="16" op_0_bw="32">
<![CDATA[
.preheader49.preheader:30  %rr_0_V_96 = extractvalue { i16, i16 } %MUL_DP_ret97, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_96"/></StgValue>
</operation>

<operation id="1374" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1269" bw="16" op_0_bw="32">
<![CDATA[
.preheader49.preheader:31  %rr_1_V_96 = extractvalue { i16, i16 } %MUL_DP_ret97, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_96"/></StgValue>
</operation>

<operation id="1375" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1270" bw="8" op_0_bw="16">
<![CDATA[
.preheader49.preheader:32  %tmp_333 = trunc i16 %rr_0_V_96 to i8

]]></Node>
<StgValue><ssdm name="tmp_333"/></StgValue>
</operation>

<operation id="1376" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1271" bw="8" op_0_bw="6">
<![CDATA[
.preheader49.preheader:33  %buffer1_1_96_4x4_p_V_435 = load i8* %buffer1_1_96_4x4_p_V_402, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_435"/></StgValue>
</operation>

<operation id="1377" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1272" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader49.preheader:34  %tmp_49_2 = add i8 %buffer1_1_96_4x4_p_V_435, %tmp_333

]]></Node>
<StgValue><ssdm name="tmp_49_2"/></StgValue>
</operation>

<operation id="1378" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1273" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
.preheader49.preheader:35  store i8 %tmp_49_2, i8* %buffer1_1_96_4x4_p_V_402, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1379" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1274" bw="8" op_0_bw="16">
<![CDATA[
.preheader49.preheader:36  %tmp_334 = trunc i16 %rr_1_V_96 to i8

]]></Node>
<StgValue><ssdm name="tmp_334"/></StgValue>
</operation>

<operation id="1380" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1275" bw="8" op_0_bw="6">
<![CDATA[
.preheader49.preheader:37  %buffer1_1_96_4x4_p_V_436 = load i8* %buffer1_1_96_4x4_p_V_421, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_436"/></StgValue>
</operation>

<operation id="1381" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1276" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader49.preheader:38  %tmp_51_2 = add i8 %buffer1_1_96_4x4_p_V_436, %tmp_334

]]></Node>
<StgValue><ssdm name="tmp_51_2"/></StgValue>
</operation>

<operation id="1382" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1277" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
.preheader49.preheader:39  store i8 %tmp_51_2, i8* %buffer1_1_96_4x4_p_V_421, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1383" st_id="23" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1280" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader49.preheader:42  %MUL_DP_ret98 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_27_V_load, i8 %weight_75_V_load, i8 %input_V_load_4)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret98"/></StgValue>
</operation>

<operation id="1384" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1281" bw="16" op_0_bw="32">
<![CDATA[
.preheader49.preheader:43  %rr_0_V_97 = extractvalue { i16, i16 } %MUL_DP_ret98, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_97"/></StgValue>
</operation>

<operation id="1385" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1282" bw="16" op_0_bw="32">
<![CDATA[
.preheader49.preheader:44  %rr_1_V_97 = extractvalue { i16, i16 } %MUL_DP_ret98, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_97"/></StgValue>
</operation>

<operation id="1386" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1283" bw="8" op_0_bw="16">
<![CDATA[
.preheader49.preheader:45  %tmp_335 = trunc i16 %rr_0_V_97 to i8

]]></Node>
<StgValue><ssdm name="tmp_335"/></StgValue>
</operation>

<operation id="1387" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1284" bw="8" op_0_bw="6">
<![CDATA[
.preheader49.preheader:46  %buffer1_1_96_4x4_p_V_437 = load i8* %buffer1_1_96_4x4_p_V_403, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_437"/></StgValue>
</operation>

<operation id="1388" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1285" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader49.preheader:47  %tmp_49_3 = add i8 %buffer1_1_96_4x4_p_V_437, %tmp_335

]]></Node>
<StgValue><ssdm name="tmp_49_3"/></StgValue>
</operation>

<operation id="1389" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1286" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
.preheader49.preheader:48  store i8 %tmp_49_3, i8* %buffer1_1_96_4x4_p_V_403, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1390" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1287" bw="8" op_0_bw="16">
<![CDATA[
.preheader49.preheader:49  %tmp_336 = trunc i16 %rr_1_V_97 to i8

]]></Node>
<StgValue><ssdm name="tmp_336"/></StgValue>
</operation>

<operation id="1391" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1288" bw="8" op_0_bw="6">
<![CDATA[
.preheader49.preheader:50  %buffer1_1_96_4x4_p_V_438 = load i8* %buffer1_1_96_4x4_p_V_417, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_438"/></StgValue>
</operation>

<operation id="1392" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1289" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader49.preheader:51  %tmp_51_3 = add i8 %buffer1_1_96_4x4_p_V_438, %tmp_336

]]></Node>
<StgValue><ssdm name="tmp_51_3"/></StgValue>
</operation>

<operation id="1393" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1290" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
.preheader49.preheader:52  store i8 %tmp_51_3, i8* %buffer1_1_96_4x4_p_V_417, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1394" st_id="23" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1293" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader49.preheader:55  %MUL_DP_ret99 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_28_V_load, i8 %weight_76_V_load, i8 %input_V_load_4)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret99"/></StgValue>
</operation>

<operation id="1395" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1294" bw="16" op_0_bw="32">
<![CDATA[
.preheader49.preheader:56  %rr_0_V_98 = extractvalue { i16, i16 } %MUL_DP_ret99, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_98"/></StgValue>
</operation>

<operation id="1396" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1295" bw="16" op_0_bw="32">
<![CDATA[
.preheader49.preheader:57  %rr_1_V_98 = extractvalue { i16, i16 } %MUL_DP_ret99, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_98"/></StgValue>
</operation>

<operation id="1397" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1296" bw="8" op_0_bw="16">
<![CDATA[
.preheader49.preheader:58  %tmp_337 = trunc i16 %rr_0_V_98 to i8

]]></Node>
<StgValue><ssdm name="tmp_337"/></StgValue>
</operation>

<operation id="1398" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1297" bw="8" op_0_bw="6">
<![CDATA[
.preheader49.preheader:59  %buffer1_1_96_4x4_p_V_439 = load i8* %buffer1_1_96_4x4_p_V_395, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_439"/></StgValue>
</operation>

<operation id="1399" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1298" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader49.preheader:60  %tmp_49_4 = add i8 %buffer1_1_96_4x4_p_V_439, %tmp_337

]]></Node>
<StgValue><ssdm name="tmp_49_4"/></StgValue>
</operation>

<operation id="1400" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1299" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
.preheader49.preheader:61  store i8 %tmp_49_4, i8* %buffer1_1_96_4x4_p_V_395, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1401" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1300" bw="8" op_0_bw="16">
<![CDATA[
.preheader49.preheader:62  %tmp_338 = trunc i16 %rr_1_V_98 to i8

]]></Node>
<StgValue><ssdm name="tmp_338"/></StgValue>
</operation>

<operation id="1402" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1301" bw="8" op_0_bw="6">
<![CDATA[
.preheader49.preheader:63  %buffer1_1_96_4x4_p_V_440 = load i8* %buffer1_1_96_4x4_p_V_418, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_440"/></StgValue>
</operation>

<operation id="1403" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1302" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader49.preheader:64  %tmp_51_4 = add i8 %buffer1_1_96_4x4_p_V_440, %tmp_338

]]></Node>
<StgValue><ssdm name="tmp_51_4"/></StgValue>
</operation>

<operation id="1404" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1303" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
.preheader49.preheader:65  store i8 %tmp_51_4, i8* %buffer1_1_96_4x4_p_V_418, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1405" st_id="23" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1306" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader49.preheader:68  %MUL_DP_ret100 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_29_V_load, i8 %weight_77_V_load, i8 %input_V_load_4)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret100"/></StgValue>
</operation>

<operation id="1406" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1307" bw="16" op_0_bw="32">
<![CDATA[
.preheader49.preheader:69  %rr_0_V_99 = extractvalue { i16, i16 } %MUL_DP_ret100, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_99"/></StgValue>
</operation>

<operation id="1407" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1308" bw="16" op_0_bw="32">
<![CDATA[
.preheader49.preheader:70  %rr_1_V_99 = extractvalue { i16, i16 } %MUL_DP_ret100, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_99"/></StgValue>
</operation>

<operation id="1408" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1309" bw="8" op_0_bw="16">
<![CDATA[
.preheader49.preheader:71  %tmp_339 = trunc i16 %rr_0_V_99 to i8

]]></Node>
<StgValue><ssdm name="tmp_339"/></StgValue>
</operation>

<operation id="1409" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1310" bw="8" op_0_bw="6">
<![CDATA[
.preheader49.preheader:72  %buffer1_1_96_4x4_p_V_441 = load i8* %buffer1_1_96_4x4_p_V_399, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_441"/></StgValue>
</operation>

<operation id="1410" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1311" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader49.preheader:73  %tmp_49_5 = add i8 %buffer1_1_96_4x4_p_V_441, %tmp_339

]]></Node>
<StgValue><ssdm name="tmp_49_5"/></StgValue>
</operation>

<operation id="1411" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1312" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
.preheader49.preheader:74  store i8 %tmp_49_5, i8* %buffer1_1_96_4x4_p_V_399, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1412" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1313" bw="8" op_0_bw="16">
<![CDATA[
.preheader49.preheader:75  %tmp_340 = trunc i16 %rr_1_V_99 to i8

]]></Node>
<StgValue><ssdm name="tmp_340"/></StgValue>
</operation>

<operation id="1413" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1314" bw="8" op_0_bw="6">
<![CDATA[
.preheader49.preheader:76  %buffer1_1_96_4x4_p_V_442 = load i8* %buffer1_1_96_4x4_p_V_416, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_442"/></StgValue>
</operation>

<operation id="1414" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1315" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader49.preheader:77  %tmp_51_5 = add i8 %buffer1_1_96_4x4_p_V_442, %tmp_340

]]></Node>
<StgValue><ssdm name="tmp_51_5"/></StgValue>
</operation>

<operation id="1415" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1316" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
.preheader49.preheader:78  store i8 %tmp_51_5, i8* %buffer1_1_96_4x4_p_V_416, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1416" st_id="23" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1319" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader49.preheader:81  %MUL_DP_ret101 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_30_V_load, i8 %weight_78_V_load, i8 %input_V_load_4)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret101"/></StgValue>
</operation>

<operation id="1417" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1320" bw="16" op_0_bw="32">
<![CDATA[
.preheader49.preheader:82  %rr_0_V_100 = extractvalue { i16, i16 } %MUL_DP_ret101, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_100"/></StgValue>
</operation>

<operation id="1418" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1321" bw="16" op_0_bw="32">
<![CDATA[
.preheader49.preheader:83  %rr_1_V_100 = extractvalue { i16, i16 } %MUL_DP_ret101, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_100"/></StgValue>
</operation>

<operation id="1419" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1322" bw="8" op_0_bw="16">
<![CDATA[
.preheader49.preheader:84  %tmp_341 = trunc i16 %rr_0_V_100 to i8

]]></Node>
<StgValue><ssdm name="tmp_341"/></StgValue>
</operation>

<operation id="1420" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1323" bw="8" op_0_bw="6">
<![CDATA[
.preheader49.preheader:85  %buffer1_1_96_4x4_p_V_443 = load i8* %buffer1_1_96_4x4_p_V_396, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_443"/></StgValue>
</operation>

<operation id="1421" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1324" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader49.preheader:86  %tmp_49_6 = add i8 %buffer1_1_96_4x4_p_V_443, %tmp_341

]]></Node>
<StgValue><ssdm name="tmp_49_6"/></StgValue>
</operation>

<operation id="1422" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1325" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
.preheader49.preheader:87  store i8 %tmp_49_6, i8* %buffer1_1_96_4x4_p_V_396, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1423" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1326" bw="8" op_0_bw="16">
<![CDATA[
.preheader49.preheader:88  %tmp_342 = trunc i16 %rr_1_V_100 to i8

]]></Node>
<StgValue><ssdm name="tmp_342"/></StgValue>
</operation>

<operation id="1424" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1327" bw="8" op_0_bw="6">
<![CDATA[
.preheader49.preheader:89  %buffer1_1_96_4x4_p_V_444 = load i8* %buffer1_1_96_4x4_p_V_419, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_444"/></StgValue>
</operation>

<operation id="1425" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1328" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader49.preheader:90  %tmp_51_6 = add i8 %buffer1_1_96_4x4_p_V_444, %tmp_342

]]></Node>
<StgValue><ssdm name="tmp_51_6"/></StgValue>
</operation>

<operation id="1426" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1329" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
.preheader49.preheader:91  store i8 %tmp_51_6, i8* %buffer1_1_96_4x4_p_V_419, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1427" st_id="23" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1332" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader49.preheader:94  %MUL_DP_ret102 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_31_V_load, i8 %weight_79_V_load, i8 %input_V_load_4)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret102"/></StgValue>
</operation>

<operation id="1428" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1333" bw="16" op_0_bw="32">
<![CDATA[
.preheader49.preheader:95  %rr_0_V_101 = extractvalue { i16, i16 } %MUL_DP_ret102, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_101"/></StgValue>
</operation>

<operation id="1429" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1334" bw="16" op_0_bw="32">
<![CDATA[
.preheader49.preheader:96  %rr_1_V_101 = extractvalue { i16, i16 } %MUL_DP_ret102, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_101"/></StgValue>
</operation>

<operation id="1430" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1335" bw="8" op_0_bw="16">
<![CDATA[
.preheader49.preheader:97  %tmp_343 = trunc i16 %rr_0_V_101 to i8

]]></Node>
<StgValue><ssdm name="tmp_343"/></StgValue>
</operation>

<operation id="1431" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1336" bw="8" op_0_bw="6">
<![CDATA[
.preheader49.preheader:98  %buffer1_1_96_4x4_p_V_445 = load i8* %buffer1_1_96_4x4_p_V_423, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_445"/></StgValue>
</operation>

<operation id="1432" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1337" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader49.preheader:99  %tmp_49_7 = add i8 %buffer1_1_96_4x4_p_V_445, %tmp_343

]]></Node>
<StgValue><ssdm name="tmp_49_7"/></StgValue>
</operation>

<operation id="1433" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1338" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
.preheader49.preheader:100  store i8 %tmp_49_7, i8* %buffer1_1_96_4x4_p_V_423, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1434" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1339" bw="8" op_0_bw="16">
<![CDATA[
.preheader49.preheader:101  %tmp_344 = trunc i16 %rr_1_V_101 to i8

]]></Node>
<StgValue><ssdm name="tmp_344"/></StgValue>
</operation>

<operation id="1435" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1340" bw="8" op_0_bw="6">
<![CDATA[
.preheader49.preheader:102  %buffer1_1_96_4x4_p_V_446 = load i8* %buffer1_1_96_4x4_p_V_430, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_446"/></StgValue>
</operation>

<operation id="1436" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1341" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader49.preheader:103  %tmp_51_7 = add i8 %buffer1_1_96_4x4_p_V_446, %tmp_344

]]></Node>
<StgValue><ssdm name="tmp_51_7"/></StgValue>
</operation>

<operation id="1437" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1342" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
.preheader49.preheader:104  store i8 %tmp_51_7, i8* %buffer1_1_96_4x4_p_V_430, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1438" st_id="23" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1345" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader49.preheader:107  %MUL_DP_ret103 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_32_V_load, i8 %weight_80_V_load, i8 %input_V_load_4)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret103"/></StgValue>
</operation>

<operation id="1439" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1346" bw="16" op_0_bw="32">
<![CDATA[
.preheader49.preheader:108  %rr_0_V_102 = extractvalue { i16, i16 } %MUL_DP_ret103, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_102"/></StgValue>
</operation>

<operation id="1440" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1347" bw="16" op_0_bw="32">
<![CDATA[
.preheader49.preheader:109  %rr_1_V_102 = extractvalue { i16, i16 } %MUL_DP_ret103, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_102"/></StgValue>
</operation>

<operation id="1441" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1348" bw="8" op_0_bw="16">
<![CDATA[
.preheader49.preheader:110  %tmp_345 = trunc i16 %rr_0_V_102 to i8

]]></Node>
<StgValue><ssdm name="tmp_345"/></StgValue>
</operation>

<operation id="1442" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1349" bw="8" op_0_bw="6">
<![CDATA[
.preheader49.preheader:111  %buffer1_1_96_4x4_p_V_447 = load i8* %buffer1_1_96_4x4_p_V_408, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_447"/></StgValue>
</operation>

<operation id="1443" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1350" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader49.preheader:112  %tmp_49_8 = add i8 %buffer1_1_96_4x4_p_V_447, %tmp_345

]]></Node>
<StgValue><ssdm name="tmp_49_8"/></StgValue>
</operation>

<operation id="1444" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1351" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
.preheader49.preheader:113  store i8 %tmp_49_8, i8* %buffer1_1_96_4x4_p_V_408, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1445" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1352" bw="8" op_0_bw="16">
<![CDATA[
.preheader49.preheader:114  %tmp_346 = trunc i16 %rr_1_V_102 to i8

]]></Node>
<StgValue><ssdm name="tmp_346"/></StgValue>
</operation>

<operation id="1446" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1353" bw="8" op_0_bw="6">
<![CDATA[
.preheader49.preheader:115  %buffer1_1_96_4x4_p_V_448 = load i8* %buffer1_1_96_4x4_p_V_429, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_448"/></StgValue>
</operation>

<operation id="1447" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1354" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader49.preheader:116  %tmp_51_8 = add i8 %buffer1_1_96_4x4_p_V_448, %tmp_346

]]></Node>
<StgValue><ssdm name="tmp_51_8"/></StgValue>
</operation>

<operation id="1448" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1355" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
.preheader49.preheader:117  store i8 %tmp_51_8, i8* %buffer1_1_96_4x4_p_V_429, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1449" st_id="23" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1358" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader49.preheader:120  %MUL_DP_ret104 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_33_V_load, i8 %weight_81_V_load, i8 %input_V_load_4)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret104"/></StgValue>
</operation>

<operation id="1450" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1359" bw="16" op_0_bw="32">
<![CDATA[
.preheader49.preheader:121  %rr_0_V_103 = extractvalue { i16, i16 } %MUL_DP_ret104, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_103"/></StgValue>
</operation>

<operation id="1451" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1360" bw="16" op_0_bw="32">
<![CDATA[
.preheader49.preheader:122  %rr_1_V_103 = extractvalue { i16, i16 } %MUL_DP_ret104, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_103"/></StgValue>
</operation>

<operation id="1452" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1361" bw="8" op_0_bw="16">
<![CDATA[
.preheader49.preheader:123  %tmp_347 = trunc i16 %rr_0_V_103 to i8

]]></Node>
<StgValue><ssdm name="tmp_347"/></StgValue>
</operation>

<operation id="1453" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1362" bw="8" op_0_bw="6">
<![CDATA[
.preheader49.preheader:124  %buffer1_1_96_4x4_p_V_449 = load i8* %buffer1_1_96_4x4_p_V_424, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_449"/></StgValue>
</operation>

<operation id="1454" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1363" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader49.preheader:125  %tmp_49_9 = add i8 %buffer1_1_96_4x4_p_V_449, %tmp_347

]]></Node>
<StgValue><ssdm name="tmp_49_9"/></StgValue>
</operation>

<operation id="1455" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1364" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
.preheader49.preheader:126  store i8 %tmp_49_9, i8* %buffer1_1_96_4x4_p_V_424, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1456" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1365" bw="8" op_0_bw="16">
<![CDATA[
.preheader49.preheader:127  %tmp_348 = trunc i16 %rr_1_V_103 to i8

]]></Node>
<StgValue><ssdm name="tmp_348"/></StgValue>
</operation>

<operation id="1457" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1366" bw="8" op_0_bw="6">
<![CDATA[
.preheader49.preheader:128  %buffer1_1_96_4x4_p_V_450 = load i8* %buffer1_1_96_4x4_p_V_428, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_450"/></StgValue>
</operation>

<operation id="1458" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1367" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader49.preheader:129  %tmp_51_9 = add i8 %buffer1_1_96_4x4_p_V_450, %tmp_348

]]></Node>
<StgValue><ssdm name="tmp_51_9"/></StgValue>
</operation>

<operation id="1459" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1368" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
.preheader49.preheader:130  store i8 %tmp_51_9, i8* %buffer1_1_96_4x4_p_V_428, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1460" st_id="23" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1371" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader49.preheader:133  %MUL_DP_ret105 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_34_V_load, i8 %weight_82_V_load, i8 %input_V_load_4)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret105"/></StgValue>
</operation>

<operation id="1461" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1372" bw="16" op_0_bw="32">
<![CDATA[
.preheader49.preheader:134  %rr_0_V_104 = extractvalue { i16, i16 } %MUL_DP_ret105, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_104"/></StgValue>
</operation>

<operation id="1462" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1373" bw="16" op_0_bw="32">
<![CDATA[
.preheader49.preheader:135  %rr_1_V_104 = extractvalue { i16, i16 } %MUL_DP_ret105, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_104"/></StgValue>
</operation>

<operation id="1463" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1374" bw="8" op_0_bw="16">
<![CDATA[
.preheader49.preheader:136  %tmp_349 = trunc i16 %rr_0_V_104 to i8

]]></Node>
<StgValue><ssdm name="tmp_349"/></StgValue>
</operation>

<operation id="1464" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1375" bw="8" op_0_bw="6">
<![CDATA[
.preheader49.preheader:137  %buffer1_1_96_4x4_p_V_451 = load i8* %buffer1_1_96_4x4_p_V_407, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_451"/></StgValue>
</operation>

<operation id="1465" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1376" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader49.preheader:138  %tmp_49_s = add i8 %buffer1_1_96_4x4_p_V_451, %tmp_349

]]></Node>
<StgValue><ssdm name="tmp_49_s"/></StgValue>
</operation>

<operation id="1466" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1377" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
.preheader49.preheader:139  store i8 %tmp_49_s, i8* %buffer1_1_96_4x4_p_V_407, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1467" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1378" bw="8" op_0_bw="16">
<![CDATA[
.preheader49.preheader:140  %tmp_350 = trunc i16 %rr_1_V_104 to i8

]]></Node>
<StgValue><ssdm name="tmp_350"/></StgValue>
</operation>

<operation id="1468" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1379" bw="8" op_0_bw="6">
<![CDATA[
.preheader49.preheader:141  %buffer1_1_96_4x4_p_V_452 = load i8* %buffer1_1_96_4x4_p_V_427, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_452"/></StgValue>
</operation>

<operation id="1469" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1380" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader49.preheader:142  %tmp_51_s = add i8 %buffer1_1_96_4x4_p_V_452, %tmp_350

]]></Node>
<StgValue><ssdm name="tmp_51_s"/></StgValue>
</operation>

<operation id="1470" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1381" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
.preheader49.preheader:143  store i8 %tmp_51_s, i8* %buffer1_1_96_4x4_p_V_427, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1471" st_id="23" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1384" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader49.preheader:146  %MUL_DP_ret106 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_35_V_load, i8 %weight_83_V_load, i8 %input_V_load_4)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret106"/></StgValue>
</operation>

<operation id="1472" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1385" bw="16" op_0_bw="32">
<![CDATA[
.preheader49.preheader:147  %rr_0_V_105 = extractvalue { i16, i16 } %MUL_DP_ret106, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_105"/></StgValue>
</operation>

<operation id="1473" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1386" bw="16" op_0_bw="32">
<![CDATA[
.preheader49.preheader:148  %rr_1_V_105 = extractvalue { i16, i16 } %MUL_DP_ret106, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_105"/></StgValue>
</operation>

<operation id="1474" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1387" bw="8" op_0_bw="16">
<![CDATA[
.preheader49.preheader:149  %tmp_351 = trunc i16 %rr_0_V_105 to i8

]]></Node>
<StgValue><ssdm name="tmp_351"/></StgValue>
</operation>

<operation id="1475" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1388" bw="8" op_0_bw="6">
<![CDATA[
.preheader49.preheader:150  %buffer1_1_96_4x4_p_V_453 = load i8* %buffer1_1_96_4x4_p_V_404, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_453"/></StgValue>
</operation>

<operation id="1476" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1389" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader49.preheader:151  %tmp_49_10 = add i8 %buffer1_1_96_4x4_p_V_453, %tmp_351

]]></Node>
<StgValue><ssdm name="tmp_49_10"/></StgValue>
</operation>

<operation id="1477" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1390" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
.preheader49.preheader:152  store i8 %tmp_49_10, i8* %buffer1_1_96_4x4_p_V_404, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1478" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1391" bw="8" op_0_bw="16">
<![CDATA[
.preheader49.preheader:153  %tmp_352 = trunc i16 %rr_1_V_105 to i8

]]></Node>
<StgValue><ssdm name="tmp_352"/></StgValue>
</operation>

<operation id="1479" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1392" bw="8" op_0_bw="6">
<![CDATA[
.preheader49.preheader:154  %buffer1_1_96_4x4_p_V_454 = load i8* %buffer1_1_96_4x4_p_V_386, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_454"/></StgValue>
</operation>

<operation id="1480" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1393" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader49.preheader:155  %tmp_51_10 = add i8 %buffer1_1_96_4x4_p_V_454, %tmp_352

]]></Node>
<StgValue><ssdm name="tmp_51_10"/></StgValue>
</operation>

<operation id="1481" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1394" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
.preheader49.preheader:156  store i8 %tmp_51_10, i8* %buffer1_1_96_4x4_p_V_386, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1482" st_id="23" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1397" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader49.preheader:159  %MUL_DP_ret107 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_36_V_load, i8 %weight_84_V_load, i8 %input_V_load_4)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret107"/></StgValue>
</operation>

<operation id="1483" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1398" bw="16" op_0_bw="32">
<![CDATA[
.preheader49.preheader:160  %rr_0_V_106 = extractvalue { i16, i16 } %MUL_DP_ret107, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_106"/></StgValue>
</operation>

<operation id="1484" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1399" bw="16" op_0_bw="32">
<![CDATA[
.preheader49.preheader:161  %rr_1_V_106 = extractvalue { i16, i16 } %MUL_DP_ret107, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_106"/></StgValue>
</operation>

<operation id="1485" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1400" bw="8" op_0_bw="16">
<![CDATA[
.preheader49.preheader:162  %tmp_353 = trunc i16 %rr_0_V_106 to i8

]]></Node>
<StgValue><ssdm name="tmp_353"/></StgValue>
</operation>

<operation id="1486" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1401" bw="8" op_0_bw="6">
<![CDATA[
.preheader49.preheader:163  %buffer1_1_96_4x4_p_V_455 = load i8* %buffer1_1_96_4x4_p_V_413, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_455"/></StgValue>
</operation>

<operation id="1487" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1402" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader49.preheader:164  %tmp_49_11 = add i8 %buffer1_1_96_4x4_p_V_455, %tmp_353

]]></Node>
<StgValue><ssdm name="tmp_49_11"/></StgValue>
</operation>

<operation id="1488" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1403" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
.preheader49.preheader:165  store i8 %tmp_49_11, i8* %buffer1_1_96_4x4_p_V_413, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1489" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1404" bw="8" op_0_bw="16">
<![CDATA[
.preheader49.preheader:166  %tmp_354 = trunc i16 %rr_1_V_106 to i8

]]></Node>
<StgValue><ssdm name="tmp_354"/></StgValue>
</operation>

<operation id="1490" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1405" bw="8" op_0_bw="6">
<![CDATA[
.preheader49.preheader:167  %buffer1_1_96_4x4_p_V_456 = load i8* %buffer1_1_96_4x4_p_V_392, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_456"/></StgValue>
</operation>

<operation id="1491" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1406" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader49.preheader:168  %tmp_51_11 = add i8 %buffer1_1_96_4x4_p_V_456, %tmp_354

]]></Node>
<StgValue><ssdm name="tmp_51_11"/></StgValue>
</operation>

<operation id="1492" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1407" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
.preheader49.preheader:169  store i8 %tmp_51_11, i8* %buffer1_1_96_4x4_p_V_392, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1493" st_id="23" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1410" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader49.preheader:172  %MUL_DP_ret108 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_37_V_load, i8 %weight_85_V_load, i8 %input_V_load_4)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret108"/></StgValue>
</operation>

<operation id="1494" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1411" bw="16" op_0_bw="32">
<![CDATA[
.preheader49.preheader:173  %rr_0_V_107 = extractvalue { i16, i16 } %MUL_DP_ret108, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_107"/></StgValue>
</operation>

<operation id="1495" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1412" bw="16" op_0_bw="32">
<![CDATA[
.preheader49.preheader:174  %rr_1_V_107 = extractvalue { i16, i16 } %MUL_DP_ret108, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_107"/></StgValue>
</operation>

<operation id="1496" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1413" bw="8" op_0_bw="16">
<![CDATA[
.preheader49.preheader:175  %tmp_355 = trunc i16 %rr_0_V_107 to i8

]]></Node>
<StgValue><ssdm name="tmp_355"/></StgValue>
</operation>

<operation id="1497" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1414" bw="8" op_0_bw="6">
<![CDATA[
.preheader49.preheader:176  %buffer1_1_96_4x4_p_V_457 = load i8* %buffer1_1_96_4x4_p_V_415, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_457"/></StgValue>
</operation>

<operation id="1498" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1415" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader49.preheader:177  %tmp_49_12 = add i8 %buffer1_1_96_4x4_p_V_457, %tmp_355

]]></Node>
<StgValue><ssdm name="tmp_49_12"/></StgValue>
</operation>

<operation id="1499" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1416" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
.preheader49.preheader:178  store i8 %tmp_49_12, i8* %buffer1_1_96_4x4_p_V_415, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1500" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1417" bw="8" op_0_bw="16">
<![CDATA[
.preheader49.preheader:179  %tmp_356 = trunc i16 %rr_1_V_107 to i8

]]></Node>
<StgValue><ssdm name="tmp_356"/></StgValue>
</operation>

<operation id="1501" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1418" bw="8" op_0_bw="6">
<![CDATA[
.preheader49.preheader:180  %buffer1_1_96_4x4_p_V_458 = load i8* %buffer1_1_96_4x4_p_V_394, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_458"/></StgValue>
</operation>

<operation id="1502" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1419" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader49.preheader:181  %tmp_51_12 = add i8 %buffer1_1_96_4x4_p_V_458, %tmp_356

]]></Node>
<StgValue><ssdm name="tmp_51_12"/></StgValue>
</operation>

<operation id="1503" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1420" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
.preheader49.preheader:182  store i8 %tmp_51_12, i8* %buffer1_1_96_4x4_p_V_394, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1504" st_id="23" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1423" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader49.preheader:185  %MUL_DP_ret109 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_38_V_load, i8 %weight_86_V_load, i8 %input_V_load_4)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret109"/></StgValue>
</operation>

<operation id="1505" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1424" bw="16" op_0_bw="32">
<![CDATA[
.preheader49.preheader:186  %rr_0_V_108 = extractvalue { i16, i16 } %MUL_DP_ret109, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_108"/></StgValue>
</operation>

<operation id="1506" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1425" bw="16" op_0_bw="32">
<![CDATA[
.preheader49.preheader:187  %rr_1_V_108 = extractvalue { i16, i16 } %MUL_DP_ret109, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_108"/></StgValue>
</operation>

<operation id="1507" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1426" bw="8" op_0_bw="16">
<![CDATA[
.preheader49.preheader:188  %tmp_357 = trunc i16 %rr_0_V_108 to i8

]]></Node>
<StgValue><ssdm name="tmp_357"/></StgValue>
</operation>

<operation id="1508" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1427" bw="8" op_0_bw="6">
<![CDATA[
.preheader49.preheader:189  %buffer1_1_96_4x4_p_V_459 = load i8* %buffer1_1_96_4x4_p_V_414, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_459"/></StgValue>
</operation>

<operation id="1509" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1428" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader49.preheader:190  %tmp_49_13 = add i8 %buffer1_1_96_4x4_p_V_459, %tmp_357

]]></Node>
<StgValue><ssdm name="tmp_49_13"/></StgValue>
</operation>

<operation id="1510" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1429" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
.preheader49.preheader:191  store i8 %tmp_49_13, i8* %buffer1_1_96_4x4_p_V_414, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1511" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1430" bw="8" op_0_bw="16">
<![CDATA[
.preheader49.preheader:192  %tmp_358 = trunc i16 %rr_1_V_108 to i8

]]></Node>
<StgValue><ssdm name="tmp_358"/></StgValue>
</operation>

<operation id="1512" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1431" bw="8" op_0_bw="6">
<![CDATA[
.preheader49.preheader:193  %buffer1_1_96_4x4_p_V_460 = load i8* %buffer1_1_96_4x4_p_V_387, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_460"/></StgValue>
</operation>

<operation id="1513" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1432" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader49.preheader:194  %tmp_51_13 = add i8 %buffer1_1_96_4x4_p_V_460, %tmp_358

]]></Node>
<StgValue><ssdm name="tmp_51_13"/></StgValue>
</operation>

<operation id="1514" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1433" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
.preheader49.preheader:195  store i8 %tmp_51_13, i8* %buffer1_1_96_4x4_p_V_387, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1515" st_id="23" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1436" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader49.preheader:198  %MUL_DP_ret110 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_39_V_load, i8 %weight_87_V_load, i8 %input_V_load_4)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret110"/></StgValue>
</operation>

<operation id="1516" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1437" bw="16" op_0_bw="32">
<![CDATA[
.preheader49.preheader:199  %rr_0_V_109 = extractvalue { i16, i16 } %MUL_DP_ret110, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_109"/></StgValue>
</operation>

<operation id="1517" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1438" bw="16" op_0_bw="32">
<![CDATA[
.preheader49.preheader:200  %rr_1_V_109 = extractvalue { i16, i16 } %MUL_DP_ret110, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_109"/></StgValue>
</operation>

<operation id="1518" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1439" bw="8" op_0_bw="16">
<![CDATA[
.preheader49.preheader:201  %tmp_359 = trunc i16 %rr_0_V_109 to i8

]]></Node>
<StgValue><ssdm name="tmp_359"/></StgValue>
</operation>

<operation id="1519" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1440" bw="8" op_0_bw="6">
<![CDATA[
.preheader49.preheader:202  %buffer1_1_96_4x4_p_V_461 = load i8* %buffer1_1_96_4x4_p_V_405, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_461"/></StgValue>
</operation>

<operation id="1520" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1441" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader49.preheader:203  %tmp_49_14 = add i8 %buffer1_1_96_4x4_p_V_461, %tmp_359

]]></Node>
<StgValue><ssdm name="tmp_49_14"/></StgValue>
</operation>

<operation id="1521" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1442" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
.preheader49.preheader:204  store i8 %tmp_49_14, i8* %buffer1_1_96_4x4_p_V_405, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1522" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1443" bw="8" op_0_bw="16">
<![CDATA[
.preheader49.preheader:205  %tmp_360 = trunc i16 %rr_1_V_109 to i8

]]></Node>
<StgValue><ssdm name="tmp_360"/></StgValue>
</operation>

<operation id="1523" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1444" bw="8" op_0_bw="6">
<![CDATA[
.preheader49.preheader:206  %buffer1_1_96_4x4_p_V_462 = load i8* %buffer1_1_96_4x4_p_V_391, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_462"/></StgValue>
</operation>

<operation id="1524" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1445" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader49.preheader:207  %tmp_51_14 = add i8 %buffer1_1_96_4x4_p_V_462, %tmp_360

]]></Node>
<StgValue><ssdm name="tmp_51_14"/></StgValue>
</operation>

<operation id="1525" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1446" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
.preheader49.preheader:208  store i8 %tmp_51_14, i8* %buffer1_1_96_4x4_p_V_391, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1526" st_id="23" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1449" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader49.preheader:211  %MUL_DP_ret111 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_40_V_load, i8 %weight_88_V_load, i8 %input_V_load_4)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret111"/></StgValue>
</operation>

<operation id="1527" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1450" bw="16" op_0_bw="32">
<![CDATA[
.preheader49.preheader:212  %rr_0_V_110 = extractvalue { i16, i16 } %MUL_DP_ret111, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_110"/></StgValue>
</operation>

<operation id="1528" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1451" bw="16" op_0_bw="32">
<![CDATA[
.preheader49.preheader:213  %rr_1_V_110 = extractvalue { i16, i16 } %MUL_DP_ret111, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_110"/></StgValue>
</operation>

<operation id="1529" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1452" bw="8" op_0_bw="16">
<![CDATA[
.preheader49.preheader:214  %tmp_361 = trunc i16 %rr_0_V_110 to i8

]]></Node>
<StgValue><ssdm name="tmp_361"/></StgValue>
</operation>

<operation id="1530" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1453" bw="8" op_0_bw="6">
<![CDATA[
.preheader49.preheader:215  %buffer1_1_96_4x4_p_V_463 = load i8* %buffer1_1_96_4x4_p_V_398, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_463"/></StgValue>
</operation>

<operation id="1531" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1454" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader49.preheader:216  %tmp_49_15 = add i8 %buffer1_1_96_4x4_p_V_463, %tmp_361

]]></Node>
<StgValue><ssdm name="tmp_49_15"/></StgValue>
</operation>

<operation id="1532" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1455" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
.preheader49.preheader:217  store i8 %tmp_49_15, i8* %buffer1_1_96_4x4_p_V_398, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1533" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1456" bw="8" op_0_bw="16">
<![CDATA[
.preheader49.preheader:218  %tmp_362 = trunc i16 %rr_1_V_110 to i8

]]></Node>
<StgValue><ssdm name="tmp_362"/></StgValue>
</operation>

<operation id="1534" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1457" bw="8" op_0_bw="6">
<![CDATA[
.preheader49.preheader:219  %buffer1_1_96_4x4_p_V_464 = load i8* %buffer1_1_96_4x4_p_V_388, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_464"/></StgValue>
</operation>

<operation id="1535" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1458" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader49.preheader:220  %tmp_51_15 = add i8 %buffer1_1_96_4x4_p_V_464, %tmp_362

]]></Node>
<StgValue><ssdm name="tmp_51_15"/></StgValue>
</operation>

<operation id="1536" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1459" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
.preheader49.preheader:221  store i8 %tmp_51_15, i8* %buffer1_1_96_4x4_p_V_388, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1537" st_id="23" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1462" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader49.preheader:224  %MUL_DP_ret112 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_41_V_load, i8 %weight_89_V_load, i8 %input_V_load_4)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret112"/></StgValue>
</operation>

<operation id="1538" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1463" bw="16" op_0_bw="32">
<![CDATA[
.preheader49.preheader:225  %rr_0_V_111 = extractvalue { i16, i16 } %MUL_DP_ret112, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_111"/></StgValue>
</operation>

<operation id="1539" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1464" bw="16" op_0_bw="32">
<![CDATA[
.preheader49.preheader:226  %rr_1_V_111 = extractvalue { i16, i16 } %MUL_DP_ret112, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_111"/></StgValue>
</operation>

<operation id="1540" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1465" bw="8" op_0_bw="16">
<![CDATA[
.preheader49.preheader:227  %tmp_363 = trunc i16 %rr_0_V_111 to i8

]]></Node>
<StgValue><ssdm name="tmp_363"/></StgValue>
</operation>

<operation id="1541" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1466" bw="8" op_0_bw="6">
<![CDATA[
.preheader49.preheader:228  %buffer1_1_96_4x4_p_V_465 = load i8* %buffer1_1_96_4x4_p_V_409, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_465"/></StgValue>
</operation>

<operation id="1542" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1467" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader49.preheader:229  %tmp_49_16 = add i8 %buffer1_1_96_4x4_p_V_465, %tmp_363

]]></Node>
<StgValue><ssdm name="tmp_49_16"/></StgValue>
</operation>

<operation id="1543" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1468" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
.preheader49.preheader:230  store i8 %tmp_49_16, i8* %buffer1_1_96_4x4_p_V_409, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1544" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1469" bw="8" op_0_bw="16">
<![CDATA[
.preheader49.preheader:231  %tmp_364 = trunc i16 %rr_1_V_111 to i8

]]></Node>
<StgValue><ssdm name="tmp_364"/></StgValue>
</operation>

<operation id="1545" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1470" bw="8" op_0_bw="6">
<![CDATA[
.preheader49.preheader:232  %buffer1_1_96_4x4_p_V_466 = load i8* %buffer1_1_96_4x4_p_V_389, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_466"/></StgValue>
</operation>

<operation id="1546" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1471" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader49.preheader:233  %tmp_51_16 = add i8 %buffer1_1_96_4x4_p_V_466, %tmp_364

]]></Node>
<StgValue><ssdm name="tmp_51_16"/></StgValue>
</operation>

<operation id="1547" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1472" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
.preheader49.preheader:234  store i8 %tmp_51_16, i8* %buffer1_1_96_4x4_p_V_389, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1548" st_id="23" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1475" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader49.preheader:237  %MUL_DP_ret113 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_42_V_load, i8 %weight_90_V_load, i8 %input_V_load_4)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret113"/></StgValue>
</operation>

<operation id="1549" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1476" bw="16" op_0_bw="32">
<![CDATA[
.preheader49.preheader:238  %rr_0_V_112 = extractvalue { i16, i16 } %MUL_DP_ret113, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_112"/></StgValue>
</operation>

<operation id="1550" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1477" bw="16" op_0_bw="32">
<![CDATA[
.preheader49.preheader:239  %rr_1_V_112 = extractvalue { i16, i16 } %MUL_DP_ret113, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_112"/></StgValue>
</operation>

<operation id="1551" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1478" bw="8" op_0_bw="16">
<![CDATA[
.preheader49.preheader:240  %tmp_365 = trunc i16 %rr_0_V_112 to i8

]]></Node>
<StgValue><ssdm name="tmp_365"/></StgValue>
</operation>

<operation id="1552" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1479" bw="8" op_0_bw="6">
<![CDATA[
.preheader49.preheader:241  %buffer1_1_96_4x4_p_V_467 = load i8* %buffer1_1_96_4x4_p_V_397, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_467"/></StgValue>
</operation>

<operation id="1553" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1480" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader49.preheader:242  %tmp_49_17 = add i8 %buffer1_1_96_4x4_p_V_467, %tmp_365

]]></Node>
<StgValue><ssdm name="tmp_49_17"/></StgValue>
</operation>

<operation id="1554" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1481" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
.preheader49.preheader:243  store i8 %tmp_49_17, i8* %buffer1_1_96_4x4_p_V_397, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1555" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1482" bw="8" op_0_bw="16">
<![CDATA[
.preheader49.preheader:244  %tmp_366 = trunc i16 %rr_1_V_112 to i8

]]></Node>
<StgValue><ssdm name="tmp_366"/></StgValue>
</operation>

<operation id="1556" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1483" bw="8" op_0_bw="6">
<![CDATA[
.preheader49.preheader:245  %buffer1_1_96_4x4_p_V_468 = load i8* %buffer1_1_96_4x4_p_V_385, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_468"/></StgValue>
</operation>

<operation id="1557" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1484" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader49.preheader:246  %tmp_51_17 = add i8 %buffer1_1_96_4x4_p_V_468, %tmp_366

]]></Node>
<StgValue><ssdm name="tmp_51_17"/></StgValue>
</operation>

<operation id="1558" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1485" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
.preheader49.preheader:247  store i8 %tmp_51_17, i8* %buffer1_1_96_4x4_p_V_385, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1559" st_id="23" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1488" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader49.preheader:250  %MUL_DP_ret114 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_43_V_load, i8 %weight_91_V_load, i8 %input_V_load_4)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret114"/></StgValue>
</operation>

<operation id="1560" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1489" bw="16" op_0_bw="32">
<![CDATA[
.preheader49.preheader:251  %rr_0_V_113 = extractvalue { i16, i16 } %MUL_DP_ret114, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_113"/></StgValue>
</operation>

<operation id="1561" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1490" bw="16" op_0_bw="32">
<![CDATA[
.preheader49.preheader:252  %rr_1_V_113 = extractvalue { i16, i16 } %MUL_DP_ret114, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_113"/></StgValue>
</operation>

<operation id="1562" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1491" bw="8" op_0_bw="16">
<![CDATA[
.preheader49.preheader:253  %tmp_367 = trunc i16 %rr_0_V_113 to i8

]]></Node>
<StgValue><ssdm name="tmp_367"/></StgValue>
</operation>

<operation id="1563" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1492" bw="8" op_0_bw="6">
<![CDATA[
.preheader49.preheader:254  %buffer1_1_96_4x4_p_V_469 = load i8* %buffer1_1_96_4x4_p_V_410, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_469"/></StgValue>
</operation>

<operation id="1564" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1493" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader49.preheader:255  %tmp_49_18 = add i8 %buffer1_1_96_4x4_p_V_469, %tmp_367

]]></Node>
<StgValue><ssdm name="tmp_49_18"/></StgValue>
</operation>

<operation id="1565" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1494" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
.preheader49.preheader:256  store i8 %tmp_49_18, i8* %buffer1_1_96_4x4_p_V_410, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1566" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1495" bw="8" op_0_bw="16">
<![CDATA[
.preheader49.preheader:257  %tmp_368 = trunc i16 %rr_1_V_113 to i8

]]></Node>
<StgValue><ssdm name="tmp_368"/></StgValue>
</operation>

<operation id="1567" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1496" bw="8" op_0_bw="6">
<![CDATA[
.preheader49.preheader:258  %buffer1_1_96_4x4_p_V_470 = load i8* %buffer1_1_96_4x4_p_V_390, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_470"/></StgValue>
</operation>

<operation id="1568" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1497" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader49.preheader:259  %tmp_51_18 = add i8 %buffer1_1_96_4x4_p_V_470, %tmp_368

]]></Node>
<StgValue><ssdm name="tmp_51_18"/></StgValue>
</operation>

<operation id="1569" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1498" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
.preheader49.preheader:260  store i8 %tmp_51_18, i8* %buffer1_1_96_4x4_p_V_390, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1570" st_id="23" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1501" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader49.preheader:263  %MUL_DP_ret115 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_44_V_load, i8 %weight_92_V_load, i8 %input_V_load_4)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret115"/></StgValue>
</operation>

<operation id="1571" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1502" bw="16" op_0_bw="32">
<![CDATA[
.preheader49.preheader:264  %rr_0_V_114 = extractvalue { i16, i16 } %MUL_DP_ret115, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_114"/></StgValue>
</operation>

<operation id="1572" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1503" bw="16" op_0_bw="32">
<![CDATA[
.preheader49.preheader:265  %rr_1_V_114 = extractvalue { i16, i16 } %MUL_DP_ret115, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_114"/></StgValue>
</operation>

<operation id="1573" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1504" bw="8" op_0_bw="16">
<![CDATA[
.preheader49.preheader:266  %tmp_369 = trunc i16 %rr_0_V_114 to i8

]]></Node>
<StgValue><ssdm name="tmp_369"/></StgValue>
</operation>

<operation id="1574" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1505" bw="8" op_0_bw="6">
<![CDATA[
.preheader49.preheader:267  %buffer1_1_96_4x4_p_V_471 = load i8* %buffer1_1_96_4x4_p_V_412, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_471"/></StgValue>
</operation>

<operation id="1575" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1506" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader49.preheader:268  %tmp_49_19 = add i8 %buffer1_1_96_4x4_p_V_471, %tmp_369

]]></Node>
<StgValue><ssdm name="tmp_49_19"/></StgValue>
</operation>

<operation id="1576" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1507" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
.preheader49.preheader:269  store i8 %tmp_49_19, i8* %buffer1_1_96_4x4_p_V_412, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1577" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1508" bw="8" op_0_bw="16">
<![CDATA[
.preheader49.preheader:270  %tmp_370 = trunc i16 %rr_1_V_114 to i8

]]></Node>
<StgValue><ssdm name="tmp_370"/></StgValue>
</operation>

<operation id="1578" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1509" bw="8" op_0_bw="6">
<![CDATA[
.preheader49.preheader:271  %buffer1_1_96_4x4_p_V_472 = load i8* %buffer1_1_96_4x4_p_V_393, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_472"/></StgValue>
</operation>

<operation id="1579" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1510" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader49.preheader:272  %tmp_51_19 = add i8 %buffer1_1_96_4x4_p_V_472, %tmp_370

]]></Node>
<StgValue><ssdm name="tmp_51_19"/></StgValue>
</operation>

<operation id="1580" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1511" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
.preheader49.preheader:273  store i8 %tmp_51_19, i8* %buffer1_1_96_4x4_p_V_393, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1581" st_id="23" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1514" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader49.preheader:276  %MUL_DP_ret116 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_45_V_load, i8 %weight_93_V_load, i8 %input_V_load_4)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret116"/></StgValue>
</operation>

<operation id="1582" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1515" bw="16" op_0_bw="32">
<![CDATA[
.preheader49.preheader:277  %rr_0_V_115 = extractvalue { i16, i16 } %MUL_DP_ret116, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_115"/></StgValue>
</operation>

<operation id="1583" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1516" bw="16" op_0_bw="32">
<![CDATA[
.preheader49.preheader:278  %rr_1_V_115 = extractvalue { i16, i16 } %MUL_DP_ret116, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_115"/></StgValue>
</operation>

<operation id="1584" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1517" bw="8" op_0_bw="16">
<![CDATA[
.preheader49.preheader:279  %tmp_371 = trunc i16 %rr_0_V_115 to i8

]]></Node>
<StgValue><ssdm name="tmp_371"/></StgValue>
</operation>

<operation id="1585" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1518" bw="8" op_0_bw="6">
<![CDATA[
.preheader49.preheader:280  %buffer1_1_96_4x4_p_V_473 = load i8* %buffer1_1_96_4x4_p_V_406, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_473"/></StgValue>
</operation>

<operation id="1586" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1519" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader49.preheader:281  %tmp_49_20 = add i8 %buffer1_1_96_4x4_p_V_473, %tmp_371

]]></Node>
<StgValue><ssdm name="tmp_49_20"/></StgValue>
</operation>

<operation id="1587" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1520" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
.preheader49.preheader:282  store i8 %tmp_49_20, i8* %buffer1_1_96_4x4_p_V_406, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1588" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1521" bw="8" op_0_bw="16">
<![CDATA[
.preheader49.preheader:283  %tmp_372 = trunc i16 %rr_1_V_115 to i8

]]></Node>
<StgValue><ssdm name="tmp_372"/></StgValue>
</operation>

<operation id="1589" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1522" bw="8" op_0_bw="6">
<![CDATA[
.preheader49.preheader:284  %buffer1_1_96_4x4_p_V_474 = load i8* %buffer1_1_96_4x4_p_V_384, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_474"/></StgValue>
</operation>

<operation id="1590" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1523" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader49.preheader:285  %tmp_51_20 = add i8 %buffer1_1_96_4x4_p_V_474, %tmp_372

]]></Node>
<StgValue><ssdm name="tmp_51_20"/></StgValue>
</operation>

<operation id="1591" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1524" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
.preheader49.preheader:286  store i8 %tmp_51_20, i8* %buffer1_1_96_4x4_p_V_384, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1592" st_id="23" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1527" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader49.preheader:289  %MUL_DP_ret117 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_46_V_load, i8 %weight_94_V_load, i8 %input_V_load_4)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret117"/></StgValue>
</operation>

<operation id="1593" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1528" bw="16" op_0_bw="32">
<![CDATA[
.preheader49.preheader:290  %rr_0_V_116 = extractvalue { i16, i16 } %MUL_DP_ret117, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_116"/></StgValue>
</operation>

<operation id="1594" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1529" bw="16" op_0_bw="32">
<![CDATA[
.preheader49.preheader:291  %rr_1_V_116 = extractvalue { i16, i16 } %MUL_DP_ret117, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_116"/></StgValue>
</operation>

<operation id="1595" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1530" bw="8" op_0_bw="16">
<![CDATA[
.preheader49.preheader:292  %tmp_373 = trunc i16 %rr_0_V_116 to i8

]]></Node>
<StgValue><ssdm name="tmp_373"/></StgValue>
</operation>

<operation id="1596" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1531" bw="8" op_0_bw="6">
<![CDATA[
.preheader49.preheader:293  %buffer1_1_96_4x4_p_V_475 = load i8* %buffer1_1_96_4x4_p_V_411, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_475"/></StgValue>
</operation>

<operation id="1597" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1532" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader49.preheader:294  %tmp_49_21 = add i8 %buffer1_1_96_4x4_p_V_475, %tmp_373

]]></Node>
<StgValue><ssdm name="tmp_49_21"/></StgValue>
</operation>

<operation id="1598" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1533" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
.preheader49.preheader:295  store i8 %tmp_49_21, i8* %buffer1_1_96_4x4_p_V_411, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1599" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1534" bw="8" op_0_bw="16">
<![CDATA[
.preheader49.preheader:296  %tmp_374 = trunc i16 %rr_1_V_116 to i8

]]></Node>
<StgValue><ssdm name="tmp_374"/></StgValue>
</operation>

<operation id="1600" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1535" bw="8" op_0_bw="6">
<![CDATA[
.preheader49.preheader:297  %buffer1_1_96_4x4_p_V_476 = load i8* %buffer1_1_96_4x4_p_V_426, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_476"/></StgValue>
</operation>

<operation id="1601" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1536" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader49.preheader:298  %tmp_51_21 = add i8 %buffer1_1_96_4x4_p_V_476, %tmp_374

]]></Node>
<StgValue><ssdm name="tmp_51_21"/></StgValue>
</operation>

<operation id="1602" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1537" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
.preheader49.preheader:299  store i8 %tmp_51_21, i8* %buffer1_1_96_4x4_p_V_426, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1603" st_id="23" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1540" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader49.preheader:302  %MUL_DP_ret = call fastcc { i16, i16 } @MUL_DP(i8 %weight_47_V_load, i8 %weight_95_V_load, i8 %input_V_load_4)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret"/></StgValue>
</operation>

<operation id="1604" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1541" bw="16" op_0_bw="32">
<![CDATA[
.preheader49.preheader:303  %rr_0_V_117 = extractvalue { i16, i16 } %MUL_DP_ret, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_117"/></StgValue>
</operation>

<operation id="1605" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1542" bw="16" op_0_bw="32">
<![CDATA[
.preheader49.preheader:304  %rr_1_V_117 = extractvalue { i16, i16 } %MUL_DP_ret, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_117"/></StgValue>
</operation>

<operation id="1606" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1543" bw="8" op_0_bw="16">
<![CDATA[
.preheader49.preheader:305  %tmp_375 = trunc i16 %rr_0_V_117 to i8

]]></Node>
<StgValue><ssdm name="tmp_375"/></StgValue>
</operation>

<operation id="1607" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1544" bw="8" op_0_bw="6">
<![CDATA[
.preheader49.preheader:306  %buffer1_1_96_4x4_p_V_477 = load i8* %buffer1_1_96_4x4_p_V_425, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_477"/></StgValue>
</operation>

<operation id="1608" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1545" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader49.preheader:307  %tmp_49_22 = add i8 %buffer1_1_96_4x4_p_V_477, %tmp_375

]]></Node>
<StgValue><ssdm name="tmp_49_22"/></StgValue>
</operation>

<operation id="1609" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1546" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
.preheader49.preheader:308  store i8 %tmp_49_22, i8* %buffer1_1_96_4x4_p_V_425, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1610" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1547" bw="8" op_0_bw="16">
<![CDATA[
.preheader49.preheader:309  %tmp_376 = trunc i16 %rr_1_V_117 to i8

]]></Node>
<StgValue><ssdm name="tmp_376"/></StgValue>
</operation>

<operation id="1611" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1548" bw="8" op_0_bw="6">
<![CDATA[
.preheader49.preheader:310  %buffer1_1_96_4x4_p_V_478 = load i8* %buffer1_1_96_4x4_p_V_383, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_478"/></StgValue>
</operation>

<operation id="1612" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1549" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader49.preheader:311  %tmp_51_22 = add i8 %buffer1_1_96_4x4_p_V_478, %tmp_376

]]></Node>
<StgValue><ssdm name="tmp_51_22"/></StgValue>
</operation>

<operation id="1613" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1550" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
.preheader49.preheader:312  store i8 %tmp_51_22, i8* %buffer1_1_96_4x4_p_V_383, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1614" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1551" bw="0" op_0_bw="0">
<![CDATA[
.preheader49.preheader:313  br label %.preheader50

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="1615" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1561" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
.preheader:0  %indvar_flatten8 = phi i11 [ %indvar_flatten_next9, %._crit_edge59 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="indvar_flatten8"/></StgValue>
</operation>

<operation id="1616" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1562" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
.preheader:1  %co8 = phi i7 [ %co8_mid2, %._crit_edge59 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="co8"/></StgValue>
</operation>

<operation id="1617" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1563" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
.preheader:2  %indvar_flatten9 = phi i6 [ %indvar_flatten_next8, %._crit_edge59 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="indvar_flatten9"/></StgValue>
</operation>

<operation id="1618" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1564" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader:3  %h9 = phi i3 [ %h9_cast2_mid2, %._crit_edge59 ], [ 1, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="h9"/></StgValue>
</operation>

<operation id="1619" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1565" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader:4  %w10 = phi i3 [ %w_21, %._crit_edge59 ], [ 1, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="w10"/></StgValue>
</operation>

<operation id="1620" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1566" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader:5  %exitcond_flatten9 = icmp eq i11 %indvar_flatten8, -512

]]></Node>
<StgValue><ssdm name="exitcond_flatten9"/></StgValue>
</operation>

<operation id="1621" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1567" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader:6  %indvar_flatten_next9 = add i11 %indvar_flatten8, 1

]]></Node>
<StgValue><ssdm name="indvar_flatten_next9"/></StgValue>
</operation>

<operation id="1622" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1568" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:7  br i1 %exitcond_flatten9, label %8, label %.preheader48

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1623" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1572" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader48:2  %exitcond_flatten4 = icmp eq i6 %indvar_flatten9, 16

]]></Node>
<StgValue><ssdm name="exitcond_flatten4"/></StgValue>
</operation>

<operation id="1624" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1686" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader48:116  %tmp_18 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str29)

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="1625" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1082">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2082" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
._crit_edge59:2  %indvar_flatten21_op = add i6 %indvar_flatten9, 1

]]></Node>
<StgValue><ssdm name="indvar_flatten21_op"/></StgValue>
</operation>

<operation id="1626" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1082">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2083" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
._crit_edge59:3  %indvar_flatten_next8 = select i1 %exitcond_flatten4, i6 1, i6 %indvar_flatten21_op

]]></Node>
<StgValue><ssdm name="indvar_flatten_next8"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="1627" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1350">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
<literal name="exitcond_flatten4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1570" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader48:0  %co_15 = add i7 %co8, 1

]]></Node>
<StgValue><ssdm name="co_15"/></StgValue>
</operation>

<operation id="1628" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1573" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader48:3  %h9_mid = select i1 %exitcond_flatten4, i3 1, i3 %h9

]]></Node>
<StgValue><ssdm name="h9_mid"/></StgValue>
</operation>

<operation id="1629" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1574" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader48:4  %not_exitcond_flatten_6 = xor i1 %exitcond_flatten4, true

]]></Node>
<StgValue><ssdm name="not_exitcond_flatten_6"/></StgValue>
</operation>

<operation id="1630" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1575" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader48:5  %exitcond23 = icmp eq i3 %w10, -3

]]></Node>
<StgValue><ssdm name="exitcond23"/></StgValue>
</operation>

<operation id="1631" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1576" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader48:6  %exitcond_mid = and i1 %exitcond23, %not_exitcond_flatten_6

]]></Node>
<StgValue><ssdm name="exitcond_mid"/></StgValue>
</operation>

<operation id="1632" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1577" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
.preheader48:7  %co8_mid2 = select i1 %exitcond_flatten4, i7 %co_15, i7 %co8

]]></Node>
<StgValue><ssdm name="co8_mid2"/></StgValue>
</operation>

<operation id="1633" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1578" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader48:8  %h_5 = add i3 %h9_mid, 1

]]></Node>
<StgValue><ssdm name="h_5"/></StgValue>
</operation>

<operation id="1634" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1579" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader48:9  %tmp_236 = or i1 %exitcond_mid, %exitcond_flatten4

]]></Node>
<StgValue><ssdm name="tmp_236"/></StgValue>
</operation>

<operation id="1635" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1580" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader48:10  %w10_mid2 = select i1 %tmp_236, i3 1, i3 %w10

]]></Node>
<StgValue><ssdm name="w10_mid2"/></StgValue>
</operation>

<operation id="1636" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1581" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader48:11  %h9_cast2_mid2 = select i1 %exitcond_mid, i3 %h_5, i3 %h9_mid

]]></Node>
<StgValue><ssdm name="h9_cast2_mid2"/></StgValue>
</operation>

<operation id="1637" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1082">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2080" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
._crit_edge59:0  %empty_81 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str29, i32 %tmp_18)

]]></Node>
<StgValue><ssdm name="empty_81"/></StgValue>
</operation>

<operation id="1638" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1082">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2081" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
._crit_edge59:1  %w_21 = add i3 %w10_mid2, 1

]]></Node>
<StgValue><ssdm name="w_21"/></StgValue>
</operation>

<operation id="1639" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1082">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2084" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge59:4  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="1640" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1582" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader48:12  %tmp_269 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %h9_cast2_mid2, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_269"/></StgValue>
</operation>

<operation id="1641" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1583" bw="7" op_0_bw="6">
<![CDATA[
.preheader48:13  %p_shl14_cast = zext i6 %tmp_269 to i7

]]></Node>
<StgValue><ssdm name="p_shl14_cast"/></StgValue>
</operation>

<operation id="1642" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1584" bw="4" op_0_bw="4" op_1_bw="3" op_2_bw="1">
<![CDATA[
.preheader48:14  %tmp_270 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %h9_cast2_mid2, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_270"/></StgValue>
</operation>

<operation id="1643" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1585" bw="7" op_0_bw="4">
<![CDATA[
.preheader48:15  %p_shl15_cast = zext i4 %tmp_270 to i7

]]></Node>
<StgValue><ssdm name="p_shl15_cast"/></StgValue>
</operation>

<operation id="1644" st_id="26" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1586" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader48:16  %tmp_237 = sub i7 %p_shl14_cast, %p_shl15_cast

]]></Node>
<StgValue><ssdm name="tmp_237"/></StgValue>
</operation>

<operation id="1645" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1587" bw="7" op_0_bw="3">
<![CDATA[
.preheader48:17  %w10_cast1_cast = zext i3 %w10_mid2 to i7

]]></Node>
<StgValue><ssdm name="w10_cast1_cast"/></StgValue>
</operation>

<operation id="1646" st_id="26" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1588" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader48:18  %tmp_238 = add i7 %w10_cast1_cast, %tmp_237

]]></Node>
<StgValue><ssdm name="tmp_238"/></StgValue>
</operation>

<operation id="1647" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1589" bw="32" op_0_bw="7">
<![CDATA[
.preheader48:19  %tmp_294_cast = zext i7 %tmp_238 to i32

]]></Node>
<StgValue><ssdm name="tmp_294_cast"/></StgValue>
</operation>

<operation id="1648" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1590" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader48:20  %buffer1_1_96_4x4_p_V_479 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_95, i32 0, i32 %tmp_294_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_479"/></StgValue>
</operation>

<operation id="1649" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1591" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader48:21  %buffer1_1_96_4x4_p_V_480 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_93, i32 0, i32 %tmp_294_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_480"/></StgValue>
</operation>

<operation id="1650" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1592" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader48:22  %buffer1_1_96_4x4_p_V_481 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_90, i32 0, i32 %tmp_294_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_481"/></StgValue>
</operation>

<operation id="1651" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1593" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader48:23  %buffer1_1_96_4x4_p_V_482 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_83, i32 0, i32 %tmp_294_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_482"/></StgValue>
</operation>

<operation id="1652" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1594" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader48:24  %buffer1_1_96_4x4_p_V_483 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_86, i32 0, i32 %tmp_294_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_483"/></StgValue>
</operation>

<operation id="1653" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1595" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader48:25  %buffer1_1_96_4x4_p_V_484 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_88, i32 0, i32 %tmp_294_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_484"/></StgValue>
</operation>

<operation id="1654" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1596" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader48:26  %buffer1_1_96_4x4_p_V_485 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_9, i32 0, i32 %tmp_294_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_485"/></StgValue>
</operation>

<operation id="1655" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1597" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader48:27  %buffer1_1_96_4x4_p_V_486 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_89, i32 0, i32 %tmp_294_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_486"/></StgValue>
</operation>

<operation id="1656" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1598" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader48:28  %buffer1_1_96_4x4_p_V_487 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_91, i32 0, i32 %tmp_294_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_487"/></StgValue>
</operation>

<operation id="1657" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1599" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader48:29  %buffer1_1_96_4x4_p_V_488 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_87, i32 0, i32 %tmp_294_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_488"/></StgValue>
</operation>

<operation id="1658" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1600" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader48:30  %buffer1_1_96_4x4_p_V_489 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_84, i32 0, i32 %tmp_294_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_489"/></StgValue>
</operation>

<operation id="1659" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1601" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader48:31  %buffer1_1_96_4x4_p_V_490 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_92, i32 0, i32 %tmp_294_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_490"/></StgValue>
</operation>

<operation id="1660" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1602" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader48:32  %buffer1_1_96_4x4_p_V_491 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_85, i32 0, i32 %tmp_294_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_491"/></StgValue>
</operation>

<operation id="1661" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1603" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader48:33  %buffer1_1_96_4x4_p_V_492 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_13, i32 0, i32 %tmp_294_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_492"/></StgValue>
</operation>

<operation id="1662" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1604" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader48:34  %buffer1_1_96_4x4_p_V_493 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_18, i32 0, i32 %tmp_294_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_493"/></StgValue>
</operation>

<operation id="1663" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1605" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader48:35  %buffer1_1_96_4x4_p_V_494 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_17, i32 0, i32 %tmp_294_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_494"/></StgValue>
</operation>

<operation id="1664" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1606" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader48:36  %buffer1_1_96_4x4_p_V_495 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_16, i32 0, i32 %tmp_294_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_495"/></StgValue>
</operation>

<operation id="1665" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1607" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader48:37  %buffer1_1_96_4x4_p_V_496 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_28, i32 0, i32 %tmp_294_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_496"/></StgValue>
</operation>

<operation id="1666" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1608" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader48:38  %buffer1_1_96_4x4_p_V_497 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_2, i32 0, i32 %tmp_294_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_497"/></StgValue>
</operation>

<operation id="1667" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1609" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader48:39  %buffer1_1_96_4x4_p_V_498 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_30, i32 0, i32 %tmp_294_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_498"/></StgValue>
</operation>

<operation id="1668" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1610" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader48:40  %buffer1_1_96_4x4_p_V_499 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_19, i32 0, i32 %tmp_294_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_499"/></StgValue>
</operation>

<operation id="1669" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1611" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader48:41  %buffer1_1_96_4x4_p_V_500 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_1, i32 0, i32 %tmp_294_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_500"/></StgValue>
</operation>

<operation id="1670" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1612" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader48:42  %buffer1_1_96_4x4_p_V_501 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_20, i32 0, i32 %tmp_294_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_501"/></StgValue>
</operation>

<operation id="1671" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1613" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader48:43  %buffer1_1_96_4x4_p_V_502 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_21, i32 0, i32 %tmp_294_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_502"/></StgValue>
</operation>

<operation id="1672" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1614" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader48:44  %buffer1_1_96_4x4_p_V_503 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_96, i32 0, i32 %tmp_294_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_503"/></StgValue>
</operation>

<operation id="1673" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1615" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader48:45  %buffer1_1_96_4x4_p_V_504 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_10, i32 0, i32 %tmp_294_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_504"/></StgValue>
</operation>

<operation id="1674" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1616" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader48:46  %buffer1_1_96_4x4_p_V_505 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_11, i32 0, i32 %tmp_294_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_505"/></StgValue>
</operation>

<operation id="1675" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1617" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader48:47  %buffer1_1_96_4x4_p_V_506 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_12, i32 0, i32 %tmp_294_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_506"/></StgValue>
</operation>

<operation id="1676" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1618" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader48:48  %buffer1_1_96_4x4_p_V_507 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_42, i32 0, i32 %tmp_294_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_507"/></StgValue>
</operation>

<operation id="1677" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1619" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader48:49  %buffer1_1_96_4x4_p_V_508 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_40, i32 0, i32 %tmp_294_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_508"/></StgValue>
</operation>

<operation id="1678" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1620" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader48:50  %buffer1_1_96_4x4_p_V_509 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_22, i32 0, i32 %tmp_294_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_509"/></StgValue>
</operation>

<operation id="1679" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1621" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader48:51  %buffer1_1_96_4x4_p_V_510 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_23, i32 0, i32 %tmp_294_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_510"/></StgValue>
</operation>

<operation id="1680" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1622" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader48:52  %buffer1_1_96_4x4_p_V_511 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_3, i32 0, i32 %tmp_294_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_511"/></StgValue>
</operation>

<operation id="1681" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1623" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader48:53  %buffer1_1_96_4x4_p_V_512 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_14, i32 0, i32 %tmp_294_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_512"/></StgValue>
</operation>

<operation id="1682" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1624" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader48:54  %buffer1_1_96_4x4_p_V_513 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_15, i32 0, i32 %tmp_294_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_513"/></StgValue>
</operation>

<operation id="1683" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1625" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader48:55  %buffer1_1_96_4x4_p_V_514 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_29, i32 0, i32 %tmp_294_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_514"/></StgValue>
</operation>

<operation id="1684" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1626" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader48:56  %buffer1_1_96_4x4_p_V_515 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_25, i32 0, i32 %tmp_294_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_515"/></StgValue>
</operation>

<operation id="1685" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1627" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader48:57  %buffer1_1_96_4x4_p_V_516 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_24, i32 0, i32 %tmp_294_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_516"/></StgValue>
</operation>

<operation id="1686" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1628" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader48:58  %buffer1_1_96_4x4_p_V_517 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_26, i32 0, i32 %tmp_294_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_517"/></StgValue>
</operation>

<operation id="1687" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1629" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader48:59  %buffer1_1_96_4x4_p_V_518 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_27, i32 0, i32 %tmp_294_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_518"/></StgValue>
</operation>

<operation id="1688" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1630" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader48:60  %buffer1_1_96_4x4_p_V_519 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_35, i32 0, i32 %tmp_294_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_519"/></StgValue>
</operation>

<operation id="1689" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1631" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader48:61  %buffer1_1_96_4x4_p_V_520 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_49, i32 0, i32 %tmp_294_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_520"/></StgValue>
</operation>

<operation id="1690" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1632" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader48:62  %buffer1_1_96_4x4_p_V_521 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_4, i32 0, i32 %tmp_294_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_521"/></StgValue>
</operation>

<operation id="1691" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1633" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader48:63  %buffer1_1_96_4x4_p_V_522 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_39, i32 0, i32 %tmp_294_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_522"/></StgValue>
</operation>

<operation id="1692" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1634" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader48:64  %buffer1_1_96_4x4_p_V_523 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_45, i32 0, i32 %tmp_294_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_523"/></StgValue>
</operation>

<operation id="1693" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1635" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader48:65  %buffer1_1_96_4x4_p_V_524 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_34, i32 0, i32 %tmp_294_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_524"/></StgValue>
</operation>

<operation id="1694" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1636" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader48:66  %buffer1_1_96_4x4_p_V_525 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_32, i32 0, i32 %tmp_294_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_525"/></StgValue>
</operation>

<operation id="1695" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1637" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader48:67  %buffer1_1_96_4x4_p_V_526 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_41, i32 0, i32 %tmp_294_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_526"/></StgValue>
</operation>

<operation id="1696" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1638" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader48:68  %buffer1_1_96_4x4_p_V_527 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_43, i32 0, i32 %tmp_294_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_527"/></StgValue>
</operation>

<operation id="1697" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1639" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader48:69  %buffer1_1_96_4x4_p_V_528 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_48, i32 0, i32 %tmp_294_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_528"/></StgValue>
</operation>

<operation id="1698" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1640" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader48:70  %buffer1_1_96_4x4_p_V_529 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_46, i32 0, i32 %tmp_294_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_529"/></StgValue>
</operation>

<operation id="1699" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1641" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader48:71  %buffer1_1_96_4x4_p_V_530 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_44, i32 0, i32 %tmp_294_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_530"/></StgValue>
</operation>

<operation id="1700" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1642" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader48:72  %buffer1_1_96_4x4_p_V_531 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_36, i32 0, i32 %tmp_294_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_531"/></StgValue>
</operation>

<operation id="1701" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1643" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader48:73  %buffer1_1_96_4x4_p_V_532 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_38, i32 0, i32 %tmp_294_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_532"/></StgValue>
</operation>

<operation id="1702" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1644" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader48:74  %buffer1_1_96_4x4_p_V_533 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_37, i32 0, i32 %tmp_294_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_533"/></StgValue>
</operation>

<operation id="1703" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1645" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader48:75  %buffer1_1_96_4x4_p_V_534 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_6, i32 0, i32 %tmp_294_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_534"/></StgValue>
</operation>

<operation id="1704" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1646" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader48:76  %buffer1_1_96_4x4_p_V_535 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_50, i32 0, i32 %tmp_294_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_535"/></StgValue>
</operation>

<operation id="1705" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1647" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader48:77  %buffer1_1_96_4x4_p_V_536 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_5, i32 0, i32 %tmp_294_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_536"/></StgValue>
</operation>

<operation id="1706" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1648" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader48:78  %buffer1_1_96_4x4_p_V_537 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_57, i32 0, i32 %tmp_294_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_537"/></StgValue>
</operation>

<operation id="1707" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1649" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader48:79  %buffer1_1_96_4x4_p_V_538 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_58, i32 0, i32 %tmp_294_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_538"/></StgValue>
</operation>

<operation id="1708" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1650" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader48:80  %buffer1_1_96_4x4_p_V_539 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_52, i32 0, i32 %tmp_294_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_539"/></StgValue>
</operation>

<operation id="1709" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1651" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader48:81  %buffer1_1_96_4x4_p_V_540 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_56, i32 0, i32 %tmp_294_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_540"/></StgValue>
</operation>

<operation id="1710" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1652" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader48:82  %buffer1_1_96_4x4_p_V_541 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_59, i32 0, i32 %tmp_294_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_541"/></StgValue>
</operation>

<operation id="1711" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1653" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader48:83  %buffer1_1_96_4x4_p_V_542 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_54, i32 0, i32 %tmp_294_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_542"/></StgValue>
</operation>

<operation id="1712" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1654" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader48:84  %buffer1_1_96_4x4_p_V_543 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_53, i32 0, i32 %tmp_294_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_543"/></StgValue>
</operation>

<operation id="1713" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1655" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader48:85  %buffer1_1_96_4x4_p_V_544 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_55, i32 0, i32 %tmp_294_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_544"/></StgValue>
</operation>

<operation id="1714" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1656" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader48:86  %buffer1_1_96_4x4_p_V_545 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_69, i32 0, i32 %tmp_294_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_545"/></StgValue>
</operation>

<operation id="1715" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1657" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader48:87  %buffer1_1_96_4x4_p_V_546 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_70, i32 0, i32 %tmp_294_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_546"/></StgValue>
</operation>

<operation id="1716" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1658" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader48:88  %buffer1_1_96_4x4_p_V_547 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_7, i32 0, i32 %tmp_294_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_547"/></StgValue>
</operation>

<operation id="1717" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1659" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader48:89  %buffer1_1_96_4x4_p_V_548 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_68, i32 0, i32 %tmp_294_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_548"/></StgValue>
</operation>

<operation id="1718" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1660" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader48:90  %buffer1_1_96_4x4_p_V_549 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_77, i32 0, i32 %tmp_294_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_549"/></StgValue>
</operation>

<operation id="1719" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1661" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader48:91  %buffer1_1_96_4x4_p_V_550 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_75, i32 0, i32 %tmp_294_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_550"/></StgValue>
</operation>

<operation id="1720" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1662" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader48:92  %buffer1_1_96_4x4_p_V_551 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_76, i32 0, i32 %tmp_294_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_551"/></StgValue>
</operation>

<operation id="1721" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1663" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader48:93  %buffer1_1_96_4x4_p_V_552 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_78, i32 0, i32 %tmp_294_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_552"/></StgValue>
</operation>

<operation id="1722" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1664" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader48:94  %buffer1_1_96_4x4_p_V_553 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_73, i32 0, i32 %tmp_294_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_553"/></StgValue>
</operation>

<operation id="1723" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1665" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader48:95  %buffer1_1_96_4x4_p_V_554 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_74, i32 0, i32 %tmp_294_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_554"/></StgValue>
</operation>

<operation id="1724" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1666" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader48:96  %buffer1_1_96_4x4_p_V_555 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_71, i32 0, i32 %tmp_294_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_555"/></StgValue>
</operation>

<operation id="1725" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1667" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader48:97  %buffer1_1_96_4x4_p_V_556 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_72, i32 0, i32 %tmp_294_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_556"/></StgValue>
</operation>

<operation id="1726" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1668" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader48:98  %buffer1_1_96_4x4_p_V_557 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_31, i32 0, i32 %tmp_294_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_557"/></StgValue>
</operation>

<operation id="1727" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1669" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader48:99  %buffer1_1_96_4x4_p_V_558 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_33, i32 0, i32 %tmp_294_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_558"/></StgValue>
</operation>

<operation id="1728" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1670" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader48:100  %buffer1_1_96_4x4_p_V_559 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_47, i32 0, i32 %tmp_294_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_559"/></StgValue>
</operation>

<operation id="1729" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1671" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader48:101  %buffer1_1_96_4x4_p_V_560 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_51, i32 0, i32 %tmp_294_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_560"/></StgValue>
</operation>

<operation id="1730" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1672" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader48:102  %buffer1_1_96_4x4_p_V_561 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_67, i32 0, i32 %tmp_294_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_561"/></StgValue>
</operation>

<operation id="1731" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1673" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader48:103  %buffer1_1_96_4x4_p_V_562 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_64, i32 0, i32 %tmp_294_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_562"/></StgValue>
</operation>

<operation id="1732" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1674" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader48:104  %buffer1_1_96_4x4_p_V_563 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_65, i32 0, i32 %tmp_294_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_563"/></StgValue>
</operation>

<operation id="1733" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1675" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader48:105  %buffer1_1_96_4x4_p_V_564 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_66, i32 0, i32 %tmp_294_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_564"/></StgValue>
</operation>

<operation id="1734" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1676" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader48:106  %buffer1_1_96_4x4_p_V_565 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_61, i32 0, i32 %tmp_294_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_565"/></StgValue>
</operation>

<operation id="1735" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1677" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader48:107  %buffer1_1_96_4x4_p_V_566 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_62, i32 0, i32 %tmp_294_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_566"/></StgValue>
</operation>

<operation id="1736" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1678" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader48:108  %buffer1_1_96_4x4_p_V_567 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_94, i32 0, i32 %tmp_294_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_567"/></StgValue>
</operation>

<operation id="1737" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1679" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader48:109  %buffer1_1_96_4x4_p_V_568 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_82, i32 0, i32 %tmp_294_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_568"/></StgValue>
</operation>

<operation id="1738" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1680" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader48:110  %buffer1_1_96_4x4_p_V_569 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_81, i32 0, i32 %tmp_294_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_569"/></StgValue>
</operation>

<operation id="1739" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1681" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader48:111  %buffer1_1_96_4x4_p_V_570 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_8, i32 0, i32 %tmp_294_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_570"/></StgValue>
</operation>

<operation id="1740" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1682" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader48:112  %buffer1_1_96_4x4_p_V_571 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_60, i32 0, i32 %tmp_294_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_571"/></StgValue>
</operation>

<operation id="1741" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1683" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader48:113  %buffer1_1_96_4x4_p_V_572 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_63, i32 0, i32 %tmp_294_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_572"/></StgValue>
</operation>

<operation id="1742" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1684" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader48:114  %buffer1_1_96_4x4_p_V_573 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_80, i32 0, i32 %tmp_294_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_573"/></StgValue>
</operation>

<operation id="1743" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1685" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader48:115  %buffer1_1_96_4x4_p_V_574 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_79, i32 0, i32 %tmp_294_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_574"/></StgValue>
</operation>

<operation id="1744" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1688" bw="8" op_0_bw="6">
<![CDATA[
.preheader48:118  %buffer1_1_96_4x4_p_V_575 = load i8* %buffer1_1_96_4x4_p_V_503, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_575"/></StgValue>
</operation>

<operation id="1745" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1689" bw="8" op_0_bw="6">
<![CDATA[
.preheader48:119  %buffer1_1_96_4x4_p_V_576 = load i8* %buffer1_1_96_4x4_p_V_500, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_576"/></StgValue>
</operation>

<operation id="1746" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1690" bw="8" op_0_bw="6">
<![CDATA[
.preheader48:120  %buffer1_1_96_4x4_p_V_577 = load i8* %buffer1_1_96_4x4_p_V_497, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_577"/></StgValue>
</operation>

<operation id="1747" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1691" bw="8" op_0_bw="6">
<![CDATA[
.preheader48:121  %buffer1_1_96_4x4_p_V_578 = load i8* %buffer1_1_96_4x4_p_V_511, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_578"/></StgValue>
</operation>

<operation id="1748" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1692" bw="8" op_0_bw="6">
<![CDATA[
.preheader48:122  %buffer1_1_96_4x4_p_V_579 = load i8* %buffer1_1_96_4x4_p_V_521, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_579"/></StgValue>
</operation>

<operation id="1749" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1693" bw="8" op_0_bw="6">
<![CDATA[
.preheader48:123  %buffer1_1_96_4x4_p_V_580 = load i8* %buffer1_1_96_4x4_p_V_536, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_580"/></StgValue>
</operation>

<operation id="1750" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1694" bw="8" op_0_bw="6">
<![CDATA[
.preheader48:124  %buffer1_1_96_4x4_p_V_581 = load i8* %buffer1_1_96_4x4_p_V_534, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_581"/></StgValue>
</operation>

<operation id="1751" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1695" bw="8" op_0_bw="6">
<![CDATA[
.preheader48:125  %buffer1_1_96_4x4_p_V_582 = load i8* %buffer1_1_96_4x4_p_V_547, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_582"/></StgValue>
</operation>

<operation id="1752" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1696" bw="8" op_0_bw="6">
<![CDATA[
.preheader48:126  %buffer1_1_96_4x4_p_V_583 = load i8* %buffer1_1_96_4x4_p_V_570, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_583"/></StgValue>
</operation>

<operation id="1753" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1697" bw="8" op_0_bw="6">
<![CDATA[
.preheader48:127  %buffer1_1_96_4x4_p_V_584 = load i8* %buffer1_1_96_4x4_p_V_485, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_584"/></StgValue>
</operation>

<operation id="1754" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1698" bw="8" op_0_bw="6">
<![CDATA[
.preheader48:128  %buffer1_1_96_4x4_p_V_585 = load i8* %buffer1_1_96_4x4_p_V_504, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_585"/></StgValue>
</operation>

<operation id="1755" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1699" bw="8" op_0_bw="6">
<![CDATA[
.preheader48:129  %buffer1_1_96_4x4_p_V_586 = load i8* %buffer1_1_96_4x4_p_V_505, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_586"/></StgValue>
</operation>

<operation id="1756" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1700" bw="8" op_0_bw="6">
<![CDATA[
.preheader48:130  %buffer1_1_96_4x4_p_V_587 = load i8* %buffer1_1_96_4x4_p_V_506, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_587"/></StgValue>
</operation>

<operation id="1757" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1701" bw="8" op_0_bw="6">
<![CDATA[
.preheader48:131  %buffer1_1_96_4x4_p_V_588 = load i8* %buffer1_1_96_4x4_p_V_492, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_588"/></StgValue>
</operation>

<operation id="1758" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1702" bw="8" op_0_bw="6">
<![CDATA[
.preheader48:132  %buffer1_1_96_4x4_p_V_589 = load i8* %buffer1_1_96_4x4_p_V_512, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_589"/></StgValue>
</operation>

<operation id="1759" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1703" bw="8" op_0_bw="6">
<![CDATA[
.preheader48:133  %buffer1_1_96_4x4_p_V_590 = load i8* %buffer1_1_96_4x4_p_V_513, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_590"/></StgValue>
</operation>

<operation id="1760" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1704" bw="8" op_0_bw="6">
<![CDATA[
.preheader48:134  %buffer1_1_96_4x4_p_V_591 = load i8* %buffer1_1_96_4x4_p_V_495, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_591"/></StgValue>
</operation>

<operation id="1761" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1705" bw="8" op_0_bw="6">
<![CDATA[
.preheader48:135  %buffer1_1_96_4x4_p_V_592 = load i8* %buffer1_1_96_4x4_p_V_494, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_592"/></StgValue>
</operation>

<operation id="1762" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1706" bw="8" op_0_bw="6">
<![CDATA[
.preheader48:136  %buffer1_1_96_4x4_p_V_593 = load i8* %buffer1_1_96_4x4_p_V_493, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_593"/></StgValue>
</operation>

<operation id="1763" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1707" bw="8" op_0_bw="6">
<![CDATA[
.preheader48:137  %buffer1_1_96_4x4_p_V_594 = load i8* %buffer1_1_96_4x4_p_V_499, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_594"/></StgValue>
</operation>

<operation id="1764" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1708" bw="8" op_0_bw="6">
<![CDATA[
.preheader48:138  %buffer1_1_96_4x4_p_V_595 = load i8* %buffer1_1_96_4x4_p_V_501, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_595"/></StgValue>
</operation>

<operation id="1765" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1709" bw="8" op_0_bw="6">
<![CDATA[
.preheader48:139  %buffer1_1_96_4x4_p_V_596 = load i8* %buffer1_1_96_4x4_p_V_502, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_596"/></StgValue>
</operation>

<operation id="1766" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1710" bw="8" op_0_bw="6">
<![CDATA[
.preheader48:140  %buffer1_1_96_4x4_p_V_597 = load i8* %buffer1_1_96_4x4_p_V_509, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_597"/></StgValue>
</operation>

<operation id="1767" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1711" bw="8" op_0_bw="6">
<![CDATA[
.preheader48:141  %buffer1_1_96_4x4_p_V_598 = load i8* %buffer1_1_96_4x4_p_V_510, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_598"/></StgValue>
</operation>

<operation id="1768" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1712" bw="8" op_0_bw="6">
<![CDATA[
.preheader48:142  %buffer1_1_96_4x4_p_V_599 = load i8* %buffer1_1_96_4x4_p_V_516, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_599"/></StgValue>
</operation>

<operation id="1769" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1713" bw="8" op_0_bw="6">
<![CDATA[
.preheader48:143  %buffer1_1_96_4x4_p_V_600 = load i8* %buffer1_1_96_4x4_p_V_515, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_600"/></StgValue>
</operation>

<operation id="1770" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1714" bw="8" op_0_bw="6">
<![CDATA[
.preheader48:144  %buffer1_1_96_4x4_p_V_601 = load i8* %buffer1_1_96_4x4_p_V_517, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_601"/></StgValue>
</operation>

<operation id="1771" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1715" bw="8" op_0_bw="6">
<![CDATA[
.preheader48:145  %buffer1_1_96_4x4_p_V_602 = load i8* %buffer1_1_96_4x4_p_V_518, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_602"/></StgValue>
</operation>

<operation id="1772" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1716" bw="8" op_0_bw="6">
<![CDATA[
.preheader48:146  %buffer1_1_96_4x4_p_V_603 = load i8* %buffer1_1_96_4x4_p_V_496, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_603"/></StgValue>
</operation>

<operation id="1773" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1717" bw="8" op_0_bw="6">
<![CDATA[
.preheader48:147  %buffer1_1_96_4x4_p_V_604 = load i8* %buffer1_1_96_4x4_p_V_514, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_604"/></StgValue>
</operation>

<operation id="1774" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1718" bw="8" op_0_bw="6">
<![CDATA[
.preheader48:148  %buffer1_1_96_4x4_p_V_605 = load i8* %buffer1_1_96_4x4_p_V_498, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_605"/></StgValue>
</operation>

<operation id="1775" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1719" bw="8" op_0_bw="6">
<![CDATA[
.preheader48:149  %buffer1_1_96_4x4_p_V_606 = load i8* %buffer1_1_96_4x4_p_V_557, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_606"/></StgValue>
</operation>

<operation id="1776" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1720" bw="8" op_0_bw="6">
<![CDATA[
.preheader48:150  %buffer1_1_96_4x4_p_V_607 = load i8* %buffer1_1_96_4x4_p_V_525, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_607"/></StgValue>
</operation>

<operation id="1777" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1721" bw="8" op_0_bw="6">
<![CDATA[
.preheader48:151  %buffer1_1_96_4x4_p_V_608 = load i8* %buffer1_1_96_4x4_p_V_558, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_608"/></StgValue>
</operation>

<operation id="1778" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1722" bw="8" op_0_bw="6">
<![CDATA[
.preheader48:152  %buffer1_1_96_4x4_p_V_609 = load i8* %buffer1_1_96_4x4_p_V_524, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_609"/></StgValue>
</operation>

<operation id="1779" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1723" bw="8" op_0_bw="6">
<![CDATA[
.preheader48:153  %buffer1_1_96_4x4_p_V_610 = load i8* %buffer1_1_96_4x4_p_V_519, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_610"/></StgValue>
</operation>

<operation id="1780" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1724" bw="8" op_0_bw="6">
<![CDATA[
.preheader48:154  %buffer1_1_96_4x4_p_V_611 = load i8* %buffer1_1_96_4x4_p_V_531, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_611"/></StgValue>
</operation>

<operation id="1781" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1725" bw="8" op_0_bw="6">
<![CDATA[
.preheader48:155  %buffer1_1_96_4x4_p_V_612 = load i8* %buffer1_1_96_4x4_p_V_533, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_612"/></StgValue>
</operation>

<operation id="1782" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1726" bw="8" op_0_bw="6">
<![CDATA[
.preheader48:156  %buffer1_1_96_4x4_p_V_613 = load i8* %buffer1_1_96_4x4_p_V_532, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_613"/></StgValue>
</operation>

<operation id="1783" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1727" bw="8" op_0_bw="6">
<![CDATA[
.preheader48:157  %buffer1_1_96_4x4_p_V_614 = load i8* %buffer1_1_96_4x4_p_V_522, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_614"/></StgValue>
</operation>

<operation id="1784" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1728" bw="8" op_0_bw="6">
<![CDATA[
.preheader48:158  %buffer1_1_96_4x4_p_V_615 = load i8* %buffer1_1_96_4x4_p_V_508, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_615"/></StgValue>
</operation>

<operation id="1785" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1729" bw="8" op_0_bw="6">
<![CDATA[
.preheader48:159  %buffer1_1_96_4x4_p_V_616 = load i8* %buffer1_1_96_4x4_p_V_526, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_616"/></StgValue>
</operation>

<operation id="1786" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1730" bw="8" op_0_bw="6">
<![CDATA[
.preheader48:160  %buffer1_1_96_4x4_p_V_617 = load i8* %buffer1_1_96_4x4_p_V_507, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_617"/></StgValue>
</operation>

<operation id="1787" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1731" bw="8" op_0_bw="6">
<![CDATA[
.preheader48:161  %buffer1_1_96_4x4_p_V_618 = load i8* %buffer1_1_96_4x4_p_V_527, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_618"/></StgValue>
</operation>

<operation id="1788" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1732" bw="8" op_0_bw="6">
<![CDATA[
.preheader48:162  %buffer1_1_96_4x4_p_V_619 = load i8* %buffer1_1_96_4x4_p_V_530, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_619"/></StgValue>
</operation>

<operation id="1789" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1733" bw="8" op_0_bw="6">
<![CDATA[
.preheader48:163  %buffer1_1_96_4x4_p_V_620 = load i8* %buffer1_1_96_4x4_p_V_523, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_620"/></StgValue>
</operation>

<operation id="1790" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1734" bw="8" op_0_bw="6">
<![CDATA[
.preheader48:164  %buffer1_1_96_4x4_p_V_621 = load i8* %buffer1_1_96_4x4_p_V_529, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_621"/></StgValue>
</operation>

<operation id="1791" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1735" bw="8" op_0_bw="6">
<![CDATA[
.preheader48:165  %buffer1_1_96_4x4_p_V_622 = load i8* %buffer1_1_96_4x4_p_V_559, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_622"/></StgValue>
</operation>

<operation id="1792" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1736" bw="8" op_0_bw="6">
<![CDATA[
.preheader48:166  %buffer1_1_96_4x4_p_V_623 = load i8* %buffer1_1_96_4x4_p_V_528, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_623"/></StgValue>
</operation>

<operation id="1793" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1737" bw="8" op_0_bw="6">
<![CDATA[
.preheader48:167  %buffer1_1_96_4x4_p_V_624 = load i8* %buffer1_1_96_4x4_p_V_520, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_624"/></StgValue>
</operation>

<operation id="1794" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1738" bw="8" op_0_bw="6">
<![CDATA[
.preheader48:168  %buffer1_1_96_4x4_p_V_625 = load i8* %buffer1_1_96_4x4_p_V_535, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_625"/></StgValue>
</operation>

<operation id="1795" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1739" bw="8" op_0_bw="6">
<![CDATA[
.preheader48:169  %buffer1_1_96_4x4_p_V_626 = load i8* %buffer1_1_96_4x4_p_V_560, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_626"/></StgValue>
</operation>

<operation id="1796" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1740" bw="8" op_0_bw="6">
<![CDATA[
.preheader48:170  %buffer1_1_96_4x4_p_V_627 = load i8* %buffer1_1_96_4x4_p_V_539, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_627"/></StgValue>
</operation>

<operation id="1797" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1741" bw="8" op_0_bw="6">
<![CDATA[
.preheader48:171  %buffer1_1_96_4x4_p_V_628 = load i8* %buffer1_1_96_4x4_p_V_543, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_628"/></StgValue>
</operation>

<operation id="1798" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1742" bw="8" op_0_bw="6">
<![CDATA[
.preheader48:172  %buffer1_1_96_4x4_p_V_629 = load i8* %buffer1_1_96_4x4_p_V_542, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_629"/></StgValue>
</operation>

<operation id="1799" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1743" bw="8" op_0_bw="6">
<![CDATA[
.preheader48:173  %buffer1_1_96_4x4_p_V_630 = load i8* %buffer1_1_96_4x4_p_V_544, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_630"/></StgValue>
</operation>

<operation id="1800" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1744" bw="8" op_0_bw="6">
<![CDATA[
.preheader48:174  %buffer1_1_96_4x4_p_V_631 = load i8* %buffer1_1_96_4x4_p_V_540, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_631"/></StgValue>
</operation>

<operation id="1801" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1745" bw="8" op_0_bw="6">
<![CDATA[
.preheader48:175  %buffer1_1_96_4x4_p_V_632 = load i8* %buffer1_1_96_4x4_p_V_537, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_632"/></StgValue>
</operation>

<operation id="1802" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1746" bw="8" op_0_bw="6">
<![CDATA[
.preheader48:176  %buffer1_1_96_4x4_p_V_633 = load i8* %buffer1_1_96_4x4_p_V_538, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_633"/></StgValue>
</operation>

<operation id="1803" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1747" bw="8" op_0_bw="6">
<![CDATA[
.preheader48:177  %buffer1_1_96_4x4_p_V_634 = load i8* %buffer1_1_96_4x4_p_V_541, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_634"/></StgValue>
</operation>

<operation id="1804" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1748" bw="8" op_0_bw="6">
<![CDATA[
.preheader48:178  %buffer1_1_96_4x4_p_V_635 = load i8* %buffer1_1_96_4x4_p_V_571, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_635"/></StgValue>
</operation>

<operation id="1805" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1749" bw="8" op_0_bw="6">
<![CDATA[
.preheader48:179  %buffer1_1_96_4x4_p_V_636 = load i8* %buffer1_1_96_4x4_p_V_565, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_636"/></StgValue>
</operation>

<operation id="1806" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1750" bw="8" op_0_bw="6">
<![CDATA[
.preheader48:180  %buffer1_1_96_4x4_p_V_637 = load i8* %buffer1_1_96_4x4_p_V_566, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_637"/></StgValue>
</operation>

<operation id="1807" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1751" bw="8" op_0_bw="6">
<![CDATA[
.preheader48:181  %buffer1_1_96_4x4_p_V_638 = load i8* %buffer1_1_96_4x4_p_V_572, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_638"/></StgValue>
</operation>

<operation id="1808" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1752" bw="8" op_0_bw="6">
<![CDATA[
.preheader48:182  %buffer1_1_96_4x4_p_V_639 = load i8* %buffer1_1_96_4x4_p_V_562, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_639"/></StgValue>
</operation>

<operation id="1809" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1753" bw="8" op_0_bw="6">
<![CDATA[
.preheader48:183  %buffer1_1_96_4x4_p_V_640 = load i8* %buffer1_1_96_4x4_p_V_563, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_640"/></StgValue>
</operation>

<operation id="1810" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1754" bw="8" op_0_bw="6">
<![CDATA[
.preheader48:184  %buffer1_1_96_4x4_p_V_641 = load i8* %buffer1_1_96_4x4_p_V_564, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_641"/></StgValue>
</operation>

<operation id="1811" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1755" bw="8" op_0_bw="6">
<![CDATA[
.preheader48:185  %buffer1_1_96_4x4_p_V_642 = load i8* %buffer1_1_96_4x4_p_V_561, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_642"/></StgValue>
</operation>

<operation id="1812" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1756" bw="8" op_0_bw="6">
<![CDATA[
.preheader48:186  %buffer1_1_96_4x4_p_V_643 = load i8* %buffer1_1_96_4x4_p_V_548, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_643"/></StgValue>
</operation>

<operation id="1813" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1757" bw="8" op_0_bw="6">
<![CDATA[
.preheader48:187  %buffer1_1_96_4x4_p_V_644 = load i8* %buffer1_1_96_4x4_p_V_545, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_644"/></StgValue>
</operation>

<operation id="1814" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1758" bw="8" op_0_bw="6">
<![CDATA[
.preheader48:188  %buffer1_1_96_4x4_p_V_645 = load i8* %buffer1_1_96_4x4_p_V_546, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_645"/></StgValue>
</operation>

<operation id="1815" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1759" bw="8" op_0_bw="6">
<![CDATA[
.preheader48:189  %buffer1_1_96_4x4_p_V_646 = load i8* %buffer1_1_96_4x4_p_V_555, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_646"/></StgValue>
</operation>

<operation id="1816" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1760" bw="8" op_0_bw="6">
<![CDATA[
.preheader48:190  %buffer1_1_96_4x4_p_V_647 = load i8* %buffer1_1_96_4x4_p_V_556, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_647"/></StgValue>
</operation>

<operation id="1817" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1761" bw="8" op_0_bw="6">
<![CDATA[
.preheader48:191  %buffer1_1_96_4x4_p_V_648 = load i8* %buffer1_1_96_4x4_p_V_553, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_648"/></StgValue>
</operation>

<operation id="1818" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1762" bw="8" op_0_bw="6">
<![CDATA[
.preheader48:192  %buffer1_1_96_4x4_p_V_649 = load i8* %buffer1_1_96_4x4_p_V_554, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_649"/></StgValue>
</operation>

<operation id="1819" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1763" bw="8" op_0_bw="6">
<![CDATA[
.preheader48:193  %buffer1_1_96_4x4_p_V_650 = load i8* %buffer1_1_96_4x4_p_V_550, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_650"/></StgValue>
</operation>

<operation id="1820" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1764" bw="8" op_0_bw="6">
<![CDATA[
.preheader48:194  %buffer1_1_96_4x4_p_V_651 = load i8* %buffer1_1_96_4x4_p_V_551, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_651"/></StgValue>
</operation>

<operation id="1821" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1765" bw="8" op_0_bw="6">
<![CDATA[
.preheader48:195  %buffer1_1_96_4x4_p_V_652 = load i8* %buffer1_1_96_4x4_p_V_549, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_652"/></StgValue>
</operation>

<operation id="1822" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1766" bw="8" op_0_bw="6">
<![CDATA[
.preheader48:196  %buffer1_1_96_4x4_p_V_653 = load i8* %buffer1_1_96_4x4_p_V_552, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_653"/></StgValue>
</operation>

<operation id="1823" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1767" bw="8" op_0_bw="6">
<![CDATA[
.preheader48:197  %buffer1_1_96_4x4_p_V_654 = load i8* %buffer1_1_96_4x4_p_V_574, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_654"/></StgValue>
</operation>

<operation id="1824" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1768" bw="8" op_0_bw="6">
<![CDATA[
.preheader48:198  %buffer1_1_96_4x4_p_V_655 = load i8* %buffer1_1_96_4x4_p_V_573, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_655"/></StgValue>
</operation>

<operation id="1825" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1769" bw="8" op_0_bw="6">
<![CDATA[
.preheader48:199  %buffer1_1_96_4x4_p_V_656 = load i8* %buffer1_1_96_4x4_p_V_569, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_656"/></StgValue>
</operation>

<operation id="1826" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1770" bw="8" op_0_bw="6">
<![CDATA[
.preheader48:200  %buffer1_1_96_4x4_p_V_657 = load i8* %buffer1_1_96_4x4_p_V_568, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_657"/></StgValue>
</operation>

<operation id="1827" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1771" bw="8" op_0_bw="6">
<![CDATA[
.preheader48:201  %buffer1_1_96_4x4_p_V_658 = load i8* %buffer1_1_96_4x4_p_V_482, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_658"/></StgValue>
</operation>

<operation id="1828" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1772" bw="8" op_0_bw="6">
<![CDATA[
.preheader48:202  %buffer1_1_96_4x4_p_V_659 = load i8* %buffer1_1_96_4x4_p_V_489, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_659"/></StgValue>
</operation>

<operation id="1829" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1773" bw="8" op_0_bw="6">
<![CDATA[
.preheader48:203  %buffer1_1_96_4x4_p_V_660 = load i8* %buffer1_1_96_4x4_p_V_491, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_660"/></StgValue>
</operation>

<operation id="1830" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1774" bw="8" op_0_bw="6">
<![CDATA[
.preheader48:204  %buffer1_1_96_4x4_p_V_661 = load i8* %buffer1_1_96_4x4_p_V_483, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_661"/></StgValue>
</operation>

<operation id="1831" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1775" bw="8" op_0_bw="6">
<![CDATA[
.preheader48:205  %buffer1_1_96_4x4_p_V_662 = load i8* %buffer1_1_96_4x4_p_V_488, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_662"/></StgValue>
</operation>

<operation id="1832" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1776" bw="8" op_0_bw="6">
<![CDATA[
.preheader48:206  %buffer1_1_96_4x4_p_V_663 = load i8* %buffer1_1_96_4x4_p_V_484, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_663"/></StgValue>
</operation>

<operation id="1833" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1777" bw="8" op_0_bw="6">
<![CDATA[
.preheader48:207  %buffer1_1_96_4x4_p_V_664 = load i8* %buffer1_1_96_4x4_p_V_486, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_664"/></StgValue>
</operation>

<operation id="1834" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1778" bw="8" op_0_bw="6">
<![CDATA[
.preheader48:208  %buffer1_1_96_4x4_p_V_665 = load i8* %buffer1_1_96_4x4_p_V_481, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_665"/></StgValue>
</operation>

<operation id="1835" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1779" bw="8" op_0_bw="6">
<![CDATA[
.preheader48:209  %buffer1_1_96_4x4_p_V_666 = load i8* %buffer1_1_96_4x4_p_V_487, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_666"/></StgValue>
</operation>

<operation id="1836" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1780" bw="8" op_0_bw="6">
<![CDATA[
.preheader48:210  %buffer1_1_96_4x4_p_V_667 = load i8* %buffer1_1_96_4x4_p_V_490, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_667"/></StgValue>
</operation>

<operation id="1837" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1781" bw="8" op_0_bw="6">
<![CDATA[
.preheader48:211  %buffer1_1_96_4x4_p_V_668 = load i8* %buffer1_1_96_4x4_p_V_480, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_668"/></StgValue>
</operation>

<operation id="1838" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1782" bw="8" op_0_bw="6">
<![CDATA[
.preheader48:212  %buffer1_1_96_4x4_p_V_669 = load i8* %buffer1_1_96_4x4_p_V_567, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_669"/></StgValue>
</operation>

<operation id="1839" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1783" bw="8" op_0_bw="6">
<![CDATA[
.preheader48:213  %buffer1_1_96_4x4_p_V_670 = load i8* %buffer1_1_96_4x4_p_V_479, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_670"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="1840" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1571" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader48:1  %empty_82 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1536, i64 1536, i64 1536)

]]></Node>
<StgValue><ssdm name="empty_82"/></StgValue>
</operation>

<operation id="1841" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1687" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader48:117  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1842" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1688" bw="8" op_0_bw="6">
<![CDATA[
.preheader48:118  %buffer1_1_96_4x4_p_V_575 = load i8* %buffer1_1_96_4x4_p_V_503, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_575"/></StgValue>
</operation>

<operation id="1843" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1689" bw="8" op_0_bw="6">
<![CDATA[
.preheader48:119  %buffer1_1_96_4x4_p_V_576 = load i8* %buffer1_1_96_4x4_p_V_500, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_576"/></StgValue>
</operation>

<operation id="1844" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1690" bw="8" op_0_bw="6">
<![CDATA[
.preheader48:120  %buffer1_1_96_4x4_p_V_577 = load i8* %buffer1_1_96_4x4_p_V_497, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_577"/></StgValue>
</operation>

<operation id="1845" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1691" bw="8" op_0_bw="6">
<![CDATA[
.preheader48:121  %buffer1_1_96_4x4_p_V_578 = load i8* %buffer1_1_96_4x4_p_V_511, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_578"/></StgValue>
</operation>

<operation id="1846" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1692" bw="8" op_0_bw="6">
<![CDATA[
.preheader48:122  %buffer1_1_96_4x4_p_V_579 = load i8* %buffer1_1_96_4x4_p_V_521, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_579"/></StgValue>
</operation>

<operation id="1847" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1693" bw="8" op_0_bw="6">
<![CDATA[
.preheader48:123  %buffer1_1_96_4x4_p_V_580 = load i8* %buffer1_1_96_4x4_p_V_536, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_580"/></StgValue>
</operation>

<operation id="1848" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1694" bw="8" op_0_bw="6">
<![CDATA[
.preheader48:124  %buffer1_1_96_4x4_p_V_581 = load i8* %buffer1_1_96_4x4_p_V_534, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_581"/></StgValue>
</operation>

<operation id="1849" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1695" bw="8" op_0_bw="6">
<![CDATA[
.preheader48:125  %buffer1_1_96_4x4_p_V_582 = load i8* %buffer1_1_96_4x4_p_V_547, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_582"/></StgValue>
</operation>

<operation id="1850" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1696" bw="8" op_0_bw="6">
<![CDATA[
.preheader48:126  %buffer1_1_96_4x4_p_V_583 = load i8* %buffer1_1_96_4x4_p_V_570, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_583"/></StgValue>
</operation>

<operation id="1851" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1697" bw="8" op_0_bw="6">
<![CDATA[
.preheader48:127  %buffer1_1_96_4x4_p_V_584 = load i8* %buffer1_1_96_4x4_p_V_485, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_584"/></StgValue>
</operation>

<operation id="1852" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1698" bw="8" op_0_bw="6">
<![CDATA[
.preheader48:128  %buffer1_1_96_4x4_p_V_585 = load i8* %buffer1_1_96_4x4_p_V_504, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_585"/></StgValue>
</operation>

<operation id="1853" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1699" bw="8" op_0_bw="6">
<![CDATA[
.preheader48:129  %buffer1_1_96_4x4_p_V_586 = load i8* %buffer1_1_96_4x4_p_V_505, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_586"/></StgValue>
</operation>

<operation id="1854" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1700" bw="8" op_0_bw="6">
<![CDATA[
.preheader48:130  %buffer1_1_96_4x4_p_V_587 = load i8* %buffer1_1_96_4x4_p_V_506, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_587"/></StgValue>
</operation>

<operation id="1855" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1701" bw="8" op_0_bw="6">
<![CDATA[
.preheader48:131  %buffer1_1_96_4x4_p_V_588 = load i8* %buffer1_1_96_4x4_p_V_492, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_588"/></StgValue>
</operation>

<operation id="1856" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1702" bw="8" op_0_bw="6">
<![CDATA[
.preheader48:132  %buffer1_1_96_4x4_p_V_589 = load i8* %buffer1_1_96_4x4_p_V_512, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_589"/></StgValue>
</operation>

<operation id="1857" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1703" bw="8" op_0_bw="6">
<![CDATA[
.preheader48:133  %buffer1_1_96_4x4_p_V_590 = load i8* %buffer1_1_96_4x4_p_V_513, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_590"/></StgValue>
</operation>

<operation id="1858" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1704" bw="8" op_0_bw="6">
<![CDATA[
.preheader48:134  %buffer1_1_96_4x4_p_V_591 = load i8* %buffer1_1_96_4x4_p_V_495, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_591"/></StgValue>
</operation>

<operation id="1859" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1705" bw="8" op_0_bw="6">
<![CDATA[
.preheader48:135  %buffer1_1_96_4x4_p_V_592 = load i8* %buffer1_1_96_4x4_p_V_494, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_592"/></StgValue>
</operation>

<operation id="1860" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1706" bw="8" op_0_bw="6">
<![CDATA[
.preheader48:136  %buffer1_1_96_4x4_p_V_593 = load i8* %buffer1_1_96_4x4_p_V_493, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_593"/></StgValue>
</operation>

<operation id="1861" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1707" bw="8" op_0_bw="6">
<![CDATA[
.preheader48:137  %buffer1_1_96_4x4_p_V_594 = load i8* %buffer1_1_96_4x4_p_V_499, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_594"/></StgValue>
</operation>

<operation id="1862" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1708" bw="8" op_0_bw="6">
<![CDATA[
.preheader48:138  %buffer1_1_96_4x4_p_V_595 = load i8* %buffer1_1_96_4x4_p_V_501, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_595"/></StgValue>
</operation>

<operation id="1863" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1709" bw="8" op_0_bw="6">
<![CDATA[
.preheader48:139  %buffer1_1_96_4x4_p_V_596 = load i8* %buffer1_1_96_4x4_p_V_502, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_596"/></StgValue>
</operation>

<operation id="1864" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1710" bw="8" op_0_bw="6">
<![CDATA[
.preheader48:140  %buffer1_1_96_4x4_p_V_597 = load i8* %buffer1_1_96_4x4_p_V_509, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_597"/></StgValue>
</operation>

<operation id="1865" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1711" bw="8" op_0_bw="6">
<![CDATA[
.preheader48:141  %buffer1_1_96_4x4_p_V_598 = load i8* %buffer1_1_96_4x4_p_V_510, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_598"/></StgValue>
</operation>

<operation id="1866" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1712" bw="8" op_0_bw="6">
<![CDATA[
.preheader48:142  %buffer1_1_96_4x4_p_V_599 = load i8* %buffer1_1_96_4x4_p_V_516, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_599"/></StgValue>
</operation>

<operation id="1867" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1713" bw="8" op_0_bw="6">
<![CDATA[
.preheader48:143  %buffer1_1_96_4x4_p_V_600 = load i8* %buffer1_1_96_4x4_p_V_515, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_600"/></StgValue>
</operation>

<operation id="1868" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1714" bw="8" op_0_bw="6">
<![CDATA[
.preheader48:144  %buffer1_1_96_4x4_p_V_601 = load i8* %buffer1_1_96_4x4_p_V_517, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_601"/></StgValue>
</operation>

<operation id="1869" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1715" bw="8" op_0_bw="6">
<![CDATA[
.preheader48:145  %buffer1_1_96_4x4_p_V_602 = load i8* %buffer1_1_96_4x4_p_V_518, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_602"/></StgValue>
</operation>

<operation id="1870" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1716" bw="8" op_0_bw="6">
<![CDATA[
.preheader48:146  %buffer1_1_96_4x4_p_V_603 = load i8* %buffer1_1_96_4x4_p_V_496, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_603"/></StgValue>
</operation>

<operation id="1871" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1717" bw="8" op_0_bw="6">
<![CDATA[
.preheader48:147  %buffer1_1_96_4x4_p_V_604 = load i8* %buffer1_1_96_4x4_p_V_514, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_604"/></StgValue>
</operation>

<operation id="1872" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1718" bw="8" op_0_bw="6">
<![CDATA[
.preheader48:148  %buffer1_1_96_4x4_p_V_605 = load i8* %buffer1_1_96_4x4_p_V_498, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_605"/></StgValue>
</operation>

<operation id="1873" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1719" bw="8" op_0_bw="6">
<![CDATA[
.preheader48:149  %buffer1_1_96_4x4_p_V_606 = load i8* %buffer1_1_96_4x4_p_V_557, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_606"/></StgValue>
</operation>

<operation id="1874" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1720" bw="8" op_0_bw="6">
<![CDATA[
.preheader48:150  %buffer1_1_96_4x4_p_V_607 = load i8* %buffer1_1_96_4x4_p_V_525, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_607"/></StgValue>
</operation>

<operation id="1875" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1721" bw="8" op_0_bw="6">
<![CDATA[
.preheader48:151  %buffer1_1_96_4x4_p_V_608 = load i8* %buffer1_1_96_4x4_p_V_558, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_608"/></StgValue>
</operation>

<operation id="1876" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1722" bw="8" op_0_bw="6">
<![CDATA[
.preheader48:152  %buffer1_1_96_4x4_p_V_609 = load i8* %buffer1_1_96_4x4_p_V_524, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_609"/></StgValue>
</operation>

<operation id="1877" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1723" bw="8" op_0_bw="6">
<![CDATA[
.preheader48:153  %buffer1_1_96_4x4_p_V_610 = load i8* %buffer1_1_96_4x4_p_V_519, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_610"/></StgValue>
</operation>

<operation id="1878" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1724" bw="8" op_0_bw="6">
<![CDATA[
.preheader48:154  %buffer1_1_96_4x4_p_V_611 = load i8* %buffer1_1_96_4x4_p_V_531, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_611"/></StgValue>
</operation>

<operation id="1879" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1725" bw="8" op_0_bw="6">
<![CDATA[
.preheader48:155  %buffer1_1_96_4x4_p_V_612 = load i8* %buffer1_1_96_4x4_p_V_533, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_612"/></StgValue>
</operation>

<operation id="1880" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1726" bw="8" op_0_bw="6">
<![CDATA[
.preheader48:156  %buffer1_1_96_4x4_p_V_613 = load i8* %buffer1_1_96_4x4_p_V_532, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_613"/></StgValue>
</operation>

<operation id="1881" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1727" bw="8" op_0_bw="6">
<![CDATA[
.preheader48:157  %buffer1_1_96_4x4_p_V_614 = load i8* %buffer1_1_96_4x4_p_V_522, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_614"/></StgValue>
</operation>

<operation id="1882" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1728" bw="8" op_0_bw="6">
<![CDATA[
.preheader48:158  %buffer1_1_96_4x4_p_V_615 = load i8* %buffer1_1_96_4x4_p_V_508, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_615"/></StgValue>
</operation>

<operation id="1883" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1729" bw="8" op_0_bw="6">
<![CDATA[
.preheader48:159  %buffer1_1_96_4x4_p_V_616 = load i8* %buffer1_1_96_4x4_p_V_526, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_616"/></StgValue>
</operation>

<operation id="1884" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1730" bw="8" op_0_bw="6">
<![CDATA[
.preheader48:160  %buffer1_1_96_4x4_p_V_617 = load i8* %buffer1_1_96_4x4_p_V_507, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_617"/></StgValue>
</operation>

<operation id="1885" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1731" bw="8" op_0_bw="6">
<![CDATA[
.preheader48:161  %buffer1_1_96_4x4_p_V_618 = load i8* %buffer1_1_96_4x4_p_V_527, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_618"/></StgValue>
</operation>

<operation id="1886" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1732" bw="8" op_0_bw="6">
<![CDATA[
.preheader48:162  %buffer1_1_96_4x4_p_V_619 = load i8* %buffer1_1_96_4x4_p_V_530, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_619"/></StgValue>
</operation>

<operation id="1887" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1733" bw="8" op_0_bw="6">
<![CDATA[
.preheader48:163  %buffer1_1_96_4x4_p_V_620 = load i8* %buffer1_1_96_4x4_p_V_523, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_620"/></StgValue>
</operation>

<operation id="1888" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1734" bw="8" op_0_bw="6">
<![CDATA[
.preheader48:164  %buffer1_1_96_4x4_p_V_621 = load i8* %buffer1_1_96_4x4_p_V_529, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_621"/></StgValue>
</operation>

<operation id="1889" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1735" bw="8" op_0_bw="6">
<![CDATA[
.preheader48:165  %buffer1_1_96_4x4_p_V_622 = load i8* %buffer1_1_96_4x4_p_V_559, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_622"/></StgValue>
</operation>

<operation id="1890" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1736" bw="8" op_0_bw="6">
<![CDATA[
.preheader48:166  %buffer1_1_96_4x4_p_V_623 = load i8* %buffer1_1_96_4x4_p_V_528, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_623"/></StgValue>
</operation>

<operation id="1891" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1737" bw="8" op_0_bw="6">
<![CDATA[
.preheader48:167  %buffer1_1_96_4x4_p_V_624 = load i8* %buffer1_1_96_4x4_p_V_520, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_624"/></StgValue>
</operation>

<operation id="1892" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1738" bw="8" op_0_bw="6">
<![CDATA[
.preheader48:168  %buffer1_1_96_4x4_p_V_625 = load i8* %buffer1_1_96_4x4_p_V_535, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_625"/></StgValue>
</operation>

<operation id="1893" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1739" bw="8" op_0_bw="6">
<![CDATA[
.preheader48:169  %buffer1_1_96_4x4_p_V_626 = load i8* %buffer1_1_96_4x4_p_V_560, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_626"/></StgValue>
</operation>

<operation id="1894" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1740" bw="8" op_0_bw="6">
<![CDATA[
.preheader48:170  %buffer1_1_96_4x4_p_V_627 = load i8* %buffer1_1_96_4x4_p_V_539, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_627"/></StgValue>
</operation>

<operation id="1895" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1741" bw="8" op_0_bw="6">
<![CDATA[
.preheader48:171  %buffer1_1_96_4x4_p_V_628 = load i8* %buffer1_1_96_4x4_p_V_543, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_628"/></StgValue>
</operation>

<operation id="1896" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1742" bw="8" op_0_bw="6">
<![CDATA[
.preheader48:172  %buffer1_1_96_4x4_p_V_629 = load i8* %buffer1_1_96_4x4_p_V_542, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_629"/></StgValue>
</operation>

<operation id="1897" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1743" bw="8" op_0_bw="6">
<![CDATA[
.preheader48:173  %buffer1_1_96_4x4_p_V_630 = load i8* %buffer1_1_96_4x4_p_V_544, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_630"/></StgValue>
</operation>

<operation id="1898" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1744" bw="8" op_0_bw="6">
<![CDATA[
.preheader48:174  %buffer1_1_96_4x4_p_V_631 = load i8* %buffer1_1_96_4x4_p_V_540, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_631"/></StgValue>
</operation>

<operation id="1899" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1745" bw="8" op_0_bw="6">
<![CDATA[
.preheader48:175  %buffer1_1_96_4x4_p_V_632 = load i8* %buffer1_1_96_4x4_p_V_537, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_632"/></StgValue>
</operation>

<operation id="1900" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1746" bw="8" op_0_bw="6">
<![CDATA[
.preheader48:176  %buffer1_1_96_4x4_p_V_633 = load i8* %buffer1_1_96_4x4_p_V_538, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_633"/></StgValue>
</operation>

<operation id="1901" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1747" bw="8" op_0_bw="6">
<![CDATA[
.preheader48:177  %buffer1_1_96_4x4_p_V_634 = load i8* %buffer1_1_96_4x4_p_V_541, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_634"/></StgValue>
</operation>

<operation id="1902" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1748" bw="8" op_0_bw="6">
<![CDATA[
.preheader48:178  %buffer1_1_96_4x4_p_V_635 = load i8* %buffer1_1_96_4x4_p_V_571, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_635"/></StgValue>
</operation>

<operation id="1903" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1749" bw="8" op_0_bw="6">
<![CDATA[
.preheader48:179  %buffer1_1_96_4x4_p_V_636 = load i8* %buffer1_1_96_4x4_p_V_565, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_636"/></StgValue>
</operation>

<operation id="1904" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1750" bw="8" op_0_bw="6">
<![CDATA[
.preheader48:180  %buffer1_1_96_4x4_p_V_637 = load i8* %buffer1_1_96_4x4_p_V_566, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_637"/></StgValue>
</operation>

<operation id="1905" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1751" bw="8" op_0_bw="6">
<![CDATA[
.preheader48:181  %buffer1_1_96_4x4_p_V_638 = load i8* %buffer1_1_96_4x4_p_V_572, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_638"/></StgValue>
</operation>

<operation id="1906" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1752" bw="8" op_0_bw="6">
<![CDATA[
.preheader48:182  %buffer1_1_96_4x4_p_V_639 = load i8* %buffer1_1_96_4x4_p_V_562, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_639"/></StgValue>
</operation>

<operation id="1907" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1753" bw="8" op_0_bw="6">
<![CDATA[
.preheader48:183  %buffer1_1_96_4x4_p_V_640 = load i8* %buffer1_1_96_4x4_p_V_563, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_640"/></StgValue>
</operation>

<operation id="1908" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1754" bw="8" op_0_bw="6">
<![CDATA[
.preheader48:184  %buffer1_1_96_4x4_p_V_641 = load i8* %buffer1_1_96_4x4_p_V_564, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_641"/></StgValue>
</operation>

<operation id="1909" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1755" bw="8" op_0_bw="6">
<![CDATA[
.preheader48:185  %buffer1_1_96_4x4_p_V_642 = load i8* %buffer1_1_96_4x4_p_V_561, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_642"/></StgValue>
</operation>

<operation id="1910" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1756" bw="8" op_0_bw="6">
<![CDATA[
.preheader48:186  %buffer1_1_96_4x4_p_V_643 = load i8* %buffer1_1_96_4x4_p_V_548, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_643"/></StgValue>
</operation>

<operation id="1911" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1757" bw="8" op_0_bw="6">
<![CDATA[
.preheader48:187  %buffer1_1_96_4x4_p_V_644 = load i8* %buffer1_1_96_4x4_p_V_545, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_644"/></StgValue>
</operation>

<operation id="1912" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1758" bw="8" op_0_bw="6">
<![CDATA[
.preheader48:188  %buffer1_1_96_4x4_p_V_645 = load i8* %buffer1_1_96_4x4_p_V_546, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_645"/></StgValue>
</operation>

<operation id="1913" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1759" bw="8" op_0_bw="6">
<![CDATA[
.preheader48:189  %buffer1_1_96_4x4_p_V_646 = load i8* %buffer1_1_96_4x4_p_V_555, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_646"/></StgValue>
</operation>

<operation id="1914" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1760" bw="8" op_0_bw="6">
<![CDATA[
.preheader48:190  %buffer1_1_96_4x4_p_V_647 = load i8* %buffer1_1_96_4x4_p_V_556, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_647"/></StgValue>
</operation>

<operation id="1915" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1761" bw="8" op_0_bw="6">
<![CDATA[
.preheader48:191  %buffer1_1_96_4x4_p_V_648 = load i8* %buffer1_1_96_4x4_p_V_553, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_648"/></StgValue>
</operation>

<operation id="1916" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1762" bw="8" op_0_bw="6">
<![CDATA[
.preheader48:192  %buffer1_1_96_4x4_p_V_649 = load i8* %buffer1_1_96_4x4_p_V_554, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_649"/></StgValue>
</operation>

<operation id="1917" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1763" bw="8" op_0_bw="6">
<![CDATA[
.preheader48:193  %buffer1_1_96_4x4_p_V_650 = load i8* %buffer1_1_96_4x4_p_V_550, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_650"/></StgValue>
</operation>

<operation id="1918" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1764" bw="8" op_0_bw="6">
<![CDATA[
.preheader48:194  %buffer1_1_96_4x4_p_V_651 = load i8* %buffer1_1_96_4x4_p_V_551, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_651"/></StgValue>
</operation>

<operation id="1919" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1765" bw="8" op_0_bw="6">
<![CDATA[
.preheader48:195  %buffer1_1_96_4x4_p_V_652 = load i8* %buffer1_1_96_4x4_p_V_549, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_652"/></StgValue>
</operation>

<operation id="1920" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1766" bw="8" op_0_bw="6">
<![CDATA[
.preheader48:196  %buffer1_1_96_4x4_p_V_653 = load i8* %buffer1_1_96_4x4_p_V_552, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_653"/></StgValue>
</operation>

<operation id="1921" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1767" bw="8" op_0_bw="6">
<![CDATA[
.preheader48:197  %buffer1_1_96_4x4_p_V_654 = load i8* %buffer1_1_96_4x4_p_V_574, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_654"/></StgValue>
</operation>

<operation id="1922" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1768" bw="8" op_0_bw="6">
<![CDATA[
.preheader48:198  %buffer1_1_96_4x4_p_V_655 = load i8* %buffer1_1_96_4x4_p_V_573, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_655"/></StgValue>
</operation>

<operation id="1923" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1769" bw="8" op_0_bw="6">
<![CDATA[
.preheader48:199  %buffer1_1_96_4x4_p_V_656 = load i8* %buffer1_1_96_4x4_p_V_569, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_656"/></StgValue>
</operation>

<operation id="1924" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1770" bw="8" op_0_bw="6">
<![CDATA[
.preheader48:200  %buffer1_1_96_4x4_p_V_657 = load i8* %buffer1_1_96_4x4_p_V_568, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_657"/></StgValue>
</operation>

<operation id="1925" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1771" bw="8" op_0_bw="6">
<![CDATA[
.preheader48:201  %buffer1_1_96_4x4_p_V_658 = load i8* %buffer1_1_96_4x4_p_V_482, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_658"/></StgValue>
</operation>

<operation id="1926" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1772" bw="8" op_0_bw="6">
<![CDATA[
.preheader48:202  %buffer1_1_96_4x4_p_V_659 = load i8* %buffer1_1_96_4x4_p_V_489, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_659"/></StgValue>
</operation>

<operation id="1927" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1773" bw="8" op_0_bw="6">
<![CDATA[
.preheader48:203  %buffer1_1_96_4x4_p_V_660 = load i8* %buffer1_1_96_4x4_p_V_491, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_660"/></StgValue>
</operation>

<operation id="1928" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1774" bw="8" op_0_bw="6">
<![CDATA[
.preheader48:204  %buffer1_1_96_4x4_p_V_661 = load i8* %buffer1_1_96_4x4_p_V_483, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_661"/></StgValue>
</operation>

<operation id="1929" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1775" bw="8" op_0_bw="6">
<![CDATA[
.preheader48:205  %buffer1_1_96_4x4_p_V_662 = load i8* %buffer1_1_96_4x4_p_V_488, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_662"/></StgValue>
</operation>

<operation id="1930" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1776" bw="8" op_0_bw="6">
<![CDATA[
.preheader48:206  %buffer1_1_96_4x4_p_V_663 = load i8* %buffer1_1_96_4x4_p_V_484, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_663"/></StgValue>
</operation>

<operation id="1931" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1777" bw="8" op_0_bw="6">
<![CDATA[
.preheader48:207  %buffer1_1_96_4x4_p_V_664 = load i8* %buffer1_1_96_4x4_p_V_486, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_664"/></StgValue>
</operation>

<operation id="1932" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1778" bw="8" op_0_bw="6">
<![CDATA[
.preheader48:208  %buffer1_1_96_4x4_p_V_665 = load i8* %buffer1_1_96_4x4_p_V_481, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_665"/></StgValue>
</operation>

<operation id="1933" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1779" bw="8" op_0_bw="6">
<![CDATA[
.preheader48:209  %buffer1_1_96_4x4_p_V_666 = load i8* %buffer1_1_96_4x4_p_V_487, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_666"/></StgValue>
</operation>

<operation id="1934" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1780" bw="8" op_0_bw="6">
<![CDATA[
.preheader48:210  %buffer1_1_96_4x4_p_V_667 = load i8* %buffer1_1_96_4x4_p_V_490, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_667"/></StgValue>
</operation>

<operation id="1935" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1781" bw="8" op_0_bw="6">
<![CDATA[
.preheader48:211  %buffer1_1_96_4x4_p_V_668 = load i8* %buffer1_1_96_4x4_p_V_480, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_668"/></StgValue>
</operation>

<operation id="1936" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1782" bw="8" op_0_bw="6">
<![CDATA[
.preheader48:212  %buffer1_1_96_4x4_p_V_669 = load i8* %buffer1_1_96_4x4_p_V_567, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_669"/></StgValue>
</operation>

<operation id="1937" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1783" bw="8" op_0_bw="6">
<![CDATA[
.preheader48:213  %buffer1_1_96_4x4_p_V_670 = load i8* %buffer1_1_96_4x4_p_V_479, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_670"/></StgValue>
</operation>

<operation id="1938" st_id="27" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1784" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="8" op_30_bw="8" op_31_bw="8" op_32_bw="8" op_33_bw="8" op_34_bw="8" op_35_bw="8" op_36_bw="8" op_37_bw="8" op_38_bw="8" op_39_bw="8" op_40_bw="8" op_41_bw="8" op_42_bw="8" op_43_bw="8" op_44_bw="8" op_45_bw="8" op_46_bw="8" op_47_bw="8" op_48_bw="8" op_49_bw="8" op_50_bw="8" op_51_bw="8" op_52_bw="8" op_53_bw="8" op_54_bw="8" op_55_bw="8" op_56_bw="8" op_57_bw="8" op_58_bw="8" op_59_bw="8" op_60_bw="8" op_61_bw="8" op_62_bw="8" op_63_bw="8" op_64_bw="8" op_65_bw="8" op_66_bw="8" op_67_bw="8" op_68_bw="8" op_69_bw="8" op_70_bw="8" op_71_bw="8" op_72_bw="8" op_73_bw="8" op_74_bw="8" op_75_bw="8" op_76_bw="8" op_77_bw="8" op_78_bw="8" op_79_bw="8" op_80_bw="8" op_81_bw="8" op_82_bw="8" op_83_bw="8" op_84_bw="8" op_85_bw="8" op_86_bw="8" op_87_bw="8" op_88_bw="8" op_89_bw="8" op_90_bw="8" op_91_bw="8" op_92_bw="8" op_93_bw="8" op_94_bw="8" op_95_bw="8" op_96_bw="8" op_97_bw="7">
<![CDATA[
.preheader48:214  %tmp_30 = call i8 @_ssdm_op_Mux.ap_auto.96i8.i7(i8 %buffer1_1_96_4x4_p_V_575, i8 %buffer1_1_96_4x4_p_V_576, i8 %buffer1_1_96_4x4_p_V_577, i8 %buffer1_1_96_4x4_p_V_578, i8 %buffer1_1_96_4x4_p_V_579, i8 %buffer1_1_96_4x4_p_V_580, i8 %buffer1_1_96_4x4_p_V_581, i8 %buffer1_1_96_4x4_p_V_582, i8 %buffer1_1_96_4x4_p_V_583, i8 %buffer1_1_96_4x4_p_V_584, i8 %buffer1_1_96_4x4_p_V_585, i8 %buffer1_1_96_4x4_p_V_586, i8 %buffer1_1_96_4x4_p_V_587, i8 %buffer1_1_96_4x4_p_V_588, i8 %buffer1_1_96_4x4_p_V_589, i8 %buffer1_1_96_4x4_p_V_590, i8 %buffer1_1_96_4x4_p_V_591, i8 %buffer1_1_96_4x4_p_V_592, i8 %buffer1_1_96_4x4_p_V_593, i8 %buffer1_1_96_4x4_p_V_594, i8 %buffer1_1_96_4x4_p_V_595, i8 %buffer1_1_96_4x4_p_V_596, i8 %buffer1_1_96_4x4_p_V_597, i8 %buffer1_1_96_4x4_p_V_598, i8 %buffer1_1_96_4x4_p_V_599, i8 %buffer1_1_96_4x4_p_V_600, i8 %buffer1_1_96_4x4_p_V_601, i8 %buffer1_1_96_4x4_p_V_602, i8 %buffer1_1_96_4x4_p_V_603, i8 %buffer1_1_96_4x4_p_V_604, i8 %buffer1_1_96_4x4_p_V_605, i8 %buffer1_1_96_4x4_p_V_606, i8 %buffer1_1_96_4x4_p_V_607, i8 %buffer1_1_96_4x4_p_V_608, i8 %buffer1_1_96_4x4_p_V_609, i8 %buffer1_1_96_4x4_p_V_610, i8 %buffer1_1_96_4x4_p_V_611, i8 %buffer1_1_96_4x4_p_V_612, i8 %buffer1_1_96_4x4_p_V_613, i8 %buffer1_1_96_4x4_p_V_614, i8 %buffer1_1_96_4x4_p_V_615, i8 %buffer1_1_96_4x4_p_V_616, i8 %buffer1_1_96_4x4_p_V_617, i8 %buffer1_1_96_4x4_p_V_618, i8 %buffer1_1_96_4x4_p_V_619, i8 %buffer1_1_96_4x4_p_V_620, i8 %buffer1_1_96_4x4_p_V_621, i8 %buffer1_1_96_4x4_p_V_622, i8 %buffer1_1_96_4x4_p_V_623, i8 %buffer1_1_96_4x4_p_V_624, i8 %buffer1_1_96_4x4_p_V_625, i8 %buffer1_1_96_4x4_p_V_626, i8 %buffer1_1_96_4x4_p_V_627, i8 %buffer1_1_96_4x4_p_V_628, i8 %buffer1_1_96_4x4_p_V_629, i8 %buffer1_1_96_4x4_p_V_630, i8 %buffer1_1_96_4x4_p_V_631, i8 %buffer1_1_96_4x4_p_V_632, i8 %buffer1_1_96_4x4_p_V_633, i8 %buffer1_1_96_4x4_p_V_634, i8 %buffer1_1_96_4x4_p_V_635, i8 %buffer1_1_96_4x4_p_V_636, i8 %buffer1_1_96_4x4_p_V_637, i8 %buffer1_1_96_4x4_p_V_638, i8 %buffer1_1_96_4x4_p_V_639, i8 %buffer1_1_96_4x4_p_V_640, i8 %buffer1_1_96_4x4_p_V_641, i8 %buffer1_1_96_4x4_p_V_642, i8 %buffer1_1_96_4x4_p_V_643, i8 %buffer1_1_96_4x4_p_V_644, i8 %buffer1_1_96_4x4_p_V_645, i8 %buffer1_1_96_4x4_p_V_646, i8 %buffer1_1_96_4x4_p_V_647, i8 %buffer1_1_96_4x4_p_V_648, i8 %buffer1_1_96_4x4_p_V_649, i8 %buffer1_1_96_4x4_p_V_650, i8 %buffer1_1_96_4x4_p_V_651, i8 %buffer1_1_96_4x4_p_V_652, i8 %buffer1_1_96_4x4_p_V_653, i8 %buffer1_1_96_4x4_p_V_654, i8 %buffer1_1_96_4x4_p_V_655, i8 %buffer1_1_96_4x4_p_V_656, i8 %buffer1_1_96_4x4_p_V_657, i8 %buffer1_1_96_4x4_p_V_658, i8 %buffer1_1_96_4x4_p_V_659, i8 %buffer1_1_96_4x4_p_V_660, i8 %buffer1_1_96_4x4_p_V_661, i8 %buffer1_1_96_4x4_p_V_662, i8 %buffer1_1_96_4x4_p_V_663, i8 %buffer1_1_96_4x4_p_V_664, i8 %buffer1_1_96_4x4_p_V_665, i8 %buffer1_1_96_4x4_p_V_666, i8 %buffer1_1_96_4x4_p_V_667, i8 %buffer1_1_96_4x4_p_V_668, i8 %buffer1_1_96_4x4_p_V_669, i8 %buffer1_1_96_4x4_p_V_670, i7 %co8_mid2)

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="1939" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1785" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader48:215  %tmp_271 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %tmp_30, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_271"/></StgValue>
</operation>

<operation id="1940" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1786" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader48:216  br i1 %tmp_271, label %6, label %._crit_edge59

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1941" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1083">
<or_exp><and_exp><literal name="tmp_271" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1788" bw="0" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0" op_4_bw="7" op_5_bw="0" op_6_bw="7" op_7_bw="0" op_8_bw="7" op_9_bw="0" op_10_bw="7" op_11_bw="0" op_12_bw="7" op_13_bw="0" op_14_bw="7" op_15_bw="0" op_16_bw="7" op_17_bw="0" op_18_bw="7" op_19_bw="0" op_20_bw="7" op_21_bw="0" op_22_bw="7" op_23_bw="0" op_24_bw="7" op_25_bw="0" op_26_bw="7" op_27_bw="0" op_28_bw="7" op_29_bw="0" op_30_bw="7" op_31_bw="0" op_32_bw="7" op_33_bw="0" op_34_bw="7" op_35_bw="0" op_36_bw="7" op_37_bw="0" op_38_bw="7" op_39_bw="0" op_40_bw="7" op_41_bw="0" op_42_bw="7" op_43_bw="0" op_44_bw="7" op_45_bw="0" op_46_bw="7" op_47_bw="0" op_48_bw="7" op_49_bw="0" op_50_bw="7" op_51_bw="0" op_52_bw="7" op_53_bw="0" op_54_bw="7" op_55_bw="0" op_56_bw="7" op_57_bw="0" op_58_bw="7" op_59_bw="0" op_60_bw="7" op_61_bw="0" op_62_bw="7" op_63_bw="0" op_64_bw="7" op_65_bw="0" op_66_bw="7" op_67_bw="0" op_68_bw="7" op_69_bw="0" op_70_bw="7" op_71_bw="0" op_72_bw="7" op_73_bw="0" op_74_bw="7" op_75_bw="0" op_76_bw="7" op_77_bw="0" op_78_bw="7" op_79_bw="0" op_80_bw="7" op_81_bw="0" op_82_bw="7" op_83_bw="0" op_84_bw="7" op_85_bw="0" op_86_bw="7" op_87_bw="0" op_88_bw="7" op_89_bw="0" op_90_bw="7" op_91_bw="0" op_92_bw="7" op_93_bw="0" op_94_bw="7" op_95_bw="0" op_96_bw="7" op_97_bw="0" op_98_bw="7" op_99_bw="0" op_100_bw="7" op_101_bw="0" op_102_bw="7" op_103_bw="0" op_104_bw="7" op_105_bw="0" op_106_bw="7" op_107_bw="0" op_108_bw="7" op_109_bw="0" op_110_bw="7" op_111_bw="0" op_112_bw="7" op_113_bw="0" op_114_bw="7" op_115_bw="0" op_116_bw="7" op_117_bw="0" op_118_bw="7" op_119_bw="0" op_120_bw="7" op_121_bw="0" op_122_bw="7" op_123_bw="0" op_124_bw="7" op_125_bw="0" op_126_bw="7" op_127_bw="0" op_128_bw="7" op_129_bw="0" op_130_bw="7" op_131_bw="0" op_132_bw="7" op_133_bw="0" op_134_bw="7" op_135_bw="0" op_136_bw="7" op_137_bw="0" op_138_bw="7" op_139_bw="0" op_140_bw="7" op_141_bw="0" op_142_bw="7" op_143_bw="0" op_144_bw="7" op_145_bw="0" op_146_bw="7" op_147_bw="0" op_148_bw="7" op_149_bw="0" op_150_bw="7" op_151_bw="0" op_152_bw="7" op_153_bw="0" op_154_bw="7" op_155_bw="0" op_156_bw="7" op_157_bw="0" op_158_bw="7" op_159_bw="0" op_160_bw="7" op_161_bw="0" op_162_bw="7" op_163_bw="0" op_164_bw="7" op_165_bw="0" op_166_bw="7" op_167_bw="0" op_168_bw="7" op_169_bw="0" op_170_bw="7" op_171_bw="0" op_172_bw="7" op_173_bw="0" op_174_bw="7" op_175_bw="0" op_176_bw="7" op_177_bw="0" op_178_bw="7" op_179_bw="0" op_180_bw="7" op_181_bw="0" op_182_bw="7" op_183_bw="0" op_184_bw="7" op_185_bw="0" op_186_bw="7" op_187_bw="0" op_188_bw="7" op_189_bw="0" op_190_bw="7" op_191_bw="0">
<![CDATA[
:0  switch i7 %co8_mid2, label %branch95 [
    i7 0, label %branch0
    i7 1, label %branch1
    i7 2, label %branch2
    i7 3, label %branch3
    i7 4, label %branch4
    i7 5, label %branch5
    i7 6, label %branch6
    i7 7, label %branch7
    i7 8, label %branch8
    i7 9, label %branch9
    i7 10, label %branch10
    i7 11, label %branch11
    i7 12, label %branch12
    i7 13, label %branch13
    i7 14, label %branch14
    i7 15, label %branch15
    i7 16, label %branch16
    i7 17, label %branch17
    i7 18, label %branch18
    i7 19, label %branch19
    i7 20, label %branch20
    i7 21, label %branch21
    i7 22, label %branch22
    i7 23, label %branch23
    i7 24, label %branch24
    i7 25, label %branch25
    i7 26, label %branch26
    i7 27, label %branch27
    i7 28, label %branch28
    i7 29, label %branch29
    i7 30, label %branch30
    i7 31, label %branch31
    i7 32, label %branch32
    i7 33, label %branch33
    i7 34, label %branch34
    i7 35, label %branch35
    i7 36, label %branch36
    i7 37, label %branch37
    i7 38, label %branch38
    i7 39, label %branch39
    i7 40, label %branch40
    i7 41, label %branch41
    i7 42, label %branch42
    i7 43, label %branch43
    i7 44, label %branch44
    i7 45, label %branch45
    i7 46, label %branch46
    i7 47, label %branch47
    i7 48, label %branch48
    i7 49, label %branch49
    i7 50, label %branch50
    i7 51, label %branch51
    i7 52, label %branch52
    i7 53, label %branch53
    i7 54, label %branch54
    i7 55, label %branch55
    i7 56, label %branch56
    i7 57, label %branch57
    i7 58, label %branch58
    i7 59, label %branch59
    i7 60, label %branch60
    i7 61, label %branch61
    i7 62, label %branch62
    i7 63, label %branch63
    i7 -64, label %branch64
    i7 -63, label %branch65
    i7 -62, label %branch66
    i7 -61, label %branch67
    i7 -60, label %branch68
    i7 -59, label %branch69
    i7 -58, label %branch70
    i7 -57, label %branch71
    i7 -56, label %branch72
    i7 -55, label %branch73
    i7 -54, label %branch74
    i7 -53, label %branch75
    i7 -52, label %branch76
    i7 -51, label %branch77
    i7 -50, label %branch78
    i7 -49, label %branch79
    i7 -48, label %branch80
    i7 -47, label %branch81
    i7 -46, label %branch82
    i7 -45, label %branch83
    i7 -44, label %branch84
    i7 -43, label %branch85
    i7 -42, label %branch86
    i7 -41, label %branch87
    i7 -40, label %branch88
    i7 -39, label %branch89
    i7 -38, label %branch90
    i7 -37, label %branch91
    i7 -36, label %branch92
    i7 -35, label %branch93
    i7 -34, label %branch94
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1942" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1086">
<or_exp><and_exp><literal name="tmp_271" val="1"/>
<literal name="co8_mid2" val="94"/>
</and_exp></or_exp>
</condition>

<Node id="1790" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
branch94:0  store i8 0, i8* %buffer1_1_96_4x4_p_V_567, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1943" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1086">
<or_exp><and_exp><literal name="tmp_271" val="1"/>
<literal name="co8_mid2" val="94"/>
</and_exp></or_exp>
</condition>

<Node id="1791" bw="0" op_0_bw="0">
<![CDATA[
branch94:1  br label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1944" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1088">
<or_exp><and_exp><literal name="tmp_271" val="1"/>
<literal name="co8_mid2" val="93"/>
</and_exp></or_exp>
</condition>

<Node id="1793" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
branch93:0  store i8 0, i8* %buffer1_1_96_4x4_p_V_480, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1945" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1088">
<or_exp><and_exp><literal name="tmp_271" val="1"/>
<literal name="co8_mid2" val="93"/>
</and_exp></or_exp>
</condition>

<Node id="1794" bw="0" op_0_bw="0">
<![CDATA[
branch93:1  br label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1946" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1090">
<or_exp><and_exp><literal name="tmp_271" val="1"/>
<literal name="co8_mid2" val="92"/>
</and_exp></or_exp>
</condition>

<Node id="1796" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
branch92:0  store i8 0, i8* %buffer1_1_96_4x4_p_V_490, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1947" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1090">
<or_exp><and_exp><literal name="tmp_271" val="1"/>
<literal name="co8_mid2" val="92"/>
</and_exp></or_exp>
</condition>

<Node id="1797" bw="0" op_0_bw="0">
<![CDATA[
branch92:1  br label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1948" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1092">
<or_exp><and_exp><literal name="tmp_271" val="1"/>
<literal name="co8_mid2" val="91"/>
</and_exp></or_exp>
</condition>

<Node id="1799" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
branch91:0  store i8 0, i8* %buffer1_1_96_4x4_p_V_487, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1949" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1092">
<or_exp><and_exp><literal name="tmp_271" val="1"/>
<literal name="co8_mid2" val="91"/>
</and_exp></or_exp>
</condition>

<Node id="1800" bw="0" op_0_bw="0">
<![CDATA[
branch91:1  br label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1950" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1094">
<or_exp><and_exp><literal name="tmp_271" val="1"/>
<literal name="co8_mid2" val="90"/>
</and_exp></or_exp>
</condition>

<Node id="1802" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
branch90:0  store i8 0, i8* %buffer1_1_96_4x4_p_V_481, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1951" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1094">
<or_exp><and_exp><literal name="tmp_271" val="1"/>
<literal name="co8_mid2" val="90"/>
</and_exp></or_exp>
</condition>

<Node id="1803" bw="0" op_0_bw="0">
<![CDATA[
branch90:1  br label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1952" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1096">
<or_exp><and_exp><literal name="tmp_271" val="1"/>
<literal name="co8_mid2" val="89"/>
</and_exp></or_exp>
</condition>

<Node id="1805" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
branch89:0  store i8 0, i8* %buffer1_1_96_4x4_p_V_486, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1953" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1096">
<or_exp><and_exp><literal name="tmp_271" val="1"/>
<literal name="co8_mid2" val="89"/>
</and_exp></or_exp>
</condition>

<Node id="1806" bw="0" op_0_bw="0">
<![CDATA[
branch89:1  br label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1954" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1098">
<or_exp><and_exp><literal name="tmp_271" val="1"/>
<literal name="co8_mid2" val="88"/>
</and_exp></or_exp>
</condition>

<Node id="1808" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
branch88:0  store i8 0, i8* %buffer1_1_96_4x4_p_V_484, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1955" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1098">
<or_exp><and_exp><literal name="tmp_271" val="1"/>
<literal name="co8_mid2" val="88"/>
</and_exp></or_exp>
</condition>

<Node id="1809" bw="0" op_0_bw="0">
<![CDATA[
branch88:1  br label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1956" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1100">
<or_exp><and_exp><literal name="tmp_271" val="1"/>
<literal name="co8_mid2" val="87"/>
</and_exp></or_exp>
</condition>

<Node id="1811" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
branch87:0  store i8 0, i8* %buffer1_1_96_4x4_p_V_488, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1957" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1100">
<or_exp><and_exp><literal name="tmp_271" val="1"/>
<literal name="co8_mid2" val="87"/>
</and_exp></or_exp>
</condition>

<Node id="1812" bw="0" op_0_bw="0">
<![CDATA[
branch87:1  br label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1958" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1102">
<or_exp><and_exp><literal name="tmp_271" val="1"/>
<literal name="co8_mid2" val="86"/>
</and_exp></or_exp>
</condition>

<Node id="1814" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
branch86:0  store i8 0, i8* %buffer1_1_96_4x4_p_V_483, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1959" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1102">
<or_exp><and_exp><literal name="tmp_271" val="1"/>
<literal name="co8_mid2" val="86"/>
</and_exp></or_exp>
</condition>

<Node id="1815" bw="0" op_0_bw="0">
<![CDATA[
branch86:1  br label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1960" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1104">
<or_exp><and_exp><literal name="tmp_271" val="1"/>
<literal name="co8_mid2" val="85"/>
</and_exp></or_exp>
</condition>

<Node id="1817" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
branch85:0  store i8 0, i8* %buffer1_1_96_4x4_p_V_491, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1961" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1104">
<or_exp><and_exp><literal name="tmp_271" val="1"/>
<literal name="co8_mid2" val="85"/>
</and_exp></or_exp>
</condition>

<Node id="1818" bw="0" op_0_bw="0">
<![CDATA[
branch85:1  br label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1962" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1106">
<or_exp><and_exp><literal name="tmp_271" val="1"/>
<literal name="co8_mid2" val="84"/>
</and_exp></or_exp>
</condition>

<Node id="1820" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
branch84:0  store i8 0, i8* %buffer1_1_96_4x4_p_V_489, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1963" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1106">
<or_exp><and_exp><literal name="tmp_271" val="1"/>
<literal name="co8_mid2" val="84"/>
</and_exp></or_exp>
</condition>

<Node id="1821" bw="0" op_0_bw="0">
<![CDATA[
branch84:1  br label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1964" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1108">
<or_exp><and_exp><literal name="tmp_271" val="1"/>
<literal name="co8_mid2" val="83"/>
</and_exp></or_exp>
</condition>

<Node id="1823" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
branch83:0  store i8 0, i8* %buffer1_1_96_4x4_p_V_482, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1965" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1108">
<or_exp><and_exp><literal name="tmp_271" val="1"/>
<literal name="co8_mid2" val="83"/>
</and_exp></or_exp>
</condition>

<Node id="1824" bw="0" op_0_bw="0">
<![CDATA[
branch83:1  br label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1966" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1110">
<or_exp><and_exp><literal name="tmp_271" val="1"/>
<literal name="co8_mid2" val="82"/>
</and_exp></or_exp>
</condition>

<Node id="1826" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
branch82:0  store i8 0, i8* %buffer1_1_96_4x4_p_V_568, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1967" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1110">
<or_exp><and_exp><literal name="tmp_271" val="1"/>
<literal name="co8_mid2" val="82"/>
</and_exp></or_exp>
</condition>

<Node id="1827" bw="0" op_0_bw="0">
<![CDATA[
branch82:1  br label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1968" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1112">
<or_exp><and_exp><literal name="tmp_271" val="1"/>
<literal name="co8_mid2" val="81"/>
</and_exp></or_exp>
</condition>

<Node id="1829" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
branch81:0  store i8 0, i8* %buffer1_1_96_4x4_p_V_569, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1969" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1112">
<or_exp><and_exp><literal name="tmp_271" val="1"/>
<literal name="co8_mid2" val="81"/>
</and_exp></or_exp>
</condition>

<Node id="1830" bw="0" op_0_bw="0">
<![CDATA[
branch81:1  br label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1970" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1114">
<or_exp><and_exp><literal name="tmp_271" val="1"/>
<literal name="co8_mid2" val="80"/>
</and_exp></or_exp>
</condition>

<Node id="1832" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
branch80:0  store i8 0, i8* %buffer1_1_96_4x4_p_V_573, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1971" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1114">
<or_exp><and_exp><literal name="tmp_271" val="1"/>
<literal name="co8_mid2" val="80"/>
</and_exp></or_exp>
</condition>

<Node id="1833" bw="0" op_0_bw="0">
<![CDATA[
branch80:1  br label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1972" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1116">
<or_exp><and_exp><literal name="tmp_271" val="1"/>
<literal name="co8_mid2" val="79"/>
</and_exp></or_exp>
</condition>

<Node id="1835" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
branch79:0  store i8 0, i8* %buffer1_1_96_4x4_p_V_574, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1973" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1116">
<or_exp><and_exp><literal name="tmp_271" val="1"/>
<literal name="co8_mid2" val="79"/>
</and_exp></or_exp>
</condition>

<Node id="1836" bw="0" op_0_bw="0">
<![CDATA[
branch79:1  br label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1974" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1118">
<or_exp><and_exp><literal name="tmp_271" val="1"/>
<literal name="co8_mid2" val="78"/>
</and_exp></or_exp>
</condition>

<Node id="1838" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
branch78:0  store i8 0, i8* %buffer1_1_96_4x4_p_V_552, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1975" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1118">
<or_exp><and_exp><literal name="tmp_271" val="1"/>
<literal name="co8_mid2" val="78"/>
</and_exp></or_exp>
</condition>

<Node id="1839" bw="0" op_0_bw="0">
<![CDATA[
branch78:1  br label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1976" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1120">
<or_exp><and_exp><literal name="tmp_271" val="1"/>
<literal name="co8_mid2" val="77"/>
</and_exp></or_exp>
</condition>

<Node id="1841" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
branch77:0  store i8 0, i8* %buffer1_1_96_4x4_p_V_549, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1977" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1120">
<or_exp><and_exp><literal name="tmp_271" val="1"/>
<literal name="co8_mid2" val="77"/>
</and_exp></or_exp>
</condition>

<Node id="1842" bw="0" op_0_bw="0">
<![CDATA[
branch77:1  br label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1978" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1122">
<or_exp><and_exp><literal name="tmp_271" val="1"/>
<literal name="co8_mid2" val="76"/>
</and_exp></or_exp>
</condition>

<Node id="1844" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
branch76:0  store i8 0, i8* %buffer1_1_96_4x4_p_V_551, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1979" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1122">
<or_exp><and_exp><literal name="tmp_271" val="1"/>
<literal name="co8_mid2" val="76"/>
</and_exp></or_exp>
</condition>

<Node id="1845" bw="0" op_0_bw="0">
<![CDATA[
branch76:1  br label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1980" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1124">
<or_exp><and_exp><literal name="tmp_271" val="1"/>
<literal name="co8_mid2" val="75"/>
</and_exp></or_exp>
</condition>

<Node id="1847" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
branch75:0  store i8 0, i8* %buffer1_1_96_4x4_p_V_550, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1981" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1124">
<or_exp><and_exp><literal name="tmp_271" val="1"/>
<literal name="co8_mid2" val="75"/>
</and_exp></or_exp>
</condition>

<Node id="1848" bw="0" op_0_bw="0">
<![CDATA[
branch75:1  br label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1982" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1126">
<or_exp><and_exp><literal name="tmp_271" val="1"/>
<literal name="co8_mid2" val="74"/>
</and_exp></or_exp>
</condition>

<Node id="1850" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
branch74:0  store i8 0, i8* %buffer1_1_96_4x4_p_V_554, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1983" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1126">
<or_exp><and_exp><literal name="tmp_271" val="1"/>
<literal name="co8_mid2" val="74"/>
</and_exp></or_exp>
</condition>

<Node id="1851" bw="0" op_0_bw="0">
<![CDATA[
branch74:1  br label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1984" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1128">
<or_exp><and_exp><literal name="tmp_271" val="1"/>
<literal name="co8_mid2" val="73"/>
</and_exp></or_exp>
</condition>

<Node id="1853" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
branch73:0  store i8 0, i8* %buffer1_1_96_4x4_p_V_553, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1985" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1128">
<or_exp><and_exp><literal name="tmp_271" val="1"/>
<literal name="co8_mid2" val="73"/>
</and_exp></or_exp>
</condition>

<Node id="1854" bw="0" op_0_bw="0">
<![CDATA[
branch73:1  br label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1986" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1130">
<or_exp><and_exp><literal name="tmp_271" val="1"/>
<literal name="co8_mid2" val="72"/>
</and_exp></or_exp>
</condition>

<Node id="1856" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
branch72:0  store i8 0, i8* %buffer1_1_96_4x4_p_V_556, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1987" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1130">
<or_exp><and_exp><literal name="tmp_271" val="1"/>
<literal name="co8_mid2" val="72"/>
</and_exp></or_exp>
</condition>

<Node id="1857" bw="0" op_0_bw="0">
<![CDATA[
branch72:1  br label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1988" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1132">
<or_exp><and_exp><literal name="tmp_271" val="1"/>
<literal name="co8_mid2" val="71"/>
</and_exp></or_exp>
</condition>

<Node id="1859" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
branch71:0  store i8 0, i8* %buffer1_1_96_4x4_p_V_555, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1989" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1132">
<or_exp><and_exp><literal name="tmp_271" val="1"/>
<literal name="co8_mid2" val="71"/>
</and_exp></or_exp>
</condition>

<Node id="1860" bw="0" op_0_bw="0">
<![CDATA[
branch71:1  br label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1990" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1134">
<or_exp><and_exp><literal name="tmp_271" val="1"/>
<literal name="co8_mid2" val="70"/>
</and_exp></or_exp>
</condition>

<Node id="1862" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
branch70:0  store i8 0, i8* %buffer1_1_96_4x4_p_V_546, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1991" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1134">
<or_exp><and_exp><literal name="tmp_271" val="1"/>
<literal name="co8_mid2" val="70"/>
</and_exp></or_exp>
</condition>

<Node id="1863" bw="0" op_0_bw="0">
<![CDATA[
branch70:1  br label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1992" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1136">
<or_exp><and_exp><literal name="tmp_271" val="1"/>
<literal name="co8_mid2" val="69"/>
</and_exp></or_exp>
</condition>

<Node id="1865" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
branch69:0  store i8 0, i8* %buffer1_1_96_4x4_p_V_545, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1993" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1136">
<or_exp><and_exp><literal name="tmp_271" val="1"/>
<literal name="co8_mid2" val="69"/>
</and_exp></or_exp>
</condition>

<Node id="1866" bw="0" op_0_bw="0">
<![CDATA[
branch69:1  br label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1994" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1138">
<or_exp><and_exp><literal name="tmp_271" val="1"/>
<literal name="co8_mid2" val="68"/>
</and_exp></or_exp>
</condition>

<Node id="1868" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
branch68:0  store i8 0, i8* %buffer1_1_96_4x4_p_V_548, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1995" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1138">
<or_exp><and_exp><literal name="tmp_271" val="1"/>
<literal name="co8_mid2" val="68"/>
</and_exp></or_exp>
</condition>

<Node id="1869" bw="0" op_0_bw="0">
<![CDATA[
branch68:1  br label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1996" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1140">
<or_exp><and_exp><literal name="tmp_271" val="1"/>
<literal name="co8_mid2" val="67"/>
</and_exp></or_exp>
</condition>

<Node id="1871" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
branch67:0  store i8 0, i8* %buffer1_1_96_4x4_p_V_561, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1997" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1140">
<or_exp><and_exp><literal name="tmp_271" val="1"/>
<literal name="co8_mid2" val="67"/>
</and_exp></or_exp>
</condition>

<Node id="1872" bw="0" op_0_bw="0">
<![CDATA[
branch67:1  br label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1998" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1142">
<or_exp><and_exp><literal name="tmp_271" val="1"/>
<literal name="co8_mid2" val="66"/>
</and_exp></or_exp>
</condition>

<Node id="1874" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
branch66:0  store i8 0, i8* %buffer1_1_96_4x4_p_V_564, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1999" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1142">
<or_exp><and_exp><literal name="tmp_271" val="1"/>
<literal name="co8_mid2" val="66"/>
</and_exp></or_exp>
</condition>

<Node id="1875" bw="0" op_0_bw="0">
<![CDATA[
branch66:1  br label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2000" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1144">
<or_exp><and_exp><literal name="tmp_271" val="1"/>
<literal name="co8_mid2" val="65"/>
</and_exp></or_exp>
</condition>

<Node id="1877" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
branch65:0  store i8 0, i8* %buffer1_1_96_4x4_p_V_563, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2001" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1144">
<or_exp><and_exp><literal name="tmp_271" val="1"/>
<literal name="co8_mid2" val="65"/>
</and_exp></or_exp>
</condition>

<Node id="1878" bw="0" op_0_bw="0">
<![CDATA[
branch65:1  br label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2002" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1146">
<or_exp><and_exp><literal name="tmp_271" val="1"/>
<literal name="co8_mid2" val="64"/>
</and_exp></or_exp>
</condition>

<Node id="1880" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
branch64:0  store i8 0, i8* %buffer1_1_96_4x4_p_V_562, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2003" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1146">
<or_exp><and_exp><literal name="tmp_271" val="1"/>
<literal name="co8_mid2" val="64"/>
</and_exp></or_exp>
</condition>

<Node id="1881" bw="0" op_0_bw="0">
<![CDATA[
branch64:1  br label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2004" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1148">
<or_exp><and_exp><literal name="tmp_271" val="1"/>
<literal name="co8_mid2" val="63"/>
</and_exp></or_exp>
</condition>

<Node id="1883" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
branch63:0  store i8 0, i8* %buffer1_1_96_4x4_p_V_572, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2005" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1148">
<or_exp><and_exp><literal name="tmp_271" val="1"/>
<literal name="co8_mid2" val="63"/>
</and_exp></or_exp>
</condition>

<Node id="1884" bw="0" op_0_bw="0">
<![CDATA[
branch63:1  br label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2006" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1150">
<or_exp><and_exp><literal name="tmp_271" val="1"/>
<literal name="co8_mid2" val="62"/>
</and_exp></or_exp>
</condition>

<Node id="1886" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
branch62:0  store i8 0, i8* %buffer1_1_96_4x4_p_V_566, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2007" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1150">
<or_exp><and_exp><literal name="tmp_271" val="1"/>
<literal name="co8_mid2" val="62"/>
</and_exp></or_exp>
</condition>

<Node id="1887" bw="0" op_0_bw="0">
<![CDATA[
branch62:1  br label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2008" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1152">
<or_exp><and_exp><literal name="tmp_271" val="1"/>
<literal name="co8_mid2" val="61"/>
</and_exp></or_exp>
</condition>

<Node id="1889" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
branch61:0  store i8 0, i8* %buffer1_1_96_4x4_p_V_565, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2009" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1152">
<or_exp><and_exp><literal name="tmp_271" val="1"/>
<literal name="co8_mid2" val="61"/>
</and_exp></or_exp>
</condition>

<Node id="1890" bw="0" op_0_bw="0">
<![CDATA[
branch61:1  br label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2010" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1154">
<or_exp><and_exp><literal name="tmp_271" val="1"/>
<literal name="co8_mid2" val="60"/>
</and_exp></or_exp>
</condition>

<Node id="1892" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
branch60:0  store i8 0, i8* %buffer1_1_96_4x4_p_V_571, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2011" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1154">
<or_exp><and_exp><literal name="tmp_271" val="1"/>
<literal name="co8_mid2" val="60"/>
</and_exp></or_exp>
</condition>

<Node id="1893" bw="0" op_0_bw="0">
<![CDATA[
branch60:1  br label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2012" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1156">
<or_exp><and_exp><literal name="tmp_271" val="1"/>
<literal name="co8_mid2" val="59"/>
</and_exp></or_exp>
</condition>

<Node id="1895" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
branch59:0  store i8 0, i8* %buffer1_1_96_4x4_p_V_541, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2013" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1156">
<or_exp><and_exp><literal name="tmp_271" val="1"/>
<literal name="co8_mid2" val="59"/>
</and_exp></or_exp>
</condition>

<Node id="1896" bw="0" op_0_bw="0">
<![CDATA[
branch59:1  br label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2014" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1158">
<or_exp><and_exp><literal name="tmp_271" val="1"/>
<literal name="co8_mid2" val="58"/>
</and_exp></or_exp>
</condition>

<Node id="1898" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
branch58:0  store i8 0, i8* %buffer1_1_96_4x4_p_V_538, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2015" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1158">
<or_exp><and_exp><literal name="tmp_271" val="1"/>
<literal name="co8_mid2" val="58"/>
</and_exp></or_exp>
</condition>

<Node id="1899" bw="0" op_0_bw="0">
<![CDATA[
branch58:1  br label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2016" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1160">
<or_exp><and_exp><literal name="tmp_271" val="1"/>
<literal name="co8_mid2" val="57"/>
</and_exp></or_exp>
</condition>

<Node id="1901" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
branch57:0  store i8 0, i8* %buffer1_1_96_4x4_p_V_537, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2017" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1160">
<or_exp><and_exp><literal name="tmp_271" val="1"/>
<literal name="co8_mid2" val="57"/>
</and_exp></or_exp>
</condition>

<Node id="1902" bw="0" op_0_bw="0">
<![CDATA[
branch57:1  br label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2018" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1162">
<or_exp><and_exp><literal name="tmp_271" val="1"/>
<literal name="co8_mid2" val="56"/>
</and_exp></or_exp>
</condition>

<Node id="1904" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
branch56:0  store i8 0, i8* %buffer1_1_96_4x4_p_V_540, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2019" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1162">
<or_exp><and_exp><literal name="tmp_271" val="1"/>
<literal name="co8_mid2" val="56"/>
</and_exp></or_exp>
</condition>

<Node id="1905" bw="0" op_0_bw="0">
<![CDATA[
branch56:1  br label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2020" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1164">
<or_exp><and_exp><literal name="tmp_271" val="1"/>
<literal name="co8_mid2" val="55"/>
</and_exp></or_exp>
</condition>

<Node id="1907" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
branch55:0  store i8 0, i8* %buffer1_1_96_4x4_p_V_544, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2021" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1164">
<or_exp><and_exp><literal name="tmp_271" val="1"/>
<literal name="co8_mid2" val="55"/>
</and_exp></or_exp>
</condition>

<Node id="1908" bw="0" op_0_bw="0">
<![CDATA[
branch55:1  br label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2022" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1166">
<or_exp><and_exp><literal name="tmp_271" val="1"/>
<literal name="co8_mid2" val="54"/>
</and_exp></or_exp>
</condition>

<Node id="1910" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
branch54:0  store i8 0, i8* %buffer1_1_96_4x4_p_V_542, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2023" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1166">
<or_exp><and_exp><literal name="tmp_271" val="1"/>
<literal name="co8_mid2" val="54"/>
</and_exp></or_exp>
</condition>

<Node id="1911" bw="0" op_0_bw="0">
<![CDATA[
branch54:1  br label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2024" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1168">
<or_exp><and_exp><literal name="tmp_271" val="1"/>
<literal name="co8_mid2" val="53"/>
</and_exp></or_exp>
</condition>

<Node id="1913" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
branch53:0  store i8 0, i8* %buffer1_1_96_4x4_p_V_543, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2025" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1168">
<or_exp><and_exp><literal name="tmp_271" val="1"/>
<literal name="co8_mid2" val="53"/>
</and_exp></or_exp>
</condition>

<Node id="1914" bw="0" op_0_bw="0">
<![CDATA[
branch53:1  br label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2026" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1170">
<or_exp><and_exp><literal name="tmp_271" val="1"/>
<literal name="co8_mid2" val="52"/>
</and_exp></or_exp>
</condition>

<Node id="1916" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
branch52:0  store i8 0, i8* %buffer1_1_96_4x4_p_V_539, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2027" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1170">
<or_exp><and_exp><literal name="tmp_271" val="1"/>
<literal name="co8_mid2" val="52"/>
</and_exp></or_exp>
</condition>

<Node id="1917" bw="0" op_0_bw="0">
<![CDATA[
branch52:1  br label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2028" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1172">
<or_exp><and_exp><literal name="tmp_271" val="1"/>
<literal name="co8_mid2" val="51"/>
</and_exp></or_exp>
</condition>

<Node id="1919" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
branch51:0  store i8 0, i8* %buffer1_1_96_4x4_p_V_560, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2029" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1172">
<or_exp><and_exp><literal name="tmp_271" val="1"/>
<literal name="co8_mid2" val="51"/>
</and_exp></or_exp>
</condition>

<Node id="1920" bw="0" op_0_bw="0">
<![CDATA[
branch51:1  br label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2030" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1174">
<or_exp><and_exp><literal name="tmp_271" val="1"/>
<literal name="co8_mid2" val="50"/>
</and_exp></or_exp>
</condition>

<Node id="1922" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
branch50:0  store i8 0, i8* %buffer1_1_96_4x4_p_V_535, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2031" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1174">
<or_exp><and_exp><literal name="tmp_271" val="1"/>
<literal name="co8_mid2" val="50"/>
</and_exp></or_exp>
</condition>

<Node id="1923" bw="0" op_0_bw="0">
<![CDATA[
branch50:1  br label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2032" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1176">
<or_exp><and_exp><literal name="tmp_271" val="1"/>
<literal name="co8_mid2" val="49"/>
</and_exp></or_exp>
</condition>

<Node id="1925" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
branch49:0  store i8 0, i8* %buffer1_1_96_4x4_p_V_520, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2033" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1176">
<or_exp><and_exp><literal name="tmp_271" val="1"/>
<literal name="co8_mid2" val="49"/>
</and_exp></or_exp>
</condition>

<Node id="1926" bw="0" op_0_bw="0">
<![CDATA[
branch49:1  br label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2034" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1178">
<or_exp><and_exp><literal name="tmp_271" val="1"/>
<literal name="co8_mid2" val="48"/>
</and_exp></or_exp>
</condition>

<Node id="1928" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
branch48:0  store i8 0, i8* %buffer1_1_96_4x4_p_V_528, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2035" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1178">
<or_exp><and_exp><literal name="tmp_271" val="1"/>
<literal name="co8_mid2" val="48"/>
</and_exp></or_exp>
</condition>

<Node id="1929" bw="0" op_0_bw="0">
<![CDATA[
branch48:1  br label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2036" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1180">
<or_exp><and_exp><literal name="tmp_271" val="1"/>
<literal name="co8_mid2" val="47"/>
</and_exp></or_exp>
</condition>

<Node id="1931" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
branch47:0  store i8 0, i8* %buffer1_1_96_4x4_p_V_559, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2037" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1180">
<or_exp><and_exp><literal name="tmp_271" val="1"/>
<literal name="co8_mid2" val="47"/>
</and_exp></or_exp>
</condition>

<Node id="1932" bw="0" op_0_bw="0">
<![CDATA[
branch47:1  br label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2038" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1182">
<or_exp><and_exp><literal name="tmp_271" val="1"/>
<literal name="co8_mid2" val="46"/>
</and_exp></or_exp>
</condition>

<Node id="1934" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
branch46:0  store i8 0, i8* %buffer1_1_96_4x4_p_V_529, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2039" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1182">
<or_exp><and_exp><literal name="tmp_271" val="1"/>
<literal name="co8_mid2" val="46"/>
</and_exp></or_exp>
</condition>

<Node id="1935" bw="0" op_0_bw="0">
<![CDATA[
branch46:1  br label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2040" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1184">
<or_exp><and_exp><literal name="tmp_271" val="1"/>
<literal name="co8_mid2" val="45"/>
</and_exp></or_exp>
</condition>

<Node id="1937" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
branch45:0  store i8 0, i8* %buffer1_1_96_4x4_p_V_523, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2041" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1184">
<or_exp><and_exp><literal name="tmp_271" val="1"/>
<literal name="co8_mid2" val="45"/>
</and_exp></or_exp>
</condition>

<Node id="1938" bw="0" op_0_bw="0">
<![CDATA[
branch45:1  br label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2042" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1186">
<or_exp><and_exp><literal name="tmp_271" val="1"/>
<literal name="co8_mid2" val="44"/>
</and_exp></or_exp>
</condition>

<Node id="1940" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
branch44:0  store i8 0, i8* %buffer1_1_96_4x4_p_V_530, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2043" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1186">
<or_exp><and_exp><literal name="tmp_271" val="1"/>
<literal name="co8_mid2" val="44"/>
</and_exp></or_exp>
</condition>

<Node id="1941" bw="0" op_0_bw="0">
<![CDATA[
branch44:1  br label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2044" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1188">
<or_exp><and_exp><literal name="tmp_271" val="1"/>
<literal name="co8_mid2" val="43"/>
</and_exp></or_exp>
</condition>

<Node id="1943" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
branch43:0  store i8 0, i8* %buffer1_1_96_4x4_p_V_527, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2045" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1188">
<or_exp><and_exp><literal name="tmp_271" val="1"/>
<literal name="co8_mid2" val="43"/>
</and_exp></or_exp>
</condition>

<Node id="1944" bw="0" op_0_bw="0">
<![CDATA[
branch43:1  br label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2046" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1190">
<or_exp><and_exp><literal name="tmp_271" val="1"/>
<literal name="co8_mid2" val="42"/>
</and_exp></or_exp>
</condition>

<Node id="1946" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
branch42:0  store i8 0, i8* %buffer1_1_96_4x4_p_V_507, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2047" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1190">
<or_exp><and_exp><literal name="tmp_271" val="1"/>
<literal name="co8_mid2" val="42"/>
</and_exp></or_exp>
</condition>

<Node id="1947" bw="0" op_0_bw="0">
<![CDATA[
branch42:1  br label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2048" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1192">
<or_exp><and_exp><literal name="tmp_271" val="1"/>
<literal name="co8_mid2" val="41"/>
</and_exp></or_exp>
</condition>

<Node id="1949" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
branch41:0  store i8 0, i8* %buffer1_1_96_4x4_p_V_526, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2049" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1192">
<or_exp><and_exp><literal name="tmp_271" val="1"/>
<literal name="co8_mid2" val="41"/>
</and_exp></or_exp>
</condition>

<Node id="1950" bw="0" op_0_bw="0">
<![CDATA[
branch41:1  br label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2050" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1194">
<or_exp><and_exp><literal name="tmp_271" val="1"/>
<literal name="co8_mid2" val="40"/>
</and_exp></or_exp>
</condition>

<Node id="1952" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
branch40:0  store i8 0, i8* %buffer1_1_96_4x4_p_V_508, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2051" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1194">
<or_exp><and_exp><literal name="tmp_271" val="1"/>
<literal name="co8_mid2" val="40"/>
</and_exp></or_exp>
</condition>

<Node id="1953" bw="0" op_0_bw="0">
<![CDATA[
branch40:1  br label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2052" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1196">
<or_exp><and_exp><literal name="tmp_271" val="1"/>
<literal name="co8_mid2" val="39"/>
</and_exp></or_exp>
</condition>

<Node id="1955" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
branch39:0  store i8 0, i8* %buffer1_1_96_4x4_p_V_522, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2053" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1196">
<or_exp><and_exp><literal name="tmp_271" val="1"/>
<literal name="co8_mid2" val="39"/>
</and_exp></or_exp>
</condition>

<Node id="1956" bw="0" op_0_bw="0">
<![CDATA[
branch39:1  br label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2054" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1198">
<or_exp><and_exp><literal name="tmp_271" val="1"/>
<literal name="co8_mid2" val="38"/>
</and_exp></or_exp>
</condition>

<Node id="1958" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
branch38:0  store i8 0, i8* %buffer1_1_96_4x4_p_V_532, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2055" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1198">
<or_exp><and_exp><literal name="tmp_271" val="1"/>
<literal name="co8_mid2" val="38"/>
</and_exp></or_exp>
</condition>

<Node id="1959" bw="0" op_0_bw="0">
<![CDATA[
branch38:1  br label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2056" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1200">
<or_exp><and_exp><literal name="tmp_271" val="1"/>
<literal name="co8_mid2" val="37"/>
</and_exp></or_exp>
</condition>

<Node id="1961" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
branch37:0  store i8 0, i8* %buffer1_1_96_4x4_p_V_533, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2057" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1200">
<or_exp><and_exp><literal name="tmp_271" val="1"/>
<literal name="co8_mid2" val="37"/>
</and_exp></or_exp>
</condition>

<Node id="1962" bw="0" op_0_bw="0">
<![CDATA[
branch37:1  br label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2058" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1202">
<or_exp><and_exp><literal name="tmp_271" val="1"/>
<literal name="co8_mid2" val="36"/>
</and_exp></or_exp>
</condition>

<Node id="1964" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
branch36:0  store i8 0, i8* %buffer1_1_96_4x4_p_V_531, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2059" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1202">
<or_exp><and_exp><literal name="tmp_271" val="1"/>
<literal name="co8_mid2" val="36"/>
</and_exp></or_exp>
</condition>

<Node id="1965" bw="0" op_0_bw="0">
<![CDATA[
branch36:1  br label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2060" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1204">
<or_exp><and_exp><literal name="tmp_271" val="1"/>
<literal name="co8_mid2" val="35"/>
</and_exp></or_exp>
</condition>

<Node id="1967" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
branch35:0  store i8 0, i8* %buffer1_1_96_4x4_p_V_519, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2061" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1204">
<or_exp><and_exp><literal name="tmp_271" val="1"/>
<literal name="co8_mid2" val="35"/>
</and_exp></or_exp>
</condition>

<Node id="1968" bw="0" op_0_bw="0">
<![CDATA[
branch35:1  br label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2062" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1206">
<or_exp><and_exp><literal name="tmp_271" val="1"/>
<literal name="co8_mid2" val="34"/>
</and_exp></or_exp>
</condition>

<Node id="1970" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
branch34:0  store i8 0, i8* %buffer1_1_96_4x4_p_V_524, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2063" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1206">
<or_exp><and_exp><literal name="tmp_271" val="1"/>
<literal name="co8_mid2" val="34"/>
</and_exp></or_exp>
</condition>

<Node id="1971" bw="0" op_0_bw="0">
<![CDATA[
branch34:1  br label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2064" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1208">
<or_exp><and_exp><literal name="tmp_271" val="1"/>
<literal name="co8_mid2" val="33"/>
</and_exp></or_exp>
</condition>

<Node id="1973" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
branch33:0  store i8 0, i8* %buffer1_1_96_4x4_p_V_558, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2065" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1208">
<or_exp><and_exp><literal name="tmp_271" val="1"/>
<literal name="co8_mid2" val="33"/>
</and_exp></or_exp>
</condition>

<Node id="1974" bw="0" op_0_bw="0">
<![CDATA[
branch33:1  br label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2066" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1210">
<or_exp><and_exp><literal name="tmp_271" val="1"/>
<literal name="co8_mid2" val="32"/>
</and_exp></or_exp>
</condition>

<Node id="1976" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
branch32:0  store i8 0, i8* %buffer1_1_96_4x4_p_V_525, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2067" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1210">
<or_exp><and_exp><literal name="tmp_271" val="1"/>
<literal name="co8_mid2" val="32"/>
</and_exp></or_exp>
</condition>

<Node id="1977" bw="0" op_0_bw="0">
<![CDATA[
branch32:1  br label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2068" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1212">
<or_exp><and_exp><literal name="tmp_271" val="1"/>
<literal name="co8_mid2" val="31"/>
</and_exp></or_exp>
</condition>

<Node id="1979" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
branch31:0  store i8 0, i8* %buffer1_1_96_4x4_p_V_557, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2069" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1212">
<or_exp><and_exp><literal name="tmp_271" val="1"/>
<literal name="co8_mid2" val="31"/>
</and_exp></or_exp>
</condition>

<Node id="1980" bw="0" op_0_bw="0">
<![CDATA[
branch31:1  br label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2070" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1214">
<or_exp><and_exp><literal name="tmp_271" val="1"/>
<literal name="co8_mid2" val="30"/>
</and_exp></or_exp>
</condition>

<Node id="1982" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
branch30:0  store i8 0, i8* %buffer1_1_96_4x4_p_V_498, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2071" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1214">
<or_exp><and_exp><literal name="tmp_271" val="1"/>
<literal name="co8_mid2" val="30"/>
</and_exp></or_exp>
</condition>

<Node id="1983" bw="0" op_0_bw="0">
<![CDATA[
branch30:1  br label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2072" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1216">
<or_exp><and_exp><literal name="tmp_271" val="1"/>
<literal name="co8_mid2" val="29"/>
</and_exp></or_exp>
</condition>

<Node id="1985" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
branch29:0  store i8 0, i8* %buffer1_1_96_4x4_p_V_514, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2073" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1216">
<or_exp><and_exp><literal name="tmp_271" val="1"/>
<literal name="co8_mid2" val="29"/>
</and_exp></or_exp>
</condition>

<Node id="1986" bw="0" op_0_bw="0">
<![CDATA[
branch29:1  br label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2074" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1218">
<or_exp><and_exp><literal name="tmp_271" val="1"/>
<literal name="co8_mid2" val="28"/>
</and_exp></or_exp>
</condition>

<Node id="1988" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
branch28:0  store i8 0, i8* %buffer1_1_96_4x4_p_V_496, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2075" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1218">
<or_exp><and_exp><literal name="tmp_271" val="1"/>
<literal name="co8_mid2" val="28"/>
</and_exp></or_exp>
</condition>

<Node id="1989" bw="0" op_0_bw="0">
<![CDATA[
branch28:1  br label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2076" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1220">
<or_exp><and_exp><literal name="tmp_271" val="1"/>
<literal name="co8_mid2" val="27"/>
</and_exp></or_exp>
</condition>

<Node id="1991" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
branch27:0  store i8 0, i8* %buffer1_1_96_4x4_p_V_518, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2077" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1220">
<or_exp><and_exp><literal name="tmp_271" val="1"/>
<literal name="co8_mid2" val="27"/>
</and_exp></or_exp>
</condition>

<Node id="1992" bw="0" op_0_bw="0">
<![CDATA[
branch27:1  br label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2078" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1222">
<or_exp><and_exp><literal name="tmp_271" val="1"/>
<literal name="co8_mid2" val="26"/>
</and_exp></or_exp>
</condition>

<Node id="1994" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
branch26:0  store i8 0, i8* %buffer1_1_96_4x4_p_V_517, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2079" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1222">
<or_exp><and_exp><literal name="tmp_271" val="1"/>
<literal name="co8_mid2" val="26"/>
</and_exp></or_exp>
</condition>

<Node id="1995" bw="0" op_0_bw="0">
<![CDATA[
branch26:1  br label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2080" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1224">
<or_exp><and_exp><literal name="tmp_271" val="1"/>
<literal name="co8_mid2" val="25"/>
</and_exp></or_exp>
</condition>

<Node id="1997" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
branch25:0  store i8 0, i8* %buffer1_1_96_4x4_p_V_515, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2081" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1224">
<or_exp><and_exp><literal name="tmp_271" val="1"/>
<literal name="co8_mid2" val="25"/>
</and_exp></or_exp>
</condition>

<Node id="1998" bw="0" op_0_bw="0">
<![CDATA[
branch25:1  br label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2082" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1226">
<or_exp><and_exp><literal name="tmp_271" val="1"/>
<literal name="co8_mid2" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="2000" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
branch24:0  store i8 0, i8* %buffer1_1_96_4x4_p_V_516, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2083" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1226">
<or_exp><and_exp><literal name="tmp_271" val="1"/>
<literal name="co8_mid2" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="2001" bw="0" op_0_bw="0">
<![CDATA[
branch24:1  br label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2084" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1228">
<or_exp><and_exp><literal name="tmp_271" val="1"/>
<literal name="co8_mid2" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="2003" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
branch23:0  store i8 0, i8* %buffer1_1_96_4x4_p_V_510, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2085" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1228">
<or_exp><and_exp><literal name="tmp_271" val="1"/>
<literal name="co8_mid2" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="2004" bw="0" op_0_bw="0">
<![CDATA[
branch23:1  br label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2086" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1230">
<or_exp><and_exp><literal name="tmp_271" val="1"/>
<literal name="co8_mid2" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="2006" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
branch22:0  store i8 0, i8* %buffer1_1_96_4x4_p_V_509, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2087" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1230">
<or_exp><and_exp><literal name="tmp_271" val="1"/>
<literal name="co8_mid2" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="2007" bw="0" op_0_bw="0">
<![CDATA[
branch22:1  br label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2088" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1232">
<or_exp><and_exp><literal name="tmp_271" val="1"/>
<literal name="co8_mid2" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="2009" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
branch21:0  store i8 0, i8* %buffer1_1_96_4x4_p_V_502, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2089" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1232">
<or_exp><and_exp><literal name="tmp_271" val="1"/>
<literal name="co8_mid2" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="2010" bw="0" op_0_bw="0">
<![CDATA[
branch21:1  br label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2090" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1234">
<or_exp><and_exp><literal name="tmp_271" val="1"/>
<literal name="co8_mid2" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="2012" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
branch20:0  store i8 0, i8* %buffer1_1_96_4x4_p_V_501, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2091" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1234">
<or_exp><and_exp><literal name="tmp_271" val="1"/>
<literal name="co8_mid2" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="2013" bw="0" op_0_bw="0">
<![CDATA[
branch20:1  br label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2092" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1236">
<or_exp><and_exp><literal name="tmp_271" val="1"/>
<literal name="co8_mid2" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="2015" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
branch19:0  store i8 0, i8* %buffer1_1_96_4x4_p_V_499, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2093" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1236">
<or_exp><and_exp><literal name="tmp_271" val="1"/>
<literal name="co8_mid2" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="2016" bw="0" op_0_bw="0">
<![CDATA[
branch19:1  br label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2094" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1238">
<or_exp><and_exp><literal name="tmp_271" val="1"/>
<literal name="co8_mid2" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="2018" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
branch18:0  store i8 0, i8* %buffer1_1_96_4x4_p_V_493, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2095" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1238">
<or_exp><and_exp><literal name="tmp_271" val="1"/>
<literal name="co8_mid2" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="2019" bw="0" op_0_bw="0">
<![CDATA[
branch18:1  br label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2096" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1240">
<or_exp><and_exp><literal name="tmp_271" val="1"/>
<literal name="co8_mid2" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="2021" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
branch17:0  store i8 0, i8* %buffer1_1_96_4x4_p_V_494, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2097" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1240">
<or_exp><and_exp><literal name="tmp_271" val="1"/>
<literal name="co8_mid2" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="2022" bw="0" op_0_bw="0">
<![CDATA[
branch17:1  br label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2098" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1242">
<or_exp><and_exp><literal name="tmp_271" val="1"/>
<literal name="co8_mid2" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="2024" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
branch16:0  store i8 0, i8* %buffer1_1_96_4x4_p_V_495, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2099" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1242">
<or_exp><and_exp><literal name="tmp_271" val="1"/>
<literal name="co8_mid2" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="2025" bw="0" op_0_bw="0">
<![CDATA[
branch16:1  br label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2100" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1244">
<or_exp><and_exp><literal name="tmp_271" val="1"/>
<literal name="co8_mid2" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="2027" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
branch15:0  store i8 0, i8* %buffer1_1_96_4x4_p_V_513, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2101" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1244">
<or_exp><and_exp><literal name="tmp_271" val="1"/>
<literal name="co8_mid2" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="2028" bw="0" op_0_bw="0">
<![CDATA[
branch15:1  br label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2102" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1246">
<or_exp><and_exp><literal name="tmp_271" val="1"/>
<literal name="co8_mid2" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="2030" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
branch14:0  store i8 0, i8* %buffer1_1_96_4x4_p_V_512, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2103" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1246">
<or_exp><and_exp><literal name="tmp_271" val="1"/>
<literal name="co8_mid2" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="2031" bw="0" op_0_bw="0">
<![CDATA[
branch14:1  br label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2104" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1248">
<or_exp><and_exp><literal name="tmp_271" val="1"/>
<literal name="co8_mid2" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="2033" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
branch13:0  store i8 0, i8* %buffer1_1_96_4x4_p_V_492, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2105" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1248">
<or_exp><and_exp><literal name="tmp_271" val="1"/>
<literal name="co8_mid2" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="2034" bw="0" op_0_bw="0">
<![CDATA[
branch13:1  br label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2106" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1250">
<or_exp><and_exp><literal name="tmp_271" val="1"/>
<literal name="co8_mid2" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="2036" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
branch12:0  store i8 0, i8* %buffer1_1_96_4x4_p_V_506, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2107" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1250">
<or_exp><and_exp><literal name="tmp_271" val="1"/>
<literal name="co8_mid2" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="2037" bw="0" op_0_bw="0">
<![CDATA[
branch12:1  br label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2108" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1252">
<or_exp><and_exp><literal name="tmp_271" val="1"/>
<literal name="co8_mid2" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="2039" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
branch11:0  store i8 0, i8* %buffer1_1_96_4x4_p_V_505, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2109" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1252">
<or_exp><and_exp><literal name="tmp_271" val="1"/>
<literal name="co8_mid2" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="2040" bw="0" op_0_bw="0">
<![CDATA[
branch11:1  br label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2110" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1254">
<or_exp><and_exp><literal name="tmp_271" val="1"/>
<literal name="co8_mid2" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="2042" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
branch10:0  store i8 0, i8* %buffer1_1_96_4x4_p_V_504, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2111" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1254">
<or_exp><and_exp><literal name="tmp_271" val="1"/>
<literal name="co8_mid2" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="2043" bw="0" op_0_bw="0">
<![CDATA[
branch10:1  br label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2112" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1256">
<or_exp><and_exp><literal name="tmp_271" val="1"/>
<literal name="co8_mid2" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="2045" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
branch9:0  store i8 0, i8* %buffer1_1_96_4x4_p_V_485, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2113" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1256">
<or_exp><and_exp><literal name="tmp_271" val="1"/>
<literal name="co8_mid2" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="2046" bw="0" op_0_bw="0">
<![CDATA[
branch9:1  br label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2114" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1258">
<or_exp><and_exp><literal name="tmp_271" val="1"/>
<literal name="co8_mid2" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="2048" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
branch8:0  store i8 0, i8* %buffer1_1_96_4x4_p_V_570, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2115" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1258">
<or_exp><and_exp><literal name="tmp_271" val="1"/>
<literal name="co8_mid2" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="2049" bw="0" op_0_bw="0">
<![CDATA[
branch8:1  br label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2116" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1260">
<or_exp><and_exp><literal name="tmp_271" val="1"/>
<literal name="co8_mid2" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2051" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
branch7:0  store i8 0, i8* %buffer1_1_96_4x4_p_V_547, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2117" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1260">
<or_exp><and_exp><literal name="tmp_271" val="1"/>
<literal name="co8_mid2" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2052" bw="0" op_0_bw="0">
<![CDATA[
branch7:1  br label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2118" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1262">
<or_exp><and_exp><literal name="tmp_271" val="1"/>
<literal name="co8_mid2" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2054" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
branch6:0  store i8 0, i8* %buffer1_1_96_4x4_p_V_534, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2119" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1262">
<or_exp><and_exp><literal name="tmp_271" val="1"/>
<literal name="co8_mid2" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2055" bw="0" op_0_bw="0">
<![CDATA[
branch6:1  br label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2120" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1264">
<or_exp><and_exp><literal name="tmp_271" val="1"/>
<literal name="co8_mid2" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2057" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
branch5:0  store i8 0, i8* %buffer1_1_96_4x4_p_V_536, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2121" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1264">
<or_exp><and_exp><literal name="tmp_271" val="1"/>
<literal name="co8_mid2" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2058" bw="0" op_0_bw="0">
<![CDATA[
branch5:1  br label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2122" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1266">
<or_exp><and_exp><literal name="tmp_271" val="1"/>
<literal name="co8_mid2" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2060" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
branch4:0  store i8 0, i8* %buffer1_1_96_4x4_p_V_521, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2123" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1266">
<or_exp><and_exp><literal name="tmp_271" val="1"/>
<literal name="co8_mid2" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2061" bw="0" op_0_bw="0">
<![CDATA[
branch4:1  br label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2124" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1268">
<or_exp><and_exp><literal name="tmp_271" val="1"/>
<literal name="co8_mid2" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2063" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
branch3:0  store i8 0, i8* %buffer1_1_96_4x4_p_V_511, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2125" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1268">
<or_exp><and_exp><literal name="tmp_271" val="1"/>
<literal name="co8_mid2" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2064" bw="0" op_0_bw="0">
<![CDATA[
branch3:1  br label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2126" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1270">
<or_exp><and_exp><literal name="tmp_271" val="1"/>
<literal name="co8_mid2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2066" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
branch2:0  store i8 0, i8* %buffer1_1_96_4x4_p_V_497, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2127" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1270">
<or_exp><and_exp><literal name="tmp_271" val="1"/>
<literal name="co8_mid2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2067" bw="0" op_0_bw="0">
<![CDATA[
branch2:1  br label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2128" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1272">
<or_exp><and_exp><literal name="tmp_271" val="1"/>
<literal name="co8_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2069" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
branch1:0  store i8 0, i8* %buffer1_1_96_4x4_p_V_500, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2129" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1272">
<or_exp><and_exp><literal name="tmp_271" val="1"/>
<literal name="co8_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2070" bw="0" op_0_bw="0">
<![CDATA[
branch1:1  br label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2130" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1274">
<or_exp><and_exp><literal name="tmp_271" val="1"/>
<literal name="co8_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2072" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
branch0:0  store i8 0, i8* %buffer1_1_96_4x4_p_V_503, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2131" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1274">
<or_exp><and_exp><literal name="tmp_271" val="1"/>
<literal name="co8_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2073" bw="0" op_0_bw="0">
<![CDATA[
branch0:1  br label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2132" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1276">
<or_exp><and_exp><literal name="tmp_271" val="1"/>
<literal name="co8_mid2" val="!0"/>
<literal name="co8_mid2" val="!1"/>
<literal name="co8_mid2" val="!2"/>
<literal name="co8_mid2" val="!3"/>
<literal name="co8_mid2" val="!4"/>
<literal name="co8_mid2" val="!5"/>
<literal name="co8_mid2" val="!6"/>
<literal name="co8_mid2" val="!7"/>
<literal name="co8_mid2" val="!8"/>
<literal name="co8_mid2" val="!9"/>
<literal name="co8_mid2" val="!10"/>
<literal name="co8_mid2" val="!11"/>
<literal name="co8_mid2" val="!12"/>
<literal name="co8_mid2" val="!13"/>
<literal name="co8_mid2" val="!14"/>
<literal name="co8_mid2" val="!15"/>
<literal name="co8_mid2" val="!16"/>
<literal name="co8_mid2" val="!17"/>
<literal name="co8_mid2" val="!18"/>
<literal name="co8_mid2" val="!19"/>
<literal name="co8_mid2" val="!20"/>
<literal name="co8_mid2" val="!21"/>
<literal name="co8_mid2" val="!22"/>
<literal name="co8_mid2" val="!23"/>
<literal name="co8_mid2" val="!24"/>
<literal name="co8_mid2" val="!25"/>
<literal name="co8_mid2" val="!26"/>
<literal name="co8_mid2" val="!27"/>
<literal name="co8_mid2" val="!28"/>
<literal name="co8_mid2" val="!29"/>
<literal name="co8_mid2" val="!30"/>
<literal name="co8_mid2" val="!31"/>
<literal name="co8_mid2" val="!32"/>
<literal name="co8_mid2" val="!33"/>
<literal name="co8_mid2" val="!34"/>
<literal name="co8_mid2" val="!35"/>
<literal name="co8_mid2" val="!36"/>
<literal name="co8_mid2" val="!37"/>
<literal name="co8_mid2" val="!38"/>
<literal name="co8_mid2" val="!39"/>
<literal name="co8_mid2" val="!40"/>
<literal name="co8_mid2" val="!41"/>
<literal name="co8_mid2" val="!42"/>
<literal name="co8_mid2" val="!43"/>
<literal name="co8_mid2" val="!44"/>
<literal name="co8_mid2" val="!45"/>
<literal name="co8_mid2" val="!46"/>
<literal name="co8_mid2" val="!47"/>
<literal name="co8_mid2" val="!48"/>
<literal name="co8_mid2" val="!49"/>
<literal name="co8_mid2" val="!50"/>
<literal name="co8_mid2" val="!51"/>
<literal name="co8_mid2" val="!52"/>
<literal name="co8_mid2" val="!53"/>
<literal name="co8_mid2" val="!54"/>
<literal name="co8_mid2" val="!55"/>
<literal name="co8_mid2" val="!56"/>
<literal name="co8_mid2" val="!57"/>
<literal name="co8_mid2" val="!58"/>
<literal name="co8_mid2" val="!59"/>
<literal name="co8_mid2" val="!60"/>
<literal name="co8_mid2" val="!61"/>
<literal name="co8_mid2" val="!62"/>
<literal name="co8_mid2" val="!63"/>
<literal name="co8_mid2" val="!64"/>
<literal name="co8_mid2" val="!65"/>
<literal name="co8_mid2" val="!66"/>
<literal name="co8_mid2" val="!67"/>
<literal name="co8_mid2" val="!68"/>
<literal name="co8_mid2" val="!69"/>
<literal name="co8_mid2" val="!70"/>
<literal name="co8_mid2" val="!71"/>
<literal name="co8_mid2" val="!72"/>
<literal name="co8_mid2" val="!73"/>
<literal name="co8_mid2" val="!74"/>
<literal name="co8_mid2" val="!75"/>
<literal name="co8_mid2" val="!76"/>
<literal name="co8_mid2" val="!77"/>
<literal name="co8_mid2" val="!78"/>
<literal name="co8_mid2" val="!79"/>
<literal name="co8_mid2" val="!80"/>
<literal name="co8_mid2" val="!81"/>
<literal name="co8_mid2" val="!82"/>
<literal name="co8_mid2" val="!83"/>
<literal name="co8_mid2" val="!84"/>
<literal name="co8_mid2" val="!85"/>
<literal name="co8_mid2" val="!86"/>
<literal name="co8_mid2" val="!87"/>
<literal name="co8_mid2" val="!88"/>
<literal name="co8_mid2" val="!89"/>
<literal name="co8_mid2" val="!90"/>
<literal name="co8_mid2" val="!91"/>
<literal name="co8_mid2" val="!92"/>
<literal name="co8_mid2" val="!93"/>
<literal name="co8_mid2" val="!94"/>
</and_exp></or_exp>
</condition>

<Node id="2075" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
branch95:0  store i8 0, i8* %buffer1_1_96_4x4_p_V_479, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2133" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1276">
<or_exp><and_exp><literal name="tmp_271" val="1"/>
<literal name="co8_mid2" val="!0"/>
<literal name="co8_mid2" val="!1"/>
<literal name="co8_mid2" val="!2"/>
<literal name="co8_mid2" val="!3"/>
<literal name="co8_mid2" val="!4"/>
<literal name="co8_mid2" val="!5"/>
<literal name="co8_mid2" val="!6"/>
<literal name="co8_mid2" val="!7"/>
<literal name="co8_mid2" val="!8"/>
<literal name="co8_mid2" val="!9"/>
<literal name="co8_mid2" val="!10"/>
<literal name="co8_mid2" val="!11"/>
<literal name="co8_mid2" val="!12"/>
<literal name="co8_mid2" val="!13"/>
<literal name="co8_mid2" val="!14"/>
<literal name="co8_mid2" val="!15"/>
<literal name="co8_mid2" val="!16"/>
<literal name="co8_mid2" val="!17"/>
<literal name="co8_mid2" val="!18"/>
<literal name="co8_mid2" val="!19"/>
<literal name="co8_mid2" val="!20"/>
<literal name="co8_mid2" val="!21"/>
<literal name="co8_mid2" val="!22"/>
<literal name="co8_mid2" val="!23"/>
<literal name="co8_mid2" val="!24"/>
<literal name="co8_mid2" val="!25"/>
<literal name="co8_mid2" val="!26"/>
<literal name="co8_mid2" val="!27"/>
<literal name="co8_mid2" val="!28"/>
<literal name="co8_mid2" val="!29"/>
<literal name="co8_mid2" val="!30"/>
<literal name="co8_mid2" val="!31"/>
<literal name="co8_mid2" val="!32"/>
<literal name="co8_mid2" val="!33"/>
<literal name="co8_mid2" val="!34"/>
<literal name="co8_mid2" val="!35"/>
<literal name="co8_mid2" val="!36"/>
<literal name="co8_mid2" val="!37"/>
<literal name="co8_mid2" val="!38"/>
<literal name="co8_mid2" val="!39"/>
<literal name="co8_mid2" val="!40"/>
<literal name="co8_mid2" val="!41"/>
<literal name="co8_mid2" val="!42"/>
<literal name="co8_mid2" val="!43"/>
<literal name="co8_mid2" val="!44"/>
<literal name="co8_mid2" val="!45"/>
<literal name="co8_mid2" val="!46"/>
<literal name="co8_mid2" val="!47"/>
<literal name="co8_mid2" val="!48"/>
<literal name="co8_mid2" val="!49"/>
<literal name="co8_mid2" val="!50"/>
<literal name="co8_mid2" val="!51"/>
<literal name="co8_mid2" val="!52"/>
<literal name="co8_mid2" val="!53"/>
<literal name="co8_mid2" val="!54"/>
<literal name="co8_mid2" val="!55"/>
<literal name="co8_mid2" val="!56"/>
<literal name="co8_mid2" val="!57"/>
<literal name="co8_mid2" val="!58"/>
<literal name="co8_mid2" val="!59"/>
<literal name="co8_mid2" val="!60"/>
<literal name="co8_mid2" val="!61"/>
<literal name="co8_mid2" val="!62"/>
<literal name="co8_mid2" val="!63"/>
<literal name="co8_mid2" val="!64"/>
<literal name="co8_mid2" val="!65"/>
<literal name="co8_mid2" val="!66"/>
<literal name="co8_mid2" val="!67"/>
<literal name="co8_mid2" val="!68"/>
<literal name="co8_mid2" val="!69"/>
<literal name="co8_mid2" val="!70"/>
<literal name="co8_mid2" val="!71"/>
<literal name="co8_mid2" val="!72"/>
<literal name="co8_mid2" val="!73"/>
<literal name="co8_mid2" val="!74"/>
<literal name="co8_mid2" val="!75"/>
<literal name="co8_mid2" val="!76"/>
<literal name="co8_mid2" val="!77"/>
<literal name="co8_mid2" val="!78"/>
<literal name="co8_mid2" val="!79"/>
<literal name="co8_mid2" val="!80"/>
<literal name="co8_mid2" val="!81"/>
<literal name="co8_mid2" val="!82"/>
<literal name="co8_mid2" val="!83"/>
<literal name="co8_mid2" val="!84"/>
<literal name="co8_mid2" val="!85"/>
<literal name="co8_mid2" val="!86"/>
<literal name="co8_mid2" val="!87"/>
<literal name="co8_mid2" val="!88"/>
<literal name="co8_mid2" val="!89"/>
<literal name="co8_mid2" val="!90"/>
<literal name="co8_mid2" val="!91"/>
<literal name="co8_mid2" val="!92"/>
<literal name="co8_mid2" val="!93"/>
<literal name="co8_mid2" val="!94"/>
</and_exp></or_exp>
</condition>

<Node id="2076" bw="0" op_0_bw="0">
<![CDATA[
branch95:1  br label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2134" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1278">
<or_exp><and_exp><literal name="tmp_271" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2078" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge59

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="2135" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1280">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2086" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
