--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 5 -n
3 -fastpaths -xml giaima_led_7doan_ena.twx giaima_led_7doan_ena.ncd -o
giaima_led_7doan_ena.twr giaima_led_7doan_ena.pcf -ucf KIT_XC3S500E_PQ208 .ucf

Design file:              giaima_led_7doan_ena.ncd
Physical constraint file: giaima_led_7doan_ena.pcf
Device,package,speed:     xc3s500e,pq208,-5 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
sw<0>          |sseg<0>        |    7.781|
sw<0>          |sseg<1>        |    7.939|
sw<0>          |sseg<2>        |    7.847|
sw<0>          |sseg<3>        |    8.119|
sw<0>          |sseg<4>        |    7.714|
sw<0>          |sseg<5>        |    7.912|
sw<0>          |sseg<6>        |    8.031|
sw<1>          |sseg<0>        |    8.079|
sw<1>          |sseg<1>        |    8.275|
sw<1>          |sseg<2>        |    8.145|
sw<1>          |sseg<3>        |    9.672|
sw<1>          |sseg<4>        |    9.410|
sw<1>          |sseg<5>        |    9.465|
sw<1>          |sseg<6>        |    9.727|
sw<2>          |sseg<0>        |    9.813|
sw<2>          |sseg<1>        |    9.828|
sw<2>          |sseg<2>        |    9.879|
sw<2>          |sseg<3>        |    9.321|
sw<2>          |sseg<4>        |    8.878|
sw<2>          |sseg<5>        |    9.114|
sw<2>          |sseg<6>        |    9.195|
sw<3>          |sseg<0>        |    8.333|
sw<3>          |sseg<1>        |    8.375|
sw<3>          |sseg<2>        |    8.399|
sw<3>          |sseg<3>        |    8.672|
sw<3>          |sseg<4>        |    8.383|
sw<3>          |sseg<5>        |    8.465|
sw<3>          |sseg<6>        |    8.700|
sw<4>          |sseg<0>        |    7.767|
sw<4>          |sseg<1>        |    8.314|
sw<4>          |sseg<2>        |    7.995|
sw<4>          |sseg<3>        |    8.755|
sw<4>          |sseg<4>        |    7.800|
sw<4>          |sseg<5>        |    8.548|
sw<4>          |sseg<6>        |    8.278|
---------------+---------------+---------+


Analysis completed Mon Feb 13 02:59:13 2023 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 347 MB



