#ifdef ZZ_INCLUDE_CODE
ZZ_25928:
	V0 = 0x80050000;
	V0 = EMU_ReadU32(V0 + 30996); //+ 0x7914
	SP -= 64;
	EMU_Write32(SP + 60,RA); //+ 0x3C
	EMU_Write32(SP + 56,S6); //+ 0x38
	EMU_Write32(SP + 52,S5); //+ 0x34
	EMU_Write32(SP + 48,S4); //+ 0x30
	EMU_Write32(SP + 44,S3); //+ 0x2C
	EMU_Write32(SP + 40,S2); //+ 0x28
	EMU_Write32(SP + 36,S1); //+ 0x24
	if (!V0)
	{
		EMU_Write32(SP + 32,S0); //+ 0x20
		ZZ_CLOCKCYCLES(12,0x80025A34);
		goto ZZ_25928_10C;
	}
	EMU_Write32(SP + 32,S0); //+ 0x20
	V0 = 0x80050000;
	V0 = EMU_ReadU32(V0 + 30996); //+ 0x7914
	S5 = EMU_ReadU32(V0 + 16); //+ 0x10
	V0 = EMU_ReadU32(S5 + 528); //+ 0x210
	if ((int32_t)V0 <= 0)
	{
		S3 = R0;
		ZZ_CLOCKCYCLES(21,0x80025A34);
		goto ZZ_25928_10C;
	}
	S3 = R0;
	S6 = 0x3;
	S4 = 0x214;
	ZZ_CLOCKCYCLES(23,0x80025984);
ZZ_25928_5C:
	RA = 0x8002598C; //ZZ_25928_64
	A0 = S5 + S4;
	ZZ_CLOCKCYCLES(2,0x80015A98);
	goto ZZ_15A98;
ZZ_25928_64:
	S1 = V0;
	S2 = EMU_ReadU32(S1 + 16); //+ 0x10
	V0 = EMU_ReadU32(S2 + 732); //+ 0x2DC
	V0 &= 0x2;
	if (!V0)
	{
		ZZ_CLOCKCYCLES(8,0x80025A20);
		goto ZZ_25928_F8;
	}
	V0 = EMU_ReadU32(S2 + 524); //+ 0x20C
	if ((int32_t)V0 <= 0)
	{
		S0 = R0;
		ZZ_CLOCKCYCLES(12,0x80025A10);
		goto ZZ_25928_E8;
	}
	S0 = R0;
	ZZ_CLOCKCYCLES(12,0x800259BC);
ZZ_25928_94:
	V1 = EMU_ReadU32(S1 + 16); //+ 0x10
	V0 = EMU_ReadU32(V1 + 516); //+ 0x204
	V1 = EMU_ReadU32(V1 + 520); //+ 0x208
	V0 += S0;
	V0 += V1;
	V0 <<= 2;
	V0 += S1;
	V0 = EMU_ReadU32(V0 + 16); //+ 0x10
	V0 = EMU_ReadU8(V0 + 6); //+ 0x6
	if (V0 != S6)
	{
		A0 = S1;
		ZZ_CLOCKCYCLES(14,0x800259FC);
		goto ZZ_25928_D4;
	}
	A0 = S1;
	RA = 0x800259FC; //ZZ_25928_D4
	A1 = S0;
	ZZ_CLOCKCYCLES(16,0x8001BCC8);
	goto ZZ_1BCC8;
ZZ_25928_D4:
	V0 = EMU_ReadU32(S2 + 524); //+ 0x20C
	S0 += 1;
	V0 = (int32_t)S0 < (int32_t)V0;
	if (V0)
	{
		ZZ_CLOCKCYCLES(5,0x800259BC);
		goto ZZ_25928_94;
	}
	ZZ_CLOCKCYCLES(5,0x80025A10);
ZZ_25928_E8:
	V0 = EMU_ReadU32(S2 + 732); //+ 0x2DC
	V1 = -3;
	V0 &= V1;
	EMU_Write32(S2 + 732,V0); //+ 0x2DC
	ZZ_CLOCKCYCLES(4,0x80025A20);
ZZ_25928_F8:
	V0 = EMU_ReadU32(S5 + 528); //+ 0x210
	S3 += 1;
	V0 = (int32_t)S3 < (int32_t)V0;
	if (V0)
	{
		S4 += 4;
		ZZ_CLOCKCYCLES(5,0x80025984);
		goto ZZ_25928_5C;
	}
	S4 += 4;
	ZZ_CLOCKCYCLES(5,0x80025A34);
ZZ_25928_10C:
	RA = EMU_ReadU32(SP + 60); //+ 0x3C
	S6 = EMU_ReadU32(SP + 56); //+ 0x38
	S5 = EMU_ReadU32(SP + 52); //+ 0x34
	S4 = EMU_ReadU32(SP + 48); //+ 0x30
	S3 = EMU_ReadU32(SP + 44); //+ 0x2C
	S2 = EMU_ReadU32(SP + 40); //+ 0x28
	S1 = EMU_ReadU32(SP + 36); //+ 0x24
	S0 = EMU_ReadU32(SP + 32); //+ 0x20
	SP += 64;
	ZZ_JUMPREGISTER_BEGIN(RA);
	ZZ_CLOCKCYCLES_JR(11);
	
	
	ZZ_JUMPREGISTER_END();
#endif
ZZ_MARK_TARGET(0x80025928,0x80025984,ZZ_25928);
ZZ_MARK_TARGET(0x80025984,0x8002598C,ZZ_25928_5C);
ZZ_MARK_TARGET(0x8002598C,0x800259BC,ZZ_25928_64);
ZZ_MARK_TARGET(0x800259BC,0x800259FC,ZZ_25928_94);
ZZ_MARK_TARGET(0x800259FC,0x80025A10,ZZ_25928_D4);
ZZ_MARK_TARGET(0x80025A10,0x80025A20,ZZ_25928_E8);
ZZ_MARK_TARGET(0x80025A20,0x80025A34,ZZ_25928_F8);
ZZ_MARK_TARGET(0x80025A34,0x80025A60,ZZ_25928_10C);
