<?xml version="1.0" encoding="UTF-8"?>
<deploy
 date="2018.01.09.14:29:52"
 outputDirectory="/home/tianzhao/quartus_17_fringe_ref/a10_soc_devkit_ghrd/ip/ghrd_10as066n2/ghrd_10as066n2_pr_region_controller_0/">
 <perimeter>
  <parameter
     name="AUTO_GENERATION_ID"
     type="Integer"
     defaultValue="0"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_UNIQUE_ID"
     type="String"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_FAMILY"
     type="String"
     defaultValue="Arria 10"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE"
     type="String"
     defaultValue="10AS066N3F40E2SG"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_SPEEDGRADE"
     type="String"
     defaultValue="2"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLOCK_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLOCK_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLOCK_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <interface name="avl_csr" kind="avalon" start="0">
   <property name="addressAlignment" value="DYNAMIC" />
   <property name="addressGroup" value="0" />
   <property name="addressSpan" value="16" />
   <property name="addressUnits" value="WORDS" />
   <property name="alwaysBurstMaxBurst" value="false" />
   <property name="associatedClock" value="clock" />
   <property name="associatedReset" value="reset" />
   <property name="bitsPerSymbol" value="8" />
   <property name="bridgedAddressOffset" value="0" />
   <property name="bridgesToMaster" value="" />
   <property name="burstOnBurstBoundariesOnly" value="false" />
   <property name="burstcountUnits" value="WORDS" />
   <property name="constantBurstBehavior" value="false" />
   <property name="explicitAddressSpan" value="0" />
   <property name="holdTime" value="0" />
   <property name="interleaveBursts" value="false" />
   <property name="isBigEndian" value="false" />
   <property name="isFlash" value="false" />
   <property name="isMemoryDevice" value="false" />
   <property name="isNonVolatileStorage" value="false" />
   <property name="linewrapBursts" value="false" />
   <property name="maximumPendingReadTransactions" value="0" />
   <property name="maximumPendingWriteTransactions" value="0" />
   <property name="minimumReadLatency" value="1" />
   <property name="minimumResponseLatency" value="1" />
   <property name="minimumUninterruptedRunLength" value="1" />
   <property name="prSafe" value="false" />
   <property name="printableDevice" value="false" />
   <property name="readLatency" value="1" />
   <property name="readWaitStates" value="0" />
   <property name="readWaitTime" value="0" />
   <property name="registerIncomingSignals" value="false" />
   <property name="registerOutgoingSignals" value="false" />
   <property name="setupTime" value="0" />
   <property name="timingUnits" value="Cycles" />
   <property name="transparentBridge" value="false" />
   <property name="waitrequestAllowance" value="0" />
   <property name="wellBehavedWaitrequest" value="false" />
   <property name="writeLatency" value="0" />
   <property name="writeWaitStates" value="0" />
   <property name="writeWaitTime" value="0" />
   <port name="avl_csr_read" direction="input" role="read" width="1" />
   <port name="avl_csr_write" direction="input" role="write" width="1" />
   <port name="avl_csr_address" direction="input" role="address" width="2" />
   <port
       name="avl_csr_writedata"
       direction="input"
       role="writedata"
       width="32" />
   <port name="avl_csr_readdata" direction="output" role="readdata" width="32" />
  </interface>
  <interface name="bridge_freeze0" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port
       name="bridge_freeze0_freeze"
       direction="output"
       role="freeze"
       width="1" />
   <port
       name="bridge_freeze0_illegal_request"
       direction="input"
       role="illegal_request"
       width="1" />
  </interface>
  <interface name="bridge_freeze1" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port
       name="bridge_freeze1_freeze"
       direction="output"
       role="freeze"
       width="1" />
   <port
       name="bridge_freeze1_illegal_request"
       direction="input"
       role="illegal_request"
       width="1" />
  </interface>
  <interface name="clock" kind="clock" start="0">
   <property name="clockRate" value="0" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="clock_clk" direction="input" role="clk" width="1" />
  </interface>
  <interface name="pr_handshake" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port
       name="pr_handshake_start_req"
       direction="output"
       role="start_req"
       width="1" />
   <port
       name="pr_handshake_start_ack"
       direction="input"
       role="start_ack"
       width="1" />
   <port
       name="pr_handshake_stop_req"
       direction="output"
       role="stop_req"
       width="1" />
   <port
       name="pr_handshake_stop_ack"
       direction="input"
       role="stop_ack"
       width="1" />
  </interface>
  <interface name="reset" kind="reset" start="0">
   <property name="associatedClock" value="clock" />
   <property name="synchronousEdges" value="DEASSERT" />
   <port name="reset_reset" direction="input" role="reset" width="1" />
  </interface>
  <interface name="reset_source" kind="reset" start="1">
   <property name="associatedClock" value="" />
   <property name="associatedDirectReset" value="" />
   <property name="associatedResetSinks" value="reset" />
   <property name="synchronousEdges" value="NONE" />
   <port name="reset_source_reset" direction="output" role="reset" width="1" />
  </interface>
 </perimeter>
 <entity
   kind="ghrd_10as066n2_pr_region_controller_0"
   version="1.0"
   name="ghrd_10as066n2_pr_region_controller_0">
  <parameter name="AUTO_CLOCK_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_CLOCK_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_CLOCK_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_GENERATION_ID" value="0" />
  <parameter name="AUTO_DEVICE" value="10AS066N3F40E2SG" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Arria 10" />
  <parameter name="AUTO_UNIQUE_ID" value="" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="2" />
  <generatedFiles>
   <file
       path="/home/tianzhao/quartus_17_fringe_ref/a10_soc_devkit_ghrd/ip/ghrd_10as066n2/ghrd_10as066n2_pr_region_controller_0/synth/ghrd_10as066n2_pr_region_controller_0.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/tianzhao/quartus_17_fringe_ref/a10_soc_devkit_ghrd/ip/ghrd_10as066n2/ghrd_10as066n2_pr_region_controller_0/synth/ghrd_10as066n2_pr_region_controller_0.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/tianzhao/quartus_17_fringe_ref/a10_soc_devkit_ghrd/ip/ghrd_10as066n2/ghrd_10as066n2_pr_region_controller_0.ip" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="/opt/intelFPGA_pro/17.1/ip/altera/altera_pr_region_controller/top/altera_pr_region_controller_hw.tcl" />
   <file
       path="/opt/intelFPGA_pro/17.1/ip/altera/altera_pr_region_controller/freeze_control/altera_freeze_control_hw.tcl" />
   <file
       path="/opt/intelFPGA_pro/17.1/ip/altera/altera_pr_region_controller/conduit_merger/altera_conduit_merger_hw.tcl" />
   <file
       path="/opt/intelFPGA_pro/17.1/ip/altera/altera_pr_region_controller/freeze_csr/altera_freeze_csr_hw.tcl" />
  </childSourceFiles>
  <messages>
   <message level="Info" culprit="ghrd_10as066n2_pr_region_controller_0">"Generating: ghrd_10as066n2_pr_region_controller_0"</message>
   <message level="Info" culprit="ghrd_10as066n2_pr_region_controller_0">"Generating: ghrd_10as066n2_pr_region_controller_0_altera_pr_region_controller_171_lvntgla"</message>
   <message level="Info" culprit="ghrd_10as066n2_pr_region_controller_0">"Generating: altera_freeze_control"</message>
   <message level="Info" culprit="ghrd_10as066n2_pr_region_controller_0">"Generating: ghrd_10as066n2_pr_region_controller_0_altera_conduit_merger_171_nva7cjy"</message>
   <message level="Info" culprit="ghrd_10as066n2_pr_region_controller_0">"Generating: altera_freeze_csr"</message>
  </messages>
 </entity>
 <entity
   kind="altera_pr_region_controller"
   version="17.1"
   name="ghrd_10as066n2_pr_region_controller_0_altera_pr_region_controller_171_lvntgla">
  <parameter name="ENABLE_PR_REGION_FREEZE" value="false" />
  <parameter name="ENABLE_CSR" value="true" />
  <parameter name="AUTO_DEVICE" value="10AS066N3F40E2SG" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Arria 10" />
  <parameter name="ENABLE_IRQ" value="false" />
  <parameter name="NUM_PR_REGION_RAM" value="1" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="2" />
  <parameter name="NUM_INTF_BRIDGE" value="2" />
  <generatedFiles>
   <file
       path="/home/tianzhao/quartus_17_fringe_ref/a10_soc_devkit_ghrd/ip/ghrd_10as066n2/ghrd_10as066n2_pr_region_controller_0/altera_pr_region_controller_171/synth/ghrd_10as066n2_pr_region_controller_0_altera_pr_region_controller_171_lvntgla.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/tianzhao/quartus_17_fringe_ref/a10_soc_devkit_ghrd/ip/ghrd_10as066n2/ghrd_10as066n2_pr_region_controller_0/altera_pr_region_controller_171/synth/ghrd_10as066n2_pr_region_controller_0_altera_pr_region_controller_171_lvntgla.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/opt/intelFPGA_pro/17.1/ip/altera/altera_pr_region_controller/top/altera_pr_region_controller_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="/opt/intelFPGA_pro/17.1/ip/altera/altera_pr_region_controller/freeze_control/altera_freeze_control_hw.tcl" />
   <file
       path="/opt/intelFPGA_pro/17.1/ip/altera/altera_pr_region_controller/conduit_merger/altera_conduit_merger_hw.tcl" />
   <file
       path="/opt/intelFPGA_pro/17.1/ip/altera/altera_pr_region_controller/freeze_csr/altera_freeze_csr_hw.tcl" />
  </childSourceFiles>
  <instantiator
     instantiator="ghrd_10as066n2_pr_region_controller_0"
     as="pr_region_controller_0" />
  <messages>
   <message level="Info" culprit="ghrd_10as066n2_pr_region_controller_0">"Generating: ghrd_10as066n2_pr_region_controller_0_altera_pr_region_controller_171_lvntgla"</message>
   <message level="Info" culprit="ghrd_10as066n2_pr_region_controller_0">"Generating: altera_freeze_control"</message>
   <message level="Info" culprit="ghrd_10as066n2_pr_region_controller_0">"Generating: ghrd_10as066n2_pr_region_controller_0_altera_conduit_merger_171_nva7cjy"</message>
   <message level="Info" culprit="ghrd_10as066n2_pr_region_controller_0">"Generating: altera_freeze_csr"</message>
  </messages>
 </entity>
 <entity
   kind="altera_freeze_control"
   version="17.1"
   name="altera_freeze_control">
  <parameter name="NUM_INTF_BRIDGE" value="2" />
  <generatedFiles>
   <file
       path="/home/tianzhao/quartus_17_fringe_ref/a10_soc_devkit_ghrd/ip/ghrd_10as066n2/ghrd_10as066n2_pr_region_controller_0/altera_freeze_control_171/synth/altera_freeze_control.sv"
       attributes="TOP_LEVEL_FILE" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/tianzhao/quartus_17_fringe_ref/a10_soc_devkit_ghrd/ip/ghrd_10as066n2/ghrd_10as066n2_pr_region_controller_0/altera_freeze_control_171/synth/altera_freeze_control.sv"
       attributes="TOP_LEVEL_FILE" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/opt/intelFPGA_pro/17.1/ip/altera/altera_pr_region_controller/freeze_control/altera_freeze_control_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="ghrd_10as066n2_pr_region_controller_0_altera_pr_region_controller_171_lvntgla"
     as="freeze_control" />
  <messages>
   <message level="Info" culprit="ghrd_10as066n2_pr_region_controller_0">"Generating: altera_freeze_control"</message>
  </messages>
 </entity>
 <entity
   kind="altera_conduit_merger"
   version="17.1"
   name="ghrd_10as066n2_pr_region_controller_0_altera_conduit_merger_171_nva7cjy">
  <parameter name="ENABLE_PR_REGION_FREEZE" value="false" />
  <parameter name="NUM_PR_REGION_RAM" value="1" />
  <parameter name="NUM_INTF_BRIDGE" value="2" />
  <generatedFiles>
   <file
       path="/home/tianzhao/quartus_17_fringe_ref/a10_soc_devkit_ghrd/ip/ghrd_10as066n2/ghrd_10as066n2_pr_region_controller_0/altera_conduit_merger_171/synth/ghrd_10as066n2_pr_region_controller_0_altera_conduit_merger_171_nva7cjy.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/tianzhao/quartus_17_fringe_ref/a10_soc_devkit_ghrd/ip/ghrd_10as066n2/ghrd_10as066n2_pr_region_controller_0/altera_conduit_merger_171/synth/ghrd_10as066n2_pr_region_controller_0_altera_conduit_merger_171_nva7cjy.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/opt/intelFPGA_pro/17.1/ip/altera/altera_pr_region_controller/conduit_merger/altera_conduit_merger_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="ghrd_10as066n2_pr_region_controller_0_altera_pr_region_controller_171_lvntgla"
     as="conduit_merger" />
  <messages>
   <message level="Info" culprit="ghrd_10as066n2_pr_region_controller_0">"Generating: ghrd_10as066n2_pr_region_controller_0_altera_conduit_merger_171_nva7cjy"</message>
  </messages>
 </entity>
 <entity kind="altera_freeze_csr" version="17.1" name="altera_freeze_csr">
  <parameter name="ENABLE_IRQ" value="false" />
  <parameter name="NUM_INTF_BRIDGE" value="2" />
  <generatedFiles>
   <file
       path="/home/tianzhao/quartus_17_fringe_ref/a10_soc_devkit_ghrd/ip/ghrd_10as066n2/ghrd_10as066n2_pr_region_controller_0/altera_freeze_csr_171/synth/altera_freeze_csr.sv"
       attributes="TOP_LEVEL_FILE" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/tianzhao/quartus_17_fringe_ref/a10_soc_devkit_ghrd/ip/ghrd_10as066n2/ghrd_10as066n2_pr_region_controller_0/altera_freeze_csr_171/synth/altera_freeze_csr.sv"
       attributes="TOP_LEVEL_FILE" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/opt/intelFPGA_pro/17.1/ip/altera/altera_pr_region_controller/freeze_csr/altera_freeze_csr_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="ghrd_10as066n2_pr_region_controller_0_altera_pr_region_controller_171_lvntgla"
     as="freeze_csr" />
  <messages>
   <message level="Info" culprit="ghrd_10as066n2_pr_region_controller_0">"Generating: altera_freeze_csr"</message>
  </messages>
 </entity>
</deploy>
