<stg><name>image_processing</name>


<trans_list>

<trans id="57" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="58" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="59" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="60" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="61" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="62" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="63" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="64" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="76" from="9" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="77" from="9" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="74" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="75" from="11" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="69" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="70" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="71" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="72" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="17" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:7 %out_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %out_r

]]></Node>
<StgValue><ssdm name="out_read"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:8 %in_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %in_r

]]></Node>
<StgValue><ssdm name="in_read"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:9 %trunc_ln14_2 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %in_read, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln14_2"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="64" op_0_bw="62">
<![CDATA[
:10 %sext_ln14 = sext i62 %trunc_ln14_2

]]></Node>
<StgValue><ssdm name="sext_ln14"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:11 %trunc_ln14_3 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %out_read, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln14_3"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="64" op_0_bw="62">
<![CDATA[
:12 %sext_ln14_1 = sext i62 %trunc_ln14_3

]]></Node>
<StgValue><ssdm name="sext_ln14_1"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:13 %gmem_addr = getelementptr i32 %gmem, i64 %sext_ln14

]]></Node>
<StgValue><ssdm name="gmem_addr"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:14 %gmem_addr_1 = getelementptr i32 %gmem, i64 %sext_ln14_1

]]></Node>
<StgValue><ssdm name="gmem_addr_1"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="25" st_id="2" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:15 %gmem_addr_2_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 3000

]]></Node>
<StgValue><ssdm name="gmem_addr_2_rd_req"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:16 %gmem_addr_3_wr_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 3000

]]></Node>
<StgValue><ssdm name="gmem_addr_3_wr_req"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="27" st_id="3" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:15 %gmem_addr_2_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 3000

]]></Node>
<StgValue><ssdm name="gmem_addr_2_rd_req"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="28" st_id="4" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:15 %gmem_addr_2_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 3000

]]></Node>
<StgValue><ssdm name="gmem_addr_2_rd_req"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="29" st_id="5" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:15 %gmem_addr_2_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 3000

]]></Node>
<StgValue><ssdm name="gmem_addr_2_rd_req"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="30" st_id="6" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:15 %gmem_addr_2_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 3000

]]></Node>
<StgValue><ssdm name="gmem_addr_2_rd_req"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="31" st_id="7" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:15 %gmem_addr_2_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 3000

]]></Node>
<StgValue><ssdm name="gmem_addr_2_rd_req"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="32" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0 %spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_7

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="33" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_9, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_0, void @empty_1, void @empty, i32 16, i32 16, i32 16, i32 16, void @empty, void @empty

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="34" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:2 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="35" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %in_r, void @empty_10, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_2, void @empty_3, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty_4

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="36" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %in_r, void @empty_5, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty_4

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="37" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out_r, void @empty_10, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_2, void @empty_6, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty_4

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="38" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out_r, void @empty_5, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty_4

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="39" st_id="8" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:15 %gmem_addr_2_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 3000

]]></Node>
<StgValue><ssdm name="gmem_addr_2_rd_req"/></StgValue>
</operation>

<operation id="40" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0">
<![CDATA[
:17 %br_ln12 = br void

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="41" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0">
<![CDATA[
:0 %i = phi i12 %add_ln12, void %.split, i12 0, void

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="42" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:1 %add_ln12 = add i12 %i, i12 1

]]></Node>
<StgValue><ssdm name="add_ln12"/></StgValue>
</operation>

<operation id="43" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="44" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
:3 %icmp_ln12 = icmp_eq  i12 %i, i12 3000

]]></Node>
<StgValue><ssdm name="icmp_ln12"/></StgValue>
</operation>

<operation id="45" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 3000, i64 3000, i64 3000

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="46" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln12 = br i1 %icmp_ln12, void %.split, void

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="47" st_id="10" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
.split:1 %gmem_addr_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_read"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="48" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split:0 %specloopname_ln12 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8

]]></Node>
<StgValue><ssdm name="specloopname_ln12"/></StgValue>
</operation>

<operation id="49" st_id="11" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0" op_5_bw="0">
<![CDATA[
.split:2 %write_ln14 = write void @_ssdm_op_Write.m_axi.i32P1A, i32 %gmem_addr_1, i32 %gmem_addr_read, i4 15

]]></Node>
<StgValue><ssdm name="write_ln14"/></StgValue>
</operation>

<operation id="50" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0">
<![CDATA[
.split:3 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="51" st_id="12" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:0 %gmem_addr_3_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_1

]]></Node>
<StgValue><ssdm name="gmem_addr_3_wr_resp"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="52" st_id="13" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:0 %gmem_addr_3_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_1

]]></Node>
<StgValue><ssdm name="gmem_addr_3_wr_resp"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="53" st_id="14" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:0 %gmem_addr_3_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_1

]]></Node>
<StgValue><ssdm name="gmem_addr_3_wr_resp"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="54" st_id="15" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:0 %gmem_addr_3_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_1

]]></Node>
<StgValue><ssdm name="gmem_addr_3_wr_resp"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="55" st_id="16" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:0 %gmem_addr_3_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_1

]]></Node>
<StgValue><ssdm name="gmem_addr_3_wr_resp"/></StgValue>
</operation>

<operation id="56" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0">
<![CDATA[
:1 %ret_ln17 = ret

]]></Node>
<StgValue><ssdm name="ret_ln17"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="78" name="gmem" dir="2" iftype="4">
<core>NULL</core><StgValue><ssdm name="gmem"/></StgValue>
</port>
<port id="79" name="in_r" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="in_r"/></StgValue>
</port>
<port id="80" name="out_r" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="out_r"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="82" from="_ssdm_op_Read.s_axilite.i64" to="out_read" fromId="81" toId="17">
</dataflow>
<dataflow id="83" from="out_r" to="out_read" fromId="80" toId="17">
</dataflow>
<dataflow id="84" from="_ssdm_op_Read.s_axilite.i64" to="in_read" fromId="81" toId="18">
</dataflow>
<dataflow id="85" from="in_r" to="in_read" fromId="79" toId="18">
</dataflow>
<dataflow id="87" from="_ssdm_op_PartSelect.i62.i64.i32.i32" to="trunc_ln14_2" fromId="86" toId="19">
</dataflow>
<dataflow id="88" from="in_read" to="trunc_ln14_2" fromId="18" toId="19">
</dataflow>
<dataflow id="90" from="StgValue_89" to="trunc_ln14_2" fromId="89" toId="19">
</dataflow>
<dataflow id="92" from="StgValue_91" to="trunc_ln14_2" fromId="91" toId="19">
</dataflow>
<dataflow id="93" from="trunc_ln14_2" to="sext_ln14" fromId="19" toId="20">
</dataflow>
<dataflow id="94" from="_ssdm_op_PartSelect.i62.i64.i32.i32" to="trunc_ln14_3" fromId="86" toId="21">
</dataflow>
<dataflow id="95" from="out_read" to="trunc_ln14_3" fromId="17" toId="21">
</dataflow>
<dataflow id="96" from="StgValue_89" to="trunc_ln14_3" fromId="89" toId="21">
</dataflow>
<dataflow id="97" from="StgValue_91" to="trunc_ln14_3" fromId="91" toId="21">
</dataflow>
<dataflow id="98" from="trunc_ln14_3" to="sext_ln14_1" fromId="21" toId="22">
</dataflow>
<dataflow id="99" from="gmem" to="gmem_addr" fromId="78" toId="23">
</dataflow>
<dataflow id="100" from="sext_ln14" to="gmem_addr" fromId="20" toId="23">
</dataflow>
<dataflow id="101" from="gmem" to="gmem_addr_1" fromId="78" toId="24">
</dataflow>
<dataflow id="102" from="sext_ln14_1" to="gmem_addr_1" fromId="22" toId="24">
</dataflow>
<dataflow id="104" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_addr_2_rd_req" fromId="103" toId="25">
</dataflow>
<dataflow id="105" from="gmem_addr" to="gmem_addr_2_rd_req" fromId="23" toId="25">
</dataflow>
<dataflow id="107" from="StgValue_106" to="gmem_addr_2_rd_req" fromId="106" toId="25">
</dataflow>
<dataflow id="109" from="_ssdm_op_WriteReq.m_axi.i32P1A" to="gmem_addr_3_wr_req" fromId="108" toId="26">
</dataflow>
<dataflow id="110" from="gmem_addr_1" to="gmem_addr_3_wr_req" fromId="24" toId="26">
</dataflow>
<dataflow id="111" from="StgValue_106" to="gmem_addr_3_wr_req" fromId="106" toId="26">
</dataflow>
<dataflow id="112" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_addr_2_rd_req" fromId="103" toId="27">
</dataflow>
<dataflow id="113" from="gmem_addr" to="gmem_addr_2_rd_req" fromId="23" toId="27">
</dataflow>
<dataflow id="114" from="StgValue_106" to="gmem_addr_2_rd_req" fromId="106" toId="27">
</dataflow>
<dataflow id="115" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_addr_2_rd_req" fromId="103" toId="28">
</dataflow>
<dataflow id="116" from="gmem_addr" to="gmem_addr_2_rd_req" fromId="23" toId="28">
</dataflow>
<dataflow id="117" from="StgValue_106" to="gmem_addr_2_rd_req" fromId="106" toId="28">
</dataflow>
<dataflow id="118" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_addr_2_rd_req" fromId="103" toId="29">
</dataflow>
<dataflow id="119" from="gmem_addr" to="gmem_addr_2_rd_req" fromId="23" toId="29">
</dataflow>
<dataflow id="120" from="StgValue_106" to="gmem_addr_2_rd_req" fromId="106" toId="29">
</dataflow>
<dataflow id="121" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_addr_2_rd_req" fromId="103" toId="30">
</dataflow>
<dataflow id="122" from="gmem_addr" to="gmem_addr_2_rd_req" fromId="23" toId="30">
</dataflow>
<dataflow id="123" from="StgValue_106" to="gmem_addr_2_rd_req" fromId="106" toId="30">
</dataflow>
<dataflow id="124" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_addr_2_rd_req" fromId="103" toId="31">
</dataflow>
<dataflow id="125" from="gmem_addr" to="gmem_addr_2_rd_req" fromId="23" toId="31">
</dataflow>
<dataflow id="126" from="StgValue_106" to="gmem_addr_2_rd_req" fromId="106" toId="31">
</dataflow>
<dataflow id="128" from="_ssdm_op_SpecTopModule" to="spectopmodule_ln0" fromId="127" toId="32">
</dataflow>
<dataflow id="130" from="empty_7" to="spectopmodule_ln0" fromId="129" toId="32">
</dataflow>
<dataflow id="132" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="131" toId="33">
</dataflow>
<dataflow id="133" from="gmem" to="specinterface_ln0" fromId="78" toId="33">
</dataflow>
<dataflow id="135" from="empty_9" to="specinterface_ln0" fromId="134" toId="33">
</dataflow>
<dataflow id="137" from="StgValue_136" to="specinterface_ln0" fromId="136" toId="33">
</dataflow>
<dataflow id="138" from="StgValue_136" to="specinterface_ln0" fromId="136" toId="33">
</dataflow>
<dataflow id="140" from="empty" to="specinterface_ln0" fromId="139" toId="33">
</dataflow>
<dataflow id="141" from="StgValue_136" to="specinterface_ln0" fromId="136" toId="33">
</dataflow>
<dataflow id="142" from="StgValue_136" to="specinterface_ln0" fromId="136" toId="33">
</dataflow>
<dataflow id="144" from="empty_0" to="specinterface_ln0" fromId="143" toId="33">
</dataflow>
<dataflow id="146" from="empty_1" to="specinterface_ln0" fromId="145" toId="33">
</dataflow>
<dataflow id="147" from="empty" to="specinterface_ln0" fromId="139" toId="33">
</dataflow>
<dataflow id="149" from="StgValue_148" to="specinterface_ln0" fromId="148" toId="33">
</dataflow>
<dataflow id="150" from="StgValue_148" to="specinterface_ln0" fromId="148" toId="33">
</dataflow>
<dataflow id="151" from="StgValue_148" to="specinterface_ln0" fromId="148" toId="33">
</dataflow>
<dataflow id="152" from="StgValue_148" to="specinterface_ln0" fromId="148" toId="33">
</dataflow>
<dataflow id="153" from="empty" to="specinterface_ln0" fromId="139" toId="33">
</dataflow>
<dataflow id="154" from="empty" to="specinterface_ln0" fromId="139" toId="33">
</dataflow>
<dataflow id="156" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="155" toId="34">
</dataflow>
<dataflow id="157" from="gmem" to="specbitsmap_ln0" fromId="78" toId="34">
</dataflow>
<dataflow id="158" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="131" toId="35">
</dataflow>
<dataflow id="159" from="in_r" to="specinterface_ln0" fromId="79" toId="35">
</dataflow>
<dataflow id="161" from="empty_10" to="specinterface_ln0" fromId="160" toId="35">
</dataflow>
<dataflow id="162" from="StgValue_136" to="specinterface_ln0" fromId="136" toId="35">
</dataflow>
<dataflow id="163" from="StgValue_136" to="specinterface_ln0" fromId="136" toId="35">
</dataflow>
<dataflow id="164" from="empty" to="specinterface_ln0" fromId="139" toId="35">
</dataflow>
<dataflow id="165" from="StgValue_136" to="specinterface_ln0" fromId="136" toId="35">
</dataflow>
<dataflow id="166" from="StgValue_136" to="specinterface_ln0" fromId="136" toId="35">
</dataflow>
<dataflow id="168" from="empty_2" to="specinterface_ln0" fromId="167" toId="35">
</dataflow>
<dataflow id="170" from="empty_3" to="specinterface_ln0" fromId="169" toId="35">
</dataflow>
<dataflow id="171" from="empty" to="specinterface_ln0" fromId="139" toId="35">
</dataflow>
<dataflow id="172" from="StgValue_136" to="specinterface_ln0" fromId="136" toId="35">
</dataflow>
<dataflow id="173" from="StgValue_136" to="specinterface_ln0" fromId="136" toId="35">
</dataflow>
<dataflow id="174" from="StgValue_136" to="specinterface_ln0" fromId="136" toId="35">
</dataflow>
<dataflow id="175" from="StgValue_136" to="specinterface_ln0" fromId="136" toId="35">
</dataflow>
<dataflow id="176" from="empty" to="specinterface_ln0" fromId="139" toId="35">
</dataflow>
<dataflow id="178" from="empty_4" to="specinterface_ln0" fromId="177" toId="35">
</dataflow>
<dataflow id="179" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="131" toId="36">
</dataflow>
<dataflow id="180" from="in_r" to="specinterface_ln0" fromId="79" toId="36">
</dataflow>
<dataflow id="182" from="empty_5" to="specinterface_ln0" fromId="181" toId="36">
</dataflow>
<dataflow id="183" from="StgValue_136" to="specinterface_ln0" fromId="136" toId="36">
</dataflow>
<dataflow id="184" from="StgValue_136" to="specinterface_ln0" fromId="136" toId="36">
</dataflow>
<dataflow id="185" from="empty" to="specinterface_ln0" fromId="139" toId="36">
</dataflow>
<dataflow id="186" from="StgValue_136" to="specinterface_ln0" fromId="136" toId="36">
</dataflow>
<dataflow id="187" from="StgValue_136" to="specinterface_ln0" fromId="136" toId="36">
</dataflow>
<dataflow id="188" from="empty" to="specinterface_ln0" fromId="139" toId="36">
</dataflow>
<dataflow id="189" from="empty" to="specinterface_ln0" fromId="139" toId="36">
</dataflow>
<dataflow id="190" from="empty" to="specinterface_ln0" fromId="139" toId="36">
</dataflow>
<dataflow id="191" from="StgValue_136" to="specinterface_ln0" fromId="136" toId="36">
</dataflow>
<dataflow id="192" from="StgValue_136" to="specinterface_ln0" fromId="136" toId="36">
</dataflow>
<dataflow id="193" from="StgValue_136" to="specinterface_ln0" fromId="136" toId="36">
</dataflow>
<dataflow id="194" from="StgValue_136" to="specinterface_ln0" fromId="136" toId="36">
</dataflow>
<dataflow id="195" from="empty" to="specinterface_ln0" fromId="139" toId="36">
</dataflow>
<dataflow id="196" from="empty_4" to="specinterface_ln0" fromId="177" toId="36">
</dataflow>
<dataflow id="197" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="131" toId="37">
</dataflow>
<dataflow id="198" from="out_r" to="specinterface_ln0" fromId="80" toId="37">
</dataflow>
<dataflow id="199" from="empty_10" to="specinterface_ln0" fromId="160" toId="37">
</dataflow>
<dataflow id="200" from="StgValue_136" to="specinterface_ln0" fromId="136" toId="37">
</dataflow>
<dataflow id="201" from="StgValue_136" to="specinterface_ln0" fromId="136" toId="37">
</dataflow>
<dataflow id="202" from="empty" to="specinterface_ln0" fromId="139" toId="37">
</dataflow>
<dataflow id="203" from="StgValue_136" to="specinterface_ln0" fromId="136" toId="37">
</dataflow>
<dataflow id="204" from="StgValue_136" to="specinterface_ln0" fromId="136" toId="37">
</dataflow>
<dataflow id="205" from="empty_2" to="specinterface_ln0" fromId="167" toId="37">
</dataflow>
<dataflow id="207" from="empty_6" to="specinterface_ln0" fromId="206" toId="37">
</dataflow>
<dataflow id="208" from="empty" to="specinterface_ln0" fromId="139" toId="37">
</dataflow>
<dataflow id="209" from="StgValue_136" to="specinterface_ln0" fromId="136" toId="37">
</dataflow>
<dataflow id="210" from="StgValue_136" to="specinterface_ln0" fromId="136" toId="37">
</dataflow>
<dataflow id="211" from="StgValue_136" to="specinterface_ln0" fromId="136" toId="37">
</dataflow>
<dataflow id="212" from="StgValue_136" to="specinterface_ln0" fromId="136" toId="37">
</dataflow>
<dataflow id="213" from="empty" to="specinterface_ln0" fromId="139" toId="37">
</dataflow>
<dataflow id="214" from="empty_4" to="specinterface_ln0" fromId="177" toId="37">
</dataflow>
<dataflow id="215" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="131" toId="38">
</dataflow>
<dataflow id="216" from="out_r" to="specinterface_ln0" fromId="80" toId="38">
</dataflow>
<dataflow id="217" from="empty_5" to="specinterface_ln0" fromId="181" toId="38">
</dataflow>
<dataflow id="218" from="StgValue_136" to="specinterface_ln0" fromId="136" toId="38">
</dataflow>
<dataflow id="219" from="StgValue_136" to="specinterface_ln0" fromId="136" toId="38">
</dataflow>
<dataflow id="220" from="empty" to="specinterface_ln0" fromId="139" toId="38">
</dataflow>
<dataflow id="221" from="StgValue_136" to="specinterface_ln0" fromId="136" toId="38">
</dataflow>
<dataflow id="222" from="StgValue_136" to="specinterface_ln0" fromId="136" toId="38">
</dataflow>
<dataflow id="223" from="empty" to="specinterface_ln0" fromId="139" toId="38">
</dataflow>
<dataflow id="224" from="empty" to="specinterface_ln0" fromId="139" toId="38">
</dataflow>
<dataflow id="225" from="empty" to="specinterface_ln0" fromId="139" toId="38">
</dataflow>
<dataflow id="226" from="StgValue_136" to="specinterface_ln0" fromId="136" toId="38">
</dataflow>
<dataflow id="227" from="StgValue_136" to="specinterface_ln0" fromId="136" toId="38">
</dataflow>
<dataflow id="228" from="StgValue_136" to="specinterface_ln0" fromId="136" toId="38">
</dataflow>
<dataflow id="229" from="StgValue_136" to="specinterface_ln0" fromId="136" toId="38">
</dataflow>
<dataflow id="230" from="empty" to="specinterface_ln0" fromId="139" toId="38">
</dataflow>
<dataflow id="231" from="empty_4" to="specinterface_ln0" fromId="177" toId="38">
</dataflow>
<dataflow id="232" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_addr_2_rd_req" fromId="103" toId="39">
</dataflow>
<dataflow id="233" from="gmem_addr" to="gmem_addr_2_rd_req" fromId="23" toId="39">
</dataflow>
<dataflow id="234" from="StgValue_106" to="gmem_addr_2_rd_req" fromId="106" toId="39">
</dataflow>
<dataflow id="235" from="add_ln12" to="i" fromId="42" toId="41">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="236" from="br_ln0" to="i" fromId="50" toId="41">
<BackEdge/>
</dataflow>
<dataflow id="238" from="StgValue_237" to="i" fromId="237" toId="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="239" from="br_ln12" to="i" fromId="40" toId="41">
</dataflow>
<dataflow id="240" from="i" to="add_ln12" fromId="41" toId="42">
</dataflow>
<dataflow id="242" from="StgValue_241" to="add_ln12" fromId="241" toId="42">
</dataflow>
<dataflow id="244" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="243" toId="43">
</dataflow>
<dataflow id="246" from="StgValue_245" to="specpipeline_ln0" fromId="245" toId="43">
</dataflow>
<dataflow id="247" from="StgValue_136" to="specpipeline_ln0" fromId="136" toId="43">
</dataflow>
<dataflow id="249" from="StgValue_248" to="specpipeline_ln0" fromId="248" toId="43">
</dataflow>
<dataflow id="250" from="StgValue_136" to="specpipeline_ln0" fromId="136" toId="43">
</dataflow>
<dataflow id="252" from="p_str" to="specpipeline_ln0" fromId="251" toId="43">
</dataflow>
<dataflow id="253" from="i" to="icmp_ln12" fromId="41" toId="44">
</dataflow>
<dataflow id="255" from="StgValue_254" to="icmp_ln12" fromId="254" toId="44">
</dataflow>
<dataflow id="257" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="256" toId="45">
</dataflow>
<dataflow id="259" from="StgValue_258" to="empty" fromId="258" toId="45">
</dataflow>
<dataflow id="260" from="StgValue_258" to="empty" fromId="258" toId="45">
</dataflow>
<dataflow id="261" from="StgValue_258" to="empty" fromId="258" toId="45">
</dataflow>
<dataflow id="262" from="icmp_ln12" to="br_ln12" fromId="44" toId="46">
</dataflow>
<dataflow id="264" from="_ssdm_op_Read.m_axi.i32P1A" to="gmem_addr_read" fromId="263" toId="47">
</dataflow>
<dataflow id="265" from="gmem_addr" to="gmem_addr_read" fromId="23" toId="47">
</dataflow>
<dataflow id="267" from="_ssdm_op_SpecLoopName" to="specloopname_ln12" fromId="266" toId="48">
</dataflow>
<dataflow id="269" from="empty_8" to="specloopname_ln12" fromId="268" toId="48">
</dataflow>
<dataflow id="271" from="_ssdm_op_Write.m_axi.i32P1A" to="write_ln14" fromId="270" toId="49">
</dataflow>
<dataflow id="272" from="gmem_addr_1" to="write_ln14" fromId="24" toId="49">
</dataflow>
<dataflow id="273" from="gmem_addr_read" to="write_ln14" fromId="47" toId="49">
</dataflow>
<dataflow id="275" from="StgValue_274" to="write_ln14" fromId="274" toId="49">
</dataflow>
<dataflow id="277" from="_ssdm_op_WriteResp.m_axi.i32P1A" to="gmem_addr_3_wr_resp" fromId="276" toId="51">
</dataflow>
<dataflow id="278" from="gmem_addr_1" to="gmem_addr_3_wr_resp" fromId="24" toId="51">
</dataflow>
<dataflow id="279" from="_ssdm_op_WriteResp.m_axi.i32P1A" to="gmem_addr_3_wr_resp" fromId="276" toId="52">
</dataflow>
<dataflow id="280" from="gmem_addr_1" to="gmem_addr_3_wr_resp" fromId="24" toId="52">
</dataflow>
<dataflow id="281" from="_ssdm_op_WriteResp.m_axi.i32P1A" to="gmem_addr_3_wr_resp" fromId="276" toId="53">
</dataflow>
<dataflow id="282" from="gmem_addr_1" to="gmem_addr_3_wr_resp" fromId="24" toId="53">
</dataflow>
<dataflow id="283" from="_ssdm_op_WriteResp.m_axi.i32P1A" to="gmem_addr_3_wr_resp" fromId="276" toId="54">
</dataflow>
<dataflow id="284" from="gmem_addr_1" to="gmem_addr_3_wr_resp" fromId="24" toId="54">
</dataflow>
<dataflow id="285" from="_ssdm_op_WriteResp.m_axi.i32P1A" to="gmem_addr_3_wr_resp" fromId="276" toId="55">
</dataflow>
<dataflow id="286" from="gmem_addr_1" to="gmem_addr_3_wr_resp" fromId="24" toId="55">
</dataflow>
<dataflow id="287" from="icmp_ln12" to="StgValue_10" fromId="44" toId="10">
</dataflow>
<dataflow id="288" from="icmp_ln12" to="StgValue_11" fromId="44" toId="11">
</dataflow>
<dataflow id="289" from="icmp_ln12" to="StgValue_9" fromId="44" toId="9">
</dataflow>
</dataflows>


</stg>
