
---------- Begin Simulation Statistics ----------
final_tick                                83226343500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 389404                       # Simulator instruction rate (inst/s)
host_mem_usage                                 669568                       # Number of bytes of host memory used
host_op_rate                                   390168                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   256.80                       # Real time elapsed on the host
host_tick_rate                              324086193                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100196356                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.083226                       # Number of seconds simulated
sim_ticks                                 83226343500                       # Number of ticks simulated
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100196356                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.664527                       # CPI: cycles per instruction
system.cpu.discardedOps                        189402                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                        33793809                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.600771                       # IPC: instructions per cycle
system.cpu.numCycles                        166452687                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46526863     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20723      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42690537     42.61%     89.06% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10958215     10.94%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196356                       # Class of committed instruction
system.cpu.tickCycles                       132658878                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       168651                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        370452                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           71                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       634874                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          529                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1271260                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            529                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                 4485848                       # Number of BP lookups
system.cpu.branchPred.condPredicted           3735536                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             80999                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2103813                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2101812                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.904887                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   65380                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 14                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             693                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                288                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              405                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          171                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     51373465                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51373465                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51373975                       # number of overall hits
system.cpu.dcache.overall_hits::total        51373975                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       690211                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         690211                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       698120                       # number of overall misses
system.cpu.dcache.overall_misses::total        698120                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  24057656000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  24057656000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  24057656000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  24057656000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52063676                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52063676                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52072095                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52072095                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.013257                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.013257                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.013407                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.013407                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 34855.509402                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 34855.509402                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 34460.631410                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 34460.631410                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       216473                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              3242                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    66.771437                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       559710                       # number of writebacks
system.cpu.dcache.writebacks::total            559710                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        62409                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        62409                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        62409                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        62409                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       627802                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       627802                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       635707                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       635707                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  21821364500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  21821364500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  22519791499                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  22519791499                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.012058                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.012058                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.012208                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.012208                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 34758.354545                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 34758.354545                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 35424.797114                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 35424.797114                       # average overall mshr miss latency
system.cpu.dcache.replacements                 634683                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40759828                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40759828                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       354766                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        354766                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   8547543000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   8547543000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41114594                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41114594                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.008629                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.008629                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 24093.467243                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 24093.467243                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          555                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          555                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       354211                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       354211                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   8169659000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   8169659000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.008615                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.008615                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 23064.385352                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 23064.385352                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10613637                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10613637                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       335445                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       335445                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  15510113000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  15510113000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10949082                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10949082                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.030637                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.030637                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 46237.424913                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 46237.424913                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        61854                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        61854                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       273591                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       273591                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  13651705500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  13651705500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.024988                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.024988                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 49898.225819                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 49898.225819                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          510                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           510                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7909                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7909                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.939423                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.939423                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         7905                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         7905                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    698426999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    698426999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.938948                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.938948                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 88352.561543                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 88352.561543                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  83226343500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1007.838434                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52009758                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            635707                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             81.814040                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1007.838434                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.984217                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.984217                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           88                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          539                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          392                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         208924391                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        208924391                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  83226343500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  83226343500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  83226343500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            42685869                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           43474951                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          11024869                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     10277987                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         10277987                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     10277987                       # number of overall hits
system.cpu.icache.overall_hits::total        10277987                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          681                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            681                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          681                       # number of overall misses
system.cpu.icache.overall_misses::total           681                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     53365000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     53365000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     53365000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     53365000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     10278668                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     10278668                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     10278668                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     10278668                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000066                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000066                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000066                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000066                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 78362.701909                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 78362.701909                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 78362.701909                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 78362.701909                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          189                       # number of writebacks
system.cpu.icache.writebacks::total               189                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          681                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          681                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          681                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          681                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     52684000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     52684000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     52684000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     52684000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000066                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000066                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000066                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000066                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 77362.701909                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 77362.701909                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 77362.701909                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 77362.701909                       # average overall mshr miss latency
system.cpu.icache.replacements                    189                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     10277987                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        10277987                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          681                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           681                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     53365000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     53365000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     10278668                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     10278668                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000066                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000066                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 78362.701909                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 78362.701909                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          681                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          681                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     52684000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     52684000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000066                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000066                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 77362.701909                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 77362.701909                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  83226343500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           442.102667                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            10278668                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               681                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          15093.491924                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   442.102667                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.863482                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.863482                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          492                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          107                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          385                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.960938                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          41115353                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         41115353                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  83226343500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  83226343500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  83226343500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON  83226343500                       # Cumulative time (in ticks) in various power states
system.cpu.thread0.numInsts                 100000001                       # Number of Instructions committed
system.cpu.thread0.numOps                   100196356                       # Number of Ops committed
system.cpu.thread0.numMemRefs                       0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                   22                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               434554                       # number of demand (read+write) hits
system.l2.demand_hits::total                   434576                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  22                       # number of overall hits
system.l2.overall_hits::.cpu.data              434554                       # number of overall hits
system.l2.overall_hits::total                  434576                       # number of overall hits
system.l2.demand_misses::.cpu.inst                659                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             201153                       # number of demand (read+write) misses
system.l2.demand_misses::total                 201812                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               659                       # number of overall misses
system.l2.overall_misses::.cpu.data            201153                       # number of overall misses
system.l2.overall_misses::total                201812                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     51412000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  17000347500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      17051759500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     51412000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  17000347500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     17051759500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              681                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           635707                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               636388                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             681                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          635707                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              636388                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.967695                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.316424                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.317121                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.967695                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.316424                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.317121                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 78015.174507                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 84514.511342                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 84493.288308                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 78015.174507                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 84514.511342                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 84493.288308                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              111064                       # number of writebacks
system.l2.writebacks::total                    111064                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   6                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  6                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           659                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        201147                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            201806                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          659                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       201147                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           201806                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     44822000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  14988500000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  15033322000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     44822000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  14988500000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  15033322000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.967695                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.316415                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.317112                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.967695                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.316415                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.317112                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 68015.174507                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 74515.155583                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 74493.929814                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 68015.174507                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 74515.155583                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 74493.929814                       # average overall mshr miss latency
system.l2.replacements                         169175                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       559710                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           559710                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       559710                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       559710                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          184                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              184                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          184                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          184                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data            137507                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                137507                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          136084                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              136084                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  11796022500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   11796022500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        273591                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            273591                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.497399                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.497399                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 86681.920725                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 86681.920725                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       136084                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         136084                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  10435182500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  10435182500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.497399                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.497399                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 76681.920725                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 76681.920725                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             22                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 22                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          659                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              659                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     51412000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     51412000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          681                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            681                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.967695                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.967695                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 78015.174507                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78015.174507                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          659                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          659                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     44822000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     44822000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.967695                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.967695                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 68015.174507                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68015.174507                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        297047                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            297047                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        65069                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           65069                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   5204325000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   5204325000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       362116                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        362116                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.179691                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.179691                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 79981.634880                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 79981.634880                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        65063                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        65063                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   4553317500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   4553317500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.179674                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.179674                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 69983.208582                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 69983.208582                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  83226343500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 31891.600828                       # Cycle average of tags in use
system.l2.tags.total_refs                     1271183                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    201943                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      6.294761                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      33.463826                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        79.183422                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     31778.953580                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001021                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.002416                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.969817                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.973254                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          137                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1170                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        15884                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        15577                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  10371455                       # Number of tag accesses
system.l2.tags.data_accesses                 10371455                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  83226343500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    111064.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       659.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    201102.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003562884500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         6650                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         6650                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              525121                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             104538                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      201806                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     111064                       # Number of write requests accepted
system.mem_ctrls.readBursts                    201806                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   111064                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     45                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.79                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                201806                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               111064                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  139323                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   59672                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    2423                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     342                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2198                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2230                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   5189                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   6617                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   6695                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   6734                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   6707                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   6716                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   6720                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   6702                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7187                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   6751                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   6692                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7218                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   6691                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   6672                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   6673                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   6651                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         6650                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      30.338496                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     23.834998                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     60.082528                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          6484     97.50%     97.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           37      0.56%     98.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383          127      1.91%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2432-2559            1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          6650                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         6650                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.697444                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.668644                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.996101                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             4406     66.26%     66.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               43      0.65%     66.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2016     30.32%     97.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              179      2.69%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                4      0.06%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          6650                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    2880                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                12915584                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7108096                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    155.19                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     85.41                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   83215980000                       # Total gap between requests
system.mem_ctrls.avgGap                     265976.22                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        42176                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     12870528                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      7106432                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 506762.621380813187                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 154644881.160734891891                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 85386810.247166514397                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          659                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       201147                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       111064                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     17824750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   6697212750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 1978504790000                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     27048.18                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     33295.12                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  17814096.29                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        42176                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     12873408                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      12915584                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        42176                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        42176                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      7108096                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      7108096                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          659                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       201147                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         201806                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       111064                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        111064                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       506763                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    154679486                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        155186248                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       506763                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       506763                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     85406804                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        85406804                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     85406804                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       506763                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    154679486                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       240593052                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               201761                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              111038                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        12894                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        12866                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        12767                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        12532                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        12599                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        12355                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        12586                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        12369                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        12461                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        12125                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        12589                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        12638                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        12775                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        12737                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        12792                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        12676                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         7055                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         7142                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         7057                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         6943                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         7022                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         6935                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         7117                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         6841                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         6788                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         6484                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         6888                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         6910                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         6993                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         6935                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         7001                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         6927                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              2932018750                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            1008805000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         6715037500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                14532.14                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           33282.14                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              138922                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              69989                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            68.85                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           63.03                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       103888                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   192.699215                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   112.425753                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   256.352648                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        68154     65.60%     65.60% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        14397     13.86%     79.46% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         2286      2.20%     81.66% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         1834      1.77%     83.43% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         9568      9.21%     92.64% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767         1228      1.18%     93.82% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          404      0.39%     94.21% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          358      0.34%     94.55% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         5659      5.45%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       103888                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              12912704                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            7106432                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              155.151644                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               85.386810                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    1.88                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.21                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.67                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               66.79                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  83226343500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       373793280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       198675840                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      720911520                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     292904640                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 6569272320.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  21599359410                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  13769981760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   43524898770                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   522.970215                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  35578216250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   2778880000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  44869247250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       367967040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       195579120                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      719662020                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     286713720                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 6569272320.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  21202882800                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  14103856800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   43445933820                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   522.021418                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  36449393250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   2778880000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  43998070250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  83226343500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              65722                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       111064                       # Transaction distribution
system.membus.trans_dist::CleanEvict            57582                       # Transaction distribution
system.membus.trans_dist::ReadExReq            136084                       # Transaction distribution
system.membus.trans_dist::ReadExResp           136084                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         65722                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       572258                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 572258                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     20023680                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                20023680                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            201806                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  201806    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              201806                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  83226343500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy           852412000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1086656500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.3                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            362797                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       670774                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          189                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          133084                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           273591                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          273591                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           681                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       362116                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1551                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      1906097                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               1907648                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        55680                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     76506688                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               76562368                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          169175                       # Total snoops (count)
system.tol2bus.snoopTraffic                   7108096                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           805563                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000747                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.027327                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 804961     99.93%     99.93% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    602      0.07%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             805563                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  83226343500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         1195529000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1021500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         953563494                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
