
module adder(
    input logic clk,
    input logic [7:0] a,
    input logic [7:0] b,
    output logic [8:0] sum
);
endmodule

module top;
    logic clk;
    logic [7:0] a[0:3], b[0:3];
    logic [8:0] sum[0:3];
    adder u_adder[0:3](/*clk:*/ clk, /*a:*/ a, /*b:*/ b, /*sum:*/ sum);
endmodule
