ModuleName MUXTEST
LanguageType Veirlog
GridInterval 8
MillimetersIn100RealScaledUnit 25
ZoomOutScale 64
NumberOfHorzPapaers 8
NumberOfVertPapaers 4
Parameters
End
Wires
Wire Name: w0
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 528 ,Y1: 376 ,X2: 576 ,Y2: 376
End
Branches
End
Wire Name: w2
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 352 ,Y1: 400 ,X2: 464 ,Y2: 400
End
Branches
End
Wire Name: w3
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 352 ,Y1: 384 ,X2: 464 ,Y2: 384
End
Branches
End
Wire Name: w4
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 352 ,Y1: 368 ,X2: 464 ,Y2: 368
End
Branches
End
Wire Name: w5
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 352 ,Y1: 352 ,X2: 464 ,Y2: 352
End
Branches
End
Wire Name: b6
LV: 1
RV: 0
Width: 2
Edges
Edge X1: 440 ,Y1: 488 ,X2: 544 ,Y2: 488
End
Branches
Branch Left: 488 ,Top: 488
BranchStrList
0
End
Branch Left: 504 ,Top: 488
BranchStrList
1
End
End
Wire Name: w7
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 488 ,Y1: 424 ,X2: 488 ,Y2: 488
End
Branches
End
Wire Name: w8
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 504 ,Y1: 432 ,X2: 504 ,Y2: 488
End
Branches
End
Wire Name: b8
LV: 3
RV: 0
Width: 4
Edges
Edge X1: 352 ,Y1: 336 ,X2: 352 ,Y2: 424
Edge X1: 336 ,Y1: 336 ,X2: 352 ,Y2: 336
End
Branches
Branch Left: 352 ,Top: 352
BranchStrList
0
End
Branch Left: 352 ,Top: 368
BranchStrList
1
End
Branch Left: 352 ,Top: 384
BranchStrList
2
End
Branch Left: 352 ,Top: 400
BranchStrList
3
End
End
End
Ports
Port Left: 440 Top: 488 ,Orientation: 0
Portname: e ,PortType: multibit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
1
,Width:
2
,RV:
0
Port Left: 576 Top: 376 ,Orientation: 0
Portname: out ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
0
,Width:
1
,RV:
0
Port Left: 336 Top: 336 ,Orientation: 0
Portname: i ,PortType: multibit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
3
,Width:
4
,RV:
0
End
Symbols
Symbol Left: 464 Top: 336
Name: s0
LibraryName: PNULib
IpName: PNU_MUX4
SymbolParameters
End
End
Texts
End
Links
End
