{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1615482946847 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1615482946857 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 11 12:15:46 2021 " "Processing started: Thu Mar 11 12:15:46 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1615482946857 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615482946857 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab3 -c lab3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab3 -c lab3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615482946858 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1615482948310 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1615482948311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serial_to_parallel.v 1 1 " "Found 1 design units, including 1 entities, in source file serial_to_parallel.v" { { "Info" "ISGN_ENTITY_NAME" "1 serial_to_parallel " "Found entity 1: serial_to_parallel" {  } { { "serial_to_parallel.v" "" { Text "C:/Users/Brian/Desktop/School_Assignments/T2/3TB4/labs/lab3/lab3/lab3_restored/serial_to_parallel.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615482965144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615482965144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "parallel_to_serial.v 1 1 " "Found 1 design units, including 1 entities, in source file parallel_to_serial.v" { { "Info" "ISGN_ENTITY_NAME" "1 parallel_to_serial " "Found entity 1: parallel_to_serial" {  } { { "parallel_to_serial.v" "" { Text "C:/Users/Brian/Desktop/School_Assignments/T2/3TB4/labs/lab3/lab3/lab3_restored/parallel_to_serial.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615482965151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615482965151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keytr.v 1 1 " "Found 1 design units, including 1 entities, in source file keytr.v" { { "Info" "ISGN_ENTITY_NAME" "1 keytr " "Found entity 1: keytr" {  } { { "keytr.v" "" { Text "C:/Users/Brian/Desktop/School_Assignments/T2/3TB4/labs/lab3/lab3/lab3_restored/keytr.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615482965158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615482965158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c.v 1 1 " "Found 1 design units, including 1 entities, in source file i2c.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c " "Found entity 1: i2c" {  } { { "i2c.v" "" { Text "C:/Users/Brian/Desktop/School_Assignments/T2/3TB4/labs/lab3/lab3/lab3_restored/i2c.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615482965164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615482965164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dsp_subsystem.v 1 1 " "Found 1 design units, including 1 entities, in source file dsp_subsystem.v" { { "Info" "ISGN_ENTITY_NAME" "1 dsp_subsystem " "Found entity 1: dsp_subsystem" {  } { { "dsp_subsystem.v" "" { Text "C:/Users/Brian/Desktop/School_Assignments/T2/3TB4/labs/lab3/lab3/lab3_restored/dsp_subsystem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615482965173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615482965173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_500.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_500.v" { { "Info" "ISGN_ENTITY_NAME" "1 CLOCK_500 " "Found entity 1: CLOCK_500" {  } { { "CLOCK_500.v" "" { Text "C:/Users/Brian/Desktop/School_Assignments/T2/3TB4/labs/lab3/lab3/lab3_restored/CLOCK_500.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615482965180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615482965180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3.v 1 1 " "Found 1 design units, including 1 entities, in source file lab3.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab3 " "Found entity 1: lab3" {  } { { "lab3.v" "" { Text "C:/Users/Brian/Desktop/School_Assignments/T2/3TB4/labs/lab3/lab3/lab3_restored/lab3.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615482965186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615482965186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftregister.v 1 1 " "Found 1 design units, including 1 entities, in source file shiftregister.v" { { "Info" "ISGN_ENTITY_NAME" "1 shiftregister " "Found entity 1: shiftregister" {  } { { "shiftregister.v" "" { Text "C:/Users/Brian/Desktop/School_Assignments/T2/3TB4/labs/lab3/lab3/lab3_restored/shiftregister.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615482965194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615482965194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_filter.v 1 1 " "Found 1 design units, including 1 entities, in source file fir_filter.v" { { "Info" "ISGN_ENTITY_NAME" "1 FIR_filter " "Found entity 1: FIR_filter" {  } { { "FIR_filter.v" "" { Text "C:/Users/Brian/Desktop/School_Assignments/T2/3TB4/labs/lab3/lab3/lab3_restored/FIR_filter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615482965201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615482965201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplier.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplier.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplier " "Found entity 1: multiplier" {  } { { "multiplier.v" "" { Text "C:/Users/Brian/Desktop/School_Assignments/T2/3TB4/labs/lab3/lab3/lab3_restored/multiplier.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615482965210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615482965210 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "FIR_filter.v(45) " "Verilog HDL Instantiation warning at FIR_filter.v(45): instance has no name" {  } { { "FIR_filter.v" "" { Text "C:/Users/Brian/Desktop/School_Assignments/T2/3TB4/labs/lab3/lab3/lab3_restored/FIR_filter.v" 45 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1615482965212 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "dsp_subsystem.v(15) " "Verilog HDL Instantiation warning at dsp_subsystem.v(15): instance has no name" {  } { { "dsp_subsystem.v" "" { Text "C:/Users/Brian/Desktop/School_Assignments/T2/3TB4/labs/lab3/lab3/lab3_restored/dsp_subsystem.v" 15 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1615482965212 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "dsp_subsystem.v(23) " "Verilog HDL Instantiation warning at dsp_subsystem.v(23): instance has no name" {  } { { "dsp_subsystem.v" "" { Text "C:/Users/Brian/Desktop/School_Assignments/T2/3TB4/labs/lab3/lab3/lab3_restored/dsp_subsystem.v" 23 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1615482965213 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab3 " "Elaborating entity \"lab3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1615482965323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLOCK_500 CLOCK_500:b2v_inst4 " "Elaborating entity \"CLOCK_500\" for hierarchy \"CLOCK_500:b2v_inst4\"" {  } { { "lab3.v" "b2v_inst4" { Text "C:/Users/Brian/Desktop/School_Assignments/T2/3TB4/labs/lab3/lab3/lab3_restored/lab3.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615482965327 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CLOCK_500.v(89) " "Verilog HDL assignment warning at CLOCK_500.v(89): truncated value with size 32 to match size of target (1)" {  } { { "CLOCK_500.v" "" { Text "C:/Users/Brian/Desktop/School_Assignments/T2/3TB4/labs/lab3/lab3/lab3_restored/CLOCK_500.v" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1615482965329 "|lab3|CLOCK_500:b2v_inst4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 CLOCK_500.v(105) " "Verilog HDL assignment warning at CLOCK_500.v(105): truncated value with size 32 to match size of target (6)" {  } { { "CLOCK_500.v" "" { Text "C:/Users/Brian/Desktop/School_Assignments/T2/3TB4/labs/lab3/lab3/lab3_restored/CLOCK_500.v" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1615482965330 "|lab3|CLOCK_500:b2v_inst4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 CLOCK_500.v(120) " "Verilog HDL assignment warning at CLOCK_500.v(120): truncated value with size 32 to match size of target (8)" {  } { { "CLOCK_500.v" "" { Text "C:/Users/Brian/Desktop/School_Assignments/T2/3TB4/labs/lab3/lab3/lab3_restored/CLOCK_500.v" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1615482965330 "|lab3|CLOCK_500:b2v_inst4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 CLOCK_500.v(155) " "Verilog HDL assignment warning at CLOCK_500.v(155): truncated value with size 32 to match size of target (11)" {  } { { "CLOCK_500.v" "" { Text "C:/Users/Brian/Desktop/School_Assignments/T2/3TB4/labs/lab3/lab3/lab3_restored/CLOCK_500.v" 155 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1615482965330 "|lab3|CLOCK_500:b2v_inst4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c i2c:b2v_inst " "Elaborating entity \"i2c\" for hierarchy \"i2c:b2v_inst\"" {  } { { "lab3.v" "b2v_inst" { Text "C:/Users/Brian/Desktop/School_Assignments/T2/3TB4/labs/lab3/lab3/lab3_restored/lab3.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615482965333 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 i2c.v(78) " "Verilog HDL assignment warning at i2c.v(78): truncated value with size 32 to match size of target (1)" {  } { { "i2c.v" "" { Text "C:/Users/Brian/Desktop/School_Assignments/T2/3TB4/labs/lab3/lab3/lab3_restored/i2c.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1615482965338 "|lab3|i2c:b2v_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 i2c.v(77) " "Verilog HDL assignment warning at i2c.v(77): truncated value with size 32 to match size of target (1)" {  } { { "i2c.v" "" { Text "C:/Users/Brian/Desktop/School_Assignments/T2/3TB4/labs/lab3/lab3/lab3_restored/i2c.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1615482965338 "|lab3|i2c:b2v_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 i2c.v(90) " "Verilog HDL assignment warning at i2c.v(90): truncated value with size 32 to match size of target (6)" {  } { { "i2c.v" "" { Text "C:/Users/Brian/Desktop/School_Assignments/T2/3TB4/labs/lab3/lab3/lab3_restored/i2c.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1615482965338 "|lab3|i2c:b2v_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keytr keytr:KEY_0 " "Elaborating entity \"keytr\" for hierarchy \"keytr:KEY_0\"" {  } { { "lab3.v" "KEY_0" { Text "C:/Users/Brian/Desktop/School_Assignments/T2/3TB4/labs/lab3/lab3/lab3_restored/lab3.v" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615482965341 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 keytr.v(65) " "Verilog HDL assignment warning at keytr.v(65): truncated value with size 32 to match size of target (1)" {  } { { "keytr.v" "" { Text "C:/Users/Brian/Desktop/School_Assignments/T2/3TB4/labs/lab3/lab3/lab3_restored/keytr.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1615482965343 "|lab3|keytr:KEY_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 keytr.v(71) " "Verilog HDL assignment warning at keytr.v(71): truncated value with size 32 to match size of target (11)" {  } { { "keytr.v" "" { Text "C:/Users/Brian/Desktop/School_Assignments/T2/3TB4/labs/lab3/lab3/lab3_restored/keytr.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1615482965343 "|lab3|keytr:KEY_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serial_to_parallel serial_to_parallel:b2v_inst37 " "Elaborating entity \"serial_to_parallel\" for hierarchy \"serial_to_parallel:b2v_inst37\"" {  } { { "lab3.v" "b2v_inst37" { Text "C:/Users/Brian/Desktop/School_Assignments/T2/3TB4/labs/lab3/lab3/lab3_restored/lab3.v" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615482965345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dsp_subsystem dsp_subsystem:dsp_instance " "Elaborating entity \"dsp_subsystem\" for hierarchy \"dsp_subsystem:dsp_instance\"" {  } { { "lab3.v" "dsp_instance" { Text "C:/Users/Brian/Desktop/School_Assignments/T2/3TB4/labs/lab3/lab3/lab3_restored/lab3.v" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615482965351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIR_filter dsp_subsystem:dsp_instance\|FIR_filter:comb_19 " "Elaborating entity \"FIR_filter\" for hierarchy \"dsp_subsystem:dsp_instance\|FIR_filter:comb_19\"" {  } { { "dsp_subsystem.v" "comb_19" { Text "C:/Users/Brian/Desktop/School_Assignments/T2/3TB4/labs/lab3/lab3/lab3_restored/dsp_subsystem.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615482965357 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 FIR_filter.v(24) " "Verilog HDL assignment warning at FIR_filter.v(24): truncated value with size 32 to match size of target (16)" {  } { { "FIR_filter.v" "" { Text "C:/Users/Brian/Desktop/School_Assignments/T2/3TB4/labs/lab3/lab3/lab3_restored/FIR_filter.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1615482965361 "|lab3|dsp_subsystem:dsp_instance|FIR_filter:comb_19"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 FIR_filter.v(26) " "Verilog HDL assignment warning at FIR_filter.v(26): truncated value with size 32 to match size of target (16)" {  } { { "FIR_filter.v" "" { Text "C:/Users/Brian/Desktop/School_Assignments/T2/3TB4/labs/lab3/lab3/lab3_restored/FIR_filter.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1615482965362 "|lab3|dsp_subsystem:dsp_instance|FIR_filter:comb_19"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 FIR_filter.v(27) " "Verilog HDL assignment warning at FIR_filter.v(27): truncated value with size 32 to match size of target (16)" {  } { { "FIR_filter.v" "" { Text "C:/Users/Brian/Desktop/School_Assignments/T2/3TB4/labs/lab3/lab3/lab3_restored/FIR_filter.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1615482965362 "|lab3|dsp_subsystem:dsp_instance|FIR_filter:comb_19"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 FIR_filter.v(35) " "Verilog HDL assignment warning at FIR_filter.v(35): truncated value with size 32 to match size of target (16)" {  } { { "FIR_filter.v" "" { Text "C:/Users/Brian/Desktop/School_Assignments/T2/3TB4/labs/lab3/lab3/lab3_restored/FIR_filter.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1615482965363 "|lab3|dsp_subsystem:dsp_instance|FIR_filter:comb_19"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 FIR_filter.v(36) " "Verilog HDL assignment warning at FIR_filter.v(36): truncated value with size 32 to match size of target (16)" {  } { { "FIR_filter.v" "" { Text "C:/Users/Brian/Desktop/School_Assignments/T2/3TB4/labs/lab3/lab3/lab3_restored/FIR_filter.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1615482965363 "|lab3|dsp_subsystem:dsp_instance|FIR_filter:comb_19"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 FIR_filter.v(38) " "Verilog HDL assignment warning at FIR_filter.v(38): truncated value with size 32 to match size of target (16)" {  } { { "FIR_filter.v" "" { Text "C:/Users/Brian/Desktop/School_Assignments/T2/3TB4/labs/lab3/lab3/lab3_restored/FIR_filter.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1615482965364 "|lab3|dsp_subsystem:dsp_instance|FIR_filter:comb_19"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplier dsp_subsystem:dsp_instance\|FIR_filter:comb_19\|multiplier:comb_273 " "Elaborating entity \"multiplier\" for hierarchy \"dsp_subsystem:dsp_instance\|FIR_filter:comb_19\|multiplier:comb_273\"" {  } { { "FIR_filter.v" "comb_273" { Text "C:/Users/Brian/Desktop/School_Assignments/T2/3TB4/labs/lab3/lab3/lab3_restored/FIR_filter.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615482965473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult dsp_subsystem:dsp_instance\|FIR_filter:comb_19\|multiplier:comb_273\|lpm_mult:lpm_mult_component " "Elaborating entity \"lpm_mult\" for hierarchy \"dsp_subsystem:dsp_instance\|FIR_filter:comb_19\|multiplier:comb_273\|lpm_mult:lpm_mult_component\"" {  } { { "multiplier.v" "lpm_mult_component" { Text "C:/Users/Brian/Desktop/School_Assignments/T2/3TB4/labs/lab3/lab3/lab3_restored/multiplier.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615482965616 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dsp_subsystem:dsp_instance\|FIR_filter:comb_19\|multiplier:comb_273\|lpm_mult:lpm_mult_component " "Elaborated megafunction instantiation \"dsp_subsystem:dsp_instance\|FIR_filter:comb_19\|multiplier:comb_273\|lpm_mult:lpm_mult_component\"" {  } { { "multiplier.v" "" { Text "C:/Users/Brian/Desktop/School_Assignments/T2/3TB4/labs/lab3/lab3/lab3_restored/multiplier.v" 59 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615482965647 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dsp_subsystem:dsp_instance\|FIR_filter:comb_19\|multiplier:comb_273\|lpm_mult:lpm_mult_component " "Instantiated megafunction \"dsp_subsystem:dsp_instance\|FIR_filter:comb_19\|multiplier:comb_273\|lpm_mult:lpm_mult_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=5 " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615482965647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615482965647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MULT " "Parameter \"lpm_type\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615482965647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 16 " "Parameter \"lpm_widtha\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615482965647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 16 " "Parameter \"lpm_widthb\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615482965647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 16 " "Parameter \"lpm_widthp\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615482965647 ""}  } { { "multiplier.v" "" { Text "C:/Users/Brian/Desktop/School_Assignments/T2/3TB4/labs/lab3/lab3/lab3_restored/multiplier.v" 59 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1615482965647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_91n.v 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_91n.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult_91n " "Found entity 1: mult_91n" {  } { { "db/mult_91n.v" "" { Text "C:/Users/Brian/Desktop/School_Assignments/T2/3TB4/labs/lab3/lab3/lab3_restored/db/mult_91n.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615482965724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615482965724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_91n dsp_subsystem:dsp_instance\|FIR_filter:comb_19\|multiplier:comb_273\|lpm_mult:lpm_mult_component\|mult_91n:auto_generated " "Elaborating entity \"mult_91n\" for hierarchy \"dsp_subsystem:dsp_instance\|FIR_filter:comb_19\|multiplier:comb_273\|lpm_mult:lpm_mult_component\|mult_91n:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615482965727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftregister dsp_subsystem:dsp_instance\|shiftregister:comb_20 " "Elaborating entity \"shiftregister\" for hierarchy \"dsp_subsystem:dsp_instance\|shiftregister:comb_20\"" {  } { { "dsp_subsystem.v" "comb_20" { Text "C:/Users/Brian/Desktop/School_Assignments/T2/3TB4/labs/lab3/lab3/lab3_restored/dsp_subsystem.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615482966182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altshift_taps dsp_subsystem:dsp_instance\|shiftregister:comb_20\|altshift_taps:ALTSHIFT_TAPS_component " "Elaborating entity \"altshift_taps\" for hierarchy \"dsp_subsystem:dsp_instance\|shiftregister:comb_20\|altshift_taps:ALTSHIFT_TAPS_component\"" {  } { { "shiftregister.v" "ALTSHIFT_TAPS_component" { Text "C:/Users/Brian/Desktop/School_Assignments/T2/3TB4/labs/lab3/lab3/lab3_restored/shiftregister.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615482966445 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dsp_subsystem:dsp_instance\|shiftregister:comb_20\|altshift_taps:ALTSHIFT_TAPS_component " "Elaborated megafunction instantiation \"dsp_subsystem:dsp_instance\|shiftregister:comb_20\|altshift_taps:ALTSHIFT_TAPS_component\"" {  } { { "shiftregister.v" "" { Text "C:/Users/Brian/Desktop/School_Assignments/T2/3TB4/labs/lab3/lab3/lab3_restored/shiftregister.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615482966449 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dsp_subsystem:dsp_instance\|shiftregister:comb_20\|altshift_taps:ALTSHIFT_TAPS_component " "Instantiated megafunction \"dsp_subsystem:dsp_instance\|shiftregister:comb_20\|altshift_taps:ALTSHIFT_TAPS_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615482966450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=MLAB " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=MLAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615482966450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altshift_taps " "Parameter \"lpm_type\" = \"altshift_taps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615482966450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_taps 64 " "Parameter \"number_of_taps\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615482966450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "tap_distance 16 " "Parameter \"tap_distance\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615482966450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 16 " "Parameter \"width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615482966450 ""}  } { { "shiftregister.v" "" { Text "C:/Users/Brian/Desktop/School_Assignments/T2/3TB4/labs/lab3/lab3/lab3_restored/shiftregister.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1615482966450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_6j51.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_6j51.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_6j51 " "Found entity 1: shift_taps_6j51" {  } { { "db/shift_taps_6j51.tdf" "" { Text "C:/Users/Brian/Desktop/School_Assignments/T2/3TB4/labs/lab3/lab3/lab3_restored/db/shift_taps_6j51.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615482966543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615482966543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_taps_6j51 dsp_subsystem:dsp_instance\|shiftregister:comb_20\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_6j51:auto_generated " "Elaborating entity \"shift_taps_6j51\" for hierarchy \"dsp_subsystem:dsp_instance\|shiftregister:comb_20\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_6j51:auto_generated\"" {  } { { "altshift_taps.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615482966546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_51o1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_51o1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_51o1 " "Found entity 1: dpram_51o1" {  } { { "db/dpram_51o1.tdf" "" { Text "C:/Users/Brian/Desktop/School_Assignments/T2/3TB4/labs/lab3/lab3/lab3_restored/db/dpram_51o1.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615482966866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615482966866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_51o1 dsp_subsystem:dsp_instance\|shiftregister:comb_20\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_6j51:auto_generated\|dpram_51o1:dpram2 " "Elaborating entity \"dpram_51o1\" for hierarchy \"dsp_subsystem:dsp_instance\|shiftregister:comb_20\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_6j51:auto_generated\|dpram_51o1:dpram2\"" {  } { { "db/shift_taps_6j51.tdf" "dpram2" { Text "C:/Users/Brian/Desktop/School_Assignments/T2/3TB4/labs/lab3/lab3/lab3_restored/db/shift_taps_6j51.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615482966871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ejf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ejf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ejf " "Found entity 1: cntr_ejf" {  } { { "db/cntr_ejf.tdf" "" { Text "C:/Users/Brian/Desktop/School_Assignments/T2/3TB4/labs/lab3/lab3/lab3_restored/db/cntr_ejf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615482967262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615482967262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_ejf dsp_subsystem:dsp_instance\|shiftregister:comb_20\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_6j51:auto_generated\|cntr_ejf:cntr1 " "Elaborating entity \"cntr_ejf\" for hierarchy \"dsp_subsystem:dsp_instance\|shiftregister:comb_20\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_6j51:auto_generated\|cntr_ejf:cntr1\"" {  } { { "db/shift_taps_6j51.tdf" "cntr1" { Text "C:/Users/Brian/Desktop/School_Assignments/T2/3TB4/labs/lab3/lab3/lab3_restored/db/shift_taps_6j51.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615482967265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "parallel_to_serial parallel_to_serial:b2v_inst38 " "Elaborating entity \"parallel_to_serial\" for hierarchy \"parallel_to_serial:b2v_inst38\"" {  } { { "lab3.v" "b2v_inst38" { Text "C:/Users/Brian/Desktop/School_Assignments/T2/3TB4/labs/lab3/lab3/lab3_restored/lab3.v" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615482967278 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "sig_in comb_19 " "Port \"sig_in\" does not exist in macrofunction \"comb_19\"" {  } { { "dsp_subsystem.v" "comb_19" { Text "C:/Users/Brian/Desktop/School_Assignments/T2/3TB4/labs/lab3/lab3/lab3_restored/dsp_subsystem.v" 15 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615482968609 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "sig_out comb_19 " "Port \"sig_out\" does not exist in macrofunction \"comb_19\"" {  } { { "dsp_subsystem.v" "comb_19" { Text "C:/Users/Brian/Desktop/School_Assignments/T2/3TB4/labs/lab3/lab3/lab3_restored/dsp_subsystem.v" 15 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615482968610 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1615482968649 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 20 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 20 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4990 " "Peak virtual memory: 4990 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1615482969105 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Mar 11 12:16:09 2021 " "Processing ended: Thu Mar 11 12:16:09 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1615482969105 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1615482969105 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:45 " "Total CPU time (on all processors): 00:00:45" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1615482969105 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1615482969105 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 20 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 20 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1615482969803 ""}
