
*** Running vivado
    with args -log PAR_GEN.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source PAR_GEN.tcl


****** Vivado v2017.1 (64-bit)
  **** SW Build 1846317 on Fri Apr 14 18:55:03 MDT 2017
  **** IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source PAR_GEN.tcl -notrace
Command: synth_design -top PAR_GEN -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t-cpg236'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t-cpg236'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 6724 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 308.094 ; gain = 81.551
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'PAR_GEN' [C:/Users/Cole/PAR_GEN/PAR_GEN.srcs/sources_1/new/PAR_GEN.vhd:41]
INFO: [Synth 8-3491] module 'univ_sr' declared at 'C:/Users/Cole/PAR_GEN/PAR_GEN.srcs/sources_1/new/univ_sr.vhd:34' bound to instance 'SH_REG' of component 'univ_sr' [C:/Users/Cole/PAR_GEN/PAR_GEN.srcs/sources_1/new/PAR_GEN.vhd:79]
INFO: [Synth 8-638] synthesizing module 'univ_sr' [C:/Users/Cole/PAR_GEN/PAR_GEN.srcs/sources_1/new/univ_sr.vhd:43]
INFO: [Synth 8-226] default block is never used [C:/Users/Cole/PAR_GEN/PAR_GEN.srcs/sources_1/new/univ_sr.vhd:54]
INFO: [Synth 8-256] done synthesizing module 'univ_sr' (1#1) [C:/Users/Cole/PAR_GEN/PAR_GEN.srcs/sources_1/new/univ_sr.vhd:43]
INFO: [Synth 8-3491] module 'CNTR_5BIT' declared at 'C:/Users/Cole/PAR_GEN/PAR_GEN.srcs/sources_1/new/CNTR_5BIT.vhd:36' bound to instance 'CNTR' of component 'CNTR_5BIT' [C:/Users/Cole/PAR_GEN/PAR_GEN.srcs/sources_1/new/PAR_GEN.vhd:87]
INFO: [Synth 8-638] synthesizing module 'CNTR_5BIT' [C:/Users/Cole/PAR_GEN/PAR_GEN.srcs/sources_1/new/CNTR_5BIT.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'CNTR_5BIT' (2#1) [C:/Users/Cole/PAR_GEN/PAR_GEN.srcs/sources_1/new/CNTR_5BIT.vhd:41]
INFO: [Synth 8-3491] module 'FSM_PAR' declared at 'C:/Users/Cole/PAR_GEN/PAR_GEN.srcs/sources_1/new/FSM_PAR.vhd:34' bound to instance 'FSM' of component 'FSM_PAR' [C:/Users/Cole/PAR_GEN/PAR_GEN.srcs/sources_1/new/PAR_GEN.vhd:93]
INFO: [Synth 8-638] synthesizing module 'FSM_PAR' [C:/Users/Cole/PAR_GEN/PAR_GEN.srcs/sources_1/new/FSM_PAR.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'FSM_PAR' (3#1) [C:/Users/Cole/PAR_GEN/PAR_GEN.srcs/sources_1/new/FSM_PAR.vhd:40]
INFO: [Synth 8-3491] module 'clk_div_fs' declared at 'C:/Users/Cole/PAR_GEN/PAR_GEN.srcs/sources_1/new/clk_div_fs.vhd:33' bound to instance 'CLK_DIV' of component 'clk_div_fs' [C:/Users/Cole/PAR_GEN/PAR_GEN.srcs/sources_1/new/PAR_GEN.vhd:101]
INFO: [Synth 8-638] synthesizing module 'clk_div_fs' [C:/Users/Cole/PAR_GEN/PAR_GEN.srcs/sources_1/new/clk_div_fs.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'clk_div_fs' (4#1) [C:/Users/Cole/PAR_GEN/PAR_GEN.srcs/sources_1/new/clk_div_fs.vhd:38]
INFO: [Synth 8-3491] module 'SEG7_PAR' declared at 'C:/Users/Cole/PAR_GEN/PAR_GEN.srcs/sources_1/new/SEG7_PAR.vhd:36' bound to instance 'SEG7' of component 'SEG7_PAR' [C:/Users/Cole/PAR_GEN/PAR_GEN.srcs/sources_1/new/PAR_GEN.vhd:106]
INFO: [Synth 8-638] synthesizing module 'SEG7_PAR' [C:/Users/Cole/PAR_GEN/PAR_GEN.srcs/sources_1/new/SEG7_PAR.vhd:43]
INFO: [Synth 8-226] default block is never used [C:/Users/Cole/PAR_GEN/PAR_GEN.srcs/sources_1/new/SEG7_PAR.vhd:54]
WARNING: [Synth 8-614] signal 'SEG_IN' is read in the process but is not in the sensitivity list [C:/Users/Cole/PAR_GEN/PAR_GEN.srcs/sources_1/new/SEG7_PAR.vhd:64]
WARNING: [Synth 8-614] signal 'lsb' is read in the process but is not in the sensitivity list [C:/Users/Cole/PAR_GEN/PAR_GEN.srcs/sources_1/new/SEG7_PAR.vhd:64]
INFO: [Synth 8-256] done synthesizing module 'SEG7_PAR' (5#1) [C:/Users/Cole/PAR_GEN/PAR_GEN.srcs/sources_1/new/SEG7_PAR.vhd:43]
WARNING: [Synth 8-6014] Unused sequential element reg_out_big_reg was removed.  [C:/Users/Cole/PAR_GEN/PAR_GEN.srcs/sources_1/new/PAR_GEN.vhd:123]
INFO: [Synth 8-256] done synthesizing module 'PAR_GEN' (6#1) [C:/Users/Cole/PAR_GEN/PAR_GEN.srcs/sources_1/new/PAR_GEN.vhd:41]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 347.418 ; gain = 120.875
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 347.418 ; gain = 120.875
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Cole/PAR_GEN/PAR_GEN.srcs/constrs_1/new/PAR_GEN_constr.xdc]
Finished Parsing XDC File [C:/Users/Cole/PAR_GEN/PAR_GEN.srcs/constrs_1/new/PAR_GEN_constr.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Cole/PAR_GEN/PAR_GEN.srcs/constrs_1/new/PAR_GEN_constr.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/PAR_GEN_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/PAR_GEN_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 648.352 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 648.352 ; gain = 421.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 648.352 ; gain = 421.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 648.352 ; gain = 421.809
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element inter_cnt_reg was removed.  [C:/Users/Cole/PAR_GEN/PAR_GEN.srcs/sources_1/new/CNTR_5BIT.vhd:47]
INFO: [Synth 8-802] inferred FSM for state register 'PS_reg' in module 'FSM_PAR'
WARNING: [Synth 8-6014] Unused sequential element PS_reg was removed.  [C:/Users/Cole/PAR_GEN/PAR_GEN.srcs/sources_1/new/FSM_PAR.vhd:47]
INFO: [Synth 8-5544] ROM "SH" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NS" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NS" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "tmp_clks" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "div_cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_clkf" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "div_cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "eq_inter" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-327] inferring latch for variable 'LD_reg' [C:/Users/Cole/PAR_GEN/PAR_GEN.srcs/sources_1/new/FSM_PAR.vhd:52]
WARNING: [Synth 8-6014] Unused sequential element PS_reg was removed.  [C:/Users/Cole/PAR_GEN/PAR_GEN.srcs/sources_1/new/FSM_PAR.vhd:47]
WARNING: [Synth 8-6014] Unused sequential element PS_reg was removed.  [C:/Users/Cole/PAR_GEN/PAR_GEN.srcs/sources_1/new/FSM_PAR.vhd:47]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                     st0 |                            00001 |                              000
                     st1 |                            00010 |                              001
                     st2 |                            00100 |                              010
                     st3 |                            01000 |                              011
                     st4 |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'PS_reg' using encoding 'one-hot' in module 'FSM_PAR'
WARNING: [Synth 8-6014] Unused sequential element PS_reg was removed.  [C:/Users/Cole/PAR_GEN/PAR_GEN.srcs/sources_1/new/FSM_PAR.vhd:47]
WARNING: [Synth 8-327] inferring latch for variable 'CL_reg' [C:/Users/Cole/PAR_GEN/PAR_GEN.srcs/sources_1/new/FSM_PAR.vhd:53]
WARNING: [Synth 8-327] inferring latch for variable 'SH_reg' [C:/Users/Cole/PAR_GEN/PAR_GEN.srcs/sources_1/new/FSM_PAR.vhd:51]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 648.352 ; gain = 421.809
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   4 Input     16 Bit        Muxes := 1     
	   5 Input      7 Bit        Muxes := 1     
	   8 Input      5 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module PAR_GEN 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module univ_sr 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module CNTR_5BIT 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
Module FSM_PAR 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      5 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 2     
Module clk_div_fs 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module SEG7_PAR 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   5 Input      7 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "CLK_DIV/div_cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "CLK_DIV/tmp_clkf" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "CLK_DIV/div_cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "CLK_DIV/tmp_clks" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "eq_inter" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element CNTR/inter_cnt_reg was removed.  [C:/Users/Cole/PAR_GEN/PAR_GEN.srcs/sources_1/new/CNTR_5BIT.vhd:47]
WARNING: [Synth 8-3332] Sequential element (FSM/LD_reg) is unused and will be removed from module PAR_GEN.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 648.352 ; gain = 421.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+---------------+---------------+----------------+
|Module Name | RTL Object    | Depth x Width | Implemented As | 
+------------+---------------+---------------+----------------+
|SEG7_PAR    | SEGMENTS      | 32x7          | LUT            | 
|PAR_GEN     | SEG7/SEGMENTS | 32x7          | LUT            | 
+------------+---------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 648.352 ; gain = 421.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 648.352 ; gain = 421.809
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:31 ; elapsed = 00:00:31 . Memory (MB): peak = 648.352 ; gain = 421.809
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:32 ; elapsed = 00:00:32 . Memory (MB): peak = 648.352 ; gain = 421.809
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:32 ; elapsed = 00:00:32 . Memory (MB): peak = 648.352 ; gain = 421.809
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:32 ; elapsed = 00:00:32 . Memory (MB): peak = 648.352 ; gain = 421.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:32 ; elapsed = 00:00:32 . Memory (MB): peak = 648.352 ; gain = 421.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:32 ; elapsed = 00:00:32 . Memory (MB): peak = 648.352 ; gain = 421.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:32 ; elapsed = 00:00:32 . Memory (MB): peak = 648.352 ; gain = 421.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    16|
|3     |LUT1   |    64|
|4     |LUT2   |     7|
|5     |LUT3   |     7|
|6     |LUT4   |    20|
|7     |LUT5   |    32|
|8     |LUT6   |     6|
|9     |FDCE   |     5|
|10    |FDRE   |    89|
|11    |LD     |     3|
|12    |IBUF   |    18|
|13    |OBUF   |    11|
+------+-------+------+

Report Instance Areas: 
+------+----------+-----------+------+
|      |Instance  |Module     |Cells |
+------+----------+-----------+------+
|1     |top       |           |   279|
|2     |  CLK_DIV |clk_div_fs |   166|
|3     |  CNTR    |CNTR_5BIT  |    22|
|4     |  FSM     |FSM_PAR    |    17|
|5     |  SEG7    |SEG7_PAR   |    11|
|6     |  SH_REG  |univ_sr    |    33|
+------+----------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:32 ; elapsed = 00:00:32 . Memory (MB): peak = 648.352 ; gain = 421.809
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 10 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:25 . Memory (MB): peak = 648.352 ; gain = 120.875
Synthesis Optimization Complete : Time (s): cpu = 00:00:32 ; elapsed = 00:00:32 . Memory (MB): peak = 648.352 ; gain = 421.809
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 37 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3 instances were transformed.
  LD => LDCE: 3 instances

45 Infos, 13 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 648.352 ; gain = 426.707
INFO: [Common 17-1381] The checkpoint 'C:/Users/Cole/PAR_GEN/PAR_GEN.runs/synth_1/PAR_GEN.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 648.352 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Jun  5 16:36:03 2017...
