--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1153 paths analyzed, 433 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.199ns.
--------------------------------------------------------------------------------
Slack:                  15.801ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_1 (FF)
  Destination:          seg/ctr/M_ctr_q_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.135ns (Levels of Logic = 2)
  Clock Path Skew:      -0.029ns (0.724 - 0.753)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_1 to seg/ctr/M_ctr_q_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y30.CQ       Tcko                  0.430   seg/ctr/M_ctr_q[2]
                                                       seg/ctr/M_ctr_q_1
    SLICE_X7Y30.B2       net (fanout=2)        0.825   seg/ctr/M_ctr_q[1]
    SLICE_X7Y30.B        Tilo                  0.259   seg/ctr/M_ctr_q[2]
                                                       seg/ctr/Mcount_M_ctr_q_val2
    SLICE_X5Y32.A1       net (fanout=13)       1.285   seg/ctr/Mcount_M_ctr_q_val2
    SLICE_X5Y32.A        Tilo                  0.259   seg/ctr/M_ctr_q_8_1
                                                       seg/ctr/M_ctr_q_8_rstpot
    SLICE_X6Y33.AX       net (fanout=1)        0.963   seg/ctr/M_ctr_q_8_rstpot
    SLICE_X6Y33.CLK      Tdick                 0.114   M_ctr_q_11
                                                       seg/ctr/M_ctr_q_8
    -------------------------------------------------  ---------------------------
    Total                                      4.135ns (1.062ns logic, 3.073ns route)
                                                       (25.7% logic, 74.3% route)

--------------------------------------------------------------------------------
Slack:                  15.960ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_0 (FF)
  Destination:          seg/ctr/M_ctr_q_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.976ns (Levels of Logic = 4)
  Clock Path Skew:      -0.029ns (0.724 - 0.753)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_0 to seg/ctr/M_ctr_q_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y30.AQ       Tcko                  0.430   seg/ctr/M_ctr_q[2]
                                                       seg/ctr/M_ctr_q_0
    SLICE_X6Y30.A2       net (fanout=2)        0.712   seg/ctr/M_ctr_q[0]
    SLICE_X6Y30.COUT     Topcya                0.472   seg/ctr/Mcount_M_ctr_q_cy[3]
                                                       seg/ctr/Mcount_M_ctr_q_lut<0>_INV_0
                                                       seg/ctr/Mcount_M_ctr_q_cy<3>
    SLICE_X6Y31.CIN      net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[3]
    SLICE_X6Y31.COUT     Tbyp                  0.091   seg/ctr/Mcount_M_ctr_q_cy[7]
                                                       seg/ctr/Mcount_M_ctr_q_cy<7>
    SLICE_X6Y32.CIN      net (fanout=1)        0.135   seg/ctr/Mcount_M_ctr_q_cy[7]
    SLICE_X6Y32.AMUX     Tcina                 0.210   seg/ctr/Result[11]
                                                       seg/ctr/Mcount_M_ctr_q_xor<11>
    SLICE_X5Y32.A3       net (fanout=1)        0.587   seg/ctr/Result[8]
    SLICE_X5Y32.A        Tilo                  0.259   seg/ctr/M_ctr_q_8_1
                                                       seg/ctr/M_ctr_q_8_rstpot
    SLICE_X6Y33.AX       net (fanout=1)        0.963   seg/ctr/M_ctr_q_8_rstpot
    SLICE_X6Y33.CLK      Tdick                 0.114   M_ctr_q_11
                                                       seg/ctr/M_ctr_q_8
    -------------------------------------------------  ---------------------------
    Total                                      3.976ns (1.576ns logic, 2.400ns route)
                                                       (39.6% logic, 60.4% route)

--------------------------------------------------------------------------------
Slack:                  16.047ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3_1 (FF)
  Destination:          pseudorandomnumber/pn_gen2/M_w_q_27 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.876ns (Levels of Logic = 1)
  Clock Path Skew:      -0.042ns (0.693 - 0.735)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3_1 to pseudorandomnumber/pn_gen2/M_w_q_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y22.DQ      Tcko                  0.476   M_stage_q_3_1
                                                       reset_cond/M_stage_q_3_1
    SLICE_X20Y33.A2      net (fanout=56)       3.061   M_stage_q_3_1
    SLICE_X20Y33.CLK     Tas                   0.339   M_pseudorandomnumber_sixteen[13]
                                                       pseudorandomnumber/pn_gen2/Mmux_M_w_d201
                                                       pseudorandomnumber/pn_gen2/M_w_q_27
    -------------------------------------------------  ---------------------------
    Total                                      3.876ns (0.815ns logic, 3.061ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------
Slack:                  16.061ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_5 (FF)
  Destination:          seg/ctr/M_ctr_q_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.874ns (Levels of Logic = 2)
  Clock Path Skew:      -0.030ns (0.724 - 0.754)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_5 to seg/ctr/M_ctr_q_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y31.CQ       Tcko                  0.430   seg/ctr/M_ctr_q[6]
                                                       seg/ctr/M_ctr_q_5
    SLICE_X7Y30.B3       net (fanout=2)        0.564   seg/ctr/M_ctr_q[5]
    SLICE_X7Y30.B        Tilo                  0.259   seg/ctr/M_ctr_q[2]
                                                       seg/ctr/Mcount_M_ctr_q_val2
    SLICE_X5Y32.A1       net (fanout=13)       1.285   seg/ctr/Mcount_M_ctr_q_val2
    SLICE_X5Y32.A        Tilo                  0.259   seg/ctr/M_ctr_q_8_1
                                                       seg/ctr/M_ctr_q_8_rstpot
    SLICE_X6Y33.AX       net (fanout=1)        0.963   seg/ctr/M_ctr_q_8_rstpot
    SLICE_X6Y33.CLK      Tdick                 0.114   M_ctr_q_11
                                                       seg/ctr/M_ctr_q_8
    -------------------------------------------------  ---------------------------
    Total                                      3.874ns (1.062ns logic, 2.812ns route)
                                                       (27.4% logic, 72.6% route)

--------------------------------------------------------------------------------
Slack:                  16.079ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_4 (FF)
  Destination:          seg/ctr/M_ctr_q_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.856ns (Levels of Logic = 2)
  Clock Path Skew:      -0.030ns (0.724 - 0.754)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_4 to seg/ctr/M_ctr_q_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y31.BQ       Tcko                  0.430   seg/ctr/M_ctr_q[6]
                                                       seg/ctr/M_ctr_q_4
    SLICE_X7Y30.B4       net (fanout=2)        0.546   seg/ctr/M_ctr_q[4]
    SLICE_X7Y30.B        Tilo                  0.259   seg/ctr/M_ctr_q[2]
                                                       seg/ctr/Mcount_M_ctr_q_val2
    SLICE_X5Y32.A1       net (fanout=13)       1.285   seg/ctr/Mcount_M_ctr_q_val2
    SLICE_X5Y32.A        Tilo                  0.259   seg/ctr/M_ctr_q_8_1
                                                       seg/ctr/M_ctr_q_8_rstpot
    SLICE_X6Y33.AX       net (fanout=1)        0.963   seg/ctr/M_ctr_q_8_rstpot
    SLICE_X6Y33.CLK      Tdick                 0.114   M_ctr_q_11
                                                       seg/ctr/M_ctr_q_8
    -------------------------------------------------  ---------------------------
    Total                                      3.856ns (1.062ns logic, 2.794ns route)
                                                       (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------
Slack:                  16.089ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_7 (FF)
  Destination:          seg/ctr/M_ctr_q_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.846ns (Levels of Logic = 3)
  Clock Path Skew:      -0.030ns (0.724 - 0.754)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_7 to seg/ctr/M_ctr_q_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y31.BQ       Tcko                  0.525   seg/ctr/M_ctr_q[7]
                                                       seg/ctr/M_ctr_q_7
    SLICE_X6Y31.D2       net (fanout=2)        0.763   seg/ctr/M_ctr_q[7]
    SLICE_X6Y31.COUT     Topcyd                0.290   seg/ctr/Mcount_M_ctr_q_cy[7]
                                                       seg/ctr/M_ctr_q[7]_rt
                                                       seg/ctr/Mcount_M_ctr_q_cy<7>
    SLICE_X6Y32.CIN      net (fanout=1)        0.135   seg/ctr/Mcount_M_ctr_q_cy[7]
    SLICE_X6Y32.AMUX     Tcina                 0.210   seg/ctr/Result[11]
                                                       seg/ctr/Mcount_M_ctr_q_xor<11>
    SLICE_X5Y32.A3       net (fanout=1)        0.587   seg/ctr/Result[8]
    SLICE_X5Y32.A        Tilo                  0.259   seg/ctr/M_ctr_q_8_1
                                                       seg/ctr/M_ctr_q_8_rstpot
    SLICE_X6Y33.AX       net (fanout=1)        0.963   seg/ctr/M_ctr_q_8_rstpot
    SLICE_X6Y33.CLK      Tdick                 0.114   M_ctr_q_11
                                                       seg/ctr/M_ctr_q_8
    -------------------------------------------------  ---------------------------
    Total                                      3.846ns (1.398ns logic, 2.448ns route)
                                                       (36.3% logic, 63.7% route)

--------------------------------------------------------------------------------
Slack:                  16.094ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_0 (FF)
  Destination:          seg/ctr/M_ctr_q_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.842ns (Levels of Logic = 2)
  Clock Path Skew:      -0.029ns (0.724 - 0.753)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_0 to seg/ctr/M_ctr_q_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y30.AQ       Tcko                  0.430   seg/ctr/M_ctr_q[2]
                                                       seg/ctr/M_ctr_q_0
    SLICE_X7Y30.B1       net (fanout=2)        0.532   seg/ctr/M_ctr_q[0]
    SLICE_X7Y30.B        Tilo                  0.259   seg/ctr/M_ctr_q[2]
                                                       seg/ctr/Mcount_M_ctr_q_val2
    SLICE_X5Y32.A1       net (fanout=13)       1.285   seg/ctr/Mcount_M_ctr_q_val2
    SLICE_X5Y32.A        Tilo                  0.259   seg/ctr/M_ctr_q_8_1
                                                       seg/ctr/M_ctr_q_8_rstpot
    SLICE_X6Y33.AX       net (fanout=1)        0.963   seg/ctr/M_ctr_q_8_rstpot
    SLICE_X6Y33.CLK      Tdick                 0.114   M_ctr_q_11
                                                       seg/ctr/M_ctr_q_8
    -------------------------------------------------  ---------------------------
    Total                                      3.842ns (1.062ns logic, 2.780ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------
Slack:                  16.181ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3_1 (FF)
  Destination:          pseudorandomnumber/pn_gen2/M_w_q_22 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.742ns (Levels of Logic = 1)
  Clock Path Skew:      -0.042ns (0.693 - 0.735)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3_1 to pseudorandomnumber/pn_gen2/M_w_q_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y22.DQ      Tcko                  0.476   M_stage_q_3_1
                                                       reset_cond/M_stage_q_3_1
    SLICE_X20Y33.C3      net (fanout=56)       2.927   M_stage_q_3_1
    SLICE_X20Y33.CLK     Tas                   0.339   M_pseudorandomnumber_sixteen[13]
                                                       pseudorandomnumber/pn_gen2/Mmux_M_w_d151
                                                       pseudorandomnumber/pn_gen2/M_w_q_22
    -------------------------------------------------  ---------------------------
    Total                                      3.742ns (0.815ns logic, 2.927ns route)
                                                       (21.8% logic, 78.2% route)

--------------------------------------------------------------------------------
Slack:                  16.182ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_2 (FF)
  Destination:          seg/ctr/M_ctr_q_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.754ns (Levels of Logic = 2)
  Clock Path Skew:      -0.029ns (0.724 - 0.753)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_2 to seg/ctr/M_ctr_q_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y30.DQ       Tcko                  0.430   seg/ctr/M_ctr_q[2]
                                                       seg/ctr/M_ctr_q_2
    SLICE_X7Y30.B5       net (fanout=2)        0.444   seg/ctr/M_ctr_q[2]
    SLICE_X7Y30.B        Tilo                  0.259   seg/ctr/M_ctr_q[2]
                                                       seg/ctr/Mcount_M_ctr_q_val2
    SLICE_X5Y32.A1       net (fanout=13)       1.285   seg/ctr/Mcount_M_ctr_q_val2
    SLICE_X5Y32.A        Tilo                  0.259   seg/ctr/M_ctr_q_8_1
                                                       seg/ctr/M_ctr_q_8_rstpot
    SLICE_X6Y33.AX       net (fanout=1)        0.963   seg/ctr/M_ctr_q_8_rstpot
    SLICE_X6Y33.CLK      Tdick                 0.114   M_ctr_q_11
                                                       seg/ctr/M_ctr_q_8
    -------------------------------------------------  ---------------------------
    Total                                      3.754ns (1.062ns logic, 2.692ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------
Slack:                  16.248ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3_1 (FF)
  Destination:          pseudorandomnumber/pn_gen1/M_w_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.671ns (Levels of Logic = 1)
  Clock Path Skew:      -0.046ns (0.689 - 0.735)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3_1 to pseudorandomnumber/pn_gen1/M_w_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y22.DQ      Tcko                  0.476   M_stage_q_3_1
                                                       reset_cond/M_stage_q_3_1
    SLICE_X12Y32.D2      net (fanout=56)       2.856   M_stage_q_3_1
    SLICE_X12Y32.CLK     Tas                   0.339   M_pseudorandomnumber_sixteen[57]
                                                       pseudorandomnumber/pn_gen1/Mmux_M_w_d281
                                                       pseudorandomnumber/pn_gen1/M_w_q_5
    -------------------------------------------------  ---------------------------
    Total                                      3.671ns (0.815ns logic, 2.856ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------
Slack:                  16.250ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3_1 (FF)
  Destination:          pseudorandomnumber/pn_gen2/M_w_q_17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.673ns (Levels of Logic = 1)
  Clock Path Skew:      -0.042ns (0.693 - 0.735)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3_1 to pseudorandomnumber/pn_gen2/M_w_q_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y22.DQ      Tcko                  0.476   M_stage_q_3_1
                                                       reset_cond/M_stage_q_3_1
    SLICE_X20Y33.D4      net (fanout=56)       2.858   M_stage_q_3_1
    SLICE_X20Y33.CLK     Tas                   0.339   M_pseudorandomnumber_sixteen[13]
                                                       pseudorandomnumber/pn_gen2/Mmux_M_w_d91
                                                       pseudorandomnumber/pn_gen2/M_w_q_17
    -------------------------------------------------  ---------------------------
    Total                                      3.673ns (0.815ns logic, 2.858ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------
Slack:                  16.252ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3_1 (FF)
  Destination:          pseudorandomnumber/pn_gen2/M_w_q_19 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.667ns (Levels of Logic = 1)
  Clock Path Skew:      -0.046ns (0.689 - 0.735)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3_1 to pseudorandomnumber/pn_gen2/M_w_q_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y22.DQ      Tcko                  0.476   M_stage_q_3_1
                                                       reset_cond/M_stage_q_3_1
    SLICE_X15Y34.B4      net (fanout=56)       2.818   M_stage_q_3_1
    SLICE_X15Y34.CLK     Tas                   0.373   M_pseudorandomnumber_sixteen[49]
                                                       pseudorandomnumber/pn_gen2/Mmux_M_w_d111
                                                       pseudorandomnumber/pn_gen2/M_w_q_19
    -------------------------------------------------  ---------------------------
    Total                                      3.667ns (0.849ns logic, 2.818ns route)
                                                       (23.2% logic, 76.8% route)

--------------------------------------------------------------------------------
Slack:                  16.277ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3_1 (FF)
  Destination:          seg/ctr/M_ctr_q_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.677ns (Levels of Logic = 1)
  Clock Path Skew:      -0.011ns (0.724 - 0.735)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3_1 to seg/ctr/M_ctr_q_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y22.DQ      Tcko                  0.476   M_stage_q_3_1
                                                       reset_cond/M_stage_q_3_1
    SLICE_X5Y32.A2       net (fanout=56)       1.865   M_stage_q_3_1
    SLICE_X5Y32.A        Tilo                  0.259   seg/ctr/M_ctr_q_8_1
                                                       seg/ctr/M_ctr_q_8_rstpot
    SLICE_X6Y33.AX       net (fanout=1)        0.963   seg/ctr/M_ctr_q_8_rstpot
    SLICE_X6Y33.CLK      Tdick                 0.114   M_ctr_q_11
                                                       seg/ctr/M_ctr_q_8
    -------------------------------------------------  ---------------------------
    Total                                      3.677ns (0.849ns logic, 2.828ns route)
                                                       (23.1% logic, 76.9% route)

--------------------------------------------------------------------------------
Slack:                  16.287ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3_1 (FF)
  Destination:          pseudorandomnumber/pn_gen2/M_w_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.632ns (Levels of Logic = 1)
  Clock Path Skew:      -0.046ns (0.689 - 0.735)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3_1 to pseudorandomnumber/pn_gen2/M_w_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y22.DQ      Tcko                  0.476   M_stage_q_3_1
                                                       reset_cond/M_stage_q_3_1
    SLICE_X17Y32.D4      net (fanout=56)       2.783   M_stage_q_3_1
    SLICE_X17Y32.CLK     Tas                   0.373   M_pseudorandomnumber_sixteen[62]
                                                       pseudorandomnumber/pn_gen2/Mmux_M_w_d261
                                                       pseudorandomnumber/pn_gen2/M_w_q_3
    -------------------------------------------------  ---------------------------
    Total                                      3.632ns (0.849ns logic, 2.783ns route)
                                                       (23.4% logic, 76.6% route)

--------------------------------------------------------------------------------
Slack:                  16.288ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_3 (FF)
  Destination:          seg/ctr/M_ctr_q_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.647ns (Levels of Logic = 2)
  Clock Path Skew:      -0.030ns (0.724 - 0.754)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_3 to seg/ctr/M_ctr_q_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y31.AQ       Tcko                  0.430   seg/ctr/M_ctr_q[6]
                                                       seg/ctr/M_ctr_q_3
    SLICE_X7Y30.B6       net (fanout=2)        0.337   seg/ctr/M_ctr_q[3]
    SLICE_X7Y30.B        Tilo                  0.259   seg/ctr/M_ctr_q[2]
                                                       seg/ctr/Mcount_M_ctr_q_val2
    SLICE_X5Y32.A1       net (fanout=13)       1.285   seg/ctr/Mcount_M_ctr_q_val2
    SLICE_X5Y32.A        Tilo                  0.259   seg/ctr/M_ctr_q_8_1
                                                       seg/ctr/M_ctr_q_8_rstpot
    SLICE_X6Y33.AX       net (fanout=1)        0.963   seg/ctr/M_ctr_q_8_rstpot
    SLICE_X6Y33.CLK      Tdick                 0.114   M_ctr_q_11
                                                       seg/ctr/M_ctr_q_8
    -------------------------------------------------  ---------------------------
    Total                                      3.647ns (1.062ns logic, 2.585ns route)
                                                       (29.1% logic, 70.9% route)

--------------------------------------------------------------------------------
Slack:                  16.299ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pseudorandomnumber/M_seed2_q_1 (FF)
  Destination:          pseudorandomnumber/M_seed1_q_31 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.633ns (Levels of Logic = 9)
  Clock Path Skew:      -0.033ns (0.684 - 0.717)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pseudorandomnumber/M_seed2_q_1 to pseudorandomnumber/M_seed1_q_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y30.AQ      Tcko                  0.476   pseudorandomnumber/M_seed2_q[4]
                                                       pseudorandomnumber/M_seed2_q_1
    SLICE_X16Y29.A4      net (fanout=4)        0.716   M_seed2_q_1
    SLICE_X16Y29.COUT    Topcya                0.474   pseudorandomnumber/Mcount_M_seed1_q_cy[3]
                                                       pseudorandomnumber/Mcount_M_seed1_q_lut<0>_INV_0
                                                       pseudorandomnumber/Mcount_M_seed1_q_cy<3>
    SLICE_X16Y30.CIN     net (fanout=1)        0.003   pseudorandomnumber/Mcount_M_seed1_q_cy[3]
    SLICE_X16Y30.COUT    Tbyp                  0.093   pseudorandomnumber/Mcount_M_seed1_q_cy[7]
                                                       pseudorandomnumber/Mcount_M_seed1_q_cy<7>
    SLICE_X16Y31.CIN     net (fanout=1)        0.003   pseudorandomnumber/Mcount_M_seed1_q_cy[7]
    SLICE_X16Y31.COUT    Tbyp                  0.093   pseudorandomnumber/Mcount_M_seed1_q_cy[11]
                                                       pseudorandomnumber/Mcount_M_seed1_q_cy<11>
    SLICE_X16Y32.CIN     net (fanout=1)        0.135   pseudorandomnumber/Mcount_M_seed1_q_cy[11]
    SLICE_X16Y32.COUT    Tbyp                  0.093   pseudorandomnumber/Mcount_M_seed1_q_cy[15]
                                                       pseudorandomnumber/Mcount_M_seed1_q_cy<15>
    SLICE_X16Y33.CIN     net (fanout=1)        0.003   pseudorandomnumber/Mcount_M_seed1_q_cy[15]
    SLICE_X16Y33.COUT    Tbyp                  0.093   pseudorandomnumber/Mcount_M_seed1_q_cy[19]
                                                       pseudorandomnumber/Mcount_M_seed1_q_cy<19>
    SLICE_X16Y34.CIN     net (fanout=1)        0.003   pseudorandomnumber/Mcount_M_seed1_q_cy[19]
    SLICE_X16Y34.COUT    Tbyp                  0.093   pseudorandomnumber/Mcount_M_seed1_q_cy[23]
                                                       pseudorandomnumber/Mcount_M_seed1_q_cy<23>
    SLICE_X16Y35.CIN     net (fanout=1)        0.003   pseudorandomnumber/Mcount_M_seed1_q_cy[23]
    SLICE_X16Y35.COUT    Tbyp                  0.093   pseudorandomnumber/Mcount_M_seed1_q_cy[27]
                                                       pseudorandomnumber/Mcount_M_seed1_q_cy<27>
    SLICE_X16Y36.CIN     net (fanout=1)        0.003   pseudorandomnumber/Mcount_M_seed1_q_cy[27]
    SLICE_X16Y36.DMUX    Tcind                 0.320   pseudorandomnumber/Result<31>1
                                                       pseudorandomnumber/Mcount_M_seed1_q_xor<31>
    SLICE_X17Y36.A1      net (fanout=1)        0.563   pseudorandomnumber/Result<31>1
    SLICE_X17Y36.CLK     Tas                   0.373   pseudorandomnumber/M_seed1_q[31]
                                                       pseudorandomnumber/M_seed1_q_31_rstpot
                                                       pseudorandomnumber/M_seed1_q_31
    -------------------------------------------------  ---------------------------
    Total                                      3.633ns (2.201ns logic, 1.432ns route)
                                                       (60.6% logic, 39.4% route)

--------------------------------------------------------------------------------
Slack:                  16.306ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3_1 (FF)
  Destination:          pseudorandomnumber/pn_gen1/M_w_q_17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.613ns (Levels of Logic = 1)
  Clock Path Skew:      -0.046ns (0.689 - 0.735)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3_1 to pseudorandomnumber/pn_gen1/M_w_q_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y22.DQ      Tcko                  0.476   M_stage_q_3_1
                                                       reset_cond/M_stage_q_3_1
    SLICE_X15Y34.A4      net (fanout=56)       2.764   M_stage_q_3_1
    SLICE_X15Y34.CLK     Tas                   0.373   M_pseudorandomnumber_sixteen[49]
                                                       pseudorandomnumber/pn_gen1/Mmux_M_w_d91
                                                       pseudorandomnumber/pn_gen1/M_w_q_17
    -------------------------------------------------  ---------------------------
    Total                                      3.613ns (0.849ns logic, 2.764ns route)
                                                       (23.5% logic, 76.5% route)

--------------------------------------------------------------------------------
Slack:                  16.361ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3_1 (FF)
  Destination:          pseudorandomnumber/pn_gen2/M_w_q_21 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.558ns (Levels of Logic = 1)
  Clock Path Skew:      -0.046ns (0.689 - 0.735)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3_1 to pseudorandomnumber/pn_gen2/M_w_q_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y22.DQ      Tcko                  0.476   M_stage_q_3_1
                                                       reset_cond/M_stage_q_3_1
    SLICE_X15Y34.B4      net (fanout=56)       2.818   M_stage_q_3_1
    SLICE_X15Y34.CLK     Tas                   0.264   M_pseudorandomnumber_sixteen[49]
                                                       pseudorandomnumber/pn_gen2/Mmux_M_w_d141
                                                       pseudorandomnumber/pn_gen2/M_w_q_21
    -------------------------------------------------  ---------------------------
    Total                                      3.558ns (0.740ns logic, 2.818ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------
Slack:                  16.370ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3_1 (FF)
  Destination:          pseudorandomnumber/pn_gen1/M_w_q_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.549ns (Levels of Logic = 1)
  Clock Path Skew:      -0.046ns (0.689 - 0.735)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3_1 to pseudorandomnumber/pn_gen1/M_w_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y22.DQ      Tcko                  0.476   M_stage_q_3_1
                                                       reset_cond/M_stage_q_3_1
    SLICE_X15Y34.D5      net (fanout=56)       2.700   M_stage_q_3_1
    SLICE_X15Y34.CLK     Tas                   0.373   M_pseudorandomnumber_sixteen[49]
                                                       pseudorandomnumber/pn_gen1/Mmux_M_w_d51
                                                       pseudorandomnumber/pn_gen1/M_w_q_13
    -------------------------------------------------  ---------------------------
    Total                                      3.549ns (0.849ns logic, 2.700ns route)
                                                       (23.9% logic, 76.1% route)

--------------------------------------------------------------------------------
Slack:                  16.382ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_1 (FF)
  Destination:          seg/ctr/M_ctr_q_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.554ns (Levels of Logic = 4)
  Clock Path Skew:      -0.029ns (0.724 - 0.753)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_1 to seg/ctr/M_ctr_q_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y30.CQ       Tcko                  0.430   seg/ctr/M_ctr_q[2]
                                                       seg/ctr/M_ctr_q_1
    SLICE_X6Y30.B4       net (fanout=2)        0.314   seg/ctr/M_ctr_q[1]
    SLICE_X6Y30.COUT     Topcyb                0.448   seg/ctr/Mcount_M_ctr_q_cy[3]
                                                       seg/ctr/M_ctr_q[1]_rt
                                                       seg/ctr/Mcount_M_ctr_q_cy<3>
    SLICE_X6Y31.CIN      net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[3]
    SLICE_X6Y31.COUT     Tbyp                  0.091   seg/ctr/Mcount_M_ctr_q_cy[7]
                                                       seg/ctr/Mcount_M_ctr_q_cy<7>
    SLICE_X6Y32.CIN      net (fanout=1)        0.135   seg/ctr/Mcount_M_ctr_q_cy[7]
    SLICE_X6Y32.AMUX     Tcina                 0.210   seg/ctr/Result[11]
                                                       seg/ctr/Mcount_M_ctr_q_xor<11>
    SLICE_X5Y32.A3       net (fanout=1)        0.587   seg/ctr/Result[8]
    SLICE_X5Y32.A        Tilo                  0.259   seg/ctr/M_ctr_q_8_1
                                                       seg/ctr/M_ctr_q_8_rstpot
    SLICE_X6Y33.AX       net (fanout=1)        0.963   seg/ctr/M_ctr_q_8_rstpot
    SLICE_X6Y33.CLK      Tdick                 0.114   M_ctr_q_11
                                                       seg/ctr/M_ctr_q_8
    -------------------------------------------------  ---------------------------
    Total                                      3.554ns (1.552ns logic, 2.002ns route)
                                                       (43.7% logic, 56.3% route)

--------------------------------------------------------------------------------
Slack:                  16.384ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_2 (FF)
  Destination:          seg/ctr/M_ctr_q_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.552ns (Levels of Logic = 4)
  Clock Path Skew:      -0.029ns (0.724 - 0.753)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_2 to seg/ctr/M_ctr_q_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y30.DQ       Tcko                  0.430   seg/ctr/M_ctr_q[2]
                                                       seg/ctr/M_ctr_q_2
    SLICE_X6Y30.C5       net (fanout=2)        0.435   seg/ctr/M_ctr_q[2]
    SLICE_X6Y30.COUT     Topcyc                0.325   seg/ctr/Mcount_M_ctr_q_cy[3]
                                                       seg/ctr/M_ctr_q[2]_rt
                                                       seg/ctr/Mcount_M_ctr_q_cy<3>
    SLICE_X6Y31.CIN      net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[3]
    SLICE_X6Y31.COUT     Tbyp                  0.091   seg/ctr/Mcount_M_ctr_q_cy[7]
                                                       seg/ctr/Mcount_M_ctr_q_cy<7>
    SLICE_X6Y32.CIN      net (fanout=1)        0.135   seg/ctr/Mcount_M_ctr_q_cy[7]
    SLICE_X6Y32.AMUX     Tcina                 0.210   seg/ctr/Result[11]
                                                       seg/ctr/Mcount_M_ctr_q_xor<11>
    SLICE_X5Y32.A3       net (fanout=1)        0.587   seg/ctr/Result[8]
    SLICE_X5Y32.A        Tilo                  0.259   seg/ctr/M_ctr_q_8_1
                                                       seg/ctr/M_ctr_q_8_rstpot
    SLICE_X6Y33.AX       net (fanout=1)        0.963   seg/ctr/M_ctr_q_8_rstpot
    SLICE_X6Y33.CLK      Tdick                 0.114   M_ctr_q_11
                                                       seg/ctr/M_ctr_q_8
    -------------------------------------------------  ---------------------------
    Total                                      3.552ns (1.429ns logic, 2.123ns route)
                                                       (40.2% logic, 59.8% route)

--------------------------------------------------------------------------------
Slack:                  16.394ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pseudorandomnumber/M_seed2_q_5 (FF)
  Destination:          pseudorandomnumber/M_seed1_q_31 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.537ns (Levels of Logic = 8)
  Clock Path Skew:      -0.034ns (0.684 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pseudorandomnumber/M_seed2_q_5 to pseudorandomnumber/M_seed1_q_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y31.AQ      Tcko                  0.476   pseudorandomnumber/M_seed2_q[8]
                                                       pseudorandomnumber/M_seed2_q_5
    SLICE_X16Y30.A4      net (fanout=4)        0.716   pseudorandomnumber/M_seed2_q[5]
    SLICE_X16Y30.COUT    Topcya                0.474   pseudorandomnumber/Mcount_M_seed1_q_cy[7]
                                                       pseudorandomnumber/M_seed2_q[5]_rt.1
                                                       pseudorandomnumber/Mcount_M_seed1_q_cy<7>
    SLICE_X16Y31.CIN     net (fanout=1)        0.003   pseudorandomnumber/Mcount_M_seed1_q_cy[7]
    SLICE_X16Y31.COUT    Tbyp                  0.093   pseudorandomnumber/Mcount_M_seed1_q_cy[11]
                                                       pseudorandomnumber/Mcount_M_seed1_q_cy<11>
    SLICE_X16Y32.CIN     net (fanout=1)        0.135   pseudorandomnumber/Mcount_M_seed1_q_cy[11]
    SLICE_X16Y32.COUT    Tbyp                  0.093   pseudorandomnumber/Mcount_M_seed1_q_cy[15]
                                                       pseudorandomnumber/Mcount_M_seed1_q_cy<15>
    SLICE_X16Y33.CIN     net (fanout=1)        0.003   pseudorandomnumber/Mcount_M_seed1_q_cy[15]
    SLICE_X16Y33.COUT    Tbyp                  0.093   pseudorandomnumber/Mcount_M_seed1_q_cy[19]
                                                       pseudorandomnumber/Mcount_M_seed1_q_cy<19>
    SLICE_X16Y34.CIN     net (fanout=1)        0.003   pseudorandomnumber/Mcount_M_seed1_q_cy[19]
    SLICE_X16Y34.COUT    Tbyp                  0.093   pseudorandomnumber/Mcount_M_seed1_q_cy[23]
                                                       pseudorandomnumber/Mcount_M_seed1_q_cy<23>
    SLICE_X16Y35.CIN     net (fanout=1)        0.003   pseudorandomnumber/Mcount_M_seed1_q_cy[23]
    SLICE_X16Y35.COUT    Tbyp                  0.093   pseudorandomnumber/Mcount_M_seed1_q_cy[27]
                                                       pseudorandomnumber/Mcount_M_seed1_q_cy<27>
    SLICE_X16Y36.CIN     net (fanout=1)        0.003   pseudorandomnumber/Mcount_M_seed1_q_cy[27]
    SLICE_X16Y36.DMUX    Tcind                 0.320   pseudorandomnumber/Result<31>1
                                                       pseudorandomnumber/Mcount_M_seed1_q_xor<31>
    SLICE_X17Y36.A1      net (fanout=1)        0.563   pseudorandomnumber/Result<31>1
    SLICE_X17Y36.CLK     Tas                   0.373   pseudorandomnumber/M_seed1_q[31]
                                                       pseudorandomnumber/M_seed1_q_31_rstpot
                                                       pseudorandomnumber/M_seed1_q_31
    -------------------------------------------------  ---------------------------
    Total                                      3.537ns (2.108ns logic, 1.429ns route)
                                                       (59.6% logic, 40.4% route)

--------------------------------------------------------------------------------
Slack:                  16.403ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3_1 (FF)
  Destination:          pseudorandomnumber/pn_gen2/M_w_q_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.516ns (Levels of Logic = 1)
  Clock Path Skew:      -0.046ns (0.689 - 0.735)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3_1 to pseudorandomnumber/pn_gen2/M_w_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y22.DQ      Tcko                  0.476   M_stage_q_3_1
                                                       reset_cond/M_stage_q_3_1
    SLICE_X15Y34.C5      net (fanout=56)       2.667   M_stage_q_3_1
    SLICE_X15Y34.CLK     Tas                   0.373   M_pseudorandomnumber_sixteen[49]
                                                       pseudorandomnumber/pn_gen2/Mmux_M_w_d51
                                                       pseudorandomnumber/pn_gen2/M_w_q_13
    -------------------------------------------------  ---------------------------
    Total                                      3.516ns (0.849ns logic, 2.667ns route)
                                                       (24.1% logic, 75.9% route)

--------------------------------------------------------------------------------
Slack:                  16.408ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_3 (FF)
  Destination:          seg/ctr/M_ctr_q_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.527ns (Levels of Logic = 4)
  Clock Path Skew:      -0.030ns (0.724 - 0.754)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_3 to seg/ctr/M_ctr_q_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y31.AQ       Tcko                  0.430   seg/ctr/M_ctr_q[6]
                                                       seg/ctr/M_ctr_q_3
    SLICE_X6Y30.D5       net (fanout=2)        0.445   seg/ctr/M_ctr_q[3]
    SLICE_X6Y30.COUT     Topcyd                0.290   seg/ctr/Mcount_M_ctr_q_cy[3]
                                                       seg/ctr/M_ctr_q[3]_rt
                                                       seg/ctr/Mcount_M_ctr_q_cy<3>
    SLICE_X6Y31.CIN      net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[3]
    SLICE_X6Y31.COUT     Tbyp                  0.091   seg/ctr/Mcount_M_ctr_q_cy[7]
                                                       seg/ctr/Mcount_M_ctr_q_cy<7>
    SLICE_X6Y32.CIN      net (fanout=1)        0.135   seg/ctr/Mcount_M_ctr_q_cy[7]
    SLICE_X6Y32.AMUX     Tcina                 0.210   seg/ctr/Result[11]
                                                       seg/ctr/Mcount_M_ctr_q_xor<11>
    SLICE_X5Y32.A3       net (fanout=1)        0.587   seg/ctr/Result[8]
    SLICE_X5Y32.A        Tilo                  0.259   seg/ctr/M_ctr_q_8_1
                                                       seg/ctr/M_ctr_q_8_rstpot
    SLICE_X6Y33.AX       net (fanout=1)        0.963   seg/ctr/M_ctr_q_8_rstpot
    SLICE_X6Y33.CLK      Tdick                 0.114   M_ctr_q_11
                                                       seg/ctr/M_ctr_q_8
    -------------------------------------------------  ---------------------------
    Total                                      3.527ns (1.394ns logic, 2.133ns route)
                                                       (39.5% logic, 60.5% route)

--------------------------------------------------------------------------------
Slack:                  16.416ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3_1 (FF)
  Destination:          pseudorandomnumber/pn_gen2/M_w_q_20 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.507ns (Levels of Logic = 1)
  Clock Path Skew:      -0.042ns (0.693 - 0.735)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3_1 to pseudorandomnumber/pn_gen2/M_w_q_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y22.DQ      Tcko                  0.476   M_stage_q_3_1
                                                       reset_cond/M_stage_q_3_1
    SLICE_X20Y33.B6      net (fanout=56)       2.692   M_stage_q_3_1
    SLICE_X20Y33.CLK     Tas                   0.339   M_pseudorandomnumber_sixteen[13]
                                                       pseudorandomnumber/pn_gen2/Mmux_M_w_d131
                                                       pseudorandomnumber/pn_gen2/M_w_q_20
    -------------------------------------------------  ---------------------------
    Total                                      3.507ns (0.815ns logic, 2.692ns route)
                                                       (23.2% logic, 76.8% route)

--------------------------------------------------------------------------------
Slack:                  16.434ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3_1 (FF)
  Destination:          pseudorandomnumber/pn_gen2/M_w_q_26 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.484ns (Levels of Logic = 1)
  Clock Path Skew:      -0.047ns (0.688 - 0.735)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3_1 to pseudorandomnumber/pn_gen2/M_w_q_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y22.DQ      Tcko                  0.476   M_stage_q_3_1
                                                       reset_cond/M_stage_q_3_1
    SLICE_X18Y34.D2      net (fanout=56)       2.659   M_stage_q_3_1
    SLICE_X18Y34.CLK     Tas                   0.349   M_pseudorandomnumber_sixteen[6]
                                                       pseudorandomnumber/pn_gen2/Mmux_M_w_d191
                                                       pseudorandomnumber/pn_gen2/M_w_q_26
    -------------------------------------------------  ---------------------------
    Total                                      3.484ns (0.825ns logic, 2.659ns route)
                                                       (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------
Slack:                  16.451ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3_1 (FF)
  Destination:          pseudorandomnumber/M_seed1_q_31 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.463ns (Levels of Logic = 1)
  Clock Path Skew:      -0.051ns (0.684 - 0.735)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3_1 to pseudorandomnumber/M_seed1_q_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y22.DQ      Tcko                  0.476   M_stage_q_3_1
                                                       reset_cond/M_stage_q_3_1
    SLICE_X17Y36.A3      net (fanout=56)       2.614   M_stage_q_3_1
    SLICE_X17Y36.CLK     Tas                   0.373   pseudorandomnumber/M_seed1_q[31]
                                                       pseudorandomnumber/M_seed1_q_31_rstpot
                                                       pseudorandomnumber/M_seed1_q_31
    -------------------------------------------------  ---------------------------
    Total                                      3.463ns (0.849ns logic, 2.614ns route)
                                                       (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------
Slack:                  16.465ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pseudorandomnumber/M_seed2_q_9 (FF)
  Destination:          pseudorandomnumber/M_seed1_q_31 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.476ns (Levels of Logic = 7)
  Clock Path Skew:      -0.024ns (0.291 - 0.315)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pseudorandomnumber/M_seed2_q_9 to pseudorandomnumber/M_seed1_q_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y32.AQ      Tcko                  0.476   pseudorandomnumber/M_seed2_q[12]
                                                       pseudorandomnumber/M_seed2_q_9
    SLICE_X16Y31.A4      net (fanout=3)        0.751   pseudorandomnumber/M_seed2_q[9]
    SLICE_X16Y31.COUT    Topcya                0.474   pseudorandomnumber/Mcount_M_seed1_q_cy[11]
                                                       pseudorandomnumber/M_seed2_q[9]_rt.1
                                                       pseudorandomnumber/Mcount_M_seed1_q_cy<11>
    SLICE_X16Y32.CIN     net (fanout=1)        0.135   pseudorandomnumber/Mcount_M_seed1_q_cy[11]
    SLICE_X16Y32.COUT    Tbyp                  0.093   pseudorandomnumber/Mcount_M_seed1_q_cy[15]
                                                       pseudorandomnumber/Mcount_M_seed1_q_cy<15>
    SLICE_X16Y33.CIN     net (fanout=1)        0.003   pseudorandomnumber/Mcount_M_seed1_q_cy[15]
    SLICE_X16Y33.COUT    Tbyp                  0.093   pseudorandomnumber/Mcount_M_seed1_q_cy[19]
                                                       pseudorandomnumber/Mcount_M_seed1_q_cy<19>
    SLICE_X16Y34.CIN     net (fanout=1)        0.003   pseudorandomnumber/Mcount_M_seed1_q_cy[19]
    SLICE_X16Y34.COUT    Tbyp                  0.093   pseudorandomnumber/Mcount_M_seed1_q_cy[23]
                                                       pseudorandomnumber/Mcount_M_seed1_q_cy<23>
    SLICE_X16Y35.CIN     net (fanout=1)        0.003   pseudorandomnumber/Mcount_M_seed1_q_cy[23]
    SLICE_X16Y35.COUT    Tbyp                  0.093   pseudorandomnumber/Mcount_M_seed1_q_cy[27]
                                                       pseudorandomnumber/Mcount_M_seed1_q_cy<27>
    SLICE_X16Y36.CIN     net (fanout=1)        0.003   pseudorandomnumber/Mcount_M_seed1_q_cy[27]
    SLICE_X16Y36.DMUX    Tcind                 0.320   pseudorandomnumber/Result<31>1
                                                       pseudorandomnumber/Mcount_M_seed1_q_xor<31>
    SLICE_X17Y36.A1      net (fanout=1)        0.563   pseudorandomnumber/Result<31>1
    SLICE_X17Y36.CLK     Tas                   0.373   pseudorandomnumber/M_seed1_q[31]
                                                       pseudorandomnumber/M_seed1_q_31_rstpot
                                                       pseudorandomnumber/M_seed1_q_31
    -------------------------------------------------  ---------------------------
    Total                                      3.476ns (2.015ns logic, 1.461ns route)
                                                       (58.0% logic, 42.0% route)

--------------------------------------------------------------------------------
Slack:                  16.471ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_6 (FF)
  Destination:          seg/ctr/M_ctr_q_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.464ns (Levels of Logic = 3)
  Clock Path Skew:      -0.030ns (0.724 - 0.754)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_6 to seg/ctr/M_ctr_q_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y31.DQ       Tcko                  0.430   seg/ctr/M_ctr_q[6]
                                                       seg/ctr/M_ctr_q_6
    SLICE_X6Y31.C5       net (fanout=2)        0.441   seg/ctr/M_ctr_q[6]
    SLICE_X6Y31.COUT     Topcyc                0.325   seg/ctr/Mcount_M_ctr_q_cy[7]
                                                       seg/ctr/M_ctr_q[6]_rt
                                                       seg/ctr/Mcount_M_ctr_q_cy<7>
    SLICE_X6Y32.CIN      net (fanout=1)        0.135   seg/ctr/Mcount_M_ctr_q_cy[7]
    SLICE_X6Y32.AMUX     Tcina                 0.210   seg/ctr/Result[11]
                                                       seg/ctr/Mcount_M_ctr_q_xor<11>
    SLICE_X5Y32.A3       net (fanout=1)        0.587   seg/ctr/Result[8]
    SLICE_X5Y32.A        Tilo                  0.259   seg/ctr/M_ctr_q_8_1
                                                       seg/ctr/M_ctr_q_8_rstpot
    SLICE_X6Y33.AX       net (fanout=1)        0.963   seg/ctr/M_ctr_q_8_rstpot
    SLICE_X6Y33.CLK      Tdick                 0.114   M_ctr_q_11
                                                       seg/ctr/M_ctr_q_8
    -------------------------------------------------  ---------------------------
    Total                                      3.464ns (1.338ns logic, 2.126ns route)
                                                       (38.6% logic, 61.4% route)

--------------------------------------------------------------------------------
Slack:                  16.476ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_5 (FF)
  Destination:          seg/ctr/M_ctr_q_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.459ns (Levels of Logic = 3)
  Clock Path Skew:      -0.030ns (0.724 - 0.754)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_5 to seg/ctr/M_ctr_q_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y31.CQ       Tcko                  0.430   seg/ctr/M_ctr_q[6]
                                                       seg/ctr/M_ctr_q_5
    SLICE_X6Y31.B4       net (fanout=2)        0.313   seg/ctr/M_ctr_q[5]
    SLICE_X6Y31.COUT     Topcyb                0.448   seg/ctr/Mcount_M_ctr_q_cy[7]
                                                       seg/ctr/M_ctr_q[5]_rt
                                                       seg/ctr/Mcount_M_ctr_q_cy<7>
    SLICE_X6Y32.CIN      net (fanout=1)        0.135   seg/ctr/Mcount_M_ctr_q_cy[7]
    SLICE_X6Y32.AMUX     Tcina                 0.210   seg/ctr/Result[11]
                                                       seg/ctr/Mcount_M_ctr_q_xor<11>
    SLICE_X5Y32.A3       net (fanout=1)        0.587   seg/ctr/Result[8]
    SLICE_X5Y32.A        Tilo                  0.259   seg/ctr/M_ctr_q_8_1
                                                       seg/ctr/M_ctr_q_8_rstpot
    SLICE_X6Y33.AX       net (fanout=1)        0.963   seg/ctr/M_ctr_q_8_rstpot
    SLICE_X6Y33.CLK      Tdick                 0.114   M_ctr_q_11
                                                       seg/ctr/M_ctr_q_8
    -------------------------------------------------  ---------------------------
    Total                                      3.459ns (1.461ns logic, 1.998ns route)
                                                       (42.2% logic, 57.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: buttonup_IBUF/CLK0
  Logical resource: edge_detector/M_last_q/CLK0
  Location pin: ILOGIC_X6Y0.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[7]/CLK
  Logical resource: seg/ctr/M_ctr_q_7/CK
  Location pin: SLICE_X4Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q_11_1/CLK
  Logical resource: seg/ctr/M_ctr_q_11_1/CK
  Location pin: SLICE_X4Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_pseudorandomnumber_sixteen[57]/CLK
  Logical resource: pseudorandomnumber/pn_gen2/M_w_q_30/CK
  Location pin: SLICE_X12Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_pseudorandomnumber_sixteen[57]/CLK
  Logical resource: pseudorandomnumber/pn_gen2/M_w_q_11/CK
  Location pin: SLICE_X12Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_pseudorandomnumber_sixteen[57]/CLK
  Logical resource: pseudorandomnumber/pn_gen1/M_w_q_30/CK
  Location pin: SLICE_X12Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_pseudorandomnumber_sixteen[57]/CLK
  Logical resource: pseudorandomnumber/pn_gen1/M_w_q_11/CK
  Location pin: SLICE_X12Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_pseudorandomnumber_sixteen[57]/CLK
  Logical resource: pseudorandomnumber/pn_gen1/M_w_q_4/CK
  Location pin: SLICE_X12Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_pseudorandomnumber_sixteen[57]/CLK
  Logical resource: pseudorandomnumber/pn_gen1/M_w_q_5/CK
  Location pin: SLICE_X12Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_pseudorandomnumber_sixteen[53]/CLK
  Logical resource: pseudorandomnumber/pn_gen2/M_w_q_28/CK
  Location pin: SLICE_X12Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_pseudorandomnumber_sixteen[53]/CLK
  Logical resource: pseudorandomnumber/pn_gen2/M_w_q_15/CK
  Location pin: SLICE_X12Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_pseudorandomnumber_sixteen[53]/CLK
  Logical resource: pseudorandomnumber/pn_gen2/M_w_q_16/CK
  Location pin: SLICE_X12Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_pseudorandomnumber_sixteen[53]/CLK
  Logical resource: pseudorandomnumber/pn_gen2/M_w_q_9/CK
  Location pin: SLICE_X12Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_pseudorandomnumber_sixteen[53]/CLK
  Logical resource: pseudorandomnumber/pn_gen1/M_w_q_9/CK
  Location pin: SLICE_X12Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_pseudorandomnumber_sixteen[13]/CLK
  Logical resource: pseudorandomnumber/pn_gen2/M_w_q_27/CK
  Location pin: SLICE_X20Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_pseudorandomnumber_sixteen[13]/CLK
  Logical resource: pseudorandomnumber/pn_gen2/M_w_q_20/CK
  Location pin: SLICE_X20Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_pseudorandomnumber_sixteen[13]/CLK
  Logical resource: pseudorandomnumber/pn_gen2/M_w_q_22/CK
  Location pin: SLICE_X20Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_pseudorandomnumber_sixteen[13]/CLK
  Logical resource: pseudorandomnumber/pn_gen2/M_w_q_17/CK
  Location pin: SLICE_X20Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: pseudorandomnumber/M_seed2_q[4]/CLK
  Logical resource: pseudorandomnumber/M_seed2_q_1/CK
  Location pin: SLICE_X14Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: pseudorandomnumber/M_seed2_q[4]/CLK
  Logical resource: pseudorandomnumber/M_seed2_q_2/CK
  Location pin: SLICE_X14Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: pseudorandomnumber/M_seed2_q[4]/CLK
  Logical resource: pseudorandomnumber/M_seed2_q_3/CK
  Location pin: SLICE_X14Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: pseudorandomnumber/M_seed2_q[4]/CLK
  Logical resource: pseudorandomnumber/M_seed2_q_4/CK
  Location pin: SLICE_X14Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: pseudorandomnumber/M_seed2_q[8]/CLK
  Logical resource: pseudorandomnumber/M_seed2_q_5/CK
  Location pin: SLICE_X14Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: pseudorandomnumber/M_seed2_q[8]/CLK
  Logical resource: pseudorandomnumber/M_seed2_q_6/CK
  Location pin: SLICE_X14Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: pseudorandomnumber/M_seed2_q[8]/CLK
  Logical resource: pseudorandomnumber/M_seed2_q_7/CK
  Location pin: SLICE_X14Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: pseudorandomnumber/M_seed2_q[8]/CLK
  Logical resource: pseudorandomnumber/M_seed2_q_8/CK
  Location pin: SLICE_X14Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: pseudorandomnumber/M_seed2_q[12]/CLK
  Logical resource: pseudorandomnumber/M_seed2_q_9/CK
  Location pin: SLICE_X14Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: pseudorandomnumber/M_seed2_q[12]/CLK
  Logical resource: pseudorandomnumber/M_seed2_q_10/CK
  Location pin: SLICE_X14Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: pseudorandomnumber/M_seed2_q[12]/CLK
  Logical resource: pseudorandomnumber/M_seed2_q_11/CK
  Location pin: SLICE_X14Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.199|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1153 paths, 0 nets, and 392 connections

Design statistics:
   Minimum period:   4.199ns{1}   (Maximum frequency: 238.152MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Dec 08 12:08:56 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 224 MB



