#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Fri Mar 15 11:29:51 2024
# Process ID: 44476
# Current directory: /home/ubuntu/casper/project/test_vivado/myproj/zrf16_test.runs/impl_1
# Command line: vivado -log test_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source test_wrapper.tcl -notrace
# Log file: /home/ubuntu/casper/project/test_vivado/myproj/zrf16_test.runs/impl_1/test_wrapper.vdi
# Journal file: /home/ubuntu/casper/project/test_vivado/myproj/zrf16_test.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source test_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2021.1/data/ip'.
Command: link_design -top test_wrapper -part xczu49dr-ffvf1760-2-e
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xczu49dr-ffvf1760-2-e
INFO: [Project 1-454] Reading design checkpoint '/home/ubuntu/casper/project/test_vivado/myproj/zrf16_test.gen/sources_1/bd/test/ip/test_rst_mpsoc_99M_0/test_rst_mpsoc_99M_0.dcp' for cell 'test_i/PSreset_control'
INFO: [Project 1-454] Reading design checkpoint '/home/ubuntu/casper/project/test_vivado/myproj/zrf16_test.gen/sources_1/bd/test/ip/test_axi_gpio_0_0/test_axi_gpio_0_0.dcp' for cell 'test_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint '/home/ubuntu/casper/project/test_vivado/myproj/zrf16_test.gen/sources_1/bd/test/ip/test_mpsoc_0/test_mpsoc_0.dcp' for cell 'test_i/mpsoc'
INFO: [Project 1-454] Reading design checkpoint '/home/ubuntu/casper/project/test_vivado/myproj/zrf16_test.gen/sources_1/bd/test/ip/test_auto_pc_0/test_auto_pc_0.dcp' for cell 'test_i/mpsoc_axi_periph/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2709.406 ; gain = 0.000 ; free physical = 5917 ; free virtual = 9556
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/ubuntu/casper/project/test_vivado/myproj/zrf16_test.gen/sources_1/bd/test/ip/test_mpsoc_0/test_mpsoc_0.xdc] for cell 'test_i/mpsoc/inst'
Finished Parsing XDC File [/home/ubuntu/casper/project/test_vivado/myproj/zrf16_test.gen/sources_1/bd/test/ip/test_mpsoc_0/test_mpsoc_0.xdc] for cell 'test_i/mpsoc/inst'
Parsing XDC File [/home/ubuntu/casper/project/test_vivado/myproj/zrf16_test.gen/sources_1/bd/test/ip/test_axi_gpio_0_0/test_axi_gpio_0_0_board.xdc] for cell 'test_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/ubuntu/casper/project/test_vivado/myproj/zrf16_test.gen/sources_1/bd/test/ip/test_axi_gpio_0_0/test_axi_gpio_0_0_board.xdc] for cell 'test_i/axi_gpio_0/U0'
Parsing XDC File [/home/ubuntu/casper/project/test_vivado/myproj/zrf16_test.gen/sources_1/bd/test/ip/test_axi_gpio_0_0/test_axi_gpio_0_0.xdc] for cell 'test_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/ubuntu/casper/project/test_vivado/myproj/zrf16_test.gen/sources_1/bd/test/ip/test_axi_gpio_0_0/test_axi_gpio_0_0.xdc] for cell 'test_i/axi_gpio_0/U0'
Parsing XDC File [/home/ubuntu/casper/project/test_vivado/myproj/zrf16_test.gen/sources_1/bd/test/ip/test_rst_mpsoc_99M_0/test_rst_mpsoc_99M_0_board.xdc] for cell 'test_i/PSreset_control/U0'
Finished Parsing XDC File [/home/ubuntu/casper/project/test_vivado/myproj/zrf16_test.gen/sources_1/bd/test/ip/test_rst_mpsoc_99M_0/test_rst_mpsoc_99M_0_board.xdc] for cell 'test_i/PSreset_control/U0'
Parsing XDC File [/home/ubuntu/casper/project/test_vivado/myproj/zrf16_test.gen/sources_1/bd/test/ip/test_rst_mpsoc_99M_0/test_rst_mpsoc_99M_0.xdc] for cell 'test_i/PSreset_control/U0'
Finished Parsing XDC File [/home/ubuntu/casper/project/test_vivado/myproj/zrf16_test.gen/sources_1/bd/test/ip/test_rst_mpsoc_99M_0/test_rst_mpsoc_99M_0.xdc] for cell 'test_i/PSreset_control/U0'
Parsing XDC File [/home/ubuntu/casper/project/test_vivado/myproj/zrf16_test.srcs/constrs_1/new/constr.xdc]
WARNING: [Vivado 12-584] No ports matched 'PL_SYSREF[0]'. [/home/ubuntu/casper/project/test_vivado/myproj/zrf16_test.srcs/constrs_1/new/constr.xdc:5]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ubuntu/casper/project/test_vivado/myproj/zrf16_test.srcs/constrs_1/new/constr.xdc:5]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PL_CLK[0]'. [/home/ubuntu/casper/project/test_vivado/myproj/zrf16_test.srcs/constrs_1/new/constr.xdc:6]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ubuntu/casper/project/test_vivado/myproj/zrf16_test.srcs/constrs_1/new/constr.xdc:6]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PL_CLK[*]'. [/home/ubuntu/casper/project/test_vivado/myproj/zrf16_test.srcs/constrs_1/new/constr.xdc:8]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ubuntu/casper/project/test_vivado/myproj/zrf16_test.srcs/constrs_1/new/constr.xdc:8]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PL_SYSREF[*]'. [/home/ubuntu/casper/project/test_vivado/myproj/zrf16_test.srcs/constrs_1/new/constr.xdc:9]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ubuntu/casper/project/test_vivado/myproj/zrf16_test.srcs/constrs_1/new/constr.xdc:9]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PL_CLK'. [/home/ubuntu/casper/project/test_vivado/myproj/zrf16_test.srcs/constrs_1/new/constr.xdc:14]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports PL_CLK]'. [/home/ubuntu/casper/project/test_vivado/myproj/zrf16_test.srcs/constrs_1/new/constr.xdc:14]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/ubuntu/casper/project/test_vivado/myproj/zrf16_test.srcs/constrs_1/new/constr.xdc:17]
WARNING: [Vivado 12-627] No clocks matched 'PL_CLK_clk'. [/home/ubuntu/casper/project/test_vivado/myproj/zrf16_test.srcs/constrs_1/new/constr.xdc:17]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/ubuntu/casper/project/test_vivado/myproj/zrf16_test.srcs/constrs_1/new/constr.xdc:17]
WARNING: [Vivado 12-584] No ports matched 'PL_SYSREF'. [/home/ubuntu/casper/project/test_vivado/myproj/zrf16_test.srcs/constrs_1/new/constr.xdc:17]
CRITICAL WARNING: [Vivado 12-4739] set_input_delay:No valid object(s) found for '-objects [get_ports PL_SYSREF]'. [/home/ubuntu/casper/project/test_vivado/myproj/zrf16_test.srcs/constrs_1/new/constr.xdc:17]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'PL_CLK_clk'. [/home/ubuntu/casper/project/test_vivado/myproj/zrf16_test.srcs/constrs_1/new/constr.xdc:18]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/ubuntu/casper/project/test_vivado/myproj/zrf16_test.srcs/constrs_1/new/constr.xdc:18]
WARNING: [Vivado 12-584] No ports matched 'PL_SYSREF'. [/home/ubuntu/casper/project/test_vivado/myproj/zrf16_test.srcs/constrs_1/new/constr.xdc:18]
CRITICAL WARNING: [Vivado 12-4739] set_input_delay:No valid object(s) found for '-objects [get_ports PL_SYSREF]'. [/home/ubuntu/casper/project/test_vivado/myproj/zrf16_test.srcs/constrs_1/new/constr.xdc:18]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'led[0]'. [/home/ubuntu/casper/project/test_vivado/myproj/zrf16_test.srcs/constrs_1/new/constr.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ubuntu/casper/project/test_vivado/myproj/zrf16_test.srcs/constrs_1/new/constr.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[0]'. [/home/ubuntu/casper/project/test_vivado/myproj/zrf16_test.srcs/constrs_1/new/constr.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ubuntu/casper/project/test_vivado/myproj/zrf16_test.srcs/constrs_1/new/constr.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[1]'. [/home/ubuntu/casper/project/test_vivado/myproj/zrf16_test.srcs/constrs_1/new/constr.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ubuntu/casper/project/test_vivado/myproj/zrf16_test.srcs/constrs_1/new/constr.xdc:26]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[1]'. [/home/ubuntu/casper/project/test_vivado/myproj/zrf16_test.srcs/constrs_1/new/constr.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ubuntu/casper/project/test_vivado/myproj/zrf16_test.srcs/constrs_1/new/constr.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/ubuntu/casper/project/test_vivado/myproj/zrf16_test.srcs/constrs_1/new/constr.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3321.848 ; gain = 0.000 ; free physical = 5549 ; free virtual = 9198
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

17 Infos, 13 Warnings, 11 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 3321.848 ; gain = 762.668 ; free physical = 5549 ; free virtual = 9198
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu49dr'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu49dr'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 3398.891 ; gain = 77.043 ; free physical = 5511 ; free virtual = 9161

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 12ebe7fac

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3398.891 ; gain = 0.000 ; free physical = 5510 ; free virtual = 9161

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 4 inverter(s) to 16 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 25215416

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3444.875 ; gain = 0.000 ; free physical = 5350 ; free virtual = 9001
INFO: [Opt 31-389] Phase Retarget created 2 cells and removed 270 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 8013cfa6

Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3444.875 ; gain = 0.000 ; free physical = 5350 ; free virtual = 9001
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 19 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 112c7f0f0

Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.16 . Memory (MB): peak = 3444.875 ; gain = 0.000 ; free physical = 5350 ; free virtual = 9001
INFO: [Opt 31-389] Phase Sweep created 8 cells and removed 290 cells
INFO: [Opt 31-1021] In phase Sweep, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG test_i/mpsoc/inst/pl_clk0_BUFG_inst to drive 672 load(s) on clock net test_i/mpsoc/inst/pl_clk0_BUFG
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
Phase 4 BUFG optimization | Checksum: 11375b5e8

Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.18 . Memory (MB): peak = 3444.875 ; gain = 0.000 ; free physical = 5350 ; free virtual = 9001
INFO: [Opt 31-662] Phase BUFG optimization created 1 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 11375b5e8

Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.18 . Memory (MB): peak = 3444.875 ; gain = 0.000 ; free physical = 5350 ; free virtual = 9001
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 7c5b4070

Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.18 . Memory (MB): peak = 3444.875 ; gain = 0.000 ; free physical = 5350 ; free virtual = 9001
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               2  |             270  |                                              0  |
|  Constant propagation         |               0  |              19  |                                              0  |
|  Sweep                        |               8  |             290  |                                              1  |
|  BUFG optimization            |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3444.875 ; gain = 0.000 ; free physical = 5350 ; free virtual = 9001
Ending Logic Optimization Task | Checksum: 146e046fa

Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.21 . Memory (MB): peak = 3444.875 ; gain = 0.000 ; free physical = 5350 ; free virtual = 9001

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 146e046fa

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3444.875 ; gain = 0.000 ; free physical = 5350 ; free virtual = 9001

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 146e046fa

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3444.875 ; gain = 0.000 ; free physical = 5350 ; free virtual = 9001

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3444.875 ; gain = 0.000 ; free physical = 5350 ; free virtual = 9001
Ending Netlist Obfuscation Task | Checksum: 146e046fa

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3444.875 ; gain = 0.000 ; free physical = 5350 ; free virtual = 9001
INFO: [Common 17-83] Releasing license: Implementation
38 Infos, 13 Warnings, 11 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint '/home/ubuntu/casper/project/test_vivado/myproj/zrf16_test.runs/impl_1/test_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file test_wrapper_drc_opted.rpt -pb test_wrapper_drc_opted.pb -rpx test_wrapper_drc_opted.rpx
Command: report_drc -file test_wrapper_drc_opted.rpt -pb test_wrapper_drc_opted.pb -rpx test_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/ubuntu/casper/project/test_vivado/myproj/zrf16_test.runs/impl_1/test_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 4834.727 ; gain = 1381.848 ; free physical = 4302 ; free virtual = 8112
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu49dr'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu49dr'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4834.727 ; gain = 0.000 ; free physical = 4290 ; free virtual = 8101
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: a8a134c7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4834.727 ; gain = 0.000 ; free physical = 4290 ; free virtual = 8101
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4834.727 ; gain = 0.000 ; free physical = 4290 ; free virtual = 8101

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1aa6ec730

Time (s): cpu = 00:00:00.59 ; elapsed = 00:00:00.41 . Memory (MB): peak = 4834.727 ; gain = 0.000 ; free physical = 4285 ; free virtual = 8102

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 283f4d6c9

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.99 . Memory (MB): peak = 4834.727 ; gain = 0.000 ; free physical = 4239 ; free virtual = 8057

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 283f4d6c9

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.99 . Memory (MB): peak = 4834.727 ; gain = 0.000 ; free physical = 4239 ; free virtual = 8057
Phase 1 Placer Initialization | Checksum: 283f4d6c9

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 4834.727 ; gain = 0.000 ; free physical = 4239 ; free virtual = 8057

Phase 2 Global Placement

Phase 2.1 Floorplanning

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: 1e8c787af

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 4834.727 ; gain = 0.000 ; free physical = 4231 ; free virtual = 8049

Phase 2.1.1.2 PBP: Clock Region Placement
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: 1e8c787af

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 4834.727 ; gain = 0.000 ; free physical = 4232 ; free virtual = 8050

Phase 2.1.1.3 PBP: Compute Congestion
Phase 2.1.1.3 PBP: Compute Congestion | Checksum: 1e8c787af

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 4834.727 ; gain = 0.000 ; free physical = 4190 ; free virtual = 8009

Phase 2.1.1.4 PBP: UpdateTiming
Phase 2.1.1.4 PBP: UpdateTiming | Checksum: 2a91ea258

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 4834.727 ; gain = 0.000 ; free physical = 4190 ; free virtual = 8009

Phase 2.1.1.5 PBP: Add part constraints
Phase 2.1.1.5 PBP: Add part constraints | Checksum: 2a91ea258

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 4834.727 ; gain = 0.000 ; free physical = 4190 ; free virtual = 8009
Phase 2.1.1 Partition Driven Placement | Checksum: 2a91ea258

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 4834.727 ; gain = 0.000 ; free physical = 4190 ; free virtual = 8009
Phase 2.1 Floorplanning | Checksum: 1aa857f6d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 4834.727 ; gain = 0.000 ; free physical = 4190 ; free virtual = 8009

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1aa857f6d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 4834.727 ; gain = 0.000 ; free physical = 4190 ; free virtual = 8009

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1aa857f6d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 4834.727 ; gain = 0.000 ; free physical = 4190 ; free virtual = 8009

Phase 2.4 Global Placement Core

Phase 2.4.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 8 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 4 nets or LUTs. Breaked 0 LUT, combined 4 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-69] No nets found for rewiring optimization.
INFO: [Physopt 32-661] Optimized 0 net.  Re-placed 0 instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4834.727 ; gain = 0.000 ; free physical = 4181 ; free virtual = 8002

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              4  |                     4  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Equivalent Driver Rewiring                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              4  |                     4  |           0  |           5  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.1 Physical Synthesis In Placer | Checksum: 1c92e32a4

Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 4834.727 ; gain = 0.000 ; free physical = 4181 ; free virtual = 8002
Phase 2.4 Global Placement Core | Checksum: 27d799863

Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 4834.727 ; gain = 0.000 ; free physical = 4180 ; free virtual = 8001
Phase 2 Global Placement | Checksum: 27d799863

Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 4834.727 ; gain = 0.000 ; free physical = 4184 ; free virtual = 8006

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 2100e09cb

Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 4834.727 ; gain = 0.000 ; free physical = 4183 ; free virtual = 8005

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 2d7967129

Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 4834.727 ; gain = 0.000 ; free physical = 4183 ; free virtual = 8005

Phase 3.3 Small Shape DP

Phase 3.3.1 Small Shape Clustering
Phase 3.3.1 Small Shape Clustering | Checksum: 262320243

Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 4834.727 ; gain = 0.000 ; free physical = 4167 ; free virtual = 7989

Phase 3.3.2 Flow Legalize Slice Clusters
Phase 3.3.2 Flow Legalize Slice Clusters | Checksum: 1e49a82a5

Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 4834.727 ; gain = 0.000 ; free physical = 4169 ; free virtual = 7991

Phase 3.3.3 Slice Area Swap
Phase 3.3.3 Slice Area Swap | Checksum: 27d4687cf

Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 4834.727 ; gain = 0.000 ; free physical = 4135 ; free virtual = 7958
Phase 3.3 Small Shape DP | Checksum: 240e4f95d

Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 4834.727 ; gain = 0.000 ; free physical = 4173 ; free virtual = 7996

Phase 3.4 Re-assign LUT pins
Phase 3.4 Re-assign LUT pins | Checksum: 1761a4407

Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 4834.727 ; gain = 0.000 ; free physical = 4174 ; free virtual = 7996

Phase 3.5 Pipeline Register Optimization
Phase 3.5 Pipeline Register Optimization | Checksum: 1f06e43eb

Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 4834.727 ; gain = 0.000 ; free physical = 4174 ; free virtual = 7996
Phase 3 Detail Placement | Checksum: 1f06e43eb

Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 4834.727 ; gain = 0.000 ; free physical = 4174 ; free virtual = 7996

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1d4f1705b

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=7.889 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 23f521f6f

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 4834.727 ; gain = 0.000 ; free physical = 4167 ; free virtual = 7990
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 1c0adf8b3

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 4834.727 ; gain = 0.000 ; free physical = 4167 ; free virtual = 7989
Phase 4.1.1.1 BUFG Insertion | Checksum: 1d4f1705b

Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 4834.727 ; gain = 0.000 ; free physical = 4167 ; free virtual = 7989

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=7.889. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 20964542c

Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 4834.727 ; gain = 0.000 ; free physical = 4167 ; free virtual = 7989

Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 4834.727 ; gain = 0.000 ; free physical = 4167 ; free virtual = 7989
Phase 4.1 Post Commit Optimization | Checksum: 20964542c

Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 4834.727 ; gain = 0.000 ; free physical = 4167 ; free virtual = 7989
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4834.727 ; gain = 0.000 ; free physical = 4171 ; free virtual = 7993

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 282620600

Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 4834.727 ; gain = 0.000 ; free physical = 4183 ; free virtual = 8006

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|      South|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|       East|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|       West|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 282620600

Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 4834.727 ; gain = 0.000 ; free physical = 4183 ; free virtual = 8006
Phase 4.3 Placer Reporting | Checksum: 282620600

Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 4834.727 ; gain = 0.000 ; free physical = 4183 ; free virtual = 8006

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4834.727 ; gain = 0.000 ; free physical = 4183 ; free virtual = 8006

Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 4834.727 ; gain = 0.000 ; free physical = 4183 ; free virtual = 8006
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1c12cd3e2

Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 4834.727 ; gain = 0.000 ; free physical = 4183 ; free virtual = 8006
Ending Placer Task | Checksum: da376636

Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 4834.727 ; gain = 0.000 ; free physical = 4183 ; free virtual = 8006
INFO: [Common 17-83] Releasing license: Implementation
76 Infos, 13 Warnings, 11 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 4834.727 ; gain = 0.000 ; free physical = 4295 ; free virtual = 8118
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.06 . Memory (MB): peak = 4834.727 ; gain = 0.000 ; free physical = 4295 ; free virtual = 8122
INFO: [Common 17-1381] The checkpoint '/home/ubuntu/casper/project/test_vivado/myproj/zrf16_test.runs/impl_1/test_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file test_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.19 . Memory (MB): peak = 4834.727 ; gain = 0.000 ; free physical = 4243 ; free virtual = 8068
INFO: [runtcl-4] Executing : report_utilization -file test_wrapper_utilization_placed.rpt -pb test_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file test_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.08 . Memory (MB): peak = 4834.727 ; gain = 0.000 ; free physical = 4281 ; free virtual = 8106
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu49dr'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu49dr'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
85 Infos, 13 Warnings, 11 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.06 . Memory (MB): peak = 4834.727 ; gain = 0.000 ; free physical = 4270 ; free virtual = 8100
INFO: [Common 17-1381] The checkpoint '/home/ubuntu/casper/project/test_vivado/myproj/zrf16_test.runs/impl_1/test_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu49dr'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu49dr'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 33de631f ConstDB: 0 ShapeSum: 2d5b5143 RouteDB: 78fdb1d4

Phase 1 Build RT Design
Nodegraph reading from file.  Time (s): cpu = 00:00:00.58 ; elapsed = 00:00:00.62 . Memory (MB): peak = 4834.727 ; gain = 0.000 ; free physical = 4029 ; free virtual = 7862
Phase 1 Build RT Design | Checksum: 1b08a3ab8

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 4834.727 ; gain = 0.000 ; free physical = 4018 ; free virtual = 7852
Post Restoration Checksum: NetGraph: b3a4f2f NumContArr: 9ec79001 Constraints: c67e452e Timing: 0

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 17080245e

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 4834.727 ; gain = 0.000 ; free physical = 3939 ; free virtual = 7773

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 17080245e

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 4834.727 ; gain = 0.000 ; free physical = 3939 ; free virtual = 7773

Phase 2.3 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Global Clock Net Routing | Checksum: 22bd06bd7

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 4971.754 ; gain = 137.027 ; free physical = 3965 ; free virtual = 7799

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 2b4ad33cf

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 4971.754 ; gain = 137.027 ; free physical = 3965 ; free virtual = 7799
INFO: [Route 35-416] Intermediate Timing Summary | WNS=8.043  | TNS=0.000  | WHS=-0.010 | THS=-0.015 |

Phase 2 Router Initialization | Checksum: 2361a3784

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 4971.754 ; gain = 137.027 ; free physical = 3958 ; free virtual = 7792

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 953
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 793
  Number of Partially Routed Nets     = 160
  Number of Node Overlaps             = 0


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 2361a3784

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 4971.754 ; gain = 137.027 ; free physical = 3962 ; free virtual = 7796
Phase 3 Initial Routing | Checksum: d9179c15

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 4971.754 ; gain = 137.027 ; free physical = 3908 ; free virtual = 7742

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 148
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.608  | TNS=0.000  | WHS=0.033  | THS=0.000  |

Phase 4.1 Global Iteration 0 | Checksum: 18bb73c14

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 4980.316 ; gain = 145.590 ; free physical = 3891 ; free virtual = 7726

Phase 4.2 Additional Iteration for Hold
Phase 4.2 Additional Iteration for Hold | Checksum: 1dc052208

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 4980.316 ; gain = 145.590 ; free physical = 3888 ; free virtual = 7722
Phase 4 Rip-up And Reroute | Checksum: 1dc052208

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 4980.316 ; gain = 145.590 ; free physical = 3888 ; free virtual = 7722

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 20405b898

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 4980.316 ; gain = 145.590 ; free physical = 3894 ; free virtual = 7729

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 20405b898

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 4980.316 ; gain = 145.590 ; free physical = 3894 ; free virtual = 7729
Phase 5 Delay and Skew Optimization | Checksum: 20405b898

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 4980.316 ; gain = 145.590 ; free physical = 3894 ; free virtual = 7729

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1bb485c5e

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 4980.316 ; gain = 145.590 ; free physical = 3901 ; free virtual = 7736
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.608  | TNS=0.000  | WHS=0.033  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1bb485c5e

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 4980.316 ; gain = 145.590 ; free physical = 3901 ; free virtual = 7736
Phase 6 Post Hold Fix | Checksum: 1bb485c5e

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 4980.316 ; gain = 145.590 ; free physical = 3901 ; free virtual = 7736

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0334821 %
  Global Horizontal Routing Utilization  = 0.0246248 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 2151e0fd8

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 4980.316 ; gain = 145.590 ; free physical = 3898 ; free virtual = 7732

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 2151e0fd8

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 4980.316 ; gain = 145.590 ; free physical = 3894 ; free virtual = 7728

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 2151e0fd8

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 4980.316 ; gain = 145.590 ; free physical = 3901 ; free virtual = 7736

Phase 10 Resolve XTalk
Phase 10 Resolve XTalk | Checksum: 2151e0fd8

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 4980.316 ; gain = 145.590 ; free physical = 3906 ; free virtual = 7740

Phase 11 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=7.608  | TNS=0.000  | WHS=0.033  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 11 Post Router Timing | Checksum: 2151e0fd8

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 4980.316 ; gain = 145.590 ; free physical = 3905 ; free virtual = 7740
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 4980.316 ; gain = 145.590 ; free physical = 4020 ; free virtual = 7854

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
99 Infos, 13 Warnings, 11 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 4980.316 ; gain = 145.590 ; free physical = 4020 ; free virtual = 7854
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.10 . Memory (MB): peak = 4980.316 ; gain = 0.000 ; free physical = 4014 ; free virtual = 7854
INFO: [Common 17-1381] The checkpoint '/home/ubuntu/casper/project/test_vivado/myproj/zrf16_test.runs/impl_1/test_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file test_wrapper_drc_routed.rpt -pb test_wrapper_drc_routed.pb -rpx test_wrapper_drc_routed.rpx
Command: report_drc -file test_wrapper_drc_routed.rpt -pb test_wrapper_drc_routed.pb -rpx test_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/ubuntu/casper/project/test_vivado/myproj/zrf16_test.runs/impl_1/test_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file test_wrapper_methodology_drc_routed.rpt -pb test_wrapper_methodology_drc_routed.pb -rpx test_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file test_wrapper_methodology_drc_routed.rpt -pb test_wrapper_methodology_drc_routed.pb -rpx test_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/ubuntu/casper/project/test_vivado/myproj/zrf16_test.runs/impl_1/test_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file test_wrapper_power_routed.rpt -pb test_wrapper_power_summary_routed.pb -rpx test_wrapper_power_routed.rpx
Command: report_power -file test_wrapper_power_routed.rpt -pb test_wrapper_power_summary_routed.pb -rpx test_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
111 Infos, 13 Warnings, 11 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file test_wrapper_route_status.rpt -pb test_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file test_wrapper_timing_summary_routed.rpt -pb test_wrapper_timing_summary_routed.pb -rpx test_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file test_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file test_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file test_wrapper_bus_skew_routed.rpt -pb test_wrapper_bus_skew_routed.pb -rpx test_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Fri Mar 15 11:30:54 2024...
